Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.3.1_AR71948 (lin64) Build 2489853 Tue Mar 26 04:18:30 MDT 2019
| Date              : Sat Oct 17 18:33:49 2020
| Host              : wei-Berkeley running 64-bit Ubuntu 18.04.5 LTS
| Command           : report_timing_summary -max_paths 10 -warn_on_violation -file top_timing_summary_postroute_physopted.rpt -pb top_timing_summary_postroute_physopted.pb -rpx top_timing_summary_postroute_physopted.rpx
| Design            : top
| Device            : xczu28dr-ffvg1517
| Speed File        : -2  PRODUCTION 1.23 10-29-2018
| Temperature Grade : E
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.748        0.000                      0                 8063        0.012        0.000                      0                 8063        1.562        0.000                       0                  3145  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock            Waveform(ns)         Period(ns)      Frequency(MHz)
-----            ------------         ----------      --------------
clk_100_p        {0.000 3.906}        7.812           128.008         
  user_clk_mmcm  {0.000 1.953}        3.906           256.016         
clk_pl_0         {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_100_p                                                                                                                                                          1.562        0.000                       0                     2  
  user_clk_mmcm                                                                                                                                                    1.678        0.000                       0                    34  
clk_pl_0               5.748        0.000                      0                 7720        0.012        0.000                      0                 7720        3.500        0.000                       0                  3109  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_pl_0           clk_pl_0                 8.582        0.000                      0                  343        0.165        0.000                      0                  343  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_100_p
  To Clock:  clk_100_p

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.562ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100_p
Waveform(ns):       { 0.000 3.906 }
Period(ns):         7.812
Sources:            { clk_100_p }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location     Pin
Min Period        n/a     BUFGCE/I           n/a            1.290         7.812       6.522      BUFGCE_X0Y2  zcu111_infr_inst/clk_100_BUFGCE_inst/I
Min Period        n/a     MMCME4_ADV/CLKIN1  n/a            1.071         7.812       6.741      MMCM_X0Y0    zcu111_infr_inst/user_clk_mmcm_inst/CLKIN1
Low Pulse Width   Fast    MMCME4_ADV/CLKIN1  n/a            2.344         3.906       1.562      MMCM_X0Y0    zcu111_infr_inst/user_clk_mmcm_inst/CLKIN1
Low Pulse Width   Slow    MMCME4_ADV/CLKIN1  n/a            2.344         3.906       1.562      MMCM_X0Y0    zcu111_infr_inst/user_clk_mmcm_inst/CLKIN1
High Pulse Width  Slow    MMCME4_ADV/CLKIN1  n/a            2.344         3.906       1.562      MMCM_X0Y0    zcu111_infr_inst/user_clk_mmcm_inst/CLKIN1
High Pulse Width  Fast    MMCME4_ADV/CLKIN1  n/a            2.344         3.906       1.562      MMCM_X0Y0    zcu111_infr_inst/user_clk_mmcm_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  user_clk_mmcm
  To Clock:  user_clk_mmcm

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.678ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         user_clk_mmcm
Waveform(ns):       { 0.000 1.953 }
Period(ns):         3.906
Sources:            { zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     BUFGCE/I            n/a            1.290         3.906       2.616      BUFGCE_X0Y8   zcu111_infr_inst/bufg_sysclk[3]/I
Min Period        n/a     MMCME4_ADV/CLKOUT0  n/a            1.071         3.906       2.835      MMCM_X0Y0     zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            0.550         3.906       3.356      SLICE_X31Y37  reg_test_inst/reg_test_struct/software_register/cast_gw/latency_test.reg/partial_one.last_srlc33e/reg_array[0].fde_used.u2/C
Min Period        n/a     FDRE/C              n/a            0.550         3.906       3.356      SLICE_X30Y36  reg_test_inst/reg_test_struct/software_register/cast_gw/latency_test.reg/partial_one.last_srlc33e/reg_array[10].fde_used.u2/C
Min Period        n/a     FDRE/C              n/a            0.550         3.906       3.356      SLICE_X30Y36  reg_test_inst/reg_test_struct/software_register/cast_gw/latency_test.reg/partial_one.last_srlc33e/reg_array[11].fde_used.u2/C
Min Period        n/a     FDRE/C              n/a            0.550         3.906       3.356      SLICE_X31Y37  reg_test_inst/reg_test_struct/software_register/cast_gw/latency_test.reg/partial_one.last_srlc33e/reg_array[12].fde_used.u2/C
Min Period        n/a     FDRE/C              n/a            0.550         3.906       3.356      SLICE_X30Y36  reg_test_inst/reg_test_struct/software_register/cast_gw/latency_test.reg/partial_one.last_srlc33e/reg_array[13].fde_used.u2/C
Min Period        n/a     FDRE/C              n/a            0.550         3.906       3.356      SLICE_X31Y37  reg_test_inst/reg_test_struct/software_register/cast_gw/latency_test.reg/partial_one.last_srlc33e/reg_array[14].fde_used.u2/C
Min Period        n/a     FDRE/C              n/a            0.550         3.906       3.356      SLICE_X29Y40  reg_test_inst/reg_test_struct/software_register/cast_gw/latency_test.reg/partial_one.last_srlc33e/reg_array[15].fde_used.u2/C
Min Period        n/a     FDRE/C              n/a            0.550         3.906       3.356      SLICE_X29Y40  reg_test_inst/reg_test_struct/software_register/cast_gw/latency_test.reg/partial_one.last_srlc33e/reg_array[16].fde_used.u2/C
Low Pulse Width   Fast    FDRE/C              n/a            0.275         1.953       1.678      SLICE_X30Y36  reg_test_inst/reg_test_struct/software_register/cast_gw/latency_test.reg/partial_one.last_srlc33e/reg_array[10].fde_used.u2/C
Low Pulse Width   Fast    FDRE/C              n/a            0.275         1.953       1.678      SLICE_X30Y36  reg_test_inst/reg_test_struct/software_register/cast_gw/latency_test.reg/partial_one.last_srlc33e/reg_array[11].fde_used.u2/C
Low Pulse Width   Fast    FDRE/C              n/a            0.275         1.953       1.678      SLICE_X30Y36  reg_test_inst/reg_test_struct/software_register/cast_gw/latency_test.reg/partial_one.last_srlc33e/reg_array[13].fde_used.u2/C
Low Pulse Width   Fast    FDRE/C              n/a            0.275         1.953       1.678      SLICE_X29Y40  reg_test_inst/reg_test_struct/software_register/cast_gw/latency_test.reg/partial_one.last_srlc33e/reg_array[15].fde_used.u2/C
Low Pulse Width   Fast    FDRE/C              n/a            0.275         1.953       1.678      SLICE_X29Y40  reg_test_inst/reg_test_struct/software_register/cast_gw/latency_test.reg/partial_one.last_srlc33e/reg_array[16].fde_used.u2/C
Low Pulse Width   Fast    FDRE/C              n/a            0.275         1.953       1.678      SLICE_X28Y40  reg_test_inst/reg_test_struct/software_register/cast_gw/latency_test.reg/partial_one.last_srlc33e/reg_array[17].fde_used.u2/C
Low Pulse Width   Fast    FDRE/C              n/a            0.275         1.953       1.678      SLICE_X31Y41  reg_test_inst/reg_test_struct/software_register/cast_gw/latency_test.reg/partial_one.last_srlc33e/reg_array[18].fde_used.u2/C
Low Pulse Width   Fast    FDRE/C              n/a            0.275         1.953       1.678      SLICE_X31Y41  reg_test_inst/reg_test_struct/software_register/cast_gw/latency_test.reg/partial_one.last_srlc33e/reg_array[19].fde_used.u2/C
Low Pulse Width   Fast    FDRE/C              n/a            0.275         1.953       1.678      SLICE_X31Y41  reg_test_inst/reg_test_struct/software_register/cast_gw/latency_test.reg/partial_one.last_srlc33e/reg_array[1].fde_used.u2/C
Low Pulse Width   Fast    FDRE/C              n/a            0.275         1.953       1.678      SLICE_X29Y40  reg_test_inst/reg_test_struct/software_register/cast_gw/latency_test.reg/partial_one.last_srlc33e/reg_array[21].fde_used.u2/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         1.953       1.678      SLICE_X30Y36  reg_test_inst/reg_test_struct/software_register/cast_gw/latency_test.reg/partial_one.last_srlc33e/reg_array[10].fde_used.u2/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         1.953       1.678      SLICE_X30Y36  reg_test_inst/reg_test_struct/software_register/cast_gw/latency_test.reg/partial_one.last_srlc33e/reg_array[11].fde_used.u2/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         1.953       1.678      SLICE_X30Y36  reg_test_inst/reg_test_struct/software_register/cast_gw/latency_test.reg/partial_one.last_srlc33e/reg_array[13].fde_used.u2/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         1.953       1.678      SLICE_X28Y40  reg_test_inst/reg_test_struct/software_register/cast_gw/latency_test.reg/partial_one.last_srlc33e/reg_array[17].fde_used.u2/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         1.953       1.678      SLICE_X29Y42  reg_test_inst/reg_test_struct/software_register/cast_gw/latency_test.reg/partial_one.last_srlc33e/reg_array[20].fde_used.u2/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         1.953       1.678      SLICE_X29Y42  reg_test_inst/reg_test_struct/software_register/cast_gw/latency_test.reg/partial_one.last_srlc33e/reg_array[24].fde_used.u2/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         1.953       1.678      SLICE_X29Y42  reg_test_inst/reg_test_struct/software_register/cast_gw/latency_test.reg/partial_one.last_srlc33e/reg_array[25].fde_used.u2/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         1.953       1.678      SLICE_X29Y42  reg_test_inst/reg_test_struct/software_register/cast_gw/latency_test.reg/partial_one.last_srlc33e/reg_array[27].fde_used.u2/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         1.953       1.678      SLICE_X30Y36  reg_test_inst/reg_test_struct/software_register/cast_gw/latency_test.reg/partial_one.last_srlc33e/reg_array[7].fde_used.u2/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         1.953       1.678      SLICE_X30Y36  reg_test_inst/reg_test_struct/software_register/cast_gw/latency_test.reg/partial_one.last_srlc33e/reg_array[8].fde_used.u2/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        5.748ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.012ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.748ns  (required time - arrival time)
  Source:                 zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS8 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_id_reg[88]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.030ns  (logic 1.169ns (29.007%)  route 2.861ns (70.993%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.647ns = ( 11.647 - 10.000 ) 
    Source Clock Delay      (SCD):    1.842ns
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.616ns (routing 0.843ns, distribution 0.773ns)
  Clock Net Delay (Destination): 1.465ns (routing 0.760ns, distribution 0.705ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=3109, routed)        1.616     1.842    zcu111_inst/zynq_ultra_ps_e_0/U0/maxihpm0_fpd_aclk
    PS8_X0Y0             PS8                                          r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_MAXIGP0ACLK_MAXIGP0ARID[5])
                                                      0.611     2.453 f  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/MAXIGP0ARID[5]
                         net (fo=25, routed)          1.205     3.658    zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_target_reg[0]_0[5]
    SLICE_X25Y8          LUT4 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.157     3.815 f  zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_target[57]_i_29/O
                         net (fo=1, routed)           0.188     4.003    zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_target[57]_i_29_n_0
    SLICE_X25Y8          LUT4 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.123     4.126 f  zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_target[57]_i_24__0/O
                         net (fo=1, routed)           0.365     4.491    zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_target[57]_i_24__0_n_0
    SLICE_X28Y7          LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.090     4.581 r  zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_target[57]_i_13__0/O
                         net (fo=10, routed)          0.296     4.877    zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_target[57]_i_13__0_n_0
    SLICE_X26Y4          LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.090     4.967 r  zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_target[57]_i_7__0/O
                         net (fo=24, routed)          0.265     5.232    zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_target[57]_i_7__0_n_0
    SLICE_X24Y7          LUT5 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.098     5.330 r  zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_target[41]_i_1__0/O
                         net (fo=18, routed)          0.542     5.872    zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_5
    SLICE_X24Y3          FDRE                                         r  zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_id_reg[88]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=3109, routed)        1.465    11.647    zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/aclk
    SLICE_X24Y3          FDRE                                         r  zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_id_reg[88]/C
                         clock pessimism              0.164    11.811    
                         clock uncertainty           -0.130    11.681    
    SLICE_X24Y3          FDRE (Setup_EFF2_SLICEM_C_CE)
                                                     -0.061    11.620    zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_id_reg[88]
  -------------------------------------------------------------------
                         required time                         11.620    
                         arrival time                          -5.872    
  -------------------------------------------------------------------
                         slack                                  5.748    

Slack (MET) :             5.749ns  (required time - arrival time)
  Source:                 zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS8 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_id_reg[86]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.029ns  (logic 1.169ns (29.015%)  route 2.860ns (70.985%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.647ns = ( 11.647 - 10.000 ) 
    Source Clock Delay      (SCD):    1.842ns
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.616ns (routing 0.843ns, distribution 0.773ns)
  Clock Net Delay (Destination): 1.465ns (routing 0.760ns, distribution 0.705ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=3109, routed)        1.616     1.842    zcu111_inst/zynq_ultra_ps_e_0/U0/maxihpm0_fpd_aclk
    PS8_X0Y0             PS8                                          r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_MAXIGP0ACLK_MAXIGP0ARID[5])
                                                      0.611     2.453 f  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/MAXIGP0ARID[5]
                         net (fo=25, routed)          1.205     3.658    zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_target_reg[0]_0[5]
    SLICE_X25Y8          LUT4 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.157     3.815 f  zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_target[57]_i_29/O
                         net (fo=1, routed)           0.188     4.003    zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_target[57]_i_29_n_0
    SLICE_X25Y8          LUT4 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.123     4.126 f  zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_target[57]_i_24__0/O
                         net (fo=1, routed)           0.365     4.491    zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_target[57]_i_24__0_n_0
    SLICE_X28Y7          LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.090     4.581 r  zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_target[57]_i_13__0/O
                         net (fo=10, routed)          0.296     4.877    zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_target[57]_i_13__0_n_0
    SLICE_X26Y4          LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.090     4.967 r  zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_target[57]_i_7__0/O
                         net (fo=24, routed)          0.265     5.232    zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_target[57]_i_7__0_n_0
    SLICE_X24Y7          LUT5 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.098     5.330 r  zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_target[41]_i_1__0/O
                         net (fo=18, routed)          0.541     5.871    zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_5
    SLICE_X24Y3          FDRE                                         r  zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_id_reg[86]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=3109, routed)        1.465    11.647    zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/aclk
    SLICE_X24Y3          FDRE                                         r  zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_id_reg[86]/C
                         clock pessimism              0.164    11.811    
                         clock uncertainty           -0.130    11.681    
    SLICE_X24Y3          FDRE (Setup_EFF_SLICEM_C_CE)
                                                     -0.061    11.620    zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_id_reg[86]
  -------------------------------------------------------------------
                         required time                         11.620    
                         arrival time                          -5.871    
  -------------------------------------------------------------------
                         slack                                  5.749    

Slack (MET) :             5.830ns  (required time - arrival time)
  Source:                 zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS8 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_target_reg[48]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.957ns  (logic 1.220ns (30.831%)  route 2.737ns (69.169%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.656ns = ( 11.656 - 10.000 ) 
    Source Clock Delay      (SCD):    1.842ns
    Clock Pessimism Removal (CPR):    0.163ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.616ns (routing 0.843ns, distribution 0.773ns)
  Clock Net Delay (Destination): 1.474ns (routing 0.760ns, distribution 0.714ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=3109, routed)        1.616     1.842    zcu111_inst/zynq_ultra_ps_e_0/U0/maxihpm0_fpd_aclk
    PS8_X0Y0             PS8                                          r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_MAXIGP0ACLK_MAXIGP0ARID[5])
                                                      0.611     2.453 f  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/MAXIGP0ARID[5]
                         net (fo=25, routed)          1.205     3.658    zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_target_reg[0]_0[5]
    SLICE_X25Y8          LUT4 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.157     3.815 f  zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_target[57]_i_29/O
                         net (fo=1, routed)           0.188     4.003    zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_target[57]_i_29_n_0
    SLICE_X25Y8          LUT4 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.123     4.126 f  zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_target[57]_i_24__0/O
                         net (fo=1, routed)           0.365     4.491    zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_target[57]_i_24__0_n_0
    SLICE_X28Y7          LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.090     4.581 r  zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_target[57]_i_13__0/O
                         net (fo=10, routed)          0.296     4.877    zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_target[57]_i_13__0_n_0
    SLICE_X26Y4          LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.090     4.967 r  zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_target[57]_i_7__0/O
                         net (fo=24, routed)          0.148     5.115    zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_target[57]_i_7__0_n_0
    SLICE_X27Y4          LUT5 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.149     5.264 r  zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_target[49]_i_1__0/O
                         net (fo=18, routed)          0.535     5.799    zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_6
    SLICE_X24Y8          FDRE                                         r  zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_target_reg[48]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=3109, routed)        1.474    11.656    zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/aclk
    SLICE_X24Y8          FDRE                                         r  zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_target_reg[48]/C
                         clock pessimism              0.163    11.819    
                         clock uncertainty           -0.130    11.690    
    SLICE_X24Y8          FDRE (Setup_DFF_SLICEM_C_CE)
                                                     -0.061    11.629    zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_target_reg[48]
  -------------------------------------------------------------------
                         required time                         11.629    
                         arrival time                          -5.799    
  -------------------------------------------------------------------
                         slack                                  5.830    

Slack (MET) :             5.830ns  (required time - arrival time)
  Source:                 zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS8 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_target_reg[49]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.957ns  (logic 1.220ns (30.831%)  route 2.737ns (69.169%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.656ns = ( 11.656 - 10.000 ) 
    Source Clock Delay      (SCD):    1.842ns
    Clock Pessimism Removal (CPR):    0.163ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.616ns (routing 0.843ns, distribution 0.773ns)
  Clock Net Delay (Destination): 1.474ns (routing 0.760ns, distribution 0.714ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=3109, routed)        1.616     1.842    zcu111_inst/zynq_ultra_ps_e_0/U0/maxihpm0_fpd_aclk
    PS8_X0Y0             PS8                                          r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_MAXIGP0ACLK_MAXIGP0ARID[5])
                                                      0.611     2.453 f  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/MAXIGP0ARID[5]
                         net (fo=25, routed)          1.205     3.658    zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_target_reg[0]_0[5]
    SLICE_X25Y8          LUT4 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.157     3.815 f  zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_target[57]_i_29/O
                         net (fo=1, routed)           0.188     4.003    zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_target[57]_i_29_n_0
    SLICE_X25Y8          LUT4 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.123     4.126 f  zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_target[57]_i_24__0/O
                         net (fo=1, routed)           0.365     4.491    zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_target[57]_i_24__0_n_0
    SLICE_X28Y7          LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.090     4.581 r  zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_target[57]_i_13__0/O
                         net (fo=10, routed)          0.296     4.877    zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_target[57]_i_13__0_n_0
    SLICE_X26Y4          LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.090     4.967 r  zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_target[57]_i_7__0/O
                         net (fo=24, routed)          0.148     5.115    zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_target[57]_i_7__0_n_0
    SLICE_X27Y4          LUT5 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.149     5.264 r  zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_target[49]_i_1__0/O
                         net (fo=18, routed)          0.535     5.799    zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_6
    SLICE_X24Y8          FDRE                                         r  zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_target_reg[49]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=3109, routed)        1.474    11.656    zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/aclk
    SLICE_X24Y8          FDRE                                         r  zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_target_reg[49]/C
                         clock pessimism              0.163    11.819    
                         clock uncertainty           -0.130    11.690    
    SLICE_X24Y8          FDRE (Setup_CFF_SLICEM_C_CE)
                                                     -0.061    11.629    zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_target_reg[49]
  -------------------------------------------------------------------
                         required time                         11.629    
                         arrival time                          -5.799    
  -------------------------------------------------------------------
                         slack                                  5.830    

Slack (MET) :             5.840ns  (required time - arrival time)
  Source:                 zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS8 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_id_reg[103]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.934ns  (logic 1.220ns (31.012%)  route 2.714ns (68.988%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.642ns = ( 11.642 - 10.000 ) 
    Source Clock Delay      (SCD):    1.842ns
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.616ns (routing 0.843ns, distribution 0.773ns)
  Clock Net Delay (Destination): 1.460ns (routing 0.760ns, distribution 0.700ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=3109, routed)        1.616     1.842    zcu111_inst/zynq_ultra_ps_e_0/U0/maxihpm0_fpd_aclk
    PS8_X0Y0             PS8                                          r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_MAXIGP0ACLK_MAXIGP0ARID[5])
                                                      0.611     2.453 f  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/MAXIGP0ARID[5]
                         net (fo=25, routed)          1.205     3.658    zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_target_reg[0]_0[5]
    SLICE_X25Y8          LUT4 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.157     3.815 f  zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_target[57]_i_29/O
                         net (fo=1, routed)           0.188     4.003    zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_target[57]_i_29_n_0
    SLICE_X25Y8          LUT4 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.123     4.126 f  zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_target[57]_i_24__0/O
                         net (fo=1, routed)           0.365     4.491    zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_target[57]_i_24__0_n_0
    SLICE_X28Y7          LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.090     4.581 r  zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_target[57]_i_13__0/O
                         net (fo=10, routed)          0.296     4.877    zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_target[57]_i_13__0_n_0
    SLICE_X26Y4          LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.090     4.967 r  zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_target[57]_i_7__0/O
                         net (fo=24, routed)          0.148     5.115    zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_target[57]_i_7__0_n_0
    SLICE_X27Y4          LUT5 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.149     5.264 r  zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_target[49]_i_1__0/O
                         net (fo=18, routed)          0.512     5.776    zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_6
    SLICE_X29Y6          FDRE                                         r  zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_id_reg[103]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=3109, routed)        1.460    11.642    zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/aclk
    SLICE_X29Y6          FDRE                                         r  zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_id_reg[103]/C
                         clock pessimism              0.164    11.806    
                         clock uncertainty           -0.130    11.676    
    SLICE_X29Y6          FDRE (Setup_HFF2_SLICEL_C_CE)
                                                     -0.060    11.616    zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_id_reg[103]
  -------------------------------------------------------------------
                         required time                         11.616    
                         arrival time                          -5.776    
  -------------------------------------------------------------------
                         slack                                  5.840    

Slack (MET) :             5.840ns  (required time - arrival time)
  Source:                 zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS8 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_id_reg[106]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.934ns  (logic 1.220ns (31.012%)  route 2.714ns (68.988%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.642ns = ( 11.642 - 10.000 ) 
    Source Clock Delay      (SCD):    1.842ns
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.616ns (routing 0.843ns, distribution 0.773ns)
  Clock Net Delay (Destination): 1.460ns (routing 0.760ns, distribution 0.700ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=3109, routed)        1.616     1.842    zcu111_inst/zynq_ultra_ps_e_0/U0/maxihpm0_fpd_aclk
    PS8_X0Y0             PS8                                          r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_MAXIGP0ACLK_MAXIGP0ARID[5])
                                                      0.611     2.453 f  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/MAXIGP0ARID[5]
                         net (fo=25, routed)          1.205     3.658    zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_target_reg[0]_0[5]
    SLICE_X25Y8          LUT4 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.157     3.815 f  zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_target[57]_i_29/O
                         net (fo=1, routed)           0.188     4.003    zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_target[57]_i_29_n_0
    SLICE_X25Y8          LUT4 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.123     4.126 f  zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_target[57]_i_24__0/O
                         net (fo=1, routed)           0.365     4.491    zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_target[57]_i_24__0_n_0
    SLICE_X28Y7          LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.090     4.581 r  zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_target[57]_i_13__0/O
                         net (fo=10, routed)          0.296     4.877    zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_target[57]_i_13__0_n_0
    SLICE_X26Y4          LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.090     4.967 r  zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_target[57]_i_7__0/O
                         net (fo=24, routed)          0.148     5.115    zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_target[57]_i_7__0_n_0
    SLICE_X27Y4          LUT5 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.149     5.264 r  zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_target[49]_i_1__0/O
                         net (fo=18, routed)          0.512     5.776    zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_6
    SLICE_X29Y6          FDRE                                         r  zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_id_reg[106]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=3109, routed)        1.460    11.642    zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/aclk
    SLICE_X29Y6          FDRE                                         r  zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_id_reg[106]/C
                         clock pessimism              0.164    11.806    
                         clock uncertainty           -0.130    11.676    
    SLICE_X29Y6          FDRE (Setup_GFF2_SLICEL_C_CE)
                                                     -0.060    11.616    zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_id_reg[106]
  -------------------------------------------------------------------
                         required time                         11.616    
                         arrival time                          -5.776    
  -------------------------------------------------------------------
                         slack                                  5.840    

Slack (MET) :             5.840ns  (required time - arrival time)
  Source:                 zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS8 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_id_reg[109]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.934ns  (logic 1.220ns (31.012%)  route 2.714ns (68.988%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.642ns = ( 11.642 - 10.000 ) 
    Source Clock Delay      (SCD):    1.842ns
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.616ns (routing 0.843ns, distribution 0.773ns)
  Clock Net Delay (Destination): 1.460ns (routing 0.760ns, distribution 0.700ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=3109, routed)        1.616     1.842    zcu111_inst/zynq_ultra_ps_e_0/U0/maxihpm0_fpd_aclk
    PS8_X0Y0             PS8                                          r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_MAXIGP0ACLK_MAXIGP0ARID[5])
                                                      0.611     2.453 f  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/MAXIGP0ARID[5]
                         net (fo=25, routed)          1.205     3.658    zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_target_reg[0]_0[5]
    SLICE_X25Y8          LUT4 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.157     3.815 f  zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_target[57]_i_29/O
                         net (fo=1, routed)           0.188     4.003    zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_target[57]_i_29_n_0
    SLICE_X25Y8          LUT4 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.123     4.126 f  zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_target[57]_i_24__0/O
                         net (fo=1, routed)           0.365     4.491    zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_target[57]_i_24__0_n_0
    SLICE_X28Y7          LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.090     4.581 r  zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_target[57]_i_13__0/O
                         net (fo=10, routed)          0.296     4.877    zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_target[57]_i_13__0_n_0
    SLICE_X26Y4          LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.090     4.967 r  zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_target[57]_i_7__0/O
                         net (fo=24, routed)          0.148     5.115    zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_target[57]_i_7__0_n_0
    SLICE_X27Y4          LUT5 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.149     5.264 r  zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_target[49]_i_1__0/O
                         net (fo=18, routed)          0.512     5.776    zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_6
    SLICE_X29Y6          FDRE                                         r  zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_id_reg[109]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=3109, routed)        1.460    11.642    zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/aclk
    SLICE_X29Y6          FDRE                                         r  zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_id_reg[109]/C
                         clock pessimism              0.164    11.806    
                         clock uncertainty           -0.130    11.676    
    SLICE_X29Y6          FDRE (Setup_FFF2_SLICEL_C_CE)
                                                     -0.060    11.616    zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_id_reg[109]
  -------------------------------------------------------------------
                         required time                         11.616    
                         arrival time                          -5.776    
  -------------------------------------------------------------------
                         slack                                  5.840    

Slack (MET) :             5.845ns  (required time - arrival time)
  Source:                 zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS8 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_id_reg[104]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.932ns  (logic 1.220ns (31.027%)  route 2.712ns (68.973%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.646ns = ( 11.646 - 10.000 ) 
    Source Clock Delay      (SCD):    1.842ns
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.616ns (routing 0.843ns, distribution 0.773ns)
  Clock Net Delay (Destination): 1.464ns (routing 0.760ns, distribution 0.704ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=3109, routed)        1.616     1.842    zcu111_inst/zynq_ultra_ps_e_0/U0/maxihpm0_fpd_aclk
    PS8_X0Y0             PS8                                          r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_MAXIGP0ACLK_MAXIGP0ARID[5])
                                                      0.611     2.453 f  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/MAXIGP0ARID[5]
                         net (fo=25, routed)          1.205     3.658    zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_target_reg[0]_0[5]
    SLICE_X25Y8          LUT4 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.157     3.815 f  zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_target[57]_i_29/O
                         net (fo=1, routed)           0.188     4.003    zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_target[57]_i_29_n_0
    SLICE_X25Y8          LUT4 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.123     4.126 f  zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_target[57]_i_24__0/O
                         net (fo=1, routed)           0.365     4.491    zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_target[57]_i_24__0_n_0
    SLICE_X28Y7          LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.090     4.581 r  zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_target[57]_i_13__0/O
                         net (fo=10, routed)          0.296     4.877    zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_target[57]_i_13__0_n_0
    SLICE_X26Y4          LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.090     4.967 r  zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_target[57]_i_7__0/O
                         net (fo=24, routed)          0.148     5.115    zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_target[57]_i_7__0_n_0
    SLICE_X27Y4          LUT5 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.149     5.264 r  zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_target[49]_i_1__0/O
                         net (fo=18, routed)          0.510     5.774    zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_6
    SLICE_X28Y6          FDRE                                         r  zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_id_reg[104]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=3109, routed)        1.464    11.646    zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/aclk
    SLICE_X28Y6          FDRE                                         r  zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_id_reg[104]/C
                         clock pessimism              0.164    11.810    
                         clock uncertainty           -0.130    11.680    
    SLICE_X28Y6          FDRE (Setup_EFF_SLICEM_C_CE)
                                                     -0.061    11.619    zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_id_reg[104]
  -------------------------------------------------------------------
                         required time                         11.619    
                         arrival time                          -5.774    
  -------------------------------------------------------------------
                         slack                                  5.845    

Slack (MET) :             5.864ns  (required time - arrival time)
  Source:                 zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS8 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_id_reg[99]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.917ns  (logic 1.220ns (31.146%)  route 2.697ns (68.854%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.650ns = ( 11.650 - 10.000 ) 
    Source Clock Delay      (SCD):    1.842ns
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.616ns (routing 0.843ns, distribution 0.773ns)
  Clock Net Delay (Destination): 1.468ns (routing 0.760ns, distribution 0.708ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=3109, routed)        1.616     1.842    zcu111_inst/zynq_ultra_ps_e_0/U0/maxihpm0_fpd_aclk
    PS8_X0Y0             PS8                                          r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_MAXIGP0ACLK_MAXIGP0ARID[5])
                                                      0.611     2.453 f  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/MAXIGP0ARID[5]
                         net (fo=25, routed)          1.205     3.658    zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_target_reg[0]_0[5]
    SLICE_X25Y8          LUT4 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.157     3.815 f  zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_target[57]_i_29/O
                         net (fo=1, routed)           0.188     4.003    zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_target[57]_i_29_n_0
    SLICE_X25Y8          LUT4 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.123     4.126 f  zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_target[57]_i_24__0/O
                         net (fo=1, routed)           0.365     4.491    zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_target[57]_i_24__0_n_0
    SLICE_X28Y7          LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.090     4.581 r  zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_target[57]_i_13__0/O
                         net (fo=10, routed)          0.296     4.877    zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_target[57]_i_13__0_n_0
    SLICE_X26Y4          LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.090     4.967 r  zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_target[57]_i_7__0/O
                         net (fo=24, routed)          0.148     5.115    zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_target[57]_i_7__0_n_0
    SLICE_X27Y4          LUT5 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.149     5.264 r  zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_target[49]_i_1__0/O
                         net (fo=18, routed)          0.495     5.759    zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_6
    SLICE_X28Y8          FDRE                                         r  zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_id_reg[99]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=3109, routed)        1.468    11.650    zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/aclk
    SLICE_X28Y8          FDRE                                         r  zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_id_reg[99]/C
                         clock pessimism              0.164    11.814    
                         clock uncertainty           -0.130    11.684    
    SLICE_X28Y8          FDRE (Setup_HFF2_SLICEM_C_CE)
                                                     -0.061    11.623    zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_id_reg[99]
  -------------------------------------------------------------------
                         required time                         11.623    
                         arrival time                          -5.759    
  -------------------------------------------------------------------
                         slack                                  5.864    

Slack (MET) :             5.865ns  (required time - arrival time)
  Source:                 zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS8 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_id_reg[105]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        3.913ns  (logic 1.220ns (31.178%)  route 2.693ns (68.822%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.646ns = ( 11.646 - 10.000 ) 
    Source Clock Delay      (SCD):    1.842ns
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.616ns (routing 0.843ns, distribution 0.773ns)
  Clock Net Delay (Destination): 1.464ns (routing 0.760ns, distribution 0.704ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=3109, routed)        1.616     1.842    zcu111_inst/zynq_ultra_ps_e_0/U0/maxihpm0_fpd_aclk
    PS8_X0Y0             PS8                                          r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8 (Prop_PS8_MAXIGP0ACLK_MAXIGP0ARID[5])
                                                      0.611     2.453 f  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/MAXIGP0ARID[5]
                         net (fo=25, routed)          1.205     3.658    zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_target_reg[0]_0[5]
    SLICE_X25Y8          LUT4 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.157     3.815 f  zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_target[57]_i_29/O
                         net (fo=1, routed)           0.188     4.003    zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_target[57]_i_29_n_0
    SLICE_X25Y8          LUT4 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.123     4.126 f  zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_target[57]_i_24__0/O
                         net (fo=1, routed)           0.365     4.491    zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_target[57]_i_24__0_n_0
    SLICE_X28Y7          LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.090     4.581 r  zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_target[57]_i_13__0/O
                         net (fo=10, routed)          0.296     4.877    zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_target[57]_i_13__0_n_0
    SLICE_X26Y4          LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.090     4.967 r  zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_target[57]_i_7__0/O
                         net (fo=24, routed)          0.148     5.115    zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_target[57]_i_7__0_n_0
    SLICE_X27Y4          LUT5 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.149     5.264 r  zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_target[49]_i_1__0/O
                         net (fo=18, routed)          0.491     5.755    zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_6
    SLICE_X29Y8          FDRE                                         r  zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_id_reg[105]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=3109, routed)        1.464    11.646    zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/aclk
    SLICE_X29Y8          FDRE                                         r  zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_id_reg[105]/C
                         clock pessimism              0.164    11.810    
                         clock uncertainty           -0.130    11.680    
    SLICE_X29Y8          FDRE (Setup_EFF2_SLICEL_C_CE)
                                                     -0.060    11.620    zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.active_id_reg[105]
  -------------------------------------------------------------------
                         required time                         11.620    
                         arrival time                          -5.755    
  -------------------------------------------------------------------
                         slack                                  5.865    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 reg_test_software_register/sBus_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_sw_reg_int_reg[software_register][22]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.179ns  (logic 0.060ns (33.520%)  route 0.119ns (66.480%))
  Logic Levels:           0  
  Clock Path Skew:        0.105ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.892ns
    Source Clock Delay      (SCD):    1.623ns
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Net Delay (Source):      1.441ns (routing 0.760ns, distribution 0.681ns)
  Clock Net Delay (Destination): 1.666ns (routing 0.843ns, distribution 0.823ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=3109, routed)        1.441     1.623    reg_test_software_register/CLK
    SLICE_X31Y41         FDRE                                         r  reg_test_software_register/sBus_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y41         FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.060     1.683 r  reg_test_software_register/sBus_reg[22]/Q
                         net (fo=1, routed)           0.119     1.802    axi4lite_interconnect/axi4lite_sw_reg_inst/sBus[22]
    SLICE_X29Y41         FDCE                                         r  axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_sw_reg_int_reg[software_register][22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=3109, routed)        1.666     1.892    axi4lite_interconnect/axi4lite_sw_reg_inst/axil_clk
    SLICE_X29Y41         FDCE                                         r  axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_sw_reg_int_reg[software_register][22]/C
                         clock pessimism             -0.164     1.728    
    SLICE_X29Y41         FDCE (Hold_CFF2_SLICEL_C_D)
                                                      0.062     1.790    axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_sw_reg_int_reg[software_register][22]
  -------------------------------------------------------------------
                         required time                         -1.790    
                         arrival time                           1.802    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/queue_id_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/skid_buffer_reg[143]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.133ns  (logic 0.058ns (43.609%)  route 0.075ns (56.391%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.906ns
    Source Clock Delay      (SCD):    1.637ns
    Clock Pessimism Removal (CPR):    0.210ns
  Clock Net Delay (Source):      1.455ns (routing 0.760ns, distribution 0.695ns)
  Clock Net Delay (Destination): 1.680ns (routing 0.843ns, distribution 0.837ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=3109, routed)        1.455     1.637    zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/CLK
    SLICE_X29Y16         FDRE                                         r  zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/queue_id_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y16         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.058     1.695 r  zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/queue_id_reg[12]/Q
                         net (fo=3, routed)           0.075     1.770    zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/m_axi_rid[12]
    SLICE_X29Y14         FDRE                                         r  zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/skid_buffer_reg[143]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=3109, routed)        1.680     1.906    zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/aclk
    SLICE_X29Y14         FDRE                                         r  zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/skid_buffer_reg[143]/C
                         clock pessimism             -0.210     1.696    
    SLICE_X29Y14         FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.062     1.758    zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/skid_buffer_reg[143]
  -------------------------------------------------------------------
                         required time                         -1.758    
                         arrival time                           1.770    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.014ns  (arrival time - required time)
  Source:                 reg_test_software_register/sBus_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_sw_reg_int_reg[software_register][31]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.130ns  (logic 0.060ns (46.154%)  route 0.070ns (53.846%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.892ns
    Source Clock Delay      (SCD):    1.630ns
    Clock Pessimism Removal (CPR):    0.208ns
  Clock Net Delay (Source):      1.448ns (routing 0.760ns, distribution 0.688ns)
  Clock Net Delay (Destination): 1.666ns (routing 0.843ns, distribution 0.823ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=3109, routed)        1.448     1.630    reg_test_software_register/CLK
    SLICE_X29Y40         FDRE                                         r  reg_test_software_register/sBus_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y40         FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.060     1.690 r  reg_test_software_register/sBus_reg[31]/Q
                         net (fo=1, routed)           0.070     1.760    axi4lite_interconnect/axi4lite_sw_reg_inst/sBus[31]
    SLICE_X29Y41         FDCE                                         r  axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_sw_reg_int_reg[software_register][31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=3109, routed)        1.666     1.892    axi4lite_interconnect/axi4lite_sw_reg_inst/axil_clk
    SLICE_X29Y41         FDCE                                         r  axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_sw_reg_int_reg[software_register][31]/C
                         clock pessimism             -0.208     1.684    
    SLICE_X29Y41         FDCE (Hold_BFF2_SLICEL_C_D)
                                                      0.062     1.746    axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_sw_reg_int_reg[software_register][31]
  -------------------------------------------------------------------
                         required time                         -1.746    
                         arrival time                           1.760    
  -------------------------------------------------------------------
                         slack                                  0.014    

Slack (MET) :             0.015ns  (arrival time - required time)
  Source:                 reg_test_software_register/sBus_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_sw_reg_int_reg[software_register][21]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.132ns  (logic 0.058ns (43.939%)  route 0.074ns (56.061%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.893ns
    Source Clock Delay      (SCD):    1.630ns
    Clock Pessimism Removal (CPR):    0.208ns
  Clock Net Delay (Source):      1.448ns (routing 0.760ns, distribution 0.688ns)
  Clock Net Delay (Destination): 1.667ns (routing 0.843ns, distribution 0.824ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=3109, routed)        1.448     1.630    reg_test_software_register/CLK
    SLICE_X29Y40         FDRE                                         r  reg_test_software_register/sBus_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y40         FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.058     1.688 r  reg_test_software_register/sBus_reg[21]/Q
                         net (fo=1, routed)           0.074     1.762    axi4lite_interconnect/axi4lite_sw_reg_inst/sBus[21]
    SLICE_X29Y38         FDCE                                         r  axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_sw_reg_int_reg[software_register][21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=3109, routed)        1.667     1.893    axi4lite_interconnect/axi4lite_sw_reg_inst/axil_clk
    SLICE_X29Y38         FDCE                                         r  axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_sw_reg_int_reg[software_register][21]/C
                         clock pessimism             -0.208     1.685    
    SLICE_X29Y38         FDCE (Hold_FFF2_SLICEL_C_D)
                                                      0.062     1.747    axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_sw_reg_int_reg[software_register][21]
  -------------------------------------------------------------------
                         required time                         -1.747    
                         arrival time                           1.762    
  -------------------------------------------------------------------
                         slack                                  0.015    

Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/queue_id_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/skid_buffer_reg[141]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.127ns  (logic 0.058ns (45.669%)  route 0.069ns (54.331%))
  Logic Levels:           0  
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.906ns
    Source Clock Delay      (SCD):    1.647ns
    Clock Pessimism Removal (CPR):    0.210ns
  Clock Net Delay (Source):      1.465ns (routing 0.760ns, distribution 0.705ns)
  Clock Net Delay (Destination): 1.680ns (routing 0.843ns, distribution 0.837ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=3109, routed)        1.465     1.647    zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/CLK
    SLICE_X29Y15         FDRE                                         r  zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/queue_id_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y15         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.058     1.705 r  zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/queue_id_reg[10]/Q
                         net (fo=3, routed)           0.069     1.774    zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/m_axi_rid[10]
    SLICE_X29Y14         FDRE                                         r  zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/skid_buffer_reg[141]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=3109, routed)        1.680     1.906    zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/aclk
    SLICE_X29Y14         FDRE                                         r  zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/skid_buffer_reg[141]/C
                         clock pessimism             -0.210     1.696    
    SLICE_X29Y14         FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.062     1.758    zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/skid_buffer_reg[141]
  -------------------------------------------------------------------
                         required time                         -1.758    
                         arrival time                           1.774    
  -------------------------------------------------------------------
                         slack                                  0.016    

Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_mesg_i_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/S_AXI_AADDR_Q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.058ns (31.694%)  route 0.125ns (68.306%))
  Logic Levels:           0  
  Clock Path Skew:        0.105ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.901ns
    Source Clock Delay      (SCD):    1.633ns
    Clock Pessimism Removal (CPR):    0.163ns
  Clock Net Delay (Source):      1.451ns (routing 0.760ns, distribution 0.691ns)
  Clock Net Delay (Destination): 1.675ns (routing 0.843ns, distribution 0.832ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=3109, routed)        1.451     1.633    zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/aclk
    SLICE_X22Y24         FDRE                                         r  zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_mesg_i_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y24         FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.058     1.691 r  zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_mesg_i_reg[21]/Q
                         net (fo=6, routed)           0.125     1.816    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/s_axi_araddr[5]
    SLICE_X25Y24         FDRE                                         r  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/S_AXI_AADDR_Q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=3109, routed)        1.675     1.901    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/CLK
    SLICE_X25Y24         FDRE                                         r  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/S_AXI_AADDR_Q_reg[5]/C
                         clock pessimism             -0.163     1.738    
    SLICE_X25Y24         FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.062     1.800    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/S_AXI_AADDR_Q_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.800    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.016    

Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 zcu111_inst/axi_protocol_convert_1/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_valid_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zcu111_inst/axi_protocol_convert_1/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/sel_first_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.177ns  (logic 0.083ns (46.893%)  route 0.094ns (53.107%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.099ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.894ns
    Source Clock Delay      (SCD):    1.632ns
    Clock Pessimism Removal (CPR):    0.163ns
  Clock Net Delay (Source):      1.450ns (routing 0.760ns, distribution 0.690ns)
  Clock Net Delay (Destination): 1.668ns (routing 0.843ns, distribution 0.825ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=3109, routed)        1.450     1.632    zcu111_inst/axi_protocol_convert_1/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X26Y22         FDRE                                         r  zcu111_inst/axi_protocol_convert_1/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_valid_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y22         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.061     1.693 r  zcu111_inst/axi_protocol_convert_1/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_valid_i_reg/Q
                         net (fo=6, routed)           0.066     1.759    zcu111_inst/axi_protocol_convert_1/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/si_rs_arvalid
    SLICE_X27Y22         LUT5 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.022     1.781 r  zcu111_inst/axi_protocol_convert_1/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_i_1__4/O
                         net (fo=3, routed)           0.028     1.809    zcu111_inst/axi_protocol_convert_1/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/sel_first_i
    SLICE_X27Y22         FDRE                                         r  zcu111_inst/axi_protocol_convert_1/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/sel_first_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=3109, routed)        1.668     1.894    zcu111_inst/axi_protocol_convert_1/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/aclk
    SLICE_X27Y22         FDRE                                         r  zcu111_inst/axi_protocol_convert_1/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/sel_first_reg/C
                         clock pessimism             -0.163     1.730    
    SLICE_X27Y22         FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.062     1.793    zcu111_inst/axi_protocol_convert_1/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/sel_first_reg
  -------------------------------------------------------------------
                         required time                         -1.793    
                         arrival time                           1.809    
  -------------------------------------------------------------------
                         slack                                  0.016    

Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 reg_test_software_register/sBus_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_sw_reg_int_reg[software_register][16]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.135ns  (logic 0.060ns (44.444%)  route 0.075ns (55.556%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.893ns
    Source Clock Delay      (SCD):    1.630ns
    Clock Pessimism Removal (CPR):    0.208ns
  Clock Net Delay (Source):      1.448ns (routing 0.760ns, distribution 0.688ns)
  Clock Net Delay (Destination): 1.667ns (routing 0.843ns, distribution 0.824ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=3109, routed)        1.448     1.630    reg_test_software_register/CLK
    SLICE_X29Y40         FDRE                                         r  reg_test_software_register/sBus_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y40         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.060     1.690 r  reg_test_software_register/sBus_reg[16]/Q
                         net (fo=1, routed)           0.075     1.765    axi4lite_interconnect/axi4lite_sw_reg_inst/sBus[16]
    SLICE_X29Y38         FDCE                                         r  axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_sw_reg_int_reg[software_register][16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=3109, routed)        1.667     1.893    axi4lite_interconnect/axi4lite_sw_reg_inst/axil_clk
    SLICE_X29Y38         FDCE                                         r  axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_sw_reg_int_reg[software_register][16]/C
                         clock pessimism             -0.208     1.685    
    SLICE_X29Y38         FDCE (Hold_HFF2_SLICEL_C_D)
                                                      0.062     1.747    axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_sw_reg_int_reg[software_register][16]
  -------------------------------------------------------------------
                         required time                         -1.747    
                         arrival time                           1.765    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/queue_id_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/skid_buffer_reg[140]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.138ns  (logic 0.060ns (43.478%)  route 0.078ns (56.522%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.911ns
    Source Clock Delay      (SCD):    1.647ns
    Clock Pessimism Removal (CPR):    0.210ns
  Clock Net Delay (Source):      1.465ns (routing 0.760ns, distribution 0.705ns)
  Clock Net Delay (Destination): 1.685ns (routing 0.843ns, distribution 0.842ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=3109, routed)        1.465     1.647    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/CLK
    SLICE_X29Y15         FDRE                                         r  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/queue_id_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y15         FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.060     1.707 r  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/queue_id_reg[9]/Q
                         net (fo=3, routed)           0.078     1.785    zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/m_axi_rid[9]
    SLICE_X28Y14         FDRE                                         r  zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/skid_buffer_reg[140]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=3109, routed)        1.685     1.911    zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/aclk
    SLICE_X28Y14         FDRE                                         r  zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/skid_buffer_reg[140]/C
                         clock pessimism             -0.210     1.701    
    SLICE_X28Y14         FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.062     1.763    zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/skid_buffer_reg[140]
  -------------------------------------------------------------------
                         required time                         -1.763    
                         arrival time                           1.785    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_mesg_i_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.s_axi_rid_i_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.076ns  (logic 0.039ns (51.316%)  route 0.037ns (48.684%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    1.043ns
    Clock Pessimism Removal (CPR):    0.150ns
  Clock Net Delay (Source):      0.923ns (routing 0.462ns, distribution 0.461ns)
  Clock Net Delay (Destination): 1.052ns (routing 0.520ns, distribution 0.532ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=3109, routed)        0.923     1.043    zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/aclk
    SLICE_X29Y13         FDRE                                         r  zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_mesg_i_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y13         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     1.082 r  zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_mesg_i_reg[14]/Q
                         net (fo=3, routed)           0.037     1.119    zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.read_cnt_reg[7]_0[14]
    SLICE_X29Y13         FDRE                                         r  zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.s_axi_rid_i_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=3109, routed)        1.052     1.199    zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/aclk
    SLICE_X29Y13         FDRE                                         r  zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.s_axi_rid_i_reg[14]/C
                         clock pessimism             -0.150     1.049    
    SLICE_X29Y13         FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     1.096    zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.s_axi_rid_i_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.096    
                         arrival time                           1.119    
  -------------------------------------------------------------------
                         slack                                  0.023    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pl_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0] }

Check Type        Corner  Lib Pin          Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     PS8/MAXIGP0ACLK  n/a            3.000         10.000      7.000      PS8_X0Y0      zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/MAXIGP0ACLK
Min Period        n/a     SRL16E/CLK       n/a            1.064         10.000      8.936      SLICE_X24Y63  zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/gen_rtl_shifter.gen_inferred_srl.shift_reg_reg[0]_srl32/CLK
Min Period        n/a     SRL16E/CLK       n/a            1.064         10.000      8.936      SLICE_X24Y63  zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/gen_rtl_shifter.gen_inferred_srl.shift_reg_reg[0]_srl32/CLK
Min Period        n/a     RAMD32/CLK       n/a            1.064         10.000      8.936      SLICE_X27Y60  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_8/RAMA/CLK
Min Period        n/a     RAMD32/CLK       n/a            1.064         10.000      8.936      SLICE_X27Y60  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_8/RAMA_D1/CLK
Min Period        n/a     RAMD32/CLK       n/a            1.064         10.000      8.936      SLICE_X27Y60  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_8/RAMB/CLK
Min Period        n/a     RAMD32/CLK       n/a            1.064         10.000      8.936      SLICE_X27Y60  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_8/RAMB_D1/CLK
Min Period        n/a     RAMD32/CLK       n/a            1.064         10.000      8.936      SLICE_X27Y60  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_8/RAMC/CLK
Min Period        n/a     RAMD32/CLK       n/a            1.064         10.000      8.936      SLICE_X27Y60  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_8/RAMC_D1/CLK
Min Period        n/a     RAMD32/CLK       n/a            1.064         10.000      8.936      SLICE_X27Y60  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_8/RAMD/CLK
Low Pulse Width   Fast    PS8/MAXIGP0ACLK  n/a            1.500         5.000       3.500      PS8_X0Y0      zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/MAXIGP0ACLK
Low Pulse Width   Slow    PS8/MAXIGP0ACLK  n/a            1.500         5.000       3.500      PS8_X0Y0      zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/MAXIGP0ACLK
Low Pulse Width   Slow    RAMD32/CLK       n/a            0.532         5.000       4.468      SLICE_X27Y50  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_28_28/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK       n/a            0.532         5.000       4.468      SLICE_X27Y50  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_28_28/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK       n/a            0.532         5.000       4.468      SLICE_X27Y50  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_28_28/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK       n/a            0.532         5.000       4.468      SLICE_X27Y50  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_28_28/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK       n/a            0.532         5.000       4.468      SLICE_X27Y50  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_28_28/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK       n/a            0.532         5.000       4.468      SLICE_X27Y50  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_28_28/RAMC_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK       n/a            0.532         5.000       4.468      SLICE_X27Y50  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_28_28/RAMD/CLK
Low Pulse Width   Slow    RAMD32/CLK       n/a            0.532         5.000       4.468      SLICE_X27Y50  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_28_28/RAMD_D1/CLK
High Pulse Width  Fast    PS8/MAXIGP0ACLK  n/a            1.500         5.000       3.500      PS8_X0Y0      zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/MAXIGP0ACLK
High Pulse Width  Slow    PS8/MAXIGP0ACLK  n/a            1.500         5.000       3.500      PS8_X0Y0      zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/MAXIGP0ACLK
High Pulse Width  Fast    SRL16E/CLK       n/a            0.532         5.000       4.468      SLICE_X24Y63  zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/gen_rtl_shifter.gen_inferred_srl.shift_reg_reg[0]_srl32/CLK
High Pulse Width  Fast    SRL16E/CLK       n/a            0.532         5.000       4.468      SLICE_X24Y63  zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/gen_rtl_shifter.gen_inferred_srl.shift_reg_reg[0]_srl32/CLK
High Pulse Width  Slow    RAMD32/CLK       n/a            0.532         5.000       4.468      SLICE_X27Y60  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_8/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK       n/a            0.532         5.000       4.468      SLICE_X27Y60  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_8/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK       n/a            0.532         5.000       4.468      SLICE_X27Y60  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_8/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK       n/a            0.532         5.000       4.468      SLICE_X27Y60  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_8/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK       n/a            0.532         5.000       4.468      SLICE_X27Y60  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_8/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK       n/a            0.532         5.000       4.468      SLICE_X27Y60  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_8/RAMC_D1/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        8.582ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.165ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.582ns  (required time - arrival time)
  Source:                 zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_sw_reg_int_reg[software_register][10]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.173ns  (logic 0.080ns (6.820%)  route 1.093ns (93.180%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.623ns = ( 11.623 - 10.000 ) 
    Source Clock Delay      (SCD):    1.881ns
    Clock Pessimism Removal (CPR):    0.209ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.655ns (routing 0.843ns, distribution 0.812ns)
  Clock Net Delay (Destination): 1.441ns (routing 0.760ns, distribution 0.681ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=3109, routed)        1.655     1.881    zcu111_inst/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X31Y53         FDRE                                         r  zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y53         FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.080     1.961 r  zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=319, routed)         1.093     3.054    axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_miso_reg[rvalid]
    SLICE_X31Y36         FDCE                                         f  axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_sw_reg_int_reg[software_register][10]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=3109, routed)        1.441    11.623    axi4lite_interconnect/axi4lite_sw_reg_inst/axil_clk
    SLICE_X31Y36         FDCE                                         r  axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_sw_reg_int_reg[software_register][10]/C
                         clock pessimism              0.209    11.832    
                         clock uncertainty           -0.130    11.702    
    SLICE_X31Y36         FDCE (Recov_AFF_SLICEM_C_CLR)
                                                     -0.066    11.636    axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_sw_reg_int_reg[software_register][10]
  -------------------------------------------------------------------
                         required time                         11.636    
                         arrival time                          -3.054    
  -------------------------------------------------------------------
                         slack                                  8.582    

Slack (MET) :             8.582ns  (required time - arrival time)
  Source:                 zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_sw_reg_int_reg[software_register][11]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.173ns  (logic 0.080ns (6.820%)  route 1.093ns (93.180%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.623ns = ( 11.623 - 10.000 ) 
    Source Clock Delay      (SCD):    1.881ns
    Clock Pessimism Removal (CPR):    0.209ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.655ns (routing 0.843ns, distribution 0.812ns)
  Clock Net Delay (Destination): 1.441ns (routing 0.760ns, distribution 0.681ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=3109, routed)        1.655     1.881    zcu111_inst/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X31Y53         FDRE                                         r  zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y53         FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.080     1.961 r  zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=319, routed)         1.093     3.054    axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_miso_reg[rvalid]
    SLICE_X31Y36         FDCE                                         f  axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_sw_reg_int_reg[software_register][11]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=3109, routed)        1.441    11.623    axi4lite_interconnect/axi4lite_sw_reg_inst/axil_clk
    SLICE_X31Y36         FDCE                                         r  axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_sw_reg_int_reg[software_register][11]/C
                         clock pessimism              0.209    11.832    
                         clock uncertainty           -0.130    11.702    
    SLICE_X31Y36         FDCE (Recov_AFF2_SLICEM_C_CLR)
                                                     -0.066    11.636    axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_sw_reg_int_reg[software_register][11]
  -------------------------------------------------------------------
                         required time                         11.636    
                         arrival time                          -3.054    
  -------------------------------------------------------------------
                         slack                                  8.582    

Slack (MET) :             8.582ns  (required time - arrival time)
  Source:                 zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_sw_reg_int_reg[software_register][13]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.173ns  (logic 0.080ns (6.820%)  route 1.093ns (93.180%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.623ns = ( 11.623 - 10.000 ) 
    Source Clock Delay      (SCD):    1.881ns
    Clock Pessimism Removal (CPR):    0.209ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.655ns (routing 0.843ns, distribution 0.812ns)
  Clock Net Delay (Destination): 1.441ns (routing 0.760ns, distribution 0.681ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=3109, routed)        1.655     1.881    zcu111_inst/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X31Y53         FDRE                                         r  zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y53         FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.080     1.961 r  zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=319, routed)         1.093     3.054    axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_miso_reg[rvalid]
    SLICE_X31Y36         FDCE                                         f  axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_sw_reg_int_reg[software_register][13]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=3109, routed)        1.441    11.623    axi4lite_interconnect/axi4lite_sw_reg_inst/axil_clk
    SLICE_X31Y36         FDCE                                         r  axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_sw_reg_int_reg[software_register][13]/C
                         clock pessimism              0.209    11.832    
                         clock uncertainty           -0.130    11.702    
    SLICE_X31Y36         FDCE (Recov_BFF_SLICEM_C_CLR)
                                                     -0.066    11.636    axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_sw_reg_int_reg[software_register][13]
  -------------------------------------------------------------------
                         required time                         11.636    
                         arrival time                          -3.054    
  -------------------------------------------------------------------
                         slack                                  8.582    

Slack (MET) :             8.582ns  (required time - arrival time)
  Source:                 zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_sw_reg_int_reg[software_register][7]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.173ns  (logic 0.080ns (6.820%)  route 1.093ns (93.180%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.623ns = ( 11.623 - 10.000 ) 
    Source Clock Delay      (SCD):    1.881ns
    Clock Pessimism Removal (CPR):    0.209ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.655ns (routing 0.843ns, distribution 0.812ns)
  Clock Net Delay (Destination): 1.441ns (routing 0.760ns, distribution 0.681ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=3109, routed)        1.655     1.881    zcu111_inst/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X31Y53         FDRE                                         r  zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y53         FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.080     1.961 r  zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=319, routed)         1.093     3.054    axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_miso_reg[rvalid]
    SLICE_X31Y36         FDCE                                         f  axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_sw_reg_int_reg[software_register][7]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=3109, routed)        1.441    11.623    axi4lite_interconnect/axi4lite_sw_reg_inst/axil_clk
    SLICE_X31Y36         FDCE                                         r  axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_sw_reg_int_reg[software_register][7]/C
                         clock pessimism              0.209    11.832    
                         clock uncertainty           -0.130    11.702    
    SLICE_X31Y36         FDCE (Recov_BFF2_SLICEM_C_CLR)
                                                     -0.066    11.636    axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_sw_reg_int_reg[software_register][7]
  -------------------------------------------------------------------
                         required time                         11.636    
                         arrival time                          -3.054    
  -------------------------------------------------------------------
                         slack                                  8.582    

Slack (MET) :             8.582ns  (required time - arrival time)
  Source:                 zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_sw_reg_int_reg[software_register][8]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.173ns  (logic 0.080ns (6.820%)  route 1.093ns (93.180%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.623ns = ( 11.623 - 10.000 ) 
    Source Clock Delay      (SCD):    1.881ns
    Clock Pessimism Removal (CPR):    0.209ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.655ns (routing 0.843ns, distribution 0.812ns)
  Clock Net Delay (Destination): 1.441ns (routing 0.760ns, distribution 0.681ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=3109, routed)        1.655     1.881    zcu111_inst/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X31Y53         FDRE                                         r  zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y53         FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.080     1.961 r  zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=319, routed)         1.093     3.054    axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_miso_reg[rvalid]
    SLICE_X31Y36         FDCE                                         f  axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_sw_reg_int_reg[software_register][8]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=3109, routed)        1.441    11.623    axi4lite_interconnect/axi4lite_sw_reg_inst/axil_clk
    SLICE_X31Y36         FDCE                                         r  axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_sw_reg_int_reg[software_register][8]/C
                         clock pessimism              0.209    11.832    
                         clock uncertainty           -0.130    11.702    
    SLICE_X31Y36         FDCE (Recov_CFF_SLICEM_C_CLR)
                                                     -0.066    11.636    axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_sw_reg_int_reg[software_register][8]
  -------------------------------------------------------------------
                         required time                         11.636    
                         arrival time                          -3.054    
  -------------------------------------------------------------------
                         slack                                  8.582    

Slack (MET) :             8.602ns  (required time - arrival time)
  Source:                 zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_slave_logic_inst/axi4lite_miso_reg[rdata][0]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.115ns  (logic 0.080ns (7.175%)  route 1.035ns (92.825%))
  Logic Levels:           0  
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.630ns = ( 11.630 - 10.000 ) 
    Source Clock Delay      (SCD):    1.881ns
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.655ns (routing 0.843ns, distribution 0.812ns)
  Clock Net Delay (Destination): 1.448ns (routing 0.760ns, distribution 0.688ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=3109, routed)        1.655     1.881    zcu111_inst/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X31Y53         FDRE                                         r  zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y53         FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.080     1.961 r  zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=319, routed)         1.035     2.996    axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_slave_logic_inst/ipb_mosi_int_reg[rreq]_0
    SLICE_X27Y37         FDCE                                         f  axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_slave_logic_inst/axi4lite_miso_reg[rdata][0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=3109, routed)        1.448    11.630    axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_slave_logic_inst/axil_clk
    SLICE_X27Y37         FDCE                                         r  axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_slave_logic_inst/axi4lite_miso_reg[rdata][0]/C
                         clock pessimism              0.164    11.794    
                         clock uncertainty           -0.130    11.664    
    SLICE_X27Y37         FDCE (Recov_BFF_SLICEM_C_CLR)
                                                     -0.066    11.598    axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_slave_logic_inst/axi4lite_miso_reg[rdata][0]
  -------------------------------------------------------------------
                         required time                         11.598    
                         arrival time                          -2.996    
  -------------------------------------------------------------------
                         slack                                  8.602    

Slack (MET) :             8.602ns  (required time - arrival time)
  Source:                 zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_slave_logic_inst/axi4lite_miso_reg[rdata][12]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.115ns  (logic 0.080ns (7.175%)  route 1.035ns (92.825%))
  Logic Levels:           0  
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.630ns = ( 11.630 - 10.000 ) 
    Source Clock Delay      (SCD):    1.881ns
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.655ns (routing 0.843ns, distribution 0.812ns)
  Clock Net Delay (Destination): 1.448ns (routing 0.760ns, distribution 0.688ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=3109, routed)        1.655     1.881    zcu111_inst/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X31Y53         FDRE                                         r  zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y53         FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.080     1.961 r  zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=319, routed)         1.035     2.996    axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_slave_logic_inst/ipb_mosi_int_reg[rreq]_0
    SLICE_X27Y37         FDCE                                         f  axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_slave_logic_inst/axi4lite_miso_reg[rdata][12]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=3109, routed)        1.448    11.630    axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_slave_logic_inst/axil_clk
    SLICE_X27Y37         FDCE                                         r  axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_slave_logic_inst/axi4lite_miso_reg[rdata][12]/C
                         clock pessimism              0.164    11.794    
                         clock uncertainty           -0.130    11.664    
    SLICE_X27Y37         FDCE (Recov_DFF_SLICEM_C_CLR)
                                                     -0.066    11.598    axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_slave_logic_inst/axi4lite_miso_reg[rdata][12]
  -------------------------------------------------------------------
                         required time                         11.598    
                         arrival time                          -2.996    
  -------------------------------------------------------------------
                         slack                                  8.602    

Slack (MET) :             8.602ns  (required time - arrival time)
  Source:                 zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_slave_logic_inst/axi4lite_miso_reg[rdata][15]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.115ns  (logic 0.080ns (7.175%)  route 1.035ns (92.825%))
  Logic Levels:           0  
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.630ns = ( 11.630 - 10.000 ) 
    Source Clock Delay      (SCD):    1.881ns
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.655ns (routing 0.843ns, distribution 0.812ns)
  Clock Net Delay (Destination): 1.448ns (routing 0.760ns, distribution 0.688ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=3109, routed)        1.655     1.881    zcu111_inst/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X31Y53         FDRE                                         r  zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y53         FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.080     1.961 r  zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=319, routed)         1.035     2.996    axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_slave_logic_inst/ipb_mosi_int_reg[rreq]_0
    SLICE_X27Y37         FDCE                                         f  axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_slave_logic_inst/axi4lite_miso_reg[rdata][15]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=3109, routed)        1.448    11.630    axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_slave_logic_inst/axil_clk
    SLICE_X27Y37         FDCE                                         r  axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_slave_logic_inst/axi4lite_miso_reg[rdata][15]/C
                         clock pessimism              0.164    11.794    
                         clock uncertainty           -0.130    11.664    
    SLICE_X27Y37         FDCE (Recov_CFF_SLICEM_C_CLR)
                                                     -0.066    11.598    axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_slave_logic_inst/axi4lite_miso_reg[rdata][15]
  -------------------------------------------------------------------
                         required time                         11.598    
                         arrival time                          -2.996    
  -------------------------------------------------------------------
                         slack                                  8.602    

Slack (MET) :             8.604ns  (required time - arrival time)
  Source:                 zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_scratchpad][0]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.112ns  (logic 0.080ns (7.194%)  route 1.032ns (92.806%))
  Logic Levels:           0  
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.629ns = ( 11.629 - 10.000 ) 
    Source Clock Delay      (SCD):    1.881ns
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.655ns (routing 0.843ns, distribution 0.812ns)
  Clock Net Delay (Destination): 1.447ns (routing 0.760ns, distribution 0.687ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=3109, routed)        1.655     1.881    zcu111_inst/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X31Y53         FDRE                                         r  zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y53         FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.080     1.961 r  zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=319, routed)         1.032     2.993    axi4lite_interconnect/axi4lite_sys_block_inst/ipb_mosi_int_reg[rreq]
    SLICE_X27Y37         FDCE                                         f  axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_scratchpad][0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=3109, routed)        1.447    11.629    axi4lite_interconnect/axi4lite_sys_block_inst/axil_clk
    SLICE_X27Y37         FDCE                                         r  axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_scratchpad][0]/C
                         clock pessimism              0.164    11.793    
                         clock uncertainty           -0.130    11.663    
    SLICE_X27Y37         FDCE (Recov_EFF_SLICEM_C_CLR)
                                                     -0.066    11.597    axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_scratchpad][0]
  -------------------------------------------------------------------
                         required time                         11.597    
                         arrival time                          -2.993    
  -------------------------------------------------------------------
                         slack                                  8.604    

Slack (MET) :             8.604ns  (required time - arrival time)
  Source:                 zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_scratchpad][11]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.112ns  (logic 0.080ns (7.194%)  route 1.032ns (92.806%))
  Logic Levels:           0  
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.629ns = ( 11.629 - 10.000 ) 
    Source Clock Delay      (SCD):    1.881ns
    Clock Pessimism Removal (CPR):    0.164ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.655ns (routing 0.843ns, distribution 0.812ns)
  Clock Net Delay (Destination): 1.447ns (routing 0.760ns, distribution 0.687ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=3109, routed)        1.655     1.881    zcu111_inst/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X31Y53         FDRE                                         r  zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y53         FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.080     1.961 r  zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=319, routed)         1.032     2.993    axi4lite_interconnect/axi4lite_sys_block_inst/ipb_mosi_int_reg[rreq]
    SLICE_X27Y37         FDCE                                         f  axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_scratchpad][11]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=3109, routed)        1.447    11.629    axi4lite_interconnect/axi4lite_sys_block_inst/axil_clk
    SLICE_X27Y37         FDCE                                         r  axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_scratchpad][11]/C
                         clock pessimism              0.164    11.793    
                         clock uncertainty           -0.130    11.663    
    SLICE_X27Y37         FDCE (Recov_EFF2_SLICEM_C_CLR)
                                                     -0.066    11.597    axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_scratchpad][11]
  -------------------------------------------------------------------
                         required time                         11.597    
                         arrival time                          -2.993    
  -------------------------------------------------------------------
                         slack                                  8.604    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 zcu111_inst/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg_test_software_register/sBusValid_reg/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.158ns  (logic 0.040ns (25.316%)  route 0.118ns (74.684%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.182ns
    Source Clock Delay      (SCD):    1.034ns
    Clock Pessimism Removal (CPR):    0.135ns
  Clock Net Delay (Source):      0.914ns (routing 0.462ns, distribution 0.452ns)
  Clock Net Delay (Destination): 1.035ns (routing 0.520ns, distribution 0.515ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=3109, routed)        0.914     1.034    zcu111_inst/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X31Y53         FDRE                                         r  zcu111_inst/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y53         FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.040     1.074 f  zcu111_inst/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=3, routed)           0.118     1.192    reg_test_software_register/axil_rst[0]
    SLICE_X31Y52         FDCE                                         f  reg_test_software_register/sBusValid_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=3109, routed)        1.035     1.182    reg_test_software_register/CLK
    SLICE_X31Y52         FDCE                                         r  reg_test_software_register/sBusValid_reg/C
                         clock pessimism             -0.135     1.047    
    SLICE_X31Y52         FDCE (Remov_EFF_SLICEM_C_CLR)
                                                     -0.020     1.027    reg_test_software_register/sBusValid_reg
  -------------------------------------------------------------------
                         required time                         -1.027    
                         arrival time                           1.192    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 zcu111_inst/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg_test_software_register/vBusValidTmp_reg/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.158ns  (logic 0.040ns (25.316%)  route 0.118ns (74.684%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.182ns
    Source Clock Delay      (SCD):    1.034ns
    Clock Pessimism Removal (CPR):    0.135ns
  Clock Net Delay (Source):      0.914ns (routing 0.462ns, distribution 0.452ns)
  Clock Net Delay (Destination): 1.035ns (routing 0.520ns, distribution 0.515ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=3109, routed)        0.914     1.034    zcu111_inst/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X31Y53         FDRE                                         r  zcu111_inst/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y53         FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.040     1.074 f  zcu111_inst/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=3, routed)           0.118     1.192    reg_test_software_register/axil_rst[0]
    SLICE_X31Y52         FDCE                                         f  reg_test_software_register/vBusValidTmp_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=3109, routed)        1.035     1.182    reg_test_software_register/CLK
    SLICE_X31Y52         FDCE                                         r  reg_test_software_register/vBusValidTmp_reg/C
                         clock pessimism             -0.135     1.047    
    SLICE_X31Y52         FDCE (Remov_EFF2_SLICEM_C_CLR)
                                                     -0.020     1.027    reg_test_software_register/vBusValidTmp_reg
  -------------------------------------------------------------------
                         required time                         -1.027    
                         arrival time                           1.192    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.227ns  (logic 0.080ns (35.242%)  route 0.147ns (64.758%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    1.037ns
    Clock Pessimism Removal (CPR):    0.108ns
  Clock Net Delay (Source):      0.917ns (routing 0.462ns, distribution 0.455ns)
  Clock Net Delay (Destination): 1.043ns (routing 0.520ns, distribution 0.523ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=3109, routed)        0.917     1.037    zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X27Y18         FDRE                                         r  zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y18         FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.040     1.077 f  zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.050     1.127    zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X27Y18         LUT3 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.040     1.167 f  zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.097     1.264    zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X26Y18         FDPE                                         f  zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=3109, routed)        1.043     1.190    zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X26Y18         FDPE                                         r  zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/C
                         clock pessimism             -0.108     1.082    
    SLICE_X26Y18         FDPE (Remov_EFF_SLICEL_C_PRE)
                                                     -0.020     1.062    zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.062    
                         arrival time                           1.264    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.227ns  (logic 0.080ns (35.242%)  route 0.147ns (64.758%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    1.037ns
    Clock Pessimism Removal (CPR):    0.108ns
  Clock Net Delay (Source):      0.917ns (routing 0.462ns, distribution 0.455ns)
  Clock Net Delay (Destination): 1.043ns (routing 0.520ns, distribution 0.523ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=3109, routed)        0.917     1.037    zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X27Y18         FDRE                                         r  zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y18         FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.040     1.077 f  zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.050     1.127    zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X27Y18         LUT3 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.040     1.167 f  zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.097     1.264    zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X26Y18         FDPE                                         f  zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=3109, routed)        1.043     1.190    zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X26Y18         FDPE                                         r  zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
                         clock pessimism             -0.108     1.082    
    SLICE_X26Y18         FDPE (Remov_EFF2_SLICEL_C_PRE)
                                                     -0.020     1.062    zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         -1.062    
                         arrival time                           1.264    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.227ns  (logic 0.080ns (35.242%)  route 0.147ns (64.758%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    1.037ns
    Clock Pessimism Removal (CPR):    0.108ns
  Clock Net Delay (Source):      0.917ns (routing 0.462ns, distribution 0.455ns)
  Clock Net Delay (Destination): 1.043ns (routing 0.520ns, distribution 0.523ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=3109, routed)        0.917     1.037    zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X27Y18         FDRE                                         r  zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y18         FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.040     1.077 f  zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.050     1.127    zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X27Y18         LUT3 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.040     1.167 f  zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.097     1.264    zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X26Y18         FDCE                                         f  zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=3109, routed)        1.043     1.190    zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X26Y18         FDCE                                         r  zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/C
                         clock pessimism             -0.108     1.082    
    SLICE_X26Y18         FDCE (Remov_FFF_SLICEL_C_CLR)
                                                     -0.020     1.062    zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.062    
                         arrival time                           1.264    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.227ns  (logic 0.080ns (35.242%)  route 0.147ns (64.758%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    1.037ns
    Clock Pessimism Removal (CPR):    0.108ns
  Clock Net Delay (Source):      0.917ns (routing 0.462ns, distribution 0.455ns)
  Clock Net Delay (Destination): 1.043ns (routing 0.520ns, distribution 0.523ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=3109, routed)        0.917     1.037    zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X27Y18         FDRE                                         r  zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y18         FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.040     1.077 f  zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.050     1.127    zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X27Y18         LUT3 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.040     1.167 f  zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.097     1.264    zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X26Y18         FDCE                                         f  zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=3109, routed)        1.043     1.190    zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X26Y18         FDCE                                         r  zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/C
                         clock pessimism             -0.108     1.082    
    SLICE_X26Y18         FDCE (Remov_FFF2_SLICEL_C_CLR)
                                                     -0.020     1.062    zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg
  -------------------------------------------------------------------
                         required time                         -1.062    
                         arrival time                           1.264    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.227ns  (logic 0.080ns (35.242%)  route 0.147ns (64.758%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    1.037ns
    Clock Pessimism Removal (CPR):    0.108ns
  Clock Net Delay (Source):      0.917ns (routing 0.462ns, distribution 0.455ns)
  Clock Net Delay (Destination): 1.043ns (routing 0.520ns, distribution 0.523ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=3109, routed)        0.917     1.037    zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X27Y18         FDRE                                         r  zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y18         FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.040     1.077 f  zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.050     1.127    zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X27Y18         LUT3 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.040     1.167 f  zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.097     1.264    zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg_0
    SLICE_X26Y18         FDPE                                         f  zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=3109, routed)        1.043     1.190    zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/clk
    SLICE_X26Y18         FDPE                                         r  zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/C
                         clock pessimism             -0.108     1.082    
    SLICE_X26Y18         FDPE (Remov_GFF_SLICEL_C_PRE)
                                                     -0.020     1.062    zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.062    
                         arrival time                           1.264    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.227ns  (logic 0.080ns (35.242%)  route 0.147ns (64.758%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    1.037ns
    Clock Pessimism Removal (CPR):    0.108ns
  Clock Net Delay (Source):      0.917ns (routing 0.462ns, distribution 0.455ns)
  Clock Net Delay (Destination): 1.043ns (routing 0.520ns, distribution 0.523ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=3109, routed)        0.917     1.037    zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X27Y18         FDRE                                         r  zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y18         FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.040     1.077 f  zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.050     1.127    zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X27Y18         LUT3 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.040     1.167 f  zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.097     1.264    zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg_0
    SLICE_X26Y18         FDPE                                         f  zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=3109, routed)        1.043     1.190    zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/clk
    SLICE_X26Y18         FDPE                                         r  zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/C
                         clock pessimism             -0.108     1.082    
    SLICE_X26Y18         FDPE (Remov_GFF2_SLICEL_C_PRE)
                                                     -0.020     1.062    zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                         -1.062    
                         arrival time                           1.264    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.217ns  (logic 0.089ns (41.014%)  route 0.128ns (58.986%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    1.040ns
    Clock Pessimism Removal (CPR):    0.135ns
  Clock Net Delay (Source):      0.920ns (routing 0.462ns, distribution 0.458ns)
  Clock Net Delay (Destination): 1.052ns (routing 0.520ns, distribution 0.532ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=3109, routed)        0.920     1.040    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X29Y52         FDRE                                         r  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y52         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     1.079 f  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.054     1.133    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X29Y51         LUT3 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.050     1.183 f  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.074     1.257    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X29Y51         FDPE                                         f  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=3109, routed)        1.052     1.199    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X29Y51         FDPE                                         r  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/C
                         clock pessimism             -0.135     1.064    
    SLICE_X29Y51         FDPE (Remov_HFF2_SLICEL_C_PRE)
                                                     -0.020     1.044    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg
  -------------------------------------------------------------------
                         required time                         -1.044    
                         arrival time                           1.257    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.217ns  (logic 0.089ns (41.014%)  route 0.128ns (58.986%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    1.040ns
    Clock Pessimism Removal (CPR):    0.135ns
  Clock Net Delay (Source):      0.920ns (routing 0.462ns, distribution 0.458ns)
  Clock Net Delay (Destination): 1.052ns (routing 0.520ns, distribution 0.532ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=3109, routed)        0.920     1.040    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X29Y52         FDRE                                         r  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y52         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     1.079 f  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.054     1.133    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X29Y51         LUT3 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.050     1.183 f  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.074     1.257    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X29Y51         FDCE                                         f  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y64        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y0 (CLOCK_ROOT)    net (fo=3109, routed)        1.052     1.199    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X29Y51         FDCE                                         r  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/C
                         clock pessimism             -0.135     1.064    
    SLICE_X29Y51         FDCE (Remov_GFF2_SLICEL_C_CLR)
                                                     -0.020     1.044    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.044    
                         arrival time                           1.257    
  -------------------------------------------------------------------
                         slack                                  0.213    





