
*** Running vivado
    with args -log main.vds -m64 -mode batch -messageDb vivado.pb -notrace -source main.tcl


****** Vivado v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source main.tcl -notrace
Command: synth_design -top main -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 266.785 ; gain = 86.813
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'main' [D:/dsdlab/friday/250_202/lab10/simpson/simpson.srcs/sources_1/new/main_-_to_be_edited.vhd:22]
INFO: [Synth 8-3491] module 'reader' declared at 'D:/dsdlab/friday/250_202/lab10/simpson/simpson.srcs/sources_1/new/reader.vhd:11' bound to instance 'READER_1' of component 'reader' [D:/dsdlab/friday/250_202/lab10/simpson/simpson.srcs/sources_1/new/main_-_to_be_edited.vhd:101]
INFO: [Synth 8-638] synthesizing module 'reader' [D:/dsdlab/friday/250_202/lab10/simpson/simpson.srcs/sources_1/new/reader.vhd:22]
WARNING: [Synth 8-613] shared variable will be implemented as local to architecture [D:/dsdlab/friday/250_202/lab10/simpson/simpson.srcs/sources_1/new/reader.vhd:24]
WARNING: [Synth 8-613] shared variable will be implemented as local to architecture [D:/dsdlab/friday/250_202/lab10/simpson/simpson.srcs/sources_1/new/reader.vhd:25]
WARNING: [Synth 8-613] shared variable will be implemented as local to architecture [D:/dsdlab/friday/250_202/lab10/simpson/simpson.srcs/sources_1/new/reader.vhd:27]
WARNING: [Synth 8-613] shared variable will be implemented as local to architecture [D:/dsdlab/friday/250_202/lab10/simpson/simpson.srcs/sources_1/new/reader.vhd:28]
WARNING: [Synth 8-613] shared variable will be implemented as local to architecture [D:/dsdlab/friday/250_202/lab10/simpson/simpson.srcs/sources_1/new/reader.vhd:29]
WARNING: [Synth 8-613] shared variable will be implemented as local to architecture [D:/dsdlab/friday/250_202/lab10/simpson/simpson.srcs/sources_1/new/reader.vhd:30]
INFO: [Synth 8-256] done synthesizing module 'reader' (1#1) [D:/dsdlab/friday/250_202/lab10/simpson/simpson.srcs/sources_1/new/reader.vhd:22]
INFO: [Synth 8-3491] module 'mux' declared at 'D:/dsdlab/friday/250_202/lab10/simpson/simpson.srcs/sources_1/new/mux.vhd:11' bound to instance 'MUX_1' of component 'mux' [D:/dsdlab/friday/250_202/lab10/simpson/simpson.srcs/sources_1/new/main_-_to_be_edited.vhd:116]
INFO: [Synth 8-638] synthesizing module 'mux' [D:/dsdlab/friday/250_202/lab10/simpson/simpson.srcs/sources_1/new/mux.vhd:20]
INFO: [Synth 8-256] done synthesizing module 'mux' (2#1) [D:/dsdlab/friday/250_202/lab10/simpson/simpson.srcs/sources_1/new/mux.vhd:20]
INFO: [Synth 8-3491] module 'vga_controller' declared at 'D:/dsdlab/friday/250_202/lab10/simpson/simpson.srcs/sources_1/new/vga_controller.vhd:10' bound to instance 'VGA_CONTROLLER_1' of component 'vga_controller' [D:/dsdlab/friday/250_202/lab10/simpson/simpson.srcs/sources_1/new/main_-_to_be_edited.vhd:124]
INFO: [Synth 8-638] synthesizing module 'vga_controller' [D:/dsdlab/friday/250_202/lab10/simpson/simpson.srcs/sources_1/new/vga_controller.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'vga_controller' (3#1) [D:/dsdlab/friday/250_202/lab10/simpson/simpson.srcs/sources_1/new/vga_controller.vhd:26]
INFO: [Synth 8-3491] module 'encryption' declared at 'D:/dsdlab/friday/250_202/lab10/simpson/simpson.srcs/sources_1/new/encryption.vhd:10' bound to instance 'ENCRYPTION_1' of component 'encryption' [D:/dsdlab/friday/250_202/lab10/simpson/simpson.srcs/sources_1/new/main_-_to_be_edited.vhd:141]
INFO: [Synth 8-638] synthesizing module 'encryption' [D:/dsdlab/friday/250_202/lab10/simpson/simpson.srcs/sources_1/new/encryption.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'encryption' (4#1) [D:/dsdlab/friday/250_202/lab10/simpson/simpson.srcs/sources_1/new/encryption.vhd:16]
INFO: [Synth 8-3491] module 'blk_mem_gen_1' declared at 'D:/dsdlab/friday/250_202/lab10/simpson/simpson.runs/synth_1/.Xil/Vivado-4720-dsp7/realtime/blk_mem_gen_1_stub.vhdl:5' bound to instance 'ROM' of component 'blk_mem_gen_1' [D:/dsdlab/friday/250_202/lab10/simpson/simpson.srcs/sources_1/new/main_-_to_be_edited.vhd:145]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_1' [D:/dsdlab/friday/250_202/lab10/simpson/simpson.runs/synth_1/.Xil/Vivado-4720-dsp7/realtime/blk_mem_gen_1_stub.vhdl:14]
INFO: [Synth 8-3491] module 'clk_wiz_0' declared at 'D:/dsdlab/friday/250_202/lab10/simpson/simpson.runs/synth_1/.Xil/Vivado-4720-dsp7/realtime/clk_wiz_0_stub.vhdl:5' bound to instance 'clk_viz' of component 'clk_wiz_0' [D:/dsdlab/friday/250_202/lab10/simpson/simpson.srcs/sources_1/new/main_-_to_be_edited.vhd:152]
INFO: [Synth 8-638] synthesizing module 'clk_wiz_0' [D:/dsdlab/friday/250_202/lab10/simpson/simpson.runs/synth_1/.Xil/Vivado-4720-dsp7/realtime/clk_wiz_0_stub.vhdl:15]
INFO: [Synth 8-256] done synthesizing module 'main' (5#1) [D:/dsdlab/friday/250_202/lab10/simpson/simpson.srcs/sources_1/new/main_-_to_be_edited.vhd:22]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 301.109 ; gain = 121.137
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:11 . Memory (MB): peak = 301.109 ; gain = 121.137
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/dsdlab/friday/250_202/lab10/simpson/simpson.runs/synth_1/.Xil/Vivado-4720-dsp7/dcp_2/clk_wiz_0_in_context.xdc] for cell 'clk_viz'
Finished Parsing XDC File [D:/dsdlab/friday/250_202/lab10/simpson/simpson.runs/synth_1/.Xil/Vivado-4720-dsp7/dcp_2/clk_wiz_0_in_context.xdc] for cell 'clk_viz'
Parsing XDC File [D:/dsdlab/friday/250_202/lab10/simpson/simpson.srcs/constrs_1/new/pins.xdc]
Finished Parsing XDC File [D:/dsdlab/friday/250_202/lab10/simpson/simpson.srcs/constrs_1/new/pins.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 609.684 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:17 . Memory (MB): peak = 609.684 ; gain = 429.711
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:17 . Memory (MB): peak = 609.684 ; gain = 429.711
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for clk. (constraint file  D:/dsdlab/friday/250_202/lab10/simpson/simpson.runs/synth_1/.Xil/Vivado-4720-dsp7/dcp_2/clk_wiz_0_in_context.xdc, line 3).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:17 . Memory (MB): peak = 609.684 ; gain = 429.711
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:17 . Memory (MB): peak = 609.684 ; gain = 429.711
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 12    
	   2 Input     10 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 12    
	               10 Bit    Registers := 2     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module reader 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 12    
+---Registers : 
	               32 Bit    Registers := 12    
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module mux 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
Module vga_controller 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 2     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module encryption 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:10 ; elapsed = 00:00:17 . Memory (MB): peak = 609.684 ; gain = 429.711
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:17 . Memory (MB): peak = 609.684 ; gain = 429.711
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:10 ; elapsed = 00:00:17 . Memory (MB): peak = 609.684 ; gain = 429.711

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\VGA_CONTROLLER_1/VGA_out_red_reg[3] )
WARNING: [Synth 8-3332] Sequential element (\READER_1/hbottom1_reg[31] ) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (\READER_1/hbottom1_reg[30] ) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (\READER_1/hbottom1_reg[29] ) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (\READER_1/hbottom1_reg[28] ) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (\READER_1/hbottom1_reg[27] ) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (\READER_1/hbottom1_reg[26] ) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (\READER_1/hbottom1_reg[25] ) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (\READER_1/hbottom1_reg[24] ) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (\READER_1/hbottom1_reg[23] ) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (\READER_1/hbottom1_reg[22] ) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (\READER_1/hbottom1_reg[21] ) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (\READER_1/hbottom1_reg[20] ) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (\READER_1/hbottom1_reg[19] ) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (\READER_1/hbottom1_reg[18] ) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (\READER_1/hbottom1_reg[17] ) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (\READER_1/hbottom1_reg[16] ) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (\READER_1/hbottom1_reg[15] ) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (\READER_1/hbottom1_reg[14] ) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (\READER_1/hbottom1_reg[13] ) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (\READER_1/hbottom1_reg[12] ) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (\READER_1/hbottom1_reg[11] ) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (\READER_1/hbottom1_reg[31]__0 ) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (\READER_1/hbottom1_reg[30]__0 ) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (\READER_1/hbottom1_reg[29]__0 ) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (\READER_1/hbottom1_reg[28]__0 ) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (\READER_1/hbottom1_reg[27]__0 ) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (\READER_1/hbottom1_reg[26]__0 ) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (\READER_1/hbottom1_reg[25]__0 ) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (\READER_1/hbottom1_reg[24]__0 ) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (\READER_1/hbottom1_reg[23]__0 ) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (\READER_1/hbottom1_reg[22]__0 ) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (\READER_1/hbottom1_reg[21]__0 ) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (\READER_1/hbottom1_reg[20]__0 ) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (\READER_1/hbottom1_reg[19]__0 ) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (\READER_1/hbottom1_reg[18]__0 ) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (\READER_1/hbottom1_reg[17]__0 ) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (\READER_1/hbottom1_reg[16]__0 ) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (\READER_1/hbottom1_reg[15]__0 ) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (\READER_1/hbottom1_reg[14]__0 ) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (\READER_1/hbottom1_reg[13]__0 ) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (\READER_1/hbottom1_reg[12]__0 ) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (\READER_1/hbottom1_reg[11]__0 ) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (\READER_1/htop1_reg[31] ) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (\READER_1/htop1_reg[30] ) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (\READER_1/htop1_reg[29] ) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (\READER_1/htop1_reg[28] ) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (\READER_1/htop1_reg[27] ) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (\READER_1/htop1_reg[26] ) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (\READER_1/htop1_reg[25] ) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (\READER_1/htop1_reg[24] ) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (\READER_1/htop1_reg[23] ) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (\READER_1/htop1_reg[22] ) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (\READER_1/htop1_reg[21] ) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (\READER_1/htop1_reg[20] ) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (\READER_1/htop1_reg[19] ) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (\READER_1/htop1_reg[18] ) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (\READER_1/htop1_reg[17] ) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (\READER_1/htop1_reg[16] ) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (\READER_1/htop1_reg[15] ) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (\READER_1/htop1_reg[14] ) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (\READER_1/htop1_reg[13] ) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (\READER_1/htop1_reg[12] ) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (\READER_1/htop1_reg[11] ) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (\READER_1/htop1_reg[31]__0 ) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (\READER_1/htop1_reg[30]__0 ) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (\READER_1/htop1_reg[29]__0 ) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (\READER_1/htop1_reg[28]__0 ) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (\READER_1/htop1_reg[27]__0 ) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (\READER_1/htop1_reg[26]__0 ) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (\READER_1/htop1_reg[25]__0 ) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (\READER_1/htop1_reg[24]__0 ) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (\READER_1/htop1_reg[23]__0 ) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (\READER_1/htop1_reg[22]__0 ) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (\READER_1/htop1_reg[21]__0 ) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (\READER_1/htop1_reg[20]__0 ) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (\READER_1/htop1_reg[19]__0 ) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (\READER_1/htop1_reg[18]__0 ) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (\READER_1/htop1_reg[17]__0 ) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (\READER_1/htop1_reg[16]__0 ) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (\READER_1/htop1_reg[15]__0 ) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (\READER_1/htop1_reg[14]__0 ) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (\READER_1/htop1_reg[13]__0 ) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (\READER_1/htop1_reg[12]__0 ) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (\READER_1/htop1_reg[11]__0 ) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (\READER_1/vbottom_reg[31] ) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (\READER_1/vbottom_reg[30] ) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (\READER_1/vbottom_reg[29] ) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (\READER_1/vbottom_reg[28] ) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (\READER_1/vbottom_reg[27] ) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (\READER_1/vbottom_reg[26] ) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (\READER_1/vbottom_reg[25] ) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (\READER_1/vbottom_reg[24] ) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (\READER_1/vbottom_reg[23] ) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (\READER_1/vbottom_reg[22] ) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (\READER_1/vbottom_reg[21] ) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (\READER_1/vbottom_reg[20] ) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (\READER_1/vbottom_reg[19] ) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (\READER_1/vbottom_reg[18] ) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (\READER_1/vbottom_reg[17] ) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (\READER_1/vbottom_reg[16] ) is unused and will be removed from module main.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:18 . Memory (MB): peak = 609.684 ; gain = 429.711
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:10 ; elapsed = 00:00:18 . Memory (MB): peak = 609.684 ; gain = 429.711

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:10 ; elapsed = 00:00:18 . Memory (MB): peak = 609.684 ; gain = 429.711
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:27 . Memory (MB): peak = 609.684 ; gain = 429.711
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:27 . Memory (MB): peak = 609.684 ; gain = 429.711
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:19 ; elapsed = 00:00:27 . Memory (MB): peak = 609.684 ; gain = 429.711
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:19 ; elapsed = 00:00:27 . Memory (MB): peak = 609.684 ; gain = 429.711
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:19 ; elapsed = 00:00:27 . Memory (MB): peak = 609.684 ; gain = 429.711
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:19 ; elapsed = 00:00:27 . Memory (MB): peak = 609.684 ; gain = 429.711
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports : Time (s): cpu = 00:00:19 ; elapsed = 00:00:27 . Memory (MB): peak = 609.684 ; gain = 429.711
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:19 ; elapsed = 00:00:27 . Memory (MB): peak = 609.684 ; gain = 429.711
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |blk_mem_gen_1 |         1|
|2     |clk_wiz_0     |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+-------------------+------+
|      |Cell               |Count |
+------+-------------------+------+
|1     |blk_mem_gen_1_bbox |     1|
|2     |clk_wiz_0_bbox     |     1|
|3     |BUFG               |     4|
|4     |CARRY4             |    56|
|5     |LUT1               |   126|
|6     |LUT2               |    41|
|7     |LUT3               |    34|
|8     |LUT4               |    57|
|9     |LUT5               |     8|
|10    |LUT6               |    21|
|11    |FDCE               |    60|
|12    |FDPE               |     2|
|13    |FDRE               |   124|
|14    |IBUF               |     8|
|15    |OBUF               |    14|
+------+-------------------+------+

Report Instance Areas: 
+------+-------------------+---------------+------+
|      |Instance           |Module         |Cells |
+------+-------------------+---------------+------+
|1     |top                |               |   560|
|2     |  MUX_1            |mux            |     6|
|3     |  READER_1         |reader         |   416|
|4     |  VGA_CONTROLLER_1 |vga_controller |   107|
+------+-------------------+---------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:20 ; elapsed = 00:00:27 . Memory (MB): peak = 609.684 ; gain = 429.711
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 273 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 609.684 ; gain = 77.578
Synthesis Optimization Complete : Time (s): cpu = 00:00:20 ; elapsed = 00:00:27 . Memory (MB): peak = 609.684 ; gain = 429.711
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 64 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
31 Infos, 106 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:26 . Memory (MB): peak = 609.684 ; gain = 390.383
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.039 . Memory (MB): peak = 609.684 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Fri Mar 31 17:04:28 2017...
