`timescale 1ns / 1ps
module Four_Bit_ALU_TB;

reg[3:0] A_TB,B_TB;
reg[3:0] Select_TB;

wire[7:0] OUT_TB;
wire Flag_carry_TB;
  
integer i;
Four_Bit_ALU uut(
	.A(A_TB),
	.B(B_TB),
	.Select(Select_TB),
	.Output(OUT_TB),
	.Flag_carry(Flag_carry_TB)
);
  
initial begin
	$dumpfile("dump.vcd");
	$dumpvars;
end
  
initial begin
	A_TB = 4'b1100;
	B_TB = 4'b1011;
	Select_TB = 4'b0;
	#20;
	for (i=0;i<=6;i=i+1)
		begin
		Select_TB = Select_TB + 1'b1;
		#20;
	end;
end
  
endmodule