I 000051 55 1713          1700503540360 Behavioral
(_unit VHDL(data_memory 0 18(behavioral 0 28))
	(_version vef)
	(_time 1700503540361 2023.11.20 13:05:40)
	(_source(\../src/Data Memory.vhd\))
	(_parameters tan)
	(_code 30343035316660263335766a353635366436663732)
	(_ent
		(_time 1700503540349)
	)
	(_object
		(_port(_int clk -1 0 20(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 21(_array -1((_dto i 15 i 0)))))
		(_port(_int mem_access_addr 0 0 21(_ent(_in))))
		(_port(_int mem_write_data 0 0 22(_ent(_in))))
		(_port(_int mem_write_en -1 0 23(_ent(_in))))
		(_port(_int mem_read -1 0 23(_ent(_in))))
		(_port(_int mem_read_data 0 0 24(_ent(_out))))
		(_sig(_int i -2 0 29(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 30(_array -1((_dto i 7 i 0)))))
		(_sig(_int ram_addr 1 0 30(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 31(_array -1((_dto i 15 i 0)))))
		(_type(_int data_mem 0 31(_array 2((_to i 0 i 255)))))
		(_sig(_int RAM 3 0 32(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__35(_arch 0 0 35(_assignment(_alias((ram_addr)(mem_access_addr(d_8_1))))(_trgt(7))(_sens(1(d_8_1))))))
			(line__36(_arch 1 0 36(_prcs(_trgt(8))(_sens(0)(7)(2)(3))(_dssslsensitivity 1)(_mon))))
			(line__44(_arch 2 0 44(_assignment(_trgt(5))(_sens(7)(8)(4))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_split (8)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
V 000051 55 1258          1700503540425 Behavioral
(_unit VHDL(alu 0 18(behavioral 0 27))
	(_version vef)
	(_time 1700503540426 2023.11.20 13:05:40)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 6e6a6b6e68383f786d6e2d353a686f683d696b686f)
	(_ent
		(_time 1700503540422)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 20(_array -1((_dto i 15 i 0)))))
		(_port(_int a 0 0 20(_ent(_in))))
		(_port(_int b 0 0 20(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 21(_array -1((_dto i 2 i 0)))))
		(_port(_int alu_control 1 0 21(_ent(_in))))
		(_port(_int alu_result 0 0 22(_ent(_out))))
		(_port(_int zero -1 0 23(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 28(_array -1((_dto i 15 i 0)))))
		(_sig(_int result 2 0 28(_arch(_uni))))
		(_prcs
			(line__30(_arch 0 0 30(_prcs(_simple)(_trgt(5))(_sens(0)(1)(2)))))
			(line__50(_arch 1 0 50(_assignment(_trgt(4))(_sens(5)))))
			(line__51(_arch 2 0 51(_assignment(_alias((alu_result)(result)))(_trgt(3))(_sens(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_static
		(33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
V 000051 55 883           1700503540458 Behavioral
(_unit VHDL(alu_control 0 17(behavioral 0 25))
	(_version vef)
	(_time 1700503540459 2023.11.20 13:05:40)
	(_source(\../src/ALU Control Unit.vhd\))
	(_parameters tan)
	(_code 9d9998929acbcc88cac98ec79a9bc89a999a9f9bcb)
	(_ent
		(_time 1700503540454)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 19(_array -1((_dto i 2 i 0)))))
		(_port(_int ALU_Control 0 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 20(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUOp 1 0 20(_ent(_in))))
		(_port(_int ALU_Funct 0 0 21(_ent(_in))))
		(_prcs
			(line__27(_arch 0 0 27(_prcs(_simple)(_trgt(0))(_sens(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(197122)
		(131587)
		(131586)
	)
	(_model . Behavioral 1 -1)
)
V 000051 55 2067          1700503540490 Behavioral
(_unit VHDL(register_file 0 18(behavioral 0 31))
	(_version vef)
	(_time 1700503540491 2023.11.20 13:05:40)
	(_source(\../src/Register File.vhd\))
	(_parameters tan)
	(_code bcb9bae8eaebefaab7eaafe7e9bab9bbbeb9eababa)
	(_ent
		(_time 1700503540486)
	)
	(_object
		(_port(_int clk -1 0 20(_ent(_in)(_event))))
		(_port(_int rst -1 0 20(_ent(_in)(_event))))
		(_port(_int reg_write_en -1 0 21(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 22(_array -1((_dto i 2 i 0)))))
		(_port(_int reg_write_dest 0 0 22(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 23(_array -1((_dto i 15 i 0)))))
		(_port(_int reg_write_data 1 0 23(_ent(_in))))
		(_port(_int reg_read_addr_1 0 0 24(_ent(_in))))
		(_port(_int reg_read_data_1 1 0 25(_ent(_out))))
		(_port(_int reg_read_addr_2 0 0 26(_ent(_in))))
		(_port(_int reg_read_data_2 1 0 27(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 32(_array -1((_dto i 15 i 0)))))
		(_type(_int reg_type 0 32(_array 2((_to i 0 i 7)))))
		(_sig(_int reg_array 3 0 33(_arch(_uni))))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_trgt(9)(9(7))(9(6))(9(5))(9(4))(9(3))(9(2))(9(1))(9(0)))(_sens(0)(1)(2)(3)(4))(_dssslsensitivity 2)(_mon))))
			(line__53(_arch 1 0 53(_assignment(_trgt(6))(_sens(9)(5))(_mon))))
			(line__54(_arch 2 0 54(_assignment(_trgt(8))(_sens(9)(7))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (9)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 33751554)
		(33686018 33686018 33686018 50528770)
		(33686018 33686018 33686018 33686274)
		(33686018 33686018 33686018 50463490)
		(33686018 33686018 33686018 33751810)
		(33686018 33686018 33686018 50529026)
		(33686018 33686018 33686018 33686019)
		(131586)
		(33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
V 000051 55 1278          1700503540523 Behavioral
(_unit VHDL(control_unit 0 17(behavioral 0 26))
	(_version vef)
	(_time 1700503540524 2023.11.20 13:05:40)
	(_source(\../src/Control Unit.vhd\))
	(_parameters tan)
	(_code dcd8db8ed98bddcbd0dece86dbda8fd98adbd9da89)
	(_ent
		(_time 1700503540518)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 19(_array -1((_dto i 2 i 0)))))
		(_port(_int opcode 0 0 19(_ent(_in))))
		(_port(_int reset -1 0 20(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 21(_array -1((_dto i 1 i 0)))))
		(_port(_int reg_dst 1 0 21(_ent(_out))))
		(_port(_int mem_to_reg 1 0 21(_ent(_out))))
		(_port(_int alu_op 1 0 21(_ent(_out))))
		(_port(_int jump -1 0 22(_ent(_out))))
		(_port(_int branch -1 0 22(_ent(_out))))
		(_port(_int mem_read -1 0 22(_ent(_out))))
		(_port(_int mem_write -1 0 22(_ent(_out))))
		(_port(_int alu_src -1 0 22(_ent(_out))))
		(_port(_int reg_write -1 0 22(_ent(_out))))
		(_port(_int sign_or_zero -1 0 22(_ent(_out))))
		(_prcs
			(line__29(_arch 0 0 29(_prcs(_simple)(_trgt(2)(3)(4)(5)(6)(7)(8)(9)(10)(11))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
	)
	(_model . Behavioral 1 -1)
)
V 000051 55 1773          1700503540558 Behavioral
(_unit VHDL(instruction_memory 0 18(behavioral 0 25))
	(_version vef)
	(_time 1700503540559 2023.11.20 13:05:40)
	(_source(\../src/Instruction Memory.vhd\))
	(_parameters tan)
	(_code fbfff6abfcadacecfdafe9a0affdf8fcfffdf2fdad)
	(_ent
		(_time 1700503540554)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 20(_array -1((_dto i 15 i 0)))))
		(_port(_int pc 0 0 20(_ent(_in))))
		(_port(_int instruction 0 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 26(_array -1((_dto i 3 i 0)))))
		(_sig(_int rom_addr 1 0 26(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 34(_array -1((_dto i 15 i 0)))))
		(_type(_int ROM_type 0 34(_array 2((_to i 0 i 15)))))
		(_cnst(_int rom_data 3 0 35(_arch(((_string \"1000000110000000"\))((_string \"0010110010001011"\))((_string \"1100010000000011"\))((_string \"0001000111000000"\))((_string \"1110110110000001"\))((_string \"1100000001111011"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))))))
		(_prcs
			(line__55(_arch 0 0 55(_assignment(_alias((rom_addr)(pc(d_4_1))))(_trgt(2))(_sens(0(d_4_1))))))
			(line__56(_arch 1 0 56(_assignment(_trgt(1))(_sens(2)(0))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33751554 33686018)
		(33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 2 -1)
)
I 000051 55 6717          1700503595172 Behavioral
(_unit VHDL(processor 0 21(behavioral 0 29))
	(_version vef)
	(_time 1700503595173 2023.11.20 13:06:35)
	(_source(\../src/Instruction Decode Execute.vhd\))
	(_parameters tan)
	(_code 4c1d1d4f1d1b4e5a1e4a59171e4b4f4a1a4b4e4b4c)
	(_ent
		(_time 1700503540584)
	)
	(_inst Instruction_Memory 0 68(_ent . instruction_memory)
		(_port
			((pc)(pc_current))
			((instruction)(instr))
		)
	)
	(_inst control 0 78(_ent . control_unit)
		(_port
			((opcode)(instr(d_15_13)))
			((reset)(reset))
			((reg_dst)(reg_dst))
			((mem_to_reg)(mem_to_reg))
			((alu_op)(alu_op))
			((jump)(jump))
			((branch)(branch))
			((mem_read)(mem_read))
			((mem_write)(mem_write))
			((alu_src)(alu_src))
			((reg_write)(reg_write))
			((sign_or_zero)(sign_or_zero))
		)
	)
	(_inst register_file 0 100(_ent . register_file)
		(_port
			((clk)(clk))
			((rst)(reset))
			((reg_write_en)(reg_write))
			((reg_write_dest)(reg_write_dest))
			((reg_write_data)(reg_write_data))
			((reg_read_addr_1)(reg_read_addr_1))
			((reg_read_data_1)(reg_read_data_1))
			((reg_read_addr_2)(reg_read_addr_2))
			((reg_read_data_2)(reg_read_data_2))
		)
	)
	(_inst ALUControl 0 123(_ent . ALU_control)
		(_port
			((ALU_Control)(ALU_Control))
			((ALUOp)(alu_op))
			((ALU_Funct)(instr(d_2_0)))
		)
	)
	(_inst alu 0 134(_ent . ALU)
		(_port
			((a)(reg_read_data_1))
			((b)(read_data2))
			((alu_control)(ALU_Control))
			((alu_result)(ALU_out))
			((zero)(zero_flag))
		)
	)
	(_inst data_memory 0 161(_ent . Data_Memory)
		(_port
			((clk)(clk))
			((mem_access_addr)(ALU_out))
			((mem_write_data)(reg_read_data_2))
			((mem_write_en)(mem_write))
			((mem_read)(mem_read))
			((mem_read_data)(mem_read_data))
		)
	)
	(_object
		(_port(_int clk -1 0 23(_ent(_in)(_event))))
		(_port(_int reset -1 0 23(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 24(_array -1((_dto i 15 i 0)))))
		(_port(_int pc_out 0 0 24(_ent(_out))))
		(_port(_int alu_result 0 0 24(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 30(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_current 1 0 30(_arch(_uni))))
		(_sig(_int pc_next 1 0 31(_arch(_uni))))
		(_sig(_int pc2 1 0 31(_arch(_uni))))
		(_sig(_int instr 1 0 32(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 33(_array -1((_dto i 1 i 0)))))
		(_sig(_int reg_dst 2 0 33(_arch(_uni))))
		(_sig(_int mem_to_reg 2 0 33(_arch(_uni))))
		(_sig(_int alu_op 2 0 33(_arch(_uni))))
		(_sig(_int jump -1 0 34(_arch(_uni))))
		(_sig(_int branch -1 0 34(_arch(_uni))))
		(_sig(_int mem_read -1 0 34(_arch(_uni))))
		(_sig(_int mem_write -1 0 34(_arch(_uni))))
		(_sig(_int alu_src -1 0 34(_arch(_uni))))
		(_sig(_int reg_write -1 0 34(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 35(_array -1((_dto i 2 i 0)))))
		(_sig(_int reg_write_dest 3 0 35(_arch(_uni))))
		(_sig(_int reg_write_data 1 0 36(_arch(_uni))))
		(_sig(_int reg_read_addr_1 3 0 37(_arch(_uni))))
		(_sig(_int reg_read_data_1 1 0 38(_arch(_uni))))
		(_sig(_int reg_read_addr_2 3 0 39(_arch(_uni))))
		(_sig(_int reg_read_data_2 1 0 40(_arch(_uni))))
		(_sig(_int sign_ext_im 1 0 41(_arch(_uni))))
		(_sig(_int read_data2 1 0 41(_arch(_uni))))
		(_sig(_int zero_ext_im 1 0 41(_arch(_uni))))
		(_sig(_int imm_ext 1 0 41(_arch(_uni))))
		(_sig(_int JRControl -1 0 42(_arch(_uni))))
		(_sig(_int ALU_Control 3 0 43(_arch(_uni))))
		(_sig(_int ALU_out 1 0 44(_arch(_uni))))
		(_sig(_int zero_flag -1 0 45(_arch(_uni))))
		(_sig(_int im_shift_1 1 0 46(_arch(_uni))))
		(_sig(_int PC_j 1 0 46(_arch(_uni))))
		(_sig(_int PC_beq 1 0 46(_arch(_uni))))
		(_sig(_int PC_4beq 1 0 46(_arch(_uni))))
		(_sig(_int PC_4beqj 1 0 46(_arch(_uni))))
		(_sig(_int PC_jr 1 0 46(_arch(_uni))))
		(_sig(_int beq_control -1 0 47(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{14~downto~0}~13 0 48(_array -1((_dto i 14 i 0)))))
		(_sig(_int jump_shift_1 4 0 48(_arch(_uni))))
		(_sig(_int mem_read_data 1 0 49(_arch(_uni))))
		(_sig(_int no_sign_ext 1 0 50(_arch(_uni))))
		(_sig(_int sign_or_zero -1 0 51(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 52(_array -1((_dto i 8 i 0)))))
		(_sig(_int tmp1 5 0 52(_arch(_uni))))
		(_prcs
			(line__56(_arch 0 0 56(_prcs(_trgt(4))(_sens(0)(1)(5))(_dssslsensitivity 2))))
			(line__65(_arch 1 0 65(_assignment(_trgt(6))(_sens(4)))))
			(line__75(_arch 2 0 75(_assignment(_trgt(38))(_sens(7(d_13_0))))))
			(line__94(_arch 3 0 94(_assignment(_trgt(17))(_sens(7(d_9_7))(7(d_6_4))(8)))))
			(line__98(_arch 4 0 98(_assignment(_alias((reg_read_addr_1)(instr(d_12_10))))(_trgt(19))(_sens(7(d_12_10))))))
			(line__99(_arch 5 0 99(_assignment(_alias((reg_read_addr_2)(instr(d_9_7))))(_trgt(21))(_sens(7(d_9_7))))))
			(line__114(_arch 6 0 114(_assignment(_trgt(42))(_sens(7(6))))))
			(line__115(_arch 7 0 115(_assignment(_alias((sign_ext_im)(tmp1)(instr(d_6_0))))(_trgt(23))(_sens(7(d_6_0))(42)))))
			(line__116(_arch 8 0 116(_assignment(_trgt(25))(_sens(7(d_6_0))))))
			(line__117(_arch 9 0 117(_assignment(_trgt(26))(_sens(23)(25)(41)))))
			(line__120(_arch 10 0 120(_assignment(_trgt(27))(_sens(7(d_3_0))(10)))))
			(line__131(_arch 11 0 131(_assignment(_trgt(24))(_sens(15)(22)(26)))))
			(line__143(_arch 12 0 143(_assignment(_trgt(31))(_sens(26(d_14_0))))))
			(line__144(_arch 13 0 144(_assignment(_trgt(40))(_sens(31)))))
			(line__146(_arch 14 0 146(_assignment(_trgt(33))(_sens(6)(31)(40)))))
			(line__148(_arch 15 0 148(_assignment(_trgt(37))(_sens(12)(30)))))
			(line__150(_arch 16 0 150(_assignment(_trgt(34))(_sens(6)(33)(37)))))
			(line__152(_arch 17 0 152(_assignment(_alias((PC_j)(pc2(15))(jump_shift_1)))(_trgt(32))(_sens(6(15))(38)))))
			(line__154(_arch 18 0 154(_assignment(_trgt(35))(_sens(11)(32)(34)))))
			(line__156(_arch 19 0 156(_assignment(_alias((PC_jr)(reg_read_data_1)))(_trgt(36))(_sens(20)))))
			(line__158(_arch 20 0 158(_assignment(_trgt(5))(_sens(27)(35)(36)))))
			(line__172(_arch 21 0 172(_assignment(_trgt(18))(_sens(6)(9)(29)(39)))))
			(line__175(_arch 22 0 175(_assignment(_alias((pc_out)(pc_current)))(_trgt(2))(_sens(4)))))
			(line__176(_arch 23 0 176(_assignment(_alias((alu_result)(ALU_out)))(_trgt(3))(_sens(29)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_static
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33751554)
		(515)
		(197379)
		(770)
		(33686018 33686018 2)
		(514)
		(33686019)
		(33686018 33686018 33686018 50463234)
	)
	(_model . Behavioral 24 -1)
)
V 000051 55 6717          1700503703791 Behavioral
(_unit VHDL(processor 0 21(behavioral 0 29))
	(_version vef)
	(_time 1700503703792 2023.11.20 13:08:23)
	(_source(\../src/Instruction Decode Execute.vhd\))
	(_parameters tan)
	(_code 9dcb9f93cbca9f8bcf9b88c6cf9a9e9bcb9a9f9a9d)
	(_ent
		(_time 1700503540584)
	)
	(_inst Instruction_Memory 0 68(_ent . instruction_memory)
		(_port
			((pc)(pc_current))
			((instruction)(instr))
		)
	)
	(_inst control 0 78(_ent . control_unit)
		(_port
			((opcode)(instr(d_15_13)))
			((reset)(reset))
			((reg_dst)(reg_dst))
			((mem_to_reg)(mem_to_reg))
			((alu_op)(alu_op))
			((jump)(jump))
			((branch)(branch))
			((mem_read)(mem_read))
			((mem_write)(mem_write))
			((alu_src)(alu_src))
			((reg_write)(reg_write))
			((sign_or_zero)(sign_or_zero))
		)
	)
	(_inst register_file 0 100(_ent . register_file)
		(_port
			((clk)(clk))
			((rst)(reset))
			((reg_write_en)(reg_write))
			((reg_write_dest)(reg_write_dest))
			((reg_write_data)(reg_write_data))
			((reg_read_addr_1)(reg_read_addr_1))
			((reg_read_data_1)(reg_read_data_1))
			((reg_read_addr_2)(reg_read_addr_2))
			((reg_read_data_2)(reg_read_data_2))
		)
	)
	(_inst ALUControl 0 123(_ent . ALU_control)
		(_port
			((ALU_Control)(ALU_Control))
			((ALUOp)(alu_op))
			((ALU_Funct)(instr(d_2_0)))
		)
	)
	(_inst alu 0 134(_ent . ALU)
		(_port
			((a)(reg_read_data_1))
			((b)(read_data2))
			((alu_control)(ALU_Control))
			((alu_result)(ALU_out))
			((zero)(zero_flag))
		)
	)
	(_inst data_memory 0 161(_ent . Data_Memory)
		(_port
			((clk)(clk))
			((mem_access_addr)(ALU_out))
			((mem_write_data)(reg_read_data_2))
			((mem_write_en)(mem_write))
			((mem_read)(mem_read))
			((mem_read_data)(mem_read_data))
		)
	)
	(_object
		(_port(_int clk -1 0 23(_ent(_in)(_event))))
		(_port(_int reset -1 0 23(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 24(_array -1((_dto i 15 i 0)))))
		(_port(_int pc_out 0 0 24(_ent(_out))))
		(_port(_int alu_result 0 0 24(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 30(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_current 1 0 30(_arch(_uni))))
		(_sig(_int pc_next 1 0 31(_arch(_uni))))
		(_sig(_int pc2 1 0 31(_arch(_uni))))
		(_sig(_int instr 1 0 32(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 33(_array -1((_dto i 1 i 0)))))
		(_sig(_int reg_dst 2 0 33(_arch(_uni))))
		(_sig(_int mem_to_reg 2 0 33(_arch(_uni))))
		(_sig(_int alu_op 2 0 33(_arch(_uni))))
		(_sig(_int jump -1 0 34(_arch(_uni))))
		(_sig(_int branch -1 0 34(_arch(_uni))))
		(_sig(_int mem_read -1 0 34(_arch(_uni))))
		(_sig(_int mem_write -1 0 34(_arch(_uni))))
		(_sig(_int alu_src -1 0 34(_arch(_uni))))
		(_sig(_int reg_write -1 0 34(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 35(_array -1((_dto i 2 i 0)))))
		(_sig(_int reg_write_dest 3 0 35(_arch(_uni))))
		(_sig(_int reg_write_data 1 0 36(_arch(_uni))))
		(_sig(_int reg_read_addr_1 3 0 37(_arch(_uni))))
		(_sig(_int reg_read_data_1 1 0 38(_arch(_uni))))
		(_sig(_int reg_read_addr_2 3 0 39(_arch(_uni))))
		(_sig(_int reg_read_data_2 1 0 40(_arch(_uni))))
		(_sig(_int sign_ext_im 1 0 41(_arch(_uni))))
		(_sig(_int read_data2 1 0 41(_arch(_uni))))
		(_sig(_int zero_ext_im 1 0 41(_arch(_uni))))
		(_sig(_int imm_ext 1 0 41(_arch(_uni))))
		(_sig(_int JRControl -1 0 42(_arch(_uni))))
		(_sig(_int ALU_Control 3 0 43(_arch(_uni))))
		(_sig(_int ALU_out 1 0 44(_arch(_uni))))
		(_sig(_int zero_flag -1 0 45(_arch(_uni))))
		(_sig(_int im_shift_1 1 0 46(_arch(_uni))))
		(_sig(_int PC_j 1 0 46(_arch(_uni))))
		(_sig(_int PC_beq 1 0 46(_arch(_uni))))
		(_sig(_int PC_4beq 1 0 46(_arch(_uni))))
		(_sig(_int PC_4beqj 1 0 46(_arch(_uni))))
		(_sig(_int PC_jr 1 0 46(_arch(_uni))))
		(_sig(_int beq_control -1 0 47(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{14~downto~0}~13 0 48(_array -1((_dto i 14 i 0)))))
		(_sig(_int jump_shift_1 4 0 48(_arch(_uni))))
		(_sig(_int mem_read_data 1 0 49(_arch(_uni))))
		(_sig(_int no_sign_ext 1 0 50(_arch(_uni))))
		(_sig(_int sign_or_zero -1 0 51(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 52(_array -1((_dto i 8 i 0)))))
		(_sig(_int tmp1 5 0 52(_arch(_uni))))
		(_prcs
			(line__56(_arch 0 0 56(_prcs(_trgt(4))(_sens(0)(1)(5))(_dssslsensitivity 2))))
			(line__65(_arch 1 0 65(_assignment(_trgt(6))(_sens(4)))))
			(line__75(_arch 2 0 75(_assignment(_trgt(38))(_sens(7(d_13_0))))))
			(line__94(_arch 3 0 94(_assignment(_trgt(17))(_sens(7(d_9_7))(7(d_6_4))(8)))))
			(line__98(_arch 4 0 98(_assignment(_alias((reg_read_addr_1)(instr(d_12_10))))(_trgt(19))(_sens(7(d_12_10))))))
			(line__99(_arch 5 0 99(_assignment(_alias((reg_read_addr_2)(instr(d_9_7))))(_trgt(21))(_sens(7(d_9_7))))))
			(line__114(_arch 6 0 114(_assignment(_trgt(42))(_sens(7(6))))))
			(line__115(_arch 7 0 115(_assignment(_alias((sign_ext_im)(tmp1)(instr(d_6_0))))(_trgt(23))(_sens(7(d_6_0))(42)))))
			(line__116(_arch 8 0 116(_assignment(_trgt(25))(_sens(7(d_6_0))))))
			(line__117(_arch 9 0 117(_assignment(_trgt(26))(_sens(23)(25)(41)))))
			(line__120(_arch 10 0 120(_assignment(_trgt(27))(_sens(7(d_3_0))(10)))))
			(line__131(_arch 11 0 131(_assignment(_trgt(24))(_sens(15)(22)(26)))))
			(line__143(_arch 12 0 143(_assignment(_trgt(31))(_sens(26(d_14_0))))))
			(line__144(_arch 13 0 144(_assignment(_trgt(40))(_sens(31)))))
			(line__146(_arch 14 0 146(_assignment(_trgt(33))(_sens(6)(31)(40)))))
			(line__148(_arch 15 0 148(_assignment(_trgt(37))(_sens(12)(30)))))
			(line__150(_arch 16 0 150(_assignment(_trgt(34))(_sens(6)(33)(37)))))
			(line__152(_arch 17 0 152(_assignment(_alias((PC_j)(pc2(15))(jump_shift_1)))(_trgt(32))(_sens(6(15))(38)))))
			(line__154(_arch 18 0 154(_assignment(_trgt(35))(_sens(11)(32)(34)))))
			(line__156(_arch 19 0 156(_assignment(_alias((PC_jr)(reg_read_data_1)))(_trgt(36))(_sens(20)))))
			(line__158(_arch 20 0 158(_assignment(_trgt(5))(_sens(27)(35)(36)))))
			(line__172(_arch 21 0 172(_assignment(_trgt(18))(_sens(6)(9)(29)(39)))))
			(line__175(_arch 22 0 175(_assignment(_alias((pc_out)(pc_current)))(_trgt(2))(_sens(4)))))
			(line__176(_arch 23 0 176(_assignment(_alias((alu_result)(ALU_out)))(_trgt(3))(_sens(29)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_static
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33751554)
		(515)
		(197379)
		(770)
		(33686018 33686018 2)
		(514)
		(33686019)
		(33686018 33686018 33686018 50463234)
	)
	(_model . Behavioral 24 -1)
)
I 000049 55 1577          1700503779929 behavior
(_unit VHDL(tb 0 17(behavior 0 20))
	(_version vef)
	(_time 1700503779930 2023.11.20 13:09:39)
	(_source(\../src/Testbench/tb.vhd\))
	(_parameters tan)
	(_code 0a5e5d0c595c5a1c0b0e1e50590d0e0c080d0e0c08)
	(_ent
		(_time 1700503779924)
	)
	(_comp
		(MIPS_VHDL
			(_object
				(_port(_int clk -1 0 24(_ent (_in))))
				(_port(_int reset -1 0 25(_ent (_in))))
				(_port(_int pc_out 0 0 26(_ent (_out))))
				(_port(_int alu_result 0 0 27(_ent (_out))))
			)
		)
	)
	(_inst uut 0 40(_comp MIPS_VHDL)
		(_port
			((clk)(clk))
			((reset)(reset))
			((pc_out)(pc_out))
			((alu_result)(alu_result))
		)
		(_use(_implicit)
			(_port
				((clk)(clk))
				((reset)(reset))
				((pc_out)(pc_out))
				((alu_result)(alu_result))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 26(_array -1((_dto i 15 i 0)))))
		(_sig(_int clk -1 0 31(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 32(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 34(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_out 1 0 34(_arch(_uni))))
		(_sig(_int alu_result 1 0 35(_arch(_uni))))
		(_cnst(_int clk_period -2 0 37(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 48(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 56(_prcs(_wait_for)(_trgt(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . behavior 3 -1)
)
V 000049 55 1471          1700503809301 behavior
(_unit VHDL(tb 0 17(behavior 0 20))
	(_version vef)
	(_time 1700503809302 2023.11.20 13:10:09)
	(_source(\../src/Testbench/tb.vhd\))
	(_parameters tan)
	(_code c9cd989cc29f99dfc8cddd939acecdcfcbcecdcfcb)
	(_ent
		(_time 1700503779923)
	)
	(_comp
		(Processor
			(_object
				(_port(_int clk -1 0 24(_ent (_in))))
				(_port(_int reset -1 0 25(_ent (_in))))
				(_port(_int pc_out 0 0 26(_ent (_out))))
				(_port(_int alu_result 0 0 27(_ent (_out))))
			)
		)
	)
	(_inst uut 0 40(_comp Processor)
		(_port
			((clk)(clk))
			((reset)(reset))
			((pc_out)(pc_out))
			((alu_result)(alu_result))
		)
		(_use(_ent . Processor)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 26(_array -1((_dto i 15 i 0)))))
		(_sig(_int clk -1 0 31(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 32(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 34(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_out 1 0 34(_arch(_uni))))
		(_sig(_int alu_result 1 0 35(_arch(_uni))))
		(_cnst(_int clk_period -2 0 37(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 48(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 56(_prcs(_wait_for)(_trgt(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . behavior 3 -1)
)
I 000051 55 1729          1700759515300 Behavioral
(_unit VHDL(data_memory 0 18(behavioral 0 28))
	(_version ve8)
	(_time 1700759515301 2023.11.23 12:11:55)
	(_source(\../src/Data Memory.vhd\))
	(_parameters tan)
	(_code 7d7c2c7c282b2d6b7e783b27787b787b297b2b7a7f)
	(_ent
		(_time 1700759515296)
	)
	(_object
		(_port(_int clk -1 0 20(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 21(_array -1((_dto i 15 i 0)))))
		(_port(_int mem_access_addr 0 0 21(_ent(_in))))
		(_port(_int mem_write_data 0 0 22(_ent(_in))))
		(_port(_int mem_write_en -1 0 23(_ent(_in))))
		(_port(_int mem_read -1 0 23(_ent(_in))))
		(_port(_int mem_read_data 0 0 24(_ent(_out))))
		(_sig(_int i -2 0 29(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 30(_array -1((_dto i 7 i 0)))))
		(_sig(_int ram_addr 1 0 30(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 31(_array -1((_dto i 15 i 0)))))
		(_type(_int data_mem 0 31(_array 2((_to i 0 i 255)))))
		(_sig(_int RAM 3 0 32(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__35(_arch 0 0 35(_assignment(_alias((ram_addr)(mem_access_addr(d_8_1))))(_trgt(7))(_sens(1(d_8_1))))))
			(line__36(_arch 1 0 36(_prcs(_trgt(8))(_sens(0)(2)(3)(7))(_dssslsensitivity 1)(_mon))))
			(line__44(_arch 2 0 44(_assignment(_trgt(5))(_sens(4)(7)(8))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_split (8)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 1262          1700759515345 Behavioral
(_unit VHDL(alu 0 18(behavioral 0 27))
	(_version ve8)
	(_time 1700759515346 2023.11.23 12:11:55)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code acadf8fbacfafdbaafaceff7f8aaadaaffaba9aaad)
	(_ent
		(_time 1700759515340)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 20(_array -1((_dto i 15 i 0)))))
		(_port(_int a 0 0 20(_ent(_in))))
		(_port(_int b 0 0 20(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 21(_array -1((_dto i 2 i 0)))))
		(_port(_int alu_control 1 0 21(_ent(_in))))
		(_port(_int alu_result 0 0 22(_ent(_out))))
		(_port(_int zero -1 0 23(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 28(_array -1((_dto i 15 i 0)))))
		(_sig(_int result 2 0 28(_arch(_uni))))
		(_prcs
			(line__30(_arch 0 0 30(_prcs(_simple)(_trgt(5))(_sens(0)(1)(2)))))
			(line__50(_arch 1 0 50(_assignment(_trgt(4))(_sens(5)))))
			(line__51(_arch 2 0 51(_assignment(_alias((alu_result)(result)))(_trgt(3))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_static
		(33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 887           1700759515385 Behavioral
(_unit VHDL(alu_control 0 17(behavioral 0 25))
	(_version ve8)
	(_time 1700759515386 2023.11.23 12:11:55)
	(_source(\../src/ALU Control Unit.vhd\))
	(_parameters tan)
	(_code cbca9f9eca9d9ade9c9fd891cccd9ecccfccc9cd9d)
	(_ent
		(_time 1700759515380)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 19(_array -1((_dto i 2 i 0)))))
		(_port(_int ALU_Control 0 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 20(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUOp 1 0 20(_ent(_in))))
		(_port(_int ALU_Funct 0 0 21(_ent(_in))))
		(_prcs
			(line__27(_arch 0 0 27(_prcs(_simple)(_trgt(0))(_sens(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(197122)
		(131587)
		(131586)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 2079          1700759515417 Behavioral
(_unit VHDL(register_file 0 18(behavioral 0 31))
	(_version ve8)
	(_time 1700759515418 2023.11.23 12:11:55)
	(_source(\../src/Register File.vhd\))
	(_parameters tan)
	(_code eaeabdb9bebdb9fce1bcf9b1bfecefede8efbcecec)
	(_ent
		(_time 1700759515412)
	)
	(_object
		(_port(_int clk -1 0 20(_ent(_in)(_event))))
		(_port(_int rst -1 0 20(_ent(_in)(_event))))
		(_port(_int reg_write_en -1 0 21(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 22(_array -1((_dto i 2 i 0)))))
		(_port(_int reg_write_dest 0 0 22(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 23(_array -1((_dto i 15 i 0)))))
		(_port(_int reg_write_data 1 0 23(_ent(_in))))
		(_port(_int reg_read_addr_1 0 0 24(_ent(_in))))
		(_port(_int reg_read_data_1 1 0 25(_ent(_out))))
		(_port(_int reg_read_addr_2 0 0 26(_ent(_in))))
		(_port(_int reg_read_data_2 1 0 27(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 32(_array -1((_dto i 15 i 0)))))
		(_type(_int reg_type 0 32(_array 2((_to i 0 i 7)))))
		(_sig(_int reg_array 3 0 33(_arch(_uni))))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_trgt(9)(9(7))(9(6))(9(5))(9(4))(9(3))(9(2))(9(1))(9(0)))(_sens(0)(1)(2)(3)(4))(_dssslsensitivity 2)(_mon))))
			(line__53(_arch 1 0 53(_assignment(_trgt(6))(_sens(5)(9))(_mon))))
			(line__54(_arch 2 0 54(_assignment(_trgt(8))(_sens(7)(9))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (9)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 33751554)
		(33686018 33686018 33686018 50528770)
		(33686018 33686018 33686018 33686274)
		(33686018 33686018 33686018 50463490)
		(33686018 33686018 33686018 33751810)
		(33686018 33686018 33686018 50529026)
		(33686018 33686018 33686018 33686019)
		(131586)
		(33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 1282          1700759515458 Behavioral
(_unit VHDL(control_unit 0 17(behavioral 0 26))
	(_version ve8)
	(_time 1700759515459 2023.11.23 12:11:55)
	(_source(\../src/Control Unit.vhd\))
	(_parameters tan)
	(_code 19184c1e464e180e151b0b431e1f4a1c4f1e1c1f4c)
	(_ent
		(_time 1700759515452)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 19(_array -1((_dto i 2 i 0)))))
		(_port(_int opcode 0 0 19(_ent(_in))))
		(_port(_int reset -1 0 20(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 21(_array -1((_dto i 1 i 0)))))
		(_port(_int reg_dst 1 0 21(_ent(_out))))
		(_port(_int mem_to_reg 1 0 21(_ent(_out))))
		(_port(_int alu_op 1 0 21(_ent(_out))))
		(_port(_int jump -1 0 22(_ent(_out))))
		(_port(_int branch -1 0 22(_ent(_out))))
		(_port(_int mem_read -1 0 22(_ent(_out))))
		(_port(_int mem_write -1 0 22(_ent(_out))))
		(_port(_int alu_src -1 0 22(_ent(_out))))
		(_port(_int reg_write -1 0 22(_ent(_out))))
		(_port(_int sign_or_zero -1 0 22(_ent(_out))))
		(_prcs
			(line__29(_arch 0 0 29(_prcs(_simple)(_trgt(2)(3)(4)(5)(6)(7)(8)(9)(10)(11))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 1781          1700759515502 Behavioral
(_unit VHDL(instruction_memory 0 18(behavioral 0 25))
	(_version ve8)
	(_time 1700759515503 2023.11.23 12:11:55)
	(_source(\../src/Instruction Memory.vhd\))
	(_parameters tan)
	(_code 4849174a151e1f5f4e1c5a131c4e4b4f4c4e414e1e)
	(_ent
		(_time 1700759515498)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 20(_array -1((_dto i 15 i 0)))))
		(_port(_int pc 0 0 20(_ent(_in))))
		(_port(_int instruction 0 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 26(_array -1((_dto i 3 i 0)))))
		(_sig(_int rom_addr 1 0 26(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 34(_array -1((_dto i 15 i 0)))))
		(_type(_int ROM_type 0 34(_array 2((_to i 0 i 15)))))
		(_cnst(_int rom_data 3 0 35(_arch(((_string \"1000000110000000"\))((_string \"0010110010001011"\))((_string \"1100010000000011"\))((_string \"0001000111000000"\))((_string \"1110110110000001"\))((_string \"1100000001111011"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))))))
		(_prcs
			(line__55(_arch 0 0 55(_assignment(_alias((rom_addr)(pc(d_4_1))))(_trgt(2))(_sens(0(d_4_1))))))
			(line__56(_arch 1 0 56(_assignment(_trgt(1))(_sens(0)(2))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33751554 33686018)
		(33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 2 -1)
)
I 000051 55 6729          1700759515542 Behavioral
(_unit VHDL(processor 0 23(behavioral 0 31))
	(_version ve8)
	(_time 1700759515543 2023.11.23 12:11:55)
	(_source(\../src/Instruction Decode Execute.vhd\))
	(_parameters tan)
	(_code 67673166623065713561723c356064613160656067)
	(_ent
		(_time 1700759515535)
	)
	(_inst Instruction_Memory 0 70(_ent . instruction_memory)
		(_port
			((pc)(pc_current))
			((instruction)(instr))
		)
	)
	(_inst control 0 80(_ent . control_unit)
		(_port
			((opcode)(instr(d_15_13)))
			((reset)(reset))
			((reg_dst)(reg_dst))
			((mem_to_reg)(mem_to_reg))
			((alu_op)(alu_op))
			((jump)(jump))
			((branch)(branch))
			((mem_read)(mem_read))
			((mem_write)(mem_write))
			((alu_src)(alu_src))
			((reg_write)(reg_write))
			((sign_or_zero)(sign_or_zero))
		)
	)
	(_inst register_file 0 102(_ent . register_file)
		(_port
			((clk)(clk))
			((rst)(reset))
			((reg_write_en)(reg_write))
			((reg_write_dest)(reg_write_dest))
			((reg_write_data)(reg_write_data))
			((reg_read_addr_1)(reg_read_addr_1))
			((reg_read_data_1)(reg_read_data_1))
			((reg_read_addr_2)(reg_read_addr_2))
			((reg_read_data_2)(reg_read_data_2))
		)
	)
	(_inst ALUControl 0 125(_ent . ALU_control)
		(_port
			((ALU_Control)(ALU_Control))
			((ALUOp)(alu_op))
			((ALU_Funct)(instr(d_2_0)))
		)
	)
	(_inst alu 0 136(_ent . ALU)
		(_port
			((a)(reg_read_data_1))
			((b)(read_data2))
			((alu_control)(ALU_Control))
			((alu_result)(ALU_out))
			((zero)(zero_flag))
		)
	)
	(_inst data_memory 0 163(_ent . Data_Memory)
		(_port
			((clk)(clk))
			((mem_access_addr)(ALU_out))
			((mem_write_data)(reg_read_data_2))
			((mem_write_en)(mem_write))
			((mem_read)(mem_read))
			((mem_read_data)(mem_read_data))
		)
	)
	(_object
		(_port(_int clk -1 0 25(_ent(_in)(_event))))
		(_port(_int reset -1 0 25(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 26(_array -1((_dto i 15 i 0)))))
		(_port(_int pc_out 0 0 26(_ent(_out))))
		(_port(_int alu_result 0 0 26(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 32(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_current 1 0 32(_arch(_uni))))
		(_sig(_int pc_next 1 0 33(_arch(_uni))))
		(_sig(_int pc2 1 0 33(_arch(_uni))))
		(_sig(_int instr 1 0 34(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 35(_array -1((_dto i 1 i 0)))))
		(_sig(_int reg_dst 2 0 35(_arch(_uni))))
		(_sig(_int mem_to_reg 2 0 35(_arch(_uni))))
		(_sig(_int alu_op 2 0 35(_arch(_uni))))
		(_sig(_int jump -1 0 36(_arch(_uni))))
		(_sig(_int branch -1 0 36(_arch(_uni))))
		(_sig(_int mem_read -1 0 36(_arch(_uni))))
		(_sig(_int mem_write -1 0 36(_arch(_uni))))
		(_sig(_int alu_src -1 0 36(_arch(_uni))))
		(_sig(_int reg_write -1 0 36(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 37(_array -1((_dto i 2 i 0)))))
		(_sig(_int reg_write_dest 3 0 37(_arch(_uni))))
		(_sig(_int reg_write_data 1 0 38(_arch(_uni))))
		(_sig(_int reg_read_addr_1 3 0 39(_arch(_uni))))
		(_sig(_int reg_read_data_1 1 0 40(_arch(_uni))))
		(_sig(_int reg_read_addr_2 3 0 41(_arch(_uni))))
		(_sig(_int reg_read_data_2 1 0 42(_arch(_uni))))
		(_sig(_int sign_ext_im 1 0 43(_arch(_uni))))
		(_sig(_int read_data2 1 0 43(_arch(_uni))))
		(_sig(_int zero_ext_im 1 0 43(_arch(_uni))))
		(_sig(_int imm_ext 1 0 43(_arch(_uni))))
		(_sig(_int JRControl -1 0 44(_arch(_uni))))
		(_sig(_int ALU_Control 3 0 45(_arch(_uni))))
		(_sig(_int ALU_out 1 0 46(_arch(_uni))))
		(_sig(_int zero_flag -1 0 47(_arch(_uni))))
		(_sig(_int im_shift_1 1 0 48(_arch(_uni))))
		(_sig(_int PC_j 1 0 48(_arch(_uni))))
		(_sig(_int PC_beq 1 0 48(_arch(_uni))))
		(_sig(_int PC_4beq 1 0 48(_arch(_uni))))
		(_sig(_int PC_4beqj 1 0 48(_arch(_uni))))
		(_sig(_int PC_jr 1 0 48(_arch(_uni))))
		(_sig(_int beq_control -1 0 49(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{14~downto~0}~13 0 50(_array -1((_dto i 14 i 0)))))
		(_sig(_int jump_shift_1 4 0 50(_arch(_uni))))
		(_sig(_int mem_read_data 1 0 51(_arch(_uni))))
		(_sig(_int no_sign_ext 1 0 52(_arch(_uni))))
		(_sig(_int sign_or_zero -1 0 53(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 54(_array -1((_dto i 8 i 0)))))
		(_sig(_int tmp1 5 0 54(_arch(_uni))))
		(_prcs
			(line__58(_arch 0 0 58(_prcs(_trgt(4))(_sens(0)(1)(5))(_dssslsensitivity 2))))
			(line__67(_arch 1 0 67(_assignment(_trgt(6))(_sens(4)))))
			(line__77(_arch 2 0 77(_assignment(_trgt(38))(_sens(7(d_13_0))))))
			(line__96(_arch 3 0 96(_assignment(_trgt(17))(_sens(7(d_9_7))(7(d_6_4))(8)))))
			(line__100(_arch 4 0 100(_assignment(_alias((reg_read_addr_1)(instr(d_12_10))))(_trgt(19))(_sens(7(d_12_10))))))
			(line__101(_arch 5 0 101(_assignment(_alias((reg_read_addr_2)(instr(d_9_7))))(_trgt(21))(_sens(7(d_9_7))))))
			(line__116(_arch 6 0 116(_assignment(_trgt(42))(_sens(7(6))))))
			(line__117(_arch 7 0 117(_assignment(_alias((sign_ext_im)(tmp1)(instr(d_6_0))))(_trgt(23))(_sens(7(d_6_0))(42)))))
			(line__118(_arch 8 0 118(_assignment(_trgt(25))(_sens(7(d_6_0))))))
			(line__119(_arch 9 0 119(_assignment(_trgt(26))(_sens(23)(25)(41)))))
			(line__122(_arch 10 0 122(_assignment(_trgt(27))(_sens(7(d_3_0))(10)))))
			(line__133(_arch 11 0 133(_assignment(_trgt(24))(_sens(15)(22)(26)))))
			(line__145(_arch 12 0 145(_assignment(_trgt(31))(_sens(26(d_14_0))))))
			(line__146(_arch 13 0 146(_assignment(_trgt(40))(_sens(31)))))
			(line__148(_arch 14 0 148(_assignment(_trgt(33))(_sens(6)(31)(40)))))
			(line__150(_arch 15 0 150(_assignment(_trgt(37))(_sens(12)(30)))))
			(line__152(_arch 16 0 152(_assignment(_trgt(34))(_sens(6)(33)(37)))))
			(line__154(_arch 17 0 154(_assignment(_alias((PC_j)(pc2(15))(jump_shift_1)))(_trgt(32))(_sens(6(15))(38)))))
			(line__156(_arch 18 0 156(_assignment(_trgt(35))(_sens(11)(32)(34)))))
			(line__158(_arch 19 0 158(_assignment(_alias((PC_jr)(reg_read_data_1)))(_trgt(36))(_sens(20)))))
			(line__160(_arch 20 0 160(_assignment(_trgt(5))(_sens(27)(35)(36)))))
			(line__174(_arch 21 0 174(_assignment(_trgt(18))(_sens(6)(9)(29)(39)))))
			(line__177(_arch 22 0 177(_assignment(_alias((pc_out)(pc_current)))(_trgt(2))(_sens(4)))))
			(line__178(_arch 23 0 178(_assignment(_alias((alu_result)(ALU_out)))(_trgt(3))(_sens(29)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_static
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33751554)
		(515)
		(197379)
		(770)
		(33686018 33686018 2)
		(514)
		(33686019)
		(33686018 33686018 33686018 50463234)
	)
	(_model . Behavioral 24 -1)
)
I 000049 55 1479          1700759515583 behavior
(_unit VHDL(tb 0 17(behavior 0 20))
	(_version ve8)
	(_time 1700759515584 2023.11.23 12:11:55)
	(_source(\../src/Testbench/tb.vhd\))
	(_parameters tan)
	(_code 9696c49992c0c680979282ccc59192909491929094)
	(_ent
		(_time 1700759515577)
	)
	(_comp
		(Processor
			(_object
				(_port(_int clk -1 0 24(_ent (_in))))
				(_port(_int reset -1 0 25(_ent (_in))))
				(_port(_int pc_out 0 0 26(_ent (_out))))
				(_port(_int alu_result 0 0 27(_ent (_out))))
			)
		)
	)
	(_inst uut 0 40(_comp Processor)
		(_port
			((clk)(clk))
			((reset)(reset))
			((pc_out)(pc_out))
			((alu_result)(alu_result))
		)
		(_use(_ent . Processor)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 26(_array -1((_dto i 15 i 0)))))
		(_sig(_int clk -1 0 31(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 32(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 34(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_out 1 0 34(_arch(_uni))))
		(_sig(_int alu_result 1 0 35(_arch(_uni))))
		(_cnst(_int clk_period -2 0 37(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 48(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 56(_prcs(_wait_for)(_trgt(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . behavior 3 -1)
)
I 000051 55 1729          1700951870250 Behavioral
(_unit VHDL(data_memory 0 18(behavioral 0 28))
	(_version ve8)
	(_time 1700951870251 2023.11.25 17:37:50)
	(_source(\../src/Data Memory.vhd\))
	(_parameters tan)
	(_code 545a0357510204425751120e515251520052025356)
	(_ent
		(_time 1700759515295)
	)
	(_object
		(_port(_int clk -1 0 20(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 21(_array -1((_dto i 15 i 0)))))
		(_port(_int mem_access_addr 0 0 21(_ent(_in))))
		(_port(_int mem_write_data 0 0 22(_ent(_in))))
		(_port(_int mem_write_en -1 0 23(_ent(_in))))
		(_port(_int mem_read -1 0 23(_ent(_in))))
		(_port(_int mem_read_data 0 0 24(_ent(_out))))
		(_sig(_int i -2 0 29(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 30(_array -1((_dto i 7 i 0)))))
		(_sig(_int ram_addr 1 0 30(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 31(_array -1((_dto i 15 i 0)))))
		(_type(_int data_mem 0 31(_array 2((_to i 0 i 255)))))
		(_sig(_int RAM 3 0 32(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__35(_arch 0 0 35(_assignment(_alias((ram_addr)(mem_access_addr(d_8_1))))(_trgt(7))(_sens(1(d_8_1))))))
			(line__36(_arch 1 0 36(_prcs(_trgt(8))(_sens(0)(2)(3)(7))(_dssslsensitivity 1)(_mon))))
			(line__44(_arch 2 0 44(_assignment(_trgt(5))(_sens(4)(7)(8))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_split (8)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 1262          1700951870298 Behavioral
(_unit VHDL(alu 0 18(behavioral 0 26))
	(_version ve8)
	(_time 1700951870299 2023.11.25 17:37:50)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 838dd18dd3d5d295808dc0d8d7858285d084868582)
	(_ent
		(_time 1700759515339)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 20(_array -1((_dto i 15 i 0)))))
		(_port(_int a 0 0 20(_ent(_in))))
		(_port(_int b 0 0 20(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 21(_array -1((_dto i 2 i 0)))))
		(_port(_int alu_control 1 0 21(_ent(_in))))
		(_port(_int alu_result 0 0 22(_ent(_out))))
		(_port(_int zero -1 0 23(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 28(_array -1((_dto i 15 i 0)))))
		(_sig(_int result 2 0 28(_arch(_uni))))
		(_prcs
			(line__31(_arch 0 0 31(_prcs(_simple)(_trgt(5))(_sens(0)(1)(2)))))
			(line__51(_arch 1 0 51(_assignment(_trgt(4))(_sens(5)))))
			(line__52(_arch 2 0 52(_assignment(_alias((alu_result)(result)))(_trgt(3))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_static
		(33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 887           1700951870344 Behavioral
(_unit VHDL(alu_control 0 17(behavioral 0 35))
	(_version ve8)
	(_time 1700951870345 2023.11.25 17:37:50)
	(_source(\../src/ALU Control Unit.vhd\))
	(_parameters tan)
	(_code b2bce0e6e3e4e3a7e5e6a1e8b5b4e7b5b6b5b0b4e4)
	(_ent
		(_time 1700759515379)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 19(_array -1((_dto i 2 i 0)))))
		(_port(_int ALU_Control 0 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 20(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUOp 1 0 20(_ent(_in))))
		(_port(_int ALU_Funct 0 0 21(_ent(_in))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs(_simple)(_trgt(0))(_sens(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(197122)
		(131587)
		(131586)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 2079          1700951870386 Behavioral
(_unit VHDL(register_file 0 18(behavioral 0 31))
	(_version ve8)
	(_time 1700951870387 2023.11.25 17:37:50)
	(_source(\../src/Register File.vhd\))
	(_parameters tan)
	(_code e1eeb0b2e5b6b2f7eab7f2bab4e7e4e6e3e4b7e7e7)
	(_ent
		(_time 1700759515411)
	)
	(_object
		(_port(_int clk -1 0 20(_ent(_in)(_event))))
		(_port(_int rst -1 0 20(_ent(_in)(_event))))
		(_port(_int reg_write_en -1 0 21(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 22(_array -1((_dto i 2 i 0)))))
		(_port(_int reg_write_dest 0 0 22(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 23(_array -1((_dto i 15 i 0)))))
		(_port(_int reg_write_data 1 0 23(_ent(_in))))
		(_port(_int reg_read_addr_1 0 0 24(_ent(_in))))
		(_port(_int reg_read_data_1 1 0 25(_ent(_out))))
		(_port(_int reg_read_addr_2 0 0 26(_ent(_in))))
		(_port(_int reg_read_data_2 1 0 27(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 32(_array -1((_dto i 15 i 0)))))
		(_type(_int reg_type 0 32(_array 2((_to i 0 i 7)))))
		(_sig(_int reg_array 3 0 33(_arch(_uni))))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_trgt(9)(9(7))(9(6))(9(5))(9(4))(9(3))(9(2))(9(1))(9(0)))(_sens(0)(1)(2)(3)(4))(_dssslsensitivity 2)(_mon))))
			(line__53(_arch 1 0 53(_assignment(_trgt(6))(_sens(5)(9))(_mon))))
			(line__54(_arch 2 0 54(_assignment(_trgt(8))(_sens(7)(9))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (9)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 33751554)
		(33686018 33686018 33686018 50528770)
		(33686018 33686018 33686018 33686274)
		(33686018 33686018 33686018 50463490)
		(33686018 33686018 33686018 33751810)
		(33686018 33686018 33686018 50529026)
		(33686018 33686018 33686018 33686019)
		(131586)
		(33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 1282          1700951870434 Behavioral
(_unit VHDL(control_unit 0 17(behavioral 0 26))
	(_version ve8)
	(_time 1700951870435 2023.11.25 17:37:50)
	(_source(\../src/Control Unit.vhd\))
	(_parameters tan)
	(_code 101e4717464711071c12024a171643154617151645)
	(_ent
		(_time 1700759515451)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 19(_array -1((_dto i 2 i 0)))))
		(_port(_int opcode 0 0 19(_ent(_in))))
		(_port(_int reset -1 0 20(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 21(_array -1((_dto i 1 i 0)))))
		(_port(_int reg_dst 1 0 21(_ent(_out))))
		(_port(_int mem_to_reg 1 0 21(_ent(_out))))
		(_port(_int alu_op 1 0 21(_ent(_out))))
		(_port(_int jump -1 0 22(_ent(_out))))
		(_port(_int branch -1 0 22(_ent(_out))))
		(_port(_int mem_read -1 0 22(_ent(_out))))
		(_port(_int mem_write -1 0 22(_ent(_out))))
		(_port(_int alu_src -1 0 22(_ent(_out))))
		(_port(_int reg_write -1 0 22(_ent(_out))))
		(_port(_int sign_or_zero -1 0 22(_ent(_out))))
		(_prcs
			(line__29(_arch 0 0 29(_prcs(_simple)(_trgt(2)(3)(4)(5)(6)(7)(8)(9)(10)(11))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 1781          1700951870483 Behavioral
(_unit VHDL(instruction_memory 0 18(behavioral 0 25))
	(_version ve8)
	(_time 1700951870484 2023.11.25 17:37:50)
	(_source(\../src/Instruction Memory.vhd\))
	(_parameters tan)
	(_code 3e30633b3e686929386a2c656a383d393a38373868)
	(_ent
		(_time 1700759515497)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 20(_array -1((_dto i 15 i 0)))))
		(_port(_int pc 0 0 20(_ent(_in))))
		(_port(_int instruction 0 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 26(_array -1((_dto i 3 i 0)))))
		(_sig(_int rom_addr 1 0 26(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 34(_array -1((_dto i 15 i 0)))))
		(_type(_int ROM_type 0 34(_array 2((_to i 0 i 15)))))
		(_cnst(_int rom_data 3 0 35(_arch(((_string \"1000000110000000"\))((_string \"0010110010001011"\))((_string \"1100010000000011"\))((_string \"0001000111000000"\))((_string \"1110110110000001"\))((_string \"1100000001111011"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))))))
		(_prcs
			(line__55(_arch 0 0 55(_assignment(_alias((rom_addr)(pc(d_4_1))))(_trgt(2))(_sens(0(d_4_1))))))
			(line__56(_arch 1 0 56(_assignment(_trgt(1))(_sens(0)(2))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33751554 33686018)
		(33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 2 -1)
)
I 000051 55 6729          1700951870529 Behavioral
(_unit VHDL(processor 0 23(behavioral 0 31))
	(_version ve8)
	(_time 1700951870530 2023.11.25 17:37:50)
	(_source(\../src/Instruction Decode Execute.vhd\))
	(_parameters tan)
	(_code 6d62396c3b3a6f7b3f6b78363f6a6e6b3b6a6f6a6d)
	(_ent
		(_time 1700759515534)
	)
	(_inst Instruction_Memory 0 70(_ent . instruction_memory)
		(_port
			((pc)(pc_current))
			((instruction)(instr))
		)
	)
	(_inst control 0 80(_ent . control_unit)
		(_port
			((opcode)(instr(d_15_13)))
			((reset)(reset))
			((reg_dst)(reg_dst))
			((mem_to_reg)(mem_to_reg))
			((alu_op)(alu_op))
			((jump)(jump))
			((branch)(branch))
			((mem_read)(mem_read))
			((mem_write)(mem_write))
			((alu_src)(alu_src))
			((reg_write)(reg_write))
			((sign_or_zero)(sign_or_zero))
		)
	)
	(_inst register_file 0 102(_ent . register_file)
		(_port
			((clk)(clk))
			((rst)(reset))
			((reg_write_en)(reg_write))
			((reg_write_dest)(reg_write_dest))
			((reg_write_data)(reg_write_data))
			((reg_read_addr_1)(reg_read_addr_1))
			((reg_read_data_1)(reg_read_data_1))
			((reg_read_addr_2)(reg_read_addr_2))
			((reg_read_data_2)(reg_read_data_2))
		)
	)
	(_inst ALUControl 0 125(_ent . ALU_control)
		(_port
			((ALU_Control)(ALU_Control))
			((ALUOp)(alu_op))
			((ALU_Funct)(instr(d_2_0)))
		)
	)
	(_inst alu 0 136(_ent . ALU)
		(_port
			((a)(reg_read_data_1))
			((b)(read_data2))
			((alu_control)(ALU_Control))
			((alu_result)(ALU_out))
			((zero)(zero_flag))
		)
	)
	(_inst data_memory 0 163(_ent . Data_Memory)
		(_port
			((clk)(clk))
			((mem_access_addr)(ALU_out))
			((mem_write_data)(reg_read_data_2))
			((mem_write_en)(mem_write))
			((mem_read)(mem_read))
			((mem_read_data)(mem_read_data))
		)
	)
	(_object
		(_port(_int clk -1 0 25(_ent(_in)(_event))))
		(_port(_int reset -1 0 25(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 26(_array -1((_dto i 15 i 0)))))
		(_port(_int pc_out 0 0 26(_ent(_out))))
		(_port(_int alu_result 0 0 26(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 32(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_current 1 0 32(_arch(_uni))))
		(_sig(_int pc_next 1 0 33(_arch(_uni))))
		(_sig(_int pc2 1 0 33(_arch(_uni))))
		(_sig(_int instr 1 0 34(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 35(_array -1((_dto i 1 i 0)))))
		(_sig(_int reg_dst 2 0 35(_arch(_uni))))
		(_sig(_int mem_to_reg 2 0 35(_arch(_uni))))
		(_sig(_int alu_op 2 0 35(_arch(_uni))))
		(_sig(_int jump -1 0 36(_arch(_uni))))
		(_sig(_int branch -1 0 36(_arch(_uni))))
		(_sig(_int mem_read -1 0 36(_arch(_uni))))
		(_sig(_int mem_write -1 0 36(_arch(_uni))))
		(_sig(_int alu_src -1 0 36(_arch(_uni))))
		(_sig(_int reg_write -1 0 36(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 37(_array -1((_dto i 2 i 0)))))
		(_sig(_int reg_write_dest 3 0 37(_arch(_uni))))
		(_sig(_int reg_write_data 1 0 38(_arch(_uni))))
		(_sig(_int reg_read_addr_1 3 0 39(_arch(_uni))))
		(_sig(_int reg_read_data_1 1 0 40(_arch(_uni))))
		(_sig(_int reg_read_addr_2 3 0 41(_arch(_uni))))
		(_sig(_int reg_read_data_2 1 0 42(_arch(_uni))))
		(_sig(_int sign_ext_im 1 0 43(_arch(_uni))))
		(_sig(_int read_data2 1 0 43(_arch(_uni))))
		(_sig(_int zero_ext_im 1 0 43(_arch(_uni))))
		(_sig(_int imm_ext 1 0 43(_arch(_uni))))
		(_sig(_int JRControl -1 0 44(_arch(_uni))))
		(_sig(_int ALU_Control 3 0 45(_arch(_uni))))
		(_sig(_int ALU_out 1 0 46(_arch(_uni))))
		(_sig(_int zero_flag -1 0 47(_arch(_uni))))
		(_sig(_int im_shift_1 1 0 48(_arch(_uni))))
		(_sig(_int PC_j 1 0 48(_arch(_uni))))
		(_sig(_int PC_beq 1 0 48(_arch(_uni))))
		(_sig(_int PC_4beq 1 0 48(_arch(_uni))))
		(_sig(_int PC_4beqj 1 0 48(_arch(_uni))))
		(_sig(_int PC_jr 1 0 48(_arch(_uni))))
		(_sig(_int beq_control -1 0 49(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{14~downto~0}~13 0 50(_array -1((_dto i 14 i 0)))))
		(_sig(_int jump_shift_1 4 0 50(_arch(_uni))))
		(_sig(_int mem_read_data 1 0 51(_arch(_uni))))
		(_sig(_int no_sign_ext 1 0 52(_arch(_uni))))
		(_sig(_int sign_or_zero -1 0 53(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 54(_array -1((_dto i 8 i 0)))))
		(_sig(_int tmp1 5 0 54(_arch(_uni))))
		(_prcs
			(line__58(_arch 0 0 58(_prcs(_trgt(4))(_sens(0)(1)(5))(_dssslsensitivity 2))))
			(line__67(_arch 1 0 67(_assignment(_trgt(6))(_sens(4)))))
			(line__77(_arch 2 0 77(_assignment(_trgt(38))(_sens(7(d_13_0))))))
			(line__96(_arch 3 0 96(_assignment(_trgt(17))(_sens(7(d_9_7))(7(d_6_4))(8)))))
			(line__100(_arch 4 0 100(_assignment(_alias((reg_read_addr_1)(instr(d_12_10))))(_trgt(19))(_sens(7(d_12_10))))))
			(line__101(_arch 5 0 101(_assignment(_alias((reg_read_addr_2)(instr(d_9_7))))(_trgt(21))(_sens(7(d_9_7))))))
			(line__116(_arch 6 0 116(_assignment(_trgt(42))(_sens(7(6))))))
			(line__117(_arch 7 0 117(_assignment(_alias((sign_ext_im)(tmp1)(instr(d_6_0))))(_trgt(23))(_sens(7(d_6_0))(42)))))
			(line__118(_arch 8 0 118(_assignment(_trgt(25))(_sens(7(d_6_0))))))
			(line__119(_arch 9 0 119(_assignment(_trgt(26))(_sens(23)(25)(41)))))
			(line__122(_arch 10 0 122(_assignment(_trgt(27))(_sens(7(d_3_0))(10)))))
			(line__133(_arch 11 0 133(_assignment(_trgt(24))(_sens(15)(22)(26)))))
			(line__145(_arch 12 0 145(_assignment(_trgt(31))(_sens(26(d_14_0))))))
			(line__146(_arch 13 0 146(_assignment(_trgt(40))(_sens(31)))))
			(line__148(_arch 14 0 148(_assignment(_trgt(33))(_sens(6)(31)(40)))))
			(line__150(_arch 15 0 150(_assignment(_trgt(37))(_sens(12)(30)))))
			(line__152(_arch 16 0 152(_assignment(_trgt(34))(_sens(6)(33)(37)))))
			(line__154(_arch 17 0 154(_assignment(_alias((PC_j)(pc2(15))(jump_shift_1)))(_trgt(32))(_sens(6(15))(38)))))
			(line__156(_arch 18 0 156(_assignment(_trgt(35))(_sens(11)(32)(34)))))
			(line__158(_arch 19 0 158(_assignment(_alias((PC_jr)(reg_read_data_1)))(_trgt(36))(_sens(20)))))
			(line__160(_arch 20 0 160(_assignment(_trgt(5))(_sens(27)(35)(36)))))
			(line__174(_arch 21 0 174(_assignment(_trgt(18))(_sens(6)(9)(29)(39)))))
			(line__177(_arch 22 0 177(_assignment(_alias((pc_out)(pc_current)))(_trgt(2))(_sens(4)))))
			(line__178(_arch 23 0 178(_assignment(_alias((alu_result)(ALU_out)))(_trgt(3))(_sens(29)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_static
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33751554)
		(515)
		(197379)
		(770)
		(33686018 33686018 2)
		(514)
		(33686019)
		(33686018 33686018 33686018 50463234)
	)
	(_model . Behavioral 24 -1)
)
I 000049 55 1479          1700951870586 behavior
(_unit VHDL(tb 0 17(behavior 0 20))
	(_version ve8)
	(_time 1700951870587 2023.11.25 17:37:50)
	(_source(\../src/Testbench/tb.vhd\))
	(_parameters tan)
	(_code aca3fcfbfdfafcbaada8b8f6ffaba8aaaeaba8aaae)
	(_ent
		(_time 1700759515576)
	)
	(_comp
		(Processor
			(_object
				(_port(_int clk -1 0 24(_ent (_in))))
				(_port(_int reset -1 0 25(_ent (_in))))
				(_port(_int pc_out 0 0 26(_ent (_out))))
				(_port(_int alu_result 0 0 27(_ent (_out))))
			)
		)
	)
	(_inst uut 0 40(_comp Processor)
		(_port
			((clk)(clk))
			((reset)(reset))
			((pc_out)(pc_out))
			((alu_result)(alu_result))
		)
		(_use(_ent . Processor)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 26(_array -1((_dto i 15 i 0)))))
		(_sig(_int clk -1 0 31(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 32(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 34(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_out 1 0 34(_arch(_uni))))
		(_sig(_int alu_result 1 0 35(_arch(_uni))))
		(_cnst(_int clk_period -2 0 37(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 48(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 56(_prcs(_wait_for)(_trgt(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . behavior 3 -1)
)
I 000051 55 1729          1700951911978 Behavioral
(_unit VHDL(data_memory 0 18(behavioral 0 28))
	(_version ve8)
	(_time 1700951911979 2023.11.25 17:38:31)
	(_source(\../src/Data Memory.vhd\))
	(_parameters tan)
	(_code 5a5e08590a0c0a4c595f1c005f5c5f5c0e5c0c5d58)
	(_ent
		(_time 1700759515295)
	)
	(_object
		(_port(_int clk -1 0 20(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 21(_array -1((_dto i 15 i 0)))))
		(_port(_int mem_access_addr 0 0 21(_ent(_in))))
		(_port(_int mem_write_data 0 0 22(_ent(_in))))
		(_port(_int mem_write_en -1 0 23(_ent(_in))))
		(_port(_int mem_read -1 0 23(_ent(_in))))
		(_port(_int mem_read_data 0 0 24(_ent(_out))))
		(_sig(_int i -2 0 29(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 30(_array -1((_dto i 7 i 0)))))
		(_sig(_int ram_addr 1 0 30(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 31(_array -1((_dto i 15 i 0)))))
		(_type(_int data_mem 0 31(_array 2((_to i 0 i 255)))))
		(_sig(_int RAM 3 0 32(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__35(_arch 0 0 35(_assignment(_alias((ram_addr)(mem_access_addr(d_8_1))))(_trgt(7))(_sens(1(d_8_1))))))
			(line__36(_arch 1 0 36(_prcs(_trgt(8))(_sens(0)(2)(3)(7))(_dssslsensitivity 1)(_mon))))
			(line__44(_arch 2 0 44(_assignment(_trgt(5))(_sens(4)(7)(8))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_split (8)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 1262          1700951911996 Behavioral
(_unit VHDL(alu 0 18(behavioral 0 26))
	(_version ve8)
	(_time 1700951911997 2023.11.25 17:38:31)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 6a6e3d6a683c3b7c696429313e6c6b6c396d6f6c6b)
	(_ent
		(_time 1700759515339)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 20(_array -1((_dto i 15 i 0)))))
		(_port(_int a 0 0 20(_ent(_in))))
		(_port(_int b 0 0 20(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 21(_array -1((_dto i 2 i 0)))))
		(_port(_int alu_control 1 0 21(_ent(_in))))
		(_port(_int alu_result 0 0 22(_ent(_out))))
		(_port(_int zero -1 0 23(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 28(_array -1((_dto i 15 i 0)))))
		(_sig(_int result 2 0 28(_arch(_uni))))
		(_prcs
			(line__31(_arch 0 0 31(_prcs(_simple)(_trgt(5))(_sens(0)(1)(2)))))
			(line__51(_arch 1 0 51(_assignment(_trgt(4))(_sens(5)))))
			(line__52(_arch 2 0 52(_assignment(_alias((alu_result)(result)))(_trgt(3))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_static
		(33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 887           1700951912013 Behavioral
(_unit VHDL(alu_control 0 17(behavioral 0 35))
	(_version ve8)
	(_time 1700951912014 2023.11.25 17:38:32)
	(_source(\../src/ALU Control Unit.vhd\))
	(_parameters tan)
	(_code 7a7e2d7b782c2b6f2d2e69207d7c2f7d7e7d787c2c)
	(_ent
		(_time 1700759515379)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 19(_array -1((_dto i 2 i 0)))))
		(_port(_int ALU_Control 0 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 20(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUOp 1 0 20(_ent(_in))))
		(_port(_int ALU_Funct 0 0 21(_ent(_in))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs(_simple)(_trgt(0))(_sens(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(197122)
		(131587)
		(131586)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 2079          1700951912028 Behavioral
(_unit VHDL(register_file 0 18(behavioral 0 31))
	(_version ve8)
	(_time 1700951912029 2023.11.25 17:38:32)
	(_source(\../src/Register File.vhd\))
	(_parameters tan)
	(_code 898cdd8785deda9f82df9ad2dc8f8c8e8b8cdf8f8f)
	(_ent
		(_time 1700759515411)
	)
	(_object
		(_port(_int clk -1 0 20(_ent(_in)(_event))))
		(_port(_int rst -1 0 20(_ent(_in)(_event))))
		(_port(_int reg_write_en -1 0 21(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 22(_array -1((_dto i 2 i 0)))))
		(_port(_int reg_write_dest 0 0 22(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 23(_array -1((_dto i 15 i 0)))))
		(_port(_int reg_write_data 1 0 23(_ent(_in))))
		(_port(_int reg_read_addr_1 0 0 24(_ent(_in))))
		(_port(_int reg_read_data_1 1 0 25(_ent(_out))))
		(_port(_int reg_read_addr_2 0 0 26(_ent(_in))))
		(_port(_int reg_read_data_2 1 0 27(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 32(_array -1((_dto i 15 i 0)))))
		(_type(_int reg_type 0 32(_array 2((_to i 0 i 7)))))
		(_sig(_int reg_array 3 0 33(_arch(_uni))))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_trgt(9)(9(7))(9(6))(9(5))(9(4))(9(3))(9(2))(9(1))(9(0)))(_sens(0)(1)(2)(3)(4))(_dssslsensitivity 2)(_mon))))
			(line__53(_arch 1 0 53(_assignment(_trgt(6))(_sens(5)(9))(_mon))))
			(line__54(_arch 2 0 54(_assignment(_trgt(8))(_sens(7)(9))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (9)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 33751554)
		(33686018 33686018 33686018 50528770)
		(33686018 33686018 33686018 33686274)
		(33686018 33686018 33686018 50463490)
		(33686018 33686018 33686018 33751810)
		(33686018 33686018 33686018 50529026)
		(33686018 33686018 33686018 33686019)
		(131586)
		(33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 1282          1700951912044 Behavioral
(_unit VHDL(control_unit 0 17(behavioral 0 26))
	(_version ve8)
	(_time 1700951912045 2023.11.25 17:38:32)
	(_source(\../src/Control Unit.vhd\))
	(_parameters tan)
	(_code 999dcc96c6ce988e959b8bc39e9fca9ccf9e9c9fcc)
	(_ent
		(_time 1700759515451)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 19(_array -1((_dto i 2 i 0)))))
		(_port(_int opcode 0 0 19(_ent(_in))))
		(_port(_int reset -1 0 20(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 21(_array -1((_dto i 1 i 0)))))
		(_port(_int reg_dst 1 0 21(_ent(_out))))
		(_port(_int mem_to_reg 1 0 21(_ent(_out))))
		(_port(_int alu_op 1 0 21(_ent(_out))))
		(_port(_int jump -1 0 22(_ent(_out))))
		(_port(_int branch -1 0 22(_ent(_out))))
		(_port(_int mem_read -1 0 22(_ent(_out))))
		(_port(_int mem_write -1 0 22(_ent(_out))))
		(_port(_int alu_src -1 0 22(_ent(_out))))
		(_port(_int reg_write -1 0 22(_ent(_out))))
		(_port(_int sign_or_zero -1 0 22(_ent(_out))))
		(_prcs
			(line__29(_arch 0 0 29(_prcs(_simple)(_trgt(2)(3)(4)(5)(6)(7)(8)(9)(10)(11))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 1781          1700951912072 Behavioral
(_unit VHDL(instruction_memory 0 18(behavioral 0 25))
	(_version ve8)
	(_time 1700951912073 2023.11.25 17:38:32)
	(_source(\../src/Instruction Memory.vhd\))
	(_parameters tan)
	(_code b8bce7ece5eeefafbeecaae3ecbebbbfbcbeb1beee)
	(_ent
		(_time 1700759515497)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 20(_array -1((_dto i 15 i 0)))))
		(_port(_int pc 0 0 20(_ent(_in))))
		(_port(_int instruction 0 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 26(_array -1((_dto i 3 i 0)))))
		(_sig(_int rom_addr 1 0 26(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 34(_array -1((_dto i 15 i 0)))))
		(_type(_int ROM_type 0 34(_array 2((_to i 0 i 15)))))
		(_cnst(_int rom_data 3 0 35(_arch(((_string \"1000000110000000"\))((_string \"0010110010001011"\))((_string \"1100010000000011"\))((_string \"0001000111000000"\))((_string \"1110110110000001"\))((_string \"1100000001111011"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))))))
		(_prcs
			(line__55(_arch 0 0 55(_assignment(_alias((rom_addr)(pc(d_4_1))))(_trgt(2))(_sens(0(d_4_1))))))
			(line__56(_arch 1 0 56(_assignment(_trgt(1))(_sens(0)(2))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33751554 33686018)
		(33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 2 -1)
)
I 000051 55 6729          1700951912093 Behavioral
(_unit VHDL(processor 0 23(behavioral 0 31))
	(_version ve8)
	(_time 1700951912094 2023.11.25 17:38:32)
	(_source(\../src/Instruction Decode Execute.vhd\))
	(_parameters tan)
	(_code c8cd9e9cc29fcade9acedd939acfcbce9ecfcacfc8)
	(_ent
		(_time 1700759515534)
	)
	(_inst Instruction_Memory 0 70(_ent . instruction_memory)
		(_port
			((pc)(pc_current))
			((instruction)(instr))
		)
	)
	(_inst control 0 80(_ent . control_unit)
		(_port
			((opcode)(instr(d_15_13)))
			((reset)(reset))
			((reg_dst)(reg_dst))
			((mem_to_reg)(mem_to_reg))
			((alu_op)(alu_op))
			((jump)(jump))
			((branch)(branch))
			((mem_read)(mem_read))
			((mem_write)(mem_write))
			((alu_src)(alu_src))
			((reg_write)(reg_write))
			((sign_or_zero)(sign_or_zero))
		)
	)
	(_inst register_file 0 102(_ent . register_file)
		(_port
			((clk)(clk))
			((rst)(reset))
			((reg_write_en)(reg_write))
			((reg_write_dest)(reg_write_dest))
			((reg_write_data)(reg_write_data))
			((reg_read_addr_1)(reg_read_addr_1))
			((reg_read_data_1)(reg_read_data_1))
			((reg_read_addr_2)(reg_read_addr_2))
			((reg_read_data_2)(reg_read_data_2))
		)
	)
	(_inst ALUControl 0 125(_ent . ALU_control)
		(_port
			((ALU_Control)(ALU_Control))
			((ALUOp)(alu_op))
			((ALU_Funct)(instr(d_2_0)))
		)
	)
	(_inst alu 0 136(_ent . ALU)
		(_port
			((a)(reg_read_data_1))
			((b)(read_data2))
			((alu_control)(ALU_Control))
			((alu_result)(ALU_out))
			((zero)(zero_flag))
		)
	)
	(_inst data_memory 0 163(_ent . Data_Memory)
		(_port
			((clk)(clk))
			((mem_access_addr)(ALU_out))
			((mem_write_data)(reg_read_data_2))
			((mem_write_en)(mem_write))
			((mem_read)(mem_read))
			((mem_read_data)(mem_read_data))
		)
	)
	(_object
		(_port(_int clk -1 0 25(_ent(_in)(_event))))
		(_port(_int reset -1 0 25(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 26(_array -1((_dto i 15 i 0)))))
		(_port(_int pc_out 0 0 26(_ent(_out))))
		(_port(_int alu_result 0 0 26(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 32(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_current 1 0 32(_arch(_uni))))
		(_sig(_int pc_next 1 0 33(_arch(_uni))))
		(_sig(_int pc2 1 0 33(_arch(_uni))))
		(_sig(_int instr 1 0 34(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 35(_array -1((_dto i 1 i 0)))))
		(_sig(_int reg_dst 2 0 35(_arch(_uni))))
		(_sig(_int mem_to_reg 2 0 35(_arch(_uni))))
		(_sig(_int alu_op 2 0 35(_arch(_uni))))
		(_sig(_int jump -1 0 36(_arch(_uni))))
		(_sig(_int branch -1 0 36(_arch(_uni))))
		(_sig(_int mem_read -1 0 36(_arch(_uni))))
		(_sig(_int mem_write -1 0 36(_arch(_uni))))
		(_sig(_int alu_src -1 0 36(_arch(_uni))))
		(_sig(_int reg_write -1 0 36(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 37(_array -1((_dto i 2 i 0)))))
		(_sig(_int reg_write_dest 3 0 37(_arch(_uni))))
		(_sig(_int reg_write_data 1 0 38(_arch(_uni))))
		(_sig(_int reg_read_addr_1 3 0 39(_arch(_uni))))
		(_sig(_int reg_read_data_1 1 0 40(_arch(_uni))))
		(_sig(_int reg_read_addr_2 3 0 41(_arch(_uni))))
		(_sig(_int reg_read_data_2 1 0 42(_arch(_uni))))
		(_sig(_int sign_ext_im 1 0 43(_arch(_uni))))
		(_sig(_int read_data2 1 0 43(_arch(_uni))))
		(_sig(_int zero_ext_im 1 0 43(_arch(_uni))))
		(_sig(_int imm_ext 1 0 43(_arch(_uni))))
		(_sig(_int JRControl -1 0 44(_arch(_uni))))
		(_sig(_int ALU_Control 3 0 45(_arch(_uni))))
		(_sig(_int ALU_out 1 0 46(_arch(_uni))))
		(_sig(_int zero_flag -1 0 47(_arch(_uni))))
		(_sig(_int im_shift_1 1 0 48(_arch(_uni))))
		(_sig(_int PC_j 1 0 48(_arch(_uni))))
		(_sig(_int PC_beq 1 0 48(_arch(_uni))))
		(_sig(_int PC_4beq 1 0 48(_arch(_uni))))
		(_sig(_int PC_4beqj 1 0 48(_arch(_uni))))
		(_sig(_int PC_jr 1 0 48(_arch(_uni))))
		(_sig(_int beq_control -1 0 49(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{14~downto~0}~13 0 50(_array -1((_dto i 14 i 0)))))
		(_sig(_int jump_shift_1 4 0 50(_arch(_uni))))
		(_sig(_int mem_read_data 1 0 51(_arch(_uni))))
		(_sig(_int no_sign_ext 1 0 52(_arch(_uni))))
		(_sig(_int sign_or_zero -1 0 53(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 54(_array -1((_dto i 8 i 0)))))
		(_sig(_int tmp1 5 0 54(_arch(_uni))))
		(_prcs
			(line__58(_arch 0 0 58(_prcs(_trgt(4))(_sens(0)(1)(5))(_dssslsensitivity 2))))
			(line__67(_arch 1 0 67(_assignment(_trgt(6))(_sens(4)))))
			(line__77(_arch 2 0 77(_assignment(_trgt(38))(_sens(7(d_13_0))))))
			(line__96(_arch 3 0 96(_assignment(_trgt(17))(_sens(7(d_9_7))(7(d_6_4))(8)))))
			(line__100(_arch 4 0 100(_assignment(_alias((reg_read_addr_1)(instr(d_12_10))))(_trgt(19))(_sens(7(d_12_10))))))
			(line__101(_arch 5 0 101(_assignment(_alias((reg_read_addr_2)(instr(d_9_7))))(_trgt(21))(_sens(7(d_9_7))))))
			(line__116(_arch 6 0 116(_assignment(_trgt(42))(_sens(7(6))))))
			(line__117(_arch 7 0 117(_assignment(_alias((sign_ext_im)(tmp1)(instr(d_6_0))))(_trgt(23))(_sens(7(d_6_0))(42)))))
			(line__118(_arch 8 0 118(_assignment(_trgt(25))(_sens(7(d_6_0))))))
			(line__119(_arch 9 0 119(_assignment(_trgt(26))(_sens(23)(25)(41)))))
			(line__122(_arch 10 0 122(_assignment(_trgt(27))(_sens(7(d_3_0))(10)))))
			(line__133(_arch 11 0 133(_assignment(_trgt(24))(_sens(15)(22)(26)))))
			(line__145(_arch 12 0 145(_assignment(_trgt(31))(_sens(26(d_14_0))))))
			(line__146(_arch 13 0 146(_assignment(_trgt(40))(_sens(31)))))
			(line__148(_arch 14 0 148(_assignment(_trgt(33))(_sens(6)(31)(40)))))
			(line__150(_arch 15 0 150(_assignment(_trgt(37))(_sens(12)(30)))))
			(line__152(_arch 16 0 152(_assignment(_trgt(34))(_sens(6)(33)(37)))))
			(line__154(_arch 17 0 154(_assignment(_alias((PC_j)(pc2(15))(jump_shift_1)))(_trgt(32))(_sens(6(15))(38)))))
			(line__156(_arch 18 0 156(_assignment(_trgt(35))(_sens(11)(32)(34)))))
			(line__158(_arch 19 0 158(_assignment(_alias((PC_jr)(reg_read_data_1)))(_trgt(36))(_sens(20)))))
			(line__160(_arch 20 0 160(_assignment(_trgt(5))(_sens(27)(35)(36)))))
			(line__174(_arch 21 0 174(_assignment(_trgt(18))(_sens(6)(9)(29)(39)))))
			(line__177(_arch 22 0 177(_assignment(_alias((pc_out)(pc_current)))(_trgt(2))(_sens(4)))))
			(line__178(_arch 23 0 178(_assignment(_alias((alu_result)(ALU_out)))(_trgt(3))(_sens(29)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_static
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33751554)
		(515)
		(197379)
		(770)
		(33686018 33686018 2)
		(514)
		(33686019)
		(33686018 33686018 33686018 50463234)
	)
	(_model . Behavioral 24 -1)
)
I 000049 55 1479          1700951912125 behavior
(_unit VHDL(tb 0 17(behavior 0 20))
	(_version ve8)
	(_time 1700951912126 2023.11.25 17:38:32)
	(_source(\../src/Testbench/tb.vhd\))
	(_parameters tan)
	(_code e7e2b5b4e2b1b7f1e6e3f3bdb4e0e3e1e5e0e3e1e5)
	(_ent
		(_time 1700759515576)
	)
	(_comp
		(Processor
			(_object
				(_port(_int clk -1 0 24(_ent (_in))))
				(_port(_int reset -1 0 25(_ent (_in))))
				(_port(_int pc_out 0 0 26(_ent (_out))))
				(_port(_int alu_result 0 0 27(_ent (_out))))
			)
		)
	)
	(_inst uut 0 40(_comp Processor)
		(_port
			((clk)(clk))
			((reset)(reset))
			((pc_out)(pc_out))
			((alu_result)(alu_result))
		)
		(_use(_ent . Processor)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 26(_array -1((_dto i 15 i 0)))))
		(_sig(_int clk -1 0 31(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 32(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 34(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_out 1 0 34(_arch(_uni))))
		(_sig(_int alu_result 1 0 35(_arch(_uni))))
		(_cnst(_int clk_period -2 0 37(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 48(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 56(_prcs(_wait_for)(_trgt(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . behavior 3 -1)
)
I 000051 55 6729          1700951978463 Behavioral
(_unit VHDL(processor 0 23(behavioral 0 31))
	(_version ve8)
	(_time 1700951978464 2023.11.25 17:39:38)
	(_source(\../src/Instruction Decode Execute.vhd\))
	(_parameters tan)
	(_code 0f0b0c085b580d195d091a545d080c0959080d080f)
	(_ent
		(_time 1700759515534)
	)
	(_inst Instruction_Memory 0 70(_ent . instruction_memory)
		(_port
			((pc)(pc_current))
			((instruction)(instr))
		)
	)
	(_inst control 0 80(_ent . control_unit)
		(_port
			((opcode)(instr(d_15_13)))
			((reset)(reset))
			((reg_dst)(reg_dst))
			((mem_to_reg)(mem_to_reg))
			((alu_op)(alu_op))
			((jump)(jump))
			((branch)(branch))
			((mem_read)(mem_read))
			((mem_write)(mem_write))
			((alu_src)(alu_src))
			((reg_write)(reg_write))
			((sign_or_zero)(sign_or_zero))
		)
	)
	(_inst register_file 0 102(_ent . register_file)
		(_port
			((clk)(clk))
			((rst)(reset))
			((reg_write_en)(reg_write))
			((reg_write_dest)(reg_write_dest))
			((reg_write_data)(reg_write_data))
			((reg_read_addr_1)(reg_read_addr_1))
			((reg_read_data_1)(reg_read_data_1))
			((reg_read_addr_2)(reg_read_addr_2))
			((reg_read_data_2)(reg_read_data_2))
		)
	)
	(_inst ALUControl 0 125(_ent . ALU_control)
		(_port
			((ALU_Control)(ALU_Control))
			((ALUOp)(alu_op))
			((ALU_Funct)(instr(d_2_0)))
		)
	)
	(_inst alu 0 136(_ent . ALU)
		(_port
			((a)(reg_read_data_1))
			((b)(read_data2))
			((alu_control)(ALU_Control))
			((alu_result)(ALU_out))
			((zero)(zero_flag))
		)
	)
	(_inst data_memory 0 163(_ent . Data_Memory)
		(_port
			((clk)(clk))
			((mem_access_addr)(ALU_out))
			((mem_write_data)(reg_read_data_2))
			((mem_write_en)(mem_write))
			((mem_read)(mem_read))
			((mem_read_data)(mem_read_data))
		)
	)
	(_object
		(_port(_int clk -1 0 25(_ent(_in)(_event))))
		(_port(_int reset -1 0 25(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 26(_array -1((_dto i 15 i 0)))))
		(_port(_int pc_out 0 0 26(_ent(_out))))
		(_port(_int alu_result 0 0 26(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 32(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_current 1 0 32(_arch(_uni))))
		(_sig(_int pc_next 1 0 33(_arch(_uni))))
		(_sig(_int pc2 1 0 33(_arch(_uni))))
		(_sig(_int instr 1 0 34(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 35(_array -1((_dto i 1 i 0)))))
		(_sig(_int reg_dst 2 0 35(_arch(_uni))))
		(_sig(_int mem_to_reg 2 0 35(_arch(_uni))))
		(_sig(_int alu_op 2 0 35(_arch(_uni))))
		(_sig(_int jump -1 0 36(_arch(_uni))))
		(_sig(_int branch -1 0 36(_arch(_uni))))
		(_sig(_int mem_read -1 0 36(_arch(_uni))))
		(_sig(_int mem_write -1 0 36(_arch(_uni))))
		(_sig(_int alu_src -1 0 36(_arch(_uni))))
		(_sig(_int reg_write -1 0 36(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 37(_array -1((_dto i 2 i 0)))))
		(_sig(_int reg_write_dest 3 0 37(_arch(_uni))))
		(_sig(_int reg_write_data 1 0 38(_arch(_uni))))
		(_sig(_int reg_read_addr_1 3 0 39(_arch(_uni))))
		(_sig(_int reg_read_data_1 1 0 40(_arch(_uni))))
		(_sig(_int reg_read_addr_2 3 0 41(_arch(_uni))))
		(_sig(_int reg_read_data_2 1 0 42(_arch(_uni))))
		(_sig(_int sign_ext_im 1 0 43(_arch(_uni))))
		(_sig(_int read_data2 1 0 43(_arch(_uni))))
		(_sig(_int zero_ext_im 1 0 43(_arch(_uni))))
		(_sig(_int imm_ext 1 0 43(_arch(_uni))))
		(_sig(_int JRControl -1 0 44(_arch(_uni))))
		(_sig(_int ALU_Control 3 0 45(_arch(_uni))))
		(_sig(_int ALU_out 1 0 46(_arch(_uni))))
		(_sig(_int zero_flag -1 0 47(_arch(_uni))))
		(_sig(_int im_shift_1 1 0 48(_arch(_uni))))
		(_sig(_int PC_j 1 0 48(_arch(_uni))))
		(_sig(_int PC_beq 1 0 48(_arch(_uni))))
		(_sig(_int PC_4beq 1 0 48(_arch(_uni))))
		(_sig(_int PC_4beqj 1 0 48(_arch(_uni))))
		(_sig(_int PC_jr 1 0 48(_arch(_uni))))
		(_sig(_int beq_control -1 0 49(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{14~downto~0}~13 0 50(_array -1((_dto i 14 i 0)))))
		(_sig(_int jump_shift_1 4 0 50(_arch(_uni))))
		(_sig(_int mem_read_data 1 0 51(_arch(_uni))))
		(_sig(_int no_sign_ext 1 0 52(_arch(_uni))))
		(_sig(_int sign_or_zero -1 0 53(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 54(_array -1((_dto i 8 i 0)))))
		(_sig(_int tmp1 5 0 54(_arch(_uni))))
		(_prcs
			(line__58(_arch 0 0 58(_prcs(_trgt(4))(_sens(0)(1)(5))(_dssslsensitivity 2))))
			(line__67(_arch 1 0 67(_assignment(_trgt(6))(_sens(4)))))
			(line__77(_arch 2 0 77(_assignment(_trgt(38))(_sens(7(d_13_0))))))
			(line__96(_arch 3 0 96(_assignment(_trgt(17))(_sens(7(d_9_7))(7(d_6_4))(8)))))
			(line__100(_arch 4 0 100(_assignment(_alias((reg_read_addr_1)(instr(d_12_10))))(_trgt(19))(_sens(7(d_12_10))))))
			(line__101(_arch 5 0 101(_assignment(_alias((reg_read_addr_2)(instr(d_9_7))))(_trgt(21))(_sens(7(d_9_7))))))
			(line__116(_arch 6 0 116(_assignment(_trgt(42))(_sens(7(6))))))
			(line__117(_arch 7 0 117(_assignment(_alias((sign_ext_im)(tmp1)(instr(d_6_0))))(_trgt(23))(_sens(7(d_6_0))(42)))))
			(line__118(_arch 8 0 118(_assignment(_trgt(25))(_sens(7(d_6_0))))))
			(line__119(_arch 9 0 119(_assignment(_trgt(26))(_sens(23)(25)(41)))))
			(line__122(_arch 10 0 122(_assignment(_trgt(27))(_sens(7(d_3_0))(10)))))
			(line__133(_arch 11 0 133(_assignment(_trgt(24))(_sens(15)(22)(26)))))
			(line__145(_arch 12 0 145(_assignment(_trgt(31))(_sens(26(d_14_0))))))
			(line__146(_arch 13 0 146(_assignment(_trgt(40))(_sens(31)))))
			(line__148(_arch 14 0 148(_assignment(_trgt(33))(_sens(6)(31)(40)))))
			(line__150(_arch 15 0 150(_assignment(_trgt(37))(_sens(12)(30)))))
			(line__152(_arch 16 0 152(_assignment(_trgt(34))(_sens(6)(33)(37)))))
			(line__154(_arch 17 0 154(_assignment(_alias((PC_j)(pc2(15))(jump_shift_1)))(_trgt(32))(_sens(6(15))(38)))))
			(line__156(_arch 18 0 156(_assignment(_trgt(35))(_sens(11)(32)(34)))))
			(line__158(_arch 19 0 158(_assignment(_alias((PC_jr)(reg_read_data_1)))(_trgt(36))(_sens(20)))))
			(line__160(_arch 20 0 160(_assignment(_trgt(5))(_sens(27)(35)(36)))))
			(line__174(_arch 21 0 174(_assignment(_trgt(18))(_sens(6)(9)(29)(39)))))
			(line__177(_arch 22 0 177(_assignment(_alias((pc_out)(pc_current)))(_trgt(2))(_sens(4)))))
			(line__178(_arch 23 0 178(_assignment(_alias((alu_result)(ALU_out)))(_trgt(3))(_sens(29)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_static
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33751554)
		(515)
		(197379)
		(770)
		(33686018 33686018 2)
		(514)
		(33686019)
		(33686018 33686018 33686018 50463234)
	)
	(_model . Behavioral 24 -1)
)
I 000051 55 1729          1700952320990 Behavioral
(_unit VHDL(data_memory 0 18(behavioral 0 28))
	(_version ve8)
	(_time 1700952320991 2023.11.25 17:45:20)
	(_source(\../src/Data Memory.vhd\))
	(_parameters tan)
	(_code 121242151144420411175448171417144614441510)
	(_ent
		(_time 1700759515295)
	)
	(_object
		(_port(_int clk -1 0 20(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 21(_array -1((_dto i 15 i 0)))))
		(_port(_int mem_access_addr 0 0 21(_ent(_in))))
		(_port(_int mem_write_data 0 0 22(_ent(_in))))
		(_port(_int mem_write_en -1 0 23(_ent(_in))))
		(_port(_int mem_read -1 0 23(_ent(_in))))
		(_port(_int mem_read_data 0 0 24(_ent(_out))))
		(_sig(_int i -2 0 29(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 30(_array -1((_dto i 7 i 0)))))
		(_sig(_int ram_addr 1 0 30(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 31(_array -1((_dto i 15 i 0)))))
		(_type(_int data_mem 0 31(_array 2((_to i 0 i 255)))))
		(_sig(_int RAM 3 0 32(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__35(_arch 0 0 35(_assignment(_alias((ram_addr)(mem_access_addr(d_8_1))))(_trgt(7))(_sens(1(d_8_1))))))
			(line__36(_arch 1 0 36(_prcs(_trgt(8))(_sens(0)(2)(3)(7))(_dssslsensitivity 1)(_mon))))
			(line__44(_arch 2 0 44(_assignment(_trgt(5))(_sens(4)(7)(8))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_split (8)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
V 000051 55 1262          1700952321009 Behavioral
(_unit VHDL(alu 0 18(behavioral 0 26))
	(_version ve8)
	(_time 1700952321010 2023.11.25 17:45:21)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 2222772673747334212c6179762423247125272423)
	(_ent
		(_time 1700759515339)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 20(_array -1((_dto i 15 i 0)))))
		(_port(_int a 0 0 20(_ent(_in))))
		(_port(_int b 0 0 20(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 21(_array -1((_dto i 2 i 0)))))
		(_port(_int alu_control 1 0 21(_ent(_in))))
		(_port(_int alu_result 0 0 22(_ent(_out))))
		(_port(_int zero -1 0 23(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 28(_array -1((_dto i 15 i 0)))))
		(_sig(_int result 2 0 28(_arch(_uni))))
		(_prcs
			(line__31(_arch 0 0 31(_prcs(_simple)(_trgt(5))(_sens(0)(1)(2)))))
			(line__51(_arch 1 0 51(_assignment(_trgt(4))(_sens(5)))))
			(line__52(_arch 2 0 52(_assignment(_alias((alu_result)(result)))(_trgt(3))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_static
		(33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 887           1700952321029 Behavioral
(_unit VHDL(alu_control 0 17(behavioral 0 35))
	(_version ve8)
	(_time 1700952321030 2023.11.25 17:45:21)
	(_source(\../src/ALU Control Unit.vhd\))
	(_parameters tan)
	(_code 31316434636760246665226b363764363536333767)
	(_ent
		(_time 1700759515379)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 19(_array -1((_dto i 2 i 0)))))
		(_port(_int ALU_Control 0 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 20(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUOp 1 0 20(_ent(_in))))
		(_port(_int ALU_Funct 0 0 21(_ent(_in))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs(_simple)(_trgt(0))(_sens(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(197122)
		(131587)
		(131586)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 2079          1700952321050 Behavioral
(_unit VHDL(register_file 0 18(behavioral 0 31))
	(_version ve8)
	(_time 1700952321051 2023.11.25 17:45:21)
	(_source(\../src/Register File.vhd\))
	(_parameters tan)
	(_code 41401743451612574a17521a144744464344174747)
	(_ent
		(_time 1700759515411)
	)
	(_object
		(_port(_int clk -1 0 20(_ent(_in)(_event))))
		(_port(_int rst -1 0 20(_ent(_in)(_event))))
		(_port(_int reg_write_en -1 0 21(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 22(_array -1((_dto i 2 i 0)))))
		(_port(_int reg_write_dest 0 0 22(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 23(_array -1((_dto i 15 i 0)))))
		(_port(_int reg_write_data 1 0 23(_ent(_in))))
		(_port(_int reg_read_addr_1 0 0 24(_ent(_in))))
		(_port(_int reg_read_data_1 1 0 25(_ent(_out))))
		(_port(_int reg_read_addr_2 0 0 26(_ent(_in))))
		(_port(_int reg_read_data_2 1 0 27(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 32(_array -1((_dto i 15 i 0)))))
		(_type(_int reg_type 0 32(_array 2((_to i 0 i 7)))))
		(_sig(_int reg_array 3 0 33(_arch(_uni))))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_trgt(9)(9(7))(9(6))(9(5))(9(4))(9(3))(9(2))(9(1))(9(0)))(_sens(0)(1)(2)(3)(4))(_dssslsensitivity 2)(_mon))))
			(line__53(_arch 1 0 53(_assignment(_trgt(6))(_sens(5)(9))(_mon))))
			(line__54(_arch 2 0 54(_assignment(_trgt(8))(_sens(7)(9))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (9)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 33751554)
		(33686018 33686018 33686018 50528770)
		(33686018 33686018 33686018 33686274)
		(33686018 33686018 33686018 50463490)
		(33686018 33686018 33686018 33751810)
		(33686018 33686018 33686018 50529026)
		(33686018 33686018 33686018 33686019)
		(131586)
		(33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 1282          1700952321070 Behavioral
(_unit VHDL(control_unit 0 17(behavioral 0 26))
	(_version ve8)
	(_time 1700952321071 2023.11.25 17:45:21)
	(_source(\../src/Control Unit.vhd\))
	(_parameters tan)
	(_code 60603760363761776c62723a676633653667656635)
	(_ent
		(_time 1700759515451)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 19(_array -1((_dto i 2 i 0)))))
		(_port(_int opcode 0 0 19(_ent(_in))))
		(_port(_int reset -1 0 20(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 21(_array -1((_dto i 1 i 0)))))
		(_port(_int reg_dst 1 0 21(_ent(_out))))
		(_port(_int mem_to_reg 1 0 21(_ent(_out))))
		(_port(_int alu_op 1 0 21(_ent(_out))))
		(_port(_int jump -1 0 22(_ent(_out))))
		(_port(_int branch -1 0 22(_ent(_out))))
		(_port(_int mem_read -1 0 22(_ent(_out))))
		(_port(_int mem_write -1 0 22(_ent(_out))))
		(_port(_int alu_src -1 0 22(_ent(_out))))
		(_port(_int reg_write -1 0 22(_ent(_out))))
		(_port(_int sign_or_zero -1 0 22(_ent(_out))))
		(_prcs
			(line__29(_arch 0 0 29(_prcs(_simple)(_trgt(2)(3)(4)(5)(6)(7)(8)(9)(10)(11))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 1781          1700952321100 Behavioral
(_unit VHDL(instruction_memory 0 18(behavioral 0 25))
	(_version ve8)
	(_time 1700952321101 2023.11.25 17:45:21)
	(_source(\../src/Instruction Memory.vhd\))
	(_parameters tan)
	(_code 7f7f227e7c292868792b6d242b797c787b79767929)
	(_ent
		(_time 1700759515497)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 20(_array -1((_dto i 15 i 0)))))
		(_port(_int pc 0 0 20(_ent(_in))))
		(_port(_int instruction 0 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 26(_array -1((_dto i 3 i 0)))))
		(_sig(_int rom_addr 1 0 26(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 34(_array -1((_dto i 15 i 0)))))
		(_type(_int ROM_type 0 34(_array 2((_to i 0 i 15)))))
		(_cnst(_int rom_data 3 0 35(_arch(((_string \"1000000110000000"\))((_string \"0010110010001011"\))((_string \"1100010000000011"\))((_string \"0001000111000000"\))((_string \"1110110110000001"\))((_string \"1100000001111011"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))))))
		(_prcs
			(line__55(_arch 0 0 55(_assignment(_alias((rom_addr)(pc(d_4_1))))(_trgt(2))(_sens(0(d_4_1))))))
			(line__56(_arch 1 0 56(_assignment(_trgt(1))(_sens(0)(2))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33751554 33686018)
		(33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 2 -1)
)
V 000051 55 6729          1700952321133 Behavioral
(_unit VHDL(processor 0 23(behavioral 0 31))
	(_version ve8)
	(_time 1700952321134 2023.11.25 17:45:21)
	(_source(\../src/Instruction Decode Execute.vhd\))
	(_parameters tan)
	(_code 9f9ecb91cbc89d89cd998ac4cd989c99c9989d989f)
	(_ent
		(_time 1700759515534)
	)
	(_inst Instruction_Memory 0 70(_ent . instruction_memory)
		(_port
			((pc)(pc_current))
			((instruction)(instr))
		)
	)
	(_inst control 0 80(_ent . control_unit)
		(_port
			((opcode)(instr(d_15_13)))
			((reset)(reset))
			((reg_dst)(reg_dst))
			((mem_to_reg)(mem_to_reg))
			((alu_op)(alu_op))
			((jump)(jump))
			((branch)(branch))
			((mem_read)(mem_read))
			((mem_write)(mem_write))
			((alu_src)(alu_src))
			((reg_write)(reg_write))
			((sign_or_zero)(sign_or_zero))
		)
	)
	(_inst register_file 0 102(_ent . register_file)
		(_port
			((clk)(clk))
			((rst)(reset))
			((reg_write_en)(reg_write))
			((reg_write_dest)(reg_write_dest))
			((reg_write_data)(reg_write_data))
			((reg_read_addr_1)(reg_read_addr_1))
			((reg_read_data_1)(reg_read_data_1))
			((reg_read_addr_2)(reg_read_addr_2))
			((reg_read_data_2)(reg_read_data_2))
		)
	)
	(_inst ALUControl 0 125(_ent . ALU_control)
		(_port
			((ALU_Control)(ALU_Control))
			((ALUOp)(alu_op))
			((ALU_Funct)(instr(d_2_0)))
		)
	)
	(_inst alu 0 136(_ent . ALU)
		(_port
			((a)(reg_read_data_1))
			((b)(read_data2))
			((alu_control)(ALU_Control))
			((alu_result)(ALU_out))
			((zero)(zero_flag))
		)
	)
	(_inst data_memory 0 163(_ent . Data_Memory)
		(_port
			((clk)(clk))
			((mem_access_addr)(ALU_out))
			((mem_write_data)(reg_read_data_2))
			((mem_write_en)(mem_write))
			((mem_read)(mem_read))
			((mem_read_data)(mem_read_data))
		)
	)
	(_object
		(_port(_int clk -1 0 25(_ent(_in)(_event))))
		(_port(_int reset -1 0 25(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 26(_array -1((_dto i 15 i 0)))))
		(_port(_int pc_out 0 0 26(_ent(_out))))
		(_port(_int alu_result 0 0 26(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 32(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_current 1 0 32(_arch(_uni))))
		(_sig(_int pc_next 1 0 33(_arch(_uni))))
		(_sig(_int pc2 1 0 33(_arch(_uni))))
		(_sig(_int instr 1 0 34(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 35(_array -1((_dto i 1 i 0)))))
		(_sig(_int reg_dst 2 0 35(_arch(_uni))))
		(_sig(_int mem_to_reg 2 0 35(_arch(_uni))))
		(_sig(_int alu_op 2 0 35(_arch(_uni))))
		(_sig(_int jump -1 0 36(_arch(_uni))))
		(_sig(_int branch -1 0 36(_arch(_uni))))
		(_sig(_int mem_read -1 0 36(_arch(_uni))))
		(_sig(_int mem_write -1 0 36(_arch(_uni))))
		(_sig(_int alu_src -1 0 36(_arch(_uni))))
		(_sig(_int reg_write -1 0 36(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 37(_array -1((_dto i 2 i 0)))))
		(_sig(_int reg_write_dest 3 0 37(_arch(_uni))))
		(_sig(_int reg_write_data 1 0 38(_arch(_uni))))
		(_sig(_int reg_read_addr_1 3 0 39(_arch(_uni))))
		(_sig(_int reg_read_data_1 1 0 40(_arch(_uni))))
		(_sig(_int reg_read_addr_2 3 0 41(_arch(_uni))))
		(_sig(_int reg_read_data_2 1 0 42(_arch(_uni))))
		(_sig(_int sign_ext_im 1 0 43(_arch(_uni))))
		(_sig(_int read_data2 1 0 43(_arch(_uni))))
		(_sig(_int zero_ext_im 1 0 43(_arch(_uni))))
		(_sig(_int imm_ext 1 0 43(_arch(_uni))))
		(_sig(_int JRControl -1 0 44(_arch(_uni))))
		(_sig(_int ALU_Control 3 0 45(_arch(_uni))))
		(_sig(_int ALU_out 1 0 46(_arch(_uni))))
		(_sig(_int zero_flag -1 0 47(_arch(_uni))))
		(_sig(_int im_shift_1 1 0 48(_arch(_uni))))
		(_sig(_int PC_j 1 0 48(_arch(_uni))))
		(_sig(_int PC_beq 1 0 48(_arch(_uni))))
		(_sig(_int PC_4beq 1 0 48(_arch(_uni))))
		(_sig(_int PC_4beqj 1 0 48(_arch(_uni))))
		(_sig(_int PC_jr 1 0 48(_arch(_uni))))
		(_sig(_int beq_control -1 0 49(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{14~downto~0}~13 0 50(_array -1((_dto i 14 i 0)))))
		(_sig(_int jump_shift_1 4 0 50(_arch(_uni))))
		(_sig(_int mem_read_data 1 0 51(_arch(_uni))))
		(_sig(_int no_sign_ext 1 0 52(_arch(_uni))))
		(_sig(_int sign_or_zero -1 0 53(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~13 0 54(_array -1((_dto i 8 i 0)))))
		(_sig(_int tmp1 5 0 54(_arch(_uni))))
		(_prcs
			(line__58(_arch 0 0 58(_prcs(_trgt(4))(_sens(0)(1)(5))(_dssslsensitivity 2))))
			(line__67(_arch 1 0 67(_assignment(_trgt(6))(_sens(4)))))
			(line__77(_arch 2 0 77(_assignment(_trgt(38))(_sens(7(d_13_0))))))
			(line__96(_arch 3 0 96(_assignment(_trgt(17))(_sens(7(d_9_7))(7(d_6_4))(8)))))
			(line__100(_arch 4 0 100(_assignment(_alias((reg_read_addr_1)(instr(d_12_10))))(_trgt(19))(_sens(7(d_12_10))))))
			(line__101(_arch 5 0 101(_assignment(_alias((reg_read_addr_2)(instr(d_9_7))))(_trgt(21))(_sens(7(d_9_7))))))
			(line__116(_arch 6 0 116(_assignment(_trgt(42))(_sens(7(6))))))
			(line__117(_arch 7 0 117(_assignment(_alias((sign_ext_im)(tmp1)(instr(d_6_0))))(_trgt(23))(_sens(7(d_6_0))(42)))))
			(line__118(_arch 8 0 118(_assignment(_trgt(25))(_sens(7(d_6_0))))))
			(line__119(_arch 9 0 119(_assignment(_trgt(26))(_sens(23)(25)(41)))))
			(line__122(_arch 10 0 122(_assignment(_trgt(27))(_sens(7(d_3_0))(10)))))
			(line__133(_arch 11 0 133(_assignment(_trgt(24))(_sens(15)(22)(26)))))
			(line__145(_arch 12 0 145(_assignment(_trgt(31))(_sens(26(d_14_0))))))
			(line__146(_arch 13 0 146(_assignment(_trgt(40))(_sens(31)))))
			(line__148(_arch 14 0 148(_assignment(_trgt(33))(_sens(6)(31)(40)))))
			(line__150(_arch 15 0 150(_assignment(_trgt(37))(_sens(12)(30)))))
			(line__152(_arch 16 0 152(_assignment(_trgt(34))(_sens(6)(33)(37)))))
			(line__154(_arch 17 0 154(_assignment(_alias((PC_j)(pc2(15))(jump_shift_1)))(_trgt(32))(_sens(6(15))(38)))))
			(line__156(_arch 18 0 156(_assignment(_trgt(35))(_sens(11)(32)(34)))))
			(line__158(_arch 19 0 158(_assignment(_alias((PC_jr)(reg_read_data_1)))(_trgt(36))(_sens(20)))))
			(line__160(_arch 20 0 160(_assignment(_trgt(5))(_sens(27)(35)(36)))))
			(line__174(_arch 21 0 174(_assignment(_trgt(18))(_sens(6)(9)(29)(39)))))
			(line__177(_arch 22 0 177(_assignment(_alias((pc_out)(pc_current)))(_trgt(2))(_sens(4)))))
			(line__178(_arch 23 0 178(_assignment(_alias((alu_result)(ALU_out)))(_trgt(3))(_sens(29)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_static
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33751554)
		(515)
		(197379)
		(770)
		(33686018 33686018 2)
		(514)
		(33686019)
		(33686018 33686018 33686018 50463234)
	)
	(_model . Behavioral 24 -1)
)
I 000051 55 605           1700952321176 structural
(_unit VHDL(and_gate 0 22(structural 0 28))
	(_version ve8)
	(_time 1700952321177 2023.11.25 17:45:21)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code cece9b9bce999edb989cd9949ec9cac8cbc8cfc89b)
	(_ent
		(_time 1700952321168)
	)
	(_object
		(_port(_int a -1 0 23(_ent(_in))))
		(_port(_int b -1 0 24(_ent(_in))))
		(_port(_int c -1 0 25(_ent(_out))))
		(_prcs
			(line__30(_arch 0 0 30(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 605           1700952321195 structural
(_unit VHDL(xor_gate 0 37(structural 0 43))
	(_version ve8)
	(_time 1700952321196 2023.11.25 17:45:21)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code dddc818fdf8b8bc88b88ca878ddad9dbd8dad5db8b)
	(_ent
		(_time 1700952321187)
	)
	(_object
		(_port(_int a -1 0 38(_ent(_in))))
		(_port(_int b -1 0 39(_ent(_in))))
		(_port(_int c -1 0 40(_ent(_out))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 1484          1700952321211 structural
(_unit VHDL(half_adder 0 52(structural 0 60))
	(_version ve8)
	(_time 1700952321212 2023.11.25 17:45:21)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code ededb1beb8baeafbe9beabb7bdebe9ebe9ebe8eaef)
	(_ent
		(_time 1700952321204)
	)
	(_comp
		(and_gate
			(_object
				(_port(_int a -1 0 64(_ent (_in))))
				(_port(_int b -1 0 65(_ent (_in))))
				(_port(_int c -1 0 66(_ent (_out))))
			)
		)
		(xor_gate
			(_object
				(_port(_int a -1 0 70(_ent (_in))))
				(_port(_int b -1 0 71(_ent (_in))))
				(_port(_int c -1 0 72(_ent (_out))))
			)
		)
	)
	(_inst U1 0 81(_comp and_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(and1_out))
		)
		(_use(_ent . and_gate)
		)
	)
	(_inst U2 0 87(_comp xor_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(xor1_out))
		)
		(_use(_ent . xor_gate)
		)
	)
	(_object
		(_port(_int A -1 0 53(_ent(_in))))
		(_port(_int B -1 0 54(_ent(_in))))
		(_port(_int Sum -1 0 55(_ent(_out))))
		(_port(_int Cout -1 0 56(_ent(_out))))
		(_sig(_int and1_out -1 0 76(_arch(_uni))))
		(_sig(_int xor1_out -1 0 76(_arch(_uni))))
		(_prcs
			(line__94(_arch 0 0 94(_assignment(_alias((Sum)(xor1_out)))(_simpleassign BUF)(_trgt(2))(_sens(5)))))
			(line__95(_arch 1 0 95(_assignment(_alias((Cout)(and1_out)))(_simpleassign BUF)(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 2 -1)
)
I 000051 55 1067          1700952321279 structural
(_unit VHDL(full_adder 0 32(structural 0 39))
	(_version ve8)
	(_time 1700952321280 2023.11.25 17:45:21)
	(_source(\../src/full_adder.vhd\))
	(_parameters tan)
	(_code 2b2b782e7c7c2c3d7a7f6d717b2d2f2d2f2d2e2c29)
	(_ent
		(_time 1700952321272)
	)
	(_inst HA1 0 53(_ent . half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum1))
			((Cout)(Carry1))
		)
	)
	(_inst HA2 0 61(_ent . half_adder)
		(_port
			((A)(Sum1))
			((B)(Cin))
			((Sum)(Sum))
			((Cout)(Carry2))
		)
	)
	(_object
		(_port(_int A -1 0 34(_ent(_in))))
		(_port(_int B -1 0 34(_ent(_in))))
		(_port(_int Cin -1 0 34(_ent(_in))))
		(_port(_int Sum -1 0 35(_ent(_out))))
		(_port(_int Cout -1 0 35(_ent(_out))))
		(_sig(_int Sum1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry2 -1 0 50(_arch(_uni))))
		(_prcs
			(line__70(_arch 0 0 70(_assignment(_trgt(4))(_sens(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
I 000051 55 2213          1700952321325 structural
(_unit VHDL(sixteen_bit_adder 0 23(structural 0 30))
	(_version ve8)
	(_time 1700952321326 2023.11.25 17:45:21)
	(_source(\../src/sixteen_bit_adder.vhd\))
	(_parameters tan)
	(_code 5a5b0c59020c064d5c0d4f000e5c0f5f0c5c585c53)
	(_ent
		(_time 1700952321318)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 34(_ent (_in))))
				(_port(_int B -1 0 34(_ent (_in))))
				(_port(_int Cin -1 0 34(_ent (_in))))
				(_port(_int Sum -1 0 35(_ent (_out))))
				(_port(_int Cout -1 0 35(_ent (_out))))
			)
		)
	)
	(_generate adders 0 48(_for 3 )
		(_inst FA 0 49(_comp Full_Adder)
			(_port
				((A)(A_std_vector(_object 0)))
				((B)(B_std_vector(_object 0)))
				((Cin)(Carry(_object 0)))
				((Sum)(Sum_std_vector(_object 0)))
				((Cout)(Carry(_index 4)))
			)
			(_use(_ent . Full_Adder)
			)
		)
		(_object
			(_cnst(_int i 3 0 48(_arch)))
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 25(_ent(_in))))
		(_port(_int B 0 0 25(_ent(_in))))
		(_port(_int Sum 0 0 26(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 39(_array -1((_dto i 15 i 0)))))
		(_sig(_int A_std_vector 1 0 39(_arch(_uni))))
		(_sig(_int B_std_vector 1 0 40(_arch(_uni))))
		(_sig(_int Sum_std_vector 1 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~13 0 42(_array -1((_dto i 16 i 0)))))
		(_sig(_int Carry 2 0 42(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 48(_scalar (_to i 0 i 15))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_alias((A_std_vector)(A)))(_trgt(3))(_sens(0)))))
			(line__46(_arch 1 0 46(_assignment(_alias((B_std_vector)(B)))(_trgt(4))(_sens(1)))))
			(line__58(_arch 2 0 58(_assignment(_trgt(6(0))))))
			(line__60(_arch 3 0 60(_assignment(_alias((Sum)(Sum_std_vector)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . structural 5 -1)
)
I 000051 55 2107          1700952321369 structural
(_unit VHDL(sixteen_bit_subtractor 0 26(structural 0 34))
	(_version ve8)
	(_time 1700952321370 2023.11.25 17:45:21)
	(_source(\../src/sixteen_bit_subtractor.vhd\))
	(_parameters tan)
	(_code 8988df8789dfd59e8edb9cd3dd8fdc8cdf8f8b8f80)
	(_ent
		(_time 1700952321361)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 2 0 43(_ent (_in))))
				(_port(_int B 2 0 43(_ent (_in))))
				(_port(_int Sum 2 0 44(_ent (_out))))
			)
		)
	)
	(_generate NOT_B 0 56(_for 3 )
		(_object
			(_cnst(_int i 3 0 56(_arch)))
			(_prcs
				(line__57(_arch 0 0 57(_assignment(_trgt(6)))))
				(line__58(_arch 1 0 58(_assignment(_trgt(4(_object 0)))(_sens(1(_object 0)))(_read(1(_object 0))))))
			)
		)
		(_part (1(_object 0))
		)
	)
	(_inst ADDER1 0 61(_comp sixteen_bit_adder)
		(_port
			((A)(not_B_sig))
			((B)(temp))
			((Sum)(sum_temp))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_inst ADDER 0 69(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(sum_temp))
			((Sum)(adder_out))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 28(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 28(_ent(_in))))
		(_port(_int B 0 0 28(_ent(_in))))
		(_port(_int D 0 0 29(_ent(_out))))
		(_port(_int Borrow -1 0 30(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 37(_array -1((_dto i 15 i 0)))))
		(_sig(_int not_B_sig 1 0 37(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 43(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_out 1 0 49(_arch(_uni))))
		(_sig(_int temp 1 0 51(_arch(_uni))))
		(_sig(_int sum_temp 1 0 52(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 56(_scalar (_to i 0 i 15))))
		(_prcs
			(line__77(_arch 2 0 77(_assignment(_trgt(3))(_sens(5(15))))))
			(line__80(_arch 3 0 80(_assignment(_alias((D)(adder_out)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 50463234)
	)
	(_model . structural 4 -1)
)
I 000051 55 1418          1700952321411 Behavioral
(_unit VHDL(sixteen_bit_multiplier 0 8(behavioral 0 16))
	(_version ve8)
	(_time 1700952321412 2023.11.25 17:45:21)
	(_source(\../src/sixteen_bit_multiplier.vhd\))
	(_parameters tan)
	(_code b8b9eeecb9eee4afbebdade2ecbeedbdeebebabeb1)
	(_ent
		(_time 1700952321405)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 10(_ent(_in))))
		(_port(_int B 0 0 10(_ent(_in))))
		(_type(_int ~SIGNED{31~downto~0}~12 0 11(_array -1((_dto i 31 i 0)))))
		(_port(_int Result 1 0 11(_ent(_out))))
		(_port(_int Overflow -1 0 12(_ent(_out))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_sig(_int temp 2 0 18(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 19(_array -1((_dto i 15 i 0)))))
		(_sig(_int tempA 3 0 19(_arch(_uni))))
		(_sig(_int tempB 3 0 20(_arch(_uni))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment(_trgt(2))(_sens(0)(1)))))
			(line__25(_arch 1 0 25(_assignment(_alias((tempA)(A)))(_trgt(5))(_sens(0)))))
			(line__26(_arch 2 0 26(_assignment(_alias((tempB)(B)))(_trgt(6))(_sens(1)))))
			(line__27(_arch 3 0 27(_assignment(_trgt(4))(_sens(5)(6)))))
			(line__29(_arch 4 0 29(_prcs(_simple)(_trgt(3))(_sens(4)(5)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Behavioral 5 -1)
)
I 000051 55 1142          1700952321460 structural
(_unit VHDL(mux_16bit 0 23(structural 0 31))
	(_version ve8)
	(_time 1700952321461 2023.11.25 17:45:21)
	(_source(\../src/sixteen_bit_multiplexer.vhd\))
	(_parameters tan)
	(_code e7e7e6b5e5b1bbf2b3e3f6b8b0e1e5e1eee0e3e1b3)
	(_ent
		(_time 1700952321454)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A0 0 0 25(_ent(_in))))
		(_port(_int A1 0 0 25(_ent(_in))))
		(_port(_int A2 0 0 25(_ent(_in))))
		(_port(_int A3 0 0 25(_ent(_in))))
		(_port(_int A4 0 0 25(_ent(_in))))
		(_port(_int A5 0 0 25(_ent(_in))))
		(_port(_int A6 0 0 25(_ent(_in))))
		(_port(_int A7 0 0 25(_ent(_in))))
		(_type(_int ~SIGNED{2~downto~0}~12 0 26(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 1 0 26(_ent(_in))))
		(_port(_int result 0 0 27(_ent(_out))))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_simple)(_trgt(9))(_sens(8))(_read(0)(1)(2)(3)(4)(5)(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . structural 1 -1)
)
I 000049 55 1479          1700952321508 behavior
(_unit VHDL(tb 0 17(behavior 0 20))
	(_version ve8)
	(_time 1700952321509 2023.11.25 17:45:21)
	(_source(\../src/Testbench/tb.vhd\))
	(_parameters tan)
	(_code 16174411124046001712024c451112101411121014)
	(_ent
		(_time 1700759515576)
	)
	(_comp
		(Processor
			(_object
				(_port(_int clk -1 0 24(_ent (_in))))
				(_port(_int reset -1 0 25(_ent (_in))))
				(_port(_int pc_out 0 0 26(_ent (_out))))
				(_port(_int alu_result 0 0 27(_ent (_out))))
			)
		)
	)
	(_inst uut 0 40(_comp Processor)
		(_port
			((clk)(clk))
			((reset)(reset))
			((pc_out)(pc_out))
			((alu_result)(alu_result))
		)
		(_use(_ent . Processor)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 26(_array -1((_dto i 15 i 0)))))
		(_sig(_int clk -1 0 31(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 32(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 34(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_out 1 0 34(_arch(_uni))))
		(_sig(_int alu_result 1 0 35(_arch(_uni))))
		(_cnst(_int clk_period -2 0 37(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 48(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 56(_prcs(_wait_for)(_trgt(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . behavior 3 -1)
)
V 000051 55 1729          1700955137057 Behavioral
(_unit VHDL(data_memory 0 18(behavioral 0 28))
	(_version ve8)
	(_time 1700955137058 2023.11.25 18:32:17)
	(_source(\../src/Data Memory.vhd\))
	(_parameters tan)
	(_code 51515052510701475254170b545754570557075653)
	(_ent
		(_time 1700759515295)
	)
	(_object
		(_port(_int clk -1 0 20(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 21(_array -1((_dto i 15 i 0)))))
		(_port(_int mem_access_addr 0 0 21(_ent(_in))))
		(_port(_int mem_write_data 0 0 22(_ent(_in))))
		(_port(_int mem_write_en -1 0 23(_ent(_in))))
		(_port(_int mem_read -1 0 23(_ent(_in))))
		(_port(_int mem_read_data 0 0 24(_ent(_out))))
		(_sig(_int i -2 0 29(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 30(_array -1((_dto i 7 i 0)))))
		(_sig(_int ram_addr 1 0 30(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 31(_array -1((_dto i 15 i 0)))))
		(_type(_int data_mem 0 31(_array 2((_to i 0 i 255)))))
		(_sig(_int RAM 3 0 32(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__35(_arch 0 0 35(_assignment(_alias((ram_addr)(mem_access_addr(d_8_1))))(_trgt(7))(_sens(1(d_8_1))))))
			(line__36(_arch 1 0 36(_prcs(_trgt(8))(_sens(0)(2)(3)(7))(_dssslsensitivity 1)(_mon))))
			(line__44(_arch 2 0 44(_assignment(_trgt(5))(_sens(4)(7)(8))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
	)
	(_split (8)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
V 000051 55 4018          1700955137077 structural
(_unit VHDL(alu 0 18(structural 0 26))
	(_version ve8)
	(_time 1700955137078 2023.11.25 18:32:17)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 60606460333631766664233b346661663367656661)
	(_ent
		(_time 1700955137075)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 3 0 30(_ent (_in))))
				(_port(_int B 3 0 30(_ent (_in))))
				(_port(_int Sum 3 0 31(_ent (_out))))
			)
		)
		(sixteen_bit_subtractor
			(_object
				(_port(_int A 4 0 37(_ent (_in))))
				(_port(_int B 4 0 37(_ent (_in))))
				(_port(_int D 4 0 38(_ent (_out))))
				(_port(_int Borrow -1 0 39(_ent (_out))))
			)
		)
		(sixteen_bit_multiplier
			(_object
				(_port(_int A 5 0 45(_ent (_in))))
				(_port(_int B 5 0 45(_ent (_in))))
				(_port(_int Result 6 0 46(_ent (_out))))
				(_port(_int Overflow -1 0 47(_ent (_out))))
			)
		)
	)
	(_inst adder_inst 0 78(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(adder_result))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_inst subtractor_inst 0 79(_comp sixteen_bit_subtractor)
		(_port
			((A)(A))
			((B)(B))
			((D)(subtractor_result))
			((Borrow)(subtractor_borrow))
		)
		(_use(_ent . sixteen_bit_subtractor)
		)
	)
	(_inst multiplier_inst 0 80(_comp sixteen_bit_multiplier)
		(_port
			((A)(A))
			((B)(B))
			((Result)(multiplier_result))
			((Overflow)(overflow_result))
		)
		(_use(_ent . sixteen_bit_multiplier)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 19(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 19(_ent(_in))))
		(_port(_int B 0 0 19(_ent(_in))))
		(_port(_int R 0 0 20(_ent(_out))))
		(_type(_int ~SIGNED{2~downto~0}~12 0 21(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 1 0 21(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 22(_array -1((_dto i 2 i 0)))))
		(_port(_int status 2 0 22(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 30(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 37(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~134 0 45(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 46(_array -1((_dto i 31 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~136 0 53(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{2~downto~0}~13 0 54(_array -1((_dto i 2 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~138 0 60(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_result 9 0 60(_arch(_uni))))
		(_sig(_int subtractor_result 9 0 61(_arch(_uni))))
		(_sig(_int subtractor_borrow -1 0 62(_arch(_uni))))
		(_type(_int ~SIGNED{31~downto~0}~1310 0 63(_array -1((_dto i 31 i 0)))))
		(_sig(_int multiplier_result 10 0 63(_arch(_uni))))
		(_sig(_int overflow_result -1 0 64(_arch(_uni))))
		(_sig(_int mux_A0 9 0 68(_arch(_uni))))
		(_sig(_int mux_A1 9 0 68(_arch(_uni))))
		(_sig(_int mux_A2 9 0 68(_arch(_uni))))
		(_sig(_int mux_A3 9 0 68(_arch(_uni))))
		(_sig(_int mux_A4 9 0 68(_arch(_uni))))
		(_sig(_int mux_A5 9 0 68(_arch(_uni))))
		(_sig(_int mux_A6 9 0 68(_arch(_uni))))
		(_sig(_int mux_A7 9 0 68(_arch(_uni))))
		(_sig(_int mux_R 9 0 69(_arch(_uni))))
		(_sig(_int mux_overflow -1 0 70(_arch(_uni))))
		(_sig(_int result 9 0 72(_arch(_uni))))
		(_sig(_int temp 9 0 74(_arch(_uni))))
		(_prcs
			(line__82(_arch 0 0 82(_prcs(_simple)(_trgt(2)(4(2))(4(1))(4(0))(4)(20))(_sens(3)(5)(6)(8))(_mon)(_read(0)(1)(20)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(1701078113 1702043762 1952671084 25701)
		(1953265005 1768714345 1931506277 1667591269 6579572)
		(1936941424 1869768820 543713141 1702043713 1952671084 25701)
		(1936941424 1869768820 543713141 1702043714 1952671084 25701)
		(1952609651 1952670066 1931506287 1667591269 6579572)
		(1701344367 1702043762 1952671084 25701)
		(33686018 33686018 33686018 33686018)
		(131586)
		(33686018 33686018 33686018 33686018)
	)
	(_model . structural 1 -1)
)
V 000051 55 887           1700955137127 Behavioral
(_unit VHDL(alu_control 0 17(behavioral 0 35))
	(_version ve8)
	(_time 1700955137128 2023.11.25 18:32:17)
	(_source(\../src/ALU Control Unit.vhd\))
	(_parameters tan)
	(_code 8f8f8b818ad9de9ad8db9cd58889da888b888d89d9)
	(_ent
		(_time 1700759515379)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 19(_array -1((_dto i 2 i 0)))))
		(_port(_int ALU_Control 0 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 20(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUOp 1 0 20(_ent(_in))))
		(_port(_int ALU_Funct 0 0 21(_ent(_in))))
		(_prcs
			(line__37(_arch 0 0 37(_prcs(_simple)(_trgt(0))(_sens(1)(2)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
		(197122)
		(131587)
		(131586)
	)
	(_model . Behavioral 1 -1)
)
V 000051 55 2079          1700955137156 Behavioral
(_unit VHDL(register_file 0 18(behavioral 0 31))
	(_version ve8)
	(_time 1700955137157 2023.11.25 18:32:17)
	(_source(\../src/Register File.vhd\))
	(_parameters tan)
	(_code aeafa9f9fef9fdb8a5f8bdf5fba8aba9acabf8a8a8)
	(_ent
		(_time 1700759515411)
	)
	(_object
		(_port(_int clk -1 0 20(_ent(_in)(_event))))
		(_port(_int rst -1 0 20(_ent(_in)(_event))))
		(_port(_int reg_write_en -1 0 21(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 22(_array -1((_dto i 2 i 0)))))
		(_port(_int reg_write_dest 0 0 22(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 23(_array -1((_dto i 15 i 0)))))
		(_port(_int reg_write_data 1 0 23(_ent(_in))))
		(_port(_int reg_read_addr_1 0 0 24(_ent(_in))))
		(_port(_int reg_read_data_1 1 0 25(_ent(_out))))
		(_port(_int reg_read_addr_2 0 0 26(_ent(_in))))
		(_port(_int reg_read_data_2 1 0 27(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 32(_array -1((_dto i 15 i 0)))))
		(_type(_int reg_type 0 32(_array 2((_to i 0 i 7)))))
		(_sig(_int reg_array 3 0 33(_arch(_uni))))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_trgt(9)(9(7))(9(6))(9(5))(9(4))(9(3))(9(2))(9(1))(9(0)))(_sens(0)(1)(2)(3)(4))(_dssslsensitivity 2)(_mon))))
			(line__53(_arch 1 0 53(_assignment(_trgt(6))(_sens(5)(9))(_mon))))
			(line__54(_arch 2 0 54(_assignment(_trgt(8))(_sens(7)(9))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (9)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 50463234)
		(33686018 33686018 33686018 33751554)
		(33686018 33686018 33686018 50528770)
		(33686018 33686018 33686018 33686274)
		(33686018 33686018 33686018 50463490)
		(33686018 33686018 33686018 33751810)
		(33686018 33686018 33686018 50529026)
		(33686018 33686018 33686018 33686019)
		(131586)
		(33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
V 000051 55 1282          1700955137199 Behavioral
(_unit VHDL(control_unit 0 17(behavioral 0 26))
	(_version ve8)
	(_time 1700955137200 2023.11.25 18:32:17)
	(_source(\../src/Control Unit.vhd\))
	(_parameters tan)
	(_code dddddb8fdf8adccad1dfcf87dadb8ed88bdad8db88)
	(_ent
		(_time 1700759515451)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 19(_array -1((_dto i 2 i 0)))))
		(_port(_int opcode 0 0 19(_ent(_in))))
		(_port(_int reset -1 0 20(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 21(_array -1((_dto i 1 i 0)))))
		(_port(_int reg_dst 1 0 21(_ent(_out))))
		(_port(_int mem_to_reg 1 0 21(_ent(_out))))
		(_port(_int alu_op 1 0 21(_ent(_out))))
		(_port(_int jump -1 0 22(_ent(_out))))
		(_port(_int branch -1 0 22(_ent(_out))))
		(_port(_int mem_read -1 0 22(_ent(_out))))
		(_port(_int mem_write -1 0 22(_ent(_out))))
		(_port(_int alu_src -1 0 22(_ent(_out))))
		(_port(_int reg_write -1 0 22(_ent(_out))))
		(_port(_int sign_or_zero -1 0 22(_ent(_out))))
		(_prcs
			(line__29(_arch 0 0 29(_prcs(_simple)(_trgt(2)(3)(4)(5)(6)(7)(8)(9)(10)(11))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
	)
	(_model . Behavioral 1 -1)
)
V 000051 55 1781          1700955137241 Behavioral
(_unit VHDL(instruction_memory 0 18(behavioral 0 25))
	(_version ve8)
	(_time 1700955137242 2023.11.25 18:32:17)
	(_source(\../src/Instruction Memory.vhd\))
	(_parameters tan)
	(_code 0c0c030a0a5a5b1b0a581e57580a0f0b080a050a5a)
	(_ent
		(_time 1700759515497)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 20(_array -1((_dto i 15 i 0)))))
		(_port(_int pc 0 0 20(_ent(_in))))
		(_port(_int instruction 0 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 26(_array -1((_dto i 3 i 0)))))
		(_sig(_int rom_addr 1 0 26(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 34(_array -1((_dto i 15 i 0)))))
		(_type(_int ROM_type 0 34(_array 2((_to i 0 i 15)))))
		(_cnst(_int rom_data 3 0 35(_arch(((_string \"1000000110000000"\))((_string \"0010110010001011"\))((_string \"1100010000000011"\))((_string \"0001000111000000"\))((_string \"1110110110000001"\))((_string \"1100000001111011"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))((_string \"0000000000000000"\))))))
		(_prcs
			(line__55(_arch 0 0 55(_assignment(_alias((rom_addr)(pc(d_4_1))))(_trgt(2))(_sens(0(d_4_1))))))
			(line__56(_arch 1 0 56(_assignment(_trgt(1))(_sens(0)(2))(_mon))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33751554 33686018)
		(33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 2 -1)
)
V 000051 55 605           1700955137315 structural
(_unit VHDL(and_gate 0 22(structural 0 28))
	(_version ve8)
	(_time 1700955137316 2023.11.25 18:32:17)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code 4b4b4c494c1c1b5e1d195c111b4c4f4d4e4d4a4d1e)
	(_ent
		(_time 1700952321167)
	)
	(_object
		(_port(_int a -1 0 23(_ent(_in))))
		(_port(_int b -1 0 24(_ent(_in))))
		(_port(_int c -1 0 25(_ent(_out))))
		(_prcs
			(line__30(_arch 0 0 30(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
V 000051 55 605           1700955137331 structural
(_unit VHDL(xor_gate 0 37(structural 0 43))
	(_version ve8)
	(_time 1700955137332 2023.11.25 18:32:17)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code 5a5b54595d0c0c4f0c0f4d000a5d5e5c5f5d525c0c)
	(_ent
		(_time 1700952321186)
	)
	(_object
		(_port(_int a -1 0 38(_ent(_in))))
		(_port(_int b -1 0 39(_ent(_in))))
		(_port(_int c -1 0 40(_ent(_out))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
V 000051 55 1484          1700955137348 structural
(_unit VHDL(half_adder 0 52(structural 0 60))
	(_version ve8)
	(_time 1700955137349 2023.11.25 18:32:17)
	(_source(\../src/half_adder.vhd\))
	(_parameters tan)
	(_code 79797778712e7e6f7d2a3f23297f7d7f7d7f7c7e7b)
	(_ent
		(_time 1700952321203)
	)
	(_comp
		(and_gate
			(_object
				(_port(_int a -1 0 64(_ent (_in))))
				(_port(_int b -1 0 65(_ent (_in))))
				(_port(_int c -1 0 66(_ent (_out))))
			)
		)
		(xor_gate
			(_object
				(_port(_int a -1 0 70(_ent (_in))))
				(_port(_int b -1 0 71(_ent (_in))))
				(_port(_int c -1 0 72(_ent (_out))))
			)
		)
	)
	(_inst U1 0 81(_comp and_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(and1_out))
		)
		(_use(_ent . and_gate)
		)
	)
	(_inst U2 0 87(_comp xor_gate)
		(_port
			((a)(A))
			((b)(B))
			((c)(xor1_out))
		)
		(_use(_ent . xor_gate)
		)
	)
	(_object
		(_port(_int A -1 0 53(_ent(_in))))
		(_port(_int B -1 0 54(_ent(_in))))
		(_port(_int Sum -1 0 55(_ent(_out))))
		(_port(_int Cout -1 0 56(_ent(_out))))
		(_sig(_int and1_out -1 0 76(_arch(_uni))))
		(_sig(_int xor1_out -1 0 76(_arch(_uni))))
		(_prcs
			(line__94(_arch 0 0 94(_assignment(_alias((Sum)(xor1_out)))(_simpleassign BUF)(_trgt(2))(_sens(5)))))
			(line__95(_arch 1 0 95(_assignment(_alias((Cout)(and1_out)))(_simpleassign BUF)(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 2 -1)
)
V 000051 55 1067          1700955137391 structural
(_unit VHDL(full_adder 0 32(structural 0 39))
	(_version ve8)
	(_time 1700955137392 2023.11.25 18:32:17)
	(_source(\../src/full_adder.vhd\))
	(_parameters tan)
	(_code 9999999795ce9e8fc8cddfc3c99f9d9f9d9f9c9e9b)
	(_ent
		(_time 1700952321271)
	)
	(_inst HA1 0 53(_ent . half_adder)
		(_port
			((A)(A))
			((B)(B))
			((Sum)(Sum1))
			((Cout)(Carry1))
		)
	)
	(_inst HA2 0 61(_ent . half_adder)
		(_port
			((A)(Sum1))
			((B)(Cin))
			((Sum)(Sum))
			((Cout)(Carry2))
		)
	)
	(_object
		(_port(_int A -1 0 34(_ent(_in))))
		(_port(_int B -1 0 34(_ent(_in))))
		(_port(_int Cin -1 0 34(_ent(_in))))
		(_port(_int Sum -1 0 35(_ent(_out))))
		(_port(_int Cout -1 0 35(_ent(_out))))
		(_sig(_int Sum1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry1 -1 0 50(_arch(_uni))))
		(_sig(_int Carry2 -1 0 50(_arch(_uni))))
		(_prcs
			(line__70(_arch 0 0 70(_assignment(_trgt(4))(_sens(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . structural 1 -1)
)
V 000051 55 2213          1700955137422 structural
(_unit VHDL(sixteen_bit_adder 0 23(structural 0 30))
	(_version ve8)
	(_time 1700955137423 2023.11.25 18:32:17)
	(_source(\../src/sixteen_bit_adder.vhd\))
	(_parameters tan)
	(_code b8b9bdecb9eee4afbeefade2ecbeedbdeebebabeb1)
	(_ent
		(_time 1700952321317)
	)
	(_comp
		(Full_Adder
			(_object
				(_port(_int A -1 0 34(_ent (_in))))
				(_port(_int B -1 0 34(_ent (_in))))
				(_port(_int Cin -1 0 34(_ent (_in))))
				(_port(_int Sum -1 0 35(_ent (_out))))
				(_port(_int Cout -1 0 35(_ent (_out))))
			)
		)
	)
	(_generate adders 0 48(_for 3 )
		(_inst FA 0 49(_comp Full_Adder)
			(_port
				((A)(A_std_vector(_object 0)))
				((B)(B_std_vector(_object 0)))
				((Cin)(Carry(_object 0)))
				((Sum)(Sum_std_vector(_object 0)))
				((Cout)(Carry(_index 4)))
			)
			(_use(_ent . Full_Adder)
			)
		)
		(_object
			(_cnst(_int i 3 0 48(_arch)))
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 25(_ent(_in))))
		(_port(_int B 0 0 25(_ent(_in))))
		(_port(_int Sum 0 0 26(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 39(_array -1((_dto i 15 i 0)))))
		(_sig(_int A_std_vector 1 0 39(_arch(_uni))))
		(_sig(_int B_std_vector 1 0 40(_arch(_uni))))
		(_sig(_int Sum_std_vector 1 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{16~downto~0}~13 0 42(_array -1((_dto i 16 i 0)))))
		(_sig(_int Carry 2 0 42(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 48(_scalar (_to i 0 i 15))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_alias((A_std_vector)(A)))(_trgt(3))(_sens(0)))))
			(line__46(_arch 1 0 46(_assignment(_alias((B_std_vector)(B)))(_trgt(4))(_sens(1)))))
			(line__58(_arch 2 0 58(_assignment(_trgt(6(0))))))
			(line__60(_arch 3 0 60(_assignment(_alias((Sum)(Sum_std_vector)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extstd.standard.INTEGER(2 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . structural 5 -1)
)
V 000051 55 2107          1700955137454 structural
(_unit VHDL(sixteen_bit_subtractor 0 26(structural 0 34))
	(_version ve8)
	(_time 1700955137455 2023.11.25 18:32:17)
	(_source(\../src/sixteen_bit_subtractor.vhd\))
	(_parameters tan)
	(_code d7d6d285d9818bc0d085c28d83d182d281d1d5d1de)
	(_ent
		(_time 1700952321360)
	)
	(_comp
		(sixteen_bit_adder
			(_object
				(_port(_int A 2 0 43(_ent (_in))))
				(_port(_int B 2 0 43(_ent (_in))))
				(_port(_int Sum 2 0 44(_ent (_out))))
			)
		)
	)
	(_generate NOT_B 0 56(_for 3 )
		(_object
			(_cnst(_int i 3 0 56(_arch)))
			(_prcs
				(line__57(_arch 0 0 57(_assignment(_trgt(6)))))
				(line__58(_arch 1 0 58(_assignment(_trgt(4(_object 0)))(_sens(1(_object 0)))(_read(1(_object 0))))))
			)
		)
		(_part (1(_object 0))
		)
	)
	(_inst ADDER1 0 61(_comp sixteen_bit_adder)
		(_port
			((A)(not_B_sig))
			((B)(temp))
			((Sum)(sum_temp))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_inst ADDER 0 69(_comp sixteen_bit_adder)
		(_port
			((A)(A))
			((B)(sum_temp))
			((Sum)(adder_out))
		)
		(_use(_ent . sixteen_bit_adder)
		)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 28(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 28(_ent(_in))))
		(_port(_int B 0 0 28(_ent(_in))))
		(_port(_int D 0 0 29(_ent(_out))))
		(_port(_int Borrow -1 0 30(_ent(_out))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 37(_array -1((_dto i 15 i 0)))))
		(_sig(_int not_B_sig 1 0 37(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~132 0 43(_array -1((_dto i 15 i 0)))))
		(_sig(_int adder_out 1 0 49(_arch(_uni))))
		(_sig(_int temp 1 0 51(_arch(_uni))))
		(_sig(_int sum_temp 1 0 52(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 56(_scalar (_to i 0 i 15))))
		(_prcs
			(line__77(_arch 2 0 77(_assignment(_trgt(3))(_sens(5(15))))))
			(line__80(_arch 3 0 80(_assignment(_alias((D)(adder_out)))(_trgt(2))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 50463234)
	)
	(_model . structural 4 -1)
)
V 000051 55 1418          1700955137494 Behavioral
(_unit VHDL(sixteen_bit_multiplier 0 8(behavioral 0 16))
	(_version ve8)
	(_time 1700955137495 2023.11.25 18:32:17)
	(_source(\../src/sixteen_bit_multiplier.vhd\))
	(_parameters tan)
	(_code 0607020009505a110003135c52005303500004000f)
	(_ent
		(_time 1700952321404)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int A 0 0 10(_ent(_in))))
		(_port(_int B 0 0 10(_ent(_in))))
		(_type(_int ~SIGNED{31~downto~0}~12 0 11(_array -1((_dto i 31 i 0)))))
		(_port(_int Result 1 0 11(_ent(_out))))
		(_port(_int Overflow -1 0 12(_ent(_out))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 18(_array -1((_dto i 31 i 0)))))
		(_sig(_int temp 2 0 18(_arch(_uni))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 19(_array -1((_dto i 15 i 0)))))
		(_sig(_int tempA 3 0 19(_arch(_uni))))
		(_sig(_int tempB 3 0 20(_arch(_uni))))
		(_prcs
			(line__24(_arch 0 0 24(_assignment(_trgt(2))(_sens(0)(1)))))
			(line__25(_arch 1 0 25(_assignment(_alias((tempA)(A)))(_trgt(5))(_sens(0)))))
			(line__26(_arch 2 0 26(_assignment(_alias((tempB)(B)))(_trgt(6))(_sens(1)))))
			(line__27(_arch 3 0 27(_assignment(_trgt(4))(_sens(5)(6)))))
			(line__29(_arch 4 0 29(_prcs(_simple)(_trgt(3))(_sens(4)(5)(6)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Behavioral 5 -1)
)
V 000051 55 1142          1700955137533 structural
(_unit VHDL(mux_16bit 0 23(structural 0 31))
	(_version ve8)
	(_time 1700955137534 2023.11.25 18:32:17)
	(_source(\../src/sixteen_bit_multiplexer.vhd\))
	(_parameters tan)
	(_code 25257620257379307121347a722327232c22212371)
	(_ent
		(_time 1700952321453)
	)
	(_object
		(_type(_int ~SIGNED{15~downto~0}~12 0 25(_array -1((_dto i 15 i 0)))))
		(_port(_int A0 0 0 25(_ent(_in))))
		(_port(_int A1 0 0 25(_ent(_in))))
		(_port(_int A2 0 0 25(_ent(_in))))
		(_port(_int A3 0 0 25(_ent(_in))))
		(_port(_int A4 0 0 25(_ent(_in))))
		(_port(_int A5 0 0 25(_ent(_in))))
		(_port(_int A6 0 0 25(_ent(_in))))
		(_port(_int A7 0 0 25(_ent(_in))))
		(_type(_int ~SIGNED{2~downto~0}~12 0 26(_array -1((_dto i 2 i 0)))))
		(_port(_int sel 1 0 26(_ent(_in))))
		(_port(_int result 0 0 27(_ent(_out))))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_simple)(_trgt(9))(_sens(8))(_read(0)(1)(2)(3)(4)(5)(6)(7)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . structural 1 -1)
)
V 000049 55 1479          1700955137567 behavior
(_unit VHDL(tb 0 17(behavior 0 20))
	(_version ve8)
	(_time 1700955137568 2023.11.25 18:32:17)
	(_source(\../src/Testbench/tb.vhd\))
	(_parameters tan)
	(_code 54555757520204425550400e075350525653505256)
	(_ent
		(_time 1700759515576)
	)
	(_comp
		(Processor
			(_object
				(_port(_int clk -1 0 24(_ent (_in))))
				(_port(_int reset -1 0 25(_ent (_in))))
				(_port(_int pc_out 0 0 26(_ent (_out))))
				(_port(_int alu_result 0 0 27(_ent (_out))))
			)
		)
	)
	(_inst uut 0 40(_comp Processor)
		(_port
			((clk)(clk))
			((reset)(reset))
			((pc_out)(pc_out))
			((alu_result)(alu_result))
		)
		(_use(_ent . Processor)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 26(_array -1((_dto i 15 i 0)))))
		(_sig(_int clk -1 0 31(_arch(_uni((i 2))))))
		(_sig(_int reset -1 0 32(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 34(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_out 1 0 34(_arch(_uni))))
		(_sig(_int alu_result 1 0 35(_arch(_uni))))
		(_cnst(_int clk_period -2 0 37(_arch((ns 4621819117588971520)))))
		(_cnst(_int \clk_period/2\ -2 0 0(_int gms(_code 2))))
		(_prcs
			(clk_process(_arch 0 0 48(_prcs(_wait_for)(_trgt(0)))))
			(stim_proc(_arch 1 0 56(_prcs(_wait_for)(_trgt(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . behavior 3 -1)
)
