Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2.1 (lin64) Build 2729669 Thu Dec  5 04:48:12 MST 2019
| Date         : Tue Mar 31 14:50:45 2020
| Host         : ubuntu running 64-bit Ubuntu 18.04.4 LTS
| Command      : report_timing_summary -max_paths 10 -file CLA_Adder_Wrapper_level2_timing_summary_routed.rpt -pb CLA_Adder_Wrapper_level2_timing_summary_routed.pb -rpx CLA_Adder_Wrapper_level2_timing_summary_routed.rpx -warn_on_violation
| Design       : CLA_Adder_Wrapper_level2
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     20.996        0.000                      0                 1923        0.046        0.000                      0                 1923       19.500        0.000                       0                  1335  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 20.000}     40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        20.996        0.000                      0                 1923        0.046        0.000                      0                 1923       19.500        0.000                       0                  1335  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       20.996ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.046ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             20.996ns  (required time - arrival time)
  Source:                 instance_wrapper_level1/CLA_Adder_Top_instance/B_local_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            instance_wrapper_level1/CLA_Adder_Top_instance/adder[0].inst_2/data_out_from_R0_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (sys_clk_pin rise@40.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        18.920ns  (logic 5.548ns (29.324%)  route 13.372ns (70.676%))
  Logic Levels:           16  (LUT3=1 LUT5=14 LUT6=1)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 44.782 - 40.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=1334, routed)        1.568     5.089    instance_wrapper_level1/CLA_Adder_Top_instance/clk_top
    SLICE_X8Y41          FDRE                                         r  instance_wrapper_level1/CLA_Adder_Top_instance/B_local_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y41          FDRE (Prop_fdre_C_Q)         0.478     5.567 r  instance_wrapper_level1/CLA_Adder_Top_instance/B_local_reg[0][0]/Q
                         net (fo=4, routed)           0.901     6.468    instance_wrapper_level1/CLA_Adder_Top_instance/adder[0].inst_2/data_in_B[0]
    SLICE_X7Y39          LUT6 (Prop_lut6_I3_O)        0.301     6.769 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[0].inst_2/genblk1[3].full_adder_inst_i_1/O
                         net (fo=3, routed)           0.900     7.669    instance_wrapper_level1/CLA_Adder_Top_instance/adder[0].inst_2/w_C_3
    SLICE_X9Y37          LUT5 (Prop_lut5_I4_O)        0.153     7.822 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[0].inst_2/genblk1[5].full_adder_inst_i_1/O
                         net (fo=3, routed)           1.054     8.876    instance_wrapper_level1/CLA_Adder_Top_instance/adder[0].inst_2/w_C_5
    SLICE_X6Y36          LUT5 (Prop_lut5_I4_O)        0.356     9.232 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[0].inst_2/genblk1[7].full_adder_inst_i_1/O
                         net (fo=3, routed)           0.972    10.203    instance_wrapper_level1/CLA_Adder_Top_instance/adder[0].inst_2/w_C_7
    SLICE_X4Y38          LUT5 (Prop_lut5_I4_O)        0.361    10.564 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[0].inst_2/genblk1[9].full_adder_inst_i_1/O
                         net (fo=3, routed)           0.653    11.217    instance_wrapper_level1/CLA_Adder_Top_instance/adder[0].inst_2/w_C_9
    SLICE_X4Y39          LUT5 (Prop_lut5_I4_O)        0.327    11.544 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[0].inst_2/genblk1[11].full_adder_inst_i_1/O
                         net (fo=3, routed)           1.105    12.649    instance_wrapper_level1/CLA_Adder_Top_instance/adder[0].inst_2/w_C_11
    SLICE_X8Y43          LUT5 (Prop_lut5_I4_O)        0.153    12.802 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[0].inst_2/genblk1[13].full_adder_inst_i_1/O
                         net (fo=3, routed)           0.843    13.645    instance_wrapper_level1/CLA_Adder_Top_instance/adder[0].inst_2/w_C_13
    SLICE_X10Y44         LUT5 (Prop_lut5_I4_O)        0.360    14.005 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[0].inst_2/genblk1[15].full_adder_inst_i_1/O
                         net (fo=3, routed)           0.703    14.708    instance_wrapper_level1/CLA_Adder_Top_instance/adder[0].inst_2/w_C_15
    SLICE_X11Y48         LUT5 (Prop_lut5_I4_O)        0.327    15.035 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[0].inst_2/genblk1[17].full_adder_inst_i_1/O
                         net (fo=3, routed)           0.820    15.855    instance_wrapper_level1/CLA_Adder_Top_instance/adder[0].inst_2/w_C_17
    SLICE_X6Y46          LUT5 (Prop_lut5_I4_O)        0.320    16.175 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[0].inst_2/genblk1[19].full_adder_inst_i_1/O
                         net (fo=3, routed)           0.972    17.146    instance_wrapper_level1/CLA_Adder_Top_instance/adder[0].inst_2/w_C_19
    SLICE_X4Y49          LUT5 (Prop_lut5_I4_O)        0.361    17.507 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[0].inst_2/genblk1[21].full_adder_inst_i_1/O
                         net (fo=3, routed)           0.826    18.333    instance_wrapper_level1/CLA_Adder_Top_instance/adder[0].inst_2/w_C_21
    SLICE_X4Y51          LUT5 (Prop_lut5_I4_O)        0.357    18.690 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[0].inst_2/genblk1[23].full_adder_inst_i_1/O
                         net (fo=3, routed)           0.955    19.646    instance_wrapper_level1/CLA_Adder_Top_instance/adder[0].inst_2/w_C_23
    SLICE_X2Y55          LUT5 (Prop_lut5_I4_O)        0.356    20.002 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[0].inst_2/genblk1[25].full_adder_inst_i_1/O
                         net (fo=3, routed)           0.596    20.598    instance_wrapper_level1/CLA_Adder_Top_instance/adder[0].inst_2/w_C_25
    SLICE_X4Y57          LUT5 (Prop_lut5_I4_O)        0.327    20.925 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[0].inst_2/genblk1[27].full_adder_inst_i_1/O
                         net (fo=3, routed)           0.898    21.822    instance_wrapper_level1/CLA_Adder_Top_instance/adder[0].inst_2/w_C_27
    SLICE_X8Y56          LUT5 (Prop_lut5_I4_O)        0.356    22.178 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[0].inst_2/genblk1[29].full_adder_inst_i_1/O
                         net (fo=3, routed)           0.657    22.835    instance_wrapper_level1/CLA_Adder_Top_instance/adder[0].inst_2/w_C_29
    SLICE_X12Y52         LUT5 (Prop_lut5_I4_O)        0.324    23.159 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[0].inst_2/genblk1[31].full_adder_inst_i_1/O
                         net (fo=2, routed)           0.519    23.678    instance_wrapper_level1/CLA_Adder_Top_instance/adder[0].inst_2/genblk1[31].full_adder_inst/i_carry
    SLICE_X12Y52         LUT3 (Prop_lut3_I0_O)        0.331    24.009 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[0].inst_2/genblk1[31].full_adder_inst/o_sum_INST_0/O
                         net (fo=1, routed)           0.000    24.009    instance_wrapper_level1/CLA_Adder_Top_instance/adder[0].inst_2/p_2_out
    SLICE_X12Y52         FDRE                                         r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[0].inst_2/data_out_from_R0_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clock (IN)
                         net (fo=0)                   0.000    40.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    43.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    43.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=1334, routed)        1.441    44.782    instance_wrapper_level1/CLA_Adder_Top_instance/adder[0].inst_2/clock
    SLICE_X12Y52         FDRE                                         r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[0].inst_2/data_out_from_R0_reg[31]/C
                         clock pessimism              0.180    44.962    
                         clock uncertainty           -0.035    44.926    
    SLICE_X12Y52         FDRE (Setup_fdre_C_D)        0.079    45.005    instance_wrapper_level1/CLA_Adder_Top_instance/adder[0].inst_2/data_out_from_R0_reg[31]
  -------------------------------------------------------------------
                         required time                         45.005    
                         arrival time                         -24.009    
  -------------------------------------------------------------------
                         slack                                 20.996    

Slack (MET) :             21.065ns  (required time - arrival time)
  Source:                 instance_wrapper_level1/CLA_Adder_Top_instance/A_local_reg[5][2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            instance_wrapper_level1/CLA_Adder_Top_instance/adder[5].inst_2/data_out_from_R0_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (sys_clk_pin rise@40.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        18.804ns  (logic 5.539ns (29.457%)  route 13.265ns (70.543%))
  Logic Levels:           16  (LUT3=1 LUT5=14 LUT6=1)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 44.782 - 40.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=1334, routed)        1.567     5.088    instance_wrapper_level1/CLA_Adder_Top_instance/clk_top
    SLICE_X9Y40          FDRE                                         r  instance_wrapper_level1/CLA_Adder_Top_instance/A_local_reg[5][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y40          FDRE (Prop_fdre_C_Q)         0.456     5.544 r  instance_wrapper_level1/CLA_Adder_Top_instance/A_local_reg[5][2]/Q
                         net (fo=2, routed)           0.872     6.416    instance_wrapper_level1/CLA_Adder_Top_instance/adder[5].inst_2/data_in_A[2]
    SLICE_X9Y40          LUT6 (Prop_lut6_I1_O)        0.124     6.540 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[5].inst_2/genblk1[3].full_adder_inst_i_1/O
                         net (fo=3, routed)           0.633     7.173    instance_wrapper_level1/CLA_Adder_Top_instance/adder[5].inst_2/w_C_3
    SLICE_X10Y35         LUT5 (Prop_lut5_I4_O)        0.117     7.290 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[5].inst_2/genblk1[5].full_adder_inst_i_1/O
                         net (fo=3, routed)           1.078     8.368    instance_wrapper_level1/CLA_Adder_Top_instance/adder[5].inst_2/w_C_5
    SLICE_X6Y34          LUT5 (Prop_lut5_I4_O)        0.360     8.728 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[5].inst_2/genblk1[7].full_adder_inst_i_1/O
                         net (fo=3, routed)           1.118     9.846    instance_wrapper_level1/CLA_Adder_Top_instance/adder[5].inst_2/w_C_7
    SLICE_X2Y37          LUT5 (Prop_lut5_I4_O)        0.360    10.206 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[5].inst_2/genblk1[9].full_adder_inst_i_1/O
                         net (fo=3, routed)           0.816    11.022    instance_wrapper_level1/CLA_Adder_Top_instance/adder[5].inst_2/w_C_9
    SLICE_X2Y40          LUT5 (Prop_lut5_I4_O)        0.357    11.379 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[5].inst_2/genblk1[11].full_adder_inst_i_1/O
                         net (fo=3, routed)           1.118    12.497    instance_wrapper_level1/CLA_Adder_Top_instance/adder[5].inst_2/w_C_11
    SLICE_X6Y44          LUT5 (Prop_lut5_I4_O)        0.377    12.874 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[5].inst_2/genblk1[13].full_adder_inst_i_1/O
                         net (fo=3, routed)           0.559    13.433    instance_wrapper_level1/CLA_Adder_Top_instance/adder[5].inst_2/w_C_13
    SLICE_X7Y46          LUT5 (Prop_lut5_I4_O)        0.327    13.760 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[5].inst_2/genblk1[15].full_adder_inst_i_1/O
                         net (fo=3, routed)           0.967    14.727    instance_wrapper_level1/CLA_Adder_Top_instance/adder[5].inst_2/w_C_15
    SLICE_X6Y49          LUT5 (Prop_lut5_I4_O)        0.356    15.083 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[5].inst_2/genblk1[17].full_adder_inst_i_1/O
                         net (fo=3, routed)           1.016    16.099    instance_wrapper_level1/CLA_Adder_Top_instance/adder[5].inst_2/w_C_17
    SLICE_X2Y46          LUT5 (Prop_lut5_I4_O)        0.360    16.459 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[5].inst_2/genblk1[19].full_adder_inst_i_1/O
                         net (fo=3, routed)           0.967    17.426    instance_wrapper_level1/CLA_Adder_Top_instance/adder[5].inst_2/w_C_19
    SLICE_X2Y49          LUT5 (Prop_lut5_I4_O)        0.360    17.786 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[5].inst_2/genblk1[21].full_adder_inst_i_1/O
                         net (fo=3, routed)           0.826    18.613    instance_wrapper_level1/CLA_Adder_Top_instance/adder[5].inst_2/w_C_21
    SLICE_X2Y51          LUT5 (Prop_lut5_I4_O)        0.360    18.973 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[5].inst_2/genblk1[23].full_adder_inst_i_1/O
                         net (fo=3, routed)           0.636    19.609    instance_wrapper_level1/CLA_Adder_Top_instance/adder[5].inst_2/w_C_23
    SLICE_X0Y57          LUT5 (Prop_lut5_I4_O)        0.327    19.936 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[5].inst_2/genblk1[25].full_adder_inst_i_1/O
                         net (fo=3, routed)           0.582    20.517    instance_wrapper_level1/CLA_Adder_Top_instance/adder[5].inst_2/w_C_25
    SLICE_X2Y58          LUT5 (Prop_lut5_I4_O)        0.320    20.837 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[5].inst_2/genblk1[27].full_adder_inst_i_1/O
                         net (fo=3, routed)           0.634    21.472    instance_wrapper_level1/CLA_Adder_Top_instance/adder[5].inst_2/w_C_27
    SLICE_X6Y57          LUT5 (Prop_lut5_I4_O)        0.324    21.796 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[5].inst_2/genblk1[29].full_adder_inst_i_1/O
                         net (fo=3, routed)           0.862    22.657    instance_wrapper_level1/CLA_Adder_Top_instance/adder[5].inst_2/w_C_29
    SLICE_X11Y53         LUT5 (Prop_lut5_I4_O)        0.327    22.984 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[5].inst_2/genblk1[31].full_adder_inst_i_1/O
                         net (fo=2, routed)           0.580    23.565    instance_wrapper_level1/CLA_Adder_Top_instance/adder[5].inst_2/w_C_31
    SLICE_X13Y51         LUT3 (Prop_lut3_I2_O)        0.327    23.892 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[5].inst_2/data_out_from_R0[32]_i_1/O
                         net (fo=1, routed)           0.000    23.892    instance_wrapper_level1/CLA_Adder_Top_instance/adder[5].inst_2/data_out[32]
    SLICE_X13Y51         FDRE                                         r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[5].inst_2/data_out_from_R0_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clock (IN)
                         net (fo=0)                   0.000    40.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    43.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    43.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=1334, routed)        1.441    44.782    instance_wrapper_level1/CLA_Adder_Top_instance/adder[5].inst_2/clock
    SLICE_X13Y51         FDRE                                         r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[5].inst_2/data_out_from_R0_reg[32]/C
                         clock pessimism              0.180    44.962    
                         clock uncertainty           -0.035    44.926    
    SLICE_X13Y51         FDRE (Setup_fdre_C_D)        0.031    44.957    instance_wrapper_level1/CLA_Adder_Top_instance/adder[5].inst_2/data_out_from_R0_reg[32]
  -------------------------------------------------------------------
                         required time                         44.957    
                         arrival time                         -23.892    
  -------------------------------------------------------------------
                         slack                                 21.065    

Slack (MET) :             21.067ns  (required time - arrival time)
  Source:                 instance_wrapper_level1/CLA_Adder_Top_instance/A_local_reg[5][2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            instance_wrapper_level1/CLA_Adder_Top_instance/adder[5].inst_2/data_out_from_R0_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (sys_clk_pin rise@40.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        18.803ns  (logic 5.539ns (29.459%)  route 13.264ns (70.541%))
  Logic Levels:           16  (LUT3=1 LUT5=14 LUT6=1)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 44.782 - 40.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=1334, routed)        1.567     5.088    instance_wrapper_level1/CLA_Adder_Top_instance/clk_top
    SLICE_X9Y40          FDRE                                         r  instance_wrapper_level1/CLA_Adder_Top_instance/A_local_reg[5][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y40          FDRE (Prop_fdre_C_Q)         0.456     5.544 r  instance_wrapper_level1/CLA_Adder_Top_instance/A_local_reg[5][2]/Q
                         net (fo=2, routed)           0.872     6.416    instance_wrapper_level1/CLA_Adder_Top_instance/adder[5].inst_2/data_in_A[2]
    SLICE_X9Y40          LUT6 (Prop_lut6_I1_O)        0.124     6.540 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[5].inst_2/genblk1[3].full_adder_inst_i_1/O
                         net (fo=3, routed)           0.633     7.173    instance_wrapper_level1/CLA_Adder_Top_instance/adder[5].inst_2/w_C_3
    SLICE_X10Y35         LUT5 (Prop_lut5_I4_O)        0.117     7.290 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[5].inst_2/genblk1[5].full_adder_inst_i_1/O
                         net (fo=3, routed)           1.078     8.368    instance_wrapper_level1/CLA_Adder_Top_instance/adder[5].inst_2/w_C_5
    SLICE_X6Y34          LUT5 (Prop_lut5_I4_O)        0.360     8.728 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[5].inst_2/genblk1[7].full_adder_inst_i_1/O
                         net (fo=3, routed)           1.118     9.846    instance_wrapper_level1/CLA_Adder_Top_instance/adder[5].inst_2/w_C_7
    SLICE_X2Y37          LUT5 (Prop_lut5_I4_O)        0.360    10.206 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[5].inst_2/genblk1[9].full_adder_inst_i_1/O
                         net (fo=3, routed)           0.816    11.022    instance_wrapper_level1/CLA_Adder_Top_instance/adder[5].inst_2/w_C_9
    SLICE_X2Y40          LUT5 (Prop_lut5_I4_O)        0.357    11.379 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[5].inst_2/genblk1[11].full_adder_inst_i_1/O
                         net (fo=3, routed)           1.118    12.497    instance_wrapper_level1/CLA_Adder_Top_instance/adder[5].inst_2/w_C_11
    SLICE_X6Y44          LUT5 (Prop_lut5_I4_O)        0.377    12.874 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[5].inst_2/genblk1[13].full_adder_inst_i_1/O
                         net (fo=3, routed)           0.559    13.433    instance_wrapper_level1/CLA_Adder_Top_instance/adder[5].inst_2/w_C_13
    SLICE_X7Y46          LUT5 (Prop_lut5_I4_O)        0.327    13.760 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[5].inst_2/genblk1[15].full_adder_inst_i_1/O
                         net (fo=3, routed)           0.967    14.727    instance_wrapper_level1/CLA_Adder_Top_instance/adder[5].inst_2/w_C_15
    SLICE_X6Y49          LUT5 (Prop_lut5_I4_O)        0.356    15.083 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[5].inst_2/genblk1[17].full_adder_inst_i_1/O
                         net (fo=3, routed)           1.016    16.099    instance_wrapper_level1/CLA_Adder_Top_instance/adder[5].inst_2/w_C_17
    SLICE_X2Y46          LUT5 (Prop_lut5_I4_O)        0.360    16.459 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[5].inst_2/genblk1[19].full_adder_inst_i_1/O
                         net (fo=3, routed)           0.967    17.426    instance_wrapper_level1/CLA_Adder_Top_instance/adder[5].inst_2/w_C_19
    SLICE_X2Y49          LUT5 (Prop_lut5_I4_O)        0.360    17.786 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[5].inst_2/genblk1[21].full_adder_inst_i_1/O
                         net (fo=3, routed)           0.826    18.613    instance_wrapper_level1/CLA_Adder_Top_instance/adder[5].inst_2/w_C_21
    SLICE_X2Y51          LUT5 (Prop_lut5_I4_O)        0.360    18.973 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[5].inst_2/genblk1[23].full_adder_inst_i_1/O
                         net (fo=3, routed)           0.636    19.609    instance_wrapper_level1/CLA_Adder_Top_instance/adder[5].inst_2/w_C_23
    SLICE_X0Y57          LUT5 (Prop_lut5_I4_O)        0.327    19.936 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[5].inst_2/genblk1[25].full_adder_inst_i_1/O
                         net (fo=3, routed)           0.582    20.517    instance_wrapper_level1/CLA_Adder_Top_instance/adder[5].inst_2/w_C_25
    SLICE_X2Y58          LUT5 (Prop_lut5_I4_O)        0.320    20.837 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[5].inst_2/genblk1[27].full_adder_inst_i_1/O
                         net (fo=3, routed)           0.634    21.472    instance_wrapper_level1/CLA_Adder_Top_instance/adder[5].inst_2/w_C_27
    SLICE_X6Y57          LUT5 (Prop_lut5_I4_O)        0.324    21.796 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[5].inst_2/genblk1[29].full_adder_inst_i_1/O
                         net (fo=3, routed)           0.862    22.657    instance_wrapper_level1/CLA_Adder_Top_instance/adder[5].inst_2/w_C_29
    SLICE_X11Y53         LUT5 (Prop_lut5_I4_O)        0.327    22.984 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[5].inst_2/genblk1[31].full_adder_inst_i_1/O
                         net (fo=2, routed)           0.579    23.564    instance_wrapper_level1/CLA_Adder_Top_instance/adder[5].inst_2/genblk1[31].full_adder_inst/i_carry
    SLICE_X13Y51         LUT3 (Prop_lut3_I0_O)        0.327    23.891 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[5].inst_2/genblk1[31].full_adder_inst/o_sum_INST_0/O
                         net (fo=1, routed)           0.000    23.891    instance_wrapper_level1/CLA_Adder_Top_instance/adder[5].inst_2/p_2_out
    SLICE_X13Y51         FDRE                                         r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[5].inst_2/data_out_from_R0_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clock (IN)
                         net (fo=0)                   0.000    40.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    43.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    43.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=1334, routed)        1.441    44.782    instance_wrapper_level1/CLA_Adder_Top_instance/adder[5].inst_2/clock
    SLICE_X13Y51         FDRE                                         r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[5].inst_2/data_out_from_R0_reg[31]/C
                         clock pessimism              0.180    44.962    
                         clock uncertainty           -0.035    44.926    
    SLICE_X13Y51         FDRE (Setup_fdre_C_D)        0.032    44.958    instance_wrapper_level1/CLA_Adder_Top_instance/adder[5].inst_2/data_out_from_R0_reg[31]
  -------------------------------------------------------------------
                         required time                         44.958    
                         arrival time                         -23.891    
  -------------------------------------------------------------------
                         slack                                 21.067    

Slack (MET) :             21.219ns  (required time - arrival time)
  Source:                 instance_wrapper_level1/CLA_Adder_Top_instance/B_local_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            instance_wrapper_level1/CLA_Adder_Top_instance/adder[0].inst_2/data_out_from_R0_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (sys_clk_pin rise@40.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        18.695ns  (logic 5.548ns (29.677%)  route 13.147ns (70.323%))
  Logic Levels:           16  (LUT3=1 LUT5=14 LUT6=1)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 44.782 - 40.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=1334, routed)        1.568     5.089    instance_wrapper_level1/CLA_Adder_Top_instance/clk_top
    SLICE_X8Y41          FDRE                                         r  instance_wrapper_level1/CLA_Adder_Top_instance/B_local_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y41          FDRE (Prop_fdre_C_Q)         0.478     5.567 r  instance_wrapper_level1/CLA_Adder_Top_instance/B_local_reg[0][0]/Q
                         net (fo=4, routed)           0.901     6.468    instance_wrapper_level1/CLA_Adder_Top_instance/adder[0].inst_2/data_in_B[0]
    SLICE_X7Y39          LUT6 (Prop_lut6_I3_O)        0.301     6.769 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[0].inst_2/genblk1[3].full_adder_inst_i_1/O
                         net (fo=3, routed)           0.900     7.669    instance_wrapper_level1/CLA_Adder_Top_instance/adder[0].inst_2/w_C_3
    SLICE_X9Y37          LUT5 (Prop_lut5_I4_O)        0.153     7.822 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[0].inst_2/genblk1[5].full_adder_inst_i_1/O
                         net (fo=3, routed)           1.054     8.876    instance_wrapper_level1/CLA_Adder_Top_instance/adder[0].inst_2/w_C_5
    SLICE_X6Y36          LUT5 (Prop_lut5_I4_O)        0.356     9.232 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[0].inst_2/genblk1[7].full_adder_inst_i_1/O
                         net (fo=3, routed)           0.972    10.203    instance_wrapper_level1/CLA_Adder_Top_instance/adder[0].inst_2/w_C_7
    SLICE_X4Y38          LUT5 (Prop_lut5_I4_O)        0.361    10.564 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[0].inst_2/genblk1[9].full_adder_inst_i_1/O
                         net (fo=3, routed)           0.653    11.217    instance_wrapper_level1/CLA_Adder_Top_instance/adder[0].inst_2/w_C_9
    SLICE_X4Y39          LUT5 (Prop_lut5_I4_O)        0.327    11.544 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[0].inst_2/genblk1[11].full_adder_inst_i_1/O
                         net (fo=3, routed)           1.105    12.649    instance_wrapper_level1/CLA_Adder_Top_instance/adder[0].inst_2/w_C_11
    SLICE_X8Y43          LUT5 (Prop_lut5_I4_O)        0.153    12.802 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[0].inst_2/genblk1[13].full_adder_inst_i_1/O
                         net (fo=3, routed)           0.843    13.645    instance_wrapper_level1/CLA_Adder_Top_instance/adder[0].inst_2/w_C_13
    SLICE_X10Y44         LUT5 (Prop_lut5_I4_O)        0.360    14.005 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[0].inst_2/genblk1[15].full_adder_inst_i_1/O
                         net (fo=3, routed)           0.703    14.708    instance_wrapper_level1/CLA_Adder_Top_instance/adder[0].inst_2/w_C_15
    SLICE_X11Y48         LUT5 (Prop_lut5_I4_O)        0.327    15.035 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[0].inst_2/genblk1[17].full_adder_inst_i_1/O
                         net (fo=3, routed)           0.820    15.855    instance_wrapper_level1/CLA_Adder_Top_instance/adder[0].inst_2/w_C_17
    SLICE_X6Y46          LUT5 (Prop_lut5_I4_O)        0.320    16.175 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[0].inst_2/genblk1[19].full_adder_inst_i_1/O
                         net (fo=3, routed)           0.972    17.146    instance_wrapper_level1/CLA_Adder_Top_instance/adder[0].inst_2/w_C_19
    SLICE_X4Y49          LUT5 (Prop_lut5_I4_O)        0.361    17.507 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[0].inst_2/genblk1[21].full_adder_inst_i_1/O
                         net (fo=3, routed)           0.826    18.333    instance_wrapper_level1/CLA_Adder_Top_instance/adder[0].inst_2/w_C_21
    SLICE_X4Y51          LUT5 (Prop_lut5_I4_O)        0.357    18.690 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[0].inst_2/genblk1[23].full_adder_inst_i_1/O
                         net (fo=3, routed)           0.955    19.646    instance_wrapper_level1/CLA_Adder_Top_instance/adder[0].inst_2/w_C_23
    SLICE_X2Y55          LUT5 (Prop_lut5_I4_O)        0.356    20.002 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[0].inst_2/genblk1[25].full_adder_inst_i_1/O
                         net (fo=3, routed)           0.596    20.598    instance_wrapper_level1/CLA_Adder_Top_instance/adder[0].inst_2/w_C_25
    SLICE_X4Y57          LUT5 (Prop_lut5_I4_O)        0.327    20.925 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[0].inst_2/genblk1[27].full_adder_inst_i_1/O
                         net (fo=3, routed)           0.898    21.822    instance_wrapper_level1/CLA_Adder_Top_instance/adder[0].inst_2/w_C_27
    SLICE_X8Y56          LUT5 (Prop_lut5_I4_O)        0.356    22.178 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[0].inst_2/genblk1[29].full_adder_inst_i_1/O
                         net (fo=3, routed)           0.657    22.835    instance_wrapper_level1/CLA_Adder_Top_instance/adder[0].inst_2/w_C_29
    SLICE_X12Y52         LUT5 (Prop_lut5_I4_O)        0.324    23.159 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[0].inst_2/genblk1[31].full_adder_inst_i_1/O
                         net (fo=2, routed)           0.294    23.453    instance_wrapper_level1/CLA_Adder_Top_instance/adder[0].inst_2/w_C_31
    SLICE_X12Y52         LUT3 (Prop_lut3_I2_O)        0.331    23.784 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[0].inst_2/data_out_from_R0[32]_i_1/O
                         net (fo=1, routed)           0.000    23.784    instance_wrapper_level1/CLA_Adder_Top_instance/adder[0].inst_2/data_out[32]
    SLICE_X12Y52         FDRE                                         r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[0].inst_2/data_out_from_R0_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clock (IN)
                         net (fo=0)                   0.000    40.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    43.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    43.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=1334, routed)        1.441    44.782    instance_wrapper_level1/CLA_Adder_Top_instance/adder[0].inst_2/clock
    SLICE_X12Y52         FDRE                                         r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[0].inst_2/data_out_from_R0_reg[32]/C
                         clock pessimism              0.180    44.962    
                         clock uncertainty           -0.035    44.926    
    SLICE_X12Y52         FDRE (Setup_fdre_C_D)        0.077    45.003    instance_wrapper_level1/CLA_Adder_Top_instance/adder[0].inst_2/data_out_from_R0_reg[32]
  -------------------------------------------------------------------
                         required time                         45.003    
                         arrival time                         -23.784    
  -------------------------------------------------------------------
                         slack                                 21.219    

Slack (MET) :             21.555ns  (required time - arrival time)
  Source:                 instance_wrapper_level1/CLA_Adder_Top_instance/B_local_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            instance_wrapper_level1/CLA_Adder_Top_instance/adder[0].inst_2/data_out_from_R0_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (sys_clk_pin rise@40.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        18.363ns  (logic 5.348ns (29.124%)  route 13.015ns (70.876%))
  Logic Levels:           16  (LUT3=2 LUT5=13 LUT6=1)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 44.782 - 40.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=1334, routed)        1.568     5.089    instance_wrapper_level1/CLA_Adder_Top_instance/clk_top
    SLICE_X8Y41          FDRE                                         r  instance_wrapper_level1/CLA_Adder_Top_instance/B_local_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y41          FDRE (Prop_fdre_C_Q)         0.478     5.567 r  instance_wrapper_level1/CLA_Adder_Top_instance/B_local_reg[0][0]/Q
                         net (fo=4, routed)           0.901     6.468    instance_wrapper_level1/CLA_Adder_Top_instance/adder[0].inst_2/data_in_B[0]
    SLICE_X7Y39          LUT6 (Prop_lut6_I3_O)        0.301     6.769 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[0].inst_2/genblk1[3].full_adder_inst_i_1/O
                         net (fo=3, routed)           0.900     7.669    instance_wrapper_level1/CLA_Adder_Top_instance/adder[0].inst_2/w_C_3
    SLICE_X9Y37          LUT5 (Prop_lut5_I4_O)        0.153     7.822 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[0].inst_2/genblk1[5].full_adder_inst_i_1/O
                         net (fo=3, routed)           1.054     8.876    instance_wrapper_level1/CLA_Adder_Top_instance/adder[0].inst_2/w_C_5
    SLICE_X6Y36          LUT5 (Prop_lut5_I4_O)        0.356     9.232 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[0].inst_2/genblk1[7].full_adder_inst_i_1/O
                         net (fo=3, routed)           0.972    10.203    instance_wrapper_level1/CLA_Adder_Top_instance/adder[0].inst_2/w_C_7
    SLICE_X4Y38          LUT5 (Prop_lut5_I4_O)        0.361    10.564 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[0].inst_2/genblk1[9].full_adder_inst_i_1/O
                         net (fo=3, routed)           0.653    11.217    instance_wrapper_level1/CLA_Adder_Top_instance/adder[0].inst_2/w_C_9
    SLICE_X4Y39          LUT5 (Prop_lut5_I4_O)        0.327    11.544 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[0].inst_2/genblk1[11].full_adder_inst_i_1/O
                         net (fo=3, routed)           1.105    12.649    instance_wrapper_level1/CLA_Adder_Top_instance/adder[0].inst_2/w_C_11
    SLICE_X8Y43          LUT5 (Prop_lut5_I4_O)        0.153    12.802 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[0].inst_2/genblk1[13].full_adder_inst_i_1/O
                         net (fo=3, routed)           0.843    13.645    instance_wrapper_level1/CLA_Adder_Top_instance/adder[0].inst_2/w_C_13
    SLICE_X10Y44         LUT5 (Prop_lut5_I4_O)        0.360    14.005 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[0].inst_2/genblk1[15].full_adder_inst_i_1/O
                         net (fo=3, routed)           0.703    14.708    instance_wrapper_level1/CLA_Adder_Top_instance/adder[0].inst_2/w_C_15
    SLICE_X11Y48         LUT5 (Prop_lut5_I4_O)        0.327    15.035 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[0].inst_2/genblk1[17].full_adder_inst_i_1/O
                         net (fo=3, routed)           0.820    15.855    instance_wrapper_level1/CLA_Adder_Top_instance/adder[0].inst_2/w_C_17
    SLICE_X6Y46          LUT5 (Prop_lut5_I4_O)        0.320    16.175 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[0].inst_2/genblk1[19].full_adder_inst_i_1/O
                         net (fo=3, routed)           0.972    17.146    instance_wrapper_level1/CLA_Adder_Top_instance/adder[0].inst_2/w_C_19
    SLICE_X4Y49          LUT5 (Prop_lut5_I4_O)        0.361    17.507 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[0].inst_2/genblk1[21].full_adder_inst_i_1/O
                         net (fo=3, routed)           0.826    18.333    instance_wrapper_level1/CLA_Adder_Top_instance/adder[0].inst_2/w_C_21
    SLICE_X4Y51          LUT5 (Prop_lut5_I4_O)        0.357    18.690 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[0].inst_2/genblk1[23].full_adder_inst_i_1/O
                         net (fo=3, routed)           0.955    19.646    instance_wrapper_level1/CLA_Adder_Top_instance/adder[0].inst_2/w_C_23
    SLICE_X2Y55          LUT5 (Prop_lut5_I4_O)        0.356    20.002 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[0].inst_2/genblk1[25].full_adder_inst_i_1/O
                         net (fo=3, routed)           0.596    20.598    instance_wrapper_level1/CLA_Adder_Top_instance/adder[0].inst_2/w_C_25
    SLICE_X4Y57          LUT5 (Prop_lut5_I4_O)        0.327    20.925 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[0].inst_2/genblk1[27].full_adder_inst_i_1/O
                         net (fo=3, routed)           0.898    21.822    instance_wrapper_level1/CLA_Adder_Top_instance/adder[0].inst_2/w_C_27
    SLICE_X8Y56          LUT5 (Prop_lut5_I4_O)        0.356    22.178 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[0].inst_2/genblk1[29].full_adder_inst_i_1/O
                         net (fo=3, routed)           0.657    22.835    instance_wrapper_level1/CLA_Adder_Top_instance/adder[0].inst_2/w_C_29
    SLICE_X12Y52         LUT3 (Prop_lut3_I2_O)        0.331    23.166 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[0].inst_2/genblk1[30].full_adder_inst_i_1/O
                         net (fo=1, routed)           0.162    23.328    instance_wrapper_level1/CLA_Adder_Top_instance/adder[0].inst_2/genblk1[30].full_adder_inst/i_carry
    SLICE_X12Y52         LUT3 (Prop_lut3_I0_O)        0.124    23.452 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[0].inst_2/genblk1[30].full_adder_inst/o_sum_INST_0/O
                         net (fo=1, routed)           0.000    23.452    instance_wrapper_level1/CLA_Adder_Top_instance/adder[0].inst_2/p_5_out
    SLICE_X12Y52         FDRE                                         r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[0].inst_2/data_out_from_R0_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clock (IN)
                         net (fo=0)                   0.000    40.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    43.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    43.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=1334, routed)        1.441    44.782    instance_wrapper_level1/CLA_Adder_Top_instance/adder[0].inst_2/clock
    SLICE_X12Y52         FDRE                                         r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[0].inst_2/data_out_from_R0_reg[30]/C
                         clock pessimism              0.180    44.962    
                         clock uncertainty           -0.035    44.926    
    SLICE_X12Y52         FDRE (Setup_fdre_C_D)        0.081    45.007    instance_wrapper_level1/CLA_Adder_Top_instance/adder[0].inst_2/data_out_from_R0_reg[30]
  -------------------------------------------------------------------
                         required time                         45.007    
                         arrival time                         -23.452    
  -------------------------------------------------------------------
                         slack                                 21.555    

Slack (MET) :             21.693ns  (required time - arrival time)
  Source:                 instance_wrapper_level1/CLA_Adder_Top_instance/A_local_reg[5][2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            instance_wrapper_level1/CLA_Adder_Top_instance/adder[5].inst_2/data_out_from_R0_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (sys_clk_pin rise@40.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        18.176ns  (logic 5.340ns (29.380%)  route 12.836ns (70.620%))
  Logic Levels:           16  (LUT3=2 LUT5=13 LUT6=1)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 44.782 - 40.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=1334, routed)        1.567     5.088    instance_wrapper_level1/CLA_Adder_Top_instance/clk_top
    SLICE_X9Y40          FDRE                                         r  instance_wrapper_level1/CLA_Adder_Top_instance/A_local_reg[5][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y40          FDRE (Prop_fdre_C_Q)         0.456     5.544 r  instance_wrapper_level1/CLA_Adder_Top_instance/A_local_reg[5][2]/Q
                         net (fo=2, routed)           0.872     6.416    instance_wrapper_level1/CLA_Adder_Top_instance/adder[5].inst_2/data_in_A[2]
    SLICE_X9Y40          LUT6 (Prop_lut6_I1_O)        0.124     6.540 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[5].inst_2/genblk1[3].full_adder_inst_i_1/O
                         net (fo=3, routed)           0.633     7.173    instance_wrapper_level1/CLA_Adder_Top_instance/adder[5].inst_2/w_C_3
    SLICE_X10Y35         LUT5 (Prop_lut5_I4_O)        0.117     7.290 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[5].inst_2/genblk1[5].full_adder_inst_i_1/O
                         net (fo=3, routed)           1.078     8.368    instance_wrapper_level1/CLA_Adder_Top_instance/adder[5].inst_2/w_C_5
    SLICE_X6Y34          LUT5 (Prop_lut5_I4_O)        0.360     8.728 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[5].inst_2/genblk1[7].full_adder_inst_i_1/O
                         net (fo=3, routed)           1.118     9.846    instance_wrapper_level1/CLA_Adder_Top_instance/adder[5].inst_2/w_C_7
    SLICE_X2Y37          LUT5 (Prop_lut5_I4_O)        0.360    10.206 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[5].inst_2/genblk1[9].full_adder_inst_i_1/O
                         net (fo=3, routed)           0.816    11.022    instance_wrapper_level1/CLA_Adder_Top_instance/adder[5].inst_2/w_C_9
    SLICE_X2Y40          LUT5 (Prop_lut5_I4_O)        0.357    11.379 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[5].inst_2/genblk1[11].full_adder_inst_i_1/O
                         net (fo=3, routed)           1.118    12.497    instance_wrapper_level1/CLA_Adder_Top_instance/adder[5].inst_2/w_C_11
    SLICE_X6Y44          LUT5 (Prop_lut5_I4_O)        0.377    12.874 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[5].inst_2/genblk1[13].full_adder_inst_i_1/O
                         net (fo=3, routed)           0.559    13.433    instance_wrapper_level1/CLA_Adder_Top_instance/adder[5].inst_2/w_C_13
    SLICE_X7Y46          LUT5 (Prop_lut5_I4_O)        0.327    13.760 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[5].inst_2/genblk1[15].full_adder_inst_i_1/O
                         net (fo=3, routed)           0.967    14.727    instance_wrapper_level1/CLA_Adder_Top_instance/adder[5].inst_2/w_C_15
    SLICE_X6Y49          LUT5 (Prop_lut5_I4_O)        0.356    15.083 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[5].inst_2/genblk1[17].full_adder_inst_i_1/O
                         net (fo=3, routed)           1.016    16.099    instance_wrapper_level1/CLA_Adder_Top_instance/adder[5].inst_2/w_C_17
    SLICE_X2Y46          LUT5 (Prop_lut5_I4_O)        0.360    16.459 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[5].inst_2/genblk1[19].full_adder_inst_i_1/O
                         net (fo=3, routed)           0.967    17.426    instance_wrapper_level1/CLA_Adder_Top_instance/adder[5].inst_2/w_C_19
    SLICE_X2Y49          LUT5 (Prop_lut5_I4_O)        0.360    17.786 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[5].inst_2/genblk1[21].full_adder_inst_i_1/O
                         net (fo=3, routed)           0.826    18.613    instance_wrapper_level1/CLA_Adder_Top_instance/adder[5].inst_2/w_C_21
    SLICE_X2Y51          LUT5 (Prop_lut5_I4_O)        0.360    18.973 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[5].inst_2/genblk1[23].full_adder_inst_i_1/O
                         net (fo=3, routed)           0.636    19.609    instance_wrapper_level1/CLA_Adder_Top_instance/adder[5].inst_2/w_C_23
    SLICE_X0Y57          LUT5 (Prop_lut5_I4_O)        0.327    19.936 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[5].inst_2/genblk1[25].full_adder_inst_i_1/O
                         net (fo=3, routed)           0.582    20.517    instance_wrapper_level1/CLA_Adder_Top_instance/adder[5].inst_2/w_C_25
    SLICE_X2Y58          LUT5 (Prop_lut5_I4_O)        0.320    20.837 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[5].inst_2/genblk1[27].full_adder_inst_i_1/O
                         net (fo=3, routed)           0.634    21.472    instance_wrapper_level1/CLA_Adder_Top_instance/adder[5].inst_2/w_C_27
    SLICE_X6Y57          LUT5 (Prop_lut5_I4_O)        0.324    21.796 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[5].inst_2/genblk1[29].full_adder_inst_i_1/O
                         net (fo=3, routed)           0.862    22.657    instance_wrapper_level1/CLA_Adder_Top_instance/adder[5].inst_2/w_C_29
    SLICE_X11Y53         LUT3 (Prop_lut3_I2_O)        0.331    22.988 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[5].inst_2/genblk1[30].full_adder_inst_i_1/O
                         net (fo=1, routed)           0.151    23.140    instance_wrapper_level1/CLA_Adder_Top_instance/adder[5].inst_2/genblk1[30].full_adder_inst/i_carry
    SLICE_X11Y53         LUT3 (Prop_lut3_I0_O)        0.124    23.264 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[5].inst_2/genblk1[30].full_adder_inst/o_sum_INST_0/O
                         net (fo=1, routed)           0.000    23.264    instance_wrapper_level1/CLA_Adder_Top_instance/adder[5].inst_2/p_5_out
    SLICE_X11Y53         FDRE                                         r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[5].inst_2/data_out_from_R0_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clock (IN)
                         net (fo=0)                   0.000    40.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    43.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    43.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=1334, routed)        1.441    44.782    instance_wrapper_level1/CLA_Adder_Top_instance/adder[5].inst_2/clock
    SLICE_X11Y53         FDRE                                         r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[5].inst_2/data_out_from_R0_reg[30]/C
                         clock pessimism              0.180    44.962    
                         clock uncertainty           -0.035    44.926    
    SLICE_X11Y53         FDRE (Setup_fdre_C_D)        0.031    44.957    instance_wrapper_level1/CLA_Adder_Top_instance/adder[5].inst_2/data_out_from_R0_reg[30]
  -------------------------------------------------------------------
                         required time                         44.957    
                         arrival time                         -23.264    
  -------------------------------------------------------------------
                         slack                                 21.693    

Slack (MET) :             21.739ns  (required time - arrival time)
  Source:                 instance_wrapper_level1/CLA_Adder_Top_instance/A_local_reg[7][1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            instance_wrapper_level1/CLA_Adder_Top_instance/adder[7].inst_2/data_out_from_R0_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (sys_clk_pin rise@40.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        18.175ns  (logic 5.486ns (30.184%)  route 12.689ns (69.816%))
  Logic Levels:           16  (LUT3=1 LUT5=14 LUT6=1)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 44.782 - 40.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=1334, routed)        1.568     5.089    instance_wrapper_level1/CLA_Adder_Top_instance/clk_top
    SLICE_X9Y41          FDRE                                         r  instance_wrapper_level1/CLA_Adder_Top_instance/A_local_reg[7][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y41          FDRE (Prop_fdre_C_Q)         0.456     5.545 r  instance_wrapper_level1/CLA_Adder_Top_instance/A_local_reg[7][1]/Q
                         net (fo=3, routed)           1.010     6.555    instance_wrapper_level1/CLA_Adder_Top_instance/adder[7].inst_2/data_in_A[1]
    SLICE_X9Y41          LUT6 (Prop_lut6_I5_O)        0.124     6.679 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[7].inst_2/genblk1[3].full_adder_inst_i_1/O
                         net (fo=3, routed)           0.618     7.297    instance_wrapper_level1/CLA_Adder_Top_instance/adder[7].inst_2/w_C_3
    SLICE_X9Y34          LUT5 (Prop_lut5_I4_O)        0.120     7.417 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[7].inst_2/genblk1[5].full_adder_inst_i_1/O
                         net (fo=3, routed)           1.198     8.615    instance_wrapper_level1/CLA_Adder_Top_instance/adder[7].inst_2/w_C_5
    SLICE_X7Y35          LUT5 (Prop_lut5_I4_O)        0.353     8.968 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[7].inst_2/genblk1[7].full_adder_inst_i_1/O
                         net (fo=3, routed)           1.119    10.087    instance_wrapper_level1/CLA_Adder_Top_instance/adder[7].inst_2/w_C_7
    SLICE_X1Y37          LUT5 (Prop_lut5_I4_O)        0.362    10.449 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[7].inst_2/genblk1[9].full_adder_inst_i_1/O
                         net (fo=3, routed)           0.818    11.267    instance_wrapper_level1/CLA_Adder_Top_instance/adder[7].inst_2/w_C_9
    SLICE_X2Y39          LUT5 (Prop_lut5_I4_O)        0.353    11.620 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[7].inst_2/genblk1[11].full_adder_inst_i_1/O
                         net (fo=3, routed)           0.732    12.352    instance_wrapper_level1/CLA_Adder_Top_instance/adder[7].inst_2/w_C_11
    SLICE_X5Y41          LUT5 (Prop_lut5_I4_O)        0.377    12.729 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[7].inst_2/genblk1[13].full_adder_inst_i_1/O
                         net (fo=3, routed)           0.737    13.466    instance_wrapper_level1/CLA_Adder_Top_instance/adder[7].inst_2/w_C_13
    SLICE_X8Y45          LUT5 (Prop_lut5_I4_O)        0.320    13.786 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[7].inst_2/genblk1[15].full_adder_inst_i_1/O
                         net (fo=3, routed)           1.057    14.843    instance_wrapper_level1/CLA_Adder_Top_instance/adder[7].inst_2/w_C_15
    SLICE_X7Y47          LUT5 (Prop_lut5_I4_O)        0.361    15.204 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[7].inst_2/genblk1[17].full_adder_inst_i_1/O
                         net (fo=3, routed)           0.579    15.783    instance_wrapper_level1/CLA_Adder_Top_instance/adder[7].inst_2/w_C_17
    SLICE_X0Y46          LUT5 (Prop_lut5_I4_O)        0.323    16.106 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[7].inst_2/genblk1[19].full_adder_inst_i_1/O
                         net (fo=3, routed)           0.587    16.694    instance_wrapper_level1/CLA_Adder_Top_instance/adder[7].inst_2/w_C_19
    SLICE_X2Y48          LUT5 (Prop_lut5_I4_O)        0.320    17.014 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[7].inst_2/genblk1[21].full_adder_inst_i_1/O
                         net (fo=3, routed)           0.970    17.983    instance_wrapper_level1/CLA_Adder_Top_instance/adder[7].inst_2/w_C_21
    SLICE_X2Y52          LUT5 (Prop_lut5_I4_O)        0.360    18.343 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[7].inst_2/genblk1[23].full_adder_inst_i_1/O
                         net (fo=3, routed)           0.708    19.051    instance_wrapper_level1/CLA_Adder_Top_instance/adder[7].inst_2/w_C_23
    SLICE_X1Y55          LUT5 (Prop_lut5_I4_O)        0.327    19.378 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[7].inst_2/genblk1[25].full_adder_inst_i_1/O
                         net (fo=3, routed)           0.703    20.081    instance_wrapper_level1/CLA_Adder_Top_instance/adder[7].inst_2/w_C_25
    SLICE_X3Y58          LUT5 (Prop_lut5_I4_O)        0.323    20.404 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[7].inst_2/genblk1[27].full_adder_inst_i_1/O
                         net (fo=3, routed)           0.720    21.125    instance_wrapper_level1/CLA_Adder_Top_instance/adder[7].inst_2/w_C_27
    SLICE_X7Y57          LUT5 (Prop_lut5_I4_O)        0.356    21.481 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[7].inst_2/genblk1[29].full_adder_inst_i_1/O
                         net (fo=3, routed)           0.813    22.294    instance_wrapper_level1/CLA_Adder_Top_instance/adder[7].inst_2/w_C_29
    SLICE_X8Y53          LUT5 (Prop_lut5_I4_O)        0.320    22.614 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[7].inst_2/genblk1[31].full_adder_inst_i_1/O
                         net (fo=2, routed)           0.320    22.934    instance_wrapper_level1/CLA_Adder_Top_instance/adder[7].inst_2/w_C_31
    SLICE_X8Y52          LUT3 (Prop_lut3_I2_O)        0.331    23.265 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[7].inst_2/data_out_from_R0[32]_i_1/O
                         net (fo=1, routed)           0.000    23.265    instance_wrapper_level1/CLA_Adder_Top_instance/adder[7].inst_2/data_out[32]
    SLICE_X8Y52          FDRE                                         r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[7].inst_2/data_out_from_R0_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clock (IN)
                         net (fo=0)                   0.000    40.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    43.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    43.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=1334, routed)        1.441    44.782    instance_wrapper_level1/CLA_Adder_Top_instance/adder[7].inst_2/clock
    SLICE_X8Y52          FDRE                                         r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[7].inst_2/data_out_from_R0_reg[32]/C
                         clock pessimism              0.180    44.962    
                         clock uncertainty           -0.035    44.926    
    SLICE_X8Y52          FDRE (Setup_fdre_C_D)        0.077    45.003    instance_wrapper_level1/CLA_Adder_Top_instance/adder[7].inst_2/data_out_from_R0_reg[32]
  -------------------------------------------------------------------
                         required time                         45.003    
                         arrival time                         -23.265    
  -------------------------------------------------------------------
                         slack                                 21.739    

Slack (MET) :             21.746ns  (required time - arrival time)
  Source:                 instance_wrapper_level1/CLA_Adder_Top_instance/A_local_reg[7][1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            instance_wrapper_level1/CLA_Adder_Top_instance/adder[7].inst_2/data_out_from_R0_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (sys_clk_pin rise@40.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        18.172ns  (logic 5.486ns (30.189%)  route 12.686ns (69.811%))
  Logic Levels:           16  (LUT3=1 LUT5=14 LUT6=1)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 44.782 - 40.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=1334, routed)        1.568     5.089    instance_wrapper_level1/CLA_Adder_Top_instance/clk_top
    SLICE_X9Y41          FDRE                                         r  instance_wrapper_level1/CLA_Adder_Top_instance/A_local_reg[7][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y41          FDRE (Prop_fdre_C_Q)         0.456     5.545 r  instance_wrapper_level1/CLA_Adder_Top_instance/A_local_reg[7][1]/Q
                         net (fo=3, routed)           1.010     6.555    instance_wrapper_level1/CLA_Adder_Top_instance/adder[7].inst_2/data_in_A[1]
    SLICE_X9Y41          LUT6 (Prop_lut6_I5_O)        0.124     6.679 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[7].inst_2/genblk1[3].full_adder_inst_i_1/O
                         net (fo=3, routed)           0.618     7.297    instance_wrapper_level1/CLA_Adder_Top_instance/adder[7].inst_2/w_C_3
    SLICE_X9Y34          LUT5 (Prop_lut5_I4_O)        0.120     7.417 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[7].inst_2/genblk1[5].full_adder_inst_i_1/O
                         net (fo=3, routed)           1.198     8.615    instance_wrapper_level1/CLA_Adder_Top_instance/adder[7].inst_2/w_C_5
    SLICE_X7Y35          LUT5 (Prop_lut5_I4_O)        0.353     8.968 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[7].inst_2/genblk1[7].full_adder_inst_i_1/O
                         net (fo=3, routed)           1.119    10.087    instance_wrapper_level1/CLA_Adder_Top_instance/adder[7].inst_2/w_C_7
    SLICE_X1Y37          LUT5 (Prop_lut5_I4_O)        0.362    10.449 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[7].inst_2/genblk1[9].full_adder_inst_i_1/O
                         net (fo=3, routed)           0.818    11.267    instance_wrapper_level1/CLA_Adder_Top_instance/adder[7].inst_2/w_C_9
    SLICE_X2Y39          LUT5 (Prop_lut5_I4_O)        0.353    11.620 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[7].inst_2/genblk1[11].full_adder_inst_i_1/O
                         net (fo=3, routed)           0.732    12.352    instance_wrapper_level1/CLA_Adder_Top_instance/adder[7].inst_2/w_C_11
    SLICE_X5Y41          LUT5 (Prop_lut5_I4_O)        0.377    12.729 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[7].inst_2/genblk1[13].full_adder_inst_i_1/O
                         net (fo=3, routed)           0.737    13.466    instance_wrapper_level1/CLA_Adder_Top_instance/adder[7].inst_2/w_C_13
    SLICE_X8Y45          LUT5 (Prop_lut5_I4_O)        0.320    13.786 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[7].inst_2/genblk1[15].full_adder_inst_i_1/O
                         net (fo=3, routed)           1.057    14.843    instance_wrapper_level1/CLA_Adder_Top_instance/adder[7].inst_2/w_C_15
    SLICE_X7Y47          LUT5 (Prop_lut5_I4_O)        0.361    15.204 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[7].inst_2/genblk1[17].full_adder_inst_i_1/O
                         net (fo=3, routed)           0.579    15.783    instance_wrapper_level1/CLA_Adder_Top_instance/adder[7].inst_2/w_C_17
    SLICE_X0Y46          LUT5 (Prop_lut5_I4_O)        0.323    16.106 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[7].inst_2/genblk1[19].full_adder_inst_i_1/O
                         net (fo=3, routed)           0.587    16.694    instance_wrapper_level1/CLA_Adder_Top_instance/adder[7].inst_2/w_C_19
    SLICE_X2Y48          LUT5 (Prop_lut5_I4_O)        0.320    17.014 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[7].inst_2/genblk1[21].full_adder_inst_i_1/O
                         net (fo=3, routed)           0.970    17.983    instance_wrapper_level1/CLA_Adder_Top_instance/adder[7].inst_2/w_C_21
    SLICE_X2Y52          LUT5 (Prop_lut5_I4_O)        0.360    18.343 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[7].inst_2/genblk1[23].full_adder_inst_i_1/O
                         net (fo=3, routed)           0.708    19.051    instance_wrapper_level1/CLA_Adder_Top_instance/adder[7].inst_2/w_C_23
    SLICE_X1Y55          LUT5 (Prop_lut5_I4_O)        0.327    19.378 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[7].inst_2/genblk1[25].full_adder_inst_i_1/O
                         net (fo=3, routed)           0.703    20.081    instance_wrapper_level1/CLA_Adder_Top_instance/adder[7].inst_2/w_C_25
    SLICE_X3Y58          LUT5 (Prop_lut5_I4_O)        0.323    20.404 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[7].inst_2/genblk1[27].full_adder_inst_i_1/O
                         net (fo=3, routed)           0.720    21.125    instance_wrapper_level1/CLA_Adder_Top_instance/adder[7].inst_2/w_C_27
    SLICE_X7Y57          LUT5 (Prop_lut5_I4_O)        0.356    21.481 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[7].inst_2/genblk1[29].full_adder_inst_i_1/O
                         net (fo=3, routed)           0.813    22.294    instance_wrapper_level1/CLA_Adder_Top_instance/adder[7].inst_2/w_C_29
    SLICE_X8Y53          LUT5 (Prop_lut5_I4_O)        0.320    22.614 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[7].inst_2/genblk1[31].full_adder_inst_i_1/O
                         net (fo=2, routed)           0.317    22.931    instance_wrapper_level1/CLA_Adder_Top_instance/adder[7].inst_2/genblk1[31].full_adder_inst/i_carry
    SLICE_X8Y52          LUT3 (Prop_lut3_I0_O)        0.331    23.262 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[7].inst_2/genblk1[31].full_adder_inst/o_sum_INST_0/O
                         net (fo=1, routed)           0.000    23.262    instance_wrapper_level1/CLA_Adder_Top_instance/adder[7].inst_2/p_2_out
    SLICE_X8Y52          FDRE                                         r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[7].inst_2/data_out_from_R0_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clock (IN)
                         net (fo=0)                   0.000    40.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    43.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    43.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=1334, routed)        1.441    44.782    instance_wrapper_level1/CLA_Adder_Top_instance/adder[7].inst_2/clock
    SLICE_X8Y52          FDRE                                         r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[7].inst_2/data_out_from_R0_reg[31]/C
                         clock pessimism              0.180    44.962    
                         clock uncertainty           -0.035    44.926    
    SLICE_X8Y52          FDRE (Setup_fdre_C_D)        0.081    45.007    instance_wrapper_level1/CLA_Adder_Top_instance/adder[7].inst_2/data_out_from_R0_reg[31]
  -------------------------------------------------------------------
                         required time                         45.007    
                         arrival time                         -23.262    
  -------------------------------------------------------------------
                         slack                                 21.746    

Slack (MET) :             21.796ns  (required time - arrival time)
  Source:                 instance_wrapper_level1/CLA_Adder_Top_instance/B_local_reg[2][2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            instance_wrapper_level1/CLA_Adder_Top_instance/adder[2].inst_2/data_out_from_R0_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (sys_clk_pin rise@40.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        18.118ns  (logic 5.530ns (30.522%)  route 12.588ns (69.478%))
  Logic Levels:           16  (LUT3=1 LUT5=14 LUT6=1)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 44.782 - 40.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=1334, routed)        1.568     5.089    instance_wrapper_level1/CLA_Adder_Top_instance/clk_top
    SLICE_X10Y41         FDRE                                         r  instance_wrapper_level1/CLA_Adder_Top_instance/B_local_reg[2][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y41         FDRE (Prop_fdre_C_Q)         0.518     5.607 r  instance_wrapper_level1/CLA_Adder_Top_instance/B_local_reg[2][2]/Q
                         net (fo=2, routed)           0.890     6.497    instance_wrapper_level1/CLA_Adder_Top_instance/adder[2].inst_2/data_in_B[2]
    SLICE_X10Y41         LUT6 (Prop_lut6_I0_O)        0.124     6.621 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[2].inst_2/genblk1[3].full_adder_inst_i_1/O
                         net (fo=3, routed)           0.853     7.474    instance_wrapper_level1/CLA_Adder_Top_instance/adder[2].inst_2/w_C_3
    SLICE_X9Y36          LUT5 (Prop_lut5_I4_O)        0.153     7.627 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[2].inst_2/genblk1[5].full_adder_inst_i_1/O
                         net (fo=3, routed)           1.062     8.690    instance_wrapper_level1/CLA_Adder_Top_instance/adder[2].inst_2/w_C_5
    SLICE_X5Y35          LUT5 (Prop_lut5_I4_O)        0.357     9.047 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[2].inst_2/genblk1[7].full_adder_inst_i_1/O
                         net (fo=3, routed)           0.726     9.772    instance_wrapper_level1/CLA_Adder_Top_instance/adder[2].inst_2/w_C_7
    SLICE_X5Y37          LUT5 (Prop_lut5_I4_O)        0.323    10.095 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[2].inst_2/genblk1[9].full_adder_inst_i_1/O
                         net (fo=3, routed)           0.932    11.027    instance_wrapper_level1/CLA_Adder_Top_instance/adder[2].inst_2/w_C_9
    SLICE_X4Y42          LUT5 (Prop_lut5_I4_O)        0.353    11.380 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[2].inst_2/genblk1[11].full_adder_inst_i_1/O
                         net (fo=3, routed)           0.590    11.970    instance_wrapper_level1/CLA_Adder_Top_instance/adder[2].inst_2/w_C_11
    SLICE_X6Y42          LUT5 (Prop_lut5_I4_O)        0.325    12.295 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[2].inst_2/genblk1[13].full_adder_inst_i_1/O
                         net (fo=3, routed)           1.217    13.512    instance_wrapper_level1/CLA_Adder_Top_instance/adder[2].inst_2/w_C_13
    SLICE_X10Y45         LUT5 (Prop_lut5_I4_O)        0.360    13.872 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[2].inst_2/genblk1[15].full_adder_inst_i_1/O
                         net (fo=3, routed)           0.580    14.452    instance_wrapper_level1/CLA_Adder_Top_instance/adder[2].inst_2/w_C_15
    SLICE_X10Y48         LUT5 (Prop_lut5_I4_O)        0.324    14.776 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[2].inst_2/genblk1[17].full_adder_inst_i_1/O
                         net (fo=3, routed)           0.678    15.454    instance_wrapper_level1/CLA_Adder_Top_instance/adder[2].inst_2/w_C_17
    SLICE_X5Y45          LUT5 (Prop_lut5_I4_O)        0.327    15.781 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[2].inst_2/genblk1[19].full_adder_inst_i_1/O
                         net (fo=3, routed)           0.969    16.750    instance_wrapper_level1/CLA_Adder_Top_instance/adder[2].inst_2/w_C_19
    SLICE_X6Y48          LUT5 (Prop_lut5_I4_O)        0.356    17.106 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[2].inst_2/genblk1[21].full_adder_inst_i_1/O
                         net (fo=3, routed)           0.970    18.075    instance_wrapper_level1/CLA_Adder_Top_instance/adder[2].inst_2/w_C_21
    SLICE_X6Y52          LUT5 (Prop_lut5_I4_O)        0.360    18.435 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[2].inst_2/genblk1[23].full_adder_inst_i_1/O
                         net (fo=3, routed)           0.588    19.024    instance_wrapper_level1/CLA_Adder_Top_instance/adder[2].inst_2/w_C_23
    SLICE_X4Y54          LUT5 (Prop_lut5_I4_O)        0.327    19.351 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[2].inst_2/genblk1[25].full_adder_inst_i_1/O
                         net (fo=3, routed)           0.558    19.909    instance_wrapper_level1/CLA_Adder_Top_instance/adder[2].inst_2/w_C_25
    SLICE_X5Y55          LUT5 (Prop_lut5_I4_O)        0.323    20.232 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[2].inst_2/genblk1[27].full_adder_inst_i_1/O
                         net (fo=3, routed)           0.848    21.080    instance_wrapper_level1/CLA_Adder_Top_instance/adder[2].inst_2/w_C_27
    SLICE_X9Y57          LUT5 (Prop_lut5_I4_O)        0.323    21.403 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[2].inst_2/genblk1[29].full_adder_inst_i_1/O
                         net (fo=3, routed)           0.664    22.067    instance_wrapper_level1/CLA_Adder_Top_instance/adder[2].inst_2/w_C_29
    SLICE_X12Y53         LUT5 (Prop_lut5_I4_O)        0.322    22.389 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[2].inst_2/genblk1[31].full_adder_inst_i_1/O
                         net (fo=2, routed)           0.463    22.852    instance_wrapper_level1/CLA_Adder_Top_instance/adder[2].inst_2/w_C_31
    SLICE_X12Y50         LUT3 (Prop_lut3_I2_O)        0.355    23.207 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[2].inst_2/data_out_from_R0[32]_i_1/O
                         net (fo=1, routed)           0.000    23.207    instance_wrapper_level1/CLA_Adder_Top_instance/adder[2].inst_2/data_out[32]
    SLICE_X12Y50         FDRE                                         r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[2].inst_2/data_out_from_R0_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clock (IN)
                         net (fo=0)                   0.000    40.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    43.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    43.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=1334, routed)        1.441    44.782    instance_wrapper_level1/CLA_Adder_Top_instance/adder[2].inst_2/clock
    SLICE_X12Y50         FDRE                                         r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[2].inst_2/data_out_from_R0_reg[32]/C
                         clock pessimism              0.180    44.962    
                         clock uncertainty           -0.035    44.926    
    SLICE_X12Y50         FDRE (Setup_fdre_C_D)        0.077    45.003    instance_wrapper_level1/CLA_Adder_Top_instance/adder[2].inst_2/data_out_from_R0_reg[32]
  -------------------------------------------------------------------
                         required time                         45.003    
                         arrival time                         -23.207    
  -------------------------------------------------------------------
                         slack                                 21.796    

Slack (MET) :             21.803ns  (required time - arrival time)
  Source:                 instance_wrapper_level1/CLA_Adder_Top_instance/B_local_reg[2][2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            instance_wrapper_level1/CLA_Adder_Top_instance/adder[2].inst_2/data_out_from_R0_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (sys_clk_pin rise@40.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        18.115ns  (logic 5.530ns (30.527%)  route 12.585ns (69.473%))
  Logic Levels:           16  (LUT3=1 LUT5=14 LUT6=1)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 44.782 - 40.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=1334, routed)        1.568     5.089    instance_wrapper_level1/CLA_Adder_Top_instance/clk_top
    SLICE_X10Y41         FDRE                                         r  instance_wrapper_level1/CLA_Adder_Top_instance/B_local_reg[2][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y41         FDRE (Prop_fdre_C_Q)         0.518     5.607 r  instance_wrapper_level1/CLA_Adder_Top_instance/B_local_reg[2][2]/Q
                         net (fo=2, routed)           0.890     6.497    instance_wrapper_level1/CLA_Adder_Top_instance/adder[2].inst_2/data_in_B[2]
    SLICE_X10Y41         LUT6 (Prop_lut6_I0_O)        0.124     6.621 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[2].inst_2/genblk1[3].full_adder_inst_i_1/O
                         net (fo=3, routed)           0.853     7.474    instance_wrapper_level1/CLA_Adder_Top_instance/adder[2].inst_2/w_C_3
    SLICE_X9Y36          LUT5 (Prop_lut5_I4_O)        0.153     7.627 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[2].inst_2/genblk1[5].full_adder_inst_i_1/O
                         net (fo=3, routed)           1.062     8.690    instance_wrapper_level1/CLA_Adder_Top_instance/adder[2].inst_2/w_C_5
    SLICE_X5Y35          LUT5 (Prop_lut5_I4_O)        0.357     9.047 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[2].inst_2/genblk1[7].full_adder_inst_i_1/O
                         net (fo=3, routed)           0.726     9.772    instance_wrapper_level1/CLA_Adder_Top_instance/adder[2].inst_2/w_C_7
    SLICE_X5Y37          LUT5 (Prop_lut5_I4_O)        0.323    10.095 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[2].inst_2/genblk1[9].full_adder_inst_i_1/O
                         net (fo=3, routed)           0.932    11.027    instance_wrapper_level1/CLA_Adder_Top_instance/adder[2].inst_2/w_C_9
    SLICE_X4Y42          LUT5 (Prop_lut5_I4_O)        0.353    11.380 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[2].inst_2/genblk1[11].full_adder_inst_i_1/O
                         net (fo=3, routed)           0.590    11.970    instance_wrapper_level1/CLA_Adder_Top_instance/adder[2].inst_2/w_C_11
    SLICE_X6Y42          LUT5 (Prop_lut5_I4_O)        0.325    12.295 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[2].inst_2/genblk1[13].full_adder_inst_i_1/O
                         net (fo=3, routed)           1.217    13.512    instance_wrapper_level1/CLA_Adder_Top_instance/adder[2].inst_2/w_C_13
    SLICE_X10Y45         LUT5 (Prop_lut5_I4_O)        0.360    13.872 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[2].inst_2/genblk1[15].full_adder_inst_i_1/O
                         net (fo=3, routed)           0.580    14.452    instance_wrapper_level1/CLA_Adder_Top_instance/adder[2].inst_2/w_C_15
    SLICE_X10Y48         LUT5 (Prop_lut5_I4_O)        0.324    14.776 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[2].inst_2/genblk1[17].full_adder_inst_i_1/O
                         net (fo=3, routed)           0.678    15.454    instance_wrapper_level1/CLA_Adder_Top_instance/adder[2].inst_2/w_C_17
    SLICE_X5Y45          LUT5 (Prop_lut5_I4_O)        0.327    15.781 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[2].inst_2/genblk1[19].full_adder_inst_i_1/O
                         net (fo=3, routed)           0.969    16.750    instance_wrapper_level1/CLA_Adder_Top_instance/adder[2].inst_2/w_C_19
    SLICE_X6Y48          LUT5 (Prop_lut5_I4_O)        0.356    17.106 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[2].inst_2/genblk1[21].full_adder_inst_i_1/O
                         net (fo=3, routed)           0.970    18.075    instance_wrapper_level1/CLA_Adder_Top_instance/adder[2].inst_2/w_C_21
    SLICE_X6Y52          LUT5 (Prop_lut5_I4_O)        0.360    18.435 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[2].inst_2/genblk1[23].full_adder_inst_i_1/O
                         net (fo=3, routed)           0.588    19.024    instance_wrapper_level1/CLA_Adder_Top_instance/adder[2].inst_2/w_C_23
    SLICE_X4Y54          LUT5 (Prop_lut5_I4_O)        0.327    19.351 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[2].inst_2/genblk1[25].full_adder_inst_i_1/O
                         net (fo=3, routed)           0.558    19.909    instance_wrapper_level1/CLA_Adder_Top_instance/adder[2].inst_2/w_C_25
    SLICE_X5Y55          LUT5 (Prop_lut5_I4_O)        0.323    20.232 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[2].inst_2/genblk1[27].full_adder_inst_i_1/O
                         net (fo=3, routed)           0.848    21.080    instance_wrapper_level1/CLA_Adder_Top_instance/adder[2].inst_2/w_C_27
    SLICE_X9Y57          LUT5 (Prop_lut5_I4_O)        0.323    21.403 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[2].inst_2/genblk1[29].full_adder_inst_i_1/O
                         net (fo=3, routed)           0.664    22.067    instance_wrapper_level1/CLA_Adder_Top_instance/adder[2].inst_2/w_C_29
    SLICE_X12Y53         LUT5 (Prop_lut5_I4_O)        0.322    22.389 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[2].inst_2/genblk1[31].full_adder_inst_i_1/O
                         net (fo=2, routed)           0.460    22.849    instance_wrapper_level1/CLA_Adder_Top_instance/adder[2].inst_2/genblk1[31].full_adder_inst/i_carry
    SLICE_X12Y50         LUT3 (Prop_lut3_I0_O)        0.355    23.204 r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[2].inst_2/genblk1[31].full_adder_inst/o_sum_INST_0/O
                         net (fo=1, routed)           0.000    23.204    instance_wrapper_level1/CLA_Adder_Top_instance/adder[2].inst_2/p_2_out
    SLICE_X12Y50         FDRE                                         r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[2].inst_2/data_out_from_R0_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clock (IN)
                         net (fo=0)                   0.000    40.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    43.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    43.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=1334, routed)        1.441    44.782    instance_wrapper_level1/CLA_Adder_Top_instance/adder[2].inst_2/clock
    SLICE_X12Y50         FDRE                                         r  instance_wrapper_level1/CLA_Adder_Top_instance/adder[2].inst_2/data_out_from_R0_reg[31]/C
                         clock pessimism              0.180    44.962    
                         clock uncertainty           -0.035    44.926    
    SLICE_X12Y50         FDRE (Setup_fdre_C_D)        0.081    45.007    instance_wrapper_level1/CLA_Adder_Top_instance/adder[2].inst_2/data_out_from_R0_reg[31]
  -------------------------------------------------------------------
                         required time                         45.007    
                         arrival time                         -23.204    
  -------------------------------------------------------------------
                         slack                                 21.803    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 data_in_A[11]
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            instance_wrapper_level1/input_buffer_instance/bsi_mem_A/data_out_reg[0][11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.469ns  (logic 1.383ns (30.938%)  route 3.086ns (69.062%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        5.155ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.155ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  1.000     1.000    
    V17                                               0.000     1.000 r  data_in_A[11] (IN)
                         net (fo=0)                   0.000     1.000    data_in_A[11]
    V17                  IBUF (Prop_ibuf_I_O)         1.383     2.383 r  data_in_A_IBUF[11]_inst/O
                         net (fo=8, routed)           3.086     5.469    instance_wrapper_level1/input_buffer_instance/bsi_mem_A/data_in[11]
    SLICE_X6Y41          FDRE                                         r  instance_wrapper_level1/input_buffer_instance/bsi_mem_A/data_out_reg[0][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=1334, routed)        1.634     5.155    instance_wrapper_level1/input_buffer_instance/bsi_mem_A/clock
    SLICE_X6Y41          FDRE                                         r  instance_wrapper_level1/input_buffer_instance/bsi_mem_A/data_out_reg[0][11]/C
                         clock pessimism              0.000     5.155    
                         clock uncertainty            0.035     5.191    
    SLICE_X6Y41          FDRE (Hold_fdre_C_D)         0.232     5.423    instance_wrapper_level1/input_buffer_instance/bsi_mem_A/data_out_reg[0][11]
  -------------------------------------------------------------------
                         required time                         -5.423    
                         arrival time                           5.469    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 data_in_A[13]
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            instance_wrapper_level1/input_buffer_instance/bsi_mem_A/data_out_reg[4][13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.369ns  (logic 1.371ns (31.386%)  route 2.997ns (68.614%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        5.090ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.090ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  1.000     1.000    
    U18                                               0.000     1.000 r  data_in_A[13] (IN)
                         net (fo=0)                   0.000     1.000    data_in_A[13]
    U18                  IBUF (Prop_ibuf_I_O)         1.371     2.371 r  data_in_A_IBUF[13]_inst/O
                         net (fo=8, routed)           2.997     5.369    instance_wrapper_level1/input_buffer_instance/bsi_mem_A/data_in[13]
    SLICE_X9Y44          FDRE                                         r  instance_wrapper_level1/input_buffer_instance/bsi_mem_A/data_out_reg[4][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=1334, routed)        1.569     5.090    instance_wrapper_level1/input_buffer_instance/bsi_mem_A/clock
    SLICE_X9Y44          FDRE                                         r  instance_wrapper_level1/input_buffer_instance/bsi_mem_A/data_out_reg[4][13]/C
                         clock pessimism              0.000     5.090    
                         clock uncertainty            0.035     5.126    
    SLICE_X9Y44          FDRE (Hold_fdre_C_D)         0.192     5.318    instance_wrapper_level1/input_buffer_instance/bsi_mem_A/data_out_reg[4][13]
  -------------------------------------------------------------------
                         required time                         -5.318    
                         arrival time                           5.369    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 instance_wrapper_level1/input_buffer_instance/bsi_mem_B/data_out_reg[2][16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            instance_wrapper_level1/CLA_Adder_Top_instance/B_local_reg[2][16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.164ns (41.095%)  route 0.235ns (58.905%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=1334, routed)        0.565     1.448    instance_wrapper_level1/input_buffer_instance/bsi_mem_B/clock
    SLICE_X8Y51          FDRE                                         r  instance_wrapper_level1/input_buffer_instance/bsi_mem_B/data_out_reg[2][16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y51          FDRE (Prop_fdre_C_Q)         0.164     1.612 r  instance_wrapper_level1/input_buffer_instance/bsi_mem_B/data_out_reg[2][16]/Q
                         net (fo=1, routed)           0.235     1.847    instance_wrapper_level1/CLA_Adder_Top_instance/B[2][16]
    SLICE_X10Y48         FDRE                                         r  instance_wrapper_level1/CLA_Adder_Top_instance/B_local_reg[2][16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=1334, routed)        0.837     1.964    instance_wrapper_level1/CLA_Adder_Top_instance/clk_top
    SLICE_X10Y48         FDRE                                         r  instance_wrapper_level1/CLA_Adder_Top_instance/B_local_reg[2][16]/C
                         clock pessimism             -0.244     1.720    
    SLICE_X10Y48         FDRE (Hold_fdre_C_D)         0.063     1.783    instance_wrapper_level1/CLA_Adder_Top_instance/B_local_reg[2][16]
  -------------------------------------------------------------------
                         required time                         -1.783    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 instance_wrapper_level1/input_buffer_instance/bsi_mem_B/data_out_reg[2][15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            instance_wrapper_level1/CLA_Adder_Top_instance/B_local_reg[2][15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.164ns (41.085%)  route 0.235ns (58.915%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=1334, routed)        0.565     1.448    instance_wrapper_level1/input_buffer_instance/bsi_mem_B/clock
    SLICE_X8Y51          FDRE                                         r  instance_wrapper_level1/input_buffer_instance/bsi_mem_B/data_out_reg[2][15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y51          FDRE (Prop_fdre_C_Q)         0.164     1.612 r  instance_wrapper_level1/input_buffer_instance/bsi_mem_B/data_out_reg[2][15]/Q
                         net (fo=1, routed)           0.235     1.847    instance_wrapper_level1/CLA_Adder_Top_instance/B[2][15]
    SLICE_X10Y48         FDRE                                         r  instance_wrapper_level1/CLA_Adder_Top_instance/B_local_reg[2][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=1334, routed)        0.837     1.964    instance_wrapper_level1/CLA_Adder_Top_instance/clk_top
    SLICE_X10Y48         FDRE                                         r  instance_wrapper_level1/CLA_Adder_Top_instance/B_local_reg[2][15]/C
                         clock pessimism             -0.244     1.720    
    SLICE_X10Y48         FDRE (Hold_fdre_C_D)         0.063     1.783    instance_wrapper_level1/CLA_Adder_Top_instance/B_local_reg[2][15]
  -------------------------------------------------------------------
                         required time                         -1.783    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 data_in_B[11]
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            instance_wrapper_level1/input_buffer_instance/bsi_mem_B/data_out_reg[5][11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.448ns  (logic 1.410ns (31.692%)  route 3.039ns (68.308%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        5.156ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.156ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  1.000     1.000    
    E18                                               0.000     1.000 r  data_in_B[11] (IN)
                         net (fo=0)                   0.000     1.000    data_in_B[11]
    E18                  IBUF (Prop_ibuf_I_O)         1.410     2.410 r  data_in_B_IBUF[11]_inst/O
                         net (fo=8, routed)           3.039     5.448    instance_wrapper_level1/input_buffer_instance/bsi_mem_B/data_in[11]
    SLICE_X7Y45          FDRE                                         r  instance_wrapper_level1/input_buffer_instance/bsi_mem_B/data_out_reg[5][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=1334, routed)        1.635     5.156    instance_wrapper_level1/input_buffer_instance/bsi_mem_B/clock
    SLICE_X7Y45          FDRE                                         r  instance_wrapper_level1/input_buffer_instance/bsi_mem_B/data_out_reg[5][11]/C
                         clock pessimism              0.000     5.156    
                         clock uncertainty            0.035     5.192    
    SLICE_X7Y45          FDRE (Hold_fdre_C_D)         0.192     5.384    instance_wrapper_level1/input_buffer_instance/bsi_mem_B/data_out_reg[5][11]
  -------------------------------------------------------------------
                         required time                         -5.384    
                         arrival time                           5.448    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 data_in_B[17]
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            instance_wrapper_level1/input_buffer_instance/bsi_mem_B/data_out_reg[2][17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.453ns  (logic 1.393ns (31.275%)  route 3.060ns (68.725%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        5.156ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.156ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  1.000     1.000    
    A18                                               0.000     1.000 r  data_in_B[17] (IN)
                         net (fo=0)                   0.000     1.000    data_in_B[17]
    A18                  IBUF (Prop_ibuf_I_O)         1.393     2.393 r  data_in_B_IBUF[17]_inst/O
                         net (fo=8, routed)           3.060     5.453    instance_wrapper_level1/input_buffer_instance/bsi_mem_B/data_in[17]
    SLICE_X5Y44          FDRE                                         r  instance_wrapper_level1/input_buffer_instance/bsi_mem_B/data_out_reg[2][17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=1334, routed)        1.635     5.156    instance_wrapper_level1/input_buffer_instance/bsi_mem_B/clock
    SLICE_X5Y44          FDRE                                         r  instance_wrapper_level1/input_buffer_instance/bsi_mem_B/data_out_reg[2][17]/C
                         clock pessimism              0.000     5.156    
                         clock uncertainty            0.035     5.192    
    SLICE_X5Y44          FDRE (Hold_fdre_C_D)         0.192     5.384    instance_wrapper_level1/input_buffer_instance/bsi_mem_B/data_out_reg[2][17]
  -------------------------------------------------------------------
                         required time                         -5.384    
                         arrival time                           5.453    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 data_in_A[22]
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            instance_wrapper_level1/input_buffer_instance/bsi_mem_A/data_out_reg[6][22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.425ns  (logic 1.372ns (31.001%)  route 3.053ns (68.999%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        5.144ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.144ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  1.000     1.000    
    P17                                               0.000     1.000 r  data_in_A[22] (IN)
                         net (fo=0)                   0.000     1.000    data_in_A[22]
    P17                  IBUF (Prop_ibuf_I_O)         1.372     2.372 r  data_in_A_IBUF[22]_inst/O
                         net (fo=8, routed)           3.053     5.425    instance_wrapper_level1/input_buffer_instance/bsi_mem_A/data_in[22]
    SLICE_X4Y53          FDRE                                         r  instance_wrapper_level1/input_buffer_instance/bsi_mem_A/data_out_reg[6][22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=1334, routed)        1.623     5.144    instance_wrapper_level1/input_buffer_instance/bsi_mem_A/clock
    SLICE_X4Y53          FDRE                                         r  instance_wrapper_level1/input_buffer_instance/bsi_mem_A/data_out_reg[6][22]/C
                         clock pessimism              0.000     5.144    
                         clock uncertainty            0.035     5.179    
    SLICE_X4Y53          FDRE (Hold_fdre_C_D)         0.170     5.349    instance_wrapper_level1/input_buffer_instance/bsi_mem_A/data_out_reg[6][22]
  -------------------------------------------------------------------
                         required time                         -5.349    
                         arrival time                           5.425    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 instance_wrapper_level1/input_buffer_instance/bsi_mem_A/data_out_reg[6][31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            instance_wrapper_level1/CLA_Adder_Top_instance/A_local_reg[6][31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.164ns (39.837%)  route 0.248ns (60.163%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=1334, routed)        0.567     1.450    instance_wrapper_level1/input_buffer_instance/bsi_mem_A/clock
    SLICE_X12Y49         FDRE                                         r  instance_wrapper_level1/input_buffer_instance/bsi_mem_A/data_out_reg[6][31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y49         FDRE (Prop_fdre_C_Q)         0.164     1.614 r  instance_wrapper_level1/input_buffer_instance/bsi_mem_A/data_out_reg[6][31]/Q
                         net (fo=1, routed)           0.248     1.862    instance_wrapper_level1/CLA_Adder_Top_instance/A[6][31]
    SLICE_X13Y50         FDRE                                         r  instance_wrapper_level1/CLA_Adder_Top_instance/A_local_reg[6][31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=1334, routed)        0.834     1.962    instance_wrapper_level1/CLA_Adder_Top_instance/clk_top
    SLICE_X13Y50         FDRE                                         r  instance_wrapper_level1/CLA_Adder_Top_instance/A_local_reg[6][31]/C
                         clock pessimism             -0.244     1.718    
    SLICE_X13Y50         FDRE (Hold_fdre_C_D)         0.066     1.784    instance_wrapper_level1/CLA_Adder_Top_instance/A_local_reg[6][31]
  -------------------------------------------------------------------
                         required time                         -1.784    
                         arrival time                           1.862    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 data_in_B[18]
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            instance_wrapper_level1/input_buffer_instance/bsi_mem_B/data_out_reg[4][18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.465ns  (logic 1.386ns (31.036%)  route 3.080ns (68.964%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        5.159ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.159ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  1.000     1.000    
    B18                                               0.000     1.000 r  data_in_B[18] (IN)
                         net (fo=0)                   0.000     1.000    data_in_B[18]
    B18                  IBUF (Prop_ibuf_I_O)         1.386     2.386 r  data_in_B_IBUF[18]_inst/O
                         net (fo=8, routed)           3.080     5.465    instance_wrapper_level1/input_buffer_instance/bsi_mem_B/data_in[18]
    SLICE_X3Y45          FDRE                                         r  instance_wrapper_level1/input_buffer_instance/bsi_mem_B/data_out_reg[4][18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=1334, routed)        1.638     5.159    instance_wrapper_level1/input_buffer_instance/bsi_mem_B/clock
    SLICE_X3Y45          FDRE                                         r  instance_wrapper_level1/input_buffer_instance/bsi_mem_B/data_out_reg[4][18]/C
                         clock pessimism              0.000     5.159    
                         clock uncertainty            0.035     5.195    
    SLICE_X3Y45          FDRE (Hold_fdre_C_D)         0.191     5.386    instance_wrapper_level1/input_buffer_instance/bsi_mem_B/data_out_reg[4][18]
  -------------------------------------------------------------------
                         required time                         -5.386    
                         arrival time                           5.465    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 data_in_A[22]
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            instance_wrapper_level1/input_buffer_instance/bsi_mem_A/data_out_reg[3][22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.444ns  (logic 1.372ns (30.864%)  route 3.073ns (69.136%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        5.147ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.147ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  1.000     1.000    
    P17                                               0.000     1.000 r  data_in_A[22] (IN)
                         net (fo=0)                   0.000     1.000    data_in_A[22]
    P17                  IBUF (Prop_ibuf_I_O)         1.372     2.372 r  data_in_A_IBUF[22]_inst/O
                         net (fo=8, routed)           3.073     5.444    instance_wrapper_level1/input_buffer_instance/bsi_mem_A/data_in[22]
    SLICE_X0Y53          FDRE                                         r  instance_wrapper_level1/input_buffer_instance/bsi_mem_A/data_out_reg[3][22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=1334, routed)        1.626     5.147    instance_wrapper_level1/input_buffer_instance/bsi_mem_A/clock
    SLICE_X0Y53          FDRE                                         r  instance_wrapper_level1/input_buffer_instance/bsi_mem_A/data_out_reg[3][22]/C
                         clock pessimism              0.000     5.147    
                         clock uncertainty            0.035     5.182    
    SLICE_X0Y53          FDRE (Hold_fdre_C_D)         0.180     5.362    instance_wrapper_level1/input_buffer_instance/bsi_mem_A/data_out_reg[3][22]
  -------------------------------------------------------------------
                         required time                         -5.362    
                         arrival time                           5.444    
  -------------------------------------------------------------------
                         slack                                  0.082    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clock }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         40.000      37.845     BUFGCTRL_X0Y0  clock_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         40.000      39.000     SLICE_X5Y35    instance_wrapper_level1/CLA_Adder_Top_instance/A_local_reg[2][6]/C
Min Period        n/a     FDRE/C   n/a            1.000         40.000      39.000     SLICE_X5Y37    instance_wrapper_level1/CLA_Adder_Top_instance/A_local_reg[2][7]/C
Min Period        n/a     FDRE/C   n/a            1.000         40.000      39.000     SLICE_X5Y37    instance_wrapper_level1/CLA_Adder_Top_instance/A_local_reg[2][8]/C
Min Period        n/a     FDRE/C   n/a            1.000         40.000      39.000     SLICE_X4Y42    instance_wrapper_level1/CLA_Adder_Top_instance/A_local_reg[2][9]/C
Min Period        n/a     FDRE/C   n/a            1.000         40.000      39.000     SLICE_X8Y39    instance_wrapper_level1/CLA_Adder_Top_instance/A_local_reg[3][0]/C
Min Period        n/a     FDRE/C   n/a            1.000         40.000      39.000     SLICE_X1Y40    instance_wrapper_level1/CLA_Adder_Top_instance/A_local_reg[3][10]/C
Min Period        n/a     FDRE/C   n/a            1.000         40.000      39.000     SLICE_X3Y44    instance_wrapper_level1/CLA_Adder_Top_instance/A_local_reg[3][11]/C
Min Period        n/a     FDRE/C   n/a            1.000         40.000      39.000     SLICE_X3Y44    instance_wrapper_level1/CLA_Adder_Top_instance/A_local_reg[3][12]/C
Min Period        n/a     FDRE/C   n/a            1.000         40.000      39.000     SLICE_X8Y43    instance_wrapper_level1/CLA_Adder_Top_instance/A_local_reg[3][13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X1Y40    instance_wrapper_level1/CLA_Adder_Top_instance/A_local_reg[3][10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X4Y47    instance_wrapper_level1/CLA_Adder_Top_instance/A_local_reg[6][19]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X4Y47    instance_wrapper_level1/CLA_Adder_Top_instance/A_local_reg[6][20]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X2Y40    instance_wrapper_level1/CLA_Adder_Top_instance/B_local_reg[5][10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X6Y49    instance_wrapper_level1/CLA_Adder_Top_instance/B_local_reg[5][15]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X6Y49    instance_wrapper_level1/CLA_Adder_Top_instance/B_local_reg[5][16]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X4Y49    instance_wrapper_level1/CLA_Adder_Top_instance/adder[0].inst_2/data_out_from_R0_reg[19]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X4Y49    instance_wrapper_level1/CLA_Adder_Top_instance/adder[0].inst_2/data_out_from_R0_reg[20]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X1Y40    instance_wrapper_level1/CLA_Adder_Top_instance/adder[3].inst_2/data_out_from_R0_reg[9]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X2Y40    instance_wrapper_level1/CLA_Adder_Top_instance/adder[5].inst_2/data_out_from_R0_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X4Y42    instance_wrapper_level1/CLA_Adder_Top_instance/A_local_reg[2][9]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X5Y46    instance_wrapper_level1/CLA_Adder_Top_instance/A_local_reg[3][14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X5Y46    instance_wrapper_level1/CLA_Adder_Top_instance/A_local_reg[3][15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X5Y46    instance_wrapper_level1/CLA_Adder_Top_instance/A_local_reg[3][16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X4Y46    instance_wrapper_level1/CLA_Adder_Top_instance/A_local_reg[6][17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X4Y46    instance_wrapper_level1/CLA_Adder_Top_instance/A_local_reg[6][18]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X4Y47    instance_wrapper_level1/CLA_Adder_Top_instance/A_local_reg[6][19]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X4Y47    instance_wrapper_level1/CLA_Adder_Top_instance/A_local_reg[6][20]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X8Y58    instance_wrapper_level1/CLA_Adder_Top_instance/B_local_reg[1][27]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         20.000      19.500     SLICE_X8Y58    instance_wrapper_level1/CLA_Adder_Top_instance/B_local_reg[1][28]/C



