# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Modelsim/JoyToLed.vhd" \
"../../../../Modelsim/JoyToLed_TB.vhd" \

# Do not sort compile order
nosort
