<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE html
  PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xml:lang="en-us" lang="en-us">
<head>
<meta http-equiv="Content-Type" content="text/html; charset=utf-8"/>
<meta name="copyright" content="(C) Copyright 2005"/>
<meta name="DC.rights.owner" content="(C) Copyright 2005"/>
<meta name="DC.Type" content="topic"/>
<meta name="DC.Title" content="Deep sleep mode 5"/>
<meta name="DC.Relation" scheme="URI" content="GUID-CE2F9CC6-8F36-459B-BA30-27DF49158879.html"/>
<meta name="prodname" content=""/>
<meta name="version" content="1"/>
<meta name="release" content="0"/>
<meta name="modification" content="0"/>
<meta name="DC.Creator" content="NXP Semiconductors"/>
<meta name="DC.Format" content="XHTML"/>
<meta name="DC.Identifier" content="GUID-CCBCDFC7-2EBE-4BBB-8E43-B67F231786C7"/>
<meta name="DC.Language" content="en-us"/>
<link rel="stylesheet" type="text/css" href="commonltr.css"/>
<title>Deep sleep mode 5</title>
</head>
<body id="GUID-CCBCDFC7-2EBE-4BBB-8E43-B67F231786C7">


    <h1 class="title topictitle1">Deep sleep mode 5</h1>

    <div class="body">
        <p class="p">This is the lowest power mode which allows RAM retention. It was designed for those
            applications which require RAM retention over low-power.</p>

        <p class="p">In this mode, the MCU enters VLLS2 and all stacks enabled to run on this platform remain
            idle. A chip-dependent amount of upper RAM (4 kB for KW40X/16 kB or 32 kB for KW41Z) is
            retained. The SoC wakes up from this mode by onâ€‘board switches and DCDC power switch
            (when DCDC is in buck mode) using LLWU module. No synchronization for low-power timers
            is made since this deep sleep mode is exited through the reset sequence.</p>

        <p class="p">
            For the KW35/KW36 family, depending on the value of the cPWR_RamRetentionInVLLS define, the device will preserve 16/32KB (VLLS2) or entire RAM (VLLS3).
            Also, there is an option to use a warm-boot sequence after the wake-up from VLLS2/3, to skip over the data initialization. Only the used peripherals that do not retain their state must be restored in this case. The timers are synchronized and all application data and state machines are preserved (see "Warm boot support" chapter).
            
        </p>

    </div>

<div class="related-links">
<div class="familylinks">
<div class="parentlink"><strong>Parent topic:</strong> <a class="link" href="GUID-CE2F9CC6-8F36-459B-BA30-27DF49158879.html">Deep sleep modes</a></div>
</div>
</div>

</body>
</html>