Timing Analyzer report for hello_world
Sat Mar 09 06:02:30 2024
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1100mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1100mV 85C Model Setup Summary
  9. Slow 1100mV 85C Model Hold Summary
 10. Slow 1100mV 85C Model Recovery Summary
 11. Slow 1100mV 85C Model Removal Summary
 12. Slow 1100mV 85C Model Minimum Pulse Width Summary
 13. Slow 1100mV 85C Model Metastability Summary
 14. Slow 1100mV 0C Model Fmax Summary
 15. Slow 1100mV 0C Model Setup Summary
 16. Slow 1100mV 0C Model Hold Summary
 17. Slow 1100mV 0C Model Recovery Summary
 18. Slow 1100mV 0C Model Removal Summary
 19. Slow 1100mV 0C Model Minimum Pulse Width Summary
 20. Slow 1100mV 0C Model Metastability Summary
 21. Fast 1100mV 85C Model Setup Summary
 22. Fast 1100mV 85C Model Hold Summary
 23. Fast 1100mV 85C Model Recovery Summary
 24. Fast 1100mV 85C Model Removal Summary
 25. Fast 1100mV 85C Model Minimum Pulse Width Summary
 26. Fast 1100mV 85C Model Metastability Summary
 27. Fast 1100mV 0C Model Setup Summary
 28. Fast 1100mV 0C Model Hold Summary
 29. Fast 1100mV 0C Model Recovery Summary
 30. Fast 1100mV 0C Model Removal Summary
 31. Fast 1100mV 0C Model Minimum Pulse Width Summary
 32. Fast 1100mV 0C Model Metastability Summary
 33. Multicorner Timing Analysis Summary
 34. Board Trace Model Assignments
 35. Input Transition Times
 36. Signal Integrity Metrics (Slow 1100mv 0c Model)
 37. Signal Integrity Metrics (Slow 1100mv 85c Model)
 38. Signal Integrity Metrics (Fast 1100mv 0c Model)
 39. Signal Integrity Metrics (Fast 1100mv 85c Model)
 40. Setup Transfers
 41. Hold Transfers
 42. Recovery Transfers
 43. Removal Transfers
 44. Report TCCS
 45. Report RSKM
 46. Unconstrained Paths Summary
 47. Clock Status Summary
 48. Unconstrained Input Ports
 49. Unconstrained Output Ports
 50. Unconstrained Input Ports
 51. Unconstrained Output Ports
 52. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                              ;
; Revision Name         ; hello_world                                         ;
; Device Family         ; Cyclone V                                           ;
; Device Name           ; 5CSEMA5F31C6                                        ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 2.07        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  36.2%      ;
;     Processor 3            ;  35.7%      ;
;     Processor 4            ;  35.5%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SDC File List                                                                                                                                                  ;
+----------------------------------------------------------------------------------------------------------------------------+--------+--------------------------+
; SDC File Path                                                                                                              ; Status ; Read at                  ;
+----------------------------------------------------------------------------------------------------------------------------+--------+--------------------------+
; hw_dev_tutorial.sdc                                                                                                        ; OK     ; Sat Mar 09 06:02:16 2024 ;
; c:/users/linmo/desktop/dsd/test/system_template_de1_soc/db/ip/first_nios2_system/submodules/altera_reset_controller.sdc    ; OK     ; Sat Mar 09 06:02:17 2024 ;
; c:/users/linmo/desktop/dsd/test/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_cpu_cpu.sdc ; OK     ; Sat Mar 09 06:02:17 2024 ;
+----------------------------------------------------------------------------------------------------------------------------+--------+--------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                    ;
+---------------------+------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------+
; Clock Name          ; Type ; Period  ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                 ;
+---------------------+------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------+
; altera_reserved_tck ; Base ; 100.000 ; 10.0 MHz  ; 0.000 ; 50.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { altera_reserved_tck } ;
; sopc_clk            ; Base ; 20.000  ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { iCLK_50 }             ;
+---------------------+------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------+


+----------------------------------------------------------+
; Slow 1100mV 85C Model Fmax Summary                       ;
+-----------+-----------------+---------------------+------+
; Fmax      ; Restricted Fmax ; Clock Name          ; Note ;
+-----------+-----------------+---------------------+------+
; 18.73 MHz ; 18.73 MHz       ; altera_reserved_tck ;      ;
; 36.43 MHz ; 36.43 MHz       ; sopc_clk            ;      ;
+-----------+-----------------+---------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+----------------------------------------------+
; Slow 1100mV 85C Model Setup Summary          ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; sopc_clk            ; -7.449 ; -644.522      ;
; altera_reserved_tck ; 23.300 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Slow 1100mV 85C Model Hold Summary          ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; sopc_clk            ; 0.196 ; 0.000         ;
; altera_reserved_tck ; 0.209 ; 0.000         ;
+---------------------+-------+---------------+


+----------------------------------------------+
; Slow 1100mV 85C Model Recovery Summary       ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; sopc_clk            ; 13.003 ; 0.000         ;
; altera_reserved_tck ; 48.666 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Slow 1100mV 85C Model Removal Summary       ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 0.442 ; 0.000         ;
; sopc_clk            ; 0.845 ; 0.000         ;
+---------------------+-------+---------------+


+---------------------------------------------------+
; Slow 1100mV 85C Model Minimum Pulse Width Summary ;
+---------------------+--------+--------------------+
; Clock               ; Slack  ; End Point TNS      ;
+---------------------+--------+--------------------+
; sopc_clk            ; 8.894  ; 0.000              ;
; altera_reserved_tck ; 48.904 ; 0.000              ;
+---------------------+--------+--------------------+


-----------------------------------------------
; Slow 1100mV 85C Model Metastability Summary ;
-----------------------------------------------
Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds.
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 8
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.375
Worst Case Available Settling Time: 19.020 ns

Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 79.4
Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8



+----------------------------------------------------------+
; Slow 1100mV 0C Model Fmax Summary                        ;
+-----------+-----------------+---------------------+------+
; Fmax      ; Restricted Fmax ; Clock Name          ; Note ;
+-----------+-----------------+---------------------+------+
; 18.83 MHz ; 18.83 MHz       ; altera_reserved_tck ;      ;
; 35.79 MHz ; 35.79 MHz       ; sopc_clk            ;      ;
+-----------+-----------------+---------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+----------------------------------------------+
; Slow 1100mV 0C Model Setup Summary           ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; sopc_clk            ; -7.939 ; -689.274      ;
; altera_reserved_tck ; 23.440 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Slow 1100mV 0C Model Hold Summary           ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; sopc_clk            ; 0.119 ; 0.000         ;
; altera_reserved_tck ; 0.210 ; 0.000         ;
+---------------------+-------+---------------+


+----------------------------------------------+
; Slow 1100mV 0C Model Recovery Summary        ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; sopc_clk            ; 13.296 ; 0.000         ;
; altera_reserved_tck ; 48.836 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Slow 1100mV 0C Model Removal Summary        ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 0.405 ; 0.000         ;
; sopc_clk            ; 0.723 ; 0.000         ;
+---------------------+-------+---------------+


+--------------------------------------------------+
; Slow 1100mV 0C Model Minimum Pulse Width Summary ;
+---------------------+--------+-------------------+
; Clock               ; Slack  ; End Point TNS     ;
+---------------------+--------+-------------------+
; sopc_clk            ; 8.920  ; 0.000             ;
; altera_reserved_tck ; 48.890 ; 0.000             ;
+---------------------+--------+-------------------+


----------------------------------------------
; Slow 1100mV 0C Model Metastability Summary ;
----------------------------------------------
Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds.
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 8
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.375
Worst Case Available Settling Time: 19.029 ns

Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 5.2
Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8



+----------------------------------------------+
; Fast 1100mV 85C Model Setup Summary          ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; sopc_clk            ; 3.982  ; 0.000         ;
; altera_reserved_tck ; 25.357 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Fast 1100mV 85C Model Hold Summary          ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 0.075 ; 0.000         ;
; sopc_clk            ; 0.155 ; 0.000         ;
+---------------------+-------+---------------+


+----------------------------------------------+
; Fast 1100mV 85C Model Recovery Summary       ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; sopc_clk            ; 15.207 ; 0.000         ;
; altera_reserved_tck ; 49.669 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Fast 1100mV 85C Model Removal Summary       ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 0.107 ; 0.000         ;
; sopc_clk            ; 0.583 ; 0.000         ;
+---------------------+-------+---------------+


+---------------------------------------------------+
; Fast 1100mV 85C Model Minimum Pulse Width Summary ;
+---------------------+--------+--------------------+
; Clock               ; Slack  ; End Point TNS      ;
+---------------------+--------+--------------------+
; sopc_clk            ; 8.496  ; 0.000              ;
; altera_reserved_tck ; 48.797 ; 0.000              ;
+---------------------+--------+--------------------+


-----------------------------------------------
; Fast 1100mV 85C Model Metastability Summary ;
-----------------------------------------------
Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds.
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 8
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.375
Worst Case Available Settling Time: 19.422 ns

Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 79.4
Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8



+----------------------------------------------+
; Fast 1100mV 0C Model Setup Summary           ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; sopc_clk            ; 5.156  ; 0.000         ;
; altera_reserved_tck ; 25.535 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Fast 1100mV 0C Model Hold Summary           ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 0.063 ; 0.000         ;
; sopc_clk            ; 0.095 ; 0.000         ;
+---------------------+-------+---------------+


+----------------------------------------------+
; Fast 1100mV 0C Model Recovery Summary        ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; sopc_clk            ; 15.771 ; 0.000         ;
; altera_reserved_tck ; 49.795 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Fast 1100mV 0C Model Removal Summary        ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 0.088 ; 0.000         ;
; sopc_clk            ; 0.462 ; 0.000         ;
+---------------------+-------+---------------+


+--------------------------------------------------+
; Fast 1100mV 0C Model Minimum Pulse Width Summary ;
+---------------------+--------+-------------------+
; Clock               ; Slack  ; End Point TNS     ;
+---------------------+--------+-------------------+
; sopc_clk            ; 8.451  ; 0.000             ;
; altera_reserved_tck ; 48.779 ; 0.000             ;
+---------------------+--------+-------------------+


----------------------------------------------
; Fast 1100mV 0C Model Metastability Summary ;
----------------------------------------------
Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds.
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 8
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.375
Worst Case Available Settling Time: 19.448 ns

Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 5.2
Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8



+------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                ;
+----------------------+----------+-------+----------+---------+---------------------+
; Clock                ; Setup    ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+----------------------+----------+-------+----------+---------+---------------------+
; Worst-case Slack     ; -7.939   ; 0.063 ; 13.003   ; 0.088   ; 8.451               ;
;  altera_reserved_tck ; 23.300   ; 0.063 ; 48.666   ; 0.088   ; 48.779              ;
;  sopc_clk            ; -7.939   ; 0.095 ; 13.003   ; 0.462   ; 8.451               ;
; Design-wide TNS      ; -689.274 ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  altera_reserved_tck ; 0.000    ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  sopc_clk            ; -689.274 ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
+----------------------+----------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin                 ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; oDRAM_CAS_N         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oDRAM_CKE           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oDRAM_CS_N          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oDRAM_RAS_N         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oDRAM_WE_N          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oDRAM_CLK           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oDRAM_A[11]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oDRAM_A[10]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oDRAM_A[9]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oDRAM_A[8]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oDRAM_A[7]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oDRAM_A[6]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oDRAM_A[5]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oDRAM_A[4]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oDRAM_A[3]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oDRAM_A[2]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oDRAM_A[1]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oDRAM_A[0]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oDRAM_BA[1]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oDRAM_BA[0]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oDRAM_DQM[1]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oDRAM_DQM[0]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oLEDG[7]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oLEDG[6]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oLEDG[5]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oLEDG[4]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oLEDG[3]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oLEDG[2]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oLEDG[1]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oLEDG[0]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[15]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[14]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[13]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[12]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[11]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[10]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[9]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[8]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[7]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[6]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[5]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[4]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[3]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[2]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[1]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[0]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+------------------------------------------------------------------------+
; Input Transition Times                                                 ;
+---------------------+--------------+-----------------+-----------------+
; Pin                 ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+---------------------+--------------+-----------------+-----------------+
; DRAM_DQ[15]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[14]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[13]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[12]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[11]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[10]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[9]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[8]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[7]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[6]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[5]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[4]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[3]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[2]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[1]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[0]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; iCLK_50             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; altera_reserved_tms ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; altera_reserved_tck ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; altera_reserved_tdi ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+---------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1100mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; oDRAM_CAS_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.5e-07 V                    ; 3.14 V              ; -0.195 V            ; 0.158 V                              ; 0.394 V                              ; 4.46e-10 s                  ; 1.64e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.5e-07 V                   ; 3.14 V             ; -0.195 V           ; 0.158 V                             ; 0.394 V                             ; 4.46e-10 s                 ; 1.64e-10 s                 ; Yes                       ; No                        ;
; oDRAM_CKE           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.35e-07 V                   ; 3.14 V              ; -0.257 V            ; 0.13 V                               ; 0.399 V                              ; 4.27e-10 s                  ; 1.5e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 3.35e-07 V                  ; 3.14 V             ; -0.257 V           ; 0.13 V                              ; 0.399 V                             ; 4.27e-10 s                 ; 1.5e-10 s                  ; Yes                       ; No                        ;
; oDRAM_CS_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.62e-07 V                   ; 3.1 V               ; -0.153 V            ; 0.035 V                              ; 0.31 V                               ; 4.23e-10 s                  ; 1.59e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.62e-07 V                  ; 3.1 V              ; -0.153 V           ; 0.035 V                             ; 0.31 V                              ; 4.23e-10 s                 ; 1.59e-10 s                 ; Yes                       ; No                        ;
; oDRAM_RAS_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.5e-07 V                    ; 3.14 V              ; -0.195 V            ; 0.158 V                              ; 0.394 V                              ; 4.46e-10 s                  ; 1.64e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.5e-07 V                   ; 3.14 V             ; -0.195 V           ; 0.158 V                             ; 0.394 V                             ; 4.46e-10 s                 ; 1.64e-10 s                 ; Yes                       ; No                        ;
; oDRAM_WE_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.5e-07 V                    ; 3.14 V              ; -0.195 V            ; 0.158 V                              ; 0.394 V                              ; 4.46e-10 s                  ; 1.64e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.5e-07 V                   ; 3.14 V             ; -0.195 V           ; 0.158 V                             ; 0.394 V                             ; 4.46e-10 s                 ; 1.64e-10 s                 ; Yes                       ; No                        ;
; oDRAM_CLK           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.35e-07 V                   ; 3.14 V              ; -0.258 V            ; 0.13 V                               ; 0.399 V                              ; 4.27e-10 s                  ; 1.5e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 3.35e-07 V                  ; 3.14 V             ; -0.258 V           ; 0.13 V                              ; 0.399 V                             ; 4.27e-10 s                 ; 1.5e-10 s                  ; Yes                       ; No                        ;
; oDRAM_A[11]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.5e-07 V                    ; 3.14 V              ; -0.195 V            ; 0.158 V                              ; 0.394 V                              ; 4.46e-10 s                  ; 1.64e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.5e-07 V                   ; 3.14 V             ; -0.195 V           ; 0.158 V                             ; 0.394 V                             ; 4.46e-10 s                 ; 1.64e-10 s                 ; Yes                       ; No                        ;
; oDRAM_A[10]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.5e-07 V                    ; 3.14 V              ; -0.195 V            ; 0.158 V                              ; 0.394 V                              ; 4.46e-10 s                  ; 1.64e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.5e-07 V                   ; 3.14 V             ; -0.195 V           ; 0.158 V                             ; 0.394 V                             ; 4.46e-10 s                 ; 1.64e-10 s                 ; Yes                       ; No                        ;
; oDRAM_A[9]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.62e-07 V                   ; 3.1 V               ; -0.153 V            ; 0.035 V                              ; 0.31 V                               ; 4.23e-10 s                  ; 1.59e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.62e-07 V                  ; 3.1 V              ; -0.153 V           ; 0.035 V                             ; 0.31 V                              ; 4.23e-10 s                 ; 1.59e-10 s                 ; Yes                       ; No                        ;
; oDRAM_A[8]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.62e-07 V                   ; 3.1 V               ; -0.153 V            ; 0.035 V                              ; 0.31 V                               ; 4.23e-10 s                  ; 1.59e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.62e-07 V                  ; 3.1 V              ; -0.153 V           ; 0.035 V                             ; 0.31 V                              ; 4.23e-10 s                 ; 1.59e-10 s                 ; Yes                       ; No                        ;
; oDRAM_A[7]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.62e-07 V                   ; 3.1 V               ; -0.153 V            ; 0.035 V                              ; 0.31 V                               ; 4.23e-10 s                  ; 1.59e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.62e-07 V                  ; 3.1 V              ; -0.153 V           ; 0.035 V                             ; 0.31 V                              ; 4.23e-10 s                 ; 1.59e-10 s                 ; Yes                       ; No                        ;
; oDRAM_A[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.5e-07 V                    ; 3.14 V              ; -0.195 V            ; 0.158 V                              ; 0.394 V                              ; 4.46e-10 s                  ; 1.64e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.5e-07 V                   ; 3.14 V             ; -0.195 V           ; 0.158 V                             ; 0.394 V                             ; 4.46e-10 s                 ; 1.64e-10 s                 ; Yes                       ; No                        ;
; oDRAM_A[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.62e-07 V                   ; 3.1 V               ; -0.153 V            ; 0.035 V                              ; 0.31 V                               ; 4.23e-10 s                  ; 1.59e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.62e-07 V                  ; 3.1 V              ; -0.153 V           ; 0.035 V                             ; 0.31 V                              ; 4.23e-10 s                 ; 1.59e-10 s                 ; Yes                       ; No                        ;
; oDRAM_A[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.5e-07 V                    ; 3.14 V              ; -0.195 V            ; 0.158 V                              ; 0.394 V                              ; 4.46e-10 s                  ; 1.64e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.5e-07 V                   ; 3.14 V             ; -0.195 V           ; 0.158 V                             ; 0.394 V                             ; 4.46e-10 s                 ; 1.64e-10 s                 ; Yes                       ; No                        ;
; oDRAM_A[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.62e-07 V                   ; 3.1 V               ; -0.153 V            ; 0.035 V                              ; 0.31 V                               ; 4.23e-10 s                  ; 1.59e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.62e-07 V                  ; 3.1 V              ; -0.153 V           ; 0.035 V                             ; 0.31 V                              ; 4.23e-10 s                 ; 1.59e-10 s                 ; Yes                       ; No                        ;
; oDRAM_A[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.5e-07 V                    ; 3.14 V              ; -0.195 V            ; 0.158 V                              ; 0.394 V                              ; 4.46e-10 s                  ; 1.64e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.5e-07 V                   ; 3.14 V             ; -0.195 V           ; 0.158 V                             ; 0.394 V                             ; 4.46e-10 s                 ; 1.64e-10 s                 ; Yes                       ; No                        ;
; oDRAM_A[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.62e-07 V                   ; 3.1 V               ; -0.153 V            ; 0.035 V                              ; 0.31 V                               ; 4.23e-10 s                  ; 1.59e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.62e-07 V                  ; 3.1 V              ; -0.153 V           ; 0.035 V                             ; 0.31 V                              ; 4.23e-10 s                 ; 1.59e-10 s                 ; Yes                       ; No                        ;
; oDRAM_A[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.35e-07 V                   ; 3.14 V              ; -0.257 V            ; 0.13 V                               ; 0.399 V                              ; 4.27e-10 s                  ; 1.5e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 3.35e-07 V                  ; 3.14 V             ; -0.257 V           ; 0.13 V                              ; 0.399 V                             ; 4.27e-10 s                 ; 1.5e-10 s                  ; Yes                       ; No                        ;
; oDRAM_BA[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.35e-07 V                   ; 3.14 V              ; -0.257 V            ; 0.13 V                               ; 0.399 V                              ; 4.27e-10 s                  ; 1.5e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 3.35e-07 V                  ; 3.14 V             ; -0.257 V           ; 0.13 V                              ; 0.399 V                             ; 4.27e-10 s                 ; 1.5e-10 s                  ; Yes                       ; No                        ;
; oDRAM_BA[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.62e-07 V                   ; 3.1 V               ; -0.153 V            ; 0.035 V                              ; 0.31 V                               ; 4.23e-10 s                  ; 1.59e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.62e-07 V                  ; 3.1 V              ; -0.153 V           ; 0.035 V                             ; 0.31 V                              ; 4.23e-10 s                 ; 1.59e-10 s                 ; Yes                       ; No                        ;
; oDRAM_DQM[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.35e-07 V                   ; 3.14 V              ; -0.258 V            ; 0.13 V                               ; 0.399 V                              ; 4.27e-10 s                  ; 1.5e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 3.35e-07 V                  ; 3.14 V             ; -0.258 V           ; 0.13 V                              ; 0.399 V                             ; 4.27e-10 s                 ; 1.5e-10 s                  ; Yes                       ; No                        ;
; oDRAM_DQM[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.62e-07 V                   ; 3.1 V               ; -0.153 V            ; 0.035 V                              ; 0.31 V                               ; 4.23e-10 s                  ; 1.59e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.62e-07 V                  ; 3.1 V              ; -0.153 V           ; 0.035 V                             ; 0.31 V                              ; 4.23e-10 s                 ; 1.59e-10 s                 ; Yes                       ; No                        ;
; oLEDG[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.5e-07 V                    ; 3.14 V              ; -0.195 V            ; 0.158 V                              ; 0.394 V                              ; 4.46e-10 s                  ; 1.64e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.5e-07 V                   ; 3.14 V             ; -0.195 V           ; 0.158 V                             ; 0.394 V                             ; 4.46e-10 s                 ; 1.64e-10 s                 ; Yes                       ; No                        ;
; oLEDG[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.5e-07 V                    ; 3.14 V              ; -0.195 V            ; 0.158 V                              ; 0.394 V                              ; 4.46e-10 s                  ; 1.64e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.5e-07 V                   ; 3.14 V             ; -0.195 V           ; 0.158 V                             ; 0.394 V                             ; 4.46e-10 s                 ; 1.64e-10 s                 ; Yes                       ; No                        ;
; oLEDG[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.62e-07 V                   ; 3.1 V               ; -0.153 V            ; 0.035 V                              ; 0.31 V                               ; 4.23e-10 s                  ; 1.59e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.62e-07 V                  ; 3.1 V              ; -0.153 V           ; 0.035 V                             ; 0.31 V                              ; 4.23e-10 s                 ; 1.59e-10 s                 ; Yes                       ; No                        ;
; oLEDG[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.62e-07 V                   ; 3.1 V               ; -0.153 V            ; 0.035 V                              ; 0.31 V                               ; 4.23e-10 s                  ; 1.59e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.62e-07 V                  ; 3.1 V              ; -0.153 V           ; 0.035 V                             ; 0.31 V                              ; 4.23e-10 s                 ; 1.59e-10 s                 ; Yes                       ; No                        ;
; oLEDG[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.5e-07 V                    ; 3.14 V              ; -0.195 V            ; 0.158 V                              ; 0.394 V                              ; 4.46e-10 s                  ; 1.64e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.5e-07 V                   ; 3.14 V             ; -0.195 V           ; 0.158 V                             ; 0.394 V                             ; 4.46e-10 s                 ; 1.64e-10 s                 ; Yes                       ; No                        ;
; oLEDG[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.5e-07 V                    ; 3.14 V              ; -0.195 V            ; 0.158 V                              ; 0.394 V                              ; 4.46e-10 s                  ; 1.64e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.5e-07 V                   ; 3.14 V             ; -0.195 V           ; 0.158 V                             ; 0.394 V                             ; 4.46e-10 s                 ; 1.64e-10 s                 ; Yes                       ; No                        ;
; oLEDG[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.62e-07 V                   ; 3.1 V               ; -0.153 V            ; 0.035 V                              ; 0.31 V                               ; 4.23e-10 s                  ; 1.59e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.62e-07 V                  ; 3.1 V              ; -0.153 V           ; 0.035 V                             ; 0.31 V                              ; 4.23e-10 s                 ; 1.59e-10 s                 ; Yes                       ; No                        ;
; oLEDG[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.5e-07 V                    ; 3.14 V              ; -0.195 V            ; 0.158 V                              ; 0.394 V                              ; 4.46e-10 s                  ; 1.64e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.5e-07 V                   ; 3.14 V             ; -0.195 V           ; 0.158 V                             ; 0.394 V                             ; 4.46e-10 s                 ; 1.64e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[15]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.35e-07 V                   ; 3.14 V              ; -0.258 V            ; 0.13 V                               ; 0.399 V                              ; 4.27e-10 s                  ; 1.5e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 3.35e-07 V                  ; 3.14 V             ; -0.258 V           ; 0.13 V                              ; 0.399 V                             ; 4.27e-10 s                 ; 1.5e-10 s                  ; Yes                       ; No                        ;
; DRAM_DQ[14]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.35e-07 V                   ; 3.14 V              ; -0.258 V            ; 0.13 V                               ; 0.399 V                              ; 4.27e-10 s                  ; 1.5e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 3.35e-07 V                  ; 3.14 V             ; -0.258 V           ; 0.13 V                              ; 0.399 V                             ; 4.27e-10 s                 ; 1.5e-10 s                  ; Yes                       ; No                        ;
; DRAM_DQ[13]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.35e-07 V                   ; 3.14 V              ; -0.258 V            ; 0.13 V                               ; 0.399 V                              ; 4.27e-10 s                  ; 1.5e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 3.35e-07 V                  ; 3.14 V             ; -0.258 V           ; 0.13 V                              ; 0.399 V                             ; 4.27e-10 s                 ; 1.5e-10 s                  ; Yes                       ; No                        ;
; DRAM_DQ[12]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.35e-07 V                   ; 3.14 V              ; -0.257 V            ; 0.13 V                               ; 0.399 V                              ; 4.27e-10 s                  ; 1.5e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 3.35e-07 V                  ; 3.14 V             ; -0.257 V           ; 0.13 V                              ; 0.399 V                             ; 4.27e-10 s                 ; 1.5e-10 s                  ; Yes                       ; No                        ;
; DRAM_DQ[11]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.35e-07 V                   ; 3.14 V              ; -0.257 V            ; 0.13 V                               ; 0.399 V                              ; 4.27e-10 s                  ; 1.5e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 3.35e-07 V                  ; 3.14 V             ; -0.257 V           ; 0.13 V                              ; 0.399 V                             ; 4.27e-10 s                 ; 1.5e-10 s                  ; Yes                       ; No                        ;
; DRAM_DQ[10]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.35e-07 V                   ; 3.14 V              ; -0.258 V            ; 0.13 V                               ; 0.399 V                              ; 4.27e-10 s                  ; 1.5e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 3.35e-07 V                  ; 3.14 V             ; -0.258 V           ; 0.13 V                              ; 0.399 V                             ; 4.27e-10 s                 ; 1.5e-10 s                  ; Yes                       ; No                        ;
; DRAM_DQ[9]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.35e-07 V                   ; 3.14 V              ; -0.257 V            ; 0.13 V                               ; 0.399 V                              ; 4.27e-10 s                  ; 1.5e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 3.35e-07 V                  ; 3.14 V             ; -0.257 V           ; 0.13 V                              ; 0.399 V                             ; 4.27e-10 s                 ; 1.5e-10 s                  ; Yes                       ; No                        ;
; DRAM_DQ[8]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.35e-07 V                   ; 3.14 V              ; -0.258 V            ; 0.13 V                               ; 0.399 V                              ; 4.27e-10 s                  ; 1.5e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 3.35e-07 V                  ; 3.14 V             ; -0.258 V           ; 0.13 V                              ; 0.399 V                             ; 4.27e-10 s                 ; 1.5e-10 s                  ; Yes                       ; No                        ;
; DRAM_DQ[7]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.5e-07 V                    ; 3.14 V              ; -0.195 V            ; 0.158 V                              ; 0.394 V                              ; 4.46e-10 s                  ; 1.64e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.5e-07 V                   ; 3.14 V             ; -0.195 V           ; 0.158 V                             ; 0.394 V                             ; 4.46e-10 s                 ; 1.64e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.62e-07 V                   ; 3.1 V               ; -0.153 V            ; 0.035 V                              ; 0.31 V                               ; 4.23e-10 s                  ; 1.59e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.62e-07 V                  ; 3.1 V              ; -0.153 V           ; 0.035 V                             ; 0.31 V                              ; 4.23e-10 s                 ; 1.59e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.35e-07 V                   ; 3.14 V              ; -0.258 V            ; 0.13 V                               ; 0.399 V                              ; 4.27e-10 s                  ; 1.5e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 3.35e-07 V                  ; 3.14 V             ; -0.258 V           ; 0.13 V                              ; 0.399 V                             ; 4.27e-10 s                 ; 1.5e-10 s                  ; Yes                       ; No                        ;
; DRAM_DQ[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.35e-07 V                   ; 3.14 V              ; -0.257 V            ; 0.13 V                               ; 0.399 V                              ; 4.27e-10 s                  ; 1.5e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 3.35e-07 V                  ; 3.14 V             ; -0.257 V           ; 0.13 V                              ; 0.399 V                             ; 4.27e-10 s                 ; 1.5e-10 s                  ; Yes                       ; No                        ;
; DRAM_DQ[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.35e-07 V                   ; 3.14 V              ; -0.257 V            ; 0.13 V                               ; 0.399 V                              ; 4.27e-10 s                  ; 1.5e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 3.35e-07 V                  ; 3.14 V             ; -0.257 V           ; 0.13 V                              ; 0.399 V                             ; 4.27e-10 s                 ; 1.5e-10 s                  ; Yes                       ; No                        ;
; DRAM_DQ[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.35e-07 V                   ; 3.14 V              ; -0.258 V            ; 0.13 V                               ; 0.399 V                              ; 4.27e-10 s                  ; 1.5e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 3.35e-07 V                  ; 3.14 V             ; -0.258 V           ; 0.13 V                              ; 0.399 V                             ; 4.27e-10 s                 ; 1.5e-10 s                  ; Yes                       ; No                        ;
; DRAM_DQ[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.35e-07 V                   ; 3.14 V              ; -0.257 V            ; 0.13 V                               ; 0.399 V                              ; 4.27e-10 s                  ; 1.5e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 3.35e-07 V                  ; 3.14 V             ; -0.257 V           ; 0.13 V                              ; 0.399 V                             ; 4.27e-10 s                 ; 1.5e-10 s                  ; Yes                       ; No                        ;
; DRAM_DQ[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.35e-07 V                   ; 3.14 V              ; -0.257 V            ; 0.13 V                               ; 0.399 V                              ; 4.27e-10 s                  ; 1.5e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 3.35e-07 V                  ; 3.14 V             ; -0.257 V           ; 0.13 V                              ; 0.399 V                             ; 4.27e-10 s                 ; 1.5e-10 s                  ; Yes                       ; No                        ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.54e-07 V                   ; 3.11 V              ; -0.0675 V           ; 0.176 V                              ; 0.182 V                              ; 5.82e-10 s                  ; 2.68e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.54e-07 V                  ; 3.11 V             ; -0.0675 V          ; 0.176 V                             ; 0.182 V                             ; 5.82e-10 s                 ; 2.68e-10 s                 ; Yes                       ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1100mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; oDRAM_CAS_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.32e-05 V                   ; 3.09 V              ; -0.11 V             ; 0.031 V                              ; 0.155 V                              ; 5.43e-10 s                  ; 3.14e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.32e-05 V                  ; 3.09 V             ; -0.11 V            ; 0.031 V                             ; 0.155 V                             ; 5.43e-10 s                 ; 3.14e-10 s                 ; Yes                       ; Yes                       ;
; oDRAM_CKE           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.136 V            ; 0.025 V                              ; 0.167 V                              ; 4.92e-10 s                  ; 3.12e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.136 V           ; 0.025 V                             ; 0.167 V                             ; 4.92e-10 s                 ; 3.12e-10 s                 ; Yes                       ; No                        ;
; oDRAM_CS_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.61e-05 V                   ; 3.09 V              ; -0.0638 V           ; 0.034 V                              ; 0.099 V                              ; 5.12e-10 s                  ; 2.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.61e-05 V                  ; 3.09 V             ; -0.0638 V          ; 0.034 V                             ; 0.099 V                             ; 5.12e-10 s                 ; 2.97e-10 s                 ; Yes                       ; Yes                       ;
; oDRAM_RAS_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.32e-05 V                   ; 3.09 V              ; -0.11 V             ; 0.031 V                              ; 0.155 V                              ; 5.43e-10 s                  ; 3.14e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.32e-05 V                  ; 3.09 V             ; -0.11 V            ; 0.031 V                             ; 0.155 V                             ; 5.43e-10 s                 ; 3.14e-10 s                 ; Yes                       ; Yes                       ;
; oDRAM_WE_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.32e-05 V                   ; 3.09 V              ; -0.11 V             ; 0.031 V                              ; 0.155 V                              ; 5.43e-10 s                  ; 3.14e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.32e-05 V                  ; 3.09 V             ; -0.11 V            ; 0.031 V                             ; 0.155 V                             ; 5.43e-10 s                 ; 3.14e-10 s                 ; Yes                       ; Yes                       ;
; oDRAM_CLK           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.133 V            ; 0.025 V                              ; 0.169 V                              ; 4.92e-10 s                  ; 3.13e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.133 V           ; 0.025 V                             ; 0.169 V                             ; 4.92e-10 s                 ; 3.13e-10 s                 ; Yes                       ; No                        ;
; oDRAM_A[11]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.32e-05 V                   ; 3.09 V              ; -0.11 V             ; 0.031 V                              ; 0.155 V                              ; 5.43e-10 s                  ; 3.14e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.32e-05 V                  ; 3.09 V             ; -0.11 V            ; 0.031 V                             ; 0.155 V                             ; 5.43e-10 s                 ; 3.14e-10 s                 ; Yes                       ; Yes                       ;
; oDRAM_A[10]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.32e-05 V                   ; 3.09 V              ; -0.11 V             ; 0.031 V                              ; 0.155 V                              ; 5.43e-10 s                  ; 3.14e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.32e-05 V                  ; 3.09 V             ; -0.11 V            ; 0.031 V                             ; 0.155 V                             ; 5.43e-10 s                 ; 3.14e-10 s                 ; Yes                       ; Yes                       ;
; oDRAM_A[9]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.61e-05 V                   ; 3.09 V              ; -0.0638 V           ; 0.034 V                              ; 0.099 V                              ; 5.12e-10 s                  ; 2.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.61e-05 V                  ; 3.09 V             ; -0.0638 V          ; 0.034 V                             ; 0.099 V                             ; 5.12e-10 s                 ; 2.97e-10 s                 ; Yes                       ; Yes                       ;
; oDRAM_A[8]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.61e-05 V                   ; 3.09 V              ; -0.0638 V           ; 0.034 V                              ; 0.099 V                              ; 5.12e-10 s                  ; 2.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.61e-05 V                  ; 3.09 V             ; -0.0638 V          ; 0.034 V                             ; 0.099 V                             ; 5.12e-10 s                 ; 2.97e-10 s                 ; Yes                       ; Yes                       ;
; oDRAM_A[7]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.61e-05 V                   ; 3.09 V              ; -0.0638 V           ; 0.034 V                              ; 0.099 V                              ; 5.12e-10 s                  ; 2.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.61e-05 V                  ; 3.09 V             ; -0.0638 V          ; 0.034 V                             ; 0.099 V                             ; 5.12e-10 s                 ; 2.97e-10 s                 ; Yes                       ; Yes                       ;
; oDRAM_A[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.32e-05 V                   ; 3.09 V              ; -0.11 V             ; 0.031 V                              ; 0.155 V                              ; 5.43e-10 s                  ; 3.14e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.32e-05 V                  ; 3.09 V             ; -0.11 V            ; 0.031 V                             ; 0.155 V                             ; 5.43e-10 s                 ; 3.14e-10 s                 ; Yes                       ; Yes                       ;
; oDRAM_A[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.61e-05 V                   ; 3.09 V              ; -0.0638 V           ; 0.034 V                              ; 0.099 V                              ; 5.12e-10 s                  ; 2.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.61e-05 V                  ; 3.09 V             ; -0.0638 V          ; 0.034 V                             ; 0.099 V                             ; 5.12e-10 s                 ; 2.97e-10 s                 ; Yes                       ; Yes                       ;
; oDRAM_A[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.32e-05 V                   ; 3.09 V              ; -0.11 V             ; 0.031 V                              ; 0.155 V                              ; 5.43e-10 s                  ; 3.14e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.32e-05 V                  ; 3.09 V             ; -0.11 V            ; 0.031 V                             ; 0.155 V                             ; 5.43e-10 s                 ; 3.14e-10 s                 ; Yes                       ; Yes                       ;
; oDRAM_A[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.61e-05 V                   ; 3.09 V              ; -0.0638 V           ; 0.034 V                              ; 0.099 V                              ; 5.12e-10 s                  ; 2.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.61e-05 V                  ; 3.09 V             ; -0.0638 V          ; 0.034 V                             ; 0.099 V                             ; 5.12e-10 s                 ; 2.97e-10 s                 ; Yes                       ; Yes                       ;
; oDRAM_A[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.32e-05 V                   ; 3.09 V              ; -0.11 V             ; 0.031 V                              ; 0.155 V                              ; 5.43e-10 s                  ; 3.14e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.32e-05 V                  ; 3.09 V             ; -0.11 V            ; 0.031 V                             ; 0.155 V                             ; 5.43e-10 s                 ; 3.14e-10 s                 ; Yes                       ; Yes                       ;
; oDRAM_A[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.61e-05 V                   ; 3.09 V              ; -0.0638 V           ; 0.034 V                              ; 0.099 V                              ; 5.12e-10 s                  ; 2.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.61e-05 V                  ; 3.09 V             ; -0.0638 V          ; 0.034 V                             ; 0.099 V                             ; 5.12e-10 s                 ; 2.97e-10 s                 ; Yes                       ; Yes                       ;
; oDRAM_A[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.136 V            ; 0.025 V                              ; 0.167 V                              ; 4.92e-10 s                  ; 3.12e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.136 V           ; 0.025 V                             ; 0.167 V                             ; 4.92e-10 s                 ; 3.12e-10 s                 ; Yes                       ; No                        ;
; oDRAM_BA[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.136 V            ; 0.025 V                              ; 0.167 V                              ; 4.92e-10 s                  ; 3.12e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.136 V           ; 0.025 V                             ; 0.167 V                             ; 4.92e-10 s                 ; 3.12e-10 s                 ; Yes                       ; No                        ;
; oDRAM_BA[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.61e-05 V                   ; 3.09 V              ; -0.0638 V           ; 0.034 V                              ; 0.099 V                              ; 5.12e-10 s                  ; 2.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.61e-05 V                  ; 3.09 V             ; -0.0638 V          ; 0.034 V                             ; 0.099 V                             ; 5.12e-10 s                 ; 2.97e-10 s                 ; Yes                       ; Yes                       ;
; oDRAM_DQM[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.133 V            ; 0.025 V                              ; 0.169 V                              ; 4.92e-10 s                  ; 3.13e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.133 V           ; 0.025 V                             ; 0.169 V                             ; 4.92e-10 s                 ; 3.13e-10 s                 ; Yes                       ; No                        ;
; oDRAM_DQM[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.61e-05 V                   ; 3.09 V              ; -0.0638 V           ; 0.034 V                              ; 0.099 V                              ; 5.12e-10 s                  ; 2.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.61e-05 V                  ; 3.09 V             ; -0.0638 V          ; 0.034 V                             ; 0.099 V                             ; 5.12e-10 s                 ; 2.97e-10 s                 ; Yes                       ; Yes                       ;
; oLEDG[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.32e-05 V                   ; 3.09 V              ; -0.11 V             ; 0.031 V                              ; 0.155 V                              ; 5.43e-10 s                  ; 3.14e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.32e-05 V                  ; 3.09 V             ; -0.11 V            ; 0.031 V                             ; 0.155 V                             ; 5.43e-10 s                 ; 3.14e-10 s                 ; Yes                       ; Yes                       ;
; oLEDG[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.32e-05 V                   ; 3.09 V              ; -0.11 V             ; 0.031 V                              ; 0.155 V                              ; 5.43e-10 s                  ; 3.14e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.32e-05 V                  ; 3.09 V             ; -0.11 V            ; 0.031 V                             ; 0.155 V                             ; 5.43e-10 s                 ; 3.14e-10 s                 ; Yes                       ; Yes                       ;
; oLEDG[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.61e-05 V                   ; 3.09 V              ; -0.0638 V           ; 0.034 V                              ; 0.099 V                              ; 5.12e-10 s                  ; 2.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.61e-05 V                  ; 3.09 V             ; -0.0638 V          ; 0.034 V                             ; 0.099 V                             ; 5.12e-10 s                 ; 2.97e-10 s                 ; Yes                       ; Yes                       ;
; oLEDG[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.61e-05 V                   ; 3.09 V              ; -0.0638 V           ; 0.034 V                              ; 0.099 V                              ; 5.12e-10 s                  ; 2.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.61e-05 V                  ; 3.09 V             ; -0.0638 V          ; 0.034 V                             ; 0.099 V                             ; 5.12e-10 s                 ; 2.97e-10 s                 ; Yes                       ; Yes                       ;
; oLEDG[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.32e-05 V                   ; 3.09 V              ; -0.11 V             ; 0.031 V                              ; 0.155 V                              ; 5.43e-10 s                  ; 3.14e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.32e-05 V                  ; 3.09 V             ; -0.11 V            ; 0.031 V                             ; 0.155 V                             ; 5.43e-10 s                 ; 3.14e-10 s                 ; Yes                       ; Yes                       ;
; oLEDG[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.32e-05 V                   ; 3.09 V              ; -0.11 V             ; 0.031 V                              ; 0.155 V                              ; 5.43e-10 s                  ; 3.14e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.32e-05 V                  ; 3.09 V             ; -0.11 V            ; 0.031 V                             ; 0.155 V                             ; 5.43e-10 s                 ; 3.14e-10 s                 ; Yes                       ; Yes                       ;
; oLEDG[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.61e-05 V                   ; 3.09 V              ; -0.0638 V           ; 0.034 V                              ; 0.099 V                              ; 5.12e-10 s                  ; 2.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.61e-05 V                  ; 3.09 V             ; -0.0638 V          ; 0.034 V                             ; 0.099 V                             ; 5.12e-10 s                 ; 2.97e-10 s                 ; Yes                       ; Yes                       ;
; oLEDG[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.32e-05 V                   ; 3.09 V              ; -0.11 V             ; 0.031 V                              ; 0.155 V                              ; 5.43e-10 s                  ; 3.14e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.32e-05 V                  ; 3.09 V             ; -0.11 V            ; 0.031 V                             ; 0.155 V                             ; 5.43e-10 s                 ; 3.14e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[15]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.133 V            ; 0.025 V                              ; 0.169 V                              ; 4.92e-10 s                  ; 3.13e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.133 V           ; 0.025 V                             ; 0.169 V                             ; 4.92e-10 s                 ; 3.13e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[14]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.133 V            ; 0.025 V                              ; 0.169 V                              ; 4.92e-10 s                  ; 3.13e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.133 V           ; 0.025 V                             ; 0.169 V                             ; 4.92e-10 s                 ; 3.13e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[13]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.133 V            ; 0.025 V                              ; 0.169 V                              ; 4.92e-10 s                  ; 3.13e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.133 V           ; 0.025 V                             ; 0.169 V                             ; 4.92e-10 s                 ; 3.13e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[12]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.136 V            ; 0.025 V                              ; 0.167 V                              ; 4.92e-10 s                  ; 3.12e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.136 V           ; 0.025 V                             ; 0.167 V                             ; 4.92e-10 s                 ; 3.12e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[11]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.136 V            ; 0.025 V                              ; 0.167 V                              ; 4.92e-10 s                  ; 3.12e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.136 V           ; 0.025 V                             ; 0.167 V                             ; 4.92e-10 s                 ; 3.12e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[10]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.133 V            ; 0.025 V                              ; 0.169 V                              ; 4.92e-10 s                  ; 3.13e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.133 V           ; 0.025 V                             ; 0.169 V                             ; 4.92e-10 s                 ; 3.13e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[9]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.136 V            ; 0.025 V                              ; 0.167 V                              ; 4.92e-10 s                  ; 3.12e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.136 V           ; 0.025 V                             ; 0.167 V                             ; 4.92e-10 s                 ; 3.12e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[8]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.133 V            ; 0.025 V                              ; 0.169 V                              ; 4.92e-10 s                  ; 3.13e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.133 V           ; 0.025 V                             ; 0.169 V                             ; 4.92e-10 s                 ; 3.13e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[7]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.32e-05 V                   ; 3.09 V              ; -0.11 V             ; 0.031 V                              ; 0.155 V                              ; 5.43e-10 s                  ; 3.14e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.32e-05 V                  ; 3.09 V             ; -0.11 V            ; 0.031 V                             ; 0.155 V                             ; 5.43e-10 s                 ; 3.14e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.61e-05 V                   ; 3.09 V              ; -0.0638 V           ; 0.034 V                              ; 0.099 V                              ; 5.12e-10 s                  ; 2.97e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.61e-05 V                  ; 3.09 V             ; -0.0638 V          ; 0.034 V                             ; 0.099 V                             ; 5.12e-10 s                 ; 2.97e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.133 V            ; 0.025 V                              ; 0.169 V                              ; 4.92e-10 s                  ; 3.13e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.133 V           ; 0.025 V                             ; 0.169 V                             ; 4.92e-10 s                 ; 3.13e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.136 V            ; 0.025 V                              ; 0.167 V                              ; 4.92e-10 s                  ; 3.12e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.136 V           ; 0.025 V                             ; 0.167 V                             ; 4.92e-10 s                 ; 3.12e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.136 V            ; 0.025 V                              ; 0.167 V                              ; 4.92e-10 s                  ; 3.12e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.136 V           ; 0.025 V                             ; 0.167 V                             ; 4.92e-10 s                 ; 3.12e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.133 V            ; 0.025 V                              ; 0.169 V                              ; 4.92e-10 s                  ; 3.13e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.133 V           ; 0.025 V                             ; 0.169 V                             ; 4.92e-10 s                 ; 3.13e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.136 V            ; 0.025 V                              ; 0.167 V                              ; 4.92e-10 s                  ; 3.12e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.136 V           ; 0.025 V                             ; 0.167 V                             ; 4.92e-10 s                 ; 3.12e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.19e-05 V                   ; 3.1 V               ; -0.136 V            ; 0.025 V                              ; 0.167 V                              ; 4.92e-10 s                  ; 3.12e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 3.19e-05 V                  ; 3.1 V              ; -0.136 V           ; 0.025 V                             ; 0.167 V                             ; 4.92e-10 s                 ; 3.12e-10 s                 ; Yes                       ; No                        ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.39e-05 V                   ; 3.12 V              ; -0.0432 V           ; 0.292 V                              ; 0.097 V                              ; 6.42e-10 s                  ; 3.87e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 4.39e-05 V                  ; 3.12 V             ; -0.0432 V          ; 0.292 V                             ; 0.097 V                             ; 6.42e-10 s                 ; 3.87e-10 s                 ; Yes                       ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1100mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; oDRAM_CAS_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.94e-06 V                   ; 3.69 V              ; -0.414 V            ; 0.134 V                              ; 0.585 V                              ; 4.19e-10 s                  ; 1.53e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 4.94e-06 V                  ; 3.69 V             ; -0.414 V           ; 0.134 V                             ; 0.585 V                             ; 4.19e-10 s                 ; 1.53e-10 s                 ; Yes                       ; No                        ;
; oDRAM_CKE           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.72e-06 V                   ; 3.7 V               ; -0.49 V             ; 0.117 V                              ; 0.621 V                              ; 3.84e-10 s                  ; 1.48e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 4.72e-06 V                  ; 3.7 V              ; -0.49 V            ; 0.117 V                             ; 0.621 V                             ; 3.84e-10 s                 ; 1.48e-10 s                 ; Yes                       ; No                        ;
; oDRAM_CS_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 3.63e-06 V                   ; 3.64 V              ; -0.326 V            ; 0.091 V                              ; 0.479 V                              ; 3.83e-10 s                  ; 1.5e-10 s                   ; Yes                        ; No                         ; 3.63 V                      ; 3.63e-06 V                  ; 3.64 V             ; -0.326 V           ; 0.091 V                             ; 0.479 V                             ; 3.83e-10 s                 ; 1.5e-10 s                  ; Yes                       ; No                        ;
; oDRAM_RAS_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.94e-06 V                   ; 3.69 V              ; -0.414 V            ; 0.134 V                              ; 0.585 V                              ; 4.19e-10 s                  ; 1.53e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 4.94e-06 V                  ; 3.69 V             ; -0.414 V           ; 0.134 V                             ; 0.585 V                             ; 4.19e-10 s                 ; 1.53e-10 s                 ; Yes                       ; No                        ;
; oDRAM_WE_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.94e-06 V                   ; 3.69 V              ; -0.414 V            ; 0.134 V                              ; 0.585 V                              ; 4.19e-10 s                  ; 1.53e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 4.94e-06 V                  ; 3.69 V             ; -0.414 V           ; 0.134 V                             ; 0.585 V                             ; 4.19e-10 s                 ; 1.53e-10 s                 ; Yes                       ; No                        ;
; oDRAM_CLK           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.72e-06 V                   ; 3.7 V               ; -0.49 V             ; 0.117 V                              ; 0.622 V                              ; 3.84e-10 s                  ; 1.48e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 4.72e-06 V                  ; 3.7 V              ; -0.49 V            ; 0.117 V                             ; 0.622 V                             ; 3.84e-10 s                 ; 1.48e-10 s                 ; Yes                       ; No                        ;
; oDRAM_A[11]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.94e-06 V                   ; 3.69 V              ; -0.414 V            ; 0.134 V                              ; 0.585 V                              ; 4.19e-10 s                  ; 1.53e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 4.94e-06 V                  ; 3.69 V             ; -0.414 V           ; 0.134 V                             ; 0.585 V                             ; 4.19e-10 s                 ; 1.53e-10 s                 ; Yes                       ; No                        ;
; oDRAM_A[10]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.94e-06 V                   ; 3.69 V              ; -0.414 V            ; 0.134 V                              ; 0.585 V                              ; 4.19e-10 s                  ; 1.53e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 4.94e-06 V                  ; 3.69 V             ; -0.414 V           ; 0.134 V                             ; 0.585 V                             ; 4.19e-10 s                 ; 1.53e-10 s                 ; Yes                       ; No                        ;
; oDRAM_A[9]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 3.63e-06 V                   ; 3.64 V              ; -0.326 V            ; 0.091 V                              ; 0.479 V                              ; 3.83e-10 s                  ; 1.5e-10 s                   ; Yes                        ; No                         ; 3.63 V                      ; 3.63e-06 V                  ; 3.64 V             ; -0.326 V           ; 0.091 V                             ; 0.479 V                             ; 3.83e-10 s                 ; 1.5e-10 s                  ; Yes                       ; No                        ;
; oDRAM_A[8]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 3.63e-06 V                   ; 3.64 V              ; -0.326 V            ; 0.091 V                              ; 0.479 V                              ; 3.83e-10 s                  ; 1.5e-10 s                   ; Yes                        ; No                         ; 3.63 V                      ; 3.63e-06 V                  ; 3.64 V             ; -0.326 V           ; 0.091 V                             ; 0.479 V                             ; 3.83e-10 s                 ; 1.5e-10 s                  ; Yes                       ; No                        ;
; oDRAM_A[7]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 3.63e-06 V                   ; 3.64 V              ; -0.326 V            ; 0.091 V                              ; 0.479 V                              ; 3.83e-10 s                  ; 1.5e-10 s                   ; Yes                        ; No                         ; 3.63 V                      ; 3.63e-06 V                  ; 3.64 V             ; -0.326 V           ; 0.091 V                             ; 0.479 V                             ; 3.83e-10 s                 ; 1.5e-10 s                  ; Yes                       ; No                        ;
; oDRAM_A[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.94e-06 V                   ; 3.69 V              ; -0.414 V            ; 0.134 V                              ; 0.585 V                              ; 4.19e-10 s                  ; 1.53e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 4.94e-06 V                  ; 3.69 V             ; -0.414 V           ; 0.134 V                             ; 0.585 V                             ; 4.19e-10 s                 ; 1.53e-10 s                 ; Yes                       ; No                        ;
; oDRAM_A[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 3.63e-06 V                   ; 3.64 V              ; -0.326 V            ; 0.091 V                              ; 0.479 V                              ; 3.83e-10 s                  ; 1.5e-10 s                   ; Yes                        ; No                         ; 3.63 V                      ; 3.63e-06 V                  ; 3.64 V             ; -0.326 V           ; 0.091 V                             ; 0.479 V                             ; 3.83e-10 s                 ; 1.5e-10 s                  ; Yes                       ; No                        ;
; oDRAM_A[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.94e-06 V                   ; 3.69 V              ; -0.414 V            ; 0.134 V                              ; 0.585 V                              ; 4.19e-10 s                  ; 1.53e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 4.94e-06 V                  ; 3.69 V             ; -0.414 V           ; 0.134 V                             ; 0.585 V                             ; 4.19e-10 s                 ; 1.53e-10 s                 ; Yes                       ; No                        ;
; oDRAM_A[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 3.63e-06 V                   ; 3.64 V              ; -0.326 V            ; 0.091 V                              ; 0.479 V                              ; 3.83e-10 s                  ; 1.5e-10 s                   ; Yes                        ; No                         ; 3.63 V                      ; 3.63e-06 V                  ; 3.64 V             ; -0.326 V           ; 0.091 V                             ; 0.479 V                             ; 3.83e-10 s                 ; 1.5e-10 s                  ; Yes                       ; No                        ;
; oDRAM_A[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.94e-06 V                   ; 3.69 V              ; -0.414 V            ; 0.134 V                              ; 0.585 V                              ; 4.19e-10 s                  ; 1.53e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 4.94e-06 V                  ; 3.69 V             ; -0.414 V           ; 0.134 V                             ; 0.585 V                             ; 4.19e-10 s                 ; 1.53e-10 s                 ; Yes                       ; No                        ;
; oDRAM_A[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 3.63e-06 V                   ; 3.64 V              ; -0.326 V            ; 0.091 V                              ; 0.479 V                              ; 3.83e-10 s                  ; 1.5e-10 s                   ; Yes                        ; No                         ; 3.63 V                      ; 3.63e-06 V                  ; 3.64 V             ; -0.326 V           ; 0.091 V                             ; 0.479 V                             ; 3.83e-10 s                 ; 1.5e-10 s                  ; Yes                       ; No                        ;
; oDRAM_A[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.72e-06 V                   ; 3.7 V               ; -0.49 V             ; 0.117 V                              ; 0.621 V                              ; 3.84e-10 s                  ; 1.48e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 4.72e-06 V                  ; 3.7 V              ; -0.49 V            ; 0.117 V                             ; 0.621 V                             ; 3.84e-10 s                 ; 1.48e-10 s                 ; Yes                       ; No                        ;
; oDRAM_BA[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.72e-06 V                   ; 3.7 V               ; -0.49 V             ; 0.117 V                              ; 0.621 V                              ; 3.84e-10 s                  ; 1.48e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 4.72e-06 V                  ; 3.7 V              ; -0.49 V            ; 0.117 V                             ; 0.621 V                             ; 3.84e-10 s                 ; 1.48e-10 s                 ; Yes                       ; No                        ;
; oDRAM_BA[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 3.63e-06 V                   ; 3.64 V              ; -0.326 V            ; 0.091 V                              ; 0.479 V                              ; 3.83e-10 s                  ; 1.5e-10 s                   ; Yes                        ; No                         ; 3.63 V                      ; 3.63e-06 V                  ; 3.64 V             ; -0.326 V           ; 0.091 V                             ; 0.479 V                             ; 3.83e-10 s                 ; 1.5e-10 s                  ; Yes                       ; No                        ;
; oDRAM_DQM[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.72e-06 V                   ; 3.7 V               ; -0.49 V             ; 0.117 V                              ; 0.622 V                              ; 3.84e-10 s                  ; 1.48e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 4.72e-06 V                  ; 3.7 V              ; -0.49 V            ; 0.117 V                             ; 0.622 V                             ; 3.84e-10 s                 ; 1.48e-10 s                 ; Yes                       ; No                        ;
; oDRAM_DQM[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 3.63e-06 V                   ; 3.64 V              ; -0.326 V            ; 0.091 V                              ; 0.479 V                              ; 3.83e-10 s                  ; 1.5e-10 s                   ; Yes                        ; No                         ; 3.63 V                      ; 3.63e-06 V                  ; 3.64 V             ; -0.326 V           ; 0.091 V                             ; 0.479 V                             ; 3.83e-10 s                 ; 1.5e-10 s                  ; Yes                       ; No                        ;
; oLEDG[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.94e-06 V                   ; 3.69 V              ; -0.414 V            ; 0.134 V                              ; 0.585 V                              ; 4.19e-10 s                  ; 1.53e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 4.94e-06 V                  ; 3.69 V             ; -0.414 V           ; 0.134 V                             ; 0.585 V                             ; 4.19e-10 s                 ; 1.53e-10 s                 ; Yes                       ; No                        ;
; oLEDG[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.94e-06 V                   ; 3.69 V              ; -0.414 V            ; 0.134 V                              ; 0.585 V                              ; 4.19e-10 s                  ; 1.53e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 4.94e-06 V                  ; 3.69 V             ; -0.414 V           ; 0.134 V                             ; 0.585 V                             ; 4.19e-10 s                 ; 1.53e-10 s                 ; Yes                       ; No                        ;
; oLEDG[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 3.63e-06 V                   ; 3.64 V              ; -0.326 V            ; 0.091 V                              ; 0.479 V                              ; 3.83e-10 s                  ; 1.5e-10 s                   ; Yes                        ; No                         ; 3.63 V                      ; 3.63e-06 V                  ; 3.64 V             ; -0.326 V           ; 0.091 V                             ; 0.479 V                             ; 3.83e-10 s                 ; 1.5e-10 s                  ; Yes                       ; No                        ;
; oLEDG[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 3.63e-06 V                   ; 3.64 V              ; -0.326 V            ; 0.091 V                              ; 0.479 V                              ; 3.83e-10 s                  ; 1.5e-10 s                   ; Yes                        ; No                         ; 3.63 V                      ; 3.63e-06 V                  ; 3.64 V             ; -0.326 V           ; 0.091 V                             ; 0.479 V                             ; 3.83e-10 s                 ; 1.5e-10 s                  ; Yes                       ; No                        ;
; oLEDG[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.94e-06 V                   ; 3.69 V              ; -0.414 V            ; 0.134 V                              ; 0.585 V                              ; 4.19e-10 s                  ; 1.53e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 4.94e-06 V                  ; 3.69 V             ; -0.414 V           ; 0.134 V                             ; 0.585 V                             ; 4.19e-10 s                 ; 1.53e-10 s                 ; Yes                       ; No                        ;
; oLEDG[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.94e-06 V                   ; 3.69 V              ; -0.414 V            ; 0.134 V                              ; 0.585 V                              ; 4.19e-10 s                  ; 1.53e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 4.94e-06 V                  ; 3.69 V             ; -0.414 V           ; 0.134 V                             ; 0.585 V                             ; 4.19e-10 s                 ; 1.53e-10 s                 ; Yes                       ; No                        ;
; oLEDG[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 3.63e-06 V                   ; 3.64 V              ; -0.326 V            ; 0.091 V                              ; 0.479 V                              ; 3.83e-10 s                  ; 1.5e-10 s                   ; Yes                        ; No                         ; 3.63 V                      ; 3.63e-06 V                  ; 3.64 V             ; -0.326 V           ; 0.091 V                             ; 0.479 V                             ; 3.83e-10 s                 ; 1.5e-10 s                  ; Yes                       ; No                        ;
; oLEDG[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.94e-06 V                   ; 3.69 V              ; -0.414 V            ; 0.134 V                              ; 0.585 V                              ; 4.19e-10 s                  ; 1.53e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 4.94e-06 V                  ; 3.69 V             ; -0.414 V           ; 0.134 V                             ; 0.585 V                             ; 4.19e-10 s                 ; 1.53e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[15]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.72e-06 V                   ; 3.7 V               ; -0.49 V             ; 0.117 V                              ; 0.622 V                              ; 3.84e-10 s                  ; 1.48e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 4.72e-06 V                  ; 3.7 V              ; -0.49 V            ; 0.117 V                             ; 0.622 V                             ; 3.84e-10 s                 ; 1.48e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[14]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.72e-06 V                   ; 3.7 V               ; -0.49 V             ; 0.117 V                              ; 0.622 V                              ; 3.84e-10 s                  ; 1.48e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 4.72e-06 V                  ; 3.7 V              ; -0.49 V            ; 0.117 V                             ; 0.622 V                             ; 3.84e-10 s                 ; 1.48e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[13]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.72e-06 V                   ; 3.7 V               ; -0.49 V             ; 0.117 V                              ; 0.622 V                              ; 3.84e-10 s                  ; 1.48e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 4.72e-06 V                  ; 3.7 V              ; -0.49 V            ; 0.117 V                             ; 0.622 V                             ; 3.84e-10 s                 ; 1.48e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[12]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.72e-06 V                   ; 3.7 V               ; -0.49 V             ; 0.117 V                              ; 0.621 V                              ; 3.84e-10 s                  ; 1.48e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 4.72e-06 V                  ; 3.7 V              ; -0.49 V            ; 0.117 V                             ; 0.621 V                             ; 3.84e-10 s                 ; 1.48e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[11]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.72e-06 V                   ; 3.7 V               ; -0.49 V             ; 0.117 V                              ; 0.621 V                              ; 3.84e-10 s                  ; 1.48e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 4.72e-06 V                  ; 3.7 V              ; -0.49 V            ; 0.117 V                             ; 0.621 V                             ; 3.84e-10 s                 ; 1.48e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[10]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.72e-06 V                   ; 3.7 V               ; -0.49 V             ; 0.117 V                              ; 0.622 V                              ; 3.84e-10 s                  ; 1.48e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 4.72e-06 V                  ; 3.7 V              ; -0.49 V            ; 0.117 V                             ; 0.622 V                             ; 3.84e-10 s                 ; 1.48e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[9]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.72e-06 V                   ; 3.7 V               ; -0.49 V             ; 0.117 V                              ; 0.621 V                              ; 3.84e-10 s                  ; 1.48e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 4.72e-06 V                  ; 3.7 V              ; -0.49 V            ; 0.117 V                             ; 0.621 V                             ; 3.84e-10 s                 ; 1.48e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[8]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.72e-06 V                   ; 3.7 V               ; -0.49 V             ; 0.117 V                              ; 0.622 V                              ; 3.84e-10 s                  ; 1.48e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 4.72e-06 V                  ; 3.7 V              ; -0.49 V            ; 0.117 V                             ; 0.622 V                             ; 3.84e-10 s                 ; 1.48e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[7]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.94e-06 V                   ; 3.69 V              ; -0.414 V            ; 0.134 V                              ; 0.585 V                              ; 4.19e-10 s                  ; 1.53e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 4.94e-06 V                  ; 3.69 V             ; -0.414 V           ; 0.134 V                             ; 0.585 V                             ; 4.19e-10 s                 ; 1.53e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 3.63e-06 V                   ; 3.64 V              ; -0.326 V            ; 0.091 V                              ; 0.479 V                              ; 3.83e-10 s                  ; 1.5e-10 s                   ; Yes                        ; No                         ; 3.63 V                      ; 3.63e-06 V                  ; 3.64 V             ; -0.326 V           ; 0.091 V                             ; 0.479 V                             ; 3.83e-10 s                 ; 1.5e-10 s                  ; Yes                       ; No                        ;
; DRAM_DQ[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.72e-06 V                   ; 3.7 V               ; -0.49 V             ; 0.117 V                              ; 0.622 V                              ; 3.84e-10 s                  ; 1.48e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 4.72e-06 V                  ; 3.7 V              ; -0.49 V            ; 0.117 V                             ; 0.622 V                             ; 3.84e-10 s                 ; 1.48e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.72e-06 V                   ; 3.7 V               ; -0.49 V             ; 0.117 V                              ; 0.621 V                              ; 3.84e-10 s                  ; 1.48e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 4.72e-06 V                  ; 3.7 V              ; -0.49 V            ; 0.117 V                             ; 0.621 V                             ; 3.84e-10 s                 ; 1.48e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.72e-06 V                   ; 3.7 V               ; -0.49 V             ; 0.117 V                              ; 0.621 V                              ; 3.84e-10 s                  ; 1.48e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 4.72e-06 V                  ; 3.7 V              ; -0.49 V            ; 0.117 V                             ; 0.621 V                             ; 3.84e-10 s                 ; 1.48e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.72e-06 V                   ; 3.7 V               ; -0.49 V             ; 0.117 V                              ; 0.622 V                              ; 3.84e-10 s                  ; 1.48e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 4.72e-06 V                  ; 3.7 V              ; -0.49 V            ; 0.117 V                             ; 0.622 V                             ; 3.84e-10 s                 ; 1.48e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.72e-06 V                   ; 3.7 V               ; -0.49 V             ; 0.117 V                              ; 0.621 V                              ; 3.84e-10 s                  ; 1.48e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 4.72e-06 V                  ; 3.7 V              ; -0.49 V            ; 0.117 V                             ; 0.621 V                             ; 3.84e-10 s                 ; 1.48e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 4.72e-06 V                   ; 3.7 V               ; -0.49 V             ; 0.117 V                              ; 0.621 V                              ; 3.84e-10 s                  ; 1.48e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 4.72e-06 V                  ; 3.7 V              ; -0.49 V            ; 0.117 V                             ; 0.621 V                             ; 3.84e-10 s                 ; 1.48e-10 s                 ; Yes                       ; No                        ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 6.35e-06 V                   ; 3.69 V              ; -0.125 V            ; 0.384 V                              ; 0.202 V                              ; 4.63e-10 s                  ; 2.66e-10 s                  ; No                         ; Yes                        ; 3.63 V                      ; 6.35e-06 V                  ; 3.69 V             ; -0.125 V           ; 0.384 V                             ; 0.202 V                             ; 4.63e-10 s                 ; 2.66e-10 s                 ; No                        ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1100mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; oDRAM_CAS_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000238 V                   ; 3.64 V              ; -0.254 V            ; 0.052 V                              ; 0.543 V                              ; 4.59e-10 s                  ; 1.96e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000238 V                  ; 3.64 V             ; -0.254 V           ; 0.052 V                             ; 0.543 V                             ; 4.59e-10 s                 ; 1.96e-10 s                 ; Yes                       ; No                        ;
; oDRAM_CKE           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000229 V                   ; 3.65 V              ; -0.319 V            ; 0.041 V                              ; 0.528 V                              ; 4.29e-10 s                  ; 1.87e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000229 V                  ; 3.65 V             ; -0.319 V           ; 0.041 V                             ; 0.528 V                             ; 4.29e-10 s                 ; 1.87e-10 s                 ; Yes                       ; No                        ;
; oDRAM_CS_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000184 V                   ; 3.64 V              ; -0.19 V             ; 0.019 V                              ; 0.425 V                              ; 4.44e-10 s                  ; 1.91e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000184 V                  ; 3.64 V             ; -0.19 V            ; 0.019 V                             ; 0.425 V                             ; 4.44e-10 s                 ; 1.91e-10 s                 ; Yes                       ; No                        ;
; oDRAM_RAS_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000238 V                   ; 3.64 V              ; -0.254 V            ; 0.052 V                              ; 0.543 V                              ; 4.59e-10 s                  ; 1.96e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000238 V                  ; 3.64 V             ; -0.254 V           ; 0.052 V                             ; 0.543 V                             ; 4.59e-10 s                 ; 1.96e-10 s                 ; Yes                       ; No                        ;
; oDRAM_WE_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000238 V                   ; 3.64 V              ; -0.254 V            ; 0.052 V                              ; 0.543 V                              ; 4.59e-10 s                  ; 1.96e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000238 V                  ; 3.64 V             ; -0.254 V           ; 0.052 V                             ; 0.543 V                             ; 4.59e-10 s                 ; 1.96e-10 s                 ; Yes                       ; No                        ;
; oDRAM_CLK           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000229 V                   ; 3.65 V              ; -0.316 V            ; 0.041 V                              ; 0.53 V                               ; 4.29e-10 s                  ; 1.87e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000229 V                  ; 3.65 V             ; -0.316 V           ; 0.041 V                             ; 0.53 V                              ; 4.29e-10 s                 ; 1.87e-10 s                 ; Yes                       ; No                        ;
; oDRAM_A[11]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000238 V                   ; 3.64 V              ; -0.254 V            ; 0.052 V                              ; 0.543 V                              ; 4.59e-10 s                  ; 1.96e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000238 V                  ; 3.64 V             ; -0.254 V           ; 0.052 V                             ; 0.543 V                             ; 4.59e-10 s                 ; 1.96e-10 s                 ; Yes                       ; No                        ;
; oDRAM_A[10]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000238 V                   ; 3.64 V              ; -0.254 V            ; 0.052 V                              ; 0.543 V                              ; 4.59e-10 s                  ; 1.96e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000238 V                  ; 3.64 V             ; -0.254 V           ; 0.052 V                             ; 0.543 V                             ; 4.59e-10 s                 ; 1.96e-10 s                 ; Yes                       ; No                        ;
; oDRAM_A[9]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000184 V                   ; 3.64 V              ; -0.19 V             ; 0.019 V                              ; 0.425 V                              ; 4.44e-10 s                  ; 1.91e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000184 V                  ; 3.64 V             ; -0.19 V            ; 0.019 V                             ; 0.425 V                             ; 4.44e-10 s                 ; 1.91e-10 s                 ; Yes                       ; No                        ;
; oDRAM_A[8]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000184 V                   ; 3.64 V              ; -0.19 V             ; 0.019 V                              ; 0.425 V                              ; 4.44e-10 s                  ; 1.91e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000184 V                  ; 3.64 V             ; -0.19 V            ; 0.019 V                             ; 0.425 V                             ; 4.44e-10 s                 ; 1.91e-10 s                 ; Yes                       ; No                        ;
; oDRAM_A[7]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000184 V                   ; 3.64 V              ; -0.19 V             ; 0.019 V                              ; 0.425 V                              ; 4.44e-10 s                  ; 1.91e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000184 V                  ; 3.64 V             ; -0.19 V            ; 0.019 V                             ; 0.425 V                             ; 4.44e-10 s                 ; 1.91e-10 s                 ; Yes                       ; No                        ;
; oDRAM_A[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000238 V                   ; 3.64 V              ; -0.254 V            ; 0.052 V                              ; 0.543 V                              ; 4.59e-10 s                  ; 1.96e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000238 V                  ; 3.64 V             ; -0.254 V           ; 0.052 V                             ; 0.543 V                             ; 4.59e-10 s                 ; 1.96e-10 s                 ; Yes                       ; No                        ;
; oDRAM_A[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000184 V                   ; 3.64 V              ; -0.19 V             ; 0.019 V                              ; 0.425 V                              ; 4.44e-10 s                  ; 1.91e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000184 V                  ; 3.64 V             ; -0.19 V            ; 0.019 V                             ; 0.425 V                             ; 4.44e-10 s                 ; 1.91e-10 s                 ; Yes                       ; No                        ;
; oDRAM_A[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000238 V                   ; 3.64 V              ; -0.254 V            ; 0.052 V                              ; 0.543 V                              ; 4.59e-10 s                  ; 1.96e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000238 V                  ; 3.64 V             ; -0.254 V           ; 0.052 V                             ; 0.543 V                             ; 4.59e-10 s                 ; 1.96e-10 s                 ; Yes                       ; No                        ;
; oDRAM_A[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000184 V                   ; 3.64 V              ; -0.19 V             ; 0.019 V                              ; 0.425 V                              ; 4.44e-10 s                  ; 1.91e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000184 V                  ; 3.64 V             ; -0.19 V            ; 0.019 V                             ; 0.425 V                             ; 4.44e-10 s                 ; 1.91e-10 s                 ; Yes                       ; No                        ;
; oDRAM_A[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000238 V                   ; 3.64 V              ; -0.254 V            ; 0.052 V                              ; 0.543 V                              ; 4.59e-10 s                  ; 1.96e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000238 V                  ; 3.64 V             ; -0.254 V           ; 0.052 V                             ; 0.543 V                             ; 4.59e-10 s                 ; 1.96e-10 s                 ; Yes                       ; No                        ;
; oDRAM_A[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000184 V                   ; 3.64 V              ; -0.19 V             ; 0.019 V                              ; 0.425 V                              ; 4.44e-10 s                  ; 1.91e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000184 V                  ; 3.64 V             ; -0.19 V            ; 0.019 V                             ; 0.425 V                             ; 4.44e-10 s                 ; 1.91e-10 s                 ; Yes                       ; No                        ;
; oDRAM_A[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000229 V                   ; 3.65 V              ; -0.319 V            ; 0.041 V                              ; 0.528 V                              ; 4.29e-10 s                  ; 1.87e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000229 V                  ; 3.65 V             ; -0.319 V           ; 0.041 V                             ; 0.528 V                             ; 4.29e-10 s                 ; 1.87e-10 s                 ; Yes                       ; No                        ;
; oDRAM_BA[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000229 V                   ; 3.65 V              ; -0.319 V            ; 0.041 V                              ; 0.528 V                              ; 4.29e-10 s                  ; 1.87e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000229 V                  ; 3.65 V             ; -0.319 V           ; 0.041 V                             ; 0.528 V                             ; 4.29e-10 s                 ; 1.87e-10 s                 ; Yes                       ; No                        ;
; oDRAM_BA[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000184 V                   ; 3.64 V              ; -0.19 V             ; 0.019 V                              ; 0.425 V                              ; 4.44e-10 s                  ; 1.91e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000184 V                  ; 3.64 V             ; -0.19 V            ; 0.019 V                             ; 0.425 V                             ; 4.44e-10 s                 ; 1.91e-10 s                 ; Yes                       ; No                        ;
; oDRAM_DQM[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000229 V                   ; 3.65 V              ; -0.316 V            ; 0.041 V                              ; 0.53 V                               ; 4.29e-10 s                  ; 1.87e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000229 V                  ; 3.65 V             ; -0.316 V           ; 0.041 V                             ; 0.53 V                              ; 4.29e-10 s                 ; 1.87e-10 s                 ; Yes                       ; No                        ;
; oDRAM_DQM[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000184 V                   ; 3.64 V              ; -0.19 V             ; 0.019 V                              ; 0.425 V                              ; 4.44e-10 s                  ; 1.91e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000184 V                  ; 3.64 V             ; -0.19 V            ; 0.019 V                             ; 0.425 V                             ; 4.44e-10 s                 ; 1.91e-10 s                 ; Yes                       ; No                        ;
; oLEDG[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000238 V                   ; 3.64 V              ; -0.254 V            ; 0.052 V                              ; 0.543 V                              ; 4.59e-10 s                  ; 1.96e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000238 V                  ; 3.64 V             ; -0.254 V           ; 0.052 V                             ; 0.543 V                             ; 4.59e-10 s                 ; 1.96e-10 s                 ; Yes                       ; No                        ;
; oLEDG[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000238 V                   ; 3.64 V              ; -0.254 V            ; 0.052 V                              ; 0.543 V                              ; 4.59e-10 s                  ; 1.96e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000238 V                  ; 3.64 V             ; -0.254 V           ; 0.052 V                             ; 0.543 V                             ; 4.59e-10 s                 ; 1.96e-10 s                 ; Yes                       ; No                        ;
; oLEDG[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000184 V                   ; 3.64 V              ; -0.19 V             ; 0.019 V                              ; 0.425 V                              ; 4.44e-10 s                  ; 1.91e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000184 V                  ; 3.64 V             ; -0.19 V            ; 0.019 V                             ; 0.425 V                             ; 4.44e-10 s                 ; 1.91e-10 s                 ; Yes                       ; No                        ;
; oLEDG[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000184 V                   ; 3.64 V              ; -0.19 V             ; 0.019 V                              ; 0.425 V                              ; 4.44e-10 s                  ; 1.91e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000184 V                  ; 3.64 V             ; -0.19 V            ; 0.019 V                             ; 0.425 V                             ; 4.44e-10 s                 ; 1.91e-10 s                 ; Yes                       ; No                        ;
; oLEDG[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000238 V                   ; 3.64 V              ; -0.254 V            ; 0.052 V                              ; 0.543 V                              ; 4.59e-10 s                  ; 1.96e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000238 V                  ; 3.64 V             ; -0.254 V           ; 0.052 V                             ; 0.543 V                             ; 4.59e-10 s                 ; 1.96e-10 s                 ; Yes                       ; No                        ;
; oLEDG[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000238 V                   ; 3.64 V              ; -0.254 V            ; 0.052 V                              ; 0.543 V                              ; 4.59e-10 s                  ; 1.96e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000238 V                  ; 3.64 V             ; -0.254 V           ; 0.052 V                             ; 0.543 V                             ; 4.59e-10 s                 ; 1.96e-10 s                 ; Yes                       ; No                        ;
; oLEDG[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000184 V                   ; 3.64 V              ; -0.19 V             ; 0.019 V                              ; 0.425 V                              ; 4.44e-10 s                  ; 1.91e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000184 V                  ; 3.64 V             ; -0.19 V            ; 0.019 V                             ; 0.425 V                             ; 4.44e-10 s                 ; 1.91e-10 s                 ; Yes                       ; No                        ;
; oLEDG[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000238 V                   ; 3.64 V              ; -0.254 V            ; 0.052 V                              ; 0.543 V                              ; 4.59e-10 s                  ; 1.96e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000238 V                  ; 3.64 V             ; -0.254 V           ; 0.052 V                             ; 0.543 V                             ; 4.59e-10 s                 ; 1.96e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[15]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000229 V                   ; 3.65 V              ; -0.316 V            ; 0.041 V                              ; 0.53 V                               ; 4.29e-10 s                  ; 1.87e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000229 V                  ; 3.65 V             ; -0.316 V           ; 0.041 V                             ; 0.53 V                              ; 4.29e-10 s                 ; 1.87e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[14]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000229 V                   ; 3.65 V              ; -0.316 V            ; 0.041 V                              ; 0.53 V                               ; 4.29e-10 s                  ; 1.87e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000229 V                  ; 3.65 V             ; -0.316 V           ; 0.041 V                             ; 0.53 V                              ; 4.29e-10 s                 ; 1.87e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[13]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000229 V                   ; 3.65 V              ; -0.316 V            ; 0.041 V                              ; 0.53 V                               ; 4.29e-10 s                  ; 1.87e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000229 V                  ; 3.65 V             ; -0.316 V           ; 0.041 V                             ; 0.53 V                              ; 4.29e-10 s                 ; 1.87e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[12]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000229 V                   ; 3.65 V              ; -0.319 V            ; 0.041 V                              ; 0.528 V                              ; 4.29e-10 s                  ; 1.87e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000229 V                  ; 3.65 V             ; -0.319 V           ; 0.041 V                             ; 0.528 V                             ; 4.29e-10 s                 ; 1.87e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[11]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000229 V                   ; 3.65 V              ; -0.319 V            ; 0.041 V                              ; 0.528 V                              ; 4.29e-10 s                  ; 1.87e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000229 V                  ; 3.65 V             ; -0.319 V           ; 0.041 V                             ; 0.528 V                             ; 4.29e-10 s                 ; 1.87e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[10]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000229 V                   ; 3.65 V              ; -0.316 V            ; 0.041 V                              ; 0.53 V                               ; 4.29e-10 s                  ; 1.87e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000229 V                  ; 3.65 V             ; -0.316 V           ; 0.041 V                             ; 0.53 V                              ; 4.29e-10 s                 ; 1.87e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[9]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000229 V                   ; 3.65 V              ; -0.319 V            ; 0.041 V                              ; 0.528 V                              ; 4.29e-10 s                  ; 1.87e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000229 V                  ; 3.65 V             ; -0.319 V           ; 0.041 V                             ; 0.528 V                             ; 4.29e-10 s                 ; 1.87e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[8]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000229 V                   ; 3.65 V              ; -0.316 V            ; 0.041 V                              ; 0.53 V                               ; 4.29e-10 s                  ; 1.87e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000229 V                  ; 3.65 V             ; -0.316 V           ; 0.041 V                             ; 0.53 V                              ; 4.29e-10 s                 ; 1.87e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[7]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000238 V                   ; 3.64 V              ; -0.254 V            ; 0.052 V                              ; 0.543 V                              ; 4.59e-10 s                  ; 1.96e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000238 V                  ; 3.64 V             ; -0.254 V           ; 0.052 V                             ; 0.543 V                             ; 4.59e-10 s                 ; 1.96e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000184 V                   ; 3.64 V              ; -0.19 V             ; 0.019 V                              ; 0.425 V                              ; 4.44e-10 s                  ; 1.91e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000184 V                  ; 3.64 V             ; -0.19 V            ; 0.019 V                             ; 0.425 V                             ; 4.44e-10 s                 ; 1.91e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000229 V                   ; 3.65 V              ; -0.316 V            ; 0.041 V                              ; 0.53 V                               ; 4.29e-10 s                  ; 1.87e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000229 V                  ; 3.65 V             ; -0.316 V           ; 0.041 V                             ; 0.53 V                              ; 4.29e-10 s                 ; 1.87e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000229 V                   ; 3.65 V              ; -0.319 V            ; 0.041 V                              ; 0.528 V                              ; 4.29e-10 s                  ; 1.87e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000229 V                  ; 3.65 V             ; -0.319 V           ; 0.041 V                             ; 0.528 V                             ; 4.29e-10 s                 ; 1.87e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000229 V                   ; 3.65 V              ; -0.319 V            ; 0.041 V                              ; 0.528 V                              ; 4.29e-10 s                  ; 1.87e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000229 V                  ; 3.65 V             ; -0.319 V           ; 0.041 V                             ; 0.528 V                             ; 4.29e-10 s                 ; 1.87e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000229 V                   ; 3.65 V              ; -0.316 V            ; 0.041 V                              ; 0.53 V                               ; 4.29e-10 s                  ; 1.87e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000229 V                  ; 3.65 V             ; -0.316 V           ; 0.041 V                             ; 0.53 V                              ; 4.29e-10 s                 ; 1.87e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000229 V                   ; 3.65 V              ; -0.319 V            ; 0.041 V                              ; 0.528 V                              ; 4.29e-10 s                  ; 1.87e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000229 V                  ; 3.65 V             ; -0.319 V           ; 0.041 V                             ; 0.528 V                             ; 4.29e-10 s                 ; 1.87e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000229 V                   ; 3.65 V              ; -0.319 V            ; 0.041 V                              ; 0.528 V                              ; 4.29e-10 s                  ; 1.87e-10 s                  ; Yes                        ; No                         ; 3.63 V                      ; 0.000229 V                  ; 3.65 V             ; -0.319 V           ; 0.041 V                             ; 0.528 V                             ; 4.29e-10 s                 ; 1.87e-10 s                 ; Yes                       ; No                        ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.63 V                       ; 0.000312 V                   ; 3.68 V              ; -0.0512 V           ; 0.226 V                              ; 0.205 V                              ; 5.93e-10 s                  ; 2.92e-10 s                  ; No                         ; Yes                        ; 3.63 V                      ; 0.000312 V                  ; 3.68 V             ; -0.0512 V          ; 0.226 V                             ; 0.205 V                             ; 5.93e-10 s                 ; 2.92e-10 s                 ; No                        ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------+
; Setup Transfers                                                                             ;
+---------------------+---------------------+--------------+------------+----------+----------+
; From Clock          ; To Clock            ; RR Paths     ; FR Paths   ; RF Paths ; FF Paths ;
+---------------------+---------------------+--------------+------------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck ; 1920         ; 2          ; 67       ; 4        ;
; sopc_clk            ; altera_reserved_tck ; false path   ; 0          ; 0        ; 0        ;
; altera_reserved_tck ; sopc_clk            ; false path   ; false path ; 0        ; 0        ;
; sopc_clk            ; sopc_clk            ; > 2147483647 ; 0          ; 0        ; 0        ;
+---------------------+---------------------+--------------+------------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------+
; Hold Transfers                                                                              ;
+---------------------+---------------------+--------------+------------+----------+----------+
; From Clock          ; To Clock            ; RR Paths     ; FR Paths   ; RF Paths ; FF Paths ;
+---------------------+---------------------+--------------+------------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck ; 1920         ; 2          ; 67       ; 4        ;
; sopc_clk            ; altera_reserved_tck ; false path   ; 0          ; 0        ; 0        ;
; altera_reserved_tck ; sopc_clk            ; false path   ; false path ; 0        ; 0        ;
; sopc_clk            ; sopc_clk            ; > 2147483647 ; 0          ; 0        ; 0        ;
+---------------------+---------------------+--------------+------------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------+
; Recovery Transfers                                                                    ;
+---------------------+---------------------+----------+----------+----------+----------+
; From Clock          ; To Clock            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------+---------------------+----------+----------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck ; 104      ; 0        ; 3        ; 0        ;
; sopc_clk            ; sopc_clk            ; 2466     ; 0        ; 0        ; 0        ;
+---------------------+---------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------+
; Removal Transfers                                                                     ;
+---------------------+---------------------+----------+----------+----------+----------+
; From Clock          ; To Clock            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------+---------------------+----------+----------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck ; 104      ; 0        ; 3        ; 0        ;
; sopc_clk            ; sopc_clk            ; 2466     ; 0        ; 0        ; 0        ;
+---------------------+---------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 17    ; 17   ;
; Unconstrained Input Port Paths  ; 17    ; 17   ;
; Unconstrained Output Ports      ; 37    ; 37   ;
; Unconstrained Output Port Paths ; 53    ; 53   ;
+---------------------------------+-------+------+


+----------------------------------------------------------------+
; Clock Status Summary                                           ;
+---------------------+---------------------+------+-------------+
; Target              ; Clock               ; Type ; Status      ;
+---------------------+---------------------+------+-------------+
; altera_reserved_tck ; altera_reserved_tck ; Base ; Constrained ;
; iCLK_50             ; sopc_clk            ; Base ; Constrained ;
+---------------------+---------------------+------+-------------+


+----------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                          ;
+-------------+--------------------------------------------------------------------------------------+
; Input Port  ; Comment                                                                              ;
+-------------+--------------------------------------------------------------------------------------+
; DRAM_DQ[0]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[1]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[2]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[3]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[4]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[5]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[6]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[7]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[8]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[9]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[10] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[11] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[12] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[13] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[14] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[15] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iCLK_50     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+--------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                           ;
+--------------+---------------------------------------------------------------------------------------+
; Output Port  ; Comment                                                                               ;
+--------------+---------------------------------------------------------------------------------------+
; DRAM_DQ[0]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[1]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[2]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[3]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[4]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[5]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[6]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[7]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[8]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[9]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[10]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[11]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[12]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[13]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[14]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[15]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oDRAM_A[0]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oDRAM_A[1]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oDRAM_A[2]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oDRAM_A[3]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oDRAM_A[4]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oDRAM_A[5]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oDRAM_A[6]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oDRAM_A[7]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oDRAM_A[8]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oDRAM_A[9]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oDRAM_A[10]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oDRAM_A[11]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oDRAM_BA[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oDRAM_BA[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oDRAM_CAS_N  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oDRAM_CLK    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oDRAM_CS_N   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oDRAM_DQM[0] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oDRAM_DQM[1] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oDRAM_RAS_N  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oDRAM_WE_N   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+--------------+---------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                          ;
+-------------+--------------------------------------------------------------------------------------+
; Input Port  ; Comment                                                                              ;
+-------------+--------------------------------------------------------------------------------------+
; DRAM_DQ[0]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[1]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[2]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[3]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[4]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[5]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[6]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[7]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[8]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[9]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[10] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[11] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[12] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[13] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[14] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[15] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iCLK_50     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+--------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                           ;
+--------------+---------------------------------------------------------------------------------------+
; Output Port  ; Comment                                                                               ;
+--------------+---------------------------------------------------------------------------------------+
; DRAM_DQ[0]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[1]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[2]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[3]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[4]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[5]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[6]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[7]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[8]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[9]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[10]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[11]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[12]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[13]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[14]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DRAM_DQ[15]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oDRAM_A[0]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oDRAM_A[1]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oDRAM_A[2]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oDRAM_A[3]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oDRAM_A[4]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oDRAM_A[5]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oDRAM_A[6]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oDRAM_A[7]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oDRAM_A[8]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oDRAM_A[9]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oDRAM_A[10]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oDRAM_A[11]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oDRAM_BA[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oDRAM_BA[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oDRAM_CAS_N  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oDRAM_CLK    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oDRAM_CS_N   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oDRAM_DQM[0] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oDRAM_DQM[1] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oDRAM_RAS_N  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oDRAM_WE_N   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+--------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Sat Mar 09 06:02:14 2024
Info: Command: quartus_sta hello_world -c hello_world
Info: qsta_default_script.tcl version: #1
Warning (20013): Ignored 16 assignments for entity "pll1" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll1 -sip pll1.sip -library lib_pll1 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 18.1 -entity pll1 -sip pll1.sip -library lib_pll1 was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll1 -sip pll1.sip -library lib_pll1 was ignored
Warning (20013): Ignored 317 assignments for entity "pll1_0002" -- entity does not exist in design
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity GHVD5181
        Info (332166): set_disable_timing [get_cells -hierarchical QXXQ6833_0]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_0]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_1]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_2]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_3]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_4]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_5]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_6]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_7]
        Info (332166): set_disable_timing [get_cells -hierarchical BITP7563_0]
    Info (332165): Entity alt_jtag_atlantic
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|jupdate}] -to [get_registers {*|alt_jtag_atlantic:*|jupdate1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read}] -to [get_registers {*|alt_jtag_atlantic:*|read1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read_req}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rvalid}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|tck_t_dav}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|user_saw_rvalid}] -to [get_registers {*|alt_jtag_atlantic:*|rvalid0*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write}] -to [get_registers {*|alt_jtag_atlantic:*|write1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_ena*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_pause*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_valid}]
    Info (332165): Entity altera_std_synchronizer
        Info (332166): set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}]
    Info (332165): Entity pzdyqx_impl
        Info (332166): set_false_path -from [get_keepers {altera_reserved_tdi}] -to [get_keepers {pzdyqx*}]
    Info (332165): Entity sld_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 30MHz   
        Info (332166): if { [string equal quartus_fit $::TimeQuestInfo(nameofexecutable)] } { set_max_delay -to [get_ports { altera_reserved_tdo } ] 0 }
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'hw_dev_tutorial.sdc'
Warning (332043): Overwriting existing clock: altera_reserved_tck
Info (332104): Reading SDC File: 'c:/users/linmo/desktop/dsd/test/system_template_de1_soc/db/ip/first_nios2_system/submodules/altera_reset_controller.sdc'
Info (332104): Reading SDC File: 'c:/users/linmo/desktop/dsd/test/system_template_de1_soc/db/ip/first_nios2_system/submodules/first_nios2_system_cpu_cpu.sdc'
Info (332097): The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: inst1|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk
    Info (332098): Cell: inst1|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER  from: vco0ph[0]  to: divclk
    Info (332098): Cell: inst1|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT  from: clkin[0]  to: clkout
    Info (332098): From: inst|cpu|cpu|the_first_nios2_system_cpu_cpu_nios2_oci|the_first_nios2_system_cpu_cpu_nios2_ocimem|first_nios2_system_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8|clk0  to: first_nios2_system:inst|first_nios2_system_cpu:cpu|first_nios2_system_cpu_cpu:cpu|first_nios2_system_cpu_cpu_nios2_oci:the_first_nios2_system_cpu_cpu_nios2_oci|first_nios2_system_cpu_cpu_nios2_ocimem:the_first_nios2_system_cpu_cpu_nios2_ocimem|first_nios2_system_cpu_cpu_ociram_sp_ram_module:first_nios2_system_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|ram_block1a8~CLOCK1_ENABLE1_0
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Node: inst1|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1100mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -7.449
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -7.449            -644.522 sopc_clk 
    Info (332119):    23.300               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.196
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.196               0.000 sopc_clk 
    Info (332119):     0.209               0.000 altera_reserved_tck 
Info (332146): Worst-case recovery slack is 13.003
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    13.003               0.000 sopc_clk 
    Info (332119):    48.666               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 0.442
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.442               0.000 altera_reserved_tck 
    Info (332119):     0.845               0.000 sopc_clk 
Info (332146): Worst-case minimum pulse width slack is 8.894
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     8.894               0.000 sopc_clk 
    Info (332119):    48.904               0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 8 synchronizer chains.
    Info (332114): Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 8
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.375
    Info (332114): Worst Case Available Settling Time: 19.020 ns
    Info (332114): 
    Info (332114): Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
    Info (332114):   - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 79.4
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8
Info (332115): Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -7.449
    Info (332115): -to_clock [get_clocks {sopc_clk}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is -7.449 (VIOLATED)
    Info (332115): ===================================================================
    Info (332115): From Node    : first_nios2_system:inst|CORDIC:cordicmulti_0|z[11][25]
    Info (332115): To Node      : first_nios2_system:inst|CORDIC:cordicmulti_0|x[21][25]
    Info (332115): Launch Clock : sopc_clk
    Info (332115): Latch Clock  : sopc_clk
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      7.210      7.210  R        clock network delay
    Info (332115):      7.210      0.000     uTco  first_nios2_system:inst|CORDIC:cordicmulti_0|z[11][25]
    Info (332115):      7.210      0.000 FF  CELL  inst|cordicmulti_0|z[11][25]|q
    Info (332115):      8.678      1.468 FF    IC  inst|cordicmulti_0|Add71~45|dataa
    Info (332115):      9.553      0.875 FR  CELL  inst|cordicmulti_0|Add71~45|cout
    Info (332115):      9.553      0.000 RR    IC  inst|cordicmulti_0|Add71~41|cin
    Info (332115):      9.598      0.045 RR  CELL  inst|cordicmulti_0|Add71~41|cout
    Info (332115):      9.598      0.000 RR    IC  inst|cordicmulti_0|Add71~37|cin
    Info (332115):      9.598      0.000 RR  CELL  inst|cordicmulti_0|Add71~37|cout
    Info (332115):      9.598      0.000 RR    IC  inst|cordicmulti_0|Add71~33|cin
    Info (332115):      9.643      0.045 RR  CELL  inst|cordicmulti_0|Add71~33|cout
    Info (332115):      9.643      0.000 RR    IC  inst|cordicmulti_0|Add71~29|cin
    Info (332115):      9.643      0.000 RR  CELL  inst|cordicmulti_0|Add71~29|cout
    Info (332115):      9.643      0.000 RR    IC  inst|cordicmulti_0|Add71~25|cin
    Info (332115):      9.688      0.045 RR  CELL  inst|cordicmulti_0|Add71~25|cout
    Info (332115):      9.688      0.000 RR    IC  inst|cordicmulti_0|Add71~21|cin
    Info (332115):      9.688      0.000 RR  CELL  inst|cordicmulti_0|Add71~21|cout
    Info (332115):      9.688      0.000 RR    IC  inst|cordicmulti_0|Add71~17|cin
    Info (332115):      9.732      0.044 RR  CELL  inst|cordicmulti_0|Add71~17|cout
    Info (332115):      9.732      0.000 RR    IC  inst|cordicmulti_0|Add71~9|cin
    Info (332115):      9.732      0.000 RR  CELL  inst|cordicmulti_0|Add71~9|cout
    Info (332115):      9.732      0.000 RR    IC  inst|cordicmulti_0|Add71~85|cin
    Info (332115):      9.833      0.101 RR  CELL  inst|cordicmulti_0|Add71~85|cout
    Info (332115):      9.833      0.000 RR    IC  inst|cordicmulti_0|Add71~81|cin
    Info (332115):      9.833      0.000 RR  CELL  inst|cordicmulti_0|Add71~81|cout
    Info (332115):      9.833      0.000 RR    IC  inst|cordicmulti_0|Add71~89|cin
    Info (332115):      9.878      0.045 RR  CELL  inst|cordicmulti_0|Add71~89|cout
    Info (332115):      9.878      0.000 RR    IC  inst|cordicmulti_0|Add71~73|cin
    Info (332115):      9.878      0.000 RR  CELL  inst|cordicmulti_0|Add71~73|cout
    Info (332115):      9.878      0.000 RR    IC  inst|cordicmulti_0|Add71~69|cin
    Info (332115):      9.923      0.045 RR  CELL  inst|cordicmulti_0|Add71~69|cout
    Info (332115):      9.923      0.000 RR    IC  inst|cordicmulti_0|Add71~65|cin
    Info (332115):      9.923      0.000 RR  CELL  inst|cordicmulti_0|Add71~65|cout
    Info (332115):      9.923      0.000 RR    IC  inst|cordicmulti_0|Add71~61|cin
    Info (332115):      9.968      0.045 RR  CELL  inst|cordicmulti_0|Add71~61|cout
    Info (332115):      9.968      0.000 RR    IC  inst|cordicmulti_0|Add71~57|cin
    Info (332115):      9.968      0.000 RR  CELL  inst|cordicmulti_0|Add71~57|cout
    Info (332115):      9.968      0.000 RR    IC  inst|cordicmulti_0|Add71~53|cin
    Info (332115):     10.023      0.055 RR  CELL  inst|cordicmulti_0|Add71~53|cout
    Info (332115):     10.023      0.000 RR    IC  inst|cordicmulti_0|Add71~49|cin
    Info (332115):     10.023      0.000 RR  CELL  inst|cordicmulti_0|Add71~49|cout
    Info (332115):     10.023      0.000 RR    IC  inst|cordicmulti_0|Add71~77|cin
    Info (332115):     10.108      0.085 RR  CELL  inst|cordicmulti_0|Add71~77|cout
    Info (332115):     10.108      0.000 RR    IC  inst|cordicmulti_0|Add71~101|cin
    Info (332115):     10.108      0.000 RR  CELL  inst|cordicmulti_0|Add71~101|cout
    Info (332115):     10.108      0.000 RR    IC  inst|cordicmulti_0|Add71~93|cin
    Info (332115):     10.153      0.045 RR  CELL  inst|cordicmulti_0|Add71~93|cout
    Info (332115):     10.153      0.000 RR    IC  inst|cordicmulti_0|Add71~97|cin
    Info (332115):     10.153      0.000 RR  CELL  inst|cordicmulti_0|Add71~97|cout
    Info (332115):     10.153      0.000 RR    IC  inst|cordicmulti_0|Add71~13|cin
    Info (332115):     10.198      0.045 RR  CELL  inst|cordicmulti_0|Add71~13|cout
    Info (332115):     10.198      0.000 RR    IC  inst|cordicmulti_0|Add71~5|cin
    Info (332115):     10.198      0.000 RR  CELL  inst|cordicmulti_0|Add71~5|cout
    Info (332115):     10.198      0.000 RR    IC  inst|cordicmulti_0|Add71~1|cin
    Info (332115):     10.486      0.288 RF  CELL  inst|cordicmulti_0|Add71~1|sumout
    Info (332115):     11.462      0.976 FF    IC  inst|cordicmulti_0|Add75~45|dataf
    Info (332115):     12.448      0.986 FR  CELL  inst|cordicmulti_0|Add75~45|cout
    Info (332115):     12.448      0.000 RR    IC  inst|cordicmulti_0|Add75~41|cin
    Info (332115):     12.493      0.045 RR  CELL  inst|cordicmulti_0|Add75~41|cout
    Info (332115):     12.493      0.000 RR    IC  inst|cordicmulti_0|Add75~37|cin
    Info (332115):     12.493      0.000 RR  CELL  inst|cordicmulti_0|Add75~37|cout
    Info (332115):     12.493      0.000 RR    IC  inst|cordicmulti_0|Add75~33|cin
    Info (332115):     12.550      0.057 RR  CELL  inst|cordicmulti_0|Add75~33|cout
    Info (332115):     12.550      0.000 RR    IC  inst|cordicmulti_0|Add75~29|cin
    Info (332115):     12.550      0.000 RR  CELL  inst|cordicmulti_0|Add75~29|cout
    Info (332115):     12.550      0.000 RR    IC  inst|cordicmulti_0|Add75~25|cin
    Info (332115):     12.640      0.090 RR  CELL  inst|cordicmulti_0|Add75~25|cout
    Info (332115):     12.640      0.000 RR    IC  inst|cordicmulti_0|Add75~21|cin
    Info (332115):     12.640      0.000 RR  CELL  inst|cordicmulti_0|Add75~21|cout
    Info (332115):     12.640      0.000 RR    IC  inst|cordicmulti_0|Add75~17|cin
    Info (332115):     12.928      0.288 RF  CELL  inst|cordicmulti_0|Add75~17|sumout
    Info (332115):     14.818      1.890 FF    IC  inst|cordicmulti_0|Add83~9|datac
    Info (332115):     15.501      0.683 FR  CELL  inst|cordicmulti_0|Add83~9|cout
    Info (332115):     15.501      0.000 RR    IC  inst|cordicmulti_0|Add83~85|cin
    Info (332115):     15.599      0.098 RR  CELL  inst|cordicmulti_0|Add83~85|cout
    Info (332115):     15.599      0.000 RR    IC  inst|cordicmulti_0|Add83~81|cin
    Info (332115):     15.599      0.000 RR  CELL  inst|cordicmulti_0|Add83~81|cout
    Info (332115):     15.599      0.000 RR    IC  inst|cordicmulti_0|Add83~89|cin
    Info (332115):     15.644      0.045 RR  CELL  inst|cordicmulti_0|Add83~89|cout
    Info (332115):     15.644      0.000 RR    IC  inst|cordicmulti_0|Add83~73|cin
    Info (332115):     15.644      0.000 RR  CELL  inst|cordicmulti_0|Add83~73|cout
    Info (332115):     15.644      0.000 RR    IC  inst|cordicmulti_0|Add83~69|cin
    Info (332115):     15.689      0.045 RR  CELL  inst|cordicmulti_0|Add83~69|cout
    Info (332115):     15.689      0.000 RR    IC  inst|cordicmulti_0|Add83~65|cin
    Info (332115):     15.689      0.000 RR  CELL  inst|cordicmulti_0|Add83~65|cout
    Info (332115):     15.689      0.000 RR    IC  inst|cordicmulti_0|Add83~61|cin
    Info (332115):     15.734      0.045 RR  CELL  inst|cordicmulti_0|Add83~61|cout
    Info (332115):     15.734      0.000 RR    IC  inst|cordicmulti_0|Add83~57|cin
    Info (332115):     15.734      0.000 RR  CELL  inst|cordicmulti_0|Add83~57|cout
    Info (332115):     15.734      0.000 RR    IC  inst|cordicmulti_0|Add83~53|cin
    Info (332115):     15.791      0.057 RR  CELL  inst|cordicmulti_0|Add83~53|cout
    Info (332115):     15.791      0.000 RR    IC  inst|cordicmulti_0|Add83~49|cin
    Info (332115):     15.791      0.000 RR  CELL  inst|cordicmulti_0|Add83~49|cout
    Info (332115):     15.791      0.000 RR    IC  inst|cordicmulti_0|Add83~77|cin
    Info (332115):     15.881      0.090 RR  CELL  inst|cordicmulti_0|Add83~77|cout
    Info (332115):     15.881      0.000 RR    IC  inst|cordicmulti_0|Add83~101|cin
    Info (332115):     15.881      0.000 RR  CELL  inst|cordicmulti_0|Add83~101|cout
    Info (332115):     15.881      0.000 RR    IC  inst|cordicmulti_0|Add83~93|cin
    Info (332115):     15.926      0.045 RR  CELL  inst|cordicmulti_0|Add83~93|cout
    Info (332115):     15.926      0.000 RR    IC  inst|cordicmulti_0|Add83~97|cin
    Info (332115):     15.926      0.000 RR  CELL  inst|cordicmulti_0|Add83~97|cout
    Info (332115):     15.926      0.000 RR    IC  inst|cordicmulti_0|Add83~13|cin
    Info (332115):     15.971      0.045 RR  CELL  inst|cordicmulti_0|Add83~13|cout
    Info (332115):     15.971      0.000 RR    IC  inst|cordicmulti_0|Add83~5|cin
    Info (332115):     15.971      0.000 RR  CELL  inst|cordicmulti_0|Add83~5|cout
    Info (332115):     15.971      0.000 RR    IC  inst|cordicmulti_0|Add83~1|cin
    Info (332115):     16.259      0.288 RF  CELL  inst|cordicmulti_0|Add83~1|sumout
    Info (332115):     18.505      2.246 FF    IC  inst|cordicmulti_0|Add87~29|dataa
    Info (332115):     19.393      0.888 FR  CELL  inst|cordicmulti_0|Add87~29|cout
    Info (332115):     19.393      0.000 RR    IC  inst|cordicmulti_0|Add87~25|cin
    Info (332115):     19.735      0.342 RF  CELL  inst|cordicmulti_0|Add87~25|sumout
    Info (332115):     20.919      1.184 FF    IC  inst|cordicmulti_0|Add93~25|datac
    Info (332115):     21.608      0.689 FF  CELL  inst|cordicmulti_0|Add93~25|cout
    Info (332115):     21.608      0.000 FF    IC  inst|cordicmulti_0|Add93~21|cin
    Info (332115):     21.608      0.000 FF  CELL  inst|cordicmulti_0|Add93~21|cout
    Info (332115):     21.608      0.000 FF    IC  inst|cordicmulti_0|Add93~17|cin
    Info (332115):     21.650      0.042 FF  CELL  inst|cordicmulti_0|Add93~17|cout
    Info (332115):     21.650      0.000 FF    IC  inst|cordicmulti_0|Add93~13|cin
    Info (332115):     21.650      0.000 FF  CELL  inst|cordicmulti_0|Add93~13|cout
    Info (332115):     21.650      0.000 FF    IC  inst|cordicmulti_0|Add93~9|cin
    Info (332115):     21.692      0.042 FF  CELL  inst|cordicmulti_0|Add93~9|cout
    Info (332115):     21.692      0.000 FF    IC  inst|cordicmulti_0|Add93~5|cin
    Info (332115):     21.692      0.000 FF  CELL  inst|cordicmulti_0|Add93~5|cout
    Info (332115):     21.692      0.000 FF    IC  inst|cordicmulti_0|Add93~1|cin
    Info (332115):     21.993      0.301 FF  CELL  inst|cordicmulti_0|Add93~1|sumout
    Info (332115):     22.801      0.808 FF    IC  inst|cordicmulti_0|Add101~69|dataf
    Info (332115):     23.809      1.008 FR  CELL  inst|cordicmulti_0|Add101~69|cout
    Info (332115):     23.809      0.000 RR    IC  inst|cordicmulti_0|Add101~65|cin
    Info (332115):     23.809      0.000 RR  CELL  inst|cordicmulti_0|Add101~65|cout
    Info (332115):     23.809      0.000 RR    IC  inst|cordicmulti_0|Add101~61|cin
    Info (332115):     23.854      0.045 RR  CELL  inst|cordicmulti_0|Add101~61|cout
    Info (332115):     23.854      0.000 RR    IC  inst|cordicmulti_0|Add101~57|cin
    Info (332115):     23.854      0.000 RR  CELL  inst|cordicmulti_0|Add101~57|cout
    Info (332115):     23.854      0.000 RR    IC  inst|cordicmulti_0|Add101~53|cin
    Info (332115):     23.911      0.057 RR  CELL  inst|cordicmulti_0|Add101~53|cout
    Info (332115):     23.911      0.000 RR    IC  inst|cordicmulti_0|Add101~49|cin
    Info (332115):     23.911      0.000 RR  CELL  inst|cordicmulti_0|Add101~49|cout
    Info (332115):     23.911      0.000 RR    IC  inst|cordicmulti_0|Add101~77|cin
    Info (332115):     24.001      0.090 RR  CELL  inst|cordicmulti_0|Add101~77|cout
    Info (332115):     24.001      0.000 RR    IC  inst|cordicmulti_0|Add101~101|cin
    Info (332115):     24.001      0.000 RR  CELL  inst|cordicmulti_0|Add101~101|cout
    Info (332115):     24.001      0.000 RR    IC  inst|cordicmulti_0|Add101~93|cin
    Info (332115):     24.046      0.045 RR  CELL  inst|cordicmulti_0|Add101~93|cout
    Info (332115):     24.046      0.000 RR    IC  inst|cordicmulti_0|Add101~97|cin
    Info (332115):     24.046      0.000 RR  CELL  inst|cordicmulti_0|Add101~97|cout
    Info (332115):     24.046      0.000 RR    IC  inst|cordicmulti_0|Add101~13|cin
    Info (332115):     24.091      0.045 RR  CELL  inst|cordicmulti_0|Add101~13|cout
    Info (332115):     24.091      0.000 RR    IC  inst|cordicmulti_0|Add101~5|cin
    Info (332115):     24.091      0.000 RR  CELL  inst|cordicmulti_0|Add101~5|cout
    Info (332115):     24.091      0.000 RR    IC  inst|cordicmulti_0|Add101~1|cin
    Info (332115):     24.379      0.288 RF  CELL  inst|cordicmulti_0|Add101~1|sumout
    Info (332115):     25.389      1.010 FF    IC  inst|cordicmulti_0|Add105~61|dataf
    Info (332115):     26.375      0.986 FR  CELL  inst|cordicmulti_0|Add105~61|cout
    Info (332115):     26.375      0.000 RR    IC  inst|cordicmulti_0|Add105~57|cin
    Info (332115):     26.420      0.045 RR  CELL  inst|cordicmulti_0|Add105~57|cout
    Info (332115):     26.420      0.000 RR    IC  inst|cordicmulti_0|Add105~53|cin
    Info (332115):     26.420      0.000 RR  CELL  inst|cordicmulti_0|Add105~53|cout
    Info (332115):     26.420      0.000 RR    IC  inst|cordicmulti_0|Add105~49|cin
    Info (332115):     26.465      0.045 RR  CELL  inst|cordicmulti_0|Add105~49|cout
    Info (332115):     26.465      0.000 RR    IC  inst|cordicmulti_0|Add105~45|cin
    Info (332115):     26.465      0.000 RR  CELL  inst|cordicmulti_0|Add105~45|cout
    Info (332115):     26.465      0.000 RR    IC  inst|cordicmulti_0|Add105~41|cin
    Info (332115):     26.510      0.045 RR  CELL  inst|cordicmulti_0|Add105~41|cout
    Info (332115):     26.510      0.000 RR    IC  inst|cordicmulti_0|Add105~37|cin
    Info (332115):     26.510      0.000 RR  CELL  inst|cordicmulti_0|Add105~37|cout
    Info (332115):     26.510      0.000 RR    IC  inst|cordicmulti_0|Add105~33|cin
    Info (332115):     26.567      0.057 RR  CELL  inst|cordicmulti_0|Add105~33|cout
    Info (332115):     26.567      0.000 RR    IC  inst|cordicmulti_0|Add105~29|cin
    Info (332115):     26.567      0.000 RR  CELL  inst|cordicmulti_0|Add105~29|cout
    Info (332115):     26.567      0.000 RR    IC  inst|cordicmulti_0|Add105~25|cin
    Info (332115):     26.657      0.090 RR  CELL  inst|cordicmulti_0|Add105~25|cout
    Info (332115):     26.657      0.000 RR    IC  inst|cordicmulti_0|Add105~21|cin
    Info (332115):     26.657      0.000 RR  CELL  inst|cordicmulti_0|Add105~21|cout
    Info (332115):     26.657      0.000 RR    IC  inst|cordicmulti_0|Add105~17|cin
    Info (332115):     26.702      0.045 RR  CELL  inst|cordicmulti_0|Add105~17|cout
    Info (332115):     26.702      0.000 RR    IC  inst|cordicmulti_0|Add105~13|cin
    Info (332115):     26.702      0.000 RR  CELL  inst|cordicmulti_0|Add105~13|cout
    Info (332115):     26.702      0.000 RR    IC  inst|cordicmulti_0|Add105~9|cin
    Info (332115):     26.747      0.045 RR  CELL  inst|cordicmulti_0|Add105~9|cout
    Info (332115):     26.747      0.000 RR    IC  inst|cordicmulti_0|Add105~5|cin
    Info (332115):     26.747      0.000 RR  CELL  inst|cordicmulti_0|Add105~5|cout
    Info (332115):     26.747      0.000 RR    IC  inst|cordicmulti_0|Add105~1|cin
    Info (332115):     27.035      0.288 RF  CELL  inst|cordicmulti_0|Add105~1|sumout
    Info (332115):     27.770      0.735 FF    IC  inst|cordicmulti_0|Add113~9|dataf
    Info (332115):     28.749      0.979 FR  CELL  inst|cordicmulti_0|Add113~9|cout
    Info (332115):     28.749      0.000 RR    IC  inst|cordicmulti_0|Add113~85|cin
    Info (332115):     28.850      0.101 RR  CELL  inst|cordicmulti_0|Add113~85|cout
    Info (332115):     28.850      0.000 RR    IC  inst|cordicmulti_0|Add113~81|cin
    Info (332115):     28.850      0.000 RR  CELL  inst|cordicmulti_0|Add113~81|cout
    Info (332115):     28.850      0.000 RR    IC  inst|cordicmulti_0|Add113~89|cin
    Info (332115):     28.895      0.045 RR  CELL  inst|cordicmulti_0|Add113~89|cout
    Info (332115):     28.895      0.000 RR    IC  inst|cordicmulti_0|Add113~73|cin
    Info (332115):     28.895      0.000 RR  CELL  inst|cordicmulti_0|Add113~73|cout
    Info (332115):     28.895      0.000 RR    IC  inst|cordicmulti_0|Add113~69|cin
    Info (332115):     28.940      0.045 RR  CELL  inst|cordicmulti_0|Add113~69|cout
    Info (332115):     28.940      0.000 RR    IC  inst|cordicmulti_0|Add113~65|cin
    Info (332115):     28.940      0.000 RR  CELL  inst|cordicmulti_0|Add113~65|cout
    Info (332115):     28.940      0.000 RR    IC  inst|cordicmulti_0|Add113~61|cin
    Info (332115):     28.985      0.045 RR  CELL  inst|cordicmulti_0|Add113~61|cout
    Info (332115):     28.985      0.000 RR    IC  inst|cordicmulti_0|Add113~57|cin
    Info (332115):     28.985      0.000 RR  CELL  inst|cordicmulti_0|Add113~57|cout
    Info (332115):     28.985      0.000 RR    IC  inst|cordicmulti_0|Add113~53|cin
    Info (332115):     29.040      0.055 RR  CELL  inst|cordicmulti_0|Add113~53|cout
    Info (332115):     29.040      0.000 RR    IC  inst|cordicmulti_0|Add113~49|cin
    Info (332115):     29.040      0.000 RR  CELL  inst|cordicmulti_0|Add113~49|cout
    Info (332115):     29.040      0.000 RR    IC  inst|cordicmulti_0|Add113~77|cin
    Info (332115):     29.380      0.340 RF  CELL  inst|cordicmulti_0|Add113~77|sumout
    Info (332115):     30.018      0.638 FF    IC  inst|cordicmulti_0|Add117~102|datac
    Info (332115):     30.707      0.689 FF  CELL  inst|cordicmulti_0|Add117~102|cout
    Info (332115):     30.707      0.000 FF    IC  inst|cordicmulti_0|Add117~98|cin
    Info (332115):     30.707      0.000 FF  CELL  inst|cordicmulti_0|Add117~98|cout
    Info (332115):     30.707      0.000 FF    IC  inst|cordicmulti_0|Add117~94|cin
    Info (332115):     30.749      0.042 FF  CELL  inst|cordicmulti_0|Add117~94|cout
    Info (332115):     30.749      0.000 FF    IC  inst|cordicmulti_0|Add117~90|cin
    Info (332115):     30.749      0.000 FF  CELL  inst|cordicmulti_0|Add117~90|cout
    Info (332115):     30.749      0.000 FF    IC  inst|cordicmulti_0|Add117~86|cin
    Info (332115):     30.791      0.042 FF  CELL  inst|cordicmulti_0|Add117~86|cout
    Info (332115):     30.791      0.000 FF    IC  inst|cordicmulti_0|Add117~82|cin
    Info (332115):     30.791      0.000 FF  CELL  inst|cordicmulti_0|Add117~82|cout
    Info (332115):     30.791      0.000 FF    IC  inst|cordicmulti_0|Add117~78|cin
    Info (332115):     30.833      0.042 FF  CELL  inst|cordicmulti_0|Add117~78|cout
    Info (332115):     30.833      0.000 FF    IC  inst|cordicmulti_0|Add117~74|cin
    Info (332115):     30.833      0.000 FF  CELL  inst|cordicmulti_0|Add117~74|cout
    Info (332115):     30.833      0.000 FF    IC  inst|cordicmulti_0|Add117~70|cin
    Info (332115):     30.872      0.039 FF  CELL  inst|cordicmulti_0|Add117~70|cout
    Info (332115):     30.872      0.000 FF    IC  inst|cordicmulti_0|Add117~66|cin
    Info (332115):     30.872      0.000 FF  CELL  inst|cordicmulti_0|Add117~66|cout
    Info (332115):     30.872      0.000 FF    IC  inst|cordicmulti_0|Add117~62|cin
    Info (332115):     30.981      0.109 FF  CELL  inst|cordicmulti_0|Add117~62|cout
    Info (332115):     30.981      0.000 FF    IC  inst|cordicmulti_0|Add117~58|cin
    Info (332115):     30.981      0.000 FF  CELL  inst|cordicmulti_0|Add117~58|cout
    Info (332115):     30.981      0.000 FF    IC  inst|cordicmulti_0|Add117~54|cin
    Info (332115):     31.023      0.042 FF  CELL  inst|cordicmulti_0|Add117~54|cout
    Info (332115):     31.023      0.000 FF    IC  inst|cordicmulti_0|Add117~50|cin
    Info (332115):     31.023      0.000 FF  CELL  inst|cordicmulti_0|Add117~50|cout
    Info (332115):     31.023      0.000 FF    IC  inst|cordicmulti_0|Add117~46|cin
    Info (332115):     31.065      0.042 FF  CELL  inst|cordicmulti_0|Add117~46|cout
    Info (332115):     31.065      0.000 FF    IC  inst|cordicmulti_0|Add117~42|cin
    Info (332115):     31.065      0.000 FF  CELL  inst|cordicmulti_0|Add117~42|cout
    Info (332115):     31.065      0.000 FF    IC  inst|cordicmulti_0|Add117~38|cin
    Info (332115):     31.107      0.042 FF  CELL  inst|cordicmulti_0|Add117~38|cout
    Info (332115):     31.107      0.000 FF    IC  inst|cordicmulti_0|Add117~34|cin
    Info (332115):     31.107      0.000 FF  CELL  inst|cordicmulti_0|Add117~34|cout
    Info (332115):     31.107      0.000 FF    IC  inst|cordicmulti_0|Add117~30|cin
    Info (332115):     31.159      0.052 FF  CELL  inst|cordicmulti_0|Add117~30|cout
    Info (332115):     31.159      0.000 FF    IC  inst|cordicmulti_0|Add117~26|cin
    Info (332115):     31.159      0.000 FF  CELL  inst|cordicmulti_0|Add117~26|cout
    Info (332115):     31.159      0.000 FF    IC  inst|cordicmulti_0|Add117~21|cin
    Info (332115):     31.262      0.103 FF  CELL  inst|cordicmulti_0|Add117~21|cout
    Info (332115):     31.262      0.000 FF    IC  inst|cordicmulti_0|Add117~17|cin
    Info (332115):     31.262      0.000 FF  CELL  inst|cordicmulti_0|Add117~17|cout
    Info (332115):     31.262      0.000 FF    IC  inst|cordicmulti_0|Add117~13|cin
    Info (332115):     31.565      0.303 FF  CELL  inst|cordicmulti_0|Add117~13|sumout
    Info (332115):     32.447      0.882 FF    IC  inst|cordicmulti_0|Add123~33|dataf
    Info (332115):     33.429      0.982 FR  CELL  inst|cordicmulti_0|Add123~33|cout
    Info (332115):     33.429      0.000 RR    IC  inst|cordicmulti_0|Add123~29|cin
    Info (332115):     33.474      0.045 RR  CELL  inst|cordicmulti_0|Add123~29|cout
    Info (332115):     33.474      0.000 RR    IC  inst|cordicmulti_0|Add123~25|cin
    Info (332115):     33.474      0.000 RR  CELL  inst|cordicmulti_0|Add123~25|cout
    Info (332115):     33.474      0.000 RR    IC  inst|cordicmulti_0|Add123~21|cin
    Info (332115):     33.519      0.045 RR  CELL  inst|cordicmulti_0|Add123~21|cout
    Info (332115):     33.519      0.000 RR    IC  inst|cordicmulti_0|Add123~17|cin
    Info (332115):     33.519      0.000 RR  CELL  inst|cordicmulti_0|Add123~17|cout
    Info (332115):     33.519      0.000 RR    IC  inst|cordicmulti_0|Add123~13|cin
    Info (332115):     33.564      0.045 RR  CELL  inst|cordicmulti_0|Add123~13|cout
    Info (332115):     33.564      0.000 RR    IC  inst|cordicmulti_0|Add123~5|cin
    Info (332115):     33.564      0.000 RR  CELL  inst|cordicmulti_0|Add123~5|cout
    Info (332115):     33.564      0.000 RR    IC  inst|cordicmulti_0|Add123~85|cin
    Info (332115):     33.665      0.101 RR  CELL  inst|cordicmulti_0|Add123~85|cout
    Info (332115):     33.665      0.000 RR    IC  inst|cordicmulti_0|Add123~81|cin
    Info (332115):     33.665      0.000 RR  CELL  inst|cordicmulti_0|Add123~81|cout
    Info (332115):     33.665      0.000 RR    IC  inst|cordicmulti_0|Add123~89|cin
    Info (332115):     33.710      0.045 RR  CELL  inst|cordicmulti_0|Add123~89|cout
    Info (332115):     33.710      0.000 RR    IC  inst|cordicmulti_0|Add123~73|cin
    Info (332115):     33.710      0.000 RR  CELL  inst|cordicmulti_0|Add123~73|cout
    Info (332115):     33.710      0.000 RR    IC  inst|cordicmulti_0|Add123~69|cin
    Info (332115):     33.755      0.045 RR  CELL  inst|cordicmulti_0|Add123~69|cout
    Info (332115):     33.755      0.000 RR    IC  inst|cordicmulti_0|Add123~65|cin
    Info (332115):     33.755      0.000 RR  CELL  inst|cordicmulti_0|Add123~65|cout
    Info (332115):     33.755      0.000 RR    IC  inst|cordicmulti_0|Add123~61|cin
    Info (332115):     33.800      0.045 RR  CELL  inst|cordicmulti_0|Add123~61|cout
    Info (332115):     33.800      0.000 RR    IC  inst|cordicmulti_0|Add123~57|cin
    Info (332115):     33.800      0.000 RR  CELL  inst|cordicmulti_0|Add123~57|cout
    Info (332115):     33.800      0.000 RR    IC  inst|cordicmulti_0|Add123~53|cin
    Info (332115):     33.855      0.055 RR  CELL  inst|cordicmulti_0|Add123~53|cout
    Info (332115):     33.855      0.000 RR    IC  inst|cordicmulti_0|Add123~49|cin
    Info (332115):     33.855      0.000 RR  CELL  inst|cordicmulti_0|Add123~49|cout
    Info (332115):     33.855      0.000 RR    IC  inst|cordicmulti_0|Add123~77|cin
    Info (332115):     33.940      0.085 RR  CELL  inst|cordicmulti_0|Add123~77|cout
    Info (332115):     33.940      0.000 RR    IC  inst|cordicmulti_0|Add123~101|cin
    Info (332115):     33.940      0.000 RR  CELL  inst|cordicmulti_0|Add123~101|cout
    Info (332115):     33.940      0.000 RR    IC  inst|cordicmulti_0|Add123~93|cin
    Info (332115):     33.985      0.045 RR  CELL  inst|cordicmulti_0|Add123~93|cout
    Info (332115):     33.985      0.000 RR    IC  inst|cordicmulti_0|Add123~97|cin
    Info (332115):     33.985      0.000 RR  CELL  inst|cordicmulti_0|Add123~97|cout
    Info (332115):     33.985      0.000 RR    IC  inst|cordicmulti_0|Add123~9|cin
    Info (332115):     34.030      0.045 RR  CELL  inst|cordicmulti_0|Add123~9|cout
    Info (332115):     34.030      0.000 RR    IC  inst|cordicmulti_0|Add123~1|cin
    Info (332115):     34.030      0.000 RR  CELL  inst|cordicmulti_0|Add123~1|cout
    Info (332115):     34.030      0.000 RR    IC  inst|cordicmulti_0|Add123~45|cin
    Info (332115):     34.318      0.288 RR  CELL  inst|cordicmulti_0|Add123~45|sumout
    Info (332115):     34.318      0.000 RR    IC  inst|cordicmulti_0|x[21][25]|d
    Info (332115):     34.535      0.217 RR  CELL  first_nios2_system:inst|CORDIC:cordicmulti_0|x[21][25]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     20.000     20.000           latch edge time
    Info (332115):     26.085      6.085  R        clock network delay
    Info (332115):     27.186      1.101           clock pessimism removed
    Info (332115):     27.086     -0.100           clock uncertainty
    Info (332115):     27.086      0.000     uTsu  first_nios2_system:inst|CORDIC:cordicmulti_0|x[21][25]
    Info (332115): 
    Info (332115): Data Arrival Time  :    34.535
    Info (332115): Data Required Time :    27.086
    Info (332115): Slack              :    -7.449 (VIOLATED)
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 23.300
    Info (332115): -to_clock [get_clocks {altera_reserved_tck}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 23.300 
    Info (332115): ===================================================================
    Info (332115): From Node    : altera_internal_jtag~FF_13
    Info (332115): To Node      : altera_reserved_tdo
    Info (332115): Launch Clock : altera_reserved_tck (INVERTED)
    Info (332115): Latch Clock  : altera_reserved_tck
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     50.000     50.000           launch edge time
    Info (332115):     52.470      2.470  F        clock network delay
    Info (332115):     52.470      0.000     uTco  altera_internal_jtag~FF_13
    Info (332115):     53.363      0.893 RR  CELL  altera_internal_jtag|tdo
    Info (332115):     53.363      0.000 RR    IC  altera_reserved_tdo~output|i
    Info (332115):     56.390      3.027 RR  CELL  altera_reserved_tdo~output|o
    Info (332115):     56.390      0.000 RR  CELL  altera_reserved_tdo
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):    100.000    100.000           latch edge time
    Info (332115):    100.000      0.000  R        clock network delay
    Info (332115):     99.690     -0.310           clock uncertainty
    Info (332115):     79.690    -20.000  R  oExt  altera_reserved_tdo
    Info (332115): 
    Info (332115): Data Arrival Time  :    56.390
    Info (332115): Data Required Time :    79.690
    Info (332115): Slack              :    23.300 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.196
    Info (332115): -to_clock [get_clocks {sopc_clk}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.196 
    Info (332115): ===================================================================
    Info (332115): From Node    : first_nios2_system:inst|first_nios2_system_sdram:sdram|m_state.001000000
    Info (332115): To Node      : first_nios2_system:inst|first_nios2_system_sdram:sdram|m_addr[3]
    Info (332115): Launch Clock : sopc_clk
    Info (332115): Latch Clock  : sopc_clk
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      6.040      6.040  R        clock network delay
    Info (332115):      6.040      0.000     uTco  first_nios2_system:inst|first_nios2_system_sdram:sdram|m_state.001000000
    Info (332115):      6.040      0.000 RR  CELL  inst|sdram|m_state.001000000|q
    Info (332115):      7.347      1.307 RR    IC  inst|sdram|m_addr[3]|sload
    Info (332115):      7.884      0.537 RR  CELL  first_nios2_system:inst|first_nios2_system_sdram:sdram|m_addr[3]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      8.444      8.444  R        clock network delay
    Info (332115):      7.688     -0.756           clock pessimism removed
    Info (332115):      7.688      0.000           clock uncertainty
    Info (332115):      7.688      0.000      uTh  first_nios2_system:inst|first_nios2_system_sdram:sdram|m_addr[3]
    Info (332115): 
    Info (332115): Data Arrival Time  :     7.884
    Info (332115): Data Required Time :     7.688
    Info (332115): Slack              :     0.196 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.209
    Info (332115): -to_clock [get_clocks {altera_reserved_tck}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.209 
    Info (332115): ===================================================================
    Info (332115): From Node    : first_nios2_system:inst|first_nios2_system_jtag_uart:jtag_uart|alt_jtag_atlantic:first_nios2_system_jtag_uart_alt_jtag_atlantic|jupdate
    Info (332115): To Node      : first_nios2_system:inst|first_nios2_system_jtag_uart:jtag_uart|alt_jtag_atlantic:first_nios2_system_jtag_uart_alt_jtag_atlantic|jupdate
    Info (332115): Launch Clock : altera_reserved_tck (INVERTED)
    Info (332115): Latch Clock  : altera_reserved_tck (INVERTED)
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     50.000     50.000           launch edge time
    Info (332115):     52.306      2.306  F        clock network delay
    Info (332115):     52.306      0.000     uTco  first_nios2_system:inst|first_nios2_system_jtag_uart:jtag_uart|alt_jtag_atlantic:first_nios2_system_jtag_uart_alt_jtag_atlantic|jupdate
    Info (332115):     52.306      0.000 FF  CELL  inst|jtag_uart|first_nios2_system_jtag_uart_alt_jtag_atlantic|jupdate|q
    Info (332115):     52.523      0.217 FF    IC  inst|jtag_uart|first_nios2_system_jtag_uart_alt_jtag_atlantic|jupdate~0|dataf
    Info (332115):     52.570      0.047 FF  CELL  inst|jtag_uart|first_nios2_system_jtag_uart_alt_jtag_atlantic|jupdate~0|combout
    Info (332115):     52.741      0.171 FF    IC  inst|jtag_uart|first_nios2_system_jtag_uart_alt_jtag_atlantic|jupdate~feeder|dataf
    Info (332115):     52.785      0.044 FF  CELL  inst|jtag_uart|first_nios2_system_jtag_uart_alt_jtag_atlantic|jupdate~feeder|combout
    Info (332115):     52.785      0.000 FF    IC  inst|jtag_uart|first_nios2_system_jtag_uart_alt_jtag_atlantic|jupdate|d
    Info (332115):     52.844      0.059 FF  CELL  first_nios2_system:inst|first_nios2_system_jtag_uart:jtag_uart|alt_jtag_atlantic:first_nios2_system_jtag_uart_alt_jtag_atlantic|jupdate
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     50.000     50.000           latch edge time
    Info (332115):     52.796      2.796  F        clock network delay
    Info (332115):     52.635     -0.161           clock pessimism removed
    Info (332115):     52.635      0.000           clock uncertainty
    Info (332115):     52.635      0.000      uTh  first_nios2_system:inst|first_nios2_system_jtag_uart:jtag_uart|alt_jtag_atlantic:first_nios2_system_jtag_uart_alt_jtag_atlantic|jupdate
    Info (332115): 
    Info (332115): Data Arrival Time  :    52.844
    Info (332115): Data Required Time :    52.635
    Info (332115): Slack              :     0.209 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 13.003
    Info (332115): -to_clock [get_clocks {sopc_clk}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 13.003 
    Info (332115): ===================================================================
    Info (332115): From Node    : first_nios2_system:inst|altera_reset_controller:rst_controller|r_sync_rst
    Info (332115): To Node      : first_nios2_system:inst|first_nios2_system_cpu:cpu|first_nios2_system_cpu_cpu:cpu|E_iw[2]
    Info (332115): Launch Clock : sopc_clk
    Info (332115): Latch Clock  : sopc_clk
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      7.269      7.269  R        clock network delay
    Info (332115):      7.269      0.000     uTco  first_nios2_system:inst|altera_reset_controller:rst_controller|r_sync_rst
    Info (332115):      7.269      0.000 RR  CELL  inst|rst_controller|r_sync_rst|q
    Info (332115):      8.528      1.259 RR    IC  inst|cpu|cpu|hq3myc14108phmpo7y7qmhbp98hy0vq~1|dataf
    Info (332115):      8.617      0.089 RF  CELL  inst|cpu|cpu|hq3myc14108phmpo7y7qmhbp98hy0vq~1|combout
    Info (332115):     13.199      4.582 FF    IC  inst|cpu|cpu|E_iw[2]|clrn
    Info (332115):     13.676      0.477 FF  CELL  first_nios2_system:inst|first_nios2_system_cpu:cpu|first_nios2_system_cpu_cpu:cpu|E_iw[2]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     20.000     20.000           latch edge time
    Info (332115):     26.023      6.023  R        clock network delay
    Info (332115):     26.779      0.756           clock pessimism removed
    Info (332115):     26.679     -0.100           clock uncertainty
    Info (332115):     26.679      0.000     uTsu  first_nios2_system:inst|first_nios2_system_cpu:cpu|first_nios2_system_cpu_cpu:cpu|E_iw[2]
    Info (332115): 
    Info (332115): Data Arrival Time  :    13.676
    Info (332115): Data Required Time :    26.679
    Info (332115): Slack              :    13.003 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 48.666
    Info (332115): -to_clock [get_clocks {altera_reserved_tck}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 48.666 
    Info (332115): ===================================================================
    Info (332115): From Node    : sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg
    Info (332115): To Node      : first_nios2_system:inst|first_nios2_system_jtag_uart:jtag_uart|alt_jtag_atlantic:first_nios2_system_jtag_uart_alt_jtag_atlantic|jupdate~DUPLICATE
    Info (332115): Launch Clock : altera_reserved_tck
    Info (332115): Latch Clock  : altera_reserved_tck (INVERTED)
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      2.399      2.399  R        clock network delay
    Info (332115):      2.399      0.000     uTco  sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg
    Info (332115):      2.399      0.000 RR  CELL  auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|clr_reg|q
    Info (332115):      2.964      0.565 RR    IC  inst|jtag_uart|first_nios2_system_jtag_uart_alt_jtag_atlantic|jupdate~DUPLICATE|clrn
    Info (332115):      3.457      0.493 RF  CELL  first_nios2_system:inst|first_nios2_system_jtag_uart:jtag_uart|alt_jtag_atlantic:first_nios2_system_jtag_uart_alt_jtag_atlantic|jupdate~DUPLICATE
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     50.000     50.000           latch edge time
    Info (332115):     52.300      2.300  F        clock network delay
    Info (332115):     52.433      0.133           clock pessimism removed
    Info (332115):     52.123     -0.310           clock uncertainty
    Info (332115):     52.123      0.000     uTsu  first_nios2_system:inst|first_nios2_system_jtag_uart:jtag_uart|alt_jtag_atlantic:first_nios2_system_jtag_uart_alt_jtag_atlantic|jupdate~DUPLICATE
    Info (332115): 
    Info (332115): Data Arrival Time  :     3.457
    Info (332115): Data Required Time :    52.123
    Info (332115): Slack              :    48.666 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.442
    Info (332115): -to_clock [get_clocks {altera_reserved_tck}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 0.442 
    Info (332115): ===================================================================
    Info (332115): From Node    : sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg
    Info (332115): To Node      : sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]
    Info (332115): Launch Clock : altera_reserved_tck
    Info (332115): Latch Clock  : altera_reserved_tck
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      1.964      1.964  R        clock network delay
    Info (332115):      1.964      0.000     uTco  sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg
    Info (332115):      1.964      0.000 RR  CELL  auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg|q
    Info (332115):      2.839      0.875 RR    IC  auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]|clrn
    Info (332115):      3.300      0.461 RR  CELL  sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      2.901      2.901  R        clock network delay
    Info (332115):      2.858     -0.043           clock pessimism removed
    Info (332115):      2.858      0.000           clock uncertainty
    Info (332115):      2.858      0.000      uTh  sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]
    Info (332115): 
    Info (332115): Data Arrival Time  :     3.300
    Info (332115): Data Required Time :     2.858
    Info (332115): Slack              :     0.442 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.845
    Info (332115): -to_clock [get_clocks {sopc_clk}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 0.845 
    Info (332115): ===================================================================
    Info (332115): From Node    : first_nios2_system:inst|altera_reset_controller:rst_controller|r_sync_rst
    Info (332115): To Node      : first_nios2_system:inst|first_nios2_system_sdram:sdram|m_data[1]
    Info (332115): Launch Clock : sopc_clk
    Info (332115): Latch Clock  : sopc_clk
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      6.076      6.076  R        clock network delay
    Info (332115):      6.076      0.000     uTco  first_nios2_system:inst|altera_reset_controller:rst_controller|r_sync_rst
    Info (332115):      6.076      0.000 RR  CELL  inst|rst_controller|r_sync_rst|q
    Info (332115):      7.977      1.901 RR    IC  inst|sdram|m_data[1]|clrn
    Info (332115):      8.419      0.442 RF  CELL  first_nios2_system:inst|first_nios2_system_sdram:sdram|m_data[1]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      8.330      8.330  R        clock network delay
    Info (332115):      7.574     -0.756           clock pessimism removed
    Info (332115):      7.574      0.000           clock uncertainty
    Info (332115):      7.574      0.000      uTh  first_nios2_system:inst|first_nios2_system_sdram:sdram|m_data[1]
    Info (332115): 
    Info (332115): Data Arrival Time  :     8.419
    Info (332115): Data Required Time :     7.574
    Info (332115): Slack              :     0.845 
    Info (332115): ===================================================================
    Info (332115): 
Info: Analyzing Slow 1100mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332097): The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: inst1|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk
    Info (332098): Cell: inst1|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER  from: vco0ph[0]  to: divclk
    Info (332098): Cell: inst1|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT  from: clkin[0]  to: clkout
    Info (332098): From: inst|cpu|cpu|the_first_nios2_system_cpu_cpu_nios2_oci|the_first_nios2_system_cpu_cpu_nios2_ocimem|first_nios2_system_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8|clk0  to: first_nios2_system:inst|first_nios2_system_cpu:cpu|first_nios2_system_cpu_cpu:cpu|first_nios2_system_cpu_cpu_nios2_oci:the_first_nios2_system_cpu_cpu_nios2_oci|first_nios2_system_cpu_cpu_nios2_ocimem:the_first_nios2_system_cpu_cpu_nios2_ocimem|first_nios2_system_cpu_cpu_ociram_sp_ram_module:first_nios2_system_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|ram_block1a8~CLOCK1_ENABLE1_0
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Node: inst1|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -7.939
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -7.939            -689.274 sopc_clk 
    Info (332119):    23.440               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.119
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.119               0.000 sopc_clk 
    Info (332119):     0.210               0.000 altera_reserved_tck 
Info (332146): Worst-case recovery slack is 13.296
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    13.296               0.000 sopc_clk 
    Info (332119):    48.836               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 0.405
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.405               0.000 altera_reserved_tck 
    Info (332119):     0.723               0.000 sopc_clk 
Info (332146): Worst-case minimum pulse width slack is 8.920
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     8.920               0.000 sopc_clk 
    Info (332119):    48.890               0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 8 synchronizer chains.
    Info (332114): Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 8
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.375
    Info (332114): Worst Case Available Settling Time: 19.029 ns
    Info (332114): 
    Info (332114): Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
    Info (332114):   - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 5.2
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8
Info (332115): Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -7.939
    Info (332115): -to_clock [get_clocks {sopc_clk}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is -7.939 (VIOLATED)
    Info (332115): ===================================================================
    Info (332115): From Node    : first_nios2_system:inst|CORDIC:cordicmulti_0|z[11][25]
    Info (332115): To Node      : first_nios2_system:inst|CORDIC:cordicmulti_0|x[21][25]
    Info (332115): Launch Clock : sopc_clk
    Info (332115): Latch Clock  : sopc_clk
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      7.170      7.170  R        clock network delay
    Info (332115):      7.170      0.000     uTco  first_nios2_system:inst|CORDIC:cordicmulti_0|z[11][25]
    Info (332115):      7.170      0.000 FF  CELL  inst|cordicmulti_0|z[11][25]|q
    Info (332115):      8.565      1.395 FF    IC  inst|cordicmulti_0|Add71~45|dataa
    Info (332115):      9.516      0.951 FR  CELL  inst|cordicmulti_0|Add71~45|cout
    Info (332115):      9.516      0.000 RR    IC  inst|cordicmulti_0|Add71~41|cin
    Info (332115):      9.563      0.047 RR  CELL  inst|cordicmulti_0|Add71~41|cout
    Info (332115):      9.563      0.000 RR    IC  inst|cordicmulti_0|Add71~37|cin
    Info (332115):      9.563      0.000 RR  CELL  inst|cordicmulti_0|Add71~37|cout
    Info (332115):      9.563      0.000 RR    IC  inst|cordicmulti_0|Add71~33|cin
    Info (332115):      9.610      0.047 RR  CELL  inst|cordicmulti_0|Add71~33|cout
    Info (332115):      9.610      0.000 RR    IC  inst|cordicmulti_0|Add71~29|cin
    Info (332115):      9.610      0.000 RR  CELL  inst|cordicmulti_0|Add71~29|cout
    Info (332115):      9.610      0.000 RR    IC  inst|cordicmulti_0|Add71~25|cin
    Info (332115):      9.657      0.047 RR  CELL  inst|cordicmulti_0|Add71~25|cout
    Info (332115):      9.657      0.000 RR    IC  inst|cordicmulti_0|Add71~21|cin
    Info (332115):      9.657      0.000 RR  CELL  inst|cordicmulti_0|Add71~21|cout
    Info (332115):      9.657      0.000 RR    IC  inst|cordicmulti_0|Add71~17|cin
    Info (332115):      9.703      0.046 RR  CELL  inst|cordicmulti_0|Add71~17|cout
    Info (332115):      9.703      0.000 RR    IC  inst|cordicmulti_0|Add71~9|cin
    Info (332115):      9.703      0.000 RR  CELL  inst|cordicmulti_0|Add71~9|cout
    Info (332115):      9.703      0.000 RR    IC  inst|cordicmulti_0|Add71~85|cin
    Info (332115):      9.807      0.104 RR  CELL  inst|cordicmulti_0|Add71~85|cout
    Info (332115):      9.807      0.000 RR    IC  inst|cordicmulti_0|Add71~81|cin
    Info (332115):      9.807      0.000 RR  CELL  inst|cordicmulti_0|Add71~81|cout
    Info (332115):      9.807      0.000 RR    IC  inst|cordicmulti_0|Add71~89|cin
    Info (332115):      9.854      0.047 RR  CELL  inst|cordicmulti_0|Add71~89|cout
    Info (332115):      9.854      0.000 RR    IC  inst|cordicmulti_0|Add71~73|cin
    Info (332115):      9.854      0.000 RR  CELL  inst|cordicmulti_0|Add71~73|cout
    Info (332115):      9.854      0.000 RR    IC  inst|cordicmulti_0|Add71~69|cin
    Info (332115):      9.901      0.047 RR  CELL  inst|cordicmulti_0|Add71~69|cout
    Info (332115):      9.901      0.000 RR    IC  inst|cordicmulti_0|Add71~65|cin
    Info (332115):      9.901      0.000 RR  CELL  inst|cordicmulti_0|Add71~65|cout
    Info (332115):      9.901      0.000 RR    IC  inst|cordicmulti_0|Add71~61|cin
    Info (332115):      9.948      0.047 RR  CELL  inst|cordicmulti_0|Add71~61|cout
    Info (332115):      9.948      0.000 RR    IC  inst|cordicmulti_0|Add71~57|cin
    Info (332115):      9.948      0.000 RR  CELL  inst|cordicmulti_0|Add71~57|cout
    Info (332115):      9.948      0.000 RR    IC  inst|cordicmulti_0|Add71~53|cin
    Info (332115):     10.006      0.058 RR  CELL  inst|cordicmulti_0|Add71~53|cout
    Info (332115):     10.006      0.000 RR    IC  inst|cordicmulti_0|Add71~49|cin
    Info (332115):     10.006      0.000 RR  CELL  inst|cordicmulti_0|Add71~49|cout
    Info (332115):     10.006      0.000 RR    IC  inst|cordicmulti_0|Add71~77|cin
    Info (332115):     10.094      0.088 RR  CELL  inst|cordicmulti_0|Add71~77|cout
    Info (332115):     10.094      0.000 RR    IC  inst|cordicmulti_0|Add71~101|cin
    Info (332115):     10.094      0.000 RR  CELL  inst|cordicmulti_0|Add71~101|cout
    Info (332115):     10.094      0.000 RR    IC  inst|cordicmulti_0|Add71~93|cin
    Info (332115):     10.141      0.047 RR  CELL  inst|cordicmulti_0|Add71~93|cout
    Info (332115):     10.141      0.000 RR    IC  inst|cordicmulti_0|Add71~97|cin
    Info (332115):     10.141      0.000 RR  CELL  inst|cordicmulti_0|Add71~97|cout
    Info (332115):     10.141      0.000 RR    IC  inst|cordicmulti_0|Add71~13|cin
    Info (332115):     10.188      0.047 RR  CELL  inst|cordicmulti_0|Add71~13|cout
    Info (332115):     10.188      0.000 RR    IC  inst|cordicmulti_0|Add71~5|cin
    Info (332115):     10.188      0.000 RR  CELL  inst|cordicmulti_0|Add71~5|cout
    Info (332115):     10.188      0.000 RR    IC  inst|cordicmulti_0|Add71~1|cin
    Info (332115):     10.509      0.321 RF  CELL  inst|cordicmulti_0|Add71~1|sumout
    Info (332115):     11.430      0.921 FF    IC  inst|cordicmulti_0|Add75~45|dataf
    Info (332115):     12.504      1.074 FR  CELL  inst|cordicmulti_0|Add75~45|cout
    Info (332115):     12.504      0.000 RR    IC  inst|cordicmulti_0|Add75~41|cin
    Info (332115):     12.551      0.047 RR  CELL  inst|cordicmulti_0|Add75~41|cout
    Info (332115):     12.551      0.000 RR    IC  inst|cordicmulti_0|Add75~37|cin
    Info (332115):     12.551      0.000 RR  CELL  inst|cordicmulti_0|Add75~37|cout
    Info (332115):     12.551      0.000 RR    IC  inst|cordicmulti_0|Add75~33|cin
    Info (332115):     12.611      0.060 RR  CELL  inst|cordicmulti_0|Add75~33|cout
    Info (332115):     12.611      0.000 RR    IC  inst|cordicmulti_0|Add75~29|cin
    Info (332115):     12.611      0.000 RR  CELL  inst|cordicmulti_0|Add75~29|cout
    Info (332115):     12.611      0.000 RR    IC  inst|cordicmulti_0|Add75~25|cin
    Info (332115):     12.704      0.093 RR  CELL  inst|cordicmulti_0|Add75~25|cout
    Info (332115):     12.704      0.000 RR    IC  inst|cordicmulti_0|Add75~21|cin
    Info (332115):     12.704      0.000 RR  CELL  inst|cordicmulti_0|Add75~21|cout
    Info (332115):     12.704      0.000 RR    IC  inst|cordicmulti_0|Add75~17|cin
    Info (332115):     13.024      0.320 RF  CELL  inst|cordicmulti_0|Add75~17|sumout
    Info (332115):     14.786      1.762 FF    IC  inst|cordicmulti_0|Add83~9|datac
    Info (332115):     15.530      0.744 FR  CELL  inst|cordicmulti_0|Add83~9|cout
    Info (332115):     15.530      0.000 RR    IC  inst|cordicmulti_0|Add83~85|cin
    Info (332115):     15.631      0.101 RR  CELL  inst|cordicmulti_0|Add83~85|cout
    Info (332115):     15.631      0.000 RR    IC  inst|cordicmulti_0|Add83~81|cin
    Info (332115):     15.631      0.000 RR  CELL  inst|cordicmulti_0|Add83~81|cout
    Info (332115):     15.631      0.000 RR    IC  inst|cordicmulti_0|Add83~89|cin
    Info (332115):     15.678      0.047 RR  CELL  inst|cordicmulti_0|Add83~89|cout
    Info (332115):     15.678      0.000 RR    IC  inst|cordicmulti_0|Add83~73|cin
    Info (332115):     15.678      0.000 RR  CELL  inst|cordicmulti_0|Add83~73|cout
    Info (332115):     15.678      0.000 RR    IC  inst|cordicmulti_0|Add83~69|cin
    Info (332115):     15.725      0.047 RR  CELL  inst|cordicmulti_0|Add83~69|cout
    Info (332115):     15.725      0.000 RR    IC  inst|cordicmulti_0|Add83~65|cin
    Info (332115):     15.725      0.000 RR  CELL  inst|cordicmulti_0|Add83~65|cout
    Info (332115):     15.725      0.000 RR    IC  inst|cordicmulti_0|Add83~61|cin
    Info (332115):     16.045      0.320 RF  CELL  inst|cordicmulti_0|Add83~61|sumout
    Info (332115):     18.172      2.127 FF    IC  inst|cordicmulti_0|Add87~97|datac
    Info (332115):     18.928      0.756 FR  CELL  inst|cordicmulti_0|Add87~97|cout
    Info (332115):     18.928      0.000 RR    IC  inst|cordicmulti_0|Add87~93|cin
    Info (332115):     18.928      0.000 RR  CELL  inst|cordicmulti_0|Add87~93|cout
    Info (332115):     18.928      0.000 RR    IC  inst|cordicmulti_0|Add87~89|cin
    Info (332115):     18.975      0.047 RR  CELL  inst|cordicmulti_0|Add87~89|cout
    Info (332115):     18.975      0.000 RR    IC  inst|cordicmulti_0|Add87~85|cin
    Info (332115):     18.975      0.000 RR  CELL  inst|cordicmulti_0|Add87~85|cout
    Info (332115):     18.975      0.000 RR    IC  inst|cordicmulti_0|Add87~81|cin
    Info (332115):     19.022      0.047 RR  CELL  inst|cordicmulti_0|Add87~81|cout
    Info (332115):     19.022      0.000 RR    IC  inst|cordicmulti_0|Add87~77|cin
    Info (332115):     19.022      0.000 RR  CELL  inst|cordicmulti_0|Add87~77|cout
    Info (332115):     19.022      0.000 RR    IC  inst|cordicmulti_0|Add87~73|cin
    Info (332115):     19.068      0.046 RR  CELL  inst|cordicmulti_0|Add87~73|cout
    Info (332115):     19.068      0.000 RR    IC  inst|cordicmulti_0|Add87~69|cin
    Info (332115):     19.068      0.000 RR  CELL  inst|cordicmulti_0|Add87~69|cout
    Info (332115):     19.068      0.000 RR    IC  inst|cordicmulti_0|Add87~65|cin
    Info (332115):     19.172      0.104 RR  CELL  inst|cordicmulti_0|Add87~65|cout
    Info (332115):     19.172      0.000 RR    IC  inst|cordicmulti_0|Add87~61|cin
    Info (332115):     19.172      0.000 RR  CELL  inst|cordicmulti_0|Add87~61|cout
    Info (332115):     19.172      0.000 RR    IC  inst|cordicmulti_0|Add87~57|cin
    Info (332115):     19.219      0.047 RR  CELL  inst|cordicmulti_0|Add87~57|cout
    Info (332115):     19.219      0.000 RR    IC  inst|cordicmulti_0|Add87~53|cin
    Info (332115):     19.219      0.000 RR  CELL  inst|cordicmulti_0|Add87~53|cout
    Info (332115):     19.219      0.000 RR    IC  inst|cordicmulti_0|Add87~49|cin
    Info (332115):     19.266      0.047 RR  CELL  inst|cordicmulti_0|Add87~49|cout
    Info (332115):     19.266      0.000 RR    IC  inst|cordicmulti_0|Add87~45|cin
    Info (332115):     19.266      0.000 RR  CELL  inst|cordicmulti_0|Add87~45|cout
    Info (332115):     19.266      0.000 RR    IC  inst|cordicmulti_0|Add87~41|cin
    Info (332115):     19.313      0.047 RR  CELL  inst|cordicmulti_0|Add87~41|cout
    Info (332115):     19.313      0.000 RR    IC  inst|cordicmulti_0|Add87~37|cin
    Info (332115):     19.313      0.000 RR  CELL  inst|cordicmulti_0|Add87~37|cout
    Info (332115):     19.313      0.000 RR    IC  inst|cordicmulti_0|Add87~33|cin
    Info (332115):     19.371      0.058 RR  CELL  inst|cordicmulti_0|Add87~33|cout
    Info (332115):     19.371      0.000 RR    IC  inst|cordicmulti_0|Add87~29|cin
    Info (332115):     19.371      0.000 RR  CELL  inst|cordicmulti_0|Add87~29|cout
    Info (332115):     19.371      0.000 RR    IC  inst|cordicmulti_0|Add87~25|cin
    Info (332115):     19.749      0.378 RF  CELL  inst|cordicmulti_0|Add87~25|sumout
    Info (332115):     20.852      1.103 FF    IC  inst|cordicmulti_0|Add93~25|datac
    Info (332115):     21.599      0.747 FF  CELL  inst|cordicmulti_0|Add93~25|cout
    Info (332115):     21.599      0.000 FF    IC  inst|cordicmulti_0|Add93~21|cin
    Info (332115):     21.599      0.000 FF  CELL  inst|cordicmulti_0|Add93~21|cout
    Info (332115):     21.599      0.000 FF    IC  inst|cordicmulti_0|Add93~17|cin
    Info (332115):     21.645      0.046 FF  CELL  inst|cordicmulti_0|Add93~17|cout
    Info (332115):     21.645      0.000 FF    IC  inst|cordicmulti_0|Add93~13|cin
    Info (332115):     21.645      0.000 FF  CELL  inst|cordicmulti_0|Add93~13|cout
    Info (332115):     21.645      0.000 FF    IC  inst|cordicmulti_0|Add93~9|cin
    Info (332115):     21.691      0.046 FF  CELL  inst|cordicmulti_0|Add93~9|cout
    Info (332115):     21.691      0.000 FF    IC  inst|cordicmulti_0|Add93~5|cin
    Info (332115):     21.691      0.000 FF  CELL  inst|cordicmulti_0|Add93~5|cout
    Info (332115):     21.691      0.000 FF    IC  inst|cordicmulti_0|Add93~1|cin
    Info (332115):     22.028      0.337 FF  CELL  inst|cordicmulti_0|Add93~1|sumout
    Info (332115):     22.784      0.756 FF    IC  inst|cordicmulti_0|Add101~69|dataf
    Info (332115):     23.880      1.096 FR  CELL  inst|cordicmulti_0|Add101~69|cout
    Info (332115):     23.880      0.000 RR    IC  inst|cordicmulti_0|Add101~65|cin
    Info (332115):     23.880      0.000 RR  CELL  inst|cordicmulti_0|Add101~65|cout
    Info (332115):     23.880      0.000 RR    IC  inst|cordicmulti_0|Add101~61|cin
    Info (332115):     23.927      0.047 RR  CELL  inst|cordicmulti_0|Add101~61|cout
    Info (332115):     23.927      0.000 RR    IC  inst|cordicmulti_0|Add101~57|cin
    Info (332115):     23.927      0.000 RR  CELL  inst|cordicmulti_0|Add101~57|cout
    Info (332115):     23.927      0.000 RR    IC  inst|cordicmulti_0|Add101~53|cin
    Info (332115):     23.987      0.060 RR  CELL  inst|cordicmulti_0|Add101~53|cout
    Info (332115):     23.987      0.000 RR    IC  inst|cordicmulti_0|Add101~49|cin
    Info (332115):     23.987      0.000 RR  CELL  inst|cordicmulti_0|Add101~49|cout
    Info (332115):     23.987      0.000 RR    IC  inst|cordicmulti_0|Add101~77|cin
    Info (332115):     24.080      0.093 RR  CELL  inst|cordicmulti_0|Add101~77|cout
    Info (332115):     24.080      0.000 RR    IC  inst|cordicmulti_0|Add101~101|cin
    Info (332115):     24.080      0.000 RR  CELL  inst|cordicmulti_0|Add101~101|cout
    Info (332115):     24.080      0.000 RR    IC  inst|cordicmulti_0|Add101~93|cin
    Info (332115):     24.127      0.047 RR  CELL  inst|cordicmulti_0|Add101~93|cout
    Info (332115):     24.127      0.000 RR    IC  inst|cordicmulti_0|Add101~97|cin
    Info (332115):     24.127      0.000 RR  CELL  inst|cordicmulti_0|Add101~97|cout
    Info (332115):     24.127      0.000 RR    IC  inst|cordicmulti_0|Add101~13|cin
    Info (332115):     24.174      0.047 RR  CELL  inst|cordicmulti_0|Add101~13|cout
    Info (332115):     24.174      0.000 RR    IC  inst|cordicmulti_0|Add101~5|cin
    Info (332115):     24.174      0.000 RR  CELL  inst|cordicmulti_0|Add101~5|cout
    Info (332115):     24.174      0.000 RR    IC  inst|cordicmulti_0|Add101~1|cin
    Info (332115):     24.494      0.320 RF  CELL  inst|cordicmulti_0|Add101~1|sumout
    Info (332115):     25.447      0.953 FF    IC  inst|cordicmulti_0|Add105~61|dataf
    Info (332115):     26.521      1.074 FR  CELL  inst|cordicmulti_0|Add105~61|cout
    Info (332115):     26.521      0.000 RR    IC  inst|cordicmulti_0|Add105~57|cin
    Info (332115):     26.568      0.047 RR  CELL  inst|cordicmulti_0|Add105~57|cout
    Info (332115):     26.568      0.000 RR    IC  inst|cordicmulti_0|Add105~53|cin
    Info (332115):     26.568      0.000 RR  CELL  inst|cordicmulti_0|Add105~53|cout
    Info (332115):     26.568      0.000 RR    IC  inst|cordicmulti_0|Add105~49|cin
    Info (332115):     26.615      0.047 RR  CELL  inst|cordicmulti_0|Add105~49|cout
    Info (332115):     26.615      0.000 RR    IC  inst|cordicmulti_0|Add105~45|cin
    Info (332115):     26.615      0.000 RR  CELL  inst|cordicmulti_0|Add105~45|cout
    Info (332115):     26.615      0.000 RR    IC  inst|cordicmulti_0|Add105~41|cin
    Info (332115):     26.662      0.047 RR  CELL  inst|cordicmulti_0|Add105~41|cout
    Info (332115):     26.662      0.000 RR    IC  inst|cordicmulti_0|Add105~37|cin
    Info (332115):     26.662      0.000 RR  CELL  inst|cordicmulti_0|Add105~37|cout
    Info (332115):     26.662      0.000 RR    IC  inst|cordicmulti_0|Add105~33|cin
    Info (332115):     26.722      0.060 RR  CELL  inst|cordicmulti_0|Add105~33|cout
    Info (332115):     26.722      0.000 RR    IC  inst|cordicmulti_0|Add105~29|cin
    Info (332115):     26.722      0.000 RR  CELL  inst|cordicmulti_0|Add105~29|cout
    Info (332115):     26.722      0.000 RR    IC  inst|cordicmulti_0|Add105~25|cin
    Info (332115):     26.815      0.093 RR  CELL  inst|cordicmulti_0|Add105~25|cout
    Info (332115):     26.815      0.000 RR    IC  inst|cordicmulti_0|Add105~21|cin
    Info (332115):     26.815      0.000 RR  CELL  inst|cordicmulti_0|Add105~21|cout
    Info (332115):     26.815      0.000 RR    IC  inst|cordicmulti_0|Add105~17|cin
    Info (332115):     26.862      0.047 RR  CELL  inst|cordicmulti_0|Add105~17|cout
    Info (332115):     26.862      0.000 RR    IC  inst|cordicmulti_0|Add105~13|cin
    Info (332115):     26.862      0.000 RR  CELL  inst|cordicmulti_0|Add105~13|cout
    Info (332115):     26.862      0.000 RR    IC  inst|cordicmulti_0|Add105~9|cin
    Info (332115):     26.909      0.047 RR  CELL  inst|cordicmulti_0|Add105~9|cout
    Info (332115):     26.909      0.000 RR    IC  inst|cordicmulti_0|Add105~5|cin
    Info (332115):     26.909      0.000 RR  CELL  inst|cordicmulti_0|Add105~5|cout
    Info (332115):     26.909      0.000 RR    IC  inst|cordicmulti_0|Add105~1|cin
    Info (332115):     27.229      0.320 RF  CELL  inst|cordicmulti_0|Add105~1|sumout
    Info (332115):     27.927      0.698 FF    IC  inst|cordicmulti_0|Add113~9|dataf
    Info (332115):     28.992      1.065 FR  CELL  inst|cordicmulti_0|Add113~9|cout
    Info (332115):     28.992      0.000 RR    IC  inst|cordicmulti_0|Add113~85|cin
    Info (332115):     29.096      0.104 RR  CELL  inst|cordicmulti_0|Add113~85|cout
    Info (332115):     29.096      0.000 RR    IC  inst|cordicmulti_0|Add113~81|cin
    Info (332115):     29.096      0.000 RR  CELL  inst|cordicmulti_0|Add113~81|cout
    Info (332115):     29.096      0.000 RR    IC  inst|cordicmulti_0|Add113~89|cin
    Info (332115):     29.143      0.047 RR  CELL  inst|cordicmulti_0|Add113~89|cout
    Info (332115):     29.143      0.000 RR    IC  inst|cordicmulti_0|Add113~73|cin
    Info (332115):     29.143      0.000 RR  CELL  inst|cordicmulti_0|Add113~73|cout
    Info (332115):     29.143      0.000 RR    IC  inst|cordicmulti_0|Add113~69|cin
    Info (332115):     29.190      0.047 RR  CELL  inst|cordicmulti_0|Add113~69|cout
    Info (332115):     29.190      0.000 RR    IC  inst|cordicmulti_0|Add113~65|cin
    Info (332115):     29.190      0.000 RR  CELL  inst|cordicmulti_0|Add113~65|cout
    Info (332115):     29.190      0.000 RR    IC  inst|cordicmulti_0|Add113~61|cin
    Info (332115):     29.237      0.047 RR  CELL  inst|cordicmulti_0|Add113~61|cout
    Info (332115):     29.237      0.000 RR    IC  inst|cordicmulti_0|Add113~57|cin
    Info (332115):     29.237      0.000 RR  CELL  inst|cordicmulti_0|Add113~57|cout
    Info (332115):     29.237      0.000 RR    IC  inst|cordicmulti_0|Add113~53|cin
    Info (332115):     29.295      0.058 RR  CELL  inst|cordicmulti_0|Add113~53|cout
    Info (332115):     29.295      0.000 RR    IC  inst|cordicmulti_0|Add113~49|cin
    Info (332115):     29.295      0.000 RR  CELL  inst|cordicmulti_0|Add113~49|cout
    Info (332115):     29.295      0.000 RR    IC  inst|cordicmulti_0|Add113~77|cin
    Info (332115):     29.670      0.375 RF  CELL  inst|cordicmulti_0|Add113~77|sumout
    Info (332115):     30.264      0.594 FF    IC  inst|cordicmulti_0|Add117~102|datac
    Info (332115):     31.013      0.749 FF  CELL  inst|cordicmulti_0|Add117~102|cout
    Info (332115):     31.013      0.000 FF    IC  inst|cordicmulti_0|Add117~98|cin
    Info (332115):     31.013      0.000 FF  CELL  inst|cordicmulti_0|Add117~98|cout
    Info (332115):     31.013      0.000 FF    IC  inst|cordicmulti_0|Add117~94|cin
    Info (332115):     31.059      0.046 FF  CELL  inst|cordicmulti_0|Add117~94|cout
    Info (332115):     31.059      0.000 FF    IC  inst|cordicmulti_0|Add117~90|cin
    Info (332115):     31.059      0.000 FF  CELL  inst|cordicmulti_0|Add117~90|cout
    Info (332115):     31.059      0.000 FF    IC  inst|cordicmulti_0|Add117~86|cin
    Info (332115):     31.105      0.046 FF  CELL  inst|cordicmulti_0|Add117~86|cout
    Info (332115):     31.105      0.000 FF    IC  inst|cordicmulti_0|Add117~82|cin
    Info (332115):     31.105      0.000 FF  CELL  inst|cordicmulti_0|Add117~82|cout
    Info (332115):     31.105      0.000 FF    IC  inst|cordicmulti_0|Add117~78|cin
    Info (332115):     31.151      0.046 FF  CELL  inst|cordicmulti_0|Add117~78|cout
    Info (332115):     31.151      0.000 FF    IC  inst|cordicmulti_0|Add117~74|cin
    Info (332115):     31.151      0.000 FF  CELL  inst|cordicmulti_0|Add117~74|cout
    Info (332115):     31.151      0.000 FF    IC  inst|cordicmulti_0|Add117~70|cin
    Info (332115):     31.195      0.044 FF  CELL  inst|cordicmulti_0|Add117~70|cout
    Info (332115):     31.195      0.000 FF    IC  inst|cordicmulti_0|Add117~66|cin
    Info (332115):     31.195      0.000 FF  CELL  inst|cordicmulti_0|Add117~66|cout
    Info (332115):     31.195      0.000 FF    IC  inst|cordicmulti_0|Add117~62|cin
    Info (332115):     31.300      0.105 FF  CELL  inst|cordicmulti_0|Add117~62|cout
    Info (332115):     31.300      0.000 FF    IC  inst|cordicmulti_0|Add117~58|cin
    Info (332115):     31.300      0.000 FF  CELL  inst|cordicmulti_0|Add117~58|cout
    Info (332115):     31.300      0.000 FF    IC  inst|cordicmulti_0|Add117~54|cin
    Info (332115):     31.346      0.046 FF  CELL  inst|cordicmulti_0|Add117~54|cout
    Info (332115):     31.346      0.000 FF    IC  inst|cordicmulti_0|Add117~50|cin
    Info (332115):     31.346      0.000 FF  CELL  inst|cordicmulti_0|Add117~50|cout
    Info (332115):     31.346      0.000 FF    IC  inst|cordicmulti_0|Add117~46|cin
    Info (332115):     31.392      0.046 FF  CELL  inst|cordicmulti_0|Add117~46|cout
    Info (332115):     31.392      0.000 FF    IC  inst|cordicmulti_0|Add117~42|cin
    Info (332115):     31.392      0.000 FF  CELL  inst|cordicmulti_0|Add117~42|cout
    Info (332115):     31.392      0.000 FF    IC  inst|cordicmulti_0|Add117~38|cin
    Info (332115):     31.438      0.046 FF  CELL  inst|cordicmulti_0|Add117~38|cout
    Info (332115):     31.438      0.000 FF    IC  inst|cordicmulti_0|Add117~34|cin
    Info (332115):     31.438      0.000 FF  CELL  inst|cordicmulti_0|Add117~34|cout
    Info (332115):     31.438      0.000 FF    IC  inst|cordicmulti_0|Add117~30|cin
    Info (332115):     31.496      0.058 FF  CELL  inst|cordicmulti_0|Add117~30|cout
    Info (332115):     31.496      0.000 FF    IC  inst|cordicmulti_0|Add117~26|cin
    Info (332115):     31.496      0.000 FF  CELL  inst|cordicmulti_0|Add117~26|cout
    Info (332115):     31.496      0.000 FF    IC  inst|cordicmulti_0|Add117~21|cin
    Info (332115):     31.607      0.111 FF  CELL  inst|cordicmulti_0|Add117~21|cout
    Info (332115):     31.607      0.000 FF    IC  inst|cordicmulti_0|Add117~17|cin
    Info (332115):     31.607      0.000 FF  CELL  inst|cordicmulti_0|Add117~17|cout
    Info (332115):     31.607      0.000 FF    IC  inst|cordicmulti_0|Add117~13|cin
    Info (332115):     31.945      0.338 FF  CELL  inst|cordicmulti_0|Add117~13|sumout
    Info (332115):     32.764      0.819 FF    IC  inst|cordicmulti_0|Add123~33|dataf
    Info (332115):     33.832      1.068 FR  CELL  inst|cordicmulti_0|Add123~33|cout
    Info (332115):     33.832      0.000 RR    IC  inst|cordicmulti_0|Add123~29|cin
    Info (332115):     33.879      0.047 RR  CELL  inst|cordicmulti_0|Add123~29|cout
    Info (332115):     33.879      0.000 RR    IC  inst|cordicmulti_0|Add123~25|cin
    Info (332115):     33.879      0.000 RR  CELL  inst|cordicmulti_0|Add123~25|cout
    Info (332115):     33.879      0.000 RR    IC  inst|cordicmulti_0|Add123~21|cin
    Info (332115):     33.926      0.047 RR  CELL  inst|cordicmulti_0|Add123~21|cout
    Info (332115):     33.926      0.000 RR    IC  inst|cordicmulti_0|Add123~17|cin
    Info (332115):     33.926      0.000 RR  CELL  inst|cordicmulti_0|Add123~17|cout
    Info (332115):     33.926      0.000 RR    IC  inst|cordicmulti_0|Add123~13|cin
    Info (332115):     33.973      0.047 RR  CELL  inst|cordicmulti_0|Add123~13|cout
    Info (332115):     33.973      0.000 RR    IC  inst|cordicmulti_0|Add123~5|cin
    Info (332115):     33.973      0.000 RR  CELL  inst|cordicmulti_0|Add123~5|cout
    Info (332115):     33.973      0.000 RR    IC  inst|cordicmulti_0|Add123~85|cin
    Info (332115):     34.077      0.104 RR  CELL  inst|cordicmulti_0|Add123~85|cout
    Info (332115):     34.077      0.000 RR    IC  inst|cordicmulti_0|Add123~81|cin
    Info (332115):     34.077      0.000 RR  CELL  inst|cordicmulti_0|Add123~81|cout
    Info (332115):     34.077      0.000 RR    IC  inst|cordicmulti_0|Add123~89|cin
    Info (332115):     34.124      0.047 RR  CELL  inst|cordicmulti_0|Add123~89|cout
    Info (332115):     34.124      0.000 RR    IC  inst|cordicmulti_0|Add123~73|cin
    Info (332115):     34.124      0.000 RR  CELL  inst|cordicmulti_0|Add123~73|cout
    Info (332115):     34.124      0.000 RR    IC  inst|cordicmulti_0|Add123~69|cin
    Info (332115):     34.171      0.047 RR  CELL  inst|cordicmulti_0|Add123~69|cout
    Info (332115):     34.171      0.000 RR    IC  inst|cordicmulti_0|Add123~65|cin
    Info (332115):     34.171      0.000 RR  CELL  inst|cordicmulti_0|Add123~65|cout
    Info (332115):     34.171      0.000 RR    IC  inst|cordicmulti_0|Add123~61|cin
    Info (332115):     34.218      0.047 RR  CELL  inst|cordicmulti_0|Add123~61|cout
    Info (332115):     34.218      0.000 RR    IC  inst|cordicmulti_0|Add123~57|cin
    Info (332115):     34.218      0.000 RR  CELL  inst|cordicmulti_0|Add123~57|cout
    Info (332115):     34.218      0.000 RR    IC  inst|cordicmulti_0|Add123~53|cin
    Info (332115):     34.276      0.058 RR  CELL  inst|cordicmulti_0|Add123~53|cout
    Info (332115):     34.276      0.000 RR    IC  inst|cordicmulti_0|Add123~49|cin
    Info (332115):     34.276      0.000 RR  CELL  inst|cordicmulti_0|Add123~49|cout
    Info (332115):     34.276      0.000 RR    IC  inst|cordicmulti_0|Add123~77|cin
    Info (332115):     34.364      0.088 RR  CELL  inst|cordicmulti_0|Add123~77|cout
    Info (332115):     34.364      0.000 RR    IC  inst|cordicmulti_0|Add123~101|cin
    Info (332115):     34.364      0.000 RR  CELL  inst|cordicmulti_0|Add123~101|cout
    Info (332115):     34.364      0.000 RR    IC  inst|cordicmulti_0|Add123~93|cin
    Info (332115):     34.411      0.047 RR  CELL  inst|cordicmulti_0|Add123~93|cout
    Info (332115):     34.411      0.000 RR    IC  inst|cordicmulti_0|Add123~97|cin
    Info (332115):     34.411      0.000 RR  CELL  inst|cordicmulti_0|Add123~97|cout
    Info (332115):     34.411      0.000 RR    IC  inst|cordicmulti_0|Add123~9|cin
    Info (332115):     34.458      0.047 RR  CELL  inst|cordicmulti_0|Add123~9|cout
    Info (332115):     34.458      0.000 RR    IC  inst|cordicmulti_0|Add123~1|cin
    Info (332115):     34.458      0.000 RR  CELL  inst|cordicmulti_0|Add123~1|cout
    Info (332115):     34.458      0.000 RR    IC  inst|cordicmulti_0|Add123~45|cin
    Info (332115):     34.776      0.318 RR  CELL  inst|cordicmulti_0|Add123~45|sumout
    Info (332115):     34.776      0.000 RR    IC  inst|cordicmulti_0|x[21][25]|d
    Info (332115):     34.998      0.222 RR  CELL  first_nios2_system:inst|CORDIC:cordicmulti_0|x[21][25]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     20.000     20.000           latch edge time
    Info (332115):     26.141      6.141  R        clock network delay
    Info (332115):     27.159      1.018           clock pessimism removed
    Info (332115):     27.059     -0.100           clock uncertainty
    Info (332115):     27.059      0.000     uTsu  first_nios2_system:inst|CORDIC:cordicmulti_0|x[21][25]
    Info (332115): 
    Info (332115): Data Arrival Time  :    34.998
    Info (332115): Data Required Time :    27.059
    Info (332115): Slack              :    -7.939 (VIOLATED)
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 23.440
    Info (332115): -to_clock [get_clocks {altera_reserved_tck}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 23.440 
    Info (332115): ===================================================================
    Info (332115): From Node    : altera_internal_jtag~FF_13
    Info (332115): To Node      : altera_reserved_tdo
    Info (332115): Launch Clock : altera_reserved_tck (INVERTED)
    Info (332115): Latch Clock  : altera_reserved_tck
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     50.000     50.000           launch edge time
    Info (332115):     52.529      2.529  F        clock network delay
    Info (332115):     52.529      0.000     uTco  altera_internal_jtag~FF_13
    Info (332115):     53.456      0.927 RR  CELL  altera_internal_jtag|tdo
    Info (332115):     53.456      0.000 RR    IC  altera_reserved_tdo~output|i
    Info (332115):     56.250      2.794 RR  CELL  altera_reserved_tdo~output|o
    Info (332115):     56.250      0.000 RR  CELL  altera_reserved_tdo
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):    100.000    100.000           latch edge time
    Info (332115):    100.000      0.000  R        clock network delay
    Info (332115):     99.690     -0.310           clock uncertainty
    Info (332115):     79.690    -20.000  R  oExt  altera_reserved_tdo
    Info (332115): 
    Info (332115): Data Arrival Time  :    56.250
    Info (332115): Data Required Time :    79.690
    Info (332115): Slack              :    23.440 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.119
    Info (332115): -to_clock [get_clocks {sopc_clk}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.119 
    Info (332115): ===================================================================
    Info (332115): From Node    : first_nios2_system:inst|first_nios2_system_sdram:sdram|m_state.001000000
    Info (332115): To Node      : first_nios2_system:inst|first_nios2_system_sdram:sdram|m_addr[3]
    Info (332115): Launch Clock : sopc_clk
    Info (332115): Latch Clock  : sopc_clk
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      6.083      6.083  R        clock network delay
    Info (332115):      6.083      0.000     uTco  first_nios2_system:inst|first_nios2_system_sdram:sdram|m_state.001000000
    Info (332115):      6.083      0.000 RR  CELL  inst|sdram|m_state.001000000|q
    Info (332115):      7.329      1.246 RR    IC  inst|sdram|m_addr[3]|sload
    Info (332115):      7.882      0.553 RR  CELL  first_nios2_system:inst|first_nios2_system_sdram:sdram|m_addr[3]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      8.436      8.436  R        clock network delay
    Info (332115):      7.763     -0.673           clock pessimism removed
    Info (332115):      7.763      0.000           clock uncertainty
    Info (332115):      7.763      0.000      uTh  first_nios2_system:inst|first_nios2_system_sdram:sdram|m_addr[3]
    Info (332115): 
    Info (332115): Data Arrival Time  :     7.882
    Info (332115): Data Required Time :     7.763
    Info (332115): Slack              :     0.119 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.210
    Info (332115): -to_clock [get_clocks {altera_reserved_tck}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.210 
    Info (332115): ===================================================================
    Info (332115): From Node    : sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~DUPLICATE
    Info (332115): To Node      : sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]
    Info (332115): Launch Clock : altera_reserved_tck
    Info (332115): Latch Clock  : altera_reserved_tck
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      1.863      1.863  R        clock network delay
    Info (332115):      1.863      0.000     uTco  sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~DUPLICATE
    Info (332115):      1.863      0.000 RR  CELL  auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~DUPLICATE|q
    Info (332115):      2.818      0.955 RR    IC  auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg~3|dataf
    Info (332115):      2.880      0.062 RF  CELL  auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg~3|combout
    Info (332115):      2.880      0.000 FF    IC  auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]|d
    Info (332115):      2.931      0.051 FF  CELL  sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      2.761      2.761  R        clock network delay
    Info (332115):      2.721     -0.040           clock pessimism removed
    Info (332115):      2.721      0.000           clock uncertainty
    Info (332115):      2.721      0.000      uTh  sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]
    Info (332115): 
    Info (332115): Data Arrival Time  :     2.931
    Info (332115): Data Required Time :     2.721
    Info (332115): Slack              :     0.210 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 13.296
    Info (332115): -to_clock [get_clocks {sopc_clk}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 13.296 
    Info (332115): ===================================================================
    Info (332115): From Node    : first_nios2_system:inst|altera_reset_controller:rst_controller|r_sync_rst
    Info (332115): To Node      : first_nios2_system:inst|first_nios2_system_cpu:cpu|first_nios2_system_cpu_cpu:cpu|E_iw[2]
    Info (332115): Launch Clock : sopc_clk
    Info (332115): Latch Clock  : sopc_clk
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      7.242      7.242  R        clock network delay
    Info (332115):      7.242      0.000     uTco  first_nios2_system:inst|altera_reset_controller:rst_controller|r_sync_rst
    Info (332115):      7.242      0.000 RR  CELL  inst|rst_controller|r_sync_rst|q
    Info (332115):      8.424      1.182 RR    IC  inst|cpu|cpu|hq3myc14108phmpo7y7qmhbp98hy0vq~1|dataf
    Info (332115):      8.523      0.099 RF  CELL  inst|cpu|cpu|hq3myc14108phmpo7y7qmhbp98hy0vq~1|combout
    Info (332115):     12.901      4.378 FF    IC  inst|cpu|cpu|E_iw[2]|clrn
    Info (332115):     13.358      0.457 FF  CELL  first_nios2_system:inst|first_nios2_system_cpu:cpu|first_nios2_system_cpu_cpu:cpu|E_iw[2]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     20.000     20.000           latch edge time
    Info (332115):     26.081      6.081  R        clock network delay
    Info (332115):     26.754      0.673           clock pessimism removed
    Info (332115):     26.654     -0.100           clock uncertainty
    Info (332115):     26.654      0.000     uTsu  first_nios2_system:inst|first_nios2_system_cpu:cpu|first_nios2_system_cpu_cpu:cpu|E_iw[2]
    Info (332115): 
    Info (332115): Data Arrival Time  :    13.358
    Info (332115): Data Required Time :    26.654
    Info (332115): Slack              :    13.296 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 48.836
    Info (332115): -to_clock [get_clocks {altera_reserved_tck}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 48.836 
    Info (332115): ===================================================================
    Info (332115): From Node    : sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg
    Info (332115): To Node      : first_nios2_system:inst|first_nios2_system_jtag_uart:jtag_uart|alt_jtag_atlantic:first_nios2_system_jtag_uart_alt_jtag_atlantic|jupdate~DUPLICATE
    Info (332115): Launch Clock : altera_reserved_tck
    Info (332115): Latch Clock  : altera_reserved_tck (INVERTED)
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      2.298      2.298  R        clock network delay
    Info (332115):      2.298      0.000     uTco  sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg
    Info (332115):      2.298      0.000 RR  CELL  auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|clr_reg|q
    Info (332115):      2.802      0.504 RR    IC  inst|jtag_uart|first_nios2_system_jtag_uart_alt_jtag_atlantic|jupdate~DUPLICATE|clrn
    Info (332115):      3.284      0.482 RF  CELL  first_nios2_system:inst|first_nios2_system_jtag_uart:jtag_uart|alt_jtag_atlantic:first_nios2_system_jtag_uart_alt_jtag_atlantic|jupdate~DUPLICATE
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     50.000     50.000           latch edge time
    Info (332115):     52.306      2.306  F        clock network delay
    Info (332115):     52.430      0.124           clock pessimism removed
    Info (332115):     52.120     -0.310           clock uncertainty
    Info (332115):     52.120      0.000     uTsu  first_nios2_system:inst|first_nios2_system_jtag_uart:jtag_uart|alt_jtag_atlantic:first_nios2_system_jtag_uart_alt_jtag_atlantic|jupdate~DUPLICATE
    Info (332115): 
    Info (332115): Data Arrival Time  :     3.284
    Info (332115): Data Required Time :    52.120
    Info (332115): Slack              :    48.836 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.405
    Info (332115): -to_clock [get_clocks {altera_reserved_tck}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 0.405 
    Info (332115): ===================================================================
    Info (332115): From Node    : sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg
    Info (332115): To Node      : sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]
    Info (332115): Launch Clock : altera_reserved_tck
    Info (332115): Latch Clock  : altera_reserved_tck
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      1.888      1.888  R        clock network delay
    Info (332115):      1.888      0.000     uTco  sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg
    Info (332115):      1.888      0.000 RR  CELL  auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg|q
    Info (332115):      2.686      0.798 RR    IC  auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]|clrn
    Info (332115):      3.151      0.465 RR  CELL  sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      2.786      2.786  R        clock network delay
    Info (332115):      2.746     -0.040           clock pessimism removed
    Info (332115):      2.746      0.000           clock uncertainty
    Info (332115):      2.746      0.000      uTh  sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]
    Info (332115): 
    Info (332115): Data Arrival Time  :     3.151
    Info (332115): Data Required Time :     2.746
    Info (332115): Slack              :     0.405 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.723
    Info (332115): -to_clock [get_clocks {sopc_clk}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 0.723 
    Info (332115): ===================================================================
    Info (332115): From Node    : first_nios2_system:inst|altera_reset_controller:rst_controller|r_sync_rst
    Info (332115): To Node      : first_nios2_system:inst|first_nios2_system_sdram:sdram|za_data[1]
    Info (332115): Launch Clock : sopc_clk
    Info (332115): Latch Clock  : sopc_clk
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      6.129      6.129  R        clock network delay
    Info (332115):      6.129      0.000     uTco  first_nios2_system:inst|altera_reset_controller:rst_controller|r_sync_rst
    Info (332115):      6.129      0.000 RR  CELL  inst|rst_controller|r_sync_rst|q
    Info (332115):      7.921      1.792 RR    IC  inst|sdram|za_data[1]|clrn
    Info (332115):      8.216      0.295 RF  CELL  first_nios2_system:inst|first_nios2_system_sdram:sdram|za_data[1]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      8.166      8.166  R        clock network delay
    Info (332115):      7.493     -0.673           clock pessimism removed
    Info (332115):      7.493      0.000           clock uncertainty
    Info (332115):      7.493      0.000      uTh  first_nios2_system:inst|first_nios2_system_sdram:sdram|za_data[1]
    Info (332115): 
    Info (332115): Data Arrival Time  :     8.216
    Info (332115): Data Required Time :     7.493
    Info (332115): Slack              :     0.723 
    Info (332115): ===================================================================
    Info (332115): 
Info: Analyzing Fast 1100mV 85C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332097): The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: inst1|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk
    Info (332098): Cell: inst1|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER  from: vco0ph[0]  to: divclk
    Info (332098): Cell: inst1|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT  from: clkin[0]  to: clkout
    Info (332098): From: inst|cpu|cpu|the_first_nios2_system_cpu_cpu_nios2_oci|the_first_nios2_system_cpu_cpu_nios2_ocimem|first_nios2_system_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8|clk0  to: first_nios2_system:inst|first_nios2_system_cpu:cpu|first_nios2_system_cpu_cpu:cpu|first_nios2_system_cpu_cpu_nios2_oci:the_first_nios2_system_cpu_cpu_nios2_oci|first_nios2_system_cpu_cpu_nios2_ocimem:the_first_nios2_system_cpu_cpu_nios2_ocimem|first_nios2_system_cpu_cpu_ociram_sp_ram_module:first_nios2_system_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|ram_block1a8~CLOCK1_ENABLE1_0
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Node: inst1|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
Info (332146): Worst-case setup slack is 3.982
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     3.982               0.000 sopc_clk 
    Info (332119):    25.357               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.075
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.075               0.000 altera_reserved_tck 
    Info (332119):     0.155               0.000 sopc_clk 
Info (332146): Worst-case recovery slack is 15.207
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    15.207               0.000 sopc_clk 
    Info (332119):    49.669               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 0.107
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.107               0.000 altera_reserved_tck 
    Info (332119):     0.583               0.000 sopc_clk 
Info (332146): Worst-case minimum pulse width slack is 8.496
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     8.496               0.000 sopc_clk 
    Info (332119):    48.797               0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 8 synchronizer chains.
    Info (332114): Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 8
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.375
    Info (332114): Worst Case Available Settling Time: 19.422 ns
    Info (332114): 
    Info (332114): Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
    Info (332114):   - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 79.4
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 3.982
    Info (332115): -to_clock [get_clocks {sopc_clk}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 3.982 
    Info (332115): ===================================================================
    Info (332115): From Node    : first_nios2_system:inst|CORDIC:cordicmulti_0|z[11][25]
    Info (332115): To Node      : first_nios2_system:inst|CORDIC:cordicmulti_0|x[21][24]
    Info (332115): Launch Clock : sopc_clk
    Info (332115): Latch Clock  : sopc_clk
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      3.931      3.931  R        clock network delay
    Info (332115):      3.931      0.000     uTco  first_nios2_system:inst|CORDIC:cordicmulti_0|z[11][25]
    Info (332115):      3.931      0.000 FF  CELL  inst|cordicmulti_0|z[11][25]|q
    Info (332115):      4.924      0.993 FF    IC  inst|cordicmulti_0|Add71~45|dataa
    Info (332115):      5.310      0.386 FR  CELL  inst|cordicmulti_0|Add71~45|cout
    Info (332115):      5.310      0.000 RR    IC  inst|cordicmulti_0|Add71~41|cin
    Info (332115):      5.336      0.026 RR  CELL  inst|cordicmulti_0|Add71~41|cout
    Info (332115):      5.336      0.000 RR    IC  inst|cordicmulti_0|Add71~37|cin
    Info (332115):      5.336      0.000 RR  CELL  inst|cordicmulti_0|Add71~37|cout
    Info (332115):      5.336      0.000 RR    IC  inst|cordicmulti_0|Add71~33|cin
    Info (332115):      5.362      0.026 RR  CELL  inst|cordicmulti_0|Add71~33|cout
    Info (332115):      5.362      0.000 RR    IC  inst|cordicmulti_0|Add71~29|cin
    Info (332115):      5.362      0.000 RR  CELL  inst|cordicmulti_0|Add71~29|cout
    Info (332115):      5.362      0.000 RR    IC  inst|cordicmulti_0|Add71~25|cin
    Info (332115):      5.388      0.026 RR  CELL  inst|cordicmulti_0|Add71~25|cout
    Info (332115):      5.388      0.000 RR    IC  inst|cordicmulti_0|Add71~21|cin
    Info (332115):      5.388      0.000 RR  CELL  inst|cordicmulti_0|Add71~21|cout
    Info (332115):      5.388      0.000 RR    IC  inst|cordicmulti_0|Add71~17|cin
    Info (332115):      5.413      0.025 RR  CELL  inst|cordicmulti_0|Add71~17|cout
    Info (332115):      5.413      0.000 RR    IC  inst|cordicmulti_0|Add71~9|cin
    Info (332115):      5.413      0.000 RR  CELL  inst|cordicmulti_0|Add71~9|cout
    Info (332115):      5.413      0.000 RR    IC  inst|cordicmulti_0|Add71~85|cin
    Info (332115):      5.475      0.062 RR  CELL  inst|cordicmulti_0|Add71~85|cout
    Info (332115):      5.475      0.000 RR    IC  inst|cordicmulti_0|Add71~81|cin
    Info (332115):      5.475      0.000 RR  CELL  inst|cordicmulti_0|Add71~81|cout
    Info (332115):      5.475      0.000 RR    IC  inst|cordicmulti_0|Add71~89|cin
    Info (332115):      5.501      0.026 RR  CELL  inst|cordicmulti_0|Add71~89|cout
    Info (332115):      5.501      0.000 RR    IC  inst|cordicmulti_0|Add71~73|cin
    Info (332115):      5.501      0.000 RR  CELL  inst|cordicmulti_0|Add71~73|cout
    Info (332115):      5.501      0.000 RR    IC  inst|cordicmulti_0|Add71~69|cin
    Info (332115):      5.527      0.026 RR  CELL  inst|cordicmulti_0|Add71~69|cout
    Info (332115):      5.527      0.000 RR    IC  inst|cordicmulti_0|Add71~65|cin
    Info (332115):      5.527      0.000 RR  CELL  inst|cordicmulti_0|Add71~65|cout
    Info (332115):      5.527      0.000 RR    IC  inst|cordicmulti_0|Add71~61|cin
    Info (332115):      5.553      0.026 RR  CELL  inst|cordicmulti_0|Add71~61|cout
    Info (332115):      5.553      0.000 RR    IC  inst|cordicmulti_0|Add71~57|cin
    Info (332115):      5.553      0.000 RR  CELL  inst|cordicmulti_0|Add71~57|cout
    Info (332115):      5.553      0.000 RR    IC  inst|cordicmulti_0|Add71~53|cin
    Info (332115):      5.586      0.033 RR  CELL  inst|cordicmulti_0|Add71~53|cout
    Info (332115):      5.586      0.000 RR    IC  inst|cordicmulti_0|Add71~49|cin
    Info (332115):      5.729      0.143 RF  CELL  inst|cordicmulti_0|Add71~49|sumout
    Info (332115):      6.555      0.826 FF    IC  inst|cordicmulti_0|Add75~77|datad
    Info (332115):      6.831      0.276 FR  CELL  inst|cordicmulti_0|Add75~77|cout
    Info (332115):      6.831      0.000 RR    IC  inst|cordicmulti_0|Add75~73|cin
    Info (332115):      6.855      0.024 RR  CELL  inst|cordicmulti_0|Add75~73|cout
    Info (332115):      6.855      0.000 RR    IC  inst|cordicmulti_0|Add75~69|cin
    Info (332115):      6.855      0.000 RR  CELL  inst|cordicmulti_0|Add75~69|cout
    Info (332115):      6.855      0.000 RR    IC  inst|cordicmulti_0|Add75~65|cin
    Info (332115):      6.915      0.060 RR  CELL  inst|cordicmulti_0|Add75~65|cout
    Info (332115):      6.915      0.000 RR    IC  inst|cordicmulti_0|Add75~61|cin
    Info (332115):      6.915      0.000 RR  CELL  inst|cordicmulti_0|Add75~61|cout
    Info (332115):      6.915      0.000 RR    IC  inst|cordicmulti_0|Add75~57|cin
    Info (332115):      6.941      0.026 RR  CELL  inst|cordicmulti_0|Add75~57|cout
    Info (332115):      6.941      0.000 RR    IC  inst|cordicmulti_0|Add75~53|cin
    Info (332115):      6.941      0.000 RR  CELL  inst|cordicmulti_0|Add75~53|cout
    Info (332115):      6.941      0.000 RR    IC  inst|cordicmulti_0|Add75~49|cin
    Info (332115):      6.967      0.026 RR  CELL  inst|cordicmulti_0|Add75~49|cout
    Info (332115):      6.967      0.000 RR    IC  inst|cordicmulti_0|Add75~45|cin
    Info (332115):      7.110      0.143 RF  CELL  inst|cordicmulti_0|Add75~45|sumout
    Info (332115):      8.579      1.469 FF    IC  inst|cordicmulti_0|Add83~41|datad
    Info (332115):      8.828      0.249 FR  CELL  inst|cordicmulti_0|Add83~41|cout
    Info (332115):      8.828      0.000 RR    IC  inst|cordicmulti_0|Add83~37|cin
    Info (332115):      8.828      0.000 RR  CELL  inst|cordicmulti_0|Add83~37|cout
    Info (332115):      8.828      0.000 RR    IC  inst|cordicmulti_0|Add83~33|cin
    Info (332115):      8.854      0.026 RR  CELL  inst|cordicmulti_0|Add83~33|cout
    Info (332115):      8.854      0.000 RR    IC  inst|cordicmulti_0|Add83~29|cin
    Info (332115):      8.854      0.000 RR  CELL  inst|cordicmulti_0|Add83~29|cout
    Info (332115):      8.854      0.000 RR    IC  inst|cordicmulti_0|Add83~25|cin
    Info (332115):      8.880      0.026 RR  CELL  inst|cordicmulti_0|Add83~25|cout
    Info (332115):      8.880      0.000 RR    IC  inst|cordicmulti_0|Add83~21|cin
    Info (332115):      8.880      0.000 RR  CELL  inst|cordicmulti_0|Add83~21|cout
    Info (332115):      8.880      0.000 RR    IC  inst|cordicmulti_0|Add83~17|cin
    Info (332115):      8.904      0.024 RR  CELL  inst|cordicmulti_0|Add83~17|cout
    Info (332115):      8.904      0.000 RR    IC  inst|cordicmulti_0|Add83~9|cin
    Info (332115):      8.904      0.000 RR  CELL  inst|cordicmulti_0|Add83~9|cout
    Info (332115):      8.904      0.000 RR    IC  inst|cordicmulti_0|Add83~85|cin
    Info (332115):      8.964      0.060 RR  CELL  inst|cordicmulti_0|Add83~85|cout
    Info (332115):      8.964      0.000 RR    IC  inst|cordicmulti_0|Add83~81|cin
    Info (332115):      8.964      0.000 RR  CELL  inst|cordicmulti_0|Add83~81|cout
    Info (332115):      8.964      0.000 RR    IC  inst|cordicmulti_0|Add83~89|cin
    Info (332115):      8.990      0.026 RR  CELL  inst|cordicmulti_0|Add83~89|cout
    Info (332115):      8.990      0.000 RR    IC  inst|cordicmulti_0|Add83~73|cin
    Info (332115):      8.990      0.000 RR  CELL  inst|cordicmulti_0|Add83~73|cout
    Info (332115):      8.990      0.000 RR    IC  inst|cordicmulti_0|Add83~69|cin
    Info (332115):      9.016      0.026 RR  CELL  inst|cordicmulti_0|Add83~69|cout
    Info (332115):      9.016      0.000 RR    IC  inst|cordicmulti_0|Add83~65|cin
    Info (332115):      9.016      0.000 RR  CELL  inst|cordicmulti_0|Add83~65|cout
    Info (332115):      9.016      0.000 RR    IC  inst|cordicmulti_0|Add83~61|cin
    Info (332115):      9.042      0.026 RR  CELL  inst|cordicmulti_0|Add83~61|cout
    Info (332115):      9.042      0.000 RR    IC  inst|cordicmulti_0|Add83~57|cin
    Info (332115):      9.042      0.000 RR  CELL  inst|cordicmulti_0|Add83~57|cout
    Info (332115):      9.042      0.000 RR    IC  inst|cordicmulti_0|Add83~53|cin
    Info (332115):      9.075      0.033 RR  CELL  inst|cordicmulti_0|Add83~53|cout
    Info (332115):      9.075      0.000 RR    IC  inst|cordicmulti_0|Add83~49|cin
    Info (332115):      9.075      0.000 RR  CELL  inst|cordicmulti_0|Add83~49|cout
    Info (332115):      9.075      0.000 RR    IC  inst|cordicmulti_0|Add83~77|cin
    Info (332115):      9.125      0.050 RR  CELL  inst|cordicmulti_0|Add83~77|cout
    Info (332115):      9.125      0.000 RR    IC  inst|cordicmulti_0|Add83~101|cin
    Info (332115):      9.268      0.143 RF  CELL  inst|cordicmulti_0|Add83~101|sumout
    Info (332115):     10.819      1.551 FF    IC  inst|cordicmulti_0|Add87~77|datad
    Info (332115):     11.104      0.285 FR  CELL  inst|cordicmulti_0|Add87~77|cout
    Info (332115):     11.104      0.000 RR    IC  inst|cordicmulti_0|Add87~73|cin
    Info (332115):     11.129      0.025 RR  CELL  inst|cordicmulti_0|Add87~73|cout
    Info (332115):     11.129      0.000 RR    IC  inst|cordicmulti_0|Add87~69|cin
    Info (332115):     11.129      0.000 RR  CELL  inst|cordicmulti_0|Add87~69|cout
    Info (332115):     11.129      0.000 RR    IC  inst|cordicmulti_0|Add87~65|cin
    Info (332115):     11.191      0.062 RR  CELL  inst|cordicmulti_0|Add87~65|cout
    Info (332115):     11.191      0.000 RR    IC  inst|cordicmulti_0|Add87~61|cin
    Info (332115):     11.191      0.000 RR  CELL  inst|cordicmulti_0|Add87~61|cout
    Info (332115):     11.191      0.000 RR    IC  inst|cordicmulti_0|Add87~57|cin
    Info (332115):     11.217      0.026 RR  CELL  inst|cordicmulti_0|Add87~57|cout
    Info (332115):     11.217      0.000 RR    IC  inst|cordicmulti_0|Add87~53|cin
    Info (332115):     11.217      0.000 RR  CELL  inst|cordicmulti_0|Add87~53|cout
    Info (332115):     11.217      0.000 RR    IC  inst|cordicmulti_0|Add87~49|cin
    Info (332115):     11.243      0.026 RR  CELL  inst|cordicmulti_0|Add87~49|cout
    Info (332115):     11.243      0.000 RR    IC  inst|cordicmulti_0|Add87~45|cin
    Info (332115):     11.243      0.000 RR  CELL  inst|cordicmulti_0|Add87~45|cout
    Info (332115):     11.243      0.000 RR    IC  inst|cordicmulti_0|Add87~41|cin
    Info (332115):     11.269      0.026 RR  CELL  inst|cordicmulti_0|Add87~41|cout
    Info (332115):     11.269      0.000 RR    IC  inst|cordicmulti_0|Add87~37|cin
    Info (332115):     11.269      0.000 RR  CELL  inst|cordicmulti_0|Add87~37|cout
    Info (332115):     11.269      0.000 RR    IC  inst|cordicmulti_0|Add87~33|cin
    Info (332115):     11.302      0.033 RR  CELL  inst|cordicmulti_0|Add87~33|cout
    Info (332115):     11.302      0.000 RR    IC  inst|cordicmulti_0|Add87~29|cin
    Info (332115):     11.302      0.000 RR  CELL  inst|cordicmulti_0|Add87~29|cout
    Info (332115):     11.302      0.000 RR    IC  inst|cordicmulti_0|Add87~25|cin
    Info (332115):     11.349      0.047 RR  CELL  inst|cordicmulti_0|Add87~25|cout
    Info (332115):     11.349      0.000 RR    IC  inst|cordicmulti_0|Add87~21|cin
    Info (332115):     11.349      0.000 RR  CELL  inst|cordicmulti_0|Add87~21|cout
    Info (332115):     11.349      0.000 RR    IC  inst|cordicmulti_0|Add87~17|cin
    Info (332115):     11.375      0.026 RR  CELL  inst|cordicmulti_0|Add87~17|cout
    Info (332115):     11.375      0.000 RR    IC  inst|cordicmulti_0|Add87~13|cin
    Info (332115):     11.518      0.143 RF  CELL  inst|cordicmulti_0|Add87~13|sumout
    Info (332115):     12.374      0.856 FF    IC  inst|cordicmulti_0|Add93~13|datac
    Info (332115):     12.704      0.330 FF  CELL  inst|cordicmulti_0|Add93~13|cout
    Info (332115):     12.704      0.000 FF    IC  inst|cordicmulti_0|Add93~9|cin
    Info (332115):     12.727      0.023 FF  CELL  inst|cordicmulti_0|Add93~9|cout
    Info (332115):     12.727      0.000 FF    IC  inst|cordicmulti_0|Add93~5|cin
    Info (332115):     12.727      0.000 FF  CELL  inst|cordicmulti_0|Add93~5|cout
    Info (332115):     12.727      0.000 FF    IC  inst|cordicmulti_0|Add93~1|cin
    Info (332115):     12.859      0.132 FF  CELL  inst|cordicmulti_0|Add93~1|sumout
    Info (332115):     13.391      0.532 FF    IC  inst|cordicmulti_0|Add101~69|dataf
    Info (332115):     13.843      0.452 FR  CELL  inst|cordicmulti_0|Add101~69|cout
    Info (332115):     13.843      0.000 RR    IC  inst|cordicmulti_0|Add101~65|cin
    Info (332115):     13.843      0.000 RR  CELL  inst|cordicmulti_0|Add101~65|cout
    Info (332115):     13.843      0.000 RR    IC  inst|cordicmulti_0|Add101~61|cin
    Info (332115):     13.869      0.026 RR  CELL  inst|cordicmulti_0|Add101~61|cout
    Info (332115):     13.869      0.000 RR    IC  inst|cordicmulti_0|Add101~57|cin
    Info (332115):     13.869      0.000 RR  CELL  inst|cordicmulti_0|Add101~57|cout
    Info (332115):     13.869      0.000 RR    IC  inst|cordicmulti_0|Add101~53|cin
    Info (332115):     13.902      0.033 RR  CELL  inst|cordicmulti_0|Add101~53|cout
    Info (332115):     13.902      0.000 RR    IC  inst|cordicmulti_0|Add101~49|cin
    Info (332115):     13.902      0.000 RR  CELL  inst|cordicmulti_0|Add101~49|cout
    Info (332115):     13.902      0.000 RR    IC  inst|cordicmulti_0|Add101~77|cin
    Info (332115):     13.952      0.050 RR  CELL  inst|cordicmulti_0|Add101~77|cout
    Info (332115):     13.952      0.000 RR    IC  inst|cordicmulti_0|Add101~101|cin
    Info (332115):     13.952      0.000 RR  CELL  inst|cordicmulti_0|Add101~101|cout
    Info (332115):     13.952      0.000 RR    IC  inst|cordicmulti_0|Add101~93|cin
    Info (332115):     13.978      0.026 RR  CELL  inst|cordicmulti_0|Add101~93|cout
    Info (332115):     13.978      0.000 RR    IC  inst|cordicmulti_0|Add101~97|cin
    Info (332115):     13.978      0.000 RR  CELL  inst|cordicmulti_0|Add101~97|cout
    Info (332115):     13.978      0.000 RR    IC  inst|cordicmulti_0|Add101~13|cin
    Info (332115):     14.004      0.026 RR  CELL  inst|cordicmulti_0|Add101~13|cout
    Info (332115):     14.004      0.000 RR    IC  inst|cordicmulti_0|Add101~5|cin
    Info (332115):     14.004      0.000 RR  CELL  inst|cordicmulti_0|Add101~5|cout
    Info (332115):     14.004      0.000 RR    IC  inst|cordicmulti_0|Add101~1|cin
    Info (332115):     14.132      0.128 RF  CELL  inst|cordicmulti_0|Add101~1|sumout
    Info (332115):     14.840      0.708 FF    IC  inst|cordicmulti_0|Add105~61|dataf
    Info (332115):     15.286      0.446 FR  CELL  inst|cordicmulti_0|Add105~61|cout
    Info (332115):     15.286      0.000 RR    IC  inst|cordicmulti_0|Add105~57|cin
    Info (332115):     15.312      0.026 RR  CELL  inst|cordicmulti_0|Add105~57|cout
    Info (332115):     15.312      0.000 RR    IC  inst|cordicmulti_0|Add105~53|cin
    Info (332115):     15.312      0.000 RR  CELL  inst|cordicmulti_0|Add105~53|cout
    Info (332115):     15.312      0.000 RR    IC  inst|cordicmulti_0|Add105~49|cin
    Info (332115):     15.338      0.026 RR  CELL  inst|cordicmulti_0|Add105~49|cout
    Info (332115):     15.338      0.000 RR    IC  inst|cordicmulti_0|Add105~45|cin
    Info (332115):     15.338      0.000 RR  CELL  inst|cordicmulti_0|Add105~45|cout
    Info (332115):     15.338      0.000 RR    IC  inst|cordicmulti_0|Add105~41|cin
    Info (332115):     15.364      0.026 RR  CELL  inst|cordicmulti_0|Add105~41|cout
    Info (332115):     15.364      0.000 RR    IC  inst|cordicmulti_0|Add105~37|cin
    Info (332115):     15.364      0.000 RR  CELL  inst|cordicmulti_0|Add105~37|cout
    Info (332115):     15.364      0.000 RR    IC  inst|cordicmulti_0|Add105~33|cin
    Info (332115):     15.397      0.033 RR  CELL  inst|cordicmulti_0|Add105~33|cout
    Info (332115):     15.397      0.000 RR    IC  inst|cordicmulti_0|Add105~29|cin
    Info (332115):     15.397      0.000 RR  CELL  inst|cordicmulti_0|Add105~29|cout
    Info (332115):     15.397      0.000 RR    IC  inst|cordicmulti_0|Add105~25|cin
    Info (332115):     15.447      0.050 RR  CELL  inst|cordicmulti_0|Add105~25|cout
    Info (332115):     15.447      0.000 RR    IC  inst|cordicmulti_0|Add105~21|cin
    Info (332115):     15.447      0.000 RR  CELL  inst|cordicmulti_0|Add105~21|cout
    Info (332115):     15.447      0.000 RR    IC  inst|cordicmulti_0|Add105~17|cin
    Info (332115):     15.473      0.026 RR  CELL  inst|cordicmulti_0|Add105~17|cout
    Info (332115):     15.473      0.000 RR    IC  inst|cordicmulti_0|Add105~13|cin
    Info (332115):     15.473      0.000 RR  CELL  inst|cordicmulti_0|Add105~13|cout
    Info (332115):     15.473      0.000 RR    IC  inst|cordicmulti_0|Add105~9|cin
    Info (332115):     15.499      0.026 RR  CELL  inst|cordicmulti_0|Add105~9|cout
    Info (332115):     15.499      0.000 RR    IC  inst|cordicmulti_0|Add105~5|cin
    Info (332115):     15.499      0.000 RR  CELL  inst|cordicmulti_0|Add105~5|cout
    Info (332115):     15.499      0.000 RR    IC  inst|cordicmulti_0|Add105~1|cin
    Info (332115):     15.627      0.128 RF  CELL  inst|cordicmulti_0|Add105~1|sumout
    Info (332115):     16.103      0.476 FF    IC  inst|cordicmulti_0|Add113~9|dataf
    Info (332115):     16.545      0.442 FR  CELL  inst|cordicmulti_0|Add113~9|cout
    Info (332115):     16.545      0.000 RR    IC  inst|cordicmulti_0|Add113~85|cin
    Info (332115):     16.607      0.062 RR  CELL  inst|cordicmulti_0|Add113~85|cout
    Info (332115):     16.607      0.000 RR    IC  inst|cordicmulti_0|Add113~81|cin
    Info (332115):     16.607      0.000 RR  CELL  inst|cordicmulti_0|Add113~81|cout
    Info (332115):     16.607      0.000 RR    IC  inst|cordicmulti_0|Add113~89|cin
    Info (332115):     16.633      0.026 RR  CELL  inst|cordicmulti_0|Add113~89|cout
    Info (332115):     16.633      0.000 RR    IC  inst|cordicmulti_0|Add113~73|cin
    Info (332115):     16.633      0.000 RR  CELL  inst|cordicmulti_0|Add113~73|cout
    Info (332115):     16.633      0.000 RR    IC  inst|cordicmulti_0|Add113~69|cin
    Info (332115):     16.659      0.026 RR  CELL  inst|cordicmulti_0|Add113~69|cout
    Info (332115):     16.659      0.000 RR    IC  inst|cordicmulti_0|Add113~65|cin
    Info (332115):     16.659      0.000 RR  CELL  inst|cordicmulti_0|Add113~65|cout
    Info (332115):     16.659      0.000 RR    IC  inst|cordicmulti_0|Add113~61|cin
    Info (332115):     16.685      0.026 RR  CELL  inst|cordicmulti_0|Add113~61|cout
    Info (332115):     16.685      0.000 RR    IC  inst|cordicmulti_0|Add113~57|cin
    Info (332115):     16.685      0.000 RR  CELL  inst|cordicmulti_0|Add113~57|cout
    Info (332115):     16.685      0.000 RR    IC  inst|cordicmulti_0|Add113~53|cin
    Info (332115):     16.718      0.033 RR  CELL  inst|cordicmulti_0|Add113~53|cout
    Info (332115):     16.718      0.000 RR    IC  inst|cordicmulti_0|Add113~49|cin
    Info (332115):     16.718      0.000 RR  CELL  inst|cordicmulti_0|Add113~49|cout
    Info (332115):     16.718      0.000 RR    IC  inst|cordicmulti_0|Add113~77|cin
    Info (332115):     16.765      0.047 RR  CELL  inst|cordicmulti_0|Add113~77|cout
    Info (332115):     16.765      0.000 RR    IC  inst|cordicmulti_0|Add113~101|cin
    Info (332115):     16.765      0.000 RR  CELL  inst|cordicmulti_0|Add113~101|cout
    Info (332115):     16.765      0.000 RR    IC  inst|cordicmulti_0|Add113~93|cin
    Info (332115):     16.791      0.026 RR  CELL  inst|cordicmulti_0|Add113~93|cout
    Info (332115):     16.791      0.000 RR    IC  inst|cordicmulti_0|Add113~97|cin
    Info (332115):     16.934      0.143 RF  CELL  inst|cordicmulti_0|Add113~97|sumout
    Info (332115):     17.411      0.477 FF    IC  inst|cordicmulti_0|Add117~90|datac
    Info (332115):     17.713      0.302 FF  CELL  inst|cordicmulti_0|Add117~90|cout
    Info (332115):     17.713      0.000 FF    IC  inst|cordicmulti_0|Add117~86|cin
    Info (332115):     17.735      0.022 FF  CELL  inst|cordicmulti_0|Add117~86|cout
    Info (332115):     17.735      0.000 FF    IC  inst|cordicmulti_0|Add117~82|cin
    Info (332115):     17.735      0.000 FF  CELL  inst|cordicmulti_0|Add117~82|cout
    Info (332115):     17.735      0.000 FF    IC  inst|cordicmulti_0|Add117~78|cin
    Info (332115):     17.757      0.022 FF  CELL  inst|cordicmulti_0|Add117~78|cout
    Info (332115):     17.757      0.000 FF    IC  inst|cordicmulti_0|Add117~74|cin
    Info (332115):     17.757      0.000 FF  CELL  inst|cordicmulti_0|Add117~74|cout
    Info (332115):     17.757      0.000 FF    IC  inst|cordicmulti_0|Add117~70|cin
    Info (332115):     17.777      0.020 FF  CELL  inst|cordicmulti_0|Add117~70|cout
    Info (332115):     17.777      0.000 FF    IC  inst|cordicmulti_0|Add117~66|cin
    Info (332115):     17.777      0.000 FF  CELL  inst|cordicmulti_0|Add117~66|cout
    Info (332115):     17.777      0.000 FF    IC  inst|cordicmulti_0|Add117~62|cin
    Info (332115):     17.838      0.061 FF  CELL  inst|cordicmulti_0|Add117~62|cout
    Info (332115):     17.838      0.000 FF    IC  inst|cordicmulti_0|Add117~58|cin
    Info (332115):     17.838      0.000 FF  CELL  inst|cordicmulti_0|Add117~58|cout
    Info (332115):     17.838      0.000 FF    IC  inst|cordicmulti_0|Add117~54|cin
    Info (332115):     17.860      0.022 FF  CELL  inst|cordicmulti_0|Add117~54|cout
    Info (332115):     17.860      0.000 FF    IC  inst|cordicmulti_0|Add117~50|cin
    Info (332115):     17.860      0.000 FF  CELL  inst|cordicmulti_0|Add117~50|cout
    Info (332115):     17.860      0.000 FF    IC  inst|cordicmulti_0|Add117~46|cin
    Info (332115):     17.882      0.022 FF  CELL  inst|cordicmulti_0|Add117~46|cout
    Info (332115):     17.882      0.000 FF    IC  inst|cordicmulti_0|Add117~42|cin
    Info (332115):     17.882      0.000 FF  CELL  inst|cordicmulti_0|Add117~42|cout
    Info (332115):     17.882      0.000 FF    IC  inst|cordicmulti_0|Add117~38|cin
    Info (332115):     17.904      0.022 FF  CELL  inst|cordicmulti_0|Add117~38|cout
    Info (332115):     17.904      0.000 FF    IC  inst|cordicmulti_0|Add117~34|cin
    Info (332115):     17.904      0.000 FF  CELL  inst|cordicmulti_0|Add117~34|cout
    Info (332115):     17.904      0.000 FF    IC  inst|cordicmulti_0|Add117~30|cin
    Info (332115):     17.932      0.028 FF  CELL  inst|cordicmulti_0|Add117~30|cout
    Info (332115):     17.932      0.000 FF    IC  inst|cordicmulti_0|Add117~26|cin
    Info (332115):     17.932      0.000 FF  CELL  inst|cordicmulti_0|Add117~26|cout
    Info (332115):     17.932      0.000 FF    IC  inst|cordicmulti_0|Add117~21|cin
    Info (332115):     17.985      0.053 FF  CELL  inst|cordicmulti_0|Add117~21|cout
    Info (332115):     17.985      0.000 FF    IC  inst|cordicmulti_0|Add117~17|cin
    Info (332115):     17.985      0.000 FF  CELL  inst|cordicmulti_0|Add117~17|cout
    Info (332115):     17.985      0.000 FF    IC  inst|cordicmulti_0|Add117~13|cin
    Info (332115):     18.007      0.022 FF  CELL  inst|cordicmulti_0|Add117~13|cout
    Info (332115):     18.007      0.000 FF    IC  inst|cordicmulti_0|Add117~9|cin
    Info (332115):     18.007      0.000 FF  CELL  inst|cordicmulti_0|Add117~9|cout
    Info (332115):     18.007      0.000 FF    IC  inst|cordicmulti_0|Add117~5|cin
    Info (332115):     18.029      0.022 FF  CELL  inst|cordicmulti_0|Add117~5|cout
    Info (332115):     18.029      0.000 FF    IC  inst|cordicmulti_0|Add117~1|cin
    Info (332115):     18.172      0.143 FF  CELL  inst|cordicmulti_0|Add117~1|sumout
    Info (332115):     18.815      0.643 FF    IC  inst|cordicmulti_0|Add123~21|dataf
    Info (332115):     19.272      0.457 FR  CELL  inst|cordicmulti_0|Add123~21|cout
    Info (332115):     19.272      0.000 RR    IC  inst|cordicmulti_0|Add123~17|cin
    Info (332115):     19.272      0.000 RR  CELL  inst|cordicmulti_0|Add123~17|cout
    Info (332115):     19.272      0.000 RR    IC  inst|cordicmulti_0|Add123~13|cin
    Info (332115):     19.298      0.026 RR  CELL  inst|cordicmulti_0|Add123~13|cout
    Info (332115):     19.298      0.000 RR    IC  inst|cordicmulti_0|Add123~5|cin
    Info (332115):     19.298      0.000 RR  CELL  inst|cordicmulti_0|Add123~5|cout
    Info (332115):     19.298      0.000 RR    IC  inst|cordicmulti_0|Add123~85|cin
    Info (332115):     19.360      0.062 RR  CELL  inst|cordicmulti_0|Add123~85|cout
    Info (332115):     19.360      0.000 RR    IC  inst|cordicmulti_0|Add123~81|cin
    Info (332115):     19.360      0.000 RR  CELL  inst|cordicmulti_0|Add123~81|cout
    Info (332115):     19.360      0.000 RR    IC  inst|cordicmulti_0|Add123~89|cin
    Info (332115):     19.386      0.026 RR  CELL  inst|cordicmulti_0|Add123~89|cout
    Info (332115):     19.386      0.000 RR    IC  inst|cordicmulti_0|Add123~73|cin
    Info (332115):     19.386      0.000 RR  CELL  inst|cordicmulti_0|Add123~73|cout
    Info (332115):     19.386      0.000 RR    IC  inst|cordicmulti_0|Add123~69|cin
    Info (332115):     19.412      0.026 RR  CELL  inst|cordicmulti_0|Add123~69|cout
    Info (332115):     19.412      0.000 RR    IC  inst|cordicmulti_0|Add123~65|cin
    Info (332115):     19.412      0.000 RR  CELL  inst|cordicmulti_0|Add123~65|cout
    Info (332115):     19.412      0.000 RR    IC  inst|cordicmulti_0|Add123~61|cin
    Info (332115):     19.438      0.026 RR  CELL  inst|cordicmulti_0|Add123~61|cout
    Info (332115):     19.438      0.000 RR    IC  inst|cordicmulti_0|Add123~57|cin
    Info (332115):     19.438      0.000 RR  CELL  inst|cordicmulti_0|Add123~57|cout
    Info (332115):     19.438      0.000 RR    IC  inst|cordicmulti_0|Add123~53|cin
    Info (332115):     19.471      0.033 RR  CELL  inst|cordicmulti_0|Add123~53|cout
    Info (332115):     19.471      0.000 RR    IC  inst|cordicmulti_0|Add123~49|cin
    Info (332115):     19.471      0.000 RR  CELL  inst|cordicmulti_0|Add123~49|cout
    Info (332115):     19.471      0.000 RR    IC  inst|cordicmulti_0|Add123~77|cin
    Info (332115):     19.518      0.047 RR  CELL  inst|cordicmulti_0|Add123~77|cout
    Info (332115):     19.518      0.000 RR    IC  inst|cordicmulti_0|Add123~101|cin
    Info (332115):     19.518      0.000 RR  CELL  inst|cordicmulti_0|Add123~101|cout
    Info (332115):     19.518      0.000 RR    IC  inst|cordicmulti_0|Add123~93|cin
    Info (332115):     19.544      0.026 RR  CELL  inst|cordicmulti_0|Add123~93|cout
    Info (332115):     19.544      0.000 RR    IC  inst|cordicmulti_0|Add123~97|cin
    Info (332115):     19.544      0.000 RR  CELL  inst|cordicmulti_0|Add123~97|cout
    Info (332115):     19.544      0.000 RR    IC  inst|cordicmulti_0|Add123~9|cin
    Info (332115):     19.570      0.026 RR  CELL  inst|cordicmulti_0|Add123~9|cout
    Info (332115):     19.570      0.000 RR    IC  inst|cordicmulti_0|Add123~1|cin
    Info (332115):     19.713      0.143 RF  CELL  inst|cordicmulti_0|Add123~1|sumout
    Info (332115):     19.713      0.000 FF    IC  inst|cordicmulti_0|x[21][24]|d
    Info (332115):     19.846      0.133 FF  CELL  first_nios2_system:inst|CORDIC:cordicmulti_0|x[21][24]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     20.000     20.000           latch edge time
    Info (332115):     23.348      3.348  R        clock network delay
    Info (332115):     23.928      0.580           clock pessimism removed
    Info (332115):     23.828     -0.100           clock uncertainty
    Info (332115):     23.828      0.000     uTsu  first_nios2_system:inst|CORDIC:cordicmulti_0|x[21][24]
    Info (332115): 
    Info (332115): Data Arrival Time  :    19.846
    Info (332115): Data Required Time :    23.828
    Info (332115): Slack              :     3.982 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 25.357
    Info (332115): -to_clock [get_clocks {altera_reserved_tck}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 25.357 
    Info (332115): ===================================================================
    Info (332115): From Node    : altera_internal_jtag~FF_13
    Info (332115): To Node      : altera_reserved_tdo
    Info (332115): Launch Clock : altera_reserved_tck (INVERTED)
    Info (332115): Latch Clock  : altera_reserved_tck
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     50.000     50.000           launch edge time
    Info (332115):     51.719      1.719  F        clock network delay
    Info (332115):     51.719      0.000     uTco  altera_internal_jtag~FF_13
    Info (332115):     52.145      0.426 FF  CELL  altera_internal_jtag|tdo
    Info (332115):     52.145      0.000 FF    IC  altera_reserved_tdo~output|i
    Info (332115):     54.333      2.188 FF  CELL  altera_reserved_tdo~output|o
    Info (332115):     54.333      0.000 FF  CELL  altera_reserved_tdo
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):    100.000    100.000           latch edge time
    Info (332115):    100.000      0.000  R        clock network delay
    Info (332115):     99.690     -0.310           clock uncertainty
    Info (332115):     79.690    -20.000  F  oExt  altera_reserved_tdo
    Info (332115): 
    Info (332115): Data Arrival Time  :    54.333
    Info (332115): Data Required Time :    79.690
    Info (332115): Slack              :    25.357 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.075
    Info (332115): -to_clock [get_clocks {altera_reserved_tck}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.075 
    Info (332115): ===================================================================
    Info (332115): From Node    : sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]
    Info (332115): To Node      : sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]
    Info (332115): Launch Clock : altera_reserved_tck
    Info (332115): Latch Clock  : altera_reserved_tck
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      1.060      1.060  R        clock network delay
    Info (332115):      1.060      0.000     uTco  sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]
    Info (332115):      1.060      0.000 RR  CELL  auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]|q
    Info (332115):      1.401      0.341 RR    IC  auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg~3|dataa
    Info (332115):      1.584      0.183 RF  CELL  auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg~3|combout
    Info (332115):      1.584      0.000 FF    IC  auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]|d
    Info (332115):      1.607      0.023 FF  CELL  sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      1.553      1.553  R        clock network delay
    Info (332115):      1.532     -0.021           clock pessimism removed
    Info (332115):      1.532      0.000           clock uncertainty
    Info (332115):      1.532      0.000      uTh  sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]
    Info (332115): 
    Info (332115): Data Arrival Time  :     1.607
    Info (332115): Data Required Time :     1.532
    Info (332115): Slack              :     0.075 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.155
    Info (332115): -to_clock [get_clocks {sopc_clk}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.155 
    Info (332115): ===================================================================
    Info (332115): From Node    : first_nios2_system:inst|first_nios2_system_sdram:sdram|m_state.001000000
    Info (332115): To Node      : first_nios2_system:inst|first_nios2_system_sdram:sdram|m_addr[6]
    Info (332115): Launch Clock : sopc_clk
    Info (332115): Latch Clock  : sopc_clk
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      3.328      3.328  R        clock network delay
    Info (332115):      3.328      0.000     uTco  first_nios2_system:inst|first_nios2_system_sdram:sdram|m_state.001000000
    Info (332115):      3.328      0.000 RR  CELL  inst|sdram|m_state.001000000|q
    Info (332115):      4.094      0.766 RR    IC  inst|sdram|m_addr[6]|sload
    Info (332115):      4.364      0.270 RR  CELL  first_nios2_system:inst|first_nios2_system_sdram:sdram|m_addr[6]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      4.606      4.606  R        clock network delay
    Info (332115):      4.209     -0.397           clock pessimism removed
    Info (332115):      4.209      0.000           clock uncertainty
    Info (332115):      4.209      0.000      uTh  first_nios2_system:inst|first_nios2_system_sdram:sdram|m_addr[6]
    Info (332115): 
    Info (332115): Data Arrival Time  :     4.364
    Info (332115): Data Required Time :     4.209
    Info (332115): Slack              :     0.155 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 15.207
    Info (332115): -to_clock [get_clocks {sopc_clk}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 15.207 
    Info (332115): ===================================================================
    Info (332115): From Node    : first_nios2_system:inst|altera_reset_controller:rst_controller|r_sync_rst
    Info (332115): To Node      : first_nios2_system:inst|first_nios2_system_cpu:cpu|first_nios2_system_cpu_cpu:cpu|E_iw[2]
    Info (332115): Launch Clock : sopc_clk
    Info (332115): Latch Clock  : sopc_clk
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      3.972      3.972  R        clock network delay
    Info (332115):      3.972      0.000     uTco  first_nios2_system:inst|altera_reset_controller:rst_controller|r_sync_rst
    Info (332115):      3.972      0.000 RR  CELL  inst|rst_controller|r_sync_rst|q
    Info (332115):      4.798      0.826 RR    IC  inst|cpu|cpu|hq3myc14108phmpo7y7qmhbp98hy0vq~1|dataf
    Info (332115):      4.841      0.043 RF  CELL  inst|cpu|cpu|hq3myc14108phmpo7y7qmhbp98hy0vq~1|combout
    Info (332115):      8.184      3.343 FF    IC  inst|cpu|cpu|E_iw[2]|clrn
    Info (332115):      8.411      0.227 FF  CELL  first_nios2_system:inst|first_nios2_system_cpu:cpu|first_nios2_system_cpu_cpu:cpu|E_iw[2]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     20.000     20.000           latch edge time
    Info (332115):     23.321      3.321  R        clock network delay
    Info (332115):     23.718      0.397           clock pessimism removed
    Info (332115):     23.618     -0.100           clock uncertainty
    Info (332115):     23.618      0.000     uTsu  first_nios2_system:inst|first_nios2_system_cpu:cpu|first_nios2_system_cpu_cpu:cpu|E_iw[2]
    Info (332115): 
    Info (332115): Data Arrival Time  :     8.411
    Info (332115): Data Required Time :    23.618
    Info (332115): Slack              :    15.207 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 49.669
    Info (332115): -to_clock [get_clocks {altera_reserved_tck}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 49.669 
    Info (332115): ===================================================================
    Info (332115): From Node    : sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg
    Info (332115): To Node      : first_nios2_system:inst|first_nios2_system_jtag_uart:jtag_uart|alt_jtag_atlantic:first_nios2_system_jtag_uart_alt_jtag_atlantic|jupdate~DUPLICATE
    Info (332115): Launch Clock : altera_reserved_tck
    Info (332115): Latch Clock  : altera_reserved_tck (INVERTED)
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      1.212      1.212  R        clock network delay
    Info (332115):      1.212      0.000     uTco  sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg
    Info (332115):      1.212      0.000 FF  CELL  auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|clr_reg|q
    Info (332115):      1.542      0.330 FF    IC  inst|jtag_uart|first_nios2_system_jtag_uart_alt_jtag_atlantic|jupdate~DUPLICATE|clrn
    Info (332115):      1.773      0.231 FR  CELL  first_nios2_system:inst|first_nios2_system_jtag_uart:jtag_uart|alt_jtag_atlantic:first_nios2_system_jtag_uart_alt_jtag_atlantic|jupdate~DUPLICATE
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     50.000     50.000           latch edge time
    Info (332115):     51.686      1.686  F        clock network delay
    Info (332115):     51.752      0.066           clock pessimism removed
    Info (332115):     51.442     -0.310           clock uncertainty
    Info (332115):     51.442      0.000     uTsu  first_nios2_system:inst|first_nios2_system_jtag_uart:jtag_uart|alt_jtag_atlantic:first_nios2_system_jtag_uart_alt_jtag_atlantic|jupdate~DUPLICATE
    Info (332115): 
    Info (332115): Data Arrival Time  :     1.773
    Info (332115): Data Required Time :    51.442
    Info (332115): Slack              :    49.669 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.107
    Info (332115): -to_clock [get_clocks {altera_reserved_tck}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 0.107 
    Info (332115): ===================================================================
    Info (332115): From Node    : sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg
    Info (332115): To Node      : sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]
    Info (332115): Launch Clock : altera_reserved_tck
    Info (332115): Latch Clock  : altera_reserved_tck
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      0.937      0.937  R        clock network delay
    Info (332115):      0.937      0.000     uTco  sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg
    Info (332115):      0.937      0.000 RR  CELL  auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg|q
    Info (332115):      1.421      0.484 RR    IC  auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]|clrn
    Info (332115):      1.653      0.232 RR  CELL  sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      1.564      1.564  R        clock network delay
    Info (332115):      1.546     -0.018           clock pessimism removed
    Info (332115):      1.546      0.000           clock uncertainty
    Info (332115):      1.546      0.000      uTh  sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]
    Info (332115): 
    Info (332115): Data Arrival Time  :     1.653
    Info (332115): Data Required Time :     1.546
    Info (332115): Slack              :     0.107 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.583
    Info (332115): -to_clock [get_clocks {sopc_clk}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 0.583 
    Info (332115): ===================================================================
    Info (332115): From Node    : first_nios2_system:inst|altera_reset_controller:rst_controller|r_sync_rst
    Info (332115): To Node      : first_nios2_system:inst|first_nios2_system_sdram:sdram|za_data[1]
    Info (332115): Launch Clock : sopc_clk
    Info (332115): Latch Clock  : sopc_clk
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      3.351      3.351  R        clock network delay
    Info (332115):      3.351      0.000     uTco  first_nios2_system:inst|altera_reset_controller:rst_controller|r_sync_rst
    Info (332115):      3.351      0.000 RR  CELL  inst|rst_controller|r_sync_rst|q
    Info (332115):      4.513      1.162 RR    IC  inst|sdram|za_data[1]|clrn
    Info (332115):      4.665      0.152 RF  CELL  first_nios2_system:inst|first_nios2_system_sdram:sdram|za_data[1]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      4.479      4.479  R        clock network delay
    Info (332115):      4.082     -0.397           clock pessimism removed
    Info (332115):      4.082      0.000           clock uncertainty
    Info (332115):      4.082      0.000      uTh  first_nios2_system:inst|first_nios2_system_sdram:sdram|za_data[1]
    Info (332115): 
    Info (332115): Data Arrival Time  :     4.665
    Info (332115): Data Required Time :     4.082
    Info (332115): Slack              :     0.583 
    Info (332115): ===================================================================
    Info (332115): 
Info: Analyzing Fast 1100mV 0C Model
Info (332097): The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: inst1|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk
    Info (332098): Cell: inst1|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER  from: vco0ph[0]  to: divclk
    Info (332098): Cell: inst1|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT  from: clkin[0]  to: clkout
    Info (332098): From: inst|cpu|cpu|the_first_nios2_system_cpu_cpu_nios2_oci|the_first_nios2_system_cpu_cpu_nios2_ocimem|first_nios2_system_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8|clk0  to: first_nios2_system:inst|first_nios2_system_cpu:cpu|first_nios2_system_cpu_cpu:cpu|first_nios2_system_cpu_cpu_nios2_oci:the_first_nios2_system_cpu_cpu_nios2_oci|first_nios2_system_cpu_cpu_nios2_ocimem:the_first_nios2_system_cpu_cpu_nios2_ocimem|first_nios2_system_cpu_cpu_ociram_sp_ram_module:first_nios2_system_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|ram_block1a8~CLOCK1_ENABLE1_0
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Node: inst1|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
Info (332146): Worst-case setup slack is 5.156
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     5.156               0.000 sopc_clk 
    Info (332119):    25.535               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.063
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.063               0.000 altera_reserved_tck 
    Info (332119):     0.095               0.000 sopc_clk 
Info (332146): Worst-case recovery slack is 15.771
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    15.771               0.000 sopc_clk 
    Info (332119):    49.795               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 0.088
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.088               0.000 altera_reserved_tck 
    Info (332119):     0.462               0.000 sopc_clk 
Info (332146): Worst-case minimum pulse width slack is 8.451
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     8.451               0.000 sopc_clk 
    Info (332119):    48.779               0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 8 synchronizer chains.
    Info (332114): Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 8
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.375
    Info (332114): Worst Case Available Settling Time: 19.448 ns
    Info (332114): 
    Info (332114): Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions.
    Info (332114):   - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 5.2
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 5.156
    Info (332115): -to_clock [get_clocks {sopc_clk}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 5.156 
    Info (332115): ===================================================================
    Info (332115): From Node    : first_nios2_system:inst|CORDIC:cordicmulti_0|z[11][25]
    Info (332115): To Node      : first_nios2_system:inst|CORDIC:cordicmulti_0|x[21][24]
    Info (332115): Launch Clock : sopc_clk
    Info (332115): Latch Clock  : sopc_clk
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      3.808      3.808  R        clock network delay
    Info (332115):      3.808      0.000     uTco  first_nios2_system:inst|CORDIC:cordicmulti_0|z[11][25]
    Info (332115):      3.808      0.000 FF  CELL  inst|cordicmulti_0|z[11][25]|q
    Info (332115):      4.671      0.863 FF    IC  inst|cordicmulti_0|Add71~45|dataa
    Info (332115):      5.056      0.385 FR  CELL  inst|cordicmulti_0|Add71~45|cout
    Info (332115):      5.056      0.000 RR    IC  inst|cordicmulti_0|Add71~41|cin
    Info (332115):      5.083      0.027 RR  CELL  inst|cordicmulti_0|Add71~41|cout
    Info (332115):      5.083      0.000 RR    IC  inst|cordicmulti_0|Add71~37|cin
    Info (332115):      5.083      0.000 RR  CELL  inst|cordicmulti_0|Add71~37|cout
    Info (332115):      5.083      0.000 RR    IC  inst|cordicmulti_0|Add71~33|cin
    Info (332115):      5.110      0.027 RR  CELL  inst|cordicmulti_0|Add71~33|cout
    Info (332115):      5.110      0.000 RR    IC  inst|cordicmulti_0|Add71~29|cin
    Info (332115):      5.110      0.000 RR  CELL  inst|cordicmulti_0|Add71~29|cout
    Info (332115):      5.110      0.000 RR    IC  inst|cordicmulti_0|Add71~25|cin
    Info (332115):      5.137      0.027 RR  CELL  inst|cordicmulti_0|Add71~25|cout
    Info (332115):      5.137      0.000 RR    IC  inst|cordicmulti_0|Add71~21|cin
    Info (332115):      5.137      0.000 RR  CELL  inst|cordicmulti_0|Add71~21|cout
    Info (332115):      5.137      0.000 RR    IC  inst|cordicmulti_0|Add71~17|cin
    Info (332115):      5.162      0.025 RR  CELL  inst|cordicmulti_0|Add71~17|cout
    Info (332115):      5.162      0.000 RR    IC  inst|cordicmulti_0|Add71~9|cin
    Info (332115):      5.162      0.000 RR  CELL  inst|cordicmulti_0|Add71~9|cout
    Info (332115):      5.162      0.000 RR    IC  inst|cordicmulti_0|Add71~85|cin
    Info (332115):      5.221      0.059 RR  CELL  inst|cordicmulti_0|Add71~85|cout
    Info (332115):      5.221      0.000 RR    IC  inst|cordicmulti_0|Add71~81|cin
    Info (332115):      5.221      0.000 RR  CELL  inst|cordicmulti_0|Add71~81|cout
    Info (332115):      5.221      0.000 RR    IC  inst|cordicmulti_0|Add71~89|cin
    Info (332115):      5.248      0.027 RR  CELL  inst|cordicmulti_0|Add71~89|cout
    Info (332115):      5.248      0.000 RR    IC  inst|cordicmulti_0|Add71~73|cin
    Info (332115):      5.248      0.000 RR  CELL  inst|cordicmulti_0|Add71~73|cout
    Info (332115):      5.248      0.000 RR    IC  inst|cordicmulti_0|Add71~69|cin
    Info (332115):      5.275      0.027 RR  CELL  inst|cordicmulti_0|Add71~69|cout
    Info (332115):      5.275      0.000 RR    IC  inst|cordicmulti_0|Add71~65|cin
    Info (332115):      5.275      0.000 RR  CELL  inst|cordicmulti_0|Add71~65|cout
    Info (332115):      5.275      0.000 RR    IC  inst|cordicmulti_0|Add71~61|cin
    Info (332115):      5.302      0.027 RR  CELL  inst|cordicmulti_0|Add71~61|cout
    Info (332115):      5.302      0.000 RR    IC  inst|cordicmulti_0|Add71~57|cin
    Info (332115):      5.302      0.000 RR  CELL  inst|cordicmulti_0|Add71~57|cout
    Info (332115):      5.302      0.000 RR    IC  inst|cordicmulti_0|Add71~53|cin
    Info (332115):      5.335      0.033 RR  CELL  inst|cordicmulti_0|Add71~53|cout
    Info (332115):      5.335      0.000 RR    IC  inst|cordicmulti_0|Add71~49|cin
    Info (332115):      5.478      0.143 RF  CELL  inst|cordicmulti_0|Add71~49|sumout
    Info (332115):      6.191      0.713 FF    IC  inst|cordicmulti_0|Add75~77|datad
    Info (332115):      6.452      0.261 FR  CELL  inst|cordicmulti_0|Add75~77|cout
    Info (332115):      6.452      0.000 RR    IC  inst|cordicmulti_0|Add75~73|cin
    Info (332115):      6.477      0.025 RR  CELL  inst|cordicmulti_0|Add75~73|cout
    Info (332115):      6.477      0.000 RR    IC  inst|cordicmulti_0|Add75~69|cin
    Info (332115):      6.477      0.000 RR  CELL  inst|cordicmulti_0|Add75~69|cout
    Info (332115):      6.477      0.000 RR    IC  inst|cordicmulti_0|Add75~65|cin
    Info (332115):      6.533      0.056 RR  CELL  inst|cordicmulti_0|Add75~65|cout
    Info (332115):      6.533      0.000 RR    IC  inst|cordicmulti_0|Add75~61|cin
    Info (332115):      6.533      0.000 RR  CELL  inst|cordicmulti_0|Add75~61|cout
    Info (332115):      6.533      0.000 RR    IC  inst|cordicmulti_0|Add75~57|cin
    Info (332115):      6.560      0.027 RR  CELL  inst|cordicmulti_0|Add75~57|cout
    Info (332115):      6.560      0.000 RR    IC  inst|cordicmulti_0|Add75~53|cin
    Info (332115):      6.560      0.000 RR  CELL  inst|cordicmulti_0|Add75~53|cout
    Info (332115):      6.560      0.000 RR    IC  inst|cordicmulti_0|Add75~49|cin
    Info (332115):      6.587      0.027 RR  CELL  inst|cordicmulti_0|Add75~49|cout
    Info (332115):      6.587      0.000 RR    IC  inst|cordicmulti_0|Add75~45|cin
    Info (332115):      6.730      0.143 RF  CELL  inst|cordicmulti_0|Add75~45|sumout
    Info (332115):      7.996      1.266 FF    IC  inst|cordicmulti_0|Add83~41|datad
    Info (332115):      8.234      0.238 FR  CELL  inst|cordicmulti_0|Add83~41|cout
    Info (332115):      8.234      0.000 RR    IC  inst|cordicmulti_0|Add83~37|cin
    Info (332115):      8.234      0.000 RR  CELL  inst|cordicmulti_0|Add83~37|cout
    Info (332115):      8.234      0.000 RR    IC  inst|cordicmulti_0|Add83~33|cin
    Info (332115):      8.261      0.027 RR  CELL  inst|cordicmulti_0|Add83~33|cout
    Info (332115):      8.261      0.000 RR    IC  inst|cordicmulti_0|Add83~29|cin
    Info (332115):      8.261      0.000 RR  CELL  inst|cordicmulti_0|Add83~29|cout
    Info (332115):      8.261      0.000 RR    IC  inst|cordicmulti_0|Add83~25|cin
    Info (332115):      8.288      0.027 RR  CELL  inst|cordicmulti_0|Add83~25|cout
    Info (332115):      8.288      0.000 RR    IC  inst|cordicmulti_0|Add83~21|cin
    Info (332115):      8.288      0.000 RR  CELL  inst|cordicmulti_0|Add83~21|cout
    Info (332115):      8.288      0.000 RR    IC  inst|cordicmulti_0|Add83~17|cin
    Info (332115):      8.313      0.025 RR  CELL  inst|cordicmulti_0|Add83~17|cout
    Info (332115):      8.313      0.000 RR    IC  inst|cordicmulti_0|Add83~9|cin
    Info (332115):      8.313      0.000 RR  CELL  inst|cordicmulti_0|Add83~9|cout
    Info (332115):      8.313      0.000 RR    IC  inst|cordicmulti_0|Add83~85|cin
    Info (332115):      8.369      0.056 RR  CELL  inst|cordicmulti_0|Add83~85|cout
    Info (332115):      8.369      0.000 RR    IC  inst|cordicmulti_0|Add83~81|cin
    Info (332115):      8.369      0.000 RR  CELL  inst|cordicmulti_0|Add83~81|cout
    Info (332115):      8.369      0.000 RR    IC  inst|cordicmulti_0|Add83~89|cin
    Info (332115):      8.396      0.027 RR  CELL  inst|cordicmulti_0|Add83~89|cout
    Info (332115):      8.396      0.000 RR    IC  inst|cordicmulti_0|Add83~73|cin
    Info (332115):      8.396      0.000 RR  CELL  inst|cordicmulti_0|Add83~73|cout
    Info (332115):      8.396      0.000 RR    IC  inst|cordicmulti_0|Add83~69|cin
    Info (332115):      8.423      0.027 RR  CELL  inst|cordicmulti_0|Add83~69|cout
    Info (332115):      8.423      0.000 RR    IC  inst|cordicmulti_0|Add83~65|cin
    Info (332115):      8.423      0.000 RR  CELL  inst|cordicmulti_0|Add83~65|cout
    Info (332115):      8.423      0.000 RR    IC  inst|cordicmulti_0|Add83~61|cin
    Info (332115):      8.450      0.027 RR  CELL  inst|cordicmulti_0|Add83~61|cout
    Info (332115):      8.450      0.000 RR    IC  inst|cordicmulti_0|Add83~57|cin
    Info (332115):      8.450      0.000 RR  CELL  inst|cordicmulti_0|Add83~57|cout
    Info (332115):      8.450      0.000 RR    IC  inst|cordicmulti_0|Add83~53|cin
    Info (332115):      8.484      0.034 RR  CELL  inst|cordicmulti_0|Add83~53|cout
    Info (332115):      8.484      0.000 RR    IC  inst|cordicmulti_0|Add83~49|cin
    Info (332115):      8.484      0.000 RR  CELL  inst|cordicmulti_0|Add83~49|cout
    Info (332115):      8.484      0.000 RR    IC  inst|cordicmulti_0|Add83~77|cin
    Info (332115):      8.535      0.051 RR  CELL  inst|cordicmulti_0|Add83~77|cout
    Info (332115):      8.535      0.000 RR    IC  inst|cordicmulti_0|Add83~101|cin
    Info (332115):      8.678      0.143 RF  CELL  inst|cordicmulti_0|Add83~101|sumout
    Info (332115):     10.011      1.333 FF    IC  inst|cordicmulti_0|Add87~77|datad
    Info (332115):     10.278      0.267 FR  CELL  inst|cordicmulti_0|Add87~77|cout
    Info (332115):     10.278      0.000 RR    IC  inst|cordicmulti_0|Add87~73|cin
    Info (332115):     10.303      0.025 RR  CELL  inst|cordicmulti_0|Add87~73|cout
    Info (332115):     10.303      0.000 RR    IC  inst|cordicmulti_0|Add87~69|cin
    Info (332115):     10.303      0.000 RR  CELL  inst|cordicmulti_0|Add87~69|cout
    Info (332115):     10.303      0.000 RR    IC  inst|cordicmulti_0|Add87~65|cin
    Info (332115):     10.362      0.059 RR  CELL  inst|cordicmulti_0|Add87~65|cout
    Info (332115):     10.362      0.000 RR    IC  inst|cordicmulti_0|Add87~61|cin
    Info (332115):     10.362      0.000 RR  CELL  inst|cordicmulti_0|Add87~61|cout
    Info (332115):     10.362      0.000 RR    IC  inst|cordicmulti_0|Add87~57|cin
    Info (332115):     10.389      0.027 RR  CELL  inst|cordicmulti_0|Add87~57|cout
    Info (332115):     10.389      0.000 RR    IC  inst|cordicmulti_0|Add87~53|cin
    Info (332115):     10.389      0.000 RR  CELL  inst|cordicmulti_0|Add87~53|cout
    Info (332115):     10.389      0.000 RR    IC  inst|cordicmulti_0|Add87~49|cin
    Info (332115):     10.416      0.027 RR  CELL  inst|cordicmulti_0|Add87~49|cout
    Info (332115):     10.416      0.000 RR    IC  inst|cordicmulti_0|Add87~45|cin
    Info (332115):     10.416      0.000 RR  CELL  inst|cordicmulti_0|Add87~45|cout
    Info (332115):     10.416      0.000 RR    IC  inst|cordicmulti_0|Add87~41|cin
    Info (332115):     10.443      0.027 RR  CELL  inst|cordicmulti_0|Add87~41|cout
    Info (332115):     10.443      0.000 RR    IC  inst|cordicmulti_0|Add87~37|cin
    Info (332115):     10.443      0.000 RR  CELL  inst|cordicmulti_0|Add87~37|cout
    Info (332115):     10.443      0.000 RR    IC  inst|cordicmulti_0|Add87~33|cin
    Info (332115):     10.476      0.033 RR  CELL  inst|cordicmulti_0|Add87~33|cout
    Info (332115):     10.476      0.000 RR    IC  inst|cordicmulti_0|Add87~29|cin
    Info (332115):     10.476      0.000 RR  CELL  inst|cordicmulti_0|Add87~29|cout
    Info (332115):     10.476      0.000 RR    IC  inst|cordicmulti_0|Add87~25|cin
    Info (332115):     10.523      0.047 RR  CELL  inst|cordicmulti_0|Add87~25|cout
    Info (332115):     10.523      0.000 RR    IC  inst|cordicmulti_0|Add87~21|cin
    Info (332115):     10.523      0.000 RR  CELL  inst|cordicmulti_0|Add87~21|cout
    Info (332115):     10.523      0.000 RR    IC  inst|cordicmulti_0|Add87~17|cin
    Info (332115):     10.550      0.027 RR  CELL  inst|cordicmulti_0|Add87~17|cout
    Info (332115):     10.550      0.000 RR    IC  inst|cordicmulti_0|Add87~13|cin
    Info (332115):     10.693      0.143 RF  CELL  inst|cordicmulti_0|Add87~13|sumout
    Info (332115):     11.435      0.742 FF    IC  inst|cordicmulti_0|Add93~13|datac
    Info (332115):     11.758      0.323 FF  CELL  inst|cordicmulti_0|Add93~13|cout
    Info (332115):     11.758      0.000 FF    IC  inst|cordicmulti_0|Add93~9|cin
    Info (332115):     11.782      0.024 FF  CELL  inst|cordicmulti_0|Add93~9|cout
    Info (332115):     11.782      0.000 FF    IC  inst|cordicmulti_0|Add93~5|cin
    Info (332115):     11.782      0.000 FF  CELL  inst|cordicmulti_0|Add93~5|cout
    Info (332115):     11.782      0.000 FF    IC  inst|cordicmulti_0|Add93~1|cin
    Info (332115):     11.915      0.133 FF  CELL  inst|cordicmulti_0|Add93~1|sumout
    Info (332115):     12.381      0.466 FF    IC  inst|cordicmulti_0|Add101~69|dataf
    Info (332115):     12.834      0.453 FR  CELL  inst|cordicmulti_0|Add101~69|cout
    Info (332115):     12.834      0.000 RR    IC  inst|cordicmulti_0|Add101~65|cin
    Info (332115):     12.834      0.000 RR  CELL  inst|cordicmulti_0|Add101~65|cout
    Info (332115):     12.834      0.000 RR    IC  inst|cordicmulti_0|Add101~61|cin
    Info (332115):     12.861      0.027 RR  CELL  inst|cordicmulti_0|Add101~61|cout
    Info (332115):     12.861      0.000 RR    IC  inst|cordicmulti_0|Add101~57|cin
    Info (332115):     12.861      0.000 RR  CELL  inst|cordicmulti_0|Add101~57|cout
    Info (332115):     12.861      0.000 RR    IC  inst|cordicmulti_0|Add101~53|cin
    Info (332115):     12.895      0.034 RR  CELL  inst|cordicmulti_0|Add101~53|cout
    Info (332115):     12.895      0.000 RR    IC  inst|cordicmulti_0|Add101~49|cin
    Info (332115):     12.895      0.000 RR  CELL  inst|cordicmulti_0|Add101~49|cout
    Info (332115):     12.895      0.000 RR    IC  inst|cordicmulti_0|Add101~77|cin
    Info (332115):     12.946      0.051 RR  CELL  inst|cordicmulti_0|Add101~77|cout
    Info (332115):     12.946      0.000 RR    IC  inst|cordicmulti_0|Add101~101|cin
    Info (332115):     12.946      0.000 RR  CELL  inst|cordicmulti_0|Add101~101|cout
    Info (332115):     12.946      0.000 RR    IC  inst|cordicmulti_0|Add101~93|cin
    Info (332115):     12.973      0.027 RR  CELL  inst|cordicmulti_0|Add101~93|cout
    Info (332115):     12.973      0.000 RR    IC  inst|cordicmulti_0|Add101~97|cin
    Info (332115):     12.973      0.000 RR  CELL  inst|cordicmulti_0|Add101~97|cout
    Info (332115):     12.973      0.000 RR    IC  inst|cordicmulti_0|Add101~13|cin
    Info (332115):     13.000      0.027 RR  CELL  inst|cordicmulti_0|Add101~13|cout
    Info (332115):     13.000      0.000 RR    IC  inst|cordicmulti_0|Add101~5|cin
    Info (332115):     13.000      0.000 RR  CELL  inst|cordicmulti_0|Add101~5|cout
    Info (332115):     13.000      0.000 RR    IC  inst|cordicmulti_0|Add101~1|cin
    Info (332115):     13.130      0.130 RF  CELL  inst|cordicmulti_0|Add101~1|sumout
    Info (332115):     13.749      0.619 FF    IC  inst|cordicmulti_0|Add105~61|dataf
    Info (332115):     14.195      0.446 FR  CELL  inst|cordicmulti_0|Add105~61|cout
    Info (332115):     14.195      0.000 RR    IC  inst|cordicmulti_0|Add105~57|cin
    Info (332115):     14.222      0.027 RR  CELL  inst|cordicmulti_0|Add105~57|cout
    Info (332115):     14.222      0.000 RR    IC  inst|cordicmulti_0|Add105~53|cin
    Info (332115):     14.222      0.000 RR  CELL  inst|cordicmulti_0|Add105~53|cout
    Info (332115):     14.222      0.000 RR    IC  inst|cordicmulti_0|Add105~49|cin
    Info (332115):     14.249      0.027 RR  CELL  inst|cordicmulti_0|Add105~49|cout
    Info (332115):     14.249      0.000 RR    IC  inst|cordicmulti_0|Add105~45|cin
    Info (332115):     14.249      0.000 RR  CELL  inst|cordicmulti_0|Add105~45|cout
    Info (332115):     14.249      0.000 RR    IC  inst|cordicmulti_0|Add105~41|cin
    Info (332115):     14.276      0.027 RR  CELL  inst|cordicmulti_0|Add105~41|cout
    Info (332115):     14.276      0.000 RR    IC  inst|cordicmulti_0|Add105~37|cin
    Info (332115):     14.276      0.000 RR  CELL  inst|cordicmulti_0|Add105~37|cout
    Info (332115):     14.276      0.000 RR    IC  inst|cordicmulti_0|Add105~33|cin
    Info (332115):     14.310      0.034 RR  CELL  inst|cordicmulti_0|Add105~33|cout
    Info (332115):     14.310      0.000 RR    IC  inst|cordicmulti_0|Add105~29|cin
    Info (332115):     14.310      0.000 RR  CELL  inst|cordicmulti_0|Add105~29|cout
    Info (332115):     14.310      0.000 RR    IC  inst|cordicmulti_0|Add105~25|cin
    Info (332115):     14.361      0.051 RR  CELL  inst|cordicmulti_0|Add105~25|cout
    Info (332115):     14.361      0.000 RR    IC  inst|cordicmulti_0|Add105~21|cin
    Info (332115):     14.361      0.000 RR  CELL  inst|cordicmulti_0|Add105~21|cout
    Info (332115):     14.361      0.000 RR    IC  inst|cordicmulti_0|Add105~17|cin
    Info (332115):     14.388      0.027 RR  CELL  inst|cordicmulti_0|Add105~17|cout
    Info (332115):     14.388      0.000 RR    IC  inst|cordicmulti_0|Add105~13|cin
    Info (332115):     14.388      0.000 RR  CELL  inst|cordicmulti_0|Add105~13|cout
    Info (332115):     14.388      0.000 RR    IC  inst|cordicmulti_0|Add105~9|cin
    Info (332115):     14.415      0.027 RR  CELL  inst|cordicmulti_0|Add105~9|cout
    Info (332115):     14.415      0.000 RR    IC  inst|cordicmulti_0|Add105~5|cin
    Info (332115):     14.415      0.000 RR  CELL  inst|cordicmulti_0|Add105~5|cout
    Info (332115):     14.415      0.000 RR    IC  inst|cordicmulti_0|Add105~1|cin
    Info (332115):     14.545      0.130 RF  CELL  inst|cordicmulti_0|Add105~1|sumout
    Info (332115):     14.960      0.415 FF    IC  inst|cordicmulti_0|Add113~9|dataf
    Info (332115):     15.402      0.442 FR  CELL  inst|cordicmulti_0|Add113~9|cout
    Info (332115):     15.402      0.000 RR    IC  inst|cordicmulti_0|Add113~85|cin
    Info (332115):     15.461      0.059 RR  CELL  inst|cordicmulti_0|Add113~85|cout
    Info (332115):     15.461      0.000 RR    IC  inst|cordicmulti_0|Add113~81|cin
    Info (332115):     15.461      0.000 RR  CELL  inst|cordicmulti_0|Add113~81|cout
    Info (332115):     15.461      0.000 RR    IC  inst|cordicmulti_0|Add113~89|cin
    Info (332115):     15.488      0.027 RR  CELL  inst|cordicmulti_0|Add113~89|cout
    Info (332115):     15.488      0.000 RR    IC  inst|cordicmulti_0|Add113~73|cin
    Info (332115):     15.488      0.000 RR  CELL  inst|cordicmulti_0|Add113~73|cout
    Info (332115):     15.488      0.000 RR    IC  inst|cordicmulti_0|Add113~69|cin
    Info (332115):     15.515      0.027 RR  CELL  inst|cordicmulti_0|Add113~69|cout
    Info (332115):     15.515      0.000 RR    IC  inst|cordicmulti_0|Add113~65|cin
    Info (332115):     15.515      0.000 RR  CELL  inst|cordicmulti_0|Add113~65|cout
    Info (332115):     15.515      0.000 RR    IC  inst|cordicmulti_0|Add113~61|cin
    Info (332115):     15.542      0.027 RR  CELL  inst|cordicmulti_0|Add113~61|cout
    Info (332115):     15.542      0.000 RR    IC  inst|cordicmulti_0|Add113~57|cin
    Info (332115):     15.542      0.000 RR  CELL  inst|cordicmulti_0|Add113~57|cout
    Info (332115):     15.542      0.000 RR    IC  inst|cordicmulti_0|Add113~53|cin
    Info (332115):     15.575      0.033 RR  CELL  inst|cordicmulti_0|Add113~53|cout
    Info (332115):     15.575      0.000 RR    IC  inst|cordicmulti_0|Add113~49|cin
    Info (332115):     15.575      0.000 RR  CELL  inst|cordicmulti_0|Add113~49|cout
    Info (332115):     15.575      0.000 RR    IC  inst|cordicmulti_0|Add113~77|cin
    Info (332115):     15.622      0.047 RR  CELL  inst|cordicmulti_0|Add113~77|cout
    Info (332115):     15.622      0.000 RR    IC  inst|cordicmulti_0|Add113~101|cin
    Info (332115):     15.622      0.000 RR  CELL  inst|cordicmulti_0|Add113~101|cout
    Info (332115):     15.622      0.000 RR    IC  inst|cordicmulti_0|Add113~93|cin
    Info (332115):     15.649      0.027 RR  CELL  inst|cordicmulti_0|Add113~93|cout
    Info (332115):     15.649      0.000 RR    IC  inst|cordicmulti_0|Add113~97|cin
    Info (332115):     15.792      0.143 RF  CELL  inst|cordicmulti_0|Add113~97|sumout
    Info (332115):     16.205      0.413 FF    IC  inst|cordicmulti_0|Add117~90|datac
    Info (332115):     16.496      0.291 FF  CELL  inst|cordicmulti_0|Add117~90|cout
    Info (332115):     16.496      0.000 FF    IC  inst|cordicmulti_0|Add117~86|cin
    Info (332115):     16.520      0.024 FF  CELL  inst|cordicmulti_0|Add117~86|cout
    Info (332115):     16.520      0.000 FF    IC  inst|cordicmulti_0|Add117~82|cin
    Info (332115):     16.520      0.000 FF  CELL  inst|cordicmulti_0|Add117~82|cout
    Info (332115):     16.520      0.000 FF    IC  inst|cordicmulti_0|Add117~78|cin
    Info (332115):     16.544      0.024 FF  CELL  inst|cordicmulti_0|Add117~78|cout
    Info (332115):     16.544      0.000 FF    IC  inst|cordicmulti_0|Add117~74|cin
    Info (332115):     16.544      0.000 FF  CELL  inst|cordicmulti_0|Add117~74|cout
    Info (332115):     16.544      0.000 FF    IC  inst|cordicmulti_0|Add117~70|cin
    Info (332115):     16.566      0.022 FF  CELL  inst|cordicmulti_0|Add117~70|cout
    Info (332115):     16.566      0.000 FF    IC  inst|cordicmulti_0|Add117~66|cin
    Info (332115):     16.566      0.000 FF  CELL  inst|cordicmulti_0|Add117~66|cout
    Info (332115):     16.566      0.000 FF    IC  inst|cordicmulti_0|Add117~62|cin
    Info (332115):     16.621      0.055 FF  CELL  inst|cordicmulti_0|Add117~62|cout
    Info (332115):     16.621      0.000 FF    IC  inst|cordicmulti_0|Add117~58|cin
    Info (332115):     16.621      0.000 FF  CELL  inst|cordicmulti_0|Add117~58|cout
    Info (332115):     16.621      0.000 FF    IC  inst|cordicmulti_0|Add117~54|cin
    Info (332115):     16.645      0.024 FF  CELL  inst|cordicmulti_0|Add117~54|cout
    Info (332115):     16.645      0.000 FF    IC  inst|cordicmulti_0|Add117~50|cin
    Info (332115):     16.645      0.000 FF  CELL  inst|cordicmulti_0|Add117~50|cout
    Info (332115):     16.645      0.000 FF    IC  inst|cordicmulti_0|Add117~46|cin
    Info (332115):     16.669      0.024 FF  CELL  inst|cordicmulti_0|Add117~46|cout
    Info (332115):     16.669      0.000 FF    IC  inst|cordicmulti_0|Add117~42|cin
    Info (332115):     16.669      0.000 FF  CELL  inst|cordicmulti_0|Add117~42|cout
    Info (332115):     16.669      0.000 FF    IC  inst|cordicmulti_0|Add117~38|cin
    Info (332115):     16.693      0.024 FF  CELL  inst|cordicmulti_0|Add117~38|cout
    Info (332115):     16.693      0.000 FF    IC  inst|cordicmulti_0|Add117~34|cin
    Info (332115):     16.693      0.000 FF  CELL  inst|cordicmulti_0|Add117~34|cout
    Info (332115):     16.693      0.000 FF    IC  inst|cordicmulti_0|Add117~30|cin
    Info (332115):     16.723      0.030 FF  CELL  inst|cordicmulti_0|Add117~30|cout
    Info (332115):     16.723      0.000 FF    IC  inst|cordicmulti_0|Add117~26|cin
    Info (332115):     16.723      0.000 FF  CELL  inst|cordicmulti_0|Add117~26|cout
    Info (332115):     16.723      0.000 FF    IC  inst|cordicmulti_0|Add117~21|cin
    Info (332115):     16.777      0.054 FF  CELL  inst|cordicmulti_0|Add117~21|cout
    Info (332115):     16.777      0.000 FF    IC  inst|cordicmulti_0|Add117~17|cin
    Info (332115):     16.777      0.000 FF  CELL  inst|cordicmulti_0|Add117~17|cout
    Info (332115):     16.777      0.000 FF    IC  inst|cordicmulti_0|Add117~13|cin
    Info (332115):     16.801      0.024 FF  CELL  inst|cordicmulti_0|Add117~13|cout
    Info (332115):     16.801      0.000 FF    IC  inst|cordicmulti_0|Add117~9|cin
    Info (332115):     16.801      0.000 FF  CELL  inst|cordicmulti_0|Add117~9|cout
    Info (332115):     16.801      0.000 FF    IC  inst|cordicmulti_0|Add117~5|cin
    Info (332115):     16.825      0.024 FF  CELL  inst|cordicmulti_0|Add117~5|cout
    Info (332115):     16.825      0.000 FF    IC  inst|cordicmulti_0|Add117~1|cin
    Info (332115):     16.968      0.143 FF  CELL  inst|cordicmulti_0|Add117~1|sumout
    Info (332115):     17.523      0.555 FF    IC  inst|cordicmulti_0|Add123~21|dataf
    Info (332115):     17.981      0.458 FR  CELL  inst|cordicmulti_0|Add123~21|cout
    Info (332115):     17.981      0.000 RR    IC  inst|cordicmulti_0|Add123~17|cin
    Info (332115):     17.981      0.000 RR  CELL  inst|cordicmulti_0|Add123~17|cout
    Info (332115):     17.981      0.000 RR    IC  inst|cordicmulti_0|Add123~13|cin
    Info (332115):     18.007      0.026 RR  CELL  inst|cordicmulti_0|Add123~13|cout
    Info (332115):     18.007      0.000 RR    IC  inst|cordicmulti_0|Add123~5|cin
    Info (332115):     18.007      0.000 RR  CELL  inst|cordicmulti_0|Add123~5|cout
    Info (332115):     18.007      0.000 RR    IC  inst|cordicmulti_0|Add123~85|cin
    Info (332115):     18.066      0.059 RR  CELL  inst|cordicmulti_0|Add123~85|cout
    Info (332115):     18.066      0.000 RR    IC  inst|cordicmulti_0|Add123~81|cin
    Info (332115):     18.066      0.000 RR  CELL  inst|cordicmulti_0|Add123~81|cout
    Info (332115):     18.066      0.000 RR    IC  inst|cordicmulti_0|Add123~89|cin
    Info (332115):     18.093      0.027 RR  CELL  inst|cordicmulti_0|Add123~89|cout
    Info (332115):     18.093      0.000 RR    IC  inst|cordicmulti_0|Add123~73|cin
    Info (332115):     18.093      0.000 RR  CELL  inst|cordicmulti_0|Add123~73|cout
    Info (332115):     18.093      0.000 RR    IC  inst|cordicmulti_0|Add123~69|cin
    Info (332115):     18.120      0.027 RR  CELL  inst|cordicmulti_0|Add123~69|cout
    Info (332115):     18.120      0.000 RR    IC  inst|cordicmulti_0|Add123~65|cin
    Info (332115):     18.120      0.000 RR  CELL  inst|cordicmulti_0|Add123~65|cout
    Info (332115):     18.120      0.000 RR    IC  inst|cordicmulti_0|Add123~61|cin
    Info (332115):     18.147      0.027 RR  CELL  inst|cordicmulti_0|Add123~61|cout
    Info (332115):     18.147      0.000 RR    IC  inst|cordicmulti_0|Add123~57|cin
    Info (332115):     18.147      0.000 RR  CELL  inst|cordicmulti_0|Add123~57|cout
    Info (332115):     18.147      0.000 RR    IC  inst|cordicmulti_0|Add123~53|cin
    Info (332115):     18.180      0.033 RR  CELL  inst|cordicmulti_0|Add123~53|cout
    Info (332115):     18.180      0.000 RR    IC  inst|cordicmulti_0|Add123~49|cin
    Info (332115):     18.180      0.000 RR  CELL  inst|cordicmulti_0|Add123~49|cout
    Info (332115):     18.180      0.000 RR    IC  inst|cordicmulti_0|Add123~77|cin
    Info (332115):     18.227      0.047 RR  CELL  inst|cordicmulti_0|Add123~77|cout
    Info (332115):     18.227      0.000 RR    IC  inst|cordicmulti_0|Add123~101|cin
    Info (332115):     18.227      0.000 RR  CELL  inst|cordicmulti_0|Add123~101|cout
    Info (332115):     18.227      0.000 RR    IC  inst|cordicmulti_0|Add123~93|cin
    Info (332115):     18.254      0.027 RR  CELL  inst|cordicmulti_0|Add123~93|cout
    Info (332115):     18.254      0.000 RR    IC  inst|cordicmulti_0|Add123~97|cin
    Info (332115):     18.254      0.000 RR  CELL  inst|cordicmulti_0|Add123~97|cout
    Info (332115):     18.254      0.000 RR    IC  inst|cordicmulti_0|Add123~9|cin
    Info (332115):     18.281      0.027 RR  CELL  inst|cordicmulti_0|Add123~9|cout
    Info (332115):     18.281      0.000 RR    IC  inst|cordicmulti_0|Add123~1|cin
    Info (332115):     18.424      0.143 RF  CELL  inst|cordicmulti_0|Add123~1|sumout
    Info (332115):     18.424      0.000 FF    IC  inst|cordicmulti_0|x[21][24]|d
    Info (332115):     18.553      0.129 FF  CELL  first_nios2_system:inst|CORDIC:cordicmulti_0|x[21][24]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     20.000     20.000           latch edge time
    Info (332115):     23.257      3.257  R        clock network delay
    Info (332115):     23.809      0.552           clock pessimism removed
    Info (332115):     23.709     -0.100           clock uncertainty
    Info (332115):     23.709      0.000     uTsu  first_nios2_system:inst|CORDIC:cordicmulti_0|x[21][24]
    Info (332115): 
    Info (332115): Data Arrival Time  :    18.553
    Info (332115): Data Required Time :    23.709
    Info (332115): Slack              :     5.156 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 25.535
    Info (332115): -to_clock [get_clocks {altera_reserved_tck}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 25.535 
    Info (332115): ===================================================================
    Info (332115): From Node    : altera_internal_jtag~FF_13
    Info (332115): To Node      : altera_reserved_tdo
    Info (332115): Launch Clock : altera_reserved_tck (INVERTED)
    Info (332115): Latch Clock  : altera_reserved_tck
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     50.000     50.000           launch edge time
    Info (332115):     51.756      1.756  F        clock network delay
    Info (332115):     51.756      0.000     uTco  altera_internal_jtag~FF_13
    Info (332115):     52.242      0.486 RR  CELL  altera_internal_jtag|tdo
    Info (332115):     52.242      0.000 RR    IC  altera_reserved_tdo~output|i
    Info (332115):     54.155      1.913 RR  CELL  altera_reserved_tdo~output|o
    Info (332115):     54.155      0.000 RR  CELL  altera_reserved_tdo
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):    100.000    100.000           latch edge time
    Info (332115):    100.000      0.000  R        clock network delay
    Info (332115):     99.690     -0.310           clock uncertainty
    Info (332115):     79.690    -20.000  R  oExt  altera_reserved_tdo
    Info (332115): 
    Info (332115): Data Arrival Time  :    54.155
    Info (332115): Data Required Time :    79.690
    Info (332115): Slack              :    25.535 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.063
    Info (332115): -to_clock [get_clocks {altera_reserved_tck}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.063 
    Info (332115): ===================================================================
    Info (332115): From Node    : sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~DUPLICATE
    Info (332115): To Node      : sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]
    Info (332115): Launch Clock : altera_reserved_tck
    Info (332115): Latch Clock  : altera_reserved_tck
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      0.853      0.853  R        clock network delay
    Info (332115):      0.853      0.000     uTco  sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~DUPLICATE
    Info (332115):      0.853      0.000 RR  CELL  auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~DUPLICATE|q
    Info (332115):      1.402      0.549 RR    IC  auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg~3|dataf
    Info (332115):      1.432      0.030 RF  CELL  auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg~3|combout
    Info (332115):      1.432      0.000 FF    IC  auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]|d
    Info (332115):      1.453      0.021 FF  CELL  sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      1.408      1.408  R        clock network delay
    Info (332115):      1.390     -0.018           clock pessimism removed
    Info (332115):      1.390      0.000           clock uncertainty
    Info (332115):      1.390      0.000      uTh  sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]
    Info (332115): 
    Info (332115): Data Arrival Time  :     1.453
    Info (332115): Data Required Time :     1.390
    Info (332115): Slack              :     0.063 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.095
    Info (332115): -to_clock [get_clocks {sopc_clk}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.095 
    Info (332115): ===================================================================
    Info (332115): From Node    : first_nios2_system:inst|first_nios2_system_sdram:sdram|m_state.001000000
    Info (332115): To Node      : first_nios2_system:inst|first_nios2_system_sdram:sdram|m_addr[6]
    Info (332115): Launch Clock : sopc_clk
    Info (332115): Latch Clock  : sopc_clk
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      3.234      3.234  R        clock network delay
    Info (332115):      3.234      0.000     uTco  first_nios2_system:inst|first_nios2_system_sdram:sdram|m_state.001000000
    Info (332115):      3.234      0.000 RR  CELL  inst|sdram|m_state.001000000|q
    Info (332115):      3.950      0.716 RR    IC  inst|sdram|m_addr[6]|sload
    Info (332115):      4.212      0.262 RR  CELL  first_nios2_system:inst|first_nios2_system_sdram:sdram|m_addr[6]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      4.486      4.486  R        clock network delay
    Info (332115):      4.117     -0.369           clock pessimism removed
    Info (332115):      4.117      0.000           clock uncertainty
    Info (332115):      4.117      0.000      uTh  first_nios2_system:inst|first_nios2_system_sdram:sdram|m_addr[6]
    Info (332115): 
    Info (332115): Data Arrival Time  :     4.212
    Info (332115): Data Required Time :     4.117
    Info (332115): Slack              :     0.095 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 15.771
    Info (332115): -to_clock [get_clocks {sopc_clk}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 15.771 
    Info (332115): ===================================================================
    Info (332115): From Node    : first_nios2_system:inst|altera_reset_controller:rst_controller|r_sync_rst
    Info (332115): To Node      : first_nios2_system:inst|first_nios2_system_cpu:cpu|first_nios2_system_cpu_cpu:cpu|E_iw[2]
    Info (332115): Launch Clock : sopc_clk
    Info (332115): Latch Clock  : sopc_clk
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      3.846      3.846  R        clock network delay
    Info (332115):      3.846      0.000     uTco  first_nios2_system:inst|altera_reset_controller:rst_controller|r_sync_rst
    Info (332115):      3.846      0.000 RR  CELL  inst|rst_controller|r_sync_rst|q
    Info (332115):      4.580      0.734 RR    IC  inst|cpu|cpu|hq3myc14108phmpo7y7qmhbp98hy0vq~1|dataf
    Info (332115):      4.626      0.046 RF  CELL  inst|cpu|cpu|hq3myc14108phmpo7y7qmhbp98hy0vq~1|combout
    Info (332115):      7.518      2.892 FF    IC  inst|cpu|cpu|E_iw[2]|clrn
    Info (332115):      7.728      0.210 FF  CELL  first_nios2_system:inst|first_nios2_system_cpu:cpu|first_nios2_system_cpu_cpu:cpu|E_iw[2]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     20.000     20.000           latch edge time
    Info (332115):     23.230      3.230  R        clock network delay
    Info (332115):     23.599      0.369           clock pessimism removed
    Info (332115):     23.499     -0.100           clock uncertainty
    Info (332115):     23.499      0.000     uTsu  first_nios2_system:inst|first_nios2_system_cpu:cpu|first_nios2_system_cpu_cpu:cpu|E_iw[2]
    Info (332115): 
    Info (332115): Data Arrival Time  :     7.728
    Info (332115): Data Required Time :    23.499
    Info (332115): Slack              :    15.771 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 49.795
    Info (332115): -to_clock [get_clocks {altera_reserved_tck}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 49.795 
    Info (332115): ===================================================================
    Info (332115): From Node    : sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg
    Info (332115): To Node      : first_nios2_system:inst|first_nios2_system_jtag_uart:jtag_uart|alt_jtag_atlantic:first_nios2_system_jtag_uart_alt_jtag_atlantic|jupdate~DUPLICATE
    Info (332115): Launch Clock : altera_reserved_tck
    Info (332115): Latch Clock  : altera_reserved_tck (INVERTED)
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      1.106      1.106  R        clock network delay
    Info (332115):      1.106      0.000     uTco  sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg
    Info (332115):      1.106      0.000 FF  CELL  auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|clr_reg|q
    Info (332115):      1.396      0.290 FF    IC  inst|jtag_uart|first_nios2_system_jtag_uart_alt_jtag_atlantic|jupdate~DUPLICATE|clrn
    Info (332115):      1.612      0.216 FR  CELL  first_nios2_system:inst|first_nios2_system_jtag_uart:jtag_uart|alt_jtag_atlantic:first_nios2_system_jtag_uart_alt_jtag_atlantic|jupdate~DUPLICATE
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     50.000     50.000           latch edge time
    Info (332115):     51.659      1.659  F        clock network delay
    Info (332115):     51.717      0.058           clock pessimism removed
    Info (332115):     51.407     -0.310           clock uncertainty
    Info (332115):     51.407      0.000     uTsu  first_nios2_system:inst|first_nios2_system_jtag_uart:jtag_uart|alt_jtag_atlantic:first_nios2_system_jtag_uart_alt_jtag_atlantic|jupdate~DUPLICATE
    Info (332115): 
    Info (332115): Data Arrival Time  :     1.612
    Info (332115): Data Required Time :    51.407
    Info (332115): Slack              :    49.795 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.088
    Info (332115): -to_clock [get_clocks {altera_reserved_tck}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 0.088 
    Info (332115): ===================================================================
    Info (332115): From Node    : sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg
    Info (332115): To Node      : sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]
    Info (332115): Launch Clock : altera_reserved_tck
    Info (332115): Latch Clock  : altera_reserved_tck
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      0.846      0.846  R        clock network delay
    Info (332115):      0.846      0.000     uTco  sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg
    Info (332115):      0.846      0.000 RR  CELL  auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg|q
    Info (332115):      1.269      0.423 RR    IC  auto_hub|\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]|clrn
    Info (332115):      1.488      0.219 RR  CELL  sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      1.418      1.418  R        clock network delay
    Info (332115):      1.400     -0.018           clock pessimism removed
    Info (332115):      1.400      0.000           clock uncertainty
    Info (332115):      1.400      0.000      uTh  sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]
    Info (332115): 
    Info (332115): Data Arrival Time  :     1.488
    Info (332115): Data Required Time :     1.400
    Info (332115): Slack              :     0.088 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.462
    Info (332115): -to_clock [get_clocks {sopc_clk}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 0.462 
    Info (332115): ===================================================================
    Info (332115): From Node    : first_nios2_system:inst|altera_reset_controller:rst_controller|r_sync_rst
    Info (332115): To Node      : first_nios2_system:inst|first_nios2_system_sdram:sdram|za_data[1]
    Info (332115): Launch Clock : sopc_clk
    Info (332115): Latch Clock  : sopc_clk
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      3.257      3.257  R        clock network delay
    Info (332115):      3.257      0.000     uTco  first_nios2_system:inst|altera_reset_controller:rst_controller|r_sync_rst
    Info (332115):      3.257      0.000 RR  CELL  inst|rst_controller|r_sync_rst|q
    Info (332115):      4.304      1.047 RR    IC  inst|sdram|za_data[1]|clrn
    Info (332115):      4.453      0.149 RF  CELL  first_nios2_system:inst|first_nios2_system_sdram:sdram|za_data[1]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      4.360      4.360  R        clock network delay
    Info (332115):      3.991     -0.369           clock pessimism removed
    Info (332115):      3.991      0.000           clock uncertainty
    Info (332115):      3.991      0.000      uTh  first_nios2_system:inst|first_nios2_system_sdram:sdram|za_data[1]
    Info (332115): 
    Info (332115): Data Arrival Time  :     4.453
    Info (332115): Data Required Time :     3.991
    Info (332115): Slack              :     0.462 
    Info (332115): ===================================================================
    Info (332115): 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 17 warnings
    Info: Peak virtual memory: 5396 megabytes
    Info: Processing ended: Sat Mar 09 06:02:30 2024
    Info: Elapsed time: 00:00:16
    Info: Total CPU time (on all processors): 00:00:30


