Source Block: hdl/library/jesd204/jesd204_rx/jesd204_rx_ctrl.v@99:129@HdlStmProcess
assign sync = sync_n;
assign phy_en_char_align = en_align;

assign status_state = state;

always @(posedge clk) begin
  case (state)
  STATE_RESET: begin
    cgs_rst <= {NUM_LANES{1'b1}};
    ifs_rst <= {NUM_LANES{1'b1}};
    sync_n <= {NUM_LINKS{1'b1}};
    latency_monitor_reset <= 1'b1;
  end
  STATE_CGS: begin
    sync_n <= cfg_links_disable;
    cgs_rst <= cfg_lanes_disable;
  end
  STATE_SYNCHRONIZED: begin
    if (lmfc_edge == 1'b1) begin
      sync_n <= {NUM_LINKS{1'b1}};
      ifs_rst <= cfg_lanes_disable;
      latency_monitor_reset <= 1'b0;
    end
  end
  endcase
end

always @(*) begin
  case (state)
  STATE_RESET: state_good = 1'b1;
  STATE_WAIT_FOR_PHY: state_good = phy_ready;

Diff Content:
- 104 always @(posedge clk) begin
- 105   case (state)
- 106   STATE_RESET: begin
- 107     cgs_rst <= {NUM_LANES{1'b1}};
- 108     ifs_rst <= {NUM_LANES{1'b1}};
- 109     sync_n <= {NUM_LINKS{1'b1}};
- 110     latency_monitor_reset <= 1'b1;
- 111   end
- 112   STATE_CGS: begin
- 113     sync_n <= cfg_links_disable;
- 114     cgs_rst <= cfg_lanes_disable;
- 115   end
- 116   STATE_SYNCHRONIZED: begin
- 117     if (lmfc_edge == 1'b1) begin
- 119       ifs_rst <= cfg_lanes_disable;
- 120       latency_monitor_reset <= 1'b0;
- 123   endcase
- 124 end
+ 117   always @(posedge clk) begin
+ 117     case (state)
+ 117     STATE_RESET: begin
+ 117       cgs_rst <= {NUM_LANES{1'b1}};
+ 117       ifs_rst <= {NUM_LANES{1'b1}};
+ 120       latency_monitor_reset <= 1'b1;
+ 120     end
+ 120     STATE_CGS: begin
+ 120       sync_n <= cfg_links_disable;
+ 120       cgs_rst <= cfg_lanes_disable;
+ 120     end
+ 120     STATE_SYNCHRONIZED: begin
+ 120       if (lmfc_edge == 1'b1) begin
+ 120         sync_n <= {NUM_LINKS{1'b1}};
+ 120         ifs_rst <= cfg_lanes_disable;
+ 120         latency_monitor_reset <= 1'b0;
+ 120       end
+ 121     endcase

Clone Blocks:
