<pre>name: idx_select
description: indexed select bit test
should_fail: 0
tags: 11.5.1
incdirs: 
top_module: 
files: <a href="../../../tests/chapter-11/11.5.1--idx_select.sv.html" target="file-frame">tests/chapter-11/11.5.1--idx_select.sv</a>


-- Executing script file `scr.ys' --

1. Executing Verilog-2005 frontend.
Parsing SystemVerilog input from `<a href="../../../tests/chapter-11/11.5.1--idx_select.sv.html" target="file-frame">tests/chapter-11/11.5.1--idx_select.sv</a>' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.
</pre>