## Vivado FPGA Workflow

1. RTL design (VHDL/Verilog)
2. Functional simulation
3. Constraint definition (XDC)
4. Synthesis and implementation
5. Timing analysis
6. Hardware validation
