{
  "module_name": "tlv320aic3x.h",
  "hash_id": "f644ba0945917d82f73b0f38897eee76b1795db5f2b8569ff545a55dc70bd461",
  "original_prompt": "Ingested from linux-6.6.14/sound/soc/codecs/tlv320aic3x.h",
  "human_readable_source": " \n \n\n#ifndef _AIC3X_H\n#define _AIC3X_H\n\nstruct device;\nstruct regmap_config;\n\nextern const struct regmap_config aic3x_regmap;\nint aic3x_probe(struct device *dev, struct regmap *regmap, kernel_ulong_t driver_data);\nvoid aic3x_remove(struct device *dev);\n\n#define AIC3X_MODEL_3X 0\n#define AIC3X_MODEL_33 1\n#define AIC3X_MODEL_3007 2\n#define AIC3X_MODEL_3104 3\n#define AIC3X_MODEL_3106 4\n\n \n#define AIC3X_CACHEREGNUM\t\t110\n\n \n#define AIC3X_PAGE_SELECT\t\t0\n \n#define AIC3X_RESET\t\t\t1\n \n#define AIC3X_SAMPLE_RATE_SEL_REG\t2\n \n#define AIC3X_PLL_PROGA_REG\t\t3\n \n#define AIC3X_PLL_PROGB_REG\t\t4\n \n#define AIC3X_PLL_PROGC_REG\t\t5\n \n#define AIC3X_PLL_PROGD_REG\t\t6\n \n#define AIC3X_CODEC_DATAPATH_REG\t7\n \n#define AIC3X_ASD_INTF_CTRLA\t\t8\n \n#define AIC3X_ASD_INTF_CTRLB\t\t9\n \n#define AIC3X_ASD_INTF_CTRLC\t\t10\n \n#define AIC3X_OVRF_STATUS_AND_PLLR_REG\t11\n \n#define AIC3X_CODEC_DFILT_CTRL\t\t12\n \n#define AIC3X_HEADSET_DETECT_CTRL_A\t13\n#define AIC3X_HEADSET_DETECT_CTRL_B\t14\n \n#define LADC_VOL\t\t\t15\n#define RADC_VOL\t\t\t16\n \n#define MIC3LR_2_LADC_CTRL\t\t17\n#define MIC3LR_2_RADC_CTRL\t\t18\n \n#define LINE1L_2_LADC_CTRL\t\t19\n#define LINE1R_2_LADC_CTRL\t\t21\n#define LINE1R_2_RADC_CTRL\t\t22\n#define LINE1L_2_RADC_CTRL\t\t24\n \n#define LINE2L_2_LADC_CTRL\t\t20\n#define LINE2R_2_RADC_CTRL\t\t23\n \n#define MICBIAS_CTRL\t\t\t25\n\n \n#define LAGC_CTRL_A\t\t\t26\n#define LAGC_CTRL_B\t\t\t27\n#define LAGC_CTRL_C\t\t\t28\n#define RAGC_CTRL_A\t\t\t29\n#define RAGC_CTRL_B\t\t\t30\n#define RAGC_CTRL_C\t\t\t31\n\n \n#define DAC_PWR\t\t\t\t37\n#define HPLCOM_CFG\t\t\t37\n \n#define HPRCOM_CFG\t\t\t38\n \n#define HPOUT_SC\t\t\t40\n \n#define DAC_LINE_MUX\t\t\t41\n \n#define HPOUT_POP_REDUCTION\t\t42\n \n#define LDAC_VOL\t\t\t43\n#define RDAC_VOL\t\t\t44\n \n#define LINE2L_2_HPLOUT_VOL\t\t45\n#define PGAL_2_HPLOUT_VOL\t\t46\n#define DACL1_2_HPLOUT_VOL\t\t47\n#define LINE2R_2_HPLOUT_VOL\t\t48\n#define PGAR_2_HPLOUT_VOL\t\t49\n#define DACR1_2_HPLOUT_VOL\t\t50\n#define HPLOUT_CTRL\t\t\t51\n \n#define LINE2L_2_HPLCOM_VOL\t\t52\n#define PGAL_2_HPLCOM_VOL\t\t53\n#define DACL1_2_HPLCOM_VOL\t\t54\n#define LINE2R_2_HPLCOM_VOL\t\t55\n#define PGAR_2_HPLCOM_VOL\t\t56\n#define DACR1_2_HPLCOM_VOL\t\t57\n#define HPLCOM_CTRL\t\t\t58\n \n#define LINE2L_2_HPROUT_VOL\t\t59\n#define PGAL_2_HPROUT_VOL\t\t60\n#define DACL1_2_HPROUT_VOL\t\t61\n#define LINE2R_2_HPROUT_VOL\t\t62\n#define PGAR_2_HPROUT_VOL\t\t63\n#define DACR1_2_HPROUT_VOL\t\t64\n#define HPROUT_CTRL\t\t\t65\n \n#define LINE2L_2_HPRCOM_VOL\t\t66\n#define PGAL_2_HPRCOM_VOL\t\t67\n#define DACL1_2_HPRCOM_VOL\t\t68\n#define LINE2R_2_HPRCOM_VOL\t\t69\n#define PGAR_2_HPRCOM_VOL\t\t70\n#define DACR1_2_HPRCOM_VOL\t\t71\n#define HPRCOM_CTRL\t\t\t72\n \n#define LINE2L_2_MONOLOPM_VOL\t\t73\n#define PGAL_2_MONOLOPM_VOL\t\t74\n#define DACL1_2_MONOLOPM_VOL\t\t75\n#define LINE2R_2_MONOLOPM_VOL\t\t76\n#define PGAR_2_MONOLOPM_VOL\t\t77\n#define DACR1_2_MONOLOPM_VOL\t\t78\n#define MONOLOPM_CTRL\t\t\t79\n \n#define CLASSD_CTRL\t\t\t73\n \n#define LINE2L_2_LLOPM_VOL\t\t80\n#define PGAL_2_LLOPM_VOL\t\t81\n#define DACL1_2_LLOPM_VOL\t\t82\n#define LINE2R_2_LLOPM_VOL\t\t83\n#define PGAR_2_LLOPM_VOL\t\t84\n#define DACR1_2_LLOPM_VOL\t\t85\n#define LLOPM_CTRL\t\t\t86\n \n#define LINE2L_2_RLOPM_VOL\t\t87\n#define PGAL_2_RLOPM_VOL\t\t88\n#define DACL1_2_RLOPM_VOL\t\t89\n#define LINE2R_2_RLOPM_VOL\t\t90\n#define PGAR_2_RLOPM_VOL\t\t91\n#define DACR1_2_RLOPM_VOL\t\t92\n#define RLOPM_CTRL\t\t\t93\n \n#define AIC3X_STICKY_IRQ_FLAGS_REG\t96\n#define AIC3X_RT_IRQ_FLAGS_REG\t\t97\n#define AIC3X_GPIO1_REG\t\t\t98\n#define AIC3X_GPIO2_REG\t\t\t99\n#define AIC3X_GPIOA_REG\t\t\t100\n#define AIC3X_GPIOB_REG\t\t\t101\n \n#define AIC3X_CLKGEN_CTRL_REG\t\t102\n \n#define LAGCN_ATTACK\t\t\t103\n#define LAGCN_DECAY\t\t\t104\n#define RAGCN_ATTACK\t\t\t105\n#define RAGCN_DECAY\t\t\t106\n \n#define NEW_ADC_DIGITALPATH\t\t107\n \n#define PASSIVE_BYPASS\t\t\t108\n \n#define DAC_ICC_ADJ\t\t\t109\n\n \n#define PAGE0_SELECT\t\t0\n#define PAGE1_SELECT\t\t1\n\n \n#define BIT_CLK_MASTER          0x80\n#define WORD_CLK_MASTER         0x40\n#define DOUT_TRISTATE\t\t0x20\n\n \n#define FSREF_44100\t\t(1 << 7)\n#define FSREF_48000\t\t(0 << 7)\n#define DUAL_RATE_MODE\t\t((1 << 5) | (1 << 6))\n#define LDAC2LCH\t\t(0x1 << 3)\n#define RDAC2RCH\t\t(0x1 << 1)\n#define LDAC2RCH\t\t(0x2 << 3)\n#define RDAC2LCH\t\t(0x2 << 1)\n#define LDAC2MONOMIX\t\t(0x3 << 3)\n#define RDAC2MONOMIX\t\t(0x3 << 1)\n\n \n#define PLLP_SHIFT\t\t0\n#define PLLP_MASK\t\t7\n#define PLLQ_SHIFT\t\t3\n#define PLLR_SHIFT\t\t0\n#define PLLJ_SHIFT\t\t2\n#define PLLD_MSB_SHIFT\t\t0\n#define PLLD_LSB_SHIFT\t\t2\n\n \n#define CODEC_CLKIN_PLLDIV\t0\n#define CODEC_CLKIN_CLKDIV\t1\n#define PLL_CLKIN_SHIFT\t\t4\n#define MCLK_SOURCE\t\t0x0\n#define PLL_CLKDIV_SHIFT\t0\n#define PLLCLK_IN_MASK\t\t0x30\n#define PLLCLK_IN_SHIFT\t\t4\n#define CLKDIV_IN_MASK\t\t0xc0\n#define CLKDIV_IN_SHIFT\t\t6\n \n#define CLKIN_MCLK\t\t0\n#define CLKIN_GPIO2\t\t1\n#define CLKIN_BCLK\t\t2\n\n \n#define SOFT_RESET\t\t0x80\n\n \n#define PLL_ENABLE\t\t0x80\n\n \n#define ROUTE_ON\t\t0x80\n\n \n#define UNMUTE\t\t\t0x08\n#define MUTE_ON\t\t\t0x80\n\n \n#define LADC_PWR_ON\t\t0x04\n#define RADC_PWR_ON\t\t0x04\n#define LDAC_PWR_ON\t\t0x80\n#define RDAC_PWR_ON\t\t0x40\n#define HPLOUT_PWR_ON\t\t0x01\n#define HPROUT_PWR_ON\t\t0x01\n#define HPLCOM_PWR_ON\t\t0x01\n#define HPRCOM_PWR_ON\t\t0x01\n#define MONOLOPM_PWR_ON\t\t0x01\n#define LLOPM_PWR_ON\t\t0x01\n#define RLOPM_PWR_ON\t0x01\n\n#define INVERT_VOL(val)   (0x7f - val)\n\n \n#define DEFAULT_VOL     INVERT_VOL(0x50)\n \n#define DEFAULT_GAIN    0x20\n\n \n#define MICBIAS_LEVEL_SHIFT\t(6)\n#define MICBIAS_LEVEL_MASK\t(3 << 6)\n\n \n#define HPOUT_SC_OCMV_MASK\t(3 << 6)\n#define HPOUT_SC_OCMV_SHIFT\t(6)\n#define HPOUT_SC_OCMV_1_35V\t0\n#define HPOUT_SC_OCMV_1_5V\t1\n#define HPOUT_SC_OCMV_1_65V\t2\n#define HPOUT_SC_OCMV_1_8V\t3\n\n \n\n \nenum {\n\tAIC3X_HEADSET_DETECT_OFF\t= 0,\n\tAIC3X_HEADSET_DETECT_STEREO\t= 1,\n\tAIC3X_HEADSET_DETECT_CELLULAR   = 2,\n\tAIC3X_HEADSET_DETECT_BOTH\t= 3\n};\n\nenum {\n\tAIC3X_HEADSET_DEBOUNCE_16MS\t= 0,\n\tAIC3X_HEADSET_DEBOUNCE_32MS\t= 1,\n\tAIC3X_HEADSET_DEBOUNCE_64MS\t= 2,\n\tAIC3X_HEADSET_DEBOUNCE_128MS\t= 3,\n\tAIC3X_HEADSET_DEBOUNCE_256MS\t= 4,\n\tAIC3X_HEADSET_DEBOUNCE_512MS\t= 5\n};\n\nenum {\n\tAIC3X_BUTTON_DEBOUNCE_0MS\t= 0,\n\tAIC3X_BUTTON_DEBOUNCE_8MS\t= 1,\n\tAIC3X_BUTTON_DEBOUNCE_16MS\t= 2,\n\tAIC3X_BUTTON_DEBOUNCE_32MS\t= 3\n};\n\n#define AIC3X_HEADSET_DETECT_ENABLED\t0x80\n#define AIC3X_HEADSET_DETECT_SHIFT\t5\n#define AIC3X_HEADSET_DETECT_MASK\t3\n#define AIC3X_HEADSET_DEBOUNCE_SHIFT\t2\n#define AIC3X_HEADSET_DEBOUNCE_MASK\t7\n#define AIC3X_BUTTON_DEBOUNCE_SHIFT \t0\n#define AIC3X_BUTTON_DEBOUNCE_MASK\t3\n\n \nenum {\n\tAIC3X_GPIO1_FUNC_DISABLED\t\t= 0,\n\tAIC3X_GPIO1_FUNC_AUDIO_WORDCLK_ADC\t= 1,\n\tAIC3X_GPIO1_FUNC_CLOCK_MUX\t\t= 2,\n\tAIC3X_GPIO1_FUNC_CLOCK_MUX_DIV2\t\t= 3,\n\tAIC3X_GPIO1_FUNC_CLOCK_MUX_DIV4\t\t= 4,\n\tAIC3X_GPIO1_FUNC_CLOCK_MUX_DIV8\t\t= 5,\n\tAIC3X_GPIO1_FUNC_SHORT_CIRCUIT_IRQ\t= 6,\n\tAIC3X_GPIO1_FUNC_AGC_NOISE_IRQ\t\t= 7,\n\tAIC3X_GPIO1_FUNC_INPUT\t\t\t= 8,\n\tAIC3X_GPIO1_FUNC_OUTPUT\t\t\t= 9,\n\tAIC3X_GPIO1_FUNC_DIGITAL_MIC_MODCLK\t= 10,\n\tAIC3X_GPIO1_FUNC_AUDIO_WORDCLK\t\t= 11,\n\tAIC3X_GPIO1_FUNC_BUTTON_IRQ\t\t= 12,\n\tAIC3X_GPIO1_FUNC_HEADSET_DETECT_IRQ\t= 13,\n\tAIC3X_GPIO1_FUNC_HEADSET_DETECT_OR_BUTTON_IRQ\t= 14,\n\tAIC3X_GPIO1_FUNC_ALL_IRQ\t\t= 16\n};\n\nenum {\n\tAIC3X_GPIO2_FUNC_DISABLED\t\t= 0,\n\tAIC3X_GPIO2_FUNC_HEADSET_DETECT_IRQ\t= 2,\n\tAIC3X_GPIO2_FUNC_INPUT\t\t\t= 3,\n\tAIC3X_GPIO2_FUNC_OUTPUT\t\t\t= 4,\n\tAIC3X_GPIO2_FUNC_DIGITAL_MIC_INPUT\t= 5,\n\tAIC3X_GPIO2_FUNC_AUDIO_BITCLK\t\t= 8,\n\tAIC3X_GPIO2_FUNC_HEADSET_DETECT_OR_BUTTON_IRQ = 9,\n\tAIC3X_GPIO2_FUNC_ALL_IRQ\t\t= 10,\n\tAIC3X_GPIO2_FUNC_SHORT_CIRCUIT_OR_AGC_IRQ = 11,\n\tAIC3X_GPIO2_FUNC_HEADSET_OR_BUTTON_PRESS_OR_SHORT_CIRCUIT_IRQ = 12,\n\tAIC3X_GPIO2_FUNC_SHORT_CIRCUIT_IRQ\t= 13,\n\tAIC3X_GPIO2_FUNC_AGC_NOISE_IRQ\t\t= 14,\n\tAIC3X_GPIO2_FUNC_BUTTON_PRESS_IRQ\t= 15\n};\n\nenum aic3x_micbias_voltage {\n\tAIC3X_MICBIAS_OFF = 0,\n\tAIC3X_MICBIAS_2_0V = 1,\n\tAIC3X_MICBIAS_2_5V = 2,\n\tAIC3X_MICBIAS_AVDDV = 3,\n};\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}