Aaftab M. 2008. OpenCL, parallel computing on GPU and CPU. In Proceedings of SigGraph.
Jung Ho Ahn , William J. Dally, Memory and control organizations of stream processors, Stanford University, Stanford, CA, 2007
Ariel, A., Fung, W. W. L., Turner, A., and Aamodt, T. M. Visualizing complex dynamics in many-core accelerator architectures. In Proceedings of the IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS). 164--174.
Bakhoda, A., Yuan, G. L., Fung, W. W. L., Wong, H., and Aamodt, T. M. 2009. Analyzing CUDA workloads using a detailed GPU simulator. In Proceedings of the IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS). 163--174.
Robert D. Blumofe , Charles E. Leiserson, Scheduling multithreaded computations by work stealing, Journal of the ACM (JACM), v.46 n.5, p.720-748, Sept. 1999[doi>10.1145/324133.324234]
Shuai Che , Michael Boyer , Jiayuan Meng , David Tarjan , Jeremy W. Sheaffer , Kevin Skadron, A performance study of general-purpose applications on graphics processors using CUDA, Journal of Parallel and Distributed Computing, v.68 n.10, p.1370-1380, October, 2008[doi>10.1016/j.jpdc.2008.05.014]
Shuai Che , Michael Boyer , Jiayuan Meng , David Tarjan , Jeremy W. Sheaffer , Sang-Ha Lee , Kevin Skadron, Rodinia: A benchmark suite for heterogeneous computing, Proceedings of the 2009 IEEE International Symposium on Workload Characterization (IISWC), p.44-54, October 04-06, 2009[doi>10.1109/IISWC.2009.5306797]
Conan, B. and Guy, K. 2008. A neural network on GPU. http://www.codeproject.com/KB/graphics/GPUNN. aspx.
Dehne, F. and Yogaratnam, K. 2010. Exploring the limits of GPU's with parallel graph algorithms. Computer Science Department, Carleton University, Ottawa, Canada.
Wilson W. L. Fung , Ivan Sham , George Yuan , Tor M. Aamodt, Dynamic Warp Formation and Scheduling for Efficient GPU Control Flow, Proceedings of the 40th Annual IEEE/ACM International Symposium on Microarchitecture, p.407-420, December 01-05, 2007[doi>10.1109/MICRO.2007.12]
Wilson W.  L. Fung , Tor M. Aamodt, Thread block compaction for efficient SIMT control flow, Proceedings of the 2011 IEEE 17th International Symposium on High Performance Computer Architecture, p.25-36, February 12-16, 2011
Pawan Harish , P. J. Narayanan, Accelerating large graph algorithms on the GPU using CUDA, Proceedings of the 14th international conference on High performance computing, December 18-21, 2007, Goa, India
Daniel Reiter Horn , Mike Houston , Pat Hanrahan, ClawHMMER: A Streaming HMMer-Search Implementatio, Proceedings of the 2005 ACM/IEEE conference on Supercomputing, p.11, November 12-18, 2005[doi>10.1109/SC.2005.18]
Sungpack Hong , Sang Kyun Kim , Tayo Oguntebi , Kunle Olukotun, Accelerating CUDA graph algorithms at maximum warp, Proceedings of the 16th ACM symposium on Principles and practice of parallel programming, February 12-16, 2011, San Antonio, TX, USA[doi>10.1145/1941553.1941590]
Sungpack Hong , Tayo Oguntebi , Kunle Olukotun, Efficient Parallel Graph Exploration on Multi-Core CPU and GPU, Proceedings of the 2011 International Conference on Parallel Architectures and Compilation Techniques, p.78-88, October 10-14, 2011[doi>10.1109/PACT.2011.14]
Ujval J. Kapasi , William J. Dally , Scott Rixner , Peter R. Mattson , John D. Owens , Brucek Khailany, Efficient conditional operations for data-parallel architectures, Proceedings of the 33rd annual ACM/IEEE international symposium on Microarchitecture, p.159-170, December 2000, Monterey, California, USA[doi>10.1145/360128.360145]
Karimi Neil, K., Dickson, G., and Hamze, F. 2010. A performance comparison of CUDA and OpenCL. British Columbia Canada.
Andrew Kerr , Gregory Diamos , Sudhakar Yalamanchili, A characterization and analysis of PTX kernels, Proceedings of the 2009 IEEE International Symposium on Workload Characterization (IISWC), p.3-12, October 04-06, 2009[doi>10.1109/IISWC.2009.5306801]
M. Lam, Software pipelining: an effective scheduling technique for VLIW machines, Proceedings of the ACM SIGPLAN 1988 conference on Programming Language design and Implementation, p.318-328, June 20-24, 1988, Atlanta, Georgia, USA[doi>10.1145/53990.54022]
Maxime, B. 2010. Ray tracing in CUDA. http://ercbench.ece.wisc.edu/index.php?option=com_content&view;= article&id;=59:ray-tracing&catid;=18:gpgpu&Itemid;=20.
Meng, J., Tarjan, D., and Skadron, K. 2010. Dynamic warp subdivision for integrated branch and memory divergence tolerance. Tech. rep. CS-2010-5, University of Virgina.
Michalakes, J. and Vachharajani, M. GPU acceleration of numerical weather prediction. IEEE International Symposium on Parallel and Distributed Processing. 1--7.
NVIDIA. 2009. CUDA C programming best practices guide. CUDA Toolkit 2.3.
NVIDIA CORPORATION. 2009. NVIDIA's next generation CUDA compute architecture.
Scott Rixner , William J. Dally , Ujval J. Kapasi , Peter Mattson , John D. Owens, Memory access scheduling, Proceedings of the 27th annual international symposium on Computer architecture, p.128-138, June 2000, Vancouver, British Columbia, Canada[doi>10.1145/339647.339668]
Schatz, M., Trapnell, C., Delcher, A., and Varshney, A. 2007. High-throughput sequence alignment using graphics processing units. BMC Bioinformatics 8, 1, 474.
Wong, H., Papadopoulou, M., Sadooghi-Alvandi, M., and Moshovos, A. 2010. Demystifying GPU microarchitecture through microbenchmarking. Department of Electrical and Computer Engineering, University of Toronto.
