
        Lattice Mapping Report File for Design Module 'ex03_top_lfsr'


Design Information
------------------

Command line:   map -a MachXO3LF -p LCMXO3LF-6900C -t CABGA256 -s 5 -oc
     Commercial Blatt03_impl1.ngd -o Blatt03_impl1_map.ncd -pr Blatt03_impl1.prf
     -mp Blatt03_impl1.mrp -lpf C:/Users/Flori/iCloudDrive/Uni/sose24/fpga/sheet
     s/blatt03/impl1/Blatt03_impl1_synplify.lpf -lpf
     C:/Users/Flori/iCloudDrive/Uni/sose24/fpga/sheets/blatt03/Blatt03.lpf -c 0
     -gui -msgset
     C:/Users/Flori/iCloudDrive/Uni/sose24/fpga/sheets/blatt03/promote.xml 
Target Vendor:  LATTICE
Target Device:  LCMXO3LF-6900CCABGA256
Target Performance:   5
Mapper:  xo3c00f,  version:  Diamond (64-bit) 3.13.0.56.2
Mapped on:  06/03/24  20:49:11

Design Summary
--------------

   Number of registers:      0 out of  7485 (0%)
      PFU registers:            0 out of  6864 (0%)
      PIO registers:            0 out of   621 (0%)
   Number of SLICEs:         1 out of  3432 (0%)
      SLICEs as Logic/ROM:      1 out of  3432 (0%)
      SLICEs as RAM:            0 out of  2574 (0%)
      SLICEs as Carry:          0 out of  3432 (0%)
   Number of LUT4s:          1 out of  6864 (0%)
      Number used as logic LUTs:          1
      Number used as distributed RAM:     0
      Number used as ripple logic:        0
      Number used as shift registers:     0
   Number of PIO sites used: 8 + 4(JTAG) out of 207 (6%)
   Number of block RAMs:  0 out of 26 (0%)
   Number of GSRs:        0 out of 1 (0%)
   EFB used :        No
   JTAG used :       No
   Readback used :   No
   Oscillator used : No
   Startup used :    No
   POR :             On
   Bandgap :         On
   Number of Power Controller:  0 out of 1 (0%)
   Number of Dynamic Bank Controller (BCINRD):  0 out of 6 (0%)
   Number of Dynamic Bank Controller (BCLVDSO):  0 out of 1 (0%)
   Number of DCCA:  0 out of 8 (0%)
   Number of DCMA:  0 out of 2 (0%)
   Number of PLLs:  0 out of 2 (0%)
   Number of DQSDLLs:  0 out of 2 (0%)
   Number of CLKDIVC:  0 out of 4 (0%)
   Number of ECLKSYNCA:  0 out of 4 (0%)
   Number of ECLKBRIDGECS:  0 out of 2 (0%)
   Notes:-
      1. Total number of LUT4s = (Number of logic LUT4s) + 2*(Number of
     distributed RAMs) + 2*(Number of ripple logic)
      2. Number of logic LUT4s does not include count of distributed RAM and
     ripple logic.
   Number of clocks:  0
   Number of Clock Enables:  0

                                    Page 1




Design:  ex03_top_lfsr                                 Date:  06/03/24  20:49:12

Design Summary (cont)
---------------------
   Number of LSRs:  0
   Number of nets driven by tri-state buffers:  0
   Top 10 highest fanout non-clock nets:
     Net VCC: 8 loads




   Number of warnings:  13
   Number of errors:    0
     

Design Errors/Warnings
----------------------

WARNING - map:
     C:/Users/Flori/iCloudDrive/Uni/sose24/fpga/sheets/blatt03/Blatt03.lpf(37):
     Semantic error in "FREQUENCY PORT "i_clk" 12.000000 MHz ;": "i_clk" matches
     no ports in the design.  This preference has been disabled.
WARNING - map:
     C:/Users/Flori/iCloudDrive/Uni/sose24/fpga/sheets/blatt03/Blatt03.lpf(28):
     Semantic error in "IOBUF PORT "i_sw_n[3]" PULLMODE=UP IO_TYPE=LVCMOS33 ;":
     Port "i_sw_n[3]" does not exist in the design. This preference has been
     disabled.
WARNING - map:
     C:/Users/Flori/iCloudDrive/Uni/sose24/fpga/sheets/blatt03/Blatt03.lpf(29):
     Semantic error in "IOBUF PORT "i_sw_n[0]" PULLMODE=UP IO_TYPE=LVCMOS33 ;":
     Port "i_sw_n[0]" does not exist in the design. This preference has been
     disabled.
WARNING - map:
     C:/Users/Flori/iCloudDrive/Uni/sose24/fpga/sheets/blatt03/Blatt03.lpf(30):
     Semantic error in "IOBUF PORT "i_sw_n[1]" PULLMODE=UP IO_TYPE=LVCMOS33 ;":
     Port "i_sw_n[1]" does not exist in the design. This preference has been
     disabled.
WARNING - map:
     C:/Users/Flori/iCloudDrive/Uni/sose24/fpga/sheets/blatt03/Blatt03.lpf(31):
     Semantic error in "IOBUF PORT "i_sw_n[2]" PULLMODE=UP IO_TYPE=LVCMOS33 ;":
     Port "i_sw_n[2]" does not exist in the design. This preference has been
     disabled.
WARNING - map:
     C:/Users/Flori/iCloudDrive/Uni/sose24/fpga/sheets/blatt03/Blatt03.lpf(34):
     Semantic error in "IOBUF PORT "i_reset_n" PULLMODE=UP IO_TYPE=LVCMOS33 ;":
     Port "i_reset_n" does not exist in the design. This preference has been
     disabled.
WARNING - map:
     C:/Users/Flori/iCloudDrive/Uni/sose24/fpga/sheets/blatt03/Blatt03.lpf(38):
     Semantic error in "IOBUF PORT "i_clk" PULLMODE=NONE IO_TYPE=LVCMOS33 ;":
     Port "i_clk" does not exist in the design. This preference has been
     disabled.
WARNING - map: IO buffer missing for top level port i_sw_n[3:0](3)...logic will
     be discarded.
WARNING - map: IO buffer missing for top level port i_sw_n[3:0](2)...logic will
     be discarded.
WARNING - map: IO buffer missing for top level port i_sw_n[3:0](1)...logic will
     be discarded.
WARNING - map: IO buffer missing for top level port i_sw_n[3:0](0)...logic will

                                    Page 2




Design:  ex03_top_lfsr                                 Date:  06/03/24  20:49:12

Design Errors/Warnings (cont)
-----------------------------
     be discarded.
WARNING - map: IO buffer missing for top level port i_clk...logic will be
     discarded.
WARNING - map: IO buffer missing for top level port i_reset_n...logic will be
     discarded.

IO (PIO) Attributes
-------------------

+---------------------+-----------+-----------+------------+
| IO Name             | Direction | Levelmode | IO         |
|                     |           |  IO_TYPE  | Register   |
+---------------------+-----------+-----------+------------+
| o_led_n[0]          | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| o_led_n[7]          | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| o_led_n[6]          | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| o_led_n[5]          | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| o_led_n[4]          | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| o_led_n[3]          | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| o_led_n[2]          | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| o_led_n[1]          | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+

Removed logic
-------------

Block GSR_INST undriven or does not drive anything - clipped.
Block GND_0 undriven or does not drive anything - clipped.

     

Run Time and Memory Usage
-------------------------

   Total CPU Time: 0 secs  
   Total REAL Time: 4 secs  
   Peak Memory Usage: 57 MB
        












                                    Page 3


Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
     Copyright (c) 1995 AT&T Corp.   All rights reserved.
     Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
     Copyright (c) 2001 Agere Systems   All rights reserved.
     Copyright (c) 2002-2023 Lattice Semiconductor Corporation,  All rights
     reserved.
