#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000023345f4ae20 .scope module, "doe_tb_verbose" "doe_tb_verbose" 2 4;
 .timescale -9 -9;
v0000023345fd3800_0 .net "alarm", 0 0, v0000023345fd48e0_0;  1 drivers
v0000023345fd38a0_0 .net "alarm_not_on", 0 0, L_0000023345f4bec0;  1 drivers
v0000023345fd3a80_0 .net "attempt_count", 3 0, v0000023345f464b0_0;  1 drivers
v0000023345fd3b20_0 .net "comp_out", 0 0, L_0000023345fe2680;  1 drivers
v0000023345fde540_0 .net "mode_out", 1 0, v0000023345f47a90_0;  1 drivers
v0000023345fde680_0 .net "out", 4 0, v0000023345f46910_0;  1 drivers
v0000023345fddd20_0 .net "q1_sp", 0 0, L_0000023345f4bd00;  1 drivers
v0000023345fdec20_0 .net "q1_ui", 0 0, L_0000023345f4bc90;  1 drivers
v0000023345fdecc0_0 .net "q2_sp", 0 0, L_0000023345f4c4e0;  1 drivers
v0000023345fde040_0 .net "q2_ui", 0 0, L_0000023345f4c710;  1 drivers
v0000023345fdd500_0 .net "q3_sp", 0 0, L_0000023345f4c550;  1 drivers
v0000023345fddb40_0 .net "q3_ui", 0 0, L_0000023345f4c470;  1 drivers
v0000023345fde9a0_0 .net "q4_sp", 0 0, v0000023345fd1720_0;  1 drivers
v0000023345fdd460_0 .net "q4_ui", 0 0, v0000023345fce420_0;  1 drivers
v0000023345fdddc0_0 .net "q5_sp", 0 0, v0000023345fd17c0_0;  1 drivers
v0000023345fdd8c0_0 .net "q5_ui", 0 0, v0000023345fcd520_0;  1 drivers
v0000023345fde0e0_0 .net "q6_sp", 0 0, v0000023345fd2300_0;  1 drivers
v0000023345fddaa0_0 .net "q6_ui", 0 0, v0000023345fcd5c0_0;  1 drivers
v0000023345fde180_0 .net "q7_sp", 0 0, v0000023345fd31c0_0;  1 drivers
v0000023345fdea40_0 .net "q7_ui", 0 0, v0000023345fce740_0;  1 drivers
v0000023345fde4a0_0 .net "qbar1_sp", 0 0, L_0000023345f4c390;  1 drivers
v0000023345fded60_0 .net "qbar1_ui", 0 0, L_0000023345f4c630;  1 drivers
v0000023345fde220_0 .net "qbar2_sp", 0 0, L_0000023345f4bde0;  1 drivers
v0000023345fdd0a0_0 .net "qbar2_ui", 0 0, L_0000023345f4c780;  1 drivers
v0000023345fdd960_0 .net "qbar3_sp", 0 0, L_0000023345f4c080;  1 drivers
v0000023345fdeae0_0 .net "qbar3_ui", 0 0, L_0000023345f4c7f0;  1 drivers
v0000023345fdde60_0 .net "qbar4_sp", 0 0, L_0000023345f4bbb0;  1 drivers
v0000023345fde5e0_0 .net "qbar4_ui", 0 0, L_0000023345f4bfa0;  1 drivers
v0000023345fde860_0 .net "qbar5_sp", 0 0, L_0000023345f4bc20;  1 drivers
v0000023345fdda00_0 .net "qbar5_ui", 0 0, L_0000023345f4c6a0;  1 drivers
v0000023345fdeb80_0 .net "qbar6_sp", 0 0, L_0000023345f4be50;  1 drivers
v0000023345fde900_0 .net "qbar6_ui", 0 0, L_0000023345f4c5c0;  1 drivers
v0000023345fdd1e0_0 .net "qbar7_sp", 0 0, L_0000023345f4c240;  1 drivers
v0000023345fde2c0_0 .net "qbar7_ui", 0 0, L_0000023345f4c0f0;  1 drivers
v0000023345fddbe0_0 .net "reg_out1", 3 0, v0000023345f2ab10_0;  1 drivers
v0000023345fdcec0_0 .net "reg_out2", 3 0, v0000023345f2be70_0;  1 drivers
v0000023345fdd3c0_0 .net "reg_out3", 3 0, v0000023345f128e0_0;  1 drivers
v0000023345fdd000_0 .net "reg_out4", 3 0, v0000023345fca7c0_0;  1 drivers
v0000023345fde720_0 .net "reg_out5", 3 0, v0000023345fca900_0;  1 drivers
v0000023345fdd320_0 .net "reg_out6", 3 0, v0000023345fc9a00_0;  1 drivers
v0000023345fde7c0_0 .net "reg_out7", 3 0, v0000023345fca360_0;  1 drivers
v0000023345fde360_0 .net "reg_out8", 3 0, v0000023345fc95a0_0;  1 drivers
v0000023345fdd280_0 .var "rst_alarm", 0 0;
v0000023345fdd780_0 .var "rst_attempts", 0 0;
v0000023345fddf00_0 .var "rst_sp", 0 0;
v0000023345fdd5a0_0 .var "rst_ui", 0 0;
v0000023345fde400_0 .net "seg_out", 6 0, v0000023345f478b0_0;  1 drivers
v0000023345fdcf60_0 .var "sel", 1 0;
v0000023345fdd140_0 .net "sp_reg_out1", 3 0, v0000023345fcc730_0;  1 drivers
v0000023345fddc80_0 .net "sp_reg_out2", 3 0, v0000023345fcc2d0_0;  1 drivers
v0000023345fdd640_0 .net "sp_reg_out3", 3 0, v0000023345fcc5f0_0;  1 drivers
v0000023345fdd6e0_0 .net "sp_reg_out4", 3 0, v0000023345fcb150_0;  1 drivers
v0000023345fdd820_0 .net "sp_reg_out5", 3 0, v0000023345fcc550_0;  1 drivers
v0000023345fddfa0_0 .net "sp_reg_out6", 3 0, v0000023345fcb0b0_0;  1 drivers
v0000023345fdffc0_0 .net "sp_reg_out7", 3 0, v0000023345fcb510_0;  1 drivers
v0000023345fdf7a0_0 .net "sp_reg_out8", 3 0, v0000023345fcb790_0;  1 drivers
v0000023345fe0560_0 .var "t", 0 0;
v0000023345fe0060_0 .net "unlocked", 0 0, L_0000023345f32cc0;  1 drivers
v0000023345fe15a0_0 .var "x", 9 0;
L_0000023345fe1960 .part v0000023345f46910_0, 4, 1;
L_0000023345fe1aa0 .part v0000023345f47a90_0, 0, 1;
L_0000023345fe1d20 .part v0000023345f46910_0, 0, 4;
L_0000023345fe1b40 .part v0000023345f46910_0, 0, 4;
L_0000023345fe1be0 .part v0000023345f46910_0, 0, 4;
L_0000023345fe2c20 .part v0000023345f46910_0, 0, 4;
L_0000023345fe2360 .part v0000023345f46910_0, 0, 4;
L_0000023345fe2400 .part v0000023345f46910_0, 0, 4;
L_0000023345fe1dc0 .part v0000023345f46910_0, 0, 4;
L_0000023345fe1e60 .part v0000023345f46910_0, 0, 4;
L_0000023345fe24a0 .part v0000023345f47a90_0, 1, 1;
L_0000023345fe2d60 .part v0000023345f46910_0, 0, 4;
L_0000023345fe2540 .part v0000023345f46910_0, 0, 4;
L_0000023345fe2220 .part v0000023345f46910_0, 0, 4;
L_0000023345fe1a00 .part v0000023345f46910_0, 0, 4;
L_0000023345fe16e0 .part v0000023345f46910_0, 0, 4;
L_0000023345fe25e0 .part v0000023345f46910_0, 0, 4;
L_0000023345fe1f00 .part v0000023345f46910_0, 0, 4;
L_0000023345fe2900 .part v0000023345f46910_0, 0, 4;
LS_0000023345fe27c0_0_0 .concat [ 4 4 4 4], v0000023345fc95a0_0, v0000023345fca360_0, v0000023345fc9a00_0, v0000023345fca900_0;
LS_0000023345fe27c0_0_4 .concat [ 4 4 4 4], v0000023345fca7c0_0, v0000023345f128e0_0, v0000023345f2be70_0, v0000023345f2ab10_0;
L_0000023345fe27c0 .concat [ 16 16 0 0], LS_0000023345fe27c0_0_0, LS_0000023345fe27c0_0_4;
LS_0000023345fe1fa0_0_0 .concat [ 4 4 4 4], v0000023345fcb790_0, v0000023345fcb510_0, v0000023345fcb0b0_0, v0000023345fcc550_0;
LS_0000023345fe1fa0_0_4 .concat [ 4 4 4 4], v0000023345fcb150_0, v0000023345fcc5f0_0, v0000023345fcc2d0_0, v0000023345fcc730_0;
L_0000023345fe1fa0 .concat [ 16 16 0 0], LS_0000023345fe1fa0_0_0, LS_0000023345fe1fa0_0_4;
L_0000023345fe2040 .part v0000023345f464b0_0, 0, 1;
L_0000023345fe1820 .part v0000023345f464b0_0, 2, 1;
L_0000023345fe2cc0 .part v0000023345fdcf60_0, 1, 1;
S_0000023345f4a970 .scope module, "attempts" "attempt_bcd_counter" 2 50, 3 159 0, S_0000023345f4ae20;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "reset";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 4 "count";
v0000023345f47d10_0 .net "clk", 0 0, L_0000023345f4c0f0;  alias, 1 drivers
v0000023345f464b0_0 .var "count", 3 0;
v0000023345f47810_0 .net "reset", 0 0, v0000023345fdd780_0;  1 drivers
E_0000023345f5d5e0 .event posedge, v0000023345f47d10_0;
S_0000023345f4ab00 .scope module, "comp_circ" "eq_32_bit_comparator" 2 46, 3 152 0, S_0000023345f4ae20;
 .timescale -9 -9;
    .port_info 0 /INPUT 32 "in_1";
    .port_info 1 /INPUT 32 "in_2";
    .port_info 2 /OUTPUT 1 "eq";
v0000023345f465f0_0 .net "eq", 0 0, L_0000023345fe2680;  alias, 1 drivers
v0000023345f46730_0 .net "in_1", 31 0, L_0000023345fe27c0;  1 drivers
v0000023345f47310_0 .net "in_2", 31 0, L_0000023345fe1fa0;  1 drivers
L_0000023345fe2680 .cmp/eq 32, L_0000023345fe27c0, L_0000023345fe1fa0;
S_0000023345f4b460 .scope module, "display_circ" "bcd_to_7seg" 2 54, 3 200 0, S_0000023345f4ae20;
 .timescale -9 -9;
    .port_info 0 /INPUT 5 "bcd";
    .port_info 1 /OUTPUT 7 "seg";
v0000023345f46ff0_0 .net "bcd", 4 0, v0000023345f46910_0;  alias, 1 drivers
v0000023345f478b0_0 .var "seg", 6 0;
E_0000023345f5d2e0 .event anyedge, v0000023345f46ff0_0;
S_0000023345f4ac90 .scope module, "dmx" "demux1_2" 2 28, 3 24 0, S_0000023345f4ae20;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 2 "Mode_out";
    .port_info 1 /INPUT 1 "Press_in";
    .port_info 2 /INPUT 2 "select";
v0000023345f47a90_0 .var "Mode_out", 1 0;
v0000023345f47db0_0 .net "Press_in", 0 0, L_0000023345fe1960;  1 drivers
v0000023345f47e50_0 .net "select", 1 0, v0000023345fdcf60_0;  1 drivers
E_0000023345f5d8a0 .event anyedge, v0000023345f47e50_0, v0000023345f47db0_0;
S_0000023345f4afb0 .scope module, "enc" "input_encoder" 2 26, 3 2 0, S_0000023345f4ae20;
 .timescale -9 -9;
    .port_info 0 /INPUT 10 "D_in";
    .port_info 1 /OUTPUT 5 "BCD_out";
v0000023345f46910_0 .var "BCD_out", 4 0;
v0000023345f46cd0_0 .net "D_in", 9 0, v0000023345fe15a0_0;  1 drivers
E_0000023345f5d620 .event anyedge, v0000023345f46cd0_0;
S_0000023345f4b2d0 .scope module, "input_array_1" "shift_reg_array_upscaled" 2 34, 3 136 0, S_0000023345f4ae20;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk1";
    .port_info 1 /INPUT 1 "clk2";
    .port_info 2 /INPUT 1 "clk3";
    .port_info 3 /INPUT 1 "clk4";
    .port_info 4 /INPUT 1 "clk5";
    .port_info 5 /INPUT 1 "clk6";
    .port_info 6 /INPUT 1 "clk7";
    .port_info 7 /INPUT 1 "clk8";
    .port_info 8 /INPUT 1 "clear";
    .port_info 9 /INPUT 4 "reg_in1";
    .port_info 10 /INPUT 4 "reg_in2";
    .port_info 11 /INPUT 4 "reg_in3";
    .port_info 12 /INPUT 4 "reg_in4";
    .port_info 13 /INPUT 4 "reg_in5";
    .port_info 14 /INPUT 4 "reg_in6";
    .port_info 15 /INPUT 4 "reg_in7";
    .port_info 16 /INPUT 4 "reg_in8";
    .port_info 17 /INPUT 2 "reg_mode";
    .port_info 18 /OUTPUT 4 "reg_out1";
    .port_info 19 /OUTPUT 4 "reg_out2";
    .port_info 20 /OUTPUT 4 "reg_out3";
    .port_info 21 /OUTPUT 4 "reg_out4";
    .port_info 22 /OUTPUT 4 "reg_out5";
    .port_info 23 /OUTPUT 4 "reg_out6";
    .port_info 24 /OUTPUT 4 "reg_out7";
    .port_info 25 /OUTPUT 4 "reg_out8";
v0000023345fca720_0 .net "clear", 0 0, v0000023345fdd5a0_0;  1 drivers
v0000023345fca400_0 .net "clk1", 0 0, v0000023345fce420_0;  alias, 1 drivers
v0000023345fca540_0 .net "clk2", 0 0, v0000023345fcd5c0_0;  alias, 1 drivers
v0000023345fc9d20_0 .net "clk3", 0 0, v0000023345fcd520_0;  alias, 1 drivers
v0000023345fc9be0_0 .net "clk4", 0 0, v0000023345fce740_0;  alias, 1 drivers
v0000023345fcaa40_0 .net "clk5", 0 0, L_0000023345f4bfa0;  alias, 1 drivers
v0000023345fc9640_0 .net "clk6", 0 0, L_0000023345f4c5c0;  alias, 1 drivers
v0000023345fca040_0 .net "clk7", 0 0, L_0000023345f4c6a0;  alias, 1 drivers
v0000023345fc98c0_0 .net "clk8", 0 0, L_0000023345f4c0f0;  alias, 1 drivers
v0000023345fc96e0_0 .net "reg_in1", 3 0, L_0000023345fe1d20;  1 drivers
v0000023345fc9000_0 .net "reg_in2", 3 0, L_0000023345fe1b40;  1 drivers
v0000023345fc8c40_0 .net "reg_in3", 3 0, L_0000023345fe1be0;  1 drivers
v0000023345fca860_0 .net "reg_in4", 3 0, L_0000023345fe2c20;  1 drivers
v0000023345fc9e60_0 .net "reg_in5", 3 0, L_0000023345fe2360;  1 drivers
v0000023345fca5e0_0 .net "reg_in6", 3 0, L_0000023345fe2400;  1 drivers
v0000023345fc9f00_0 .net "reg_in7", 3 0, L_0000023345fe1dc0;  1 drivers
v0000023345fca680_0 .net "reg_in8", 3 0, L_0000023345fe1e60;  1 drivers
L_0000023345feeec8 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0000023345fc9fa0_0 .net "reg_mode", 1 0, L_0000023345feeec8;  1 drivers
v0000023345fc9780_0 .net "reg_out1", 3 0, v0000023345f2ab10_0;  alias, 1 drivers
v0000023345fcaae0_0 .net "reg_out2", 3 0, v0000023345f2be70_0;  alias, 1 drivers
v0000023345fc8ce0_0 .net "reg_out3", 3 0, v0000023345f128e0_0;  alias, 1 drivers
v0000023345fc9960_0 .net "reg_out4", 3 0, v0000023345fca7c0_0;  alias, 1 drivers
v0000023345fc8d80_0 .net "reg_out5", 3 0, v0000023345fca900_0;  alias, 1 drivers
v0000023345fc8ec0_0 .net "reg_out6", 3 0, v0000023345fc9a00_0;  alias, 1 drivers
v0000023345fc9140_0 .net "reg_out7", 3 0, v0000023345fca360_0;  alias, 1 drivers
v0000023345fc91e0_0 .net "reg_out8", 3 0, v0000023345fc95a0_0;  alias, 1 drivers
S_0000023345f4b5f0 .scope module, "reg1" "univ_shift_reg" 3 140, 3 97 0, S_0000023345f4b2d0;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 4 "reg_out";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 2 "reg_mode";
    .port_info 4 /INPUT 4 "reg_in";
v0000023345f46d70_0 .net "clock", 0 0, v0000023345fce420_0;  alias, 1 drivers
v0000023345f47090_0 .net "reg_in", 3 0, L_0000023345fe1d20;  alias, 1 drivers
v0000023345f471d0_0 .net "reg_mode", 1 0, L_0000023345feeec8;  alias, 1 drivers
v0000023345f2ab10_0 .var "reg_out", 3 0;
v0000023345f2b790_0 .net "reset", 0 0, v0000023345fdd5a0_0;  alias, 1 drivers
E_0000023345f5cde0 .event posedge, v0000023345f46d70_0;
E_0000023345f5cbe0 .event anyedge, v0000023345f2b790_0;
S_0000023345fc8850 .scope module, "reg2" "univ_shift_reg" 3 141, 3 97 0, S_0000023345f4b2d0;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 4 "reg_out";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 2 "reg_mode";
    .port_info 4 /INPUT 4 "reg_in";
v0000023345f2bd30_0 .net "clock", 0 0, v0000023345fcd5c0_0;  alias, 1 drivers
v0000023345f2b970_0 .net "reg_in", 3 0, L_0000023345fe1b40;  alias, 1 drivers
v0000023345f2bb50_0 .net "reg_mode", 1 0, L_0000023345feeec8;  alias, 1 drivers
v0000023345f2be70_0 .var "reg_out", 3 0;
v0000023345f2bf10_0 .net "reset", 0 0, v0000023345fdd5a0_0;  alias, 1 drivers
E_0000023345f5d320 .event posedge, v0000023345f2bd30_0;
S_0000023345fc7ef0 .scope module, "reg3" "univ_shift_reg" 3 142, 3 97 0, S_0000023345f4b2d0;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 4 "reg_out";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 2 "reg_mode";
    .port_info 4 /INPUT 4 "reg_in";
v0000023345f2aed0_0 .net "clock", 0 0, v0000023345fcd520_0;  alias, 1 drivers
v0000023345f127a0_0 .net "reg_in", 3 0, L_0000023345fe1be0;  alias, 1 drivers
v0000023345f12660_0 .net "reg_mode", 1 0, L_0000023345feeec8;  alias, 1 drivers
v0000023345f128e0_0 .var "reg_out", 3 0;
v0000023345f12b60_0 .net "reset", 0 0, v0000023345fdd5a0_0;  alias, 1 drivers
E_0000023345f5d560 .event posedge, v0000023345f2aed0_0;
S_0000023345fc89e0 .scope module, "reg4" "univ_shift_reg" 3 143, 3 97 0, S_0000023345f4b2d0;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 4 "reg_out";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 2 "reg_mode";
    .port_info 4 /INPUT 4 "reg_in";
v0000023345f12ca0_0 .net "clock", 0 0, v0000023345fce740_0;  alias, 1 drivers
v0000023345f125c0_0 .net "reg_in", 3 0, L_0000023345fe2c20;  alias, 1 drivers
v0000023345f122a0_0 .net "reg_mode", 1 0, L_0000023345feeec8;  alias, 1 drivers
v0000023345fca7c0_0 .var "reg_out", 3 0;
v0000023345fc9aa0_0 .net "reset", 0 0, v0000023345fdd5a0_0;  alias, 1 drivers
E_0000023345f5d6a0 .event posedge, v0000023345f12ca0_0;
S_0000023345fc8530 .scope module, "reg5" "univ_shift_reg" 3 144, 3 97 0, S_0000023345f4b2d0;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 4 "reg_out";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 2 "reg_mode";
    .port_info 4 /INPUT 4 "reg_in";
v0000023345fc93c0_0 .net "clock", 0 0, L_0000023345f4bfa0;  alias, 1 drivers
v0000023345fca180_0 .net "reg_in", 3 0, L_0000023345fe2360;  alias, 1 drivers
v0000023345fc9c80_0 .net "reg_mode", 1 0, L_0000023345feeec8;  alias, 1 drivers
v0000023345fca900_0 .var "reg_out", 3 0;
v0000023345fc9460_0 .net "reset", 0 0, v0000023345fdd5a0_0;  alias, 1 drivers
E_0000023345f5d3e0 .event posedge, v0000023345fc93c0_0;
S_0000023345fc8080 .scope module, "reg6" "univ_shift_reg" 3 145, 3 97 0, S_0000023345f4b2d0;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 4 "reg_out";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 2 "reg_mode";
    .port_info 4 /INPUT 4 "reg_in";
v0000023345fca9a0_0 .net "clock", 0 0, L_0000023345f4c5c0;  alias, 1 drivers
v0000023345fc90a0_0 .net "reg_in", 3 0, L_0000023345fe2400;  alias, 1 drivers
v0000023345fc8f60_0 .net "reg_mode", 1 0, L_0000023345feeec8;  alias, 1 drivers
v0000023345fc9a00_0 .var "reg_out", 3 0;
v0000023345fca0e0_0 .net "reset", 0 0, v0000023345fdd5a0_0;  alias, 1 drivers
E_0000023345f5d6e0 .event posedge, v0000023345fca9a0_0;
S_0000023345fc8210 .scope module, "reg7" "univ_shift_reg" 3 146, 3 97 0, S_0000023345f4b2d0;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 4 "reg_out";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 2 "reg_mode";
    .port_info 4 /INPUT 4 "reg_in";
v0000023345fca220_0 .net "clock", 0 0, L_0000023345f4c6a0;  alias, 1 drivers
v0000023345fc9b40_0 .net "reg_in", 3 0, L_0000023345fe1dc0;  alias, 1 drivers
v0000023345fca4a0_0 .net "reg_mode", 1 0, L_0000023345feeec8;  alias, 1 drivers
v0000023345fca360_0 .var "reg_out", 3 0;
v0000023345fc9820_0 .net "reset", 0 0, v0000023345fdd5a0_0;  alias, 1 drivers
E_0000023345f5cea0 .event posedge, v0000023345fca220_0;
S_0000023345fc6c30 .scope module, "reg8" "univ_shift_reg" 3 147, 3 97 0, S_0000023345f4b2d0;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 4 "reg_out";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 2 "reg_mode";
    .port_info 4 /INPUT 4 "reg_in";
v0000023345fca2c0_0 .net "clock", 0 0, L_0000023345f4c0f0;  alias, 1 drivers
v0000023345fc9500_0 .net "reg_in", 3 0, L_0000023345fe1e60;  alias, 1 drivers
v0000023345fc9dc0_0 .net "reg_mode", 1 0, L_0000023345feeec8;  alias, 1 drivers
v0000023345fc95a0_0 .var "reg_out", 3 0;
v0000023345fc8e20_0 .net "reset", 0 0, v0000023345fdd5a0_0;  alias, 1 drivers
S_0000023345fc7720 .scope module, "input_array_2" "shift_reg_array_upscaled" 2 42, 3 136 0, S_0000023345f4ae20;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk1";
    .port_info 1 /INPUT 1 "clk2";
    .port_info 2 /INPUT 1 "clk3";
    .port_info 3 /INPUT 1 "clk4";
    .port_info 4 /INPUT 1 "clk5";
    .port_info 5 /INPUT 1 "clk6";
    .port_info 6 /INPUT 1 "clk7";
    .port_info 7 /INPUT 1 "clk8";
    .port_info 8 /INPUT 1 "clear";
    .port_info 9 /INPUT 4 "reg_in1";
    .port_info 10 /INPUT 4 "reg_in2";
    .port_info 11 /INPUT 4 "reg_in3";
    .port_info 12 /INPUT 4 "reg_in4";
    .port_info 13 /INPUT 4 "reg_in5";
    .port_info 14 /INPUT 4 "reg_in6";
    .port_info 15 /INPUT 4 "reg_in7";
    .port_info 16 /INPUT 4 "reg_in8";
    .port_info 17 /INPUT 2 "reg_mode";
    .port_info 18 /OUTPUT 4 "reg_out1";
    .port_info 19 /OUTPUT 4 "reg_out2";
    .port_info 20 /OUTPUT 4 "reg_out3";
    .port_info 21 /OUTPUT 4 "reg_out4";
    .port_info 22 /OUTPUT 4 "reg_out5";
    .port_info 23 /OUTPUT 4 "reg_out6";
    .port_info 24 /OUTPUT 4 "reg_out7";
    .port_info 25 /OUTPUT 4 "reg_out8";
v0000023345fcb8d0_0 .net "clear", 0 0, v0000023345fddf00_0;  1 drivers
v0000023345fcc230_0 .net "clk1", 0 0, v0000023345fd1720_0;  alias, 1 drivers
v0000023345fcc9b0_0 .net "clk2", 0 0, v0000023345fd2300_0;  alias, 1 drivers
v0000023345fcbdd0_0 .net "clk3", 0 0, v0000023345fd17c0_0;  alias, 1 drivers
v0000023345fcbe70_0 .net "clk4", 0 0, v0000023345fd31c0_0;  alias, 1 drivers
v0000023345fcc0f0_0 .net "clk5", 0 0, L_0000023345f4bbb0;  alias, 1 drivers
v0000023345fcc190_0 .net "clk6", 0 0, L_0000023345f4be50;  alias, 1 drivers
v0000023345fcc370_0 .net "clk7", 0 0, L_0000023345f4bc20;  alias, 1 drivers
v0000023345fcca50_0 .net "clk8", 0 0, L_0000023345f4c240;  alias, 1 drivers
v0000023345fcc4b0_0 .net "reg_in1", 3 0, L_0000023345fe2d60;  1 drivers
v0000023345fccaf0_0 .net "reg_in2", 3 0, L_0000023345fe2540;  1 drivers
v0000023345fcacf0_0 .net "reg_in3", 3 0, L_0000023345fe2220;  1 drivers
v0000023345fcce40_0 .net "reg_in4", 3 0, L_0000023345fe1a00;  1 drivers
v0000023345fcdde0_0 .net "reg_in5", 3 0, L_0000023345fe16e0;  1 drivers
v0000023345fccd00_0 .net "reg_in6", 3 0, L_0000023345fe25e0;  1 drivers
v0000023345fceb00_0 .net "reg_in7", 3 0, L_0000023345fe1f00;  1 drivers
v0000023345fcd3e0_0 .net "reg_in8", 3 0, L_0000023345fe2900;  1 drivers
L_0000023345feef10 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0000023345fce2e0_0 .net "reg_mode", 1 0, L_0000023345feef10;  1 drivers
v0000023345fcd0c0_0 .net "reg_out1", 3 0, v0000023345fcc730_0;  alias, 1 drivers
v0000023345fce600_0 .net "reg_out2", 3 0, v0000023345fcc2d0_0;  alias, 1 drivers
v0000023345fce920_0 .net "reg_out3", 3 0, v0000023345fcc5f0_0;  alias, 1 drivers
v0000023345fccc60_0 .net "reg_out4", 3 0, v0000023345fcb150_0;  alias, 1 drivers
v0000023345fce060_0 .net "reg_out5", 3 0, v0000023345fcc550_0;  alias, 1 drivers
v0000023345fccf80_0 .net "reg_out6", 3 0, v0000023345fcb0b0_0;  alias, 1 drivers
v0000023345fcd660_0 .net "reg_out7", 3 0, v0000023345fcb510_0;  alias, 1 drivers
v0000023345fcdf20_0 .net "reg_out8", 3 0, v0000023345fcb790_0;  alias, 1 drivers
S_0000023345fc7bd0 .scope module, "reg1" "univ_shift_reg" 3 140, 3 97 0, S_0000023345fc7720;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 4 "reg_out";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 2 "reg_mode";
    .port_info 4 /INPUT 4 "reg_in";
v0000023345fc9280_0 .net "clock", 0 0, v0000023345fd1720_0;  alias, 1 drivers
v0000023345fc9320_0 .net "reg_in", 3 0, L_0000023345fe2d60;  alias, 1 drivers
v0000023345fcb290_0 .net "reg_mode", 1 0, L_0000023345feef10;  alias, 1 drivers
v0000023345fcc730_0 .var "reg_out", 3 0;
v0000023345fcbbf0_0 .net "reset", 0 0, v0000023345fddf00_0;  alias, 1 drivers
E_0000023345f5d4a0 .event posedge, v0000023345fc9280_0;
E_0000023345f5d8e0 .event anyedge, v0000023345fcbbf0_0;
S_0000023345fc7d60 .scope module, "reg2" "univ_shift_reg" 3 141, 3 97 0, S_0000023345fc7720;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 4 "reg_out";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 2 "reg_mode";
    .port_info 4 /INPUT 4 "reg_in";
v0000023345fcb1f0_0 .net "clock", 0 0, v0000023345fd2300_0;  alias, 1 drivers
v0000023345fcae30_0 .net "reg_in", 3 0, L_0000023345fe2540;  alias, 1 drivers
v0000023345fcc7d0_0 .net "reg_mode", 1 0, L_0000023345feef10;  alias, 1 drivers
v0000023345fcc2d0_0 .var "reg_out", 3 0;
v0000023345fcc910_0 .net "reset", 0 0, v0000023345fddf00_0;  alias, 1 drivers
E_0000023345f5d760 .event posedge, v0000023345fcb1f0_0;
S_0000023345fc83a0 .scope module, "reg3" "univ_shift_reg" 3 142, 3 97 0, S_0000023345fc7720;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 4 "reg_out";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 2 "reg_mode";
    .port_info 4 /INPUT 4 "reg_in";
v0000023345fcb330_0 .net "clock", 0 0, v0000023345fd17c0_0;  alias, 1 drivers
v0000023345fcb3d0_0 .net "reg_in", 3 0, L_0000023345fe2220;  alias, 1 drivers
v0000023345fcb650_0 .net "reg_mode", 1 0, L_0000023345feef10;  alias, 1 drivers
v0000023345fcc5f0_0 .var "reg_out", 3 0;
v0000023345fcad90_0 .net "reset", 0 0, v0000023345fddf00_0;  alias, 1 drivers
E_0000023345f5cee0 .event posedge, v0000023345fcb330_0;
S_0000023345fc6f50 .scope module, "reg4" "univ_shift_reg" 3 143, 3 97 0, S_0000023345fc7720;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 4 "reg_out";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 2 "reg_mode";
    .port_info 4 /INPUT 4 "reg_in";
v0000023345fcbc90_0 .net "clock", 0 0, v0000023345fd31c0_0;  alias, 1 drivers
v0000023345fcb470_0 .net "reg_in", 3 0, L_0000023345fe1a00;  alias, 1 drivers
v0000023345fcaed0_0 .net "reg_mode", 1 0, L_0000023345feef10;  alias, 1 drivers
v0000023345fcb150_0 .var "reg_out", 3 0;
v0000023345fcbd30_0 .net "reset", 0 0, v0000023345fddf00_0;  alias, 1 drivers
E_0000023345f5d160 .event posedge, v0000023345fcbc90_0;
S_0000023345fc70e0 .scope module, "reg5" "univ_shift_reg" 3 144, 3 97 0, S_0000023345fc7720;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 4 "reg_out";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 2 "reg_mode";
    .port_info 4 /INPUT 4 "reg_in";
v0000023345fcbab0_0 .net "clock", 0 0, L_0000023345f4bbb0;  alias, 1 drivers
v0000023345fcaf70_0 .net "reg_in", 3 0, L_0000023345fe16e0;  alias, 1 drivers
v0000023345fcc050_0 .net "reg_mode", 1 0, L_0000023345feef10;  alias, 1 drivers
v0000023345fcc550_0 .var "reg_out", 3 0;
v0000023345fcbb50_0 .net "reset", 0 0, v0000023345fddf00_0;  alias, 1 drivers
E_0000023345f5d960 .event posedge, v0000023345fcbab0_0;
S_0000023345fc86c0 .scope module, "reg6" "univ_shift_reg" 3 145, 3 97 0, S_0000023345fc7720;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 4 "reg_out";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 2 "reg_mode";
    .port_info 4 /INPUT 4 "reg_in";
v0000023345fcb970_0 .net "clock", 0 0, L_0000023345f4be50;  alias, 1 drivers
v0000023345fcb010_0 .net "reg_in", 3 0, L_0000023345fe25e0;  alias, 1 drivers
v0000023345fcb830_0 .net "reg_mode", 1 0, L_0000023345feef10;  alias, 1 drivers
v0000023345fcb0b0_0 .var "reg_out", 3 0;
v0000023345fcc690_0 .net "reset", 0 0, v0000023345fddf00_0;  alias, 1 drivers
E_0000023345f5d4e0 .event posedge, v0000023345fcb970_0;
S_0000023345fc6dc0 .scope module, "reg7" "univ_shift_reg" 3 146, 3 97 0, S_0000023345fc7720;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 4 "reg_out";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 2 "reg_mode";
    .port_info 4 /INPUT 4 "reg_in";
v0000023345fcbf10_0 .net "clock", 0 0, L_0000023345f4bc20;  alias, 1 drivers
v0000023345fcba10_0 .net "reg_in", 3 0, L_0000023345fe1f00;  alias, 1 drivers
v0000023345fcbfb0_0 .net "reg_mode", 1 0, L_0000023345feef10;  alias, 1 drivers
v0000023345fcb510_0 .var "reg_out", 3 0;
v0000023345fcc410_0 .net "reset", 0 0, v0000023345fddf00_0;  alias, 1 drivers
E_0000023345f5d5a0 .event posedge, v0000023345fcbf10_0;
S_0000023345fc7270 .scope module, "reg8" "univ_shift_reg" 3 147, 3 97 0, S_0000023345fc7720;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 4 "reg_out";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 2 "reg_mode";
    .port_info 4 /INPUT 4 "reg_in";
v0000023345fcb5b0_0 .net "clock", 0 0, L_0000023345f4c240;  alias, 1 drivers
v0000023345fcc870_0 .net "reg_in", 3 0, L_0000023345fe2900;  alias, 1 drivers
v0000023345fcb6f0_0 .net "reg_mode", 1 0, L_0000023345feef10;  alias, 1 drivers
v0000023345fcb790_0 .var "reg_out", 3 0;
v0000023345fcac50_0 .net "reset", 0 0, v0000023345fddf00_0;  alias, 1 drivers
E_0000023345f5ce20 .event posedge, v0000023345fcb5b0_0;
S_0000023345fc7400 .scope module, "input_t_ff_1" "t_ff_circuit_upscaled" 2 30, 3 74 0, S_0000023345f4ae20;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 1 "q1";
    .port_info 1 /OUTPUT 1 "q2";
    .port_info 2 /OUTPUT 1 "q3";
    .port_info 3 /OUTPUT 1 "q4";
    .port_info 4 /OUTPUT 1 "q5";
    .port_info 5 /OUTPUT 1 "q6";
    .port_info 6 /OUTPUT 1 "q7";
    .port_info 7 /OUTPUT 1 "qbar1";
    .port_info 8 /OUTPUT 1 "qbar2";
    .port_info 9 /OUTPUT 1 "qbar3";
    .port_info 10 /OUTPUT 1 "qbar4";
    .port_info 11 /OUTPUT 1 "qbar5";
    .port_info 12 /OUTPUT 1 "qbar6";
    .port_info 13 /OUTPUT 1 "qbar7";
    .port_info 14 /INPUT 1 "clk";
    .port_info 15 /INPUT 1 "rst";
    .port_info 16 /INPUT 1 "t";
L_0000023345f4bc90 .functor BUFZ 1, v0000023345fcda20_0, C4<0>, C4<0>, C4<0>;
L_0000023345f4c630 .functor BUFZ 1, L_0000023345f4bb40, C4<0>, C4<0>, C4<0>;
L_0000023345f4c710 .functor BUFZ 1, v0000023345fccda0_0, C4<0>, C4<0>, C4<0>;
L_0000023345f4c780 .functor BUFZ 1, L_0000023345f4b980, C4<0>, C4<0>, C4<0>;
L_0000023345f4c470 .functor BUFZ 1, v0000023345fcd020_0, C4<0>, C4<0>, C4<0>;
L_0000023345f4c7f0 .functor BUFZ 1, L_0000023345f4c400, C4<0>, C4<0>, C4<0>;
v0000023345fcea60_0 .net "clk", 0 0, L_0000023345fe1aa0;  1 drivers
v0000023345fd1680_0 .net "q1", 0 0, L_0000023345f4bc90;  alias, 1 drivers
v0000023345fd2a80_0 .net "q2", 0 0, L_0000023345f4c710;  alias, 1 drivers
v0000023345fd0e60_0 .net "q3", 0 0, L_0000023345f4c470;  alias, 1 drivers
v0000023345fd14a0_0 .net "q4", 0 0, v0000023345fce420_0;  alias, 1 drivers
v0000023345fd1860_0 .net "q5", 0 0, v0000023345fcd520_0;  alias, 1 drivers
v0000023345fd2760_0 .net "q6", 0 0, v0000023345fcd5c0_0;  alias, 1 drivers
v0000023345fd2080_0 .net "q7", 0 0, v0000023345fce740_0;  alias, 1 drivers
v0000023345fd1c20_0 .net "qbar1", 0 0, L_0000023345f4c630;  alias, 1 drivers
v0000023345fd1220_0 .net "qbar2", 0 0, L_0000023345f4c780;  alias, 1 drivers
v0000023345fd2940_0 .net "qbar3", 0 0, L_0000023345f4c7f0;  alias, 1 drivers
v0000023345fd0dc0_0 .net "qbar4", 0 0, L_0000023345f4bfa0;  alias, 1 drivers
v0000023345fd1f40_0 .net "qbar5", 0 0, L_0000023345f4c6a0;  alias, 1 drivers
v0000023345fd26c0_0 .net "qbar6", 0 0, L_0000023345f4c5c0;  alias, 1 drivers
v0000023345fd1180_0 .net "qbar7", 0 0, L_0000023345f4c0f0;  alias, 1 drivers
v0000023345fd0fa0_0 .net "rst", 0 0, v0000023345fdd5a0_0;  alias, 1 drivers
v0000023345fd1cc0_0 .net "t", 0 0, v0000023345fe0560_0;  1 drivers
v0000023345fd1900_0 .net "t1_q", 0 0, v0000023345fcda20_0;  1 drivers
v0000023345fd2440_0 .net "t1_qbar", 0 0, L_0000023345f4bb40;  1 drivers
v0000023345fd19a0_0 .net "t2_q", 0 0, v0000023345fccda0_0;  1 drivers
v0000023345fd2620_0 .net "t2_qbar", 0 0, L_0000023345f4b980;  1 drivers
v0000023345fd29e0_0 .net "t3_q", 0 0, v0000023345fcd020_0;  1 drivers
v0000023345fd1e00_0 .net "t3_qbar", 0 0, L_0000023345f4c400;  1 drivers
S_0000023345fc7590 .scope module, "t1" "t_ff" 3 79, 3 38 0, S_0000023345fc7400;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /OUTPUT 1 "qbar";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "rst";
    .port_info 4 /INPUT 1 "t";
L_0000023345f4bb40 .functor NOT 1, v0000023345fcda20_0, C4<0>, C4<0>, C4<0>;
v0000023345fce240_0 .net "clk", 0 0, L_0000023345fe1aa0;  alias, 1 drivers
v0000023345fcda20_0 .var "q", 0 0;
v0000023345fcdca0_0 .net "qbar", 0 0, L_0000023345f4bb40;  alias, 1 drivers
v0000023345fce7e0_0 .net "rst", 0 0, v0000023345fdd5a0_0;  alias, 1 drivers
v0000023345fcdc00_0 .net "t", 0 0, v0000023345fe0560_0;  alias, 1 drivers
E_0000023345f5d860 .event negedge, v0000023345fce240_0;
E_0000023345f5d7a0 .event posedge, v0000023345fce240_0;
S_0000023345fc78b0 .scope module, "t2" "t_ff" 3 80, 3 38 0, S_0000023345fc7400;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /OUTPUT 1 "qbar";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "rst";
    .port_info 4 /INPUT 1 "t";
L_0000023345f4b980 .functor NOT 1, v0000023345fccda0_0, C4<0>, C4<0>, C4<0>;
v0000023345fcdfc0_0 .net "clk", 0 0, v0000023345fcda20_0;  alias, 1 drivers
v0000023345fccda0_0 .var "q", 0 0;
v0000023345fce1a0_0 .net "qbar", 0 0, L_0000023345f4b980;  alias, 1 drivers
v0000023345fce100_0 .net "rst", 0 0, v0000023345fdd5a0_0;  alias, 1 drivers
v0000023345fce380_0 .net "t", 0 0, v0000023345fe0560_0;  alias, 1 drivers
E_0000023345f5d1a0 .event negedge, v0000023345fcda20_0;
E_0000023345f5d820 .event posedge, v0000023345fcda20_0;
S_0000023345fc7a40 .scope module, "t3" "t_ff" 3 81, 3 38 0, S_0000023345fc7400;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /OUTPUT 1 "qbar";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "rst";
    .port_info 4 /INPUT 1 "t";
L_0000023345f4c400 .functor NOT 1, v0000023345fcd020_0, C4<0>, C4<0>, C4<0>;
v0000023345fcdd40_0 .net "clk", 0 0, L_0000023345f4bb40;  alias, 1 drivers
v0000023345fcd020_0 .var "q", 0 0;
v0000023345fcd200_0 .net "qbar", 0 0, L_0000023345f4c400;  alias, 1 drivers
v0000023345fcd700_0 .net "rst", 0 0, v0000023345fdd5a0_0;  alias, 1 drivers
v0000023345fcd7a0_0 .net "t", 0 0, v0000023345fe0560_0;  alias, 1 drivers
E_0000023345f5d9e0 .event negedge, v0000023345fcdca0_0;
E_0000023345f5d220 .event posedge, v0000023345fcdca0_0;
S_0000023345fcfc10 .scope module, "t4" "t_ff" 3 82, 3 38 0, S_0000023345fc7400;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /OUTPUT 1 "qbar";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "rst";
    .port_info 4 /INPUT 1 "t";
L_0000023345f4bfa0 .functor NOT 1, v0000023345fce420_0, C4<0>, C4<0>, C4<0>;
v0000023345fcd480_0 .net "clk", 0 0, v0000023345fccda0_0;  alias, 1 drivers
v0000023345fce420_0 .var "q", 0 0;
v0000023345fce880_0 .net "qbar", 0 0, L_0000023345f4bfa0;  alias, 1 drivers
v0000023345fcd840_0 .net "rst", 0 0, v0000023345fdd5a0_0;  alias, 1 drivers
v0000023345fce4c0_0 .net "t", 0 0, v0000023345fe0560_0;  alias, 1 drivers
E_0000023345f5da20 .event negedge, v0000023345fccda0_0;
E_0000023345f5cc60 .event posedge, v0000023345fccda0_0;
S_0000023345fcf8f0 .scope module, "t5" "t_ff" 3 83, 3 38 0, S_0000023345fc7400;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /OUTPUT 1 "qbar";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "rst";
    .port_info 4 /INPUT 1 "t";
L_0000023345f4c6a0 .functor NOT 1, v0000023345fcd520_0, C4<0>, C4<0>, C4<0>;
v0000023345fcde80_0 .net "clk", 0 0, L_0000023345f4b980;  alias, 1 drivers
v0000023345fcd520_0 .var "q", 0 0;
v0000023345fccee0_0 .net "qbar", 0 0, L_0000023345f4c6a0;  alias, 1 drivers
v0000023345fcd160_0 .net "rst", 0 0, v0000023345fdd5a0_0;  alias, 1 drivers
v0000023345fcd340_0 .net "t", 0 0, v0000023345fe0560_0;  alias, 1 drivers
E_0000023345f5d060 .event negedge, v0000023345fce1a0_0;
E_0000023345f5daa0 .event posedge, v0000023345fce1a0_0;
S_0000023345fcf2b0 .scope module, "t6" "t_ff" 3 84, 3 38 0, S_0000023345fc7400;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /OUTPUT 1 "qbar";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "rst";
    .port_info 4 /INPUT 1 "t";
L_0000023345f4c5c0 .functor NOT 1, v0000023345fcd5c0_0, C4<0>, C4<0>, C4<0>;
v0000023345fcd2a0_0 .net "clk", 0 0, v0000023345fcd020_0;  alias, 1 drivers
v0000023345fcd5c0_0 .var "q", 0 0;
v0000023345fcd8e0_0 .net "qbar", 0 0, L_0000023345f4c5c0;  alias, 1 drivers
v0000023345fcdb60_0 .net "rst", 0 0, v0000023345fdd5a0_0;  alias, 1 drivers
v0000023345fce9c0_0 .net "t", 0 0, v0000023345fe0560_0;  alias, 1 drivers
E_0000023345f5cf20 .event negedge, v0000023345fcd020_0;
E_0000023345f5dae0 .event posedge, v0000023345fcd020_0;
S_0000023345fd0570 .scope module, "t7" "t_ff" 3 85, 3 38 0, S_0000023345fc7400;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /OUTPUT 1 "qbar";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "rst";
    .port_info 4 /INPUT 1 "t";
L_0000023345f4c0f0 .functor NOT 1, v0000023345fce740_0, C4<0>, C4<0>, C4<0>;
v0000023345fcd980_0 .net "clk", 0 0, L_0000023345f4c400;  alias, 1 drivers
v0000023345fce740_0 .var "q", 0 0;
v0000023345fcdac0_0 .net "qbar", 0 0, L_0000023345f4c0f0;  alias, 1 drivers
v0000023345fce560_0 .net "rst", 0 0, v0000023345fdd5a0_0;  alias, 1 drivers
v0000023345fce6a0_0 .net "t", 0 0, v0000023345fe0560_0;  alias, 1 drivers
E_0000023345f5cb60 .event negedge, v0000023345fcd200_0;
E_0000023345f5e0a0 .event posedge, v0000023345fcd200_0;
S_0000023345fd0700 .scope module, "input_t_ff_2" "t_ff_circuit_upscaled" 2 38, 3 74 0, S_0000023345f4ae20;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 1 "q1";
    .port_info 1 /OUTPUT 1 "q2";
    .port_info 2 /OUTPUT 1 "q3";
    .port_info 3 /OUTPUT 1 "q4";
    .port_info 4 /OUTPUT 1 "q5";
    .port_info 5 /OUTPUT 1 "q6";
    .port_info 6 /OUTPUT 1 "q7";
    .port_info 7 /OUTPUT 1 "qbar1";
    .port_info 8 /OUTPUT 1 "qbar2";
    .port_info 9 /OUTPUT 1 "qbar3";
    .port_info 10 /OUTPUT 1 "qbar4";
    .port_info 11 /OUTPUT 1 "qbar5";
    .port_info 12 /OUTPUT 1 "qbar6";
    .port_info 13 /OUTPUT 1 "qbar7";
    .port_info 14 /INPUT 1 "clk";
    .port_info 15 /INPUT 1 "rst";
    .port_info 16 /INPUT 1 "t";
L_0000023345f4bd00 .functor BUFZ 1, v0000023345fd1540_0, C4<0>, C4<0>, C4<0>;
L_0000023345f4c390 .functor BUFZ 1, L_0000023345f4b9f0, C4<0>, C4<0>, C4<0>;
L_0000023345f4c4e0 .functor BUFZ 1, v0000023345fd1400_0, C4<0>, C4<0>, C4<0>;
L_0000023345f4bde0 .functor BUFZ 1, L_0000023345f4c860, C4<0>, C4<0>, C4<0>;
L_0000023345f4c550 .functor BUFZ 1, v0000023345fd0f00_0, C4<0>, C4<0>, C4<0>;
L_0000023345f4c080 .functor BUFZ 1, L_0000023345f4bd70, C4<0>, C4<0>, C4<0>;
v0000023345fd3300_0 .net "clk", 0 0, L_0000023345fe24a0;  1 drivers
v0000023345fd34e0_0 .net "q1", 0 0, L_0000023345f4bd00;  alias, 1 drivers
v0000023345fd4480_0 .net "q2", 0 0, L_0000023345f4c4e0;  alias, 1 drivers
v0000023345fd3da0_0 .net "q3", 0 0, L_0000023345f4c550;  alias, 1 drivers
v0000023345fd4980_0 .net "q4", 0 0, v0000023345fd1720_0;  alias, 1 drivers
v0000023345fd4700_0 .net "q5", 0 0, v0000023345fd17c0_0;  alias, 1 drivers
v0000023345fd4520_0 .net "q6", 0 0, v0000023345fd2300_0;  alias, 1 drivers
v0000023345fd2fe0_0 .net "q7", 0 0, v0000023345fd31c0_0;  alias, 1 drivers
v0000023345fd45c0_0 .net "qbar1", 0 0, L_0000023345f4c390;  alias, 1 drivers
v0000023345fd3e40_0 .net "qbar2", 0 0, L_0000023345f4bde0;  alias, 1 drivers
v0000023345fd3ee0_0 .net "qbar3", 0 0, L_0000023345f4c080;  alias, 1 drivers
v0000023345fd4ac0_0 .net "qbar4", 0 0, L_0000023345f4bbb0;  alias, 1 drivers
v0000023345fd42a0_0 .net "qbar5", 0 0, L_0000023345f4bc20;  alias, 1 drivers
v0000023345fd4ca0_0 .net "qbar6", 0 0, L_0000023345f4be50;  alias, 1 drivers
v0000023345fd2ea0_0 .net "qbar7", 0 0, L_0000023345f4c240;  alias, 1 drivers
v0000023345fd3940_0 .net "rst", 0 0, v0000023345fddf00_0;  alias, 1 drivers
v0000023345fd4200_0 .net "t", 0 0, v0000023345fe0560_0;  alias, 1 drivers
v0000023345fd4a20_0 .net "t1_q", 0 0, v0000023345fd1540_0;  1 drivers
v0000023345fd43e0_0 .net "t1_qbar", 0 0, L_0000023345f4b9f0;  1 drivers
v0000023345fd47a0_0 .net "t2_q", 0 0, v0000023345fd1400_0;  1 drivers
v0000023345fd4660_0 .net "t2_qbar", 0 0, L_0000023345f4c860;  1 drivers
v0000023345fd40c0_0 .net "t3_q", 0 0, v0000023345fd0f00_0;  1 drivers
v0000023345fd3f80_0 .net "t3_qbar", 0 0, L_0000023345f4bd70;  1 drivers
S_0000023345fcfa80 .scope module, "t1" "t_ff" 3 79, 3 38 0, S_0000023345fd0700;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /OUTPUT 1 "qbar";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "rst";
    .port_info 4 /INPUT 1 "t";
L_0000023345f4b9f0 .functor NOT 1, v0000023345fd1540_0, C4<0>, C4<0>, C4<0>;
v0000023345fd1040_0 .net "clk", 0 0, L_0000023345fe24a0;  alias, 1 drivers
v0000023345fd1540_0 .var "q", 0 0;
v0000023345fd2800_0 .net "qbar", 0 0, L_0000023345f4b9f0;  alias, 1 drivers
v0000023345fd1360_0 .net "rst", 0 0, v0000023345fddf00_0;  alias, 1 drivers
v0000023345fd15e0_0 .net "t", 0 0, v0000023345fe0560_0;  alias, 1 drivers
E_0000023345f5e220 .event negedge, v0000023345fd1040_0;
E_0000023345f5dbe0 .event posedge, v0000023345fd1040_0;
S_0000023345fcff30 .scope module, "t2" "t_ff" 3 80, 3 38 0, S_0000023345fd0700;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /OUTPUT 1 "qbar";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "rst";
    .port_info 4 /INPUT 1 "t";
L_0000023345f4c860 .functor NOT 1, v0000023345fd1400_0, C4<0>, C4<0>, C4<0>;
v0000023345fd28a0_0 .net "clk", 0 0, v0000023345fd1540_0;  alias, 1 drivers
v0000023345fd1400_0 .var "q", 0 0;
v0000023345fd2b20_0 .net "qbar", 0 0, L_0000023345f4c860;  alias, 1 drivers
v0000023345fd0c80_0 .net "rst", 0 0, v0000023345fddf00_0;  alias, 1 drivers
v0000023345fd1b80_0 .net "t", 0 0, v0000023345fe0560_0;  alias, 1 drivers
E_0000023345f5de20 .event negedge, v0000023345fd1540_0;
E_0000023345f5e660 .event posedge, v0000023345fd1540_0;
S_0000023345fd00c0 .scope module, "t3" "t_ff" 3 81, 3 38 0, S_0000023345fd0700;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /OUTPUT 1 "qbar";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "rst";
    .port_info 4 /INPUT 1 "t";
L_0000023345f4bd70 .functor NOT 1, v0000023345fd0f00_0, C4<0>, C4<0>, C4<0>;
v0000023345fd0d20_0 .net "clk", 0 0, L_0000023345f4b9f0;  alias, 1 drivers
v0000023345fd0f00_0 .var "q", 0 0;
v0000023345fd10e0_0 .net "qbar", 0 0, L_0000023345f4bd70;  alias, 1 drivers
v0000023345fd24e0_0 .net "rst", 0 0, v0000023345fddf00_0;  alias, 1 drivers
v0000023345fd1a40_0 .net "t", 0 0, v0000023345fe0560_0;  alias, 1 drivers
E_0000023345f5e3a0 .event negedge, v0000023345fd2800_0;
E_0000023345f5de60 .event posedge, v0000023345fd2800_0;
S_0000023345fd0890 .scope module, "t4" "t_ff" 3 82, 3 38 0, S_0000023345fd0700;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /OUTPUT 1 "qbar";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "rst";
    .port_info 4 /INPUT 1 "t";
L_0000023345f4bbb0 .functor NOT 1, v0000023345fd1720_0, C4<0>, C4<0>, C4<0>;
v0000023345fd1ae0_0 .net "clk", 0 0, v0000023345fd1400_0;  alias, 1 drivers
v0000023345fd1720_0 .var "q", 0 0;
v0000023345fd21c0_0 .net "qbar", 0 0, L_0000023345f4bbb0;  alias, 1 drivers
v0000023345fd1d60_0 .net "rst", 0 0, v0000023345fddf00_0;  alias, 1 drivers
v0000023345fd2580_0 .net "t", 0 0, v0000023345fe0560_0;  alias, 1 drivers
E_0000023345f5dd60 .event negedge, v0000023345fd1400_0;
E_0000023345f5df60 .event posedge, v0000023345fd1400_0;
S_0000023345fcf120 .scope module, "t5" "t_ff" 3 83, 3 38 0, S_0000023345fd0700;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /OUTPUT 1 "qbar";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "rst";
    .port_info 4 /INPUT 1 "t";
L_0000023345f4bc20 .functor NOT 1, v0000023345fd17c0_0, C4<0>, C4<0>, C4<0>;
v0000023345fd12c0_0 .net "clk", 0 0, L_0000023345f4c860;  alias, 1 drivers
v0000023345fd17c0_0 .var "q", 0 0;
v0000023345fd1ea0_0 .net "qbar", 0 0, L_0000023345f4bc20;  alias, 1 drivers
v0000023345fd1fe0_0 .net "rst", 0 0, v0000023345fddf00_0;  alias, 1 drivers
v0000023345fd2120_0 .net "t", 0 0, v0000023345fe0560_0;  alias, 1 drivers
E_0000023345f5e860 .event negedge, v0000023345fd2b20_0;
E_0000023345f5e1e0 .event posedge, v0000023345fd2b20_0;
S_0000023345fd0a20 .scope module, "t6" "t_ff" 3 84, 3 38 0, S_0000023345fd0700;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /OUTPUT 1 "qbar";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "rst";
    .port_info 4 /INPUT 1 "t";
L_0000023345f4be50 .functor NOT 1, v0000023345fd2300_0, C4<0>, C4<0>, C4<0>;
v0000023345fd2260_0 .net "clk", 0 0, v0000023345fd0f00_0;  alias, 1 drivers
v0000023345fd2300_0 .var "q", 0 0;
v0000023345fd23a0_0 .net "qbar", 0 0, L_0000023345f4be50;  alias, 1 drivers
v0000023345fd4840_0 .net "rst", 0 0, v0000023345fddf00_0;  alias, 1 drivers
v0000023345fd4d40_0 .net "t", 0 0, v0000023345fe0560_0;  alias, 1 drivers
E_0000023345f5dc60 .event negedge, v0000023345fd0f00_0;
E_0000023345f5e160 .event posedge, v0000023345fd0f00_0;
S_0000023345fcfda0 .scope module, "t7" "t_ff" 3 85, 3 38 0, S_0000023345fd0700;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /OUTPUT 1 "qbar";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "rst";
    .port_info 4 /INPUT 1 "t";
L_0000023345f4c240 .functor NOT 1, v0000023345fd31c0_0, C4<0>, C4<0>, C4<0>;
v0000023345fd3d00_0 .net "clk", 0 0, L_0000023345f4bd70;  alias, 1 drivers
v0000023345fd31c0_0 .var "q", 0 0;
v0000023345fd3c60_0 .net "qbar", 0 0, L_0000023345f4c240;  alias, 1 drivers
v0000023345fd4340_0 .net "rst", 0 0, v0000023345fddf00_0;  alias, 1 drivers
v0000023345fd3120_0 .net "t", 0 0, v0000023345fe0560_0;  alias, 1 drivers
E_0000023345f5dc20 .event negedge, v0000023345fd10e0_0;
E_0000023345f5e960 .event posedge, v0000023345fd10e0_0;
S_0000023345fd0250 .scope module, "out_circ" "output_circuit" 2 52, 3 189 0, S_0000023345f4ae20;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 1 "alarm";
    .port_info 1 /OUTPUT 1 "unlocked";
    .port_info 2 /OUTPUT 1 "qbar";
    .port_info 3 /INPUT 1 "is_equal";
    .port_info 4 /INPUT 1 "reset_alarm";
    .port_info 5 /INPUT 1 "bit_0";
    .port_info 6 /INPUT 1 "bit_2";
    .port_info 7 /INPUT 1 "is_null";
L_0000023345f4bf30 .functor NOT 1, L_0000023345fe2680, C4<0>, C4<0>, C4<0>;
L_0000023345f32e80 .functor NOT 1, L_0000023345fe2cc0, C4<0>, C4<0>, C4<0>;
L_0000023345f32fd0 .functor AND 1, L_0000023345fe2040, L_0000023345fe1820, L_0000023345f4bf30, L_0000023345f32e80;
L_0000023345f32cc0 .functor AND 1, L_0000023345f4bec0, L_0000023345fe2680, L_0000023345f32e80, C4<1>;
v0000023345fd4c00_0 .net "alarm", 0 0, v0000023345fd48e0_0;  alias, 1 drivers
v0000023345fd2f40_0 .net "bit_0", 0 0, L_0000023345fe2040;  1 drivers
v0000023345fd3080_0 .net "bit_2", 0 0, L_0000023345fe1820;  1 drivers
v0000023345fd3260_0 .net "is_equal", 0 0, L_0000023345fe2680;  alias, 1 drivers
v0000023345fd3620_0 .net "is_null", 0 0, L_0000023345fe2cc0;  1 drivers
v0000023345fd33a0_0 .net "qbar", 0 0, L_0000023345f4bec0;  alias, 1 drivers
v0000023345fd3440_0 .net "reset_alarm", 0 0, v0000023345fdd280_0;  1 drivers
v0000023345fd3bc0_0 .net "unlocked", 0 0, L_0000023345f32cc0;  alias, 1 drivers
v0000023345fd36c0_0 .net "w1", 0 0, L_0000023345f4bf30;  1 drivers
v0000023345fd3760_0 .net "w2", 0 0, L_0000023345f32fd0;  1 drivers
v0000023345fd39e0_0 .net "w3", 0 0, L_0000023345f32e80;  1 drivers
S_0000023345fd03e0 .scope module, "d1" "d_ff" 3 193, 3 173 0, S_0000023345fd0250;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /OUTPUT 1 "qbar";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "rst";
    .port_info 4 /INPUT 1 "d";
L_0000023345f4bec0 .functor NOT 1, v0000023345fd48e0_0, C4<0>, C4<0>, C4<0>;
v0000023345fd4160_0 .net "clk", 0 0, L_0000023345f32fd0;  alias, 1 drivers
v0000023345fd3580_0 .net "d", 0 0, L_0000023345f32fd0;  alias, 1 drivers
v0000023345fd48e0_0 .var "q", 0 0;
v0000023345fd4020_0 .net "qbar", 0 0, L_0000023345f4bec0;  alias, 1 drivers
v0000023345fd4b60_0 .net "rst", 0 0, v0000023345fdd280_0;  alias, 1 drivers
E_0000023345f5dca0/0 .event negedge, v0000023345fd4b60_0;
E_0000023345f5dca0/1 .event posedge, v0000023345fd4160_0;
E_0000023345f5dca0 .event/or E_0000023345f5dca0/0, E_0000023345f5dca0/1;
S_0000023345f4b140 .scope module, "shift_reg_array" "shift_reg_array" 3 124;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk1";
    .port_info 1 /INPUT 1 "clk2";
    .port_info 2 /INPUT 1 "clk3";
    .port_info 3 /INPUT 1 "clk4";
    .port_info 4 /INPUT 1 "clear";
    .port_info 5 /INPUT 4 "reg_in1";
    .port_info 6 /INPUT 4 "reg_in2";
    .port_info 7 /INPUT 4 "reg_in3";
    .port_info 8 /INPUT 4 "reg_in4";
    .port_info 9 /INPUT 2 "reg_mode";
    .port_info 10 /OUTPUT 4 "reg_out1";
    .port_info 11 /OUTPUT 4 "reg_out2";
    .port_info 12 /OUTPUT 4 "reg_out3";
    .port_info 13 /OUTPUT 4 "reg_out4";
o0000023345f7aff8 .functor BUFZ 1, C4<z>; HiZ drive
v0000023345fdfa20_0 .net "clear", 0 0, o0000023345f7aff8;  0 drivers
o0000023345f7af38 .functor BUFZ 1, C4<z>; HiZ drive
v0000023345fdfac0_0 .net "clk1", 0 0, o0000023345f7af38;  0 drivers
o0000023345f7b118 .functor BUFZ 1, C4<z>; HiZ drive
v0000023345fe10a0_0 .net "clk2", 0 0, o0000023345f7b118;  0 drivers
o0000023345f7b298 .functor BUFZ 1, C4<z>; HiZ drive
v0000023345fe0880_0 .net "clk3", 0 0, o0000023345f7b298;  0 drivers
o0000023345f7b418 .functor BUFZ 1, C4<z>; HiZ drive
v0000023345fe1500_0 .net "clk4", 0 0, o0000023345f7b418;  0 drivers
o0000023345f7af68 .functor BUFZ 4, C4<zzzz>; HiZ drive
v0000023345fe0240_0 .net "reg_in1", 3 0, o0000023345f7af68;  0 drivers
o0000023345f7b148 .functor BUFZ 4, C4<zzzz>; HiZ drive
v0000023345fe06a0_0 .net "reg_in2", 3 0, o0000023345f7b148;  0 drivers
o0000023345f7b2c8 .functor BUFZ 4, C4<zzzz>; HiZ drive
v0000023345fe0380_0 .net "reg_in3", 3 0, o0000023345f7b2c8;  0 drivers
o0000023345f7b448 .functor BUFZ 4, C4<zzzz>; HiZ drive
v0000023345fe07e0_0 .net "reg_in4", 3 0, o0000023345f7b448;  0 drivers
o0000023345f7af98 .functor BUFZ 2, C4<zz>; HiZ drive
v0000023345fe04c0_0 .net "reg_mode", 1 0, o0000023345f7af98;  0 drivers
v0000023345fe11e0_0 .net "reg_out1", 3 0, v0000023345fe0600_0;  1 drivers
v0000023345fdfe80_0 .net "reg_out2", 3 0, v0000023345fe1000_0;  1 drivers
v0000023345fe09c0_0 .net "reg_out3", 3 0, v0000023345fdf980_0;  1 drivers
v0000023345fdfb60_0 .net "reg_out4", 3 0, v0000023345fe01a0_0;  1 drivers
S_0000023345fcec70 .scope module, "reg1" "univ_shift_reg" 3 128, 3 97 0, S_0000023345f4b140;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 4 "reg_out";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 2 "reg_mode";
    .port_info 4 /INPUT 4 "reg_in";
v0000023345fe0740_0 .net "clock", 0 0, o0000023345f7af38;  alias, 0 drivers
v0000023345fe1140_0 .net "reg_in", 3 0, o0000023345f7af68;  alias, 0 drivers
v0000023345fe0100_0 .net "reg_mode", 1 0, o0000023345f7af98;  alias, 0 drivers
v0000023345fe0600_0 .var "reg_out", 3 0;
v0000023345fdfde0_0 .net "reset", 0 0, o0000023345f7aff8;  alias, 0 drivers
E_0000023345f5eae0 .event posedge, v0000023345fe0740_0;
E_0000023345f5e460 .event anyedge, v0000023345fdfde0_0;
S_0000023345fcf440 .scope module, "reg2" "univ_shift_reg" 3 129, 3 97 0, S_0000023345f4b140;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 4 "reg_out";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 2 "reg_mode";
    .port_info 4 /INPUT 4 "reg_in";
v0000023345fe0920_0 .net "clock", 0 0, o0000023345f7b118;  alias, 0 drivers
v0000023345fe0ba0_0 .net "reg_in", 3 0, o0000023345f7b148;  alias, 0 drivers
v0000023345fdfca0_0 .net "reg_mode", 1 0, o0000023345f7af98;  alias, 0 drivers
v0000023345fe1000_0 .var "reg_out", 3 0;
v0000023345fe02e0_0 .net "reset", 0 0, o0000023345f7aff8;  alias, 0 drivers
E_0000023345f5e060 .event posedge, v0000023345fe0920_0;
S_0000023345fcee00 .scope module, "reg3" "univ_shift_reg" 3 130, 3 97 0, S_0000023345f4b140;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 4 "reg_out";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 2 "reg_mode";
    .port_info 4 /INPUT 4 "reg_in";
v0000023345fdf3e0_0 .net "clock", 0 0, o0000023345f7b298;  alias, 0 drivers
v0000023345fe0e20_0 .net "reg_in", 3 0, o0000023345f7b2c8;  alias, 0 drivers
v0000023345fdfc00_0 .net "reg_mode", 1 0, o0000023345f7af98;  alias, 0 drivers
v0000023345fdf980_0 .var "reg_out", 3 0;
v0000023345fdf660_0 .net "reset", 0 0, o0000023345f7aff8;  alias, 0 drivers
E_0000023345f5e6a0 .event posedge, v0000023345fdf3e0_0;
S_0000023345fcef90 .scope module, "reg4" "univ_shift_reg" 3 131, 3 97 0, S_0000023345f4b140;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 4 "reg_out";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 2 "reg_mode";
    .port_info 4 /INPUT 4 "reg_in";
v0000023345fe0ec0_0 .net "clock", 0 0, o0000023345f7b418;  alias, 0 drivers
v0000023345fe0ce0_0 .net "reg_in", 3 0, o0000023345f7b448;  alias, 0 drivers
v0000023345fe13c0_0 .net "reg_mode", 1 0, o0000023345f7af98;  alias, 0 drivers
v0000023345fe01a0_0 .var "reg_out", 3 0;
v0000023345fdf840_0 .net "reset", 0 0, o0000023345f7aff8;  alias, 0 drivers
E_0000023345f5eb20 .event posedge, v0000023345fe0ec0_0;
S_0000023345f4b780 .scope module, "t_ff_circuit" "t_ff_circuit" 3 61;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 1 "q1";
    .port_info 1 /OUTPUT 1 "q2";
    .port_info 2 /OUTPUT 1 "q3";
    .port_info 3 /OUTPUT 1 "qbar1";
    .port_info 4 /OUTPUT 1 "qbar2";
    .port_info 5 /OUTPUT 1 "qbar3";
    .port_info 6 /INPUT 1 "clk";
    .port_info 7 /INPUT 1 "rst";
    .port_info 8 /INPUT 1 "t";
L_0000023345f32860 .functor BUFZ 1, v0000023345fe0a60_0, C4<0>, C4<0>, C4<0>;
L_0000023345f328d0 .functor BUFZ 1, L_0000023345f32da0, C4<0>, C4<0>, C4<0>;
o0000023345f7b838 .functor BUFZ 1, C4<z>; HiZ drive
v0000023345fdf020_0 .net "clk", 0 0, o0000023345f7b838;  0 drivers
v0000023345fdf0c0_0 .net "q1", 0 0, L_0000023345f32860;  1 drivers
v0000023345fdf200_0 .net "q2", 0 0, v0000023345fdf160_0;  1 drivers
v0000023345fdfd40_0 .net "q3", 0 0, v0000023345fdf700_0;  1 drivers
v0000023345fdf2a0_0 .net "qbar1", 0 0, L_0000023345f328d0;  1 drivers
v0000023345fdf340_0 .net "qbar2", 0 0, L_0000023345f32ef0;  1 drivers
v0000023345fdf480_0 .net "qbar3", 0 0, L_0000023345f332e0;  1 drivers
o0000023345f7b8c8 .functor BUFZ 1, C4<z>; HiZ drive
v0000023345fdf5c0_0 .net "rst", 0 0, o0000023345f7b8c8;  0 drivers
o0000023345f7b8f8 .functor BUFZ 1, C4<z>; HiZ drive
v0000023345fdf520_0 .net "t", 0 0, o0000023345f7b8f8;  0 drivers
v0000023345fdf8e0_0 .net "t1_q", 0 0, v0000023345fe0a60_0;  1 drivers
v0000023345fe1c80_0 .net "t1_qbar", 0 0, L_0000023345f32da0;  1 drivers
S_0000023345fcf5d0 .scope module, "t1" "t_ff" 3 64, 3 38 0, S_0000023345f4b780;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /OUTPUT 1 "qbar";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "rst";
    .port_info 4 /INPUT 1 "t";
L_0000023345f32da0 .functor NOT 1, v0000023345fe0a60_0, C4<0>, C4<0>, C4<0>;
v0000023345fe0420_0 .net "clk", 0 0, o0000023345f7b838;  alias, 0 drivers
v0000023345fe0a60_0 .var "q", 0 0;
v0000023345fe0b00_0 .net "qbar", 0 0, L_0000023345f32da0;  alias, 1 drivers
v0000023345fe0c40_0 .net "rst", 0 0, o0000023345f7b8c8;  alias, 0 drivers
v0000023345fe0d80_0 .net "t", 0 0, o0000023345f7b8f8;  alias, 0 drivers
E_0000023345f5e760 .event negedge, v0000023345fe0420_0;
E_0000023345f5e420 .event posedge, v0000023345fe0420_0;
S_0000023345fcf760 .scope module, "t2" "t_ff" 3 65, 3 38 0, S_0000023345f4b780;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /OUTPUT 1 "qbar";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "rst";
    .port_info 4 /INPUT 1 "t";
L_0000023345f32ef0 .functor NOT 1, v0000023345fdf160_0, C4<0>, C4<0>, C4<0>;
v0000023345fe0f60_0 .net "clk", 0 0, v0000023345fe0a60_0;  alias, 1 drivers
v0000023345fdf160_0 .var "q", 0 0;
v0000023345fdff20_0 .net "qbar", 0 0, L_0000023345f32ef0;  alias, 1 drivers
v0000023345fe1280_0 .net "rst", 0 0, o0000023345f7b8c8;  alias, 0 drivers
v0000023345fe1320_0 .net "t", 0 0, o0000023345f7b8f8;  alias, 0 drivers
E_0000023345f5e9a0 .event negedge, v0000023345fe0a60_0;
E_0000023345f5db60 .event posedge, v0000023345fe0a60_0;
S_0000023345fe4010 .scope module, "t3" "t_ff" 3 66, 3 38 0, S_0000023345f4b780;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /OUTPUT 1 "qbar";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "rst";
    .port_info 4 /INPUT 1 "t";
L_0000023345f332e0 .functor NOT 1, v0000023345fdf700_0, C4<0>, C4<0>, C4<0>;
v0000023345fe1460_0 .net "clk", 0 0, L_0000023345f32da0;  alias, 1 drivers
v0000023345fdf700_0 .var "q", 0 0;
v0000023345fe1640_0 .net "qbar", 0 0, L_0000023345f332e0;  alias, 1 drivers
v0000023345fdeee0_0 .net "rst", 0 0, o0000023345f7b8c8;  alias, 0 drivers
v0000023345fdef80_0 .net "t", 0 0, o0000023345f7b8f8;  alias, 0 drivers
E_0000023345f5e4a0 .event negedge, v0000023345fe0b00_0;
E_0000023345f5dee0 .event posedge, v0000023345fe0b00_0;
    .scope S_0000023345f4afb0;
T_0 ;
    %wait E_0000023345f5d620;
    %load/vec4 v0000023345f46cd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 10;
    %cmp/z;
    %jmp/1 T_0.0, 4;
    %dup/vec4;
    %pushi/vec4 2, 1, 10;
    %cmp/z;
    %jmp/1 T_0.1, 4;
    %dup/vec4;
    %pushi/vec4 4, 3, 10;
    %cmp/z;
    %jmp/1 T_0.2, 4;
    %dup/vec4;
    %pushi/vec4 8, 7, 10;
    %cmp/z;
    %jmp/1 T_0.3, 4;
    %dup/vec4;
    %pushi/vec4 16, 15, 10;
    %cmp/z;
    %jmp/1 T_0.4, 4;
    %dup/vec4;
    %pushi/vec4 32, 31, 10;
    %cmp/z;
    %jmp/1 T_0.5, 4;
    %dup/vec4;
    %pushi/vec4 64, 63, 10;
    %cmp/z;
    %jmp/1 T_0.6, 4;
    %dup/vec4;
    %pushi/vec4 128, 127, 10;
    %cmp/z;
    %jmp/1 T_0.7, 4;
    %dup/vec4;
    %pushi/vec4 256, 255, 10;
    %cmp/z;
    %jmp/1 T_0.8, 4;
    %dup/vec4;
    %pushi/vec4 512, 511, 10;
    %cmp/z;
    %jmp/1 T_0.9, 4;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000023345f46910_0, 0, 5;
    %jmp T_0.11;
T_0.0 ;
    %pushi/vec4 16, 0, 5;
    %store/vec4 v0000023345f46910_0, 0, 5;
    %jmp T_0.11;
T_0.1 ;
    %pushi/vec4 17, 0, 5;
    %store/vec4 v0000023345f46910_0, 0, 5;
    %jmp T_0.11;
T_0.2 ;
    %pushi/vec4 18, 0, 5;
    %store/vec4 v0000023345f46910_0, 0, 5;
    %jmp T_0.11;
T_0.3 ;
    %pushi/vec4 19, 0, 5;
    %store/vec4 v0000023345f46910_0, 0, 5;
    %jmp T_0.11;
T_0.4 ;
    %pushi/vec4 20, 0, 5;
    %store/vec4 v0000023345f46910_0, 0, 5;
    %jmp T_0.11;
T_0.5 ;
    %pushi/vec4 21, 0, 5;
    %store/vec4 v0000023345f46910_0, 0, 5;
    %jmp T_0.11;
T_0.6 ;
    %pushi/vec4 22, 0, 5;
    %store/vec4 v0000023345f46910_0, 0, 5;
    %jmp T_0.11;
T_0.7 ;
    %pushi/vec4 23, 0, 5;
    %store/vec4 v0000023345f46910_0, 0, 5;
    %jmp T_0.11;
T_0.8 ;
    %pushi/vec4 24, 0, 5;
    %store/vec4 v0000023345f46910_0, 0, 5;
    %jmp T_0.11;
T_0.9 ;
    %pushi/vec4 25, 0, 5;
    %store/vec4 v0000023345f46910_0, 0, 5;
    %jmp T_0.11;
T_0.11 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0000023345f4ac90;
T_1 ;
    %wait E_0000023345f5d8a0;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000023345f47a90_0, 0, 2;
    %load/vec4 v0000023345f47e50_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000023345f47a90_0, 0, 2;
    %jmp T_1.3;
T_1.0 ;
    %load/vec4 v0000023345f47db0_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000023345f47a90_0, 4, 1;
    %jmp T_1.3;
T_1.1 ;
    %load/vec4 v0000023345f47db0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000023345f47a90_0, 4, 1;
    %jmp T_1.3;
T_1.3 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0000023345fc7590;
T_2 ;
    %wait E_0000023345f5d7a0;
    %load/vec4 v0000023345fce7e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023345fcda20_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0000023345fcdc00_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %jmp T_2.4;
T_2.2 ;
    %load/vec4 v0000023345fcda20_0;
    %assign/vec4 v0000023345fcda20_0, 0;
    %jmp T_2.4;
T_2.3 ;
    %load/vec4 v0000023345fcda20_0;
    %inv;
    %assign/vec4 v0000023345fcda20_0, 0;
    %jmp T_2.4;
T_2.4 ;
    %pop/vec4 1;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0000023345fc7590;
T_3 ;
    %wait E_0000023345f5d860;
    %load/vec4 v0000023345fce7e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023345fcda20_0, 0;
T_3.0 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0000023345fc78b0;
T_4 ;
    %wait E_0000023345f5d820;
    %load/vec4 v0000023345fce100_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023345fccda0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0000023345fce380_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %jmp T_4.4;
T_4.2 ;
    %load/vec4 v0000023345fccda0_0;
    %assign/vec4 v0000023345fccda0_0, 0;
    %jmp T_4.4;
T_4.3 ;
    %load/vec4 v0000023345fccda0_0;
    %inv;
    %assign/vec4 v0000023345fccda0_0, 0;
    %jmp T_4.4;
T_4.4 ;
    %pop/vec4 1;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0000023345fc78b0;
T_5 ;
    %wait E_0000023345f5d1a0;
    %load/vec4 v0000023345fce100_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023345fccda0_0, 0;
T_5.0 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0000023345fc7a40;
T_6 ;
    %wait E_0000023345f5d220;
    %load/vec4 v0000023345fcd700_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023345fcd020_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0000023345fcd7a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %jmp T_6.4;
T_6.2 ;
    %load/vec4 v0000023345fcd020_0;
    %assign/vec4 v0000023345fcd020_0, 0;
    %jmp T_6.4;
T_6.3 ;
    %load/vec4 v0000023345fcd020_0;
    %inv;
    %assign/vec4 v0000023345fcd020_0, 0;
    %jmp T_6.4;
T_6.4 ;
    %pop/vec4 1;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0000023345fc7a40;
T_7 ;
    %wait E_0000023345f5d9e0;
    %load/vec4 v0000023345fcd700_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023345fcd020_0, 0;
T_7.0 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0000023345fcfc10;
T_8 ;
    %wait E_0000023345f5cc60;
    %load/vec4 v0000023345fcd840_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023345fce420_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0000023345fce4c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %jmp T_8.4;
T_8.2 ;
    %load/vec4 v0000023345fce420_0;
    %assign/vec4 v0000023345fce420_0, 0;
    %jmp T_8.4;
T_8.3 ;
    %load/vec4 v0000023345fce420_0;
    %inv;
    %assign/vec4 v0000023345fce420_0, 0;
    %jmp T_8.4;
T_8.4 ;
    %pop/vec4 1;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0000023345fcfc10;
T_9 ;
    %wait E_0000023345f5da20;
    %load/vec4 v0000023345fcd840_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023345fce420_0, 0;
T_9.0 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0000023345fcf8f0;
T_10 ;
    %wait E_0000023345f5daa0;
    %load/vec4 v0000023345fcd160_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023345fcd520_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0000023345fcd340_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_10.3, 6;
    %jmp T_10.4;
T_10.2 ;
    %load/vec4 v0000023345fcd520_0;
    %assign/vec4 v0000023345fcd520_0, 0;
    %jmp T_10.4;
T_10.3 ;
    %load/vec4 v0000023345fcd520_0;
    %inv;
    %assign/vec4 v0000023345fcd520_0, 0;
    %jmp T_10.4;
T_10.4 ;
    %pop/vec4 1;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0000023345fcf8f0;
T_11 ;
    %wait E_0000023345f5d060;
    %load/vec4 v0000023345fcd160_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023345fcd520_0, 0;
T_11.0 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0000023345fcf2b0;
T_12 ;
    %wait E_0000023345f5dae0;
    %load/vec4 v0000023345fcdb60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023345fcd5c0_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0000023345fce9c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_12.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_12.3, 6;
    %jmp T_12.4;
T_12.2 ;
    %load/vec4 v0000023345fcd5c0_0;
    %assign/vec4 v0000023345fcd5c0_0, 0;
    %jmp T_12.4;
T_12.3 ;
    %load/vec4 v0000023345fcd5c0_0;
    %inv;
    %assign/vec4 v0000023345fcd5c0_0, 0;
    %jmp T_12.4;
T_12.4 ;
    %pop/vec4 1;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0000023345fcf2b0;
T_13 ;
    %wait E_0000023345f5cf20;
    %load/vec4 v0000023345fcdb60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023345fcd5c0_0, 0;
T_13.0 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0000023345fd0570;
T_14 ;
    %wait E_0000023345f5e0a0;
    %load/vec4 v0000023345fce560_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023345fce740_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0000023345fce6a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_14.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_14.3, 6;
    %jmp T_14.4;
T_14.2 ;
    %load/vec4 v0000023345fce740_0;
    %assign/vec4 v0000023345fce740_0, 0;
    %jmp T_14.4;
T_14.3 ;
    %load/vec4 v0000023345fce740_0;
    %inv;
    %assign/vec4 v0000023345fce740_0, 0;
    %jmp T_14.4;
T_14.4 ;
    %pop/vec4 1;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0000023345fd0570;
T_15 ;
    %wait E_0000023345f5cb60;
    %load/vec4 v0000023345fce560_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023345fce740_0, 0;
T_15.0 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0000023345f4b5f0;
T_16 ;
    %wait E_0000023345f5cbe0;
    %load/vec4 v0000023345f2b790_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_16.0, 6;
    %load/vec4 v0000023345f2ab10_0;
    %store/vec4 v0000023345f2ab10_0, 0, 4;
    %jmp T_16.2;
T_16.0 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000023345f2ab10_0, 0, 4;
    %jmp T_16.2;
T_16.2 ;
    %pop/vec4 1;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_0000023345f4b5f0;
T_17 ;
    %wait E_0000023345f5cde0;
    %load/vec4 v0000023345f2b790_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000023345f2ab10_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0000023345f471d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_17.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_17.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_17.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_17.5, 6;
    %jmp T_17.6;
T_17.2 ;
    %load/vec4 v0000023345f2ab10_0;
    %assign/vec4 v0000023345f2ab10_0, 0;
    %jmp T_17.6;
T_17.3 ;
    %load/vec4 v0000023345f47090_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0000023345f2ab10_0;
    %parti/s 3, 1, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0000023345f2ab10_0, 0;
    %jmp T_17.6;
T_17.4 ;
    %load/vec4 v0000023345f2ab10_0;
    %parti/s 3, 0, 2;
    %load/vec4 v0000023345f47090_0;
    %parti/s 1, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0000023345f2ab10_0, 0;
    %jmp T_17.6;
T_17.5 ;
    %load/vec4 v0000023345f47090_0;
    %assign/vec4 v0000023345f2ab10_0, 0;
    %jmp T_17.6;
T_17.6 ;
    %pop/vec4 1;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0000023345fc8850;
T_18 ;
    %wait E_0000023345f5cbe0;
    %load/vec4 v0000023345f2bf10_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_18.0, 6;
    %load/vec4 v0000023345f2be70_0;
    %store/vec4 v0000023345f2be70_0, 0, 4;
    %jmp T_18.2;
T_18.0 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000023345f2be70_0, 0, 4;
    %jmp T_18.2;
T_18.2 ;
    %pop/vec4 1;
    %jmp T_18;
    .thread T_18, $push;
    .scope S_0000023345fc8850;
T_19 ;
    %wait E_0000023345f5d320;
    %load/vec4 v0000023345f2bf10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000023345f2be70_0, 0;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v0000023345f2bb50_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_19.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_19.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_19.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_19.5, 6;
    %jmp T_19.6;
T_19.2 ;
    %load/vec4 v0000023345f2be70_0;
    %assign/vec4 v0000023345f2be70_0, 0;
    %jmp T_19.6;
T_19.3 ;
    %load/vec4 v0000023345f2b970_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0000023345f2be70_0;
    %parti/s 3, 1, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0000023345f2be70_0, 0;
    %jmp T_19.6;
T_19.4 ;
    %load/vec4 v0000023345f2be70_0;
    %parti/s 3, 0, 2;
    %load/vec4 v0000023345f2b970_0;
    %parti/s 1, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0000023345f2be70_0, 0;
    %jmp T_19.6;
T_19.5 ;
    %load/vec4 v0000023345f2b970_0;
    %assign/vec4 v0000023345f2be70_0, 0;
    %jmp T_19.6;
T_19.6 ;
    %pop/vec4 1;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0000023345fc7ef0;
T_20 ;
    %wait E_0000023345f5cbe0;
    %load/vec4 v0000023345f12b60_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_20.0, 6;
    %load/vec4 v0000023345f128e0_0;
    %store/vec4 v0000023345f128e0_0, 0, 4;
    %jmp T_20.2;
T_20.0 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000023345f128e0_0, 0, 4;
    %jmp T_20.2;
T_20.2 ;
    %pop/vec4 1;
    %jmp T_20;
    .thread T_20, $push;
    .scope S_0000023345fc7ef0;
T_21 ;
    %wait E_0000023345f5d560;
    %load/vec4 v0000023345f12b60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000023345f128e0_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v0000023345f12660_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_21.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_21.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_21.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_21.5, 6;
    %jmp T_21.6;
T_21.2 ;
    %load/vec4 v0000023345f128e0_0;
    %assign/vec4 v0000023345f128e0_0, 0;
    %jmp T_21.6;
T_21.3 ;
    %load/vec4 v0000023345f127a0_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0000023345f128e0_0;
    %parti/s 3, 1, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0000023345f128e0_0, 0;
    %jmp T_21.6;
T_21.4 ;
    %load/vec4 v0000023345f128e0_0;
    %parti/s 3, 0, 2;
    %load/vec4 v0000023345f127a0_0;
    %parti/s 1, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0000023345f128e0_0, 0;
    %jmp T_21.6;
T_21.5 ;
    %load/vec4 v0000023345f127a0_0;
    %assign/vec4 v0000023345f128e0_0, 0;
    %jmp T_21.6;
T_21.6 ;
    %pop/vec4 1;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0000023345fc89e0;
T_22 ;
    %wait E_0000023345f5cbe0;
    %load/vec4 v0000023345fc9aa0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_22.0, 6;
    %load/vec4 v0000023345fca7c0_0;
    %store/vec4 v0000023345fca7c0_0, 0, 4;
    %jmp T_22.2;
T_22.0 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000023345fca7c0_0, 0, 4;
    %jmp T_22.2;
T_22.2 ;
    %pop/vec4 1;
    %jmp T_22;
    .thread T_22, $push;
    .scope S_0000023345fc89e0;
T_23 ;
    %wait E_0000023345f5d6a0;
    %load/vec4 v0000023345fc9aa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000023345fca7c0_0, 0;
    %jmp T_23.1;
T_23.0 ;
    %load/vec4 v0000023345f122a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_23.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_23.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_23.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_23.5, 6;
    %jmp T_23.6;
T_23.2 ;
    %load/vec4 v0000023345fca7c0_0;
    %assign/vec4 v0000023345fca7c0_0, 0;
    %jmp T_23.6;
T_23.3 ;
    %load/vec4 v0000023345f125c0_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0000023345fca7c0_0;
    %parti/s 3, 1, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0000023345fca7c0_0, 0;
    %jmp T_23.6;
T_23.4 ;
    %load/vec4 v0000023345fca7c0_0;
    %parti/s 3, 0, 2;
    %load/vec4 v0000023345f125c0_0;
    %parti/s 1, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0000023345fca7c0_0, 0;
    %jmp T_23.6;
T_23.5 ;
    %load/vec4 v0000023345f125c0_0;
    %assign/vec4 v0000023345fca7c0_0, 0;
    %jmp T_23.6;
T_23.6 ;
    %pop/vec4 1;
T_23.1 ;
    %jmp T_23;
    .thread T_23;
    .scope S_0000023345fc8530;
T_24 ;
    %wait E_0000023345f5cbe0;
    %load/vec4 v0000023345fc9460_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_24.0, 6;
    %load/vec4 v0000023345fca900_0;
    %store/vec4 v0000023345fca900_0, 0, 4;
    %jmp T_24.2;
T_24.0 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000023345fca900_0, 0, 4;
    %jmp T_24.2;
T_24.2 ;
    %pop/vec4 1;
    %jmp T_24;
    .thread T_24, $push;
    .scope S_0000023345fc8530;
T_25 ;
    %wait E_0000023345f5d3e0;
    %load/vec4 v0000023345fc9460_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000023345fca900_0, 0;
    %jmp T_25.1;
T_25.0 ;
    %load/vec4 v0000023345fc9c80_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_25.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_25.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_25.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_25.5, 6;
    %jmp T_25.6;
T_25.2 ;
    %load/vec4 v0000023345fca900_0;
    %assign/vec4 v0000023345fca900_0, 0;
    %jmp T_25.6;
T_25.3 ;
    %load/vec4 v0000023345fca180_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0000023345fca900_0;
    %parti/s 3, 1, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0000023345fca900_0, 0;
    %jmp T_25.6;
T_25.4 ;
    %load/vec4 v0000023345fca900_0;
    %parti/s 3, 0, 2;
    %load/vec4 v0000023345fca180_0;
    %parti/s 1, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0000023345fca900_0, 0;
    %jmp T_25.6;
T_25.5 ;
    %load/vec4 v0000023345fca180_0;
    %assign/vec4 v0000023345fca900_0, 0;
    %jmp T_25.6;
T_25.6 ;
    %pop/vec4 1;
T_25.1 ;
    %jmp T_25;
    .thread T_25;
    .scope S_0000023345fc8080;
T_26 ;
    %wait E_0000023345f5cbe0;
    %load/vec4 v0000023345fca0e0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_26.0, 6;
    %load/vec4 v0000023345fc9a00_0;
    %store/vec4 v0000023345fc9a00_0, 0, 4;
    %jmp T_26.2;
T_26.0 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000023345fc9a00_0, 0, 4;
    %jmp T_26.2;
T_26.2 ;
    %pop/vec4 1;
    %jmp T_26;
    .thread T_26, $push;
    .scope S_0000023345fc8080;
T_27 ;
    %wait E_0000023345f5d6e0;
    %load/vec4 v0000023345fca0e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000023345fc9a00_0, 0;
    %jmp T_27.1;
T_27.0 ;
    %load/vec4 v0000023345fc8f60_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_27.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_27.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_27.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_27.5, 6;
    %jmp T_27.6;
T_27.2 ;
    %load/vec4 v0000023345fc9a00_0;
    %assign/vec4 v0000023345fc9a00_0, 0;
    %jmp T_27.6;
T_27.3 ;
    %load/vec4 v0000023345fc90a0_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0000023345fc9a00_0;
    %parti/s 3, 1, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0000023345fc9a00_0, 0;
    %jmp T_27.6;
T_27.4 ;
    %load/vec4 v0000023345fc9a00_0;
    %parti/s 3, 0, 2;
    %load/vec4 v0000023345fc90a0_0;
    %parti/s 1, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0000023345fc9a00_0, 0;
    %jmp T_27.6;
T_27.5 ;
    %load/vec4 v0000023345fc90a0_0;
    %assign/vec4 v0000023345fc9a00_0, 0;
    %jmp T_27.6;
T_27.6 ;
    %pop/vec4 1;
T_27.1 ;
    %jmp T_27;
    .thread T_27;
    .scope S_0000023345fc8210;
T_28 ;
    %wait E_0000023345f5cbe0;
    %load/vec4 v0000023345fc9820_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_28.0, 6;
    %load/vec4 v0000023345fca360_0;
    %store/vec4 v0000023345fca360_0, 0, 4;
    %jmp T_28.2;
T_28.0 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000023345fca360_0, 0, 4;
    %jmp T_28.2;
T_28.2 ;
    %pop/vec4 1;
    %jmp T_28;
    .thread T_28, $push;
    .scope S_0000023345fc8210;
T_29 ;
    %wait E_0000023345f5cea0;
    %load/vec4 v0000023345fc9820_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000023345fca360_0, 0;
    %jmp T_29.1;
T_29.0 ;
    %load/vec4 v0000023345fca4a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_29.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_29.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_29.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_29.5, 6;
    %jmp T_29.6;
T_29.2 ;
    %load/vec4 v0000023345fca360_0;
    %assign/vec4 v0000023345fca360_0, 0;
    %jmp T_29.6;
T_29.3 ;
    %load/vec4 v0000023345fc9b40_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0000023345fca360_0;
    %parti/s 3, 1, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0000023345fca360_0, 0;
    %jmp T_29.6;
T_29.4 ;
    %load/vec4 v0000023345fca360_0;
    %parti/s 3, 0, 2;
    %load/vec4 v0000023345fc9b40_0;
    %parti/s 1, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0000023345fca360_0, 0;
    %jmp T_29.6;
T_29.5 ;
    %load/vec4 v0000023345fc9b40_0;
    %assign/vec4 v0000023345fca360_0, 0;
    %jmp T_29.6;
T_29.6 ;
    %pop/vec4 1;
T_29.1 ;
    %jmp T_29;
    .thread T_29;
    .scope S_0000023345fc6c30;
T_30 ;
    %wait E_0000023345f5cbe0;
    %load/vec4 v0000023345fc8e20_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_30.0, 6;
    %load/vec4 v0000023345fc95a0_0;
    %store/vec4 v0000023345fc95a0_0, 0, 4;
    %jmp T_30.2;
T_30.0 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000023345fc95a0_0, 0, 4;
    %jmp T_30.2;
T_30.2 ;
    %pop/vec4 1;
    %jmp T_30;
    .thread T_30, $push;
    .scope S_0000023345fc6c30;
T_31 ;
    %wait E_0000023345f5d5e0;
    %load/vec4 v0000023345fc8e20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000023345fc95a0_0, 0;
    %jmp T_31.1;
T_31.0 ;
    %load/vec4 v0000023345fc9dc0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_31.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_31.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_31.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_31.5, 6;
    %jmp T_31.6;
T_31.2 ;
    %load/vec4 v0000023345fc95a0_0;
    %assign/vec4 v0000023345fc95a0_0, 0;
    %jmp T_31.6;
T_31.3 ;
    %load/vec4 v0000023345fc9500_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0000023345fc95a0_0;
    %parti/s 3, 1, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0000023345fc95a0_0, 0;
    %jmp T_31.6;
T_31.4 ;
    %load/vec4 v0000023345fc95a0_0;
    %parti/s 3, 0, 2;
    %load/vec4 v0000023345fc9500_0;
    %parti/s 1, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0000023345fc95a0_0, 0;
    %jmp T_31.6;
T_31.5 ;
    %load/vec4 v0000023345fc9500_0;
    %assign/vec4 v0000023345fc95a0_0, 0;
    %jmp T_31.6;
T_31.6 ;
    %pop/vec4 1;
T_31.1 ;
    %jmp T_31;
    .thread T_31;
    .scope S_0000023345fcfa80;
T_32 ;
    %wait E_0000023345f5dbe0;
    %load/vec4 v0000023345fd1360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023345fd1540_0, 0;
    %jmp T_32.1;
T_32.0 ;
    %load/vec4 v0000023345fd15e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_32.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_32.3, 6;
    %jmp T_32.4;
T_32.2 ;
    %load/vec4 v0000023345fd1540_0;
    %assign/vec4 v0000023345fd1540_0, 0;
    %jmp T_32.4;
T_32.3 ;
    %load/vec4 v0000023345fd1540_0;
    %inv;
    %assign/vec4 v0000023345fd1540_0, 0;
    %jmp T_32.4;
T_32.4 ;
    %pop/vec4 1;
T_32.1 ;
    %jmp T_32;
    .thread T_32;
    .scope S_0000023345fcfa80;
T_33 ;
    %wait E_0000023345f5e220;
    %load/vec4 v0000023345fd1360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023345fd1540_0, 0;
T_33.0 ;
    %jmp T_33;
    .thread T_33;
    .scope S_0000023345fcff30;
T_34 ;
    %wait E_0000023345f5e660;
    %load/vec4 v0000023345fd0c80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023345fd1400_0, 0;
    %jmp T_34.1;
T_34.0 ;
    %load/vec4 v0000023345fd1b80_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_34.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_34.3, 6;
    %jmp T_34.4;
T_34.2 ;
    %load/vec4 v0000023345fd1400_0;
    %assign/vec4 v0000023345fd1400_0, 0;
    %jmp T_34.4;
T_34.3 ;
    %load/vec4 v0000023345fd1400_0;
    %inv;
    %assign/vec4 v0000023345fd1400_0, 0;
    %jmp T_34.4;
T_34.4 ;
    %pop/vec4 1;
T_34.1 ;
    %jmp T_34;
    .thread T_34;
    .scope S_0000023345fcff30;
T_35 ;
    %wait E_0000023345f5de20;
    %load/vec4 v0000023345fd0c80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023345fd1400_0, 0;
T_35.0 ;
    %jmp T_35;
    .thread T_35;
    .scope S_0000023345fd00c0;
T_36 ;
    %wait E_0000023345f5de60;
    %load/vec4 v0000023345fd24e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023345fd0f00_0, 0;
    %jmp T_36.1;
T_36.0 ;
    %load/vec4 v0000023345fd1a40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_36.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_36.3, 6;
    %jmp T_36.4;
T_36.2 ;
    %load/vec4 v0000023345fd0f00_0;
    %assign/vec4 v0000023345fd0f00_0, 0;
    %jmp T_36.4;
T_36.3 ;
    %load/vec4 v0000023345fd0f00_0;
    %inv;
    %assign/vec4 v0000023345fd0f00_0, 0;
    %jmp T_36.4;
T_36.4 ;
    %pop/vec4 1;
T_36.1 ;
    %jmp T_36;
    .thread T_36;
    .scope S_0000023345fd00c0;
T_37 ;
    %wait E_0000023345f5e3a0;
    %load/vec4 v0000023345fd24e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023345fd0f00_0, 0;
T_37.0 ;
    %jmp T_37;
    .thread T_37;
    .scope S_0000023345fd0890;
T_38 ;
    %wait E_0000023345f5df60;
    %load/vec4 v0000023345fd1d60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023345fd1720_0, 0;
    %jmp T_38.1;
T_38.0 ;
    %load/vec4 v0000023345fd2580_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_38.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_38.3, 6;
    %jmp T_38.4;
T_38.2 ;
    %load/vec4 v0000023345fd1720_0;
    %assign/vec4 v0000023345fd1720_0, 0;
    %jmp T_38.4;
T_38.3 ;
    %load/vec4 v0000023345fd1720_0;
    %inv;
    %assign/vec4 v0000023345fd1720_0, 0;
    %jmp T_38.4;
T_38.4 ;
    %pop/vec4 1;
T_38.1 ;
    %jmp T_38;
    .thread T_38;
    .scope S_0000023345fd0890;
T_39 ;
    %wait E_0000023345f5dd60;
    %load/vec4 v0000023345fd1d60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023345fd1720_0, 0;
T_39.0 ;
    %jmp T_39;
    .thread T_39;
    .scope S_0000023345fcf120;
T_40 ;
    %wait E_0000023345f5e1e0;
    %load/vec4 v0000023345fd1fe0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023345fd17c0_0, 0;
    %jmp T_40.1;
T_40.0 ;
    %load/vec4 v0000023345fd2120_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_40.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_40.3, 6;
    %jmp T_40.4;
T_40.2 ;
    %load/vec4 v0000023345fd17c0_0;
    %assign/vec4 v0000023345fd17c0_0, 0;
    %jmp T_40.4;
T_40.3 ;
    %load/vec4 v0000023345fd17c0_0;
    %inv;
    %assign/vec4 v0000023345fd17c0_0, 0;
    %jmp T_40.4;
T_40.4 ;
    %pop/vec4 1;
T_40.1 ;
    %jmp T_40;
    .thread T_40;
    .scope S_0000023345fcf120;
T_41 ;
    %wait E_0000023345f5e860;
    %load/vec4 v0000023345fd1fe0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_41.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023345fd17c0_0, 0;
T_41.0 ;
    %jmp T_41;
    .thread T_41;
    .scope S_0000023345fd0a20;
T_42 ;
    %wait E_0000023345f5e160;
    %load/vec4 v0000023345fd4840_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023345fd2300_0, 0;
    %jmp T_42.1;
T_42.0 ;
    %load/vec4 v0000023345fd4d40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_42.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_42.3, 6;
    %jmp T_42.4;
T_42.2 ;
    %load/vec4 v0000023345fd2300_0;
    %assign/vec4 v0000023345fd2300_0, 0;
    %jmp T_42.4;
T_42.3 ;
    %load/vec4 v0000023345fd2300_0;
    %inv;
    %assign/vec4 v0000023345fd2300_0, 0;
    %jmp T_42.4;
T_42.4 ;
    %pop/vec4 1;
T_42.1 ;
    %jmp T_42;
    .thread T_42;
    .scope S_0000023345fd0a20;
T_43 ;
    %wait E_0000023345f5dc60;
    %load/vec4 v0000023345fd4840_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023345fd2300_0, 0;
T_43.0 ;
    %jmp T_43;
    .thread T_43;
    .scope S_0000023345fcfda0;
T_44 ;
    %wait E_0000023345f5e960;
    %load/vec4 v0000023345fd4340_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_44.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023345fd31c0_0, 0;
    %jmp T_44.1;
T_44.0 ;
    %load/vec4 v0000023345fd3120_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_44.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_44.3, 6;
    %jmp T_44.4;
T_44.2 ;
    %load/vec4 v0000023345fd31c0_0;
    %assign/vec4 v0000023345fd31c0_0, 0;
    %jmp T_44.4;
T_44.3 ;
    %load/vec4 v0000023345fd31c0_0;
    %inv;
    %assign/vec4 v0000023345fd31c0_0, 0;
    %jmp T_44.4;
T_44.4 ;
    %pop/vec4 1;
T_44.1 ;
    %jmp T_44;
    .thread T_44;
    .scope S_0000023345fcfda0;
T_45 ;
    %wait E_0000023345f5dc20;
    %load/vec4 v0000023345fd4340_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_45.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023345fd31c0_0, 0;
T_45.0 ;
    %jmp T_45;
    .thread T_45;
    .scope S_0000023345fc7bd0;
T_46 ;
    %wait E_0000023345f5d8e0;
    %load/vec4 v0000023345fcbbf0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_46.0, 6;
    %load/vec4 v0000023345fcc730_0;
    %store/vec4 v0000023345fcc730_0, 0, 4;
    %jmp T_46.2;
T_46.0 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000023345fcc730_0, 0, 4;
    %jmp T_46.2;
T_46.2 ;
    %pop/vec4 1;
    %jmp T_46;
    .thread T_46, $push;
    .scope S_0000023345fc7bd0;
T_47 ;
    %wait E_0000023345f5d4a0;
    %load/vec4 v0000023345fcbbf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_47.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000023345fcc730_0, 0;
    %jmp T_47.1;
T_47.0 ;
    %load/vec4 v0000023345fcb290_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_47.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_47.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_47.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_47.5, 6;
    %jmp T_47.6;
T_47.2 ;
    %load/vec4 v0000023345fcc730_0;
    %assign/vec4 v0000023345fcc730_0, 0;
    %jmp T_47.6;
T_47.3 ;
    %load/vec4 v0000023345fc9320_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0000023345fcc730_0;
    %parti/s 3, 1, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0000023345fcc730_0, 0;
    %jmp T_47.6;
T_47.4 ;
    %load/vec4 v0000023345fcc730_0;
    %parti/s 3, 0, 2;
    %load/vec4 v0000023345fc9320_0;
    %parti/s 1, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0000023345fcc730_0, 0;
    %jmp T_47.6;
T_47.5 ;
    %load/vec4 v0000023345fc9320_0;
    %assign/vec4 v0000023345fcc730_0, 0;
    %jmp T_47.6;
T_47.6 ;
    %pop/vec4 1;
T_47.1 ;
    %jmp T_47;
    .thread T_47;
    .scope S_0000023345fc7d60;
T_48 ;
    %wait E_0000023345f5d8e0;
    %load/vec4 v0000023345fcc910_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_48.0, 6;
    %load/vec4 v0000023345fcc2d0_0;
    %store/vec4 v0000023345fcc2d0_0, 0, 4;
    %jmp T_48.2;
T_48.0 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000023345fcc2d0_0, 0, 4;
    %jmp T_48.2;
T_48.2 ;
    %pop/vec4 1;
    %jmp T_48;
    .thread T_48, $push;
    .scope S_0000023345fc7d60;
T_49 ;
    %wait E_0000023345f5d760;
    %load/vec4 v0000023345fcc910_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_49.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000023345fcc2d0_0, 0;
    %jmp T_49.1;
T_49.0 ;
    %load/vec4 v0000023345fcc7d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_49.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_49.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_49.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_49.5, 6;
    %jmp T_49.6;
T_49.2 ;
    %load/vec4 v0000023345fcc2d0_0;
    %assign/vec4 v0000023345fcc2d0_0, 0;
    %jmp T_49.6;
T_49.3 ;
    %load/vec4 v0000023345fcae30_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0000023345fcc2d0_0;
    %parti/s 3, 1, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0000023345fcc2d0_0, 0;
    %jmp T_49.6;
T_49.4 ;
    %load/vec4 v0000023345fcc2d0_0;
    %parti/s 3, 0, 2;
    %load/vec4 v0000023345fcae30_0;
    %parti/s 1, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0000023345fcc2d0_0, 0;
    %jmp T_49.6;
T_49.5 ;
    %load/vec4 v0000023345fcae30_0;
    %assign/vec4 v0000023345fcc2d0_0, 0;
    %jmp T_49.6;
T_49.6 ;
    %pop/vec4 1;
T_49.1 ;
    %jmp T_49;
    .thread T_49;
    .scope S_0000023345fc83a0;
T_50 ;
    %wait E_0000023345f5d8e0;
    %load/vec4 v0000023345fcad90_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_50.0, 6;
    %load/vec4 v0000023345fcc5f0_0;
    %store/vec4 v0000023345fcc5f0_0, 0, 4;
    %jmp T_50.2;
T_50.0 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000023345fcc5f0_0, 0, 4;
    %jmp T_50.2;
T_50.2 ;
    %pop/vec4 1;
    %jmp T_50;
    .thread T_50, $push;
    .scope S_0000023345fc83a0;
T_51 ;
    %wait E_0000023345f5cee0;
    %load/vec4 v0000023345fcad90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_51.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000023345fcc5f0_0, 0;
    %jmp T_51.1;
T_51.0 ;
    %load/vec4 v0000023345fcb650_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_51.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_51.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_51.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_51.5, 6;
    %jmp T_51.6;
T_51.2 ;
    %load/vec4 v0000023345fcc5f0_0;
    %assign/vec4 v0000023345fcc5f0_0, 0;
    %jmp T_51.6;
T_51.3 ;
    %load/vec4 v0000023345fcb3d0_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0000023345fcc5f0_0;
    %parti/s 3, 1, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0000023345fcc5f0_0, 0;
    %jmp T_51.6;
T_51.4 ;
    %load/vec4 v0000023345fcc5f0_0;
    %parti/s 3, 0, 2;
    %load/vec4 v0000023345fcb3d0_0;
    %parti/s 1, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0000023345fcc5f0_0, 0;
    %jmp T_51.6;
T_51.5 ;
    %load/vec4 v0000023345fcb3d0_0;
    %assign/vec4 v0000023345fcc5f0_0, 0;
    %jmp T_51.6;
T_51.6 ;
    %pop/vec4 1;
T_51.1 ;
    %jmp T_51;
    .thread T_51;
    .scope S_0000023345fc6f50;
T_52 ;
    %wait E_0000023345f5d8e0;
    %load/vec4 v0000023345fcbd30_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_52.0, 6;
    %load/vec4 v0000023345fcb150_0;
    %store/vec4 v0000023345fcb150_0, 0, 4;
    %jmp T_52.2;
T_52.0 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000023345fcb150_0, 0, 4;
    %jmp T_52.2;
T_52.2 ;
    %pop/vec4 1;
    %jmp T_52;
    .thread T_52, $push;
    .scope S_0000023345fc6f50;
T_53 ;
    %wait E_0000023345f5d160;
    %load/vec4 v0000023345fcbd30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_53.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000023345fcb150_0, 0;
    %jmp T_53.1;
T_53.0 ;
    %load/vec4 v0000023345fcaed0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_53.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_53.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_53.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_53.5, 6;
    %jmp T_53.6;
T_53.2 ;
    %load/vec4 v0000023345fcb150_0;
    %assign/vec4 v0000023345fcb150_0, 0;
    %jmp T_53.6;
T_53.3 ;
    %load/vec4 v0000023345fcb470_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0000023345fcb150_0;
    %parti/s 3, 1, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0000023345fcb150_0, 0;
    %jmp T_53.6;
T_53.4 ;
    %load/vec4 v0000023345fcb150_0;
    %parti/s 3, 0, 2;
    %load/vec4 v0000023345fcb470_0;
    %parti/s 1, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0000023345fcb150_0, 0;
    %jmp T_53.6;
T_53.5 ;
    %load/vec4 v0000023345fcb470_0;
    %assign/vec4 v0000023345fcb150_0, 0;
    %jmp T_53.6;
T_53.6 ;
    %pop/vec4 1;
T_53.1 ;
    %jmp T_53;
    .thread T_53;
    .scope S_0000023345fc70e0;
T_54 ;
    %wait E_0000023345f5d8e0;
    %load/vec4 v0000023345fcbb50_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_54.0, 6;
    %load/vec4 v0000023345fcc550_0;
    %store/vec4 v0000023345fcc550_0, 0, 4;
    %jmp T_54.2;
T_54.0 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000023345fcc550_0, 0, 4;
    %jmp T_54.2;
T_54.2 ;
    %pop/vec4 1;
    %jmp T_54;
    .thread T_54, $push;
    .scope S_0000023345fc70e0;
T_55 ;
    %wait E_0000023345f5d960;
    %load/vec4 v0000023345fcbb50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000023345fcc550_0, 0;
    %jmp T_55.1;
T_55.0 ;
    %load/vec4 v0000023345fcc050_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_55.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_55.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_55.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_55.5, 6;
    %jmp T_55.6;
T_55.2 ;
    %load/vec4 v0000023345fcc550_0;
    %assign/vec4 v0000023345fcc550_0, 0;
    %jmp T_55.6;
T_55.3 ;
    %load/vec4 v0000023345fcaf70_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0000023345fcc550_0;
    %parti/s 3, 1, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0000023345fcc550_0, 0;
    %jmp T_55.6;
T_55.4 ;
    %load/vec4 v0000023345fcc550_0;
    %parti/s 3, 0, 2;
    %load/vec4 v0000023345fcaf70_0;
    %parti/s 1, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0000023345fcc550_0, 0;
    %jmp T_55.6;
T_55.5 ;
    %load/vec4 v0000023345fcaf70_0;
    %assign/vec4 v0000023345fcc550_0, 0;
    %jmp T_55.6;
T_55.6 ;
    %pop/vec4 1;
T_55.1 ;
    %jmp T_55;
    .thread T_55;
    .scope S_0000023345fc86c0;
T_56 ;
    %wait E_0000023345f5d8e0;
    %load/vec4 v0000023345fcc690_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_56.0, 6;
    %load/vec4 v0000023345fcb0b0_0;
    %store/vec4 v0000023345fcb0b0_0, 0, 4;
    %jmp T_56.2;
T_56.0 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000023345fcb0b0_0, 0, 4;
    %jmp T_56.2;
T_56.2 ;
    %pop/vec4 1;
    %jmp T_56;
    .thread T_56, $push;
    .scope S_0000023345fc86c0;
T_57 ;
    %wait E_0000023345f5d4e0;
    %load/vec4 v0000023345fcc690_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_57.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000023345fcb0b0_0, 0;
    %jmp T_57.1;
T_57.0 ;
    %load/vec4 v0000023345fcb830_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_57.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_57.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_57.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_57.5, 6;
    %jmp T_57.6;
T_57.2 ;
    %load/vec4 v0000023345fcb0b0_0;
    %assign/vec4 v0000023345fcb0b0_0, 0;
    %jmp T_57.6;
T_57.3 ;
    %load/vec4 v0000023345fcb010_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0000023345fcb0b0_0;
    %parti/s 3, 1, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0000023345fcb0b0_0, 0;
    %jmp T_57.6;
T_57.4 ;
    %load/vec4 v0000023345fcb0b0_0;
    %parti/s 3, 0, 2;
    %load/vec4 v0000023345fcb010_0;
    %parti/s 1, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0000023345fcb0b0_0, 0;
    %jmp T_57.6;
T_57.5 ;
    %load/vec4 v0000023345fcb010_0;
    %assign/vec4 v0000023345fcb0b0_0, 0;
    %jmp T_57.6;
T_57.6 ;
    %pop/vec4 1;
T_57.1 ;
    %jmp T_57;
    .thread T_57;
    .scope S_0000023345fc6dc0;
T_58 ;
    %wait E_0000023345f5d8e0;
    %load/vec4 v0000023345fcc410_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_58.0, 6;
    %load/vec4 v0000023345fcb510_0;
    %store/vec4 v0000023345fcb510_0, 0, 4;
    %jmp T_58.2;
T_58.0 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000023345fcb510_0, 0, 4;
    %jmp T_58.2;
T_58.2 ;
    %pop/vec4 1;
    %jmp T_58;
    .thread T_58, $push;
    .scope S_0000023345fc6dc0;
T_59 ;
    %wait E_0000023345f5d5a0;
    %load/vec4 v0000023345fcc410_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_59.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000023345fcb510_0, 0;
    %jmp T_59.1;
T_59.0 ;
    %load/vec4 v0000023345fcbfb0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_59.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_59.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_59.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_59.5, 6;
    %jmp T_59.6;
T_59.2 ;
    %load/vec4 v0000023345fcb510_0;
    %assign/vec4 v0000023345fcb510_0, 0;
    %jmp T_59.6;
T_59.3 ;
    %load/vec4 v0000023345fcba10_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0000023345fcb510_0;
    %parti/s 3, 1, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0000023345fcb510_0, 0;
    %jmp T_59.6;
T_59.4 ;
    %load/vec4 v0000023345fcb510_0;
    %parti/s 3, 0, 2;
    %load/vec4 v0000023345fcba10_0;
    %parti/s 1, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0000023345fcb510_0, 0;
    %jmp T_59.6;
T_59.5 ;
    %load/vec4 v0000023345fcba10_0;
    %assign/vec4 v0000023345fcb510_0, 0;
    %jmp T_59.6;
T_59.6 ;
    %pop/vec4 1;
T_59.1 ;
    %jmp T_59;
    .thread T_59;
    .scope S_0000023345fc7270;
T_60 ;
    %wait E_0000023345f5d8e0;
    %load/vec4 v0000023345fcac50_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_60.0, 6;
    %load/vec4 v0000023345fcb790_0;
    %store/vec4 v0000023345fcb790_0, 0, 4;
    %jmp T_60.2;
T_60.0 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000023345fcb790_0, 0, 4;
    %jmp T_60.2;
T_60.2 ;
    %pop/vec4 1;
    %jmp T_60;
    .thread T_60, $push;
    .scope S_0000023345fc7270;
T_61 ;
    %wait E_0000023345f5ce20;
    %load/vec4 v0000023345fcac50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_61.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000023345fcb790_0, 0;
    %jmp T_61.1;
T_61.0 ;
    %load/vec4 v0000023345fcb6f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_61.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_61.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_61.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_61.5, 6;
    %jmp T_61.6;
T_61.2 ;
    %load/vec4 v0000023345fcb790_0;
    %assign/vec4 v0000023345fcb790_0, 0;
    %jmp T_61.6;
T_61.3 ;
    %load/vec4 v0000023345fcc870_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0000023345fcb790_0;
    %parti/s 3, 1, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0000023345fcb790_0, 0;
    %jmp T_61.6;
T_61.4 ;
    %load/vec4 v0000023345fcb790_0;
    %parti/s 3, 0, 2;
    %load/vec4 v0000023345fcc870_0;
    %parti/s 1, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0000023345fcb790_0, 0;
    %jmp T_61.6;
T_61.5 ;
    %load/vec4 v0000023345fcc870_0;
    %assign/vec4 v0000023345fcb790_0, 0;
    %jmp T_61.6;
T_61.6 ;
    %pop/vec4 1;
T_61.1 ;
    %jmp T_61;
    .thread T_61;
    .scope S_0000023345f4a970;
T_62 ;
    %wait E_0000023345f5d5e0;
    %load/vec4 v0000023345f47810_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_62.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000023345f464b0_0, 0;
    %jmp T_62.1;
T_62.0 ;
    %load/vec4 v0000023345f464b0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0000023345f464b0_0, 0;
T_62.1 ;
    %jmp T_62;
    .thread T_62;
    .scope S_0000023345fd03e0;
T_63 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023345fd48e0_0, 0, 1;
    %end;
    .thread T_63;
    .scope S_0000023345fd03e0;
T_64 ;
    %wait E_0000023345f5dca0;
    %load/vec4 v0000023345fd4b60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_64.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023345fd48e0_0, 0;
    %jmp T_64.1;
T_64.0 ;
    %load/vec4 v0000023345fd3580_0;
    %assign/vec4 v0000023345fd48e0_0, 0;
T_64.1 ;
    %jmp T_64;
    .thread T_64;
    .scope S_0000023345f4b460;
T_65 ;
    %wait E_0000023345f5d2e0;
    %load/vec4 v0000023345f46ff0_0;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_65.0, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/u;
    %jmp/1 T_65.1, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 5;
    %cmp/u;
    %jmp/1 T_65.2, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 5;
    %cmp/u;
    %jmp/1 T_65.3, 6;
    %dup/vec4;
    %pushi/vec4 20, 0, 5;
    %cmp/u;
    %jmp/1 T_65.4, 6;
    %dup/vec4;
    %pushi/vec4 21, 0, 5;
    %cmp/u;
    %jmp/1 T_65.5, 6;
    %dup/vec4;
    %pushi/vec4 22, 0, 5;
    %cmp/u;
    %jmp/1 T_65.6, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 5;
    %cmp/u;
    %jmp/1 T_65.7, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 5;
    %cmp/u;
    %jmp/1 T_65.8, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 5;
    %cmp/u;
    %jmp/1 T_65.9, 6;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0000023345f478b0_0, 0, 7;
    %jmp T_65.11;
T_65.0 ;
    %pushi/vec4 126, 0, 7;
    %store/vec4 v0000023345f478b0_0, 0, 7;
    %jmp T_65.11;
T_65.1 ;
    %pushi/vec4 48, 0, 7;
    %store/vec4 v0000023345f478b0_0, 0, 7;
    %jmp T_65.11;
T_65.2 ;
    %pushi/vec4 109, 0, 7;
    %store/vec4 v0000023345f478b0_0, 0, 7;
    %jmp T_65.11;
T_65.3 ;
    %pushi/vec4 121, 0, 7;
    %store/vec4 v0000023345f478b0_0, 0, 7;
    %jmp T_65.11;
T_65.4 ;
    %pushi/vec4 51, 0, 7;
    %store/vec4 v0000023345f478b0_0, 0, 7;
    %jmp T_65.11;
T_65.5 ;
    %pushi/vec4 91, 0, 7;
    %store/vec4 v0000023345f478b0_0, 0, 7;
    %jmp T_65.11;
T_65.6 ;
    %pushi/vec4 95, 0, 7;
    %store/vec4 v0000023345f478b0_0, 0, 7;
    %jmp T_65.11;
T_65.7 ;
    %pushi/vec4 112, 0, 7;
    %store/vec4 v0000023345f478b0_0, 0, 7;
    %jmp T_65.11;
T_65.8 ;
    %pushi/vec4 127, 0, 7;
    %store/vec4 v0000023345f478b0_0, 0, 7;
    %jmp T_65.11;
T_65.9 ;
    %pushi/vec4 123, 0, 7;
    %store/vec4 v0000023345f478b0_0, 0, 7;
    %jmp T_65.11;
T_65.11 ;
    %pop/vec4 1;
    %jmp T_65;
    .thread T_65, $push;
    .scope S_0000023345f4ae20;
T_66 ;
    %vpi_call 2 64 "$dumpfile", "doe_tb_verbose.vcd" {0 0 0};
    %vpi_call 2 64 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000023345f4ae20 {0 0 0};
    %vpi_call 2 66 "$display", "\011\011\011\011\011\011\011\011\011\011\011\011\011\011\011\011\011\011\011*** SIMULATING HDL DESIGN OF EXPERIMENT: 8-DIGIT DIGITAL PASSCODE LOCK WITH ATTEMPTS, ALARM, AND 7-SEGMENT DISPLAY ***\012" {0 0 0};
    %vpi_call 2 67 "$display", "\011 BCD Output\011   Keypad Input\011    Demux Output\011\011\011\011     TFF Output\011\011\011\011\011\011\011\011\011        (UI) Shift Register Output\011\011\011\011\011\011\011\011        (SP) Shift Register Output\011\011\011\011  Comparator Output\011   Attempt\011 Unlocked  Alarm     7-Segment Display (abcdefg)" {0 0 0};
    %vpi_call 2 68 "$monitor", "\011   %b\011    %b\011         %b\011\011     clk1=%b, clk2=%b, clk3=%b, clk4=%b, clk5=%b, clk6=%b, clk7=%b, clk8=%b\011\011       SR1=%b, SR2=%b, SR3=%b, SR4=%b, SR5=%b, SR6=%b, SR7=%b, SR8=%b\011\011       SR1=%b, SR2=%b, SR3=%b, SR4=%b, SR5=%b, SR6=%b, SR7=%b, SR8=%b\011\011   %b\011\011    %b\011     %b\011     %b\011\011      %b", v0000023345fde680_0, v0000023345fe15a0_0, v0000023345fde540_0, v0000023345fdd460_0, v0000023345fddaa0_0, v0000023345fdd8c0_0, v0000023345fdea40_0, v0000023345fde5e0_0, v0000023345fde900_0, v0000023345fdda00_0, v0000023345fde2c0_0, v0000023345fddbe0_0, v0000023345fdcec0_0, v0000023345fdd3c0_0, v0000023345fdd000_0, v0000023345fde720_0, v0000023345fdd320_0, v0000023345fde7c0_0, v0000023345fde360_0, v0000023345fdd140_0, v0000023345fddc80_0, v0000023345fdd640_0, v0000023345fdd6e0_0, v0000023345fdd820_0, v0000023345fddfa0_0, v0000023345fdffc0_0, v0000023345fdf7a0_0, v0000023345fd3b20_0, v0000023345fd3a80_0, v0000023345fe0060_0, v0000023345fd3800_0, v0000023345fde400_0 {0 0 0};
    %end;
    .thread T_66;
    .scope S_0000023345f4ae20;
T_67 ;
    %fork t_1, S_0000023345f4ae20;
    %fork t_2, S_0000023345f4ae20;
    %fork t_3, S_0000023345f4ae20;
    %fork t_4, S_0000023345f4ae20;
    %fork t_5, S_0000023345f4ae20;
    %fork t_6, S_0000023345f4ae20;
    %fork t_7, S_0000023345f4ae20;
    %fork t_8, S_0000023345f4ae20;
    %fork t_9, S_0000023345f4ae20;
    %fork t_10, S_0000023345f4ae20;
    %fork t_11, S_0000023345f4ae20;
    %fork t_12, S_0000023345f4ae20;
    %fork t_13, S_0000023345f4ae20;
    %fork t_14, S_0000023345f4ae20;
    %fork t_15, S_0000023345f4ae20;
    %fork t_16, S_0000023345f4ae20;
    %fork t_17, S_0000023345f4ae20;
    %fork t_18, S_0000023345f4ae20;
    %fork t_19, S_0000023345f4ae20;
    %fork t_20, S_0000023345f4ae20;
    %fork t_21, S_0000023345f4ae20;
    %join;
    %join;
    %join;
    %join;
    %join;
    %join;
    %join;
    %join;
    %join;
    %join;
    %join;
    %join;
    %join;
    %join;
    %join;
    %join;
    %join;
    %join;
    %join;
    %join;
    %join;
    %jmp t_0;
t_1 ;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000023345fe15a0_0, 4, 1;
    %end;
t_2 ;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000023345fe15a0_0, 4, 1;
    %end;
t_3 ;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000023345fe15a0_0, 4, 1;
    %end;
t_4 ;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000023345fe15a0_0, 4, 1;
    %end;
t_5 ;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000023345fe15a0_0, 4, 1;
    %end;
t_6 ;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000023345fe15a0_0, 4, 1;
    %end;
t_7 ;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000023345fe15a0_0, 4, 1;
    %end;
t_8 ;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000023345fe15a0_0, 4, 1;
    %end;
t_9 ;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000023345fe15a0_0, 4, 1;
    %end;
t_10 ;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000023345fe15a0_0, 4, 1;
    %end;
t_11 ;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0000023345fdcf60_0, 0, 2;
    %end;
t_12 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023345fe0560_0, 0, 1;
    %end;
t_13 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023345fdd5a0_0, 0, 1;
    %end;
t_14 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023345fdd780_0, 0, 1;
    %end;
t_15 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023345fddf00_0, 0, 1;
    %end;
t_16 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023345fdd280_0, 0, 1;
    %end;
t_17 ;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023345fe0560_0, 0, 1;
    %end;
t_18 ;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023345fdd5a0_0, 0, 1;
    %end;
t_19 ;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023345fddf00_0, 0, 1;
    %end;
t_20 ;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023345fdd780_0, 0, 1;
    %end;
t_21 ;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023345fdd280_0, 0, 1;
    %end;
    .scope S_0000023345f4ae20;
t_0 ;
    %end;
    .thread T_67;
    .scope S_0000023345f4ae20;
T_68 ;
    %fork t_23, S_0000023345f4ae20;
    %fork t_24, S_0000023345f4ae20;
    %join;
    %join;
    %jmp t_22;
t_23 ;
    %delay 5, 0;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000023345fdcf60_0, 0, 2;
    %end;
t_24 ;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000023345fe15a0_0, 4, 1;
    %end;
    .scope S_0000023345f4ae20;
t_22 ;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000023345fe15a0_0, 4, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000023345fe15a0_0, 4, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000023345fe15a0_0, 4, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000023345fe15a0_0, 4, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000023345fe15a0_0, 4, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000023345fe15a0_0, 4, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000023345fe15a0_0, 4, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000023345fe15a0_0, 4, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000023345fe15a0_0, 4, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000023345fe15a0_0, 4, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000023345fe15a0_0, 4, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000023345fe15a0_0, 4, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000023345fe15a0_0, 4, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000023345fe15a0_0, 4, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000023345fe15a0_0, 4, 1;
    %fork t_26, S_0000023345f4ae20;
    %fork t_27, S_0000023345f4ae20;
    %join;
    %join;
    %jmp t_25;
t_26 ;
    %delay 5, 0;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000023345fdcf60_0, 0, 2;
    %end;
t_27 ;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000023345fe15a0_0, 4, 1;
    %end;
    .scope S_0000023345f4ae20;
t_25 ;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000023345fe15a0_0, 4, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000023345fe15a0_0, 4, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000023345fe15a0_0, 4, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000023345fe15a0_0, 4, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000023345fe15a0_0, 4, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000023345fe15a0_0, 4, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000023345fe15a0_0, 4, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000023345fe15a0_0, 4, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000023345fe15a0_0, 4, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000023345fe15a0_0, 4, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000023345fe15a0_0, 4, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000023345fe15a0_0, 4, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000023345fe15a0_0, 4, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000023345fe15a0_0, 4, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000023345fe15a0_0, 4, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000023345fe15a0_0, 4, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000023345fe15a0_0, 4, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000023345fe15a0_0, 4, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000023345fe15a0_0, 4, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000023345fe15a0_0, 4, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000023345fe15a0_0, 4, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000023345fe15a0_0, 4, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000023345fe15a0_0, 4, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000023345fe15a0_0, 4, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000023345fe15a0_0, 4, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000023345fe15a0_0, 4, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000023345fe15a0_0, 4, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000023345fe15a0_0, 4, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000023345fe15a0_0, 4, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000023345fe15a0_0, 4, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000023345fe15a0_0, 4, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000023345fe15a0_0, 4, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000023345fe15a0_0, 4, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000023345fe15a0_0, 4, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000023345fe15a0_0, 4, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000023345fe15a0_0, 4, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000023345fe15a0_0, 4, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000023345fe15a0_0, 4, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000023345fe15a0_0, 4, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000023345fe15a0_0, 4, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000023345fe15a0_0, 4, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000023345fe15a0_0, 4, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000023345fe15a0_0, 4, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000023345fe15a0_0, 4, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000023345fe15a0_0, 4, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000023345fe15a0_0, 4, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000023345fe15a0_0, 4, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000023345fe15a0_0, 4, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000023345fe15a0_0, 4, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000023345fe15a0_0, 4, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000023345fe15a0_0, 4, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000023345fe15a0_0, 4, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000023345fe15a0_0, 4, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000023345fe15a0_0, 4, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000023345fe15a0_0, 4, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000023345fe15a0_0, 4, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000023345fe15a0_0, 4, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000023345fe15a0_0, 4, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000023345fe15a0_0, 4, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000023345fe15a0_0, 4, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000023345fe15a0_0, 4, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000023345fe15a0_0, 4, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000023345fe15a0_0, 4, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000023345fe15a0_0, 4, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000023345fe15a0_0, 4, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000023345fe15a0_0, 4, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000023345fe15a0_0, 4, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000023345fe15a0_0, 4, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000023345fe15a0_0, 4, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000023345fe15a0_0, 4, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000023345fe15a0_0, 4, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000023345fe15a0_0, 4, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000023345fe15a0_0, 4, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000023345fe15a0_0, 4, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000023345fe15a0_0, 4, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000023345fe15a0_0, 4, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000023345fe15a0_0, 4, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000023345fe15a0_0, 4, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000023345fe15a0_0, 4, 1;
    %delay 20, 0;
    %vpi_call 2 204 "$finish" {0 0 0};
    %end;
    .thread T_68;
    .scope S_0000023345fcec70;
T_69 ;
    %wait E_0000023345f5e460;
    %load/vec4 v0000023345fdfde0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_69.0, 6;
    %load/vec4 v0000023345fe0600_0;
    %store/vec4 v0000023345fe0600_0, 0, 4;
    %jmp T_69.2;
T_69.0 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000023345fe0600_0, 0, 4;
    %jmp T_69.2;
T_69.2 ;
    %pop/vec4 1;
    %jmp T_69;
    .thread T_69, $push;
    .scope S_0000023345fcec70;
T_70 ;
    %wait E_0000023345f5eae0;
    %load/vec4 v0000023345fdfde0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_70.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000023345fe0600_0, 0;
    %jmp T_70.1;
T_70.0 ;
    %load/vec4 v0000023345fe0100_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_70.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_70.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_70.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_70.5, 6;
    %jmp T_70.6;
T_70.2 ;
    %load/vec4 v0000023345fe0600_0;
    %assign/vec4 v0000023345fe0600_0, 0;
    %jmp T_70.6;
T_70.3 ;
    %load/vec4 v0000023345fe1140_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0000023345fe0600_0;
    %parti/s 3, 1, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0000023345fe0600_0, 0;
    %jmp T_70.6;
T_70.4 ;
    %load/vec4 v0000023345fe0600_0;
    %parti/s 3, 0, 2;
    %load/vec4 v0000023345fe1140_0;
    %parti/s 1, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0000023345fe0600_0, 0;
    %jmp T_70.6;
T_70.5 ;
    %load/vec4 v0000023345fe1140_0;
    %assign/vec4 v0000023345fe0600_0, 0;
    %jmp T_70.6;
T_70.6 ;
    %pop/vec4 1;
T_70.1 ;
    %jmp T_70;
    .thread T_70;
    .scope S_0000023345fcf440;
T_71 ;
    %wait E_0000023345f5e460;
    %load/vec4 v0000023345fe02e0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_71.0, 6;
    %load/vec4 v0000023345fe1000_0;
    %store/vec4 v0000023345fe1000_0, 0, 4;
    %jmp T_71.2;
T_71.0 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000023345fe1000_0, 0, 4;
    %jmp T_71.2;
T_71.2 ;
    %pop/vec4 1;
    %jmp T_71;
    .thread T_71, $push;
    .scope S_0000023345fcf440;
T_72 ;
    %wait E_0000023345f5e060;
    %load/vec4 v0000023345fe02e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_72.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000023345fe1000_0, 0;
    %jmp T_72.1;
T_72.0 ;
    %load/vec4 v0000023345fdfca0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_72.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_72.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_72.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_72.5, 6;
    %jmp T_72.6;
T_72.2 ;
    %load/vec4 v0000023345fe1000_0;
    %assign/vec4 v0000023345fe1000_0, 0;
    %jmp T_72.6;
T_72.3 ;
    %load/vec4 v0000023345fe0ba0_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0000023345fe1000_0;
    %parti/s 3, 1, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0000023345fe1000_0, 0;
    %jmp T_72.6;
T_72.4 ;
    %load/vec4 v0000023345fe1000_0;
    %parti/s 3, 0, 2;
    %load/vec4 v0000023345fe0ba0_0;
    %parti/s 1, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0000023345fe1000_0, 0;
    %jmp T_72.6;
T_72.5 ;
    %load/vec4 v0000023345fe0ba0_0;
    %assign/vec4 v0000023345fe1000_0, 0;
    %jmp T_72.6;
T_72.6 ;
    %pop/vec4 1;
T_72.1 ;
    %jmp T_72;
    .thread T_72;
    .scope S_0000023345fcee00;
T_73 ;
    %wait E_0000023345f5e460;
    %load/vec4 v0000023345fdf660_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_73.0, 6;
    %load/vec4 v0000023345fdf980_0;
    %store/vec4 v0000023345fdf980_0, 0, 4;
    %jmp T_73.2;
T_73.0 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000023345fdf980_0, 0, 4;
    %jmp T_73.2;
T_73.2 ;
    %pop/vec4 1;
    %jmp T_73;
    .thread T_73, $push;
    .scope S_0000023345fcee00;
T_74 ;
    %wait E_0000023345f5e6a0;
    %load/vec4 v0000023345fdf660_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_74.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000023345fdf980_0, 0;
    %jmp T_74.1;
T_74.0 ;
    %load/vec4 v0000023345fdfc00_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_74.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_74.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_74.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_74.5, 6;
    %jmp T_74.6;
T_74.2 ;
    %load/vec4 v0000023345fdf980_0;
    %assign/vec4 v0000023345fdf980_0, 0;
    %jmp T_74.6;
T_74.3 ;
    %load/vec4 v0000023345fe0e20_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0000023345fdf980_0;
    %parti/s 3, 1, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0000023345fdf980_0, 0;
    %jmp T_74.6;
T_74.4 ;
    %load/vec4 v0000023345fdf980_0;
    %parti/s 3, 0, 2;
    %load/vec4 v0000023345fe0e20_0;
    %parti/s 1, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0000023345fdf980_0, 0;
    %jmp T_74.6;
T_74.5 ;
    %load/vec4 v0000023345fe0e20_0;
    %assign/vec4 v0000023345fdf980_0, 0;
    %jmp T_74.6;
T_74.6 ;
    %pop/vec4 1;
T_74.1 ;
    %jmp T_74;
    .thread T_74;
    .scope S_0000023345fcef90;
T_75 ;
    %wait E_0000023345f5e460;
    %load/vec4 v0000023345fdf840_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_75.0, 6;
    %load/vec4 v0000023345fe01a0_0;
    %store/vec4 v0000023345fe01a0_0, 0, 4;
    %jmp T_75.2;
T_75.0 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000023345fe01a0_0, 0, 4;
    %jmp T_75.2;
T_75.2 ;
    %pop/vec4 1;
    %jmp T_75;
    .thread T_75, $push;
    .scope S_0000023345fcef90;
T_76 ;
    %wait E_0000023345f5eb20;
    %load/vec4 v0000023345fdf840_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_76.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000023345fe01a0_0, 0;
    %jmp T_76.1;
T_76.0 ;
    %load/vec4 v0000023345fe13c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_76.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_76.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_76.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_76.5, 6;
    %jmp T_76.6;
T_76.2 ;
    %load/vec4 v0000023345fe01a0_0;
    %assign/vec4 v0000023345fe01a0_0, 0;
    %jmp T_76.6;
T_76.3 ;
    %load/vec4 v0000023345fe0ce0_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0000023345fe01a0_0;
    %parti/s 3, 1, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0000023345fe01a0_0, 0;
    %jmp T_76.6;
T_76.4 ;
    %load/vec4 v0000023345fe01a0_0;
    %parti/s 3, 0, 2;
    %load/vec4 v0000023345fe0ce0_0;
    %parti/s 1, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0000023345fe01a0_0, 0;
    %jmp T_76.6;
T_76.5 ;
    %load/vec4 v0000023345fe0ce0_0;
    %assign/vec4 v0000023345fe01a0_0, 0;
    %jmp T_76.6;
T_76.6 ;
    %pop/vec4 1;
T_76.1 ;
    %jmp T_76;
    .thread T_76;
    .scope S_0000023345fcf5d0;
T_77 ;
    %wait E_0000023345f5e420;
    %load/vec4 v0000023345fe0c40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_77.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023345fe0a60_0, 0;
    %jmp T_77.1;
T_77.0 ;
    %load/vec4 v0000023345fe0d80_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_77.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_77.3, 6;
    %jmp T_77.4;
T_77.2 ;
    %load/vec4 v0000023345fe0a60_0;
    %assign/vec4 v0000023345fe0a60_0, 0;
    %jmp T_77.4;
T_77.3 ;
    %load/vec4 v0000023345fe0a60_0;
    %inv;
    %assign/vec4 v0000023345fe0a60_0, 0;
    %jmp T_77.4;
T_77.4 ;
    %pop/vec4 1;
T_77.1 ;
    %jmp T_77;
    .thread T_77;
    .scope S_0000023345fcf5d0;
T_78 ;
    %wait E_0000023345f5e760;
    %load/vec4 v0000023345fe0c40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_78.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023345fe0a60_0, 0;
T_78.0 ;
    %jmp T_78;
    .thread T_78;
    .scope S_0000023345fcf760;
T_79 ;
    %wait E_0000023345f5db60;
    %load/vec4 v0000023345fe1280_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023345fdf160_0, 0;
    %jmp T_79.1;
T_79.0 ;
    %load/vec4 v0000023345fe1320_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_79.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_79.3, 6;
    %jmp T_79.4;
T_79.2 ;
    %load/vec4 v0000023345fdf160_0;
    %assign/vec4 v0000023345fdf160_0, 0;
    %jmp T_79.4;
T_79.3 ;
    %load/vec4 v0000023345fdf160_0;
    %inv;
    %assign/vec4 v0000023345fdf160_0, 0;
    %jmp T_79.4;
T_79.4 ;
    %pop/vec4 1;
T_79.1 ;
    %jmp T_79;
    .thread T_79;
    .scope S_0000023345fcf760;
T_80 ;
    %wait E_0000023345f5e9a0;
    %load/vec4 v0000023345fe1280_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_80.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023345fdf160_0, 0;
T_80.0 ;
    %jmp T_80;
    .thread T_80;
    .scope S_0000023345fe4010;
T_81 ;
    %wait E_0000023345f5dee0;
    %load/vec4 v0000023345fdeee0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_81.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023345fdf700_0, 0;
    %jmp T_81.1;
T_81.0 ;
    %load/vec4 v0000023345fdef80_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_81.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_81.3, 6;
    %jmp T_81.4;
T_81.2 ;
    %load/vec4 v0000023345fdf700_0;
    %assign/vec4 v0000023345fdf700_0, 0;
    %jmp T_81.4;
T_81.3 ;
    %load/vec4 v0000023345fdf700_0;
    %inv;
    %assign/vec4 v0000023345fdf700_0, 0;
    %jmp T_81.4;
T_81.4 ;
    %pop/vec4 1;
T_81.1 ;
    %jmp T_81;
    .thread T_81;
    .scope S_0000023345fe4010;
T_82 ;
    %wait E_0000023345f5e4a0;
    %load/vec4 v0000023345fdeee0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_82.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023345fdf700_0, 0;
T_82.0 ;
    %jmp T_82;
    .thread T_82;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "doe_tb_verbose.v";
    "./desc_lib.v";
