git clone --depth 1 --no-tags https://github.com/he-actlab/cs3220-16fa-examples.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/354712318
git clone --depth 1 --no-tags https://github.com/gengyu89/Computer-Architecture.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/354656263
git clone --depth 1 --no-tags https://github.com/PE-611/UART_TX.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/355107603
git clone --depth 1 --no-tags https://github.com/ssadeg10/binary-counter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/359047333
git clone --depth 1 --no-tags https://github.com/farmerzhang1/Digital-Design-20fall.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/358859332
git clone --depth 1 --no-tags https://github.com/LLGL1/Instanciamientos.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/358095295
git clone --depth 1 --no-tags https://github.com/Manarabdelaty/caravel-lite.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/358755863
git clone --depth 1 --no-tags https://github.com/KirolosAssaad/Vending-Machine.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/360067099
git clone --depth 1 --no-tags https://github.com/M4RKERGit/DrumMachine_FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/359614665
git clone --depth 1 --no-tags https://github.com/osheng/Timer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/359606614
git clone --depth 1 --no-tags https://github.com/HalOwens/MAX1000SPI.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/352865551
git clone --depth 1 --no-tags https://github.com/mertcdnmz/MIPS_CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/353042619
git clone --depth 1 --no-tags https://github.com/Infineon/sx3_testpattern.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/353747917
git clone --depth 1 --no-tags https://github.com/Harshitha172000/Vending_Machine.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/355509391
git clone --depth 1 --no-tags https://github.com/rachelbe/final_compeng.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/363020489
git clone --depth 1 --no-tags https://github.com/ne-egor/proc.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/363093028
git clone --depth 1 --no-tags https://github.com/kingston-wang/G8_ConwaysGameOfLife.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/358121235
git clone --depth 1 --no-tags https://github.com/salvoronis/FFBD_lab3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/358048759
git clone --depth 1 --no-tags https://github.com/alipourostad/stopwatch_7seg.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/354282373
git clone --depth 1 --no-tags https://github.com/bobliu321/ensc450lab44.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/354210550
git clone --depth 1 --no-tags https://github.com/FJAM1309/practice-6.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/357774843
git clone --depth 1 --no-tags https://github.com/IanDood/IntroduccionaVerilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/358073206
git clone --depth 1 --no-tags https://github.com/osheng/WallClock.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/361507268
git clone --depth 1 --no-tags https://github.com/lpc123lpc/CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/359718982
git clone --depth 1 --no-tags https://github.com/tnb918/Electronic-Coded-Lock.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/363454383
git clone --depth 1 --no-tags https://github.com/K-Mozaffari/Functional-Verification-CalcII.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/363459658
git clone --depth 1 --no-tags https://github.com/kriswangz/uart-learning.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/361312863
git clone --depth 1 --no-tags https://github.com/MJVARMA/DigitalClock-using-Nexys-4-Artix-7-board.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/362076632
git clone --depth 1 --no-tags https://github.com/GaloisInc/BESSPIN-chisel_processors.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/357737907
git clone --depth 1 --no-tags https://github.com/tadzio8425/SED-PROY.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/360940612
git clone --depth 1 --no-tags https://github.com/Andrew-LTC/Lab9.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/358958377
git clone --depth 1 --no-tags https://github.com/zfqxuz/cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/358822162
git clone --depth 1 --no-tags https://github.com/shibo-chen/EV_FPGA_Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/359237676
git clone --depth 1 --no-tags https://github.com/llamcpp/m2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/360076624
git clone --depth 1 --no-tags https://github.com/zeyuxie197/Project_CV.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/360224628
git clone --depth 1 --no-tags https://github.com/Sebastianzvla/Contador_9999.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/358443579
git clone --depth 1 --no-tags https://github.com/gracetian-11/sha256.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/353883624
git clone --depth 1 --no-tags https://github.com/KKotlicki/Micro-Controller-Unit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/354057411
git clone --depth 1 --no-tags https://github.com/bluebear78/MIPSCpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/354926379
git clone --depth 1 --no-tags https://github.com/NageshSamane/MIPS-Architecture.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/356555427
git clone --depth 1 --no-tags https://github.com/skandaprasad/Verilog-Practice.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/359298236
git clone --depth 1 --no-tags https://github.com/LiuX430/CPU_expriment.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/359448920
git clone --depth 1 --no-tags https://github.com/kpdiedrich/14-Bit-SQRT-Carry-Select-Adder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/354423685
git clone --depth 1 --no-tags https://github.com/gbrls/IF675-Microwave.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/360285341
git clone --depth 1 --no-tags https://github.com/karenmentges/Projeto_BOBC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/361923999
git clone --depth 1 --no-tags https://github.com/kmkim036/Simple-RISC-V-CPU-Core.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/354014092
git clone --depth 1 --no-tags https://github.com/RadEagle/FPGAs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/354047613
git clone --depth 1 --no-tags https://github.com/rkdalswl/Computer-Architecture.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/354034501
git clone --depth 1 --no-tags https://github.com/minktek/artya7.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/353125775
git clone --depth 1 --no-tags https://github.com/j-gomez2020/Verilog-ing_mygrowth.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/353142521
git clone --depth 1 --no-tags https://github.com/danielpmarks/FPGA_VGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/353874380
git clone --depth 1 --no-tags https://github.com/caxelos/FPGAs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/354840108
git clone --depth 1 --no-tags https://github.com/elaineg-creator/ece350-project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/354945619
git clone --depth 1 --no-tags https://github.com/IzzyEhnes/5-bit-adder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/354655913
git clone --depth 1 --no-tags https://github.com/jdsolomo/ee354_final_project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/355375710
git clone --depth 1 --no-tags https://github.com/rohitparihar-code/RISC-V_Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/362709319
git clone --depth 1 --no-tags https://github.com/shaliniros/vector_processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/363413965
git clone --depth 1 --no-tags https://github.com/getziadz/opencores-gng.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/358130524
git clone --depth 1 --no-tags https://github.com/j-koczwara/hamming.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/358832707
git clone --depth 1 --no-tags https://github.com/mochiman/talkingcalculator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/359046591
git clone --depth 1 --no-tags https://github.com/anhtuhk/mux16to1_verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/357268328
git clone --depth 1 --no-tags https://github.com/PE-611/FSM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/357566565
git clone --depth 1 --no-tags https://github.com/plageon/single_cycle_CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/357577666
git clone --depth 1 --no-tags https://github.com/gmuthukrishnan/s-a-01_aoi22.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/357694988
git clone --depth 1 --no-tags https://github.com/FJAM1309/practice-5.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/357774805
git clone --depth 1 --no-tags https://github.com/ultype/VLSI_Learning.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/356878342
git clone --depth 1 --no-tags https://github.com/jingkaih/TicTacToe-on-FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/359323283
git clone --depth 1 --no-tags https://github.com/yi15922/ECE350_Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/352845788
git clone --depth 1 --no-tags https://github.com/zOrg1331/hello_lcd.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/359912806
git clone --depth 1 --no-tags https://github.com/shiuantsai/verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/360038217
git clone --depth 1 --no-tags https://github.com/tiffinyk/CalculaterDesign.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/361457535
git clone --depth 1 --no-tags https://github.com/malavikashanmugaraj/CREDIT-COURSE.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/361433221
git clone --depth 1 --no-tags https://github.com/Pvcunha/microwave.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/360722126
git clone --depth 1 --no-tags https://github.com/ZacharyIanMay/ProcessorModeling.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/361903209
git clone --depth 1 --no-tags https://github.com/lucasyule2212/Cronometro-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/361912446
git clone --depth 1 --no-tags https://github.com/EvtushenkoOleg/RTLtoGDS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/356300512
git clone --depth 1 --no-tags https://github.com/IanDood/UART.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/358074676
git clone --depth 1 --no-tags https://github.com/IanDood/Contador9999.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/358073875
git clone --depth 1 --no-tags https://github.com/soahnk/RISC-CPU-pipeline.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/358642301
git clone --depth 1 --no-tags https://github.com/gilmonroy/Sistemas.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/358472995
git clone --depth 1 --no-tags https://github.com/vinayak-sethi/16-bit-Sklansky-Adder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/355125721
git clone --depth 1 --no-tags https://github.com/therealwokewok/Verilog-Cores.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/361624940
git clone --depth 1 --no-tags https://github.com/soahnk/Autonomous-Mail-Delivery-System.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/361679816
git clone --depth 1 --no-tags https://github.com/FJAM1309/final_project_memory_to_VGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/361005773
git clone --depth 1 --no-tags https://github.com/sgwc-mips/learning-and-practice.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/361337925
git clone --depth 1 --no-tags https://github.com/tmontanaUNAL/lab04.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/361304651
git clone --depth 1 --no-tags https://github.com/CitrinePiasora/CompArch-and-OS-VerilogClock.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/356597343
git clone --depth 1 --no-tags https://github.com/abdallahabusedo/Combinational-Multiplier.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/356248599
git clone --depth 1 --no-tags https://github.com/Dreamwearzsj/bcd10.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/355436239
git clone --depth 1 --no-tags https://github.com/sarin20/HSV2RGB.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/356411670
git clone --depth 1 --no-tags https://github.com/kotyadamohini/complex_number_multiplication.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/363583594
git clone --depth 1 --no-tags https://github.com/kotyadamohini/complex_vector_multiplier_using_4_obc.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/363583876
git clone --depth 1 --no-tags https://github.com/skandaprasad/RISC-SPM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/360960021
git clone --depth 1 --no-tags https://github.com/99hhernandez/CSCE350.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/355915969
git clone --depth 1 --no-tags https://github.com/jinwei-chang/Verilog-Simulation-Optimization-via-Instruction-Reduction.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/357271207
git clone --depth 1 --no-tags https://github.com/Sconzo/ProcessadorARM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/355345254
git clone --depth 1 --no-tags https://github.com/ianlienfa/ALU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/354789901
