     1F/*
     2FC TESTBED VERSION  : 9.4.4                                                                                               
     3FFILE UNDER TEST  : "F:\Dropbox\Project UAV\Firmware\Firmware_VANT_MAVLink_Flash[Netrino]\src\usr\dsp_i2c_bmp085.c"     
     4FDATE OF ANALYSIS : Fri Nov 07 10:51:20 2014                          
     5F*/
     6F/* ------------------------------------------------------------------------------
     7F File: DSP_BMP085.c
     8F Author: Adapted from CH Robotics
     9F Version: 1.0
    10F 
    11F Description: Functions for interacting with BMP085 static pressure sensor
    12F------------------------------------------------------------------------------ */
    13F/* OPEN FILE F:\Dropbox\Profissional\Konatus\Codes\F28335_Example\inc\DSP2833x_Device.h */
    14F// TI File $Revision: /main/5 $
    15F// Checkin $Date: January 22, 2008 16:55:35 $
    16F//###########################################################################
    17F//
    18F// FILE: DSP2833x_Device.h
    19F//
    20F// TITLE: DSP2833x Device Definitions.
    21F//
    22F//###########################################################################
    23F// $TI Release: DSP2833x/DSP2823x C/C++ Header Files V1.31 $
    24F// $Release Date: August 4, 2009 $
    25F//###########################################################################
    26F#ifndef DSP2833x_DEVICE_H
    27F#define DSP2833x_DEVICE_H
    28F#define TARGET 1
    29F//---------------------------------------------------------------------------
    30F// User To Select Target Device:
    31F#define DSP28_28335 TARGET
    32F#define DSP28_28334 0
    33F#define DSP28_28332 0
    34F//---------------------------------------------------------------------------
    35F// Common CPU Definitions:
    36F//
    37F
    38Fextern cregister volatile unsigned int
    39F  IFR ;
    40F
    41Fextern cregister volatile unsigned int
    42F  IER ;
    43F#define EINT asm (" clrc INTM")
    44F#define DINT asm (" setc INTM")
    45F#define ERTM asm (" clrc DBGM")
    46F#define DRTM asm (" setc DBGM")
    47F#define EALLOW asm (" EALLOW")
    48F#define EDIS asm (" EDIS")
    49F#define ESTOP0 asm (" ESTOP0")
    50F#define M_INT1 0x0001
    51F#define M_INT2 0x0002
    52F#define M_INT3 0x0004
    53F#define M_INT4 0x0008
    54F#define M_INT5 0x0010
    55F#define M_INT6 0x0020
    56F#define M_INT7 0x0040
    57F#define M_INT8 0x0080
    58F#define M_INT9 0x0100
    59F#define M_INT10 0x0200
    60F#define M_INT11 0x0400
    61F#define M_INT12 0x0800
    62F#define M_INT13 0x1000
    63F#define M_INT14 0x2000
    64F#define M_DLOG 0x4000
    65F#define M_RTOS 0x8000
    66F#define BIT0 0x0001
    67F#define BIT1 0x0002
    68F#define BIT2 0x0004
    69F#define BIT3 0x0008
    70F#define BIT4 0x0010
    71F#define BIT5 0x0020
    72F#define BIT6 0x0040
    73F#define BIT7 0x0080
    74F#define BIT8 0x0100
    75F#define BIT9 0x0200
    76F#define BIT10 0x0400
    77F#define BIT11 0x0800
    78F#define BIT12 0x1000
    79F#define BIT13 0x2000
    80F#define BIT14 0x4000
    81F#define BIT15 0x8000
    82F//---------------------------------------------------------------------------
    83F// For Portability, User Is Recommended To Use Following Data Type Size
    84F// Definitions For 16-bit and 32-Bit Signed/Unsigned Integers:
    85F//
    86F#define DSP28_DATA_TYPES
    87F
    88Ftypedef
    89Fchar
    90F  int8 ;
    91F
    92Ftypedef
    93Fint
    94F  int16 ;
    95F
    96Ftypedef
    97Flong
    98F  int32 ;
    99F
   100Ftypedef
   101Flong long
   102F  int64 ;
   103F
   104Ftypedef
   105Funsigned char
   106F  Uint8 ;
   107F
   108Ftypedef
   109Funsigned int
   110F  Uint16 ;
   111F
   112Ftypedef
   113Funsigned long
   114F  Uint32 ;
   115F
   116Ftypedef
   117Funsigned long long
   118F  Uint64 ;
   119F
   120Ftypedef
   121Ffloat
   122F  float32 ;
   123F
   124Ftypedef
   125Flong double
   126F  float64 ;
   127F//---------------------------------------------------------------------------
   128F// Include All Peripheral Header Files:
   129F//
   130F/* OPEN FILE F:\Dropbox\Profissional\Konatus\Codes\F28335_Example\inc\DSP2833x_Adc.h */
   131F// TI File $Revision: /main/1 $
   132F// Checkin $Date: August 18, 2006 13:51:50 $
   133F//###########################################################################
   134F//
   135F// FILE: DSP2833x_Adc.h
   136F//
   137F// TITLE: DSP2833x Device ADC Register Definitions.
   138F//
   139F//###########################################################################
   140F// $TI Release: DSP2833x/DSP2823x C/C++ Header Files V1.31 $
   141F// $Release Date: August 4, 2009 $
   142F//###########################################################################
   143F#ifndef DSP2833x_ADC_H
   144F#define DSP2833x_ADC_H
   145F//---------------------------------------------------------------------------
   146F// ADC Individual Register Bit Definitions:
   147F
   148Fstruct ADCTRL1_BITS
   149F{                     // bits description
   150F  Uint16 rsvd1 : 4 ;// 3:0 reserved
   151F  Uint16 SEQ_CASC : 1 ;// 4 Cascaded sequencer mode
   152F  Uint16 SEQ_OVRD : 1 ;// 5 Sequencer override
   153F  Uint16 CONT_RUN : 1 ;// 6 Continuous run
   154F  Uint16 CPS : 1 ;// 7 ADC core clock pre-scalar
   155F  Uint16 ACQ_PS : 4 ;// 11:8 Acquisition window size
   156F  Uint16 SUSMOD : 2 ;// 13:12 Emulation suspend mode
   157F  Uint16 RESET : 1 ;// 14 ADC reset
   158F  Uint16 rsvd2 : 1 ;// 15 reserved
   159F} ;
   160F
   161Funion ADCTRL1_REG
   162F{
   163F  Uint16 all ;
   164F  struct ADCTRL1_BITS bit ;
   165F} ;
   166F
   167Fstruct ADCTRL2_BITS
   168F{                     // bits description
   169F  Uint16 EPWM_SOCB_SEQ2 : 1 ;// 0 EPWM compare B SOC mask for SEQ2
   170F  Uint16 rsvd1 : 1 ;// 1 reserved
   171F  Uint16 INT_MOD_SEQ2 : 1 ;// 2 SEQ2 Interrupt mode
   172F  Uint16 INT_ENA_SEQ2 : 1 ;// 3 SEQ2 Interrupt enable
   173F  Uint16 rsvd2 : 1 ;// 4 reserved
   174F  Uint16 SOC_SEQ2 : 1 ;// 5 Start of conversion for SEQ2
   175F  Uint16 RST_SEQ2 : 1 ;// 6 Reset SEQ2
   176F  Uint16 EXT_SOC_SEQ1 : 1 ;// 7 External start of conversion for SEQ1
   177F  Uint16 EPWM_SOCA_SEQ1 : 1 ;// 8 EPWM compare B SOC mask for SEQ1
   178F  Uint16 rsvd3 : 1 ;// 9 reserved
   179F  Uint16 INT_MOD_SEQ1 : 1 ;// 10 SEQ1 Interrupt mode
   180F  Uint16 INT_ENA_SEQ1 : 1 ;// 11 SEQ1 Interrupt enable
   181F  Uint16 rsvd4 : 1 ;// 12 reserved
   182F  Uint16 SOC_SEQ1 : 1 ;// 13 Start of conversion trigger for SEQ1
   183F  Uint16 RST_SEQ1 : 1 ;// 14 Restart sequencer 1
   184F  Uint16 EPWM_SOCB_SEQ : 1 ;// 15 EPWM compare B SOC enable
   185F} ;
   186F
   187Funion ADCTRL2_REG
   188F{
   189F  Uint16 all ;
   190F  struct ADCTRL2_BITS bit ;
   191F} ;
   192F
   193Fstruct ADCASEQSR_BITS
   194F{                       // bits description
   195F  Uint16 SEQ1_STATE : 4 ;// 3:0 SEQ1 state
   196F  Uint16 SEQ2_STATE : 3 ;// 6:4 SEQ2 state
   197F  Uint16 rsvd1 : 1 ;// 7 reserved
   198F  Uint16 SEQ_CNTR : 4 ;// 11:8 Sequencing counter status
   199F  Uint16 rsvd2 : 4 ;// 15:12 reserved
   200F} ;
   201F
   202Funion ADCASEQSR_REG
   203F{
   204F  Uint16 all ;
   205F  struct ADCASEQSR_BITS bit ;
   206F} ;
   207F
   208Fstruct ADCMAXCONV_BITS
   209F{                        // bits description
   210F  Uint16 MAX_CONV1 : 4 ;// 3:0 Max number of conversions
   211F  Uint16 MAX_CONV2 : 3 ;// 6:4 Max number of conversions
   212F  Uint16 rsvd1 : 9 ;// 15:7 reserved
   213F} ;
   214F
   215Funion ADCMAXCONV_REG
   216F{
   217F  Uint16 all ;
   218F  struct ADCMAXCONV_BITS bit ;
   219F} ;
   220F
   221Fstruct ADCCHSELSEQ1_BITS
   222F{                          // bits description
   223F  Uint16 CONV00 : 4 ;// 3:0 Conversion selection 00
   224F  Uint16 CONV01 : 4 ;// 7:4 Conversion selection 01
   225F  Uint16 CONV02 : 4 ;// 11:8 Conversion selection 02
   226F  Uint16 CONV03 : 4 ;// 15:12 Conversion selection 03
   227F} ;
   228F
   229Funion ADCCHSELSEQ1_REG
   230F{
   231F  Uint16 all ;
   232F  struct ADCCHSELSEQ1_BITS bit ;
   233F} ;
   234F
   235Fstruct ADCCHSELSEQ2_BITS
   236F{                          // bits description
   237F  Uint16 CONV04 : 4 ;// 3:0 Conversion selection 04
   238F  Uint16 CONV05 : 4 ;// 7:4 Conversion selection 05
   239F  Uint16 CONV06 : 4 ;// 11:8 Conversion selection 06
   240F  Uint16 CONV07 : 4 ;// 15:12 Conversion selection 07
   241F} ;
   242F
   243Funion ADCCHSELSEQ2_REG
   244F{
   245F  Uint16 all ;
   246F  struct ADCCHSELSEQ2_BITS bit ;
   247F} ;
   248F
   249Fstruct ADCCHSELSEQ3_BITS
   250F{                          // bits description
   251F  Uint16 CONV08 : 4 ;// 3:0 Conversion selection 08
   252F  Uint16 CONV09 : 4 ;// 7:4 Conversion selection 09
   253F  Uint16 CONV10 : 4 ;// 11:8 Conversion selection 10
   254F  Uint16 CONV11 : 4 ;// 15:12 Conversion selection 11
   255F} ;
   256F
   257Funion ADCCHSELSEQ3_REG
   258F{
   259F  Uint16 all ;
   260F  struct ADCCHSELSEQ3_BITS bit ;
   261F} ;
   262F
   263Fstruct ADCCHSELSEQ4_BITS
   264F{                          // bits description
   265F  Uint16 CONV12 : 4 ;// 3:0 Conversion selection 12
   266F  Uint16 CONV13 : 4 ;// 7:4 Conversion selection 13
   267F  Uint16 CONV14 : 4 ;// 11:8 Conversion selection 14
   268F  Uint16 CONV15 : 4 ;// 15:12 Conversion selection 15
   269F} ;
   270F
   271Funion ADCCHSELSEQ4_REG
   272F{
   273F  Uint16 all ;
   274F  struct ADCCHSELSEQ4_BITS bit ;
   275F} ;
   276F
   277Fstruct ADCTRL3_BITS
   278F{                     // bits description
   279F  Uint16 SMODE_SEL : 1 ;// 0 Sampling mode select
   280F  Uint16 ADCCLKPS : 4 ;// 4:1 ADC core clock divider
   281F  Uint16 ADCPWDN : 1 ;// 5 ADC powerdown
   282F  Uint16 ADCBGRFDN : 2 ;// 7:6 ADC bandgap/ref power down
   283F  Uint16 rsvd1 : 8 ;// 15:8 reserved
   284F} ;
   285F
   286Funion ADCTRL3_REG
   287F{
   288F  Uint16 all ;
   289F  struct ADCTRL3_BITS bit ;
   290F} ;
   291F
   292Fstruct ADCST_BITS
   293F{                   // bits description
   294F  Uint16 INT_SEQ1 : 1 ;// 0 SEQ1 Interrupt flag
   295F  Uint16 INT_SEQ2 : 1 ;// 1 SEQ2 Interrupt flag
   296F  Uint16 SEQ1_BSY : 1 ;// 2 SEQ1 busy status
   297F  Uint16 SEQ2_BSY : 1 ;// 3 SEQ2 busy status
   298F  Uint16 INT_SEQ1_CLR : 1 ;// 4 SEQ1 Interrupt clear
   299F  Uint16 INT_SEQ2_CLR : 1 ;// 5 SEQ2 Interrupt clear
   300F  Uint16 EOS_BUF1 : 1 ;// 6 End of sequence buffer1
   301F  Uint16 EOS_BUF2 : 1 ;// 7 End of sequence buffer2
   302F  Uint16 rsvd1 : 8 ;// 15:8 reserved
   303F} ;
   304F
   305Funion ADCST_REG
   306F{
   307F  Uint16 all ;
   308F  struct ADCST_BITS bit ;
   309F} ;
   310F
   311Fstruct ADCREFSEL_BITS
   312F{                       // bits description
   313F  Uint16 rsvd1 : 14 ;    // 13:0 reserved
   314F  Uint16 REF_SEL : 2 ;    // 15:14 Reference select
   315F} ;
   316F
   317Funion ADCREFSEL_REG
   318F{
   319F  Uint16 all ;
   320F  struct ADCREFSEL_BITS bit ;
   321F} ;
   322F
   323Fstruct ADCOFFTRIM_BITS
   324F{                       // bits description
   325F  int16 OFFSET_TRIM : 9 ;    // 8:0 Offset Trim
   326F  Uint16 rsvd1 : 7 ;    // 15:9 reserved
   327F} ;
   328F
   329Funion ADCOFFTRIM_REG
   330F{
   331F  Uint16 all ;
   332F  struct ADCOFFTRIM_BITS bit ;
   333F} ;
   334F
   335Fstruct ADC_REGS
   336F{
   337F  union ADCTRL1_REG ADCTRL1 ;  // ADC Control 1
   338F  union ADCTRL2_REG ADCTRL2 ;  // ADC Control 2
   339F  union ADCMAXCONV_REG ADCMAXCONV ;  // Max conversions
   340F  union ADCCHSELSEQ1_REG ADCCHSELSEQ1 ;  // Channel select sequencing control 1
   341F  union ADCCHSELSEQ2_REG ADCCHSELSEQ2 ;  // Channel select sequencing control 2
   342F  union ADCCHSELSEQ3_REG ADCCHSELSEQ3 ;  // Channel select sequencing control 3
   343F  union ADCCHSELSEQ4_REG ADCCHSELSEQ4 ;  // Channel select sequencing control 4
   344F  union ADCASEQSR_REG ADCASEQSR ;  // Autosequence status register
   345F  Uint16 ADCRESULT0 ;  // Conversion Result Buffer 0
   346F  Uint16 ADCRESULT1 ;  // Conversion Result Buffer 1
   347F  Uint16 ADCRESULT2 ;  // Conversion Result Buffer 2
   348F  Uint16 ADCRESULT3 ;  // Conversion Result Buffer 3
   349F  Uint16 ADCRESULT4 ;  // Conversion Result Buffer 4
   350F  Uint16 ADCRESULT5 ;  // Conversion Result Buffer 5
   351F  Uint16 ADCRESULT6 ;  // Conversion Result Buffer 6
   352F  Uint16 ADCRESULT7 ;  // Conversion Result Buffer 7
   353F  Uint16 ADCRESULT8 ;  // Conversion Result Buffer 8
   354F  Uint16 ADCRESULT9 ;  // Conversion Result Buffer 9
   355F  Uint16 ADCRESULT10 ;  // Conversion Result Buffer 10
   356F  Uint16 ADCRESULT11 ;  // Conversion Result Buffer 11
   357F  Uint16 ADCRESULT12 ;  // Conversion Result Buffer 12
   358F  Uint16 ADCRESULT13 ;  // Conversion Result Buffer 13
   359F  Uint16 ADCRESULT14 ;  // Conversion Result Buffer 14
   360F  Uint16 ADCRESULT15 ;  // Conversion Result Buffer 15
   361F  union ADCTRL3_REG ADCTRL3 ;  // ADC Control 3
   362F  union ADCST_REG ADCST ;  // ADC Status Register
   363F  Uint16 rsvd1 ;
   364F  Uint16 rsvd2 ;
   365F  union ADCREFSEL_REG ADCREFSEL ;  // Reference Select Register
   366F  union ADCOFFTRIM_REG ADCOFFTRIM ;  // Offset Trim Register
   367F} ;
   368F
   369Fstruct ADC_RESULT_MIRROR_REGS
   370F{
   371F  Uint16 ADCRESULT0 ;  // Conversion Result Buffer 0
   372F  Uint16 ADCRESULT1 ;  // Conversion Result Buffer 1
   373F  Uint16 ADCRESULT2 ;  // Conversion Result Buffer 2
   374F  Uint16 ADCRESULT3 ;  // Conversion Result Buffer 3
   375F  Uint16 ADCRESULT4 ;  // Conversion Result Buffer 4
   376F  Uint16 ADCRESULT5 ;  // Conversion Result Buffer 5
   377F  Uint16 ADCRESULT6 ;  // Conversion Result Buffer 6
   378F  Uint16 ADCRESULT7 ;  // Conversion Result Buffer 7
   379F  Uint16 ADCRESULT8 ;  // Conversion Result Buffer 8
   380F  Uint16 ADCRESULT9 ;  // Conversion Result Buffer 9
   381F  Uint16 ADCRESULT10 ;  // Conversion Result Buffer 10
   382F  Uint16 ADCRESULT11 ;  // Conversion Result Buffer 11
   383F  Uint16 ADCRESULT12 ;  // Conversion Result Buffer 12
   384F  Uint16 ADCRESULT13 ;  // Conversion Result Buffer 13
   385F  Uint16 ADCRESULT14 ;  // Conversion Result Buffer 14
   386F  Uint16 ADCRESULT15 ;  // Conversion Result Buffer 15
   387F} ;
   388F//---------------------------------------------------------------------------
   389F// ADC External References & Function Declarations:
   390F//
   391F
   392Fextern volatile struct ADC_REGS
   393F  AdcRegs ;
   394F
   395Fextern volatile struct ADC_RESULT_MIRROR_REGS
   396F  AdcMirror ;
   397F       /* extern "C" */
   398F       // end of DSP2833x_ADC_H definition
   399F//===========================================================================
   400F// End of file.
   401F//===========================================================================
   402F 
   403F#endif /*00 F:\Dropbox\Profissional\Konatus\Codes\F28335_Example\inc\DSP2833x_Adc.h*/
   404F/*   CLOSE_FILE Include File */
   405F 
   406F                // ADC Registers
   407F/* OPEN FILE F:\Dropbox\Profissional\Konatus\Codes\F28335_Example\inc\DSP2833x_DevEmu.h */
   408F// TI File $Revision: /main/4 $
   409F// Checkin $Date: April 15, 2009 10:05:17 $
   410F//###########################################################################
   411F//
   412F// FILE: DSP2833x_DevEmu.h
   413F//
   414F// TITLE: DSP2833x Device Emulation Register Definitions.
   415F//
   416F//###########################################################################
   417F// $TI Release: DSP2833x/DSP2823x C/C++ Header Files V1.31 $
   418F// $Release Date: August 4, 2009 $
   419F//###########################################################################
   420F#ifndef DSP2833x_DEV_EMU_H
   421F#define DSP2833x_DEV_EMU_H
   422F//---------------------------------------------------------------------------
   423F// Device Emulation Register Bit Definitions:
   424F//
   425F// Device Configuration Register Bit Definitions
   426F
   427Fstruct DEVICECNF_BITS
   428F{                       // bits description
   429F  Uint16 rsvd1 : 3 ;
   430F                   // 2:0 reserved
   431F  Uint16 VMAPS : 1 ;
   432F                   // 3 VMAP Status
   433F  Uint16 rsvd2 : 1 ;
   434F                   // 4 reserved
   435F  Uint16 XRSn : 1 ;
   436F                  // 5 XRSn Signal Status
   437F  Uint16 rsvd3 : 10 ;
   438F                    // 15:6
   439F  Uint16 rsvd4 : 3 ;
   440F                   // 18:16
   441F  Uint16 ENPROT : 1 ;
   442F                    // 19 Enable/Disable pipeline protection
   443F  Uint16 rsvd5 : 7 ;
   444F                   // 26:20 reserved
   445F  Uint16 TRSTN : 1 ;
   446F                   // 27 Status of TRSTn signal
   447F  Uint16 rsvd6 : 4 ;
   448F                   // 31:28 reserved
   449F} ;
   450F
   451Funion DEVICECNF_REG
   452F{
   453F  Uint32 all ;
   454F  struct DEVICECNF_BITS bit ;
   455F} ;
   456F// CLASSID
   457F
   458Fstruct CLASSID_BITS
   459F{                     // bits description
   460F  Uint16 CLASSNO : 8 ;
   461F                     // 7:0 Class Number
   462F  Uint16 PARTTYPE : 8 ;
   463F                      // 15:8 Part Type
   464F} ;
   465F
   466Funion CLASSID_REG
   467F{
   468F  Uint16 all ;
   469F  struct CLASSID_BITS bit ;
   470F} ;
   471F
   472Fstruct DEV_EMU_REGS
   473F{
   474F  union DEVICECNF_REG DEVICECNF ; // device configuration
   475F  union CLASSID_REG CLASSID ; // Class ID
   476F  Uint16 REVID ; // Device ID
   477F  Uint16 PROTSTART ; // Write-Read protection start
   478F  Uint16 PROTRANGE ; // Write-Read protection range
   479F  Uint16 rsvd2 [ 202 ] ;
   480F} ;
   481F// PARTID
   482F
   483Fstruct PARTID_BITS
   484F{                    // bits description
   485F  Uint16 PARTNO : 8 ;
   486F                    // 7:0 Part Number
   487F  Uint16 PARTTYPE : 8 ;
   488F                      // 15:8 Part Type
   489F} ;
   490F
   491Funion PARTID_REG
   492F{
   493F  Uint16 all ;
   494F  struct PARTID_BITS bit ;
   495F} ;
   496F
   497Fstruct PARTID_REGS
   498F{
   499F  union PARTID_REG PARTID ; // Part ID
   500F} ;
   501F//---------------------------------------------------------------------------
   502F// Device Emulation Register References & Function Declarations:
   503F//
   504F
   505Fextern volatile struct DEV_EMU_REGS
   506F  DevEmuRegs ;
   507F
   508Fextern volatile struct PARTID_REGS
   509F  PartIdRegs ;
   510F       /* extern "C" */
   511F       // end of DSP2833x_DEV_EMU_H definition
   512F//===========================================================================
   513F// End of file.
   514F//===========================================================================
   515F 
   516F#endif /*00 F:\Dropbox\Profissional\Konatus\Codes\F28335_Example\inc\DSP2833x_DevEmu.h*/
   517F/*   CLOSE_FILE Include File */
   518F 
   519F             // Device Emulation Registers
   520F/* OPEN FILE F:\Dropbox\Profissional\Konatus\Codes\F28335_Example\inc\DSP2833x_CpuTimers.h */
   521F// TI File $Revision: /main/4 $
   522F// Checkin $Date: March 20, 2007 15:33:42 $
   523F//###########################################################################
   524F//
   525F// FILE: DSP2833x_CpuTimers.h
   526F//
   527F// TITLE: DSP2833x CPU 32-bit Timers Register Definitions.
   528F//
   529F// NOTES: CpuTimer1 and CpuTimer2 are reserved for use with DSP BIOS and
   530F// other realtime operating systems.
   531F//
   532F// Do not use these two timers in your application if you ever plan
   533F// on integrating DSP-BIOS or another realtime OS.
   534F//
   535F// For this reason, comment out the code to manipulate these two timers
   536F// if using DSP-BIOS or another realtime OS.
   537F//
   538F//###########################################################################
   539F// $TI Release: DSP2833x/DSP2823x C/C++ Header Files V1.31 $
   540F// $Release Date: August 4, 2009 $
   541F//###########################################################################
   542F#ifndef DSP2833x_CPU_TIMERS_H
   543F#define DSP2833x_CPU_TIMERS_H
   544F//---------------------------------------------------------------------------
   545F// CPU Timer Register Bit Definitions:
   546F//
   547F//
   548F// TCR: Control register bit definitions:
   549F
   550Fstruct TCR_BITS
   551F{                 // bits description
   552F  Uint16 rsvd1 : 4 ;
   553F                   // 3:0 reserved
   554F  Uint16 TSS : 1 ;
   555F                 // 4 Timer Start/Stop
   556F  Uint16 TRB : 1 ;
   557F                 // 5 Timer reload
   558F  Uint16 rsvd2 : 4 ;
   559F                   // 9:6 reserved
   560F  Uint16 SOFT : 1 ;
   561F                  // 10 Emulation modes
   562F  Uint16 FREE : 1 ;
   563F                  // 11
   564F  Uint16 rsvd3 : 2 ;
   565F                   // 12:13 reserved
   566F  Uint16 TIE : 1 ;
   567F                 // 14 Output enable
   568F  Uint16 TIF : 1 ;
   569F                 // 15 Interrupt flag
   570F} ;
   571F
   572Funion TCR_REG
   573F{
   574F  Uint16 all ;
   575F  struct TCR_BITS bit ;
   576F} ;
   577F// TPR: Pre-scale low bit definitions:
   578F
   579Fstruct TPR_BITS
   580F{                 // bits description
   581F  Uint16 TDDR : 8 ;
   582F                  // 7:0 Divide-down low
   583F  Uint16 PSC : 8 ;
   584F                 // 15:8 Prescale counter low
   585F} ;
   586F
   587Funion TPR_REG
   588F{
   589F  Uint16 all ;
   590F  struct TPR_BITS bit ;
   591F} ;
   592F// TPRH: Pre-scale high bit definitions:
   593F
   594Fstruct TPRH_BITS
   595F{                  // bits description
   596F  Uint16 TDDRH : 8 ;
   597F                   // 7:0 Divide-down high
   598F  Uint16 PSCH : 8 ;
   599F                  // 15:8 Prescale counter high
   600F} ;
   601F
   602Funion TPRH_REG
   603F{
   604F  Uint16 all ;
   605F  struct TPRH_BITS bit ;
   606F} ;
   607F// TIM, TIMH: Timer register definitions:
   608F
   609Fstruct TIM_REG
   610F{
   611F  Uint16 LSW ;
   612F  Uint16 MSW ;
   613F} ;
   614F
   615Funion TIM_GROUP
   616F{
   617F  Uint32 all ;
   618F  struct TIM_REG half ;
   619F} ;
   620F// PRD, PRDH: Period register definitions:
   621F
   622Fstruct PRD_REG
   623F{
   624F  Uint16 LSW ;
   625F  Uint16 MSW ;
   626F} ;
   627F
   628Funion PRD_GROUP
   629F{
   630F  Uint32 all ;
   631F  struct PRD_REG half ;
   632F} ;
   633F//---------------------------------------------------------------------------
   634F// CPU Timer Register File:
   635F//
   636F
   637Fstruct CPUTIMER_REGS
   638F{
   639F  union TIM_GROUP TIM ; // Timer counter register
   640F  union PRD_GROUP PRD ; // Period register
   641F  union TCR_REG TCR ; // Timer control register
   642F  Uint16 rsvd1 ; // reserved
   643F  union TPR_REG TPR ; // Timer pre-scale low
   644F  union TPRH_REG TPRH ; // Timer pre-scale high
   645F} ;
   646F//---------------------------------------------------------------------------
   647F// CPU Timer Support Variables:
   648F//
   649F
   650Fstruct CPUTIMER_VARS
   651F{
   652F  volatile struct CPUTIMER_REGS * RegsAddr ;
   653F  Uint32 InterruptCount ;
   654F  float CPUFreqInMHz ;
   655F  float PeriodInUSec ;
   656F} ;
   657F//---------------------------------------------------------------------------
   658F// Function prototypes and external definitions:
   659F//
   660F
   661Fvoid
   662F  InitCpuTimers ( void ) ;
   663F
   664Fvoid
   665T  ConfigCpuTimer (
   666F  struct CPUTIMER_VARS * Timer ,
   667F  float Freq ,
   668F  float Period ) ;
   669F
   670Fextern volatile struct CPUTIMER_REGS
   671F  CpuTimer0Regs ;
   672F
   673Fextern struct CPUTIMER_VARS
   674F  CpuTimer0 ;
   675F// CpuTimer 1 and CpuTimer2 are reserved for DSP BIOS & other RTOS. Comment out CpuTimer1 and CpuTimer2 if using DSP BIOS or other RTOS
   676F
   677Fextern volatile struct CPUTIMER_REGS
   678F  CpuTimer1Regs ;
   679F
   680Fextern volatile struct CPUTIMER_REGS
   681F  CpuTimer2Regs ;
   682F
   683Fextern struct CPUTIMER_VARS
   684F  CpuTimer1 ;
   685F
   686Fextern struct CPUTIMER_VARS
   687F  CpuTimer2 ;
   688F//---------------------------------------------------------------------------
   689F// Usefull Timer Operations:
   690F//
   691F// Start Timer:
   692F#define StartCpuTimer0( ) CpuTimer0Regs . TCR . bit . TSS = 0
   693F// Stop Timer:
   694F#define StopCpuTimer0( ) CpuTimer0Regs . TCR . bit . TSS = 1
   695F// Reload Timer With period Value:
   696F#define ReloadCpuTimer0( ) CpuTimer0Regs . TCR . bit . TRB = 1
   697F// Read 32-Bit Timer Value:
   698F#define ReadCpuTimer0Counter( ) CpuTimer0Regs . TIM . all
   699F// Read 32-Bit Period Value:
   700F#define ReadCpuTimer0Period( ) CpuTimer0Regs . PRD . all
   701F// CpuTimer 1 and CpuTimer2 are reserved for DSP BIOS & other RTOS
   702F// Do not use these two timers if you ever plan on integrating
   703F// DSP-BIOS or another realtime OS.
   704F//
   705F// For this reason, comment out the code to manipulate these two timers
   706F// if using DSP-BIOS or another realtime OS.
   707F// Start Timer:
   708F#define StartCpuTimer1( ) CpuTimer1Regs . TCR . bit . TSS = 0
   709F#define StartCpuTimer2( ) CpuTimer2Regs . TCR . bit . TSS = 0
   710F// Stop Timer:
   711F#define StopCpuTimer1( ) CpuTimer1Regs . TCR . bit . TSS = 1
   712F#define StopCpuTimer2( ) CpuTimer2Regs . TCR . bit . TSS = 1
   713F// Reload Timer With period Value:
   714F#define ReloadCpuTimer1( ) CpuTimer1Regs . TCR . bit . TRB = 1
   715F#define ReloadCpuTimer2( ) CpuTimer2Regs . TCR . bit . TRB = 1
   716F// Read 32-Bit Timer Value:
   717F#define ReadCpuTimer1Counter( ) CpuTimer1Regs . TIM . all
   718F#define ReadCpuTimer2Counter( ) CpuTimer2Regs . TIM . all
   719F// Read 32-Bit Period Value:
   720F#define ReadCpuTimer1Period( ) CpuTimer1Regs . PRD . all
   721F#define ReadCpuTimer2Period( ) CpuTimer2Regs . PRD . all
   722F       /* extern "C" */
   723F       // end of DSP2833x_CPU_TIMERS_H definition
   724F//===========================================================================
   725F// End of file.
   726F//===========================================================================
   727F#endif /*00 F:\Dropbox\Profissional\Konatus\Codes\F28335_Example\inc\DSP2833x_CpuTimers.h*/
   728F/*   CLOSE_FILE Include File */
   729F 
   730F          // 32-bit CPU Timers
   731F/* OPEN FILE F:\Dropbox\Profissional\Konatus\Codes\F28335_Example\inc\DSP2833x_ECan.h */
   732F// TI File $Revision: /main/2 $
   733F// Checkin $Date: May 7, 2007 16:05:39 $
   734F//###########################################################################
   735F//
   736F// FILE: DSP2833x_ECan.h
   737F//
   738F// TITLE: DSP2833x Device eCAN Register Definitions.
   739F//
   740F//###########################################################################
   741F// $TI Release: DSP2833x/DSP2823x C/C++ Header Files V1.31 $
   742F// $Release Date: August 4, 2009 $
   743F//###########################################################################
   744F#ifndef DSP2833x_ECAN_H
   745F#define DSP2833x_ECAN_H
   746F/* --------------------------------------------------- */
   747F/* eCAN Control & Status Registers */
   748F/* ----------------------------------------------------*/
   749F/* eCAN Mailbox enable register (CANME) bit definitions */
   750F
   751Fstruct CANME_BITS
   752F{                   // bit description
   753F  Uint16 ME0 : 1 ;
   754F                 // 0 Enable Mailbox 0
   755F  Uint16 ME1 : 1 ;
   756F                 // 1 Enable Mailbox 1
   757F  Uint16 ME2 : 1 ;
   758F                 // 2 Enable Mailbox 2
   759F  Uint16 ME3 : 1 ;
   760F                 // 3 Enable Mailbox 3
   761F  Uint16 ME4 : 1 ;
   762F                 // 4 Enable Mailbox 4
   763F  Uint16 ME5 : 1 ;
   764F                 // 5 Enable Mailbox 5
   765F  Uint16 ME6 : 1 ;
   766F                 // 6 Enable Mailbox 6
   767F  Uint16 ME7 : 1 ;
   768F                 // 7 Enable Mailbox 7
   769F  Uint16 ME8 : 1 ;
   770F                 // 8 Enable Mailbox 8
   771F  Uint16 ME9 : 1 ;
   772F                 // 9 Enable Mailbox 9
   773F  Uint16 ME10 : 1 ;
   774F                  // 10 Enable Mailbox 10
   775F  Uint16 ME11 : 1 ;
   776F                  // 11 Enable Mailbox 11
   777F  Uint16 ME12 : 1 ;
   778F                  // 12 Enable Mailbox 12
   779F  Uint16 ME13 : 1 ;
   780F                  // 13 Enable Mailbox 13
   781F  Uint16 ME14 : 1 ;
   782F                  // 14 Enable Mailbox 14
   783F  Uint16 ME15 : 1 ;
   784F                  // 15 Enable Mailbox 15
   785F  Uint16 ME16 : 1 ;
   786F                  // 16 Enable Mailbox 16
   787F  Uint16 ME17 : 1 ;
   788F                  // 17 Enable Mailbox 17
   789F  Uint16 ME18 : 1 ;
   790F                  // 18 Enable Mailbox 18
   791F  Uint16 ME19 : 1 ;
   792F                  // 19 Enable Mailbox 19
   793F  Uint16 ME20 : 1 ;
   794F                  // 20 Enable Mailbox 20
   795F  Uint16 ME21 : 1 ;
   796F                  // 21 Enable Mailbox 21
   797F  Uint16 ME22 : 1 ;
   798F                  // 22 Enable Mailbox 22
   799F  Uint16 ME23 : 1 ;
   800F                  // 23 Enable Mailbox 23
   801F  Uint16 ME24 : 1 ;
   802F                  // 24 Enable Mailbox 24
   803F  Uint16 ME25 : 1 ;
   804F                  // 25 Enable Mailbox 25
   805F  Uint16 ME26 : 1 ;
   806F                  // 26 Enable Mailbox 26
   807F  Uint16 ME27 : 1 ;
   808F                  // 27 Enable Mailbox 27
   809F  Uint16 ME28 : 1 ;
   810F                  // 28 Enable Mailbox 28
   811F  Uint16 ME29 : 1 ;
   812F                  // 29 Enable Mailbox 29
   813F  Uint16 ME30 : 1 ;
   814F                  // 30 Enable Mailbox 30
   815F  Uint16 ME31 : 1 ;
   816F                  // 31 Enable Mailbox 31
   817F} ;
   818F/* Allow access to the bit fields or entire register */
   819F
   820Funion CANME_REG
   821F{
   822F  Uint32 all ;
   823F  struct CANME_BITS bit ;
   824F} ;
   825F/* eCAN Mailbox direction register (CANMD) bit definitions */
   826F
   827Fstruct CANMD_BITS
   828F{                   // bit description
   829F  Uint16 MD0 : 1 ;
   830F                 // 0 0 -> Tx 1 -> Rx
   831F  Uint16 MD1 : 1 ;
   832F                 // 1 0 -> Tx 1 -> Rx
   833F  Uint16 MD2 : 1 ;
   834F                 // 2 0 -> Tx 1 -> Rx
   835F  Uint16 MD3 : 1 ;
   836F                 // 3 0 -> Tx 1 -> Rx
   837F  Uint16 MD4 : 1 ;
   838F                 // 4 0 -> Tx 1 -> Rx
   839F  Uint16 MD5 : 1 ;
   840F                 // 5 0 -> Tx 1 -> Rx
   841F  Uint16 MD6 : 1 ;
   842F                 // 6 0 -> Tx 1 -> Rx
   843F  Uint16 MD7 : 1 ;
   844F                 // 7 0 -> Tx 1 -> Rx
   845F  Uint16 MD8 : 1 ;
   846F                 // 8 0 -> Tx 1 -> Rx
   847F  Uint16 MD9 : 1 ;
   848F                 // 9 0 -> Tx 1 -> Rx
   849F  Uint16 MD10 : 1 ;
   850F                  // 10 0 -> Tx 1 -> Rx
   851F  Uint16 MD11 : 1 ;
   852F                  // 11 0 -> Tx 1 -> Rx
   853F  Uint16 MD12 : 1 ;
   854F                  // 12 0 -> Tx 1 -> Rx
   855F  Uint16 MD13 : 1 ;
   856F                  // 13 0 -> Tx 1 -> Rx
   857F  Uint16 MD14 : 1 ;
   858F                  // 14 0 -> Tx 1 -> Rx
   859F  Uint16 MD15 : 1 ;
   860F                  // 15 0 -> Tx 1 -> Rx
   861F  Uint16 MD16 : 1 ;
   862F                  // 16 0 -> Tx 1 -> Rx
   863F  Uint16 MD17 : 1 ;
   864F                  // 17 0 -> Tx 1 -> Rx
   865F  Uint16 MD18 : 1 ;
   866F                  // 18 0 -> Tx 1 -> Rx
   867F  Uint16 MD19 : 1 ;
   868F                  // 19 0 -> Tx 1 -> Rx
   869F  Uint16 MD20 : 1 ;
   870F                  // 20 0 -> Tx 1 -> Rx
   871F  Uint16 MD21 : 1 ;
   872F                  // 21 0 -> Tx 1 -> Rx
   873F  Uint16 MD22 : 1 ;
   874F                  // 22 0 -> Tx 1 -> Rx
   875F  Uint16 MD23 : 1 ;
   876F                  // 23 0 -> Tx 1 -> Rx
   877F  Uint16 MD24 : 1 ;
   878F                  // 24 0 -> Tx 1 -> Rx
   879F  Uint16 MD25 : 1 ;
   880F                  // 25 0 -> Tx 1 -> Rx
   881F  Uint16 MD26 : 1 ;
   882F                  // 26 0 -> Tx 1 -> Rx
   883F  Uint16 MD27 : 1 ;
   884F                  // 27 0 -> Tx 1 -> Rx
   885F  Uint16 MD28 : 1 ;
   886F                  // 28 0 -> Tx 1 -> Rx
   887F  Uint16 MD29 : 1 ;
   888F                  // 29 0 -> Tx 1 -> Rx
   889F  Uint16 MD30 : 1 ;
   890F                  // 30 0 -> Tx 1 -> Rx
   891F  Uint16 MD31 : 1 ;
   892F                  // 31 0 -> Tx 1 -> Rx
   893F} ;
   894F/* Allow access to the bit fields or entire register */
   895F
   896Funion CANMD_REG
   897F{
   898F  Uint32 all ;
   899F  struct CANMD_BITS bit ;
   900F} ;
   901F/* eCAN Transmit Request Set register (CANTRS) bit definitions */
   902F
   903Fstruct CANTRS_BITS
   904F{                    // bit description
   905F  Uint16 TRS0 : 1 ;
   906F                  // 0 TRS for Mailbox 0
   907F  Uint16 TRS1 : 1 ;
   908F                  // 1 TRS for Mailbox 1
   909F  Uint16 TRS2 : 1 ;
   910F                  // 2 TRS for Mailbox 2
   911F  Uint16 TRS3 : 1 ;
   912F                  // 3 TRS for Mailbox 3
   913F  Uint16 TRS4 : 1 ;
   914F                  // 4 TRS for Mailbox 4
   915F  Uint16 TRS5 : 1 ;
   916F                  // 5 TRS for Mailbox 5
   917F  Uint16 TRS6 : 1 ;
   918F                  // 6 TRS for Mailbox 6
   919F  Uint16 TRS7 : 1 ;
   920F                  // 7 TRS for Mailbox 7
   921F  Uint16 TRS8 : 1 ;
   922F                  // 8 TRS for Mailbox 8
   923F  Uint16 TRS9 : 1 ;
   924F                  // 9 TRS for Mailbox 9
   925F  Uint16 TRS10 : 1 ;
   926F                   // 10 TRS for Mailbox 10
   927F  Uint16 TRS11 : 1 ;
   928F                   // 11 TRS for Mailbox 11
   929F  Uint16 TRS12 : 1 ;
   930F                   // 12 TRS for Mailbox 12
   931F  Uint16 TRS13 : 1 ;
   932F                   // 13 TRS for Mailbox 13
   933F  Uint16 TRS14 : 1 ;
   934F                   // 14 TRS for Mailbox 14
   935F  Uint16 TRS15 : 1 ;
   936F                   // 15 TRS for Mailbox 15
   937F  Uint16 TRS16 : 1 ;
   938F                   // 16 TRS for Mailbox 16
   939F  Uint16 TRS17 : 1 ;
   940F                   // 17 TRS for Mailbox 17
   941F  Uint16 TRS18 : 1 ;
   942F                   // 18 TRS for Mailbox 18
   943F  Uint16 TRS19 : 1 ;
   944F                   // 19 TRS for Mailbox 19
   945F  Uint16 TRS20 : 1 ;
   946F                   // 20 TRS for Mailbox 20
   947F  Uint16 TRS21 : 1 ;
   948F                   // 21 TRS for Mailbox 21
   949F  Uint16 TRS22 : 1 ;
   950F                   // 22 TRS for Mailbox 22
   951F  Uint16 TRS23 : 1 ;
   952F                   // 23 TRS for Mailbox 23
   953F  Uint16 TRS24 : 1 ;
   954F                   // 24 TRS for Mailbox 24
   955F  Uint16 TRS25 : 1 ;
   956F                   // 25 TRS for Mailbox 25
   957F  Uint16 TRS26 : 1 ;
   958F                   // 26 TRS for Mailbox 26
   959F  Uint16 TRS27 : 1 ;
   960F                   // 27 TRS for Mailbox 27
   961F  Uint16 TRS28 : 1 ;
   962F                   // 28 TRS for Mailbox 28
   963F  Uint16 TRS29 : 1 ;
   964F                   // 29 TRS for Mailbox 29
   965F  Uint16 TRS30 : 1 ;
   966F                   // 30 TRS for Mailbox 30
   967F  Uint16 TRS31 : 1 ;
   968F                   // 31 TRS for Mailbox 31
   969F} ;
   970F/* Allow access to the bit fields or entire register */
   971F
   972Funion CANTRS_REG
   973F{
   974F  Uint32 all ;
   975F  struct CANTRS_BITS bit ;
   976F} ;
   977F/* eCAN Transmit Request Reset register (CANTRR) bit definitions */
   978F
   979Fstruct CANTRR_BITS
   980F{                    // bit description
   981F  Uint16 TRR0 : 1 ;
   982F                  // 0 TRR for Mailbox 0
   983F  Uint16 TRR1 : 1 ;
   984F                  // 1 TRR for Mailbox 1
   985F  Uint16 TRR2 : 1 ;
   986F                  // 2 TRR for Mailbox 2
   987F  Uint16 TRR3 : 1 ;
   988F                  // 3 TRR for Mailbox 3
   989F  Uint16 TRR4 : 1 ;
   990F                  // 4 TRR for Mailbox 4
   991F  Uint16 TRR5 : 1 ;
   992F                  // 5 TRR for Mailbox 5
   993F  Uint16 TRR6 : 1 ;
   994F                  // 6 TRR for Mailbox 6
   995F  Uint16 TRR7 : 1 ;
   996F                  // 7 TRR for Mailbox 7
   997F  Uint16 TRR8 : 1 ;
   998F                  // 8 TRR for Mailbox 8
   999F  Uint16 TRR9 : 1 ;
  1000F                  // 9 TRR for Mailbox 9
  1001F  Uint16 TRR10 : 1 ;
  1002F                   // 10 TRR for Mailbox 10
  1003F  Uint16 TRR11 : 1 ;
  1004F                   // 11 TRR for Mailbox 11
  1005F  Uint16 TRR12 : 1 ;
  1006F                   // 12 TRR for Mailbox 12
  1007F  Uint16 TRR13 : 1 ;
  1008F                   // 13 TRR for Mailbox 13
  1009F  Uint16 TRR14 : 1 ;
  1010F                   // 14 TRR for Mailbox 14
  1011F  Uint16 TRR15 : 1 ;
  1012F                   // 15 TRR for Mailbox 15
  1013F  Uint16 TRR16 : 1 ;
  1014F                   // 16 TRR for Mailbox 16
  1015F  Uint16 TRR17 : 1 ;
  1016F                   // 17 TRR for Mailbox 17
  1017F  Uint16 TRR18 : 1 ;
  1018F                   // 18 TRR for Mailbox 18
  1019F  Uint16 TRR19 : 1 ;
  1020F                   // 19 TRR for Mailbox 19
  1021F  Uint16 TRR20 : 1 ;
  1022F                   // 20 TRR for Mailbox 20
  1023F  Uint16 TRR21 : 1 ;
  1024F                   // 21 TRR for Mailbox 21
  1025F  Uint16 TRR22 : 1 ;
  1026F                   // 22 TRR for Mailbox 22
  1027F  Uint16 TRR23 : 1 ;
  1028F                   // 23 TRR for Mailbox 23
  1029F  Uint16 TRR24 : 1 ;
  1030F                   // 24 TRR for Mailbox 24
  1031F  Uint16 TRR25 : 1 ;
  1032F                   // 25 TRR for Mailbox 25
  1033F  Uint16 TRR26 : 1 ;
  1034F                   // 26 TRR for Mailbox 26
  1035F  Uint16 TRR27 : 1 ;
  1036F                   // 27 TRR for Mailbox 27
  1037F  Uint16 TRR28 : 1 ;
  1038F                   // 28 TRR for Mailbox 28
  1039F  Uint16 TRR29 : 1 ;
  1040F                   // 29 TRR for Mailbox 29
  1041F  Uint16 TRR30 : 1 ;
  1042F                   // 30 TRR for Mailbox 30
  1043F  Uint16 TRR31 : 1 ;
  1044F                   // 31 TRR for Mailbox 31
  1045F} ;
  1046F/* Allow access to the bit fields or entire register */
  1047F
  1048Funion CANTRR_REG
  1049F{
  1050F  Uint32 all ;
  1051F  struct CANTRR_BITS bit ;
  1052F} ;
  1053F/* eCAN Transmit Acknowledge register (CANTA) bit definitions */
  1054F
  1055Fstruct CANTA_BITS
  1056F{                   // bit description
  1057F  Uint16 TA0 : 1 ;
  1058F                 // 0 TA for Mailbox 0
  1059F  Uint16 TA1 : 1 ;
  1060F                 // 1 TA for Mailbox 1
  1061F  Uint16 TA2 : 1 ;
  1062F                 // 2 TA for Mailbox 2
  1063F  Uint16 TA3 : 1 ;
  1064F                 // 3 TA for Mailbox 3
  1065F  Uint16 TA4 : 1 ;
  1066F                 // 4 TA for Mailbox 4
  1067F  Uint16 TA5 : 1 ;
  1068F                 // 5 TA for Mailbox 5
  1069F  Uint16 TA6 : 1 ;
  1070F                 // 6 TA for Mailbox 6
  1071F  Uint16 TA7 : 1 ;
  1072F                 // 7 TA for Mailbox 7
  1073F  Uint16 TA8 : 1 ;
  1074F                 // 8 TA for Mailbox 8
  1075F  Uint16 TA9 : 1 ;
  1076F                 // 9 TA for Mailbox 9
  1077F  Uint16 TA10 : 1 ;
  1078F                  // 10 TA for Mailbox 10
  1079F  Uint16 TA11 : 1 ;
  1080F                  // 11 TA for Mailbox 11
  1081F  Uint16 TA12 : 1 ;
  1082F                  // 12 TA for Mailbox 12
  1083F  Uint16 TA13 : 1 ;
  1084F                  // 13 TA for Mailbox 13
  1085F  Uint16 TA14 : 1 ;
  1086F                  // 14 TA for Mailbox 14
  1087F  Uint16 TA15 : 1 ;
  1088F                  // 15 TA for Mailbox 15
  1089F  Uint16 TA16 : 1 ;
  1090F                  // 16 TA for Mailbox 16
  1091F  Uint16 TA17 : 1 ;
  1092F                  // 17 TA for Mailbox 17
  1093F  Uint16 TA18 : 1 ;
  1094F                  // 18 TA for Mailbox 18
  1095F  Uint16 TA19 : 1 ;
  1096F                  // 19 TA for Mailbox 19
  1097F  Uint16 TA20 : 1 ;
  1098F                  // 20 TA for Mailbox 20
  1099F  Uint16 TA21 : 1 ;
  1100F                  // 21 TA for Mailbox 21
  1101F  Uint16 TA22 : 1 ;
  1102F                  // 22 TA for Mailbox 22
  1103F  Uint16 TA23 : 1 ;
  1104F                  // 23 TA for Mailbox 23
  1105F  Uint16 TA24 : 1 ;
  1106F                  // 24 TA for Mailbox 24
  1107F  Uint16 TA25 : 1 ;
  1108F                  // 25 TA for Mailbox 25
  1109F  Uint16 TA26 : 1 ;
  1110F                  // 26 TA for Mailbox 26
  1111F  Uint16 TA27 : 1 ;
  1112F                  // 27 TA for Mailbox 27
  1113F  Uint16 TA28 : 1 ;
  1114F                  // 28 TA for Mailbox 28
  1115F  Uint16 TA29 : 1 ;
  1116F                  // 29 TA for Mailbox 29
  1117F  Uint16 TA30 : 1 ;
  1118F                  // 30 TA for Mailbox 30
  1119F  Uint16 TA31 : 1 ;
  1120F                  // 31 TA for Mailbox 31
  1121F} ;
  1122F/* Allow access to the bit fields or entire register */
  1123F
  1124Funion CANTA_REG
  1125F{
  1126F  Uint32 all ;
  1127F  struct CANTA_BITS bit ;
  1128F} ;
  1129F/* eCAN Transmit Abort Acknowledge register (CANAA) bit definitions */
  1130F
  1131Fstruct CANAA_BITS
  1132F{                   // bit description
  1133F  Uint16 AA0 : 1 ;
  1134F                 // 0 AA for Mailbox 0
  1135F  Uint16 AA1 : 1 ;
  1136F                 // 1 AA for Mailbox 1
  1137F  Uint16 AA2 : 1 ;
  1138F                 // 2 AA for Mailbox 2
  1139F  Uint16 AA3 : 1 ;
  1140F                 // 3 AA for Mailbox 3
  1141F  Uint16 AA4 : 1 ;
  1142F                 // 4 AA for Mailbox 4
  1143F  Uint16 AA5 : 1 ;
  1144F                 // 5 AA for Mailbox 5
  1145F  Uint16 AA6 : 1 ;
  1146F                 // 6 AA for Mailbox 6
  1147F  Uint16 AA7 : 1 ;
  1148F                 // 7 AA for Mailbox 7
  1149F  Uint16 AA8 : 1 ;
  1150F                 // 8 AA for Mailbox 8
  1151F  Uint16 AA9 : 1 ;
  1152F                 // 9 AA for Mailbox 9
  1153F  Uint16 AA10 : 1 ;
  1154F                  // 10 AA for Mailbox 10
  1155F  Uint16 AA11 : 1 ;
  1156F                  // 11 AA for Mailbox 11
  1157F  Uint16 AA12 : 1 ;
  1158F                  // 12 AA for Mailbox 12
  1159F  Uint16 AA13 : 1 ;
  1160F                  // 13 AA for Mailbox 13
  1161F  Uint16 AA14 : 1 ;
  1162F                  // 14 AA for Mailbox 14
  1163F  Uint16 AA15 : 1 ;
  1164F                  // 15 AA for Mailbox 15
  1165F  Uint16 AA16 : 1 ;
  1166F                  // 16 AA for Mailbox 16
  1167F  Uint16 AA17 : 1 ;
  1168F                  // 17 AA for Mailbox 17
  1169F  Uint16 AA18 : 1 ;
  1170F                  // 18 AA for Mailbox 18
  1171F  Uint16 AA19 : 1 ;
  1172F                  // 19 AA for Mailbox 19
  1173F  Uint16 AA20 : 1 ;
  1174F                  // 20 AA for Mailbox 20
  1175F  Uint16 AA21 : 1 ;
  1176F                  // 21 AA for Mailbox 21
  1177F  Uint16 AA22 : 1 ;
  1178F                  // 22 AA for Mailbox 22
  1179F  Uint16 AA23 : 1 ;
  1180F                  // 23 AA for Mailbox 23
  1181F  Uint16 AA24 : 1 ;
  1182F                  // 24 AA for Mailbox 24
  1183F  Uint16 AA25 : 1 ;
  1184F                  // 25 AA for Mailbox 25
  1185F  Uint16 AA26 : 1 ;
  1186F                  // 26 AA for Mailbox 26
  1187F  Uint16 AA27 : 1 ;
  1188F                  // 27 AA for Mailbox 27
  1189F  Uint16 AA28 : 1 ;
  1190F                  // 28 AA for Mailbox 28
  1191F  Uint16 AA29 : 1 ;
  1192F                  // 29 AA for Mailbox 29
  1193F  Uint16 AA30 : 1 ;
  1194F                  // 30 AA for Mailbox 30
  1195F  Uint16 AA31 : 1 ;
  1196F                  // 31 AA for Mailbox 31
  1197F} ;
  1198F/* Allow access to the bit fields or entire register */
  1199F
  1200Funion CANAA_REG
  1201F{
  1202F  Uint32 all ;
  1203F  struct CANAA_BITS bit ;
  1204F} ;
  1205F/* eCAN Received Message Pending register (CANRMP) bit definitions */
  1206F
  1207Fstruct CANRMP_BITS
  1208F{                    // bit description
  1209F  Uint16 RMP0 : 1 ;
  1210F                  // 0 RMP for Mailbox 0
  1211F  Uint16 RMP1 : 1 ;
  1212F                  // 1 RMP for Mailbox 1
  1213F  Uint16 RMP2 : 1 ;
  1214F                  // 2 RMP for Mailbox 2
  1215F  Uint16 RMP3 : 1 ;
  1216F                  // 3 RMP for Mailbox 3
  1217F  Uint16 RMP4 : 1 ;
  1218F                  // 4 RMP for Mailbox 4
  1219F  Uint16 RMP5 : 1 ;
  1220F                  // 5 RMP for Mailbox 5
  1221F  Uint16 RMP6 : 1 ;
  1222F                  // 6 RMP for Mailbox 6
  1223F  Uint16 RMP7 : 1 ;
  1224F                  // 7 RMP for Mailbox 7
  1225F  Uint16 RMP8 : 1 ;
  1226F                  // 8 RMP for Mailbox 8
  1227F  Uint16 RMP9 : 1 ;
  1228F                  // 9 RMP for Mailbox 9
  1229F  Uint16 RMP10 : 1 ;
  1230F                   // 10 RMP for Mailbox 10
  1231F  Uint16 RMP11 : 1 ;
  1232F                   // 11 RMP for Mailbox 11
  1233F  Uint16 RMP12 : 1 ;
  1234F                   // 12 RMP for Mailbox 12
  1235F  Uint16 RMP13 : 1 ;
  1236F                   // 13 RMP for Mailbox 13
  1237F  Uint16 RMP14 : 1 ;
  1238F                   // 14 RMP for Mailbox 14
  1239F  Uint16 RMP15 : 1 ;
  1240F                   // 15 RMP for Mailbox 15
  1241F  Uint16 RMP16 : 1 ;
  1242F                   // 16 RMP for Mailbox 16
  1243F  Uint16 RMP17 : 1 ;
  1244F                   // 17 RMP for Mailbox 17
  1245F  Uint16 RMP18 : 1 ;
  1246F                   // 18 RMP for Mailbox 18
  1247F  Uint16 RMP19 : 1 ;
  1248F                   // 19 RMP for Mailbox 19
  1249F  Uint16 RMP20 : 1 ;
  1250F                   // 20 RMP for Mailbox 20
  1251F  Uint16 RMP21 : 1 ;
  1252F                   // 21 RMP for Mailbox 21
  1253F  Uint16 RMP22 : 1 ;
  1254F                   // 22 RMP for Mailbox 22
  1255F  Uint16 RMP23 : 1 ;
  1256F                   // 23 RMP for Mailbox 23
  1257F  Uint16 RMP24 : 1 ;
  1258F                   // 24 RMP for Mailbox 24
  1259F  Uint16 RMP25 : 1 ;
  1260F                   // 25 RMP for Mailbox 25
  1261F  Uint16 RMP26 : 1 ;
  1262F                   // 26 RMP for Mailbox 26
  1263F  Uint16 RMP27 : 1 ;
  1264F                   // 27 RMP for Mailbox 27
  1265F  Uint16 RMP28 : 1 ;
  1266F                   // 28 RMP for Mailbox 28
  1267F  Uint16 RMP29 : 1 ;
  1268F                   // 29 RMP for Mailbox 29
  1269F  Uint16 RMP30 : 1 ;
  1270F                   // 30 RMP for Mailbox 30
  1271F  Uint16 RMP31 : 1 ;
  1272F                   // 31 RMP for Mailbox 31
  1273F} ;
  1274F/* Allow access to the bit fields or entire register */
  1275F
  1276Funion CANRMP_REG
  1277F{
  1278F  Uint32 all ;
  1279F  struct CANRMP_BITS bit ;
  1280F} ;
  1281F/* eCAN Received Message Lost register (CANRML) bit definitions */
  1282F
  1283Fstruct CANRML_BITS
  1284F{                    // bit description
  1285F  Uint16 RML0 : 1 ;
  1286F                  // 0 RML for Mailbox 0
  1287F  Uint16 RML1 : 1 ;
  1288F                  // 1 RML for Mailbox 1
  1289F  Uint16 RML2 : 1 ;
  1290F                  // 2 RML for Mailbox 2
  1291F  Uint16 RML3 : 1 ;
  1292F                  // 3 RML for Mailbox 3
  1293F  Uint16 RML4 : 1 ;
  1294F                  // 4 RML for Mailbox 4
  1295F  Uint16 RML5 : 1 ;
  1296F                  // 5 RML for Mailbox 5
  1297F  Uint16 RML6 : 1 ;
  1298F                  // 6 RML for Mailbox 6
  1299F  Uint16 RML7 : 1 ;
  1300F                  // 7 RML for Mailbox 7
  1301F  Uint16 RML8 : 1 ;
  1302F                  // 8 RML for Mailbox 8
  1303F  Uint16 RML9 : 1 ;
  1304F                  // 9 RML for Mailbox 9
  1305F  Uint16 RML10 : 1 ;
  1306F                   // 10 RML for Mailbox 10
  1307F  Uint16 RML11 : 1 ;
  1308F                   // 11 RML for Mailbox 11
  1309F  Uint16 RML12 : 1 ;
  1310F                   // 12 RML for Mailbox 12
  1311F  Uint16 RML13 : 1 ;
  1312F                   // 13 RML for Mailbox 13
  1313F  Uint16 RML14 : 1 ;
  1314F                   // 14 RML for Mailbox 14
  1315F  Uint16 RML15 : 1 ;
  1316F                   // 15 RML for Mailbox 15
  1317F  Uint16 RML16 : 1 ;
  1318F                   // 16 RML for Mailbox 16
  1319F  Uint16 RML17 : 1 ;
  1320F                   // 17 RML for Mailbox 17
  1321F  Uint16 RML18 : 1 ;
  1322F                   // 18 RML for Mailbox 18
  1323F  Uint16 RML19 : 1 ;
  1324F                   // 19 RML for Mailbox 19
  1325F  Uint16 RML20 : 1 ;
  1326F                   // 20 RML for Mailbox 20
  1327F  Uint16 RML21 : 1 ;
  1328F                   // 21 RML for Mailbox 21
  1329F  Uint16 RML22 : 1 ;
  1330F                   // 22 RML for Mailbox 22
  1331F  Uint16 RML23 : 1 ;
  1332F                   // 23 RML for Mailbox 23
  1333F  Uint16 RML24 : 1 ;
  1334F                   // 24 RML for Mailbox 24
  1335F  Uint16 RML25 : 1 ;
  1336F                   // 25 RML for Mailbox 25
  1337F  Uint16 RML26 : 1 ;
  1338F                   // 26 RML for Mailbox 26
  1339F  Uint16 RML27 : 1 ;
  1340F                   // 27 RML for Mailbox 27
  1341F  Uint16 RML28 : 1 ;
  1342F                   // 28 RML for Mailbox 28
  1343F  Uint16 RML29 : 1 ;
  1344F                   // 29 RML for Mailbox 29
  1345F  Uint16 RML30 : 1 ;
  1346F                   // 30 RML for Mailbox 30
  1347F  Uint16 RML31 : 1 ;
  1348F                   // 31 RML for Mailbox 31
  1349F} ;
  1350F/* Allow access to the bit fields or entire register */
  1351F
  1352Funion CANRML_REG
  1353F{
  1354F  Uint32 all ;
  1355F  struct CANRML_BITS bit ;
  1356F} ;
  1357F/* eCAN Remote Frame Pending register (CANRFP) bit definitions */
  1358F
  1359Fstruct CANRFP_BITS
  1360F{                    // bit description
  1361F  Uint16 RFP0 : 1 ;
  1362F                  // 0 RFP for Mailbox 0
  1363F  Uint16 RFP1 : 1 ;
  1364F                  // 1 RFP for Mailbox 1
  1365F  Uint16 RFP2 : 1 ;
  1366F                  // 2 RFP for Mailbox 2
  1367F  Uint16 RFP3 : 1 ;
  1368F                  // 3 RFP for Mailbox 3
  1369F  Uint16 RFP4 : 1 ;
  1370F                  // 4 RFP for Mailbox 4
  1371F  Uint16 RFP5 : 1 ;
  1372F                  // 5 RFP for Mailbox 5
  1373F  Uint16 RFP6 : 1 ;
  1374F                  // 6 RFP for Mailbox 6
  1375F  Uint16 RFP7 : 1 ;
  1376F                  // 7 RFP for Mailbox 7
  1377F  Uint16 RFP8 : 1 ;
  1378F                  // 8 RFP for Mailbox 8
  1379F  Uint16 RFP9 : 1 ;
  1380F                  // 9 RFP for Mailbox 9
  1381F  Uint16 RFP10 : 1 ;
  1382F                   // 10 RFP for Mailbox 10
  1383F  Uint16 RFP11 : 1 ;
  1384F                   // 11 RFP for Mailbox 11
  1385F  Uint16 RFP12 : 1 ;
  1386F                   // 12 RFP for Mailbox 12
  1387F  Uint16 RFP13 : 1 ;
  1388F                   // 13 RFP for Mailbox 13
  1389F  Uint16 RFP14 : 1 ;
  1390F                   // 14 RFP for Mailbox 14
  1391F  Uint16 RFP15 : 1 ;
  1392F                   // 15 RFP for Mailbox 15
  1393F  Uint16 RFP16 : 1 ;
  1394F                   // 16 RFP for Mailbox 16
  1395F  Uint16 RFP17 : 1 ;
  1396F                   // 17 RFP for Mailbox 17
  1397F  Uint16 RFP18 : 1 ;
  1398F                   // 18 RFP for Mailbox 18
  1399F  Uint16 RFP19 : 1 ;
  1400F                   // 19 RFP for Mailbox 19
  1401F  Uint16 RFP20 : 1 ;
  1402F                   // 20 RFP for Mailbox 20
  1403F  Uint16 RFP21 : 1 ;
  1404F                   // 21 RFP for Mailbox 21
  1405F  Uint16 RFP22 : 1 ;
  1406F                   // 22 RFP for Mailbox 22
  1407F  Uint16 RFP23 : 1 ;
  1408F                   // 23 RFP for Mailbox 23
  1409F  Uint16 RFP24 : 1 ;
  1410F                   // 24 RFP for Mailbox 24
  1411F  Uint16 RFP25 : 1 ;
  1412F                   // 25 RFP for Mailbox 25
  1413F  Uint16 RFP26 : 1 ;
  1414F                   // 26 RFP for Mailbox 26
  1415F  Uint16 RFP27 : 1 ;
  1416F                   // 27 RFP for Mailbox 27
  1417F  Uint16 RFP28 : 1 ;
  1418F                   // 28 RFP for Mailbox 28
  1419F  Uint16 RFP29 : 1 ;
  1420F                   // 29 RFP for Mailbox 29
  1421F  Uint16 RFP30 : 1 ;
  1422F                   // 30 RFP for Mailbox 30
  1423F  Uint16 RFP31 : 1 ;
  1424F                   // 31 RFP for Mailbox 31
  1425F} ;
  1426F/* Allow access to the bit fields or entire register */
  1427F
  1428Funion CANRFP_REG
  1429F{
  1430F  Uint32 all ;
  1431F  struct CANRFP_BITS bit ;
  1432F} ;
  1433F/* eCAN Global Acceptance Mask register (CANGAM) bit definitions */
  1434F
  1435Fstruct CANGAM_BITS
  1436F{                    // bits description
  1437F  Uint16 GAM150 : 16 ;
  1438F                     // 15:0 Global acceptance mask bits 0-15
  1439F  Uint16 GAM2816 : 13 ;
  1440F                      // 28:16 Global acceptance mask bits 16-28
  1441F  Uint16 rsvd : 2 ;
  1442F                  // 30:29 reserved
  1443F  Uint16 AMI : 1 ;
  1444F                 // 31 AMI bit
  1445F} ;
  1446F/* Allow access to the bit fields or entire register */
  1447F
  1448Funion CANGAM_REG
  1449F{
  1450F  Uint32 all ;
  1451F  struct CANGAM_BITS bit ;
  1452F} ;
  1453F/* eCAN Master Control register (CANMC) bit definitions */
  1454F
  1455Fstruct CANMC_BITS
  1456F{                   // bits description
  1457F  Uint16 MBNR : 5 ;
  1458F                  // 4:0 MBX #for CDR bit
  1459F  Uint16 SRES : 1 ;
  1460F                  // 5 Soft reset
  1461F  Uint16 STM : 1 ;
  1462F                 // 6 Self-test mode
  1463F  Uint16 ABO : 1 ;
  1464F                 // 7 Auto bus-on
  1465F  Uint16 CDR : 1 ;
  1466F                 // 8 Change data request
  1467F  Uint16 WUBA : 1 ;
  1468F                  // 9 Wake-up on bus activity
  1469F  Uint16 DBO : 1 ;
  1470F                 // 10 Data-byte order
  1471F  Uint16 PDR : 1 ;
  1472F                 // 11 Power-down mode request
  1473F  Uint16 CCR : 1 ;
  1474F                 // 12 Change configuration request
  1475F  Uint16 SCB : 1 ;
  1476F                 // 13 SCC compatibility bit
  1477F  Uint16 TCC : 1 ;
  1478F                 // 14 TSC MSB clear bit
  1479F  Uint16 MBCC : 1 ;
  1480F                  // 15 TSC clear bit thru mailbox 16
  1481F  Uint16 SUSP : 1 ;
  1482F                  // 16 SUSPEND free/soft bit
  1483F  Uint16 rsvd : 15 ;
  1484F                   // 31:17 reserved
  1485F} ;
  1486F/* Allow access to the bit fields or entire register */
  1487F
  1488Funion CANMC_REG
  1489F{
  1490F  Uint32 all ;
  1491F  struct CANMC_BITS bit ;
  1492F} ;
  1493F/* eCAN Bit -timing configuration register (CANBTC) bit definitions */
  1494F
  1495Fstruct CANBTC_BITS
  1496F{                    // bits description
  1497F  Uint16 TSEG2REG : 3 ;
  1498F                      // 2:0 TSEG2 register value
  1499F  Uint16 TSEG1REG : 4 ;
  1500F                      // 6:3 TSEG1 register value
  1501F  Uint16 SAM : 1 ;
  1502F                 // 7 Sample-point setting
  1503F  Uint16 SJWREG : 2 ;
  1504F                    // 9:8 Synchroniztion Jump Width register value
  1505F  Uint16 rsvd1 : 6 ;
  1506F                   // 15:10 reserved
  1507F  Uint16 BRPREG : 8 ;
  1508F                    // 23:16 Baudrate prescaler register value
  1509F  Uint16 rsvd2 : 8 ;
  1510F                   // 31:24 reserved
  1511F} ;
  1512F/* Allow access to the bit fields or entire register */
  1513F
  1514Funion CANBTC_REG
  1515F{
  1516F  Uint32 all ;
  1517F  struct CANBTC_BITS bit ;
  1518F} ;
  1519F/* eCAN Error & Status register (CANES) bit definitions */
  1520F
  1521Fstruct CANES_BITS
  1522F{                   // bits description
  1523F  Uint16 TM : 1 ;
  1524F                // 0 Transmit Mode
  1525F  Uint16 RM : 1 ;
  1526F                // 1 Receive Mode
  1527F  Uint16 rsvd1 : 1 ;
  1528F                   // 2 reserved
  1529F  Uint16 PDA : 1 ;
  1530F                 // 3 Power-down acknowledge
  1531F  Uint16 CCE : 1 ;
  1532F                 // 4 Change Configuration Enable
  1533F  Uint16 SMA : 1 ;
  1534F                 // 5 Suspend Mode Acknowledge
  1535F  Uint16 rsvd2 : 10 ;
  1536F                    // 15:6 reserved
  1537F  Uint16 EW : 1 ;
  1538F                // 16 Warning status
  1539F  Uint16 EP : 1 ;
  1540F                // 17 Error Passive status
  1541F  Uint16 BO : 1 ;
  1542F                // 18 Bus-off status
  1543F  Uint16 ACKE : 1 ;
  1544F                  // 19 Acknowledge error
  1545F  Uint16 SE : 1 ;
  1546F                // 20 Stuff error
  1547F  Uint16 CRCE : 1 ;
  1548F                  // 21 CRC error
  1549F  Uint16 SA1 : 1 ;
  1550F                 // 22 Stuck at Dominant error
  1551F  Uint16 BE : 1 ;
  1552F                // 23 Bit error
  1553F  Uint16 FE : 1 ;
  1554F                // 24 Framing error
  1555F  Uint16 rsvd3 : 7 ;
  1556F                   // 31:25 reserved
  1557F} ;
  1558F/* Allow access to the bit fields or entire register */
  1559F
  1560Funion CANES_REG
  1561F{
  1562F  Uint32 all ;
  1563F  struct CANES_BITS bit ;
  1564F} ;
  1565F/* eCAN Transmit Error Counter register (CANTEC) bit definitions */
  1566F
  1567Fstruct CANTEC_BITS
  1568F{                    // bits description
  1569F  Uint16 TEC : 8 ;
  1570F                 // 7:0 TEC
  1571F  Uint16 rsvd1 : 8 ;
  1572F                   // 15:8 reserved
  1573F  Uint16 rsvd2 : 16 ;
  1574F                    // 31:16 reserved
  1575F} ;
  1576F/* Allow access to the bit fields or entire register */
  1577F
  1578Funion CANTEC_REG
  1579F{
  1580F  Uint32 all ;
  1581F  struct CANTEC_BITS bit ;
  1582F} ;
  1583F/* eCAN Receive Error Counter register (CANREC) bit definitions */
  1584F
  1585Fstruct CANREC_BITS
  1586F{                    // bits description
  1587F  Uint16 REC : 8 ;
  1588F                 // 7:0 REC
  1589F  Uint16 rsvd1 : 8 ;
  1590F                   // 15:8 reserved
  1591F  Uint16 rsvd2 : 16 ;
  1592F                    // 31:16 reserved
  1593F} ;
  1594F/* Allow access to the bit fields or entire register */
  1595F
  1596Funion CANREC_REG
  1597F{
  1598F  Uint32 all ;
  1599F  struct CANREC_BITS bit ;
  1600F} ;
  1601F/* eCAN Global Interrupt Flag 0 (CANGIF0) bit definitions */
  1602F
  1603Fstruct CANGIF0_BITS
  1604F{                     // bits description
  1605F  Uint16 MIV0 : 5 ;
  1606F                  // 4:0 Mailbox Interrupt Vector
  1607F  Uint16 rsvd1 : 3 ;
  1608F                   // 7:5 reserved
  1609F  Uint16 WLIF0 : 1 ;
  1610F                   // 8 Warning level interrupt flag
  1611F  Uint16 EPIF0 : 1 ;
  1612F                   // 9 Error-passive interrupt flag
  1613F  Uint16 BOIF0 : 1 ;
  1614F                   // 10 Bus-off interrupt flag
  1615F  Uint16 RMLIF0 : 1 ;
  1616F                    // 11 Received message lost interrupt flag
  1617F  Uint16 WUIF0 : 1 ;
  1618F                   // 12 Wakeup interrupt flag
  1619F  Uint16 WDIF0 : 1 ;
  1620F                   // 13 Write denied interrupt flag
  1621F  Uint16 AAIF0 : 1 ;
  1622F                   // 14 Abort Ack interrupt flag
  1623F  Uint16 GMIF0 : 1 ;
  1624F                   // 15 Global MBX interrupt flag
  1625F  Uint16 TCOF0 : 1 ;
  1626F                   // 16 TSC Overflow flag
  1627F  Uint16 MTOF0 : 1 ;
  1628F                   // 17 Mailbox Timeout flag
  1629F  Uint16 rsvd2 : 14 ;
  1630F                    // 31:18 reserved
  1631F} ;
  1632F/* Allow access to the bit fields or entire register */
  1633F
  1634Funion CANGIF0_REG
  1635F{
  1636F  Uint32 all ;
  1637F  struct CANGIF0_BITS bit ;
  1638F} ;
  1639F/* eCAN Global Interrupt Mask register (CANGIM) bit definitions */
  1640F
  1641Fstruct CANGIM_BITS
  1642F{                    // bits description
  1643F  Uint16 I0EN : 1 ;
  1644F                  // 0 Interrupt 0 enable
  1645F  Uint16 I1EN : 1 ;
  1646F                  // 1 Interrupt 1 enable
  1647F  Uint16 GIL : 1 ;
  1648F                 // 2 Global Interrupt Level
  1649F  Uint16 rsvd1 : 5 ;
  1650F                   // 7:3 reserved
  1651F  Uint16 WLIM : 1 ;
  1652F                  // 8 Warning level interrupt mask
  1653F  Uint16 EPIM : 1 ;
  1654F                  // 9 Error-passive interrupt mask
  1655F  Uint16 BOIM : 1 ;
  1656F                  // 10 Bus-off interrupt mask
  1657F  Uint16 RMLIM : 1 ;
  1658F                   // 11 Received message lost interrupt mask
  1659F  Uint16 WUIM : 1 ;
  1660F                  // 12 Wakeup interrupt mask
  1661F  Uint16 WDIM : 1 ;
  1662F                  // 13 Write denied interrupt mask
  1663F  Uint16 AAIM : 1 ;
  1664F                  // 14 Abort Ack interrupt mask
  1665F  Uint16 rsvd2 : 1 ;
  1666F                   // 15 reserved
  1667F  Uint16 TCOM : 1 ;
  1668F                  // 16 TSC overflow interrupt mask
  1669F  Uint16 MTOM : 1 ;
  1670F                  // 17 MBX Timeout interrupt mask
  1671F  Uint16 rsvd3 : 14 ;
  1672F                    // 31:18 reserved
  1673F} ;
  1674F/* Allow access to the bit fields or entire register */
  1675F
  1676Funion CANGIM_REG
  1677F{
  1678F  Uint32 all ;
  1679F  struct CANGIM_BITS bit ;
  1680F} ;
  1681F/* eCAN Global Interrupt Flag 1 (eCANGIF1) bit definitions */
  1682F
  1683Fstruct CANGIF1_BITS
  1684F{                     // bits description
  1685F  Uint16 MIV1 : 5 ;
  1686F                  // 4:0 Mailbox Interrupt Vector
  1687F  Uint16 rsvd1 : 3 ;
  1688F                   // 7:5 reserved
  1689F  Uint16 WLIF1 : 1 ;
  1690F                   // 8 Warning level interrupt flag
  1691F  Uint16 EPIF1 : 1 ;
  1692F                   // 9 Error-passive interrupt flag
  1693F  Uint16 BOIF1 : 1 ;
  1694F                   // 10 Bus-off interrupt flag
  1695F  Uint16 RMLIF1 : 1 ;
  1696F                    // 11 Received message lost interrupt flag
  1697F  Uint16 WUIF1 : 1 ;
  1698F                   // 12 Wakeup interrupt flag
  1699F  Uint16 WDIF1 : 1 ;
  1700F                   // 13 Write denied interrupt flag
  1701F  Uint16 AAIF1 : 1 ;
  1702F                   // 14 Abort Ack interrupt flag
  1703F  Uint16 GMIF1 : 1 ;
  1704F                   // 15 Global MBX interrupt flag
  1705F  Uint16 TCOF1 : 1 ;
  1706F                   // 16 TSC Overflow flag
  1707F  Uint16 MTOF1 : 1 ;
  1708F                   // 17 Mailbox Timeout flag
  1709F  Uint16 rsvd2 : 14 ;
  1710F                    // 31:18 reserved
  1711F} ;
  1712F/* Allow access to the bit fields or entire register */
  1713F
  1714Funion CANGIF1_REG
  1715F{
  1716F  Uint32 all ;
  1717F  struct CANGIF1_BITS bit ;
  1718F} ;
  1719F/* eCAN Mailbox Interrupt Mask register (CANMIM) bit definitions */
  1720F
  1721Fstruct CANMIM_BITS
  1722F{                    // bit description
  1723F  Uint16 MIM0 : 1 ;
  1724F                  // 0 MIM for Mailbox 0
  1725F  Uint16 MIM1 : 1 ;
  1726F                  // 1 MIM for Mailbox 1
  1727F  Uint16 MIM2 : 1 ;
  1728F                  // 2 MIM for Mailbox 2
  1729F  Uint16 MIM3 : 1 ;
  1730F                  // 3 MIM for Mailbox 3
  1731F  Uint16 MIM4 : 1 ;
  1732F                  // 4 MIM for Mailbox 4
  1733F  Uint16 MIM5 : 1 ;
  1734F                  // 5 MIM for Mailbox 5
  1735F  Uint16 MIM6 : 1 ;
  1736F                  // 6 MIM for Mailbox 6
  1737F  Uint16 MIM7 : 1 ;
  1738F                  // 7 MIM for Mailbox 7
  1739F  Uint16 MIM8 : 1 ;
  1740F                  // 8 MIM for Mailbox 8
  1741F  Uint16 MIM9 : 1 ;
  1742F                  // 9 MIM for Mailbox 9
  1743F  Uint16 MIM10 : 1 ;
  1744F                   // 10 MIM for Mailbox 10
  1745F  Uint16 MIM11 : 1 ;
  1746F                   // 11 MIM for Mailbox 11
  1747F  Uint16 MIM12 : 1 ;
  1748F                   // 12 MIM for Mailbox 12
  1749F  Uint16 MIM13 : 1 ;
  1750F                   // 13 MIM for Mailbox 13
  1751F  Uint16 MIM14 : 1 ;
  1752F                   // 14 MIM for Mailbox 14
  1753F  Uint16 MIM15 : 1 ;
  1754F                   // 15 MIM for Mailbox 15
  1755F  Uint16 MIM16 : 1 ;
  1756F                   // 16 MIM for Mailbox 16
  1757F  Uint16 MIM17 : 1 ;
  1758F                   // 17 MIM for Mailbox 17
  1759F  Uint16 MIM18 : 1 ;
  1760F                   // 18 MIM for Mailbox 18
  1761F  Uint16 MIM19 : 1 ;
  1762F                   // 19 MIM for Mailbox 19
  1763F  Uint16 MIM20 : 1 ;
  1764F                   // 20 MIM for Mailbox 20
  1765F  Uint16 MIM21 : 1 ;
  1766F                   // 21 MIM for Mailbox 21
  1767F  Uint16 MIM22 : 1 ;
  1768F                   // 22 MIM for Mailbox 22
  1769F  Uint16 MIM23 : 1 ;
  1770F                   // 23 MIM for Mailbox 23
  1771F  Uint16 MIM24 : 1 ;
  1772F                   // 24 MIM for Mailbox 24
  1773F  Uint16 MIM25 : 1 ;
  1774F                   // 25 MIM for Mailbox 25
  1775F  Uint16 MIM26 : 1 ;
  1776F                   // 26 MIM for Mailbox 26
  1777F  Uint16 MIM27 : 1 ;
  1778F                   // 27 MIM for Mailbox 27
  1779F  Uint16 MIM28 : 1 ;
  1780F                   // 28 MIM for Mailbox 28
  1781F  Uint16 MIM29 : 1 ;
  1782F                   // 29 MIM for Mailbox 29
  1783F  Uint16 MIM30 : 1 ;
  1784F                   // 30 MIM for Mailbox 30
  1785F  Uint16 MIM31 : 1 ;
  1786F                   // 31 MIM for Mailbox 31
  1787F} ;
  1788F/* Allow access to the bit fields or entire register */
  1789F
  1790Funion CANMIM_REG
  1791F{
  1792F  Uint32 all ;
  1793F  struct CANMIM_BITS bit ;
  1794F} ;
  1795F/* eCAN Mailbox Interrupt Level register (CANMIL) bit definitions */
  1796F
  1797Fstruct CANMIL_BITS
  1798F{                    // bit description
  1799F  Uint16 MIL0 : 1 ;
  1800F                  // 0 0 -> Int 9.5 1 -> Int 9.6
  1801F  Uint16 MIL1 : 1 ;
  1802F                  // 1 0 -> Int 9.5 1 -> Int 9.6
  1803F  Uint16 MIL2 : 1 ;
  1804F                  // 2 0 -> Int 9.5 1 -> Int 9.6
  1805F  Uint16 MIL3 : 1 ;
  1806F                  // 3 0 -> Int 9.5 1 -> Int 9.6
  1807F  Uint16 MIL4 : 1 ;
  1808F                  // 4 0 -> Int 9.5 1 -> Int 9.6
  1809F  Uint16 MIL5 : 1 ;
  1810F                  // 5 0 -> Int 9.5 1 -> Int 9.6
  1811F  Uint16 MIL6 : 1 ;
  1812F                  // 6 0 -> Int 9.5 1 -> Int 9.6
  1813F  Uint16 MIL7 : 1 ;
  1814F                  // 7 0 -> Int 9.5 1 -> Int 9.6
  1815F  Uint16 MIL8 : 1 ;
  1816F                  // 8 0 -> Int 9.5 1 -> Int 9.6
  1817F  Uint16 MIL9 : 1 ;
  1818F                  // 9 0 -> Int 9.5 1 -> Int 9.6
  1819F  Uint16 MIL10 : 1 ;
  1820F                   // 10 0 -> Int 9.5 1 -> Int 9.6
  1821F  Uint16 MIL11 : 1 ;
  1822F                   // 11 0 -> Int 9.5 1 -> Int 9.6
  1823F  Uint16 MIL12 : 1 ;
  1824F                   // 12 0 -> Int 9.5 1 -> Int 9.6
  1825F  Uint16 MIL13 : 1 ;
  1826F                   // 13 0 -> Int 9.5 1 -> Int 9.6
  1827F  Uint16 MIL14 : 1 ;
  1828F                   // 14 0 -> Int 9.5 1 -> Int 9.6
  1829F  Uint16 MIL15 : 1 ;
  1830F                   // 15 0 -> Int 9.5 1 -> Int 9.6
  1831F  Uint16 MIL16 : 1 ;
  1832F                   // 16 0 -> Int 9.5 1 -> Int 9.6
  1833F  Uint16 MIL17 : 1 ;
  1834F                   // 17 0 -> Int 9.5 1 -> Int 9.6
  1835F  Uint16 MIL18 : 1 ;
  1836F                   // 18 0 -> Int 9.5 1 -> Int 9.6
  1837F  Uint16 MIL19 : 1 ;
  1838F                   // 19 0 -> Int 9.5 1 -> Int 9.6
  1839F  Uint16 MIL20 : 1 ;
  1840F                   // 20 0 -> Int 9.5 1 -> Int 9.6
  1841F  Uint16 MIL21 : 1 ;
  1842F                   // 21 0 -> Int 9.5 1 -> Int 9.6
  1843F  Uint16 MIL22 : 1 ;
  1844F                   // 22 0 -> Int 9.5 1 -> Int 9.6
  1845F  Uint16 MIL23 : 1 ;
  1846F                   // 23 0 -> Int 9.5 1 -> Int 9.6
  1847F  Uint16 MIL24 : 1 ;
  1848F                   // 24 0 -> Int 9.5 1 -> Int 9.6
  1849F  Uint16 MIL25 : 1 ;
  1850F                   // 25 0 -> Int 9.5 1 -> Int 9.6
  1851F  Uint16 MIL26 : 1 ;
  1852F                   // 26 0 -> Int 9.5 1 -> Int 9.6
  1853F  Uint16 MIL27 : 1 ;
  1854F                   // 27 0 -> Int 9.5 1 -> Int 9.6
  1855F  Uint16 MIL28 : 1 ;
  1856F                   // 28 0 -> Int 9.5 1 -> Int 9.6
  1857F  Uint16 MIL29 : 1 ;
  1858F                   // 29 0 -> Int 9.5 1 -> Int 9.6
  1859F  Uint16 MIL30 : 1 ;
  1860F                   // 30 0 -> Int 9.5 1 -> Int 9.6
  1861F  Uint16 MIL31 : 1 ;
  1862F                   // 31 0 -> Int 9.5 1 -> Int 9.6
  1863F} ;
  1864F/* Allow access to the bit fields or entire register */
  1865F
  1866Funion CANMIL_REG
  1867F{
  1868F  Uint32 all ;
  1869F  struct CANMIL_BITS bit ;
  1870F} ;
  1871F/* eCAN Overwrite Protection Control register (CANOPC) bit definitions */
  1872F
  1873Fstruct CANOPC_BITS
  1874F{                    // bit description
  1875F  Uint16 OPC0 : 1 ;
  1876F                  // 0 OPC for Mailbox 0
  1877F  Uint16 OPC1 : 1 ;
  1878F                  // 1 OPC for Mailbox 1
  1879F  Uint16 OPC2 : 1 ;
  1880F                  // 2 OPC for Mailbox 2
  1881F  Uint16 OPC3 : 1 ;
  1882F                  // 3 OPC for Mailbox 3
  1883F  Uint16 OPC4 : 1 ;
  1884F                  // 4 OPC for Mailbox 4
  1885F  Uint16 OPC5 : 1 ;
  1886F                  // 5 OPC for Mailbox 5
  1887F  Uint16 OPC6 : 1 ;
  1888F                  // 6 OPC for Mailbox 6
  1889F  Uint16 OPC7 : 1 ;
  1890F                  // 7 OPC for Mailbox 7
  1891F  Uint16 OPC8 : 1 ;
  1892F                  // 8 OPC for Mailbox 8
  1893F  Uint16 OPC9 : 1 ;
  1894F                  // 9 OPC for Mailbox 9
  1895F  Uint16 OPC10 : 1 ;
  1896F                   // 10 OPC for Mailbox 10
  1897F  Uint16 OPC11 : 1 ;
  1898F                   // 11 OPC for Mailbox 11
  1899F  Uint16 OPC12 : 1 ;
  1900F                   // 12 OPC for Mailbox 12
  1901F  Uint16 OPC13 : 1 ;
  1902F                   // 13 OPC for Mailbox 13
  1903F  Uint16 OPC14 : 1 ;
  1904F                   // 14 OPC for Mailbox 14
  1905F  Uint16 OPC15 : 1 ;
  1906F                   // 15 OPC for Mailbox 15
  1907F  Uint16 OPC16 : 1 ;
  1908F                   // 16 OPC for Mailbox 16
  1909F  Uint16 OPC17 : 1 ;
  1910F                   // 17 OPC for Mailbox 17
  1911F  Uint16 OPC18 : 1 ;
  1912F                   // 18 OPC for Mailbox 18
  1913F  Uint16 OPC19 : 1 ;
  1914F                   // 19 OPC for Mailbox 19
  1915F  Uint16 OPC20 : 1 ;
  1916F                   // 20 OPC for Mailbox 20
  1917F  Uint16 OPC21 : 1 ;
  1918F                   // 21 OPC for Mailbox 21
  1919F  Uint16 OPC22 : 1 ;
  1920F                   // 22 OPC for Mailbox 22
  1921F  Uint16 OPC23 : 1 ;
  1922F                   // 23 OPC for Mailbox 23
  1923F  Uint16 OPC24 : 1 ;
  1924F                   // 24 OPC for Mailbox 24
  1925F  Uint16 OPC25 : 1 ;
  1926F                   // 25 OPC for Mailbox 25
  1927F  Uint16 OPC26 : 1 ;
  1928F                   // 26 OPC for Mailbox 26
  1929F  Uint16 OPC27 : 1 ;
  1930F                   // 27 OPC for Mailbox 27
  1931F  Uint16 OPC28 : 1 ;
  1932F                   // 28 OPC for Mailbox 28
  1933F  Uint16 OPC29 : 1 ;
  1934F                   // 29 OPC for Mailbox 29
  1935F  Uint16 OPC30 : 1 ;
  1936F                   // 30 OPC for Mailbox 30
  1937F  Uint16 OPC31 : 1 ;
  1938F                   // 31 OPC for Mailbox 31
  1939F} ;
  1940F/* Allow access to the bit fields or entire register */
  1941F
  1942Funion CANOPC_REG
  1943F{
  1944F  Uint32 all ;
  1945F  struct CANOPC_BITS bit ;
  1946F} ;
  1947F/* eCAN TX I/O Control Register (CANTIOC) bit definitions */
  1948F
  1949Fstruct CANTIOC_BITS
  1950F{                     // bits description
  1951F  Uint16 rsvd1 : 3 ;
  1952F                   // 2:0 reserved
  1953F  Uint16 TXFUNC : 1 ;
  1954F                    // 3 TXFUNC
  1955F  Uint16 rsvd2 : 12 ;
  1956F                    // 15:4 reserved
  1957F  Uint16 rsvd3 : 16 ;
  1958F                    // 31:16 reserved
  1959F} ;
  1960F/* Allow access to the bit fields or entire register */
  1961F
  1962Funion CANTIOC_REG
  1963F{
  1964F  Uint32 all ;
  1965F  struct CANTIOC_BITS bit ;
  1966F} ;
  1967F/* eCAN RX I/O Control Register (CANRIOC) bit definitions */
  1968F
  1969Fstruct CANRIOC_BITS
  1970F{                     // bits description
  1971F  Uint16 rsvd1 : 3 ;
  1972F                   // 2:0 reserved
  1973F  Uint16 RXFUNC : 1 ;
  1974F                    // 3 RXFUNC
  1975F  Uint16 rsvd2 : 12 ;
  1976F                    // 15:4 reserved
  1977F  Uint16 rsvd3 : 16 ;
  1978F                    // 31:16 reserved
  1979F} ;
  1980F/* Allow access to the bit fields or entire register */
  1981F
  1982Funion CANRIOC_REG
  1983F{
  1984F  Uint32 all ;
  1985F  struct CANRIOC_BITS bit ;
  1986F} ;
  1987F/* eCAN Time-out Control register (CANTOC) bit definitions */
  1988F
  1989Fstruct CANTOC_BITS
  1990F{                    // bit description
  1991F  Uint16 TOC0 : 1 ;
  1992F                  // 0 TOC for Mailbox 0
  1993F  Uint16 TOC1 : 1 ;
  1994F                  // 1 TOC for Mailbox 1
  1995F  Uint16 TOC2 : 1 ;
  1996F                  // 2 TOC for Mailbox 2
  1997F  Uint16 TOC3 : 1 ;
  1998F                  // 3 TOC for Mailbox 3
  1999F  Uint16 TOC4 : 1 ;
  2000F                  // 4 TOC for Mailbox 4
  2001F  Uint16 TOC5 : 1 ;
  2002F                  // 5 TOC for Mailbox 5
  2003F  Uint16 TOC6 : 1 ;
  2004F                  // 6 TOC for Mailbox 6
  2005F  Uint16 TOC7 : 1 ;
  2006F                  // 7 TOC for Mailbox 7
  2007F  Uint16 TOC8 : 1 ;
  2008F                  // 8 TOC for Mailbox 8
  2009F  Uint16 TOC9 : 1 ;
  2010F                  // 9 TOC for Mailbox 9
  2011F  Uint16 TOC10 : 1 ;
  2012F                   // 10 TOC for Mailbox 10
  2013F  Uint16 TOC11 : 1 ;
  2014F                   // 11 TOC for Mailbox 11
  2015F  Uint16 TOC12 : 1 ;
  2016F                   // 12 TOC for Mailbox 12
  2017F  Uint16 TOC13 : 1 ;
  2018F                   // 13 TOC for Mailbox 13
  2019F  Uint16 TOC14 : 1 ;
  2020F                   // 14 TOC for Mailbox 14
  2021F  Uint16 TOC15 : 1 ;
  2022F                   // 15 TOC for Mailbox 15
  2023F  Uint16 TOC16 : 1 ;
  2024F                   // 16 TOC for Mailbox 16
  2025F  Uint16 TOC17 : 1 ;
  2026F                   // 17 TOC for Mailbox 17
  2027F  Uint16 TOC18 : 1 ;
  2028F                   // 18 TOC for Mailbox 18
  2029F  Uint16 TOC19 : 1 ;
  2030F                   // 19 TOC for Mailbox 19
  2031F  Uint16 TOC20 : 1 ;
  2032F                   // 20 TOC for Mailbox 20
  2033F  Uint16 TOC21 : 1 ;
  2034F                   // 21 TOC for Mailbox 21
  2035F  Uint16 TOC22 : 1 ;
  2036F                   // 22 TOC for Mailbox 22
  2037F  Uint16 TOC23 : 1 ;
  2038F                   // 23 TOC for Mailbox 23
  2039F  Uint16 TOC24 : 1 ;
  2040F                   // 24 TOC for Mailbox 24
  2041F  Uint16 TOC25 : 1 ;
  2042F                   // 25 TOC for Mailbox 25
  2043F  Uint16 TOC26 : 1 ;
  2044F                   // 26 TOC for Mailbox 26
  2045F  Uint16 TOC27 : 1 ;
  2046F                   // 27 TOC for Mailbox 27
  2047F  Uint16 TOC28 : 1 ;
  2048F                   // 28 TOC for Mailbox 28
  2049F  Uint16 TOC29 : 1 ;
  2050F                   // 29 TOC for Mailbox 29
  2051F  Uint16 TOC30 : 1 ;
  2052F                   // 30 TOC for Mailbox 30
  2053F  Uint16 TOC31 : 1 ;
  2054F                   // 31 TOC for Mailbox 31
  2055F} ;
  2056F/* Allow access to the bit fields or entire register */
  2057F
  2058Funion CANTOC_REG
  2059F{
  2060F  Uint32 all ;
  2061F  struct CANTOC_BITS bit ;
  2062F} ;
  2063F/* eCAN Time-out Status register (CANTOS) bit definitions */
  2064F
  2065Fstruct CANTOS_BITS
  2066F{                    // bit description
  2067F  Uint16 TOS0 : 1 ;
  2068F                  // 0 TOS for Mailbox 0
  2069F  Uint16 TOS1 : 1 ;
  2070F                  // 1 TOS for Mailbox 1
  2071F  Uint16 TOS2 : 1 ;
  2072F                  // 2 TOS for Mailbox 2
  2073F  Uint16 TOS3 : 1 ;
  2074F                  // 3 TOS for Mailbox 3
  2075F  Uint16 TOS4 : 1 ;
  2076F                  // 4 TOS for Mailbox 4
  2077F  Uint16 TOS5 : 1 ;
  2078F                  // 5 TOS for Mailbox 5
  2079F  Uint16 TOS6 : 1 ;
  2080F                  // 6 TOS for Mailbox 6
  2081F  Uint16 TOS7 : 1 ;
  2082F                  // 7 TOS for Mailbox 7
  2083F  Uint16 TOS8 : 1 ;
  2084F                  // 8 TOS for Mailbox 8
  2085F  Uint16 TOS9 : 1 ;
  2086F                  // 9 TOS for Mailbox 9
  2087F  Uint16 TOS10 : 1 ;
  2088F                   // 10 TOS for Mailbox 10
  2089F  Uint16 TOS11 : 1 ;
  2090F                   // 11 TOS for Mailbox 11
  2091F  Uint16 TOS12 : 1 ;
  2092F                   // 12 TOS for Mailbox 12
  2093F  Uint16 TOS13 : 1 ;
  2094F                   // 13 TOS for Mailbox 13
  2095F  Uint16 TOS14 : 1 ;
  2096F                   // 14 TOS for Mailbox 14
  2097F  Uint16 TOS15 : 1 ;
  2098F                   // 15 TOS for Mailbox 15
  2099F  Uint16 TOS16 : 1 ;
  2100F                   // 16 TOS for Mailbox 16
  2101F  Uint16 TOS17 : 1 ;
  2102F                   // 17 TOS for Mailbox 17
  2103F  Uint16 TOS18 : 1 ;
  2104F                   // 18 TOS for Mailbox 18
  2105F  Uint16 TOS19 : 1 ;
  2106F                   // 19 TOS for Mailbox 19
  2107F  Uint16 TOS20 : 1 ;
  2108F                   // 20 TOS for Mailbox 20
  2109F  Uint16 TOS21 : 1 ;
  2110F                   // 21 TOS for Mailbox 21
  2111F  Uint16 TOS22 : 1 ;
  2112F                   // 22 TOS for Mailbox 22
  2113F  Uint16 TOS23 : 1 ;
  2114F                   // 23 TOS for Mailbox 23
  2115F  Uint16 TOS24 : 1 ;
  2116F                   // 24 TOS for Mailbox 24
  2117F  Uint16 TOS25 : 1 ;
  2118F                   // 25 TOS for Mailbox 25
  2119F  Uint16 TOS26 : 1 ;
  2120F                   // 26 TOS for Mailbox 26
  2121F  Uint16 TOS27 : 1 ;
  2122F                   // 27 TOS for Mailbox 27
  2123F  Uint16 TOS28 : 1 ;
  2124F                   // 28 TOS for Mailbox 28
  2125F  Uint16 TOS29 : 1 ;
  2126F                   // 29 TOS for Mailbox 29
  2127F  Uint16 TOS30 : 1 ;
  2128F                   // 30 TOS for Mailbox 30
  2129F  Uint16 TOS31 : 1 ;
  2130F                   // 31 TOS for Mailbox 31
  2131F} ;
  2132F/* Allow access to the bit fields or entire register */
  2133F
  2134Funion CANTOS_REG
  2135F{
  2136F  Uint32 all ;
  2137F  struct CANTOS_BITS bit ;
  2138F} ;
  2139F/**************************************/
  2140F/* eCAN Control & Status register file */
  2141F/**************************************/
  2142F
  2143Fstruct ECAN_REGS
  2144F{
  2145F  union CANME_REG CANME ; // Mailbox Enable
  2146F  union CANMD_REG CANMD ; // Mailbox Direction
  2147F  union CANTRS_REG CANTRS ; // Transmit Request Set
  2148F  union CANTRR_REG CANTRR ; // Transmit Request Reset
  2149F  union CANTA_REG CANTA ; // Transmit Acknowledge
  2150F  union CANAA_REG CANAA ; // Abort Acknowledge
  2151F  union CANRMP_REG CANRMP ; // Received Message Pending
  2152F  union CANRML_REG CANRML ; // Received Message Lost
  2153F  union CANRFP_REG CANRFP ; // Remote Frame Pending
  2154F  union CANGAM_REG CANGAM ; // Global Acceptance Mask
  2155F  union CANMC_REG CANMC ; // Master Control
  2156F  union CANBTC_REG CANBTC ; // Bit Timing
  2157F  union CANES_REG CANES ; // Error Status
  2158F  union CANTEC_REG CANTEC ; // Transmit Error Counter
  2159F  union CANREC_REG CANREC ; // Receive Error Counter
  2160F  union CANGIF0_REG CANGIF0 ; // Global Interrupt Flag 0
  2161F  union CANGIM_REG CANGIM ; // Global Interrupt Mask 0
  2162F  union CANGIF1_REG CANGIF1 ; // Global Interrupt Flag 1
  2163F  union CANMIM_REG CANMIM ; // Mailbox Interrupt Mask
  2164F  union CANMIL_REG CANMIL ; // Mailbox Interrupt Level
  2165F  union CANOPC_REG CANOPC ; // Overwrite Protection Control
  2166F  union CANTIOC_REG CANTIOC ; // TX I/O Control
  2167F  union CANRIOC_REG CANRIOC ; // RX I/O Control
  2168F  Uint32 CANTSC ; // Time-stamp counter
  2169F  union CANTOC_REG CANTOC ; // Time-out Control
  2170F  union CANTOS_REG CANTOS ; // Time-out Status
  2171F} ;
  2172F/* --------------------------------------------------- */
  2173F/* eCAN Mailbox Registers */
  2174F/* ----------------------------------------------------*/
  2175F/* eCAN Message ID (MSGID) bit definitions */
  2176F
  2177Fstruct CANMSGID_BITS
  2178F{                      // bits description
  2179F  Uint16 EXTMSGID_L : 16 ;
  2180F                         // 0:15
  2181F  Uint16 EXTMSGID_H : 2 ;
  2182F                        // 16:17
  2183F  Uint16 STDMSGID : 11 ;
  2184F                       // 18:28
  2185F  Uint16 AAM : 1 ;
  2186F                 // 29
  2187F  Uint16 AME : 1 ;
  2188F                 // 30
  2189F  Uint16 IDE : 1 ;
  2190F                 // 31
  2191F} ;
  2192F/* Allow access to the bit fields or entire register */
  2193F
  2194Funion CANMSGID_REG
  2195F{
  2196F  Uint32 all ;
  2197F  struct CANMSGID_BITS bit ;
  2198F} ;
  2199F/* eCAN Message Control Register (MSGCTRL) bit definitions */
  2200F
  2201Fstruct CANMSGCTRL_BITS
  2202F{                        // bits description
  2203F  Uint16 DLC : 4 ;
  2204F                 // 0:3
  2205F  Uint16 RTR : 1 ;
  2206F                 // 4
  2207F  Uint16 rsvd1 : 3 ;
  2208F                   // 7:5 reserved
  2209F  Uint16 TPL : 5 ;
  2210F                 // 12:8
  2211F  Uint16 rsvd2 : 3 ;
  2212F                   // 15:13 reserved
  2213F  Uint16 rsvd3 : 16 ;
  2214F                    // 31:16 reserved
  2215F} ;
  2216F/* Allow access to the bit fields or entire register */
  2217F
  2218Funion CANMSGCTRL_REG
  2219F{
  2220F  Uint32 all ;
  2221F  struct CANMSGCTRL_BITS bit ;
  2222F} ;
  2223F/* eCAN Message Data Register low (MDR_L) word definitions */
  2224F
  2225Fstruct CANMDL_WORDS
  2226F{                     // bits description
  2227F  Uint16 LOW_WORD : 16 ;
  2228F                       // 0:15
  2229F  Uint16 HI_WORD : 16 ;
  2230F                      // 31:16
  2231F} ;
  2232F/* eCAN Message Data Register low (MDR_L) byte definitions */
  2233F
  2234Fstruct CANMDL_BYTES
  2235F{                     // bits description
  2236F  Uint16 BYTE3 : 8 ;
  2237F                   // 31:24
  2238F  Uint16 BYTE2 : 8 ;
  2239F                   // 23:16
  2240F  Uint16 BYTE1 : 8 ;
  2241F                   // 15:8
  2242F  Uint16 BYTE0 : 8 ;
  2243F                   // 7:0
  2244F} ;
  2245F/* Allow access to the bit fields or entire register */
  2246F
  2247Funion CANMDL_REG
  2248F{
  2249F  Uint32 all ;
  2250F  struct CANMDL_WORDS word ;
  2251F  struct CANMDL_BYTES byte ;
  2252F} ;
  2253F/* eCAN Message Data Register high (MDR_H) word definitions */
  2254F
  2255Fstruct CANMDH_WORDS
  2256F{                     // bits description
  2257F  Uint16 LOW_WORD : 16 ;
  2258F                       // 0:15
  2259F  Uint16 HI_WORD : 16 ;
  2260F                      // 31:16
  2261F} ;
  2262F/* eCAN Message Data Register low (MDR_H) byte definitions */
  2263F
  2264Fstruct CANMDH_BYTES
  2265F{                     // bits description
  2266F  Uint16 BYTE7 : 8 ;
  2267F                   // 63:56
  2268F  Uint16 BYTE6 : 8 ;
  2269F                   // 55:48
  2270F  Uint16 BYTE5 : 8 ;
  2271F                   // 47:40
  2272F  Uint16 BYTE4 : 8 ;
  2273F                   // 39:32
  2274F} ;
  2275F/* Allow access to the bit fields or entire register */
  2276F
  2277Funion CANMDH_REG
  2278F{
  2279F  Uint32 all ;
  2280F  struct CANMDH_WORDS word ;
  2281F  struct CANMDH_BYTES byte ;
  2282F} ;
  2283F
  2284Fstruct MBOX
  2285F{
  2286F  union CANMSGID_REG MSGID ;
  2287F  union CANMSGCTRL_REG MSGCTRL ;
  2288F  union CANMDL_REG MDL ;
  2289F  union CANMDH_REG MDH ;
  2290F} ;
  2291F/**************************************/
  2292F/* eCAN Mailboxes */
  2293F/**************************************/
  2294F
  2295Fstruct ECAN_MBOXES
  2296F{
  2297F  struct MBOX MBOX0 ;
  2298F  struct MBOX MBOX1 ;
  2299F  struct MBOX MBOX2 ;
  2300F  struct MBOX MBOX3 ;
  2301F  struct MBOX MBOX4 ;
  2302F  struct MBOX MBOX5 ;
  2303F  struct MBOX MBOX6 ;
  2304F  struct MBOX MBOX7 ;
  2305F  struct MBOX MBOX8 ;
  2306F  struct MBOX MBOX9 ;
  2307F  struct MBOX MBOX10 ;
  2308F  struct MBOX MBOX11 ;
  2309F  struct MBOX MBOX12 ;
  2310F  struct MBOX MBOX13 ;
  2311F  struct MBOX MBOX14 ;
  2312F  struct MBOX MBOX15 ;
  2313F  struct MBOX MBOX16 ;
  2314F  struct MBOX MBOX17 ;
  2315F  struct MBOX MBOX18 ;
  2316F  struct MBOX MBOX19 ;
  2317F  struct MBOX MBOX20 ;
  2318F  struct MBOX MBOX21 ;
  2319F  struct MBOX MBOX22 ;
  2320F  struct MBOX MBOX23 ;
  2321F  struct MBOX MBOX24 ;
  2322F  struct MBOX MBOX25 ;
  2323F  struct MBOX MBOX26 ;
  2324F  struct MBOX MBOX27 ;
  2325F  struct MBOX MBOX28 ;
  2326F  struct MBOX MBOX29 ;
  2327F  struct MBOX MBOX30 ;
  2328F  struct MBOX MBOX31 ;
  2329F} ;
  2330F/* eCAN Local Acceptance Mask (LAM) bit definitions */
  2331F
  2332Fstruct CANLAM_BITS
  2333F{                    // bits description
  2334F  Uint16 LAM_L : 16 ;
  2335F                    // 0:15
  2336F  Uint16 LAM_H : 13 ;
  2337F                    // 16:28
  2338F  Uint16 rsvd1 : 2 ;
  2339F                   // 29:30 reserved
  2340F  Uint16 LAMI : 1 ;
  2341F                  // 31
  2342F} ;
  2343F/* Allow access to the bit fields or entire register */
  2344F
  2345Funion CANLAM_REG
  2346F{
  2347F  Uint32 all ;
  2348F  struct CANLAM_BITS bit ;
  2349F} ;
  2350F/**************************************/
  2351F/* eCAN Local Acceptance Masks */
  2352F/**************************************/
  2353F/* eCAN LAM File */
  2354F
  2355Fstruct LAM_REGS
  2356F{
  2357F  union CANLAM_REG LAM0 ;
  2358F  union CANLAM_REG LAM1 ;
  2359F  union CANLAM_REG LAM2 ;
  2360F  union CANLAM_REG LAM3 ;
  2361F  union CANLAM_REG LAM4 ;
  2362F  union CANLAM_REG LAM5 ;
  2363F  union CANLAM_REG LAM6 ;
  2364F  union CANLAM_REG LAM7 ;
  2365F  union CANLAM_REG LAM8 ;
  2366F  union CANLAM_REG LAM9 ;
  2367F  union CANLAM_REG LAM10 ;
  2368F  union CANLAM_REG LAM11 ;
  2369F  union CANLAM_REG LAM12 ;
  2370F  union CANLAM_REG LAM13 ;
  2371F  union CANLAM_REG LAM14 ;
  2372F  union CANLAM_REG LAM15 ;
  2373F  union CANLAM_REG LAM16 ;
  2374F  union CANLAM_REG LAM17 ;
  2375F  union CANLAM_REG LAM18 ;
  2376F  union CANLAM_REG LAM19 ;
  2377F  union CANLAM_REG LAM20 ;
  2378F  union CANLAM_REG LAM21 ;
  2379F  union CANLAM_REG LAM22 ;
  2380F  union CANLAM_REG LAM23 ;
  2381F  union CANLAM_REG LAM24 ;
  2382F  union CANLAM_REG LAM25 ;
  2383F  union CANLAM_REG LAM26 ;
  2384F  union CANLAM_REG LAM27 ;
  2385F  union CANLAM_REG LAM28 ;
  2386F  union CANLAM_REG LAM29 ;
  2387F  union CANLAM_REG LAM30 ;
  2388F  union CANLAM_REG LAM31 ;
  2389F} ;
  2390F/* Mailbox MOTS File */
  2391F
  2392Fstruct MOTS_REGS
  2393F{
  2394F  Uint32 MOTS0 ;
  2395F  Uint32 MOTS1 ;
  2396F  Uint32 MOTS2 ;
  2397F  Uint32 MOTS3 ;
  2398F  Uint32 MOTS4 ;
  2399F  Uint32 MOTS5 ;
  2400F  Uint32 MOTS6 ;
  2401F  Uint32 MOTS7 ;
  2402F  Uint32 MOTS8 ;
  2403F  Uint32 MOTS9 ;
  2404F  Uint32 MOTS10 ;
  2405F  Uint32 MOTS11 ;
  2406F  Uint32 MOTS12 ;
  2407F  Uint32 MOTS13 ;
  2408F  Uint32 MOTS14 ;
  2409F  Uint32 MOTS15 ;
  2410F  Uint32 MOTS16 ;
  2411F  Uint32 MOTS17 ;
  2412F  Uint32 MOTS18 ;
  2413F  Uint32 MOTS19 ;
  2414F  Uint32 MOTS20 ;
  2415F  Uint32 MOTS21 ;
  2416F  Uint32 MOTS22 ;
  2417F  Uint32 MOTS23 ;
  2418F  Uint32 MOTS24 ;
  2419F  Uint32 MOTS25 ;
  2420F  Uint32 MOTS26 ;
  2421F  Uint32 MOTS27 ;
  2422F  Uint32 MOTS28 ;
  2423F  Uint32 MOTS29 ;
  2424F  Uint32 MOTS30 ;
  2425F  Uint32 MOTS31 ;
  2426F} ;
  2427F/* Mailbox MOTO File */
  2428F
  2429Fstruct MOTO_REGS
  2430F{
  2431F  Uint32 MOTO0 ;
  2432F  Uint32 MOTO1 ;
  2433F  Uint32 MOTO2 ;
  2434F  Uint32 MOTO3 ;
  2435F  Uint32 MOTO4 ;
  2436F  Uint32 MOTO5 ;
  2437F  Uint32 MOTO6 ;
  2438F  Uint32 MOTO7 ;
  2439F  Uint32 MOTO8 ;
  2440F  Uint32 MOTO9 ;
  2441F  Uint32 MOTO10 ;
  2442F  Uint32 MOTO11 ;
  2443F  Uint32 MOTO12 ;
  2444F  Uint32 MOTO13 ;
  2445F  Uint32 MOTO14 ;
  2446F  Uint32 MOTO15 ;
  2447F  Uint32 MOTO16 ;
  2448F  Uint32 MOTO17 ;
  2449F  Uint32 MOTO18 ;
  2450F  Uint32 MOTO19 ;
  2451F  Uint32 MOTO20 ;
  2452F  Uint32 MOTO21 ;
  2453F  Uint32 MOTO22 ;
  2454F  Uint32 MOTO23 ;
  2455F  Uint32 MOTO24 ;
  2456F  Uint32 MOTO25 ;
  2457F  Uint32 MOTO26 ;
  2458F  Uint32 MOTO27 ;
  2459F  Uint32 MOTO28 ;
  2460F  Uint32 MOTO29 ;
  2461F  Uint32 MOTO30 ;
  2462F  Uint32 MOTO31 ;
  2463F} ;
  2464F//---------------------------------------------------------------------------
  2465F// eCAN External References & Function Declarations:
  2466F//
  2467F
  2468Fextern volatile struct ECAN_REGS
  2469F  ECanaRegs ;
  2470F
  2471Fextern volatile struct ECAN_MBOXES
  2472F  ECanaMboxes ;
  2473F
  2474Fextern volatile struct LAM_REGS
  2475F  ECanaLAMRegs ;
  2476F
  2477Fextern volatile struct MOTO_REGS
  2478F  ECanaMOTORegs ;
  2479F
  2480Fextern volatile struct MOTS_REGS
  2481F  ECanaMOTSRegs ;
  2482F
  2483Fextern volatile struct ECAN_REGS
  2484F  ECanbRegs ;
  2485F
  2486Fextern volatile struct ECAN_MBOXES
  2487F  ECanbMboxes ;
  2488F
  2489Fextern volatile struct LAM_REGS
  2490F  ECanbLAMRegs ;
  2491F
  2492Fextern volatile struct MOTO_REGS
  2493F  ECanbMOTORegs ;
  2494F
  2495Fextern volatile struct MOTS_REGS
  2496F  ECanbMOTSRegs ;
  2497F       /* extern "C" */
  2498F       // end of DSP2833x_ECAN.H definition
  2499F//===========================================================================
  2500F// End of file.
  2501F//===========================================================================
  2502F 
  2503F#endif /*00 F:\Dropbox\Profissional\Konatus\Codes\F28335_Example\inc\DSP2833x_ECan.h*/
  2504F/*   CLOSE_FILE Include File */
  2505F 
  2506F               // Enhanced eCAN Registers
  2507F/* OPEN FILE F:\Dropbox\Profissional\Konatus\Codes\F28335_Example\inc\DSP2833x_ECap.h */
  2508F// TI File $Revision: /main/1 $
  2509F// Checkin $Date: August 18, 2006 13:52:07 $
  2510F//###########################################################################
  2511F//
  2512F// FILE: DSP2833x_ECap.h
  2513F//
  2514F// TITLE: DSP2833x Enhanced Capture Module Register Bit Definitions.
  2515F//
  2516F//###########################################################################
  2517F// $TI Release: DSP2833x/DSP2823x C/C++ Header Files V1.31 $
  2518F// $Release Date: August 4, 2009 $
  2519F//###########################################################################
  2520F#ifndef DSP2833x_ECAP_H
  2521F#define DSP2833x_ECAP_H
  2522F//----------------------------------------------------
  2523F// Capture control register 1 bit definitions */
  2524F
  2525Fstruct ECCTL1_BITS
  2526F{                    // bits description
  2527F  Uint16 CAP1POL : 1 ;
  2528F                     // 0 Capture Event 1 Polarity select
  2529F  Uint16 CTRRST1 : 1 ;
  2530F                     // 1 Counter Reset on Capture Event 1
  2531F  Uint16 CAP2POL : 1 ;
  2532F                     // 2 Capture Event 2 Polarity select
  2533F  Uint16 CTRRST2 : 1 ;
  2534F                     // 3 Counter Reset on Capture Event 2
  2535F  Uint16 CAP3POL : 1 ;
  2536F                     // 4 Capture Event 3 Polarity select
  2537F  Uint16 CTRRST3 : 1 ;
  2538F                     // 5 Counter Reset on Capture Event 3
  2539F  Uint16 CAP4POL : 1 ;
  2540F                     // 6 Capture Event 4 Polarity select
  2541F  Uint16 CTRRST4 : 1 ;
  2542F                     // 7 Counter Reset on Capture Event 4
  2543F  Uint16 CAPLDEN : 1 ;
  2544F                     // 8 Enable Loading CAP1-4 regs on a Cap Event
  2545F  Uint16 PRESCALE : 5 ;
  2546F                      // 13:9 Event Filter prescale select
  2547F  Uint16 FREE_SOFT : 2 ;
  2548F                       // 15:14 Emulation mode
  2549F} ;
  2550F
  2551Funion ECCTL1_REG
  2552F{
  2553F  Uint16 all ;
  2554F  struct ECCTL1_BITS bit ;
  2555F} ;
  2556F// In V1.1 the STOPVALUE bit field was changed to
  2557F// STOP_WRAP. This correlated to a silicon change from
  2558F// F2833x Rev 0 to Rev A.
  2559F//----------------------------------------------------
  2560F// Capture control register 2 bit definitions */
  2561F
  2562Fstruct ECCTL2_BITS
  2563F{                    // bits description
  2564F  Uint16 CONT_ONESHT : 1 ;
  2565F                         // 0 Continuous or one-shot
  2566F  Uint16 STOP_WRAP : 2 ;
  2567F                       // 2:1 Stop value for one-shot, Wrap for continuous
  2568F  Uint16 REARM : 1 ;
  2569F                   // 3 One-shot re-arm
  2570F  Uint16 TSCTRSTOP : 1 ;
  2571F                       // 4 TSCNT counter stop
  2572F  Uint16 SYNCI_EN : 1 ;
  2573F                      // 5 Counter sync-in select
  2574F  Uint16 SYNCO_SEL : 2 ;
  2575F                       // 7:6 Sync-out mode
  2576F  Uint16 SWSYNC : 1 ;
  2577F                    // 8 SW forced counter sync
  2578F  Uint16 CAP_APWM : 1 ;
  2579F                      // 9 CAP/APWM operating mode select
  2580F  Uint16 APWMPOL : 1 ;
  2581F                     // 10 APWM output polarity select
  2582F  Uint16 rsvd1 : 5 ;
  2583F                   // 15:11
  2584F} ;
  2585F
  2586Funion ECCTL2_REG
  2587F{
  2588F  Uint16 all ;
  2589F  struct ECCTL2_BITS bit ;
  2590F} ;
  2591F//----------------------------------------------------
  2592F// ECAP interrupt enable register bit definitions */
  2593F
  2594Fstruct ECEINT_BITS
  2595F{                    // bits description
  2596F  Uint16 rsvd1 : 1 ;
  2597F                   // 0 reserved
  2598F  Uint16 CEVT1 : 1 ;
  2599F                   // 1 Capture Event 1 Interrupt Enable
  2600F  Uint16 CEVT2 : 1 ;
  2601F                   // 2 Capture Event 2 Interrupt Enable
  2602F  Uint16 CEVT3 : 1 ;
  2603F                   // 3 Capture Event 3 Interrupt Enable
  2604F  Uint16 CEVT4 : 1 ;
  2605F                   // 4 Capture Event 4 Interrupt Enable
  2606F  Uint16 CTROVF : 1 ;
  2607F                    // 5 Counter Overflow Interrupt Enable
  2608F  Uint16 CTR_EQ_PRD : 1 ;
  2609F                        // 6 Period Equal Interrupt Enable
  2610F  Uint16 CTR_EQ_CMP : 1 ;
  2611F                        // 7 Compare Equal Interrupt Enable
  2612F  Uint16 rsvd2 : 8 ;
  2613F                   // 15:8 reserved
  2614F} ;
  2615F
  2616Funion ECEINT_REG
  2617F{
  2618F  Uint16 all ;
  2619F  struct ECEINT_BITS bit ;
  2620F} ;
  2621F//----------------------------------------------------
  2622F// ECAP interrupt flag register bit definitions */
  2623F
  2624Fstruct ECFLG_BITS
  2625F{                   // bits description
  2626F  Uint16 INT : 1 ;
  2627F                 // 0 Global Flag
  2628F  Uint16 CEVT1 : 1 ;
  2629F                   // 1 Capture Event 1 Interrupt Flag
  2630F  Uint16 CEVT2 : 1 ;
  2631F                   // 2 Capture Event 2 Interrupt Flag
  2632F  Uint16 CEVT3 : 1 ;
  2633F                   // 3 Capture Event 3 Interrupt Flag
  2634F  Uint16 CEVT4 : 1 ;
  2635F                   // 4 Capture Event 4 Interrupt Flag
  2636F  Uint16 CTROVF : 1 ;
  2637F                    // 5 Counter Overflow Interrupt Flag
  2638F  Uint16 CTR_EQ_PRD : 1 ;
  2639F                        // 6 Period Equal Interrupt Flag
  2640F  Uint16 CTR_EQ_CMP : 1 ;
  2641F                        // 7 Compare Equal Interrupt Flag
  2642F  Uint16 rsvd2 : 8 ;
  2643F                   // 15:8 reserved
  2644F} ;
  2645F
  2646Funion ECFLG_REG
  2647F{
  2648F  Uint16 all ;
  2649F  struct ECFLG_BITS bit ;
  2650F} ;
  2651F//----------------------------------------------------
  2652F
  2653Fstruct ECAP_REGS
  2654F{
  2655F  Uint32 TSCTR ; // Time stamp counter
  2656F  Uint32 CTRPHS ; // Counter phase
  2657F  Uint32 CAP1 ; // Capture 1
  2658F  Uint32 CAP2 ; // Capture 2
  2659F  Uint32 CAP3 ; // Capture 3
  2660F  Uint32 CAP4 ; // Capture 4
  2661F  Uint16 rsvd1 [ 8 ] ;
  2662F                    // reserved
  2663F  union ECCTL1_REG ECCTL1 ; // Capture Control Reg 1
  2664F  union ECCTL2_REG ECCTL2 ; // Capture Control Reg 2
  2665F  union ECEINT_REG ECEINT ; // ECAP interrupt enable
  2666F  union ECFLG_REG ECFLG ; // ECAP interrupt flags
  2667F  union ECFLG_REG ECCLR ; // ECAP interrupt clear
  2668F  union ECEINT_REG ECFRC ; // ECAP interrupt force
  2669F  Uint16 rsvd2 [ 6 ] ;
  2670F                    // reserved
  2671F} ;
  2672F//---------------------------------------------------------------------------
  2673F// GPI/O External References & Function Declarations:
  2674F//
  2675F
  2676Fextern volatile struct ECAP_REGS
  2677F  ECap1Regs ;
  2678F
  2679Fextern volatile struct ECAP_REGS
  2680F  ECap2Regs ;
  2681F
  2682Fextern volatile struct ECAP_REGS
  2683F  ECap3Regs ;
  2684F
  2685Fextern volatile struct ECAP_REGS
  2686F  ECap4Regs ;
  2687F
  2688Fextern volatile struct ECAP_REGS
  2689F  ECap5Regs ;
  2690F
  2691Fextern volatile struct ECAP_REGS
  2692F  ECap6Regs ;
  2693F       /* extern "C" */
  2694F       // end of DSP2833x_ECAP_H definition
  2695F//===========================================================================
  2696F// End of file.
  2697F//===========================================================================
  2698F 
  2699F#endif /*00 F:\Dropbox\Profissional\Konatus\Codes\F28335_Example\inc\DSP2833x_ECap.h*/
  2700F/*   CLOSE_FILE Include File */
  2701F 
  2702F               // Enhanced Capture
  2703F/* OPEN FILE F:\Dropbox\Profissional\Konatus\Codes\F28335_Example\inc\DSP2833x_DMA.h */
  2704F// TI File $Revision: /main/11 $
  2705F// Checkin $Date: June 23, 2008 11:34:15 $
  2706F//###########################################################################
  2707F//
  2708F// FILE: DSP2833x_DMA.h
  2709F//
  2710F// TITLE: DSP2833x DMA Module Register Bit Definitions.
  2711F//
  2712F//###########################################################################
  2713F// $TI Release: DSP2833x/DSP2823x C/C++ Header Files V1.31 $
  2714F// $Release Date: August 4, 2009 $
  2715F//###########################################################################
  2716F#ifndef DSP2833x_DMA_H
  2717F#define DSP2833x_DMA_H
  2718F//----------------------------------------------------
  2719F// Channel MODE register bit definitions:
  2720F
  2721Fstruct MODE_BITS
  2722F{                  // bits description
  2723F  Uint16 PERINTSEL : 5 ;
  2724F                       // 4:0 Peripheral Interrupt and Sync Select Bits (R/W):
  2725F                             // 0 no interrupt
  2726F               // 1 SEQ1INT & ADCSYNC
  2727F                             // 2 SEQ2INT
  2728F               // 3 XINT1
  2729F               // 4 XINT2
  2730F               // 5 XINT3
  2731F               // 6 XINT4
  2732F               // 7 XINT5
  2733F               // 8 XINT6
  2734F               // 9 XINT7
  2735F               // 10 XINT13
  2736F               // 11 TINT0
  2737F               // 12 TINT1
  2738F               // 13 TINT2
  2739F               // 14 MXEVTA & MXSYNCA
  2740F               // 15 MREVTA & MRSYNCA
  2741F               // 16 MXEVTB & MXSYNCB
  2742F               // 17 MREVTB & MRSYNCB
  2743F                                 // 18 ePWM1SOCA
  2744F                                 // 19 ePWM1SOCB
  2745F                                 // 20 ePWM2SOCA
  2746F                                 // 21 ePWM2SOCB
  2747F                                 // 22 ePWM3SOCA
  2748F                                 // 23 ePWM3SOCB
  2749F                                 // 24 ePWM4SOCA
  2750F                                 // 25 ePWM4SOCB
  2751F                                 // 26 ePWM5SOCA
  2752F                                 // 27 ePWM5SOCB
  2753F                                 // 28 ePWM6SOCA
  2754F                                 // 29 ePWM6SOCB
  2755F                                 // 30:31 no interrupt
  2756F  Uint16 rsvd1 : 2 ;
  2757F                   // 6:5 (R=0:0)
  2758F  Uint16 OVRINTE : 1 ;
  2759F                     // 7 Overflow Interrupt Enable (R/W):
  2760F                             // 0 overflow interrupt disabled
  2761F                             // 1 overflow interrupt enabled
  2762F  Uint16 PERINTE : 1 ;
  2763F                     // 8 Peripheral Interrupt Enable Bit (R/W):
  2764F                             // 0 peripheral interrupt disabled
  2765F                             // 1 peripheral interrupt enabled
  2766F  Uint16 CHINTMODE : 1 ;
  2767F                       // 9 Channel Interrupt Mode Bit (R/W):
  2768F                             // 0 generate interrupt at beginning of new transfer
  2769F                             // 1 generate interrupt at end of transfer
  2770F  Uint16 ONESHOT : 1 ;
  2771F                     // 10 One Shot Mode Bit (R/W):
  2772F                             // 0 only interrupt event triggers single burst transfer
  2773F                             // 1 first interrupt triggers burst, continue until transfer count is zero
  2774F  Uint16 CONTINUOUS : 1 ;
  2775F                        // 11 Continous Mode Bit (R/W):
  2776F                             // 0 stop when transfer count is zero
  2777F                             // 1 re-initialize when transfer count is zero
  2778F  Uint16 SYNCE : 1 ;
  2779F                   // 12 Sync Enable Bit (R/W):
  2780F                             // 0 ignore selected interrupt sync signal
  2781F                             // 1 enable selected interrupt sync signal
  2782F  Uint16 SYNCSEL : 1 ;
  2783F                     // 13 Sync Select Bit (R/W):
  2784F                             // 0 sync signal controls source wrap counter
  2785F                             // 1 sync signal controls destination wrap counter
  2786F  Uint16 DATASIZE : 1 ;
  2787F                      // 14 Data Size Mode Bit (R/W):
  2788F                             // 0 16-bit data transfer size
  2789F                             // 1 32-bit data transfer size
  2790F  Uint16 CHINTE : 1 ;
  2791F                    // 15 Channel Interrupt Enable Bit (R/W):
  2792F                             // 0 channel interrupt disabled
  2793F                             // 1 channel interrupt enabled
  2794F} ;
  2795F
  2796Funion MODE_REG
  2797F{
  2798F  Uint16 all ;
  2799F  struct MODE_BITS bit ;
  2800F} ;
  2801F//----------------------------------------------------
  2802F// Channel CONTROL register bit definitions:
  2803F
  2804Fstruct CONTROL_BITS
  2805F{                     // bits description
  2806F  Uint16 RUN : 1 ;
  2807F                 // 0 Run Bit (R=0/W=1)
  2808F  Uint16 HALT : 1 ;
  2809F                  // 1 Halt Bit (R=0/W=1)
  2810F  Uint16 SOFTRESET : 1 ;
  2811F                       // 2 Soft Reset Bit (R=0/W=1)
  2812F  Uint16 PERINTFRC : 1 ;
  2813F                       // 3 Interrupt Force Bit (R=0/W=1)
  2814F  Uint16 PERINTCLR : 1 ;
  2815F                       // 4 Interrupt Clear Bit (R=0/W=1)
  2816F  Uint16 SYNCFRC : 1 ;
  2817F                     // 5 Sync Force Bit (R=0/W=1)
  2818F  Uint16 SYNCCLR : 1 ;
  2819F                     // 6 Sync Clear Bit (R=0/W=1)
  2820F  Uint16 ERRCLR : 1 ;
  2821F                    // 7 Error Clear Bit (R=0/W=1)
  2822F  Uint16 PERINTFLG : 1 ;
  2823F                       // 8 Interrupt Flag Bit (R):
  2824F                             // 0 no interrupt pending
  2825F                             // 1 interrupt pending
  2826F  Uint16 SYNCFLG : 1 ;
  2827F                     // 9 Sync Flag Bit (R):
  2828F                             // 0 no sync pending
  2829F                             // 1 sync pending
  2830F  Uint16 SYNCERR : 1 ;
  2831F                     // 10 Sync Error Flag Bit (R):
  2832F                             // 0 no sync error
  2833F                             // 1 sync error detected
  2834F  Uint16 TRANSFERSTS : 1 ;
  2835F                         // 11 Transfer Status Bit (R):
  2836F                             // 0 no transfer in progress or pending
  2837F                             // 1 transfer in progress or pending
  2838F  Uint16 BURSTSTS : 1 ;
  2839F                      // 12 Burst Status Bit (R):
  2840F                             // 0 no burst in progress or pending
  2841F                             // 1 burst in progress or pending
  2842F  Uint16 RUNSTS : 1 ;
  2843F                    // 13 Run Status Bit (R):
  2844F                             // 0 channel not running or halted
  2845F                             // 1 channel running
  2846F  Uint16 OVRFLG : 1 ;
  2847F                    // 14 Overflow Flag Bit(R)
  2848F                             // 0 no overflow event
  2849F                             // 1 overflow event
  2850F  Uint16 rsvd1 : 1 ;
  2851F                   // 15 (R=0)
  2852F} ;
  2853F
  2854Funion CONTROL_REG
  2855F{
  2856F  Uint16 all ;
  2857F  struct CONTROL_BITS bit ;
  2858F} ;
  2859F//----------------------------------------------------
  2860F// DMACTRL register bit definitions:
  2861F
  2862Fstruct DMACTRL_BITS
  2863F{                     // bits description
  2864F  Uint16 HARDRESET : 1 ;
  2865F                       // 0 Hard Reset Bit (R=0/W=1)
  2866F  Uint16 PRIORITYRESET : 1 ;
  2867F                           // 1 Priority Reset Bit (R=0/W=1)
  2868F  Uint16 rsvd1 : 14 ;
  2869F                    // 15:2 (R=0:0)
  2870F} ;
  2871F
  2872Funion DMACTRL_REG
  2873F{
  2874F  Uint16 all ;
  2875F  struct DMACTRL_BITS bit ;
  2876F} ;
  2877F//----------------------------------------------------
  2878F// DEBUGCTRL register bit definitions:
  2879F
  2880Fstruct DEBUGCTRL_BITS
  2881F{                       // bits description
  2882F  Uint16 rsvd1 : 15 ;
  2883F                    // 14:0 (R=0:0)
  2884F  Uint16 FREE : 1 ;
  2885F                  // 15 Debug Mode Bit (R/W):
  2886F                             // 0 halt after current read-write operation
  2887F                             // 1 continue running
  2888F} ;
  2889F
  2890Funion DEBUGCTRL_REG
  2891F{
  2892F  Uint16 all ;
  2893F  struct DEBUGCTRL_BITS bit ;
  2894F} ;
  2895F//----------------------------------------------------
  2896F// PRIORITYCTRL1 register bit definitions:
  2897F
  2898Fstruct PRIORITYCTRL1_BITS
  2899F{                           // bits description
  2900F  Uint16 CH1PRIORITY : 1 ;
  2901F                         // 0 Ch1 Priority Bit (R/W):
  2902F                             // 0 same priority as all other channels
  2903F                             // 1 highest priority channel
  2904F  Uint16 rsvd1 : 15 ;
  2905F                    // 15:1 (R=0:0)
  2906F} ;
  2907F
  2908Funion PRIORITYCTRL1_REG
  2909F{
  2910F  Uint16 all ;
  2911F  struct PRIORITYCTRL1_BITS bit ;
  2912F} ;
  2913F//----------------------------------------------------
  2914F// PRIORITYSTAT register bit definitions:
  2915F
  2916Fstruct PRIORITYSTAT_BITS
  2917F{                          // bits description
  2918F  Uint16 ACTIVESTS : 3 ;
  2919F                       // 2:0 Active Channel Status Bits (R):
  2920F                              // 0,0,0 no channel active
  2921F                              // 0,0,1 Ch1 channel active
  2922F                              // 0,1,0 Ch2 channel active
  2923F                              // 0,1,1 Ch3 channel active
  2924F                              // 1,0,0 Ch4 channel active
  2925F                              // 1,0,1 Ch5 channel active
  2926F                              // 1,1,0 Ch6 channel active
  2927F  Uint16 rsvd1 : 1 ;
  2928F                   // 3 (R=0)
  2929F  Uint16 ACTIVESTS_SHADOW : 3 ;
  2930F                              // 6:4 Active Channel Status Shadow Bits (R):
  2931F                              // 0,0,0 no channel active and interrupted by Ch1
  2932F                              // 0,0,1 cannot occur
  2933F                              // 0,1,0 Ch2 was active and interrupted by Ch1
  2934F                              // 0,1,1 Ch3 was active and interrupted by Ch1
  2935F                              // 1,0,0 Ch4 was active and interrupted by Ch1
  2936F                              // 1,0,1 Ch5 was active and interrupted by Ch1
  2937F                              // 1,1,0 Ch6 was active and interrupted by Ch1
  2938F  Uint16 rsvd2 : 9 ;
  2939F                   // 15:7 (R=0:0)
  2940F} ;
  2941F
  2942Funion PRIORITYSTAT_REG
  2943F{
  2944F  Uint16 all ;
  2945F  struct PRIORITYSTAT_BITS bit ;
  2946F} ;
  2947F// Burst Size
  2948F
  2949Fstruct BURST_SIZE_BITS
  2950F{                        // bits description
  2951F  Uint16 BURSTSIZE : 5 ;
  2952F                       // 4:0 Burst transfer size
  2953F  Uint16 rsvd1 : 11 ;
  2954F                    // 15:5 reserved
  2955F} ;
  2956F
  2957Funion BURST_SIZE_REG
  2958F{
  2959F  Uint16 all ;
  2960F  struct BURST_SIZE_BITS bit ;
  2961F} ;
  2962F// Burst Count
  2963F
  2964Fstruct BURST_COUNT_BITS
  2965F{                         // bits description
  2966F  Uint16 BURSTCOUNT : 5 ;
  2967F                        // 4:0 Burst transfer size
  2968F  Uint16 rsvd1 : 11 ;
  2969F                    // 15:5 reserved
  2970F} ;
  2971F
  2972Funion BURST_COUNT_REG
  2973F{
  2974F  Uint16 all ;
  2975F  struct BURST_COUNT_BITS bit ;
  2976F} ;
  2977F//----------------------------------------------------
  2978F// DMA Channel Registers:
  2979F
  2980Fstruct CH_REGS
  2981F{
  2982F  union MODE_REG MODE ; // Mode Register
  2983F  union CONTROL_REG CONTROL ; // Control Register
  2984F  union BURST_SIZE_REG BURST_SIZE ; // Burst Size Register
  2985F  union BURST_COUNT_REG BURST_COUNT ; // Burst Count Register
  2986F  int16 SRC_BURST_STEP ; // Source Burst Step Register
  2987F  int16 DST_BURST_STEP ; // Destination Burst Step Register
  2988F  Uint16 TRANSFER_SIZE ; // Transfer Size Register
  2989F  Uint16 TRANSFER_COUNT ; // Transfer Count Register
  2990F  int16 SRC_TRANSFER_STEP ; // Source Transfer Step Register
  2991F  int16 DST_TRANSFER_STEP ; // Destination Transfer Step Register
  2992F  Uint16 SRC_WRAP_SIZE ; // Source Wrap Size Register
  2993F  Uint16 SRC_WRAP_COUNT ; // Source Wrap Count Register
  2994F  int16 SRC_WRAP_STEP ; // Source Wrap Step Register
  2995F  Uint16 DST_WRAP_SIZE ; // Destination Wrap Size Register
  2996F  Uint16 DST_WRAP_COUNT ; // Destination Wrap Count Register
  2997F  int16 DST_WRAP_STEP ; // Destination Wrap Step Register
  2998F  Uint32 SRC_BEG_ADDR_SHADOW ; // Source Begin Address Shadow Register
  2999F  Uint32 SRC_ADDR_SHADOW ; // Source Address Shadow Register
  3000F  Uint32 SRC_BEG_ADDR_ACTIVE ; // Source Begin Address Active Register
  3001F  Uint32 SRC_ADDR_ACTIVE ; // Source Address Active Register
  3002F  Uint32 DST_BEG_ADDR_SHADOW ; // Destination Begin Address Shadow Register
  3003F  Uint32 DST_ADDR_SHADOW ; // Destination Address Shadow Register
  3004F  Uint32 DST_BEG_ADDR_ACTIVE ; // Destination Begin Address Active Register
  3005F  Uint32 DST_ADDR_ACTIVE ; // Destination Address Active Register
  3006F} ;
  3007F//----------------------------------------------------
  3008F// DMA Registers:
  3009F
  3010Fstruct DMA_REGS
  3011F{
  3012F  union DMACTRL_REG DMACTRL ; // DMA Control Register
  3013F  union DEBUGCTRL_REG DEBUGCTRL ; // Debug Control Register
  3014F  Uint16 rsvd0 ; // reserved
  3015F  Uint16 rsvd1 ; //
  3016F  union PRIORITYCTRL1_REG PRIORITYCTRL1 ; // Priority Control 1 Register
  3017F  Uint16 rsvd2 ; //
  3018F  union PRIORITYSTAT_REG PRIORITYSTAT ; // Priority Status Register
  3019F  Uint16 rsvd3 [ 25 ] ;
  3020F                     //
  3021F  struct CH_REGS CH1 ; // DMA Channel 1 Registers
  3022F  struct CH_REGS CH2 ; // DMA Channel 2 Registers
  3023F  struct CH_REGS CH3 ; // DMA Channel 3 Registers
  3024F  struct CH_REGS CH4 ; // DMA Channel 4 Registers
  3025F  struct CH_REGS CH5 ; // DMA Channel 5 Registers
  3026F  struct CH_REGS CH6 ; // DMA Channel 6 Registers
  3027F} ;
  3028F//---------------------------------------------------------------------------
  3029F// External References & Function Declarations:
  3030F//
  3031F
  3032Fextern volatile struct DMA_REGS
  3033F  DmaRegs ;
  3034F       /* extern "C" */
  3035F       // end of DSP2833x_DMA_H definition
  3036F//===========================================================================
  3037F// End of file.
  3038F//===========================================================================
  3039F 
  3040F#endif /*00 F:\Dropbox\Profissional\Konatus\Codes\F28335_Example\inc\DSP2833x_DMA.h*/
  3041F/*   CLOSE_FILE Include File */
  3042F 
  3043F                // DMA Registers
  3044F/* OPEN FILE F:\Dropbox\Profissional\Konatus\Codes\F28335_Example\inc\DSP2833x_EPwm.h */
  3045F// TI File $Revision: /main/1 $
  3046F// Checkin $Date: August 18, 2006 13:52:10 $
  3047F//###########################################################################
  3048F//
  3049F// FILE: DSP2833x_EPwm.h
  3050F//
  3051F// TITLE: DSP2833x Enhanced PWM Module Register Bit Definitions.
  3052F//
  3053F//###########################################################################
  3054F// $TI Release: DSP2833x/DSP2823x C/C++ Header Files V1.31 $
  3055F// $Release Date: August 4, 2009 $
  3056F//###########################################################################
  3057F#ifndef DSP2833x_EPWM_H
  3058F#define DSP2833x_EPWM_H
  3059F//----------------------------------------------------
  3060F// Time base control register bit definitions */
  3061F
  3062Fstruct TBCTL_BITS
  3063F{                   // bits description
  3064F  Uint16 CTRMODE : 2 ;
  3065F                     // 1:0 Counter Mode
  3066F  Uint16 PHSEN : 1 ;
  3067F                   // 2 Phase load enable
  3068F  Uint16 PRDLD : 1 ;
  3069F                   // 3 Active period load
  3070F  Uint16 SYNCOSEL : 2 ;
  3071F                      // 5:4 Sync output select
  3072F  Uint16 SWFSYNC : 1 ;
  3073F                     // 6 Software force sync pulse
  3074F  Uint16 HSPCLKDIV : 3 ;
  3075F                       // 9:7 High speed time pre-scale
  3076F  Uint16 CLKDIV : 3 ;
  3077F                    // 12:10 Timebase clock pre-scale
  3078F  Uint16 PHSDIR : 1 ;
  3079F                    // 13 Phase Direction
  3080F  Uint16 FREE_SOFT : 2 ;
  3081F                       // 15:14 Emulation mode
  3082F} ;
  3083F
  3084Funion TBCTL_REG
  3085F{
  3086F  Uint16 all ;
  3087F  struct TBCTL_BITS bit ;
  3088F} ;
  3089F//----------------------------------------------------
  3090F// Time base status register bit definitions */
  3091F
  3092Fstruct TBSTS_BITS
  3093F{                   // bits description
  3094F  Uint16 CTRDIR : 1 ;
  3095F                    // 0 Counter direction status
  3096F  Uint16 SYNCI : 1 ;
  3097F                   // 1 External input sync status
  3098F  Uint16 CTRMAX : 1 ;
  3099F                    // 2 Counter max latched status
  3100F  Uint16 rsvd1 : 13 ;
  3101F                    // 15:3 reserved
  3102F} ;
  3103F
  3104Funion TBSTS_REG
  3105F{
  3106F  Uint16 all ;
  3107F  struct TBSTS_BITS bit ;
  3108F} ;
  3109F//----------------------------------------------------
  3110F// Compare control register bit definitions */
  3111F
  3112Fstruct CMPCTL_BITS
  3113F{                    // bits description
  3114F  Uint16 LOADAMODE : 2 ;
  3115F                       // 0:1 Active compare A
  3116F  Uint16 LOADBMODE : 2 ;
  3117F                       // 3:2 Active compare B
  3118F  Uint16 SHDWAMODE : 1 ;
  3119F                       // 4 Compare A block operating mode
  3120F  Uint16 rsvd1 : 1 ;
  3121F                   // 5 reserved
  3122F  Uint16 SHDWBMODE : 1 ;
  3123F                       // 6 Compare B block operating mode
  3124F  Uint16 rsvd2 : 1 ;
  3125F                   // 7 reserved
  3126F  Uint16 SHDWAFULL : 1 ;
  3127F                       // 8 Compare A Shadow registers full Status
  3128F  Uint16 SHDWBFULL : 1 ;
  3129F                       // 9 Compare B Shadow registers full Status
  3130F  Uint16 rsvd3 : 6 ;
  3131F                   // 15:10 reserved
  3132F} ;
  3133F
  3134Funion CMPCTL_REG
  3135F{
  3136F  Uint16 all ;
  3137F  struct CMPCTL_BITS bit ;
  3138F} ;
  3139F//----------------------------------------------------
  3140F// Action qualifier register bit definitions */
  3141F
  3142Fstruct AQCTL_BITS
  3143F{                   // bits description
  3144F  Uint16 ZRO : 2 ;
  3145F                 // 1:0 Action Counter = Zero
  3146F  Uint16 PRD : 2 ;
  3147F                 // 3:2 Action Counter = Period
  3148F  Uint16 CAU : 2 ;
  3149F                 // 5:4 Action Counter = Compare A up
  3150F  Uint16 CAD : 2 ;
  3151F                 // 7:6 Action Counter = Compare A down
  3152F  Uint16 CBU : 2 ;
  3153F                 // 9:8 Action Counter = Compare B up
  3154F  Uint16 CBD : 2 ;
  3155F                 // 11:10 Action Counter = Compare B down
  3156F  Uint16 rsvd : 4 ;
  3157F                  // 15:12 reserved
  3158F} ;
  3159F
  3160Funion AQCTL_REG
  3161F{
  3162F  Uint16 all ;
  3163F  struct AQCTL_BITS bit ;
  3164F} ;
  3165F//----------------------------------------------------
  3166F// Action qualifier SW force register bit definitions */
  3167F
  3168Fstruct AQSFRC_BITS
  3169F{                    // bits description
  3170F  Uint16 ACTSFA : 2 ;
  3171F                    // 1:0 Action when One-time SW Force A invoked
  3172F  Uint16 OTSFA : 1 ;
  3173F                   // 2 One-time SW Force A output
  3174F  Uint16 ACTSFB : 2 ;
  3175F                    // 4:3 Action when One-time SW Force B invoked
  3176F  Uint16 OTSFB : 1 ;
  3177F                   // 5 One-time SW Force A output
  3178F  Uint16 RLDCSF : 2 ;
  3179F                    // 7:6 Reload from Shadow options
  3180F  Uint16 rsvd1 : 8 ;
  3181F                   // 15:8 reserved
  3182F} ;
  3183F
  3184Funion AQSFRC_REG
  3185F{
  3186F  Uint16 all ;
  3187F  struct AQSFRC_BITS bit ;
  3188F} ;
  3189F//----------------------------------------------------
  3190F// Action qualifier continuous SW force register bit definitions */
  3191F
  3192Fstruct AQCSFRC_BITS
  3193F{                     // bits description
  3194F  Uint16 CSFA : 2 ;
  3195F                  // 1:0 Continuous Software Force on output A
  3196F  Uint16 CSFB : 2 ;
  3197F                  // 3:2 Continuous Software Force on output B
  3198F  Uint16 rsvd1 : 12 ;
  3199F                    // 15:4 reserved
  3200F} ;
  3201F
  3202Funion AQCSFRC_REG
  3203F{
  3204F  Uint16 all ;
  3205F  struct AQCSFRC_BITS bit ;
  3206F} ;
  3207F// As of version 1.1
  3208F// Changed the MODE bit-field to OUT_MODE
  3209F// Added the bit-field IN_MODE
  3210F// This corresponds to changes in silicon as of F2833x devices
  3211F// Rev A silicon.
  3212F//----------------------------------------------------
  3213F// Dead-band generator control register bit definitions
  3214F
  3215Fstruct DBCTL_BITS
  3216F{                   // bits description
  3217F  Uint16 OUT_MODE : 2 ;  // 1:0 Dead Band Output Mode Control
  3218F  Uint16 POLSEL : 2 ;
  3219F                    // 3:2 Polarity Select Control
  3220F  Uint16 IN_MODE : 2 ;
  3221F                     // 5:4 Dead Band Input Select Mode Control
  3222F  Uint16 rsvd1 : 10 ;
  3223F                    // 15:4 reserved
  3224F} ;
  3225F
  3226Funion DBCTL_REG
  3227F{
  3228F  Uint16 all ;
  3229F  struct DBCTL_BITS bit ;
  3230F} ;
  3231F//----------------------------------------------------
  3232F// Trip zone select register bit definitions
  3233F
  3234Fstruct TZSEL_BITS
  3235F{                   // bits description
  3236F  Uint16 CBC1 : 1 ;
  3237F                  // 0 TZ1 CBC select
  3238F  Uint16 CBC2 : 1 ;
  3239F                  // 1 TZ2 CBC select
  3240F  Uint16 CBC3 : 1 ;
  3241F                  // 2 TZ3 CBC select
  3242F  Uint16 CBC4 : 1 ;
  3243F                  // 3 TZ4 CBC select
  3244F  Uint16 CBC5 : 1 ;
  3245F                  // 4 TZ5 CBC select
  3246F  Uint16 CBC6 : 1 ;
  3247F                  // 5 TZ6 CBC select
  3248F  Uint16 rsvd1 : 2 ;
  3249F                   // 7:6 reserved
  3250F  Uint16 OSHT1 : 1 ;
  3251F                   // 8 One-shot TZ1 select
  3252F  Uint16 OSHT2 : 1 ;
  3253F                   // 9 One-shot TZ2 select
  3254F  Uint16 OSHT3 : 1 ;
  3255F                   // 10 One-shot TZ3 select
  3256F  Uint16 OSHT4 : 1 ;
  3257F                   // 11 One-shot TZ4 select
  3258F  Uint16 OSHT5 : 1 ;
  3259F                   // 12 One-shot TZ5 select
  3260F  Uint16 OSHT6 : 1 ;
  3261F                   // 13 One-shot TZ6 select
  3262F  Uint16 rsvd2 : 2 ;
  3263F                   // 15:14 reserved
  3264F} ;
  3265F
  3266Funion TZSEL_REG
  3267F{
  3268F  Uint16 all ;
  3269F  struct TZSEL_BITS bit ;
  3270F} ;
  3271F//----------------------------------------------------
  3272F// Trip zone control register bit definitions */
  3273F
  3274Fstruct TZCTL_BITS
  3275F{                   // bits description
  3276F  Uint16 TZA : 2 ;
  3277F                 // 1:0 TZ1 to TZ6 Trip Action On EPWMxA
  3278F  Uint16 TZB : 2 ;
  3279F                 // 3:2 TZ1 to TZ6 Trip Action On EPWMxB
  3280F  Uint16 rsvd : 12 ;
  3281F                   // 15:4 reserved
  3282F} ;
  3283F
  3284Funion TZCTL_REG
  3285F{
  3286F  Uint16 all ;
  3287F  struct TZCTL_BITS bit ;
  3288F} ;
  3289F//----------------------------------------------------
  3290F// Trip zone control register bit definitions */
  3291F
  3292Fstruct TZEINT_BITS
  3293F{                    // bits description
  3294F  Uint16 rsvd1 : 1 ;
  3295F                   // 0 reserved
  3296F  Uint16 CBC : 1 ;
  3297F                 // 1 Trip Zones Cycle By Cycle Int Enable
  3298F  Uint16 OST : 1 ;
  3299F                 // 2 Trip Zones One Shot Int Enable
  3300F  Uint16 rsvd2 : 13 ;
  3301F                    // 15:3 reserved
  3302F} ;
  3303F
  3304Funion TZEINT_REG
  3305F{
  3306F  Uint16 all ;
  3307F  struct TZEINT_BITS bit ;
  3308F} ;
  3309F//----------------------------------------------------
  3310F// Trip zone flag register bit definitions */
  3311F
  3312Fstruct TZFLG_BITS
  3313F{                   // bits description
  3314F  Uint16 INT : 1 ;
  3315F                 // 0 Global status
  3316F  Uint16 CBC : 1 ;
  3317F                 // 1 Trip Zones Cycle By Cycle Int
  3318F  Uint16 OST : 1 ;
  3319F                 // 2 Trip Zones One Shot Int
  3320F  Uint16 rsvd2 : 13 ;
  3321F                    // 15:3 reserved
  3322F} ;
  3323F
  3324Funion TZFLG_REG
  3325F{
  3326F  Uint16 all ;
  3327F  struct TZFLG_BITS bit ;
  3328F} ;
  3329F//----------------------------------------------------
  3330F// Trip zone flag clear register bit definitions */
  3331F
  3332Fstruct TZCLR_BITS
  3333F{                   // bits description
  3334F  Uint16 INT : 1 ;
  3335F                 // 0 Global status
  3336F  Uint16 CBC : 1 ;
  3337F                 // 1 Trip Zones Cycle By Cycle Int
  3338F  Uint16 OST : 1 ;
  3339F                 // 2 Trip Zones One Shot Int
  3340F  Uint16 rsvd2 : 13 ;
  3341F                    // 15:3 reserved
  3342F} ;
  3343F
  3344Funion TZCLR_REG
  3345F{
  3346F  Uint16 all ;
  3347F  struct TZCLR_BITS bit ;
  3348F} ;
  3349F//----------------------------------------------------
  3350F// Trip zone flag force register bit definitions */
  3351F
  3352Fstruct TZFRC_BITS
  3353F{                   // bits description
  3354F  Uint16 rsvd1 : 1 ;
  3355F                   // 0 reserved
  3356F  Uint16 CBC : 1 ;
  3357F                 // 1 Trip Zones Cycle By Cycle Int
  3358F  Uint16 OST : 1 ;
  3359F                 // 2 Trip Zones One Shot Int
  3360F  Uint16 rsvd2 : 13 ;
  3361F                    // 15:3 reserved
  3362F} ;
  3363F
  3364Funion TZFRC_REG
  3365F{
  3366F  Uint16 all ;
  3367F  struct TZFRC_BITS bit ;
  3368F} ;
  3369F//----------------------------------------------------
  3370F// Event trigger select register bit definitions */
  3371F
  3372Fstruct ETSEL_BITS
  3373F{                   // bits description
  3374F  Uint16 INTSEL : 3 ;
  3375F                    // 2:0 EPWMxINTn Select
  3376F  Uint16 INTEN : 1 ;
  3377F                   // 3 EPWMxINTn Enable
  3378F  Uint16 rsvd1 : 4 ;
  3379F                   // 7:4 reserved
  3380F  Uint16 SOCASEL : 3 ;
  3381F                     // 10:8 Start of conversion A Select
  3382F  Uint16 SOCAEN : 1 ;
  3383F                    // 11 Start of conversion A Enable
  3384F  Uint16 SOCBSEL : 3 ;
  3385F                     // 14:12 Start of conversion B Select
  3386F  Uint16 SOCBEN : 1 ;
  3387F                    // 15 Start of conversion B Enable
  3388F} ;
  3389F
  3390Funion ETSEL_REG
  3391F{
  3392F  Uint16 all ;
  3393F  struct ETSEL_BITS bit ;
  3394F} ;
  3395F//----------------------------------------------------
  3396F// Event trigger pre-scale register bit definitions */
  3397F
  3398Fstruct ETPS_BITS
  3399F{                  // bits description
  3400F  Uint16 INTPRD : 2 ;
  3401F                    // 1:0 EPWMxINTn Period Select
  3402F  Uint16 INTCNT : 2 ;
  3403F                    // 3:2 EPWMxINTn Counter Register
  3404F  Uint16 rsvd1 : 4 ;
  3405F                   // 7:4 reserved
  3406F  Uint16 SOCAPRD : 2 ;
  3407F                     // 9:8 EPWMxSOCA Period Select
  3408F  Uint16 SOCACNT : 2 ;
  3409F                     // 11:10 EPWMxSOCA Counter Register
  3410F  Uint16 SOCBPRD : 2 ;
  3411F                     // 13:12 EPWMxSOCB Period Select
  3412F  Uint16 SOCBCNT : 2 ;
  3413F                     // 15:14 EPWMxSOCB Counter Register
  3414F} ;
  3415F
  3416Funion ETPS_REG
  3417F{
  3418F  Uint16 all ;
  3419F  struct ETPS_BITS bit ;
  3420F} ;
  3421F//----------------------------------------------------
  3422F// Event trigger Flag register bit definitions */
  3423F
  3424Fstruct ETFLG_BITS
  3425F{                   // bits description
  3426F  Uint16 INT : 1 ;
  3427F                 // 0   EPWMxINTn Flag
  3428F  Uint16 rsvd1 : 1 ;
  3429F                   // 1 reserved
  3430F  Uint16 SOCA : 1 ;
  3431F                  // 2  EPWMxSOCA Flag
  3432F  Uint16 SOCB : 1 ;
  3433F                  // 3  EPWMxSOCB Flag
  3434F  Uint16 rsvd2 : 12 ;
  3435F                    // 15:4     reserved
  3436F} ;
  3437F
  3438Funion ETFLG_REG
  3439F{
  3440F  Uint16 all ;
  3441F  struct ETFLG_BITS bit ;
  3442F} ;
  3443F//----------------------------------------------------
  3444F// Event trigger Clear register bit definitions */
  3445F
  3446Fstruct ETCLR_BITS
  3447F{                   // bits description
  3448F  Uint16 INT : 1 ;
  3449F                 // 0   EPWMxINTn Clear
  3450F  Uint16 rsvd1 : 1 ;
  3451F                   // 1 reserved
  3452F  Uint16 SOCA : 1 ;
  3453F                  // 2  EPWMxSOCA Clear
  3454F  Uint16 SOCB : 1 ;
  3455F                  // 3  EPWMxSOCB Clear
  3456F  Uint16 rsvd2 : 12 ;
  3457F                    // 15:4     reserved
  3458F} ;
  3459F
  3460Funion ETCLR_REG
  3461F{
  3462F  Uint16 all ;
  3463F  struct ETCLR_BITS bit ;
  3464F} ;
  3465F//----------------------------------------------------
  3466F// Event trigger Force register bit definitions */
  3467F
  3468Fstruct ETFRC_BITS
  3469F{                   // bits description
  3470F  Uint16 INT : 1 ;
  3471F                 // 0   EPWMxINTn Force
  3472F  Uint16 rsvd1 : 1 ;
  3473F                   // 1 reserved
  3474F  Uint16 SOCA : 1 ;
  3475F                  // 2  EPWMxSOCA Force
  3476F  Uint16 SOCB : 1 ;
  3477F                  // 3  EPWMxSOCB Force
  3478F  Uint16 rsvd2 : 12 ;
  3479F                    // 15:4     reserved
  3480F} ;
  3481F
  3482Funion ETFRC_REG
  3483F{
  3484F  Uint16 all ;
  3485F  struct ETFRC_BITS bit ;
  3486F} ;
  3487F//----------------------------------------------------
  3488F// PWM chopper control register bit definitions */
  3489F
  3490Fstruct PCCTL_BITS
  3491F{                   // bits description
  3492F  Uint16 CHPEN : 1 ;
  3493F                   // 0 PWM chopping enable
  3494F  Uint16 OSHTWTH : 4 ;
  3495F                     // 4:1 One-shot pulse width
  3496F  Uint16 CHPFREQ : 3 ;
  3497F                     // 7:5 Chopping clock frequency
  3498F  Uint16 CHPDUTY : 3 ;
  3499F                     // 10:8 Chopping clock Duty cycle
  3500F  Uint16 rsvd1 : 5 ;
  3501F                   // 15:11 reserved
  3502F} ;
  3503F
  3504Funion PCCTL_REG
  3505F{
  3506F  Uint16 all ;
  3507F  struct PCCTL_BITS bit ;
  3508F} ;
  3509F
  3510Fstruct HRCNFG_BITS
  3511F{                       // bits description
  3512F  Uint16 EDGMODE : 2 ;  // 1:0 Edge Mode select Bits
  3513F  Uint16 CTLMODE : 1 ;  // 2 Control mode Select Bit
  3514F  Uint16 HRLOAD : 1 ;   // 3 Shadow mode Select Bit
  3515F  Uint16 rsvd1 : 12 ;   // 15:4 reserved
  3516F} ;
  3517F
  3518Funion HRCNFG_REG
  3519F{
  3520F  Uint16 all ;
  3521F  struct HRCNFG_BITS bit ;
  3522F} ;
  3523F
  3524Fstruct TBPHS_HRPWM_REG
  3525F{                               // bits description
  3526F  Uint16 TBPHSHR ;      // 15:0 Extension register for HRPWM Phase (8 bits)
  3527F  Uint16 TBPHS ; // 31:16 Phase offset register
  3528F} ;
  3529F
  3530Funion TBPHS_HRPWM_GROUP
  3531F{
  3532F  Uint32 all ;
  3533F  struct TBPHS_HRPWM_REG half ;
  3534F} ;
  3535F
  3536Fstruct CMPA_HRPWM_REG
  3537F{                               // bits description
  3538F  Uint16 CMPAHR ;        // 15:0 Extension register for HRPWM compare (8 bits)
  3539F  Uint16 CMPA ; // 31:16 Compare A reg
  3540F} ;
  3541F
  3542Funion CMPA_HRPWM_GROUP
  3543F{
  3544F  Uint32 all ;
  3545F  struct CMPA_HRPWM_REG half ;
  3546F} ;
  3547F
  3548Fstruct EPWM_REGS
  3549F{
  3550F  union TBCTL_REG TBCTL ; //
  3551F  union TBSTS_REG TBSTS ; //
  3552F  union TBPHS_HRPWM_GROUP TBPHS ; // Union of TBPHS:TBPHSHR
  3553F  Uint16 TBCTR ; // Counter
  3554F  Uint16 TBPRD ; // Period register set
  3555F  Uint16 rsvd1 ; //
  3556F  union CMPCTL_REG CMPCTL ; // Compare control
  3557F  union CMPA_HRPWM_GROUP CMPA ; // Union of CMPA:CMPAHR
  3558F  Uint16 CMPB ; // Compare B reg
  3559F  union AQCTL_REG AQCTLA ; // Action qual output A
  3560F  union AQCTL_REG AQCTLB ; // Action qual output B
  3561F  union AQSFRC_REG AQSFRC ; // Action qual SW force
  3562F  union AQCSFRC_REG AQCSFRC ; // Action qualifier continuous SW force
  3563F  union DBCTL_REG DBCTL ; // Dead-band control
  3564F  Uint16 DBRED ; // Dead-band rising edge delay
  3565F  Uint16 DBFED ; // Dead-band falling edge delay
  3566F  union TZSEL_REG TZSEL ; // Trip zone select
  3567F  Uint16 rsvd2 ;
  3568F  union TZCTL_REG TZCTL ; // Trip zone control
  3569F  union TZEINT_REG TZEINT ; // Trip zone interrupt enable
  3570F  union TZFLG_REG TZFLG ; // Trip zone interrupt flags
  3571F  union TZCLR_REG TZCLR ; // Trip zone clear
  3572F  union TZFRC_REG TZFRC ;       // Trip zone force interrupt
  3573F  union ETSEL_REG ETSEL ; // Event trigger selection
  3574F  union ETPS_REG ETPS ; // Event trigger pre-scaler
  3575F  union ETFLG_REG ETFLG ; // Event trigger flags
  3576F  union ETCLR_REG ETCLR ; // Event trigger clear
  3577F  union ETFRC_REG ETFRC ; // Event trigger force
  3578F  union PCCTL_REG PCCTL ; // PWM chopper control
  3579F  Uint16 rsvd3 ; //
  3580F  union HRCNFG_REG HRCNFG ; // HRPWM Config Reg
  3581F} ;
  3582F//---------------------------------------------------------------------------
  3583F// External References & Function Declarations:
  3584F//
  3585F
  3586Fextern volatile struct EPWM_REGS
  3587F  EPwm1Regs ;
  3588F
  3589Fextern volatile struct EPWM_REGS
  3590F  EPwm2Regs ;
  3591F
  3592Fextern volatile struct EPWM_REGS
  3593F  EPwm3Regs ;
  3594F
  3595Fextern volatile struct EPWM_REGS
  3596F  EPwm4Regs ;
  3597F
  3598Fextern volatile struct EPWM_REGS
  3599F  EPwm5Regs ;
  3600F
  3601Fextern volatile struct EPWM_REGS
  3602F  EPwm6Regs ;
  3603F       /* extern "C" */
  3604F       // end of DSP2833x_EPWM_H definition
  3605F//===========================================================================
  3606F// End of file.
  3607F//===========================================================================
  3608F 
  3609F#endif /*00 F:\Dropbox\Profissional\Konatus\Codes\F28335_Example\inc\DSP2833x_EPwm.h*/
  3610F/*   CLOSE_FILE Include File */
  3611F 
  3612F               // Enhanced PWM
  3613F/* OPEN FILE F:\Dropbox\Profissional\Konatus\Codes\F28335_Example\inc\DSP2833x_EQep.h */
  3614F// TI File $Revision: /main/1 $
  3615F// Checkin $Date: August 18, 2006 13:52:13 $
  3616F//###########################################################################
  3617F//
  3618F// FILE: DSP2833x_EQep.h
  3619F//
  3620F// TITLE: DSP2833x Enhanced Quadrature Encoder Pulse Module
  3621F// Register Bit Definitions.
  3622F//
  3623F//###########################################################################
  3624F// $TI Release: DSP2833x/DSP2823x C/C++ Header Files V1.31 $
  3625F// $Release Date: August 4, 2009 $
  3626F//###########################################################################
  3627F#ifndef DSP2833x_EQEP_H
  3628F#define DSP2833x_EQEP_H
  3629F//----------------------------------------------------
  3630F// Capture decoder control register bit definitions */
  3631F
  3632Fstruct QDECCTL_BITS
  3633F{                     // bits description
  3634F  Uint16 rsvd1 : 5 ;
  3635F                   // 4:0 reserved
  3636F  Uint16 QSP : 1 ;
  3637F                 // 5 QEPS input polarity
  3638F  Uint16 QIP : 1 ;
  3639F                 // 6 QEPI input polarity
  3640F  Uint16 QBP : 1 ;
  3641F                 // 7 QEPB input polarity
  3642F  Uint16 QAP : 1 ;
  3643F                 // 8 QEPA input polarity
  3644F  Uint16 IGATE : 1 ;
  3645F                   // 9 Index pulse gating option
  3646F  Uint16 SWAP : 1 ;
  3647F                  // 10 CLK/DIR signal source for Position Counter
  3648F  Uint16 XCR : 1 ;
  3649F                 // 11 External clock rate
  3650F  Uint16 SPSEL : 1 ;
  3651F                   // 12 Sync output pin select
  3652F  Uint16 SOEN : 1 ;
  3653F                  // 13 Enable position compare sync
  3654F  Uint16 QSRC : 2 ;
  3655F                  // 15:14 Position counter source
  3656F} ;
  3657F
  3658Funion QDECCTL_REG
  3659F{
  3660F  Uint16 all ;
  3661F  struct QDECCTL_BITS bit ;
  3662F} ;
  3663F//----------------------------------------------------
  3664F// QEP control register bit definitions */
  3665F
  3666Fstruct QEPCTL_BITS
  3667F{                    // bits description
  3668F  Uint16 WDE : 1 ;
  3669F                 // 0 QEP watchdog enable
  3670F  Uint16 UTE : 1 ;
  3671F                 // 1 QEP unit timer enable
  3672F  Uint16 QCLM : 1 ;
  3673F                  // 2 QEP capture latch mode
  3674F  Uint16 QPEN : 1 ;
  3675F                  // 3 Quadrature position counter enable
  3676F  Uint16 IEL : 2 ;
  3677F                 // 5:4 Index event latch
  3678F  Uint16 SEL : 1 ;
  3679F                 // 6 Strobe event latch
  3680F  Uint16 SWI : 1 ;
  3681F                 // 7 Software init position counter
  3682F  Uint16 IEI : 2 ;
  3683F                 // 9:8 Index event init of position count
  3684F  Uint16 SEI : 2 ;
  3685F                 // 11:10 Strobe event init
  3686F  Uint16 PCRM : 2 ;
  3687F                  // 13:12 Position counter reset
  3688F  Uint16 FREE_SOFT : 2 ;
  3689F                       // 15:14 Emulation mode
  3690F} ;
  3691F
  3692Funion QEPCTL_REG
  3693F{
  3694F  Uint16 all ;
  3695F  struct QEPCTL_BITS bit ;
  3696F} ;
  3697F//----------------------------------------------------
  3698F// Quadrature capture control register bit definitions */
  3699F
  3700Fstruct QCAPCTL_BITS
  3701F{                     // bits description
  3702F  Uint16 UPPS : 4 ;
  3703F                  // 3:0 Unit position pre-scale
  3704F  Uint16 CCPS : 3 ;
  3705F                  // 6:4 QEP capture timer pre-scale
  3706F  Uint16 rsvd1 : 8 ;
  3707F                   // 14:7 reserved
  3708F  Uint16 CEN : 1 ;
  3709F                 // 15 Enable QEP capture
  3710F} ;
  3711F
  3712Funion QCAPCTL_REG
  3713F{
  3714F  Uint16 all ;
  3715F  struct QCAPCTL_BITS bit ;
  3716F} ;
  3717F//----------------------------------------------------
  3718F// Position compare control register bit definitions */
  3719F
  3720Fstruct QPOSCTL_BITS
  3721F{                     // bits description
  3722F  Uint16 PCSPW : 12 ;
  3723F                    // 11:0 Position compare sync pulse width
  3724F  Uint16 PCE : 1 ;
  3725F                 // 12 Position compare enable/disable
  3726F  Uint16 PCPOL : 1 ;
  3727F                   // 13 Polarity of sync output
  3728F  Uint16 PCLOAD : 1 ;
  3729F                    // 14 Position compare of shadow load
  3730F  Uint16 PCSHDW : 1 ;
  3731F                    // 15 Position compare shadow enable
  3732F} ;
  3733F
  3734Funion QPOSCTL_REG
  3735F{
  3736F  Uint16 all ;
  3737F  struct QPOSCTL_BITS bit ;
  3738F} ;
  3739F//----------------------------------------------------
  3740F// QEP interrupt control register bit definitions */
  3741F
  3742Fstruct QEINT_BITS
  3743F{                   // bits description
  3744F  Uint16 rsvd1 : 1 ;
  3745F                   // 0 reserved
  3746F  Uint16 PCE : 1 ;
  3747F                 // 1 Position counter error
  3748F  Uint16 QPE : 1 ;
  3749F                 // 2 Quadrature phase error
  3750F  Uint16 QDC : 1 ;
  3751F                 // 3 Quadrature dir change
  3752F  Uint16 WTO : 1 ;
  3753F                 // 4 Watchdog timeout
  3754F  Uint16 PCU : 1 ;
  3755F                 // 5 Position counter underflow
  3756F  Uint16 PCO : 1 ;
  3757F                 // 6 Position counter overflow
  3758F  Uint16 PCR : 1 ;
  3759F                 // 7 Position compare ready
  3760F  Uint16 PCM : 1 ;
  3761F                 // 8 Position compare match
  3762F  Uint16 SEL : 1 ;
  3763F                 // 9 Strobe event latch
  3764F  Uint16 IEL : 1 ;
  3765F                 // 10 Event latch
  3766F  Uint16 UTO : 1 ;
  3767F                 // 11 Unit timeout
  3768F  Uint16 rsvd2 : 4 ;
  3769F                   // 15:12 reserved
  3770F} ;
  3771F
  3772Funion QEINT_REG
  3773F{
  3774F  Uint16 all ;
  3775F  struct QEINT_BITS bit ;
  3776F} ;
  3777F//----------------------------------------------------
  3778F// QEP interrupt status register bit definitions */
  3779F
  3780Fstruct QFLG_BITS
  3781F{                  // bits description
  3782F  Uint16 INT : 1 ;
  3783F                 // 0 Global interrupt
  3784F  Uint16 PCE : 1 ;
  3785F                 // 1 Position counter error
  3786F  Uint16 PHE : 1 ;
  3787F                 // 2 Quadrature phase error
  3788F  Uint16 QDC : 1 ;
  3789F                 // 3 Quadrature dir change
  3790F  Uint16 WTO : 1 ;
  3791F                 // 4 Watchdog timeout
  3792F  Uint16 PCU : 1 ;
  3793F                 // 5 Position counter underflow
  3794F  Uint16 PCO : 1 ;
  3795F                 // 6 Position counter overflow
  3796F  Uint16 PCR : 1 ;
  3797F                 // 7 Position compare ready
  3798F  Uint16 PCM : 1 ;
  3799F                 // 8 Position compare match
  3800F  Uint16 SEL : 1 ;
  3801F                 // 9 Strobe event latch
  3802F  Uint16 IEL : 1 ;
  3803F                 // 10 Event latch
  3804F  Uint16 UTO : 1 ;
  3805F                 // 11 Unit timeout
  3806F  Uint16 rsvd2 : 4 ;
  3807F                   // 15:12 reserved
  3808F} ;
  3809F
  3810Funion QFLG_REG
  3811F{
  3812F  Uint16 all ;
  3813F  struct QFLG_BITS bit ;
  3814F} ;
  3815F//----------------------------------------------------
  3816F// QEP interrupt force register bit definitions */
  3817F
  3818Fstruct QFRC_BITS
  3819F{                  // bits description
  3820F  Uint16 reserved : 1 ;
  3821F                      // 0 Reserved
  3822F  Uint16 PCE : 1 ;
  3823F                 // 1 Position counter error
  3824F  Uint16 PHE : 1 ;
  3825F                 // 2 Quadrature phase error
  3826F  Uint16 QDC : 1 ;
  3827F                 // 3 Quadrature dir change
  3828F  Uint16 WTO : 1 ;
  3829F                 // 4 Watchdog timeout
  3830F  Uint16 PCU : 1 ;
  3831F                 // 5 Position counter underflow
  3832F  Uint16 PCO : 1 ;
  3833F                 // 6 Position counter overflow
  3834F  Uint16 PCR : 1 ;
  3835F                 // 7 Position compare ready
  3836F  Uint16 PCM : 1 ;
  3837F                 // 8 Position compare match
  3838F  Uint16 SEL : 1 ;
  3839F                 // 9 Strobe event latch
  3840F  Uint16 IEL : 1 ;
  3841F                 // 10 Event latch
  3842F  Uint16 UTO : 1 ;
  3843F                 // 11 Unit timeout
  3844F  Uint16 rsvd2 : 4 ;
  3845F                   // 15:12 reserved
  3846F} ;
  3847F
  3848Funion QFRC_REG
  3849F{
  3850F  Uint16 all ;
  3851F  struct QFRC_BITS bit ;
  3852F} ;
  3853F// V1.1 Added UPEVNT (bit 7) This reflects changes
  3854F// made as of F2833x Rev A devices
  3855F//----------------------------------------------------
  3856F// QEP status register bit definitions */
  3857F
  3858Fstruct QEPSTS_BITS
  3859F{                    // bits description
  3860F  Uint16 PCEF : 1 ;
  3861F                  // 0 Position counter error
  3862F  Uint16 FIMF : 1 ;
  3863F                  // 1 First index marker
  3864F  Uint16 CDEF : 1 ;
  3865F                  // 2 Capture direction error
  3866F  Uint16 COEF : 1 ;
  3867F                  // 3 Capture overflow error
  3868F  Uint16 QDLF : 1 ;
  3869F                  // 4 QEP direction latch
  3870F  Uint16 QDF : 1 ;
  3871F                 // 5 Quadrature direction
  3872F  Uint16 FIDF : 1 ;
  3873F                  // 6 Direction on first index marker
  3874F  Uint16 UPEVNT : 1 ;
  3875F                    // 7 Unit position event flag
  3876F  Uint16 rsvd1 : 8 ;
  3877F                   // 15:8 reserved
  3878F} ;
  3879F
  3880Funion QEPSTS_REG
  3881F{
  3882F  Uint16 all ;
  3883F  struct QEPSTS_BITS bit ;
  3884F} ;
  3885F//----------------------------------------------------
  3886F
  3887Fstruct EQEP_REGS
  3888F{
  3889F  Uint32 QPOSCNT ; // Position counter
  3890F  Uint32 QPOSINIT ; // Position counter init
  3891F  Uint32 QPOSMAX ; // Maximum position count
  3892F  Uint32 QPOSCMP ; // Position compare
  3893F  Uint32 QPOSILAT ; // Index position latch
  3894F  Uint32 QPOSSLAT ; // Strobe position latch
  3895F  Uint32 QPOSLAT ; // Position latch
  3896F  Uint32 QUTMR ; // Unit timer
  3897F  Uint32 QUPRD ; // Unit period
  3898F  Uint16 QWDTMR ; // QEP watchdog timer
  3899F  Uint16 QWDPRD ; // QEP watchdog period
  3900F  union QDECCTL_REG QDECCTL ; // Quadrature decoder control
  3901F  union QEPCTL_REG QEPCTL ; // QEP control
  3902F  union QCAPCTL_REG QCAPCTL ; // Quadrature capture control
  3903F  union QPOSCTL_REG QPOSCTL ; // Position compare control
  3904F  union QEINT_REG QEINT ; // QEP interrupt control
  3905F  union QFLG_REG QFLG ; // QEP interrupt flag
  3906F  union QFLG_REG QCLR ; // QEP interrupt clear
  3907F  union QFRC_REG QFRC ; // QEP interrupt force
  3908F  union QEPSTS_REG QEPSTS ; // QEP status
  3909F  Uint16 QCTMR ; // QEP capture timer
  3910F  Uint16 QCPRD ; // QEP capture period
  3911F  Uint16 QCTMRLAT ; // QEP capture latch
  3912F  Uint16 QCPRDLAT ; // QEP capture period latch
  3913F  Uint16 rsvd1 [ 30 ] ;
  3914F                     // reserved
  3915F} ;
  3916F//---------------------------------------------------------------------------
  3917F// GPI/O External References & Function Declarations:
  3918F//
  3919F
  3920Fextern volatile struct EQEP_REGS
  3921F  EQep1Regs ;
  3922F
  3923Fextern volatile struct EQEP_REGS
  3924F  EQep2Regs ;
  3925F       /* extern "C" */
  3926F       // end of DSP2833x_EQEP_H definition
  3927F//===========================================================================
  3928F// End of file.
  3929F//===========================================================================
  3930F 
  3931F#endif /*00 F:\Dropbox\Profissional\Konatus\Codes\F28335_Example\inc\DSP2833x_EQep.h*/
  3932F/*   CLOSE_FILE Include File */
  3933F 
  3934F               // Enhanced QEP
  3935F/* OPEN FILE F:\Dropbox\Profissional\Konatus\Codes\F28335_Example\inc\DSP2833x_Gpio.h */
  3936F// TI File $Revision: /main/4 $
  3937F// Checkin $Date: November 15, 2007 09:58:53 $
  3938F//###########################################################################
  3939F//
  3940F// FILE: DSP2833x_Gpio.h
  3941F//
  3942F// TITLE: DSP2833x General Purpose I/O Definitions.
  3943F//
  3944F//###########################################################################
  3945F// $TI Release: DSP2833x/DSP2823x C/C++ Header Files V1.31 $
  3946F// $Release Date: August 4, 2009 $
  3947F//###########################################################################
  3948F#ifndef DSP2833x_GPIO_H
  3949F#define DSP2833x_GPIO_H
  3950F//----------------------------------------------------
  3951F// GPIO A control register bit definitions */
  3952F
  3953Ftypedef
  3954Fstruct GPACTRL_BITS
  3955F{                             // bits description
  3956F  Uint16 QUALPRD0 : 8 ;
  3957F                      // 7:0 Qual period
  3958F  Uint16 QUALPRD1 : 8 ;
  3959F                      // 15:8 Qual period
  3960F  Uint16 QUALPRD2 : 8 ;
  3961F                      // 23:16 Qual period
  3962F  Uint16 QUALPRD3 : 8 ;
  3963F                      // 31:24 Qual period
  3964F} GPACTRL_BITS ;
  3965F
  3966Ftypedef
  3967Funion GPACTRL_REG
  3968F{
  3969F  Uint32 all ;
  3970F  struct GPACTRL_BITS bit ;
  3971F} GPACTRL_REG ;
  3972F//----------------------------------------------------
  3973F// GPIO B control register bit definitions */
  3974F
  3975Ftypedef
  3976Fstruct GPBCTRL_BITS
  3977F{                             // bits description
  3978F  Uint16 QUALPRD0 : 8 ;
  3979F                      // 7:0 Qual period
  3980F  Uint16 QUALPRD1 : 8 ;
  3981F                      // 15:8 Qual period
  3982F  Uint16 QUALPRD2 : 8 ;
  3983F                      // 23:16 Qual period
  3984F  Uint16 QUALPRD3 : 8 ;
  3985F                      // 31:24
  3986F} GPBCTRL_BITS ;
  3987F
  3988Ftypedef
  3989Funion GPBCTRL_REG
  3990F{
  3991F  Uint32 all ;
  3992F  struct GPBCTRL_BITS bit ;
  3993F} GPBCTRL_REG ;
  3994F//----------------------------------------------------
  3995F// GPIO A Qual/MUX select register bit definitions */
  3996F
  3997Ftypedef
  3998Fstruct GPA1_BITS
  3999F{                          // bits description
  4000F  Uint16 GPIO0 : 2 ;
  4001F                   // 1:0 GPIO0
  4002F  Uint16 GPIO1 : 2 ;
  4003F                   // 3:2 GPIO1
  4004F  Uint16 GPIO2 : 2 ;
  4005F                   // 5:4 GPIO2
  4006F  Uint16 GPIO3 : 2 ;
  4007F                   // 7:6 GPIO3
  4008F  Uint16 GPIO4 : 2 ;
  4009F                   // 9:8 GPIO4
  4010F  Uint16 GPIO5 : 2 ;
  4011F                   // 11:10 GPIO5
  4012F  Uint16 GPIO6 : 2 ;
  4013F                   // 13:12 GPIO6
  4014F  Uint16 GPIO7 : 2 ;
  4015F                   // 15:14 GPIO7
  4016F  Uint16 GPIO8 : 2 ;
  4017F                   // 17:16 GPIO8
  4018F  Uint16 GPIO9 : 2 ;
  4019F                   // 19:18 GPIO9
  4020F  Uint16 GPIO10 : 2 ;
  4021F                    // 21:20 GPIO10
  4022F  Uint16 GPIO11 : 2 ;
  4023F                    // 23:22 GPIO11
  4024F  Uint16 GPIO12 : 2 ;
  4025F                    // 25:24 GPIO12
  4026F  Uint16 GPIO13 : 2 ;
  4027F                    // 27:26 GPIO13
  4028F  Uint16 GPIO14 : 2 ;
  4029F                    // 29:28 GPIO14
  4030F  Uint16 GPIO15 : 2 ;
  4031F                    // 31:30 GPIO15
  4032F} GPA1_BITS ;
  4033F
  4034Ftypedef
  4035Fstruct GPA2_BITS
  4036F{                          // bits description
  4037F  Uint16 GPIO16 : 2 ;
  4038F                    // 1:0 GPIO16
  4039F  Uint16 GPIO17 : 2 ;
  4040F                    // 3:2 GPIO17
  4041F  Uint16 GPIO18 : 2 ;
  4042F                    // 5:4 GPIO18
  4043F  Uint16 GPIO19 : 2 ;
  4044F                    // 7:6 GPIO19
  4045F  Uint16 GPIO20 : 2 ;
  4046F                    // 9:8 GPIO20
  4047F  Uint16 GPIO21 : 2 ;
  4048F                    // 11:10 GPIO21
  4049F  Uint16 GPIO22 : 2 ;
  4050F                    // 13:12 GPIO22
  4051F  Uint16 GPIO23 : 2 ;
  4052F                    // 15:14 GPIO23
  4053F  Uint16 GPIO24 : 2 ;
  4054F                    // 17:16 GPIO24
  4055F  Uint16 GPIO25 : 2 ;
  4056F                    // 19:18 GPIO25
  4057F  Uint16 GPIO26 : 2 ;
  4058F                    // 21:20 GPIO26
  4059F  Uint16 GPIO27 : 2 ;
  4060F                    // 23:22 GPIO27
  4061F  Uint16 GPIO28 : 2 ;
  4062F                    // 25:24 GPIO28
  4063F  Uint16 GPIO29 : 2 ;
  4064F                    // 27:26 GPIO29
  4065F  Uint16 GPIO30 : 2 ;
  4066F                    // 29:28 GPIO30
  4067F  Uint16 GPIO31 : 2 ;
  4068F                    // 31:30 GPIO31
  4069F} GPA2_BITS ;
  4070F
  4071Ftypedef
  4072Fstruct GPB1_BITS
  4073F{                          // bits description
  4074F  Uint16 GPIO32 : 2 ;
  4075F                    // 1:0 GPIO32
  4076F  Uint16 GPIO33 : 2 ;
  4077F                    // 3:2 GPIO33
  4078F  Uint16 GPIO34 : 2 ;
  4079F                    // 5:4 GPIO34
  4080F  Uint16 GPIO35 : 2 ;
  4081F                    // 7:6 GPIO35
  4082F  Uint16 GPIO36 : 2 ;
  4083F                    // 9:8 GPIO36
  4084F  Uint16 GPIO37 : 2 ;
  4085F                    // 11:10 GPIO37
  4086F  Uint16 GPIO38 : 2 ;
  4087F                    // 13:12 GPIO38
  4088F  Uint16 GPIO39 : 2 ;
  4089F                    // 15:14 GPIO39
  4090F  Uint16 GPIO40 : 2 ;
  4091F                    // 17:16 GPIO40
  4092F  Uint16 GPIO41 : 2 ;
  4093F                    // 19:16 GPIO41
  4094F  Uint16 GPIO42 : 2 ;
  4095F                    // 21:20 GPIO42
  4096F  Uint16 GPIO43 : 2 ;
  4097F                    // 23:22 GPIO43
  4098F  Uint16 GPIO44 : 2 ;
  4099F                    // 25:24 GPIO44
  4100F  Uint16 GPIO45 : 2 ;
  4101F                    // 27:26 GPIO45
  4102F  Uint16 GPIO46 : 2 ;
  4103F                    // 29:28 GPIO46
  4104F  Uint16 GPIO47 : 2 ;
  4105F                    // 31:30 GPIO47
  4106F} GPB1_BITS ;
  4107F
  4108Ftypedef
  4109Fstruct GPB2_BITS
  4110F{                          // bits description
  4111F  Uint16 GPIO48 : 2 ;
  4112F                    // 1:0 GPIO48
  4113F  Uint16 GPIO49 : 2 ;
  4114F                    // 3:2 GPIO49
  4115F  Uint16 GPIO50 : 2 ;
  4116F                    // 5:4 GPIO50
  4117F  Uint16 GPIO51 : 2 ;
  4118F                    // 7:6 GPIO51
  4119F  Uint16 GPIO52 : 2 ;
  4120F                    // 9:8 GPIO52
  4121F  Uint16 GPIO53 : 2 ;
  4122F                    // 11:10 GPIO53
  4123F  Uint16 GPIO54 : 2 ;
  4124F                    // 13:12 GPIO54
  4125F  Uint16 GPIO55 : 2 ;
  4126F                    // 15:14 GPIO55
  4127F  Uint16 GPIO56 : 2 ;
  4128F                    // 17:16 GPIO56
  4129F  Uint16 GPIO57 : 2 ;
  4130F                    // 19:18 GPIO57
  4131F  Uint16 GPIO58 : 2 ;
  4132F                    // 21:20 GPIO58
  4133F  Uint16 GPIO59 : 2 ;
  4134F                    // 23:22 GPIO59
  4135F  Uint16 GPIO60 : 2 ;
  4136F                    // 25:24 GPIO60
  4137F  Uint16 GPIO61 : 2 ;
  4138F                    // 27:26 GPIO61
  4139F  Uint16 GPIO62 : 2 ;
  4140F                    // 29:28 GPIO62
  4141F  Uint16 GPIO63 : 2 ;
  4142F                    // 31:30 GPIO63
  4143F} GPB2_BITS ;
  4144F
  4145Ftypedef
  4146Fstruct GPC1_BITS
  4147F{                          // bits description
  4148F  Uint16 GPIO64 : 2 ;
  4149F                    // 1:0 GPIO64
  4150F  Uint16 GPIO65 : 2 ;
  4151F                    // 3:2 GPIO65
  4152F  Uint16 GPIO66 : 2 ;
  4153F                    // 5:4 GPIO66
  4154F  Uint16 GPIO67 : 2 ;
  4155F                    // 7:6 GPIO67
  4156F  Uint16 GPIO68 : 2 ;
  4157F                    // 9:8 GPIO68
  4158F  Uint16 GPIO69 : 2 ;
  4159F                    // 11:10 GPIO69
  4160F  Uint16 GPIO70 : 2 ;
  4161F                    // 13:12 GPIO70
  4162F  Uint16 GPIO71 : 2 ;
  4163F                    // 15:14 GPIO71
  4164F  Uint16 GPIO72 : 2 ;
  4165F                    // 17:16 GPIO72
  4166F  Uint16 GPIO73 : 2 ;
  4167F                    // 19:18 GPIO73
  4168F  Uint16 GPIO74 : 2 ;
  4169F                    // 21:20 GPIO74
  4170F  Uint16 GPIO75 : 2 ;
  4171F                    // 23:22 GPIO75
  4172F  Uint16 GPIO76 : 2 ;
  4173F                    // 25:24 GPIO76
  4174F  Uint16 GPIO77 : 2 ;
  4175F                    // 27:26 GPIO77
  4176F  Uint16 GPIO78 : 2 ;
  4177F                    // 29:28 GPIO78
  4178F  Uint16 GPIO79 : 2 ;
  4179F                    // 31:30 GPIO79
  4180F} GPC1_BITS ;
  4181F
  4182Ftypedef
  4183Fstruct GPC2_BITS
  4184F{                          // bits description
  4185F  Uint16 GPIO80 : 2 ;
  4186F                    // 1:0 GPIO80
  4187F  Uint16 GPIO81 : 2 ;
  4188F                    // 3:2 GPIO81
  4189F  Uint16 GPIO82 : 2 ;
  4190F                    // 5:4 GPIO82
  4191F  Uint16 GPIO83 : 2 ;
  4192F                    // 7:6 GPIO83
  4193F  Uint16 GPIO84 : 2 ;
  4194F                    // 9:8 GPIO84
  4195F  Uint16 GPIO85 : 2 ;
  4196F                    // 11:10 GPIO85
  4197F  Uint16 GPIO86 : 2 ;
  4198F                    // 13:12 GPIO86
  4199F  Uint16 GPIO87 : 2 ;
  4200F                    // 15:14 GPIO87
  4201F  Uint16 rsvd : 16 ;
  4202F                   // 31:16 reserved
  4203F} GPC2_BITS ;
  4204F
  4205Ftypedef
  4206Funion GPA1_REG
  4207F{
  4208F  Uint32 all ;
  4209F  struct GPA1_BITS bit ;
  4210F} GPA1_REG ;
  4211F
  4212Ftypedef
  4213Funion GPA2_REG
  4214F{
  4215F  Uint32 all ;
  4216F  struct GPA2_BITS bit ;
  4217F} GPA2_REG ;
  4218F
  4219Ftypedef
  4220Funion GPB1_REG
  4221F{
  4222F  Uint32 all ;
  4223F  struct GPB1_BITS bit ;
  4224F} GPB1_REG ;
  4225F
  4226Ftypedef
  4227Funion GPB2_REG
  4228F{
  4229F  Uint32 all ;
  4230F  struct GPB2_BITS bit ;
  4231F} GPB2_REG ;
  4232F
  4233Ftypedef
  4234Funion GPC1_REG
  4235F{
  4236F  Uint32 all ;
  4237F  struct GPC1_BITS bit ;
  4238F} GPC1_REG ;
  4239F
  4240Ftypedef
  4241Funion GPC2_REG
  4242F{
  4243F  Uint32 all ;
  4244F  struct GPC2_BITS bit ;
  4245F} GPC2_REG ;
  4246F//----------------------------------------------------
  4247F// GPIO A DIR/TOGGLE/SET/CLEAR register bit definitions */
  4248F
  4249Ftypedef
  4250Fstruct GPADAT_BITS
  4251F{                            // bits description
  4252F  Uint16 GPIO0 : 1 ;
  4253F                   // 0 GPIO0
  4254F  Uint16 GPIO1 : 1 ;
  4255F                   // 1 GPIO1
  4256F  Uint16 GPIO2 : 1 ;
  4257F                   // 2 GPIO2
  4258F  Uint16 GPIO3 : 1 ;
  4259F                   // 3 GPIO3
  4260F  Uint16 GPIO4 : 1 ;
  4261F                   // 4 GPIO4
  4262F  Uint16 GPIO5 : 1 ;
  4263F                   // 5 GPIO5
  4264F  Uint16 GPIO6 : 1 ;
  4265F                   // 6 GPIO6
  4266F  Uint16 GPIO7 : 1 ;
  4267F                   // 7 GPIO7
  4268F  Uint16 GPIO8 : 1 ;
  4269F                   // 8 GPIO8
  4270F  Uint16 GPIO9 : 1 ;
  4271F                   // 9 GPIO9
  4272F  Uint16 GPIO10 : 1 ;
  4273F                    // 10 GPIO10
  4274F  Uint16 GPIO11 : 1 ;
  4275F                    // 11 GPIO11
  4276F  Uint16 GPIO12 : 1 ;
  4277F                    // 12 GPIO12
  4278F  Uint16 GPIO13 : 1 ;
  4279F                    // 13 GPIO13
  4280F  Uint16 GPIO14 : 1 ;
  4281F                    // 14 GPIO14
  4282F  Uint16 GPIO15 : 1 ;
  4283F                    // 15 GPIO15
  4284F  Uint16 GPIO16 : 1 ;
  4285F                    // 16 GPIO16
  4286F  Uint16 GPIO17 : 1 ;
  4287F                    // 17 GPIO17
  4288F  Uint16 GPIO18 : 1 ;
  4289F                    // 18 GPIO18
  4290F  Uint16 GPIO19 : 1 ;
  4291F                    // 19 GPIO19
  4292F  Uint16 GPIO20 : 1 ;
  4293F                    // 20 GPIO20
  4294F  Uint16 GPIO21 : 1 ;
  4295F                    // 21 GPIO21
  4296F  Uint16 GPIO22 : 1 ;
  4297F                    // 22 GPIO22
  4298F  Uint16 GPIO23 : 1 ;
  4299F                    // 23 GPIO23
  4300F  Uint16 GPIO24 : 1 ;
  4301F                    // 24 GPIO24
  4302F  Uint16 GPIO25 : 1 ;
  4303F                    // 25 GPIO25
  4304F  Uint16 GPIO26 : 1 ;
  4305F                    // 26 GPIO26
  4306F  Uint16 GPIO27 : 1 ;
  4307F                    // 27 GPIO27
  4308F  Uint16 GPIO28 : 1 ;
  4309F                    // 28 GPIO28
  4310F  Uint16 GPIO29 : 1 ;
  4311F                    // 29 GPIO29
  4312F  Uint16 GPIO30 : 1 ;
  4313F                    // 30 GPIO30
  4314F  Uint16 GPIO31 : 1 ;
  4315F                    // 31 GPIO31
  4316F} GPADAT_BITS ;
  4317F
  4318Ftypedef
  4319Fstruct GPBDAT_BITS
  4320F{                            // bits description
  4321F  Uint16 GPIO32 : 1 ;
  4322F                    // 0 GPIO32
  4323F  Uint16 GPIO33 : 1 ;
  4324F                    // 1 GPIO33
  4325F  Uint16 GPIO34 : 1 ;
  4326F                    // 2 GPIO34
  4327F  Uint16 GPIO35 : 1 ;
  4328F                    // 3 GPIO35
  4329F  Uint16 GPIO36 : 1 ;
  4330F                    // 4 GPIO36
  4331F  Uint16 GPIO37 : 1 ;
  4332F                    // 5 GPIO37
  4333F  Uint16 GPIO38 : 1 ;
  4334F                    // 6 GPIO38
  4335F  Uint16 GPIO39 : 1 ;
  4336F                    // 7 GPIO39
  4337F  Uint16 GPIO40 : 1 ;
  4338F                    // 8 GPIO40
  4339F  Uint16 GPIO41 : 1 ;
  4340F                    // 9 GPIO41
  4341F  Uint16 GPIO42 : 1 ;
  4342F                    // 10 GPIO42
  4343F  Uint16 GPIO43 : 1 ;
  4344F                    // 11 GPIO43
  4345F  Uint16 GPIO44 : 1 ;
  4346F                    // 12 GPIO44
  4347F  Uint16 GPIO45 : 1 ;
  4348F                    // 13 GPIO45
  4349F  Uint16 GPIO46 : 1 ;
  4350F                    // 14 GPIO46
  4351F  Uint16 GPIO47 : 1 ;
  4352F                    // 15 GPIO47
  4353F  Uint16 GPIO48 : 1 ;
  4354F                    // 16 GPIO48
  4355F  Uint16 GPIO49 : 1 ;
  4356F                    // 17 GPIO49
  4357F  Uint16 GPIO50 : 1 ;
  4358F                    // 18 GPIO50
  4359F  Uint16 GPIO51 : 1 ;
  4360F                    // 19 GPIO51
  4361F  Uint16 GPIO52 : 1 ;
  4362F                    // 20 GPIO52
  4363F  Uint16 GPIO53 : 1 ;
  4364F                    // 21 GPIO53
  4365F  Uint16 GPIO54 : 1 ;
  4366F                    // 22 GPIO54
  4367F  Uint16 GPIO55 : 1 ;
  4368F                    // 23 GPIO55
  4369F  Uint16 GPIO56 : 1 ;
  4370F                    // 24 GPIO56
  4371F  Uint16 GPIO57 : 1 ;
  4372F                    // 25 GPIO57
  4373F  Uint16 GPIO58 : 1 ;
  4374F                    // 26 GPIO58
  4375F  Uint16 GPIO59 : 1 ;
  4376F                    // 27 GPIO59
  4377F  Uint16 GPIO60 : 1 ;
  4378F                    // 28 GPIO60
  4379F  Uint16 GPIO61 : 1 ;
  4380F                    // 29 GPIO61
  4381F  Uint16 GPIO62 : 1 ;
  4382F                    // 30 GPIO62
  4383F  Uint16 GPIO63 : 1 ;
  4384F                    // 31 GPIO63
  4385F} GPBDAT_BITS ;
  4386F
  4387Ftypedef
  4388Fstruct GPCDAT_BITS
  4389F{                            // bits description
  4390F  Uint16 GPIO64 : 1 ;
  4391F                    // 0 GPIO64
  4392F  Uint16 GPIO65 : 1 ;
  4393F                    // 1 GPIO65
  4394F  Uint16 GPIO66 : 1 ;
  4395F                    // 2 GPIO66
  4396F  Uint16 GPIO67 : 1 ;
  4397F                    // 3 GPIO67
  4398F  Uint16 GPIO68 : 1 ;
  4399F                    // 4 GPIO68
  4400F  Uint16 GPIO69 : 1 ;
  4401F                    // 5 GPIO69
  4402F  Uint16 GPIO70 : 1 ;
  4403F                    // 6 GPIO70
  4404F  Uint16 GPIO71 : 1 ;
  4405F                    // 7 GPIO71
  4406F  Uint16 GPIO72 : 1 ;
  4407F                    // 8 GPIO72
  4408F  Uint16 GPIO73 : 1 ;
  4409F                    // 9 GPIO73
  4410F  Uint16 GPIO74 : 1 ;
  4411F                    // 10 GPIO74
  4412F  Uint16 GPIO75 : 1 ;
  4413F                    // 11 GPIO75
  4414F  Uint16 GPIO76 : 1 ;
  4415F                    // 12 GPIO76
  4416F  Uint16 GPIO77 : 1 ;
  4417F                    // 13 GPIO77
  4418F  Uint16 GPIO78 : 1 ;
  4419F                    // 14 GPIO78
  4420F  Uint16 GPIO79 : 1 ;
  4421F                    // 15 GPIO79
  4422F  Uint16 GPIO80 : 1 ;
  4423F                    // 16 GPIO80
  4424F  Uint16 GPIO81 : 1 ;
  4425F                    // 17 GPIO81
  4426F  Uint16 GPIO82 : 1 ;
  4427F                    // 18 GPIO82
  4428F  Uint16 GPIO83 : 1 ;
  4429F                    // 19 GPIO83
  4430F  Uint16 GPIO84 : 1 ;
  4431F                    // 20 GPIO84
  4432F  Uint16 GPIO85 : 1 ;
  4433F                    // 21 GPIO85
  4434F  Uint16 GPIO86 : 1 ;
  4435F                    // 22 GPIO86
  4436F  Uint16 GPIO87 : 1 ;
  4437F                    // 23 GPIO87
  4438F  Uint16 rsvd1 : 8 ;
  4439F                   // 31:24 reserved
  4440F} GPCDAT_BITS ;
  4441F
  4442Ftypedef
  4443Funion GPADAT_REG
  4444F{
  4445F  Uint32 all ;
  4446F  struct GPADAT_BITS bit ;
  4447F} GPADAT_REG ;
  4448F
  4449Ftypedef
  4450Funion GPBDAT_REG
  4451F{
  4452F  Uint32 all ;
  4453F  struct GPBDAT_BITS bit ;
  4454F} GPBDAT_REG ;
  4455F
  4456Ftypedef
  4457Funion GPCDAT_REG
  4458F{
  4459F  Uint32 all ;
  4460F  struct GPCDAT_BITS bit ;
  4461F} GPCDAT_REG ;
  4462F//----------------------------------------------------
  4463F// GPIO Xint1/XINT2/XNMI select register bit definitions */
  4464F
  4465Ftypedef
  4466Fstruct GPIOXINT_BITS
  4467F{                              // bits description
  4468F  Uint16 GPIOSEL : 5 ;// 4:0 Select GPIO interrupt input source
  4469F  Uint16 rsvd1 : 11 ;// 15:5 reserved
  4470F} GPIOXINT_BITS ;
  4471F
  4472Ftypedef
  4473Funion GPIOXINT_REG
  4474F{
  4475F  Uint16 all ;
  4476F  struct GPIOXINT_BITS bit ;
  4477F} GPIOXINT_REG ;
  4478F
  4479Ftypedef
  4480Fstruct GPIO_CTRL_REGS
  4481F{
  4482F  union GPACTRL_REG GPACTRL ; // GPIO A Control Register (GPIO0 to 31)
  4483F  union GPA1_REG GPAQSEL1 ; // GPIO A Qualifier Select 1 Register (GPIO0 to 15)
  4484F  union GPA2_REG GPAQSEL2 ; // GPIO A Qualifier Select 2 Register (GPIO16 to 31)
  4485F  union GPA1_REG GPAMUX1 ; // GPIO A Mux 1 Register (GPIO0 to 15)
  4486F  union GPA2_REG GPAMUX2 ; // GPIO A Mux 2 Register (GPIO16 to 31)
  4487F  union GPADAT_REG GPADIR ; // GPIO A Direction Register (GPIO0 to 31)
  4488F  union GPADAT_REG GPAPUD ; // GPIO A Pull Up Disable Register (GPIO0 to 31)
  4489F  Uint32 rsvd1 ;
  4490F  union GPBCTRL_REG GPBCTRL ; // GPIO B Control Register (GPIO32 to 63)
  4491F  union GPB1_REG GPBQSEL1 ; // GPIO B Qualifier Select 1 Register (GPIO32 to 47)
  4492F  union GPB2_REG GPBQSEL2 ; // GPIO B Qualifier Select 2 Register (GPIO48 to 63)
  4493F  union GPB1_REG GPBMUX1 ; // GPIO B Mux 1 Register (GPIO32 to 47)
  4494F  union GPB2_REG GPBMUX2 ; // GPIO B Mux 2 Register (GPIO48 to 63)
  4495F  union GPBDAT_REG GPBDIR ; // GPIO B Direction Register (GPIO32 to 63)
  4496F  union GPBDAT_REG GPBPUD ; // GPIO B Pull Up Disable Register (GPIO32 to 63)
  4497F  Uint16 rsvd2 [ 8 ] ;
  4498F  union GPC1_REG GPCMUX1 ; // GPIO C Mux 1 Register (GPIO64 to 79)
  4499F  union GPC2_REG GPCMUX2 ; // GPIO C Mux 2 Register (GPIO80 to 95)
  4500F  union GPCDAT_REG GPCDIR ; // GPIO C Direction Register (GPIO64 to 95)
  4501F  union GPCDAT_REG GPCPUD ; // GPIO C Pull Up Disable Register (GPIO64 to 95)
  4502F} GPIO_CTRL_REGS ;
  4503F
  4504Ftypedef
  4505Fstruct GPIO_DATA_REGS
  4506F{
  4507F  union GPADAT_REG GPADAT ; // GPIO Data Register (GPIO0 to 31)
  4508F  union GPADAT_REG GPASET ; // GPIO Data Set Register (GPIO0 to 31)
  4509F  union GPADAT_REG GPACLEAR ; // GPIO Data Clear Register (GPIO0 to 31)
  4510F  union GPADAT_REG GPATOGGLE ; // GPIO Data Toggle Register (GPIO0 to 31)
  4511F  union GPBDAT_REG GPBDAT ; // GPIO Data Register (GPIO32 to 63)
  4512F  union GPBDAT_REG GPBSET ; // GPIO Data Set Register (GPIO32 to 63)
  4513F  union GPBDAT_REG GPBCLEAR ; // GPIO Data Clear Register (GPIO32 to 63)
  4514F  union GPBDAT_REG GPBTOGGLE ; // GPIO Data Toggle Register (GPIO32 to 63)
  4515F  union GPCDAT_REG GPCDAT ; // GPIO Data Register (GPIO64 to 95)
  4516F  union GPCDAT_REG GPCSET ; // GPIO Data Set Register (GPIO64 to 95)
  4517F  union GPCDAT_REG GPCCLEAR ; // GPIO Data Clear Register (GPIO64 to 95)
  4518F  union GPCDAT_REG GPCTOGGLE ; // GPIO Data Toggle Register (GPIO64 to 95)
  4519F  Uint16 rsvd1 [ 8 ] ;
  4520F} GPIO_DATA_REGS ;
  4521F
  4522Ftypedef
  4523Fstruct GPIO_INT_REGS
  4524F{
  4525F  union GPIOXINT_REG GPIOXINT1SEL ; // XINT1 GPIO Input Selection
  4526F  union GPIOXINT_REG GPIOXINT2SEL ; // XINT2 GPIO Input Selection
  4527F  union GPIOXINT_REG GPIOXNMISEL ; // XNMI_Xint13 GPIO Input Selection
  4528F  union GPIOXINT_REG GPIOXINT3SEL ; // XINT3 GPIO Input Selection
  4529F  union GPIOXINT_REG GPIOXINT4SEL ; // XINT4 GPIO Input Selection
  4530F  union GPIOXINT_REG GPIOXINT5SEL ; // XINT5 GPIO Input Selection
  4531F  union GPIOXINT_REG GPIOXINT6SEL ; // XINT6 GPIO Input Selection
  4532F  union GPIOXINT_REG GPIOXINT7SEL ; // XINT7 GPIO Input Selection
  4533F  union GPADAT_REG GPIOLPMSEL ; // Low power modes GP I/O input select
  4534F} GPIO_INT_REGS ;
  4535F//---------------------------------------------------------------------------
  4536F// GPI/O External References & Function Declarations:
  4537F//
  4538F
  4539Fextern volatile struct GPIO_CTRL_REGS
  4540F  GpioCtrlRegs ;
  4541F
  4542Fextern volatile struct GPIO_DATA_REGS
  4543F  GpioDataRegs ;
  4544F
  4545Fextern volatile struct GPIO_INT_REGS
  4546F  GpioIntRegs ;
  4547F       // end of DSP2833x_GPIO_H definition
  4548F//===========================================================================
  4549F// End of file.
  4550F//===========================================================================
  4551F 
  4552F#endif /*00 F:\Dropbox\Profissional\Konatus\Codes\F28335_Example\inc\DSP2833x_Gpio.h*/
  4553F/*   CLOSE_FILE Include File */
  4554F 
  4555F               // General Purpose I/O Registers
  4556F/* OPEN FILE F:\Dropbox\Profissional\Konatus\Codes\F28335_Example\inc\DSP2833x_I2c.h */
  4557F// TI File $Revision: /main/2 $
  4558F// Checkin $Date: March 22, 2007 10:40:22 $
  4559F//###########################################################################
  4560F//
  4561F// FILE: DSP2833x_I2c.h
  4562F//
  4563F// TITLE: DSP2833x Enhanced Quadrature Encoder Pulse Module
  4564F// Register Bit Definitions.
  4565F//
  4566F//###########################################################################
  4567F// $TI Release: DSP2833x/DSP2823x C/C++ Header Files V1.31 $
  4568F// $Release Date: August 4, 2009 $
  4569F//###########################################################################
  4570F#ifndef DSP2833x_I2C_H
  4571F#define DSP2833x_I2C_H
  4572F//----------------------------------------------------
  4573F// I2C interrupt vector register bit definitions */
  4574F
  4575Fstruct I2CISRC_BITS
  4576F{                     // bits description
  4577F  Uint16 INTCODE : 3 ;
  4578F                     // 2:0 Interrupt code
  4579F  Uint16 rsvd1 : 13 ;
  4580F                    // 15:3 reserved
  4581F} ;
  4582F
  4583Funion I2CISRC_REG
  4584F{
  4585F  Uint16 all ;
  4586F  struct I2CISRC_BITS bit ;
  4587F} ;
  4588F//----------------------------------------------------
  4589F// I2C interrupt mask register bit definitions */
  4590F
  4591Fstruct I2CIER_BITS
  4592F{                    // bits description
  4593F  Uint16 ARBL : 1 ;
  4594F                  // 0 Arbitration lost interrupt
  4595F  Uint16 NACK : 1 ;
  4596F                  // 1 No ack interrupt
  4597F  Uint16 ARDY : 1 ;
  4598F                  // 2 Register access ready interrupt
  4599F  Uint16 RRDY : 1 ;
  4600F                  // 3 Recieve data ready interrupt
  4601F  Uint16 XRDY : 1 ;
  4602F                  // 4 Transmit data ready interrupt
  4603F  Uint16 SCD : 1 ;
  4604F                 // 5 Stop condition detection
  4605F  Uint16 AAS : 1 ;
  4606F                 // 6 Address as slave
  4607F  Uint16 rsvd : 9 ;
  4608F                  // 15:7 reserved
  4609F} ;
  4610F
  4611Funion I2CIER_REG
  4612F{
  4613F  Uint16 all ;
  4614F  struct I2CIER_BITS bit ;
  4615F} ;
  4616F//----------------------------------------------------
  4617F// I2C status register bit definitions */
  4618F
  4619Fstruct I2CSTR_BITS
  4620F{                    // bits description
  4621F  Uint16 ARBL : 1 ;
  4622F                  // 0 Arbitration lost interrupt
  4623F  Uint16 NACK : 1 ;
  4624F                  // 1 No ack interrupt
  4625F  Uint16 ARDY : 1 ;
  4626F                  // 2 Register access ready interrupt
  4627F  Uint16 RRDY : 1 ;
  4628F                  // 3 Recieve data ready interrupt
  4629F  Uint16 XRDY : 1 ;
  4630F                  // 4 Transmit data ready interrupt
  4631F  Uint16 SCD : 1 ;
  4632F                 // 5 Stop condition detection
  4633F  Uint16 rsvd1 : 2 ;
  4634F                   // 7:6 reserved
  4635F  Uint16 AD0 : 1 ;
  4636F                 // 8 Address Zero
  4637F  Uint16 AAS : 1 ;
  4638F                 // 9 Address as slave
  4639F  Uint16 XSMT : 1 ;
  4640F                  // 10 XMIT shift empty
  4641F  Uint16 RSFULL : 1 ;
  4642F                    // 11 Recieve shift full
  4643F  Uint16 BB : 1 ;
  4644F                // 12 Bus busy
  4645F  Uint16 NACKSNT : 1 ;
  4646F                     // 13 A no ack sent
  4647F  Uint16 SDIR : 1 ;
  4648F                  // 14 Slave direction
  4649F  Uint16 rsvd2 : 1 ;
  4650F                   // 15 reserved
  4651F} ;
  4652F
  4653Funion I2CSTR_REG
  4654F{
  4655F  Uint16 all ;
  4656F  struct I2CSTR_BITS bit ;
  4657F} ;
  4658F//----------------------------------------------------
  4659F// I2C mode control register bit definitions */
  4660F
  4661Fstruct I2CMDR_BITS
  4662F{                    // bits description
  4663F  Uint16 BC : 3 ;
  4664F                // 2:0 Bit count
  4665F  Uint16 FDF : 1 ;
  4666F                 // 3 Free data format
  4667F  Uint16 STB : 1 ;
  4668F                 // 4 Start byte
  4669F  Uint16 IRS : 1 ;
  4670F                 // 5 I2C Reset not
  4671F  Uint16 DLB : 1 ;
  4672F                 // 6 Digital loopback
  4673F  Uint16 RM : 1 ;
  4674F                // 7 Repeat mode
  4675F  Uint16 XA : 1 ;
  4676F                // 8 Expand address
  4677F  Uint16 TRX : 1 ;
  4678F                 // 9 Transmitter/reciever
  4679F  Uint16 MST : 1 ;
  4680F                 // 10 Master/slave
  4681F  Uint16 STP : 1 ;
  4682F                 // 11 Stop condition
  4683F  Uint16 rsvd1 : 1 ;
  4684F                   // 12 reserved
  4685F  Uint16 STT : 1 ;
  4686F                 // 13 Start condition
  4687F  Uint16 FREE : 1 ;
  4688F                  // 14 Emulation mode
  4689F  Uint16 NACKMOD : 1 ;
  4690F                     // 15 No Ack mode
  4691F} ;
  4692F
  4693Funion I2CMDR_REG
  4694F{
  4695F  Uint16 all ;
  4696F  struct I2CMDR_BITS bit ;
  4697F} ;
  4698F//----------------------------------------------------
  4699F// I2C pre-scaler register bit definitions */
  4700F
  4701Fstruct I2CPSC_BITS
  4702F{                    // bits description
  4703F  Uint16 IPSC : 8 ;
  4704F                  // 7:0 pre-scaler
  4705F  Uint16 rsvd1 : 8 ;
  4706F                   // 15:8 reserved
  4707F} ;
  4708F
  4709Funion I2CPSC_REG
  4710F{
  4711F  Uint16 all ;
  4712F  struct I2CPSC_BITS bit ;
  4713F} ;
  4714F//----------------------------------------------------
  4715F// TX FIFO control register bit definitions */
  4716F
  4717Fstruct I2CFFTX_BITS
  4718F{                     // bits description
  4719F  Uint16 TXFFIL : 5 ;
  4720F                    // 4:0 FIFO interrupt level
  4721F  Uint16 TXFFIENA : 1 ;
  4722F                      // 5 FIFO interrupt enable/disable
  4723F  Uint16 TXFFINTCLR : 1 ;
  4724F                        // 6 FIFO clear
  4725F  Uint16 TXFFINT : 1 ;
  4726F                     // 7 FIFO interrupt flag
  4727F  Uint16 TXFFST : 5 ;
  4728F                    // 12:8 FIFO level status
  4729F  Uint16 TXFFRST : 1 ;
  4730F                     // 13 FIFO reset
  4731F  Uint16 I2CFFEN : 1 ;
  4732F                     // 14 enable/disable TX & RX FIFOs
  4733F  Uint16 rsvd1 : 1 ;
  4734F                   // 15 reserved
  4735F} ;
  4736F
  4737Funion I2CFFTX_REG
  4738F{
  4739F  Uint16 all ;
  4740F  struct I2CFFTX_BITS bit ;
  4741F} ;
  4742F//----------------------------------------------------
  4743F// RX FIFO control register bit definitions */
  4744F
  4745Fstruct I2CFFRX_BITS
  4746F{                     // bits description
  4747F  Uint16 RXFFIL : 5 ;
  4748F                    // 4:0 FIFO interrupt level
  4749F  Uint16 RXFFIENA : 1 ;
  4750F                      // 5 FIFO interrupt enable/disable
  4751F  Uint16 RXFFINTCLR : 1 ;
  4752F                        // 6 FIFO clear
  4753F  Uint16 RXFFINT : 1 ;
  4754F                     // 7 FIFO interrupt flag
  4755F  Uint16 RXFFST : 5 ;
  4756F                    // 12:8 FIFO level
  4757F  Uint16 RXFFRST : 1 ;
  4758F                     // 13 FIFO reset
  4759F  Uint16 rsvd1 : 2 ;
  4760F                   // 15:14 reserved
  4761F} ;
  4762F
  4763Funion I2CFFRX_REG
  4764F{
  4765F  Uint16 all ;
  4766F  struct I2CFFRX_BITS bit ;
  4767F} ;
  4768F//----------------------------------------------------
  4769F
  4770Fstruct I2C_REGS
  4771F{
  4772F  Uint16 I2COAR ; // Own address register
  4773F  union I2CIER_REG I2CIER ; // Interrupt enable
  4774F  union I2CSTR_REG I2CSTR ; // Interrupt status
  4775F  Uint16 I2CCLKL ; // Clock divider low
  4776F  Uint16 I2CCLKH ; // Clock divider high
  4777F  Uint16 I2CCNT ; // Data count
  4778F  Uint16 I2CDRR ; // Data recieve
  4779F  Uint16 I2CSAR ; // Slave address
  4780F  Uint16 I2CDXR ; // Data transmit
  4781F  union I2CMDR_REG I2CMDR ; // Mode
  4782F  union I2CISRC_REG I2CISRC ; // Interrupt source
  4783F  Uint16 rsvd1 ; // reserved
  4784F  union I2CPSC_REG I2CPSC ; // Pre-scaler
  4785F  Uint16 rsvd2 [ 19 ] ;
  4786F                     // reserved
  4787F  union I2CFFTX_REG I2CFFTX ; // Transmit FIFO
  4788F  union I2CFFRX_REG I2CFFRX ; // Recieve FIFO
  4789F} ;
  4790F//---------------------------------------------------------------------------
  4791F// External References & Function Declarations:
  4792F//
  4793F
  4794Fextern volatile struct I2C_REGS
  4795F  I2caRegs ;
  4796F       /* extern "C" */
  4797F       // end of DSP2833x_I2C_H definition
  4798F//===========================================================================
  4799F// End of file.
  4800F//===========================================================================
  4801F 
  4802F#endif /*00 F:\Dropbox\Profissional\Konatus\Codes\F28335_Example\inc\DSP2833x_I2c.h*/
  4803F/*   CLOSE_FILE Include File */
  4804F 
  4805F                // I2C Registers
  4806F/* OPEN FILE F:\Dropbox\Profissional\Konatus\Codes\F28335_Example\inc\DSP2833x_McBSP.h */
  4807F// TI File $Revision: /main/5 $
  4808F// Checkin $Date: May 14, 2008 16:30:31 $
  4809F//###########################################################################
  4810F//
  4811F// FILE: DSP2833x_Mcbsp.h
  4812F//
  4813F// TITLE: DSP2833x Device McBSP Register Definitions.
  4814F//
  4815F//###########################################################################
  4816F// $TI Release: DSP2833x/DSP2823x C/C++ Header Files V1.31 $
  4817F// $Release Date: August 4, 2009 $
  4818F//###########################################################################
  4819F#ifndef DSP2833x_MCBSP_H
  4820F#define DSP2833x_MCBSP_H
  4821F//---------------------------------------------------------------------------
  4822F// McBSP Individual Register Bit Definitions:
  4823F//
  4824F// McBSP DRR2 register bit definitions:
  4825F
  4826Fstruct DRR2_BITS
  4827F{                  // bit description
  4828F  Uint16 HWLB : 8 ;
  4829F                  // 16:23 High word low byte
  4830F  Uint16 HWHB : 8 ;
  4831F                  // 24:31 High word high byte
  4832F} ;
  4833F
  4834Funion DRR2_REG
  4835F{
  4836F  Uint16 all ;
  4837F  struct DRR2_BITS bit ;
  4838F} ;
  4839F// McBSP DRR1 register bit definitions:
  4840F
  4841Fstruct DRR1_BITS
  4842F{                  // bit description
  4843F  Uint16 LWLB : 8 ;
  4844F                  // 16:23 Low word low byte
  4845F  Uint16 LWHB : 8 ;
  4846F                  // 24:31 low word high byte
  4847F} ;
  4848F
  4849Funion DRR1_REG
  4850F{
  4851F  Uint16 all ;
  4852F  struct DRR1_BITS bit ;
  4853F} ;
  4854F// McBSP DXR2 register bit definitions:
  4855F
  4856Fstruct DXR2_BITS
  4857F{                  // bit description
  4858F  Uint16 HWLB : 8 ;
  4859F                  // 16:23 High word low byte
  4860F  Uint16 HWHB : 8 ;
  4861F                  // 24:31 High word high byte
  4862F} ;
  4863F
  4864Funion DXR2_REG
  4865F{
  4866F  Uint16 all ;
  4867F  struct DXR2_BITS bit ;
  4868F} ;
  4869F// McBSP DXR1 register bit definitions:
  4870F
  4871Fstruct DXR1_BITS
  4872F{                  // bit description
  4873F  Uint16 LWLB : 8 ;
  4874F                  // 16:23 Low word low byte
  4875F  Uint16 LWHB : 8 ;
  4876F                  // 24:31 low word high byte
  4877F} ;
  4878F
  4879Funion DXR1_REG
  4880F{
  4881F  Uint16 all ;
  4882F  struct DXR1_BITS bit ;
  4883F} ;
  4884F// SPCR2 control register bit definitions:
  4885F
  4886Fstruct SPCR2_BITS
  4887F{                   // bit description
  4888F  Uint16 XRST : 1 ;
  4889F                  // 0 transmit reset
  4890F  Uint16 XRDY : 1 ;
  4891F                  // 1 transmit ready
  4892F  Uint16 XEMPTY : 1 ;
  4893F                    // 2 Transmit empty
  4894F  Uint16 XSYNCERR : 1 ;
  4895F                      // 3 Transmit syn errorINT flag
  4896F  Uint16 XINTM : 2 ;
  4897F                   // 5:4 Transmit interrupt types
  4898F  Uint16 GRST : 1 ;
  4899F                  // 6 CLKG reset
  4900F  Uint16 FRST : 1 ;
  4901F                  // 7 Frame sync reset
  4902F  Uint16 SOFT : 1 ;
  4903F                  // 8 SOFT bit
  4904F  Uint16 FREE : 1 ;
  4905F                  // 9 FREE bit
  4906F  Uint16 rsvd : 6 ;
  4907F                  // 15:10 reserved
  4908F} ;
  4909F
  4910Funion SPCR2_REG
  4911F{
  4912F  Uint16 all ;
  4913F  struct SPCR2_BITS bit ;
  4914F} ;
  4915F// SPCR1 control register bit definitions:
  4916F
  4917Fstruct SPCR1_BITS
  4918F{                   // bit description
  4919F  Uint16 RRST : 1 ;
  4920F                  // 0 Receive reset
  4921F  Uint16 RRDY : 1 ;
  4922F                  // 1 Receive ready
  4923F  Uint16 RFULL : 1 ;
  4924F                   // 2 Receive full
  4925F  Uint16 RSYNCERR : 1 ;
  4926F                      // 7 Receive syn error
  4927F  Uint16 RINTM : 2 ;
  4928F                   // 5:4 Receive interrupt types
  4929F  Uint16 ABIS : 1 ;
  4930F                  // 6 ABIS mode select
  4931F  Uint16 DXENA : 1 ;
  4932F                   // 7 DX hi-z enable
  4933F  Uint16 rsvd : 3 ;
  4934F                  // 10:8 reserved
  4935F  Uint16 CLKSTP : 2 ;
  4936F                    // 12:11 CLKSTOP mode bit
  4937F  Uint16 RJUST : 2 ;
  4938F                   // 13:14 Right justified
  4939F  Uint16 DLB : 1 ;
  4940F                 // 15 Digital loop back
  4941F} ;
  4942F
  4943Funion SPCR1_REG
  4944F{
  4945F  Uint16 all ;
  4946F  struct SPCR1_BITS bit ;
  4947F} ;
  4948F// RCR2 control register bit definitions:
  4949F
  4950Fstruct RCR2_BITS
  4951F{                  // bit description
  4952F  Uint16 RDATDLY : 2 ;
  4953F                     // 1:0 Receive data delay
  4954F  Uint16 RFIG : 1 ;
  4955F                  // 2 Receive frame sync ignore
  4956F  Uint16 RCOMPAND : 2 ;
  4957F                      // 4:3 Receive Companding Mode selects
  4958F  Uint16 RWDLEN2 : 3 ;
  4959F                     // 7:5 Receive word length
  4960F  Uint16 RFRLEN2 : 7 ;
  4961F                     // 14:8 Receive Frame sync
  4962F  Uint16 RPHASE : 1 ;
  4963F                    // 15 Receive Phase
  4964F} ;
  4965F
  4966Funion RCR2_REG
  4967F{
  4968F  Uint16 all ;
  4969F  struct RCR2_BITS bit ;
  4970F} ;
  4971F// RCR1 control register bit definitions:
  4972F
  4973Fstruct RCR1_BITS
  4974F{                  // bit description
  4975F  Uint16 rsvd1 : 5 ;
  4976F                   // 4:0 reserved
  4977F  Uint16 RWDLEN1 : 3 ;
  4978F                     // 7:5 Receive word length
  4979F  Uint16 RFRLEN1 : 7 ;
  4980F                     // 14:8 Receive frame length
  4981F  Uint16 rsvd2 : 1 ;
  4982F                   // 15 reserved
  4983F} ;
  4984F
  4985Funion RCR1_REG
  4986F{
  4987F  Uint16 all ;
  4988F  struct RCR1_BITS bit ;
  4989F} ;
  4990F// XCR2 control register bit definitions:
  4991F
  4992Fstruct XCR2_BITS
  4993F{                  // bit description
  4994F  Uint16 XDATDLY : 2 ;
  4995F                     // 1:0 Transmit data delay
  4996F  Uint16 XFIG : 1 ;
  4997F                  // 2 Transmit frame sync ignore
  4998F  Uint16 XCOMPAND : 2 ;
  4999F                      // 4:3 Transmit Companding Mode selects
  5000F  Uint16 XWDLEN2 : 3 ;
  5001F                     // 7:5 Transmit word length
  5002F  Uint16 XFRLEN2 : 7 ;
  5003F                     // 14:8 Transmit Frame sync
  5004F  Uint16 XPHASE : 1 ;
  5005F                    // 15 Transmit Phase
  5006F} ;
  5007F
  5008Funion XCR2_REG
  5009F{
  5010F  Uint16 all ;
  5011F  struct XCR2_BITS bit ;
  5012F} ;
  5013F// XCR1 control register bit definitions:
  5014F
  5015Fstruct XCR1_BITS
  5016F{                  // bit description
  5017F  Uint16 rsvd1 : 5 ;
  5018F                   // 4:0 reserved
  5019F  Uint16 XWDLEN1 : 3 ;
  5020F                     // 7:5 Transmit word length
  5021F  Uint16 XFRLEN1 : 7 ;
  5022F                     // 14:8 Transmit frame length
  5023F  Uint16 rsvd2 : 1 ;
  5024F                   // 15 reserved
  5025F} ;
  5026F
  5027Funion XCR1_REG
  5028F{
  5029F  Uint16 all ;
  5030F  struct XCR1_BITS bit ;
  5031F} ;
  5032F// SRGR2 Sample rate generator control register bit definitions:
  5033F
  5034Fstruct SRGR2_BITS
  5035F{                   // bit description
  5036F  Uint16 FPER : 12 ;
  5037F                   // 11:0 Frame period
  5038F  Uint16 FSGM : 1 ;
  5039F                  // 12 Frame sync generator mode
  5040F  Uint16 CLKSM : 1 ;
  5041F                   // 13 Sample rate generator mode
  5042F  Uint16 rsvd : 1 ;
  5043F                  // 14 reserved
  5044F  Uint16 GSYNC : 1 ;
  5045F                   // 15 CLKG sync
  5046F} ;
  5047F
  5048Funion SRGR2_REG
  5049F{
  5050F  Uint16 all ;
  5051F  struct SRGR2_BITS bit ;
  5052F} ;
  5053F// SRGR1 control register bit definitions:
  5054F
  5055Fstruct SRGR1_BITS
  5056F{                   // bit description
  5057F  Uint16 CLKGDV : 8 ;
  5058F                    // 7:0 CLKG divider
  5059F  Uint16 FWID : 8 ;
  5060F                  // 15:8 Frame width
  5061F} ;
  5062F
  5063Funion SRGR1_REG
  5064F{
  5065F  Uint16 all ;
  5066F  struct SRGR1_BITS bit ;
  5067F} ;
  5068F// MCR2 Multichannel control register bit definitions:
  5069F
  5070Fstruct MCR2_BITS
  5071F{                  // bit description
  5072F  Uint16 XMCM : 2 ;
  5073F                  // 1:0 Transmit multichannel mode
  5074F  Uint16 XCBLK : 3 ;
  5075F                   // 2:4 Transmit current block
  5076F  Uint16 XPABLK : 2 ;
  5077F                    // 5:6 Transmit partition A Block
  5078F  Uint16 XPBBLK : 2 ;
  5079F                    // 7:8 Transmit partition B Block
  5080F  Uint16 XMCME : 1 ;
  5081F                   // 9 Transmit multi-channel enhance mode
  5082F  Uint16 rsvd : 6 ;
  5083F                  // 15:10 reserved
  5084F} ;
  5085F
  5086Funion MCR2_REG
  5087F{
  5088F  Uint16 all ;
  5089F  struct MCR2_BITS bit ;
  5090F} ;
  5091F// MCR1 Multichannel control register bit definitions:
  5092F
  5093Fstruct MCR1_BITS
  5094F{                  // bit description
  5095F  Uint16 RMCM : 1 ;
  5096F                  // 0 Receive multichannel mode
  5097F  Uint16 rsvd : 1 ;
  5098F                  // 1 reserved
  5099F  Uint16 RCBLK : 3 ;
  5100F                   // 4:2 Receive current block
  5101F  Uint16 RPABLK : 2 ;
  5102F                    // 6:5 Receive partition A Block
  5103F  Uint16 RPBBLK : 2 ;
  5104F                    // 7:8 Receive partition B Block
  5105F  Uint16 RMCME : 1 ;
  5106F                   // 9 Receive multi-channel enhance mode
  5107F  Uint16 rsvd1 : 6 ;
  5108F                   // 15:10 reserved
  5109F} ;
  5110F
  5111Funion MCR1_REG
  5112F{
  5113F  Uint16 all ;
  5114F  struct MCR1_BITS bit ;
  5115F} ;
  5116F// RCERA control register bit definitions:
  5117F
  5118Fstruct RCERA_BITS
  5119F{                   // bit description
  5120F  Uint16 RCEA0 : 1 ;
  5121F                   // 0 Receive Channel enable bit
  5122F  Uint16 RCEA1 : 1 ;
  5123F                   // 1 Receive Channel enable bit
  5124F  Uint16 RCEA2 : 1 ;
  5125F                   // 2 Receive Channel enable bit
  5126F  Uint16 RCEA3 : 1 ;
  5127F                   // 3 Receive Channel enable bit
  5128F  Uint16 RCEA4 : 1 ;
  5129F                   // 4 Receive Channel enable bit
  5130F  Uint16 RCEA5 : 1 ;
  5131F                   // 5 Receive Channel enable bit
  5132F  Uint16 RCEA6 : 1 ;
  5133F                   // 6 Receive Channel enable bit
  5134F  Uint16 RCEA7 : 1 ;
  5135F                   // 7 Receive Channel enable bit
  5136F  Uint16 RCEA8 : 1 ;
  5137F                   // 8 Receive Channel enable bit
  5138F  Uint16 RCEA9 : 1 ;
  5139F                   // 9 Receive Channel enable bit
  5140F  Uint16 RCEA10 : 1 ;
  5141F                    // 10 Receive Channel enable bit
  5142F  Uint16 RCEA11 : 1 ;
  5143F                    // 11 Receive Channel enable bit
  5144F  Uint16 RCEA12 : 1 ;
  5145F                    // 12 Receive Channel enable bit
  5146F  Uint16 RCEA13 : 1 ;
  5147F                    // 13 Receive Channel enable bit
  5148F  Uint16 RCEA14 : 1 ;
  5149F                    // 14 Receive Channel enable bit
  5150F  Uint16 RCEA15 : 1 ;
  5151F                    // 15 Receive Channel enable bit
  5152F} ;
  5153F
  5154Funion RCERA_REG
  5155F{
  5156F  Uint16 all ;
  5157F  struct RCERA_BITS bit ;
  5158F} ;
  5159F// RCERB control register bit definitions:
  5160F
  5161Fstruct RCERB_BITS
  5162F{                   // bit description
  5163F  Uint16 RCEB0 : 1 ;
  5164F                   // 0 Receive Channel enable bit
  5165F  Uint16 RCEB1 : 1 ;
  5166F                   // 1 Receive Channel enable bit
  5167F  Uint16 RCEB2 : 1 ;
  5168F                   // 2 Receive Channel enable bit
  5169F  Uint16 RCEB3 : 1 ;
  5170F                   // 3 Receive Channel enable bit
  5171F  Uint16 RCEB4 : 1 ;
  5172F                   // 4 Receive Channel enable bit
  5173F  Uint16 RCEB5 : 1 ;
  5174F                   // 5 Receive Channel enable bit
  5175F  Uint16 RCEB6 : 1 ;
  5176F                   // 6 Receive Channel enable bit
  5177F  Uint16 RCEB7 : 1 ;
  5178F                   // 7 Receive Channel enable bit
  5179F  Uint16 RCEB8 : 1 ;
  5180F                   // 8 Receive Channel enable bit
  5181F  Uint16 RCEB9 : 1 ;
  5182F                   // 9 Receive Channel enable bit
  5183F  Uint16 RCEB10 : 1 ;
  5184F                    // 10 Receive Channel enable bit
  5185F  Uint16 RCEB11 : 1 ;
  5186F                    // 11 Receive Channel enable bit
  5187F  Uint16 RCEB12 : 1 ;
  5188F                    // 12 Receive Channel enable bit
  5189F  Uint16 RCEB13 : 1 ;
  5190F                    // 13 Receive Channel enable bit
  5191F  Uint16 RCEB14 : 1 ;
  5192F                    // 14 Receive Channel enable bit
  5193F  Uint16 RCEB15 : 1 ;
  5194F                    // 15 Receive Channel enable bit
  5195F} ;
  5196F
  5197Funion RCERB_REG
  5198F{
  5199F  Uint16 all ;
  5200F  struct RCERB_BITS bit ;
  5201F} ;
  5202F// XCERA control register bit definitions:
  5203F
  5204Fstruct XCERA_BITS
  5205F{                   // bit description
  5206F  Uint16 XCERA0 : 1 ;
  5207F                    // 0 Receive Channel enable bit
  5208F  Uint16 XCERA1 : 1 ;
  5209F                    // 1 Receive Channel enable bit
  5210F  Uint16 XCERA2 : 1 ;
  5211F                    // 2 Receive Channel enable bit
  5212F  Uint16 XCERA3 : 1 ;
  5213F                    // 3 Receive Channel enable bit
  5214F  Uint16 XCERA4 : 1 ;
  5215F                    // 4 Receive Channel enable bit
  5216F  Uint16 XCERA5 : 1 ;
  5217F                    // 5 Receive Channel enable bit
  5218F  Uint16 XCERA6 : 1 ;
  5219F                    // 6 Receive Channel enable bit
  5220F  Uint16 XCERA7 : 1 ;
  5221F                    // 7 Receive Channel enable bit
  5222F  Uint16 XCERA8 : 1 ;
  5223F                    // 8 Receive Channel enable bit
  5224F  Uint16 XCERA9 : 1 ;
  5225F                    // 9 Receive Channel enable bit
  5226F  Uint16 XCERA10 : 1 ;
  5227F                     // 10 Receive Channel enable bit
  5228F  Uint16 XCERA11 : 1 ;
  5229F                     // 11 Receive Channel enable bit
  5230F  Uint16 XCERA12 : 1 ;
  5231F                     // 12 Receive Channel enable bit
  5232F  Uint16 XCERA13 : 1 ;
  5233F                     // 13 Receive Channel enable bit
  5234F  Uint16 XCERA14 : 1 ;
  5235F                     // 14 Receive Channel enable bit
  5236F  Uint16 XCERA15 : 1 ;
  5237F                     // 15 Receive Channel enable bit
  5238F} ;
  5239F
  5240Funion XCERA_REG
  5241F{
  5242F  Uint16 all ;
  5243F  struct XCERA_BITS bit ;
  5244F} ;
  5245F// XCERB control register bit definitions:
  5246F
  5247Fstruct XCERB_BITS
  5248F{                   // bit description
  5249F  Uint16 XCERB0 : 1 ;
  5250F                    // 0 Receive Channel enable bit
  5251F  Uint16 XCERB1 : 1 ;
  5252F                    // 1 Receive Channel enable bit
  5253F  Uint16 XCERB2 : 1 ;
  5254F                    // 2 Receive Channel enable bit
  5255F  Uint16 XCERB3 : 1 ;
  5256F                    // 3 Receive Channel enable bit
  5257F  Uint16 XCERB4 : 1 ;
  5258F                    // 4 Receive Channel enable bit
  5259F  Uint16 XCERB5 : 1 ;
  5260F                    // 5 Receive Channel enable bit
  5261F  Uint16 XCERB6 : 1 ;
  5262F                    // 6 Receive Channel enable bit
  5263F  Uint16 XCERB7 : 1 ;
  5264F                    // 7 Receive Channel enable bit
  5265F  Uint16 XCERB8 : 1 ;
  5266F                    // 8 Receive Channel enable bit
  5267F  Uint16 XCERB9 : 1 ;
  5268F                    // 9 Receive Channel enable bit
  5269F  Uint16 XCERB10 : 1 ;
  5270F                     // 10 Receive Channel enable bit
  5271F  Uint16 XCERB11 : 1 ;
  5272F                     // 11 Receive Channel enable bit
  5273F  Uint16 XCERB12 : 1 ;
  5274F                     // 12 Receive Channel enable bit
  5275F  Uint16 XCERB13 : 1 ;
  5276F                     // 13 Receive Channel enable bit
  5277F  Uint16 XCERB14 : 1 ;
  5278F                     // 14 Receive Channel enable bit
  5279F  Uint16 XCERB15 : 1 ;
  5280F                     // 15 Receive Channel enable bit
  5281F} ;
  5282F
  5283Funion XCERB_REG
  5284F{
  5285F  Uint16 all ;
  5286F  struct XCERB_BITS bit ;
  5287F} ;
  5288F// PCR control register bit definitions:
  5289F
  5290Fstruct PCR_BITS
  5291F{                 // bit description
  5292F  Uint16 CLKRP : 1 ;
  5293F                   // 0 Receive Clock polarity
  5294F  Uint16 CLKXP : 1 ;
  5295F                   // 1 Transmit clock polarity
  5296F  Uint16 FSRP : 1 ;
  5297F                  // 2 Receive Frame synchronization polarity
  5298F  Uint16 FSXP : 1 ;
  5299F                  // 3 Transmit Frame synchronization polarity
  5300F  Uint16 DR_STAT : 1 ;
  5301F                     // 4 DR pin status - reserved for this McBSP
  5302F  Uint16 DX_STAT : 1 ;
  5303F                     // 5 DX pin status - reserved for this McBSP
  5304F  Uint16 CLKS_STAT : 1 ;
  5305F                       // 6 CLKS pin status - reserved for 28x -McBSP
  5306F  Uint16 SCLKME : 1 ;
  5307F                    // 7 Enhanced sample clock mode selection bit.
  5308F  Uint16 CLKRM : 1 ;
  5309F                   // 8 Receiver Clock Mode
  5310F  Uint16 CLKXM : 1 ;
  5311F                   // 9 Transmitter Clock Mode.
  5312F  Uint16 FSRM : 1 ;
  5313F                  // 10 Receive Frame Synchronization Mode
  5314F  Uint16 FSXM : 1 ;
  5315F                  // 11 Transmit Frame Synchronization Mode
  5316F  Uint16 RIOEN : 1 ;
  5317F                   // 12 General Purpose I/O Mode - reserved in this 28x-McBSP
  5318F  Uint16 XIOEN : 1 ;
  5319F                   // 13 General Purpose I/O Mode - reserved in this 28x-McBSP
  5320F  Uint16 IDEL_EN : 1 ;
  5321F                     // 14 reserved in this 28x-McBSP
  5322F  Uint16 rsvd : 1 ;// 15 reserved
  5323F} ;
  5324F
  5325Funion PCR_REG
  5326F{
  5327F  Uint16 all ;
  5328F  struct PCR_BITS bit ;
  5329F} ;
  5330F// RCERC control register bit definitions:
  5331F
  5332Fstruct RCERC_BITS
  5333F{                   // bit description
  5334F  Uint16 RCEC0 : 1 ;
  5335F                   // 0 Receive Channel enable bit
  5336F  Uint16 RCEC1 : 1 ;
  5337F                   // 1 Receive Channel enable bit
  5338F  Uint16 RCEC2 : 1 ;
  5339F                   // 2 Receive Channel enable bit
  5340F  Uint16 RCEC3 : 1 ;
  5341F                   // 3 Receive Channel enable bit
  5342F  Uint16 RCEC4 : 1 ;
  5343F                   // 4 Receive Channel enable bit
  5344F  Uint16 RCEC5 : 1 ;
  5345F                   // 5 Receive Channel enable bit
  5346F  Uint16 RCEC6 : 1 ;
  5347F                   // 6 Receive Channel enable bit
  5348F  Uint16 RCEC7 : 1 ;
  5349F                   // 7 Receive Channel enable bit
  5350F  Uint16 RCEC8 : 1 ;
  5351F                   // 8 Receive Channel enable bit
  5352F  Uint16 RCEC9 : 1 ;
  5353F                   // 9 Receive Channel enable bit
  5354F  Uint16 RCEC10 : 1 ;
  5355F                    // 10 Receive Channel enable bit
  5356F  Uint16 RCEC11 : 1 ;
  5357F                    // 11 Receive Channel enable bit
  5358F  Uint16 RCEC12 : 1 ;
  5359F                    // 12 Receive Channel enable bit
  5360F  Uint16 RCEC13 : 1 ;
  5361F                    // 13 Receive Channel enable bit
  5362F  Uint16 RCEC14 : 1 ;
  5363F                    // 14 Receive Channel enable bit
  5364F  Uint16 RCEC15 : 1 ;
  5365F                    // 15 Receive Channel enable bit
  5366F} ;
  5367F
  5368Funion RCERC_REG
  5369F{
  5370F  Uint16 all ;
  5371F  struct RCERC_BITS bit ;
  5372F} ;
  5373F// RCERD control register bit definitions:
  5374F
  5375Fstruct RCERD_BITS
  5376F{                   // bit description
  5377F  Uint16 RCED0 : 1 ;
  5378F                   // 0 Receive Channel enable bit
  5379F  Uint16 RCED1 : 1 ;
  5380F                   // 1 Receive Channel enable bit
  5381F  Uint16 RCED2 : 1 ;
  5382F                   // 2 Receive Channel enable bit
  5383F  Uint16 RCED3 : 1 ;
  5384F                   // 3 Receive Channel enable bit
  5385F  Uint16 RCED4 : 1 ;
  5386F                   // 4 Receive Channel enable bit
  5387F  Uint16 RCED5 : 1 ;
  5388F                   // 5 Receive Channel enable bit
  5389F  Uint16 RCED6 : 1 ;
  5390F                   // 6 Receive Channel enable bit
  5391F  Uint16 RCED7 : 1 ;
  5392F                   // 7 Receive Channel enable bit
  5393F  Uint16 RCED8 : 1 ;
  5394F                   // 8 Receive Channel enable bit
  5395F  Uint16 RCED9 : 1 ;
  5396F                   // 9 Receive Channel enable bit
  5397F  Uint16 RCED10 : 1 ;
  5398F                    // 10 Receive Channel enable bit
  5399F  Uint16 RCED11 : 1 ;
  5400F                    // 11 Receive Channel enable bit
  5401F  Uint16 RCED12 : 1 ;
  5402F                    // 12 Receive Channel enable bit
  5403F  Uint16 RCED13 : 1 ;
  5404F                    // 13 Receive Channel enable bit
  5405F  Uint16 RCED14 : 1 ;
  5406F                    // 14 Receive Channel enable bit
  5407F  Uint16 RCED15 : 1 ;
  5408F                    // 15 Receive Channel enable bit
  5409F} ;
  5410F
  5411Funion RCERD_REG
  5412F{
  5413F  Uint16 all ;
  5414F  struct RCERD_BITS bit ;
  5415F} ;
  5416F// XCERC control register bit definitions:
  5417F
  5418Fstruct XCERC_BITS
  5419F{                   // bit description
  5420F  Uint16 XCERC0 : 1 ;
  5421F                    // 0 Receive Channel enable bit
  5422F  Uint16 XCERC1 : 1 ;
  5423F                    // 1 Receive Channel enable bit
  5424F  Uint16 XCERC2 : 1 ;
  5425F                    // 2 Receive Channel enable bit
  5426F  Uint16 XCERC3 : 1 ;
  5427F                    // 3 Receive Channel enable bit
  5428F  Uint16 XCERC4 : 1 ;
  5429F                    // 4 Receive Channel enable bit
  5430F  Uint16 XCERC5 : 1 ;
  5431F                    // 5 Receive Channel enable bit
  5432F  Uint16 XCERC6 : 1 ;
  5433F                    // 6 Receive Channel enable bit
  5434F  Uint16 XCERC7 : 1 ;
  5435F                    // 7 Receive Channel enable bit
  5436F  Uint16 XCERC8 : 1 ;
  5437F                    // 8 Receive Channel enable bit
  5438F  Uint16 XCERC9 : 1 ;
  5439F                    // 9 Receive Channel enable bit
  5440F  Uint16 XCERC10 : 1 ;
  5441F                     // 10 Receive Channel enable bit
  5442F  Uint16 XCERC11 : 1 ;
  5443F                     // 11 Receive Channel enable bit
  5444F  Uint16 XCERC12 : 1 ;
  5445F                     // 12 Receive Channel enable bit
  5446F  Uint16 XCERC13 : 1 ;
  5447F                     // 13 Receive Channel enable bit
  5448F  Uint16 XCERC14 : 1 ;
  5449F                     // 14 Receive Channel enable bit
  5450F  Uint16 XCERC15 : 1 ;
  5451F                     // 15 Receive Channel enable bit
  5452F} ;
  5453F
  5454Funion XCERC_REG
  5455F{
  5456F  Uint16 all ;
  5457F  struct XCERC_BITS bit ;
  5458F} ;
  5459F// XCERD control register bit definitions:
  5460F
  5461Fstruct XCERD_BITS
  5462F{                   // bit description
  5463F  Uint16 XCERD0 : 1 ;
  5464F                    // 0 Receive Channel enable bit
  5465F  Uint16 XCERD1 : 1 ;
  5466F                    // 1 Receive Channel enable bit
  5467F  Uint16 XCERD2 : 1 ;
  5468F                    // 2 Receive Channel enable bit
  5469F  Uint16 XCERD3 : 1 ;
  5470F                    // 3 Receive Channel enable bit
  5471F  Uint16 XCERD4 : 1 ;
  5472F                    // 4 Receive Channel enable bit
  5473F  Uint16 XCERD5 : 1 ;
  5474F                    // 5 Receive Channel enable bit
  5475F  Uint16 XCERD6 : 1 ;
  5476F                    // 6 Receive Channel enable bit
  5477F  Uint16 XCERD7 : 1 ;
  5478F                    // 7 Receive Channel enable bit
  5479F  Uint16 XCERD8 : 1 ;
  5480F                    // 8 Receive Channel enable bit
  5481F  Uint16 XCERD9 : 1 ;
  5482F                    // 9 Receive Channel enable bit
  5483F  Uint16 XCERD10 : 1 ;
  5484F                     // 10 Receive Channel enable bit
  5485F  Uint16 XCERD11 : 1 ;
  5486F                     // 11 Receive Channel enable bit
  5487F  Uint16 XCERD12 : 1 ;
  5488F                     // 12 Receive Channel enable bit
  5489F  Uint16 XCERD13 : 1 ;
  5490F                     // 13 Receive Channel enable bit
  5491F  Uint16 XCERD14 : 1 ;
  5492F                     // 14 Receive Channel enable bit
  5493F  Uint16 XCERD15 : 1 ;
  5494F                     // 15 Receive Channel enable bit
  5495F} ;
  5496F
  5497Funion XCERD_REG
  5498F{
  5499F  Uint16 all ;
  5500F  struct XCERD_BITS bit ;
  5501F} ;
  5502F// RCERE control register bit definitions:
  5503F
  5504Fstruct RCERE_BITS
  5505F{                   // bit description
  5506F  Uint16 RCEE0 : 1 ;
  5507F                   // 0 Receive Channel enable bit
  5508F  Uint16 RCEE1 : 1 ;
  5509F                   // 1 Receive Channel enable bit
  5510F  Uint16 RCEE2 : 1 ;
  5511F                   // 2 Receive Channel enable bit
  5512F  Uint16 RCEE3 : 1 ;
  5513F                   // 3 Receive Channel enable bit
  5514F  Uint16 RCEE4 : 1 ;
  5515F                   // 4 Receive Channel enable bit
  5516F  Uint16 RCEE5 : 1 ;
  5517F                   // 5 Receive Channel enable bit
  5518F  Uint16 RCEE6 : 1 ;
  5519F                   // 6 Receive Channel enable bit
  5520F  Uint16 RCEE7 : 1 ;
  5521F                   // 7 Receive Channel enable bit
  5522F  Uint16 RCEE8 : 1 ;
  5523F                   // 8 Receive Channel enable bit
  5524F  Uint16 RCEE9 : 1 ;
  5525F                   // 9 Receive Channel enable bit
  5526F  Uint16 RCEE10 : 1 ;
  5527F                    // 10 Receive Channel enable bit
  5528F  Uint16 RCEE11 : 1 ;
  5529F                    // 11 Receive Channel enable bit
  5530F  Uint16 RCEE12 : 1 ;
  5531F                    // 12 Receive Channel enable bit
  5532F  Uint16 RCEE13 : 1 ;
  5533F                    // 13 Receive Channel enable bit
  5534F  Uint16 RCEE14 : 1 ;
  5535F                    // 14 Receive Channel enable bit
  5536F  Uint16 RCEE15 : 1 ;
  5537F                    // 15 Receive Channel enable bit
  5538F} ;
  5539F
  5540Funion RCERE_REG
  5541F{
  5542F  Uint16 all ;
  5543F  struct RCERE_BITS bit ;
  5544F} ;
  5545F// RCERF control register bit definitions:
  5546F
  5547Fstruct RCERF_BITS
  5548F{                   // bit description
  5549F  Uint16 RCEF0 : 1 ;
  5550F                   // 0 Receive Channel enable bit
  5551F  Uint16 RCEF1 : 1 ;
  5552F                   // 1 Receive Channel enable bit
  5553F  Uint16 RCEF2 : 1 ;
  5554F                   // 2 Receive Channel enable bit
  5555F  Uint16 RCEF3 : 1 ;
  5556F                   // 3 Receive Channel enable bit
  5557F  Uint16 RCEF4 : 1 ;
  5558F                   // 4 Receive Channel enable bit
  5559F  Uint16 RCEF5 : 1 ;
  5560F                   // 5 Receive Channel enable bit
  5561F  Uint16 RCEF6 : 1 ;
  5562F                   // 6 Receive Channel enable bit
  5563F  Uint16 RCEF7 : 1 ;
  5564F                   // 7 Receive Channel enable bit
  5565F  Uint16 RCEF8 : 1 ;
  5566F                   // 8 Receive Channel enable bit
  5567F  Uint16 RCEF9 : 1 ;
  5568F                   // 9 Receive Channel enable bit
  5569F  Uint16 RCEF10 : 1 ;
  5570F                    // 10 Receive Channel enable bit
  5571F  Uint16 RCEF11 : 1 ;
  5572F                    // 11 Receive Channel enable bit
  5573F  Uint16 RCEF12 : 1 ;
  5574F                    // 12 Receive Channel enable bit
  5575F  Uint16 RCEF13 : 1 ;
  5576F                    // 13 Receive Channel enable bit
  5577F  Uint16 RCEF14 : 1 ;
  5578F                    // 14 Receive Channel enable bit
  5579F  Uint16 RCEF15 : 1 ;
  5580F                    // 15 Receive Channel enable bit
  5581F} ;
  5582F
  5583Funion RCERF_REG
  5584F{
  5585F  Uint16 all ;
  5586F  struct RCERF_BITS bit ;
  5587F} ;
  5588F// XCERE control register bit definitions:
  5589F
  5590Fstruct XCERE_BITS
  5591F{                   // bit description
  5592F  Uint16 XCERE0 : 1 ;
  5593F                    // 0 Receive Channel enable bit
  5594F  Uint16 XCERE1 : 1 ;
  5595F                    // 1 Receive Channel enable bit
  5596F  Uint16 XCERE2 : 1 ;
  5597F                    // 2 Receive Channel enable bit
  5598F  Uint16 XCERE3 : 1 ;
  5599F                    // 3 Receive Channel enable bit
  5600F  Uint16 XCERE4 : 1 ;
  5601F                    // 4 Receive Channel enable bit
  5602F  Uint16 XCERE5 : 1 ;
  5603F                    // 5 Receive Channel enable bit
  5604F  Uint16 XCERE6 : 1 ;
  5605F                    // 6 Receive Channel enable bit
  5606F  Uint16 XCERE7 : 1 ;
  5607F                    // 7 Receive Channel enable bit
  5608F  Uint16 XCERE8 : 1 ;
  5609F                    // 8 Receive Channel enable bit
  5610F  Uint16 XCERE9 : 1 ;
  5611F                    // 9 Receive Channel enable bit
  5612F  Uint16 XCERE10 : 1 ;
  5613F                     // 10 Receive Channel enable bit
  5614F  Uint16 XCERE11 : 1 ;
  5615F                     // 11 Receive Channel enable bit
  5616F  Uint16 XCERE12 : 1 ;
  5617F                     // 12 Receive Channel enable bit
  5618F  Uint16 XCERE13 : 1 ;
  5619F                     // 13 Receive Channel enable bit
  5620F  Uint16 XCERE14 : 1 ;
  5621F                     // 14 Receive Channel enable bit
  5622F  Uint16 XCERE15 : 1 ;
  5623F                     // 15 Receive Channel enable bit
  5624F} ;
  5625F
  5626Funion XCERE_REG
  5627F{
  5628F  Uint16 all ;
  5629F  struct XCERE_BITS bit ;
  5630F} ;
  5631F// XCERF control register bit definitions:
  5632F
  5633Fstruct XCERF_BITS
  5634F{                   // bit description
  5635F  Uint16 XCERF0 : 1 ;
  5636F                    // 0 Receive Channel enable bit
  5637F  Uint16 XCERF1 : 1 ;
  5638F                    // 1 Receive Channel enable bit
  5639F  Uint16 XCERF2 : 1 ;
  5640F                    // 2 Receive Channel enable bit
  5641F  Uint16 XCERF3 : 1 ;
  5642F                    // 3 Receive Channel enable bit
  5643F  Uint16 XCERF4 : 1 ;
  5644F                    // 4 Receive Channel enable bit
  5645F  Uint16 XCERF5 : 1 ;
  5646F                    // 5 Receive Channel enable bit
  5647F  Uint16 XCERF6 : 1 ;
  5648F                    // 6 Receive Channel enable bit
  5649F  Uint16 XCERF7 : 1 ;
  5650F                    // 7 Receive Channel enable bit
  5651F  Uint16 XCERF8 : 1 ;
  5652F                    // 8 Receive Channel enable bit
  5653F  Uint16 XCERF9 : 1 ;
  5654F                    // 9 Receive Channel enable bit
  5655F  Uint16 XCERF10 : 1 ;
  5656F                     // 10 Receive Channel enable bit
  5657F  Uint16 XCERF11 : 1 ;
  5658F                     // 11 Receive Channel enable bit
  5659F  Uint16 XCERF12 : 1 ;
  5660F                     // 12 Receive Channel enable bit
  5661F  Uint16 XCERF13 : 1 ;
  5662F                     // 13 Receive Channel enable bit
  5663F  Uint16 XCERF14 : 1 ;
  5664F                     // 14 Receive Channel enable bit
  5665F  Uint16 XCERF15 : 1 ;
  5666F                     // 15 Receive Channel enable bit
  5667F} ;
  5668F
  5669Funion XCERF_REG
  5670F{
  5671F  Uint16 all ;
  5672F  struct XCERF_BITS bit ;
  5673F} ;
  5674F// RCERG control register bit definitions:
  5675F
  5676Fstruct RCERG_BITS
  5677F{                   // bit description
  5678F  Uint16 RCEG0 : 1 ;
  5679F                   // 0 Receive Channel enable bit
  5680F  Uint16 RCEG1 : 1 ;
  5681F                   // 1 Receive Channel enable bit
  5682F  Uint16 RCEG2 : 1 ;
  5683F                   // 2 Receive Channel enable bit
  5684F  Uint16 RCEG3 : 1 ;
  5685F                   // 3 Receive Channel enable bit
  5686F  Uint16 RCEG4 : 1 ;
  5687F                   // 4 Receive Channel enable bit
  5688F  Uint16 RCEG5 : 1 ;
  5689F                   // 5 Receive Channel enable bit
  5690F  Uint16 RCEG6 : 1 ;
  5691F                   // 6 Receive Channel enable bit
  5692F  Uint16 RCEG7 : 1 ;
  5693F                   // 7 Receive Channel enable bit
  5694F  Uint16 RCEG8 : 1 ;
  5695F                   // 8 Receive Channel enable bit
  5696F  Uint16 RCEG9 : 1 ;
  5697F                   // 9 Receive Channel enable bit
  5698F  Uint16 RCEG10 : 1 ;
  5699F                    // 10 Receive Channel enable bit
  5700F  Uint16 RCEG11 : 1 ;
  5701F                    // 11 Receive Channel enable bit
  5702F  Uint16 RCEG12 : 1 ;
  5703F                    // 12 Receive Channel enable bit
  5704F  Uint16 RCEG13 : 1 ;
  5705F                    // 13 Receive Channel enable bit
  5706F  Uint16 RCEG14 : 1 ;
  5707F                    // 14 Receive Channel enable bit
  5708F  Uint16 RCEG15 : 1 ;
  5709F                    // 15 Receive Channel enable bit
  5710F} ;
  5711F
  5712Funion RCERG_REG
  5713F{
  5714F  Uint16 all ;
  5715F  struct RCERG_BITS bit ;
  5716F} ;
  5717F// RCERH control register bit definitions:
  5718F
  5719Fstruct RCERH_BITS
  5720F{                   // bit description
  5721F  Uint16 RCEH0 : 1 ;
  5722F                   // 0 Receive Channel enable bit
  5723F  Uint16 RCEH1 : 1 ;
  5724F                   // 1 Receive Channel enable bit
  5725F  Uint16 RCEH2 : 1 ;
  5726F                   // 2 Receive Channel enable bit
  5727F  Uint16 RCEH3 : 1 ;
  5728F                   // 3 Receive Channel enable bit
  5729F  Uint16 RCEH4 : 1 ;
  5730F                   // 4 Receive Channel enable bit
  5731F  Uint16 RCEH5 : 1 ;
  5732F                   // 5 Receive Channel enable bit
  5733F  Uint16 RCEH6 : 1 ;
  5734F                   // 6 Receive Channel enable bit
  5735F  Uint16 RCEH7 : 1 ;
  5736F                   // 7 Receive Channel enable bit
  5737F  Uint16 RCEH8 : 1 ;
  5738F                   // 8 Receive Channel enable bit
  5739F  Uint16 RCEH9 : 1 ;
  5740F                   // 9 Receive Channel enable bit
  5741F  Uint16 RCEH10 : 1 ;
  5742F                    // 10 Receive Channel enable bit
  5743F  Uint16 RCEH11 : 1 ;
  5744F                    // 11 Receive Channel enable bit
  5745F  Uint16 RCEH12 : 1 ;
  5746F                    // 12 Receive Channel enable bit
  5747F  Uint16 RCEH13 : 1 ;
  5748F                    // 13 Receive Channel enable bit
  5749F  Uint16 RCEH14 : 1 ;
  5750F                    // 14 Receive Channel enable bit
  5751F  Uint16 RCEH15 : 1 ;
  5752F                    // 15 Receive Channel enable bit
  5753F} ;
  5754F
  5755Funion RCERH_REG
  5756F{
  5757F  Uint16 all ;
  5758F  struct RCERH_BITS bit ;
  5759F} ;
  5760F// XCERG control register bit definitions:
  5761F
  5762Fstruct XCERG_BITS
  5763F{                   // bit description
  5764F  Uint16 XCERG0 : 1 ;
  5765F                    // 0 Receive Channel enable bit
  5766F  Uint16 XCERG1 : 1 ;
  5767F                    // 1 Receive Channel enable bit
  5768F  Uint16 XCERG2 : 1 ;
  5769F                    // 2 Receive Channel enable bit
  5770F  Uint16 XCERG3 : 1 ;
  5771F                    // 3 Receive Channel enable bit
  5772F  Uint16 XCERG4 : 1 ;
  5773F                    // 4 Receive Channel enable bit
  5774F  Uint16 XCERG5 : 1 ;
  5775F                    // 5 Receive Channel enable bit
  5776F  Uint16 XCERG6 : 1 ;
  5777F                    // 6 Receive Channel enable bit
  5778F  Uint16 XCERG7 : 1 ;
  5779F                    // 7 Receive Channel enable bit
  5780F  Uint16 XCERG8 : 1 ;
  5781F                    // 8 Receive Channel enable bit
  5782F  Uint16 XCERG9 : 1 ;
  5783F                    // 9 Receive Channel enable bit
  5784F  Uint16 XCERG10 : 1 ;
  5785F                     // 10 Receive Channel enable bit
  5786F  Uint16 XCERG11 : 1 ;
  5787F                     // 11 Receive Channel enable bit
  5788F  Uint16 XCERG12 : 1 ;
  5789F                     // 12 Receive Channel enable bit
  5790F  Uint16 XCERG13 : 1 ;
  5791F                     // 13 Receive Channel enable bit
  5792F  Uint16 XCERG14 : 1 ;
  5793F                     // 14 Receive Channel enable bit
  5794F  Uint16 XCERG15 : 1 ;
  5795F                     // 15 Receive Channel enable bit
  5796F} ;
  5797F
  5798Funion XCERG_REG
  5799F{
  5800F  Uint16 all ;
  5801F  struct XCERG_BITS bit ;
  5802F} ;
  5803F// XCERH control register bit definitions:
  5804F
  5805Fstruct XCERH_BITS
  5806F{                   // bit description
  5807F  Uint16 XCEH0 : 1 ;
  5808F                   // 0 Receive Channel enable bit
  5809F  Uint16 XCEH1 : 1 ;
  5810F                   // 1 Receive Channel enable bit
  5811F  Uint16 XCEH2 : 1 ;
  5812F                   // 2 Receive Channel enable bit
  5813F  Uint16 XCEH3 : 1 ;
  5814F                   // 3 Receive Channel enable bit
  5815F  Uint16 XCEH4 : 1 ;
  5816F                   // 4 Receive Channel enable bit
  5817F  Uint16 XCEH5 : 1 ;
  5818F                   // 5 Receive Channel enable bit
  5819F  Uint16 XCEH6 : 1 ;
  5820F                   // 6 Receive Channel enable bit
  5821F  Uint16 XCEH7 : 1 ;
  5822F                   // 7 Receive Channel enable bit
  5823F  Uint16 XCEH8 : 1 ;
  5824F                   // 8 Receive Channel enable bit
  5825F  Uint16 XCEH9 : 1 ;
  5826F                   // 9 Receive Channel enable bit
  5827F  Uint16 XCEH10 : 1 ;
  5828F                    // 10 Receive Channel enable bit
  5829F  Uint16 XCEH11 : 1 ;
  5830F                    // 11 Receive Channel enable bit
  5831F  Uint16 XCEH12 : 1 ;
  5832F                    // 12 Receive Channel enable bit
  5833F  Uint16 XCEH13 : 1 ;
  5834F                    // 13 Receive Channel enable bit
  5835F  Uint16 XCEH14 : 1 ;
  5836F                    // 14 Receive Channel enable bit
  5837F  Uint16 XCEH15 : 1 ;
  5838F                    // 15 Receive Channel enable bit
  5839F} ;
  5840F
  5841Funion XCERH_REG
  5842F{
  5843F  Uint16 all ;
  5844F  struct XCERH_BITS bit ;
  5845F} ;
  5846F// McBSP Interrupt enable register for RINT/XINT
  5847F
  5848Fstruct MFFINT_BITS
  5849F{                    // bits description
  5850F  Uint16 XINT : 1 ;// 0 XINT interrupt enable
  5851F  Uint16 rsvd1 : 1 ;// 1 reserved
  5852F  Uint16 RINT : 1 ;// 2 RINT interrupt enable
  5853F  Uint16 rsvd2 : 13 ;// 15:3 reserved
  5854F} ;
  5855F
  5856Funion MFFINT_REG
  5857F{
  5858F  Uint16 all ;
  5859F  struct MFFINT_BITS bit ;
  5860F} ;
  5861F//---------------------------------------------------------------------------
  5862F// McBSP Register File:
  5863F//
  5864F
  5865Fstruct MCBSP_REGS
  5866F{
  5867F  union DRR2_REG DRR2 ; // MCBSP Data receive register bits 31-16
  5868F  union DRR1_REG DRR1 ; // MCBSP Data receive register bits 15-0
  5869F  union DXR2_REG DXR2 ; // MCBSP Data transmit register bits 31-16
  5870F  union DXR1_REG DXR1 ; // MCBSP Data transmit register bits 15-0
  5871F  union SPCR2_REG SPCR2 ; // MCBSP control register bits 31-16
  5872F  union SPCR1_REG SPCR1 ; // MCBSP control register bits 15-0
  5873F  union RCR2_REG RCR2 ; // MCBSP receive control register bits 31-16
  5874F  union RCR1_REG RCR1 ; // MCBSP receive control register bits 15-0
  5875F  union XCR2_REG XCR2 ; // MCBSP transmit control register bits 31-16
  5876F  union XCR1_REG XCR1 ; // MCBSP transmit control register bits 15-0
  5877F  union SRGR2_REG SRGR2 ; // MCBSP sample rate gen register bits 31-16
  5878F  union SRGR1_REG SRGR1 ; // MCBSP sample rate gen register bits 15-0
  5879F  union MCR2_REG MCR2 ; // MCBSP multichannel register bits 31-16
  5880F  union MCR1_REG MCR1 ; // MCBSP multichannel register bits 15-0
  5881F  union RCERA_REG RCERA ; // MCBSP Receive channel enable partition A
  5882F  union RCERB_REG RCERB ; // MCBSP Receive channel enable partition B
  5883F  union XCERA_REG XCERA ; // MCBSP Transmit channel enable partition A
  5884F  union XCERB_REG XCERB ; // MCBSP Transmit channel enable partition B
  5885F  union PCR_REG PCR ; // MCBSP Pin control register bits 15-0
  5886F  union RCERC_REG RCERC ; // MCBSP Receive channel enable partition C
  5887F  union RCERD_REG RCERD ; // MCBSP Receive channel enable partition D
  5888F  union XCERC_REG XCERC ; // MCBSP Transmit channel enable partition C
  5889F  union XCERD_REG XCERD ; // MCBSP Transmit channel enable partition D
  5890F  union RCERE_REG RCERE ; // MCBSP Receive channel enable partition E
  5891F  union RCERF_REG RCERF ; // MCBSP Receive channel enable partition F
  5892F  union XCERE_REG XCERE ; // MCBSP Transmit channel enable partition E
  5893F  union XCERF_REG XCERF ; // MCBSP Transmit channel enable partition F
  5894F  union RCERG_REG RCERG ; // MCBSP Receive channel enable partition G
  5895F  union RCERH_REG RCERH ; // MCBSP Receive channel enable partition H
  5896F  union XCERG_REG XCERG ; // MCBSP Transmit channel enable partition G
  5897F  union XCERH_REG XCERH ; // MCBSP Transmit channel enable partition H
  5898F  Uint16 rsvd1 [ 4 ] ;
  5899F                    // reserved
  5900F  union MFFINT_REG MFFINT ; // MCBSP Interrupt enable register for RINT/XINT
  5901F  Uint16 rsvd2 ; // reserved
  5902F} ;
  5903F//---------------------------------------------------------------------------
  5904F// McBSP External References & Function Declarations:
  5905F//
  5906F
  5907Fextern volatile struct MCBSP_REGS
  5908F  McbspaRegs ;
  5909F
  5910Fextern volatile struct MCBSP_REGS
  5911F  McbspbRegs ;
  5912F       /* extern "C" */
  5913F       // end of DSP2833x_MCBSP_H definition
  5914F//===========================================================================
  5915F// No more.
  5916F//===========================================================================
  5917F 
  5918F#endif /*00 F:\Dropbox\Profissional\Konatus\Codes\F28335_Example\inc\DSP2833x_McBSP.h*/
  5919F/*   CLOSE_FILE Include File */
  5920F 
  5921F              // McBSP
  5922F/* OPEN FILE F:\Dropbox\Profissional\Konatus\Codes\F28335_Example\inc\DSP2833x_PieCtrl.h */
  5923F// TI File $Revision: /main/1 $
  5924F// Checkin $Date: August 18, 2006 13:52:24 $
  5925F//###########################################################################
  5926F//
  5927F// FILE: DSP2833x_PieCtrl.h
  5928F//
  5929F// TITLE: DSP2833x Device PIE Control Register Definitions.
  5930F//
  5931F//###########################################################################
  5932F// $TI Release: DSP2833x/DSP2823x C/C++ Header Files V1.31 $
  5933F// $Release Date: August 4, 2009 $
  5934F//###########################################################################
  5935F#ifndef DSP2833x_PIE_CTRL_H
  5936F#define DSP2833x_PIE_CTRL_H
  5937F//---------------------------------------------------------------------------
  5938F// PIE Control Register Bit Definitions:
  5939F//
  5940F// PIECTRL: Register bit definitions:
  5941F
  5942Ftypedef
  5943Fstruct PIECTRL_BITS
  5944F{                            // bits description
  5945F  Uint16 ENPIE : 1 ;
  5946F                   // 0 Enable PIE block
  5947F  Uint16 PIEVECT : 15 ;
  5948F                      // 15:1 Fetched vector address
  5949F} PIECTRL_BITS ;
  5950F
  5951Ftypedef
  5952Funion PIECTRL_REG
  5953F{
  5954F  Uint16 all ;
  5955F  struct PIECTRL_BITS bit ;
  5956F} PIECTRL_REG ;
  5957F// PIEIER: Register bit definitions:
  5958F
  5959Ftypedef
  5960Fstruct PIEIER_BITS
  5961F{                            // bits description
  5962F  Uint16 INTx1 : 1 ;
  5963F                   // 0 INTx.1
  5964F  Uint16 INTx2 : 1 ;
  5965F                   // 1 INTx.2
  5966F  Uint16 INTx3 : 1 ;
  5967F                   // 2 INTx.3
  5968F  Uint16 INTx4 : 1 ;
  5969F                   // 3 INTx.4
  5970F  Uint16 INTx5 : 1 ;
  5971F                   // 4 INTx.5
  5972F  Uint16 INTx6 : 1 ;
  5973F                   // 5 INTx.6
  5974F  Uint16 INTx7 : 1 ;
  5975F                   // 6 INTx.7
  5976F  Uint16 INTx8 : 1 ;
  5977F                   // 7 INTx.8
  5978F  Uint16 rsvd : 8 ;
  5979F                  // 15:8 reserved
  5980F} PIEIER_BITS ;
  5981F
  5982Ftypedef
  5983Funion PIEIER_REG
  5984F{
  5985F  Uint16 all ;
  5986F  struct PIEIER_BITS bit ;
  5987F} PIEIER_REG ;
  5988F// PIEIFR: Register bit definitions:
  5989F
  5990Ftypedef
  5991Fstruct PIEIFR_BITS
  5992F{                            // bits description
  5993F  Uint16 INTx1 : 1 ;
  5994F                   // 0 INTx.1
  5995F  Uint16 INTx2 : 1 ;
  5996F                   // 1 INTx.2
  5997F  Uint16 INTx3 : 1 ;
  5998F                   // 2 INTx.3
  5999F  Uint16 INTx4 : 1 ;
  6000F                   // 3 INTx.4
  6001F  Uint16 INTx5 : 1 ;
  6002F                   // 4 INTx.5
  6003F  Uint16 INTx6 : 1 ;
  6004F                   // 5 INTx.6
  6005F  Uint16 INTx7 : 1 ;
  6006F                   // 6 INTx.7
  6007F  Uint16 INTx8 : 1 ;
  6008F                   // 7 INTx.8
  6009F  Uint16 rsvd : 8 ;
  6010F                  // 15:8 reserved
  6011F} PIEIFR_BITS ;
  6012F
  6013Ftypedef
  6014Funion PIEIFR_REG
  6015F{
  6016F  Uint16 all ;
  6017F  struct PIEIFR_BITS bit ;
  6018F} PIEIFR_REG ;
  6019F// PIEACK: Register bit definitions:
  6020F
  6021Ftypedef
  6022Fstruct PIEACK_BITS
  6023F{                            // bits description
  6024F  Uint16 ACK1 : 1 ;
  6025F                  // 0 Acknowledge PIE interrupt group 1
  6026F  Uint16 ACK2 : 1 ;
  6027F                  // 1 Acknowledge PIE interrupt group 2
  6028F  Uint16 ACK3 : 1 ;
  6029F                  // 2 Acknowledge PIE interrupt group 3
  6030F  Uint16 ACK4 : 1 ;
  6031F                  // 3 Acknowledge PIE interrupt group 4
  6032F  Uint16 ACK5 : 1 ;
  6033F                  // 4 Acknowledge PIE interrupt group 5
  6034F  Uint16 ACK6 : 1 ;
  6035F                  // 5 Acknowledge PIE interrupt group 6
  6036F  Uint16 ACK7 : 1 ;
  6037F                  // 6 Acknowledge PIE interrupt group 7
  6038F  Uint16 ACK8 : 1 ;
  6039F                  // 7 Acknowledge PIE interrupt group 8
  6040F  Uint16 ACK9 : 1 ;
  6041F                  // 8 Acknowledge PIE interrupt group 9
  6042F  Uint16 ACK10 : 1 ;
  6043F                   // 9 Acknowledge PIE interrupt group 10
  6044F  Uint16 ACK11 : 1 ;
  6045F                   // 10 Acknowledge PIE interrupt group 11
  6046F  Uint16 ACK12 : 1 ;
  6047F                   // 11 Acknowledge PIE interrupt group 12
  6048F  Uint16 rsvd : 4 ;
  6049F                  // 15:12 reserved
  6050F} PIEACK_BITS ;
  6051F
  6052Ftypedef
  6053Funion PIEACK_REG
  6054F{
  6055F  Uint16 all ;
  6056F  struct PIEACK_BITS bit ;
  6057F} PIEACK_REG ;
  6058F//---------------------------------------------------------------------------
  6059F// PIE Control Register File:
  6060F//
  6061F
  6062Ftypedef
  6063Fstruct PIE_CTRL_REGS
  6064F{
  6065F  union PIECTRL_REG PIECTRL ; // PIE control register
  6066F  union PIEACK_REG PIEACK ; // PIE acknowledge
  6067F  union PIEIER_REG PIEIER1 ; // PIE int1 IER register
  6068F  union PIEIFR_REG PIEIFR1 ; // PIE int1 IFR register
  6069F  union PIEIER_REG PIEIER2 ; // PIE INT2 IER register
  6070F  union PIEIFR_REG PIEIFR2 ; // PIE INT2 IFR register
  6071F  union PIEIER_REG PIEIER3 ; // PIE INT3 IER register
  6072F  union PIEIFR_REG PIEIFR3 ; // PIE INT3 IFR register
  6073F  union PIEIER_REG PIEIER4 ; // PIE INT4 IER register
  6074F  union PIEIFR_REG PIEIFR4 ; // PIE INT4 IFR register
  6075F  union PIEIER_REG PIEIER5 ; // PIE INT5 IER register
  6076F  union PIEIFR_REG PIEIFR5 ; // PIE INT5 IFR register
  6077F  union PIEIER_REG PIEIER6 ; // PIE INT6 IER register
  6078F  union PIEIFR_REG PIEIFR6 ; // PIE INT6 IFR register
  6079F  union PIEIER_REG PIEIER7 ; // PIE INT7 IER register
  6080F  union PIEIFR_REG PIEIFR7 ; // PIE INT7 IFR register
  6081F  union PIEIER_REG PIEIER8 ; // PIE INT8 IER register
  6082F  union PIEIFR_REG PIEIFR8 ; // PIE INT8 IFR register
  6083F  union PIEIER_REG PIEIER9 ; // PIE INT9 IER register
  6084F  union PIEIFR_REG PIEIFR9 ; // PIE INT9 IFR register
  6085F  union PIEIER_REG PIEIER10 ; // PIE int10 IER register
  6086F  union PIEIFR_REG PIEIFR10 ; // PIE int10 IFR register
  6087F  union PIEIER_REG PIEIER11 ; // PIE int11 IER register
  6088F  union PIEIFR_REG PIEIFR11 ; // PIE int11 IFR register
  6089F  union PIEIER_REG PIEIER12 ; // PIE int12 IER register
  6090F  union PIEIFR_REG PIEIFR12 ; // PIE int12 IFR register
  6091F} PIE_CTRL_REGS ;
  6092F#define PIEACK_GROUP1 0x0001
  6093F#define PIEACK_GROUP2 0x0002
  6094F#define PIEACK_GROUP3 0x0004
  6095F#define PIEACK_GROUP4 0x0008
  6096F#define PIEACK_GROUP5 0x0010
  6097F#define PIEACK_GROUP6 0x0020
  6098F#define PIEACK_GROUP7 0x0040
  6099F#define PIEACK_GROUP8 0x0080
  6100F#define PIEACK_GROUP9 0x0100
  6101F#define PIEACK_GROUP10 0x0200
  6102F#define PIEACK_GROUP11 0x0400
  6103F#define PIEACK_GROUP12 0x0800
  6104F//---------------------------------------------------------------------------
  6105F// PIE Control Registers External References & Function Declarations:
  6106F//
  6107F
  6108Fextern volatile struct PIE_CTRL_REGS
  6109F  PieCtrlRegs ;
  6110F       // end of DSP2833x_PIE_CTRL_H definition
  6111F//===========================================================================
  6112F// End of file.
  6113F//===========================================================================
  6114F 
  6115F#endif /*00 F:\Dropbox\Profissional\Konatus\Codes\F28335_Example\inc\DSP2833x_PieCtrl.h*/
  6116F/*   CLOSE_FILE Include File */
  6117F 
  6118F            // PIE Control Registers
  6119F/* OPEN FILE F:\Dropbox\Profissional\Konatus\Codes\F28335_Example\inc\DSP2833x_PieVect.h */
  6120F// TI File $Revision: /main/2 $
  6121F// Checkin $Date: March 16, 2007 09:00:21 $
  6122F//###########################################################################
  6123F//
  6124F// FILE: DSP2833x_PieVect.h
  6125F//
  6126F// TITLE: DSP2833x Devices PIE Vector Table Definitions.
  6127F//
  6128F//###########################################################################
  6129F// $TI Release: DSP2833x/DSP2823x C/C++ Header Files V1.31 $
  6130F// $Release Date: August 4, 2009 $
  6131F//###########################################################################
  6132F#ifndef DSP2833x_PIE_VECT_H
  6133F#define DSP2833x_PIE_VECT_H
  6134F//---------------------------------------------------------------------------
  6135F// PIE Interrupt Vector Table Definition:
  6136F//
  6137F// Create a user type called PINT (pointer to interrupt):
  6138F
  6139Ftypedef
  6140Fconst
  6141Finterrupt void ( * PINT ) ( void ) ;
  6142F// Define Vector Table:
  6143F
  6144Ftypedef
  6145Fstruct PIE_VECT_TABLE
  6146F{
  6147F// Reset is never fetched from this table.
  6148F// It will always be fetched from 0x3FFFC0 in
  6149F// boot ROM
  6150F  PINT PIE1_RESERVED ;
  6151F  PINT PIE2_RESERVED ;
  6152F  PINT PIE3_RESERVED ;
  6153F  PINT PIE4_RESERVED ;
  6154F  PINT PIE5_RESERVED ;
  6155F  PINT PIE6_RESERVED ;
  6156F  PINT PIE7_RESERVED ;
  6157F  PINT PIE8_RESERVED ;
  6158F  PINT PIE9_RESERVED ;
  6159F  PINT PIE10_RESERVED ;
  6160F  PINT PIE11_RESERVED ;
  6161F  PINT PIE12_RESERVED ;
  6162F  PINT PIE13_RESERVED ;
  6163F// Non-Peripheral Interrupts:
  6164F  PINT XINT13 ;    // XINT13 / CPU-Timer1
  6165F  PINT TINT2 ;    // CPU-Timer2
  6166F  PINT DATALOG ;    // Datalogging interrupt
  6167F  PINT RTOSINT ;    // RTOS interrupt
  6168F  PINT EMUINT ;    // Emulation interrupt
  6169F  PINT XNMI ;    // Non-maskable interrupt
  6170F  PINT ILLEGAL ;    // Illegal operation TRAP
  6171F  PINT USER1 ;    // User Defined trap 1
  6172F  PINT USER2 ;    // User Defined trap 2
  6173F  PINT USER3 ;    // User Defined trap 3
  6174F  PINT USER4 ;    // User Defined trap 4
  6175F  PINT USER5 ;    // User Defined trap 5
  6176F  PINT USER6 ;    // User Defined trap 6
  6177F  PINT USER7 ;    // User Defined trap 7
  6178F  PINT USER8 ;    // User Defined trap 8
  6179F  PINT USER9 ;    // User Defined trap 9
  6180F  PINT USER10 ;    // User Defined trap 10
  6181F  PINT USER11 ;    // User Defined trap 11
  6182F  PINT USER12 ;    // User Defined trap 12
  6183F// Group 1 PIE Peripheral Vectors:
  6184F  PINT SEQ1INT ;
  6185F  PINT SEQ2INT ;
  6186F  PINT rsvd1_3 ;
  6187F  PINT XINT1 ;
  6188F  PINT XINT2 ;
  6189F  PINT ADCINT ;    // ADC
  6190F  PINT TINT0 ;    // Timer 0
  6191F  PINT WAKEINT ;    // WD
  6192F// Group 2 PIE Peripheral Vectors:
  6193F  PINT EPWM1_TZINT ;    // EPWM-1
  6194F  PINT EPWM2_TZINT ;    // EPWM-2
  6195F  PINT EPWM3_TZINT ;    // EPWM-3
  6196F  PINT EPWM4_TZINT ;    // EPWM-4
  6197F  PINT EPWM5_TZINT ;    // EPWM-5
  6198F  PINT EPWM6_TZINT ;    // EPWM-6
  6199F  PINT rsvd2_7 ;
  6200F  PINT rsvd2_8 ;
  6201F// Group 3 PIE Peripheral Vectors:
  6202F  PINT EPWM1_INT ;    // EPWM-1
  6203F  PINT EPWM2_INT ;    // EPWM-2
  6204F  PINT EPWM3_INT ;    // EPWM-3
  6205F  PINT EPWM4_INT ;    // EPWM-4
  6206F  PINT EPWM5_INT ;    // EPWM-5
  6207F  PINT EPWM6_INT ;    // EPWM-6
  6208F  PINT rsvd3_7 ;
  6209F  PINT rsvd3_8 ;
  6210F// Group 4 PIE Peripheral Vectors:
  6211F  PINT ECAP1_INT ;    // ECAP-1
  6212F  PINT ECAP2_INT ;    // ECAP-2
  6213F  PINT ECAP3_INT ;    // ECAP-3
  6214F  PINT ECAP4_INT ;    // ECAP-4
  6215F  PINT ECAP5_INT ;    // ECAP-5
  6216F  PINT ECAP6_INT ;    // ECAP-6
  6217F  PINT rsvd4_7 ;
  6218F  PINT rsvd4_8 ;
  6219F// Group 5 PIE Peripheral Vectors:
  6220F  PINT EQEP1_INT ;    // EQEP-1
  6221F  PINT EQEP2_INT ;    // EQEP-2
  6222F  PINT rsvd5_3 ;
  6223F  PINT rsvd5_4 ;
  6224F  PINT rsvd5_5 ;
  6225F  PINT rsvd5_6 ;
  6226F  PINT rsvd5_7 ;
  6227F  PINT rsvd5_8 ;
  6228F// Group 6 PIE Peripheral Vectors:
  6229F  PINT SPIRXINTA ;    // SPI-A
  6230F  PINT SPITXINTA ;    // SPI-A
  6231F  PINT MRINTB ;    // McBSP-B
  6232F  PINT MXINTB ;    // McBSP-B
  6233F  PINT MRINTA ;        // McBSP-A
  6234F  PINT MXINTA ;    // McBSP-A
  6235F  PINT rsvd6_7 ;
  6236F  PINT rsvd6_8 ;
  6237F// Group 7 PIE Peripheral Vectors:
  6238F  PINT DINTCH1 ;    // DMA
  6239F  PINT DINTCH2 ;    // DMA
  6240F  PINT DINTCH3 ;    // DMA
  6241F  PINT DINTCH4 ;    // DMA
  6242F  PINT DINTCH5 ;    // DMA
  6243F  PINT DINTCH6 ;    // DMA
  6244F  PINT rsvd7_7 ;
  6245F  PINT rsvd7_8 ;
  6246F// Group 8 PIE Peripheral Vectors:
  6247F  PINT I2CINT1A ;    // I2C-A
  6248F  PINT I2CINT2A ;    // I2C-A
  6249F  PINT rsvd8_3 ;
  6250F  PINT rsvd8_4 ;
  6251F  PINT SCIRXINTC ;    // SCI-C
  6252F  PINT SCITXINTC ;    // SCI-C
  6253F  PINT rsvd8_7 ;
  6254F  PINT rsvd8_8 ;
  6255F// Group 9 PIE Peripheral Vectors:
  6256F  PINT SCIRXINTA ;    // SCI-A
  6257F  PINT SCITXINTA ;    // SCI-A
  6258F  PINT SCIRXINTB ;    // SCI-B
  6259F  PINT SCITXINTB ;    // SCI-B
  6260F  PINT ECAN0INTA ;    // eCAN-A
  6261F  PINT ECAN1INTA ;    // eCAN-A
  6262F  PINT ECAN0INTB ;    // eCAN-B
  6263F  PINT ECAN1INTB ;    // eCAN-B
  6264F// Group 10 PIE Peripheral Vectors:
  6265F  PINT rsvd10_1 ;
  6266F  PINT rsvd10_2 ;
  6267F  PINT rsvd10_3 ;
  6268F  PINT rsvd10_4 ;
  6269F  PINT rsvd10_5 ;
  6270F  PINT rsvd10_6 ;
  6271F  PINT rsvd10_7 ;
  6272F  PINT rsvd10_8 ;
  6273F// Group 11 PIE Peripheral Vectors:
  6274F  PINT rsvd11_1 ;
  6275F  PINT rsvd11_2 ;
  6276F  PINT rsvd11_3 ;
  6277F  PINT rsvd11_4 ;
  6278F  PINT rsvd11_5 ;
  6279F  PINT rsvd11_6 ;
  6280F  PINT rsvd11_7 ;
  6281F  PINT rsvd11_8 ;
  6282F// Group 12 PIE Peripheral Vectors:
  6283F  PINT XINT3 ;    // External interrupt
  6284F  PINT XINT4 ;
  6285F  PINT XINT5 ;
  6286F  PINT XINT6 ;
  6287F  PINT XINT7 ;
  6288F  PINT rsvd12_6 ;
  6289F  PINT LVF ;    // Latched overflow
  6290F  PINT LUF ;    // Latched underflow
  6291F} PIE_VECT_TABLE ;
  6292F//---------------------------------------------------------------------------
  6293F// PIE Interrupt Vector Table External References & Function Declarations:
  6294F//
  6295F
  6296Fextern struct PIE_VECT_TABLE
  6297F  PieVectTable ;
  6298F       // end of DSP2833x_PIE_VECT_H definition
  6299F//===========================================================================
  6300F// End of file.
  6301F//===========================================================================
  6302F 
  6303F#endif /*00 F:\Dropbox\Profissional\Konatus\Codes\F28335_Example\inc\DSP2833x_PieVect.h*/
  6304F/*   CLOSE_FILE Include File */
  6305F 
  6306F            // PIE Vector Table
  6307F/* OPEN FILE F:\Dropbox\Profissional\Konatus\Codes\F28335_Example\inc\DSP2833x_Spi.h */
  6308F// TI File $Revision: /main/3 $
  6309F// Checkin $Date: April 17, 2008 11:08:27 $
  6310F//###########################################################################
  6311F//
  6312F// FILE: DSP2833x_Spi.h
  6313F//
  6314F// TITLE: DSP2833x Device SPI Register Definitions.
  6315F//
  6316F//###########################################################################
  6317F// $TI Release: DSP2833x/DSP2823x C/C++ Header Files V1.31 $
  6318F// $Release Date: August 4, 2009 $
  6319F//###########################################################################
  6320F#ifndef DSP2833x_SPI_H
  6321F#define DSP2833x_SPI_H
  6322F//---------------------------------------------------------------------------
  6323F// SPI Individual Register Bit Definitions:
  6324F//
  6325F// SPI FIFO Transmit register bit definitions:
  6326F
  6327Fstruct SPIFFTX_BITS
  6328F{                     // bit description
  6329F  Uint16 TXFFIL : 5 ;
  6330F                    // 4:0 Interrupt level
  6331F  Uint16 TXFFIENA : 1 ;
  6332F                      // 5 Interrupt enable
  6333F  Uint16 TXFFINTCLR : 1 ;
  6334F                        // 6 Clear INT flag
  6335F  Uint16 TXFFINT : 1 ;
  6336F                     // 7 INT flag
  6337F  Uint16 TXFFST : 5 ;
  6338F                    // 12:8 FIFO status
  6339F  Uint16 TXFIFO : 1 ;
  6340F                    // 13 FIFO reset
  6341F  Uint16 SPIFFENA : 1 ;
  6342F                      // 14 Enhancement enable
  6343F  Uint16 SPIRST : 1 ;
  6344F                    // 15 Reset SPI
  6345F} ;
  6346F
  6347Funion SPIFFTX_REG
  6348F{
  6349F  Uint16 all ;
  6350F  struct SPIFFTX_BITS bit ;
  6351F} ;
  6352F//--------------------------------------------
  6353F// SPI FIFO recieve register bit definitions:
  6354F//
  6355F//
  6356F
  6357Fstruct SPIFFRX_BITS
  6358F{                     // bits description
  6359F  Uint16 RXFFIL : 5 ;
  6360F                    // 4:0 Interrupt level
  6361F  Uint16 RXFFIENA : 1 ;
  6362F                      // 5 Interrupt enable
  6363F  Uint16 RXFFINTCLR : 1 ;
  6364F                        // 6 Clear INT flag
  6365F  Uint16 RXFFINT : 1 ;
  6366F                     // 7 INT flag
  6367F  Uint16 RXFFST : 5 ;
  6368F                    // 12:8 FIFO status
  6369F  Uint16 RXFIFORESET : 1 ;
  6370F                         // 13 FIFO reset
  6371F  Uint16 RXFFOVFCLR : 1 ;
  6372F                        // 14 Clear overflow
  6373F  Uint16 RXFFOVF : 1 ;
  6374F                     // 15 FIFO overflow
  6375F} ;
  6376F
  6377Funion SPIFFRX_REG
  6378F{
  6379F  Uint16 all ;
  6380F  struct SPIFFRX_BITS bit ;
  6381F} ;
  6382F//--------------------------------------------
  6383F// SPI FIFO control register bit definitions:
  6384F//
  6385F//
  6386F
  6387Fstruct SPIFFCT_BITS
  6388F{                     // bits description
  6389F  Uint16 TXDLY : 8 ;
  6390F                   // 7:0 FIFO transmit delay
  6391F  Uint16 rsvd : 8 ;
  6392F                  // 15:8 reserved
  6393F} ;
  6394F
  6395Funion SPIFFCT_REG
  6396F{
  6397F  Uint16 all ;
  6398F  struct SPIFFCT_BITS bit ;
  6399F} ;
  6400F//---------------------------------------------
  6401F// SPI configuration register bit definitions:
  6402F//
  6403F//
  6404F
  6405Fstruct SPICCR_BITS
  6406F{                    // bits description
  6407F  Uint16 SPICHAR : 4 ;
  6408F                     // 3:0 Character length control
  6409F  Uint16 SPILBK : 1 ;
  6410F                    // 4 Loop-back enable/disable
  6411F  Uint16 rsvd1 : 1 ;
  6412F                   // 5 reserved
  6413F  Uint16 CLKPOLARITY : 1 ;
  6414F                         // 6 Clock polarity
  6415F  Uint16 SPISWRESET : 1 ;
  6416F                        // 7 SPI SW Reset
  6417F  Uint16 rsvd2 : 8 ;
  6418F                   // 15:8 reserved
  6419F} ;
  6420F
  6421Funion SPICCR_REG
  6422F{
  6423F  Uint16 all ;
  6424F  struct SPICCR_BITS bit ;
  6425F} ;
  6426F//-------------------------------------------------
  6427F// SPI operation control register bit definitions:
  6428F//
  6429F//
  6430F
  6431Fstruct SPICTL_BITS
  6432F{                    // bits description
  6433F  Uint16 SPIINTENA : 1 ;
  6434F                       // 0 Interrupt enable
  6435F  Uint16 TALK : 1 ;
  6436F                  // 1 Master/Slave transmit enable
  6437F  Uint16 MASTER_SLAVE : 1 ;
  6438F                          // 2 Network control mode
  6439F  Uint16 CLK_PHASE : 1 ;
  6440F                       // 3 Clock phase select
  6441F  Uint16 OVERRUNINTENA : 1 ;
  6442F                           // 4 Overrun interrupt enable
  6443F  Uint16 rsvd : 11 ;
  6444F                   // 15:5 reserved
  6445F} ;
  6446F
  6447Funion SPICTL_REG
  6448F{
  6449F  Uint16 all ;
  6450F  struct SPICTL_BITS bit ;
  6451F} ;
  6452F//--------------------------------------
  6453F// SPI status register bit definitions:
  6454F//
  6455F//
  6456F
  6457Fstruct SPISTS_BITS
  6458F{                    // bits description
  6459F  Uint16 rsvd1 : 5 ;
  6460F                   // 4:0 reserved
  6461F  Uint16 BUFFULL_FLAG : 1 ;
  6462F                          // 5 SPI transmit buffer full flag
  6463F  Uint16 INT_FLAG : 1 ;
  6464F                      // 6 SPI interrupt flag
  6465F  Uint16 OVERRUN_FLAG : 1 ;
  6466F                          // 7 SPI reciever overrun flag
  6467F  Uint16 rsvd2 : 8 ;
  6468F                   // 15:8 reserved
  6469F} ;
  6470F
  6471Funion SPISTS_REG
  6472F{
  6473F  Uint16 all ;
  6474F  struct SPISTS_BITS bit ;
  6475F} ;
  6476F//------------------------------------------------
  6477F// SPI priority control register bit definitions:
  6478F//
  6479F//
  6480F
  6481Fstruct SPIPRI_BITS
  6482F{                    // bits description
  6483F  Uint16 rsvd1 : 4 ;
  6484F                   // 3:0 reserved
  6485F  Uint16 FREE : 1 ;
  6486F                  // 4 Free emulation mode control
  6487F  Uint16 SOFT : 1 ;
  6488F                  // 5 Soft emulation mode control
  6489F  Uint16 rsvd2 : 1 ;
  6490F                   // 6 reserved
  6491F  Uint16 rsvd3 : 9 ;
  6492F                   // 15:7 reserved
  6493F} ;
  6494F
  6495Funion SPIPRI_REG
  6496F{
  6497F  Uint16 all ;
  6498F  struct SPIPRI_BITS bit ;
  6499F} ;
  6500F//---------------------------------------------------------------------------
  6501F// SPI Register File:
  6502F//
  6503F
  6504Fstruct SPI_REGS
  6505F{
  6506F  union SPICCR_REG SPICCR ; // Configuration register
  6507F  union SPICTL_REG SPICTL ; // Operation control register
  6508F  union SPISTS_REG SPISTS ; // Status register
  6509F  Uint16 rsvd1 ; // reserved
  6510F  Uint16 SPIBRR ; // Baud Rate
  6511F  Uint16 rsvd2 ; // reserved
  6512F  Uint16 SPIRXEMU ; // Emulation buffer
  6513F  Uint16 SPIRXBUF ; // Serial input buffer
  6514F  Uint16 SPITXBUF ; // Serial output buffer
  6515F  Uint16 SPIDAT ; // Serial data
  6516F  union SPIFFTX_REG SPIFFTX ; // FIFO transmit register
  6517F  union SPIFFRX_REG SPIFFRX ; // FIFO recieve register
  6518F  union SPIFFCT_REG SPIFFCT ; // FIFO control register
  6519F  Uint16 rsvd3 [ 2 ] ;
  6520F                    // reserved
  6521F  union SPIPRI_REG SPIPRI ; // FIFO Priority control
  6522F} ;
  6523F//---------------------------------------------------------------------------
  6524F// SPI External References & Function Declarations:
  6525F//
  6526F
  6527Fextern volatile struct SPI_REGS
  6528F  SpiaRegs ;
  6529F       /* extern "C" */
  6530F       // end of DSP2833x_SPI_H definition
  6531F//===========================================================================
  6532F// End of file.
  6533F//===========================================================================
  6534F 
  6535F#endif /*00 F:\Dropbox\Profissional\Konatus\Codes\F28335_Example\inc\DSP2833x_Spi.h*/
  6536F/*   CLOSE_FILE Include File */
  6537F 
  6538F                // SPI Registers
  6539F/* OPEN FILE F:\Dropbox\Profissional\Konatus\Codes\F28335_Example\inc\DSP2833x_Sci.h */
  6540F// TI File $Revision: /main/2 $
  6541F// Checkin $Date: March 1, 2007 15:57:02 $
  6542F//###########################################################################
  6543F//
  6544F// FILE:        DSP2833x_Sci.h
  6545F//
  6546F// TITLE:       DSP2833x Device SCI Register Definitions.
  6547F//
  6548F//###########################################################################
  6549F// $TI Release: DSP2833x/DSP2823x C/C++ Header Files V1.31 $
  6550F// $Release Date: August 4, 2009 $
  6551F//###########################################################################
  6552F#ifndef DSP2833x_SCI_H
  6553F#define DSP2833x_SCI_H
  6554F//---------------------------------------------------------------------------
  6555F// SCI Individual Register Bit Definitions
  6556F//----------------------------------------------------------
  6557F// SCICCR communication control register bit definitions:
  6558F//
  6559F
  6560Fstruct SCICCR_BITS
  6561F{                    // bit description
  6562F  Uint16 SCICHAR : 3 ;
  6563F                     // 2:0 Character length control
  6564F  Uint16 ADDRIDLE_MODE : 1 ;
  6565F                           // 3 ADDR/IDLE Mode control
  6566F  Uint16 LOOPBKENA : 1 ;
  6567F                       // 4 Loop Back enable
  6568F  Uint16 PARITYENA : 1 ;
  6569F                       // 5 Parity enable
  6570F  Uint16 PARITY : 1 ;
  6571F                    // 6 Even or Odd Parity
  6572F  Uint16 STOPBITS : 1 ;
  6573F                      // 7 Number of Stop Bits
  6574F  Uint16 rsvd1 : 8 ;
  6575F                   // 15:8 reserved
  6576F} ;
  6577F
  6578Funion SCICCR_REG
  6579F{
  6580F  Uint16 all ;
  6581F  struct SCICCR_BITS bit ;
  6582F} ;
  6583F//-------------------------------------------
  6584F// SCICTL1 control register 1 bit definitions:
  6585F//
  6586F
  6587Fstruct SCICTL1_BITS
  6588F{                     // bit description
  6589F  Uint16 RXENA : 1 ;
  6590F                   // 0 SCI receiver enable
  6591F  Uint16 TXENA : 1 ;
  6592F                   // 1 SCI transmitter enable
  6593F  Uint16 SLEEP : 1 ;
  6594F                   // 2 SCI sleep
  6595F  Uint16 TXWAKE : 1 ;
  6596F                    // 3 Transmitter wakeup method
  6597F  Uint16 rsvd : 1 ;
  6598F                  // 4 reserved
  6599F  Uint16 SWRESET : 1 ;
  6600F                     // 5 Software reset
  6601F  Uint16 RXERRINTENA : 1 ;
  6602F                         // 6 Recieve interrupt enable
  6603F  Uint16 rsvd1 : 9 ;
  6604F                   // 15:7 reserved
  6605F} ;
  6606F
  6607Funion SCICTL1_REG
  6608F{
  6609F  Uint16 all ;
  6610F  struct SCICTL1_BITS bit ;
  6611F} ;
  6612F//---------------------------------------------
  6613F// SCICTL2 control register 2 bit definitions:
  6614F//
  6615F
  6616Fstruct SCICTL2_BITS
  6617F{                     // bit description
  6618F  Uint16 TXINTENA : 1 ;
  6619F                      // 0 Transmit interrupt enable
  6620F  Uint16 RXBKINTENA : 1 ;
  6621F                        // 1 Receiver-buffer break enable
  6622F  Uint16 rsvd : 4 ;
  6623F                  // 5:2 reserved
  6624F  Uint16 TXEMPTY : 1 ;
  6625F                     // 6 Transmitter empty flag
  6626F  Uint16 TXRDY : 1 ;
  6627F                   // 7 Transmitter ready flag
  6628F  Uint16 rsvd1 : 8 ;
  6629F                   // 15:8 reserved
  6630F} ;
  6631F
  6632Funion SCICTL2_REG
  6633F{
  6634F  Uint16 all ;
  6635F  struct SCICTL2_BITS bit ;
  6636F} ;
  6637F//---------------------------------------------------
  6638F// SCIRXST Receiver status register bit definitions:
  6639F//
  6640F
  6641Fstruct SCIRXST_BITS
  6642F{                     // bit description
  6643F  Uint16 rsvd : 1 ;
  6644F                  // 0 reserved
  6645F  Uint16 RXWAKE : 1 ;
  6646F                    // 1 Receiver wakeup detect flag
  6647F  Uint16 PE : 1 ;
  6648F                // 2 Parity error flag
  6649F  Uint16 OE : 1 ;
  6650F                // 3 Overrun error flag
  6651F  Uint16 FE : 1 ;
  6652F                // 4 Framing error flag
  6653F  Uint16 BRKDT : 1 ;
  6654F                   // 5 Break-detect flag
  6655F  Uint16 RXRDY : 1 ;
  6656F                   // 6 Receiver ready flag
  6657F  Uint16 RXERROR : 1 ;
  6658F                     // 7 Receiver error flag
  6659F} ;
  6660F
  6661Funion SCIRXST_REG
  6662F{
  6663F  Uint16 all ;
  6664F  struct SCIRXST_BITS bit ;
  6665F} ;
  6666F//----------------------------------------------------
  6667F// SCIRXBUF Receiver Data Buffer with FIFO bit definitions:
  6668F//
  6669F
  6670Fstruct SCIRXBUF_BITS
  6671F{                      // bits description
  6672F  Uint16 RXDT : 8 ;
  6673F                  // 7:0 Receive word
  6674F  Uint16 rsvd : 6 ;
  6675F                  // 13:8 reserved
  6676F  Uint16 SCIFFPE : 1 ;
  6677F                     // 14 SCI PE error in FIFO mode
  6678F  Uint16 SCIFFFE : 1 ;
  6679F                     // 15 SCI FE error in FIFO mode
  6680F} ;
  6681F
  6682Funion SCIRXBUF_REG
  6683F{
  6684F  Uint16 all ;
  6685F  struct SCIRXBUF_BITS bit ;
  6686F} ;
  6687F//--------------------------------------------------
  6688F// SCIPRI Priority control register bit definitions:
  6689F//
  6690F//
  6691F
  6692Fstruct SCIPRI_BITS
  6693F{                    // bit description
  6694F  Uint16 rsvd : 3 ;
  6695F                  // 2:0 reserved
  6696F  Uint16 FREE : 1 ;
  6697F                  // 3 Free emulation suspend mode
  6698F  Uint16 SOFT : 1 ;
  6699F                  // 4 Soft emulation suspend mode
  6700F  Uint16 rsvd1 : 3 ;
  6701F                   // 7:5 reserved
  6702F} ;
  6703F
  6704Funion SCIPRI_REG
  6705F{
  6706F  Uint16 all ;
  6707F  struct SCIPRI_BITS bit ;
  6708F} ;
  6709F//-------------------------------------------------
  6710F// SCI FIFO Transmit register bit definitions:
  6711F//
  6712F//
  6713F
  6714Fstruct SCIFFTX_BITS
  6715F{                     // bit description
  6716F  Uint16 TXFFIL : 5 ;
  6717F                    // 4:0 Interrupt level
  6718F  Uint16 TXFFIENA : 1 ;
  6719F                      // 5 Interrupt enable
  6720F  Uint16 TXFFINTCLR : 1 ;
  6721F                        // 6 Clear INT flag
  6722F  Uint16 TXFFINT : 1 ;
  6723F                     // 7 INT flag
  6724F  Uint16 TXFFST : 5 ;
  6725F                    // 12:8 FIFO status
  6726F  Uint16 TXFIFOXRESET : 1 ;
  6727F                          // 13 FIFO reset
  6728F  Uint16 SCIFFENA : 1 ;
  6729F                      // 14 Enhancement enable
  6730F  Uint16 SCIRST : 1 ;
  6731F                    // 15 SCI reset rx/tx channels
  6732F} ;
  6733F
  6734Funion SCIFFTX_REG
  6735F{
  6736F  Uint16 all ;
  6737F  struct SCIFFTX_BITS bit ;
  6738F} ;
  6739F//------------------------------------------------
  6740F// SCI FIFO recieve register bit definitions:
  6741F//
  6742F//
  6743F
  6744Fstruct SCIFFRX_BITS
  6745F{                     // bits description
  6746F  Uint16 RXFFIL : 5 ;
  6747F                    // 4:0 Interrupt level
  6748F  Uint16 RXFFIENA : 1 ;
  6749F                      // 5 Interrupt enable
  6750F  Uint16 RXFFINTCLR : 1 ;
  6751F                        // 6 Clear INT flag
  6752F  Uint16 RXFFINT : 1 ;
  6753F                     // 7 INT flag
  6754F  Uint16 RXFFST : 5 ;
  6755F                    // 12:8 FIFO status
  6756F  Uint16 RXFIFORESET : 1 ;
  6757F                         // 13 FIFO reset
  6758F  Uint16 RXFFOVRCLR : 1 ;
  6759F                        // 14 Clear overflow
  6760F  Uint16 RXFFOVF : 1 ;
  6761F                     // 15 FIFO overflow
  6762F} ;
  6763F
  6764Funion SCIFFRX_REG
  6765F{
  6766F  Uint16 all ;
  6767F  struct SCIFFRX_BITS bit ;
  6768F} ;
  6769F// SCI FIFO control register bit definitions:
  6770F
  6771Fstruct SCIFFCT_BITS
  6772F{                     // bits description
  6773F  Uint16 FFTXDLY : 8 ;
  6774F                     // 7:0 FIFO transmit delay
  6775F  Uint16 rsvd : 5 ;
  6776F                  // 12:8 reserved
  6777F  Uint16 CDC : 1 ;
  6778F                 // 13 Auto baud mode enable
  6779F  Uint16 ABDCLR : 1 ;
  6780F                    // 14 Auto baud clear
  6781F  Uint16 ABD : 1 ;
  6782F                 // 15 Auto baud detect
  6783F} ;
  6784F
  6785Funion SCIFFCT_REG
  6786F{
  6787F  Uint16 all ;
  6788F  struct SCIFFCT_BITS bit ;
  6789F} ;
  6790F//---------------------------------------------------------------------------
  6791F// SCI Register File:
  6792F//
  6793F
  6794Fstruct SCI_REGS
  6795F{
  6796F  union SCICCR_REG SCICCR ; // Communications control register
  6797F  union SCICTL1_REG SCICTL1 ; // Control register 1
  6798F  Uint16 SCIHBAUD ; // Baud rate (high) register
  6799F  Uint16 SCILBAUD ; // Baud rate (low) register
  6800F  union SCICTL2_REG SCICTL2 ; // Control register 2
  6801F  union SCIRXST_REG SCIRXST ; // Recieve status register
  6802F  Uint16 SCIRXEMU ; // Recieve emulation buffer register
  6803F  union SCIRXBUF_REG SCIRXBUF ; // Recieve data buffer
  6804F  Uint16 rsvd1 ; // reserved
  6805F  Uint16 SCITXBUF ; // Transmit data buffer
  6806F  union SCIFFTX_REG SCIFFTX ; // FIFO transmit register
  6807F  union SCIFFRX_REG SCIFFRX ; // FIFO recieve register
  6808F  union SCIFFCT_REG SCIFFCT ; // FIFO control register
  6809F  Uint16 rsvd2 ; // reserved
  6810F  Uint16 rsvd3 ; // reserved
  6811F  union SCIPRI_REG SCIPRI ; // FIFO Priority control
  6812F} ;
  6813F//---------------------------------------------------------------------------
  6814F// SCI External References & Function Declarations:
  6815F//
  6816F
  6817Fextern volatile struct SCI_REGS
  6818F  SciaRegs ;
  6819F
  6820Fextern volatile struct SCI_REGS
  6821F  ScibRegs ;
  6822F
  6823Fextern volatile struct SCI_REGS
  6824F  ScicRegs ;
  6825F       /* extern "C" */
  6826F       // end of DSP2833x_SCI_H definition
  6827F//===========================================================================
  6828F// End of file.
  6829F//===========================================================================
  6830F 
  6831F#endif /*00 F:\Dropbox\Profissional\Konatus\Codes\F28335_Example\inc\DSP2833x_Sci.h*/
  6832F/*   CLOSE_FILE Include File */
  6833F 
  6834F                // SCI Registers
  6835F/* OPEN FILE F:\Dropbox\Profissional\Konatus\Codes\F28335_Example\inc\DSP2833x_SysCtrl.h */
  6836F// TI File $Revision: /main/5 $
  6837F// Checkin $Date: May 12, 2008 09:34:58 $
  6838F//###########################################################################
  6839F//
  6840F// FILE: DSP2833x_SysCtrl.h
  6841F//
  6842F// TITLE: DSP2833x Device System Control Register Definitions.
  6843F//
  6844F//###########################################################################
  6845F// $TI Release: DSP2833x/DSP2823x C/C++ Header Files V1.31 $
  6846F// $Release Date: August 4, 2009 $
  6847F//###########################################################################
  6848F#ifndef DSP2833x_SYS_CTRL_H
  6849F#define DSP2833x_SYS_CTRL_H
  6850F//---------------------------------------------------------------------------
  6851F// System Control Individual Register Bit Definitions:
  6852F//
  6853F// PLL Status Register
  6854F
  6855Ftypedef
  6856Fstruct PLLSTS_BITS
  6857F{                            // bits description
  6858F  Uint16 PLLLOCKS : 1 ;
  6859F                      // 0 PLL lock status
  6860F  Uint16 rsvd1 : 1 ;
  6861F                   // 1 reserved
  6862F  Uint16 PLLOFF : 1 ;
  6863F                    // 2 PLL off bit
  6864F  Uint16 MCLKSTS : 1 ;
  6865F                     // 3 Missing clock status bit
  6866F  Uint16 MCLKCLR : 1 ;
  6867F                     // 4 Missing clock clear bit
  6868F  Uint16 OSCOFF : 1 ;
  6869F                    // 5 Oscillator clock off
  6870F  Uint16 MCLKOFF : 1 ;
  6871F                     // 6 Missing clock detect
  6872F  Uint16 DIVSEL : 2 ;
  6873F                    // 7 Divide Select
  6874F  Uint16 rsvd2 : 7 ;
  6875F                   // 15:7 reserved
  6876F} PLLSTS_BITS ;
  6877F
  6878Ftypedef
  6879Funion PLLSTS_REG
  6880F{
  6881F  Uint16 all ;
  6882F  struct PLLSTS_BITS bit ;
  6883F} PLLSTS_REG ;
  6884F// High speed peripheral clock register bit definitions:
  6885F
  6886Ftypedef
  6887Fstruct HISPCP_BITS
  6888F{                            // bits description
  6889F  Uint16 HSPCLK : 3 ;
  6890F                    // 2:0 Rate relative to SYSCLKOUT
  6891F  Uint16 rsvd1 : 13 ;
  6892F                    // 15:3 reserved
  6893F} HISPCP_BITS ;
  6894F
  6895Ftypedef
  6896Funion HISPCP_REG
  6897F{
  6898F  Uint16 all ;
  6899F  struct HISPCP_BITS bit ;
  6900F} HISPCP_REG ;
  6901F// Low speed peripheral clock register bit definitions:
  6902F
  6903Ftypedef
  6904Fstruct LOSPCP_BITS
  6905F{                            // bits description
  6906F  Uint16 LSPCLK : 3 ;
  6907F                    // 2:0 Rate relative to SYSCLKOUT
  6908F  Uint16 rsvd1 : 13 ;
  6909F                    // 15:3 reserved
  6910F} LOSPCP_BITS ;
  6911F
  6912Ftypedef
  6913Funion LOSPCP_REG
  6914F{
  6915F  Uint16 all ;
  6916F  struct LOSPCP_BITS bit ;
  6917F} LOSPCP_REG ;
  6918F// Peripheral clock control register 0 bit definitions:
  6919F
  6920Ftypedef
  6921Fstruct PCLKCR0_BITS
  6922F{                             // bits description
  6923F  Uint16 rsvd1 : 2 ;
  6924F                   // 1:0 reserved
  6925F  Uint16 TBCLKSYNC : 1 ;
  6926F                       // 2 EWPM Module TBCLK enable/sync
  6927F  Uint16 ADCENCLK : 1 ;
  6928F                      // 3 Enable high speed clk to ADC
  6929F  Uint16 I2CAENCLK : 1 ;
  6930F                       // 4 Enable SYSCLKOUT to I2C-A
  6931F  Uint16 SCICENCLK : 1 ;
  6932F                       // 5 Enalbe low speed clk to SCI-C
  6933F  Uint16 rsvd2 : 2 ;
  6934F                   // 7:6 reserved
  6935F  Uint16 SPIAENCLK : 1 ;
  6936F                       // 8 Enable low speed clk to SPI-A
  6937F  Uint16 rsvd3 : 1 ;
  6938F                   // 9 reserved
  6939F  Uint16 SCIAENCLK : 1 ;
  6940F                       // 10 Enable low speed clk to SCI-A
  6941F  Uint16 SCIBENCLK : 1 ;
  6942F                       // 11 Enable low speed clk to SCI-B
  6943F  Uint16 MCBSPAENCLK : 1 ;
  6944F                         // 12 Enable low speed clk to McBSP-A
  6945F  Uint16 MCBSPBENCLK : 1 ;
  6946F                         // 13 Enable low speed clk to McBSP-B
  6947F  Uint16 ECANAENCLK : 1 ;
  6948F                        // 14 Enable system clk to eCAN-A
  6949F  Uint16 ECANBENCLK : 1 ;
  6950F                        // 15 Enable system clk to eCAN-B
  6951F} PCLKCR0_BITS ;
  6952F
  6953Ftypedef
  6954Funion PCLKCR0_REG
  6955F{
  6956F  Uint16 all ;
  6957F  struct PCLKCR0_BITS bit ;
  6958F} PCLKCR0_REG ;
  6959F// Peripheral clock control register 1 bit definitions:
  6960F
  6961Ftypedef
  6962Fstruct PCLKCR1_BITS
  6963F{                             // bits description
  6964F  Uint16 EPWM1ENCLK : 1 ;
  6965F                        // 0 Enable SYSCLKOUT to EPWM1
  6966F  Uint16 EPWM2ENCLK : 1 ;
  6967F                        // 1 Enable SYSCLKOUT to EPWM2
  6968F  Uint16 EPWM3ENCLK : 1 ;
  6969F                        // 2 Enable SYSCLKOUT to EPWM3
  6970F  Uint16 EPWM4ENCLK : 1 ;
  6971F                        // 3 Enable SYSCLKOUT to EPWM4
  6972F  Uint16 EPWM5ENCLK : 1 ;
  6973F                        // 4 Enable SYSCLKOUT to EPWM5
  6974F  Uint16 EPWM6ENCLK : 1 ;
  6975F                        // 5 Enable SYSCLKOUT to EPWM6
  6976F  Uint16 rsvd1 : 2 ;
  6977F                   // 7:6 reserved
  6978F  Uint16 ECAP1ENCLK : 1 ;
  6979F                        // 8 Enable SYSCLKOUT to ECAP1
  6980F  Uint16 ECAP2ENCLK : 1 ;
  6981F                        // 9 Enable SYSCLKOUT to ECAP2
  6982F  Uint16 ECAP3ENCLK : 1 ;
  6983F                        // 10 Enable SYSCLKOUT to ECAP3
  6984F  Uint16 ECAP4ENCLK : 1 ;
  6985F                        // 11 Enable SYSCLKOUT to ECAP4
  6986F  Uint16 ECAP5ENCLK : 1 ;
  6987F                        // 12 Enable SYSCLKOUT to ECAP5
  6988F  Uint16 ECAP6ENCLK : 1 ;
  6989F                        // 13 Enable SYSCLKOUT to ECAP6
  6990F  Uint16 EQEP1ENCLK : 1 ;
  6991F                        // 14 Enable SYSCLKOUT to EQEP1
  6992F  Uint16 EQEP2ENCLK : 1 ;
  6993F                        // 15 Enable SYSCLKOUT to EQEP2
  6994F} PCLKCR1_BITS ;
  6995F
  6996Ftypedef
  6997Funion PCLKCR1_REG
  6998F{
  6999F  Uint16 all ;
  7000F  struct PCLKCR1_BITS bit ;
  7001F} PCLKCR1_REG ;
  7002F// Peripheral clock control register 2 bit definitions:
  7003F
  7004Ftypedef
  7005Fstruct PCLKCR3_BITS
  7006F{                             // bits description
  7007F  Uint16 rsvd1 : 8 ;
  7008F                   // 7:0 reserved
  7009F  Uint16 CPUTIMER0ENCLK : 1 ;
  7010F                            // 8 Enable SYSCLKOUT to CPU-Timer 0
  7011F  Uint16 CPUTIMER1ENCLK : 1 ;
  7012F                            // 9 Enable SYSCLKOUT to CPU-Timer 1
  7013F  Uint16 CPUTIMER2ENCLK : 1 ;
  7014F                            // 10 Enable SYSCLKOUT to CPU-Timer 2
  7015F  Uint16 DMAENCLK : 1 ;
  7016F                      // 11 Enable the DMA clock
  7017F  Uint16 XINTFENCLK : 1 ;
  7018F                        // 12 Enable SYSCLKOUT to XINTF
  7019F  Uint16 GPIOINENCLK : 1 ;
  7020F                         // Enable GPIO input clock
  7021F  Uint16 rsvd2 : 2 ;
  7022F                   // 15:14 reserved
  7023F} PCLKCR3_BITS ;
  7024F
  7025Ftypedef
  7026Funion PCLKCR3_REG
  7027F{
  7028F  Uint16 all ;
  7029F  struct PCLKCR3_BITS bit ;
  7030F} PCLKCR3_REG ;
  7031F// PLL control register bit definitions:
  7032F
  7033Ftypedef
  7034Fstruct PLLCR_BITS
  7035F{                           // bits description
  7036F  Uint16 DIV : 4 ;
  7037F                 // 3:0 Set clock ratio for the PLL
  7038F  Uint16 rsvd1 : 12 ;
  7039F                    // 15:4 reserved
  7040F} PLLCR_BITS ;
  7041F
  7042Ftypedef
  7043Funion PLLCR_REG
  7044F{
  7045F  Uint16 all ;
  7046F  struct PLLCR_BITS bit ;
  7047F} PLLCR_REG ;
  7048F// Low Power Mode 0 control register bit definitions:
  7049F
  7050Ftypedef
  7051Fstruct LPMCR0_BITS
  7052F{                            // bits description
  7053F  Uint16 LPM : 2 ;
  7054F                 // 1:0 Set the low power mode
  7055F  Uint16 QUALSTDBY : 6 ;
  7056F                       // 7:2 Qualification
  7057F  Uint16 rsvd1 : 7 ;
  7058F                   // 14:8 reserved
  7059F  Uint16 WDINTE : 1 ;
  7060F                    // 15 Enables WD to wake the device from STANDBY
  7061F} LPMCR0_BITS ;
  7062F
  7063Ftypedef
  7064Funion LPMCR0_REG
  7065F{
  7066F  Uint16 all ;
  7067F  struct LPMCR0_BITS bit ;
  7068F} LPMCR0_REG ;
  7069F// Dual-mapping configuration register bit definitions:
  7070F
  7071Ftypedef
  7072Fstruct MAPCNF_BITS
  7073F{                            // bits description
  7074F  Uint16 MAPEPWM : 1 ;// 0 EPWM dual-map enable
  7075F  Uint16 rsvd1 : 15 ;// 15:1 reserved
  7076F} MAPCNF_BITS ;
  7077F
  7078Ftypedef
  7079Funion MAPCNF_REG
  7080F{
  7081F  Uint16 all ;
  7082F  struct MAPCNF_BITS bit ;
  7083F} MAPCNF_REG ;
  7084F//---------------------------------------------------------------------------
  7085F// System Control Register File:
  7086F//
  7087F
  7088Ftypedef
  7089Fstruct SYS_CTRL_REGS
  7090F{
  7091F  Uint16 rsvd1 ; // 0
  7092F  union PLLSTS_REG PLLSTS ; // 1
  7093F  Uint16 rsvd2 [ 8 ] ;
  7094F                    // 2-9
  7095F  union HISPCP_REG HISPCP ; // 10: High-speed peripheral clock pre-scaler
  7096F  union LOSPCP_REG LOSPCP ; // 11: Low-speed peripheral clock pre-scaler
  7097F  union PCLKCR0_REG PCLKCR0 ; // 12: Peripheral clock control register
  7098F  union PCLKCR1_REG PCLKCR1 ; // 13: Peripheral clock control register
  7099F  union LPMCR0_REG LPMCR0 ; // 14: Low-power mode control register 0
  7100F  Uint16 rsvd3 ; // 15: reserved
  7101F  union PCLKCR3_REG PCLKCR3 ; // 16: Peripheral clock control register
  7102F  union PLLCR_REG PLLCR ;
  7103F                          // 17: PLL control register
  7104F   // No bit definitions are defined for SCSR because
  7105F   // a read-modify-write instruction can clear the WDOVERRIDE bit
  7106F  Uint16 SCSR ; // 18: System control and status register
  7107F  Uint16 WDCNTR ; // 19: WD counter register
  7108F  Uint16 rsvd4 ; // 20
  7109F  Uint16 WDKEY ; // 21: WD reset key register
  7110F  Uint16 rsvd5 [ 3 ] ;
  7111F                    // 22-24
  7112F   // No bit definitions are defined for WDCR because
  7113F   // the proper value must be written to the WDCHK field
  7114F   // whenever writing to this register.
  7115F  Uint16 WDCR ; // 25: WD timer control register
  7116F  Uint16 rsvd6 [ 4 ] ;
  7117F                    // 26-29
  7118F  union MAPCNF_REG MAPCNF ; // 30: Dual-mapping configuration register
  7119F  Uint16 rsvd7 [ 1 ] ;
  7120F                    // 31
  7121F} SYS_CTRL_REGS ;
  7122F/* --------------------------------------------------- */
  7123F/* CSM Registers */
  7124F/* */
  7125F/* ----------------------------------------------------*/
  7126F/* CSM Status & Control register bit definitions */
  7127F
  7128Ftypedef
  7129Fstruct CSMSCR_BITS
  7130F{                            // bit description
  7131F  Uint16 SECURE : 1 ;
  7132F                    // 0 Secure flag
  7133F  Uint16 rsvd1 : 14 ;
  7134F                    // 14-1 reserved
  7135F  Uint16 FORCESEC : 1 ;
  7136F                      // 15 Force Secure control bit
  7137F} CSMSCR_BITS ;
  7138F/* Allow access to the bit fields or entire register */
  7139F
  7140Ftypedef
  7141Funion CSMSCR_REG
  7142F{
  7143F  Uint16 all ;
  7144F  struct CSMSCR_BITS bit ;
  7145F} CSMSCR_REG ;
  7146F/* CSM Register File */
  7147F
  7148Ftypedef
  7149Fstruct CSM_REGS
  7150F{
  7151F  Uint16 KEY0 ; // KEY reg bits 15-0
  7152F  Uint16 KEY1 ; // KEY reg bits 31-16
  7153F  Uint16 KEY2 ; // KEY reg bits 47-32
  7154F  Uint16 KEY3 ; // KEY reg bits 63-48
  7155F  Uint16 KEY4 ; // KEY reg bits 79-64
  7156F  Uint16 KEY5 ; // KEY reg bits 95-80
  7157F  Uint16 KEY6 ; // KEY reg bits 111-96
  7158F  Uint16 KEY7 ; // KEY reg bits 127-112
  7159F  Uint16 rsvd1 ; // reserved
  7160F  Uint16 rsvd2 ; // reserved
  7161F  Uint16 rsvd3 ; // reserved
  7162F  Uint16 rsvd4 ; // reserved
  7163F  Uint16 rsvd5 ; // reserved
  7164F  Uint16 rsvd6 ; // reserved
  7165F  Uint16 rsvd7 ; // reserved
  7166F  union CSMSCR_REG CSMSCR ; // CSM Status & Control register
  7167F} CSM_REGS ;
  7168F/* Password locations */
  7169F
  7170Ftypedef
  7171Fstruct CSM_PWL
  7172F{
  7173F  Uint16 PSWD0 ; // PSWD bits 15-0
  7174F  Uint16 PSWD1 ; // PSWD bits 31-16
  7175F  Uint16 PSWD2 ; // PSWD bits 47-32
  7176F  Uint16 PSWD3 ; // PSWD bits 63-48
  7177F  Uint16 PSWD4 ; // PSWD bits 79-64
  7178F  Uint16 PSWD5 ; // PSWD bits 95-80
  7179F  Uint16 PSWD6 ; // PSWD bits 111-96
  7180F  Uint16 PSWD7 ; // PSWD bits 127-112
  7181F} CSM_PWL ;
  7182F/* Flash Registers */
  7183F#define FLASH_SLEEP 0x0000 ;
  7184F#define FLASH_STANDBY 0x0001 ;
  7185F#define FLASH_ACTIVE 0x0003 ;
  7186F/* Flash Option Register bit definitions */
  7187F
  7188Ftypedef
  7189Fstruct FOPT_BITS
  7190F{                          // bit description
  7191F  Uint16 ENPIPE : 1 ;
  7192F                    // 0 Enable Pipeline Mode
  7193F  Uint16 rsvd : 15 ;
  7194F                   // 1-15 reserved
  7195F} FOPT_BITS ;
  7196F/* Allow access to the bit fields or entire register */
  7197F
  7198Ftypedef
  7199Funion FOPT_REG
  7200F{
  7201F  Uint16 all ;
  7202F  struct FOPT_BITS bit ;
  7203F} FOPT_REG ;
  7204F/* Flash Power Modes Register bit definitions */
  7205F
  7206Ftypedef
  7207Fstruct FPWR_BITS
  7208F{                          // bit description
  7209F  Uint16 PWR : 2 ;
  7210F                 // 0-1 Power Mode bits
  7211F  Uint16 rsvd : 14 ;
  7212F                   // 2-15 reserved
  7213F} FPWR_BITS ;
  7214F/* Allow access to the bit fields or entire register */
  7215F
  7216Ftypedef
  7217Funion FPWR_REG
  7218F{
  7219F  Uint16 all ;
  7220F  struct FPWR_BITS bit ;
  7221F} FPWR_REG ;
  7222F/* Flash Status Register bit definitions */
  7223F
  7224Ftypedef
  7225Fstruct FSTATUS_BITS
  7226F{                             // bit description
  7227F  Uint16 PWRS : 2 ;
  7228F                  // 0-1 Power Mode Status bits
  7229F  Uint16 STDBYWAITS : 1 ;
  7230F                        // 2 Bank/Pump Sleep to Standby Wait Counter Status bits
  7231F  Uint16 ACTIVEWAITS : 1 ;
  7232F                         // 3 Bank/Pump Standby to Active Wait Counter Status bits
  7233F  Uint16 rsvd1 : 4 ;
  7234F                   // 4-7 reserved
  7235F  Uint16 V3STAT : 1 ;
  7236F                    // 8 VDD3V Status Latch bit
  7237F  Uint16 rsvd2 : 7 ;
  7238F                   // 9-15 reserved
  7239F} FSTATUS_BITS ;
  7240F/* Allow access to the bit fields or entire register */
  7241F
  7242Ftypedef
  7243Funion FSTATUS_REG
  7244F{
  7245F  Uint16 all ;
  7246F  struct FSTATUS_BITS bit ;
  7247F} FSTATUS_REG ;
  7248F/* Flash Sleep to Standby Wait Counter Register bit definitions */
  7249F
  7250Ftypedef
  7251Fstruct FSTDBYWAIT_BITS
  7252F{                                // bit description
  7253F  Uint16 STDBYWAIT : 9 ;
  7254F                       // 0-8 Bank/Pump Sleep to Standby Wait Count bits
  7255F  Uint16 rsvd : 7 ;
  7256F                  // 9-15 reserved
  7257F} FSTDBYWAIT_BITS ;
  7258F/* Allow access to the bit fields or entire register */
  7259F
  7260Ftypedef
  7261Funion FSTDBYWAIT_REG
  7262F{
  7263F  Uint16 all ;
  7264F  struct FSTDBYWAIT_BITS bit ;
  7265F} FSTDBYWAIT_REG ;
  7266F/* Flash Standby to Active Wait Counter Register bit definitions */
  7267F
  7268Ftypedef
  7269Fstruct FACTIVEWAIT_BITS
  7270F{                                 // bit description
  7271F  Uint16 ACTIVEWAIT : 9 ;
  7272F                        // 0-8 Bank/Pump Standby to Active Wait Count bits
  7273F  Uint16 rsvd : 7 ;
  7274F                  // 9-15 reserved
  7275F} FACTIVEWAIT_BITS ;
  7276F/* Allow access to the bit fields or entire register */
  7277F
  7278Ftypedef
  7279Funion FACTIVEWAIT_REG
  7280F{
  7281F  Uint16 all ;
  7282F  struct FACTIVEWAIT_BITS bit ;
  7283F} FACTIVEWAIT_REG ;
  7284F/* Bank Read Access Wait State Register bit definitions */
  7285F
  7286Ftypedef
  7287Fstruct FBANKWAIT_BITS
  7288F{                               // bit description
  7289F  Uint16 RANDWAIT : 4 ;
  7290F                      // 0-3 Flash Random Read Wait State bits
  7291F  Uint16 rsvd1 : 4 ;
  7292F                   // 4-7 reserved
  7293F  Uint16 PAGEWAIT : 4 ;
  7294F                      // 8-11 Flash Paged Read Wait State bits
  7295F  Uint16 rsvd2 : 4 ;
  7296F                   // 12-15 reserved
  7297F} FBANKWAIT_BITS ;
  7298F/* Allow access to the bit fields or entire register */
  7299F
  7300Ftypedef
  7301Funion FBANKWAIT_REG
  7302F{
  7303F  Uint16 all ;
  7304F  struct FBANKWAIT_BITS bit ;
  7305F} FBANKWAIT_REG ;
  7306F/* OTP Read Access Wait State Register bit definitions */
  7307F
  7308Ftypedef
  7309Fstruct FOTPWAIT_BITS
  7310F{                              // bit description
  7311F  Uint16 OTPWAIT : 5 ;
  7312F                     // 0-4 OTP Read Wait State bits
  7313F  Uint16 rsvd : 11 ;
  7314F                   // 5-15 reserved
  7315F} FOTPWAIT_BITS ;
  7316F/* Allow access to the bit fields or entire register */
  7317F
  7318Ftypedef
  7319Funion FOTPWAIT_REG
  7320F{
  7321F  Uint16 all ;
  7322F  struct FOTPWAIT_BITS bit ;
  7323F} FOTPWAIT_REG ;
  7324F
  7325Ftypedef
  7326Fstruct FLASH_REGS
  7327F{
  7328F  union FOPT_REG FOPT ; // Option Register
  7329F  Uint16 rsvd1 ; // reserved
  7330F  union FPWR_REG FPWR ; // Power Modes Register
  7331F  union FSTATUS_REG FSTATUS ; // Status Register
  7332F  union FSTDBYWAIT_REG FSTDBYWAIT ; // Pump/Bank Sleep to Standby Wait State Register
  7333F  union FACTIVEWAIT_REG FACTIVEWAIT ; // Pump/Bank Standby to Active Wait State Register
  7334F  union FBANKWAIT_REG FBANKWAIT ; // Bank Read Access Wait State Register
  7335F  union FOTPWAIT_REG FOTPWAIT ; // OTP Read Access Wait State Register
  7336F} FLASH_REGS ;
  7337F//---------------------------------------------------------------------------
  7338F// System Control External References & Function Declarations:
  7339F//
  7340F
  7341Fextern volatile struct SYS_CTRL_REGS
  7342F  SysCtrlRegs ;
  7343F
  7344Fextern volatile struct CSM_REGS
  7345F  CsmRegs ;
  7346F
  7347Fextern volatile struct CSM_PWL
  7348F  CsmPwl ;
  7349F
  7350Fextern volatile struct FLASH_REGS
  7351F  FlashRegs ;
  7352F       // end of DSP2833x_SYS_CTRL_H definition
  7353F//===========================================================================
  7354F// End of file.
  7355F//===========================================================================
  7356F 
  7357F#endif /*00 F:\Dropbox\Profissional\Konatus\Codes\F28335_Example\inc\DSP2833x_SysCtrl.h*/
  7358F/*   CLOSE_FILE Include File */
  7359F 
  7360F            // System Control/Power Modes
  7361F/* OPEN FILE F:\Dropbox\Profissional\Konatus\Codes\F28335_Example\inc\DSP2833x_XIntrupt.h */
  7362F// TI File $Revision: /main/1 $
  7363F// Checkin $Date: August 18, 2006 13:52:39 $
  7364F//###########################################################################
  7365F//
  7366F// FILE: DSP2833x_XIntrupt.h
  7367F//
  7368F// TITLE: DSP2833x Device External Interrupt Register Definitions.
  7369F//
  7370F//###########################################################################
  7371F// $TI Release: DSP2833x/DSP2823x C/C++ Header Files V1.31 $
  7372F// $Release Date: August 4, 2009 $
  7373F//###########################################################################
  7374F#ifndef DSP2833x_XINTRUPT_H
  7375F#define DSP2833x_XINTRUPT_H
  7376F//---------------------------------------------------------------------------
  7377F
  7378Fstruct XINTCR_BITS
  7379F{
  7380F  Uint16 ENABLE : 1 ;// 0 enable/disable
  7381F  Uint16 rsvd1 : 1 ;// 1 reserved
  7382F  Uint16 POLARITY : 2 ;// 3:2 pos/neg, both triggered
  7383F  Uint16 rsvd2 : 12 ;//15:4 reserved
  7384F} ;
  7385F
  7386Funion XINTCR_REG
  7387F{
  7388F  Uint16 all ;
  7389F  struct XINTCR_BITS bit ;
  7390F} ;
  7391F
  7392Fstruct XNMICR_BITS
  7393F{
  7394F  Uint16 ENABLE : 1 ;// 0 enable/disable
  7395F  Uint16 SELECT : 1 ;// 1 Timer 1 or XNMI connected to int13
  7396F  Uint16 POLARITY : 2 ;// 3:2 pos/neg, or both triggered
  7397F  Uint16 rsvd2 : 12 ;// 15:4 reserved
  7398F} ;
  7399F
  7400Funion XNMICR_REG
  7401F{
  7402F  Uint16 all ;
  7403F  struct XNMICR_BITS bit ;
  7404F} ;
  7405F//---------------------------------------------------------------------------
  7406F// External Interrupt Register File:
  7407F//
  7408F
  7409Fstruct XINTRUPT_REGS
  7410F{
  7411F  union XINTCR_REG XINT1CR ;
  7412F  union XINTCR_REG XINT2CR ;
  7413F  union XINTCR_REG XINT3CR ;
  7414F  union XINTCR_REG XINT4CR ;
  7415F  union XINTCR_REG XINT5CR ;
  7416F  union XINTCR_REG XINT6CR ;
  7417F  union XINTCR_REG XINT7CR ;
  7418F  union XNMICR_REG XNMICR ;
  7419F  Uint16 XINT1CTR ;
  7420F  Uint16 XINT2CTR ;
  7421F  Uint16 rsvd [ 5 ] ;
  7422F  Uint16 XNMICTR ;
  7423F} ;
  7424F//---------------------------------------------------------------------------
  7425F// External Interrupt References & Function Declarations:
  7426F//
  7427F
  7428Fextern volatile struct XINTRUPT_REGS
  7429F  XIntruptRegs ;
  7430F       /* extern "C" */
  7431F       // end of DSP2833x_XINTF_H definition
  7432F//===========================================================================
  7433F// End of file.
  7434F//===========================================================================
  7435F 
  7436F#endif /*00 F:\Dropbox\Profissional\Konatus\Codes\F28335_Example\inc\DSP2833x_XIntrupt.h*/
  7437F/*   CLOSE_FILE Include File */
  7438F 
  7439F           // External Interrupts
  7440F/* OPEN FILE F:\Dropbox\Profissional\Konatus\Codes\F28335_Example\inc\DSP2833x_Xintf.h */
  7441F// TI File $Revision: /main/4 $
  7442F// Checkin $Date: July 27, 2009 13:57:25 $
  7443F//###########################################################################
  7444F//
  7445F// FILE: DSP2833x_Xintf.h
  7446F//
  7447F// TITLE: DSP2833x Device External Interface Register Definitions.
  7448F//
  7449F//###########################################################################
  7450F// $TI Release: DSP2833x/DSP2823x C/C++ Header Files V1.31 $
  7451F// $Release Date: August 4, 2009 $
  7452F//###########################################################################
  7453F#ifndef DSP2833x_XINTF_H
  7454F#define DSP2833x_XINTF_H
  7455F// XINTF timing register bit definitions:
  7456F
  7457Fstruct XTIMING_BITS
  7458F{                     // bits description
  7459F  Uint16 XWRTRAIL : 2 ;
  7460F                      // 1:0 Write access trail timing
  7461F  Uint16 XWRACTIVE : 3 ;
  7462F                       // 4:2 Write access active timing
  7463F  Uint16 XWRLEAD : 2 ;
  7464F                     // 6:5 Write access lead timing
  7465F  Uint16 XRDTRAIL : 2 ;
  7466F                      // 8:7 Read access trail timing
  7467F  Uint16 XRDACTIVE : 3 ;
  7468F                       // 11:9 Read access active timing
  7469F  Uint16 XRDLEAD : 2 ;
  7470F                     // 13:12 Read access lead timing
  7471F  Uint16 USEREADY : 1 ;
  7472F                      // 14 Extend access using HW waitstates
  7473F  Uint16 READYMODE : 1 ;
  7474F                       // 15 Ready mode
  7475F  Uint16 XSIZE : 2 ;
  7476F                   // 17:16 XINTF bus width - must be written as 11b
  7477F  Uint16 rsvd1 : 4 ;
  7478F                   // 21:18 reserved
  7479F  Uint16 X2TIMING : 1 ;
  7480F                      // 22 Double lead/active/trail timing
  7481F  Uint16 rsvd3 : 9 ;
  7482F                   // 31:23 reserved
  7483F} ;
  7484F
  7485Funion XTIMING_REG
  7486F{
  7487F  Uint32 all ;
  7488F  struct XTIMING_BITS bit ;
  7489F} ;
  7490F// XINTF control register bit definitions:
  7491F
  7492Fstruct XINTCNF2_BITS
  7493F{                      // bits description
  7494F  Uint16 WRBUFF : 2 ;
  7495F                    // 1:0 Write buffer depth
  7496F  Uint16 CLKMODE : 1 ;
  7497F                     // 2 Ratio for XCLKOUT with respect to XTIMCLK
  7498F  Uint16 CLKOFF : 1 ;
  7499F                    // 3 Disable XCLKOUT
  7500F  Uint16 rsvd1 : 2 ;
  7501F                   // 5:4 reserved
  7502F  Uint16 WLEVEL : 2 ;
  7503F                    // 7:6 Current level of the write buffer
  7504F  Uint16 rsvd2 : 1 ;
  7505F                   // 8 reserved
  7506F  Uint16 HOLD : 1 ;
  7507F                  // 9 Hold enable/disable
  7508F  Uint16 HOLDS : 1 ;
  7509F                   // 10 Current state of HOLDn input
  7510F  Uint16 HOLDAS : 1 ;
  7511F                    // 11 Current state of HOLDAn output
  7512F  Uint16 rsvd3 : 4 ;
  7513F                   // 15:12 reserved
  7514F  Uint16 XTIMCLK : 3 ;
  7515F                     // 18:16 Ratio for XTIMCLK
  7516F  Uint16 rsvd4 : 13 ;
  7517F                    // 31:19 reserved
  7518F} ;
  7519F
  7520Funion XINTCNF2_REG
  7521F{
  7522F  Uint32 all ;
  7523F  struct XINTCNF2_BITS bit ;
  7524F} ;
  7525F// XINTF bank switching register bit definitions:
  7526F
  7527Fstruct XBANK_BITS
  7528F{                   // bits description
  7529F  Uint16 BANK : 3 ;
  7530F                  // 2:0 Zone for which banking is enabled
  7531F  Uint16 BCYC : 3 ;
  7532F                  // 5:3 XTIMCLK cycles to add
  7533F  Uint16 rsvd : 10 ;
  7534F                   // 15:6 reserved
  7535F} ;
  7536F
  7537Funion XBANK_REG
  7538F{
  7539F  Uint16 all ;
  7540F  struct XBANK_BITS bit ;
  7541F} ;
  7542F
  7543Fstruct XRESET_BITS
  7544F{
  7545F  Uint16 XHARDRESET : 1 ;
  7546F  Uint16 rsvd1 : 15 ;
  7547F} ;
  7548F
  7549Funion XRESET_REG
  7550F{
  7551F  Uint16 all ;
  7552F  struct XRESET_BITS bit ;
  7553F} ;
  7554F//---------------------------------------------------------------------------
  7555F// XINTF Register File:
  7556F//
  7557F
  7558Fstruct XINTF_REGS
  7559F{
  7560F  union XTIMING_REG XTIMING0 ;
  7561F  Uint32 rsvd1 [ 5 ] ;
  7562F  union XTIMING_REG XTIMING6 ;
  7563F  union XTIMING_REG XTIMING7 ;
  7564F  Uint32 rsvd2 [ 2 ] ;
  7565F  union XINTCNF2_REG XINTCNF2 ;
  7566F  Uint32 rsvd3 ;
  7567F  union XBANK_REG XBANK ;
  7568F  Uint16 rsvd4 ;
  7569F  Uint16 XREVISION ;
  7570F  Uint16 rsvd5 [ 2 ] ;
  7571F  union XRESET_REG XRESET ;
  7572F} ;
  7573F//---------------------------------------------------------------------------
  7574F// XINTF External References & Function Declarations:
  7575F//
  7576F
  7577Fextern volatile struct XINTF_REGS
  7578F  XintfRegs ;
  7579F       /* extern "C" */
  7580F       // end of DSP2833x_XINTF_H definition
  7581F//===========================================================================
  7582F// No more.
  7583F//===========================================================================
  7584F 
  7585F#endif /*00 F:\Dropbox\Profissional\Konatus\Codes\F28335_Example\inc\DSP2833x_Xintf.h*/
  7586F/*   CLOSE_FILE Include File */
  7587F 
  7588F              // XINTF External Interface
  7589F#define DSP28_EPWM1 1
  7590F#define DSP28_EPWM2 1
  7591F#define DSP28_EPWM3 1
  7592F#define DSP28_EPWM4 1
  7593F#define DSP28_EPWM5 1
  7594F#define DSP28_EPWM6 1
  7595F#define DSP28_ECAP1 1
  7596F#define DSP28_ECAP2 1
  7597F#define DSP28_ECAP3 1
  7598F#define DSP28_ECAP4 1
  7599F#define DSP28_ECAP5 1
  7600F#define DSP28_ECAP6 1
  7601F#define DSP28_EQEP1 1
  7602F#define DSP28_EQEP2 1
  7603F#define DSP28_ECANA 1
  7604F#define DSP28_ECANB 1
  7605F#define DSP28_MCBSPA 1
  7606F#define DSP28_MCBSPB 1
  7607F#define DSP28_SPIA 1
  7608F#define DSP28_SCIA 1
  7609F#define DSP28_SCIB 1
  7610F#define DSP28_SCIC 1
  7611F#define DSP28_I2CA 1
  7612F       // end DSP28_28335
  7613F       // end DSP28_28334
  7614F       // end DSP28_28332
  7615F       /* extern "C" */
  7616F       // end of DSP2833x_DEVICE_H definition
  7617F//===========================================================================
  7618F// End of file.
  7619F//===========================================================================
  7620F#endif /*00 F:\Dropbox\Profissional\Konatus\Codes\F28335_Example\inc\DSP2833x_Device.h*/
  7621F/*   CLOSE_FILE Include File */
  7622F 
  7623F/* OPEN FILE F:\Dropbox\Profissional\Konatus\Codes\F28335_Example\inc\DSP2833x_Examples.h */
  7624F// TI File $Revision: /main/9 $
  7625F// Checkin $Date: July 2, 2008 14:31:12 $
  7626F//###########################################################################
  7627F//
  7628F// FILE: DSP2833x_Examples.h
  7629F//
  7630F// TITLE: DSP2833x Device Definitions.
  7631F//
  7632F//###########################################################################
  7633F// $TI Release: DSP2833x/DSP2823x C/C++ Header Files V1.31 $
  7634F// $Release Date: August 4, 2009 $
  7635F//###########################################################################
  7636F#ifndef DSP2833x_EXAMPLES_H
  7637F#define DSP2833x_EXAMPLES_H
  7638F/*-----------------------------------------------------------------------------
  7639F      Specify the PLL control register (PLLCR) and divide select (DIVSEL) value.
  7640F-----------------------------------------------------------------------------*/
  7641F//#define DSP28_DIVSEL 0 // Enable /4 for SYSCLKOUT
  7642F//#define DSP28_DIVSEL 1 // Enable /4 for SYSCKOUT
  7643F#define DSP28_DIVSEL 2
  7644F//#define DSP28_DIVSEL 3 // Enable /1 for SYSCLKOUT
  7645F#define DSP28_PLLCR 10
  7646F//#define DSP28_PLLCR 9
  7647F//#define DSP28_PLLCR 8
  7648F//#define DSP28_PLLCR 7
  7649F//#define DSP28_PLLCR 6
  7650F//#define DSP28_PLLCR 5
  7651F//#define DSP28_PLLCR 4
  7652F//#define DSP28_PLLCR 3
  7653F//#define DSP28_PLLCR 2
  7654F//#define DSP28_PLLCR 1
  7655F//#define DSP28_PLLCR 0 // PLL is bypassed in this mode
  7656F//----------------------------------------------------------------------------
  7657F/*-----------------------------------------------------------------------------
  7658F      Specify the clock rate of the CPU (SYSCLKOUT) in nS.
  7659F      Take into account the input clock frequency and the PLL multiplier
  7660F      selected in step 1.
  7661F      Use one of the values provided, or define your own.
  7662F      The trailing L is required tells the compiler to treat
  7663F      the number as a 64-bit value.
  7664F      Only one statement should be uncommented.
  7665F      Example 1:150 MHz devices:
  7666F                CLKIN is a 30MHz crystal.
  7667F                In step 1 the user specified PLLCR = 0xA for a
  7668F                150Mhz CPU clock (SYSCLKOUT = 150MHz).
  7669F                In this case, the CPU_RATE will be 6.667L
  7670F                Uncomment the line: #define CPU_RATE 6.667L
  7671F      Example 2: 100 MHz devices:
  7672F                  CLKIN is a 20MHz crystal.
  7673F                      In step 1 the user specified PLLCR = 0xA for a
  7674F                      100Mhz CPU clock (SYSCLKOUT = 100MHz).
  7675F                      In this case, the CPU_RATE will be 10.000L
  7676F                  Uncomment the line: #define CPU_RATE 10.000L
  7677F-----------------------------------------------------------------------------*/
  7678F#define CPU_RATE 6.667L
  7679F//#define CPU_RATE 7.143L // for a 140MHz CPU clock speed (SYSCLKOUT)
  7680F//#define CPU_RATE 8.333L // for a 120MHz CPU clock speed (SYSCLKOUT)
  7681F//#define CPU_RATE 10.000L // for a 100MHz CPU clock speed (SYSCLKOUT)
  7682F//#define CPU_RATE 13.330L // for a 75MHz CPU clock speed (SYSCLKOUT)
  7683F//#define CPU_RATE 20.000L // for a 50MHz CPU clock speed (SYSCLKOUT)
  7684F//#define CPU_RATE 33.333L // for a 30MHz CPU clock speed (SYSCLKOUT)
  7685F//#define CPU_RATE 41.667L // for a 24MHz CPU clock speed (SYSCLKOUT)
  7686F//#define CPU_RATE 50.000L // for a 20MHz CPU clock speed (SYSCLKOUT)
  7687F//#define CPU_RATE 66.667L // for a 15MHz CPU clock speed (SYSCLKOUT)
  7688F//#define CPU_RATE 100.000L // for a 10MHz CPU clock speed (SYSCLKOUT)
  7689F//----------------------------------------------------------------------------
  7690F/*-----------------------------------------------------------------------------
  7691F      Target device (in DSP2833x_Device.h) determines CPU frequency
  7692F      (for examples) - either 150 MHz (for 28335 and 28334) or 100 MHz
  7693F      (for 28332). User does not have to change anything here.
  7694F-----------------------------------------------------------------------------*/
  7695F#define CPU_FRQ_100MHZ 0
  7696F#define CPU_FRQ_150MHZ 1
  7697F//---------------------------------------------------------------------------
  7698F// Include Example Header Files:
  7699F//
  7700F/* OPEN FILE F:\Dropbox\Profissional\Konatus\Codes\F28335_Example\inc\DSP2833x_GlobalPrototypes.h */
  7701F// TI File $Revision: /main/11 $
  7702F// Checkin $Date: May 12, 2008 14:30:08 $
  7703F//###########################################################################
  7704F//
  7705F// FILE: DSP2833x_GlobalPrototypes.h
  7706F//
  7707F// TITLE: Global prototypes for DSP2833x Examples
  7708F//
  7709F//###########################################################################
  7710F// $TI Release: DSP2833x/DSP2823x C/C++ Header Files V1.31 $
  7711F// $Release Date: August 4, 2009 $
  7712F//###########################################################################
  7713F#ifndef DSP2833x_GLOBALPROTOTYPES_H
  7714F#define DSP2833x_GLOBALPROTOTYPES_H
  7715F/*---- shared global function prototypes -----------------------------------*/
  7716F
  7717Fextern void
  7718F  InitAdc ( void ) ;
  7719F
  7720Fextern void
  7721F  DMAInitialize ( void ) ;
  7722F// DMA Channel 1
  7723F
  7724Fextern void
  7725T  DMACH1AddrConfig (
  7726F  volatile Uint16 * DMA_Dest ,
  7727F  volatile Uint16 * DMA_Source ) ;
  7728F
  7729Fextern void
  7730T  DMACH1BurstConfig (
  7731F  Uint16 bsize ,
  7732F  int16 srcbstep ,
  7733F  int16 desbstep ) ;
  7734F
  7735Fextern void
  7736T  DMACH1TransferConfig (
  7737F  Uint16 tsize ,
  7738F  int16 srctstep ,
  7739F  int16 deststep ) ;
  7740F
  7741Fextern void
  7742T  DMACH1WrapConfig (
  7743F  Uint16 srcwsize ,
  7744F  int16 srcwstep ,
  7745F  Uint16 deswsize ,
  7746F  int16 deswstep ) ;
  7747F
  7748Fextern void
  7749T  DMACH1ModeConfig (
  7750F  Uint16 persel ,
  7751F  Uint16 perinte ,
  7752F  Uint16 oneshot ,
  7753F  Uint16 cont ,
  7754F  Uint16 synce ,
  7755F  Uint16 syncsel ,
  7756F  Uint16 ovrinte ,
  7757F  Uint16 datasize ,
  7758F  Uint16 chintmode ,
  7759F  Uint16 chinte ) ;
  7760F
  7761Fextern void
  7762F  StartDMACH1 ( void ) ;
  7763F// DMA Channel 2
  7764F
  7765Fextern void
  7766T  DMACH2AddrConfig (
  7767F  volatile Uint16 * DMA_Dest ,
  7768F  volatile Uint16 * DMA_Source ) ;
  7769F
  7770Fextern void
  7771T  DMACH2BurstConfig (
  7772F  Uint16 bsize ,
  7773F  int16 srcbstep ,
  7774F  int16 desbstep ) ;
  7775F
  7776Fextern void
  7777T  DMACH2TransferConfig (
  7778F  Uint16 tsize ,
  7779F  int16 srctstep ,
  7780F  int16 deststep ) ;
  7781F
  7782Fextern void
  7783T  DMACH2WrapConfig (
  7784F  Uint16 srcwsize ,
  7785F  int16 srcwstep ,
  7786F  Uint16 deswsize ,
  7787F  int16 deswstep ) ;
  7788F
  7789Fextern void
  7790T  DMACH2ModeConfig (
  7791F  Uint16 persel ,
  7792F  Uint16 perinte ,
  7793F  Uint16 oneshot ,
  7794F  Uint16 cont ,
  7795F  Uint16 synce ,
  7796F  Uint16 syncsel ,
  7797F  Uint16 ovrinte ,
  7798F  Uint16 datasize ,
  7799F  Uint16 chintmode ,
  7800F  Uint16 chinte ) ;
  7801F
  7802Fextern void
  7803F  StartDMACH2 ( void ) ;
  7804F// DMA Channel 3
  7805F
  7806Fextern void
  7807T  DMACH3AddrConfig (
  7808F  volatile Uint16 * DMA_Dest ,
  7809F  volatile Uint16 * DMA_Source ) ;
  7810F
  7811Fextern void
  7812T  DMACH3BurstConfig (
  7813F  Uint16 bsize ,
  7814F  int16 srcbstep ,
  7815F  int16 desbstep ) ;
  7816F
  7817Fextern void
  7818T  DMACH3TransferConfig (
  7819F  Uint16 tsize ,
  7820F  int16 srctstep ,
  7821F  int16 deststep ) ;
  7822F
  7823Fextern void
  7824T  DMACH3WrapConfig (
  7825F  Uint16 srcwsize ,
  7826F  int16 srcwstep ,
  7827F  Uint16 deswsize ,
  7828F  int16 deswstep ) ;
  7829F
  7830Fextern void
  7831T  DMACH3ModeConfig (
  7832F  Uint16 persel ,
  7833F  Uint16 perinte ,
  7834F  Uint16 oneshot ,
  7835F  Uint16 cont ,
  7836F  Uint16 synce ,
  7837F  Uint16 syncsel ,
  7838F  Uint16 ovrinte ,
  7839F  Uint16 datasize ,
  7840F  Uint16 chintmode ,
  7841F  Uint16 chinte ) ;
  7842F
  7843Fextern void
  7844F  StartDMACH3 ( void ) ;
  7845F// DMA Channel 4
  7846F
  7847Fextern void
  7848T  DMACH4AddrConfig (
  7849F  volatile Uint16 * DMA_Dest ,
  7850F  volatile Uint16 * DMA_Source ) ;
  7851F
  7852Fextern void
  7853T  DMACH4BurstConfig (
  7854F  Uint16 bsize ,
  7855F  int16 srcbstep ,
  7856F  int16 desbstep ) ;
  7857F
  7858Fextern void
  7859T  DMACH4TransferConfig (
  7860F  Uint16 tsize ,
  7861F  int16 srctstep ,
  7862F  int16 deststep ) ;
  7863F
  7864Fextern void
  7865T  DMACH4WrapConfig (
  7866F  Uint16 srcwsize ,
  7867F  int16 srcwstep ,
  7868F  Uint16 deswsize ,
  7869F  int16 deswstep ) ;
  7870F
  7871Fextern void
  7872T  DMACH4ModeConfig (
  7873F  Uint16 persel ,
  7874F  Uint16 perinte ,
  7875F  Uint16 oneshot ,
  7876F  Uint16 cont ,
  7877F  Uint16 synce ,
  7878F  Uint16 syncsel ,
  7879F  Uint16 ovrinte ,
  7880F  Uint16 datasize ,
  7881F  Uint16 chintmode ,
  7882F  Uint16 chinte ) ;
  7883F
  7884Fextern void
  7885F  StartDMACH4 ( void ) ;
  7886F// DMA Channel 5
  7887F
  7888Fextern void
  7889T  DMACH5AddrConfig (
  7890F  volatile Uint16 * DMA_Dest ,
  7891F  volatile Uint16 * DMA_Source ) ;
  7892F
  7893Fextern void
  7894T  DMACH5BurstConfig (
  7895F  Uint16 bsize ,
  7896F  int16 srcbstep ,
  7897F  int16 desbstep ) ;
  7898F
  7899Fextern void
  7900T  DMACH5TransferConfig (
  7901F  Uint16 tsize ,
  7902F  int16 srctstep ,
  7903F  int16 deststep ) ;
  7904F
  7905Fextern void
  7906T  DMACH5WrapConfig (
  7907F  Uint16 srcwsize ,
  7908F  int16 srcwstep ,
  7909F  Uint16 deswsize ,
  7910F  int16 deswstep ) ;
  7911F
  7912Fextern void
  7913T  DMACH5ModeConfig (
  7914F  Uint16 persel ,
  7915F  Uint16 perinte ,
  7916F  Uint16 oneshot ,
  7917F  Uint16 cont ,
  7918F  Uint16 synce ,
  7919F  Uint16 syncsel ,
  7920F  Uint16 ovrinte ,
  7921F  Uint16 datasize ,
  7922F  Uint16 chintmode ,
  7923F  Uint16 chinte ) ;
  7924F
  7925Fextern void
  7926F  StartDMACH5 ( void ) ;
  7927F// DMA Channel 6
  7928F
  7929Fextern void
  7930T  DMACH6AddrConfig (
  7931F  volatile Uint16 * DMA_Dest ,
  7932F  volatile Uint16 * DMA_Source ) ;
  7933F
  7934Fextern void
  7935T  DMACH6BurstConfig (
  7936F  Uint16 bsize ,
  7937F  Uint16 srcbstep ,
  7938F  int16 desbstep ) ;
  7939F
  7940Fextern void
  7941T  DMACH6TransferConfig (
  7942F  Uint16 tsize ,
  7943F  int16 srctstep ,
  7944F  int16 deststep ) ;
  7945F
  7946Fextern void
  7947T  DMACH6WrapConfig (
  7948F  Uint16 srcwsize ,
  7949F  int16 srcwstep ,
  7950F  Uint16 deswsize ,
  7951F  int16 deswstep ) ;
  7952F
  7953Fextern void
  7954T  DMACH6ModeConfig (
  7955F  Uint16 persel ,
  7956F  Uint16 perinte ,
  7957F  Uint16 oneshot ,
  7958F  Uint16 cont ,
  7959F  Uint16 synce ,
  7960F  Uint16 syncsel ,
  7961F  Uint16 ovrinte ,
  7962F  Uint16 datasize ,
  7963F  Uint16 chintmode ,
  7964F  Uint16 chinte ) ;
  7965F
  7966Fextern void
  7967F  StartDMACH6 ( void ) ;
  7968F
  7969Fextern void
  7970F  InitPeripherals ( void ) ;
  7971F
  7972Fextern void
  7973F  InitECan ( void ) ;
  7974F
  7975Fextern void
  7976F  InitECana ( void ) ;
  7977F
  7978Fextern void
  7979F  InitECanGpio ( void ) ;
  7980F
  7981Fextern void
  7982F  InitECanaGpio ( void ) ;
  7983F       // endif DSP28_ECANA
  7984F
  7985Fextern void
  7986F  InitECanb ( void ) ;
  7987F
  7988Fextern void
  7989F  InitECanbGpio ( void ) ;
  7990F       // endif DSP28_ECANB
  7991F
  7992Fextern void
  7993F  InitECap ( void ) ;
  7994F
  7995Fextern void
  7996F  InitECapGpio ( void ) ;
  7997F
  7998Fextern void
  7999F  InitECap1Gpio ( void ) ;
  8000F
  8001Fextern void
  8002F  InitECap2Gpio ( void ) ;
  8003F
  8004Fextern void
  8005F  InitECap3Gpio ( void ) ;
  8006F       // endif DSP28_ECAP3
  8007F
  8008Fextern void
  8009F  InitECap4Gpio ( void ) ;
  8010F       // endif DSP28_ECAP4
  8011F
  8012Fextern void
  8013F  InitECap5Gpio ( void ) ;
  8014F       // endif DSP28_ECAP5
  8015F
  8016Fextern void
  8017F  InitECap6Gpio ( void ) ;
  8018F       // endif DSP28_ECAP6
  8019F
  8020Fextern void
  8021F  InitEPwm ( void ) ;
  8022F
  8023Fextern void
  8024F  InitEPwmGpio ( void ) ;
  8025F
  8026Fextern void
  8027F  InitEPwm1Gpio ( void ) ;
  8028F
  8029Fextern void
  8030F  InitEPwm2Gpio ( void ) ;
  8031F
  8032Fextern void
  8033F  InitEPwm3Gpio ( void ) ;
  8034F
  8035Fextern void
  8036F  InitEPwm4Gpio ( void ) ;
  8037F       // endif DSP28_EPWM4
  8038F
  8039Fextern void
  8040F  InitEPwm5Gpio ( void ) ;
  8041F       // endif DSP28_EPWM5
  8042F
  8043Fextern void
  8044F  InitEPwm6Gpio ( void ) ;
  8045F       // endif DSP28_EPWM6
  8046F
  8047Fextern void
  8048F  InitEQep ( void ) ;
  8049F
  8050Fextern void
  8051F  InitEQepGpio ( void ) ;
  8052F
  8053Fextern void
  8054F  InitEQep1Gpio ( void ) ;
  8055F       // if DSP28_EQEP1
  8056F
  8057Fextern void
  8058F  InitEQep2Gpio ( void ) ;
  8059F       // endif DSP28_EQEP2
  8060F
  8061Fextern void
  8062F  InitGpio ( void ) ;
  8063F
  8064Fextern void
  8065F  InitI2CGpio ( void ) ;
  8066F
  8067Fextern void
  8068F  InitMcbsp ( void ) ;
  8069F
  8070Fextern void
  8071F  InitMcbspa ( void ) ;
  8072F
  8073Fextern void
  8074F  delay_loop ( void ) ;
  8075F
  8076Fextern void
  8077F  InitMcbspaGpio ( void ) ;
  8078F
  8079Fextern void
  8080F  InitMcbspa8bit ( void ) ;
  8081F
  8082Fextern void
  8083F  InitMcbspa12bit ( void ) ;
  8084F
  8085Fextern void
  8086F  InitMcbspa16bit ( void ) ;
  8087F
  8088Fextern void
  8089F  InitMcbspa20bit ( void ) ;
  8090F
  8091Fextern void
  8092F  InitMcbspa24bit ( void ) ;
  8093F
  8094Fextern void
  8095F  InitMcbspa32bit ( void ) ;
  8096F
  8097Fextern void
  8098F  InitMcbspb ( void ) ;
  8099F
  8100Fextern void
  8101F  InitMcbspbGpio ( void ) ;
  8102F
  8103Fextern void
  8104F  InitMcbspb8bit ( void ) ;
  8105F
  8106Fextern void
  8107F  InitMcbspb12bit ( void ) ;
  8108F
  8109Fextern void
  8110F  InitMcbspb16bit ( void ) ;
  8111F
  8112Fextern void
  8113F  InitMcbspb20bit ( void ) ;
  8114F
  8115Fextern void
  8116F  InitMcbspb24bit ( void ) ;
  8117F
  8118Fextern void
  8119F  InitMcbspb32bit ( void ) ;
  8120F       // endif DSP28_MCBSPB
  8121F
  8122Fextern void
  8123F  InitPieCtrl ( void ) ;
  8124F
  8125Fextern void
  8126F  InitPieVectTable ( void ) ;
  8127F
  8128Fextern void
  8129F  InitSci ( void ) ;
  8130F
  8131Fextern void
  8132F  InitSciGpio ( void ) ;
  8133F
  8134Fextern void
  8135F  InitSciaGpio ( void ) ;
  8136F
  8137Fextern void
  8138F  InitScibGpio ( void ) ;
  8139F       // endif DSP28_SCIB
  8140F
  8141Fextern void
  8142F  InitScicGpio ( void ) ;
  8143F
  8144Fextern void
  8145F  InitSpi ( void ) ;
  8146F
  8147Fextern void
  8148F  InitSpiGpio ( void ) ;
  8149F
  8150Fextern void
  8151F  InitSpiaGpio ( void ) ;
  8152F
  8153Fextern void
  8154F  InitSysCtrl ( void ) ;
  8155F
  8156Fextern void
  8157F  InitTzGpio ( void ) ;
  8158F
  8159Fextern void
  8160F  InitXIntrupt ( void ) ;
  8161F
  8162Fextern void
  8163F  XintfInit ( void ) ;
  8164F
  8165Fextern void
  8166F  InitXintf16Gpio() ;
  8167F
  8168Fextern void
  8169F  InitXintf32Gpio() ;
  8170F
  8171Fextern void
  8172T  InitPll (
  8173F  Uint16 pllcr ,
  8174F  Uint16 clkindiv ) ;
  8175F
  8176Fextern void
  8177F  InitPeripheralClocks ( void ) ;
  8178F
  8179Fextern void
  8180F  EnableInterrupts ( void ) ;
  8181F
  8182Fextern void
  8183T  DSP28x_usDelay (
  8184F  Uint32 Count ) ;
  8185F
  8186Fextern void
  8187F  ADC_cal ( void ) ;
  8188F#define KickDog ServiceDog
  8189F
  8190Fextern void
  8191F  ServiceDog ( void ) ;
  8192F
  8193Fextern void
  8194F  DisableDog ( void ) ;
  8195F
  8196Fextern Uint16
  8197F  CsmUnlock ( void ) ;
  8198F// DSP28_DBGIER.asm
  8199F
  8200Fextern void
  8201T  SetDBGIER (
  8202F  Uint16 dbgier ) ;
  8203F// CAUTION
  8204F// This function MUST be executed out of RAM. Executing it
  8205F// out of OTP/Flash will yield unpredictable results
  8206F
  8207Fextern void
  8208F  InitFlash ( void ) ;
  8209F
  8210Fvoid
  8211T  MemCopy (
  8212F  Uint16 * SourceAddr ,
  8213F  Uint16 * SourceEndAddr ,
  8214F  Uint16 * DestAddr ) ;
  8215F//---------------------------------------------------------------------------
  8216F// External symbols created by the linker cmd file
  8217F// DSP28 examples will use these to relocate code from one LOAD location
  8218F// in either Flash or XINTF to a different RUN location in internal
  8219F// RAM
  8220F
  8221Fextern Uint16
  8222F  RamfuncsLoadStart ;
  8223F
  8224Fextern Uint16
  8225F  RamfuncsLoadEnd ;
  8226F
  8227Fextern Uint16
  8228F  RamfuncsRunStart ;
  8229F
  8230Fextern Uint16
  8231F  XintffuncsLoadStart ;
  8232F
  8233Fextern Uint16
  8234F  XintffuncsLoadEnd ;
  8235F
  8236Fextern Uint16
  8237F  XintffuncsRunStart ;
  8238F       /* extern "C" */
  8239F       // - end of DSP2833x_GLOBALPROTOTYPES_H
  8240F//===========================================================================
  8241F// End of file.
  8242F//===========================================================================
  8243F 
  8244F#endif /*00 F:\Dropbox\Profissional\Konatus\Codes\F28335_Example\inc\DSP2833x_GlobalPrototypes.h*/
  8245F/*   CLOSE_FILE Include File */
  8246F 
  8247F         // Prototypes for global functions within the
  8248F                                              // .c files.
  8249F/* OPEN FILE F:\Dropbox\Profissional\Konatus\Codes\F28335_Example\inc\DSP2833x_ePwm_defines.h */
  8250F// TI File $Revision: /main/1 $
  8251F// Checkin $Date: August 18, 2006 13:45:39 $
  8252F//###########################################################################
  8253F//
  8254F// FILE: DSP2833x_EPwm_defines.h
  8255F//
  8256F// TITLE: #defines used in ePWM examples examples
  8257F//
  8258F//###########################################################################
  8259F// $TI Release: DSP2833x/DSP2823x C/C++ Header Files V1.31 $
  8260F// $Release Date: August 4, 2009 $
  8261F//###########################################################################
  8262F#ifndef DSP2833x_EPWM_DEFINES_H
  8263F#define DSP2833x_EPWM_DEFINES_H
  8264F// TBCTL (Time-Base Control)
  8265F//==========================
  8266F// CTRMODE bits
  8267F#define TB_COUNT_UP 0x0
  8268F#define TB_COUNT_DOWN 0x1
  8269F#define TB_COUNT_UPDOWN 0x2
  8270F#define TB_FREEZE 0x3
  8271F// PHSEN bit
  8272F#define TB_DISABLE 0x0
  8273F#define TB_ENABLE 0x1
  8274F// PRDLD bit
  8275F#define TB_SHADOW 0x0
  8276F#define TB_IMMEDIATE 0x1
  8277F// SYNCOSEL bits
  8278F#define TB_SYNC_IN 0x0
  8279F#define TB_CTR_ZERO 0x1
  8280F#define TB_CTR_CMPB 0x2
  8281F#define TB_SYNC_DISABLE 0x3
  8282F// HSPCLKDIV and CLKDIV bits
  8283F#define TB_DIV1 0x0
  8284F#define TB_DIV2 0x1
  8285F#define TB_DIV4 0x2
  8286F// PHSDIR bit
  8287F#define TB_DOWN 0x0
  8288F#define TB_UP 0x1
  8289F// CMPCTL (Compare Control)
  8290F//==========================
  8291F// LOADAMODE and LOADBMODE bits
  8292F#define CC_CTR_ZERO 0x0
  8293F#define CC_CTR_PRD 0x1
  8294F#define CC_CTR_ZERO_PRD 0x2
  8295F#define CC_LD_DISABLE 0x3
  8296F// SHDWAMODE and SHDWBMODE bits
  8297F#define CC_SHADOW 0x0
  8298F#define CC_IMMEDIATE 0x1
  8299F// AQCTLA and AQCTLB (Action Qualifier Control)
  8300F//=============================================
  8301F// ZRO, PRD, CAU, CAD, CBU, CBD bits
  8302F#define AQ_NO_ACTION 0x0
  8303F#define AQ_CLEAR 0x1
  8304F#define AQ_SET 0x2
  8305F#define AQ_TOGGLE 0x3
  8306F// DBCTL (Dead-Band Control)
  8307F//==========================
  8308F// OUT MODE bits
  8309F#define DB_DISABLE 0x0
  8310F#define DBA_ENABLE 0x1
  8311F#define DBB_ENABLE 0x2
  8312F#define DB_FULL_ENABLE 0x3
  8313F// POLSEL bits
  8314F#define DB_ACTV_HI 0x0
  8315F#define DB_ACTV_LOC 0x1
  8316F#define DB_ACTV_HIC 0x2
  8317F#define DB_ACTV_LO 0x3
  8318F// IN MODE
  8319F#define DBA_ALL 0x0
  8320F#define DBB_RED_DBA_FED 0x1
  8321F#define DBA_RED_DBB_FED 0x2
  8322F#define DBB_ALL 0x3
  8323F// CHPCTL (chopper control)
  8324F//==========================
  8325F// CHPEN bit
  8326F#define CHP_DISABLE 0x0
  8327F#define CHP_ENABLE 0x1
  8328F// CHPFREQ bits
  8329F#define CHP_DIV1 0x0
  8330F#define CHP_DIV2 0x1
  8331F#define CHP_DIV3 0x2
  8332F#define CHP_DIV4 0x3
  8333F#define CHP_DIV5 0x4
  8334F#define CHP_DIV6 0x5
  8335F#define CHP_DIV7 0x6
  8336F#define CHP_DIV8 0x7
  8337F// CHPDUTY bits
  8338F#define CHP1_8TH 0x0
  8339F#define CHP2_8TH 0x1
  8340F#define CHP3_8TH 0x2
  8341F#define CHP4_8TH 0x3
  8342F#define CHP5_8TH 0x4
  8343F#define CHP6_8TH 0x5
  8344F#define CHP7_8TH 0x6
  8345F// TZSEL (Trip Zone Select)
  8346F//==========================
  8347F// CBCn and OSHTn bits
  8348F#define TZ_DISABLE 0x0
  8349F#define TZ_ENABLE 0x1
  8350F// TZCTL (Trip Zone Control)
  8351F//==========================
  8352F// TZA and TZB bits
  8353F#define TZ_HIZ 0x0
  8354F#define TZ_FORCE_HI 0x1
  8355F#define TZ_FORCE_LO 0x2
  8356F#define TZ_NO_CHANGE 0x3
  8357F// ETSEL (Event Trigger Select)
  8358F//=============================
  8359F#define ET_CTR_ZERO 0x1
  8360F#define ET_CTR_PRD 0x2
  8361F#define ET_CTRU_CMPA 0x4
  8362F#define ET_CTRD_CMPA 0x5
  8363F#define ET_CTRU_CMPB 0x6
  8364F#define ET_CTRD_CMPB 0x7
  8365F// ETPS (Event Trigger Pre-scale)
  8366F//===============================
  8367F// INTPRD, SOCAPRD, SOCBPRD bits
  8368F#define ET_DISABLE 0x0
  8369F#define ET_1ST 0x1
  8370F#define ET_2ND 0x2
  8371F#define ET_3RD 0x3
  8372F//--------------------------------
  8373F// HRPWM (High Resolution PWM)
  8374F//================================
  8375F// HRCNFG
  8376F#define HR_Disable 0x0
  8377F#define HR_REP 0x1
  8378F#define HR_FEP 0x2
  8379F#define HR_BEP 0x3
  8380F#define HR_CMP 0x0
  8381F#define HR_PHS 0x1
  8382F#define HR_CTR_ZERO 0x0
  8383F#define HR_CTR_PRD 0x1
  8384F       /* extern "C" */
  8385F       // - end of DSP2833x_EPWM_DEFINES_H
  8386F//===========================================================================
  8387F// End of file.
  8388F//===========================================================================
  8389F#endif /*00 F:\Dropbox\Profissional\Konatus\Codes\F28335_Example\inc\DSP2833x_ePwm_defines.h*/
  8390F/*   CLOSE_FILE Include File */
  8391F 
  8392F             // Macros used for PWM examples.
  8393F/* OPEN FILE F:\Dropbox\Profissional\Konatus\Codes\F28335_Example\inc\DSP2833x_Dma_defines.h */
  8394F// TI File $Revision: /main/2 $
  8395F// Checkin $Date: August 14, 2007 16:32:29 $
  8396F//###########################################################################
  8397F//
  8398F// FILE: DSP2833x_Dma_defines.h
  8399F//
  8400F// TITLE: #defines used in DMA examples
  8401F//
  8402F//###########################################################################
  8403F// $TI Release: DSP2833x/DSP2823x C/C++ Header Files V1.31 $
  8404F// $Release Date: August 4, 2009 $
  8405F//###########################################################################
  8406F#ifndef DSP2833x_DMA_DEFINES_H
  8407F#define DSP2833x_DMA_DEFINES_H
  8408F// MODE
  8409F//==========================
  8410F// PERINTSEL bits
  8411F#define DMA_SEQ1INT 1
  8412F#define DMA_SEQ2INT 2
  8413F#define DMA_XINT1 3
  8414F#define DMA_XINT2 4
  8415F#define DMA_XINT3 5
  8416F#define DMA_XINT4 6
  8417F#define DMA_XINT5 7
  8418F#define DMA_XINT6 8
  8419F#define DMA_XINT7 9
  8420F#define DMA_XINT13 10
  8421F#define DMA_TINT0 11
  8422F#define DMA_TINT1 12
  8423F#define DMA_TINT2 13
  8424F#define DMA_MXEVTA 14
  8425F#define DMA_MREVTA 15
  8426F#define DMA_MXREVTB 16
  8427F#define DMA_MREVTB 17
  8428F// OVERINTE bit
  8429F#define OVRFLOW_DISABLE 0x0
  8430F#define OVEFLOW_ENABLE 0x1
  8431F// PERINTE bit
  8432F#define PERINT_DISABLE 0x0
  8433F#define PERINT_ENABLE 0x1
  8434F// CHINTMODE bits
  8435F#define CHINT_BEGIN 0x0
  8436F#define CHINT_END 0x1
  8437F// ONESHOT bits
  8438F#define ONESHOT_DISABLE 0x0
  8439F#define ONESHOT_ENABLE 0x1
  8440F// CONTINOUS bit
  8441F#define CONT_DISABLE 0x0
  8442F#define CONT_ENABLE 0x1
  8443F// SYNCE bit
  8444F#define SYNC_DISABLE 0x0
  8445F#define SYNC_ENABLE 0x1
  8446F// SYNCSEL bit
  8447F#define SYNC_SRC 0x0
  8448F#define SYNC_DST 0x1
  8449F// DATASIZE bit
  8450F#define SIXTEEN_BIT 0x0
  8451F#define THIRTYTWO_BIT 0x1
  8452F// CHINTE bit
  8453F#define CHINT_DISABLE 0x0
  8454F#define CHINT_ENABLE 0x1
  8455F       /* extern "C" */
  8456F       // - end of DSP2833x_EPWM_DEFINES_H
  8457F//===========================================================================
  8458F// End of file.
  8459F//===========================================================================
  8460F#endif /*00 F:\Dropbox\Profissional\Konatus\Codes\F28335_Example\inc\DSP2833x_Dma_defines.h*/
  8461F/*   CLOSE_FILE Include File */
  8462F 
  8463F              // Macros used for DMA examples.
  8464F/* OPEN FILE F:\Dropbox\Profissional\Konatus\Codes\F28335_Example\inc\DSP2833x_I2C_defines.h */
  8465F// TI File $Revision: /main/2 $
  8466F// Checkin $Date: April 16, 2008 17:16:47 $
  8467F//###########################################################################
  8468F//
  8469F// FILE:        DSP2833x_I2cExample.h
  8470F//
  8471F// TITLE:       2833x I2C Example Code Definitions.
  8472F//
  8473F//###########################################################################
  8474F// $TI Release: DSP2833x/DSP2823x C/C++ Header Files V1.31 $
  8475F// $Release Date: August 4, 2009 $
  8476F//###########################################################################
  8477F#ifndef DSP2833x_I2C_DEFINES_H
  8478F#define DSP2833x_I2C_DEFINES_H
  8479F//--------------------------------------------
  8480F// Defines
  8481F//--------------------------------------------
  8482F// Error Messages
  8483F#define I2C_ERROR 0xFFFF
  8484F#define I2C_ARB_LOST_ERROR 0x0001
  8485F#define I2C_NACK_ERROR 0x0002
  8486F#define I2C_BUS_BUSY_ERROR 0x1000
  8487F#define I2C_STP_NOT_READY_ERROR 0x5555
  8488F#define I2C_NO_FLAGS 0xAAAA
  8489F#define I2C_SUCCESS 0x0000
  8490F// Clear Status Flags
  8491F#define I2C_CLR_AL_BIT 0x0001
  8492F#define I2C_CLR_NACK_BIT 0x0002
  8493F#define I2C_CLR_ARDY_BIT 0x0004
  8494F#define I2C_CLR_RRDY_BIT 0x0008
  8495F#define I2C_CLR_SCD_BIT 0x0020
  8496F// Interrupt Source Messages
  8497F#define I2C_NO_ISRC 0x0000
  8498F#define I2C_ARB_ISRC 0x0001
  8499F#define I2C_NACK_ISRC 0x0002
  8500F#define I2C_ARDY_ISRC 0x0003
  8501F#define I2C_RX_ISRC 0x0004
  8502F#define I2C_TX_ISRC 0x0005
  8503F#define I2C_SCD_ISRC 0x0006
  8504F#define I2C_AAS_ISRC 0x0007
  8505F// I2CMSG structure defines
  8506F#define I2C_NO_STOP 0
  8507F#define I2C_YES_STOP 1
  8508F#define I2C_RECEIVE 0
  8509F#define I2C_TRANSMIT 1
  8510F#define I2C_MAX_BUFFER_SIZE 16
  8511F// I2C Slave State defines
  8512F#define I2C_NOTSLAVE 0
  8513F#define I2C_ADDR_AS_SLAVE 1
  8514F#define I2C_ST_MSG_READY 2
  8515F// I2C Slave Receiver messages defines
  8516F#define I2C_SND_MSG1 1
  8517F#define I2C_SND_MSG2 2
  8518F// I2C State defines
  8519F#define I2C_IDLE 0
  8520F#define I2C_SLAVE_RECEIVER 1
  8521F#define I2C_SLAVE_TRANSMITTER 2
  8522F#define I2C_MASTER_RECEIVER 3
  8523F#define I2C_MASTER_TRANSMITTER 4
  8524F// I2C Message Commands for I2CMSG struct
  8525F#define I2C_MSGSTAT_INACTIVE 0x0000
  8526F#define I2C_MSGSTAT_SEND_WITHSTOP 0x0010
  8527F#define I2C_MSGSTAT_WRITE_BUSY 0x0011
  8528F#define I2C_MSGSTAT_SEND_NOSTOP 0x0020
  8529F#define I2C_MSGSTAT_SEND_NOSTOP_BUSY 0x0021
  8530F#define I2C_MSGSTAT_RESTART 0x0022
  8531F#define I2C_MSGSTAT_READ_BUSY 0x0023
  8532F// Generic defines
  8533F#define I2C_TRUE 1
  8534F#define I2C_FALSE 0
  8535F#define I2C_YES 1
  8536F#define I2C_NO 0
  8537F#define I2C_DUMMY_BYTE 0
  8538F//--------------------------------------------
  8539F// Structures
  8540F//--------------------------------------------
  8541F// I2C Message Structure
  8542F
  8543Fstruct I2CMSG
  8544F{
  8545F  Uint16 MsgStatus ;
  8546F                         // Word stating what state msg is in:
  8547F               // I2C_MSGCMD_INACTIVE = do not send msg
  8548F               // I2C_MSGCMD_BUSY = msg start has been sent,
  8549F               // awaiting stop
  8550F               // I2C_MSGCMD_SEND_WITHSTOP = command to send
  8551F               // master trans msg complete with a stop bit
  8552F               // I2C_MSGCMD_SEND_NOSTOP = command to send
  8553F               // master trans msg without the stop bit
  8554F               // I2C_MSGCMD_RESTART = command to send a restart
  8555F               // as a master receiver with a stop bit
  8556F  Uint16 SlaveAddress ;  // I2C address of slave msg is intended for
  8557F  Uint16 NumOfBytes ;    // Num of valid bytes in (or to be put in MsgBuffer)
  8558F  Uint16 MemoryHighAddr ;        // EEPROM address of data associated with msg (high byte)
  8559F  Uint16 MemoryLowAddr ; // EEPROM address of data associated with msg (low byte)
  8560F  Uint16 MsgBuffer [ 16 ] ;
  8561F                                                // Array holding msg data - max that
  8562F                     // MAX_BUFFER_SIZE can be is 16 due to
  8563F                     // the FIFO's
  8564F} ;
  8565F       // end of DSP2833x_I2C_DEFINES_H definition
  8566F//===========================================================================
  8567F// End of file.
  8568F//===========================================================================
  8569F 
  8570F#endif /*00 F:\Dropbox\Profissional\Konatus\Codes\F28335_Example\inc\DSP2833x_I2C_defines.h*/
  8571F/*   CLOSE_FILE Include File */
  8572F 
  8573F              // Macros used for I2C examples.
  8574F#define PARTNO_28335 0xEF
  8575F#define PARTNO_28334 0xEE
  8576F#define PARTNO_28332 0xED
  8577F#define PARTNO_28235 0xE8
  8578F#define PARTNO_28234 0xE7
  8579F#define PARTNO_28232 0xE6
  8580F// Include files not used with DSP/BIOS
  8581F/* OPEN FILE F:\Dropbox\Profissional\Konatus\Codes\F28335_Example\inc\DSP2833x_DefaultISR.h */
  8582F// TI File $Revision: /main/1 $
  8583F// Checkin $Date: August 18, 2006 13:45:37 $
  8584F//###########################################################################
  8585F//
  8586F// FILE: DSP2833x_DefaultIsr.h
  8587F//
  8588F// TITLE: DSP2833x Devices Default Interrupt Service Routines Definitions.
  8589F//
  8590F//###########################################################################
  8591F// $TI Release: DSP2833x/DSP2823x C/C++ Header Files V1.31 $
  8592F// $Release Date: August 4, 2009 $
  8593F//###########################################################################
  8594F#ifndef DSP2833x_DEFAULT_ISR_H
  8595F#define DSP2833x_DEFAULT_ISR_H
  8596F//---------------------------------------------------------------------------
  8597F// Default Interrupt Service Routine Declarations:
  8598F//
  8599F// The following function prototypes are for the
  8600F// default ISR routines used with the default PIE vector table.
  8601F// This default vector table is found in the DSP2833x_PieVect.h
  8602F// file.
  8603F//
  8604F// Non-Peripheral Interrupts:
  8605F
  8606Finterrupt void
  8607F  INT13_ISR ( void ) ;          // XINT13 or CPU-Timer 1
  8608T  interrupt void
  8609F  INT14_ISR ( void ) ;          // CPU-Timer2
  8610T  interrupt void
  8611F  DATALOG_ISR ( void ) ;          // Datalogging interrupt
  8612T  interrupt void
  8613F  RTOSINT_ISR ( void ) ;          // RTOS interrupt
  8614T  interrupt void
  8615F  EMUINT_ISR ( void ) ;          // Emulation interrupt
  8616T  interrupt void
  8617F  NMI_ISR ( void ) ;          // Non-maskable interrupt
  8618T  interrupt void
  8619F  ILLEGAL_ISR ( void ) ;          // Illegal operation TRAP
  8620F// Group 1 PIE Interrupt Service Routines:
  8621T  interrupt void
  8622F  SEQ1INT_ISR ( void ) ;          // ADC Sequencer 1 ISR
  8623T  interrupt void
  8624F  SEQ2INT_ISR ( void ) ;          // ADC Sequencer 2 ISR
  8625T  interrupt void
  8626F  XINT1_ISR ( void ) ;          // External interrupt 1
  8627T  interrupt void
  8628F  XINT2_ISR ( void ) ;          // External interrupt 2
  8629T  interrupt void
  8630F  ADCINT_ISR ( void ) ;          // ADC
  8631T  interrupt void
  8632F  TINT0_ISR ( void ) ;          // Timer 0
  8633T  interrupt void
  8634F  WAKEINT_ISR ( void ) ;          // WD
  8635F// Group 6 PIE Interrupt Service Routines:
  8636T  interrupt void
  8637F  SPIRXINTA_ISR ( void ) ;          // SPI-A
  8638T  interrupt void
  8639F  SPITXINTA_ISR ( void ) ;          // SPI-A
  8640T  interrupt void
  8641F  MRINTA_ISR ( void ) ;          // McBSP-A
  8642T  interrupt void
  8643F  MXINTA_ISR ( void ) ;          // McBSP-A
  8644T  interrupt void
  8645F  MRINTB_ISR ( void ) ;          // McBSP-B
  8646T  interrupt void
  8647F  MXINTB_ISR ( void ) ;          // McBSP-B
  8648F// Group 7 PIE Interrupt Service Routines:
  8649T  interrupt void
  8650F  DINTCH1_ISR ( void ) ;          // DMA-Channel 1
  8651T  interrupt void
  8652F  DINTCH2_ISR ( void ) ;          // DMA-Channel 2
  8653T  interrupt void
  8654F  DINTCH3_ISR ( void ) ;          // DMA-Channel 3
  8655T  interrupt void
  8656F  DINTCH4_ISR ( void ) ;          // DMA-Channel 4
  8657T  interrupt void
  8658F  DINTCH5_ISR ( void ) ;          // DMA-Channel 5
  8659T  interrupt void
  8660F  DINTCH6_ISR ( void ) ;          // DMA-Channel 6
  8661F// Group 8 PIE Interrupt Service Routines:
  8662T  interrupt void
  8663F  I2CINT1A_ISR ( void ) ;          // I2C-A
  8664T  interrupt void
  8665F  I2CINT2A_ISR ( void ) ;          // I2C-A
  8666T  interrupt void
  8667F  SCIRXINTC_ISR ( void ) ;          // SCI-C
  8668T  interrupt void
  8669F  SCITXINTC_ISR ( void ) ;          // SCI-C
  8670F// Group 9 PIE Interrupt Service Routines:
  8671T  interrupt void
  8672F  SCIRXINTA_ISR ( void ) ;          // SCI-A
  8673T  interrupt void
  8674F  SCITXINTA_ISR ( void ) ;          // SCI-A
  8675T  interrupt void
  8676F  SCIRXINTB_ISR ( void ) ;          // SCI-B
  8677T  interrupt void
  8678F  SCITXINTB_ISR ( void ) ;          // SCI-B
  8679T  interrupt void
  8680F  ECAN0INTA_ISR ( void ) ;          // eCAN-A
  8681T  interrupt void
  8682F  ECAN1INTA_ISR ( void ) ;          // eCAN-A
  8683T  interrupt void
  8684F  ECAN0INTB_ISR ( void ) ;          // eCAN-B
  8685T  interrupt void
  8686F  ECAN1INTB_ISR ( void ) ;
  8687F                                    // eCAN-B
  8688F// Group 10 PIE Interrupt Service Routines:
  8689F// Group 11 PIE Interrupt Service Routines:
  8690F// Group 12 PIE Interrupt Service Routines:
  8691T  interrupt void
  8692F  XINT3_ISR ( void ) ;          // External interrupt 3
  8693T  interrupt void
  8694F  XINT4_ISR ( void ) ;          // External interrupt 4
  8695T  interrupt void
  8696F  XINT5_ISR ( void ) ;          // External interrupt 5
  8697T  interrupt void
  8698F  XINT6_ISR ( void ) ;          // External interrupt 6
  8699T  interrupt void
  8700F  XINT7_ISR ( void ) ;          // External interrupt 7
  8701T  interrupt void
  8702F  LVF_ISR ( void ) ;          // Latched overflow flag
  8703T  interrupt void
  8704F  LUF_ISR ( void ) ;          // Latched underflow flag
  8705F// Catch-all for Reserved Locations For testing purposes:
  8706T  interrupt void
  8707F  PIE_RESERVED ( void ) ;          // Reserved for test
  8708T  interrupt void
  8709F  rsvd_ISR ( void ) ;          // for test
  8710T  interrupt void
  8711F  INT_NOTUSED_ISR ( void ) ;
  8712F                                      // for unused interrupts
  8713F       /* extern "C" */
  8714F       // end of DSP2833x_DEFAULT_ISR_H definition
  8715F//===========================================================================
  8716F// End of file.
  8717F//===========================================================================
  8718F 
  8719F#endif /*00 F:\Dropbox\Profissional\Konatus\Codes\F28335_Example\inc\DSP2833x_DefaultISR.h*/
  8720F/*   CLOSE_FILE Include File */
  8721F 
  8722F// DO NOT MODIFY THIS LINE.
  8723F#define DELAY_US( A ) DSP28x_usDelay ( ( ( ( ( long double ) A * 1000.0L ) / ( long double ) CPU_RATE ) - 9.0L ) / 5.0L )
  8724F       /* extern "C" */
  8725F       // end of DSP2833x_EXAMPLES_H definition
  8726F//===========================================================================
  8727F// End of file.
  8728F//===========================================================================
  8729F#endif /*00 F:\Dropbox\Profissional\Konatus\Codes\F28335_Example\inc\DSP2833x_Examples.h*/
  8730F/*   CLOSE_FILE Include File */
  8731F 
  8732F/* OPEN FILE F:\Dropbox\Project UAV\Firmware\Firmware_VANT_MAVLink_Flash[Netrino]\inc\usr\dsp_types.h */
  8733F//############################################################################
  8734F//
  8735F// File:         dsp_types.h
  8736F// Version:      0.1
  8737F//
  8738F// Description: Structure and variable definitions.
  8739F//
  8740F//############################################################################
  8741F// Author: Rogrio Lima
  8742F// Release Date: July 2012
  8743F//############################################################################
  8744F#ifndef DSP_TYPES_H
  8745F#define DSP_TYPES_H
  8746F/* These definitions might not be 8-bit wide */
  8747F
  8748Ftypedef
  8749Fsigned char
  8750F  int8_t ;
  8751F
  8752Ftypedef
  8753Funsigned char
  8754F  uint8_t ;
  8755F  /* 7.18.1.1 Exact-width integer types */
  8756F
  8757Ftypedef
  8758Fshort
  8759F  int16_t ;
  8760F
  8761Ftypedef
  8762Funsigned short
  8763F  uint16_t ;
  8764F
  8765Ftypedef
  8766Flong
  8767F  int32_t ;
  8768F
  8769Ftypedef
  8770Funsigned long
  8771F  uint32_t ;
  8772F       /* DSP_TYPES_H */
  8773F 
  8774F#endif /*00 F:\Dropbox\Project UAV\Firmware\Firmware_VANT_MAVLink_Flash[Netrino]\inc\usr\dsp_types.h*/
  8775F/*   CLOSE_FILE Include File */
  8776F 
  8777F/* OPEN FILE F:\Dropbox\Project UAV\Firmware\Firmware_VANT_MAVLink_Flash[Netrino]\inc\usr\dsp_sensorhead_types.h */
  8778F//############################################################################
  8779F//
  8780F// File:         dsp_sensorhead_types.h
  8781F// Version:      0.1
  8782F//
  8783F// Description: Structure and variable definitions.
  8784F//
  8785F//############################################################################
  8786F// Author: Rogrio Lima
  8787F// Release Date: July 2012
  8788F//############################################################################
  8789F#ifndef DSP_SENSORHEAD_TYPES_H
  8790F#define DSP_SENSORHEAD_TYPES_H
  8791F/* LDRA REMOVE #include "dsp_types.h" */
  8792F/* OPEN FILE F:\Dropbox\Project UAV\Firmware\Firmware_VANT_MAVLink_Flash[Netrino]\inc\usr\dsp_quat.h */
  8793F//############################################################################
  8794F//
  8795F// File:         EKF_Quat.h
  8796F// Version:      0.1
  8797F//
  8798F// Description: Preprocessor definitions and function declarations for quater-
  8799F//       nion calculations.
  8800F//
  8801F//############################################################################
  8802F// Author: Rogrio Lima
  8803F// Release Date: July 2012
  8804F//############################################################################
  8805F#ifndef __EKF_quat_h
  8806F#define __EKF_quat_h
  8807F
  8808Ftypedef
  8809Fstruct _quat
  8810F{
  8811F  float a ,
  8812F  b ,
  8813F  c ,
  8814F  d ;
  8815F} quat ;
  8816F
  8817Fint16_t
  8818T  quat_mult (
  8819F  quat * src1 ,
  8820F  quat * src2 ,
  8821F  quat * dest ) ;
  8822F
  8823Fint16_t
  8824T  quat_conj (
  8825F  quat * src ,
  8826F  quat * dest ) ;
  8827F
  8828Fint16_t
  8829T  quat_norm (
  8830F  quat * src ) ;
  8831F
  8832Fint16_t
  8833T  quat_add (
  8834F  quat * src1 ,
  8835F  quat * src2 ,
  8836F  quat * dest ) ;
  8837F
  8838Fint16_t
  8839T  quat_subtract (
  8840F  quat * src1 ,
  8841F  quat * src2 ,
  8842F  quat * dest ) ;
  8843F
  8844Fint16_t
  8845T  quat_scalar_mult (
  8846F  quat * qsrc ,
  8847F  float scalar ,
  8848F  quat * dest ) ;
  8849F 
  8850F#endif /*00 F:\Dropbox\Project UAV\Firmware\Firmware_VANT_MAVLink_Flash[Netrino]\inc\usr\dsp_quat.h*/
  8851F/*   CLOSE_FILE Include File */
  8852F 
  8853F/* OPEN FILE F:\Dropbox\Project UAV\Firmware\Firmware_VANT_MAVLink_Flash[Netrino]\inc\usr\dsp_matrix.h */
  8854F//############################################################################
  8855F//
  8856F// File: dsp_matrix.h
  8857F// Version: 0.1
  8858F//
  8859F// Description: Preprocessor definitions and function declarations for matrix
  8860F// calculations.
  8861F//
  8862F//############################################################################
  8863F// Author: Rogrio Lima
  8864F// Release Date: July 2012
  8865F//############################################################################
  8866F#ifndef DSP_MATRIX_H
  8867F#define DSP_MATRIX_H
  8868F#define MATRIX_MAX_ROWS 12
  8869F#define MATRIX_MAX_COLUMNS 12
  8870F
  8871Ftypedef
  8872Fstruct _fMatrix
  8873F{
  8874F  int rows ;
  8875F  int columns ;
  8876F  float data [ 12 ] [ 12 ] ;
  8877F} fMatrix ;
  8878F// Matrix operations
  8879F
  8880Fint
  8881T  mat_add (
  8882F  fMatrix * src1 ,
  8883F  fMatrix * src2 ,
  8884F  fMatrix * dest ) ;
  8885F
  8886Fint
  8887T  mat_mult (
  8888F  fMatrix * src1 ,
  8889F  fMatrix * src2 ,
  8890F  fMatrix * dest ) ;
  8891F
  8892Fint
  8893T  mat_scalar_mult (
  8894F  float scalar ,
  8895F  fMatrix * src ,
  8896F  fMatrix * dest ) ;
  8897F
  8898Fint
  8899T  mat_determinant (
  8900F  fMatrix * src ,
  8901F  float * det ) ;
  8902F
  8903Fint
  8904T  mat_transpose (
  8905F  fMatrix * src ,
  8906F  fMatrix * dest ) ;
  8907F
  8908Fint
  8909T  mat_create_identity (
  8910F  fMatrix * dest ,
  8911F  int rows ,
  8912F  int columns ) ;
  8913F
  8914Fint
  8915T  mat_zero (
  8916F  fMatrix * dest ,
  8917F  int rows ,
  8918F  int columns ) ;
  8919F
  8920Fint
  8921T  mat_copy (
  8922F  fMatrix * src ,
  8923F  fMatrix * dest ) ;
  8924F//int mat_print( fMatrix* matrix );
  8925F//void hexPrint16( short byte );
  8926F 
  8927F#endif /*00 F:\Dropbox\Project UAV\Firmware\Firmware_VANT_MAVLink_Flash[Netrino]\inc\usr\dsp_matrix.h*/
  8928F/*   CLOSE_FILE Include File */
  8929F 
  8930F#define SUCCESS ( 1 == 1 )
  8931F#define FAIL ( 0 == 1 )
  8932F#define MAG_UPDATE 0
  8933F#define ACCEL_UPDATE 1
  8934F         // Original values
  8935F#define ACCEL_VARIANCE 223.59E-4f
  8936F#define GYRO_VARIANCE 68.81E-5f
  8937F#define GYRO_BIAS_VARIANCE 201.93E-3f
  8938F#define MAGNETO_VARIANCE 48.12E-5f
  8939F#define GPS_VARIANCE 1.6E-3f
  8940F#define QUATERNION_NORM_VARIANCE 1.0E-9f
  8941F#define ACCEL_SCALE_FACTOR 0.03830859375f
  8942F#define GYRO_SCALE_FACTOR_DEG 0.06956521739f
  8943F#define GYRO_SCALE_FACTOR_RAD 0.00121414208f
  8944F#define MAG_SCALE_FACTOR 0.00151515151f
  8945F#define RAD2DEG 57.2957795130f
  8946F#define DEG2RAD 0.01745329251f
  8947F#define KM2M 0.27777777778f
  8948F//#define       ABS_PRESSURE_SCALE_FACTOR // -> Transfer function
  8949F//#define       DIFF_PRESSURE_SCALE_FACTOR // -> Transfer function
  8950F/* Structure for holding raw sensor data */
  8951F
  8952Ftypedef
  8953Fstruct sensor_data_raw
  8954F{
  8955F  int16_t gyro_x ;
  8956F  int16_t gyro_y ;
  8957F  int16_t gyro_z ;
  8958F  int16_t new_gyro_data ;
  8959F  int16_t accel_x ;
  8960F  int16_t accel_y ;
  8961F  int16_t accel_z ;
  8962F        // Flag specifies whether there is new accel data in the sensor data structure
  8963F  int16_t new_accel_data ;
  8964F  int16_t mag_x ;
  8965F  int16_t mag_y ;
  8966F  int16_t mag_z ;
  8967F        // Flag specifies whether there is new magnetometer data in the sensor data structure
  8968F  int16_t new_mag_data ;
  8969F        // Rate gyro temperature measurement
  8970F  int16_t gyro_temperature ;
  8971F  int32_t abs_pressure ;
  8972F  int16_t new_abs_pressure_data ;
  8973F  int16_t diff_pressure ;
  8974F  int16_t new_diff_pressure_data ;
  8975F} sensor_data_raw_t ;
  8976F/* Structure for holding scaled sensor data */
  8977F
  8978Ftypedef
  8979F  struct
  8980F  {
  8981F    float gyro_x ;
  8982F    float gyro_y ;
  8983F    float gyro_z ;
  8984F    float accel_x ;
  8985F    float accel_y ;
  8986F    float accel_z ;
  8987F    float mag_x ;
  8988F    float mag_y ;
  8989F    float mag_z ;
  8990F    float gyro_temperature ;
  8991F    float abs_pressure ;
  8992F    float baro_altitude ;
  8993F    float diff_pressure ;
  8994F    float airspeed ;
  8995F        /* GPS data */
  8996F        /* Latitude */
  8997F    int16_t gps_lat_deg ;
  8998F    uint32_t gps_lat_min ;
  8999F    uint8_t gps_lat_sector ;
  9000F        /* Longitude */
  9001F    int16_t gps_lon_deg ;
  9002F    uint32_t gps_lon_min ;
  9003F    uint8_t gps_lon_sector ;
  9004F        /* Altitude */
  9005F    int32_t gps_alt ;
  9006F        /* Speed */
  9007F    int32_t gps_speed ;
  9008F    int32_t gps_course ;
  9009F        /* Time */
  9010F    uint16_t gps_hour ;
  9011F    uint16_t gps_min ;
  9012F    float gps_sec ;
  9013F        // Status
  9014F    uint16_t gps_position_fix_status ;
  9015F    uint16_t gps_no_sv ;
  9016F    float gps_hdop ;
  9017F    uint16_t gps_new_message ;
  9018F  } sensor_data_scaled_t ;
  9019F// Structure for storing AHRS states and other data related to state computation
  9020F// This structure is, in a way, redundant because all this data is also stored in the
  9021F// UM6_config or UM6_data structures. However, in the config and data strucutres, the
  9022F// data is packaged as UInt32 entries into an array for convenience with communication.
  9023F// To use the data as floats, special formatting is required. This structure provides
  9024F// a place to store that data in the expected format, which makes accessing it easier.
  9025F
  9026Ftypedef
  9027F  struct
  9028F  {
  9029F        /* Attitude states */
  9030F    float psi ;
  9031F    float theta ;
  9032F    float phi ;
  9033F        /* Angle rate states */
  9034F    float psi_dot ;
  9035F    float theta_dot ;
  9036F    float phi_dot ;
  9037F        /* Quaternion states "qib" = Quaternion from Inertial to Body */
  9038F    quat qib ;
  9039F    quat quat_debug ;
  9040F        /* Gyro biases */
  9041F    float bias_p ;
  9042F    float bias_q ;
  9043F    float bias_r ;
  9044F        /* Accelerometer biases */
  9045F    float bias_accel_x ;
  9046F    float bias_accel_y ;
  9047F    float bias_accel_z ;
  9048F        /* Magnetometer biases */
  9049F    float bias_mag_x ;
  9050F    float bias_mag_y ;
  9051F    float bias_mag_z ;
  9052F        /* State Transition Matrix (jacobian of system matrix 'f') */
  9053F    fMatrix jac_f ;
  9054F        /* Linearized measurement equation (jacobian of output equation 'h') */
  9055F    fMatrix jac_h ;
  9056F        /* Measurement noise matrix */
  9057F    fMatrix R ;
  9058F        /* Auxiliary construction measurement matrix for phi and theta angles. */
  9059F    fMatrix R_phi_theta ;
  9060F        /* Auxiliary construction measurement matrix for psi angle. */
  9061F    fMatrix R_psi ;
  9062F        /* Process noise matrix */
  9063F    fMatrix Q ;
  9064F        /* Accelerometer alignment matrix */
  9065F    fMatrix accel_align_mat ;
  9066F        /* Gyro alignment matrix */
  9067F    fMatrix gyro_align_mat ;
  9068F        /* Magnetometer calibration matrix */
  9069F    fMatrix mag_align_mat ;
  9070F        // Error covariance matrix
  9071F    fMatrix P ;
  9072F        /* Magnetic field reference vector */
  9073F    float mag_ref_x ;
  9074F    float mag_ref_y ;
  9075F    float mag_ref_z ;
  9076F        /* Accelerometer reference vector */
  9077F    float accel_ref_x ;
  9078F    float accel_ref_y ;
  9079F    float accel_ref_z ;
  9080F        /* Accelerometer variance */
  9081F    float accel_var ;
  9082F        /* Gyrometer variance */
  9083F    float gyro_var ;
  9084F        /* Gyro bias variance */
  9085F    float gyro_bias_var ;
  9086F        /* Magnetometer variance */
  9087F    float mag_var ;
  9088F        /* GPS velocity variance */
  9089F    float gps_var ;
  9090F    float U ;
  9091F    float V ;
  9092F    float W ;
  9093F    float U_ant ;
  9094F    float V_ant ;
  9095F    float W_ant ;
  9096F    float U_dot ;
  9097F    float V_dot ;
  9098F    float W_dot ;
  9099F    float temperature ;
  9100F        // Time sampling
  9101F    float Ts ;    // In seconds
  9102F    float debug_misc [ 5 ] ;
  9103F        // GPS stuffs
  9104F    float GPS_north ;    // In meters
  9105F    float GPS_east ;
  9106F    float GPS_h ;
  9107F    float GPS_h_ant ;
  9108F    float GPS_speed ;    // In m/s
  9109F    float GPS_speed_ant ;    // past speed
  9110F    float GPS_heading ;    // In m/s
  9111F    float GPS_Ts ;
  9112F    float GPS_lat_home ;
  9113F    float GPS_lon_home ;
  9114F    float GPS_alt_home ;
  9115F  } ahrs_states_t ;
  9116F// Structure for holding raw sensor data
  9117F
  9118Ftypedef
  9119F  struct
  9120F  {
  9121F        // input
  9122F    float xk [ 9 ] ;
  9123F    float xk_1 [ 9 ] ;
  9124F    float xk_2 [ 9 ] ;
  9125F        // output
  9126F    float yk [ 9 ] ;
  9127F    float yk_1 [ 9 ] ;
  9128F    float yk_2 [ 9 ] ;
  9129F    float a [ 5 ] ; // denominator coefficient
  9130F    float b [ 5 ] ; // numerator coefficient
  9131F  } digital_filter_data_t ;
  9132F
  9133Fvoid
  9134T  compute_euler_angles (
  9135F  ahrs_states_t * estimated_states ) ;
  9136F
  9137Fvoid
  9138T  unroll_states (
  9139F  ahrs_states_t * states ) ;
  9140F 
  9141F#endif /*00 F:\Dropbox\Project UAV\Firmware\Firmware_VANT_MAVLink_Flash[Netrino]\inc\usr\dsp_sensorhead_types.h*/
  9142F/*   CLOSE_FILE Include File */
  9143F 
  9144F/* OPEN FILE F:\Dropbox\Project UAV\Firmware\Firmware_VANT_MAVLink_Flash[Netrino]\inc\usr\dsp_i2c.h */
  9145F/******************************************************************************
  9146F* FILENAME: dsp_i2c.h
  9147F*
  9148F* DESCRIPTION:
  9149F* High-level functions for I2C module..
  9150F*
  9151F* FUNCTIONS:
  9152F* uint8_t i2cBatchWrite ( uint8_t, uint8_t*, uint8_t)
  9153F* uint8_t i2cBatchRead ( uint8_t, uint8_t, uint8_t*, uint8_t)
  9154F* void I2C_get_data (I2C_RawSensorData*)
  9155F* void I2C_init_sensors (void)
  9156F*
  9157F* VERSION DATE WHO DETAIL
  9158F* 1.0 05 Set 2011 Rogerio Lima Start-up coding.
  9159F* Plnio Pereira
  9160F* -----------------------------------------------------------------------------
  9161F* 2.0 30 Aug 2014 Rogerio Lima Improving code quality rewriting the
  9162F* code and correcting errors.
  9163F******************************************************************************/
  9164F/*
  9165F * SECTION ORDER
  9166F * 1. Comment block
  9167F * 2. Include statements
  9168F * 3. Definitions: data type, constants, macros
  9169F * 4. Static data declarations
  9170F * 5. Private functions prototypes
  9171F * 6. Public function bodies
  9172F * 7. Private function bodies
  9173F *
  9174F */
  9175F#ifndef DSP_I2C_H
  9176F#define DSP_I2C_H
  9177F#define I2C_TX_BUFSIZE 16U
  9178F#define I2C_RX_BUFSIZE 24U
  9179F#define I2C_ACK_ATTEMPTS 5000U
  9180F#define MAX_RETRIES 10000U
  9181F#define I2C_TRANSMITTER I2C_Direction_Transmitter
  9182F#define I2C_RECEIVER I2C_Direction_Receiver
  9183F#define I2C_BIT_SET 1U
  9184F#define I2C_BIT_CLEAR 0U
  9185F#define I2C_ACK_DISABLE 1U
  9186F#define I2C_ACK_ENABLE 0U
  9187F#define I2C_SEND_START 1U
  9188F#define I2C_NO_START 0U
  9189F#define I2C_SEND_STOP 1U
  9190F#define I2C_NO_STOP 0U
  9191F#define I2C_SCL_PIN GPIO_Pin_6
  9192F#define I2C_SDA_PIN GPIO_Pin_7
  9193F#define I2C_PORT GPIOB
  9194F#define I2C_ARBITRATION_LOST 10U
  9195F#define I2C_NACK 1U
  9196F#define I2C_TIMEOUT 11U
  9197F/*------------------------------------------------------------------------------
  9198F F28335 Register I2CMDR
  9199F------------------------------------------------------------------------------*/
  9200F// BC Bits
  9201F#define I2C_BC_8BITS 0x0000
  9202F#define I2C_BC_1BITS 0x0001
  9203F#define I2C_BC_2BITS 0x0002
  9204F#define I2C_BC_3BITS 0x0003
  9205F#define I2C_BC_4BITS 0x0004
  9206F#define I2C_BC_5BITS 0x0005
  9207F#define I2C_BC_6BITS 0x0006
  9208F#define I2C_BC_7BITS 0x0007
  9209F// FDF
  9210F#define I2C_NO_FREE_DATA_FORMAT 0x0000
  9211F#define I2C_FREE_DATA_FORMAT 0x0008
  9212F// STB
  9213F#define I2C_NO_START_BYTE 0x0000
  9214F#define I2C_START_BYTE 0x0010
  9215F// IRS
  9216F#define I2C_RESET 0x0000
  9217F#define I2C_ENABLED 0x0020
  9218F// DLB
  9219F#define I2C_NO_LOOPBACK 0x0000
  9220F#define I2C_LOOPBACK 0x0040
  9221F// RM
  9222F#define I2C_NO_REPEAT 0x0000
  9223F#define I2C_REPEAT 0x0080
  9224F/* Defines the length of time the i2c software will wait for clock stretching *
  9225F * the number of attempts simply corresponds with the number of iterations *
  9226F * through a for loop. */
  9227F#define I2C_MAX_ATTEMPTS 1000
  9228F/* Macro definitions */
  9229F#define I2C_DELAY_INIT( ) int16_t _counter ;
  9230F#define I2C_DELAY( ) for ( _counter = 0 ; _counter < 5 ; _counter ++ ) { asm volatile("mov r0, r0")   ; }
  9231F#define I2C_DELAY_SHORT( ) asm volatile("mov r0, r0")
  9232F/* Structure for holding raw sensor data from I2C bus
  9233Ftypedef struct __I2CData {
  9234F Gyrometers
  9235F int16_t W_x;
  9236F int16_t W_y;
  9237F int16_t W_z;
  9238F int16_t new_gyro_data;
  9239F Accelerometers
  9240F int16_t A_x;
  9241F int16_t A_y;
  9242F int16_t A_z;
  9243F Flag specifies whether there is new accel data in the sensor data structure
  9244F int16_t new_accel_data;
  9245F Magnetometers
  9246F int16_t H_x;
  9247F int16_t H_y;
  9248F int16_t H_z;
  9249F Flag specifies whether there is new magnetometer data in the sensor data structure
  9250F int16_t new_mag_data;
  9251F 
  9252F Rate gyro temperature measurement
  9253F int16_t gyro_temperature;
  9254F Differential pressure
  9255F int16_t diff_press;
  9256F Flag specifies whether there is new differential pressure data in the sensor data structure
  9257F int16_t new_diff_press_data;
  9258F Absolute pressure
  9259F int16_t abs_press;
  9260F Flag specifies whether there is new differential pressure data in the sensor data structure
  9261F int16_t new_abs_press_data;
  9262F} I2C_RawSensorData;*/
  9263F// Prototype statements for functions found within this file.
  9264F
  9265Fvoid
  9266F  Gpio_select_I2C ( void ) ;
  9267F// Software-emulated i2c function calls. Use these ones.
  9268F
  9269Fuint8_t
  9270T  i2cBatchWrite (
  9271F  const uint8_t address7 ,
  9272F  uint8_t * txBuffer ,
  9273F  const uint8_t bytesToWrite ) ;
  9274F
  9275Fuint8_t
  9276T  i2cBatchRead (
  9277F  const uint8_t address7 ,
  9278F  const uint8_t device_start_address ,
  9279F  uint8_t * rxBuffer ,
  9280F  const uint8_t bytesToRead ) ;
  9281F
  9282Fvoid
  9283T  i2c_get_data (
  9284F  sensor_data_raw_t * raw_data ) ;
  9285F
  9286Fvoid
  9287F  i2c_init_sensors ( void ) ;
  9288F 
  9289F#endif /*00 F:\Dropbox\Project UAV\Firmware\Firmware_VANT_MAVLink_Flash[Netrino]\inc\usr\dsp_i2c.h*/
  9290F/*   CLOSE_FILE Include File */
  9291F 
  9292F/* OPEN FILE F:\Dropbox\Project UAV\Firmware\Firmware_VANT_MAVLink_Flash[Netrino]\inc\usr\dsp_i2c_bmp085.h */
  9293F/******************************************************************************
  9294F* FILENAME: dsp_i2c_hsc.h
  9295F*
  9296F* DESCRIPTION:
  9297F* Functions for interacting with HSC BMP085 static pressure sensor.
  9298F*
  9299F* FUNCTIONS:
  9300F* void HSC_init (uint8_t*)
  9301F* void HSC_get_data (void)
  9302F*
  9303F* VERSION DATE WHO DETAIL
  9304F* 1.0 05 Set 2011 Rogerio Lima Start-up coding.
  9305F* Plnio Pereira
  9306F* -----------------------------------------------------------------------------
  9307F* 2.0 06 Set 2014 Rogerio Lima Improving code quality rewriting the
  9308F* code and correcting errors.
  9309F******************************************************************************/
  9310F#ifndef DSP_I2C_BMP085_H
  9311F#define DSP_I2C_BMP085_H
  9312F/* Register addresses for the BMP085 */
  9313F#define BMP_SLAVE_ADDRESS7 0x77U
  9314F#define BMP_REG_COEF_CALIB_ADD 0xAAU
  9315F#define BMP_REG_CTL_ADDRESS 0xF4U
  9316F#define BMP_REG_CTL_TEMPERATURE 0x2EU
  9317F#define BMP_REG_CTL_PRESSURE_0 0x34U
  9318F#define BMP_REG_CTL_PRESSURE_1 0x74U
  9319F#define BMP_REG_CTL_PRESSURE_2 0xB4U
  9320F#define BMP_REG_CTL_PRESSURE_3 0xF4U
  9321F#define BMP_REG_RESULT_ADDRESS 0xF6U
  9322F#define BMP_OSS_PRESSURE_16BITS 0x00U
  9323F#define BMP_OSS_PRESSURE_17BITS 0x01U
  9324F#define BMP_OSS_PRESSURE_18BITS 0x02U
  9325F#define BMP_OSS_PRESSURE_19BITS 0x03U
  9326F
  9327Ftypedef
  9328F  struct
  9329F  {
  9330F    int16_t AC1 ;
  9331F    int16_t AC2 ;
  9332F    int16_t AC3 ;
  9333F    uint16_t AC4 ;
  9334F    uint16_t AC5 ;
  9335F    uint16_t AC6 ;
  9336F    int16_t B1 ;
  9337F    int16_t B2 ;
  9338F    int16_t MB ;
  9339F    int16_t MC ;
  9340F    int16_t MD ;
  9341F    const uint8_t oversampling_setting ;
  9342F    int32_t UT ;
  9343F    int32_t UP ;
  9344F    int32_t true_T ;
  9345F    int32_t true_P ;
  9346F  } bmp085_data_t ;
  9347F  /* BMP085 function prototypes */
  9348F
  9349Fuint8_t
  9350T  bmp_init (
  9351F  bmp085_data_t * bmp_data ) ;
  9352F
  9353Fuint8_t
  9354F  bmp_ut_request ( void ) ;
  9355F
  9356Fuint8_t
  9357T  bmp_up_request (
  9358F  const uint8_t oss ) ;
  9359F
  9360Fuint8_t
  9361F  bmp_ut_get ( void ) ;
  9362F
  9363Fuint8_t
  9364F  bmp_up_get ( void ) ;
  9365F
  9366Fuint8_t
  9367T  bmp_pressure_get_data (
  9368F  bmp085_data_t * bmp_data ) ;
  9369F
  9370Fuint8_t
  9371T  bmp_temp_get_data (
  9372F  bmp085_data_t * bmp_data ) ;
  9373F 
  9374F#endif /*00 F:\Dropbox\Project UAV\Firmware\Firmware_VANT_MAVLink_Flash[Netrino]\inc\usr\dsp_i2c_bmp085.h*/
  9375F/*   CLOSE_FILE Include File */
  9376F 
  9377F
  9378Fextern int16_t
  9379F  temperature = 0 ;
  9380F
  9381Fextern int32_t
  9382F  pressure = 0 ;
  9383F
  9384Fextern uint8_t
  9385F  g_i2cTxBuf [ 16U ] ;
  9386F
  9387Fextern uint8_t
  9388F  g_i2cRxBuf [ 24U ] ;
  9389F
  9390Fuint8_t
  9391F  oversampling_setting = 0 ;
  9392F
  9393F
  9394Fconst uint8_t
  9395F  pressure_conversiontime [ 4 ] = { 5 , 8 , 14 , 26 } ;
  9396F
  9397Fbmp085_data_t *
  9398F  bmp_data_buffer ;
  9399F
  9400Fint16_t
  9401F  AC1 = 0 ;
  9402F
  9403Fint16_t
  9404F  AC2 = 0 ;
  9405F
  9406Fint16_t
  9407F  AC3 = 0 ;
  9408F
  9409Fuint16_t
  9410F  AC4 = 0 ;
  9411F
  9412Fuint16_t
  9413F  AC5 = 0 ;
  9414F
  9415Fuint16_t
  9416F  AC6 = 0 ;
  9417F
  9418Fint16_t
  9419F  B1 = 0 ;
  9420F
  9421Fint16_t
  9422F  B2 = 0 ;
  9423F
  9424Fint16_t
  9425F  MB = 0 ;
  9426F
  9427Fint16_t
  9428F  MC = 0 ;
  9429F
  9430Fint16_t
  9431F  MD = 0 ;
  9432F
  9433Fint16_t
  9434F  UT = 0 ;
  9435F
  9436Fint16_t
  9437F  UP = 0 ;
  9438F/*******************************************************************************
  9439F* Function Name : BMP_init
  9440F* Input : None
  9441F* Output : uint8_t* status_flag
  9442F* Return : 1 if success, 0 if fail
  9443F* Description : Initializes the BMP085 pressure sensor
  9444F*******************************************************************************/
  9445F
  9446Fuint8_t
  9447T  bmp_init (
  9448F  bmp085_data_t * bmp_data )
  9449F  {
  9450F    uint8_t
  9451F      returnval ;
  9452T    returnval = i2cBatchRead ( 0x77U , 0xAAU , g_i2cRxBuf , 22U ) ;
  9453T    if
  9454T      (
  9455T      returnval != 0U
  9456T      )
  9457T      {
  9458F        /* parameters AC1-AC6 */
  9459T        bmp_data -> AC1 = ( g_i2cRxBuf [ 0 ] << 8U ) | g_i2cRxBuf [ 1 ] ;
  9460T        bmp_data -> AC2 = ( g_i2cRxBuf [ 2 ] << 8U ) | g_i2cRxBuf [ 3 ] ;
  9461T        bmp_data -> AC3 = ( g_i2cRxBuf [ 4 ] << 8U ) | g_i2cRxBuf [ 5 ] ;
  9462T        bmp_data -> AC4 = ( g_i2cRxBuf [ 6 ] << 8U ) | g_i2cRxBuf [ 7 ] ;
  9463T        bmp_data -> AC5 = ( g_i2cRxBuf [ 8 ] << 8U ) | g_i2cRxBuf [ 9 ] ;
  9464T        bmp_data -> AC6 = ( g_i2cRxBuf [ 10 ] << 8U ) | g_i2cRxBuf [ 11 ] ;
  9465F        /* parameters B1, B2 */
  9466T        bmp_data -> B1 = ( g_i2cRxBuf [ 12 ] << 8U ) | g_i2cRxBuf [ 13 ] ;
  9467T        bmp_data -> B2 = ( g_i2cRxBuf [ 14 ] << 8U ) | g_i2cRxBuf [ 15 ] ;
  9468F        /* parameters MB, MC, MD */
  9469T        bmp_data -> MB = ( g_i2cRxBuf [ 16 ] << 8U ) | g_i2cRxBuf [ 17 ] ;
  9470T        bmp_data -> MC = ( g_i2cRxBuf [ 18 ] << 8U ) | g_i2cRxBuf [ 19 ] ;
  9471T        bmp_data -> MD = ( g_i2cRxBuf [ 20 ] << 8U ) | g_i2cRxBuf [ 21 ] ;
  9472T      }
  9473T    return
  9474T    ( returnval ) ;
  9475F  }
  9476F/*******************************************************************************
  9477F* Function Name : BMP_UT_request
  9478F* Input : None
  9479F* Output : uint8_t* i2cBuf
  9480F* Return : 1 if success, 0 if fail
  9481F* Description : Request temperature data from the BMP085 pressure sensor
  9482F*******************************************************************************/
  9483F
  9484Fuint8_t
  9485T  bmp_ut_request()
  9486F  {
  9487F    static uint8_t
  9488F      returnval ;
  9489T    g_i2cTxBuf [ 0 ] = 0xF4U ;
  9490T    g_i2cTxBuf [ 1 ] = 0x2EU ;
  9491T    returnval = i2cBatchWrite ( 0x77U , g_i2cTxBuf , 2U ) ;
  9492T    return
  9493T    ( returnval ) ;
  9494F  }
  9495F/*******************************************************************************
  9496F* Function Name : BMP_UP_request
  9497F* Input : None
  9498F* Output : uint8_t* i2cBuf
  9499F* Return : 1 if success, 0 if fail
  9500F* Description : Request pressure data from the BMP085 pressure sensor
  9501F*******************************************************************************/
  9502F
  9503Fuint8_t
  9504T  bmp_up_request (
  9505F  const uint8_t oss )
  9506F  {
  9507F    static uint8_t
  9508F      returnval ;
  9509T    g_i2cTxBuf [ 0 ] = 0xF4U ;
  9510T    switch (
  9511T      oss
  9512T      )
  9513T      {
  9514T      case 0 :
  9515T        g_i2cTxBuf [ 1 ] = 0x34U ;
  9516T        break ;
  9517T      case 1 :
  9518T        g_i2cTxBuf [ 1 ] = 0x74U ;
  9519T        break ;
  9520T      case 2 :
  9521T        g_i2cTxBuf [ 1 ] = 0xB4U ;
  9522T        break ;
  9523T      case 3 :
  9524T        g_i2cTxBuf [ 1 ] = 0xF4U ;
  9525T        break ;
  9526T      default :
  9527T        g_i2cTxBuf [ 1 ] = 0x34U ;
  9528T      }
  9529T    returnval = i2cBatchWrite ( 0x77U , g_i2cTxBuf , 2U ) ;
  9530T    return
  9531T    ( returnval ) ;
  9532F  }
  9533F/*******************************************************************************
  9534F* Function Name : getBMPTemperatureData
  9535F* Input : None
  9536F* Output : uint8_t* i2cBuf
  9537F* Return : 1 if success, 0 if fail
  9538F* Description : Gets the temperature from the BMP085 pressure sensor
  9539F*******************************************************************************/
  9540F
  9541Fuint8_t
  9542T  bmp_temp_get_data (
  9543F  bmp085_data_t * bmp_data )
  9544F  {
  9545F    static uint8_t
  9546F      returnval ;
  9547F    static int32_t
  9548F      x1 ;
  9549F    static int32_t
  9550F      x2 ;
  9551F    static int32_t
  9552F      b5 ;
  9553T    returnval = i2cBatchRead ( 0x77U , 0xF6U , g_i2cRxBuf , 2U ) ;
  9554T    if
  9555T      (
  9556T      returnval != 0U
  9557T      )
  9558T      {
  9559T        bmp_data -> UT = ( g_i2cRxBuf [ 0 ] << 8U ) | ( g_i2cRxBuf [ 0 ] ) ;
  9560F        /* calculate true temperature */
  9561T        x1 = (
  9562T        ( int32_t ) bmp_data -> UT - bmp_data -> AC6 ) * bmp_data -> AC5 >> 15U ;
  9563T        x2 = (
  9564T        ( int32_t ) bmp_data -> MC << 11U ) /
  9565T        ( x1 + bmp_data -> MD ) ;
  9566T        b5 = x1 + x2 ;
  9567T        bmp_data -> true_T = ( b5 + 8U ) >> 4U ;
  9568T      }
  9569T    return
  9570T    ( returnval ) ;
  9571F  }
  9572F/*******************************************************************************
  9573F* Function Name : BMP_Pressure_get_data
  9574F* Input : None
  9575F* Output : uint8_t* i2cBuf
  9576F* Return : 1 if success, 0 if fail
  9577F* Description : Gets the pressure from the BMP085 pressure sensor
  9578F*******************************************************************************/
  9579F
  9580Fuint8_t
  9581T  bmp_pressure_get_data (
  9582F  bmp085_data_t * bmp_data )
  9583F  {
  9584F    static int8_t
  9585F      returnval ;
  9586F    static int32_t
  9587F      pressure ;
  9588F    static int32_t
  9589F      x1 ;
  9590F    static int32_t
  9591F      x2 ;
  9592F    static int32_t
  9593F      x3 ;
  9594F    static int32_t
  9595F      b3 ;
  9596F    static int32_t
  9597F      b5 ;
  9598F    static int32_t
  9599F      b6 ;
  9600F    static int32_t
  9601F      p ;
  9602F    static uint32_t
  9603F      b4 ;
  9604F    static uint32_t
  9605F      b7 ;
  9606T    returnval = i2cBatchRead ( 0x77U , 0xF6U , g_i2cRxBuf , 3U ) ;
  9607T    if
  9608T      (
  9609T      returnval != 0U
  9610T      )
  9611T      {
  9612T        bmp_data -> UP = (
  9613T        (
  9614T        ( int32_t ) g_i2cRxBuf [ 0 ] << 16U ) | (
  9615T        ( int32_t ) g_i2cRxBuf [ 1 ] << 8U ) | (
  9616T        ( int32_t ) g_i2cRxBuf [ 2 ] ) ) >> ( 8U - oversampling_setting ) ;
  9617F        /* Calculate true temperature */
  9618T        x1 = (
  9619T        (
  9620T        ( int32_t ) UT - bmp_data -> AC6 ) * bmp_data -> AC5 ) >> 15U ;
  9621T        x2 = (
  9622T        ( int32_t ) bmp_data -> MC << 11U ) /
  9623T        ( x1 + bmp_data -> MD ) ;
  9624T        b5 = x1 + x2 ;
  9625F        /* Calculate true pressure */
  9626T        b6 = b5 - 4000U ;
  9627T        x1 = ( bmp_data -> B2 * ( b6 * b6 >> 12U ) ) >> 11U ;
  9628T        x2 = bmp_data -> AC2 * b6 >> 11U ;
  9629T        x3 = x1 + x2 ;
  9630T        b3 = (
  9631T        (
  9632T        ( int32_t ) bmp_data -> AC1 * 4U + x3 ) << bmp_data -> oversampling_setting + 2U ) >> 2U ;
  9633T        x1 = bmp_data -> AC3 * b6 >> 13U ;
  9634T        x2 = ( bmp_data -> B1 * (
  9635T        ( b6 * b6 ) >> 12U ) ) >> 16U ;
  9636T        x3 = (
  9637T        ( x1 + x2 ) + 2U ) >> 2U ;
  9638T        b4 = ( bmp_data -> AC4 * ( uint32_t ) ( x3 + 32768U ) ) >> 15U ;
  9639T        b7 = (
  9640T        ( uint32_t ) bmp_data -> UP - b3 ) * ( 50000U >> bmp_data -> oversampling_setting ) ;
  9641T        p = b7 < 0x80000000U
  9642T        ?
  9643T        ( b7 * 2U ) /
  9644T        b4
  9645T        :
  9646T        ( b7 /
  9647T        b4 ) * 2U
  9648T        ;
  9649T        x1 = ( p >> 8U ) * ( p >> 8U ) ;
  9650T        x1 = ( x1 * 3038 ) >> 16U ;
  9651T        x2 = ( - 7357 * p ) >> 16U ;
  9652T        bmp_data -> true_P = p + (
  9653T        ( x1 + x2 + 3791 ) >> 4U ) ;
  9654T      }
  9655T    return
  9656T    ( returnval ) ;
  9657F  }
  9658F 
