=========
Synthesis
=========

Synthesis is a process by which the RTL or the logical design is converted into a circuit using the components of standard cell library (SCL). This results in a gate level netlist.

Area And Timing Optimization
----------------------------

Apply different Synthesis Strategies to explore area and timing optimization by setting variable in the config.tcl:

.. code 