<stg><name>FC<1u, 800u, 500u>_Pipeline_L2_L3</name>


<trans_list>

<trans id="86" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="115" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="106" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="107" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="108" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="109" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="110" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="111" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="112" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %sum = alloca i32 1

]]></Node>
<StgValue><ssdm name="sum"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="10" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %ic = alloca i32 1

]]></Node>
<StgValue><ssdm name="ic"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %ib = alloca i32 1

]]></Node>
<StgValue><ssdm name="ib"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="42" op_0_bw="32">
<![CDATA[
newFuncRoot:3 %indvar_flatten6 = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten6"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:4 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %B, i64 666, i64 25, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:5 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %A, i64 666, i64 25, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:6 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %connect_7, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
newFuncRoot:7 %bound4_read = read i42 @_ssdm_op_Read.ap_auto.i42, i42 %bound4

]]></Node>
<StgValue><ssdm name="bound4_read"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="42" op_1_bw="42">
<![CDATA[
newFuncRoot:8 %store_ln0 = store i42 0, i42 %indvar_flatten6

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:9 %store_ln112 = store i32 0, i32 %ib

]]></Node>
<StgValue><ssdm name="store_ln112"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
newFuncRoot:10 %store_ln114 = store i10 0, i10 %ic

]]></Node>
<StgValue><ssdm name="store_ln114"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:11 %store_ln113 = store i16 0, i16 %sum

]]></Node>
<StgValue><ssdm name="store_ln113"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:12 %br_ln0 = br void %L4

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="42" op_0_bw="42" op_1_bw="0">
<![CDATA[
L4:0 %indvar_flatten6_load = load i42 %indvar_flatten6

]]></Node>
<StgValue><ssdm name="indvar_flatten6_load"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="1" op_0_bw="42" op_1_bw="42">
<![CDATA[
L4:1 %icmp_ln112 = icmp_eq  i42 %indvar_flatten6_load, i42 %bound4_read

]]></Node>
<StgValue><ssdm name="icmp_ln112"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="42" op_0_bw="42" op_1_bw="42">
<![CDATA[
L4:2 %add_ln112_1 = add i42 %indvar_flatten6_load, i42 1

]]></Node>
<StgValue><ssdm name="add_ln112_1"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
L4:3 %br_ln112 = br i1 %icmp_ln112, void %cond.true, void %for.inc141.loopexit.exitStub

]]></Node>
<StgValue><ssdm name="br_ln112"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
cond.true:1 %ic_load = load i10 %ic

]]></Node>
<StgValue><ssdm name="ic_load"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
cond.true:2 %ib_load = load i32 %ib

]]></Node>
<StgValue><ssdm name="ib_load"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
cond.true:3 %add_ln112 = add i32 %ib_load, i32 1

]]></Node>
<StgValue><ssdm name="add_ln112"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
cond.true:5 %icmp_ln114 = icmp_eq  i10 %ic_load, i10 800

]]></Node>
<StgValue><ssdm name="icmp_ln114"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
cond.true:6 %select_ln112 = select i1 %icmp_ln114, i10 0, i10 %ic_load

]]></Node>
<StgValue><ssdm name="select_ln112"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
cond.true:8 %select_ln112_2 = select i1 %icmp_ln114, i32 %add_ln112, i32 %ib_load

]]></Node>
<StgValue><ssdm name="select_ln112_2"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="19" op_0_bw="32">
<![CDATA[
cond.true:9 %trunc_ln117 = trunc i32 %select_ln112_2

]]></Node>
<StgValue><ssdm name="trunc_ln117"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
cond.true:10 %mul_ln117_1 = mul i19 %trunc_ln117, i19 800

]]></Node>
<StgValue><ssdm name="mul_ln117_1"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
cond.true:24 %add_ln114 = add i10 %select_ln112, i10 1

]]></Node>
<StgValue><ssdm name="add_ln114"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
cond.true:25 %icmp_ln114_1 = icmp_eq  i10 %add_ln114, i10 800

]]></Node>
<StgValue><ssdm name="icmp_ln114_1"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
cond.true:40 %br_ln114 = br i1 %icmp_ln114_1, void %new.latch.L4.split, void %last.iter.L4.split

]]></Node>
<StgValue><ssdm name="br_ln114"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="42" op_1_bw="42" op_2_bw="0" op_3_bw="0">
<![CDATA[
new.latch.L4.split:0 %store_ln112 = store i42 %add_ln112_1, i42 %indvar_flatten6

]]></Node>
<StgValue><ssdm name="store_ln112"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
new.latch.L4.split:1 %store_ln112 = store i32 %select_ln112_2, i32 %ib

]]></Node>
<StgValue><ssdm name="store_ln112"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="10" op_1_bw="10" op_2_bw="0" op_3_bw="0">
<![CDATA[
new.latch.L4.split:2 %store_ln114 = store i10 %add_ln114, i10 %ic

]]></Node>
<StgValue><ssdm name="store_ln114"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="43" st_id="3" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
cond.true:10 %mul_ln117_1 = mul i19 %trunc_ln117, i19 800

]]></Node>
<StgValue><ssdm name="mul_ln117_1"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="44" st_id="4" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
cond.true:10 %mul_ln117_1 = mul i19 %trunc_ln117, i19 800

]]></Node>
<StgValue><ssdm name="mul_ln117_1"/></StgValue>
</operation>

<operation id="45" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="19" op_0_bw="10">
<![CDATA[
cond.true:12 %zext_ln117 = zext i10 %select_ln112

]]></Node>
<StgValue><ssdm name="zext_ln117"/></StgValue>
</operation>

<operation id="46" st_id="4" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
cond.true:14 %add_ln117 = add i19 %mul_ln117_1, i19 %zext_ln117

]]></Node>
<StgValue><ssdm name="add_ln117"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="47" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="64" op_0_bw="10">
<![CDATA[
cond.true:11 %zext_ln114 = zext i10 %select_ln112

]]></Node>
<StgValue><ssdm name="zext_ln114"/></StgValue>
</operation>

<operation id="48" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
cond.true:13 %A_addr = getelementptr i8 %A, i64 0, i64 %zext_ln114

]]></Node>
<StgValue><ssdm name="A_addr"/></StgValue>
</operation>

<operation id="49" st_id="5" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
cond.true:14 %add_ln117 = add i19 %mul_ln117_1, i19 %zext_ln117

]]></Node>
<StgValue><ssdm name="add_ln117"/></StgValue>
</operation>

<operation id="50" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="64" op_0_bw="19">
<![CDATA[
cond.true:15 %zext_ln117_1 = zext i19 %add_ln117

]]></Node>
<StgValue><ssdm name="zext_ln117_1"/></StgValue>
</operation>

<operation id="51" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="19" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
cond.true:16 %B_addr = getelementptr i8 %B, i64 0, i64 %zext_ln117_1

]]></Node>
<StgValue><ssdm name="B_addr"/></StgValue>
</operation>

<operation id="52" st_id="5" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="8" op_0_bw="10">
<![CDATA[
cond.true:18 %A_load = load i10 %A_addr

]]></Node>
<StgValue><ssdm name="A_load"/></StgValue>
</operation>

<operation id="53" st_id="5" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="8" op_0_bw="19">
<![CDATA[
cond.true:20 %B_load = load i19 %B_addr

]]></Node>
<StgValue><ssdm name="B_load"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="54" st_id="6" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="8" op_0_bw="10">
<![CDATA[
cond.true:18 %A_load = load i10 %A_addr

]]></Node>
<StgValue><ssdm name="A_load"/></StgValue>
</operation>

<operation id="55" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="16" op_0_bw="8">
<![CDATA[
cond.true:19 %sext_ln117 = sext i8 %A_load

]]></Node>
<StgValue><ssdm name="sext_ln117"/></StgValue>
</operation>

<operation id="56" st_id="6" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="8" op_0_bw="19">
<![CDATA[
cond.true:20 %B_load = load i19 %B_addr

]]></Node>
<StgValue><ssdm name="B_load"/></StgValue>
</operation>

<operation id="57" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="16" op_0_bw="8">
<![CDATA[
cond.true:21 %sext_ln117_1 = sext i8 %B_load

]]></Node>
<StgValue><ssdm name="sext_ln117_1"/></StgValue>
</operation>

<operation id="58" st_id="6" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
cond.true:22 %mul_ln117 = mul i16 %sext_ln117_1, i16 %sext_ln117

]]></Node>
<StgValue><ssdm name="mul_ln117"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="59" st_id="7" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
cond.true:22 %mul_ln117 = mul i16 %sext_ln117_1, i16 %sext_ln117

]]></Node>
<StgValue><ssdm name="mul_ln117"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="60" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
cond.true:0 %sum_load = load i16 %sum

]]></Node>
<StgValue><ssdm name="sum_load"/></StgValue>
</operation>

<operation id="61" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
cond.true:7 %select_ln112_1 = select i1 %icmp_ln114, i16 0, i16 %sum_load

]]></Node>
<StgValue><ssdm name="select_ln112_1"/></StgValue>
</operation>

<operation id="62" st_id="8" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
cond.true:22 %mul_ln117 = mul i16 %sext_ln117_1, i16 %sext_ln117

]]></Node>
<StgValue><ssdm name="mul_ln117"/></StgValue>
</operation>

<operation id="63" st_id="8" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
cond.true:23 %sum_3 = add i16 %mul_ln117, i16 %select_ln112_1

]]></Node>
<StgValue><ssdm name="sum_3"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="64" st_id="9" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
cond.true:23 %sum_3 = add i16 %mul_ln117, i16 %select_ln112_1

]]></Node>
<StgValue><ssdm name="sum_3"/></StgValue>
</operation>

<operation id="65" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="17" op_0_bw="16">
<![CDATA[
cond.true:26 %sext_ln120 = sext i16 %sum_3

]]></Node>
<StgValue><ssdm name="sext_ln120"/></StgValue>
</operation>

<operation id="66" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
cond.true:27 %tmp_30 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %sum_3, i32 15

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="67" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
cond.true:28 %sub_ln120 = sub i17 0, i17 %sext_ln120

]]></Node>
<StgValue><ssdm name="sub_ln120"/></StgValue>
</operation>

<operation id="68" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="10" op_0_bw="10" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
cond.true:29 %tmp = partselect i10 @_ssdm_op_PartSelect.i10.i17.i32.i32, i17 %sub_ln120, i32 7, i32 16

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="69" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="11" op_0_bw="10">
<![CDATA[
cond.true:30 %zext_ln120 = zext i10 %tmp

]]></Node>
<StgValue><ssdm name="zext_ln120"/></StgValue>
</operation>

<operation id="70" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
cond.true:31 %sub_ln120_1 = sub i11 0, i11 %zext_ln120

]]></Node>
<StgValue><ssdm name="sub_ln120_1"/></StgValue>
</operation>

<operation id="71" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="9" op_0_bw="9" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
cond.true:32 %trunc_ln120_1 = partselect i9 @_ssdm_op_PartSelect.i9.i16.i32.i32, i16 %sum_3, i32 7, i32 15

]]></Node>
<StgValue><ssdm name="trunc_ln120_1"/></StgValue>
</operation>

<operation id="72" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="10" op_0_bw="9">
<![CDATA[
cond.true:33 %sext_ln120_1 = sext i9 %trunc_ln120_1

]]></Node>
<StgValue><ssdm name="sext_ln120_1"/></StgValue>
</operation>

<operation id="73" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="11" op_0_bw="10">
<![CDATA[
cond.true:34 %zext_ln120_1 = zext i10 %sext_ln120_1

]]></Node>
<StgValue><ssdm name="zext_ln120_1"/></StgValue>
</operation>

<operation id="74" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
cond.true:35 %output_data = select i1 %tmp_30, i11 %sub_ln120_1, i11 %zext_ln120_1

]]></Node>
<StgValue><ssdm name="output_data"/></StgValue>
</operation>

<operation id="75" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="10" op_0_bw="11">
<![CDATA[
cond.true:36 %trunc_ln120 = trunc i11 %output_data

]]></Node>
<StgValue><ssdm name="trunc_ln120"/></StgValue>
</operation>

<operation id="76" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="1" op_0_bw="1" op_1_bw="11" op_2_bw="32">
<![CDATA[
cond.true:37 %tmp_31 = bitselect i1 @_ssdm_op_BitSelect.i1.i11.i32, i11 %output_data, i32 10

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="77" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0" op_3_bw="0">
<![CDATA[
new.latch.L4.split:3 %store_ln113 = store i16 %sum_3, i16 %sum

]]></Node>
<StgValue><ssdm name="store_ln113"/></StgValue>
</operation>

<operation id="78" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="0">
<![CDATA[
new.latch.L4.split:4 %br_ln114 = br void %L4

]]></Node>
<StgValue><ssdm name="br_ln114"/></StgValue>
</operation>

<operation id="85" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln112" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="0">
<![CDATA[
for.inc141.loopexit.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="79" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
cond.true:4 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @L2_L3_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="80" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
cond.true:17 %specpipeline_ln115 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_3

]]></Node>
<StgValue><ssdm name="specpipeline_ln115"/></StgValue>
</operation>

<operation id="81" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
cond.true:38 %select_ln121 = select i1 %tmp_31, i10 0, i10 %trunc_ln120

]]></Node>
<StgValue><ssdm name="select_ln121"/></StgValue>
</operation>

<operation id="82" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="10">
<![CDATA[
cond.true:39 %zext_ln122 = zext i10 %select_ln121

]]></Node>
<StgValue><ssdm name="zext_ln122"/></StgValue>
</operation>

<operation id="83" st_id="10" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
last.iter.L4.split:0 %write_ln122 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %connect_7, i32 %zext_ln122

]]></Node>
<StgValue><ssdm name="write_ln122"/></StgValue>
</operation>

<operation id="84" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln114_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="0">
<![CDATA[
last.iter.L4.split:1 %br_ln114 = br void %new.latch.L4.split

]]></Node>
<StgValue><ssdm name="br_ln114"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
