

================================================================
== Vitis HLS Report for 'real_matmul_Pipeline_VITIS_LOOP_63_6'
================================================================
* Date:           Thu Feb  1 06:40:21 2024

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        real_proj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       13|       13|  0.130 us|  0.130 us|   13|   13|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_63_6  |       11|       11|        10|          2|          1|     2|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 10


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 1
  Pipeline-0 : II = 2, D = 10, States = { 1 2 3 4 5 6 7 8 9 10 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.39>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 13 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%MatC_BRAM_0_1_2_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %MatC_BRAM_0_1_2"   --->   Operation 14 'read' 'MatC_BRAM_0_1_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%MatC_BRAM_1_1_2_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %MatC_BRAM_1_1_2"   --->   Operation 15 'read' 'MatC_BRAM_1_1_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%MatC_BRAM_0_0_2_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %MatC_BRAM_0_0_2"   --->   Operation 16 'read' 'MatC_BRAM_0_0_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%MatC_BRAM_1_0_2_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %MatC_BRAM_1_0_2"   --->   Operation 17 'read' 'MatC_BRAM_1_0_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%sext_ln63_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln63"   --->   Operation 18 'read' 'sext_ln63_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%MatC_DRAM_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %MatC_DRAM"   --->   Operation 19 'read' 'MatC_DRAM_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%shl_ln_read = read i7 @_ssdm_op_Read.ap_auto.i7, i7 %shl_ln"   --->   Operation 20 'read' 'shl_ln_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%sext_ln63_cast = sext i16 %sext_ln63_read"   --->   Operation 21 'sext' 'sext_ln63_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %mem, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 1, void @empty_1, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (1.58ns)   --->   "%store_ln0 = store i2 0, i2 %i"   --->   Operation 23 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln0 = br void %VITIS_LOOP_64_7.i"   --->   Operation 24 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%i_1 = load i2 %i" [real_matmul.cpp:66->real_matmul.cpp:28]   --->   Operation 25 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (1.56ns)   --->   "%icmp_ln63 = icmp_eq  i2 %i_1, i2 2" [real_matmul.cpp:63->real_matmul.cpp:28]   --->   Operation 26 'icmp' 'icmp_ln63' <Predicate = true> <Delay = 1.56> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln63 = br i1 %icmp_ln63, void %VITIS_LOOP_64_7.i.split, void %_Z12block_matmulPA150_6ap_intILi16EEPA200_S0_iS4_.exit.exitStub" [real_matmul.cpp:63->real_matmul.cpp:28]   --->   Operation 27 'br' 'br_ln63' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%i_2_cast = zext i2 %i_1" [real_matmul.cpp:66->real_matmul.cpp:28]   --->   Operation 28 'zext' 'i_2_cast' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (1.87ns)   --->   "%empty = add i7 %i_2_cast, i7 %shl_ln_read" [real_matmul.cpp:66->real_matmul.cpp:28]   --->   Operation 29 'add' 'empty' <Predicate = (!icmp_ln63)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%p_cast = zext i7 %empty" [real_matmul.cpp:66->real_matmul.cpp:28]   --->   Operation 30 'zext' 'p_cast' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (4.52ns)   --->   "%empty_23 = mul i16 %p_cast, i16 400" [real_matmul.cpp:66->real_matmul.cpp:28]   --->   Operation 31 'mul' 'empty_23' <Predicate = (!icmp_ln63)> <Delay = 4.52> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.52> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 5.30>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %mem"   --->   Operation 32 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 33 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (1.56ns)   --->   "%add_ln63 = add i2 %i_1, i2 1" [real_matmul.cpp:63->real_matmul.cpp:28]   --->   Operation 34 'add' 'add_ln63' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%p_cast10 = zext i16 %empty_23" [real_matmul.cpp:66->real_matmul.cpp:28]   --->   Operation 35 'zext' 'p_cast10' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp2 = add i64 %p_cast10, i64 %MatC_DRAM_read" [real_matmul.cpp:66->real_matmul.cpp:28]   --->   Operation 36 'add' 'tmp2' <Predicate = (!icmp_ln63)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.65> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 37 [1/1] (5.30ns) (root node of TernaryAdder)   --->   "%empty_24 = add i64 %tmp2, i64 %sext_ln63_cast" [real_matmul.cpp:66->real_matmul.cpp:28]   --->   Operation 37 'add' 'empty_24' <Predicate = (!icmp_ln63)> <Delay = 5.30> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.65> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%trunc_ln2 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %empty_24, i32 1, i32 63" [real_matmul.cpp:64->real_matmul.cpp:28]   --->   Operation 38 'partselect' 'trunc_ln2' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%sext_ln64 = sext i63 %trunc_ln2" [real_matmul.cpp:64->real_matmul.cpp:28]   --->   Operation 39 'sext' 'sext_ln64' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%mem_addr = getelementptr i16 %mem, i64 %sext_ln64" [real_matmul.cpp:64->real_matmul.cpp:28]   --->   Operation 40 'getelementptr' 'mem_addr' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%trunc_ln66 = trunc i2 %i_1" [real_matmul.cpp:66->real_matmul.cpp:28]   --->   Operation 41 'trunc' 'trunc_ln66' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (1.58ns)   --->   "%store_ln63 = store i2 %add_ln63, i2 %i" [real_matmul.cpp:63->real_matmul.cpp:28]   --->   Operation 42 'store' 'store_ln63' <Predicate = (!icmp_ln63)> <Delay = 1.58>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 43 [1/1] (7.30ns)   --->   "%empty_25 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i16, i16 %mem_addr, i32 2" [real_matmul.cpp:64->real_matmul.cpp:28]   --->   Operation 43 'writereq' 'empty_25' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 44 [1/1] (0.80ns)   --->   "%select_ln66 = select i1 %trunc_ln66, i16 %MatC_BRAM_1_0_2_read, i16 %MatC_BRAM_0_0_2_read" [real_matmul.cpp:66->real_matmul.cpp:28]   --->   Operation 44 'select' 'select_ln66' <Predicate = true> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 45 [1/1] (7.30ns)   --->   "%write_ln66 = write void @_ssdm_op_Write.m_axi.p1i16, i16 %mem_addr, i16 %select_ln66, i2 3" [real_matmul.cpp:66->real_matmul.cpp:28]   --->   Operation 45 'write' 'write_ln66' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_4 : Operation 46 [1/1] (0.80ns)   --->   "%select_ln66_1 = select i1 %trunc_ln66, i16 %MatC_BRAM_1_1_2_read, i16 %MatC_BRAM_0_1_2_read" [real_matmul.cpp:66->real_matmul.cpp:28]   --->   Operation 46 'select' 'select_ln66_1' <Predicate = true> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 47 [1/1] (7.30ns)   --->   "%write_ln66 = write void @_ssdm_op_Write.m_axi.p1i16, i16 %mem_addr, i16 %select_ln66_1, i2 3" [real_matmul.cpp:66->real_matmul.cpp:28]   --->   Operation 47 'write' 'write_ln66' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 48 [5/5] (7.30ns)   --->   "%empty_26 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %mem_addr" [real_matmul.cpp:63->real_matmul.cpp:28]   --->   Operation 48 'writeresp' 'empty_26' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 49 [4/5] (7.30ns)   --->   "%empty_26 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %mem_addr" [real_matmul.cpp:63->real_matmul.cpp:28]   --->   Operation 49 'writeresp' 'empty_26' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 50 [3/5] (7.30ns)   --->   "%empty_26 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %mem_addr" [real_matmul.cpp:63->real_matmul.cpp:28]   --->   Operation 50 'writeresp' 'empty_26' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 56 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 56 'ret' 'ret_ln0' <Predicate = (icmp_ln63)> <Delay = 0.00>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 51 [2/5] (7.30ns)   --->   "%empty_26 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %mem_addr" [real_matmul.cpp:63->real_matmul.cpp:28]   --->   Operation 51 'writeresp' 'empty_26' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 52 [1/1] (0.00ns)   --->   "%speclooptripcount_ln42 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2" [real_matmul.cpp:42->real_matmul.cpp:28]   --->   Operation 52 'speclooptripcount' 'speclooptripcount_ln42' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 53 [1/1] (0.00ns)   --->   "%specloopname_ln63 = specloopname void @_ssdm_op_SpecLoopName, void @empty_14" [real_matmul.cpp:63->real_matmul.cpp:28]   --->   Operation 53 'specloopname' 'specloopname_ln63' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 54 [1/5] (7.30ns)   --->   "%empty_26 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %mem_addr" [real_matmul.cpp:63->real_matmul.cpp:28]   --->   Operation 54 'writeresp' 'empty_26' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 55 [1/1] (0.00ns)   --->   "%br_ln63 = br void %VITIS_LOOP_64_7.i" [real_matmul.cpp:63->real_matmul.cpp:28]   --->   Operation 55 'br' 'br_ln63' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ mem]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ shl_ln]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ MatC_DRAM]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ sext_ln63]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ MatC_BRAM_1_0_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ MatC_BRAM_0_0_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ MatC_BRAM_1_1_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ MatC_BRAM_0_1_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                      (alloca           ) [ 01100000000]
MatC_BRAM_0_1_2_read   (read             ) [ 01111000000]
MatC_BRAM_1_1_2_read   (read             ) [ 01111000000]
MatC_BRAM_0_0_2_read   (read             ) [ 01110000000]
MatC_BRAM_1_0_2_read   (read             ) [ 01110000000]
sext_ln63_read         (read             ) [ 00000000000]
MatC_DRAM_read         (read             ) [ 00100000000]
shl_ln_read            (read             ) [ 00000000000]
sext_ln63_cast         (sext             ) [ 00100000000]
specinterface_ln0      (specinterface    ) [ 00000000000]
store_ln0              (store            ) [ 00000000000]
br_ln0                 (br               ) [ 00000000000]
i_1                    (load             ) [ 00100000000]
icmp_ln63              (icmp             ) [ 01111111100]
br_ln63                (br               ) [ 00000000000]
i_2_cast               (zext             ) [ 00000000000]
empty                  (add              ) [ 00000000000]
p_cast                 (zext             ) [ 00000000000]
empty_23               (mul              ) [ 00100000000]
specbitsmap_ln0        (specbitsmap      ) [ 00000000000]
specpipeline_ln0       (specpipeline     ) [ 00000000000]
add_ln63               (add              ) [ 00000000000]
p_cast10               (zext             ) [ 00000000000]
tmp2                   (add              ) [ 00000000000]
empty_24               (add              ) [ 00000000000]
trunc_ln2              (partselect       ) [ 00000000000]
sext_ln64              (sext             ) [ 00000000000]
mem_addr               (getelementptr    ) [ 01111111111]
trunc_ln66             (trunc            ) [ 01111000000]
store_ln63             (store            ) [ 00000000000]
empty_25               (writereq         ) [ 00000000000]
select_ln66            (select           ) [ 00101000000]
write_ln66             (write            ) [ 00000000000]
select_ln66_1          (select           ) [ 01000100000]
write_ln66             (write            ) [ 00000000000]
speclooptripcount_ln42 (speclooptripcount) [ 00000000000]
specloopname_ln63      (specloopname     ) [ 00000000000]
empty_26               (writeresp        ) [ 00000000000]
br_ln63                (br               ) [ 00000000000]
ret_ln0                (ret              ) [ 00000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="mem">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mem"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="shl_ln">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shl_ln"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="MatC_DRAM">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="MatC_DRAM"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="sext_ln63">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln63"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="MatC_BRAM_1_0_2">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="MatC_BRAM_1_0_2"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="MatC_BRAM_0_0_2">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="MatC_BRAM_0_0_2"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="MatC_BRAM_1_1_2">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="MatC_BRAM_1_1_2"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="MatC_BRAM_0_1_2">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="MatC_BRAM_0_1_2"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i7"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i63.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.p1i16"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.p1i16"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.p1i16"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="76" class="1004" name="i_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="1" slack="0"/>
<pin id="78" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="MatC_BRAM_0_1_2_read_read_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="16" slack="0"/>
<pin id="82" dir="0" index="1" bw="16" slack="0"/>
<pin id="83" dir="1" index="2" bw="16" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="MatC_BRAM_0_1_2_read/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="MatC_BRAM_1_1_2_read_read_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="16" slack="0"/>
<pin id="88" dir="0" index="1" bw="16" slack="0"/>
<pin id="89" dir="1" index="2" bw="16" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="MatC_BRAM_1_1_2_read/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="MatC_BRAM_0_0_2_read_read_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="16" slack="0"/>
<pin id="94" dir="0" index="1" bw="16" slack="0"/>
<pin id="95" dir="1" index="2" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="MatC_BRAM_0_0_2_read/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="MatC_BRAM_1_0_2_read_read_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="16" slack="0"/>
<pin id="100" dir="0" index="1" bw="16" slack="0"/>
<pin id="101" dir="1" index="2" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="MatC_BRAM_1_0_2_read/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="sext_ln63_read_read_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="16" slack="0"/>
<pin id="106" dir="0" index="1" bw="16" slack="0"/>
<pin id="107" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln63_read/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="MatC_DRAM_read_read_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="64" slack="0"/>
<pin id="112" dir="0" index="1" bw="64" slack="0"/>
<pin id="113" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="MatC_DRAM_read/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="shl_ln_read_read_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="7" slack="0"/>
<pin id="118" dir="0" index="1" bw="7" slack="0"/>
<pin id="119" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="shl_ln_read/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="grp_writeresp_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="1" slack="0"/>
<pin id="124" dir="0" index="1" bw="16" slack="1"/>
<pin id="125" dir="0" index="2" bw="3" slack="0"/>
<pin id="126" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="empty_25/3 empty_26/6 "/>
</bind>
</comp>

<comp id="129" class="1004" name="write_ln66_write_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="0" slack="0"/>
<pin id="131" dir="0" index="1" bw="16" slack="2"/>
<pin id="132" dir="0" index="2" bw="16" slack="1"/>
<pin id="133" dir="0" index="3" bw="1" slack="0"/>
<pin id="134" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln66/4 "/>
</bind>
</comp>

<comp id="137" class="1004" name="write_ln66_write_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="0" slack="0"/>
<pin id="139" dir="0" index="1" bw="16" slack="3"/>
<pin id="140" dir="0" index="2" bw="16" slack="1"/>
<pin id="141" dir="0" index="3" bw="1" slack="0"/>
<pin id="142" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln66/5 "/>
</bind>
</comp>

<comp id="146" class="1004" name="sext_ln63_cast_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="16" slack="0"/>
<pin id="148" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln63_cast/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="store_ln0_store_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="1" slack="0"/>
<pin id="152" dir="0" index="1" bw="2" slack="0"/>
<pin id="153" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="155" class="1004" name="i_1_load_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="2" slack="0"/>
<pin id="157" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_1/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="icmp_ln63_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="2" slack="0"/>
<pin id="160" dir="0" index="1" bw="2" slack="0"/>
<pin id="161" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln63/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="i_2_cast_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="2" slack="0"/>
<pin id="166" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_2_cast/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="empty_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="2" slack="0"/>
<pin id="170" dir="0" index="1" bw="7" slack="0"/>
<pin id="171" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="p_cast_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="7" slack="0"/>
<pin id="176" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="empty_23_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="7" slack="0"/>
<pin id="180" dir="0" index="1" bw="10" slack="0"/>
<pin id="181" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="empty_23/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="add_ln63_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="2" slack="1"/>
<pin id="186" dir="0" index="1" bw="1" slack="0"/>
<pin id="187" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln63/2 "/>
</bind>
</comp>

<comp id="189" class="1004" name="p_cast10_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="16" slack="1"/>
<pin id="191" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast10/2 "/>
</bind>
</comp>

<comp id="192" class="1004" name="tmp2_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="16" slack="0"/>
<pin id="194" dir="0" index="1" bw="64" slack="1"/>
<pin id="195" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp2/2 "/>
</bind>
</comp>

<comp id="197" class="1004" name="empty_24_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="64" slack="0"/>
<pin id="199" dir="0" index="1" bw="16" slack="1"/>
<pin id="200" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_24/2 "/>
</bind>
</comp>

<comp id="202" class="1004" name="trunc_ln2_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="63" slack="0"/>
<pin id="204" dir="0" index="1" bw="64" slack="0"/>
<pin id="205" dir="0" index="2" bw="1" slack="0"/>
<pin id="206" dir="0" index="3" bw="7" slack="0"/>
<pin id="207" dir="1" index="4" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln2/2 "/>
</bind>
</comp>

<comp id="212" class="1004" name="sext_ln64_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="63" slack="0"/>
<pin id="214" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln64/2 "/>
</bind>
</comp>

<comp id="216" class="1004" name="mem_addr_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="16" slack="0"/>
<pin id="218" dir="0" index="1" bw="63" slack="0"/>
<pin id="219" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="mem_addr/2 "/>
</bind>
</comp>

<comp id="222" class="1004" name="trunc_ln66_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="2" slack="1"/>
<pin id="224" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln66/2 "/>
</bind>
</comp>

<comp id="225" class="1004" name="store_ln63_store_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="2" slack="0"/>
<pin id="227" dir="0" index="1" bw="2" slack="1"/>
<pin id="228" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln63/2 "/>
</bind>
</comp>

<comp id="230" class="1004" name="select_ln66_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="1" slack="1"/>
<pin id="232" dir="0" index="1" bw="16" slack="2"/>
<pin id="233" dir="0" index="2" bw="16" slack="2"/>
<pin id="234" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln66/3 "/>
</bind>
</comp>

<comp id="235" class="1004" name="select_ln66_1_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="1" slack="2"/>
<pin id="237" dir="0" index="1" bw="16" slack="3"/>
<pin id="238" dir="0" index="2" bw="16" slack="3"/>
<pin id="239" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln66_1/4 "/>
</bind>
</comp>

<comp id="240" class="1005" name="i_reg_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="2" slack="0"/>
<pin id="242" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="247" class="1005" name="MatC_BRAM_0_1_2_read_reg_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="16" slack="3"/>
<pin id="249" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="MatC_BRAM_0_1_2_read "/>
</bind>
</comp>

<comp id="252" class="1005" name="MatC_BRAM_1_1_2_read_reg_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="16" slack="3"/>
<pin id="254" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="MatC_BRAM_1_1_2_read "/>
</bind>
</comp>

<comp id="257" class="1005" name="MatC_BRAM_0_0_2_read_reg_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="16" slack="2"/>
<pin id="259" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="MatC_BRAM_0_0_2_read "/>
</bind>
</comp>

<comp id="262" class="1005" name="MatC_BRAM_1_0_2_read_reg_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="16" slack="2"/>
<pin id="264" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="MatC_BRAM_1_0_2_read "/>
</bind>
</comp>

<comp id="267" class="1005" name="MatC_DRAM_read_reg_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="64" slack="1"/>
<pin id="269" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="MatC_DRAM_read "/>
</bind>
</comp>

<comp id="272" class="1005" name="sext_ln63_cast_reg_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="64" slack="1"/>
<pin id="274" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln63_cast "/>
</bind>
</comp>

<comp id="277" class="1005" name="i_1_reg_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="2" slack="1"/>
<pin id="279" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="283" class="1005" name="icmp_ln63_reg_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="1" slack="1"/>
<pin id="285" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln63 "/>
</bind>
</comp>

<comp id="287" class="1005" name="empty_23_reg_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="16" slack="1"/>
<pin id="289" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="empty_23 "/>
</bind>
</comp>

<comp id="292" class="1005" name="mem_addr_reg_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="16" slack="1"/>
<pin id="294" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="mem_addr "/>
</bind>
</comp>

<comp id="299" class="1005" name="trunc_ln66_reg_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="1" slack="1"/>
<pin id="301" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln66 "/>
</bind>
</comp>

<comp id="305" class="1005" name="select_ln66_reg_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="16" slack="1"/>
<pin id="307" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="select_ln66 "/>
</bind>
</comp>

<comp id="310" class="1005" name="select_ln66_1_reg_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="16" slack="1"/>
<pin id="312" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="select_ln66_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="79"><net_src comp="16" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="84"><net_src comp="18" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="85"><net_src comp="14" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="90"><net_src comp="18" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="91"><net_src comp="12" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="96"><net_src comp="18" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="97"><net_src comp="10" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="102"><net_src comp="18" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="103"><net_src comp="8" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="108"><net_src comp="18" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="109"><net_src comp="6" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="114"><net_src comp="20" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="115"><net_src comp="4" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="120"><net_src comp="22" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="121"><net_src comp="2" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="127"><net_src comp="58" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="128"><net_src comp="60" pin="0"/><net_sink comp="122" pin=2"/></net>

<net id="135"><net_src comp="62" pin="0"/><net_sink comp="129" pin=0"/></net>

<net id="136"><net_src comp="64" pin="0"/><net_sink comp="129" pin=3"/></net>

<net id="143"><net_src comp="62" pin="0"/><net_sink comp="137" pin=0"/></net>

<net id="144"><net_src comp="64" pin="0"/><net_sink comp="137" pin=3"/></net>

<net id="145"><net_src comp="66" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="149"><net_src comp="104" pin="2"/><net_sink comp="146" pin=0"/></net>

<net id="154"><net_src comp="40" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="162"><net_src comp="155" pin="1"/><net_sink comp="158" pin=0"/></net>

<net id="163"><net_src comp="42" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="167"><net_src comp="155" pin="1"/><net_sink comp="164" pin=0"/></net>

<net id="172"><net_src comp="164" pin="1"/><net_sink comp="168" pin=0"/></net>

<net id="173"><net_src comp="116" pin="2"/><net_sink comp="168" pin=1"/></net>

<net id="177"><net_src comp="168" pin="2"/><net_sink comp="174" pin=0"/></net>

<net id="182"><net_src comp="174" pin="1"/><net_sink comp="178" pin=0"/></net>

<net id="183"><net_src comp="44" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="188"><net_src comp="52" pin="0"/><net_sink comp="184" pin=1"/></net>

<net id="196"><net_src comp="189" pin="1"/><net_sink comp="192" pin=0"/></net>

<net id="201"><net_src comp="192" pin="2"/><net_sink comp="197" pin=0"/></net>

<net id="208"><net_src comp="54" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="209"><net_src comp="197" pin="2"/><net_sink comp="202" pin=1"/></net>

<net id="210"><net_src comp="16" pin="0"/><net_sink comp="202" pin=2"/></net>

<net id="211"><net_src comp="56" pin="0"/><net_sink comp="202" pin=3"/></net>

<net id="215"><net_src comp="202" pin="4"/><net_sink comp="212" pin=0"/></net>

<net id="220"><net_src comp="0" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="221"><net_src comp="212" pin="1"/><net_sink comp="216" pin=1"/></net>

<net id="229"><net_src comp="184" pin="2"/><net_sink comp="225" pin=0"/></net>

<net id="243"><net_src comp="76" pin="1"/><net_sink comp="240" pin=0"/></net>

<net id="244"><net_src comp="240" pin="1"/><net_sink comp="150" pin=1"/></net>

<net id="245"><net_src comp="240" pin="1"/><net_sink comp="155" pin=0"/></net>

<net id="246"><net_src comp="240" pin="1"/><net_sink comp="225" pin=1"/></net>

<net id="250"><net_src comp="80" pin="2"/><net_sink comp="247" pin=0"/></net>

<net id="251"><net_src comp="247" pin="1"/><net_sink comp="235" pin=2"/></net>

<net id="255"><net_src comp="86" pin="2"/><net_sink comp="252" pin=0"/></net>

<net id="256"><net_src comp="252" pin="1"/><net_sink comp="235" pin=1"/></net>

<net id="260"><net_src comp="92" pin="2"/><net_sink comp="257" pin=0"/></net>

<net id="261"><net_src comp="257" pin="1"/><net_sink comp="230" pin=2"/></net>

<net id="265"><net_src comp="98" pin="2"/><net_sink comp="262" pin=0"/></net>

<net id="266"><net_src comp="262" pin="1"/><net_sink comp="230" pin=1"/></net>

<net id="270"><net_src comp="110" pin="2"/><net_sink comp="267" pin=0"/></net>

<net id="271"><net_src comp="267" pin="1"/><net_sink comp="192" pin=1"/></net>

<net id="275"><net_src comp="146" pin="1"/><net_sink comp="272" pin=0"/></net>

<net id="276"><net_src comp="272" pin="1"/><net_sink comp="197" pin=1"/></net>

<net id="280"><net_src comp="155" pin="1"/><net_sink comp="277" pin=0"/></net>

<net id="281"><net_src comp="277" pin="1"/><net_sink comp="184" pin=0"/></net>

<net id="282"><net_src comp="277" pin="1"/><net_sink comp="222" pin=0"/></net>

<net id="286"><net_src comp="158" pin="2"/><net_sink comp="283" pin=0"/></net>

<net id="290"><net_src comp="178" pin="2"/><net_sink comp="287" pin=0"/></net>

<net id="291"><net_src comp="287" pin="1"/><net_sink comp="189" pin=0"/></net>

<net id="295"><net_src comp="216" pin="2"/><net_sink comp="292" pin=0"/></net>

<net id="296"><net_src comp="292" pin="1"/><net_sink comp="122" pin=1"/></net>

<net id="297"><net_src comp="292" pin="1"/><net_sink comp="129" pin=1"/></net>

<net id="298"><net_src comp="292" pin="1"/><net_sink comp="137" pin=1"/></net>

<net id="302"><net_src comp="222" pin="1"/><net_sink comp="299" pin=0"/></net>

<net id="303"><net_src comp="299" pin="1"/><net_sink comp="230" pin=0"/></net>

<net id="304"><net_src comp="299" pin="1"/><net_sink comp="235" pin=0"/></net>

<net id="308"><net_src comp="230" pin="3"/><net_sink comp="305" pin=0"/></net>

<net id="309"><net_src comp="305" pin="1"/><net_sink comp="129" pin=2"/></net>

<net id="313"><net_src comp="235" pin="3"/><net_sink comp="310" pin=0"/></net>

<net id="314"><net_src comp="310" pin="1"/><net_sink comp="137" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: mem | {3 4 5 6 7 8 9 10 }
 - Input state : 
	Port: real_matmul_Pipeline_VITIS_LOOP_63_6 : shl_ln | {1 }
	Port: real_matmul_Pipeline_VITIS_LOOP_63_6 : MatC_DRAM | {1 }
	Port: real_matmul_Pipeline_VITIS_LOOP_63_6 : sext_ln63 | {1 }
	Port: real_matmul_Pipeline_VITIS_LOOP_63_6 : MatC_BRAM_1_0_2 | {1 }
	Port: real_matmul_Pipeline_VITIS_LOOP_63_6 : MatC_BRAM_0_0_2 | {1 }
	Port: real_matmul_Pipeline_VITIS_LOOP_63_6 : MatC_BRAM_1_1_2 | {1 }
	Port: real_matmul_Pipeline_VITIS_LOOP_63_6 : MatC_BRAM_0_1_2 | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		i_1 : 1
		icmp_ln63 : 2
		br_ln63 : 3
		i_2_cast : 2
		empty : 3
		p_cast : 4
		empty_23 : 5
	State 2
		tmp2 : 1
		empty_24 : 2
		trunc_ln2 : 3
		sext_ln64 : 4
		mem_addr : 5
		store_ln63 : 1
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------|---------|---------|---------|
| Operation|         Functional Unit         |   DSP   |    FF   |   LUT   |
|----------|---------------------------------|---------|---------|---------|
|          |           empty_fu_168          |    0    |    0    |    14   |
|    add   |         add_ln63_fu_184         |    0    |    0    |    10   |
|          |           tmp2_fu_192           |    0    |    0    |    64   |
|          |         empty_24_fu_197         |    0    |    0    |    64   |
|----------|---------------------------------|---------|---------|---------|
|    mul   |         empty_23_fu_178         |    0    |    0    |    63   |
|----------|---------------------------------|---------|---------|---------|
|  select  |        select_ln66_fu_230       |    0    |    0    |    16   |
|          |       select_ln66_1_fu_235      |    0    |    0    |    16   |
|----------|---------------------------------|---------|---------|---------|
|   icmp   |         icmp_ln63_fu_158        |    0    |    0    |    10   |
|----------|---------------------------------|---------|---------|---------|
|          | MatC_BRAM_0_1_2_read_read_fu_80 |    0    |    0    |    0    |
|          | MatC_BRAM_1_1_2_read_read_fu_86 |    0    |    0    |    0    |
|          | MatC_BRAM_0_0_2_read_read_fu_92 |    0    |    0    |    0    |
|   read   | MatC_BRAM_1_0_2_read_read_fu_98 |    0    |    0    |    0    |
|          |    sext_ln63_read_read_fu_104   |    0    |    0    |    0    |
|          |    MatC_DRAM_read_read_fu_110   |    0    |    0    |    0    |
|          |     shl_ln_read_read_fu_116     |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
| writeresp|       grp_writeresp_fu_122      |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|   write  |     write_ln66_write_fu_129     |    0    |    0    |    0    |
|          |     write_ln66_write_fu_137     |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|   sext   |      sext_ln63_cast_fu_146      |    0    |    0    |    0    |
|          |         sext_ln64_fu_212        |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|          |         i_2_cast_fu_164         |    0    |    0    |    0    |
|   zext   |          p_cast_fu_174          |    0    |    0    |    0    |
|          |         p_cast10_fu_189         |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|partselect|         trunc_ln2_fu_202        |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|   trunc  |        trunc_ln66_fu_222        |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|   Total  |                                 |    0    |    0    |   257   |
|----------|---------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|MatC_BRAM_0_0_2_read_reg_257|   16   |
|MatC_BRAM_0_1_2_read_reg_247|   16   |
|MatC_BRAM_1_0_2_read_reg_262|   16   |
|MatC_BRAM_1_1_2_read_reg_252|   16   |
|   MatC_DRAM_read_reg_267   |   64   |
|      empty_23_reg_287      |   16   |
|         i_1_reg_277        |    2   |
|          i_reg_240         |    2   |
|      icmp_ln63_reg_283     |    1   |
|      mem_addr_reg_292      |   16   |
|    select_ln66_1_reg_310   |   16   |
|     select_ln66_reg_305    |   16   |
|   sext_ln63_cast_reg_272   |   64   |
|     trunc_ln66_reg_299     |    1   |
+----------------------------+--------+
|            Total           |   262  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|----------------------|------|------|------|--------||---------|
|         Comp         |  Pin | Size |  BW  | S x BW ||  Delay  |
|----------------------|------|------|------|--------||---------|
| grp_writeresp_fu_122 |  p0  |   2  |   1  |    2   |
|----------------------|------|------|------|--------||---------|
|         Total        |      |      |      |    2   ||  1.588  |
|----------------------|------|------|------|--------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    0   |    -   |    0   |   257  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    1   |    -   |    -   |
|  Register |    -   |    -   |   262  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    0   |    1   |   262  |   257  |
+-----------+--------+--------+--------+--------+
