¦Ifinal_url¡DtypeLhttp_headers¢DtypeEvalue‡¢Ak¢DtypeEvalueNContent-LengthAv¢DtypeEvalueD1265¢Ak¢DtypeEvalueMAccept-RangesAv¢DtypeEvalueEbytes¢Ak¢DtypeEvalueFServerAv¢DtypeEvalueX4Apache/2.4.6 (CentOS) OpenSSL/1.0.2k-fips SVN/1.7.14¢Ak¢DtypeEvalueMLast-ModifiedAv¢DtypeEvalueXTue, 24 Nov 1998 06:03:08 GMT¢Ak¢DtypeEvalueDETagAv¢DtypeEvalueS"4f1-33d5b53d63f00"¢Ak¢DtypeEvalueDDateAv¢DtypeEvalueXThu, 31 Jan 2019 02:03:29 GMT¢Ak¢DtypeEvalueLContent-TypeAv¢DtypeEvalueXtext/html; charset=UTF-8Kraw_content¢DtypeEvalueYñ
<HTML>

<HEAD>

<meta name="GENERATOR" content="Microsoft Internet Assistant for PowerPoint 97">
 <TITLE>Implications: Circuit Blocks</TITLE> 
</HEAD>

<BODY     >

 <H1>Implications: Circuit Blocks</H1> 
 <P><UL>
<LI><H2>Frequent use of signal repeaters in block-level designs
</H2>
<UL>
<LI>longest interconnect=2000 mu for 0.3 mu process 
</UL></UL><UL>
<LI><H2>A storage element no longer (always) defines a clock boundary
</H2>
<UL>
<LI>storage delay (=1.5x switching delay)
<LI>multiple storage elements in a single clock
<LI>multiple state transitions in a clock period
<LI>storage-controlled routing
</UL></UL><UL>
<LI><H2>Circuit block designs that work independently of data latencies
</H2>
<UL>
<LI>asynchronous blocks
</UL></UL><UL>
<LI><H2>Heterogenous clocking interfaces
</H2>
<UL>
<LI>pausible clocking [Yun, ICCD96]
<LI>mixed synchronous, asynchronous circuit blocks.</UL></UL></P>
<P></P> 
<P>
<TABLE>
  <TD HEIGHT=100 WIDTH=100> <A HREF="tsld005.htm">Previous slide</A> </TD>
  <TD HEIGHT=100 WIDTH=100> <A HREF="tsld007.htm">Next slide</A> </TD>
  <TD HEIGHT=100 WIDTH=150> <A HREF="tsld001.htm">Back to first slide</A> </TD>
  <TD HEIGHT=100 WIDTH=150> <A HREF="sld006.htm">View graphic version</A> </TD>
</TABLE>
<BR>
</P>



</Body>
</HTML>
Mis_redirected¢DtypeEvalueôIhttp_code¢DtypeEvalueÈQdownload_complete¢DtypeEvalueõ