// Seed: 3764613270
module module_0 (
    input tri1 id_0
);
  assign id_2 = 1;
  initial if (id_2) if (1) id_2 = 1 - id_2;
  assign module_1.type_1 = 0;
  assign id_2 = 1;
  tri id_3 = 1;
endmodule
module module_1 (
    input supply1 id_0,
    output wor id_1,
    output wor id_2,
    output tri0 id_3,
    input uwire id_4,
    output wire id_5,
    output tri1 id_6,
    output tri0 id_7
);
  integer id_9 = 1'd0;
  module_0 modCall_1 (id_0);
  assign id_6 = id_9;
  assign id_2 = id_9;
endmodule
