-- ==============================================================
-- Generated by Vitis HLS v2023.2
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity sobel_resize_accel_xFSobelFilter3x3_0_0_64_64_1_0_0_1_2_2_2_1_1_64_false_s is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    out_resize_mat_data_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    out_resize_mat_data_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
    out_resize_mat_data_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
    out_resize_mat_data_empty_n : IN STD_LOGIC;
    out_resize_mat_data_read : OUT STD_LOGIC;
    p_dstgx_data_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    p_dstgx_data_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
    p_dstgx_data_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
    p_dstgx_data_full_n : IN STD_LOGIC;
    p_dstgx_data_write : OUT STD_LOGIC;
    p_dstgy_data_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    p_dstgy_data_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
    p_dstgy_data_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
    p_dstgy_data_full_n : IN STD_LOGIC;
    p_dstgy_data_write : OUT STD_LOGIC;
    img_height : IN STD_LOGIC_VECTOR (15 downto 0);
    img_width : IN STD_LOGIC_VECTOR (15 downto 0) );
end;


architecture behav of sobel_resize_accel_xFSobelFilter3x3_0_0_64_64_1_0_0_1_2_2_2_1_1_64_false_s is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (8 downto 0) := "000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (8 downto 0) := "000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (8 downto 0) := "000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (8 downto 0) := "000001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (8 downto 0) := "000010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (8 downto 0) := "000100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (8 downto 0) := "001000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (8 downto 0) := "010000000";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (8 downto 0) := "100000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv13_2 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000010";
    constant ap_const_lv13_0 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000000";
    constant ap_const_lv13_1 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000001";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv2_2 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_lv13_3 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000011";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (8 downto 0) := "000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal p_dstgx_data_blk_n : STD_LOGIC;
    signal ap_CS_fsm_state9 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state9 : signal is "none";
    signal p_dstgy_data_blk_n : STD_LOGIC;
    signal trunc_ln311_fu_242_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln311_reg_466 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal bottom_1_fu_247_p9 : STD_LOGIC_VECTOR (1 downto 0);
    signal bottom_1_reg_471 : STD_LOGIC_VECTOR (1 downto 0);
    signal mid_1_fu_268_p9 : STD_LOGIC_VECTOR (1 downto 0);
    signal mid_1_reg_476 : STD_LOGIC_VECTOR (1 downto 0);
    signal tp_1_fu_289_p9 : STD_LOGIC_VECTOR (1 downto 0);
    signal tp_1_reg_481 : STD_LOGIC_VECTOR (1 downto 0);
    signal cmp_i_i603_i_fu_310_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp_i_i603_i_reg_486 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_xFGradientX3x3_0_0_s_fu_183_ap_return : STD_LOGIC_VECTOR (7 downto 0);
    signal ref_tmp_reg_491 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_CS_fsm_state8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state8 : signal is "none";
    signal grp_xFGradientY3x3_0_0_s_fu_196_ap_return : STD_LOGIC_VECTOR (7 downto 0);
    signal ref_tmp1_reg_496 : STD_LOGIC_VECTOR (7 downto 0);
    signal buf_ce0 : STD_LOGIC;
    signal buf_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal buf_address1 : STD_LOGIC_VECTOR (5 downto 0);
    signal buf_ce1 : STD_LOGIC;
    signal buf_we1 : STD_LOGIC;
    signal buf_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal buf_1_ce0 : STD_LOGIC;
    signal buf_1_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal buf_1_address1 : STD_LOGIC_VECTOR (5 downto 0);
    signal buf_1_ce1 : STD_LOGIC;
    signal buf_1_we1 : STD_LOGIC;
    signal buf_1_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal buf_2_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_150_ap_start : STD_LOGIC;
    signal grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_150_ap_done : STD_LOGIC;
    signal grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_150_ap_idle : STD_LOGIC;
    signal grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_150_ap_ready : STD_LOGIC;
    signal grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_150_out_resize_mat_data_read : STD_LOGIC;
    signal grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_150_buf_1_address1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_150_buf_1_ce1 : STD_LOGIC;
    signal grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_150_buf_1_we1 : STD_LOGIC;
    signal grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_150_buf_1_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_150_buf_r_address1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_150_buf_r_ce1 : STD_LOGIC;
    signal grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_150_buf_r_we1 : STD_LOGIC;
    signal grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_150_buf_r_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_159_ap_start : STD_LOGIC;
    signal grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_159_ap_done : STD_LOGIC;
    signal grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_159_ap_idle : STD_LOGIC;
    signal grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_159_ap_ready : STD_LOGIC;
    signal grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_159_out_resize_mat_data_read : STD_LOGIC;
    signal grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_159_p_dstgx_data_din : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_159_p_dstgx_data_write : STD_LOGIC;
    signal grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_159_p_dstgy_data_din : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_159_p_dstgy_data_write : STD_LOGIC;
    signal grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_159_buf_r_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_159_buf_r_ce0 : STD_LOGIC;
    signal grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_159_buf_r_address1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_159_buf_r_ce1 : STD_LOGIC;
    signal grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_159_buf_r_we1 : STD_LOGIC;
    signal grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_159_buf_r_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_159_buf_1_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_159_buf_1_ce0 : STD_LOGIC;
    signal grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_159_buf_1_address1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_159_buf_1_ce1 : STD_LOGIC;
    signal grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_159_buf_1_we1 : STD_LOGIC;
    signal grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_159_buf_1_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_159_buf_2_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_159_buf_2_ce0 : STD_LOGIC;
    signal grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_159_buf_2_address1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_159_buf_2_ce1 : STD_LOGIC;
    signal grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_159_buf_2_we1 : STD_LOGIC;
    signal grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_159_buf_2_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_159_src_buf3_out : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_159_src_buf3_out_ap_vld : STD_LOGIC;
    signal grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_159_src_buf2_out : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_159_src_buf2_out_ap_vld : STD_LOGIC;
    signal grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_159_src_buf3_1_out : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_159_src_buf3_1_out_ap_vld : STD_LOGIC;
    signal grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_159_src_buf1_out : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_159_src_buf1_out_ap_vld : STD_LOGIC;
    signal grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_159_src_buf1_1_out : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_159_src_buf1_1_out_ap_vld : STD_LOGIC;
    signal grp_xFGradientX3x3_0_0_s_fu_183_ap_ce : STD_LOGIC;
    signal ap_CS_fsm_state7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal grp_xFGradientY3x3_0_0_s_fu_196_ap_ce : STD_LOGIC;
    signal grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_150_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_159_ap_start_reg : STD_LOGIC := '0';
    signal icmp_ln366_fu_225_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal row_ind_fu_72 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000000";
    signal row_ind_2_fu_328_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal row_fu_76 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000000";
    signal row_3_fu_336_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal tp_fu_80 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    signal mid_fu_84 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    signal bottom_fu_88 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    signal ap_block_state9 : BOOLEAN;
    signal zext_ln366_fu_221_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal row_ind_1_fu_316_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal icmp_ln458_fu_322_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_ST_fsm_state5_blk : STD_LOGIC;
    signal ap_ST_fsm_state6_blk : STD_LOGIC;
    signal ap_ST_fsm_state7_blk : STD_LOGIC;
    signal ap_ST_fsm_state8_blk : STD_LOGIC;
    signal ap_ST_fsm_state9_blk : STD_LOGIC;
    signal bottom_1_fu_247_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal bottom_1_fu_247_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal bottom_1_fu_247_p5 : STD_LOGIC_VECTOR (12 downto 0);
    signal mid_1_fu_268_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal mid_1_fu_268_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal mid_1_fu_268_p5 : STD_LOGIC_VECTOR (12 downto 0);
    signal tp_1_fu_289_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal tp_1_fu_289_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal tp_1_fu_289_p5 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_ce_reg : STD_LOGIC;

    component sobel_resize_accel_xFSobelFilter3x3_Pipeline_Clear_Row_Loop IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        out_resize_mat_data_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        out_resize_mat_data_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        out_resize_mat_data_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        out_resize_mat_data_empty_n : IN STD_LOGIC;
        out_resize_mat_data_read : OUT STD_LOGIC;
        img_width : IN STD_LOGIC_VECTOR (15 downto 0);
        buf_1_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
        buf_1_ce1 : OUT STD_LOGIC;
        buf_1_we1 : OUT STD_LOGIC;
        buf_1_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        buf_r_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
        buf_r_ce1 : OUT STD_LOGIC;
        buf_r_we1 : OUT STD_LOGIC;
        buf_r_d1 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component sobel_resize_accel_xFSobelFilter3x3_Pipeline_Col_Loop IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        out_resize_mat_data_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        out_resize_mat_data_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        out_resize_mat_data_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        out_resize_mat_data_empty_n : IN STD_LOGIC;
        out_resize_mat_data_read : OUT STD_LOGIC;
        p_dstgx_data_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        p_dstgx_data_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        p_dstgx_data_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        p_dstgx_data_full_n : IN STD_LOGIC;
        p_dstgx_data_write : OUT STD_LOGIC;
        p_dstgy_data_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        p_dstgy_data_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        p_dstgy_data_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        p_dstgy_data_full_n : IN STD_LOGIC;
        p_dstgy_data_write : OUT STD_LOGIC;
        img_width : IN STD_LOGIC_VECTOR (15 downto 0);
        buf_r_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        buf_r_ce0 : OUT STD_LOGIC;
        buf_r_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        buf_r_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
        buf_r_ce1 : OUT STD_LOGIC;
        buf_r_we1 : OUT STD_LOGIC;
        buf_r_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        buf_1_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        buf_1_ce0 : OUT STD_LOGIC;
        buf_1_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        buf_1_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
        buf_1_ce1 : OUT STD_LOGIC;
        buf_1_we1 : OUT STD_LOGIC;
        buf_1_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        buf_2_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        buf_2_ce0 : OUT STD_LOGIC;
        buf_2_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        buf_2_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
        buf_2_ce1 : OUT STD_LOGIC;
        buf_2_we1 : OUT STD_LOGIC;
        buf_2_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        tp_1 : IN STD_LOGIC_VECTOR (1 downto 0);
        mid_1 : IN STD_LOGIC_VECTOR (1 downto 0);
        bottom_1 : IN STD_LOGIC_VECTOR (1 downto 0);
        empty : IN STD_LOGIC_VECTOR (1 downto 0);
        cmp_i_i603_i : IN STD_LOGIC_VECTOR (0 downto 0);
        src_buf3_out : OUT STD_LOGIC_VECTOR (7 downto 0);
        src_buf3_out_ap_vld : OUT STD_LOGIC;
        src_buf2_out : OUT STD_LOGIC_VECTOR (7 downto 0);
        src_buf2_out_ap_vld : OUT STD_LOGIC;
        src_buf3_1_out : OUT STD_LOGIC_VECTOR (7 downto 0);
        src_buf3_1_out_ap_vld : OUT STD_LOGIC;
        src_buf1_out : OUT STD_LOGIC_VECTOR (7 downto 0);
        src_buf1_out_ap_vld : OUT STD_LOGIC;
        src_buf1_1_out : OUT STD_LOGIC_VECTOR (7 downto 0);
        src_buf1_1_out_ap_vld : OUT STD_LOGIC );
    end component;


    component sobel_resize_accel_xFGradientX3x3_0_0_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        t0_val : IN STD_LOGIC_VECTOR (7 downto 0);
        t2_val : IN STD_LOGIC_VECTOR (7 downto 0);
        m0_val : IN STD_LOGIC_VECTOR (7 downto 0);
        m2_val : IN STD_LOGIC_VECTOR (7 downto 0);
        b0_val : IN STD_LOGIC_VECTOR (7 downto 0);
        b2_val : IN STD_LOGIC_VECTOR (7 downto 0);
        ap_return : OUT STD_LOGIC_VECTOR (7 downto 0);
        ap_ce : IN STD_LOGIC );
    end component;


    component sobel_resize_accel_xFGradientY3x3_0_0_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        t0_val : IN STD_LOGIC_VECTOR (7 downto 0);
        t1_val : IN STD_LOGIC_VECTOR (7 downto 0);
        t2_val : IN STD_LOGIC_VECTOR (7 downto 0);
        b0_val : IN STD_LOGIC_VECTOR (7 downto 0);
        b1_val : IN STD_LOGIC_VECTOR (7 downto 0);
        b2_val : IN STD_LOGIC_VECTOR (7 downto 0);
        ap_return : OUT STD_LOGIC_VECTOR (7 downto 0);
        ap_ce : IN STD_LOGIC );
    end component;


    component sobel_resize_accel_sparsemux_7_13_2_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        CASE0 : STD_LOGIC_VECTOR (12 downto 0);
        din0_WIDTH : INTEGER;
        CASE1 : STD_LOGIC_VECTOR (12 downto 0);
        din1_WIDTH : INTEGER;
        CASE2 : STD_LOGIC_VECTOR (12 downto 0);
        din2_WIDTH : INTEGER;
        def_WIDTH : INTEGER;
        sel_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (1 downto 0);
        din1 : IN STD_LOGIC_VECTOR (1 downto 0);
        din2 : IN STD_LOGIC_VECTOR (1 downto 0);
        def : IN STD_LOGIC_VECTOR (1 downto 0);
        sel : IN STD_LOGIC_VECTOR (12 downto 0);
        dout : OUT STD_LOGIC_VECTOR (1 downto 0) );
    end component;


    component sobel_resize_accel_xFSobelFilter3x3_0_0_64_64_1_0_0_1_2_2_2_1_1_64_false_s_buf_RAM_S2P_BRAM_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (5 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        address1 : IN STD_LOGIC_VECTOR (5 downto 0);
        ce1 : IN STD_LOGIC;
        we1 : IN STD_LOGIC;
        d1 : IN STD_LOGIC_VECTOR (7 downto 0) );
    end component;



begin
    buf_U : component sobel_resize_accel_xFSobelFilter3x3_0_0_64_64_1_0_0_1_2_2_2_1_1_64_false_s_buf_RAM_S2P_BRAM_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 64,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_159_buf_r_address0,
        ce0 => buf_ce0,
        q0 => buf_q0,
        address1 => buf_address1,
        ce1 => buf_ce1,
        we1 => buf_we1,
        d1 => buf_d1);

    buf_1_U : component sobel_resize_accel_xFSobelFilter3x3_0_0_64_64_1_0_0_1_2_2_2_1_1_64_false_s_buf_RAM_S2P_BRAM_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 64,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_159_buf_1_address0,
        ce0 => buf_1_ce0,
        q0 => buf_1_q0,
        address1 => buf_1_address1,
        ce1 => buf_1_ce1,
        we1 => buf_1_we1,
        d1 => buf_1_d1);

    buf_2_U : component sobel_resize_accel_xFSobelFilter3x3_0_0_64_64_1_0_0_1_2_2_2_1_1_64_false_s_buf_RAM_S2P_BRAM_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 64,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_159_buf_2_address0,
        ce0 => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_159_buf_2_ce0,
        q0 => buf_2_q0,
        address1 => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_159_buf_2_address1,
        ce1 => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_159_buf_2_ce1,
        we1 => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_159_buf_2_we1,
        d1 => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_159_buf_2_d1);

    grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_150 : component sobel_resize_accel_xFSobelFilter3x3_Pipeline_Clear_Row_Loop
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_150_ap_start,
        ap_done => grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_150_ap_done,
        ap_idle => grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_150_ap_idle,
        ap_ready => grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_150_ap_ready,
        out_resize_mat_data_dout => out_resize_mat_data_dout,
        out_resize_mat_data_num_data_valid => ap_const_lv3_0,
        out_resize_mat_data_fifo_cap => ap_const_lv3_0,
        out_resize_mat_data_empty_n => out_resize_mat_data_empty_n,
        out_resize_mat_data_read => grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_150_out_resize_mat_data_read,
        img_width => img_width,
        buf_1_address1 => grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_150_buf_1_address1,
        buf_1_ce1 => grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_150_buf_1_ce1,
        buf_1_we1 => grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_150_buf_1_we1,
        buf_1_d1 => grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_150_buf_1_d1,
        buf_r_address1 => grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_150_buf_r_address1,
        buf_r_ce1 => grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_150_buf_r_ce1,
        buf_r_we1 => grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_150_buf_r_we1,
        buf_r_d1 => grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_150_buf_r_d1);

    grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_159 : component sobel_resize_accel_xFSobelFilter3x3_Pipeline_Col_Loop
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_159_ap_start,
        ap_done => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_159_ap_done,
        ap_idle => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_159_ap_idle,
        ap_ready => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_159_ap_ready,
        out_resize_mat_data_dout => out_resize_mat_data_dout,
        out_resize_mat_data_num_data_valid => ap_const_lv3_0,
        out_resize_mat_data_fifo_cap => ap_const_lv3_0,
        out_resize_mat_data_empty_n => out_resize_mat_data_empty_n,
        out_resize_mat_data_read => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_159_out_resize_mat_data_read,
        p_dstgx_data_din => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_159_p_dstgx_data_din,
        p_dstgx_data_num_data_valid => ap_const_lv3_0,
        p_dstgx_data_fifo_cap => ap_const_lv3_0,
        p_dstgx_data_full_n => p_dstgx_data_full_n,
        p_dstgx_data_write => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_159_p_dstgx_data_write,
        p_dstgy_data_din => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_159_p_dstgy_data_din,
        p_dstgy_data_num_data_valid => ap_const_lv3_0,
        p_dstgy_data_fifo_cap => ap_const_lv3_0,
        p_dstgy_data_full_n => p_dstgy_data_full_n,
        p_dstgy_data_write => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_159_p_dstgy_data_write,
        img_width => img_width,
        buf_r_address0 => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_159_buf_r_address0,
        buf_r_ce0 => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_159_buf_r_ce0,
        buf_r_q0 => buf_q0,
        buf_r_address1 => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_159_buf_r_address1,
        buf_r_ce1 => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_159_buf_r_ce1,
        buf_r_we1 => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_159_buf_r_we1,
        buf_r_d1 => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_159_buf_r_d1,
        buf_1_address0 => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_159_buf_1_address0,
        buf_1_ce0 => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_159_buf_1_ce0,
        buf_1_q0 => buf_1_q0,
        buf_1_address1 => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_159_buf_1_address1,
        buf_1_ce1 => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_159_buf_1_ce1,
        buf_1_we1 => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_159_buf_1_we1,
        buf_1_d1 => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_159_buf_1_d1,
        buf_2_address0 => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_159_buf_2_address0,
        buf_2_ce0 => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_159_buf_2_ce0,
        buf_2_q0 => buf_2_q0,
        buf_2_address1 => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_159_buf_2_address1,
        buf_2_ce1 => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_159_buf_2_ce1,
        buf_2_we1 => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_159_buf_2_we1,
        buf_2_d1 => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_159_buf_2_d1,
        tp_1 => tp_1_reg_481,
        mid_1 => mid_1_reg_476,
        bottom_1 => bottom_1_reg_471,
        empty => trunc_ln311_reg_466,
        cmp_i_i603_i => cmp_i_i603_i_reg_486,
        src_buf3_out => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_159_src_buf3_out,
        src_buf3_out_ap_vld => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_159_src_buf3_out_ap_vld,
        src_buf2_out => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_159_src_buf2_out,
        src_buf2_out_ap_vld => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_159_src_buf2_out_ap_vld,
        src_buf3_1_out => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_159_src_buf3_1_out,
        src_buf3_1_out_ap_vld => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_159_src_buf3_1_out_ap_vld,
        src_buf1_out => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_159_src_buf1_out,
        src_buf1_out_ap_vld => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_159_src_buf1_out_ap_vld,
        src_buf1_1_out => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_159_src_buf1_1_out,
        src_buf1_1_out_ap_vld => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_159_src_buf1_1_out_ap_vld);

    grp_xFGradientX3x3_0_0_s_fu_183 : component sobel_resize_accel_xFGradientX3x3_0_0_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        t0_val => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_159_src_buf1_1_out,
        t2_val => ap_const_lv8_0,
        m0_val => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_159_src_buf2_out,
        m2_val => ap_const_lv8_0,
        b0_val => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_159_src_buf3_out,
        b2_val => ap_const_lv8_0,
        ap_return => grp_xFGradientX3x3_0_0_s_fu_183_ap_return,
        ap_ce => grp_xFGradientX3x3_0_0_s_fu_183_ap_ce);

    grp_xFGradientY3x3_0_0_s_fu_196 : component sobel_resize_accel_xFGradientY3x3_0_0_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        t0_val => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_159_src_buf1_1_out,
        t1_val => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_159_src_buf1_out,
        t2_val => ap_const_lv8_0,
        b0_val => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_159_src_buf3_out,
        b1_val => grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_159_src_buf3_1_out,
        b2_val => ap_const_lv8_0,
        ap_return => grp_xFGradientY3x3_0_0_s_fu_196_ap_return,
        ap_ce => grp_xFGradientY3x3_0_0_s_fu_196_ap_ce);

    sparsemux_7_13_2_1_1_U181 : component sobel_resize_accel_sparsemux_7_13_2_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "0000000000010",
        din0_WIDTH => 2,
        CASE1 => "0000000000000",
        din1_WIDTH => 2,
        CASE2 => "0000000000001",
        din2_WIDTH => 2,
        def_WIDTH => 2,
        sel_WIDTH => 13,
        dout_WIDTH => 2)
    port map (
        din0 => ap_const_lv2_2,
        din1 => ap_const_lv2_0,
        din2 => ap_const_lv2_1,
        def => bottom_fu_88,
        sel => row_ind_fu_72,
        dout => bottom_1_fu_247_p9);

    sparsemux_7_13_2_1_1_U182 : component sobel_resize_accel_sparsemux_7_13_2_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "0000000000010",
        din0_WIDTH => 2,
        CASE1 => "0000000000000",
        din1_WIDTH => 2,
        CASE2 => "0000000000001",
        din2_WIDTH => 2,
        def_WIDTH => 2,
        sel_WIDTH => 13,
        dout_WIDTH => 2)
    port map (
        din0 => ap_const_lv2_1,
        din1 => ap_const_lv2_2,
        din2 => ap_const_lv2_0,
        def => mid_fu_84,
        sel => row_ind_fu_72,
        dout => mid_1_fu_268_p9);

    sparsemux_7_13_2_1_1_U183 : component sobel_resize_accel_sparsemux_7_13_2_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "0000000000010",
        din0_WIDTH => 2,
        CASE1 => "0000000000000",
        din1_WIDTH => 2,
        CASE2 => "0000000000001",
        din2_WIDTH => 2,
        def_WIDTH => 2,
        sel_WIDTH => 13,
        dout_WIDTH => 2)
    port map (
        din0 => ap_const_lv2_0,
        din1 => ap_const_lv2_1,
        din2 => ap_const_lv2_2,
        def => tp_fu_80,
        sel => row_ind_fu_72,
        dout => tp_1_fu_289_p9);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_150_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_150_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
                    grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_150_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_150_ap_ready = ap_const_logic_1)) then 
                    grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_150_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_159_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_159_ap_start_reg <= ap_const_logic_0;
            else
                if (((icmp_ln366_fu_225_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
                    grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_159_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_159_ap_ready = ap_const_logic_1)) then 
                    grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_159_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    row_fu_76_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                row_fu_76 <= ap_const_lv13_1;
            elsif (((icmp_ln366_fu_225_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
                row_fu_76 <= row_3_fu_336_p2;
            end if; 
        end if;
    end process;

    row_ind_fu_72_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                row_ind_fu_72 <= ap_const_lv13_2;
            elsif (((icmp_ln366_fu_225_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
                row_ind_fu_72 <= row_ind_2_fu_328_p3;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state5)) then
                bottom_1_reg_471 <= bottom_1_fu_247_p9;
                cmp_i_i603_i_reg_486 <= cmp_i_i603_i_fu_310_p2;
                mid_1_reg_476 <= mid_1_fu_268_p9;
                tp_1_reg_481 <= tp_1_fu_289_p9;
                trunc_ln311_reg_466 <= trunc_ln311_fu_242_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln366_fu_225_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                bottom_fu_88 <= bottom_1_fu_247_p9;
                mid_fu_84 <= mid_1_fu_268_p9;
                tp_fu_80 <= tp_1_fu_289_p9;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state8)) then
                ref_tmp1_reg_496 <= grp_xFGradientY3x3_0_0_s_fu_196_ap_return;
                ref_tmp_reg_491 <= grp_xFGradientX3x3_0_0_s_fu_183_ap_return;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, ap_CS_fsm_state9, ap_CS_fsm_state5, grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_150_ap_done, grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_159_ap_done, ap_CS_fsm_state3, icmp_ln366_fu_225_p2, ap_CS_fsm_state6, ap_block_state9)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                ap_NS_fsm <= ap_ST_fsm_state3;
            when ap_ST_fsm_state3 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state3) and (grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_150_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state4;
                else
                    ap_NS_fsm <= ap_ST_fsm_state3;
                end if;
            when ap_ST_fsm_state4 => 
                ap_NS_fsm <= ap_ST_fsm_state5;
            when ap_ST_fsm_state5 => 
                if (((icmp_ln366_fu_225_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state6;
                end if;
            when ap_ST_fsm_state6 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state6) and (grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_159_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state7;
                else
                    ap_NS_fsm <= ap_ST_fsm_state6;
                end if;
            when ap_ST_fsm_state7 => 
                ap_NS_fsm <= ap_ST_fsm_state8;
            when ap_ST_fsm_state8 => 
                ap_NS_fsm <= ap_ST_fsm_state9;
            when ap_ST_fsm_state9 => 
                if (((ap_const_boolean_0 = ap_block_state9) and (ap_const_logic_1 = ap_CS_fsm_state9))) then
                    ap_NS_fsm <= ap_ST_fsm_state5;
                else
                    ap_NS_fsm <= ap_ST_fsm_state9;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXX";
        end case;
    end process;
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);
    ap_CS_fsm_state7 <= ap_CS_fsm(6);
    ap_CS_fsm_state8 <= ap_CS_fsm(7);
    ap_CS_fsm_state9 <= ap_CS_fsm(8);

    ap_ST_fsm_state1_blk_assign_proc : process(ap_start)
    begin
        if ((ap_start = ap_const_logic_0)) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state2_blk <= ap_const_logic_0;

    ap_ST_fsm_state3_blk_assign_proc : process(grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_150_ap_done)
    begin
        if ((grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_150_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state3_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state3_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state4_blk <= ap_const_logic_0;
    ap_ST_fsm_state5_blk <= ap_const_logic_0;

    ap_ST_fsm_state6_blk_assign_proc : process(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_159_ap_done)
    begin
        if ((grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_159_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state6_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state6_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state7_blk <= ap_const_logic_0;
    ap_ST_fsm_state8_blk <= ap_const_logic_0;

    ap_ST_fsm_state9_blk_assign_proc : process(ap_block_state9)
    begin
        if ((ap_const_boolean_1 = ap_block_state9)) then 
            ap_ST_fsm_state9_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state9_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_block_state9_assign_proc : process(p_dstgx_data_full_n, p_dstgy_data_full_n)
    begin
                ap_block_state9 <= ((p_dstgy_data_full_n = ap_const_logic_0) or (p_dstgx_data_full_n = ap_const_logic_0));
    end process;


    ap_done_assign_proc : process(ap_start, ap_CS_fsm_state1, ap_CS_fsm_state5, icmp_ln366_fu_225_p2)
    begin
        if ((((icmp_ln366_fu_225_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state5)) or ((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_0)))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state5, icmp_ln366_fu_225_p2)
    begin
        if (((icmp_ln366_fu_225_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    buf_1_address1_assign_proc : process(grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_150_buf_1_address1, grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_159_buf_1_address1, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            buf_1_address1 <= grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_159_buf_1_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            buf_1_address1 <= grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_150_buf_1_address1;
        else 
            buf_1_address1 <= "XXXXXX";
        end if; 
    end process;


    buf_1_ce0_assign_proc : process(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_159_buf_1_ce0, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            buf_1_ce0 <= grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_159_buf_1_ce0;
        else 
            buf_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    buf_1_ce1_assign_proc : process(grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_150_buf_1_ce1, grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_159_buf_1_ce1, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            buf_1_ce1 <= grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_159_buf_1_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            buf_1_ce1 <= grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_150_buf_1_ce1;
        else 
            buf_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    buf_1_d1_assign_proc : process(grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_150_buf_1_d1, grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_159_buf_1_d1, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            buf_1_d1 <= grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_159_buf_1_d1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            buf_1_d1 <= grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_150_buf_1_d1;
        else 
            buf_1_d1 <= "XXXXXXXX";
        end if; 
    end process;


    buf_1_we1_assign_proc : process(grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_150_buf_1_we1, grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_159_buf_1_we1, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            buf_1_we1 <= grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_159_buf_1_we1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            buf_1_we1 <= grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_150_buf_1_we1;
        else 
            buf_1_we1 <= ap_const_logic_0;
        end if; 
    end process;


    buf_address1_assign_proc : process(grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_150_buf_r_address1, grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_159_buf_r_address1, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            buf_address1 <= grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_159_buf_r_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            buf_address1 <= grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_150_buf_r_address1;
        else 
            buf_address1 <= "XXXXXX";
        end if; 
    end process;


    buf_ce0_assign_proc : process(grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_159_buf_r_ce0, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            buf_ce0 <= grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_159_buf_r_ce0;
        else 
            buf_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    buf_ce1_assign_proc : process(grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_150_buf_r_ce1, grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_159_buf_r_ce1, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            buf_ce1 <= grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_159_buf_r_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            buf_ce1 <= grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_150_buf_r_ce1;
        else 
            buf_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    buf_d1_assign_proc : process(grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_150_buf_r_d1, grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_159_buf_r_d1, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            buf_d1 <= grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_159_buf_r_d1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            buf_d1 <= grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_150_buf_r_d1;
        else 
            buf_d1 <= "XXXXXXXX";
        end if; 
    end process;


    buf_we1_assign_proc : process(grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_150_buf_r_we1, grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_159_buf_r_we1, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            buf_we1 <= grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_159_buf_r_we1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            buf_we1 <= grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_150_buf_r_we1;
        else 
            buf_we1 <= ap_const_logic_0;
        end if; 
    end process;

    cmp_i_i603_i_fu_310_p2 <= "1" when (unsigned(zext_ln366_fu_221_p1) < unsigned(img_height)) else "0";

    grp_xFGradientX3x3_0_0_s_fu_183_ap_ce_assign_proc : process(ap_CS_fsm_state8, ap_CS_fsm_state7)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state7))) then 
            grp_xFGradientX3x3_0_0_s_fu_183_ap_ce <= ap_const_logic_1;
        else 
            grp_xFGradientX3x3_0_0_s_fu_183_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_xFGradientY3x3_0_0_s_fu_196_ap_ce_assign_proc : process(ap_CS_fsm_state8, ap_CS_fsm_state7)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state7))) then 
            grp_xFGradientY3x3_0_0_s_fu_196_ap_ce <= ap_const_logic_1;
        else 
            grp_xFGradientY3x3_0_0_s_fu_196_ap_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_150_ap_start <= grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_150_ap_start_reg;
    grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_159_ap_start <= grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_159_ap_start_reg;
    icmp_ln366_fu_225_p2 <= "1" when (unsigned(zext_ln366_fu_221_p1) > unsigned(img_height)) else "0";
    icmp_ln458_fu_322_p2 <= "1" when (row_ind_1_fu_316_p2 = ap_const_lv13_3) else "0";

    out_resize_mat_data_read_assign_proc : process(grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_150_out_resize_mat_data_read, grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_159_out_resize_mat_data_read, ap_CS_fsm_state3, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            out_resize_mat_data_read <= grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_159_out_resize_mat_data_read;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            out_resize_mat_data_read <= grp_xFSobelFilter3x3_Pipeline_Clear_Row_Loop_fu_150_out_resize_mat_data_read;
        else 
            out_resize_mat_data_read <= ap_const_logic_0;
        end if; 
    end process;


    p_dstgx_data_blk_n_assign_proc : process(p_dstgx_data_full_n, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            p_dstgx_data_blk_n <= p_dstgx_data_full_n;
        else 
            p_dstgx_data_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    p_dstgx_data_din_assign_proc : process(ap_CS_fsm_state9, ref_tmp_reg_491, grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_159_p_dstgx_data_din, ap_CS_fsm_state6, ap_block_state9)
    begin
        if (((ap_const_boolean_0 = ap_block_state9) and (ap_const_logic_1 = ap_CS_fsm_state9))) then 
            p_dstgx_data_din <= ref_tmp_reg_491;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            p_dstgx_data_din <= grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_159_p_dstgx_data_din;
        else 
            p_dstgx_data_din <= grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_159_p_dstgx_data_din;
        end if; 
    end process;


    p_dstgx_data_write_assign_proc : process(ap_CS_fsm_state9, grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_159_p_dstgx_data_write, ap_CS_fsm_state6, ap_block_state9)
    begin
        if (((ap_const_boolean_0 = ap_block_state9) and (ap_const_logic_1 = ap_CS_fsm_state9))) then 
            p_dstgx_data_write <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            p_dstgx_data_write <= grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_159_p_dstgx_data_write;
        else 
            p_dstgx_data_write <= ap_const_logic_0;
        end if; 
    end process;


    p_dstgy_data_blk_n_assign_proc : process(p_dstgy_data_full_n, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            p_dstgy_data_blk_n <= p_dstgy_data_full_n;
        else 
            p_dstgy_data_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    p_dstgy_data_din_assign_proc : process(ap_CS_fsm_state9, ref_tmp1_reg_496, grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_159_p_dstgy_data_din, ap_CS_fsm_state6, ap_block_state9)
    begin
        if (((ap_const_boolean_0 = ap_block_state9) and (ap_const_logic_1 = ap_CS_fsm_state9))) then 
            p_dstgy_data_din <= ref_tmp1_reg_496;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            p_dstgy_data_din <= grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_159_p_dstgy_data_din;
        else 
            p_dstgy_data_din <= grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_159_p_dstgy_data_din;
        end if; 
    end process;


    p_dstgy_data_write_assign_proc : process(ap_CS_fsm_state9, grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_159_p_dstgy_data_write, ap_CS_fsm_state6, ap_block_state9)
    begin
        if (((ap_const_boolean_0 = ap_block_state9) and (ap_const_logic_1 = ap_CS_fsm_state9))) then 
            p_dstgy_data_write <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            p_dstgy_data_write <= grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_159_p_dstgy_data_write;
        else 
            p_dstgy_data_write <= ap_const_logic_0;
        end if; 
    end process;

    row_3_fu_336_p2 <= std_logic_vector(unsigned(row_fu_76) + unsigned(ap_const_lv13_1));
    row_ind_1_fu_316_p2 <= std_logic_vector(unsigned(row_ind_fu_72) + unsigned(ap_const_lv13_1));
    row_ind_2_fu_328_p3 <= 
        ap_const_lv13_0 when (icmp_ln458_fu_322_p2(0) = '1') else 
        row_ind_1_fu_316_p2;
    trunc_ln311_fu_242_p1 <= row_ind_fu_72(2 - 1 downto 0);
    zext_ln366_fu_221_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(row_fu_76),16));
end behav;
