[{"DBLP title": "StageNetSlice: a reconfigurable microarchitecture building block for resilient CMP systems.", "DBLP authors": ["Shantanu Gupta", "Shuguang Feng", "Amin Ansari", "Jason A. Blome", "Scott A. Mahlke"], "year": 2008, "MAG papers": [{"PaperId": 2134629288, "PaperTitle": "stagenetslice a reconfigurable microarchitecture building block for resilient cmp systems", "Year": 2008, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": ["university of michigan", "university of michigan", "university of michigan", "university of michigan", "university of michigan"]}], "source": "ES"}, {"DBLP title": "A light-weight cache-based fault detection and checkpointing scheme for MPSoCs enabling relaxed execution synchronization.", "DBLP authors": ["Chengmo Yang", "Alex Orailoglu"], "year": 2008, "MAG papers": [{"PaperId": 2054569285, "PaperTitle": "a light weight cache based fault detection and checkpointing scheme for mpsocs enabling relaxed execution synchronization", "Year": 2008, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": ["university of california san diego", "university of california san diego"]}], "source": "ES"}, {"DBLP title": "Non-intrusive dynamic application profiler for detailed loop execution characterization.", "DBLP authors": ["Ajay Nair", "Roman L. Lysecky"], "year": 2008, "MAG papers": [{"PaperId": 2111581833, "PaperTitle": "non intrusive dynamic application profiler for detailed loop execution characterization", "Year": 2008, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": ["university of arizona", "university of arizona"]}], "source": "ES"}, {"DBLP title": "Exploring and predicting the architecture/optimising compiler co-design space.", "DBLP authors": ["Christophe Dubach", "Timothy M. Jones", "Michael F. P. O'Boyle"], "year": 2008, "MAG papers": [{"PaperId": 2093642451, "PaperTitle": "exploring and predicting the architecture optimising compiler co design space", "Year": 2008, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": ["university of edinburgh", "university of edinburgh", "university of edinburgh"]}], "source": "ES"}, {"DBLP title": "Optimus: efficient realization of streaming applications on FPGAs.", "DBLP authors": ["Amir Hormati", "Manjunath Kudlur", "Scott A. Mahlke", "David F. Bacon", "Rodric M. Rabbah"], "year": 2008, "MAG papers": [{"PaperId": 2170675383, "PaperTitle": "optimus efficient realization of streaming applications on fpgas", "Year": 2008, "CitationCount": 50, "EstimatedCitation": 77, "Affiliations": ["university of michigan", "ibm", "university of michigan", "university of michigan", "ibm"]}], "source": "ES"}, {"DBLP title": "Compiling custom instructions onto expression-grained reconfigurable architectures.", "DBLP authors": ["Paolo Bonzini", "Giovanni Ansaloni", "Laura Pozzi"], "year": 2008, "MAG papers": [{"PaperId": 1977020518, "PaperTitle": "compiling custom instructions onto expression grained reconfigurable architectures", "Year": 2008, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": ["university of lugano", "university of lugano", "university of lugano"]}], "source": "ES"}, {"DBLP title": "VESPA: portable, scalable, and flexible FPGA-based vector processors.", "DBLP authors": ["Peter Yiannacouras", "J. Gregory Steffan", "Jonathan Rose"], "year": 2008, "MAG papers": [{"PaperId": 2097959379, "PaperTitle": "vespa portable scalable and flexible fpga based vector processors", "Year": 2008, "CitationCount": 68, "EstimatedCitation": 111, "Affiliations": ["university of toronto", "university of toronto", "university of toronto"]}], "source": "ES"}, {"DBLP title": "Dynamic coprocessor management for FPGA-enhanced compute platforms.", "DBLP authors": ["Chen Huang", "Frank Vahid"], "year": 2008, "MAG papers": [{"PaperId": 2164318682, "PaperTitle": "dynamic coprocessor management for fpga enhanced compute platforms", "Year": 2008, "CitationCount": 24, "EstimatedCitation": 24, "Affiliations": ["university of california riverside", "university of california riverside"]}], "source": "ES"}, {"DBLP title": "Efficiency and scalability of barrier synchronization on NoC based many-core architectures.", "DBLP authors": ["Oreste Villa", "Gianluca Palermo", "Cristina Silvano"], "year": 2008, "MAG papers": [{"PaperId": 2091580198, "PaperTitle": "efficiency and scalability of barrier synchronization on noc based many core architectures", "Year": 2008, "CitationCount": 35, "EstimatedCitation": 35, "Affiliations": ["polytechnic university of milan", "pacific northwest national laboratory", "polytechnic university of milan"]}], "source": "ES"}, {"DBLP title": "Decoupled root scanning in multi-processor systems.", "DBLP authors": ["Wolfgang Puffitsch"], "year": 2008, "MAG papers": [{"PaperId": 2049610114, "PaperTitle": "decoupled root scanning in multi processor systems", "Year": 2008, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["vienna university of technology"]}], "source": "ES"}, {"DBLP title": "SoC-C: efficient programming abstractions for heterogeneous multicore systems on chip.", "DBLP authors": ["Alastair D. Reid", "Kriszti\u00e1n Flautner", "Edmund Grimley-Evans", "Yuan Lin"], "year": 2008, "MAG papers": [{"PaperId": 2088288690, "PaperTitle": "soc c efficient programming abstractions for heterogeneous multicore systems on chip", "Year": 2008, "CitationCount": 25, "EstimatedCitation": 25, "Affiliations": ["university of michigan", null, null, null]}], "source": "ES"}, {"DBLP title": "Reducing pressure in bounded DBT code caches.", "DBLP authors": ["Jos\u00e9 Baiocchi", "Bruce R. Childers", "Jack W. Davidson", "Jason Hiser"], "year": 2008, "MAG papers": [{"PaperId": 2123540180, "PaperTitle": "reducing pressure in bounded dbt code caches", "Year": 2008, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": ["university of pittsburgh", "university of pittsburgh", "university of virginia", "university of virginia"]}], "source": "ES"}, {"DBLP title": "Efficient code caching to improve performance and energy consumption for java applications.", "DBLP authors": ["Yu Sun", "Wei Zhang"], "year": 2008, "MAG papers": [{"PaperId": 2124034098, "PaperTitle": "efficient code caching to improve performance and energy consumption for java applications", "Year": 2008, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": ["southern illinois university carbondale", "southern illinois university carbondale"]}], "source": "ES"}, {"DBLP title": "Cache-aware cross-profiling for java processors.", "DBLP authors": ["Walter Binder", "Alex Villaz\u00f3n", "Martin Schoeberl", "Philippe Moret"], "year": 2008, "MAG papers": [{"PaperId": 2117506497, "PaperTitle": "cache aware cross profiling for java processors", "Year": 2008, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": ["university of lugano", "university of lugano", "university of lugano", "vienna university of technology"]}], "source": "ES"}, {"DBLP title": "Predictable programming on a precision timed architecture.", "DBLP authors": ["Ben Lickly", "Isaac Liu", "Sungjun Kim", "Hiren D. Patel", "Stephen A. Edwards", "Edward A. Lee"], "year": 2008, "MAG papers": [{"PaperId": 2122833539, "PaperTitle": "predictable programming on a precision timed architecture", "Year": 2008, "CitationCount": 122, "EstimatedCitation": 180, "Affiliations": ["university of california berkeley", "university of california berkeley", "university of california berkeley", "columbia university", "columbia university", "university of california berkeley"]}], "source": "ES"}, {"DBLP title": "Advanced conservative and optimistic register coalescing.", "DBLP authors": ["Florent Bouchez", "Alain Darte", "Fabrice Rastello"], "year": 2008, "MAG papers": [{"PaperId": 2024834274, "PaperTitle": "advanced conservative and optimistic register coalescing", "Year": 2008, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": ["french institute for research in computer science and automation", "ecole normale superieure de lyon", "centre national de la recherche scientifique"]}], "source": "ES"}, {"DBLP title": "Control flow optimization in loops using interval analysis.", "DBLP authors": ["Mohammad Ali Ghodrat", "Tony Givargis", "Alex Nicolau"], "year": 2008, "MAG papers": [{"PaperId": 2044394183, "PaperTitle": "control flow optimization in loops using interval analysis", "Year": 2008, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": ["university of california irvine", "university of california irvine", "university of california irvine"]}], "source": "ES"}, {"DBLP title": "Efficient vectorization of SIMD programs with non-aligned and irregular data access hardware.", "DBLP authors": ["Hoseok Chang", "Wonyong Sung"], "year": 2008, "MAG papers": [{"PaperId": 2104508714, "PaperTitle": "efficient vectorization of simd programs with non aligned and irregular data access hardware", "Year": 2008, "CitationCount": 20, "EstimatedCitation": 20, "Affiliations": ["seoul national university", "seoul national university"]}], "source": "ES"}, {"DBLP title": "Comprehensive isomorphic subtree enumeration.", "DBLP authors": ["Partha Biswas", "Girish Venkataramani"], "year": 2008, "MAG papers": [{"PaperId": 2030579724, "PaperTitle": "comprehensive isomorphic subtree enumeration", "Year": 2008, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": ["mathworks", "mathworks"]}], "source": "ES"}, {"DBLP title": "Highly energy and performance efficient embedded computing through approximately correct arithmetic: a mathematical foundation and preliminary experimental validation.", "DBLP authors": ["Lakshmi N. Chakrapani", "Kirthi Krishna Muntimadugu", "Lingamneni Avinash", "Jason George", "Krishna V. Palem"], "year": 2008, "MAG papers": [{"PaperId": 2100098458, "PaperTitle": "highly energy and performance efficient embedded computing through approximately correct arithmetic a mathematical foundation and preliminary experimental validation", "Year": 2008, "CitationCount": 64, "EstimatedCitation": 96, "Affiliations": ["rice university", "georgia institute of technology", "rice university", "rice university", "rice university"]}], "source": "ES"}, {"DBLP title": "Multiple sleep mode leakage control for cache peripheral circuits in embedded processors.", "DBLP authors": ["Houman Homayoun", "Mohammad A. Makhzan", "Alexander V. Veidenbaum"], "year": 2008, "MAG papers": [{"PaperId": 2168473468, "PaperTitle": "multiple sleep mode leakage control for cache peripheral circuits in embedded processors", "Year": 2008, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": ["university of california irvine", "university of california irvine", "university of california irvine"]}], "source": "ES"}, {"DBLP title": "Design space exploration for field programmable compressor trees.", "DBLP authors": ["Seyed-Hosein Attarzadeh-Niaki", "Alessandro Cevrero", "Philip Brisk", "Chrysostomos Nicopoulos", "Frank K. G\u00fcrkaynak", "Yusuf Leblebici", "Paolo Ienne"], "year": 2008, "MAG papers": [{"PaperId": 2055212404, "PaperTitle": "design space exploration for field programmable compressor trees", "Year": 2008, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": ["ecole polytechnique federale de lausanne", "ecole polytechnique federale de lausanne", "ecole polytechnique federale de lausanne", "eth zurich", "ecole polytechnique federale de lausanne", "royal institute of technology", "ecole polytechnique federale de lausanne"]}], "source": "ES"}, {"DBLP title": "Multi-granularity sampling for simulating concurrent heterogeneous applications.", "DBLP authors": ["Melhem Tawk", "Khaled Z. Ibrahim", "Sma\u00efl Niar"], "year": 2008, "MAG papers": [{"PaperId": 2136135885, "PaperTitle": "multi granularity sampling for simulating concurrent heterogeneous applications", "Year": 2008, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": ["french institute for research in computer science and automation", "french institute for research in computer science and automation", null]}], "source": "ES"}, {"DBLP title": "Active control and digital rights management of integrated circuit IP cores.", "DBLP authors": ["Yousra Alkabani", "Farinaz Koushanfar"], "year": 2008, "MAG papers": [{"PaperId": 2108646684, "PaperTitle": "active control and digital rights management of integrated circuit ip cores", "Year": 2008, "CitationCount": 32, "EstimatedCitation": 32, "Affiliations": ["rice university", "rice university"]}], "source": "ES"}, {"DBLP title": "A low-power parallel design of discrete wavelet transform using subthreshold voltage technology.", "DBLP authors": ["Michael B. Henry", "Syed Imtiaz Haider", "Leyla Nazhandali"], "year": 2008, "MAG papers": [{"PaperId": 2084329793, "PaperTitle": "a low power parallel design of discrete wavelet transform using subthreshold voltage technology", "Year": 2008, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": ["virginia tech", "virginia tech", "virginia tech"]}], "source": "ES"}, {"DBLP title": "Power management of MEMS-based storage devices for mobile systems.", "DBLP authors": ["Mohammed G. Khatib", "Pieter H. Hartel"], "year": 2008, "MAG papers": [{"PaperId": 2127974110, "PaperTitle": "power management of mems based storage devices for mobile systems", "Year": 2008, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": ["university of twente", "university of twente"]}], "source": "ES"}, {"DBLP title": "Execution context optimization for disk energy.", "DBLP authors": ["Jerry Hom", "Ulrich Kremer"], "year": 2008, "MAG papers": [{"PaperId": 2128469314, "PaperTitle": "execution context optimization for disk energy", "Year": 2008, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["rutgers university", "rutgers university"]}], "source": "ES"}]