# rtl_designs_practice
RTL design and Verilog lab experiments
