{:input (genetic.representation/genetic-representation "../mediumcorpus/58089.5BE06EDD.blif"), :error {:type :equiv-fail, :pre-synth-verilog "/* Generated by Yosys 0.16+63 (git sha1 11e75bc27, gcc 7.5.0-3ubuntu1~18.04 -Og -fsanitize=address -fsanitize=undefined -fPIC -fsanitize=address -fsanitize=undefined) */\n\nmodule presynth(wire0_11, wire1_14, wire2_17, wire3_10, wire4_13, wire5_16);\n  wire \\:missing_edge ;\n  input wire0_11;\n  wire wire0_11;\n  wire wire12_13;\n  wire wire12_14;\n  wire wire15_16;\n  wire wire15_17;\n  input wire1_14;\n  wire wire1_14;\n  input wire2_17;\n  wire wire2_17;\n  output wire3_10;\n  wire wire3_10;\n  output wire4_13;\n  wire wire4_13;\n  output wire5_16;\n  wire wire5_16;\n  wire wire6;\n  wire wire7;\n  wire wire8;\n  wire wire9_10;\n  wire wire9_11;\n  assign wire6 = 1'h0;\n  assign wire7 = 1'h1;\n  assign wire8 = 1'h0;\n  assign \\:missing_edge  = 1'h0;\n  assign wire15_17 = wire2_17;\n  assign wire5_16 = wire15_16;\n  assign wire15_16 = wire15_17;\n  assign wire12_14 = wire1_14;\n  assign wire4_13 = wire12_13;\n  assign wire12_13 = wire12_14;\n  assign wire9_11 = wire0_11;\n  assign wire3_10 = wire9_10;\n  assign wire9_10 = wire9_11;\nendmodule\n", :post-synth-verilog "/* Generated by Yosys 0.16+63 (git sha1 11e75bc27, gcc 7.5.0-3ubuntu1~18.04 -Og -fsanitize=address -fsanitize=undefined -fPIC -fsanitize=address -fsanitize=undefined) */\n\n(* src = \"/dev/shm/fuzzmount37B880B5/94057DE0.v:3.1-39.10\" *)\nmodule postsynth(wire0_11, wire1_14, wire2_17, wire3_10, wire4_13, wire5_16);\n  (* src = \"/dev/shm/fuzzmount37B880B5/94057DE0.v:4.8-4.22\" *)\n  wire \\:missing_edge ;\n  (* src = \"/dev/shm/fuzzmount37B880B5/94057DE0.v:5.9-5.17\" *)\n  input wire0_11;\n  wire wire0_11;\n  (* src = \"/dev/shm/fuzzmount37B880B5/94057DE0.v:7.8-7.17\" *)\n  wire wire12_13;\n  (* src = \"/dev/shm/fuzzmount37B880B5/94057DE0.v:8.8-8.17\" *)\n  wire wire12_14;\n  (* src = \"/dev/shm/fuzzmount37B880B5/94057DE0.v:9.8-9.17\" *)\n  wire wire15_16;\n  (* src = \"/dev/shm/fuzzmount37B880B5/94057DE0.v:10.8-10.17\" *)\n  wire wire15_17;\n  (* src = \"/dev/shm/fuzzmount37B880B5/94057DE0.v:11.9-11.17\" *)\n  input wire1_14;\n  wire wire1_14;\n  (* src = \"/dev/shm/fuzzmount37B880B5/94057DE0.v:13.9-13.17\" *)\n  input wire2_17;\n  wire wire2_17;\n  (* src = \"/dev/shm/fuzzmount37B880B5/94057DE0.v:15.10-15.18\" *)\n  output wire3_10;\n  wire wire3_10;\n  (* src = \"/dev/shm/fuzzmount37B880B5/94057DE0.v:17.10-17.18\" *)\n  output wire4_13;\n  wire wire4_13;\n  (* src = \"/dev/shm/fuzzmount37B880B5/94057DE0.v:19.10-19.18\" *)\n  output wire5_16;\n  wire wire5_16;\n  (* src = \"/dev/shm/fuzzmount37B880B5/94057DE0.v:21.8-21.13\" *)\n  wire wire6;\n  (* src = \"/dev/shm/fuzzmount37B880B5/94057DE0.v:22.8-22.13\" *)\n  wire wire7;\n  (* src = \"/dev/shm/fuzzmount37B880B5/94057DE0.v:23.8-23.13\" *)\n  wire wire8;\n  (* src = \"/dev/shm/fuzzmount37B880B5/94057DE0.v:24.8-24.16\" *)\n  wire wire9_10;\n  (* src = \"/dev/shm/fuzzmount37B880B5/94057DE0.v:25.8-25.16\" *)\n  wire wire9_11;\n  assign \\:missing_edge  = 1'h0;\n  assign wire12_13 = wire1_14;\n  assign wire12_14 = wire1_14;\n  assign wire15_16 = wire2_17;\n  assign wire15_17 = wire2_17;\n  assign wire3_10 = wire0_11;\n  assign wire4_13 = wire1_14;\n  assign wire5_16 = wire2_17;\n  assign wire6 = 1'h0;\n  assign wire7 = 1'h1;\n  assign wire8 = 1'h0;\n  assign wire9_10 = wire0_11;\n  assign wire9_11 = wire0_11;\nendmodule\n", :proof {:exit 2, :out "", :err "python3.7: can't open file '../SymbiYosys/sbysrc/sby.py': [Errno 2] No such file or directory\n"}}}