// Seed: 783117643
module module_0 (
    input supply1 id_0,
    input wand id_1,
    output supply0 id_2,
    input supply1 id_3,
    output wor id_4,
    input tri id_5
);
  assign id_2 = 1;
  assign module_1.id_3 = 0;
endmodule
module module_1 (
    output tri0 id_0,
    input supply0 id_1,
    output tri id_2,
    output tri id_3,
    input uwire id_4,
    output logic id_5,
    input wand id_6,
    input wire id_7,
    output logic id_8,
    input uwire id_9,
    input supply1 id_10
);
  for (id_12 = -1; 1'd0; id_5 = id_12 * id_12) begin : LABEL_0
    assign id_0 = id_1;
  end
  final begin : LABEL_1
    id_8 = 1'b0;
  end
  wire id_13;
  module_0 modCall_1 (
      id_7,
      id_7,
      id_3,
      id_7,
      id_2,
      id_9
  );
endmodule
