<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com"
		xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009"
		xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
	<spirit:vendor>armqp</spirit:vendor>
	<spirit:library>customized_ip</spirit:library>
	<spirit:name>barrel_proj_barrelMath_0_1</spirit:name>
	<spirit:version>1.0</spirit:version>
	<spirit:busInterfaces>
		<spirit:busInterface>
			<spirit:name>reset</spirit:name>
			<spirit:busType spirit:vendor="xilinx.com"
					spirit:library="signal"
					spirit:name="reset"
					spirit:version="1.0"/>
			<spirit:abstractionType spirit:vendor="xilinx.com"
					spirit:library="signal"
					spirit:name="reset_rtl"
					spirit:version="1.0"/>
			<spirit:slave/>
			<spirit:portMaps>
				<spirit:portMap>
					<spirit:logicalPort>
						<spirit:name>RST</spirit:name>
					</spirit:logicalPort>
					<spirit:physicalPort>
						<spirit:name>reset</spirit:name>
					</spirit:physicalPort>
				</spirit:portMap>
			</spirit:portMaps>
			<spirit:parameters>
				<spirit:parameter>
					<spirit:name>POLARITY</spirit:name>
					<spirit:value spirit:format="string"
							spirit:resolve="immediate"
							spirit:id="BUSIFPARAM_VALUE.RESET.POLARITY"
							spirit:choiceRef="choices_0">ACTIVE_HIGH</spirit:value>
				</spirit:parameter>
			</spirit:parameters>
		</spirit:busInterface>
		<spirit:busInterface>
			<spirit:name>clk</spirit:name>
			<spirit:busType spirit:vendor="xilinx.com"
					spirit:library="signal"
					spirit:name="clock"
					spirit:version="1.0"/>
			<spirit:abstractionType spirit:vendor="xilinx.com"
					spirit:library="signal"
					spirit:name="clock_rtl"
					spirit:version="1.0"/>
			<spirit:slave/>
			<spirit:portMaps>
				<spirit:portMap>
					<spirit:logicalPort>
						<spirit:name>CLK</spirit:name>
					</spirit:logicalPort>
					<spirit:physicalPort>
						<spirit:name>clk</spirit:name>
					</spirit:physicalPort>
				</spirit:portMap>
			</spirit:portMaps>
			<spirit:parameters>
				<spirit:parameter>
					<spirit:name>ASSOCIATED_RESET</spirit:name>
					<spirit:value spirit:format="string"
							spirit:resolve="immediate"
							spirit:id="BUSIFPARAM_VALUE.CLK.ASSOCIATED_RESET">reset</spirit:value>
				</spirit:parameter>
				<spirit:parameter>
					<spirit:name>ASSOCIATED_BUSIF</spirit:name>
					<spirit:value spirit:format="string"
							spirit:resolve="immediate"
							spirit:id="BUSIFPARAM_VALUE.CLK.ASSOCIATED_BUSIF">tIn:tOut:rCin:rPin:rOut</spirit:value>
				</spirit:parameter>
				<spirit:parameter>
					<spirit:name>CLK_DOMAIN</spirit:name>
					<spirit:value spirit:format="string"
							spirit:resolve="generated"
							spirit:id="BUSIFPARAM_VALUE.CLK.CLK_DOMAIN">barrel_proj_clk</spirit:value>
				</spirit:parameter>
				<spirit:parameter>
					<spirit:name>FREQ_HZ</spirit:name>
					<spirit:value spirit:format="string"
							spirit:resolve="generated"
							spirit:id="BUSIFPARAM_VALUE.CLK.FREQ_HZ">148500000</spirit:value>
				</spirit:parameter>
			</spirit:parameters>
		</spirit:busInterface>
		<spirit:busInterface>
			<spirit:name>tIn</spirit:name>
			<spirit:busType spirit:vendor="xilinx.com"
					spirit:library="interface"
					spirit:name="axis"
					spirit:version="1.0"/>
			<spirit:abstractionType spirit:vendor="xilinx.com"
					spirit:library="interface"
					spirit:name="axis_rtl"
					spirit:version="1.0"/>
			<spirit:master/>
			<spirit:portMaps>
				<spirit:portMap>
					<spirit:logicalPort>
						<spirit:name>TDATA</spirit:name>
					</spirit:logicalPort>
					<spirit:physicalPort>
						<spirit:name>tIn_tdata</spirit:name>
					</spirit:physicalPort>
				</spirit:portMap>
				<spirit:portMap>
					<spirit:logicalPort>
						<spirit:name>TVALID</spirit:name>
					</spirit:logicalPort>
					<spirit:physicalPort>
						<spirit:name>tIn_tvalid</spirit:name>
					</spirit:physicalPort>
				</spirit:portMap>
				<spirit:portMap>
					<spirit:logicalPort>
						<spirit:name>TREADY</spirit:name>
					</spirit:logicalPort>
					<spirit:physicalPort>
						<spirit:name>tIn_tready</spirit:name>
					</spirit:physicalPort>
				</spirit:portMap>
			</spirit:portMaps>
			<spirit:parameters>
				<spirit:parameter>
					<spirit:name>TDATA_NUM_BYTES</spirit:name>
					<spirit:value spirit:format="string"
							spirit:resolve="generated"
							spirit:id="BUSIFPARAM_VALUE.TIN.TDATA_NUM_BYTES">4</spirit:value>
				</spirit:parameter>
				<spirit:parameter>
					<spirit:name>TUSER_WIDTH</spirit:name>
					<spirit:value spirit:format="string"
							spirit:resolve="generated"
							spirit:id="BUSIFPARAM_VALUE.TIN.TUSER_WIDTH">0</spirit:value>
				</spirit:parameter>
				<spirit:parameter>
					<spirit:name>TID_WIDTH</spirit:name>
					<spirit:value spirit:format="string"
							spirit:resolve="generated"
							spirit:id="BUSIFPARAM_VALUE.TIN.TID_WIDTH">0</spirit:value>
				</spirit:parameter>
				<spirit:parameter>
					<spirit:name>TDEST_WIDTH</spirit:name>
					<spirit:value spirit:format="string"
							spirit:resolve="generated"
							spirit:id="BUSIFPARAM_VALUE.TIN.TDEST_WIDTH">0</spirit:value>
				</spirit:parameter>
				<spirit:parameter>
					<spirit:name>HAS_TREADY</spirit:name>
					<spirit:value spirit:format="string"
							spirit:resolve="generated"
							spirit:id="BUSIFPARAM_VALUE.TIN.HAS_TREADY">1</spirit:value>
				</spirit:parameter>
				<spirit:parameter>
					<spirit:name>HAS_TSTRB</spirit:name>
					<spirit:value spirit:format="string"
							spirit:resolve="generated"
							spirit:id="BUSIFPARAM_VALUE.TIN.HAS_TSTRB">0</spirit:value>
				</spirit:parameter>
				<spirit:parameter>
					<spirit:name>HAS_TKEEP</spirit:name>
					<spirit:value spirit:format="string"
							spirit:resolve="generated"
							spirit:id="BUSIFPARAM_VALUE.TIN.HAS_TKEEP">0</spirit:value>
				</spirit:parameter>
				<spirit:parameter>
					<spirit:name>HAS_TLAST</spirit:name>
					<spirit:value spirit:format="string"
							spirit:resolve="generated"
							spirit:id="BUSIFPARAM_VALUE.TIN.HAS_TLAST">0</spirit:value>
				</spirit:parameter>
				<spirit:parameter>
					<spirit:name>CLK_DOMAIN</spirit:name>
					<spirit:value spirit:format="string"
							spirit:resolve="generated"
							spirit:id="BUSIFPARAM_VALUE.TIN.CLK_DOMAIN">barrel_proj_clk</spirit:value>
				</spirit:parameter>
				<spirit:parameter>
					<spirit:name>FREQ_HZ</spirit:name>
					<spirit:value spirit:format="string"
							spirit:resolve="generated"
							spirit:id="BUSIFPARAM_VALUE.TIN.FREQ_HZ">148500000</spirit:value>
				</spirit:parameter>
			</spirit:parameters>
		</spirit:busInterface>
		<spirit:busInterface>
			<spirit:name>tOut</spirit:name>
			<spirit:busType spirit:vendor="xilinx.com"
					spirit:library="interface"
					spirit:name="axis"
					spirit:version="1.0"/>
			<spirit:abstractionType spirit:vendor="xilinx.com"
					spirit:library="interface"
					spirit:name="axis_rtl"
					spirit:version="1.0"/>
			<spirit:slave/>
			<spirit:portMaps>
				<spirit:portMap>
					<spirit:logicalPort>
						<spirit:name>TDATA</spirit:name>
					</spirit:logicalPort>
					<spirit:physicalPort>
						<spirit:name>tOut_tdata</spirit:name>
					</spirit:physicalPort>
				</spirit:portMap>
				<spirit:portMap>
					<spirit:logicalPort>
						<spirit:name>TVALID</spirit:name>
					</spirit:logicalPort>
					<spirit:physicalPort>
						<spirit:name>tOut_tvalid</spirit:name>
					</spirit:physicalPort>
				</spirit:portMap>
				<spirit:portMap>
					<spirit:logicalPort>
						<spirit:name>TREADY</spirit:name>
					</spirit:logicalPort>
					<spirit:physicalPort>
						<spirit:name>tOut_tready</spirit:name>
					</spirit:physicalPort>
				</spirit:portMap>
			</spirit:portMaps>
			<spirit:parameters>
				<spirit:parameter>
					<spirit:name>TDATA_NUM_BYTES</spirit:name>
					<spirit:value spirit:format="string"
							spirit:resolve="generated"
							spirit:id="BUSIFPARAM_VALUE.TOUT.TDATA_NUM_BYTES">4</spirit:value>
				</spirit:parameter>
				<spirit:parameter>
					<spirit:name>TUSER_WIDTH</spirit:name>
					<spirit:value spirit:format="string"
							spirit:resolve="generated"
							spirit:id="BUSIFPARAM_VALUE.TOUT.TUSER_WIDTH">0</spirit:value>
				</spirit:parameter>
				<spirit:parameter>
					<spirit:name>TID_WIDTH</spirit:name>
					<spirit:value spirit:format="string"
							spirit:resolve="generated"
							spirit:id="BUSIFPARAM_VALUE.TOUT.TID_WIDTH">0</spirit:value>
				</spirit:parameter>
				<spirit:parameter>
					<spirit:name>TDEST_WIDTH</spirit:name>
					<spirit:value spirit:format="string"
							spirit:resolve="generated"
							spirit:id="BUSIFPARAM_VALUE.TOUT.TDEST_WIDTH">0</spirit:value>
				</spirit:parameter>
				<spirit:parameter>
					<spirit:name>HAS_TREADY</spirit:name>
					<spirit:value spirit:format="string"
							spirit:resolve="generated"
							spirit:id="BUSIFPARAM_VALUE.TOUT.HAS_TREADY">1</spirit:value>
				</spirit:parameter>
				<spirit:parameter>
					<spirit:name>HAS_TSTRB</spirit:name>
					<spirit:value spirit:format="string"
							spirit:resolve="generated"
							spirit:id="BUSIFPARAM_VALUE.TOUT.HAS_TSTRB">0</spirit:value>
				</spirit:parameter>
				<spirit:parameter>
					<spirit:name>HAS_TKEEP</spirit:name>
					<spirit:value spirit:format="string"
							spirit:resolve="generated"
							spirit:id="BUSIFPARAM_VALUE.TOUT.HAS_TKEEP">0</spirit:value>
				</spirit:parameter>
				<spirit:parameter>
					<spirit:name>HAS_TLAST</spirit:name>
					<spirit:value spirit:format="string"
							spirit:resolve="generated"
							spirit:id="BUSIFPARAM_VALUE.TOUT.HAS_TLAST">0</spirit:value>
				</spirit:parameter>
				<spirit:parameter>
					<spirit:name>LAYERED_METADATA</spirit:name>
					<spirit:value spirit:format="string"
							spirit:resolve="generated"
							spirit:id="BUSIFPARAM_VALUE.TOUT.LAYERED_METADATA">xilinx.com:interface:datatypes:1.0 {TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 32} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct {field_real {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value real} enabled {attribs {resolve_type generated dependency polar_mag_enabled format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency polar_mag_width format long minimum {} maximum {}} value 16} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type generated dependency polar_mag_fractwidth format long minimum {} maximum {}} value 14} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}} field_phase {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value phase} enabled {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency polar_phase_width format long minimum {} maximum {}} value 16} bitoffset {attribs {resolve_type generated dependency polar_phase_offset format long minimum {} maximum {}} value 16} real {fixed {fractwidth {attribs {resolve_type generated dependency polar_phase_fractwidth format long minimum {} maximum {}} value 13} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}}}}} TDATA_WIDTH 32 TUSER {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct {field_cartesian_tuser {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value cartesian_tuser} enabled {attribs {resolve_type generated dependency cart_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency cart_width format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} field_phase_tuser {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value phase_tuser} enabled {attribs {resolve_type generated dependency phase_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency phase_width format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type generated dependency phase_offset format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}}}}} TUSER_WIDTH 0}</spirit:value>
				</spirit:parameter>
				<spirit:parameter>
					<spirit:name>CLK_DOMAIN</spirit:name>
					<spirit:value spirit:format="string"
							spirit:resolve="generated"
							spirit:id="BUSIFPARAM_VALUE.TOUT.CLK_DOMAIN">barrel_proj_clk</spirit:value>
				</spirit:parameter>
				<spirit:parameter>
					<spirit:name>FREQ_HZ</spirit:name>
					<spirit:value spirit:format="string"
							spirit:resolve="generated"
							spirit:id="BUSIFPARAM_VALUE.TOUT.FREQ_HZ">148500000</spirit:value>
				</spirit:parameter>
			</spirit:parameters>
		</spirit:busInterface>
		<spirit:busInterface>
			<spirit:name>rCin</spirit:name>
			<spirit:busType spirit:vendor="xilinx.com"
					spirit:library="interface"
					spirit:name="axis"
					spirit:version="1.0"/>
			<spirit:abstractionType spirit:vendor="xilinx.com"
					spirit:library="interface"
					spirit:name="axis_rtl"
					spirit:version="1.0"/>
			<spirit:master/>
			<spirit:portMaps>
				<spirit:portMap>
					<spirit:logicalPort>
						<spirit:name>TDATA</spirit:name>
					</spirit:logicalPort>
					<spirit:physicalPort>
						<spirit:name>rCin_tdata</spirit:name>
					</spirit:physicalPort>
				</spirit:portMap>
				<spirit:portMap>
					<spirit:logicalPort>
						<spirit:name>TVALID</spirit:name>
					</spirit:logicalPort>
					<spirit:physicalPort>
						<spirit:name>rCin_tvalid</spirit:name>
					</spirit:physicalPort>
				</spirit:portMap>
				<spirit:portMap>
					<spirit:logicalPort>
						<spirit:name>TREADY</spirit:name>
					</spirit:logicalPort>
					<spirit:physicalPort>
						<spirit:name>rCin_tready</spirit:name>
					</spirit:physicalPort>
				</spirit:portMap>
			</spirit:portMaps>
			<spirit:parameters>
				<spirit:parameter>
					<spirit:name>TDATA_NUM_BYTES</spirit:name>
					<spirit:value spirit:format="string"
							spirit:resolve="generated"
							spirit:id="BUSIFPARAM_VALUE.RCIN.TDATA_NUM_BYTES">4</spirit:value>
				</spirit:parameter>
				<spirit:parameter>
					<spirit:name>TUSER_WIDTH</spirit:name>
					<spirit:value spirit:format="string"
							spirit:resolve="generated"
							spirit:id="BUSIFPARAM_VALUE.RCIN.TUSER_WIDTH">0</spirit:value>
				</spirit:parameter>
				<spirit:parameter>
					<spirit:name>TID_WIDTH</spirit:name>
					<spirit:value spirit:format="string"
							spirit:resolve="generated"
							spirit:id="BUSIFPARAM_VALUE.RCIN.TID_WIDTH">0</spirit:value>
				</spirit:parameter>
				<spirit:parameter>
					<spirit:name>TDEST_WIDTH</spirit:name>
					<spirit:value spirit:format="string"
							spirit:resolve="generated"
							spirit:id="BUSIFPARAM_VALUE.RCIN.TDEST_WIDTH">0</spirit:value>
				</spirit:parameter>
				<spirit:parameter>
					<spirit:name>HAS_TREADY</spirit:name>
					<spirit:value spirit:format="string"
							spirit:resolve="generated"
							spirit:id="BUSIFPARAM_VALUE.RCIN.HAS_TREADY">1</spirit:value>
				</spirit:parameter>
				<spirit:parameter>
					<spirit:name>HAS_TSTRB</spirit:name>
					<spirit:value spirit:format="string"
							spirit:resolve="generated"
							spirit:id="BUSIFPARAM_VALUE.RCIN.HAS_TSTRB">0</spirit:value>
				</spirit:parameter>
				<spirit:parameter>
					<spirit:name>HAS_TKEEP</spirit:name>
					<spirit:value spirit:format="string"
							spirit:resolve="generated"
							spirit:id="BUSIFPARAM_VALUE.RCIN.HAS_TKEEP">0</spirit:value>
				</spirit:parameter>
				<spirit:parameter>
					<spirit:name>HAS_TLAST</spirit:name>
					<spirit:value spirit:format="string"
							spirit:resolve="generated"
							spirit:id="BUSIFPARAM_VALUE.RCIN.HAS_TLAST">0</spirit:value>
				</spirit:parameter>
				<spirit:parameter>
					<spirit:name>CLK_DOMAIN</spirit:name>
					<spirit:value spirit:format="string"
							spirit:resolve="generated"
							spirit:id="BUSIFPARAM_VALUE.RCIN.CLK_DOMAIN">barrel_proj_clk</spirit:value>
				</spirit:parameter>
				<spirit:parameter>
					<spirit:name>FREQ_HZ</spirit:name>
					<spirit:value spirit:format="string"
							spirit:resolve="generated"
							spirit:id="BUSIFPARAM_VALUE.RCIN.FREQ_HZ">148500000</spirit:value>
				</spirit:parameter>
			</spirit:parameters>
		</spirit:busInterface>
		<spirit:busInterface>
			<spirit:name>rPin</spirit:name>
			<spirit:busType spirit:vendor="xilinx.com"
					spirit:library="interface"
					spirit:name="axis"
					spirit:version="1.0"/>
			<spirit:abstractionType spirit:vendor="xilinx.com"
					spirit:library="interface"
					spirit:name="axis_rtl"
					spirit:version="1.0"/>
			<spirit:master/>
			<spirit:portMaps>
				<spirit:portMap>
					<spirit:logicalPort>
						<spirit:name>TDATA</spirit:name>
					</spirit:logicalPort>
					<spirit:physicalPort>
						<spirit:name>rPin_tdata</spirit:name>
					</spirit:physicalPort>
				</spirit:portMap>
				<spirit:portMap>
					<spirit:logicalPort>
						<spirit:name>TVALID</spirit:name>
					</spirit:logicalPort>
					<spirit:physicalPort>
						<spirit:name>rPin_tvalid</spirit:name>
					</spirit:physicalPort>
				</spirit:portMap>
				<spirit:portMap>
					<spirit:logicalPort>
						<spirit:name>TREADY</spirit:name>
					</spirit:logicalPort>
					<spirit:physicalPort>
						<spirit:name>rPin_tready</spirit:name>
					</spirit:physicalPort>
				</spirit:portMap>
			</spirit:portMaps>
			<spirit:parameters>
				<spirit:parameter>
					<spirit:name>TDATA_NUM_BYTES</spirit:name>
					<spirit:value spirit:format="string"
							spirit:resolve="generated"
							spirit:id="BUSIFPARAM_VALUE.RPIN.TDATA_NUM_BYTES">2</spirit:value>
				</spirit:parameter>
				<spirit:parameter>
					<spirit:name>TUSER_WIDTH</spirit:name>
					<spirit:value spirit:format="string"
							spirit:resolve="generated"
							spirit:id="BUSIFPARAM_VALUE.RPIN.TUSER_WIDTH">0</spirit:value>
				</spirit:parameter>
				<spirit:parameter>
					<spirit:name>TID_WIDTH</spirit:name>
					<spirit:value spirit:format="string"
							spirit:resolve="generated"
							spirit:id="BUSIFPARAM_VALUE.RPIN.TID_WIDTH">0</spirit:value>
				</spirit:parameter>
				<spirit:parameter>
					<spirit:name>TDEST_WIDTH</spirit:name>
					<spirit:value spirit:format="string"
							spirit:resolve="generated"
							spirit:id="BUSIFPARAM_VALUE.RPIN.TDEST_WIDTH">0</spirit:value>
				</spirit:parameter>
				<spirit:parameter>
					<spirit:name>HAS_TREADY</spirit:name>
					<spirit:value spirit:format="string"
							spirit:resolve="generated"
							spirit:id="BUSIFPARAM_VALUE.RPIN.HAS_TREADY">1</spirit:value>
				</spirit:parameter>
				<spirit:parameter>
					<spirit:name>HAS_TSTRB</spirit:name>
					<spirit:value spirit:format="string"
							spirit:resolve="generated"
							spirit:id="BUSIFPARAM_VALUE.RPIN.HAS_TSTRB">0</spirit:value>
				</spirit:parameter>
				<spirit:parameter>
					<spirit:name>HAS_TKEEP</spirit:name>
					<spirit:value spirit:format="string"
							spirit:resolve="generated"
							spirit:id="BUSIFPARAM_VALUE.RPIN.HAS_TKEEP">0</spirit:value>
				</spirit:parameter>
				<spirit:parameter>
					<spirit:name>HAS_TLAST</spirit:name>
					<spirit:value spirit:format="string"
							spirit:resolve="generated"
							spirit:id="BUSIFPARAM_VALUE.RPIN.HAS_TLAST">0</spirit:value>
				</spirit:parameter>
				<spirit:parameter>
					<spirit:name>CLK_DOMAIN</spirit:name>
					<spirit:value spirit:format="string"
							spirit:resolve="generated"
							spirit:id="BUSIFPARAM_VALUE.RPIN.CLK_DOMAIN">barrel_proj_clk</spirit:value>
				</spirit:parameter>
				<spirit:parameter>
					<spirit:name>FREQ_HZ</spirit:name>
					<spirit:value spirit:format="string"
							spirit:resolve="generated"
							spirit:id="BUSIFPARAM_VALUE.RPIN.FREQ_HZ">148500000</spirit:value>
				</spirit:parameter>
			</spirit:parameters>
		</spirit:busInterface>
		<spirit:busInterface>
			<spirit:name>rOut</spirit:name>
			<spirit:busType spirit:vendor="xilinx.com"
					spirit:library="interface"
					spirit:name="axis"
					spirit:version="1.0"/>
			<spirit:abstractionType spirit:vendor="xilinx.com"
					spirit:library="interface"
					spirit:name="axis_rtl"
					spirit:version="1.0"/>
			<spirit:slave/>
			<spirit:portMaps>
				<spirit:portMap>
					<spirit:logicalPort>
						<spirit:name>TDATA</spirit:name>
					</spirit:logicalPort>
					<spirit:physicalPort>
						<spirit:name>rOut_tdata</spirit:name>
					</spirit:physicalPort>
				</spirit:portMap>
				<spirit:portMap>
					<spirit:logicalPort>
						<spirit:name>TVALID</spirit:name>
					</spirit:logicalPort>
					<spirit:physicalPort>
						<spirit:name>rOut_tvalid</spirit:name>
					</spirit:physicalPort>
				</spirit:portMap>
				<spirit:portMap>
					<spirit:logicalPort>
						<spirit:name>TREADY</spirit:name>
					</spirit:logicalPort>
					<spirit:physicalPort>
						<spirit:name>rOut_tready</spirit:name>
					</spirit:physicalPort>
				</spirit:portMap>
			</spirit:portMaps>
			<spirit:parameters>
				<spirit:parameter>
					<spirit:name>TDATA_NUM_BYTES</spirit:name>
					<spirit:value spirit:format="string"
							spirit:resolve="generated"
							spirit:id="BUSIFPARAM_VALUE.ROUT.TDATA_NUM_BYTES">4</spirit:value>
				</spirit:parameter>
				<spirit:parameter>
					<spirit:name>TUSER_WIDTH</spirit:name>
					<spirit:value spirit:format="string"
							spirit:resolve="generated"
							spirit:id="BUSIFPARAM_VALUE.ROUT.TUSER_WIDTH">0</spirit:value>
				</spirit:parameter>
				<spirit:parameter>
					<spirit:name>TID_WIDTH</spirit:name>
					<spirit:value spirit:format="string"
							spirit:resolve="generated"
							spirit:id="BUSIFPARAM_VALUE.ROUT.TID_WIDTH">0</spirit:value>
				</spirit:parameter>
				<spirit:parameter>
					<spirit:name>TDEST_WIDTH</spirit:name>
					<spirit:value spirit:format="string"
							spirit:resolve="generated"
							spirit:id="BUSIFPARAM_VALUE.ROUT.TDEST_WIDTH">0</spirit:value>
				</spirit:parameter>
				<spirit:parameter>
					<spirit:name>HAS_TREADY</spirit:name>
					<spirit:value spirit:format="string"
							spirit:resolve="generated"
							spirit:id="BUSIFPARAM_VALUE.ROUT.HAS_TREADY">1</spirit:value>
				</spirit:parameter>
				<spirit:parameter>
					<spirit:name>HAS_TSTRB</spirit:name>
					<spirit:value spirit:format="string"
							spirit:resolve="generated"
							spirit:id="BUSIFPARAM_VALUE.ROUT.HAS_TSTRB">0</spirit:value>
				</spirit:parameter>
				<spirit:parameter>
					<spirit:name>HAS_TKEEP</spirit:name>
					<spirit:value spirit:format="string"
							spirit:resolve="generated"
							spirit:id="BUSIFPARAM_VALUE.ROUT.HAS_TKEEP">0</spirit:value>
				</spirit:parameter>
				<spirit:parameter>
					<spirit:name>HAS_TLAST</spirit:name>
					<spirit:value spirit:format="string"
							spirit:resolve="generated"
							spirit:id="BUSIFPARAM_VALUE.ROUT.HAS_TLAST">0</spirit:value>
				</spirit:parameter>
				<spirit:parameter>
					<spirit:name>LAYERED_METADATA</spirit:name>
					<spirit:value spirit:format="string"
							spirit:resolve="generated"
							spirit:id="BUSIFPARAM_VALUE.ROUT.LAYERED_METADATA">xilinx.com:interface:datatypes:1.0 {TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 32} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} complex {bitwidth {attribs {resolve_type generated dependency complex_width format long minimum {} maximum {}} value 16} stride {attribs {resolve_type generated dependency complex_stride format long minimum {} maximum {}} value 16} realfirst {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true} real {fixed {fractwidth {attribs {resolve_type generated dependency complex_fractwidth format long minimum {} maximum {}} value 14} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}}} TDATA_WIDTH 32 TUSER {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct {field_cartesian_tuser {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value cartesian_tuser} enabled {attribs {resolve_type generated dependency cart_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency cart_width format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} field_phase_tuser {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value phase_tuser} enabled {attribs {resolve_type generated dependency phase_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency phase_width format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type generated dependency phase_offset format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}}}}} TUSER_WIDTH 0}</spirit:value>
				</spirit:parameter>
				<spirit:parameter>
					<spirit:name>CLK_DOMAIN</spirit:name>
					<spirit:value spirit:format="string"
							spirit:resolve="generated"
							spirit:id="BUSIFPARAM_VALUE.ROUT.CLK_DOMAIN">barrel_proj_clk</spirit:value>
				</spirit:parameter>
				<spirit:parameter>
					<spirit:name>FREQ_HZ</spirit:name>
					<spirit:value spirit:format="string"
							spirit:resolve="generated"
							spirit:id="BUSIFPARAM_VALUE.ROUT.FREQ_HZ">148500000</spirit:value>
				</spirit:parameter>
			</spirit:parameters>
		</spirit:busInterface>
	</spirit:busInterfaces>
	<spirit:model>
		<spirit:views>
			<spirit:view>
				<spirit:name>xilinx_veriloginstantiationtemplate</spirit:name>
				<spirit:displayName>Verilog Instantiation Template</spirit:displayName>
				<spirit:envIdentifier>verilogSource:vivado.xilinx.com:synthesis.template</spirit:envIdentifier>
				<spirit:language>verilog</spirit:language>
				<spirit:fileSetRef>
					<spirit:localName>xilinx_veriloginstantiationtemplate_view_fileset</spirit:localName>
				</spirit:fileSetRef>
				<spirit:parameters>
					<spirit:parameter>
						<spirit:name>customizationCRC</spirit:name>
						<spirit:value>31edd27a</spirit:value>
					</spirit:parameter>
					<spirit:parameter>
						<spirit:name>customizationCRCversion</spirit:name>
						<spirit:value>5</spirit:value>
					</spirit:parameter>
					<spirit:parameter>
						<spirit:name>boundaryCRC</spirit:name>
						<spirit:value>229e21e6</spirit:value>
					</spirit:parameter>
					<spirit:parameter>
						<spirit:name>boundaryCRCversion</spirit:name>
						<spirit:value>1</spirit:value>
					</spirit:parameter>
					<spirit:parameter>
						<spirit:name>GENtimestamp</spirit:name>
						<spirit:value>Sat Apr 16 19:44:43 UTC 2016</spirit:value>
					</spirit:parameter>
					<spirit:parameter>
						<spirit:name>StaleAtRelink</spirit:name>
						<spirit:value>false</spirit:value>
					</spirit:parameter>
				</spirit:parameters>
			</spirit:view>
			<spirit:view>
				<spirit:name>xilinx_anylanguagesynthesis</spirit:name>
				<spirit:displayName>Synthesis</spirit:displayName>
				<spirit:envIdentifier>:vivado.xilinx.com:synthesis</spirit:envIdentifier>
				<spirit:fileSetRef>
					<spirit:localName>xilinx_anylanguagesynthesis_view_fileset</spirit:localName>
				</spirit:fileSetRef>
				<spirit:parameters>
					<spirit:parameter>
						<spirit:name>customizationCRC</spirit:name>
						<spirit:value>31edd27a</spirit:value>
					</spirit:parameter>
					<spirit:parameter>
						<spirit:name>customizationCRCversion</spirit:name>
						<spirit:value>5</spirit:value>
					</spirit:parameter>
					<spirit:parameter>
						<spirit:name>boundaryCRC</spirit:name>
						<spirit:value>229e21e6</spirit:value>
					</spirit:parameter>
					<spirit:parameter>
						<spirit:name>boundaryCRCversion</spirit:name>
						<spirit:value>1</spirit:value>
					</spirit:parameter>
					<spirit:parameter>
						<spirit:name>GENtimestamp</spirit:name>
						<spirit:value>Sun Apr 03 21:17:10 UTC 2016</spirit:value>
					</spirit:parameter>
					<spirit:parameter>
						<spirit:name>StaleAtRelink</spirit:name>
						<spirit:value>false</spirit:value>
					</spirit:parameter>
				</spirit:parameters>
			</spirit:view>
			<spirit:view>
				<spirit:name>xilinx_verilogsynthesiswrapper</spirit:name>
				<spirit:displayName>Verilog Synthesis Wrapper</spirit:displayName>
				<spirit:envIdentifier>verilogSource:vivado.xilinx.com:synthesis.wrapper</spirit:envIdentifier>
				<spirit:language>verilog</spirit:language>
				<spirit:fileSetRef>
					<spirit:localName>xilinx_verilogsynthesiswrapper_view_fileset</spirit:localName>
				</spirit:fileSetRef>
				<spirit:parameters>
					<spirit:parameter>
						<spirit:name>customizationCRC</spirit:name>
						<spirit:value>31edd27a</spirit:value>
					</spirit:parameter>
					<spirit:parameter>
						<spirit:name>customizationCRCversion</spirit:name>
						<spirit:value>5</spirit:value>
					</spirit:parameter>
					<spirit:parameter>
						<spirit:name>boundaryCRC</spirit:name>
						<spirit:value>229e21e6</spirit:value>
					</spirit:parameter>
					<spirit:parameter>
						<spirit:name>boundaryCRCversion</spirit:name>
						<spirit:value>1</spirit:value>
					</spirit:parameter>
					<spirit:parameter>
						<spirit:name>GENtimestamp</spirit:name>
						<spirit:value>Sat Apr 16 19:44:43 UTC 2016</spirit:value>
					</spirit:parameter>
					<spirit:parameter>
						<spirit:name>StaleAtRelink</spirit:name>
						<spirit:value>false</spirit:value>
					</spirit:parameter>
				</spirit:parameters>
			</spirit:view>
			<spirit:view>
				<spirit:name>xilinx_anylanguagebehavioralsimulation</spirit:name>
				<spirit:displayName>Simulation</spirit:displayName>
				<spirit:envIdentifier>:vivado.xilinx.com:simulation</spirit:envIdentifier>
				<spirit:fileSetRef>
					<spirit:localName>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:localName>
				</spirit:fileSetRef>
				<spirit:parameters>
					<spirit:parameter>
						<spirit:name>customizationCRC</spirit:name>
						<spirit:value>d2ffaa03</spirit:value>
					</spirit:parameter>
					<spirit:parameter>
						<spirit:name>customizationCRCversion</spirit:name>
						<spirit:value>5</spirit:value>
					</spirit:parameter>
					<spirit:parameter>
						<spirit:name>boundaryCRC</spirit:name>
						<spirit:value>229e21e6</spirit:value>
					</spirit:parameter>
					<spirit:parameter>
						<spirit:name>boundaryCRCversion</spirit:name>
						<spirit:value>1</spirit:value>
					</spirit:parameter>
					<spirit:parameter>
						<spirit:name>GENtimestamp</spirit:name>
						<spirit:value>Sun Apr 03 21:17:10 UTC 2016</spirit:value>
					</spirit:parameter>
					<spirit:parameter>
						<spirit:name>StaleAtRelink</spirit:name>
						<spirit:value>false</spirit:value>
					</spirit:parameter>
				</spirit:parameters>
			</spirit:view>
			<spirit:view>
				<spirit:name>xilinx_verilogsimulationwrapper</spirit:name>
				<spirit:displayName>Verilog Simulation Wrapper</spirit:displayName>
				<spirit:envIdentifier>verilogSource:vivado.xilinx.com:simulation.wrapper</spirit:envIdentifier>
				<spirit:language>verilog</spirit:language>
				<spirit:fileSetRef>
					<spirit:localName>xilinx_verilogsimulationwrapper_view_fileset</spirit:localName>
				</spirit:fileSetRef>
				<spirit:parameters>
					<spirit:parameter>
						<spirit:name>customizationCRC</spirit:name>
						<spirit:value>d2ffaa03</spirit:value>
					</spirit:parameter>
					<spirit:parameter>
						<spirit:name>customizationCRCversion</spirit:name>
						<spirit:value>5</spirit:value>
					</spirit:parameter>
					<spirit:parameter>
						<spirit:name>boundaryCRC</spirit:name>
						<spirit:value>229e21e6</spirit:value>
					</spirit:parameter>
					<spirit:parameter>
						<spirit:name>boundaryCRCversion</spirit:name>
						<spirit:value>1</spirit:value>
					</spirit:parameter>
					<spirit:parameter>
						<spirit:name>GENtimestamp</spirit:name>
						<spirit:value>Sat Apr 16 19:44:43 UTC 2016</spirit:value>
					</spirit:parameter>
					<spirit:parameter>
						<spirit:name>StaleAtRelink</spirit:name>
						<spirit:value>false</spirit:value>
					</spirit:parameter>
				</spirit:parameters>
			</spirit:view>
			<spirit:view>
				<spirit:name>xilinx_testbench</spirit:name>
				<spirit:displayName>Test Bench</spirit:displayName>
				<spirit:envIdentifier>:vivado.xilinx.com:simulation.testbench</spirit:envIdentifier>
				<spirit:fileSetRef>
					<spirit:localName>xilinx_testbench_view_fileset</spirit:localName>
				</spirit:fileSetRef>
				<spirit:parameters>
					<spirit:parameter>
						<spirit:name>customizationCRC</spirit:name>
						<spirit:value>d2ffaa03</spirit:value>
					</spirit:parameter>
					<spirit:parameter>
						<spirit:name>customizationCRCversion</spirit:name>
						<spirit:value>5</spirit:value>
					</spirit:parameter>
					<spirit:parameter>
						<spirit:name>boundaryCRC</spirit:name>
						<spirit:value>229e21e6</spirit:value>
					</spirit:parameter>
					<spirit:parameter>
						<spirit:name>boundaryCRCversion</spirit:name>
						<spirit:value>1</spirit:value>
					</spirit:parameter>
					<spirit:parameter>
						<spirit:name>GENtimestamp</spirit:name>
						<spirit:value>Sat Apr 09 21:19:36 UTC 2016</spirit:value>
					</spirit:parameter>
					<spirit:parameter>
						<spirit:name>StaleAtRelink</spirit:name>
						<spirit:value>false</spirit:value>
					</spirit:parameter>
				</spirit:parameters>
			</spirit:view>
		</spirit:views>
		<spirit:ports>
			<spirit:port>
				<spirit:name>tIn_tdata</spirit:name>
				<spirit:wire>
					<spirit:direction>out</spirit:direction>
					<spirit:vector>
						<spirit:left spirit:format="long"
								spirit:resolve="immediate">31</spirit:left>
						<spirit:right spirit:format="long"
								spirit:resolve="immediate">0</spirit:right>
					</spirit:vector>
					<spirit:wireTypeDefs>
						<spirit:wireTypeDef>
							<spirit:typeName>reg</spirit:typeName>
							<spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
							<spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
						</spirit:wireTypeDef>
					</spirit:wireTypeDefs>
				</spirit:wire>
				<spirit:vendorExtensions>
					<xilinx:portInfo>
						<xilinx:enablement>
							<xilinx:isEnabled>true</xilinx:isEnabled>
						</xilinx:enablement>
					</xilinx:portInfo>
				</spirit:vendorExtensions>
			</spirit:port>
			<spirit:port>
				<spirit:name>tIn_tvalid</spirit:name>
				<spirit:wire>
					<spirit:direction>out</spirit:direction>
					<spirit:wireTypeDefs>
						<spirit:wireTypeDef>
							<spirit:typeName>reg</spirit:typeName>
							<spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
							<spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
						</spirit:wireTypeDef>
					</spirit:wireTypeDefs>
				</spirit:wire>
				<spirit:vendorExtensions>
					<xilinx:portInfo>
						<xilinx:enablement>
							<xilinx:isEnabled>true</xilinx:isEnabled>
						</xilinx:enablement>
					</xilinx:portInfo>
				</spirit:vendorExtensions>
			</spirit:port>
			<spirit:port>
				<spirit:name>tIn_tready</spirit:name>
				<spirit:wire>
					<spirit:direction>in</spirit:direction>
					<spirit:wireTypeDefs>
						<spirit:wireTypeDef>
							<spirit:typeName>std_logic</spirit:typeName>
							<spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
							<spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
						</spirit:wireTypeDef>
					</spirit:wireTypeDefs>
				</spirit:wire>
				<spirit:vendorExtensions>
					<xilinx:portInfo>
						<xilinx:enablement>
							<xilinx:isEnabled>true</xilinx:isEnabled>
						</xilinx:enablement>
					</xilinx:portInfo>
				</spirit:vendorExtensions>
			</spirit:port>
			<spirit:port>
				<spirit:name>tOut_tdata</spirit:name>
				<spirit:wire>
					<spirit:direction>in</spirit:direction>
					<spirit:vector>
						<spirit:left spirit:format="long"
								spirit:resolve="immediate">31</spirit:left>
						<spirit:right spirit:format="long"
								spirit:resolve="immediate">0</spirit:right>
					</spirit:vector>
					<spirit:wireTypeDefs>
						<spirit:wireTypeDef>
							<spirit:typeName>std_logic_vector</spirit:typeName>
							<spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
							<spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
						</spirit:wireTypeDef>
					</spirit:wireTypeDefs>
				</spirit:wire>
				<spirit:vendorExtensions>
					<xilinx:portInfo>
						<xilinx:enablement>
							<xilinx:isEnabled>true</xilinx:isEnabled>
						</xilinx:enablement>
					</xilinx:portInfo>
				</spirit:vendorExtensions>
			</spirit:port>
			<spirit:port>
				<spirit:name>tOut_tvalid</spirit:name>
				<spirit:wire>
					<spirit:direction>in</spirit:direction>
					<spirit:wireTypeDefs>
						<spirit:wireTypeDef>
							<spirit:typeName>std_logic</spirit:typeName>
							<spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
							<spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
						</spirit:wireTypeDef>
					</spirit:wireTypeDefs>
				</spirit:wire>
				<spirit:vendorExtensions>
					<xilinx:portInfo>
						<xilinx:enablement>
							<xilinx:isEnabled>true</xilinx:isEnabled>
						</xilinx:enablement>
					</xilinx:portInfo>
				</spirit:vendorExtensions>
			</spirit:port>
			<spirit:port>
				<spirit:name>tOut_tready</spirit:name>
				<spirit:wire>
					<spirit:direction>out</spirit:direction>
					<spirit:wireTypeDefs>
						<spirit:wireTypeDef>
							<spirit:typeName>reg</spirit:typeName>
							<spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
							<spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
						</spirit:wireTypeDef>
					</spirit:wireTypeDefs>
				</spirit:wire>
				<spirit:vendorExtensions>
					<xilinx:portInfo>
						<xilinx:enablement>
							<xilinx:isEnabled>true</xilinx:isEnabled>
						</xilinx:enablement>
					</xilinx:portInfo>
				</spirit:vendorExtensions>
			</spirit:port>
			<spirit:port>
				<spirit:name>rCin_tdata</spirit:name>
				<spirit:wire>
					<spirit:direction>out</spirit:direction>
					<spirit:vector>
						<spirit:left spirit:format="long"
								spirit:resolve="immediate">31</spirit:left>
						<spirit:right spirit:format="long"
								spirit:resolve="immediate">0</spirit:right>
					</spirit:vector>
					<spirit:wireTypeDefs>
						<spirit:wireTypeDef>
							<spirit:typeName>reg</spirit:typeName>
							<spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
							<spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
						</spirit:wireTypeDef>
					</spirit:wireTypeDefs>
				</spirit:wire>
				<spirit:vendorExtensions>
					<xilinx:portInfo>
						<xilinx:enablement>
							<xilinx:isEnabled>true</xilinx:isEnabled>
						</xilinx:enablement>
					</xilinx:portInfo>
				</spirit:vendorExtensions>
			</spirit:port>
			<spirit:port>
				<spirit:name>rCin_tvalid</spirit:name>
				<spirit:wire>
					<spirit:direction>out</spirit:direction>
					<spirit:wireTypeDefs>
						<spirit:wireTypeDef>
							<spirit:typeName>reg</spirit:typeName>
							<spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
							<spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
						</spirit:wireTypeDef>
					</spirit:wireTypeDefs>
				</spirit:wire>
				<spirit:vendorExtensions>
					<xilinx:portInfo>
						<xilinx:enablement>
							<xilinx:isEnabled>true</xilinx:isEnabled>
						</xilinx:enablement>
					</xilinx:portInfo>
				</spirit:vendorExtensions>
			</spirit:port>
			<spirit:port>
				<spirit:name>rPin_tdata</spirit:name>
				<spirit:wire>
					<spirit:direction>out</spirit:direction>
					<spirit:vector>
						<spirit:left spirit:format="long"
								spirit:resolve="immediate">15</spirit:left>
						<spirit:right spirit:format="long"
								spirit:resolve="immediate">0</spirit:right>
					</spirit:vector>
					<spirit:wireTypeDefs>
						<spirit:wireTypeDef>
							<spirit:typeName>reg</spirit:typeName>
							<spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
							<spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
						</spirit:wireTypeDef>
					</spirit:wireTypeDefs>
				</spirit:wire>
				<spirit:vendorExtensions>
					<xilinx:portInfo>
						<xilinx:enablement>
							<xilinx:isEnabled>true</xilinx:isEnabled>
						</xilinx:enablement>
					</xilinx:portInfo>
				</spirit:vendorExtensions>
			</spirit:port>
			<spirit:port>
				<spirit:name>rPin_tvalid</spirit:name>
				<spirit:wire>
					<spirit:direction>out</spirit:direction>
					<spirit:wireTypeDefs>
						<spirit:wireTypeDef>
							<spirit:typeName>reg</spirit:typeName>
							<spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
							<spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
						</spirit:wireTypeDef>
					</spirit:wireTypeDefs>
				</spirit:wire>
				<spirit:vendorExtensions>
					<xilinx:portInfo>
						<xilinx:enablement>
							<xilinx:isEnabled>true</xilinx:isEnabled>
						</xilinx:enablement>
					</xilinx:portInfo>
				</spirit:vendorExtensions>
			</spirit:port>
			<spirit:port>
				<spirit:name>rCin_tready</spirit:name>
				<spirit:wire>
					<spirit:direction>in</spirit:direction>
					<spirit:wireTypeDefs>
						<spirit:wireTypeDef>
							<spirit:typeName>std_logic</spirit:typeName>
							<spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
							<spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
						</spirit:wireTypeDef>
					</spirit:wireTypeDefs>
				</spirit:wire>
				<spirit:vendorExtensions>
					<xilinx:portInfo>
						<xilinx:enablement>
							<xilinx:isEnabled>true</xilinx:isEnabled>
						</xilinx:enablement>
					</xilinx:portInfo>
				</spirit:vendorExtensions>
			</spirit:port>
			<spirit:port>
				<spirit:name>rPin_tready</spirit:name>
				<spirit:wire>
					<spirit:direction>in</spirit:direction>
					<spirit:wireTypeDefs>
						<spirit:wireTypeDef>
							<spirit:typeName>std_logic</spirit:typeName>
							<spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
							<spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
						</spirit:wireTypeDef>
					</spirit:wireTypeDefs>
				</spirit:wire>
				<spirit:vendorExtensions>
					<xilinx:portInfo>
						<xilinx:enablement>
							<xilinx:isEnabled>true</xilinx:isEnabled>
						</xilinx:enablement>
					</xilinx:portInfo>
				</spirit:vendorExtensions>
			</spirit:port>
			<spirit:port>
				<spirit:name>rOut_tdata</spirit:name>
				<spirit:wire>
					<spirit:direction>in</spirit:direction>
					<spirit:vector>
						<spirit:left spirit:format="long"
								spirit:resolve="immediate">31</spirit:left>
						<spirit:right spirit:format="long"
								spirit:resolve="immediate">0</spirit:right>
					</spirit:vector>
					<spirit:wireTypeDefs>
						<spirit:wireTypeDef>
							<spirit:typeName>std_logic_vector</spirit:typeName>
							<spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
							<spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
						</spirit:wireTypeDef>
					</spirit:wireTypeDefs>
				</spirit:wire>
				<spirit:vendorExtensions>
					<xilinx:portInfo>
						<xilinx:enablement>
							<xilinx:isEnabled>true</xilinx:isEnabled>
						</xilinx:enablement>
					</xilinx:portInfo>
				</spirit:vendorExtensions>
			</spirit:port>
			<spirit:port>
				<spirit:name>rOut_tvalid</spirit:name>
				<spirit:wire>
					<spirit:direction>in</spirit:direction>
					<spirit:wireTypeDefs>
						<spirit:wireTypeDef>
							<spirit:typeName>std_logic</spirit:typeName>
							<spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
							<spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
						</spirit:wireTypeDef>
					</spirit:wireTypeDefs>
				</spirit:wire>
				<spirit:vendorExtensions>
					<xilinx:portInfo>
						<xilinx:enablement>
							<xilinx:isEnabled>true</xilinx:isEnabled>
						</xilinx:enablement>
					</xilinx:portInfo>
				</spirit:vendorExtensions>
			</spirit:port>
			<spirit:port>
				<spirit:name>rOut_tready</spirit:name>
				<spirit:wire>
					<spirit:direction>out</spirit:direction>
					<spirit:wireTypeDefs>
						<spirit:wireTypeDef>
							<spirit:typeName>std_logic</spirit:typeName>
							<spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
							<spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
						</spirit:wireTypeDef>
					</spirit:wireTypeDefs>
				</spirit:wire>
				<spirit:vendorExtensions>
					<xilinx:portInfo>
						<xilinx:enablement>
							<xilinx:isEnabled>true</xilinx:isEnabled>
						</xilinx:enablement>
					</xilinx:portInfo>
				</spirit:vendorExtensions>
			</spirit:port>
			<spirit:port>
				<spirit:name>xOut</spirit:name>
				<spirit:wire>
					<spirit:direction>out</spirit:direction>
					<spirit:vector>
						<spirit:left spirit:format="long"
								spirit:resolve="immediate">11</spirit:left>
						<spirit:right spirit:format="long"
								spirit:resolve="immediate">0</spirit:right>
					</spirit:vector>
					<spirit:wireTypeDefs>
						<spirit:wireTypeDef>
							<spirit:typeName>reg</spirit:typeName>
							<spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
							<spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
						</spirit:wireTypeDef>
					</spirit:wireTypeDefs>
				</spirit:wire>
			</spirit:port>
			<spirit:port>
				<spirit:name>yOut</spirit:name>
				<spirit:wire>
					<spirit:direction>out</spirit:direction>
					<spirit:vector>
						<spirit:left spirit:format="long"
								spirit:resolve="immediate">11</spirit:left>
						<spirit:right spirit:format="long"
								spirit:resolve="immediate">0</spirit:right>
					</spirit:vector>
					<spirit:wireTypeDefs>
						<spirit:wireTypeDef>
							<spirit:typeName>reg</spirit:typeName>
							<spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
							<spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
						</spirit:wireTypeDef>
					</spirit:wireTypeDefs>
				</spirit:wire>
			</spirit:port>
			<spirit:port>
				<spirit:name>mem_ready</spirit:name>
				<spirit:wire>
					<spirit:direction>in</spirit:direction>
					<spirit:wireTypeDefs>
						<spirit:wireTypeDef>
							<spirit:typeName>std_logic</spirit:typeName>
							<spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
							<spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
						</spirit:wireTypeDef>
					</spirit:wireTypeDefs>
				</spirit:wire>
			</spirit:port>
			<spirit:port>
				<spirit:name>clk</spirit:name>
				<spirit:wire>
					<spirit:direction>in</spirit:direction>
					<spirit:wireTypeDefs>
						<spirit:wireTypeDef>
							<spirit:typeName>std_logic</spirit:typeName>
							<spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
							<spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
						</spirit:wireTypeDef>
					</spirit:wireTypeDefs>
				</spirit:wire>
				<spirit:vendorExtensions>
					<xilinx:portInfo>
						<xilinx:enablement>
							<xilinx:isEnabled>true</xilinx:isEnabled>
						</xilinx:enablement>
					</xilinx:portInfo>
				</spirit:vendorExtensions>
			</spirit:port>
			<spirit:port>
				<spirit:name>reset</spirit:name>
				<spirit:wire>
					<spirit:direction>in</spirit:direction>
					<spirit:wireTypeDefs>
						<spirit:wireTypeDef>
							<spirit:typeName>std_logic</spirit:typeName>
							<spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
							<spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
						</spirit:wireTypeDef>
					</spirit:wireTypeDefs>
				</spirit:wire>
				<spirit:vendorExtensions>
					<xilinx:portInfo>
						<xilinx:enablement>
							<xilinx:isEnabled>true</xilinx:isEnabled>
						</xilinx:enablement>
					</xilinx:portInfo>
				</spirit:vendorExtensions>
			</spirit:port>
			<spirit:port>
				<spirit:name>addr_vld</spirit:name>
				<spirit:wire>
					<spirit:direction>out</spirit:direction>
					<spirit:wireTypeDefs>
						<spirit:wireTypeDef>
							<spirit:typeName>reg</spirit:typeName>
							<spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
							<spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
						</spirit:wireTypeDef>
					</spirit:wireTypeDefs>
				</spirit:wire>
			</spirit:port>
		</spirit:ports>
	</spirit:model>
	<spirit:choices>
		<spirit:choice>
			<spirit:name>choices_0</spirit:name>
			<spirit:enumeration>ACTIVE_HIGH</spirit:enumeration>
			<spirit:enumeration>ACTIVE_LOW</spirit:enumeration>
		</spirit:choice>
	</spirit:choices>
	<spirit:fileSets>
		<spirit:fileSet>
			<spirit:name>xilinx_veriloginstantiationtemplate_view_fileset</spirit:name>
			<spirit:file>
				<spirit:name>barrel_proj_barrelMath_0_1.veo</spirit:name>
				<spirit:userFileType>verilogTemplate</spirit:userFileType>
			</spirit:file>
		</spirit:fileSet>
		<spirit:fileSet>
			<spirit:name>xilinx_anylanguagesynthesis_view_fileset</spirit:name>
			<spirit:file>
				<spirit:name>../../../../ipshared/armqp/barrelmath_v1_0/128ea184/src/barrelMath.v</spirit:name>
				<spirit:fileType>verilogSource</spirit:fileType>
			</spirit:file>
		</spirit:fileSet>
		<spirit:fileSet>
			<spirit:name>xilinx_verilogsynthesiswrapper_view_fileset</spirit:name>
			<spirit:file>
				<spirit:name>synth/barrel_proj_barrelMath_0_1.v</spirit:name>
				<spirit:fileType>verilogSource</spirit:fileType>
				<spirit:logicalName>xil_defaultlib</spirit:logicalName>
			</spirit:file>
		</spirit:fileSet>
		<spirit:fileSet>
			<spirit:name>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:name>
			<spirit:file>
				<spirit:name>../../../../ipshared/armqp/barrelmath_v1_0/128ea184/src/barrelMath.v</spirit:name>
				<spirit:fileType>verilogSource</spirit:fileType>
			</spirit:file>
		</spirit:fileSet>
		<spirit:fileSet>
			<spirit:name>xilinx_verilogsimulationwrapper_view_fileset</spirit:name>
			<spirit:file>
				<spirit:name>sim/barrel_proj_barrelMath_0_1.v</spirit:name>
				<spirit:fileType>verilogSource</spirit:fileType>
				<spirit:logicalName>xil_defaultlib</spirit:logicalName>
			</spirit:file>
		</spirit:fileSet>
		<spirit:fileSet>
			<spirit:name>xilinx_testbench_view_fileset</spirit:name>
			<spirit:file>
				<spirit:name>../../../../ipshared/armqp/barrelmath_v1_0/128ea184/src/math_tester.v</spirit:name>
				<spirit:fileType>verilogSource</spirit:fileType>
			</spirit:file>
		</spirit:fileSet>
	</spirit:fileSets>
	<spirit:description>barrelMath_v1_0</spirit:description>
	<spirit:parameters>
		<spirit:parameter>
			<spirit:name>Component_Name</spirit:name>
			<spirit:value spirit:resolve="user"
					spirit:id="PARAM_VALUE.Component_Name"
					spirit:order="1">barrel_proj_barrelMath_0_1</spirit:value>
		</spirit:parameter>
	</spirit:parameters>
	<spirit:vendorExtensions>
		<xilinx:coreExtensions>
			<xilinx:supportedFamilies>
				<xilinx:family xilinx:lifeCycle="Production">zynq</xilinx:family>
			</xilinx:supportedFamilies>
			<xilinx:taxonomies>
				<xilinx:taxonomy>/UserIP</xilinx:taxonomy>
			</xilinx:taxonomies>
			<xilinx:displayName>barrelMath_v1_0</xilinx:displayName>
			<xilinx:coreRevision>1</xilinx:coreRevision>
			<xilinx:coreCreationDateTime>2016-04-03T20:56:15Z</xilinx:coreCreationDateTime>
			<xilinx:tags>
				<xilinx:tag xilinx:name="armqp:user:barrelMath:1.0_ARCHIVE_LOCATION">C:/Users/Lukas/Documents/MQP/armqp_vdma2/armqp/ip_repo/barrelMathHDL</xilinx:tag>
			</xilinx:tags>
			<xilinx:configElementInfos>
				<xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.TIN.TDATA_NUM_BYTES"
						xilinx:valueSource="constant"/>
				<xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.TIN.TUSER_WIDTH"
						xilinx:valueSource="constant"/>
				<xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.TIN.TID_WIDTH"
						xilinx:valueSource="constant"/>
				<xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.TIN.TDEST_WIDTH"
						xilinx:valueSource="constant"/>
				<xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.TIN.HAS_TREADY"
						xilinx:valueSource="constant"/>
				<xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.TIN.HAS_TSTRB"
						xilinx:valueSource="constant"/>
				<xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.TIN.HAS_TKEEP"
						xilinx:valueSource="constant"/>
				<xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.TIN.HAS_TLAST"
						xilinx:valueSource="constant"/>
				<xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.TOUT.TDATA_NUM_BYTES"
						xilinx:valueSource="constant"/>
				<xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.TOUT.TUSER_WIDTH"
						xilinx:valueSource="constant"/>
				<xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.TOUT.TID_WIDTH"
						xilinx:valueSource="constant"/>
				<xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.TOUT.TDEST_WIDTH"
						xilinx:valueSource="constant"/>
				<xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.TOUT.HAS_TREADY"
						xilinx:valueSource="constant"/>
				<xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.TOUT.HAS_TSTRB"
						xilinx:valueSource="constant"/>
				<xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.TOUT.HAS_TKEEP"
						xilinx:valueSource="constant"/>
				<xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.TOUT.HAS_TLAST"
						xilinx:valueSource="constant"/>
				<xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.RCIN.TDATA_NUM_BYTES"
						xilinx:valueSource="constant"/>
				<xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.RCIN.TUSER_WIDTH"
						xilinx:valueSource="constant"/>
				<xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.RCIN.TID_WIDTH"
						xilinx:valueSource="constant"/>
				<xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.RCIN.TDEST_WIDTH"
						xilinx:valueSource="constant"/>
				<xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.RCIN.HAS_TREADY"
						xilinx:valueSource="constant"/>
				<xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.RCIN.HAS_TSTRB"
						xilinx:valueSource="constant"/>
				<xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.RCIN.HAS_TKEEP"
						xilinx:valueSource="constant"/>
				<xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.RCIN.HAS_TLAST"
						xilinx:valueSource="constant"/>
				<xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.RPIN.TDATA_NUM_BYTES"
						xilinx:valueSource="constant"/>
				<xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.RPIN.TUSER_WIDTH"
						xilinx:valueSource="constant"/>
				<xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.RPIN.TID_WIDTH"
						xilinx:valueSource="constant"/>
				<xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.RPIN.TDEST_WIDTH"
						xilinx:valueSource="constant"/>
				<xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.RPIN.HAS_TREADY"
						xilinx:valueSource="constant"/>
				<xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.RPIN.HAS_TSTRB"
						xilinx:valueSource="constant"/>
				<xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.RPIN.HAS_TKEEP"
						xilinx:valueSource="constant"/>
				<xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.RPIN.HAS_TLAST"
						xilinx:valueSource="constant"/>
				<xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.ROUT.TDATA_NUM_BYTES"
						xilinx:valueSource="constant"/>
				<xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.ROUT.TUSER_WIDTH"
						xilinx:valueSource="constant"/>
				<xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.ROUT.TID_WIDTH"
						xilinx:valueSource="constant"/>
				<xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.ROUT.TDEST_WIDTH"
						xilinx:valueSource="constant"/>
				<xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.ROUT.HAS_TREADY"
						xilinx:valueSource="constant"/>
				<xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.ROUT.HAS_TSTRB"
						xilinx:valueSource="constant"/>
				<xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.ROUT.HAS_TKEEP"
						xilinx:valueSource="constant"/>
				<xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.ROUT.HAS_TLAST"
						xilinx:valueSource="constant"/>
				<xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.CLK.CLK_DOMAIN"
						xilinx:valueSource="default_prop"/>
				<xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.TIN.CLK_DOMAIN"
						xilinx:valueSource="default_prop"/>
				<xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.TOUT.CLK_DOMAIN"
						xilinx:valueSource="default_prop"/>
				<xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.RCIN.CLK_DOMAIN"
						xilinx:valueSource="default_prop"/>
				<xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.RPIN.CLK_DOMAIN"
						xilinx:valueSource="default_prop"/>
				<xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.ROUT.CLK_DOMAIN"
						xilinx:valueSource="default_prop"/>
				<xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.TOUT.LAYERED_METADATA"
						xilinx:valueSource="ip_propagated"/>
				<xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.ROUT.LAYERED_METADATA"
						xilinx:valueSource="ip_propagated"/>
				<xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.CLK.FREQ_HZ"
						xilinx:valueSource="user_prop"/>
				<xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.TIN.FREQ_HZ"
						xilinx:valueSource="user_prop"/>
				<xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.TOUT.FREQ_HZ"
						xilinx:valueSource="user_prop"/>
				<xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.RCIN.FREQ_HZ"
						xilinx:valueSource="user_prop"/>
				<xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.RPIN.FREQ_HZ"
						xilinx:valueSource="user_prop"/>
				<xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.ROUT.FREQ_HZ"
						xilinx:valueSource="user_prop"/>
			</xilinx:configElementInfos>
		</xilinx:coreExtensions>
		<xilinx:packagingInfo>
			<xilinx:xilinxVersion>2015.2</xilinx:xilinxVersion>
			<xilinx:checksum xilinx:scope="busInterfaces"
					xilinx:value="6af315d5"/>
			<xilinx:checksum xilinx:scope="fileGroups"
					xilinx:value="a0cdafa5"/>
			<xilinx:checksum xilinx:scope="ports"
					xilinx:value="28d423e6"/>
			<xilinx:checksum xilinx:scope="parameters"
					xilinx:value="01f9cf3c"/>
		</xilinx:packagingInfo>
	</spirit:vendorExtensions>
</spirit:component>