project open {C:/Users/Mathieu/OneDrive - Efrei/Semestre 6/vhdl/TP1/TP3/TP3}
# Compile of compteurD.vhd was successful.
# Compile of compteurTB.vhd was successful.
# 2 compiles, 0 failed with no errors.
vsim -gui work.mybuffernbitstestbench
# vsim -gui work.mybuffernbitstestbench 
# Start time: 15:24:58 on Mar 09,2023
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.mybuffernbitstestbench(mybuffernbitstb_arch)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.buffernbits(buffernbits_arch)
add wave -position insertpoint sim:/mybuffernbitstestbench/*
run -all
# ** Note: reset = '1' | preset = '0' | e1 = 0 || s1 = 0
#    Time: 325 us  Iteration: 0  Instance: /mybuffernbitstestbench
# ** Note: reset = '0' | preset = '1' | e1 = 0 || s1 = 7
#    Time: 675 us  Iteration: 0  Instance: /mybuffernbitstestbench
# ** Note: reset = '0' | preset = '0' | e1 = 0 || s1 = 0
#    Time: 775 us  Iteration: 0  Instance: /mybuffernbitstestbench
# ** Note: reset = '0' | preset = '0' | e1 = 1 || s1 = 1
#    Time: 875 us  Iteration: 0  Instance: /mybuffernbitstestbench
# ** Note: reset = '0' | preset = '0' | e1 = 2 || s1 = 2
#    Time: 975 us  Iteration: 0  Instance: /mybuffernbitstestbench
# ** Note: reset = '0' | preset = '0' | e1 = 3 || s1 = 3
#    Time: 1075 us  Iteration: 0  Instance: /mybuffernbitstestbench
# ** Note: reset = '0' | preset = '0' | e1 = 4 || s1 = 4
#    Time: 1175 us  Iteration: 0  Instance: /mybuffernbitstestbench
# ** Note: reset = '0' | preset = '0' | e1 = 5 || s1 = 5
#    Time: 1275 us  Iteration: 0  Instance: /mybuffernbitstestbench
# ** Note: reset = '0' | preset = '0' | e1 = 6 || s1 = 6
#    Time: 1375 us  Iteration: 0  Instance: /mybuffernbitstestbench
# ** Note: reset = '0' | preset = '0' | e1 = 7 || s1 = 7
#    Time: 1475 us  Iteration: 0  Instance: /mybuffernbitstestbench
# ** Note: Test ok (no assert...)
#    Time: 1475 us  Iteration: 0  Instance: /mybuffernbitstestbench
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
run -all
# ** Note: reset = '1' | preset = '0' | e1 = 0 || s1 = 0
#    Time: 325 us  Iteration: 0  Instance: /mybuffernbitstestbench
# ** Note: reset = '0' | preset = '1' | e1 = 0 || s1 = 7
#    Time: 675 us  Iteration: 0  Instance: /mybuffernbitstestbench
# ** Note: reset = '0' | preset = '0' | e1 = 0 || s1 = 0
#    Time: 775 us  Iteration: 0  Instance: /mybuffernbitstestbench
# ** Note: reset = '0' | preset = '0' | e1 = 1 || s1 = 1
#    Time: 875 us  Iteration: 0  Instance: /mybuffernbitstestbench
# ** Note: reset = '0' | preset = '0' | e1 = 2 || s1 = 2
#    Time: 975 us  Iteration: 0  Instance: /mybuffernbitstestbench
# ** Note: reset = '0' | preset = '0' | e1 = 3 || s1 = 3
#    Time: 1075 us  Iteration: 0  Instance: /mybuffernbitstestbench
# ** Note: reset = '0' | preset = '0' | e1 = 4 || s1 = 4
#    Time: 1175 us  Iteration: 0  Instance: /mybuffernbitstestbench
# ** Note: reset = '0' | preset = '0' | e1 = 5 || s1 = 5
#    Time: 1275 us  Iteration: 0  Instance: /mybuffernbitstestbench
# ** Note: reset = '0' | preset = '0' | e1 = 6 || s1 = 6
#    Time: 1375 us  Iteration: 0  Instance: /mybuffernbitstestbench
# ** Note: reset = '0' | preset = '0' | e1 = 7 || s1 = 7
#    Time: 1475 us  Iteration: 0  Instance: /mybuffernbitstestbench
# ** Note: Test ok (no assert...)
#    Time: 1475 us  Iteration: 0  Instance: /mybuffernbitstestbench
vsim -gui work.mycomptdecompnbitstestbench
# End time: 16:48:10 on Mar 09,2023, Elapsed time: 1:23:12
# Errors: 0, Warnings: 1
# vsim -gui work.mycomptdecompnbitstestbench 
# Start time: 16:48:10 on Mar 09,2023
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.mycomptdecompnbitstestbench(mycomptdecompnbitstestbench_arch)
# Loading ieee.numeric_std(body)
# Loading work.comptdecompnbits(comptdecompnbits_arch)
add wave -position insertpoint sim:/mycomptdecompnbitstestbench/*
run -all
# ** Note: Compteur : 0
#    Time: 50 us  Iteration: 1  Instance: /mycomptdecompnbitstestbench/MyComponentsynthcomb01underTest
# ** Note: Compteur : 1
#    Time: 150 us  Iteration: 1  Instance: /mycomptdecompnbitstestbench/MyComponentsynthcomb01underTest
# ** Note: Compteur : 2
#    Time: 250 us  Iteration: 1  Instance: /mycomptdecompnbitstestbench/MyComponentsynthcomb01underTest
# ** Note: Compteur : 3
#    Time: 350 us  Iteration: 1  Instance: /mycomptdecompnbitstestbench/MyComponentsynthcomb01underTest
# ** Note: Compteur : 4
#    Time: 450 us  Iteration: 1  Instance: /mycomptdecompnbitstestbench/MyComponentsynthcomb01underTest
# ** Note: Compteur : 5
#    Time: 550 us  Iteration: 1  Instance: /mycomptdecompnbitstestbench/MyComponentsynthcomb01underTest
# ** Note: Compteur : 6
#    Time: 650 us  Iteration: 1  Instance: /mycomptdecompnbitstestbench/MyComponentsynthcomb01underTest
# ** Note: Compteur : 7
#    Time: 750 us  Iteration: 1  Instance: /mycomptdecompnbitstestbench/MyComponentsynthcomb01underTest
# ** Note: Compteur : 0
#    Time: 850 us  Iteration: 1  Instance: /mycomptdecompnbitstestbench/MyComponentsynthcomb01underTest
# ** Note: Compteur : 1
#    Time: 950 us  Iteration: 1  Instance: /mycomptdecompnbitstestbench/MyComponentsynthcomb01underTest
# ** Note: Compteur : 2
#    Time: 1050 us  Iteration: 1  Instance: /mycomptdecompnbitstestbench/MyComponentsynthcomb01underTest
# ** Note: Compteur : 3
#    Time: 1150 us  Iteration: 1  Instance: /mycomptdecompnbitstestbench/MyComponentsynthcomb01underTest
# ** Note: Reset
#    Time: 1200 us  Iteration: 1  Instance: /mycomptdecompnbitstestbench/MyComponentsynthcomb01underTest
# ** Note: Reset
#    Time: 1250 us  Iteration: 1  Instance: /mycomptdecompnbitstestbench/MyComponentsynthcomb01underTest
# ** Note: Compteur : 0
#    Time: 1350 us  Iteration: 1  Instance: /mycomptdecompnbitstestbench/MyComponentsynthcomb01underTest
# ** Note: Compteur : 1
#    Time: 1450 us  Iteration: 1  Instance: /mycomptdecompnbitstestbench/MyComponentsynthcomb01underTest
# ** Note: Compteur : 2
#    Time: 1550 us  Iteration: 1  Instance: /mycomptdecompnbitstestbench/MyComponentsynthcomb01underTest
# ** Note: Compteur : 3
#    Time: 1650 us  Iteration: 1  Instance: /mycomptdecompnbitstestbench/MyComponentsynthcomb01underTest
# ** Note: Compteur : 4
#    Time: 1750 us  Iteration: 1  Instance: /mycomptdecompnbitstestbench/MyComponentsynthcomb01underTest
# ** Note: Compteur : 5
#    Time: 1850 us  Iteration: 1  Instance: /mycomptdecompnbitstestbench/MyComponentsynthcomb01underTest
restart
# Loading work.mycomptdecompnbitstestbench(mycomptdecompnbitstestbench_arch)
run -all
# ** Note: Compteur : 0
#    Time: 50 us  Iteration: 1  Instance: /mycomptdecompnbitstestbench/MyComponentsynthcomb01underTest
# ** Note: Compteur : 1
#    Time: 150 us  Iteration: 1  Instance: /mycomptdecompnbitstestbench/MyComponentsynthcomb01underTest
# ** Note: Compteur : 2
#    Time: 250 us  Iteration: 1  Instance: /mycomptdecompnbitstestbench/MyComponentsynthcomb01underTest
# ** Note: Compteur : 3
#    Time: 350 us  Iteration: 1  Instance: /mycomptdecompnbitstestbench/MyComponentsynthcomb01underTest
# ** Note: Compteur : 4
#    Time: 450 us  Iteration: 1  Instance: /mycomptdecompnbitstestbench/MyComponentsynthcomb01underTest
# ** Note: Compteur : 5
#    Time: 550 us  Iteration: 1  Instance: /mycomptdecompnbitstestbench/MyComponentsynthcomb01underTest
# ** Note: Compteur : 6
#    Time: 650 us  Iteration: 1  Instance: /mycomptdecompnbitstestbench/MyComponentsynthcomb01underTest
# ** Note: Compteur : 7
#    Time: 750 us  Iteration: 1  Instance: /mycomptdecompnbitstestbench/MyComponentsynthcomb01underTest
# ** Note: Compteur : 0
#    Time: 850 us  Iteration: 1  Instance: /mycomptdecompnbitstestbench/MyComponentsynthcomb01underTest
# ** Note: Compteur : 1
#    Time: 950 us  Iteration: 1  Instance: /mycomptdecompnbitstestbench/MyComponentsynthcomb01underTest
# ** Note: Compteur : 2
#    Time: 1050 us  Iteration: 1  Instance: /mycomptdecompnbitstestbench/MyComponentsynthcomb01underTest
# ** Note: Compteur : 3
#    Time: 1150 us  Iteration: 1  Instance: /mycomptdecompnbitstestbench/MyComponentsynthcomb01underTest
# ** Note: Reset
#    Time: 1200 us  Iteration: 1  Instance: /mycomptdecompnbitstestbench/MyComponentsynthcomb01underTest
# ** Note: Reset
#    Time: 1250 us  Iteration: 1  Instance: /mycomptdecompnbitstestbench/MyComponentsynthcomb01underTest
# ** Note: Compteur : 0
#    Time: 1350 us  Iteration: 1  Instance: /mycomptdecompnbitstestbench/MyComponentsynthcomb01underTest
# ** Note: Compteur : 1
#    Time: 1450 us  Iteration: 1  Instance: /mycomptdecompnbitstestbench/MyComponentsynthcomb01underTest
# ** Note: Compteur : 2
#    Time: 1550 us  Iteration: 1  Instance: /mycomptdecompnbitstestbench/MyComponentsynthcomb01underTest
# ** Note: Compteur : 3
#    Time: 1650 us  Iteration: 1  Instance: /mycomptdecompnbitstestbench/MyComponentsynthcomb01underTest
# ** Note: Compteur : 4
#    Time: 1750 us  Iteration: 1  Instance: /mycomptdecompnbitstestbench/MyComponentsynthcomb01underTest
# ** Note: Compteur : 5
#    Time: 1850 us  Iteration: 1  Instance: /mycomptdecompnbitstestbench/MyComponentsynthcomb01underTest
restart
# Loading work.mycomptdecompnbitstestbench(mycomptdecompnbitstestbench_arch)
run -all
# ** Note: Reset
#    Time: 0 ps  Iteration: 1  Instance: /mycomptdecompnbitstestbench/MyComponentsynthcomb01underTest
# ** Note: Reset
#    Time: 50 us  Iteration: 1  Instance: /mycomptdecompnbitstestbench/MyComponentsynthcomb01underTest
# ** Note: Reset
#    Time: 100 us  Iteration: 1  Instance: /mycomptdecompnbitstestbench/MyComponentsynthcomb01underTest
# ** Note: Compteur : 0
#    Time: 150 us  Iteration: 1  Instance: /mycomptdecompnbitstestbench/MyComponentsynthcomb01underTest
# ** Note: Compteur : 1
#    Time: 250 us  Iteration: 1  Instance: /mycomptdecompnbitstestbench/MyComponentsynthcomb01underTest
# ** Note: Compteur : 2
#    Time: 350 us  Iteration: 1  Instance: /mycomptdecompnbitstestbench/MyComponentsynthcomb01underTest
# ** Note: Compteur : 3
#    Time: 450 us  Iteration: 1  Instance: /mycomptdecompnbitstestbench/MyComponentsynthcomb01underTest
# ** Note: Compteur : 4
#    Time: 550 us  Iteration: 1  Instance: /mycomptdecompnbitstestbench/MyComponentsynthcomb01underTest
# ** Note: Compteur : 5
#    Time: 650 us  Iteration: 1  Instance: /mycomptdecompnbitstestbench/MyComponentsynthcomb01underTest
# ** Note: Compteur : 6
#    Time: 750 us  Iteration: 1  Instance: /mycomptdecompnbitstestbench/MyComponentsynthcomb01underTest
# ** Note: Reset
#    Time: 800 us  Iteration: 3  Instance: /mycomptdecompnbitstestbench/MyComponentsynthcomb01underTest
# ** Note: Reset
#    Time: 850 us  Iteration: 1  Instance: /mycomptdecompnbitstestbench/MyComponentsynthcomb01underTest
# ** Note: Reset
#    Time: 900 us  Iteration: 1  Instance: /mycomptdecompnbitstestbench/MyComponentsynthcomb01underTest
# ** Note: Compteur : 0
#    Time: 950 us  Iteration: 1  Instance: /mycomptdecompnbitstestbench/MyComponentsynthcomb01underTest
# ** Note: Compteur : 1
#    Time: 1050 us  Iteration: 1  Instance: /mycomptdecompnbitstestbench/MyComponentsynthcomb01underTest
# ** Note: Compteur : 2
#    Time: 1150 us  Iteration: 1  Instance: /mycomptdecompnbitstestbench/MyComponentsynthcomb01underTest
# ** Note: Compteur : 3
#    Time: 1250 us  Iteration: 1  Instance: /mycomptdecompnbitstestbench/MyComponentsynthcomb01underTest
# ** Note: Compteur : 4
#    Time: 1350 us  Iteration: 1  Instance: /mycomptdecompnbitstestbench/MyComponentsynthcomb01underTest
# ** Note: Compteur : 5
#    Time: 1450 us  Iteration: 1  Instance: /mycomptdecompnbitstestbench/MyComponentsynthcomb01underTest
# ** Note: Compteur : 6
#    Time: 1550 us  Iteration: 1  Instance: /mycomptdecompnbitstestbench/MyComponentsynthcomb01underTest
# ** Note: Reset
#    Time: 1600 us  Iteration: 3  Instance: /mycomptdecompnbitstestbench/MyComponentsynthcomb01underTest
# ** Note: Reset
#    Time: 1650 us  Iteration: 1  Instance: /mycomptdecompnbitstestbench/MyComponentsynthcomb01underTest
# ** Note: Reset
#    Time: 1700 us  Iteration: 1  Instance: /mycomptdecompnbitstestbench/MyComponentsynthcomb01underTest
# ** Note: Reset
#    Time: 1750 us  Iteration: 1  Instance: /mycomptdecompnbitstestbench/MyComponentsynthcomb01underTest
# ** Note: Reset
#    Time: 1800 us  Iteration: 1  Instance: /mycomptdecompnbitstestbench/MyComponentsynthcomb01underTest
# ** Note: Reset
#    Time: 1850 us  Iteration: 1  Instance: /mycomptdecompnbitstestbench/MyComponentsynthcomb01underTest
restart
# Loading work.mycomptdecompnbitstestbench(mycomptdecompnbitstestbench_arch)
run -all
# ** Note: Reset
#    Time: 0 ps  Iteration: 1  Instance: /mycomptdecompnbitstestbench/MyComponentsynthcomb01underTest
# ** Note: Reset
#    Time: 50 us  Iteration: 1  Instance: /mycomptdecompnbitstestbench/MyComponentsynthcomb01underTest
# ** Note: reset_sim = '1'
#    Time: 100 us  Iteration: 0  Instance: /mycomptdecompnbitstestbench
# ** Note: cpt_sim = 'X'
#    Time: 100 us  Iteration: 0  Instance: /mycomptdecompnbitstestbench
# ** Note: Reset
#    Time: 100 us  Iteration: 1  Instance: /mycomptdecompnbitstestbench/MyComponentsynthcomb01underTest
# ** Note: Compteur : 0
#    Time: 150 us  Iteration: 1  Instance: /mycomptdecompnbitstestbench/MyComponentsynthcomb01underTest
# ** Note: reset_sim = '0'
#    Time: 200 us  Iteration: 0  Instance: /mycomptdecompnbitstestbench
# ** Note: cpt_sim = '1'
#    Time: 200 us  Iteration: 0  Instance: /mycomptdecompnbitstestbench
# ** Note: Compteur : 1
#    Time: 250 us  Iteration: 1  Instance: /mycomptdecompnbitstestbench/MyComponentsynthcomb01underTest
# ** Note: reset_sim = '0'
#    Time: 300 us  Iteration: 0  Instance: /mycomptdecompnbitstestbench
# ** Note: cpt_sim = '1'
#    Time: 300 us  Iteration: 0  Instance: /mycomptdecompnbitstestbench
# ** Note: Compteur : 2
#    Time: 350 us  Iteration: 1  Instance: /mycomptdecompnbitstestbench/MyComponentsynthcomb01underTest
# ** Note: reset_sim = '0'
#    Time: 400 us  Iteration: 0  Instance: /mycomptdecompnbitstestbench
# ** Note: cpt_sim = '1'
#    Time: 400 us  Iteration: 0  Instance: /mycomptdecompnbitstestbench
# ** Note: Compteur : 3
#    Time: 450 us  Iteration: 1  Instance: /mycomptdecompnbitstestbench/MyComponentsynthcomb01underTest
# ** Note: reset_sim = '0'
#    Time: 500 us  Iteration: 0  Instance: /mycomptdecompnbitstestbench
# ** Note: cpt_sim = '1'
#    Time: 500 us  Iteration: 0  Instance: /mycomptdecompnbitstestbench
# ** Note: Compteur : 4
#    Time: 550 us  Iteration: 1  Instance: /mycomptdecompnbitstestbench/MyComponentsynthcomb01underTest
# ** Note: reset_sim = '0'
#    Time: 600 us  Iteration: 0  Instance: /mycomptdecompnbitstestbench
# ** Note: cpt_sim = '1'
#    Time: 600 us  Iteration: 0  Instance: /mycomptdecompnbitstestbench
# ** Note: Compteur : 5
#    Time: 650 us  Iteration: 1  Instance: /mycomptdecompnbitstestbench/MyComponentsynthcomb01underTest
# ** Note: reset_sim = '0'
#    Time: 700 us  Iteration: 0  Instance: /mycomptdecompnbitstestbench
# ** Note: cpt_sim = '1'
#    Time: 700 us  Iteration: 0  Instance: /mycomptdecompnbitstestbench
# ** Note: Compteur : 6
#    Time: 750 us  Iteration: 1  Instance: /mycomptdecompnbitstestbench/MyComponentsynthcomb01underTest
# ** Note: reset_sim = '0'
#    Time: 800 us  Iteration: 0  Instance: /mycomptdecompnbitstestbench
# ** Note: cpt_sim = '1'
#    Time: 800 us  Iteration: 0  Instance: /mycomptdecompnbitstestbench
# ** Note: Reset
#    Time: 800 us  Iteration: 3  Instance: /mycomptdecompnbitstestbench/MyComponentsynthcomb01underTest
# ** Note: Reset
#    Time: 850 us  Iteration: 1  Instance: /mycomptdecompnbitstestbench/MyComponentsynthcomb01underTest
# ** Note: reset_sim = '1'
#    Time: 900 us  Iteration: 0  Instance: /mycomptdecompnbitstestbench
# ** Note: cpt_sim = 'X'
#    Time: 900 us  Iteration: 0  Instance: /mycomptdecompnbitstestbench
# ** Note: Reset
#    Time: 900 us  Iteration: 1  Instance: /mycomptdecompnbitstestbench/MyComponentsynthcomb01underTest
# ** Note: Compteur : 0
#    Time: 950 us  Iteration: 1  Instance: /mycomptdecompnbitstestbench/MyComponentsynthcomb01underTest
# ** Note: reset_sim = '0'
#    Time: 1 ms  Iteration: 0  Instance: /mycomptdecompnbitstestbench
# ** Note: cpt_sim = 'X'
#    Time: 1 ms  Iteration: 0  Instance: /mycomptdecompnbitstestbench
# ** Note: Compteur : 1
#    Time: 1050 us  Iteration: 1  Instance: /mycomptdecompnbitstestbench/MyComponentsynthcomb01underTest
# ** Note: reset_sim = '0'
#    Time: 1100 us  Iteration: 0  Instance: /mycomptdecompnbitstestbench
# ** Note: cpt_sim = 'X'
#    Time: 1100 us  Iteration: 0  Instance: /mycomptdecompnbitstestbench
# ** Note: Compteur : 2
#    Time: 1150 us  Iteration: 1  Instance: /mycomptdecompnbitstestbench/MyComponentsynthcomb01underTest
# ** Note: reset_sim = '0'
#    Time: 1200 us  Iteration: 0  Instance: /mycomptdecompnbitstestbench
# ** Note: cpt_sim = 'X'
#    Time: 1200 us  Iteration: 0  Instance: /mycomptdecompnbitstestbench
# ** Note: Compteur : 3
#    Time: 1250 us  Iteration: 1  Instance: /mycomptdecompnbitstestbench/MyComponentsynthcomb01underTest
# ** Note: reset_sim = '0'
#    Time: 1300 us  Iteration: 0  Instance: /mycomptdecompnbitstestbench
# ** Note: cpt_sim = 'X'
#    Time: 1300 us  Iteration: 0  Instance: /mycomptdecompnbitstestbench
# ** Note: Compteur : 4
#    Time: 1350 us  Iteration: 1  Instance: /mycomptdecompnbitstestbench/MyComponentsynthcomb01underTest
# ** Note: reset_sim = '0'
#    Time: 1400 us  Iteration: 0  Instance: /mycomptdecompnbitstestbench
# ** Note: cpt_sim = 'X'
#    Time: 1400 us  Iteration: 0  Instance: /mycomptdecompnbitstestbench
# ** Note: Compteur : 5
#    Time: 1450 us  Iteration: 1  Instance: /mycomptdecompnbitstestbench/MyComponentsynthcomb01underTest
# ** Note: reset_sim = '0'
#    Time: 1500 us  Iteration: 0  Instance: /mycomptdecompnbitstestbench
# ** Note: cpt_sim = 'X'
#    Time: 1500 us  Iteration: 0  Instance: /mycomptdecompnbitstestbench
# ** Note: Compteur : 6
#    Time: 1550 us  Iteration: 1  Instance: /mycomptdecompnbitstestbench/MyComponentsynthcomb01underTest
# ** Note: reset_sim = '0'
#    Time: 1600 us  Iteration: 0  Instance: /mycomptdecompnbitstestbench
# ** Note: cpt_sim = 'X'
#    Time: 1600 us  Iteration: 0  Instance: /mycomptdecompnbitstestbench
# ** Note: Reset
#    Time: 1600 us  Iteration: 3  Instance: /mycomptdecompnbitstestbench/MyComponentsynthcomb01underTest
# ** Note: Reset
#    Time: 1650 us  Iteration: 1  Instance: /mycomptdecompnbitstestbench/MyComponentsynthcomb01underTest
# ** Note: reset_sim = '1'
#    Time: 1700 us  Iteration: 0  Instance: /mycomptdecompnbitstestbench
# ** Note: cpt_sim = '1'
#    Time: 1700 us  Iteration: 0  Instance: /mycomptdecompnbitstestbench
# ** Note: Reset
#    Time: 1700 us  Iteration: 1  Instance: /mycomptdecompnbitstestbench/MyComponentsynthcomb01underTest
# ** Note: Reset
#    Time: 1750 us  Iteration: 1  Instance: /mycomptdecompnbitstestbench/MyComponentsynthcomb01underTest
# ** Note: reset_sim = '1'
#    Time: 1800 us  Iteration: 0  Instance: /mycomptdecompnbitstestbench
# ** Note: cpt_sim = '1'
#    Time: 1800 us  Iteration: 0  Instance: /mycomptdecompnbitstestbench
# ** Note: Reset
#    Time: 1800 us  Iteration: 1  Instance: /mycomptdecompnbitstestbench/MyComponentsynthcomb01underTest
# ** Note: Reset
#    Time: 1850 us  Iteration: 1  Instance: /mycomptdecompnbitstestbench/MyComponentsynthcomb01underTest
# ** Note: reset_sim = '1'
#    Time: 1900 us  Iteration: 0  Instance: /mycomptdecompnbitstestbench
# ** Note: cpt_sim = '1'
#    Time: 1900 us  Iteration: 0  Instance: /mycomptdecompnbitstestbench
restart
# Loading work.mycomptdecompnbitstestbench(mycomptdecompnbitstestbench_arch)
# Loading work.comptdecompnbits(comptdecompnbits_arch)
run -all
# ** Note: reset_sim = '1'
#    Time: 100 us  Iteration: 0  Instance: /mycomptdecompnbitstestbench
# ** Note: cpt_sim = 'X'
#    Time: 100 us  Iteration: 0  Instance: /mycomptdecompnbitstestbench
# ** Note: reset_sim = '0'
#    Time: 200 us  Iteration: 0  Instance: /mycomptdecompnbitstestbench
# ** Note: cpt_sim = '1'
#    Time: 200 us  Iteration: 0  Instance: /mycomptdecompnbitstestbench
# ** Note: reset_sim = '0'
#    Time: 300 us  Iteration: 0  Instance: /mycomptdecompnbitstestbench
# ** Note: cpt_sim = '1'
#    Time: 300 us  Iteration: 0  Instance: /mycomptdecompnbitstestbench
# ** Note: reset_sim = '0'
#    Time: 400 us  Iteration: 0  Instance: /mycomptdecompnbitstestbench
# ** Note: cpt_sim = '1'
#    Time: 400 us  Iteration: 0  Instance: /mycomptdecompnbitstestbench
# ** Note: reset_sim = '0'
#    Time: 500 us  Iteration: 0  Instance: /mycomptdecompnbitstestbench
# ** Note: cpt_sim = '1'
#    Time: 500 us  Iteration: 0  Instance: /mycomptdecompnbitstestbench
# ** Note: reset_sim = '0'
#    Time: 600 us  Iteration: 0  Instance: /mycomptdecompnbitstestbench
# ** Note: cpt_sim = '1'
#    Time: 600 us  Iteration: 0  Instance: /mycomptdecompnbitstestbench
# ** Note: reset_sim = '0'
#    Time: 700 us  Iteration: 0  Instance: /mycomptdecompnbitstestbench
# ** Note: cpt_sim = '1'
#    Time: 700 us  Iteration: 0  Instance: /mycomptdecompnbitstestbench
# ** Note: reset_sim = '0'
#    Time: 800 us  Iteration: 0  Instance: /mycomptdecompnbitstestbench
# ** Note: cpt_sim = '1'
#    Time: 800 us  Iteration: 0  Instance: /mycomptdecompnbitstestbench
# ** Note: reset_sim = '1'
#    Time: 900 us  Iteration: 0  Instance: /mycomptdecompnbitstestbench
# ** Note: cpt_sim = 'X'
#    Time: 900 us  Iteration: 0  Instance: /mycomptdecompnbitstestbench
# ** Note: reset_sim = '0'
#    Time: 1 ms  Iteration: 0  Instance: /mycomptdecompnbitstestbench
# ** Note: cpt_sim = 'X'
#    Time: 1 ms  Iteration: 0  Instance: /mycomptdecompnbitstestbench
# ** Note: reset_sim = '0'
#    Time: 1100 us  Iteration: 0  Instance: /mycomptdecompnbitstestbench
# ** Note: cpt_sim = 'X'
#    Time: 1100 us  Iteration: 0  Instance: /mycomptdecompnbitstestbench
# ** Note: reset_sim = '0'
#    Time: 1200 us  Iteration: 0  Instance: /mycomptdecompnbitstestbench
# ** Note: cpt_sim = 'X'
#    Time: 1200 us  Iteration: 0  Instance: /mycomptdecompnbitstestbench
# ** Note: reset_sim = '0'
#    Time: 1300 us  Iteration: 0  Instance: /mycomptdecompnbitstestbench
# ** Note: cpt_sim = 'X'
#    Time: 1300 us  Iteration: 0  Instance: /mycomptdecompnbitstestbench
# ** Note: reset_sim = '0'
#    Time: 1400 us  Iteration: 0  Instance: /mycomptdecompnbitstestbench
# ** Note: cpt_sim = 'X'
#    Time: 1400 us  Iteration: 0  Instance: /mycomptdecompnbitstestbench
# ** Note: reset_sim = '0'
#    Time: 1500 us  Iteration: 0  Instance: /mycomptdecompnbitstestbench
# ** Note: cpt_sim = 'X'
#    Time: 1500 us  Iteration: 0  Instance: /mycomptdecompnbitstestbench
# ** Note: reset_sim = '0'
#    Time: 1600 us  Iteration: 0  Instance: /mycomptdecompnbitstestbench
# ** Note: cpt_sim = 'X'
#    Time: 1600 us  Iteration: 0  Instance: /mycomptdecompnbitstestbench
# ** Note: reset_sim = '1'
#    Time: 1700 us  Iteration: 0  Instance: /mycomptdecompnbitstestbench
# ** Note: cpt_sim = '1'
#    Time: 1700 us  Iteration: 0  Instance: /mycomptdecompnbitstestbench
# ** Note: reset_sim = '1'
#    Time: 1800 us  Iteration: 0  Instance: /mycomptdecompnbitstestbench
# ** Note: cpt_sim = '1'
#    Time: 1800 us  Iteration: 0  Instance: /mycomptdecompnbitstestbench
# ** Note: reset_sim = '1'
#    Time: 1900 us  Iteration: 0  Instance: /mycomptdecompnbitstestbench
# ** Note: cpt_sim = '1'
#    Time: 1900 us  Iteration: 0  Instance: /mycomptdecompnbitstestbench
restart
# Loading work.comptdecompnbits(comptdecompnbits_arch)
run -all
# ** Note: reset_sim = '1'
#    Time: 100 us  Iteration: 0  Instance: /mycomptdecompnbitstestbench
# ** Note: cpt_sim = 'X'
#    Time: 100 us  Iteration: 0  Instance: /mycomptdecompnbitstestbench
# ** Note: Compteur : 0
#    Time: 150 us  Iteration: 1  Instance: /mycomptdecompnbitstestbench/MyComponentsynthcomb01underTest
# ** Note: reset_sim = '0'
#    Time: 200 us  Iteration: 0  Instance: /mycomptdecompnbitstestbench
# ** Note: cpt_sim = '1'
#    Time: 200 us  Iteration: 0  Instance: /mycomptdecompnbitstestbench
# ** Note: Compteur : 1
#    Time: 250 us  Iteration: 1  Instance: /mycomptdecompnbitstestbench/MyComponentsynthcomb01underTest
# ** Note: reset_sim = '0'
#    Time: 300 us  Iteration: 0  Instance: /mycomptdecompnbitstestbench
# ** Note: cpt_sim = '1'
#    Time: 300 us  Iteration: 0  Instance: /mycomptdecompnbitstestbench
# ** Note: Compteur : 2
#    Time: 350 us  Iteration: 1  Instance: /mycomptdecompnbitstestbench/MyComponentsynthcomb01underTest
# ** Note: reset_sim = '0'
#    Time: 400 us  Iteration: 0  Instance: /mycomptdecompnbitstestbench
# ** Note: cpt_sim = '1'
#    Time: 400 us  Iteration: 0  Instance: /mycomptdecompnbitstestbench
# ** Note: Compteur : 3
#    Time: 450 us  Iteration: 1  Instance: /mycomptdecompnbitstestbench/MyComponentsynthcomb01underTest
# ** Note: reset_sim = '0'
#    Time: 500 us  Iteration: 0  Instance: /mycomptdecompnbitstestbench
# ** Note: cpt_sim = '1'
#    Time: 500 us  Iteration: 0  Instance: /mycomptdecompnbitstestbench
# ** Note: Compteur : 4
#    Time: 550 us  Iteration: 1  Instance: /mycomptdecompnbitstestbench/MyComponentsynthcomb01underTest
# ** Note: reset_sim = '0'
#    Time: 600 us  Iteration: 0  Instance: /mycomptdecompnbitstestbench
# ** Note: cpt_sim = '1'
#    Time: 600 us  Iteration: 0  Instance: /mycomptdecompnbitstestbench
# ** Note: Compteur : 5
#    Time: 650 us  Iteration: 1  Instance: /mycomptdecompnbitstestbench/MyComponentsynthcomb01underTest
# ** Note: reset_sim = '0'
#    Time: 700 us  Iteration: 0  Instance: /mycomptdecompnbitstestbench
# ** Note: cpt_sim = '1'
#    Time: 700 us  Iteration: 0  Instance: /mycomptdecompnbitstestbench
# ** Note: Compteur : 6
#    Time: 750 us  Iteration: 1  Instance: /mycomptdecompnbitstestbench/MyComponentsynthcomb01underTest
# ** Note: reset_sim = '0'
#    Time: 800 us  Iteration: 0  Instance: /mycomptdecompnbitstestbench
# ** Note: cpt_sim = '1'
#    Time: 800 us  Iteration: 0  Instance: /mycomptdecompnbitstestbench
# ** Note: reset_sim = '1'
#    Time: 900 us  Iteration: 0  Instance: /mycomptdecompnbitstestbench
# ** Note: cpt_sim = 'X'
#    Time: 900 us  Iteration: 0  Instance: /mycomptdecompnbitstestbench
# ** Note: Compteur : 0
#    Time: 950 us  Iteration: 1  Instance: /mycomptdecompnbitstestbench/MyComponentsynthcomb01underTest
# ** Note: reset_sim = '0'
#    Time: 1 ms  Iteration: 0  Instance: /mycomptdecompnbitstestbench
# ** Note: cpt_sim = 'X'
#    Time: 1 ms  Iteration: 0  Instance: /mycomptdecompnbitstestbench
# ** Note: Compteur : 1
#    Time: 1050 us  Iteration: 1  Instance: /mycomptdecompnbitstestbench/MyComponentsynthcomb01underTest
# ** Note: reset_sim = '0'
#    Time: 1100 us  Iteration: 0  Instance: /mycomptdecompnbitstestbench
# ** Note: cpt_sim = 'X'
#    Time: 1100 us  Iteration: 0  Instance: /mycomptdecompnbitstestbench
# ** Note: Compteur : 2
#    Time: 1150 us  Iteration: 1  Instance: /mycomptdecompnbitstestbench/MyComponentsynthcomb01underTest
# ** Note: reset_sim = '0'
#    Time: 1200 us  Iteration: 0  Instance: /mycomptdecompnbitstestbench
# ** Note: cpt_sim = 'X'
#    Time: 1200 us  Iteration: 0  Instance: /mycomptdecompnbitstestbench
# ** Note: Compteur : 3
#    Time: 1250 us  Iteration: 1  Instance: /mycomptdecompnbitstestbench/MyComponentsynthcomb01underTest
# ** Note: reset_sim = '0'
#    Time: 1300 us  Iteration: 0  Instance: /mycomptdecompnbitstestbench
# ** Note: cpt_sim = 'X'
#    Time: 1300 us  Iteration: 0  Instance: /mycomptdecompnbitstestbench
# ** Note: Compteur : 4
#    Time: 1350 us  Iteration: 1  Instance: /mycomptdecompnbitstestbench/MyComponentsynthcomb01underTest
# ** Note: reset_sim = '0'
#    Time: 1400 us  Iteration: 0  Instance: /mycomptdecompnbitstestbench
# ** Note: cpt_sim = 'X'
#    Time: 1400 us  Iteration: 0  Instance: /mycomptdecompnbitstestbench
# ** Note: Compteur : 5
#    Time: 1450 us  Iteration: 1  Instance: /mycomptdecompnbitstestbench/MyComponentsynthcomb01underTest
# ** Note: reset_sim = '0'
#    Time: 1500 us  Iteration: 0  Instance: /mycomptdecompnbitstestbench
# ** Note: cpt_sim = 'X'
#    Time: 1500 us  Iteration: 0  Instance: /mycomptdecompnbitstestbench
# ** Note: Compteur : 6
#    Time: 1550 us  Iteration: 1  Instance: /mycomptdecompnbitstestbench/MyComponentsynthcomb01underTest
# ** Note: reset_sim = '0'
#    Time: 1600 us  Iteration: 0  Instance: /mycomptdecompnbitstestbench
# ** Note: cpt_sim = 'X'
#    Time: 1600 us  Iteration: 0  Instance: /mycomptdecompnbitstestbench
# ** Note: reset_sim = '1'
#    Time: 1700 us  Iteration: 0  Instance: /mycomptdecompnbitstestbench
# ** Note: cpt_sim = '1'
#    Time: 1700 us  Iteration: 0  Instance: /mycomptdecompnbitstestbench
# ** Note: reset_sim = '1'
#    Time: 1800 us  Iteration: 0  Instance: /mycomptdecompnbitstestbench
# ** Note: cpt_sim = '1'
#    Time: 1800 us  Iteration: 0  Instance: /mycomptdecompnbitstestbench
# ** Note: reset_sim = '1'
#    Time: 1900 us  Iteration: 0  Instance: /mycomptdecompnbitstestbench
# ** Note: cpt_sim = '1'
#    Time: 1900 us  Iteration: 0  Instance: /mycomptdecompnbitstestbench
restart
# Loading work.mycomptdecompnbitstestbench(mycomptdecompnbitstestbench_arch)
# Loading work.comptdecompnbits(comptdecompnbits_arch)
run -all
# ** Note: reset_sim = '1'
#    Time: 100 us  Iteration: 0  Instance: /mycomptdecompnbitstestbench
# ** Note: cpt_sim = 'X'
#    Time: 100 us  Iteration: 0  Instance: /mycomptdecompnbitstestbench
# ** Note: Compteur : 0
#    Time: 150 us  Iteration: 1  Instance: /mycomptdecompnbitstestbench/MyComponentsynthcomb01underTest
# ** Note: reset_sim = '0'
#    Time: 200 us  Iteration: 0  Instance: /mycomptdecompnbitstestbench
# ** Note: cpt_sim = '1'
#    Time: 200 us  Iteration: 0  Instance: /mycomptdecompnbitstestbench
# ** Note: Compteur : 1
#    Time: 250 us  Iteration: 1  Instance: /mycomptdecompnbitstestbench/MyComponentsynthcomb01underTest
# ** Note: reset_sim = '0'
#    Time: 300 us  Iteration: 0  Instance: /mycomptdecompnbitstestbench
# ** Note: cpt_sim = '1'
#    Time: 300 us  Iteration: 0  Instance: /mycomptdecompnbitstestbench
# ** Note: Compteur : 2
#    Time: 350 us  Iteration: 1  Instance: /mycomptdecompnbitstestbench/MyComponentsynthcomb01underTest
# ** Note: reset_sim = '0'
#    Time: 400 us  Iteration: 0  Instance: /mycomptdecompnbitstestbench
# ** Note: cpt_sim = '1'
#    Time: 400 us  Iteration: 0  Instance: /mycomptdecompnbitstestbench
# ** Note: Compteur : 3
#    Time: 450 us  Iteration: 1  Instance: /mycomptdecompnbitstestbench/MyComponentsynthcomb01underTest
# ** Note: reset_sim = '0'
#    Time: 500 us  Iteration: 0  Instance: /mycomptdecompnbitstestbench
# ** Note: cpt_sim = '1'
#    Time: 500 us  Iteration: 0  Instance: /mycomptdecompnbitstestbench
# ** Note: Compteur : 4
#    Time: 550 us  Iteration: 1  Instance: /mycomptdecompnbitstestbench/MyComponentsynthcomb01underTest
# ** Note: reset_sim = '0'
#    Time: 600 us  Iteration: 0  Instance: /mycomptdecompnbitstestbench
# ** Note: cpt_sim = '1'
#    Time: 600 us  Iteration: 0  Instance: /mycomptdecompnbitstestbench
# ** Note: Compteur : 5
#    Time: 650 us  Iteration: 1  Instance: /mycomptdecompnbitstestbench/MyComponentsynthcomb01underTest
# ** Note: reset_sim = '0'
#    Time: 700 us  Iteration: 0  Instance: /mycomptdecompnbitstestbench
# ** Note: cpt_sim = '1'
#    Time: 700 us  Iteration: 0  Instance: /mycomptdecompnbitstestbench
# ** Note: Compteur : 6
#    Time: 750 us  Iteration: 1  Instance: /mycomptdecompnbitstestbench/MyComponentsynthcomb01underTest
# ** Note: reset_sim = '0'
#    Time: 800 us  Iteration: 0  Instance: /mycomptdecompnbitstestbench
# ** Note: cpt_sim = '1'
#    Time: 800 us  Iteration: 0  Instance: /mycomptdecompnbitstestbench
# ** Note: reset_sim = '1'
#    Time: 900 us  Iteration: 0  Instance: /mycomptdecompnbitstestbench
# ** Note: cpt_sim = 'X'
#    Time: 900 us  Iteration: 0  Instance: /mycomptdecompnbitstestbench
# ** Note: Compteur : 0
#    Time: 950 us  Iteration: 1  Instance: /mycomptdecompnbitstestbench/MyComponentsynthcomb01underTest
# ** Note: reset_sim = '0'
#    Time: 1 ms  Iteration: 0  Instance: /mycomptdecompnbitstestbench
# ** Note: cpt_sim = 'X'
#    Time: 1 ms  Iteration: 0  Instance: /mycomptdecompnbitstestbench
# ** Note: Compteur : 1
#    Time: 1050 us  Iteration: 1  Instance: /mycomptdecompnbitstestbench/MyComponentsynthcomb01underTest
# ** Note: reset_sim = '0'
#    Time: 1100 us  Iteration: 0  Instance: /mycomptdecompnbitstestbench
# ** Note: cpt_sim = 'X'
#    Time: 1100 us  Iteration: 0  Instance: /mycomptdecompnbitstestbench
# ** Note: Compteur : 2
#    Time: 1150 us  Iteration: 1  Instance: /mycomptdecompnbitstestbench/MyComponentsynthcomb01underTest
# ** Note: reset_sim = '0'
#    Time: 1200 us  Iteration: 0  Instance: /mycomptdecompnbitstestbench
# ** Note: cpt_sim = 'X'
#    Time: 1200 us  Iteration: 0  Instance: /mycomptdecompnbitstestbench
# ** Note: Compteur : 3
#    Time: 1250 us  Iteration: 1  Instance: /mycomptdecompnbitstestbench/MyComponentsynthcomb01underTest
# ** Note: reset_sim = '0'
#    Time: 1300 us  Iteration: 0  Instance: /mycomptdecompnbitstestbench
# ** Note: cpt_sim = 'X'
#    Time: 1300 us  Iteration: 0  Instance: /mycomptdecompnbitstestbench
# ** Note: Compteur : 4
#    Time: 1350 us  Iteration: 1  Instance: /mycomptdecompnbitstestbench/MyComponentsynthcomb01underTest
# ** Note: reset_sim = '0'
#    Time: 1400 us  Iteration: 0  Instance: /mycomptdecompnbitstestbench
# ** Note: cpt_sim = 'X'
#    Time: 1400 us  Iteration: 0  Instance: /mycomptdecompnbitstestbench
# ** Note: Compteur : 5
#    Time: 1450 us  Iteration: 1  Instance: /mycomptdecompnbitstestbench/MyComponentsynthcomb01underTest
# ** Note: reset_sim = '0'
#    Time: 1500 us  Iteration: 0  Instance: /mycomptdecompnbitstestbench
# ** Note: cpt_sim = 'X'
#    Time: 1500 us  Iteration: 0  Instance: /mycomptdecompnbitstestbench
# ** Note: Compteur : 6
#    Time: 1550 us  Iteration: 1  Instance: /mycomptdecompnbitstestbench/MyComponentsynthcomb01underTest
# ** Note: reset_sim = '0'
#    Time: 1600 us  Iteration: 0  Instance: /mycomptdecompnbitstestbench
# ** Note: cpt_sim = 'X'
#    Time: 1600 us  Iteration: 0  Instance: /mycomptdecompnbitstestbench
# ** Note: reset_sim = '1'
#    Time: 1700 us  Iteration: 0  Instance: /mycomptdecompnbitstestbench
# ** Note: cpt_sim = '1'
#    Time: 1700 us  Iteration: 0  Instance: /mycomptdecompnbitstestbench
# ** Note: reset_sim = '1'
#    Time: 1800 us  Iteration: 0  Instance: /mycomptdecompnbitstestbench
# ** Note: cpt_sim = '1'
#    Time: 1800 us  Iteration: 0  Instance: /mycomptdecompnbitstestbench
# ** Note: reset_sim = '1'
#    Time: 1900 us  Iteration: 0  Instance: /mycomptdecompnbitstestbench
# ** Note: cpt_sim = '1'
#    Time: 1900 us  Iteration: 0  Instance: /mycomptdecompnbitstestbench
restart
# Loading work.mycomptdecompnbitstestbench(mycomptdecompnbitstestbench_arch)
restart
run -all
# ** Note: reset_sim = '1'
#    Time: 100 us  Iteration: 0  Instance: /mycomptdecompnbitstestbench
# ** Note: cpt_sim = '1'
#    Time: 100 us  Iteration: 0  Instance: /mycomptdecompnbitstestbench
# ** Note: Compteur : 0
#    Time: 150 us  Iteration: 1  Instance: /mycomptdecompnbitstestbench/MyComponentsynthcomb01underTest
# ** Note: reset_sim = '0'
#    Time: 200 us  Iteration: 0  Instance: /mycomptdecompnbitstestbench
# ** Note: cpt_sim = '1'
#    Time: 200 us  Iteration: 0  Instance: /mycomptdecompnbitstestbench
# ** Note: Compteur : 1
#    Time: 250 us  Iteration: 1  Instance: /mycomptdecompnbitstestbench/MyComponentsynthcomb01underTest
# ** Note: reset_sim = '0'
#    Time: 300 us  Iteration: 0  Instance: /mycomptdecompnbitstestbench
# ** Note: cpt_sim = '1'
#    Time: 300 us  Iteration: 0  Instance: /mycomptdecompnbitstestbench
# ** Note: Compteur : 2
#    Time: 350 us  Iteration: 1  Instance: /mycomptdecompnbitstestbench/MyComponentsynthcomb01underTest
# ** Note: reset_sim = '0'
#    Time: 400 us  Iteration: 0  Instance: /mycomptdecompnbitstestbench
# ** Note: cpt_sim = '1'
#    Time: 400 us  Iteration: 0  Instance: /mycomptdecompnbitstestbench
# ** Note: Compteur : 3
#    Time: 450 us  Iteration: 1  Instance: /mycomptdecompnbitstestbench/MyComponentsynthcomb01underTest
# ** Note: reset_sim = '0'
#    Time: 500 us  Iteration: 0  Instance: /mycomptdecompnbitstestbench
# ** Note: cpt_sim = '1'
#    Time: 500 us  Iteration: 0  Instance: /mycomptdecompnbitstestbench
# ** Note: Compteur : 4
#    Time: 550 us  Iteration: 1  Instance: /mycomptdecompnbitstestbench/MyComponentsynthcomb01underTest
# ** Note: reset_sim = '0'
#    Time: 600 us  Iteration: 0  Instance: /mycomptdecompnbitstestbench
# ** Note: cpt_sim = '1'
#    Time: 600 us  Iteration: 0  Instance: /mycomptdecompnbitstestbench
# ** Note: Compteur : 5
#    Time: 650 us  Iteration: 1  Instance: /mycomptdecompnbitstestbench/MyComponentsynthcomb01underTest
# ** Note: reset_sim = '0'
#    Time: 700 us  Iteration: 0  Instance: /mycomptdecompnbitstestbench
# ** Note: cpt_sim = '1'
#    Time: 700 us  Iteration: 0  Instance: /mycomptdecompnbitstestbench
# ** Note: Compteur : 6
#    Time: 750 us  Iteration: 1  Instance: /mycomptdecompnbitstestbench/MyComponentsynthcomb01underTest
# ** Note: reset_sim = '0'
#    Time: 800 us  Iteration: 0  Instance: /mycomptdecompnbitstestbench
# ** Note: cpt_sim = '1'
#    Time: 800 us  Iteration: 0  Instance: /mycomptdecompnbitstestbench
# ** Note: reset_sim = '1'
#    Time: 900 us  Iteration: 0  Instance: /mycomptdecompnbitstestbench
# ** Note: cpt_sim = '0'
#    Time: 900 us  Iteration: 0  Instance: /mycomptdecompnbitstestbench
# ** Note: Compteur : 0
#    Time: 950 us  Iteration: 1  Instance: /mycomptdecompnbitstestbench/MyComponentsynthcomb01underTest
# ** Note: reset_sim = '0'
#    Time: 1 ms  Iteration: 0  Instance: /mycomptdecompnbitstestbench
# ** Note: cpt_sim = '0'
#    Time: 1 ms  Iteration: 0  Instance: /mycomptdecompnbitstestbench
# ** Note: Compteur : 1
#    Time: 1050 us  Iteration: 1  Instance: /mycomptdecompnbitstestbench/MyComponentsynthcomb01underTest
# ** Note: reset_sim = '0'
#    Time: 1100 us  Iteration: 0  Instance: /mycomptdecompnbitstestbench
# ** Note: cpt_sim = '0'
#    Time: 1100 us  Iteration: 0  Instance: /mycomptdecompnbitstestbench
# ** Note: Compteur : 2
#    Time: 1150 us  Iteration: 1  Instance: /mycomptdecompnbitstestbench/MyComponentsynthcomb01underTest
# ** Note: reset_sim = '0'
#    Time: 1200 us  Iteration: 0  Instance: /mycomptdecompnbitstestbench
# ** Note: cpt_sim = '0'
#    Time: 1200 us  Iteration: 0  Instance: /mycomptdecompnbitstestbench
# ** Note: Compteur : 3
#    Time: 1250 us  Iteration: 1  Instance: /mycomptdecompnbitstestbench/MyComponentsynthcomb01underTest
# ** Note: reset_sim = '0'
#    Time: 1300 us  Iteration: 0  Instance: /mycomptdecompnbitstestbench
# ** Note: cpt_sim = '0'
#    Time: 1300 us  Iteration: 0  Instance: /mycomptdecompnbitstestbench
# ** Note: Compteur : 4
#    Time: 1350 us  Iteration: 1  Instance: /mycomptdecompnbitstestbench/MyComponentsynthcomb01underTest
# ** Note: reset_sim = '0'
#    Time: 1400 us  Iteration: 0  Instance: /mycomptdecompnbitstestbench
# ** Note: cpt_sim = '0'
#    Time: 1400 us  Iteration: 0  Instance: /mycomptdecompnbitstestbench
# ** Note: Compteur : 5
#    Time: 1450 us  Iteration: 1  Instance: /mycomptdecompnbitstestbench/MyComponentsynthcomb01underTest
# ** Note: reset_sim = '0'
#    Time: 1500 us  Iteration: 0  Instance: /mycomptdecompnbitstestbench
# ** Note: cpt_sim = '0'
#    Time: 1500 us  Iteration: 0  Instance: /mycomptdecompnbitstestbench
# ** Note: Compteur : 6
#    Time: 1550 us  Iteration: 1  Instance: /mycomptdecompnbitstestbench/MyComponentsynthcomb01underTest
# ** Note: reset_sim = '0'
#    Time: 1600 us  Iteration: 0  Instance: /mycomptdecompnbitstestbench
# ** Note: cpt_sim = '0'
#    Time: 1600 us  Iteration: 0  Instance: /mycomptdecompnbitstestbench
# ** Note: reset_sim = '1'
#    Time: 1700 us  Iteration: 0  Instance: /mycomptdecompnbitstestbench
# ** Note: cpt_sim = '1'
#    Time: 1700 us  Iteration: 0  Instance: /mycomptdecompnbitstestbench
# ** Note: reset_sim = '1'
#    Time: 1800 us  Iteration: 0  Instance: /mycomptdecompnbitstestbench
# ** Note: cpt_sim = '1'
#    Time: 1800 us  Iteration: 0  Instance: /mycomptdecompnbitstestbench
# ** Note: reset_sim = '1'
#    Time: 1900 us  Iteration: 0  Instance: /mycomptdecompnbitstestbench
# ** Note: cpt_sim = '1'
#    Time: 1900 us  Iteration: 0  Instance: /mycomptdecompnbitstestbench
