# iCEbreaker Pin Constraints File (PCF)
# For iCE40UP5K FPGA

# 12 MHz Clock
set_io CLK 35

# UART RX (from picoprobe GPIO 4 TX)
# Using PMOD1A pin 3 (bottom row, first pin)
set_io RX 3

# UART TX (to picoprobe GPIO 5 RX)
# Using PMOD1A pin 2 (top row, second pin)
set_io TX 2

# Control output pin (0V for 'Y', 3.3V for 'N')
# Using PMOD1A pin 4
set_io CONTROL_PIN 4

# On-board LED for authentication status
set_io LED1 11
