#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_00000142f32b01d0 .scope module, "SingleCycle_sim" "SingleCycle_sim" 2 25;
 .timescale 0 0;
v00000142f3355ed0_0 .net "PC", 31 0, v00000142f32ea7c0_0;  1 drivers
v00000142f3354d50_0 .var "clk", 0 0;
v00000142f33557f0_0 .net "clkout", 0 0, L_00000142f3351670;  1 drivers
v00000142f3354170_0 .net "cycles_consumed", 31 0, v00000142f3355c50_0;  1 drivers
v00000142f3355890_0 .var "rst", 0 0;
S_00000142f32b04f0 .scope module, "cpu" "SC_CPU" 2 31, 3 1 0, S_00000142f32b01d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "input_clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 32 "PC";
    .port_info 3 /OUTPUT 32 "cycles_consumed";
    .port_info 4 /OUTPUT 1 "clk";
P_00000142f32ce8d0 .param/l "RType" 0 4 2, C4<000000>;
P_00000142f32ce908 .param/l "add" 0 4 5, C4<100000>;
P_00000142f32ce940 .param/l "addi" 0 4 8, C4<001000>;
P_00000142f32ce978 .param/l "addu" 0 4 5, C4<100001>;
P_00000142f32ce9b0 .param/l "and_" 0 4 5, C4<100100>;
P_00000142f32ce9e8 .param/l "andi" 0 4 8, C4<001100>;
P_00000142f32cea20 .param/l "beq" 0 4 10, C4<000100>;
P_00000142f32cea58 .param/l "bne" 0 4 10, C4<000101>;
P_00000142f32cea90 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_00000142f32ceac8 .param/l "j" 0 4 12, C4<000010>;
P_00000142f32ceb00 .param/l "jal" 0 4 12, C4<000011>;
P_00000142f32ceb38 .param/l "jr" 0 4 6, C4<001000>;
P_00000142f32ceb70 .param/l "lw" 0 4 8, C4<100011>;
P_00000142f32ceba8 .param/l "nor_" 0 4 5, C4<100111>;
P_00000142f32cebe0 .param/l "or_" 0 4 5, C4<100101>;
P_00000142f32cec18 .param/l "ori" 0 4 8, C4<001101>;
P_00000142f32cec50 .param/l "sgt" 0 4 6, C4<101011>;
P_00000142f32cec88 .param/l "sll" 0 4 6, C4<000000>;
P_00000142f32cecc0 .param/l "slt" 0 4 5, C4<101010>;
P_00000142f32cecf8 .param/l "slti" 0 4 8, C4<101010>;
P_00000142f32ced30 .param/l "srl" 0 4 6, C4<000010>;
P_00000142f32ced68 .param/l "sub" 0 4 5, C4<100010>;
P_00000142f32ceda0 .param/l "subu" 0 4 5, C4<100011>;
P_00000142f32cedd8 .param/l "sw" 0 4 8, C4<101011>;
P_00000142f32cee10 .param/l "xor_" 0 4 5, C4<100110>;
P_00000142f32cee48 .param/l "xori" 0 4 8, C4<001110>;
L_00000142f3351050 .functor NOT 1, v00000142f3355890_0, C4<0>, C4<0>, C4<0>;
L_00000142f33519f0 .functor NOT 1, v00000142f3355890_0, C4<0>, C4<0>, C4<0>;
L_00000142f33510c0 .functor NOT 1, v00000142f3355890_0, C4<0>, C4<0>, C4<0>;
L_00000142f3351440 .functor NOT 1, v00000142f3355890_0, C4<0>, C4<0>, C4<0>;
L_00000142f3351a60 .functor NOT 1, v00000142f3355890_0, C4<0>, C4<0>, C4<0>;
L_00000142f3350fe0 .functor NOT 1, v00000142f3355890_0, C4<0>, C4<0>, C4<0>;
L_00000142f3351590 .functor NOT 1, v00000142f3355890_0, C4<0>, C4<0>, C4<0>;
L_00000142f3351130 .functor NOT 1, v00000142f3355890_0, C4<0>, C4<0>, C4<0>;
L_00000142f3351670 .functor OR 1, v00000142f3354d50_0, v00000142f32b7d40_0, C4<0>, C4<0>;
L_00000142f3350e90 .functor OR 1, L_00000142f339ecc0, L_00000142f33a0020, C4<0>, C4<0>;
L_00000142f33516e0 .functor AND 1, L_00000142f339f440, L_00000142f33a0520, C4<1>, C4<1>;
L_00000142f3351980 .functor NOT 1, v00000142f3355890_0, C4<0>, C4<0>, C4<0>;
L_00000142f3351360 .functor OR 1, L_00000142f339fda0, L_00000142f33a0480, C4<0>, C4<0>;
L_00000142f33517c0 .functor OR 1, L_00000142f3351360, L_00000142f339e900, C4<0>, C4<0>;
L_00000142f3351600 .functor OR 1, L_00000142f339efe0, L_00000142f33b5fb0, C4<0>, C4<0>;
L_00000142f33514b0 .functor AND 1, L_00000142f339ef40, L_00000142f3351600, C4<1>, C4<1>;
L_00000142f33511a0 .functor OR 1, L_00000142f33b5010, L_00000142f33b4930, C4<0>, C4<0>;
L_00000142f3351830 .functor AND 1, L_00000142f33b56f0, L_00000142f33511a0, C4<1>, C4<1>;
L_00000142f3350c60 .functor NOT 1, L_00000142f3351670, C4<0>, C4<0>, C4<0>;
v00000142f32ea9a0_0 .net "ALUOp", 3 0, v00000142f32b9500_0;  1 drivers
v00000142f32eaa40_0 .net "ALUResult", 31 0, v00000142f32e9000_0;  1 drivers
v00000142f32eacc0_0 .net "ALUSrc", 0 0, v00000142f32b87e0_0;  1 drivers
v00000142f32ed3e0_0 .net "ALUin2", 31 0, L_00000142f33b5a10;  1 drivers
v00000142f32edd40_0 .net "MemReadEn", 0 0, v00000142f32b8740_0;  1 drivers
v00000142f32ecf80_0 .net "MemWriteEn", 0 0, v00000142f32b81a0_0;  1 drivers
v00000142f32edde0_0 .net "MemtoReg", 0 0, v00000142f32b89c0_0;  1 drivers
v00000142f32ede80_0 .net "PC", 31 0, v00000142f32ea7c0_0;  alias, 1 drivers
v00000142f32edf20_0 .net "PCPlus1", 31 0, L_00000142f33a05c0;  1 drivers
v00000142f32ed2a0_0 .net "PCsrc", 0 0, v00000142f32ea040_0;  1 drivers
v00000142f32eee20_0 .net "RegDst", 0 0, v00000142f32b8a60_0;  1 drivers
v00000142f32eeba0_0 .net "RegWriteEn", 0 0, v00000142f32b7de0_0;  1 drivers
v00000142f32eda20_0 .net "WriteRegister", 4 0, L_00000142f339f800;  1 drivers
v00000142f32ee600_0 .net *"_ivl_0", 0 0, L_00000142f3351050;  1 drivers
L_00000142f3356850 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v00000142f32edfc0_0 .net/2u *"_ivl_10", 4 0, L_00000142f3356850;  1 drivers
L_00000142f3356c40 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v00000142f32edac0_0 .net *"_ivl_101", 15 0, L_00000142f3356c40;  1 drivers
v00000142f32ee060_0 .net *"_ivl_102", 31 0, L_00000142f339fb20;  1 drivers
L_00000142f3356c88 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000142f32ee6a0_0 .net *"_ivl_105", 25 0, L_00000142f3356c88;  1 drivers
L_00000142f3356cd0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000142f32ee7e0_0 .net/2u *"_ivl_106", 31 0, L_00000142f3356cd0;  1 drivers
v00000142f32ee740_0 .net *"_ivl_108", 0 0, L_00000142f339f440;  1 drivers
L_00000142f3356d18 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v00000142f32ee100_0 .net/2u *"_ivl_110", 5 0, L_00000142f3356d18;  1 drivers
v00000142f32ed020_0 .net *"_ivl_112", 0 0, L_00000142f33a0520;  1 drivers
v00000142f32eeb00_0 .net *"_ivl_115", 0 0, L_00000142f33516e0;  1 drivers
v00000142f32ee240_0 .net *"_ivl_116", 47 0, L_00000142f339f760;  1 drivers
L_00000142f3356d60 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v00000142f32ed340_0 .net *"_ivl_119", 15 0, L_00000142f3356d60;  1 drivers
L_00000142f3356898 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v00000142f32ed0c0_0 .net/2u *"_ivl_12", 5 0, L_00000142f3356898;  1 drivers
v00000142f32ee880_0 .net *"_ivl_120", 47 0, L_00000142f33a0660;  1 drivers
L_00000142f3356da8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v00000142f32ed8e0_0 .net *"_ivl_123", 15 0, L_00000142f3356da8;  1 drivers
v00000142f32ed700_0 .net *"_ivl_125", 0 0, L_00000142f339fc60;  1 drivers
v00000142f32ed660_0 .net *"_ivl_126", 31 0, L_00000142f339f260;  1 drivers
v00000142f32edca0_0 .net *"_ivl_128", 47 0, L_00000142f339f580;  1 drivers
v00000142f32ee9c0_0 .net *"_ivl_130", 47 0, L_00000142f339fee0;  1 drivers
v00000142f32ed200_0 .net *"_ivl_132", 47 0, L_00000142f339ed60;  1 drivers
v00000142f32ed160_0 .net *"_ivl_134", 47 0, L_00000142f33a00c0;  1 drivers
v00000142f32eec40_0 .net *"_ivl_14", 0 0, L_00000142f3355930;  1 drivers
v00000142f32ee560_0 .net *"_ivl_140", 0 0, L_00000142f3351980;  1 drivers
L_00000142f3356e38 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000142f32edb60_0 .net/2u *"_ivl_142", 31 0, L_00000142f3356e38;  1 drivers
L_00000142f3356f10 .functor BUFT 1, C4<001100>, C4<0>, C4<0>, C4<0>;
v00000142f32ed480_0 .net/2u *"_ivl_146", 5 0, L_00000142f3356f10;  1 drivers
v00000142f32ed520_0 .net *"_ivl_148", 0 0, L_00000142f339fda0;  1 drivers
L_00000142f3356f58 .functor BUFT 1, C4<001101>, C4<0>, C4<0>, C4<0>;
v00000142f32ee1a0_0 .net/2u *"_ivl_150", 5 0, L_00000142f3356f58;  1 drivers
v00000142f32ed7a0_0 .net *"_ivl_152", 0 0, L_00000142f33a0480;  1 drivers
v00000142f32ee920_0 .net *"_ivl_155", 0 0, L_00000142f3351360;  1 drivers
L_00000142f3356fa0 .functor BUFT 1, C4<001110>, C4<0>, C4<0>, C4<0>;
v00000142f32eea60_0 .net/2u *"_ivl_156", 5 0, L_00000142f3356fa0;  1 drivers
v00000142f32eece0_0 .net *"_ivl_158", 0 0, L_00000142f339e900;  1 drivers
L_00000142f33568e0 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v00000142f32ee2e0_0 .net/2u *"_ivl_16", 4 0, L_00000142f33568e0;  1 drivers
v00000142f32eed80_0 .net *"_ivl_161", 0 0, L_00000142f33517c0;  1 drivers
L_00000142f3356fe8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v00000142f32ed5c0_0 .net/2u *"_ivl_162", 15 0, L_00000142f3356fe8;  1 drivers
v00000142f32ed840_0 .net *"_ivl_164", 31 0, L_00000142f339e9a0;  1 drivers
v00000142f32ee380_0 .net *"_ivl_167", 0 0, L_00000142f339fe40;  1 drivers
v00000142f32ed980_0 .net *"_ivl_168", 15 0, L_00000142f339ff80;  1 drivers
v00000142f32edc00_0 .net *"_ivl_170", 31 0, L_00000142f339ea40;  1 drivers
v00000142f32ee420_0 .net *"_ivl_174", 31 0, L_00000142f339ee00;  1 drivers
L_00000142f3357030 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000142f32ee4c0_0 .net *"_ivl_177", 25 0, L_00000142f3357030;  1 drivers
L_00000142f3357078 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000142f3353740_0 .net/2u *"_ivl_178", 31 0, L_00000142f3357078;  1 drivers
v00000142f3352480_0 .net *"_ivl_180", 0 0, L_00000142f339ef40;  1 drivers
L_00000142f33570c0 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v00000142f33520c0_0 .net/2u *"_ivl_182", 5 0, L_00000142f33570c0;  1 drivers
v00000142f3353ce0_0 .net *"_ivl_184", 0 0, L_00000142f339efe0;  1 drivers
L_00000142f3357108 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v00000142f3353d80_0 .net/2u *"_ivl_186", 5 0, L_00000142f3357108;  1 drivers
v00000142f3352c00_0 .net *"_ivl_188", 0 0, L_00000142f33b5fb0;  1 drivers
v00000142f3352160_0 .net *"_ivl_19", 4 0, L_00000142f3354530;  1 drivers
v00000142f3353240_0 .net *"_ivl_191", 0 0, L_00000142f3351600;  1 drivers
v00000142f33523e0_0 .net *"_ivl_193", 0 0, L_00000142f33514b0;  1 drivers
L_00000142f3357150 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v00000142f33531a0_0 .net/2u *"_ivl_194", 5 0, L_00000142f3357150;  1 drivers
v00000142f3352ca0_0 .net *"_ivl_196", 0 0, L_00000142f33b55b0;  1 drivers
L_00000142f3357198 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v00000142f3352340_0 .net/2u *"_ivl_198", 31 0, L_00000142f3357198;  1 drivers
L_00000142f3356808 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v00000142f33532e0_0 .net/2u *"_ivl_2", 5 0, L_00000142f3356808;  1 drivers
v00000142f3352200_0 .net *"_ivl_20", 4 0, L_00000142f3354710;  1 drivers
v00000142f3353100_0 .net *"_ivl_200", 31 0, L_00000142f33b4e30;  1 drivers
v00000142f3352de0_0 .net *"_ivl_204", 31 0, L_00000142f33b6050;  1 drivers
L_00000142f33571e0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000142f3353ba0_0 .net *"_ivl_207", 25 0, L_00000142f33571e0;  1 drivers
L_00000142f3357228 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000142f33527a0_0 .net/2u *"_ivl_208", 31 0, L_00000142f3357228;  1 drivers
v00000142f3352520_0 .net *"_ivl_210", 0 0, L_00000142f33b56f0;  1 drivers
L_00000142f3357270 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v00000142f3352660_0 .net/2u *"_ivl_212", 5 0, L_00000142f3357270;  1 drivers
v00000142f3352a20_0 .net *"_ivl_214", 0 0, L_00000142f33b5010;  1 drivers
L_00000142f33572b8 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v00000142f3352840_0 .net/2u *"_ivl_216", 5 0, L_00000142f33572b8;  1 drivers
v00000142f3353420_0 .net *"_ivl_218", 0 0, L_00000142f33b4930;  1 drivers
v00000142f3353b00_0 .net *"_ivl_221", 0 0, L_00000142f33511a0;  1 drivers
v00000142f3353380_0 .net *"_ivl_223", 0 0, L_00000142f3351830;  1 drivers
L_00000142f3357300 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v00000142f3352d40_0 .net/2u *"_ivl_224", 5 0, L_00000142f3357300;  1 drivers
v00000142f3352f20_0 .net *"_ivl_226", 0 0, L_00000142f33b5ab0;  1 drivers
v00000142f33534c0_0 .net *"_ivl_228", 31 0, L_00000142f33b6410;  1 drivers
v00000142f3353c40_0 .net *"_ivl_24", 0 0, L_00000142f33510c0;  1 drivers
L_00000142f3356928 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v00000142f3353880_0 .net/2u *"_ivl_26", 4 0, L_00000142f3356928;  1 drivers
v00000142f3352700_0 .net *"_ivl_29", 4 0, L_00000142f3354990;  1 drivers
v00000142f33528e0_0 .net *"_ivl_32", 0 0, L_00000142f3351440;  1 drivers
L_00000142f3356970 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v00000142f33525c0_0 .net/2u *"_ivl_34", 4 0, L_00000142f3356970;  1 drivers
v00000142f3352e80_0 .net *"_ivl_37", 4 0, L_00000142f3354e90;  1 drivers
v00000142f3353560_0 .net *"_ivl_40", 0 0, L_00000142f3351a60;  1 drivers
L_00000142f33569b8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v00000142f3353600_0 .net/2u *"_ivl_42", 15 0, L_00000142f33569b8;  1 drivers
v00000142f3352980_0 .net *"_ivl_45", 15 0, L_00000142f339fbc0;  1 drivers
v00000142f33522a0_0 .net *"_ivl_48", 0 0, L_00000142f3350fe0;  1 drivers
v00000142f3352ac0_0 .net *"_ivl_5", 5 0, L_00000142f3354a30;  1 drivers
L_00000142f3356a00 .functor BUFT 1, C4<0000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000142f3352b60_0 .net/2u *"_ivl_50", 36 0, L_00000142f3356a00;  1 drivers
L_00000142f3356a48 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000142f3352fc0_0 .net/2u *"_ivl_52", 31 0, L_00000142f3356a48;  1 drivers
v00000142f33536a0_0 .net *"_ivl_55", 4 0, L_00000142f339f620;  1 drivers
v00000142f33539c0_0 .net *"_ivl_56", 36 0, L_00000142f339f940;  1 drivers
v00000142f3353e20_0 .net *"_ivl_58", 36 0, L_00000142f339ec20;  1 drivers
v00000142f33537e0_0 .net *"_ivl_62", 0 0, L_00000142f3351590;  1 drivers
L_00000142f3356a90 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v00000142f3353060_0 .net/2u *"_ivl_64", 5 0, L_00000142f3356a90;  1 drivers
v00000142f3353ec0_0 .net *"_ivl_67", 5 0, L_00000142f339f9e0;  1 drivers
v00000142f3353920_0 .net *"_ivl_70", 0 0, L_00000142f3351130;  1 drivers
L_00000142f3356ad8 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000142f3353a60_0 .net/2u *"_ivl_72", 57 0, L_00000142f3356ad8;  1 drivers
L_00000142f3356b20 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000142f3352020_0 .net/2u *"_ivl_74", 31 0, L_00000142f3356b20;  1 drivers
v00000142f33559d0_0 .net *"_ivl_77", 25 0, L_00000142f339eea0;  1 drivers
v00000142f3354f30_0 .net *"_ivl_78", 57 0, L_00000142f339f080;  1 drivers
v00000142f3355cf0_0 .net *"_ivl_8", 0 0, L_00000142f33519f0;  1 drivers
v00000142f3354c10_0 .net *"_ivl_80", 57 0, L_00000142f339fa80;  1 drivers
L_00000142f3356b68 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v00000142f33551b0_0 .net/2u *"_ivl_84", 31 0, L_00000142f3356b68;  1 drivers
L_00000142f3356bb0 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v00000142f33545d0_0 .net/2u *"_ivl_88", 5 0, L_00000142f3356bb0;  1 drivers
v00000142f3355250_0 .net *"_ivl_90", 0 0, L_00000142f339ecc0;  1 drivers
L_00000142f3356bf8 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v00000142f3354350_0 .net/2u *"_ivl_92", 5 0, L_00000142f3356bf8;  1 drivers
v00000142f33543f0_0 .net *"_ivl_94", 0 0, L_00000142f33a0020;  1 drivers
v00000142f33542b0_0 .net *"_ivl_97", 0 0, L_00000142f3350e90;  1 drivers
v00000142f33552f0_0 .net *"_ivl_98", 47 0, L_00000142f339f3a0;  1 drivers
v00000142f3354030_0 .net "adderResult", 31 0, L_00000142f339e860;  1 drivers
v00000142f3355110_0 .net "address", 31 0, L_00000142f33a0340;  1 drivers
v00000142f3355390_0 .net "clk", 0 0, L_00000142f3351670;  alias, 1 drivers
v00000142f3355c50_0 .var "cycles_consumed", 31 0;
v00000142f3354850_0 .net "extImm", 31 0, L_00000142f339eae0;  1 drivers
v00000142f3354670_0 .net "funct", 5 0, L_00000142f339f6c0;  1 drivers
v00000142f3355e30_0 .net "hlt", 0 0, v00000142f32b7d40_0;  1 drivers
v00000142f3354ad0_0 .net "imm", 15 0, L_00000142f33a0160;  1 drivers
v00000142f33548f0_0 .net "immediate", 31 0, L_00000142f33b4890;  1 drivers
v00000142f3354fd0_0 .net "input_clk", 0 0, v00000142f3354d50_0;  1 drivers
v00000142f3354df0_0 .net "instruction", 31 0, L_00000142f33a0700;  1 drivers
v00000142f3354cb0_0 .net "memoryReadData", 31 0, v00000142f32e9aa0_0;  1 drivers
v00000142f3355070_0 .net "nextPC", 31 0, L_00000142f339f120;  1 drivers
v00000142f3355b10_0 .net "opcode", 5 0, L_00000142f3354210;  1 drivers
v00000142f3355610_0 .net "rd", 4 0, L_00000142f33547b0;  1 drivers
v00000142f3355750_0 .net "readData1", 31 0, L_00000142f3350d40;  1 drivers
v00000142f3354490_0 .net "readData1_w", 31 0, L_00000142f33b49d0;  1 drivers
v00000142f3355d90_0 .net "readData2", 31 0, L_00000142f3351b40;  1 drivers
v00000142f3355570_0 .net "rs", 4 0, L_00000142f3354b70;  1 drivers
v00000142f3355430_0 .net "rst", 0 0, v00000142f3355890_0;  1 drivers
v00000142f3355a70_0 .net "rt", 4 0, L_00000142f33a02a0;  1 drivers
v00000142f3355bb0_0 .net "shamt", 31 0, L_00000142f339eb80;  1 drivers
v00000142f33540d0_0 .net "wire_instruction", 31 0, L_00000142f3351ad0;  1 drivers
v00000142f33554d0_0 .net "writeData", 31 0, L_00000142f33b4b10;  1 drivers
v00000142f33556b0_0 .net "zero", 0 0, L_00000142f33b4ed0;  1 drivers
L_00000142f3354a30 .part L_00000142f33a0700, 26, 6;
L_00000142f3354210 .functor MUXZ 6, L_00000142f3354a30, L_00000142f3356808, L_00000142f3351050, C4<>;
L_00000142f3355930 .cmp/eq 6, L_00000142f3354210, L_00000142f3356898;
L_00000142f3354530 .part L_00000142f33a0700, 11, 5;
L_00000142f3354710 .functor MUXZ 5, L_00000142f3354530, L_00000142f33568e0, L_00000142f3355930, C4<>;
L_00000142f33547b0 .functor MUXZ 5, L_00000142f3354710, L_00000142f3356850, L_00000142f33519f0, C4<>;
L_00000142f3354990 .part L_00000142f33a0700, 21, 5;
L_00000142f3354b70 .functor MUXZ 5, L_00000142f3354990, L_00000142f3356928, L_00000142f33510c0, C4<>;
L_00000142f3354e90 .part L_00000142f33a0700, 16, 5;
L_00000142f33a02a0 .functor MUXZ 5, L_00000142f3354e90, L_00000142f3356970, L_00000142f3351440, C4<>;
L_00000142f339fbc0 .part L_00000142f33a0700, 0, 16;
L_00000142f33a0160 .functor MUXZ 16, L_00000142f339fbc0, L_00000142f33569b8, L_00000142f3351a60, C4<>;
L_00000142f339f620 .part L_00000142f33a0700, 6, 5;
L_00000142f339f940 .concat [ 5 32 0 0], L_00000142f339f620, L_00000142f3356a48;
L_00000142f339ec20 .functor MUXZ 37, L_00000142f339f940, L_00000142f3356a00, L_00000142f3350fe0, C4<>;
L_00000142f339eb80 .part L_00000142f339ec20, 0, 32;
L_00000142f339f9e0 .part L_00000142f33a0700, 0, 6;
L_00000142f339f6c0 .functor MUXZ 6, L_00000142f339f9e0, L_00000142f3356a90, L_00000142f3351590, C4<>;
L_00000142f339eea0 .part L_00000142f33a0700, 0, 26;
L_00000142f339f080 .concat [ 26 32 0 0], L_00000142f339eea0, L_00000142f3356b20;
L_00000142f339fa80 .functor MUXZ 58, L_00000142f339f080, L_00000142f3356ad8, L_00000142f3351130, C4<>;
L_00000142f33a0340 .part L_00000142f339fa80, 0, 32;
L_00000142f33a05c0 .arith/sum 32, v00000142f32ea7c0_0, L_00000142f3356b68;
L_00000142f339ecc0 .cmp/eq 6, L_00000142f3354210, L_00000142f3356bb0;
L_00000142f33a0020 .cmp/eq 6, L_00000142f3354210, L_00000142f3356bf8;
L_00000142f339f3a0 .concat [ 32 16 0 0], L_00000142f33a0340, L_00000142f3356c40;
L_00000142f339fb20 .concat [ 6 26 0 0], L_00000142f3354210, L_00000142f3356c88;
L_00000142f339f440 .cmp/eq 32, L_00000142f339fb20, L_00000142f3356cd0;
L_00000142f33a0520 .cmp/eq 6, L_00000142f339f6c0, L_00000142f3356d18;
L_00000142f339f760 .concat [ 32 16 0 0], L_00000142f3350d40, L_00000142f3356d60;
L_00000142f33a0660 .concat [ 32 16 0 0], v00000142f32ea7c0_0, L_00000142f3356da8;
L_00000142f339fc60 .part L_00000142f33a0160, 15, 1;
LS_00000142f339f260_0_0 .concat [ 1 1 1 1], L_00000142f339fc60, L_00000142f339fc60, L_00000142f339fc60, L_00000142f339fc60;
LS_00000142f339f260_0_4 .concat [ 1 1 1 1], L_00000142f339fc60, L_00000142f339fc60, L_00000142f339fc60, L_00000142f339fc60;
LS_00000142f339f260_0_8 .concat [ 1 1 1 1], L_00000142f339fc60, L_00000142f339fc60, L_00000142f339fc60, L_00000142f339fc60;
LS_00000142f339f260_0_12 .concat [ 1 1 1 1], L_00000142f339fc60, L_00000142f339fc60, L_00000142f339fc60, L_00000142f339fc60;
LS_00000142f339f260_0_16 .concat [ 1 1 1 1], L_00000142f339fc60, L_00000142f339fc60, L_00000142f339fc60, L_00000142f339fc60;
LS_00000142f339f260_0_20 .concat [ 1 1 1 1], L_00000142f339fc60, L_00000142f339fc60, L_00000142f339fc60, L_00000142f339fc60;
LS_00000142f339f260_0_24 .concat [ 1 1 1 1], L_00000142f339fc60, L_00000142f339fc60, L_00000142f339fc60, L_00000142f339fc60;
LS_00000142f339f260_0_28 .concat [ 1 1 1 1], L_00000142f339fc60, L_00000142f339fc60, L_00000142f339fc60, L_00000142f339fc60;
LS_00000142f339f260_1_0 .concat [ 4 4 4 4], LS_00000142f339f260_0_0, LS_00000142f339f260_0_4, LS_00000142f339f260_0_8, LS_00000142f339f260_0_12;
LS_00000142f339f260_1_4 .concat [ 4 4 4 4], LS_00000142f339f260_0_16, LS_00000142f339f260_0_20, LS_00000142f339f260_0_24, LS_00000142f339f260_0_28;
L_00000142f339f260 .concat [ 16 16 0 0], LS_00000142f339f260_1_0, LS_00000142f339f260_1_4;
L_00000142f339f580 .concat [ 16 32 0 0], L_00000142f33a0160, L_00000142f339f260;
L_00000142f339fee0 .arith/sum 48, L_00000142f33a0660, L_00000142f339f580;
L_00000142f339ed60 .functor MUXZ 48, L_00000142f339fee0, L_00000142f339f760, L_00000142f33516e0, C4<>;
L_00000142f33a00c0 .functor MUXZ 48, L_00000142f339ed60, L_00000142f339f3a0, L_00000142f3350e90, C4<>;
L_00000142f339e860 .part L_00000142f33a00c0, 0, 32;
L_00000142f339f120 .functor MUXZ 32, L_00000142f33a05c0, L_00000142f339e860, v00000142f32ea040_0, C4<>;
L_00000142f33a0700 .functor MUXZ 32, L_00000142f3351ad0, L_00000142f3356e38, L_00000142f3351980, C4<>;
L_00000142f339fda0 .cmp/eq 6, L_00000142f3354210, L_00000142f3356f10;
L_00000142f33a0480 .cmp/eq 6, L_00000142f3354210, L_00000142f3356f58;
L_00000142f339e900 .cmp/eq 6, L_00000142f3354210, L_00000142f3356fa0;
L_00000142f339e9a0 .concat [ 16 16 0 0], L_00000142f33a0160, L_00000142f3356fe8;
L_00000142f339fe40 .part L_00000142f33a0160, 15, 1;
LS_00000142f339ff80_0_0 .concat [ 1 1 1 1], L_00000142f339fe40, L_00000142f339fe40, L_00000142f339fe40, L_00000142f339fe40;
LS_00000142f339ff80_0_4 .concat [ 1 1 1 1], L_00000142f339fe40, L_00000142f339fe40, L_00000142f339fe40, L_00000142f339fe40;
LS_00000142f339ff80_0_8 .concat [ 1 1 1 1], L_00000142f339fe40, L_00000142f339fe40, L_00000142f339fe40, L_00000142f339fe40;
LS_00000142f339ff80_0_12 .concat [ 1 1 1 1], L_00000142f339fe40, L_00000142f339fe40, L_00000142f339fe40, L_00000142f339fe40;
L_00000142f339ff80 .concat [ 4 4 4 4], LS_00000142f339ff80_0_0, LS_00000142f339ff80_0_4, LS_00000142f339ff80_0_8, LS_00000142f339ff80_0_12;
L_00000142f339ea40 .concat [ 16 16 0 0], L_00000142f33a0160, L_00000142f339ff80;
L_00000142f339eae0 .functor MUXZ 32, L_00000142f339ea40, L_00000142f339e9a0, L_00000142f33517c0, C4<>;
L_00000142f339ee00 .concat [ 6 26 0 0], L_00000142f3354210, L_00000142f3357030;
L_00000142f339ef40 .cmp/eq 32, L_00000142f339ee00, L_00000142f3357078;
L_00000142f339efe0 .cmp/eq 6, L_00000142f339f6c0, L_00000142f33570c0;
L_00000142f33b5fb0 .cmp/eq 6, L_00000142f339f6c0, L_00000142f3357108;
L_00000142f33b55b0 .cmp/eq 6, L_00000142f3354210, L_00000142f3357150;
L_00000142f33b4e30 .functor MUXZ 32, L_00000142f339eae0, L_00000142f3357198, L_00000142f33b55b0, C4<>;
L_00000142f33b4890 .functor MUXZ 32, L_00000142f33b4e30, L_00000142f339eb80, L_00000142f33514b0, C4<>;
L_00000142f33b6050 .concat [ 6 26 0 0], L_00000142f3354210, L_00000142f33571e0;
L_00000142f33b56f0 .cmp/eq 32, L_00000142f33b6050, L_00000142f3357228;
L_00000142f33b5010 .cmp/eq 6, L_00000142f339f6c0, L_00000142f3357270;
L_00000142f33b4930 .cmp/eq 6, L_00000142f339f6c0, L_00000142f33572b8;
L_00000142f33b5ab0 .cmp/eq 6, L_00000142f3354210, L_00000142f3357300;
L_00000142f33b6410 .functor MUXZ 32, L_00000142f3350d40, v00000142f32ea7c0_0, L_00000142f33b5ab0, C4<>;
L_00000142f33b49d0 .functor MUXZ 32, L_00000142f33b6410, L_00000142f3351b40, L_00000142f3351830, C4<>;
S_00000142f32b0680 .scope module, "ALUMux" "mux2x1" 3 76, 5 1 0, S_00000142f32b04f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_00000142f32a9200 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_00000142f3351520 .functor NOT 1, v00000142f32b87e0_0, C4<0>, C4<0>, C4<0>;
v00000142f32b8100_0 .net *"_ivl_0", 0 0, L_00000142f3351520;  1 drivers
v00000142f32b8560_0 .net "in1", 31 0, L_00000142f3351b40;  alias, 1 drivers
v00000142f32b86a0_0 .net "in2", 31 0, L_00000142f33b4890;  alias, 1 drivers
v00000142f32b9000_0 .net "out", 31 0, L_00000142f33b5a10;  alias, 1 drivers
v00000142f32b9320_0 .net "s", 0 0, v00000142f32b87e0_0;  alias, 1 drivers
L_00000142f33b5a10 .functor MUXZ 32, L_00000142f33b4890, L_00000142f3351b40, L_00000142f3351520, C4<>;
S_00000142f3254450 .scope module, "CU" "controlUnit" 3 61, 6 1 0, S_00000142f32b04f0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 1 "RegDst";
    .port_info 4 /OUTPUT 1 "MemReadEn";
    .port_info 5 /OUTPUT 1 "MemtoReg";
    .port_info 6 /OUTPUT 4 "ALUOp";
    .port_info 7 /OUTPUT 1 "MemWriteEn";
    .port_info 8 /OUTPUT 1 "RegWriteEn";
    .port_info 9 /OUTPUT 1 "ALUSrc";
    .port_info 10 /OUTPUT 1 "hlt";
P_00000142f3350090 .param/l "RType" 0 4 2, C4<000000>;
P_00000142f33500c8 .param/l "add" 0 4 5, C4<100000>;
P_00000142f3350100 .param/l "addi" 0 4 8, C4<001000>;
P_00000142f3350138 .param/l "addu" 0 4 5, C4<100001>;
P_00000142f3350170 .param/l "and_" 0 4 5, C4<100100>;
P_00000142f33501a8 .param/l "andi" 0 4 8, C4<001100>;
P_00000142f33501e0 .param/l "beq" 0 4 10, C4<000100>;
P_00000142f3350218 .param/l "bne" 0 4 10, C4<000101>;
P_00000142f3350250 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_00000142f3350288 .param/l "j" 0 4 12, C4<000010>;
P_00000142f33502c0 .param/l "jal" 0 4 12, C4<000011>;
P_00000142f33502f8 .param/l "jr" 0 4 6, C4<001000>;
P_00000142f3350330 .param/l "lw" 0 4 8, C4<100011>;
P_00000142f3350368 .param/l "nor_" 0 4 5, C4<100111>;
P_00000142f33503a0 .param/l "or_" 0 4 5, C4<100101>;
P_00000142f33503d8 .param/l "ori" 0 4 8, C4<001101>;
P_00000142f3350410 .param/l "sgt" 0 4 6, C4<101011>;
P_00000142f3350448 .param/l "sll" 0 4 6, C4<000000>;
P_00000142f3350480 .param/l "slt" 0 4 5, C4<101010>;
P_00000142f33504b8 .param/l "slti" 0 4 8, C4<101010>;
P_00000142f33504f0 .param/l "srl" 0 4 6, C4<000010>;
P_00000142f3350528 .param/l "sub" 0 4 5, C4<100010>;
P_00000142f3350560 .param/l "subu" 0 4 5, C4<100011>;
P_00000142f3350598 .param/l "sw" 0 4 8, C4<101011>;
P_00000142f33505d0 .param/l "xor_" 0 4 5, C4<100110>;
P_00000142f3350608 .param/l "xori" 0 4 8, C4<001110>;
v00000142f32b9500_0 .var "ALUOp", 3 0;
v00000142f32b87e0_0 .var "ALUSrc", 0 0;
v00000142f32b8740_0 .var "MemReadEn", 0 0;
v00000142f32b81a0_0 .var "MemWriteEn", 0 0;
v00000142f32b89c0_0 .var "MemtoReg", 0 0;
v00000142f32b8a60_0 .var "RegDst", 0 0;
v00000142f32b7de0_0 .var "RegWriteEn", 0 0;
v00000142f32b7700_0 .net "funct", 5 0, L_00000142f339f6c0;  alias, 1 drivers
v00000142f32b7d40_0 .var "hlt", 0 0;
v00000142f32b8b00_0 .net "opcode", 5 0, L_00000142f3354210;  alias, 1 drivers
v00000142f32b8ba0_0 .net "rst", 0 0, v00000142f3355890_0;  alias, 1 drivers
E_00000142f32a8a40 .event anyedge, v00000142f32b8ba0_0, v00000142f32b8b00_0, v00000142f32b7700_0;
S_00000142f32546a0 .scope module, "InstMem" "IM" 3 57, 7 1 0, S_00000142f32b04f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
P_00000142f32a8e00 .param/l "bit_width" 0 7 3, +C4<00000000000000000000000000100000>;
L_00000142f3351ad0 .functor BUFZ 32, L_00000142f33a0200, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000142f32b8e20_0 .net "Data_Out", 31 0, L_00000142f3351ad0;  alias, 1 drivers
v00000142f32b90a0 .array "InstMem", 0 1023, 31 0;
v00000142f32b91e0_0 .net *"_ivl_0", 31 0, L_00000142f33a0200;  1 drivers
v00000142f32b93c0_0 .net *"_ivl_3", 9 0, L_00000142f33a03e0;  1 drivers
v00000142f32b7840_0 .net *"_ivl_4", 11 0, L_00000142f339f1c0;  1 drivers
L_00000142f3356df0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000142f32b95a0_0 .net *"_ivl_7", 1 0, L_00000142f3356df0;  1 drivers
v00000142f32b77a0_0 .net "addr", 31 0, v00000142f32ea7c0_0;  alias, 1 drivers
v00000142f32b78e0_0 .var/i "i", 31 0;
L_00000142f33a0200 .array/port v00000142f32b90a0, L_00000142f339f1c0;
L_00000142f33a03e0 .part v00000142f32ea7c0_0, 0, 10;
L_00000142f339f1c0 .concat [ 10 2 0 0], L_00000142f33a03e0, L_00000142f3356df0;
S_00000142f33169c0 .scope module, "RF" "registerFile" 3 67, 8 1 0, S_00000142f32b04f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 5 "readRegister1";
    .port_info 4 /INPUT 5 "readRegister2";
    .port_info 5 /INPUT 5 "writeRegister";
    .port_info 6 /INPUT 32 "writeData";
    .port_info 7 /OUTPUT 32 "readData1";
    .port_info 8 /OUTPUT 32 "readData2";
L_00000142f3350d40 .functor BUFZ 32, L_00000142f339f4e0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000142f3351b40 .functor BUFZ 32, L_00000142f339f8a0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000142f32b7ac0_0 .net *"_ivl_0", 31 0, L_00000142f339f4e0;  1 drivers
v00000142f32b7c00_0 .net *"_ivl_10", 6 0, L_00000142f339fd00;  1 drivers
L_00000142f3356ec8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000142f3294470_0 .net *"_ivl_13", 1 0, L_00000142f3356ec8;  1 drivers
v00000142f3294b50_0 .net *"_ivl_2", 6 0, L_00000142f339f300;  1 drivers
L_00000142f3356e80 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000142f32eac20_0 .net *"_ivl_5", 1 0, L_00000142f3356e80;  1 drivers
v00000142f32ea220_0 .net *"_ivl_8", 31 0, L_00000142f339f8a0;  1 drivers
v00000142f32e90a0_0 .net "clk", 0 0, L_00000142f3351670;  alias, 1 drivers
v00000142f32e9dc0_0 .var/i "i", 31 0;
v00000142f32e9320_0 .net "readData1", 31 0, L_00000142f3350d40;  alias, 1 drivers
v00000142f32e9280_0 .net "readData2", 31 0, L_00000142f3351b40;  alias, 1 drivers
v00000142f32e93c0_0 .net "readRegister1", 4 0, L_00000142f3354b70;  alias, 1 drivers
v00000142f32ea0e0_0 .net "readRegister2", 4 0, L_00000142f33a02a0;  alias, 1 drivers
v00000142f32e9140 .array "registers", 31 0, 31 0;
v00000142f32e96e0_0 .net "rst", 0 0, v00000142f3355890_0;  alias, 1 drivers
v00000142f32e9fa0_0 .net "we", 0 0, v00000142f32b7de0_0;  alias, 1 drivers
v00000142f32e9d20_0 .net "writeData", 31 0, L_00000142f33b4b10;  alias, 1 drivers
v00000142f32eaae0_0 .net "writeRegister", 4 0, L_00000142f339f800;  alias, 1 drivers
E_00000142f32aa2c0/0 .event negedge, v00000142f32b8ba0_0;
E_00000142f32aa2c0/1 .event posedge, v00000142f32e90a0_0;
E_00000142f32aa2c0 .event/or E_00000142f32aa2c0/0, E_00000142f32aa2c0/1;
L_00000142f339f4e0 .array/port v00000142f32e9140, L_00000142f339f300;
L_00000142f339f300 .concat [ 5 2 0 0], L_00000142f3354b70, L_00000142f3356e80;
L_00000142f339f8a0 .array/port v00000142f32e9140, L_00000142f339fd00;
L_00000142f339fd00 .concat [ 5 2 0 0], L_00000142f33a02a0, L_00000142f3356ec8;
S_00000142f3316b50 .scope begin, "Write_on_register_file_block" "Write_on_register_file_block" 8 20, 8 20 0, S_00000142f33169c0;
 .timescale 0 0;
v00000142f32b7a20_0 .var/i "i", 31 0;
S_00000142f3251af0 .scope module, "RFMux" "mux2x1" 3 65, 5 1 0, S_00000142f32b04f0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "in1";
    .port_info 1 /INPUT 5 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 5 "out";
P_00000142f32a76c0 .param/l "size" 0 5 1, +C4<00000000000000000000000000000101>;
L_00000142f3351750 .functor NOT 1, v00000142f32b8a60_0, C4<0>, C4<0>, C4<0>;
v00000142f32e9b40_0 .net *"_ivl_0", 0 0, L_00000142f3351750;  1 drivers
v00000142f32ea4a0_0 .net "in1", 4 0, L_00000142f33a02a0;  alias, 1 drivers
v00000142f32eab80_0 .net "in2", 4 0, L_00000142f33547b0;  alias, 1 drivers
v00000142f32ea5e0_0 .net "out", 4 0, L_00000142f339f800;  alias, 1 drivers
v00000142f32e9500_0 .net "s", 0 0, v00000142f32b8a60_0;  alias, 1 drivers
L_00000142f339f800 .functor MUXZ 5, L_00000142f33547b0, L_00000142f33a02a0, L_00000142f3351750, C4<>;
S_00000142f3251c80 .scope module, "WBMux" "mux2x1" 3 87, 5 1 0, S_00000142f32b04f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_00000142f32a6b40 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_00000142f33512f0 .functor NOT 1, v00000142f32b89c0_0, C4<0>, C4<0>, C4<0>;
v00000142f32eae00_0 .net *"_ivl_0", 0 0, L_00000142f33512f0;  1 drivers
v00000142f32e95a0_0 .net "in1", 31 0, v00000142f32e9000_0;  alias, 1 drivers
v00000142f32e9640_0 .net "in2", 31 0, v00000142f32e9aa0_0;  alias, 1 drivers
v00000142f32e9a00_0 .net "out", 31 0, L_00000142f33b4b10;  alias, 1 drivers
v00000142f32e9be0_0 .net "s", 0 0, v00000142f32b89c0_0;  alias, 1 drivers
L_00000142f33b4b10 .functor MUXZ 32, v00000142f32e9aa0_0, v00000142f32e9000_0, L_00000142f33512f0, C4<>;
S_00000142f323dd70 .scope module, "alu" "ALU" 3 81, 9 1 0, S_00000142f32b04f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "operand1";
    .port_info 1 /INPUT 32 "operand2";
    .port_info 2 /INPUT 4 "opSel";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
P_00000142f323df00 .param/l "ADD" 0 9 12, C4<0000>;
P_00000142f323df38 .param/l "AND" 0 9 12, C4<0010>;
P_00000142f323df70 .param/l "NOR" 0 9 12, C4<0101>;
P_00000142f323dfa8 .param/l "OR" 0 9 12, C4<0011>;
P_00000142f323dfe0 .param/l "SGT" 0 9 12, C4<0111>;
P_00000142f323e018 .param/l "SLL" 0 9 12, C4<1000>;
P_00000142f323e050 .param/l "SLT" 0 9 12, C4<0110>;
P_00000142f323e088 .param/l "SRL" 0 9 12, C4<1001>;
P_00000142f323e0c0 .param/l "SUB" 0 9 12, C4<0001>;
P_00000142f323e0f8 .param/l "XOR" 0 9 12, C4<0100>;
P_00000142f323e130 .param/l "data_width" 0 9 3, +C4<00000000000000000000000000100000>;
P_00000142f323e168 .param/l "sel_width" 0 9 4, +C4<00000000000000000000000000000100>;
L_00000142f3357348 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000142f32e9e60_0 .net/2u *"_ivl_0", 31 0, L_00000142f3357348;  1 drivers
v00000142f32e91e0_0 .net "opSel", 3 0, v00000142f32b9500_0;  alias, 1 drivers
v00000142f32e9780_0 .net "operand1", 31 0, L_00000142f33b49d0;  alias, 1 drivers
v00000142f32e9f00_0 .net "operand2", 31 0, L_00000142f33b5a10;  alias, 1 drivers
v00000142f32e9000_0 .var "result", 31 0;
v00000142f32ea180_0 .net "zero", 0 0, L_00000142f33b4ed0;  alias, 1 drivers
E_00000142f32a6ec0 .event anyedge, v00000142f32b9500_0, v00000142f32e9780_0, v00000142f32b9000_0;
L_00000142f33b4ed0 .cmp/eq 32, v00000142f32e9000_0, L_00000142f3357348;
S_00000142f3284950 .scope module, "branchcontroller" "BranchController" 3 43, 10 1 0, S_00000142f32b04f0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 32 "operand1";
    .port_info 3 /INPUT 32 "operand2";
    .port_info 4 /INPUT 1 "rst";
    .port_info 5 /OUTPUT 1 "PCsrc";
P_00000142f3350650 .param/l "RType" 0 4 2, C4<000000>;
P_00000142f3350688 .param/l "add" 0 4 5, C4<100000>;
P_00000142f33506c0 .param/l "addi" 0 4 8, C4<001000>;
P_00000142f33506f8 .param/l "addu" 0 4 5, C4<100001>;
P_00000142f3350730 .param/l "and_" 0 4 5, C4<100100>;
P_00000142f3350768 .param/l "andi" 0 4 8, C4<001100>;
P_00000142f33507a0 .param/l "beq" 0 4 10, C4<000100>;
P_00000142f33507d8 .param/l "bne" 0 4 10, C4<000101>;
P_00000142f3350810 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_00000142f3350848 .param/l "j" 0 4 12, C4<000010>;
P_00000142f3350880 .param/l "jal" 0 4 12, C4<000011>;
P_00000142f33508b8 .param/l "jr" 0 4 6, C4<001000>;
P_00000142f33508f0 .param/l "lw" 0 4 8, C4<100011>;
P_00000142f3350928 .param/l "nor_" 0 4 5, C4<100111>;
P_00000142f3350960 .param/l "or_" 0 4 5, C4<100101>;
P_00000142f3350998 .param/l "ori" 0 4 8, C4<001101>;
P_00000142f33509d0 .param/l "sgt" 0 4 6, C4<101011>;
P_00000142f3350a08 .param/l "sll" 0 4 6, C4<000000>;
P_00000142f3350a40 .param/l "slt" 0 4 5, C4<101010>;
P_00000142f3350a78 .param/l "slti" 0 4 8, C4<101010>;
P_00000142f3350ab0 .param/l "srl" 0 4 6, C4<000010>;
P_00000142f3350ae8 .param/l "sub" 0 4 5, C4<100010>;
P_00000142f3350b20 .param/l "subu" 0 4 5, C4<100011>;
P_00000142f3350b58 .param/l "sw" 0 4 8, C4<101011>;
P_00000142f3350b90 .param/l "xor_" 0 4 5, C4<100110>;
P_00000142f3350bc8 .param/l "xori" 0 4 8, C4<001110>;
v00000142f32ea040_0 .var "PCsrc", 0 0;
v00000142f32ea2c0_0 .net "funct", 5 0, L_00000142f339f6c0;  alias, 1 drivers
v00000142f32ea360_0 .net "opcode", 5 0, L_00000142f3354210;  alias, 1 drivers
v00000142f32e9460_0 .net "operand1", 31 0, L_00000142f3350d40;  alias, 1 drivers
v00000142f32ead60_0 .net "operand2", 31 0, L_00000142f33b5a10;  alias, 1 drivers
v00000142f32e9960_0 .net "rst", 0 0, v00000142f3355890_0;  alias, 1 drivers
E_00000142f32a7d00/0 .event anyedge, v00000142f32b8ba0_0, v00000142f32b8b00_0, v00000142f32e9320_0, v00000142f32b9000_0;
E_00000142f32a7d00/1 .event anyedge, v00000142f32b7700_0;
E_00000142f32a7d00 .event/or E_00000142f32a7d00/0, E_00000142f32a7d00/1;
S_00000142f3284ae0 .scope module, "dataMem" "DM" 3 85, 11 1 0, S_00000142f32b04f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 32 "data";
    .port_info 3 /INPUT 1 "rden";
    .port_info 4 /INPUT 1 "wren";
    .port_info 5 /OUTPUT 32 "q";
v00000142f32ea400 .array "DataMem", 0 1023, 31 0;
v00000142f32ea540_0 .net "address", 31 0, v00000142f32e9000_0;  alias, 1 drivers
v00000142f32ea680_0 .net "clock", 0 0, L_00000142f3350c60;  1 drivers
v00000142f32e8f60_0 .net "data", 31 0, L_00000142f3351b40;  alias, 1 drivers
v00000142f32ea720_0 .var/i "i", 31 0;
v00000142f32e9aa0_0 .var "q", 31 0;
v00000142f32e9820_0 .net "rden", 0 0, v00000142f32b8740_0;  alias, 1 drivers
v00000142f32e98c0_0 .net "wren", 0 0, v00000142f32b81a0_0;  alias, 1 drivers
E_00000142f32a8040 .event posedge, v00000142f32ea680_0;
S_00000142f3351c20 .scope module, "pc" "programCounter" 3 54, 12 1 0, S_00000142f32b04f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "PCin";
    .port_info 3 /OUTPUT 32 "PCout";
P_00000142f32a7100 .param/l "initialaddr" 0 12 10, +C4<11111111111111111111111111111111>;
v00000142f32e9c80_0 .net "PCin", 31 0, L_00000142f339f120;  alias, 1 drivers
v00000142f32ea7c0_0 .var "PCout", 31 0;
v00000142f32ea860_0 .net "clk", 0 0, L_00000142f3351670;  alias, 1 drivers
v00000142f32ea900_0 .net "rst", 0 0, v00000142f3355890_0;  alias, 1 drivers
    .scope S_00000142f3284950;
T_0 ;
    %wait E_00000142f32a7d00;
    %load/vec4 v00000142f32e9960_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000142f32ea040_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v00000142f32ea360_0;
    %cmpi/e 4, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.6, 4;
    %load/vec4 v00000142f32e9460_0;
    %load/vec4 v00000142f32ead60_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/1 T_0.5, 8;
    %load/vec4 v00000142f32ea360_0;
    %cmpi/e 5, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.7, 4;
    %load/vec4 v00000142f32e9460_0;
    %load/vec4 v00000142f32ead60_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.7;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.5;
    %jmp/1 T_0.4, 8;
    %load/vec4 v00000142f32ea360_0;
    %cmpi/e 2, 0, 6;
    %flag_or 8, 4;
T_0.4;
    %jmp/1 T_0.3, 8;
    %load/vec4 v00000142f32ea360_0;
    %cmpi/e 3, 0, 6;
    %flag_or 8, 4;
T_0.3;
    %flag_get/vec4 8;
    %jmp/1 T_0.2, 8;
    %load/vec4 v00000142f32ea360_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_0.8, 4;
    %load/vec4 v00000142f32ea2c0_0;
    %pushi/vec4 8, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.8;
    %or;
T_0.2;
    %assign/vec4 v00000142f32ea040_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_00000142f3351c20;
T_1 ;
    %wait E_00000142f32aa2c0;
    %load/vec4 v00000142f32ea900_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v00000142f32ea7c0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v00000142f32e9c80_0;
    %assign/vec4 v00000142f32ea7c0_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_00000142f32546a0;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000142f32b78e0_0, 0, 32;
T_2.0 ;
    %load/vec4 v00000142f32b78e0_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v00000142f32b78e0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000142f32b90a0, 0, 4;
    %load/vec4 v00000142f32b78e0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000142f32b78e0_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %pushi/vec4 536936448, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000142f32b90a0, 0, 4;
    %pushi/vec4 537001995, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000142f32b90a0, 0, 4;
    %pushi/vec4 537067527, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000142f32b90a0, 0, 4;
    %pushi/vec4 4274218, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000142f32b90a0, 0, 4;
    %pushi/vec4 336003086, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000142f32b90a0, 0, 4;
    %pushi/vec4 4268064, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000142f32b90a0, 0, 4;
    %pushi/vec4 272450, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000142f32b90a0, 0, 4;
    %pushi/vec4 2359689216, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000142f32b90a0, 0, 4;
    %pushi/vec4 275120136, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000142f32b90a0, 0, 4;
    %pushi/vec4 12791850, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000142f32b90a0, 0, 4;
    %pushi/vec4 281018370, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000142f32b90a0, 0, 4;
    %pushi/vec4 134217742, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000142f32b90a0, 0, 4;
    %pushi/vec4 547553279, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000142f32b90a0, 0, 4;
    %pushi/vec4 134217731, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000142f32b90a0, 0, 4;
    %pushi/vec4 547422209, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000142f32b90a0, 0, 4;
    %pushi/vec4 134217731, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000142f32b90a0, 0, 4;
    %pushi/vec4 344096, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000142f32b90a0, 0, 4;
    %pushi/vec4 134217748, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000142f32b90a0, 0, 4;
    %pushi/vec4 537460735, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000142f32b90a0, 0, 4;
    %pushi/vec4 134217748, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000142f32b90a0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000142f32b90a0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000142f32b90a0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000142f32b90a0, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000142f32b90a0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000142f32b90a0, 0, 4;
    %end;
    .thread T_2;
    .scope S_00000142f3254450;
T_3 ;
    %wait E_00000142f32a8a40;
    %load/vec4 v00000142f32b8ba0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %assign/vec4 v00000142f32b7d40_0, 0;
    %split/vec4 4;
    %assign/vec4 v00000142f32b9500_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000142f32b87e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000142f32b7de0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000142f32b81a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000142f32b89c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000142f32b8740_0, 0;
    %assign/vec4 v00000142f32b8a60_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %store/vec4 v00000142f32b7d40_0, 0, 1;
    %split/vec4 4;
    %store/vec4 v00000142f32b9500_0, 0, 4;
    %split/vec4 1;
    %store/vec4 v00000142f32b87e0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000142f32b7de0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000142f32b81a0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000142f32b89c0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000142f32b8740_0, 0, 1;
    %store/vec4 v00000142f32b8a60_0, 0, 1;
    %load/vec4 v00000142f32b8b00_0;
    %dup/vec4;
    %pushi/vec4 63, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %jmp T_3.16;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000142f32b7d40_0, 0;
    %jmp T_3.16;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000142f32b8a60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000142f32b7de0_0, 0;
    %load/vec4 v00000142f32b7700_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.24, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.28, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %jmp T_3.31;
T_3.17 ;
    %jmp T_3.31;
T_3.18 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000142f32b9500_0, 0;
    %jmp T_3.31;
T_3.19 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000142f32b9500_0, 0;
    %jmp T_3.31;
T_3.20 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v00000142f32b9500_0, 0;
    %jmp T_3.31;
T_3.21 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v00000142f32b9500_0, 0;
    %jmp T_3.31;
T_3.22 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v00000142f32b9500_0, 0;
    %jmp T_3.31;
T_3.23 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v00000142f32b9500_0, 0;
    %jmp T_3.31;
T_3.24 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v00000142f32b9500_0, 0;
    %jmp T_3.31;
T_3.25 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v00000142f32b9500_0, 0;
    %jmp T_3.31;
T_3.26 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v00000142f32b9500_0, 0;
    %jmp T_3.31;
T_3.27 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v00000142f32b9500_0, 0;
    %jmp T_3.31;
T_3.28 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000142f32b87e0_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v00000142f32b9500_0, 0;
    %jmp T_3.31;
T_3.29 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000142f32b87e0_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v00000142f32b9500_0, 0;
    %jmp T_3.31;
T_3.30 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000142f32b9500_0, 0;
    %jmp T_3.31;
T_3.31 ;
    %pop/vec4 1;
    %jmp T_3.16;
T_3.4 ;
    %jmp T_3.16;
T_3.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000142f32b7de0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000142f32b8a60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000142f32b87e0_0, 0;
    %jmp T_3.16;
T_3.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000142f32b7de0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000142f32b8a60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000142f32b87e0_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v00000142f32b9500_0, 0;
    %jmp T_3.16;
T_3.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000142f32b7de0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000142f32b87e0_0, 0;
    %jmp T_3.16;
T_3.8 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v00000142f32b9500_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000142f32b7de0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000142f32b87e0_0, 0;
    %jmp T_3.16;
T_3.9 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v00000142f32b9500_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000142f32b7de0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000142f32b87e0_0, 0;
    %jmp T_3.16;
T_3.10 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v00000142f32b9500_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000142f32b7de0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000142f32b87e0_0, 0;
    %jmp T_3.16;
T_3.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000142f32b8740_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000142f32b7de0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000142f32b87e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000142f32b89c0_0, 0;
    %jmp T_3.16;
T_3.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000142f32b81a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000142f32b87e0_0, 0;
    %jmp T_3.16;
T_3.13 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v00000142f32b9500_0, 0;
    %jmp T_3.16;
T_3.14 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v00000142f32b9500_0, 0;
    %jmp T_3.16;
T_3.16 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_00000142f33169c0;
T_4 ;
    %wait E_00000142f32aa2c0;
    %fork t_1, S_00000142f3316b50;
    %jmp t_0;
    .scope S_00000142f3316b50;
t_1 ;
    %load/vec4 v00000142f32e96e0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000142f32b7a20_0, 0, 32;
T_4.2 ;
    %load/vec4 v00000142f32b7a20_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v00000142f32b7a20_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000142f32e9140, 0, 4;
    %load/vec4 v00000142f32b7a20_0;
    %addi 1, 0, 32;
    %store/vec4 v00000142f32b7a20_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v00000142f32e9fa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v00000142f32e9d20_0;
    %load/vec4 v00000142f32eaae0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000142f32e9140, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000142f32e9140, 0, 4;
T_4.4 ;
T_4.1 ;
    %end;
    .scope S_00000142f33169c0;
t_0 %join;
    %jmp T_4;
    .thread T_4;
    .scope S_00000142f33169c0;
T_5 ;
    %delay 200004, 0;
    %vpi_call 8 43 "$display", "Register file content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000142f32e9dc0_0, 0, 32;
T_5.0 ;
    %load/vec4 v00000142f32e9dc0_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_5.1, 5;
    %load/vec4 v00000142f32e9dc0_0;
    %ix/getv/s 4, v00000142f32e9dc0_0;
    %load/vec4a v00000142f32e9140, 4;
    %ix/getv/s 4, v00000142f32e9dc0_0;
    %load/vec4a v00000142f32e9140, 4;
    %vpi_call 8 45 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v00000142f32e9dc0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000142f32e9dc0_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_00000142f323dd70;
T_6 ;
    %wait E_00000142f32a6ec0;
    %load/vec4 v00000142f32e91e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v00000142f32e9000_0, 0;
    %jmp T_6.11;
T_6.0 ;
    %load/vec4 v00000142f32e9780_0;
    %load/vec4 v00000142f32e9f00_0;
    %add;
    %assign/vec4 v00000142f32e9000_0, 0;
    %jmp T_6.11;
T_6.1 ;
    %load/vec4 v00000142f32e9780_0;
    %load/vec4 v00000142f32e9f00_0;
    %sub;
    %assign/vec4 v00000142f32e9000_0, 0;
    %jmp T_6.11;
T_6.2 ;
    %load/vec4 v00000142f32e9780_0;
    %load/vec4 v00000142f32e9f00_0;
    %and;
    %assign/vec4 v00000142f32e9000_0, 0;
    %jmp T_6.11;
T_6.3 ;
    %load/vec4 v00000142f32e9780_0;
    %load/vec4 v00000142f32e9f00_0;
    %or;
    %assign/vec4 v00000142f32e9000_0, 0;
    %jmp T_6.11;
T_6.4 ;
    %load/vec4 v00000142f32e9780_0;
    %load/vec4 v00000142f32e9f00_0;
    %xor;
    %assign/vec4 v00000142f32e9000_0, 0;
    %jmp T_6.11;
T_6.5 ;
    %load/vec4 v00000142f32e9780_0;
    %load/vec4 v00000142f32e9f00_0;
    %or;
    %inv;
    %assign/vec4 v00000142f32e9000_0, 0;
    %jmp T_6.11;
T_6.6 ;
    %load/vec4 v00000142f32e9780_0;
    %load/vec4 v00000142f32e9f00_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.13, 8;
T_6.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.13, 8;
 ; End of false expr.
    %blend;
T_6.13;
    %assign/vec4 v00000142f32e9000_0, 0;
    %jmp T_6.11;
T_6.7 ;
    %load/vec4 v00000142f32e9f00_0;
    %load/vec4 v00000142f32e9780_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.15, 8;
T_6.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.15, 8;
 ; End of false expr.
    %blend;
T_6.15;
    %assign/vec4 v00000142f32e9000_0, 0;
    %jmp T_6.11;
T_6.8 ;
    %load/vec4 v00000142f32e9780_0;
    %ix/getv 4, v00000142f32e9f00_0;
    %shiftl 4;
    %assign/vec4 v00000142f32e9000_0, 0;
    %jmp T_6.11;
T_6.9 ;
    %load/vec4 v00000142f32e9780_0;
    %ix/getv 4, v00000142f32e9f00_0;
    %shiftr 4;
    %assign/vec4 v00000142f32e9000_0, 0;
    %jmp T_6.11;
T_6.11 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_00000142f3284ae0;
T_7 ;
    %wait E_00000142f32a8040;
    %load/vec4 v00000142f32e9820_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v00000142f32ea540_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v00000142f32ea400, 4;
    %assign/vec4 v00000142f32e9aa0_0, 0;
T_7.0 ;
    %load/vec4 v00000142f32e98c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v00000142f32e8f60_0;
    %ix/getv 3, v00000142f32ea540_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000142f32ea400, 0, 4;
T_7.2 ;
    %jmp T_7;
    .thread T_7;
    .scope S_00000142f3284ae0;
T_8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000142f32ea720_0, 0, 32;
T_8.0 ;
    %load/vec4 v00000142f32ea720_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_8.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v00000142f32ea720_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000142f32ea400, 0, 4;
    %load/vec4 v00000142f32ea720_0;
    %addi 1, 0, 32;
    %store/vec4 v00000142f32ea720_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %pushi/vec4 1, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000142f32ea400, 0, 4;
    %pushi/vec4 4, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000142f32ea400, 0, 4;
    %pushi/vec4 5, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000142f32ea400, 0, 4;
    %pushi/vec4 7, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000142f32ea400, 0, 4;
    %pushi/vec4 9, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000142f32ea400, 0, 4;
    %pushi/vec4 12, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000142f32ea400, 0, 4;
    %pushi/vec4 15, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000142f32ea400, 0, 4;
    %pushi/vec4 17, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000142f32ea400, 0, 4;
    %pushi/vec4 20, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000142f32ea400, 0, 4;
    %pushi/vec4 21, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000142f32ea400, 0, 4;
    %pushi/vec4 30, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000142f32ea400, 0, 4;
    %pushi/vec4 11, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000142f32ea400, 0, 4;
    %end;
    .thread T_8;
    .scope S_00000142f3284ae0;
T_9 ;
    %delay 200004, 0;
    %vpi_call 11 44 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000142f32ea720_0, 0, 32;
T_9.0 ;
    %load/vec4 v00000142f32ea720_0;
    %cmpi/s 50, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_9.1, 5;
    %ix/getv/s 4, v00000142f32ea720_0;
    %load/vec4a v00000142f32ea400, 4;
    %vpi_call 11 46 "$display", "Mem[%d] = %d", &PV<v00000142f32ea720_0, 0, 6>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v00000142f32ea720_0;
    %addi 1, 0, 32;
    %store/vec4 v00000142f32ea720_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_00000142f32b04f0;
T_10 ;
    %wait E_00000142f32aa2c0;
    %load/vec4 v00000142f3355430_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000142f3355c50_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v00000142f3355c50_0;
    %addi 1, 0, 32;
    %assign/vec4 v00000142f3355c50_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_00000142f32b01d0;
T_11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000142f3354d50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000142f3355890_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_00000142f32b01d0;
T_12 ;
    %delay 1, 0;
    %load/vec4 v00000142f3354d50_0;
    %inv;
    %assign/vec4 v00000142f3354d50_0, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_00000142f32b01d0;
T_13 ;
    %vpi_call 2 39 "$dumpfile", "./BinarySearch/SingleCycle_WaveForm.vcd" {0 0 0};
    %vpi_call 2 40 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000142f3355890_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000142f3355890_0, 0, 1;
    %delay 200001, 0;
    %vpi_call 2 53 "$display", "Number of cycles consumed: %d", v00000142f3354170_0 {0 0 0};
    %vpi_call 2 54 "$finish" {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "../singlecycle/SiliCore_Qualifying_code/SingleCycle_sim.v";
    "../singlecycle/SiliCore_Qualifying_code//SC_CPU.v";
    "../singlecycle/SiliCore_Qualifying_code//opcodes.txt";
    "../singlecycle/SiliCore_Qualifying_code//mux2x1.v";
    "../singlecycle/SiliCore_Qualifying_code//controlUnit.v";
    "../singlecycle/SiliCore_Qualifying_code//IM.v";
    "../singlecycle/SiliCore_Qualifying_code//registerFile.v";
    "../singlecycle/SiliCore_Qualifying_code//ALU.v";
    "../singlecycle/SiliCore_Qualifying_code//BranchController.v";
    "../singlecycle/SiliCore_Qualifying_code//DM.v";
    "../singlecycle/SiliCore_Qualifying_code//programCounter.v";
