

        *** GPGPU-Sim Simulator Version 4.0.0  [build gpgpu-sim_git-commit-90ec3399763d7c8512cfe7dc193473086c38ca38_modified_4.0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim PTX: overriding embedded ptx with ptx file (PTX_SIM_USE_PTX_FILE is set)
GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   70 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int      4,13,4,5,145,21 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                  100 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int          2,2,2,2,8,4 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            2,2,2,2,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp          4,4,4,4,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           2 # Interconnection network mode
-inter_config_file                   mesh # Interconnection network config file
-icnt_in_buffer_limit                  512 # in_buffer_limit
-icnt_out_buffer_limit                  512 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   70 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              2048:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:4:128:256,L:R:m:N:L,T:512:8,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:8,L:R:f:N:L,S:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:64:128:16,L:R:f:N:L,S:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     S:1:128:256,L:L:s:N:L,A:256:8,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_banks                         4 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      20 # L1 Hit Latency
-gpgpu_smem_latency                    20 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                65536 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      80 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                65536 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                   98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_adaptive_cache_config                    1 # adaptive_cache_config
-gpgpu_shmem_sizeDefault                98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    1 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    0 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    8 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   60 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    4 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,4,4,4,4,4,4,4,4,4,8,4,4 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    1 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     4 # Number of DP units (default=0)
-gpgpu_num_int_units                    4 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    4 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    4 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    1 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    4 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    2 # the number ports of the register file
-specialized_unit_1         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:32:128:24,L:B:m:L:P,A:192:4,32:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           32 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  192 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                   16 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    2 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    2 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=1:RRD=3:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=2:CDLR=3:WR=10:nbkgrp=4:CCDL=2:RTPL=3 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  160 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-dram_dual_bus_interface                    1 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCB.CCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    2 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-gpuwattch_xml_file         gpuwattch.xml # GPUWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    7 # Major compute capability version number
-gpgpu_compute_capability_minor                    0 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1132.0:1132.0:1132.0:850.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size a4114730f9c6150f44f0964d691453f7  /home/serkan/gcn/cuda/cudaDataLoader.o
Extracting PTX file and ptxas options    1: cudaDataLoader.1.sm_61.ptx -arch=sm_61
Extracting PTX file and ptxas options    2: cudaDataLoader.2.sm_61.ptx -arch=sm_61
Extracting PTX file and ptxas options    3: cudaDataLoader.3.sm_61.ptx -arch=sm_61
Extracting PTX file and ptxas options    4: cudaDataLoader.4.sm_61.ptx -arch=sm_61
Extracting PTX file and ptxas options    5: cudaDataLoader.5.sm_61.ptx -arch=sm_61
Extracting PTX file and ptxas options    6: cudaDataLoader.6.sm_61.ptx -arch=sm_61
Extracting PTX file and ptxas options    7: cudaDataLoader.7.sm_61.ptx -arch=sm_61
Extracting PTX file and ptxas options    8: cudaDataLoader.8.sm_61.ptx -arch=sm_61
Extracting PTX file and ptxas options    9: cudaDataLoader.9.sm_61.ptx -arch=sm_61
Extracting PTX file and ptxas options   10: cudaDataLoader.10.sm_61.ptx -arch=sm_61
Extracting PTX file and ptxas options   11: cudaDataLoader.11.sm_61.ptx -arch=sm_61
Extracting PTX file and ptxas options   12: cudaDataLoader.12.sm_61.ptx -arch=sm_61
Extracting PTX file and ptxas options   13: cudaDataLoader.13.sm_50.ptx -arch=sm_50

-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                 5000 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     1 # column to column delay
RRD                                     3 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    3 # switching from write to read (changes tWTR)
WR                                     10 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      2 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    2 # column to column delay between accesses to different bank groups
RTPL                                    3 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 64
addr_dec_mask[CHIP]  = 0000000000001f00 	high:13 low:8
addr_dec_mask[BK]    = 00000000000e2000 	high:20 low:13
addr_dec_mask[ROW]   = 00000001fff00000 	high:33 low:20
addr_dec_mask[COL]   = 000000000001c0ff 	high:17 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000002000
GPGPU-Sim uArch: clock freqs: 1132000000.000000:1132000000.000000:1132000000.000000:850000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000088339222615:0.00000000088339222615:0.00000000088339222615:0.00000000117647058824
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: performance model initialization complete.
self exe links to: /home/serkan/gcn/cuda/cudaDataLoader.o
self exe links to: /home/serkan/gcn/cuda/cudaDataLoader.o
8.0
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /home/serkan/gcn/cuda/cudaDataLoader.o
Running md5sum using "md5sum /home/serkan/gcn/cuda/cudaDataLoader.o "
self exe links to: /home/serkan/gcn/cuda/cudaDataLoader.o
Extracting specific PTX file named cudaDataLoader.1.sm_61.ptx 
Extracting specific PTX file named cudaDataLoader.2.sm_61.ptx 
Extracting specific PTX file named cudaDataLoader.3.sm_61.ptx 
Extracting specific PTX file named cudaDataLoader.4.sm_61.ptx 
Extracting specific PTX file named cudaDataLoader.5.sm_61.ptx 
Extracting specific PTX file named cudaDataLoader.6.sm_61.ptx 
Extracting specific PTX file named cudaDataLoader.7.sm_61.ptx 
Extracting specific PTX file named cudaDataLoader.8.sm_61.ptx 
Extracting specific PTX file named cudaDataLoader.9.sm_61.ptx 
Extracting specific PTX file named cudaDataLoader.10.sm_61.ptx 
Extracting specific PTX file named cudaDataLoader.11.sm_61.ptx 
Extracting specific PTX file named cudaDataLoader.12.sm_61.ptx 
Extracting specific PTX file named cudaDataLoader.13.sm_50.ptx 
Extracting specific PTX filExtracting PTX file and ptxas options   14: cudaDataLoader.14.sm_50.ptx -arch=sm_50
Extracting PTX file and ptxas options   15: cudaDataLoader.15.sm_50.ptx -arch=sm_50
Extracting PTX file and ptxas options   16: cudaDataLoader.16.sm_50.ptx -arch=sm_50
Extracting PTX file and ptxas options   17: cudaDataLoader.17.sm_50.ptx -arch=sm_50
Extracting PTX file and ptxas options   18: cudaDataLoader.18.sm_35.ptx -arch=sm_35
Extracting PTX file and ptxas options   19: cudaDataLoader.19.sm_50.ptx -arch=sm_50
Extracting PTX file and ptxas options   20: cudaDataLoader.20.sm_50.ptx -arch=sm_50
Extracting PTX file and ptxas options   21: cudaDataLoader.21.sm_30.ptx -arch=sm_30
Extracting PTX file and ptxas options   22: cudaDataLoader.22.sm_50.ptx -arch=sm_50
Extracting PTX file and ptxas options   23: cudaDataLoader.23.sm_50.ptx -arch=sm_50
e named cudaDataLoader.14.sm_50.ptx 
Extracting specific PTX file named cudaDataLoader.15.sm_50.ptx 
Extracting specific PTX file named cudaDataLoader.16.sm_50.ptx 
Extracting specific PTX file named cudaDataLoader.17.sm_50.ptx 
Extracting specific PTX file named cudaDataLoader.18.sm_35.ptx 
Extracting specific PTX file named cudaDataLoader.19.sm_50.ptx 
Extracting specific PTX file named cudaDataLoader.20.sm_50.ptx 
Extracting specific PTX file named cudaDataLoader.21.sm_30.ptx 
Extracting specific PTX file named cudaDataLoader.22.sm_50.ptx 
Extracting specific PTX file named cudaDataLoader.23.sm_50.ptx 
GPGPU-Sim PTX: __cudaRegisterFunction _Z15initIdentityGPUPPfii : hostFun 0x0x404293, fat_cubin_handle = 1
GPGPU-Sim PTX: Parsing cudaDataLoader.21.sm_30.ptx
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file cudaDataLoader.21.sm_30.ptx
GPGPU-Sim PTX: Parsing cudaDataLoader.18.sm_35.ptx
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file cudaDataLoader.18.sm_35.ptx
GPGPU-Sim PTX: Parsing cudaDataLoader.13.sm_50.ptx
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file cudaDataLoader.13.sm_50.ptx
GPGPU-Sim PTX: Parsing cudaDataLoader.14.sm_50.ptx
GPGPU-Sim PTX: allocating global region for "cublasSgemmTexA" from 0x100 to 0x104 (global memory space)
GPGPU-Sim PTX: allocating global region for "cublasSgemmTexB" from 0x104 to 0x108 (global memory space)
GPGPU-Sim PTX: allocating shared region for "_Z23gemm_kernel1x1_tex_coreIfLb1ELb0ELb0ELb0ELb0EEvPT_iiiiiiiiS1_S1_S0_S0_i$__cuda_local_var_25580_36_non_const_Bb" from 0x0 to 0x440 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_Z23gemm_kernel1x1_tex_coreIfLb1ELb0ELb0ELb0ELb0EEvPT_iiiiiiiiS1_S1_S0_S0_i$__cuda_local_var_25581_36_non_const_Abs" from 0x480 to 0x8c0 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z23gemm_kernel1x1_tex_coreIfLb1ELb0ELb0ELb0ELb0EEvPT_iiiiiiiiS1_S1_S0_S0_i'...   done.
GPGPU-Sim PTX: allocating shared region for "_Z23gemm_kernel1x1_tex_coreIfLb1ELb0ELb0ELb0ELb1EEvPT_iiiiiiiiS1_S1_S0_S0_i$__cuda_local_var_25580_36_non_const_Bb" from 0x0 to 0x440 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_Z23gemm_kernel1x1_tex_coreIfLb1ELb0ELb0ELb0ELb1EEvPT_iiiiiiiiS1_S1_S0_S0_i$__cuda_local_var_25581_36_non_const_Abs" from 0x480 to 0x8c0 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z23gemm_kernel1x1_tex_coreIfLb1ELb0ELb0ELb0ELb1EEvPT_iiiiiiiiS1_S1_S0_S0_i'...   done.
GPGPU-Sim PTX: allocating shared region for "_Z23gemm_kernel1x1_tex_coreIfLb1ELb0ELb0ELb1ELb0EEvPT_iiiiiiiiS1_S1_S0_S0_i$__cuda_local_var_25580_36_non_const_Bb" from 0x0 to 0x440 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_Z23gemm_kernel1x1_tex_coreIfLb1ELb0ELb0ELb1ELb0EEvPT_iiiiiiiiS1_S1_S0_S0_i$__cuda_local_var_25581_36_non_const_Abs" from 0x480 to 0x8c0 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z23gemm_kernel1x1_tex_coreIfLb1ELb0ELb0ELb1ELb0EEvPT_iiiiiiiiS1_S1_S0_S0_i'...   done.
GPGPU-Sim PTX: allocating shared region for "_Z23gemm_kernel1x1_tex_coreIfLb1ELb0ELb0ELb1ELb1EEvPT_iiiiiiiiS1_S1_S0_S0_i$__cuda_local_var_25580_36_non_const_Bb" from 0x0 to 0x440 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_Z23gemm_kernel1x1_tex_coreIfLb1ELb0ELb0ELb1ELb1EEvPT_iiiiiiiiS1_S1_S0_S0_i$__cuda_local_var_25581_36_non_const_Abs" from 0x480 to 0x8c0 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z23gemm_kernel1x1_tex_coreIfLb1ELb0ELb0ELb1ELb1EEvPT_iiiiiiiiS1_S1_S0_S0_i'...   done.
GPGPU-Sim PTX: allocating shared region for "_Z23gemm_kernel1x1_tex_coreIfLb0ELb0ELb0ELb0ELb0EEvPT_iiiiiiiiS1_S1_S0_S0_i$__cuda_local_var_25580_36_non_const_Bb" from 0x0 to 0x440 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_Z23gemm_kernel1x1_tex_coreIfLb0ELb0ELb0ELb0ELb0EEvPT_iiiiiiiiS1_S1_S0_S0_i$__cuda_local_var_25581_36_non_const_Abs" from 0x480 to 0x8c0 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z23gemm_kernel1x1_tex_coreIfLb0ELb0ELb0ELb0ELb0EEvPT_iiiiiiiiS1_S1_S0_S0_i'...   done.
GPGPU-Sim PTX: allocating shared region for "_Z23gemm_kernel1x1_tex_coreIfLb0ELb0ELb0ELb0ELb1EEvPT_iiiiiiiiS1_S1_S0_S0_i$__cuda_local_var_25580_36_non_const_Bb" from 0x0 to 0x440 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_Z23gemm_kernel1x1_tex_coreIfLb0ELb0ELb0ELb0ELb1EEvPT_iiiiiiiiS1_S1_S0_S0_i$__cuda_local_var_25581_36_non_const_Abs" from 0x480 to 0x8c0 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z23gemm_kernel1x1_tex_coreIfLb0ELb0ELb0ELb0ELb1EEvPT_iiiiiiiiS1_S1_S0_S0_i'...   done.
GPGPU-Sim PTX: allocating shared region for "_Z23gemm_kernel1x1_tex_coreIfLb0ELb0ELb0ELb1ELb0EEvPT_iiiiiiiiS1_S1_S0_S0_i$__cuda_local_var_25580_36_non_const_Bb" from 0x0 to 0x440 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_Z23gemm_kernel1x1_tex_coreIfLb0ELb0ELb0ELb1ELb0EEvPT_iiiiiiiiS1_S1_S0_S0_i$__cuda_local_var_25581_36_non_const_Abs" from 0x480 to 0x8c0 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z23gemm_kernel1x1_tex_coreIfLb0ELb0ELb0ELb1ELb0EEvPT_iiiiiiiiS1_S1_S0_S0_i'...   done.
GPGPU-Sim PTX: allocating shared region for "_Z23gemm_kernel1x1_tex_coreIfLb0ELb0ELb0ELb1ELb1EEvPT_iiiiiiiiS1_S1_S0_S0_i$__cuda_local_var_25580_36_non_const_Bb" from 0x0 to 0x440 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_Z23gemm_kernel1x1_tex_coreIfLb0ELb0ELb0ELb1ELb1EEvPT_iiiiiiiiS1_S1_S0_S0_i$__cuda_local_var_25581_36_non_const_Abs" from 0x480 to 0x8c0 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z23gemm_kernel1x1_tex_coreIfLb0ELb0ELb0ELb1ELb1EEvPT_iiiiiiiiS1_S1_S0_S0_i'...   done.
GPGPU-Sim PTX: allocating shared region for "_Z19gemm_kernel1x1_coreIfLb1ELb0ELb0ELb0ELb0EEvPT_PKS0_S3_iiiiiiS1_S1_S0_S0_i$__cuda_local_var_24205_36_non_const_Bb" from 0x0 to 0x440 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_Z19gemm_kernel1x1_coreIfLb1ELb0ELb0ELb0ELb0EEvPT_PKS0_S3_iiiiiiS1_S1_S0_S0_i$__cuda_local_var_24206_36_non_const_Abs" from 0x480 to 0x8c0 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z19gemm_kernel1x1_coreIfLb1ELb0ELb0ELb0ELb0EEvPT_PKS0_S3_iiiiiiS1_S1_S0_S0_i'...   done.
GPGPU-Sim PTX: allocating shared region for "_Z19gemm_kernel1x1_coreIfLb1ELb0ELb0ELb0ELb1EEvPT_PKS0_S3_iiiiiiS1_S1_S0_S0_i$__cuda_local_var_24205_36_non_const_Bb" from 0x0 to 0x440 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_Z19gemm_kernel1x1_coreIfLb1ELb0ELb0ELb0ELb1EEvPT_PKS0_S3_iiiiiiS1_S1_S0_S0_i$__cuda_local_var_24206_36_non_const_Abs" from 0x480 to 0x8c0 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z19gemm_kernel1x1_coreIfLb1ELb0ELb0ELb0ELb1EEvPT_PKS0_S3_iiiiiiS1_S1_S0_S0_i'...   done.
GPGPU-Sim PTX: allocating shared region for "_Z19gemm_kernel1x1_coreIfLb1ELb0ELb0ELb1ELb0EEvPT_PKS0_S3_iiiiiiS1_S1_S0_S0_i$__cuda_local_var_24205_36_non_const_Bb" from 0x0 to 0x440 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_Z19gemm_kernel1x1_coreIfLb1ELb0ELb0ELb1ELb0EEvPT_PKS0_S3_iiiiiiS1_S1_S0_S0_i$__cuda_local_var_24206_36_non_const_Abs" from 0x480 to 0x8c0 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z19gemm_kernel1x1_coreIfLb1ELb0ELb0ELb1ELb0EEvPT_PKS0_S3_iiiiiiS1_S1_S0_S0_i'...   done.
GPGPU-Sim PTX: allocating shared region for "_Z19gemm_kernel1x1_coreIfLb1ELb0ELb0ELb1ELb1EEvPT_PKS0_S3_iiiiiiS1_S1_S0_S0_i$__cuda_local_var_24205_36_non_const_Bb" from 0x0 to 0x440 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_Z19gemm_kernel1x1_coreIfLb1ELb0ELb0ELb1ELb1EEvPT_PKS0_S3_iiiiiiS1_S1_S0_S0_i$__cuda_local_var_24206_36_non_const_Abs" from 0x480 to 0x8c0 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z19gemm_kernel1x1_coreIfLb1ELb0ELb0ELb1ELb1EEvPT_PKS0_S3_iiiiiiS1_S1_S0_S0_i'...   done.
GPGPU-Sim PTX: allocating shared region for "_Z19gemm_kernel1x1_coreIfLb0ELb0ELb0ELb0ELb0EEvPT_PKS0_S3_iiiiiiS1_S1_S0_S0_i$__cuda_local_var_24205_36_non_const_Bb" from 0x0 to 0x440 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_Z19gemm_kernel1x1_coreIfLb0ELb0ELb0ELb0ELb0EEvPT_PKS0_S3_iiiiiiS1_S1_S0_S0_i$__cuda_local_var_24206_36_non_const_Abs" from 0x480 to 0x8c0 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z19gemm_kernel1x1_coreIfLb0ELb0ELb0ELb0ELb0EEvPT_PKS0_S3_iiiiiiS1_S1_S0_S0_i'...   done.
GPGPU-Sim PTX: allocating shared region for "_Z19gemm_kernel1x1_coreIfLb0ELb0ELb0ELb0ELb1EEvPT_PKS0_S3_iiiiiiS1_S1_S0_S0_i$__cuda_local_var_24205_36_non_const_Bb" from 0x0 to 0x440 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_Z19gemm_kernel1x1_coreIfLb0ELb0ELb0ELb0ELb1EEvPT_PKS0_S3_iiiiiiS1_S1_S0_S0_i$__cuda_local_var_24206_36_non_const_Abs" from 0x480 to 0x8c0 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z19gemm_kernel1x1_coreIfLb0ELb0ELb0ELb0ELb1EEvPT_PKS0_S3_iiiiiiS1_S1_S0_S0_i'...   done.
GPGPU-Sim PTX: allocating shared region for "_Z19gemm_kernel1x1_coreIfLb0ELb0ELb0ELb1ELb0EEvPT_PKS0_S3_iiiiiiS1_S1_S0_S0_i$__cuda_local_var_24205_36_non_const_Bb" from 0x0 to 0x440 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_Z19gemm_kernel1x1_coreIfLb0ELb0ELb0ELb1ELb0EEvPT_PKS0_S3_iiiiiiS1_S1_S0_S0_i$__cuda_local_var_24206_36_non_const_Abs" from 0x480 to 0x8c0 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z19gemm_kernel1x1_coreIfLb0ELb0ELb0ELb1ELb0EEvPT_PKS0_S3_iiiiiiS1_S1_S0_S0_i'...   done.
GPGPU-Sim PTX: allocating shared region for "_Z19gemm_kernel1x1_coreIfLb0ELb0ELb0ELb1ELb1EEvPT_PKS0_S3_iiiiiiS1_S1_S0_S0_i$__cuda_local_var_24205_36_non_const_Bb" from 0x0 to 0x440 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_Z19gemm_kernel1x1_coreIfLb0ELb0ELb0ELb1ELb1EEvPT_PKS0_S3_iiiiiiS1_S1_S0_S0_i$__cuda_local_var_24206_36_non_const_Abs" from 0x480 to 0x8c0 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z19gemm_kernel1x1_coreIfLb0ELb0ELb0ELb1ELb1EEvPT_PKS0_S3_iiiiiiS1_S1_S0_S0_i'...   done.
GPGPU-Sim PTX: allocating shared region for "_Z19gemm_kernel2x1_coreIfLb1ELb0ELb0ELb0ELb0EEvPT_PKS0_S3_iiiiiiS1_S1_S0_S0_i$__cuda_local_var_24729_36_non_const_Bb" from 0x0 to 0x840 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_Z19gemm_kernel2x1_coreIfLb1ELb0ELb0ELb0ELb0EEvPT_PKS0_S3_iiiiiiS1_S1_S0_S0_i$__cuda_local_var_24730_36_non_const_Abs" from 0x880 to 0x1100 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z19gemm_kernel2x1_coreIfLb1ELb0ELb0ELb0ELb0EEvPT_PKS0_S3_iiiiiiS1_S1_S0_S0_i'...   done.
GPGPU-Sim PTX: allocating shared region for "_Z19gemm_kernel2x1_coreIfLb1ELb0ELb0ELb0ELb1EEvPT_PKS0_S3_iiiiiiS1_S1_S0_S0_i$__cuda_local_var_24729_36_non_const_Bb" from 0x0 to 0x840 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_Z19gemm_kernel2x1_coreIfLb1ELb0ELb0ELb0ELb1EEvPT_PKS0_S3_iiiiiiS1_S1_S0_S0_i$__cuda_local_var_24730_36_non_const_Abs" from 0x880 to 0x1100 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z19gemm_kernel2x1_coreIfLb1ELb0ELb0ELb0ELb1EEvPT_PKS0_S3_iiiiiiS1_S1_S0_S0_i'...   done.
GPGPU-Sim PTX: allocating shared region for "_Z19gemm_kernel2x1_coreIfLb1ELb0ELb0ELb1ELb0EEvPT_PKS0_S3_iiiiiiS1_S1_S0_S0_i$__cuda_local_var_24729_36_non_const_Bb" from 0x0 to 0x840 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_Z19gemm_kernel2x1_coreIfLb1ELb0ELb0ELb1ELb0EEvPT_PKS0_S3_iiiiiiS1_S1_S0_S0_i$__cuda_local_var_24730_36_non_const_Abs" from 0x880 to 0x1100 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z19gemm_kernel2x1_coreIfLb1ELb0ELb0ELb1ELb0EEvPT_PKS0_S3_iiiiiiS1_S1_S0_S0_i'...   done.
GPGPU-Sim PTX: allocating shared region for "_Z19gemm_kernel2x1_coreIfLb1ELb0ELb0ELb1ELb1EEvPT_PKS0_S3_iiiiiiS1_S1_S0_S0_i$__cuda_local_var_24729_36_non_const_Bb" from 0x0 to 0x840 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_Z19gemm_kernel2x1_coreIfLb1ELb0ELb0ELb1ELb1EEvPT_PKS0_S3_iiiiiiS1_S1_S0_S0_i$__cuda_local_var_24730_36_non_const_Abs" from 0x880 to 0x1100 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z19gemm_kernel2x1_coreIfLb1ELb0ELb0ELb1ELb1EEvPT_PKS0_S3_iiiiiiS1_S1_S0_S0_i'...   done.
GPGPU-Sim PTX: allocating shared region for "_Z19gemm_kernel2x1_coreIfLb0ELb0ELb0ELb0ELb0EEvPT_PKS0_S3_iiiiiiS1_S1_S0_S0_i$__cuda_local_var_24729_36_non_const_Bb" from 0x0 to 0x840 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_Z19gemm_kernel2x1_coreIfLb0ELb0ELb0ELb0ELb0EEvPT_PKS0_S3_iiiiiiS1_S1_S0_S0_i$__cuda_local_var_24730_36_non_const_Abs" from 0x880 to 0x1100 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z19gemm_kernel2x1_coreIfLb0ELb0ELb0ELb0ELb0EEvPT_PKS0_S3_iiiiiiS1_S1_S0_S0_i'...   done.
GPGPU-Sim PTX: allocating shared region for "_Z19gemm_kernel2x1_coreIfLb0ELb0ELb0ELb0ELb1EEvPT_PKS0_S3_iiiiiiS1_S1_S0_S0_i$__cuda_local_var_24729_36_non_const_Bb" from 0x0 to 0x840 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_Z19gemm_kernel2x1_coreIfLb0ELb0ELb0ELb0ELb1EEvPT_PKS0_S3_iiiiiiS1_S1_S0_S0_i$__cuda_local_var_24730_36_non_const_Abs" from 0x880 to 0x1100 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z19gemm_kernel2x1_coreIfLb0ELb0ELb0ELb0ELb1EEvPT_PKS0_S3_iiiiiiS1_S1_S0_S0_i'...   done.
GPGPU-Sim PTX: allocating shared region for "_Z19gemm_kernel2x1_coreIfLb0ELb0ELb0ELb1ELb0EEvPT_PKS0_S3_iiiiiiS1_S1_S0_S0_i$__cuda_local_var_24729_36_non_const_Bb" from 0x0 to 0x840 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_Z19gemm_kernel2x1_coreIfLb0ELb0ELb0ELb1ELb0EEvPT_PKS0_S3_iiiiiiS1_S1_S0_S0_i$__cuda_local_var_24730_36_non_const_Abs" from 0x880 to 0x1100 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z19gemm_kernel2x1_coreIfLb0ELb0ELb0ELb1ELb0EEvPT_PKS0_S3_iiiiiiS1_S1_S0_S0_i'...   done.
GPGPU-Sim PTX: allocating shared region for "_Z19gemm_kernel2x1_coreIfLb0ELb0ELb0ELb1ELb1EEvPT_PKS0_S3_iiiiiiS1_S1_S0_S0_i$__cuda_local_var_24729_36_non_const_Bb" from 0x0 to 0x840 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_Z19gemm_kernel2x1_coreIfLb0ELb0ELb0ELb1ELb1EEvPT_PKS0_S3_iiiiiiS1_S1_S0_S0_i$__cuda_local_var_24730_36_non_const_Abs" from 0x880 to 0x1100 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z19gemm_kernel2x1_coreIfLb0ELb0ELb0ELb1ELb1EEvPT_PKS0_S3_iiiiiiS1_S1_S0_S0_i'...   done.
GPGPU-Sim PTX: allocating shared region for "_Z13gemmk1_kernelIfLi256ELi5ELb0ELb0ELb0ELb0EEv18cublasGemmk1ParamsIT_EPKS1_S4_PS1_$__cuda_local_var_24913_36_non_const_Ai" from 0x0 to 0x88 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_Z13gemmk1_kernelIfLi256ELi5ELb0ELb0ELb0ELb0EEv18cublasGemmk1ParamsIT_EPKS1_S4_PS1_$__cuda_local_var_24914_36_non_const_Bj" from 0x100 to 0x188 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z13gemmk1_kernelIfLi256ELi5ELb0ELb0ELb0ELb0EEv18cublasGemmk1ParamsIT_EPKS1_S4_PS1_'...   done.
GPGPU-Sim PTX: allocating shared region for "_Z13gemmk1_kernelIfLi256ELi5ELb0ELb0ELb1ELb0EEv18cublasGemmk1ParamsIT_EPKS1_S4_PS1_$__cuda_local_var_24913_36_non_const_Ai" from 0x0 to 0x88 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_Z13gemmk1_kernelIfLi256ELi5ELb0ELb0ELb1ELb0EEv18cublasGemmk1ParamsIT_EPKS1_S4_PS1_$__cuda_local_var_24914_36_non_const_Bj" from 0x100 to 0x188 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z13gemmk1_kernelIfLi256ELi5ELb0ELb0ELb1ELb0EEv18cublasGemmk1ParamsIT_EPKS1_S4_PS1_'...   done.
GPGPU-Sim PTX: allocating shared region for "_Z13gemmk1_kernelIfLi256ELi5ELb0ELb0ELb1ELb1EEv18cublasGemmk1ParamsIT_EPKS1_S4_PS1_$__cuda_local_var_24913_36_non_const_Ai" from 0x0 to 0x88 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_Z13gemmk1_kernelIfLi256ELi5ELb0ELb0ELb1ELb1EEv18cublasGemmk1ParamsIT_EPKS1_S4_PS1_$__cuda_local_var_24914_36_non_const_Bj" from 0x100 to 0x188 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z13gemmk1_kernelIfLi256ELi5ELb0ELb0ELb1ELb1EEv18cublasGemmk1ParamsIT_EPKS1_S4_PS1_'...   done.
GPGPU-Sim PTX: allocating shared region for "_Z13gemmk1_kernelIfLi256ELi5ELb1ELb0ELb0ELb0EEv18cublasGemmk1ParamsIT_EPKS1_S4_PS1_$__cuda_local_var_24913_36_non_const_Ai" from 0x0 to 0x88 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_Z13gemmk1_kernelIfLi256ELi5ELb1ELb0ELb0ELb0EEv18cublasGemmk1ParamsIT_EPKS1_S4_PS1_$__cuda_local_var_24914_36_non_const_Bj" from 0x100 to 0x188 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z13gemmk1_kernelIfLi256ELi5ELb1ELb0ELb0ELb0EEv18cublasGemmk1ParamsIT_EPKS1_S4_PS1_'...   done.
GPGPU-Sim PTX: allocating shared region for "_Z13gemmk1_kernelIfLi256ELi5ELb1ELb0ELb1ELb0EEv18cublasGemmk1ParamsIT_EPKS1_S4_PS1_$__cuda_local_var_24913_36_non_const_Ai" from 0x0 to 0x88 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_Z13gemmk1_kernelIfLi256ELi5ELb1ELb0ELb1ELb0EEv18cublasGemmk1ParamsIT_EPKS1_S4_PS1_$__cuda_local_var_24914_36_non_const_Bj" from 0x100 to 0x188 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z13gemmk1_kernelIfLi256ELi5ELb1ELb0ELb1ELb0EEv18cublasGemmk1ParamsIT_EPKS1_S4_PS1_'...   done.
GPGPU-Sim PTX: allocating shared region for "_Z13gemmk1_kernelIfLi256ELi5ELb1ELb0ELb1ELb1EEv18cublasGemmk1ParamsIT_EPKS1_S4_PS1_$__cuda_local_var_24913_36_non_const_Ai" from 0x0 to 0x88 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_Z13gemmk1_kernelIfLi256ELi5ELb1ELb0ELb1ELb1EEv18cublasGemmk1ParamsIT_EPKS1_S4_PS1_$__cuda_local_var_24914_36_non_const_Bj" from 0x100 to 0x188 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z13gemmk1_kernelIfLi256ELi5ELb1ELb0ELb1ELb1EEv18cublasGemmk1ParamsIT_EPKS1_S4_PS1_'...   done.
GPGPU-Sim PTX: allocating shared region for "_Z13gemmk1_kernelIfLi256ELi5ELb1ELb1ELb0ELb0EEv18cublasGemmk1ParamsIT_EPKS1_S4_PS1_$__cuda_local_var_24913_36_non_const_Ai" from 0x0 to 0x88 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_Z13gemmk1_kernelIfLi256ELi5ELb1ELb1ELb0ELb0EEv18cublasGemmk1ParamsIT_EPKS1_S4_PS1_$__cuda_local_var_24914_36_non_const_Bj" from 0x100 to 0x188 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z13gemmk1_kernelIfLi256ELi5ELb1ELb1ELb0ELb0EEv18cublasGemmk1ParamsIT_EPKS1_S4_PS1_'...   done.
GPGPU-Sim PTX: allocating shared region for "_Z13gemmk1_kernelIfLi256ELi5ELb1ELb1ELb1ELb0EEv18cublasGemmk1ParamsIT_EPKS1_S4_PS1_$__cuda_local_var_24913_36_non_const_Ai" from 0x0 to 0x88 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_Z13gemmk1_kernelIfLi256ELi5ELb1ELb1ELb1ELb0EEv18cublasGemmk1ParamsIT_EPKS1_S4_PS1_$__cuda_local_var_24914_36_non_const_Bj" from 0x100 to 0x188 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z13gemmk1_kernelIfLi256ELi5ELb1ELb1ELb1ELb0EEv18cublasGemmk1ParamsIT_EPKS1_S4_PS1_'...   done.
GPGPU-Sim PTX: allocating shared region for "_Z13gemmk1_kernelIfLi256ELi5ELb1ELb1ELb1ELb1EEv18cublasGemmk1ParamsIT_EPKS1_S4_PS1_$__cuda_local_var_24913_36_non_const_Ai" from 0x0 to 0x88 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_Z13gemmk1_kernelIfLi256ELi5ELb1ELb1ELb1ELb1EEv18cublasGemmk1ParamsIT_EPKS1_S4_PS1_$__cuda_local_var_24914_36_non_const_Bj" from 0x100 to 0x188 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z13gemmk1_kernelIfLi256ELi5ELb1ELb1ELb1ELb1EEv18cublasGemmk1ParamsIT_EPKS1_S4_PS1_'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file cudaDataLoader.14.sm_50.ptx
GPGPU-Sim PTX: Parsing cudaDataLoader.15.sm_50.ptx
GPGPU-Sim: Warning: .minnctapersm ignored. 
GPGPU-Sim PTX: allocating shared region for "_Z12sgemmNN_corePKfiS0_iPfiiS0_S0_ffi$__cuda_local_var_22761_39_non_const_bs" from 0x0 to 0x440 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z12sgemmNN_corePKfiS0_iPfiiS0_S0_ffi'...   done.
GPGPU-Sim: Warning: .minnctapersm ignored. 
GPGPU-Sim PTX: allocating shared region for "_Z16gen_sgemmNN_corePKfiS0_iPfiiiiS0_S0_ffi$__cuda_local_var_22864_39_non_const_bs" from 0x0 to 0x440 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z16gen_sgemmNN_corePKfiS0_iPfiiiiS0_S0_ffi'...   done.
GPGPU-Sim: Warning: .minnctapersm ignored. 
GPGPU-Sim PTX: allocating shared region for "_Z13sgemmNT2_corePKfiS0_iPfiiS0_S0_ffi$__cuda_local_var_22999_35_non_const_bs" from 0x0 to 0x100 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z13sgemmNT2_corePKfiS0_iPfiiS0_S0_ffi'...   done.
GPGPU-Sim: Warning: .minnctapersm ignored. 
GPGPU-Sim PTX: allocating shared region for "_Z23gen_kmul4_sgemmNT2_corePKfiS0_iPfiiiiS0_S0_ffi$__cuda_local_var_23105_35_non_const_bs" from 0x0 to 0x100 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z23gen_kmul4_sgemmNT2_corePKfiS0_iPfiiiiS0_S0_ffi'...   done.
GPGPU-Sim: Warning: .minnctapersm ignored. 
GPGPU-Sim PTX: allocating shared region for "_Z17gen_sgemmNT2_corePKfiS0_iPfiiiiS0_S0_ffi$__cuda_local_var_23231_35_non_const_bs" from 0x0 to 0x100 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z17gen_sgemmNT2_corePKfiS0_iPfiiiiS0_S0_ffi'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file cudaDataLoader.15.sm_50.ptx
GPGPU-Sim PTX: Parsing cudaDataLoader.16.sm_50.ptx
GPGPU-Sim PTX: allocating global region for "cublasSgemmMagmaTexA" from 0x108 to 0x10c (global memory space)
GPGPU-Sim PTX: allocating global region for "cublasSgemmMagmaTexB" from 0x10c to 0x110 (global memory space)
GPGPU-Sim PTX: allocating shared region for "_Z25magma_lds128_sgemm_kernelILb0ELb0ELi6ELi5ELi3ELi3ELi3EEviiiPKfiS1_iPfiiiS1_S1_ffi$__cuda_local_var_24108_36_non_const_As_z" from 0x0 to 0x880 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_Z25magma_lds128_sgemm_kernelILb0ELb0ELi6ELi5ELi3ELi3ELi3EEviiiPKfiS1_iPfiiiS1_S1_ffi$__cuda_local_var_24109_36_non_const_Bs_z" from 0x880 to 0xd00 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z25magma_lds128_sgemm_kernelILb0ELb0ELi6ELi5ELi3ELi3ELi3EEviiiPKfiS1_iPfiiiS1_S1_ffi'...   done.
GPGPU-Sim PTX: allocating shared region for "_Z25magma_lds128_sgemm_kernelILb0ELb1ELi6ELi6ELi4ELi3ELi4EEviiiPKfiS1_iPfiiiS1_S1_ffi$__cuda_local_var_24108_36_non_const_As_z" from 0x0 to 0x1100 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_Z25magma_lds128_sgemm_kernelILb0ELb1ELi6ELi6ELi4ELi3ELi4EEviiiPKfiS1_iPfiiiS1_S1_ffi$__cuda_local_var_24109_36_non_const_Bs_z" from 0x1100 to 0x2200 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z25magma_lds128_sgemm_kernelILb0ELb1ELi6ELi6ELi4ELi3ELi4EEviiiPKfiS1_iPfiiiS1_S1_ffi'...   done.
GPGPU-Sim PTX: allocating shared region for "_Z25magma_lds128_sgemm_kernelILb1ELb0ELi6ELi6ELi4ELi3ELi4EEviiiPKfiS1_iPfiiiS1_S1_ffi$__cuda_local_var_24108_36_non_const_As_z" from 0x0 to 0x1100 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_Z25magma_lds128_sgemm_kernelILb1ELb0ELi6ELi6ELi4ELi3ELi4EEviiiPKfiS1_iPfiiiS1_S1_ffi$__cuda_local_var_24109_36_non_const_Bs_z" from 0x1100 to 0x2200 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z25magma_lds128_sgemm_kernelILb1ELb0ELi6ELi6ELi4ELi3ELi4EEviiiPKfiS1_iPfiiiS1_S1_ffi'...   done.
GPGPU-Sim PTX: allocating shared region for "_Z25magma_lds128_sgemm_kernelILb1ELb1ELi6ELi6ELi3ELi3ELi4EEviiiPKfiS1_iPfiiiS1_S1_ffi$__cuda_local_var_24108_36_non_const_As_z" from 0x0 to 0x880 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_Z25magma_lds128_sgemm_kernelILb1ELb1ELi6ELi6ELi3ELi3ELi4EEviiiPKfiS1_iPfiiiS1_S1_ffi$__cuda_local_var_24109_36_non_const_Bs_z" from 0x880 to 0x1100 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z25magma_lds128_sgemm_kernelILb1ELb1ELi6ELi6ELi3ELi3ELi4EEviiiPKfiS1_iPfiiiS1_S1_ffi'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file cudaDataLoader.16.sm_50.ptx
GPGPU-Sim PTX: Parsing cudaDataLoader.17.sm_50.ptx
GPGPU-Sim PTX: allocating shared region for "_Z20block_dot_kernel_valIfLi0ELi512ELi4EEviiiT_PKS0_iiS2_iiS0_PS0_i$__cuda_local_var_24042_36_non_const_partialSum" from 0x0 to 0x8000 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z20block_dot_kernel_valIfLi0ELi512ELi4EEviiiT_PKS0_iiS2_iiS0_PS0_i'...   done.
GPGPU-Sim PTX: allocating shared region for "_Z20block_dot_kernel_refIfLi0ELi512ELi4EEviiiPKT_S2_iiS2_iiS2_PS0_i$__cuda_local_var_24032_36_non_const_partialSum" from 0x0 to 0x8000 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z20block_dot_kernel_refIfLi0ELi512ELi4EEviiiPKT_S2_iiS2_iiS2_PS0_i'...   done.
GPGPU-Sim PTX: allocating shared region for "_Z20block_dot_kernel_valIdLi0ELi256ELi4EEviiiT_PKS0_iiS2_iiS0_PS0_i$__cuda_local_var_24042_36_non_const_partialSum" from 0x0 to 0x8000 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z20block_dot_kernel_valIdLi0ELi256ELi4EEviiiT_PKS0_iiS2_iiS0_PS0_i'...   done.
GPGPU-Sim PTX: allocating shared region for "_Z20block_dot_kernel_refIdLi0ELi256ELi4EEviiiPKT_S2_iiS2_iiS2_PS0_i$__cuda_local_var_24032_36_non_const_partialSum" from 0x0 to 0x8000 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z20block_dot_kernel_refIdLi0ELi256ELi4EEviiiPKT_S2_iiS2_iiS2_PS0_i'...   done.
GPGPU-Sim PTX: allocating shared region for "_Z20block_dot_kernel_valI6float2Li0ELi256ELi4EEviiiT_PKS1_iiS3_iiS1_PS1_i$__cuda_local_var_24042_36_non_const_partialSum" from 0x0 to 0x8000 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z20block_dot_kernel_valI6float2Li0ELi256ELi4EEviiiT_PKS1_iiS3_iiS1_PS1_i'...   done.
GPGPU-Sim PTX: allocating shared region for "_Z20block_dot_kernel_refI6float2Li0ELi256ELi4EEviiiPKT_S3_iiS3_iiS3_PS1_i$__cuda_local_var_24032_36_non_const_partialSum" from 0x0 to 0x8000 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z20block_dot_kernel_refI6float2Li0ELi256ELi4EEviiiPKT_S3_iiS3_iiS3_PS1_i'...   done.
GPGPU-Sim PTX: allocating shared region for "_Z20block_dot_kernel_valI6float2Li1ELi256ELi4EEviiiT_PKS1_iiS3_iiS1_PS1_i$__cuda_local_var_24042_36_non_const_partialSum" from 0x0 to 0x8000 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z20block_dot_kernel_valI6float2Li1ELi256ELi4EEviiiT_PKS1_iiS3_iiS1_PS1_i'...   done.
GPGPU-Sim PTX: allocating shared region for "_Z20block_dot_kernel_refI6float2Li1ELi256ELi4EEviiiPKT_S3_iiS3_iiS3_PS1_i$__cuda_local_var_24032_36_non_const_partialSum" from 0x0 to 0x8000 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z20block_dot_kernel_refI6float2Li1ELi256ELi4EEviiiPKT_S3_iiS3_iiS3_PS1_i'...   done.
GPGPU-Sim PTX: allocating shared region for "_Z20block_dot_kernel_valI7double2Li0ELi128ELi4EEviiiT_PKS1_iiS3_iiS1_PS1_i$__cuda_local_var_24042_36_non_const_partialSum" from 0x0 to 0x8000 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z20block_dot_kernel_valI7double2Li0ELi128ELi4EEviiiT_PKS1_iiS3_iiS1_PS1_i'...   done.
GPGPU-Sim PTX: allocating shared region for "_Z20block_dot_kernel_refI7double2Li0ELi128ELi4EEviiiPKT_S3_iiS3_iiS3_PS1_i$__cuda_local_var_24032_36_non_const_partialSum" from 0x0 to 0x8000 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z20block_dot_kernel_refI7double2Li0ELi128ELi4EEviiiPKT_S3_iiS3_iiS3_PS1_i'...   done.
GPGPU-Sim PTX: allocating shared region for "_Z20block_dot_kernel_valI7double2Li1ELi128ELi4EEviiiT_PKS1_iiS3_iiS1_PS1_i$__cuda_local_var_24042_36_non_const_partialSum" from 0x0 to 0x8000 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z20block_dot_kernel_valI7double2Li1ELi128ELi4EEviiiT_PKS1_iiS3_iiS1_PS1_i'...   done.
GPGPU-Sim PTX: allocating shared region for "_Z20block_dot_kernel_refI7double2Li1ELi128ELi4EEviiiPKT_S3_iiS3_iiS3_PS1_i$__cuda_local_var_24032_36_non_const_partialSum" from 0x0 to 0x8000 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z20block_dot_kernel_refI7double2Li1ELi128ELi4EEviiiPKT_S3_iiS3_iiS3_PS1_i'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file cudaDataLoader.17.sm_50.ptx
GPGPU-Sim PTX: Parsing cudaDataLoader.19.sm_50.ptx
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file cudaDataLoader.19.sm_50.ptx
GPGPU-Sim PTX: Parsing cudaDataLoader.20.sm_50.ptx
GPGPU-Sim: Warning: .minnctapersm ignored. 
GPGPU-Sim PTX: allocating shared region for "_Z16gemmSN_NN_kernelIdddLi128ELi2ELi4ELi8ELi2ELi4EEv22cublasGemmSmallNParamsIT_T0_T1_EPKS1_S6_S1_S1_i$__cuda_local_var_24523_36_non_const_BB" from 0x0 to 0x2000 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_Z16gemmSN_NN_kernelIdddLi128ELi2ELi4ELi8ELi2ELi4EEv22cublasGemmSmallNParamsIT_T0_T1_EPKS1_S6_S1_S1_i$__cuda_local_var_24524_36_non_const_SDOT" from 0x2000 to 0x2800 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z16gemmSN_NN_kernelIdddLi128ELi2ELi4ELi8ELi2ELi4EEv22cublasGemmSmallNParamsIT_T0_T1_EPKS1_S6_S1_S1_i'...   done.
GPGPU-Sim: Warning: .minnctapersm ignored. 
GPGPU-Sim PTX: allocating shared region for "_Z16gemmSN_NN_kernelIdddLi128ELi2ELi4ELi8ELi3ELi4EEv22cublasGemmSmallNParamsIT_T0_T1_EPKS1_S6_S1_S1_i$__cuda_local_var_24523_36_non_const_BB" from 0x0 to 0x3000 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_Z16gemmSN_NN_kernelIdddLi128ELi2ELi4ELi8ELi3ELi4EEv22cublasGemmSmallNParamsIT_T0_T1_EPKS1_S6_S1_S1_i$__cuda_local_var_24524_36_non_const_SDOT" from 0x3000 to 0x3c00 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z16gemmSN_NN_kernelIdddLi128ELi2ELi4ELi8ELi3ELi4EEv22cublasGemmSmallNParamsIT_T0_T1_EPKS1_S6_S1_S1_i'...   done.
GPGPU-Sim: Warning: .minnctapersm ignored. 
GPGPU-Sim PTX: allocating shared region for "_Z16gemmSN_NN_kernelIdddLi128ELi2ELi4ELi8ELi4ELi4EEv22cublasGemmSmallNParamsIT_T0_T1_EPKS1_S6_S1_S1_i$__cuda_local_var_24523_36_non_const_BB" from 0x0 to 0x4000 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_Z16gemmSN_NN_kernelIdddLi128ELi2ELi4ELi8ELi4ELi4EEv22cublasGemmSmallNParamsIT_T0_T1_EPKS1_S6_S1_S1_i$__cuda_local_var_24524_36_non_const_SDOT" from 0x4000 to 0x5000 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z16gemmSN_NN_kernelIdddLi128ELi2ELi4ELi8ELi4ELi4EEv22cublasGemmSmallNParamsIT_T0_T1_EPKS1_S6_S1_S1_i'...   done.
GPGPU-Sim: Warning: .minnctapersm ignored. 
GPGPU-Sim PTX: allocating shared region for "_Z16gemmSN_NN_kernelIdddLi128ELi2ELi4ELi8ELi5ELi4EEv22cublasGemmSmallNParamsIT_T0_T1_EPKS1_S6_S1_S1_i$__cuda_local_var_24523_36_non_const_BB" from 0x0 to 0x5000 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_Z16gemmSN_NN_kernelIdddLi128ELi2ELi4ELi8ELi5ELi4EEv22cublasGemmSmallNParamsIT_T0_T1_EPKS1_S6_S1_S1_i$__cuda_local_var_24524_36_non_const_SDOT" from 0x5000 to 0x6400 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z16gemmSN_NN_kernelIdddLi128ELi2ELi4ELi8ELi5ELi4EEv22cublasGemmSmallNParamsIT_T0_T1_EPKS1_S6_S1_S1_i'...   done.
GPGPU-Sim: Warning: .minnctapersm ignored. 
GPGPU-Sim PTX: allocating shared region for "_Z16gemmSN_NN_kernelIdddLi128ELi2ELi4ELi8ELi6ELi4EEv22cublasGemmSmallNParamsIT_T0_T1_EPKS1_S6_S1_S1_i$__cuda_local_var_24523_36_non_const_BB" from 0x0 to 0x6000 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_Z16gemmSN_NN_kernelIdddLi128ELi2ELi4ELi8ELi6ELi4EEv22cublasGemmSmallNParamsIT_T0_T1_EPKS1_S6_S1_S1_i$__cuda_local_var_24524_36_non_const_SDOT" from 0x6000 to 0x7800 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z16gemmSN_NN_kernelIdddLi128ELi2ELi4ELi8ELi6ELi4EEv22cublasGemmSmallNParamsIT_T0_T1_EPKS1_S6_S1_S1_i'...   done.
GPGPU-Sim: Warning: .minnctapersm ignored. 
GPGPU-Sim PTX: allocating shared region for "_Z16gemmSN_NN_kernelIdddLi128ELi2ELi4ELi8ELi7ELi4EEv22cublasGemmSmallNParamsIT_T0_T1_EPKS1_S6_S1_S1_i$__cuda_local_var_24523_36_non_const_BB" from 0x0 to 0x7000 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_Z16gemmSN_NN_kernelIdddLi128ELi2ELi4ELi8ELi7ELi4EEv22cublasGemmSmallNParamsIT_T0_T1_EPKS1_S6_S1_S1_i$__cuda_local_var_24524_36_non_const_SDOT" from 0x7000 to 0x8c00 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z16gemmSN_NN_kernelIdddLi128ELi2ELi4ELi8ELi7ELi4EEv22cublasGemmSmallNParamsIT_T0_T1_EPKS1_S6_S1_S1_i'...   done.
GPGPU-Sim: Warning: .minnctapersm ignored. 
GPGPU-Sim PTX: allocating shared region for "_Z16gemmSN_NN_kernelIdddLi128ELi2ELi4ELi8ELi8ELi4EEv22cublasGemmSmallNParamsIT_T0_T1_EPKS1_S6_S1_S1_i$__cuda_local_var_24523_36_non_const_BB" from 0x0 to 0x8000 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_Z16gemmSN_NN_kernelIdddLi128ELi2ELi4ELi8ELi8ELi4EEv22cublasGemmSmallNParamsIT_T0_T1_EPKS1_S6_S1_S1_i$__cuda_local_var_24524_36_non_const_SDOT" from 0x8000 to 0xa000 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z16gemmSN_NN_kernelIdddLi128ELi2ELi4ELi8ELi8ELi4EEv22cublasGemmSmallNParamsIT_T0_T1_EPKS1_S6_S1_S1_i'...   done.
GPGPU-Sim: Warning: .minnctapersm ignored. 
GPGPU-Sim PTX: allocating shared region for "_Z16gemmSN_NN_kernelIdddLi256ELi4ELi2ELi8ELi2ELi4EEv22cublasGemmSmallNParamsIT_T0_T1_EPKS1_S6_S1_S1_i$__cuda_local_var_24523_36_non_const_BB" from 0x0 to 0x2000 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_Z16gemmSN_NN_kernelIdddLi256ELi4ELi2ELi8ELi2ELi4EEv22cublasGemmSmallNParamsIT_T0_T1_EPKS1_S6_S1_S1_i$__cuda_local_var_24524_36_non_const_SDOT" from 0x2000 to 0x3000 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z16gemmSN_NN_kernelIdddLi256ELi4ELi2ELi8ELi2ELi4EEv22cublasGemmSmallNParamsIT_T0_T1_EPKS1_S6_S1_S1_i'...   done.
GPGPU-Sim: Warning: .minnctapersm ignored. 
GPGPU-Sim PTX: allocating shared region for "_Z16gemmSN_NN_kernelIdddLi256ELi4ELi2ELi8ELi3ELi4EEv22cublasGemmSmallNParamsIT_T0_T1_EPKS1_S6_S1_S1_i$__cuda_local_var_24523_36_non_const_BB" from 0x0 to 0x3000 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_Z16gemmSN_NN_kernelIdddLi256ELi4ELi2ELi8ELi3ELi4EEv22cublasGemmSmallNParamsIT_T0_T1_EPKS1_S6_S1_S1_i$__cuda_local_var_24524_36_non_const_SDOT" from 0x3000 to 0x4800 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z16gemmSN_NN_kernelIdddLi256ELi4ELi2ELi8ELi3ELi4EEv22cublasGemmSmallNParamsIT_T0_T1_EPKS1_S6_S1_S1_i'...   done.
GPGPU-Sim: Warning: .minnctapersm ignored. 
GPGPU-Sim PTX: allocating shared region for "_Z16gemmSN_NN_kernelIdddLi256ELi4ELi2ELi8ELi4ELi4EEv22cublasGemmSmallNParamsIT_T0_T1_EPKS1_S6_S1_S1_i$__cuda_local_var_24523_36_non_const_BB" from 0x0 to 0x4000 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_Z16gemmSN_NN_kernelIdddLi256ELi4ELi2ELi8ELi4ELi4EEv22cublasGemmSmallNParamsIT_T0_T1_EPKS1_S6_S1_S1_i$__cuda_local_var_24524_36_non_const_SDOT" from 0x4000 to 0x6000 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z16gemmSN_NN_kernelIdddLi256ELi4ELi2ELi8ELi4ELi4EEv22cublasGemmSmallNParamsIT_T0_T1_EPKS1_S6_S1_S1_i'...   done.
GPGPU-Sim: Warning: .minnctapersm ignored. 
GPGPU-Sim PTX: allocating shared region for "_Z16gemmSN_NN_kernelIdddLi256ELi4ELi2ELi8ELi5ELi4EEv22cublasGemmSmallNParamsIT_T0_T1_EPKS1_S6_S1_S1_i$__cuda_local_var_24523_36_non_const_BB" from 0x0 to 0x5000 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_Z16gemmSN_NN_kernelIdddLi256ELi4ELi2ELi8ELi5ELi4EEv22cublasGemmSmallNParamsIT_T0_T1_EPKS1_S6_S1_S1_i$__cuda_local_var_24524_36_non_const_SDOT" from 0x5000 to 0x7800 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z16gemmSN_NN_kernelIdddLi256ELi4ELi2ELi8ELi5ELi4EEv22cublasGemmSmallNParamsIT_T0_T1_EPKS1_S6_S1_S1_i'...   done.
GPGPU-Sim: Warning: .minnctapersm ignored. 
GPGPU-Sim PTX: allocating shared region for "_Z16gemmSN_NN_kernelIdddLi256ELi4ELi2ELi8ELi6ELi4EEv22cublasGemmSmallNParamsIT_T0_T1_EPKS1_S6_S1_S1_i$__cuda_local_var_24523_36_non_const_BB" from 0x0 to 0x6000 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_Z16gemmSN_NN_kernelIdddLi256ELi4ELi2ELi8ELi6ELi4EEv22cublasGemmSmallNParamsIT_T0_T1_EPKS1_S6_S1_S1_i$__cuda_local_var_24524_36_non_const_SDOT" from 0x6000 to 0x9000 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z16gemmSN_NN_kernelIdddLi256ELi4ELi2ELi8ELi6ELi4EEv22cublasGemmSmallNParamsIT_T0_T1_EPKS1_S6_S1_S1_i'...   done.
GPGPU-Sim: Warning: .minnctapersm ignored. 
GPGPU-Sim PTX: allocating shared region for "_Z16gemmSN_NN_kernelIdddLi256ELi4ELi2ELi8ELi7ELi4EEv22cublasGemmSmallNParamsIT_T0_T1_EPKS1_S6_S1_S1_i$__cuda_local_var_24523_36_non_const_BB" from 0x0 to 0x7000 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_Z16gemmSN_NN_kernelIdddLi256ELi4ELi2ELi8ELi7ELi4EEv22cublasGemmSmallNParamsIT_T0_T1_EPKS1_S6_S1_S1_i$__cuda_local_var_24524_36_non_const_SDOT" from 0x7000 to 0xa800 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z16gemmSN_NN_kernelIdddLi256ELi4ELi2ELi8ELi7ELi4EEv22cublasGemmSmallNParamsIT_T0_T1_EPKS1_S6_S1_S1_i'...   done.
GPGPU-Sim: Warning: .minnctapersm ignored. 
GPGPU-Sim PTX: allocating shared region for "_Z16gemmSN_NN_kernelIdddLi256ELi4ELi2ELi8ELi8ELi4EEv22cublasGemmSmallNParamsIT_T0_T1_EPKS1_S6_S1_S1_i$__cuda_local_var_24523_36_non_const_BB" from 0x0 to 0x8000 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_Z16gemmSN_NN_kernelIdddLi256ELi4ELi2ELi8ELi8ELi4EEv22cublasGemmSmallNParamsIT_T0_T1_EPKS1_S6_S1_S1_i$__cuda_local_var_24524_36_non_const_SDOT" from 0x8000 to 0xc000 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z16gemmSN_NN_kernelIdddLi256ELi4ELi2ELi8ELi8ELi4EEv22cublasGemmSmallNParamsIT_T0_T1_EPKS1_S6_S1_S1_i'...   done.
GPGPU-Sim PTX: allocating shared region for "_Z16gemmSN_TN_kernelIdddLi128ELi16ELi2ELi4ELi2ELi2ELb1EEviiiPKT0_iS2_iPT1_iPKT_S7_S5_S5_ii$__cuda_local_var_24263_36_non_const_BB" from 0x0 to 0x1000 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_Z16gemmSN_TN_kernelIdddLi128ELi16ELi2ELi4ELi2ELi2ELb1EEviiiPKT0_iS2_iPT1_iPKT_S7_S5_S5_ii$__cuda_local_var_24264_36_non_const_SDOT" from 0x1000 to 0x1800 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z16gemmSN_TN_kernelIdddLi128ELi16ELi2ELi4ELi2ELi2ELb1EEviiiPKT0_iS2_iPT1_iPKT_S7_S5_S5_ii'...   done.
GPGPU-Sim PTX: allocating shared region for "_Z16gemmSN_TN_kernelIdddLi128ELi16ELi2ELi4ELi4ELi4ELb0EEviiiPKT0_iS2_iPT1_iPKT_S7_S5_S5_ii$__cuda_local_var_24263_36_non_const_BB" from 0x0 to 0x2000 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_Z16gemmSN_TN_kernelIdddLi128ELi16ELi2ELi4ELi4ELi4ELb0EEviiiPKT0_iS2_iPT1_iPKT_S7_S5_S5_ii$__cuda_local_var_24264_36_non_const_SDOT" from 0x2000 to 0x3000 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z16gemmSN_TN_kernelIdddLi128ELi16ELi2ELi4ELi4ELi4ELb0EEviiiPKT0_iS2_iPT1_iPKT_S7_S5_S5_ii'...   done.
GPGPU-Sim PTX: allocating shared region for "_Z16gemmSN_TN_kernelIdddLi128ELi16ELi2ELi4ELi4ELi4ELb1EEviiiPKT0_iS2_iPT1_iPKT_S7_S5_S5_ii$__cuda_local_var_24263_36_non_const_BB" from 0x0 to 0x2000 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_Z16gemmSN_TN_kernelIdddLi128ELi16ELi2ELi4ELi4ELi4ELb1EEviiiPKT0_iS2_iPT1_iPKT_S7_S5_S5_ii$__cuda_local_var_24264_36_non_const_SDOT" from 0x2000 to 0x3000 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z16gemmSN_TN_kernelIdddLi128ELi16ELi2ELi4ELi4ELi4ELb1EEviiiPKT0_iS2_iPT1_iPKT_S7_S5_S5_ii'...   done.
GPGPU-Sim PTX: allocating shared region for "_Z16gemmSN_TN_kernelIdddLi128ELi16ELi2ELi4ELi6ELi7ELb0EEviiiPKT0_iS2_iPT1_iPKT_S7_S5_S5_ii$__cuda_local_var_24263_36_non_const_BB" from 0x0 to 0x3800 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_Z16gemmSN_TN_kernelIdddLi128ELi16ELi2ELi4ELi6ELi7ELb0EEviiiPKT0_iS2_iPT1_iPKT_S7_S5_S5_ii$__cuda_local_var_24264_36_non_const_SDOT" from 0x3800 to 0x5400 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z16gemmSN_TN_kernelIdddLi128ELi16ELi2ELi4ELi6ELi7ELb0EEviiiPKT0_iS2_iPT1_iPKT_S7_S5_S5_ii'...   done.
GPGPU-Sim PTX: allocating shared region for "_Z16gemmSN_TN_kernelIdddLi128ELi16ELi2ELi4ELi8ELi9ELb0EEviiiPKT0_iS2_iPT1_iPKT_S7_S5_S5_ii$__cuda_local_var_24263_36_non_const_BB" from 0x0 to 0x4800 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_Z16gemmSN_TN_kernelIdddLi128ELi16ELi2ELi4ELi8ELi9ELb0EEviiiPKT0_iS2_iPT1_iPKT_S7_S5_S5_ii$__cuda_local_var_24264_36_non_const_SDOT" from 0x4800 to 0x6c00 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z16gemmSN_TN_kernelIdddLi128ELi16ELi2ELi4ELi8ELi9ELb0EEviiiPKT0_iS2_iPT1_iPKT_S7_S5_S5_ii'...   done.
GPGPU-Sim PTX: allocating shared region for "_Z16gemmSN_TN_kernelIdddLi128ELi16ELi2ELi4ELi10ELi11ELb0EEviiiPKT0_iS2_iPT1_iPKT_S7_S5_S5_ii$__cuda_local_var_24263_36_non_const_BB" from 0x0 to 0x5800 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_Z16gemmSN_TN_kernelIdddLi128ELi16ELi2ELi4ELi10ELi11ELb0EEviiiPKT0_iS2_iPT1_iPKT_S7_S5_S5_ii$__cuda_local_var_24264_36_non_const_SDOT" from 0x5800 to 0x8400 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z16gemmSN_TN_kernelIdddLi128ELi16ELi2ELi4ELi10ELi11ELb0EEviiiPKT0_iS2_iPT1_iPKT_S7_S5_S5_ii'...   done.
GPGPU-Sim PTX: allocating shared region for "_Z16gemmSN_TN_kernelIdddLi128ELi16ELi2ELi4ELi14ELi15ELb0EEviiiPKT0_iS2_iPT1_iPKT_S7_S5_S5_ii$__cuda_local_var_24263_36_non_const_BB" from 0x0 to 0x7800 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_Z16gemmSN_TN_kernelIdddLi128ELi16ELi2ELi4ELi14ELi15ELb0EEviiiPKT0_iS2_iPT1_iPKT_S7_S5_S5_ii$__cuda_local_var_24264_36_non_const_SDOT" from 0x7800 to 0xb400 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z16gemmSN_TN_kernelIdddLi128ELi16ELi2ELi4ELi14ELi15ELb0EEviiiPKT0_iS2_iPT1_iPKT_S7_S5_S5_ii'...   done.
GPGPU-Sim: Warning: .minnctapersm ignored. 
GPGPU-Sim PTX: allocating shared region for "_Z16gemmSN_NN_kernelIfffLi128ELi2ELi4ELi8ELi2ELi4EEv22cublasGemmSmallNParamsIT_T0_T1_EPKS1_S6_S1_S1_i$__cuda_local_var_24523_36_non_const_BB" from 0x0 to 0x1000 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_Z16gemmSN_NN_kernelIfffLi128ELi2ELi4ELi8ELi2ELi4EEv22cublasGemmSmallNParamsIT_T0_T1_EPKS1_S6_S1_S1_i$__cuda_local_var_24524_36_non_const_SDOT" from 0x1000 to 0x1400 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z16gemmSN_NN_kernelIfffLi128ELi2ELi4ELi8ELi2ELi4EEv22cublasGemmSmallNParamsIT_T0_T1_EPKS1_S6_S1_S1_i'...   done.
GPGPU-Sim: Warning: .minnctapersm ignored. 
GPGPU-Sim PTX: allocating shared region for "_Z16gemmSN_NN_kernelIfffLi128ELi2ELi4ELi8ELi3ELi4EEv22cublasGemmSmallNParamsIT_T0_T1_EPKS1_S6_S1_S1_i$__cuda_local_var_24523_36_non_const_BB" from 0x0 to 0x1800 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_Z16gemmSN_NN_kernelIfffLi128ELi2ELi4ELi8ELi3ELi4EEv22cublasGemmSmallNParamsIT_T0_T1_EPKS1_S6_S1_S1_i$__cuda_local_var_24524_36_non_const_SDOT" from 0x1800 to 0x1e00 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z16gemmSN_NN_kernelIfffLi128ELi2ELi4ELi8ELi3ELi4EEv22cublasGemmSmallNParamsIT_T0_T1_EPKS1_S6_S1_S1_i'...   done.
GPGPU-Sim: Warning: .minnctapersm ignored. 
GPGPU-Sim PTX: allocating shared region for "_Z16gemmSN_NN_kernelIfffLi128ELi2ELi4ELi8ELi4ELi4EEv22cublasGemmSmallNParamsIT_T0_T1_EPKS1_S6_S1_S1_i$__cuda_local_var_24523_36_non_const_BB" from 0x0 to 0x2000 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_Z16gemmSN_NN_kernelIfffLi128ELi2ELi4ELi8ELi4ELi4EEv22cublasGemmSmallNParamsIT_T0_T1_EPKS1_S6_S1_S1_i$__cuda_local_var_24524_36_non_const_SDOT" from 0x2000 to 0x2800 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z16gemmSN_NN_kernelIfffLi128ELi2ELi4ELi8ELi4ELi4EEv22cublasGemmSmallNParamsIT_T0_T1_EPKS1_S6_S1_S1_i'...   done.
GPGPU-Sim: Warning: .minnctapersm ignored. 
GPGPU-Sim PTX: allocating shared region for "_Z16gemmSN_NN_kernelIfffLi128ELi2ELi4ELi8ELi5ELi4EEv22cublasGemmSmallNParamsIT_T0_T1_EPKS1_S6_S1_S1_i$__cuda_local_var_24523_36_non_const_BB" from 0x0 to 0x2800 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_Z16gemmSN_NN_kernelIfffLi128ELi2ELi4ELi8ELi5ELi4EEv22cublasGemmSmallNParamsIT_T0_T1_EPKS1_S6_S1_S1_i$__cuda_local_var_24524_36_non_const_SDOT" from 0x2800 to 0x3200 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z16gemmSN_NN_kernelIfffLi128ELi2ELi4ELi8ELi5ELi4EEv22cublasGemmSmallNParamsIT_T0_T1_EPKS1_S6_S1_S1_i'...   done.
GPGPU-Sim: Warning: .minnctapersm ignored. 
GPGPU-Sim PTX: allocating shared region for "_Z16gemmSN_NN_kernelIfffLi128ELi2ELi4ELi8ELi6ELi4EEv22cublasGemmSmallNParamsIT_T0_T1_EPKS1_S6_S1_S1_i$__cuda_local_var_24523_36_non_const_BB" from 0x0 to 0x3000 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_Z16gemmSN_NN_kernelIfffLi128ELi2ELi4ELi8ELi6ELi4EEv22cublasGemmSmallNParamsIT_T0_T1_EPKS1_S6_S1_S1_i$__cuda_local_var_24524_36_non_const_SDOT" from 0x3000 to 0x3c00 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z16gemmSN_NN_kernelIfffLi128ELi2ELi4ELi8ELi6ELi4EEv22cublasGemmSmallNParamsIT_T0_T1_EPKS1_S6_S1_S1_i'...   done.
GPGPU-Sim: Warning: .minnctapersm ignored. 
GPGPU-Sim PTX: allocating shared region for "_Z16gemmSN_NN_kernelIfffLi128ELi2ELi4ELi8ELi7ELi4EEv22cublasGemmSmallNParamsIT_T0_T1_EPKS1_S6_S1_S1_i$__cuda_local_var_24523_36_non_const_BB" from 0x0 to 0x3800 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_Z16gemmSN_NN_kernelIfffLi128ELi2ELi4ELi8ELi7ELi4EEv22cublasGemmSmallNParamsIT_T0_T1_EPKS1_S6_S1_S1_i$__cuda_local_var_24524_36_non_const_SDOT" from 0x3800 to 0x4600 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z16gemmSN_NN_kernelIfffLi128ELi2ELi4ELi8ELi7ELi4EEv22cublasGemmSmallNParamsIT_T0_T1_EPKS1_S6_S1_S1_i'...   done.
GPGPU-Sim: Warning: .minnctapersm ignored. 
GPGPU-Sim PTX: allocating shared region for "_Z16gemmSN_NN_kernelIfffLi128ELi2ELi4ELi8ELi8ELi4EEv22cublasGemmSmallNParamsIT_T0_T1_EPKS1_S6_S1_S1_i$__cuda_local_var_24523_36_non_const_BB" from 0x0 to 0x4000 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_Z16gemmSN_NN_kernelIfffLi128ELi2ELi4ELi8ELi8ELi4EEv22cublasGemmSmallNParamsIT_T0_T1_EPKS1_S6_S1_S1_i$__cuda_local_var_24524_36_non_const_SDOT" from 0x4000 to 0x5000 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z16gemmSN_NN_kernelIfffLi128ELi2ELi4ELi8ELi8ELi4EEv22cublasGemmSmallNParamsIT_T0_T1_EPKS1_S6_S1_S1_i'...   done.
GPGPU-Sim: Warning: .minnctapersm ignored. 
GPGPU-Sim PTX: allocating shared region for "_Z16gemmSN_NN_kernelIfffLi256ELi4ELi2ELi8ELi2ELi4EEv22cublasGemmSmallNParamsIT_T0_T1_EPKS1_S6_S1_S1_i$__cuda_local_var_24523_36_non_const_BB" from 0x0 to 0x1000 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_Z16gemmSN_NN_kernelIfffLi256ELi4ELi2ELi8ELi2ELi4EEv22cublasGemmSmallNParamsIT_T0_T1_EPKS1_S6_S1_S1_i$__cuda_local_var_24524_36_non_const_SDOT" from 0x1000 to 0x1800 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z16gemmSN_NN_kernelIfffLi256ELi4ELi2ELi8ELi2ELi4EEv22cublasGemmSmallNParamsIT_T0_T1_EPKS1_S6_S1_S1_i'...   done.
GPGPU-Sim: Warning: .minnctapersm ignored. 
GPGPU-Sim PTX: allocating shared region for "_Z16gemmSN_NN_kernelIfffLi256ELi4ELi2ELi8ELi3ELi4EEv22cublasGemmSmallNParamsIT_T0_T1_EPKS1_S6_S1_S1_i$__cuda_local_var_24523_36_non_const_BB" from 0x0 to 0x1800 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_Z16gemmSN_NN_kernelIfffLi256ELi4ELi2ELi8ELi3ELi4EEv22cublasGemmSmallNParamsIT_T0_T1_EPKS1_S6_S1_S1_i$__cuda_local_var_24524_36_non_const_SDOT" from 0x1800 to 0x2400 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z16gemmSN_NN_kernelIfffLi256ELi4ELi2ELi8ELi3ELi4EEv22cublasGemmSmallNParamsIT_T0_T1_EPKS1_S6_S1_S1_i'...   done.
GPGPU-Sim: Warning: .minnctapersm ignored. 
GPGPU-Sim PTX: allocating shared region for "_Z16gemmSN_NN_kernelIfffLi256ELi4ELi2ELi8ELi4ELi4EEv22cublasGemmSmallNParamsIT_T0_T1_EPKS1_S6_S1_S1_i$__cuda_local_var_24523_36_non_const_BB" from 0x0 to 0x2000 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_Z16gemmSN_NN_kernelIfffLi256ELi4ELi2ELi8ELi4ELi4EEv22cublasGemmSmallNParamsIT_T0_T1_EPKS1_S6_S1_S1_i$__cuda_local_var_24524_36_non_const_SDOT" from 0x2000 to 0x3000 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z16gemmSN_NN_kernelIfffLi256ELi4ELi2ELi8ELi4ELi4EEv22cublasGemmSmallNParamsIT_T0_T1_EPKS1_S6_S1_S1_i'...   done.
GPGPU-Sim: Warning: .minnctapersm ignored. 
GPGPU-Sim PTX: allocating shared region for "_Z16gemmSN_NN_kernelIfffLi256ELi4ELi2ELi8ELi5ELi4EEv22cublasGemmSmallNParamsIT_T0_T1_EPKS1_S6_S1_S1_i$__cuda_local_var_24523_36_non_const_BB" from 0x0 to 0x2800 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_Z16gemmSN_NN_kernelIfffLi256ELi4ELi2ELi8ELi5ELi4EEv22cublasGemmSmallNParamsIT_T0_T1_EPKS1_S6_S1_S1_i$__cuda_local_var_24524_36_non_const_SDOT" from 0x2800 to 0x3c00 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z16gemmSN_NN_kernelIfffLi256ELi4ELi2ELi8ELi5ELi4EEv22cublasGemmSmallNParamsIT_T0_T1_EPKS1_S6_S1_S1_i'...   done.
GPGPU-Sim: Warning: .minnctapersm ignored. 
GPGPU-Sim PTX: allocating shared region for "_Z16gemmSN_NN_kernelIfffLi256ELi4ELi2ELi8ELi6ELi4EEv22cublasGemmSmallNParamsIT_T0_T1_EPKS1_S6_S1_S1_i$__cuda_local_var_24523_36_non_const_BB" from 0x0 to 0x3000 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_Z16gemmSN_NN_kernelIfffLi256ELi4ELi2ELi8ELi6ELi4EEv22cublasGemmSmallNParamsIT_T0_T1_EPKS1_S6_S1_S1_i$__cuda_local_var_24524_36_non_const_SDOT" from 0x3000 to 0x4800 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z16gemmSN_NN_kernelIfffLi256ELi4ELi2ELi8ELi6ELi4EEv22cublasGemmSmallNParamsIT_T0_T1_EPKS1_S6_S1_S1_i'...   done.
GPGPU-Sim: Warning: .minnctapersm ignored. 
GPGPU-Sim PTX: allocating shared region for "_Z16gemmSN_NN_kernelIfffLi256ELi4ELi2ELi8ELi7ELi4EEv22cublasGemmSmallNParamsIT_T0_T1_EPKS1_S6_S1_S1_i$__cuda_local_var_24523_36_non_const_BB" from 0x0 to 0x3800 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_Z16gemmSN_NN_kernelIfffLi256ELi4ELi2ELi8ELi7ELi4EEv22cublasGemmSmallNParamsIT_T0_T1_EPKS1_S6_S1_S1_i$__cuda_local_var_24524_36_non_const_SDOT" from 0x3800 to 0x5400 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z16gemmSN_NN_kernelIfffLi256ELi4ELi2ELi8ELi7ELi4EEv22cublasGemmSmallNParamsIT_T0_T1_EPKS1_S6_S1_S1_i'...   done.
GPGPU-Sim: Warning: .minnctapersm ignored. 
GPGPU-Sim PTX: allocating shared region for "_Z16gemmSN_NN_kernelIfffLi256ELi4ELi2ELi8ELi8ELi4EEv22cublasGemmSmallNParamsIT_T0_T1_EPKS1_S6_S1_S1_i$__cuda_local_var_24523_36_non_const_BB" from 0x0 to 0x4000 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_Z16gemmSN_NN_kernelIfffLi256ELi4ELi2ELi8ELi8ELi4EEv22cublasGemmSmallNParamsIT_T0_T1_EPKS1_S6_S1_S1_i$__cuda_local_var_24524_36_non_const_SDOT" from 0x4000 to 0x6000 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z16gemmSN_NN_kernelIfffLi256ELi4ELi2ELi8ELi8ELi4EEv22cublasGemmSmallNParamsIT_T0_T1_EPKS1_S6_S1_S1_i'...   done.
GPGPU-Sim PTX: allocating shared region for "_Z16gemmSN_TN_kernelIfffLi128ELi16ELi2ELi4ELi2ELi2ELb1EEviiiPKT0_iS2_iPT1_iPKT_S7_S5_S5_ii$__cuda_local_var_24263_36_non_const_BB" from 0x0 to 0x800 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_Z16gemmSN_TN_kernelIfffLi128ELi16ELi2ELi4ELi2ELi2ELb1EEviiiPKT0_iS2_iPT1_iPKT_S7_S5_S5_ii$__cuda_local_var_24264_36_non_const_SDOT" from 0x800 to 0xc00 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z16gemmSN_TN_kernelIfffLi128ELi16ELi2ELi4ELi2ELi2ELb1EEviiiPKT0_iS2_iPT1_iPKT_S7_S5_S5_ii'...   done.
GPGPU-Sim PTX: allocating shared region for "_Z16gemmSN_TN_kernelIfffLi128ELi16ELi2ELi4ELi4ELi4ELb0EEviiiPKT0_iS2_iPT1_iPKT_S7_S5_S5_ii$__cuda_local_var_24263_36_non_const_BB" from 0x0 to 0x1000 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_Z16gemmSN_TN_kernelIfffLi128ELi16ELi2ELi4ELi4ELi4ELb0EEviiiPKT0_iS2_iPT1_iPKT_S7_S5_S5_ii$__cuda_local_var_24264_36_non_const_SDOT" from 0x1000 to 0x1800 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z16gemmSN_TN_kernelIfffLi128ELi16ELi2ELi4ELi4ELi4ELb0EEviiiPKT0_iS2_iPT1_iPKT_S7_S5_S5_ii'...   done.
GPGPU-Sim PTX: allocating shared region for "_Z16gemmSN_TN_kernelIfffLi128ELi16ELi2ELi4ELi4ELi4ELb1EEviiiPKT0_iS2_iPT1_iPKT_S7_S5_S5_ii$__cuda_local_var_24263_36_non_const_BB" from 0x0 to 0x1000 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_Z16gemmSN_TN_kernelIfffLi128ELi16ELi2ELi4ELi4ELi4ELb1EEviiiPKT0_iS2_iPT1_iPKT_S7_S5_S5_ii$__cuda_local_var_24264_36_non_const_SDOT" from 0x1000 to 0x1800 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z16gemmSN_TN_kernelIfffLi128ELi16ELi2ELi4ELi4ELi4ELb1EEviiiPKT0_iS2_iPT1_iPKT_S7_S5_S5_ii'...   done.
GPGPU-Sim PTX: allocating shared region for "_Z16gemmSN_TN_kernelIfffLi128ELi16ELi2ELi4ELi6ELi7ELb0EEviiiPKT0_iS2_iPT1_iPKT_S7_S5_S5_ii$__cuda_local_var_24263_36_non_const_BB" from 0x0 to 0x1c00 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_Z16gemmSN_TN_kernelIfffLi128ELi16ELi2ELi4ELi6ELi7ELb0EEviiiPKT0_iS2_iPT1_iPKT_S7_S5_S5_ii$__cuda_local_var_24264_36_non_const_SDOT" from 0x1c00 to 0x2a00 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z16gemmSN_TN_kernelIfffLi128ELi16ELi2ELi4ELi6ELi7ELb0EEviiiPKT0_iS2_iPT1_iPKT_S7_S5_S5_ii'...   done.
GPGPU-Sim PTX: allocating shared region for "_Z16gemmSN_TN_kernelIfffLi128ELi16ELi2ELi4ELi8ELi9ELb0EEviiiPKT0_iS2_iPT1_iPKT_S7_S5_S5_ii$__cuda_local_var_24263_36_non_const_BB" from 0x0 to 0x2400 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_Z16gemmSN_TN_kernelIfffLi128ELi16ELi2ELi4ELi8ELi9ELb0EEviiiPKT0_iS2_iPT1_iPKT_S7_S5_S5_ii$__cuda_local_var_24264_36_non_const_SDOT" from 0x2400 to 0x3600 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z16gemmSN_TN_kernelIfffLi128ELi16ELi2ELi4ELi8ELi9ELb0EEviiiPKT0_iS2_iPT1_iPKT_S7_S5_S5_ii'...   done.
GPGPU-Sim PTX: allocating shared region for "_Z16gemmSN_TN_kernelIfffLi128ELi16ELi2ELi4ELi10ELi11ELb0EEviiiPKT0_iS2_iPT1_iPKT_S7_S5_S5_ii$__cuda_local_var_24263_36_non_const_BB" from 0x0 to 0x2c00 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_Z16gemmSN_TN_kernelIfffLi128ELi16ELi2ELi4ELi10ELi11ELb0EEviiiPKT0_iS2_iPT1_iPKT_S7_S5_S5_ii$__cuda_local_var_24264_36_non_const_SDOT" from 0x2c00 to 0x4200 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z16gemmSN_TN_kernelIfffLi128ELi16ELi2ELi4ELi10ELi11ELb0EEviiiPKT0_iS2_iPT1_iPKT_S7_S5_S5_ii'...   done.
GPGPU-Sim PTX: allocating shared region for "_Z16gemmSN_TN_kernelIfffLi128ELi16ELi2ELi4ELi14ELi15ELb0EEviiiPKT0_iS2_iPT1_iPKT_S7_S5_S5_ii$__cuda_local_var_24263_36_non_const_BB" from 0x0 to 0x3c00 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_Z16gemmSN_TN_kernelIfffLi128ELi16ELi2ELi4ELi14ELi15ELb0EEviiiPKT0_iS2_iPT1_iPKT_S7_S5_S5_ii$__cuda_local_var_24264_36_non_const_SDOT" from 0x3c00 to 0x5a00 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z16gemmSN_TN_kernelIfffLi128ELi16ELi2ELi4ELi14ELi15ELb0EEviiiPKT0_iS2_iPT1_iPKT_S7_S5_S5_ii'...   done.
GPGPU-Sim: Warning: .minnctapersm ignored. 
GPGPU-Sim PTX: allocating shared region for "_Z16gemmSN_NN_kernelIf6__halfS0_Li128ELi2ELi4ELi8ELi2ELi4EEv22cublasGemmSmallNParamsIT_T0_T1_EPKS2_S7_S2_S2_i$__cuda_local_var_24523_36_non_const_BB" from 0x0 to 0x1000 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_Z16gemmSN_NN_kernelIf6__halfS0_Li128ELi2ELi4ELi8ELi2ELi4EEv22cublasGemmSmallNParamsIT_T0_T1_EPKS2_S7_S2_S2_i$__cuda_local_var_24524_36_non_const_SDOT" from 0x1000 to 0x1400 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z16gemmSN_NN_kernelIf6__halfS0_Li128ELi2ELi4ELi8ELi2ELi4EEv22cublasGemmSmallNParamsIT_T0_T1_EPKS2_S7_S2_S2_i'...   done.
GPGPU-Sim: Warning: .minnctapersm ignored. 
GPGPU-Sim PTX: allocating shared region for "_Z16gemmSN_NN_kernelIf6__halfS0_Li128ELi2ELi4ELi8ELi3ELi4EEv22cublasGemmSmallNParamsIT_T0_T1_EPKS2_S7_S2_S2_i$__cuda_local_var_24523_36_non_const_BB" from 0x0 to 0x1800 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_Z16gemmSN_NN_kernelIf6__halfS0_Li128ELi2ELi4ELi8ELi3ELi4EEv22cublasGemmSmallNParamsIT_T0_T1_EPKS2_S7_S2_S2_i$__cuda_local_var_24524_36_non_const_SDOT" from 0x1800 to 0x1e00 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z16gemmSN_NN_kernelIf6__halfS0_Li128ELi2ELi4ELi8ELi3ELi4EEv22cublasGemmSmallNParamsIT_T0_T1_EPKS2_S7_S2_S2_i'...   done.
GPGPU-Sim: Warning: .minnctapersm ignored. 
GPGPU-Sim PTX: allocating shared region for "_Z16gemmSN_NN_kernelIf6__halfS0_Li128ELi2ELi4ELi8ELi4ELi4EEv22cublasGemmSmallNParamsIT_T0_T1_EPKS2_S7_S2_S2_i$__cuda_local_var_24523_36_non_const_BB" from 0x0 to 0x2000 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_Z16gemmSN_NN_kernelIf6__halfS0_Li128ELi2ELi4ELi8ELi4ELi4EEv22cublasGemmSmallNParamsIT_T0_T1_EPKS2_S7_S2_S2_i$__cuda_local_var_24524_36_non_const_SDOT" from 0x2000 to 0x2800 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z16gemmSN_NN_kernelIf6__halfS0_Li128ELi2ELi4ELi8ELi4ELi4EEv22cublasGemmSmallNParamsIT_T0_T1_EPKS2_S7_S2_S2_i'...   done.
GPGPU-Sim: Warning: .minnctapersm ignored. 
GPGPU-Sim PTX: allocating shared region for "_Z16gemmSN_NN_kernelIf6__halfS0_Li128ELi2ELi4ELi8ELi5ELi4EEv22cublasGemmSmallNParamsIT_T0_T1_EPKS2_S7_S2_S2_i$__cuda_local_var_24523_36_non_const_BB" from 0x0 to 0x2800 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_Z16gemmSN_NN_kernelIf6__halfS0_Li128ELi2ELi4ELi8ELi5ELi4EEv22cublasGemmSmallNParamsIT_T0_T1_EPKS2_S7_S2_S2_i$__cuda_local_var_24524_36_non_const_SDOT" from 0x2800 to 0x3200 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z16gemmSN_NN_kernelIf6__halfS0_Li128ELi2ELi4ELi8ELi5ELi4EEv22cublasGemmSmallNParamsIT_T0_T1_EPKS2_S7_S2_S2_i'...   done.
GPGPU-Sim: Warning: .minnctapersm ignored. 
GPGPU-Sim PTX: allocating shared region for "_Z16gemmSN_NN_kernelIf6__halfS0_Li128ELi2ELi4ELi8ELi6ELi4EEv22cublasGemmSmallNParamsIT_T0_T1_EPKS2_S7_S2_S2_i$__cuda_local_var_24523_36_non_const_BB" from 0x0 to 0x3000 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_Z16gemmSN_NN_kernelIf6__halfS0_Li128ELi2ELi4ELi8ELi6ELi4EEv22cublasGemmSmallNParamsIT_T0_T1_EPKS2_S7_S2_S2_i$__cuda_local_var_24524_36_non_const_SDOT" from 0x3000 to 0x3c00 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z16gemmSN_NN_kernelIf6__halfS0_Li128ELi2ELi4ELi8ELi6ELi4EEv22cublasGemmSmallNParamsIT_T0_T1_EPKS2_S7_S2_S2_i'...   done.
GPGPU-Sim: Warning: .minnctapersm ignored. 
GPGPU-Sim PTX: allocating shared region for "_Z16gemmSN_NN_kernelIf6__halfS0_Li128ELi2ELi4ELi8ELi7ELi4EEv22cublasGemmSmallNParamsIT_T0_T1_EPKS2_S7_S2_S2_i$__cuda_local_var_24523_36_non_const_BB" from 0x0 to 0x3800 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_Z16gemmSN_NN_kernelIf6__halfS0_Li128ELi2ELi4ELi8ELi7ELi4EEv22cublasGemmSmallNParamsIT_T0_T1_EPKS2_S7_S2_S2_i$__cuda_local_var_24524_36_non_const_SDOT" from 0x3800 to 0x4600 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z16gemmSN_NN_kernelIf6__halfS0_Li128ELi2ELi4ELi8ELi7ELi4EEv22cublasGemmSmallNParamsIT_T0_T1_EPKS2_S7_S2_S2_i'...   done.
GPGPU-Sim: Warning: .minnctapersm ignored. 
GPGPU-Sim PTX: allocating shared region for "_Z16gemmSN_NN_kernelIf6__halfS0_Li128ELi2ELi4ELi8ELi8ELi4EEv22cublasGemmSmallNParamsIT_T0_T1_EPKS2_S7_S2_S2_i$__cuda_local_var_24523_36_non_const_BB" from 0x0 to 0x4000 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_Z16gemmSN_NN_kernelIf6__halfS0_Li128ELi2ELi4ELi8ELi8ELi4EEv22cublasGemmSmallNParamsIT_T0_T1_EPKS2_S7_S2_S2_i$__cuda_local_var_24524_36_non_const_SDOT" from 0x4000 to 0x5000 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z16gemmSN_NN_kernelIf6__halfS0_Li128ELi2ELi4ELi8ELi8ELi4EEv22cublasGemmSmallNParamsIT_T0_T1_EPKS2_S7_S2_S2_i'...   done.
GPGPU-Sim: Warning: .minnctapersm ignored. 
GPGPU-Sim PTX: allocating shared region for "_Z16gemmSN_NN_kernelIf6__halfS0_Li256ELi4ELi2ELi8ELi2ELi4EEv22cublasGemmSmallNParamsIT_T0_T1_EPKS2_S7_S2_S2_i$__cuda_local_var_24523_36_non_const_BB" from 0x0 to 0x1000 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_Z16gemmSN_NN_kernelIf6__halfS0_Li256ELi4ELi2ELi8ELi2ELi4EEv22cublasGemmSmallNParamsIT_T0_T1_EPKS2_S7_S2_S2_i$__cuda_local_var_24524_36_non_const_SDOT" from 0x1000 to 0x1800 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z16gemmSN_NN_kernelIf6__halfS0_Li256ELi4ELi2ELi8ELi2ELi4EEv22cublasGemmSmallNParamsIT_T0_T1_EPKS2_S7_S2_S2_i'...   done.
GPGPU-Sim: Warning: .minnctapersm ignored. 
GPGPU-Sim PTX: allocating shared region for "_Z16gemmSN_NN_kernelIf6__halfS0_Li256ELi4ELi2ELi8ELi3ELi4EEv22cublasGemmSmallNParamsIT_T0_T1_EPKS2_S7_S2_S2_i$__cuda_local_var_24523_36_non_const_BB" from 0x0 to 0x1800 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_Z16gemmSN_NN_kernelIf6__halfS0_Li256ELi4ELi2ELi8ELi3ELi4EEv22cublasGemmSmallNParamsIT_T0_T1_EPKS2_S7_S2_S2_i$__cuda_local_var_24524_36_non_const_SDOT" from 0x1800 to 0x2400 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z16gemmSN_NN_kernelIf6__halfS0_Li256ELi4ELi2ELi8ELi3ELi4EEv22cublasGemmSmallNParamsIT_T0_T1_EPKS2_S7_S2_S2_i'...   done.
GPGPU-Sim: Warning: .minnctapersm ignored. 
GPGPU-Sim PTX: allocating shared region for "_Z16gemmSN_NN_kernelIf6__halfS0_Li256ELi4ELi2ELi8ELi4ELi4EEv22cublasGemmSmallNParamsIT_T0_T1_EPKS2_S7_S2_S2_i$__cuda_local_var_24523_36_non_const_BB" from 0x0 to 0x2000 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_Z16gemmSN_NN_kernelIf6__halfS0_Li256ELi4ELi2ELi8ELi4ELi4EEv22cublasGemmSmallNParamsIT_T0_T1_EPKS2_S7_S2_S2_i$__cuda_local_var_24524_36_non_const_SDOT" from 0x2000 to 0x3000 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z16gemmSN_NN_kernelIf6__halfS0_Li256ELi4ELi2ELi8ELi4ELi4EEv22cublasGemmSmallNParamsIT_T0_T1_EPKS2_S7_S2_S2_i'...   done.
GPGPU-Sim: Warning: .minnctapersm ignored. 
GPGPU-Sim PTX: allocating shared region for "_Z16gemmSN_NN_kernelIf6__halfS0_Li256ELi4ELi2ELi8ELi5ELi4EEv22cublasGemmSmallNParamsIT_T0_T1_EPKS2_S7_S2_S2_i$__cuda_local_var_24523_36_non_const_BB" from 0x0 to 0x2800 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_Z16gemmSN_NN_kernelIf6__halfS0_Li256ELi4ELi2ELi8ELi5ELi4EEv22cublasGemmSmallNParamsIT_T0_T1_EPKS2_S7_S2_S2_i$__cuda_local_var_24524_36_non_const_SDOT" from 0x2800 to 0x3c00 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z16gemmSN_NN_kernelIf6__halfS0_Li256ELi4ELi2ELi8ELi5ELi4EEv22cublasGemmSmallNParamsIT_T0_T1_EPKS2_S7_S2_S2_i'...   done.
GPGPU-Sim: Warning: .minnctapersm ignored. 
GPGPU-Sim PTX: allocating shared region for "_Z16gemmSN_NN_kernelIf6__halfS0_Li256ELi4ELi2ELi8ELi6ELi4EEv22cublasGemmSmallNParamsIT_T0_T1_EPKS2_S7_S2_S2_i$__cuda_local_var_24523_36_non_const_BB" from 0x0 to 0x3000 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_Z16gemmSN_NN_kernelIf6__halfS0_Li256ELi4ELi2ELi8ELi6ELi4EEv22cublasGemmSmallNParamsIT_T0_T1_EPKS2_S7_S2_S2_i$__cuda_local_var_24524_36_non_const_SDOT" from 0x3000 to 0x4800 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z16gemmSN_NN_kernelIf6__halfS0_Li256ELi4ELi2ELi8ELi6ELi4EEv22cublasGemmSmallNParamsIT_T0_T1_EPKS2_S7_S2_S2_i'...   done.
GPGPU-Sim: Warning: .minnctapersm ignored. 
GPGPU-Sim PTX: allocating shared region for "_Z16gemmSN_NN_kernelIf6__halfS0_Li256ELi4ELi2ELi8ELi7ELi4EEv22cublasGemmSmallNParamsIT_T0_T1_EPKS2_S7_S2_S2_i$__cuda_local_var_24523_36_non_const_BB" from 0x0 to 0x3800 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_Z16gemmSN_NN_kernelIf6__halfS0_Li256ELi4ELi2ELi8ELi7ELi4EEv22cublasGemmSmallNParamsIT_T0_T1_EPKS2_S7_S2_S2_i$__cuda_local_var_24524_36_non_const_SDOT" from 0x3800 to 0x5400 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z16gemmSN_NN_kernelIf6__halfS0_Li256ELi4ELi2ELi8ELi7ELi4EEv22cublasGemmSmallNParamsIT_T0_T1_EPKS2_S7_S2_S2_i'...   done.
GPGPU-Sim: Warning: .minnctapersm ignored. 
GPGPU-Sim PTX: allocating shared region for "_Z16gemmSN_NN_kernelIf6__halfS0_Li256ELi4ELi2ELi8ELi8ELi4EEv22cublasGemmSmallNParamsIT_T0_T1_EPKS2_S7_S2_S2_i$__cuda_local_var_24523_36_non_const_BB" from 0x0 to 0x4000 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_Z16gemmSN_NN_kernelIf6__halfS0_Li256ELi4ELi2ELi8ELi8ELi4EEv22cublasGemmSmallNParamsIT_T0_T1_EPKS2_S7_S2_S2_i$__cuda_local_var_24524_36_non_const_SDOT" from 0x4000 to 0x6000 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z16gemmSN_NN_kernelIf6__halfS0_Li256ELi4ELi2ELi8ELi8ELi4EEv22cublasGemmSmallNParamsIT_T0_T1_EPKS2_S7_S2_S2_i'...   done.
GPGPU-Sim PTX: allocating shared region for "_Z16gemmSN_TN_kernelIf6__halfS0_Li128ELi16ELi2ELi4ELi2ELi2ELb1EEviiiPKT0_iS3_iPT1_iPKT_S8_S6_S6_ii$__cuda_local_var_24263_36_non_const_BB" from 0x0 to 0x800 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_Z16gemmSN_TN_kernelIf6__halfS0_Li128ELi16ELi2ELi4ELi2ELi2ELb1EEviiiPKT0_iS3_iPT1_iPKT_S8_S6_S6_ii$__cuda_local_var_24264_36_non_const_SDOT" from 0x800 to 0xc00 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z16gemmSN_TN_kernelIf6__halfS0_Li128ELi16ELi2ELi4ELi2ELi2ELb1EEviiiPKT0_iS3_iPT1_iPKT_S8_S6_S6_ii'...   done.
GPGPU-Sim PTX: allocating shared region for "_Z16gemmSN_TN_kernelIf6__halfS0_Li128ELi16ELi2ELi4ELi4ELi4ELb0EEviiiPKT0_iS3_iPT1_iPKT_S8_S6_S6_ii$__cuda_local_var_24263_36_non_const_BB" from 0x0 to 0x1000 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_Z16gemmSN_TN_kernelIf6__halfS0_Li128ELi16ELi2ELi4ELi4ELi4ELb0EEviiiPKT0_iS3_iPT1_iPKT_S8_S6_S6_ii$__cuda_local_var_24264_36_non_const_SDOT" from 0x1000 to 0x1800 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z16gemmSN_TN_kernelIf6__halfS0_Li128ELi16ELi2ELi4ELi4ELi4ELb0EEviiiPKT0_iS3_iPT1_iPKT_S8_S6_S6_ii'...   done.
GPGPU-Sim PTX: allocating shared region for "_Z16gemmSN_TN_kernelIf6__halfS0_Li128ELi16ELi2ELi4ELi4ELi4ELb1EEviiiPKT0_iS3_iPT1_iPKT_S8_S6_S6_ii$__cuda_local_var_24263_36_non_const_BB" from 0x0 to 0x1000 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_Z16gemmSN_TN_kernelIf6__halfS0_Li128ELi16ELi2ELi4ELi4ELi4ELb1EEviiiPKT0_iS3_iPT1_iPKT_S8_S6_S6_ii$__cuda_local_var_24264_36_non_const_SDOT" from 0x1000 to 0x1800 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z16gemmSN_TN_kernelIf6__halfS0_Li128ELi16ELi2ELi4ELi4ELi4ELb1EEviiiPKT0_iS3_iPT1_iPKT_S8_S6_S6_ii'...   done.
GPGPU-Sim PTX: allocating shared region for "_Z16gemmSN_TN_kernelIf6__halfS0_Li128ELi16ELi2ELi4ELi6ELi7ELb0EEviiiPKT0_iS3_iPT1_iPKT_S8_S6_S6_ii$__cuda_local_var_24263_36_non_const_BB" from 0x0 to 0x1c00 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_Z16gemmSN_TN_kernelIf6__halfS0_Li128ELi16ELi2ELi4ELi6ELi7ELb0EEviiiPKT0_iS3_iPT1_iPKT_S8_S6_S6_ii$__cuda_local_var_24264_36_non_const_SDOT" from 0x1c00 to 0x2a00 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z16gemmSN_TN_kernelIf6__halfS0_Li128ELi16ELi2ELi4ELi6ELi7ELb0EEviiiPKT0_iS3_iPT1_iPKT_S8_S6_S6_ii'...   done.
GPGPU-Sim PTX: allocating shared region for "_Z16gemmSN_TN_kernelIf6__halfS0_Li128ELi16ELi2ELi4ELi8ELi9ELb0EEviiiPKT0_iS3_iPT1_iPKT_S8_S6_S6_ii$__cuda_local_var_24263_36_non_const_BB" from 0x0 to 0x2400 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_Z16gemmSN_TN_kernelIf6__halfS0_Li128ELi16ELi2ELi4ELi8ELi9ELb0EEviiiPKT0_iS3_iPT1_iPKT_S8_S6_S6_ii$__cuda_local_var_24264_36_non_const_SDOT" from 0x2400 to 0x3600 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z16gemmSN_TN_kernelIf6__halfS0_Li128ELi16ELi2ELi4ELi8ELi9ELb0EEviiiPKT0_iS3_iPT1_iPKT_S8_S6_S6_ii'...   done.
GPGPU-Sim PTX: allocating shared region for "_Z16gemmSN_TN_kernelIf6__halfS0_Li128ELi16ELi2ELi4ELi10ELi11ELb0EEviiiPKT0_iS3_iPT1_iPKT_S8_S6_S6_ii$__cuda_local_var_24263_36_non_const_BB" from 0x0 to 0x2c00 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_Z16gemmSN_TN_kernelIf6__halfS0_Li128ELi16ELi2ELi4ELi10ELi11ELb0EEviiiPKT0_iS3_iPT1_iPKT_S8_S6_S6_ii$__cuda_local_var_24264_36_non_const_SDOT" from 0x2c00 to 0x4200 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z16gemmSN_TN_kernelIf6__halfS0_Li128ELi16ELi2ELi4ELi10ELi11ELb0EEviiiPKT0_iS3_iPT1_iPKT_S8_S6_S6_ii'...   done.
GPGPU-Sim PTX: allocating shared region for "_Z16gemmSN_TN_kernelIf6__halfS0_Li128ELi16ELi2ELi4ELi14ELi15ELb0EEviiiPKT0_iS3_iPT1_iPKT_S8_S6_S6_ii$__cuda_local_var_24263_36_non_const_BB" from 0x0 to 0x3c00 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_Z16gemmSN_TN_kernelIf6__halfS0_Li128ELi16ELi2ELi4ELi14ELi15ELb0EEviiiPKT0_iS3_iPT1_iPKT_S8_S6_S6_ii$__cuda_local_var_24264_36_non_const_SDOT" from 0x3c00 to 0x5a00 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z16gemmSN_TN_kernelIf6__halfS0_Li128ELi16ELi2ELi4ELi14ELi15ELb0EEviiiPKT0_iS3_iPT1_iPKT_S8_S6_S6_ii'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file cudaDataLoader.20.sm_50.ptx
GPGPU-Sim PTX: Parsing cudaDataLoader.22.sm_50.ptx
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file cudaDataLoader.22.sm_50.ptx
GPGPU-Sim PTX: Parsing cudaDataLoader.23.sm_50.ptx
GPGPU-Sim PTX: allocating shared region for "partialSumExtern" from 0x0 to 0x0 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_Z17gemv2T_kernel_valIfffLi128ELi16ELi4ELi4ELb1EEviiT1_PKT_iS3_iS0_PT0_i$__cuda_local_var_24182_36_non_const_XX" from 0x0 to 0x800 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_Z17gemv2T_kernel_valIfffLi128ELi16ELi4ELi4ELb1EEviiT1_PKT_iS3_iS0_PT0_i$__cuda_local_var_24183_36_non_const_SDOT" from 0x800 to 0xa00 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z17gemv2T_kernel_valIfffLi128ELi16ELi4ELi4ELb1EEviiT1_PKT_iS3_iS0_PT0_i'...   done.
GPGPU-Sim PTX: allocating shared region for "_Z17gemv2T_kernel_refIfffLi128ELi16ELi4ELi4ELb1EEviiPKT1_PKT_iS5_iS2_PT0_i$__cuda_local_var_24196_36_non_const_XX" from 0x0 to 0x800 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_Z17gemv2T_kernel_refIfffLi128ELi16ELi4ELi4ELb1EEviiPKT1_PKT_iS5_iS2_PT0_i$__cuda_local_var_24197_36_non_const_SDOT" from 0x800 to 0xa00 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z17gemv2T_kernel_refIfffLi128ELi16ELi4ELi4ELb1EEviiPKT1_PKT_iS5_iS2_PT0_i'...   done.
GPGPU-Sim PTX: allocating shared region for "_Z17gemv2T_kernel_valIfffLi128ELi16ELi4ELi4ELb0EEviiT1_PKT_iS3_iS0_PT0_i$__cuda_local_var_24182_36_non_const_XX" from 0x0 to 0x800 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_Z17gemv2T_kernel_valIfffLi128ELi16ELi4ELi4ELb0EEviiT1_PKT_iS3_iS0_PT0_i$__cuda_local_var_24183_36_non_const_SDOT" from 0x800 to 0xa00 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z17gemv2T_kernel_valIfffLi128ELi16ELi4ELi4ELb0EEviiT1_PKT_iS3_iS0_PT0_i'...   done.
GPGPU-Sim PTX: allocating shared region for "_Z17gemv2T_kernel_refIfffLi128ELi16ELi4ELi4ELb0EEviiPKT1_PKT_iS5_iS2_PT0_i$__cuda_local_var_24196_36_non_const_XX" from 0x0 to 0x800 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_Z17gemv2T_kernel_refIfffLi128ELi16ELi4ELi4ELb0EEviiPKT1_PKT_iS5_iS2_PT0_i$__cuda_local_var_24197_36_non_const_SDOT" from 0x800 to 0xa00 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z17gemv2T_kernel_refIfffLi128ELi16ELi4ELi4ELb0EEviiPKT1_PKT_iS5_iS2_PT0_i'...   done.
GPGPU-Sim: Warning: .minnctapersm ignored. 
GPGPU-Sim PTX: allocating shared region for "_Z17gemv2N_kernel_valIfffLi128ELi1ELi4ELi4ELi1EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E$__cuda_local_var_24534_36_non_const_XX" from 0x0 to 0x800 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_Z17gemv2N_kernel_valIfffLi128ELi1ELi4ELi4ELi1EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E$__cuda_local_var_24535_33_non_const_SDOT" from 0x800 to 0xa00 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z17gemv2N_kernel_valIfffLi128ELi1ELi4ELi4ELi1EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E'...   done.
GPGPU-Sim: Warning: .minnctapersm ignored. 
GPGPU-Sim PTX: allocating shared region for "_Z17gemv2N_kernel_valIfffLi128ELi1ELi4ELi4ELi11EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E$__cuda_local_var_24534_36_non_const_XX" from 0x0 to 0x800 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_Z17gemv2N_kernel_valIfffLi128ELi1ELi4ELi4ELi11EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E$__cuda_local_var_24535_33_non_const_SDOT" from 0x800 to 0xa00 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z17gemv2N_kernel_valIfffLi128ELi1ELi4ELi4ELi11EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E'...   done.
GPGPU-Sim: Warning: .minnctapersm ignored. 
GPGPU-Sim PTX: allocating shared region for "_Z17gemv2N_kernel_refIfffLi128ELi1ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E$__cuda_local_var_24546_36_non_const_XX" from 0x0 to 0x800 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_Z17gemv2N_kernel_refIfffLi128ELi1ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E$__cuda_local_var_24547_33_non_const_SDOT" from 0x800 to 0xa00 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z17gemv2N_kernel_refIfffLi128ELi1ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E'...   done.
GPGPU-Sim: Warning: .minnctapersm ignored. 
GPGPU-Sim PTX: allocating shared region for "_Z17gemv2N_kernel_refIfffLi128ELi1ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E$__cuda_local_var_24546_36_non_const_XX" from 0x0 to 0x800 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_Z17gemv2N_kernel_refIfffLi128ELi1ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E$__cuda_local_var_24547_33_non_const_SDOT" from 0x800 to 0xa00 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z17gemv2N_kernel_refIfffLi128ELi1ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E'...   done.
GPGPU-Sim: Warning: .minnctapersm ignored. 
GPGPU-Sim PTX: allocating shared region for "_Z17gemv2N_kernel_valIfffLi128ELi2ELi4ELi4ELi1EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E$__cuda_local_var_24534_36_non_const_XX" from 0x0 to 0x800 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_Z17gemv2N_kernel_valIfffLi128ELi2ELi4ELi4ELi1EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E$__cuda_local_var_24535_33_non_const_SDOT" from 0x800 to 0xa00 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z17gemv2N_kernel_valIfffLi128ELi2ELi4ELi4ELi1EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E'...   done.
GPGPU-Sim: Warning: .minnctapersm ignored. 
GPGPU-Sim PTX: allocating shared region for "_Z17gemv2N_kernel_valIfffLi128ELi2ELi4ELi4ELi11EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E$__cuda_local_var_24534_36_non_const_XX" from 0x0 to 0x800 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_Z17gemv2N_kernel_valIfffLi128ELi2ELi4ELi4ELi11EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E$__cuda_local_var_24535_33_non_const_SDOT" from 0x800 to 0xa00 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z17gemv2N_kernel_valIfffLi128ELi2ELi4ELi4ELi11EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E'...   done.
GPGPU-Sim: Warning: .minnctapersm ignored. 
GPGPU-Sim PTX: allocating shared region for "_Z17gemv2N_kernel_refIfffLi128ELi2ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E$__cuda_local_var_24546_36_non_const_XX" from 0x0 to 0x800 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_Z17gemv2N_kernel_refIfffLi128ELi2ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E$__cuda_local_var_24547_33_non_const_SDOT" from 0x800 to 0xa00 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z17gemv2N_kernel_refIfffLi128ELi2ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E'...   done.
GPGPU-Sim: Warning: .minnctapersm ignored. 
GPGPU-Sim PTX: allocating shared region for "_Z17gemv2N_kernel_refIfffLi128ELi2ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E$__cuda_local_var_24546_36_non_const_XX" from 0x0 to 0x800 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_Z17gemv2N_kernel_refIfffLi128ELi2ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E$__cuda_local_var_24547_33_non_const_SDOT" from 0x800 to 0xa00 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z17gemv2N_kernel_refIfffLi128ELi2ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E'...   done.
GPGPU-Sim: Warning: .minnctapersm ignored. 
GPGPU-Sim PTX: allocating shared region for "_Z17gemv2N_kernel_valIfffLi128ELi4ELi4ELi4ELi1EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E$__cuda_local_var_24534_36_non_const_XX" from 0x0 to 0x800 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_Z17gemv2N_kernel_valIfffLi128ELi4ELi4ELi4ELi1EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E$__cuda_local_var_24535_33_non_const_SDOT" from 0x800 to 0xa00 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z17gemv2N_kernel_valIfffLi128ELi4ELi4ELi4ELi1EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E'...   done.
GPGPU-Sim: Warning: .minnctapersm ignored. 
GPGPU-Sim PTX: allocating shared region for "_Z17gemv2N_kernel_valIfffLi128ELi4ELi4ELi4ELi11EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E$__cuda_local_var_24534_36_non_const_XX" from 0x0 to 0x800 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_Z17gemv2N_kernel_valIfffLi128ELi4ELi4ELi4ELi11EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E$__cuda_local_var_24535_33_non_const_SDOT" from 0x800 to 0xa00 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z17gemv2N_kernel_valIfffLi128ELi4ELi4ELi4ELi11EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E'...   done.
GPGPU-Sim: Warning: .minnctapersm ignored. 
GPGPU-Sim PTX: allocating shared region for "_Z17gemv2N_kernel_refIfffLi128ELi4ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E$__cuda_local_var_24546_36_non_const_XX" from 0x0 to 0x800 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_Z17gemv2N_kernel_refIfffLi128ELi4ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E$__cuda_local_var_24547_33_non_const_SDOT" from 0x800 to 0xa00 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z17gemv2N_kernel_refIfffLi128ELi4ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E'...   done.
GPGPU-Sim: Warning: .minnctapersm ignored. 
GPGPU-Sim PTX: allocating shared region for "_Z17gemv2N_kernel_refIfffLi128ELi4ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E$__cuda_local_var_24546_36_non_const_XX" from 0x0 to 0x800 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_Z17gemv2N_kernel_refIfffLi128ELi4ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E$__cuda_local_var_24547_33_non_const_SDOT" from 0x800 to 0xa00 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z17gemv2N_kernel_refIfffLi128ELi4ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E'...   done.
GPGPU-Sim: Warning: .minnctapersm ignored. 
GPGPU-Sim PTX: allocating shared region for "_Z17gemv2N_kernel_valIfffLi128ELi32ELi4ELi4ELi1EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E$__cuda_local_var_24534_36_non_const_XX" from 0x0 to 0x800 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_Z17gemv2N_kernel_valIfffLi128ELi32ELi4ELi4ELi1EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E$__cuda_local_var_24535_33_non_const_SDOT" from 0x800 to 0xa00 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z17gemv2N_kernel_valIfffLi128ELi32ELi4ELi4ELi1EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E'...   done.
GPGPU-Sim: Warning: .minnctapersm ignored. 
GPGPU-Sim PTX: allocating shared region for "_Z17gemv2N_kernel_valIfffLi128ELi32ELi4ELi4ELi11EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E$__cuda_local_var_24534_36_non_const_XX" from 0x0 to 0x800 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_Z17gemv2N_kernel_valIfffLi128ELi32ELi4ELi4ELi11EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E$__cuda_local_var_24535_33_non_const_SDOT" from 0x800 to 0xa00 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z17gemv2N_kernel_valIfffLi128ELi32ELi4ELi4ELi11EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E'...   done.
GPGPU-Sim: Warning: .minnctapersm ignored. 
GPGPU-Sim PTX: allocating shared region for "_Z17gemv2N_kernel_refIfffLi128ELi32ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E$__cuda_local_var_24546_36_non_const_XX" from 0x0 to 0x800 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_Z17gemv2N_kernel_refIfffLi128ELi32ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E$__cuda_local_var_24547_33_non_const_SDOT" from 0x800 to 0xa00 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z17gemv2N_kernel_refIfffLi128ELi32ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E'...   done.
GPGPU-Sim: Warning: .minnctapersm ignored. 
GPGPU-Sim PTX: allocating shared region for "_Z17gemv2N_kernel_refIfffLi128ELi32ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E$__cuda_local_var_24546_36_non_const_XX" from 0x0 to 0x800 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_Z17gemv2N_kernel_refIfffLi128ELi32ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E$__cuda_local_var_24547_33_non_const_SDOT" from 0x800 to 0xa00 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z17gemv2N_kernel_refIfffLi128ELi32ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E'...   done.
GPGPU-Sim: Warning: .minnctapersm ignored. 
GPGPU-Sim PTX: allocating shared region for "_Z17gemv2N_kernel_valIfffLi128ELi8ELi4ELi4ELi1EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E$__cuda_local_var_24534_36_non_const_XX" from 0x0 to 0x800 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_Z17gemv2N_kernel_valIfffLi128ELi8ELi4ELi4ELi1EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E$__cuda_local_var_24535_33_non_const_SDOT" from 0x800 to 0xa00 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z17gemv2N_kernel_valIfffLi128ELi8ELi4ELi4ELi1EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E'...   done.
GPGPU-Sim: Warning: .minnctapersm ignored. 
GPGPU-Sim PTX: allocating shared region for "_Z17gemv2N_kernel_valIfffLi128ELi8ELi4ELi4ELi11EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E$__cuda_local_var_24534_36_non_const_XX" from 0x0 to 0x800 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_Z17gemv2N_kernel_valIfffLi128ELi8ELi4ELi4ELi11EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E$__cuda_local_var_24535_33_non_const_SDOT" from 0x800 to 0xa00 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z17gemv2N_kernel_valIfffLi128ELi8ELi4ELi4ELi11EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E'...   done.
GPGPU-Sim: Warning: .minnctapersm ignored. 
GPGPU-Sim PTX: allocating shared region for "_Z17gemv2N_kernel_refIfffLi128ELi8ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E$__cuda_local_var_24546_36_non_const_XX" from 0x0 to 0x800 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_Z17gemv2N_kernel_refIfffLi128ELi8ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E$__cuda_local_var_24547_33_non_const_SDOT" from 0x800 to 0xa00 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z17gemv2N_kernel_refIfffLi128ELi8ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E'...   done.
GPGPU-Sim: Warning: .minnctapersm ignored. 
GPGPU-Sim PTX: allocating shared region for "_Z17gemv2N_kernel_refIfffLi128ELi8ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E$__cuda_local_var_24546_36_non_const_XX" from 0x0 to 0x800 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_Z17gemv2N_kernel_refIfffLi128ELi8ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E$__cuda_local_var_24547_33_non_const_SDOT" from 0x800 to 0xa00 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z17gemv2N_kernel_refIfffLi128ELi8ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E'...   done.
GPGPU-Sim PTX: allocating shared region for "_Z17gemv2T_kernel_valIfffLi128ELi16ELi2ELi4ELb1EEviiT1_PKT_iS3_iS0_PT0_i$__cuda_local_var_24182_36_non_const_XX" from 0x0 to 0x400 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_Z17gemv2T_kernel_valIfffLi128ELi16ELi2ELi4ELb1EEviiT1_PKT_iS3_iS0_PT0_i$__cuda_local_var_24183_36_non_const_SDOT" from 0x400 to 0x600 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z17gemv2T_kernel_valIfffLi128ELi16ELi2ELi4ELb1EEviiT1_PKT_iS3_iS0_PT0_i'...   done.
GPGPU-Sim PTX: allocating shared region for "_Z17gemv2T_kernel_refIfffLi128ELi16ELi2ELi4ELb1EEviiPKT1_PKT_iS5_iS2_PT0_i$__cuda_local_var_24196_36_non_const_XX" from 0x0 to 0x400 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_Z17gemv2T_kernel_refIfffLi128ELi16ELi2ELi4ELb1EEviiPKT1_PKT_iS5_iS2_PT0_i$__cuda_local_var_24197_36_non_const_SDOT" from 0x400 to 0x600 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z17gemv2T_kernel_refIfffLi128ELi16ELi2ELi4ELb1EEviiPKT1_PKT_iS5_iS2_PT0_i'...   done.
GPGPU-Sim PTX: allocating shared region for "_Z17gemv2T_kernel_valIfffLi128ELi16ELi2ELi4ELb0EEviiT1_PKT_iS3_iS0_PT0_i$__cuda_local_var_24182_36_non_const_XX" from 0x0 to 0x400 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_Z17gemv2T_kernel_valIfffLi128ELi16ELi2ELi4ELb0EEviiT1_PKT_iS3_iS0_PT0_i$__cuda_local_var_24183_36_non_const_SDOT" from 0x400 to 0x600 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z17gemv2T_kernel_valIfffLi128ELi16ELi2ELi4ELb0EEviiT1_PKT_iS3_iS0_PT0_i'...   done.
GPGPU-Sim PTX: allocating shared region for "_Z17gemv2T_kernel_refIfffLi128ELi16ELi2ELi4ELb0EEviiPKT1_PKT_iS5_iS2_PT0_i$__cuda_local_var_24196_36_non_const_XX" from 0x0 to 0x400 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_Z17gemv2T_kernel_refIfffLi128ELi16ELi2ELi4ELb0EEviiPKT1_PKT_iS5_iS2_PT0_i$__cuda_local_var_24197_36_non_const_SDOT" from 0x400 to 0x600 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z17gemv2T_kernel_refIfffLi128ELi16ELi2ELi4ELb0EEviiPKT1_PKT_iS5_iS2_PT0_i'...   done.
GPGPU-Sim: Warning: .minnctapersm ignored. 
GPGPU-Sim PTX: allocating shared region for "_Z17gemv2N_kernel_valIfffLi128ELi1ELi2ELi4ELi1EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E$__cuda_local_var_24534_36_non_const_XX" from 0x0 to 0x400 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_Z17gemv2N_kernel_valIfffLi128ELi1ELi2ELi4ELi1EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E$__cuda_local_var_24535_33_non_const_SDOT" from 0x400 to 0x600 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z17gemv2N_kernel_valIfffLi128ELi1ELi2ELi4ELi1EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E'...   done.
GPGPU-Sim: Warning: .minnctapersm ignored. 
GPGPU-Sim PTX: allocating shared region for "_Z17gemv2N_kernel_valIfffLi128ELi1ELi2ELi4ELi11EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E$__cuda_local_var_24534_36_non_const_XX" from 0x0 to 0x400 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_Z17gemv2N_kernel_valIfffLi128ELi1ELi2ELi4ELi11EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E$__cuda_local_var_24535_33_non_const_SDOT" from 0x400 to 0x600 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z17gemv2N_kernel_valIfffLi128ELi1ELi2ELi4ELi11EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E'...   done.
GPGPU-Sim: Warning: .minnctapersm ignored. 
GPGPU-Sim PTX: allocating shared region for "_Z17gemv2N_kernel_refIfffLi128ELi1ELi2ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E$__cuda_local_var_24546_36_non_const_XX" from 0x0 to 0x400 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_Z17gemv2N_kernel_refIfffLi128ELi1ELi2ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E$__cuda_local_var_24547_33_non_const_SDOT" from 0x400 to 0x600 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z17gemv2N_kernel_refIfffLi128ELi1ELi2ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E'...   done.
GPGPU-Sim: Warning: .minnctapersm ignored. 
GPGPU-Sim PTX: allocating shared region for "_Z17gemv2N_kernel_refIfffLi128ELi1ELi2ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E$__cuda_local_var_24546_36_non_const_XX" from 0x0 to 0x400 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_Z17gemv2N_kernel_refIfffLi128ELi1ELi2ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E$__cuda_local_var_24547_33_non_const_SDOT" from 0x400 to 0x600 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z17gemv2N_kernel_refIfffLi128ELi1ELi2ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z18gemvNSP_kernel_valIfffLi1ELi8ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z18gemvNSP_kernel_refIfffLi1ELi8ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z18gemvNSP_kernel_valIfffLi1ELi1ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z18gemvNSP_kernel_valIfffLi11ELi1ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z18gemvNSP_kernel_valIfffLi1ELi2ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z18gemvNSP_kernel_valIfffLi11ELi2ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z18gemvNSP_kernel_valIfffLi1ELi4ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z18gemvNSP_kernel_valIfffLi11ELi4ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z18gemvNSP_kernel_valIfffLi11ELi8ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z18gemvNSP_kernel_valIfffLi1ELi16ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z18gemvNSP_kernel_valIfffLi11ELi16ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z18gemvNSP_kernel_valIfffLi1ELi32ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z18gemvNSP_kernel_valIfffLi11ELi32ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z18gemvNSP_kernel_refIfffLi1ELi1ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z18gemvNSP_kernel_refIfffLi11ELi1ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z18gemvNSP_kernel_refIfffLi1ELi2ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z18gemvNSP_kernel_refIfffLi11ELi2ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z18gemvNSP_kernel_refIfffLi1ELi4ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z18gemvNSP_kernel_refIfffLi11ELi4ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z18gemvNSP_kernel_refIfffLi11ELi8ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z18gemvNSP_kernel_refIfffLi1ELi16ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z18gemvNSP_kernel_refIfffLi11ELi16ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z18gemvNSP_kernel_refIfffLi1ELi32ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z18gemvNSP_kernel_refIfffLi11ELi32ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E'...   done.
GPGPU-Sim PTX: allocating shared region for "_Z17gemv2T_kernel_valI6__halfffLi128ELi16ELi4ELi4ELb1EEviiT1_PKT_iS4_iS1_PT0_i$__cuda_local_var_24182_36_non_const_XX" from 0x0 to 0x800 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_Z17gemv2T_kernel_valI6__halfffLi128ELi16ELi4ELi4ELb1EEviiT1_PKT_iS4_iS1_PT0_i$__cuda_local_var_24183_36_non_const_SDOT" from 0x800 to 0xa00 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z17gemv2T_kernel_valI6__halfffLi128ELi16ELi4ELi4ELb1EEviiT1_PKT_iS4_iS1_PT0_i'...   done.
GPGPU-Sim PTX: allocating shared region for "_Z17gemv2T_kernel_refI6__halfffLi128ELi16ELi4ELi4ELb1EEviiPKT1_PKT_iS6_iS3_PT0_i$__cuda_local_var_24196_36_non_const_XX" from 0x0 to 0x800 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_Z17gemv2T_kernel_refI6__halfffLi128ELi16ELi4ELi4ELb1EEviiPKT1_PKT_iS6_iS3_PT0_i$__cuda_local_var_24197_36_non_const_SDOT" from 0x800 to 0xa00 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z17gemv2T_kernel_refI6__halfffLi128ELi16ELi4ELi4ELb1EEviiPKT1_PKT_iS6_iS3_PT0_i'...   done.
GPGPU-Sim PTX: allocating shared region for "_Z17gemv2T_kernel_valI6__halfffLi128ELi16ELi4ELi4ELb0EEviiT1_PKT_iS4_iS1_PT0_i$__cuda_local_var_24182_36_non_const_XX" from 0x0 to 0x800 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_Z17gemv2T_kernel_valI6__halfffLi128ELi16ELi4ELi4ELb0EEviiT1_PKT_iS4_iS1_PT0_i$__cuda_local_var_24183_36_non_const_SDOT" from 0x800 to 0xa00 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z17gemv2T_kernel_valI6__halfffLi128ELi16ELi4ELi4ELb0EEviiT1_PKT_iS4_iS1_PT0_i'...   done.
GPGPU-Sim PTX: allocating shared region for "_Z17gemv2T_kernel_refI6__halfffLi128ELi16ELi4ELi4ELb0EEviiPKT1_PKT_iS6_iS3_PT0_i$__cuda_local_var_24196_36_non_const_XX" from 0x0 to 0x800 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_Z17gemv2T_kernel_refI6__halfffLi128ELi16ELi4ELi4ELb0EEviiPKT1_PKT_iS6_iS3_PT0_i$__cuda_local_var_24197_36_non_const_SDOT" from 0x800 to 0xa00 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z17gemv2T_kernel_refI6__halfffLi128ELi16ELi4ELi4ELb0EEviiPKT1_PKT_iS6_iS3_PT0_i'...   done.
GPGPU-Sim: Warning: .minnctapersm ignored. 
GPGPU-Sim PTX: allocating shared region for "_Z17gemv2N_kernel_valI6__halfffLi128ELi1ELi4ELi4ELi1EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E$__cuda_local_var_24534_36_non_const_XX" from 0x0 to 0x800 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_Z17gemv2N_kernel_valI6__halfffLi128ELi1ELi4ELi4ELi1EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E$__cuda_local_var_24535_33_non_const_SDOT" from 0x800 to 0xa00 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z17gemv2N_kernel_valI6__halfffLi128ELi1ELi4ELi4ELi1EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E'...   done.
GPGPU-Sim: Warning: .minnctapersm ignored. 
GPGPU-Sim PTX: allocating shared region for "_Z17gemv2N_kernel_valI6__halfffLi128ELi1ELi4ELi4ELi11EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E$__cuda_local_var_24534_36_non_const_XX" from 0x0 to 0x800 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_Z17gemv2N_kernel_valI6__halfffLi128ELi1ELi4ELi4ELi11EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E$__cuda_local_var_24535_33_non_const_SDOT" from 0x800 to 0xa00 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z17gemv2N_kernel_valI6__halfffLi128ELi1ELi4ELi4ELi11EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E'...   done.
GPGPU-Sim: Warning: .minnctapersm ignored. 
GPGPU-Sim PTX: allocating shared region for "_Z17gemv2N_kernel_refI6__halfffLi128ELi1ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E$__cuda_local_var_24546_36_non_const_XX" from 0x0 to 0x800 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_Z17gemv2N_kernel_refI6__halfffLi128ELi1ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E$__cuda_local_var_24547_33_non_const_SDOT" from 0x800 to 0xa00 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z17gemv2N_kernel_refI6__halfffLi128ELi1ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E'...   done.
GPGPU-Sim: Warning: .minnctapersm ignored. 
GPGPU-Sim PTX: allocating shared region for "_Z17gemv2N_kernel_refI6__halfffLi128ELi1ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E$__cuda_local_var_24546_36_non_const_XX" from 0x0 to 0x800 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_Z17gemv2N_kernel_refI6__halfffLi128ELi1ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E$__cuda_local_var_24547_33_non_const_SDOT" from 0x800 to 0xa00 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z17gemv2N_kernel_refI6__halfffLi128ELi1ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E'...   done.
GPGPU-Sim: Warning: .minnctapersm ignored. 
GPGPU-Sim PTX: allocating shared region for "_Z17gemv2N_kernel_valI6__halfffLi128ELi2ELi4ELi4ELi1EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E$__cuda_local_var_24534_36_non_const_XX" from 0x0 to 0x800 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_Z17gemv2N_kernel_valI6__halfffLi128ELi2ELi4ELi4ELi1EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E$__cuda_local_var_24535_33_non_const_SDOT" from 0x800 to 0xa00 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z17gemv2N_kernel_valI6__halfffLi128ELi2ELi4ELi4ELi1EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E'...   done.
GPGPU-Sim: Warning: .minnctapersm ignored. 
GPGPU-Sim PTX: allocating shared region for "_Z17gemv2N_kernel_valI6__halfffLi128ELi2ELi4ELi4ELi11EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E$__cuda_local_var_24534_36_non_const_XX" from 0x0 to 0x800 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_Z17gemv2N_kernel_valI6__halfffLi128ELi2ELi4ELi4ELi11EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E$__cuda_local_var_24535_33_non_const_SDOT" from 0x800 to 0xa00 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z17gemv2N_kernel_valI6__halfffLi128ELi2ELi4ELi4ELi11EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E'...   done.
GPGPU-Sim: Warning: .minnctapersm ignored. 
GPGPU-Sim PTX: allocating shared region for "_Z17gemv2N_kernel_refI6__halfffLi128ELi2ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E$__cuda_local_var_24546_36_non_const_XX" from 0x0 to 0x800 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_Z17gemv2N_kernel_refI6__halfffLi128ELi2ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E$__cuda_local_var_24547_33_non_const_SDOT" from 0x800 to 0xa00 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z17gemv2N_kernel_refI6__halfffLi128ELi2ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E'...   done.
GPGPU-Sim: Warning: .minnctapersm ignored. 
GPGPU-Sim PTX: allocating shared region for "_Z17gemv2N_kernel_refI6__halfffLi128ELi2ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E$__cuda_local_var_24546_36_non_const_XX" from 0x0 to 0x800 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_Z17gemv2N_kernel_refI6__halfffLi128ELi2ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E$__cuda_local_var_24547_33_non_const_SDOT" from 0x800 to 0xa00 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z17gemv2N_kernel_refI6__halfffLi128ELi2ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E'...   done.
GPGPU-Sim: Warning: .minnctapersm ignored. 
GPGPU-Sim PTX: allocating shared region for "_Z17gemv2N_kernel_valI6__halfffLi128ELi4ELi4ELi4ELi1EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E$__cuda_local_var_24534_36_non_const_XX" from 0x0 to 0x800 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_Z17gemv2N_kernel_valI6__halfffLi128ELi4ELi4ELi4ELi1EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E$__cuda_local_var_24535_33_non_const_SDOT" from 0x800 to 0xa00 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z17gemv2N_kernel_valI6__halfffLi128ELi4ELi4ELi4ELi1EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E'...   done.
GPGPU-Sim: Warning: .minnctapersm ignored. 
GPGPU-Sim PTX: allocating shared region for "_Z17gemv2N_kernel_valI6__halfffLi128ELi4ELi4ELi4ELi11EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E$__cuda_local_var_24534_36_non_const_XX" from 0x0 to 0x800 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_Z17gemv2N_kernel_valI6__halfffLi128ELi4ELi4ELi4ELi11EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E$__cuda_local_var_24535_33_non_const_SDOT" from 0x800 to 0xa00 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z17gemv2N_kernel_valI6__halfffLi128ELi4ELi4ELi4ELi11EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E'...   done.
GPGPU-Sim: Warning: .minnctapersm ignored. 
GPGPU-Sim PTX: allocating shared region for "_Z17gemv2N_kernel_refI6__halfffLi128ELi4ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E$__cuda_local_var_24546_36_non_const_XX" from 0x0 to 0x800 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_Z17gemv2N_kernel_refI6__halfffLi128ELi4ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E$__cuda_local_var_24547_33_non_const_SDOT" from 0x800 to 0xa00 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z17gemv2N_kernel_refI6__halfffLi128ELi4ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E'...   done.
GPGPU-Sim: Warning: .minnctapersm ignored. 
GPGPU-Sim PTX: allocating shared region for "_Z17gemv2N_kernel_refI6__halfffLi128ELi4ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E$__cuda_local_var_24546_36_non_const_XX" from 0x0 to 0x800 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_Z17gemv2N_kernel_refI6__halfffLi128ELi4ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E$__cuda_local_var_24547_33_non_const_SDOT" from 0x800 to 0xa00 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z17gemv2N_kernel_refI6__halfffLi128ELi4ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E'...   done.
GPGPU-Sim: Warning: .minnctapersm ignored. 
GPGPU-Sim PTX: allocating shared region for "_Z17gemv2N_kernel_valI6__halfffLi128ELi32ELi4ELi4ELi1EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E$__cuda_local_var_24534_36_non_const_XX" from 0x0 to 0x800 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_Z17gemv2N_kernel_valI6__halfffLi128ELi32ELi4ELi4ELi1EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E$__cuda_local_var_24535_33_non_const_SDOT" from 0x800 to 0xa00 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z17gemv2N_kernel_valI6__halfffLi128ELi32ELi4ELi4ELi1EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E'...   done.
GPGPU-Sim: Warning: .minnctapersm ignored. 
GPGPU-Sim PTX: allocating shared region for "_Z17gemv2N_kernel_valI6__halfffLi128ELi32ELi4ELi4ELi11EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E$__cuda_local_var_24534_36_non_const_XX" from 0x0 to 0x800 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_Z17gemv2N_kernel_valI6__halfffLi128ELi32ELi4ELi4ELi11EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E$__cuda_local_var_24535_33_non_const_SDOT" from 0x800 to 0xa00 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z17gemv2N_kernel_valI6__halfffLi128ELi32ELi4ELi4ELi11EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E'...   done.
GPGPU-Sim: Warning: .minnctapersm ignored. 
GPGPU-Sim PTX: allocating shared region for "_Z17gemv2N_kernel_refI6__halfffLi128ELi32ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E$__cuda_local_var_24546_36_non_const_XX" from 0x0 to 0x800 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_Z17gemv2N_kernel_refI6__halfffLi128ELi32ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E$__cuda_local_var_24547_33_non_const_SDOT" from 0x800 to 0xa00 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z17gemv2N_kernel_refI6__halfffLi128ELi32ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E'...   done.
GPGPU-Sim: Warning: .minnctapersm ignored. 
GPGPU-Sim PTX: allocating shared region for "_Z17gemv2N_kernel_refI6__halfffLi128ELi32ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E$__cuda_local_var_24546_36_non_const_XX" from 0x0 to 0x800 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_Z17gemv2N_kernel_refI6__halfffLi128ELi32ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E$__cuda_local_var_24547_33_non_const_SDOT" from 0x800 to 0xa00 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z17gemv2N_kernel_refI6__halfffLi128ELi32ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E'...   done.
GPGPU-Sim: Warning: .minnctapersm ignored. 
GPGPU-Sim PTX: allocating shared region for "_Z17gemv2N_kernel_valI6__halfffLi128ELi8ELi4ELi4ELi1EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E$__cuda_local_var_24534_36_non_const_XX" from 0x0 to 0x800 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_Z17gemv2N_kernel_valI6__halfffLi128ELi8ELi4ELi4ELi1EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E$__cuda_local_var_24535_33_non_const_SDOT" from 0x800 to 0xa00 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z17gemv2N_kernel_valI6__halfffLi128ELi8ELi4ELi4ELi1EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E'...   done.
GPGPU-Sim: Warning: .minnctapersm ignored. 
GPGPU-Sim PTX: allocating shared region for "_Z17gemv2N_kernel_valI6__halfffLi128ELi8ELi4ELi4ELi11EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E$__cuda_local_var_24534_36_non_const_XX" from 0x0 to 0x800 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_Z17gemv2N_kernel_valI6__halfffLi128ELi8ELi4ELi4ELi11EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E$__cuda_local_var_24535_33_non_const_SDOT" from 0x800 to 0xa00 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z17gemv2N_kernel_valI6__halfffLi128ELi8ELi4ELi4ELi11EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E'...   done.
GPGPU-Sim: Warning: .minnctapersm ignored. 
GPGPU-Sim PTX: allocating shared region for "_Z17gemv2N_kernel_refI6__halfffLi128ELi8ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E$__cuda_local_var_24546_36_non_const_XX" from 0x0 to 0x800 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_Z17gemv2N_kernel_refI6__halfffLi128ELi8ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E$__cuda_local_var_24547_33_non_const_SDOT" from 0x800 to 0xa00 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z17gemv2N_kernel_refI6__halfffLi128ELi8ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E'...   done.
GPGPU-Sim: Warning: .minnctapersm ignored. 
GPGPU-Sim PTX: allocating shared region for "_Z17gemv2N_kernel_refI6__halfffLi128ELi8ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E$__cuda_local_var_24546_36_non_const_XX" from 0x0 to 0x800 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_Z17gemv2N_kernel_refI6__halfffLi128ELi8ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E$__cuda_local_var_24547_33_non_const_SDOT" from 0x800 to 0xa00 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z17gemv2N_kernel_refI6__halfffLi128ELi8ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E'...   done.
GPGPU-Sim PTX: allocating shared region for "_Z17gemv2T_kernel_valI6__halfffLi128ELi16ELi2ELi4ELb1EEviiT1_PKT_iS4_iS1_PT0_i$__cuda_local_var_24182_36_non_const_XX" from 0x0 to 0x400 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_Z17gemv2T_kernel_valI6__halfffLi128ELi16ELi2ELi4ELb1EEviiT1_PKT_iS4_iS1_PT0_i$__cuda_local_var_24183_36_non_const_SDOT" from 0x400 to 0x600 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z17gemv2T_kernel_valI6__halfffLi128ELi16ELi2ELi4ELb1EEviiT1_PKT_iS4_iS1_PT0_i'...   done.
GPGPU-Sim PTX: allocating shared region for "_Z17gemv2T_kernel_refI6__halfffLi128ELi16ELi2ELi4ELb1EEviiPKT1_PKT_iS6_iS3_PT0_i$__cuda_local_var_24196_36_non_const_XX" from 0x0 to 0x400 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_Z17gemv2T_kernel_refI6__halfffLi128ELi16ELi2ELi4ELb1EEviiPKT1_PKT_iS6_iS3_PT0_i$__cuda_local_var_24197_36_non_const_SDOT" from 0x400 to 0x600 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z17gemv2T_kernel_refI6__halfffLi128ELi16ELi2ELi4ELb1EEviiPKT1_PKT_iS6_iS3_PT0_i'...   done.
GPGPU-Sim PTX: allocating shared region for "_Z17gemv2T_kernel_valI6__halfffLi128ELi16ELi2ELi4ELb0EEviiT1_PKT_iS4_iS1_PT0_i$__cuda_local_var_24182_36_non_const_XX" from 0x0 to 0x400 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_Z17gemv2T_kernel_valI6__halfffLi128ELi16ELi2ELi4ELb0EEviiT1_PKT_iS4_iS1_PT0_i$__cuda_local_var_24183_36_non_const_SDOT" from 0x400 to 0x600 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z17gemv2T_kernel_valI6__halfffLi128ELi16ELi2ELi4ELb0EEviiT1_PKT_iS4_iS1_PT0_i'...   done.
GPGPU-Sim PTX: allocating shared region for "_Z17gemv2T_kernel_refI6__halfffLi128ELi16ELi2ELi4ELb0EEviiPKT1_PKT_iS6_iS3_PT0_i$__cuda_local_var_24196_36_non_const_XX" from 0x0 to 0x400 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_Z17gemv2T_kernel_refI6__halfffLi128ELi16ELi2ELi4ELb0EEviiPKT1_PKT_iS6_iS3_PT0_i$__cuda_local_var_24197_36_non_const_SDOT" from 0x400 to 0x600 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z17gemv2T_kernel_refI6__halfffLi128ELi16ELi2ELi4ELb0EEviiPKT1_PKT_iS6_iS3_PT0_i'...   done.
GPGPU-Sim: Warning: .minnctapersm ignored. 
GPGPU-Sim PTX: allocating shared region for "_Z17gemv2N_kernel_valI6__halfffLi128ELi1ELi2ELi4ELi1EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E$__cuda_local_var_24534_36_non_const_XX" from 0x0 to 0x400 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_Z17gemv2N_kernel_valI6__halfffLi128ELi1ELi2ELi4ELi1EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E$__cuda_local_var_24535_33_non_const_SDOT" from 0x400 to 0x600 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z17gemv2N_kernel_valI6__halfffLi128ELi1ELi2ELi4ELi1EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E'...   done.
GPGPU-Sim: Warning: .minnctapersm ignored. 
GPGPU-Sim PTX: allocating shared region for "_Z17gemv2N_kernel_valI6__halfffLi128ELi1ELi2ELi4ELi11EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E$__cuda_local_var_24534_36_non_const_XX" from 0x0 to 0x400 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_Z17gemv2N_kernel_valI6__halfffLi128ELi1ELi2ELi4ELi11EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E$__cuda_local_var_24535_33_non_const_SDOT" from 0x400 to 0x600 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z17gemv2N_kernel_valI6__halfffLi128ELi1ELi2ELi4ELi11EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E'...   done.
GPGPU-Sim: Warning: .minnctapersm ignored. 
GPGPU-Sim PTX: allocating shared region for "_Z17gemv2N_kernel_refI6__halfffLi128ELi1ELi2ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E$__cuda_local_var_24546_36_non_const_XX" from 0x0 to 0x400 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_Z17gemv2N_kernel_refI6__halfffLi128ELi1ELi2ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E$__cuda_local_var_24547_33_non_const_SDOT" from 0x400 to 0x600 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z17gemv2N_kernel_refI6__halfffLi128ELi1ELi2ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E'...   done.
GPGPU-Sim: Warning: .minnctapersm ignored. 
GPGPU-Sim PTX: allocating shared region for "_Z17gemv2N_kernel_refI6__halfffLi128ELi1ELi2ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E$__cuda_local_var_24546_36_non_const_XX" from 0x0 to 0x400 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_Z17gemv2N_kernel_refI6__halfffLi128ELi1ELi2ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E$__cuda_local_var_24547_33_non_const_SDOT" from 0x400 to 0x600 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z17gemv2N_kernel_refI6__halfffLi128ELi1ELi2ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z18gemvNSP_kernel_valI6__halfffLi1ELi8ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z18gemvNSP_kernel_refI6__halfffLi1ELi8ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z18gemvNSP_kernel_valI6__halfffLi1ELi1ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z18gemvNSP_kernel_valI6__halfffLi11ELi1ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z18gemvNSP_kernel_valI6__halfffLi1ELi2ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z18gemvNSP_kernel_valI6__halfffLi11ELi2ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z18gemvNSP_kernel_valI6__halfffLi1ELi4ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z18gemvNSP_kernel_valI6__halfffLi11ELi4ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z18gemvNSP_kernel_valI6__halfffLi11ELi8ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z18gemvNSP_kernel_valI6__halfffLi1ELi16ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z18gemvNSP_kernel_valI6__halfffLi11ELi16ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z18gemvNSP_kernel_valI6__halfffLi1ELi32ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z18gemvNSP_kernel_valI6__halfffLi11ELi32ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z18gemvNSP_kernel_refI6__halfffLi1ELi1ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z18gemvNSP_kernel_refI6__halfffLi11ELi1ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z18gemvNSP_kernel_refI6__halfffLi1ELi2ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z18gemvNSP_kernel_refI6__halfffLi11ELi2ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z18gemvNSP_kernel_refI6__halfffLi1ELi4ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z18gemvNSP_kernel_refI6__halfffLi11ELi4ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z18gemvNSP_kernel_refI6__halfffLi11ELi8ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z18gemvNSP_kernel_refI6__halfffLi1ELi16ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z18gemvNSP_kernel_refI6__halfffLi11ELi16ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z18gemvNSP_kernel_refI6__halfffLi1ELi32ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z18gemvNSP_kernel_refI6__halfffLi11ELi32ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E'...   done.
GPGPU-Sim PTX: allocating shared region for "_Z17gemv2T_kernel_valIaffLi128ELi16ELi4ELi4ELb1EEviiT1_PKT_iS3_iS0_PT0_i$__cuda_local_var_24182_36_non_const_XX" from 0x0 to 0x800 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_Z17gemv2T_kernel_valIaffLi128ELi16ELi4ELi4ELb1EEviiT1_PKT_iS3_iS0_PT0_i$__cuda_local_var_24183_36_non_const_SDOT" from 0x800 to 0xa00 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z17gemv2T_kernel_valIaffLi128ELi16ELi4ELi4ELb1EEviiT1_PKT_iS3_iS0_PT0_i'...   done.
GPGPU-Sim PTX: allocating shared region for "_Z17gemv2T_kernel_refIaffLi128ELi16ELi4ELi4ELb1EEviiPKT1_PKT_iS5_iS2_PT0_i$__cuda_local_var_24196_36_non_const_XX" from 0x0 to 0x800 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_Z17gemv2T_kernel_refIaffLi128ELi16ELi4ELi4ELb1EEviiPKT1_PKT_iS5_iS2_PT0_i$__cuda_local_var_24197_36_non_const_SDOT" from 0x800 to 0xa00 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z17gemv2T_kernel_refIaffLi128ELi16ELi4ELi4ELb1EEviiPKT1_PKT_iS5_iS2_PT0_i'...   done.
GPGPU-Sim PTX: allocating shared region for "_Z17gemv2T_kernel_valIaffLi128ELi16ELi4ELi4ELb0EEviiT1_PKT_iS3_iS0_PT0_i$__cuda_local_var_24182_36_non_const_XX" from 0x0 to 0x800 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_Z17gemv2T_kernel_valIaffLi128ELi16ELi4ELi4ELb0EEviiT1_PKT_iS3_iS0_PT0_i$__cuda_local_var_24183_36_non_const_SDOT" from 0x800 to 0xa00 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z17gemv2T_kernel_valIaffLi128ELi16ELi4ELi4ELb0EEviiT1_PKT_iS3_iS0_PT0_i'...   done.
GPGPU-Sim PTX: allocating shared region for "_Z17gemv2T_kernel_refIaffLi128ELi16ELi4ELi4ELb0EEviiPKT1_PKT_iS5_iS2_PT0_i$__cuda_local_var_24196_36_non_const_XX" from 0x0 to 0x800 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_Z17gemv2T_kernel_refIaffLi128ELi16ELi4ELi4ELb0EEviiPKT1_PKT_iS5_iS2_PT0_i$__cuda_local_var_24197_36_non_const_SDOT" from 0x800 to 0xa00 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z17gemv2T_kernel_refIaffLi128ELi16ELi4ELi4ELb0EEviiPKT1_PKT_iS5_iS2_PT0_i'...   done.
GPGPU-Sim: Warning: .minnctapersm ignored. 
GPGPU-Sim PTX: allocating shared region for "_Z17gemv2N_kernel_valIaffLi128ELi1ELi4ELi4ELi1EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E$__cuda_local_var_24534_36_non_const_XX" from 0x0 to 0x800 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_Z17gemv2N_kernel_valIaffLi128ELi1ELi4ELi4ELi1EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E$__cuda_local_var_24535_33_non_const_SDOT" from 0x800 to 0xa00 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z17gemv2N_kernel_valIaffLi128ELi1ELi4ELi4ELi1EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E'...   done.
GPGPU-Sim: Warning: .minnctapersm ignored. 
GPGPU-Sim PTX: allocating shared region for "_Z17gemv2N_kernel_valIaffLi128ELi1ELi4ELi4ELi11EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E$__cuda_local_var_24534_36_non_const_XX" from 0x0 to 0x800 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_Z17gemv2N_kernel_valIaffLi128ELi1ELi4ELi4ELi11EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E$__cuda_local_var_24535_33_non_const_SDOT" from 0x800 to 0xa00 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z17gemv2N_kernel_valIaffLi128ELi1ELi4ELi4ELi11EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E'...   done.
GPGPU-Sim: Warning: .minnctapersm ignored. 
GPGPU-Sim PTX: allocating shared region for "_Z17gemv2N_kernel_refIaffLi128ELi1ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E$__cuda_local_var_24546_36_non_const_XX" from 0x0 to 0x800 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_Z17gemv2N_kernel_refIaffLi128ELi1ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E$__cuda_local_var_24547_33_non_const_SDOT" from 0x800 to 0xa00 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z17gemv2N_kernel_refIaffLi128ELi1ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E'...   done.
GPGPU-Sim: Warning: .minnctapersm ignored. 
GPGPU-Sim PTX: allocating shared region for "_Z17gemv2N_kernel_refIaffLi128ELi1ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E$__cuda_local_var_24546_36_non_const_XX" from 0x0 to 0x800 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_Z17gemv2N_kernel_refIaffLi128ELi1ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E$__cuda_local_var_24547_33_non_const_SDOT" from 0x800 to 0xa00 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z17gemv2N_kernel_refIaffLi128ELi1ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E'...   done.
GPGPU-Sim: Warning: .minnctapersm ignored. 
GPGPU-Sim PTX: allocating shared region for "_Z17gemv2N_kernel_valIaffLi128ELi2ELi4ELi4ELi1EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E$__cuda_local_var_24534_36_non_const_XX" from 0x0 to 0x800 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_Z17gemv2N_kernel_valIaffLi128ELi2ELi4ELi4ELi1EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E$__cuda_local_var_24535_33_non_const_SDOT" from 0x800 to 0xa00 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z17gemv2N_kernel_valIaffLi128ELi2ELi4ELi4ELi1EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E'...   done.
GPGPU-Sim: Warning: .minnctapersm ignored. 
GPGPU-Sim PTX: allocating shared region for "_Z17gemv2N_kernel_valIaffLi128ELi2ELi4ELi4ELi11EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E$__cuda_local_var_24534_36_non_const_XX" from 0x0 to 0x800 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_Z17gemv2N_kernel_valIaffLi128ELi2ELi4ELi4ELi11EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E$__cuda_local_var_24535_33_non_const_SDOT" from 0x800 to 0xa00 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z17gemv2N_kernel_valIaffLi128ELi2ELi4ELi4ELi11EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E'...   done.
GPGPU-Sim: Warning: .minnctapersm ignored. 
GPGPU-Sim PTX: allocating shared region for "_Z17gemv2N_kernel_refIaffLi128ELi2ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E$__cuda_local_var_24546_36_non_const_XX" from 0x0 to 0x800 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_Z17gemv2N_kernel_refIaffLi128ELi2ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E$__cuda_local_var_24547_33_non_const_SDOT" from 0x800 to 0xa00 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z17gemv2N_kernel_refIaffLi128ELi2ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E'...   done.
GPGPU-Sim: Warning: .minnctapersm ignored. 
GPGPU-Sim PTX: allocating shared region for "_Z17gemv2N_kernel_refIaffLi128ELi2ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E$__cuda_local_var_24546_36_non_const_XX" from 0x0 to 0x800 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_Z17gemv2N_kernel_refIaffLi128ELi2ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E$__cuda_local_var_24547_33_non_const_SDOT" from 0x800 to 0xa00 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z17gemv2N_kernel_refIaffLi128ELi2ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E'...   done.
GPGPU-Sim: Warning: .minnctapersm ignored. 
GPGPU-Sim PTX: allocating shared region for "_Z17gemv2N_kernel_valIaffLi128ELi4ELi4ELi4ELi1EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E$__cuda_local_var_24534_36_non_const_XX" from 0x0 to 0x800 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_Z17gemv2N_kernel_valIaffLi128ELi4ELi4ELi4ELi1EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E$__cuda_local_var_24535_33_non_const_SDOT" from 0x800 to 0xa00 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z17gemv2N_kernel_valIaffLi128ELi4ELi4ELi4ELi1EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E'...   done.
GPGPU-Sim: Warning: .minnctapersm ignored. 
GPGPU-Sim PTX: allocating shared region for "_Z17gemv2N_kernel_valIaffLi128ELi4ELi4ELi4ELi11EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E$__cuda_local_var_24534_36_non_const_XX" from 0x0 to 0x800 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_Z17gemv2N_kernel_valIaffLi128ELi4ELi4ELi4ELi11EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E$__cuda_local_var_24535_33_non_const_SDOT" from 0x800 to 0xa00 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z17gemv2N_kernel_valIaffLi128ELi4ELi4ELi4ELi11EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E'...   done.
GPGPU-Sim: Warning: .minnctapersm ignored. 
GPGPU-Sim PTX: allocating shared region for "_Z17gemv2N_kernel_refIaffLi128ELi4ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E$__cuda_local_var_24546_36_non_const_XX" from 0x0 to 0x800 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_Z17gemv2N_kernel_refIaffLi128ELi4ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E$__cuda_local_var_24547_33_non_const_SDOT" from 0x800 to 0xa00 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z17gemv2N_kernel_refIaffLi128ELi4ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E'...   done.
GPGPU-Sim: Warning: .minnctapersm ignored. 
GPGPU-Sim PTX: allocating shared region for "_Z17gemv2N_kernel_refIaffLi128ELi4ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E$__cuda_local_var_24546_36_non_const_XX" from 0x0 to 0x800 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_Z17gemv2N_kernel_refIaffLi128ELi4ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E$__cuda_local_var_24547_33_non_const_SDOT" from 0x800 to 0xa00 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z17gemv2N_kernel_refIaffLi128ELi4ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E'...   done.
GPGPU-Sim: Warning: .minnctapersm ignored. 
GPGPU-Sim PTX: allocating shared region for "_Z17gemv2N_kernel_valIaffLi128ELi32ELi4ELi4ELi1EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E$__cuda_local_var_24534_36_non_const_XX" from 0x0 to 0x800 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_Z17gemv2N_kernel_valIaffLi128ELi32ELi4ELi4ELi1EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E$__cuda_local_var_24535_33_non_const_SDOT" from 0x800 to 0xa00 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z17gemv2N_kernel_valIaffLi128ELi32ELi4ELi4ELi1EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E'...   done.
GPGPU-Sim: Warning: .minnctapersm ignored. 
GPGPU-Sim PTX: allocating shared region for "_Z17gemv2N_kernel_valIaffLi128ELi32ELi4ELi4ELi11EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E$__cuda_local_var_24534_36_non_const_XX" from 0x0 to 0x800 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_Z17gemv2N_kernel_valIaffLi128ELi32ELi4ELi4ELi11EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E$__cuda_local_var_24535_33_non_const_SDOT" from 0x800 to 0xa00 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z17gemv2N_kernel_valIaffLi128ELi32ELi4ELi4ELi11EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E'...   done.
GPGPU-Sim: Warning: .minnctapersm ignored. 
GPGPU-Sim PTX: allocating shared region for "_Z17gemv2N_kernel_refIaffLi128ELi32ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E$__cuda_local_var_24546_36_non_const_XX" from 0x0 to 0x800 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_Z17gemv2N_kernel_refIaffLi128ELi32ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E$__cuda_local_var_24547_33_non_const_SDOT" from 0x800 to 0xa00 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z17gemv2N_kernel_refIaffLi128ELi32ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E'...   done.
GPGPU-Sim: Warning: .minnctapersm ignored. 
GPGPU-Sim PTX: allocating shared region for "_Z17gemv2N_kernel_refIaffLi128ELi32ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E$__cuda_local_var_24546_36_non_const_XX" from 0x0 to 0x800 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_Z17gemv2N_kernel_refIaffLi128ELi32ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E$__cuda_local_var_24547_33_non_const_SDOT" from 0x800 to 0xa00 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z17gemv2N_kernel_refIaffLi128ELi32ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E'...   done.
GPGPU-Sim: Warning: .minnctapersm ignored. 
GPGPU-Sim PTX: allocating shared region for "_Z17gemv2N_kernel_valIaffLi128ELi8ELi4ELi4ELi1EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E$__cuda_local_var_24534_36_non_const_XX" from 0x0 to 0x800 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_Z17gemv2N_kernel_valIaffLi128ELi8ELi4ELi4ELi1EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E$__cuda_local_var_24535_33_non_const_SDOT" from 0x800 to 0xa00 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z17gemv2N_kernel_valIaffLi128ELi8ELi4ELi4ELi1EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E'...   done.
GPGPU-Sim: Warning: .minnctapersm ignored. 
GPGPU-Sim PTX: allocating shared region for "_Z17gemv2N_kernel_valIaffLi128ELi8ELi4ELi4ELi11EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E$__cuda_local_var_24534_36_non_const_XX" from 0x0 to 0x800 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_Z17gemv2N_kernel_valIaffLi128ELi8ELi4ELi4ELi11EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E$__cuda_local_var_24535_33_non_const_SDOT" from 0x800 to 0xa00 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z17gemv2N_kernel_valIaffLi128ELi8ELi4ELi4ELi11EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E'...   done.
GPGPU-Sim: Warning: .minnctapersm ignored. 
GPGPU-Sim PTX: allocating shared region for "_Z17gemv2N_kernel_refIaffLi128ELi8ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E$__cuda_local_var_24546_36_non_const_XX" from 0x0 to 0x800 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_Z17gemv2N_kernel_refIaffLi128ELi8ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E$__cuda_local_var_24547_33_non_const_SDOT" from 0x800 to 0xa00 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z17gemv2N_kernel_refIaffLi128ELi8ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E'...   done.
GPGPU-Sim: Warning: .minnctapersm ignored. 
GPGPU-Sim PTX: allocating shared region for "_Z17gemv2N_kernel_refIaffLi128ELi8ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E$__cuda_local_var_24546_36_non_const_XX" from 0x0 to 0x800 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_Z17gemv2N_kernel_refIaffLi128ELi8ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E$__cuda_local_var_24547_33_non_const_SDOT" from 0x800 to 0xa00 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z17gemv2N_kernel_refIaffLi128ELi8ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E'...   done.
GPGPU-Sim PTX: allocating shared region for "_Z17gemv2T_kernel_valIaffLi128ELi16ELi2ELi4ELb1EEviiT1_PKT_iS3_iS0_PT0_i$__cuda_local_var_24182_36_non_const_XX" from 0x0 to 0x400 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_Z17gemv2T_kernel_valIaffLi128ELi16ELi2ELi4ELb1EEviiT1_PKT_iS3_iS0_PT0_i$__cuda_local_var_24183_36_non_const_SDOT" from 0x400 to 0x600 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z17gemv2T_kernel_valIaffLi128ELi16ELi2ELi4ELb1EEviiT1_PKT_iS3_iS0_PT0_i'...   done.
GPGPU-Sim PTX: allocating shared region for "_Z17gemv2T_kernel_refIaffLi128ELi16ELi2ELi4ELb1EEviiPKT1_PKT_iS5_iS2_PT0_i$__cuda_local_var_24196_36_non_const_XX" from 0x0 to 0x400 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_Z17gemv2T_kernel_refIaffLi128ELi16ELi2ELi4ELb1EEviiPKT1_PKT_iS5_iS2_PT0_i$__cuda_local_var_24197_36_non_const_SDOT" from 0x400 to 0x600 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z17gemv2T_kernel_refIaffLi128ELi16ELi2ELi4ELb1EEviiPKT1_PKT_iS5_iS2_PT0_i'...   done.
GPGPU-Sim PTX: allocating shared region for "_Z17gemv2T_kernel_valIaffLi128ELi16ELi2ELi4ELb0EEviiT1_PKT_iS3_iS0_PT0_i$__cuda_local_var_24182_36_non_const_XX" from 0x0 to 0x400 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_Z17gemv2T_kernel_valIaffLi128ELi16ELi2ELi4ELb0EEviiT1_PKT_iS3_iS0_PT0_i$__cuda_local_var_24183_36_non_const_SDOT" from 0x400 to 0x600 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z17gemv2T_kernel_valIaffLi128ELi16ELi2ELi4ELb0EEviiT1_PKT_iS3_iS0_PT0_i'...   done.
GPGPU-Sim PTX: allocating shared region for "_Z17gemv2T_kernel_refIaffLi128ELi16ELi2ELi4ELb0EEviiPKT1_PKT_iS5_iS2_PT0_i$__cuda_local_var_24196_36_non_const_XX" from 0x0 to 0x400 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_Z17gemv2T_kernel_refIaffLi128ELi16ELi2ELi4ELb0EEviiPKT1_PKT_iS5_iS2_PT0_i$__cuda_local_var_24197_36_non_const_SDOT" from 0x400 to 0x600 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z17gemv2T_kernel_refIaffLi128ELi16ELi2ELi4ELb0EEviiPKT1_PKT_iS5_iS2_PT0_i'...   done.
GPGPU-Sim: Warning: .minnctapersm ignored. 
GPGPU-Sim PTX: allocating shared region for "_Z17gemv2N_kernel_valIaffLi128ELi1ELi2ELi4ELi1EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E$__cuda_local_var_24534_36_non_const_XX" from 0x0 to 0x400 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_Z17gemv2N_kernel_valIaffLi128ELi1ELi2ELi4ELi1EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E$__cuda_local_var_24535_33_non_const_SDOT" from 0x400 to 0x600 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z17gemv2N_kernel_valIaffLi128ELi1ELi2ELi4ELi1EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E'...   done.
GPGPU-Sim: Warning: .minnctapersm ignored. 
GPGPU-Sim PTX: allocating shared region for "_Z17gemv2N_kernel_valIaffLi128ELi1ELi2ELi4ELi11EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E$__cuda_local_var_24534_36_non_const_XX" from 0x0 to 0x400 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_Z17gemv2N_kernel_valIaffLi128ELi1ELi2ELi4ELi11EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E$__cuda_local_var_24535_33_non_const_SDOT" from 0x400 to 0x600 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z17gemv2N_kernel_valIaffLi128ELi1ELi2ELi4ELi11EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E'...   done.
GPGPU-Sim: Warning: .minnctapersm ignored. 
GPGPU-Sim PTX: allocating shared region for "_Z17gemv2N_kernel_refIaffLi128ELi1ELi2ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E$__cuda_local_var_24546_36_non_const_XX" from 0x0 to 0x400 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_Z17gemv2N_kernel_refIaffLi128ELi1ELi2ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E$__cuda_local_var_24547_33_non_const_SDOT" from 0x400 to 0x600 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z17gemv2N_kernel_refIaffLi128ELi1ELi2ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E'...   done.
GPGPU-Sim: Warning: .minnctapersm ignored. 
GPGPU-Sim PTX: allocating shared region for "_Z17gemv2N_kernel_refIaffLi128ELi1ELi2ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E$__cuda_local_var_24546_36_non_const_XX" from 0x0 to 0x400 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_Z17gemv2N_kernel_refIaffLi128ELi1ELi2ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E$__cuda_local_var_24547_33_non_const_SDOT" from 0x400 to 0x600 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z17gemv2N_kernel_refIaffLi128ELi1ELi2ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z18gemvNSP_kernel_valIaffLi1ELi8ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z18gemvNSP_kernel_refIaffLi1ELi8ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z18gemvNSP_kernel_valIaffLi1ELi1ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z18gemvNSP_kernel_valIaffLi11ELi1ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z18gemvNSP_kernel_valIaffLi1ELi2ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z18gemvNSP_kernel_valIaffLi11ELi2ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z18gemvNSP_kernel_valIaffLi1ELi4ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z18gemvNSP_kernel_valIaffLi11ELi4ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z18gemvNSP_kernel_valIaffLi11ELi8ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z18gemvNSP_kernel_valIaffLi1ELi16ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z18gemvNSP_kernel_valIaffLi11ELi16ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z18gemvNSP_kernel_valIaffLi1ELi32ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z18gemvNSP_kernel_valIaffLi11ELi32ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z18gemvNSP_kernel_refIaffLi1ELi1ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z18gemvNSP_kernel_refIaffLi11ELi1ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z18gemvNSP_kernel_refIaffLi1ELi2ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z18gemvNSP_kernel_refIaffLi11ELi2ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z18gemvNSP_kernel_refIaffLi1ELi4ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z18gemvNSP_kernel_refIaffLi11ELi4ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z18gemvNSP_kernel_refIaffLi11ELi8ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z18gemvNSP_kernel_refIaffLi1ELi16ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z18gemvNSP_kernel_refIaffLi11ELi16ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z18gemvNSP_kernel_refIaffLi1ELi32ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z18gemvNSP_kernel_refIaffLi11ELi32ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E'...   done.
GPGPU-Sim PTX: allocating shared region for "_Z17gemv2T_kernel_valI6__halfS0_fLi128ELi16ELi4ELi4ELb1EEviiT1_PKT_iS4_iS1_PT0_i$__cuda_local_var_24182_36_non_const_XX" from 0x0 to 0x800 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_Z17gemv2T_kernel_valI6__halfS0_fLi128ELi16ELi4ELi4ELb1EEviiT1_PKT_iS4_iS1_PT0_i$__cuda_local_var_24183_36_non_const_SDOT" from 0x800 to 0xa00 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z17gemv2T_kernel_valI6__halfS0_fLi128ELi16ELi4ELi4ELb1EEviiT1_PKT_iS4_iS1_PT0_i'...   done.
GPGPU-Sim PTX: allocating shared region for "_Z17gemv2T_kernel_refI6__halfS0_fLi128ELi16ELi4ELi4ELb1EEviiPKT1_PKT_iS6_iS3_PT0_i$__cuda_local_var_24196_36_non_const_XX" from 0x0 to 0x800 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_Z17gemv2T_kernel_refI6__halfS0_fLi128ELi16ELi4ELi4ELb1EEviiPKT1_PKT_iS6_iS3_PT0_i$__cuda_local_var_24197_36_non_const_SDOT" from 0x800 to 0xa00 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z17gemv2T_kernel_refI6__halfS0_fLi128ELi16ELi4ELi4ELb1EEviiPKT1_PKT_iS6_iS3_PT0_i'...   done.
GPGPU-Sim PTX: allocating shared region for "_Z17gemv2T_kernel_valI6__halfS0_fLi128ELi16ELi4ELi4ELb0EEviiT1_PKT_iS4_iS1_PT0_i$__cuda_local_var_24182_36_non_const_XX" from 0x0 to 0x800 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_Z17gemv2T_kernel_valI6__halfS0_fLi128ELi16ELi4ELi4ELb0EEviiT1_PKT_iS4_iS1_PT0_i$__cuda_local_var_24183_36_non_const_SDOT" from 0x800 to 0xa00 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z17gemv2T_kernel_valI6__halfS0_fLi128ELi16ELi4ELi4ELb0EEviiT1_PKT_iS4_iS1_PT0_i'...   done.
GPGPU-Sim PTX: allocating shared region for "_Z17gemv2T_kernel_refI6__halfS0_fLi128ELi16ELi4ELi4ELb0EEviiPKT1_PKT_iS6_iS3_PT0_i$__cuda_local_var_24196_36_non_const_XX" from 0x0 to 0x800 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_Z17gemv2T_kernel_refI6__halfS0_fLi128ELi16ELi4ELi4ELb0EEviiPKT1_PKT_iS6_iS3_PT0_i$__cuda_local_var_24197_36_non_const_SDOT" from 0x800 to 0xa00 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z17gemv2T_kernel_refI6__halfS0_fLi128ELi16ELi4ELi4ELb0EEviiPKT1_PKT_iS6_iS3_PT0_i'...   done.
GPGPU-Sim: Warning: .minnctapersm ignored. 
GPGPU-Sim PTX: allocating shared region for "_Z17gemv2N_kernel_valI6__halfS0_fLi128ELi1ELi4ELi4ELi1EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E$__cuda_local_var_24534_36_non_const_XX" from 0x0 to 0x800 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_Z17gemv2N_kernel_valI6__halfS0_fLi128ELi1ELi4ELi4ELi1EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E$__cuda_local_var_24535_33_non_const_SDOT" from 0x800 to 0xa00 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z17gemv2N_kernel_valI6__halfS0_fLi128ELi1ELi4ELi4ELi1EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E'...   done.
GPGPU-Sim: Warning: .minnctapersm ignored. 
GPGPU-Sim PTX: allocating shared region for "_Z17gemv2N_kernel_valI6__halfS0_fLi128ELi1ELi4ELi4ELi11EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E$__cuda_local_var_24534_36_non_const_XX" from 0x0 to 0x800 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_Z17gemv2N_kernel_valI6__halfS0_fLi128ELi1ELi4ELi4ELi11EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E$__cuda_local_var_24535_33_non_const_SDOT" from 0x800 to 0xa00 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z17gemv2N_kernel_valI6__halfS0_fLi128ELi1ELi4ELi4ELi11EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E'...   done.
GPGPU-Sim: Warning: .minnctapersm ignored. 
GPGPU-Sim PTX: allocating shared region for "_Z17gemv2N_kernel_refI6__halfS0_fLi128ELi1ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E$__cuda_local_var_24546_36_non_const_XX" from 0x0 to 0x800 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_Z17gemv2N_kernel_refI6__halfS0_fLi128ELi1ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E$__cuda_local_var_24547_33_non_const_SDOT" from 0x800 to 0xa00 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z17gemv2N_kernel_refI6__halfS0_fLi128ELi1ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E'...   done.
GPGPU-Sim: Warning: .minnctapersm ignored. 
GPGPU-Sim PTX: allocating shared region for "_Z17gemv2N_kernel_refI6__halfS0_fLi128ELi1ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E$__cuda_local_var_24546_36_non_const_XX" from 0x0 to 0x800 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_Z17gemv2N_kernel_refI6__halfS0_fLi128ELi1ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E$__cuda_local_var_24547_33_non_const_SDOT" from 0x800 to 0xa00 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z17gemv2N_kernel_refI6__halfS0_fLi128ELi1ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E'...   done.
GPGPU-Sim: Warning: .minnctapersm ignored. 
GPGPU-Sim PTX: allocating shared region for "_Z17gemv2N_kernel_valI6__halfS0_fLi128ELi2ELi4ELi4ELi1EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E$__cuda_local_var_24534_36_non_const_XX" from 0x0 to 0x800 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_Z17gemv2N_kernel_valI6__halfS0_fLi128ELi2ELi4ELi4ELi1EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E$__cuda_local_var_24535_33_non_const_SDOT" from 0x800 to 0xa00 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z17gemv2N_kernel_valI6__halfS0_fLi128ELi2ELi4ELi4ELi1EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E'...   done.
GPGPU-Sim: Warning: .minnctapersm ignored. 
GPGPU-Sim PTX: allocating shared region for "_Z17gemv2N_kernel_valI6__halfS0_fLi128ELi2ELi4ELi4ELi11EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E$__cuda_local_var_24534_36_non_const_XX" from 0x0 to 0x800 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_Z17gemv2N_kernel_valI6__halfS0_fLi128ELi2ELi4ELi4ELi11EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E$__cuda_local_var_24535_33_non_const_SDOT" from 0x800 to 0xa00 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z17gemv2N_kernel_valI6__halfS0_fLi128ELi2ELi4ELi4ELi11EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E'...   done.
GPGPU-Sim: Warning: .minnctapersm ignored. 
GPGPU-Sim PTX: allocating shared region for "_Z17gemv2N_kernel_refI6__halfS0_fLi128ELi2ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E$__cuda_local_var_24546_36_non_const_XX" from 0x0 to 0x800 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_Z17gemv2N_kernel_refI6__halfS0_fLi128ELi2ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E$__cuda_local_var_24547_33_non_const_SDOT" from 0x800 to 0xa00 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z17gemv2N_kernel_refI6__halfS0_fLi128ELi2ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E'...   done.
GPGPU-Sim: Warning: .minnctapersm ignored. 
GPGPU-Sim PTX: allocating shared region for "_Z17gemv2N_kernel_refI6__halfS0_fLi128ELi2ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E$__cuda_local_var_24546_36_non_const_XX" from 0x0 to 0x800 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_Z17gemv2N_kernel_refI6__halfS0_fLi128ELi2ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E$__cuda_local_var_24547_33_non_const_SDOT" from 0x800 to 0xa00 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z17gemv2N_kernel_refI6__halfS0_fLi128ELi2ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E'...   done.
GPGPU-Sim: Warning: .minnctapersm ignored. 
GPGPU-Sim PTX: allocating shared region for "_Z17gemv2N_kernel_valI6__halfS0_fLi128ELi4ELi4ELi4ELi1EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E$__cuda_local_var_24534_36_non_const_XX" from 0x0 to 0x800 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_Z17gemv2N_kernel_valI6__halfS0_fLi128ELi4ELi4ELi4ELi1EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E$__cuda_local_var_24535_33_non_const_SDOT" from 0x800 to 0xa00 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z17gemv2N_kernel_valI6__halfS0_fLi128ELi4ELi4ELi4ELi1EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E'...   done.
GPGPU-Sim: Warning: .minnctapersm ignored. 
GPGPU-Sim PTX: allocating shared region for "_Z17gemv2N_kernel_valI6__halfS0_fLi128ELi4ELi4ELi4ELi11EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E$__cuda_local_var_24534_36_non_const_XX" from 0x0 to 0x800 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_Z17gemv2N_kernel_valI6__halfS0_fLi128ELi4ELi4ELi4ELi11EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E$__cuda_local_var_24535_33_non_const_SDOT" from 0x800 to 0xa00 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z17gemv2N_kernel_valI6__halfS0_fLi128ELi4ELi4ELi4ELi11EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E'...   done.
GPGPU-Sim: Warning: .minnctapersm ignored. 
GPGPU-Sim PTX: allocating shared region for "_Z17gemv2N_kernel_refI6__halfS0_fLi128ELi4ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E$__cuda_local_var_24546_36_non_const_XX" from 0x0 to 0x800 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_Z17gemv2N_kernel_refI6__halfS0_fLi128ELi4ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E$__cuda_local_var_24547_33_non_const_SDOT" from 0x800 to 0xa00 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z17gemv2N_kernel_refI6__halfS0_fLi128ELi4ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E'...   done.
GPGPU-Sim: Warning: .minnctapersm ignored. 
GPGPU-Sim PTX: allocating shared region for "_Z17gemv2N_kernel_refI6__halfS0_fLi128ELi4ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E$__cuda_local_var_24546_36_non_const_XX" from 0x0 to 0x800 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_Z17gemv2N_kernel_refI6__halfS0_fLi128ELi4ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E$__cuda_local_var_24547_33_non_const_SDOT" from 0x800 to 0xa00 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z17gemv2N_kernel_refI6__halfS0_fLi128ELi4ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E'...   done.
GPGPU-Sim: Warning: .minnctapersm ignored. 
GPGPU-Sim PTX: allocating shared region for "_Z17gemv2N_kernel_valI6__halfS0_fLi128ELi32ELi4ELi4ELi1EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E$__cuda_local_var_24534_36_non_const_XX" from 0x0 to 0x800 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_Z17gemv2N_kernel_valI6__halfS0_fLi128ELi32ELi4ELi4ELi1EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E$__cuda_local_var_24535_33_non_const_SDOT" from 0x800 to 0xa00 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z17gemv2N_kernel_valI6__halfS0_fLi128ELi32ELi4ELi4ELi1EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E'...   done.
GPGPU-Sim: Warning: .minnctapersm ignored. 
GPGPU-Sim PTX: allocating shared region for "_Z17gemv2N_kernel_valI6__halfS0_fLi128ELi32ELi4ELi4ELi11EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E$__cuda_local_var_24534_36_non_const_XX" from 0x0 to 0x800 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_Z17gemv2N_kernel_valI6__halfS0_fLi128ELi32ELi4ELi4ELi11EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E$__cuda_local_var_24535_33_non_const_SDOT" from 0x800 to 0xa00 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z17gemv2N_kernel_valI6__halfS0_fLi128ELi32ELi4ELi4ELi11EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E'...   done.
GPGPU-Sim: Warning: .minnctapersm ignored. 
GPGPU-Sim PTX: allocating shared region for "_Z17gemv2N_kernel_refI6__halfS0_fLi128ELi32ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E$__cuda_local_var_24546_36_non_const_XX" from 0x0 to 0x800 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_Z17gemv2N_kernel_refI6__halfS0_fLi128ELi32ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E$__cuda_local_var_24547_33_non_const_SDOT" from 0x800 to 0xa00 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z17gemv2N_kernel_refI6__halfS0_fLi128ELi32ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E'...   done.
GPGPU-Sim: Warning: .minnctapersm ignored. 
GPGPU-Sim PTX: allocating shared region for "_Z17gemv2N_kernel_refI6__halfS0_fLi128ELi32ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E$__cuda_local_var_24546_36_non_const_XX" from 0x0 to 0x800 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_Z17gemv2N_kernel_refI6__halfS0_fLi128ELi32ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E$__cuda_local_var_24547_33_non_const_SDOT" from 0x800 to 0xa00 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z17gemv2N_kernel_refI6__halfS0_fLi128ELi32ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E'...   done.
GPGPU-Sim: Warning: .minnctapersm ignored. 
GPGPU-Sim PTX: allocating shared region for "_Z17gemv2N_kernel_valI6__halfS0_fLi128ELi8ELi4ELi4ELi1EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E$__cuda_local_var_24534_36_non_const_XX" from 0x0 to 0x800 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_Z17gemv2N_kernel_valI6__halfS0_fLi128ELi8ELi4ELi4ELi1EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E$__cuda_local_var_24535_33_non_const_SDOT" from 0x800 to 0xa00 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z17gemv2N_kernel_valI6__halfS0_fLi128ELi8ELi4ELi4ELi1EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E'...   done.
GPGPU-Sim: Warning: .minnctapersm ignored. 
GPGPU-Sim PTX: allocating shared region for "_Z17gemv2N_kernel_valI6__halfS0_fLi128ELi8ELi4ELi4ELi11EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E$__cuda_local_var_24534_36_non_const_XX" from 0x0 to 0x800 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_Z17gemv2N_kernel_valI6__halfS0_fLi128ELi8ELi4ELi4ELi11EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E$__cuda_local_var_24535_33_non_const_SDOT" from 0x800 to 0xa00 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z17gemv2N_kernel_valI6__halfS0_fLi128ELi8ELi4ELi4ELi11EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E'...   done.
GPGPU-Sim: Warning: .minnctapersm ignored. 
GPGPU-Sim PTX: allocating shared region for "_Z17gemv2N_kernel_refI6__halfS0_fLi128ELi8ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E$__cuda_local_var_24546_36_non_const_XX" from 0x0 to 0x800 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_Z17gemv2N_kernel_refI6__halfS0_fLi128ELi8ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E$__cuda_local_var_24547_33_non_const_SDOT" from 0x800 to 0xa00 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z17gemv2N_kernel_refI6__halfS0_fLi128ELi8ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E'...   done.
GPGPU-Sim: Warning: .minnctapersm ignored. 
GPGPU-Sim PTX: allocating shared region for "_Z17gemv2N_kernel_refI6__halfS0_fLi128ELi8ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E$__cuda_local_var_24546_36_non_const_XX" from 0x0 to 0x800 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_Z17gemv2N_kernel_refI6__halfS0_fLi128ELi8ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E$__cuda_local_var_24547_33_non_const_SDOT" from 0x800 to 0xa00 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z17gemv2N_kernel_refI6__halfS0_fLi128ELi8ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E'...   done.
GPGPU-Sim PTX: allocating shared region for "_Z17gemv2T_kernel_valI6__halfS0_fLi128ELi16ELi2ELi4ELb1EEviiT1_PKT_iS4_iS1_PT0_i$__cuda_local_var_24182_36_non_const_XX" from 0x0 to 0x400 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_Z17gemv2T_kernel_valI6__halfS0_fLi128ELi16ELi2ELi4ELb1EEviiT1_PKT_iS4_iS1_PT0_i$__cuda_local_var_24183_36_non_const_SDOT" from 0x400 to 0x600 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z17gemv2T_kernel_valI6__halfS0_fLi128ELi16ELi2ELi4ELb1EEviiT1_PKT_iS4_iS1_PT0_i'...   done.
GPGPU-Sim PTX: allocating shared region for "_Z17gemv2T_kernel_refI6__halfS0_fLi128ELi16ELi2ELi4ELb1EEviiPKT1_PKT_iS6_iS3_PT0_i$__cuda_local_var_24196_36_non_const_XX" from 0x0 to 0x400 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_Z17gemv2T_kernel_refI6__halfS0_fLi128ELi16ELi2ELi4ELb1EEviiPKT1_PKT_iS6_iS3_PT0_i$__cuda_local_var_24197_36_non_const_SDOT" from 0x400 to 0x600 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z17gemv2T_kernel_refI6__halfS0_fLi128ELi16ELi2ELi4ELb1EEviiPKT1_PKT_iS6_iS3_PT0_i'...   done.
GPGPU-Sim PTX: allocating shared region for "_Z17gemv2T_kernel_valI6__halfS0_fLi128ELi16ELi2ELi4ELb0EEviiT1_PKT_iS4_iS1_PT0_i$__cuda_local_var_24182_36_non_const_XX" from 0x0 to 0x400 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_Z17gemv2T_kernel_valI6__halfS0_fLi128ELi16ELi2ELi4ELb0EEviiT1_PKT_iS4_iS1_PT0_i$__cuda_local_var_24183_36_non_const_SDOT" from 0x400 to 0x600 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z17gemv2T_kernel_valI6__halfS0_fLi128ELi16ELi2ELi4ELb0EEviiT1_PKT_iS4_iS1_PT0_i'...   done.
GPGPU-Sim PTX: allocating shared region for "_Z17gemv2T_kernel_refI6__halfS0_fLi128ELi16ELi2ELi4ELb0EEviiPKT1_PKT_iS6_iS3_PT0_i$__cuda_local_var_24196_36_non_const_XX" from 0x0 to 0x400 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_Z17gemv2T_kernel_refI6__halfS0_fLi128ELi16ELi2ELi4ELb0EEviiPKT1_PKT_iS6_iS3_PT0_i$__cuda_local_var_24197_36_non_const_SDOT" from 0x400 to 0x600 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z17gemv2T_kernel_refI6__halfS0_fLi128ELi16ELi2ELi4ELb0EEviiPKT1_PKT_iS6_iS3_PT0_i'...   done.
GPGPU-Sim: Warning: .minnctapersm ignored. 
GPGPU-Sim PTX: allocating shared region for "_Z17gemv2N_kernel_valI6__halfS0_fLi128ELi1ELi2ELi4ELi1EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E$__cuda_local_var_24534_36_non_const_XX" from 0x0 to 0x400 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_Z17gemv2N_kernel_valI6__halfS0_fLi128ELi1ELi2ELi4ELi1EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E$__cuda_local_var_24535_33_non_const_SDOT" from 0x400 to 0x600 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z17gemv2N_kernel_valI6__halfS0_fLi128ELi1ELi2ELi4ELi1EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E'...   done.
GPGPU-Sim: Warning: .minnctapersm ignored. 
GPGPU-Sim PTX: allocating shared region for "_Z17gemv2N_kernel_valI6__halfS0_fLi128ELi1ELi2ELi4ELi11EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E$__cuda_local_var_24534_36_non_const_XX" from 0x0 to 0x400 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_Z17gemv2N_kernel_valI6__halfS0_fLi128ELi1ELi2ELi4ELi11EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E$__cuda_local_var_24535_33_non_const_SDOT" from 0x400 to 0x600 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z17gemv2N_kernel_valI6__halfS0_fLi128ELi1ELi2ELi4ELi11EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E'...   done.
GPGPU-Sim: Warning: .minnctapersm ignored. 
GPGPU-Sim PTX: allocating shared region for "_Z17gemv2N_kernel_refI6__halfS0_fLi128ELi1ELi2ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E$__cuda_local_var_24546_36_non_const_XX" from 0x0 to 0x400 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_Z17gemv2N_kernel_refI6__halfS0_fLi128ELi1ELi2ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E$__cuda_local_var_24547_33_non_const_SDOT" from 0x400 to 0x600 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z17gemv2N_kernel_refI6__halfS0_fLi128ELi1ELi2ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E'...   done.
GPGPU-Sim: Warning: .minnctapersm ignored. 
GPGPU-Sim PTX: allocating shared region for "_Z17gemv2N_kernel_refI6__halfS0_fLi128ELi1ELi2ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E$__cuda_local_var_24546_36_non_const_XX" from 0x0 to 0x400 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_Z17gemv2N_kernel_refI6__halfS0_fLi128ELi1ELi2ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E$__cuda_local_var_24547_33_non_const_SDOT" from 0x400 to 0x600 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z17gemv2N_kernel_refI6__halfS0_fLi128ELi1ELi2ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z18gemvNSP_kernel_valI6__halfS0_fLi1ELi8ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z18gemvNSP_kernel_refI6__halfS0_fLi1ELi8ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z18gemvNSP_kernel_valI6__halfS0_fLi1ELi1ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z18gemvNSP_kernel_valI6__halfS0_fLi11ELi1ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z18gemvNSP_kernel_valI6__halfS0_fLi1ELi2ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z18gemvNSP_kernel_valI6__halfS0_fLi11ELi2ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z18gemvNSP_kernel_valI6__halfS0_fLi1ELi4ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z18gemvNSP_kernel_valI6__halfS0_fLi11ELi4ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z18gemvNSP_kernel_valI6__halfS0_fLi11ELi8ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z18gemvNSP_kernel_valI6__halfS0_fLi1ELi16ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z18gemvNSP_kernel_valI6__halfS0_fLi11ELi16ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z18gemvNSP_kernel_valI6__halfS0_fLi1ELi32ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z18gemvNSP_kernel_valI6__halfS0_fLi11ELi32ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z18gemvNSP_kernel_refI6__halfS0_fLi1ELi1ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z18gemvNSP_kernel_refI6__halfS0_fLi11ELi1ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z18gemvNSP_kernel_refI6__halfS0_fLi1ELi2ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z18gemvNSP_kernel_refI6__halfS0_fLi11ELi2ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z18gemvNSP_kernel_refI6__halfS0_fLi1ELi4ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z18gemvNSP_kernel_refI6__halfS0_fLi11ELi4ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z18gemvNSP_kernel_refI6__halfS0_fLi11ELi8ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z18gemvNSP_kernel_refI6__halfS0_fLi1ELi16ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z18gemvNSP_kernel_refI6__halfS0_fLi11ELi16ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z18gemvNSP_kernel_refI6__halfS0_fLi1ELi32ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z18gemvNSP_kernel_refI6__halfS0_fLi11ELi32ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file cudaDataLoader.23.sm_50.ptx
GPGPU-Sim PTX: Parsing cudaDataLoader.1.sm_61.ptx
GPGPU-Sim PTX: instruction assembly for function '_Z15initIdentityGPUPPfii'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file cudaDataLoader.1.sm_61.ptx
GPGPU-Sim PTX: Parsing cudaDataLoader.10.sm_61.ptx
GPGPU-Sim PTX: instruction assembly for function '_Z14scatter_kernelIfL13ReductionType0EEvPKfPKiPfiiii'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z14scatter_kernelIfL13ReductionType1EEvPKfPKiPfiiii'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z14scatter_kernelIfL13ReductionType2EEvPKfPKiPfiiii'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z14scatter_kernelIfL13ReductionType3EEvPKfPKiPfiiii'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z14scatter_kernelIfL13ReductionType4EEvPKfPKiPfiiii'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z14scatter_kernelIfL13ReductionType5EEvPKfPKiPfiiii'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file cudaDataLoader.10.sm_61.ptx
GPGPU-Sim PTX: Parsing cudaDataLoader.11.sm_61.ptx
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file cudaDataLoader.11.sm_61.ptx
GPGPU-Sim PTX: Parsing cudaDataLoader.12.sm_61.ptx
GPGPU-Sim PTX: instruction assembly for function '_Z21indexSelectLargeIndexPfiiiPiiiS_'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file cudaDataLoader.12.sm_61.ptx
GPGPU-Sim PTX: Parsing cudaDataLoader.2.sm_61.ptx
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file cudaDataLoader.2.sm_61.ptx
GPGPU-Sim PTX: Parsing cudaDataLoader.3.sm_61.ptx
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file cudaDataLoader.3.sm_61.ptx
GPGPU-Sim PTX: Parsing cudaDataLoader.4.sm_61.ptx
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file cudaDataLoader.4.sm_61.ptx
GPGPU-Sim PTX: Parsing cudaDataLoader.5.sm_61.ptx
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file cudaDataLoader.5.sm_61.ptx
GPGPU-Sim PTX: Parsing cudaDataLoader.6.sm_61.ptx
GPGPU-Sim PTX: instruction assembly for function '_ZN5CU_WL8SAGLayerEPfS0_ffiiiS0_PiS0_'...   done.
GPGPU-Sim PTX: instruction assembly for function '_ZN5CU_WL9SAGLayer2EPfS0_ffiiiS0_S0_'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file cudaDataLoader.6.sm_61.ptx
GPGPU-Sim PTX: Parsing cudaDataLoader.7.sm_61.ptx
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file cudaDataLoader.7.sm_61.ptx
GPGPU-Sim PTX: Parsing cudaDataLoader.8.sm_61.ptx
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file cudaDataLoader.8.sm_61.ptx
GPGPU-Sim PTX: Parsing cudaDataLoader.9.sm_61.ptx
GPGPU-Sim PTX: allocating global region for "_ZTVSt9basic_iosIcSt11char_traitsIcEE" from 0x120 to 0x140 (global memory space)
GPGPU-Sim PTX: allocating global region for "_ZTTSi" from 0x140 to 0x148 (global memory space)
GPGPU-Sim PTX: allocating global region for "_ZTVSt15basic_streambufIcSt11char_traitsIcEE" from 0x180 to 0x200 (global memory space)
GPGPU-Sim PTX: allocating global region for "_ZTVSt13basic_filebufIcSt11char_traitsIcEE" from 0x200 to 0x280 (global memory space)
GPGPU-Sim PTX: allocating global region for "_ZTTSt14basic_ifstreamIcSt11char_traitsIcEE" from 0x280 to 0x288 (global memory space)
GPGPU-Sim PTX: allocating global region for "_ZTVSt15basic_stringbufIcSt11char_traitsIcESaIcEE" from 0x300 to 0x380 (global memory space)
GPGPU-Sim PTX: allocating global region for "_ZTTSt19basic_istringstreamIcSt11char_traitsIcESaIcEE" from 0x380 to 0x388 (global memory space)
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file cudaDataLoader.9.sm_61.ptx
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: Loading PTXInfo from cudaDataLoader.21.sm_30.ptx
GPGPU-Sim PTX: Loading PTXInfo from cudaDataLoader.18.sm_35.ptx
GPGPU-Sim PTX: Loading PTXInfo from cudaDataLoader.13.sm_50.ptx
GPGPU-Sim PTX: Loading PTXInfo from cudaDataLoader.14.sm_50.ptx
GPGPU-Sim PTX: Kernel '_Z19gemm_kernel2x1_coreIfLb0ELb0ELb0ELb0ELb1EEvPT_PKS0_S3_iiiiiiS1_S1_S0_S0_i' : regs=31, lmem=0, smem=4288, cmem=404
GPGPU-Sim PTX: Kernel '_Z23gemm_kernel1x1_tex_coreIfLb0ELb0ELb0ELb0ELb1EEvPT_iiiiiiiiS1_S1_S0_S0_i' : regs=29, lmem=0, smem=2176, cmem=404
GPGPU-Sim PTX: Kernel '_Z13gemmk1_kernelIfLi256ELi5ELb1ELb0ELb1ELb1EEv18cublasGemmk1ParamsIT_EPKS1_S4_PS1_' : regs=15, lmem=0, smem=272, cmem=392
GPGPU-Sim PTX: Kernel '_Z19gemm_kernel1x1_coreIfLb0ELb0ELb0ELb0ELb1EEvPT_PKS0_S3_iiiiiiS1_S1_S0_S0_i' : regs=26, lmem=0, smem=2176, cmem=404
GPGPU-Sim PTX: Kernel '_Z19gemm_kernel2x1_coreIfLb1ELb0ELb0ELb0ELb1EEvPT_PKS0_S3_iiiiiiS1_S1_S0_S0_i' : regs=31, lmem=0, smem=4288, cmem=396
GPGPU-Sim PTX: Kernel '_Z23gemm_kernel1x1_tex_coreIfLb1ELb0ELb0ELb0ELb1EEvPT_iiiiiiiiS1_S1_S0_S0_i' : regs=26, lmem=0, smem=2176, cmem=396
GPGPU-Sim PTX: Kernel '_Z13gemmk1_kernelIfLi256ELi5ELb0ELb0ELb1ELb0EEv18cublasGemmk1ParamsIT_EPKS1_S4_PS1_' : regs=15, lmem=0, smem=272, cmem=392
GPGPU-Sim PTX: Kernel '_Z19gemm_kernel1x1_coreIfLb1ELb0ELb0ELb0ELb1EEvPT_PKS0_S3_iiiiiiS1_S1_S0_S0_i' : regs=26, lmem=0, smem=2176, cmem=396
GPGPU-Sim PTX: Kernel '_Z19gemm_kernel2x1_coreIfLb0ELb0ELb0ELb1ELb1EEvPT_PKS0_S3_iiiiiiS1_S1_S0_S0_i' : regs=31, lmem=0, smem=4288, cmem=404
GPGPU-Sim PTX: Kernel '_Z23gemm_kernel1x1_tex_coreIfLb0ELb0ELb0ELb1ELb1EEvPT_iiiiiiiiS1_S1_S0_S0_i' : regs=30, lmem=0, smem=2176, cmem=404
GPGPU-Sim PTX: Kernel '_Z13gemmk1_kernelIfLi256ELi5ELb1ELb1ELb1ELb0EEv18cublasGemmk1ParamsIT_EPKS1_S4_PS1_' : regs=15, lmem=0, smem=272, cmem=392
GPGPU-Sim PTX: Kernel '_Z19gemm_kernel1x1_coreIfLb0ELb0ELb0ELb1ELb1EEvPT_PKS0_S3_iiiiiiS1_S1_S0_S0_i' : regs=27, lmem=0, smem=2176, cmem=404
GPGPU-Sim PTX: Kernel '_Z19gemm_kernel2x1_coreIfLb1ELb0ELb0ELb1ELb1EEvPT_PKS0_S3_iiiiiiS1_S1_S0_S0_i' : regs=31, lmem=0, smem=4288, cmem=396
GPGPU-Sim PTX: Kernel '_Z23gemm_kernel1x1_tex_coreIfLb1ELb0ELb0ELb1ELb1EEvPT_iiiiiiiiS1_S1_S0_S0_i' : regs=26, lmem=0, smem=2176, cmem=396
GPGPU-Sim PTX: Kernel '_Z13gemmk1_kernelIfLi256ELi5ELb1ELb0ELb0ELb0EEv18cublasGemmk1ParamsIT_EPKS1_S4_PS1_' : regs=15, lmem=0, smem=272, cmem=392
GPGPU-Sim PTX: Kernel '_Z19gemm_kernel1x1_coreIfLb1ELb0ELb0ELb1ELb1EEvPT_PKS0_S3_iiiiiiS1_S1_S0_S0_i' : regs=28, lmem=0, smem=2176, cmem=396
GPGPU-Sim PTX: Kernel '_Z19gemm_kernel2x1_coreIfLb0ELb0ELb0ELb1ELb0EEvPT_PKS0_S3_iiiiiiS1_S1_S0_S0_i' : regs=32, lmem=0, smem=4288, cmem=404
GPGPU-Sim PTX: Kernel '_Z23gemm_kernel1x1_tex_coreIfLb0ELb0ELb0ELb1ELb0EEvPT_iiiiiiiiS1_S1_S0_S0_i' : regs=29, lmem=0, smem=2176, cmem=404
GPGPU-Sim PTX: Kernel '_Z13gemmk1_kernelIfLi256ELi5ELb1ELb1ELb0ELb0EEv18cublasGemmk1ParamsIT_EPKS1_S4_PS1_' : regs=15, lmem=0, smem=272, cmem=392
GPGPU-Sim PTX: Kernel '_Z19gemm_kernel1x1_coreIfLb0ELb0ELb0ELb1ELb0EEvPT_PKS0_S3_iiiiiiS1_S1_S0_S0_i' : regs=30, lmem=0, smem=2176, cmem=404
GPGPU-Sim PTX: Kernel '_Z19gemm_kernel2x1_coreIfLb1ELb0ELb0ELb1ELb0EEvPT_PKS0_S3_iiiiiiS1_S1_S0_S0_i' : regs=32, lmem=0, smem=4288, cmem=396
GPGPU-Sim PTX: Kernel '_Z23gemm_kernel1x1_tex_coreIfLb1ELb0ELb0ELb1ELb0EEvPT_iiiiiiiiS1_S1_S0_S0_i' : regs=27, lmem=0, smem=2176, cmem=396
GPGPU-Sim PTX: Kernel '_Z13gemmk1_kernelIfLi256ELi5ELb0ELb0ELb1ELb1EEv18cublasGemmk1ParamsIT_EPKS1_S4_PS1_' : regs=15, lmem=0, smem=272, cmem=392
GPGPU-Sim PTX: Kernel '_Z19gemm_kernel1x1_coreIfLb1ELb0ELb0ELb1ELb0EEvPT_PKS0_S3_iiiiiiS1_S1_S0_S0_i' : regs=29, lmem=0, smem=2176, cmem=396
GPGPU-Sim PTX: Kernel '_Z19gemm_kernel2x1_coreIfLb0ELb0ELb0ELb0ELb0EEvPT_PKS0_S3_iiiiiiS1_S1_S0_S0_i' : regs=31, lmem=0, smem=4288, cmem=404
GPGPU-Sim PTX: Kernel '_Z23gemm_kernel1x1_tex_coreIfLb0ELb0ELb0ELb0ELb0EEvPT_iiiiiiiiS1_S1_S0_S0_i' : regs=30, lmem=0, smem=2176, cmem=404
GPGPU-Sim PTX: Kernel '_Z13gemmk1_kernelIfLi256ELi5ELb1ELb0ELb1ELb0EEv18cublasGemmk1ParamsIT_EPKS1_S4_PS1_' : regs=15, lmem=0, smem=272, cmem=392
GPGPU-Sim PTX: Kernel '_Z19gemm_kernel1x1_coreIfLb0ELb0ELb0ELb0ELb0EEvPT_PKS0_S3_iiiiiiS1_S1_S0_S0_i' : regs=26, lmem=0, smem=2176, cmem=404
GPGPU-Sim PTX: Kernel '_Z13gemmk1_kernelIfLi256ELi5ELb0ELb0ELb0ELb0EEv18cublasGemmk1ParamsIT_EPKS1_S4_PS1_' : regs=15, lmem=0, smem=272, cmem=392
GPGPU-Sim PTX: Kernel '_Z19gemm_kernel1x1_coreIfLb1ELb0ELb0ELb0ELb0EEvPT_PKS0_S3_iiiiiiS1_S1_S0_S0_i' : regs=27, lmem=0, smem=2176, cmem=396
GPGPU-Sim PTX: Kernel '_Z19gemm_kernel2x1_coreIfLb1ELb0ELb0ELb0ELb0EEvPT_PKS0_S3_iiiiiiS1_S1_S0_S0_i' : regs=32, lmem=0, smem=4288, cmem=396
GPGPU-Sim PTX: Kernel '_Z23gemm_kernel1x1_tex_coreIfLb1ELb0ELb0ELb0ELb0EEvPT_iiiiiiiiS1_S1_S0_S0_i' : regs=25, lmem=0, smem=2176, cmem=396
GPGPU-Sim PTX: Kernel '_Z13gemmk1_kernelIfLi256ELi5ELb1ELb1ELb1ELb1EEv18cublasGemmk1ParamsIT_EPKS1_S4_PS1_' : regs=15, lmem=0, smem=272, cmem=392
GPGPU-Sim PTX: Loading PTXInfo from cudaDataLoader.15.sm_50.ptx
GPGPU-Sim PTX: Kernel '_Z16gen_sgemmNN_corePKfiS0_iPfiiiiS0_S0_ffi' : regs=142, lmem=0, smem=1088, cmem=404
GPGPU-Sim PTX: Kernel '_Z23gen_kmul4_sgemmNT2_corePKfiS0_iPfiiiiS0_S0_ffi' : regs=90, lmem=0, smem=256, cmem=404
GPGPU-Sim PTX: Kernel '_Z13sgemmNT2_corePKfiS0_iPfiiS0_S0_ffi' : regs=87, lmem=0, smem=256, cmem=396
GPGPU-Sim PTX: Kernel '_Z17gen_sgemmNT2_corePKfiS0_iPfiiiiS0_S0_ffi' : regs=89, lmem=0, smem=256, cmem=404
GPGPU-Sim PTX: Kernel '_Z12sgemmNN_corePKfiS0_iPfiiS0_S0_ffi' : regs=138, lmem=0, smem=1088, cmem=396
GPGPU-Sim PTX: Loading PTXInfo from cudaDataLoader.16.sm_50.ptx
GPGPU-Sim PTX: Kernel '_Z25magma_lds128_sgemm_kernelILb0ELb1ELi6ELi6ELi4ELi3ELi4EEviiiPKfiS1_iPfiiiS1_S1_ffi' : regs=67, lmem=0, smem=8704, cmem=428
GPGPU-Sim PTX: Kernel '_Z25magma_lds128_sgemm_kernelILb1ELb1ELi6ELi6ELi3ELi3ELi4EEviiiPKfiS1_iPfiiiS1_S1_ffi' : regs=59, lmem=0, smem=4352, cmem=428
GPGPU-Sim PTX: Kernel '_Z25magma_lds128_sgemm_kernelILb0ELb0ELi6ELi5ELi3ELi3ELi3EEviiiPKfiS1_iPfiiiS1_S1_ffi' : regs=58, lmem=0, smem=3328, cmem=428
GPGPU-Sim PTX: Kernel '_Z25magma_lds128_sgemm_kernelILb1ELb0ELi6ELi6ELi4ELi3ELi4EEviiiPKfiS1_iPfiiiS1_S1_ffi' : regs=67, lmem=0, smem=8704, cmem=428
GPGPU-Sim PTX: Loading PTXInfo from cudaDataLoader.17.sm_50.ptx
GPGPU-Sim PTX: Kernel '_Z20block_dot_kernel_refI6float2Li0ELi256ELi4EEviiiPKT_S3_iiS3_iiS3_PS1_i' : regs=64, lmem=0, smem=32768, cmem=396
GPGPU-Sim PTX: Kernel '_Z20block_dot_kernel_refIfLi0ELi512ELi4EEviiiPKT_S2_iiS2_iiS2_PS0_i' : regs=40, lmem=0, smem=32768, cmem=396
GPGPU-Sim PTX: Kernel '_Z20block_dot_kernel_refI7double2Li0ELi128ELi4EEviiiPKT_S3_iiS3_iiS3_PS1_i' : regs=96, lmem=0, smem=32768, cmem=396
GPGPU-Sim PTX: Kernel '_Z20block_dot_kernel_refI6float2Li1ELi256ELi4EEviiiPKT_S3_iiS3_iiS3_PS1_i' : regs=64, lmem=0, smem=32768, cmem=396
GPGPU-Sim PTX: Kernel '_Z20block_dot_kernel_refIdLi0ELi256ELi4EEviiiPKT_S2_iiS2_iiS2_PS0_i' : regs=64, lmem=0, smem=32768, cmem=396
GPGPU-Sim PTX: Kernel '_Z20block_dot_kernel_refI7double2Li1ELi128ELi4EEviiiPKT_S3_iiS3_iiS3_PS1_i' : regs=96, lmem=0, smem=32768, cmem=396
GPGPU-Sim PTX: Kernel '_Z20block_dot_kernel_valI6float2Li0ELi256ELi4EEviiiT_PKS1_iiS3_iiS1_PS1_i' : regs=64, lmem=0, smem=32768, cmem=396
GPGPU-Sim PTX: Kernel '_Z20block_dot_kernel_valIfLi0ELi512ELi4EEviiiT_PKS0_iiS2_iiS0_PS0_i' : regs=40, lmem=0, smem=32768, cmem=388
GPGPU-Sim PTX: Kernel '_Z20block_dot_kernel_valI7double2Li0ELi128ELi4EEviiiT_PKS1_iiS3_iiS1_PS1_i' : regs=96, lmem=0, smem=32768, cmem=412
GPGPU-Sim PTX: Kernel '_Z20block_dot_kernel_valI6float2Li1ELi256ELi4EEviiiT_PKS1_iiS3_iiS1_PS1_i' : regs=64, lmem=0, smem=32768, cmem=396
GPGPU-Sim PTX: Kernel '_Z20block_dot_kernel_valIdLi0ELi256ELi4EEviiiT_PKS0_iiS2_iiS0_PS0_i' : regs=64, lmem=0, smem=32768, cmem=396
GPGPU-Sim PTX: Kernel '_Z20block_dot_kernel_valI7double2Li1ELi128ELi4EEviiiT_PKS1_iiS3_iiS1_PS1_i' : regs=96, lmem=0, smem=32768, cmem=412
GPGPU-Sim PTX: Loading PTXInfo from cudaDataLoader.19.sm_50.ptx
GPGPU-Sim PTX: Loading PTXInfo from cudaDataLoader.20.sm_50.ptx
GPGPU-Sim PTX: Kernel '_Z16gemmSN_NN_kernelIfffLi256ELi4ELi2ELi8ELi5ELi4EEv22cublasGemmSmallNParamsIT_T0_T1_EPKS1_S6_S1_S1_i' : regs=64, lmem=0, smem=15360, cmem=412
GPGPU-Sim PTX: Kernel '_Z16gemmSN_TN_kernelIdddLi128ELi16ELi2ELi4ELi4ELi4ELb0EEviiiPKT0_iS2_iPT1_iPKT_S7_S5_S5_ii' : regs=40, lmem=0, smem=12288, cmem=424
GPGPU-Sim PTX: Kernel '_Z16gemmSN_NN_kernelIf6__halfS0_Li128ELi2ELi4ELi8ELi7ELi4EEv22cublasGemmSmallNParamsIT_T0_T1_EPKS2_S7_S2_S2_i' : regs=78, lmem=0, smem=17920, cmem=412
GPGPU-Sim PTX: Kernel '_Z16gemmSN_NN_kernelIfffLi128ELi2ELi4ELi8ELi4ELi4EEv22cublasGemmSmallNParamsIT_T0_T1_EPKS1_S6_S1_S1_i' : regs=60, lmem=0, smem=10240, cmem=412
GPGPU-Sim PTX: Kernel '_Z16gemmSN_NN_kernelIf6__halfS0_Li256ELi4ELi2ELi8ELi8ELi4EEv22cublasGemmSmallNParamsIT_T0_T1_EPKS2_S7_S2_S2_i' : regs=64, lmem=0, smem=24576, cmem=412
GPGPU-Sim PTX: Kernel '_Z16gemmSN_NN_kernelIdddLi256ELi4ELi2ELi8ELi2ELi4EEv22cublasGemmSmallNParamsIT_T0_T1_EPKS1_S6_S1_S1_i' : regs=55, lmem=0, smem=12288, cmem=420
GPGPU-Sim PTX: Kernel '_Z16gemmSN_TN_kernelIfffLi128ELi16ELi2ELi4ELi8ELi9ELb0EEviiiPKT0_iS2_iPT1_iPKT_S7_S5_S5_ii' : regs=44, lmem=0, smem=13824, cmem=416
GPGPU-Sim PTX: Kernel '_Z16gemmSN_TN_kernelIdddLi128ELi16ELi2ELi4ELi10ELi11ELb0EEviiiPKT0_iS2_iPT1_iPKT_S7_S5_S5_ii' : regs=64, lmem=0, smem=33792, cmem=424
GPGPU-Sim PTX: Kernel '_Z16gemmSN_NN_kernelIf6__halfS0_Li256ELi4ELi2ELi8ELi4ELi4EEv22cublasGemmSmallNParamsIT_T0_T1_EPKS2_S7_S2_S2_i' : regs=57, lmem=0, smem=12288, cmem=412
GPGPU-Sim PTX: Kernel '_Z16gemmSN_NN_kernelIdddLi128ELi2ELi4ELi8ELi5ELi4EEv22cublasGemmSmallNParamsIT_T0_T1_EPKS1_S6_S1_S1_i' : regs=104, lmem=0, smem=25600, cmem=420
GPGPU-Sim PTX: Kernel '_Z16gemmSN_TN_kernelIfffLi128ELi16ELi2ELi4ELi2ELi2ELb1EEviiiPKT0_iS2_iPT1_iPKT_S7_S5_S5_ii' : regs=32, lmem=0, smem=3072, cmem=416
GPGPU-Sim PTX: Kernel '_Z16gemmSN_NN_kernelIfffLi128ELi2ELi4ELi8ELi8ELi4EEv22cublasGemmSmallNParamsIT_T0_T1_EPKS1_S6_S1_S1_i' : regs=79, lmem=0, smem=20480, cmem=412
GPGPU-Sim PTX: Kernel '_Z16gemmSN_TN_kernelIf6__halfS0_Li128ELi16ELi2ELi4ELi6ELi7ELb0EEviiiPKT0_iS3_iPT1_iPKT_S8_S6_S6_ii' : regs=40, lmem=0, smem=10752, cmem=416
GPGPU-Sim PTX: Kernel '_Z16gemmSN_NN_kernelIdddLi256ELi4ELi2ELi8ELi6ELi4EEv22cublasGemmSmallNParamsIT_T0_T1_EPKS1_S6_S1_S1_i' : regs=64, lmem=0, smem=36864, cmem=420
GPGPU-Sim PTX: Kernel '_Z16gemmSN_NN_kernelIf6__halfS0_Li128ELi2ELi4ELi8ELi3ELi4EEv22cublasGemmSmallNParamsIT_T0_T1_EPKS2_S7_S2_S2_i' : regs=50, lmem=0, smem=7680, cmem=412
GPGPU-Sim PTX: Kernel '_Z16gemmSN_NN_kernelIfffLi128ELi2ELi4ELi8ELi2ELi4EEv22cublasGemmSmallNParamsIT_T0_T1_EPKS1_S6_S1_S1_i' : regs=43, lmem=0, smem=5120, cmem=412
GPGPU-Sim PTX: Kernel '_Z16gemmSN_NN_kernelIf6__halfS0_Li256ELi4ELi2ELi8ELi6ELi4EEv22cublasGemmSmallNParamsIT_T0_T1_EPKS2_S7_S2_S2_i' : regs=64, lmem=0, smem=18432, cmem=412
GPGPU-Sim PTX: Kernel '_Z16gemmSN_NN_kernelIdddLi128ELi2ELi4ELi8ELi7ELi4EEv22cublasGemmSmallNParamsIT_T0_T1_EPKS1_S6_S1_S1_i' : regs=128, lmem=0, smem=35840, cmem=420
GPGPU-Sim PTX: Kernel '_Z16gemmSN_TN_kernelIfffLi128ELi16ELi2ELi4ELi4ELi4ELb1EEviiiPKT0_iS2_iPT1_iPKT_S7_S5_S5_ii' : regs=32, lmem=0, smem=6144, cmem=416
GPGPU-Sim PTX: Kernel '_Z16gemmSN_NN_kernelIfffLi256ELi4ELi2ELi8ELi3ELi4EEv22cublasGemmSmallNParamsIT_T0_T1_EPKS1_S6_S1_S1_i' : regs=48, lmem=0, smem=9216, cmem=412
GPGPU-Sim PTX: Kernel '_Z16gemmSN_TN_kernelIf6__halfS0_Li128ELi16ELi2ELi4ELi10ELi11ELb0EEviiiPKT0_iS3_iPT1_iPKT_S8_S6_S6_ii' : regs=47, lmem=0, smem=16896, cmem=416
GPGPU-Sim PTX: Kernel '_Z16gemmSN_NN_kernelIdddLi256ELi4ELi2ELi8ELi8ELi4EEv22cublasGemmSmallNParamsIT_T0_T1_EPKS1_S6_S1_S1_i' : regs=64, lmem=0, smem=49152, cmem=420
GPGPU-Sim PTX: Kernel '_Z16gemmSN_NN_kernelIf6__halfS0_Li128ELi2ELi4ELi8ELi5ELi4EEv22cublasGemmSmallNParamsIT_T0_T1_EPKS2_S7_S2_S2_i' : regs=68, lmem=0, smem=12800, cmem=412
GPGPU-Sim PTX: Kernel '_Z16gemmSN_TN_kernelIdddLi128ELi16ELi2ELi4ELi6ELi7ELb0EEviiiPKT0_iS2_iPT1_iPKT_S7_S5_S5_ii' : regs=48, lmem=0, smem=21504, cmem=424
GPGPU-Sim PTX: Kernel '_Z16gemmSN_NN_kernelIf6__halfS0_Li256ELi4ELi2ELi8ELi2ELi4EEv22cublasGemmSmallNParamsIT_T0_T1_EPKS2_S7_S2_S2_i' : regs=40, lmem=0, smem=6144, cmem=412
GPGPU-Sim PTX: Kernel '_Z16gemmSN_NN_kernelIdddLi128ELi2ELi4ELi8ELi3ELi4EEv22cublasGemmSmallNParamsIT_T0_T1_EPKS1_S6_S1_S1_i' : regs=68, lmem=0, smem=15360, cmem=420
GPGPU-Sim PTX: Kernel '_Z16gemmSN_NN_kernelIfffLi256ELi4ELi2ELi8ELi7ELi4EEv22cublasGemmSmallNParamsIT_T0_T1_EPKS1_S6_S1_S1_i' : regs=64, lmem=0, smem=21504, cmem=412
GPGPU-Sim PTX: Kernel '_Z16gemmSN_NN_kernelIfffLi128ELi2ELi4ELi8ELi6ELi4EEv22cublasGemmSmallNParamsIT_T0_T1_EPKS1_S6_S1_S1_i' : regs=72, lmem=0, smem=15360, cmem=412
GPGPU-Sim PTX: Kernel '_Z16gemmSN_TN_kernelIf6__halfS0_Li128ELi16ELi2ELi4ELi4ELi4ELb0EEviiiPKT0_iS3_iPT1_iPKT_S8_S6_S6_ii' : regs=32, lmem=0, smem=6144, cmem=416
GPGPU-Sim PTX: Kernel '_Z16gemmSN_NN_kernelIdddLi256ELi4ELi2ELi8ELi4ELi4EEv22cublasGemmSmallNParamsIT_T0_T1_EPKS1_S6_S1_S1_i' : regs=64, lmem=0, smem=24576, cmem=420
GPGPU-Sim PTX: Kernel '_Z16gemmSN_TN_kernelIfffLi128ELi16ELi2ELi4ELi14ELi15ELb0EEviiiPKT0_iS2_iPT1_iPKT_S7_S5_S5_ii' : regs=62, lmem=0, smem=23040, cmem=416
GPGPU-Sim PTX: Kernel '_Z16gemmSN_TN_kernelIdddLi128ELi16ELi2ELi4ELi14ELi15ELb0EEviiiPKT0_iS2_iPT1_iPKT_S7_S5_S5_ii' : regs=80, lmem=0, smem=46080, cmem=424
GPGPU-Sim PTX: Kernel '_Z16gemmSN_NN_kernelIf6__halfS0_Li256ELi4ELi2ELi8ELi5ELi4EEv22cublasGemmSmallNParamsIT_T0_T1_EPKS2_S7_S2_S2_i' : regs=62, lmem=0, smem=15360, cmem=412
GPGPU-Sim PTX: Kernel '_Z16gemmSN_NN_kernelIdddLi128ELi2ELi4ELi8ELi6ELi4EEv22cublasGemmSmallNParamsIT_T0_T1_EPKS1_S6_S1_S1_i' : regs=123, lmem=0, smem=30720, cmem=420
GPGPU-Sim PTX: Kernel '_Z16gemmSN_TN_kernelIfffLi128ELi16ELi2ELi4ELi4ELi4ELb0EEviiiPKT0_iS2_iPT1_iPKT_S7_S5_S5_ii' : regs=32, lmem=0, smem=6144, cmem=416
GPGPU-Sim PTX: Kernel '_Z16gemmSN_NN_kernelIfffLi256ELi4ELi2ELi8ELi2ELi4EEv22cublasGemmSmallNParamsIT_T0_T1_EPKS1_S6_S1_S1_i' : regs=43, lmem=0, smem=6144, cmem=412
GPGPU-Sim PTX: Kernel '_Z16gemmSN_TN_kernelIf6__halfS0_Li128ELi16ELi2ELi4ELi8ELi9ELb0EEviiiPKT0_iS3_iPT1_iPKT_S8_S6_S6_ii' : regs=42, lmem=0, smem=13824, cmem=416
GPGPU-Sim PTX: Kernel '_Z16gemmSN_NN_kernelIdddLi256ELi4ELi2ELi8ELi7ELi4EEv22cublasGemmSmallNParamsIT_T0_T1_EPKS1_S6_S1_S1_i' : regs=64, lmem=0, smem=43008, cmem=420
GPGPU-Sim PTX: Kernel '_Z16gemmSN_NN_kernelIf6__halfS0_Li128ELi2ELi4ELi8ELi4ELi4EEv22cublasGemmSmallNParamsIT_T0_T1_EPKS2_S7_S2_S2_i' : regs=58, lmem=0, smem=10240, cmem=412
GPGPU-Sim PTX: Kernel '_Z16gemmSN_TN_kernelIdddLi128ELi16ELi2ELi4ELi4ELi4ELb1EEviiiPKT0_iS2_iPT1_iPKT_S7_S5_S5_ii' : regs=48, lmem=0, smem=12288, cmem=424
GPGPU-Sim PTX: Kernel '_Z16gemmSN_NN_kernelIf6__halfS0_Li128ELi2ELi4ELi8ELi8ELi4EEv22cublasGemmSmallNParamsIT_T0_T1_EPKS2_S7_S2_S2_i' : regs=80, lmem=0, smem=20480, cmem=412
GPGPU-Sim PTX: Kernel '_Z16gemmSN_NN_kernelIdddLi128ELi2ELi4ELi8ELi2ELi4EEv22cublasGemmSmallNParamsIT_T0_T1_EPKS1_S6_S1_S1_i' : regs=56, lmem=0, smem=10240, cmem=420
GPGPU-Sim PTX: Kernel '_Z16gemmSN_NN_kernelIfffLi256ELi4ELi2ELi8ELi6ELi4EEv22cublasGemmSmallNParamsIT_T0_T1_EPKS1_S6_S1_S1_i' : regs=64, lmem=0, smem=18432, cmem=412
GPGPU-Sim PTX: Kernel '_Z16gemmSN_NN_kernelIfffLi128ELi2ELi4ELi8ELi5ELi4EEv22cublasGemmSmallNParamsIT_T0_T1_EPKS1_S6_S1_S1_i' : regs=68, lmem=0, smem=12800, cmem=412
GPGPU-Sim PTX: Kernel '_Z16gemmSN_TN_kernelIf6__halfS0_Li128ELi16ELi2ELi4ELi2ELi2ELb1EEviiiPKT0_iS3_iPT1_iPKT_S8_S6_S6_ii' : regs=32, lmem=0, smem=3072, cmem=416
GPGPU-Sim PTX: Kernel '_Z16gemmSN_NN_kernelIdddLi256ELi4ELi2ELi8ELi3ELi4EEv22cublasGemmSmallNParamsIT_T0_T1_EPKS1_S6_S1_S1_i' : regs=62, lmem=0, smem=18432, cmem=420
GPGPU-Sim PTX: Kernel '_Z16gemmSN_TN_kernelIfffLi128ELi16ELi2ELi4ELi10ELi11ELb0EEviiiPKT0_iS2_iPT1_iPKT_S7_S5_S5_ii' : regs=54, lmem=0, smem=16896, cmem=416
GPGPU-Sim PTX: Kernel '_Z16gemmSN_NN_kernelIfffLi128ELi2ELi4ELi8ELi3ELi4EEv22cublasGemmSmallNParamsIT_T0_T1_EPKS1_S6_S1_S1_i' : regs=51, lmem=0, smem=7680, cmem=412
GPGPU-Sim PTX: Kernel '_Z16gemmSN_NN_kernelIf6__halfS0_Li256ELi4ELi2ELi8ELi7ELi4EEv22cublasGemmSmallNParamsIT_T0_T1_EPKS2_S7_S2_S2_i' : regs=64, lmem=0, smem=21504, cmem=412
GPGPU-Sim PTX: Kernel '_Z16gemmSN_NN_kernelIdddLi128ELi2ELi4ELi8ELi8ELi4EEv22cublasGemmSmallNParamsIT_T0_T1_EPKS1_S6_S1_S1_i' : regs=128, lmem=0, smem=40960, cmem=420
GPGPU-Sim PTX: Kernel '_Z16gemmSN_TN_kernelIfffLi128ELi16ELi2ELi4ELi6ELi7ELb0EEviiiPKT0_iS2_iPT1_iPKT_S7_S5_S5_ii' : regs=40, lmem=0, smem=10752, cmem=416
GPGPU-Sim PTX: Kernel '_Z16gemmSN_NN_kernelIfffLi256ELi4ELi2ELi8ELi4ELi4EEv22cublasGemmSmallNParamsIT_T0_T1_EPKS1_S6_S1_S1_i' : regs=57, lmem=0, smem=12288, cmem=412
GPGPU-Sim PTX: Kernel '_Z16gemmSN_TN_kernelIf6__halfS0_Li128ELi16ELi2ELi4ELi14ELi15ELb0EEviiiPKT0_iS3_iPT1_iPKT_S8_S6_S6_ii' : regs=53, lmem=0, smem=23040, cmem=416
GPGPU-Sim PTX: Kernel '_Z16gemmSN_TN_kernelIdddLi128ELi16ELi2ELi4ELi2ELi2ELb1EEviiiPKT0_iS2_iPT1_iPKT_S7_S5_S5_ii' : regs=32, lmem=0, smem=6144, cmem=424
GPGPU-Sim PTX: Kernel '_Z16gemmSN_NN_kernelIf6__halfS0_Li128ELi2ELi4ELi8ELi6ELi4EEv22cublasGemmSmallNParamsIT_T0_T1_EPKS2_S7_S2_S2_i' : regs=70, lmem=0, smem=15360, cmem=412
GPGPU-Sim PTX: Kernel '_Z16gemmSN_TN_kernelIdddLi128ELi16ELi2ELi4ELi8ELi9ELb0EEviiiPKT0_iS2_iPT1_iPKT_S7_S5_S5_ii' : regs=62, lmem=0, smem=27648, cmem=424
GPGPU-Sim PTX: Kernel '_Z16gemmSN_NN_kernelIf6__halfS0_Li256ELi4ELi2ELi8ELi3ELi4EEv22cublasGemmSmallNParamsIT_T0_T1_EPKS2_S7_S2_S2_i' : regs=47, lmem=0, smem=9216, cmem=412
GPGPU-Sim PTX: Kernel '_Z16gemmSN_NN_kernelIdddLi128ELi2ELi4ELi8ELi4ELi4EEv22cublasGemmSmallNParamsIT_T0_T1_EPKS1_S6_S1_S1_i' : regs=80, lmem=0, smem=20480, cmem=420
GPGPU-Sim PTX: Kernel '_Z16gemmSN_NN_kernelIfffLi256ELi4ELi2ELi8ELi8ELi4EEv22cublasGemmSmallNParamsIT_T0_T1_EPKS1_S6_S1_S1_i' : regs=64, lmem=0, smem=24576, cmem=412
GPGPU-Sim PTX: Kernel '_Z16gemmSN_NN_kernelIfffLi128ELi2ELi4ELi8ELi7ELi4EEv22cublasGemmSmallNParamsIT_T0_T1_EPKS1_S6_S1_S1_i' : regs=78, lmem=0, smem=17920, cmem=412
GPGPU-Sim PTX: Kernel '_Z16gemmSN_TN_kernelIf6__halfS0_Li128ELi16ELi2ELi4ELi4ELi4ELb1EEviiiPKT0_iS3_iPT1_iPKT_S8_S6_S6_ii' : regs=32, lmem=0, smem=6144, cmem=416
GPGPU-Sim PTX: Kernel '_Z16gemmSN_NN_kernelIdddLi256ELi4ELi2ELi8ELi5ELi4EEv22cublasGemmSmallNParamsIT_T0_T1_EPKS1_S6_S1_S1_i' : regs=64, lmem=0, smem=30720, cmem=420
GPGPU-Sim PTX: Kernel '_Z16gemmSN_NN_kernelIf6__halfS0_Li128ELi2ELi4ELi8ELi2ELi4EEv22cublasGemmSmallNParamsIT_T0_T1_EPKS2_S7_S2_S2_i' : regs=40, lmem=0, smem=5120, cmem=412
GPGPU-Sim PTX: Loading PTXInfo from cudaDataLoader.22.sm_50.ptx
GPGPU-Sim PTX: Loading PTXInfo from cudaDataLoader.23.sm_50.ptx
GPGPU-Sim PTX: Kernel '_Z17gemv2N_kernel_valIaffLi128ELi1ELi4ELi4ELi11EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E' : regs=64, lmem=0, smem=2560, cmem=408
GPGPU-Sim PTX: Kernel '_Z18gemvNSP_kernel_refIfffLi11ELi16ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E' : regs=29, lmem=0, smem=0, cmem=384
GPGPU-Sim PTX: Kernel '_Z17gemv2N_kernel_valI6__halfS0_fLi128ELi4ELi4ELi4ELi11EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E' : regs=56, lmem=0, smem=2560, cmem=408
GPGPU-Sim PTX: Kernel '_Z17gemv2N_kernel_valI6__halfffLi128ELi1ELi2ELi4ELi11EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E' : regs=56, lmem=0, smem=1536, cmem=408
GPGPU-Sim PTX: Kernel '_Z18gemvNSP_kernel_refI6__halfS0_fLi1ELi1ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E' : regs=24, lmem=0, smem=0, cmem=384
GPGPU-Sim PTX: Kernel '_Z17gemv2N_kernel_valIfffLi128ELi8ELi4ELi4ELi11EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E' : regs=64, lmem=0, smem=2560, cmem=408
GPGPU-Sim PTX: Kernel '_Z18gemvNSP_kernel_valIaffLi11ELi2ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E' : regs=28, lmem=0, smem=0, cmem=392
GPGPU-Sim PTX: Kernel '_Z18gemvNSP_kernel_refI6__halfffLi1ELi1ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E' : regs=24, lmem=0, smem=0, cmem=384
GPGPU-Sim PTX: Kernel '_Z18gemvNSP_kernel_valIfffLi11ELi2ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E' : regs=29, lmem=0, smem=0, cmem=392
GPGPU-Sim PTX: Kernel '_Z18gemvNSP_kernel_refIaffLi11ELi16ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E' : regs=28, lmem=0, smem=0, cmem=384
GPGPU-Sim PTX: Kernel '_Z17gemv2N_kernel_valI6__halfffLi128ELi4ELi4ELi4ELi11EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E' : regs=56, lmem=0, smem=2560, cmem=408
GPGPU-Sim PTX: Kernel '_Z17gemv2N_kernel_valI6__halfS0_fLi128ELi1ELi2ELi4ELi11EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E' : regs=56, lmem=0, smem=1536, cmem=408
GPGPU-Sim PTX: Kernel '_Z17gemv2N_kernel_valIfffLi128ELi1ELi4ELi4ELi11EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E' : regs=64, lmem=0, smem=2560, cmem=408
GPGPU-Sim PTX: Kernel '_Z17gemv2N_kernel_valIaffLi128ELi8ELi4ELi4ELi11EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E' : regs=64, lmem=0, smem=2560, cmem=408
GPGPU-Sim PTX: Kernel '_Z17gemv2N_kernel_valIaffLi128ELi4ELi4ELi4ELi11EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E' : regs=64, lmem=0, smem=2560, cmem=408
GPGPU-Sim PTX: Kernel '_Z17gemv2N_kernel_valI6__halfffLi128ELi1ELi4ELi4ELi11EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E' : regs=56, lmem=0, smem=2560, cmem=408
GPGPU-Sim PTX: Kernel '_Z17gemv2N_kernel_valI6__halfS0_fLi128ELi8ELi4ELi4ELi11EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E' : regs=56, lmem=0, smem=2560, cmem=408
GPGPU-Sim PTX: Kernel '_Z18gemvNSP_kernel_valI6__halfffLi11ELi2ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E' : regs=31, lmem=0, smem=0, cmem=392
GPGPU-Sim PTX: Kernel '_Z18gemvNSP_kernel_refI6__halfS0_fLi11ELi16ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E' : regs=31, lmem=0, smem=0, cmem=384
GPGPU-Sim PTX: Kernel '_Z17gemv2N_kernel_valIfffLi128ELi1ELi2ELi4ELi11EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E' : regs=56, lmem=0, smem=1536, cmem=408
GPGPU-Sim PTX: Kernel '_Z18gemvNSP_kernel_refIaffLi1ELi1ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E' : regs=24, lmem=0, smem=0, cmem=384
GPGPU-Sim PTX: Kernel '_Z18gemvNSP_kernel_refI6__halfffLi11ELi16ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E' : regs=31, lmem=0, smem=0, cmem=384
GPGPU-Sim PTX: Kernel '_Z18gemvNSP_kernel_refIfffLi1ELi1ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E' : regs=22, lmem=0, smem=0, cmem=384
GPGPU-Sim PTX: Kernel '_Z17gemv2N_kernel_valI6__halfS0_fLi128ELi1ELi4ELi4ELi11EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E' : regs=56, lmem=0, smem=2560, cmem=408
GPGPU-Sim PTX: Kernel '_Z17gemv2N_kernel_valI6__halfffLi128ELi8ELi4ELi4ELi11EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E' : regs=56, lmem=0, smem=2560, cmem=408
GPGPU-Sim PTX: Kernel '_Z18gemvNSP_kernel_valI6__halfS0_fLi11ELi2ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E' : regs=31, lmem=0, smem=0, cmem=392
GPGPU-Sim PTX: Kernel '_Z17gemv2N_kernel_valIfffLi128ELi4ELi4ELi4ELi11EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E' : regs=64, lmem=0, smem=2560, cmem=408
GPGPU-Sim PTX: Kernel '_Z17gemv2N_kernel_valIaffLi128ELi1ELi2ELi4ELi11EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E' : regs=64, lmem=0, smem=1536, cmem=408
GPGPU-Sim PTX: Kernel '_Z17gemv2T_kernel_refIaffLi128ELi16ELi4ELi4ELb1EEviiPKT1_PKT_iS5_iS2_PT0_i' : regs=32, lmem=0, smem=2560, cmem=388
GPGPU-Sim PTX: Kernel '_Z18gemvNSP_kernel_refIfffLi1ELi4ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E' : regs=22, lmem=0, smem=0, cmem=384
GPGPU-Sim PTX: Kernel '_Z17gemv2N_kernel_valI6__halfS0_fLi128ELi2ELi4ELi4ELi11EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E' : regs=56, lmem=0, smem=2560, cmem=408
GPGPU-Sim PTX: Kernel '_Z17gemv2T_kernel_refI6__halfffLi128ELi16ELi2ELi4ELb1EEviiPKT1_PKT_iS6_iS3_PT0_i' : regs=32, lmem=0, smem=1536, cmem=388
GPGPU-Sim PTX: Kernel '_Z18gemvNSP_kernel_valI6__halfS0_fLi1ELi16ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E' : regs=24, lmem=0, smem=0, cmem=392
GPGPU-Sim PTX: Kernel '_Z17gemv2N_kernel_valIfffLi128ELi32ELi4ELi4ELi11EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E' : regs=32, lmem=0, smem=2560, cmem=392
GPGPU-Sim PTX: Kernel '_Z18gemvNSP_kernel_refIaffLi1ELi8ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E' : regs=24, lmem=0, smem=0, cmem=384
GPGPU-Sim PTX: Kernel '_Z18gemvNSP_kernel_valI6__halfffLi1ELi16ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E' : regs=24, lmem=0, smem=0, cmem=392
GPGPU-Sim PTX: Kernel '_Z18gemvNSP_kernel_refIfffLi1ELi8ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E' : regs=22, lmem=0, smem=0, cmem=384
GPGPU-Sim PTX: Kernel '_Z18gemvNSP_kernel_refIaffLi1ELi4ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E' : regs=24, lmem=0, smem=0, cmem=384
GPGPU-Sim PTX: Kernel '_Z17gemv2N_kernel_valI6__halfffLi128ELi2ELi4ELi4ELi11EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E' : regs=56, lmem=0, smem=2560, cmem=408
GPGPU-Sim PTX: Kernel '_Z17gemv2T_kernel_refI6__halfS0_fLi128ELi16ELi2ELi4ELb1EEviiPKT1_PKT_iS6_iS3_PT0_i' : regs=32, lmem=0, smem=1536, cmem=388
GPGPU-Sim PTX: Kernel '_Z17gemv2T_kernel_refIfffLi128ELi16ELi4ELi4ELb1EEviiPKT1_PKT_iS5_iS2_PT0_i' : regs=32, lmem=0, smem=2560, cmem=388
GPGPU-Sim PTX: Kernel '_Z17gemv2N_kernel_valIaffLi128ELi32ELi4ELi4ELi11EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E' : regs=32, lmem=0, smem=2560, cmem=392
GPGPU-Sim PTX: Kernel '_Z17gemv2N_kernel_valIaffLi128ELi2ELi4ELi4ELi11EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E' : regs=64, lmem=0, smem=2560, cmem=408
GPGPU-Sim PTX: Kernel '_Z17gemv2T_kernel_refI6__halfffLi128ELi16ELi4ELi4ELb1EEviiPKT1_PKT_iS6_iS3_PT0_i' : regs=32, lmem=0, smem=2560, cmem=388
GPGPU-Sim PTX: Kernel '_Z17gemv2N_kernel_valI6__halfS0_fLi128ELi32ELi4ELi4ELi11EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E' : regs=32, lmem=0, smem=2560, cmem=392
GPGPU-Sim PTX: Kernel '_Z18gemvNSP_kernel_refI6__halfffLi1ELi8ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E' : regs=27, lmem=0, smem=0, cmem=384
GPGPU-Sim PTX: Kernel '_Z18gemvNSP_kernel_refI6__halfS0_fLi1ELi4ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E' : regs=24, lmem=0, smem=0, cmem=384
GPGPU-Sim PTX: Kernel '_Z17gemv2T_kernel_refIfffLi128ELi16ELi2ELi4ELb1EEviiPKT1_PKT_iS5_iS2_PT0_i' : regs=32, lmem=0, smem=1536, cmem=388
GPGPU-Sim PTX: Kernel '_Z18gemvNSP_kernel_valIaffLi1ELi16ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E' : regs=24, lmem=0, smem=0, cmem=392
GPGPU-Sim PTX: Kernel '_Z18gemvNSP_kernel_refI6__halfffLi1ELi4ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E' : regs=24, lmem=0, smem=0, cmem=384
GPGPU-Sim PTX: Kernel '_Z18gemvNSP_kernel_valIfffLi1ELi16ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E' : regs=22, lmem=0, smem=0, cmem=392
GPGPU-Sim PTX: Kernel '_Z17gemv2T_kernel_refI6__halfS0_fLi128ELi16ELi4ELi4ELb1EEviiPKT1_PKT_iS6_iS3_PT0_i' : regs=32, lmem=0, smem=2560, cmem=388
GPGPU-Sim PTX: Kernel '_Z17gemv2N_kernel_valI6__halfffLi128ELi32ELi4ELi4ELi11EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E' : regs=32, lmem=0, smem=2560, cmem=392
GPGPU-Sim PTX: Kernel '_Z18gemvNSP_kernel_refI6__halfS0_fLi1ELi8ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E' : regs=27, lmem=0, smem=0, cmem=384
GPGPU-Sim PTX: Kernel '_Z17gemv2N_kernel_valIfffLi128ELi2ELi4ELi4ELi11EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E' : regs=64, lmem=0, smem=2560, cmem=408
GPGPU-Sim PTX: Kernel '_Z17gemv2T_kernel_refIaffLi128ELi16ELi2ELi4ELb1EEviiPKT1_PKT_iS5_iS2_PT0_i' : regs=32, lmem=0, smem=1536, cmem=388
GPGPU-Sim PTX: Kernel '_Z17gemv2N_kernel_refIaffLi128ELi1ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E' : regs=72, lmem=0, smem=2560, cmem=400
GPGPU-Sim PTX: Kernel '_Z18gemvNSP_kernel_refIfffLi11ELi32ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E' : regs=29, lmem=0, smem=0, cmem=384
GPGPU-Sim PTX: Kernel '_Z17gemv2N_kernel_refI6__halfS0_fLi128ELi4ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E' : regs=56, lmem=0, smem=2560, cmem=400
GPGPU-Sim PTX: Kernel '_Z17gemv2N_kernel_refI6__halfffLi128ELi1ELi2ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E' : regs=56, lmem=0, smem=1536, cmem=400
GPGPU-Sim PTX: Kernel '_Z18gemvNSP_kernel_refI6__halfS0_fLi1ELi2ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E' : regs=24, lmem=0, smem=0, cmem=384
GPGPU-Sim PTX: Kernel '_Z17gemv2N_kernel_refIfffLi128ELi8ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E' : regs=56, lmem=0, smem=2560, cmem=400
GPGPU-Sim PTX: Kernel '_Z18gemvNSP_kernel_valIaffLi11ELi4ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E' : regs=28, lmem=0, smem=0, cmem=392
GPGPU-Sim PTX: Kernel '_Z18gemvNSP_kernel_refI6__halfffLi1ELi2ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E' : regs=24, lmem=0, smem=0, cmem=384
GPGPU-Sim PTX: Kernel '_Z18gemvNSP_kernel_valIfffLi11ELi4ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E' : regs=29, lmem=0, smem=0, cmem=392
GPGPU-Sim PTX: Kernel '_Z18gemvNSP_kernel_refIaffLi11ELi32ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E' : regs=28, lmem=0, smem=0, cmem=384
GPGPU-Sim PTX: Kernel '_Z17gemv2N_kernel_refI6__halfffLi128ELi4ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E' : regs=56, lmem=0, smem=2560, cmem=400
GPGPU-Sim PTX: Kernel '_Z17gemv2N_kernel_refI6__halfS0_fLi128ELi1ELi2ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E' : regs=56, lmem=0, smem=1536, cmem=400
GPGPU-Sim PTX: Kernel '_Z17gemv2N_kernel_refIfffLi128ELi1ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E' : regs=56, lmem=0, smem=2560, cmem=400
GPGPU-Sim PTX: Kernel '_Z17gemv2N_kernel_refIaffLi128ELi8ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E' : regs=72, lmem=0, smem=2560, cmem=400
GPGPU-Sim PTX: Kernel '_Z17gemv2N_kernel_refIaffLi128ELi4ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E' : regs=72, lmem=0, smem=2560, cmem=400
GPGPU-Sim PTX: Kernel '_Z17gemv2N_kernel_refI6__halfffLi128ELi1ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E' : regs=56, lmem=0, smem=2560, cmem=400
GPGPU-Sim PTX: Kernel '_Z17gemv2N_kernel_refI6__halfS0_fLi128ELi8ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E' : regs=56, lmem=0, smem=2560, cmem=400
GPGPU-Sim PTX: Kernel '_Z18gemvNSP_kernel_valI6__halfffLi11ELi4ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E' : regs=31, lmem=0, smem=0, cmem=392
GPGPU-Sim PTX: Kernel '_Z18gemvNSP_kernel_refI6__halfS0_fLi11ELi32ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E' : regs=31, lmem=0, smem=0, cmem=384
GPGPU-Sim PTX: Kernel '_Z17gemv2N_kernel_refIfffLi128ELi1ELi2ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E' : regs=56, lmem=0, smem=1536, cmem=400
GPGPU-Sim PTX: Kernel '_Z18gemvNSP_kernel_refIaffLi1ELi2ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E' : regs=24, lmem=0, smem=0, cmem=384
GPGPU-Sim PTX: Kernel '_Z18gemvNSP_kernel_refI6__halfffLi11ELi32ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E' : regs=31, lmem=0, smem=0, cmem=384
GPGPU-Sim PTX: Kernel '_Z18gemvNSP_kernel_refIfffLi1ELi2ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E' : regs=22, lmem=0, smem=0, cmem=384
GPGPU-Sim PTX: Kernel '_Z17gemv2N_kernel_refI6__halfS0_fLi128ELi1ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E' : regs=56, lmem=0, smem=2560, cmem=400
GPGPU-Sim PTX: Kernel '_Z17gemv2N_kernel_refI6__halfffLi128ELi8ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E' : regs=56, lmem=0, smem=2560, cmem=400
GPGPU-Sim PTX: Kernel '_Z18gemvNSP_kernel_valI6__halfS0_fLi11ELi4ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E' : regs=31, lmem=0, smem=0, cmem=392
GPGPU-Sim PTX: Kernel '_Z17gemv2N_kernel_refIfffLi128ELi4ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E' : regs=56, lmem=0, smem=2560, cmem=400
GPGPU-Sim PTX: Kernel '_Z17gemv2N_kernel_refIaffLi128ELi1ELi2ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E' : regs=62, lmem=0, smem=1536, cmem=400
GPGPU-Sim PTX: Kernel '_Z17gemv2T_kernel_refIaffLi128ELi16ELi4ELi4ELb0EEviiPKT1_PKT_iS5_iS2_PT0_i' : regs=32, lmem=0, smem=2560, cmem=388
GPGPU-Sim PTX: Kernel '_Z18gemvNSP_kernel_refIfffLi11ELi8ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E' : regs=29, lmem=0, smem=0, cmem=384
GPGPU-Sim PTX: Kernel '_Z17gemv2N_kernel_refI6__halfS0_fLi128ELi2ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E' : regs=56, lmem=0, smem=2560, cmem=400
GPGPU-Sim PTX: Kernel '_Z17gemv2T_kernel_refI6__halfffLi128ELi16ELi2ELi4ELb0EEviiPKT1_PKT_iS6_iS3_PT0_i' : regs=32, lmem=0, smem=1536, cmem=388
GPGPU-Sim PTX: Kernel '_Z18gemvNSP_kernel_valI6__halfS0_fLi1ELi32ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E' : regs=24, lmem=0, smem=0, cmem=392
GPGPU-Sim PTX: Kernel '_Z17gemv2N_kernel_refIfffLi128ELi32ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E' : regs=32, lmem=0, smem=2560, cmem=384
GPGPU-Sim PTX: Kernel '_Z18gemvNSP_kernel_valIaffLi11ELi1ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E' : regs=28, lmem=0, smem=0, cmem=392
GPGPU-Sim PTX: Kernel '_Z18gemvNSP_kernel_valI6__halfffLi1ELi32ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E' : regs=24, lmem=0, smem=0, cmem=392
GPGPU-Sim PTX: Kernel '_Z18gemvNSP_kernel_valIfffLi11ELi1ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E' : regs=29, lmem=0, smem=0, cmem=392
GPGPU-Sim PTX: Kernel '_Z18gemvNSP_kernel_refIaffLi11ELi8ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E' : regs=28, lmem=0, smem=0, cmem=384
GPGPU-Sim PTX: Kernel '_Z17gemv2N_kernel_refI6__halfffLi128ELi2ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E' : regs=56, lmem=0, smem=2560, cmem=400
GPGPU-Sim PTX: Kernel '_Z17gemv2T_kernel_refI6__halfS0_fLi128ELi16ELi2ELi4ELb0EEviiPKT1_PKT_iS6_iS3_PT0_i' : regs=32, lmem=0, smem=1536, cmem=388
GPGPU-Sim PTX: Kernel '_Z17gemv2T_kernel_refIfffLi128ELi16ELi4ELi4ELb0EEviiPKT1_PKT_iS5_iS2_PT0_i' : regs=32, lmem=0, smem=2560, cmem=388
GPGPU-Sim PTX: Kernel '_Z17gemv2N_kernel_refIaffLi128ELi32ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E' : regs=32, lmem=0, smem=2560, cmem=384
GPGPU-Sim PTX: Kernel '_Z17gemv2N_kernel_refIaffLi128ELi2ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E' : regs=72, lmem=0, smem=2560, cmem=400
GPGPU-Sim PTX: Kernel '_Z17gemv2T_kernel_refI6__halfffLi128ELi16ELi4ELi4ELb0EEviiPKT1_PKT_iS6_iS3_PT0_i' : regs=32, lmem=0, smem=2560, cmem=388
GPGPU-Sim PTX: Kernel '_Z17gemv2N_kernel_refI6__halfS0_fLi128ELi32ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E' : regs=32, lmem=0, smem=2560, cmem=384
GPGPU-Sim PTX: Kernel '_Z18gemvNSP_kernel_valI6__halfffLi11ELi1ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E' : regs=31, lmem=0, smem=0, cmem=392
GPGPU-Sim PTX: Kernel '_Z18gemvNSP_kernel_refI6__halfS0_fLi11ELi8ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E' : regs=31, lmem=0, smem=0, cmem=384
GPGPU-Sim PTX: Kernel '_Z17gemv2T_kernel_refIfffLi128ELi16ELi2ELi4ELb0EEviiPKT1_PKT_iS5_iS2_PT0_i' : regs=32, lmem=0, smem=1536, cmem=388
GPGPU-Sim PTX: Kernel '_Z18gemvNSP_kernel_valIaffLi1ELi32ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E' : regs=24, lmem=0, smem=0, cmem=392
GPGPU-Sim PTX: Kernel '_Z18gemvNSP_kernel_refI6__halfffLi11ELi8ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E' : regs=31, lmem=0, smem=0, cmem=384
GPGPU-Sim PTX: Kernel '_Z18gemvNSP_kernel_valIfffLi1ELi32ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E' : regs=22, lmem=0, smem=0, cmem=392
GPGPU-Sim PTX: Kernel '_Z17gemv2T_kernel_refI6__halfS0_fLi128ELi16ELi4ELi4ELb0EEviiPKT1_PKT_iS6_iS3_PT0_i' : regs=32, lmem=0, smem=2560, cmem=388
GPGPU-Sim PTX: Kernel '_Z17gemv2N_kernel_refI6__halfffLi128ELi32ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E' : regs=32, lmem=0, smem=2560, cmem=384
GPGPU-Sim PTX: Kernel '_Z18gemvNSP_kernel_valI6__halfS0_fLi11ELi1ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E' : regs=31, lmem=0, smem=0, cmem=392
GPGPU-Sim PTX: Kernel '_Z17gemv2N_kernel_refIfffLi128ELi2ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E' : regs=56, lmem=0, smem=2560, cmem=400
GPGPU-Sim PTX: Kernel '_Z17gemv2T_kernel_refIaffLi128ELi16ELi2ELi4ELb0EEviiPKT1_PKT_iS5_iS2_PT0_i' : regs=32, lmem=0, smem=1536, cmem=388
GPGPU-Sim PTX: Kernel '_Z17gemv2N_kernel_valIaffLi128ELi1ELi4ELi4ELi1EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E' : regs=64, lmem=0, smem=2560, cmem=408
GPGPU-Sim PTX: Kernel '_Z18gemvNSP_kernel_refIfffLi1ELi16ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E' : regs=22, lmem=0, smem=0, cmem=384
GPGPU-Sim PTX: Kernel '_Z17gemv2N_kernel_valI6__halfS0_fLi128ELi4ELi4ELi4ELi1EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E' : regs=56, lmem=0, smem=2560, cmem=408
GPGPU-Sim PTX: Kernel '_Z17gemv2N_kernel_valI6__halfffLi128ELi1ELi2ELi4ELi1EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E' : regs=56, lmem=0, smem=1536, cmem=408
GPGPU-Sim PTX: Kernel '_Z18gemvNSP_kernel_valI6__halfS0_fLi11ELi32ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E' : regs=31, lmem=0, smem=0, cmem=392
GPGPU-Sim PTX: Kernel '_Z17gemv2N_kernel_valIfffLi128ELi8ELi4ELi4ELi1EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E' : regs=56, lmem=0, smem=2560, cmem=408
GPGPU-Sim PTX: Kernel '_Z18gemvNSP_kernel_valIaffLi1ELi2ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E' : regs=24, lmem=0, smem=0, cmem=392
GPGPU-Sim PTX: Kernel '_Z18gemvNSP_kernel_valI6__halfffLi11ELi32ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E' : regs=31, lmem=0, smem=0, cmem=392
GPGPU-Sim PTX: Kernel '_Z18gemvNSP_kernel_valIfffLi1ELi2ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E' : regs=22, lmem=0, smem=0, cmem=392
GPGPU-Sim PTX: Kernel '_Z18gemvNSP_kernel_refIaffLi1ELi16ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E' : regs=24, lmem=0, smem=0, cmem=384
GPGPU-Sim PTX: Kernel '_Z17gemv2N_kernel_valI6__halfffLi128ELi4ELi4ELi4ELi1EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E' : regs=56, lmem=0, smem=2560, cmem=408
GPGPU-Sim PTX: Kernel '_Z17gemv2N_kernel_valI6__halfS0_fLi128ELi1ELi2ELi4ELi1EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E' : regs=56, lmem=0, smem=1536, cmem=408
GPGPU-Sim PTX: Kernel '_Z17gemv2N_kernel_valIfffLi128ELi1ELi4ELi4ELi1EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E' : regs=56, lmem=0, smem=2560, cmem=408
GPGPU-Sim PTX: Kernel '_Z17gemv2N_kernel_valIaffLi128ELi8ELi4ELi4ELi1EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E' : regs=64, lmem=0, smem=2560, cmem=408
GPGPU-Sim PTX: Kernel '_Z17gemv2N_kernel_valIaffLi128ELi4ELi4ELi4ELi1EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E' : regs=64, lmem=0, smem=2560, cmem=408
GPGPU-Sim PTX: Kernel '_Z17gemv2N_kernel_valI6__halfffLi128ELi1ELi4ELi4ELi1EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E' : regs=56, lmem=0, smem=2560, cmem=408
GPGPU-Sim PTX: Kernel '_Z17gemv2N_kernel_valI6__halfS0_fLi128ELi8ELi4ELi4ELi1EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E' : regs=56, lmem=0, smem=2560, cmem=408
GPGPU-Sim PTX: Kernel '_Z18gemvNSP_kernel_valI6__halfffLi1ELi2ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E' : regs=24, lmem=0, smem=0, cmem=392
GPGPU-Sim PTX: Kernel '_Z18gemvNSP_kernel_refI6__halfS0_fLi1ELi16ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E' : regs=27, lmem=0, smem=0, cmem=384
GPGPU-Sim PTX: Kernel '_Z17gemv2N_kernel_valIfffLi128ELi1ELi2ELi4ELi1EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E' : regs=56, lmem=0, smem=1536, cmem=408
GPGPU-Sim PTX: Kernel '_Z18gemvNSP_kernel_valIaffLi11ELi32ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E' : regs=28, lmem=0, smem=0, cmem=392
GPGPU-Sim PTX: Kernel '_Z18gemvNSP_kernel_refI6__halfffLi1ELi16ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E' : regs=27, lmem=0, smem=0, cmem=384
GPGPU-Sim PTX: Kernel '_Z18gemvNSP_kernel_valIfffLi11ELi32ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E' : regs=29, lmem=0, smem=0, cmem=392
GPGPU-Sim PTX: Kernel '_Z17gemv2N_kernel_valI6__halfS0_fLi128ELi1ELi4ELi4ELi1EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E' : regs=56, lmem=0, smem=2560, cmem=408
GPGPU-Sim PTX: Kernel '_Z17gemv2N_kernel_valI6__halfffLi128ELi8ELi4ELi4ELi1EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E' : regs=56, lmem=0, smem=2560, cmem=408
GPGPU-Sim PTX: Kernel '_Z18gemvNSP_kernel_valI6__halfS0_fLi1ELi2ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E' : regs=24, lmem=0, smem=0, cmem=392
GPGPU-Sim PTX: Kernel '_Z17gemv2N_kernel_valIfffLi128ELi4ELi4ELi4ELi1EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E' : regs=56, lmem=0, smem=2560, cmem=408
GPGPU-Sim PTX: Kernel '_Z17gemv2N_kernel_valIaffLi128ELi1ELi2ELi4ELi1EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E' : regs=64, lmem=0, smem=1536, cmem=408
GPGPU-Sim PTX: Kernel '_Z17gemv2T_kernel_valIaffLi128ELi16ELi4ELi4ELb1EEviiT1_PKT_iS3_iS0_PT0_i' : regs=31, lmem=0, smem=2560, cmem=380
GPGPU-Sim PTX: Kernel '_Z18gemvNSP_kernel_refIfffLi11ELi2ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E' : regs=29, lmem=0, smem=0, cmem=384
GPGPU-Sim PTX: Kernel '_Z17gemv2N_kernel_valI6__halfS0_fLi128ELi2ELi4ELi4ELi1EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E' : regs=56, lmem=0, smem=2560, cmem=408
GPGPU-Sim PTX: Kernel '_Z17gemv2T_kernel_valI6__halfffLi128ELi16ELi2ELi4ELb1EEviiT1_PKT_iS4_iS1_PT0_i' : regs=31, lmem=0, smem=1536, cmem=380
GPGPU-Sim PTX: Kernel '_Z18gemvNSP_kernel_valI6__halfS0_fLi11ELi8ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E' : regs=31, lmem=0, smem=0, cmem=392
GPGPU-Sim PTX: Kernel '_Z17gemv2N_kernel_valIfffLi128ELi32ELi4ELi4ELi1EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E' : regs=30, lmem=0, smem=2560, cmem=392
GPGPU-Sim PTX: Kernel '_Z18gemvNSP_kernel_valIaffLi1ELi8ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E' : regs=24, lmem=0, smem=0, cmem=392
GPGPU-Sim PTX: Kernel '_Z18gemvNSP_kernel_valI6__halfffLi11ELi8ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E' : regs=31, lmem=0, smem=0, cmem=392
GPGPU-Sim PTX: Kernel '_Z18gemvNSP_kernel_valIfffLi1ELi8ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E' : regs=22, lmem=0, smem=0, cmem=392
GPGPU-Sim PTX: Kernel '_Z18gemvNSP_kernel_refIaffLi11ELi2ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E' : regs=28, lmem=0, smem=0, cmem=384
GPGPU-Sim PTX: Kernel '_Z17gemv2N_kernel_valI6__halfffLi128ELi2ELi4ELi4ELi1EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E' : regs=56, lmem=0, smem=2560, cmem=408
GPGPU-Sim PTX: Kernel '_Z17gemv2T_kernel_valI6__halfS0_fLi128ELi16ELi2ELi4ELb1EEviiT1_PKT_iS4_iS1_PT0_i' : regs=31, lmem=0, smem=1536, cmem=380
GPGPU-Sim PTX: Kernel '_Z17gemv2T_kernel_valIfffLi128ELi16ELi4ELi4ELb1EEviiT1_PKT_iS3_iS0_PT0_i' : regs=32, lmem=0, smem=2560, cmem=380
GPGPU-Sim PTX: Kernel '_Z17gemv2N_kernel_valIaffLi128ELi32ELi4ELi4ELi1EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E' : regs=30, lmem=0, smem=2560, cmem=392
GPGPU-Sim PTX: Kernel '_Z17gemv2N_kernel_valIaffLi128ELi2ELi4ELi4ELi1EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E' : regs=64, lmem=0, smem=2560, cmem=408
GPGPU-Sim PTX: Kernel '_Z17gemv2T_kernel_valI6__halfffLi128ELi16ELi4ELi4ELb1EEviiT1_PKT_iS4_iS1_PT0_i' : regs=31, lmem=0, smem=2560, cmem=380
GPGPU-Sim PTX: Kernel '_Z17gemv2N_kernel_valI6__halfS0_fLi128ELi32ELi4ELi4ELi1EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E' : regs=31, lmem=0, smem=2560, cmem=392
GPGPU-Sim PTX: Kernel '_Z18gemvNSP_kernel_valI6__halfffLi1ELi8ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E' : regs=24, lmem=0, smem=0, cmem=392
GPGPU-Sim PTX: Kernel '_Z18gemvNSP_kernel_refI6__halfS0_fLi11ELi2ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E' : regs=31, lmem=0, smem=0, cmem=384
GPGPU-Sim PTX: Kernel '_Z17gemv2T_kernel_valIfffLi128ELi16ELi2ELi4ELb1EEviiT1_PKT_iS3_iS0_PT0_i' : regs=31, lmem=0, smem=1536, cmem=380
GPGPU-Sim PTX: Kernel '_Z18gemvNSP_kernel_valIaffLi11ELi8ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E' : regs=28, lmem=0, smem=0, cmem=392
GPGPU-Sim PTX: Kernel '_Z18gemvNSP_kernel_refI6__halfffLi11ELi2ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E' : regs=31, lmem=0, smem=0, cmem=384
GPGPU-Sim PTX: Kernel '_Z18gemvNSP_kernel_valIfffLi11ELi8ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E' : regs=29, lmem=0, smem=0, cmem=392
GPGPU-Sim PTX: Kernel '_Z17gemv2T_kernel_valI6__halfS0_fLi128ELi16ELi4ELi4ELb1EEviiT1_PKT_iS4_iS1_PT0_i' : regs=31, lmem=0, smem=2560, cmem=380
GPGPU-Sim PTX: Kernel '_Z17gemv2N_kernel_valI6__halfffLi128ELi32ELi4ELi4ELi1EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E' : regs=31, lmem=0, smem=2560, cmem=392
GPGPU-Sim PTX: Kernel '_Z18gemvNSP_kernel_valI6__halfS0_fLi1ELi8ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E' : regs=24, lmem=0, smem=0, cmem=392
GPGPU-Sim PTX: Kernel '_Z17gemv2N_kernel_valIfffLi128ELi2ELi4ELi4ELi1EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E' : regs=56, lmem=0, smem=2560, cmem=408
GPGPU-Sim PTX: Kernel '_Z17gemv2T_kernel_valIaffLi128ELi16ELi2ELi4ELb1EEviiT1_PKT_iS3_iS0_PT0_i' : regs=31, lmem=0, smem=1536, cmem=380
GPGPU-Sim PTX: Kernel '_Z17gemv2N_kernel_refIaffLi128ELi1ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E' : regs=62, lmem=0, smem=2560, cmem=400
GPGPU-Sim PTX: Kernel '_Z18gemvNSP_kernel_refIfffLi1ELi32ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E' : regs=22, lmem=0, smem=0, cmem=384
GPGPU-Sim PTX: Kernel '_Z17gemv2N_kernel_refI6__halfS0_fLi128ELi4ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E' : regs=56, lmem=0, smem=2560, cmem=400
GPGPU-Sim PTX: Kernel '_Z17gemv2N_kernel_refI6__halfffLi128ELi1ELi2ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E' : regs=56, lmem=0, smem=1536, cmem=400
GPGPU-Sim PTX: Kernel '_Z18gemvNSP_kernel_refI6__halfS0_fLi11ELi1ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E' : regs=31, lmem=0, smem=0, cmem=384
GPGPU-Sim PTX: Kernel '_Z17gemv2N_kernel_refIfffLi128ELi8ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E' : regs=56, lmem=0, smem=2560, cmem=400
GPGPU-Sim PTX: Kernel '_Z18gemvNSP_kernel_valIaffLi1ELi4ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E' : regs=24, lmem=0, smem=0, cmem=392
GPGPU-Sim PTX: Kernel '_Z18gemvNSP_kernel_refI6__halfffLi11ELi1ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E' : regs=31, lmem=0, smem=0, cmem=384
GPGPU-Sim PTX: Kernel '_Z18gemvNSP_kernel_valIfffLi1ELi4ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E' : regs=22, lmem=0, smem=0, cmem=392
GPGPU-Sim PTX: Kernel '_Z18gemvNSP_kernel_refIaffLi1ELi32ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E' : regs=24, lmem=0, smem=0, cmem=384
GPGPU-Sim PTX: Kernel '_Z17gemv2N_kernel_refI6__halfffLi128ELi4ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E' : regs=56, lmem=0, smem=2560, cmem=400
GPGPU-Sim PTX: Kernel '_Z17gemv2N_kernel_refI6__halfS0_fLi128ELi1ELi2ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E' : regs=56, lmem=0, smem=1536, cmem=400
GPGPU-Sim PTX: Kernel '_Z17gemv2N_kernel_refIfffLi128ELi1ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E' : regs=56, lmem=0, smem=2560, cmem=400
GPGPU-Sim PTX: Kernel '_Z17gemv2N_kernel_refIaffLi128ELi8ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E' : regs=62, lmem=0, smem=2560, cmem=400
GPGPU-Sim PTX: Kernel '_Z17gemv2N_kernel_refIaffLi128ELi4ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E' : regs=62, lmem=0, smem=2560, cmem=400
GPGPU-Sim PTX: Kernel '_Z17gemv2N_kernel_refI6__halfffLi128ELi1ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E' : regs=56, lmem=0, smem=2560, cmem=400
GPGPU-Sim PTX: Kernel '_Z17gemv2N_kernel_refI6__halfS0_fLi128ELi8ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E' : regs=56, lmem=0, smem=2560, cmem=400
GPGPU-Sim PTX: Kernel '_Z18gemvNSP_kernel_valI6__halfffLi1ELi4ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E' : regs=24, lmem=0, smem=0, cmem=392
GPGPU-Sim PTX: Kernel '_Z18gemvNSP_kernel_refI6__halfS0_fLi1ELi32ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E' : regs=27, lmem=0, smem=0, cmem=384
GPGPU-Sim PTX: Kernel '_Z17gemv2N_kernel_refIfffLi128ELi1ELi2ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E' : regs=56, lmem=0, smem=1536, cmem=400
GPGPU-Sim PTX: Kernel '_Z18gemvNSP_kernel_refIaffLi11ELi1ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E' : regs=28, lmem=0, smem=0, cmem=384
GPGPU-Sim PTX: Kernel '_Z18gemvNSP_kernel_refI6__halfffLi1ELi32ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E' : regs=27, lmem=0, smem=0, cmem=384
GPGPU-Sim PTX: Kernel '_Z18gemvNSP_kernel_refIfffLi11ELi1ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E' : regs=29, lmem=0, smem=0, cmem=384
GPGPU-Sim PTX: Kernel '_Z17gemv2N_kernel_refI6__halfS0_fLi128ELi1ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E' : regs=56, lmem=0, smem=2560, cmem=400
GPGPU-Sim PTX: Kernel '_Z17gemv2N_kernel_refI6__halfffLi128ELi8ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E' : regs=56, lmem=0, smem=2560, cmem=400
GPGPU-Sim PTX: Kernel '_Z18gemvNSP_kernel_valI6__halfS0_fLi1ELi4ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E' : regs=24, lmem=0, smem=0, cmem=392
GPGPU-Sim PTX: Kernel '_Z17gemv2N_kernel_refIfffLi128ELi4ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E' : regs=56, lmem=0, smem=2560, cmem=400
GPGPU-Sim PTX: Kernel '_Z17gemv2N_kernel_refIaffLi128ELi1ELi2ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E' : regs=62, lmem=0, smem=1536, cmem=400
GPGPU-Sim PTX: Kernel '_Z17gemv2T_kernel_valIaffLi128ELi16ELi4ELi4ELb0EEviiT1_PKT_iS3_iS0_PT0_i' : regs=31, lmem=0, smem=2560, cmem=380
GPGPU-Sim PTX: Kernel '_Z18gemvNSP_kernel_refIfffLi11ELi4ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E' : regs=29, lmem=0, smem=0, cmem=384
GPGPU-Sim PTX: Kernel '_Z17gemv2N_kernel_refI6__halfS0_fLi128ELi2ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E' : regs=56, lmem=0, smem=2560, cmem=400
GPGPU-Sim PTX: Kernel '_Z17gemv2T_kernel_valI6__halfffLi128ELi16ELi2ELi4ELb0EEviiT1_PKT_iS4_iS1_PT0_i' : regs=31, lmem=0, smem=1536, cmem=380
GPGPU-Sim PTX: Kernel '_Z18gemvNSP_kernel_valI6__halfS0_fLi11ELi16ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E' : regs=31, lmem=0, smem=0, cmem=392
GPGPU-Sim PTX: Kernel '_Z17gemv2N_kernel_refIfffLi128ELi32ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E' : regs=32, lmem=0, smem=2560, cmem=384
GPGPU-Sim PTX: Kernel '_Z18gemvNSP_kernel_valIaffLi1ELi1ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E' : regs=24, lmem=0, smem=0, cmem=392
GPGPU-Sim PTX: Kernel '_Z18gemvNSP_kernel_valI6__halfffLi11ELi16ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E' : regs=31, lmem=0, smem=0, cmem=392
GPGPU-Sim PTX: Kernel '_Z18gemvNSP_kernel_valIfffLi1ELi1ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E' : regs=22, lmem=0, smem=0, cmem=392
GPGPU-Sim PTX: Kernel '_Z18gemvNSP_kernel_refIaffLi11ELi4ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E' : regs=28, lmem=0, smem=0, cmem=384
GPGPU-Sim PTX: Kernel '_Z17gemv2N_kernel_refI6__halfffLi128ELi2ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E' : regs=56, lmem=0, smem=2560, cmem=400
GPGPU-Sim PTX: Kernel '_Z17gemv2T_kernel_valI6__halfS0_fLi128ELi16ELi2ELi4ELb0EEviiT1_PKT_iS4_iS1_PT0_i' : regs=31, lmem=0, smem=1536, cmem=380
GPGPU-Sim PTX: Kernel '_Z17gemv2T_kernel_valIfffLi128ELi16ELi4ELi4ELb0EEviiT1_PKT_iS3_iS0_PT0_i' : regs=32, lmem=0, smem=2560, cmem=380
GPGPU-Sim PTX: Kernel '_Z17gemv2N_kernel_refIaffLi128ELi32ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E' : regs=31, lmem=0, smem=2560, cmem=384
GPGPU-Sim PTX: Kernel '_Z17gemv2N_kernel_refIaffLi128ELi2ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E' : regs=62, lmem=0, smem=2560, cmem=400
GPGPU-Sim PTX: Kernel '_Z17gemv2T_kernel_valI6__halfffLi128ELi16ELi4ELi4ELb0EEviiT1_PKT_iS4_iS1_PT0_i' : regs=31, lmem=0, smem=2560, cmem=380
GPGPU-Sim PTX: Kernel '_Z17gemv2N_kernel_refI6__halfS0_fLi128ELi32ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E' : regs=32, lmem=0, smem=2560, cmem=384
GPGPU-Sim PTX: Kernel '_Z18gemvNSP_kernel_valI6__halfffLi1ELi1ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E' : regs=24, lmem=0, smem=0, cmem=392
GPGPU-Sim PTX: Kernel '_Z18gemvNSP_kernel_refI6__halfS0_fLi11ELi4ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E' : regs=31, lmem=0, smem=0, cmem=384
GPGPU-Sim PTX: Kernel '_Z17gemv2T_kernel_valIfffLi128ELi16ELi2ELi4ELb0EEviiT1_PKT_iS3_iS0_PT0_i' : regs=31, lmem=0, smem=1536, cmem=380
GPGPU-Sim PTX: Kernel '_Z18gemvNSP_kernel_valIaffLi11ELi16ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E' : regs=28, lmem=0, smem=0, cmem=392
GPGPU-Sim PTX: Kernel '_Z18gemvNSP_kernel_refI6__halfffLi11ELi4ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E' : regs=31, lmem=0, smem=0, cmem=384
GPGPU-Sim PTX: Kernel '_Z18gemvNSP_kernel_valIfffLi11ELi16ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E' : regs=29, lmem=0, smem=0, cmem=392
GPGPU-Sim PTX: Kernel '_Z17gemv2T_kernel_valI6__halfS0_fLi128ELi16ELi4ELi4ELb0EEviiT1_PKT_iS4_iS1_PT0_i' : regs=31, lmem=0, smem=2560, cmem=380
GPGPU-Sim PTX: Kernel '_Z17gemv2N_kernel_refI6__halfffLi128ELi32ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E' : regs=32, lmem=0, smem=2560, cmem=384
GPGPU-Sim PTX: Kernel '_Z18gemvNSP_kernel_valI6__halfS0_fLi1ELi1ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E' : regs=24, lmem=0, smem=0, cmem=392
GPGPU-Sim PTX: Kernel '_Z17gemv2N_kernel_refIfffLi128ELi2ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E' : regs=56, lmem=0, smem=2560, cmem=400
GPGPU-Sim PTX: Kernel '_Z17gemv2T_kernel_valIaffLi128ELi16ELi2ELi4ELb0EEviiT1_PKT_iS3_iS0_PT0_i' : regs=31, lmem=0, smem=1536, cmem=380
GPGPU-Sim PTX: Loading PTXInfo from cudaDataLoader.1.sm_61.ptx
GPGPU-Sim PTX: Kernel '_Z15initIdentityGPUPPfii' : regs=9, lmem=0, smem=0, cmem=336
GPGPU-Sim PTX: Loading PTXInfo from cudaDataLoader.10.sm_61.ptx
GPGPU-Sim PTX: Kernel '_Z14scatter_kernelIfL13ReductionType3EEvPKfPKiPfiiii' : regs=15, lmem=0, smem=0, cmem=372
GPGPU-Sim PTX: Kernel '_Z14scatter_kernelIfL13ReductionType5EEvPKfPKiPfiiii' : regs=10, lmem=0, smem=0, cmem=360
GPGPU-Sim PTX: Kernel '_Z14scatter_kernelIfL13ReductionType1EEvPKfPKiPfiiii' : regs=10, lmem=0, smem=0, cmem=360
GPGPU-Sim PTX: Kernel '_Z14scatter_kernelIfL13ReductionType2EEvPKfPKiPfiiii' : regs=10, lmem=0, smem=0, cmem=360
GPGPU-Sim PTX: Kernel '_Z14scatter_kernelIfL13ReductionType4EEvPKfPKiPfiiii' : regs=10, lmem=0, smem=0, cmem=360
GPGPU-Sim PTX: Kernel '_Z14scatter_kernelIfL13ReductionType0EEvPKfPKiPfiiii' : regs=10, lmem=0, smem=0, cmem=360
GPGPU-Sim PTX: Loading PTXInfo from cudaDataLoader.11.sm_61.ptx
GPGPU-Sim PTX: Loading PTXInfo from cudaDataLoader.12.sm_61.ptx
GPGPU-Sim PTX: Kernel '_Z21indexSelectLargeIndexPfiiiPiiiS_' : regs=10, lmem=0, smem=0, cmem=368
GPGPU-Sim PTX: Loading PTXInfo from cudaDataLoader.2.sm_61.ptx
GPGPU-Sim PTX: Loading PTXInfo from cudaDataLoader.3.sm_61.ptx
GPGPU-Sim PTX: Loading PTXInfo from cudaDataLoader.4.sm_61.ptx
GPGPU-Sim PTX: Loading PTXInfo from cudaDataLoader.5.sm_61.ptx
GPGPU-Sim PTX: Loading PTXInfo from cudaDataLoader.6.sm_61.ptx
GPGPU-Sim PTX: Kernel '_ZN5CU_WL9SAGLayer2EPfS0_ffiiiS0_S0_' : regs=23, lmem=0, smem=0, cmem=388
GPGPU-Sim PTX: Kernel '_ZN5CU_WL8SAGLayerEPfS0_ffiiiS0_PiS0_' : regs=12, lmem=0, smem=0, cmem=384
GPGPU-Sim PTX: Loading PTXInfo from cudaDataLoader.7.sm_61.ptx
GPGPU-Sim PTX: Loading PTXInfo from cudaDataLoader.8.sm_61.ptx
GPGPU-Sim PTX: Loading PTXInfo from cudaDataLoader.9.sm_61.ptx
self exe links to: /home/serkan/gcn/cuda/cudaDataLoader.o
self exe links to: /home/serkan/gcn/cuda/cudaDataLoader.o
8.0
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 2, filename=default
self exe links to: /home/serkan/gcn/cuda/cudaDataLoader.o
self exe links to: /home/serkan/gcn/cuda/cudaDataLoader.o
8.0
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 3, filename=default
self exe links to: /home/serkan/gcn/cuda/cudaDataLoader.o
self exe links to: /home/serkan/gcn/cuda/cudaDataLoader.o
8.0
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 4, filename=default
self exe links to: /home/serkan/gcn/cuda/cudaDataLoader.o
self exe links to: /home/serkan/gcn/cuda/cudaDataLoader.o
8.0
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 5, filename=default
self exe links to: /home/serkan/gcn/cuda/cudaDataLoader.o
self exe links to: /home/serkan/gcn/cuda/cudaDataLoader.o
8.0
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 6, filename=default
GPGPU-Sim PTX: __cudaRegisterFunction _ZN5CU_WL9SAGLayer2EPfS0_ffiiiS0_S0_ : hostFun 0x0x4070c4, fat_cubin_handle = 6
GPGPU-Sim PTX: __cudaRegisterFunction _ZN5CU_WL8SAGLayerEPfS0_ffiiiS0_PiS0_ : hostFun 0x0x406ede, fat_cubin_handle = 6
self exe links to: /home/serkan/gcn/cuda/cudaDataLoader.o
self exe links to: /home/serkan/gcn/cuda/cudaDataLoader.o
8.0
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 7, filename=default
self exe links to: /home/serkan/gcn/cuda/cudaDataLoader.o
self exe links to: /home/serkan/gcn/cuda/cudaDataLoader.o
8.0
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 8, filename=default
self exe links to: /home/serkan/gcn/cuda/cudaDataLoader.o
self exe links to: /home/serkan/gcn/cuda/cudaDataLoader.o
8.0
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 9, filename=default
self exe links to: /home/serkan/gcn/cuda/cudaDataLoader.o
self exe links to: /home/serkan/gcn/cuda/cudaDataLoader.o
8.0
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 10, filename=default
GPGPU-Sim PTX: __cudaRegisterFunction _Z14scatter_kernelIfL13ReductionType5EEvPKfPKiPfiiii : hostFun 0x0x40c7a4, fat_cubin_handle = 10
GPGPU-Sim PTX: __cudaRegisterFunction _Z14scatter_kernelIfL13ReductionType4EEvPKfPKiPfiiii : hostFun 0x0x40c74e, fat_cubin_handle = 10
GPGPU-Sim PTX: __cudaRegisterFunction _Z14scatter_kernelIfL13ReductionType3EEvPKfPKiPfiiii : hostFun 0x0x40c6f8, fat_cubin_handle = 10
GPGPU-Sim PTX: __cudaRegisterFunction _Z14scatter_kernelIfL13ReductionType2EEvPKfPKiPfiiii : hostFun 0x0x40c6a2, fat_cubin_handle = 10
GPGPU-Sim PTX: __cudaRegisterFunction _Z14scatter_kernelIfL13ReductionType1EEvPKfPKiPfiiii : hostFun 0x0x40c64c, fat_cubin_handle = 10
GPGPU-Sim PTX: __cudaRegisterFunction _Z14scatter_kernelIfL13ReductionType0EEvPKfPKiPfiiii : hostFun 0x0x40c5f6, fat_cubin_handle = 10
self exe links to: /home/serkan/gcn/cuda/cudaDataLoader.o
self exe links to: /home/serkan/gcn/cuda/cudaDataLoader.o
8.0
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 11, filename=default
self exe links to: /home/serkan/gcn/cuda/cudaDataLoader.o
self exe links to: /home/serkan/gcn/cuda/cudaDataLoader.o
8.0
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 12, filename=default
GPGPU-Sim PTX: __cudaRegisterFunction _Z21indexSelectLargeIndexPfiiiPiiiS_ : hostFun 0x0x40d0b3, fat_cubin_handle = 12
self exe links to: /home/serkan/gcn/cuda/cudaDataLoader.o
self exe links to: /home/serkan/gcn/cuda/cudaDataLoader.o
8.0
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 13, filename=default
self exe links to: /home/serkan/gcn/cuda/cudaDataLoader.o
self exe links to: /home/serkan/gcn/cuda/cudaDataLoader.o
8.0
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 14, filename=default
GPGPU-Sim PTX: __cudaRegisterFunction _Z13gemmk1_kernelIfLi256ELi5ELb1ELb1ELb1ELb1EEv18cublasGemmk1ParamsIT_EPKS1_S4_PS1_ : hostFun 0x0x40f8a0, fat_cubin_handle = 14
GPGPU-Sim PTX: __cudaRegisterFunction _Z13gemmk1_kernelIfLi256ELi5ELb1ELb1ELb1ELb0EEv18cublasGemmk1ParamsIT_EPKS1_S4_PS1_ : hostFun 0x0x40f950, fat_cubin_handle = 14
GPGPU-Sim PTX: __cudaRegisterFunction _Z13gemmk1_kernelIfLi256ELi5ELb1ELb1ELb0ELb0EEv18cublasGemmk1ParamsIT_EPKS1_S4_PS1_ : hostFun 0x0x40fa00, fat_cubin_handle = 14
GPGPU-Sim PTX: __cudaRegisterFunction _Z13gemmk1_kernelIfLi256ELi5ELb1ELb0ELb1ELb1EEv18cublasGemmk1ParamsIT_EPKS1_S4_PS1_ : hostFun 0x0x40fab0, fat_cubin_handle = 14
GPGPU-Sim PTX: __cudaRegisterFunction _Z13gemmk1_kernelIfLi256ELi5ELb1ELb0ELb1ELb0EEv18cublasGemmk1ParamsIT_EPKS1_S4_PS1_ : hostFun 0x0x40fb60, fat_cubin_handle = 14
GPGPU-Sim PTX: __cudaRegisterFunction _Z13gemmk1_kernelIfLi256ELi5ELb1ELb0ELb0ELb0EEv18cublasGemmk1ParamsIT_EPKS1_S4_PS1_ : hostFun 0x0x40fc10, fat_cubin_handle = 14
GPGPU-Sim PTX: __cudaRegisterFunction _Z13gemmk1_kernelIfLi256ELi5ELb0ELb0ELb1ELb1EEv18cublasGemmk1ParamsIT_EPKS1_S4_PS1_ : hostFun 0x0x40fcc0, fat_cubin_handle = 14
GPGPU-Sim PTX: __cudaRegisterFunction _Z13gemmk1_kernelIfLi256ELi5ELb0ELb0ELb1ELb0EEv18cublasGemmk1ParamsIT_EPKS1_S4_PS1_ : hostFun 0x0x40fd70, fat_cubin_handle = 14
GPGPU-Sim PTX: __cudaRegisterFunction _Z13gemmk1_kernelIfLi256ELi5ELb0ELb0ELb0ELb0EEv18cublasGemmk1ParamsIT_EPKS1_S4_PS1_ : hostFun 0x0x40fe20, fat_cubin_handle = 14
GPGPU-Sim PTX: __cudaRegisterFunction _Z19gemm_kernel2x1_coreIfLb0ELb0ELb0ELb1ELb1EEvPT_PKS0_S3_iiiiiiS1_S1_S0_S0_i : hostFun 0x0x414790, fat_cubin_handle = 14
GPGPU-Sim PTX: __cudaRegisterFunction _Z19gemm_kernel2x1_coreIfLb0ELb0ELb0ELb1ELb0EEvPT_PKS0_S3_iiiiiiS1_S1_S0_S0_i : hostFun 0x0x4147a0, fat_cubin_handle = 14
GPGPU-Sim PTX: __cudaRegisterFunction _Z19gemm_kernel2x1_coreIfLb0ELb0ELb0ELb0ELb1EEvPT_PKS0_S3_iiiiiiS1_S1_S0_S0_i : hostFun 0x0x4147b0, fat_cubin_handle = 14
GPGPU-Sim PTX: __cudaRegisterFunction _Z19gemm_kernel2x1_coreIfLb0ELb0ELb0ELb0ELb0EEvPT_PKS0_S3_iiiiiiS1_S1_S0_S0_i : hostFun 0x0x4147c0, fat_cubin_handle = 14
GPGPU-Sim PTX: __cudaRegisterFunction _Z19gemm_kernel2x1_coreIfLb1ELb0ELb0ELb1ELb1EEvPT_PKS0_S3_iiiiiiS1_S1_S0_S0_i : hostFun 0x0x4147d0, fat_cubin_handle = 14
GPGPU-Sim PTX: __cudaRegisterFunction _Z19gemm_kernel2x1_coreIfLb1ELb0ELb0ELb1ELb0EEvPT_PKS0_S3_iiiiiiS1_S1_S0_S0_i : hostFun 0x0x4147e0, fat_cubin_handle = 14
GPGPU-Sim PTX: __cudaRegisterFunction _Z19gemm_kernel2x1_coreIfLb1ELb0ELb0ELb0ELb1EEvPT_PKS0_S3_iiiiiiS1_S1_S0_S0_i : hostFun 0x0x4147f0, fat_cubin_handle = 14
GPGPU-Sim PTX: __cudaRegisterFunction _Z19gemm_kernel2x1_coreIfLb1ELb0ELb0ELb0ELb0EEvPT_PKS0_S3_iiiiiiS1_S1_S0_S0_i : hostFun 0x0x414800, fat_cubin_handle = 14
GPGPU-Sim PTX: __cudaRegisterFunction _Z19gemm_kernel1x1_coreIfLb0ELb0ELb0ELb1ELb1EEvPT_PKS0_S3_iiiiiiS1_S1_S0_S0_i : hostFun 0x0x414810, fat_cubin_handle = 14
GPGPU-Sim PTX: __cudaRegisterFunction _Z19gemm_kernel1x1_coreIfLb0ELb0ELb0ELb1ELb0EEvPT_PKS0_S3_iiiiiiS1_S1_S0_S0_i : hostFun 0x0x414820, fat_cubin_handle = 14
GPGPU-Sim PTX: __cudaRegisterFunction _Z19gemm_kernel1x1_coreIfLb0ELb0ELb0ELb0ELb1EEvPT_PKS0_S3_iiiiiiS1_S1_S0_S0_i : hostFun 0x0x414830, fat_cubin_handle = 14
GPGPU-Sim PTX: __cudaRegisterFunction _Z19gemm_kernel1x1_coreIfLb0ELb0ELb0ELb0ELb0EEvPT_PKS0_S3_iiiiiiS1_S1_S0_S0_i : hostFun 0x0x414840, fat_cubin_handle = 14
GPGPU-Sim PTX: __cudaRegisterFunction _Z19gemm_kernel1x1_coreIfLb1ELb0ELb0ELb1ELb1EEvPT_PKS0_S3_iiiiiiS1_S1_S0_S0_i : hostFun 0x0x414850, fat_cubin_handle = 14
GPGPU-Sim PTX: __cudaRegisterFunction _Z19gemm_kernel1x1_coreIfLb1ELb0ELb0ELb1ELb0EEvPT_PKS0_S3_iiiiiiS1_S1_S0_S0_i : hostFun 0x0x414860, fat_cubin_handle = 14
GPGPU-Sim PTX: __cudaRegisterFunction _Z19gemm_kernel1x1_coreIfLb1ELb0ELb0ELb0ELb1EEvPT_PKS0_S3_iiiiiiS1_S1_S0_S0_i : hostFun 0x0x414870, fat_cubin_handle = 14
GPGPU-Sim PTX: __cudaRegisterFunction _Z19gemm_kernel1x1_coreIfLb1ELb0ELb0ELb0ELb0EEvPT_PKS0_S3_iiiiiiS1_S1_S0_S0_i : hostFun 0x0x414880, fat_cubin_handle = 14
GPGPU-Sim PTX: __cudaRegisterFunction _Z23gemm_kernel1x1_tex_coreIfLb0ELb0ELb0ELb1ELb1EEvPT_iiiiiiiiS1_S1_S0_S0_i : hostFun 0x0x414890, fat_cubin_handle = 14
GPGPU-Sim PTX: __cudaRegisterFunction _Z23gemm_kernel1x1_tex_coreIfLb0ELb0ELb0ELb1ELb0EEvPT_iiiiiiiiS1_S1_S0_S0_i : hostFun 0x0x4148a0, fat_cubin_handle = 14
GPGPU-Sim PTX: __cudaRegisterFunction _Z23gemm_kernel1x1_tex_coreIfLb0ELb0ELb0ELb0ELb1EEvPT_iiiiiiiiS1_S1_S0_S0_i : hostFun 0x0x4148b0, fat_cubin_handle = 14
GPGPU-Sim PTX: __cudaRegisterFunction _Z23gemm_kernel1x1_tex_coreIfLb0ELb0ELb0ELb0ELb0EEvPT_iiiiiiiiS1_S1_S0_S0_i : hostFun 0x0x4148c0, fat_cubin_handle = 14
GPGPU-Sim PTX: __cudaRegisterFunction _Z23gemm_kernel1x1_tex_coreIfLb1ELb0ELb0ELb1ELb1EEvPT_iiiiiiiiS1_S1_S0_S0_i : hostFun 0x0x4148d0, fat_cubin_handle = 14
GPGPU-Sim PTX: __cudaRegisterFunction _Z23gemm_kernel1x1_tex_coreIfLb1ELb0ELb0ELb1ELb0EEvPT_iiiiiiiiS1_S1_S0_S0_i : hostFun 0x0x4148e0, fat_cubin_handle = 14
GPGPU-Sim PTX: __cudaRegisterFunction _Z23gemm_kernel1x1_tex_coreIfLb1ELb0ELb0ELb0ELb1EEvPT_iiiiiiiiS1_S1_S0_S0_i : hostFun 0x0x4148f0, fat_cubin_handle = 14
GPGPU-Sim PTX: __cudaRegisterFunction _Z23gemm_kernel1x1_tex_coreIfLb1ELb0ELb0ELb0ELb0EEvPT_iiiiiiiiS1_S1_S0_S0_i : hostFun 0x0x414900, fat_cubin_handle = 14
GPGPU-Sim PTX: in __cudaRegisterTexture:
GPGPU-Sim PTX:   int dim = 1
GPGPU-Sim PTX:   int norm = 0
GPGPU-Sim PTX:   int ext = 0
GPGPU-Sim PTX:   Execution warning: Not finished implementing "void __cudaRegisterTextureInternal(void**, const textureReference*, const void**, const char*, int, int, int, gpgpu_context*)"
GPGPU-Sim PTX: in __cudaRegisterTexture:
GPGPU-Sim PTX:   int dim = 1
GPGPU-Sim PTX:   int norm = 0
GPGPU-Sim PTX:   int ext = 0
GPGPU-Sim PTX:   Execution warning: Not finished implementing "void __cudaRegisterTextureInternal(void**, const textureReference*, const void**, const char*, int, int, int, gpgpu_context*)"
self exe links to: /home/serkan/gcn/cuda/cudaDataLoader.o
self exe links to: /home/serkan/gcn/cuda/cudaDataLoader.o
8.0
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 15, filename=default
GPGPU-Sim PTX: __cudaRegisterFunction _Z17gen_sgemmNT2_corePKfiS0_iPfiiiiS0_S0_ffi : hostFun 0x0x414c90, fat_cubin_handle = 15
GPGPU-Sim PTX: __cudaRegisterFunction _Z23gen_kmul4_sgemmNT2_corePKfiS0_iPfiiiiS0_S0_ffi : hostFun 0x0x414e80, fat_cubin_handle = 15
GPGPU-Sim PTX: __cudaRegisterFunction _Z13sgemmNT2_corePKfiS0_iPfiiS0_S0_ffi : hostFun 0x0x415010, fat_cubin_handle = 15
GPGPU-Sim PTX: __cudaRegisterFunction _Z16gen_sgemmNN_corePKfiS0_iPfiiiiS0_S0_ffi : hostFun 0x0x4151e0, fat_cubin_handle = 15
GPGPU-Sim PTX: __cudaRegisterFunction _Z12sgemmNN_corePKfiS0_iPfiiS0_S0_ffi : hostFun 0x0x415370, fat_cubin_handle = 15
self exe links to: /home/serkan/gcn/cuda/cudaDataLoader.o
self exe links to: /home/serkan/gcn/cuda/cudaDataLoader.o
8.0
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 16, filename=default
GPGPU-Sim PTX: __cudaRegisterFunction _Z25magma_lds128_sgemm_kernelILb1ELb1ELi6ELi6ELi3ELi3ELi4EEviiiPKfiS1_iPfiiiS1_S1_ffi : hostFun 0x0x415df0, fat_cubin_handle = 16
GPGPU-Sim PTX: __cudaRegisterFunction _Z25magma_lds128_sgemm_kernelILb1ELb0ELi6ELi6ELi4ELi3ELi4EEviiiPKfiS1_iPfiiiS1_S1_ffi : hostFun 0x0x415ff0, fat_cubin_handle = 16
GPGPU-Sim PTX: __cudaRegisterFunction _Z25magma_lds128_sgemm_kernelILb0ELb1ELi6ELi6ELi4ELi3ELi4EEviiiPKfiS1_iPfiiiS1_S1_ffi : hostFun 0x0x4161f0, fat_cubin_handle = 16
GPGPU-Sim PTX: __cudaRegisterFunction _Z25magma_lds128_sgemm_kernelILb0ELb0ELi6ELi5ELi3ELi3ELi3EEviiiPKfiS1_iPfiiiS1_S1_ffi : hostFun 0x0x4163f0, fat_cubin_handle = 16
GPGPU-Sim PTX: in __cudaRegisterTexture:
GPGPU-Sim PTX:   int dim = 1
GPGPU-Sim PTX:   int norm = 0
GPGPU-Sim PTX:   int ext = 0
GPGPU-Sim PTX:   Execution warning: Not finished implementing "void __cudaRegisterTextureInternal(void**, const textureReference*, const void**, const char*, int, int, int, gpgpu_context*)"
GPGPU-Sim PTX: in __cudaRegisterTexture:
GPGPU-Sim PTX:   int dim = 1
GPGPU-Sim PTX:   int norm = 0
GPGPU-Sim PTX:   int ext = 0
GPGPU-Sim PTX:   Execution warning: Not finished implementing "void __cudaRegisterTextureInternal(void**, const textureReference*, const void**, const char*, int, int, int, gpgpu_context*)"
self exe links to: /home/serkan/gcn/cuda/cudaDataLoader.o
self exe links to: /home/serkan/gcn/cuda/cudaDataLoader.o
8.0
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 17, filename=default
GPGPU-Sim PTX: __cudaRegisterFunction _Z20block_dot_kernel_refI7double2Li1ELi128ELi4EEviiiPKT_S3_iiS3_iiS3_PS1_i : hostFun 0x0x418c10, fat_cubin_handle = 17
GPGPU-Sim PTX: __cudaRegisterFunction _Z20block_dot_kernel_valI7double2Li1ELi128ELi4EEviiiT_PKS1_iiS3_iiS1_PS1_i : hostFun 0x0x418c20, fat_cubin_handle = 17
GPGPU-Sim PTX: __cudaRegisterFunction _Z20block_dot_kernel_refI7double2Li0ELi128ELi4EEviiiPKT_S3_iiS3_iiS3_PS1_i : hostFun 0x0x418ca0, fat_cubin_handle = 17
GPGPU-Sim PTX: __cudaRegisterFunction _Z20block_dot_kernel_valI7double2Li0ELi128ELi4EEviiiT_PKS1_iiS3_iiS1_PS1_i : hostFun 0x0x418cb0, fat_cubin_handle = 17
GPGPU-Sim PTX: __cudaRegisterFunction _Z20block_dot_kernel_refI6float2Li1ELi256ELi4EEviiiPKT_S3_iiS3_iiS3_PS1_i : hostFun 0x0x418d30, fat_cubin_handle = 17
GPGPU-Sim PTX: __cudaRegisterFunction _Z20block_dot_kernel_valI6float2Li1ELi256ELi4EEviiiT_PKS1_iiS3_iiS1_PS1_i : hostFun 0x0x418d40, fat_cubin_handle = 17
GPGPU-Sim PTX: __cudaRegisterFunction _Z20block_dot_kernel_refI6float2Li0ELi256ELi4EEviiiPKT_S3_iiS3_iiS3_PS1_i : hostFun 0x0x418db0, fat_cubin_handle = 17
GPGPU-Sim PTX: __cudaRegisterFunction _Z20block_dot_kernel_valI6float2Li0ELi256ELi4EEviiiT_PKS1_iiS3_iiS1_PS1_i : hostFun 0x0x418dc0, fat_cubin_handle = 17
GPGPU-Sim PTX: __cudaRegisterFunction _Z20block_dot_kernel_refIdLi0ELi256ELi4EEviiiPKT_S2_iiS2_iiS2_PS0_i : hostFun 0x0x418e30, fat_cubin_handle = 17
GPGPU-Sim PTX: __cudaRegisterFunction _Z20block_dot_kernel_valIdLi0ELi256ELi4EEviiiT_PKS0_iiS2_iiS0_PS0_i : hostFun 0x0x418e40, fat_cubin_handle = 17
GPGPU-Sim PTX: __cudaRegisterFunction _Z20block_dot_kernel_refIfLi0ELi512ELi4EEviiiPKT_S2_iiS2_iiS2_PS0_i : hostFun 0x0x418e50, fat_cubin_handle = 17
GPGPU-Sim PTX: __cudaRegisterFunction _Z20block_dot_kernel_valIfLi0ELi512ELi4EEviiiT_PKS0_iiS2_iiS0_PS0_i : hostFun 0x0x418e60, fat_cubin_handle = 17
self exe links to: /home/serkan/gcn/cuda/cudaDataLoader.o
self exe links to: /home/serkan/gcn/cuda/cudaDataLoader.o
8.0
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 18, filename=default
self exe links to: /home/serkan/gcn/cuda/cudaDataLoader.o
self exe links to: /home/serkan/gcn/cuda/cudaDataLoader.o
8.0
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 19, filename=default
GPGPU-Sim PTX: __cudaRegisterFunction sgemm_sm_heavy_nt_gld : hostFun 0x0x41d0d0, fat_cubin_handle = 19
Warning: cannot find deviceFun sgemm_sm_heavy_nt_gld
GPGPU-Sim PTX: __cudaRegisterFunction sgemm_sm_heavy_nn_ldg : hostFun 0x0x41cd30, fat_cubin_handle = 19
Warning: cannot find deviceFun sgemm_sm_heavy_nn_ldg
GPGPU-Sim PTX: __cudaRegisterFunction sgemm_sm_heavy_nt_ldg : hostFun 0x0x41cf00, fat_cubin_handle = 19
Warning: cannot find deviceFun sgemm_sm_heavy_nt_ldg
self exe links to: /home/serkan/gcn/cuda/cudaDataLoader.o
self exe links to: /home/serkan/gcn/cuda/cudaDataLoader.o
8.0
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 20, filename=default
GPGPU-Sim PTX: __cudaRegisterFunction sgemm_sm35_ldg_tt_32x16x64x8x16 : hostFun 0x0x41dab0, fat_cubin_handle = 20
Warning: cannot find deviceFun sgemm_sm35_ldg_tt_32x16x64x8x16
GPGPU-Sim PTX: __cudaRegisterFunction sgemm_sm35_ldg_tn_32x16x64x8x16 : hostFun 0x0x41dc80, fat_cubin_handle = 20
Warning: cannot find deviceFun sgemm_sm35_ldg_tn_32x16x64x8x16
GPGPU-Sim PTX: __cudaRegisterFunction sgemm_sm35_ldg_nt_64x16x64x16x16 : hostFun 0x0x41de50, fat_cubin_handle = 20
Warning: cannot find deviceFun sgemm_sm35_ldg_nt_64x16x64x16x16
GPGPU-Sim PTX: __cudaRegisterFunction sgemm_sm35_ldg_nn_64x16x64x16x16 : hostFun 0x0x41e020, fat_cubin_handle = 20
Warning: cannot find deviceFun sgemm_sm35_ldg_nn_64x16x64x16x16
GPGPU-Sim PTX: __cudaRegisterFunction sgemm_sm35_ldg_nt_128x16x64x16x16 : hostFun 0x0x41e1f0, fat_cubin_handle = 20
Warning: cannot find deviceFun sgemm_sm35_ldg_nt_128x16x64x16x16
GPGPU-Sim PTX: __cudaRegisterFunction sgemm_sm35_ldg_nn_128x16x64x16x16 : hostFun 0x0x41e3c0, fat_cubin_handle = 20
Warning: cannot find deviceFun sgemm_sm35_ldg_nn_128x16x64x16x16
GPGPU-Sim PTX: __cudaRegisterFunction sgemm_sm35_ldg_tt_64x16x128x8x32 : hostFun 0x0x41e590, fat_cubin_handle = 20
Warning: cannot find deviceFun sgemm_sm35_ldg_tt_64x16x128x8x32
GPGPU-Sim PTX: __cudaRegisterFunction sgemm_sm35_ldg_tn_64x16x128x8x32 : hostFun 0x0x41e760, fat_cubin_handle = 20
Warning: cannot find deviceFun sgemm_sm35_ldg_tn_64x16x128x8x32
GPGPU-Sim PTX: __cudaRegisterFunction sgemm_sm35_ldg_nt_64x16x128x8x32 : hostFun 0x0x41e930, fat_cubin_handle = 20
Warning: cannot find deviceFun sgemm_sm35_ldg_nt_64x16x128x8x32
GPGPU-Sim PTX: __cudaRegisterFunction sgemm_sm35_ldg_nn_64x16x128x8x32 : hostFun 0x0x41eb00, fat_cubin_handle = 20
Warning: cannot find deviceFun sgemm_sm35_ldg_nn_64x16x128x8x32
GPGPU-Sim PTX: __cudaRegisterFunction sgemm_sm35_ldg_tt_128x8x256x16x32 : hostFun 0x0x41ecd0, fat_cubin_handle = 20
Warning: cannot find deviceFun sgemm_sm35_ldg_tt_128x8x256x16x32
GPGPU-Sim PTX: __cudaRegisterFunction sgemm_sm35_ldg_tn_128x8x256x16x32 : hostFun 0x0x41eea0, fat_cubin_handle = 20
Warning: cannot find deviceFun sgemm_sm35_ldg_tn_128x8x256x16x32
GPGPU-Sim PTX: __cudaRegisterFunction sgemm_sm35_ldg_nt_128x8x128x16x16 : hostFun 0x0x41d710, fat_cubin_handle = 20
Warning: cannot find deviceFun sgemm_sm35_ldg_nt_128x8x128x16x16
GPGPU-Sim PTX: __cudaRegisterFunction sgemm_sm35_ldg_nn_128x8x128x16x16 : hostFun 0x0x41d8e0, fat_cubin_handle = 20
Warning: cannot find deviceFun sgemm_sm35_ldg_nn_128x8x128x16x16
self exe links to: /home/serkan/gcn/cuda/cudaDataLoader.o
self exe links to: /home/serkan/gcn/cuda/cudaDataLoader.o
8.0
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 21, filename=default
self exe links to: /home/serkan/gcn/cuda/cudaDataLoader.o
self exe links to: /home/serkan/gcn/cuda/cudaDataLoader.o
8.0
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 22, filename=default
GPGPU-Sim PTX: __cudaRegisterFunction _Z16gemmSN_TN_kernelIf6__halfS0_Li128ELi16ELi2ELi4ELi14ELi15ELb0EEviiiPKT0_iS3_iPT1_iPKT_S8_S6_S6_ii : hostFun 0x0x4260a0, fat_cubin_handle = 22
GPGPU-Sim PTX: __cudaRegisterFunction _Z16gemmSN_TN_kernelIf6__halfS0_Li128ELi16ELi2ELi4ELi10ELi11ELb0EEviiiPKT0_iS3_iPT1_iPKT_S8_S6_S6_ii : hostFun 0x0x4260b0, fat_cubin_handle = 22
GPGPU-Sim PTX: __cudaRegisterFunction _Z16gemmSN_TN_kernelIf6__halfS0_Li128ELi16ELi2ELi4ELi8ELi9ELb0EEviiiPKT0_iS3_iPT1_iPKT_S8_S6_S6_ii : hostFun 0x0x4260c0, fat_cubin_handle = 22
GPGPU-Sim PTX: __cudaRegisterFunction _Z16gemmSN_TN_kernelIf6__halfS0_Li128ELi16ELi2ELi4ELi6ELi7ELb0EEviiiPKT0_iS3_iPT1_iPKT_S8_S6_S6_ii : hostFun 0x0x4260d0, fat_cubin_handle = 22
GPGPU-Sim PTX: __cudaRegisterFunction _Z16gemmSN_TN_kernelIf6__halfS0_Li128ELi16ELi2ELi4ELi4ELi4ELb1EEviiiPKT0_iS3_iPT1_iPKT_S8_S6_S6_ii : hostFun 0x0x4260e0, fat_cubin_handle = 22
GPGPU-Sim PTX: __cudaRegisterFunction _Z16gemmSN_TN_kernelIf6__halfS0_Li128ELi16ELi2ELi4ELi4ELi4ELb0EEviiiPKT0_iS3_iPT1_iPKT_S8_S6_S6_ii : hostFun 0x0x4260f0, fat_cubin_handle = 22
GPGPU-Sim PTX: __cudaRegisterFunction _Z16gemmSN_TN_kernelIf6__halfS0_Li128ELi16ELi2ELi4ELi2ELi2ELb1EEviiiPKT0_iS3_iPT1_iPKT_S8_S6_S6_ii : hostFun 0x0x426100, fat_cubin_handle = 22
GPGPU-Sim PTX: __cudaRegisterFunction _Z16gemmSN_NN_kernelIf6__halfS0_Li256ELi4ELi2ELi8ELi8ELi4EEv22cublasGemmSmallNParamsIT_T0_T1_EPKS2_S7_S2_S2_i : hostFun 0x0x426110, fat_cubin_handle = 22
GPGPU-Sim PTX: __cudaRegisterFunction _Z16gemmSN_NN_kernelIf6__halfS0_Li256ELi4ELi2ELi8ELi7ELi4EEv22cublasGemmSmallNParamsIT_T0_T1_EPKS2_S7_S2_S2_i : hostFun 0x0x426130, fat_cubin_handle = 22
GPGPU-Sim PTX: __cudaRegisterFunction _Z16gemmSN_NN_kernelIf6__halfS0_Li256ELi4ELi2ELi8ELi6ELi4EEv22cublasGemmSmallNParamsIT_T0_T1_EPKS2_S7_S2_S2_i : hostFun 0x0x426150, fat_cubin_handle = 22
GPGPU-Sim PTX: __cudaRegisterFunction _Z16gemmSN_NN_kernelIf6__halfS0_Li256ELi4ELi2ELi8ELi5ELi4EEv22cublasGemmSmallNParamsIT_T0_T1_EPKS2_S7_S2_S2_i : hostFun 0x0x426170, fat_cubin_handle = 22
GPGPU-Sim PTX: __cudaRegisterFunction _Z16gemmSN_NN_kernelIf6__halfS0_Li256ELi4ELi2ELi8ELi4ELi4EEv22cublasGemmSmallNParamsIT_T0_T1_EPKS2_S7_S2_S2_i : hostFun 0x0x426190, fat_cubin_handle = 22
GPGPU-Sim PTX: __cudaRegisterFunction _Z16gemmSN_NN_kernelIf6__halfS0_Li256ELi4ELi2ELi8ELi3ELi4EEv22cublasGemmSmallNParamsIT_T0_T1_EPKS2_S7_S2_S2_i : hostFun 0x0x4261b0, fat_cubin_handle = 22
GPGPU-Sim PTX: __cudaRegisterFunction _Z16gemmSN_NN_kernelIf6__halfS0_Li256ELi4ELi2ELi8ELi2ELi4EEv22cublasGemmSmallNParamsIT_T0_T1_EPKS2_S7_S2_S2_i : hostFun 0x0x4261d0, fat_cubin_handle = 22
GPGPU-Sim PTX: __cudaRegisterFunction _Z16gemmSN_NN_kernelIf6__halfS0_Li128ELi2ELi4ELi8ELi8ELi4EEv22cublasGemmSmallNParamsIT_T0_T1_EPKS2_S7_S2_S2_i : hostFun 0x0x4261f0, fat_cubin_handle = 22
GPGPU-Sim PTX: __cudaRegisterFunction _Z16gemmSN_NN_kernelIf6__halfS0_Li128ELi2ELi4ELi8ELi7ELi4EEv22cublasGemmSmallNParamsIT_T0_T1_EPKS2_S7_S2_S2_i : hostFun 0x0x426210, fat_cubin_handle = 22
GPGPU-Sim PTX: __cudaRegisterFunction _Z16gemmSN_NN_kernelIf6__halfS0_Li128ELi2ELi4ELi8ELi6ELi4EEv22cublasGemmSmallNParamsIT_T0_T1_EPKS2_S7_S2_S2_i : hostFun 0x0x426230, fat_cubin_handle = 22
GPGPU-Sim PTX: __cudaRegisterFunction _Z16gemmSN_NN_kernelIf6__halfS0_Li128ELi2ELi4ELi8ELi5ELi4EEv22cublasGemmSmallNParamsIT_T0_T1_EPKS2_S7_S2_S2_i : hostFun 0x0x426250, fat_cubin_handle = 22
GPGPU-Sim PTX: __cudaRegisterFunction _Z16gemmSN_NN_kernelIf6__halfS0_Li128ELi2ELi4ELi8ELi4ELi4EEv22cublasGemmSmallNParamsIT_T0_T1_EPKS2_S7_S2_S2_i : hostFun 0x0x426270, fat_cubin_handle = 22
GPGPU-Sim PTX: __cudaRegisterFunction _Z16gemmSN_NN_kernelIf6__halfS0_Li128ELi2ELi4ELi8ELi3ELi4EEv22cublasGemmSmallNParamsIT_T0_T1_EPKS2_S7_S2_S2_i : hostFun 0x0x426290, fat_cubin_handle = 22
GPGPU-Sim PTX: __cudaRegisterFunction _Z16gemmSN_NN_kernelIf6__halfS0_Li128ELi2ELi4ELi8ELi2ELi4EEv22cublasGemmSmallNParamsIT_T0_T1_EPKS2_S7_S2_S2_i : hostFun 0x0x4262b0, fat_cubin_handle = 22
GPGPU-Sim PTX: __cudaRegisterFunction _Z16gemmSN_TN_kernelIfffLi128ELi16ELi2ELi4ELi14ELi15ELb0EEviiiPKT0_iS2_iPT1_iPKT_S7_S5_S5_ii : hostFun 0x0x4262d0, fat_cubin_handle = 22
GPGPU-Sim PTX: __cudaRegisterFunction _Z16gemmSN_TN_kernelIfffLi128ELi16ELi2ELi4ELi10ELi11ELb0EEviiiPKT0_iS2_iPT1_iPKT_S7_S5_S5_ii : hostFun 0x0x4262e0, fat_cubin_handle = 22
GPGPU-Sim PTX: __cudaRegisterFunction _Z16gemmSN_TN_kernelIfffLi128ELi16ELi2ELi4ELi8ELi9ELb0EEviiiPKT0_iS2_iPT1_iPKT_S7_S5_S5_ii : hostFun 0x0x4262f0, fat_cubin_handle = 22
GPGPU-Sim PTX: __cudaRegisterFunction _Z16gemmSN_TN_kernelIfffLi128ELi16ELi2ELi4ELi6ELi7ELb0EEviiiPKT0_iS2_iPT1_iPKT_S7_S5_S5_ii : hostFun 0x0x426300, fat_cubin_handle = 22
GPGPU-Sim PTX: __cudaRegisterFunction _Z16gemmSN_TN_kernelIfffLi128ELi16ELi2ELi4ELi4ELi4ELb1EEviiiPKT0_iS2_iPT1_iPKT_S7_S5_S5_ii : hostFun 0x0x426310, fat_cubin_handle = 22
GPGPU-Sim PTX: __cudaRegisterFunction _Z16gemmSN_TN_kernelIfffLi128ELi16ELi2ELi4ELi4ELi4ELb0EEviiiPKT0_iS2_iPT1_iPKT_S7_S5_S5_ii : hostFun 0x0x426320, fat_cubin_handle = 22
GPGPU-Sim PTX: __cudaRegisterFunction _Z16gemmSN_TN_kernelIfffLi128ELi16ELi2ELi4ELi2ELi2ELb1EEviiiPKT0_iS2_iPT1_iPKT_S7_S5_S5_ii : hostFun 0x0x426330, fat_cubin_handle = 22
GPGPU-Sim PTX: __cudaRegisterFunction _Z16gemmSN_NN_kernelIfffLi256ELi4ELi2ELi8ELi8ELi4EEv22cublasGemmSmallNParamsIT_T0_T1_EPKS1_S6_S1_S1_i : hostFun 0x0x426340, fat_cubin_handle = 22
GPGPU-Sim PTX: __cudaRegisterFunction _Z16gemmSN_NN_kernelIfffLi256ELi4ELi2ELi8ELi7ELi4EEv22cublasGemmSmallNParamsIT_T0_T1_EPKS1_S6_S1_S1_i : hostFun 0x0x426360, fat_cubin_handle = 22
GPGPU-Sim PTX: __cudaRegisterFunction _Z16gemmSN_NN_kernelIfffLi256ELi4ELi2ELi8ELi6ELi4EEv22cublasGemmSmallNParamsIT_T0_T1_EPKS1_S6_S1_S1_i : hostFun 0x0x426380, fat_cubin_handle = 22
GPGPU-Sim PTX: __cudaRegisterFunction _Z16gemmSN_NN_kernelIfffLi256ELi4ELi2ELi8ELi5ELi4EEv22cublasGemmSmallNParamsIT_T0_T1_EPKS1_S6_S1_S1_i : hostFun 0x0x4263a0, fat_cubin_handle = 22
GPGPU-Sim PTX: __cudaRegisterFunction _Z16gemmSN_NN_kernelIfffLi256ELi4ELi2ELi8ELi4ELi4EEv22cublasGemmSmallNParamsIT_T0_T1_EPKS1_S6_S1_S1_i : hostFun 0x0x4263c0, fat_cubin_handle = 22
GPGPU-Sim PTX: __cudaRegisterFunction _Z16gemmSN_NN_kernelIfffLi256ELi4ELi2ELi8ELi3ELi4EEv22cublasGemmSmallNParamsIT_T0_T1_EPKS1_S6_S1_S1_i : hostFun 0x0x4263e0, fat_cubin_handle = 22
GPGPU-Sim PTX: __cudaRegisterFunction _Z16gemmSN_NN_kernelIfffLi256ELi4ELi2ELi8ELi2ELi4EEv22cublasGemmSmallNParamsIT_T0_T1_EPKS1_S6_S1_S1_i : hostFun 0x0x426400, fat_cubin_handle = 22
GPGPU-Sim PTX: __cudaRegisterFunction _Z16gemmSN_NN_kernelIfffLi128ELi2ELi4ELi8ELi8ELi4EEv22cublasGemmSmallNParamsIT_T0_T1_EPKS1_S6_S1_S1_i : hostFun 0x0x426420, fat_cubin_handle = 22
GPGPU-Sim PTX: __cudaRegisterFunction _Z16gemmSN_NN_kernelIfffLi128ELi2ELi4ELi8ELi7ELi4EEv22cublasGemmSmallNParamsIT_T0_T1_EPKS1_S6_S1_S1_i : hostFun 0x0x426440, fat_cubin_handle = 22
GPGPU-Sim PTX: __cudaRegisterFunction _Z16gemmSN_NN_kernelIfffLi128ELi2ELi4ELi8ELi6ELi4EEv22cublasGemmSmallNParamsIT_T0_T1_EPKS1_S6_S1_S1_i : hostFun 0x0x426460, fat_cubin_handle = 22
GPGPU-Sim PTX: __cudaRegisterFunction _Z16gemmSN_NN_kernelIfffLi128ELi2ELi4ELi8ELi5ELi4EEv22cublasGemmSmallNParamsIT_T0_T1_EPKS1_S6_S1_S1_i : hostFun 0x0x426480, fat_cubin_handle = 22
GPGPU-Sim PTX: __cudaRegisterFunction _Z16gemmSN_NN_kernelIfffLi128ELi2ELi4ELi8ELi4ELi4EEv22cublasGemmSmallNParamsIT_T0_T1_EPKS1_S6_S1_S1_i : hostFun 0x0x4264a0, fat_cubin_handle = 22
GPGPU-Sim PTX: __cudaRegisterFunction _Z16gemmSN_NN_kernelIfffLi128ELi2ELi4ELi8ELi3ELi4EEv22cublasGemmSmallNParamsIT_T0_T1_EPKS1_S6_S1_S1_i : hostFun 0x0x4264c0, fat_cubin_handle = 22
GPGPU-Sim PTX: __cudaRegisterFunction _Z16gemmSN_NN_kernelIfffLi128ELi2ELi4ELi8ELi2ELi4EEv22cublasGemmSmallNParamsIT_T0_T1_EPKS1_S6_S1_S1_i : hostFun 0x0x4264e0, fat_cubin_handle = 22
GPGPU-Sim PTX: __cudaRegisterFunction _Z16gemmSN_TN_kernelIdddLi128ELi16ELi2ELi4ELi14ELi15ELb0EEviiiPKT0_iS2_iPT1_iPKT_S7_S5_S5_ii : hostFun 0x0x426500, fat_cubin_handle = 22
GPGPU-Sim PTX: __cudaRegisterFunction _Z16gemmSN_TN_kernelIdddLi128ELi16ELi2ELi4ELi10ELi11ELb0EEviiiPKT0_iS2_iPT1_iPKT_S7_S5_S5_ii : hostFun 0x0x426510, fat_cubin_handle = 22
GPGPU-Sim PTX: __cudaRegisterFunction _Z16gemmSN_TN_kernelIdddLi128ELi16ELi2ELi4ELi8ELi9ELb0EEviiiPKT0_iS2_iPT1_iPKT_S7_S5_S5_ii : hostFun 0x0x426520, fat_cubin_handle = 22
GPGPU-Sim PTX: __cudaRegisterFunction _Z16gemmSN_TN_kernelIdddLi128ELi16ELi2ELi4ELi6ELi7ELb0EEviiiPKT0_iS2_iPT1_iPKT_S7_S5_S5_ii : hostFun 0x0x426530, fat_cubin_handle = 22
GPGPU-Sim PTX: __cudaRegisterFunction _Z16gemmSN_TN_kernelIdddLi128ELi16ELi2ELi4ELi4ELi4ELb1EEviiiPKT0_iS2_iPT1_iPKT_S7_S5_S5_ii : hostFun 0x0x426540, fat_cubin_handle = 22
GPGPU-Sim PTX: __cudaRegisterFunction _Z16gemmSN_TN_kernelIdddLi128ELi16ELi2ELi4ELi4ELi4ELb0EEviiiPKT0_iS2_iPT1_iPKT_S7_S5_S5_ii : hostFun 0x0x426550, fat_cubin_handle = 22
GPGPU-Sim PTX: __cudaRegisterFunction _Z16gemmSN_TN_kernelIdddLi128ELi16ELi2ELi4ELi2ELi2ELb1EEviiiPKT0_iS2_iPT1_iPKT_S7_S5_S5_ii : hostFun 0x0x426560, fat_cubin_handle = 22
GPGPU-Sim PTX: __cudaRegisterFunction _Z16gemmSN_NN_kernelIdddLi256ELi4ELi2ELi8ELi8ELi4EEv22cublasGemmSmallNParamsIT_T0_T1_EPKS1_S6_S1_S1_i : hostFun 0x0x426570, fat_cubin_handle = 22
GPGPU-Sim PTX: __cudaRegisterFunction _Z16gemmSN_NN_kernelIdddLi256ELi4ELi2ELi8ELi7ELi4EEv22cublasGemmSmallNParamsIT_T0_T1_EPKS1_S6_S1_S1_i : hostFun 0x0x426590, fat_cubin_handle = 22
GPGPU-Sim PTX: __cudaRegisterFunction _Z16gemmSN_NN_kernelIdddLi256ELi4ELi2ELi8ELi6ELi4EEv22cublasGemmSmallNParamsIT_T0_T1_EPKS1_S6_S1_S1_i : hostFun 0x0x4265b0, fat_cubin_handle = 22
GPGPU-Sim PTX: __cudaRegisterFunction _Z16gemmSN_NN_kernelIdddLi256ELi4ELi2ELi8ELi5ELi4EEv22cublasGemmSmallNParamsIT_T0_T1_EPKS1_S6_S1_S1_i : hostFun 0x0x4265d0, fat_cubin_handle = 22
GPGPU-Sim PTX: __cudaRegisterFunction _Z16gemmSN_NN_kernelIdddLi256ELi4ELi2ELi8ELi4ELi4EEv22cublasGemmSmallNParamsIT_T0_T1_EPKS1_S6_S1_S1_i : hostFun 0x0x4265f0, fat_cubin_handle = 22
GPGPU-Sim PTX: __cudaRegisterFunction _Z16gemmSN_NN_kernelIdddLi256ELi4ELi2ELi8ELi3ELi4EEv22cublasGemmSmallNParamsIT_T0_T1_EPKS1_S6_S1_S1_i : hostFun 0x0x426610, fat_cubin_handle = 22
GPGPU-Sim PTX: __cudaRegisterFunction _Z16gemmSN_NN_kernelIdddLi256ELi4ELi2ELi8ELi2ELi4EEv22cublasGemmSmallNParamsIT_T0_T1_EPKS1_S6_S1_S1_i : hostFun 0x0x426630, fat_cubin_handle = 22
GPGPU-Sim PTX: __cudaRegisterFunction _Z16gemmSN_NN_kernelIdddLi128ELi2ELi4ELi8ELi8ELi4EEv22cublasGemmSmallNParamsIT_T0_T1_EPKS1_S6_S1_S1_i : hostFun 0x0x426650, fat_cubin_handle = 22
GPGPU-Sim PTX: __cudaRegisterFunction _Z16gemmSN_NN_kernelIdddLi128ELi2ELi4ELi8ELi7ELi4EEv22cublasGemmSmallNParamsIT_T0_T1_EPKS1_S6_S1_S1_i : hostFun 0x0x426670, fat_cubin_handle = 22
GPGPU-Sim PTX: __cudaRegisterFunction _Z16gemmSN_NN_kernelIdddLi128ELi2ELi4ELi8ELi6ELi4EEv22cublasGemmSmallNParamsIT_T0_T1_EPKS1_S6_S1_S1_i : hostFun 0x0x426690, fat_cubin_handle = 22
GPGPU-Sim PTX: __cudaRegisterFunction _Z16gemmSN_NN_kernelIdddLi128ELi2ELi4ELi8ELi5ELi4EEv22cublasGemmSmallNParamsIT_T0_T1_EPKS1_S6_S1_S1_i : hostFun 0x0x4266b0, fat_cubin_handle = 22
GPGPU-Sim PTX: __cudaRegisterFunction _Z16gemmSN_NN_kernelIdddLi128ELi2ELi4ELi8ELi4ELi4EEv22cublasGemmSmallNParamsIT_T0_T1_EPKS1_S6_S1_S1_i : hostFun 0x0x4266d0, fat_cubin_handle = 22
GPGPU-Sim PTX: __cudaRegisterFunction _Z16gemmSN_NN_kernelIdddLi128ELi2ELi4ELi8ELi3ELi4EEv22cublasGemmSmallNParamsIT_T0_T1_EPKS1_S6_S1_S1_i : hostFun 0x0x4266f0, fat_cubin_handle = 22
GPGPU-Sim PTX: __cudaRegisterFunction _Z16gemmSN_NN_kernelIdddLi128ELi2ELi4ELi8ELi2ELi4EEv22cublasGemmSmallNParamsIT_T0_T1_EPKS1_S6_S1_S1_i : hostFun 0x0x426710, fat_cubin_handle = 22
self exe links to: /home/serkan/gcn/cuda/cudaDataLoader.o
self exe links to: /home/serkan/gcn/cuda/cudaDataLoader.o
8.0
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 23, filename=default
self exe links to: /home/serkan/gcn/cuda/cudaDataLoader.o
self exe links to: /home/serkan/gcn/cuda/cudaDataLoader.o
8.0
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 24, filename=default
GPGPU-Sim PTX: __cudaRegisterFunction sgemm_sm30_ldg_ld_tt_64x16x128x16x32 : hostFun 0x0x42aa40, fat_cubin_handle = 24
Warning: cannot find deviceFun sgemm_sm30_ldg_ld_tt_64x16x128x16x32
GPGPU-Sim PTX: __cudaRegisterFunction sgemm_sm30_ldg_ld_tn_64x16x128x16x32 : hostFun 0x0x42ac10, fat_cubin_handle = 24
Warning: cannot find deviceFun sgemm_sm30_ldg_ld_tn_64x16x128x16x32
GPGPU-Sim PTX: __cudaRegisterFunction sgemm_sm30_ldg_ld_nt_64x16x128x16x32 : hostFun 0x0x42ade0, fat_cubin_handle = 24
Warning: cannot find deviceFun sgemm_sm30_ldg_ld_nt_64x16x128x16x32
GPGPU-Sim PTX: __cudaRegisterFunction sgemm_sm30_ldg_ld_nn_64x16x128x16x32 : hostFun 0x0x42afb0, fat_cubin_handle = 24
Warning: cannot find deviceFun sgemm_sm30_ldg_ld_nn_64x16x128x16x32
GPGPU-Sim PTX: __cudaRegisterFunction sgemm_sm30_ldg_tex_tt_64x16x128x16x32 : hostFun 0x0x42b1f0, fat_cubin_handle = 24
Warning: cannot find deviceFun sgemm_sm30_ldg_tex_tt_64x16x128x16x32
GPGPU-Sim PTX: __cudaRegisterFunction sgemm_sm30_ldg_tex_tn_64x16x128x16x32 : hostFun 0x0x42b430, fat_cubin_handle = 24
Warning: cannot find deviceFun sgemm_sm30_ldg_tex_tn_64x16x128x16x32
GPGPU-Sim PTX: __cudaRegisterFunction sgemm_sm30_ldg_tex_nt_64x16x128x16x32 : hostFun 0x0x42a630, fat_cubin_handle = 24
Warning: cannot find deviceFun sgemm_sm30_ldg_tex_nt_64x16x128x16x32
GPGPU-Sim PTX: __cudaRegisterFunction sgemm_sm30_ldg_tex_nn_64x16x64x16x16 : hostFun 0x0x42a870, fat_cubin_handle = 24
Warning: cannot find deviceFun sgemm_sm30_ldg_tex_nn_64x16x64x16x16
self exe links to: /home/serkan/gcn/cuda/cudaDataLoader.o
self exe links to: /home/serkan/gcn/cuda/cudaDataLoader.o
8.0
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 25, filename=default
self exe links to: /home/serkan/gcn/cuda/cudaDataLoader.o
self exe links to: /home/serkan/gcn/cuda/cudaDataLoader.o
8.0
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 26, filename=default
GPGPU-Sim PTX: __cudaRegisterFunction _Z18gemvNSP_kernel_refI6__halfS0_fLi11ELi32ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E : hostFun 0x0x438210, fat_cubin_handle = 26
GPGPU-Sim PTX: __cudaRegisterFunction _Z18gemvNSP_kernel_refI6__halfS0_fLi1ELi32ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E : hostFun 0x0x438250, fat_cubin_handle = 26
GPGPU-Sim PTX: __cudaRegisterFunction _Z18gemvNSP_kernel_refI6__halfS0_fLi11ELi16ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E : hostFun 0x0x4382d0, fat_cubin_handle = 26
GPGPU-Sim PTX: __cudaRegisterFunction _Z18gemvNSP_kernel_refI6__halfS0_fLi1ELi16ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E : hostFun 0x0x438290, fat_cubin_handle = 26
GPGPU-Sim PTX: __cudaRegisterFunction _Z18gemvNSP_kernel_refI6__halfS0_fLi11ELi8ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E : hostFun 0x0x4383d0, fat_cubin_handle = 26
GPGPU-Sim PTX: __cudaRegisterFunction _Z18gemvNSP_kernel_refI6__halfS0_fLi11ELi4ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E : hostFun 0x0x438390, fat_cubin_handle = 26
GPGPU-Sim PTX: __cudaRegisterFunction _Z18gemvNSP_kernel_refI6__halfS0_fLi1ELi4ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E : hostFun 0x0x438350, fat_cubin_handle = 26
GPGPU-Sim PTX: __cudaRegisterFunction _Z18gemvNSP_kernel_refI6__halfS0_fLi11ELi2ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E : hostFun 0x0x438310, fat_cubin_handle = 26
GPGPU-Sim PTX: __cudaRegisterFunction _Z18gemvNSP_kernel_refI6__halfS0_fLi1ELi2ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E : hostFun 0x0x438490, fat_cubin_handle = 26
GPGPU-Sim PTX: __cudaRegisterFunction _Z18gemvNSP_kernel_refI6__halfS0_fLi11ELi1ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E : hostFun 0x0x438450, fat_cubin_handle = 26
GPGPU-Sim PTX: __cudaRegisterFunction _Z18gemvNSP_kernel_refI6__halfS0_fLi1ELi1ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E : hostFun 0x0x438410, fat_cubin_handle = 26
GPGPU-Sim PTX: __cudaRegisterFunction _Z18gemvNSP_kernel_valI6__halfS0_fLi11ELi32ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E : hostFun 0x0x446470, fat_cubin_handle = 26
GPGPU-Sim PTX: __cudaRegisterFunction _Z18gemvNSP_kernel_valI6__halfS0_fLi1ELi32ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E : hostFun 0x0x444930, fat_cubin_handle = 26
GPGPU-Sim PTX: __cudaRegisterFunction _Z18gemvNSP_kernel_valI6__halfS0_fLi11ELi16ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E : hostFun 0x0x4448b0, fat_cubin_handle = 26
GPGPU-Sim PTX: __cudaRegisterFunction _Z18gemvNSP_kernel_valI6__halfS0_fLi1ELi16ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E : hostFun 0x0x444830, fat_cubin_handle = 26
GPGPU-Sim PTX: __cudaRegisterFunction _Z18gemvNSP_kernel_valI6__halfS0_fLi11ELi8ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E : hostFun 0x0x4447b0, fat_cubin_handle = 26
GPGPU-Sim PTX: __cudaRegisterFunction _Z18gemvNSP_kernel_valI6__halfS0_fLi11ELi4ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E : hostFun 0x0x444730, fat_cubin_handle = 26
GPGPU-Sim PTX: __cudaRegisterFunction _Z18gemvNSP_kernel_valI6__halfS0_fLi1ELi4ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E : hostFun 0x0x4446b0, fat_cubin_handle = 26
GPGPU-Sim PTX: __cudaRegisterFunction _Z18gemvNSP_kernel_valI6__halfS0_fLi11ELi2ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E : hostFun 0x0x444630, fat_cubin_handle = 26
GPGPU-Sim PTX: __cudaRegisterFunction _Z18gemvNSP_kernel_valI6__halfS0_fLi1ELi2ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E : hostFun 0x0x4445b0, fat_cubin_handle = 26
GPGPU-Sim PTX: __cudaRegisterFunction _Z18gemvNSP_kernel_valI6__halfS0_fLi11ELi1ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E : hostFun 0x0x444530, fat_cubin_handle = 26
GPGPU-Sim PTX: __cudaRegisterFunction _Z18gemvNSP_kernel_valI6__halfS0_fLi1ELi1ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E : hostFun 0x0x4444b0, fat_cubin_handle = 26
GPGPU-Sim PTX: __cudaRegisterFunction _Z18gemvNSP_kernel_refI6__halfS0_fLi1ELi8ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E : hostFun 0x0x4385d0, fat_cubin_handle = 26
GPGPU-Sim PTX: __cudaRegisterFunction _Z18gemvNSP_kernel_valI6__halfS0_fLi1ELi8ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E : hostFun 0x0x4443b0, fat_cubin_handle = 26
GPGPU-Sim PTX: __cudaRegisterFunction _Z17gemv2N_kernel_refI6__halfS0_fLi128ELi1ELi2ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E : hostFun 0x0x438590, fat_cubin_handle = 26
GPGPU-Sim PTX: __cudaRegisterFunction _Z17gemv2N_kernel_refI6__halfS0_fLi128ELi1ELi2ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E : hostFun 0x0x438550, fat_cubin_handle = 26
GPGPU-Sim PTX: __cudaRegisterFunction _Z17gemv2N_kernel_valI6__halfS0_fLi128ELi1ELi2ELi4ELi11EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E : hostFun 0x0x444430, fat_cubin_handle = 26
GPGPU-Sim PTX: __cudaRegisterFunction _Z17gemv2N_kernel_valI6__halfS0_fLi128ELi1ELi2ELi4ELi1EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E : hostFun 0x0x4431b0, fat_cubin_handle = 26
GPGPU-Sim PTX: __cudaRegisterFunction _Z17gemv2T_kernel_refI6__halfS0_fLi128ELi16ELi2ELi4ELb0EEviiPKT1_PKT_iS6_iS3_PT0_i : hostFun 0x0x437810, fat_cubin_handle = 26
GPGPU-Sim PTX: __cudaRegisterFunction _Z17gemv2T_kernel_valI6__halfS0_fLi128ELi16ELi2ELi4ELb0EEviiT1_PKT_iS4_iS1_PT0_i : hostFun 0x0x437820, fat_cubin_handle = 26
GPGPU-Sim PTX: __cudaRegisterFunction _Z17gemv2T_kernel_refI6__halfS0_fLi128ELi16ELi2ELi4ELb1EEviiPKT1_PKT_iS6_iS3_PT0_i : hostFun 0x0x437830, fat_cubin_handle = 26
GPGPU-Sim PTX: __cudaRegisterFunction _Z17gemv2T_kernel_valI6__halfS0_fLi128ELi16ELi2ELi4ELb1EEviiT1_PKT_iS4_iS1_PT0_i : hostFun 0x0x437840, fat_cubin_handle = 26
GPGPU-Sim PTX: __cudaRegisterFunction _Z17gemv2N_kernel_refI6__halfS0_fLi128ELi8ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E : hostFun 0x0x438510, fat_cubin_handle = 26
GPGPU-Sim PTX: __cudaRegisterFunction _Z17gemv2N_kernel_refI6__halfS0_fLi128ELi8ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E : hostFun 0x0x4384d0, fat_cubin_handle = 26
GPGPU-Sim PTX: __cudaRegisterFunction _Z17gemv2N_kernel_valI6__halfS0_fLi128ELi8ELi4ELi4ELi11EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E : hostFun 0x0x443130, fat_cubin_handle = 26
GPGPU-Sim PTX: __cudaRegisterFunction _Z17gemv2N_kernel_valI6__halfS0_fLi128ELi8ELi4ELi4ELi1EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E : hostFun 0x0x4464f0, fat_cubin_handle = 26
GPGPU-Sim PTX: __cudaRegisterFunction _Z17gemv2N_kernel_refI6__halfS0_fLi128ELi32ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E : hostFun 0x0x439190, fat_cubin_handle = 26
GPGPU-Sim PTX: __cudaRegisterFunction _Z17gemv2N_kernel_refI6__halfS0_fLi128ELi32ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E : hostFun 0x0x439150, fat_cubin_handle = 26
GPGPU-Sim PTX: __cudaRegisterFunction _Z17gemv2N_kernel_valI6__halfS0_fLi128ELi32ELi4ELi4ELi11EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E : hostFun 0x0x440990, fat_cubin_handle = 26
GPGPU-Sim PTX: __cudaRegisterFunction _Z17gemv2N_kernel_valI6__halfS0_fLi128ELi32ELi4ELi4ELi1EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E : hostFun 0x0x440a10, fat_cubin_handle = 26
GPGPU-Sim PTX: __cudaRegisterFunction _Z17gemv2N_kernel_refI6__halfS0_fLi128ELi4ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E : hostFun 0x0x4391d0, fat_cubin_handle = 26
GPGPU-Sim PTX: __cudaRegisterFunction _Z17gemv2N_kernel_refI6__halfS0_fLi128ELi4ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E : hostFun 0x0x4389d0, fat_cubin_handle = 26
GPGPU-Sim PTX: __cudaRegisterFunction _Z17gemv2N_kernel_valI6__halfS0_fLi128ELi4ELi4ELi4ELi11EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E : hostFun 0x0x43da50, fat_cubin_handle = 26
GPGPU-Sim PTX: __cudaRegisterFunction _Z17gemv2N_kernel_valI6__halfS0_fLi128ELi4ELi4ELi4ELi1EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E : hostFun 0x0x43f790, fat_cubin_handle = 26
GPGPU-Sim PTX: __cudaRegisterFunction _Z17gemv2N_kernel_refI6__halfS0_fLi128ELi2ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E : hostFun 0x0x438990, fat_cubin_handle = 26
GPGPU-Sim PTX: __cudaRegisterFunction _Z17gemv2N_kernel_refI6__halfS0_fLi128ELi2ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E : hostFun 0x0x438950, fat_cubin_handle = 26
GPGPU-Sim PTX: __cudaRegisterFunction _Z17gemv2N_kernel_valI6__halfS0_fLi128ELi2ELi4ELi4ELi11EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E : hostFun 0x0x43f710, fat_cubin_handle = 26
GPGPU-Sim PTX: __cudaRegisterFunction _Z17gemv2N_kernel_valI6__halfS0_fLi128ELi2ELi4ELi4ELi1EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E : hostFun 0x0x43d190, fat_cubin_handle = 26
GPGPU-Sim PTX: __cudaRegisterFunction _Z17gemv2N_kernel_refI6__halfS0_fLi128ELi1ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E : hostFun 0x0x438910, fat_cubin_handle = 26
GPGPU-Sim PTX: __cudaRegisterFunction _Z17gemv2N_kernel_refI6__halfS0_fLi128ELi1ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E : hostFun 0x0x4388d0, fat_cubin_handle = 26
GPGPU-Sim PTX: __cudaRegisterFunction _Z17gemv2N_kernel_valI6__halfS0_fLi128ELi1ELi4ELi4ELi11EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E : hostFun 0x0x43d110, fat_cubin_handle = 26
GPGPU-Sim PTX: __cudaRegisterFunction _Z17gemv2N_kernel_valI6__halfS0_fLi128ELi1ELi4ELi4ELi1EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E : hostFun 0x0x443af0, fat_cubin_handle = 26
GPGPU-Sim PTX: __cudaRegisterFunction _Z17gemv2T_kernel_refI6__halfS0_fLi128ELi16ELi4ELi4ELb0EEviiPKT1_PKT_iS6_iS3_PT0_i : hostFun 0x0x437850, fat_cubin_handle = 26
GPGPU-Sim PTX: __cudaRegisterFunction _Z17gemv2T_kernel_valI6__halfS0_fLi128ELi16ELi4ELi4ELb0EEviiT1_PKT_iS4_iS1_PT0_i : hostFun 0x0x437860, fat_cubin_handle = 26
GPGPU-Sim PTX: __cudaRegisterFunction _Z17gemv2T_kernel_refI6__halfS0_fLi128ELi16ELi4ELi4ELb1EEviiPKT1_PKT_iS6_iS3_PT0_i : hostFun 0x0x437870, fat_cubin_handle = 26
GPGPU-Sim PTX: __cudaRegisterFunction _Z17gemv2T_kernel_valI6__halfS0_fLi128ELi16ELi4ELi4ELb1EEviiT1_PKT_iS4_iS1_PT0_i : hostFun 0x0x437880, fat_cubin_handle = 26
GPGPU-Sim PTX: __cudaRegisterFunction _Z18gemvNSP_kernel_refIaffLi11ELi32ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E : hostFun 0x0x438890, fat_cubin_handle = 26
GPGPU-Sim PTX: __cudaRegisterFunction _Z18gemvNSP_kernel_refIaffLi1ELi32ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E : hostFun 0x0x438850, fat_cubin_handle = 26
GPGPU-Sim PTX: __cudaRegisterFunction _Z18gemvNSP_kernel_refIaffLi11ELi16ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E : hostFun 0x0x438810, fat_cubin_handle = 26
GPGPU-Sim PTX: __cudaRegisterFunction _Z18gemvNSP_kernel_refIaffLi1ELi16ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E : hostFun 0x0x4387d0, fat_cubin_handle = 26
GPGPU-Sim PTX: __cudaRegisterFunction _Z18gemvNSP_kernel_refIaffLi11ELi8ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E : hostFun 0x0x438790, fat_cubin_handle = 26
GPGPU-Sim PTX: __cudaRegisterFunction _Z18gemvNSP_kernel_refIaffLi11ELi4ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E : hostFun 0x0x438750, fat_cubin_handle = 26
GPGPU-Sim PTX: __cudaRegisterFunction _Z18gemvNSP_kernel_refIaffLi1ELi4ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E : hostFun 0x0x438710, fat_cubin_handle = 26
GPGPU-Sim PTX: __cudaRegisterFunction _Z18gemvNSP_kernel_refIaffLi11ELi2ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E : hostFun 0x0x4386d0, fat_cubin_handle = 26
GPGPU-Sim PTX: __cudaRegisterFunction _Z18gemvNSP_kernel_refIaffLi1ELi2ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E : hostFun 0x0x438690, fat_cubin_handle = 26
GPGPU-Sim PTX: __cudaRegisterFunction _Z18gemvNSP_kernel_refIaffLi11ELi1ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E : hostFun 0x0x438650, fat_cubin_handle = 26
GPGPU-Sim PTX: __cudaRegisterFunction _Z18gemvNSP_kernel_refIaffLi1ELi1ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E : hostFun 0x0x438610, fat_cubin_handle = 26
GPGPU-Sim PTX: __cudaRegisterFunction _Z18gemvNSP_kernel_valIaffLi11ELi32ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E : hostFun 0x0x443a70, fat_cubin_handle = 26
GPGPU-Sim PTX: __cudaRegisterFunction _Z18gemvNSP_kernel_valIaffLi1ELi32ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E : hostFun 0x0x441450, fat_cubin_handle = 26
GPGPU-Sim PTX: __cudaRegisterFunction _Z18gemvNSP_kernel_valIaffLi11ELi16ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E : hostFun 0x0x4413d0, fat_cubin_handle = 26
GPGPU-Sim PTX: __cudaRegisterFunction _Z18gemvNSP_kernel_valIaffLi1ELi16ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E : hostFun 0x0x441350, fat_cubin_handle = 26
GPGPU-Sim PTX: __cudaRegisterFunction _Z18gemvNSP_kernel_valIaffLi11ELi8ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E : hostFun 0x0x4412d0, fat_cubin_handle = 26
GPGPU-Sim PTX: __cudaRegisterFunction _Z18gemvNSP_kernel_valIaffLi11ELi4ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E : hostFun 0x0x439f50, fat_cubin_handle = 26
GPGPU-Sim PTX: __cudaRegisterFunction _Z18gemvNSP_kernel_valIaffLi1ELi4ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E : hostFun 0x0x439ed0, fat_cubin_handle = 26
GPGPU-Sim PTX: __cudaRegisterFunction _Z18gemvNSP_kernel_valIaffLi11ELi2ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E : hostFun 0x0x439e50, fat_cubin_handle = 26
GPGPU-Sim PTX: __cudaRegisterFunction _Z18gemvNSP_kernel_valIaffLi1ELi2ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E : hostFun 0x0x439dd0, fat_cubin_handle = 26
GPGPU-Sim PTX: __cudaRegisterFunction _Z18gemvNSP_kernel_valIaffLi11ELi1ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E : hostFun 0x0x439d50, fat_cubin_handle = 26
GPGPU-Sim PTX: __cudaRegisterFunction _Z18gemvNSP_kernel_valIaffLi1ELi1ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E : hostFun 0x0x439cd0, fat_cubin_handle = 26
GPGPU-Sim PTX: __cudaRegisterFunction _Z18gemvNSP_kernel_refIaffLi1ELi8ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E : hostFun 0x0x439110, fat_cubin_handle = 26
GPGPU-Sim PTX: __cudaRegisterFunction _Z18gemvNSP_kernel_valIaffLi1ELi8ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E : hostFun 0x0x439c50, fat_cubin_handle = 26
GPGPU-Sim PTX: __cudaRegisterFunction _Z17gemv2N_kernel_refIaffLi128ELi1ELi2ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E : hostFun 0x0x4390d0, fat_cubin_handle = 26
GPGPU-Sim PTX: __cudaRegisterFunction _Z17gemv2N_kernel_refIaffLi128ELi1ELi2ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E : hostFun 0x0x439090, fat_cubin_handle = 26
GPGPU-Sim PTX: __cudaRegisterFunction _Z17gemv2N_kernel_valIaffLi128ELi1ELi2ELi4ELi11EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E : hostFun 0x0x440050, fat_cubin_handle = 26
GPGPU-Sim PTX: __cudaRegisterFunction _Z17gemv2N_kernel_valIaffLi128ELi1ELi2ELi4ELi1EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E : hostFun 0x0x4400d0, fat_cubin_handle = 26
GPGPU-Sim PTX: __cudaRegisterFunction _Z17gemv2T_kernel_refIaffLi128ELi16ELi2ELi4ELb0EEviiPKT1_PKT_iS5_iS2_PT0_i : hostFun 0x0x437890, fat_cubin_handle = 26
GPGPU-Sim PTX: __cudaRegisterFunction _Z17gemv2T_kernel_valIaffLi128ELi16ELi2ELi4ELb0EEviiT1_PKT_iS3_iS0_PT0_i : hostFun 0x0x4378a0, fat_cubin_handle = 26
GPGPU-Sim PTX: __cudaRegisterFunction _Z17gemv2T_kernel_refIaffLi128ELi16ELi2ELi4ELb1EEviiPKT1_PKT_iS5_iS2_PT0_i : hostFun 0x0x4378b0, fat_cubin_handle = 26
GPGPU-Sim PTX: __cudaRegisterFunction _Z17gemv2T_kernel_valIaffLi128ELi16ELi2ELi4ELb1EEviiT1_PKT_iS3_iS0_PT0_i : hostFun 0x0x4378c0, fat_cubin_handle = 26
GPGPU-Sim PTX: __cudaRegisterFunction _Z17gemv2N_kernel_refIaffLi128ELi8ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E : hostFun 0x0x439050, fat_cubin_handle = 26
GPGPU-Sim PTX: __cudaRegisterFunction _Z17gemv2N_kernel_refIaffLi128ELi8ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E : hostFun 0x0x439010, fat_cubin_handle = 26
GPGPU-Sim PTX: __cudaRegisterFunction _Z17gemv2N_kernel_valIaffLi128ELi8ELi4ELi4ELi11EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E : hostFun 0x0x439b50, fat_cubin_handle = 26
GPGPU-Sim PTX: __cudaRegisterFunction _Z17gemv2N_kernel_valIaffLi128ELi8ELi4ELi4ELi1EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E : hostFun 0x0x439bd0, fat_cubin_handle = 26
GPGPU-Sim PTX: __cudaRegisterFunction _Z17gemv2N_kernel_refIaffLi128ELi32ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E : hostFun 0x0x438f90, fat_cubin_handle = 26
GPGPU-Sim PTX: __cudaRegisterFunction _Z17gemv2N_kernel_refIaffLi128ELi32ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E : hostFun 0x0x438f50, fat_cubin_handle = 26
GPGPU-Sim PTX: __cudaRegisterFunction _Z17gemv2N_kernel_valIaffLi128ELi32ELi4ELi4ELi11EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E : hostFun 0x0x43aa10, fat_cubin_handle = 26
GPGPU-Sim PTX: __cudaRegisterFunction _Z17gemv2N_kernel_valIaffLi128ELi32ELi4ELi4ELi1EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E : hostFun 0x0x43b2d0, fat_cubin_handle = 26
GPGPU-Sim PTX: __cudaRegisterFunction _Z17gemv2N_kernel_refIaffLi128ELi4ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E : hostFun 0x0x438fd0, fat_cubin_handle = 26
GPGPU-Sim PTX: __cudaRegisterFunction _Z17gemv2N_kernel_refIaffLi128ELi4ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E : hostFun 0x0x438f10, fat_cubin_handle = 26
GPGPU-Sim PTX: __cudaRegisterFunction _Z17gemv2N_kernel_valIaffLi128ELi4ELi4ELi4ELi11EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E : hostFun 0x0x439210, fat_cubin_handle = 26
GPGPU-Sim PTX: __cudaRegisterFunction _Z17gemv2N_kernel_valIaffLi128ELi4ELi4ELi4ELi1EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E : hostFun 0x0x439290, fat_cubin_handle = 26
GPGPU-Sim PTX: __cudaRegisterFunction _Z17gemv2N_kernel_refIaffLi128ELi2ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E : hostFun 0x0x438ed0, fat_cubin_handle = 26
GPGPU-Sim PTX: __cudaRegisterFunction _Z17gemv2N_kernel_refIaffLi128ELi2ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E : hostFun 0x0x438e90, fat_cubin_handle = 26
GPGPU-Sim PTX: __cudaRegisterFunction _Z17gemv2N_kernel_valIaffLi128ELi2ELi4ELi4ELi11EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E : hostFun 0x0x43bb90, fat_cubin_handle = 26
GPGPU-Sim PTX: __cudaRegisterFunction _Z17gemv2N_kernel_valIaffLi128ELi2ELi4ELi4ELi1EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E : hostFun 0x0x43bc10, fat_cubin_handle = 26
GPGPU-Sim PTX: __cudaRegisterFunction _Z17gemv2N_kernel_refIaffLi128ELi1ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E : hostFun 0x0x438e50, fat_cubin_handle = 26
GPGPU-Sim PTX: __cudaRegisterFunction _Z17gemv2N_kernel_refIaffLi128ELi1ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E : hostFun 0x0x438e10, fat_cubin_handle = 26
GPGPU-Sim PTX: __cudaRegisterFunction _Z17gemv2N_kernel_valIaffLi128ELi1ELi4ELi4ELi11EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E : hostFun 0x0x43a0d0, fat_cubin_handle = 26
GPGPU-Sim PTX: __cudaRegisterFunction _Z17gemv2N_kernel_valIaffLi128ELi1ELi4ELi4ELi1EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E : hostFun 0x0x43a150, fat_cubin_handle = 26
GPGPU-Sim PTX: __cudaRegisterFunction _Z17gemv2T_kernel_refIaffLi128ELi16ELi4ELi4ELb0EEviiPKT1_PKT_iS5_iS2_PT0_i : hostFun 0x0x4378d0, fat_cubin_handle = 26
GPGPU-Sim PTX: __cudaRegisterFunction _Z17gemv2T_kernel_valIaffLi128ELi16ELi4ELi4ELb0EEviiT1_PKT_iS3_iS0_PT0_i : hostFun 0x0x4378e0, fat_cubin_handle = 26
GPGPU-Sim PTX: __cudaRegisterFunction _Z17gemv2T_kernel_refIaffLi128ELi16ELi4ELi4ELb1EEviiPKT1_PKT_iS5_iS2_PT0_i : hostFun 0x0x4378f0, fat_cubin_handle = 26
GPGPU-Sim PTX: __cudaRegisterFunction _Z17gemv2T_kernel_valIaffLi128ELi16ELi4ELi4ELb1EEviiT1_PKT_iS3_iS0_PT0_i : hostFun 0x0x437900, fat_cubin_handle = 26
GPGPU-Sim PTX: __cudaRegisterFunction _Z18gemvNSP_kernel_refI6__halfffLi11ELi32ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E : hostFun 0x0x438dd0, fat_cubin_handle = 26
GPGPU-Sim PTX: __cudaRegisterFunction _Z18gemvNSP_kernel_refI6__halfffLi1ELi32ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E : hostFun 0x0x438d90, fat_cubin_handle = 26
GPGPU-Sim PTX: __cudaRegisterFunction _Z18gemvNSP_kernel_refI6__halfffLi11ELi16ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E : hostFun 0x0x438d50, fat_cubin_handle = 26
GPGPU-Sim PTX: __cudaRegisterFunction _Z18gemvNSP_kernel_refI6__halfffLi1ELi16ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E : hostFun 0x0x438d10, fat_cubin_handle = 26
GPGPU-Sim PTX: __cudaRegisterFunction _Z18gemvNSP_kernel_refI6__halfffLi11ELi8ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E : hostFun 0x0x438cd0, fat_cubin_handle = 26
GPGPU-Sim PTX: __cudaRegisterFunction _Z18gemvNSP_kernel_refI6__halfffLi11ELi4ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E : hostFun 0x0x438c90, fat_cubin_handle = 26
GPGPU-Sim PTX: __cudaRegisterFunction _Z18gemvNSP_kernel_refI6__halfffLi1ELi4ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E : hostFun 0x0x438c50, fat_cubin_handle = 26
GPGPU-Sim PTX: __cudaRegisterFunction _Z18gemvNSP_kernel_refI6__halfffLi11ELi2ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E : hostFun 0x0x438c10, fat_cubin_handle = 26
GPGPU-Sim PTX: __cudaRegisterFunction _Z18gemvNSP_kernel_refI6__halfffLi1ELi2ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E : hostFun 0x0x438bd0, fat_cubin_handle = 26
GPGPU-Sim PTX: __cudaRegisterFunction _Z18gemvNSP_kernel_refI6__halfffLi11ELi1ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E : hostFun 0x0x438b90, fat_cubin_handle = 26
GPGPU-Sim PTX: __cudaRegisterFunction _Z18gemvNSP_kernel_refI6__halfffLi1ELi1ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E : hostFun 0x0x438b50, fat_cubin_handle = 26
GPGPU-Sim PTX: __cudaRegisterFunction _Z18gemvNSP_kernel_valI6__halfffLi11ELi32ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E : hostFun 0x0x43a050, fat_cubin_handle = 26
GPGPU-Sim PTX: __cudaRegisterFunction _Z18gemvNSP_kernel_valI6__halfffLi1ELi32ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E : hostFun 0x0x43dd50, fat_cubin_handle = 26
GPGPU-Sim PTX: __cudaRegisterFunction _Z18gemvNSP_kernel_valI6__halfffLi11ELi16ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E : hostFun 0x0x43dcd0, fat_cubin_handle = 26
GPGPU-Sim PTX: __cudaRegisterFunction _Z18gemvNSP_kernel_valI6__halfffLi1ELi16ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E : hostFun 0x0x43dc50, fat_cubin_handle = 26
GPGPU-Sim PTX: __cudaRegisterFunction _Z18gemvNSP_kernel_valI6__halfffLi11ELi8ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E : hostFun 0x0x43dbd0, fat_cubin_handle = 26
GPGPU-Sim PTX: __cudaRegisterFunction _Z18gemvNSP_kernel_valI6__halfffLi11ELi4ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E : hostFun 0x0x43d090, fat_cubin_handle = 26
GPGPU-Sim PTX: __cudaRegisterFunction _Z18gemvNSP_kernel_valI6__halfffLi1ELi4ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E : hostFun 0x0x43d010, fat_cubin_handle = 26
GPGPU-Sim PTX: __cudaRegisterFunction _Z18gemvNSP_kernel_valI6__halfffLi11ELi2ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E : hostFun 0x0x43cf90, fat_cubin_handle = 26
GPGPU-Sim PTX: __cudaRegisterFunction _Z18gemvNSP_kernel_valI6__halfffLi1ELi2ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E : hostFun 0x0x43cf10, fat_cubin_handle = 26
GPGPU-Sim PTX: __cudaRegisterFunction _Z18gemvNSP_kernel_valI6__halfffLi11ELi1ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E : hostFun 0x0x43ce90, fat_cubin_handle = 26
GPGPU-Sim PTX: __cudaRegisterFunction _Z18gemvNSP_kernel_valI6__halfffLi1ELi1ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E : hostFun 0x0x43ce10, fat_cubin_handle = 26
GPGPU-Sim PTX: __cudaRegisterFunction _Z18gemvNSP_kernel_refI6__halfffLi1ELi8ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E : hostFun 0x0x438b10, fat_cubin_handle = 26
GPGPU-Sim PTX: __cudaRegisterFunction _Z18gemvNSP_kernel_valI6__halfffLi1ELi8ELi4ELi1024EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E : hostFun 0x0x439fd0, fat_cubin_handle = 26
GPGPU-Sim PTX: __cudaRegisterFunction _Z17gemv2N_kernel_refI6__halfffLi128ELi1ELi2ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E : hostFun 0x0x438ad0, fat_cubin_handle = 26
GPGPU-Sim PTX: __cudaRegisterFunction _Z17gemv2N_kernel_refI6__halfffLi128ELi1ELi2ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E : hostFun 0x0x438a90, fat_cubin_handle = 26
GPGPU-Sim PTX: __cudaRegisterFunction _Z17gemv2N_kernel_valI6__halfffLi128ELi1ELi2ELi4ELi11EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E : hostFun 0x0x43c4d0, fat_cubin_handle = 26
GPGPU-Sim PTX: __cudaRegisterFunction _Z17gemv2N_kernel_valI6__halfffLi128ELi1ELi2ELi4ELi1EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E : hostFun 0x0x43c550, fat_cubin_handle = 26
GPGPU-Sim PTX: __cudaRegisterFunction _Z17gemv2T_kernel_refI6__halfffLi128ELi16ELi2ELi4ELb0EEviiPKT1_PKT_iS6_iS3_PT0_i : hostFun 0x0x437910, fat_cubin_handle = 26
GPGPU-Sim PTX: __cudaRegisterFunction _Z17gemv2T_kernel_valI6__halfffLi128ELi16ELi2ELi4ELb0EEviiT1_PKT_iS4_iS1_PT0_i : hostFun 0x0x437920, fat_cubin_handle = 26
GPGPU-Sim PTX: __cudaRegisterFunction _Z17gemv2T_kernel_refI6__halfffLi128ELi16ELi2ELi4ELb1EEviiPKT1_PKT_iS6_iS3_PT0_i : hostFun 0x0x437930, fat_cubin_handle = 26
GPGPU-Sim PTX: __cudaRegisterFunction _Z17gemv2T_kernel_valI6__halfffLi128ELi16ELi2ELi4ELb1EEviiT1_PKT_iS4_iS1_PT0_i : hostFun 0x0x437940, fat_cubin_handle = 26
GPGPU-Sim PTX: __cudaRegisterFunction _Z17gemv2N_kernel_refI6__halfffLi128ELi8ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E : hostFun 0x0x438a50, fat_cubin_handle = 26
GPGPU-Sim PTX: __cudaRegisterFunction _Z17gemv2N_kernel_refI6__halfffLi128ELi8ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E : hostFun 0x0x438a10, fat_cubin_handle = 26
GPGPU-Sim PTX: __cudaRegisterFunction _Z17gemv2N_kernel_valI6__halfffLi128ELi8ELi4ELi4ELi11EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E : hostFun 0x0x43dad0, fat_cubin_handle = 26
GPGPU-Sim PTX: __cudaRegisterFunction _Z17gemv2N_kernel_valI6__halfffLi128ELi8ELi4ELi4ELi1EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E : hostFun 0x0x43db50, fat_cubin_handle = 26
GPGPU-Sim PTX: __cudaRegisterFunction _Z17gemv2N_kernel_refI6__halfffLi128ELi32ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E : hostFun 0x0x438190, fat_cubin_handle = 26
GPGPU-Sim PTX: __cudaRegisterFunction _Z17gemv2N_kernel_refI6__halfffLi128ELi32ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E : hostFun 0x0x438150, fat_cubin_handle = 26
GPGPU-Sim PTX: __cudaRegisterFunction _Z17gemv2N_kernel_valI6__halfffLi128ELi32ELi4ELi4ELi11EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E : hostFun 0x0x446370, fat_cubin_handle = 26
GPGPU-Sim PTX: __cudaRegisterFunction _Z17gemv2N_kernel_valI6__halfffLi128ELi32ELi4ELi4ELi1EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E : hostFun 0x0x4463f0, fat_cubin_handle = 26
GPGPU-Sim PTX: __cudaRegisterFunction _Z17gemv2N_kernel_refI6__halfffLi128ELi4ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E : hostFun 0x0x4381d0, fat_cubin_handle = 26
GPGPU-Sim PTX: __cudaRegisterFunction _Z17gemv2N_kernel_refI6__halfffLi128ELi4ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E : hostFun 0x0x438110, fat_cubin_handle = 26
GPGPU-Sim PTX: __cudaRegisterFunction _Z17gemv2N_kernel_valI6__halfffLi128ELi4ELi4ELi4ELi11EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E : hostFun 0x0x4462f0, fat_cubin_handle = 26
GPGPU-Sim PTX: __cudaRegisterFunction _Z17gemv2N_kernel_valI6__halfffLi128ELi4ELi4ELi4ELi1EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E : hostFun 0x0x4481d0, fat_cubin_handle = 26
GPGPU-Sim PTX: __cudaRegisterFunction _Z17gemv2N_kernel_refI6__halfffLi128ELi2ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E : hostFun 0x0x4380d0, fat_cubin_handle = 26
GPGPU-Sim PTX: __cudaRegisterFunction _Z17gemv2N_kernel_refI6__halfffLi128ELi2ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E : hostFun 0x0x438090, fat_cubin_handle = 26
GPGPU-Sim PTX: __cudaRegisterFunction _Z17gemv2N_kernel_valI6__halfffLi128ELi2ELi4ELi4ELi11EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E : hostFun 0x0x448150, fat_cubin_handle = 26
GPGPU-Sim PTX: __cudaRegisterFunction _Z17gemv2N_kernel_valI6__halfffLi128ELi2ELi4ELi4ELi1EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E : hostFun 0x0x449450, fat_cubin_handle = 26
GPGPU-Sim PTX: __cudaRegisterFunction _Z17gemv2N_kernel_refI6__halfffLi128ELi1ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E : hostFun 0x0x438050, fat_cubin_handle = 26
GPGPU-Sim PTX: __cudaRegisterFunction _Z17gemv2N_kernel_refI6__halfffLi128ELi1ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E : hostFun 0x0x438010, fat_cubin_handle = 26
GPGPU-Sim PTX: __cudaRegisterFunction _Z17gemv2N_kernel_valI6__halfffLi128ELi1ELi4ELi4ELi11EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E : hostFun 0x0x4493d0, fat_cubin_handle = 26
GPGPU-Sim PTX: __cudaRegisterFunction _Z17gemv2N_kernel_valI6__halfffLi128ELi1ELi4ELi4ELi1EEvT1_S1_20cublasGemv2Params_v2IT_T0_S1_E : hostFun 0x0x448b10, fat_cubin_handle = 26
GPGPU-Sim PTX: __cudaRegisterFunction _Z17gemv2T_kernel_refI6__halfffLi128ELi16ELi4ELi4ELb0EEviiPKT1_PKT_iS6_iS3_PT0_i : hostFun 0x0x437950, fat_cubin_handle = 26
GPGPU-Sim PTX: __cudaRegisterFunction _Z17gemv2T_kernel_valI6__halfffLi128ELi16ELi4ELi4ELb0EEviiT1_PKT_iS4_iS1_PT0_i : hostFun 0x0x437960, fat_cubin_handle = 26
GPGPU-Sim PTX: __cudaRegisterFunction _Z17gemv2T_kernel_refI6__halfffLi128ELi16ELi4ELi4ELb1EEviiPKT1_PKT_iS6_iS3_PT0_i : hostFun 0x0x437970, fat_cubin_handle = 26
GPGPU-Sim PTX: __cudaRegisterFunction _Z17gemv2T_kernel_valI6__halfffLi128ELi16ELi4ELi4ELb1EEviiT1_PKT_iS4_iS1_PT0_i : hostFun 0x0x437980, fat_cubin_handle = 26
GPGPU-Sim PTX: __cudaRegisterFunction _Z18gemvNSP_kernel_refIfffLi11ELi32ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E : hostFun 0x0x437fd0, fat_cubin_handle = 26
GPGPU-Sim PTX: __cudaRegisterFunction _Z18gemvNSP_kernel_refIfffLi1ELi32ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E : hostFun 0x0x437f90, fat_cubin_handle = 26
GPGPU-Sim PTX: __cudaRegisterFunction _Z18gemvNSP_kernel_refIfffLi11ELi16ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E : hostFun 0x0x437f50, fat_cubin_handle = 26
GPGPU-Sim PTX: __cudaRegisterFunction _Z18gemvNSP_kernel_refIfffLi1ELi16ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E : hostFun 0x0x437f10, fat_cubin_handle = 26
GPGPU-Sim PTX: __cudaRegisterFunction _Z18gemvNSP_kernel_refIfffLi11ELi8ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E : hostFun 0x0x437ed0, fat_cubin_handle = 26
GPGPU-Sim PTX: __cudaRegisterFunction _Z18gemvNSP_kernel_refIfffLi11ELi4ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E : hostFun 0x0x437e90, fat_cubin_handle = 26
GPGPU-Sim PTX: __cudaRegisterFunction _Z18gemvNSP_kernel_refIfffLi1ELi4ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E : hostFun 0x0x437e50, fat_cubin_handle = 26
GPGPU-Sim PTX: __cudaRegisterFunction _Z18gemvNSP_kernel_refIfffLi11ELi2ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E : hostFun 0x0x437e10, fat_cubin_handle = 26
GPGPU-Sim PTX: __cudaRegisterFunction _Z18gemvNSP_kernel_refIfffLi1ELi2ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E : hostFun 0x0x437dd0, fat_cubin_handle = 26
GPGPU-Sim PTX: __cudaRegisterFunction _Z18gemvNSP_kernel_refIfffLi11ELi1ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E : hostFun 0x0x437d90, fat_cubin_handle = 26
GPGPU-Sim PTX: __cudaRegisterFunction _Z18gemvNSP_kernel_refIfffLi1ELi1ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E : hostFun 0x0x437d50, fat_cubin_handle = 26
GPGPU-Sim PTX: __cudaRegisterFunction _Z18gemvNSP_kernel_valIfffLi11ELi32ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E : hostFun 0x0x448a90, fat_cubin_handle = 26
GPGPU-Sim PTX: __cudaRegisterFunction _Z18gemvNSP_kernel_valIfffLi1ELi32ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E : hostFun 0x0x44b430, fat_cubin_handle = 26
GPGPU-Sim PTX: __cudaRegisterFunction _Z18gemvNSP_kernel_valIfffLi11ELi16ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E : hostFun 0x0x44b3b0, fat_cubin_handle = 26
GPGPU-Sim PTX: __cudaRegisterFunction _Z18gemvNSP_kernel_valIfffLi1ELi16ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E : hostFun 0x0x44b330, fat_cubin_handle = 26
GPGPU-Sim PTX: __cudaRegisterFunction _Z18gemvNSP_kernel_valIfffLi11ELi8ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E : hostFun 0x0x44b2b0, fat_cubin_handle = 26
GPGPU-Sim PTX: __cudaRegisterFunction _Z18gemvNSP_kernel_valIfffLi11ELi4ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E : hostFun 0x0x44b830, fat_cubin_handle = 26
GPGPU-Sim PTX: __cudaRegisterFunction _Z18gemvNSP_kernel_valIfffLi1ELi4ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E : hostFun 0x0x44b7b0, fat_cubin_handle = 26
GPGPU-Sim PTX: __cudaRegisterFunction _Z18gemvNSP_kernel_valIfffLi11ELi2ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E : hostFun 0x0x44b730, fat_cubin_handle = 26
GPGPU-Sim PTX: __cudaRegisterFunction _Z18gemvNSP_kernel_valIfffLi1ELi2ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E : hostFun 0x0x44b6b0, fat_cubin_handle = 26
GPGPU-Sim PTX: __cudaRegisterFunction _Z18gemvNSP_kernel_valIfffLi11ELi1ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E : hostFun 0x0x44b630, fat_cubin_handle = 26
GPGPU-Sim PTX: __cudaRegisterFunction _Z18gemvNSP_kernel_valIfffLi1ELi1ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E : hostFun 0x0x44b5b0, fat_cubin_handle = 26
GPGPU-Sim PTX: __cudaRegisterFunction _Z18gemvNSP_kernel_refIfffLi1ELi8ELi4ELi1024EEv20cublasGemv2Params_v2IT_T0_T1_E : hostFun 0x0x437d10, fat_cubin_handle = 26
GPGPU-Sim PTX: __cudaRegisterFunction _Z18gemvNSP_kernel_valIfffLi1ELi8ELi4ELi1024EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E : hostFun 0x0x44b4b0, fat_cubin_handle = 26
GPGPU-Sim PTX: __cudaRegisterFunction _Z17gemv2N_kernel_refIfffLi128ELi1ELi2ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E : hostFun 0x0x437cd0, fat_cubin_handle = 26
GPGPU-Sim PTX: __cudaRegisterFunction _Z17gemv2N_kernel_refIfffLi128ELi1ELi2ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E : hostFun 0x0x437c90, fat_cubin_handle = 26
GPGPU-Sim PTX: __cudaRegisterFunction _Z17gemv2N_kernel_valIfffLi128ELi1ELi2ELi4ELi11EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E : hostFun 0x0x44b530, fat_cubin_handle = 26
GPGPU-Sim PTX: __cudaRegisterFunction _Z17gemv2N_kernel_valIfffLi128ELi1ELi2ELi4ELi1EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E : hostFun 0x0x44a9f0, fat_cubin_handle = 26
GPGPU-Sim PTX: __cudaRegisterFunction _Z17gemv2T_kernel_refIfffLi128ELi16ELi2ELi4ELb0EEviiPKT1_PKT_iS5_iS2_PT0_i : hostFun 0x0x437990, fat_cubin_handle = 26
GPGPU-Sim PTX: __cudaRegisterFunction _Z17gemv2T_kernel_valIfffLi128ELi16ELi2ELi4ELb0EEviiT1_PKT_iS3_iS0_PT0_i : hostFun 0x0x4379a0, fat_cubin_handle = 26
GPGPU-Sim PTX: __cudaRegisterFunction _Z17gemv2T_kernel_refIfffLi128ELi16ELi2ELi4ELb1EEviiPKT1_PKT_iS5_iS2_PT0_i : hostFun 0x0x4379b0, fat_cubin_handle = 26
GPGPU-Sim PTX: __cudaRegisterFunction _Z17gemv2T_kernel_valIfffLi128ELi16ELi2ELi4ELb1EEviiT1_PKT_iS3_iS0_PT0_i : hostFun 0x0x4379c0, fat_cubin_handle = 26
GPGPU-Sim PTX: __cudaRegisterFunction _Z17gemv2N_kernel_refIfffLi128ELi8ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E : hostFun 0x0x437c50, fat_cubin_handle = 26
GPGPU-Sim PTX: __cudaRegisterFunction _Z17gemv2N_kernel_refIfffLi128ELi8ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E : hostFun 0x0x437c10, fat_cubin_handle = 26
GPGPU-Sim PTX: __cudaRegisterFunction _Z17gemv2N_kernel_valIfffLi128ELi8ELi4ELi4ELi11EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E : hostFun 0x0x44a970, fat_cubin_handle = 26
GPGPU-Sim PTX: __cudaRegisterFunction _Z17gemv2N_kernel_valIfffLi128ELi8ELi4ELi4ELi1EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E : hostFun 0x0x44a0b0, fat_cubin_handle = 26
GPGPU-Sim PTX: __cudaRegisterFunction _Z17gemv2N_kernel_refIfffLi128ELi32ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E : hostFun 0x0x437bd0, fat_cubin_handle = 26
GPGPU-Sim PTX: __cudaRegisterFunction _Z17gemv2N_kernel_refIfffLi128ELi32ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E : hostFun 0x0x437b90, fat_cubin_handle = 26
GPGPU-Sim PTX: __cudaRegisterFunction _Z17gemv2N_kernel_valIfffLi128ELi32ELi4ELi4ELi11EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E : hostFun 0x0x44a030, fat_cubin_handle = 26
GPGPU-Sim PTX: __cudaRegisterFunction _Z17gemv2N_kernel_valIfffLi128ELi32ELi4ELi4ELi1EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E : hostFun 0x0x44d2f0, fat_cubin_handle = 26
GPGPU-Sim PTX: __cudaRegisterFunction _Z17gemv2N_kernel_refIfffLi128ELi4ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E : hostFun 0x0x437b50, fat_cubin_handle = 26
GPGPU-Sim PTX: __cudaRegisterFunction _Z17gemv2N_kernel_refIfffLi128ELi4ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E : hostFun 0x0x437b10, fat_cubin_handle = 26
GPGPU-Sim PTX: __cudaRegisterFunction _Z17gemv2N_kernel_valIfffLi128ELi4ELi4ELi4ELi11EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E : hostFun 0x0x44d1f0, fat_cubin_handle = 26
GPGPU-Sim PTX: __cudaRegisterFunction _Z17gemv2N_kernel_valIfffLi128ELi4ELi4ELi4ELi1EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E : hostFun 0x0x44d270, fat_cubin_handle = 26
GPGPU-Sim PTX: __cudaRegisterFunction _Z17gemv2N_kernel_refIfffLi128ELi2ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E : hostFun 0x0x437ad0, fat_cubin_handle = 26
GPGPU-Sim PTX: __cudaRegisterFunction _Z17gemv2N_kernel_refIfffLi128ELi2ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E : hostFun 0x0x437a90, fat_cubin_handle = 26
GPGPU-Sim PTX: __cudaRegisterFunction _Z17gemv2N_kernel_valIfffLi128ELi2ELi4ELi4ELi11EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E : hostFun 0x0x44dbb0, fat_cubin_handle = 26
GPGPU-Sim PTX: __cudaRegisterFunction _Z17gemv2N_kernel_valIfffLi128ELi2ELi4ELi4ELi1EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E : hostFun 0x0x44e470, fat_cubin_handle = 26
GPGPU-Sim PTX: __cudaRegisterFunction _Z17gemv2N_kernel_refIfffLi128ELi1ELi4ELi4ELi11EEv20cublasGemv2Params_v2IT_T0_T1_E : hostFun 0x0x437a50, fat_cubin_handle = 26
GPGPU-Sim PTX: __cudaRegisterFunction _Z17gemv2N_kernel_refIfffLi128ELi1ELi4ELi4ELi1EEv20cublasGemv2Params_v2IT_T0_T1_E : hostFun 0x0x437a10, fat_cubin_handle = 26
GPGPU-Sim PTX: __cudaRegisterFunction _Z17gemv2N_kernel_valIfffLi128ELi1ELi4ELi4ELi11EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E : hostFun 0x0x44e4f0, fat_cubin_handle = 26
GPGPU-Sim PTX: __cudaRegisterFunction _Z17gemv2N_kernel_valIfffLi128ELi1ELi4ELi4ELi1EEvT1_S0_20cublasGemv2Params_v2IT_T0_S0_E : hostFun 0x0x44edb0, fat_cubin_handle = 26
GPGPU-Sim PTX: __cudaRegisterFunction _Z17gemv2T_kernel_refIfffLi128ELi16ELi4ELi4ELb0EEviiPKT1_PKT_iS5_iS2_PT0_i : hostFun 0x0x4379d0, fat_cubin_handle = 26
GPGPU-Sim PTX: __cudaRegisterFunction _Z17gemv2T_kernel_valIfffLi128ELi16ELi4ELi4ELb0EEviiT1_PKT_iS3_iS0_PT0_i : hostFun 0x0x4379e0, fat_cubin_handle = 26
GPGPU-Sim PTX: __cudaRegisterFunction _Z17gemv2T_kernel_refIfffLi128ELi16ELi4ELi4ELb1EEviiPKT1_PKT_iS5_iS2_PT0_i : hostFun 0x0x4379f0, fat_cubin_handle = 26
GPGPU-Sim PTX: __cudaRegisterFunction _Z17gemv2T_kernel_valIfffLi128ELi16ELi4ELi4ELb1EEviiT1_PKT_iS3_iS0_PT0_i : hostFun 0x0x437a00, fat_cubin_handle = 26
self exe links to: /home/serkan/gcn/cuda/cudaDataLoader.o
self exe links to: /home/serkan/gcn/cuda/cudaDataLoader.o
8.0
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 27, filename=default
GPGPU-Sim PTX: __cudaRegisterFunction maxwell_sgemm_int8_64x64_raggedMn_upper_tn : hostFun 0x0x4529b0, fat_cubin_handle = 27
Warning: cannot find deviceFun maxwell_sgemm_int8_64x64_raggedMn_upper_tn
GPGPU-Sim PTX: __cudaRegisterFunction maxwell_sgemm_int8_128x64_raggedMn_upper_tn : hostFun 0x0x452cb0, fat_cubin_handle = 27
Warning: cannot find deviceFun maxwell_sgemm_int8_128x64_raggedMn_upper_tn
GPGPU-Sim PTX: __cudaRegisterFunction maxwell_sgemm_int8_128x128_raggedMn_upper_tn : hostFun 0x0x452fb0, fat_cubin_handle = 27
Warning: cannot find deviceFun maxwell_sgemm_int8_128x128_raggedMn_upper_tn
GPGPU-Sim PTX: __cudaRegisterFunction maxwell_fp16_sgemm_fp16_64x64_raggedMn_upper_tn : hostFun 0x0x4532b0, fat_cubin_handle = 27
Warning: cannot find deviceFun maxwell_fp16_sgemm_fp16_64x64_raggedMn_upper_tn
GPGPU-Sim PTX: __cudaRegisterFunction maxwell_fp16_sgemm_fp16_128x64_raggedMn_upper_tn : hostFun 0x0x4535b0, fat_cubin_handle = 27
Warning: cannot find deviceFun maxwell_fp16_sgemm_fp16_128x64_raggedMn_upper_tn
GPGPU-Sim PTX: __cudaRegisterFunction maxwell_fp16_sgemm_fp16_128x128_raggedMn_upper_tn : hostFun 0x0x4538b0, fat_cubin_handle = 27
Warning: cannot find deviceFun maxwell_fp16_sgemm_fp16_128x128_raggedMn_upper_tn
GPGPU-Sim PTX: __cudaRegisterFunction maxwell_sgemm_fp16_64x64_raggedMn_upper_tn : hostFun 0x0x453bb0, fat_cubin_handle = 27
Warning: cannot find deviceFun maxwell_sgemm_fp16_64x64_raggedMn_upper_tn
GPGPU-Sim PTX: __cudaRegisterFunction maxwell_sgemm_fp16_128x64_raggedMn_upper_tn : hostFun 0x0x453eb0, fat_cubin_handle = 27
Warning: cannot find deviceFun maxwell_sgemm_fp16_128x64_raggedMn_upper_tn
GPGPU-Sim PTX: __cudaRegisterFunction maxwell_sgemm_fp16_128x128_raggedMn_upper_tn : hostFun 0x0x4541b0, fat_cubin_handle = 27
Warning: cannot find deviceFun maxwell_sgemm_fp16_128x128_raggedMn_upper_tn
GPGPU-Sim PTX: __cudaRegisterFunction maxwell_sgemm_64x64_raggedMn_upper_tn : hostFun 0x0x4544b0, fat_cubin_handle = 27
Warning: cannot find deviceFun maxwell_sgemm_64x64_raggedMn_upper_tn
GPGPU-Sim PTX: __cudaRegisterFunction maxwell_sgemm_128x64_raggedMn_upper_tn : hostFun 0x0x4547b0, fat_cubin_handle = 27
Warning: cannot find deviceFun maxwell_sgemm_128x64_raggedMn_upper_tn
GPGPU-Sim PTX: __cudaRegisterFunction maxwell_sgemm_128x128_raggedMn_upper_tn : hostFun 0x0x454ab0, fat_cubin_handle = 27
Warning: cannot find deviceFun maxwell_sgemm_128x128_raggedMn_upper_tn
GPGPU-Sim PTX: __cudaRegisterFunction maxwell_sgemm_int8_64x64_raggedMn_lower_tn : hostFun 0x0x454db0, fat_cubin_handle = 27
Warning: cannot find deviceFun maxwell_sgemm_int8_64x64_raggedMn_lower_tn
GPGPU-Sim PTX: __cudaRegisterFunction maxwell_sgemm_int8_128x64_raggedMn_lower_tn : hostFun 0x0x4550b0, fat_cubin_handle = 27
Warning: cannot find deviceFun maxwell_sgemm_int8_128x64_raggedMn_lower_tn
GPGPU-Sim PTX: __cudaRegisterFunction maxwell_sgemm_int8_128x128_raggedMn_lower_tn : hostFun 0x0x4553b0, fat_cubin_handle = 27
Warning: cannot find deviceFun maxwell_sgemm_int8_128x128_raggedMn_lower_tn
GPGPU-Sim PTX: __cudaRegisterFunction maxwell_fp16_sgemm_fp16_64x64_raggedMn_lower_tn : hostFun 0x0x4556b0, fat_cubin_handle = 27
Warning: cannot find deviceFun maxwell_fp16_sgemm_fp16_64x64_raggedMn_lower_tn
GPGPU-Sim PTX: __cudaRegisterFunction maxwell_fp16_sgemm_fp16_128x64_raggedMn_lower_tn : hostFun 0x0x4559b0, fat_cubin_handle = 27
Warning: cannot find deviceFun maxwell_fp16_sgemm_fp16_128x64_raggedMn_lower_tn
GPGPU-Sim PTX: __cudaRegisterFunction maxwell_fp16_sgemm_fp16_128x128_raggedMn_lower_tn : hostFun 0x0x455cb0, fat_cubin_handle = 27
Warning: cannot find deviceFun maxwell_fp16_sgemm_fp16_128x128_raggedMn_lower_tn
GPGPU-Sim PTX: __cudaRegisterFunction maxwell_sgemm_fp16_64x64_raggedMn_lower_tn : hostFun 0x0x455fb0, fat_cubin_handle = 27
Warning: cannot find deviceFun maxwell_sgemm_fp16_64x64_raggedMn_lower_tn
GPGPU-Sim PTX: __cudaRegisterFunction maxwell_sgemm_fp16_128x64_raggedMn_lower_tn : hostFun 0x0x4562b0, fat_cubin_handle = 27
Warning: cannot find deviceFun maxwell_sgemm_fp16_128x64_raggedMn_lower_tn
GPGPU-Sim PTX: __cudaRegisterFunction maxwell_sgemm_fp16_128x128_raggedMn_lower_tn : hostFun 0x0x4565b0, fat_cubin_handle = 27
Warning: cannot find deviceFun maxwell_sgemm_fp16_128x128_raggedMn_lower_tn
GPGPU-Sim PTX: __cudaRegisterFunction maxwell_sgemm_64x64_raggedMn_lower_tn : hostFun 0x0x4568b0, fat_cubin_handle = 27
Warning: cannot find deviceFun maxwell_sgemm_64x64_raggedMn_lower_tn
GPGPU-Sim PTX: __cudaRegisterFunction maxwell_sgemm_128x64_raggedMn_lower_tn : hostFun 0x0x456bb0, fat_cubin_handle = 27
Warning: cannot find deviceFun maxwell_sgemm_128x64_raggedMn_lower_tn
GPGPU-Sim PTX: __cudaRegisterFunction maxwell_sgemm_128x128_raggedMn_lower_tn : hostFun 0x0x456eb0, fat_cubin_handle = 27
Warning: cannot find deviceFun maxwell_sgemm_128x128_raggedMn_lower_tn
GPGPU-Sim PTX: __cudaRegisterFunction maxwell_sgemm_int8_64x64_raggedMn_upper_nt : hostFun 0x0x4571b0, fat_cubin_handle = 27
Warning: cannot find deviceFun maxwell_sgemm_int8_64x64_raggedMn_upper_nt
GPGPU-Sim PTX: __cudaRegisterFunction maxwell_sgemm_int8_128x64_raggedMn_upper_nt : hostFun 0x0x4574b0, fat_cubin_handle = 27
Warning: cannot find deviceFun maxwell_sgemm_int8_128x64_raggedMn_upper_nt
GPGPU-Sim PTX: __cudaRegisterFunction maxwell_sgemm_int8_128x128_raggedMn_upper_nt : hostFun 0x0x4577b0, fat_cubin_handle = 27
Warning: cannot find deviceFun maxwell_sgemm_int8_128x128_raggedMn_upper_nt
GPGPU-Sim PTX: __cudaRegisterFunction maxwell_fp16_sgemm_fp16_64x64_raggedMn_upper_nt : hostFun 0x0x457ab0, fat_cubin_handle = 27
Warning: cannot find deviceFun maxwell_fp16_sgemm_fp16_64x64_raggedMn_upper_nt
GPGPU-Sim PTX: __cudaRegisterFunction maxwell_fp16_sgemm_fp16_128x64_raggedMn_upper_nt : hostFun 0x0x457db0, fat_cubin_handle = 27
Warning: cannot find deviceFun maxwell_fp16_sgemm_fp16_128x64_raggedMn_upper_nt
GPGPU-Sim PTX: __cudaRegisterFunction maxwell_fp16_sgemm_fp16_128x128_raggedMn_upper_nt : hostFun 0x0x4580b0, fat_cubin_handle = 27
Warning: cannot find deviceFun maxwell_fp16_sgemm_fp16_128x128_raggedMn_upper_nt
GPGPU-Sim PTX: __cudaRegisterFunction maxwell_sgemm_fp16_64x64_raggedMn_upper_nt : hostFun 0x0x4583b0, fat_cubin_handle = 27
Warning: cannot find deviceFun maxwell_sgemm_fp16_64x64_raggedMn_upper_nt
GPGPU-Sim PTX: __cudaRegisterFunction maxwell_sgemm_fp16_128x64_raggedMn_upper_nt : hostFun 0x0x4586b0, fat_cubin_handle = 27
Warning: cannot find deviceFun maxwell_sgemm_fp16_128x64_raggedMn_upper_nt
GPGPU-Sim PTX: __cudaRegisterFunction maxwell_sgemm_fp16_128x128_raggedMn_upper_nt : hostFun 0x0x4589b0, fat_cubin_handle = 27
Warning: cannot find deviceFun maxwell_sgemm_fp16_128x128_raggedMn_upper_nt
GPGPU-Sim PTX: __cudaRegisterFunction maxwell_sgemm_64x64_raggedMn_upper_nt : hostFun 0x0x458cb0, fat_cubin_handle = 27
Warning: cannot find deviceFun maxwell_sgemm_64x64_raggedMn_upper_nt
GPGPU-Sim PTX: __cudaRegisterFunction maxwell_sgemm_128x64_raggedMn_upper_nt : hostFun 0x0x458fb0, fat_cubin_handle = 27
Warning: cannot find deviceFun maxwell_sgemm_128x64_raggedMn_upper_nt
GPGPU-Sim PTX: __cudaRegisterFunction maxwell_sgemm_128x128_raggedMn_upper_nt : hostFun 0x0x4592b0, fat_cubin_handle = 27
Warning: cannot find deviceFun maxwell_sgemm_128x128_raggedMn_upper_nt
GPGPU-Sim PTX: __cudaRegisterFunction maxwell_sgemm_int8_64x64_raggedMn_lower_nt : hostFun 0x0x4595b0, fat_cubin_handle = 27
Warning: cannot find deviceFun maxwell_sgemm_int8_64x64_raggedMn_lower_nt
GPGPU-Sim PTX: __cudaRegisterFunction maxwell_sgemm_int8_128x64_raggedMn_lower_nt : hostFun 0x0x4598b0, fat_cubin_handle = 27
Warning: cannot find deviceFun maxwell_sgemm_int8_128x64_raggedMn_lower_nt
GPGPU-Sim PTX: __cudaRegisterFunction maxwell_sgemm_int8_128x128_raggedMn_lower_nt : hostFun 0x0x459bb0, fat_cubin_handle = 27
Warning: cannot find deviceFun maxwell_sgemm_int8_128x128_raggedMn_lower_nt
GPGPU-Sim PTX: __cudaRegisterFunction maxwell_fp16_sgemm_fp16_64x64_raggedMn_lower_nt : hostFun 0x0x459eb0, fat_cubin_handle = 27
Warning: cannot find deviceFun maxwell_fp16_sgemm_fp16_64x64_raggedMn_lower_nt
GPGPU-Sim PTX: __cudaRegisterFunction maxwell_fp16_sgemm_fp16_128x64_raggedMn_lower_nt : hostFun 0x0x45a1b0, fat_cubin_handle = 27
Warning: cannot find deviceFun maxwell_fp16_sgemm_fp16_128x64_raggedMn_lower_nt
GPGPU-Sim PTX: __cudaRegisterFunction maxwell_fp16_sgemm_fp16_128x128_raggedMn_lower_nt : hostFun 0x0x45a4b0, fat_cubin_handle = 27
Warning: cannot find deviceFun maxwell_fp16_sgemm_fp16_128x128_raggedMn_lower_nt
GPGPU-Sim PTX: __cudaRegisterFunction maxwell_sgemm_fp16_64x64_raggedMn_lower_nt : hostFun 0x0x45a7b0, fat_cubin_handle = 27
Warning: cannot find deviceFun maxwell_sgemm_fp16_64x64_raggedMn_lower_nt
GPGPU-Sim PTX: __cudaRegisterFunction maxwell_sgemm_fp16_128x64_raggedMn_lower_nt : hostFun 0x0x45aab0, fat_cubin_handle = 27
Warning: cannot find deviceFun maxwell_sgemm_fp16_128x64_raggedMn_lower_nt
GPGPU-Sim PTX: __cudaRegisterFunction maxwell_sgemm_fp16_128x128_raggedMn_lower_nt : hostFun 0x0x45adb0, fat_cubin_handle = 27
Warning: cannot find deviceFun maxwell_sgemm_fp16_128x128_raggedMn_lower_nt
GPGPU-Sim PTX: __cudaRegisterFunction maxwell_sgemm_64x64_raggedMn_lower_nt : hostFun 0x0x45b0b0, fat_cubin_handle = 27
Warning: cannot find deviceFun maxwell_sgemm_64x64_raggedMn_lower_nt
GPGPU-Sim PTX: __cudaRegisterFunction maxwell_sgemm_128x64_raggedMn_lower_nt : hostFun 0x0x45b3b0, fat_cubin_handle = 27
Warning: cannot find deviceFun maxwell_sgemm_128x64_raggedMn_lower_nt
GPGPU-Sim PTX: __cudaRegisterFunction maxwell_sgemm_128x128_raggedMn_lower_nt : hostFun 0x0x45b6b0, fat_cubin_handle = 27
Warning: cannot find deviceFun maxwell_sgemm_128x128_raggedMn_lower_nt
GPGPU-Sim PTX: __cudaRegisterFunction maxwell_sgemm_int8_64x64_raggedMn_tt_splitK : hostFun 0x0x45b9b0, fat_cubin_handle = 27
Warning: cannot find deviceFun maxwell_sgemm_int8_64x64_raggedMn_tt_splitK
GPGPU-Sim PTX: __cudaRegisterFunction maxwell_sgemm_int8_128x64_raggedMn_tt_splitK : hostFun 0x0x45bcb0, fat_cubin_handle = 27
Warning: cannot find deviceFun maxwell_sgemm_int8_128x64_raggedMn_tt_splitK
GPGPU-Sim PTX: __cudaRegisterFunction maxwell_sgemm_int8_128x128_raggedMn_tt_splitK : hostFun 0x0x45bfb0, fat_cubin_handle = 27
Warning: cannot find deviceFun maxwell_sgemm_int8_128x128_raggedMn_tt_splitK
GPGPU-Sim PTX: __cudaRegisterFunction maxwell_sgemm_int8_64x64_raggedMn_tt : hostFun 0x0x45c2b0, fat_cubin_handle = 27
Warning: cannot find deviceFun maxwell_sgemm_int8_64x64_raggedMn_tt
GPGPU-Sim PTX: __cudaRegisterFunction maxwell_sgemm_int8_128x64_raggedMn_tt : hostFun 0x0x45c5b0, fat_cubin_handle = 27
Warning: cannot find deviceFun maxwell_sgemm_int8_128x64_raggedMn_tt
GPGPU-Sim PTX: __cudaRegisterFunction maxwell_sgemm_int8_128x128_raggedMn_tt : hostFun 0x0x45c8b0, fat_cubin_handle = 27
Warning: cannot find deviceFun maxwell_sgemm_int8_128x128_raggedMn_tt
GPGPU-Sim PTX: __cudaRegisterFunction maxwell_fp16_sgemm_fp16_64x64_raggedMn_tt_splitK : hostFun 0x0x45cbb0, fat_cubin_handle = 27
Warning: cannot find deviceFun maxwell_fp16_sgemm_fp16_64x64_raggedMn_tt_splitK
GPGPU-Sim PTX: __cudaRegisterFunction maxwell_fp16_sgemm_fp16_128x64_raggedMn_tt_splitK : hostFun 0x0x45ceb0, fat_cubin_handle = 27
Warning: cannot find deviceFun maxwell_fp16_sgemm_fp16_128x64_raggedMn_tt_splitK
GPGPU-Sim PTX: __cudaRegisterFunction maxwell_fp16_sgemm_fp16_128x128_raggedMn_tt_splitK : hostFun 0x0x45d1b0, fat_cubin_handle = 27
Warning: cannot find deviceFun maxwell_fp16_sgemm_fp16_128x128_raggedMn_tt_splitK
GPGPU-Sim PTX: __cudaRegisterFunction maxwell_fp16_sgemm_fp16_64x64_raggedMn_tt : hostFun 0x0x45d4b0, fat_cubin_handle = 27
Warning: cannot find deviceFun maxwell_fp16_sgemm_fp16_64x64_raggedMn_tt
GPGPU-Sim PTX: __cudaRegisterFunction maxwell_fp16_sgemm_fp16_128x64_raggedMn_tt : hostFun 0x0x45d7b0, fat_cubin_handle = 27
Warning: cannot find deviceFun maxwell_fp16_sgemm_fp16_128x64_raggedMn_tt
GPGPU-Sim PTX: __cudaRegisterFunction maxwell_fp16_sgemm_fp16_128x128_raggedMn_tt : hostFun 0x0x45dab0, fat_cubin_handle = 27
Warning: cannot find deviceFun maxwell_fp16_sgemm_fp16_128x128_raggedMn_tt
GPGPU-Sim PTX: __cudaRegisterFunction maxwell_sgemm_fp16_64x64_raggedMn_tt_splitK : hostFun 0x0x45ddb0, fat_cubin_handle = 27
Warning: cannot find deviceFun maxwell_sgemm_fp16_64x64_raggedMn_tt_splitK
GPGPU-Sim PTX: __cudaRegisterFunction maxwell_sgemm_fp16_128x64_raggedMn_tt_splitK : hostFun 0x0x45e0b0, fat_cubin_handle = 27
Warning: cannot find deviceFun maxwell_sgemm_fp16_128x64_raggedMn_tt_splitK
GPGPU-Sim PTX: __cudaRegisterFunction maxwell_sgemm_fp16_128x128_raggedMn_tt_splitK : hostFun 0x0x45e3b0, fat_cubin_handle = 27
Warning: cannot find deviceFun maxwell_sgemm_fp16_128x128_raggedMn_tt_splitK
GPGPU-Sim PTX: __cudaRegisterFunction maxwell_sgemm_fp16_64x64_raggedMn_tt : hostFun 0x0x45e6b0, fat_cubin_handle = 27
Warning: cannot find deviceFun maxwell_sgemm_fp16_64x64_raggedMn_tt
GPGPU-Sim PTX: __cudaRegisterFunction maxwell_sgemm_fp16_128x64_raggedMn_tt : hostFun 0x0x45e9b0, fat_cubin_handle = 27
Warning: cannot find deviceFun maxwell_sgemm_fp16_128x64_raggedMn_tt
GPGPU-Sim PTX: __cudaRegisterFunction maxwell_sgemm_fp16_128x128_raggedMn_tt : hostFun 0x0x45ecb0, fat_cubin_handle = 27
Warning: cannot find deviceFun maxwell_sgemm_fp16_128x128_raggedMn_tt
GPGPU-Sim PTX: __cudaRegisterFunction maxwell_sgemm_64x64_raggedMn_tt_splitK : hostFun 0x0x45efb0, fat_cubin_handle = 27
Warning: cannot find deviceFun maxwell_sgemm_64x64_raggedMn_tt_splitK
GPGPU-Sim PTX: __cudaRegisterFunction maxwell_sgemm_128x64_raggedMn_tt_splitK : hostFun 0x0x45f2b0, fat_cubin_handle = 27
Warning: cannot find deviceFun maxwell_sgemm_128x64_raggedMn_tt_splitK
GPGPU-Sim PTX: __cudaRegisterFunction maxwell_sgemm_128x128_raggedMn_tt_splitK : hostFun 0x0x45f5b0, fat_cubin_handle = 27
Warning: cannot find deviceFun maxwell_sgemm_128x128_raggedMn_tt_splitK
GPGPU-Sim PTX: __cudaRegisterFunction maxwell_sgemm_64x64_raggedMn_tt : hostFun 0x0x45f8b0, fat_cubin_handle = 27
Warning: cannot find deviceFun maxwell_sgemm_64x64_raggedMn_tt
GPGPU-Sim PTX: __cudaRegisterFunction maxwell_sgemm_128x64_raggedMn_tt : hostFun 0x0x45fbb0, fat_cubin_handle = 27
Warning: cannot find deviceFun maxwell_sgemm_128x64_raggedMn_tt
GPGPU-Sim PTX: __cudaRegisterFunction maxwell_sgemm_128x128_raggedMn_tt : hostFun 0x0x45feb0, fat_cubin_handle = 27
Warning: cannot find deviceFun maxwell_sgemm_128x128_raggedMn_tt
GPGPU-Sim PTX: __cudaRegisterFunction maxwell_sgemm_int8_64x64_raggedMn_tn_splitK : hostFun 0x0x4601b0, fat_cubin_handle = 27
Warning: cannot find deviceFun maxwell_sgemm_int8_64x64_raggedMn_tn_splitK
GPGPU-Sim PTX: __cudaRegisterFunction maxwell_sgemm_int8_128x64_raggedMn_tn_splitK : hostFun 0x0x4604b0, fat_cubin_handle = 27
Warning: cannot find deviceFun maxwell_sgemm_int8_128x64_raggedMn_tn_splitK
GPGPU-Sim PTX: __cudaRegisterFunction maxwell_sgemm_int8_128x128_raggedMn_tn_splitK : hostFun 0x0x4607b0, fat_cubin_handle = 27
Warning: cannot find deviceFun maxwell_sgemm_int8_128x128_raggedMn_tn_splitK
GPGPU-Sim PTX: __cudaRegisterFunction maxwell_sgemm_int8_64x64_raggedMn_tn : hostFun 0x0x460ab0, fat_cubin_handle = 27
Warning: cannot find deviceFun maxwell_sgemm_int8_64x64_raggedMn_tn
GPGPU-Sim PTX: __cudaRegisterFunction maxwell_sgemm_int8_128x64_raggedMn_tn : hostFun 0x0x460db0, fat_cubin_handle = 27
Warning: cannot find deviceFun maxwell_sgemm_int8_128x64_raggedMn_tn
GPGPU-Sim PTX: __cudaRegisterFunction maxwell_sgemm_int8_128x128_raggedMn_tn : hostFun 0x0x4610b0, fat_cubin_handle = 27
Warning: cannot find deviceFun maxwell_sgemm_int8_128x128_raggedMn_tn
GPGPU-Sim PTX: __cudaRegisterFunction maxwell_fp16_sgemm_fp16_64x64_raggedMn_tn_splitK : hostFun 0x0x4613b0, fat_cubin_handle = 27
Warning: cannot find deviceFun maxwell_fp16_sgemm_fp16_64x64_raggedMn_tn_splitK
GPGPU-Sim PTX: __cudaRegisterFunction maxwell_fp16_sgemm_fp16_128x64_raggedMn_tn_splitK : hostFun 0x0x4616b0, fat_cubin_handle = 27
Warning: cannot find deviceFun maxwell_fp16_sgemm_fp16_128x64_raggedMn_tn_splitK
GPGPU-Sim PTX: __cudaRegisterFunction maxwell_fp16_sgemm_fp16_128x128_raggedMn_tn_splitK : hostFun 0x0x4619b0, fat_cubin_handle = 27
Warning: cannot find deviceFun maxwell_fp16_sgemm_fp16_128x128_raggedMn_tn_splitK
GPGPU-Sim PTX: __cudaRegisterFunction maxwell_fp16_sgemm_fp16_64x64_raggedMn_tn : hostFun 0x0x461cb0, fat_cubin_handle = 27
Warning: cannot find deviceFun maxwell_fp16_sgemm_fp16_64x64_raggedMn_tn
GPGPU-Sim PTX: __cudaRegisterFunction maxwell_fp16_sgemm_fp16_128x64_raggedMn_tn : hostFun 0x0x461fb0, fat_cubin_handle = 27
Warning: cannot find deviceFun maxwell_fp16_sgemm_fp16_128x64_raggedMn_tn
GPGPU-Sim PTX: __cudaRegisterFunction maxwell_fp16_sgemm_fp16_128x128_raggedMn_tn : hostFun 0x0x4622b0, fat_cubin_handle = 27
Warning: cannot find deviceFun maxwell_fp16_sgemm_fp16_128x128_raggedMn_tn
GPGPU-Sim PTX: __cudaRegisterFunction maxwell_sgemm_fp16_64x64_raggedMn_tn_splitK : hostFun 0x0x4625b0, fat_cubin_handle = 27
Warning: cannot find deviceFun maxwell_sgemm_fp16_64x64_raggedMn_tn_splitK
GPGPU-Sim PTX: __cudaRegisterFunction maxwell_sgemm_fp16_128x64_raggedMn_tn_splitK : hostFun 0x0x4628b0, fat_cubin_handle = 27
Warning: cannot find deviceFun maxwell_sgemm_fp16_128x64_raggedMn_tn_splitK
GPGPU-Sim PTX: __cudaRegisterFunction maxwell_sgemm_fp16_128x128_raggedMn_tn_splitK : hostFun 0x0x462bb0, fat_cubin_handle = 27
Warning: cannot find deviceFun maxwell_sgemm_fp16_128x128_raggedMn_tn_splitK
GPGPU-Sim PTX: __cudaRegisterFunction maxwell_sgemm_fp16_64x64_raggedMn_tn : hostFun 0x0x462eb0, fat_cubin_handle = 27
Warning: cannot find deviceFun maxwell_sgemm_fp16_64x64_raggedMn_tn
GPGPU-Sim PTX: __cudaRegisterFunction maxwell_sgemm_fp16_128x64_raggedMn_tn : hostFun 0x0x4631b0, fat_cubin_handle = 27
Warning: cannot find deviceFun maxwell_sgemm_fp16_128x64_raggedMn_tn
GPGPU-Sim PTX: __cudaRegisterFunction maxwell_sgemm_fp16_128x128_raggedMn_tn : hostFun 0x0x4634b0, fat_cubin_handle = 27
Warning: cannot find deviceFun maxwell_sgemm_fp16_128x128_raggedMn_tn
GPGPU-Sim PTX: __cudaRegisterFunction maxwell_sgemm_64x64_raggedMn_tn_splitK : hostFun 0x0x4637b0, fat_cubin_handle = 27
Warning: cannot find deviceFun maxwell_sgemm_64x64_raggedMn_tn_splitK
GPGPU-Sim PTX: __cudaRegisterFunction maxwell_sgemm_128x64_raggedMn_tn_splitK : hostFun 0x0x463ab0, fat_cubin_handle = 27
Warning: cannot find deviceFun maxwell_sgemm_128x64_raggedMn_tn_splitK
GPGPU-Sim PTX: __cudaRegisterFunction maxwell_sgemm_128x128_raggedMn_tn_splitK : hostFun 0x0x463db0, fat_cubin_handle = 27
Warning: cannot find deviceFun maxwell_sgemm_128x128_raggedMn_tn_splitK
GPGPU-Sim PTX: __cudaRegisterFunction maxwell_sgemm_64x64_raggedMn_tn : hostFun 0x0x4640b0, fat_cubin_handle = 27
Warning: cannot find deviceFun maxwell_sgemm_64x64_raggedMn_tn
GPGPU-Sim PTX: __cudaRegisterFunction maxwell_sgemm_128x64_raggedMn_tn : hostFun 0x0x4643b0, fat_cubin_handle = 27
Warning: cannot find deviceFun maxwell_sgemm_128x64_raggedMn_tn
GPGPU-Sim PTX: __cudaRegisterFunction maxwell_sgemm_128x128_raggedMn_tn : hostFun 0x0x4646b0, fat_cubin_handle = 27
Warning: cannot find deviceFun maxwell_sgemm_128x128_raggedMn_tn
GPGPU-Sim PTX: __cudaRegisterFunction maxwell_sgemm_int8_64x64_raggedMn_nt_splitK : hostFun 0x0x4649b0, fat_cubin_handle = 27
Warning: cannot find deviceFun maxwell_sgemm_int8_64x64_raggedMn_nt_splitK
GPGPU-Sim PTX: __cudaRegisterFunction maxwell_sgemm_int8_128x64_raggedMn_nt_splitK : hostFun 0x0x464cb0, fat_cubin_handle = 27
Warning: cannot find deviceFun maxwell_sgemm_int8_128x64_raggedMn_nt_splitK
GPGPU-Sim PTX: __cudaRegisterFunction maxwell_sgemm_int8_128x128_raggedMn_nt_splitK : hostFun 0x0x464fb0, fat_cubin_handle = 27
Warning: cannot find deviceFun maxwell_sgemm_int8_128x128_raggedMn_nt_splitK
GPGPU-Sim PTX: __cudaRegisterFunction maxwell_sgemm_int8_64x64_raggedMn_nt : hostFun 0x0x4652b0, fat_cubin_handle = 27
Warning: cannot find deviceFun maxwell_sgemm_int8_64x64_raggedMn_nt
GPGPU-Sim PTX: __cudaRegisterFunction maxwell_sgemm_int8_128x64_raggedMn_nt : hostFun 0x0x4655b0, fat_cubin_handle = 27
Warning: cannot find deviceFun maxwell_sgemm_int8_128x64_raggedMn_nt
GPGPU-Sim PTX: __cudaRegisterFunction maxwell_sgemm_int8_128x128_raggedMn_nt : hostFun 0x0x4658b0, fat_cubin_handle = 27
Warning: cannot find deviceFun maxwell_sgemm_int8_128x128_raggedMn_nt
GPGPU-Sim PTX: __cudaRegisterFunction maxwell_fp16_sgemm_fp16_64x64_raggedMn_nt_splitK : hostFun 0x0x465bb0, fat_cubin_handle = 27
Warning: cannot find deviceFun maxwell_fp16_sgemm_fp16_64x64_raggedMn_nt_splitK
GPGPU-Sim PTX: __cudaRegisterFunction maxwell_fp16_sgemm_fp16_128x64_raggedMn_nt_splitK : hostFun 0x0x465eb0, fat_cubin_handle = 27
Warning: cannot find deviceFun maxwell_fp16_sgemm_fp16_128x64_raggedMn_nt_splitK
GPGPU-Sim PTX: __cudaRegisterFunction maxwell_fp16_sgemm_fp16_128x128_raggedMn_nt_splitK : hostFun 0x0x4661b0, fat_cubin_handle = 27
Warning: cannot find deviceFun maxwell_fp16_sgemm_fp16_128x128_raggedMn_nt_splitK
GPGPU-Sim PTX: __cudaRegisterFunction maxwell_fp16_sgemm_fp16_64x64_raggedMn_nt : hostFun 0x0x4664b0, fat_cubin_handle = 27
Warning: cannot find deviceFun maxwell_fp16_sgemm_fp16_64x64_raggedMn_nt
GPGPU-Sim PTX: __cudaRegisterFunction maxwell_fp16_sgemm_fp16_128x64_raggedMn_nt : hostFun 0x0x4667b0, fat_cubin_handle = 27
Warning: cannot find deviceFun maxwell_fp16_sgemm_fp16_128x64_raggedMn_nt
GPGPU-Sim PTX: __cudaRegisterFunction maxwell_fp16_sgemm_fp16_128x128_raggedMn_nt : hostFun 0x0x466ab0, fat_cubin_handle = 27
Warning: cannot find deviceFun maxwell_fp16_sgemm_fp16_128x128_raggedMn_nt
GPGPU-Sim PTX: __cudaRegisterFunction maxwell_sgemm_fp16_64x64_raggedMn_nt_splitK : hostFun 0x0x466db0, fat_cubin_handle = 27
Warning: cannot find deviceFun maxwell_sgemm_fp16_64x64_raggedMn_nt_splitK
GPGPU-Sim PTX: __cudaRegisterFunction maxwell_sgemm_fp16_128x64_raggedMn_nt_splitK : hostFun 0x0x4670b0, fat_cubin_handle = 27
Warning: cannot find deviceFun maxwell_sgemm_fp16_128x64_raggedMn_nt_splitK
GPGPU-Sim PTX: __cudaRegisterFunction maxwell_sgemm_fp16_128x128_raggedMn_nt_splitK : hostFun 0x0x4673b0, fat_cubin_handle = 27
Warning: cannot find deviceFun maxwell_sgemm_fp16_128x128_raggedMn_nt_splitK
GPGPU-Sim PTX: __cudaRegisterFunction maxwell_sgemm_fp16_64x64_raggedMn_nt : hostFun 0x0x4676b0, fat_cubin_handle = 27
Warning: cannot find deviceFun maxwell_sgemm_fp16_64x64_raggedMn_nt
GPGPU-Sim PTX: __cudaRegisterFunction maxwell_sgemm_fp16_128x64_raggedMn_nt : hostFun 0x0x4679b0, fat_cubin_handle = 27
Warning: cannot find deviceFun maxwell_sgemm_fp16_128x64_raggedMn_nt
GPGPU-Sim PTX: __cudaRegisterFunction maxwell_sgemm_fp16_128x128_raggedMn_nt : hostFun 0x0x467cb0, fat_cubin_handle = 27
Warning: cannot find deviceFun maxwell_sgemm_fp16_128x128_raggedMn_nt
GPGPU-Sim PTX: __cudaRegisterFunction maxwell_sgemm_64x64_raggedMn_nt_splitK : hostFun 0x0x467fb0, fat_cubin_handle = 27
Warning: cannot find deviceFun maxwell_sgemm_64x64_raggedMn_nt_splitK
GPGPU-Sim PTX: __cudaRegisterFunction maxwell_sgemm_128x64_raggedMn_nt_splitK : hostFun 0x0x4682b0, fat_cubin_handle = 27
Warning: cannot find deviceFun maxwell_sgemm_128x64_raggedMn_nt_splitK
GPGPU-Sim PTX: __cudaRegisterFunction maxwell_sgemm_128x128_raggedMn_nt_splitK : hostFun 0x0x4685b0, fat_cubin_handle = 27
Warning: cannot find deviceFun maxwell_sgemm_128x128_raggedMn_nt_splitK
GPGPU-Sim PTX: __cudaRegisterFunction maxwell_sgemm_64x64_raggedMn_nt : hostFun 0x0x4688b0, fat_cubin_handle = 27
Warning: cannot find deviceFun maxwell_sgemm_64x64_raggedMn_nt
GPGPU-Sim PTX: __cudaRegisterFunction maxwell_sgemm_128x64_raggedMn_nt : hostFun 0x0x468bb0, fat_cubin_handle = 27
Warning: cannot find deviceFun maxwell_sgemm_128x64_raggedMn_nt
GPGPU-Sim PTX: __cudaRegisterFunction maxwell_sgemm_128x128_raggedMn_nt : hostFun 0x0x468eb0, fat_cubin_handle = 27
Warning: cannot find deviceFun maxwell_sgemm_128x128_raggedMn_nt
GPGPU-Sim PTX: __cudaRegisterFunction maxwell_sgemm_int8_64x64_raggedMn_nn_splitK : hostFun 0x0x4691b0, fat_cubin_handle = 27
Warning: cannot find deviceFun maxwell_sgemm_int8_64x64_raggedMn_nn_splitK
GPGPU-Sim PTX: __cudaRegisterFunction maxwell_sgemm_int8_128x64_raggedMn_nn_splitK : hostFun 0x0x4694b0, fat_cubin_handle = 27
Warning: cannot find deviceFun maxwell_sgemm_int8_128x64_raggedMn_nn_splitK
GPGPU-Sim PTX: __cudaRegisterFunction maxwell_sgemm_int8_128x128_raggedMn_nn_splitK : hostFun 0x0x4697b0, fat_cubin_handle = 27
Warning: cannot find deviceFun maxwell_sgemm_int8_128x128_raggedMn_nn_splitK
GPGPU-Sim PTX: __cudaRegisterFunction maxwell_sgemm_int8_64x64_raggedMn_nn : hostFun 0x0x469ab0, fat_cubin_handle = 27
Warning: cannot find deviceFun maxwell_sgemm_int8_64x64_raggedMn_nn
GPGPU-Sim PTX: __cudaRegisterFunction maxwell_sgemm_int8_128x64_raggedMn_nn : hostFun 0x0x469db0, fat_cubin_handle = 27
Warning: cannot find deviceFun maxwell_sgemm_int8_128x64_raggedMn_nn
GPGPU-Sim PTX: __cudaRegisterFunction maxwell_sgemm_int8_128x128_raggedMn_nn : hostFun 0x0x46a0b0, fat_cubin_handle = 27
Warning: cannot find deviceFun maxwell_sgemm_int8_128x128_raggedMn_nn
GPGPU-Sim PTX: __cudaRegisterFunction maxwell_fp16_sgemm_fp16_64x64_raggedMn_nn_splitK : hostFun 0x0x46a3b0, fat_cubin_handle = 27
Warning: cannot find deviceFun maxwell_fp16_sgemm_fp16_64x64_raggedMn_nn_splitK
GPGPU-Sim PTX: __cudaRegisterFunction maxwell_fp16_sgemm_fp16_128x64_raggedMn_nn_splitK : hostFun 0x0x46a6b0, fat_cubin_handle = 27
Warning: cannot find deviceFun maxwell_fp16_sgemm_fp16_128x64_raggedMn_nn_splitK
GPGPU-Sim PTX: __cudaRegisterFunction maxwell_fp16_sgemm_fp16_128x128_raggedMn_nn_splitK : hostFun 0x0x46a9b0, fat_cubin_handle = 27
Warning: cannot find deviceFun maxwell_fp16_sgemm_fp16_128x128_raggedMn_nn_splitK
GPGPU-Sim PTX: __cudaRegisterFunction maxwell_fp16_sgemm_fp16_64x64_raggedMn_nn : hostFun 0x0x46acb0, fat_cubin_handle = 27
Warning: cannot find deviceFun maxwell_fp16_sgemm_fp16_64x64_raggedMn_nn
GPGPU-Sim PTX: __cudaRegisterFunction maxwell_fp16_sgemm_fp16_128x64_raggedMn_nn : hostFun 0x0x46afb0, fat_cubin_handle = 27
Warning: cannot find deviceFun maxwell_fp16_sgemm_fp16_128x64_raggedMn_nn
GPGPU-Sim PTX: __cudaRegisterFunction maxwell_fp16_sgemm_fp16_128x128_raggedMn_nn : hostFun 0x0x46b2b0, fat_cubin_handle = 27
Warning: cannot find deviceFun maxwell_fp16_sgemm_fp16_128x128_raggedMn_nn
GPGPU-Sim PTX: __cudaRegisterFunction maxwell_sgemm_fp16_64x64_raggedMn_nn_splitK : hostFun 0x0x46b5b0, fat_cubin_handle = 27
Warning: cannot find deviceFun maxwell_sgemm_fp16_64x64_raggedMn_nn_splitK
GPGPU-Sim PTX: __cudaRegisterFunction maxwell_sgemm_fp16_128x64_raggedMn_nn_splitK : hostFun 0x0x46b8b0, fat_cubin_handle = 27
Warning: cannot find deviceFun maxwell_sgemm_fp16_128x64_raggedMn_nn_splitK
GPGPU-Sim PTX: __cudaRegisterFunction maxwell_sgemm_fp16_128x128_raggedMn_nn_splitK : hostFun 0x0x46bbb0, fat_cubin_handle = 27
Warning: cannot find deviceFun maxwell_sgemm_fp16_128x128_raggedMn_nn_splitK
GPGPU-Sim PTX: __cudaRegisterFunction maxwell_sgemm_fp16_64x64_raggedMn_nn : hostFun 0x0x46beb0, fat_cubin_handle = 27
Warning: cannot find deviceFun maxwell_sgemm_fp16_64x64_raggedMn_nn
GPGPU-Sim PTX: __cudaRegisterFunction maxwell_sgemm_fp16_128x64_raggedMn_nn : hostFun 0x0x46c1b0, fat_cubin_handle = 27
Warning: cannot find deviceFun maxwell_sgemm_fp16_128x64_raggedMn_nn
GPGPU-Sim PTX: __cudaRegisterFunction maxwell_sgemm_fp16_128x128_raggedMn_nn : hostFun 0x0x46c4b0, fat_cubin_handle = 27
Warning: cannot find deviceFun maxwell_sgemm_fp16_128x128_raggedMn_nn
GPGPU-Sim PTX: __cudaRegisterFunction maxwell_sgemm_64x64_raggedMn_nn_splitK : hostFun 0x0x46c7b0, fat_cubin_handle = 27
Warning: cannot find deviceFun maxwell_sgemm_64x64_raggedMn_nn_splitK
GPGPU-Sim PTX: __cudaRegisterFunction maxwell_sgemm_128x64_raggedMn_nn_splitK : hostFun 0x0x46cab0, fat_cubin_handle = 27
Warning: cannot find deviceFun maxwell_sgemm_128x64_raggedMn_nn_splitK
GPGPU-Sim PTX: __cudaRegisterFunction maxwell_sgemm_128x128_raggedMn_nn_splitK : hostFun 0x0x46cdb0, fat_cubin_handle = 27
Warning: cannot find deviceFun maxwell_sgemm_128x128_raggedMn_nn_splitK
GPGPU-Sim PTX: __cudaRegisterFunction maxwell_sgemm_64x64_raggedMn_nn : hostFun 0x0x46d0b0, fat_cubin_handle = 27
Warning: cannot find deviceFun maxwell_sgemm_64x64_raggedMn_nn
GPGPU-Sim PTX: __cudaRegisterFunction maxwell_sgemm_128x64_raggedMn_nn : hostFun 0x0x4523b0, fat_cubin_handle = 27
Warning: cannot find deviceFun maxwell_sgemm_128x64_raggedMn_nn
GPGPU-Sim PTX: __cudaRegisterFunction maxwell_sgemm_128x128_raggedMn_nn : hostFun 0x0x4526b0, fat_cubin_handle = 27
Warning: cannot find deviceFun maxwell_sgemm_128x128_raggedMn_nn
self exe links to: /home/serkan/gcn/cuda/cudaDataLoader.o
self exe links to: /home/serkan/gcn/cuda/cudaDataLoader.o
8.0
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 28, filename=default
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_79__66_tmpxft_00001a84_00000000_17_cuda_device_runtime_compute_61_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi1ELi1ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x46f1a0, fat_cubin_handle = 28
Warning: cannot find deviceFun __nv_static_79__66_tmpxft_00001a84_00000000_17_cuda_device_runtime_compute_61_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi1ELi1ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_79__66_tmpxft_00001a84_00000000_17_cuda_device_runtime_compute_61_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi1ELi1ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x46f430, fat_cubin_handle = 28
Warning: cannot find deviceFun __nv_static_79__66_tmpxft_00001a84_00000000_17_cuda_device_runtime_compute_61_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi1ELi1ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_79__66_tmpxft_00001a84_00000000_17_cuda_device_runtime_compute_61_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi1ELi0ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x46f6c0, fat_cubin_handle = 28
Warning: cannot find deviceFun __nv_static_79__66_tmpxft_00001a84_00000000_17_cuda_device_runtime_compute_61_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi1ELi0ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_79__66_tmpxft_00001a84_00000000_17_cuda_device_runtime_compute_61_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi1ELi0ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x46f950, fat_cubin_handle = 28
Warning: cannot find deviceFun __nv_static_79__66_tmpxft_00001a84_00000000_17_cuda_device_runtime_compute_61_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi1ELi0ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_79__66_tmpxft_00001a84_00000000_17_cuda_device_runtime_compute_61_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi0ELi1ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x46fbe0, fat_cubin_handle = 28
Warning: cannot find deviceFun __nv_static_79__66_tmpxft_00001a84_00000000_17_cuda_device_runtime_compute_61_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi0ELi1ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_79__66_tmpxft_00001a84_00000000_17_cuda_device_runtime_compute_61_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi0ELi1ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x46fe70, fat_cubin_handle = 28
Warning: cannot find deviceFun __nv_static_79__66_tmpxft_00001a84_00000000_17_cuda_device_runtime_compute_61_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi0ELi1ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_79__66_tmpxft_00001a84_00000000_17_cuda_device_runtime_compute_61_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi0ELi0ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x470100, fat_cubin_handle = 28
Warning: cannot find deviceFun __nv_static_79__66_tmpxft_00001a84_00000000_17_cuda_device_runtime_compute_61_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi0ELi0ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_79__66_tmpxft_00001a84_00000000_17_cuda_device_runtime_compute_61_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi0ELi0ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x470390, fat_cubin_handle = 28
Warning: cannot find deviceFun __nv_static_79__66_tmpxft_00001a84_00000000_17_cuda_device_runtime_compute_61_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi0ELi0ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_79__66_tmpxft_00001a84_00000000_17_cuda_device_runtime_compute_61_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi1ELi1ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x470610, fat_cubin_handle = 28
Warning: cannot find deviceFun __nv_static_79__66_tmpxft_00001a84_00000000_17_cuda_device_runtime_compute_61_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi1ELi1ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_79__66_tmpxft_00001a84_00000000_17_cuda_device_runtime_compute_61_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi1ELi1ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x470890, fat_cubin_handle = 28
Warning: cannot find deviceFun __nv_static_79__66_tmpxft_00001a84_00000000_17_cuda_device_runtime_compute_61_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi1ELi1ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_79__66_tmpxft_00001a84_00000000_17_cuda_device_runtime_compute_61_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi1ELi0ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x470b10, fat_cubin_handle = 28
Warning: cannot find deviceFun __nv_static_79__66_tmpxft_00001a84_00000000_17_cuda_device_runtime_compute_61_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi1ELi0ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_79__66_tmpxft_00001a84_00000000_17_cuda_device_runtime_compute_61_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi1ELi0ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x470d90, fat_cubin_handle = 28
Warning: cannot find deviceFun __nv_static_79__66_tmpxft_00001a84_00000000_17_cuda_device_runtime_compute_61_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi1ELi0ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_79__66_tmpxft_00001a84_00000000_17_cuda_device_runtime_compute_61_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi0ELi1ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x471010, fat_cubin_handle = 28
Warning: cannot find deviceFun __nv_static_79__66_tmpxft_00001a84_00000000_17_cuda_device_runtime_compute_61_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi0ELi1ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_79__66_tmpxft_00001a84_00000000_17_cuda_device_runtime_compute_61_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi0ELi1ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x471290, fat_cubin_handle = 28
Warning: cannot find deviceFun __nv_static_79__66_tmpxft_00001a84_00000000_17_cuda_device_runtime_compute_61_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi0ELi1ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_79__66_tmpxft_00001a84_00000000_17_cuda_device_runtime_compute_61_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi0ELi0ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x471510, fat_cubin_handle = 28
Warning: cannot find deviceFun __nv_static_79__66_tmpxft_00001a84_00000000_17_cuda_device_runtime_compute_61_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi0ELi0ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_79__66_tmpxft_00001a84_00000000_17_cuda_device_runtime_compute_61_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi0ELi0ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x471790, fat_cubin_handle = 28
Warning: cannot find deviceFun __nv_static_79__66_tmpxft_00001a84_00000000_17_cuda_device_runtime_compute_61_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi0ELi0ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_79__66_tmpxft_00001a84_00000000_17_cuda_device_runtime_compute_61_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi1ELi1ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x4719b0, fat_cubin_handle = 28
Warning: cannot find deviceFun __nv_static_79__66_tmpxft_00001a84_00000000_17_cuda_device_runtime_compute_61_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi1ELi1ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_79__66_tmpxft_00001a84_00000000_17_cuda_device_runtime_compute_61_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi1ELi1ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x471bd0, fat_cubin_handle = 28
Warning: cannot find deviceFun __nv_static_79__66_tmpxft_00001a84_00000000_17_cuda_device_runtime_compute_61_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi1ELi1ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_79__66_tmpxft_00001a84_00000000_17_cuda_device_runtime_compute_61_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi1ELi0ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x471df0, fat_cubin_handle = 28
Warning: cannot find deviceFun __nv_static_79__66_tmpxft_00001a84_00000000_17_cuda_device_runtime_compute_61_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi1ELi0ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_79__66_tmpxft_00001a84_00000000_17_cuda_device_runtime_compute_61_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi1ELi0ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x472010, fat_cubin_handle = 28
Warning: cannot find deviceFun __nv_static_79__66_tmpxft_00001a84_00000000_17_cuda_device_runtime_compute_61_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi1ELi0ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_79__66_tmpxft_00001a84_00000000_17_cuda_device_runtime_compute_61_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi0ELi1ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x472230, fat_cubin_handle = 28
Warning: cannot find deviceFun __nv_static_79__66_tmpxft_00001a84_00000000_17_cuda_device_runtime_compute_61_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi0ELi1ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_79__66_tmpxft_00001a84_00000000_17_cuda_device_runtime_compute_61_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi0ELi1ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x472450, fat_cubin_handle = 28
Warning: cannot find deviceFun __nv_static_79__66_tmpxft_00001a84_00000000_17_cuda_device_runtime_compute_61_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi0ELi1ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_79__66_tmpxft_00001a84_00000000_17_cuda_device_runtime_compute_61_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi0ELi0ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x472670, fat_cubin_handle = 28
Warning: cannot find deviceFun __nv_static_79__66_tmpxft_00001a84_00000000_17_cuda_device_runtime_compute_61_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi0ELi0ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_79__66_tmpxft_00001a84_00000000_17_cuda_device_runtime_compute_61_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi0ELi0ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x472890, fat_cubin_handle = 28
Warning: cannot find deviceFun __nv_static_79__66_tmpxft_00001a84_00000000_17_cuda_device_runtime_compute_61_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi0ELi0ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_79__66_tmpxft_00001a84_00000000_17_cuda_device_runtime_compute_61_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi1ELi1ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x472ab0, fat_cubin_handle = 28
Warning: cannot find deviceFun __nv_static_79__66_tmpxft_00001a84_00000000_17_cuda_device_runtime_compute_61_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi1ELi1ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_79__66_tmpxft_00001a84_00000000_17_cuda_device_runtime_compute_61_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi1ELi1ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x472cd0, fat_cubin_handle = 28
Warning: cannot find deviceFun __nv_static_79__66_tmpxft_00001a84_00000000_17_cuda_device_runtime_compute_61_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi1ELi1ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_79__66_tmpxft_00001a84_00000000_17_cuda_device_runtime_compute_61_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi1ELi0ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x472ef0, fat_cubin_handle = 28
Warning: cannot find deviceFun __nv_static_79__66_tmpxft_00001a84_00000000_17_cuda_device_runtime_compute_61_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi1ELi0ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_79__66_tmpxft_00001a84_00000000_17_cuda_device_runtime_compute_61_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi1ELi0ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x473110, fat_cubin_handle = 28
Warning: cannot find deviceFun __nv_static_79__66_tmpxft_00001a84_00000000_17_cuda_device_runtime_compute_61_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi1ELi0ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_79__66_tmpxft_00001a84_00000000_17_cuda_device_runtime_compute_61_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi0ELi1ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x473330, fat_cubin_handle = 28
Warning: cannot find deviceFun __nv_static_79__66_tmpxft_00001a84_00000000_17_cuda_device_runtime_compute_61_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi0ELi1ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_79__66_tmpxft_00001a84_00000000_17_cuda_device_runtime_compute_61_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi0ELi1ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x473550, fat_cubin_handle = 28
Warning: cannot find deviceFun __nv_static_79__66_tmpxft_00001a84_00000000_17_cuda_device_runtime_compute_61_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi0ELi1ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_79__66_tmpxft_00001a84_00000000_17_cuda_device_runtime_compute_61_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi0ELi0ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x473770, fat_cubin_handle = 28
Warning: cannot find deviceFun __nv_static_79__66_tmpxft_00001a84_00000000_17_cuda_device_runtime_compute_61_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi0ELi0ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_79__66_tmpxft_00001a84_00000000_17_cuda_device_runtime_compute_61_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi0ELi0ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x473990, fat_cubin_handle = 28
Warning: cannot find deviceFun __nv_static_79__66_tmpxft_00001a84_00000000_17_cuda_device_runtime_compute_61_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi0ELi0ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0xb2c660; deviceAddress = __nv_static_79__66_tmpxft_00001a84_00000000_17_cuda_device_runtime_compute_61_cpp1_ii_8b1a5d37_set_kernel32; deviceName = __nv_static_79__66_tmpxft_00001a84_00000000_17_cuda_device_runtime_compute_61_cpp1_ii_8b1a5d37_set_kernel32
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 64 bytes
GPGPU-Sim PTX registering constant __nv_static_79__66_tmpxft_00001a84_00000000_17_cuda_device_runtime_compute_61_cpp1_ii_8b1a5d37_set_kernel32 (64 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0xb2c6a0; deviceAddress = __nv_static_79__66_tmpxft_00001a84_00000000_17_cuda_device_runtime_compute_61_cpp1_ii_8b1a5d37_set_kernel64; deviceName = __nv_static_79__66_tmpxft_00001a84_00000000_17_cuda_device_runtime_compute_61_cpp1_ii_8b1a5d37_set_kernel64
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 64 bytes
GPGPU-Sim PTX registering constant __nv_static_79__66_tmpxft_00001a84_00000000_17_cuda_device_runtime_compute_61_cpp1_ii_8b1a5d37_set_kernel64 (64 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0xb2c6e0; deviceAddress = __nv_static_79__66_tmpxft_00001a84_00000000_17_cuda_device_runtime_compute_61_cpp1_ii_8b1a5d37_cpy_kernel32; deviceName = __nv_static_79__66_tmpxft_00001a84_00000000_17_cuda_device_runtime_compute_61_cpp1_ii_8b1a5d37_cpy_kernel32
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 64 bytes
GPGPU-Sim PTX registering constant __nv_static_79__66_tmpxft_00001a84_00000000_17_cuda_device_runtime_compute_61_cpp1_ii_8b1a5d37_cpy_kernel32 (64 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0xb2c720; deviceAddress = __nv_static_79__66_tmpxft_00001a84_00000000_17_cuda_device_runtime_compute_61_cpp1_ii_8b1a5d37_cpy_kernel64; deviceName = __nv_static_79__66_tmpxft_00001a84_00000000_17_cuda_device_runtime_compute_61_cpp1_ii_8b1a5d37_cpy_kernel64
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 64 bytes
GPGPU-Sim PTX registering constant __nv_static_79__66_tmpxft_00001a84_00000000_17_cuda_device_runtime_compute_61_cpp1_ii_8b1a5d37_cpy_kernel64 (64 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0xb27120; deviceAddress = __nv_static_79__66_tmpxft_00001a84_00000000_17_cuda_device_runtime_compute_61_cpp1_ii_8b1a5d37_cudartErrorTableArr; deviceName = __nv_static_79__66_tmpxft_00001a84_00000000_17_cuda_device_runtime_compute_61_cpp1_ii_8b1a5d37_cudartErrorTableArr
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 1944 bytes
GPGPU-Sim PTX registering global __nv_static_79__66_tmpxft_00001a84_00000000_17_cuda_device_runtime_compute_61_cpp1_ii_8b1a5d37_cudartErrorTableArr hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0xb2c640; deviceAddress = cudartErrorTable; deviceName = cudartErrorTable
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 8 bytes
GPGPU-Sim PTX registering global cudartErrorTable hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x480c80; deviceAddress = cudartErrorTableEntryCount; deviceName = cudartErrorTableEntryCount
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4 bytes
GPGPU-Sim PTX registering global cudartErrorTableEntryCount hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x480ca0; deviceAddress = __nv_static_79__66_tmpxft_00001a84_00000000_17_cuda_device_runtime_compute_61_cpp1_ii_8b1a5d37_cudartErrorCnpMapArr; deviceName = __nv_static_79__66_tmpxft_00001a84_00000000_17_cuda_device_runtime_compute_61_cpp1_ii_8b1a5d37_cudartErrorCnpMapArr
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 104 bytes
GPGPU-Sim PTX registering global __nv_static_79__66_tmpxft_00001a84_00000000_17_cuda_device_runtime_compute_61_cpp1_ii_8b1a5d37_cudartErrorCnpMapArr hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0xb2c648; deviceAddress = cudartErrorCnpMap; deviceName = cudartErrorCnpMap
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 8 bytes
GPGPU-Sim PTX registering global cudartErrorCnpMap hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x480c84; deviceAddress = cudartErrorCnpMapEntryCount; deviceName = cudartErrorCnpMapEntryCount
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4 bytes
GPGPU-Sim PTX registering global cudartErrorCnpMapEntryCount hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0xb2c650; deviceAddress = __CNPRT_VERSION_NUMBER__; deviceName = __CNPRT_VERSION_NUMBER__
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4 bytes
GPGPU-Sim PTX registering global __CNPRT_VERSION_NUMBER__ hostVar to name mapping
edgeIndexSize: 5429
featureSize: 1434
numOfNodes: 2708
DEBUG: edgeIndex loaded! j=5429
out max size: 5429
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff55e481d8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff55e481d0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff55e481c8..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff55e481c4..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff55e481c0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff55e481bc..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff55e481f0..

GPGPU-Sim PTX: cudaLaunch for 0x0x40c5f6 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z14scatter_kernelIfL13ReductionType0EEvPKfPKiPfiiii'...
GPGPU-Sim PTX: Finding dominators for '_Z14scatter_kernelIfL13ReductionType0EEvPKfPKiPfiiii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z14scatter_kernelIfL13ReductionType0EEvPKfPKiPfiiii'...
GPGPU-Sim PTX: Finding postdominators for '_Z14scatter_kernelIfL13ReductionType0EEvPKfPKiPfiiii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z14scatter_kernelIfL13ReductionType0EEvPKfPKiPfiiii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z14scatter_kernelIfL13ReductionType0EEvPKfPKiPfiiii'...
GPGPU-Sim PTX: reconvergence points for _Z14scatter_kernelIfL13ReductionType0EEvPKfPKiPfiiii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0xeadf8 (cudaDataLoader.10.sm_61.ptx:42) @%p1 bra BB0_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xeaea8 (cudaDataLoader.10.sm_61.ptx:67) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z14scatter_kernelIfL13ReductionType0EEvPKfPKiPfiiii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z14scatter_kernelIfL13ReductionType0EEvPKfPKiPfiiii'.
GPGPU-Sim PTX: pushing kernel '_Z14scatter_kernelIfL13ReductionType0EEvPKfPKiPfiiii' to stream 0, gridDim= (6,1,1) blockDim = (1024,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z14scatter_kernelIfL13ReductionType0EEvPKfPKiPfiiii'
GPGPU-Sim uArch: CTA/core = 2, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 128KB
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z14scatter_kernelIfL13ReductionType0EEvPKfPKiPfiiii'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z14scatter_kernelIfL13ReductionType0EEvPKfPKiPfiiii'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z14scatter_kernelIfL13ReductionType0EEvPKfPKiPfiiii'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z14scatter_kernelIfL13ReductionType0EEvPKfPKiPfiiii'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z14scatter_kernelIfL13ReductionType0EEvPKfPKiPfiiii'
Destroy streams for kernel 1: size 0
kernel_name = _Z14scatter_kernelIfL13ReductionType0EEvPKfPKiPfiiii 
kernel_launch_uid = 1 
gpu_sim_cycle = 7268
gpu_sim_insn = 188452
gpu_ipc =      25.9290
gpu_tot_sim_cycle = 7268
gpu_tot_sim_insn = 188452
gpu_tot_ipc =      25.9290
gpu_tot_issued_cta = 6
gpu_occupancy = 37.8121% 
gpu_tot_occupancy = 37.8121% 
max_total_param_size = 0
gpu_stall_dramfull = 1865
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.8758
partiton_level_parallism_total  =       0.8758
partiton_level_parallism_util =       4.5367
partiton_level_parallism_util_total  =       4.5367
L2_BW  =      31.7234 GB/Sec
L2_BW_total  =      31.7234 GB/Sec
gpu_total_sim_rate=14496

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 256, Miss = 256, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 256, Miss = 256, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 256, Miss = 256, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 256, Miss = 256, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 256, Miss = 256, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 78, Miss = 78, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[46]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[47]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[48]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[49]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[50]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[51]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[52]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[53]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[54]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[55]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[56]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[57]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[58]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[59]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[60]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[61]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[62]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[63]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[64]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[65]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[66]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[67]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[68]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[69]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[70]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[71]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[72]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[73]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[74]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[75]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[76]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[77]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[78]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[79]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 1358
	L1D_total_cache_misses = 1358
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.104
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1358
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1358

ABBOOOV!
 PC=0xeae60 (cudaDataLoader.10.sm_61.ptx:56) ld.global.f32 %f1, [%rd12]; total: 679, miss: 679
 PC=0xeae68 (cudaDataLoader.10.sm_61.ptx:57) ld.global.u32 %r11, [%rd6]; total: 679, miss: 679

Total_core_cache_fail_stats:
ctas_completed 6, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
34, 34, 34, 34, 34, 34, 34, 34, 34, 34, 34, 34, 34, 34, 34, 34, 34, 34, 34, 34, 34, 34, 34, 34, 34, 34, 34, 34, 34, 34, 34, 34, 
gpgpu_n_tot_thrd_icount = 194112
gpgpu_n_tot_w_icount = 6066
gpgpu_n_stall_shd_mem = 5855
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 6365
gpgpu_n_mem_write_global = 0
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 16287
gpgpu_n_store_insn = 0
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 30720
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 1018
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 4837
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:11565	W0_Idle:25820	W0_Scoreboard:8777	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:21	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:6045
single_issue_nums: WS0:1527	WS1:1527	WS2:1506	WS3:1506	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 10864 {8:1358,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 200280 {40:5007,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 54320 {40:1358,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 200280 {40:5007,}
maxmflatency = 1160 
max_icnt2mem_latency = 471 
maxmrqlatency = 19 
max_icnt2sh_latency = 495 
averagemflatency = 362 
avg_icnt2mem_latency = 57 
avg_mrq_latency = 2 
avg_icnt2sh_latency = 107 
mrq_lat_table:261 	52 	4 	10 	12 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2043 	2660 	1646 	16 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	1151 	598 	538 	2033 	593 	582 	631 	239 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	1596 	720 	518 	435 	529 	683 	859 	1025 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5898      5920         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5931      5964         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5931      5960         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      6053      5915         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5943         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5931         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5899      6041         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5899      5923         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5936         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5976         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5997         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5907         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:      5936         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5944         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5910         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5908         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0      5981         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0      5949         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0      5943         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0      5964         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0      5932         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0      5972         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0      5911         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0      5956         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:      6253      5960         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0      5940         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0      5914         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0      6005         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:      6087      5948         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:      5926      6064         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:      5895      5985         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:      6089      5931         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]:  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]:  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]:  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]:  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[16]:      -nan  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[17]:      -nan  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[18]:      -nan  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[19]:      -nan  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[20]:      -nan  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[21]:      -nan  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[22]:      -nan  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[23]:      -nan  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[24]:  3.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[25]:      -nan  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[26]:      -nan  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[27]:      -nan  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[28]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[29]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[30]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[31]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 339/43 = 7.883721
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         3         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 339
min_bank_accesses = 0!
chip skew: 16/8 = 2.00
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       4103      4544    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:       3969     18811    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:       6962     11620    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:       6263      7118    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:       2208    none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:       2448    none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:       7538     18321    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:       4842      7468    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:       3984    none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:       2075    none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:       3345    none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:       2422    none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:       3886    none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:       6745    none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:       4691    none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:       7344    none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[16]:     none        3833    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[17]:     none        7088    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[18]:     none        3488    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[19]:     none        8096    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[20]:     none        5902    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[21]:     none        3065    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[22]:     none        3311    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[23]:     none        3744    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[24]:       4939     14081    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[25]:     none        6556    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[26]:     none        3346    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[27]:     none        5234    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[28]:       3895      8365    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[29]:       6444     15281    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[30]:       5772     18071    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[31]:       7560     24815    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        430       427         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        657       753         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        759       774         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        618       633         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        351       191         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        369       193         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:       1119      1160         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        597       699         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:        432       193         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[9]:        418       195         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[10]:        443       193         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[11]:        313       198         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[12]:        410       189         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[13]:        521       189         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[14]:        432       191         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[15]:        691       189         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[16]:        194       394         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[17]:        193       741         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[18]:        193       391         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[19]:        195       567         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[20]:        195       562         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[21]:        194       373         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[22]:        193       367         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[23]:        190       472         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[24]:        805       744         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[25]:        192       502         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[26]:        187       471         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[27]:        192       586         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[28]:        713       606         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[29]:        662       733         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[30]:        863       891         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[31]:       1065      1059         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5457 n_nop=5439 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002932
n_activity=185 dram_eff=0.08649
bk0: 8a 5445i bk1: 8a 5445i bk2: 0a 5457i bk3: 0a 5457i bk4: 0a 5457i bk5: 0a 5457i bk6: 0a 5457i bk7: 0a 5457i bk8: 0a 5457i bk9: 0a 5457i bk10: 0a 5457i bk11: 0a 5457i bk12: 0a 5457i bk13: 0a 5457i bk14: 0a 5457i bk15: 0a 5457i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.025641
Bank_Level_Parallism_Col = 1.027027
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.027027 

BW Util details:
bwutil = 0.002932 
total_CMD = 5457 
util_bw = 16 
Wasted_Col = 23 
Wasted_Row = 0 
Idle = 5418 

BW Util Bottlenecks: 
RCDc_limit = 23 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 5457 
n_nop = 5439 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000367 
CoL_Bus_Util = 0.002932 
Either_Row_CoL_Bus_Util = 0.003299 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5457 n_nop=5439 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002932
n_activity=159 dram_eff=0.1006
bk0: 8a 5443i bk1: 8a 5443i bk2: 0a 5457i bk3: 0a 5457i bk4: 0a 5457i bk5: 0a 5457i bk6: 0a 5457i bk7: 0a 5457i bk8: 0a 5457i bk9: 0a 5457i bk10: 0a 5457i bk11: 0a 5457i bk12: 0a 5457i bk13: 0a 5457i bk14: 0a 5457i bk15: 0a 5457i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.023256
Bank_Level_Parallism_Col = 1.024390
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.024390 

BW Util details:
bwutil = 0.002932 
total_CMD = 5457 
util_bw = 16 
Wasted_Col = 27 
Wasted_Row = 0 
Idle = 5414 

BW Util Bottlenecks: 
RCDc_limit = 23 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 4 
rwq = 0 
CCDLc_limit_alone = 4 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 5457 
n_nop = 5439 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000367 
CoL_Bus_Util = 0.002932 
Either_Row_CoL_Bus_Util = 0.003299 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004398 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00439802
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5457 n_nop=5439 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002932
n_activity=168 dram_eff=0.09524
bk0: 8a 5445i bk1: 8a 5445i bk2: 0a 5457i bk3: 0a 5457i bk4: 0a 5457i bk5: 0a 5457i bk6: 0a 5457i bk7: 0a 5457i bk8: 0a 5457i bk9: 0a 5457i bk10: 0a 5457i bk11: 0a 5457i bk12: 0a 5457i bk13: 0a 5457i bk14: 0a 5457i bk15: 0a 5457i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.002932 
total_CMD = 5457 
util_bw = 16 
Wasted_Col = 24 
Wasted_Row = 0 
Idle = 5417 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 5457 
n_nop = 5439 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000367 
CoL_Bus_Util = 0.002932 
Either_Row_CoL_Bus_Util = 0.003299 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5457 n_nop=5439 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002932
n_activity=143 dram_eff=0.1119
bk0: 8a 5442i bk1: 8a 5444i bk2: 0a 5457i bk3: 0a 5457i bk4: 0a 5457i bk5: 0a 5457i bk6: 0a 5457i bk7: 0a 5457i bk8: 0a 5457i bk9: 0a 5457i bk10: 0a 5457i bk11: 0a 5457i bk12: 0a 5457i bk13: 0a 5457i bk14: 0a 5457i bk15: 0a 5457i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.047619
Bank_Level_Parallism_Col = 1.050000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.050000 

BW Util details:
bwutil = 0.002932 
total_CMD = 5457 
util_bw = 16 
Wasted_Col = 26 
Wasted_Row = 0 
Idle = 5415 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 4 
rwq = 0 
CCDLc_limit_alone = 4 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 5457 
n_nop = 5439 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000367 
CoL_Bus_Util = 0.002932 
Either_Row_CoL_Bus_Util = 0.003299 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003665 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00366502
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5457 n_nop=5448 n_act=1 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001466
n_activity=102 dram_eff=0.07843
bk0: 8a 5444i bk1: 0a 5457i bk2: 0a 5457i bk3: 0a 5457i bk4: 0a 5457i bk5: 0a 5457i bk6: 0a 5457i bk7: 0a 5457i bk8: 0a 5457i bk9: 0a 5457i bk10: 0a 5457i bk11: 0a 5457i bk12: 0a 5457i bk13: 0a 5457i bk14: 0a 5457i bk15: 0a 5457i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001466 
total_CMD = 5457 
util_bw = 8 
Wasted_Col = 13 
Wasted_Row = 0 
Idle = 5436 

BW Util Bottlenecks: 
RCDc_limit = 12 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1 
rwq = 0 
CCDLc_limit_alone = 1 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 5457 
n_nop = 5448 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 8 
Row_Bus_Util =  0.000183 
CoL_Bus_Util = 0.001466 
Either_Row_CoL_Bus_Util = 0.001649 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001100 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00109951
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5457 n_nop=5448 n_act=1 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001466
n_activity=95 dram_eff=0.08421
bk0: 8a 5443i bk1: 0a 5457i bk2: 0a 5457i bk3: 0a 5457i bk4: 0a 5457i bk5: 0a 5457i bk6: 0a 5457i bk7: 0a 5457i bk8: 0a 5457i bk9: 0a 5457i bk10: 0a 5457i bk11: 0a 5457i bk12: 0a 5457i bk13: 0a 5457i bk14: 0a 5457i bk15: 0a 5457i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001466 
total_CMD = 5457 
util_bw = 8 
Wasted_Col = 14 
Wasted_Row = 0 
Idle = 5435 

BW Util Bottlenecks: 
RCDc_limit = 12 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2 
rwq = 0 
CCDLc_limit_alone = 2 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 5457 
n_nop = 5448 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 8 
Row_Bus_Util =  0.000183 
CoL_Bus_Util = 0.001466 
Either_Row_CoL_Bus_Util = 0.001649 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001833 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00183251
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5457 n_nop=5439 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002932
n_activity=191 dram_eff=0.08377
bk0: 8a 5444i bk1: 8a 5445i bk2: 0a 5457i bk3: 0a 5457i bk4: 0a 5457i bk5: 0a 5457i bk6: 0a 5457i bk7: 0a 5457i bk8: 0a 5457i bk9: 0a 5457i bk10: 0a 5457i bk11: 0a 5457i bk12: 0a 5457i bk13: 0a 5457i bk14: 0a 5457i bk15: 0a 5457i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.002932 
total_CMD = 5457 
util_bw = 16 
Wasted_Col = 25 
Wasted_Row = 0 
Idle = 5416 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1 
rwq = 0 
CCDLc_limit_alone = 1 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 5457 
n_nop = 5439 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000367 
CoL_Bus_Util = 0.002932 
Either_Row_CoL_Bus_Util = 0.003299 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002199 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00219901
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5457 n_nop=5439 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002932
n_activity=158 dram_eff=0.1013
bk0: 8a 5444i bk1: 8a 5444i bk2: 0a 5457i bk3: 0a 5457i bk4: 0a 5457i bk5: 0a 5457i bk6: 0a 5457i bk7: 0a 5457i bk8: 0a 5457i bk9: 0a 5457i bk10: 0a 5457i bk11: 0a 5457i bk12: 0a 5457i bk13: 0a 5457i bk14: 0a 5457i bk15: 0a 5457i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.050000
Bank_Level_Parallism_Col = 1.052632
Bank_Level_Parallism_Ready = 1.062500
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.052632 

BW Util details:
bwutil = 0.002932 
total_CMD = 5457 
util_bw = 16 
Wasted_Col = 24 
Wasted_Row = 0 
Idle = 5417 

BW Util Bottlenecks: 
RCDc_limit = 23 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1 
rwq = 0 
CCDLc_limit_alone = 1 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 5457 
n_nop = 5439 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000367 
CoL_Bus_Util = 0.002932 
Either_Row_CoL_Bus_Util = 0.003299 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5457 n_nop=5448 n_act=1 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001466
n_activity=109 dram_eff=0.07339
bk0: 8a 5443i bk1: 0a 5457i bk2: 0a 5457i bk3: 0a 5457i bk4: 0a 5457i bk5: 0a 5457i bk6: 0a 5457i bk7: 0a 5457i bk8: 0a 5457i bk9: 0a 5457i bk10: 0a 5457i bk11: 0a 5457i bk12: 0a 5457i bk13: 0a 5457i bk14: 0a 5457i bk15: 0a 5457i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001466 
total_CMD = 5457 
util_bw = 8 
Wasted_Col = 14 
Wasted_Row = 0 
Idle = 5435 

BW Util Bottlenecks: 
RCDc_limit = 12 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2 
rwq = 0 
CCDLc_limit_alone = 2 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 5457 
n_nop = 5448 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 8 
Row_Bus_Util =  0.000183 
CoL_Bus_Util = 0.001466 
Either_Row_CoL_Bus_Util = 0.001649 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5457 n_nop=5448 n_act=1 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001466
n_activity=72 dram_eff=0.1111
bk0: 8a 5442i bk1: 0a 5457i bk2: 0a 5457i bk3: 0a 5457i bk4: 0a 5457i bk5: 0a 5457i bk6: 0a 5457i bk7: 0a 5457i bk8: 0a 5457i bk9: 0a 5457i bk10: 0a 5457i bk11: 0a 5457i bk12: 0a 5457i bk13: 0a 5457i bk14: 0a 5457i bk15: 0a 5457i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001466 
total_CMD = 5457 
util_bw = 8 
Wasted_Col = 15 
Wasted_Row = 0 
Idle = 5434 

BW Util Bottlenecks: 
RCDc_limit = 12 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3 
rwq = 0 
CCDLc_limit_alone = 3 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 5457 
n_nop = 5448 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 8 
Row_Bus_Util =  0.000183 
CoL_Bus_Util = 0.001466 
Either_Row_CoL_Bus_Util = 0.001649 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000916 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000916254
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5457 n_nop=5448 n_act=1 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001466
n_activity=118 dram_eff=0.0678
bk0: 8a 5444i bk1: 0a 5457i bk2: 0a 5457i bk3: 0a 5457i bk4: 0a 5457i bk5: 0a 5457i bk6: 0a 5457i bk7: 0a 5457i bk8: 0a 5457i bk9: 0a 5457i bk10: 0a 5457i bk11: 0a 5457i bk12: 0a 5457i bk13: 0a 5457i bk14: 0a 5457i bk15: 0a 5457i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001466 
total_CMD = 5457 
util_bw = 8 
Wasted_Col = 13 
Wasted_Row = 0 
Idle = 5436 

BW Util Bottlenecks: 
RCDc_limit = 12 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1 
rwq = 0 
CCDLc_limit_alone = 1 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 5457 
n_nop = 5448 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 8 
Row_Bus_Util =  0.000183 
CoL_Bus_Util = 0.001466 
Either_Row_CoL_Bus_Util = 0.001649 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5457 n_nop=5448 n_act=1 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001466
n_activity=81 dram_eff=0.09877
bk0: 8a 5442i bk1: 0a 5457i bk2: 0a 5457i bk3: 0a 5457i bk4: 0a 5457i bk5: 0a 5457i bk6: 0a 5457i bk7: 0a 5457i bk8: 0a 5457i bk9: 0a 5457i bk10: 0a 5457i bk11: 0a 5457i bk12: 0a 5457i bk13: 0a 5457i bk14: 0a 5457i bk15: 0a 5457i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001466 
total_CMD = 5457 
util_bw = 8 
Wasted_Col = 15 
Wasted_Row = 0 
Idle = 5434 

BW Util Bottlenecks: 
RCDc_limit = 12 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3 
rwq = 0 
CCDLc_limit_alone = 3 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 5457 
n_nop = 5448 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 8 
Row_Bus_Util =  0.000183 
CoL_Bus_Util = 0.001466 
Either_Row_CoL_Bus_Util = 0.001649 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002199 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00219901
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5457 n_nop=5448 n_act=1 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001466
n_activity=110 dram_eff=0.07273
bk0: 8a 5445i bk1: 0a 5457i bk2: 0a 5457i bk3: 0a 5457i bk4: 0a 5457i bk5: 0a 5457i bk6: 0a 5457i bk7: 0a 5457i bk8: 0a 5457i bk9: 0a 5457i bk10: 0a 5457i bk11: 0a 5457i bk12: 0a 5457i bk13: 0a 5457i bk14: 0a 5457i bk15: 0a 5457i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001466 
total_CMD = 5457 
util_bw = 8 
Wasted_Col = 12 
Wasted_Row = 0 
Idle = 5437 

BW Util Bottlenecks: 
RCDc_limit = 12 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 5457 
n_nop = 5448 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 8 
Row_Bus_Util =  0.000183 
CoL_Bus_Util = 0.001466 
Either_Row_CoL_Bus_Util = 0.001649 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5457 n_nop=5448 n_act=1 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001466
n_activity=115 dram_eff=0.06957
bk0: 8a 5444i bk1: 0a 5457i bk2: 0a 5457i bk3: 0a 5457i bk4: 0a 5457i bk5: 0a 5457i bk6: 0a 5457i bk7: 0a 5457i bk8: 0a 5457i bk9: 0a 5457i bk10: 0a 5457i bk11: 0a 5457i bk12: 0a 5457i bk13: 0a 5457i bk14: 0a 5457i bk15: 0a 5457i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001466 
total_CMD = 5457 
util_bw = 8 
Wasted_Col = 13 
Wasted_Row = 0 
Idle = 5436 

BW Util Bottlenecks: 
RCDc_limit = 12 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1 
rwq = 0 
CCDLc_limit_alone = 1 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 5457 
n_nop = 5448 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 8 
Row_Bus_Util =  0.000183 
CoL_Bus_Util = 0.001466 
Either_Row_CoL_Bus_Util = 0.001649 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5457 n_nop=5448 n_act=1 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001466
n_activity=113 dram_eff=0.0708
bk0: 8a 5445i bk1: 0a 5457i bk2: 0a 5457i bk3: 0a 5457i bk4: 0a 5457i bk5: 0a 5457i bk6: 0a 5457i bk7: 0a 5457i bk8: 0a 5457i bk9: 0a 5457i bk10: 0a 5457i bk11: 0a 5457i bk12: 0a 5457i bk13: 0a 5457i bk14: 0a 5457i bk15: 0a 5457i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001466 
total_CMD = 5457 
util_bw = 8 
Wasted_Col = 12 
Wasted_Row = 0 
Idle = 5437 

BW Util Bottlenecks: 
RCDc_limit = 12 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 5457 
n_nop = 5448 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 8 
Row_Bus_Util =  0.000183 
CoL_Bus_Util = 0.001466 
Either_Row_CoL_Bus_Util = 0.001649 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5457 n_nop=5448 n_act=1 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001466
n_activity=109 dram_eff=0.07339
bk0: 8a 5443i bk1: 0a 5457i bk2: 0a 5457i bk3: 0a 5457i bk4: 0a 5457i bk5: 0a 5457i bk6: 0a 5457i bk7: 0a 5457i bk8: 0a 5457i bk9: 0a 5457i bk10: 0a 5457i bk11: 0a 5457i bk12: 0a 5457i bk13: 0a 5457i bk14: 0a 5457i bk15: 0a 5457i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001466 
total_CMD = 5457 
util_bw = 8 
Wasted_Col = 14 
Wasted_Row = 0 
Idle = 5435 

BW Util Bottlenecks: 
RCDc_limit = 12 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2 
rwq = 0 
CCDLc_limit_alone = 2 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 5457 
n_nop = 5448 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 8 
Row_Bus_Util =  0.000183 
CoL_Bus_Util = 0.001466 
Either_Row_CoL_Bus_Util = 0.001649 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5457 n_nop=5448 n_act=1 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001466
n_activity=81 dram_eff=0.09877
bk0: 0a 5457i bk1: 8a 5441i bk2: 0a 5457i bk3: 0a 5457i bk4: 0a 5457i bk5: 0a 5457i bk6: 0a 5457i bk7: 0a 5457i bk8: 0a 5457i bk9: 0a 5457i bk10: 0a 5457i bk11: 0a 5457i bk12: 0a 5457i bk13: 0a 5457i bk14: 0a 5457i bk15: 0a 5457i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001466 
total_CMD = 5457 
util_bw = 8 
Wasted_Col = 16 
Wasted_Row = 0 
Idle = 5433 

BW Util Bottlenecks: 
RCDc_limit = 12 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 4 
rwq = 0 
CCDLc_limit_alone = 4 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 5457 
n_nop = 5448 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 8 
Row_Bus_Util =  0.000183 
CoL_Bus_Util = 0.001466 
Either_Row_CoL_Bus_Util = 0.001649 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002016 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00201576
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5457 n_nop=5448 n_act=1 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001466
n_activity=100 dram_eff=0.08
bk0: 0a 5457i bk1: 8a 5444i bk2: 0a 5457i bk3: 0a 5457i bk4: 0a 5457i bk5: 0a 5457i bk6: 0a 5457i bk7: 0a 5457i bk8: 0a 5457i bk9: 0a 5457i bk10: 0a 5457i bk11: 0a 5457i bk12: 0a 5457i bk13: 0a 5457i bk14: 0a 5457i bk15: 0a 5457i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001466 
total_CMD = 5457 
util_bw = 8 
Wasted_Col = 13 
Wasted_Row = 0 
Idle = 5436 

BW Util Bottlenecks: 
RCDc_limit = 12 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1 
rwq = 0 
CCDLc_limit_alone = 1 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 5457 
n_nop = 5448 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 8 
Row_Bus_Util =  0.000183 
CoL_Bus_Util = 0.001466 
Either_Row_CoL_Bus_Util = 0.001649 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5457 n_nop=5448 n_act=1 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001466
n_activity=72 dram_eff=0.1111
bk0: 0a 5457i bk1: 8a 5442i bk2: 0a 5457i bk3: 0a 5457i bk4: 0a 5457i bk5: 0a 5457i bk6: 0a 5457i bk7: 0a 5457i bk8: 0a 5457i bk9: 0a 5457i bk10: 0a 5457i bk11: 0a 5457i bk12: 0a 5457i bk13: 0a 5457i bk14: 0a 5457i bk15: 0a 5457i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001466 
total_CMD = 5457 
util_bw = 8 
Wasted_Col = 15 
Wasted_Row = 0 
Idle = 5434 

BW Util Bottlenecks: 
RCDc_limit = 12 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3 
rwq = 0 
CCDLc_limit_alone = 3 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 5457 
n_nop = 5448 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 8 
Row_Bus_Util =  0.000183 
CoL_Bus_Util = 0.001466 
Either_Row_CoL_Bus_Util = 0.001649 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.006231 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00623053
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5457 n_nop=5448 n_act=1 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001466
n_activity=112 dram_eff=0.07143
bk0: 0a 5457i bk1: 8a 5445i bk2: 0a 5457i bk3: 0a 5457i bk4: 0a 5457i bk5: 0a 5457i bk6: 0a 5457i bk7: 0a 5457i bk8: 0a 5457i bk9: 0a 5457i bk10: 0a 5457i bk11: 0a 5457i bk12: 0a 5457i bk13: 0a 5457i bk14: 0a 5457i bk15: 0a 5457i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001466 
total_CMD = 5457 
util_bw = 8 
Wasted_Col = 12 
Wasted_Row = 0 
Idle = 5437 

BW Util Bottlenecks: 
RCDc_limit = 12 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 5457 
n_nop = 5448 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 8 
Row_Bus_Util =  0.000183 
CoL_Bus_Util = 0.001466 
Either_Row_CoL_Bus_Util = 0.001649 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5457 n_nop=5448 n_act=1 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001466
n_activity=120 dram_eff=0.06667
bk0: 0a 5457i bk1: 8a 5444i bk2: 0a 5457i bk3: 0a 5457i bk4: 0a 5457i bk5: 0a 5457i bk6: 0a 5457i bk7: 0a 5457i bk8: 0a 5457i bk9: 0a 5457i bk10: 0a 5457i bk11: 0a 5457i bk12: 0a 5457i bk13: 0a 5457i bk14: 0a 5457i bk15: 0a 5457i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001466 
total_CMD = 5457 
util_bw = 8 
Wasted_Col = 13 
Wasted_Row = 0 
Idle = 5436 

BW Util Bottlenecks: 
RCDc_limit = 12 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1 
rwq = 0 
CCDLc_limit_alone = 1 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 5457 
n_nop = 5448 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 8 
Row_Bus_Util =  0.000183 
CoL_Bus_Util = 0.001466 
Either_Row_CoL_Bus_Util = 0.001649 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5457 n_nop=5448 n_act=1 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001466
n_activity=83 dram_eff=0.09639
bk0: 0a 5457i bk1: 8a 5442i bk2: 0a 5457i bk3: 0a 5457i bk4: 0a 5457i bk5: 0a 5457i bk6: 0a 5457i bk7: 0a 5457i bk8: 0a 5457i bk9: 0a 5457i bk10: 0a 5457i bk11: 0a 5457i bk12: 0a 5457i bk13: 0a 5457i bk14: 0a 5457i bk15: 0a 5457i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001466 
total_CMD = 5457 
util_bw = 8 
Wasted_Col = 15 
Wasted_Row = 0 
Idle = 5434 

BW Util Bottlenecks: 
RCDc_limit = 12 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3 
rwq = 0 
CCDLc_limit_alone = 3 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 5457 
n_nop = 5448 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 8 
Row_Bus_Util =  0.000183 
CoL_Bus_Util = 0.001466 
Either_Row_CoL_Bus_Util = 0.001649 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.006414 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00641378
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5457 n_nop=5448 n_act=1 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001466
n_activity=131 dram_eff=0.06107
bk0: 0a 5457i bk1: 8a 5445i bk2: 0a 5457i bk3: 0a 5457i bk4: 0a 5457i bk5: 0a 5457i bk6: 0a 5457i bk7: 0a 5457i bk8: 0a 5457i bk9: 0a 5457i bk10: 0a 5457i bk11: 0a 5457i bk12: 0a 5457i bk13: 0a 5457i bk14: 0a 5457i bk15: 0a 5457i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001466 
total_CMD = 5457 
util_bw = 8 
Wasted_Col = 12 
Wasted_Row = 0 
Idle = 5437 

BW Util Bottlenecks: 
RCDc_limit = 12 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 5457 
n_nop = 5448 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 8 
Row_Bus_Util =  0.000183 
CoL_Bus_Util = 0.001466 
Either_Row_CoL_Bus_Util = 0.001649 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5457 n_nop=5448 n_act=1 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001466
n_activity=94 dram_eff=0.08511
bk0: 0a 5457i bk1: 8a 5442i bk2: 0a 5457i bk3: 0a 5457i bk4: 0a 5457i bk5: 0a 5457i bk6: 0a 5457i bk7: 0a 5457i bk8: 0a 5457i bk9: 0a 5457i bk10: 0a 5457i bk11: 0a 5457i bk12: 0a 5457i bk13: 0a 5457i bk14: 0a 5457i bk15: 0a 5457i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001466 
total_CMD = 5457 
util_bw = 8 
Wasted_Col = 15 
Wasted_Row = 0 
Idle = 5434 

BW Util Bottlenecks: 
RCDc_limit = 12 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3 
rwq = 0 
CCDLc_limit_alone = 3 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 5457 
n_nop = 5448 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 8 
Row_Bus_Util =  0.000183 
CoL_Bus_Util = 0.001466 
Either_Row_CoL_Bus_Util = 0.001649 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001649 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00164926
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5457 n_nop=5444 n_act=2 n_pre=0 n_ref_event=0 n_req=11 n_rd=11 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002016
n_activity=111 dram_eff=0.0991
bk0: 3a 5444i bk1: 8a 5442i bk2: 0a 5457i bk3: 0a 5457i bk4: 0a 5457i bk5: 0a 5457i bk6: 0a 5457i bk7: 0a 5457i bk8: 0a 5457i bk9: 0a 5457i bk10: 0a 5457i bk11: 0a 5457i bk12: 0a 5457i bk13: 0a 5457i bk14: 0a 5457i bk15: 0a 5457i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.818182
Row_Buffer_Locality_read = 0.818182
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.026316
Bank_Level_Parallism_Col = 1.027778
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.027778 

BW Util details:
bwutil = 0.002016 
total_CMD = 5457 
util_bw = 11 
Wasted_Col = 27 
Wasted_Row = 0 
Idle = 5419 

BW Util Bottlenecks: 
RCDc_limit = 23 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 4 
rwq = 0 
CCDLc_limit_alone = 4 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 5457 
n_nop = 5444 
Read = 11 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 11 
total_req = 11 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 11 
Row_Bus_Util =  0.000367 
CoL_Bus_Util = 0.002016 
Either_Row_CoL_Bus_Util = 0.002382 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001283 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00128276
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5457 n_nop=5448 n_act=1 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001466
n_activity=95 dram_eff=0.08421
bk0: 0a 5457i bk1: 8a 5444i bk2: 0a 5457i bk3: 0a 5457i bk4: 0a 5457i bk5: 0a 5457i bk6: 0a 5457i bk7: 0a 5457i bk8: 0a 5457i bk9: 0a 5457i bk10: 0a 5457i bk11: 0a 5457i bk12: 0a 5457i bk13: 0a 5457i bk14: 0a 5457i bk15: 0a 5457i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001466 
total_CMD = 5457 
util_bw = 8 
Wasted_Col = 13 
Wasted_Row = 0 
Idle = 5436 

BW Util Bottlenecks: 
RCDc_limit = 12 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1 
rwq = 0 
CCDLc_limit_alone = 1 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 5457 
n_nop = 5448 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 8 
Row_Bus_Util =  0.000183 
CoL_Bus_Util = 0.001466 
Either_Row_CoL_Bus_Util = 0.001649 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000183 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000183251
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5457 n_nop=5448 n_act=1 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001466
n_activity=96 dram_eff=0.08333
bk0: 0a 5457i bk1: 8a 5445i bk2: 0a 5457i bk3: 0a 5457i bk4: 0a 5457i bk5: 0a 5457i bk6: 0a 5457i bk7: 0a 5457i bk8: 0a 5457i bk9: 0a 5457i bk10: 0a 5457i bk11: 0a 5457i bk12: 0a 5457i bk13: 0a 5457i bk14: 0a 5457i bk15: 0a 5457i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001466 
total_CMD = 5457 
util_bw = 8 
Wasted_Col = 12 
Wasted_Row = 0 
Idle = 5437 

BW Util Bottlenecks: 
RCDc_limit = 12 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 5457 
n_nop = 5448 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 8 
Row_Bus_Util =  0.000183 
CoL_Bus_Util = 0.001466 
Either_Row_CoL_Bus_Util = 0.001649 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5457 n_nop=5448 n_act=1 n_pre=0 n_ref_event=0 n_req=8 n_rd=8 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001466
n_activity=131 dram_eff=0.06107
bk0: 0a 5457i bk1: 8a 5445i bk2: 0a 5457i bk3: 0a 5457i bk4: 0a 5457i bk5: 0a 5457i bk6: 0a 5457i bk7: 0a 5457i bk8: 0a 5457i bk9: 0a 5457i bk10: 0a 5457i bk11: 0a 5457i bk12: 0a 5457i bk13: 0a 5457i bk14: 0a 5457i bk15: 0a 5457i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001466 
total_CMD = 5457 
util_bw = 8 
Wasted_Col = 12 
Wasted_Row = 0 
Idle = 5437 

BW Util Bottlenecks: 
RCDc_limit = 12 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 5457 
n_nop = 5448 
Read = 8 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 8 
total_req = 8 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 8 
Row_Bus_Util =  0.000183 
CoL_Bus_Util = 0.001466 
Either_Row_CoL_Bus_Util = 0.001649 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5457 n_nop=5439 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002932
n_activity=155 dram_eff=0.1032
bk0: 8a 5443i bk1: 8a 5443i bk2: 0a 5457i bk3: 0a 5457i bk4: 0a 5457i bk5: 0a 5457i bk6: 0a 5457i bk7: 0a 5457i bk8: 0a 5457i bk9: 0a 5457i bk10: 0a 5457i bk11: 0a 5457i bk12: 0a 5457i bk13: 0a 5457i bk14: 0a 5457i bk15: 0a 5457i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.023256
Bank_Level_Parallism_Col = 1.024390
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.024390 

BW Util details:
bwutil = 0.002932 
total_CMD = 5457 
util_bw = 16 
Wasted_Col = 27 
Wasted_Row = 0 
Idle = 5414 

BW Util Bottlenecks: 
RCDc_limit = 23 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 4 
rwq = 0 
CCDLc_limit_alone = 4 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 5457 
n_nop = 5439 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000367 
CoL_Bus_Util = 0.002932 
Either_Row_CoL_Bus_Util = 0.003299 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.005864 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00586403
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5457 n_nop=5439 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002932
n_activity=164 dram_eff=0.09756
bk0: 8a 5443i bk1: 8a 5442i bk2: 0a 5457i bk3: 0a 5457i bk4: 0a 5457i bk5: 0a 5457i bk6: 0a 5457i bk7: 0a 5457i bk8: 0a 5457i bk9: 0a 5457i bk10: 0a 5457i bk11: 0a 5457i bk12: 0a 5457i bk13: 0a 5457i bk14: 0a 5457i bk15: 0a 5457i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.071429
Bank_Level_Parallism_Col = 1.075000
Bank_Level_Parallism_Ready = 1.062500
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.075000 

BW Util details:
bwutil = 0.002932 
total_CMD = 5457 
util_bw = 16 
Wasted_Col = 26 
Wasted_Row = 0 
Idle = 5415 

BW Util Bottlenecks: 
RCDc_limit = 23 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3 
rwq = 0 
CCDLc_limit_alone = 3 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 5457 
n_nop = 5439 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000367 
CoL_Bus_Util = 0.002932 
Either_Row_CoL_Bus_Util = 0.003299 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002016 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00201576
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5457 n_nop=5439 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002932
n_activity=196 dram_eff=0.08163
bk0: 8a 5443i bk1: 8a 5445i bk2: 0a 5457i bk3: 0a 5457i bk4: 0a 5457i bk5: 0a 5457i bk6: 0a 5457i bk7: 0a 5457i bk8: 0a 5457i bk9: 0a 5457i bk10: 0a 5457i bk11: 0a 5457i bk12: 0a 5457i bk13: 0a 5457i bk14: 0a 5457i bk15: 0a 5457i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.002932 
total_CMD = 5457 
util_bw = 16 
Wasted_Col = 26 
Wasted_Row = 0 
Idle = 5415 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2 
rwq = 0 
CCDLc_limit_alone = 2 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 5457 
n_nop = 5439 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000367 
CoL_Bus_Util = 0.002932 
Either_Row_CoL_Bus_Util = 0.003299 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002199 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00219901
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5457 n_nop=5439 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.002932
n_activity=205 dram_eff=0.07805
bk0: 8a 5444i bk1: 8a 5445i bk2: 0a 5457i bk3: 0a 5457i bk4: 0a 5457i bk5: 0a 5457i bk6: 0a 5457i bk7: 0a 5457i bk8: 0a 5457i bk9: 0a 5457i bk10: 0a 5457i bk11: 0a 5457i bk12: 0a 5457i bk13: 0a 5457i bk14: 0a 5457i bk15: 0a 5457i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.002932 
total_CMD = 5457 
util_bw = 16 
Wasted_Col = 25 
Wasted_Row = 0 
Idle = 5416 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1 
rwq = 0 
CCDLc_limit_alone = 1 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 5457 
n_nop = 5439 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000367 
CoL_Bus_Util = 0.002932 
Either_Row_CoL_Bus_Util = 0.003299 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0

========= L2 cache stats =========
L2_cache_bank[0]: Access = 24, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 228, Miss = 16, Miss_rate = 0.070, Pending_hits = 23, Reservation_fails = 232
L2_cache_bank[2]: Access = 24, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 395, Miss = 16, Miss_rate = 0.041, Pending_hits = 27, Reservation_fails = 301
L2_cache_bank[4]: Access = 24, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 277, Miss = 16, Miss_rate = 0.058, Pending_hits = 32, Reservation_fails = 416
L2_cache_bank[6]: Access = 24, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 238, Miss = 16, Miss_rate = 0.067, Pending_hits = 25, Reservation_fails = 578
L2_cache_bank[8]: Access = 24, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 76, Miss = 8, Miss_rate = 0.105, Pending_hits = 15, Reservation_fails = 146
L2_cache_bank[10]: Access = 24, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 91, Miss = 8, Miss_rate = 0.088, Pending_hits = 16, Reservation_fails = 99
L2_cache_bank[12]: Access = 24, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 283, Miss = 16, Miss_rate = 0.057, Pending_hits = 28, Reservation_fails = 821
L2_cache_bank[14]: Access = 24, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 210, Miss = 16, Miss_rate = 0.076, Pending_hits = 34, Reservation_fails = 758
L2_cache_bank[16]: Access = 24, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 129, Miss = 8, Miss_rate = 0.062, Pending_hits = 11, Reservation_fails = 251
L2_cache_bank[18]: Access = 24, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 69, Miss = 8, Miss_rate = 0.116, Pending_hits = 11, Reservation_fails = 277
L2_cache_bank[20]: Access = 24, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 104, Miss = 8, Miss_rate = 0.077, Pending_hits = 18, Reservation_fails = 333
L2_cache_bank[22]: Access = 24, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 89, Miss = 8, Miss_rate = 0.090, Pending_hits = 8, Reservation_fails = 24
L2_cache_bank[24]: Access = 24, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 113, Miss = 8, Miss_rate = 0.071, Pending_hits = 18, Reservation_fails = 354
L2_cache_bank[26]: Access = 24, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 161, Miss = 8, Miss_rate = 0.050, Pending_hits = 12, Reservation_fails = 223
L2_cache_bank[28]: Access = 24, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 146, Miss = 8, Miss_rate = 0.055, Pending_hits = 14, Reservation_fails = 177
L2_cache_bank[30]: Access = 24, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 133, Miss = 8, Miss_rate = 0.060, Pending_hits = 16, Reservation_fails = 587
L2_cache_bank[32]: Access = 24, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[33]: Access = 131, Miss = 8, Miss_rate = 0.061, Pending_hits = 9, Reservation_fails = 114
L2_cache_bank[34]: Access = 24, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[35]: Access = 130, Miss = 8, Miss_rate = 0.062, Pending_hits = 17, Reservation_fails = 483
L2_cache_bank[36]: Access = 24, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[37]: Access = 104, Miss = 8, Miss_rate = 0.077, Pending_hits = 9, Reservation_fails = 188
L2_cache_bank[38]: Access = 24, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[39]: Access = 182, Miss = 8, Miss_rate = 0.044, Pending_hits = 19, Reservation_fails = 536
L2_cache_bank[40]: Access = 24, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[41]: Access = 141, Miss = 8, Miss_rate = 0.057, Pending_hits = 17, Reservation_fails = 502
L2_cache_bank[42]: Access = 24, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[43]: Access = 88, Miss = 8, Miss_rate = 0.091, Pending_hits = 16, Reservation_fails = 336
L2_cache_bank[44]: Access = 24, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[45]: Access = 110, Miss = 8, Miss_rate = 0.073, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[46]: Access = 24, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[47]: Access = 102, Miss = 8, Miss_rate = 0.078, Pending_hits = 16, Reservation_fails = 520
L2_cache_bank[48]: Access = 24, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[49]: Access = 262, Miss = 11, Miss_rate = 0.042, Pending_hits = 16, Reservation_fails = 341
L2_cache_bank[50]: Access = 24, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[51]: Access = 173, Miss = 8, Miss_rate = 0.046, Pending_hits = 9, Reservation_fails = 64
L2_cache_bank[52]: Access = 24, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[53]: Access = 100, Miss = 8, Miss_rate = 0.080, Pending_hits = 13, Reservation_fails = 351
L2_cache_bank[54]: Access = 24, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[55]: Access = 112, Miss = 8, Miss_rate = 0.071, Pending_hits = 16, Reservation_fails = 288
L2_cache_bank[56]: Access = 24, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[57]: Access = 212, Miss = 16, Miss_rate = 0.075, Pending_hits = 32, Reservation_fails = 584
L2_cache_bank[58]: Access = 24, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[59]: Access = 303, Miss = 16, Miss_rate = 0.053, Pending_hits = 30, Reservation_fails = 714
L2_cache_bank[60]: Access = 24, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[61]: Access = 316, Miss = 16, Miss_rate = 0.051, Pending_hits = 27, Reservation_fails = 705
L2_cache_bank[62]: Access = 24, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[63]: Access = 389, Miss = 16, Miss_rate = 0.041, Pending_hits = 29, Reservation_fails = 504
L2_total_cache_accesses = 6365
L2_total_cache_misses = 339
L2_total_cache_miss_rate = 0.0533
L2_total_cache_pending_hits = 592
L2_total_cache_reservation_fails = 11807
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 5434
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 592
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 85
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 11807
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 254
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 6365

ABBOOOV!
 PC=0xeae60 (cudaDataLoader.10.sm_61.ptx:56) ld.global.f32 %f1, [%rd12]; total: 679, miss: 0
 PC=0xeae68 (cudaDataLoader.10.sm_61.ptx:57) ld.global.u32 %r11, [%rd6]; total: 679, miss: 0
 PC=0xeaea0 (cudaDataLoader.10.sm_61.ptx:64) atom.global.add.f32 %f2, [%rd17], %f1; total: 16814, miss: 12738
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 11807
L2_cache_data_port_util = 0.012
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=6365
icnt_total_pkts_simt_to_mem=6365
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 6365
Req_Network_cycles = 7268
Req_Network_injected_packets_per_cycle =       0.8758 
Req_Network_conflicts_per_cycle =       0.0896
Req_Network_conflicts_per_cycle_util =       0.4855
Req_Bank_Level_Parallism =       4.7465
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.3013
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.2609

Reply_Network_injected_packets_num = 6365
Reply_Network_cycles = 7268
Reply_Network_injected_packets_per_cycle =        0.8758
Reply_Network_conflicts_per_cycle =        2.1637
Reply_Network_conflicts_per_cycle_util =       9.7981
Reply_Bank_Level_Parallism =       3.9657
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       1.3094
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0109
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 13 sec (13 sec)
gpgpu_simulation_rate = 14496 (inst/sec)
gpgpu_simulation_rate = 559 (cycle/sec)
gpgpu_silicon_slowdown = 2025044x
debug scatter kernel launched
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff55e48130..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff55e4812c..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff55e48120..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff55e4811c..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff55e48110..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff55e4810c..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff55e48140..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff55e48148..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff55e48150..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff55e48158..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff55e48160..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff55e48108..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff55e48104..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff55e48168..

GPGPU-Sim PTX: cudaLaunch for 0x0x4151e0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z16gen_sgemmNN_corePKfiS0_iPfiiiiS0_S0_ffi'...
GPGPU-Sim PTX: Finding dominators for '_Z16gen_sgemmNN_corePKfiS0_iPfiiiiS0_S0_ffi'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z16gen_sgemmNN_corePKfiS0_iPfiiiiS0_S0_ffi'...
GPGPU-Sim PTX: Finding postdominators for '_Z16gen_sgemmNN_corePKfiS0_iPfiiiiS0_S0_ffi'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z16gen_sgemmNN_corePKfiS0_iPfiiiiS0_S0_ffi'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z16gen_sgemmNN_corePKfiS0_iPfiiiiS0_S0_ffi'...
GPGPU-Sim PTX: reconvergence points for _Z16gen_sgemmNN_corePKfiS0_iPfiiiiS0_S0_ffi...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0xe908 (cudaDataLoader.15.sm_50.ptx:856) @%p1 bra BB1_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe930 (cudaDataLoader.15.sm_50.ptx:864) cvta.to.global.u64 %rd54, %rd49;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0xeae8 (cudaDataLoader.15.sm_50.ptx:921) @%p5 bra BB1_13;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xecf8 (cudaDataLoader.15.sm_50.ptx:1004) bar.sync 0;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0xeaf0 (cudaDataLoader.15.sm_50.ptx:922) bra.uni BB1_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xeb78 (cudaDataLoader.15.sm_50.ptx:943) add.s32 %r31, %r120, %r20;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0xeb70 (cudaDataLoader.15.sm_50.ptx:940) bra.uni BB1_14;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xecf8 (cudaDataLoader.15.sm_50.ptx:1004) bar.sync 0;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0xeb88 (cudaDataLoader.15.sm_50.ptx:945) @%p6 bra BB1_14;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xecf8 (cudaDataLoader.15.sm_50.ptx:1004) bar.sync 0;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0xeb98 (cudaDataLoader.15.sm_50.ptx:948) @%p7 bra BB1_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xebd8 (cudaDataLoader.15.sm_50.ptx:959) add.s32 %r38, %r23, 4;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0xebe8 (cudaDataLoader.15.sm_50.ptx:961) @%p8 bra BB1_9;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xec28 (cudaDataLoader.15.sm_50.ptx:972) add.s32 %r43, %r23, 8;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0xec38 (cudaDataLoader.15.sm_50.ptx:974) @%p9 bra BB1_11;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xec90 (cudaDataLoader.15.sm_50.ptx:988) add.s32 %r49, %r23, 12;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0xeca0 (cudaDataLoader.15.sm_50.ptx:990) @%p10 bra BB1_14;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xecf8 (cudaDataLoader.15.sm_50.ptx:1004) bar.sync 0;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0xed10 (cudaDataLoader.15.sm_50.ptx:1007) @%p11 bra BB1_19;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10050 (cudaDataLoader.15.sm_50.ptx:1634) mov.u64 %rd260, %rd261;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0xed18 (cudaDataLoader.15.sm_50.ptx:1008) bra.uni BB1_15;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xfe70 (cudaDataLoader.15.sm_50.ptx:1567) sub.s32 %r4, %r12, %r120;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0xfe68 (cudaDataLoader.15.sm_50.ptx:1564) bra.uni BB1_20;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10050 (cudaDataLoader.15.sm_50.ptx:1634) mov.u64 %rd260, %rd261;
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0xfeb0 (cudaDataLoader.15.sm_50.ptx:1575) @%p12 bra BB1_20;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10050 (cudaDataLoader.15.sm_50.ptx:1634) mov.u64 %rd260, %rd261;
GPGPU-Sim PTX: 14 (potential) branch divergence @  PC=0xfee0 (cudaDataLoader.15.sm_50.ptx:1583) @%p13 bra BB1_18;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10018 (cudaDataLoader.15.sm_50.ptx:1625) add.s32 %r121, %r121, 1;
GPGPU-Sim PTX: 15 (potential) branch divergence @  PC=0x10048 (cudaDataLoader.15.sm_50.ptx:1631) @%p14 bra BB1_16;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10050 (cudaDataLoader.15.sm_50.ptx:1634) mov.u64 %rd260, %rd261;
GPGPU-Sim PTX: 16 (potential) branch divergence @  PC=0x10070 (cudaDataLoader.15.sm_50.ptx:1638) @%p11 bra BB1_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10078 (cudaDataLoader.15.sm_50.ptx:1640) ld.param.u32 %r115, [_Z16gen_sgemmNN_corePKfiS0_iPfiiiiS0_S0_ffi_param_6];
GPGPU-Sim PTX: 17 (potential) branch divergence @  PC=0x10088 (cudaDataLoader.15.sm_50.ptx:1642) @%p16 bra BB1_91;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10d68 (cudaDataLoader.15.sm_50.ptx:2161) ret;
GPGPU-Sim PTX: 18 (potential) branch divergence @  PC=0x100b0 (cudaDataLoader.15.sm_50.ptx:1648) @%p17 bra BB1_26;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10d68 (cudaDataLoader.15.sm_50.ptx:2161) ret;
GPGPU-Sim PTX: 19 (potential) branch divergence @  PC=0x100b8 (cudaDataLoader.15.sm_50.ptx:1649) bra.uni BB1_23;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x105c8 (cudaDataLoader.15.sm_50.ptx:1863) setp.neu.f32%p18, %f769, 0f00000000;
GPGPU-Sim PTX: 20 (potential) branch divergence @  PC=0x100c8 (cudaDataLoader.15.sm_50.ptx:1653) @%p19 bra BB1_59;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10d68 (cudaDataLoader.15.sm_50.ptx:2161) ret;
GPGPU-Sim PTX: 21 (potential) branch divergence @  PC=0x100d0 (cudaDataLoader.15.sm_50.ptx:1654) bra.uni BB1_27;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10870 (cudaDataLoader.15.sm_50.ptx:1952) setp.ge.s32%p20, %r1, %r11;
GPGPU-Sim PTX: 22 (potential) branch divergence @  PC=0x100e0 (cudaDataLoader.15.sm_50.ptx:1658) @%p36 bra BB1_61;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10108 (cudaDataLoader.15.sm_50.ptx:1666) cvt.s64.s32%rd205, %r25;
GPGPU-Sim PTX: 23 (potential) branch divergence @  PC=0x10128 (cudaDataLoader.15.sm_50.ptx:1670) @%p37 bra BB1_63;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10160 (cudaDataLoader.15.sm_50.ptx:1680) add.s64 %rd33, %rd32, %rd16;
GPGPU-Sim PTX: 24 (potential) branch divergence @  PC=0x10178 (cudaDataLoader.15.sm_50.ptx:1683) @%p38 bra BB1_65;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x101b0 (cudaDataLoader.15.sm_50.ptx:1693) add.s64 %rd34, %rd33, %rd16;
GPGPU-Sim PTX: 25 (potential) branch divergence @  PC=0x101c8 (cudaDataLoader.15.sm_50.ptx:1696) @%p39 bra BB1_67;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10200 (cudaDataLoader.15.sm_50.ptx:1706) add.s64 %rd35, %rd34, %rd16;
GPGPU-Sim PTX: 26 (potential) branch divergence @  PC=0x10218 (cudaDataLoader.15.sm_50.ptx:1709) @%p40 bra BB1_69;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10250 (cudaDataLoader.15.sm_50.ptx:1719) add.s64 %rd36, %rd35, %rd16;
GPGPU-Sim PTX: 27 (potential) branch divergence @  PC=0x10268 (cudaDataLoader.15.sm_50.ptx:1722) @%p41 bra BB1_71;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x102a0 (cudaDataLoader.15.sm_50.ptx:1732) add.s64 %rd37, %rd36, %rd16;
GPGPU-Sim PTX: 28 (potential) branch divergence @  PC=0x102b8 (cudaDataLoader.15.sm_50.ptx:1735) @%p42 bra BB1_73;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x102f0 (cudaDataLoader.15.sm_50.ptx:1745) add.s64 %rd38, %rd37, %rd16;
GPGPU-Sim PTX: 29 (potential) branch divergence @  PC=0x10308 (cudaDataLoader.15.sm_50.ptx:1748) @%p43 bra BB1_75;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10340 (cudaDataLoader.15.sm_50.ptx:1758) add.s64 %rd39, %rd38, %rd16;
GPGPU-Sim PTX: 30 (potential) branch divergence @  PC=0x10358 (cudaDataLoader.15.sm_50.ptx:1761) @%p44 bra BB1_77;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10390 (cudaDataLoader.15.sm_50.ptx:1771) add.s64 %rd40, %rd39, %rd16;
GPGPU-Sim PTX: 31 (potential) branch divergence @  PC=0x103a8 (cudaDataLoader.15.sm_50.ptx:1774) @%p45 bra BB1_79;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x103e0 (cudaDataLoader.15.sm_50.ptx:1784) add.s64 %rd41, %rd40, %rd16;
GPGPU-Sim PTX: 32 (potential) branch divergence @  PC=0x103f8 (cudaDataLoader.15.sm_50.ptx:1787) @%p46 bra BB1_81;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10430 (cudaDataLoader.15.sm_50.ptx:1797) add.s64 %rd42, %rd41, %rd16;
GPGPU-Sim PTX: 33 (potential) branch divergence @  PC=0x10448 (cudaDataLoader.15.sm_50.ptx:1800) @%p47 bra BB1_83;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10480 (cudaDataLoader.15.sm_50.ptx:1810) add.s64 %rd43, %rd42, %rd16;
GPGPU-Sim PTX: 34 (potential) branch divergence @  PC=0x10498 (cudaDataLoader.15.sm_50.ptx:1813) @%p48 bra BB1_85;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x104d0 (cudaDataLoader.15.sm_50.ptx:1823) add.s64 %rd44, %rd43, %rd16;
GPGPU-Sim PTX: 35 (potential) branch divergence @  PC=0x104e8 (cudaDataLoader.15.sm_50.ptx:1826) @%p49 bra BB1_87;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10520 (cudaDataLoader.15.sm_50.ptx:1836) add.s64 %rd45, %rd44, %rd16;
GPGPU-Sim PTX: 36 (potential) branch divergence @  PC=0x10538 (cudaDataLoader.15.sm_50.ptx:1839) @%p50 bra BB1_89;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10570 (cudaDataLoader.15.sm_50.ptx:1849) add.s64 %rd46, %rd45, %rd16;
GPGPU-Sim PTX: 37 (potential) branch divergence @  PC=0x10588 (cudaDataLoader.15.sm_50.ptx:1852) @%p51 bra BB1_91;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10d68 (cudaDataLoader.15.sm_50.ptx:2161) ret;
GPGPU-Sim PTX: 38 (potential) branch divergence @  PC=0x105c0 (cudaDataLoader.15.sm_50.ptx:1860) bra.uni BB1_91;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10d68 (cudaDataLoader.15.sm_50.ptx:2161) ret;
GPGPU-Sim PTX: 39 (potential) branch divergence @  PC=0x10650 (cudaDataLoader.15.sm_50.ptx:1880) @%p18 bra BB1_25;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10d68 (cudaDataLoader.15.sm_50.ptx:2161) ret;
GPGPU-Sim PTX: 40 (potential) branch divergence @  PC=0x10658 (cudaDataLoader.15.sm_50.ptx:1881) bra.uni BB1_24;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10c60 (cudaDataLoader.15.sm_50.ptx:2126) ld.param.u32 %r118, [_Z16gen_sgemmNN_corePKfiS0_iPfiiiiS0_S0_ffi_param_5];
GPGPU-Sim PTX: 41 (potential) branch divergence @  PC=0x10868 (cudaDataLoader.15.sm_50.ptx:1949) bra.uni BB1_91;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10d68 (cudaDataLoader.15.sm_50.ptx:2161) ret;
GPGPU-Sim PTX: 42 (potential) branch divergence @  PC=0x10878 (cudaDataLoader.15.sm_50.ptx:1953) @%p20 bra BB1_29;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10890 (cudaDataLoader.15.sm_50.ptx:1959) cvt.s64.s32%rd159, %r25;
GPGPU-Sim PTX: 43 (potential) branch divergence @  PC=0x108b0 (cudaDataLoader.15.sm_50.ptx:1963) @%p21 bra BB1_31;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x108d8 (cudaDataLoader.15.sm_50.ptx:1971) add.s64 %rd18, %rd17, %rd16;
GPGPU-Sim PTX: 44 (potential) branch divergence @  PC=0x108f0 (cudaDataLoader.15.sm_50.ptx:1974) @%p22 bra BB1_33;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10918 (cudaDataLoader.15.sm_50.ptx:1982) add.s64 %rd19, %rd18, %rd16;
GPGPU-Sim PTX: 45 (potential) branch divergence @  PC=0x10930 (cudaDataLoader.15.sm_50.ptx:1985) @%p23 bra BB1_35;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10958 (cudaDataLoader.15.sm_50.ptx:1993) add.s64 %rd20, %rd19, %rd16;
GPGPU-Sim PTX: 46 (potential) branch divergence @  PC=0x10970 (cudaDataLoader.15.sm_50.ptx:1996) @%p24 bra BB1_37;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10998 (cudaDataLoader.15.sm_50.ptx:2004) add.s64 %rd21, %rd20, %rd16;
GPGPU-Sim PTX: 47 (potential) branch divergence @  PC=0x109b0 (cudaDataLoader.15.sm_50.ptx:2007) @%p25 bra BB1_39;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x109d8 (cudaDataLoader.15.sm_50.ptx:2015) add.s64 %rd22, %rd21, %rd16;
GPGPU-Sim PTX: 48 (potential) branch divergence @  PC=0x109f0 (cudaDataLoader.15.sm_50.ptx:2018) @%p26 bra BB1_41;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10a18 (cudaDataLoader.15.sm_50.ptx:2026) add.s64 %rd23, %rd22, %rd16;
GPGPU-Sim PTX: 49 (potential) branch divergence @  PC=0x10a30 (cudaDataLoader.15.sm_50.ptx:2029) @%p27 bra BB1_43;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10a58 (cudaDataLoader.15.sm_50.ptx:2037) add.s64 %rd24, %rd23, %rd16;
GPGPU-Sim PTX: 50 (potential) branch divergence @  PC=0x10a70 (cudaDataLoader.15.sm_50.ptx:2040) @%p28 bra BB1_45;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10a98 (cudaDataLoader.15.sm_50.ptx:2048) add.s64 %rd25, %rd24, %rd16;
GPGPU-Sim PTX: 51 (potential) branch divergence @  PC=0x10ab0 (cudaDataLoader.15.sm_50.ptx:2051) @%p29 bra BB1_47;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10ad8 (cudaDataLoader.15.sm_50.ptx:2059) add.s64 %rd26, %rd25, %rd16;
GPGPU-Sim PTX: 52 (potential) branch divergence @  PC=0x10af0 (cudaDataLoader.15.sm_50.ptx:2062) @%p30 bra BB1_49;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10b18 (cudaDataLoader.15.sm_50.ptx:2070) add.s64 %rd27, %rd26, %rd16;
GPGPU-Sim PTX: 53 (potential) branch divergence @  PC=0x10b30 (cudaDataLoader.15.sm_50.ptx:2073) @%p31 bra BB1_51;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10b58 (cudaDataLoader.15.sm_50.ptx:2081) add.s64 %rd28, %rd27, %rd16;
GPGPU-Sim PTX: 54 (potential) branch divergence @  PC=0x10b70 (cudaDataLoader.15.sm_50.ptx:2084) @%p32 bra BB1_53;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10b98 (cudaDataLoader.15.sm_50.ptx:2092) add.s64 %rd29, %rd28, %rd16;
GPGPU-Sim PTX: 55 (potential) branch divergence @  PC=0x10bb0 (cudaDataLoader.15.sm_50.ptx:2095) @%p33 bra BB1_55;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10bd8 (cudaDataLoader.15.sm_50.ptx:2103) add.s64 %rd30, %rd29, %rd16;
GPGPU-Sim PTX: 56 (potential) branch divergence @  PC=0x10bf0 (cudaDataLoader.15.sm_50.ptx:2106) @%p34 bra BB1_57;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10c18 (cudaDataLoader.15.sm_50.ptx:2114) add.s64 %rd31, %rd30, %rd16;
GPGPU-Sim PTX: 57 (potential) branch divergence @  PC=0x10c30 (cudaDataLoader.15.sm_50.ptx:2117) @%p35 bra BB1_91;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10d68 (cudaDataLoader.15.sm_50.ptx:2161) ret;
GPGPU-Sim PTX: 58 (potential) branch divergence @  PC=0x10c58 (cudaDataLoader.15.sm_50.ptx:2123) bra.uni BB1_91;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10d68 (cudaDataLoader.15.sm_50.ptx:2161) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z16gen_sgemmNN_corePKfiS0_iPfiiiiS0_S0_ffi
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z16gen_sgemmNN_corePKfiS0_iPfiiiiS0_S0_ffi'.
GPGPU-Sim PTX: pushing kernel '_Z16gen_sgemmNN_corePKfiS0_iPfiiiiS0_S0_ffi' to stream 0, gridDim= (43,90,1) blockDim = (16,4,1) 
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z16gen_sgemmNN_corePKfiS0_iPfiiiiS0_S0_ffi'
GPGPU-Sim uArch: CTA/core = 7, limited by: regs
GPGPU-Sim: Reconfigure L1 cache to 120KB
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z16gen_sgemmNN_corePKfiS0_iPfiiiiS0_S0_ffi'
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z16gen_sgemmNN_corePKfiS0_iPfiiiiS0_S0_ffi'
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z16gen_sgemmNN_corePKfiS0_iPfiiiiS0_S0_ffi'
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z16gen_sgemmNN_corePKfiS0_iPfiiiiS0_S0_ffi'
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z16gen_sgemmNN_corePKfiS0_iPfiiiiS0_S0_ffi'
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z16gen_sgemmNN_corePKfiS0_iPfiiiiS0_S0_ffi'
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z16gen_sgemmNN_corePKfiS0_iPfiiiiS0_S0_ffi'
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z16gen_sgemmNN_corePKfiS0_iPfiiiiS0_S0_ffi'
GPGPU-Sim uArch: Shader 15 bind to kernel 2 '_Z16gen_sgemmNN_corePKfiS0_iPfiiiiS0_S0_ffi'
GPGPU-Sim uArch: Shader 16 bind to kernel 2 '_Z16gen_sgemmNN_corePKfiS0_iPfiiiiS0_S0_ffi'
GPGPU-Sim uArch: Shader 17 bind to kernel 2 '_Z16gen_sgemmNN_corePKfiS0_iPfiiiiS0_S0_ffi'
GPGPU-Sim uArch: Shader 18 bind to kernel 2 '_Z16gen_sgemmNN_corePKfiS0_iPfiiiiS0_S0_ffi'
GPGPU-Sim uArch: Shader 19 bind to kernel 2 '_Z16gen_sgemmNN_corePKfiS0_iPfiiiiS0_S0_ffi'
GPGPU-Sim uArch: Shader 20 bind to kernel 2 '_Z16gen_sgemmNN_corePKfiS0_iPfiiiiS0_S0_ffi'
GPGPU-Sim uArch: Shader 21 bind to kernel 2 '_Z16gen_sgemmNN_corePKfiS0_iPfiiiiS0_S0_ffi'
GPGPU-Sim uArch: Shader 22 bind to kernel 2 '_Z16gen_sgemmNN_corePKfiS0_iPfiiiiS0_S0_ffi'
GPGPU-Sim uArch: Shader 23 bind to kernel 2 '_Z16gen_sgemmNN_corePKfiS0_iPfiiiiS0_S0_ffi'
GPGPU-Sim uArch: Shader 24 bind to kernel 2 '_Z16gen_sgemmNN_corePKfiS0_iPfiiiiS0_S0_ffi'
GPGPU-Sim uArch: Shader 25 bind to kernel 2 '_Z16gen_sgemmNN_corePKfiS0_iPfiiiiS0_S0_ffi'
GPGPU-Sim uArch: Shader 26 bind to kernel 2 '_Z16gen_sgemmNN_corePKfiS0_iPfiiiiS0_S0_ffi'
GPGPU-Sim uArch: Shader 27 bind to kernel 2 '_Z16gen_sgemmNN_corePKfiS0_iPfiiiiS0_S0_ffi'
GPGPU-Sim uArch: Shader 28 bind to kernel 2 '_Z16gen_sgemmNN_corePKfiS0_iPfiiiiS0_S0_ffi'
GPGPU-Sim uArch: Shader 29 bind to kernel 2 '_Z16gen_sgemmNN_corePKfiS0_iPfiiiiS0_S0_ffi'
GPGPU-Sim uArch: Shader 30 bind to kernel 2 '_Z16gen_sgemmNN_corePKfiS0_iPfiiiiS0_S0_ffi'
GPGPU-Sim uArch: Shader 31 bind to kernel 2 '_Z16gen_sgemmNN_corePKfiS0_iPfiiiiS0_S0_ffi'
GPGPU-Sim uArch: Shader 32 bind to kernel 2 '_Z16gen_sgemmNN_corePKfiS0_iPfiiiiS0_S0_ffi'
GPGPU-Sim uArch: Shader 33 bind to kernel 2 '_Z16gen_sgemmNN_corePKfiS0_iPfiiiiS0_S0_ffi'
GPGPU-Sim uArch: Shader 34 bind to kernel 2 '_Z16gen_sgemmNN_corePKfiS0_iPfiiiiS0_S0_ffi'
GPGPU-Sim uArch: Shader 35 bind to kernel 2 '_Z16gen_sgemmNN_corePKfiS0_iPfiiiiS0_S0_ffi'
GPGPU-Sim uArch: Shader 36 bind to kernel 2 '_Z16gen_sgemmNN_corePKfiS0_iPfiiiiS0_S0_ffi'
GPGPU-Sim uArch: Shader 37 bind to kernel 2 '_Z16gen_sgemmNN_corePKfiS0_iPfiiiiS0_S0_ffi'
GPGPU-Sim uArch: Shader 38 bind to kernel 2 '_Z16gen_sgemmNN_corePKfiS0_iPfiiiiS0_S0_ffi'
GPGPU-Sim uArch: Shader 39 bind to kernel 2 '_Z16gen_sgemmNN_corePKfiS0_iPfiiiiS0_S0_ffi'
GPGPU-Sim uArch: Shader 40 bind to kernel 2 '_Z16gen_sgemmNN_corePKfiS0_iPfiiiiS0_S0_ffi'
GPGPU-Sim uArch: Shader 41 bind to kernel 2 '_Z16gen_sgemmNN_corePKfiS0_iPfiiiiS0_S0_ffi'
GPGPU-Sim uArch: Shader 42 bind to kernel 2 '_Z16gen_sgemmNN_corePKfiS0_iPfiiiiS0_S0_ffi'
GPGPU-Sim uArch: Shader 43 bind to kernel 2 '_Z16gen_sgemmNN_corePKfiS0_iPfiiiiS0_S0_ffi'
GPGPU-Sim uArch: Shader 44 bind to kernel 2 '_Z16gen_sgemmNN_corePKfiS0_iPfiiiiS0_S0_ffi'
GPGPU-Sim uArch: Shader 45 bind to kernel 2 '_Z16gen_sgemmNN_corePKfiS0_iPfiiiiS0_S0_ffi'
GPGPU-Sim uArch: Shader 46 bind to kernel 2 '_Z16gen_sgemmNN_corePKfiS0_iPfiiiiS0_S0_ffi'
GPGPU-Sim uArch: Shader 47 bind to kernel 2 '_Z16gen_sgemmNN_corePKfiS0_iPfiiiiS0_S0_ffi'
GPGPU-Sim uArch: Shader 48 bind to kernel 2 '_Z16gen_sgemmNN_corePKfiS0_iPfiiiiS0_S0_ffi'
GPGPU-Sim uArch: Shader 49 bind to kernel 2 '_Z16gen_sgemmNN_corePKfiS0_iPfiiiiS0_S0_ffi'
GPGPU-Sim uArch: Shader 50 bind to kernel 2 '_Z16gen_sgemmNN_corePKfiS0_iPfiiiiS0_S0_ffi'
GPGPU-Sim uArch: Shader 51 bind to kernel 2 '_Z16gen_sgemmNN_corePKfiS0_iPfiiiiS0_S0_ffi'
GPGPU-Sim uArch: Shader 52 bind to kernel 2 '_Z16gen_sgemmNN_corePKfiS0_iPfiiiiS0_S0_ffi'
GPGPU-Sim uArch: Shader 53 bind to kernel 2 '_Z16gen_sgemmNN_corePKfiS0_iPfiiiiS0_S0_ffi'
GPGPU-Sim uArch: Shader 54 bind to kernel 2 '_Z16gen_sgemmNN_corePKfiS0_iPfiiiiS0_S0_ffi'
GPGPU-Sim uArch: Shader 55 bind to kernel 2 '_Z16gen_sgemmNN_corePKfiS0_iPfiiiiS0_S0_ffi'
GPGPU-Sim uArch: Shader 56 bind to kernel 2 '_Z16gen_sgemmNN_corePKfiS0_iPfiiiiS0_S0_ffi'
GPGPU-Sim uArch: Shader 57 bind to kernel 2 '_Z16gen_sgemmNN_corePKfiS0_iPfiiiiS0_S0_ffi'
GPGPU-Sim uArch: Shader 58 bind to kernel 2 '_Z16gen_sgemmNN_corePKfiS0_iPfiiiiS0_S0_ffi'
GPGPU-Sim uArch: Shader 59 bind to kernel 2 '_Z16gen_sgemmNN_corePKfiS0_iPfiiiiS0_S0_ffi'
GPGPU-Sim uArch: Shader 60 bind to kernel 2 '_Z16gen_sgemmNN_corePKfiS0_iPfiiiiS0_S0_ffi'
GPGPU-Sim uArch: Shader 61 bind to kernel 2 '_Z16gen_sgemmNN_corePKfiS0_iPfiiiiS0_S0_ffi'
GPGPU-Sim uArch: Shader 62 bind to kernel 2 '_Z16gen_sgemmNN_corePKfiS0_iPfiiiiS0_S0_ffi'
GPGPU-Sim uArch: Shader 63 bind to kernel 2 '_Z16gen_sgemmNN_corePKfiS0_iPfiiiiS0_S0_ffi'
GPGPU-Sim uArch: Shader 64 bind to kernel 2 '_Z16gen_sgemmNN_corePKfiS0_iPfiiiiS0_S0_ffi'
GPGPU-Sim uArch: Shader 65 bind to kernel 2 '_Z16gen_sgemmNN_corePKfiS0_iPfiiiiS0_S0_ffi'
GPGPU-Sim uArch: Shader 66 bind to kernel 2 '_Z16gen_sgemmNN_corePKfiS0_iPfiiiiS0_S0_ffi'
GPGPU-Sim uArch: Shader 67 bind to kernel 2 '_Z16gen_sgemmNN_corePKfiS0_iPfiiiiS0_S0_ffi'
GPGPU-Sim uArch: Shader 68 bind to kernel 2 '_Z16gen_sgemmNN_corePKfiS0_iPfiiiiS0_S0_ffi'
GPGPU-Sim uArch: Shader 69 bind to kernel 2 '_Z16gen_sgemmNN_corePKfiS0_iPfiiiiS0_S0_ffi'
GPGPU-Sim uArch: Shader 70 bind to kernel 2 '_Z16gen_sgemmNN_corePKfiS0_iPfiiiiS0_S0_ffi'
GPGPU-Sim uArch: Shader 71 bind to kernel 2 '_Z16gen_sgemmNN_corePKfiS0_iPfiiiiS0_S0_ffi'
GPGPU-Sim uArch: Shader 72 bind to kernel 2 '_Z16gen_sgemmNN_corePKfiS0_iPfiiiiS0_S0_ffi'
GPGPU-Sim uArch: Shader 73 bind to kernel 2 '_Z16gen_sgemmNN_corePKfiS0_iPfiiiiS0_S0_ffi'
GPGPU-Sim uArch: Shader 74 bind to kernel 2 '_Z16gen_sgemmNN_corePKfiS0_iPfiiiiS0_S0_ffi'
GPGPU-Sim uArch: Shader 75 bind to kernel 2 '_Z16gen_sgemmNN_corePKfiS0_iPfiiiiS0_S0_ffi'
GPGPU-Sim uArch: Shader 76 bind to kernel 2 '_Z16gen_sgemmNN_corePKfiS0_iPfiiiiS0_S0_ffi'
GPGPU-Sim uArch: Shader 77 bind to kernel 2 '_Z16gen_sgemmNN_corePKfiS0_iPfiiiiS0_S0_ffi'
GPGPU-Sim uArch: Shader 78 bind to kernel 2 '_Z16gen_sgemmNN_corePKfiS0_iPfiiiiS0_S0_ffi'
GPGPU-Sim uArch: Shader 79 bind to kernel 2 '_Z16gen_sgemmNN_corePKfiS0_iPfiiiiS0_S0_ffi'
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z16gen_sgemmNN_corePKfiS0_iPfiiiiS0_S0_ffi'
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z16gen_sgemmNN_corePKfiS0_iPfiiiiS0_S0_ffi'
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z16gen_sgemmNN_corePKfiS0_iPfiiiiS0_S0_ffi'
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z16gen_sgemmNN_corePKfiS0_iPfiiiiS0_S0_ffi'
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z16gen_sgemmNN_corePKfiS0_iPfiiiiS0_S0_ffi'
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z16gen_sgemmNN_corePKfiS0_iPfiiiiS0_S0_ffi'
Destroy streams for kernel 2: size 0
kernel_name = _Z16gen_sgemmNN_corePKfiS0_iPfiiiiS0_S0_ffi 
kernel_launch_uid = 2 
gpu_sim_cycle = 99109
gpu_sim_insn = 238201248
gpu_ipc =    2403.4270
gpu_tot_sim_cycle = 106377
gpu_tot_sim_insn = 238389700
gpu_tot_ipc =    2240.9890
gpu_tot_issued_cta = 3876
gpu_occupancy = 20.8521% 
gpu_tot_occupancy = 20.8819% 
max_total_param_size = 0
gpu_stall_dramfull = 60783
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       9.8839
partiton_level_parallism_total  =       9.2685
partiton_level_parallism_util =      10.5350
partiton_level_parallism_util_total  =      10.4458
L2_BW  =     358.0350 GB/Sec
L2_BW_total  =     335.7404 GB/Sec
gpu_total_sim_rate=242759

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 15904, Miss = 12731, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 15342, Miss = 12996, Miss_rate = 0.847, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 15616, Miss = 13094, Miss_rate = 0.838, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 15936, Miss = 13157, Miss_rate = 0.826, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 15584, Miss = 13086, Miss_rate = 0.840, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 15450, Miss = 13033, Miss_rate = 0.844, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 15118, Miss = 13195, Miss_rate = 0.873, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 14832, Miss = 13010, Miss_rate = 0.877, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 15118, Miss = 13215, Miss_rate = 0.874, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 15680, Miss = 12838, Miss_rate = 0.819, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 15152, Miss = 11855, Miss_rate = 0.782, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 14832, Miss = 12802, Miss_rate = 0.863, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 15294, Miss = 13626, Miss_rate = 0.891, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 14864, Miss = 12597, Miss_rate = 0.847, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 15504, Miss = 12686, Miss_rate = 0.818, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 15152, Miss = 12096, Miss_rate = 0.798, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 15680, Miss = 12633, Miss_rate = 0.806, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 15086, Miss = 12854, Miss_rate = 0.852, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 15052, Miss = 12842, Miss_rate = 0.853, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 15040, Miss = 12052, Miss_rate = 0.801, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 15008, Miss = 12705, Miss_rate = 0.847, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 15008, Miss = 12443, Miss_rate = 0.829, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 15680, Miss = 13077, Miss_rate = 0.834, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 14798, Miss = 12474, Miss_rate = 0.843, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 14942, Miss = 12635, Miss_rate = 0.846, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 15328, Miss = 12376, Miss_rate = 0.807, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 15680, Miss = 12885, Miss_rate = 0.822, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 15040, Miss = 13339, Miss_rate = 0.887, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 15184, Miss = 13215, Miss_rate = 0.870, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 15008, Miss = 12507, Miss_rate = 0.833, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 14912, Miss = 12636, Miss_rate = 0.847, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 15360, Miss = 12606, Miss_rate = 0.821, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 15040, Miss = 12683, Miss_rate = 0.843, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 15040, Miss = 12570, Miss_rate = 0.836, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 14974, Miss = 12754, Miss_rate = 0.852, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 14942, Miss = 12767, Miss_rate = 0.854, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 15294, Miss = 12952, Miss_rate = 0.847, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 15438, Miss = 13158, Miss_rate = 0.852, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 15360, Miss = 13147, Miss_rate = 0.856, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 14942, Miss = 12487, Miss_rate = 0.836, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 15052, Miss = 12813, Miss_rate = 0.851, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 14688, Miss = 12868, Miss_rate = 0.876, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 15868, Miss = 12590, Miss_rate = 0.793, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 15294, Miss = 12629, Miss_rate = 0.826, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 15504, Miss = 12739, Miss_rate = 0.822, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 15008, Miss = 12443, Miss_rate = 0.829, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[46]: Access = 15360, Miss = 12924, Miss_rate = 0.841, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[47]: Access = 14544, Miss = 12494, Miss_rate = 0.859, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[48]: Access = 15328, Miss = 12322, Miss_rate = 0.804, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[49]: Access = 15680, Miss = 13049, Miss_rate = 0.832, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[50]: Access = 15328, Miss = 12951, Miss_rate = 0.845, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[51]: Access = 15360, Miss = 12798, Miss_rate = 0.833, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[52]: Access = 15294, Miss = 12881, Miss_rate = 0.842, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[53]: Access = 15360, Miss = 13213, Miss_rate = 0.860, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[54]: Access = 15504, Miss = 13405, Miss_rate = 0.865, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[55]: Access = 15934, Miss = 12722, Miss_rate = 0.798, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[56]: Access = 15008, Miss = 12591, Miss_rate = 0.839, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[57]: Access = 15680, Miss = 12664, Miss_rate = 0.808, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[58]: Access = 14942, Miss = 12525, Miss_rate = 0.838, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[59]: Access = 15614, Miss = 12752, Miss_rate = 0.817, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[60]: Access = 15054, Miss = 12738, Miss_rate = 0.846, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[61]: Access = 15504, Miss = 13195, Miss_rate = 0.851, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[62]: Access = 15438, Miss = 13177, Miss_rate = 0.854, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[63]: Access = 15680, Miss = 12655, Miss_rate = 0.807, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[64]: Access = 15294, Miss = 13607, Miss_rate = 0.890, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[65]: Access = 15008, Miss = 12714, Miss_rate = 0.847, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[66]: Access = 15008, Miss = 12610, Miss_rate = 0.840, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[67]: Access = 15262, Miss = 12874, Miss_rate = 0.844, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[68]: Access = 15614, Miss = 13875, Miss_rate = 0.889, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[69]: Access = 15438, Miss = 13273, Miss_rate = 0.860, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[70]: Access = 14766, Miss = 13041, Miss_rate = 0.883, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[71]: Access = 15118, Miss = 12814, Miss_rate = 0.848, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[72]: Access = 15184, Miss = 13108, Miss_rate = 0.863, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[73]: Access = 15118, Miss = 13013, Miss_rate = 0.861, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[74]: Access = 15040, Miss = 12854, Miss_rate = 0.855, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[75]: Access = 15294, Miss = 12903, Miss_rate = 0.844, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[76]: Access = 15438, Miss = 12890, Miss_rate = 0.835, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[77]: Access = 15692, Miss = 12871, Miss_rate = 0.820, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[78]: Access = 15086, Miss = 13017, Miss_rate = 0.863, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[79]: Access = 15516, Miss = 12901, Miss_rate = 0.831, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 1221116
	L1D_total_cache_misses = 1027317
	L1D_total_cache_miss_rate = 0.8413
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.026
	L1D_cache_fill_port_util = 0.059
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 193588
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 338975
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 142199
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 211
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 546139
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 4
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 674762
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 546354

ABBOOOV!
 PC=0x10888 (cudaDataLoader.15.sm_50.ptx:1956) st.global.f32 [%rd2], %f704; total: 339, miss: 339
 PC=0x108d0 (cudaDataLoader.15.sm_50.ptx:1968) st.global.f32 [%rd162], %f705; total: 423, miss: 423
 PC=0x10910 (cudaDataLoader.15.sm_50.ptx:1979) st.global.f32 [%rd165], %f706; total: 339, miss: 339
 PC=0x10950 (cudaDataLoader.15.sm_50.ptx:1990) st.global.f32 [%rd168], %f707; total: 423, miss: 423
 PC=0x10990 (cudaDataLoader.15.sm_50.ptx:2001) st.global.f32 [%rd171], %f708; total: 339, miss: 339
 PC=0x109d0 (cudaDataLoader.15.sm_50.ptx:2012) st.global.f32 [%rd174], %f709; total: 423, miss: 423
 PC=0x10a10 (cudaDataLoader.15.sm_50.ptx:2023) st.global.f32 [%rd177], %f710; total: 339, miss: 339
 PC=0x10a50 (cudaDataLoader.15.sm_50.ptx:2034) st.global.f32 [%rd180], %f711; total: 423, miss: 423
 PC=0x10a90 (cudaDataLoader.15.sm_50.ptx:2045) st.global.f32 [%rd183], %f712; total: 339, miss: 339
 PC=0x10ad0 (cudaDataLoader.15.sm_50.ptx:2056) st.global.f32 [%rd186], %f713; total: 423, miss: 423
 PC=0x10c68 (cudaDataLoader.15.sm_50.ptx:2127) st.global.f32 [%rd2], %f101; total: 30171, miss: 30011
 PC=0x10c80 (cudaDataLoader.15.sm_50.ptx:2130) st.global.f32 [%rd128], %f102; total: 37647, miss: 37596
 PC=0x10c90 (cudaDataLoader.15.sm_50.ptx:2132) st.global.f32 [%rd129], %f103; total: 30171, miss: 30171
 PC=0x10ca0 (cudaDataLoader.15.sm_50.ptx:2134) st.global.f32 [%rd130], %f104; total: 37647, miss: 37647
 PC=0x10cb0 (cudaDataLoader.15.sm_50.ptx:2136) st.global.f32 [%rd131], %f105; total: 30171, miss: 30171
 PC=0x10cc0 (cudaDataLoader.15.sm_50.ptx:2138) st.global.f32 [%rd132], %f106; total: 37647, miss: 37647
 PC=0x10cd0 (cudaDataLoader.15.sm_50.ptx:2140) st.global.f32 [%rd133], %f107; total: 30171, miss: 30171
 PC=0x10ce0 (cudaDataLoader.15.sm_50.ptx:2142) st.global.f32 [%rd134], %f108; total: 37647, miss: 37647
 PC=0x10cf0 (cudaDataLoader.15.sm_50.ptx:2144) st.global.f32 [%rd135], %f109; total: 30171, miss: 30171
 PC=0x10d00 (cudaDataLoader.15.sm_50.ptx:2146) st.global.f32 [%rd136], %f110; total: 37647, miss: 37647
 PC=0x10d10 (cudaDataLoader.15.sm_50.ptx:2148) st.global.f32 [%rd137], %f111; total: 30171, miss: 30171
 PC=0x10d20 (cudaDataLoader.15.sm_50.ptx:2150) st.global.f32 [%rd138], %f112; total: 37647, miss: 37647
 PC=0x10d30 (cudaDataLoader.15.sm_50.ptx:2152) st.global.f32 [%rd139], %f113; total: 30171, miss: 30171
 PC=0x10d40 (cudaDataLoader.15.sm_50.ptx:2154) st.global.f32 [%rd140], %f114; total: 37647, miss: 37647
 PC=0x10d50 (cudaDataLoader.15.sm_50.ptx:2156) st.global.f32 [%rd141], %f115; total: 30171, miss: 30171
 PC=0x10d60 (cudaDataLoader.15.sm_50.ptx:2158) st.global.f32 [%rd142], %f116; total: 37647, miss: 37647
 PC=0xeae60 (cudaDataLoader.10.sm_61.ptx:56) ld.global.f32 %f1, [%rd12]; total: 679, miss: 679
 PC=0xeae68 (cudaDataLoader.10.sm_61.ptx:57) ld.global.u32 %r11, [%rd6]; total: 679, miss: 679
 PC=0xeaf8 (cudaDataLoader.15.sm_50.ptx:925) ld.global.f32 %f139, [%rd262]; total: 30616, miss: 29376
 PC=0xeb30 (cudaDataLoader.15.sm_50.ptx:932) ld.global.f32 %f140, [%rd7]; total: 30616, miss: 30236
 PC=0xeb48 (cudaDataLoader.15.sm_50.ptx:935) ld.global.f32 %f141, [%rd95]; total: 30616, miss: 30376
 PC=0xeb60 (cudaDataLoader.15.sm_50.ptx:938) ld.global.f32 %f142, [%rd96]; total: 30616, miss: 30400
 PC=0xeba0 (cudaDataLoader.15.sm_50.ptx:950) ld.global.f32 %f135, [%rd262]; total: 344, miss: 329
 PC=0xebf0 (cudaDataLoader.15.sm_50.ptx:963) ld.global.f32 %f136, [%rd7]; total: 344, miss: 344
 PC=0xec58 (cudaDataLoader.15.sm_50.ptx:979) ld.global.f32 %f137, [%rd76]; total: 172, miss: 172
 PC=0xfef8 (cudaDataLoader.15.sm_50.ptx:1587) ld.global.f32 %f143, [%rd102]; total: 550080, miss: 358583

Total_core_cache_fail_stats:
ctas_completed 3876, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
6929, 6929, 6929, 6929, 7914, 7914, 6929, 6929, 6929, 6813, 6929, 6929, 6929, 6929, 34, 34, 34, 34, 34, 34, 34, 34, 34, 34, 34, 34, 34, 34, 34, 34, 34, 34, 
gpgpu_n_tot_thrd_icount = 244180128
gpgpu_n_tot_w_icount = 7630629
gpgpu_n_stall_shd_mem = 979883
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 439596
gpgpu_n_mem_write_global = 546354
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 4965759
gpgpu_n_store_insn = 3883272
gpgpu_n_shmem_insn = 64392672
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 4230652
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 30831
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 944215
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 4837
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:351143	W0_Idle:418625	W0_Scoreboard:21292735	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:5271	W21:21	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:7625337
single_issue_nums: WS0:2172939	WS1:2169477	WS2:1645226	WS3:1642987	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3476712 {8:434589,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 21854160 {40:546354,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 200280 {40:5007,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 17383560 {40:434589,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 4370832 {8:546354,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 200280 {40:5007,}
maxmflatency = 2637 
max_icnt2mem_latency = 2473 
maxmrqlatency = 246 
max_icnt2sh_latency = 495 
averagemflatency = 250 
avg_icnt2mem_latency = 70 
avg_mrq_latency = 5 
avg_icnt2sh_latency = 4 
mrq_lat_table:52617 	11936 	3102 	2139 	3446 	4174 	904 	63 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	754836 	184270 	43220 	3348 	276 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	1151 	598 	538 	628799 	138397 	81952 	69299 	51341 	12204 	1642 	29 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	721581 	151876 	70351 	29831 	8772 	1613 	901 	1025 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	158 	27 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        11        12        40        40        11        12        12        16         7        13        11        13        12        13         9        13 
dram[1]:        14        13        40        40         9        13        12         9        14        16        13        14        12        13        12        16 
dram[2]:        13        12        40        40        12        11        15        14        13        10         7        13        12        15        10         8 
dram[3]:        10        13        40        40         9         9        13        10        15        13        13        10         9        13        13        13 
dram[4]:        14        16        40        40        10        14        15        11         9        15        10        15        13        12        16        10 
dram[5]:        15        10        40        40        11        12        12        12        14        14        12        11        12        12        11        11 
dram[6]:        10        16        40        40         9         9        10        13         9        14        12        11        14        12        14        12 
dram[7]:        13        16        40        40        12        14        12        15        15        11        10        13        13        12        14        13 
dram[8]:        13        14        40        40        14        12        14        11        13        12        12        11        16         9        13        11 
dram[9]:        14        16        40        40        15         9        12        14        11        15         8        12        14        13         8        14 
dram[10]:        13        13        40        40        16        10        10        15        12        12        15        11        12        10        13        11 
dram[11]:         8        14        36        40        14        12        11         9        12        11        11        11        16        15        11        12 
dram[12]:        12        12        40        40         8        11        10        10        15        14        12        15        13        10        12         9 
dram[13]:        14        12        40        40        12        12        10        14        14        14        15        10        14        13         8        15 
dram[14]:        15        13        40        40        12        10        10        14        14        12        15        13        12         9        11        13 
dram[15]:        12        16        40        40        11        10        13        14        15        12        15        15        13        13        10        12 
dram[16]:        15        15        40        40        13        10        15        13        14        12        13        10        13        14        11        10 
dram[17]:        12        15        40        40        17        12        12        15        12        11        12        13        14        12        11        12 
dram[18]:        11        14        32        40        13        11        10        12        12         9         9        14        12         8        13        12 
dram[19]:        13        12        32        40        11        13        12        15        14        10        12        15        16        14        11        12 
dram[20]:        13        14        44        40        12        14        16        14        13        13        10        12        12        16        11        15 
dram[21]:        11        14        40        40        14        11        12        12        15        16        14        12        13        13        13        13 
dram[22]:        13        11        40        40        10        11        13        13        14        12        11        14        12        14        10        13 
dram[23]:        10        16        40        40        15        14        14        13        11        12         9        13        13        11        12        14 
dram[24]:        10        14        40        40         8        11        13        11        14        14        16        11        11        15        10        13 
dram[25]:        14        14        40        40        14        12        14        13        12        10        15        11        15        13        12        13 
dram[26]:        13        15        40        40        10        12        13        14        13        16        11        13        14        10        16        12 
dram[27]:        13        14        40        40        13        12        10        14        15        12        11        14        11        15        15        14 
dram[28]:        13        13        40        40        12         8         9        11        10         8        14         9        14        12         9        11 
dram[29]:        11        14        40        40        10        13        11        13        12        12        14         9        13        15        14        15 
dram[30]:        13        15        40        40        12        13        15        11        14        11        11        11        10        14         8        11 
dram[31]:        12        13        40        40        12        11        13        11        16        10        13        16        15        14        15         9 
maximum service time to same row:
dram[0]:     39011     40742     33031     25403     46924     35617     55943     47366     47244     46911     46555     47185     47374     47206     46311     45997 
dram[1]:     40235     39974     33363     24890     46860     35958     54175     46508     46957     47331     47238     45455     46527     47427     46472     45576 
dram[2]:     39211     40168     33498     26674     45352     34946     46748     45998     46989     46952     47242     45343     46627     47369     46511     45696 
dram[3]:     40077     40661     33445     27031     45568     35278     54716     47371     47539     47350     46803     47319     46598     53672     46158     46029 
dram[4]:     40195     45299     32448     26622     46705     35440     47823     47714     46455     46912     46014     47198     46634     47522     46508     46120 
dram[5]:     40427     45162     33885     24507     46828     35781     47453     47635     46415     46548     46538     45989     46860     46981     46001     46389 
dram[6]:     39308     40478     33755     25378     45495     34766     55859     47703     46749     46415     45929     45977     46251     46744     46076     45451 
dram[7]:     41029     40877     32988     25420     46097     35099     54612     47876     47318     45262     47497     45796     45953     51910     45902     45901 
dram[8]:     40892     46701     32454     24861     46712     36149     54463     47763     46041     46949     46606     46777     51431     47892     46475     45487 
dram[9]:     40848     45957     32853     24935     45343     36490     53597     48537     46038     45993     45704     46616     47552     45187     44941     46186 
dram[10]:     40791     46816     32879     25591     45547     35477     52372     47822     46555     45795     46297     46113     48209     46626     46415     45664 
dram[11]:     39283     46012     33442     25666     44865     35809     52368     48173     46532     47544     45218     46543     53591     47660     44914     44769 
dram[12]:     40560     46982     33987     25138     46313     35812     52425     54431     46318     47310     46904     47568     47664     47073     45905     45255 
dram[13]:     40113     46692     33004     23817     46258     36153     54498     54514     46835     46566     46900     46518     47848     47796     45462     45131 
dram[14]:     40099     46789     33084     27380     46837     35139     48091     54579     46567     46717     45933     45360     46955     45839     46005     45295 
dram[15]:     40258     46604     34419     24094     46840     35472     54628     55342     45565     46274     46883     46921     47576     47017     46298     44656 
dram[16]:     46109     39363     32179     24098     44619     34875     46772     47551     46843     46889     45396     47221     46583     47909     45214     46792 
dram[17]:     45901     40179     32780     24728     44279     35216     47541     48276     47912     47314     45408     47543     46020     51886     46226     45576 
dram[18]:     46628     39224     32306     25393     43938     34198     47401     46709     45958     46753     44909     47330     46306     51416     45127     45926 
dram[19]:     46618     39724     32563     24443     43606     34533     46500     46401     46460     45954     46670     46090     46638     47600     45278     45467 
dram[20]:     46692     40458     33434     25153     37033     34497     45438     47691     46716     46985     46647     46559     47522     46615     46174     45367 
dram[21]:     46483     40329     32594     24578     36693     34752     48020     47667     46515     46985     46250     47515     46151     46499     45945     46353 
dram[22]:     46648     39548     32033     25239     36354     46309     47514     46590     46539     46769     45215     47037     46475     46595     46330     46550 
dram[23]:     46949     39507     32535     23674     36019     46532     47050     47386     46559     46290     44889     47021     46595     46528     46150     45853 
dram[24]:     39697     40984     25763     34273     45560     35262     51460     47988     44750     46864     46671     45243     47204     47636     46226     45793 
dram[25]:     46819     39107     25195     34815     45736     35604     48085     47640     45191     46600     47330     45231     46579     46824     45898     45885 
dram[26]:     45320     40505     26360     33597     45985     34585     46118     47080     47198     46334     47631     45247     46700     46398     46916     45475 
dram[27]:     46712     40406     27274     34085     44933     34918     47287     46415     46873     46472     47555     45917     47815     46435     46057     45173 
dram[28]:     40451     39875     31268     32481     45283     35010     46928     48063     46583     47229     46555     45748     46880     46334     46030     45558 
dram[29]:     39830     41363     32125     33211     44940     35351     47655     51475     47152     46939     46544     45617     47759     47282     46655     45502 
dram[30]:     39884     40068     34015     24507     44597     34336     47327     51692     46516     46459     45684     45784     46544     47197     45315     45539 
dram[31]:     39390     41772     33867     32900     44266     34669     45827     47580     45723     46456     46610     46647     47205     47818     46182     45443 
average row accesses per activate:
dram[0]:  2.603448  3.347826  3.900000  4.148936  2.545455  3.211539  2.880000  3.130435  2.223881  3.083333  2.618182  3.789474  3.186047  2.836735  3.309524  2.816327 
dram[1]:  3.923077  2.814815  3.079365  3.145161  2.766667  2.305556  3.000000  2.482759  2.722222  2.807692  2.716981  3.000000  3.261905  3.066667  2.958333  4.117647 
dram[2]:  2.818182  2.435484  4.386364  4.127660  2.640625  2.779661  3.063830  3.085106  2.475410  2.654546  2.360656  2.880000  3.113636  2.730769  2.840000  2.339286 
dram[3]:  2.603448  3.581395  3.180328  3.880000  2.112500  2.688524  2.685185  2.823529  4.000000  3.000000  3.000000  2.880000  2.816327  3.833333  2.916667  2.300000 
dram[4]:  2.483871  3.040816  3.063492  3.444444  2.750000  3.408163  3.200000  3.063830  2.212121  2.846154  2.769231  3.789474  3.136364  2.660377  3.885714  2.574074 
dram[5]:  2.924528  2.246154  3.938776  3.795918  2.877193  2.619048  2.543860  3.452381  2.534483  2.551724  3.428571  4.114286  3.044445  3.365854  2.278688  3.209302 
dram[6]:  2.559322  2.818182  3.288136  3.280702  2.184211  2.447761  2.769231  2.416667  2.128572  2.690909  2.716981  3.000000  3.365854  3.729730  2.895833  2.875000 
dram[7]:  2.921569  3.187500  3.385965  3.576923  2.913793  2.796610  2.543860  2.807692  2.596491  2.508475  2.636364  4.363636  3.487180  3.066667  2.574074  2.875000 
dram[8]:  2.701754  3.272727  3.216667  4.041667  2.892857  2.602941  2.920000  2.703704  2.620690  3.239130  2.900000  2.571429  3.702703  2.720000  2.775510  3.261905 
dram[9]:  3.187500  2.897959  3.446429  4.041667  2.587301  2.315789  2.517241  2.862745  2.442623  2.660714  2.716981  3.272727  3.136364  3.113636  2.278688  3.232558 
dram[10]:  2.750000  3.041667  3.979592  3.046875  3.037736  2.424658  2.285714  3.272727  2.792453  2.578947  3.789474  3.000000  2.854167  2.795918  2.956522  3.042553 
dram[11]:  2.483871  3.085106  3.634615  3.843137  3.196079  2.557143  2.482759  2.823529  2.759259  2.920000  3.177778  2.666667  3.162791  3.756757  3.261905  2.857143 
dram[12]:  2.854545  3.108696  3.428571  3.592592  2.000000  2.465753  2.636364  2.482759  2.846154  2.450000  2.959184  3.063830  3.285714  3.000000  2.893617  2.547170 
dram[13]:  2.467742  3.564103  3.764706  3.421053  2.405797  2.350649  2.666667  2.482759  3.173913  2.370968  3.692308  2.482759  3.605263  3.333333  2.653846  2.937500 
dram[14]:  3.304348  3.575000  3.254237  4.260870  2.645161  2.641791  2.285714  2.938776  3.244444  3.020408  4.114286  3.428571  3.250000  2.857143  3.136364  2.740000 
dram[15]:  2.905660  2.882353  3.555556  4.148936  2.810345  2.438356  2.788461  2.769231  3.725000  2.862745  3.600000  3.295455  3.000000  3.088889  3.000000  3.000000 
dram[16]:  3.625000  2.943396  2.852941  4.355556  3.181818  2.420290  3.000000  2.880000  2.960000  2.526316  2.769231  2.716981  2.956522  2.895833  2.897959  2.555556 
dram[17]:  3.250000  3.078431  3.200000  4.127660  3.214286  2.515152  2.735849  3.600000  2.690909  2.312500  3.152174  3.272727  3.000000  2.795918  2.745098  3.068182 
dram[18]:  3.272727  3.974359  3.000000  3.403509  3.034483  2.462687  2.246154  3.200000  3.585366  2.238806  2.716981  3.272727  3.684211  2.123077  3.777778  3.238095 
dram[19]:  2.716981  2.754386  2.720588  3.880000  3.314815  2.842105  2.400000  2.654546  3.266667  2.144928  2.938776  3.428571  2.775510  2.916667  3.279070  3.068182 
dram[20]:  2.698113  3.224490  3.600000  4.311111  3.050848  3.134615  3.130435  3.891892  2.862745  3.348837  2.666667  2.938776  2.527273  3.833333  2.784314  2.893617 
dram[21]:  2.171875  3.297872  3.046875  3.266667  2.919355  2.619048  2.666667  3.428571  2.920000  2.941176  3.891892  3.272727  2.854167  2.934783  3.181818  3.475000 
dram[22]:  2.862745  2.724138  3.428571  4.355556  2.671642  2.426471  3.130435  3.272727  2.370968  2.740741  3.200000  3.200000  2.775510  3.450000  3.044445  3.526316 
dram[23]:  2.581818  3.098039  3.490909  4.511628  2.919355  2.683333  2.322581  3.789474  2.396825  2.517241  2.666667  3.348837  2.603774  2.725490  3.021277  3.567568 
dram[24]:  2.483333  3.422222  4.325582  2.823529  2.636364  2.625000  3.085106  2.360656  2.811321  3.020000  4.000000  2.306452  2.725490  3.657895  2.537037  3.375000 
dram[25]:  2.618182  3.078431  3.481482  3.233333  2.933333  2.879310  3.600000  2.526316  2.980000  2.722222  4.000000  2.880000  4.387097  2.725490  3.044445  3.113636 
dram[26]:  2.792453  3.477273  3.978723  3.079365  2.243243  2.507463  2.959184  2.716981  2.722222  3.945946  3.130435  3.200000  2.956522  2.895833  3.916667  2.780000 
dram[27]:  2.250000  2.610169  4.295455  3.254237  2.833333  2.625000  2.440678  2.666667  2.960000  3.195652  2.769231  3.600000  2.705882  3.450000  3.833333  3.238095 
dram[28]:  2.924528  3.333333  3.711539  3.327586  2.538461  2.361111  2.769231  2.322581  2.508475  2.303030  3.428571  3.380952  2.686275  3.113636  2.472727  2.800000 
dram[29]:  2.981132  3.255319  4.571429  3.880000  2.745763  2.913793  2.960000  2.666667  2.561404  2.625000  3.428571  2.526316  3.285714  3.400000  3.861111  3.538461 
dram[30]:  2.524590  2.961539  3.216667  3.271186  2.672131  2.879310  3.200000  2.571429  2.722222  2.534483  3.512195  3.063830  2.800000  2.978723  2.355932  2.978723 
dram[31]:  2.467742  2.886792  3.730769  3.288136  2.484848  2.929825  2.607143  2.716981  3.288889  3.239130  3.200000  3.789474  3.317073  3.885714  3.309524  2.389831 
average row locality = 78381/26466 = 2.961573
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         8         8        48        50        16        22         0         0         0         0         0         0         0         0         0         0 
dram[1]:         8         8        48        50        16        18         0         0         0         0         0         0         0         0         0         0 
dram[2]:         8         8        48        50        16        18         0         0         0         0         0         0         0         0         0         0 
dram[3]:         8         8        48        50        16        18         0         0         0         0         0         0         0         0         0         0 
dram[4]:         8         0        48        42        16        22         0         0         0         0         0         0         0         0         0         0 
dram[5]:         8         0        48        42        16        18         0         0         0         0         0         0         0         0         0         0 
dram[6]:         8         8        48        42        16        18         0         0         0         0         0         0         0         0         0         0 
dram[7]:         8         8        48        42        16        18         0         0         0         0         0         0         0         0         0         0 
dram[8]:         8         0        48        50        16        26         0         0         0         0         0         0         0         0         0         0 
dram[9]:         8         0        48        50        16        26         0         0         0         0         0         0         0         0         0         0 
dram[10]:         8         0        48        50        16        26         0         0         0         0         0         0         0         0         0         0 
dram[11]:         8         0        44        50        16        26         0         0         0         0         0         0         0         0         0         0 
dram[12]:         8         0        48        50        16        26         0         0         0         0         0         0         0         0         0         0 
dram[13]:         8         0        48        50        16        26         0         0         0         0         0         0         0         0         0         0 
dram[14]:         8         0        48        50        16        26         0         0         0         0         0         0         0         0         0         0 
dram[15]:         8         0        48        50        16        26         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         8        48        50        26        18         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         8        48        50        26        18         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         8        40        50        26        18         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         8        40        50        26        18         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         8        52        50        26        17         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         8        48        50        26        18         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         8        48        50        26        16         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         8        48        50        26        16         0         0         0         0         0         0         0         0         0         0 
dram[24]:         3         8        42        48        24        18         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         8        42        48        24        18         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         8        42        48        20        18         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         8        42        48        18        18         0         0         0         0         0         0         0         0         0         0 
dram[28]:         8         8        48        48        18        18         0         0         0         0         0         0         0         0         0         0 
dram[29]:         8         8        48        48        18        18         0         0         0         0         0         0         0         0         0         0 
dram[30]:         8         8        48        49        18        18         0         0         0         0         0         0         0         0         0         0 
dram[31]:         8         8        48        48        18        18         0         0         0         0         0         0         0         0         0         0 
total dram reads = 4653
min_bank_accesses = 0!
chip skew: 153/132 = 1.16
number of total write accesses:
dram[0]:       572       584       588       580       608       580       576       576       596       592       576       576       548       556       556       552 
dram[1]:       580       576       584       580       600       592       576       576       588       584       576       576       548       552       568       560 
dram[2]:       588       572       580       576       612       584       576       580       604       584       576       576       548       568       568       524 
dram[3]:       572       584       584       576       612       584       580       576       592       588       576       576       552       552       560       552 
dram[4]:       584       596       580       576       596       580       576       576       584       592       576       576       552       564       544       556 
dram[5]:       588       584       580       576       592       588       580       580       588       592       576       576       548       552       556       552 
dram[6]:       572       588       584       580       600       584       576       580       596       592       576       576       552       552       556       552 
dram[7]:       564       580       580       576       612       588       580       584       592       592       580       576       544       552       556       552 
dram[8]:       584       576       580       576       584       604       584       584       608       596       580       576       548       544       544       548 
dram[9]:       580       568       580       576       588       600       584       584       596       596       576       576       552       548       556       556 
dram[10]:       584       584       588       580       580       604       576       576       592       588       576       576       548       548       544       572 
dram[11]:       584       580       580       584       588       612       576       576       596       584       572       576       544       556       548       560 
dram[12]:       596       572       576       576       600       616       580       576       592       588       580       576       552       552       544       540 
dram[13]:       580       556       576       580       600       620       576       576       584       588       576       576       548       560       552       564 
dram[14]:       576       572       576       584       592       604       576       576       584       592       576       576       572       560       552       548 
dram[15]:       584       588       576       580       588       608       580       576       596       584       576       580       552       556       540       552 
dram[16]:       580       592       584       584       596       596       576       576       592       576       576       576       544       556       568       552 
dram[17]:       572       596       576       576       616       592       580       576       592       592       580       576       552       548       560       540 
dram[18]:       576       588       584       576       600       588       584       576       588       600       576       576       560       552       544       544 
dram[19]:       576       596       580       576       612       576       576       584       588       592       576       576       544       560       564       540 
dram[20]:       572       600       584       576       616       584       576       576       584       576       576       576       556       552       568       544 
dram[21]:       556       588       588       584       620       588       576       576       584       600       576       576       548       540       560       556 
dram[22]:       584       600       576       584       612       596       576       576       588       592       576       576       544       552       548       536 
dram[23]:       568       600       576       576       620       580       576       576       604       584       576       576       552       556       568       528 
dram[24]:       584       584       576       576       600       600       580       576       596       604       576       572       556       556       548       540 
dram[25]:       576       596       584       584       608       596       576       576       596       588       576       576       544       556       548       548 
dram[26]:       592       580       580       584       584       600       580       576       588       584       576       576       544       556       564       556 
dram[27]:       576       584       588       576       608       600       576       576       592       588       576       576       552       552       552       544 
dram[28]:       588       568       580       580       588       608       576       576       592       608       576       568       548       548       544       560 
dram[29]:       600       580       576       584       576       604       592       576       584       588       576       576       552       544       556       552 
dram[30]:       584       584       580       576       580       596       576       576       588       588       576       576       560       560       556       560 
dram[31]:       580       580       584       584       584       596       584       576       592       596       576       576       544       544       556       564 
total dram writes = 294912
bank skew: 620/524 = 1.18
chip skew: 9228/9208 = 1.00
average mf latency per bank:
dram[0]:       1422      1537      1485      1702      1019      1099       505       478       431       457       430       443       493       493       478       439
dram[1]:       1317      1709      1514      1637      1017       963       487       480       448       460       448       462       506       514       430       431
dram[2]:       1338      1608      2317      2512      1019      1125       496       507       431       450       474       453       474       506       434       457
dram[3]:       1359      1495      1464      2000      1082      1093       498       479       439       458       430       435       492       524       447       431
dram[4]:       1273      1365      1408      1432      1008       891       498       472       464       439       439       438       508       483       470       420
dram[5]:       1258      1397      1400      1394      1012       956       515       499       457       444       449       464       494       496       426       429
dram[6]:       1375      1647      1679      1497       933      1142       499       483       456       440       459       483       501       520       469       433
dram[7]:       1393      1536      1396      1558      1092       974       475       475       447       429       438       464       497       530       475       440
dram[8]:       1309      1437      1474      1546       998      1177       495       513       418       455       428       466       509       491       465       490
dram[9]:       1305      1509      1575      1742       933      1123       482       468       440       439       452       457       524       498       409       460
dram[10]:       1296      1454      2093      2263      1061      1052       491       496       465       459       467       447       518       508       424       431
dram[11]:       1284      1406      1458      2020      1029      1037       508       497       452       465       443       465       502       472       416       428
dram[12]:       1273      1468      1498      1545       972      1131       493       487       437       455       472       469       518       503       446       487
dram[13]:       1348      1541      1768      1662       899      1038       480       492       445       449       469       455       520       501       411       444
dram[14]:       1334      1467      1778      1908      1014      1156       502       498       473       473       468       450       490       504       442       436
dram[15]:       1334      1443      1560      1826      1125      1084       524       511       438       471       435       436       505       477       446       439
dram[16]:       1307      1277      1597      1729      1152       901       491       483       434       460       439       456       493       486       426       429
dram[17]:       1305      1322      1767      1761      1172       932       467       510       446       460       461       475       500       506       426       441
dram[18]:       1326      1274      1701      1677      1272      1031       485       504       463       462       435       462       474       503       461       462
dram[19]:       1288      1318      2043      2389      1382      1084       521       518       442       463       453       490       492       525       426       472
dram[20]:       1313      1281      1582      1575      1002      1003       470       497       457       452       446       443       481       498       439       446
dram[21]:       1334      1251      1531      1598      1053       955       478       492       473       439       463       460       485       505       431       440
dram[22]:       1298      1250      1956      1686      1165      1108       486       486       469       437       465       465       493       514       445       464
dram[23]:       1345      1268      1556      1797      1110      1069       494       501       462       442       438       455       484       496       414       484
dram[24]:       1259      1617      1635      1537      1049      1039       486       492       447       435       450       451       475       490       431       462
dram[25]:       1277      1451      1531      1521      1132      1009       471       485       459       457       451       441       490       494       450       448
dram[26]:       1291      1453      1608      1608      1029      1071       486       480       456       470       445       460       506       484       433       451
dram[27]:       1251      1481      1573      2254      1203       995       493       521       466       468       470       447       498       506       452       451
dram[28]:       1249      1398      1627      1567      1037       891       483       495       439       426       467       440       485       500       471       437
dram[29]:       1268      1632      1608      1494      1121       946       472       481       459       454       451       421       489       503       451       431
dram[30]:       1326      1663      1565      1688      1081       974       484       480       451       452       457       452       491       488       428       449
dram[31]:       1283      1782      1624      1706      1060      1023       490       485       466       452       472       443       494       490       435       429
maximum mf latency per bank:
dram[0]:        924       777       961       796       829       819       861       833       881       845       744       855       874       919       954       699
dram[1]:        904       753       960       928       739       913       847       834       875       835       757       856       878       964       954       704
dram[2]:        926       774      2637      1949       688      1085       909       833       919       733       758       671       777       943       798       703
dram[3]:        890       752       900      1469       634       999       915       716       893       824       721       712       854       963       798       671
dram[4]:        881       713       943       816       697       823       904       864       937       695       824       741       798       677       735       769
dram[5]:        881       731       950       731       765       817       899       870       932       789       796       782       762       920       770       835
dram[6]:       1119      1160      1223       888       826       943       860       744       930       801       884       883       826       930       771       880
dram[7]:        886       822       763       925       898       794       903       796       920       848       617       764       842       931       820       849
dram[8]:        888       689       932       803       919       671       819       858       829       911       714       757       889       784       835       737
dram[9]:        786       988      1049      1074       930       645       680       846       799       769       823       823       943       854       734       925
dram[10]:        918      1085      1900      1630       807       704       930       853       925       882      1097       763       971       981       530      1104
dram[11]:        657       786       802      1592       918       709       821       823       752       877       853       765       719       884       666       722
dram[12]:        699       858       908       802       794       777       814       911       796       919       713       889       932       813       629       756
dram[13]:        900       931      1328      1207       851       641       860       907       837       982       721       761       931       824       767       713
dram[14]:        710      1019      1738      1088       825       677       863       820       835       915       854       872       949       847       809       667
dram[15]:        747       926       859      1102       822       674       821       904       831       899       737       719       848       692       832       743
dram[16]:        897       756       878      1061       775       631       818       903       758       940       712       700       685       742       786       709
dram[17]:        712       741       887       850       808       765       817       818       680       906       822       884       709       813       659       717
dram[18]:        879       806      1179       982       830       796      1030      1023       897       982       791       888       700       761       827       732
dram[19]:        882       750      1606      2350       826       684       935       846       763       968       771       889       702       930       884       732
dram[20]:        909       831       810       933       811       755       953       812       849       809       716       718       836       952       824       668
dram[21]:        919       831       813       920       818       770       854       851       884       832       767       871       872       798       695       764
dram[22]:        905       648      1339       934       742       847       878       866       878       831       687       766       926      1001       803       709
dram[23]:        901       715       800       932       734       907       949       896       912       807       619       767       640       942       801       713
dram[24]:        805       927       932       841       697       778       827       750       913       859       734       738       764       878       731       829
dram[25]:        739       740       942       843       775       905       824       770       871       850       922       730       830       877       731       795
dram[26]:        870       926       952       818       797       866       897       820       920       833       775       995       830       706       788       758
dram[27]:        817       943       951      1884       856       661       787       927       924       858       833       813       829       919       694       822
dram[28]:        777       931       974       728       685       904       821       846       934       725       853       716       751       928       897       770
dram[29]:        776       927      1049       676       685       918       824       862       933       784       628       711       746       698       897       684
dram[30]:        933       921       978       897       820       940       879       977      1020       800       935       784       812       897       706       973
dram[31]:       1065      1059       961       945       733       705       821       736       911       765       930       866       766       893       710       956
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=79876 n_nop=69501 n_act=806 n_pre=790 n_ref_event=0 n_req=2456 n_rd=152 n_rd_L2_A=0 n_write=0 n_wr_bk=9216 bw_util=0.1173
n_activity=25200 dram_eff=0.3717
bk0: 8a 77365i bk1: 8a 77824i bk2: 48a 77533i bk3: 50a 77633i bk4: 16a 77223i bk5: 22a 77431i bk6: 0a 77611i bk7: 0a 77642i bk8: 0a 77230i bk9: 0a 77599i bk10: 0a 77415i bk11: 0a 77882i bk12: 0a 77808i bk13: 0a 77740i bk14: 0a 77833i bk15: 0a 77733i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.671824
Row_Buffer_Locality_read = 0.907895
Row_Buffer_Locality_write = 0.656250
Bank_Level_Parallism = 1.942866
Bank_Level_Parallism_Col = 1.632692
Bank_Level_Parallism_Ready = 1.267506
write_to_read_ratio_blp_rw_average = 0.977408
GrpLevelPara = 1.423932 

BW Util details:
bwutil = 0.117282 
total_CMD = 79876 
util_bw = 9368 
Wasted_Col = 7625 
Wasted_Row = 3065 
Idle = 59818 

BW Util Bottlenecks: 
RCDc_limit = 153 
RCDWRc_limit = 4547 
WTRc_limit = 48 
RTWc_limit = 93 
CCDLc_limit = 5287 
rwq = 0 
CCDLc_limit_alone = 5281 
WTRc_limit_alone = 44 
RTWc_limit_alone = 91 

Commands details: 
total_CMD = 79876 
n_nop = 69501 
Read = 152 
Write = 0 
L2_Alloc = 0 
L2_WB = 9216 
n_act = 806 
n_pre = 790 
n_ref = 0 
n_req = 2456 
total_req = 9368 

Dual Bus Interface Util: 
issued_total_row = 1596 
issued_total_col = 9368 
Row_Bus_Util =  0.019981 
CoL_Bus_Util = 0.117282 
Either_Row_CoL_Bus_Util = 0.129889 
Issued_on_Two_Bus_Simul_Util = 0.007374 
issued_two_Eff = 0.056771 
queue_avg = 0.098628 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0986279
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=79876 n_nop=69492 n_act=832 n_pre=816 n_ref_event=0 n_req=2452 n_rd=148 n_rd_L2_A=0 n_write=0 n_wr_bk=9216 bw_util=0.1172
n_activity=25955 dram_eff=0.3608
bk0: 8a 77804i bk1: 8a 77483i bk2: 48a 77207i bk3: 50a 77085i bk4: 16a 77191i bk5: 18a 76992i bk6: 0a 77513i bk7: 0a 77212i bk8: 0a 77572i bk9: 0a 77509i bk10: 0a 77586i bk11: 0a 77708i bk12: 0a 77873i bk13: 0a 77847i bk14: 0a 77748i bk15: 0a 78058i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.660685
Row_Buffer_Locality_read = 0.918919
Row_Buffer_Locality_write = 0.644097
Bank_Level_Parallism = 1.957892
Bank_Level_Parallism_Col = 1.658465
Bank_Level_Parallism_Ready = 1.296348
write_to_read_ratio_blp_rw_average = 0.979907
GrpLevelPara = 1.453400 

BW Util details:
bwutil = 0.117232 
total_CMD = 79876 
util_bw = 9364 
Wasted_Col = 7619 
Wasted_Row = 3488 
Idle = 59405 

BW Util Bottlenecks: 
RCDc_limit = 123 
RCDWRc_limit = 4606 
WTRc_limit = 29 
RTWc_limit = 137 
CCDLc_limit = 4957 
rwq = 0 
CCDLc_limit_alone = 4953 
WTRc_limit_alone = 28 
RTWc_limit_alone = 134 

Commands details: 
total_CMD = 79876 
n_nop = 69492 
Read = 148 
Write = 0 
L2_Alloc = 0 
L2_WB = 9216 
n_act = 832 
n_pre = 816 
n_ref = 0 
n_req = 2452 
total_req = 9364 

Dual Bus Interface Util: 
issued_total_row = 1648 
issued_total_col = 9364 
Row_Bus_Util =  0.020632 
CoL_Bus_Util = 0.117232 
Either_Row_CoL_Bus_Util = 0.130002 
Issued_on_Two_Bus_Simul_Util = 0.007862 
issued_two_Eff = 0.060478 
queue_avg = 0.119110 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.11911
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=79876 n_nop=69429 n_act=854 n_pre=838 n_ref_event=0 n_req=2452 n_rd=148 n_rd_L2_A=0 n_write=0 n_wr_bk=9216 bw_util=0.1172
n_activity=26191 dram_eff=0.3575
bk0: 8a 77490i bk1: 8a 77354i bk2: 48a 77759i bk3: 50a 77700i bk4: 16a 77242i bk5: 18a 77311i bk6: 0a 77706i bk7: 0a 77525i bk8: 0a 77237i bk9: 0a 77416i bk10: 0a 77414i bk11: 0a 77649i bk12: 0a 77862i bk13: 0a 77574i bk14: 0a 77758i bk15: 0a 77585i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.651713
Row_Buffer_Locality_read = 0.918919
Row_Buffer_Locality_write = 0.634549
Bank_Level_Parallism = 1.903957
Bank_Level_Parallism_Col = 1.613067
Bank_Level_Parallism_Ready = 1.266339
write_to_read_ratio_blp_rw_average = 0.978007
GrpLevelPara = 1.410798 

BW Util details:
bwutil = 0.117232 
total_CMD = 79876 
util_bw = 9364 
Wasted_Col = 8066 
Wasted_Row = 3519 
Idle = 58927 

BW Util Bottlenecks: 
RCDc_limit = 133 
RCDWRc_limit = 4909 
WTRc_limit = 78 
RTWc_limit = 90 
CCDLc_limit = 5319 
rwq = 0 
CCDLc_limit_alone = 5306 
WTRc_limit_alone = 70 
RTWc_limit_alone = 85 

Commands details: 
total_CMD = 79876 
n_nop = 69429 
Read = 148 
Write = 0 
L2_Alloc = 0 
L2_WB = 9216 
n_act = 854 
n_pre = 838 
n_ref = 0 
n_req = 2452 
total_req = 9364 

Dual Bus Interface Util: 
issued_total_row = 1692 
issued_total_col = 9364 
Row_Bus_Util =  0.021183 
CoL_Bus_Util = 0.117232 
Either_Row_CoL_Bus_Util = 0.130790 
Issued_on_Two_Bus_Simul_Util = 0.007624 
issued_two_Eff = 0.058294 
queue_avg = 0.099517 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0995167
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=79876 n_nop=69493 n_act=835 n_pre=819 n_ref_event=0 n_req=2452 n_rd=148 n_rd_L2_A=0 n_write=0 n_wr_bk=9216 bw_util=0.1172
n_activity=25399 dram_eff=0.3687
bk0: 8a 77526i bk1: 8a 77768i bk2: 48a 77283i bk3: 50a 77564i bk4: 16a 76863i bk5: 18a 77312i bk6: 0a 77474i bk7: 0a 77593i bk8: 0a 78017i bk9: 0a 77643i bk10: 0a 77644i bk11: 0a 77648i bk12: 0a 77682i bk13: 0a 78030i bk14: 0a 77611i bk15: 0a 77471i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.659462
Row_Buffer_Locality_read = 0.891892
Row_Buffer_Locality_write = 0.644531
Bank_Level_Parallism = 1.950275
Bank_Level_Parallism_Col = 1.618206
Bank_Level_Parallism_Ready = 1.246156
write_to_read_ratio_blp_rw_average = 0.977163
GrpLevelPara = 1.418889 

BW Util details:
bwutil = 0.117232 
total_CMD = 79876 
util_bw = 9364 
Wasted_Col = 7619 
Wasted_Row = 3188 
Idle = 59705 

BW Util Bottlenecks: 
RCDc_limit = 175 
RCDWRc_limit = 4568 
WTRc_limit = 49 
RTWc_limit = 73 
CCDLc_limit = 5086 
rwq = 0 
CCDLc_limit_alone = 5086 
WTRc_limit_alone = 49 
RTWc_limit_alone = 73 

Commands details: 
total_CMD = 79876 
n_nop = 69493 
Read = 148 
Write = 0 
L2_Alloc = 0 
L2_WB = 9216 
n_act = 835 
n_pre = 819 
n_ref = 0 
n_req = 2452 
total_req = 9364 

Dual Bus Interface Util: 
issued_total_row = 1654 
issued_total_col = 9364 
Row_Bus_Util =  0.020707 
CoL_Bus_Util = 0.117232 
Either_Row_CoL_Bus_Util = 0.129989 
Issued_on_Two_Bus_Simul_Util = 0.007950 
issued_two_Eff = 0.061158 
queue_avg = 0.093958 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0939581
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=79876 n_nop=69494 n_act=823 n_pre=807 n_ref_event=0 n_req=2438 n_rd=136 n_rd_L2_A=0 n_write=0 n_wr_bk=9208 bw_util=0.117
n_activity=25335 dram_eff=0.3688
bk0: 8a 77437i bk1: 0a 77557i bk2: 48a 77065i bk3: 42a 77451i bk4: 16a 77230i bk5: 22a 77581i bk6: 0a 77613i bk7: 0a 77583i bk8: 0a 77147i bk9: 0a 77559i bk10: 0a 77488i bk11: 0a 77951i bk12: 0a 77787i bk13: 0a 77468i bk14: 0a 78063i bk15: 0a 77556i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.662428
Row_Buffer_Locality_read = 0.926471
Row_Buffer_Locality_write = 0.646829
Bank_Level_Parallism = 1.964565
Bank_Level_Parallism_Col = 1.661167
Bank_Level_Parallism_Ready = 1.302975
write_to_read_ratio_blp_rw_average = 0.981973
GrpLevelPara = 1.429000 

BW Util details:
bwutil = 0.116981 
total_CMD = 79876 
util_bw = 9344 
Wasted_Col = 7651 
Wasted_Row = 3324 
Idle = 59557 

BW Util Bottlenecks: 
RCDc_limit = 103 
RCDWRc_limit = 4620 
WTRc_limit = 24 
RTWc_limit = 125 
CCDLc_limit = 5087 
rwq = 0 
CCDLc_limit_alone = 5079 
WTRc_limit_alone = 23 
RTWc_limit_alone = 118 

Commands details: 
total_CMD = 79876 
n_nop = 69494 
Read = 136 
Write = 0 
L2_Alloc = 0 
L2_WB = 9208 
n_act = 823 
n_pre = 807 
n_ref = 0 
n_req = 2438 
total_req = 9344 

Dual Bus Interface Util: 
issued_total_row = 1630 
issued_total_col = 9344 
Row_Bus_Util =  0.020407 
CoL_Bus_Util = 0.116981 
Either_Row_CoL_Bus_Util = 0.129976 
Issued_on_Two_Bus_Simul_Util = 0.007411 
issued_two_Eff = 0.057022 
queue_avg = 0.102421 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.102421
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=79876 n_nop=69528 n_act=818 n_pre=802 n_ref_event=0 n_req=2434 n_rd=132 n_rd_L2_A=0 n_write=0 n_wr_bk=9208 bw_util=0.1169
n_activity=25293 dram_eff=0.3693
bk0: 8a 77585i bk1: 0a 77270i bk2: 48a 77572i bk3: 42a 77659i bk4: 16a 77437i bk5: 18a 77223i bk6: 0a 77439i bk7: 0a 77676i bk8: 0a 77409i bk9: 0a 77379i bk10: 0a 77767i bk11: 0a 77973i bk12: 0a 77810i bk13: 0a 77838i bk14: 0a 77376i bk15: 0a 77887i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.663928
Row_Buffer_Locality_read = 0.924242
Row_Buffer_Locality_write = 0.649001
Bank_Level_Parallism = 1.934862
Bank_Level_Parallism_Col = 1.636653
Bank_Level_Parallism_Ready = 1.272805
write_to_read_ratio_blp_rw_average = 0.981441
GrpLevelPara = 1.429197 

BW Util details:
bwutil = 0.116931 
total_CMD = 79876 
util_bw = 9340 
Wasted_Col = 7617 
Wasted_Row = 3277 
Idle = 59642 

BW Util Bottlenecks: 
RCDc_limit = 108 
RCDWRc_limit = 4582 
WTRc_limit = 35 
RTWc_limit = 118 
CCDLc_limit = 5147 
rwq = 0 
CCDLc_limit_alone = 5139 
WTRc_limit_alone = 34 
RTWc_limit_alone = 111 

Commands details: 
total_CMD = 79876 
n_nop = 69528 
Read = 132 
Write = 0 
L2_Alloc = 0 
L2_WB = 9208 
n_act = 818 
n_pre = 802 
n_ref = 0 
n_req = 2434 
total_req = 9340 

Dual Bus Interface Util: 
issued_total_row = 1620 
issued_total_col = 9340 
Row_Bus_Util =  0.020281 
CoL_Bus_Util = 0.116931 
Either_Row_CoL_Bus_Util = 0.129551 
Issued_on_Two_Bus_Simul_Util = 0.007662 
issued_two_Eff = 0.059142 
queue_avg = 0.091504 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.0915043
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=79876 n_nop=69422 n_act=885 n_pre=869 n_ref_event=0 n_req=2444 n_rd=140 n_rd_L2_A=0 n_write=0 n_wr_bk=9216 bw_util=0.1171
n_activity=26098 dram_eff=0.3585
bk0: 8a 77470i bk1: 8a 77533i bk2: 48a 77334i bk3: 42a 77395i bk4: 16a 76896i bk5: 18a 77127i bk6: 0a 77481i bk7: 0a 77345i bk8: 0a 77002i bk9: 0a 77343i bk10: 0a 77524i bk11: 0a 77779i bk12: 0a 77897i bk13: 0a 77996i bk14: 0a 77738i bk15: 0a 77726i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.637889
Row_Buffer_Locality_read = 0.907143
Row_Buffer_Locality_write = 0.621528
Bank_Level_Parallism = 1.967840
Bank_Level_Parallism_Col = 1.628521
Bank_Level_Parallism_Ready = 1.266994
write_to_read_ratio_blp_rw_average = 0.978778
GrpLevelPara = 1.427874 

BW Util details:
bwutil = 0.117132 
total_CMD = 79876 
util_bw = 9356 
Wasted_Col = 7970 
Wasted_Row = 3445 
Idle = 59105 

BW Util Bottlenecks: 
RCDc_limit = 129 
RCDWRc_limit = 4948 
WTRc_limit = 76 
RTWc_limit = 96 
CCDLc_limit = 5150 
rwq = 0 
CCDLc_limit_alone = 5135 
WTRc_limit_alone = 69 
RTWc_limit_alone = 88 

Commands details: 
total_CMD = 79876 
n_nop = 69422 
Read = 140 
Write = 0 
L2_Alloc = 0 
L2_WB = 9216 
n_act = 885 
n_pre = 869 
n_ref = 0 
n_req = 2444 
total_req = 9356 

Dual Bus Interface Util: 
issued_total_row = 1754 
issued_total_col = 9356 
Row_Bus_Util =  0.021959 
CoL_Bus_Util = 0.117132 
Either_Row_CoL_Bus_Util = 0.130878 
Issued_on_Two_Bus_Simul_Util = 0.008213 
issued_two_Eff = 0.062751 
queue_avg = 0.101257 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.101257
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=79876 n_nop=69458 n_act=824 n_pre=808 n_ref_event=0 n_req=2442 n_rd=140 n_rd_L2_A=0 n_write=0 n_wr_bk=9208 bw_util=0.117
n_activity=25523 dram_eff=0.3663
bk0: 8a 77659i bk1: 8a 77718i bk2: 48a 77424i bk3: 42a 77601i bk4: 16a 77413i bk5: 18a 77305i bk6: 0a 77474i bk7: 0a 77560i bk8: 0a 77459i bk9: 0a 77364i bk10: 0a 77563i bk11: 0a 78079i bk12: 0a 77986i bk13: 0a 77872i bk14: 0a 77571i bk15: 0a 77736i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.662572
Row_Buffer_Locality_read = 0.900000
Row_Buffer_Locality_write = 0.648132
Bank_Level_Parallism = 1.872561
Bank_Level_Parallism_Col = 1.565990
Bank_Level_Parallism_Ready = 1.218977
write_to_read_ratio_blp_rw_average = 0.977632
GrpLevelPara = 1.375000 

BW Util details:
bwutil = 0.117031 
total_CMD = 79876 
util_bw = 9348 
Wasted_Col = 8022 
Wasted_Row = 3283 
Idle = 59223 

BW Util Bottlenecks: 
RCDc_limit = 139 
RCDWRc_limit = 4727 
WTRc_limit = 70 
RTWc_limit = 66 
CCDLc_limit = 5363 
rwq = 0 
CCDLc_limit_alone = 5353 
WTRc_limit_alone = 62 
RTWc_limit_alone = 64 

Commands details: 
total_CMD = 79876 
n_nop = 69458 
Read = 140 
Write = 0 
L2_Alloc = 0 
L2_WB = 9208 
n_act = 824 
n_pre = 808 
n_ref = 0 
n_req = 2442 
total_req = 9348 

Dual Bus Interface Util: 
issued_total_row = 1632 
issued_total_col = 9348 
Row_Bus_Util =  0.020432 
CoL_Bus_Util = 0.117031 
Either_Row_CoL_Bus_Util = 0.130427 
Issued_on_Two_Bus_Simul_Util = 0.007036 
issued_two_Eff = 0.053945 
queue_avg = 0.093595 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0935951
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=79876 n_nop=69513 n_act=825 n_pre=809 n_ref_event=0 n_req=2452 n_rd=148 n_rd_L2_A=0 n_write=0 n_wr_bk=9216 bw_util=0.1172
n_activity=25318 dram_eff=0.3699
bk0: 8a 77386i bk1: 0a 77728i bk2: 48a 77323i bk3: 50a 77629i bk4: 16a 77336i bk5: 26a 77042i bk6: 0a 77493i bk7: 0a 77386i bk8: 0a 77353i bk9: 0a 77613i bk10: 0a 77603i bk11: 0a 77474i bk12: 0a 77976i bk13: 0a 77570i bk14: 0a 77811i bk15: 0a 77987i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.663540
Row_Buffer_Locality_read = 0.912162
Row_Buffer_Locality_write = 0.647569
Bank_Level_Parallism = 1.966076
Bank_Level_Parallism_Col = 1.653005
Bank_Level_Parallism_Ready = 1.285775
write_to_read_ratio_blp_rw_average = 0.976715
GrpLevelPara = 1.435556 

BW Util details:
bwutil = 0.117232 
total_CMD = 79876 
util_bw = 9364 
Wasted_Col = 7635 
Wasted_Row = 3223 
Idle = 59654 

BW Util Bottlenecks: 
RCDc_limit = 121 
RCDWRc_limit = 4431 
WTRc_limit = 83 
RTWc_limit = 109 
CCDLc_limit = 5195 
rwq = 0 
CCDLc_limit_alone = 5170 
WTRc_limit_alone = 60 
RTWc_limit_alone = 107 

Commands details: 
total_CMD = 79876 
n_nop = 69513 
Read = 148 
Write = 0 
L2_Alloc = 0 
L2_WB = 9216 
n_act = 825 
n_pre = 809 
n_ref = 0 
n_req = 2452 
total_req = 9364 

Dual Bus Interface Util: 
issued_total_row = 1634 
issued_total_col = 9364 
Row_Bus_Util =  0.020457 
CoL_Bus_Util = 0.117232 
Either_Row_CoL_Bus_Util = 0.129739 
Issued_on_Two_Bus_Simul_Util = 0.007950 
issued_two_Eff = 0.061276 
queue_avg = 0.115191 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.115191
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=79876 n_nop=69427 n_act=855 n_pre=839 n_ref_event=0 n_req=2452 n_rd=148 n_rd_L2_A=0 n_write=0 n_wr_bk=9216 bw_util=0.1172
n_activity=26180 dram_eff=0.3577
bk0: 8a 77665i bk1: 0a 77622i bk2: 48a 77321i bk3: 50a 77516i bk4: 16a 77286i bk5: 26a 76822i bk6: 0a 77376i bk7: 0a 77331i bk8: 0a 77409i bk9: 0a 77493i bk10: 0a 77565i bk11: 0a 77833i bk12: 0a 77761i bk13: 0a 77881i bk14: 0a 77415i bk15: 0a 77761i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.651305
Row_Buffer_Locality_read = 0.918919
Row_Buffer_Locality_write = 0.634115
Bank_Level_Parallism = 1.936691
Bank_Level_Parallism_Col = 1.653558
Bank_Level_Parallism_Ready = 1.278834
write_to_read_ratio_blp_rw_average = 0.978039
GrpLevelPara = 1.433171 

BW Util details:
bwutil = 0.117232 
total_CMD = 79876 
util_bw = 9364 
Wasted_Col = 7799 
Wasted_Row = 3703 
Idle = 59010 

BW Util Bottlenecks: 
RCDc_limit = 128 
RCDWRc_limit = 4744 
WTRc_limit = 59 
RTWc_limit = 220 
CCDLc_limit = 5042 
rwq = 0 
CCDLc_limit_alone = 5012 
WTRc_limit_alone = 50 
RTWc_limit_alone = 199 

Commands details: 
total_CMD = 79876 
n_nop = 69427 
Read = 148 
Write = 0 
L2_Alloc = 0 
L2_WB = 9216 
n_act = 855 
n_pre = 839 
n_ref = 0 
n_req = 2452 
total_req = 9364 

Dual Bus Interface Util: 
issued_total_row = 1694 
issued_total_col = 9364 
Row_Bus_Util =  0.021208 
CoL_Bus_Util = 0.117232 
Either_Row_CoL_Bus_Util = 0.130815 
Issued_on_Two_Bus_Simul_Util = 0.007624 
issued_two_Eff = 0.058283 
queue_avg = 0.106052 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.106052
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=79876 n_nop=69443 n_act=836 n_pre=820 n_ref_event=0 n_req=2452 n_rd=148 n_rd_L2_A=0 n_write=0 n_wr_bk=9216 bw_util=0.1172
n_activity=25996 dram_eff=0.3602
bk0: 8a 77460i bk1: 0a 77640i bk2: 48a 77673i bk3: 50a 77229i bk4: 16a 77508i bk5: 26a 76787i bk6: 0a 77206i bk7: 0a 77718i bk8: 0a 77576i bk9: 0a 77413i bk10: 0a 77898i bk11: 0a 77734i bk12: 0a 77723i bk13: 0a 77622i bk14: 0a 77881i bk15: 0a 77729i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.659054
Row_Buffer_Locality_read = 0.912162
Row_Buffer_Locality_write = 0.642795
Bank_Level_Parallism = 1.919812
Bank_Level_Parallism_Col = 1.636060
Bank_Level_Parallism_Ready = 1.266019
write_to_read_ratio_blp_rw_average = 0.977621
GrpLevelPara = 1.425352 

BW Util details:
bwutil = 0.117232 
total_CMD = 79876 
util_bw = 9364 
Wasted_Col = 7739 
Wasted_Row = 3561 
Idle = 59212 

BW Util Bottlenecks: 
RCDc_limit = 139 
RCDWRc_limit = 4724 
WTRc_limit = 44 
RTWc_limit = 70 
CCDLc_limit = 5025 
rwq = 0 
CCDLc_limit_alone = 5012 
WTRc_limit_alone = 42 
RTWc_limit_alone = 59 

Commands details: 
total_CMD = 79876 
n_nop = 69443 
Read = 148 
Write = 0 
L2_Alloc = 0 
L2_WB = 9216 
n_act = 836 
n_pre = 820 
n_ref = 0 
n_req = 2452 
total_req = 9364 

Dual Bus Interface Util: 
issued_total_row = 1656 
issued_total_col = 9364 
Row_Bus_Util =  0.020732 
CoL_Bus_Util = 0.117232 
Either_Row_CoL_Bus_Util = 0.130615 
Issued_on_Two_Bus_Simul_Util = 0.007349 
issued_two_Eff = 0.056264 
queue_avg = 0.101570 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.10157
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=79876 n_nop=69484 n_act=816 n_pre=800 n_ref_event=0 n_req=2448 n_rd=144 n_rd_L2_A=0 n_write=0 n_wr_bk=9216 bw_util=0.1172
n_activity=25890 dram_eff=0.3615
bk0: 8a 77397i bk1: 0a 77534i bk2: 44a 77517i bk3: 50a 77601i bk4: 16a 77518i bk5: 26a 76884i bk6: 0a 77341i bk7: 0a 77601i bk8: 0a 77413i bk9: 0a 77508i bk10: 0a 77668i bk11: 0a 77518i bk12: 0a 77798i bk13: 0a 77997i bk14: 0a 77929i bk15: 0a 77779i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.666667
Row_Buffer_Locality_read = 0.916667
Row_Buffer_Locality_write = 0.651042
Bank_Level_Parallism = 1.913725
Bank_Level_Parallism_Col = 1.631884
Bank_Level_Parallism_Ready = 1.285043
write_to_read_ratio_blp_rw_average = 0.977906
GrpLevelPara = 1.414604 

BW Util details:
bwutil = 0.117182 
total_CMD = 79876 
util_bw = 9360 
Wasted_Col = 7836 
Wasted_Row = 3424 
Idle = 59256 

BW Util Bottlenecks: 
RCDc_limit = 134 
RCDWRc_limit = 4654 
WTRc_limit = 76 
RTWc_limit = 121 
CCDLc_limit = 5298 
rwq = 0 
CCDLc_limit_alone = 5281 
WTRc_limit_alone = 72 
RTWc_limit_alone = 108 

Commands details: 
total_CMD = 79876 
n_nop = 69484 
Read = 144 
Write = 0 
L2_Alloc = 0 
L2_WB = 9216 
n_act = 816 
n_pre = 800 
n_ref = 0 
n_req = 2448 
total_req = 9360 

Dual Bus Interface Util: 
issued_total_row = 1616 
issued_total_col = 9360 
Row_Bus_Util =  0.020231 
CoL_Bus_Util = 0.117182 
Either_Row_CoL_Bus_Util = 0.130102 
Issued_on_Two_Bus_Simul_Util = 0.007311 
issued_two_Eff = 0.056197 
queue_avg = 0.099642 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0996419
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=79876 n_nop=69408 n_act=876 n_pre=860 n_ref_event=0 n_req=2452 n_rd=148 n_rd_L2_A=0 n_write=0 n_wr_bk=9216 bw_util=0.1172
n_activity=25597 dram_eff=0.3658
bk0: 8a 77374i bk1: 0a 77526i bk2: 48a 77356i bk3: 50a 77332i bk4: 16a 76539i bk5: 26a 76902i bk6: 0a 77380i bk7: 0a 77085i bk8: 0a 77541i bk9: 0a 77276i bk10: 0a 77714i bk11: 0a 77737i bk12: 0a 77839i bk13: 0a 77756i bk14: 0a 77794i bk15: 0a 77773i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.642741
Row_Buffer_Locality_read = 0.918919
Row_Buffer_Locality_write = 0.625000
Bank_Level_Parallism = 2.037469
Bank_Level_Parallism_Col = 1.702316
Bank_Level_Parallism_Ready = 1.332337
write_to_read_ratio_blp_rw_average = 0.977367
GrpLevelPara = 1.456857 

BW Util details:
bwutil = 0.117232 
total_CMD = 79876 
util_bw = 9364 
Wasted_Col = 7755 
Wasted_Row = 3271 
Idle = 59486 

BW Util Bottlenecks: 
RCDc_limit = 129 
RCDWRc_limit = 4835 
WTRc_limit = 72 
RTWc_limit = 96 
CCDLc_limit = 5132 
rwq = 0 
CCDLc_limit_alone = 5119 
WTRc_limit_alone = 67 
RTWc_limit_alone = 88 

Commands details: 
total_CMD = 79876 
n_nop = 69408 
Read = 148 
Write = 0 
L2_Alloc = 0 
L2_WB = 9216 
n_act = 876 
n_pre = 860 
n_ref = 0 
n_req = 2452 
total_req = 9364 

Dual Bus Interface Util: 
issued_total_row = 1736 
issued_total_col = 9364 
Row_Bus_Util =  0.021734 
CoL_Bus_Util = 0.117232 
Either_Row_CoL_Bus_Util = 0.131053 
Issued_on_Two_Bus_Simul_Util = 0.007912 
issued_two_Eff = 0.060374 
queue_avg = 0.111986 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.111986
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 1): 
Ready @ 106466 -   mf: uid=6156677, sid4294967295:w4294967295, part=13, addr=0xc094ef80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (106366), 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=79876 n_nop=69468 n_act=852 n_pre=836 n_ref_event=0 n_req=2451 n_rd=148 n_rd_L2_A=0 n_write=0 n_wr_bk=9212 bw_util=0.1172
n_activity=25836 dram_eff=0.3623
bk0: 8a 77375i bk1: 0a 77939i bk2: 48a 77579i bk3: 50a 77410i bk4: 16a 77064i bk5: 26a 76659i bk6: 0a 77491i bk7: 0a 77328i bk8: 0a 77719i bk9: 0a 77216i bk10: 0a 77894i bk11: 0a 77392i bk12: 0a 77932i bk13: 0a 77923i bk14: 0a 77677i bk15: 0a 77659i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.652387
Row_Buffer_Locality_read = 0.912162
Row_Buffer_Locality_write = 0.635693
Bank_Level_Parallism = 1.949954
Bank_Level_Parallism_Col = 1.633895
Bank_Level_Parallism_Ready = 1.261325
write_to_read_ratio_blp_rw_average = 0.977441
GrpLevelPara = 1.424343 

BW Util details:
bwutil = 0.117182 
total_CMD = 79876 
util_bw = 9360 
Wasted_Col = 7743 
Wasted_Row = 3518 
Idle = 59255 

BW Util Bottlenecks: 
RCDc_limit = 142 
RCDWRc_limit = 4757 
WTRc_limit = 72 
RTWc_limit = 75 
CCDLc_limit = 5217 
rwq = 0 
CCDLc_limit_alone = 5188 
WTRc_limit_alone = 54 
RTWc_limit_alone = 64 

Commands details: 
total_CMD = 79876 
n_nop = 69468 
Read = 148 
Write = 0 
L2_Alloc = 0 
L2_WB = 9212 
n_act = 852 
n_pre = 836 
n_ref = 0 
n_req = 2451 
total_req = 9360 

Dual Bus Interface Util: 
issued_total_row = 1688 
issued_total_col = 9360 
Row_Bus_Util =  0.021133 
CoL_Bus_Util = 0.117182 
Either_Row_CoL_Bus_Util = 0.130302 
Issued_on_Two_Bus_Simul_Util = 0.008012 
issued_two_Eff = 0.061491 
queue_avg = 0.110384 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.110384
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=79876 n_nop=69529 n_act=790 n_pre=774 n_ref_event=0 n_req=2452 n_rd=148 n_rd_L2_A=0 n_write=0 n_wr_bk=9216 bw_util=0.1172
n_activity=25237 dram_eff=0.371
bk0: 8a 77614i bk1: 0a 77900i bk2: 48a 77302i bk3: 50a 77685i bk4: 16a 77245i bk5: 26a 77018i bk6: 0a 77164i bk7: 0a 77528i bk8: 0a 77741i bk9: 0a 77579i bk10: 0a 77959i bk11: 0a 77801i bk12: 0a 77806i bk13: 0a 77685i bk14: 0a 77843i bk15: 0a 77649i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.677814
Row_Buffer_Locality_read = 0.905405
Row_Buffer_Locality_write = 0.663194
Bank_Level_Parallism = 1.946088
Bank_Level_Parallism_Col = 1.641234
Bank_Level_Parallism_Ready = 1.279688
write_to_read_ratio_blp_rw_average = 0.976371
GrpLevelPara = 1.427108 

BW Util details:
bwutil = 0.117232 
total_CMD = 79876 
util_bw = 9364 
Wasted_Col = 7509 
Wasted_Row = 3141 
Idle = 59862 

BW Util Bottlenecks: 
RCDc_limit = 139 
RCDWRc_limit = 4380 
WTRc_limit = 78 
RTWc_limit = 115 
CCDLc_limit = 5182 
rwq = 0 
CCDLc_limit_alone = 5178 
WTRc_limit_alone = 78 
RTWc_limit_alone = 111 

Commands details: 
total_CMD = 79876 
n_nop = 69529 
Read = 148 
Write = 0 
L2_Alloc = 0 
L2_WB = 9216 
n_act = 790 
n_pre = 774 
n_ref = 0 
n_req = 2452 
total_req = 9364 

Dual Bus Interface Util: 
issued_total_row = 1564 
issued_total_col = 9364 
Row_Bus_Util =  0.019580 
CoL_Bus_Util = 0.117232 
Either_Row_CoL_Bus_Util = 0.129538 
Issued_on_Two_Bus_Simul_Util = 0.007274 
issued_two_Eff = 0.056152 
queue_avg = 0.105476 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.105476
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=79876 n_nop=69512 n_act=797 n_pre=781 n_ref_event=0 n_req=2452 n_rd=148 n_rd_L2_A=0 n_write=0 n_wr_bk=9216 bw_util=0.1172
n_activity=25508 dram_eff=0.3671
bk0: 8a 77561i bk1: 0a 77598i bk2: 48a 77406i bk3: 50a 77626i bk4: 16a 77408i bk5: 26a 76928i bk6: 0a 77434i bk7: 0a 77418i bk8: 0a 77833i bk9: 0a 77494i bk10: 0a 77848i bk11: 0a 77677i bk12: 0a 77774i bk13: 0a 77690i bk14: 0a 77779i bk15: 0a 77755i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.674959
Row_Buffer_Locality_read = 0.898649
Row_Buffer_Locality_write = 0.660590
Bank_Level_Parallism = 1.928680
Bank_Level_Parallism_Col = 1.646314
Bank_Level_Parallism_Ready = 1.285455
write_to_read_ratio_blp_rw_average = 0.974704
GrpLevelPara = 1.428614 

BW Util details:
bwutil = 0.117232 
total_CMD = 79876 
util_bw = 9364 
Wasted_Col = 7612 
Wasted_Row = 3369 
Idle = 59531 

BW Util Bottlenecks: 
RCDc_limit = 172 
RCDWRc_limit = 4461 
WTRc_limit = 52 
RTWc_limit = 107 
CCDLc_limit = 5137 
rwq = 0 
CCDLc_limit_alone = 5128 
WTRc_limit_alone = 47 
RTWc_limit_alone = 103 

Commands details: 
total_CMD = 79876 
n_nop = 69512 
Read = 148 
Write = 0 
L2_Alloc = 0 
L2_WB = 9216 
n_act = 797 
n_pre = 781 
n_ref = 0 
n_req = 2452 
total_req = 9364 

Dual Bus Interface Util: 
issued_total_row = 1578 
issued_total_col = 9364 
Row_Bus_Util =  0.019756 
CoL_Bus_Util = 0.117232 
Either_Row_CoL_Bus_Util = 0.129751 
Issued_on_Two_Bus_Simul_Util = 0.007236 
issued_two_Eff = 0.055770 
queue_avg = 0.105589 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.105589
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=79876 n_nop=69442 n_act=837 n_pre=821 n_ref_event=0 n_req=2456 n_rd=150 n_rd_L2_A=0 n_write=0 n_wr_bk=9224 bw_util=0.1174
n_activity=25558 dram_eff=0.3668
bk0: 0a 77831i bk1: 8a 77553i bk2: 48a 77109i bk3: 50a 77600i bk4: 26a 77190i bk5: 18a 77144i bk6: 0a 77590i bk7: 0a 77571i bk8: 0a 77527i bk9: 0a 77304i bk10: 0a 77579i bk11: 0a 77507i bk12: 0a 77591i bk13: 0a 77712i bk14: 0a 77695i bk15: 0a 77630i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.659202
Row_Buffer_Locality_read = 0.913333
Row_Buffer_Locality_write = 0.642671
Bank_Level_Parallism = 1.962682
Bank_Level_Parallism_Col = 1.636975
Bank_Level_Parallism_Ready = 1.285470
write_to_read_ratio_blp_rw_average = 0.975224
GrpLevelPara = 1.409244 

BW Util details:
bwutil = 0.117357 
total_CMD = 79876 
util_bw = 9374 
Wasted_Col = 7912 
Wasted_Row = 3267 
Idle = 59323 

BW Util Bottlenecks: 
RCDc_limit = 127 
RCDWRc_limit = 4791 
WTRc_limit = 82 
RTWc_limit = 89 
CCDLc_limit = 5498 
rwq = 0 
CCDLc_limit_alone = 5484 
WTRc_limit_alone = 68 
RTWc_limit_alone = 89 

Commands details: 
total_CMD = 79876 
n_nop = 69442 
Read = 150 
Write = 0 
L2_Alloc = 0 
L2_WB = 9224 
n_act = 837 
n_pre = 821 
n_ref = 0 
n_req = 2456 
total_req = 9374 

Dual Bus Interface Util: 
issued_total_row = 1658 
issued_total_col = 9374 
Row_Bus_Util =  0.020757 
CoL_Bus_Util = 0.117357 
Either_Row_CoL_Bus_Util = 0.130627 
Issued_on_Two_Bus_Simul_Util = 0.007487 
issued_two_Eff = 0.057313 
queue_avg = 0.119585 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.119585
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=79876 n_nop=69510 n_act=816 n_pre=800 n_ref_event=0 n_req=2456 n_rd=150 n_rd_L2_A=0 n_write=0 n_wr_bk=9224 bw_util=0.1174
n_activity=25473 dram_eff=0.368
bk0: 0a 77754i bk1: 8a 77584i bk2: 48a 77364i bk3: 50a 77548i bk4: 26a 77192i bk5: 18a 77069i bk6: 0a 77423i bk7: 0a 77652i bk8: 0a 77520i bk9: 0a 77191i bk10: 0a 77700i bk11: 0a 77575i bk12: 0a 77727i bk13: 0a 77703i bk14: 0a 77579i bk15: 0a 77811i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.667752
Row_Buffer_Locality_read = 0.920000
Row_Buffer_Locality_write = 0.651344
Bank_Level_Parallism = 1.993732
Bank_Level_Parallism_Col = 1.681590
Bank_Level_Parallism_Ready = 1.295178
write_to_read_ratio_blp_rw_average = 0.976460
GrpLevelPara = 1.438502 

BW Util details:
bwutil = 0.117357 
total_CMD = 79876 
util_bw = 9374 
Wasted_Col = 7456 
Wasted_Row = 3273 
Idle = 59773 

BW Util Bottlenecks: 
RCDc_limit = 123 
RCDWRc_limit = 4395 
WTRc_limit = 77 
RTWc_limit = 145 
CCDLc_limit = 5240 
rwq = 0 
CCDLc_limit_alone = 5225 
WTRc_limit_alone = 62 
RTWc_limit_alone = 145 

Commands details: 
total_CMD = 79876 
n_nop = 69510 
Read = 150 
Write = 0 
L2_Alloc = 0 
L2_WB = 9224 
n_act = 816 
n_pre = 800 
n_ref = 0 
n_req = 2456 
total_req = 9374 

Dual Bus Interface Util: 
issued_total_row = 1616 
issued_total_col = 9374 
Row_Bus_Util =  0.020231 
CoL_Bus_Util = 0.117357 
Either_Row_CoL_Bus_Util = 0.129776 
Issued_on_Two_Bus_Simul_Util = 0.007812 
issued_two_Eff = 0.060197 
queue_avg = 0.121313 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.121313
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 1): 
Ready @ 106433 -   mf: uid=6156676, sid4294967295:w4294967295, part=18, addr=0xc08f2b00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (106333), 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=79876 n_nop=69493 n_act=823 n_pre=807 n_ref_event=0 n_req=2445 n_rd=142 n_rd_L2_A=0 n_write=0 n_wr_bk=9212 bw_util=0.1171
n_activity=25238 dram_eff=0.3706
bk0: 0a 77708i bk1: 8a 77830i bk2: 40a 77313i bk3: 50a 77400i bk4: 26a 77345i bk5: 18a 77085i bk6: 0a 77272i bk7: 0a 77654i bk8: 0a 77652i bk9: 0a 77157i bk10: 0a 77441i bk11: 0a 77735i bk12: 0a 77877i bk13: 0a 77228i bk14: 0a 77999i bk15: 0a 77908i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.663395
Row_Buffer_Locality_read = 0.894366
Row_Buffer_Locality_write = 0.649153
Bank_Level_Parallism = 1.975564
Bank_Level_Parallism_Col = 1.678307
Bank_Level_Parallism_Ready = 1.304362
write_to_read_ratio_blp_rw_average = 0.976783
GrpLevelPara = 1.449997 

BW Util details:
bwutil = 0.117107 
total_CMD = 79876 
util_bw = 9354 
Wasted_Col = 7571 
Wasted_Row = 3250 
Idle = 59701 

BW Util Bottlenecks: 
RCDc_limit = 156 
RCDWRc_limit = 4627 
WTRc_limit = 66 
RTWc_limit = 169 
CCDLc_limit = 4942 
rwq = 0 
CCDLc_limit_alone = 4925 
WTRc_limit_alone = 59 
RTWc_limit_alone = 159 

Commands details: 
total_CMD = 79876 
n_nop = 69493 
Read = 142 
Write = 0 
L2_Alloc = 0 
L2_WB = 9212 
n_act = 823 
n_pre = 807 
n_ref = 0 
n_req = 2445 
total_req = 9354 

Dual Bus Interface Util: 
issued_total_row = 1630 
issued_total_col = 9354 
Row_Bus_Util =  0.020407 
CoL_Bus_Util = 0.117107 
Either_Row_CoL_Bus_Util = 0.129989 
Issued_on_Two_Bus_Simul_Util = 0.007524 
issued_two_Eff = 0.057883 
queue_avg = 0.113338 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.113338
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 1): 
Ready @ 106429 -   mf: uid=6156675, sid4294967295:w4294967295, part=19, addr=0xc08f2a80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (106329), 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=79876 n_nop=69469 n_act=843 n_pre=827 n_ref_event=0 n_req=2446 n_rd=142 n_rd_L2_A=0 n_write=0 n_wr_bk=9216 bw_util=0.1172
n_activity=25465 dram_eff=0.3675
bk0: 0a 77530i bk1: 8a 77240i bk2: 40a 77215i bk3: 50a 77533i bk4: 26a 77160i bk5: 18a 77459i bk6: 0a 77417i bk7: 0a 77554i bk8: 0a 77477i bk9: 0a 77125i bk10: 0a 77589i bk11: 0a 77751i bk12: 0a 77725i bk13: 0a 77585i bk14: 0a 77752i bk15: 0a 77863i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.655356
Row_Buffer_Locality_read = 0.908451
Row_Buffer_Locality_write = 0.639757
Bank_Level_Parallism = 2.004902
Bank_Level_Parallism_Col = 1.671069
Bank_Level_Parallism_Ready = 1.287668
write_to_read_ratio_blp_rw_average = 0.975071
GrpLevelPara = 1.437174 

BW Util details:
bwutil = 0.117157 
total_CMD = 79876 
util_bw = 9358 
Wasted_Col = 7616 
Wasted_Row = 3220 
Idle = 59682 

BW Util Bottlenecks: 
RCDc_limit = 123 
RCDWRc_limit = 4656 
WTRc_limit = 115 
RTWc_limit = 118 
CCDLc_limit = 5194 
rwq = 0 
CCDLc_limit_alone = 5160 
WTRc_limit_alone = 98 
RTWc_limit_alone = 101 

Commands details: 
total_CMD = 79876 
n_nop = 69469 
Read = 142 
Write = 0 
L2_Alloc = 0 
L2_WB = 9216 
n_act = 843 
n_pre = 827 
n_ref = 0 
n_req = 2446 
total_req = 9358 

Dual Bus Interface Util: 
issued_total_row = 1670 
issued_total_col = 9358 
Row_Bus_Util =  0.020907 
CoL_Bus_Util = 0.117157 
Either_Row_CoL_Bus_Util = 0.130289 
Issued_on_Two_Bus_Simul_Util = 0.007775 
issued_two_Eff = 0.059671 
queue_avg = 0.099955 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0999549
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=79876 n_nop=69555 n_act=782 n_pre=766 n_ref_event=0 n_req=2457 n_rd=153 n_rd_L2_A=0 n_write=0 n_wr_bk=9216 bw_util=0.1173
n_activity=25133 dram_eff=0.3728
bk0: 0a 77474i bk1: 8a 77622i bk2: 52a 77463i bk3: 50a 77694i bk4: 26a 77304i bk5: 17a 77463i bk6: 0a 77579i bk7: 0a 77850i bk8: 0a 77571i bk9: 0a 77786i bk10: 0a 77515i bk11: 0a 77722i bk12: 0a 77534i bk13: 0a 78007i bk14: 0a 77684i bk15: 0a 77792i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.681726
Row_Buffer_Locality_read = 0.921569
Row_Buffer_Locality_write = 0.665799
Bank_Level_Parallism = 1.915860
Bank_Level_Parallism_Col = 1.613000
Bank_Level_Parallism_Ready = 1.264382
write_to_read_ratio_blp_rw_average = 0.976726
GrpLevelPara = 1.413324 

BW Util details:
bwutil = 0.117294 
total_CMD = 79876 
util_bw = 9369 
Wasted_Col = 7594 
Wasted_Row = 3087 
Idle = 59826 

BW Util Bottlenecks: 
RCDc_limit = 125 
RCDWRc_limit = 4348 
WTRc_limit = 43 
RTWc_limit = 88 
CCDLc_limit = 5233 
rwq = 0 
CCDLc_limit_alone = 5223 
WTRc_limit_alone = 33 
RTWc_limit_alone = 88 

Commands details: 
total_CMD = 79876 
n_nop = 69555 
Read = 153 
Write = 0 
L2_Alloc = 0 
L2_WB = 9216 
n_act = 782 
n_pre = 766 
n_ref = 0 
n_req = 2457 
total_req = 9369 

Dual Bus Interface Util: 
issued_total_row = 1548 
issued_total_col = 9369 
Row_Bus_Util =  0.019380 
CoL_Bus_Util = 0.117294 
Either_Row_CoL_Bus_Util = 0.129213 
Issued_on_Two_Bus_Simul_Util = 0.007462 
issued_two_Eff = 0.057746 
queue_avg = 0.115554 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.115554
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=79876 n_nop=69477 n_act=816 n_pre=800 n_ref_event=0 n_req=2454 n_rd=150 n_rd_L2_A=0 n_write=0 n_wr_bk=9216 bw_util=0.1173
n_activity=25967 dram_eff=0.3607
bk0: 0a 77184i bk1: 8a 77690i bk2: 48a 77087i bk3: 50a 77277i bk4: 26a 77040i bk5: 18a 77149i bk6: 0a 77457i bk7: 0a 77635i bk8: 0a 77472i bk9: 0a 77496i bk10: 0a 77924i bk11: 0a 77753i bk12: 0a 77696i bk13: 0a 77782i bk14: 0a 77731i bk15: 0a 77804i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.667482
Row_Buffer_Locality_read = 0.920000
Row_Buffer_Locality_write = 0.651042
Bank_Level_Parallism = 1.947839
Bank_Level_Parallism_Col = 1.667462
Bank_Level_Parallism_Ready = 1.304399
write_to_read_ratio_blp_rw_average = 0.977959
GrpLevelPara = 1.422141 

BW Util details:
bwutil = 0.117257 
total_CMD = 79876 
util_bw = 9366 
Wasted_Col = 7726 
Wasted_Row = 3594 
Idle = 59190 

BW Util Bottlenecks: 
RCDc_limit = 136 
RCDWRc_limit = 4559 
WTRc_limit = 63 
RTWc_limit = 179 
CCDLc_limit = 5454 
rwq = 0 
CCDLc_limit_alone = 5406 
WTRc_limit_alone = 42 
RTWc_limit_alone = 152 

Commands details: 
total_CMD = 79876 
n_nop = 69477 
Read = 150 
Write = 0 
L2_Alloc = 0 
L2_WB = 9216 
n_act = 816 
n_pre = 800 
n_ref = 0 
n_req = 2454 
total_req = 9366 

Dual Bus Interface Util: 
issued_total_row = 1616 
issued_total_col = 9366 
Row_Bus_Util =  0.020231 
CoL_Bus_Util = 0.117257 
Either_Row_CoL_Bus_Util = 0.130189 
Issued_on_Two_Bus_Simul_Util = 0.007299 
issued_two_Eff = 0.056063 
queue_avg = 0.115629 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.115629
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=79876 n_nop=69470 n_act=813 n_pre=797 n_ref_event=0 n_req=2452 n_rd=148 n_rd_L2_A=0 n_write=0 n_wr_bk=9216 bw_util=0.1172
n_activity=25683 dram_eff=0.3646
bk0: 0a 77533i bk1: 8a 77422i bk2: 48a 77565i bk3: 50a 77652i bk4: 26a 76967i bk5: 16a 77060i bk6: 0a 77691i bk7: 0a 77613i bk8: 0a 77300i bk9: 0a 77501i bk10: 0a 77761i bk11: 0a 77705i bk12: 0a 77797i bk13: 0a 77889i bk14: 0a 77816i bk15: 0a 77987i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.668434
Row_Buffer_Locality_read = 0.912162
Row_Buffer_Locality_write = 0.652778
Bank_Level_Parallism = 1.904089
Bank_Level_Parallism_Col = 1.620287
Bank_Level_Parallism_Ready = 1.280863
write_to_read_ratio_blp_rw_average = 0.977415
GrpLevelPara = 1.404159 

BW Util details:
bwutil = 0.117232 
total_CMD = 79876 
util_bw = 9364 
Wasted_Col = 7942 
Wasted_Row = 3286 
Idle = 59284 

BW Util Bottlenecks: 
RCDc_limit = 129 
RCDWRc_limit = 4705 
WTRc_limit = 32 
RTWc_limit = 136 
CCDLc_limit = 5270 
rwq = 0 
CCDLc_limit_alone = 5254 
WTRc_limit_alone = 28 
RTWc_limit_alone = 124 

Commands details: 
total_CMD = 79876 
n_nop = 69470 
Read = 148 
Write = 0 
L2_Alloc = 0 
L2_WB = 9216 
n_act = 813 
n_pre = 797 
n_ref = 0 
n_req = 2452 
total_req = 9364 

Dual Bus Interface Util: 
issued_total_row = 1610 
issued_total_col = 9364 
Row_Bus_Util =  0.020156 
CoL_Bus_Util = 0.117232 
Either_Row_CoL_Bus_Util = 0.130277 
Issued_on_Two_Bus_Simul_Util = 0.007111 
issued_two_Eff = 0.054584 
queue_avg = 0.098916 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.0989158
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=79876 n_nop=69457 n_act=832 n_pre=816 n_ref_event=0 n_req=2452 n_rd=148 n_rd_L2_A=0 n_write=0 n_wr_bk=9216 bw_util=0.1172
n_activity=25687 dram_eff=0.3645
bk0: 0a 77487i bk1: 8a 77526i bk2: 48a 77370i bk3: 50a 77603i bk4: 26a 77200i bk5: 16a 77312i bk6: 0a 77248i bk7: 0a 77785i bk8: 0a 77219i bk9: 0a 77372i bk10: 0a 77546i bk11: 0a 77767i bk12: 0a 77583i bk13: 0a 77526i bk14: 0a 77831i bk15: 0a 77991i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.660685
Row_Buffer_Locality_read = 0.925676
Row_Buffer_Locality_write = 0.643663
Bank_Level_Parallism = 1.965977
Bank_Level_Parallism_Col = 1.662952
Bank_Level_Parallism_Ready = 1.291756
write_to_read_ratio_blp_rw_average = 0.977007
GrpLevelPara = 1.442691 

BW Util details:
bwutil = 0.117232 
total_CMD = 79876 
util_bw = 9364 
Wasted_Col = 7551 
Wasted_Row = 3483 
Idle = 59478 

BW Util Bottlenecks: 
RCDc_limit = 129 
RCDWRc_limit = 4529 
WTRc_limit = 58 
RTWc_limit = 95 
CCDLc_limit = 5073 
rwq = 0 
CCDLc_limit_alone = 5046 
WTRc_limit_alone = 47 
RTWc_limit_alone = 79 

Commands details: 
total_CMD = 79876 
n_nop = 69457 
Read = 148 
Write = 0 
L2_Alloc = 0 
L2_WB = 9216 
n_act = 832 
n_pre = 816 
n_ref = 0 
n_req = 2452 
total_req = 9364 

Dual Bus Interface Util: 
issued_total_row = 1648 
issued_total_col = 9364 
Row_Bus_Util =  0.020632 
CoL_Bus_Util = 0.117232 
Either_Row_CoL_Bus_Util = 0.130440 
Issued_on_Two_Bus_Simul_Util = 0.007424 
issued_two_Eff = 0.056915 
queue_avg = 0.103535 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.103535
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=79876 n_nop=69459 n_act=838 n_pre=822 n_ref_event=0 n_req=2449 n_rd=143 n_rd_L2_A=0 n_write=0 n_wr_bk=9224 bw_util=0.1173
n_activity=25638 dram_eff=0.3654
bk0: 3a 77272i bk1: 8a 77592i bk2: 42a 77751i bk3: 48a 77095i bk4: 24a 77077i bk5: 18a 77143i bk6: 0a 77656i bk7: 0a 77267i bk8: 0a 77551i bk9: 0a 77445i bk10: 0a 77947i bk11: 0a 77357i bk12: 0a 77608i bk13: 0a 77804i bk14: 0a 77649i bk15: 0a 77905i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.657820
Row_Buffer_Locality_read = 0.916084
Row_Buffer_Locality_write = 0.641804
Bank_Level_Parallism = 1.966275
Bank_Level_Parallism_Col = 1.657170
Bank_Level_Parallism_Ready = 1.296253
write_to_read_ratio_blp_rw_average = 0.978609
GrpLevelPara = 1.422899 

BW Util details:
bwutil = 0.117269 
total_CMD = 79876 
util_bw = 9367 
Wasted_Col = 7786 
Wasted_Row = 3366 
Idle = 59357 

BW Util Bottlenecks: 
RCDc_limit = 128 
RCDWRc_limit = 4681 
WTRc_limit = 59 
RTWc_limit = 77 
CCDLc_limit = 5214 
rwq = 0 
CCDLc_limit_alone = 5202 
WTRc_limit_alone = 52 
RTWc_limit_alone = 72 

Commands details: 
total_CMD = 79876 
n_nop = 69459 
Read = 143 
Write = 0 
L2_Alloc = 0 
L2_WB = 9224 
n_act = 838 
n_pre = 822 
n_ref = 0 
n_req = 2449 
total_req = 9367 

Dual Bus Interface Util: 
issued_total_row = 1660 
issued_total_col = 9367 
Row_Bus_Util =  0.020782 
CoL_Bus_Util = 0.117269 
Either_Row_CoL_Bus_Util = 0.130415 
Issued_on_Two_Bus_Simul_Util = 0.007637 
issued_two_Eff = 0.058558 
queue_avg = 0.114715 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.114715
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 1): 
Ready @ 106397 -   mf: uid=6156674, sid4294967295:w4294967295, part=25, addr=0xc0997780, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (106297), 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=79876 n_nop=69491 n_act=796 n_pre=780 n_ref_event=0 n_req=2447 n_rd=140 n_rd_L2_A=0 n_write=0 n_wr_bk=9228 bw_util=0.1173
n_activity=25901 dram_eff=0.3617
bk0: 0a 77432i bk1: 8a 77521i bk2: 42a 77447i bk3: 48a 77377i bk4: 24a 77287i bk5: 18a 77380i bk6: 0a 77795i bk7: 0a 77337i bk8: 0a 77587i bk9: 0a 77485i bk10: 0a 78034i bk11: 0a 77559i bk12: 0a 78055i bk13: 0a 77617i bk14: 0a 77866i bk15: 0a 77855i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.674704
Row_Buffer_Locality_read = 0.928571
Row_Buffer_Locality_write = 0.659298
Bank_Level_Parallism = 1.897244
Bank_Level_Parallism_Col = 1.608783
Bank_Level_Parallism_Ready = 1.268681
write_to_read_ratio_blp_rw_average = 0.982072
GrpLevelPara = 1.401662 

BW Util details:
bwutil = 0.117282 
total_CMD = 79876 
util_bw = 9368 
Wasted_Col = 7796 
Wasted_Row = 3302 
Idle = 59410 

BW Util Bottlenecks: 
RCDc_limit = 94 
RCDWRc_limit = 4609 
WTRc_limit = 41 
RTWc_limit = 111 
CCDLc_limit = 5253 
rwq = 0 
CCDLc_limit_alone = 5247 
WTRc_limit_alone = 39 
RTWc_limit_alone = 107 

Commands details: 
total_CMD = 79876 
n_nop = 69491 
Read = 140 
Write = 0 
L2_Alloc = 0 
L2_WB = 9228 
n_act = 796 
n_pre = 780 
n_ref = 0 
n_req = 2447 
total_req = 9368 

Dual Bus Interface Util: 
issued_total_row = 1576 
issued_total_col = 9368 
Row_Bus_Util =  0.019731 
CoL_Bus_Util = 0.117282 
Either_Row_CoL_Bus_Util = 0.130014 
Issued_on_Two_Bus_Simul_Util = 0.006998 
issued_two_Eff = 0.053828 
queue_avg = 0.094584 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.0945841
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=79876 n_nop=69535 n_act=812 n_pre=796 n_ref_event=0 n_req=2441 n_rd=136 n_rd_L2_A=0 n_write=0 n_wr_bk=9220 bw_util=0.1171
n_activity=25382 dram_eff=0.3686
bk0: 0a 77451i bk1: 8a 77716i bk2: 42a 77633i bk3: 48a 77196i bk4: 20a 76967i bk5: 18a 77044i bk6: 0a 77561i bk7: 0a 77521i bk8: 0a 77517i bk9: 0a 77975i bk10: 0a 77678i bk11: 0a 77684i bk12: 0a 77751i bk13: 0a 77668i bk14: 0a 78057i bk15: 0a 77619i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.667349
Row_Buffer_Locality_read = 0.897059
Row_Buffer_Locality_write = 0.653796
Bank_Level_Parallism = 1.952402
Bank_Level_Parallism_Col = 1.636075
Bank_Level_Parallism_Ready = 1.272232
write_to_read_ratio_blp_rw_average = 0.980808
GrpLevelPara = 1.415598 

BW Util details:
bwutil = 0.117132 
total_CMD = 79876 
util_bw = 9356 
Wasted_Col = 7624 
Wasted_Row = 3210 
Idle = 59686 

BW Util Bottlenecks: 
RCDc_limit = 162 
RCDWRc_limit = 4423 
WTRc_limit = 24 
RTWc_limit = 99 
CCDLc_limit = 5211 
rwq = 0 
CCDLc_limit_alone = 5211 
WTRc_limit_alone = 24 
RTWc_limit_alone = 99 

Commands details: 
total_CMD = 79876 
n_nop = 69535 
Read = 136 
Write = 0 
L2_Alloc = 0 
L2_WB = 9220 
n_act = 812 
n_pre = 796 
n_ref = 0 
n_req = 2441 
total_req = 9356 

Dual Bus Interface Util: 
issued_total_row = 1608 
issued_total_col = 9356 
Row_Bus_Util =  0.020131 
CoL_Bus_Util = 0.117132 
Either_Row_CoL_Bus_Util = 0.129463 
Issued_on_Two_Bus_Simul_Util = 0.007800 
issued_two_Eff = 0.060246 
queue_avg = 0.103861 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.103861
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=79876 n_nop=69503 n_act=820 n_pre=804 n_ref_event=0 n_req=2438 n_rd=134 n_rd_L2_A=0 n_write=0 n_wr_bk=9216 bw_util=0.1171
n_activity=25713 dram_eff=0.3636
bk0: 0a 77317i bk1: 8a 77538i bk2: 42a 77730i bk3: 48a 77270i bk4: 18a 77129i bk5: 18a 77099i bk6: 0a 77439i bk7: 0a 77462i bk8: 0a 77637i bk9: 0a 77753i bk10: 0a 77619i bk11: 0a 77916i bk12: 0a 77664i bk13: 0a 77938i bk14: 0a 78000i bk15: 0a 77838i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.663659
Row_Buffer_Locality_read = 0.902985
Row_Buffer_Locality_write = 0.649740
Bank_Level_Parallism = 1.922755
Bank_Level_Parallism_Col = 1.613863
Bank_Level_Parallism_Ready = 1.263422
write_to_read_ratio_blp_rw_average = 0.979370
GrpLevelPara = 1.402649 

BW Util details:
bwutil = 0.117056 
total_CMD = 79876 
util_bw = 9350 
Wasted_Col = 7801 
Wasted_Row = 3187 
Idle = 59538 

BW Util Bottlenecks: 
RCDc_limit = 145 
RCDWRc_limit = 4600 
WTRc_limit = 43 
RTWc_limit = 55 
CCDLc_limit = 5244 
rwq = 0 
CCDLc_limit_alone = 5232 
WTRc_limit_alone = 35 
RTWc_limit_alone = 51 

Commands details: 
total_CMD = 79876 
n_nop = 69503 
Read = 134 
Write = 0 
L2_Alloc = 0 
L2_WB = 9216 
n_act = 820 
n_pre = 804 
n_ref = 0 
n_req = 2438 
total_req = 9350 

Dual Bus Interface Util: 
issued_total_row = 1624 
issued_total_col = 9350 
Row_Bus_Util =  0.020332 
CoL_Bus_Util = 0.117056 
Either_Row_CoL_Bus_Util = 0.129864 
Issued_on_Two_Bus_Simul_Util = 0.007524 
issued_two_Eff = 0.057939 
queue_avg = 0.093633 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0936326
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=79876 n_nop=69416 n_act=868 n_pre=852 n_ref_event=0 n_req=2450 n_rd=148 n_rd_L2_A=0 n_write=0 n_wr_bk=9208 bw_util=0.1171
n_activity=25739 dram_eff=0.3635
bk0: 8a 77621i bk1: 8a 77798i bk2: 48a 77640i bk3: 48a 77496i bk4: 18a 77216i bk5: 18a 76923i bk6: 0a 77590i bk7: 0a 77330i bk8: 0a 77287i bk9: 0a 77124i bk10: 0a 77809i bk11: 0a 77762i bk12: 0a 77620i bk13: 0a 77893i bk14: 0a 77630i bk15: 0a 77686i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.645714
Row_Buffer_Locality_read = 0.918919
Row_Buffer_Locality_write = 0.628149
Bank_Level_Parallism = 1.938187
Bank_Level_Parallism_Col = 1.610640
Bank_Level_Parallism_Ready = 1.250000
write_to_read_ratio_blp_rw_average = 0.979095
GrpLevelPara = 1.409509 

BW Util details:
bwutil = 0.117132 
total_CMD = 79876 
util_bw = 9356 
Wasted_Col = 7948 
Wasted_Row = 3355 
Idle = 59217 

BW Util Bottlenecks: 
RCDc_limit = 125 
RCDWRc_limit = 4919 
WTRc_limit = 43 
RTWc_limit = 68 
CCDLc_limit = 5236 
rwq = 0 
CCDLc_limit_alone = 5230 
WTRc_limit_alone = 37 
RTWc_limit_alone = 68 

Commands details: 
total_CMD = 79876 
n_nop = 69416 
Read = 148 
Write = 0 
L2_Alloc = 0 
L2_WB = 9208 
n_act = 868 
n_pre = 852 
n_ref = 0 
n_req = 2450 
total_req = 9356 

Dual Bus Interface Util: 
issued_total_row = 1720 
issued_total_col = 9356 
Row_Bus_Util =  0.021533 
CoL_Bus_Util = 0.117132 
Either_Row_CoL_Bus_Util = 0.130953 
Issued_on_Two_Bus_Simul_Util = 0.007712 
issued_two_Eff = 0.058891 
queue_avg = 0.088963 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0889629
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=79876 n_nop=69488 n_act=782 n_pre=766 n_ref_event=0 n_req=2452 n_rd=148 n_rd_L2_A=0 n_write=0 n_wr_bk=9216 bw_util=0.1172
n_activity=25239 dram_eff=0.371
bk0: 8a 77551i bk1: 8a 77760i bk2: 48a 77786i bk3: 48a 77523i bk4: 18a 77188i bk5: 18a 77414i bk6: 0a 77431i bk7: 0a 77579i bk8: 0a 77475i bk9: 0a 77354i bk10: 0a 77821i bk11: 0a 77533i bk12: 0a 77842i bk13: 0a 77879i bk14: 0a 78043i bk15: 0a 77939i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.681077
Row_Buffer_Locality_read = 0.918919
Row_Buffer_Locality_write = 0.665799
Bank_Level_Parallism = 1.897294
Bank_Level_Parallism_Col = 1.628660
Bank_Level_Parallism_Ready = 1.271145
write_to_read_ratio_blp_rw_average = 0.978484
GrpLevelPara = 1.424571 

BW Util details:
bwutil = 0.117232 
total_CMD = 79876 
util_bw = 9364 
Wasted_Col = 7491 
Wasted_Row = 3358 
Idle = 59663 

BW Util Bottlenecks: 
RCDc_limit = 129 
RCDWRc_limit = 4408 
WTRc_limit = 28 
RTWc_limit = 44 
CCDLc_limit = 5020 
rwq = 0 
CCDLc_limit_alone = 5010 
WTRc_limit_alone = 26 
RTWc_limit_alone = 36 

Commands details: 
total_CMD = 79876 
n_nop = 69488 
Read = 148 
Write = 0 
L2_Alloc = 0 
L2_WB = 9216 
n_act = 782 
n_pre = 766 
n_ref = 0 
n_req = 2452 
total_req = 9364 

Dual Bus Interface Util: 
issued_total_row = 1548 
issued_total_col = 9364 
Row_Bus_Util =  0.019380 
CoL_Bus_Util = 0.117232 
Either_Row_CoL_Bus_Util = 0.130052 
Issued_on_Two_Bus_Simul_Util = 0.006560 
issued_two_Eff = 0.050443 
queue_avg = 0.093432 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0934323
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=79876 n_nop=69437 n_act=855 n_pre=839 n_ref_event=0 n_req=2453 n_rd=149 n_rd_L2_A=0 n_write=0 n_wr_bk=9216 bw_util=0.1172
n_activity=25359 dram_eff=0.3693
bk0: 8a 77354i bk1: 8a 77478i bk2: 48a 77230i bk3: 49a 77302i bk4: 18a 77313i bk5: 18a 77332i bk6: 0a 77686i bk7: 0a 77416i bk8: 0a 77498i bk9: 0a 77265i bk10: 0a 77835i bk11: 0a 77688i bk12: 0a 77657i bk13: 0a 77587i bk14: 0a 77403i bk15: 0a 77678i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.651447
Row_Buffer_Locality_read = 0.906040
Row_Buffer_Locality_write = 0.634983
Bank_Level_Parallism = 1.995739
Bank_Level_Parallism_Col = 1.671563
Bank_Level_Parallism_Ready = 1.286706
write_to_read_ratio_blp_rw_average = 0.978369
GrpLevelPara = 1.440224 

BW Util details:
bwutil = 0.117244 
total_CMD = 79876 
util_bw = 9365 
Wasted_Col = 7569 
Wasted_Row = 3483 
Idle = 59459 

BW Util Bottlenecks: 
RCDc_limit = 163 
RCDWRc_limit = 4598 
WTRc_limit = 20 
RTWc_limit = 80 
CCDLc_limit = 5073 
rwq = 0 
CCDLc_limit_alone = 5062 
WTRc_limit_alone = 17 
RTWc_limit_alone = 72 

Commands details: 
total_CMD = 79876 
n_nop = 69437 
Read = 149 
Write = 0 
L2_Alloc = 0 
L2_WB = 9216 
n_act = 855 
n_pre = 839 
n_ref = 0 
n_req = 2453 
total_req = 9365 

Dual Bus Interface Util: 
issued_total_row = 1694 
issued_total_col = 9365 
Row_Bus_Util =  0.021208 
CoL_Bus_Util = 0.117244 
Either_Row_CoL_Bus_Util = 0.130690 
Issued_on_Two_Bus_Simul_Util = 0.007762 
issued_two_Eff = 0.059393 
queue_avg = 0.112086 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.112086
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=79876 n_nop=69488 n_act=809 n_pre=793 n_ref_event=0 n_req=2452 n_rd=148 n_rd_L2_A=0 n_write=0 n_wr_bk=9216 bw_util=0.1172
n_activity=25741 dram_eff=0.3638
bk0: 8a 77353i bk1: 8a 77426i bk2: 48a 77453i bk3: 48a 77215i bk4: 18a 77273i bk5: 18a 77355i bk6: 0a 77370i bk7: 0a 77475i bk8: 0a 77674i bk9: 0a 77675i bk10: 0a 77586i bk11: 0a 77735i bk12: 0a 77882i bk13: 0a 77978i bk14: 0a 77879i bk15: 0a 77550i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.670065
Row_Buffer_Locality_read = 0.918919
Row_Buffer_Locality_write = 0.654080
Bank_Level_Parallism = 1.953469
Bank_Level_Parallism_Col = 1.675741
Bank_Level_Parallism_Ready = 1.315250
write_to_read_ratio_blp_rw_average = 0.977534
GrpLevelPara = 1.446067 

BW Util details:
bwutil = 0.117232 
total_CMD = 79876 
util_bw = 9364 
Wasted_Col = 7519 
Wasted_Row = 3383 
Idle = 59610 

BW Util Bottlenecks: 
RCDc_limit = 120 
RCDWRc_limit = 4465 
WTRc_limit = 56 
RTWc_limit = 52 
CCDLc_limit = 4962 
rwq = 0 
CCDLc_limit_alone = 4958 
WTRc_limit_alone = 56 
RTWc_limit_alone = 48 

Commands details: 
total_CMD = 79876 
n_nop = 69488 
Read = 148 
Write = 0 
L2_Alloc = 0 
L2_WB = 9216 
n_act = 809 
n_pre = 793 
n_ref = 0 
n_req = 2452 
total_req = 9364 

Dual Bus Interface Util: 
issued_total_row = 1602 
issued_total_col = 9364 
Row_Bus_Util =  0.020056 
CoL_Bus_Util = 0.117232 
Either_Row_CoL_Bus_Util = 0.130052 
Issued_on_Two_Bus_Simul_Util = 0.007236 
issued_two_Eff = 0.055641 
queue_avg = 0.114102 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.114102

========= L2 cache stats =========
L2_cache_bank[0]: Access = 15554, Miss = 8600, Miss_rate = 0.553, Pending_hits = 137, Reservation_fails = 803
L2_cache_bank[1]: Access = 15482, Miss = 8606, Miss_rate = 0.556, Pending_hits = 181, Reservation_fails = 2447
L2_cache_bank[2]: Access = 15451, Miss = 8592, Miss_rate = 0.556, Pending_hits = 129, Reservation_fails = 525
L2_cache_bank[3]: Access = 15673, Miss = 8611, Miss_rate = 0.549, Pending_hits = 189, Reservation_fails = 1711
L2_cache_bank[4]: Access = 15375, Miss = 8591, Miss_rate = 0.559, Pending_hits = 139, Reservation_fails = 729
L2_cache_bank[5]: Access = 15588, Miss = 8604, Miss_rate = 0.552, Pending_hits = 216, Reservation_fails = 3541
L2_cache_bank[6]: Access = 15328, Miss = 8587, Miss_rate = 0.560, Pending_hits = 119, Reservation_fails = 860
L2_cache_bank[7]: Access = 15472, Miss = 8608, Miss_rate = 0.556, Pending_hits = 203, Reservation_fails = 3490
L2_cache_bank[8]: Access = 15309, Miss = 8604, Miss_rate = 0.562, Pending_hits = 135, Reservation_fails = 642
L2_cache_bank[9]: Access = 14930, Miss = 8604, Miss_rate = 0.576, Pending_hits = 185, Reservation_fails = 1125
L2_cache_bank[10]: Access = 15247, Miss = 8593, Miss_rate = 0.564, Pending_hits = 130, Reservation_fails = 656
L2_cache_bank[11]: Access = 14970, Miss = 8609, Miss_rate = 0.575, Pending_hits = 155, Reservation_fails = 1089
L2_cache_bank[12]: Access = 15249, Miss = 8608, Miss_rate = 0.564, Pending_hits = 128, Reservation_fails = 924
L2_cache_bank[13]: Access = 15178, Miss = 8599, Miss_rate = 0.567, Pending_hits = 189, Reservation_fails = 1694
L2_cache_bank[14]: Access = 15236, Miss = 8589, Miss_rate = 0.564, Pending_hits = 146, Reservation_fails = 1297
L2_cache_bank[15]: Access = 15050, Miss = 8610, Miss_rate = 0.572, Pending_hits = 197, Reservation_fails = 2217
L2_cache_bank[16]: Access = 15360, Miss = 8613, Miss_rate = 0.561, Pending_hits = 178, Reservation_fails = 936
L2_cache_bank[17]: Access = 15226, Miss = 8617, Miss_rate = 0.566, Pending_hits = 168, Reservation_fails = 1491
L2_cache_bank[18]: Access = 15382, Miss = 8602, Miss_rate = 0.559, Pending_hits = 160, Reservation_fails = 877
L2_cache_bank[19]: Access = 15114, Miss = 8605, Miss_rate = 0.569, Pending_hits = 182, Reservation_fails = 1781
L2_cache_bank[20]: Access = 15418, Miss = 8599, Miss_rate = 0.558, Pending_hits = 137, Reservation_fails = 1106
L2_cache_bank[21]: Access = 15222, Miss = 8585, Miss_rate = 0.564, Pending_hits = 211, Reservation_fails = 3386
L2_cache_bank[22]: Access = 15402, Miss = 8598, Miss_rate = 0.558, Pending_hits = 133, Reservation_fails = 808
L2_cache_bank[23]: Access = 15081, Miss = 8584, Miss_rate = 0.569, Pending_hits = 182, Reservation_fails = 2309
L2_cache_bank[24]: Access = 15382, Miss = 8617, Miss_rate = 0.560, Pending_hits = 135, Reservation_fails = 1013
L2_cache_bank[25]: Access = 15195, Miss = 8599, Miss_rate = 0.566, Pending_hits = 188, Reservation_fails = 1695
L2_cache_bank[26]: Access = 15301, Miss = 8591, Miss_rate = 0.561, Pending_hits = 125, Reservation_fails = 890
L2_cache_bank[27]: Access = 15182, Miss = 8588, Miss_rate = 0.566, Pending_hits = 179, Reservation_fails = 1953
L2_cache_bank[28]: Access = 15420, Miss = 8616, Miss_rate = 0.559, Pending_hits = 140, Reservation_fails = 1247
L2_cache_bank[29]: Access = 15351, Miss = 8612, Miss_rate = 0.561, Pending_hits = 182, Reservation_fails = 1772
L2_cache_bank[30]: Access = 15391, Miss = 8612, Miss_rate = 0.560, Pending_hits = 135, Reservation_fails = 982
L2_cache_bank[31]: Access = 15130, Miss = 8618, Miss_rate = 0.570, Pending_hits = 175, Reservation_fails = 2525
L2_cache_bank[32]: Access = 15687, Miss = 8617, Miss_rate = 0.549, Pending_hits = 186, Reservation_fails = 1131
L2_cache_bank[33]: Access = 15242, Miss = 8613, Miss_rate = 0.565, Pending_hits = 158, Reservation_fails = 1544
L2_cache_bank[34]: Access = 15585, Miss = 8629, Miss_rate = 0.554, Pending_hits = 164, Reservation_fails = 1223
L2_cache_bank[35]: Access = 15174, Miss = 8611, Miss_rate = 0.567, Pending_hits = 163, Reservation_fails = 1986
L2_cache_bank[36]: Access = 15215, Miss = 8590, Miss_rate = 0.565, Pending_hits = 158, Reservation_fails = 1286
L2_cache_bank[37]: Access = 15258, Miss = 8591, Miss_rate = 0.563, Pending_hits = 159, Reservation_fails = 879
L2_cache_bank[38]: Access = 15101, Miss = 8621, Miss_rate = 0.571, Pending_hits = 175, Reservation_fails = 1990
L2_cache_bank[39]: Access = 15176, Miss = 8586, Miss_rate = 0.566, Pending_hits = 166, Reservation_fails = 2383
L2_cache_bank[40]: Access = 15637, Miss = 8603, Miss_rate = 0.550, Pending_hits = 179, Reservation_fails = 483
L2_cache_bank[41]: Access = 15323, Miss = 8578, Miss_rate = 0.560, Pending_hits = 178, Reservation_fails = 1118
L2_cache_bank[42]: Access = 15544, Miss = 8605, Miss_rate = 0.554, Pending_hits = 165, Reservation_fails = 1446
L2_cache_bank[43]: Access = 15332, Miss = 8576, Miss_rate = 0.559, Pending_hits = 185, Reservation_fails = 1039
L2_cache_bank[44]: Access = 15638, Miss = 8612, Miss_rate = 0.551, Pending_hits = 181, Reservation_fails = 1394
L2_cache_bank[45]: Access = 15348, Miss = 8592, Miss_rate = 0.560, Pending_hits = 147, Reservation_fails = 948
L2_cache_bank[46]: Access = 15612, Miss = 8617, Miss_rate = 0.552, Pending_hits = 184, Reservation_fails = 1617
L2_cache_bank[47]: Access = 15401, Miss = 8596, Miss_rate = 0.558, Pending_hits = 170, Reservation_fails = 1448
L2_cache_bank[48]: Access = 16144, Miss = 8616, Miss_rate = 0.534, Pending_hits = 151, Reservation_fails = 878
L2_cache_bank[49]: Access = 15546, Miss = 8618, Miss_rate = 0.554, Pending_hits = 128, Reservation_fails = 1347
L2_cache_bank[50]: Access = 15978, Miss = 8621, Miss_rate = 0.540, Pending_hits = 157, Reservation_fails = 787
L2_cache_bank[51]: Access = 15324, Miss = 8606, Miss_rate = 0.562, Pending_hits = 149, Reservation_fails = 1147
L2_cache_bank[52]: Access = 16045, Miss = 8599, Miss_rate = 0.536, Pending_hits = 149, Reservation_fails = 1256
L2_cache_bank[53]: Access = 15287, Miss = 8579, Miss_rate = 0.561, Pending_hits = 164, Reservation_fails = 1596
L2_cache_bank[54]: Access = 15778, Miss = 8607, Miss_rate = 0.546, Pending_hits = 136, Reservation_fails = 1186
L2_cache_bank[55]: Access = 15141, Miss = 8591, Miss_rate = 0.567, Pending_hits = 155, Reservation_fails = 2231
L2_cache_bank[56]: Access = 15351, Miss = 8613, Miss_rate = 0.561, Pending_hits = 150, Reservation_fails = 1052
L2_cache_bank[57]: Access = 15485, Miss = 8584, Miss_rate = 0.554, Pending_hits = 187, Reservation_fails = 1361
L2_cache_bank[58]: Access = 15753, Miss = 8600, Miss_rate = 0.546, Pending_hits = 140, Reservation_fails = 796
L2_cache_bank[59]: Access = 15523, Miss = 8584, Miss_rate = 0.553, Pending_hits = 172, Reservation_fails = 1330
L2_cache_bank[60]: Access = 15847, Miss = 8600, Miss_rate = 0.543, Pending_hits = 141, Reservation_fails = 1207
L2_cache_bank[61]: Access = 15509, Miss = 8599, Miss_rate = 0.554, Pending_hits = 171, Reservation_fails = 1521
L2_cache_bank[62]: Access = 15818, Miss = 8599, Miss_rate = 0.544, Pending_hits = 146, Reservation_fails = 1119
L2_cache_bank[63]: Access = 15499, Miss = 8607, Miss_rate = 0.555, Pending_hits = 186, Reservation_fails = 1283
L2_total_cache_accesses = 985950
L2_total_cache_misses = 550531
L2_total_cache_miss_rate = 0.5584
L2_total_cache_pending_hits = 10388
L2_total_cache_reservation_fails = 90533
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 424555
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 10388
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1128
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 90533
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 3525
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 476
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 121241
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 424637
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 439596
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 546354

ABBOOOV!
 PC=0x10888 (cudaDataLoader.15.sm_50.ptx:1956) st.global.f32 [%rd2], %f704; total: 339, miss: 339
 PC=0x108d0 (cudaDataLoader.15.sm_50.ptx:1968) st.global.f32 [%rd162], %f705; total: 423, miss: 423
 PC=0x10910 (cudaDataLoader.15.sm_50.ptx:1979) st.global.f32 [%rd165], %f706; total: 339, miss: 339
 PC=0x10950 (cudaDataLoader.15.sm_50.ptx:1990) st.global.f32 [%rd168], %f707; total: 423, miss: 423
 PC=0x10990 (cudaDataLoader.15.sm_50.ptx:2001) st.global.f32 [%rd171], %f708; total: 339, miss: 339
 PC=0x109d0 (cudaDataLoader.15.sm_50.ptx:2012) st.global.f32 [%rd174], %f709; total: 423, miss: 423
 PC=0x10a10 (cudaDataLoader.15.sm_50.ptx:2023) st.global.f32 [%rd177], %f710; total: 339, miss: 339
 PC=0x10a50 (cudaDataLoader.15.sm_50.ptx:2034) st.global.f32 [%rd180], %f711; total: 423, miss: 423
 PC=0x10a90 (cudaDataLoader.15.sm_50.ptx:2045) st.global.f32 [%rd183], %f712; total: 339, miss: 339
 PC=0x10ad0 (cudaDataLoader.15.sm_50.ptx:2056) st.global.f32 [%rd186], %f713; total: 423, miss: 423
 PC=0x10c68 (cudaDataLoader.15.sm_50.ptx:2127) st.global.f32 [%rd2], %f101; total: 30171, miss: 29832
 PC=0x10c80 (cudaDataLoader.15.sm_50.ptx:2130) st.global.f32 [%rd128], %f102; total: 37647, miss: 37510
 PC=0x10c90 (cudaDataLoader.15.sm_50.ptx:2132) st.global.f32 [%rd129], %f103; total: 30171, miss: 30171
 PC=0x10ca0 (cudaDataLoader.15.sm_50.ptx:2134) st.global.f32 [%rd130], %f104; total: 37647, miss: 37647
 PC=0x10cb0 (cudaDataLoader.15.sm_50.ptx:2136) st.global.f32 [%rd131], %f105; total: 30171, miss: 30171
 PC=0x10cc0 (cudaDataLoader.15.sm_50.ptx:2138) st.global.f32 [%rd132], %f106; total: 37647, miss: 37647
 PC=0x10cd0 (cudaDataLoader.15.sm_50.ptx:2140) st.global.f32 [%rd133], %f107; total: 30171, miss: 30171
 PC=0x10ce0 (cudaDataLoader.15.sm_50.ptx:2142) st.global.f32 [%rd134], %f108; total: 37647, miss: 37647
 PC=0x10cf0 (cudaDataLoader.15.sm_50.ptx:2144) st.global.f32 [%rd135], %f109; total: 30171, miss: 30171
 PC=0x10d00 (cudaDataLoader.15.sm_50.ptx:2146) st.global.f32 [%rd136], %f110; total: 37647, miss: 37647
 PC=0x10d10 (cudaDataLoader.15.sm_50.ptx:2148) st.global.f32 [%rd137], %f111; total: 30171, miss: 30171
 PC=0x10d20 (cudaDataLoader.15.sm_50.ptx:2150) st.global.f32 [%rd138], %f112; total: 37647, miss: 37647
 PC=0x10d30 (cudaDataLoader.15.sm_50.ptx:2152) st.global.f32 [%rd139], %f113; total: 30171, miss: 30171
 PC=0x10d40 (cudaDataLoader.15.sm_50.ptx:2154) st.global.f32 [%rd140], %f114; total: 37647, miss: 37647
 PC=0x10d50 (cudaDataLoader.15.sm_50.ptx:2156) st.global.f32 [%rd141], %f115; total: 30171, miss: 30171
 PC=0x10d60 (cudaDataLoader.15.sm_50.ptx:2158) st.global.f32 [%rd142], %f116; total: 37647, miss: 37647
 PC=0xeae60 (cudaDataLoader.10.sm_61.ptx:56) ld.global.f32 %f1, [%rd12]; total: 679, miss: 0
 PC=0xeae68 (cudaDataLoader.10.sm_61.ptx:57) ld.global.u32 %r11, [%rd6]; total: 679, miss: 0
 PC=0xeaea0 (cudaDataLoader.10.sm_61.ptx:64) atom.global.add.f32 %f2, [%rd17], %f1; total: 16814, miss: 12738
 PC=0xeaf8 (cudaDataLoader.15.sm_50.ptx:925) ld.global.f32 %f139, [%rd262]; total: 37068, miss: 12768
 PC=0xeb30 (cudaDataLoader.15.sm_50.ptx:932) ld.global.f32 %f140, [%rd7]; total: 39738, miss: 15312
 PC=0xeb48 (cudaDataLoader.15.sm_50.ptx:935) ld.global.f32 %f141, [%rd95]; total: 40893, miss: 16504
 PC=0xeb60 (cudaDataLoader.15.sm_50.ptx:938) ld.global.f32 %f142, [%rd96]; total: 42924, miss: 18539
 PC=0xeba0 (cudaDataLoader.15.sm_50.ptx:950) ld.global.f32 %f135, [%rd262]; total: 420, miss: 164
 PC=0xebf0 (cudaDataLoader.15.sm_50.ptx:963) ld.global.f32 %f136, [%rd7]; total: 415, miss: 155
 PC=0xec58 (cudaDataLoader.15.sm_50.ptx:979) ld.global.f32 %f137, [%rd76]; total: 385, miss: 255
 PC=0xfef8 (cudaDataLoader.15.sm_50.ptx:1587) ld.global.f32 %f143, [%rd102]; total: 350114, miss: 29139
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 90533
L2_cache_data_port_util = 0.106
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=985950
icnt_total_pkts_simt_to_mem=985950
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 985950
Req_Network_cycles = 106377
Req_Network_injected_packets_per_cycle =       9.2685 
Req_Network_conflicts_per_cycle =       6.7586
Req_Network_conflicts_per_cycle_util =       7.6220
Req_Bank_Level_Parallism =      10.4525
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       4.4745
Req_Network_out_buffer_full_per_cycle =       0.0018
Req_Network_out_buffer_avg_util =       1.4542

Reply_Network_injected_packets_num = 985950
Reply_Network_cycles = 106377
Reply_Network_injected_packets_per_cycle =        9.2685
Reply_Network_conflicts_per_cycle =        4.0765
Reply_Network_conflicts_per_cycle_util =       4.5896
Reply_Bank_Level_Parallism =      10.4350
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.4060
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.1159
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 16 min, 22 sec (982 sec)
gpgpu_simulation_rate = 242759 (inst/sec)
gpgpu_simulation_rate = 108 (cycle/sec)
gpgpu_silicon_slowdown = 10481481x
CUBLAS operation is successful!
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff55e48318..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff55e48314..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff55e48310..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff55e4830c..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff55e48300..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff55e48308..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff55e48330..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff55e48338..

GPGPU-Sim PTX: cudaLaunch for 0x0x40d0b3 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z21indexSelectLargeIndexPfiiiPiiiS_'...
GPGPU-Sim PTX: Finding dominators for '_Z21indexSelectLargeIndexPfiiiPiiiS_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z21indexSelectLargeIndexPfiiiPiiiS_'...
GPGPU-Sim PTX: Finding postdominators for '_Z21indexSelectLargeIndexPfiiiPiiiS_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z21indexSelectLargeIndexPfiiiPiiiS_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z21indexSelectLargeIndexPfiiiPiiiS_'...
GPGPU-Sim PTX: reconvergence points for _Z21indexSelectLargeIndexPfiiiPiiiS_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0xeb530 (cudaDataLoader.12.sm_61.ptx:42) @%p1 bra BB0_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xeb5d8 (cudaDataLoader.12.sm_61.ptx:66) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z21indexSelectLargeIndexPfiiiPiiiS_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z21indexSelectLargeIndexPfiiiPiiiS_'.
GPGPU-Sim PTX: pushing kernel '_Z21indexSelectLargeIndexPfiiiPiiiS_' to stream 0, gridDim= (43,1,1) blockDim = (2048,1,1) 
GPGPU-Sim uArch: Shader 31 bind to kernel 3 '_Z21indexSelectLargeIndexPfiiiPiiiS_'
GPGPU-Sim uArch: CTA/core = 1, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 128KB
GPGPU-Sim uArch: Shader 32 bind to kernel 3 '_Z21indexSelectLargeIndexPfiiiPiiiS_'
GPGPU-Sim uArch: Shader 33 bind to kernel 3 '_Z21indexSelectLargeIndexPfiiiPiiiS_'
GPGPU-Sim uArch: Shader 34 bind to kernel 3 '_Z21indexSelectLargeIndexPfiiiPiiiS_'
GPGPU-Sim uArch: Shader 35 bind to kernel 3 '_Z21indexSelectLargeIndexPfiiiPiiiS_'
GPGPU-Sim uArch: Shader 36 bind to kernel 3 '_Z21indexSelectLargeIndexPfiiiPiiiS_'
GPGPU-Sim uArch: Shader 37 bind to kernel 3 '_Z21indexSelectLargeIndexPfiiiPiiiS_'
GPGPU-Sim uArch: Shader 38 bind to kernel 3 '_Z21indexSelectLargeIndexPfiiiPiiiS_'
GPGPU-Sim uArch: Shader 39 bind to kernel 3 '_Z21indexSelectLargeIndexPfiiiPiiiS_'
GPGPU-Sim uArch: Shader 40 bind to kernel 3 '_Z21indexSelectLargeIndexPfiiiPiiiS_'
GPGPU-Sim uArch: Shader 41 bind to kernel 3 '_Z21indexSelectLargeIndexPfiiiPiiiS_'
GPGPU-Sim uArch: Shader 42 bind to kernel 3 '_Z21indexSelectLargeIndexPfiiiPiiiS_'
GPGPU-Sim uArch: Shader 43 bind to kernel 3 '_Z21indexSelectLargeIndexPfiiiPiiiS_'
GPGPU-Sim uArch: Shader 44 bind to kernel 3 '_Z21indexSelectLargeIndexPfiiiPiiiS_'
GPGPU-Sim uArch: Shader 45 bind to kernel 3 '_Z21indexSelectLargeIndexPfiiiPiiiS_'
GPGPU-Sim uArch: Shader 46 bind to kernel 3 '_Z21indexSelectLargeIndexPfiiiPiiiS_'
GPGPU-Sim uArch: Shader 47 bind to kernel 3 '_Z21indexSelectLargeIndexPfiiiPiiiS_'
GPGPU-Sim uArch: Shader 48 bind to kernel 3 '_Z21indexSelectLargeIndexPfiiiPiiiS_'
GPGPU-Sim uArch: Shader 49 bind to kernel 3 '_Z21indexSelectLargeIndexPfiiiPiiiS_'
GPGPU-Sim uArch: Shader 50 bind to kernel 3 '_Z21indexSelectLargeIndexPfiiiPiiiS_'
GPGPU-Sim uArch: Shader 51 bind to kernel 3 '_Z21indexSelectLargeIndexPfiiiPiiiS_'
GPGPU-Sim uArch: Shader 52 bind to kernel 3 '_Z21indexSelectLargeIndexPfiiiPiiiS_'
GPGPU-Sim uArch: Shader 53 bind to kernel 3 '_Z21indexSelectLargeIndexPfiiiPiiiS_'
GPGPU-Sim uArch: Shader 54 bind to kernel 3 '_Z21indexSelectLargeIndexPfiiiPiiiS_'
GPGPU-Sim uArch: Shader 55 bind to kernel 3 '_Z21indexSelectLargeIndexPfiiiPiiiS_'
GPGPU-Sim uArch: Shader 56 bind to kernel 3 '_Z21indexSelectLargeIndexPfiiiPiiiS_'
GPGPU-Sim uArch: Shader 57 bind to kernel 3 '_Z21indexSelectLargeIndexPfiiiPiiiS_'
GPGPU-Sim uArch: Shader 58 bind to kernel 3 '_Z21indexSelectLargeIndexPfiiiPiiiS_'
GPGPU-Sim uArch: Shader 59 bind to kernel 3 '_Z21indexSelectLargeIndexPfiiiPiiiS_'
GPGPU-Sim uArch: Shader 60 bind to kernel 3 '_Z21indexSelectLargeIndexPfiiiPiiiS_'
GPGPU-Sim uArch: Shader 61 bind to kernel 3 '_Z21indexSelectLargeIndexPfiiiPiiiS_'
GPGPU-Sim uArch: Shader 62 bind to kernel 3 '_Z21indexSelectLargeIndexPfiiiPiiiS_'
GPGPU-Sim uArch: Shader 63 bind to kernel 3 '_Z21indexSelectLargeIndexPfiiiPiiiS_'
GPGPU-Sim uArch: Shader 64 bind to kernel 3 '_Z21indexSelectLargeIndexPfiiiPiiiS_'
GPGPU-Sim uArch: Shader 65 bind to kernel 3 '_Z21indexSelectLargeIndexPfiiiPiiiS_'
GPGPU-Sim uArch: Shader 66 bind to kernel 3 '_Z21indexSelectLargeIndexPfiiiPiiiS_'
GPGPU-Sim uArch: Shader 67 bind to kernel 3 '_Z21indexSelectLargeIndexPfiiiPiiiS_'
GPGPU-Sim uArch: Shader 68 bind to kernel 3 '_Z21indexSelectLargeIndexPfiiiPiiiS_'
GPGPU-Sim uArch: Shader 69 bind to kernel 3 '_Z21indexSelectLargeIndexPfiiiPiiiS_'
GPGPU-Sim uArch: Shader 70 bind to kernel 3 '_Z21indexSelectLargeIndexPfiiiPiiiS_'
GPGPU-Sim uArch: Shader 71 bind to kernel 3 '_Z21indexSelectLargeIndexPfiiiPiiiS_'
GPGPU-Sim uArch: Shader 72 bind to kernel 3 '_Z21indexSelectLargeIndexPfiiiPiiiS_'
GPGPU-Sim uArch: Shader 73 bind to kernel 3 '_Z21indexSelectLargeIndexPfiiiPiiiS_'
Destroy streams for kernel 3: size 0
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
kernel_name = _Z21indexSelectLargeIndexPfiiiPiiiS_ 
kernel_launch_uid = 3 
gpu_sim_cycle = 6807
gpu_sim_insn = 2707184
gpu_ipc =     397.7059
gpu_tot_sim_cycle = 113184
gpu_tot_sim_insn = 241096884
gpu_tot_ipc =    2130.1321
gpu_tot_issued_cta = 3919
gpu_occupancy = 85.1554% 
gpu_tot_occupancy = 21.5153% 
max_total_param_size = 0
gpu_stall_dramfull = 60823
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       2.1638
partiton_level_parallism_total  =       8.8412
partiton_level_parallism_util =      15.2790
partiton_level_parallism_util_total  =      10.4947
L2_BW  =      78.3816 GB/Sec
L2_BW_total  =     320.2625 GB/Sec
gpu_total_sim_rate=239420

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 15904, Miss = 12731, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 15342, Miss = 12996, Miss_rate = 0.847, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 15616, Miss = 13094, Miss_rate = 0.838, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 15936, Miss = 13157, Miss_rate = 0.826, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 15584, Miss = 13086, Miss_rate = 0.840, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 15450, Miss = 13033, Miss_rate = 0.844, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 15118, Miss = 13195, Miss_rate = 0.873, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 14832, Miss = 13010, Miss_rate = 0.877, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 15118, Miss = 13215, Miss_rate = 0.874, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 15680, Miss = 12838, Miss_rate = 0.819, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 15152, Miss = 11855, Miss_rate = 0.782, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 14832, Miss = 12802, Miss_rate = 0.863, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 15294, Miss = 13626, Miss_rate = 0.891, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 14864, Miss = 12597, Miss_rate = 0.847, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 15504, Miss = 12686, Miss_rate = 0.818, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 15152, Miss = 12096, Miss_rate = 0.798, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 15680, Miss = 12633, Miss_rate = 0.806, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 15086, Miss = 12854, Miss_rate = 0.852, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 15052, Miss = 12842, Miss_rate = 0.853, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 15040, Miss = 12052, Miss_rate = 0.801, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 15008, Miss = 12705, Miss_rate = 0.847, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 15008, Miss = 12443, Miss_rate = 0.829, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 15680, Miss = 13077, Miss_rate = 0.834, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 14798, Miss = 12474, Miss_rate = 0.843, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 14942, Miss = 12635, Miss_rate = 0.846, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 15328, Miss = 12376, Miss_rate = 0.807, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 15680, Miss = 12885, Miss_rate = 0.822, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 15040, Miss = 13339, Miss_rate = 0.887, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 15184, Miss = 13215, Miss_rate = 0.870, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 15008, Miss = 12507, Miss_rate = 0.833, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 14912, Miss = 12636, Miss_rate = 0.847, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 15808, Miss = 13040, Miss_rate = 0.825, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 15500, Miss = 13143, Miss_rate = 0.848, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 15500, Miss = 13030, Miss_rate = 0.841, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 15428, Miss = 13208, Miss_rate = 0.856, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 15402, Miss = 13227, Miss_rate = 0.859, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 15756, Miss = 13414, Miss_rate = 0.851, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 15892, Miss = 13612, Miss_rate = 0.857, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 15826, Miss = 13613, Miss_rate = 0.860, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 15412, Miss = 12957, Miss_rate = 0.841, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 15516, Miss = 13277, Miss_rate = 0.856, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 15164, Miss = 13344, Miss_rate = 0.880, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 16338, Miss = 13060, Miss_rate = 0.799, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 15776, Miss = 13111, Miss_rate = 0.831, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 15972, Miss = 13207, Miss_rate = 0.827, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 15480, Miss = 12915, Miss_rate = 0.834, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[46]: Access = 15848, Miss = 13412, Miss_rate = 0.846, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[47]: Access = 15024, Miss = 12974, Miss_rate = 0.864, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[48]: Access = 15790, Miss = 12784, Miss_rate = 0.810, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[49]: Access = 16152, Miss = 13521, Miss_rate = 0.837, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[50]: Access = 15800, Miss = 13423, Miss_rate = 0.850, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[51]: Access = 15850, Miss = 13288, Miss_rate = 0.838, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[52]: Access = 15766, Miss = 13353, Miss_rate = 0.847, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[53]: Access = 15834, Miss = 13687, Miss_rate = 0.864, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[54]: Access = 15976, Miss = 13877, Miss_rate = 0.869, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[55]: Access = 16428, Miss = 13216, Miss_rate = 0.804, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[56]: Access = 15504, Miss = 13087, Miss_rate = 0.844, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[57]: Access = 16174, Miss = 13158, Miss_rate = 0.814, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[58]: Access = 15440, Miss = 13023, Miss_rate = 0.843, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[59]: Access = 16100, Miss = 13238, Miss_rate = 0.822, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[60]: Access = 15542, Miss = 13226, Miss_rate = 0.851, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[61]: Access = 16014, Miss = 13705, Miss_rate = 0.856, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[62]: Access = 15942, Miss = 13681, Miss_rate = 0.858, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[63]: Access = 16186, Miss = 13161, Miss_rate = 0.813, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[64]: Access = 15796, Miss = 14109, Miss_rate = 0.893, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[65]: Access = 15510, Miss = 13216, Miss_rate = 0.852, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[66]: Access = 15496, Miss = 13098, Miss_rate = 0.845, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[67]: Access = 15780, Miss = 13392, Miss_rate = 0.849, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[68]: Access = 16140, Miss = 14401, Miss_rate = 0.892, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[69]: Access = 15970, Miss = 13805, Miss_rate = 0.864, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[70]: Access = 15286, Miss = 13561, Miss_rate = 0.887, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[71]: Access = 15630, Miss = 13326, Miss_rate = 0.853, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[72]: Access = 15710, Miss = 13634, Miss_rate = 0.868, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[73]: Access = 15331, Miss = 13226, Miss_rate = 0.863, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[74]: Access = 15040, Miss = 12854, Miss_rate = 0.855, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[75]: Access = 15294, Miss = 12903, Miss_rate = 0.844, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[76]: Access = 15438, Miss = 12890, Miss_rate = 0.835, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[77]: Access = 15692, Miss = 12871, Miss_rate = 0.820, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[78]: Access = 15086, Miss = 13017, Miss_rate = 0.863, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[79]: Access = 15516, Miss = 12901, Miss_rate = 0.831, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 1241679
	L1D_total_cache_misses = 1047866
	L1D_total_cache_miss_rate = 0.8439
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.026
	L1D_cache_fill_port_util = 0.058
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 193602
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 342217
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 148648
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 211
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 556997
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 4
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 684467
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 557212

ABBOOOV!
 PC=0x10888 (cudaDataLoader.15.sm_50.ptx:1956) st.global.f32 [%rd2], %f704; total: 339, miss: 339
 PC=0x108d0 (cudaDataLoader.15.sm_50.ptx:1968) st.global.f32 [%rd162], %f705; total: 423, miss: 423
 PC=0x10910 (cudaDataLoader.15.sm_50.ptx:1979) st.global.f32 [%rd165], %f706; total: 339, miss: 339
 PC=0x10950 (cudaDataLoader.15.sm_50.ptx:1990) st.global.f32 [%rd168], %f707; total: 423, miss: 423
 PC=0x10990 (cudaDataLoader.15.sm_50.ptx:2001) st.global.f32 [%rd171], %f708; total: 339, miss: 339
 PC=0x109d0 (cudaDataLoader.15.sm_50.ptx:2012) st.global.f32 [%rd174], %f709; total: 423, miss: 423
 PC=0x10a10 (cudaDataLoader.15.sm_50.ptx:2023) st.global.f32 [%rd177], %f710; total: 339, miss: 339
 PC=0x10a50 (cudaDataLoader.15.sm_50.ptx:2034) st.global.f32 [%rd180], %f711; total: 423, miss: 423
 PC=0x10a90 (cudaDataLoader.15.sm_50.ptx:2045) st.global.f32 [%rd183], %f712; total: 339, miss: 339
 PC=0x10ad0 (cudaDataLoader.15.sm_50.ptx:2056) st.global.f32 [%rd186], %f713; total: 423, miss: 423
 PC=0x10c68 (cudaDataLoader.15.sm_50.ptx:2127) st.global.f32 [%rd2], %f101; total: 30171, miss: 30011
 PC=0x10c80 (cudaDataLoader.15.sm_50.ptx:2130) st.global.f32 [%rd128], %f102; total: 37647, miss: 37596
 PC=0x10c90 (cudaDataLoader.15.sm_50.ptx:2132) st.global.f32 [%rd129], %f103; total: 30171, miss: 30171
 PC=0x10ca0 (cudaDataLoader.15.sm_50.ptx:2134) st.global.f32 [%rd130], %f104; total: 37647, miss: 37647
 PC=0x10cb0 (cudaDataLoader.15.sm_50.ptx:2136) st.global.f32 [%rd131], %f105; total: 30171, miss: 30171
 PC=0x10cc0 (cudaDataLoader.15.sm_50.ptx:2138) st.global.f32 [%rd132], %f106; total: 37647, miss: 37647
 PC=0x10cd0 (cudaDataLoader.15.sm_50.ptx:2140) st.global.f32 [%rd133], %f107; total: 30171, miss: 30171
 PC=0x10ce0 (cudaDataLoader.15.sm_50.ptx:2142) st.global.f32 [%rd134], %f108; total: 37647, miss: 37647
 PC=0x10cf0 (cudaDataLoader.15.sm_50.ptx:2144) st.global.f32 [%rd135], %f109; total: 30171, miss: 30171
 PC=0x10d00 (cudaDataLoader.15.sm_50.ptx:2146) st.global.f32 [%rd136], %f110; total: 37647, miss: 37647
 PC=0x10d10 (cudaDataLoader.15.sm_50.ptx:2148) st.global.f32 [%rd137], %f111; total: 30171, miss: 30171
 PC=0x10d20 (cudaDataLoader.15.sm_50.ptx:2150) st.global.f32 [%rd138], %f112; total: 37647, miss: 37647
 PC=0x10d30 (cudaDataLoader.15.sm_50.ptx:2152) st.global.f32 [%rd139], %f113; total: 30171, miss: 30171
 PC=0x10d40 (cudaDataLoader.15.sm_50.ptx:2154) st.global.f32 [%rd140], %f114; total: 37647, miss: 37647
 PC=0x10d50 (cudaDataLoader.15.sm_50.ptx:2156) st.global.f32 [%rd141], %f115; total: 30171, miss: 30171
 PC=0x10d60 (cudaDataLoader.15.sm_50.ptx:2158) st.global.f32 [%rd142], %f116; total: 37647, miss: 37647
 PC=0xeae60 (cudaDataLoader.10.sm_61.ptx:56) ld.global.f32 %f1, [%rd12]; total: 679, miss: 679
 PC=0xeae68 (cudaDataLoader.10.sm_61.ptx:57) ld.global.u32 %r11, [%rd6]; total: 679, miss: 679
 PC=0xeaf8 (cudaDataLoader.15.sm_50.ptx:925) ld.global.f32 %f139, [%rd262]; total: 30616, miss: 29376
 PC=0xeb30 (cudaDataLoader.15.sm_50.ptx:932) ld.global.f32 %f140, [%rd7]; total: 30616, miss: 30236
 PC=0xeb48 (cudaDataLoader.15.sm_50.ptx:935) ld.global.f32 %f141, [%rd95]; total: 30616, miss: 30376
 PC=0xeb558 (cudaDataLoader.12.sm_61.ptx:48) ld.global.u32 %r8, [%rd6]; total: 2715, miss: 2715
 PC=0xeb5a0 (cudaDataLoader.12.sm_61.ptx:57) ld.global.f32 %f1, [%rd12]; total: 6990, miss: 6976
 PC=0xeb5d0 (cudaDataLoader.12.sm_61.ptx:63) st.global.f32 [%rd15], %f2; total: 10858, miss: 10858
 PC=0xeb60 (cudaDataLoader.15.sm_50.ptx:938) ld.global.f32 %f142, [%rd96]; total: 30616, miss: 30400
 PC=0xeba0 (cudaDataLoader.15.sm_50.ptx:950) ld.global.f32 %f135, [%rd262]; total: 344, miss: 329
 PC=0xebf0 (cudaDataLoader.15.sm_50.ptx:963) ld.global.f32 %f136, [%rd7]; total: 344, miss: 344
 PC=0xec58 (cudaDataLoader.15.sm_50.ptx:979) ld.global.f32 %f137, [%rd76]; total: 172, miss: 172
 PC=0xfef8 (cudaDataLoader.15.sm_50.ptx:1587) ld.global.f32 %f143, [%rd102]; total: 550080, miss: 358583

Total_core_cache_fail_stats:
ctas_completed 3919, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
6929, 6929, 6929, 6929, 7914, 7914, 6929, 6929, 6929, 6813, 6929, 6929, 6929, 6929, 34, 34, 34, 34, 34, 34, 34, 34, 34, 34, 34, 34, 34, 34, 34, 34, 34, 34, 
gpgpu_n_tot_thrd_icount = 246974496
gpgpu_n_tot_w_icount = 7717953
gpgpu_n_stall_shd_mem = 992301
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 443467
gpgpu_n_mem_write_global = 557212
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 5139487
gpgpu_n_store_insn = 3970136
gpgpu_n_shmem_insn = 64392672
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 4670972
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 30831
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 956633
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 4837
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:403408	W0_Idle:510720	W0_Scoreboard:21356735	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:20	W17:0	W18:0	W19:0	W20:5271	W21:21	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:7712641
single_issue_nums: WS0:2194775	WS1:2191313	WS2:1667062	WS3:1664803	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3507680 {8:438460,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 22288480 {40:557212,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 200280 {40:5007,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 17538400 {40:438460,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 4457696 {8:557212,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 200280 {40:5007,}
maxmflatency = 2637 
max_icnt2mem_latency = 2473 
maxmrqlatency = 333 
max_icnt2sh_latency = 495 
averagemflatency = 250 
avg_icnt2mem_latency = 71 
avg_mrq_latency = 6 
avg_icnt2sh_latency = 4 
mrq_lat_table:53614 	12164 	3200 	2251 	3630 	4442 	1155 	224 	18 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	760823 	191975 	44257 	3348 	276 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	1151 	598 	538 	633631 	139646 	84370 	73165 	53705 	12204 	1642 	29 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	731399 	153739 	71671 	30871 	9262 	1811 	901 	1025 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	160 	28 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        11        12        40        40        11        12        12        16         7        13        11        13        12        13         9        13 
dram[1]:        14        13        40        40         9        13        12         9        14        16        13        14        12        13        14        16 
dram[2]:        13        12        40        40        12        11        15        14        13        10         9        13        12        15        10         8 
dram[3]:        10        13        40        40        13         9        13        11        15        13        15        10        10        13        13        13 
dram[4]:        14        16        40        40        10        14        15        11         9        15        10        15        13        12        16        10 
dram[5]:        15        10        40        40        11        12        12        12        14        14        12        15        12        12        11        11 
dram[6]:        10        16        40        40         9         9        10        13         9        14        12        12        14        12        14        12 
dram[7]:        13        16        40        40        12        14        12        15        15        11        10        15        13        12        14        13 
dram[8]:        13        14        40        40        14        12        14        11        13        12        12        11        16         9        13        11 
dram[9]:        14        16        40        40        15         9        12        14        11        15        12        12        14        13         8        14 
dram[10]:        13        13        40        40        16        10        10        15        12        12        15        14        12        10        13        11 
dram[11]:        10        14        36        40        14        12        11         9        12        11        15        11        16        15        11        12 
dram[12]:        12        12        40        40         8        11        10        10        15        14        12        15        13        10        12         9 
dram[13]:        14        12        40        40        12        12        10        14        14        14        15        10        14        13         8        15 
dram[14]:        15        13        40        40        12        10        10        14        14        12        15        14        12        10        11        13 
dram[15]:        12        16        40        40        11        10        13        14        15        12        15        15        13        13        10        12 
dram[16]:        15        15        40        40        13        10        15        13        14        12        13        10        13        14        11        10 
dram[17]:        12        15        40        40        17        12        12        15        12        11        12        13        14        12        11        12 
dram[18]:        11        14        32        40        13        11        10        12        12         9         9        14        12         8        13        12 
dram[19]:        13        12        32        40        11        13        12        15        14        10        12        15        16        14        13        12 
dram[20]:        13        14        44        40        12        14        16        14        13        13        13        12        12        16        14        15 
dram[21]:        11        14        40        40        14        11        12        14        15        16        14        12        13        13        13        13 
dram[22]:        13        11        40        40        10        11        13        13        14        12        11        14        12        14        10        13 
dram[23]:        10        16        40        40        15        14        14        13        11        12        12        13        13        11        12        14 
dram[24]:        10        14        40        40         8        11        13        11        14        14        16        11        11        15        10        13 
dram[25]:        14        14        40        40        14        12        14        13        12        10        15        11        15        13        12        13 
dram[26]:        13        15        40        40        10        12        13        14        13        16        11        13        14        10        16        12 
dram[27]:        13        14        40        40        13        12        10        14        15        12        11        14        11        15        15        14 
dram[28]:        13        13        40        40        12         8         9        11        10         8        14        14        14        12         9        12 
dram[29]:        11        14        40        40        10        13        11        13        12        12        14         9        13        15        14        15 
dram[30]:        13        15        40        40        12        13        15        11        14        11        12        11        10        14         8        11 
dram[31]:        12        13        40        40        12        11        13        11        16        10        13        16        15        14        15         9 
maximum service time to same row:
dram[0]:     39011     40742     33031     25403     46924     35617     55943     47366     47244     46911     46555     47185     47374     47206     46311     45997 
dram[1]:     40235     39974     33363     24890     46860     35958     54175     46508     46957     47331     47238     45455     46527     47427     46472     45576 
dram[2]:     39211     40168     33498     26674     45352     34946     46748     45998     46989     46952     47242     45343     46627     47369     46511     45696 
dram[3]:     40077     40661     33445     27031     45568     35278     54716     47371     47539     47350     46803     47319     46598     53672     46158     46029 
dram[4]:     40195     45299     32448     26622     46705     35440     47823     47714     46455     46912     46014     47198     46634     47522     46508     46120 
dram[5]:     40427     45162     33885     24507     46828     35781     47453     47635     46415     46548     46538     45989     46860     46981     46001     46389 
dram[6]:     39308     40478     33755     25378     45495     34766     55859     47703     46749     46415     45929     45977     46251     46744     46076     45451 
dram[7]:     41029     40877     32988     25420     46097     35099     54612     47876     47318     45262     47497     45796     45953     51910     45902     45901 
dram[8]:     40892     46701     32454     24861     46712     36149     54463     47763     46041     46949     46606     46777     51431     47892     46475     45487 
dram[9]:     40848     45957     32853     24935     45343     36490     53597     48537     46038     45993     45704     46616     47552     45187     44941     46186 
dram[10]:     40791     46816     32879     25591     45547     35477     52372     47822     46555     45795     46297     46113     48209     46626     46415     45664 
dram[11]:     39283     46012     33442     25666     44865     35809     52368     48173     46532     47544     45218     46543     53591     47660     44914     44769 
dram[12]:     40560     46982     33987     25138     46313     35812     52425     54431     46318     47310     46904     47568     47664     47073     45905     45255 
dram[13]:     40113     46692     33004     23817     46258     36153     54498     54514     46835     46566     46900     46518     47848     47796     45462     45131 
dram[14]:     40099     46789     33084     27380     46837     35139     48091     54579     46567     46717     45933     45360     46955     45839     46005     45295 
dram[15]:     40258     46604     34419     24094     46840     35472     54628     55342     45565     46274     46883     46921     47576     47017     46298     44656 
dram[16]:     46109     39363     32179     24098     44619     34875     46772     47551     46843     46889     45396     47221     46583     47909     45214     46792 
dram[17]:     45901     40179     32780     24728     44279     35216     47541     48276     47912     47314     45408     47543     46020     51886     46226     45576 
dram[18]:     46628     39224     32306     25393     43938     34198     47401     46709     45958     46753     44909     47330     46306     51416     45127     45926 
dram[19]:     46618     39724     32563     24443     43606     34533     46500     46401     46460     45954     46670     46090     46638     47600     45278     45467 
dram[20]:     46692     40458     33434     25153     37033     34497     45438     47691     46716     46985     46647     46559     47522     46615     46174     45367 
dram[21]:     46483     40329     32594     24578     36693     34752     48020     47667     46515     46985     46250     47515     46151     46499     45945     46353 
dram[22]:     46648     39548     32033     25239     36354     46309     47514     46590     46539     46769     45215     47037     46475     46595     46330     46550 
dram[23]:     46949     39507     32535     23674     36019     46532     47050     47386     46559     46290     44889     47021     46595     46528     46150     45853 
dram[24]:     39697     40984     25763     34273     45560     35262     51460     47988     44750     46864     46671     45243     47204     47636     46226     45793 
dram[25]:     46819     39107     25195     34815     45736     35604     48085     47640     45191     46600     47330     45231     46579     46824     45898     45885 
dram[26]:     45320     40505     26360     33597     45985     34585     46118     47080     47198     46334     47631     45247     46700     46398     46916     45475 
dram[27]:     46712     40406     27274     34085     44933     34918     47287     46415     46873     46472     47555     45917     47815     46435     46057     45173 
dram[28]:     40451     39875     31268     32481     45283     35010     46928     48063     46583     47229     46555     45748     46880     46334     46030     45558 
dram[29]:     39830     41363     32125     33211     44940     35351     47655     51475     47152     46939     46544     45617     47759     47282     46655     45502 
dram[30]:     39884     40068     34015     24507     44597     34336     47327     51692     46516     46459     45684     45784     46544     47197     45315     45539 
dram[31]:     39390     41772     33867     32900     44266     34669     45827     47580     45723     46456     46610     46647     47205     47818     46182     45443 
average row accesses per activate:
dram[0]:  2.661017  3.369565  3.862745  3.980000  2.529412  3.301887  2.792453  3.170213  2.235294  3.125000  2.660714  3.743590  3.159091  2.877551  3.395349  2.820000 
dram[1]:  3.974359  2.851852  3.111111  3.111111  2.806452  2.402778  2.923077  2.483333  2.777778  2.811321  2.777778  3.000000  3.232558  3.086957  2.900000  3.972222 
dram[2]:  2.803571  2.437500  4.239130  4.125000  2.676923  2.881356  3.145833  3.040816  2.444444  2.696429  2.370968  2.862745  3.043478  2.826923  2.860000  2.385965 
dram[3]:  2.610169  3.627907  3.142857  3.754717  2.134146  2.758065  2.631579  2.865385  4.135135  3.040816  2.959184  2.807692  2.780000  3.944444  2.959184  2.366667 
dram[4]:  2.453125  3.020000  3.015385  3.392857  2.803279  3.470588  3.104167  3.000000  2.242424  2.851852  2.754717  3.717949  3.021277  2.648148  3.783784  2.563636 
dram[5]:  2.821429  2.257576  3.880000  3.780000  2.833333  2.621212  2.542373  3.454545  2.603448  2.600000  3.418605  4.027778  2.978723  3.357143  2.269841  3.209302 
dram[6]:  2.622951  2.771930  3.288136  3.254237  2.250000  2.552239  2.745455  2.387097  2.142857  2.727273  2.722222  2.959184  3.380952  3.815789  2.820000  2.916667 
dram[7]:  2.818182  3.140000  3.266667  3.518518  2.850000  2.725806  2.614035  2.849057  2.603448  2.542373  2.696429  4.264706  3.500000  3.130435  2.571429  2.895833 
dram[8]:  2.672414  3.363636  3.109375  3.960000  2.964286  2.632353  2.867924  2.796296  2.637931  3.080000  2.849057  2.543860  3.736842  2.686275  2.705882  3.111111 
dram[9]:  3.208333  2.862745  3.379310  4.040816  2.545455  2.394737  2.444444  2.846154  2.524590  2.666667  2.703704  3.272727  3.204545  3.136364  2.306452  3.177778 
dram[10]:  2.750000  3.083333  3.901961  3.045455  3.226415  2.400000  2.292308  3.173913  2.792453  2.566667  3.675000  2.979592  2.836735  2.760000  2.918367  2.980000 
dram[11]:  2.453125  3.000000  3.584906  3.703704  3.207547  2.585714  2.444444  2.740741  2.714286  2.923077  3.173913  2.636364  3.136364  3.710526  3.333333  2.840000 
dram[12]:  2.821429  3.217391  3.305085  3.535714  2.011765  2.486486  2.714286  2.457627  2.814815  2.450000  2.940000  3.062500  3.325581  2.979167  2.916667  2.555556 
dram[13]:  2.444444  3.428571  3.735849  3.473684  2.507246  2.312500  2.586207  2.474576  3.125000  2.419355  3.625000  2.508475  3.615385  3.395349  2.673077  2.918367 
dram[14]:  3.304348  3.585366  3.283333  4.000000  2.698413  2.623188  2.307692  2.921569  3.355556  3.102041  4.027778  3.395349  3.272727  2.860000  3.086957  2.692308 
dram[15]:  2.924528  2.846154  3.517857  3.980000  2.879310  2.493151  2.830189  2.777778  3.642857  2.923077  3.609756  3.295455  3.065217  3.152174  3.022222  2.918367 
dram[16]:  3.634146  2.909091  2.840580  4.255319  3.267857  2.528571  2.980392  2.921569  3.000000  2.603448  2.811321  2.777778  3.000000  2.880000  2.900000  2.648148 
dram[17]:  3.260870  3.075472  3.177419  3.960000  3.250000  2.485714  2.803571  3.511628  2.745455  2.283582  3.239130  3.333333  2.979592  2.780000  2.784314  2.978723 
dram[18]:  3.311111  3.904762  3.016129  3.440678  3.103448  2.544118  2.268657  3.217391  3.682927  2.246377  2.777778  3.260870  3.675000  2.104478  3.837838  3.255814 
dram[19]:  2.740741  2.830508  2.724638  3.849057  3.388889  2.931035  2.476191  2.620690  3.304348  2.142857  2.938776  3.418605  2.780000  2.900000  3.295455  3.042553 
dram[20]:  2.830189  3.224490  3.517241  4.333333  3.084746  3.245283  3.229167  3.820513  2.849057  3.282609  2.672727  2.862745  2.500000  3.864865  2.769231  2.840000 
dram[21]:  2.230769  3.291667  3.078125  3.206349  2.983871  2.646154  2.701754  3.581395  2.903846  3.000000  3.820513  3.266667  2.937500  2.958333  3.085106  3.325581 
dram[22]:  2.811321  2.728814  3.379310  4.361702  2.681159  2.434783  3.102041  3.260870  2.412699  2.714286  3.239130  3.152174  2.760000  3.536585  3.020833  3.512195 
dram[23]:  2.603448  3.134615  3.490909  4.276596  2.951613  2.737705  2.359375  3.743590  2.348485  2.620690  2.696429  3.266667  2.629630  2.807692  2.920000  3.575000 
dram[24]:  2.500000  3.382979  4.104167  2.797101  2.681818  2.687500  3.170213  2.406250  2.836364  2.980769  3.972973  2.261539  2.769231  3.743590  2.553571  3.400000 
dram[25]:  2.610169  3.075472  3.413793  3.245902  3.000000  2.915254  3.441860  2.568965  2.980769  2.796296  4.027027  2.901961  4.375000  2.698113  3.063830  3.111111 
dram[26]:  2.763636  3.545455  4.000000  3.076923  2.306667  2.567164  2.905660  2.803571  2.759259  3.897436  3.106383  3.217391  2.978723  3.020833  3.743590  2.820000 
dram[27]:  2.292308  2.580645  4.081633  3.177419  2.887097  2.597015  2.442623  2.620690  2.980392  3.282609  2.792453  3.609756  2.711539  3.414634  3.891892  3.255814 
dram[28]:  2.925926  3.255319  3.581818  3.300000  2.560606  2.346667  2.781818  2.384615  2.533333  2.343284  3.266667  3.372093  2.750000  3.086957  2.543860  2.703704 
dram[29]:  3.037037  3.163265  4.444445  3.900000  2.850000  2.982759  2.800000  2.719298  2.631579  2.655172  3.266667  2.534483  3.227273  3.439024  3.794872  3.302325 
dram[30]:  2.515625  2.962264  3.140625  3.233333  2.774194  2.806452  3.212766  2.557377  2.796296  2.610169  3.523809  3.062500  2.788461  3.042553  2.360656  2.937500 
dram[31]:  2.430769  2.851852  3.571429  3.229508  2.636364  2.868852  2.655172  2.684211  3.255319  3.391304  3.127660  3.769231  3.341463  3.810811  3.222222  2.450000 
average row locality = 80698/27232 = 2.963352
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         8         8        48        50        16        22         0         0         0         0         0         0         0         0         0         0 
dram[1]:         8         8        48        50        16        18         0         0         0         0         0         0         0         0         0         0 
dram[2]:         8         8        48        50        16        18         0         0         0         0         0         0         0         0         0         0 
dram[3]:         8         8        48        50        16        18         0         0         0         0         0         0         0         0         0         0 
dram[4]:         8         0        48        42        16        22         0         0         0         0         0         0         0         0         0         0 
dram[5]:         8         0        48        42        16        18         0         0         0         0         0         0         0         0         0         0 
dram[6]:         8         8        48        42        16        18         0         0         0         0         0         0         0         0         0         0 
dram[7]:         8         8        48        42        16        18         0         0         0         0         0         0         0         0         0         0 
dram[8]:         8         0        48        50        16        26         0         0         0         0         0         0         0         0         0         0 
dram[9]:         8         0        48        50        16        26         0         0         0         0         0         0         0         0         0         0 
dram[10]:         8         0        48        50        16        26         0         0         0         0         0         0         0         0         0         0 
dram[11]:         8         0        44        50        16        26         0         0         0         0         0         0         0         0         0         0 
dram[12]:         8         0        48        50        16        26         0         0         0         0         0         0         0         0         0         0 
dram[13]:         8         0        48        50        16        26         0         0         0         0         0         0         0         0         0         0 
dram[14]:         8         0        48        50        16        26         0         0         0         0         0         0         0         0         0         0 
dram[15]:         8         0        48        50        16        26         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         8        48        50        26        18         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         8        48        50        26        18         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         8        40        50        26        18         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         8        40        50        26        18         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         8        52        50        26        17         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         8        48        50        26        18         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         8        48        50        26        16         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         8        48        50        26        16         0         0         0         0         0         0         0         0         0         0 
dram[24]:         3         8        42        48        24        18         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         8        42        48        24        18         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         8        42        48        20        18         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         8        42        48        18        18         0         0         0         0         0         0         0         0         0         0 
dram[28]:         8         8        48        48        18        18         0         0         0         0         0         0         0         0         0         0 
dram[29]:         8         8        48        48        18        18         0         0         0         0         0         0         0         0         0         0 
dram[30]:         8         8        48        49        18        18         0         0         0         0         0         0         0         0         0         0 
dram[31]:         8         8        48        48        18        18         0         0         0         0         0         0         0         0         0         0 
total dram reads = 4653
min_bank_accesses = 0!
chip skew: 153/132 = 1.16
number of total write accesses:
dram[0]:       596       588       620       596       636       624       596       604       616       604       596       584       560       564       584       564 
dram[1]:       588       584       596       584       644       620       620       608       600       604       600       588       568       568       592       572 
dram[2]:       604       592       592       604       636       608       616       604       616       616       588       584       568       592       576       544 
dram[3]:       584       592       604       596       640       612       620       612       612       608       580       588       560       572       580       568 
dram[4]:       604       608       592       596       632       636       600       612       592       620       584       580       568       576       564       564 
dram[5]:       600       604       584       588       636       628       600       632       604       624       588       580       564       572       572       552 
dram[6]:       616       600       584       608       620       620       620       600       600       604       588       580       568       584       564       560 
dram[7]:       604       596       592       604       624       620       596       620       604       600       604       584       560       576       580       556 
dram[8]:       592       592       604       592       600       612       608       604       612       620       604       580       568       548       556       572 
dram[9]:       584       584       592       592       620       624       620       592       616       608       584       576       564       552       572       572 
dram[10]:       584       596       608       604       628       616       596       584       592       616       588       584       556       552       572       596 
dram[11]:       596       588       584       608       620       620       616       596       608       616       584       580       552       564       560       568 
dram[12]:       600       592       588       592       624       632       620       584       608       588       588       588       572       572       560       552 
dram[13]:       584       580       600       592       628       636       608       588       600       600       584       596       564       584       556       572 
dram[14]:       576       588       596       600       616       620       608       596       604       608       580       584       576       576       568       564 
dram[15]:       588       592       596       596       604       624       620       600       616       608       592       580       568       580       544       572 
dram[16]:       596       608       592       600       628       636       608       596       612       604       596       600       564       576       580       572 
dram[17]:       600       620       596       592       624       624       628       604       604       612       596       600       584       556       568       560 
dram[18]:       596       624       588       612       616       620       608       592       604       620       600       600       588       564       568       560 
dram[19]:       592       636       592       616       628       608       624       608       608       600       576       588       556       580       580       572 
dram[20]:       600       600       608       632       624       620       620       596       604       604       588       584       560       572       576       568 
dram[21]:       580       600       596       608       636       616       616       616       604       612       596       588       564       568       580       572 
dram[22]:       596       612       592       620       636       608       608       600       608       608       596       580       552       580       580       576 
dram[23]:       604       620       576       604       628       604       604       584       620       608       604       588       568       584       584       572 
dram[24]:       628       604       620       580       612       616       596       616       624       620       588       588       576       584       572       544 
dram[25]:       616       620       624       600       624       616       592       596       620       604       596       592       560       572       576       560 
dram[26]:       608       592       616       608       612       616       616       628       596       608       584       592       560       580       584       564 
dram[27]:       596       608       632       596       644       624       596       608       608       604       592       592       564       560       576       560 
dram[28]:       600       580       596       600       604       632       612       620       608       628       588       580       572       568       580       584 
dram[29]:       624       588       608       588       612       620       616       620       600       616       588       588       568       564       592       568 
dram[30]:       612       596       612       580       616       624       604       624       604       616       592       588       580       572       576       564 
dram[31]:       600       584       608       596       624       628       616       612       612       624       588       588       548       564       580       588 
total dram writes = 304912
bank skew: 644/544 = 1.18
chip skew: 9568/9452 = 1.01
average mf latency per bank:
dram[0]:       1365      1527      1421      1666       990      1043       534       504       464       495       435       450       482       486       455       429
dram[1]:       1300      1686      1495      1637       968       936       496       500       488       492       449       466       488       500       413       422
dram[2]:       1303      1555      2283      2410       998      1104       507       535       469       473       483       460       457       486       428       440
dram[3]:       1331      1475      1428      1945      1049      1063       509       496       472       491       447       440       485       505       431       418
dram[4]:       1231      1338      1389      1397       964       830       521       493       506       464       453       447       494       473       453       414
dram[5]:       1233      1351      1402      1379       959       913       542       505       493       466       458       472       480       479       414       429
dram[6]:       1278      1614      1688      1442       923      1098       506       516       502       478       471       492       487       491       462       427
dram[7]:       1302      1495      1381      1500      1089       943       507       494       487       470       439       472       482       508       456       437
dram[8]:       1292      1398      1426      1515       988      1177       520       544       462       482       428       475       491       488       455       469
dram[9]:       1296      1468      1552      1707       899      1099       498       510       474       475       463       468       513       494       398       447
dram[10]:       1296      1424      2038      2188       999      1052       521       538       513       483       477       453       511       504       404       413
dram[11]:       1259      1387      1455      1955       992      1042       518       528       490       486       451       473       494       466       407       422
dram[12]:       1264      1418      1477      1514       952      1122       506       529       473       504       483       471       499       485       433       476
dram[13]:       1339      1477      1710      1638       877      1030       500       531       482       487       481       451       505       480       408       437
dram[14]:       1334      1427      1732      1869       989      1145       522       530       505       506       484       456       487       490       430       424
dram[15]:       1325      1433      1519      1789      1110      1075       533       538       471       498       441       448       491       457       443       424
dram[16]:       1272      1244      1584      1695      1112       863       494       494       449       469       440       450       476       469       418       414
dram[17]:       1244      1272      1721      1725      1175       904       459       515       466       474       464       468       473       498       420       425
dram[18]:       1281      1201      1700      1596      1257       997       496       519       482       477       434       456       452       493       442       449
dram[19]:       1253      1236      2011      2256      1367      1046       510       528       457       489       470       491       481       507       414       445
dram[20]:       1252      1281      1532      1452      1008       968       464       509       472       459       452       452       477       480       433       427
dram[21]:       1279      1226      1516      1549      1046       934       475       486       486       458       462       466       471       480       416       427
dram[22]:       1271      1225      1911      1600      1142      1106       489       495       481       453       463       477       486       489       420       432
dram[23]:       1265      1228      1563      1727      1115      1050       500       523       479       452       433       461       470       472       403       446
dram[24]:       1171      1564      1532      1533      1045      1027       510       494       464       458       452       447       458       466       413       459
dram[25]:       1194      1396      1444      1491      1119       993       495       504       478       482       447       438       476       481       428       438
dram[26]:       1257      1424      1524      1557       998      1055       494       473       488       490       450       456       492       464       418       445
dram[27]:       1209      1423      1478      2191      1152       973       514       528       492       494       469       443       488       499       433       438
dram[28]:       1224      1370      1593      1528      1026       874       493       497       466       452       469       440       465       482       441       419
dram[29]:       1220      1610      1539      1492      1070       935       492       483       486       473       453       421       476       485       423       419
dram[30]:       1266      1630      1495      1684      1034       946       503       478       479       473       456       452       474       478       413       445
dram[31]:       1241      1770      1570      1685      1008       988       505       494       490       471       475       442       490       473       417       411
maximum mf latency per bank:
dram[0]:        924       777       961       796       829       819       861       833       881       845       744       855       874       919       954       699
dram[1]:        904       753       960       928       739       913       847       834       875       835       757       856       878       964       954       704
dram[2]:        926       774      2637      1949       688      1085       909       833       919       733       758       671       777       943       798       703
dram[3]:        890       752       900      1469       634       999       915       716       893       824       721       712       854       963       798       671
dram[4]:        881       713       943       816       697       823       904       864       937       695       824       741       798       677       735       769
dram[5]:        881       731       950       731       765       817       899       870       932       789       796       782       762       920       770       835
dram[6]:       1119      1160      1223       888       826       943       860       744       930       801       884       883       826       930       771       880
dram[7]:        886       822       763       925       898       794       903       796       920       848       617       764       842       931       820       849
dram[8]:        888       689       932       803       919       671       819       858       829       911       714       757       889       784       835       737
dram[9]:        786       988      1049      1074       930       645       680       846       799       769       823       823       943       854       734       925
dram[10]:        918      1085      1900      1630       807       704       930       853       925       882      1097       763       971       981       530      1104
dram[11]:        657       786       802      1592       918       709       821       823       752       877       853       765       719       884       666       722
dram[12]:        699       858       908       802       794       777       814       911       796       919       713       889       932       813       629       756
dram[13]:        900       931      1328      1207       851       641       860       907       837       982       721       761       931       824       767       713
dram[14]:        710      1019      1738      1088       825       677       863       820       835       915       854       872       949       847       809       667
dram[15]:        747       926       859      1102       822       674       821       904       831       899       737       719       848       692       832       743
dram[16]:        897       756       878      1061       775       631       818       903       758       940       712       700       685       742       786       709
dram[17]:        712       741       887       850       808       765       817       818       680       906       822       884       709       813       659       717
dram[18]:        879       806      1179       982       830       796      1030      1023       897       982       791       888       700       761       827       732
dram[19]:        882       750      1606      2350       826       684       935       846       763       968       771       889       702       930       884       732
dram[20]:        909       831       810       933       811       755       953       812       849       809       716       718       836       952       824       668
dram[21]:        919       831       813       920       818       770       854       851       884       832       767       871       872       798       695       764
dram[22]:        905       648      1339       934       742       847       878       866       878       831       687       766       926      1001       803       709
dram[23]:        901       715       800       932       734       907       949       896       912       807       619       767       640       942       801       713
dram[24]:        805       927       932       841       697       778       827       750       913       859       734       738       764       878       731       829
dram[25]:        739       740       942       843       775       905       824       770       871       850       922       730       830       877       731       795
dram[26]:        870       926       952       818       797       866       897       820       920       833       775       995       830       706       788       758
dram[27]:        817       943       951      1884       856       661       787       927       924       858       833       813       829       919       694       822
dram[28]:        777       931       974       728       685       904       821       846       934       725       853       716       751       928       897       770
dram[29]:        776       927      1049       676       685       918       824       862       933       784       628       711       746       698       897       684
dram[30]:        933       921       978       897       820       940       879       977      1020       800       935       784       812       897       706       973
dram[31]:       1065      1059       961       945       733       705       821       736       911       765       930       866       766       893       710       956
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 4): 
Ready @ 113187 -   mf: uid=6235865, sid4294967295:w4294967295, part=0, addr=0xc0a48480, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (113087), 
Ready @ 113190 -   mf: uid=6235878, sid4294967295:w4294967295, part=0, addr=0xc0970a00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (113090), 
Ready @ 113198 -   mf: uid=6235907, sid4294967295:w4294967295, part=0, addr=0xc0970a80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (113098), 
Ready @ 113204 -   mf: uid=6235929, sid4294967295:w4294967295, part=0, addr=0xc0976b00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (113104), 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=84987 n_nop=74405 n_act=822 n_pre=806 n_ref_event=0 n_req=2535 n_rd=152 n_rd_L2_A=0 n_write=0 n_wr_bk=9416 bw_util=0.1126
n_activity=25460 dram_eff=0.3758
bk0: 8a 82314i bk1: 8a 82923i bk2: 48a 82516i bk3: 50a 82589i bk4: 16a 82179i bk5: 22a 82371i bk6: 0a 82585i bk7: 0a 82613i bk8: 0a 82263i bk9: 0a 82652i bk10: 0a 82425i bk11: 0a 82893i bk12: 0a 82866i bk13: 0a 82837i bk14: 0a 82797i bk15: 0a 82785i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.672496
Row_Buffer_Locality_read = 0.907895
Row_Buffer_Locality_write = 0.657360
Bank_Level_Parallism = 2.004138
Bank_Level_Parallism_Col = 1.697771
Bank_Level_Parallism_Ready = 1.340824
write_to_read_ratio_blp_rw_average = 0.977705
GrpLevelPara = 1.448288 

BW Util details:
bwutil = 0.112582 
total_CMD = 84987 
util_bw = 9568 
Wasted_Col = 7649 
Wasted_Row = 3085 
Idle = 64685 

BW Util Bottlenecks: 
RCDc_limit = 153 
RCDWRc_limit = 4563 
WTRc_limit = 48 
RTWc_limit = 93 
CCDLc_limit = 5301 
rwq = 0 
CCDLc_limit_alone = 5295 
WTRc_limit_alone = 44 
RTWc_limit_alone = 91 

Commands details: 
total_CMD = 84987 
n_nop = 74405 
Read = 152 
Write = 0 
L2_Alloc = 0 
L2_WB = 9416 
n_act = 822 
n_pre = 806 
n_ref = 0 
n_req = 2535 
total_req = 9568 

Dual Bus Interface Util: 
issued_total_row = 1628 
issued_total_col = 9568 
Row_Bus_Util =  0.019156 
CoL_Bus_Util = 0.112582 
Either_Row_CoL_Bus_Util = 0.124513 
Issued_on_Two_Bus_Simul_Util = 0.007225 
issued_two_Eff = 0.058023 
queue_avg = 0.116724 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=20 avg=0.116724
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 4): 
Ready @ 113188 -   mf: uid=6235870, sid4294967295:w4294967295, part=1, addr=0xc0a0dc80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (113088), 
Ready @ 113196 -   mf: uid=6235899, sid4294967295:w4294967295, part=1, addr=0xc09c1080, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (113096), 
Ready @ 113198 -   mf: uid=6235908, sid4294967295:w4294967295, part=1, addr=0xc0a44780, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (113098), 
Ready @ 113202 -   mf: uid=6235917, sid4294967295:w4294967295, part=1, addr=0xc097e980, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (113102), 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=84987 n_nop=74378 n_act=850 n_pre=834 n_ref_event=0 n_req=2532 n_rd=148 n_rd_L2_A=0 n_write=0 n_wr_bk=9434 bw_util=0.1127
n_activity=26270 dram_eff=0.3648
bk0: 8a 82900i bk1: 8a 82570i bk2: 48a 82259i bk3: 50a 82150i bk4: 16a 82131i bk5: 18a 82004i bk6: 0a 82423i bk7: 0a 82124i bk8: 0a 82559i bk9: 0a 82578i bk10: 0a 82545i bk11: 0a 82720i bk12: 0a 82885i bk13: 0a 82870i bk14: 0a 82719i bk15: 0a 83039i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.661893
Row_Buffer_Locality_read = 0.918919
Row_Buffer_Locality_write = 0.645816
Bank_Level_Parallism = 2.015422
Bank_Level_Parallism_Col = 1.718053
Bank_Level_Parallism_Ready = 1.362450
write_to_read_ratio_blp_rw_average = 0.980201
GrpLevelPara = 1.477677 

BW Util details:
bwutil = 0.112747 
total_CMD = 84987 
util_bw = 9582 
Wasted_Col = 7651 
Wasted_Row = 3517 
Idle = 64237 

BW Util Bottlenecks: 
RCDc_limit = 123 
RCDWRc_limit = 4631 
WTRc_limit = 29 
RTWc_limit = 137 
CCDLc_limit = 4974 
rwq = 0 
CCDLc_limit_alone = 4970 
WTRc_limit_alone = 28 
RTWc_limit_alone = 134 

Commands details: 
total_CMD = 84987 
n_nop = 74378 
Read = 148 
Write = 0 
L2_Alloc = 0 
L2_WB = 9434 
n_act = 850 
n_pre = 834 
n_ref = 0 
n_req = 2532 
total_req = 9582 

Dual Bus Interface Util: 
issued_total_row = 1684 
issued_total_col = 9582 
Row_Bus_Util =  0.019815 
CoL_Bus_Util = 0.112747 
Either_Row_CoL_Bus_Util = 0.124831 
Issued_on_Two_Bus_Simul_Util = 0.007731 
issued_two_Eff = 0.061929 
queue_avg = 0.130879 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=18 avg=0.130879
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 2): 
Ready @ 113187 -   mf: uid=6235866, sid4294967295:w4294967295, part=2, addr=0xc097ab80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (113087), 
Ready @ 113190 -   mf: uid=6235879, sid4294967295:w4294967295, part=2, addr=0xc0931080, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (113090), 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=84987 n_nop=74328 n_act=871 n_pre=856 n_ref_event=0 n_req=2533 n_rd=148 n_rd_L2_A=0 n_write=0 n_wr_bk=9422 bw_util=0.1126
n_activity=26442 dram_eff=0.3619
bk0: 8a 82457i bk1: 8a 82367i bk2: 48a 82741i bk3: 50a 82633i bk4: 16a 82197i bk5: 18a 82290i bk6: 0a 82666i bk7: 0a 82485i bk8: 0a 82188i bk9: 0a 82342i bk10: 0a 82390i bk11: 0a 82708i bk12: 0a 82822i bk13: 0a 82535i bk14: 0a 82826i bk15: 0a 82554i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.653142
Row_Buffer_Locality_read = 0.918919
Row_Buffer_Locality_write = 0.636517
Bank_Level_Parallism = 1.985425
Bank_Level_Parallism_Col = 1.702072
Bank_Level_Parallism_Ready = 1.369697
write_to_read_ratio_blp_rw_average = 0.978295
GrpLevelPara = 1.435779 

BW Util details:
bwutil = 0.112605 
total_CMD = 84987 
util_bw = 9570 
Wasted_Col = 8089 
Wasted_Row = 3541 
Idle = 63787 

BW Util Bottlenecks: 
RCDc_limit = 133 
RCDWRc_limit = 4926 
WTRc_limit = 78 
RTWc_limit = 90 
CCDLc_limit = 5331 
rwq = 0 
CCDLc_limit_alone = 5318 
WTRc_limit_alone = 70 
RTWc_limit_alone = 85 

Commands details: 
total_CMD = 84987 
n_nop = 74328 
Read = 148 
Write = 0 
L2_Alloc = 0 
L2_WB = 9422 
n_act = 871 
n_pre = 856 
n_ref = 0 
n_req = 2533 
total_req = 9570 

Dual Bus Interface Util: 
issued_total_row = 1727 
issued_total_col = 9570 
Row_Bus_Util =  0.020321 
CoL_Bus_Util = 0.112605 
Either_Row_CoL_Bus_Util = 0.125419 
Issued_on_Two_Bus_Simul_Util = 0.007507 
issued_two_Eff = 0.059856 
queue_avg = 0.113900 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.1139
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 4): 
Ready @ 113183 -   mf: uid=6235847, sid4294967295:w4294967295, part=3, addr=0xc097cb80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (113083), 
Ready @ 113191 -   mf: uid=6235882, sid4294967295:w4294967295, part=3, addr=0xc09e5f00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (113091), 
Ready @ 113196 -   mf: uid=6235900, sid4294967295:w4294967295, part=3, addr=0xc09a4700, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (113096), 
Ready @ 113206 -   mf: uid=6235931, sid4294967295:w4294967295, part=3, addr=0xc0931180, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (113106), 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=84987 n_nop=74392 n_act=850 n_pre=835 n_ref_event=0 n_req=2530 n_rd=148 n_rd_L2_A=0 n_write=0 n_wr_bk=9423 bw_util=0.1126
n_activity=25673 dram_eff=0.3728
bk0: 8a 82526i bk1: 8a 82867i bk2: 48a 82272i bk3: 50a 82514i bk4: 16a 81884i bk5: 18a 82287i bk6: 0a 82385i bk7: 0a 82567i bk8: 0a 82994i bk9: 0a 82661i bk10: 0a 82728i bk11: 0a 82626i bk12: 0a 82736i bk13: 0a 83017i bk14: 0a 82615i bk15: 0a 82486i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.660565
Row_Buffer_Locality_read = 0.891892
Row_Buffer_Locality_write = 0.646089
Bank_Level_Parallism = 2.013561
Bank_Level_Parallism_Col = 1.683999
Bank_Level_Parallism_Ready = 1.322850
write_to_read_ratio_blp_rw_average = 0.977483
GrpLevelPara = 1.443276 

BW Util details:
bwutil = 0.112617 
total_CMD = 84987 
util_bw = 9571 
Wasted_Col = 7650 
Wasted_Row = 3205 
Idle = 64561 

BW Util Bottlenecks: 
RCDc_limit = 175 
RCDWRc_limit = 4591 
WTRc_limit = 49 
RTWc_limit = 73 
CCDLc_limit = 5109 
rwq = 0 
CCDLc_limit_alone = 5109 
WTRc_limit_alone = 49 
RTWc_limit_alone = 73 

Commands details: 
total_CMD = 84987 
n_nop = 74392 
Read = 148 
Write = 0 
L2_Alloc = 0 
L2_WB = 9423 
n_act = 850 
n_pre = 835 
n_ref = 0 
n_req = 2530 
total_req = 9571 

Dual Bus Interface Util: 
issued_total_row = 1685 
issued_total_col = 9571 
Row_Bus_Util =  0.019827 
CoL_Bus_Util = 0.112617 
Either_Row_CoL_Bus_Util = 0.124666 
Issued_on_Two_Bus_Simul_Util = 0.007778 
issued_two_Eff = 0.062388 
queue_avg = 0.104522 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.104522
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 4): 
Ready @ 113195 -   mf: uid=6235896, sid4294967295:w4294967295, part=4, addr=0xc0966900, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (113095), 
Ready @ 113200 -   mf: uid=6235914, sid4294967295:w4294967295, part=4, addr=0xc0a74880, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (113100), 
Ready @ 113206 -   mf: uid=6235932, sid4294967295:w4294967295, part=4, addr=0xc0948700, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (113106), 
Ready @ 113215 -   mf: uid=6235960, sid4294967295:w4294967295, part=4, addr=0xc09fbc80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (113115), 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=84987 n_nop=74375 n_act=848 n_pre=833 n_ref_event=0 n_req=2518 n_rd=136 n_rd_L2_A=0 n_write=0 n_wr_bk=9425 bw_util=0.1125
n_activity=25627 dram_eff=0.3731
bk0: 8a 82438i bk1: 0a 82570i bk2: 48a 82050i bk3: 42a 82391i bk4: 16a 82235i bk5: 22a 82515i bk6: 0a 82556i bk7: 0a 82522i bk8: 0a 82199i bk9: 0a 82509i bk10: 0a 82555i bk11: 0a 83034i bk12: 0a 82779i bk13: 0a 82444i bk14: 0a 83070i bk15: 0a 82619i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.660000
Row_Buffer_Locality_read = 0.926471
Row_Buffer_Locality_write = 0.644670
Bank_Level_Parallism = 2.030706
Bank_Level_Parallism_Col = 1.722216
Bank_Level_Parallism_Ready = 1.364920
write_to_read_ratio_blp_rw_average = 0.982236
GrpLevelPara = 1.453535 

BW Util details:
bwutil = 0.112500 
total_CMD = 84987 
util_bw = 9561 
Wasted_Col = 7681 
Wasted_Row = 3340 
Idle = 64405 

BW Util Bottlenecks: 
RCDc_limit = 103 
RCDWRc_limit = 4646 
WTRc_limit = 24 
RTWc_limit = 125 
CCDLc_limit = 5126 
rwq = 0 
CCDLc_limit_alone = 5118 
WTRc_limit_alone = 23 
RTWc_limit_alone = 118 

Commands details: 
total_CMD = 84987 
n_nop = 74375 
Read = 136 
Write = 0 
L2_Alloc = 0 
L2_WB = 9425 
n_act = 848 
n_pre = 833 
n_ref = 0 
n_req = 2518 
total_req = 9561 

Dual Bus Interface Util: 
issued_total_row = 1681 
issued_total_col = 9561 
Row_Bus_Util =  0.019779 
CoL_Bus_Util = 0.112500 
Either_Row_CoL_Bus_Util = 0.124866 
Issued_on_Two_Bus_Simul_Util = 0.007413 
issued_two_Eff = 0.059367 
queue_avg = 0.110876 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.110876
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 6): 
Ready @ 113184 -   mf: uid=6235855, sid4294967295:w4294967295, part=5, addr=0xc08d9380, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (113084), 
Ready @ 113188 -   mf: uid=6235871, sid4294967295:w4294967295, part=5, addr=0xc0903d80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (113088), 
Ready @ 113192 -   mf: uid=6235888, sid4294967295:w4294967295, part=5, addr=0xc0a74900, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (113092), 
Ready @ 113202 -   mf: uid=6235918, sid4294967295:w4294967295, part=5, addr=0xc0946400, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (113102), 
Ready @ 113207 -   mf: uid=6235938, sid4294967295:w4294967295, part=5, addr=0xc0927080, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (113107), 
Ready @ 113215 -   mf: uid=6235961, sid4294967295:w4294967295, part=5, addr=0xc0927000, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (113115), 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=84987 n_nop=74416 n_act=841 n_pre=827 n_ref_event=0 n_req=2514 n_rd=132 n_rd_L2_A=0 n_write=0 n_wr_bk=9424 bw_util=0.1124
n_activity=25623 dram_eff=0.3729
bk0: 8a 82544i bk1: 0a 82290i bk2: 48a 82638i bk3: 42a 82730i bk4: 16a 82372i bk5: 18a 82143i bk6: 0a 82478i bk7: 0a 82634i bk8: 0a 82472i bk9: 0a 82346i bk10: 0a 82821i bk11: 0a 83007i bk12: 0a 82769i bk13: 0a 82845i bk14: 0a 82365i bk15: 0a 82998i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.662260
Row_Buffer_Locality_read = 0.924242
Row_Buffer_Locality_write = 0.647631
Bank_Level_Parallism = 1.987876
Bank_Level_Parallism_Col = 1.682411
Bank_Level_Parallism_Ready = 1.316764
write_to_read_ratio_blp_rw_average = 0.981746
GrpLevelPara = 1.447010 

BW Util details:
bwutil = 0.112441 
total_CMD = 84987 
util_bw = 9556 
Wasted_Col = 7682 
Wasted_Row = 3300 
Idle = 64449 

BW Util Bottlenecks: 
RCDc_limit = 108 
RCDWRc_limit = 4611 
WTRc_limit = 35 
RTWc_limit = 118 
CCDLc_limit = 5199 
rwq = 0 
CCDLc_limit_alone = 5191 
WTRc_limit_alone = 34 
RTWc_limit_alone = 111 

Commands details: 
total_CMD = 84987 
n_nop = 74416 
Read = 132 
Write = 0 
L2_Alloc = 0 
L2_WB = 9424 
n_act = 841 
n_pre = 827 
n_ref = 0 
n_req = 2514 
total_req = 9556 

Dual Bus Interface Util: 
issued_total_row = 1668 
issued_total_col = 9556 
Row_Bus_Util =  0.019627 
CoL_Bus_Util = 0.112441 
Either_Row_CoL_Bus_Util = 0.124384 
Issued_on_Two_Bus_Simul_Util = 0.007684 
issued_two_Eff = 0.061773 
queue_avg = 0.101568 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=17 avg=0.101568
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 8): 
Ready @ 113190 -   mf: uid=6235874, sid4294967295:w4294967295, part=6, addr=0xc08dd180, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (113090), 
Ready @ 113191 -   mf: uid=6235875, sid4294967295:w4294967295, part=6, addr=0xc0978f00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (113091), 
Ready @ 113196 -   mf: uid=6235901, sid4294967295:w4294967295, part=6, addr=0xc08db080, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (113096), 
Ready @ 113198 -   mf: uid=6235902, sid4294967295:w4294967295, part=6, addr=0xc0a4a200, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (113098), 
Ready @ 113203 -   mf: uid=6235924, sid4294967295:w4294967295, part=6, addr=0xc0966b80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (113103), 
Ready @ 113210 -   mf: uid=6235948, sid4294967295:w4294967295, part=6, addr=0xc0946700, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (113110), 
Ready @ 113215 -   mf: uid=6235962, sid4294967295:w4294967295, part=6, addr=0xc0966b00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (113115), 
Ready @ 113223 -   mf: uid=6235978, sid4294967295:w4294967295, part=6, addr=0xc099aa00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (113123), 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=84987 n_nop=74313 n_act=902 n_pre=886 n_ref_event=0 n_req=2519 n_rd=140 n_rd_L2_A=0 n_write=0 n_wr_bk=9431 bw_util=0.1126
n_activity=26378 dram_eff=0.3628
bk0: 8a 82399i bk1: 8a 82541i bk2: 48a 82445i bk3: 42a 82388i bk4: 16a 81944i bk5: 18a 82146i bk6: 0a 82390i bk7: 0a 82326i bk8: 0a 82075i bk9: 0a 82427i bk10: 0a 82563i bk11: 0a 82846i bk12: 0a 82918i bk13: 0a 83029i bk14: 0a 82791i bk15: 0a 82825i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.639920
Row_Buffer_Locality_read = 0.907143
Row_Buffer_Locality_write = 0.624101
Bank_Level_Parallism = 2.008512
Bank_Level_Parallism_Col = 1.666338
Bank_Level_Parallism_Ready = 1.303939
write_to_read_ratio_blp_rw_average = 0.979084
GrpLevelPara = 1.446621 

BW Util details:
bwutil = 0.112617 
total_CMD = 84987 
util_bw = 9571 
Wasted_Col = 8004 
Wasted_Row = 3453 
Idle = 63959 

BW Util Bottlenecks: 
RCDc_limit = 129 
RCDWRc_limit = 4966 
WTRc_limit = 76 
RTWc_limit = 96 
CCDLc_limit = 5179 
rwq = 0 
CCDLc_limit_alone = 5164 
WTRc_limit_alone = 69 
RTWc_limit_alone = 88 

Commands details: 
total_CMD = 84987 
n_nop = 74313 
Read = 140 
Write = 0 
L2_Alloc = 0 
L2_WB = 9431 
n_act = 902 
n_pre = 886 
n_ref = 0 
n_req = 2519 
total_req = 9571 

Dual Bus Interface Util: 
issued_total_row = 1788 
issued_total_col = 9571 
Row_Bus_Util =  0.021039 
CoL_Bus_Util = 0.112617 
Either_Row_CoL_Bus_Util = 0.125596 
Issued_on_Two_Bus_Simul_Util = 0.008060 
issued_two_Eff = 0.064175 
queue_avg = 0.106663 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.106663
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 6): 
Ready @ 113186 -   mf: uid=6235861, sid4294967295:w4294967295, part=7, addr=0xc0929000, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (113086), 
Ready @ 113187 -   mf: uid=6235867, sid4294967295:w4294967295, part=7, addr=0xc08dd000, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (113087), 
Ready @ 113191 -   mf: uid=6235884, sid4294967295:w4294967295, part=7, addr=0xc0970d80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (113091), 
Ready @ 113192 -   mf: uid=6235883, sid4294967295:w4294967295, part=7, addr=0xc0a60c00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (113092), 
Ready @ 113200 -   mf: uid=6235915, sid4294967295:w4294967295, part=7, addr=0xc099ab80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (113100), 
Ready @ 113207 -   mf: uid=6235939, sid4294967295:w4294967295, part=7, addr=0xc0946680, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (113107), 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=84987 n_nop=74347 n_act=846 n_pre=831 n_ref_event=0 n_req=2520 n_rd=140 n_rd_L2_A=0 n_write=0 n_wr_bk=9424 bw_util=0.1125
n_activity=25806 dram_eff=0.3706
bk0: 8a 82583i bk1: 8a 82711i bk2: 48a 82386i bk3: 42a 82576i bk4: 16a 82404i bk5: 18a 82269i bk6: 0a 82523i bk7: 0a 82573i bk8: 0a 82521i bk9: 0a 82461i bk10: 0a 82575i bk11: 0a 83168i bk12: 0a 83007i bk13: 0a 82858i bk14: 0a 82553i bk15: 0a 82813i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.661071
Row_Buffer_Locality_read = 0.900000
Row_Buffer_Locality_write = 0.646909
Bank_Level_Parallism = 1.926397
Bank_Level_Parallism_Col = 1.613000
Bank_Level_Parallism_Ready = 1.263697
write_to_read_ratio_blp_rw_average = 0.977947
GrpLevelPara = 1.397583 

BW Util details:
bwutil = 0.112535 
total_CMD = 84987 
util_bw = 9564 
Wasted_Col = 8052 
Wasted_Row = 3307 
Idle = 64064 

BW Util Bottlenecks: 
RCDc_limit = 139 
RCDWRc_limit = 4739 
WTRc_limit = 70 
RTWc_limit = 66 
CCDLc_limit = 5393 
rwq = 0 
CCDLc_limit_alone = 5383 
WTRc_limit_alone = 62 
RTWc_limit_alone = 64 

Commands details: 
total_CMD = 84987 
n_nop = 74347 
Read = 140 
Write = 0 
L2_Alloc = 0 
L2_WB = 9424 
n_act = 846 
n_pre = 831 
n_ref = 0 
n_req = 2520 
total_req = 9564 

Dual Bus Interface Util: 
issued_total_row = 1677 
issued_total_col = 9564 
Row_Bus_Util =  0.019732 
CoL_Bus_Util = 0.112535 
Either_Row_CoL_Bus_Util = 0.125196 
Issued_on_Two_Bus_Simul_Util = 0.007072 
issued_two_Eff = 0.056485 
queue_avg = 0.101674 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.101674
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 22): 
Ready @ 113186 -   mf: uid=6235862, sid4294967295:w4294967295, part=8, addr=0xc08dbe80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (113086), 
Ready @ 113187 -   mf: uid=6235868, sid4294967295:w4294967295, part=8, addr=0xc0a54880, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (113087), 
Ready @ 113191 -   mf: uid=6235885, sid4294967295:w4294967295, part=8, addr=0xc097a100, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (113091), 
Ready @ 113192 -   mf: uid=6235889, sid4294967295:w4294967295, part=8, addr=0xc09ddd00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (113092), 
Ready @ 113198 -   mf: uid=6235909, sid4294967295:w4294967295, part=8, addr=0xc097e000, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (113098), 
Ready @ 113200 -   mf: uid=6235916, sid4294967295:w4294967295, part=8, addr=0xc097a180, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (113100), 
Ready @ 113203 -   mf: uid=6235925, sid4294967295:w4294967295, part=8, addr=0xc0a74480, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (113103), 
Ready @ 113207 -   mf: uid=6235940, sid4294967295:w4294967295, part=8, addr=0xc0954f80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (113107), 
Ready @ 113208 -   mf: uid=6235942, sid4294967295:w4294967295, part=8, addr=0xc0a6a000, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (113108), 
Ready @ 113214 -   mf: uid=6235958, sid4294967295:w4294967295, part=8, addr=0xc0a2f900, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (113114), 
Ready @ 113219 -   mf: uid=6235970, sid4294967295:w4294967295, part=8, addr=0xc095cc80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (113119), 
Ready @ 113226 -   mf: uid=6235983, sid4294967295:w4294967295, part=8, addr=0xc09eb680, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (113126), 
Ready @ 113227 -   mf: uid=6235982, sid4294967295:w4294967295, part=8, addr=0xc0ab4d00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (113127), 
Ready @ 113230 -   mf: uid=6235994, sid4294967295:w4294967295, part=8, addr=0xc0a6a080, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (113130), 
Ready @ 113234 -   mf: uid=6236007, sid4294967295:w4294967295, part=8, addr=0xc0a27a00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (113134), 
Ready @ 113239 -   mf: uid=6236014, sid4294967295:w4294967295, part=8, addr=0xc0a64280, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (113139), 
Ready @ 113242 -   mf: uid=6236022, sid4294967295:w4294967295, part=8, addr=0xc09cfb80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (113142), 
Ready @ 113244 -   mf: uid=6236026, sid4294967295:w4294967295, part=8, addr=0xc0a42f80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (113144), 
Ready @ 113254 -   mf: uid=6236039, sid4294967295:w4294967295, part=8, addr=0xc0956f80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (113154), 
Ready @ 113260 -   mf: uid=6236051, sid4294967295:w4294967295, part=8, addr=0xc0970280, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (113160), 
Ready @ 113267 -   mf: uid=6236057, sid4294967295:w4294967295, part=8, addr=0xc0a03700, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (113167), 
Ready @ 113275 -   mf: uid=6236063, sid4294967295:w4294967295, part=8, addr=0xc09a4c00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (113175), 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=84987 n_nop=74412 n_act=847 n_pre=834 n_ref_event=0 n_req=2514 n_rd=148 n_rd_L2_A=0 n_write=0 n_wr_bk=9416 bw_util=0.1125
n_activity=25683 dram_eff=0.3724
bk0: 8a 82475i bk1: 0a 82796i bk2: 48a 82323i bk3: 50a 82646i bk4: 16a 82413i bk5: 26a 82139i bk6: 0a 82512i bk7: 0a 82422i bk8: 0a 82458i bk9: 0a 82607i bk10: 0a 82554i bk11: 0a 82551i bk12: 0a 83022i bk13: 0a 82666i bk14: 0a 82827i bk15: 0a 82995i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.661085
Row_Buffer_Locality_read = 0.912162
Row_Buffer_Locality_write = 0.645339
Bank_Level_Parallism = 1.989393
Bank_Level_Parallism_Col = 1.668177
Bank_Level_Parallism_Ready = 1.292974
write_to_read_ratio_blp_rw_average = 0.977125
GrpLevelPara = 1.441665 

BW Util details:
bwutil = 0.112535 
total_CMD = 84987 
util_bw = 9564 
Wasted_Col = 7735 
Wasted_Row = 3253 
Idle = 64435 

BW Util Bottlenecks: 
RCDc_limit = 121 
RCDWRc_limit = 4509 
WTRc_limit = 83 
RTWc_limit = 109 
CCDLc_limit = 5304 
rwq = 0 
CCDLc_limit_alone = 5279 
WTRc_limit_alone = 60 
RTWc_limit_alone = 107 

Commands details: 
total_CMD = 84987 
n_nop = 74412 
Read = 148 
Write = 0 
L2_Alloc = 0 
L2_WB = 9416 
n_act = 847 
n_pre = 834 
n_ref = 0 
n_req = 2514 
total_req = 9564 

Dual Bus Interface Util: 
issued_total_row = 1681 
issued_total_col = 9564 
Row_Bus_Util =  0.019779 
CoL_Bus_Util = 0.112535 
Either_Row_CoL_Bus_Util = 0.124431 
Issued_on_Two_Bus_Simul_Util = 0.007884 
issued_two_Eff = 0.063357 
queue_avg = 0.113900 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.1139
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 25): 
Ready @ 113184 -   mf: uid=6235856, sid4294967295:w4294967295, part=9, addr=0xc095cd00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (113084), 
Ready @ 113190 -   mf: uid=6235876, sid4294967295:w4294967295, part=9, addr=0xc096e780, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (113090), 
Ready @ 113196 -   mf: uid=6235903, sid4294967295:w4294967295, part=9, addr=0xc0a60200, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (113096), 
Ready @ 113198 -   mf: uid=6235904, sid4294967295:w4294967295, part=9, addr=0xc0901180, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (113098), 
Ready @ 113203 -   mf: uid=6235926, sid4294967295:w4294967295, part=9, addr=0xc097c180, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (113103), 
Ready @ 113204 -   mf: uid=6235927, sid4294967295:w4294967295, part=9, addr=0xc09cda00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (113104), 
Ready @ 113207 -   mf: uid=6235941, sid4294967295:w4294967295, part=9, addr=0xc0a27b80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (113107), 
Ready @ 113210 -   mf: uid=6235946, sid4294967295:w4294967295, part=9, addr=0xc0901100, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (113110), 
Ready @ 113214 -   mf: uid=6235955, sid4294967295:w4294967295, part=9, addr=0xc094aa80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (113114), 
Ready @ 113215 -   mf: uid=6235963, sid4294967295:w4294967295, part=9, addr=0xc0984100, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (113115), 
Ready @ 113222 -   mf: uid=6235974, sid4294967295:w4294967295, part=9, addr=0xc099a500, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (113122), 
Ready @ 113226 -   mf: uid=6235987, sid4294967295:w4294967295, part=9, addr=0xc0986100, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (113126), 
Ready @ 113227 -   mf: uid=6235990, sid4294967295:w4294967295, part=9, addr=0xc0978080, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (113127), 
Ready @ 113230 -   mf: uid=6235998, sid4294967295:w4294967295, part=9, addr=0xc0a48d00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (113130), 
Ready @ 113238 -   mf: uid=6236012, sid4294967295:w4294967295, part=9, addr=0xc0a3de00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (113138), 
Ready @ 113240 -   mf: uid=6236016, sid4294967295:w4294967295, part=9, addr=0xc0a48d80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (113140), 
Ready @ 113242 -   mf: uid=6236023, sid4294967295:w4294967295, part=9, addr=0xc0978000, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (113142), 
Ready @ 113246 -   mf: uid=6236029, sid4294967295:w4294967295, part=9, addr=0xc08f5100, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (113146), 
Ready @ 113252 -   mf: uid=6236037, sid4294967295:w4294967295, part=9, addr=0xc097e180, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (113152), 
Ready @ 113254 -   mf: uid=6236041, sid4294967295:w4294967295, part=9, addr=0xc0986180, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (113154), 
Ready @ 113259 -   mf: uid=6236049, sid4294967295:w4294967295, part=9, addr=0xc09a2c80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (113159), 
Ready @ 113262 -   mf: uid=6236053, sid4294967295:w4294967295, part=9, addr=0xc0974280, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (113162), 
Ready @ 113263 -   mf: uid=6236056, sid4294967295:w4294967295, part=9, addr=0xc0976200, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (113163), 
Ready @ 113268 -   mf: uid=6236059, sid4294967295:w4294967295, part=9, addr=0xc09a8f80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (113168), 
Ready @ 113273 -   mf: uid=6236062, sid4294967295:w4294967295, part=9, addr=0xc0976280, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (113173), 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=84987 n_nop=74318 n_act=872 n_pre=858 n_ref_event=0 n_req=2511 n_rd=148 n_rd_L2_A=0 n_write=0 n_wr_bk=9422 bw_util=0.1126
n_activity=26505 dram_eff=0.3611
bk0: 8a 82769i bk1: 0a 82665i bk2: 48a 82370i bk3: 50a 82565i bk4: 16a 82284i bk5: 26a 81887i bk6: 0a 82305i bk7: 0a 82405i bk8: 0a 82489i bk9: 0a 82542i bk10: 0a 82641i bk11: 0a 82944i bk12: 0a 82850i bk13: 0a 82986i bk14: 0a 82472i bk15: 0a 82810i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.651376
Row_Buffer_Locality_read = 0.918919
Row_Buffer_Locality_write = 0.634591
Bank_Level_Parallism = 1.950841
Bank_Level_Parallism_Col = 1.663278
Bank_Level_Parallism_Ready = 1.282968
write_to_read_ratio_blp_rw_average = 0.978404
GrpLevelPara = 1.441348 

BW Util details:
bwutil = 0.112605 
total_CMD = 84987 
util_bw = 9570 
Wasted_Col = 7880 
Wasted_Row = 3726 
Idle = 63811 

BW Util Bottlenecks: 
RCDc_limit = 128 
RCDWRc_limit = 4808 
WTRc_limit = 59 
RTWc_limit = 220 
CCDLc_limit = 5122 
rwq = 0 
CCDLc_limit_alone = 5092 
WTRc_limit_alone = 50 
RTWc_limit_alone = 199 

Commands details: 
total_CMD = 84987 
n_nop = 74318 
Read = 148 
Write = 0 
L2_Alloc = 0 
L2_WB = 9422 
n_act = 872 
n_pre = 858 
n_ref = 0 
n_req = 2511 
total_req = 9570 

Dual Bus Interface Util: 
issued_total_row = 1730 
issued_total_col = 9570 
Row_Bus_Util =  0.020356 
CoL_Bus_Util = 0.112605 
Either_Row_CoL_Bus_Util = 0.125537 
Issued_on_Two_Bus_Simul_Util = 0.007425 
issued_two_Eff = 0.059143 
queue_avg = 0.102216 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.102216
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 20): 
Ready @ 113186 -   mf: uid=6235860, sid4294967295:w4294967295, part=10, addr=0xc09beb00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (113086), 
Ready @ 113187 -   mf: uid=6235863, sid4294967295:w4294967295, part=10, addr=0xc092fc80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (113087), 
Ready @ 113194 -   mf: uid=6235891, sid4294967295:w4294967295, part=10, addr=0xc099a600, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (113094), 
Ready @ 113195 -   mf: uid=6235897, sid4294967295:w4294967295, part=10, addr=0xc0a66000, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (113095), 
Ready @ 113199 -   mf: uid=6235912, sid4294967295:w4294967295, part=10, addr=0xc09a0f00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (113099), 
Ready @ 113206 -   mf: uid=6235933, sid4294967295:w4294967295, part=10, addr=0xc0956d80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (113106), 
Ready @ 113210 -   mf: uid=6235947, sid4294967295:w4294967295, part=10, addr=0xc09a0f80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (113110), 
Ready @ 113211 -   mf: uid=6235952, sid4294967295:w4294967295, part=10, addr=0xc090f080, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (113111), 
Ready @ 113220 -   mf: uid=6235971, sid4294967295:w4294967295, part=10, addr=0xc09cd980, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (113120), 
Ready @ 113224 -   mf: uid=6235980, sid4294967295:w4294967295, part=10, addr=0xc0a44c80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (113124), 
Ready @ 113226 -   mf: uid=6235984, sid4294967295:w4294967295, part=10, addr=0xc0974180, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (113126), 
Ready @ 113228 -   mf: uid=6235992, sid4294967295:w4294967295, part=10, addr=0xc09a2f80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (113128), 
Ready @ 113232 -   mf: uid=6236001, sid4294967295:w4294967295, part=10, addr=0xc0986280, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (113132), 
Ready @ 113235 -   mf: uid=6236008, sid4294967295:w4294967295, part=10, addr=0xc09f3180, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (113135), 
Ready @ 113236 -   mf: uid=6236009, sid4294967295:w4294967295, part=10, addr=0xc093da80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (113136), 
Ready @ 113244 -   mf: uid=6236027, sid4294967295:w4294967295, part=10, addr=0xc09e5680, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (113144), 
Ready @ 113246 -   mf: uid=6236030, sid4294967295:w4294967295, part=10, addr=0xc0986200, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (113146), 
Ready @ 113251 -   mf: uid=6236036, sid4294967295:w4294967295, part=10, addr=0xc09cd900, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (113151), 
Ready @ 113256 -   mf: uid=6236046, sid4294967295:w4294967295, part=10, addr=0xc09a2f00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (113156), 
Ready @ 113269 -   mf: uid=6236061, sid4294967295:w4294967295, part=10, addr=0xc093fa00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (113169), 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=84987 n_nop=74321 n_act=857 n_pre=843 n_ref_event=0 n_req=2516 n_rd=148 n_rd_L2_A=0 n_write=0 n_wr_bk=9433 bw_util=0.1127
n_activity=26354 dram_eff=0.3636
bk0: 8a 82571i bk1: 0a 82738i bk2: 48a 82672i bk3: 50a 82259i bk4: 16a 82527i bk5: 26a 81825i bk6: 0a 82187i bk7: 0a 82790i bk8: 0a 82687i bk9: 0a 82401i bk10: 0a 82947i bk11: 0a 82803i bk12: 0a 82789i bk13: 0a 82730i bk14: 0a 82894i bk15: 0a 82716i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.657643
Row_Buffer_Locality_read = 0.912162
Row_Buffer_Locality_write = 0.641709
Bank_Level_Parallism = 1.940723
Bank_Level_Parallism_Col = 1.652472
Bank_Level_Parallism_Ready = 1.276172
write_to_read_ratio_blp_rw_average = 0.978015
GrpLevelPara = 1.435450 

BW Util details:
bwutil = 0.112735 
total_CMD = 84987 
util_bw = 9581 
Wasted_Col = 7827 
Wasted_Row = 3595 
Idle = 63984 

BW Util Bottlenecks: 
RCDc_limit = 139 
RCDWRc_limit = 4806 
WTRc_limit = 44 
RTWc_limit = 70 
CCDLc_limit = 5083 
rwq = 0 
CCDLc_limit_alone = 5070 
WTRc_limit_alone = 42 
RTWc_limit_alone = 59 

Commands details: 
total_CMD = 84987 
n_nop = 74321 
Read = 148 
Write = 0 
L2_Alloc = 0 
L2_WB = 9433 
n_act = 857 
n_pre = 843 
n_ref = 0 
n_req = 2516 
total_req = 9581 

Dual Bus Interface Util: 
issued_total_row = 1700 
issued_total_col = 9581 
Row_Bus_Util =  0.020003 
CoL_Bus_Util = 0.112735 
Either_Row_CoL_Bus_Util = 0.125502 
Issued_on_Two_Bus_Simul_Util = 0.007236 
issued_two_Eff = 0.057660 
queue_avg = 0.099286 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0992858
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 23): 
Ready @ 113184 -   mf: uid=6235857, sid4294967295:w4294967295, part=11, addr=0xc09bca80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (113084), 
Ready @ 113186 -   mf: uid=6235864, sid4294967295:w4294967295, part=11, addr=0xc0998700, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (113086), 
Ready @ 113190 -   mf: uid=6235880, sid4294967295:w4294967295, part=11, addr=0xc0a66100, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (113090), 
Ready @ 113194 -   mf: uid=6235892, sid4294967295:w4294967295, part=11, addr=0xc0982280, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (113094), 
Ready @ 113196 -   mf: uid=6235905, sid4294967295:w4294967295, part=11, addr=0xc0903380, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (113096), 
Ready @ 113202 -   mf: uid=6235919, sid4294967295:w4294967295, part=11, addr=0xc09dde80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (113102), 
Ready @ 113208 -   mf: uid=6235943, sid4294967295:w4294967295, part=11, addr=0xc09c3a80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (113108), 
Ready @ 113212 -   mf: uid=6235954, sid4294967295:w4294967295, part=11, addr=0xc0998780, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (113112), 
Ready @ 113214 -   mf: uid=6235956, sid4294967295:w4294967295, part=11, addr=0xc0a42c80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (113114), 
Ready @ 113218 -   mf: uid=6235968, sid4294967295:w4294967295, part=11, addr=0xc093db00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (113118), 
Ready @ 113222 -   mf: uid=6235976, sid4294967295:w4294967295, part=11, addr=0xc0a64180, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (113122), 
Ready @ 113223 -   mf: uid=6235975, sid4294967295:w4294967295, part=11, addr=0xc095cf00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (113123), 
Ready @ 113227 -   mf: uid=6235991, sid4294967295:w4294967295, part=11, addr=0xc09acc00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (113127), 
Ready @ 113230 -   mf: uid=6235999, sid4294967295:w4294967295, part=11, addr=0xc0933900, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (113130), 
Ready @ 113236 -   mf: uid=6236010, sid4294967295:w4294967295, part=11, addr=0xc099a700, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (113136), 
Ready @ 113238 -   mf: uid=6236013, sid4294967295:w4294967295, part=11, addr=0xc0a9a000, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (113138), 
Ready @ 113240 -   mf: uid=6236017, sid4294967295:w4294967295, part=11, addr=0xc0a0d600, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (113140), 
Ready @ 113244 -   mf: uid=6236028, sid4294967295:w4294967295, part=11, addr=0xc0a03400, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (113144), 
Ready @ 113246 -   mf: uid=6236031, sid4294967295:w4294967295, part=11, addr=0xc09ef400, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (113146), 
Ready @ 113254 -   mf: uid=6236042, sid4294967295:w4294967295, part=11, addr=0xc0980200, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (113154), 
Ready @ 113258 -   mf: uid=6236048, sid4294967295:w4294967295, part=11, addr=0xc0a0d680, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (113158), 
Ready @ 113262 -   mf: uid=6236054, sid4294967295:w4294967295, part=11, addr=0xc09ed480, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (113162), 
Ready @ 113267 -   mf: uid=6236058, sid4294967295:w4294967295, part=11, addr=0xc0a3dc00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (113167), 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=84987 n_nop=74375 n_act=842 n_pre=826 n_ref_event=0 n_req=2509 n_rd=144 n_rd_L2_A=0 n_write=0 n_wr_bk=9415 bw_util=0.1125
n_activity=26208 dram_eff=0.3647
bk0: 8a 82430i bk1: 0a 82589i bk2: 44a 82601i bk3: 50a 82600i bk4: 16a 82522i bk5: 26a 81982i bk6: 0a 82228i bk7: 0a 82626i bk8: 0a 82457i bk9: 0a 82527i bk10: 0a 82727i bk11: 0a 82590i bk12: 0a 82865i bk13: 0a 83067i bk14: 0a 82980i bk15: 0a 82852i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.663204
Row_Buffer_Locality_read = 0.916667
Row_Buffer_Locality_write = 0.647732
Bank_Level_Parallism = 1.942737
Bank_Level_Parallism_Col = 1.649519
Bank_Level_Parallism_Ready = 1.293127
write_to_read_ratio_blp_rw_average = 0.978265
GrpLevelPara = 1.424177 

BW Util details:
bwutil = 0.112476 
total_CMD = 84987 
util_bw = 9559 
Wasted_Col = 7918 
Wasted_Row = 3444 
Idle = 64066 

BW Util Bottlenecks: 
RCDc_limit = 134 
RCDWRc_limit = 4719 
WTRc_limit = 76 
RTWc_limit = 121 
CCDLc_limit = 5392 
rwq = 0 
CCDLc_limit_alone = 5375 
WTRc_limit_alone = 72 
RTWc_limit_alone = 108 

Commands details: 
total_CMD = 84987 
n_nop = 74375 
Read = 144 
Write = 0 
L2_Alloc = 0 
L2_WB = 9415 
n_act = 842 
n_pre = 826 
n_ref = 0 
n_req = 2509 
total_req = 9559 

Dual Bus Interface Util: 
issued_total_row = 1668 
issued_total_col = 9559 
Row_Bus_Util =  0.019627 
CoL_Bus_Util = 0.112476 
Either_Row_CoL_Bus_Util = 0.124866 
Issued_on_Two_Bus_Simul_Util = 0.007236 
issued_two_Eff = 0.057953 
queue_avg = 0.098274 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0982739
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 22): 
Ready @ 113184 -   mf: uid=6235858, sid4294967295:w4294967295, part=12, addr=0xc0978500, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (113084), 
Ready @ 113188 -   mf: uid=6235872, sid4294967295:w4294967295, part=12, addr=0xc09acb80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (113088), 
Ready @ 113191 -   mf: uid=6235886, sid4294967295:w4294967295, part=12, addr=0xc09c1d00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (113091), 
Ready @ 113194 -   mf: uid=6235893, sid4294967295:w4294967295, part=12, addr=0xc09aaa80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (113094), 
Ready @ 113195 -   mf: uid=6235898, sid4294967295:w4294967295, part=12, addr=0xc0a68400, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (113095), 
Ready @ 113202 -   mf: uid=6235923, sid4294967295:w4294967295, part=12, addr=0xc08dfb80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (113102), 
Ready @ 113203 -   mf: uid=6235922, sid4294967295:w4294967295, part=12, addr=0xc08fb680, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (113103), 
Ready @ 113208 -   mf: uid=6235945, sid4294967295:w4294967295, part=12, addr=0xc0978580, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (113108), 
Ready @ 113210 -   mf: uid=6235944, sid4294967295:w4294967295, part=12, addr=0xc09a8a00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (113110), 
Ready @ 113214 -   mf: uid=6235957, sid4294967295:w4294967295, part=12, addr=0xc0980580, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (113114), 
Ready @ 113216 -   mf: uid=6235967, sid4294967295:w4294967295, part=12, addr=0xc09e3180, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (113116), 
Ready @ 113226 -   mf: uid=6235988, sid4294967295:w4294967295, part=12, addr=0xc093dc80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (113126), 
Ready @ 113227 -   mf: uid=6235989, sid4294967295:w4294967295, part=12, addr=0xc0927980, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (113127), 
Ready @ 113230 -   mf: uid=6236000, sid4294967295:w4294967295, part=12, addr=0xc0903400, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (113130), 
Ready @ 113234 -   mf: uid=6236004, sid4294967295:w4294967295, part=12, addr=0xc08f7480, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (113134), 
Ready @ 113240 -   mf: uid=6236018, sid4294967295:w4294967295, part=12, addr=0xc09df900, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (113140), 
Ready @ 113242 -   mf: uid=6236019, sid4294967295:w4294967295, part=12, addr=0xc0a15480, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (113142), 
Ready @ 113247 -   mf: uid=6236033, sid4294967295:w4294967295, part=12, addr=0xc08f7400, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (113147), 
Ready @ 113254 -   mf: uid=6236043, sid4294967295:w4294967295, part=12, addr=0xc09f3780, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (113154), 
Ready @ 113259 -   mf: uid=6236050, sid4294967295:w4294967295, part=12, addr=0xc09d3b80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (113159), 
Ready @ 113268 -   mf: uid=6236060, sid4294967295:w4294967295, part=12, addr=0xc0966100, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (113168), 
Ready @ 113275 -   mf: uid=6236064, sid4294967295:w4294967295, part=12, addr=0xc099a080, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (113175), 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=84987 n_nop=74302 n_act=893 n_pre=879 n_ref_event=0 n_req=2513 n_rd=148 n_rd_L2_A=0 n_write=0 n_wr_bk=9420 bw_util=0.1126
n_activity=25898 dram_eff=0.3694
bk0: 8a 82454i bk1: 0a 82588i bk2: 48a 82372i bk3: 50a 82331i bk4: 16a 81537i bk5: 26a 81931i bk6: 0a 82417i bk7: 0a 82187i bk8: 0a 82572i bk9: 0a 82387i bk10: 0a 82772i bk11: 0a 82805i bk12: 0a 82892i bk13: 0a 82810i bk14: 0a 82793i bk15: 0a 82845i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.642743
Row_Buffer_Locality_read = 0.918919
Row_Buffer_Locality_write = 0.625424
Bank_Level_Parallism = 2.061254
Bank_Level_Parallism_Col = 1.722480
Bank_Level_Parallism_Ready = 1.346049
write_to_read_ratio_blp_rw_average = 0.977709
GrpLevelPara = 1.468184 

BW Util details:
bwutil = 0.112582 
total_CMD = 84987 
util_bw = 9568 
Wasted_Col = 7812 
Wasted_Row = 3288 
Idle = 64319 

BW Util Bottlenecks: 
RCDc_limit = 129 
RCDWRc_limit = 4891 
WTRc_limit = 72 
RTWc_limit = 96 
CCDLc_limit = 5198 
rwq = 0 
CCDLc_limit_alone = 5185 
WTRc_limit_alone = 67 
RTWc_limit_alone = 88 

Commands details: 
total_CMD = 84987 
n_nop = 74302 
Read = 148 
Write = 0 
L2_Alloc = 0 
L2_WB = 9420 
n_act = 893 
n_pre = 879 
n_ref = 0 
n_req = 2513 
total_req = 9568 

Dual Bus Interface Util: 
issued_total_row = 1772 
issued_total_col = 9568 
Row_Bus_Util =  0.020850 
CoL_Bus_Util = 0.112582 
Either_Row_CoL_Bus_Util = 0.125725 
Issued_on_Two_Bus_Simul_Util = 0.007707 
issued_two_Eff = 0.061301 
queue_avg = 0.107593 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.107593
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 20): 
Ready @ 113190 -   mf: uid=6235877, sid4294967295:w4294967295, part=13, addr=0xc09c3c80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (113090), 
Ready @ 113191 -   mf: uid=6235881, sid4294967295:w4294967295, part=13, addr=0xc0986580, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (113091), 
Ready @ 113194 -   mf: uid=6235894, sid4294967295:w4294967295, part=13, addr=0xc09a8b80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (113094), 
Ready @ 113196 -   mf: uid=6235906, sid4294967295:w4294967295, part=13, addr=0xc098a780, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (113096), 
Ready @ 113203 -   mf: uid=6235928, sid4294967295:w4294967295, part=13, addr=0xc09bcc00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (113103), 
Ready @ 113204 -   mf: uid=6235930, sid4294967295:w4294967295, part=13, addr=0xc0a19780, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (113104), 
Ready @ 113210 -   mf: uid=6235950, sid4294967295:w4294967295, part=13, addr=0xc093fd80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (113110), 
Ready @ 113211 -   mf: uid=6235949, sid4294967295:w4294967295, part=13, addr=0xc0998100, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (113111), 
Ready @ 113215 -   mf: uid=6235964, sid4294967295:w4294967295, part=13, addr=0xc09aca00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (113115), 
Ready @ 113218 -   mf: uid=6235969, sid4294967295:w4294967295, part=13, addr=0xc0962100, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (113118), 
Ready @ 113220 -   mf: uid=6235972, sid4294967295:w4294967295, part=13, addr=0xc0966080, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (113120), 
Ready @ 113226 -   mf: uid=6235985, sid4294967295:w4294967295, part=13, addr=0xc0905480, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (113126), 
Ready @ 113228 -   mf: uid=6235993, sid4294967295:w4294967295, part=13, addr=0xc09aab00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (113128), 
Ready @ 113230 -   mf: uid=6235995, sid4294967295:w4294967295, part=13, addr=0xc09c1c80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (113130), 
Ready @ 113232 -   mf: uid=6236002, sid4294967295:w4294967295, part=13, addr=0xc09bcc80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (113132), 
Ready @ 113239 -   mf: uid=6236015, sid4294967295:w4294967295, part=13, addr=0xc0905400, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (113139), 
Ready @ 113243 -   mf: uid=6236025, sid4294967295:w4294967295, part=13, addr=0xc092fb80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (113143), 
Ready @ 113244 -   mf: uid=6236024, sid4294967295:w4294967295, part=13, addr=0xc0998180, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (113144), 
Ready @ 113254 -   mf: uid=6236040, sid4294967295:w4294967295, part=13, addr=0xc090f700, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (113154), 
Ready @ 113260 -   mf: uid=6236052, sid4294967295:w4294967295, part=13, addr=0xc090f780, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (113160), 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=84987 n_nop=74353 n_act=872 n_pre=857 n_ref_event=0 n_req=2516 n_rd=148 n_rd_L2_A=0 n_write=0 n_wr_bk=9426 bw_util=0.1127
n_activity=26156 dram_eff=0.366
bk0: 8a 82457i bk1: 0a 82931i bk2: 48a 82581i bk3: 50a 82486i bk4: 16a 82126i bk5: 26a 81662i bk6: 0a 82458i bk7: 0a 82378i bk8: 0a 82774i bk9: 0a 82276i bk10: 0a 82974i bk11: 0a 82434i bk12: 0a 82992i bk13: 0a 82966i bk14: 0a 82762i bk15: 0a 82727i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.652191
Row_Buffer_Locality_read = 0.912162
Row_Buffer_Locality_write = 0.635902
Bank_Level_Parallism = 1.975656
Bank_Level_Parallism_Col = 1.654560
Bank_Level_Parallism_Ready = 1.277731
write_to_read_ratio_blp_rw_average = 0.977808
GrpLevelPara = 1.438170 

BW Util details:
bwutil = 0.112653 
total_CMD = 84987 
util_bw = 9574 
Wasted_Col = 7808 
Wasted_Row = 3527 
Idle = 64078 

BW Util Bottlenecks: 
RCDc_limit = 142 
RCDWRc_limit = 4809 
WTRc_limit = 72 
RTWc_limit = 75 
CCDLc_limit = 5269 
rwq = 0 
CCDLc_limit_alone = 5240 
WTRc_limit_alone = 54 
RTWc_limit_alone = 64 

Commands details: 
total_CMD = 84987 
n_nop = 74353 
Read = 148 
Write = 0 
L2_Alloc = 0 
L2_WB = 9426 
n_act = 872 
n_pre = 857 
n_ref = 0 
n_req = 2516 
total_req = 9574 

Dual Bus Interface Util: 
issued_total_row = 1729 
issued_total_col = 9574 
Row_Bus_Util =  0.020344 
CoL_Bus_Util = 0.112653 
Either_Row_CoL_Bus_Util = 0.125125 
Issued_on_Two_Bus_Simul_Util = 0.007872 
issued_two_Eff = 0.062911 
queue_avg = 0.107463 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.107463
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 23): 
Ready @ 113184 -   mf: uid=6235859, sid4294967295:w4294967295, part=14, addr=0xc09cdd80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (113084), 
Ready @ 113188 -   mf: uid=6235873, sid4294967295:w4294967295, part=14, addr=0xc09a6a80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (113088), 
Ready @ 113191 -   mf: uid=6235887, sid4294967295:w4294967295, part=14, addr=0xc0984680, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (113091), 
Ready @ 113198 -   mf: uid=6235910, sid4294967295:w4294967295, part=14, addr=0xc0990180, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (113098), 
Ready @ 113199 -   mf: uid=6235911, sid4294967295:w4294967295, part=14, addr=0xc0a15680, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (113099), 
Ready @ 113202 -   mf: uid=6235920, sid4294967295:w4294967295, part=14, addr=0xc09ef180, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (113102), 
Ready @ 113206 -   mf: uid=6235934, sid4294967295:w4294967295, part=14, addr=0xc0a15600, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (113106), 
Ready @ 113207 -   mf: uid=6235935, sid4294967295:w4294967295, part=14, addr=0xc093de80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (113107), 
Ready @ 113211 -   mf: uid=6235953, sid4294967295:w4294967295, part=14, addr=0xc0901600, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (113111), 
Ready @ 113214 -   mf: uid=6235959, sid4294967295:w4294967295, part=14, addr=0xc09f7400, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (113114), 
Ready @ 113215 -   mf: uid=6235965, sid4294967295:w4294967295, part=14, addr=0xc09f5480, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (113115), 
Ready @ 113223 -   mf: uid=6235979, sid4294967295:w4294967295, part=14, addr=0xc0a03100, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (113123), 
Ready @ 113226 -   mf: uid=6235986, sid4294967295:w4294967295, part=14, addr=0xc0990100, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (113126), 
Ready @ 113230 -   mf: uid=6235996, sid4294967295:w4294967295, part=14, addr=0xc0903600, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (113130), 
Ready @ 113234 -   mf: uid=6236006, sid4294967295:w4294967295, part=14, addr=0xc0931c00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (113134), 
Ready @ 113235 -   mf: uid=6236005, sid4294967295:w4294967295, part=14, addr=0xc09f7480, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (113135), 
Ready @ 113240 -   mf: uid=6236020, sid4294967295:w4294967295, part=14, addr=0xc09bcf80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (113140), 
Ready @ 113246 -   mf: uid=6236032, sid4294967295:w4294967295, part=14, addr=0xc09d1980, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (113146), 
Ready @ 113247 -   mf: uid=6236034, sid4294967295:w4294967295, part=14, addr=0xc0901680, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (113147), 
Ready @ 113252 -   mf: uid=6236038, sid4294967295:w4294967295, part=14, addr=0xc0a68600, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (113152), 
Ready @ 113254 -   mf: uid=6236044, sid4294967295:w4294967295, part=14, addr=0xc09d3980, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (113154), 
Ready @ 113256 -   mf: uid=6236047, sid4294967295:w4294967295, part=14, addr=0xc0903680, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (113156), 
Ready @ 113262 -   mf: uid=6236055, sid4294967295:w4294967295, part=14, addr=0xc0946f00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (113162), 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=84987 n_nop=74431 n_act=807 n_pre=791 n_ref_event=0 n_req=2513 n_rd=148 n_rd_L2_A=0 n_write=0 n_wr_bk=9416 bw_util=0.1125
n_activity=25549 dram_eff=0.3743
bk0: 8a 82725i bk1: 0a 82973i bk2: 48a 82349i bk3: 50a 82697i bk4: 16a 82312i bk5: 26a 82033i bk6: 0a 82162i bk7: 0a 82514i bk8: 0a 82756i bk9: 0a 82663i bk10: 0a 83043i bk11: 0a 82879i bk12: 0a 82911i bk13: 0a 82698i bk14: 0a 82874i bk15: 0a 82703i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.677162
Row_Buffer_Locality_read = 0.905405
Row_Buffer_Locality_write = 0.662855
Bank_Level_Parallism = 1.970249
Bank_Level_Parallism_Col = 1.660952
Bank_Level_Parallism_Ready = 1.294228
write_to_read_ratio_blp_rw_average = 0.976739
GrpLevelPara = 1.438716 

BW Util details:
bwutil = 0.112535 
total_CMD = 84987 
util_bw = 9564 
Wasted_Col = 7574 
Wasted_Row = 3164 
Idle = 64685 

BW Util Bottlenecks: 
RCDc_limit = 139 
RCDWRc_limit = 4426 
WTRc_limit = 78 
RTWc_limit = 115 
CCDLc_limit = 5247 
rwq = 0 
CCDLc_limit_alone = 5243 
WTRc_limit_alone = 78 
RTWc_limit_alone = 111 

Commands details: 
total_CMD = 84987 
n_nop = 74431 
Read = 148 
Write = 0 
L2_Alloc = 0 
L2_WB = 9416 
n_act = 807 
n_pre = 791 
n_ref = 0 
n_req = 2513 
total_req = 9564 

Dual Bus Interface Util: 
issued_total_row = 1598 
issued_total_col = 9564 
Row_Bus_Util =  0.018803 
CoL_Bus_Util = 0.112535 
Either_Row_CoL_Bus_Util = 0.124207 
Issued_on_Two_Bus_Simul_Util = 0.007131 
issued_two_Eff = 0.057408 
queue_avg = 0.103710 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.10371
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 18): 
Ready @ 113187 -   mf: uid=6235869, sid4294967295:w4294967295, part=15, addr=0xc0933d00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (113087), 
Ready @ 113192 -   mf: uid=6235890, sid4294967295:w4294967295, part=15, addr=0xc0a0b380, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (113092), 
Ready @ 113194 -   mf: uid=6235895, sid4294967295:w4294967295, part=15, addr=0xc0905680, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (113094), 
Ready @ 113199 -   mf: uid=6235913, sid4294967295:w4294967295, part=15, addr=0xc0931d00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (113099), 
Ready @ 113202 -   mf: uid=6235921, sid4294967295:w4294967295, part=15, addr=0xc094cd80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (113102), 
Ready @ 113206 -   mf: uid=6235937, sid4294967295:w4294967295, part=15, addr=0xc097e780, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (113106), 
Ready @ 113207 -   mf: uid=6235936, sid4294967295:w4294967295, part=15, addr=0xc08db980, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (113107), 
Ready @ 113210 -   mf: uid=6235951, sid4294967295:w4294967295, part=15, addr=0xc0927a80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (113110), 
Ready @ 113215 -   mf: uid=6235966, sid4294967295:w4294967295, part=15, addr=0xc0913180, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (113115), 
Ready @ 113220 -   mf: uid=6235973, sid4294967295:w4294967295, part=15, addr=0xc09eb100, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (113120), 
Ready @ 113222 -   mf: uid=6235977, sid4294967295:w4294967295, part=15, addr=0xc0a21c80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (113122), 
Ready @ 113224 -   mf: uid=6235981, sid4294967295:w4294967295, part=15, addr=0xc0927a00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (113124), 
Ready @ 113230 -   mf: uid=6235997, sid4294967295:w4294967295, part=15, addr=0xc08f5700, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (113130), 
Ready @ 113232 -   mf: uid=6236003, sid4294967295:w4294967295, part=15, addr=0xc08f7780, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (113132), 
Ready @ 113236 -   mf: uid=6236011, sid4294967295:w4294967295, part=15, addr=0xc0996100, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (113136), 
Ready @ 113242 -   mf: uid=6236021, sid4294967295:w4294967295, part=15, addr=0xc08f7700, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (113142), 
Ready @ 113248 -   mf: uid=6236035, sid4294967295:w4294967295, part=15, addr=0xc09baf80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (113148), 
Ready @ 113255 -   mf: uid=6236045, sid4294967295:w4294967295, part=15, addr=0xc0a1d480, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (113155), 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=84987 n_nop=74404 n_act=813 n_pre=797 n_ref_event=0 n_req=2518 n_rd=148 n_rd_L2_A=0 n_write=0 n_wr_bk=9428 bw_util=0.1127
n_activity=25824 dram_eff=0.3708
bk0: 8a 82658i bk1: 0a 82657i bk2: 48a 82410i bk3: 50a 82664i bk4: 16a 82493i bk5: 26a 81988i bk6: 0a 82456i bk7: 0a 82411i bk8: 0a 82854i bk9: 0a 82488i bk10: 0a 82880i bk11: 0a 82788i bk12: 0a 82835i bk13: 0a 82727i bk14: 0a 82884i bk15: 0a 82751i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.675826
Row_Buffer_Locality_read = 0.898649
Row_Buffer_Locality_write = 0.661870
Bank_Level_Parallism = 1.955323
Bank_Level_Parallism_Col = 1.671787
Bank_Level_Parallism_Ready = 1.306809
write_to_read_ratio_blp_rw_average = 0.975106
GrpLevelPara = 1.441004 

BW Util details:
bwutil = 0.112676 
total_CMD = 84987 
util_bw = 9576 
Wasted_Col = 7670 
Wasted_Row = 3391 
Idle = 64350 

BW Util Bottlenecks: 
RCDc_limit = 172 
RCDWRc_limit = 4490 
WTRc_limit = 52 
RTWc_limit = 107 
CCDLc_limit = 5202 
rwq = 0 
CCDLc_limit_alone = 5193 
WTRc_limit_alone = 47 
RTWc_limit_alone = 103 

Commands details: 
total_CMD = 84987 
n_nop = 74404 
Read = 148 
Write = 0 
L2_Alloc = 0 
L2_WB = 9428 
n_act = 813 
n_pre = 797 
n_ref = 0 
n_req = 2518 
total_req = 9576 

Dual Bus Interface Util: 
issued_total_row = 1610 
issued_total_col = 9576 
Row_Bus_Util =  0.018944 
CoL_Bus_Util = 0.112676 
Either_Row_CoL_Bus_Util = 0.124525 
Issued_on_Two_Bus_Simul_Util = 0.007095 
issued_two_Eff = 0.056978 
queue_avg = 0.101769 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.101769
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=84987 n_nop=74206 n_act=857 n_pre=841 n_ref_event=0 n_req=2542 n_rd=150 n_rd_L2_A=0 n_write=0 n_wr_bk=9568 bw_util=0.1143
n_activity=25938 dram_eff=0.3747
bk0: 0a 82797i bk1: 8a 82466i bk2: 48a 82161i bk3: 50a 82575i bk4: 26a 82055i bk5: 18a 81954i bk6: 0a 82423i bk7: 0a 82521i bk8: 0a 82457i bk9: 0a 82147i bk10: 0a 82476i bk11: 0a 82344i bk12: 0a 82427i bk13: 0a 82519i bk14: 0a 82652i bk15: 0a 82581i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.662864
Row_Buffer_Locality_read = 0.913333
Row_Buffer_Locality_write = 0.647157
Bank_Level_Parallism = 2.092787
Bank_Level_Parallism_Col = 1.779958
Bank_Level_Parallism_Ready = 1.454517
write_to_read_ratio_blp_rw_average = 0.975740
GrpLevelPara = 1.453417 

BW Util details:
bwutil = 0.114347 
total_CMD = 84987 
util_bw = 9718 
Wasted_Col = 7929 
Wasted_Row = 3272 
Idle = 64068 

BW Util Bottlenecks: 
RCDc_limit = 127 
RCDWRc_limit = 4803 
WTRc_limit = 82 
RTWc_limit = 89 
CCDLc_limit = 5511 
rwq = 0 
CCDLc_limit_alone = 5497 
WTRc_limit_alone = 68 
RTWc_limit_alone = 89 

Commands details: 
total_CMD = 84987 
n_nop = 74206 
Read = 150 
Write = 0 
L2_Alloc = 0 
L2_WB = 9568 
n_act = 857 
n_pre = 841 
n_ref = 0 
n_req = 2542 
total_req = 9718 

Dual Bus Interface Util: 
issued_total_row = 1698 
issued_total_col = 9718 
Row_Bus_Util =  0.019980 
CoL_Bus_Util = 0.114347 
Either_Row_CoL_Bus_Util = 0.126855 
Issued_on_Two_Bus_Simul_Util = 0.007472 
issued_two_Eff = 0.058900 
queue_avg = 0.156918 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=23 avg=0.156918
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=84987 n_nop=74274 n_act=846 n_pre=830 n_ref_event=0 n_req=2542 n_rd=150 n_rd_L2_A=0 n_write=0 n_wr_bk=9568 bw_util=0.1143
n_activity=25838 dram_eff=0.3761
bk0: 0a 82581i bk1: 8a 82474i bk2: 48a 82261i bk3: 50a 82481i bk4: 26a 82291i bk5: 18a 81889i bk6: 0a 82213i bk7: 0a 82515i bk8: 0a 82552i bk9: 0a 82104i bk10: 0a 82694i bk11: 0a 82558i bk12: 0a 82588i bk13: 0a 82675i bk14: 0a 82632i bk15: 0a 82679i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.667191
Row_Buffer_Locality_read = 0.920000
Row_Buffer_Locality_write = 0.651338
Bank_Level_Parallism = 2.108537
Bank_Level_Parallism_Col = 1.791625
Bank_Level_Parallism_Ready = 1.411402
write_to_read_ratio_blp_rw_average = 0.976953
GrpLevelPara = 1.480957 

BW Util details:
bwutil = 0.114347 
total_CMD = 84987 
util_bw = 9718 
Wasted_Col = 7466 
Wasted_Row = 3279 
Idle = 64524 

BW Util Bottlenecks: 
RCDc_limit = 123 
RCDWRc_limit = 4395 
WTRc_limit = 77 
RTWc_limit = 145 
CCDLc_limit = 5250 
rwq = 0 
CCDLc_limit_alone = 5235 
WTRc_limit_alone = 62 
RTWc_limit_alone = 145 

Commands details: 
total_CMD = 84987 
n_nop = 74274 
Read = 150 
Write = 0 
L2_Alloc = 0 
L2_WB = 9568 
n_act = 846 
n_pre = 830 
n_ref = 0 
n_req = 2542 
total_req = 9718 

Dual Bus Interface Util: 
issued_total_row = 1676 
issued_total_col = 9718 
Row_Bus_Util =  0.019721 
CoL_Bus_Util = 0.114347 
Either_Row_CoL_Bus_Util = 0.126055 
Issued_on_Two_Bus_Simul_Util = 0.008013 
issued_two_Eff = 0.063568 
queue_avg = 0.156777 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=22 avg=0.156777
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=84987 n_nop=74253 n_act=844 n_pre=828 n_ref_event=0 n_req=2532 n_rd=142 n_rd_L2_A=0 n_write=0 n_wr_bk=9560 bw_util=0.1142
n_activity=25633 dram_eff=0.3785
bk0: 0a 82553i bk1: 8a 82628i bk2: 40a 82402i bk3: 50a 82223i bk4: 26a 82324i bk5: 18a 81969i bk6: 0a 82148i bk7: 0a 82660i bk8: 0a 82628i bk9: 0a 82054i bk10: 0a 82350i bk11: 0a 82571i bk12: 0a 82709i bk13: 0a 82165i bk14: 0a 82892i bk15: 0a 82904i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.666667
Row_Buffer_Locality_read = 0.894366
Row_Buffer_Locality_write = 0.653138
Bank_Level_Parallism = 2.099567
Bank_Level_Parallism_Col = 1.813052
Bank_Level_Parallism_Ready = 1.463410
write_to_read_ratio_blp_rw_average = 0.977287
GrpLevelPara = 1.496113 

BW Util details:
bwutil = 0.114159 
total_CMD = 84987 
util_bw = 9702 
Wasted_Col = 7592 
Wasted_Row = 3255 
Idle = 64438 

BW Util Bottlenecks: 
RCDc_limit = 156 
RCDWRc_limit = 4635 
WTRc_limit = 66 
RTWc_limit = 169 
CCDLc_limit = 4965 
rwq = 0 
CCDLc_limit_alone = 4948 
WTRc_limit_alone = 59 
RTWc_limit_alone = 159 

Commands details: 
total_CMD = 84987 
n_nop = 74253 
Read = 142 
Write = 0 
L2_Alloc = 0 
L2_WB = 9560 
n_act = 844 
n_pre = 828 
n_ref = 0 
n_req = 2532 
total_req = 9702 

Dual Bus Interface Util: 
issued_total_row = 1672 
issued_total_col = 9702 
Row_Bus_Util =  0.019674 
CoL_Bus_Util = 0.114159 
Either_Row_CoL_Bus_Util = 0.126302 
Issued_on_Two_Bus_Simul_Util = 0.007531 
issued_two_Eff = 0.059624 
queue_avg = 0.150294 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=22 avg=0.150294
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=84987 n_nop=74226 n_act=867 n_pre=851 n_ref_event=0 n_req=2533 n_rd=142 n_rd_L2_A=0 n_write=0 n_wr_bk=9564 bw_util=0.1142
n_activity=25860 dram_eff=0.3753
bk0: 0a 82479i bk1: 8a 82035i bk2: 40a 82207i bk3: 50a 82339i bk4: 26a 82115i bk5: 18a 82314i bk6: 0a 82190i bk7: 0a 82353i bk8: 0a 82304i bk9: 0a 82046i bk10: 0a 82700i bk11: 0a 82604i bk12: 0a 82632i bk13: 0a 82439i bk14: 0a 82672i bk15: 0a 82723i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.657718
Row_Buffer_Locality_read = 0.908451
Row_Buffer_Locality_write = 0.642827
Bank_Level_Parallism = 2.148179
Bank_Level_Parallism_Col = 1.825379
Bank_Level_Parallism_Ready = 1.468164
write_to_read_ratio_blp_rw_average = 0.975594
GrpLevelPara = 1.483308 

BW Util details:
bwutil = 0.114206 
total_CMD = 84987 
util_bw = 9706 
Wasted_Col = 7625 
Wasted_Row = 3232 
Idle = 64424 

BW Util Bottlenecks: 
RCDc_limit = 123 
RCDWRc_limit = 4669 
WTRc_limit = 115 
RTWc_limit = 118 
CCDLc_limit = 5203 
rwq = 0 
CCDLc_limit_alone = 5169 
WTRc_limit_alone = 98 
RTWc_limit_alone = 101 

Commands details: 
total_CMD = 84987 
n_nop = 74226 
Read = 142 
Write = 0 
L2_Alloc = 0 
L2_WB = 9564 
n_act = 867 
n_pre = 851 
n_ref = 0 
n_req = 2533 
total_req = 9706 

Dual Bus Interface Util: 
issued_total_row = 1718 
issued_total_col = 9706 
Row_Bus_Util =  0.020215 
CoL_Bus_Util = 0.114206 
Either_Row_CoL_Bus_Util = 0.126619 
Issued_on_Two_Bus_Simul_Util = 0.007801 
issued_two_Eff = 0.061611 
queue_avg = 0.145305 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=24 avg=0.145305
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=84987 n_nop=74320 n_act=807 n_pre=791 n_ref_event=0 n_req=2542 n_rd=153 n_rd_L2_A=0 n_write=0 n_wr_bk=9556 bw_util=0.1142
n_activity=25533 dram_eff=0.3803
bk0: 0a 82342i bk1: 8a 82733i bk2: 52a 82318i bk3: 50a 82468i bk4: 26a 82322i bk5: 17a 82385i bk6: 0a 82378i bk7: 0a 82701i bk8: 0a 82427i bk9: 0a 82593i bk10: 0a 82500i bk11: 0a 82721i bk12: 0a 82510i bk13: 0a 82940i bk14: 0a 82631i bk15: 0a 82662i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.682533
Row_Buffer_Locality_read = 0.921569
Row_Buffer_Locality_write = 0.667225
Bank_Level_Parallism = 2.040065
Bank_Level_Parallism_Col = 1.742946
Bank_Level_Parallism_Ready = 1.411577
write_to_read_ratio_blp_rw_average = 0.977232
GrpLevelPara = 1.454684 

BW Util details:
bwutil = 0.114241 
total_CMD = 84987 
util_bw = 9709 
Wasted_Col = 7625 
Wasted_Row = 3108 
Idle = 64545 

BW Util Bottlenecks: 
RCDc_limit = 125 
RCDWRc_limit = 4363 
WTRc_limit = 43 
RTWc_limit = 88 
CCDLc_limit = 5253 
rwq = 0 
CCDLc_limit_alone = 5243 
WTRc_limit_alone = 33 
RTWc_limit_alone = 88 

Commands details: 
total_CMD = 84987 
n_nop = 74320 
Read = 153 
Write = 0 
L2_Alloc = 0 
L2_WB = 9556 
n_act = 807 
n_pre = 791 
n_ref = 0 
n_req = 2542 
total_req = 9709 

Dual Bus Interface Util: 
issued_total_row = 1598 
issued_total_col = 9709 
Row_Bus_Util =  0.018803 
CoL_Bus_Util = 0.114241 
Either_Row_CoL_Bus_Util = 0.125513 
Issued_on_Two_Bus_Simul_Util = 0.007531 
issued_two_Eff = 0.059998 
queue_avg = 0.157365 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=0.157365
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=84987 n_nop=74246 n_act=840 n_pre=824 n_ref_event=0 n_req=2538 n_rd=150 n_rd_L2_A=0 n_write=0 n_wr_bk=9552 bw_util=0.1142
n_activity=26356 dram_eff=0.3681
bk0: 0a 82008i bk1: 8a 82659i bk2: 48a 82171i bk3: 50a 82103i bk4: 26a 82031i bk5: 18a 82064i bk6: 0a 82294i bk7: 0a 82460i bk8: 0a 82361i bk9: 0a 82453i bk10: 0a 82800i bk11: 0a 82805i bk12: 0a 82697i bk13: 0a 82687i bk14: 0a 82524i bk15: 0a 82709i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.669031
Row_Buffer_Locality_read = 0.920000
Row_Buffer_Locality_write = 0.653266
Bank_Level_Parallism = 2.066600
Bank_Level_Parallism_Col = 1.793846
Bank_Level_Parallism_Ready = 1.448877
write_to_read_ratio_blp_rw_average = 0.978414
GrpLevelPara = 1.467889 

BW Util details:
bwutil = 0.114159 
total_CMD = 84987 
util_bw = 9702 
Wasted_Col = 7744 
Wasted_Row = 3605 
Idle = 63936 

BW Util Bottlenecks: 
RCDc_limit = 136 
RCDWRc_limit = 4574 
WTRc_limit = 63 
RTWc_limit = 179 
CCDLc_limit = 5464 
rwq = 0 
CCDLc_limit_alone = 5416 
WTRc_limit_alone = 42 
RTWc_limit_alone = 152 

Commands details: 
total_CMD = 84987 
n_nop = 74246 
Read = 150 
Write = 0 
L2_Alloc = 0 
L2_WB = 9552 
n_act = 840 
n_pre = 824 
n_ref = 0 
n_req = 2538 
total_req = 9702 

Dual Bus Interface Util: 
issued_total_row = 1664 
issued_total_col = 9702 
Row_Bus_Util =  0.019579 
CoL_Bus_Util = 0.114159 
Either_Row_CoL_Bus_Util = 0.126384 
Issued_on_Two_Bus_Simul_Util = 0.007354 
issued_two_Eff = 0.058188 
queue_avg = 0.148446 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=21 avg=0.148446
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=84987 n_nop=74238 n_act=841 n_pre=825 n_ref_event=0 n_req=2536 n_rd=148 n_rd_L2_A=0 n_write=0 n_wr_bk=9552 bw_util=0.1141
n_activity=26090 dram_eff=0.3718
bk0: 0a 82404i bk1: 8a 82400i bk2: 48a 82494i bk3: 50a 82479i bk4: 26a 81859i bk5: 16a 82070i bk6: 0a 82535i bk7: 0a 82567i bk8: 0a 82229i bk9: 0a 82401i bk10: 0a 82707i bk11: 0a 82782i bk12: 0a 82827i bk13: 0a 82780i bk14: 0a 82633i bk15: 0a 82739i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.668375
Row_Buffer_Locality_read = 0.912162
Row_Buffer_Locality_write = 0.653266
Bank_Level_Parallism = 2.021250
Bank_Level_Parallism_Col = 1.739992
Bank_Level_Parallism_Ready = 1.418866
write_to_read_ratio_blp_rw_average = 0.977916
GrpLevelPara = 1.442371 

BW Util details:
bwutil = 0.114135 
total_CMD = 84987 
util_bw = 9700 
Wasted_Col = 7992 
Wasted_Row = 3296 
Idle = 63999 

BW Util Bottlenecks: 
RCDc_limit = 129 
RCDWRc_limit = 4735 
WTRc_limit = 32 
RTWc_limit = 136 
CCDLc_limit = 5301 
rwq = 0 
CCDLc_limit_alone = 5285 
WTRc_limit_alone = 28 
RTWc_limit_alone = 124 

Commands details: 
total_CMD = 84987 
n_nop = 74238 
Read = 148 
Write = 0 
L2_Alloc = 0 
L2_WB = 9552 
n_act = 841 
n_pre = 825 
n_ref = 0 
n_req = 2536 
total_req = 9700 

Dual Bus Interface Util: 
issued_total_row = 1666 
issued_total_col = 9700 
Row_Bus_Util =  0.019603 
CoL_Bus_Util = 0.114135 
Either_Row_CoL_Bus_Util = 0.126478 
Issued_on_Two_Bus_Simul_Util = 0.007260 
issued_two_Eff = 0.057401 
queue_avg = 0.139410 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=23 avg=0.13941
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=84987 n_nop=74225 n_act=859 n_pre=843 n_ref_event=0 n_req=2536 n_rd=148 n_rd_L2_A=0 n_write=0 n_wr_bk=9552 bw_util=0.1141
n_activity=26074 dram_eff=0.372
bk0: 0a 82319i bk1: 8a 82521i bk2: 48a 82481i bk3: 50a 82421i bk4: 26a 82279i bk5: 16a 82253i bk6: 0a 82164i bk7: 0a 82799i bk8: 0a 82066i bk9: 0a 82240i bk10: 0a 82362i bk11: 0a 82749i bk12: 0a 82499i bk13: 0a 82404i bk14: 0a 82718i bk15: 0a 82771i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.661278
Row_Buffer_Locality_read = 0.925676
Row_Buffer_Locality_write = 0.644891
Bank_Level_Parallism = 2.083169
Bank_Level_Parallism_Col = 1.783736
Bank_Level_Parallism_Ready = 1.426392
write_to_read_ratio_blp_rw_average = 0.977504
GrpLevelPara = 1.485975 

BW Util details:
bwutil = 0.114135 
total_CMD = 84987 
util_bw = 9700 
Wasted_Col = 7583 
Wasted_Row = 3494 
Idle = 64210 

BW Util Bottlenecks: 
RCDc_limit = 129 
RCDWRc_limit = 4551 
WTRc_limit = 58 
RTWc_limit = 95 
CCDLc_limit = 5099 
rwq = 0 
CCDLc_limit_alone = 5072 
WTRc_limit_alone = 47 
RTWc_limit_alone = 79 

Commands details: 
total_CMD = 84987 
n_nop = 74225 
Read = 148 
Write = 0 
L2_Alloc = 0 
L2_WB = 9552 
n_act = 859 
n_pre = 843 
n_ref = 0 
n_req = 2536 
total_req = 9700 

Dual Bus Interface Util: 
issued_total_row = 1702 
issued_total_col = 9700 
Row_Bus_Util =  0.020027 
CoL_Bus_Util = 0.114135 
Either_Row_CoL_Bus_Util = 0.126631 
Issued_on_Two_Bus_Simul_Util = 0.007531 
issued_two_Eff = 0.059469 
queue_avg = 0.143693 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=26 avg=0.143693
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=84987 n_nop=74224 n_act=865 n_pre=849 n_ref_event=0 n_req=2535 n_rd=143 n_rd_L2_A=0 n_write=0 n_wr_bk=9568 bw_util=0.1143
n_activity=26013 dram_eff=0.3733
bk0: 3a 82099i bk1: 8a 82556i bk2: 42a 82559i bk3: 48a 82178i bk4: 24a 82120i bk5: 18a 82173i bk6: 0a 82707i bk7: 0a 82123i bk8: 0a 82494i bk9: 0a 82383i bk10: 0a 82900i bk11: 0a 82244i bk12: 0a 82638i bk13: 0a 82769i bk14: 0a 82654i bk15: 0a 83007i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.658777
Row_Buffer_Locality_read = 0.916084
Row_Buffer_Locality_write = 0.643395
Bank_Level_Parallism = 2.045533
Bank_Level_Parallism_Col = 1.729582
Bank_Level_Parallism_Ready = 1.363814
write_to_read_ratio_blp_rw_average = 0.979050
GrpLevelPara = 1.461257 

BW Util details:
bwutil = 0.114265 
total_CMD = 84987 
util_bw = 9711 
Wasted_Col = 7797 
Wasted_Row = 3378 
Idle = 64101 

BW Util Bottlenecks: 
RCDc_limit = 128 
RCDWRc_limit = 4684 
WTRc_limit = 59 
RTWc_limit = 77 
CCDLc_limit = 5227 
rwq = 0 
CCDLc_limit_alone = 5215 
WTRc_limit_alone = 52 
RTWc_limit_alone = 72 

Commands details: 
total_CMD = 84987 
n_nop = 74224 
Read = 143 
Write = 0 
L2_Alloc = 0 
L2_WB = 9568 
n_act = 865 
n_pre = 849 
n_ref = 0 
n_req = 2535 
total_req = 9711 

Dual Bus Interface Util: 
issued_total_row = 1714 
issued_total_col = 9711 
Row_Bus_Util =  0.020168 
CoL_Bus_Util = 0.114265 
Either_Row_CoL_Bus_Util = 0.126643 
Issued_on_Two_Bus_Simul_Util = 0.007789 
issued_two_Eff = 0.061507 
queue_avg = 0.126102 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.126102
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=84987 n_nop=74254 n_act=822 n_pre=806 n_ref_event=0 n_req=2532 n_rd=140 n_rd_L2_A=0 n_write=0 n_wr_bk=9568 bw_util=0.1142
n_activity=26293 dram_eff=0.3692
bk0: 0a 82244i bk1: 8a 82451i bk2: 42a 82309i bk3: 48a 82402i bk4: 24a 82349i bk5: 18a 82411i bk6: 0a 82783i bk7: 0a 82342i bk8: 0a 82539i bk9: 0a 82534i bk10: 0a 83013i bk11: 0a 82525i bk12: 0a 83032i bk13: 0a 82585i bk14: 0a 82838i bk15: 0a 82887i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.675355
Row_Buffer_Locality_read = 0.928571
Row_Buffer_Locality_write = 0.660535
Bank_Level_Parallism = 1.970453
Bank_Level_Parallism_Col = 1.675276
Bank_Level_Parallism_Ready = 1.332715
write_to_read_ratio_blp_rw_average = 0.982468
GrpLevelPara = 1.437145 

BW Util details:
bwutil = 0.114229 
total_CMD = 84987 
util_bw = 9708 
Wasted_Col = 7836 
Wasted_Row = 3304 
Idle = 64139 

BW Util Bottlenecks: 
RCDc_limit = 94 
RCDWRc_limit = 4638 
WTRc_limit = 41 
RTWc_limit = 111 
CCDLc_limit = 5304 
rwq = 0 
CCDLc_limit_alone = 5298 
WTRc_limit_alone = 39 
RTWc_limit_alone = 107 

Commands details: 
total_CMD = 84987 
n_nop = 74254 
Read = 140 
Write = 0 
L2_Alloc = 0 
L2_WB = 9568 
n_act = 822 
n_pre = 806 
n_ref = 0 
n_req = 2532 
total_req = 9708 

Dual Bus Interface Util: 
issued_total_row = 1628 
issued_total_col = 9708 
Row_Bus_Util =  0.019156 
CoL_Bus_Util = 0.114229 
Either_Row_CoL_Bus_Util = 0.126290 
Issued_on_Two_Bus_Simul_Util = 0.007095 
issued_two_Eff = 0.056182 
queue_avg = 0.105663 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.105663
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=84987 n_nop=74298 n_act=834 n_pre=818 n_ref_event=0 n_req=2527 n_rd=136 n_rd_L2_A=0 n_write=0 n_wr_bk=9564 bw_util=0.1141
n_activity=25786 dram_eff=0.3762
bk0: 0a 82442i bk1: 8a 82799i bk2: 42a 82559i bk3: 48a 82152i bk4: 20a 81963i bk5: 18a 82039i bk6: 0a 82397i bk7: 0a 82309i bk8: 0a 82507i bk9: 0a 82930i bk10: 0a 82680i bk11: 0a 82689i bk12: 0a 82814i bk13: 0a 82666i bk14: 0a 83039i bk15: 0a 82710i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.669964
Row_Buffer_Locality_read = 0.897059
Row_Buffer_Locality_write = 0.657047
Bank_Level_Parallism = 2.022350
Bank_Level_Parallism_Col = 1.706634
Bank_Level_Parallism_Ready = 1.343196
write_to_read_ratio_blp_rw_average = 0.981237
GrpLevelPara = 1.449426 

BW Util details:
bwutil = 0.114135 
total_CMD = 84987 
util_bw = 9700 
Wasted_Col = 7663 
Wasted_Row = 3219 
Idle = 64405 

BW Util Bottlenecks: 
RCDc_limit = 162 
RCDWRc_limit = 4445 
WTRc_limit = 24 
RTWc_limit = 99 
CCDLc_limit = 5247 
rwq = 0 
CCDLc_limit_alone = 5247 
WTRc_limit_alone = 24 
RTWc_limit_alone = 99 

Commands details: 
total_CMD = 84987 
n_nop = 74298 
Read = 136 
Write = 0 
L2_Alloc = 0 
L2_WB = 9564 
n_act = 834 
n_pre = 818 
n_ref = 0 
n_req = 2527 
total_req = 9700 

Dual Bus Interface Util: 
issued_total_row = 1652 
issued_total_col = 9700 
Row_Bus_Util =  0.019438 
CoL_Bus_Util = 0.114135 
Either_Row_CoL_Bus_Util = 0.125772 
Issued_on_Two_Bus_Simul_Util = 0.007801 
issued_two_Eff = 0.062026 
queue_avg = 0.116288 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.116288
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=84987 n_nop=74269 n_act=850 n_pre=834 n_ref_event=0 n_req=2524 n_rd=134 n_rd_L2_A=0 n_write=0 n_wr_bk=9556 bw_util=0.114
n_activity=26119 dram_eff=0.371
bk0: 0a 82202i bk1: 8a 82439i bk2: 42a 82472i bk3: 48a 82167i bk4: 18a 82051i bk5: 18a 81962i bk6: 0a 82426i bk7: 0a 82287i bk8: 0a 82628i bk9: 0a 82782i bk10: 0a 82661i bk11: 0a 82937i bk12: 0a 82714i bk13: 0a 82989i bk14: 0a 82978i bk15: 0a 82874i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.663233
Row_Buffer_Locality_read = 0.902985
Row_Buffer_Locality_write = 0.649791
Bank_Level_Parallism = 2.012437
Bank_Level_Parallism_Col = 1.699007
Bank_Level_Parallism_Ready = 1.348091
write_to_read_ratio_blp_rw_average = 0.979821
GrpLevelPara = 1.438971 

BW Util details:
bwutil = 0.114017 
total_CMD = 84987 
util_bw = 9690 
Wasted_Col = 7840 
Wasted_Row = 3214 
Idle = 64243 

BW Util Bottlenecks: 
RCDc_limit = 145 
RCDWRc_limit = 4622 
WTRc_limit = 43 
RTWc_limit = 55 
CCDLc_limit = 5278 
rwq = 0 
CCDLc_limit_alone = 5266 
WTRc_limit_alone = 35 
RTWc_limit_alone = 51 

Commands details: 
total_CMD = 84987 
n_nop = 74269 
Read = 134 
Write = 0 
L2_Alloc = 0 
L2_WB = 9556 
n_act = 850 
n_pre = 834 
n_ref = 0 
n_req = 2524 
total_req = 9690 

Dual Bus Interface Util: 
issued_total_row = 1684 
issued_total_col = 9690 
Row_Bus_Util =  0.019815 
CoL_Bus_Util = 0.114017 
Either_Row_CoL_Bus_Util = 0.126113 
Issued_on_Two_Bus_Simul_Util = 0.007719 
issued_two_Eff = 0.061205 
queue_avg = 0.110946 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.110946
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=84987 n_nop=74178 n_act=901 n_pre=885 n_ref_event=0 n_req=2536 n_rd=148 n_rd_L2_A=0 n_write=0 n_wr_bk=9550 bw_util=0.1141
n_activity=26115 dram_eff=0.3714
bk0: 8a 82636i bk1: 8a 82796i bk2: 48a 82618i bk3: 48a 82509i bk4: 18a 82206i bk5: 18a 81854i bk6: 0a 82448i bk7: 0a 82157i bk8: 0a 82311i bk9: 0a 82152i bk10: 0a 82763i bk11: 0a 82758i bk12: 0a 82565i bk13: 0a 82885i bk14: 0a 82487i bk15: 0a 82574i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.644716
Row_Buffer_Locality_read = 0.918919
Row_Buffer_Locality_write = 0.627722
Bank_Level_Parallism = 2.025576
Bank_Level_Parallism_Col = 1.691337
Bank_Level_Parallism_Ready = 1.332027
write_to_read_ratio_blp_rw_average = 0.979547
GrpLevelPara = 1.446078 

BW Util details:
bwutil = 0.114112 
total_CMD = 84987 
util_bw = 9698 
Wasted_Col = 7982 
Wasted_Row = 3355 
Idle = 63952 

BW Util Bottlenecks: 
RCDc_limit = 125 
RCDWRc_limit = 4952 
WTRc_limit = 43 
RTWc_limit = 68 
CCDLc_limit = 5271 
rwq = 0 
CCDLc_limit_alone = 5265 
WTRc_limit_alone = 37 
RTWc_limit_alone = 68 

Commands details: 
total_CMD = 84987 
n_nop = 74178 
Read = 148 
Write = 0 
L2_Alloc = 0 
L2_WB = 9550 
n_act = 901 
n_pre = 885 
n_ref = 0 
n_req = 2536 
total_req = 9698 

Dual Bus Interface Util: 
issued_total_row = 1786 
issued_total_col = 9698 
Row_Bus_Util =  0.021015 
CoL_Bus_Util = 0.114112 
Either_Row_CoL_Bus_Util = 0.127184 
Issued_on_Two_Bus_Simul_Util = 0.007942 
issued_two_Eff = 0.062448 
queue_avg = 0.112217 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.112217
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=84987 n_nop=74255 n_act=813 n_pre=797 n_ref_event=0 n_req=2538 n_rd=148 n_rd_L2_A=0 n_write=0 n_wr_bk=9559 bw_util=0.1142
n_activity=25604 dram_eff=0.3791
bk0: 8a 82521i bk1: 8a 82763i bk2: 48a 82708i bk3: 48a 82595i bk4: 18a 82170i bk5: 18a 82490i bk6: 0a 82267i bk7: 0a 82414i bk8: 0a 82506i bk9: 0a 82287i bk10: 0a 82788i bk11: 0a 82594i bk12: 0a 82791i bk13: 0a 82864i bk14: 0a 82911i bk15: 0a 82854i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.679669
Row_Buffer_Locality_read = 0.918919
Row_Buffer_Locality_write = 0.664854
Bank_Level_Parallism = 1.982992
Bank_Level_Parallism_Col = 1.706220
Bank_Level_Parallism_Ready = 1.342742
write_to_read_ratio_blp_rw_average = 0.978949
GrpLevelPara = 1.464343 

BW Util details:
bwutil = 0.114217 
total_CMD = 84987 
util_bw = 9707 
Wasted_Col = 7513 
Wasted_Row = 3358 
Idle = 64409 

BW Util Bottlenecks: 
RCDc_limit = 129 
RCDWRc_limit = 4415 
WTRc_limit = 28 
RTWc_limit = 44 
CCDLc_limit = 5055 
rwq = 0 
CCDLc_limit_alone = 5045 
WTRc_limit_alone = 26 
RTWc_limit_alone = 36 

Commands details: 
total_CMD = 84987 
n_nop = 74255 
Read = 148 
Write = 0 
L2_Alloc = 0 
L2_WB = 9559 
n_act = 813 
n_pre = 797 
n_ref = 0 
n_req = 2538 
total_req = 9707 

Dual Bus Interface Util: 
issued_total_row = 1610 
issued_total_col = 9707 
Row_Bus_Util =  0.018944 
CoL_Bus_Util = 0.114217 
Either_Row_CoL_Bus_Util = 0.126278 
Issued_on_Two_Bus_Simul_Util = 0.006883 
issued_two_Eff = 0.054510 
queue_avg = 0.112417 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.112417
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=84987 n_nop=74204 n_act=883 n_pre=868 n_ref_event=0 n_req=2539 n_rd=149 n_rd_L2_A=0 n_write=0 n_wr_bk=9555 bw_util=0.1142
n_activity=25745 dram_eff=0.3769
bk0: 8a 82255i bk1: 8a 82467i bk2: 48a 82058i bk3: 49a 82384i bk4: 18a 82240i bk5: 18a 82193i bk6: 0a 82546i bk7: 0a 82181i bk8: 0a 82464i bk9: 0a 82240i bk10: 0a 82814i bk11: 0a 82739i bk12: 0a 82537i bk13: 0a 82659i bk14: 0a 82357i bk15: 0a 82743i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.651831
Row_Buffer_Locality_read = 0.906040
Row_Buffer_Locality_write = 0.635983
Bank_Level_Parallism = 2.088737
Bank_Level_Parallism_Col = 1.763144
Bank_Level_Parallism_Ready = 1.383141
write_to_read_ratio_blp_rw_average = 0.978844
GrpLevelPara = 1.480012 

BW Util details:
bwutil = 0.114182 
total_CMD = 84987 
util_bw = 9704 
Wasted_Col = 7604 
Wasted_Row = 3495 
Idle = 64184 

BW Util Bottlenecks: 
RCDc_limit = 163 
RCDWRc_limit = 4624 
WTRc_limit = 20 
RTWc_limit = 80 
CCDLc_limit = 5102 
rwq = 0 
CCDLc_limit_alone = 5091 
WTRc_limit_alone = 17 
RTWc_limit_alone = 72 

Commands details: 
total_CMD = 84987 
n_nop = 74204 
Read = 149 
Write = 0 
L2_Alloc = 0 
L2_WB = 9555 
n_act = 883 
n_pre = 868 
n_ref = 0 
n_req = 2539 
total_req = 9704 

Dual Bus Interface Util: 
issued_total_row = 1751 
issued_total_col = 9704 
Row_Bus_Util =  0.020603 
CoL_Bus_Util = 0.114182 
Either_Row_CoL_Bus_Util = 0.126878 
Issued_on_Two_Bus_Simul_Util = 0.007907 
issued_two_Eff = 0.062320 
queue_avg = 0.136433 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=19 avg=0.136433
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=84987 n_nop=74253 n_act=839 n_pre=823 n_ref_event=0 n_req=2538 n_rd=148 n_rd_L2_A=0 n_write=0 n_wr_bk=9556 bw_util=0.1142
n_activity=26130 dram_eff=0.3714
bk0: 8a 82244i bk1: 8a 82490i bk2: 48a 82343i bk3: 48a 82225i bk4: 18a 82209i bk5: 18a 82227i bk6: 0a 82342i bk7: 0a 82312i bk8: 0a 82585i bk9: 0a 82580i bk10: 0a 82548i bk11: 0a 82776i bk12: 0a 82919i bk13: 0a 82875i bk14: 0a 82753i bk15: 0a 82447i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.669031
Row_Buffer_Locality_read = 0.918919
Row_Buffer_Locality_write = 0.653556
Bank_Level_Parallism = 2.055386
Bank_Level_Parallism_Col = 1.774466
Bank_Level_Parallism_Ready = 1.417766
write_to_read_ratio_blp_rw_average = 0.978031
GrpLevelPara = 1.483060 

BW Util details:
bwutil = 0.114182 
total_CMD = 84987 
util_bw = 9704 
Wasted_Col = 7555 
Wasted_Row = 3396 
Idle = 64332 

BW Util Bottlenecks: 
RCDc_limit = 120 
RCDWRc_limit = 4503 
WTRc_limit = 56 
RTWc_limit = 52 
CCDLc_limit = 5001 
rwq = 0 
CCDLc_limit_alone = 4997 
WTRc_limit_alone = 56 
RTWc_limit_alone = 48 

Commands details: 
total_CMD = 84987 
n_nop = 74253 
Read = 148 
Write = 0 
L2_Alloc = 0 
L2_WB = 9556 
n_act = 839 
n_pre = 823 
n_ref = 0 
n_req = 2538 
total_req = 9704 

Dual Bus Interface Util: 
issued_total_row = 1662 
issued_total_col = 9704 
Row_Bus_Util =  0.019556 
CoL_Bus_Util = 0.114182 
Either_Row_CoL_Bus_Util = 0.126302 
Issued_on_Two_Bus_Simul_Util = 0.007436 
issued_two_Eff = 0.058878 
queue_avg = 0.134421 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=18 avg=0.134421

========= L2 cache stats =========
L2_cache_bank[0]: Access = 15778, Miss = 8768, Miss_rate = 0.556, Pending_hits = 137, Reservation_fails = 803
L2_cache_bank[1]: Access = 15714, Miss = 8774, Miss_rate = 0.558, Pending_hits = 181, Reservation_fails = 2447
L2_cache_bank[2]: Access = 15681, Miss = 8760, Miss_rate = 0.559, Pending_hits = 129, Reservation_fails = 525
L2_cache_bank[3]: Access = 15921, Miss = 8779, Miss_rate = 0.551, Pending_hits = 189, Reservation_fails = 1711
L2_cache_bank[4]: Access = 15603, Miss = 8759, Miss_rate = 0.561, Pending_hits = 139, Reservation_fails = 729
L2_cache_bank[5]: Access = 15828, Miss = 8772, Miss_rate = 0.554, Pending_hits = 216, Reservation_fails = 3541
L2_cache_bank[6]: Access = 15554, Miss = 8755, Miss_rate = 0.563, Pending_hits = 119, Reservation_fails = 860
L2_cache_bank[7]: Access = 15700, Miss = 8776, Miss_rate = 0.559, Pending_hits = 203, Reservation_fails = 3490
L2_cache_bank[8]: Access = 15539, Miss = 8772, Miss_rate = 0.565, Pending_hits = 135, Reservation_fails = 642
L2_cache_bank[9]: Access = 15163, Miss = 8772, Miss_rate = 0.579, Pending_hits = 185, Reservation_fails = 1125
L2_cache_bank[10]: Access = 15489, Miss = 8761, Miss_rate = 0.566, Pending_hits = 130, Reservation_fails = 656
L2_cache_bank[11]: Access = 15200, Miss = 8785, Miss_rate = 0.578, Pending_hits = 155, Reservation_fails = 1089
L2_cache_bank[12]: Access = 15479, Miss = 8776, Miss_rate = 0.567, Pending_hits = 128, Reservation_fails = 924
L2_cache_bank[13]: Access = 15430, Miss = 8767, Miss_rate = 0.568, Pending_hits = 189, Reservation_fails = 1694
L2_cache_bank[14]: Access = 15482, Miss = 8757, Miss_rate = 0.566, Pending_hits = 146, Reservation_fails = 1297
L2_cache_bank[15]: Access = 15288, Miss = 8778, Miss_rate = 0.574, Pending_hits = 197, Reservation_fails = 2217
L2_cache_bank[16]: Access = 15578, Miss = 8781, Miss_rate = 0.564, Pending_hits = 178, Reservation_fails = 936
L2_cache_bank[17]: Access = 15452, Miss = 8785, Miss_rate = 0.569, Pending_hits = 168, Reservation_fails = 1491
L2_cache_bank[18]: Access = 15620, Miss = 8770, Miss_rate = 0.561, Pending_hits = 160, Reservation_fails = 877
L2_cache_bank[19]: Access = 15328, Miss = 8773, Miss_rate = 0.572, Pending_hits = 182, Reservation_fails = 1781
L2_cache_bank[20]: Access = 15654, Miss = 8767, Miss_rate = 0.560, Pending_hits = 137, Reservation_fails = 1106
L2_cache_bank[21]: Access = 15456, Miss = 8753, Miss_rate = 0.566, Pending_hits = 211, Reservation_fails = 3386
L2_cache_bank[22]: Access = 15632, Miss = 8766, Miss_rate = 0.561, Pending_hits = 133, Reservation_fails = 808
L2_cache_bank[23]: Access = 15311, Miss = 8752, Miss_rate = 0.572, Pending_hits = 182, Reservation_fails = 2309
L2_cache_bank[24]: Access = 15620, Miss = 8785, Miss_rate = 0.562, Pending_hits = 135, Reservation_fails = 1013
L2_cache_bank[25]: Access = 15423, Miss = 8767, Miss_rate = 0.568, Pending_hits = 188, Reservation_fails = 1695
L2_cache_bank[26]: Access = 15525, Miss = 8759, Miss_rate = 0.564, Pending_hits = 125, Reservation_fails = 890
L2_cache_bank[27]: Access = 15422, Miss = 8756, Miss_rate = 0.568, Pending_hits = 179, Reservation_fails = 1953
L2_cache_bank[28]: Access = 15650, Miss = 8784, Miss_rate = 0.561, Pending_hits = 140, Reservation_fails = 1247
L2_cache_bank[29]: Access = 15581, Miss = 8780, Miss_rate = 0.564, Pending_hits = 182, Reservation_fails = 1772
L2_cache_bank[30]: Access = 15625, Miss = 8780, Miss_rate = 0.562, Pending_hits = 135, Reservation_fails = 982
L2_cache_bank[31]: Access = 15352, Miss = 8786, Miss_rate = 0.572, Pending_hits = 175, Reservation_fails = 2525
L2_cache_bank[32]: Access = 15921, Miss = 8785, Miss_rate = 0.552, Pending_hits = 186, Reservation_fails = 1131
L2_cache_bank[33]: Access = 15462, Miss = 8789, Miss_rate = 0.568, Pending_hits = 158, Reservation_fails = 1544
L2_cache_bank[34]: Access = 15809, Miss = 8797, Miss_rate = 0.556, Pending_hits = 164, Reservation_fails = 1223
L2_cache_bank[35]: Access = 15416, Miss = 8787, Miss_rate = 0.570, Pending_hits = 163, Reservation_fails = 1986
L2_cache_bank[36]: Access = 15455, Miss = 8758, Miss_rate = 0.567, Pending_hits = 158, Reservation_fails = 1286
L2_cache_bank[37]: Access = 15494, Miss = 8767, Miss_rate = 0.566, Pending_hits = 159, Reservation_fails = 879
L2_cache_bank[38]: Access = 15331, Miss = 8789, Miss_rate = 0.573, Pending_hits = 175, Reservation_fails = 1990
L2_cache_bank[39]: Access = 15412, Miss = 8762, Miss_rate = 0.569, Pending_hits = 166, Reservation_fails = 2383
L2_cache_bank[40]: Access = 15871, Miss = 8771, Miss_rate = 0.553, Pending_hits = 179, Reservation_fails = 483
L2_cache_bank[41]: Access = 15549, Miss = 8748, Miss_rate = 0.563, Pending_hits = 178, Reservation_fails = 1118
L2_cache_bank[42]: Access = 15770, Miss = 8773, Miss_rate = 0.556, Pending_hits = 165, Reservation_fails = 1446
L2_cache_bank[43]: Access = 15556, Miss = 8744, Miss_rate = 0.562, Pending_hits = 185, Reservation_fails = 1039
L2_cache_bank[44]: Access = 15856, Miss = 8780, Miss_rate = 0.554, Pending_hits = 181, Reservation_fails = 1394
L2_cache_bank[45]: Access = 15560, Miss = 8760, Miss_rate = 0.563, Pending_hits = 147, Reservation_fails = 948
L2_cache_bank[46]: Access = 15836, Miss = 8785, Miss_rate = 0.555, Pending_hits = 184, Reservation_fails = 1617
L2_cache_bank[47]: Access = 15631, Miss = 8764, Miss_rate = 0.561, Pending_hits = 170, Reservation_fails = 1448
L2_cache_bank[48]: Access = 16368, Miss = 8784, Miss_rate = 0.537, Pending_hits = 151, Reservation_fails = 878
L2_cache_bank[49]: Access = 15772, Miss = 8794, Miss_rate = 0.558, Pending_hits = 128, Reservation_fails = 1347
L2_cache_bank[50]: Access = 16198, Miss = 8789, Miss_rate = 0.543, Pending_hits = 157, Reservation_fails = 787
L2_cache_bank[51]: Access = 15560, Miss = 8782, Miss_rate = 0.564, Pending_hits = 149, Reservation_fails = 1147
L2_cache_bank[52]: Access = 16257, Miss = 8767, Miss_rate = 0.539, Pending_hits = 149, Reservation_fails = 1256
L2_cache_bank[53]: Access = 15515, Miss = 8755, Miss_rate = 0.564, Pending_hits = 164, Reservation_fails = 1596
L2_cache_bank[54]: Access = 16008, Miss = 8775, Miss_rate = 0.548, Pending_hits = 136, Reservation_fails = 1186
L2_cache_bank[55]: Access = 15377, Miss = 8767, Miss_rate = 0.570, Pending_hits = 155, Reservation_fails = 2231
L2_cache_bank[56]: Access = 15581, Miss = 8781, Miss_rate = 0.564, Pending_hits = 150, Reservation_fails = 1052
L2_cache_bank[57]: Access = 15719, Miss = 8760, Miss_rate = 0.557, Pending_hits = 187, Reservation_fails = 1361
L2_cache_bank[58]: Access = 15975, Miss = 8768, Miss_rate = 0.549, Pending_hits = 140, Reservation_fails = 796
L2_cache_bank[59]: Access = 15757, Miss = 8760, Miss_rate = 0.556, Pending_hits = 172, Reservation_fails = 1330
L2_cache_bank[60]: Access = 16081, Miss = 8768, Miss_rate = 0.545, Pending_hits = 141, Reservation_fails = 1207
L2_cache_bank[61]: Access = 15725, Miss = 8775, Miss_rate = 0.558, Pending_hits = 171, Reservation_fails = 1521
L2_cache_bank[62]: Access = 16052, Miss = 8767, Miss_rate = 0.546, Pending_hits = 146, Reservation_fails = 1119
L2_cache_bank[63]: Access = 15727, Miss = 8783, Miss_rate = 0.558, Pending_hits = 186, Reservation_fails = 1283
L2_total_cache_accesses = 1000679
L2_total_cache_misses = 561389
L2_total_cache_miss_rate = 0.5610
L2_total_cache_pending_hits = 10388
L2_total_cache_reservation_fails = 90533
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 428426
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 10388
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1128
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 90533
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 3525
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 476
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 123956
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 432780
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 443467
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 557212

ABBOOOV!
 PC=0x10888 (cudaDataLoader.15.sm_50.ptx:1956) st.global.f32 [%rd2], %f704; total: 339, miss: 339
 PC=0x108d0 (cudaDataLoader.15.sm_50.ptx:1968) st.global.f32 [%rd162], %f705; total: 423, miss: 423
 PC=0x10910 (cudaDataLoader.15.sm_50.ptx:1979) st.global.f32 [%rd165], %f706; total: 339, miss: 339
 PC=0x10950 (cudaDataLoader.15.sm_50.ptx:1990) st.global.f32 [%rd168], %f707; total: 423, miss: 423
 PC=0x10990 (cudaDataLoader.15.sm_50.ptx:2001) st.global.f32 [%rd171], %f708; total: 339, miss: 339
 PC=0x109d0 (cudaDataLoader.15.sm_50.ptx:2012) st.global.f32 [%rd174], %f709; total: 423, miss: 423
 PC=0x10a10 (cudaDataLoader.15.sm_50.ptx:2023) st.global.f32 [%rd177], %f710; total: 339, miss: 339
 PC=0x10a50 (cudaDataLoader.15.sm_50.ptx:2034) st.global.f32 [%rd180], %f711; total: 423, miss: 423
 PC=0x10a90 (cudaDataLoader.15.sm_50.ptx:2045) st.global.f32 [%rd183], %f712; total: 339, miss: 339
 PC=0x10ad0 (cudaDataLoader.15.sm_50.ptx:2056) st.global.f32 [%rd186], %f713; total: 423, miss: 423
 PC=0x10c68 (cudaDataLoader.15.sm_50.ptx:2127) st.global.f32 [%rd2], %f101; total: 30171, miss: 29832
 PC=0x10c80 (cudaDataLoader.15.sm_50.ptx:2130) st.global.f32 [%rd128], %f102; total: 37647, miss: 37510
 PC=0x10c90 (cudaDataLoader.15.sm_50.ptx:2132) st.global.f32 [%rd129], %f103; total: 30171, miss: 30171
 PC=0x10ca0 (cudaDataLoader.15.sm_50.ptx:2134) st.global.f32 [%rd130], %f104; total: 37647, miss: 37647
 PC=0x10cb0 (cudaDataLoader.15.sm_50.ptx:2136) st.global.f32 [%rd131], %f105; total: 30171, miss: 30171
 PC=0x10cc0 (cudaDataLoader.15.sm_50.ptx:2138) st.global.f32 [%rd132], %f106; total: 37647, miss: 37647
 PC=0x10cd0 (cudaDataLoader.15.sm_50.ptx:2140) st.global.f32 [%rd133], %f107; total: 30171, miss: 30171
 PC=0x10ce0 (cudaDataLoader.15.sm_50.ptx:2142) st.global.f32 [%rd134], %f108; total: 37647, miss: 37647
 PC=0x10cf0 (cudaDataLoader.15.sm_50.ptx:2144) st.global.f32 [%rd135], %f109; total: 30171, miss: 30171
 PC=0x10d00 (cudaDataLoader.15.sm_50.ptx:2146) st.global.f32 [%rd136], %f110; total: 37647, miss: 37647
 PC=0x10d10 (cudaDataLoader.15.sm_50.ptx:2148) st.global.f32 [%rd137], %f111; total: 30171, miss: 30171
 PC=0x10d20 (cudaDataLoader.15.sm_50.ptx:2150) st.global.f32 [%rd138], %f112; total: 37647, miss: 37647
 PC=0x10d30 (cudaDataLoader.15.sm_50.ptx:2152) st.global.f32 [%rd139], %f113; total: 30171, miss: 30171
 PC=0x10d40 (cudaDataLoader.15.sm_50.ptx:2154) st.global.f32 [%rd140], %f114; total: 37647, miss: 37647
 PC=0x10d50 (cudaDataLoader.15.sm_50.ptx:2156) st.global.f32 [%rd141], %f115; total: 30171, miss: 30171
 PC=0x10d60 (cudaDataLoader.15.sm_50.ptx:2158) st.global.f32 [%rd142], %f116; total: 37647, miss: 37647
 PC=0xeae60 (cudaDataLoader.10.sm_61.ptx:56) ld.global.f32 %f1, [%rd12]; total: 679, miss: 0
 PC=0xeae68 (cudaDataLoader.10.sm_61.ptx:57) ld.global.u32 %r11, [%rd6]; total: 679, miss: 0
 PC=0xeaea0 (cudaDataLoader.10.sm_61.ptx:64) atom.global.add.f32 %f2, [%rd17], %f1; total: 16814, miss: 12738
 PC=0xeaf8 (cudaDataLoader.15.sm_50.ptx:925) ld.global.f32 %f139, [%rd262]; total: 37068, miss: 12768
 PC=0xeb30 (cudaDataLoader.15.sm_50.ptx:932) ld.global.f32 %f140, [%rd7]; total: 39738, miss: 15312
 PC=0xeb48 (cudaDataLoader.15.sm_50.ptx:935) ld.global.f32 %f141, [%rd95]; total: 40893, miss: 16504
 PC=0xeb558 (cudaDataLoader.12.sm_61.ptx:48) ld.global.u32 %r8, [%rd6]; total: 679, miss: 0
 PC=0xeb5a0 (cudaDataLoader.12.sm_61.ptx:57) ld.global.f32 %f1, [%rd12]; total: 3192, miss: 0
 PC=0xeb5d0 (cudaDataLoader.12.sm_61.ptx:63) st.global.f32 [%rd15], %f2; total: 10858, miss: 10858
 PC=0xeb60 (cudaDataLoader.15.sm_50.ptx:938) ld.global.f32 %f142, [%rd96]; total: 42924, miss: 18539
 PC=0xeba0 (cudaDataLoader.15.sm_50.ptx:950) ld.global.f32 %f135, [%rd262]; total: 420, miss: 164
 PC=0xebf0 (cudaDataLoader.15.sm_50.ptx:963) ld.global.f32 %f136, [%rd7]; total: 415, miss: 155
 PC=0xec58 (cudaDataLoader.15.sm_50.ptx:979) ld.global.f32 %f137, [%rd76]; total: 385, miss: 255
 PC=0xfef8 (cudaDataLoader.15.sm_50.ptx:1587) ld.global.f32 %f143, [%rd102]; total: 350114, miss: 29139
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 90533
L2_cache_data_port_util = 0.101
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=1000679
icnt_total_pkts_simt_to_mem=1000679
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 1000679
Req_Network_cycles = 113184
Req_Network_injected_packets_per_cycle =       8.8412 
Req_Network_conflicts_per_cycle =       6.4614
Req_Network_conflicts_per_cycle_util =       7.6747
Req_Bank_Level_Parallism =      10.5013
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       4.3723
Req_Network_out_buffer_full_per_cycle =       0.0017
Req_Network_out_buffer_avg_util =       1.3687

Reply_Network_injected_packets_num = 1000679
Reply_Network_cycles = 113184
Reply_Network_injected_packets_per_cycle =        8.8412
Reply_Network_conflicts_per_cycle =        3.9058
Reply_Network_conflicts_per_cycle_util =       4.6306
Reply_Bank_Level_Parallism =      10.4817
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.3922
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.1105
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 16 min, 47 sec (1007 sec)
gpgpu_simulation_rate = 239420 (inst/sec)
gpgpu_simulation_rate = 112 (cycle/sec)
gpgpu_silicon_slowdown = 10107142x
GPGPU-Sim: detected inactive GPU simulation thread
out max size: 43328
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff55e481d8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff55e481d0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff55e481c8..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff55e481c4..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff55e481c0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff55e481bc..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff55e481f0..

GPGPU-Sim PTX: cudaLaunch for 0x0x40c5f6 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z14scatter_kernelIfL13ReductionType0EEvPKfPKiPfiiii 
GPGPU-Sim PTX: pushing kernel '_Z14scatter_kernelIfL13ReductionType0EEvPKfPKiPfiiii' to stream 0, gridDim= (85,1,1) blockDim = (1024,1,1) 
GPGPU-Sim uArch: Shader 74 bind to kernel 4 '_Z14scatter_kernelIfL13ReductionType0EEvPKfPKiPfiiii'
GPGPU-Sim uArch: CTA/core = 2, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 128KB
GPGPU-Sim uArch: Shader 75 bind to kernel 4 '_Z14scatter_kernelIfL13ReductionType0EEvPKfPKiPfiiii'
GPGPU-Sim uArch: Shader 76 bind to kernel 4 '_Z14scatter_kernelIfL13ReductionType0EEvPKfPKiPfiiii'
GPGPU-Sim uArch: Shader 77 bind to kernel 4 '_Z14scatter_kernelIfL13ReductionType0EEvPKfPKiPfiiii'
GPGPU-Sim uArch: Shader 78 bind to kernel 4 '_Z14scatter_kernelIfL13ReductionType0EEvPKfPKiPfiiii'
GPGPU-Sim uArch: Shader 79 bind to kernel 4 '_Z14scatter_kernelIfL13ReductionType0EEvPKfPKiPfiiii'
GPGPU-Sim uArch: Shader 0 bind to kernel 4 '_Z14scatter_kernelIfL13ReductionType0EEvPKfPKiPfiiii'
GPGPU-Sim uArch: Shader 1 bind to kernel 4 '_Z14scatter_kernelIfL13ReductionType0EEvPKfPKiPfiiii'
GPGPU-Sim uArch: Shader 2 bind to kernel 4 '_Z14scatter_kernelIfL13ReductionType0EEvPKfPKiPfiiii'
GPGPU-Sim uArch: Shader 3 bind to kernel 4 '_Z14scatter_kernelIfL13ReductionType0EEvPKfPKiPfiiii'
GPGPU-Sim uArch: Shader 4 bind to kernel 4 '_Z14scatter_kernelIfL13ReductionType0EEvPKfPKiPfiiii'
GPGPU-Sim uArch: Shader 5 bind to kernel 4 '_Z14scatter_kernelIfL13ReductionType0EEvPKfPKiPfiiii'
GPGPU-Sim uArch: Shader 6 bind to kernel 4 '_Z14scatter_kernelIfL13ReductionType0EEvPKfPKiPfiiii'
GPGPU-Sim uArch: Shader 7 bind to kernel 4 '_Z14scatter_kernelIfL13ReductionType0EEvPKfPKiPfiiii'
GPGPU-Sim uArch: Shader 8 bind to kernel 4 '_Z14scatter_kernelIfL13ReductionType0EEvPKfPKiPfiiii'
GPGPU-Sim uArch: Shader 9 bind to kernel 4 '_Z14scatter_kernelIfL13ReductionType0EEvPKfPKiPfiiii'
GPGPU-Sim uArch: Shader 10 bind to kernel 4 '_Z14scatter_kernelIfL13ReductionType0EEvPKfPKiPfiiii'
GPGPU-Sim uArch: Shader 11 bind to kernel 4 '_Z14scatter_kernelIfL13ReductionType0EEvPKfPKiPfiiii'
GPGPU-Sim uArch: Shader 12 bind to kernel 4 '_Z14scatter_kernelIfL13ReductionType0EEvPKfPKiPfiiii'
GPGPU-Sim uArch: Shader 13 bind to kernel 4 '_Z14scatter_kernelIfL13ReductionType0EEvPKfPKiPfiiii'
GPGPU-Sim uArch: Shader 14 bind to kernel 4 '_Z14scatter_kernelIfL13ReductionType0EEvPKfPKiPfiiii'
GPGPU-Sim uArch: Shader 15 bind to kernel 4 '_Z14scatter_kernelIfL13ReductionType0EEvPKfPKiPfiiii'
GPGPU-Sim uArch: Shader 16 bind to kernel 4 '_Z14scatter_kernelIfL13ReductionType0EEvPKfPKiPfiiii'
GPGPU-Sim uArch: Shader 17 bind to kernel 4 '_Z14scatter_kernelIfL13ReductionType0EEvPKfPKiPfiiii'
GPGPU-Sim uArch: Shader 18 bind to kernel 4 '_Z14scatter_kernelIfL13ReductionType0EEvPKfPKiPfiiii'
GPGPU-Sim uArch: Shader 19 bind to kernel 4 '_Z14scatter_kernelIfL13ReductionType0EEvPKfPKiPfiiii'
GPGPU-Sim uArch: Shader 20 bind to kernel 4 '_Z14scatter_kernelIfL13ReductionType0EEvPKfPKiPfiiii'
GPGPU-Sim uArch: Shader 21 bind to kernel 4 '_Z14scatter_kernelIfL13ReductionType0EEvPKfPKiPfiiii'
GPGPU-Sim uArch: Shader 22 bind to kernel 4 '_Z14scatter_kernelIfL13ReductionType0EEvPKfPKiPfiiii'
GPGPU-Sim uArch: Shader 23 bind to kernel 4 '_Z14scatter_kernelIfL13ReductionType0EEvPKfPKiPfiiii'
GPGPU-Sim uArch: Shader 24 bind to kernel 4 '_Z14scatter_kernelIfL13ReductionType0EEvPKfPKiPfiiii'
GPGPU-Sim uArch: Shader 25 bind to kernel 4 '_Z14scatter_kernelIfL13ReductionType0EEvPKfPKiPfiiii'
GPGPU-Sim uArch: Shader 26 bind to kernel 4 '_Z14scatter_kernelIfL13ReductionType0EEvPKfPKiPfiiii'
GPGPU-Sim uArch: Shader 27 bind to kernel 4 '_Z14scatter_kernelIfL13ReductionType0EEvPKfPKiPfiiii'
GPGPU-Sim uArch: Shader 28 bind to kernel 4 '_Z14scatter_kernelIfL13ReductionType0EEvPKfPKiPfiiii'
GPGPU-Sim uArch: Shader 29 bind to kernel 4 '_Z14scatter_kernelIfL13ReductionType0EEvPKfPKiPfiiii'
GPGPU-Sim uArch: Shader 30 bind to kernel 4 '_Z14scatter_kernelIfL13ReductionType0EEvPKfPKiPfiiii'
GPGPU-Sim uArch: Shader 31 bind to kernel 4 '_Z14scatter_kernelIfL13ReductionType0EEvPKfPKiPfiiii'
GPGPU-Sim uArch: Shader 32 bind to kernel 4 '_Z14scatter_kernelIfL13ReductionType0EEvPKfPKiPfiiii'
GPGPU-Sim uArch: Shader 33 bind to kernel 4 '_Z14scatter_kernelIfL13ReductionType0EEvPKfPKiPfiiii'
GPGPU-Sim uArch: Shader 34 bind to kernel 4 '_Z14scatter_kernelIfL13ReductionType0EEvPKfPKiPfiiii'
GPGPU-Sim uArch: Shader 35 bind to kernel 4 '_Z14scatter_kernelIfL13ReductionType0EEvPKfPKiPfiiii'
GPGPU-Sim uArch: Shader 36 bind to kernel 4 '_Z14scatter_kernelIfL13ReductionType0EEvPKfPKiPfiiii'
GPGPU-Sim uArch: Shader 37 bind to kernel 4 '_Z14scatter_kernelIfL13ReductionType0EEvPKfPKiPfiiii'
GPGPU-Sim uArch: Shader 38 bind to kernel 4 '_Z14scatter_kernelIfL13ReductionType0EEvPKfPKiPfiiii'
GPGPU-Sim uArch: Shader 39 bind to kernel 4 '_Z14scatter_kernelIfL13ReductionType0EEvPKfPKiPfiiii'
GPGPU-Sim uArch: Shader 40 bind to kernel 4 '_Z14scatter_kernelIfL13ReductionType0EEvPKfPKiPfiiii'
GPGPU-Sim uArch: Shader 41 bind to kernel 4 '_Z14scatter_kernelIfL13ReductionType0EEvPKfPKiPfiiii'
GPGPU-Sim uArch: Shader 42 bind to kernel 4 '_Z14scatter_kernelIfL13ReductionType0EEvPKfPKiPfiiii'
GPGPU-Sim uArch: Shader 43 bind to kernel 4 '_Z14scatter_kernelIfL13ReductionType0EEvPKfPKiPfiiii'
GPGPU-Sim uArch: Shader 44 bind to kernel 4 '_Z14scatter_kernelIfL13ReductionType0EEvPKfPKiPfiiii'
GPGPU-Sim uArch: Shader 45 bind to kernel 4 '_Z14scatter_kernelIfL13ReductionType0EEvPKfPKiPfiiii'
GPGPU-Sim uArch: Shader 46 bind to kernel 4 '_Z14scatter_kernelIfL13ReductionType0EEvPKfPKiPfiiii'
GPGPU-Sim uArch: Shader 47 bind to kernel 4 '_Z14scatter_kernelIfL13ReductionType0EEvPKfPKiPfiiii'
GPGPU-Sim uArch: Shader 48 bind to kernel 4 '_Z14scatter_kernelIfL13ReductionType0EEvPKfPKiPfiiii'
GPGPU-Sim uArch: Shader 49 bind to kernel 4 '_Z14scatter_kernelIfL13ReductionType0EEvPKfPKiPfiiii'
GPGPU-Sim uArch: Shader 50 bind to kernel 4 '_Z14scatter_kernelIfL13ReductionType0EEvPKfPKiPfiiii'
GPGPU-Sim uArch: Shader 51 bind to kernel 4 '_Z14scatter_kernelIfL13ReductionType0EEvPKfPKiPfiiii'
GPGPU-Sim uArch: Shader 52 bind to kernel 4 '_Z14scatter_kernelIfL13ReductionType0EEvPKfPKiPfiiii'
GPGPU-Sim uArch: Shader 53 bind to kernel 4 '_Z14scatter_kernelIfL13ReductionType0EEvPKfPKiPfiiii'
GPGPU-Sim uArch: Shader 54 bind to kernel 4 '_Z14scatter_kernelIfL13ReductionType0EEvPKfPKiPfiiii'
GPGPU-Sim uArch: Shader 55 bind to kernel 4 '_Z14scatter_kernelIfL13ReductionType0EEvPKfPKiPfiiii'
GPGPU-Sim uArch: Shader 56 bind to kernel 4 '_Z14scatter_kernelIfL13ReductionType0EEvPKfPKiPfiiii'
GPGPU-Sim uArch: Shader 57 bind to kernel 4 '_Z14scatter_kernelIfL13ReductionType0EEvPKfPKiPfiiii'
GPGPU-Sim uArch: Shader 58 bind to kernel 4 '_Z14scatter_kernelIfL13ReductionType0EEvPKfPKiPfiiii'
GPGPU-Sim uArch: Shader 59 bind to kernel 4 '_Z14scatter_kernelIfL13ReductionType0EEvPKfPKiPfiiii'
GPGPU-Sim uArch: Shader 60 bind to kernel 4 '_Z14scatter_kernelIfL13ReductionType0EEvPKfPKiPfiiii'
GPGPU-Sim uArch: Shader 61 bind to kernel 4 '_Z14scatter_kernelIfL13ReductionType0EEvPKfPKiPfiiii'
GPGPU-Sim uArch: Shader 62 bind to kernel 4 '_Z14scatter_kernelIfL13ReductionType0EEvPKfPKiPfiiii'
GPGPU-Sim uArch: Shader 63 bind to kernel 4 '_Z14scatter_kernelIfL13ReductionType0EEvPKfPKiPfiiii'
GPGPU-Sim uArch: Shader 64 bind to kernel 4 '_Z14scatter_kernelIfL13ReductionType0EEvPKfPKiPfiiii'
GPGPU-Sim uArch: Shader 65 bind to kernel 4 '_Z14scatter_kernelIfL13ReductionType0EEvPKfPKiPfiiii'
GPGPU-Sim uArch: Shader 66 bind to kernel 4 '_Z14scatter_kernelIfL13ReductionType0EEvPKfPKiPfiiii'
GPGPU-Sim uArch: Shader 67 bind to kernel 4 '_Z14scatter_kernelIfL13ReductionType0EEvPKfPKiPfiiii'
GPGPU-Sim uArch: Shader 68 bind to kernel 4 '_Z14scatter_kernelIfL13ReductionType0EEvPKfPKiPfiiii'
GPGPU-Sim uArch: Shader 69 bind to kernel 4 '_Z14scatter_kernelIfL13ReductionType0EEvPKfPKiPfiiii'
GPGPU-Sim uArch: Shader 70 bind to kernel 4 '_Z14scatter_kernelIfL13ReductionType0EEvPKfPKiPfiiii'
GPGPU-Sim uArch: Shader 71 bind to kernel 4 '_Z14scatter_kernelIfL13ReductionType0EEvPKfPKiPfiiii'
GPGPU-Sim uArch: Shader 72 bind to kernel 4 '_Z14scatter_kernelIfL13ReductionType0EEvPKfPKiPfiiii'
GPGPU-Sim uArch: Shader 73 bind to kernel 4 '_Z14scatter_kernelIfL13ReductionType0EEvPKfPKiPfiiii'
Destroy streams for kernel 4: size 0
kernel_name = _Z14scatter_kernelIfL13ReductionType0EEvPKfPKiPfiiii 
kernel_launch_uid = 4 
gpu_sim_cycle = 6815
gpu_sim_insn = 2868800
gpu_ipc =     420.9538
gpu_tot_sim_cycle = 119999
gpu_tot_sim_insn = 243965684
gpu_tot_ipc =    2033.0643
gpu_tot_issued_cta = 4004
gpu_occupancy = 45.3202% 
gpu_tot_occupancy = 21.8947% 
max_total_param_size = 0
gpu_stall_dramfull = 62064
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       3.2861
partiton_level_parallism_total  =       8.5257
partiton_level_parallism_util =      21.9990
partiton_level_parallism_util_total  =      10.6162
L2_BW  =     119.0369 GB/Sec
L2_BW_total  =     308.8345 GB/Sec
gpu_total_sim_rate=235943

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 16064, Miss = 12891, Miss_rate = 0.802, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 15502, Miss = 13156, Miss_rate = 0.849, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 15776, Miss = 13254, Miss_rate = 0.840, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 16096, Miss = 13317, Miss_rate = 0.827, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 15744, Miss = 13246, Miss_rate = 0.841, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 15610, Miss = 13193, Miss_rate = 0.845, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 15278, Miss = 13355, Miss_rate = 0.874, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 14992, Miss = 13170, Miss_rate = 0.878, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 15278, Miss = 13375, Miss_rate = 0.875, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 15840, Miss = 12998, Miss_rate = 0.821, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 15312, Miss = 12015, Miss_rate = 0.785, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 14992, Miss = 12962, Miss_rate = 0.865, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 15454, Miss = 13786, Miss_rate = 0.892, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 15024, Miss = 12757, Miss_rate = 0.849, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 15664, Miss = 12846, Miss_rate = 0.820, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 15312, Miss = 12256, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 15840, Miss = 12793, Miss_rate = 0.808, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 15246, Miss = 13014, Miss_rate = 0.854, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 15212, Miss = 13002, Miss_rate = 0.855, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 15200, Miss = 12212, Miss_rate = 0.803, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 15168, Miss = 12865, Miss_rate = 0.848, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 15168, Miss = 12603, Miss_rate = 0.831, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 15840, Miss = 13237, Miss_rate = 0.836, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 14958, Miss = 12634, Miss_rate = 0.845, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 15102, Miss = 12795, Miss_rate = 0.847, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 15488, Miss = 12536, Miss_rate = 0.809, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 15840, Miss = 13045, Miss_rate = 0.824, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 15200, Miss = 13499, Miss_rate = 0.888, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 15344, Miss = 13375, Miss_rate = 0.872, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 15168, Miss = 12667, Miss_rate = 0.835, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 15072, Miss = 12796, Miss_rate = 0.849, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 15968, Miss = 13200, Miss_rate = 0.827, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 15660, Miss = 13303, Miss_rate = 0.849, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 15660, Miss = 13190, Miss_rate = 0.842, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 15588, Miss = 13368, Miss_rate = 0.858, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 15562, Miss = 13387, Miss_rate = 0.860, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 15916, Miss = 13574, Miss_rate = 0.853, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 16052, Miss = 13772, Miss_rate = 0.858, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 15986, Miss = 13773, Miss_rate = 0.862, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 15572, Miss = 13117, Miss_rate = 0.842, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 15676, Miss = 13437, Miss_rate = 0.857, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 15324, Miss = 13504, Miss_rate = 0.881, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 16498, Miss = 13220, Miss_rate = 0.801, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 15936, Miss = 13271, Miss_rate = 0.833, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 16132, Miss = 13367, Miss_rate = 0.829, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 15640, Miss = 13075, Miss_rate = 0.836, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[46]: Access = 16008, Miss = 13572, Miss_rate = 0.848, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[47]: Access = 15184, Miss = 13134, Miss_rate = 0.865, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[48]: Access = 15950, Miss = 12944, Miss_rate = 0.812, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[49]: Access = 16312, Miss = 13681, Miss_rate = 0.839, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[50]: Access = 15960, Miss = 13583, Miss_rate = 0.851, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[51]: Access = 16010, Miss = 13448, Miss_rate = 0.840, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[52]: Access = 15926, Miss = 13513, Miss_rate = 0.848, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[53]: Access = 15994, Miss = 13847, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[54]: Access = 16136, Miss = 14037, Miss_rate = 0.870, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[55]: Access = 16588, Miss = 13376, Miss_rate = 0.806, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[56]: Access = 15664, Miss = 13247, Miss_rate = 0.846, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[57]: Access = 16334, Miss = 13318, Miss_rate = 0.815, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[58]: Access = 15600, Miss = 13183, Miss_rate = 0.845, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[59]: Access = 16260, Miss = 13398, Miss_rate = 0.824, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[60]: Access = 15702, Miss = 13386, Miss_rate = 0.853, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[61]: Access = 16174, Miss = 13865, Miss_rate = 0.857, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[62]: Access = 16102, Miss = 13841, Miss_rate = 0.860, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[63]: Access = 16346, Miss = 13321, Miss_rate = 0.815, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[64]: Access = 15956, Miss = 14269, Miss_rate = 0.894, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[65]: Access = 15670, Miss = 13376, Miss_rate = 0.854, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[66]: Access = 15656, Miss = 13258, Miss_rate = 0.847, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[67]: Access = 15940, Miss = 13552, Miss_rate = 0.850, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[68]: Access = 16300, Miss = 14561, Miss_rate = 0.893, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[69]: Access = 16130, Miss = 13965, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[70]: Access = 15446, Miss = 13721, Miss_rate = 0.888, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[71]: Access = 15790, Miss = 13486, Miss_rate = 0.854, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[72]: Access = 15870, Miss = 13794, Miss_rate = 0.869, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[73]: Access = 15491, Miss = 13386, Miss_rate = 0.864, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[74]: Access = 15360, Miss = 13174, Miss_rate = 0.858, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[75]: Access = 15614, Miss = 13223, Miss_rate = 0.847, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[76]: Access = 15758, Miss = 13210, Miss_rate = 0.838, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[77]: Access = 16012, Miss = 13191, Miss_rate = 0.824, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[78]: Access = 15379, Miss = 13310, Miss_rate = 0.865, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[79]: Access = 15676, Miss = 13061, Miss_rate = 0.833, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 1255252
	L1D_total_cache_misses = 1061439
	L1D_total_cache_miss_rate = 0.8456
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.025
	L1D_cache_fill_port_util = 0.059
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 193602
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 353245
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 151193
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 211
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 556997
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 4
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 698040
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 557212

ABBOOOV!
 PC=0x10888 (cudaDataLoader.15.sm_50.ptx:1956) st.global.f32 [%rd2], %f704; total: 339, miss: 339
 PC=0x108d0 (cudaDataLoader.15.sm_50.ptx:1968) st.global.f32 [%rd162], %f705; total: 423, miss: 423
 PC=0x10910 (cudaDataLoader.15.sm_50.ptx:1979) st.global.f32 [%rd165], %f706; total: 339, miss: 339
 PC=0x10950 (cudaDataLoader.15.sm_50.ptx:1990) st.global.f32 [%rd168], %f707; total: 423, miss: 423
 PC=0x10990 (cudaDataLoader.15.sm_50.ptx:2001) st.global.f32 [%rd171], %f708; total: 339, miss: 339
 PC=0x109d0 (cudaDataLoader.15.sm_50.ptx:2012) st.global.f32 [%rd174], %f709; total: 423, miss: 423
 PC=0x10a10 (cudaDataLoader.15.sm_50.ptx:2023) st.global.f32 [%rd177], %f710; total: 339, miss: 339
 PC=0x10a50 (cudaDataLoader.15.sm_50.ptx:2034) st.global.f32 [%rd180], %f711; total: 423, miss: 423
 PC=0x10a90 (cudaDataLoader.15.sm_50.ptx:2045) st.global.f32 [%rd183], %f712; total: 339, miss: 339
 PC=0x10ad0 (cudaDataLoader.15.sm_50.ptx:2056) st.global.f32 [%rd186], %f713; total: 423, miss: 423
 PC=0x10c68 (cudaDataLoader.15.sm_50.ptx:2127) st.global.f32 [%rd2], %f101; total: 30171, miss: 30011
 PC=0x10c80 (cudaDataLoader.15.sm_50.ptx:2130) st.global.f32 [%rd128], %f102; total: 37647, miss: 37596
 PC=0x10c90 (cudaDataLoader.15.sm_50.ptx:2132) st.global.f32 [%rd129], %f103; total: 30171, miss: 30171
 PC=0x10ca0 (cudaDataLoader.15.sm_50.ptx:2134) st.global.f32 [%rd130], %f104; total: 37647, miss: 37647
 PC=0x10cb0 (cudaDataLoader.15.sm_50.ptx:2136) st.global.f32 [%rd131], %f105; total: 30171, miss: 30171
 PC=0x10cc0 (cudaDataLoader.15.sm_50.ptx:2138) st.global.f32 [%rd132], %f106; total: 37647, miss: 37647
 PC=0x10cd0 (cudaDataLoader.15.sm_50.ptx:2140) st.global.f32 [%rd133], %f107; total: 30171, miss: 30171
 PC=0x10ce0 (cudaDataLoader.15.sm_50.ptx:2142) st.global.f32 [%rd134], %f108; total: 37647, miss: 37647
 PC=0x10cf0 (cudaDataLoader.15.sm_50.ptx:2144) st.global.f32 [%rd135], %f109; total: 30171, miss: 30171
 PC=0x10d00 (cudaDataLoader.15.sm_50.ptx:2146) st.global.f32 [%rd136], %f110; total: 37647, miss: 37647
 PC=0x10d10 (cudaDataLoader.15.sm_50.ptx:2148) st.global.f32 [%rd137], %f111; total: 30171, miss: 30171
 PC=0x10d20 (cudaDataLoader.15.sm_50.ptx:2150) st.global.f32 [%rd138], %f112; total: 37647, miss: 37647
 PC=0x10d30 (cudaDataLoader.15.sm_50.ptx:2152) st.global.f32 [%rd139], %f113; total: 30171, miss: 30171
 PC=0x10d40 (cudaDataLoader.15.sm_50.ptx:2154) st.global.f32 [%rd140], %f114; total: 37647, miss: 37647
 PC=0x10d50 (cudaDataLoader.15.sm_50.ptx:2156) st.global.f32 [%rd141], %f115; total: 30171, miss: 30171
 PC=0x10d60 (cudaDataLoader.15.sm_50.ptx:2158) st.global.f32 [%rd142], %f116; total: 37647, miss: 37647
 PC=0xeae60 (cudaDataLoader.10.sm_61.ptx:56) ld.global.f32 %f1, [%rd12]; total: 11537, miss: 11537
 PC=0xeae68 (cudaDataLoader.10.sm_61.ptx:57) ld.global.u32 %r11, [%rd6]; total: 3394, miss: 3394
 PC=0xeaf8 (cudaDataLoader.15.sm_50.ptx:925) ld.global.f32 %f139, [%rd262]; total: 30616, miss: 29376
 PC=0xeb30 (cudaDataLoader.15.sm_50.ptx:932) ld.global.f32 %f140, [%rd7]; total: 30616, miss: 30236
 PC=0xeb48 (cudaDataLoader.15.sm_50.ptx:935) ld.global.f32 %f141, [%rd95]; total: 30616, miss: 30376
 PC=0xeb558 (cudaDataLoader.12.sm_61.ptx:48) ld.global.u32 %r8, [%rd6]; total: 2715, miss: 2715
 PC=0xeb5a0 (cudaDataLoader.12.sm_61.ptx:57) ld.global.f32 %f1, [%rd12]; total: 6990, miss: 6976
 PC=0xeb5d0 (cudaDataLoader.12.sm_61.ptx:63) st.global.f32 [%rd15], %f2; total: 10858, miss: 10858
 PC=0xeb60 (cudaDataLoader.15.sm_50.ptx:938) ld.global.f32 %f142, [%rd96]; total: 30616, miss: 30400
 PC=0xeba0 (cudaDataLoader.15.sm_50.ptx:950) ld.global.f32 %f135, [%rd262]; total: 344, miss: 329
 PC=0xebf0 (cudaDataLoader.15.sm_50.ptx:963) ld.global.f32 %f136, [%rd7]; total: 344, miss: 344
 PC=0xec58 (cudaDataLoader.15.sm_50.ptx:979) ld.global.f32 %f137, [%rd76]; total: 172, miss: 172
 PC=0xfef8 (cudaDataLoader.15.sm_50.ptx:1587) ld.global.f32 %f143, [%rd102]; total: 550080, miss: 358583

Total_core_cache_fail_stats:
ctas_completed 4004, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
6963, 6963, 6963, 6963, 7948, 7948, 6963, 6963, 6963, 6847, 6963, 6963, 6963, 6963, 68, 68, 68, 68, 68, 68, 68, 68, 68, 68, 68, 68, 68, 68, 68, 68, 68, 68, 
gpgpu_n_tot_thrd_icount = 249930496
gpgpu_n_tot_w_icount = 7810328
gpgpu_n_stall_shd_mem = 1008587
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 465862
gpgpu_n_mem_write_global = 557212
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 5400079
gpgpu_n_store_insn = 3970136
gpgpu_n_shmem_insn = 64392672
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 5106172
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 30831
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 964776
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 12980
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:461049	W0_Idle:704862	W0_Scoreboard:21498641	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:41	W17:0	W18:0	W19:0	W20:5271	W21:21	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:7804995
single_issue_nums: WS0:2217874	WS1:2214412	WS2:1690161	WS3:1687881	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3599976 {8:449997,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 22288480 {40:557212,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 634600 {40:15865,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 17999880 {40:449997,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 4457696 {8:557212,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 634600 {40:15865,}
maxmflatency = 2637 
max_icnt2mem_latency = 2473 
maxmrqlatency = 422 
max_icnt2sh_latency = 495 
averagemflatency = 253 
avg_icnt2mem_latency = 71 
avg_mrq_latency = 12 
avg_icnt2sh_latency = 4 
mrq_lat_table:54475 	12610 	3360 	2471 	4039 	5215 	2594 	1637 	433 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	769500 	202857 	47093 	3348 	276 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	1760 	730 	840 	636511 	146957 	92559 	76121 	53721 	12204 	1642 	29 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	748121 	157167 	72896 	31538 	9573 	1853 	901 	1025 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	161 	30 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        11        12        40        40        11        12        12        16         7        13        11        13        12        13         9        13 
dram[1]:        14        29        40        40         9        13        12         9        14        16        13        14        12        13        14        16 
dram[2]:        13        16        40        40        12        11        15        14        13        10         9        13        12        15        10         8 
dram[3]:        10        36        40        40        13         9        13        11        15        13        15        10        10        13        13        13 
dram[4]:        14        34        40        40        10        14        15        11         9        15        10        15        13        12        16        10 
dram[5]:        36        10        40        40        11        12        12        12        14        14        12        15        12        12        11        11 
dram[6]:        10        38        40        40         9        11        10        13         9        14        12        12        14        12        14        12 
dram[7]:        21        36        40        40        12        14        12        15        15        11        10        15        13        12        14        13 
dram[8]:        30        14        40        40        14        12        14        11        13        12        12        11        16         9        13        11 
dram[9]:        14        16        40        40        15        11        12        14        11        15        12        12        14        13         8        14 
dram[10]:        32        13        40        40        16        10        10        15        12        12        15        14        12        10        13        11 
dram[11]:        10        22        36        40        14        12        11         9        12        11        15        11        16        15        12        12 
dram[12]:        38        13        40        40         8        11        10        10        15        14        12        15        13        10        12         9 
dram[13]:        30        12        40        40        12        12        10        14        14        14        15        10        14        13        10        15 
dram[14]:        34        36        40        40        12        10        10        14        14        12        15        14        12        10        11        13 
dram[15]:        12        30        40        40        11        10        13        14        15        12        15        15        13        13        10        12 
dram[16]:        15        15        40        40        13        10        15        13        14        12        13        10        13        14        11        13 
dram[17]:        12        15        40        40        17        12        12        15        12        11        12        13        14        12        13        12 
dram[18]:        34        14        32        40        13        11        10        12        12         9         9        14        12         8        13        12 
dram[19]:        26        12        32        40        11        13        12        15        14        10        12        15        16        14        13        12 
dram[20]:        15        14        44        40        12        14        16        14        13        13        13        12        12        16        14        15 
dram[21]:        28        14        40        40        14        11        12        14        15        16        14        12        13        13        13        13 
dram[22]:        40        42        40        40        10        11        13        13        14        12        11        14        12        14        10        13 
dram[23]:        10        16        40        40        15        14        14        13        11        12        12        13        13        11        12        14 
dram[24]:        10        36        40        40         8        11        13        11        14        14        16        11        11        15        10        13 
dram[25]:        14        40        40        40        14        12        14        13        12        10        15        11        15        13        12        13 
dram[26]:        20        26        40        40        10        12        13        14        13        16        11        13        14        10        16        12 
dram[27]:        32        34        40        40        13        12        10        14        15        12        11        14        11        15        15        14 
dram[28]:        22        38        40        40        12         8         9        11        10         8        14        14        14        12         9        12 
dram[29]:        14        40        40        40        10        13        11        13        12        12        14         9        13        15        14        15 
dram[30]:        13        23        40        40        12        13        15        11        14        11        12        11        10        14         8        11 
dram[31]:        12        13        40        40        12        11        13        11        16        10        13        16        15        14        15         9 
maximum service time to same row:
dram[0]:     39011     40742     33031     25403     46924     35617     55943     47366     47244     46911     46555     47185     47374     47206     46311     45997 
dram[1]:     40235     39974     33363     24890     46860     35958     54175     46508     46957     47331     47238     45455     46527     47427     46472     45576 
dram[2]:     39211     40168     33498     26674     45352     34946     46748     45998     46989     46952     47242     45343     46627     47369     46511     45696 
dram[3]:     40077     40661     33445     27031     45568     35278     54716     47371     47539     47350     46803     47319     46598     53672     46158     46029 
dram[4]:     40195     45299     32448     26622     46705     35440     47823     47714     46455     46912     46014     47198     46634     47522     46508     46120 
dram[5]:     40427     45162     33885     24507     46828     35781     47453     47635     46415     46548     46538     45989     46860     46981     46001     46389 
dram[6]:     39308     40478     33755     25378     45495     34766     55859     47703     46749     46415     45929     45977     46251     46744     46076     45451 
dram[7]:     41029     40877     32988     25420     46097     35099     54612     47876     47318     45262     47497     45796     45953     51910     45902     45901 
dram[8]:     40892     46701     32454     24861     46712     36149     54463     47763     46041     46949     46606     46777     51431     47892     46475     45487 
dram[9]:     40848     45957     32853     24935     45343     36490     53597     48537     46038     45993     45704     46616     47552     45187     44941     46186 
dram[10]:     40791     46816     32879     25591     45547     35477     52372     47822     46555     45795     46297     46113     48209     46626     46415     45664 
dram[11]:     39283     46012     33442     25666     44865     35809     52368     48173     46532     47544     45218     46543     53591     47660     44914     44769 
dram[12]:     40560     46982     33987     25138     46313     35812     52425     54431     46318     47310     46904     47568     47664     47073     45905     45255 
dram[13]:     40113     46692     33004     23817     46258     36153     54498     54514     46835     46566     46900     46518     47848     47796     45462     45131 
dram[14]:     40099     46789     33084     27380     46837     35139     48091     54579     46567     46717     45933     45360     46955     45839     46005     45295 
dram[15]:     40258     46604     34419     24094     46840     35472     54628     55342     45565     46274     46883     46921     47576     47017     46298     44656 
dram[16]:     46109     39363     32179     24098     44619     34875     46772     47551     46843     46889     45396     47221     46583     47909     45214     46792 
dram[17]:     45901     40179     32780     24728     44279     35216     47541     48276     47912     47314     45408     47543     46020     51886     46226     45576 
dram[18]:     46628     39224     32306     25393     43938     34198     47401     46709     45958     46753     44909     47330     46306     51416     45127     45926 
dram[19]:     46618     39724     32563     24443     43606     34533     46500     46401     46460     45954     46670     46090     46638     47600     45278     45467 
dram[20]:     46692     40458     33434     25153     37033     34497     45438     47691     46716     46985     46647     46559     47522     46615     46174     45367 
dram[21]:     46483     40329     32594     24578     36693     34752     48020     47667     46515     46985     46250     47515     46151     46499     45945     46353 
dram[22]:     46648     39548     32033     25239     36354     46309     47514     46590     46539     46769     45215     47037     46475     46595     46330     46550 
dram[23]:     46949     39507     32535     23674     36019     46532     47050     47386     46559     46290     44889     47021     46595     46528     46150     45853 
dram[24]:     39697     40984     25763     34273     45560     35262     51460     47988     44750     46864     46671     45243     47204     47636     46226     45793 
dram[25]:     46819     39107     25195     34815     45736     35604     48085     47640     45191     46600     47330     45231     46579     46824     45898     45885 
dram[26]:     45320     40505     26360     33597     45985     34585     46118     47080     47198     46334     47631     45247     46700     46398     46916     45475 
dram[27]:     46712     40406     27274     34085     44933     34918     47287     46415     46873     46472     47555     45917     47815     46435     46057     45173 
dram[28]:     40451     39875     31268     32481     45283     35010     46928     48063     46583     47229     46555     45748     46880     46334     46030     45558 
dram[29]:     39830     41363     32125     33211     44940     35351     47655     51475     47152     46939     46544     45617     47759     47282     46655     45502 
dram[30]:     39884     40068     34015     24507     44597     34336     47327     51692     46516     46459     45684     45784     46544     47197     45315     45539 
dram[31]:     39390     41772     33867     32900     44266     34669     45827     47580     45723     46456     46610     46647     47205     47818     46182     45443 
average row accesses per activate:
dram[0]:  3.283333  4.106383  4.309091  4.203704  2.565217  3.333333  2.818182  3.291667  2.211268  3.145833  2.649123  3.820513  3.227273  2.959184  3.441860  2.860000 
dram[1]:  4.878049  3.421053  3.432836  3.367647  2.857143  2.397260  2.944444  2.476191  2.763636  2.849057  2.814815  3.061224  3.395349  3.173913  2.921569  3.815789 
dram[2]:  3.333333  3.000000  4.365385  4.442307  2.651515  2.866667  3.183673  3.078431  2.424242  2.736842  2.437500  2.865385  2.938776  2.846154  2.823529  2.421053 
dram[3]:  3.233333  4.239130  3.651515  4.070176  2.120482  2.730159  2.666667  2.839286  4.135135  3.060000  2.865385  2.754386  2.840000  3.972973  3.020408  2.344262 
dram[4]:  2.954545  3.679245  3.323529  3.688524  2.841270  3.480769  3.163265  3.058824  2.272727  2.870370  2.690909  3.634146  3.085106  2.625000  3.868421  2.600000 
dram[5]:  3.406780  2.794118  4.277778  4.169811  2.887097  2.602941  2.616667  3.404255  2.603448  2.600000  3.511628  3.871795  3.020833  3.318182  2.250000  3.209302 
dram[6]:  3.206349  3.316667  3.677419  3.437500  2.233766  2.573529  2.789474  2.428571  2.140845  2.732143  2.714286  2.905660  3.395349  3.634146  2.820000  2.877551 
dram[7]:  3.482759  3.730769  3.593750  3.964286  2.790323  2.761905  2.633333  2.839286  2.689655  2.576271  2.689655  4.200000  3.372093  3.106383  2.561404  2.895833 
dram[8]:  3.225806  4.108696  3.507463  4.107143  2.915254  2.563380  2.824561  2.909091  2.610169  3.098039  2.767857  2.483333  3.815789  2.618182  2.692308  3.106383 
dram[9]:  4.081633  3.611111  3.578125  4.296296  2.588235  2.389610  2.492308  2.962264  2.557377  2.644068  2.767857  3.217391  3.295455  3.111111  2.265625  3.195652 
dram[10]:  3.237288  3.764706  4.388889  3.281690  3.259259  2.413333  2.283582  3.145833  2.777778  2.606557  3.511628  2.960784  2.959184  2.820000  3.000000  3.040000 
dram[11]:  3.045455  3.660377  3.827586  4.103448  3.203704  2.563380  2.446154  2.754386  2.736842  2.907408  3.166667  2.578947  3.204545  3.842105  3.348837  2.960000 
dram[12]:  3.413793  3.877551  3.721312  3.803279  2.023530  2.500000  2.758621  2.524590  2.818182  2.467742  3.020000  3.104167  3.288889  3.081633  2.958333  2.600000 
dram[13]:  2.865672  4.395349  4.107143  3.935484  2.507246  2.312500  2.583333  2.492064  3.122449  2.428571  3.714286  2.524590  3.641026  3.488372  2.698113  2.918367 
dram[14]:  3.980392  4.311111  3.703125  4.433962  2.730159  2.614286  2.271429  2.944444  3.319149  3.019608  3.972973  3.409091  3.266667  2.826923  3.085106  2.716981 
dram[15]:  3.581818  3.438596  3.790323  4.415094  2.864407  2.472973  2.909091  2.892857  3.627907  2.870370  3.511628  3.170213  3.020833  3.040816  3.021739  2.920000 
dram[16]:  4.227273  3.678571  3.208333  4.600000  3.267857  2.557143  3.000000  2.980769  2.980769  2.603448  2.839286  2.818182  2.979167  2.900000  2.940000  2.618182 
dram[17]:  4.085106  3.870370  3.636364  4.207547  3.250000  2.507042  2.771930  3.434783  2.745455  2.283582  3.163265  3.347826  2.903846  2.780000  2.750000  3.000000 
dram[18]:  4.083333  4.697674  3.461539  3.741935  3.103448  2.565217  2.231884  3.319149  3.666667  2.260870  2.750000  3.234043  3.675000  2.119403  3.692308  3.279070 
dram[19]:  3.288136  3.516667  3.082192  4.035714  3.363636  2.932203  2.453125  2.706897  3.326087  2.125000  2.941176  3.422222  2.820000  2.862745  3.340909  3.063830 
dram[20]:  3.410714  3.980392  3.786885  4.666667  3.066667  3.245283  3.240000  3.800000  2.818182  3.326087  2.655172  2.796296  2.482759  3.789474  2.769231  2.840000 
dram[21]:  2.676471  4.081633  3.338235  3.500000  2.983871  2.621212  2.775862  3.533333  2.851852  2.961539  3.756098  3.212766  2.958333  2.900000  3.085106  3.418605 
dram[22]:  3.482143  3.344262  3.819672  4.600000  2.657143  2.414286  3.080000  3.250000  2.412699  2.714286  3.163265  3.148936  2.666667  3.585366  3.041667  3.536585 
dram[23]:  3.237288  3.867924  3.879310  4.460000  2.920635  2.709677  2.348485  3.658537  2.363636  2.593220  2.719298  3.208333  2.618182  2.811321  2.920000  3.575000 
dram[24]:  3.107692  4.000000  4.490196  3.125000  2.671642  2.661538  3.208333  2.402985  2.803571  2.943396  4.054054  2.338462  2.769231  3.725000  2.526316  3.341463 
dram[25]:  3.233333  3.678571  3.836066  3.546875  3.016393  2.932203  3.431818  2.655738  2.980769  2.836364  3.923077  2.960784  4.375000  2.754717  3.020833  3.111111 
dram[26]:  3.362069  4.234043  4.363636  3.267606  2.289474  2.558824  2.905660  2.745763  2.777778  3.948718  3.020408  3.187500  2.978723  3.062500  3.820513  2.784314 
dram[27]:  2.705882  3.107692  4.576923  3.439394  2.888889  2.597015  2.467742  2.650000  2.961539  3.255319  2.796296  3.534884  2.711539  3.512195  3.945946  3.279070 
dram[28]:  3.338983  3.880000  3.737705  3.609375  2.552239  2.360000  2.771930  2.343284  2.533333  2.358209  3.125000  3.304348  2.769231  2.979592  2.517241  2.703704 
dram[29]:  3.578947  3.826923  4.729167  4.358490  2.819672  2.983051  2.890909  2.689655  2.637931  2.655172  3.145833  2.516667  3.272727  3.348837  3.794872  3.302325 
dram[30]:  3.153846  3.596491  3.478261  3.539683  2.761905  2.806452  3.208333  2.573771  2.781818  2.600000  3.454545  3.039216  2.792453  3.085106  2.360656  2.958333 
dram[31]:  3.000000  3.491228  3.898305  3.409091  2.656716  2.868852  2.644068  2.701754  3.229167  3.340425  3.040816  3.756098  3.309524  3.842105  3.288889  2.483333 
average row locality = 86834/28070 = 3.093481
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        48        46        78        74        16        22         0         0         0         0         0         0         0         0         0         0 
dram[1]:        52        48        76        76        16        18         0         0         0         0         0         0         0         0         0         0 
dram[2]:        48        52        74        78        16        18         0         0         0         0         0         0         0         0         0         0 
dram[3]:        48        46        86        80        16        18         0         0         0         0         0         0         0         0         0         0 
dram[4]:        44        42        74        74        16        22         0         0         0         0         0         0         0         0         0         0 
dram[5]:        50        38        80        66        16        18         0         0         0         0         0         0         0         0         0         0 
dram[6]:        48        48        76        64        16        18         0         0         0         0         0         0         0         0         0         0 
dram[7]:        50        44        78        66        16        18         0         0         0         0         0         0         0         0         0         0 
dram[8]:        50        40        82        76        16        26         0         0         0         0         0         0         0         0         0         0 
dram[9]:        52        46        78        80        16        26         0         0         0         0         0         0         0         0         0         0 
dram[10]:        44        42        78        76        16        26         0         0         0         0         0         0         0         0         0         0 
dram[11]:        50        44        70        82        16        26         0         0         0         0         0         0         0         0         0         0 
dram[12]:        46        40        76        76        16        26         0         0         0         0         0         0         0         0         0         0 
dram[13]:        42        42        76        88        16        26         0         0         0         0         0         0         0         0         0         0 
dram[14]:        54        42        80        84        16        26         0         0         0         0         0         0         0         0         0         0 
dram[15]:        48        44        80        80        16        26         0         0         0         0         0         0         0         0         0         0 
dram[16]:        36        54        80        76        26        18         0         0         0         0         0         0         0         0         0         0 
dram[17]:        42        54        86        70        26        18         0         0         0         0         0         0         0         0         0         0 
dram[18]:        42        46        74        76        26        18         0         0         0         0         0         0         0         0         0         0 
dram[19]:        44        52        74        70        26        18         0         0         0         0         0         0         0         0         0         0 
dram[20]:        40        52        78        78        26        17         0         0         0         0         0         0         0         0         0         0 
dram[21]:        36        50        76        76        26        18         0         0         0         0         0         0         0         0         0         0 
dram[22]:        44        50        80        72        26        16         0         0         0         0         0         0         0         0         0         0 
dram[23]:        40        50        76        68        26        16         0         0         0         0         0         0         0         0         0         0 
dram[24]:        45        48        70        74        24        18         0         0         0         0         0         0         0         0         0         0 
dram[25]:        40        50        76        76        24        18         0         0         0         0         0         0         0         0         0         0 
dram[26]:        40        50        80        74        20        18         0         0         0         0         0         0         0         0         0         0 
dram[27]:        34        48        78        74        18        18         0         0         0         0         0         0         0         0         0         0 
dram[28]:        44        48        76        76        18        18         0         0         0         0         0         0         0         0         0         0 
dram[29]:        46        50        72        76        18        18         0         0         0         0         0         0         0         0         0         0 
dram[30]:        52        52        82        73        18        18         0         0         0         0         0         0         0         0         0         0 
dram[31]:        48        50        76        72        18        18         0         0         0         0         0         0         0         0         0         0 
total dram reads = 9097
min_bank_accesses = 0!
chip skew: 302/268 = 1.13
number of total write accesses:
dram[0]:       596       588       636       612       644       632       620       632       628       604       604       596       568       580       592       572 
dram[1]:       592       588       616       612       656       628       636       624       608       604       608       600       584       584       596       580 
dram[2]:       608       596       612       612       636       616       624       628       640       624       624       596       576       592       576       552 
dram[3]:       584       596       620       608       640       616       640       636       612       612       596       628       568       588       592       572 
dram[4]:       604       612       608       604       652       636       620       624       600       620       592       596       580       588       588       572 
dram[5]:       604       608       604       620       652       636       628       640       604       624       604       604       580       584       576       552 
dram[6]:       616       604       608       624       624       628       636       612       608       612       608       616       584       596       564       564 
dram[7]:       608       600       608       624       628       624       632       636       624       608       624       588       580       584       584       556 
dram[8]:       600       596       612       616       624       624       644       640       616       632       620       596       580       576       560       584 
dram[9]:       592       596       604       608       640       632       648       628       624       624       620       592       580       560       580       588 
dram[10]:       588       600       636       628       640       620       612       604       600       636       604       604       580       564       588       608 
dram[11]:       604       600       608       624       628       624       636       628       624       628       608       588       564       584       576       592 
dram[12]:       608       600       604       624       624       636       640       616       620       612       604       596       592       604       568       572 
dram[13]:       600       588       616       624       628       636       620       628       612       612       624       616       568       600       572       572 
dram[14]:       596       608       628       604       624       628       636       636       624       616       588       600       588       588       580       576 
dram[15]:       596       608       620       616       612       628       640       648       624       620       604       596       580       596       556       584 
dram[16]:       600       608       604       616       628       644       612       620       620       604       636       620       572       580       588       576 
dram[17]:       600       620       616       612       624       640       632       632       604       612       620       616       604       556       572       564 
dram[18]:       616       624       604       624       616       636       616       624       616       624       616       608       588       568       576       564 
dram[19]:       600       636       604       624       636       620       628       628       612       612       600       616       564       584       588       576 
dram[20]:       604       604       612       640       632       620       648       608       620       612       616       604       576       576       576       568 
dram[21]:       584       600       604       620       636       620       644       636       616       616       616       604       568       580       580       588 
dram[22]:       604       616       612       632       640       612       616       624       608       608       620       592       576       588       584       580 
dram[23]:       604       620       596       620       632       608       620       600       624       612       620       616       576       596       584       572 
dram[24]:       628       608       636       604       620       620       616       644       628       624       600       608       576       596       576       548 
dram[25]:       616       624       632       604       640       620       604       648       620       624       612       604       560       584       580       560 
dram[26]:       620       596       640       632       616       624       616       648       600       616       592       612       560       588       596       568 
dram[27]:       600       616       640       612       656       624       612       636       616       612       604       608       564       576       584       564 
dram[28]:       612       584       608       620       612       636       632       628       608       632       600       608       576       584       584       584 
dram[29]:       632       596       620       620       616       632       636       624       612       616       604       604       576       576       592       568 
dram[30]:       612       612       632       600       624       624       616       628       612       624       608       620       592       580       576       568 
dram[31]:       600       596       616       612       640       628       624       616       620       628       596       616       556       584       592       596 
total dram writes = 310948
bank skew: 656/548 = 1.20
chip skew: 9732/9696 = 1.00
average mf latency per bank:
dram[0]:       1349      1490      1368      1598       978      1030       514       482       455       495       442       457       501       498       473       450
dram[1]:       1276      1646      1439      1547       950       925       484       487       481       492       455       473       501       512       434       442
dram[2]:       1308      1509      2170      2320       998      1090       500       514       451       467       467       468       477       510       452       464
dram[3]:       1327      1443      1376      1879      1049      1056       493       478       472       488       448       427       506       518       446       442
dram[4]:       1229      1316      1338      1365       935       830       504       484       500       464       463       456       511       491       458       435
dram[5]:       1207      1325      1348      1300       936       902       518       498       493       466       463       472       494       496       436       456
dram[6]:       1276      1581      1609      1401       917      1084       493       506       496       472       474       481       501       509       487       453
dram[7]:       1283      1454      1328      1446      1083       937       478       481       471       464       442       488       494       529       477       463
dram[8]:       1274      1374      1399      1443       951      1155       491       513       459       473       432       479       506       490       481       488
dram[9]:       1284      1426      1509      1666       872      1086       477       481       468       463       451       473       524       514       420       466
dram[10]:       1293      1389      1920      2064       980      1046       508       520       507       468       479       456       514       520       419       430
dram[11]:       1231      1350      1390      1869       980      1036       502       501       477       476       448       484       509       475       424       432
dram[12]:       1264      1410      1435      1429       952      1115       491       502       464       484       483       481       507       485       454       488
dram[13]:       1311      1440      1649      1533       877      1030       490       497       473       478       463       452       527       492       422       464
dram[14]:       1285      1349      1630      1822       977      1131       499       497       489       500       490       460       501       505       446       443
dram[15]:       1300      1389      1472      1710      1096      1068       516       498       465       488       445       452       505       469       459       444
dram[16]:       1263      1225      1528      1623      1112       853       491       475       443       469       423       452       497       492       435       436
dram[17]:       1241      1279      1639      1656      1175       882       456       492       466       474       459       472       482       525       441       448
dram[18]:       1225      1197      1630      1543      1257       973       489       493       472       474       434       466       477       517       459       472
dram[19]:       1242      1223      1949      2198      1350      1026       506       511       454       480       465       485       502       531       432       468
dram[20]:       1239      1255      1494      1421       996       968       444       499       459       453       449       459       493       505       457       454
dram[21]:       1258      1213      1494      1504      1046       928       454       471       477       455       466       474       497       498       440       441
dram[22]:       1250      1210      1809      1562      1135      1099       482       476       481       453       464       489       494       509       441       455
dram[23]:       1261      1206      1513      1672      1109      1043       487       509       476       449       441       461       494       490       427       473
dram[24]:       1160      1524      1462      1448      1032      1021       493       473       461       455       458       451       485       482       436       483
dram[25]:       1183      1373      1394      1455      1092       987       486       464       478       467       449       448       504       496       452       466
dram[26]:       1228      1402      1453      1496       992      1042       494       459       485       484       460       460       518       482       435       470
dram[27]:       1207      1391      1434      2087      1132       973       501       505       486       488       473       450       515       510       453       462
dram[28]:       1192      1348      1536      1458      1013       868       477       490       466       449       472       436       487       494       463       445
dram[29]:       1203      1557      1482      1396      1063       917       476       480       476       473       453       427       495       500       447       446
dram[30]:       1237      1556      1421      1598      1021       946       493       475       472       467       456       444       489       496       439       469
dram[31]:       1238      1718      1527      1632       983       988       498       491       483       468       481       438       510       482       434       435
maximum mf latency per bank:
dram[0]:        924       777       961       796       829       819       861       833       881       845       744       855       874       919       954       699
dram[1]:        904       753       960       928       739       913       847       834       875       835       757       856       878       964       954       704
dram[2]:        926       774      2637      1949       688      1085       909       833       919       733       758       671       777       943       798       703
dram[3]:        890       752       900      1469       634       999       915       716       893       824       721       712       854       963       798       671
dram[4]:        881       713       943       816       697       823       904       864       937       695       824       741       798       677       735       769
dram[5]:        881       731       950       731       765       817       899       870       932       789       796       782       762       920       770       835
dram[6]:       1119      1160      1223       888       826       943       860       744       930       801       884       883       826       930       771       880
dram[7]:        886       822       763       925       898       794       903       796       920       848       617       764       842       931       820       849
dram[8]:        888       709       932       803       919       671       819       858       829       911       714       757       889       784       835       737
dram[9]:        786       988      1049      1074       930       645       680       846       799       769       823       823       943       854       734       925
dram[10]:        918      1085      1900      1630       807       704       930       853       925       882      1097       763       971       981       530      1104
dram[11]:        657       786       802      1592       918       709       821       823       752       877       853       765       719       884       666       722
dram[12]:        699       858       908       802       794       777       814       911       796       919       713       889       932       813       629       756
dram[13]:        900       931      1328      1207       851       641       860       907       837       982       721       761       931       824       767       713
dram[14]:        733      1019      1738      1088       825       677       863       820       835       915       854       872       949       847       809       667
dram[15]:        747       926       859      1102       822       674       821       904       831       899       737       719       848       692       832       743
dram[16]:        897       756       878      1061       775       631       818       903       758       940       712       700       685       742       786       709
dram[17]:        712       741       887       850       808       765       817       818       680       906       822       884       709       813       659       717
dram[18]:        879       806      1179       982       830       796      1030      1023       897       982       791       888       700       761       827       732
dram[19]:        882       750      1606      2350       826       684       935       846       763       968       771       889       702       930       884       732
dram[20]:        909       831       810       933       811       755       953       812       849       809       716       718       836       952       824       668
dram[21]:        919       831       813       920       818       770       854       851       884       832       767       871       872       798       695       764
dram[22]:        905       648      1339       934       742       847       878       866       878       831       687       766       926      1001       803       709
dram[23]:        901       715       800       932       734       907       949       896       912       807       619       767       640       942       801       713
dram[24]:        805       927       932       841       697       778       827       750       913       859       734       738       764       878       731       829
dram[25]:        739       740       942       843       775       905       824       770       871       850       922       730       830       877       731       795
dram[26]:        870       926       952       818       797       866       897       820       920       833       775       995       830       706       788       758
dram[27]:        817       943       951      1884       856       661       787       927       924       858       833       813       829       919       694       822
dram[28]:        777       931       974       728       685       904       821       846       934       725       853       716       751       928       897       770
dram[29]:        776       927      1049       676       685       918       824       862       933       784       628       711       746       698       897       684
dram[30]:        933       921       978       897       820       940       879       977      1020       800       935       784       812       897       706       973
dram[31]:       1065      1059       961       945       733       705       821       736       911       765       930       866       766       893       710       956
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=90104 n_nop=79092 n_act=843 n_pre=827 n_ref_event=0 n_req=2710 n_rd=284 n_rd_L2_A=0 n_write=0 n_wr_bk=9704 bw_util=0.1108
n_activity=26021 dram_eff=0.3838
bk0: 48a 87372i bk1: 46a 87855i bk2: 78a 87204i bk3: 74a 87401i bk4: 16a 87172i bk5: 22a 87192i bk6: 0a 87364i bk7: 0a 87348i bk8: 0a 86982i bk9: 0a 87733i bk10: 0a 87333i bk11: 0a 87876i bk12: 0a 87765i bk13: 0a 87686i bk14: 0a 87901i bk15: 0a 87648i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.688930
Row_Buffer_Locality_read = 0.929577
Row_Buffer_Locality_write = 0.660758
Bank_Level_Parallism = 2.139180
Bank_Level_Parallism_Col = 1.846666
Bank_Level_Parallism_Ready = 1.420404
write_to_read_ratio_blp_rw_average = 0.971751
GrpLevelPara = 1.507116 

BW Util details:
bwutil = 0.110850 
total_CMD = 90104 
util_bw = 9988 
Wasted_Col = 7744 
Wasted_Row = 3090 
Idle = 69282 

BW Util Bottlenecks: 
RCDc_limit = 172 
RCDWRc_limit = 4586 
WTRc_limit = 105 
RTWc_limit = 680 
CCDLc_limit = 5377 
rwq = 0 
CCDLc_limit_alone = 5327 
WTRc_limit_alone = 91 
RTWc_limit_alone = 644 

Commands details: 
total_CMD = 90104 
n_nop = 79092 
Read = 284 
Write = 0 
L2_Alloc = 0 
L2_WB = 9704 
n_act = 843 
n_pre = 827 
n_ref = 0 
n_req = 2710 
total_req = 9988 

Dual Bus Interface Util: 
issued_total_row = 1670 
issued_total_col = 9988 
Row_Bus_Util =  0.018534 
CoL_Bus_Util = 0.110850 
Either_Row_CoL_Bus_Util = 0.122214 
Issued_on_Two_Bus_Simul_Util = 0.007169 
issued_two_Eff = 0.058663 
queue_avg = 0.221167 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=37 avg=0.221167
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=90104 n_nop=79060 n_act=875 n_pre=859 n_ref_event=0 n_req=2715 n_rd=286 n_rd_L2_A=0 n_write=0 n_wr_bk=9716 bw_util=0.111
n_activity=26893 dram_eff=0.3719
bk0: 52a 87719i bk1: 48a 87434i bk2: 76a 87058i bk3: 76a 86939i bk4: 16a 87074i bk5: 18a 86959i bk6: 0a 87220i bk7: 0a 86945i bk8: 0a 87526i bk9: 0a 87637i bk10: 0a 87635i bk11: 0a 87729i bk12: 0a 87755i bk13: 0a 87894i bk14: 0a 87570i bk15: 0a 87913i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.677716
Row_Buffer_Locality_read = 0.930070
Row_Buffer_Locality_write = 0.648003
Bank_Level_Parallism = 2.129041
Bank_Level_Parallism_Col = 1.842784
Bank_Level_Parallism_Ready = 1.432413
write_to_read_ratio_blp_rw_average = 0.971379
GrpLevelPara = 1.527951 

BW Util details:
bwutil = 0.111005 
total_CMD = 90104 
util_bw = 10002 
Wasted_Col = 7763 
Wasted_Row = 3546 
Idle = 68793 

BW Util Bottlenecks: 
RCDc_limit = 171 
RCDWRc_limit = 4658 
WTRc_limit = 103 
RTWc_limit = 330 
CCDLc_limit = 5043 
rwq = 0 
CCDLc_limit_alone = 5018 
WTRc_limit_alone = 96 
RTWc_limit_alone = 312 

Commands details: 
total_CMD = 90104 
n_nop = 79060 
Read = 286 
Write = 0 
L2_Alloc = 0 
L2_WB = 9716 
n_act = 875 
n_pre = 859 
n_ref = 0 
n_req = 2715 
total_req = 10002 

Dual Bus Interface Util: 
issued_total_row = 1734 
issued_total_col = 10002 
Row_Bus_Util =  0.019244 
CoL_Bus_Util = 0.111005 
Either_Row_CoL_Bus_Util = 0.122569 
Issued_on_Two_Bus_Simul_Util = 0.007680 
issued_two_Eff = 0.062658 
queue_avg = 0.256692 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.256692
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=90104 n_nop=78987 n_act=905 n_pre=889 n_ref_event=0 n_req=2714 n_rd=286 n_rd_L2_A=0 n_write=0 n_wr_bk=9712 bw_util=0.111
n_activity=27140 dram_eff=0.3684
bk0: 48a 87254i bk1: 52a 87308i bk2: 74a 87460i bk3: 78a 87446i bk4: 16a 87192i bk5: 18a 87298i bk6: 0a 87643i bk7: 0a 87359i bk8: 0a 86909i bk9: 0a 87202i bk10: 0a 87209i bk11: 0a 87649i bk12: 0a 87668i bk13: 0a 87631i bk14: 0a 87842i bk15: 0a 87541i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.666544
Row_Buffer_Locality_read = 0.926573
Row_Buffer_Locality_write = 0.635914
Bank_Level_Parallism = 2.097864
Bank_Level_Parallism_Col = 1.815942
Bank_Level_Parallism_Ready = 1.446889
write_to_read_ratio_blp_rw_average = 0.970842
GrpLevelPara = 1.486203 

BW Util details:
bwutil = 0.110961 
total_CMD = 90104 
util_bw = 9998 
Wasted_Col = 8244 
Wasted_Row = 3574 
Idle = 68288 

BW Util Bottlenecks: 
RCDc_limit = 177 
RCDWRc_limit = 4988 
WTRc_limit = 132 
RTWc_limit = 367 
CCDLc_limit = 5405 
rwq = 0 
CCDLc_limit_alone = 5367 
WTRc_limit_alone = 117 
RTWc_limit_alone = 344 

Commands details: 
total_CMD = 90104 
n_nop = 78987 
Read = 286 
Write = 0 
L2_Alloc = 0 
L2_WB = 9712 
n_act = 905 
n_pre = 889 
n_ref = 0 
n_req = 2714 
total_req = 9998 

Dual Bus Interface Util: 
issued_total_row = 1794 
issued_total_col = 9998 
Row_Bus_Util =  0.019910 
CoL_Bus_Util = 0.110961 
Either_Row_CoL_Bus_Util = 0.123380 
Issued_on_Two_Bus_Simul_Util = 0.007491 
issued_two_Eff = 0.060718 
queue_avg = 0.240922 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.240922
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=90104 n_nop=79062 n_act=884 n_pre=868 n_ref_event=0 n_req=2721 n_rd=294 n_rd_L2_A=0 n_write=0 n_wr_bk=9708 bw_util=0.111
n_activity=26274 dram_eff=0.3807
bk0: 48a 87497i bk1: 46a 87688i bk2: 86a 87003i bk3: 80a 87296i bk4: 16a 86873i bk5: 18a 87377i bk6: 0a 87130i bk7: 0a 87295i bk8: 0a 88078i bk9: 0a 87680i bk10: 0a 87608i bk11: 0a 87286i bk12: 0a 87632i bk13: 0a 87872i bk14: 0a 87636i bk15: 0a 87558i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.675119
Row_Buffer_Locality_read = 0.921769
Row_Buffer_Locality_write = 0.645241
Bank_Level_Parallism = 2.139908
Bank_Level_Parallism_Col = 1.812138
Bank_Level_Parallism_Ready = 1.386123
write_to_read_ratio_blp_rw_average = 0.970733
GrpLevelPara = 1.498481 

BW Util details:
bwutil = 0.111005 
total_CMD = 90104 
util_bw = 10002 
Wasted_Col = 7745 
Wasted_Row = 3224 
Idle = 69133 

BW Util Bottlenecks: 
RCDc_limit = 213 
RCDWRc_limit = 4641 
WTRc_limit = 142 
RTWc_limit = 197 
CCDLc_limit = 5208 
rwq = 0 
CCDLc_limit_alone = 5187 
WTRc_limit_alone = 133 
RTWc_limit_alone = 185 

Commands details: 
total_CMD = 90104 
n_nop = 79062 
Read = 294 
Write = 0 
L2_Alloc = 0 
L2_WB = 9708 
n_act = 884 
n_pre = 868 
n_ref = 0 
n_req = 2721 
total_req = 10002 

Dual Bus Interface Util: 
issued_total_row = 1752 
issued_total_col = 10002 
Row_Bus_Util =  0.019444 
CoL_Bus_Util = 0.111005 
Either_Row_CoL_Bus_Util = 0.122547 
Issued_on_Two_Bus_Simul_Util = 0.007902 
issued_two_Eff = 0.064481 
queue_avg = 0.249856 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.249856
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=90104 n_nop=79061 n_act=875 n_pre=859 n_ref_event=0 n_req=2696 n_rd=272 n_rd_L2_A=0 n_write=0 n_wr_bk=9696 bw_util=0.1106
n_activity=26246 dram_eff=0.3798
bk0: 44a 87330i bk1: 42a 87376i bk2: 74a 86824i bk3: 74a 87094i bk4: 16a 87077i bk5: 22a 87532i bk6: 0a 87377i bk7: 0a 87495i bk8: 0a 87251i bk9: 0a 87579i bk10: 0a 87604i bk11: 0a 88052i bk12: 0a 87658i bk13: 0a 87426i bk14: 0a 87870i bk15: 0a 87506i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.675445
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = 0.646040
Bank_Level_Parallism = 2.142675
Bank_Level_Parallism_Col = 1.841047
Bank_Level_Parallism_Ready = 1.414526
write_to_read_ratio_blp_rw_average = 0.973022
GrpLevelPara = 1.510941 

BW Util details:
bwutil = 0.110628 
total_CMD = 90104 
util_bw = 9968 
Wasted_Col = 7818 
Wasted_Row = 3360 
Idle = 68958 

BW Util Bottlenecks: 
RCDc_limit = 165 
RCDWRc_limit = 4695 
WTRc_limit = 117 
RTWc_limit = 454 
CCDLc_limit = 5234 
rwq = 0 
CCDLc_limit_alone = 5182 
WTRc_limit_alone = 105 
RTWc_limit_alone = 414 

Commands details: 
total_CMD = 90104 
n_nop = 79061 
Read = 272 
Write = 0 
L2_Alloc = 0 
L2_WB = 9696 
n_act = 875 
n_pre = 859 
n_ref = 0 
n_req = 2696 
total_req = 9968 

Dual Bus Interface Util: 
issued_total_row = 1734 
issued_total_col = 9968 
Row_Bus_Util =  0.019244 
CoL_Bus_Util = 0.110628 
Either_Row_CoL_Bus_Util = 0.122558 
Issued_on_Two_Bus_Simul_Util = 0.007314 
issued_two_Eff = 0.059676 
queue_avg = 0.243985 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.243985
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=90104 n_nop=79088 n_act=870 n_pre=854 n_ref_event=0 n_req=2698 n_rd=268 n_rd_L2_A=0 n_write=0 n_wr_bk=9720 bw_util=0.1108
n_activity=26230 dram_eff=0.3808
bk0: 50a 87303i bk1: 38a 87115i bk2: 80a 87460i bk3: 66a 87548i bk4: 16a 87148i bk5: 18a 87096i bk6: 0a 87297i bk7: 0a 87520i bk8: 0a 87589i bk9: 0a 87463i bk10: 0a 87781i bk11: 0a 87833i bk12: 0a 87649i bk13: 0a 87715i bk14: 0a 87427i bk15: 0a 88115i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.677539
Row_Buffer_Locality_read = 0.940298
Row_Buffer_Locality_write = 0.648560
Bank_Level_Parallism = 2.100066
Bank_Level_Parallism_Col = 1.798169
Bank_Level_Parallism_Ready = 1.365939
write_to_read_ratio_blp_rw_average = 0.973473
GrpLevelPara = 1.509185 

BW Util details:
bwutil = 0.110850 
total_CMD = 90104 
util_bw = 9988 
Wasted_Col = 7789 
Wasted_Row = 3319 
Idle = 69008 

BW Util Bottlenecks: 
RCDc_limit = 134 
RCDWRc_limit = 4653 
WTRc_limit = 199 
RTWc_limit = 257 
CCDLc_limit = 5297 
rwq = 0 
CCDLc_limit_alone = 5266 
WTRc_limit_alone = 186 
RTWc_limit_alone = 239 

Commands details: 
total_CMD = 90104 
n_nop = 79088 
Read = 268 
Write = 0 
L2_Alloc = 0 
L2_WB = 9720 
n_act = 870 
n_pre = 854 
n_ref = 0 
n_req = 2698 
total_req = 9988 

Dual Bus Interface Util: 
issued_total_row = 1724 
issued_total_col = 9988 
Row_Bus_Util =  0.019133 
CoL_Bus_Util = 0.110850 
Either_Row_CoL_Bus_Util = 0.122259 
Issued_on_Two_Bus_Simul_Util = 0.007724 
issued_two_Eff = 0.063181 
queue_avg = 0.246116 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.246116
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=90104 n_nop=79007 n_act=933 n_pre=917 n_ref_event=0 n_req=2696 n_rd=270 n_rd_L2_A=0 n_write=0 n_wr_bk=9704 bw_util=0.1107
n_activity=26979 dram_eff=0.3697
bk0: 48a 87132i bk1: 48a 87339i bk2: 76a 87247i bk3: 64a 87170i bk4: 16a 87028i bk5: 18a 87136i bk6: 0a 87266i bk7: 0a 87311i bk8: 0a 87069i bk9: 0a 87467i bk10: 0a 87427i bk11: 0a 87651i bk12: 0a 87809i bk13: 0a 87974i bk14: 0a 87834i bk15: 0a 87873i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.653932
Row_Buffer_Locality_read = 0.925926
Row_Buffer_Locality_write = 0.623660
Bank_Level_Parallism = 2.115201
Bank_Level_Parallism_Col = 1.775222
Bank_Level_Parallism_Ready = 1.353419
write_to_read_ratio_blp_rw_average = 0.968306
GrpLevelPara = 1.503206 

BW Util details:
bwutil = 0.110694 
total_CMD = 90104 
util_bw = 9974 
Wasted_Col = 8130 
Wasted_Row = 3467 
Idle = 68533 

BW Util Bottlenecks: 
RCDc_limit = 170 
RCDWRc_limit = 5060 
WTRc_limit = 258 
RTWc_limit = 258 
CCDLc_limit = 5304 
rwq = 0 
CCDLc_limit_alone = 5249 
WTRc_limit_alone = 232 
RTWc_limit_alone = 229 

Commands details: 
total_CMD = 90104 
n_nop = 79007 
Read = 270 
Write = 0 
L2_Alloc = 0 
L2_WB = 9704 
n_act = 933 
n_pre = 917 
n_ref = 0 
n_req = 2696 
total_req = 9974 

Dual Bus Interface Util: 
issued_total_row = 1850 
issued_total_col = 9974 
Row_Bus_Util =  0.020532 
CoL_Bus_Util = 0.110694 
Either_Row_CoL_Bus_Util = 0.123158 
Issued_on_Two_Bus_Simul_Util = 0.008068 
issued_two_Eff = 0.065513 
queue_avg = 0.255105 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.255105
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=90104 n_nop=79032 n_act=876 n_pre=860 n_ref_event=0 n_req=2699 n_rd=272 n_rd_L2_A=0 n_write=0 n_wr_bk=9708 bw_util=0.1108
n_activity=26399 dram_eff=0.378
bk0: 50a 87379i bk1: 44a 87604i bk2: 78a 87236i bk3: 66a 87358i bk4: 16a 87318i bk5: 18a 87277i bk6: 0a 87269i bk7: 0a 87381i bk8: 0a 87357i bk9: 0a 87513i bk10: 0a 87348i bk11: 0a 88073i bk12: 0a 87761i bk13: 0a 87793i bk14: 0a 87520i bk15: 0a 87930i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.675435
Row_Buffer_Locality_read = 0.926471
Row_Buffer_Locality_write = 0.647301
Bank_Level_Parallism = 2.061981
Bank_Level_Parallism_Col = 1.751922
Bank_Level_Parallism_Ready = 1.342585
write_to_read_ratio_blp_rw_average = 0.972417
GrpLevelPara = 1.452612 

BW Util details:
bwutil = 0.110761 
total_CMD = 90104 
util_bw = 9980 
Wasted_Col = 8166 
Wasted_Row = 3312 
Idle = 68646 

BW Util Bottlenecks: 
RCDc_limit = 157 
RCDWRc_limit = 4786 
WTRc_limit = 108 
RTWc_limit = 526 
CCDLc_limit = 5461 
rwq = 0 
CCDLc_limit_alone = 5424 
WTRc_limit_alone = 95 
RTWc_limit_alone = 502 

Commands details: 
total_CMD = 90104 
n_nop = 79032 
Read = 272 
Write = 0 
L2_Alloc = 0 
L2_WB = 9708 
n_act = 876 
n_pre = 860 
n_ref = 0 
n_req = 2699 
total_req = 9980 

Dual Bus Interface Util: 
issued_total_row = 1736 
issued_total_col = 9980 
Row_Bus_Util =  0.019267 
CoL_Bus_Util = 0.110761 
Either_Row_CoL_Bus_Util = 0.122880 
Issued_on_Two_Bus_Simul_Util = 0.007147 
issued_two_Eff = 0.058165 
queue_avg = 0.227815 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.227815
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=90104 n_nop=79059 n_act=891 n_pre=875 n_ref_event=0 n_req=2720 n_rd=290 n_rd_L2_A=0 n_write=0 n_wr_bk=9720 bw_util=0.1111
n_activity=26334 dram_eff=0.3801
bk0: 50a 87260i bk1: 40a 87677i bk2: 82a 87127i bk3: 76a 87350i bk4: 16a 87298i bk5: 26a 87126i bk6: 0a 87291i bk7: 0a 87351i bk8: 0a 87547i bk9: 0a 87563i bk10: 0a 87539i bk11: 0a 87449i bk12: 0a 88064i bk13: 0a 87431i bk14: 0a 87861i bk15: 0a 87802i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.672426
Row_Buffer_Locality_read = 0.927586
Row_Buffer_Locality_write = 0.641975
Bank_Level_Parallism = 2.113215
Bank_Level_Parallism_Col = 1.784400
Bank_Level_Parallism_Ready = 1.355445
write_to_read_ratio_blp_rw_average = 0.968450
GrpLevelPara = 1.495584 

BW Util details:
bwutil = 0.111094 
total_CMD = 90104 
util_bw = 10010 
Wasted_Col = 7852 
Wasted_Row = 3266 
Idle = 68976 

BW Util Bottlenecks: 
RCDc_limit = 158 
RCDWRc_limit = 4562 
WTRc_limit = 171 
RTWc_limit = 244 
CCDLc_limit = 5382 
rwq = 0 
CCDLc_limit_alone = 5336 
WTRc_limit_alone = 132 
RTWc_limit_alone = 237 

Commands details: 
total_CMD = 90104 
n_nop = 79059 
Read = 290 
Write = 0 
L2_Alloc = 0 
L2_WB = 9720 
n_act = 891 
n_pre = 875 
n_ref = 0 
n_req = 2720 
total_req = 10010 

Dual Bus Interface Util: 
issued_total_row = 1766 
issued_total_col = 10010 
Row_Bus_Util =  0.019600 
CoL_Bus_Util = 0.111094 
Either_Row_CoL_Bus_Util = 0.122581 
Issued_on_Two_Bus_Simul_Util = 0.008113 
issued_two_Eff = 0.066184 
queue_avg = 0.226960 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.22696
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=90104 n_nop=78969 n_act=905 n_pre=889 n_ref_event=0 n_req=2727 n_rd=298 n_rd_L2_A=0 n_write=0 n_wr_bk=9716 bw_util=0.1111
n_activity=27128 dram_eff=0.3691
bk0: 52a 87644i bk1: 46a 87504i bk2: 78a 87104i bk3: 80a 87357i bk4: 16a 87154i bk5: 26a 86882i bk6: 0a 87204i bk7: 0a 87255i bk8: 0a 87536i bk9: 0a 87460i bk10: 0a 87294i bk11: 0a 87775i bk12: 0a 87650i bk13: 0a 87879i bk14: 0a 87492i bk15: 0a 87717i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.668133
Row_Buffer_Locality_read = 0.932886
Row_Buffer_Locality_write = 0.635653
Bank_Level_Parallism = 2.089297
Bank_Level_Parallism_Col = 1.813793
Bank_Level_Parallism_Ready = 1.366087
write_to_read_ratio_blp_rw_average = 0.971961
GrpLevelPara = 1.498756 

BW Util details:
bwutil = 0.111138 
total_CMD = 90104 
util_bw = 10014 
Wasted_Col = 8009 
Wasted_Row = 3747 
Idle = 68334 

BW Util Bottlenecks: 
RCDc_limit = 169 
RCDWRc_limit = 4883 
WTRc_limit = 78 
RTWc_limit = 828 
CCDLc_limit = 5212 
rwq = 0 
CCDLc_limit_alone = 5145 
WTRc_limit_alone = 69 
RTWc_limit_alone = 770 

Commands details: 
total_CMD = 90104 
n_nop = 78969 
Read = 298 
Write = 0 
L2_Alloc = 0 
L2_WB = 9716 
n_act = 905 
n_pre = 889 
n_ref = 0 
n_req = 2727 
total_req = 10014 

Dual Bus Interface Util: 
issued_total_row = 1794 
issued_total_col = 10014 
Row_Bus_Util =  0.019910 
CoL_Bus_Util = 0.111138 
Either_Row_CoL_Bus_Util = 0.123579 
Issued_on_Two_Bus_Simul_Util = 0.007469 
issued_two_Eff = 0.060440 
queue_avg = 0.279222 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.279222
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=90104 n_nop=79007 n_act=886 n_pre=870 n_ref_event=0 n_req=2710 n_rd=282 n_rd_L2_A=0 n_write=0 n_wr_bk=9712 bw_util=0.1109
n_activity=26970 dram_eff=0.3706
bk0: 44a 87352i bk1: 42a 87555i bk2: 78a 87408i bk3: 76a 87074i bk4: 16a 87524i bk5: 26a 86927i bk6: 0a 87120i bk7: 0a 87644i bk8: 0a 87661i bk9: 0a 87300i bk10: 0a 87737i bk11: 0a 87773i bk12: 0a 87727i bk13: 0a 87741i bk14: 0a 87722i bk15: 0a 87585i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.673063
Row_Buffer_Locality_read = 0.929078
Row_Buffer_Locality_write = 0.643328
Bank_Level_Parallism = 2.064738
Bank_Level_Parallism_Col = 1.787564
Bank_Level_Parallism_Ready = 1.339604
write_to_read_ratio_blp_rw_average = 0.969170
GrpLevelPara = 1.493356 

BW Util details:
bwutil = 0.110916 
total_CMD = 90104 
util_bw = 9994 
Wasted_Col = 7955 
Wasted_Row = 3615 
Idle = 68540 

BW Util Bottlenecks: 
RCDc_limit = 189 
RCDWRc_limit = 4851 
WTRc_limit = 198 
RTWc_limit = 301 
CCDLc_limit = 5210 
rwq = 0 
CCDLc_limit_alone = 5152 
WTRc_limit_alone = 175 
RTWc_limit_alone = 266 

Commands details: 
total_CMD = 90104 
n_nop = 79007 
Read = 282 
Write = 0 
L2_Alloc = 0 
L2_WB = 9712 
n_act = 886 
n_pre = 870 
n_ref = 0 
n_req = 2710 
total_req = 9994 

Dual Bus Interface Util: 
issued_total_row = 1756 
issued_total_col = 9994 
Row_Bus_Util =  0.019489 
CoL_Bus_Util = 0.110916 
Either_Row_CoL_Bus_Util = 0.123158 
Issued_on_Two_Bus_Simul_Util = 0.007247 
issued_two_Eff = 0.058845 
queue_avg = 0.242664 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.242664
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=90104 n_nop=79035 n_act=873 n_pre=857 n_ref_event=0 n_req=2717 n_rd=288 n_rd_L2_A=0 n_write=0 n_wr_bk=9716 bw_util=0.111
n_activity=26806 dram_eff=0.3732
bk0: 50a 87299i bk1: 44a 87313i bk2: 70a 87312i bk3: 82a 87277i bk4: 16a 87436i bk5: 26a 87047i bk6: 0a 86952i bk7: 0a 87317i bk8: 0a 87434i bk9: 0a 87499i bk10: 0a 87523i bk11: 0a 87500i bk12: 0a 87815i bk13: 0a 88011i bk14: 0a 87902i bk15: 0a 87731i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.678690
Row_Buffer_Locality_read = 0.934028
Row_Buffer_Locality_write = 0.648415
Bank_Level_Parallism = 2.095773
Bank_Level_Parallism_Col = 1.811128
Bank_Level_Parallism_Ready = 1.385846
write_to_read_ratio_blp_rw_average = 0.971159
GrpLevelPara = 1.484510 

BW Util details:
bwutil = 0.111027 
total_CMD = 90104 
util_bw = 10004 
Wasted_Col = 8029 
Wasted_Row = 3445 
Idle = 68626 

BW Util Bottlenecks: 
RCDc_limit = 150 
RCDWRc_limit = 4765 
WTRc_limit = 156 
RTWc_limit = 660 
CCDLc_limit = 5526 
rwq = 0 
CCDLc_limit_alone = 5446 
WTRc_limit_alone = 139 
RTWc_limit_alone = 597 

Commands details: 
total_CMD = 90104 
n_nop = 79035 
Read = 288 
Write = 0 
L2_Alloc = 0 
L2_WB = 9716 
n_act = 873 
n_pre = 857 
n_ref = 0 
n_req = 2717 
total_req = 10004 

Dual Bus Interface Util: 
issued_total_row = 1730 
issued_total_col = 10004 
Row_Bus_Util =  0.019200 
CoL_Bus_Util = 0.111027 
Either_Row_CoL_Bus_Util = 0.122847 
Issued_on_Two_Bus_Simul_Util = 0.007380 
issued_two_Eff = 0.060078 
queue_avg = 0.269133 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.269133
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=90104 n_nop=78966 n_act=919 n_pre=903 n_ref_event=0 n_req=2710 n_rd=280 n_rd_L2_A=0 n_write=0 n_wr_bk=9720 bw_util=0.111
n_activity=26560 dram_eff=0.3765
bk0: 46a 87275i bk1: 40a 87359i bk2: 76a 87196i bk3: 76a 87045i bk4: 16a 86643i bk5: 26a 86906i bk6: 0a 87296i bk7: 0a 86923i bk8: 0a 87487i bk9: 0a 87122i bk10: 0a 87740i bk11: 0a 87880i bk12: 0a 87683i bk13: 0a 87533i bk14: 0a 87864i bk15: 0a 87841i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.660886
Row_Buffer_Locality_read = 0.932143
Row_Buffer_Locality_write = 0.629630
Bank_Level_Parallism = 2.188237
Bank_Level_Parallism_Col = 1.862274
Bank_Level_Parallism_Ready = 1.426800
write_to_read_ratio_blp_rw_average = 0.970491
GrpLevelPara = 1.521217 

BW Util details:
bwutil = 0.110983 
total_CMD = 90104 
util_bw = 10000 
Wasted_Col = 7982 
Wasted_Row = 3305 
Idle = 68817 

BW Util Bottlenecks: 
RCDc_limit = 174 
RCDWRc_limit = 4951 
WTRc_limit = 141 
RTWc_limit = 544 
CCDLc_limit = 5266 
rwq = 0 
CCDLc_limit_alone = 5247 
WTRc_limit_alone = 136 
RTWc_limit_alone = 530 

Commands details: 
total_CMD = 90104 
n_nop = 78966 
Read = 280 
Write = 0 
L2_Alloc = 0 
L2_WB = 9720 
n_act = 919 
n_pre = 903 
n_ref = 0 
n_req = 2710 
total_req = 10000 

Dual Bus Interface Util: 
issued_total_row = 1822 
issued_total_col = 10000 
Row_Bus_Util =  0.020221 
CoL_Bus_Util = 0.110983 
Either_Row_CoL_Bus_Util = 0.123613 
Issued_on_Two_Bus_Simul_Util = 0.007591 
issued_two_Eff = 0.061411 
queue_avg = 0.275959 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.275959
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=90104 n_nop=79019 n_act=899 n_pre=883 n_ref_event=0 n_req=2719 n_rd=290 n_rd_L2_A=0 n_write=0 n_wr_bk=9716 bw_util=0.111
n_activity=26810 dram_eff=0.3732
bk0: 42a 87133i bk1: 42a 87808i bk2: 76a 87343i bk3: 88a 87158i bk4: 16a 87243i bk5: 26a 86779i bk6: 0a 87320i bk7: 0a 87154i bk8: 0a 87760i bk9: 0a 87301i bk10: 0a 87687i bk11: 0a 87319i bk12: 0a 88051i bk13: 0a 88036i bk14: 0a 87637i bk15: 0a 87844i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.669364
Row_Buffer_Locality_read = 0.931035
Row_Buffer_Locality_write = 0.638123
Bank_Level_Parallism = 2.082152
Bank_Level_Parallism_Col = 1.771484
Bank_Level_Parallism_Ready = 1.334699
write_to_read_ratio_blp_rw_average = 0.968073
GrpLevelPara = 1.493740 

BW Util details:
bwutil = 0.111049 
total_CMD = 90104 
util_bw = 10006 
Wasted_Col = 7960 
Wasted_Row = 3555 
Idle = 68583 

BW Util Bottlenecks: 
RCDc_limit = 177 
RCDWRc_limit = 4862 
WTRc_limit = 219 
RTWc_limit = 428 
CCDLc_limit = 5416 
rwq = 0 
CCDLc_limit_alone = 5328 
WTRc_limit_alone = 185 
RTWc_limit_alone = 374 

Commands details: 
total_CMD = 90104 
n_nop = 79019 
Read = 290 
Write = 0 
L2_Alloc = 0 
L2_WB = 9716 
n_act = 899 
n_pre = 883 
n_ref = 0 
n_req = 2719 
total_req = 10006 

Dual Bus Interface Util: 
issued_total_row = 1782 
issued_total_col = 10006 
Row_Bus_Util =  0.019777 
CoL_Bus_Util = 0.111049 
Either_Row_CoL_Bus_Util = 0.123025 
Issued_on_Two_Bus_Simul_Util = 0.007802 
issued_two_Eff = 0.063419 
queue_avg = 0.263784 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.263784
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=90104 n_nop=79068 n_act=846 n_pre=830 n_ref_event=0 n_req=2732 n_rd=302 n_rd_L2_A=0 n_write=0 n_wr_bk=9720 bw_util=0.1112
n_activity=26133 dram_eff=0.3835
bk0: 54a 87380i bk1: 42a 87637i bk2: 80a 87161i bk3: 84a 87483i bk4: 16a 87250i bk5: 26a 87070i bk6: 0a 86878i bk7: 0a 87298i bk8: 0a 87596i bk9: 0a 87579i bk10: 0a 87990i bk11: 0a 87797i bk12: 0a 87755i bk13: 0a 87667i bk14: 0a 87783i bk15: 0a 87670i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.690337
Row_Buffer_Locality_read = 0.927152
Row_Buffer_Locality_write = 0.660905
Bank_Level_Parallism = 2.127246
Bank_Level_Parallism_Col = 1.817012
Bank_Level_Parallism_Ready = 1.366993
write_to_read_ratio_blp_rw_average = 0.970471
GrpLevelPara = 1.503245 

BW Util details:
bwutil = 0.111227 
total_CMD = 90104 
util_bw = 10022 
Wasted_Col = 7672 
Wasted_Row = 3179 
Idle = 69231 

BW Util Bottlenecks: 
RCDc_limit = 173 
RCDWRc_limit = 4476 
WTRc_limit = 192 
RTWc_limit = 408 
CCDLc_limit = 5338 
rwq = 0 
CCDLc_limit_alone = 5294 
WTRc_limit_alone = 181 
RTWc_limit_alone = 375 

Commands details: 
total_CMD = 90104 
n_nop = 79068 
Read = 302 
Write = 0 
L2_Alloc = 0 
L2_WB = 9720 
n_act = 846 
n_pre = 830 
n_ref = 0 
n_req = 2732 
total_req = 10022 

Dual Bus Interface Util: 
issued_total_row = 1676 
issued_total_col = 10022 
Row_Bus_Util =  0.018601 
CoL_Bus_Util = 0.111227 
Either_Row_CoL_Bus_Util = 0.122481 
Issued_on_Two_Bus_Simul_Util = 0.007347 
issued_two_Eff = 0.059986 
queue_avg = 0.258046 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.258046
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=90104 n_nop=79053 n_act=851 n_pre=835 n_ref_event=0 n_req=2726 n_rd=294 n_rd_L2_A=0 n_write=0 n_wr_bk=9728 bw_util=0.1112
n_activity=26483 dram_eff=0.3784
bk0: 48a 87485i bk1: 44a 87391i bk2: 80a 87033i bk3: 80a 87357i bk4: 16a 87369i bk5: 26a 87001i bk6: 0a 87199i bk7: 0a 87147i bk8: 0a 87762i bk9: 0a 87324i bk10: 0a 87727i bk11: 0a 87629i bk12: 0a 87674i bk13: 0a 87549i bk14: 0a 87822i bk15: 0a 87753i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.687821
Row_Buffer_Locality_read = 0.921769
Row_Buffer_Locality_write = 0.659539
Bank_Level_Parallism = 2.124753
Bank_Level_Parallism_Col = 1.843207
Bank_Level_Parallism_Ready = 1.412193
write_to_read_ratio_blp_rw_average = 0.967627
GrpLevelPara = 1.497235 

BW Util details:
bwutil = 0.111227 
total_CMD = 90104 
util_bw = 10022 
Wasted_Col = 7840 
Wasted_Row = 3396 
Idle = 68846 

BW Util Bottlenecks: 
RCDc_limit = 209 
RCDWRc_limit = 4529 
WTRc_limit = 88 
RTWc_limit = 706 
CCDLc_limit = 5303 
rwq = 0 
CCDLc_limit_alone = 5254 
WTRc_limit_alone = 81 
RTWc_limit_alone = 664 

Commands details: 
total_CMD = 90104 
n_nop = 79053 
Read = 294 
Write = 0 
L2_Alloc = 0 
L2_WB = 9728 
n_act = 851 
n_pre = 835 
n_ref = 0 
n_req = 2726 
total_req = 10022 

Dual Bus Interface Util: 
issued_total_row = 1686 
issued_total_col = 10022 
Row_Bus_Util =  0.018712 
CoL_Bus_Util = 0.111227 
Either_Row_CoL_Bus_Util = 0.122647 
Issued_on_Two_Bus_Simul_Util = 0.007292 
issued_two_Eff = 0.059452 
queue_avg = 0.249401 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.249401
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=90104 n_nop=79007 n_act=875 n_pre=859 n_ref_event=0 n_req=2722 n_rd=290 n_rd_L2_A=0 n_write=0 n_wr_bk=9728 bw_util=0.1112
n_activity=26360 dram_eff=0.38
bk0: 36a 87596i bk1: 54a 87362i bk2: 80a 86995i bk3: 76a 87441i bk4: 26a 87172i bk5: 18a 87049i bk6: 0a 87532i bk7: 0a 87429i bk8: 0a 87536i bk9: 0a 87264i bk10: 0a 87367i bk11: 0a 87245i bk12: 0a 87397i bk13: 0a 87515i bk14: 0a 87610i bk15: 0a 87629i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.678545
Row_Buffer_Locality_read = 0.931035
Row_Buffer_Locality_write = 0.648438
Bank_Level_Parallism = 2.170202
Bank_Level_Parallism_Col = 1.863631
Bank_Level_Parallism_Ready = 1.491615
write_to_read_ratio_blp_rw_average = 0.966575
GrpLevelPara = 1.494746 

BW Util details:
bwutil = 0.111183 
total_CMD = 90104 
util_bw = 10018 
Wasted_Col = 8008 
Wasted_Row = 3284 
Idle = 68794 

BW Util Bottlenecks: 
RCDc_limit = 150 
RCDWRc_limit = 4826 
WTRc_limit = 135 
RTWc_limit = 258 
CCDLc_limit = 5557 
rwq = 0 
CCDLc_limit_alone = 5522 
WTRc_limit_alone = 116 
RTWc_limit_alone = 242 

Commands details: 
total_CMD = 90104 
n_nop = 79007 
Read = 290 
Write = 0 
L2_Alloc = 0 
L2_WB = 9728 
n_act = 875 
n_pre = 859 
n_ref = 0 
n_req = 2722 
total_req = 10018 

Dual Bus Interface Util: 
issued_total_row = 1734 
issued_total_col = 10018 
Row_Bus_Util =  0.019244 
CoL_Bus_Util = 0.111183 
Either_Row_CoL_Bus_Util = 0.123158 
Issued_on_Two_Bus_Simul_Util = 0.007269 
issued_two_Eff = 0.059025 
queue_avg = 0.298500 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.2985
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=90104 n_nop=79075 n_act=868 n_pre=852 n_ref_event=0 n_req=2727 n_rd=296 n_rd_L2_A=0 n_write=0 n_wr_bk=9724 bw_util=0.1112
n_activity=26245 dram_eff=0.3818
bk0: 42a 87478i bk1: 54a 87353i bk2: 86a 87125i bk3: 70a 87336i bk4: 26a 87408i bk5: 18a 86935i bk6: 0a 87303i bk7: 0a 87327i bk8: 0a 87669i bk9: 0a 87221i bk10: 0a 87558i bk11: 0a 87440i bk12: 0a 87417i bk13: 0a 87792i bk14: 0a 87594i bk15: 0a 87776i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.681701
Row_Buffer_Locality_read = 0.939189
Row_Buffer_Locality_write = 0.650350
Bank_Level_Parallism = 2.189565
Bank_Level_Parallism_Col = 1.873834
Bank_Level_Parallism_Ready = 1.425848
write_to_read_ratio_blp_rw_average = 0.968908
GrpLevelPara = 1.522331 

BW Util details:
bwutil = 0.111205 
total_CMD = 90104 
util_bw = 10020 
Wasted_Col = 7544 
Wasted_Row = 3289 
Idle = 69251 

BW Util Bottlenecks: 
RCDc_limit = 150 
RCDWRc_limit = 4425 
WTRc_limit = 180 
RTWc_limit = 300 
CCDLc_limit = 5348 
rwq = 0 
CCDLc_limit_alone = 5288 
WTRc_limit_alone = 150 
RTWc_limit_alone = 270 

Commands details: 
total_CMD = 90104 
n_nop = 79075 
Read = 296 
Write = 0 
L2_Alloc = 0 
L2_WB = 9724 
n_act = 868 
n_pre = 852 
n_ref = 0 
n_req = 2727 
total_req = 10020 

Dual Bus Interface Util: 
issued_total_row = 1720 
issued_total_col = 10020 
Row_Bus_Util =  0.019089 
CoL_Bus_Util = 0.111205 
Either_Row_CoL_Bus_Util = 0.122403 
Issued_on_Two_Bus_Simul_Util = 0.007891 
issued_two_Eff = 0.064466 
queue_avg = 0.276669 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.276669
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=90104 n_nop=79055 n_act=864 n_pre=848 n_ref_event=0 n_req=2712 n_rd=282 n_rd_L2_A=0 n_write=0 n_wr_bk=9720 bw_util=0.111
n_activity=26077 dram_eff=0.3836
bk0: 42a 87355i bk1: 46a 87566i bk2: 74a 87253i bk3: 76a 87062i bk4: 26a 87441i bk5: 18a 86926i bk6: 0a 87102i bk7: 0a 87553i bk8: 0a 87686i bk9: 0a 87134i bk10: 0a 87323i bk11: 0a 87588i bk12: 0a 87826i bk13: 0a 87268i bk14: 0a 87855i bk15: 0a 87837i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.681416
Row_Buffer_Locality_read = 0.925532
Row_Buffer_Locality_write = 0.653086
Bank_Level_Parallism = 2.174064
Bank_Level_Parallism_Col = 1.892058
Bank_Level_Parallism_Ready = 1.473305
write_to_read_ratio_blp_rw_average = 0.969075
GrpLevelPara = 1.533153 

BW Util details:
bwutil = 0.111005 
total_CMD = 90104 
util_bw = 10002 
Wasted_Col = 7705 
Wasted_Row = 3268 
Idle = 69129 

BW Util Bottlenecks: 
RCDc_limit = 200 
RCDWRc_limit = 4666 
WTRc_limit = 207 
RTWc_limit = 323 
CCDLc_limit = 5065 
rwq = 0 
CCDLc_limit_alone = 5016 
WTRc_limit_alone = 178 
RTWc_limit_alone = 303 

Commands details: 
total_CMD = 90104 
n_nop = 79055 
Read = 282 
Write = 0 
L2_Alloc = 0 
L2_WB = 9720 
n_act = 864 
n_pre = 848 
n_ref = 0 
n_req = 2712 
total_req = 10002 

Dual Bus Interface Util: 
issued_total_row = 1712 
issued_total_col = 10002 
Row_Bus_Util =  0.019000 
CoL_Bus_Util = 0.111005 
Either_Row_CoL_Bus_Util = 0.122625 
Issued_on_Two_Bus_Simul_Util = 0.007380 
issued_two_Eff = 0.060186 
queue_avg = 0.291508 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.291508
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=90104 n_nop=79016 n_act=890 n_pre=874 n_ref_event=0 n_req=2716 n_rd=284 n_rd_L2_A=0 n_write=0 n_wr_bk=9728 bw_util=0.1111
n_activity=26357 dram_eff=0.3799
bk0: 44a 87212i bk1: 52a 86897i bk2: 74a 86926i bk3: 70a 87137i bk4: 26a 87065i bk5: 18a 87257i bk6: 0a 87158i bk7: 0a 87263i bk8: 0a 87407i bk9: 0a 86980i bk10: 0a 87516i bk11: 0a 87472i bk12: 0a 87566i bk13: 0a 87432i bk14: 0a 87632i bk15: 0a 87778i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.672312
Row_Buffer_Locality_read = 0.926056
Row_Buffer_Locality_write = 0.642681
Bank_Level_Parallism = 2.266793
Bank_Level_Parallism_Col = 1.956288
Bank_Level_Parallism_Ready = 1.525270
write_to_read_ratio_blp_rw_average = 0.963301
GrpLevelPara = 1.531926 

BW Util details:
bwutil = 0.111116 
total_CMD = 90104 
util_bw = 10012 
Wasted_Col = 7785 
Wasted_Row = 3238 
Idle = 69069 

BW Util Bottlenecks: 
RCDc_limit = 166 
RCDWRc_limit = 4727 
WTRc_limit = 261 
RTWc_limit = 720 
CCDLc_limit = 5336 
rwq = 0 
CCDLc_limit_alone = 5225 
WTRc_limit_alone = 220 
RTWc_limit_alone = 650 

Commands details: 
total_CMD = 90104 
n_nop = 79016 
Read = 284 
Write = 0 
L2_Alloc = 0 
L2_WB = 9728 
n_act = 890 
n_pre = 874 
n_ref = 0 
n_req = 2716 
total_req = 10012 

Dual Bus Interface Util: 
issued_total_row = 1764 
issued_total_col = 10012 
Row_Bus_Util =  0.019577 
CoL_Bus_Util = 0.111116 
Either_Row_CoL_Bus_Util = 0.123058 
Issued_on_Two_Bus_Simul_Util = 0.007636 
issued_two_Eff = 0.062049 
queue_avg = 0.323471 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.323471
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=90104 n_nop=79118 n_act=833 n_pre=817 n_ref_event=0 n_req=2720 n_rd=291 n_rd_L2_A=0 n_write=0 n_wr_bk=9716 bw_util=0.1111
n_activity=25967 dram_eff=0.3854
bk0: 40a 87147i bk1: 52a 87611i bk2: 78a 87152i bk3: 78a 87280i bk4: 26a 87303i bk5: 17a 87502i bk6: 0a 87260i bk7: 0a 87692i bk8: 0a 87305i bk9: 0a 87599i bk10: 0a 87326i bk11: 0a 87571i bk12: 0a 87455i bk13: 0a 87943i bk14: 0a 87748i bk15: 0a 87779i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.693750
Row_Buffer_Locality_read = 0.934708
Row_Buffer_Locality_write = 0.664883
Bank_Level_Parallism = 2.143898
Bank_Level_Parallism_Col = 1.849220
Bank_Level_Parallism_Ready = 1.458179
write_to_read_ratio_blp_rw_average = 0.968117
GrpLevelPara = 1.499140 

BW Util details:
bwutil = 0.111061 
total_CMD = 90104 
util_bw = 10007 
Wasted_Col = 7717 
Wasted_Row = 3131 
Idle = 69249 

BW Util Bottlenecks: 
RCDc_limit = 162 
RCDWRc_limit = 4411 
WTRc_limit = 187 
RTWc_limit = 313 
CCDLc_limit = 5357 
rwq = 0 
CCDLc_limit_alone = 5306 
WTRc_limit_alone = 153 
RTWc_limit_alone = 296 

Commands details: 
total_CMD = 90104 
n_nop = 79118 
Read = 291 
Write = 0 
L2_Alloc = 0 
L2_WB = 9716 
n_act = 833 
n_pre = 817 
n_ref = 0 
n_req = 2720 
total_req = 10007 

Dual Bus Interface Util: 
issued_total_row = 1650 
issued_total_col = 10007 
Row_Bus_Util =  0.018312 
CoL_Bus_Util = 0.111061 
Either_Row_CoL_Bus_Util = 0.121926 
Issued_on_Two_Bus_Simul_Util = 0.007447 
issued_two_Eff = 0.061078 
queue_avg = 0.265360 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=41 avg=0.26536
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=90104 n_nop=79048 n_act=864 n_pre=848 n_ref_event=0 n_req=2710 n_rd=282 n_rd_L2_A=0 n_write=0 n_wr_bk=9712 bw_util=0.1109
n_activity=26836 dram_eff=0.3724
bk0: 36a 86905i bk1: 50a 87582i bk2: 76a 86909i bk3: 76a 86912i bk4: 26a 87148i bk5: 18a 87057i bk6: 0a 87165i bk7: 0a 87270i bk8: 0a 87183i bk9: 0a 87437i bk10: 0a 87643i bk11: 0a 87623i bk12: 0a 87800i bk13: 0a 87519i bk14: 0a 87641i bk15: 0a 87611i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.681181
Row_Buffer_Locality_read = 0.932624
Row_Buffer_Locality_write = 0.651977
Bank_Level_Parallism = 2.186333
Bank_Level_Parallism_Col = 1.924502
Bank_Level_Parallism_Ready = 1.498199
write_to_read_ratio_blp_rw_average = 0.970629
GrpLevelPara = 1.513429 

BW Util details:
bwutil = 0.110916 
total_CMD = 90104 
util_bw = 9994 
Wasted_Col = 7862 
Wasted_Row = 3627 
Idle = 68621 

BW Util Bottlenecks: 
RCDc_limit = 167 
RCDWRc_limit = 4632 
WTRc_limit = 109 
RTWc_limit = 904 
CCDLc_limit = 5562 
rwq = 0 
CCDLc_limit_alone = 5450 
WTRc_limit_alone = 82 
RTWc_limit_alone = 819 

Commands details: 
total_CMD = 90104 
n_nop = 79048 
Read = 282 
Write = 0 
L2_Alloc = 0 
L2_WB = 9712 
n_act = 864 
n_pre = 848 
n_ref = 0 
n_req = 2710 
total_req = 9994 

Dual Bus Interface Util: 
issued_total_row = 1712 
issued_total_col = 9994 
Row_Bus_Util =  0.019000 
CoL_Bus_Util = 0.110916 
Either_Row_CoL_Bus_Util = 0.122703 
Issued_on_Two_Bus_Simul_Util = 0.007214 
issued_two_Eff = 0.058792 
queue_avg = 0.308432 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.308432
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=90104 n_nop=79036 n_act=865 n_pre=849 n_ref_event=0 n_req=2716 n_rd=288 n_rd_L2_A=0 n_write=0 n_wr_bk=9712 bw_util=0.111
n_activity=26553 dram_eff=0.3766
bk0: 44a 87218i bk1: 50a 87279i bk2: 80a 87340i bk3: 72a 87310i bk4: 26a 86932i bk5: 16a 87153i bk6: 0a 87616i bk7: 0a 87480i bk8: 0a 87346i bk9: 0a 87518i bk10: 0a 87690i bk11: 0a 87847i bk12: 0a 87707i bk13: 0a 87884i bk14: 0a 87591i bk15: 0a 87849i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.681517
Row_Buffer_Locality_read = 0.930556
Row_Buffer_Locality_write = 0.651977
Bank_Level_Parallism = 2.082711
Bank_Level_Parallism_Col = 1.797685
Bank_Level_Parallism_Ready = 1.421800
write_to_read_ratio_blp_rw_average = 0.967420
GrpLevelPara = 1.482916 

BW Util details:
bwutil = 0.110983 
total_CMD = 90104 
util_bw = 10000 
Wasted_Col = 8126 
Wasted_Row = 3298 
Idle = 68680 

BW Util Bottlenecks: 
RCDc_limit = 183 
RCDWRc_limit = 4791 
WTRc_limit = 241 
RTWc_limit = 259 
CCDLc_limit = 5415 
rwq = 0 
CCDLc_limit_alone = 5357 
WTRc_limit_alone = 200 
RTWc_limit_alone = 242 

Commands details: 
total_CMD = 90104 
n_nop = 79036 
Read = 288 
Write = 0 
L2_Alloc = 0 
L2_WB = 9712 
n_act = 865 
n_pre = 849 
n_ref = 0 
n_req = 2716 
total_req = 10000 

Dual Bus Interface Util: 
issued_total_row = 1714 
issued_total_col = 10000 
Row_Bus_Util =  0.019022 
CoL_Bus_Util = 0.110983 
Either_Row_CoL_Bus_Util = 0.122836 
Issued_on_Two_Bus_Simul_Util = 0.007169 
issued_two_Eff = 0.058366 
queue_avg = 0.284161 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.284161
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=90104 n_nop=79049 n_act=880 n_pre=864 n_ref_event=0 n_req=2701 n_rd=276 n_rd_L2_A=0 n_write=0 n_wr_bk=9700 bw_util=0.1107
n_activity=26543 dram_eff=0.3758
bk0: 40a 87389i bk1: 50a 87485i bk2: 76a 87291i bk3: 68a 87216i bk4: 26a 87269i bk5: 16a 87255i bk6: 0a 87035i bk7: 0a 87551i bk8: 0a 86977i bk9: 0a 87259i bk10: 0a 87139i bk11: 0a 87465i bk12: 0a 87513i bk13: 0a 87274i bk14: 0a 87835i bk15: 0a 87888i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.674195
Row_Buffer_Locality_read = 0.938406
Row_Buffer_Locality_write = 0.644124
Bank_Level_Parallism = 2.193494
Bank_Level_Parallism_Col = 1.903133
Bank_Level_Parallism_Ready = 1.471431
write_to_read_ratio_blp_rw_average = 0.972744
GrpLevelPara = 1.524116 

BW Util details:
bwutil = 0.110717 
total_CMD = 90104 
util_bw = 9976 
Wasted_Col = 7733 
Wasted_Row = 3501 
Idle = 68894 

BW Util Bottlenecks: 
RCDc_limit = 161 
RCDWRc_limit = 4599 
WTRc_limit = 99 
RTWc_limit = 758 
CCDLc_limit = 5230 
rwq = 0 
CCDLc_limit_alone = 5133 
WTRc_limit_alone = 81 
RTWc_limit_alone = 679 

Commands details: 
total_CMD = 90104 
n_nop = 79049 
Read = 276 
Write = 0 
L2_Alloc = 0 
L2_WB = 9700 
n_act = 880 
n_pre = 864 
n_ref = 0 
n_req = 2701 
total_req = 9976 

Dual Bus Interface Util: 
issued_total_row = 1744 
issued_total_col = 9976 
Row_Bus_Util =  0.019355 
CoL_Bus_Util = 0.110717 
Either_Row_CoL_Bus_Util = 0.122692 
Issued_on_Two_Bus_Simul_Util = 0.007380 
issued_two_Eff = 0.060154 
queue_avg = 0.261165 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=53 avg=0.261165
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=90104 n_nop=79026 n_act=886 n_pre=870 n_ref_event=0 n_req=2712 n_rd=279 n_rd_L2_A=0 n_write=0 n_wr_bk=9732 bw_util=0.1111
n_activity=26475 dram_eff=0.3781
bk0: 45a 86961i bk1: 48a 87424i bk2: 70a 87419i bk3: 74a 87015i bk4: 24a 87189i bk5: 18a 87262i bk6: 0a 87658i bk7: 0a 86961i bk8: 0a 87518i bk9: 0a 87356i bk10: 0a 87857i bk11: 0a 87216i bk12: 0a 87755i bk13: 0a 87688i bk14: 0a 87738i bk15: 0a 87992i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.673304
Row_Buffer_Locality_read = 0.931900
Row_Buffer_Locality_write = 0.643650
Bank_Level_Parallism = 2.128108
Bank_Level_Parallism_Col = 1.816475
Bank_Level_Parallism_Ready = 1.386375
write_to_read_ratio_blp_rw_average = 0.969378
GrpLevelPara = 1.502298 

BW Util details:
bwutil = 0.111105 
total_CMD = 90104 
util_bw = 10011 
Wasted_Col = 7922 
Wasted_Row = 3385 
Idle = 68786 

BW Util Bottlenecks: 
RCDc_limit = 169 
RCDWRc_limit = 4725 
WTRc_limit = 207 
RTWc_limit = 242 
CCDLc_limit = 5329 
rwq = 0 
CCDLc_limit_alone = 5299 
WTRc_limit_alone = 192 
RTWc_limit_alone = 227 

Commands details: 
total_CMD = 90104 
n_nop = 79026 
Read = 279 
Write = 0 
L2_Alloc = 0 
L2_WB = 9732 
n_act = 886 
n_pre = 870 
n_ref = 0 
n_req = 2712 
total_req = 10011 

Dual Bus Interface Util: 
issued_total_row = 1756 
issued_total_col = 10011 
Row_Bus_Util =  0.019489 
CoL_Bus_Util = 0.111105 
Either_Row_CoL_Bus_Util = 0.122947 
Issued_on_Two_Bus_Simul_Util = 0.007647 
issued_two_Eff = 0.062195 
queue_avg = 0.239723 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.239723
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=90104 n_nop=79045 n_act=841 n_pre=825 n_ref_event=0 n_req=2717 n_rd=284 n_rd_L2_A=0 n_write=0 n_wr_bk=9732 bw_util=0.1112
n_activity=26772 dram_eff=0.3741
bk0: 40a 87225i bk1: 50a 87274i bk2: 76a 87203i bk3: 76a 87284i bk4: 24a 87279i bk5: 18a 87515i bk6: 0a 87845i bk7: 0a 87080i bk8: 0a 87656i bk9: 0a 87429i bk10: 0a 87887i bk11: 0a 87433i bk12: 0a 88149i bk13: 0a 87514i bk14: 0a 87922i bk15: 0a 88004i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.690467
Row_Buffer_Locality_read = 0.940141
Row_Buffer_Locality_write = 0.661323
Bank_Level_Parallism = 2.053015
Bank_Level_Parallism_Col = 1.767071
Bank_Level_Parallism_Ready = 1.363119
write_to_read_ratio_blp_rw_average = 0.974544
GrpLevelPara = 1.480490 

BW Util details:
bwutil = 0.111160 
total_CMD = 90104 
util_bw = 10016 
Wasted_Col = 7933 
Wasted_Row = 3328 
Idle = 68827 

BW Util Bottlenecks: 
RCDc_limit = 143 
RCDWRc_limit = 4664 
WTRc_limit = 129 
RTWc_limit = 254 
CCDLc_limit = 5372 
rwq = 0 
CCDLc_limit_alone = 5338 
WTRc_limit_alone = 109 
RTWc_limit_alone = 240 

Commands details: 
total_CMD = 90104 
n_nop = 79045 
Read = 284 
Write = 0 
L2_Alloc = 0 
L2_WB = 9732 
n_act = 841 
n_pre = 825 
n_ref = 0 
n_req = 2717 
total_req = 10016 

Dual Bus Interface Util: 
issued_total_row = 1666 
issued_total_col = 10016 
Row_Bus_Util =  0.018490 
CoL_Bus_Util = 0.111160 
Either_Row_CoL_Bus_Util = 0.122736 
Issued_on_Two_Bus_Simul_Util = 0.006914 
issued_two_Eff = 0.056334 
queue_avg = 0.233841 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.233841
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=90104 n_nop=79083 n_act=862 n_pre=846 n_ref_event=0 n_req=2713 n_rd=282 n_rd_L2_A=0 n_write=0 n_wr_bk=9724 bw_util=0.111
n_activity=26292 dram_eff=0.3806
bk0: 40a 87265i bk1: 50a 87716i bk2: 80a 87347i bk3: 74a 86911i bk4: 20a 87047i bk5: 18a 87058i bk6: 0a 87514i bk7: 0a 87220i bk8: 0a 87618i bk9: 0a 88032i bk10: 0a 87733i bk11: 0a 87691i bk12: 0a 87931i bk13: 0a 87771i bk14: 0a 88127i bk15: 0a 87710i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.682271
Row_Buffer_Locality_read = 0.914894
Row_Buffer_Locality_write = 0.655286
Bank_Level_Parallism = 2.076627
Bank_Level_Parallism_Col = 1.754230
Bank_Level_Parallism_Ready = 1.355287
write_to_read_ratio_blp_rw_average = 0.970379
GrpLevelPara = 1.483825 

BW Util details:
bwutil = 0.111049 
total_CMD = 90104 
util_bw = 10006 
Wasted_Col = 7792 
Wasted_Row = 3239 
Idle = 69067 

BW Util Bottlenecks: 
RCDc_limit = 218 
RCDWRc_limit = 4511 
WTRc_limit = 138 
RTWc_limit = 184 
CCDLc_limit = 5325 
rwq = 0 
CCDLc_limit_alone = 5318 
WTRc_limit_alone = 131 
RTWc_limit_alone = 184 

Commands details: 
total_CMD = 90104 
n_nop = 79083 
Read = 282 
Write = 0 
L2_Alloc = 0 
L2_WB = 9724 
n_act = 862 
n_pre = 846 
n_ref = 0 
n_req = 2713 
total_req = 10006 

Dual Bus Interface Util: 
issued_total_row = 1708 
issued_total_col = 10006 
Row_Bus_Util =  0.018956 
CoL_Bus_Util = 0.111049 
Either_Row_CoL_Bus_Util = 0.122314 
Issued_on_Two_Bus_Simul_Util = 0.007691 
issued_two_Eff = 0.062880 
queue_avg = 0.232598 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=56 avg=0.232598
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=90104 n_nop=79063 n_act=872 n_pre=856 n_ref_event=0 n_req=2701 n_rd=270 n_rd_L2_A=0 n_write=0 n_wr_bk=9724 bw_util=0.1109
n_activity=26682 dram_eff=0.3746
bk0: 34a 87061i bk1: 48a 87291i bk2: 78a 87337i bk3: 74a 87022i bk4: 18a 87123i bk5: 18a 87079i bk6: 0a 87484i bk7: 0a 87121i bk8: 0a 87702i bk9: 0a 87853i bk10: 0a 87637i bk11: 0a 87862i bk12: 0a 87831i bk13: 0a 87945i bk14: 0a 87976i bk15: 0a 87881i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.677157
Row_Buffer_Locality_read = 0.922222
Row_Buffer_Locality_write = 0.649938
Bank_Level_Parallism = 2.078705
Bank_Level_Parallism_Col = 1.773753
Bank_Level_Parallism_Ready = 1.360016
write_to_read_ratio_blp_rw_average = 0.970019
GrpLevelPara = 1.473413 

BW Util details:
bwutil = 0.110916 
total_CMD = 90104 
util_bw = 9994 
Wasted_Col = 7968 
Wasted_Row = 3282 
Idle = 68860 

BW Util Bottlenecks: 
RCDc_limit = 188 
RCDWRc_limit = 4652 
WTRc_limit = 103 
RTWc_limit = 227 
CCDLc_limit = 5344 
rwq = 0 
CCDLc_limit_alone = 5308 
WTRc_limit_alone = 87 
RTWc_limit_alone = 207 

Commands details: 
total_CMD = 90104 
n_nop = 79063 
Read = 270 
Write = 0 
L2_Alloc = 0 
L2_WB = 9724 
n_act = 872 
n_pre = 856 
n_ref = 0 
n_req = 2701 
total_req = 9994 

Dual Bus Interface Util: 
issued_total_row = 1728 
issued_total_col = 9994 
Row_Bus_Util =  0.019178 
CoL_Bus_Util = 0.110916 
Either_Row_CoL_Bus_Util = 0.122536 
Issued_on_Two_Bus_Simul_Util = 0.007558 
issued_two_Eff = 0.061679 
queue_avg = 0.215573 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.215573
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=90104 n_nop=78979 n_act=934 n_pre=918 n_ref_event=0 n_req=2707 n_rd=280 n_rd_L2_A=0 n_write=0 n_wr_bk=9708 bw_util=0.1108
n_activity=26640 dram_eff=0.3749
bk0: 44a 87449i bk1: 48a 87691i bk2: 76a 87350i bk3: 76a 87360i bk4: 18a 87240i bk5: 18a 86960i bk6: 0a 87406i bk7: 0a 87204i bk8: 0a 87428i bk9: 0a 87263i bk10: 0a 87693i bk11: 0a 87634i bk12: 0a 87622i bk13: 0a 87797i bk14: 0a 87576i bk15: 0a 87691i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.654969
Row_Buffer_Locality_read = 0.921429
Row_Buffer_Locality_write = 0.624227
Bank_Level_Parallism = 2.091889
Bank_Level_Parallism_Col = 1.749663
Bank_Level_Parallism_Ready = 1.349119
write_to_read_ratio_blp_rw_average = 0.969528
GrpLevelPara = 1.481336 

BW Util details:
bwutil = 0.110850 
total_CMD = 90104 
util_bw = 9988 
Wasted_Col = 8134 
Wasted_Row = 3393 
Idle = 68589 

BW Util Bottlenecks: 
RCDc_limit = 184 
RCDWRc_limit = 5019 
WTRc_limit = 166 
RTWc_limit = 246 
CCDLc_limit = 5356 
rwq = 0 
CCDLc_limit_alone = 5326 
WTRc_limit_alone = 146 
RTWc_limit_alone = 236 

Commands details: 
total_CMD = 90104 
n_nop = 78979 
Read = 280 
Write = 0 
L2_Alloc = 0 
L2_WB = 9708 
n_act = 934 
n_pre = 918 
n_ref = 0 
n_req = 2707 
total_req = 9988 

Dual Bus Interface Util: 
issued_total_row = 1852 
issued_total_col = 9988 
Row_Bus_Util =  0.020554 
CoL_Bus_Util = 0.110850 
Either_Row_CoL_Bus_Util = 0.123468 
Issued_on_Two_Bus_Simul_Util = 0.007935 
issued_two_Eff = 0.064270 
queue_avg = 0.179038 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=37 avg=0.179038
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=90104 n_nop=79057 n_act=836 n_pre=820 n_ref_event=0 n_req=2711 n_rd=280 n_rd_L2_A=0 n_write=0 n_wr_bk=9724 bw_util=0.111
n_activity=26124 dram_eff=0.3829
bk0: 46a 87336i bk1: 50a 87647i bk2: 72a 87587i bk3: 76a 87409i bk4: 18a 87215i bk5: 18a 87454i bk6: 0a 87223i bk7: 0a 87466i bk8: 0a 87549i bk9: 0a 87404i bk10: 0a 87665i bk11: 0a 87514i bk12: 0a 87896i bk13: 0a 87805i bk14: 0a 88028i bk15: 0a 87971i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.691627
Row_Buffer_Locality_read = 0.928571
Row_Buffer_Locality_write = 0.664336
Bank_Level_Parallism = 2.052737
Bank_Level_Parallism_Col = 1.777458
Bank_Level_Parallism_Ready = 1.372151
write_to_read_ratio_blp_rw_average = 0.969436
GrpLevelPara = 1.499885 

BW Util details:
bwutil = 0.111027 
total_CMD = 90104 
util_bw = 10004 
Wasted_Col = 7674 
Wasted_Row = 3370 
Idle = 69056 

BW Util Bottlenecks: 
RCDc_limit = 173 
RCDWRc_limit = 4450 
WTRc_limit = 150 
RTWc_limit = 360 
CCDLc_limit = 5169 
rwq = 0 
CCDLc_limit_alone = 5107 
WTRc_limit_alone = 135 
RTWc_limit_alone = 313 

Commands details: 
total_CMD = 90104 
n_nop = 79057 
Read = 280 
Write = 0 
L2_Alloc = 0 
L2_WB = 9724 
n_act = 836 
n_pre = 820 
n_ref = 0 
n_req = 2711 
total_req = 10004 

Dual Bus Interface Util: 
issued_total_row = 1656 
issued_total_col = 10004 
Row_Bus_Util =  0.018379 
CoL_Bus_Util = 0.111027 
Either_Row_CoL_Bus_Util = 0.122603 
Issued_on_Two_Bus_Simul_Util = 0.006803 
issued_two_Eff = 0.055490 
queue_avg = 0.252442 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=55 avg=0.252442
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=90104 n_nop=78976 n_act=907 n_pre=891 n_ref_event=0 n_req=2727 n_rd=295 n_rd_L2_A=0 n_write=0 n_wr_bk=9728 bw_util=0.1112
n_activity=26317 dram_eff=0.3809
bk0: 52a 87156i bk1: 52a 87241i bk2: 82a 86895i bk3: 73a 87206i bk4: 18a 87179i bk5: 18a 87310i bk6: 0a 87426i bk7: 0a 87252i bk8: 0a 87460i bk9: 0a 87141i bk10: 0a 87687i bk11: 0a 87498i bk12: 0a 87488i bk13: 0a 87566i bk14: 0a 87474i bk15: 0a 87845i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.667400
Row_Buffer_Locality_read = 0.928814
Row_Buffer_Locality_write = 0.635691
Bank_Level_Parallism = 2.187168
Bank_Level_Parallism_Col = 1.870888
Bank_Level_Parallism_Ready = 1.436895
write_to_read_ratio_blp_rw_average = 0.971612
GrpLevelPara = 1.520860 

BW Util details:
bwutil = 0.111238 
total_CMD = 90104 
util_bw = 10023 
Wasted_Col = 7752 
Wasted_Row = 3516 
Idle = 68813 

BW Util Bottlenecks: 
RCDc_limit = 210 
RCDWRc_limit = 4671 
WTRc_limit = 70 
RTWc_limit = 422 
CCDLc_limit = 5192 
rwq = 0 
CCDLc_limit_alone = 5146 
WTRc_limit_alone = 59 
RTWc_limit_alone = 387 

Commands details: 
total_CMD = 90104 
n_nop = 78976 
Read = 295 
Write = 0 
L2_Alloc = 0 
L2_WB = 9728 
n_act = 907 
n_pre = 891 
n_ref = 0 
n_req = 2727 
total_req = 10023 

Dual Bus Interface Util: 
issued_total_row = 1798 
issued_total_col = 10023 
Row_Bus_Util =  0.019955 
CoL_Bus_Util = 0.111238 
Either_Row_CoL_Bus_Util = 0.123502 
Issued_on_Two_Bus_Simul_Util = 0.007691 
issued_two_Eff = 0.062275 
queue_avg = 0.260554 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=51 avg=0.260554
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=90104 n_nop=79045 n_act=862 n_pre=846 n_ref_event=0 n_req=2712 n_rd=282 n_rd_L2_A=0 n_write=0 n_wr_bk=9720 bw_util=0.111
n_activity=26680 dram_eff=0.3749
bk0: 48a 87181i bk1: 50a 87300i bk2: 76a 87242i bk3: 72a 86945i bk4: 18a 87075i bk5: 18a 87312i bk6: 0a 87289i bk7: 0a 87371i bk8: 0a 87522i bk9: 0a 87642i bk10: 0a 87464i bk11: 0a 87593i bk12: 0a 87936i bk13: 0a 87770i bk14: 0a 87746i bk15: 0a 87448i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.682153
Row_Buffer_Locality_read = 0.929078
Row_Buffer_Locality_write = 0.653498
Bank_Level_Parallism = 2.151767
Bank_Level_Parallism_Col = 1.881887
Bank_Level_Parallism_Ready = 1.475605
write_to_read_ratio_blp_rw_average = 0.969564
GrpLevelPara = 1.520193 

BW Util details:
bwutil = 0.111005 
total_CMD = 90104 
util_bw = 10002 
Wasted_Col = 7724 
Wasted_Row = 3438 
Idle = 68940 

BW Util Bottlenecks: 
RCDc_limit = 165 
RCDWRc_limit = 4564 
WTRc_limit = 80 
RTWc_limit = 679 
CCDLc_limit = 5091 
rwq = 0 
CCDLc_limit_alone = 5044 
WTRc_limit_alone = 80 
RTWc_limit_alone = 632 

Commands details: 
total_CMD = 90104 
n_nop = 79045 
Read = 282 
Write = 0 
L2_Alloc = 0 
L2_WB = 9720 
n_act = 862 
n_pre = 846 
n_ref = 0 
n_req = 2712 
total_req = 10002 

Dual Bus Interface Util: 
issued_total_row = 1708 
issued_total_col = 10002 
Row_Bus_Util =  0.018956 
CoL_Bus_Util = 0.111005 
Either_Row_CoL_Bus_Util = 0.122736 
Issued_on_Two_Bus_Simul_Util = 0.007225 
issued_two_Eff = 0.058866 
queue_avg = 0.264605 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=61 avg=0.264605

========= L2 cache stats =========
L2_cache_bank[0]: Access = 16110, Miss = 8824, Miss_rate = 0.548, Pending_hits = 203, Reservation_fails = 913
L2_cache_bank[1]: Access = 16064, Miss = 8850, Miss_rate = 0.551, Pending_hits = 251, Reservation_fails = 2447
L2_cache_bank[2]: Access = 16013, Miss = 8822, Miss_rate = 0.551, Pending_hits = 199, Reservation_fails = 632
L2_cache_bank[3]: Access = 16291, Miss = 8855, Miss_rate = 0.544, Pending_hits = 280, Reservation_fails = 1798
L2_cache_bank[4]: Access = 15939, Miss = 8825, Miss_rate = 0.554, Pending_hits = 192, Reservation_fails = 997
L2_cache_bank[5]: Access = 16174, Miss = 8844, Miss_rate = 0.547, Pending_hits = 290, Reservation_fails = 3664
L2_cache_bank[6]: Access = 15900, Miss = 8825, Miss_rate = 0.555, Pending_hits = 189, Reservation_fails = 927
L2_cache_bank[7]: Access = 16076, Miss = 8852, Miss_rate = 0.551, Pending_hits = 275, Reservation_fails = 3678
L2_cache_bank[8]: Access = 15869, Miss = 8838, Miss_rate = 0.557, Pending_hits = 207, Reservation_fails = 689
L2_cache_bank[9]: Access = 15519, Miss = 8842, Miss_rate = 0.570, Pending_hits = 272, Reservation_fails = 1262
L2_cache_bank[10]: Access = 15841, Miss = 8831, Miss_rate = 0.557, Pending_hits = 214, Reservation_fails = 730
L2_cache_bank[11]: Access = 15522, Miss = 8851, Miss_rate = 0.570, Pending_hits = 223, Reservation_fails = 1089
L2_cache_bank[12]: Access = 15799, Miss = 8832, Miss_rate = 0.559, Pending_hits = 180, Reservation_fails = 1294
L2_cache_bank[13]: Access = 15780, Miss = 8841, Miss_rate = 0.560, Pending_hits = 279, Reservation_fails = 1694
L2_cache_bank[14]: Access = 15798, Miss = 8813, Miss_rate = 0.558, Pending_hits = 195, Reservation_fails = 1297
L2_cache_bank[15]: Access = 15638, Miss = 8854, Miss_rate = 0.566, Pending_hits = 263, Reservation_fails = 2317
L2_cache_bank[16]: Access = 15904, Miss = 8843, Miss_rate = 0.556, Pending_hits = 223, Reservation_fails = 1298
L2_cache_bank[17]: Access = 15830, Miss = 8865, Miss_rate = 0.560, Pending_hits = 237, Reservation_fails = 1655
L2_cache_bank[18]: Access = 15978, Miss = 8838, Miss_rate = 0.553, Pending_hits = 234, Reservation_fails = 1104
L2_cache_bank[19]: Access = 15728, Miss = 8855, Miss_rate = 0.563, Pending_hits = 273, Reservation_fails = 2060
L2_cache_bank[20]: Access = 16002, Miss = 8833, Miss_rate = 0.552, Pending_hits = 226, Reservation_fails = 1106
L2_cache_bank[21]: Access = 15802, Miss = 8821, Miss_rate = 0.558, Pending_hits = 296, Reservation_fails = 3436
L2_cache_bank[22]: Access = 16016, Miss = 8840, Miss_rate = 0.552, Pending_hits = 227, Reservation_fails = 808
L2_cache_bank[23]: Access = 15655, Miss = 8822, Miss_rate = 0.564, Pending_hits = 256, Reservation_fails = 2309
L2_cache_bank[24]: Access = 15974, Miss = 8849, Miss_rate = 0.554, Pending_hits = 204, Reservation_fails = 1255
L2_cache_bank[25]: Access = 15789, Miss = 8835, Miss_rate = 0.560, Pending_hits = 275, Reservation_fails = 1919
L2_cache_bank[26]: Access = 15901, Miss = 8831, Miss_rate = 0.555, Pending_hits = 238, Reservation_fails = 890
L2_cache_bank[27]: Access = 15774, Miss = 8826, Miss_rate = 0.560, Pending_hits = 254, Reservation_fails = 2072
L2_cache_bank[28]: Access = 16030, Miss = 8862, Miss_rate = 0.553, Pending_hits = 225, Reservation_fails = 1339
L2_cache_bank[29]: Access = 15939, Miss = 8856, Miss_rate = 0.556, Pending_hits = 266, Reservation_fails = 1782
L2_cache_bank[30]: Access = 15997, Miss = 8852, Miss_rate = 0.553, Pending_hits = 201, Reservation_fails = 1298
L2_cache_bank[31]: Access = 15726, Miss = 8860, Miss_rate = 0.563, Pending_hits = 248, Reservation_fails = 2792
L2_cache_bank[32]: Access = 16279, Miss = 8855, Miss_rate = 0.544, Pending_hits = 254, Reservation_fails = 1131
L2_cache_bank[33]: Access = 15800, Miss = 8859, Miss_rate = 0.561, Pending_hits = 229, Reservation_fails = 1544
L2_cache_bank[34]: Access = 16171, Miss = 8865, Miss_rate = 0.548, Pending_hits = 230, Reservation_fails = 1348
L2_cache_bank[35]: Access = 15812, Miss = 8865, Miss_rate = 0.561, Pending_hits = 257, Reservation_fails = 2081
L2_cache_bank[36]: Access = 15781, Miss = 8828, Miss_rate = 0.559, Pending_hits = 211, Reservation_fails = 1286
L2_cache_bank[37]: Access = 15834, Miss = 8837, Miss_rate = 0.558, Pending_hits = 245, Reservation_fails = 879
L2_cache_bank[38]: Access = 15685, Miss = 8857, Miss_rate = 0.565, Pending_hits = 259, Reservation_fails = 1990
L2_cache_bank[39]: Access = 15778, Miss = 8836, Miss_rate = 0.560, Pending_hits = 256, Reservation_fails = 2614
L2_cache_bank[40]: Access = 16205, Miss = 8837, Miss_rate = 0.545, Pending_hits = 240, Reservation_fails = 590
L2_cache_bank[41]: Access = 15887, Miss = 8820, Miss_rate = 0.555, Pending_hits = 244, Reservation_fails = 1445
L2_cache_bank[42]: Access = 16132, Miss = 8843, Miss_rate = 0.548, Pending_hits = 231, Reservation_fails = 1453
L2_cache_bank[43]: Access = 15902, Miss = 8806, Miss_rate = 0.554, Pending_hits = 248, Reservation_fails = 1340
L2_cache_bank[44]: Access = 16206, Miss = 8844, Miss_rate = 0.546, Pending_hits = 255, Reservation_fails = 1549
L2_cache_bank[45]: Access = 15896, Miss = 8836, Miss_rate = 0.556, Pending_hits = 211, Reservation_fails = 1038
L2_cache_bank[46]: Access = 16178, Miss = 8847, Miss_rate = 0.547, Pending_hits = 247, Reservation_fails = 1697
L2_cache_bank[47]: Access = 16011, Miss = 8830, Miss_rate = 0.551, Pending_hits = 270, Reservation_fails = 1448
L2_cache_bank[48]: Access = 16688, Miss = 8854, Miss_rate = 0.531, Pending_hits = 205, Reservation_fails = 878
L2_cache_bank[49]: Access = 16100, Miss = 8860, Miss_rate = 0.550, Pending_hits = 198, Reservation_fails = 1406
L2_cache_bank[50]: Access = 16520, Miss = 8855, Miss_rate = 0.536, Pending_hits = 211, Reservation_fails = 829
L2_cache_bank[51]: Access = 15917, Miss = 8860, Miss_rate = 0.557, Pending_hits = 233, Reservation_fails = 1165
L2_cache_bank[52]: Access = 16643, Miss = 8843, Miss_rate = 0.531, Pending_hits = 212, Reservation_fails = 1499
L2_cache_bank[53]: Access = 15845, Miss = 8825, Miss_rate = 0.557, Pending_hits = 236, Reservation_fails = 1626
L2_cache_bank[54]: Access = 16354, Miss = 8839, Miss_rate = 0.540, Pending_hits = 203, Reservation_fails = 1271
L2_cache_bank[55]: Access = 15723, Miss = 8839, Miss_rate = 0.562, Pending_hits = 234, Reservation_fails = 2366
L2_cache_bank[56]: Access = 15973, Miss = 8853, Miss_rate = 0.554, Pending_hits = 221, Reservation_fails = 1128
L2_cache_bank[57]: Access = 16031, Miss = 8820, Miss_rate = 0.550, Pending_hits = 235, Reservation_fails = 1414
L2_cache_bank[58]: Access = 16303, Miss = 8836, Miss_rate = 0.542, Pending_hits = 194, Reservation_fails = 796
L2_cache_bank[59]: Access = 16089, Miss = 8824, Miss_rate = 0.548, Pending_hits = 243, Reservation_fails = 1332
L2_cache_bank[60]: Access = 16403, Miss = 8834, Miss_rate = 0.539, Pending_hits = 187, Reservation_fails = 1207
L2_cache_bank[61]: Access = 16085, Miss = 8855, Miss_rate = 0.551, Pending_hits = 238, Reservation_fails = 1521
L2_cache_bank[62]: Access = 16378, Miss = 8827, Miss_rate = 0.539, Pending_hits = 185, Reservation_fails = 1496
L2_cache_bank[63]: Access = 16087, Miss = 8857, Miss_rate = 0.551, Pending_hits = 262, Reservation_fails = 1526
L2_total_cache_accesses = 1023074
L2_total_cache_misses = 565833
L2_total_cache_miss_rate = 0.5531
L2_total_cache_pending_hits = 14979
L2_total_cache_reservation_fails = 97444
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 441786
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 14979
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2435
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 97444
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 6662
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 476
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 123956
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 432780
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 465862
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 557212

ABBOOOV!
 PC=0x10888 (cudaDataLoader.15.sm_50.ptx:1956) st.global.f32 [%rd2], %f704; total: 339, miss: 339
 PC=0x108d0 (cudaDataLoader.15.sm_50.ptx:1968) st.global.f32 [%rd162], %f705; total: 423, miss: 423
 PC=0x10910 (cudaDataLoader.15.sm_50.ptx:1979) st.global.f32 [%rd165], %f706; total: 339, miss: 339
 PC=0x10950 (cudaDataLoader.15.sm_50.ptx:1990) st.global.f32 [%rd168], %f707; total: 423, miss: 423
 PC=0x10990 (cudaDataLoader.15.sm_50.ptx:2001) st.global.f32 [%rd171], %f708; total: 339, miss: 339
 PC=0x109d0 (cudaDataLoader.15.sm_50.ptx:2012) st.global.f32 [%rd174], %f709; total: 423, miss: 423
 PC=0x10a10 (cudaDataLoader.15.sm_50.ptx:2023) st.global.f32 [%rd177], %f710; total: 339, miss: 339
 PC=0x10a50 (cudaDataLoader.15.sm_50.ptx:2034) st.global.f32 [%rd180], %f711; total: 423, miss: 423
 PC=0x10a90 (cudaDataLoader.15.sm_50.ptx:2045) st.global.f32 [%rd183], %f712; total: 339, miss: 339
 PC=0x10ad0 (cudaDataLoader.15.sm_50.ptx:2056) st.global.f32 [%rd186], %f713; total: 423, miss: 423
 PC=0x10c68 (cudaDataLoader.15.sm_50.ptx:2127) st.global.f32 [%rd2], %f101; total: 30171, miss: 29832
 PC=0x10c80 (cudaDataLoader.15.sm_50.ptx:2130) st.global.f32 [%rd128], %f102; total: 37647, miss: 37510
 PC=0x10c90 (cudaDataLoader.15.sm_50.ptx:2132) st.global.f32 [%rd129], %f103; total: 30171, miss: 30171
 PC=0x10ca0 (cudaDataLoader.15.sm_50.ptx:2134) st.global.f32 [%rd130], %f104; total: 37647, miss: 37647
 PC=0x10cb0 (cudaDataLoader.15.sm_50.ptx:2136) st.global.f32 [%rd131], %f105; total: 30171, miss: 30171
 PC=0x10cc0 (cudaDataLoader.15.sm_50.ptx:2138) st.global.f32 [%rd132], %f106; total: 37647, miss: 37647
 PC=0x10cd0 (cudaDataLoader.15.sm_50.ptx:2140) st.global.f32 [%rd133], %f107; total: 30171, miss: 30171
 PC=0x10ce0 (cudaDataLoader.15.sm_50.ptx:2142) st.global.f32 [%rd134], %f108; total: 37647, miss: 37647
 PC=0x10cf0 (cudaDataLoader.15.sm_50.ptx:2144) st.global.f32 [%rd135], %f109; total: 30171, miss: 30171
 PC=0x10d00 (cudaDataLoader.15.sm_50.ptx:2146) st.global.f32 [%rd136], %f110; total: 37647, miss: 37647
 PC=0x10d10 (cudaDataLoader.15.sm_50.ptx:2148) st.global.f32 [%rd137], %f111; total: 30171, miss: 30171
 PC=0x10d20 (cudaDataLoader.15.sm_50.ptx:2150) st.global.f32 [%rd138], %f112; total: 37647, miss: 37647
 PC=0x10d30 (cudaDataLoader.15.sm_50.ptx:2152) st.global.f32 [%rd139], %f113; total: 30171, miss: 30171
 PC=0x10d40 (cudaDataLoader.15.sm_50.ptx:2154) st.global.f32 [%rd140], %f114; total: 37647, miss: 37647
 PC=0x10d50 (cudaDataLoader.15.sm_50.ptx:2156) st.global.f32 [%rd141], %f115; total: 30171, miss: 30171
 PC=0x10d60 (cudaDataLoader.15.sm_50.ptx:2158) st.global.f32 [%rd142], %f116; total: 37647, miss: 37647
 PC=0xeae60 (cudaDataLoader.10.sm_61.ptx:56) ld.global.f32 %f1, [%rd12]; total: 11537, miss: 0
 PC=0xeae68 (cudaDataLoader.10.sm_61.ptx:57) ld.global.u32 %r11, [%rd6]; total: 1358, miss: 0
 PC=0xeaea0 (cudaDataLoader.10.sm_61.ptx:64) atom.global.add.f32 %f2, [%rd17], %f1; total: 34583, miss: 28684
 PC=0xeaf8 (cudaDataLoader.15.sm_50.ptx:925) ld.global.f32 %f139, [%rd262]; total: 37068, miss: 12768
 PC=0xeb30 (cudaDataLoader.15.sm_50.ptx:932) ld.global.f32 %f140, [%rd7]; total: 39738, miss: 15312
 PC=0xeb48 (cudaDataLoader.15.sm_50.ptx:935) ld.global.f32 %f141, [%rd95]; total: 40893, miss: 16504
 PC=0xeb558 (cudaDataLoader.12.sm_61.ptx:48) ld.global.u32 %r8, [%rd6]; total: 679, miss: 0
 PC=0xeb5a0 (cudaDataLoader.12.sm_61.ptx:57) ld.global.f32 %f1, [%rd12]; total: 3192, miss: 0
 PC=0xeb5d0 (cudaDataLoader.12.sm_61.ptx:63) st.global.f32 [%rd15], %f2; total: 10858, miss: 10858
 PC=0xeb60 (cudaDataLoader.15.sm_50.ptx:938) ld.global.f32 %f142, [%rd96]; total: 42924, miss: 18539
 PC=0xeba0 (cudaDataLoader.15.sm_50.ptx:950) ld.global.f32 %f135, [%rd262]; total: 420, miss: 164
 PC=0xebf0 (cudaDataLoader.15.sm_50.ptx:963) ld.global.f32 %f136, [%rd7]; total: 415, miss: 155
 PC=0xec58 (cudaDataLoader.15.sm_50.ptx:979) ld.global.f32 %f137, [%rd76]; total: 385, miss: 255
 PC=0xfef8 (cudaDataLoader.15.sm_50.ptx:1587) ld.global.f32 %f143, [%rd102]; total: 350114, miss: 29139
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 97444
L2_cache_data_port_util = 0.097
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=1023074
icnt_total_pkts_simt_to_mem=1023074
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 1023074
Req_Network_cycles = 119999
Req_Network_injected_packets_per_cycle =       8.5257 
Req_Network_conflicts_per_cycle =       6.2698
Req_Network_conflicts_per_cycle_util =       7.8122
Req_Bank_Level_Parallism =      10.6230
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       4.2635
Req_Network_out_buffer_full_per_cycle =       0.0016
Req_Network_out_buffer_avg_util =       1.2948

Reply_Network_injected_packets_num = 1023074
Reply_Network_cycles = 119999
Reply_Network_injected_packets_per_cycle =        8.5257
Reply_Network_conflicts_per_cycle =        3.7388
Reply_Network_conflicts_per_cycle_util =       4.6466
Reply_Bank_Level_Parallism =      10.5958
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.3767
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.1066
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 17 min, 14 sec (1034 sec)
gpgpu_simulation_rate = 235943 (inst/sec)
gpgpu_simulation_rate = 116 (cycle/sec)
gpgpu_silicon_slowdown = 9758620x
debug scatter kernel launched
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
out max size: 5429
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff55e481d8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff55e481d0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff55e481c8..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff55e481c4..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff55e481c0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff55e481bc..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff55e481f0..

GPGPU-Sim PTX: cudaLaunch for 0x0x40c5f6 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z14scatter_kernelIfL13ReductionType0EEvPKfPKiPfiiii 
GPGPU-Sim PTX: pushing kernel '_Z14scatter_kernelIfL13ReductionType0EEvPKfPKiPfiiii' to stream 0, gridDim= (6,1,1) blockDim = (1024,1,1) 
GPGPU-Sim uArch: Shader 79 bind to kernel 5 '_Z14scatter_kernelIfL13ReductionType0EEvPKfPKiPfiiii'
GPGPU-Sim: Reconfigure L1 cache to 128KB
GPGPU-Sim uArch: Shader 0 bind to kernel 5 '_Z14scatter_kernelIfL13ReductionType0EEvPKfPKiPfiiii'
GPGPU-Sim uArch: Shader 1 bind to kernel 5 '_Z14scatter_kernelIfL13ReductionType0EEvPKfPKiPfiiii'
GPGPU-Sim uArch: Shader 2 bind to kernel 5 '_Z14scatter_kernelIfL13ReductionType0EEvPKfPKiPfiiii'
GPGPU-Sim uArch: Shader 3 bind to kernel 5 '_Z14scatter_kernelIfL13ReductionType0EEvPKfPKiPfiiii'
GPGPU-Sim uArch: Shader 4 bind to kernel 5 '_Z14scatter_kernelIfL13ReductionType0EEvPKfPKiPfiiii'
Destroy streams for kernel 5: size 0
kernel_name = _Z14scatter_kernelIfL13ReductionType0EEvPKfPKiPfiiii 
kernel_launch_uid = 5 
gpu_sim_cycle = 7154
gpu_sim_insn = 188452
gpu_ipc =      26.3422
gpu_tot_sim_cycle = 127153
gpu_tot_sim_insn = 244154136
gpu_tot_ipc =    1920.1603
gpu_tot_issued_cta = 4010
gpu_occupancy = 38.0549% 
gpu_tot_occupancy = 21.9207% 
max_total_param_size = 0
gpu_stall_dramfull = 62723
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.8897
partiton_level_parallism_total  =       8.0961
partiton_level_parallism_util =       4.9804
partiton_level_parallism_util_total  =      10.5425
L2_BW  =      32.2289 GB/Sec
L2_BW_total  =     293.2719 GB/Sec
gpu_total_sim_rate=232527

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 16320, Miss = 13147, Miss_rate = 0.806, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 15758, Miss = 13412, Miss_rate = 0.851, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 16032, Miss = 13510, Miss_rate = 0.843, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 16352, Miss = 13573, Miss_rate = 0.830, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 15822, Miss = 13324, Miss_rate = 0.842, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 15610, Miss = 13193, Miss_rate = 0.845, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 15278, Miss = 13355, Miss_rate = 0.874, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 14992, Miss = 13170, Miss_rate = 0.878, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 15278, Miss = 13375, Miss_rate = 0.875, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 15840, Miss = 12998, Miss_rate = 0.821, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 15312, Miss = 12015, Miss_rate = 0.785, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 14992, Miss = 12962, Miss_rate = 0.865, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 15454, Miss = 13786, Miss_rate = 0.892, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 15024, Miss = 12757, Miss_rate = 0.849, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 15664, Miss = 12846, Miss_rate = 0.820, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 15312, Miss = 12256, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 15840, Miss = 12793, Miss_rate = 0.808, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 15246, Miss = 13014, Miss_rate = 0.854, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 15212, Miss = 13002, Miss_rate = 0.855, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 15200, Miss = 12212, Miss_rate = 0.803, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 15168, Miss = 12865, Miss_rate = 0.848, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 15168, Miss = 12603, Miss_rate = 0.831, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 15840, Miss = 13237, Miss_rate = 0.836, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 14958, Miss = 12634, Miss_rate = 0.845, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 15102, Miss = 12795, Miss_rate = 0.847, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 15488, Miss = 12536, Miss_rate = 0.809, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 15840, Miss = 13045, Miss_rate = 0.824, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 15200, Miss = 13499, Miss_rate = 0.888, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 15344, Miss = 13375, Miss_rate = 0.872, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 15168, Miss = 12667, Miss_rate = 0.835, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 15072, Miss = 12796, Miss_rate = 0.849, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 15968, Miss = 13200, Miss_rate = 0.827, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 15660, Miss = 13303, Miss_rate = 0.849, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 15660, Miss = 13190, Miss_rate = 0.842, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 15588, Miss = 13368, Miss_rate = 0.858, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 15562, Miss = 13387, Miss_rate = 0.860, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 15916, Miss = 13574, Miss_rate = 0.853, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 16052, Miss = 13772, Miss_rate = 0.858, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 15986, Miss = 13773, Miss_rate = 0.862, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 15572, Miss = 13117, Miss_rate = 0.842, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 15676, Miss = 13437, Miss_rate = 0.857, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 15324, Miss = 13504, Miss_rate = 0.881, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 16498, Miss = 13220, Miss_rate = 0.801, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 15936, Miss = 13271, Miss_rate = 0.833, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 16132, Miss = 13367, Miss_rate = 0.829, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 15640, Miss = 13075, Miss_rate = 0.836, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[46]: Access = 16008, Miss = 13572, Miss_rate = 0.848, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[47]: Access = 15184, Miss = 13134, Miss_rate = 0.865, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[48]: Access = 15950, Miss = 12944, Miss_rate = 0.812, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[49]: Access = 16312, Miss = 13681, Miss_rate = 0.839, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[50]: Access = 15960, Miss = 13583, Miss_rate = 0.851, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[51]: Access = 16010, Miss = 13448, Miss_rate = 0.840, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[52]: Access = 15926, Miss = 13513, Miss_rate = 0.848, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[53]: Access = 15994, Miss = 13847, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[54]: Access = 16136, Miss = 14037, Miss_rate = 0.870, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[55]: Access = 16588, Miss = 13376, Miss_rate = 0.806, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[56]: Access = 15664, Miss = 13247, Miss_rate = 0.846, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[57]: Access = 16334, Miss = 13318, Miss_rate = 0.815, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[58]: Access = 15600, Miss = 13183, Miss_rate = 0.845, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[59]: Access = 16260, Miss = 13398, Miss_rate = 0.824, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[60]: Access = 15702, Miss = 13386, Miss_rate = 0.853, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[61]: Access = 16174, Miss = 13865, Miss_rate = 0.857, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[62]: Access = 16102, Miss = 13841, Miss_rate = 0.860, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[63]: Access = 16346, Miss = 13321, Miss_rate = 0.815, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[64]: Access = 15956, Miss = 14269, Miss_rate = 0.894, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[65]: Access = 15670, Miss = 13376, Miss_rate = 0.854, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[66]: Access = 15656, Miss = 13258, Miss_rate = 0.847, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[67]: Access = 15940, Miss = 13552, Miss_rate = 0.850, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[68]: Access = 16300, Miss = 14561, Miss_rate = 0.893, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[69]: Access = 16130, Miss = 13965, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[70]: Access = 15446, Miss = 13721, Miss_rate = 0.888, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[71]: Access = 15790, Miss = 13486, Miss_rate = 0.854, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[72]: Access = 15870, Miss = 13794, Miss_rate = 0.869, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[73]: Access = 15491, Miss = 13386, Miss_rate = 0.864, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[74]: Access = 15360, Miss = 13174, Miss_rate = 0.858, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[75]: Access = 15614, Miss = 13223, Miss_rate = 0.847, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[76]: Access = 15758, Miss = 13210, Miss_rate = 0.838, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[77]: Access = 16012, Miss = 13191, Miss_rate = 0.824, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[78]: Access = 15379, Miss = 13310, Miss_rate = 0.865, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[79]: Access = 15932, Miss = 13317, Miss_rate = 0.836, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 1256610
	L1D_total_cache_misses = 1062797
	L1D_total_cache_miss_rate = 0.8458
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.025
	L1D_cache_fill_port_util = 0.059
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 193602
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 354603
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 151193
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 211
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 556997
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 4
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 699398
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 557212

ABBOOOV!
 PC=0x10888 (cudaDataLoader.15.sm_50.ptx:1956) st.global.f32 [%rd2], %f704; total: 339, miss: 339
 PC=0x108d0 (cudaDataLoader.15.sm_50.ptx:1968) st.global.f32 [%rd162], %f705; total: 423, miss: 423
 PC=0x10910 (cudaDataLoader.15.sm_50.ptx:1979) st.global.f32 [%rd165], %f706; total: 339, miss: 339
 PC=0x10950 (cudaDataLoader.15.sm_50.ptx:1990) st.global.f32 [%rd168], %f707; total: 423, miss: 423
 PC=0x10990 (cudaDataLoader.15.sm_50.ptx:2001) st.global.f32 [%rd171], %f708; total: 339, miss: 339
 PC=0x109d0 (cudaDataLoader.15.sm_50.ptx:2012) st.global.f32 [%rd174], %f709; total: 423, miss: 423
 PC=0x10a10 (cudaDataLoader.15.sm_50.ptx:2023) st.global.f32 [%rd177], %f710; total: 339, miss: 339
 PC=0x10a50 (cudaDataLoader.15.sm_50.ptx:2034) st.global.f32 [%rd180], %f711; total: 423, miss: 423
 PC=0x10a90 (cudaDataLoader.15.sm_50.ptx:2045) st.global.f32 [%rd183], %f712; total: 339, miss: 339
 PC=0x10ad0 (cudaDataLoader.15.sm_50.ptx:2056) st.global.f32 [%rd186], %f713; total: 423, miss: 423
 PC=0x10c68 (cudaDataLoader.15.sm_50.ptx:2127) st.global.f32 [%rd2], %f101; total: 30171, miss: 30011
 PC=0x10c80 (cudaDataLoader.15.sm_50.ptx:2130) st.global.f32 [%rd128], %f102; total: 37647, miss: 37596
 PC=0x10c90 (cudaDataLoader.15.sm_50.ptx:2132) st.global.f32 [%rd129], %f103; total: 30171, miss: 30171
 PC=0x10ca0 (cudaDataLoader.15.sm_50.ptx:2134) st.global.f32 [%rd130], %f104; total: 37647, miss: 37647
 PC=0x10cb0 (cudaDataLoader.15.sm_50.ptx:2136) st.global.f32 [%rd131], %f105; total: 30171, miss: 30171
 PC=0x10cc0 (cudaDataLoader.15.sm_50.ptx:2138) st.global.f32 [%rd132], %f106; total: 37647, miss: 37647
 PC=0x10cd0 (cudaDataLoader.15.sm_50.ptx:2140) st.global.f32 [%rd133], %f107; total: 30171, miss: 30171
 PC=0x10ce0 (cudaDataLoader.15.sm_50.ptx:2142) st.global.f32 [%rd134], %f108; total: 37647, miss: 37647
 PC=0x10cf0 (cudaDataLoader.15.sm_50.ptx:2144) st.global.f32 [%rd135], %f109; total: 30171, miss: 30171
 PC=0x10d00 (cudaDataLoader.15.sm_50.ptx:2146) st.global.f32 [%rd136], %f110; total: 37647, miss: 37647
 PC=0x10d10 (cudaDataLoader.15.sm_50.ptx:2148) st.global.f32 [%rd137], %f111; total: 30171, miss: 30171
 PC=0x10d20 (cudaDataLoader.15.sm_50.ptx:2150) st.global.f32 [%rd138], %f112; total: 37647, miss: 37647
 PC=0x10d30 (cudaDataLoader.15.sm_50.ptx:2152) st.global.f32 [%rd139], %f113; total: 30171, miss: 30171
 PC=0x10d40 (cudaDataLoader.15.sm_50.ptx:2154) st.global.f32 [%rd140], %f114; total: 37647, miss: 37647
 PC=0x10d50 (cudaDataLoader.15.sm_50.ptx:2156) st.global.f32 [%rd141], %f115; total: 30171, miss: 30171
 PC=0x10d60 (cudaDataLoader.15.sm_50.ptx:2158) st.global.f32 [%rd142], %f116; total: 37647, miss: 37647
 PC=0xeae60 (cudaDataLoader.10.sm_61.ptx:56) ld.global.f32 %f1, [%rd12]; total: 12216, miss: 12216
 PC=0xeae68 (cudaDataLoader.10.sm_61.ptx:57) ld.global.u32 %r11, [%rd6]; total: 4073, miss: 4073
 PC=0xeaf8 (cudaDataLoader.15.sm_50.ptx:925) ld.global.f32 %f139, [%rd262]; total: 30616, miss: 29376
 PC=0xeb30 (cudaDataLoader.15.sm_50.ptx:932) ld.global.f32 %f140, [%rd7]; total: 30616, miss: 30236
 PC=0xeb48 (cudaDataLoader.15.sm_50.ptx:935) ld.global.f32 %f141, [%rd95]; total: 30616, miss: 30376
 PC=0xeb558 (cudaDataLoader.12.sm_61.ptx:48) ld.global.u32 %r8, [%rd6]; total: 2715, miss: 2715
 PC=0xeb5a0 (cudaDataLoader.12.sm_61.ptx:57) ld.global.f32 %f1, [%rd12]; total: 6990, miss: 6976
 PC=0xeb5d0 (cudaDataLoader.12.sm_61.ptx:63) st.global.f32 [%rd15], %f2; total: 10858, miss: 10858
 PC=0xeb60 (cudaDataLoader.15.sm_50.ptx:938) ld.global.f32 %f142, [%rd96]; total: 30616, miss: 30400
 PC=0xeba0 (cudaDataLoader.15.sm_50.ptx:950) ld.global.f32 %f135, [%rd262]; total: 344, miss: 329
 PC=0xebf0 (cudaDataLoader.15.sm_50.ptx:963) ld.global.f32 %f136, [%rd7]; total: 344, miss: 344
 PC=0xec58 (cudaDataLoader.15.sm_50.ptx:979) ld.global.f32 %f137, [%rd76]; total: 172, miss: 172
 PC=0xfef8 (cudaDataLoader.15.sm_50.ptx:1587) ld.global.f32 %f143, [%rd102]; total: 550080, miss: 358583

Total_core_cache_fail_stats:
ctas_completed 4010, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
6997, 6997, 6997, 6997, 7982, 7982, 6997, 6997, 6997, 6881, 6997, 6997, 6997, 6997, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 
gpgpu_n_tot_thrd_icount = 250124608
gpgpu_n_tot_w_icount = 7816394
gpgpu_n_stall_shd_mem = 1014442
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 472227
gpgpu_n_mem_write_global = 557212
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 5416366
gpgpu_n_store_insn = 3970136
gpgpu_n_shmem_insn = 64392672
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 5136892
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 30831
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 965794
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 17817
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:472491	W0_Idle:727572	W0_Scoreboard:21507467	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:41	W17:0	W18:0	W19:0	W20:5271	W21:42	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:7811040
single_issue_nums: WS0:2219401	WS1:2215939	WS2:1691667	WS3:1689387	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3610840 {8:451355,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 22288480 {40:557212,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 834880 {40:20872,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 18054200 {40:451355,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 4457696 {8:557212,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 834880 {40:20872,}
maxmflatency = 2637 
max_icnt2mem_latency = 2473 
maxmrqlatency = 422 
max_icnt2sh_latency = 656 
averagemflatency = 253 
avg_icnt2mem_latency = 71 
avg_mrq_latency = 12 
avg_icnt2sh_latency = 5 
mrq_lat_table:54801 	12686 	3363 	2475 	4051 	5218 	2594 	1637 	433 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	772055 	205701 	48051 	3356 	276 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	3470 	1299 	1707 	638452 	147467 	93099 	76223 	53847 	12204 	1642 	29 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	749134 	158144 	73598 	32123 	10226 	2501 	1869 	1738 	106 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	162 	33 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        40        38        40        40        11        12        12        16         7        13        11        13        12        13         9        13 
dram[1]:        14        29        40        40         9        13        12         9        14        16        13        14        12        13        14        16 
dram[2]:        13        16        40        40        12        11        15        14        13        10         9        13        12        15        10         8 
dram[3]:        10        36        40        40        13         9        13        11        15        13        15        10        10        13        13        13 
dram[4]:        14        34        40        40        10        14        15        11         9        15        10        15        13        12        16        10 
dram[5]:        36        10        40        40        11        12        12        12        14        14        12        15        12        12        11        11 
dram[6]:        10        38        40        40         9        11        10        13         9        14        12        12        14        12        14        12 
dram[7]:        21        36        40        40        12        14        12        15        15        11        10        15        13        12        14        13 
dram[8]:        30        40        40        40        14        12        14        11        13        12        12        11        16         9        13        11 
dram[9]:        14        38        40        40        15        11        12        14        11        15        12        12        14        13         8        14 
dram[10]:        32        42        40        40        16        10        10        15        12        12        15        14        12        10        13        11 
dram[11]:        10        22        36        40        14        12        11         9        12        11        15        11        16        15        12        12 
dram[12]:        38        13        40        40         8        11        10        10        15        14        12        15        13        10        12         9 
dram[13]:        30        12        40        40        12        12        10        14        14        14        15        10        14        13        10        15 
dram[14]:        34        36        40        40        12        10        10        14        14        12        15        14        12        10        11        13 
dram[15]:        12        30        40        40        11        10        13        14        15        12        15        15        13        13        10        12 
dram[16]:        15        15        40        40        13        10        15        13        14        12        13        10        13        14        11        13 
dram[17]:        12        15        40        40        17        12        12        15        12        11        12        13        14        12        13        12 
dram[18]:        34        14        32        40        13        11        10        12        12         9         9        14        12         8        13        12 
dram[19]:        26        12        32        40        11        13        12        15        14        10        12        15        16        14        13        12 
dram[20]:        15        14        44        40        12        14        16        14        13        13        13        12        12        16        14        15 
dram[21]:        28        14        40        40        14        11        12        14        15        16        14        12        13        13        13        13 
dram[22]:        40        42        40        40        10        11        13        13        14        12        11        14        12        14        10        13 
dram[23]:        40        16        40        40        15        14        14        13        11        12        12        13        13        11        12        14 
dram[24]:        10        36        40        40         8        11        13        11        14        14        16        11        11        15        10        13 
dram[25]:        14        40        40        40        14        12        14        13        12        10        15        11        15        13        12        13 
dram[26]:        20        26        40        40        10        12        13        14        13        16        11        13        14        10        16        12 
dram[27]:        32        34        40        40        13        12        10        14        15        12        11        14        11        15        15        14 
dram[28]:        22        38        40        40        12         8         9        11        10         8        14        14        14        12         9        12 
dram[29]:        14        40        40        40        10        13        11        13        12        12        14         9        13        15        14        15 
dram[30]:        13        23        40        40        12        13        15        11        14        11        12        11        10        14         8        11 
dram[31]:        40        13        40        40        12        11        13        11        16        10        13        16        15        14        15         9 
maximum service time to same row:
dram[0]:     39011     40742     33031     25403     46924     35617     55943     47366     47244     46911     46555     47185     47374     47206     46311     45997 
dram[1]:     40235     39974     33363     24890     46860     35958     54175     46508     46957     47331     47238     45455     46527     47427     46472     45576 
dram[2]:     39211     40168     33498     26674     45352     34946     46748     45998     46989     46952     47242     45343     46627     47369     46511     45696 
dram[3]:     40077     40661     33445     27031     45568     35278     54716     47371     47539     47350     46803     47319     46598     53672     46158     46029 
dram[4]:     40195     45299     32448     26622     46705     35440     47823     47714     46455     46912     46014     47198     46634     47522     46508     46120 
dram[5]:     40427     45162     33885     24507     46828     35781     47453     47635     46415     46548     46538     45989     46860     46981     46001     46389 
dram[6]:     39308     40478     33755     25378     45495     34766     55859     47703     46749     46415     45929     45977     46251     46744     46076     45451 
dram[7]:     41029     40877     32988     25420     46097     35099     54612     47876     47318     45262     47497     45796     45953     51910     45902     45901 
dram[8]:     40892     46701     32454     24861     46712     36149     54463     47763     46041     46949     46606     46777     51431     47892     46475     45487 
dram[9]:     40848     45957     32853     24935     45343     36490     53597     48537     46038     45993     45704     46616     47552     45187     44941     46186 
dram[10]:     40791     46816     32879     25591     45547     35477     52372     47822     46555     45795     46297     46113     48209     46626     46415     45664 
dram[11]:     39283     46012     33442     25666     44865     35809     52368     48173     46532     47544     45218     46543     53591     47660     44914     44769 
dram[12]:     40560     46982     33987     25138     46313     35812     52425     54431     46318     47310     46904     47568     47664     47073     45905     45255 
dram[13]:     40113     46692     33004     23817     46258     36153     54498     54514     46835     46566     46900     46518     47848     47796     45462     45131 
dram[14]:     40099     46789     33084     27380     46837     35139     48091     54579     46567     46717     45933     45360     46955     45839     46005     45295 
dram[15]:     40258     46604     34419     24094     46840     35472     54628     55342     45565     46274     46883     46921     47576     47017     46298     44656 
dram[16]:     46109     39363     32179     24098     44619     34875     46772     47551     46843     46889     45396     47221     46583     47909     45214     46792 
dram[17]:     45901     40179     32780     24728     44279     35216     47541     48276     47912     47314     45408     47543     46020     51886     46226     45576 
dram[18]:     46628     39224     32306     25393     43938     34198     47401     46709     45958     46753     44909     47330     46306     51416     45127     45926 
dram[19]:     46618     39724     32563     24443     43606     34533     46500     46401     46460     45954     46670     46090     46638     47600     45278     45467 
dram[20]:     46692     40458     33434     25153     37033     34497     45438     47691     46716     46985     46647     46559     47522     46615     46174     45367 
dram[21]:     46483     40329     32594     24578     36693     34752     48020     47667     46515     46985     46250     47515     46151     46499     45945     46353 
dram[22]:     46648     39548     32033     25239     36354     46309     47514     46590     46539     46769     45215     47037     46475     46595     46330     46550 
dram[23]:     46949     39507     32535     23674     36019     46532     47050     47386     46559     46290     44889     47021     46595     46528     46150     45853 
dram[24]:     39697     40984     25763     34273     45560     35262     51460     47988     44750     46864     46671     45243     47204     47636     46226     45793 
dram[25]:     46819     39107     25195     34815     45736     35604     48085     47640     45191     46600     47330     45231     46579     46824     45898     45885 
dram[26]:     45320     40505     26360     33597     45985     34585     46118     47080     47198     46334     47631     45247     46700     46398     46916     45475 
dram[27]:     46712     40406     27274     34085     44933     34918     47287     46415     46873     46472     47555     45917     47815     46435     46057     45173 
dram[28]:     40451     39875     31268     32481     45283     35010     46928     48063     46583     47229     46555     45748     46880     46334     46030     45558 
dram[29]:     39830     41363     32125     33211     44940     35351     47655     51475     47152     46939     46544     45617     47759     47282     46655     45502 
dram[30]:     39884     40068     34015     24507     44597     34336     47327     51692     46516     46459     45684     45784     46544     47197     45315     45539 
dram[31]:     39390     41772     33867     32900     44266     34669     45827     47580     45723     46456     46610     46647     47205     47818     46182     45443 
average row accesses per activate:
dram[0]:  3.262295  4.041667  4.454545  4.351852  2.565217  3.333333  2.818182  3.291667  2.211268  3.145833  2.620690  3.820513  3.227273  2.959184  3.441860  2.860000 
dram[1]:  4.878049  3.421053  3.432836  3.485294  2.857143  2.397260  2.944444  2.476191  2.763636  2.849057  2.851852  3.061224  3.395349  3.173913  2.921569  3.815789 
dram[2]:  3.333333  3.000000  4.365385  4.596154  2.651515  2.866667  3.183673  3.078431  2.424242  2.736842  2.468750  2.865385  2.938776  2.846154  2.823529  2.421053 
dram[3]:  3.233333  4.191489  3.651515  4.210526  2.120482  2.730159  2.666667  2.839286  4.135135  3.060000  2.865385  2.754386  2.840000  3.972973  3.020408  2.344262 
dram[4]:  2.954545  3.629630  3.323529  3.819672  2.841270  3.480769  3.120000  3.058824  2.272727  2.870370  2.690909  3.634146  3.085106  2.625000  3.868421  2.600000 
dram[5]:  3.406780  2.794118  4.277778  4.240741  2.887097  2.602941  2.616667  3.404255  2.603448  2.573771  3.534884  3.871795  3.020833  3.318182  2.250000  3.209302 
dram[6]:  3.206349  3.316667  3.677419  3.562500  2.233766  2.573529  2.789474  2.428571  2.140845  2.750000  2.732143  2.905660  3.395349  3.634146  2.820000  2.877551 
dram[7]:  3.482759  3.769231  3.593750  4.107143  2.790323  2.761905  2.633333  2.839286  2.689655  2.576271  2.689655  4.200000  3.372093  3.106383  2.561404  2.895833 
dram[8]:  3.225806  4.042553  3.507463  4.250000  2.915254  2.563380  2.824561  2.909091  2.610169  3.098039  2.767857  2.483333  3.815789  2.618182  2.711539  3.106383 
dram[9]:  4.081633  3.581818  3.578125  4.444445  2.588235  2.389610  2.492308  2.962264  2.557377  2.644068  2.767857  3.217391  3.295455  3.111111  2.265625  3.195652 
dram[10]:  3.237288  3.711539  4.388889  3.394366  3.259259  2.413333  2.298507  3.145833  2.777778  2.606557  3.511628  2.960784  2.959184  2.820000  3.000000  3.040000 
dram[11]:  3.045455  3.629630  3.827586  4.241379  3.203704  2.563380  2.446154  2.754386  2.736842  2.907408  3.166667  2.578947  3.204545  3.842105  3.348837  2.960000 
dram[12]:  3.413793  3.877551  3.721312  3.934426  2.023530  2.513514  2.758621  2.524590  2.818182  2.467742  3.020000  3.104167  3.288889  3.081633  2.979167  2.600000 
dram[13]:  2.865672  4.395349  4.107143  4.064516  2.507246  2.312500  2.583333  2.492064  3.122449  2.428571  3.714286  2.524590  3.641026  3.488372  2.735849  2.918367 
dram[14]:  3.980392  4.311111  3.703125  4.584906  2.730159  2.614286  2.271429  2.944444  3.319149  3.019608  3.894737  3.409091  3.266667  2.826923  3.106383  2.716981 
dram[15]:  3.581818  3.438596  3.790323  4.566038  2.864407  2.472973  2.909091  2.892857  3.627907  2.870370  3.511628  3.170213  3.020833  3.040816  3.065217  2.920000 
dram[16]:  4.227273  3.678571  3.319444  4.600000  3.285714  2.557143  3.000000  2.980769  2.980769  2.603448  2.839286  2.818182  2.979167  2.900000  2.940000  2.636364 
dram[17]:  4.085106  3.870370  3.757576  4.207547  3.250000  2.507042  2.771930  3.434783  2.745455  2.283582  3.163265  3.347826  2.903846  2.780000  2.750000  3.042553 
dram[18]:  4.040816  4.697674  3.584615  3.741935  3.103448  2.565217  2.231884  3.319149  3.666667  2.260870  2.750000  3.234043  3.675000  2.119403  3.692308  3.279070 
dram[19]:  3.266667  3.516667  3.148649  4.035714  3.363636  2.932203  2.453125  2.706897  3.326087  2.125000  2.941176  3.422222  2.820000  2.862745  3.340909  3.063830 
dram[20]:  3.410714  3.980392  3.918033  4.666667  3.066667  3.245283  3.240000  3.800000  2.818182  3.326087  2.655172  2.814815  2.482759  3.789474  2.769231  2.860000 
dram[21]:  2.676471  4.081633  3.405797  3.500000  2.983871  2.621212  2.775862  3.533333  2.851852  2.961539  3.756098  3.234043  2.958333  2.900000  3.085106  3.441860 
dram[22]:  3.456140  3.360656  3.950820  4.660000  2.657143  2.414286  3.080000  3.250000  2.412699  2.714286  3.163265  3.148936  2.666667  3.585366  3.041667  3.536585 
dram[23]:  3.200000  3.867924  4.017241  4.620000  2.920635  2.741935  2.348485  3.658537  2.378788  2.593220  2.719298  3.208333  2.618182  2.811321  2.920000  3.575000 
dram[24]:  3.107692  4.000000  4.647059  3.236111  2.671642  2.661538  3.208333  2.402985  2.803571  2.943396  4.054054  2.353846  2.769231  3.725000  2.561404  3.285714 
dram[25]:  3.233333  3.678571  3.967213  3.671875  3.016393  2.932203  3.431818  2.655738  2.980769  2.836364  3.923077  2.960784  4.375000  2.754717  3.062500  3.155555 
dram[26]:  3.322034  4.234043  4.509091  3.380282  2.289474  2.558824  2.905660  2.745763  2.777778  3.948718  3.020408  3.208333  2.978723  3.062500  3.871795  2.784314 
dram[27]:  2.681159  3.075758  4.730769  3.560606  2.888889  2.597015  2.467742  2.650000  2.924528  3.255319  2.796296  3.534884  2.711539  3.512195  3.972973  3.279070 
dram[28]:  3.316667  3.880000  3.806452  3.734375  2.552239  2.360000  2.771930  2.343284  2.533333  2.358209  3.081633  3.304348  2.769231  2.979592  2.534483  2.703704 
dram[29]:  3.578947  3.826923  4.895833  4.509434  2.819672  2.983051  2.890909  2.706897  2.637931  2.627119  3.145833  2.516667  3.272727  3.348837  3.820513  3.250000 
dram[30]:  3.153846  3.614035  3.594203  3.666667  2.761905  2.806452  3.208333  2.548387  2.781818  2.616667  3.454545  3.039216  2.792453  3.085106  2.360656  2.979167 
dram[31]:  2.970149  3.491228  4.033898  3.530303  2.656716  2.868852  2.644068  2.701754  3.229167  3.382979  3.040816  3.756098  3.309524  3.842105  3.288889  2.500000 
average row locality = 87258/28101 = 3.105156
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        48        46        86        82        16        22         0         0         0         0         0         0         0         0         0         0 
dram[1]:        52        48        76        84        16        18         0         0         0         0         0         0         0         0         0         0 
dram[2]:        48        52        74        86        16        18         0         0         0         0         0         0         0         0         0         0 
dram[3]:        48        46        86        88        16        18         0         0         0         0         0         0         0         0         0         0 
dram[4]:        44        42        74        82        16        22         0         0         0         0         0         0         0         0         0         0 
dram[5]:        50        38        80        74        16        18         0         0         0         0         0         0         0         0         0         0 
dram[6]:        48        48        76        72        16        18         0         0         0         0         0         0         0         0         0         0 
dram[7]:        50        44        78        74        16        18         0         0         0         0         0         0         0         0         0         0 
dram[8]:        50        40        82        84        16        26         0         0         0         0         0         0         0         0         0         0 
dram[9]:        52        46        78        88        16        26         0         0         0         0         0         0         0         0         0         0 
dram[10]:        44        42        78        84        16        26         0         0         0         0         0         0         0         0         0         0 
dram[11]:        50        44        70        90        16        26         0         0         0         0         0         0         0         0         0         0 
dram[12]:        46        40        76        84        16        26         0         0         0         0         0         0         0         0         0         0 
dram[13]:        42        42        76        96        16        26         0         0         0         0         0         0         0         0         0         0 
dram[14]:        54        42        80        92        16        26         0         0         0         0         0         0         0         0         0         0 
dram[15]:        48        44        80        88        16        26         0         0         0         0         0         0         0         0         0         0 
dram[16]:        36        54        88        76        26        18         0         0         0         0         0         0         0         0         0         0 
dram[17]:        42        54        94        70        26        18         0         0         0         0         0         0         0         0         0         0 
dram[18]:        42        46        82        76        26        18         0         0         0         0         0         0         0         0         0         0 
dram[19]:        44        52        82        70        26        18         0         0         0         0         0         0         0         0         0         0 
dram[20]:        40        52        86        78        26        17         0         0         0         0         0         0         0         0         0         0 
dram[21]:        36        50        84        76        26        18         0         0         0         0         0         0         0         0         0         0 
dram[22]:        44        50        88        75        26        16         0         0         0         0         0         0         0         0         0         0 
dram[23]:        40        50        84        76        26        16         0         0         0         0         0         0         0         0         0         0 
dram[24]:        45        48        78        82        24        18         0         0         0         0         0         0         0         0         0         0 
dram[25]:        40        50        84        84        24        18         0         0         0         0         0         0         0         0         0         0 
dram[26]:        40        50        88        82        20        18         0         0         0         0         0         0         0         0         0         0 
dram[27]:        34        48        86        82        18        18         0         0         0         0         0         0         0         0         0         0 
dram[28]:        44        48        84        84        18        18         0         0         0         0         0         0         0         0         0         0 
dram[29]:        46        50        80        84        18        18         0         0         0         0         0         0         0         0         0         0 
dram[30]:        52        52        90        81        18        18         0         0         0         0         0         0         0         0         0         0 
dram[31]:        48        50        84        80        18        18         0         0         0         0         0         0         0         0         0         0 
total dram reads = 9436
min_bank_accesses = 0!
chip skew: 311/276 = 1.13
number of total write accesses:
dram[0]:       604       592       636       612       644       632       620       632       628       604       608       596       568       580       592       572 
dram[1]:       592       588       616       612       656       628       636       624       608       604       616       600       584       584       596       580 
dram[2]:       608       596       612       612       636       616       624       628       640       624       632       596       576       592       576       552 
dram[3]:       584       604       620       608       640       616       640       636       612       612       596       628       568       588       592       572 
dram[4]:       604       616       608       604       652       636       624       624       600       620       592       596       580       588       588       572 
dram[5]:       604       608       604       620       652       636       628       640       604       628       608       604       580       584       576       552 
dram[6]:       616       604       608       624       624       628       636       612       608       616       612       616       584       596       564       564 
dram[7]:       608       608       608       624       628       624       632       636       624       608       624       588       580       584       584       556 
dram[8]:       600       600       612       616       624       624       644       640       616       632       620       596       580       576       564       584 
dram[9]:       592       604       604       608       640       632       648       628       624       624       620       592       580       560       580       588 
dram[10]:       588       604       636       628       640       620       616       604       600       636       604       604       580       564       588       608 
dram[11]:       604       608       608       624       628       624       636       628       624       628       608       588       564       584       576       592 
dram[12]:       608       600       604       624       624       640       640       616       620       612       604       596       592       604       572       572 
dram[13]:       600       588       616       624       628       636       620       628       612       612       624       616       568       600       580       572 
dram[14]:       596       608       628       604       624       628       636       636       624       616       592       600       588       588       584       576 
dram[15]:       596       608       620       616       612       628       640       648       624       620       604       596       580       596       564       584 
dram[16]:       600       608       604       616       632       644       612       620       620       604       636       620       572       580       588       580 
dram[17]:       600       620       616       612       624       640       632       632       604       612       620       616       604       556       572       572 
dram[18]:       624       624       604       624       616       636       616       624       616       624       616       608       588       568       576       564 
dram[19]:       608       636       604       624       636       620       628       628       612       612       600       616       564       584       588       576 
dram[20]:       604       604       612       640       632       620       648       608       620       612       616       608       576       576       576       572 
dram[21]:       584       600       604       620       636       620       644       636       616       616       616       608       568       580       580       592 
dram[22]:       612       620       612       632       640       612       616       624       608       608       620       592       576       588       584       580 
dram[23]:       608       620       596       620       632       616       620       600       628       612       620       616       576       596       584       572 
dram[24]:       628       608       636       604       620       620       616       644       628       624       600       612       576       596       584       552 
dram[25]:       616       624       632       604       640       620       604       648       620       624       612       604       560       584       588       568 
dram[26]:       624       596       640       632       616       624       616       648       600       616       592       616       560       588       604       568 
dram[27]:       604       620       640       612       656       624       612       636       620       612       604       608       564       576       588       564 
dram[28]:       620       584       608       620       612       636       632       628       608       632       604       608       576       584       588       584 
dram[29]:       632       596       620       620       616       632       636       628       612       620       604       604       576       576       596       572 
dram[30]:       612       616       632       600       624       624       616       632       612       628       608       620       592       580       576       572 
dram[31]:       604       596       616       612       640       628       624       616       620       636       596       616       556       584       592       600 
total dram writes = 311288
bank skew: 656/552 = 1.19
chip skew: 9748/9704 = 1.00
average mf latency per bank:
dram[0]:       1332      1481      1408      1610       978      1030       514       482       455       495       439       457       501       498       473       450
dram[1]:       1276      1646      1446      1557       950       925       484       487       481       492       449       473       501       512       434       442
dram[2]:       1308      1509      2176      2318       998      1090       500       514       451       467       461       468       477       510       452       464
dram[3]:       1327      1425      1382      1885      1049      1056       493       478       472       488       448       427       506       518       446       442
dram[4]:       1229      1308      1345      1384       935       830       501       484       500       464       463       456       511       491       458       435
dram[5]:       1207      1325      1354      1308       936       902       518       498       493       463       460       472       494       496       436       456
dram[6]:       1276      1581      1616      1433       917      1084       493       506       496       469       471       481       501       509       487       453
dram[7]:       1283      1436      1335      1489      1083       937       478       481       471       464       442       488       494       529       477       463
dram[8]:       1274      1366      1406      1491       951      1155       491       513       459       473       432       479       506       490       477       488
dram[9]:       1284      1408      1516      1737       872      1086       477       481       468       463       451       473       524       514       420       466
dram[10]:       1293      1380      1927      2077       980      1046       504       520       507       468       479       456       514       520       419       430
dram[11]:       1231      1333      1397      1899       980      1036       502       501       477       476       448       484       509       475       424       432
dram[12]:       1264      1410      1442      1513       952      1108       491       502       464       484       483       481       507       485       451       488
dram[13]:       1311      1440      1656      1600       877      1030       490       497       473       478       463       452       527       492       416       464
dram[14]:       1285      1349      1636      1904       977      1131       499       497       489       500       487       460       501       505       443       443
dram[15]:       1300      1389      1479      1730      1096      1068       516       498       465       488       445       452       505       469       453       444
dram[16]:       1263      1225      1547      1630      1105       853       491       475       443       469       423       452       497       492       435       433
dram[17]:       1241      1279      1671      1663      1175       882       456       492       466       474       459       472       482       525       441       442
dram[18]:       1210      1197      1650      1549      1257       973       489       493       472       474       434       466       477       517       459       472
dram[19]:       1227      1223      1972      2205      1350      1026       506       511       454       480       465       485       502       531       432       468
dram[20]:       1239      1255      1528      1427       996       968       444       499       459       453       449       456       493       505       457       451
dram[21]:       1258      1213      1658      1511      1046       928       454       471       477       455       466       471       497       498       440       438
dram[22]:       1235      1203      1866      1569      1135      1099       482       476       481       453       464       489       494       509       441       455
dram[23]:       1253      1206      1648      1683      1109      1030       487       509       473       449       441       461       494       490       427       473
dram[24]:       1160      1524      1734      1463      1032      1021       493       473       461       455       458       449       485       482       430       480
dram[25]:       1183      1373      1481      1476      1092       987       486       464       478       467       449       448       504       496       446       460
dram[26]:       1221      1402      1523      1502       992      1042       494       459       485       484       460       457       518       482       430       470
dram[27]:       1199      1383      1525      2104      1132       973       501       505       482       488       473       450       515       510       450       462
dram[28]:       1178      1348      1579      1498      1013       868       477       490       466       449       469       436       487       494       460       445
dram[29]:       1203      1557      1531      1408      1063       917       476       477       476       470       453       427       495       500       444       443
dram[30]:       1237      1547      1676      1627      1021       946       493       472       472       464       456       444       489       496       439       466
dram[31]:       1231      1718      1618      1663       983       988       498       491       483       462       481       438       510       482       434       432
maximum mf latency per bank:
dram[0]:        924       777       961       796       829       819       861       833       881       845       744       855       874       919       954       699
dram[1]:        904       753       960       928       739       913       847       834       875       835       757       856       878       964       954       704
dram[2]:        926       774      2637      1949       688      1085       909       833       919       733       758       671       777       943       798       703
dram[3]:        890       752       900      1469       634       999       915       716       893       824       721       712       854       963       798       671
dram[4]:        881       713       943       816       697       823       904       864       937       695       824       741       798       677       735       769
dram[5]:        881       731       950       731       765       817       899       870       932       789       796       782       762       920       770       835
dram[6]:       1119      1160      1223       888       826       943       860       744       930       801       884       883       826       930       771       880
dram[7]:        886       822       763       925       898       794       903       796       920       848       617       764       842       931       820       849
dram[8]:        888       709       932       803       919       671       819       858       829       911       714       757       889       784       835       737
dram[9]:        786       988      1049      1074       930       645       680       846       799       769       823       823       943       854       734       925
dram[10]:        918      1085      1900      1630       807       704       930       853       925       882      1097       763       971       981       530      1104
dram[11]:        657       786       802      1592       918       709       821       823       752       877       853       765       719       884       666       722
dram[12]:        699       858       908       802       794       777       814       911       796       919       713       889       932       813       629       756
dram[13]:        900       931      1328      1207       851       641       860       907       837       982       721       761       931       824       767       713
dram[14]:        733      1019      1738      1088       825       677       863       820       835       915       854       872       949       847       809       667
dram[15]:        747       926       859      1102       822       674       821       904       831       899       737       719       848       692       832       743
dram[16]:        897       756       878      1061       775       631       818       903       758       940       712       700       685       742       786       709
dram[17]:        712       741       887       850       808       765       817       818       680       906       822       884       709       813       659       717
dram[18]:        879       806      1179       982       830       796      1030      1023       897       982       791       888       700       761       827       732
dram[19]:        882       750      1606      2350       826       684       935       846       763       968       771       889       702       930       884       732
dram[20]:        909       831       810       933       811       755       953       812       849       809       716       718       836       952       824       668
dram[21]:        919       831       898       920       818       770       854       851       884       832       767       871       872       798       695       764
dram[22]:        905       648      1339       934       742       847       878       866       878       831       687       766       926      1001       803       709
dram[23]:        901       715       800       932       734       907       949       896       912       807       619       767       640       942       801       713
dram[24]:        805       927      1054       841       697       778       827       750       913       859       734       738       764       878       731       829
dram[25]:        739       740       942       843       775       905       824       770       871       850       922       730       830       877       731       795
dram[26]:        870       926       952       818       797       866       897       820       920       833       775       995       830       706       788       758
dram[27]:        817       943       951      1884       856       661       787       927       924       858       833       813       829       919       694       822
dram[28]:        777       931       974       728       685       904       821       846       934       725       853       716       751       928       897       770
dram[29]:        776       927      1049       676       685       918       824       862       933       784       628       711       746       698       897       684
dram[30]:        933       921      1040       897       820       940       879       977      1020       800       935       784       812       897       706       973
dram[31]:       1065      1059       961       945       733       705       821       736       911       765       930       866       766       893       710       956
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=95476 n_nop=84427 n_act=846 n_pre=830 n_ref_event=0 n_req=2730 n_rd=300 n_rd_L2_A=0 n_write=0 n_wr_bk=9720 bw_util=0.1049
n_activity=26265 dram_eff=0.3815
bk0: 48a 92693i bk1: 46a 93200i bk2: 86a 92576i bk3: 82a 92765i bk4: 16a 92544i bk5: 22a 92564i bk6: 0a 92736i bk7: 0a 92720i bk8: 0a 92354i bk9: 0a 93105i bk10: 0a 92678i bk11: 0a 93248i bk12: 0a 93137i bk13: 0a 93058i bk14: 0a 93273i bk15: 0a 93020i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.690110
Row_Buffer_Locality_read = 0.933333
Row_Buffer_Locality_write = 0.660082
Bank_Level_Parallism = 2.132560
Bank_Level_Parallism_Col = 1.842439
Bank_Level_Parallism_Ready = 1.419062
write_to_read_ratio_blp_rw_average = 0.970613
GrpLevelPara = 1.504653 

BW Util details:
bwutil = 0.104948 
total_CMD = 95476 
util_bw = 10020 
Wasted_Col = 7806 
Wasted_Row = 3123 
Idle = 74527 

BW Util Bottlenecks: 
RCDc_limit = 172 
RCDWRc_limit = 4613 
WTRc_limit = 112 
RTWc_limit = 707 
CCDLc_limit = 5389 
rwq = 0 
CCDLc_limit_alone = 5339 
WTRc_limit_alone = 98 
RTWc_limit_alone = 671 

Commands details: 
total_CMD = 95476 
n_nop = 84427 
Read = 300 
Write = 0 
L2_Alloc = 0 
L2_WB = 9720 
n_act = 846 
n_pre = 830 
n_ref = 0 
n_req = 2730 
total_req = 10020 

Dual Bus Interface Util: 
issued_total_row = 1676 
issued_total_col = 10020 
Row_Bus_Util =  0.017554 
CoL_Bus_Util = 0.104948 
Either_Row_CoL_Bus_Util = 0.115725 
Issued_on_Two_Bus_Simul_Util = 0.006777 
issued_two_Eff = 0.058557 
queue_avg = 0.208723 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=37 avg=0.208723
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=95476 n_nop=84416 n_act=875 n_pre=859 n_ref_event=0 n_req=2725 n_rd=294 n_rd_L2_A=0 n_write=0 n_wr_bk=9724 bw_util=0.1049
n_activity=26987 dram_eff=0.3712
bk0: 52a 93091i bk1: 48a 92806i bk2: 76a 92430i bk3: 84a 92302i bk4: 16a 92446i bk5: 18a 92331i bk6: 0a 92592i bk7: 0a 92317i bk8: 0a 92898i bk9: 0a 93009i bk10: 0a 92973i bk11: 0a 93101i bk12: 0a 93127i bk13: 0a 93266i bk14: 0a 92942i bk15: 0a 93285i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.678899
Row_Buffer_Locality_read = 0.931973
Row_Buffer_Locality_write = 0.648293
Bank_Level_Parallism = 2.126937
Bank_Level_Parallism_Col = 1.840968
Bank_Level_Parallism_Ready = 1.431723
write_to_read_ratio_blp_rw_average = 0.970682
GrpLevelPara = 1.526963 

BW Util details:
bwutil = 0.104927 
total_CMD = 95476 
util_bw = 10018 
Wasted_Col = 7793 
Wasted_Row = 3546 
Idle = 74119 

BW Util Bottlenecks: 
RCDc_limit = 171 
RCDWRc_limit = 4658 
WTRc_limit = 109 
RTWc_limit = 348 
CCDLc_limit = 5051 
rwq = 0 
CCDLc_limit_alone = 5026 
WTRc_limit_alone = 102 
RTWc_limit_alone = 330 

Commands details: 
total_CMD = 95476 
n_nop = 84416 
Read = 294 
Write = 0 
L2_Alloc = 0 
L2_WB = 9724 
n_act = 875 
n_pre = 859 
n_ref = 0 
n_req = 2725 
total_req = 10018 

Dual Bus Interface Util: 
issued_total_row = 1734 
issued_total_col = 10018 
Row_Bus_Util =  0.018162 
CoL_Bus_Util = 0.104927 
Either_Row_CoL_Bus_Util = 0.115841 
Issued_on_Two_Bus_Simul_Util = 0.007248 
issued_two_Eff = 0.062568 
queue_avg = 0.242490 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.24249
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=95476 n_nop=84343 n_act=905 n_pre=889 n_ref_event=0 n_req=2724 n_rd=294 n_rd_L2_A=0 n_write=0 n_wr_bk=9720 bw_util=0.1049
n_activity=27246 dram_eff=0.3675
bk0: 48a 92626i bk1: 52a 92680i bk2: 74a 92832i bk3: 86a 92806i bk4: 16a 92564i bk5: 18a 92670i bk6: 0a 93015i bk7: 0a 92731i bk8: 0a 92281i bk9: 0a 92574i bk10: 0a 92541i bk11: 0a 93021i bk12: 0a 93040i bk13: 0a 93003i bk14: 0a 93214i bk15: 0a 92913i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.667768
Row_Buffer_Locality_read = 0.928571
Row_Buffer_Locality_write = 0.636214
Bank_Level_Parallism = 2.095615
Bank_Level_Parallism_Col = 1.814035
Bank_Level_Parallism_Ready = 1.446175
write_to_read_ratio_blp_rw_average = 0.970065
GrpLevelPara = 1.485269 

BW Util details:
bwutil = 0.104885 
total_CMD = 95476 
util_bw = 10014 
Wasted_Col = 8281 
Wasted_Row = 3574 
Idle = 73607 

BW Util Bottlenecks: 
RCDc_limit = 177 
RCDWRc_limit = 4988 
WTRc_limit = 140 
RTWc_limit = 393 
CCDLc_limit = 5412 
rwq = 0 
CCDLc_limit_alone = 5374 
WTRc_limit_alone = 125 
RTWc_limit_alone = 370 

Commands details: 
total_CMD = 95476 
n_nop = 84343 
Read = 294 
Write = 0 
L2_Alloc = 0 
L2_WB = 9720 
n_act = 905 
n_pre = 889 
n_ref = 0 
n_req = 2724 
total_req = 10014 

Dual Bus Interface Util: 
issued_total_row = 1794 
issued_total_col = 10014 
Row_Bus_Util =  0.018790 
CoL_Bus_Util = 0.104885 
Either_Row_CoL_Bus_Util = 0.116605 
Issued_on_Two_Bus_Simul_Util = 0.007070 
issued_two_Eff = 0.060631 
queue_avg = 0.227366 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.227366
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=95476 n_nop=84416 n_act=885 n_pre=869 n_ref_event=0 n_req=2731 n_rd=302 n_rd_L2_A=0 n_write=0 n_wr_bk=9716 bw_util=0.1049
n_activity=26367 dram_eff=0.3799
bk0: 48a 92869i bk1: 46a 93016i bk2: 86a 92375i bk3: 88a 92650i bk4: 16a 92245i bk5: 18a 92749i bk6: 0a 92502i bk7: 0a 92667i bk8: 0a 93450i bk9: 0a 93052i bk10: 0a 92980i bk11: 0a 92658i bk12: 0a 93004i bk13: 0a 93244i bk14: 0a 93008i bk15: 0a 92930i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.675943
Row_Buffer_Locality_read = 0.923841
Row_Buffer_Locality_write = 0.645121
Bank_Level_Parallism = 2.137531
Bank_Level_Parallism_Col = 1.810849
Bank_Level_Parallism_Ready = 1.385506
write_to_read_ratio_blp_rw_average = 0.969723
GrpLevelPara = 1.497999 

BW Util details:
bwutil = 0.104927 
total_CMD = 95476 
util_bw = 10018 
Wasted_Col = 7775 
Wasted_Row = 3235 
Idle = 74448 

BW Util Bottlenecks: 
RCDc_limit = 213 
RCDWRc_limit = 4648 
WTRc_limit = 153 
RTWc_limit = 214 
CCDLc_limit = 5216 
rwq = 0 
CCDLc_limit_alone = 5195 
WTRc_limit_alone = 144 
RTWc_limit_alone = 202 

Commands details: 
total_CMD = 95476 
n_nop = 84416 
Read = 302 
Write = 0 
L2_Alloc = 0 
L2_WB = 9716 
n_act = 885 
n_pre = 869 
n_ref = 0 
n_req = 2731 
total_req = 10018 

Dual Bus Interface Util: 
issued_total_row = 1754 
issued_total_col = 10018 
Row_Bus_Util =  0.018371 
CoL_Bus_Util = 0.104927 
Either_Row_CoL_Bus_Util = 0.115841 
Issued_on_Two_Bus_Simul_Util = 0.007457 
issued_two_Eff = 0.064376 
queue_avg = 0.236091 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.236091
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=95476 n_nop=84413 n_act=877 n_pre=861 n_ref_event=0 n_req=2706 n_rd=280 n_rd_L2_A=0 n_write=0 n_wr_bk=9704 bw_util=0.1046
n_activity=26389 dram_eff=0.3783
bk0: 44a 92702i bk1: 42a 92721i bk2: 74a 92196i bk3: 82a 92459i bk4: 16a 92449i bk5: 22a 92904i bk6: 0a 92714i bk7: 0a 92867i bk8: 0a 92623i bk9: 0a 92951i bk10: 0a 92976i bk11: 0a 93424i bk12: 0a 93030i bk13: 0a 92798i bk14: 0a 93242i bk15: 0a 92878i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.675905
Row_Buffer_Locality_read = 0.939286
Row_Buffer_Locality_write = 0.645507
Bank_Level_Parallism = 2.139228
Bank_Level_Parallism_Col = 1.838712
Bank_Level_Parallism_Ready = 1.413862
write_to_read_ratio_blp_rw_average = 0.972301
GrpLevelPara = 1.509567 

BW Util details:
bwutil = 0.104571 
total_CMD = 95476 
util_bw = 9984 
Wasted_Col = 7855 
Wasted_Row = 3378 
Idle = 74259 

BW Util Bottlenecks: 
RCDc_limit = 165 
RCDWRc_limit = 4712 
WTRc_limit = 122 
RTWc_limit = 472 
CCDLc_limit = 5241 
rwq = 0 
CCDLc_limit_alone = 5189 
WTRc_limit_alone = 110 
RTWc_limit_alone = 432 

Commands details: 
total_CMD = 95476 
n_nop = 84413 
Read = 280 
Write = 0 
L2_Alloc = 0 
L2_WB = 9704 
n_act = 877 
n_pre = 861 
n_ref = 0 
n_req = 2706 
total_req = 9984 

Dual Bus Interface Util: 
issued_total_row = 1738 
issued_total_col = 9984 
Row_Bus_Util =  0.018204 
CoL_Bus_Util = 0.104571 
Either_Row_CoL_Bus_Util = 0.115872 
Issued_on_Two_Bus_Simul_Util = 0.006902 
issued_two_Eff = 0.059568 
queue_avg = 0.230257 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.230257
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=95476 n_nop=84440 n_act=872 n_pre=856 n_ref_event=0 n_req=2708 n_rd=276 n_rd_L2_A=0 n_write=0 n_wr_bk=9728 bw_util=0.1048
n_activity=26339 dram_eff=0.3798
bk0: 50a 92675i bk1: 38a 92487i bk2: 80a 92832i bk3: 74a 92883i bk4: 16a 92520i bk5: 18a 92468i bk6: 0a 92669i bk7: 0a 92892i bk8: 0a 92961i bk9: 0a 92806i bk10: 0a 93146i bk11: 0a 93205i bk12: 0a 93021i bk13: 0a 93087i bk14: 0a 92799i bk15: 0a 93487i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.677991
Row_Buffer_Locality_read = 0.938406
Row_Buffer_Locality_write = 0.648438
Bank_Level_Parallism = 2.099522
Bank_Level_Parallism_Col = 1.798024
Bank_Level_Parallism_Ready = 1.365454
write_to_read_ratio_blp_rw_average = 0.972199
GrpLevelPara = 1.509568 

BW Util details:
bwutil = 0.104780 
total_CMD = 95476 
util_bw = 10004 
Wasted_Col = 7806 
Wasted_Row = 3331 
Idle = 74335 

BW Util Bottlenecks: 
RCDc_limit = 144 
RCDWRc_limit = 4660 
WTRc_limit = 207 
RTWc_limit = 257 
CCDLc_limit = 5301 
rwq = 0 
CCDLc_limit_alone = 5270 
WTRc_limit_alone = 194 
RTWc_limit_alone = 239 

Commands details: 
total_CMD = 95476 
n_nop = 84440 
Read = 276 
Write = 0 
L2_Alloc = 0 
L2_WB = 9728 
n_act = 872 
n_pre = 856 
n_ref = 0 
n_req = 2708 
total_req = 10004 

Dual Bus Interface Util: 
issued_total_row = 1728 
issued_total_col = 10004 
Row_Bus_Util =  0.018099 
CoL_Bus_Util = 0.104780 
Either_Row_CoL_Bus_Util = 0.115589 
Issued_on_Two_Bus_Simul_Util = 0.007290 
issued_two_Eff = 0.063066 
queue_avg = 0.232456 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.232456
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=95476 n_nop=84363 n_act=933 n_pre=917 n_ref_event=0 n_req=2706 n_rd=278 n_rd_L2_A=0 n_write=0 n_wr_bk=9712 bw_util=0.1046
n_activity=27090 dram_eff=0.3688
bk0: 48a 92504i bk1: 48a 92711i bk2: 76a 92619i bk3: 72a 92542i bk4: 16a 92400i bk5: 18a 92508i bk6: 0a 92638i bk7: 0a 92683i bk8: 0a 92441i bk9: 0a 92821i bk10: 0a 92782i bk11: 0a 93023i bk12: 0a 93181i bk13: 0a 93346i bk14: 0a 93206i bk15: 0a 93245i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.655211
Row_Buffer_Locality_read = 0.928058
Row_Buffer_Locality_write = 0.623970
Bank_Level_Parallism = 2.112879
Bank_Level_Parallism_Col = 1.773265
Bank_Level_Parallism_Ready = 1.352853
write_to_read_ratio_blp_rw_average = 0.967938
GrpLevelPara = 1.501935 

BW Util details:
bwutil = 0.104634 
total_CMD = 95476 
util_bw = 9990 
Wasted_Col = 8159 
Wasted_Row = 3467 
Idle = 73860 

BW Util Bottlenecks: 
RCDc_limit = 170 
RCDWRc_limit = 5060 
WTRc_limit = 258 
RTWc_limit = 281 
CCDLc_limit = 5310 
rwq = 0 
CCDLc_limit_alone = 5255 
WTRc_limit_alone = 232 
RTWc_limit_alone = 252 

Commands details: 
total_CMD = 95476 
n_nop = 84363 
Read = 278 
Write = 0 
L2_Alloc = 0 
L2_WB = 9712 
n_act = 933 
n_pre = 917 
n_ref = 0 
n_req = 2706 
total_req = 9990 

Dual Bus Interface Util: 
issued_total_row = 1850 
issued_total_col = 9990 
Row_Bus_Util =  0.019377 
CoL_Bus_Util = 0.104634 
Either_Row_CoL_Bus_Util = 0.116396 
Issued_on_Two_Bus_Simul_Util = 0.007614 
issued_two_Eff = 0.065419 
queue_avg = 0.240752 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.240752
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=95476 n_nop=84388 n_act=876 n_pre=860 n_ref_event=0 n_req=2709 n_rd=280 n_rd_L2_A=0 n_write=0 n_wr_bk=9716 bw_util=0.1047
n_activity=26500 dram_eff=0.3772
bk0: 50a 92751i bk1: 44a 92931i bk2: 78a 92608i bk3: 74a 92730i bk4: 16a 92690i bk5: 18a 92649i bk6: 0a 92641i bk7: 0a 92753i bk8: 0a 92729i bk9: 0a 92885i bk10: 0a 92720i bk11: 0a 93445i bk12: 0a 93133i bk13: 0a 93165i bk14: 0a 92892i bk15: 0a 93302i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.676633
Row_Buffer_Locality_read = 0.928571
Row_Buffer_Locality_write = 0.647592
Bank_Level_Parallism = 2.059458
Bank_Level_Parallism_Col = 1.749804
Bank_Level_Parallism_Ready = 1.342037
write_to_read_ratio_blp_rw_average = 0.972108
GrpLevelPara = 1.451382 

BW Util details:
bwutil = 0.104696 
total_CMD = 95476 
util_bw = 9996 
Wasted_Col = 8203 
Wasted_Row = 3312 
Idle = 73965 

BW Util Bottlenecks: 
RCDc_limit = 157 
RCDWRc_limit = 4786 
WTRc_limit = 108 
RTWc_limit = 557 
CCDLc_limit = 5467 
rwq = 0 
CCDLc_limit_alone = 5430 
WTRc_limit_alone = 95 
RTWc_limit_alone = 533 

Commands details: 
total_CMD = 95476 
n_nop = 84388 
Read = 280 
Write = 0 
L2_Alloc = 0 
L2_WB = 9716 
n_act = 876 
n_pre = 860 
n_ref = 0 
n_req = 2709 
total_req = 9996 

Dual Bus Interface Util: 
issued_total_row = 1736 
issued_total_col = 9996 
Row_Bus_Util =  0.018183 
CoL_Bus_Util = 0.104696 
Either_Row_CoL_Bus_Util = 0.116134 
Issued_on_Two_Bus_Simul_Util = 0.006745 
issued_two_Eff = 0.058081 
queue_avg = 0.214996 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.214996
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=95476 n_nop=84413 n_act=892 n_pre=876 n_ref_event=0 n_req=2730 n_rd=298 n_rd_L2_A=0 n_write=0 n_wr_bk=9728 bw_util=0.105
n_activity=26447 dram_eff=0.3791
bk0: 50a 92632i bk1: 40a 93022i bk2: 82a 92499i bk3: 84a 92720i bk4: 16a 92670i bk5: 26a 92498i bk6: 0a 92663i bk7: 0a 92723i bk8: 0a 92919i bk9: 0a 92935i bk10: 0a 92911i bk11: 0a 92821i bk12: 0a 93436i bk13: 0a 92803i bk14: 0a 93215i bk15: 0a 93174i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.673260
Row_Buffer_Locality_read = 0.929530
Row_Buffer_Locality_write = 0.641859
Bank_Level_Parallism = 2.110219
Bank_Level_Parallism_Col = 1.782438
Bank_Level_Parallism_Ready = 1.354877
write_to_read_ratio_blp_rw_average = 0.967961
GrpLevelPara = 1.494345 

BW Util details:
bwutil = 0.105011 
total_CMD = 95476 
util_bw = 10026 
Wasted_Col = 7881 
Wasted_Row = 3278 
Idle = 74291 

BW Util Bottlenecks: 
RCDc_limit = 158 
RCDWRc_limit = 4571 
WTRc_limit = 171 
RTWc_limit = 256 
CCDLc_limit = 5390 
rwq = 0 
CCDLc_limit_alone = 5344 
WTRc_limit_alone = 132 
RTWc_limit_alone = 249 

Commands details: 
total_CMD = 95476 
n_nop = 84413 
Read = 298 
Write = 0 
L2_Alloc = 0 
L2_WB = 9728 
n_act = 892 
n_pre = 876 
n_ref = 0 
n_req = 2730 
total_req = 10026 

Dual Bus Interface Util: 
issued_total_row = 1768 
issued_total_col = 10026 
Row_Bus_Util =  0.018518 
CoL_Bus_Util = 0.105011 
Either_Row_CoL_Bus_Util = 0.115872 
Issued_on_Two_Bus_Simul_Util = 0.007656 
issued_two_Eff = 0.066076 
queue_avg = 0.214190 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.21419
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=95476 n_nop=84323 n_act=906 n_pre=890 n_ref_event=0 n_req=2737 n_rd=306 n_rd_L2_A=0 n_write=0 n_wr_bk=9724 bw_util=0.1051
n_activity=27250 dram_eff=0.3681
bk0: 52a 93016i bk1: 46a 92842i bk2: 78a 92476i bk3: 88a 92714i bk4: 16a 92526i bk5: 26a 92254i bk6: 0a 92576i bk7: 0a 92627i bk8: 0a 92908i bk9: 0a 92832i bk10: 0a 92666i bk11: 0a 93147i bk12: 0a 93022i bk13: 0a 93251i bk14: 0a 92864i bk15: 0a 93089i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.668981
Row_Buffer_Locality_read = 0.934641
Row_Buffer_Locality_write = 0.635541
Bank_Level_Parallism = 2.087214
Bank_Level_Parallism_Col = 1.812602
Bank_Level_Parallism_Ready = 1.365503
write_to_read_ratio_blp_rw_average = 0.970976
GrpLevelPara = 1.498223 

BW Util details:
bwutil = 0.105053 
total_CMD = 95476 
util_bw = 10030 
Wasted_Col = 8031 
Wasted_Row = 3759 
Idle = 73656 

BW Util Bottlenecks: 
RCDc_limit = 169 
RCDWRc_limit = 4892 
WTRc_limit = 87 
RTWc_limit = 828 
CCDLc_limit = 5220 
rwq = 0 
CCDLc_limit_alone = 5153 
WTRc_limit_alone = 78 
RTWc_limit_alone = 770 

Commands details: 
total_CMD = 95476 
n_nop = 84323 
Read = 306 
Write = 0 
L2_Alloc = 0 
L2_WB = 9724 
n_act = 906 
n_pre = 890 
n_ref = 0 
n_req = 2737 
total_req = 10030 

Dual Bus Interface Util: 
issued_total_row = 1796 
issued_total_col = 10030 
Row_Bus_Util =  0.018811 
CoL_Bus_Util = 0.105053 
Either_Row_CoL_Bus_Util = 0.116815 
Issued_on_Two_Bus_Simul_Util = 0.007049 
issued_two_Eff = 0.060343 
queue_avg = 0.263543 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.263543
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=95476 n_nop=84361 n_act=887 n_pre=871 n_ref_event=0 n_req=2720 n_rd=290 n_rd_L2_A=0 n_write=0 n_wr_bk=9720 bw_util=0.1048
n_activity=27126 dram_eff=0.369
bk0: 44a 92724i bk1: 42a 92900i bk2: 78a 92780i bk3: 84a 92446i bk4: 16a 92896i bk5: 26a 92299i bk6: 0a 92474i bk7: 0a 93016i bk8: 0a 93033i bk9: 0a 92672i bk10: 0a 93109i bk11: 0a 93145i bk12: 0a 93099i bk13: 0a 93113i bk14: 0a 93094i bk15: 0a 92957i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.673897
Row_Buffer_Locality_read = 0.931035
Row_Buffer_Locality_write = 0.643210
Bank_Level_Parallism = 2.062029
Bank_Level_Parallism_Col = 1.785690
Bank_Level_Parallism_Ready = 1.339061
write_to_read_ratio_blp_rw_average = 0.968791
GrpLevelPara = 1.492182 

BW Util details:
bwutil = 0.104843 
total_CMD = 95476 
util_bw = 10010 
Wasted_Col = 7982 
Wasted_Row = 3627 
Idle = 73857 

BW Util Bottlenecks: 
RCDc_limit = 189 
RCDWRc_limit = 4860 
WTRc_limit = 198 
RTWc_limit = 313 
CCDLc_limit = 5216 
rwq = 0 
CCDLc_limit_alone = 5158 
WTRc_limit_alone = 175 
RTWc_limit_alone = 278 

Commands details: 
total_CMD = 95476 
n_nop = 84361 
Read = 290 
Write = 0 
L2_Alloc = 0 
L2_WB = 9720 
n_act = 887 
n_pre = 871 
n_ref = 0 
n_req = 2720 
total_req = 10010 

Dual Bus Interface Util: 
issued_total_row = 1758 
issued_total_col = 10010 
Row_Bus_Util =  0.018413 
CoL_Bus_Util = 0.104843 
Either_Row_CoL_Bus_Util = 0.116417 
Issued_on_Two_Bus_Simul_Util = 0.006839 
issued_two_Eff = 0.058749 
queue_avg = 0.229010 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.22901
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=95476 n_nop=84389 n_act=874 n_pre=858 n_ref_event=0 n_req=2727 n_rd=296 n_rd_L2_A=0 n_write=0 n_wr_bk=9724 bw_util=0.1049
n_activity=26909 dram_eff=0.3724
bk0: 50a 92671i bk1: 44a 92639i bk2: 70a 92684i bk3: 90a 92648i bk4: 16a 92808i bk5: 26a 92419i bk6: 0a 92324i bk7: 0a 92689i bk8: 0a 92806i bk9: 0a 92871i bk10: 0a 92895i bk11: 0a 92872i bk12: 0a 93187i bk13: 0a 93383i bk14: 0a 93274i bk15: 0a 93103i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.679501
Row_Buffer_Locality_read = 0.935811
Row_Buffer_Locality_write = 0.648293
Bank_Level_Parallism = 2.092969
Bank_Level_Parallism_Col = 1.809119
Bank_Level_Parallism_Ready = 1.385230
write_to_read_ratio_blp_rw_average = 0.970724
GrpLevelPara = 1.483310 

BW Util details:
bwutil = 0.104948 
total_CMD = 95476 
util_bw = 10020 
Wasted_Col = 8058 
Wasted_Row = 3456 
Idle = 73942 

BW Util Bottlenecks: 
RCDc_limit = 150 
RCDWRc_limit = 4774 
WTRc_limit = 156 
RTWc_limit = 682 
CCDLc_limit = 5533 
rwq = 0 
CCDLc_limit_alone = 5453 
WTRc_limit_alone = 139 
RTWc_limit_alone = 619 

Commands details: 
total_CMD = 95476 
n_nop = 84389 
Read = 296 
Write = 0 
L2_Alloc = 0 
L2_WB = 9724 
n_act = 874 
n_pre = 858 
n_ref = 0 
n_req = 2727 
total_req = 10020 

Dual Bus Interface Util: 
issued_total_row = 1732 
issued_total_col = 10020 
Row_Bus_Util =  0.018141 
CoL_Bus_Util = 0.104948 
Either_Row_CoL_Bus_Util = 0.116123 
Issued_on_Two_Bus_Simul_Util = 0.006965 
issued_two_Eff = 0.059980 
queue_avg = 0.253991 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.253991
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=95476 n_nop=84322 n_act=919 n_pre=903 n_ref_event=0 n_req=2720 n_rd=288 n_rd_L2_A=0 n_write=0 n_wr_bk=9728 bw_util=0.1049
n_activity=26679 dram_eff=0.3754
bk0: 46a 92647i bk1: 40a 92731i bk2: 76a 92568i bk3: 84a 92417i bk4: 16a 92015i bk5: 26a 92261i bk6: 0a 92668i bk7: 0a 92295i bk8: 0a 92859i bk9: 0a 92494i bk10: 0a 93112i bk11: 0a 93252i bk12: 0a 93055i bk13: 0a 92905i bk14: 0a 93218i bk15: 0a 93213i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.662132
Row_Buffer_Locality_read = 0.934028
Row_Buffer_Locality_write = 0.629934
Bank_Level_Parallism = 2.185730
Bank_Level_Parallism_Col = 1.860081
Bank_Level_Parallism_Ready = 1.426118
write_to_read_ratio_blp_rw_average = 0.970114
GrpLevelPara = 1.519892 

BW Util details:
bwutil = 0.104906 
total_CMD = 95476 
util_bw = 10016 
Wasted_Col = 8011 
Wasted_Row = 3305 
Idle = 74144 

BW Util Bottlenecks: 
RCDc_limit = 174 
RCDWRc_limit = 4951 
WTRc_limit = 141 
RTWc_limit = 567 
CCDLc_limit = 5272 
rwq = 0 
CCDLc_limit_alone = 5253 
WTRc_limit_alone = 136 
RTWc_limit_alone = 553 

Commands details: 
total_CMD = 95476 
n_nop = 84322 
Read = 288 
Write = 0 
L2_Alloc = 0 
L2_WB = 9728 
n_act = 919 
n_pre = 903 
n_ref = 0 
n_req = 2720 
total_req = 10016 

Dual Bus Interface Util: 
issued_total_row = 1822 
issued_total_col = 10016 
Row_Bus_Util =  0.019083 
CoL_Bus_Util = 0.104906 
Either_Row_CoL_Bus_Util = 0.116825 
Issued_on_Two_Bus_Simul_Util = 0.007164 
issued_two_Eff = 0.061323 
queue_avg = 0.260432 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.260432
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=95476 n_nop=84375 n_act=899 n_pre=883 n_ref_event=0 n_req=2729 n_rd=298 n_rd_L2_A=0 n_write=0 n_wr_bk=9724 bw_util=0.105
n_activity=26905 dram_eff=0.3725
bk0: 42a 92505i bk1: 42a 93180i bk2: 76a 92715i bk3: 96a 92518i bk4: 16a 92615i bk5: 26a 92151i bk6: 0a 92692i bk7: 0a 92526i bk8: 0a 93132i bk9: 0a 92673i bk10: 0a 93059i bk11: 0a 92691i bk12: 0a 93423i bk13: 0a 93408i bk14: 0a 92973i bk15: 0a 93216i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.670575
Row_Buffer_Locality_read = 0.932886
Row_Buffer_Locality_write = 0.638420
Bank_Level_Parallism = 2.079629
Bank_Level_Parallism_Col = 1.769357
Bank_Level_Parallism_Ready = 1.334165
write_to_read_ratio_blp_rw_average = 0.967154
GrpLevelPara = 1.492461 

BW Util details:
bwutil = 0.104969 
total_CMD = 95476 
util_bw = 10022 
Wasted_Col = 7998 
Wasted_Row = 3555 
Idle = 73901 

BW Util Bottlenecks: 
RCDc_limit = 177 
RCDWRc_limit = 4862 
WTRc_limit = 226 
RTWc_limit = 452 
CCDLc_limit = 5425 
rwq = 0 
CCDLc_limit_alone = 5337 
WTRc_limit_alone = 192 
RTWc_limit_alone = 398 

Commands details: 
total_CMD = 95476 
n_nop = 84375 
Read = 298 
Write = 0 
L2_Alloc = 0 
L2_WB = 9724 
n_act = 899 
n_pre = 883 
n_ref = 0 
n_req = 2729 
total_req = 10022 

Dual Bus Interface Util: 
issued_total_row = 1782 
issued_total_col = 10022 
Row_Bus_Util =  0.018664 
CoL_Bus_Util = 0.104969 
Either_Row_CoL_Bus_Util = 0.116270 
Issued_on_Two_Bus_Simul_Util = 0.007363 
issued_two_Eff = 0.063328 
queue_avg = 0.248974 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.248974
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=95476 n_nop=84422 n_act=847 n_pre=831 n_ref_event=0 n_req=2742 n_rd=310 n_rd_L2_A=0 n_write=0 n_wr_bk=9728 bw_util=0.1051
n_activity=26256 dram_eff=0.3823
bk0: 54a 92752i bk1: 42a 93009i bk2: 80a 92533i bk3: 92a 92855i bk4: 16a 92622i bk5: 26a 92442i bk6: 0a 92250i bk7: 0a 92670i bk8: 0a 92968i bk9: 0a 92951i bk10: 0a 93335i bk11: 0a 93169i bk12: 0a 93127i bk13: 0a 93039i bk14: 0a 93137i bk15: 0a 93042i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.691101
Row_Buffer_Locality_read = 0.929032
Row_Buffer_Locality_write = 0.660773
Bank_Level_Parallism = 2.124283
Bank_Level_Parallism_Col = 1.815046
Bank_Level_Parallism_Ready = 1.366408
write_to_read_ratio_blp_rw_average = 0.970084
GrpLevelPara = 1.502034 

BW Util details:
bwutil = 0.105136 
total_CMD = 95476 
util_bw = 10038 
Wasted_Col = 7699 
Wasted_Row = 3191 
Idle = 74548 

BW Util Bottlenecks: 
RCDc_limit = 173 
RCDWRc_limit = 4485 
WTRc_limit = 192 
RTWc_limit = 420 
CCDLc_limit = 5344 
rwq = 0 
CCDLc_limit_alone = 5300 
WTRc_limit_alone = 181 
RTWc_limit_alone = 387 

Commands details: 
total_CMD = 95476 
n_nop = 84422 
Read = 310 
Write = 0 
L2_Alloc = 0 
L2_WB = 9728 
n_act = 847 
n_pre = 831 
n_ref = 0 
n_req = 2742 
total_req = 10038 

Dual Bus Interface Util: 
issued_total_row = 1678 
issued_total_col = 10038 
Row_Bus_Util =  0.017575 
CoL_Bus_Util = 0.105136 
Either_Row_CoL_Bus_Util = 0.115778 
Issued_on_Two_Bus_Simul_Util = 0.006934 
issued_two_Eff = 0.059888 
queue_avg = 0.243527 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.243527
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=95476 n_nop=84409 n_act=851 n_pre=835 n_ref_event=0 n_req=2736 n_rd=302 n_rd_L2_A=0 n_write=0 n_wr_bk=9736 bw_util=0.1051
n_activity=26587 dram_eff=0.3776
bk0: 48a 92857i bk1: 44a 92763i bk2: 80a 92405i bk3: 88a 92729i bk4: 16a 92741i bk5: 26a 92373i bk6: 0a 92571i bk7: 0a 92519i bk8: 0a 93134i bk9: 0a 92696i bk10: 0a 93099i bk11: 0a 93001i bk12: 0a 93046i bk13: 0a 92921i bk14: 0a 93166i bk15: 0a 93125i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.688962
Row_Buffer_Locality_read = 0.923841
Row_Buffer_Locality_write = 0.659819
Bank_Level_Parallism = 2.122846
Bank_Level_Parallism_Col = 1.841488
Bank_Level_Parallism_Ready = 1.411536
write_to_read_ratio_blp_rw_average = 0.967268
GrpLevelPara = 1.496245 

BW Util details:
bwutil = 0.105136 
total_CMD = 95476 
util_bw = 10038 
Wasted_Col = 7861 
Wasted_Row = 3396 
Idle = 74181 

BW Util Bottlenecks: 
RCDc_limit = 209 
RCDWRc_limit = 4529 
WTRc_limit = 88 
RTWc_limit = 720 
CCDLc_limit = 5310 
rwq = 0 
CCDLc_limit_alone = 5261 
WTRc_limit_alone = 81 
RTWc_limit_alone = 678 

Commands details: 
total_CMD = 95476 
n_nop = 84409 
Read = 302 
Write = 0 
L2_Alloc = 0 
L2_WB = 9736 
n_act = 851 
n_pre = 835 
n_ref = 0 
n_req = 2736 
total_req = 10038 

Dual Bus Interface Util: 
issued_total_row = 1686 
issued_total_col = 10038 
Row_Bus_Util =  0.017659 
CoL_Bus_Util = 0.105136 
Either_Row_CoL_Bus_Util = 0.115914 
Issued_on_Two_Bus_Simul_Util = 0.006881 
issued_two_Eff = 0.059366 
queue_avg = 0.235567 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.235567
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=95476 n_nop=84363 n_act=875 n_pre=859 n_ref_event=0 n_req=2732 n_rd=298 n_rd_L2_A=0 n_write=0 n_wr_bk=9736 bw_util=0.1051
n_activity=26480 dram_eff=0.3789
bk0: 36a 92968i bk1: 54a 92734i bk2: 88a 92354i bk3: 76a 92813i bk4: 26a 92525i bk5: 18a 92421i bk6: 0a 92904i bk7: 0a 92801i bk8: 0a 92908i bk9: 0a 92636i bk10: 0a 92739i bk11: 0a 92617i bk12: 0a 92769i bk13: 0a 92887i bk14: 0a 92982i bk15: 0a 92995i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.679722
Row_Buffer_Locality_read = 0.932886
Row_Buffer_Locality_write = 0.648726
Bank_Level_Parallism = 2.168587
Bank_Level_Parallism_Col = 1.862345
Bank_Level_Parallism_Ready = 1.490931
write_to_read_ratio_blp_rw_average = 0.965707
GrpLevelPara = 1.494250 

BW Util details:
bwutil = 0.105094 
total_CMD = 95476 
util_bw = 10034 
Wasted_Col = 8030 
Wasted_Row = 3284 
Idle = 74128 

BW Util Bottlenecks: 
RCDc_limit = 150 
RCDWRc_limit = 4826 
WTRc_limit = 143 
RTWc_limit = 270 
CCDLc_limit = 5562 
rwq = 0 
CCDLc_limit_alone = 5527 
WTRc_limit_alone = 124 
RTWc_limit_alone = 254 

Commands details: 
total_CMD = 95476 
n_nop = 84363 
Read = 298 
Write = 0 
L2_Alloc = 0 
L2_WB = 9736 
n_act = 875 
n_pre = 859 
n_ref = 0 
n_req = 2732 
total_req = 10034 

Dual Bus Interface Util: 
issued_total_row = 1734 
issued_total_col = 10034 
Row_Bus_Util =  0.018162 
CoL_Bus_Util = 0.105094 
Either_Row_CoL_Bus_Util = 0.116396 
Issued_on_Two_Bus_Simul_Util = 0.006860 
issued_two_Eff = 0.058940 
queue_avg = 0.281704 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.281704
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=95476 n_nop=84431 n_act=868 n_pre=852 n_ref_event=0 n_req=2737 n_rd=304 n_rd_L2_A=0 n_write=0 n_wr_bk=9732 bw_util=0.1051
n_activity=26345 dram_eff=0.3809
bk0: 42a 92850i bk1: 54a 92725i bk2: 94a 92495i bk3: 70a 92708i bk4: 26a 92780i bk5: 18a 92307i bk6: 0a 92675i bk7: 0a 92699i bk8: 0a 93041i bk9: 0a 92593i bk10: 0a 92930i bk11: 0a 92812i bk12: 0a 92789i bk13: 0a 93164i bk14: 0a 92966i bk15: 0a 93112i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.682864
Row_Buffer_Locality_read = 0.940789
Row_Buffer_Locality_write = 0.650637
Bank_Level_Parallism = 2.186938
Bank_Level_Parallism_Col = 1.871519
Bank_Level_Parallism_Ready = 1.425169
write_to_read_ratio_blp_rw_average = 0.968444
GrpLevelPara = 1.520971 

BW Util details:
bwutil = 0.105115 
total_CMD = 95476 
util_bw = 10036 
Wasted_Col = 7575 
Wasted_Row = 3289 
Idle = 74576 

BW Util Bottlenecks: 
RCDc_limit = 150 
RCDWRc_limit = 4425 
WTRc_limit = 180 
RTWc_limit = 322 
CCDLc_limit = 5357 
rwq = 0 
CCDLc_limit_alone = 5297 
WTRc_limit_alone = 150 
RTWc_limit_alone = 292 

Commands details: 
total_CMD = 95476 
n_nop = 84431 
Read = 304 
Write = 0 
L2_Alloc = 0 
L2_WB = 9732 
n_act = 868 
n_pre = 852 
n_ref = 0 
n_req = 2737 
total_req = 10036 

Dual Bus Interface Util: 
issued_total_row = 1720 
issued_total_col = 10036 
Row_Bus_Util =  0.018015 
CoL_Bus_Util = 0.105115 
Either_Row_CoL_Bus_Util = 0.115684 
Issued_on_Two_Bus_Simul_Util = 0.007447 
issued_two_Eff = 0.064373 
queue_avg = 0.261312 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.261312
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=95476 n_nop=84409 n_act=865 n_pre=849 n_ref_event=0 n_req=2722 n_rd=290 n_rd_L2_A=0 n_write=0 n_wr_bk=9728 bw_util=0.1049
n_activity=26209 dram_eff=0.3822
bk0: 42a 92682i bk1: 46a 92938i bk2: 82a 92618i bk3: 76a 92434i bk4: 26a 92813i bk5: 18a 92298i bk6: 0a 92474i bk7: 0a 92925i bk8: 0a 93058i bk9: 0a 92506i bk10: 0a 92695i bk11: 0a 92960i bk12: 0a 93198i bk13: 0a 92640i bk14: 0a 93227i bk15: 0a 93209i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.682219
Row_Buffer_Locality_read = 0.927586
Row_Buffer_Locality_write = 0.652961
Bank_Level_Parallism = 2.170810
Bank_Level_Parallism_Col = 1.889660
Bank_Level_Parallism_Ready = 1.472549
write_to_read_ratio_blp_rw_average = 0.968328
GrpLevelPara = 1.531743 

BW Util details:
bwutil = 0.104927 
total_CMD = 95476 
util_bw = 10018 
Wasted_Col = 7738 
Wasted_Row = 3279 
Idle = 74441 

BW Util Bottlenecks: 
RCDc_limit = 200 
RCDWRc_limit = 4675 
WTRc_limit = 212 
RTWc_limit = 338 
CCDLc_limit = 5072 
rwq = 0 
CCDLc_limit_alone = 5023 
WTRc_limit_alone = 183 
RTWc_limit_alone = 318 

Commands details: 
total_CMD = 95476 
n_nop = 84409 
Read = 290 
Write = 0 
L2_Alloc = 0 
L2_WB = 9728 
n_act = 865 
n_pre = 849 
n_ref = 0 
n_req = 2722 
total_req = 10018 

Dual Bus Interface Util: 
issued_total_row = 1714 
issued_total_col = 10018 
Row_Bus_Util =  0.017952 
CoL_Bus_Util = 0.104927 
Either_Row_CoL_Bus_Util = 0.115914 
Issued_on_Two_Bus_Simul_Util = 0.006965 
issued_two_Eff = 0.060089 
queue_avg = 0.275106 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.275106
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=95476 n_nop=84368 n_act=892 n_pre=876 n_ref_event=0 n_req=2726 n_rd=292 n_rd_L2_A=0 n_write=0 n_wr_bk=9736 bw_util=0.105
n_activity=26460 dram_eff=0.379
bk0: 44a 92521i bk1: 52a 92269i bk2: 82a 92270i bk3: 70a 92509i bk4: 26a 92437i bk5: 18a 92629i bk6: 0a 92530i bk7: 0a 92635i bk8: 0a 92779i bk9: 0a 92352i bk10: 0a 92888i bk11: 0a 92844i bk12: 0a 92938i bk13: 0a 92804i bk14: 0a 93004i bk15: 0a 93150i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.672781
Row_Buffer_Locality_read = 0.924658
Row_Buffer_Locality_write = 0.642564
Bank_Level_Parallism = 2.263524
Bank_Level_Parallism_Col = 1.953535
Bank_Level_Parallism_Ready = 1.524531
write_to_read_ratio_blp_rw_average = 0.962433
GrpLevelPara = 1.530673 

BW Util details:
bwutil = 0.105032 
total_CMD = 95476 
util_bw = 10028 
Wasted_Col = 7832 
Wasted_Row = 3250 
Idle = 74366 

BW Util Bottlenecks: 
RCDc_limit = 178 
RCDWRc_limit = 4736 
WTRc_limit = 261 
RTWc_limit = 745 
CCDLc_limit = 5346 
rwq = 0 
CCDLc_limit_alone = 5235 
WTRc_limit_alone = 220 
RTWc_limit_alone = 675 

Commands details: 
total_CMD = 95476 
n_nop = 84368 
Read = 292 
Write = 0 
L2_Alloc = 0 
L2_WB = 9736 
n_act = 892 
n_pre = 876 
n_ref = 0 
n_req = 2726 
total_req = 10028 

Dual Bus Interface Util: 
issued_total_row = 1768 
issued_total_col = 10028 
Row_Bus_Util =  0.018518 
CoL_Bus_Util = 0.105032 
Either_Row_CoL_Bus_Util = 0.116343 
Issued_on_Two_Bus_Simul_Util = 0.007206 
issued_two_Eff = 0.061937 
queue_avg = 0.305291 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.305291
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=95476 n_nop=84474 n_act=833 n_pre=817 n_ref_event=0 n_req=2730 n_rd=299 n_rd_L2_A=0 n_write=0 n_wr_bk=9724 bw_util=0.105
n_activity=26084 dram_eff=0.3843
bk0: 40a 92519i bk1: 52a 92983i bk2: 86a 92524i bk3: 78a 92652i bk4: 26a 92675i bk5: 17a 92874i bk6: 0a 92632i bk7: 0a 93064i bk8: 0a 92677i bk9: 0a 92971i bk10: 0a 92698i bk11: 0a 92925i bk12: 0a 92827i bk13: 0a 93315i bk14: 0a 93120i bk15: 0a 93133i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.694872
Row_Buffer_Locality_read = 0.936455
Row_Buffer_Locality_write = 0.665158
Bank_Level_Parallism = 2.141381
Bank_Level_Parallism_Col = 1.846985
Bank_Level_Parallism_Ready = 1.457448
write_to_read_ratio_blp_rw_average = 0.967743
GrpLevelPara = 1.497826 

BW Util details:
bwutil = 0.104979 
total_CMD = 95476 
util_bw = 10023 
Wasted_Col = 7747 
Wasted_Row = 3131 
Idle = 74575 

BW Util Bottlenecks: 
RCDc_limit = 162 
RCDWRc_limit = 4411 
WTRc_limit = 187 
RTWc_limit = 337 
CCDLc_limit = 5363 
rwq = 0 
CCDLc_limit_alone = 5312 
WTRc_limit_alone = 153 
RTWc_limit_alone = 320 

Commands details: 
total_CMD = 95476 
n_nop = 84474 
Read = 299 
Write = 0 
L2_Alloc = 0 
L2_WB = 9724 
n_act = 833 
n_pre = 817 
n_ref = 0 
n_req = 2730 
total_req = 10023 

Dual Bus Interface Util: 
issued_total_row = 1650 
issued_total_col = 10023 
Row_Bus_Util =  0.017282 
CoL_Bus_Util = 0.104979 
Either_Row_CoL_Bus_Util = 0.115233 
Issued_on_Two_Bus_Simul_Util = 0.007028 
issued_two_Eff = 0.060989 
queue_avg = 0.250429 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=41 avg=0.250429
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=95476 n_nop=84402 n_act=865 n_pre=849 n_ref_event=0 n_req=2720 n_rd=290 n_rd_L2_A=0 n_write=0 n_wr_bk=9720 bw_util=0.1048
n_activity=26928 dram_eff=0.3717
bk0: 36a 92277i bk1: 50a 92954i bk2: 84a 92255i bk3: 76a 92284i bk4: 26a 92520i bk5: 18a 92429i bk6: 0a 92537i bk7: 0a 92642i bk8: 0a 92555i bk9: 0a 92809i bk10: 0a 93015i bk11: 0a 92988i bk12: 0a 93172i bk13: 0a 92891i bk14: 0a 93013i bk15: 0a 92969i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.681985
Row_Buffer_Locality_read = 0.931035
Row_Buffer_Locality_write = 0.652263
Bank_Level_Parallism = 2.185528
Bank_Level_Parallism_Col = 1.923392
Bank_Level_Parallism_Ready = 1.497802
write_to_read_ratio_blp_rw_average = 0.969574
GrpLevelPara = 1.512635 

BW Util details:
bwutil = 0.104843 
total_CMD = 95476 
util_bw = 10010 
Wasted_Col = 7879 
Wasted_Row = 3628 
Idle = 73959 

BW Util Bottlenecks: 
RCDc_limit = 177 
RCDWRc_limit = 4632 
WTRc_limit = 116 
RTWc_limit = 904 
CCDLc_limit = 5575 
rwq = 0 
CCDLc_limit_alone = 5463 
WTRc_limit_alone = 89 
RTWc_limit_alone = 819 

Commands details: 
total_CMD = 95476 
n_nop = 84402 
Read = 290 
Write = 0 
L2_Alloc = 0 
L2_WB = 9720 
n_act = 865 
n_pre = 849 
n_ref = 0 
n_req = 2720 
total_req = 10010 

Dual Bus Interface Util: 
issued_total_row = 1714 
issued_total_col = 10010 
Row_Bus_Util =  0.017952 
CoL_Bus_Util = 0.104843 
Either_Row_CoL_Bus_Util = 0.115987 
Issued_on_Two_Bus_Simul_Util = 0.006808 
issued_two_Eff = 0.058696 
queue_avg = 0.291539 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.291539
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=95476 n_nop=84383 n_act=866 n_pre=850 n_ref_event=0 n_req=2730 n_rd=299 n_rd_L2_A=0 n_write=0 n_wr_bk=9724 bw_util=0.105
n_activity=26686 dram_eff=0.3756
bk0: 44a 92546i bk1: 50a 92633i bk2: 88a 92709i bk3: 75a 92679i bk4: 26a 92304i bk5: 16a 92525i bk6: 0a 92988i bk7: 0a 92852i bk8: 0a 92718i bk9: 0a 92890i bk10: 0a 93062i bk11: 0a 93219i bk12: 0a 93079i bk13: 0a 93256i bk14: 0a 92963i bk15: 0a 93221i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.682784
Row_Buffer_Locality_read = 0.933110
Row_Buffer_Locality_write = 0.651995
Bank_Level_Parallism = 2.078583
Bank_Level_Parallism_Col = 1.794603
Bank_Level_Parallism_Ready = 1.420832
write_to_read_ratio_blp_rw_average = 0.966595
GrpLevelPara = 1.481050 

BW Util details:
bwutil = 0.104979 
total_CMD = 95476 
util_bw = 10023 
Wasted_Col = 8173 
Wasted_Row = 3310 
Idle = 73970 

BW Util Bottlenecks: 
RCDc_limit = 183 
RCDWRc_limit = 4800 
WTRc_limit = 245 
RTWc_limit = 282 
CCDLc_limit = 5426 
rwq = 0 
CCDLc_limit_alone = 5368 
WTRc_limit_alone = 204 
RTWc_limit_alone = 265 

Commands details: 
total_CMD = 95476 
n_nop = 84383 
Read = 299 
Write = 0 
L2_Alloc = 0 
L2_WB = 9724 
n_act = 866 
n_pre = 850 
n_ref = 0 
n_req = 2730 
total_req = 10023 

Dual Bus Interface Util: 
issued_total_row = 1716 
issued_total_col = 10023 
Row_Bus_Util =  0.017973 
CoL_Bus_Util = 0.104979 
Either_Row_CoL_Bus_Util = 0.116186 
Issued_on_Two_Bus_Simul_Util = 0.006766 
issued_two_Eff = 0.058235 
queue_avg = 0.268183 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.268183
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=95476 n_nop=84387 n_act=881 n_pre=865 n_ref_event=0 n_req=2721 n_rd=292 n_rd_L2_A=0 n_write=0 n_wr_bk=9716 bw_util=0.1048
n_activity=26714 dram_eff=0.3746
bk0: 40a 92734i bk1: 50a 92857i bk2: 84a 92642i bk3: 76a 92566i bk4: 26a 92641i bk5: 16a 92598i bk6: 0a 92407i bk7: 0a 92923i bk8: 0a 92342i bk9: 0a 92631i bk10: 0a 92511i bk11: 0a 92837i bk12: 0a 92885i bk13: 0a 92646i bk14: 0a 93207i bk15: 0a 93260i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.676222
Row_Buffer_Locality_read = 0.941781
Row_Buffer_Locality_write = 0.644298
Bank_Level_Parallism = 2.191581
Bank_Level_Parallism_Col = 1.902520
Bank_Level_Parallism_Ready = 1.470224
write_to_read_ratio_blp_rw_average = 0.971184
GrpLevelPara = 1.524914 

BW Util details:
bwutil = 0.104822 
total_CMD = 95476 
util_bw = 10008 
Wasted_Col = 7767 
Wasted_Row = 3511 
Idle = 74190 

BW Util Bottlenecks: 
RCDc_limit = 161 
RCDWRc_limit = 4608 
WTRc_limit = 115 
RTWc_limit = 775 
CCDLc_limit = 5237 
rwq = 0 
CCDLc_limit_alone = 5140 
WTRc_limit_alone = 97 
RTWc_limit_alone = 696 

Commands details: 
total_CMD = 95476 
n_nop = 84387 
Read = 292 
Write = 0 
L2_Alloc = 0 
L2_WB = 9716 
n_act = 881 
n_pre = 865 
n_ref = 0 
n_req = 2721 
total_req = 10008 

Dual Bus Interface Util: 
issued_total_row = 1746 
issued_total_col = 10008 
Row_Bus_Util =  0.018287 
CoL_Bus_Util = 0.104822 
Either_Row_CoL_Bus_Util = 0.116144 
Issued_on_Two_Bus_Simul_Util = 0.006965 
issued_two_Eff = 0.059969 
queue_avg = 0.246701 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=53 avg=0.246701
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=95476 n_nop=84364 n_act=887 n_pre=871 n_ref_event=0 n_req=2732 n_rd=295 n_rd_L2_A=0 n_write=0 n_wr_bk=9748 bw_util=0.1052
n_activity=26680 dram_eff=0.3764
bk0: 45a 92333i bk1: 48a 92796i bk2: 78a 92777i bk3: 82a 92387i bk4: 24a 92561i bk5: 18a 92634i bk6: 0a 93030i bk7: 0a 92333i bk8: 0a 92890i bk9: 0a 92728i bk10: 0a 93229i bk11: 0a 92582i bk12: 0a 93127i bk13: 0a 93060i bk14: 0a 93074i bk15: 0a 93334i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.675329
Row_Buffer_Locality_read = 0.935593
Row_Buffer_Locality_write = 0.643824
Bank_Level_Parallism = 2.124112
Bank_Level_Parallism_Col = 1.812906
Bank_Level_Parallism_Ready = 1.385243
write_to_read_ratio_blp_rw_average = 0.968031
GrpLevelPara = 1.500254 

BW Util details:
bwutil = 0.105189 
total_CMD = 95476 
util_bw = 10043 
Wasted_Col = 7977 
Wasted_Row = 3388 
Idle = 74068 

BW Util Bottlenecks: 
RCDc_limit = 169 
RCDWRc_limit = 4734 
WTRc_limit = 216 
RTWc_limit = 278 
CCDLc_limit = 5344 
rwq = 0 
CCDLc_limit_alone = 5312 
WTRc_limit_alone = 201 
RTWc_limit_alone = 261 

Commands details: 
total_CMD = 95476 
n_nop = 84364 
Read = 295 
Write = 0 
L2_Alloc = 0 
L2_WB = 9748 
n_act = 887 
n_pre = 871 
n_ref = 0 
n_req = 2732 
total_req = 10043 

Dual Bus Interface Util: 
issued_total_row = 1758 
issued_total_col = 10043 
Row_Bus_Util =  0.018413 
CoL_Bus_Util = 0.105189 
Either_Row_CoL_Bus_Util = 0.116385 
Issued_on_Two_Bus_Simul_Util = 0.007216 
issued_two_Eff = 0.062005 
queue_avg = 0.226308 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.226308
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=95476 n_nop=84385 n_act=841 n_pre=825 n_ref_event=0 n_req=2737 n_rd=300 n_rd_L2_A=0 n_write=0 n_wr_bk=9748 bw_util=0.1052
n_activity=26989 dram_eff=0.3723
bk0: 40a 92597i bk1: 50a 92646i bk2: 84a 92575i bk3: 84a 92655i bk4: 24a 92651i bk5: 18a 92887i bk6: 0a 93217i bk7: 0a 92452i bk8: 0a 93028i bk9: 0a 92801i bk10: 0a 93259i bk11: 0a 92805i bk12: 0a 93521i bk13: 0a 92886i bk14: 0a 93258i bk15: 0a 93337i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.692729
Row_Buffer_Locality_read = 0.943333
Row_Buffer_Locality_write = 0.661879
Bank_Level_Parallism = 2.048381
Bank_Level_Parallism_Col = 1.763017
Bank_Level_Parallism_Ready = 1.361963
write_to_read_ratio_blp_rw_average = 0.973750
GrpLevelPara = 1.477971 

BW Util details:
bwutil = 0.105241 
total_CMD = 95476 
util_bw = 10048 
Wasted_Col = 7996 
Wasted_Row = 3328 
Idle = 74104 

BW Util Bottlenecks: 
RCDc_limit = 143 
RCDWRc_limit = 4664 
WTRc_limit = 129 
RTWc_limit = 304 
CCDLc_limit = 5385 
rwq = 0 
CCDLc_limit_alone = 5351 
WTRc_limit_alone = 109 
RTWc_limit_alone = 290 

Commands details: 
total_CMD = 95476 
n_nop = 84385 
Read = 300 
Write = 0 
L2_Alloc = 0 
L2_WB = 9748 
n_act = 841 
n_pre = 825 
n_ref = 0 
n_req = 2737 
total_req = 10048 

Dual Bus Interface Util: 
issued_total_row = 1666 
issued_total_col = 10048 
Row_Bus_Util =  0.017449 
CoL_Bus_Util = 0.105241 
Either_Row_CoL_Bus_Util = 0.116165 
Issued_on_Two_Bus_Simul_Util = 0.006525 
issued_two_Eff = 0.056172 
queue_avg = 0.220684 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.220684
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=95476 n_nop=84422 n_act=863 n_pre=847 n_ref_event=0 n_req=2733 n_rd=298 n_rd_L2_A=0 n_write=0 n_wr_bk=9740 bw_util=0.1051
n_activity=26478 dram_eff=0.3791
bk0: 40a 92587i bk1: 50a 93088i bk2: 88a 92710i bk3: 82a 92281i bk4: 20a 92419i bk5: 18a 92430i bk6: 0a 92886i bk7: 0a 92592i bk8: 0a 92990i bk9: 0a 93404i bk10: 0a 93105i bk11: 0a 93046i bk12: 0a 93303i bk13: 0a 93143i bk14: 0a 93464i bk15: 0a 93082i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.684230
Row_Buffer_Locality_read = 0.919463
Row_Buffer_Locality_write = 0.655441
Bank_Level_Parallism = 2.073487
Bank_Level_Parallism_Col = 1.751777
Bank_Level_Parallism_Ready = 1.354353
write_to_read_ratio_blp_rw_average = 0.969341
GrpLevelPara = 1.482574 

BW Util details:
bwutil = 0.105136 
total_CMD = 95476 
util_bw = 10038 
Wasted_Col = 7854 
Wasted_Row = 3241 
Idle = 74343 

BW Util Bottlenecks: 
RCDc_limit = 218 
RCDWRc_limit = 4519 
WTRc_limit = 143 
RTWc_limit = 245 
CCDLc_limit = 5333 
rwq = 0 
CCDLc_limit_alone = 5325 
WTRc_limit_alone = 135 
RTWc_limit_alone = 245 

Commands details: 
total_CMD = 95476 
n_nop = 84422 
Read = 298 
Write = 0 
L2_Alloc = 0 
L2_WB = 9740 
n_act = 863 
n_pre = 847 
n_ref = 0 
n_req = 2733 
total_req = 10038 

Dual Bus Interface Util: 
issued_total_row = 1710 
issued_total_col = 10038 
Row_Bus_Util =  0.017910 
CoL_Bus_Util = 0.105136 
Either_Row_CoL_Bus_Util = 0.115778 
Issued_on_Two_Bus_Simul_Util = 0.007269 
issued_two_Eff = 0.062783 
queue_avg = 0.219511 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=56 avg=0.219511
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=95476 n_nop=84401 n_act=875 n_pre=859 n_ref_event=0 n_req=2721 n_rd=286 n_rd_L2_A=0 n_write=0 n_wr_bk=9740 bw_util=0.105
n_activity=26888 dram_eff=0.3729
bk0: 34a 92402i bk1: 48a 92631i bk2: 86a 92697i bk3: 82a 92384i bk4: 18a 92495i bk5: 18a 92451i bk6: 0a 92856i bk7: 0a 92493i bk8: 0a 93040i bk9: 0a 93225i bk10: 0a 93009i bk11: 0a 93234i bk12: 0a 93203i bk13: 0a 93317i bk14: 0a 93330i bk15: 0a 93253i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.678427
Row_Buffer_Locality_read = 0.926573
Row_Buffer_Locality_write = 0.649281
Bank_Level_Parallism = 2.075446
Bank_Level_Parallism_Col = 1.771704
Bank_Level_Parallism_Ready = 1.358967
write_to_read_ratio_blp_rw_average = 0.968408
GrpLevelPara = 1.472556 

BW Util details:
bwutil = 0.105011 
total_CMD = 95476 
util_bw = 10026 
Wasted_Col = 8023 
Wasted_Row = 3304 
Idle = 74123 

BW Util Bottlenecks: 
RCDc_limit = 188 
RCDWRc_limit = 4675 
WTRc_limit = 115 
RTWc_limit = 277 
CCDLc_limit = 5351 
rwq = 0 
CCDLc_limit_alone = 5315 
WTRc_limit_alone = 99 
RTWc_limit_alone = 257 

Commands details: 
total_CMD = 95476 
n_nop = 84401 
Read = 286 
Write = 0 
L2_Alloc = 0 
L2_WB = 9740 
n_act = 875 
n_pre = 859 
n_ref = 0 
n_req = 2721 
total_req = 10026 

Dual Bus Interface Util: 
issued_total_row = 1734 
issued_total_col = 10026 
Row_Bus_Util =  0.018162 
CoL_Bus_Util = 0.105011 
Either_Row_CoL_Bus_Util = 0.115998 
Issued_on_Two_Bus_Simul_Util = 0.007175 
issued_two_Eff = 0.061851 
queue_avg = 0.203496 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.203496
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=95476 n_nop=84313 n_act=937 n_pre=921 n_ref_event=0 n_req=2727 n_rd=296 n_rd_L2_A=0 n_write=0 n_wr_bk=9724 bw_util=0.1049
n_activity=26831 dram_eff=0.3734
bk0: 44a 92785i bk1: 48a 93063i bk2: 84a 92674i bk3: 84a 92732i bk4: 18a 92612i bk5: 18a 92332i bk6: 0a 92778i bk7: 0a 92576i bk8: 0a 92800i bk9: 0a 92635i bk10: 0a 93037i bk11: 0a 93006i bk12: 0a 92994i bk13: 0a 93169i bk14: 0a 92930i bk15: 0a 93063i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.656399
Row_Buffer_Locality_read = 0.922297
Row_Buffer_Locality_write = 0.624023
Bank_Level_Parallism = 2.090892
Bank_Level_Parallism_Col = 1.748908
Bank_Level_Parallism_Ready = 1.348204
write_to_read_ratio_blp_rw_average = 0.967585
GrpLevelPara = 1.480737 

BW Util details:
bwutil = 0.104948 
total_CMD = 95476 
util_bw = 10020 
Wasted_Col = 8173 
Wasted_Row = 3404 
Idle = 73879 

BW Util Bottlenecks: 
RCDc_limit = 196 
RCDWRc_limit = 5035 
WTRc_limit = 174 
RTWc_limit = 262 
CCDLc_limit = 5366 
rwq = 0 
CCDLc_limit_alone = 5336 
WTRc_limit_alone = 154 
RTWc_limit_alone = 252 

Commands details: 
total_CMD = 95476 
n_nop = 84313 
Read = 296 
Write = 0 
L2_Alloc = 0 
L2_WB = 9724 
n_act = 937 
n_pre = 921 
n_ref = 0 
n_req = 2727 
total_req = 10020 

Dual Bus Interface Util: 
issued_total_row = 1858 
issued_total_col = 10020 
Row_Bus_Util =  0.019460 
CoL_Bus_Util = 0.104948 
Either_Row_CoL_Bus_Util = 0.116919 
Issued_on_Two_Bus_Simul_Util = 0.007489 
issued_two_Eff = 0.064051 
queue_avg = 0.170305 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=37 avg=0.170305
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=95476 n_nop=84394 n_act=838 n_pre=822 n_ref_event=0 n_req=2731 n_rd=296 n_rd_L2_A=0 n_write=0 n_wr_bk=9740 bw_util=0.1051
n_activity=26332 dram_eff=0.3811
bk0: 46a 92708i bk1: 50a 93019i bk2: 80a 92957i bk3: 84a 92760i bk4: 18a 92587i bk5: 18a 92826i bk6: 0a 92595i bk7: 0a 92816i bk8: 0a 92921i bk9: 0a 92749i bk10: 0a 93037i bk11: 0a 92886i bk12: 0a 93268i bk13: 0a 93177i bk14: 0a 93380i bk15: 0a 93313i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.693153
Row_Buffer_Locality_read = 0.932432
Row_Buffer_Locality_write = 0.664066
Bank_Level_Parallism = 2.049357
Bank_Level_Parallism_Col = 1.775548
Bank_Level_Parallism_Ready = 1.371064
write_to_read_ratio_blp_rw_average = 0.967815
GrpLevelPara = 1.498681 

BW Util details:
bwutil = 0.105115 
total_CMD = 95476 
util_bw = 10036 
Wasted_Col = 7727 
Wasted_Row = 3389 
Idle = 74324 

BW Util Bottlenecks: 
RCDc_limit = 173 
RCDWRc_limit = 4468 
WTRc_limit = 164 
RTWc_limit = 398 
CCDLc_limit = 5181 
rwq = 0 
CCDLc_limit_alone = 5114 
WTRc_limit_alone = 144 
RTWc_limit_alone = 351 

Commands details: 
total_CMD = 95476 
n_nop = 84394 
Read = 296 
Write = 0 
L2_Alloc = 0 
L2_WB = 9740 
n_act = 838 
n_pre = 822 
n_ref = 0 
n_req = 2731 
total_req = 10036 

Dual Bus Interface Util: 
issued_total_row = 1660 
issued_total_col = 10036 
Row_Bus_Util =  0.017387 
CoL_Bus_Util = 0.105115 
Either_Row_CoL_Bus_Util = 0.116071 
Issued_on_Two_Bus_Simul_Util = 0.006431 
issued_two_Eff = 0.055405 
queue_avg = 0.238238 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=55 avg=0.238238
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=95476 n_nop=84314 n_act=908 n_pre=892 n_ref_event=0 n_req=2747 n_rd=311 n_rd_L2_A=0 n_write=0 n_wr_bk=9744 bw_util=0.1053
n_activity=26518 dram_eff=0.3792
bk0: 52a 92528i bk1: 52a 92588i bk2: 90a 92254i bk3: 81a 92578i bk4: 18a 92551i bk5: 18a 92682i bk6: 0a 92798i bk7: 0a 92597i bk8: 0a 92832i bk9: 0a 92493i bk10: 0a 93059i bk11: 0a 92870i bk12: 0a 92860i bk13: 0a 92938i bk14: 0a 92846i bk15: 0a 93193i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.669458
Row_Buffer_Locality_read = 0.932476
Row_Buffer_Locality_write = 0.635879
Bank_Level_Parallism = 2.183791
Bank_Level_Parallism_Col = 1.868541
Bank_Level_Parallism_Ready = 1.435604
write_to_read_ratio_blp_rw_average = 0.970474
GrpLevelPara = 1.520075 

BW Util details:
bwutil = 0.105314 
total_CMD = 95476 
util_bw = 10055 
Wasted_Col = 7805 
Wasted_Row = 3523 
Idle = 74093 

BW Util Bottlenecks: 
RCDc_limit = 210 
RCDWRc_limit = 4680 
WTRc_limit = 75 
RTWc_limit = 472 
CCDLc_limit = 5201 
rwq = 0 
CCDLc_limit_alone = 5153 
WTRc_limit_alone = 64 
RTWc_limit_alone = 435 

Commands details: 
total_CMD = 95476 
n_nop = 84314 
Read = 311 
Write = 0 
L2_Alloc = 0 
L2_WB = 9744 
n_act = 908 
n_pre = 892 
n_ref = 0 
n_req = 2747 
total_req = 10055 

Dual Bus Interface Util: 
issued_total_row = 1800 
issued_total_col = 10055 
Row_Bus_Util =  0.018853 
CoL_Bus_Util = 0.105314 
Either_Row_CoL_Bus_Util = 0.116909 
Issued_on_Two_Bus_Simul_Util = 0.007258 
issued_two_Eff = 0.062086 
queue_avg = 0.245936 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=51 avg=0.245936
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=95476 n_nop=84383 n_act=863 n_pre=847 n_ref_event=0 n_req=2732 n_rd=298 n_rd_L2_A=0 n_write=0 n_wr_bk=9736 bw_util=0.1051
n_activity=26857 dram_eff=0.3736
bk0: 48a 92514i bk1: 50a 92672i bk2: 84a 92595i bk3: 80a 92315i bk4: 18a 92447i bk5: 18a 92684i bk6: 0a 92661i bk7: 0a 92743i bk8: 0a 92894i bk9: 0a 92961i bk10: 0a 92836i bk11: 0a 92965i bk12: 0a 93308i bk13: 0a 93142i bk14: 0a 93118i bk15: 0a 92814i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.684114
Row_Buffer_Locality_read = 0.932886
Row_Buffer_Locality_write = 0.653657
Bank_Level_Parallism = 2.147882
Bank_Level_Parallism_Col = 1.878013
Bank_Level_Parallism_Ready = 1.474088
write_to_read_ratio_blp_rw_average = 0.968287
GrpLevelPara = 1.518447 

BW Util details:
bwutil = 0.105094 
total_CMD = 95476 
util_bw = 10034 
Wasted_Col = 7795 
Wasted_Row = 3438 
Idle = 74209 

BW Util Bottlenecks: 
RCDc_limit = 165 
RCDWRc_limit = 4569 
WTRc_limit = 90 
RTWc_limit = 732 
CCDLc_limit = 5108 
rwq = 0 
CCDLc_limit_alone = 5061 
WTRc_limit_alone = 90 
RTWc_limit_alone = 685 

Commands details: 
total_CMD = 95476 
n_nop = 84383 
Read = 298 
Write = 0 
L2_Alloc = 0 
L2_WB = 9736 
n_act = 863 
n_pre = 847 
n_ref = 0 
n_req = 2732 
total_req = 10034 

Dual Bus Interface Util: 
issued_total_row = 1710 
issued_total_col = 10034 
Row_Bus_Util =  0.017910 
CoL_Bus_Util = 0.105094 
Either_Row_CoL_Bus_Util = 0.116186 
Issued_on_Two_Bus_Simul_Util = 0.006818 
issued_two_Eff = 0.058686 
queue_avg = 0.250168 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=61 avg=0.250168

========= L2 cache stats =========
L2_cache_bank[0]: Access = 16246, Miss = 8832, Miss_rate = 0.544, Pending_hits = 222, Reservation_fails = 1270
L2_cache_bank[1]: Access = 16150, Miss = 8858, Miss_rate = 0.548, Pending_hits = 263, Reservation_fails = 2508
L2_cache_bank[2]: Access = 16044, Miss = 8822, Miss_rate = 0.550, Pending_hits = 199, Reservation_fails = 632
L2_cache_bank[3]: Access = 16374, Miss = 8863, Miss_rate = 0.541, Pending_hits = 293, Reservation_fails = 1857
L2_cache_bank[4]: Access = 15971, Miss = 8825, Miss_rate = 0.553, Pending_hits = 192, Reservation_fails = 997
L2_cache_bank[5]: Access = 16243, Miss = 8852, Miss_rate = 0.545, Pending_hits = 303, Reservation_fails = 3873
L2_cache_bank[6]: Access = 15932, Miss = 8825, Miss_rate = 0.554, Pending_hits = 189, Reservation_fails = 927
L2_cache_bank[7]: Access = 16157, Miss = 8860, Miss_rate = 0.548, Pending_hits = 286, Reservation_fails = 3678
L2_cache_bank[8]: Access = 15901, Miss = 8838, Miss_rate = 0.556, Pending_hits = 207, Reservation_fails = 689
L2_cache_bank[9]: Access = 15615, Miss = 8850, Miss_rate = 0.567, Pending_hits = 288, Reservation_fails = 1503
L2_cache_bank[10]: Access = 15873, Miss = 8831, Miss_rate = 0.556, Pending_hits = 214, Reservation_fails = 730
L2_cache_bank[11]: Access = 15583, Miss = 8859, Miss_rate = 0.569, Pending_hits = 230, Reservation_fails = 1207
L2_cache_bank[12]: Access = 15831, Miss = 8832, Miss_rate = 0.558, Pending_hits = 180, Reservation_fails = 1294
L2_cache_bank[13]: Access = 15901, Miss = 8849, Miss_rate = 0.557, Pending_hits = 290, Reservation_fails = 1864
L2_cache_bank[14]: Access = 15830, Miss = 8813, Miss_rate = 0.557, Pending_hits = 195, Reservation_fails = 1297
L2_cache_bank[15]: Access = 15763, Miss = 8862, Miss_rate = 0.562, Pending_hits = 279, Reservation_fails = 2770
L2_cache_bank[16]: Access = 15936, Miss = 8843, Miss_rate = 0.555, Pending_hits = 223, Reservation_fails = 1298
L2_cache_bank[17]: Access = 15968, Miss = 8873, Miss_rate = 0.556, Pending_hits = 251, Reservation_fails = 2003
L2_cache_bank[18]: Access = 16002, Miss = 8838, Miss_rate = 0.552, Pending_hits = 234, Reservation_fails = 1104
L2_cache_bank[19]: Access = 15881, Miss = 8863, Miss_rate = 0.558, Pending_hits = 284, Reservation_fails = 2378
L2_cache_bank[20]: Access = 16034, Miss = 8833, Miss_rate = 0.551, Pending_hits = 226, Reservation_fails = 1106
L2_cache_bank[21]: Access = 15907, Miss = 8829, Miss_rate = 0.555, Pending_hits = 314, Reservation_fails = 3700
L2_cache_bank[22]: Access = 16048, Miss = 8840, Miss_rate = 0.551, Pending_hits = 227, Reservation_fails = 808
L2_cache_bank[23]: Access = 15759, Miss = 8830, Miss_rate = 0.560, Pending_hits = 268, Reservation_fails = 2659
L2_cache_bank[24]: Access = 15998, Miss = 8849, Miss_rate = 0.553, Pending_hits = 204, Reservation_fails = 1255
L2_cache_bank[25]: Access = 15971, Miss = 8843, Miss_rate = 0.554, Pending_hits = 292, Reservation_fails = 2234
L2_cache_bank[26]: Access = 15925, Miss = 8831, Miss_rate = 0.555, Pending_hits = 238, Reservation_fails = 890
L2_cache_bank[27]: Access = 15905, Miss = 8834, Miss_rate = 0.555, Pending_hits = 266, Reservation_fails = 2320
L2_cache_bank[28]: Access = 16054, Miss = 8862, Miss_rate = 0.552, Pending_hits = 225, Reservation_fails = 1339
L2_cache_bank[29]: Access = 16069, Miss = 8864, Miss_rate = 0.552, Pending_hits = 279, Reservation_fails = 2250
L2_cache_bank[30]: Access = 16021, Miss = 8852, Miss_rate = 0.553, Pending_hits = 201, Reservation_fails = 1298
L2_cache_bank[31]: Access = 15836, Miss = 8868, Miss_rate = 0.560, Pending_hits = 259, Reservation_fails = 2792
L2_cache_bank[32]: Access = 16389, Miss = 8863, Miss_rate = 0.541, Pending_hits = 270, Reservation_fails = 1597
L2_cache_bank[33]: Access = 15816, Miss = 8859, Miss_rate = 0.560, Pending_hits = 229, Reservation_fails = 1544
L2_cache_bank[34]: Access = 16320, Miss = 8873, Miss_rate = 0.544, Pending_hits = 246, Reservation_fails = 1668
L2_cache_bank[35]: Access = 15828, Miss = 8865, Miss_rate = 0.560, Pending_hits = 257, Reservation_fails = 2081
L2_cache_bank[36]: Access = 15877, Miss = 8836, Miss_rate = 0.557, Pending_hits = 227, Reservation_fails = 1592
L2_cache_bank[37]: Access = 15850, Miss = 8837, Miss_rate = 0.558, Pending_hits = 245, Reservation_fails = 879
L2_cache_bank[38]: Access = 15793, Miss = 8865, Miss_rate = 0.561, Pending_hits = 275, Reservation_fails = 2366
L2_cache_bank[39]: Access = 15794, Miss = 8836, Miss_rate = 0.559, Pending_hits = 256, Reservation_fails = 2614
L2_cache_bank[40]: Access = 16326, Miss = 8845, Miss_rate = 0.542, Pending_hits = 250, Reservation_fails = 822
L2_cache_bank[41]: Access = 15903, Miss = 8820, Miss_rate = 0.555, Pending_hits = 244, Reservation_fails = 1445
L2_cache_bank[42]: Access = 16381, Miss = 8851, Miss_rate = 0.540, Pending_hits = 245, Reservation_fails = 1651
L2_cache_bank[43]: Access = 15917, Miss = 8806, Miss_rate = 0.553, Pending_hits = 248, Reservation_fails = 1340
L2_cache_bank[44]: Access = 16387, Miss = 8852, Miss_rate = 0.540, Pending_hits = 264, Reservation_fails = 1628
L2_cache_bank[45]: Access = 15933, Miss = 8839, Miss_rate = 0.555, Pending_hits = 216, Reservation_fails = 1038
L2_cache_bank[46]: Access = 16429, Miss = 8855, Miss_rate = 0.539, Pending_hits = 264, Reservation_fails = 2135
L2_cache_bank[47]: Access = 16101, Miss = 8838, Miss_rate = 0.549, Pending_hits = 280, Reservation_fails = 1512
L2_cache_bank[48]: Access = 17011, Miss = 8862, Miss_rate = 0.521, Pending_hits = 224, Reservation_fails = 1370
L2_cache_bank[49]: Access = 16189, Miss = 8868, Miss_rate = 0.548, Pending_hits = 205, Reservation_fails = 1428
L2_cache_bank[50]: Access = 16687, Miss = 8863, Miss_rate = 0.531, Pending_hits = 234, Reservation_fails = 1522
L2_cache_bank[51]: Access = 16020, Miss = 8868, Miss_rate = 0.554, Pending_hits = 248, Reservation_fails = 1395
L2_cache_bank[52]: Access = 16867, Miss = 8851, Miss_rate = 0.525, Pending_hits = 227, Reservation_fails = 1865
L2_cache_bank[53]: Access = 15914, Miss = 8833, Miss_rate = 0.555, Pending_hits = 245, Reservation_fails = 1662
L2_cache_bank[54]: Access = 16544, Miss = 8847, Miss_rate = 0.535, Pending_hits = 219, Reservation_fails = 1549
L2_cache_bank[55]: Access = 15839, Miss = 8847, Miss_rate = 0.559, Pending_hits = 247, Reservation_fails = 2546
L2_cache_bank[56]: Access = 16119, Miss = 8861, Miss_rate = 0.550, Pending_hits = 230, Reservation_fails = 1361
L2_cache_bank[57]: Access = 16142, Miss = 8828, Miss_rate = 0.547, Pending_hits = 253, Reservation_fails = 1688
L2_cache_bank[58]: Access = 16438, Miss = 8844, Miss_rate = 0.538, Pending_hits = 209, Reservation_fails = 1144
L2_cache_bank[59]: Access = 16165, Miss = 8832, Miss_rate = 0.546, Pending_hits = 262, Reservation_fails = 1491
L2_cache_bank[60]: Access = 16746, Miss = 8842, Miss_rate = 0.528, Pending_hits = 206, Reservation_fails = 1609
L2_cache_bank[61]: Access = 16202, Miss = 8863, Miss_rate = 0.547, Pending_hits = 254, Reservation_fails = 1792
L2_cache_bank[62]: Access = 16599, Miss = 8835, Miss_rate = 0.532, Pending_hits = 198, Reservation_fails = 1848
L2_cache_bank[63]: Access = 16185, Miss = 8865, Miss_rate = 0.548, Pending_hits = 277, Reservation_fails = 1854
L2_total_cache_accesses = 1029439
L2_total_cache_misses = 566172
L2_total_cache_miss_rate = 0.5500
L2_total_cache_pending_hits = 15575
L2_total_cache_reservation_fails = 108566
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 447216
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 15575
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2520
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 108566
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 6916
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 476
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 123956
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 432780
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 472227
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 557212

ABBOOOV!
 PC=0x10888 (cudaDataLoader.15.sm_50.ptx:1956) st.global.f32 [%rd2], %f704; total: 339, miss: 339
 PC=0x108d0 (cudaDataLoader.15.sm_50.ptx:1968) st.global.f32 [%rd162], %f705; total: 423, miss: 423
 PC=0x10910 (cudaDataLoader.15.sm_50.ptx:1979) st.global.f32 [%rd165], %f706; total: 339, miss: 339
 PC=0x10950 (cudaDataLoader.15.sm_50.ptx:1990) st.global.f32 [%rd168], %f707; total: 423, miss: 423
 PC=0x10990 (cudaDataLoader.15.sm_50.ptx:2001) st.global.f32 [%rd171], %f708; total: 339, miss: 339
 PC=0x109d0 (cudaDataLoader.15.sm_50.ptx:2012) st.global.f32 [%rd174], %f709; total: 423, miss: 423
 PC=0x10a10 (cudaDataLoader.15.sm_50.ptx:2023) st.global.f32 [%rd177], %f710; total: 339, miss: 339
 PC=0x10a50 (cudaDataLoader.15.sm_50.ptx:2034) st.global.f32 [%rd180], %f711; total: 423, miss: 423
 PC=0x10a90 (cudaDataLoader.15.sm_50.ptx:2045) st.global.f32 [%rd183], %f712; total: 339, miss: 339
 PC=0x10ad0 (cudaDataLoader.15.sm_50.ptx:2056) st.global.f32 [%rd186], %f713; total: 423, miss: 423
 PC=0x10c68 (cudaDataLoader.15.sm_50.ptx:2127) st.global.f32 [%rd2], %f101; total: 30171, miss: 29832
 PC=0x10c80 (cudaDataLoader.15.sm_50.ptx:2130) st.global.f32 [%rd128], %f102; total: 37647, miss: 37510
 PC=0x10c90 (cudaDataLoader.15.sm_50.ptx:2132) st.global.f32 [%rd129], %f103; total: 30171, miss: 30171
 PC=0x10ca0 (cudaDataLoader.15.sm_50.ptx:2134) st.global.f32 [%rd130], %f104; total: 37647, miss: 37647
 PC=0x10cb0 (cudaDataLoader.15.sm_50.ptx:2136) st.global.f32 [%rd131], %f105; total: 30171, miss: 30171
 PC=0x10cc0 (cudaDataLoader.15.sm_50.ptx:2138) st.global.f32 [%rd132], %f106; total: 37647, miss: 37647
 PC=0x10cd0 (cudaDataLoader.15.sm_50.ptx:2140) st.global.f32 [%rd133], %f107; total: 30171, miss: 30171
 PC=0x10ce0 (cudaDataLoader.15.sm_50.ptx:2142) st.global.f32 [%rd134], %f108; total: 37647, miss: 37647
 PC=0x10cf0 (cudaDataLoader.15.sm_50.ptx:2144) st.global.f32 [%rd135], %f109; total: 30171, miss: 30171
 PC=0x10d00 (cudaDataLoader.15.sm_50.ptx:2146) st.global.f32 [%rd136], %f110; total: 37647, miss: 37647
 PC=0x10d10 (cudaDataLoader.15.sm_50.ptx:2148) st.global.f32 [%rd137], %f111; total: 30171, miss: 30171
 PC=0x10d20 (cudaDataLoader.15.sm_50.ptx:2150) st.global.f32 [%rd138], %f112; total: 37647, miss: 37647
 PC=0x10d30 (cudaDataLoader.15.sm_50.ptx:2152) st.global.f32 [%rd139], %f113; total: 30171, miss: 30171
 PC=0x10d40 (cudaDataLoader.15.sm_50.ptx:2154) st.global.f32 [%rd140], %f114; total: 37647, miss: 37647
 PC=0x10d50 (cudaDataLoader.15.sm_50.ptx:2156) st.global.f32 [%rd141], %f115; total: 30171, miss: 30171
 PC=0x10d60 (cudaDataLoader.15.sm_50.ptx:2158) st.global.f32 [%rd142], %f116; total: 37647, miss: 37647
 PC=0xeae60 (cudaDataLoader.10.sm_61.ptx:56) ld.global.f32 %f1, [%rd12]; total: 12216, miss: 0
 PC=0xeae68 (cudaDataLoader.10.sm_61.ptx:57) ld.global.u32 %r11, [%rd6]; total: 2037, miss: 0
 PC=0xeaea0 (cudaDataLoader.10.sm_61.ptx:64) atom.global.add.f32 %f2, [%rd17], %f1; total: 50712, miss: 40741
 PC=0xeaf8 (cudaDataLoader.15.sm_50.ptx:925) ld.global.f32 %f139, [%rd262]; total: 37068, miss: 12768
 PC=0xeb30 (cudaDataLoader.15.sm_50.ptx:932) ld.global.f32 %f140, [%rd7]; total: 39738, miss: 15312
 PC=0xeb48 (cudaDataLoader.15.sm_50.ptx:935) ld.global.f32 %f141, [%rd95]; total: 40893, miss: 16504
 PC=0xeb558 (cudaDataLoader.12.sm_61.ptx:48) ld.global.u32 %r8, [%rd6]; total: 679, miss: 0
 PC=0xeb5a0 (cudaDataLoader.12.sm_61.ptx:57) ld.global.f32 %f1, [%rd12]; total: 3192, miss: 0
 PC=0xeb5d0 (cudaDataLoader.12.sm_61.ptx:63) st.global.f32 [%rd15], %f2; total: 10858, miss: 10858
 PC=0xeb60 (cudaDataLoader.15.sm_50.ptx:938) ld.global.f32 %f142, [%rd96]; total: 42924, miss: 18539
 PC=0xeba0 (cudaDataLoader.15.sm_50.ptx:950) ld.global.f32 %f135, [%rd262]; total: 420, miss: 164
 PC=0xebf0 (cudaDataLoader.15.sm_50.ptx:963) ld.global.f32 %f136, [%rd7]; total: 415, miss: 155
 PC=0xec58 (cudaDataLoader.15.sm_50.ptx:979) ld.global.f32 %f137, [%rd76]; total: 385, miss: 255
 PC=0xfef8 (cudaDataLoader.15.sm_50.ptx:1587) ld.global.f32 %f143, [%rd102]; total: 350114, miss: 29139
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 108566
L2_cache_data_port_util = 0.092
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=1029439
icnt_total_pkts_simt_to_mem=1029439
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 1029439
Req_Network_cycles = 127153
Req_Network_injected_packets_per_cycle =       8.0961 
Req_Network_conflicts_per_cycle =       5.9222
Req_Network_conflicts_per_cycle_util =       7.7166
Req_Bank_Level_Parallism =      10.5492
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       4.0331
Req_Network_out_buffer_full_per_cycle =       0.0015
Req_Network_out_buffer_avg_util =       1.2292

Reply_Network_injected_packets_num = 1029439
Reply_Network_cycles = 127153
Reply_Network_injected_packets_per_cycle =        8.0961
Reply_Network_conflicts_per_cycle =        3.6998
Reply_Network_conflicts_per_cycle_util =       4.7977
Reply_Bank_Level_Parallism =      10.4984
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.4296
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.1012
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 17 min, 30 sec (1050 sec)
gpgpu_simulation_rate = 232527 (inst/sec)
gpgpu_simulation_rate = 121 (cycle/sec)
gpgpu_silicon_slowdown = 9355371x
debug scatter kernel launched
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim PTX: Setting up arguments for 64 bytes starting at 0x7fff55e48000..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff55e47fe0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff55e47fd8..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff55e47fd4..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff55e47fd0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff55e47fcc..

GPGPU-Sim PTX: cudaLaunch for 0x0x4264a0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z16gemmSN_NN_kernelIfffLi128ELi2ELi4ELi8ELi4ELi4EEv22cublasGemmSmallNParamsIT_T0_T1_EPKS1_S6_S1_S1_i'...
GPGPU-Sim PTX: Finding dominators for '_Z16gemmSN_NN_kernelIfffLi128ELi2ELi4ELi8ELi4ELi4EEv22cublasGemmSmallNParamsIT_T0_T1_EPKS1_S6_S1_S1_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z16gemmSN_NN_kernelIfffLi128ELi2ELi4ELi8ELi4ELi4EEv22cublasGemmSmallNParamsIT_T0_T1_EPKS1_S6_S1_S1_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z16gemmSN_NN_kernelIfffLi128ELi2ELi4ELi8ELi4ELi4EEv22cublasGemmSmallNParamsIT_T0_T1_EPKS1_S6_S1_S1_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z16gemmSN_NN_kernelIfffLi128ELi2ELi4ELi8ELi4ELi4EEv22cublasGemmSmallNParamsIT_T0_T1_EPKS1_S6_S1_S1_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z16gemmSN_NN_kernelIfffLi128ELi2ELi4ELi8ELi4ELi4EEv22cublasGemmSmallNParamsIT_T0_T1_EPKS1_S6_S1_S1_i'...
GPGPU-Sim PTX: reconvergence points for _Z16gemmSN_NN_kernelIfffLi128ELi2ELi4ELi8ELi4ELi4EEv22cublasGemmSmallNParamsIT_T0_T1_EPKS1_S6_S1_S1_i...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x556b0 (cudaDataLoader.20.sm_50.ptx:18006) @%p6 bra BB23_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x556c8 (cudaDataLoader.20.sm_50.ptx:18012) setp.eq.s32%p7, %r41, 0;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x556d0 (cudaDataLoader.20.sm_50.ptx:18013) @%p7 bra BB23_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x556e8 (cudaDataLoader.20.sm_50.ptx:18019) @%p7 bra BB23_6;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x556e8 (cudaDataLoader.20.sm_50.ptx:18019) @%p7 bra BB23_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x55700 (cudaDataLoader.20.sm_50.ptx:18025) mov.u32 %r4, %tid.x;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x55738 (cudaDataLoader.20.sm_50.ptx:18032) @%p9 bra BB23_59;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x56778 (cudaDataLoader.20.sm_50.ptx:18749) ret;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x55888 (cudaDataLoader.20.sm_50.ptx:18077) @%p13 bra BB23_59;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x56778 (cudaDataLoader.20.sm_50.ptx:18749) ret;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x558c0 (cudaDataLoader.20.sm_50.ptx:18085) @%p14 bra BB23_49;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x56628 (cudaDataLoader.20.sm_50.ptx:18690) bar.sync 0;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x55920 (cudaDataLoader.20.sm_50.ptx:18100) @%p15 bra BB23_21;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x55fd8 (cudaDataLoader.20.sm_50.ptx:18418) add.s32 %r93, %r72, %r5;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x55928 (cudaDataLoader.20.sm_50.ptx:18101) bra.uni BB23_12;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x55bb8 (cudaDataLoader.20.sm_50.ptx:18221) add.s32 %r76, %r20, -128;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x55ae8 (cudaDataLoader.20.sm_50.ptx:18183) @!%p32 bra BB23_23;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x55fd8 (cudaDataLoader.20.sm_50.ptx:18418) add.s32 %r93, %r72, %r5;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x55af0 (cudaDataLoader.20.sm_50.ptx:18184) bra.uni BB23_22;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x55af8 (cudaDataLoader.20.sm_50.ptx:18187) mul.wide.s32 %rd95, %r19, 4;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x55bb0 (cudaDataLoader.20.sm_50.ptx:18218) bra.uni BB23_23;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x55fd8 (cudaDataLoader.20.sm_50.ptx:18418) add.s32 %r93, %r72, %r5;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x55bc8 (cudaDataLoader.20.sm_50.ptx:18223) @%p16 bra BB23_19;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x55fd8 (cudaDataLoader.20.sm_50.ptx:18418) add.s32 %r93, %r72, %r5;
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x55bd0 (cudaDataLoader.20.sm_50.ptx:18224) bra.uni BB23_13;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x55dc0 (cudaDataLoader.20.sm_50.ptx:18316) add.s32 %r77, %r20, -64;
GPGPU-Sim PTX: 14 (potential) branch divergence @  PC=0x55d20 (cudaDataLoader.20.sm_50.ptx:18286) @!%p32 bra BB23_23;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x55fd8 (cudaDataLoader.20.sm_50.ptx:18418) add.s32 %r93, %r72, %r5;
GPGPU-Sim PTX: 15 (potential) branch divergence @  PC=0x55d28 (cudaDataLoader.20.sm_50.ptx:18287) bra.uni BB23_20;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x55d30 (cudaDataLoader.20.sm_50.ptx:18290) mul.wide.s32 %rd72, %r19, 4;
GPGPU-Sim PTX: 16 (potential) branch divergence @  PC=0x55db8 (cudaDataLoader.20.sm_50.ptx:18313) bra.uni BB23_23;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x55fd8 (cudaDataLoader.20.sm_50.ptx:18418) add.s32 %r93, %r72, %r5;
GPGPU-Sim PTX: 17 (potential) branch divergence @  PC=0x55dd0 (cudaDataLoader.20.sm_50.ptx:18318) @%p17 bra BB23_17;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x55fd8 (cudaDataLoader.20.sm_50.ptx:18418) add.s32 %r93, %r72, %r5;
GPGPU-Sim PTX: 18 (potential) branch divergence @  PC=0x55dd8 (cudaDataLoader.20.sm_50.ptx:18319) bra.uni BB23_14;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x55f28 (cudaDataLoader.20.sm_50.ptx:18383) setp.ge.s32%p18, %r17, %r20;
GPGPU-Sim PTX: 19 (potential) branch divergence @  PC=0x55eb8 (cudaDataLoader.20.sm_50.ptx:18361) @!%p32 bra BB23_23;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x55fd8 (cudaDataLoader.20.sm_50.ptx:18418) add.s32 %r93, %r72, %r5;
GPGPU-Sim PTX: 20 (potential) branch divergence @  PC=0x55ec0 (cudaDataLoader.20.sm_50.ptx:18362) bra.uni BB23_18;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x55ec8 (cudaDataLoader.20.sm_50.ptx:18365) mul.wide.s32 %rd55, %r19, 4;
GPGPU-Sim PTX: 21 (potential) branch divergence @  PC=0x55f20 (cudaDataLoader.20.sm_50.ptx:18380) bra.uni BB23_23;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x55fd8 (cudaDataLoader.20.sm_50.ptx:18418) add.s32 %r93, %r72, %r5;
GPGPU-Sim PTX: 22 (potential) branch divergence @  PC=0x55f30 (cudaDataLoader.20.sm_50.ptx:18384) @%p18 bra BB23_23;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x55fd8 (cudaDataLoader.20.sm_50.ptx:18418) add.s32 %r93, %r72, %r5;
GPGPU-Sim PTX: 23 (potential) branch divergence @  PC=0x55fa0 (cudaDataLoader.20.sm_50.ptx:18405) @!%p32 bra BB23_23;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x55fd8 (cudaDataLoader.20.sm_50.ptx:18418) add.s32 %r93, %r72, %r5;
GPGPU-Sim PTX: 24 (potential) branch divergence @  PC=0x55fa8 (cudaDataLoader.20.sm_50.ptx:18406) bra.uni BB23_16;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x55fb0 (cudaDataLoader.20.sm_50.ptx:18409) mul.wide.s32 %rd44, %r19, 4;
GPGPU-Sim PTX: 25 (potential) branch divergence @  PC=0x55ff0 (cudaDataLoader.20.sm_50.ptx:18421) @!%p4 bra BB23_48;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x56608 (cudaDataLoader.20.sm_50.ptx:18684) add.s32 %r124, %r16, 256;
GPGPU-Sim PTX: 26 (potential) branch divergence @  PC=0x55ff8 (cudaDataLoader.20.sm_50.ptx:18422) bra.uni BB23_24;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x56000 (cudaDataLoader.20.sm_50.ptx:18425) mad.lo.s32 %r127, %r16, %r45, %r93;
GPGPU-Sim PTX: 27 (potential) branch divergence @  PC=0x56070 (cudaDataLoader.20.sm_50.ptx:18439) @%p19 bra BB23_42;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x56448 (cudaDataLoader.20.sm_50.ptx:18614) mov.f32 %f281, %f282;
GPGPU-Sim PTX: 28 (potential) branch divergence @  PC=0x560e8 (cudaDataLoader.20.sm_50.ptx:18458) @!%p32 bra BB23_27;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x56108 (cudaDataLoader.20.sm_50.ptx:18466) mov.f32 %f257, %f258;
GPGPU-Sim PTX: 29 (potential) branch divergence @  PC=0x560f0 (cudaDataLoader.20.sm_50.ptx:18459) bra.uni BB23_26;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x560f8 (cudaDataLoader.20.sm_50.ptx:18462) ld.shared.f32 %f175, [%rd10+12];
GPGPU-Sim PTX: 30 (potential) branch divergence @  PC=0x56150 (cudaDataLoader.20.sm_50.ptx:18477) @!%p32 bra BB23_29;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x56170 (cudaDataLoader.20.sm_50.ptx:18485) mov.f32 %f256, %f257;
GPGPU-Sim PTX: 31 (potential) branch divergence @  PC=0x56158 (cudaDataLoader.20.sm_50.ptx:18478) bra.uni BB23_28;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x56160 (cudaDataLoader.20.sm_50.ptx:18481) ld.shared.f32 %f180, [%rd10+28];
GPGPU-Sim PTX: 32 (potential) branch divergence @  PC=0x561b8 (cudaDataLoader.20.sm_50.ptx:18496) @!%p32 bra BB23_31;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x561d8 (cudaDataLoader.20.sm_50.ptx:18504) mov.f32 %f255, %f256;
GPGPU-Sim PTX: 33 (potential) branch divergence @  PC=0x561c0 (cudaDataLoader.20.sm_50.ptx:18497) bra.uni BB23_30;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x561c8 (cudaDataLoader.20.sm_50.ptx:18500) ld.shared.f32 %f185, [%rd10+44];
GPGPU-Sim PTX: 34 (potential) branch divergence @  PC=0x56220 (cudaDataLoader.20.sm_50.ptx:18515) @!%p32 bra BB23_33;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x56240 (cudaDataLoader.20.sm_50.ptx:18523) mov.f32 %f254, %f255;
GPGPU-Sim PTX: 35 (potential) branch divergence @  PC=0x56228 (cudaDataLoader.20.sm_50.ptx:18516) bra.uni BB23_32;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x56230 (cudaDataLoader.20.sm_50.ptx:18519) ld.shared.f32 %f190, [%rd10+60];
GPGPU-Sim PTX: 36 (potential) branch divergence @  PC=0x56288 (cudaDataLoader.20.sm_50.ptx:18534) @!%p32 bra BB23_35;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x562a8 (cudaDataLoader.20.sm_50.ptx:18542) mov.f32 %f253, %f254;
GPGPU-Sim PTX: 37 (potential) branch divergence @  PC=0x56290 (cudaDataLoader.20.sm_50.ptx:18535) bra.uni BB23_34;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x56298 (cudaDataLoader.20.sm_50.ptx:18538) ld.shared.f32 %f195, [%rd10+76];
GPGPU-Sim PTX: 38 (potential) branch divergence @  PC=0x562f0 (cudaDataLoader.20.sm_50.ptx:18553) @!%p32 bra BB23_37;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x56310 (cudaDataLoader.20.sm_50.ptx:18561) mov.f32 %f251, %f253;
GPGPU-Sim PTX: 39 (potential) branch divergence @  PC=0x562f8 (cudaDataLoader.20.sm_50.ptx:18554) bra.uni BB23_36;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x56300 (cudaDataLoader.20.sm_50.ptx:18557) ld.shared.f32 %f200, [%rd10+92];
GPGPU-Sim PTX: 40 (potential) branch divergence @  PC=0x56358 (cudaDataLoader.20.sm_50.ptx:18572) @!%p32 bra BB23_39;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x56378 (cudaDataLoader.20.sm_50.ptx:18580) mov.f32 %f252, %f251;
GPGPU-Sim PTX: 41 (potential) branch divergence @  PC=0x56360 (cudaDataLoader.20.sm_50.ptx:18573) bra.uni BB23_38;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x56368 (cudaDataLoader.20.sm_50.ptx:18576) ld.shared.f32 %f205, [%rd10+108];
GPGPU-Sim PTX: 42 (potential) branch divergence @  PC=0x563c0 (cudaDataLoader.20.sm_50.ptx:18591) @!%p32 bra BB23_41;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x563e0 (cudaDataLoader.20.sm_50.ptx:18599) mov.f32 %f259, %f252;
GPGPU-Sim PTX: 43 (potential) branch divergence @  PC=0x563c8 (cudaDataLoader.20.sm_50.ptx:18592) bra.uni BB23_40;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x563d0 (cudaDataLoader.20.sm_50.ptx:18595) ld.shared.f32 %f210, [%rd10+124];
GPGPU-Sim PTX: 44 (potential) branch divergence @  PC=0x56440 (cudaDataLoader.20.sm_50.ptx:18611) @%p20 bra BB23_25;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x56448 (cudaDataLoader.20.sm_50.ptx:18614) mov.f32 %f281, %f282;
GPGPU-Sim PTX: 45 (potential) branch divergence @  PC=0x564a0 (cudaDataLoader.20.sm_50.ptx:18625) @%p21 bra BB23_46;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x56598 (cudaDataLoader.20.sm_50.ptx:18666) ld.shared.f32 %f216, [%rd4];
GPGPU-Sim PTX: 46 (potential) branch divergence @  PC=0x56520 (cudaDataLoader.20.sm_50.ptx:18645) @!%p32 bra BB23_45;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x56540 (cudaDataLoader.20.sm_50.ptx:18653) mov.f32 %f248, %f249;
GPGPU-Sim PTX: 47 (potential) branch divergence @  PC=0x56528 (cudaDataLoader.20.sm_50.ptx:18646) bra.uni BB23_44;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x56530 (cudaDataLoader.20.sm_50.ptx:18649) ld.shared.f32 %f215, [%rd18+12];
GPGPU-Sim PTX: 48 (potential) branch divergence @  PC=0x56590 (cudaDataLoader.20.sm_50.ptx:18663) @%p22 bra BB23_43;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x56598 (cudaDataLoader.20.sm_50.ptx:18666) ld.shared.f32 %f216, [%rd4];
GPGPU-Sim PTX: 49 (potential) branch divergence @  PC=0x565e0 (cudaDataLoader.20.sm_50.ptx:18675) @!%p32 bra BB23_48;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x56608 (cudaDataLoader.20.sm_50.ptx:18684) add.s32 %r124, %r16, 256;
GPGPU-Sim PTX: 50 (potential) branch divergence @  PC=0x565e8 (cudaDataLoader.20.sm_50.ptx:18676) bra.uni BB23_47;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x565f0 (cudaDataLoader.20.sm_50.ptx:18679) ld.shared.f32 %f222, [%rd4+12];
GPGPU-Sim PTX: 51 (potential) branch divergence @  PC=0x56620 (cudaDataLoader.20.sm_50.ptx:18687) @%p23 bra BB23_11;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x56628 (cudaDataLoader.20.sm_50.ptx:18690) bar.sync 0;
GPGPU-Sim PTX: 52 (potential) branch divergence @  PC=0x56640 (cudaDataLoader.20.sm_50.ptx:18693) @%p24 bra BB23_58;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x56748 (cudaDataLoader.20.sm_50.ptx:18741) bar.sync 0;
GPGPU-Sim PTX: 53 (potential) branch divergence @  PC=0x56678 (cudaDataLoader.20.sm_50.ptx:18701) @!%p28 bra BB23_54;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x566e0 (cudaDataLoader.20.sm_50.ptx:18721) @!%p3 bra BB23_58;
GPGPU-Sim PTX: 54 (potential) branch divergence @  PC=0x56680 (cudaDataLoader.20.sm_50.ptx:18702) bra.uni BB23_51;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x56688 (cudaDataLoader.20.sm_50.ptx:18705) ld.shared.f32 %f224, [%rd6+1024];
GPGPU-Sim PTX: 55 (potential) branch divergence @  PC=0x566c0 (cudaDataLoader.20.sm_50.ptx:18712) @%p29 bra BB23_53;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x566d8 (cudaDataLoader.20.sm_50.ptx:18718) st.global.f32 [%rd19], %f284;
GPGPU-Sim PTX: 56 (potential) branch divergence @  PC=0x566e0 (cudaDataLoader.20.sm_50.ptx:18721) @!%p3 bra BB23_58;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x56748 (cudaDataLoader.20.sm_50.ptx:18741) bar.sync 0;
GPGPU-Sim PTX: 57 (potential) branch divergence @  PC=0x566e8 (cudaDataLoader.20.sm_50.ptx:18722) bra.uni BB23_55;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x566f0 (cudaDataLoader.20.sm_50.ptx:18725) ld.shared.f32 %f227, [%rd6+1032];
GPGPU-Sim PTX: 58 (potential) branch divergence @  PC=0x56728 (cudaDataLoader.20.sm_50.ptx:18732) @%p30 bra BB23_57;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x56740 (cudaDataLoader.20.sm_50.ptx:18738) st.global.f32 [%rd20], %f285;
GPGPU-Sim PTX: 59 (potential) branch divergence @  PC=0x56770 (cudaDataLoader.20.sm_50.ptx:18746) @%p31 bra BB23_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x56778 (cudaDataLoader.20.sm_50.ptx:18749) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z16gemmSN_NN_kernelIfffLi128ELi2ELi4ELi8ELi4ELi4EEv22cublasGemmSmallNParamsIT_T0_T1_EPKS1_S6_S1_S1_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z16gemmSN_NN_kernelIfffLi128ELi2ELi4ELi8ELi4ELi4EEv22cublasGemmSmallNParamsIT_T0_T1_EPKS1_S6_S1_S1_i'.
GPGPU-Sim PTX: pushing kernel '_Z16gemmSN_NN_kernelIfffLi128ELi2ELi4ELi8ELi4ELi4EEv22cublasGemmSmallNParamsIT_T0_T1_EPKS1_S6_S1_S1_i' to stream 0, gridDim= (43,4,1) blockDim = (128,1,1) 
GPGPU-Sim uArch: Shader 5 bind to kernel 6 '_Z16gemmSN_NN_kernelIfffLi128ELi2ELi4ELi8ELi4ELi4EEv22cublasGemmSmallNParamsIT_T0_T1_EPKS1_S6_S1_S1_i'
GPGPU-Sim uArch: CTA/core = 8, limited by: regs
GPGPU-Sim: Reconfigure L1 cache to 96KB
GPGPU-Sim uArch: Shader 6 bind to kernel 6 '_Z16gemmSN_NN_kernelIfffLi128ELi2ELi4ELi8ELi4ELi4EEv22cublasGemmSmallNParamsIT_T0_T1_EPKS1_S6_S1_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 6 '_Z16gemmSN_NN_kernelIfffLi128ELi2ELi4ELi8ELi4ELi4EEv22cublasGemmSmallNParamsIT_T0_T1_EPKS1_S6_S1_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 6 '_Z16gemmSN_NN_kernelIfffLi128ELi2ELi4ELi8ELi4ELi4EEv22cublasGemmSmallNParamsIT_T0_T1_EPKS1_S6_S1_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 6 '_Z16gemmSN_NN_kernelIfffLi128ELi2ELi4ELi8ELi4ELi4EEv22cublasGemmSmallNParamsIT_T0_T1_EPKS1_S6_S1_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 6 '_Z16gemmSN_NN_kernelIfffLi128ELi2ELi4ELi8ELi4ELi4EEv22cublasGemmSmallNParamsIT_T0_T1_EPKS1_S6_S1_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 6 '_Z16gemmSN_NN_kernelIfffLi128ELi2ELi4ELi8ELi4ELi4EEv22cublasGemmSmallNParamsIT_T0_T1_EPKS1_S6_S1_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 6 '_Z16gemmSN_NN_kernelIfffLi128ELi2ELi4ELi8ELi4ELi4EEv22cublasGemmSmallNParamsIT_T0_T1_EPKS1_S6_S1_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 6 '_Z16gemmSN_NN_kernelIfffLi128ELi2ELi4ELi8ELi4ELi4EEv22cublasGemmSmallNParamsIT_T0_T1_EPKS1_S6_S1_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 6 '_Z16gemmSN_NN_kernelIfffLi128ELi2ELi4ELi8ELi4ELi4EEv22cublasGemmSmallNParamsIT_T0_T1_EPKS1_S6_S1_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 6 '_Z16gemmSN_NN_kernelIfffLi128ELi2ELi4ELi8ELi4ELi4EEv22cublasGemmSmallNParamsIT_T0_T1_EPKS1_S6_S1_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 6 '_Z16gemmSN_NN_kernelIfffLi128ELi2ELi4ELi8ELi4ELi4EEv22cublasGemmSmallNParamsIT_T0_T1_EPKS1_S6_S1_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 6 '_Z16gemmSN_NN_kernelIfffLi128ELi2ELi4ELi8ELi4ELi4EEv22cublasGemmSmallNParamsIT_T0_T1_EPKS1_S6_S1_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 6 '_Z16gemmSN_NN_kernelIfffLi128ELi2ELi4ELi8ELi4ELi4EEv22cublasGemmSmallNParamsIT_T0_T1_EPKS1_S6_S1_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 6 '_Z16gemmSN_NN_kernelIfffLi128ELi2ELi4ELi8ELi4ELi4EEv22cublasGemmSmallNParamsIT_T0_T1_EPKS1_S6_S1_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 6 '_Z16gemmSN_NN_kernelIfffLi128ELi2ELi4ELi8ELi4ELi4EEv22cublasGemmSmallNParamsIT_T0_T1_EPKS1_S6_S1_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 6 '_Z16gemmSN_NN_kernelIfffLi128ELi2ELi4ELi8ELi4ELi4EEv22cublasGemmSmallNParamsIT_T0_T1_EPKS1_S6_S1_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 6 '_Z16gemmSN_NN_kernelIfffLi128ELi2ELi4ELi8ELi4ELi4EEv22cublasGemmSmallNParamsIT_T0_T1_EPKS1_S6_S1_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 6 '_Z16gemmSN_NN_kernelIfffLi128ELi2ELi4ELi8ELi4ELi4EEv22cublasGemmSmallNParamsIT_T0_T1_EPKS1_S6_S1_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 6 '_Z16gemmSN_NN_kernelIfffLi128ELi2ELi4ELi8ELi4ELi4EEv22cublasGemmSmallNParamsIT_T0_T1_EPKS1_S6_S1_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 6 '_Z16gemmSN_NN_kernelIfffLi128ELi2ELi4ELi8ELi4ELi4EEv22cublasGemmSmallNParamsIT_T0_T1_EPKS1_S6_S1_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 6 '_Z16gemmSN_NN_kernelIfffLi128ELi2ELi4ELi8ELi4ELi4EEv22cublasGemmSmallNParamsIT_T0_T1_EPKS1_S6_S1_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 6 '_Z16gemmSN_NN_kernelIfffLi128ELi2ELi4ELi8ELi4ELi4EEv22cublasGemmSmallNParamsIT_T0_T1_EPKS1_S6_S1_S1_i'
GPGPU-Sim uArch: Shader 28 bind to kernel 6 '_Z16gemmSN_NN_kernelIfffLi128ELi2ELi4ELi8ELi4ELi4EEv22cublasGemmSmallNParamsIT_T0_T1_EPKS1_S6_S1_S1_i'
GPGPU-Sim uArch: Shader 29 bind to kernel 6 '_Z16gemmSN_NN_kernelIfffLi128ELi2ELi4ELi8ELi4ELi4EEv22cublasGemmSmallNParamsIT_T0_T1_EPKS1_S6_S1_S1_i'
GPGPU-Sim uArch: Shader 30 bind to kernel 6 '_Z16gemmSN_NN_kernelIfffLi128ELi2ELi4ELi8ELi4ELi4EEv22cublasGemmSmallNParamsIT_T0_T1_EPKS1_S6_S1_S1_i'
GPGPU-Sim uArch: Shader 31 bind to kernel 6 '_Z16gemmSN_NN_kernelIfffLi128ELi2ELi4ELi8ELi4ELi4EEv22cublasGemmSmallNParamsIT_T0_T1_EPKS1_S6_S1_S1_i'
GPGPU-Sim uArch: Shader 32 bind to kernel 6 '_Z16gemmSN_NN_kernelIfffLi128ELi2ELi4ELi8ELi4ELi4EEv22cublasGemmSmallNParamsIT_T0_T1_EPKS1_S6_S1_S1_i'
GPGPU-Sim uArch: Shader 33 bind to kernel 6 '_Z16gemmSN_NN_kernelIfffLi128ELi2ELi4ELi8ELi4ELi4EEv22cublasGemmSmallNParamsIT_T0_T1_EPKS1_S6_S1_S1_i'
GPGPU-Sim uArch: Shader 34 bind to kernel 6 '_Z16gemmSN_NN_kernelIfffLi128ELi2ELi4ELi8ELi4ELi4EEv22cublasGemmSmallNParamsIT_T0_T1_EPKS1_S6_S1_S1_i'
GPGPU-Sim uArch: Shader 35 bind to kernel 6 '_Z16gemmSN_NN_kernelIfffLi128ELi2ELi4ELi8ELi4ELi4EEv22cublasGemmSmallNParamsIT_T0_T1_EPKS1_S6_S1_S1_i'
GPGPU-Sim uArch: Shader 36 bind to kernel 6 '_Z16gemmSN_NN_kernelIfffLi128ELi2ELi4ELi8ELi4ELi4EEv22cublasGemmSmallNParamsIT_T0_T1_EPKS1_S6_S1_S1_i'
GPGPU-Sim uArch: Shader 37 bind to kernel 6 '_Z16gemmSN_NN_kernelIfffLi128ELi2ELi4ELi8ELi4ELi4EEv22cublasGemmSmallNParamsIT_T0_T1_EPKS1_S6_S1_S1_i'
GPGPU-Sim uArch: Shader 38 bind to kernel 6 '_Z16gemmSN_NN_kernelIfffLi128ELi2ELi4ELi8ELi4ELi4EEv22cublasGemmSmallNParamsIT_T0_T1_EPKS1_S6_S1_S1_i'
GPGPU-Sim uArch: Shader 39 bind to kernel 6 '_Z16gemmSN_NN_kernelIfffLi128ELi2ELi4ELi8ELi4ELi4EEv22cublasGemmSmallNParamsIT_T0_T1_EPKS1_S6_S1_S1_i'
GPGPU-Sim uArch: Shader 40 bind to kernel 6 '_Z16gemmSN_NN_kernelIfffLi128ELi2ELi4ELi8ELi4ELi4EEv22cublasGemmSmallNParamsIT_T0_T1_EPKS1_S6_S1_S1_i'
GPGPU-Sim uArch: Shader 41 bind to kernel 6 '_Z16gemmSN_NN_kernelIfffLi128ELi2ELi4ELi8ELi4ELi4EEv22cublasGemmSmallNParamsIT_T0_T1_EPKS1_S6_S1_S1_i'
GPGPU-Sim uArch: Shader 42 bind to kernel 6 '_Z16gemmSN_NN_kernelIfffLi128ELi2ELi4ELi8ELi4ELi4EEv22cublasGemmSmallNParamsIT_T0_T1_EPKS1_S6_S1_S1_i'
GPGPU-Sim uArch: Shader 43 bind to kernel 6 '_Z16gemmSN_NN_kernelIfffLi128ELi2ELi4ELi8ELi4ELi4EEv22cublasGemmSmallNParamsIT_T0_T1_EPKS1_S6_S1_S1_i'
GPGPU-Sim uArch: Shader 44 bind to kernel 6 '_Z16gemmSN_NN_kernelIfffLi128ELi2ELi4ELi8ELi4ELi4EEv22cublasGemmSmallNParamsIT_T0_T1_EPKS1_S6_S1_S1_i'
GPGPU-Sim uArch: Shader 45 bind to kernel 6 '_Z16gemmSN_NN_kernelIfffLi128ELi2ELi4ELi8ELi4ELi4EEv22cublasGemmSmallNParamsIT_T0_T1_EPKS1_S6_S1_S1_i'
GPGPU-Sim uArch: Shader 46 bind to kernel 6 '_Z16gemmSN_NN_kernelIfffLi128ELi2ELi4ELi8ELi4ELi4EEv22cublasGemmSmallNParamsIT_T0_T1_EPKS1_S6_S1_S1_i'
GPGPU-Sim uArch: Shader 47 bind to kernel 6 '_Z16gemmSN_NN_kernelIfffLi128ELi2ELi4ELi8ELi4ELi4EEv22cublasGemmSmallNParamsIT_T0_T1_EPKS1_S6_S1_S1_i'
GPGPU-Sim uArch: Shader 48 bind to kernel 6 '_Z16gemmSN_NN_kernelIfffLi128ELi2ELi4ELi8ELi4ELi4EEv22cublasGemmSmallNParamsIT_T0_T1_EPKS1_S6_S1_S1_i'
GPGPU-Sim uArch: Shader 49 bind to kernel 6 '_Z16gemmSN_NN_kernelIfffLi128ELi2ELi4ELi8ELi4ELi4EEv22cublasGemmSmallNParamsIT_T0_T1_EPKS1_S6_S1_S1_i'
GPGPU-Sim uArch: Shader 50 bind to kernel 6 '_Z16gemmSN_NN_kernelIfffLi128ELi2ELi4ELi8ELi4ELi4EEv22cublasGemmSmallNParamsIT_T0_T1_EPKS1_S6_S1_S1_i'
GPGPU-Sim uArch: Shader 51 bind to kernel 6 '_Z16gemmSN_NN_kernelIfffLi128ELi2ELi4ELi8ELi4ELi4EEv22cublasGemmSmallNParamsIT_T0_T1_EPKS1_S6_S1_S1_i'
GPGPU-Sim uArch: Shader 52 bind to kernel 6 '_Z16gemmSN_NN_kernelIfffLi128ELi2ELi4ELi8ELi4ELi4EEv22cublasGemmSmallNParamsIT_T0_T1_EPKS1_S6_S1_S1_i'
GPGPU-Sim uArch: Shader 53 bind to kernel 6 '_Z16gemmSN_NN_kernelIfffLi128ELi2ELi4ELi8ELi4ELi4EEv22cublasGemmSmallNParamsIT_T0_T1_EPKS1_S6_S1_S1_i'
GPGPU-Sim uArch: Shader 54 bind to kernel 6 '_Z16gemmSN_NN_kernelIfffLi128ELi2ELi4ELi8ELi4ELi4EEv22cublasGemmSmallNParamsIT_T0_T1_EPKS1_S6_S1_S1_i'
GPGPU-Sim uArch: Shader 55 bind to kernel 6 '_Z16gemmSN_NN_kernelIfffLi128ELi2ELi4ELi8ELi4ELi4EEv22cublasGemmSmallNParamsIT_T0_T1_EPKS1_S6_S1_S1_i'
GPGPU-Sim uArch: Shader 56 bind to kernel 6 '_Z16gemmSN_NN_kernelIfffLi128ELi2ELi4ELi8ELi4ELi4EEv22cublasGemmSmallNParamsIT_T0_T1_EPKS1_S6_S1_S1_i'
GPGPU-Sim uArch: Shader 57 bind to kernel 6 '_Z16gemmSN_NN_kernelIfffLi128ELi2ELi4ELi8ELi4ELi4EEv22cublasGemmSmallNParamsIT_T0_T1_EPKS1_S6_S1_S1_i'
GPGPU-Sim uArch: Shader 58 bind to kernel 6 '_Z16gemmSN_NN_kernelIfffLi128ELi2ELi4ELi8ELi4ELi4EEv22cublasGemmSmallNParamsIT_T0_T1_EPKS1_S6_S1_S1_i'
GPGPU-Sim uArch: Shader 59 bind to kernel 6 '_Z16gemmSN_NN_kernelIfffLi128ELi2ELi4ELi8ELi4ELi4EEv22cublasGemmSmallNParamsIT_T0_T1_EPKS1_S6_S1_S1_i'
GPGPU-Sim uArch: Shader 60 bind to kernel 6 '_Z16gemmSN_NN_kernelIfffLi128ELi2ELi4ELi8ELi4ELi4EEv22cublasGemmSmallNParamsIT_T0_T1_EPKS1_S6_S1_S1_i'
GPGPU-Sim uArch: Shader 61 bind to kernel 6 '_Z16gemmSN_NN_kernelIfffLi128ELi2ELi4ELi8ELi4ELi4EEv22cublasGemmSmallNParamsIT_T0_T1_EPKS1_S6_S1_S1_i'
GPGPU-Sim uArch: Shader 62 bind to kernel 6 '_Z16gemmSN_NN_kernelIfffLi128ELi2ELi4ELi8ELi4ELi4EEv22cublasGemmSmallNParamsIT_T0_T1_EPKS1_S6_S1_S1_i'
GPGPU-Sim uArch: Shader 63 bind to kernel 6 '_Z16gemmSN_NN_kernelIfffLi128ELi2ELi4ELi8ELi4ELi4EEv22cublasGemmSmallNParamsIT_T0_T1_EPKS1_S6_S1_S1_i'
GPGPU-Sim uArch: Shader 64 bind to kernel 6 '_Z16gemmSN_NN_kernelIfffLi128ELi2ELi4ELi8ELi4ELi4EEv22cublasGemmSmallNParamsIT_T0_T1_EPKS1_S6_S1_S1_i'
GPGPU-Sim uArch: Shader 65 bind to kernel 6 '_Z16gemmSN_NN_kernelIfffLi128ELi2ELi4ELi8ELi4ELi4EEv22cublasGemmSmallNParamsIT_T0_T1_EPKS1_S6_S1_S1_i'
GPGPU-Sim uArch: Shader 66 bind to kernel 6 '_Z16gemmSN_NN_kernelIfffLi128ELi2ELi4ELi8ELi4ELi4EEv22cublasGemmSmallNParamsIT_T0_T1_EPKS1_S6_S1_S1_i'
GPGPU-Sim uArch: Shader 67 bind to kernel 6 '_Z16gemmSN_NN_kernelIfffLi128ELi2ELi4ELi8ELi4ELi4EEv22cublasGemmSmallNParamsIT_T0_T1_EPKS1_S6_S1_S1_i'
GPGPU-Sim uArch: Shader 68 bind to kernel 6 '_Z16gemmSN_NN_kernelIfffLi128ELi2ELi4ELi8ELi4ELi4EEv22cublasGemmSmallNParamsIT_T0_T1_EPKS1_S6_S1_S1_i'
GPGPU-Sim uArch: Shader 69 bind to kernel 6 '_Z16gemmSN_NN_kernelIfffLi128ELi2ELi4ELi8ELi4ELi4EEv22cublasGemmSmallNParamsIT_T0_T1_EPKS1_S6_S1_S1_i'
GPGPU-Sim uArch: Shader 70 bind to kernel 6 '_Z16gemmSN_NN_kernelIfffLi128ELi2ELi4ELi8ELi4ELi4EEv22cublasGemmSmallNParamsIT_T0_T1_EPKS1_S6_S1_S1_i'
GPGPU-Sim uArch: Shader 71 bind to kernel 6 '_Z16gemmSN_NN_kernelIfffLi128ELi2ELi4ELi8ELi4ELi4EEv22cublasGemmSmallNParamsIT_T0_T1_EPKS1_S6_S1_S1_i'
GPGPU-Sim uArch: Shader 72 bind to kernel 6 '_Z16gemmSN_NN_kernelIfffLi128ELi2ELi4ELi8ELi4ELi4EEv22cublasGemmSmallNParamsIT_T0_T1_EPKS1_S6_S1_S1_i'
GPGPU-Sim uArch: Shader 73 bind to kernel 6 '_Z16gemmSN_NN_kernelIfffLi128ELi2ELi4ELi8ELi4ELi4EEv22cublasGemmSmallNParamsIT_T0_T1_EPKS1_S6_S1_S1_i'
GPGPU-Sim uArch: Shader 74 bind to kernel 6 '_Z16gemmSN_NN_kernelIfffLi128ELi2ELi4ELi8ELi4ELi4EEv22cublasGemmSmallNParamsIT_T0_T1_EPKS1_S6_S1_S1_i'
GPGPU-Sim uArch: Shader 75 bind to kernel 6 '_Z16gemmSN_NN_kernelIfffLi128ELi2ELi4ELi8ELi4ELi4EEv22cublasGemmSmallNParamsIT_T0_T1_EPKS1_S6_S1_S1_i'
GPGPU-Sim uArch: Shader 76 bind to kernel 6 '_Z16gemmSN_NN_kernelIfffLi128ELi2ELi4ELi8ELi4ELi4EEv22cublasGemmSmallNParamsIT_T0_T1_EPKS1_S6_S1_S1_i'
GPGPU-Sim uArch: Shader 77 bind to kernel 6 '_Z16gemmSN_NN_kernelIfffLi128ELi2ELi4ELi8ELi4ELi4EEv22cublasGemmSmallNParamsIT_T0_T1_EPKS1_S6_S1_S1_i'
GPGPU-Sim uArch: Shader 78 bind to kernel 6 '_Z16gemmSN_NN_kernelIfffLi128ELi2ELi4ELi8ELi4ELi4EEv22cublasGemmSmallNParamsIT_T0_T1_EPKS1_S6_S1_S1_i'
GPGPU-Sim uArch: Shader 79 bind to kernel 6 '_Z16gemmSN_NN_kernelIfffLi128ELi2ELi4ELi8ELi4ELi4EEv22cublasGemmSmallNParamsIT_T0_T1_EPKS1_S6_S1_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 6 '_Z16gemmSN_NN_kernelIfffLi128ELi2ELi4ELi8ELi4ELi4EEv22cublasGemmSmallNParamsIT_T0_T1_EPKS1_S6_S1_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 6 '_Z16gemmSN_NN_kernelIfffLi128ELi2ELi4ELi8ELi4ELi4EEv22cublasGemmSmallNParamsIT_T0_T1_EPKS1_S6_S1_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 6 '_Z16gemmSN_NN_kernelIfffLi128ELi2ELi4ELi8ELi4ELi4EEv22cublasGemmSmallNParamsIT_T0_T1_EPKS1_S6_S1_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 6 '_Z16gemmSN_NN_kernelIfffLi128ELi2ELi4ELi8ELi4ELi4EEv22cublasGemmSmallNParamsIT_T0_T1_EPKS1_S6_S1_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 6 '_Z16gemmSN_NN_kernelIfffLi128ELi2ELi4ELi8ELi4ELi4EEv22cublasGemmSmallNParamsIT_T0_T1_EPKS1_S6_S1_S1_i'
Destroy streams for kernel 6: size 0
kernel_name = _Z16gemmSN_NN_kernelIfffLi128ELi2ELi4ELi8ELi4ELi4EEv22cublasGemmSmallNParamsIT_T0_T1_EPKS1_S6_S1_S1_i 
kernel_launch_uid = 6 
gpu_sim_cycle = 9257
gpu_sim_insn = 6056696
gpu_ipc =     654.2828
gpu_tot_sim_cycle = 136410
gpu_tot_sim_insn = 250210832
gpu_tot_ipc =    1834.2557
gpu_tot_issued_cta = 4182
gpu_occupancy = 13.1328% 
gpu_tot_occupancy = 21.5613% 
max_total_param_size = 0
gpu_stall_dramfull = 62723
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       1.8114
partiton_level_parallism_total  =       7.6696
partiton_level_parallism_util =       6.4270
partiton_level_parallism_util_total  =      10.4354
L2_BW  =      65.6156 GB/Sec
L2_BW_total  =     277.8228 GB/Sec
gpu_total_sim_rate=227878

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 16536, Miss = 13355, Miss_rate = 0.808, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 15974, Miss = 13622, Miss_rate = 0.853, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 16248, Miss = 13718, Miss_rate = 0.844, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 16568, Miss = 13781, Miss_rate = 0.832, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 16038, Miss = 13532, Miss_rate = 0.844, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 15935, Miss = 13505, Miss_rate = 0.848, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 15603, Miss = 13667, Miss_rate = 0.876, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 15317, Miss = 13482, Miss_rate = 0.880, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 15603, Miss = 13687, Miss_rate = 0.877, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 16165, Miss = 13310, Miss_rate = 0.823, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 15572, Miss = 12262, Miss_rate = 0.787, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 15318, Miss = 13276, Miss_rate = 0.867, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 15780, Miss = 14100, Miss_rate = 0.894, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 15350, Miss = 13071, Miss_rate = 0.852, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 15990, Miss = 13160, Miss_rate = 0.823, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 15638, Miss = 12570, Miss_rate = 0.804, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 16101, Miss = 13042, Miss_rate = 0.810, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 15464, Miss = 13226, Miss_rate = 0.855, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 15430, Miss = 13214, Miss_rate = 0.856, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 15418, Miss = 12424, Miss_rate = 0.806, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 15386, Miss = 13077, Miss_rate = 0.850, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 15386, Miss = 12815, Miss_rate = 0.833, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 16058, Miss = 13449, Miss_rate = 0.838, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 15176, Miss = 12846, Miss_rate = 0.846, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 15320, Miss = 13007, Miss_rate = 0.849, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 15706, Miss = 12748, Miss_rate = 0.812, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 16058, Miss = 13257, Miss_rate = 0.826, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 15418, Miss = 13711, Miss_rate = 0.889, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 15562, Miss = 13587, Miss_rate = 0.873, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 15386, Miss = 12879, Miss_rate = 0.837, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 15290, Miss = 13008, Miss_rate = 0.851, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 16186, Miss = 13412, Miss_rate = 0.829, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 15878, Miss = 13515, Miss_rate = 0.851, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 15878, Miss = 13402, Miss_rate = 0.844, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 15806, Miss = 13580, Miss_rate = 0.859, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 15780, Miss = 13599, Miss_rate = 0.862, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 16134, Miss = 13786, Miss_rate = 0.854, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 16270, Miss = 13984, Miss_rate = 0.859, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 16204, Miss = 13985, Miss_rate = 0.863, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 15790, Miss = 13329, Miss_rate = 0.844, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 15894, Miss = 13649, Miss_rate = 0.859, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 15542, Miss = 13716, Miss_rate = 0.883, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 16716, Miss = 13432, Miss_rate = 0.804, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 16154, Miss = 13483, Miss_rate = 0.835, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 16350, Miss = 13579, Miss_rate = 0.831, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 15858, Miss = 13287, Miss_rate = 0.838, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[46]: Access = 16226, Miss = 13784, Miss_rate = 0.850, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[47]: Access = 15337, Miss = 13281, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[48]: Access = 16167, Miss = 13154, Miss_rate = 0.814, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[49]: Access = 16529, Miss = 13884, Miss_rate = 0.840, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[50]: Access = 16177, Miss = 13791, Miss_rate = 0.853, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[51]: Access = 16227, Miss = 13658, Miss_rate = 0.842, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[52]: Access = 16143, Miss = 13724, Miss_rate = 0.850, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[53]: Access = 16146, Miss = 13992, Miss_rate = 0.867, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[54]: Access = 16352, Miss = 14245, Miss_rate = 0.871, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[55]: Access = 16804, Miss = 13584, Miss_rate = 0.808, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[56]: Access = 15880, Miss = 13455, Miss_rate = 0.847, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[57]: Access = 16550, Miss = 13526, Miss_rate = 0.817, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[58]: Access = 15816, Miss = 13391, Miss_rate = 0.847, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[59]: Access = 16476, Miss = 13606, Miss_rate = 0.826, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[60]: Access = 15918, Miss = 13594, Miss_rate = 0.854, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[61]: Access = 16390, Miss = 14073, Miss_rate = 0.859, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[62]: Access = 16318, Miss = 14050, Miss_rate = 0.861, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[63]: Access = 16562, Miss = 13529, Miss_rate = 0.817, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[64]: Access = 16172, Miss = 14477, Miss_rate = 0.895, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[65]: Access = 15886, Miss = 13584, Miss_rate = 0.855, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[66]: Access = 15872, Miss = 13466, Miss_rate = 0.848, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[67]: Access = 16156, Miss = 13760, Miss_rate = 0.852, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[68]: Access = 16516, Miss = 14770, Miss_rate = 0.894, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[69]: Access = 16346, Miss = 14173, Miss_rate = 0.867, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[70]: Access = 15662, Miss = 13929, Miss_rate = 0.889, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[71]: Access = 16006, Miss = 13694, Miss_rate = 0.856, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[72]: Access = 16086, Miss = 14002, Miss_rate = 0.870, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[73]: Access = 15707, Miss = 13594, Miss_rate = 0.865, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[74]: Access = 15576, Miss = 13382, Miss_rate = 0.859, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[75]: Access = 15830, Miss = 13431, Miss_rate = 0.848, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[76]: Access = 15974, Miss = 13419, Miss_rate = 0.840, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[77]: Access = 16228, Miss = 13399, Miss_rate = 0.826, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[78]: Access = 15595, Miss = 13518, Miss_rate = 0.867, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[79]: Access = 16148, Miss = 13526, Miss_rate = 0.838, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 1275012
	L1D_total_cache_misses = 1080571
	L1D_total_cache_miss_rate = 0.8475
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.024
	L1D_cache_fill_port_util = 0.058
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 194221
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 363234
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 154249
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 220
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 563081
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 7
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 711704
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 563308

ABBOOOV!
 PC=0x10888 (cudaDataLoader.15.sm_50.ptx:1956) st.global.f32 [%rd2], %f704; total: 339, miss: 339
 PC=0x108d0 (cudaDataLoader.15.sm_50.ptx:1968) st.global.f32 [%rd162], %f705; total: 423, miss: 423
 PC=0x10910 (cudaDataLoader.15.sm_50.ptx:1979) st.global.f32 [%rd165], %f706; total: 339, miss: 339
 PC=0x10950 (cudaDataLoader.15.sm_50.ptx:1990) st.global.f32 [%rd168], %f707; total: 423, miss: 423
 PC=0x10990 (cudaDataLoader.15.sm_50.ptx:2001) st.global.f32 [%rd171], %f708; total: 339, miss: 339
 PC=0x109d0 (cudaDataLoader.15.sm_50.ptx:2012) st.global.f32 [%rd174], %f709; total: 423, miss: 423
 PC=0x10a10 (cudaDataLoader.15.sm_50.ptx:2023) st.global.f32 [%rd177], %f710; total: 339, miss: 339
 PC=0x10a50 (cudaDataLoader.15.sm_50.ptx:2034) st.global.f32 [%rd180], %f711; total: 423, miss: 423
 PC=0x10a90 (cudaDataLoader.15.sm_50.ptx:2045) st.global.f32 [%rd183], %f712; total: 339, miss: 339
 PC=0x10ad0 (cudaDataLoader.15.sm_50.ptx:2056) st.global.f32 [%rd186], %f713; total: 423, miss: 423
 PC=0x10c68 (cudaDataLoader.15.sm_50.ptx:2127) st.global.f32 [%rd2], %f101; total: 30171, miss: 30011
 PC=0x10c80 (cudaDataLoader.15.sm_50.ptx:2130) st.global.f32 [%rd128], %f102; total: 37647, miss: 37596
 PC=0x10c90 (cudaDataLoader.15.sm_50.ptx:2132) st.global.f32 [%rd129], %f103; total: 30171, miss: 30171
 PC=0x10ca0 (cudaDataLoader.15.sm_50.ptx:2134) st.global.f32 [%rd130], %f104; total: 37647, miss: 37647
 PC=0x10cb0 (cudaDataLoader.15.sm_50.ptx:2136) st.global.f32 [%rd131], %f105; total: 30171, miss: 30171
 PC=0x10cc0 (cudaDataLoader.15.sm_50.ptx:2138) st.global.f32 [%rd132], %f106; total: 37647, miss: 37647
 PC=0x10cd0 (cudaDataLoader.15.sm_50.ptx:2140) st.global.f32 [%rd133], %f107; total: 30171, miss: 30171
 PC=0x10ce0 (cudaDataLoader.15.sm_50.ptx:2142) st.global.f32 [%rd134], %f108; total: 37647, miss: 37647
 PC=0x10cf0 (cudaDataLoader.15.sm_50.ptx:2144) st.global.f32 [%rd135], %f109; total: 30171, miss: 30171
 PC=0x10d00 (cudaDataLoader.15.sm_50.ptx:2146) st.global.f32 [%rd136], %f110; total: 37647, miss: 37647
 PC=0x10d10 (cudaDataLoader.15.sm_50.ptx:2148) st.global.f32 [%rd137], %f111; total: 30171, miss: 30171
 PC=0x10d20 (cudaDataLoader.15.sm_50.ptx:2150) st.global.f32 [%rd138], %f112; total: 37647, miss: 37647
 PC=0x10d30 (cudaDataLoader.15.sm_50.ptx:2152) st.global.f32 [%rd139], %f113; total: 30171, miss: 30171
 PC=0x10d40 (cudaDataLoader.15.sm_50.ptx:2154) st.global.f32 [%rd140], %f114; total: 37647, miss: 37647
 PC=0x10d50 (cudaDataLoader.15.sm_50.ptx:2156) st.global.f32 [%rd141], %f115; total: 30171, miss: 30171
 PC=0x10d60 (cudaDataLoader.15.sm_50.ptx:2158) st.global.f32 [%rd142], %f116; total: 37647, miss: 37647
 PC=0x55f48 (cudaDataLoader.20.sm_50.ptx:18389) ld.global.nc.f32 %f83, [%rd39]; total: 344, miss: 344
 PC=0x55f68 (cudaDataLoader.20.sm_50.ptx:18395) ld.global.nc.f32 %f84, [%rd40]; total: 516, miss: 265
 PC=0x55f88 (cudaDataLoader.20.sm_50.ptx:18401) ld.global.nc.f32 %f85, [%rd41]; total: 516, miss: 344
 PC=0x55fc0 (cudaDataLoader.20.sm_50.ptx:18412) ld.global.nc.f32 %f89, [%rd43]; total: 430, miss: 234
 PC=0x564d0 (cudaDataLoader.20.sm_50.ptx:18634) ld.global.nc.f32 %f211, [%rd110]; total: 10500, miss: 10500
 PC=0x566d8 (cudaDataLoader.20.sm_50.ptx:18718) st.global.f32 [%rd19], %f284; total: 3048, miss: 3048
 PC=0x56740 (cudaDataLoader.20.sm_50.ptx:18738) st.global.f32 [%rd20], %f285; total: 3048, miss: 3039
 PC=0xeae60 (cudaDataLoader.10.sm_61.ptx:56) ld.global.f32 %f1, [%rd12]; total: 12216, miss: 12216
 PC=0xeae68 (cudaDataLoader.10.sm_61.ptx:57) ld.global.u32 %r11, [%rd6]; total: 4073, miss: 4073
 PC=0xeaf8 (cudaDataLoader.15.sm_50.ptx:925) ld.global.f32 %f139, [%rd262]; total: 30616, miss: 29376
 PC=0xeb30 (cudaDataLoader.15.sm_50.ptx:932) ld.global.f32 %f140, [%rd7]; total: 30616, miss: 30236
 PC=0xeb48 (cudaDataLoader.15.sm_50.ptx:935) ld.global.f32 %f141, [%rd95]; total: 30616, miss: 30376
 PC=0xeb558 (cudaDataLoader.12.sm_61.ptx:48) ld.global.u32 %r8, [%rd6]; total: 2715, miss: 2715
 PC=0xeb5a0 (cudaDataLoader.12.sm_61.ptx:57) ld.global.f32 %f1, [%rd12]; total: 6990, miss: 6976
 PC=0xeb5d0 (cudaDataLoader.12.sm_61.ptx:63) st.global.f32 [%rd15], %f2; total: 10858, miss: 10858
 PC=0xeb60 (cudaDataLoader.15.sm_50.ptx:938) ld.global.f32 %f142, [%rd96]; total: 30616, miss: 30400
 PC=0xeba0 (cudaDataLoader.15.sm_50.ptx:950) ld.global.f32 %f135, [%rd262]; total: 344, miss: 329
 PC=0xebf0 (cudaDataLoader.15.sm_50.ptx:963) ld.global.f32 %f136, [%rd7]; total: 344, miss: 344
 PC=0xec58 (cudaDataLoader.15.sm_50.ptx:979) ld.global.f32 %f137, [%rd76]; total: 172, miss: 172
 PC=0xfef8 (cudaDataLoader.15.sm_50.ptx:1587) ld.global.f32 %f143, [%rd102]; total: 550080, miss: 358583

Total_core_cache_fail_stats:
ctas_completed 4182, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
7327, 7307, 7297, 7277, 8314, 8294, 7299, 7279, 6997, 6881, 6997, 6997, 6997, 6997, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 
gpgpu_n_tot_thrd_icount = 256805696
gpgpu_n_tot_w_icount = 8025178
gpgpu_n_stall_shd_mem = 1060368
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 482899
gpgpu_n_mem_write_global = 563308
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 5497006
gpgpu_n_store_insn = 4013464
gpgpu_n_shmem_insn = 65048816
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 5379068
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 63471
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 979080
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 17817
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:516662	W0_Idle:982626	W0_Scoreboard:22301062	W1:0	W2:0	W3:3440	W4:3440	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:41	W17:0	W18:0	W19:0	W20:6671	W21:42	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:8011544
single_issue_nums: WS0:2276247	WS1:2268585	WS2:1743353	WS3:1736993	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3696216 {8:462027,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 22532320 {40:563308,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 834880 {40:20872,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 18481080 {40:462027,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 4506464 {8:563308,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 834880 {40:20872,}
maxmflatency = 2637 
max_icnt2mem_latency = 2473 
maxmrqlatency = 422 
max_icnt2sh_latency = 656 
averagemflatency = 253 
avg_icnt2mem_latency = 70 
avg_mrq_latency = 12 
avg_icnt2sh_latency = 5 
mrq_lat_table:56691 	13427 	3502 	2513 	4266 	5649 	2661 	1637 	433 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	780628 	213885 	48062 	3356 	276 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	3470 	1299 	1707 	653147 	149387 	93206 	76269 	53847 	12204 	1642 	29 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	764909 	159047 	73688 	32123 	10226 	2501 	1869 	1738 	106 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	165 	37 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        40        38        40        40        11        12        12        16         7        13        11        13        12        13         9        13 
dram[1]:        44        29        40        40         9        13        12         9        14        16        13        14        12        13        14        16 
dram[2]:        34        28        40        40        12        11        15        14        40        10         9        13        12        15        10         8 
dram[3]:        40        36        40        40        13         9        13        11        15        21        15        10        10        13        13        13 
dram[4]:        36        34        40        40        10        14        15        11         9        15        10        15        13        12        16        10 
dram[5]:        36        38        40        40        11        12        12        12        14        14        12        15        12        12        11        11 
dram[6]:        40        38        40        40         9        11        10        13         9        14        12        12        14        12        14        12 
dram[7]:        21        36        40        40        12        14        12        15        15        11        10        15        13        12        14        13 
dram[8]:        30        40        40        40        14        12        14        11        13        12        12        11        16         9        13        11 
dram[9]:        44        38        40        40        15        11        12        14        11        15        12        12        14        13         8        14 
dram[10]:        32        42        40        40        16        10        10        15        12        12        15        14        12        10        13        11 
dram[11]:        42        22        36        40        14        12        11         9        12        11        15        11        16        15        12        12 
dram[12]:        38        38        40        40         8        11        10        10        32        30        12        15        13        10        12         9 
dram[13]:        30        42        40        40        12        12        10        14        14        14        15        10        14        13        10        15 
dram[14]:        34        36        40        40        12        10        10        14        14        12        15        14        12        10        11        13 
dram[15]:        40        30        40        40        11        10        13        14        15        12        15        15        13        13        10        12 
dram[16]:        15        46        40        40        13        10        15        13        14        32        13        10        13        14        11        13 
dram[17]:        42        46        40        40        17        12        12        15        12        11        12        13        14        12        13        12 
dram[18]:        34        38        32        40        13        11        10        12        12         9         9        14        12         8        13        12 
dram[19]:        26        44        32        40        11        13        12        15        14        10        12        15        16        14        13        12 
dram[20]:        25        14        44        40        12        14        16        14        13        13        13        12        12        16        14        15 
dram[21]:        28        42        40        40        14        11        12        14        15        16        14        12        13        13        13        13 
dram[22]:        40        42        40        40        10        11        13        13        14        12        11        14        12        14        10        13 
dram[23]:        40        16        40        40        15        14        14        13        40        12        12        13        13        11        12        14 
dram[24]:        42        36        40        40         8        11        13        11        40        32        16        11        11        15        10        13 
dram[25]:        40        40        40        40        14        12        14        13        12        10        15        11        15        13        12        13 
dram[26]:        20        26        40        40        10        12        13        14        13        16        11        13        14        10        16        12 
dram[27]:        32        34        40        40        13        12        10        14        15        12        11        14        11        15        15        14 
dram[28]:        22        38        40        40        12         8         9        11        10         8        14        14        14        12         9        12 
dram[29]:        24        40        40        40        10        13        11        13        12        12        14         9        13        15        14        15 
dram[30]:        44        23        40        40        12        13        15        11        14        11        12        11        10        14         8        11 
dram[31]:        40        36        40        40        12        11        13        11        16        10        13        16        15        14        15         9 
maximum service time to same row:
dram[0]:     39011     40742     33031     25403     46924     35617     55943     47366     47244     46911     46555     47185     47374     47206     46311     45997 
dram[1]:     40235     39974     33363     24890     46860     35958     54175     46508     46957     47331     47238     45455     46527     47427     46472     45576 
dram[2]:     39211     40168     33498     26674     45352     34946     46748     45998     46989     46952     47242     45343     46627     47369     46511     45696 
dram[3]:     40077     40661     33445     27031     45568     35278     54716     47371     47539     47350     46803     47319     46598     53672     46158     46029 
dram[4]:     40195     45299     32448     26622     46705     35440     47823     47714     46455     46912     46014     47198     46634     47522     46508     46120 
dram[5]:     40427     45162     33885     24507     46828     35781     47453     47635     46415     46548     46538     45989     46860     46981     46001     46389 
dram[6]:     39308     40478     33755     25378     45495     34766     55859     47703     46749     46415     45929     45977     46251     46744     46076     45451 
dram[7]:     41029     40877     32988     25420     46097     35099     54612     47876     47318     45262     47497     45796     45953     51910     45902     45901 
dram[8]:     40892     46701     32454     24861     46712     36149     54463     47763     46041     46949     46606     46777     51431     47892     46475     45487 
dram[9]:     40848     45957     32853     24935     45343     36490     53597     48537     46038     45993     45704     46616     47552     45187     44941     46186 
dram[10]:     40791     46816     32879     25591     45547     35477     52372     47822     46555     45795     46297     46113     48209     46626     46415     45664 
dram[11]:     39283     46012     33442     25666     44865     35809     52368     48173     46532     47544     45218     46543     53591     47660     44914     44769 
dram[12]:     40560     46982     33987     25138     46313     35812     52425     54431     46318     47310     46904     47568     47664     47073     45905     45255 
dram[13]:     40113     46692     33004     23817     46258     36153     54498     54514     46835     46566     46900     46518     47848     47796     45462     45131 
dram[14]:     40099     46789     33084     27380     46837     35139     48091     54579     46567     46717     45933     45360     46955     45839     46005     45295 
dram[15]:     40258     46604     34419     24094     46840     35472     54628     55342     45565     46274     46883     46921     47576     47017     46298     44656 
dram[16]:     46109     39363     32179     24098     44619     34875     46772     47551     46843     46889     45396     47221     46583     47909     45214     46792 
dram[17]:     45901     40179     32780     24728     44279     35216     47541     48276     47912     47314     45408     47543     46020     51886     46226     45576 
dram[18]:     46628     39224     32306     25393     43938     34198     47401     46709     45958     46753     44909     47330     46306     51416     45127     45926 
dram[19]:     46618     39724     32563     24443     43606     34533     46500     46401     46460     45954     46670     46090     46638     47600     45278     45467 
dram[20]:     46692     40458     33434     25153     37033     34497     45438     47691     46716     46985     46647     46559     47522     46615     46174     45367 
dram[21]:     46483     40329     32594     24578     36693     34752     48020     47667     46515     46985     46250     47515     46151     46499     45945     46353 
dram[22]:     46648     39548     32033     25239     36354     46309     47514     46590     46539     46769     45215     47037     46475     46595     46330     46550 
dram[23]:     46949     39507     32535     23674     36019     46532     47050     47386     46559     46290     44889     47021     46595     46528     46150     45853 
dram[24]:     39697     40984     25763     34273     45560     35262     51460     47988     44750     46864     46671     45243     47204     47636     46226     45793 
dram[25]:     46819     39107     25195     34815     45736     35604     48085     47640     45191     46600     47330     45231     46579     46824     45898     45885 
dram[26]:     45320     40505     26360     33597     45985     34585     46118     47080     47198     46334     47631     45247     46700     46398     46916     45475 
dram[27]:     46712     40406     27274     34085     44933     34918     47287     46415     46873     46472     47555     45917     47815     46435     46057     45173 
dram[28]:     40451     39875     31268     32481     45283     35010     46928     48063     46583     47229     46555     45748     46880     46334     46030     45558 
dram[29]:     39830     41363     32125     33211     44940     35351     47655     51475     47152     46939     46544     45617     47759     47282     46655     45502 
dram[30]:     39884     40068     34015     24507     44597     34336     47327     51692     46516     46459     45684     45784     46544     47197     45315     45539 
dram[31]:     39390     41772     33867     32900     44266     34669     45827     47580     45723     46456     46610     46647     47205     47818     46182     45443 
average row accesses per activate:
dram[0]:  3.262295  4.000000  4.446429  4.309091  2.557143  3.333333  2.857143  3.387755  2.736111  3.734694  2.593220  3.800000  3.295455  2.959184  3.391304  2.960784 
dram[1]:  4.809524  3.372881  3.397059  3.507246  2.828125  2.378378  3.018518  2.569231  3.428571  3.285714  2.872727  3.020000  3.418605  3.195652  2.942308  3.846154 
dram[2]:  3.311476  2.914286  4.358490  4.584906  2.651515  2.866667  3.244898  3.150943  2.955882  3.241379  2.476923  2.923077  2.938776  2.846154  2.796296  2.482759 
dram[3]:  3.196721  4.145833  3.671642  4.189655  2.119048  2.703125  2.700000  2.844828  5.078948  3.509434  2.903846  2.724138  2.900000  3.972973  3.080000  2.387097 
dram[4]:  2.955224  3.600000  3.333333  3.790323  2.841270  3.452830  3.078431  3.018868  2.835821  3.400000  2.678571  3.619048  3.148936  2.678571  3.871795  2.642857 
dram[5]:  3.383333  2.768116  4.272727  4.254546  2.887097  2.608696  2.650000  3.446809  3.237288  3.048387  3.545455  3.948718  3.020833  3.318182  2.276923  3.272727 
dram[6]:  3.187500  3.295082  3.714286  3.584615  2.217949  2.573529  2.758621  2.428571  2.666667  3.263158  2.719298  2.925926  3.418605  3.658537  2.882353  2.920000 
dram[7]:  3.482759  3.773585  3.600000  4.070176  2.790323  2.761905  2.650000  2.839286  3.322034  3.066667  2.711864  4.342857  3.340909  3.062500  2.586207  3.020408 
dram[8]:  3.206349  4.063830  3.485294  4.192983  2.883333  2.577465  2.894737  3.017544  3.233333  3.653846  2.821429  2.533333  3.842105  2.618182  2.830189  3.145833 
dram[9]:  4.020000  3.589286  3.600000  4.454545  2.579710  2.415584  2.492308  3.018182  3.161290  3.133333  2.767857  3.282609  3.318182  3.222222  2.292308  3.234043 
dram[10]:  3.216667  3.711539  4.381818  3.402778  3.218182  2.407895  2.294118  3.220000  3.345454  3.000000  3.500000  2.980769  2.959184  2.840000  3.060000  3.078431 
dram[11]:  3.044776  3.629630  3.813559  4.241379  3.203704  2.555556  2.424242  2.830508  3.241379  3.436364  3.183673  2.637931  3.227273  3.894737  3.409091  3.000000 
dram[12]:  3.389831  3.880000  3.693548  3.887097  2.011628  2.527027  2.758621  2.666667  3.298246  2.848485  3.019608  3.061224  3.311111  3.081633  3.020408  2.642857 
dram[13]:  2.852941  4.340909  4.105263  4.031746  2.507246  2.320988  2.583333  2.600000  3.700000  2.890625  3.674419  2.532258  3.666667  3.534884  2.777778  2.980000 
dram[14]:  3.942308  4.311111  3.692308  4.537037  2.718750  2.628572  2.253521  3.017857  3.916667  3.576923  3.897436  3.500000  3.217391  2.826923  3.229167  2.740741 
dram[15]:  3.535714  3.413793  3.809524  4.537037  2.833333  2.480000  2.859649  3.000000  4.272727  3.400000  3.454545  3.145833  3.041667  3.040816  3.085106  2.980392 
dram[16]:  4.227273  3.631579  3.356164  4.529412  3.245614  2.535211  2.980769  3.038461  3.679245  3.066667  2.875000  2.909091  2.938776  2.920000  3.000000  2.714286 
dram[17]:  4.062500  3.818182  3.716418  4.148148  3.210526  2.513889  2.758621  3.521739  3.410714  2.720588  3.244898  3.413043  2.886792  2.840000  2.754717  3.062500 
dram[18]:  4.040000  4.636364  3.606061  3.758065  3.067797  2.542857  2.214286  3.340425  4.511628  2.685714  2.789474  3.270833  3.775000  2.149254  3.650000  3.250000 
dram[19]:  3.262295  3.475410  3.160000  4.017544  3.363636  2.932203  2.500000  2.741379  4.106383  2.534247  2.961539  3.413043  2.860000  2.862745  3.422222  3.104167 
dram[20]:  3.368421  3.980392  3.919355  4.634615  3.066667  3.245283  3.260000  3.850000  3.482143  3.936170  2.741379  2.818182  2.500000  3.769231  2.849057  2.960784 
dram[21]:  2.652174  4.060000  3.414286  3.462687  2.983871  2.621212  2.775862  3.586957  3.527273  3.509434  3.829268  3.187500  3.000000  2.960000  3.125000  3.522727 
dram[22]:  3.431035  3.322581  3.935484  4.647059  2.657143  2.394366  3.100000  3.291667  3.000000  3.228070  3.265306  3.145833  2.685185  3.609756  3.102041  3.595238 
dram[23]:  3.180328  3.867924  4.016949  4.568627  2.920635  2.741935  2.343284  3.642857  2.911765  3.083333  2.758621  3.204082  2.589286  2.811321  3.000000  3.634146 
dram[24]:  3.090909  3.941176  4.596154  3.232877  2.671642  2.661538  3.229167  2.417910  3.413793  3.436364  4.131579  2.393939  2.769231  3.658537  2.637931  3.348837 
dram[25]:  3.196721  3.678571  3.951613  3.676923  3.016393  2.932203  3.500000  2.704918  3.679245  3.357143  3.950000  2.980769  4.375000  2.754717  3.183673  3.217391 
dram[26]:  3.283333  4.234043  4.464286  3.347222  2.272727  2.558824  2.925926  2.800000  3.454545  4.650000  3.020000  3.183673  3.000000  3.125000  3.975000  2.846154 
dram[27]:  2.681159  3.075758  4.698113  3.537313  2.875000  2.597015  2.460317  2.700000  3.611111  3.854167  2.870370  3.545455  2.711539  3.585366  4.078948  3.340909 
dram[28]:  3.278688  3.843137  3.809524  3.753846  2.552239  2.342105  2.793103  2.338235  3.147541  2.794118  3.040000  3.326087  2.769231  3.040816  2.576271  2.781818 
dram[29]:  3.534483  3.811321  4.836735  4.500000  2.819672  2.983051  2.963636  2.728814  3.271186  3.116667  3.229167  2.516667  3.272727  3.395349  3.850000  3.333333 
dram[30]:  3.136364  3.586207  3.614286  3.671875  2.734375  2.806452  3.229167  2.539683  3.446429  3.098361  3.466667  3.058824  2.792453  3.127660  2.419355  3.040816 
dram[31]:  2.941176  3.448276  3.983333  3.522388  2.647059  2.868852  2.711864  2.689655  3.979592  3.979167  3.122449  3.756098  3.357143  3.894737  3.369565  2.540984 
average row locality = 90779/28490 = 3.186346
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        48        46        86        82        16        22         0         8        40        32         0         0         0         0         0         0 
dram[1]:        52        48        76        84        16        18         0         8        40        32         0         0         0         0         0         0 
dram[2]:        48        52        74        86        16        18         0         8        40        32         0         0         0         0         0         0 
dram[3]:        48        46        86        88        16        18         0         4        40        32         0         0         0         0         0         0 
dram[4]:        44        42        74        82        16        22         0         2        40        32         0         0         0         0         0         0 
dram[5]:        50        38        80        74        16        18         0         0        40        32         0         0         0         0         0         0 
dram[6]:        48        48        76        72        16        18         0         0        40        32         0         0         0         0         0         0 
dram[7]:        50        44        78        74        16        18         0         0        40        32         0         0         0         0         0         0 
dram[8]:        50        40        82        84        16        26         0         8        40        32         0         0         0         0         0         0 
dram[9]:        52        46        78        88        16        26         0         8        40        32         0         0         0         0         0         0 
dram[10]:        44        42        78        84        16        26         0         8        34        32         0         0         0         0         0         0 
dram[11]:        50        44        70        90        16        26         0         8        32        32         0         0         0         0         0         0 
dram[12]:        46        40        76        84        16        26         0         8        32        32         0         0         0         0         0         0 
dram[13]:        42        42        76        96        16        26         0         8        32        32         0         0         0         0         0         0 
dram[14]:        54        42        80        92        16        26         0         8        32        32         0         0         0         0         0         0 
dram[15]:        48        44        80        88        16        26         0         8        32        32         0         0         0         0         0         0 
dram[16]:        36        54        88        76        26        18         0         0        40        32         0         0         0         0         0         0 
dram[17]:        42        54        94        70        26        18         0         0        40        32         0         0         0         0         0         0 
dram[18]:        42        46        82        76        26        18         0         0        40        32         0         0         0         0         0         0 
dram[19]:        44        52        82        70        26        18         0         0        40        32         0         0         0         0         0         0 
dram[20]:        40        52        86        78        26        17         0         0        40        32         0         0         0         0         0         0 
dram[21]:        36        50        84        76        26        18         0         0        40        32         0         0         0         0         0         0 
dram[22]:        44        50        88        75        26        16         0         0        40        32         0         0         0         0         0         0 
dram[23]:        40        50        84        76        26        16         0         0        40        32         0         0         0         0         0         0 
dram[24]:        45        48        78        82        24        18         0         0        40        32         0         0         0         0         0         0 
dram[25]:        40        50        84        84        24        18         0         0        40        32         0         0         0         0         0         0 
dram[26]:        40        50        88        82        20        18         0         0        40        32         0         0         0         0         0         0 
dram[27]:        34        48        86        82        18        18         0         0        40        32         0         0         0         0         0         0 
dram[28]:        44        48        84        84        18        18         0         0        40        32         0         0         0         0         0         0 
dram[29]:        46        50        80        84        18        18         0         0        40        32         0         0         0         0         0         0 
dram[30]:        52        52        90        81        18        18         0         0        40        32         0         0         0         0         0         0 
dram[31]:        48        50        84        80        18        18         0         0        40        32         0         0         0         0         0         0 
total dram reads = 11788
min_bank_accesses = 0!
chip skew: 386/348 = 1.11
number of total write accesses:
dram[0]:       604       600       652       620       652       632       640       632       628       604       612       608       580       580       624       604 
dram[1]:       600       604       620       632       660       632       652       636       608       608       632       604       588       588       612       600 
dram[2]:       616       608       628       628       636       616       636       636       644       624       644       608       576       592       604       576 
dram[3]:       588       612       640       620       648       620       648       644       612       616       604       632       580       588       616       592 
dram[4]:       616       624       624       612       652       644       628       632       600       620       600       608       592       600       604       592 
dram[5]:       612       612       620       640       652       648       636       648       604       628       624       616       580       584       592       576 
dram[6]:       624       612       632       644       628       628       640       612       608       616       620       632       588       600       588       584 
dram[7]:       608       624       624       632       628       624       636       636       624       608       640       608       588       588       600       592 
dram[8]:       608       604       620       624       628       628       660       656       616       632       632       608       584       576       600       604 
dram[9]:       596       620       624       628       648       640       648       632       624       624       620       604       584       580       596       608 
dram[10]:       596       604       652       644       644       628       624       612       600       640       616       620       580       568       612       628 
dram[11]:       616       608       620       624       628       632       640       636       624       628       624       612       568       592       600       612 
dram[12]:       616       616       612       628       628       644       640       640       624       624       616       600       596       604       592       592 
dram[13]:       608       596       632       632       628       648       620       644       612       612       632       628       572       608       600       596 
dram[14]:       604       608       640       612       632       632       640       644       624       616       608       616       592       588       620       592 
dram[15]:       600       616       640       628       616       640       652       664       624       620       608       604       584       596       580       608 
dram[16]:       600       612       628       620       636       648       620       632       620       608       644       640       576       584       612       608 
dram[17]:       612       624       620       616       628       652       640       648       604       612       636       628       612       568       584       588 
dram[18]:       640       632       624       628       620       640       620       628       616       624       636       628       604       576       584       572 
dram[19]:       620       640       620       636       636       620       640       636       612       612       616       628       572       584       616       596 
dram[20]:       608       604       628       652       632       620       652       616       620       612       636       620       580       588       604       604 
dram[21]:       588       612       620       624       636       620       644       660       616       616       628       612       576       592       600       620 
dram[22]:       620       624       624       648       640       616       620       632       608       608       640       604       580       592       608       604 
dram[23]:       616       620       612       628       632       616       628       612       632       612       640       628       580       596       612       596 
dram[24]:       636       612       644       616       620       620       620       648       632       628       628       632       576       600       612       576 
dram[25]:       620       624       644       620       640       620       616       660       620       624       632       620       560       584       624       592 
dram[26]:       628       596       648       636       620       624       632       672       600       616       604       624       564       600       636       592 
dram[27]:       604       620       652       620       664       624       620       648       620       612       620       624       564       588       620       588 
dram[28]:       624       592       624       640       612       640       648       636       608       632       608       612       576       596       608       612 
dram[29]:       636       608       628       636       616       632       652       644       612       620       620       604       576       584       616       600 
dram[30]:       620       624       652       616       628       624       620       640       612       628       624       624       592       588       600       596 
dram[31]:       608       600       620       624       648       628       640       624       620       636       612       616       564       592       620       620 
total dram writes = 315968
bank skew: 672/560 = 1.20
chip skew: 9900/9848 = 1.01
average mf latency per bank:
dram[0]:       1332      1462      1378      1592       984      1051       506       501       503       536       437       448       491       498       449       426
dram[1]:       1260      1606      1437      1513       962       940       480       497       537       530       437       470       498       508       422       427
dram[2]:       1292      1482      2127      2266      1016      1111       499       524       501       513       453       459       477       510       431       444
dram[3]:       1318      1407      1344      1853      1054      1071       495       490       521       529       442       424       495       518       429       427
dram[4]:       1207      1292      1314      1368       953       841       506       495       545       505       457       447       501       481       446       420
dram[5]:       1192      1317      1323      1271       953       906       520       509       540       503       448       463       494       496       424       437
dram[6]:       1261      1562      1561      1393       930      1105       499       514       544       511       465       469       498       506       467       437
dram[7]:       1283      1401      1304      1473      1101       958       484       489       517       504       431       472       487       525       464       435
dram[8]:       1258      1357      1390      1474       963      1169       487       514       510       507       424       470       503       490       449       472
dram[9]:       1276      1375      1473      1689       879      1093       485       492       519       499       451       464       520       497       409       450
dram[10]:       1277      1380      1884      2032       992      1054       506       527       548       504       469       444       514       517       403       417
dram[11]:       1209      1333      1373      1899       998      1044       507       509       516       513       436       465       506       469       407       418
dram[12]:       1248      1375      1425      1505       964      1122       499       497       505       517       473       477       504       485       436       472
dram[13]:       1295      1422      1618      1582       896      1032       499       499       515       515       457       443       523       486       402       445
dram[14]:       1269      1349      1609      1883       983      1145       505       505       529       534       474       448       498       505       417       431
dram[15]:       1292      1372      1438      1701      1108      1069       516       499       514       527       442       446       502       469       440       427
dram[16]:       1263      1218      1495      1621      1116       868       496       474       494       504       418       438       493       489       418       413
dram[17]:       1218      1271      1662      1653      1186       887       461       488       518       512       447       462       476       514       432       430
dram[18]:       1182      1183      1603      1540      1267       988       497       498       525       510       421       451       465       509       453       466
dram[19]:       1205      1216      1927      2167      1367      1047       508       513       514       518       453       476       495       531       412       452
dram[20]:       1231      1255      1493      1404      1014       989       452       501       505       490       435       447       489       495       436       427
dram[21]:       1250      1191      1620      1502      1184       949       464       462       526       496       457       468       490       488       425       418
dram[22]:       1220      1195      1834      1534      1243      1114       490       479       531       494       450       480       491       506       424       437
dram[23]:       1238      1206      1610      1664      1127      1052       491       507       513       490       427       453       490       490       407       454
dram[24]:       1146      1515      1715      1438      1050      1043       499       478       506       496       438       434       485       479       410       460
dram[25]:       1176      1373      1456      1442      1109      1009       488       463       524       505       435       436       504       496       420       441
dram[26]:       1213      1402      1506      1494      1004      1063       489       450       535       523       451       451       515       472       408       451
dram[27]:       1199      1383      1500      2080      1136       994       502       504       526       526       461       438       515       500       427       443
dram[28]:       1171      1331      1543      1457      1032       881       474       492       521       489       466       433       487       484       445       424
dram[29]:       1196      1528      1514      1377      1082       935       473       473       527       506       441       427       495       494       430       422
dram[30]:       1222      1528      1630      1590      1033       965       498       475       526       500       445       442       489       489       421       447
dram[31]:       1223      1707      1608      1634       989      1007       494       493       532       499       468       438       503       475       414       418
maximum mf latency per bank:
dram[0]:        924       777       961       796       829       819       861       833       881       845       744       855       874       919       954       699
dram[1]:        904       753       960       928       739       913       847       834       875       835       757       856       878       964       954       704
dram[2]:        926       774      2637      1949       688      1085       909       833       919       733       758       671       777       943       798       703
dram[3]:        890       752       900      1469       634       999       915       716       893       824       721       712       854       963       798       671
dram[4]:        881       713       943       816       697       823       904       864       937       695       824       741       798       677       735       769
dram[5]:        881       731       950       731       765       817       899       870       932       789       796       782       762       920       770       835
dram[6]:       1119      1160      1223       888       826       943       860       744       930       801       884       883       826       930       771       880
dram[7]:        886       822       763       925       898       794       903       796       920       848       617       764       842       931       820       849
dram[8]:        888       709       932       803       919       671       819       858       829       911       714       757       889       784       835       737
dram[9]:        786       988      1049      1074       930       645       680       846       799       769       823       823       943       854       734       925
dram[10]:        918      1085      1900      1630       807       704       930       853       925       882      1097       763       971       981       530      1104
dram[11]:        657       786       802      1592       918       709       821       823       752       877       853       765       719       884       666       722
dram[12]:        699       858       908       802       794       777       814       911       796       919       713       889       932       813       629       756
dram[13]:        900       931      1328      1207       851       641       860       907       837       982       721       761       931       824       767       713
dram[14]:        733      1019      1738      1088       825       677       863       820       835       915       854       872       949       847       809       667
dram[15]:        747       926       859      1102       822       674       821       904       831       899       737       719       848       692       832       743
dram[16]:        897       756       878      1061       775       631       818       903       758       940       712       700       685       742       786       709
dram[17]:        712       741       887       850       808       765       817       818       680       906       822       884       709       813       659       717
dram[18]:        879       806      1179       982       830       796      1030      1023       897       982       791       888       700       761       827       732
dram[19]:        882       750      1606      2350       826       684       935       846       763       968       771       889       702       930       884       732
dram[20]:        909       831       810       933       811       755       953       812       849       809       716       718       836       952       824       668
dram[21]:        919       831       898       920       818       770       854       851       884       832       767       871       872       798       695       764
dram[22]:        905       648      1339       934       742       847       878       866       878       831       687       766       926      1001       803       709
dram[23]:        901       715       800       932       734       907       949       896       912       807       619       767       640       942       801       713
dram[24]:        805       927      1054       841       697       778       827       750       913       859       734       738       764       878       731       829
dram[25]:        739       740       942       843       775       905       824       770       871       850       922       730       830       877       731       795
dram[26]:        870       926       952       818       797       866       897       820       920       833       775       995       830       706       788       758
dram[27]:        817       943       951      1884       856       661       787       927       924       858       833       813       829       919       694       822
dram[28]:        777       931       974       728       685       904       821       846       934       725       853       716       751       928       897       770
dram[29]:        776       927      1049       676       685       918       824       862       933       784       628       711       746       698       897       684
dram[30]:        933       921      1040       897       820       940       879       977      1020       800       935       784       812       897       706       973
dram[31]:       1065      1059       961       945       733       705       821       736       911       765       930       866       766       893       710       956
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=102427 n_nop=91122 n_act=860 n_pre=844 n_ref_event=0 n_req=2848 n_rd=380 n_rd_L2_A=0 n_write=0 n_wr_bk=9872 bw_util=0.1001
n_activity=26987 dram_eff=0.3799
bk0: 48a 99644i bk1: 46a 100106i bk2: 86a 99467i bk3: 82a 99683i bk4: 16a 99444i bk5: 22a 99515i bk6: 0a 99623i bk7: 8a 99640i bk8: 40a 99235i bk9: 32a 99952i bk10: 0a 99602i bk11: 0a 100159i bk12: 0a 100070i bk13: 0a 100009i bk14: 0a 99997i bk15: 0a 99863i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.698034
Row_Buffer_Locality_read = 0.939474
Row_Buffer_Locality_write = 0.660859
Bank_Level_Parallism = 2.123048
Bank_Level_Parallism_Col = 1.836053
Bank_Level_Parallism_Ready = 1.410944
write_to_read_ratio_blp_rw_average = 0.963531
GrpLevelPara = 1.505051 

BW Util details:
bwutil = 0.100091 
total_CMD = 102427 
util_bw = 10252 
Wasted_Col = 8080 
Wasted_Row = 3180 
Idle = 80915 

BW Util Bottlenecks: 
RCDc_limit = 200 
RCDWRc_limit = 4694 
WTRc_limit = 177 
RTWc_limit = 876 
CCDLc_limit = 5531 
rwq = 0 
CCDLc_limit_alone = 5470 
WTRc_limit_alone = 159 
RTWc_limit_alone = 833 

Commands details: 
total_CMD = 102427 
n_nop = 91122 
Read = 380 
Write = 0 
L2_Alloc = 0 
L2_WB = 9872 
n_act = 860 
n_pre = 844 
n_ref = 0 
n_req = 2848 
total_req = 10252 

Dual Bus Interface Util: 
issued_total_row = 1704 
issued_total_col = 10252 
Row_Bus_Util =  0.016636 
CoL_Bus_Util = 0.100091 
Either_Row_CoL_Bus_Util = 0.110371 
Issued_on_Two_Bus_Simul_Util = 0.006356 
issued_two_Eff = 0.057585 
queue_avg = 0.204350 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=37 avg=0.20435
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=102427 n_nop=91107 n_act=892 n_pre=876 n_ref_event=0 n_req=2843 n_rd=374 n_rd_L2_A=0 n_write=0 n_wr_bk=9876 bw_util=0.1001
n_activity=27789 dram_eff=0.3689
bk0: 52a 99969i bk1: 48a 99604i bk2: 76a 99354i bk3: 84a 99180i bk4: 16a 99364i bk5: 18a 99228i bk6: 0a 99494i bk7: 8a 99193i bk8: 40a 99774i bk9: 32a 99821i bk10: 0a 99851i bk11: 0a 100025i bk12: 0a 100072i bk13: 0a 100211i bk14: 0a 99800i bk15: 0a 100113i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.686247
Row_Buffer_Locality_read = 0.935829
Row_Buffer_Locality_write = 0.648441
Bank_Level_Parallism = 2.122172
Bank_Level_Parallism_Col = 1.836806
Bank_Level_Parallism_Ready = 1.424195
write_to_read_ratio_blp_rw_average = 0.965449
GrpLevelPara = 1.527707 

BW Util details:
bwutil = 0.100071 
total_CMD = 102427 
util_bw = 10250 
Wasted_Col = 8125 
Wasted_Row = 3594 
Idle = 80458 

BW Util Bottlenecks: 
RCDc_limit = 209 
RCDWRc_limit = 4750 
WTRc_limit = 147 
RTWc_limit = 643 
CCDLc_limit = 5196 
rwq = 0 
CCDLc_limit_alone = 5165 
WTRc_limit_alone = 134 
RTWc_limit_alone = 625 

Commands details: 
total_CMD = 102427 
n_nop = 91107 
Read = 374 
Write = 0 
L2_Alloc = 0 
L2_WB = 9876 
n_act = 892 
n_pre = 876 
n_ref = 0 
n_req = 2843 
total_req = 10250 

Dual Bus Interface Util: 
issued_total_row = 1768 
issued_total_col = 10250 
Row_Bus_Util =  0.017261 
CoL_Bus_Util = 0.100071 
Either_Row_CoL_Bus_Util = 0.110518 
Issued_on_Two_Bus_Simul_Util = 0.006815 
issued_two_Eff = 0.061661 
queue_avg = 0.233747 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.233747
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=102427 n_nop=91033 n_act=921 n_pre=905 n_ref_event=0 n_req=2842 n_rd=374 n_rd_L2_A=0 n_write=0 n_wr_bk=9872 bw_util=0.1
n_activity=27939 dram_eff=0.3667
bk0: 48a 99543i bk1: 52a 99481i bk2: 74a 99728i bk3: 86a 99663i bk4: 16a 99515i bk5: 18a 99621i bk6: 0a 99898i bk7: 8a 99618i bk8: 40a 99139i bk9: 32a 99484i bk10: 0a 99453i bk11: 0a 99954i bk12: 0a 99991i bk13: 0a 99954i bk14: 0a 99945i bk15: 0a 99711i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.675932
Row_Buffer_Locality_read = 0.935829
Row_Buffer_Locality_write = 0.636548
Bank_Level_Parallism = 2.097049
Bank_Level_Parallism_Col = 1.818137
Bank_Level_Parallism_Ready = 1.440367
write_to_read_ratio_blp_rw_average = 0.965759
GrpLevelPara = 1.490198 

BW Util details:
bwutil = 0.100032 
total_CMD = 102427 
util_bw = 10246 
Wasted_Col = 8515 
Wasted_Row = 3640 
Idle = 80026 

BW Util Bottlenecks: 
RCDc_limit = 206 
RCDWRc_limit = 5085 
WTRc_limit = 150 
RTWc_limit = 620 
CCDLc_limit = 5520 
rwq = 0 
CCDLc_limit_alone = 5477 
WTRc_limit_alone = 135 
RTWc_limit_alone = 592 

Commands details: 
total_CMD = 102427 
n_nop = 91033 
Read = 374 
Write = 0 
L2_Alloc = 0 
L2_WB = 9872 
n_act = 921 
n_pre = 905 
n_ref = 0 
n_req = 2842 
total_req = 10246 

Dual Bus Interface Util: 
issued_total_row = 1826 
issued_total_col = 10246 
Row_Bus_Util =  0.017827 
CoL_Bus_Util = 0.100032 
Either_Row_CoL_Bus_Util = 0.111240 
Issued_on_Two_Bus_Simul_Util = 0.006619 
issued_two_Eff = 0.059505 
queue_avg = 0.219844 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.219844
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 1): 
Ready @ 136459 -   mf: uid=6471299, sid4294967295:w4294967295, part=3, addr=0xc0a3b500, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (136359), 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=102427 n_nop=91122 n_act=900 n_pre=884 n_ref_event=0 n_req=2843 n_rd=378 n_rd_L2_A=0 n_write=0 n_wr_bk=9860 bw_util=0.09995
n_activity=27105 dram_eff=0.3777
bk0: 48a 99793i bk1: 46a 99878i bk2: 86a 99254i bk3: 88a 99540i bk4: 16a 99122i bk5: 18a 99629i bk6: 0a 99430i bk7: 4a 99534i bk8: 40a 100337i bk9: 32a 99887i bk10: 0a 99907i bk11: 0a 99582i bk12: 0a 99937i bk13: 0a 100195i bk14: 0a 99786i bk15: 0a 99805i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.683433
Row_Buffer_Locality_read = 0.928571
Row_Buffer_Locality_write = 0.645842
Bank_Level_Parallism = 2.135723
Bank_Level_Parallism_Col = 1.811266
Bank_Level_Parallism_Ready = 1.382497
write_to_read_ratio_blp_rw_average = 0.964203
GrpLevelPara = 1.498693 

BW Util details:
bwutil = 0.099954 
total_CMD = 102427 
util_bw = 10238 
Wasted_Col = 8049 
Wasted_Row = 3279 
Idle = 80861 

BW Util Bottlenecks: 
RCDc_limit = 256 
RCDWRc_limit = 4722 
WTRc_limit = 163 
RTWc_limit = 488 
CCDLc_limit = 5352 
rwq = 0 
CCDLc_limit_alone = 5316 
WTRc_limit_alone = 154 
RTWc_limit_alone = 461 

Commands details: 
total_CMD = 102427 
n_nop = 91122 
Read = 378 
Write = 0 
L2_Alloc = 0 
L2_WB = 9860 
n_act = 900 
n_pre = 884 
n_ref = 0 
n_req = 2843 
total_req = 10238 

Dual Bus Interface Util: 
issued_total_row = 1784 
issued_total_col = 10238 
Row_Bus_Util =  0.017417 
CoL_Bus_Util = 0.099954 
Either_Row_CoL_Bus_Util = 0.110371 
Issued_on_Two_Bus_Simul_Util = 0.007000 
issued_two_Eff = 0.063423 
queue_avg = 0.227538 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.227538
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=102427 n_nop=91124 n_act=891 n_pre=875 n_ref_event=0 n_req=2816 n_rd=354 n_rd_L2_A=0 n_write=0 n_wr_bk=9848 bw_util=0.0996
n_activity=27041 dram_eff=0.3773
bk0: 44a 99579i bk1: 42a 99616i bk2: 74a 99058i bk3: 82a 99376i bk4: 16a 99400i bk5: 22a 99792i bk6: 0a 99637i bk7: 2a 99750i bk8: 40a 99536i bk9: 32a 99823i bk10: 0a 99894i bk11: 0a 100332i bk12: 0a 99963i bk13: 0a 99665i bk14: 0a 100097i bk15: 0a 99714i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.683594
Row_Buffer_Locality_read = 0.943503
Row_Buffer_Locality_write = 0.646223
Bank_Level_Parallism = 2.136525
Bank_Level_Parallism_Col = 1.839710
Bank_Level_Parallism_Ready = 1.408547
write_to_read_ratio_blp_rw_average = 0.967862
GrpLevelPara = 1.512893 

BW Util details:
bwutil = 0.099603 
total_CMD = 102427 
util_bw = 10202 
Wasted_Col = 8087 
Wasted_Row = 3436 
Idle = 80702 

BW Util Bottlenecks: 
RCDc_limit = 190 
RCDWRc_limit = 4776 
WTRc_limit = 152 
RTWc_limit = 673 
CCDLc_limit = 5350 
rwq = 0 
CCDLc_limit_alone = 5284 
WTRc_limit_alone = 132 
RTWc_limit_alone = 627 

Commands details: 
total_CMD = 102427 
n_nop = 91124 
Read = 354 
Write = 0 
L2_Alloc = 0 
L2_WB = 9848 
n_act = 891 
n_pre = 875 
n_ref = 0 
n_req = 2816 
total_req = 10202 

Dual Bus Interface Util: 
issued_total_row = 1766 
issued_total_col = 10202 
Row_Bus_Util =  0.017242 
CoL_Bus_Util = 0.099603 
Either_Row_CoL_Bus_Util = 0.110352 
Issued_on_Two_Bus_Simul_Util = 0.006492 
issued_two_Eff = 0.058834 
queue_avg = 0.221436 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.221436
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=102427 n_nop=91158 n_act=882 n_pre=866 n_ref_event=0 n_req=2816 n_rd=348 n_rd_L2_A=0 n_write=0 n_wr_bk=9872 bw_util=0.09978
n_activity=26973 dram_eff=0.3789
bk0: 50a 99546i bk1: 38a 99411i bk2: 80a 99727i bk3: 74a 99761i bk4: 16a 99471i bk5: 18a 99335i bk6: 0a 99607i bk7: 0a 99822i bk8: 40a 99846i bk9: 32a 99698i bk10: 0a 100025i bk11: 0a 100130i bk12: 0a 99972i bk13: 0a 100038i bk14: 0a 99695i bk15: 0a 100292i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.686790
Row_Buffer_Locality_read = 0.945402
Row_Buffer_Locality_write = 0.650324
Bank_Level_Parallism = 2.091472
Bank_Level_Parallism_Col = 1.793744
Bank_Level_Parallism_Ready = 1.360372
write_to_read_ratio_blp_rw_average = 0.967059
GrpLevelPara = 1.510908 

BW Util details:
bwutil = 0.099778 
total_CMD = 102427 
util_bw = 10220 
Wasted_Col = 8053 
Wasted_Row = 3373 
Idle = 80781 

BW Util Bottlenecks: 
RCDc_limit = 164 
RCDWRc_limit = 4713 
WTRc_limit = 228 
RTWc_limit = 458 
CCDLc_limit = 5434 
rwq = 0 
CCDLc_limit_alone = 5398 
WTRc_limit_alone = 215 
RTWc_limit_alone = 435 

Commands details: 
total_CMD = 102427 
n_nop = 91158 
Read = 348 
Write = 0 
L2_Alloc = 0 
L2_WB = 9872 
n_act = 882 
n_pre = 866 
n_ref = 0 
n_req = 2816 
total_req = 10220 

Dual Bus Interface Util: 
issued_total_row = 1748 
issued_total_col = 10220 
Row_Bus_Util =  0.017066 
CoL_Bus_Util = 0.099778 
Either_Row_CoL_Bus_Util = 0.110020 
Issued_on_Two_Bus_Simul_Util = 0.006824 
issued_two_Eff = 0.062029 
queue_avg = 0.224296 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.224296
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=102427 n_nop=91076 n_act=945 n_pre=929 n_ref_event=0 n_req=2814 n_rd=350 n_rd_L2_A=0 n_write=0 n_wr_bk=9856 bw_util=0.09964
n_activity=27728 dram_eff=0.3681
bk0: 48a 99362i bk1: 48a 99575i bk2: 76a 99499i bk3: 72a 99423i bk4: 16a 99324i bk5: 18a 99459i bk6: 0a 99545i bk7: 0a 99634i bk8: 40a 99347i bk9: 32a 99700i bk10: 0a 99682i bk11: 0a 99922i bk12: 0a 100125i bk13: 0a 100290i bk14: 0a 100011i bk15: 0a 100043i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.664179
Row_Buffer_Locality_read = 0.937143
Row_Buffer_Locality_write = 0.625406
Bank_Level_Parallism = 2.108768
Bank_Level_Parallism_Col = 1.772568
Bank_Level_Parallism_Ready = 1.348619
write_to_read_ratio_blp_rw_average = 0.964363
GrpLevelPara = 1.505512 

BW Util details:
bwutil = 0.099642 
total_CMD = 102427 
util_bw = 10206 
Wasted_Col = 8442 
Wasted_Row = 3500 
Idle = 80279 

BW Util Bottlenecks: 
RCDc_limit = 188 
RCDWRc_limit = 5121 
WTRc_limit = 276 
RTWc_limit = 570 
CCDLc_limit = 5424 
rwq = 0 
CCDLc_limit_alone = 5363 
WTRc_limit_alone = 250 
RTWc_limit_alone = 535 

Commands details: 
total_CMD = 102427 
n_nop = 91076 
Read = 350 
Write = 0 
L2_Alloc = 0 
L2_WB = 9856 
n_act = 945 
n_pre = 929 
n_ref = 0 
n_req = 2814 
total_req = 10206 

Dual Bus Interface Util: 
issued_total_row = 1874 
issued_total_col = 10206 
Row_Bus_Util =  0.018296 
CoL_Bus_Util = 0.099642 
Either_Row_CoL_Bus_Util = 0.110820 
Issued_on_Two_Bus_Simul_Util = 0.007117 
issued_two_Eff = 0.064223 
queue_avg = 0.229217 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.229217
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=102427 n_nop=91105 n_act=886 n_pre=870 n_ref_event=0 n_req=2817 n_rd=352 n_rd_L2_A=0 n_write=0 n_wr_bk=9860 bw_util=0.0997
n_activity=27237 dram_eff=0.3749
bk0: 50a 99702i bk1: 44a 99764i bk2: 78a 99486i bk3: 74a 99647i bk4: 16a 99641i bk5: 18a 99600i bk6: 0a 99568i bk7: 0a 99704i bk8: 40a 99640i bk9: 32a 99790i bk10: 0a 99614i bk11: 0a 100342i bk12: 0a 100050i bk13: 0a 100089i bk14: 0a 99753i bk15: 0a 100067i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.685481
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = 0.649493
Bank_Level_Parallism = 2.044147
Bank_Level_Parallism_Col = 1.740829
Bank_Level_Parallism_Ready = 1.336663
write_to_read_ratio_blp_rw_average = 0.968369
GrpLevelPara = 1.448400 

BW Util details:
bwutil = 0.099700 
total_CMD = 102427 
util_bw = 10212 
Wasted_Col = 8520 
Wasted_Row = 3376 
Idle = 80319 

BW Util Bottlenecks: 
RCDc_limit = 181 
RCDWRc_limit = 4848 
WTRc_limit = 113 
RTWc_limit = 782 
CCDLc_limit = 5583 
rwq = 0 
CCDLc_limit_alone = 5543 
WTRc_limit_alone = 99 
RTWc_limit_alone = 756 

Commands details: 
total_CMD = 102427 
n_nop = 91105 
Read = 352 
Write = 0 
L2_Alloc = 0 
L2_WB = 9860 
n_act = 886 
n_pre = 870 
n_ref = 0 
n_req = 2817 
total_req = 10212 

Dual Bus Interface Util: 
issued_total_row = 1756 
issued_total_col = 10212 
Row_Bus_Util =  0.017144 
CoL_Bus_Util = 0.099700 
Either_Row_CoL_Bus_Util = 0.110537 
Issued_on_Two_Bus_Simul_Util = 0.006307 
issued_two_Eff = 0.057057 
queue_avg = 0.207104 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.207104
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=102427 n_nop=91122 n_act=902 n_pre=886 n_ref_event=0 n_req=2848 n_rd=378 n_rd_L2_A=0 n_write=0 n_wr_bk=9872 bw_util=0.1001
n_activity=27143 dram_eff=0.3776
bk0: 50a 99546i bk1: 40a 99967i bk2: 82a 99374i bk3: 84a 99655i bk4: 16a 99591i bk5: 26a 99443i bk6: 0a 99578i bk7: 8a 99596i bk8: 40a 99796i bk9: 32a 99831i bk10: 0a 99800i bk11: 0a 99731i bk12: 0a 100354i bk13: 0a 99754i bk14: 0a 99980i bk15: 0a 100032i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.683175
Row_Buffer_Locality_read = 0.936508
Row_Buffer_Locality_write = 0.644390
Bank_Level_Parallism = 2.097308
Bank_Level_Parallism_Col = 1.772910
Bank_Level_Parallism_Ready = 1.349951
write_to_read_ratio_blp_rw_average = 0.962635
GrpLevelPara = 1.488400 

BW Util details:
bwutil = 0.100071 
total_CMD = 102427 
util_bw = 10250 
Wasted_Col = 8213 
Wasted_Row = 3303 
Idle = 80661 

BW Util Bottlenecks: 
RCDc_limit = 183 
RCDWRc_limit = 4618 
WTRc_limit = 213 
RTWc_limit = 480 
CCDLc_limit = 5550 
rwq = 0 
CCDLc_limit_alone = 5502 
WTRc_limit_alone = 174 
RTWc_limit_alone = 471 

Commands details: 
total_CMD = 102427 
n_nop = 91122 
Read = 378 
Write = 0 
L2_Alloc = 0 
L2_WB = 9872 
n_act = 902 
n_pre = 886 
n_ref = 0 
n_req = 2848 
total_req = 10250 

Dual Bus Interface Util: 
issued_total_row = 1788 
issued_total_col = 10250 
Row_Bus_Util =  0.017456 
CoL_Bus_Util = 0.100071 
Either_Row_CoL_Bus_Util = 0.110371 
Issued_on_Two_Bus_Simul_Util = 0.007156 
issued_two_Eff = 0.064839 
queue_avg = 0.205629 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.205629
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=102427 n_nop=91029 n_act=917 n_pre=901 n_ref_event=0 n_req=2855 n_rd=386 n_rd_L2_A=0 n_write=0 n_wr_bk=9875 bw_util=0.1002
n_activity=27938 dram_eff=0.3673
bk0: 52a 99940i bk1: 46a 99648i bk2: 78a 99356i bk3: 88a 99610i bk4: 16a 99391i bk5: 26a 99185i bk6: 0a 99527i bk7: 8a 99516i bk8: 40a 99810i bk9: 32a 99732i bk10: 0a 99617i bk11: 0a 100061i bk12: 0a 99967i bk13: 0a 100125i bk14: 0a 99712i bk15: 0a 99926i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.678809
Row_Buffer_Locality_read = 0.940414
Row_Buffer_Locality_write = 0.637910
Bank_Level_Parallism = 2.082331
Bank_Level_Parallism_Col = 1.810522
Bank_Level_Parallism_Ready = 1.361466
write_to_read_ratio_blp_rw_average = 0.966919
GrpLevelPara = 1.502386 

BW Util details:
bwutil = 0.100179 
total_CMD = 102427 
util_bw = 10261 
Wasted_Col = 8305 
Wasted_Row = 3795 
Idle = 80066 

BW Util Bottlenecks: 
RCDc_limit = 194 
RCDWRc_limit = 4941 
WTRc_limit = 106 
RTWc_limit = 1081 
CCDLc_limit = 5343 
rwq = 0 
CCDLc_limit_alone = 5263 
WTRc_limit_alone = 97 
RTWc_limit_alone = 1010 

Commands details: 
total_CMD = 102427 
n_nop = 91029 
Read = 386 
Write = 0 
L2_Alloc = 0 
L2_WB = 9875 
n_act = 917 
n_pre = 901 
n_ref = 0 
n_req = 2855 
total_req = 10261 

Dual Bus Interface Util: 
issued_total_row = 1818 
issued_total_col = 10261 
Row_Bus_Util =  0.017749 
CoL_Bus_Util = 0.100179 
Either_Row_CoL_Bus_Util = 0.111279 
Issued_on_Two_Bus_Simul_Util = 0.006649 
issued_two_Eff = 0.059747 
queue_avg = 0.252551 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.252551
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=102427 n_nop=91065 n_act=903 n_pre=887 n_ref_event=0 n_req=2831 n_rd=364 n_rd_L2_A=0 n_write=0 n_wr_bk=9868 bw_util=0.0999
n_activity=27932 dram_eff=0.3663
bk0: 44a 99616i bk1: 42a 99851i bk2: 78a 99677i bk3: 84a 99349i bk4: 16a 99816i bk5: 26a 99148i bk6: 0a 99377i bk7: 8a 99872i bk8: 34a 99919i bk9: 32a 99500i bk10: 0a 100021i bk11: 0a 100032i bk12: 0a 100050i bk13: 0a 100058i bk14: 0a 99910i bk15: 0a 99842i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.681031
Row_Buffer_Locality_read = 0.934066
Row_Buffer_Locality_write = 0.643697
Bank_Level_Parallism = 2.051576
Bank_Level_Parallism_Col = 1.779091
Bank_Level_Parallism_Ready = 1.335223
write_to_read_ratio_blp_rw_average = 0.963384
GrpLevelPara = 1.489221 

BW Util details:
bwutil = 0.099896 
total_CMD = 102427 
util_bw = 10232 
Wasted_Col = 8298 
Wasted_Row = 3709 
Idle = 80188 

BW Util Bottlenecks: 
RCDc_limit = 223 
RCDWRc_limit = 4954 
WTRc_limit = 226 
RTWc_limit = 502 
CCDLc_limit = 5375 
rwq = 0 
CCDLc_limit_alone = 5310 
WTRc_limit_alone = 203 
RTWc_limit_alone = 460 

Commands details: 
total_CMD = 102427 
n_nop = 91065 
Read = 364 
Write = 0 
L2_Alloc = 0 
L2_WB = 9868 
n_act = 903 
n_pre = 887 
n_ref = 0 
n_req = 2831 
total_req = 10232 

Dual Bus Interface Util: 
issued_total_row = 1790 
issued_total_col = 10232 
Row_Bus_Util =  0.017476 
CoL_Bus_Util = 0.099896 
Either_Row_CoL_Bus_Util = 0.110928 
Issued_on_Two_Bus_Simul_Util = 0.006444 
issued_two_Eff = 0.058088 
queue_avg = 0.222188 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.222188
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 1): 
Ready @ 136427 -   mf: uid=6471293, sid4294967295:w4294967295, part=11, addr=0xc0aa6880, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (136327), 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=102427 n_nop=91108 n_act=886 n_pre=870 n_ref_event=0 n_req=2834 n_rd=368 n_rd_L2_A=0 n_write=0 n_wr_bk=9864 bw_util=0.0999
n_activity=27614 dram_eff=0.3705
bk0: 50a 99559i bk1: 44a 99590i bk2: 70a 99596i bk3: 90a 99599i bk4: 16a 99759i bk5: 26a 99332i bk6: 0a 99248i bk7: 8a 99569i bk8: 32a 99695i bk9: 32a 99785i bk10: 0a 99716i bk11: 0a 99760i bk12: 0a 100113i bk13: 0a 100322i bk14: 0a 100084i bk15: 0a 99915i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.687368
Row_Buffer_Locality_read = 0.940217
Row_Buffer_Locality_write = 0.649635
Bank_Level_Parallism = 2.085554
Bank_Level_Parallism_Col = 1.804899
Bank_Level_Parallism_Ready = 1.379202
write_to_read_ratio_blp_rw_average = 0.966661
GrpLevelPara = 1.482490 

BW Util details:
bwutil = 0.099896 
total_CMD = 102427 
util_bw = 10232 
Wasted_Col = 8331 
Wasted_Row = 3505 
Idle = 80359 

BW Util Bottlenecks: 
RCDc_limit = 182 
RCDWRc_limit = 4845 
WTRc_limit = 167 
RTWc_limit = 926 
CCDLc_limit = 5655 
rwq = 0 
CCDLc_limit_alone = 5569 
WTRc_limit_alone = 150 
RTWc_limit_alone = 857 

Commands details: 
total_CMD = 102427 
n_nop = 91108 
Read = 368 
Write = 0 
L2_Alloc = 0 
L2_WB = 9864 
n_act = 886 
n_pre = 870 
n_ref = 0 
n_req = 2834 
total_req = 10232 

Dual Bus Interface Util: 
issued_total_row = 1756 
issued_total_col = 10232 
Row_Bus_Util =  0.017144 
CoL_Bus_Util = 0.099896 
Either_Row_CoL_Bus_Util = 0.110508 
Issued_on_Two_Bus_Simul_Util = 0.006531 
issued_two_Eff = 0.059104 
queue_avg = 0.243608 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.243608
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=102427 n_nop=91029 n_act=936 n_pre=920 n_ref_event=0 n_req=2828 n_rd=360 n_rd_L2_A=0 n_write=0 n_wr_bk=9872 bw_util=0.0999
n_activity=27442 dram_eff=0.3729
bk0: 46a 99563i bk1: 40a 99606i bk2: 76a 99486i bk3: 84a 99341i bk4: 16a 98937i bk5: 26a 99206i bk6: 0a 99619i bk7: 8a 99141i bk8: 32a 99707i bk9: 32a 99294i bk10: 0a 100018i bk11: 0a 100168i bk12: 0a 100000i bk13: 0a 99856i bk14: 0a 100034i bk15: 0a 100010i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.669024
Row_Buffer_Locality_read = 0.936111
Row_Buffer_Locality_write = 0.630065
Bank_Level_Parallism = 2.174413
Bank_Level_Parallism_Col = 1.851744
Bank_Level_Parallism_Ready = 1.419957
write_to_read_ratio_blp_rw_average = 0.963653
GrpLevelPara = 1.517166 

BW Util details:
bwutil = 0.099896 
total_CMD = 102427 
util_bw = 10232 
Wasted_Col = 8307 
Wasted_Row = 3386 
Idle = 80502 

BW Util Bottlenecks: 
RCDc_limit = 216 
RCDWRc_limit = 5034 
WTRc_limit = 170 
RTWc_limit = 779 
CCDLc_limit = 5403 
rwq = 0 
CCDLc_limit_alone = 5372 
WTRc_limit_alone = 161 
RTWc_limit_alone = 757 

Commands details: 
total_CMD = 102427 
n_nop = 91029 
Read = 360 
Write = 0 
L2_Alloc = 0 
L2_WB = 9872 
n_act = 936 
n_pre = 920 
n_ref = 0 
n_req = 2828 
total_req = 10232 

Dual Bus Interface Util: 
issued_total_row = 1856 
issued_total_col = 10232 
Row_Bus_Util =  0.018120 
CoL_Bus_Util = 0.099896 
Either_Row_CoL_Bus_Util = 0.111279 
Issued_on_Two_Bus_Simul_Util = 0.006737 
issued_two_Eff = 0.060537 
queue_avg = 0.251877 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.251877
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=102427 n_nop=91085 n_act=912 n_pre=896 n_ref_event=0 n_req=2837 n_rd=370 n_rd_L2_A=0 n_write=0 n_wr_bk=9868 bw_util=0.09995
n_activity=27655 dram_eff=0.3702
bk0: 42a 99405i bk1: 42a 100071i bk2: 76a 99618i bk3: 96a 99432i bk4: 16a 99566i bk5: 26a 99048i bk6: 0a 99643i bk7: 8a 99358i bk8: 32a 100024i bk9: 32a 99573i bk10: 0a 99976i bk11: 0a 99559i bk12: 0a 100368i bk13: 0a 100347i bk14: 0a 99844i bk15: 0a 100054i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.678534
Row_Buffer_Locality_read = 0.937838
Row_Buffer_Locality_write = 0.639643
Bank_Level_Parallism = 2.068260
Bank_Level_Parallism_Col = 1.763167
Bank_Level_Parallism_Ready = 1.328971
write_to_read_ratio_blp_rw_average = 0.961567
GrpLevelPara = 1.489060 

BW Util details:
bwutil = 0.099954 
total_CMD = 102427 
util_bw = 10238 
Wasted_Col = 8272 
Wasted_Row = 3626 
Idle = 80291 

BW Util Bottlenecks: 
RCDc_limit = 201 
RCDWRc_limit = 4945 
WTRc_limit = 246 
RTWc_limit = 643 
CCDLc_limit = 5533 
rwq = 0 
CCDLc_limit_alone = 5444 
WTRc_limit_alone = 211 
RTWc_limit_alone = 589 

Commands details: 
total_CMD = 102427 
n_nop = 91085 
Read = 370 
Write = 0 
L2_Alloc = 0 
L2_WB = 9868 
n_act = 912 
n_pre = 896 
n_ref = 0 
n_req = 2837 
total_req = 10238 

Dual Bus Interface Util: 
issued_total_row = 1808 
issued_total_col = 10238 
Row_Bus_Util =  0.017652 
CoL_Bus_Util = 0.099954 
Either_Row_CoL_Bus_Util = 0.110733 
Issued_on_Two_Bus_Simul_Util = 0.006873 
issued_two_Eff = 0.062070 
queue_avg = 0.239702 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.239702
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=102427 n_nop=91141 n_act=860 n_pre=844 n_ref_event=0 n_req=2849 n_rd=382 n_rd_L2_A=0 n_write=0 n_wr_bk=9868 bw_util=0.1001
n_activity=27030 dram_eff=0.3792
bk0: 54a 99652i bk1: 42a 99960i bk2: 80a 99444i bk3: 92a 99760i bk4: 16a 99521i bk5: 26a 99386i bk6: 0a 99165i bk7: 8a 99545i bk8: 32a 99868i bk9: 32a 99840i bk10: 0a 100217i bk11: 0a 100080i bk12: 0a 100051i bk13: 0a 99990i bk14: 0a 99930i bk15: 0a 99944i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.698140
Row_Buffer_Locality_read = 0.934555
Row_Buffer_Locality_write = 0.661532
Bank_Level_Parallism = 2.107103
Bank_Level_Parallism_Col = 1.802472
Bank_Level_Parallism_Ready = 1.359902
write_to_read_ratio_blp_rw_average = 0.965360
GrpLevelPara = 1.496326 

BW Util details:
bwutil = 0.100071 
total_CMD = 102427 
util_bw = 10250 
Wasted_Col = 8002 
Wasted_Row = 3260 
Idle = 80915 

BW Util Bottlenecks: 
RCDc_limit = 192 
RCDWRc_limit = 4556 
WTRc_limit = 236 
RTWc_limit = 584 
CCDLc_limit = 5482 
rwq = 0 
CCDLc_limit_alone = 5428 
WTRc_limit_alone = 215 
RTWc_limit_alone = 551 

Commands details: 
total_CMD = 102427 
n_nop = 91141 
Read = 382 
Write = 0 
L2_Alloc = 0 
L2_WB = 9868 
n_act = 860 
n_pre = 844 
n_ref = 0 
n_req = 2849 
total_req = 10250 

Dual Bus Interface Util: 
issued_total_row = 1704 
issued_total_col = 10250 
Row_Bus_Util =  0.016636 
CoL_Bus_Util = 0.100071 
Either_Row_CoL_Bus_Util = 0.110186 
Issued_on_Two_Bus_Simul_Util = 0.006522 
issued_two_Eff = 0.059188 
queue_avg = 0.234450 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.23445
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=102427 n_nop=91116 n_act=867 n_pre=851 n_ref_event=0 n_req=2844 n_rd=374 n_rd_L2_A=0 n_write=0 n_wr_bk=9880 bw_util=0.1001
n_activity=27373 dram_eff=0.3746
bk0: 48a 99781i bk1: 44a 99677i bk2: 80a 99286i bk3: 88a 99632i bk4: 16a 99665i bk5: 26a 99265i bk6: 0a 99394i bk7: 8a 99390i bk8: 32a 99991i bk9: 32a 99601i bk10: 0a 100020i bk11: 0a 99895i bk12: 0a 99991i bk13: 0a 99872i bk14: 0a 100021i bk15: 0a 99951i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.695148
Row_Buffer_Locality_read = 0.930481
Row_Buffer_Locality_write = 0.659514
Bank_Level_Parallism = 2.110153
Bank_Level_Parallism_Col = 1.830365
Bank_Level_Parallism_Ready = 1.407256
write_to_read_ratio_blp_rw_average = 0.960718
GrpLevelPara = 1.490928 

BW Util details:
bwutil = 0.100110 
total_CMD = 102427 
util_bw = 10254 
Wasted_Col = 8210 
Wasted_Row = 3451 
Idle = 80512 

BW Util Bottlenecks: 
RCDc_limit = 242 
RCDWRc_limit = 4639 
WTRc_limit = 134 
RTWc_limit = 905 
CCDLc_limit = 5466 
rwq = 0 
CCDLc_limit_alone = 5417 
WTRc_limit_alone = 127 
RTWc_limit_alone = 863 

Commands details: 
total_CMD = 102427 
n_nop = 91116 
Read = 374 
Write = 0 
L2_Alloc = 0 
L2_WB = 9880 
n_act = 867 
n_pre = 851 
n_ref = 0 
n_req = 2844 
total_req = 10254 

Dual Bus Interface Util: 
issued_total_row = 1718 
issued_total_col = 10254 
Row_Bus_Util =  0.016773 
CoL_Bus_Util = 0.100110 
Either_Row_CoL_Bus_Util = 0.110430 
Issued_on_Two_Bus_Simul_Util = 0.006453 
issued_two_Eff = 0.058439 
queue_avg = 0.225761 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.225761
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=102427 n_nop=91072 n_act=887 n_pre=871 n_ref_event=0 n_req=2842 n_rd=370 n_rd_L2_A=0 n_write=0 n_wr_bk=9888 bw_util=0.1001
n_activity=27275 dram_eff=0.3761
bk0: 36a 99919i bk1: 54a 99658i bk2: 88a 99165i bk3: 76a 99736i bk4: 26a 99444i bk5: 18a 99299i bk6: 0a 99821i bk7: 0a 99733i bk8: 40a 99798i bk9: 32a 99488i bk10: 0a 99627i bk11: 0a 99529i bk12: 0a 99693i bk13: 0a 99832i bk14: 0a 99799i bk15: 0a 99787i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.687896
Row_Buffer_Locality_read = 0.940541
Row_Buffer_Locality_write = 0.650081
Bank_Level_Parallism = 2.154539
Bank_Level_Parallism_Col = 1.853436
Bank_Level_Parallism_Ready = 1.482940
write_to_read_ratio_blp_rw_average = 0.960626
GrpLevelPara = 1.492079 

BW Util details:
bwutil = 0.100149 
total_CMD = 102427 
util_bw = 10258 
Wasted_Col = 8376 
Wasted_Row = 3341 
Idle = 80452 

BW Util Bottlenecks: 
RCDc_limit = 174 
RCDWRc_limit = 4895 
WTRc_limit = 171 
RTWc_limit = 528 
CCDLc_limit = 5722 
rwq = 0 
CCDLc_limit_alone = 5687 
WTRc_limit_alone = 152 
RTWc_limit_alone = 512 

Commands details: 
total_CMD = 102427 
n_nop = 91072 
Read = 370 
Write = 0 
L2_Alloc = 0 
L2_WB = 9888 
n_act = 887 
n_pre = 871 
n_ref = 0 
n_req = 2842 
total_req = 10258 

Dual Bus Interface Util: 
issued_total_row = 1758 
issued_total_col = 10258 
Row_Bus_Util =  0.017163 
CoL_Bus_Util = 0.100149 
Either_Row_CoL_Bus_Util = 0.110859 
Issued_on_Two_Bus_Simul_Util = 0.006453 
issued_two_Eff = 0.058212 
queue_avg = 0.267351 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.267351
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 3): 
Ready @ 136419 -   mf: uid=6471292, sid4294967295:w4294967295, part=17, addr=0xc09de400, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (136319), 
Ready @ 136455 -   mf: uid=6471298, sid4294967295:w4294967295, part=17, addr=0xc0abd780, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (136355), 
Ready @ 136465 -   mf: uid=6471301, sid4294967295:w4294967295, part=17, addr=0xc0af4c80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (136365), 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=102427 n_nop=91151 n_act=880 n_pre=864 n_ref_event=0 n_req=2844 n_rd=376 n_rd_L2_A=0 n_write=0 n_wr_bk=9872 bw_util=0.1001
n_activity=27090 dram_eff=0.3783
bk0: 42a 99749i bk1: 54a 99648i bk2: 94a 99418i bk3: 70a 99632i bk4: 26a 99687i bk5: 18a 99194i bk6: 0a 99593i bk7: 0a 99576i bk8: 40a 99927i bk9: 32a 99502i bk10: 0a 99750i bk11: 0a 99708i bk12: 0a 99706i bk13: 0a 100097i bk14: 0a 99847i bk15: 0a 99955i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.690577
Row_Buffer_Locality_read = 0.946809
Row_Buffer_Locality_write = 0.651540
Bank_Level_Parallism = 2.176246
Bank_Level_Parallism_Col = 1.864208
Bank_Level_Parallism_Ready = 1.417838
write_to_read_ratio_blp_rw_average = 0.964177
GrpLevelPara = 1.517907 

BW Util details:
bwutil = 0.100052 
total_CMD = 102427 
util_bw = 10248 
Wasted_Col = 7870 
Wasted_Row = 3335 
Idle = 80974 

BW Util Bottlenecks: 
RCDc_limit = 172 
RCDWRc_limit = 4482 
WTRc_limit = 195 
RTWc_limit = 581 
CCDLc_limit = 5478 
rwq = 0 
CCDLc_limit_alone = 5415 
WTRc_limit_alone = 165 
RTWc_limit_alone = 548 

Commands details: 
total_CMD = 102427 
n_nop = 91151 
Read = 376 
Write = 0 
L2_Alloc = 0 
L2_WB = 9872 
n_act = 880 
n_pre = 864 
n_ref = 0 
n_req = 2844 
total_req = 10248 

Dual Bus Interface Util: 
issued_total_row = 1744 
issued_total_col = 10248 
Row_Bus_Util =  0.017027 
CoL_Bus_Util = 0.100052 
Either_Row_CoL_Bus_Util = 0.110088 
Issued_on_Two_Bus_Simul_Util = 0.006990 
issued_two_Eff = 0.063498 
queue_avg = 0.249797 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.249797
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 2): 
Ready @ 136451 -   mf: uid=6471297, sid4294967295:w4294967295, part=18, addr=0xc0af4f80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (136351), 
Ready @ 136463 -   mf: uid=6471300, sid4294967295:w4294967295, part=18, addr=0xc0af4f00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (136363), 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=102427 n_nop=91125 n_act=877 n_pre=861 n_ref_event=0 n_req=2830 n_rd=362 n_rd_L2_A=0 n_write=0 n_wr_bk=9872 bw_util=0.09992
n_activity=26811 dram_eff=0.3817
bk0: 42a 99579i bk1: 46a 99798i bk2: 82a 99492i bk3: 76a 99371i bk4: 26a 99712i bk5: 18a 99219i bk6: 0a 99395i bk7: 0a 99813i bk8: 40a 99963i bk9: 32a 99399i bk10: 0a 99573i bk11: 0a 99747i bk12: 0a 100124i bk13: 0a 99566i bk14: 0a 100084i bk15: 0a 100024i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.690106
Row_Buffer_Locality_read = 0.936464
Row_Buffer_Locality_write = 0.653971
Bank_Level_Parallism = 2.179215
Bank_Level_Parallism_Col = 1.899989
Bank_Level_Parallism_Ready = 1.469220
write_to_read_ratio_blp_rw_average = 0.965155
GrpLevelPara = 1.536846 

BW Util details:
bwutil = 0.099915 
total_CMD = 102427 
util_bw = 10234 
Wasted_Col = 7945 
Wasted_Row = 3298 
Idle = 80950 

BW Util Bottlenecks: 
RCDc_limit = 218 
RCDWRc_limit = 4738 
WTRc_limit = 223 
RTWc_limit = 663 
CCDLc_limit = 5177 
rwq = 0 
CCDLc_limit_alone = 5118 
WTRc_limit_alone = 191 
RTWc_limit_alone = 636 

Commands details: 
total_CMD = 102427 
n_nop = 91125 
Read = 362 
Write = 0 
L2_Alloc = 0 
L2_WB = 9872 
n_act = 877 
n_pre = 861 
n_ref = 0 
n_req = 2830 
total_req = 10234 

Dual Bus Interface Util: 
issued_total_row = 1738 
issued_total_col = 10234 
Row_Bus_Util =  0.016968 
CoL_Bus_Util = 0.099915 
Either_Row_CoL_Bus_Util = 0.110342 
Issued_on_Two_Bus_Simul_Util = 0.006541 
issued_two_Eff = 0.059282 
queue_avg = 0.260634 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.260634
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 1): 
Ready @ 136492 -   mf: uid=6471302, sid4294967295:w4294967295, part=19, addr=0xc0af4e80, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (136392), 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=102427 n_nop=91085 n_act=902 n_pre=886 n_ref_event=0 n_req=2835 n_rd=364 n_rd_L2_A=0 n_write=0 n_wr_bk=9884 bw_util=0.1001
n_activity=27156 dram_eff=0.3774
bk0: 44a 99381i bk1: 52a 99191i bk2: 82a 99151i bk3: 70a 99401i bk4: 26a 99388i bk5: 18a 99580i bk6: 0a 99426i bk7: 0a 99574i bk8: 40a 99667i bk9: 32a 99218i bk10: 0a 99773i bk11: 0a 99743i bk12: 0a 99877i bk13: 0a 99755i bk14: 0a 99786i bk15: 0a 99986i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.681834
Row_Buffer_Locality_read = 0.934066
Row_Buffer_Locality_write = 0.644678
Bank_Level_Parallism = 2.257139
Bank_Level_Parallism_Col = 1.950458
Bank_Level_Parallism_Ready = 1.516491
write_to_read_ratio_blp_rw_average = 0.957495
GrpLevelPara = 1.533796 

BW Util details:
bwutil = 0.100052 
total_CMD = 102427 
util_bw = 10248 
Wasted_Col = 8080 
Wasted_Row = 3279 
Idle = 80820 

BW Util Bottlenecks: 
RCDc_limit = 200 
RCDWRc_limit = 4799 
WTRc_limit = 292 
RTWc_limit = 996 
CCDLc_limit = 5453 
rwq = 0 
CCDLc_limit_alone = 5340 
WTRc_limit_alone = 251 
RTWc_limit_alone = 924 

Commands details: 
total_CMD = 102427 
n_nop = 91085 
Read = 364 
Write = 0 
L2_Alloc = 0 
L2_WB = 9884 
n_act = 902 
n_pre = 886 
n_ref = 0 
n_req = 2835 
total_req = 10248 

Dual Bus Interface Util: 
issued_total_row = 1788 
issued_total_col = 10248 
Row_Bus_Util =  0.017456 
CoL_Bus_Util = 0.100052 
Either_Row_CoL_Bus_Util = 0.110733 
Issued_on_Two_Bus_Simul_Util = 0.006776 
issued_two_Eff = 0.061189 
queue_avg = 0.291935 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.291935
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=102427 n_nop=91187 n_act=842 n_pre=826 n_ref_event=0 n_req=2840 n_rd=371 n_rd_L2_A=0 n_write=0 n_wr_bk=9876 bw_util=0.1
n_activity=26813 dram_eff=0.3822
bk0: 40a 99432i bk1: 52a 99934i bk2: 86a 99412i bk3: 78a 99555i bk4: 26a 99626i bk5: 17a 99825i bk6: 0a 99561i bk7: 0a 99983i bk8: 40a 99577i bk9: 32a 99877i bk10: 0a 99578i bk11: 0a 99812i bk12: 0a 99772i bk13: 0a 100224i bk14: 0a 99929i bk15: 0a 99923i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.703521
Row_Buffer_Locality_read = 0.943396
Row_Buffer_Locality_write = 0.667477
Bank_Level_Parallism = 2.128298
Bank_Level_Parallism_Col = 1.837659
Bank_Level_Parallism_Ready = 1.449497
write_to_read_ratio_blp_rw_average = 0.964269
GrpLevelPara = 1.494970 

BW Util details:
bwutil = 0.100042 
total_CMD = 102427 
util_bw = 10247 
Wasted_Col = 8038 
Wasted_Row = 3165 
Idle = 80977 

BW Util Bottlenecks: 
RCDc_limit = 182 
RCDWRc_limit = 4463 
WTRc_limit = 197 
RTWc_limit = 575 
CCDLc_limit = 5477 
rwq = 0 
CCDLc_limit_alone = 5426 
WTRc_limit_alone = 163 
RTWc_limit_alone = 558 

Commands details: 
total_CMD = 102427 
n_nop = 91187 
Read = 371 
Write = 0 
L2_Alloc = 0 
L2_WB = 9876 
n_act = 842 
n_pre = 826 
n_ref = 0 
n_req = 2840 
total_req = 10247 

Dual Bus Interface Util: 
issued_total_row = 1668 
issued_total_col = 10247 
Row_Bus_Util =  0.016285 
CoL_Bus_Util = 0.100042 
Either_Row_CoL_Bus_Util = 0.109737 
Issued_on_Two_Bus_Simul_Util = 0.006590 
issued_two_Eff = 0.060053 
queue_avg = 0.237662 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=41 avg=0.237662
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=102427 n_nop=91123 n_act=875 n_pre=859 n_ref_event=0 n_req=2828 n_rd=362 n_rd_L2_A=0 n_write=0 n_wr_bk=9864 bw_util=0.09984
n_activity=27665 dram_eff=0.3696
bk0: 36a 99201i bk1: 50a 99833i bk2: 84a 99145i bk3: 76a 99202i bk4: 26a 99471i bk5: 18a 99380i bk6: 0a 99488i bk7: 0a 99516i bk8: 40a 99445i bk9: 32a 99689i bk10: 0a 99912i bk11: 0a 99912i bk12: 0a 100111i bk13: 0a 99801i bk14: 0a 99861i bk15: 0a 99724i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.690594
Row_Buffer_Locality_read = 0.939227
Row_Buffer_Locality_write = 0.654096
Bank_Level_Parallism = 2.172214
Bank_Level_Parallism_Col = 1.913036
Bank_Level_Parallism_Ready = 1.489243
write_to_read_ratio_blp_rw_average = 0.964783
GrpLevelPara = 1.510172 

BW Util details:
bwutil = 0.099837 
total_CMD = 102427 
util_bw = 10226 
Wasted_Col = 8184 
Wasted_Row = 3673 
Idle = 80344 

BW Util Bottlenecks: 
RCDc_limit = 199 
RCDWRc_limit = 4690 
WTRc_limit = 148 
RTWc_limit = 1146 
CCDLc_limit = 5704 
rwq = 0 
CCDLc_limit_alone = 5592 
WTRc_limit_alone = 121 
RTWc_limit_alone = 1061 

Commands details: 
total_CMD = 102427 
n_nop = 91123 
Read = 362 
Write = 0 
L2_Alloc = 0 
L2_WB = 9864 
n_act = 875 
n_pre = 859 
n_ref = 0 
n_req = 2828 
total_req = 10226 

Dual Bus Interface Util: 
issued_total_row = 1734 
issued_total_col = 10226 
Row_Bus_Util =  0.016929 
CoL_Bus_Util = 0.099837 
Either_Row_CoL_Bus_Util = 0.110362 
Issued_on_Two_Bus_Simul_Util = 0.006405 
issued_two_Eff = 0.058033 
queue_avg = 0.278667 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.278667
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=102427 n_nop=91102 n_act=876 n_pre=860 n_ref_event=0 n_req=2838 n_rd=371 n_rd_L2_A=0 n_write=0 n_wr_bk=9867 bw_util=0.09995
n_activity=27456 dram_eff=0.3729
bk0: 44a 99446i bk1: 50a 99554i bk2: 88a 99609i bk3: 75a 99585i bk4: 26a 99255i bk5: 16a 99442i bk6: 0a 99933i bk7: 0a 99783i bk8: 40a 99614i bk9: 32a 99792i bk10: 0a 99927i bk11: 0a 100126i bk12: 0a 100024i bk13: 0a 100163i bk14: 0a 99772i bk15: 0a 100056i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.691332
Row_Buffer_Locality_read = 0.940701
Row_Buffer_Locality_write = 0.653831
Bank_Level_Parallism = 2.060381
Bank_Level_Parallism_Col = 1.780087
Bank_Level_Parallism_Ready = 1.414241
write_to_read_ratio_blp_rw_average = 0.962233
GrpLevelPara = 1.472273 

BW Util details:
bwutil = 0.099954 
total_CMD = 102427 
util_bw = 10238 
Wasted_Col = 8530 
Wasted_Row = 3358 
Idle = 80301 

BW Util Bottlenecks: 
RCDc_limit = 207 
RCDWRc_limit = 4864 
WTRc_limit = 262 
RTWc_limit = 507 
CCDLc_limit = 5585 
rwq = 0 
CCDLc_limit_alone = 5523 
WTRc_limit_alone = 221 
RTWc_limit_alone = 486 

Commands details: 
total_CMD = 102427 
n_nop = 91102 
Read = 371 
Write = 0 
L2_Alloc = 0 
L2_WB = 9867 
n_act = 876 
n_pre = 860 
n_ref = 0 
n_req = 2838 
total_req = 10238 

Dual Bus Interface Util: 
issued_total_row = 1736 
issued_total_col = 10238 
Row_Bus_Util =  0.016949 
CoL_Bus_Util = 0.099954 
Either_Row_CoL_Bus_Util = 0.110567 
Issued_on_Two_Bus_Simul_Util = 0.006336 
issued_two_Eff = 0.057307 
queue_avg = 0.253956 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.253956
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=102427 n_nop=91099 n_act=894 n_pre=878 n_ref_event=0 n_req=2829 n_rd=364 n_rd_L2_A=0 n_write=0 n_wr_bk=9860 bw_util=0.09982
n_activity=27392 dram_eff=0.3732
bk0: 40a 99642i bk1: 50a 99808i bk2: 84a 99516i bk3: 76a 99483i bk4: 26a 99592i bk5: 16a 99549i bk6: 0a 99283i bk7: 0a 99820i bk8: 40a 99219i bk9: 32a 99549i bk10: 0a 99397i bk11: 0a 99728i bk12: 0a 99809i bk13: 0a 99597i bk14: 0a 100032i bk15: 0a 100067i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.683987
Row_Buffer_Locality_read = 0.947802
Row_Buffer_Locality_write = 0.645030
Bank_Level_Parallism = 2.182911
Bank_Level_Parallism_Col = 1.896303
Bank_Level_Parallism_Ready = 1.461854
write_to_read_ratio_blp_rw_average = 0.968029
GrpLevelPara = 1.524235 

BW Util details:
bwutil = 0.099817 
total_CMD = 102427 
util_bw = 10224 
Wasted_Col = 8005 
Wasted_Row = 3563 
Idle = 80635 

BW Util Bottlenecks: 
RCDc_limit = 183 
RCDWRc_limit = 4686 
WTRc_limit = 115 
RTWc_limit = 1000 
CCDLc_limit = 5325 
rwq = 0 
CCDLc_limit_alone = 5228 
WTRc_limit_alone = 97 
RTWc_limit_alone = 921 

Commands details: 
total_CMD = 102427 
n_nop = 91099 
Read = 364 
Write = 0 
L2_Alloc = 0 
L2_WB = 9860 
n_act = 894 
n_pre = 878 
n_ref = 0 
n_req = 2829 
total_req = 10224 

Dual Bus Interface Util: 
issued_total_row = 1772 
issued_total_col = 10224 
Row_Bus_Util =  0.017300 
CoL_Bus_Util = 0.099817 
Either_Row_CoL_Bus_Util = 0.110596 
Issued_on_Two_Bus_Simul_Util = 0.006522 
issued_two_Eff = 0.058969 
queue_avg = 0.234762 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=53 avg=0.234762
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=102427 n_nop=91068 n_act=900 n_pre=884 n_ref_event=0 n_req=2842 n_rd=367 n_rd_L2_A=0 n_write=0 n_wr_bk=9900 bw_util=0.1002
n_activity=27398 dram_eff=0.3747
bk0: 45a 99219i bk1: 48a 99689i bk2: 78a 99683i bk3: 82a 99298i bk4: 24a 99512i bk5: 18a 99585i bk6: 0a 99975i bk7: 0a 99278i bk8: 40a 99749i bk9: 32a 99590i bk10: 0a 100102i bk11: 0a 99395i bk12: 0a 100078i bk13: 0a 99984i bk14: 0a 99860i bk15: 0a 100172i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.683322
Row_Buffer_Locality_read = 0.942779
Row_Buffer_Locality_write = 0.644848
Bank_Level_Parallism = 2.116654
Bank_Level_Parallism_Col = 1.809649
Bank_Level_Parallism_Ready = 1.379760
write_to_read_ratio_blp_rw_average = 0.963426
GrpLevelPara = 1.501454 

BW Util details:
bwutil = 0.100237 
total_CMD = 102427 
util_bw = 10267 
Wasted_Col = 8263 
Wasted_Row = 3441 
Idle = 80456 

BW Util Bottlenecks: 
RCDc_limit = 188 
RCDWRc_limit = 4810 
WTRc_limit = 237 
RTWc_limit = 519 
CCDLc_limit = 5465 
rwq = 0 
CCDLc_limit_alone = 5431 
WTRc_limit_alone = 222 
RTWc_limit_alone = 500 

Commands details: 
total_CMD = 102427 
n_nop = 91068 
Read = 367 
Write = 0 
L2_Alloc = 0 
L2_WB = 9900 
n_act = 900 
n_pre = 884 
n_ref = 0 
n_req = 2842 
total_req = 10267 

Dual Bus Interface Util: 
issued_total_row = 1784 
issued_total_col = 10267 
Row_Bus_Util =  0.017417 
CoL_Bus_Util = 0.100237 
Either_Row_CoL_Bus_Util = 0.110898 
Issued_on_Two_Bus_Simul_Util = 0.006756 
issued_two_Eff = 0.060921 
queue_avg = 0.217169 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.217169
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=102427 n_nop=91098 n_act=850 n_pre=834 n_ref_event=0 n_req=2847 n_rd=372 n_rd_L2_A=0 n_write=0 n_wr_bk=9899 bw_util=0.1003
n_activity=27650 dram_eff=0.3715
bk0: 40a 99522i bk1: 50a 99597i bk2: 84a 99446i bk3: 84a 99549i bk4: 24a 99602i bk5: 18a 99838i bk6: 0a 100143i bk7: 0a 99385i bk8: 40a 99904i bk9: 32a 99697i bk10: 0a 100108i bk11: 0a 99679i bk12: 0a 100472i bk13: 0a 99837i bk14: 0a 100053i bk15: 0a 100116i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.701440
Row_Buffer_Locality_read = 0.948925
Row_Buffer_Locality_write = 0.664242
Bank_Level_Parallism = 2.041068
Bank_Level_Parallism_Col = 1.759366
Bank_Level_Parallism_Ready = 1.356927
write_to_read_ratio_blp_rw_average = 0.969379
GrpLevelPara = 1.477593 

BW Util details:
bwutil = 0.100276 
total_CMD = 102427 
util_bw = 10271 
Wasted_Col = 8280 
Wasted_Row = 3364 
Idle = 80512 

BW Util Bottlenecks: 
RCDc_limit = 165 
RCDWRc_limit = 4715 
WTRc_limit = 156 
RTWc_limit = 528 
CCDLc_limit = 5511 
rwq = 0 
CCDLc_limit_alone = 5477 
WTRc_limit_alone = 136 
RTWc_limit_alone = 514 

Commands details: 
total_CMD = 102427 
n_nop = 91098 
Read = 372 
Write = 0 
L2_Alloc = 0 
L2_WB = 9899 
n_act = 850 
n_pre = 834 
n_ref = 0 
n_req = 2847 
total_req = 10271 

Dual Bus Interface Util: 
issued_total_row = 1684 
issued_total_col = 10271 
Row_Bus_Util =  0.016441 
CoL_Bus_Util = 0.100276 
Either_Row_CoL_Bus_Util = 0.110606 
Issued_on_Two_Bus_Simul_Util = 0.006112 
issued_two_Eff = 0.055256 
queue_avg = 0.212424 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.212424
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=102427 n_nop=91132 n_act=875 n_pre=859 n_ref_event=0 n_req=2843 n_rd=370 n_rd_L2_A=0 n_write=0 n_wr_bk=9892 bw_util=0.1002
n_activity=27145 dram_eff=0.378
bk0: 40a 99510i bk1: 50a 100039i bk2: 88a 99627i bk3: 82a 99199i bk4: 20a 99321i bk5: 18a 99381i bk6: 0a 99747i bk7: 0a 99482i bk8: 40a 99875i bk9: 32a 100292i bk10: 0a 99962i bk11: 0a 99932i bk12: 0a 100248i bk13: 0a 100075i bk14: 0a 100277i bk15: 0a 99897i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.692227
Row_Buffer_Locality_read = 0.929730
Row_Buffer_Locality_write = 0.656692
Bank_Level_Parallism = 2.066261
Bank_Level_Parallism_Col = 1.748425
Bank_Level_Parallism_Ready = 1.351101
write_to_read_ratio_blp_rw_average = 0.963869
GrpLevelPara = 1.482153 

BW Util details:
bwutil = 0.100188 
total_CMD = 102427 
util_bw = 10262 
Wasted_Col = 8142 
Wasted_Row = 3283 
Idle = 80740 

BW Util Bottlenecks: 
RCDc_limit = 242 
RCDWRc_limit = 4587 
WTRc_limit = 166 
RTWc_limit = 467 
CCDLc_limit = 5482 
rwq = 0 
CCDLc_limit_alone = 5468 
WTRc_limit_alone = 158 
RTWc_limit_alone = 461 

Commands details: 
total_CMD = 102427 
n_nop = 91132 
Read = 370 
Write = 0 
L2_Alloc = 0 
L2_WB = 9892 
n_act = 875 
n_pre = 859 
n_ref = 0 
n_req = 2843 
total_req = 10262 

Dual Bus Interface Util: 
issued_total_row = 1734 
issued_total_col = 10262 
Row_Bus_Util =  0.016929 
CoL_Bus_Util = 0.100188 
Either_Row_CoL_Bus_Util = 0.110274 
Issued_on_Two_Bus_Simul_Util = 0.006844 
issued_two_Eff = 0.062063 
queue_avg = 0.210296 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=56 avg=0.210296
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 1): 
Ready @ 136449 -   mf: uid=6471296, sid4294967295:w4294967295, part=27, addr=0xc0a36f00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (136349), 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=102427 n_nop=91117 n_act=884 n_pre=868 n_ref_event=0 n_req=2830 n_rd=358 n_rd_L2_A=0 n_write=0 n_wr_bk=9888 bw_util=0.1
n_activity=27516 dram_eff=0.3724
bk0: 34a 99353i bk1: 48a 99582i bk2: 86a 99594i bk3: 82a 99288i bk4: 18a 99363i bk5: 18a 99402i bk6: 0a 99729i bk7: 0a 99425i bk8: 40a 99945i bk9: 32a 100121i bk10: 0a 99888i bk11: 0a 100129i bk12: 0a 100154i bk13: 0a 100222i bk14: 0a 100094i bk15: 0a 100094i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.687633
Row_Buffer_Locality_read = 0.935754
Row_Buffer_Locality_write = 0.651699
Bank_Level_Parallism = 2.072455
Bank_Level_Parallism_Col = 1.772178
Bank_Level_Parallism_Ready = 1.353992
write_to_read_ratio_blp_rw_average = 0.965248
GrpLevelPara = 1.475541 

BW Util details:
bwutil = 0.100032 
total_CMD = 102427 
util_bw = 10246 
Wasted_Col = 8271 
Wasted_Row = 3331 
Idle = 80579 

BW Util Bottlenecks: 
RCDc_limit = 209 
RCDWRc_limit = 4717 
WTRc_limit = 124 
RTWc_limit = 542 
CCDLc_limit = 5470 
rwq = 0 
CCDLc_limit_alone = 5434 
WTRc_limit_alone = 108 
RTWc_limit_alone = 522 

Commands details: 
total_CMD = 102427 
n_nop = 91117 
Read = 358 
Write = 0 
L2_Alloc = 0 
L2_WB = 9888 
n_act = 884 
n_pre = 868 
n_ref = 0 
n_req = 2830 
total_req = 10246 

Dual Bus Interface Util: 
issued_total_row = 1752 
issued_total_col = 10246 
Row_Bus_Util =  0.017105 
CoL_Bus_Util = 0.100032 
Either_Row_CoL_Bus_Util = 0.110420 
Issued_on_Two_Bus_Simul_Util = 0.006717 
issued_two_Eff = 0.060831 
queue_avg = 0.194119 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.194119
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=102427 n_nop=91029 n_act=949 n_pre=933 n_ref_event=0 n_req=2835 n_rd=368 n_rd_L2_A=0 n_write=0 n_wr_bk=9868 bw_util=0.09993
n_activity=27555 dram_eff=0.3715
bk0: 44a 99705i bk1: 48a 99926i bk2: 84a 99540i bk3: 84a 99632i bk4: 18a 99563i bk5: 18a 99256i bk6: 0a 99662i bk7: 0a 99475i bk8: 40a 99646i bk9: 32a 99545i bk10: 0a 99961i bk11: 0a 99909i bk12: 0a 99945i bk13: 0a 100102i bk14: 0a 99827i bk15: 0a 99847i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.665256
Row_Buffer_Locality_read = 0.932065
Row_Buffer_Locality_write = 0.625456
Bank_Level_Parallism = 2.081874
Bank_Level_Parallism_Col = 1.744013
Bank_Level_Parallism_Ready = 1.342907
write_to_read_ratio_blp_rw_average = 0.962088
GrpLevelPara = 1.478609 

BW Util details:
bwutil = 0.099935 
total_CMD = 102427 
util_bw = 10236 
Wasted_Col = 8475 
Wasted_Row = 3445 
Idle = 80271 

BW Util Bottlenecks: 
RCDc_limit = 220 
RCDWRc_limit = 5107 
WTRc_limit = 207 
RTWc_limit = 497 
CCDLc_limit = 5499 
rwq = 0 
CCDLc_limit_alone = 5463 
WTRc_limit_alone = 187 
RTWc_limit_alone = 481 

Commands details: 
total_CMD = 102427 
n_nop = 91029 
Read = 368 
Write = 0 
L2_Alloc = 0 
L2_WB = 9868 
n_act = 949 
n_pre = 933 
n_ref = 0 
n_req = 2835 
total_req = 10236 

Dual Bus Interface Util: 
issued_total_row = 1882 
issued_total_col = 10236 
Row_Bus_Util =  0.018374 
CoL_Bus_Util = 0.099935 
Either_Row_CoL_Bus_Util = 0.111279 
Issued_on_Two_Bus_Simul_Util = 0.007029 
issued_two_Eff = 0.063169 
queue_avg = 0.162906 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=37 avg=0.162906
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=102427 n_nop=91115 n_act=847 n_pre=831 n_ref_event=0 n_req=2839 n_rd=368 n_rd_L2_A=0 n_write=0 n_wr_bk=9884 bw_util=0.1001
n_activity=26941 dram_eff=0.3805
bk0: 46a 99618i bk1: 50a 99926i bk2: 80a 99865i bk3: 84a 99663i bk4: 18a 99538i bk5: 18a 99777i bk6: 0a 99456i bk7: 0a 99700i bk8: 40a 99774i bk9: 32a 99664i bk10: 0a 99933i bk11: 0a 99837i bk12: 0a 100219i bk13: 0a 100116i bk14: 0a 100237i bk15: 0a 100039i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.701656
Row_Buffer_Locality_read = 0.940217
Row_Buffer_Locality_write = 0.666127
Bank_Level_Parallism = 2.048687
Bank_Level_Parallism_Col = 1.777275
Bank_Level_Parallism_Ready = 1.368026
write_to_read_ratio_blp_rw_average = 0.962710
GrpLevelPara = 1.502012 

BW Util details:
bwutil = 0.100091 
total_CMD = 102427 
util_bw = 10252 
Wasted_Col = 7967 
Wasted_Row = 3409 
Idle = 80799 

BW Util Bottlenecks: 
RCDc_limit = 193 
RCDWRc_limit = 4506 
WTRc_limit = 192 
RTWc_limit = 613 
CCDLc_limit = 5290 
rwq = 0 
CCDLc_limit_alone = 5222 
WTRc_limit_alone = 172 
RTWc_limit_alone = 565 

Commands details: 
total_CMD = 102427 
n_nop = 91115 
Read = 368 
Write = 0 
L2_Alloc = 0 
L2_WB = 9884 
n_act = 847 
n_pre = 831 
n_ref = 0 
n_req = 2839 
total_req = 10252 

Dual Bus Interface Util: 
issued_total_row = 1678 
issued_total_col = 10252 
Row_Bus_Util =  0.016382 
CoL_Bus_Util = 0.100091 
Either_Row_CoL_Bus_Util = 0.110440 
Issued_on_Two_Bus_Simul_Util = 0.006034 
issued_two_Eff = 0.054632 
queue_avg = 0.230535 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=55 avg=0.230535
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=102427 n_nop=91030 n_act=919 n_pre=903 n_ref_event=0 n_req=2855 n_rd=383 n_rd_L2_A=0 n_write=0 n_wr_bk=9888 bw_util=0.1003
n_activity=27175 dram_eff=0.378
bk0: 52a 99401i bk1: 52a 99469i bk2: 90a 99152i bk3: 81a 99466i bk4: 18a 99453i bk5: 18a 99633i bk6: 0a 99719i bk7: 0a 99493i bk8: 40a 99715i bk9: 32a 99381i bk10: 0a 99944i bk11: 0a 99815i bk12: 0a 99811i bk13: 0a 99857i bk14: 0a 99696i bk15: 0a 100041i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.678109
Row_Buffer_Locality_read = 0.939948
Row_Buffer_Locality_write = 0.637540
Bank_Level_Parallism = 2.174594
Bank_Level_Parallism_Col = 1.862519
Bank_Level_Parallism_Ready = 1.429267
write_to_read_ratio_blp_rw_average = 0.964679
GrpLevelPara = 1.517955 

BW Util details:
bwutil = 0.100276 
total_CMD = 102427 
util_bw = 10271 
Wasted_Col = 8075 
Wasted_Row = 3562 
Idle = 80519 

BW Util Bottlenecks: 
RCDc_limit = 234 
RCDWRc_limit = 4744 
WTRc_limit = 104 
RTWc_limit = 696 
CCDLc_limit = 5341 
rwq = 0 
CCDLc_limit_alone = 5287 
WTRc_limit_alone = 93 
RTWc_limit_alone = 653 

Commands details: 
total_CMD = 102427 
n_nop = 91030 
Read = 383 
Write = 0 
L2_Alloc = 0 
L2_WB = 9888 
n_act = 919 
n_pre = 903 
n_ref = 0 
n_req = 2855 
total_req = 10271 

Dual Bus Interface Util: 
issued_total_row = 1822 
issued_total_col = 10271 
Row_Bus_Util =  0.017788 
CoL_Bus_Util = 0.100276 
Either_Row_CoL_Bus_Util = 0.111269 
Issued_on_Two_Bus_Simul_Util = 0.006795 
issued_two_Eff = 0.061069 
queue_avg = 0.235426 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=51 avg=0.235426
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 2): 
Ready @ 136435 -   mf: uid=6471294, sid4294967295:w4294967295, part=31, addr=0xc0abd900, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (136335), 
Ready @ 136441 -   mf: uid=6471295, sid4294967295:w4294967295, part=31, addr=0xc0af2380, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (136341), 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=102427 n_nop=91108 n_act=873 n_pre=857 n_ref_event=0 n_req=2838 n_rd=370 n_rd_L2_A=0 n_write=0 n_wr_bk=9872 bw_util=0.09999
n_activity=27556 dram_eff=0.3717
bk0: 48a 99438i bk1: 50a 99587i bk2: 84a 99519i bk3: 80a 99203i bk4: 18a 99339i bk5: 18a 99635i bk6: 0a 99532i bk7: 0a 99637i bk8: 40a 99787i bk9: 32a 99841i bk10: 0a 99719i bk11: 0a 99916i bk12: 0a 100247i bk13: 0a 100081i bk14: 0a 99929i bk15: 0a 99649i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.692389
Row_Buffer_Locality_read = 0.940541
Row_Buffer_Locality_write = 0.655186
Bank_Level_Parallism = 2.132641
Bank_Level_Parallism_Col = 1.866763
Bank_Level_Parallism_Ready = 1.466218
write_to_read_ratio_blp_rw_average = 0.963414
GrpLevelPara = 1.515158 

BW Util details:
bwutil = 0.099993 
total_CMD = 102427 
util_bw = 10242 
Wasted_Col = 8124 
Wasted_Row = 3490 
Idle = 80571 

BW Util Bottlenecks: 
RCDc_limit = 187 
RCDWRc_limit = 4622 
WTRc_limit = 119 
RTWc_limit = 986 
CCDLc_limit = 5235 
rwq = 0 
CCDLc_limit_alone = 5184 
WTRc_limit_alone = 119 
RTWc_limit_alone = 935 

Commands details: 
total_CMD = 102427 
n_nop = 91108 
Read = 370 
Write = 0 
L2_Alloc = 0 
L2_WB = 9872 
n_act = 873 
n_pre = 857 
n_ref = 0 
n_req = 2838 
total_req = 10242 

Dual Bus Interface Util: 
issued_total_row = 1730 
issued_total_col = 10242 
Row_Bus_Util =  0.016890 
CoL_Bus_Util = 0.099993 
Either_Row_CoL_Bus_Util = 0.110508 
Issued_on_Two_Bus_Simul_Util = 0.006375 
issued_two_Eff = 0.057691 
queue_avg = 0.237916 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=61 avg=0.237916

========= L2 cache stats =========
L2_cache_bank[0]: Access = 16514, Miss = 8916, Miss_rate = 0.540, Pending_hits = 313, Reservation_fails = 1396
L2_cache_bank[1]: Access = 16408, Miss = 8934, Miss_rate = 0.544, Pending_hits = 348, Reservation_fails = 2613
L2_cache_bank[2]: Access = 16312, Miss = 8906, Miss_rate = 0.546, Pending_hits = 316, Reservation_fails = 750
L2_cache_bank[3]: Access = 16632, Miss = 8939, Miss_rate = 0.537, Pending_hits = 394, Reservation_fails = 1956
L2_cache_bank[4]: Access = 16239, Miss = 8909, Miss_rate = 0.549, Pending_hits = 278, Reservation_fails = 1123
L2_cache_bank[5]: Access = 16501, Miss = 8928, Miss_rate = 0.541, Pending_hits = 397, Reservation_fails = 4105
L2_cache_bank[6]: Access = 16200, Miss = 8909, Miss_rate = 0.550, Pending_hits = 279, Reservation_fails = 1073
L2_cache_bank[7]: Access = 16415, Miss = 8932, Miss_rate = 0.544, Pending_hits = 367, Reservation_fails = 3886
L2_cache_bank[8]: Access = 16169, Miss = 8922, Miss_rate = 0.552, Pending_hits = 303, Reservation_fails = 752
L2_cache_bank[9]: Access = 15871, Miss = 8920, Miss_rate = 0.562, Pending_hits = 355, Reservation_fails = 1613
L2_cache_bank[10]: Access = 16141, Miss = 8915, Miss_rate = 0.552, Pending_hits = 326, Reservation_fails = 730
L2_cache_bank[11]: Access = 15839, Miss = 8927, Miss_rate = 0.564, Pending_hits = 292, Reservation_fails = 1312
L2_cache_bank[12]: Access = 16099, Miss = 8916, Miss_rate = 0.554, Pending_hits = 292, Reservation_fails = 1504
L2_cache_bank[13]: Access = 16127, Miss = 8918, Miss_rate = 0.553, Pending_hits = 371, Reservation_fails = 1943
L2_cache_bank[14]: Access = 16098, Miss = 8897, Miss_rate = 0.553, Pending_hits = 315, Reservation_fails = 1327
L2_cache_bank[15]: Access = 15987, Miss = 8930, Miss_rate = 0.559, Pending_hits = 365, Reservation_fails = 2871
L2_cache_bank[16]: Access = 16204, Miss = 8927, Miss_rate = 0.551, Pending_hits = 343, Reservation_fails = 1298
L2_cache_bank[17]: Access = 16224, Miss = 8949, Miss_rate = 0.552, Pending_hits = 330, Reservation_fails = 2103
L2_cache_bank[18]: Access = 16270, Miss = 8922, Miss_rate = 0.548, Pending_hits = 354, Reservation_fails = 1179
L2_cache_bank[19]: Access = 16137, Miss = 8939, Miss_rate = 0.554, Pending_hits = 361, Reservation_fails = 2450
L2_cache_bank[20]: Access = 16278, Miss = 8911, Miss_rate = 0.547, Pending_hits = 322, Reservation_fails = 1202
L2_cache_bank[21]: Access = 16164, Miss = 8906, Miss_rate = 0.551, Pending_hits = 386, Reservation_fails = 3814
L2_cache_bank[22]: Access = 16284, Miss = 8916, Miss_rate = 0.548, Pending_hits = 316, Reservation_fails = 942
L2_cache_bank[23]: Access = 16015, Miss = 8906, Miss_rate = 0.556, Pending_hits = 348, Reservation_fails = 2799
L2_cache_bank[24]: Access = 16234, Miss = 8925, Miss_rate = 0.550, Pending_hits = 300, Reservation_fails = 1375
L2_cache_bank[25]: Access = 16228, Miss = 8919, Miss_rate = 0.550, Pending_hits = 382, Reservation_fails = 2311
L2_cache_bank[26]: Access = 16161, Miss = 8907, Miss_rate = 0.551, Pending_hits = 334, Reservation_fails = 981
L2_cache_bank[27]: Access = 16163, Miss = 8910, Miss_rate = 0.551, Pending_hits = 358, Reservation_fails = 2347
L2_cache_bank[28]: Access = 16286, Miss = 8938, Miss_rate = 0.549, Pending_hits = 321, Reservation_fails = 1339
L2_cache_bank[29]: Access = 16327, Miss = 8940, Miss_rate = 0.548, Pending_hits = 360, Reservation_fails = 2348
L2_cache_bank[30]: Access = 16257, Miss = 8928, Miss_rate = 0.549, Pending_hits = 297, Reservation_fails = 1405
L2_cache_bank[31]: Access = 16092, Miss = 8944, Miss_rate = 0.556, Pending_hits = 344, Reservation_fails = 2956
L2_cache_bank[32]: Access = 16663, Miss = 8955, Miss_rate = 0.537, Pending_hits = 389, Reservation_fails = 1760
L2_cache_bank[33]: Access = 16038, Miss = 8927, Miss_rate = 0.557, Pending_hits = 302, Reservation_fails = 1627
L2_cache_bank[34]: Access = 16598, Miss = 8967, Miss_rate = 0.540, Pending_hits = 355, Reservation_fails = 1716
L2_cache_bank[35]: Access = 16058, Miss = 8933, Miss_rate = 0.556, Pending_hits = 325, Reservation_fails = 2268
L2_cache_bank[36]: Access = 16151, Miss = 8926, Miss_rate = 0.553, Pending_hits = 336, Reservation_fails = 1678
L2_cache_bank[37]: Access = 16080, Miss = 8905, Miss_rate = 0.554, Pending_hits = 317, Reservation_fails = 1069
L2_cache_bank[38]: Access = 16067, Miss = 8955, Miss_rate = 0.557, Pending_hits = 371, Reservation_fails = 2552
L2_cache_bank[39]: Access = 16024, Miss = 8904, Miss_rate = 0.556, Pending_hits = 331, Reservation_fails = 2838
L2_cache_bank[40]: Access = 16602, Miss = 8939, Miss_rate = 0.538, Pending_hits = 351, Reservation_fails = 843
L2_cache_bank[41]: Access = 16129, Miss = 8888, Miss_rate = 0.551, Pending_hits = 317, Reservation_fails = 1519
L2_cache_bank[42]: Access = 17038, Miss = 8935, Miss_rate = 0.524, Pending_hits = 357, Reservation_fails = 1805
L2_cache_bank[43]: Access = 16143, Miss = 8874, Miss_rate = 0.550, Pending_hits = 335, Reservation_fails = 1519
L2_cache_bank[44]: Access = 16958, Miss = 8936, Miss_rate = 0.527, Pending_hits = 381, Reservation_fails = 1747
L2_cache_bank[45]: Access = 16159, Miss = 8907, Miss_rate = 0.551, Pending_hits = 296, Reservation_fails = 1071
L2_cache_bank[46]: Access = 16705, Miss = 8939, Miss_rate = 0.535, Pending_hits = 365, Reservation_fails = 2236
L2_cache_bank[47]: Access = 16327, Miss = 8906, Miss_rate = 0.545, Pending_hits = 352, Reservation_fails = 1683
L2_cache_bank[48]: Access = 17281, Miss = 8956, Miss_rate = 0.518, Pending_hits = 344, Reservation_fails = 1451
L2_cache_bank[49]: Access = 16415, Miss = 8936, Miss_rate = 0.544, Pending_hits = 282, Reservation_fails = 1618
L2_cache_bank[50]: Access = 16967, Miss = 8957, Miss_rate = 0.528, Pending_hits = 338, Reservation_fails = 1653
L2_cache_bank[51]: Access = 16246, Miss = 8936, Miss_rate = 0.550, Pending_hits = 316, Reservation_fails = 1469
L2_cache_bank[52]: Access = 17132, Miss = 8943, Miss_rate = 0.522, Pending_hits = 331, Reservation_fails = 2014
L2_cache_bank[53]: Access = 16140, Miss = 8901, Miss_rate = 0.551, Pending_hits = 315, Reservation_fails = 1763
L2_cache_bank[54]: Access = 16810, Miss = 8939, Miss_rate = 0.532, Pending_hits = 318, Reservation_fails = 1634
L2_cache_bank[55]: Access = 16065, Miss = 8915, Miss_rate = 0.555, Pending_hits = 315, Reservation_fails = 2637
L2_cache_bank[56]: Access = 16377, Miss = 8943, Miss_rate = 0.546, Pending_hits = 341, Reservation_fails = 1478
L2_cache_bank[57]: Access = 16368, Miss = 8896, Miss_rate = 0.543, Pending_hits = 327, Reservation_fails = 1827
L2_cache_bank[58]: Access = 16696, Miss = 8926, Miss_rate = 0.535, Pending_hits = 316, Reservation_fails = 1255
L2_cache_bank[59]: Access = 16391, Miss = 8900, Miss_rate = 0.543, Pending_hits = 336, Reservation_fails = 1516
L2_cache_bank[60]: Access = 17005, Miss = 8925, Miss_rate = 0.525, Pending_hits = 318, Reservation_fails = 1613
L2_cache_bank[61]: Access = 16428, Miss = 8931, Miss_rate = 0.544, Pending_hits = 326, Reservation_fails = 1965
L2_cache_bank[62]: Access = 16859, Miss = 8919, Miss_rate = 0.529, Pending_hits = 310, Reservation_fails = 1944
L2_cache_bank[63]: Access = 16411, Miss = 8933, Miss_rate = 0.544, Pending_hits = 343, Reservation_fails = 1936
L2_total_cache_accesses = 1046207
L2_total_cache_misses = 571157
L2_total_cache_miss_rate = 0.5459
L2_total_cache_pending_hits = 21423
L2_total_cache_reservation_fails = 115507
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 449688
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 21423
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 3108
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 115507
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 8680
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3939
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 124550
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 434819
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 482899
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 563308

ABBOOOV!
 PC=0x10888 (cudaDataLoader.15.sm_50.ptx:1956) st.global.f32 [%rd2], %f704; total: 339, miss: 339
 PC=0x108d0 (cudaDataLoader.15.sm_50.ptx:1968) st.global.f32 [%rd162], %f705; total: 423, miss: 423
 PC=0x10910 (cudaDataLoader.15.sm_50.ptx:1979) st.global.f32 [%rd165], %f706; total: 339, miss: 339
 PC=0x10950 (cudaDataLoader.15.sm_50.ptx:1990) st.global.f32 [%rd168], %f707; total: 423, miss: 423
 PC=0x10990 (cudaDataLoader.15.sm_50.ptx:2001) st.global.f32 [%rd171], %f708; total: 339, miss: 339
 PC=0x109d0 (cudaDataLoader.15.sm_50.ptx:2012) st.global.f32 [%rd174], %f709; total: 423, miss: 423
 PC=0x10a10 (cudaDataLoader.15.sm_50.ptx:2023) st.global.f32 [%rd177], %f710; total: 339, miss: 339
 PC=0x10a50 (cudaDataLoader.15.sm_50.ptx:2034) st.global.f32 [%rd180], %f711; total: 423, miss: 423
 PC=0x10a90 (cudaDataLoader.15.sm_50.ptx:2045) st.global.f32 [%rd183], %f712; total: 339, miss: 339
 PC=0x10ad0 (cudaDataLoader.15.sm_50.ptx:2056) st.global.f32 [%rd186], %f713; total: 423, miss: 423
 PC=0x10c68 (cudaDataLoader.15.sm_50.ptx:2127) st.global.f32 [%rd2], %f101; total: 30171, miss: 29832
 PC=0x10c80 (cudaDataLoader.15.sm_50.ptx:2130) st.global.f32 [%rd128], %f102; total: 37647, miss: 37510
 PC=0x10c90 (cudaDataLoader.15.sm_50.ptx:2132) st.global.f32 [%rd129], %f103; total: 30171, miss: 30171
 PC=0x10ca0 (cudaDataLoader.15.sm_50.ptx:2134) st.global.f32 [%rd130], %f104; total: 37647, miss: 37647
 PC=0x10cb0 (cudaDataLoader.15.sm_50.ptx:2136) st.global.f32 [%rd131], %f105; total: 30171, miss: 30171
 PC=0x10cc0 (cudaDataLoader.15.sm_50.ptx:2138) st.global.f32 [%rd132], %f106; total: 37647, miss: 37647
 PC=0x10cd0 (cudaDataLoader.15.sm_50.ptx:2140) st.global.f32 [%rd133], %f107; total: 30171, miss: 30171
 PC=0x10ce0 (cudaDataLoader.15.sm_50.ptx:2142) st.global.f32 [%rd134], %f108; total: 37647, miss: 37647
 PC=0x10cf0 (cudaDataLoader.15.sm_50.ptx:2144) st.global.f32 [%rd135], %f109; total: 30171, miss: 30171
 PC=0x10d00 (cudaDataLoader.15.sm_50.ptx:2146) st.global.f32 [%rd136], %f110; total: 37647, miss: 37647
 PC=0x10d10 (cudaDataLoader.15.sm_50.ptx:2148) st.global.f32 [%rd137], %f111; total: 30171, miss: 30171
 PC=0x10d20 (cudaDataLoader.15.sm_50.ptx:2150) st.global.f32 [%rd138], %f112; total: 37647, miss: 37647
 PC=0x10d30 (cudaDataLoader.15.sm_50.ptx:2152) st.global.f32 [%rd139], %f113; total: 30171, miss: 30171
 PC=0x10d40 (cudaDataLoader.15.sm_50.ptx:2154) st.global.f32 [%rd140], %f114; total: 37647, miss: 37647
 PC=0x10d50 (cudaDataLoader.15.sm_50.ptx:2156) st.global.f32 [%rd141], %f115; total: 30171, miss: 30171
 PC=0x10d60 (cudaDataLoader.15.sm_50.ptx:2158) st.global.f32 [%rd142], %f116; total: 37647, miss: 37647
 PC=0x55f48 (cudaDataLoader.20.sm_50.ptx:18389) ld.global.nc.f32 %f83, [%rd39]; total: 258, miss: 0
 PC=0x55f68 (cudaDataLoader.20.sm_50.ptx:18395) ld.global.nc.f32 %f84, [%rd40]; total: 172, miss: 0
 PC=0x55f88 (cudaDataLoader.20.sm_50.ptx:18401) ld.global.nc.f32 %f85, [%rd41]; total: 172, miss: 0
 PC=0x55fc0 (cudaDataLoader.20.sm_50.ptx:18412) ld.global.nc.f32 %f89, [%rd43]; total: 74, miss: 0
 PC=0x564d0 (cudaDataLoader.20.sm_50.ptx:18634) ld.global.nc.f32 %f211, [%rd110]; total: 16937, miss: 15141
 PC=0x566d8 (cudaDataLoader.20.sm_50.ptx:18718) st.global.f32 [%rd19], %f284; total: 3048, miss: 1524
 PC=0x56740 (cudaDataLoader.20.sm_50.ptx:18738) st.global.f32 [%rd20], %f285; total: 3048, miss: 1109
 PC=0xeae60 (cudaDataLoader.10.sm_61.ptx:56) ld.global.f32 %f1, [%rd12]; total: 12216, miss: 0
 PC=0xeae68 (cudaDataLoader.10.sm_61.ptx:57) ld.global.u32 %r11, [%rd6]; total: 2037, miss: 0
 PC=0xeaea0 (cudaDataLoader.10.sm_61.ptx:64) atom.global.add.f32 %f2, [%rd17], %f1; total: 50712, miss: 40741
 PC=0xeaf8 (cudaDataLoader.15.sm_50.ptx:925) ld.global.f32 %f139, [%rd262]; total: 37068, miss: 12768
 PC=0xeb30 (cudaDataLoader.15.sm_50.ptx:932) ld.global.f32 %f140, [%rd7]; total: 39738, miss: 15312
 PC=0xeb48 (cudaDataLoader.15.sm_50.ptx:935) ld.global.f32 %f141, [%rd95]; total: 40893, miss: 16504
 PC=0xeb558 (cudaDataLoader.12.sm_61.ptx:48) ld.global.u32 %r8, [%rd6]; total: 679, miss: 0
 PC=0xeb5a0 (cudaDataLoader.12.sm_61.ptx:57) ld.global.f32 %f1, [%rd12]; total: 3192, miss: 0
 PC=0xeb5d0 (cudaDataLoader.12.sm_61.ptx:63) st.global.f32 [%rd15], %f2; total: 10858, miss: 10858
 PC=0xeb60 (cudaDataLoader.15.sm_50.ptx:938) ld.global.f32 %f142, [%rd96]; total: 42924, miss: 18539
 PC=0xeba0 (cudaDataLoader.15.sm_50.ptx:950) ld.global.f32 %f135, [%rd262]; total: 420, miss: 164
 PC=0xebf0 (cudaDataLoader.15.sm_50.ptx:963) ld.global.f32 %f136, [%rd7]; total: 415, miss: 155
 PC=0xec58 (cudaDataLoader.15.sm_50.ptx:979) ld.global.f32 %f137, [%rd76]; total: 385, miss: 255
 PC=0xfef8 (cudaDataLoader.15.sm_50.ptx:1587) ld.global.f32 %f143, [%rd102]; total: 350114, miss: 29139
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 115507
L2_cache_data_port_util = 0.087
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=1046207
icnt_total_pkts_simt_to_mem=1046207
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 1046207
Req_Network_cycles = 136410
Req_Network_injected_packets_per_cycle =       7.6696 
Req_Network_conflicts_per_cycle =       5.6402
Req_Network_conflicts_per_cycle_util =       7.6789
Req_Bank_Level_Parallism =      10.4418
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       3.7651
Req_Network_out_buffer_full_per_cycle =       0.0014
Req_Network_out_buffer_avg_util =       1.1477

Reply_Network_injected_packets_num = 1046207
Reply_Network_cycles = 136410
Reply_Network_injected_packets_per_cycle =        7.6696
Reply_Network_conflicts_per_cycle =        3.4606
Reply_Network_conflicts_per_cycle_util =       4.6872
Reply_Bank_Level_Parallism =      10.3879
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.4010
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0959
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 18 min, 18 sec (1098 sec)
gpgpu_simulation_rate = 227878 (inst/sec)
gpgpu_simulation_rate = 124 (cycle/sec)
gpgpu_silicon_slowdown = 9129032x
CUBLAS operation is successful!
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff55e48318..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff55e48314..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff55e48310..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff55e4830c..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff55e48300..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff55e48308..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff55e48330..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff55e48338..

GPGPU-Sim PTX: cudaLaunch for 0x0x40d0b3 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z21indexSelectLargeIndexPfiiiPiiiS_ 
GPGPU-Sim PTX: pushing kernel '_Z21indexSelectLargeIndexPfiiiPiiiS_' to stream 0, gridDim= (19,1,1) blockDim = (2048,1,1) 
GPGPU-Sim uArch: Shader 17 bind to kernel 7 '_Z21indexSelectLargeIndexPfiiiPiiiS_'
GPGPU-Sim uArch: CTA/core = 1, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 128KB
GPGPU-Sim uArch: Shader 18 bind to kernel 7 '_Z21indexSelectLargeIndexPfiiiPiiiS_'
GPGPU-Sim uArch: Shader 19 bind to kernel 7 '_Z21indexSelectLargeIndexPfiiiPiiiS_'
GPGPU-Sim uArch: Shader 20 bind to kernel 7 '_Z21indexSelectLargeIndexPfiiiPiiiS_'
GPGPU-Sim uArch: Shader 21 bind to kernel 7 '_Z21indexSelectLargeIndexPfiiiPiiiS_'
GPGPU-Sim uArch: Shader 22 bind to kernel 7 '_Z21indexSelectLargeIndexPfiiiPiiiS_'
GPGPU-Sim uArch: Shader 23 bind to kernel 7 '_Z21indexSelectLargeIndexPfiiiPiiiS_'
GPGPU-Sim uArch: Shader 24 bind to kernel 7 '_Z21indexSelectLargeIndexPfiiiPiiiS_'
GPGPU-Sim uArch: Shader 25 bind to kernel 7 '_Z21indexSelectLargeIndexPfiiiPiiiS_'
GPGPU-Sim uArch: Shader 26 bind to kernel 7 '_Z21indexSelectLargeIndexPfiiiPiiiS_'
GPGPU-Sim uArch: Shader 27 bind to kernel 7 '_Z21indexSelectLargeIndexPfiiiPiiiS_'
GPGPU-Sim uArch: Shader 28 bind to kernel 7 '_Z21indexSelectLargeIndexPfiiiPiiiS_'
GPGPU-Sim uArch: Shader 29 bind to kernel 7 '_Z21indexSelectLargeIndexPfiiiPiiiS_'
GPGPU-Sim uArch: Shader 30 bind to kernel 7 '_Z21indexSelectLargeIndexPfiiiPiiiS_'
GPGPU-Sim uArch: Shader 31 bind to kernel 7 '_Z21indexSelectLargeIndexPfiiiPiiiS_'
GPGPU-Sim uArch: Shader 32 bind to kernel 7 '_Z21indexSelectLargeIndexPfiiiPiiiS_'
GPGPU-Sim uArch: Shader 33 bind to kernel 7 '_Z21indexSelectLargeIndexPfiiiPiiiS_'
GPGPU-Sim uArch: Shader 34 bind to kernel 7 '_Z21indexSelectLargeIndexPfiiiPiiiS_'
GPGPU-Sim uArch: Shader 35 bind to kernel 7 '_Z21indexSelectLargeIndexPfiiiPiiiS_'
Destroy streams for kernel 7: size 0
kernel_name = _Z21indexSelectLargeIndexPfiiiPiiiS_ 
kernel_launch_uid = 7 
gpu_sim_cycle = 6715
gpu_sim_insn = 1189001
gpu_ipc =     177.0664
gpu_tot_sim_cycle = 143125
gpu_tot_sim_insn = 251399833
gpu_tot_ipc =    1756.5055
gpu_tot_issued_cta = 4201
gpu_occupancy = 87.7981% 
gpu_tot_occupancy = 21.8075% 
max_total_param_size = 0
gpu_stall_dramfull = 62723
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       1.1996
partiton_level_parallism_total  =       7.3660
partiton_level_parallism_util =       9.7993
partiton_level_parallism_util_total  =      10.4302
L2_BW  =      43.4526 GB/Sec
L2_BW_total  =     266.8268 GB/Sec
gpu_total_sim_rate=224664

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 16536, Miss = 13355, Miss_rate = 0.808, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 15974, Miss = 13622, Miss_rate = 0.853, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 16248, Miss = 13718, Miss_rate = 0.844, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 16568, Miss = 13781, Miss_rate = 0.832, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 16038, Miss = 13532, Miss_rate = 0.844, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 15935, Miss = 13505, Miss_rate = 0.848, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 15603, Miss = 13667, Miss_rate = 0.876, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 15317, Miss = 13482, Miss_rate = 0.880, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 15603, Miss = 13687, Miss_rate = 0.877, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 16165, Miss = 13310, Miss_rate = 0.823, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 15572, Miss = 12262, Miss_rate = 0.787, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 15318, Miss = 13276, Miss_rate = 0.867, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 15780, Miss = 14100, Miss_rate = 0.894, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 15350, Miss = 13071, Miss_rate = 0.852, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 15990, Miss = 13160, Miss_rate = 0.823, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 15638, Miss = 12570, Miss_rate = 0.804, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 16101, Miss = 13042, Miss_rate = 0.810, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 15946, Miss = 13708, Miss_rate = 0.860, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 15936, Miss = 13720, Miss_rate = 0.861, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 15907, Miss = 12913, Miss_rate = 0.812, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 15904, Miss = 13595, Miss_rate = 0.855, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 15907, Miss = 13336, Miss_rate = 0.838, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 16600, Miss = 13991, Miss_rate = 0.843, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 15723, Miss = 13393, Miss_rate = 0.852, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 15872, Miss = 13559, Miss_rate = 0.854, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 16274, Miss = 13316, Miss_rate = 0.818, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 16623, Miss = 13820, Miss_rate = 0.831, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 15997, Miss = 14290, Miss_rate = 0.893, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 16168, Miss = 14193, Miss_rate = 0.878, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 15988, Miss = 13481, Miss_rate = 0.843, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 15925, Miss = 13642, Miss_rate = 0.857, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 16851, Miss = 14075, Miss_rate = 0.835, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 16521, Miss = 14155, Miss_rate = 0.857, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 16613, Miss = 14133, Miss_rate = 0.851, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 16493, Miss = 14265, Miss_rate = 0.865, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 16177, Miss = 13996, Miss_rate = 0.865, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 16134, Miss = 13786, Miss_rate = 0.854, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 16270, Miss = 13984, Miss_rate = 0.859, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 16204, Miss = 13985, Miss_rate = 0.863, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 15790, Miss = 13329, Miss_rate = 0.844, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 15894, Miss = 13649, Miss_rate = 0.859, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 15542, Miss = 13716, Miss_rate = 0.883, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 16716, Miss = 13432, Miss_rate = 0.804, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 16154, Miss = 13483, Miss_rate = 0.835, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 16350, Miss = 13579, Miss_rate = 0.831, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 15858, Miss = 13287, Miss_rate = 0.838, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[46]: Access = 16226, Miss = 13784, Miss_rate = 0.850, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[47]: Access = 15337, Miss = 13281, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[48]: Access = 16167, Miss = 13154, Miss_rate = 0.814, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[49]: Access = 16529, Miss = 13884, Miss_rate = 0.840, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[50]: Access = 16177, Miss = 13791, Miss_rate = 0.853, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[51]: Access = 16227, Miss = 13658, Miss_rate = 0.842, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[52]: Access = 16143, Miss = 13724, Miss_rate = 0.850, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[53]: Access = 16146, Miss = 13992, Miss_rate = 0.867, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[54]: Access = 16352, Miss = 14245, Miss_rate = 0.871, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[55]: Access = 16804, Miss = 13584, Miss_rate = 0.808, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[56]: Access = 15880, Miss = 13455, Miss_rate = 0.847, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[57]: Access = 16550, Miss = 13526, Miss_rate = 0.817, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[58]: Access = 15816, Miss = 13391, Miss_rate = 0.847, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[59]: Access = 16476, Miss = 13606, Miss_rate = 0.826, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[60]: Access = 15918, Miss = 13594, Miss_rate = 0.854, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[61]: Access = 16390, Miss = 14073, Miss_rate = 0.859, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[62]: Access = 16318, Miss = 14050, Miss_rate = 0.861, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[63]: Access = 16562, Miss = 13529, Miss_rate = 0.817, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[64]: Access = 16172, Miss = 14477, Miss_rate = 0.895, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[65]: Access = 15886, Miss = 13584, Miss_rate = 0.855, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[66]: Access = 15872, Miss = 13466, Miss_rate = 0.848, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[67]: Access = 16156, Miss = 13760, Miss_rate = 0.852, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[68]: Access = 16516, Miss = 14770, Miss_rate = 0.894, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[69]: Access = 16346, Miss = 14173, Miss_rate = 0.867, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[70]: Access = 15662, Miss = 13929, Miss_rate = 0.889, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[71]: Access = 16006, Miss = 13694, Miss_rate = 0.856, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[72]: Access = 16086, Miss = 14002, Miss_rate = 0.870, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[73]: Access = 15707, Miss = 13594, Miss_rate = 0.865, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[74]: Access = 15576, Miss = 13382, Miss_rate = 0.859, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[75]: Access = 15830, Miss = 13431, Miss_rate = 0.848, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[76]: Access = 15974, Miss = 13419, Miss_rate = 0.840, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[77]: Access = 16228, Miss = 13399, Miss_rate = 0.826, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[78]: Access = 15595, Miss = 13518, Miss_rate = 0.867, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[79]: Access = 16148, Miss = 13526, Miss_rate = 0.838, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 1285851
	L1D_total_cache_misses = 1091396
	L1D_total_cache_miss_rate = 0.8488
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.024
	L1D_cache_fill_port_util = 0.058
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 194235
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 365794
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 157763
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 220
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 567832
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 7
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 717792
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 568059

ABBOOOV!
 PC=0x10888 (cudaDataLoader.15.sm_50.ptx:1956) st.global.f32 [%rd2], %f704; total: 339, miss: 339
 PC=0x108d0 (cudaDataLoader.15.sm_50.ptx:1968) st.global.f32 [%rd162], %f705; total: 423, miss: 423
 PC=0x10910 (cudaDataLoader.15.sm_50.ptx:1979) st.global.f32 [%rd165], %f706; total: 339, miss: 339
 PC=0x10950 (cudaDataLoader.15.sm_50.ptx:1990) st.global.f32 [%rd168], %f707; total: 423, miss: 423
 PC=0x10990 (cudaDataLoader.15.sm_50.ptx:2001) st.global.f32 [%rd171], %f708; total: 339, miss: 339
 PC=0x109d0 (cudaDataLoader.15.sm_50.ptx:2012) st.global.f32 [%rd174], %f709; total: 423, miss: 423
 PC=0x10a10 (cudaDataLoader.15.sm_50.ptx:2023) st.global.f32 [%rd177], %f710; total: 339, miss: 339
 PC=0x10a50 (cudaDataLoader.15.sm_50.ptx:2034) st.global.f32 [%rd180], %f711; total: 423, miss: 423
 PC=0x10a90 (cudaDataLoader.15.sm_50.ptx:2045) st.global.f32 [%rd183], %f712; total: 339, miss: 339
 PC=0x10ad0 (cudaDataLoader.15.sm_50.ptx:2056) st.global.f32 [%rd186], %f713; total: 423, miss: 423
 PC=0x10c68 (cudaDataLoader.15.sm_50.ptx:2127) st.global.f32 [%rd2], %f101; total: 30171, miss: 30011
 PC=0x10c80 (cudaDataLoader.15.sm_50.ptx:2130) st.global.f32 [%rd128], %f102; total: 37647, miss: 37596
 PC=0x10c90 (cudaDataLoader.15.sm_50.ptx:2132) st.global.f32 [%rd129], %f103; total: 30171, miss: 30171
 PC=0x10ca0 (cudaDataLoader.15.sm_50.ptx:2134) st.global.f32 [%rd130], %f104; total: 37647, miss: 37647
 PC=0x10cb0 (cudaDataLoader.15.sm_50.ptx:2136) st.global.f32 [%rd131], %f105; total: 30171, miss: 30171
 PC=0x10cc0 (cudaDataLoader.15.sm_50.ptx:2138) st.global.f32 [%rd132], %f106; total: 37647, miss: 37647
 PC=0x10cd0 (cudaDataLoader.15.sm_50.ptx:2140) st.global.f32 [%rd133], %f107; total: 30171, miss: 30171
 PC=0x10ce0 (cudaDataLoader.15.sm_50.ptx:2142) st.global.f32 [%rd134], %f108; total: 37647, miss: 37647
 PC=0x10cf0 (cudaDataLoader.15.sm_50.ptx:2144) st.global.f32 [%rd135], %f109; total: 30171, miss: 30171
 PC=0x10d00 (cudaDataLoader.15.sm_50.ptx:2146) st.global.f32 [%rd136], %f110; total: 37647, miss: 37647
 PC=0x10d10 (cudaDataLoader.15.sm_50.ptx:2148) st.global.f32 [%rd137], %f111; total: 30171, miss: 30171
 PC=0x10d20 (cudaDataLoader.15.sm_50.ptx:2150) st.global.f32 [%rd138], %f112; total: 37647, miss: 37647
 PC=0x10d30 (cudaDataLoader.15.sm_50.ptx:2152) st.global.f32 [%rd139], %f113; total: 30171, miss: 30171
 PC=0x10d40 (cudaDataLoader.15.sm_50.ptx:2154) st.global.f32 [%rd140], %f114; total: 37647, miss: 37647
 PC=0x10d50 (cudaDataLoader.15.sm_50.ptx:2156) st.global.f32 [%rd141], %f115; total: 30171, miss: 30171
 PC=0x10d60 (cudaDataLoader.15.sm_50.ptx:2158) st.global.f32 [%rd142], %f116; total: 37647, miss: 37647
 PC=0x55f48 (cudaDataLoader.20.sm_50.ptx:18389) ld.global.nc.f32 %f83, [%rd39]; total: 344, miss: 344
 PC=0x55f68 (cudaDataLoader.20.sm_50.ptx:18395) ld.global.nc.f32 %f84, [%rd40]; total: 516, miss: 265
 PC=0x55f88 (cudaDataLoader.20.sm_50.ptx:18401) ld.global.nc.f32 %f85, [%rd41]; total: 516, miss: 344
 PC=0x55fc0 (cudaDataLoader.20.sm_50.ptx:18412) ld.global.nc.f32 %f89, [%rd43]; total: 430, miss: 234
 PC=0x564d0 (cudaDataLoader.20.sm_50.ptx:18634) ld.global.nc.f32 %f211, [%rd110]; total: 10500, miss: 10500
 PC=0x566d8 (cudaDataLoader.20.sm_50.ptx:18718) st.global.f32 [%rd19], %f284; total: 3048, miss: 3048
 PC=0x56740 (cudaDataLoader.20.sm_50.ptx:18738) st.global.f32 [%rd20], %f285; total: 3048, miss: 3039
 PC=0xeae60 (cudaDataLoader.10.sm_61.ptx:56) ld.global.f32 %f1, [%rd12]; total: 12216, miss: 12216
 PC=0xeae68 (cudaDataLoader.10.sm_61.ptx:57) ld.global.u32 %r11, [%rd6]; total: 4073, miss: 4073
 PC=0xeaf8 (cudaDataLoader.15.sm_50.ptx:925) ld.global.f32 %f139, [%rd262]; total: 30616, miss: 29376
 PC=0xeb30 (cudaDataLoader.15.sm_50.ptx:932) ld.global.f32 %f140, [%rd7]; total: 30616, miss: 30236
 PC=0xeb48 (cudaDataLoader.15.sm_50.ptx:935) ld.global.f32 %f141, [%rd95]; total: 30616, miss: 30376
 PC=0xeb558 (cudaDataLoader.12.sm_61.ptx:48) ld.global.u32 %r8, [%rd6]; total: 4412, miss: 4412
 PC=0xeb5a0 (cudaDataLoader.12.sm_61.ptx:57) ld.global.f32 %f1, [%rd12]; total: 11381, miss: 11353
 PC=0xeb5d0 (cudaDataLoader.12.sm_61.ptx:63) st.global.f32 [%rd15], %f2; total: 15609, miss: 15609
 PC=0xeb60 (cudaDataLoader.15.sm_50.ptx:938) ld.global.f32 %f142, [%rd96]; total: 30616, miss: 30400
 PC=0xeba0 (cudaDataLoader.15.sm_50.ptx:950) ld.global.f32 %f135, [%rd262]; total: 344, miss: 329
 PC=0xebf0 (cudaDataLoader.15.sm_50.ptx:963) ld.global.f32 %f136, [%rd7]; total: 344, miss: 344
 PC=0xec58 (cudaDataLoader.15.sm_50.ptx:979) ld.global.f32 %f137, [%rd76]; total: 172, miss: 172
 PC=0xfef8 (cudaDataLoader.15.sm_50.ptx:1587) ld.global.f32 %f143, [%rd102]; total: 550080, miss: 358583

Total_core_cache_fail_stats:
ctas_completed 4201, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
7327, 7307, 7297, 7277, 8314, 8294, 7299, 7279, 6997, 6881, 6997, 6997, 6997, 6997, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 
gpgpu_n_tot_thrd_icount = 258032960
gpgpu_n_tot_w_icount = 8063530
gpgpu_n_stall_shd_mem = 1067643
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 486203
gpgpu_n_mem_write_global = 568059
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 5573012
gpgpu_n_store_insn = 4051467
gpgpu_n_shmem_insn = 65048816
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 5573628
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 63471
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 986355
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 17817
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:542003	W0_Idle:1007196	W0_Scoreboard:22331571	W1:0	W2:0	W3:3440	W4:3440	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:41	W17:0	W18:0	W19:20	W20:6671	W21:42	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:8049876
single_issue_nums: WS0:2285835	WS1:2278173	WS2:1752941	WS3:1746581	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3722648 {8:465331,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 22722360 {40:568059,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 834880 {40:20872,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 18613240 {40:465331,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 4544472 {8:568059,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 834880 {40:20872,}
maxmflatency = 2637 
max_icnt2mem_latency = 2473 
maxmrqlatency = 422 
max_icnt2sh_latency = 656 
averagemflatency = 253 
avg_icnt2mem_latency = 70 
avg_mrq_latency = 12 
avg_icnt2sh_latency = 5 
mrq_lat_table:57227 	13559 	3566 	2582 	4404 	5822 	2735 	1638 	433 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	786884 	215684 	48062 	3356 	276 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	3470 	1299 	1707 	657517 	150802 	95044 	76701 	53847 	12204 	1642 	29 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	770010 	160451 	74724 	32592 	10271 	2501 	1869 	1738 	106 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	168 	37 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        40        38        40        40        11        12        12        16        40        32        11        13        12        13         9        13 
dram[1]:        44        29        40        40         9        13        12         9        40        24        13        14        12        13        14        16 
dram[2]:        34        28        40        40        12        11        15        14        40        32         9        13        12        15        10         8 
dram[3]:        40        36        40        40        13         9        13        11        15        21        15        10        10        13        13        13 
dram[4]:        36        34        40        40        10        14        15        11        40        32        10        15        13        12        16        10 
dram[5]:        36        38        40        40        11        12        12        12        40        32        12        15        12        12        11        11 
dram[6]:        40        38        40        40         9        11        10        13        40        32        12        12        14        12        14        12 
dram[7]:        21        36        40        40        12        14        12        15        40        32        10        15        13        12        14        13 
dram[8]:        30        40        40        40        14        12        14        11        40        32        12        11        16         9        13        11 
dram[9]:        44        38        40        40        15        11        12        14        40        32        12        12        14        13         8        14 
dram[10]:        32        42        40        40        16        10        10        15        34        24        15        14        12        10        13        11 
dram[11]:        42        22        36        40        14        12        11         9        32        32        15        11        16        15        12        12 
dram[12]:        38        38        40        40         8        11        10        10        32        30        12        15        13        10        12         9 
dram[13]:        30        42        40        40        12        12        10        14        32        32        15        10        14        13        10        15 
dram[14]:        34        36        40        40        12        10        10        14        32        32        15        14        12        10        11        13 
dram[15]:        40        30        40        40        11        10        13        14        32        32        15        15        13        13        10        12 
dram[16]:        32        46        40        40        13        10        15        13        40        32        13        10        13        14        11        13 
dram[17]:        42        46        40        40        17        12        12        15        40        32        12        13        14        12        13        12 
dram[18]:        34        38        32        40        13        11        10        12        40        32         9        14        12         8        13        12 
dram[19]:        26        44        32        40        11        13        12        15        40        32        12        15        16        14        13        12 
dram[20]:        25        44        44        40        12        14        16        14        40        32        13        12        12        16        14        15 
dram[21]:        28        42        40        40        14        11        12        14        40        32        14        12        13        13        13        13 
dram[22]:        40        42        40        40        10        11        13        13        40        32        11        14        12        14        10        13 
dram[23]:        40        42        40        40        15        14        14        13        40        32        12        13        13        11        12        14 
dram[24]:        42        36        40        40         8        11        13        11        40        32        16        11        11        15        10        13 
dram[25]:        40        40        40        40        14        12        14        13        40        32        15        11        15        13        12        13 
dram[26]:        20        26        40        40        10        12        13        14        40        32        11        13        14        12        16        12 
dram[27]:        32        34        40        40        13        12        10        14        40        32        11        14        11        15        15        14 
dram[28]:        22        38        40        40        12         8         9        11        40        32        14        14        14        12         9        12 
dram[29]:        24        40        40        40        10        13        11        13        40        32        14         9        13        15        14        15 
dram[30]:        44        23        40        40        12        13        15        11        40        32        12        11        10        14         8        11 
dram[31]:        40        36        40        40        12        11        13        11        40        32        13        16        15        14        15         9 
maximum service time to same row:
dram[0]:     39011     40742     33031     25403     46924     35617     55943     47366     47244     46911     46555     47185     47374     47206     46311     45997 
dram[1]:     40235     39974     33363     24890     46860     35958     54175     46508     46957     47331     47238     45455     46527     47427     46472     45576 
dram[2]:     39211     40168     33498     26674     45352     34946     46748     45998     46989     46952     47242     45343     46627     47369     46511     45696 
dram[3]:     40077     40661     33445     27031     45568     35278     54716     47371     47539     47350     46803     47319     46598     53672     46158     46029 
dram[4]:     40195     45299     32448     26622     46705     35440     47823     47714     46455     46912     46014     47198     46634     47522     46508     46120 
dram[5]:     40427     45162     33885     24507     46828     35781     47453     47635     46415     46548     46538     45989     46860     46981     46001     46389 
dram[6]:     39308     40478     33755     25378     45495     34766     55859     47703     46749     46415     45929     45977     46251     46744     46076     45451 
dram[7]:     41029     40877     32988     25420     46097     35099     54612     47876     47318     45262     47497     45796     45953     51910     45902     45901 
dram[8]:     40892     46701     32454     24861     46712     36149     54463     47763     46041     46949     46606     46777     51431     47892     46475     45487 
dram[9]:     40848     45957     32853     24935     45343     36490     53597     48537     46038     45993     45704     46616     47552     45187     44941     46186 
dram[10]:     40791     46816     32879     25591     45547     35477     52372     47822     46555     45795     46297     46113     48209     46626     46415     45664 
dram[11]:     39283     46012     33442     25666     44865     35809     52368     48173     46532     47544     45218     46543     53591     47660     44914     44769 
dram[12]:     40560     46982     33987     25138     46313     35812     52425     54431     46318     47310     46904     47568     47664     47073     45905     45255 
dram[13]:     40113     46692     33004     23817     46258     36153     54498     54514     46835     46566     46900     46518     47848     47796     45462     45131 
dram[14]:     40099     46789     33084     27380     46837     35139     48091     54579     46567     46717     45933     45360     46955     45839     46005     45295 
dram[15]:     40258     46604     34419     24094     46840     35472     54628     55342     45565     46274     46883     46921     47576     47017     46298     44656 
dram[16]:     46109     39363     32179     24098     44619     34875     46772     47551     46843     46889     45396     47221     46583     47909     45214     46792 
dram[17]:     45901     40179     32780     24728     44279     35216     47541     48276     47912     47314     45408     47543     46020     51886     46226     45576 
dram[18]:     46628     39224     32306     25393     43938     34198     47401     46709     45958     46753     44909     47330     46306     51416     45127     45926 
dram[19]:     46618     39724     32563     24443     43606     34533     46500     46401     46460     45954     46670     46090     46638     47600     45278     45467 
dram[20]:     46692     40458     33434     25153     37033     34497     45438     47691     46716     46985     46647     46559     47522     46615     46174     45367 
dram[21]:     46483     40329     32594     24578     36693     34752     48020     47667     46515     46985     46250     47515     46151     46499     45945     46353 
dram[22]:     46648     39548     32033     25239     36354     46309     47514     46590     46539     46769     45215     47037     46475     46595     46330     46550 
dram[23]:     46949     39507     32535     23674     36019     46532     47050     47386     46559     46290     44889     47021     46595     46528     46150     45853 
dram[24]:     39697     40984     25763     34273     45560     35262     51460     47988     44750     46864     46671     45243     47204     47636     46226     45793 
dram[25]:     46819     39107     25195     34815     45736     35604     48085     47640     45191     46600     47330     45231     46579     46824     45898     45885 
dram[26]:     45320     40505     26360     33597     45985     34585     46118     47080     47198     46334     47631     45247     46700     46398     46916     45475 
dram[27]:     46712     40406     27274     34085     44933     34918     47287     46415     46873     46472     47555     45917     47815     46435     46057     45173 
dram[28]:     40451     39875     31268     32481     45283     35010     46928     48063     46583     47229     46555     45748     46880     46334     46030     45558 
dram[29]:     39830     41363     32125     33211     44940     35351     47655     51475     47152     46939     46544     45617     47759     47282     46655     45502 
dram[30]:     39884     40068     34015     24507     44597     34336     47327     51692     46516     46459     45684     45784     46544     47197     45315     45539 
dram[31]:     39390     41772     33867     32900     44266     34669     45827     47580     45723     46456     46610     46647     47205     47818     46182     45443 
average row accesses per activate:
dram[0]:  3.258065  3.980392  4.446429  4.309091  2.619718  3.407408  2.824561  3.387755  2.729730  3.740000  2.593220  3.800000  3.244444  2.959184  3.361702  2.942308 
dram[1]:  4.833333  3.327869  3.397059  3.507246  2.830769  2.421053  3.018518  2.569231  3.421053  3.298246  2.872727  2.980392  3.363636  3.195652  2.924528  3.878049 
dram[2]:  3.238095  2.902778  4.358490  4.584906  2.705882  2.966667  3.244898  3.150943  2.927536  3.237288  2.454545  2.923077  2.920000  2.830189  2.763636  2.508475 
dram[3]:  3.193548  4.060000  3.671642  4.206897  2.223529  2.712121  2.700000  2.844828  5.078948  3.518518  2.903846  2.724138  2.900000  4.027027  3.058824  2.375000 
dram[4]:  2.942029  3.543860  3.333333  3.790323  2.936508  3.454545  3.078431  3.018868  2.838235  3.428571  2.666667  3.558140  3.148936  2.678571  3.871795  2.603448 
dram[5]:  3.338710  2.785714  4.272727  4.254546  2.903226  2.619718  2.650000  3.446809  3.233333  3.079365  3.545455  3.948718  3.000000  3.266667  2.238806  3.347826 
dram[6]:  3.136364  3.274194  3.714286  3.584615  2.227848  2.623188  2.758621  2.428571  2.684932  3.293103  2.719298  2.925926  3.363636  3.642857  2.865385  2.942308 
dram[7]:  3.433333  3.709091  3.600000  4.070176  2.809524  2.723077  2.650000  2.839286  3.316667  3.180328  2.711864  4.342857  3.311111  3.020408  2.576271  3.060000 
dram[8]:  3.121212  4.020408  3.485294  4.210526  2.918033  2.616438  2.894737  3.017544  3.229508  3.622642  2.821429  2.524590  3.769231  2.589286  2.833333  3.183673 
dram[9]:  4.000000  3.517241  3.600000  4.454545  2.614286  2.443038  2.492308  3.018182  3.222222  3.147541  2.767857  3.282609  3.318182  3.173913  2.333333  3.250000 
dram[10]:  3.190476  3.740741  4.381818  3.402778  3.250000  2.415584  2.294118  3.220000  3.321429  3.000000  3.500000  2.980769  2.960000  2.840000  3.078431  3.038461 
dram[11]:  3.073529  3.589286  3.813559  4.241379  3.388889  2.616438  2.424242  2.830508  3.237288  3.446429  3.183673  2.655172  3.227273  3.894737  3.422222  2.980769 
dram[12]:  3.383333  3.792453  3.693548  3.887097  2.022472  2.567568  2.758621  2.666667  3.293103  2.865672  3.019608  3.040000  3.282609  3.040000  3.060000  2.649123 
dram[13]:  2.826087  4.377778  4.105263  4.031746  2.478873  2.341463  2.583333  2.600000  3.764706  2.907692  3.674419  2.532258  3.675000  3.477273  2.818182  2.980392 
dram[14]:  3.905660  4.191489  3.692308  4.537037  2.734375  2.638889  2.253521  3.017857  3.959184  3.584906  3.897436  3.466667  3.234043  2.849057  3.224490  2.781818 
dram[15]:  3.508772  3.440678  3.809524  4.537037  2.777778  2.513158  2.859649  3.000000  4.288889  3.375000  3.400000  3.145833  3.040816  3.102041  3.104167  3.019231 
dram[16]:  4.130435  3.637931  3.356164  4.529412  3.258621  2.527778  2.943396  3.038461  3.685185  3.065574  2.842105  2.909091  2.920000  2.901961  3.038461  2.736842 
dram[17]:  4.061224  3.803571  3.716418  4.148148  3.224138  2.493151  2.758621  3.521739  3.421053  2.753623  3.240000  3.413043  2.870370  2.862745  2.796296  3.081633 
dram[18]:  4.058824  4.600000  3.606061  3.758065  3.083333  2.563380  2.214286  3.340425  4.545455  2.704225  2.789474  3.270833  3.707317  2.161765  3.707317  3.222222 
dram[19]:  3.290323  3.435484  3.160000  4.017544  3.454545  2.950820  2.500000  2.741379  4.125000  2.513514  2.962264  3.361702  2.843137  2.846154  3.456522  3.104167 
dram[20]:  3.431035  3.962264  3.919355  4.634615  3.166667  3.283019  3.260000  3.850000  3.456140  3.895833  2.741379  2.818182  2.474576  3.775000  2.851852  2.942308 
dram[21]:  2.671429  4.058824  3.414286  3.462687  3.031250  2.681818  2.775862  3.586957  3.553571  3.500000  3.829268  3.187500  3.000000  2.941176  3.163265  3.522727 
dram[22]:  3.491525  3.333333  3.935484  4.647059  2.714286  2.458333  3.100000  3.291667  3.000000  3.189655  3.220000  3.145833  2.654546  3.595238  3.080000  3.581395 
dram[23]:  3.225806  3.800000  4.016949  4.568627  3.047619  2.758065  2.343284  3.642857  2.898551  3.081967  2.728814  3.204082  2.589286  2.905660  3.019231  3.595238 
dram[24]:  3.090909  3.903846  4.596154  3.232877  2.705882  2.753846  3.229167  2.417910  3.440678  3.428571  4.131579  2.373134  2.773585  3.619048  2.644068  3.363636 
dram[25]:  3.196721  3.672414  3.951613  3.676923  3.000000  3.016949  3.500000  2.704918  3.666667  3.350877  3.878049  2.943396  4.393939  2.722222  3.140000  3.234043 
dram[26]:  3.225806  4.229167  4.464286  3.347222  2.269231  2.647059  2.925926  2.800000  3.517857  4.585366  3.020000  3.140000  2.958333  3.122449  3.902439  2.867924 
dram[27]:  2.724638  3.075758  4.698113  3.552239  2.863636  2.686567  2.460317  2.700000  3.654546  3.897959  2.870370  3.545455  2.698113  3.585366  4.076923  3.311111 
dram[28]:  3.206349  3.830189  3.809524  3.753846  2.558824  2.350649  2.793103  2.338235  3.225806  2.797101  3.040000  3.297872  2.735849  3.040000  2.566667  2.767857 
dram[29]:  3.500000  3.833333  4.836735  4.500000  2.901639  3.050848  2.963636  2.728814  3.266667  3.131148  3.229167  2.533333  3.272727  3.395349  3.829268  3.347826 
dram[30]:  3.132353  3.533333  3.614286  3.671875  2.723077  2.888889  3.229167  2.539683  3.456140  3.096774  3.466667  3.058824  2.777778  3.083333  2.412699  3.060000 
dram[31]:  2.942029  3.433333  3.983333  3.522388  2.628572  2.919355  2.711864  2.689655  4.040000  4.000000  3.142857  3.780488  3.357143  3.894737  3.319149  2.564516 
average row locality = 91966/28842 = 3.188614
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        48        46        86        82        16        22         0         8        40        32         0         0         0         0         0         0 
dram[1]:        52        48        76        84        16        18         0         8        40        32         0         0         0         0         0         0 
dram[2]:        48        52        74        86        16        18         0         8        40        32         0         0         0         0         0         0 
dram[3]:        48        46        86        88        16        18         0         4        40        32         0         0         0         0         0         0 
dram[4]:        44        42        74        82        16        22         0         2        40        32         0         0         0         0         0         0 
dram[5]:        50        38        80        74        16        18         0         0        40        32         0         0         0         0         0         0 
dram[6]:        48        48        76        72        16        18         0         0        40        32         0         0         0         0         0         0 
dram[7]:        50        44        78        74        16        18         0         0        40        32         0         0         0         0         0         0 
dram[8]:        50        40        82        84        16        26         0         8        40        32         0         0         0         0         0         0 
dram[9]:        52        46        78        88        16        26         0         8        40        32         0         0         0         0         0         0 
dram[10]:        44        42        78        84        16        26         0         8        34        32         0         0         0         0         0         0 
dram[11]:        50        44        70        90        16        26         0         8        32        32         0         0         0         0         0         0 
dram[12]:        46        40        76        84        16        26         0         8        32        32         0         0         0         0         0         0 
dram[13]:        42        42        76        96        16        26         0         8        32        32         0         0         0         0         0         0 
dram[14]:        54        42        80        92        16        26         0         8        32        32         0         0         0         0         0         0 
dram[15]:        48        44        80        88        16        26         0         8        32        32         0         0         0         0         0         0 
dram[16]:        36        54        88        76        26        18         0         0        40        32         0         0         0         0         0         0 
dram[17]:        42        54        94        70        26        18         0         0        40        32         0         0         0         0         0         0 
dram[18]:        42        46        82        76        26        18         0         0        40        32         0         0         0         0         0         0 
dram[19]:        44        52        82        70        26        18         0         0        40        32         0         0         0         0         0         0 
dram[20]:        40        52        86        78        26        17         0         0        40        32         0         0         0         0         0         0 
dram[21]:        36        50        84        76        26        18         0         0        40        32         0         0         0         0         0         0 
dram[22]:        44        50        88        75        26        16         0         0        40        32         0         0         0         0         0         0 
dram[23]:        40        50        84        76        26        16         0         0        40        32         0         0         0         0         0         0 
dram[24]:        45        48        78        82        24        18         0         0        40        32         0         0         0         0         0         0 
dram[25]:        40        50        84        84        24        18         0         0        40        32         0         0         0         0         0         0 
dram[26]:        40        50        88        82        20        18         0         0        40        32         0         0         0         0         0         0 
dram[27]:        34        48        86        82        18        18         0         0        40        32         0         0         0         0         0         0 
dram[28]:        44        48        84        84        18        18         0         0        40        32         0         0         0         0         0         0 
dram[29]:        46        50        80        84        18        18         0         0        40        32         0         0         0         0         0         0 
dram[30]:        52        52        90        81        18        18         0         0        40        32         0         0         0         0         0         0 
dram[31]:        48        50        84        80        18        18         0         0        40        32         0         0         0         0         0         0 
total dram reads = 11788
min_bank_accesses = 0!
chip skew: 386/348 = 1.11
number of total write accesses:
dram[0]:       616       628       652       620       680       648       644       632       648       620       612       608       584       580       632       612 
dram[1]:       604       620       620       632       672       664       652       636       620       624       632       608       592       588       620       636 
dram[2]:       624       628       628       628       672       640       636       636       648       636       648       608       584       600       608       592 
dram[3]:       600       628       640       624       692       644       648       644       612       632       604       632       580       596       624       608 
dram[4]:       636       640       624       612       676       672       628       632       612       640       608       612       592       600       604       604 
dram[5]:       628       628       620       640       656       672       636       648       616       648       624       616       588       588       600       616 
dram[6]:       636       620       632       644       640       652       640       612       624       636       620       632       592       612       596       612 
dram[7]:       624       640       624       632       644       636       636       636       636       648       640       608       596       592       608       612 
dram[8]:       624       628       620       624       648       660       660       656       628       640       632       616       588       580       612       624 
dram[9]:       612       632       624       628       668       668       648       632       652       640       620       604       584       584       616       624 
dram[10]:       628       640       652       644       664       640       624       612       608       652       616       620       592       568       632       636 
dram[11]:       636       628       620       624       668       660       640       636       636       644       624       616       568       592       616       620 
dram[12]:       628       644       612       628       656       656       640       640       636       640       616       608       604       608       612       604 
dram[13]:       616       620       632       632       640       664       620       644       640       628       632       628       588       612       620       612 
dram[14]:       612       620       640       612       636       656       640       644       648       632       608       624       608       604       632       612 
dram[15]:       608       636       640       628       636       660       652       664       644       628       612       604       596       608       596       628 
dram[16]:       616       628       628       620       652       656       624       632       636       620       648       640       584       592       632       624 
dram[17]:       628       636       620       616       644       656       640       648       620       632       648       628       620       584       604       604 
dram[18]:       660       644       624       628       636       656       620       628       640       640       636       628       608       588       608       580 
dram[19]:       640       644       620       636       656       648       640       636       632       616       628       632       580       592       636       596 
dram[20]:       636       632       628       652       656       628       652       616       628       620       636       620       584       604       616       612 
dram[21]:       604       628       620       624       672       636       644       660       636       628       628       612       576       600       620       620 
dram[22]:       648       640       624       648       656       644       620       632       620       612       644       604       584       604       616       616 
dram[23]:       640       636       612       628       664       620       628       612       640       624       644       628       580       616       628       604 
dram[24]:       636       620       644       616       640       644       620       648       652       640       628       636       588       608       624       592 
dram[25]:       620       652       644       620       660       640       616       660       632       636       636       624       580       588       628       608 
dram[26]:       640       612       648       636       628       648       632       672       628       624       604       628       568       612       640       608 
dram[27]:       616       620       652       624       684       648       620       648       644       636       620       624       572       588       636       596 
dram[28]:       632       620       624       640       624       652       648       636       640       644       608       620       580       608       616       620 
dram[29]:       656       628       628       636       636       648       652       644       624       636       620       608       576       584       628       616 
dram[30]:       644       640       652       616       636       656       620       640       628       640       624       624       600       592       608       612 
dram[31]:       620       624       620       624       664       652       640       624       648       656       616       620       564       592       624       636 
total dram writes = 320732
bank skew: 692/564 = 1.23
chip skew: 10044/9992 = 1.01
average mf latency per bank:
dram[0]:       1308      1402      1378      1592       944      1026       503       501       503       538       459       470       490       501       443       420
dram[1]:       1252      1567      1437      1513       945       896       480       497       540       533       459       489       497       511       417       403
dram[2]:       1277      1438      2127      2266       963      1071       499       524       509       519       471       481       473       506       428       432
dram[3]:       1294      1374      1344      1842       988      1032       495       490       536       532       465       446       498       513       423       416
dram[4]:       1171      1262      1314      1368       920       807       506       495       551       503       474       466       503       484       446       412
dram[5]:       1164      1285      1323      1271       948       874       520       509       545       502       471       487       490       495       419       408
dram[6]:       1239      1543      1561      1393       913      1066       499       514       544       510       488       492       497       498       461       417
dram[7]:       1253      1369      1304      1473      1074       941       484       489       520       490       453       496       485       524       458       421
dram[8]:       1228      1308      1390      1474       934      1114       487       514       518       518       451       492       505       490       440       457
dram[9]:       1246      1350      1473      1689       853      1049       485       492       513       502       481       493       525       496       395       439
dram[10]:       1216      1308      1884      2032       963      1035       506       527       556       514       499       472       509       520       390       411
dram[11]:       1173      1294      1373      1899       940      1001       507       509       523       519       465       490       511       472       397       413
dram[12]:       1226      1319      1425      1505       924      1103       499       497       511       520       502       499       502       484       422       462
dram[13]:       1279      1370      1618      1582       879      1008       499       499       508       520       485       471       514       485       389       433
dram[14]:       1254      1325      1609      1883       977      1105       505       505       523       538       504       470       490       495       409       417
dram[15]:       1276      1332      1438      1701      1074      1038       516       499       513       535       467       474       497       462       428       413
dram[16]:       1232      1189      1495      1621      1089       858       493       474       497       513       442       464       489       485       405       403
dram[17]:       1189      1249      1662      1653      1158       882       461       488       522       512       466       490       472       503       418       419
dram[18]:       1148      1162      1603      1540      1236       964       497       498       522       510       448       479       464       502       435       459
dram[19]:       1170      1209      1927      2167      1327      1003       508       513       517       530       472       500       491       526       399       452
dram[20]:       1180      1204      1493      1404       978       977       452       501       514       496       463       474       489       484       427       421
dram[21]:       1219      1163      1620      1502      1123       926       464       462       526       502       485       495       493       484       411       418
dram[22]:       1171      1168      1834      1534      1214      1067       490       479       535       506       473       508       490       498       418       429
dram[23]:       1194      1178      1610      1664      1074      1045       491       507       520       496       452       480       493       476       397       448
dram[24]:       1146      1497      1715      1438      1018      1005       499       478       506       500       463       456       477       475       403       447
dram[25]:       1176      1318      1456      1442      1077       978       488       463       526       511       457       458       489       495       417       429
dram[26]:       1192      1368      1506      1494       992      1025       489       450       529       530       477       473       514       466       405       439
dram[27]:       1177      1383      1500      2068      1104       959       502       504       523       524       487       464       510       502       416       437
dram[28]:       1157      1276      1543      1457      1012       865       474       492       509       496       492       452       486       477       439       419
dram[29]:       1162      1483      1514      1377      1049       913       473       473       534       509       467       449       497       496       421       411
dram[30]:       1180      1493      1630      1590      1020       919       498       475       529       507       470       467       486       489       416       435
dram[31]:       1201      1647      1608      1634       966       971       494       493       523       497       491       461       505       478       411       407
maximum mf latency per bank:
dram[0]:        924       777       961       796       829       819       861       833       881       845       744       855       874       919       954       699
dram[1]:        904       753       960       928       739       913       847       834       875       835       757       856       878       964       954       704
dram[2]:        926       774      2637      1949       688      1085       909       833       919       733       758       671       777       943       798       703
dram[3]:        890       752       900      1469       634       999       915       716       893       824       721       712       854       963       798       671
dram[4]:        881       713       943       816       697       823       904       864       937       695       824       741       798       677       735       769
dram[5]:        881       731       950       731       765       817       899       870       932       789       796       782       762       920       770       835
dram[6]:       1119      1160      1223       888       826       943       860       744       930       801       884       883       826       930       771       880
dram[7]:        886       822       763       925       898       794       903       796       920       848       617       764       842       931       820       849
dram[8]:        888       709       932       803       919       671       819       858       829       911       714       757       889       784       835       737
dram[9]:        786       988      1049      1074       930       645       680       846       799       769       823       823       943       854       734       925
dram[10]:        918      1085      1900      1630       807       704       930       853       925       882      1097       763       971       981       530      1104
dram[11]:        657       786       802      1592       918       709       821       823       752       877       853       765       719       884       666       722
dram[12]:        699       858       908       802       794       777       814       911       796       919       713       889       932       813       629       756
dram[13]:        900       931      1328      1207       851       641       860       907       837       982       721       761       931       824       767       713
dram[14]:        733      1019      1738      1088       825       677       863       820       835       915       854       872       949       847       809       667
dram[15]:        747       926       859      1102       822       674       821       904       831       899       737       719       848       692       832       743
dram[16]:        897       756       878      1061       775       631       818       903       758       940       712       700       685       742       786       709
dram[17]:        712       741       887       850       808       765       817       818       680       906       822       884       709       813       659       717
dram[18]:        879       806      1179       982       830       796      1030      1023       897       982       791       888       700       761       827       732
dram[19]:        882       750      1606      2350       826       684       935       846       763       968       771       889       702       930       884       732
dram[20]:        909       831       810       933       811       755       953       812       849       809       716       718       836       952       824       668
dram[21]:        919       831       898       920       818       770       854       851       884       832       767       871       872       798       695       764
dram[22]:        905       648      1339       934       742       847       878       866       878       831       687       766       926      1001       803       709
dram[23]:        901       715       800       932       734       907       949       896       912       807       619       767       640       942       801       713
dram[24]:        805       927      1054       841       697       778       827       750       913       859       734       738       764       878       731       829
dram[25]:        739       740       942       843       775       905       824       770       871       850       922       730       830       877       731       795
dram[26]:        870       926       952       818       797       866       897       820       920       833       775       995       830       706       788       758
dram[27]:        817       943       951      1884       856       661       787       927       924       858       833       813       829       919       694       822
dram[28]:        777       931       974       728       685       904       821       846       934       725       853       716       751       928       897       770
dram[29]:        776       927      1049       676       685       918       824       862       933       784       628       711       746       698       897       684
dram[30]:        933       921      1040       897       820       940       879       977      1020       800       935       784       812       897       706       973
dram[31]:       1065      1059       961       945       733       705       821       736       911       765       930       866       766       893       710       956
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=107469 n_nop=96008 n_act=871 n_pre=855 n_ref_event=0 n_req=2884 n_rd=380 n_rd_L2_A=0 n_write=0 n_wr_bk=10016 bw_util=0.09673
n_activity=27232 dram_eff=0.3818
bk0: 48a 104637i bk1: 46a 105047i bk2: 86a 104509i bk3: 82a 104725i bk4: 16a 104402i bk5: 22a 104504i bk6: 0a 104631i bk7: 8a 104682i bk8: 40a 104161i bk9: 32a 104894i bk10: 0a 104644i bk11: 0a 105201i bk12: 0a 105065i bk13: 0a 105051i bk14: 0a 104963i bk15: 0a 104847i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.697989
Row_Buffer_Locality_read = 0.939474
Row_Buffer_Locality_write = 0.661342
Bank_Level_Parallism = 2.135858
Bank_Level_Parallism_Col = 1.850294
Bank_Level_Parallism_Ready = 1.421797
write_to_read_ratio_blp_rw_average = 0.963913
GrpLevelPara = 1.511835 

BW Util details:
bwutil = 0.096735 
total_CMD = 107469 
util_bw = 10396 
Wasted_Col = 8130 
Wasted_Row = 3210 
Idle = 85733 

BW Util Bottlenecks: 
RCDc_limit = 200 
RCDWRc_limit = 4736 
WTRc_limit = 177 
RTWc_limit = 876 
CCDLc_limit = 5564 
rwq = 0 
CCDLc_limit_alone = 5503 
WTRc_limit_alone = 159 
RTWc_limit_alone = 833 

Commands details: 
total_CMD = 107469 
n_nop = 96008 
Read = 380 
Write = 0 
L2_Alloc = 0 
L2_WB = 10016 
n_act = 871 
n_pre = 855 
n_ref = 0 
n_req = 2884 
total_req = 10396 

Dual Bus Interface Util: 
issued_total_row = 1726 
issued_total_col = 10396 
Row_Bus_Util =  0.016060 
CoL_Bus_Util = 0.096735 
Either_Row_CoL_Bus_Util = 0.106645 
Issued_on_Two_Bus_Simul_Util = 0.006151 
issued_two_Eff = 0.057674 
queue_avg = 0.197071 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=37 avg=0.197071
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=107469 n_nop=95994 n_act=904 n_pre=888 n_ref_event=0 n_req=2879 n_rd=374 n_rd_L2_A=0 n_write=0 n_wr_bk=10020 bw_util=0.09672
n_activity=28063 dram_eff=0.3704
bk0: 52a 105005i bk1: 48a 104576i bk2: 76a 104396i bk3: 84a 104222i bk4: 16a 104352i bk5: 18a 104113i bk6: 0a 104536i bk7: 8a 104235i bk8: 40a 104758i bk9: 32a 104769i bk10: 0a 104893i bk11: 0a 105035i bk12: 0a 105059i bk13: 0a 105253i bk14: 0a 104808i bk15: 0a 105022i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.686002
Row_Buffer_Locality_read = 0.935829
Row_Buffer_Locality_write = 0.648703
Bank_Level_Parallism = 2.132640
Bank_Level_Parallism_Col = 1.847001
Bank_Level_Parallism_Ready = 1.431595
write_to_read_ratio_blp_rw_average = 0.965844
GrpLevelPara = 1.531909 

BW Util details:
bwutil = 0.096716 
total_CMD = 107469 
util_bw = 10394 
Wasted_Col = 8193 
Wasted_Row = 3616 
Idle = 85266 

BW Util Bottlenecks: 
RCDc_limit = 209 
RCDWRc_limit = 4798 
WTRc_limit = 147 
RTWc_limit = 643 
CCDLc_limit = 5231 
rwq = 0 
CCDLc_limit_alone = 5200 
WTRc_limit_alone = 134 
RTWc_limit_alone = 625 

Commands details: 
total_CMD = 107469 
n_nop = 95994 
Read = 374 
Write = 0 
L2_Alloc = 0 
L2_WB = 10020 
n_act = 904 
n_pre = 888 
n_ref = 0 
n_req = 2879 
total_req = 10394 

Dual Bus Interface Util: 
issued_total_row = 1792 
issued_total_col = 10394 
Row_Bus_Util =  0.016675 
CoL_Bus_Util = 0.096716 
Either_Row_CoL_Bus_Util = 0.106775 
Issued_on_Two_Bus_Simul_Util = 0.006616 
issued_two_Eff = 0.061961 
queue_avg = 0.225349 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.225349
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=107469 n_nop=95920 n_act=934 n_pre=918 n_ref_event=0 n_req=2878 n_rd=374 n_rd_L2_A=0 n_write=0 n_wr_bk=10016 bw_util=0.09668
n_activity=28211 dram_eff=0.3683
bk0: 48a 104495i bk1: 52a 104427i bk2: 74a 104770i bk3: 86a 104705i bk4: 16a 104443i bk5: 18a 104619i bk6: 0a 104940i bk7: 8a 104660i bk8: 40a 104127i bk9: 32a 104461i bk10: 0a 104465i bk11: 0a 104996i bk12: 0a 104961i bk13: 0a 104958i bk14: 0a 104960i bk15: 0a 104701i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.675469
Row_Buffer_Locality_read = 0.935829
Row_Buffer_Locality_write = 0.636581
Bank_Level_Parallism = 2.106998
Bank_Level_Parallism_Col = 1.827257
Bank_Level_Parallism_Ready = 1.443118
write_to_read_ratio_blp_rw_average = 0.966141
GrpLevelPara = 1.491543 

BW Util details:
bwutil = 0.096679 
total_CMD = 107469 
util_bw = 10390 
Wasted_Col = 8582 
Wasted_Row = 3664 
Idle = 84833 

BW Util Bottlenecks: 
RCDc_limit = 206 
RCDWRc_limit = 5130 
WTRc_limit = 150 
RTWc_limit = 620 
CCDLc_limit = 5573 
rwq = 0 
CCDLc_limit_alone = 5530 
WTRc_limit_alone = 135 
RTWc_limit_alone = 592 

Commands details: 
total_CMD = 107469 
n_nop = 95920 
Read = 374 
Write = 0 
L2_Alloc = 0 
L2_WB = 10016 
n_act = 934 
n_pre = 918 
n_ref = 0 
n_req = 2878 
total_req = 10390 

Dual Bus Interface Util: 
issued_total_row = 1852 
issued_total_col = 10390 
Row_Bus_Util =  0.017233 
CoL_Bus_Util = 0.096679 
Either_Row_CoL_Bus_Util = 0.107464 
Issued_on_Two_Bus_Simul_Util = 0.006448 
issued_two_Eff = 0.060005 
queue_avg = 0.211103 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.211103
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=107469 n_nop=96005 n_act=910 n_pre=894 n_ref_event=0 n_req=2880 n_rd=378 n_rd_L2_A=0 n_write=0 n_wr_bk=10008 bw_util=0.09664
n_activity=27392 dram_eff=0.3792
bk0: 48a 104756i bk1: 46a 104844i bk2: 86a 104296i bk3: 88a 104576i bk4: 16a 104023i bk5: 18a 104590i bk6: 0a 104472i bk7: 4a 104576i bk8: 40a 105379i bk9: 32a 104853i bk10: 0a 104949i bk11: 0a 104624i bk12: 0a 104979i bk13: 0a 105185i bk14: 0a 104793i bk15: 0a 104771i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.684028
Row_Buffer_Locality_read = 0.928571
Row_Buffer_Locality_write = 0.647082
Bank_Level_Parallism = 2.142045
Bank_Level_Parallism_Col = 1.819871
Bank_Level_Parallism_Ready = 1.387059
write_to_read_ratio_blp_rw_average = 0.964604
GrpLevelPara = 1.502502 

BW Util details:
bwutil = 0.096642 
total_CMD = 107469 
util_bw = 10386 
Wasted_Col = 8108 
Wasted_Row = 3316 
Idle = 85659 

BW Util Bottlenecks: 
RCDc_limit = 256 
RCDWRc_limit = 4766 
WTRc_limit = 163 
RTWc_limit = 488 
CCDLc_limit = 5387 
rwq = 0 
CCDLc_limit_alone = 5351 
WTRc_limit_alone = 154 
RTWc_limit_alone = 461 

Commands details: 
total_CMD = 107469 
n_nop = 96005 
Read = 378 
Write = 0 
L2_Alloc = 0 
L2_WB = 10008 
n_act = 910 
n_pre = 894 
n_ref = 0 
n_req = 2880 
total_req = 10386 

Dual Bus Interface Util: 
issued_total_row = 1804 
issued_total_col = 10386 
Row_Bus_Util =  0.016786 
CoL_Bus_Util = 0.096642 
Either_Row_CoL_Bus_Util = 0.106673 
Issued_on_Two_Bus_Simul_Util = 0.006755 
issued_two_Eff = 0.063329 
queue_avg = 0.222715 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.222715
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=107469 n_nop=96008 n_act=903 n_pre=887 n_ref_event=0 n_req=2852 n_rd=354 n_rd_L2_A=0 n_write=0 n_wr_bk=9992 bw_util=0.09627
n_activity=27293 dram_eff=0.3791
bk0: 44a 104532i bk1: 42a 104561i bk2: 74a 104100i bk3: 82a 104418i bk4: 16a 104372i bk5: 22a 104725i bk6: 0a 104679i bk7: 2a 104792i bk8: 40a 104487i bk9: 32a 104745i bk10: 0a 104875i bk11: 0a 105324i bk12: 0a 105005i bk13: 0a 104707i bk14: 0a 105139i bk15: 0a 104674i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.683380
Row_Buffer_Locality_read = 0.943503
Row_Buffer_Locality_write = 0.646517
Bank_Level_Parallism = 2.151299
Bank_Level_Parallism_Col = 1.856112
Bank_Level_Parallism_Ready = 1.421516
write_to_read_ratio_blp_rw_average = 0.968200
GrpLevelPara = 1.519233 

BW Util details:
bwutil = 0.096270 
total_CMD = 107469 
util_bw = 10346 
Wasted_Col = 8137 
Wasted_Row = 3467 
Idle = 85519 

BW Util Bottlenecks: 
RCDc_limit = 190 
RCDWRc_limit = 4833 
WTRc_limit = 152 
RTWc_limit = 673 
CCDLc_limit = 5383 
rwq = 0 
CCDLc_limit_alone = 5317 
WTRc_limit_alone = 132 
RTWc_limit_alone = 627 

Commands details: 
total_CMD = 107469 
n_nop = 96008 
Read = 354 
Write = 0 
L2_Alloc = 0 
L2_WB = 9992 
n_act = 903 
n_pre = 887 
n_ref = 0 
n_req = 2852 
total_req = 10346 

Dual Bus Interface Util: 
issued_total_row = 1790 
issued_total_col = 10346 
Row_Bus_Util =  0.016656 
CoL_Bus_Util = 0.096270 
Either_Row_CoL_Bus_Util = 0.106645 
Issued_on_Two_Bus_Simul_Util = 0.006281 
issued_two_Eff = 0.058895 
queue_avg = 0.215532 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.215532
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=107469 n_nop=96034 n_act=895 n_pre=879 n_ref_event=0 n_req=2854 n_rd=348 n_rd_L2_A=0 n_write=0 n_wr_bk=10024 bw_util=0.09651
n_activity=27272 dram_eff=0.3803
bk0: 50a 104520i bk1: 38a 104381i bk2: 80a 104769i bk3: 74a 104803i bk4: 16a 104507i bk5: 18a 104271i bk6: 0a 104649i bk7: 0a 104864i bk8: 40a 104839i bk9: 32a 104677i bk10: 0a 105067i bk11: 0a 105172i bk12: 0a 104951i bk13: 0a 105026i bk14: 0a 104683i bk15: 0a 105172i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.686405
Row_Buffer_Locality_read = 0.945402
Row_Buffer_Locality_write = 0.650439
Bank_Level_Parallism = 2.099242
Bank_Level_Parallism_Col = 1.802530
Bank_Level_Parallism_Ready = 1.364636
write_to_read_ratio_blp_rw_average = 0.967443
GrpLevelPara = 1.515567 

BW Util details:
bwutil = 0.096512 
total_CMD = 107469 
util_bw = 10372 
Wasted_Col = 8118 
Wasted_Row = 3426 
Idle = 85553 

BW Util Bottlenecks: 
RCDc_limit = 164 
RCDWRc_limit = 4761 
WTRc_limit = 228 
RTWc_limit = 458 
CCDLc_limit = 5461 
rwq = 0 
CCDLc_limit_alone = 5425 
WTRc_limit_alone = 215 
RTWc_limit_alone = 435 

Commands details: 
total_CMD = 107469 
n_nop = 96034 
Read = 348 
Write = 0 
L2_Alloc = 0 
L2_WB = 10024 
n_act = 895 
n_pre = 879 
n_ref = 0 
n_req = 2854 
total_req = 10372 

Dual Bus Interface Util: 
issued_total_row = 1774 
issued_total_col = 10372 
Row_Bus_Util =  0.016507 
CoL_Bus_Util = 0.096512 
Either_Row_CoL_Bus_Util = 0.106403 
Issued_on_Two_Bus_Simul_Util = 0.006616 
issued_two_Eff = 0.062178 
queue_avg = 0.219970 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.21997
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=107469 n_nop=95964 n_act=957 n_pre=941 n_ref_event=0 n_req=2850 n_rd=350 n_rd_L2_A=0 n_write=0 n_wr_bk=10000 bw_util=0.09631
n_activity=27985 dram_eff=0.3698
bk0: 48a 104280i bk1: 48a 104570i bk2: 76a 104541i bk3: 72a 104465i bk4: 16a 104311i bk5: 18a 104427i bk6: 0a 104587i bk7: 0a 104676i bk8: 40a 104341i bk9: 32a 104635i bk10: 0a 104724i bk11: 0a 104964i bk12: 0a 105125i bk13: 0a 105249i bk14: 0a 105000i bk15: 0a 104909i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.664210
Row_Buffer_Locality_read = 0.937143
Row_Buffer_Locality_write = 0.626000
Bank_Level_Parallism = 2.123906
Bank_Level_Parallism_Col = 1.790452
Bank_Level_Parallism_Ready = 1.365314
write_to_read_ratio_blp_rw_average = 0.964736
GrpLevelPara = 1.515932 

BW Util details:
bwutil = 0.096307 
total_CMD = 107469 
util_bw = 10350 
Wasted_Col = 8495 
Wasted_Row = 3543 
Idle = 85081 

BW Util Bottlenecks: 
RCDc_limit = 188 
RCDWRc_limit = 5166 
WTRc_limit = 276 
RTWc_limit = 570 
CCDLc_limit = 5447 
rwq = 0 
CCDLc_limit_alone = 5386 
WTRc_limit_alone = 250 
RTWc_limit_alone = 535 

Commands details: 
total_CMD = 107469 
n_nop = 95964 
Read = 350 
Write = 0 
L2_Alloc = 0 
L2_WB = 10000 
n_act = 957 
n_pre = 941 
n_ref = 0 
n_req = 2850 
total_req = 10350 

Dual Bus Interface Util: 
issued_total_row = 1898 
issued_total_col = 10350 
Row_Bus_Util =  0.017661 
CoL_Bus_Util = 0.096307 
Either_Row_CoL_Bus_Util = 0.107054 
Issued_on_Two_Bus_Simul_Util = 0.006914 
issued_two_Eff = 0.064581 
queue_avg = 0.225879 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.225879
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=107469 n_nop=95983 n_act=899 n_pre=883 n_ref_event=0 n_req=2855 n_rd=352 n_rd_L2_A=0 n_write=0 n_wr_bk=10012 bw_util=0.09644
n_activity=27503 dram_eff=0.3768
bk0: 50a 104651i bk1: 44a 104714i bk2: 78a 104528i bk3: 74a 104689i bk4: 16a 104592i bk5: 18a 104522i bk6: 0a 104610i bk7: 0a 104746i bk8: 40a 104605i bk9: 32a 104673i bk10: 0a 104656i bk11: 0a 105384i bk12: 0a 105040i bk13: 0a 105013i bk14: 0a 104740i bk15: 0a 105037i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.685114
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = 0.649620
Bank_Level_Parallism = 2.064633
Bank_Level_Parallism_Col = 1.763726
Bank_Level_Parallism_Ready = 1.357873
write_to_read_ratio_blp_rw_average = 0.968731
GrpLevelPara = 1.455034 

BW Util details:
bwutil = 0.096437 
total_CMD = 107469 
util_bw = 10364 
Wasted_Col = 8584 
Wasted_Row = 3409 
Idle = 85112 

BW Util Bottlenecks: 
RCDc_limit = 181 
RCDWRc_limit = 4891 
WTRc_limit = 113 
RTWc_limit = 782 
CCDLc_limit = 5661 
rwq = 0 
CCDLc_limit_alone = 5621 
WTRc_limit_alone = 99 
RTWc_limit_alone = 756 

Commands details: 
total_CMD = 107469 
n_nop = 95983 
Read = 352 
Write = 0 
L2_Alloc = 0 
L2_WB = 10012 
n_act = 899 
n_pre = 883 
n_ref = 0 
n_req = 2855 
total_req = 10364 

Dual Bus Interface Util: 
issued_total_row = 1782 
issued_total_col = 10364 
Row_Bus_Util =  0.016582 
CoL_Bus_Util = 0.096437 
Either_Row_CoL_Bus_Util = 0.106877 
Issued_on_Two_Bus_Simul_Util = 0.006141 
issued_two_Eff = 0.057461 
queue_avg = 0.206059 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.206059
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=107469 n_nop=95985 n_act=917 n_pre=901 n_ref_event=0 n_req=2888 n_rd=378 n_rd_L2_A=0 n_write=0 n_wr_bk=10037 bw_util=0.09691
n_activity=27453 dram_eff=0.3794
bk0: 50a 104483i bk1: 40a 104895i bk2: 82a 104416i bk3: 84a 104679i bk4: 16a 104574i bk5: 26a 104363i bk6: 0a 104620i bk7: 8a 104638i bk8: 40a 104766i bk9: 32a 104785i bk10: 0a 104842i bk11: 0a 104720i bk12: 0a 105354i bk13: 0a 104769i bk14: 0a 104979i bk15: 0a 104985i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.682479
Row_Buffer_Locality_read = 0.936508
Row_Buffer_Locality_write = 0.644223
Bank_Level_Parallism = 2.111323
Bank_Level_Parallism_Col = 1.786977
Bank_Level_Parallism_Ready = 1.361402
write_to_read_ratio_blp_rw_average = 0.963115
GrpLevelPara = 1.494968 

BW Util details:
bwutil = 0.096912 
total_CMD = 107469 
util_bw = 10415 
Wasted_Col = 8286 
Wasted_Row = 3334 
Idle = 85434 

BW Util Bottlenecks: 
RCDc_limit = 183 
RCDWRc_limit = 4680 
WTRc_limit = 213 
RTWc_limit = 480 
CCDLc_limit = 5594 
rwq = 0 
CCDLc_limit_alone = 5546 
WTRc_limit_alone = 174 
RTWc_limit_alone = 471 

Commands details: 
total_CMD = 107469 
n_nop = 95985 
Read = 378 
Write = 0 
L2_Alloc = 0 
L2_WB = 10037 
n_act = 917 
n_pre = 901 
n_ref = 0 
n_req = 2888 
total_req = 10415 

Dual Bus Interface Util: 
issued_total_row = 1818 
issued_total_col = 10415 
Row_Bus_Util =  0.016917 
CoL_Bus_Util = 0.096912 
Either_Row_CoL_Bus_Util = 0.106859 
Issued_on_Two_Bus_Simul_Util = 0.006969 
issued_two_Eff = 0.065221 
queue_avg = 0.197620 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.19762
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=107469 n_nop=95906 n_act=928 n_pre=912 n_ref_event=0 n_req=2895 n_rd=386 n_rd_L2_A=0 n_write=0 n_wr_bk=10027 bw_util=0.09689
n_activity=28224 dram_eff=0.3689
bk0: 52a 104934i bk1: 46a 104618i bk2: 78a 104398i bk3: 88a 104652i bk4: 16a 104343i bk5: 26a 104115i bk6: 0a 104569i bk7: 8a 104558i bk8: 40a 104773i bk9: 32a 104708i bk10: 0a 104659i bk11: 0a 105103i bk12: 0a 105009i bk13: 0a 105138i bk14: 0a 104645i bk15: 0a 104859i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.679337
Row_Buffer_Locality_read = 0.940414
Row_Buffer_Locality_write = 0.639155
Bank_Level_Parallism = 2.091086
Bank_Level_Parallism_Col = 1.820784
Bank_Level_Parallism_Ready = 1.373379
write_to_read_ratio_blp_rw_average = 0.967310
GrpLevelPara = 1.512062 

BW Util details:
bwutil = 0.096893 
total_CMD = 107469 
util_bw = 10413 
Wasted_Col = 8373 
Wasted_Row = 3841 
Idle = 84842 

BW Util Bottlenecks: 
RCDc_limit = 194 
RCDWRc_limit = 4990 
WTRc_limit = 106 
RTWc_limit = 1081 
CCDLc_limit = 5390 
rwq = 0 
CCDLc_limit_alone = 5310 
WTRc_limit_alone = 97 
RTWc_limit_alone = 1010 

Commands details: 
total_CMD = 107469 
n_nop = 95906 
Read = 386 
Write = 0 
L2_Alloc = 0 
L2_WB = 10027 
n_act = 928 
n_pre = 912 
n_ref = 0 
n_req = 2895 
total_req = 10413 

Dual Bus Interface Util: 
issued_total_row = 1840 
issued_total_col = 10413 
Row_Bus_Util =  0.017121 
CoL_Bus_Util = 0.096893 
Either_Row_CoL_Bus_Util = 0.107594 
Issued_on_Two_Bus_Simul_Util = 0.006420 
issued_two_Eff = 0.059673 
queue_avg = 0.246425 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.246425
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=107469 n_nop=95949 n_act=915 n_pre=899 n_ref_event=0 n_req=2871 n_rd=364 n_rd_L2_A=0 n_write=0 n_wr_bk=10015 bw_util=0.09658
n_activity=28236 dram_eff=0.3676
bk0: 44a 104528i bk1: 42a 104778i bk2: 78a 104719i bk3: 84a 104391i bk4: 16a 104771i bk5: 26a 104148i bk6: 0a 104419i bk7: 8a 104914i bk8: 34a 104928i bk9: 32a 104484i bk10: 0a 105063i bk11: 0a 105074i bk12: 0a 105020i bk13: 0a 105100i bk14: 0a 104876i bk15: 0a 104829i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.681074
Row_Buffer_Locality_read = 0.934066
Row_Buffer_Locality_write = 0.644311
Bank_Level_Parallism = 2.056964
Bank_Level_Parallism_Col = 1.787470
Bank_Level_Parallism_Ready = 1.340399
write_to_read_ratio_blp_rw_average = 0.963790
GrpLevelPara = 1.494562 

BW Util details:
bwutil = 0.096577 
total_CMD = 107469 
util_bw = 10379 
Wasted_Col = 8359 
Wasted_Row = 3785 
Idle = 84946 

BW Util Bottlenecks: 
RCDc_limit = 223 
RCDWRc_limit = 4995 
WTRc_limit = 226 
RTWc_limit = 502 
CCDLc_limit = 5400 
rwq = 0 
CCDLc_limit_alone = 5335 
WTRc_limit_alone = 203 
RTWc_limit_alone = 460 

Commands details: 
total_CMD = 107469 
n_nop = 95949 
Read = 364 
Write = 0 
L2_Alloc = 0 
L2_WB = 10015 
n_act = 915 
n_pre = 899 
n_ref = 0 
n_req = 2871 
total_req = 10379 

Dual Bus Interface Util: 
issued_total_row = 1814 
issued_total_col = 10379 
Row_Bus_Util =  0.016879 
CoL_Bus_Util = 0.096577 
Either_Row_CoL_Bus_Util = 0.107194 
Issued_on_Two_Bus_Simul_Util = 0.006262 
issued_two_Eff = 0.058420 
queue_avg = 0.216137 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.216137
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=107469 n_nop=95987 n_act=894 n_pre=878 n_ref_event=0 n_req=2875 n_rd=368 n_rd_L2_A=0 n_write=0 n_wr_bk=10023 bw_util=0.09669
n_activity=27877 dram_eff=0.3727
bk0: 50a 104523i bk1: 44a 104541i bk2: 70a 104638i bk3: 90a 104641i bk4: 16a 104730i bk5: 26a 104289i bk6: 0a 104290i bk7: 8a 104611i bk8: 32a 104665i bk9: 32a 104773i bk10: 0a 104758i bk11: 0a 104796i bk12: 0a 105155i bk13: 0a 105364i bk14: 0a 105068i bk15: 0a 104930i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.689043
Row_Buffer_Locality_read = 0.940217
Row_Buffer_Locality_write = 0.652174
Bank_Level_Parallism = 2.089254
Bank_Level_Parallism_Col = 1.808230
Bank_Level_Parallism_Ready = 1.380040
write_to_read_ratio_blp_rw_average = 0.967064
GrpLevelPara = 1.485436 

BW Util details:
bwutil = 0.096688 
total_CMD = 107469 
util_bw = 10391 
Wasted_Col = 8396 
Wasted_Row = 3520 
Idle = 85162 

BW Util Bottlenecks: 
RCDc_limit = 182 
RCDWRc_limit = 4875 
WTRc_limit = 167 
RTWc_limit = 926 
CCDLc_limit = 5710 
rwq = 0 
CCDLc_limit_alone = 5624 
WTRc_limit_alone = 150 
RTWc_limit_alone = 857 

Commands details: 
total_CMD = 107469 
n_nop = 95987 
Read = 368 
Write = 0 
L2_Alloc = 0 
L2_WB = 10023 
n_act = 894 
n_pre = 878 
n_ref = 0 
n_req = 2875 
total_req = 10391 

Dual Bus Interface Util: 
issued_total_row = 1772 
issued_total_col = 10391 
Row_Bus_Util =  0.016488 
CoL_Bus_Util = 0.096688 
Either_Row_CoL_Bus_Util = 0.106840 
Issued_on_Two_Bus_Simul_Util = 0.006337 
issued_two_Eff = 0.059310 
queue_avg = 0.233444 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.233444
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=107469 n_nop=95897 n_act=950 n_pre=934 n_ref_event=0 n_req=2868 n_rd=360 n_rd_L2_A=0 n_write=0 n_wr_bk=10031 bw_util=0.09669
n_activity=27735 dram_eff=0.3747
bk0: 46a 104560i bk1: 40a 104530i bk2: 76a 104528i bk3: 84a 104383i bk4: 16a 103865i bk5: 26a 104202i bk6: 0a 104661i bk7: 8a 104183i bk8: 32a 104680i bk9: 32a 104267i bk10: 0a 105060i bk11: 0a 105165i bk12: 0a 105003i bk13: 0a 104841i bk14: 0a 105000i bk15: 0a 105012i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.668759
Row_Buffer_Locality_read = 0.936111
Row_Buffer_Locality_write = 0.630383
Bank_Level_Parallism = 2.182166
Bank_Level_Parallism_Col = 1.859670
Bank_Level_Parallism_Ready = 1.422577
write_to_read_ratio_blp_rw_average = 0.964093
GrpLevelPara = 1.521001 

BW Util details:
bwutil = 0.096688 
total_CMD = 107469 
util_bw = 10391 
Wasted_Col = 8374 
Wasted_Row = 3429 
Idle = 85275 

BW Util Bottlenecks: 
RCDc_limit = 216 
RCDWRc_limit = 5095 
WTRc_limit = 170 
RTWc_limit = 779 
CCDLc_limit = 5440 
rwq = 0 
CCDLc_limit_alone = 5409 
WTRc_limit_alone = 161 
RTWc_limit_alone = 757 

Commands details: 
total_CMD = 107469 
n_nop = 95897 
Read = 360 
Write = 0 
L2_Alloc = 0 
L2_WB = 10031 
n_act = 950 
n_pre = 934 
n_ref = 0 
n_req = 2868 
total_req = 10391 

Dual Bus Interface Util: 
issued_total_row = 1884 
issued_total_col = 10391 
Row_Bus_Util =  0.017531 
CoL_Bus_Util = 0.096688 
Either_Row_CoL_Bus_Util = 0.107678 
Issued_on_Two_Bus_Simul_Util = 0.006541 
issued_two_Eff = 0.060750 
queue_avg = 0.241865 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.241865
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=107469 n_nop=95970 n_act=923 n_pre=907 n_ref_event=0 n_req=2877 n_rd=370 n_rd_L2_A=0 n_write=0 n_wr_bk=10012 bw_util=0.0966
n_activity=27927 dram_eff=0.3718
bk0: 42a 104385i bk1: 42a 105032i bk2: 76a 104660i bk3: 96a 104474i bk4: 16a 104545i bk5: 26a 104020i bk6: 0a 104685i bk7: 8a 104400i bk8: 32a 104996i bk9: 32a 104533i bk10: 0a 105018i bk11: 0a 104601i bk12: 0a 105337i bk13: 0a 105355i bk14: 0a 104810i bk15: 0a 105040i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.678957
Row_Buffer_Locality_read = 0.937838
Row_Buffer_Locality_write = 0.640719
Bank_Level_Parallism = 2.076892
Bank_Level_Parallism_Col = 1.772364
Bank_Level_Parallism_Ready = 1.337218
write_to_read_ratio_blp_rw_average = 0.962028
GrpLevelPara = 1.492043 

BW Util details:
bwutil = 0.096605 
total_CMD = 107469 
util_bw = 10382 
Wasted_Col = 8351 
Wasted_Row = 3649 
Idle = 85087 

BW Util Bottlenecks: 
RCDc_limit = 201 
RCDWRc_limit = 4993 
WTRc_limit = 246 
RTWc_limit = 643 
CCDLc_limit = 5611 
rwq = 0 
CCDLc_limit_alone = 5522 
WTRc_limit_alone = 211 
RTWc_limit_alone = 589 

Commands details: 
total_CMD = 107469 
n_nop = 95970 
Read = 370 
Write = 0 
L2_Alloc = 0 
L2_WB = 10012 
n_act = 923 
n_pre = 907 
n_ref = 0 
n_req = 2877 
total_req = 10382 

Dual Bus Interface Util: 
issued_total_row = 1830 
issued_total_col = 10382 
Row_Bus_Util =  0.017028 
CoL_Bus_Util = 0.096605 
Either_Row_CoL_Bus_Util = 0.106998 
Issued_on_Two_Bus_Simul_Util = 0.006634 
issued_two_Eff = 0.062005 
queue_avg = 0.231313 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.231313
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=107469 n_nop=96024 n_act=872 n_pre=856 n_ref_event=0 n_req=2889 n_rd=382 n_rd_L2_A=0 n_write=0 n_wr_bk=10017 bw_util=0.09676
n_activity=27355 dram_eff=0.3801
bk0: 54a 104625i bk1: 42a 104920i bk2: 80a 104486i bk3: 92a 104802i bk4: 16a 104557i bk5: 26a 104339i bk6: 0a 104207i bk7: 8a 104587i bk8: 32a 104835i bk9: 32a 104805i bk10: 0a 105259i bk11: 0a 105072i bk12: 0a 105005i bk13: 0a 104937i bk14: 0a 104882i bk15: 0a 104886i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.698165
Row_Buffer_Locality_read = 0.934555
Row_Buffer_Locality_write = 0.662146
Bank_Level_Parallism = 2.118818
Bank_Level_Parallism_Col = 1.818317
Bank_Level_Parallism_Ready = 1.378594
write_to_read_ratio_blp_rw_average = 0.965796
GrpLevelPara = 1.503766 

BW Util details:
bwutil = 0.096763 
total_CMD = 107469 
util_bw = 10399 
Wasted_Col = 8085 
Wasted_Row = 3314 
Idle = 85671 

BW Util Bottlenecks: 
RCDc_limit = 192 
RCDWRc_limit = 4605 
WTRc_limit = 236 
RTWc_limit = 584 
CCDLc_limit = 5537 
rwq = 0 
CCDLc_limit_alone = 5483 
WTRc_limit_alone = 215 
RTWc_limit_alone = 551 

Commands details: 
total_CMD = 107469 
n_nop = 96024 
Read = 382 
Write = 0 
L2_Alloc = 0 
L2_WB = 10017 
n_act = 872 
n_pre = 856 
n_ref = 0 
n_req = 2889 
total_req = 10399 

Dual Bus Interface Util: 
issued_total_row = 1728 
issued_total_col = 10399 
Row_Bus_Util =  0.016079 
CoL_Bus_Util = 0.096763 
Either_Row_CoL_Bus_Util = 0.106496 
Issued_on_Two_Bus_Simul_Util = 0.006346 
issued_two_Eff = 0.059589 
queue_avg = 0.226251 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.226251
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=107469 n_nop=95989 n_act=879 n_pre=863 n_ref_event=0 n_req=2884 n_rd=374 n_rd_L2_A=0 n_write=0 n_wr_bk=10039 bw_util=0.09689
n_activity=27669 dram_eff=0.3763
bk0: 48a 104784i bk1: 44a 104630i bk2: 80a 104328i bk3: 88a 104674i bk4: 16a 104594i bk5: 26a 104246i bk6: 0a 104436i bk7: 8a 104432i bk8: 32a 104953i bk9: 32a 104595i bk10: 0a 105017i bk11: 0a 104937i bk12: 0a 104994i bk13: 0a 104847i bk14: 0a 104983i bk15: 0a 104916i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.695215
Row_Buffer_Locality_read = 0.930481
Row_Buffer_Locality_write = 0.660159
Bank_Level_Parallism = 2.119209
Bank_Level_Parallism_Col = 1.840996
Bank_Level_Parallism_Ready = 1.416979
write_to_read_ratio_blp_rw_average = 0.961200
GrpLevelPara = 1.497113 

BW Util details:
bwutil = 0.096893 
total_CMD = 107469 
util_bw = 10413 
Wasted_Col = 8279 
Wasted_Row = 3496 
Idle = 85281 

BW Util Bottlenecks: 
RCDc_limit = 242 
RCDWRc_limit = 4690 
WTRc_limit = 134 
RTWc_limit = 905 
CCDLc_limit = 5500 
rwq = 0 
CCDLc_limit_alone = 5451 
WTRc_limit_alone = 127 
RTWc_limit_alone = 863 

Commands details: 
total_CMD = 107469 
n_nop = 95989 
Read = 374 
Write = 0 
L2_Alloc = 0 
L2_WB = 10039 
n_act = 879 
n_pre = 863 
n_ref = 0 
n_req = 2884 
total_req = 10413 

Dual Bus Interface Util: 
issued_total_row = 1742 
issued_total_col = 10413 
Row_Bus_Util =  0.016209 
CoL_Bus_Util = 0.096893 
Either_Row_CoL_Bus_Util = 0.106821 
Issued_on_Two_Bus_Simul_Util = 0.006281 
issued_two_Eff = 0.058798 
queue_avg = 0.217030 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.21703
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=107469 n_nop=95959 n_act=900 n_pre=884 n_ref_event=0 n_req=2878 n_rd=370 n_rd_L2_A=0 n_write=0 n_wr_bk=10032 bw_util=0.09679
n_activity=27537 dram_eff=0.3777
bk0: 36a 104873i bk1: 54a 104607i bk2: 88a 104207i bk3: 76a 104778i bk4: 26a 104415i bk5: 18a 104283i bk6: 0a 104815i bk7: 0a 104775i bk8: 40a 104791i bk9: 32a 104479i bk10: 0a 104629i bk11: 0a 104571i bk12: 0a 104702i bk13: 0a 104813i bk14: 0a 104788i bk15: 0a 104762i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.687283
Row_Buffer_Locality_read = 0.940541
Row_Buffer_Locality_write = 0.649920
Bank_Level_Parallism = 2.167959
Bank_Level_Parallism_Col = 1.866245
Bank_Level_Parallism_Ready = 1.490579
write_to_read_ratio_blp_rw_average = 0.961016
GrpLevelPara = 1.499162 

BW Util details:
bwutil = 0.096791 
total_CMD = 107469 
util_bw = 10402 
Wasted_Col = 8417 
Wasted_Row = 3365 
Idle = 85285 

BW Util Bottlenecks: 
RCDc_limit = 174 
RCDWRc_limit = 4928 
WTRc_limit = 171 
RTWc_limit = 528 
CCDLc_limit = 5742 
rwq = 0 
CCDLc_limit_alone = 5707 
WTRc_limit_alone = 152 
RTWc_limit_alone = 512 

Commands details: 
total_CMD = 107469 
n_nop = 95959 
Read = 370 
Write = 0 
L2_Alloc = 0 
L2_WB = 10032 
n_act = 900 
n_pre = 884 
n_ref = 0 
n_req = 2878 
total_req = 10402 

Dual Bus Interface Util: 
issued_total_row = 1784 
issued_total_col = 10402 
Row_Bus_Util =  0.016600 
CoL_Bus_Util = 0.096791 
Either_Row_CoL_Bus_Util = 0.107101 
Issued_on_Two_Bus_Simul_Util = 0.006290 
issued_two_Eff = 0.058732 
queue_avg = 0.258540 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.25854
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=107469 n_nop=96033 n_act=891 n_pre=875 n_ref_event=0 n_req=2883 n_rd=376 n_rd_L2_A=0 n_write=0 n_wr_bk=10028 bw_util=0.09681
n_activity=27316 dram_eff=0.3809
bk0: 42a 104701i bk1: 54a 104609i bk2: 94a 104460i bk3: 70a 104674i bk4: 26a 104627i bk5: 18a 104208i bk6: 0a 104635i bk7: 0a 104618i bk8: 40a 104897i bk9: 32a 104462i bk10: 0a 104717i bk11: 0a 104750i bk12: 0a 104712i bk13: 0a 105042i bk14: 0a 104777i bk15: 0a 104925i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.690947
Row_Buffer_Locality_read = 0.946809
Row_Buffer_Locality_write = 0.652573
Bank_Level_Parallism = 2.197367
Bank_Level_Parallism_Col = 1.885581
Bank_Level_Parallism_Ready = 1.437140
write_to_read_ratio_blp_rw_average = 0.964555
GrpLevelPara = 1.527660 

BW Util details:
bwutil = 0.096809 
total_CMD = 107469 
util_bw = 10404 
Wasted_Col = 7904 
Wasted_Row = 3342 
Idle = 85819 

BW Util Bottlenecks: 
RCDc_limit = 172 
RCDWRc_limit = 4501 
WTRc_limit = 195 
RTWc_limit = 581 
CCDLc_limit = 5506 
rwq = 0 
CCDLc_limit_alone = 5443 
WTRc_limit_alone = 165 
RTWc_limit_alone = 548 

Commands details: 
total_CMD = 107469 
n_nop = 96033 
Read = 376 
Write = 0 
L2_Alloc = 0 
L2_WB = 10028 
n_act = 891 
n_pre = 875 
n_ref = 0 
n_req = 2883 
total_req = 10404 

Dual Bus Interface Util: 
issued_total_row = 1766 
issued_total_col = 10404 
Row_Bus_Util =  0.016433 
CoL_Bus_Util = 0.096809 
Either_Row_CoL_Bus_Util = 0.106412 
Issued_on_Two_Bus_Simul_Util = 0.006830 
issued_two_Eff = 0.064183 
queue_avg = 0.240367 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.240367
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=107469 n_nop=96008 n_act=887 n_pre=871 n_ref_event=0 n_req=2868 n_rd=362 n_rd_L2_A=0 n_write=0 n_wr_bk=10024 bw_util=0.09664
n_activity=27061 dram_eff=0.3838
bk0: 42a 104554i bk1: 46a 104784i bk2: 82a 104534i bk3: 76a 104413i bk4: 26a 104700i bk5: 18a 104215i bk6: 0a 104437i bk7: 0a 104855i bk8: 40a 104899i bk9: 32a 104372i bk10: 0a 104615i bk11: 0a 104789i bk12: 0a 105131i bk13: 0a 104531i bk14: 0a 105032i bk15: 0a 105026i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.690725
Row_Buffer_Locality_read = 0.936464
Row_Buffer_Locality_write = 0.655227
Bank_Level_Parallism = 2.188753
Bank_Level_Parallism_Col = 1.909091
Bank_Level_Parallism_Ready = 1.474581
write_to_read_ratio_blp_rw_average = 0.965548
GrpLevelPara = 1.541579 

BW Util details:
bwutil = 0.096642 
total_CMD = 107469 
util_bw = 10386 
Wasted_Col = 7999 
Wasted_Row = 3310 
Idle = 85774 

BW Util Bottlenecks: 
RCDc_limit = 218 
RCDWRc_limit = 4768 
WTRc_limit = 223 
RTWc_limit = 663 
CCDLc_limit = 5218 
rwq = 0 
CCDLc_limit_alone = 5159 
WTRc_limit_alone = 191 
RTWc_limit_alone = 636 

Commands details: 
total_CMD = 107469 
n_nop = 96008 
Read = 362 
Write = 0 
L2_Alloc = 0 
L2_WB = 10024 
n_act = 887 
n_pre = 871 
n_ref = 0 
n_req = 2868 
total_req = 10386 

Dual Bus Interface Util: 
issued_total_row = 1758 
issued_total_col = 10386 
Row_Bus_Util =  0.016358 
CoL_Bus_Util = 0.096642 
Either_Row_CoL_Bus_Util = 0.106645 
Issued_on_Two_Bus_Simul_Util = 0.006355 
issued_two_Eff = 0.059593 
queue_avg = 0.252277 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.252277
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=107469 n_nop=95971 n_act=913 n_pre=897 n_ref_event=0 n_req=2872 n_rd=364 n_rd_L2_A=0 n_write=0 n_wr_bk=10032 bw_util=0.09673
n_activity=27384 dram_eff=0.3796
bk0: 44a 104302i bk1: 52a 104198i bk2: 82a 104193i bk3: 70a 104443i bk4: 26a 104386i bk5: 18a 104500i bk6: 0a 104468i bk7: 0a 104616i bk8: 40a 104588i bk9: 32a 104218i bk10: 0a 104737i bk11: 0a 104753i bk12: 0a 104833i bk13: 0a 104749i bk14: 0a 104745i bk15: 0a 105028i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.682103
Row_Buffer_Locality_read = 0.934066
Row_Buffer_Locality_write = 0.645534
Bank_Level_Parallism = 2.274536
Bank_Level_Parallism_Col = 1.967903
Bank_Level_Parallism_Ready = 1.530204
write_to_read_ratio_blp_rw_average = 0.957939
GrpLevelPara = 1.540753 

BW Util details:
bwutil = 0.096735 
total_CMD = 107469 
util_bw = 10396 
Wasted_Col = 8124 
Wasted_Row = 3295 
Idle = 85654 

BW Util Bottlenecks: 
RCDc_limit = 200 
RCDWRc_limit = 4825 
WTRc_limit = 292 
RTWc_limit = 996 
CCDLc_limit = 5486 
rwq = 0 
CCDLc_limit_alone = 5373 
WTRc_limit_alone = 251 
RTWc_limit_alone = 924 

Commands details: 
total_CMD = 107469 
n_nop = 95971 
Read = 364 
Write = 0 
L2_Alloc = 0 
L2_WB = 10032 
n_act = 913 
n_pre = 897 
n_ref = 0 
n_req = 2872 
total_req = 10396 

Dual Bus Interface Util: 
issued_total_row = 1810 
issued_total_col = 10396 
Row_Bus_Util =  0.016842 
CoL_Bus_Util = 0.096735 
Either_Row_CoL_Bus_Util = 0.106989 
Issued_on_Two_Bus_Simul_Util = 0.006588 
issued_two_Eff = 0.061576 
queue_avg = 0.281169 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.281169
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=107469 n_nop=96077 n_act=851 n_pre=835 n_ref_event=0 n_req=2876 n_rd=371 n_rd_L2_A=0 n_write=0 n_wr_bk=10020 bw_util=0.09669
n_activity=27041 dram_eff=0.3843
bk0: 40a 104332i bk1: 52a 104837i bk2: 86a 104454i bk3: 78a 104597i bk4: 26a 104594i bk5: 17a 104845i bk6: 0a 104603i bk7: 0a 105025i bk8: 40a 104575i bk9: 32a 104844i bk10: 0a 104620i bk11: 0a 104854i bk12: 0a 104787i bk13: 0a 105173i bk14: 0a 104916i bk15: 0a 104922i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.704103
Row_Buffer_Locality_read = 0.943396
Row_Buffer_Locality_write = 0.668663
Bank_Level_Parallism = 2.143081
Bank_Level_Parallism_Col = 1.854698
Bank_Level_Parallism_Ready = 1.460110
write_to_read_ratio_blp_rw_average = 0.964615
GrpLevelPara = 1.500963 

BW Util details:
bwutil = 0.096688 
total_CMD = 107469 
util_bw = 10391 
Wasted_Col = 8072 
Wasted_Row = 3189 
Idle = 85817 

BW Util Bottlenecks: 
RCDc_limit = 182 
RCDWRc_limit = 4489 
WTRc_limit = 197 
RTWc_limit = 575 
CCDLc_limit = 5495 
rwq = 0 
CCDLc_limit_alone = 5444 
WTRc_limit_alone = 163 
RTWc_limit_alone = 558 

Commands details: 
total_CMD = 107469 
n_nop = 96077 
Read = 371 
Write = 0 
L2_Alloc = 0 
L2_WB = 10020 
n_act = 851 
n_pre = 835 
n_ref = 0 
n_req = 2876 
total_req = 10391 

Dual Bus Interface Util: 
issued_total_row = 1686 
issued_total_col = 10391 
Row_Bus_Util =  0.015688 
CoL_Bus_Util = 0.096688 
Either_Row_CoL_Bus_Util = 0.106003 
Issued_on_Two_Bus_Simul_Util = 0.006374 
issued_two_Eff = 0.060130 
queue_avg = 0.229945 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=41 avg=0.229945
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=107469 n_nop=96012 n_act=883 n_pre=867 n_ref_event=0 n_req=2864 n_rd=362 n_rd_L2_A=0 n_write=0 n_wr_bk=10008 bw_util=0.09649
n_activity=27895 dram_eff=0.3718
bk0: 36a 104165i bk1: 50a 104764i bk2: 84a 104187i bk3: 76a 104244i bk4: 26a 104357i bk5: 18a 104340i bk6: 0a 104530i bk7: 0a 104558i bk8: 40a 104421i bk9: 32a 104614i bk10: 0a 104954i bk11: 0a 104954i bk12: 0a 105153i bk13: 0a 104758i bk14: 0a 104808i bk15: 0a 104766i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.691690
Row_Buffer_Locality_read = 0.939227
Row_Buffer_Locality_write = 0.655875
Bank_Level_Parallism = 2.189000
Bank_Level_Parallism_Col = 1.932046
Bank_Level_Parallism_Ready = 1.504147
write_to_read_ratio_blp_rw_average = 0.965148
GrpLevelPara = 1.514691 

BW Util details:
bwutil = 0.096493 
total_CMD = 107469 
util_bw = 10370 
Wasted_Col = 8231 
Wasted_Row = 3690 
Idle = 85178 

BW Util Bottlenecks: 
RCDc_limit = 199 
RCDWRc_limit = 4716 
WTRc_limit = 148 
RTWc_limit = 1146 
CCDLc_limit = 5746 
rwq = 0 
CCDLc_limit_alone = 5634 
WTRc_limit_alone = 121 
RTWc_limit_alone = 1061 

Commands details: 
total_CMD = 107469 
n_nop = 96012 
Read = 362 
Write = 0 
L2_Alloc = 0 
L2_WB = 10008 
n_act = 883 
n_pre = 867 
n_ref = 0 
n_req = 2864 
total_req = 10370 

Dual Bus Interface Util: 
issued_total_row = 1750 
issued_total_col = 10370 
Row_Bus_Util =  0.016284 
CoL_Bus_Util = 0.096493 
Either_Row_CoL_Bus_Util = 0.106607 
Issued_on_Two_Bus_Simul_Util = 0.006169 
issued_two_Eff = 0.057869 
queue_avg = 0.271790 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.27179
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=107469 n_nop=95994 n_act=886 n_pre=870 n_ref_event=0 n_req=2874 n_rd=371 n_rd_L2_A=0 n_write=0 n_wr_bk=10012 bw_util=0.09661
n_activity=27683 dram_eff=0.3751
bk0: 44a 104344i bk1: 50a 104515i bk2: 88a 104651i bk3: 75a 104627i bk4: 26a 104235i bk5: 16a 104360i bk6: 0a 104975i bk7: 0a 104825i bk8: 40a 104582i bk9: 32a 104777i bk10: 0a 104939i bk11: 0a 105168i bk12: 0a 105038i bk13: 0a 105137i bk14: 0a 104778i bk15: 0a 105046i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.691719
Row_Buffer_Locality_read = 0.940701
Row_Buffer_Locality_write = 0.654814
Bank_Level_Parallism = 2.077723
Bank_Level_Parallism_Col = 1.798055
Bank_Level_Parallism_Ready = 1.428489
write_to_read_ratio_blp_rw_average = 0.962606
GrpLevelPara = 1.477974 

BW Util details:
bwutil = 0.096614 
total_CMD = 107469 
util_bw = 10383 
Wasted_Col = 8570 
Wasted_Row = 3370 
Idle = 85146 

BW Util Bottlenecks: 
RCDc_limit = 207 
RCDWRc_limit = 4882 
WTRc_limit = 262 
RTWc_limit = 507 
CCDLc_limit = 5630 
rwq = 0 
CCDLc_limit_alone = 5568 
WTRc_limit_alone = 221 
RTWc_limit_alone = 486 

Commands details: 
total_CMD = 107469 
n_nop = 95994 
Read = 371 
Write = 0 
L2_Alloc = 0 
L2_WB = 10012 
n_act = 886 
n_pre = 870 
n_ref = 0 
n_req = 2874 
total_req = 10383 

Dual Bus Interface Util: 
issued_total_row = 1756 
issued_total_col = 10383 
Row_Bus_Util =  0.016340 
CoL_Bus_Util = 0.096614 
Either_Row_CoL_Bus_Util = 0.106775 
Issued_on_Two_Bus_Simul_Util = 0.006179 
issued_two_Eff = 0.057865 
queue_avg = 0.246555 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.246555
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=107469 n_nop=95994 n_act=902 n_pre=886 n_ref_event=0 n_req=2865 n_rd=364 n_rd_L2_A=0 n_write=0 n_wr_bk=10004 bw_util=0.09647
n_activity=27619 dram_eff=0.3754
bk0: 40a 104580i bk1: 50a 104759i bk2: 84a 104558i bk3: 76a 104525i bk4: 26a 104520i bk5: 16a 104559i bk6: 0a 104325i bk7: 0a 104862i bk8: 40a 104196i bk9: 32a 104504i bk10: 0a 104376i bk11: 0a 104770i bk12: 0a 104851i bk13: 0a 104583i bk14: 0a 104995i bk15: 0a 105068i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.685166
Row_Buffer_Locality_read = 0.947802
Row_Buffer_Locality_write = 0.646941
Bank_Level_Parallism = 2.198081
Bank_Level_Parallism_Col = 1.913397
Bank_Level_Parallism_Ready = 1.477816
write_to_read_ratio_blp_rw_average = 0.968358
GrpLevelPara = 1.530176 

BW Util details:
bwutil = 0.096474 
total_CMD = 107469 
util_bw = 10368 
Wasted_Col = 8048 
Wasted_Row = 3575 
Idle = 85478 

BW Util Bottlenecks: 
RCDc_limit = 183 
RCDWRc_limit = 4700 
WTRc_limit = 115 
RTWc_limit = 1000 
CCDLc_limit = 5363 
rwq = 0 
CCDLc_limit_alone = 5266 
WTRc_limit_alone = 97 
RTWc_limit_alone = 921 

Commands details: 
total_CMD = 107469 
n_nop = 95994 
Read = 364 
Write = 0 
L2_Alloc = 0 
L2_WB = 10004 
n_act = 902 
n_pre = 886 
n_ref = 0 
n_req = 2865 
total_req = 10368 

Dual Bus Interface Util: 
issued_total_row = 1788 
issued_total_col = 10368 
Row_Bus_Util =  0.016637 
CoL_Bus_Util = 0.096474 
Either_Row_CoL_Bus_Util = 0.106775 
Issued_on_Two_Bus_Simul_Util = 0.006337 
issued_two_Eff = 0.059346 
queue_avg = 0.227535 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=53 avg=0.227535
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 2): 
Ready @ 143201 -   mf: uid=6509806, sid4294967295:w4294967295, part=24, addr=0xc0b02500, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (143101), 
Ready @ 143208 -   mf: uid=6509807, sid4294967295:w4294967295, part=24, addr=0xc0b4be00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (143108), 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=107469 n_nop=95968 n_act=909 n_pre=893 n_ref_event=0 n_req=2876 n_rd=367 n_rd_L2_A=0 n_write=0 n_wr_bk=10036 bw_util=0.0968
n_activity=27625 dram_eff=0.3766
bk0: 45a 104261i bk1: 48a 104671i bk2: 78a 104725i bk3: 82a 104340i bk4: 24a 104476i bk5: 18a 104583i bk6: 0a 105017i bk7: 0a 104320i bk8: 40a 104719i bk9: 32a 104560i bk10: 0a 105144i bk11: 0a 104410i bk12: 0a 105079i bk13: 0a 104940i bk14: 0a 104845i bk15: 0a 105147i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.683936
Row_Buffer_Locality_read = 0.942779
Row_Buffer_Locality_write = 0.646074
Bank_Level_Parallism = 2.126240
Bank_Level_Parallism_Col = 1.820757
Bank_Level_Parallism_Ready = 1.386908
write_to_read_ratio_blp_rw_average = 0.963774
GrpLevelPara = 1.507285 

BW Util details:
bwutil = 0.096800 
total_CMD = 107469 
util_bw = 10403 
Wasted_Col = 8304 
Wasted_Row = 3465 
Idle = 85297 

BW Util Bottlenecks: 
RCDc_limit = 188 
RCDWRc_limit = 4838 
WTRc_limit = 237 
RTWc_limit = 519 
CCDLc_limit = 5487 
rwq = 0 
CCDLc_limit_alone = 5453 
WTRc_limit_alone = 222 
RTWc_limit_alone = 500 

Commands details: 
total_CMD = 107469 
n_nop = 95968 
Read = 367 
Write = 0 
L2_Alloc = 0 
L2_WB = 10036 
n_act = 909 
n_pre = 893 
n_ref = 0 
n_req = 2876 
total_req = 10403 

Dual Bus Interface Util: 
issued_total_row = 1802 
issued_total_col = 10403 
Row_Bus_Util =  0.016768 
CoL_Bus_Util = 0.096800 
Either_Row_CoL_Bus_Util = 0.107017 
Issued_on_Two_Bus_Simul_Util = 0.006551 
issued_two_Eff = 0.061212 
queue_avg = 0.209046 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.209046
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=107469 n_nop=95984 n_act=862 n_pre=846 n_ref_event=0 n_req=2883 n_rd=372 n_rd_L2_A=0 n_write=0 n_wr_bk=10044 bw_util=0.09692
n_activity=27903 dram_eff=0.3733
bk0: 40a 104563i bk1: 50a 104522i bk2: 84a 104488i bk3: 84a 104591i bk4: 24a 104553i bk5: 18a 104834i bk6: 0a 105185i bk7: 0a 104427i bk8: 40a 104867i bk9: 32a 104638i bk10: 0a 105109i bk11: 0a 104649i bk12: 0a 105395i bk13: 0a 104849i bk14: 0a 105059i bk15: 0a 105084i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.701006
Row_Buffer_Locality_read = 0.948925
Row_Buffer_Locality_write = 0.664277
Bank_Level_Parallism = 2.059935
Bank_Level_Parallism_Col = 1.778164
Bank_Level_Parallism_Ready = 1.373656
write_to_read_ratio_blp_rw_average = 0.969691
GrpLevelPara = 1.485803 

BW Util details:
bwutil = 0.096921 
total_CMD = 107469 
util_bw = 10416 
Wasted_Col = 8324 
Wasted_Row = 3384 
Idle = 85345 

BW Util Bottlenecks: 
RCDc_limit = 165 
RCDWRc_limit = 4758 
WTRc_limit = 156 
RTWc_limit = 528 
CCDLc_limit = 5545 
rwq = 0 
CCDLc_limit_alone = 5511 
WTRc_limit_alone = 136 
RTWc_limit_alone = 514 

Commands details: 
total_CMD = 107469 
n_nop = 95984 
Read = 372 
Write = 0 
L2_Alloc = 0 
L2_WB = 10044 
n_act = 862 
n_pre = 846 
n_ref = 0 
n_req = 2883 
total_req = 10416 

Dual Bus Interface Util: 
issued_total_row = 1708 
issued_total_col = 10416 
Row_Bus_Util =  0.015893 
CoL_Bus_Util = 0.096921 
Either_Row_CoL_Bus_Util = 0.106868 
Issued_on_Two_Bus_Simul_Util = 0.005946 
issued_two_Eff = 0.055638 
queue_avg = 0.205920 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.20592
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 2): 
Ready @ 143131 -   mf: uid=6509801, sid4294967295:w4294967295, part=26, addr=0xc0b02700, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (143031), 
Ready @ 143151 -   mf: uid=6509802, sid4294967295:w4294967295, part=26, addr=0xc0b02780, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (143051), 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=107469 n_nop=96029 n_act=886 n_pre=870 n_ref_event=0 n_req=2877 n_rd=370 n_rd_L2_A=0 n_write=0 n_wr_bk=10028 bw_util=0.09675
n_activity=27406 dram_eff=0.3794
bk0: 40a 104479i bk1: 50a 105025i bk2: 88a 104669i bk3: 82a 104241i bk4: 20a 104305i bk5: 18a 104345i bk6: 0a 104789i bk7: 0a 104524i bk8: 40a 104841i bk9: 32a 105287i bk10: 0a 105004i bk11: 0a 104947i bk12: 0a 105250i bk13: 0a 105026i bk14: 0a 105289i bk15: 0a 104879i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.692040
Row_Buffer_Locality_read = 0.929730
Row_Buffer_Locality_write = 0.656960
Bank_Level_Parallism = 2.075431
Bank_Level_Parallism_Col = 1.759768
Bank_Level_Parallism_Ready = 1.357761
write_to_read_ratio_blp_rw_average = 0.964217
GrpLevelPara = 1.488070 

BW Util details:
bwutil = 0.096753 
total_CMD = 107469 
util_bw = 10398 
Wasted_Col = 8185 
Wasted_Row = 3331 
Idle = 85555 

BW Util Bottlenecks: 
RCDc_limit = 242 
RCDWRc_limit = 4621 
WTRc_limit = 166 
RTWc_limit = 467 
CCDLc_limit = 5502 
rwq = 0 
CCDLc_limit_alone = 5488 
WTRc_limit_alone = 158 
RTWc_limit_alone = 461 

Commands details: 
total_CMD = 107469 
n_nop = 96029 
Read = 370 
Write = 0 
L2_Alloc = 0 
L2_WB = 10028 
n_act = 886 
n_pre = 870 
n_ref = 0 
n_req = 2877 
total_req = 10398 

Dual Bus Interface Util: 
issued_total_row = 1756 
issued_total_col = 10398 
Row_Bus_Util =  0.016340 
CoL_Bus_Util = 0.096753 
Either_Row_CoL_Bus_Util = 0.106449 
Issued_on_Two_Bus_Simul_Util = 0.006644 
issued_two_Eff = 0.062413 
queue_avg = 0.203454 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=56 avg=0.203454
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 2): 
Ready @ 143197 -   mf: uid=6509805, sid4294967295:w4294967295, part=27, addr=0xc0b02600, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (143097), 
Ready @ 143217 -   mf: uid=6509808, sid4294967295:w4294967295, part=27, addr=0xc0b02680, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (143117), 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=107469 n_nop=96014 n_act=891 n_pre=875 n_ref_event=0 n_req=2865 n_rd=358 n_rd_L2_A=0 n_write=0 n_wr_bk=10028 bw_util=0.09664
n_activity=27723 dram_eff=0.3746
bk0: 34a 104345i bk1: 48a 104624i bk2: 86a 104636i bk3: 82a 104324i bk4: 18a 104330i bk5: 18a 104379i bk6: 0a 104771i bk7: 0a 104467i bk8: 40a 104860i bk9: 32a 105035i bk10: 0a 104930i bk11: 0a 105171i bk12: 0a 105127i bk13: 0a 105264i bk14: 0a 105086i bk15: 0a 105086i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.689005
Row_Buffer_Locality_read = 0.935754
Row_Buffer_Locality_write = 0.653769
Bank_Level_Parallism = 2.084309
Bank_Level_Parallism_Col = 1.786041
Bank_Level_Parallism_Ready = 1.365781
write_to_read_ratio_blp_rw_average = 0.965577
GrpLevelPara = 1.482197 

BW Util details:
bwutil = 0.096642 
total_CMD = 107469 
util_bw = 10386 
Wasted_Col = 8306 
Wasted_Row = 3346 
Idle = 85431 

BW Util Bottlenecks: 
RCDc_limit = 209 
RCDWRc_limit = 4741 
WTRc_limit = 124 
RTWc_limit = 542 
CCDLc_limit = 5499 
rwq = 0 
CCDLc_limit_alone = 5463 
WTRc_limit_alone = 108 
RTWc_limit_alone = 522 

Commands details: 
total_CMD = 107469 
n_nop = 96014 
Read = 358 
Write = 0 
L2_Alloc = 0 
L2_WB = 10028 
n_act = 891 
n_pre = 875 
n_ref = 0 
n_req = 2865 
total_req = 10386 

Dual Bus Interface Util: 
issued_total_row = 1766 
issued_total_col = 10386 
Row_Bus_Util =  0.016433 
CoL_Bus_Util = 0.096642 
Either_Row_CoL_Bus_Util = 0.106589 
Issued_on_Two_Bus_Simul_Util = 0.006486 
issued_two_Eff = 0.060847 
queue_avg = 0.189748 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.189748
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=107469 n_nop=95916 n_act=962 n_pre=946 n_ref_event=0 n_req=2871 n_rd=368 n_rd_L2_A=0 n_write=0 n_wr_bk=10012 bw_util=0.09659
n_activity=27801 dram_eff=0.3734
bk0: 44a 104673i bk1: 48a 104860i bk2: 84a 104582i bk3: 84a 104674i bk4: 18a 104566i bk5: 18a 104247i bk6: 0a 104704i bk7: 0a 104517i bk8: 40a 104585i bk9: 32a 104514i bk10: 0a 105003i bk11: 0a 104886i bk12: 0a 104929i bk13: 0a 105093i bk14: 0a 104796i bk15: 0a 104821i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.664925
Row_Buffer_Locality_read = 0.932065
Row_Buffer_Locality_write = 0.625649
Bank_Level_Parallism = 2.097019
Bank_Level_Parallism_Col = 1.759520
Bank_Level_Parallism_Ready = 1.356069
write_to_read_ratio_blp_rw_average = 0.962486
GrpLevelPara = 1.486454 

BW Util details:
bwutil = 0.096586 
total_CMD = 107469 
util_bw = 10380 
Wasted_Col = 8528 
Wasted_Row = 3469 
Idle = 85092 

BW Util Bottlenecks: 
RCDc_limit = 220 
RCDWRc_limit = 5154 
WTRc_limit = 207 
RTWc_limit = 497 
CCDLc_limit = 5548 
rwq = 0 
CCDLc_limit_alone = 5512 
WTRc_limit_alone = 187 
RTWc_limit_alone = 481 

Commands details: 
total_CMD = 107469 
n_nop = 95916 
Read = 368 
Write = 0 
L2_Alloc = 0 
L2_WB = 10012 
n_act = 962 
n_pre = 946 
n_ref = 0 
n_req = 2871 
total_req = 10380 

Dual Bus Interface Util: 
issued_total_row = 1908 
issued_total_col = 10380 
Row_Bus_Util =  0.017754 
CoL_Bus_Util = 0.096586 
Either_Row_CoL_Bus_Util = 0.107501 
Issued_on_Two_Bus_Simul_Util = 0.006839 
issued_two_Eff = 0.063620 
queue_avg = 0.158418 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=37 avg=0.158418
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 2): 
Ready @ 143156 -   mf: uid=6509803, sid4294967295:w4294967295, part=29, addr=0xc0b02080, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (143056), 
Ready @ 143163 -   mf: uid=6509804, sid4294967295:w4294967295, part=29, addr=0xc0b97600, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (143063), 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=107469 n_nop=96013 n_act=854 n_pre=838 n_ref_event=0 n_req=2873 n_rd=368 n_rd_L2_A=0 n_write=0 n_wr_bk=10020 bw_util=0.09666
n_activity=27165 dram_eff=0.3824
bk0: 46a 104556i bk1: 50a 104843i bk2: 80a 104907i bk3: 84a 104705i bk4: 18a 104535i bk5: 18a 104774i bk6: 0a 104498i bk7: 0a 104742i bk8: 40a 104775i bk9: 32a 104601i bk10: 0a 104975i bk11: 0a 104853i bk12: 0a 105261i bk13: 0a 105158i bk14: 0a 105198i bk15: 0a 104973i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.702750
Row_Buffer_Locality_read = 0.940217
Row_Buffer_Locality_write = 0.667864
Bank_Level_Parallism = 2.062437
Bank_Level_Parallism_Col = 1.794543
Bank_Level_Parallism_Ready = 1.386022
write_to_read_ratio_blp_rw_average = 0.963071
GrpLevelPara = 1.512038 

BW Util details:
bwutil = 0.096660 
total_CMD = 107469 
util_bw = 10388 
Wasted_Col = 8009 
Wasted_Row = 3433 
Idle = 85639 

BW Util Bottlenecks: 
RCDc_limit = 193 
RCDWRc_limit = 4538 
WTRc_limit = 192 
RTWc_limit = 613 
CCDLc_limit = 5325 
rwq = 0 
CCDLc_limit_alone = 5257 
WTRc_limit_alone = 172 
RTWc_limit_alone = 565 

Commands details: 
total_CMD = 107469 
n_nop = 96013 
Read = 368 
Write = 0 
L2_Alloc = 0 
L2_WB = 10020 
n_act = 854 
n_pre = 838 
n_ref = 0 
n_req = 2873 
total_req = 10388 

Dual Bus Interface Util: 
issued_total_row = 1692 
issued_total_col = 10388 
Row_Bus_Util =  0.015744 
CoL_Bus_Util = 0.096660 
Either_Row_CoL_Bus_Util = 0.106598 
Issued_on_Two_Bus_Simul_Util = 0.005806 
issued_two_Eff = 0.054469 
queue_avg = 0.223190 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=55 avg=0.22319
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=107469 n_nop=95920 n_act=931 n_pre=915 n_ref_event=0 n_req=2891 n_rd=383 n_rd_L2_A=0 n_write=0 n_wr_bk=10032 bw_util=0.09691
n_activity=27399 dram_eff=0.3801
bk0: 52a 104331i bk1: 52a 104405i bk2: 90a 104194i bk3: 81a 104508i bk4: 18a 104429i bk5: 18a 104531i bk6: 0a 104761i bk7: 0a 104535i bk8: 40a 104651i bk9: 32a 104313i bk10: 0a 104986i bk11: 0a 104857i bk12: 0a 104796i bk13: 0a 104854i bk14: 0a 104699i bk15: 0a 105020i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.677966
Row_Buffer_Locality_read = 0.939948
Row_Buffer_Locality_write = 0.637959
Bank_Level_Parallism = 2.194113
Bank_Level_Parallism_Col = 1.882634
Bank_Level_Parallism_Ready = 1.444839
write_to_read_ratio_blp_rw_average = 0.965050
GrpLevelPara = 1.523341 

BW Util details:
bwutil = 0.096912 
total_CMD = 107469 
util_bw = 10415 
Wasted_Col = 8124 
Wasted_Row = 3577 
Idle = 85353 

BW Util Bottlenecks: 
RCDc_limit = 234 
RCDWRc_limit = 4776 
WTRc_limit = 104 
RTWc_limit = 696 
CCDLc_limit = 5379 
rwq = 0 
CCDLc_limit_alone = 5325 
WTRc_limit_alone = 93 
RTWc_limit_alone = 653 

Commands details: 
total_CMD = 107469 
n_nop = 95920 
Read = 383 
Write = 0 
L2_Alloc = 0 
L2_WB = 10032 
n_act = 931 
n_pre = 915 
n_ref = 0 
n_req = 2891 
total_req = 10415 

Dual Bus Interface Util: 
issued_total_row = 1846 
issued_total_col = 10415 
Row_Bus_Util =  0.017177 
CoL_Bus_Util = 0.096912 
Either_Row_CoL_Bus_Util = 0.107464 
Issued_on_Two_Bus_Simul_Util = 0.006625 
issued_two_Eff = 0.061650 
queue_avg = 0.230011 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=51 avg=0.230011
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=107469 n_nop=95986 n_act=883 n_pre=867 n_ref_event=0 n_req=2876 n_rd=370 n_rd_L2_A=0 n_write=0 n_wr_bk=10024 bw_util=0.09672
n_activity=27830 dram_eff=0.3735
bk0: 48a 104439i bk1: 50a 104538i bk2: 84a 104561i bk3: 80a 104245i bk4: 18a 104293i bk5: 18a 104551i bk6: 0a 104574i bk7: 0a 104679i bk8: 40a 104716i bk9: 32a 104739i bk10: 0a 104755i bk11: 0a 104950i bk12: 0a 105289i bk13: 0a 105123i bk14: 0a 104912i bk15: 0a 104595i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.692976
Row_Buffer_Locality_read = 0.940541
Row_Buffer_Locality_write = 0.656425
Bank_Level_Parallism = 2.146038
Bank_Level_Parallism_Col = 1.882946
Bank_Level_Parallism_Ready = 1.480854
write_to_read_ratio_blp_rw_average = 0.963825
GrpLevelPara = 1.523509 

BW Util details:
bwutil = 0.096716 
total_CMD = 107469 
util_bw = 10394 
Wasted_Col = 8180 
Wasted_Row = 3523 
Idle = 85372 

BW Util Bottlenecks: 
RCDc_limit = 187 
RCDWRc_limit = 4663 
WTRc_limit = 119 
RTWc_limit = 986 
CCDLc_limit = 5263 
rwq = 0 
CCDLc_limit_alone = 5212 
WTRc_limit_alone = 119 
RTWc_limit_alone = 935 

Commands details: 
total_CMD = 107469 
n_nop = 95986 
Read = 370 
Write = 0 
L2_Alloc = 0 
L2_WB = 10024 
n_act = 883 
n_pre = 867 
n_ref = 0 
n_req = 2876 
total_req = 10394 

Dual Bus Interface Util: 
issued_total_row = 1750 
issued_total_col = 10394 
Row_Bus_Util =  0.016284 
CoL_Bus_Util = 0.096716 
Either_Row_CoL_Bus_Util = 0.106849 
Issued_on_Two_Bus_Simul_Util = 0.006151 
issued_two_Eff = 0.057563 
queue_avg = 0.233286 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=61 avg=0.233286

========= L2 cache stats =========
L2_cache_bank[0]: Access = 16642, Miss = 8988, Miss_rate = 0.540, Pending_hits = 313, Reservation_fails = 1396
L2_cache_bank[1]: Access = 16530, Miss = 9006, Miss_rate = 0.545, Pending_hits = 348, Reservation_fails = 2613
L2_cache_bank[2]: Access = 16437, Miss = 8978, Miss_rate = 0.546, Pending_hits = 316, Reservation_fails = 750
L2_cache_bank[3]: Access = 16750, Miss = 9011, Miss_rate = 0.538, Pending_hits = 394, Reservation_fails = 1956
L2_cache_bank[4]: Access = 16357, Miss = 8981, Miss_rate = 0.549, Pending_hits = 278, Reservation_fails = 1123
L2_cache_bank[5]: Access = 16623, Miss = 9000, Miss_rate = 0.541, Pending_hits = 397, Reservation_fails = 4105
L2_cache_bank[6]: Access = 16331, Miss = 8981, Miss_rate = 0.550, Pending_hits = 279, Reservation_fails = 1073
L2_cache_bank[7]: Access = 16534, Miss = 9004, Miss_rate = 0.545, Pending_hits = 367, Reservation_fails = 3886
L2_cache_bank[8]: Access = 16283, Miss = 8994, Miss_rate = 0.552, Pending_hits = 303, Reservation_fails = 752
L2_cache_bank[9]: Access = 16002, Miss = 8992, Miss_rate = 0.562, Pending_hits = 355, Reservation_fails = 1613
L2_cache_bank[10]: Access = 16256, Miss = 8995, Miss_rate = 0.553, Pending_hits = 326, Reservation_fails = 730
L2_cache_bank[11]: Access = 15965, Miss = 8999, Miss_rate = 0.564, Pending_hits = 292, Reservation_fails = 1312
L2_cache_bank[12]: Access = 16225, Miss = 8988, Miss_rate = 0.554, Pending_hits = 292, Reservation_fails = 1504
L2_cache_bank[13]: Access = 16244, Miss = 8990, Miss_rate = 0.553, Pending_hits = 371, Reservation_fails = 1943
L2_cache_bank[14]: Access = 16223, Miss = 8969, Miss_rate = 0.553, Pending_hits = 315, Reservation_fails = 1327
L2_cache_bank[15]: Access = 16111, Miss = 9009, Miss_rate = 0.559, Pending_hits = 365, Reservation_fails = 2871
L2_cache_bank[16]: Access = 16343, Miss = 9007, Miss_rate = 0.551, Pending_hits = 343, Reservation_fails = 1298
L2_cache_bank[17]: Access = 16355, Miss = 9029, Miss_rate = 0.552, Pending_hits = 330, Reservation_fails = 2103
L2_cache_bank[18]: Access = 16398, Miss = 9002, Miss_rate = 0.549, Pending_hits = 354, Reservation_fails = 1179
L2_cache_bank[19]: Access = 16270, Miss = 9019, Miss_rate = 0.554, Pending_hits = 361, Reservation_fails = 2450
L2_cache_bank[20]: Access = 16416, Miss = 8991, Miss_rate = 0.548, Pending_hits = 322, Reservation_fails = 1202
L2_cache_bank[21]: Access = 16299, Miss = 8986, Miss_rate = 0.551, Pending_hits = 386, Reservation_fails = 3814
L2_cache_bank[22]: Access = 16419, Miss = 8996, Miss_rate = 0.548, Pending_hits = 316, Reservation_fails = 942
L2_cache_bank[23]: Access = 16153, Miss = 8986, Miss_rate = 0.556, Pending_hits = 348, Reservation_fails = 2799
L2_cache_bank[24]: Access = 16367, Miss = 9005, Miss_rate = 0.550, Pending_hits = 300, Reservation_fails = 1375
L2_cache_bank[25]: Access = 16354, Miss = 8999, Miss_rate = 0.550, Pending_hits = 382, Reservation_fails = 2311
L2_cache_bank[26]: Access = 16291, Miss = 8987, Miss_rate = 0.552, Pending_hits = 334, Reservation_fails = 981
L2_cache_bank[27]: Access = 16300, Miss = 8990, Miss_rate = 0.552, Pending_hits = 358, Reservation_fails = 2347
L2_cache_bank[28]: Access = 16414, Miss = 9018, Miss_rate = 0.549, Pending_hits = 321, Reservation_fails = 1339
L2_cache_bank[29]: Access = 16457, Miss = 9020, Miss_rate = 0.548, Pending_hits = 360, Reservation_fails = 2348
L2_cache_bank[30]: Access = 16385, Miss = 9008, Miss_rate = 0.550, Pending_hits = 297, Reservation_fails = 1405
L2_cache_bank[31]: Access = 16216, Miss = 9024, Miss_rate = 0.556, Pending_hits = 344, Reservation_fails = 2956
L2_cache_bank[32]: Access = 16789, Miss = 9027, Miss_rate = 0.538, Pending_hits = 389, Reservation_fails = 1760
L2_cache_bank[33]: Access = 16172, Miss = 8999, Miss_rate = 0.556, Pending_hits = 302, Reservation_fails = 1627
L2_cache_bank[34]: Access = 16735, Miss = 9039, Miss_rate = 0.540, Pending_hits = 355, Reservation_fails = 1716
L2_cache_bank[35]: Access = 16177, Miss = 9005, Miss_rate = 0.557, Pending_hits = 325, Reservation_fails = 2268
L2_cache_bank[36]: Access = 16276, Miss = 8998, Miss_rate = 0.553, Pending_hits = 336, Reservation_fails = 1678
L2_cache_bank[37]: Access = 16198, Miss = 8977, Miss_rate = 0.554, Pending_hits = 317, Reservation_fails = 1069
L2_cache_bank[38]: Access = 16206, Miss = 9027, Miss_rate = 0.557, Pending_hits = 371, Reservation_fails = 2552
L2_cache_bank[39]: Access = 16149, Miss = 8976, Miss_rate = 0.556, Pending_hits = 331, Reservation_fails = 2838
L2_cache_bank[40]: Access = 16716, Miss = 9011, Miss_rate = 0.539, Pending_hits = 351, Reservation_fails = 843
L2_cache_bank[41]: Access = 16250, Miss = 8960, Miss_rate = 0.551, Pending_hits = 317, Reservation_fails = 1519
L2_cache_bank[42]: Access = 17159, Miss = 9007, Miss_rate = 0.525, Pending_hits = 357, Reservation_fails = 1805
L2_cache_bank[43]: Access = 16272, Miss = 8946, Miss_rate = 0.550, Pending_hits = 335, Reservation_fails = 1519
L2_cache_bank[44]: Access = 17085, Miss = 9008, Miss_rate = 0.527, Pending_hits = 381, Reservation_fails = 1747
L2_cache_bank[45]: Access = 16279, Miss = 8979, Miss_rate = 0.552, Pending_hits = 296, Reservation_fails = 1071
L2_cache_bank[46]: Access = 16831, Miss = 9011, Miss_rate = 0.535, Pending_hits = 365, Reservation_fails = 2236
L2_cache_bank[47]: Access = 16445, Miss = 8978, Miss_rate = 0.546, Pending_hits = 352, Reservation_fails = 1683
L2_cache_bank[48]: Access = 17401, Miss = 9028, Miss_rate = 0.519, Pending_hits = 344, Reservation_fails = 1451
L2_cache_bank[49]: Access = 16541, Miss = 9008, Miss_rate = 0.545, Pending_hits = 282, Reservation_fails = 1618
L2_cache_bank[50]: Access = 17088, Miss = 9029, Miss_rate = 0.528, Pending_hits = 338, Reservation_fails = 1653
L2_cache_bank[51]: Access = 16362, Miss = 9008, Miss_rate = 0.551, Pending_hits = 316, Reservation_fails = 1469
L2_cache_bank[52]: Access = 17255, Miss = 9015, Miss_rate = 0.522, Pending_hits = 331, Reservation_fails = 2014
L2_cache_bank[53]: Access = 16263, Miss = 8973, Miss_rate = 0.552, Pending_hits = 315, Reservation_fails = 1763
L2_cache_bank[54]: Access = 16939, Miss = 9011, Miss_rate = 0.532, Pending_hits = 318, Reservation_fails = 1634
L2_cache_bank[55]: Access = 16196, Miss = 8987, Miss_rate = 0.555, Pending_hits = 315, Reservation_fails = 2637
L2_cache_bank[56]: Access = 16494, Miss = 9015, Miss_rate = 0.547, Pending_hits = 341, Reservation_fails = 1478
L2_cache_bank[57]: Access = 16493, Miss = 8968, Miss_rate = 0.544, Pending_hits = 327, Reservation_fails = 1827
L2_cache_bank[58]: Access = 16828, Miss = 8998, Miss_rate = 0.535, Pending_hits = 316, Reservation_fails = 1255
L2_cache_bank[59]: Access = 16517, Miss = 8972, Miss_rate = 0.543, Pending_hits = 336, Reservation_fails = 1516
L2_cache_bank[60]: Access = 17129, Miss = 8997, Miss_rate = 0.525, Pending_hits = 318, Reservation_fails = 1613
L2_cache_bank[61]: Access = 16559, Miss = 9003, Miss_rate = 0.544, Pending_hits = 326, Reservation_fails = 1965
L2_cache_bank[62]: Access = 16982, Miss = 8991, Miss_rate = 0.529, Pending_hits = 310, Reservation_fails = 1944
L2_cache_bank[63]: Access = 16526, Miss = 9005, Miss_rate = 0.545, Pending_hits = 343, Reservation_fails = 1936
L2_total_cache_accesses = 1054262
L2_total_cache_misses = 575908
L2_total_cache_miss_rate = 0.5463
L2_total_cache_pending_hits = 21423
L2_total_cache_reservation_fails = 115507
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 452992
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 21423
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 3108
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 115507
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 8680
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3939
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 125738
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 438382
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 486203
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 568059

ABBOOOV!
 PC=0x10888 (cudaDataLoader.15.sm_50.ptx:1956) st.global.f32 [%rd2], %f704; total: 339, miss: 339
 PC=0x108d0 (cudaDataLoader.15.sm_50.ptx:1968) st.global.f32 [%rd162], %f705; total: 423, miss: 423
 PC=0x10910 (cudaDataLoader.15.sm_50.ptx:1979) st.global.f32 [%rd165], %f706; total: 339, miss: 339
 PC=0x10950 (cudaDataLoader.15.sm_50.ptx:1990) st.global.f32 [%rd168], %f707; total: 423, miss: 423
 PC=0x10990 (cudaDataLoader.15.sm_50.ptx:2001) st.global.f32 [%rd171], %f708; total: 339, miss: 339
 PC=0x109d0 (cudaDataLoader.15.sm_50.ptx:2012) st.global.f32 [%rd174], %f709; total: 423, miss: 423
 PC=0x10a10 (cudaDataLoader.15.sm_50.ptx:2023) st.global.f32 [%rd177], %f710; total: 339, miss: 339
 PC=0x10a50 (cudaDataLoader.15.sm_50.ptx:2034) st.global.f32 [%rd180], %f711; total: 423, miss: 423
 PC=0x10a90 (cudaDataLoader.15.sm_50.ptx:2045) st.global.f32 [%rd183], %f712; total: 339, miss: 339
 PC=0x10ad0 (cudaDataLoader.15.sm_50.ptx:2056) st.global.f32 [%rd186], %f713; total: 423, miss: 423
 PC=0x10c68 (cudaDataLoader.15.sm_50.ptx:2127) st.global.f32 [%rd2], %f101; total: 30171, miss: 29832
 PC=0x10c80 (cudaDataLoader.15.sm_50.ptx:2130) st.global.f32 [%rd128], %f102; total: 37647, miss: 37510
 PC=0x10c90 (cudaDataLoader.15.sm_50.ptx:2132) st.global.f32 [%rd129], %f103; total: 30171, miss: 30171
 PC=0x10ca0 (cudaDataLoader.15.sm_50.ptx:2134) st.global.f32 [%rd130], %f104; total: 37647, miss: 37647
 PC=0x10cb0 (cudaDataLoader.15.sm_50.ptx:2136) st.global.f32 [%rd131], %f105; total: 30171, miss: 30171
 PC=0x10cc0 (cudaDataLoader.15.sm_50.ptx:2138) st.global.f32 [%rd132], %f106; total: 37647, miss: 37647
 PC=0x10cd0 (cudaDataLoader.15.sm_50.ptx:2140) st.global.f32 [%rd133], %f107; total: 30171, miss: 30171
 PC=0x10ce0 (cudaDataLoader.15.sm_50.ptx:2142) st.global.f32 [%rd134], %f108; total: 37647, miss: 37647
 PC=0x10cf0 (cudaDataLoader.15.sm_50.ptx:2144) st.global.f32 [%rd135], %f109; total: 30171, miss: 30171
 PC=0x10d00 (cudaDataLoader.15.sm_50.ptx:2146) st.global.f32 [%rd136], %f110; total: 37647, miss: 37647
 PC=0x10d10 (cudaDataLoader.15.sm_50.ptx:2148) st.global.f32 [%rd137], %f111; total: 30171, miss: 30171
 PC=0x10d20 (cudaDataLoader.15.sm_50.ptx:2150) st.global.f32 [%rd138], %f112; total: 37647, miss: 37647
 PC=0x10d30 (cudaDataLoader.15.sm_50.ptx:2152) st.global.f32 [%rd139], %f113; total: 30171, miss: 30171
 PC=0x10d40 (cudaDataLoader.15.sm_50.ptx:2154) st.global.f32 [%rd140], %f114; total: 37647, miss: 37647
 PC=0x10d50 (cudaDataLoader.15.sm_50.ptx:2156) st.global.f32 [%rd141], %f115; total: 30171, miss: 30171
 PC=0x10d60 (cudaDataLoader.15.sm_50.ptx:2158) st.global.f32 [%rd142], %f116; total: 37647, miss: 37647
 PC=0x55f48 (cudaDataLoader.20.sm_50.ptx:18389) ld.global.nc.f32 %f83, [%rd39]; total: 258, miss: 0
 PC=0x55f68 (cudaDataLoader.20.sm_50.ptx:18395) ld.global.nc.f32 %f84, [%rd40]; total: 172, miss: 0
 PC=0x55f88 (cudaDataLoader.20.sm_50.ptx:18401) ld.global.nc.f32 %f85, [%rd41]; total: 172, miss: 0
 PC=0x55fc0 (cudaDataLoader.20.sm_50.ptx:18412) ld.global.nc.f32 %f89, [%rd43]; total: 74, miss: 0
 PC=0x564d0 (cudaDataLoader.20.sm_50.ptx:18634) ld.global.nc.f32 %f211, [%rd110]; total: 16937, miss: 15141
 PC=0x566d8 (cudaDataLoader.20.sm_50.ptx:18718) st.global.f32 [%rd19], %f284; total: 3048, miss: 1524
 PC=0x56740 (cudaDataLoader.20.sm_50.ptx:18738) st.global.f32 [%rd20], %f285; total: 3048, miss: 1109
 PC=0xeae60 (cudaDataLoader.10.sm_61.ptx:56) ld.global.f32 %f1, [%rd12]; total: 12216, miss: 0
 PC=0xeae68 (cudaDataLoader.10.sm_61.ptx:57) ld.global.u32 %r11, [%rd6]; total: 2037, miss: 0
 PC=0xeaea0 (cudaDataLoader.10.sm_61.ptx:64) atom.global.add.f32 %f2, [%rd17], %f1; total: 50712, miss: 40741
 PC=0xeaf8 (cudaDataLoader.15.sm_50.ptx:925) ld.global.f32 %f139, [%rd262]; total: 37068, miss: 12768
 PC=0xeb30 (cudaDataLoader.15.sm_50.ptx:932) ld.global.f32 %f140, [%rd7]; total: 39738, miss: 15312
 PC=0xeb48 (cudaDataLoader.15.sm_50.ptx:935) ld.global.f32 %f141, [%rd95]; total: 40893, miss: 16504
 PC=0xeb558 (cudaDataLoader.12.sm_61.ptx:48) ld.global.u32 %r8, [%rd6]; total: 1374, miss: 0
 PC=0xeb5a0 (cudaDataLoader.12.sm_61.ptx:57) ld.global.f32 %f1, [%rd12]; total: 5801, miss: 0
 PC=0xeb5d0 (cudaDataLoader.12.sm_61.ptx:63) st.global.f32 [%rd15], %f2; total: 15609, miss: 15609
 PC=0xeb60 (cudaDataLoader.15.sm_50.ptx:938) ld.global.f32 %f142, [%rd96]; total: 42924, miss: 18539
 PC=0xeba0 (cudaDataLoader.15.sm_50.ptx:950) ld.global.f32 %f135, [%rd262]; total: 420, miss: 164
 PC=0xebf0 (cudaDataLoader.15.sm_50.ptx:963) ld.global.f32 %f136, [%rd7]; total: 415, miss: 155
 PC=0xec58 (cudaDataLoader.15.sm_50.ptx:979) ld.global.f32 %f137, [%rd76]; total: 385, miss: 255
 PC=0xfef8 (cudaDataLoader.15.sm_50.ptx:1587) ld.global.f32 %f143, [%rd102]; total: 350114, miss: 29139
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 115507
L2_cache_data_port_util = 0.084
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=1054262
icnt_total_pkts_simt_to_mem=1054262
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 1054262
Req_Network_cycles = 143125
Req_Network_injected_packets_per_cycle =       7.3660 
Req_Network_conflicts_per_cycle =       5.3913
Req_Network_conflicts_per_cycle_util =       7.6387
Req_Bank_Level_Parallism =      10.4366
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       3.6074
Req_Network_out_buffer_full_per_cycle =       0.0014
Req_Network_out_buffer_avg_util =       1.0947

Reply_Network_injected_packets_num = 1054262
Reply_Network_cycles = 143125
Reply_Network_injected_packets_per_cycle =        7.3660
Reply_Network_conflicts_per_cycle =        3.3396
Reply_Network_conflicts_per_cycle_util =       4.7069
Reply_Bank_Level_Parallism =      10.3818
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.3849
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0921
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 18 min, 39 sec (1119 sec)
gpgpu_simulation_rate = 224664 (inst/sec)
gpgpu_simulation_rate = 127 (cycle/sec)
gpgpu_silicon_slowdown = 8913385x
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
out max size: 18956
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff55e481d8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff55e481d0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fff55e481c8..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff55e481c4..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff55e481c0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff55e481bc..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fff55e481f0..

GPGPU-Sim PTX: cudaLaunch for 0x0x40c5f6 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z14scatter_kernelIfL13ReductionType0EEvPKfPKiPfiiii 
GPGPU-Sim PTX: pushing kernel '_Z14scatter_kernelIfL13ReductionType0EEvPKfPKiPfiiii' to stream 0, gridDim= (38,1,1) blockDim = (1024,1,1) 
GPGPU-Sim uArch: Shader 36 bind to kernel 8 '_Z14scatter_kernelIfL13ReductionType0EEvPKfPKiPfiiii'
GPGPU-Sim uArch: CTA/core = 2, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 128KB
GPGPU-Sim uArch: Shader 37 bind to kernel 8 '_Z14scatter_kernelIfL13ReductionType0EEvPKfPKiPfiiii'
GPGPU-Sim uArch: Shader 38 bind to kernel 8 '_Z14scatter_kernelIfL13ReductionType0EEvPKfPKiPfiiii'
GPGPU-Sim uArch: Shader 39 bind to kernel 8 '_Z14scatter_kernelIfL13ReductionType0EEvPKfPKiPfiiii'
GPGPU-Sim uArch: Shader 40 bind to kernel 8 '_Z14scatter_kernelIfL13ReductionType0EEvPKfPKiPfiiii'
GPGPU-Sim uArch: Shader 41 bind to kernel 8 '_Z14scatter_kernelIfL13ReductionType0EEvPKfPKiPfiiii'
GPGPU-Sim uArch: Shader 42 bind to kernel 8 '_Z14scatter_kernelIfL13ReductionType0EEvPKfPKiPfiiii'
GPGPU-Sim uArch: Shader 43 bind to kernel 8 '_Z14scatter_kernelIfL13ReductionType0EEvPKfPKiPfiiii'
GPGPU-Sim uArch: Shader 44 bind to kernel 8 '_Z14scatter_kernelIfL13ReductionType0EEvPKfPKiPfiiii'
GPGPU-Sim uArch: Shader 45 bind to kernel 8 '_Z14scatter_kernelIfL13ReductionType0EEvPKfPKiPfiiii'
GPGPU-Sim uArch: Shader 46 bind to kernel 8 '_Z14scatter_kernelIfL13ReductionType0EEvPKfPKiPfiiii'
GPGPU-Sim uArch: Shader 47 bind to kernel 8 '_Z14scatter_kernelIfL13ReductionType0EEvPKfPKiPfiiii'
GPGPU-Sim uArch: Shader 48 bind to kernel 8 '_Z14scatter_kernelIfL13ReductionType0EEvPKfPKiPfiiii'
GPGPU-Sim uArch: Shader 49 bind to kernel 8 '_Z14scatter_kernelIfL13ReductionType0EEvPKfPKiPfiiii'
GPGPU-Sim uArch: Shader 50 bind to kernel 8 '_Z14scatter_kernelIfL13ReductionType0EEvPKfPKiPfiiii'
GPGPU-Sim uArch: Shader 51 bind to kernel 8 '_Z14scatter_kernelIfL13ReductionType0EEvPKfPKiPfiiii'
GPGPU-Sim uArch: Shader 52 bind to kernel 8 '_Z14scatter_kernelIfL13ReductionType0EEvPKfPKiPfiiii'
GPGPU-Sim uArch: Shader 53 bind to kernel 8 '_Z14scatter_kernelIfL13ReductionType0EEvPKfPKiPfiiii'
GPGPU-Sim uArch: Shader 54 bind to kernel 8 '_Z14scatter_kernelIfL13ReductionType0EEvPKfPKiPfiiii'
GPGPU-Sim uArch: Shader 55 bind to kernel 8 '_Z14scatter_kernelIfL13ReductionType0EEvPKfPKiPfiiii'
GPGPU-Sim uArch: Shader 56 bind to kernel 8 '_Z14scatter_kernelIfL13ReductionType0EEvPKfPKiPfiiii'
GPGPU-Sim uArch: Shader 57 bind to kernel 8 '_Z14scatter_kernelIfL13ReductionType0EEvPKfPKiPfiiii'
GPGPU-Sim uArch: Shader 58 bind to kernel 8 '_Z14scatter_kernelIfL13ReductionType0EEvPKfPKiPfiiii'
GPGPU-Sim uArch: Shader 59 bind to kernel 8 '_Z14scatter_kernelIfL13ReductionType0EEvPKfPKiPfiiii'
GPGPU-Sim uArch: Shader 60 bind to kernel 8 '_Z14scatter_kernelIfL13ReductionType0EEvPKfPKiPfiiii'
GPGPU-Sim uArch: Shader 61 bind to kernel 8 '_Z14scatter_kernelIfL13ReductionType0EEvPKfPKiPfiiii'
GPGPU-Sim uArch: Shader 62 bind to kernel 8 '_Z14scatter_kernelIfL13ReductionType0EEvPKfPKiPfiiii'
GPGPU-Sim uArch: Shader 63 bind to kernel 8 '_Z14scatter_kernelIfL13ReductionType0EEvPKfPKiPfiiii'
GPGPU-Sim uArch: Shader 64 bind to kernel 8 '_Z14scatter_kernelIfL13ReductionType0EEvPKfPKiPfiiii'
GPGPU-Sim uArch: Shader 65 bind to kernel 8 '_Z14scatter_kernelIfL13ReductionType0EEvPKfPKiPfiiii'
GPGPU-Sim uArch: Shader 66 bind to kernel 8 '_Z14scatter_kernelIfL13ReductionType0EEvPKfPKiPfiiii'
GPGPU-Sim uArch: Shader 67 bind to kernel 8 '_Z14scatter_kernelIfL13ReductionType0EEvPKfPKiPfiiii'
GPGPU-Sim uArch: Shader 68 bind to kernel 8 '_Z14scatter_kernelIfL13ReductionType0EEvPKfPKiPfiiii'
GPGPU-Sim uArch: Shader 69 bind to kernel 8 '_Z14scatter_kernelIfL13ReductionType0EEvPKfPKiPfiiii'
GPGPU-Sim uArch: Shader 70 bind to kernel 8 '_Z14scatter_kernelIfL13ReductionType0EEvPKfPKiPfiiii'
GPGPU-Sim uArch: Shader 71 bind to kernel 8 '_Z14scatter_kernelIfL13ReductionType0EEvPKfPKiPfiiii'
GPGPU-Sim uArch: Shader 72 bind to kernel 8 '_Z14scatter_kernelIfL13ReductionType0EEvPKfPKiPfiiii'
GPGPU-Sim uArch: Shader 73 bind to kernel 8 '_Z14scatter_kernelIfL13ReductionType0EEvPKfPKiPfiiii'
Destroy streams for kernel 8: size 0
debug scatter kernel launched
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
kernel_name = _Z14scatter_kernelIfL13ReductionType0EEvPKfPKiPfiiii 
kernel_launch_uid = 8 
gpu_sim_cycle = 6709
gpu_sim_insn = 1265916
gpu_ipc =     188.6892
gpu_tot_sim_cycle = 149834
gpu_tot_sim_insn = 252665749
gpu_tot_ipc =    1686.3044
gpu_tot_issued_cta = 4239
gpu_occupancy = 42.1454% 
gpu_tot_occupancy = 21.9542% 
max_total_param_size = 0
gpu_stall_dramfull = 69258
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       2.3491
partiton_level_parallism_total  =       7.1414
partiton_level_parallism_util =      19.5534
partiton_level_parallism_util_total  =      10.5024
L2_BW  =      85.0932 GB/Sec
L2_BW_total  =     258.6895 GB/Sec
gpu_total_sim_rate=221248

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 16536, Miss = 13355, Miss_rate = 0.808, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 15974, Miss = 13622, Miss_rate = 0.853, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 16248, Miss = 13718, Miss_rate = 0.844, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 16568, Miss = 13781, Miss_rate = 0.832, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 16038, Miss = 13532, Miss_rate = 0.844, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 15935, Miss = 13505, Miss_rate = 0.848, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 15603, Miss = 13667, Miss_rate = 0.876, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 15317, Miss = 13482, Miss_rate = 0.880, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 15603, Miss = 13687, Miss_rate = 0.877, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 16165, Miss = 13310, Miss_rate = 0.823, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 15572, Miss = 12262, Miss_rate = 0.787, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 15318, Miss = 13276, Miss_rate = 0.867, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 15780, Miss = 14100, Miss_rate = 0.894, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 15350, Miss = 13071, Miss_rate = 0.852, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 15990, Miss = 13160, Miss_rate = 0.823, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 15638, Miss = 12570, Miss_rate = 0.804, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 16101, Miss = 13042, Miss_rate = 0.810, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 15946, Miss = 13708, Miss_rate = 0.860, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 15936, Miss = 13720, Miss_rate = 0.861, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 15907, Miss = 12913, Miss_rate = 0.812, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 15904, Miss = 13595, Miss_rate = 0.855, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 15907, Miss = 13336, Miss_rate = 0.838, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 16600, Miss = 13991, Miss_rate = 0.843, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 15723, Miss = 13393, Miss_rate = 0.852, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 15872, Miss = 13559, Miss_rate = 0.854, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 16274, Miss = 13316, Miss_rate = 0.818, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 16623, Miss = 13820, Miss_rate = 0.831, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 15997, Miss = 14290, Miss_rate = 0.893, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 16168, Miss = 14193, Miss_rate = 0.878, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 15988, Miss = 13481, Miss_rate = 0.843, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 15925, Miss = 13642, Miss_rate = 0.857, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 16851, Miss = 14075, Miss_rate = 0.835, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 16521, Miss = 14155, Miss_rate = 0.857, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 16613, Miss = 14133, Miss_rate = 0.851, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 16493, Miss = 14265, Miss_rate = 0.865, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 16177, Miss = 13996, Miss_rate = 0.865, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 16308, Miss = 13960, Miss_rate = 0.856, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 16443, Miss = 14157, Miss_rate = 0.861, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 16378, Miss = 14159, Miss_rate = 0.865, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 15964, Miss = 13503, Miss_rate = 0.846, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 16068, Miss = 13823, Miss_rate = 0.860, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 15715, Miss = 13889, Miss_rate = 0.884, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 16890, Miss = 13606, Miss_rate = 0.806, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 16328, Miss = 13657, Miss_rate = 0.836, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 16523, Miss = 13752, Miss_rate = 0.832, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 16032, Miss = 13461, Miss_rate = 0.840, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[46]: Access = 16400, Miss = 13958, Miss_rate = 0.851, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[47]: Access = 15511, Miss = 13455, Miss_rate = 0.867, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[48]: Access = 16340, Miss = 13327, Miss_rate = 0.816, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[49]: Access = 16703, Miss = 14058, Miss_rate = 0.842, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[50]: Access = 16351, Miss = 13965, Miss_rate = 0.854, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[51]: Access = 16400, Miss = 13831, Miss_rate = 0.843, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[52]: Access = 16317, Miss = 13898, Miss_rate = 0.852, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[53]: Access = 16320, Miss = 14166, Miss_rate = 0.868, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[54]: Access = 16526, Miss = 14419, Miss_rate = 0.873, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[55]: Access = 16977, Miss = 13757, Miss_rate = 0.810, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[56]: Access = 16054, Miss = 13629, Miss_rate = 0.849, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[57]: Access = 16724, Miss = 13700, Miss_rate = 0.819, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[58]: Access = 15989, Miss = 13564, Miss_rate = 0.848, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[59]: Access = 16650, Miss = 13780, Miss_rate = 0.828, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[60]: Access = 16092, Miss = 13768, Miss_rate = 0.856, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[61]: Access = 16564, Miss = 14247, Miss_rate = 0.860, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[62]: Access = 16491, Miss = 14223, Miss_rate = 0.862, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[63]: Access = 16736, Miss = 13703, Miss_rate = 0.819, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[64]: Access = 16346, Miss = 14651, Miss_rate = 0.896, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[65]: Access = 16059, Miss = 13757, Miss_rate = 0.857, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[66]: Access = 16046, Miss = 13640, Miss_rate = 0.850, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[67]: Access = 16330, Miss = 13934, Miss_rate = 0.853, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[68]: Access = 16690, Miss = 14944, Miss_rate = 0.895, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[69]: Access = 16519, Miss = 14346, Miss_rate = 0.868, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[70]: Access = 15836, Miss = 14103, Miss_rate = 0.891, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[71]: Access = 16180, Miss = 13868, Miss_rate = 0.857, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[72]: Access = 16259, Miss = 14175, Miss_rate = 0.872, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[73]: Access = 15728, Miss = 13615, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[74]: Access = 15576, Miss = 13382, Miss_rate = 0.859, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[75]: Access = 15830, Miss = 13431, Miss_rate = 0.848, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[76]: Access = 15974, Miss = 13419, Miss_rate = 0.840, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[77]: Access = 16228, Miss = 13399, Miss_rate = 0.826, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[78]: Access = 15595, Miss = 13518, Miss_rate = 0.867, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[79]: Access = 16148, Miss = 13526, Miss_rate = 0.838, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 1292299
	L1D_total_cache_misses = 1097844
	L1D_total_cache_miss_rate = 0.8495
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.024
	L1D_cache_fill_port_util = 0.059
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 194235
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 370818
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 159187
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 220
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 567832
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 7
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 724240
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 568059

ABBOOOV!
 PC=0x10888 (cudaDataLoader.15.sm_50.ptx:1956) st.global.f32 [%rd2], %f704; total: 339, miss: 339
 PC=0x108d0 (cudaDataLoader.15.sm_50.ptx:1968) st.global.f32 [%rd162], %f705; total: 423, miss: 423
 PC=0x10910 (cudaDataLoader.15.sm_50.ptx:1979) st.global.f32 [%rd165], %f706; total: 339, miss: 339
 PC=0x10950 (cudaDataLoader.15.sm_50.ptx:1990) st.global.f32 [%rd168], %f707; total: 423, miss: 423
 PC=0x10990 (cudaDataLoader.15.sm_50.ptx:2001) st.global.f32 [%rd171], %f708; total: 339, miss: 339
 PC=0x109d0 (cudaDataLoader.15.sm_50.ptx:2012) st.global.f32 [%rd174], %f709; total: 423, miss: 423
 PC=0x10a10 (cudaDataLoader.15.sm_50.ptx:2023) st.global.f32 [%rd177], %f710; total: 339, miss: 339
 PC=0x10a50 (cudaDataLoader.15.sm_50.ptx:2034) st.global.f32 [%rd180], %f711; total: 423, miss: 423
 PC=0x10a90 (cudaDataLoader.15.sm_50.ptx:2045) st.global.f32 [%rd183], %f712; total: 339, miss: 339
 PC=0x10ad0 (cudaDataLoader.15.sm_50.ptx:2056) st.global.f32 [%rd186], %f713; total: 423, miss: 423
 PC=0x10c68 (cudaDataLoader.15.sm_50.ptx:2127) st.global.f32 [%rd2], %f101; total: 30171, miss: 30011
 PC=0x10c80 (cudaDataLoader.15.sm_50.ptx:2130) st.global.f32 [%rd128], %f102; total: 37647, miss: 37596
 PC=0x10c90 (cudaDataLoader.15.sm_50.ptx:2132) st.global.f32 [%rd129], %f103; total: 30171, miss: 30171
 PC=0x10ca0 (cudaDataLoader.15.sm_50.ptx:2134) st.global.f32 [%rd130], %f104; total: 37647, miss: 37647
 PC=0x10cb0 (cudaDataLoader.15.sm_50.ptx:2136) st.global.f32 [%rd131], %f105; total: 30171, miss: 30171
 PC=0x10cc0 (cudaDataLoader.15.sm_50.ptx:2138) st.global.f32 [%rd132], %f106; total: 37647, miss: 37647
 PC=0x10cd0 (cudaDataLoader.15.sm_50.ptx:2140) st.global.f32 [%rd133], %f107; total: 30171, miss: 30171
 PC=0x10ce0 (cudaDataLoader.15.sm_50.ptx:2142) st.global.f32 [%rd134], %f108; total: 37647, miss: 37647
 PC=0x10cf0 (cudaDataLoader.15.sm_50.ptx:2144) st.global.f32 [%rd135], %f109; total: 30171, miss: 30171
 PC=0x10d00 (cudaDataLoader.15.sm_50.ptx:2146) st.global.f32 [%rd136], %f110; total: 37647, miss: 37647
 PC=0x10d10 (cudaDataLoader.15.sm_50.ptx:2148) st.global.f32 [%rd137], %f111; total: 30171, miss: 30171
 PC=0x10d20 (cudaDataLoader.15.sm_50.ptx:2150) st.global.f32 [%rd138], %f112; total: 37647, miss: 37647
 PC=0x10d30 (cudaDataLoader.15.sm_50.ptx:2152) st.global.f32 [%rd139], %f113; total: 30171, miss: 30171
 PC=0x10d40 (cudaDataLoader.15.sm_50.ptx:2154) st.global.f32 [%rd140], %f114; total: 37647, miss: 37647
 PC=0x10d50 (cudaDataLoader.15.sm_50.ptx:2156) st.global.f32 [%rd141], %f115; total: 30171, miss: 30171
 PC=0x10d60 (cudaDataLoader.15.sm_50.ptx:2158) st.global.f32 [%rd142], %f116; total: 37647, miss: 37647
 PC=0x55f48 (cudaDataLoader.20.sm_50.ptx:18389) ld.global.nc.f32 %f83, [%rd39]; total: 344, miss: 344
 PC=0x55f68 (cudaDataLoader.20.sm_50.ptx:18395) ld.global.nc.f32 %f84, [%rd40]; total: 516, miss: 265
 PC=0x55f88 (cudaDataLoader.20.sm_50.ptx:18401) ld.global.nc.f32 %f85, [%rd41]; total: 516, miss: 344
 PC=0x55fc0 (cudaDataLoader.20.sm_50.ptx:18412) ld.global.nc.f32 %f89, [%rd43]; total: 430, miss: 234
 PC=0x564d0 (cudaDataLoader.20.sm_50.ptx:18634) ld.global.nc.f32 %f211, [%rd110]; total: 10500, miss: 10500
 PC=0x566d8 (cudaDataLoader.20.sm_50.ptx:18718) st.global.f32 [%rd19], %f284; total: 3048, miss: 3048
 PC=0x56740 (cudaDataLoader.20.sm_50.ptx:18738) st.global.f32 [%rd20], %f285; total: 3048, miss: 3039
 PC=0xeae60 (cudaDataLoader.10.sm_61.ptx:56) ld.global.f32 %f1, [%rd12]; total: 16967, miss: 16967
 PC=0xeae68 (cudaDataLoader.10.sm_61.ptx:57) ld.global.u32 %r11, [%rd6]; total: 5770, miss: 5770
 PC=0xeaf8 (cudaDataLoader.15.sm_50.ptx:925) ld.global.f32 %f139, [%rd262]; total: 30616, miss: 29376
 PC=0xeb30 (cudaDataLoader.15.sm_50.ptx:932) ld.global.f32 %f140, [%rd7]; total: 30616, miss: 30236
 PC=0xeb48 (cudaDataLoader.15.sm_50.ptx:935) ld.global.f32 %f141, [%rd95]; total: 30616, miss: 30376
 PC=0xeb558 (cudaDataLoader.12.sm_61.ptx:48) ld.global.u32 %r8, [%rd6]; total: 4412, miss: 4412
 PC=0xeb5a0 (cudaDataLoader.12.sm_61.ptx:57) ld.global.f32 %f1, [%rd12]; total: 11381, miss: 11353
 PC=0xeb5d0 (cudaDataLoader.12.sm_61.ptx:63) st.global.f32 [%rd15], %f2; total: 15609, miss: 15609
 PC=0xeb60 (cudaDataLoader.15.sm_50.ptx:938) ld.global.f32 %f142, [%rd96]; total: 30616, miss: 30400
 PC=0xeba0 (cudaDataLoader.15.sm_50.ptx:950) ld.global.f32 %f135, [%rd262]; total: 344, miss: 329
 PC=0xebf0 (cudaDataLoader.15.sm_50.ptx:963) ld.global.f32 %f136, [%rd7]; total: 344, miss: 344
 PC=0xec58 (cudaDataLoader.15.sm_50.ptx:979) ld.global.f32 %f137, [%rd76]; total: 172, miss: 172
 PC=0xfef8 (cudaDataLoader.15.sm_50.ptx:1587) ld.global.f32 %f143, [%rd102]; total: 550080, miss: 358583

Total_core_cache_fail_stats:
ctas_completed 4239, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
7327, 7307, 7297, 7277, 8314, 8294, 7299, 7279, 6997, 6881, 6997, 6997, 6997, 6997, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 102, 
gpgpu_n_tot_thrd_icount = 259337152
gpgpu_n_tot_w_icount = 8104286
gpgpu_n_stall_shd_mem = 1080825
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 501963
gpgpu_n_mem_write_global = 568059
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 5687021
gpgpu_n_store_insn = 4051467
gpgpu_n_shmem_insn = 65048816
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 5768188
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 63471
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 990427
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 26927
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:568681	W0_Idle:1115047	W0_Scoreboard:22388570	W1:0	W2:0	W3:3440	W4:3440	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:41	W17:0	W18:0	W19:41	W20:6671	W21:42	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:8090611
single_issue_nums: WS0:2296024	WS1:2288362	WS2:1763130	WS3:1756770	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3766344 {8:470793,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 22722360 {40:568059,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 1246800 {40:31170,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 18831720 {40:470793,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 4544472 {8:568059,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 1246800 {40:31170,}
maxmflatency = 2637 
max_icnt2mem_latency = 2473 
maxmrqlatency = 422 
max_icnt2sh_latency = 656 
averagemflatency = 255 
avg_icnt2mem_latency = 69 
avg_mrq_latency = 13 
avg_icnt2sh_latency = 5 
mrq_lat_table:57963 	13831 	3657 	2689 	4537 	6073 	3906 	1768 	433 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	792374 	224310 	49706 	3356 	276 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	3864 	1900 	2640 	661500 	158059 	97420 	76757 	53985 	12226 	1642 	29 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	775182 	162295 	76112 	34634 	13134 	4546 	2275 	1738 	106 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	169 	39 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        40        38        40        40        11        12        12        16        40        32        11        13        12        13         9        22 
dram[1]:        44        29        40        40         9        13        12         9        40        24        13        14        12        13        14        16 
dram[2]:        34        28        40        40        12        11        15        14        40        32         9        13        12        15        10        21 
dram[3]:        40        36        40        40        13         9        13        11        40        21        15        10        10        13        13        13 
dram[4]:        36        34        40        40        10        14        15        11        40        32        10        15        13        12        16        10 
dram[5]:        36        38        40        40        11        12        12        12        40        32        12        15        12        12        11        23 
dram[6]:        40        38        40        40         9        11        10        13        40        32        12        12        14        12        14        12 
dram[7]:        21        36        40        40        12        14        12        15        40        32        10        15        13        12        14        18 
dram[8]:        30        40        40        40        14        12        14        11        40        32        12        11        16         9        13        22 
dram[9]:        44        38        40        40        15        11        12        14        40        32        12        12        14        13        20        14 
dram[10]:        32        42        40        40        16        10        10        15        34        24        15        14        12        10        13        11 
dram[11]:        42        22        36        40        14        12        11         9        32        32        15        11        16        15        12        12 
dram[12]:        38        38        40        40         8        11        10        10        32        30        12        15        13        10        12        24 
dram[13]:        30        42        40        40        12        12        10        14        32        32        15        10        14        13        13        17 
dram[14]:        34        36        40        40        12        10        10        14        32        32        15        14        12        10        21        13 
dram[15]:        40        30        40        40        11        10        13        14        32        32        15        15        13        13        30        28 
dram[16]:        32        46        40        40        13        10        15        13        40        32        13        10        13        14        11        22 
dram[17]:        42        46        40        40        17        12        12        15        40        32        12        13        14        12        22        29 
dram[18]:        34        38        32        40        13        11        10        12        40        32         9        14        12         8        20        19 
dram[19]:        26        44        32        40        11        13        12        15        40        32        12        15        16        14        13        12 
dram[20]:        25        44        44        40        12        14        16        14        40        32        13        12        12        16        14        15 
dram[21]:        28        42        40        40        14        11        12        14        40        32        14        12        13        13        25        13 
dram[22]:        40        42        40        40        10        11        13        13        40        32        11        14        12        14        10        13 
dram[23]:        40        42        40        40        15        14        14        13        40        32        12        13        13        11        12        22 
dram[24]:        42        36        40        40         8        11        13        11        40        32        16        11        11        15        10        22 
dram[25]:        40        40        40        40        14        12        14        13        40        32        15        11        15        13        20        31 
dram[26]:        20        26        40        40        10        12        13        14        40        32        11        13        14        12        21        32 
dram[27]:        32        34        40        40        13        12        10        14        40        32        11        14        11        15        18        14 
dram[28]:        22        38        40        40        12         8         9        11        40        32        14        14        14        12        19        26 
dram[29]:        24        40        40        40        10        13        11        13        40        32        14         9        13        15        14        26 
dram[30]:        44        23        40        40        12        13        15        11        40        32        12        11        10        14        17        18 
dram[31]:        40        36        40        40        12        11        13        11        40        32        13        16        15        14        15         9 
maximum service time to same row:
dram[0]:     39011     40742     33031     25403     46924     35617     55943     47366     47244     46911     46555     47185     47374     47206     46311     45997 
dram[1]:     40235     39974     33363     24890     46860     35958     54175     46508     46957     47331     47238     45455     46527     47427     46472     45576 
dram[2]:     39211     40168     33498     26674     45352     34946     46748     45998     46989     46952     47242     45343     46627     47369     46511     45696 
dram[3]:     40077     40661     33445     27031     45568     35278     54716     47371     47539     47350     46803     47319     46598     53672     46158     46029 
dram[4]:     40195     45299     32448     26622     46705     35440     47823     47714     46455     46912     46014     47198     46634     47522     46508     46120 
dram[5]:     40427     45162     33885     24507     46828     35781     47453     47635     46415     46548     46538     45989     46860     46981     46001     46389 
dram[6]:     39308     40478     33755     25378     45495     34766     55859     47703     46749     46415     45929     45977     46251     46744     46076     45451 
dram[7]:     41029     40877     32988     25420     46097     35099     54612     47876     47318     45262     47497     45796     45953     51910     45902     45901 
dram[8]:     40892     46701     32454     24861     46712     36149     54463     47763     46041     46949     46606     46777     51431     47892     46475     45487 
dram[9]:     40848     45957     32853     24935     45343     36490     53597     48537     46038     45993     45704     46616     47552     45187     44941     46186 
dram[10]:     40791     46816     32879     25591     45547     35477     52372     47822     46555     45795     46297     46113     48209     46626     46415     45664 
dram[11]:     39283     46012     33442     25666     44865     35809     52368     48173     46532     47544     45218     46543     53591     47660     44914     44769 
dram[12]:     40560     46982     33987     25138     46313     35812     52425     54431     46318     47310     46904     47568     47664     47073     45905     45255 
dram[13]:     40113     46692     33004     23817     46258     36153     54498     54514     46835     46566     46900     46518     47848     47796     45462     45131 
dram[14]:     40099     46789     33084     27380     46837     35139     48091     54579     46567     46717     45933     45360     46955     45839     46005     45295 
dram[15]:     40258     46604     34419     24094     46840     35472     54628     55342     45565     46274     46883     46921     47576     47017     46298     44656 
dram[16]:     46109     39363     32179     24098     44619     34875     46772     47551     46843     46889     45396     47221     46583     47909     45214     46792 
dram[17]:     45901     40179     32780     24728     44279     35216     47541     48276     47912     47314     45408     47543     46020     51886     46226     45576 
dram[18]:     46628     39224     32306     25393     43938     34198     47401     46709     45958     46753     44909     47330     46306     51416     45127     45926 
dram[19]:     46618     39724     32563     24443     43606     34533     46500     46401     46460     45954     46670     46090     46638     47600     45278     45467 
dram[20]:     46692     40458     33434     25153     37033     34497     45438     47691     46716     46985     46647     46559     47522     46615     46174     45367 
dram[21]:     46483     40329     32594     24578     36693     34752     48020     47667     46515     46985     46250     47515     46151     46499     45945     46353 
dram[22]:     46648     39548     32033     25239     36354     46309     47514     46590     46539     46769     45215     47037     46475     46595     46330     46550 
dram[23]:     46949     39507     32535     23674     36019     46532     47050     47386     46559     46290     44889     47021     46595     46528     46150     45853 
dram[24]:     39697     40984     25763     34273     45560     35262     51460     47988     44750     46864     46671     45243     47204     47636     46226     45793 
dram[25]:     46819     39107     25195     34815     45736     35604     48085     47640     45191     46600     47330     45231     46579     46824     45898     45885 
dram[26]:     45320     40505     26360     33597     45985     34585     46118     47080     47198     46334     47631     45247     46700     46398     46916     45475 
dram[27]:     46712     40406     27274     34085     44933     34918     47287     46415     46873     46472     47555     45917     47815     46435     46057     45173 
dram[28]:     40451     39875     31268     32481     45283     35010     46928     48063     46583     47229     46555     45748     46880     46334     46030     45558 
dram[29]:     39830     41363     32125     33211     44940     35351     47655     51475     47152     46939     46544     45617     47759     47282     46655     45502 
dram[30]:     39884     40068     34015     24507     44597     34336     47327     51692     46516     46459     45684     45784     46544     47197     45315     45539 
dram[31]:     39390     41772     33867     32900     44266     34669     45827     47580     45723     46456     46610     46647     47205     47818     46182     45443 
average row accesses per activate:
dram[0]:  3.265625  3.980392  4.446429  4.309091  2.633803  3.462963  2.824561  3.387755  2.729730  3.800000  2.593220  3.800000  3.311111  2.980000  3.958333  3.400000 
dram[1]:  4.860465  3.306452  3.397059  3.507246  2.861538  2.415584  3.018518  2.569231  3.456140  3.333333  2.872727  2.980392  3.454545  3.212766  3.444444  4.523809 
dram[2]:  3.196970  2.890411  4.358490  4.584906  2.695652  2.966667  3.244898  3.150943  2.956522  3.288136  2.454545  2.923077  2.960000  2.905660  3.172414  2.838710 
dram[3]:  3.269841  4.000000  3.671642  4.206897  2.223529  2.712121  2.700000  2.844828  5.000000  3.648148  2.903846  2.724138  2.921569  4.081081  3.615385  2.803030 
dram[4]:  2.985915  3.543860  3.333333  3.790323  2.936508  3.410714  3.078431  3.018868  2.882353  3.482143  2.666667  3.581395  3.125000  2.736842  4.550000  3.066667 
dram[5]:  3.323077  2.785714  4.272727  4.254546  2.903226  2.597222  2.650000  3.446809  3.283333  3.158730  3.545455  3.948718  3.040816  3.355556  2.647059  3.816327 
dram[6]:  3.144928  3.306452  3.714286  3.584615  2.227848  2.614286  2.758621  2.428571  2.726027  3.344828  2.719298  2.925926  3.409091  3.714286  3.396226  3.407408 
dram[7]:  3.467742  3.660714  3.600000  4.070176  2.809524  2.712121  2.650000  2.839286  3.366667  3.213115  2.711864  4.250000  3.311111  3.122449  3.033333  3.509434 
dram[8]:  3.179105  4.040816  3.485294  4.210526  2.934426  2.657534  2.894737  3.017544  3.262295  3.622642  2.821429  2.524590  3.846154  2.696429  3.363636  3.615385 
dram[9]:  4.038462  3.474576  3.600000  4.454545  2.614286  2.468354  2.492308  3.018182  3.317460  3.163934  2.767857  3.282609  3.288889  3.282609  2.710145  3.816327 
dram[10]:  3.196970  3.777778  4.381818  3.402778  3.285714  2.428571  2.294118  3.220000  3.357143  3.030769  3.500000  2.980769  2.980000  2.882353  3.653846  3.584906 
dram[11]:  3.115942  3.607143  3.813559  4.241379  3.388889  2.657534  2.424242  2.830508  3.322034  3.464286  3.183673  2.655172  3.222222  3.923077  4.043478  3.471698 
dram[12]:  3.459016  3.792453  3.693548  3.887097  2.067416  2.594594  2.758621  2.666667  3.293103  2.895522  3.019608  3.040000  3.326087  3.160000  3.627451  3.083333 
dram[13]:  2.914286  4.377778  4.105263  4.031746  2.507042  2.365854  2.583333  2.600000  3.764706  2.938462  3.674419  2.532258  3.775000  3.568182  3.241379  3.425926 
dram[14]:  3.857143  4.255319  3.692308  4.537037  2.707692  2.638889  2.253521  3.017857  4.000000  3.641510  3.897436  3.466667  3.276596  2.905660  3.673077  3.339286 
dram[15]:  3.551724  3.457627  3.809524  4.537037  2.809524  2.526316  2.859649  3.000000  4.288889  3.375000  3.400000  3.122449  3.081633  3.204082  3.640000  3.472727 
dram[16]:  4.212766  3.637931  3.356164  4.529412  3.310345  2.527778  2.943396  3.038461  3.740741  3.163934  2.859649  2.909091  2.940000  3.000000  3.584906  3.250000 
dram[17]:  4.000000  3.821429  3.716418  4.148148  3.258621  2.520548  2.758621  3.521739  3.491228  2.797101  3.260000  3.413043  2.870370  2.941176  3.228070  3.653846 
dram[18]:  4.134615  4.622222  3.606061  3.758065  3.100000  2.563380  2.214286  3.340425  4.636364  2.774648  2.758621  3.270833  3.731707  2.205882  4.227273  3.700000 
dram[19]:  3.380952  3.435484  3.160000  4.017544  3.454545  2.967213  2.500000  2.741379  4.187500  2.567568  2.981132  3.382979  2.901961  2.961539  4.063830  3.857143 
dram[20]:  3.542373  3.962264  3.919355  4.634615  3.233333  3.320755  3.260000  3.850000  3.473684  4.000000  2.741379  2.818182  2.491525  3.850000  3.381818  3.622642 
dram[21]:  2.746479  4.078432  3.414286  3.462687  3.093750  2.712121  2.775862  3.586957  3.589286  3.592592  3.829268  3.187500  2.979592  2.980392  3.615385  4.266667 
dram[22]:  3.566667  3.349206  3.935484  4.647059  2.757143  2.541667  3.100000  3.291667  3.061538  3.224138  3.220000  3.145833  2.654546  3.666667  3.647059  4.386364 
dram[23]:  3.301587  3.800000  4.016949  4.568627  3.095238  2.838710  2.343284  3.642857  2.956522  3.098361  2.728814  3.204082  2.589286  2.981132  3.603774  4.266667 
dram[24]:  3.090909  3.814815  4.596154  3.232877  2.705882  2.716418  3.229167  2.417910  3.491525  3.464286  4.051282  2.388060  2.792453  3.690476  3.100000  3.857143 
dram[25]:  3.196721  3.672414  3.951613  3.676923  3.031746  3.050848  3.500000  2.704918  3.703704  3.385965  3.878049  2.943396  4.424242  2.796296  3.584906  3.750000 
dram[26]:  3.225806  4.183673  4.464286  3.347222  2.269231  2.705882  2.925926  2.800000  3.571429  4.682927  3.020000  3.140000  3.020833  3.142857  4.386364  3.446429 
dram[27]:  2.724638  3.029412  4.698113  3.552239  2.863636  2.716418  2.460317  2.700000  3.690909  3.938776  2.870370  3.545455  2.773585  3.595238  4.571429  4.086957 
dram[28]:  3.206349  3.814815  3.809524  3.753846  2.536232  2.389610  2.793103  2.338235  3.258065  2.826087  3.040000  3.297872  2.792453  3.060000  2.968254  3.322034 
dram[29]:  3.459016  3.781818  4.836735  4.500000  2.918033  3.067797  2.963636  2.728814  3.300000  3.142857  3.229167  2.533333  3.244444  3.386364  4.500000  3.959184 
dram[30]:  3.132353  3.533333  3.614286  3.671875  2.723077  2.920635  3.229167  2.539683  3.543860  3.177419  3.466667  3.058824  2.796296  3.125000  2.772727  3.509091 
dram[31]:  2.956522  3.433333  3.983333  3.522388  2.605634  2.935484  2.711864  2.689655  4.120000  4.102041  3.142857  3.780488  3.325581  3.897436  3.854167  3.158730 
average row locality = 94857/29063 = 3.263841
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        54        46        86        82        16        22         0         8        40        32         0         0         0         0        32        31 
dram[1]:        58        48        76        84        16        18         0         8        40        32         0         0         0         0        31        31 
dram[2]:        54        52        74        86        16        18         0         8        40        32         0         0         0         0        31        27 
dram[3]:        56        46        86        88        16        18         0         4        40        32         0         0         0         0        32        31 
dram[4]:        52        42        74        82        16        22         0         2        40        32         0         0         0         0        31        32 
dram[5]:        58        38        80        74        16        18         0         0        40        32         0         0         0         0        30        31 
dram[6]:        56        48        76        72        16        18         0         0        40        32         0         0         0         0        31        30 
dram[7]:        57        44        78        74        16        18         0         0        40        32         0         0         0         0        30        31 
dram[8]:        56        40        82        84        16        26         0         8        40        32         0         0         0         0        32        31 
dram[9]:        57        46        78        88        16        26         0         8        40        32         0         0         0         0        32        31 
dram[10]:        51        42        78        84        16        26         0         8        34        32         0         0         0         0        32        31 
dram[11]:        56        44        70        90        16        26         0         8        32        32         0         0         0         0        32        29 
dram[12]:        54        40        76        84        16        26         0         8        32        32         0         0         0         0        32        32 
dram[13]:        50        42        76        96        16        26         0         8        32        32         0         0         0         0        31        30 
dram[14]:        62        42        80        92        16        26         0         8        32        32         0         0         0         0        32        32 
dram[15]:        54        44        80        88        16        26         0         8        32        32         0         0         0         0        30        32 
dram[16]:        44        54        88        76        26        18         0         0        40        32         0         0         0         0        32        38 
dram[17]:        50        54        94        70        26        18         0         0        40        32         0         0         0         0        32        38 
dram[18]:        50        46        82        76        26        18         0         0        40        32         0         0         0         0        32        38 
dram[19]:        52        52        82        70        26        18         0         0        40        32         0         0         0         0        32        40 
dram[20]:        48        52        86        78        26        17         0         0        40        32         0         0         0         0        30        39 
dram[21]:        44        50        84        76        26        18         0         0        40        32         0         0         0         0        31        37 
dram[22]:        51        50        88        75        26        16         0         0        40        32         0         0         0         0        32        39 
dram[23]:        48        50        84        76        26        16         0         0        40        32         0         0         0         0        32        40 
dram[24]:        45        48        78        82        24        18         0         0        40        32         0         0         0         0        30        38 
dram[25]:        40        50        84        84        24        18         0         0        40        32         0         0         0         0        31        40 
dram[26]:        40        50        88        82        20        18         0         0        40        32         0         0         0         0        32        39 
dram[27]:        34        48        86        82        18        18         0         0        40        32         0         0         0         0        32        37 
dram[28]:        44        48        84        84        18        18         0         0        40        32         0         0         0         0        32        39 
dram[29]:        46        50        80        84        18        18         0         0        40        32         0         0         0         0        32        38 
dram[30]:        52        52        90        81        18        18         0         0        40        32         0         0         0         0        30        38 
dram[31]:        48        50        84        80        18        18         0         0        40        32         0         0         0         0        29        40 
total dram reads = 14074
min_bank_accesses = 0!
chip skew: 454/417 = 1.09
number of total write accesses:
dram[0]:       620       628       652       620       684       660       644       632       648       632       612       608       596       596       632       624 
dram[1]:       604       628       620       632       680       672       652       636       628       632       632       608       608       604       620       636 
dram[2]:       628       636       628       628       680       640       636       636       656       648       648       608       592       616       612       596 
dram[3]:       600       632       640       624       692       644       648       644       620       660       604       632       596       604       624       616 
dram[4]:       640       640       624       612       676       676       628       632       624       652       608       616       600       624       604       608 
dram[5]:       632       628       620       640       656       676       636       648       628       668       624       616       596       604       600       624 
dram[6]:       644       628       632       644       640       660       640       612       636       648       620       632       600       624       596       616 
dram[7]:       632       644       624       632       644       644       636       636       648       656       640       612       596       612       608       620 
dram[8]:       628       632       620       624       652       672       660       656       636       640       632       616       600       604       612       628 
dram[9]:       612       636       624       628       668       676       648       632       676       644       620       604       592       604       620       624 
dram[10]:       640       648       652       644       672       644       624       612       616       660       616       620       596       588       632       636 
dram[11]:       636       632       620       624       668       672       640       636       656       648       624       616       580       612       616       620 
dram[12]:       628       644       612       628       672       664       640       640       636       648       616       608       612       632       612       612 
dram[13]:       616       620       632       632       648       672       620       644       640       636       632       628       604       628       628       620 
dram[14]:       616       632       640       612       640       656       640       644       656       644       608       624       616       616       636       620 
dram[15]:       608       640       640       628       644       664       652       664       644       628       612       612       604       628       608       636 
dram[16]:       616       628       628       620       664       656       624       632       648       644       652       640       588       612       632       628 
dram[17]:       632       640       620       616       652       664       640       648       636       644       652       628       620       600       608       608 
dram[18]:       660       648       624       628       640       656       620       628       656       660       640       628       612       600       616       588 
dram[19]:       644       644       620       636       656       652       640       636       644       632       632       636       592       616       636       596 
dram[20]:       644       632       628       652       672       636       652       616       632       640       636       620       588       616       624       612 
dram[21]:       604       632       620       624       688       644       644       660       644       648       628       612       584       608       628       620 
dram[22]:       652       644       624       648       668       668       620       632       636       620       644       604       584       616       616       616 
dram[23]:       640       636       612       628       676       640       628       612       656       628       644       628       580       632       636       608 
dram[24]:       636       632       644       616       640       656       620       648       664       648       632       640       592       620       624       604 
dram[25]:       620       652       644       620       668       648       616       660       640       644       636       624       584       604       636       620 
dram[26]:       640       620       648       636       628       664       632       672       640       640       604       628       580       616       644       616 
dram[27]:       616       632       652       624       684       656       620       648       652       644       620       624       588       604       640       604 
dram[28]:       632       632       624       640       628       664       648       636       648       652       608       620       592       612       620       628 
dram[29]:       660       632       628       636       640       652       652       644       632       664       620       608       584       596       628       624 
dram[30]:       644       640       652       616       636       664       620       640       648       660       624       624       604       600       612       620 
dram[31]:       624       624       620       624       668       656       640       624       664       676       616       620       572       608       624       636 
total dram writes = 323132
bank skew: 692/572 = 1.21
chip skew: 10116/10064 = 1.01
average mf latency per bank:
dram[0]:       1304      1402      1378      1592       939      1008       503       501       503       528       459       470       499       506       542       505
dram[1]:       1257      1549      1437      1513       934       885       480       497       533       527       459       489       502       516       500       495
dram[2]:       1268      1421      2127      2266       952      1071       499       524       503       510       471       481       486       512       506       491
dram[3]:       1304      1366      1344      1842       988      1032       495       490       529       510       465       446       503       525       507       473
dram[4]:       1172      1262      1314      1368       920       802       506       495       541       495       474       463       516       483       537       501
dram[5]:       1162      1285      1323      1271       948       869       520       509       535       487       471       487       502       501       496       492
dram[6]:       1234      1525      1561      1393       913      1053       499       514       535       501       488       492       509       507       534       501
dram[7]:       1252      1361      1304      1473      1074       929       484       489       511       484       453       493       502       526       554       512
dram[8]:       1227      1301      1390      1474       928      1095       487       514       512       518       451       492       512       489       531       542
dram[9]:       1246      1342      1473      1689       853      1037       485       492       496       499       481       493       536       499       462       522
dram[10]:       1197      1292      1884      2032       952      1029       506       527       550       508       499       472       523       522       473       484
dram[11]:       1179      1286      1373      1899       940       984       507       509       508       516       465       490       519       475       491       487
dram[12]:       1239      1319      1425      1505       903      1090       499       497       511       514       502       499       513       484       513       559
dram[13]:       1295      1370      1618      1582       869       997       499       499       508       514       485       471       518       491       474       527
dram[14]:       1253      1301      1609      1883       971      1105       505       505       517       529       504       470       501       504       476       477
dram[15]:       1283      1324      1438      1701      1061      1032       516       499       513       535       467       468       508       466       491       494
dram[16]:       1251      1189      1495      1621      1070       858       493       474       489       495       439       464       505       488       511       509
dram[17]:       1196      1242      1662      1653      1144       872       461       488       509       503       463       490       490       508       484       542
dram[18]:       1157      1155      1603      1540      1229       964       497       498       510       495       445       479       480       510       513       543
dram[19]:       1169      1209      1927      2167      1327       997       508       513       508       517       469       497       500       524       478       553
dram[20]:       1171      1204      1493      1404       956       965       452       501       511       481       463       474       504       493       498       545
dram[21]:       1218      1156      1620      1502      1098       915       464       462       520       487       485       495       505       496       502       530
dram[22]:       1162      1161      1834      1534      1193      1029       490       479       522       500       473       508       509       506       496       522
dram[23]:       1205      1178      1610      1664      1056      1013       491       507       508       493       452       480       512       482       498       536
dram[24]:       1146      1471      1715      1438      1018       987       499       478       497       494       460       453       494       485       473       521
dram[25]:       1176      1318      1456      1442      1065       966       488       463       520       505       457       458       506       502       476       510
dram[26]:       1192      1352      1506      1494       992      1001       489       450       519       517       477       473       524       482       485       535
dram[27]:       1177      1358      1500      2068      1104       947       502       504       517       518       487       464       516       508       504       501
dram[28]:       1157      1253      1543      1457      1006       850       474       492       503       490       492       452       497       494       519       520
dram[29]:       1155      1475      1514      1377      1043       907       473       473       528       489       467       449       511       506       502       510
dram[30]:       1180      1493      1630      1590      1020       908       498       475       514       492       470       467       502       502       510       562
dram[31]:       1194      1647      1608      1634       960       965       494       493       511       483       491       461       519       485       489       512
maximum mf latency per bank:
dram[0]:        924       777       961       796       829       819       861       833       881       845       744       855       874       919       954       699
dram[1]:        904       753       960       928       739       913       847       834       875       835       757       856       878       964       954       704
dram[2]:        926       774      2637      1949       688      1085       909       833       919       733       758       671       777       943       798       703
dram[3]:        890       752       900      1469       634       999       915       716       893       824       721       712       854       963       798       671
dram[4]:        881       713       943       816       697       823       904       864       937       695       824       741       798       677       735       769
dram[5]:        881       731       950       731       765       817       899       870       932       789       796       782       762       920       770       835
dram[6]:       1119      1160      1223       888       826       943       860       744       930       801       884       883       826       930       771       880
dram[7]:        886       822       763       925       898       794       903       796       920       848       617       764       842       931       820       849
dram[8]:        888       709       932       803       919       671       819       858       829       911       714       757       889       784       835       737
dram[9]:        786       988      1049      1074       930       645       680       846       799       769       823       823       943       854       734       925
dram[10]:        918      1085      1900      1630       807       704       930       853       925       882      1097       763       971       981       530      1104
dram[11]:        657       786       802      1592       918       709       821       823       752       877       853       765       719       884       666       722
dram[12]:        699       858       908       802       794       777       814       911       796       919       713       889       932       813       629       756
dram[13]:        900       931      1328      1207       851       641       860       907       837       982       721       761       931       824       767       713
dram[14]:        733      1019      1738      1088       825       677       863       820       835       915       854       872       949       847       809       667
dram[15]:        747       926       859      1102       822       674       821       904       831       899       737       719       848       692       832       743
dram[16]:        897       756       878      1061       775       631       818       903       758       940       712       700       685       742       786       809
dram[17]:        712       741       887       850       808       765       817       818       680       906       822       884       709       813       659       717
dram[18]:        879       806      1179       982       830       796      1030      1023       897       982       791       888       700       761       827       732
dram[19]:        882       750      1606      2350       826       684       935       846       763       968       771       889       702       930       884       732
dram[20]:        909       831       810       933       811       755       953       812       849       809       716       718       836       952       824       668
dram[21]:        919       831       898       920       818       770       854       851       884       832       767       871       872       798       695       764
dram[22]:        905       648      1339       934       742       847       878       866       878       831       687       766       926      1001       803       709
dram[23]:        901       715       800       932       734       907       949       896       912       807       619       767       640       942       801       713
dram[24]:        805       927      1054       841       697       778       827       750       913       859       734       738       764       878       731       829
dram[25]:        739       740       942       843       775       905       824       770       871       850       922       730       830       877       731       795
dram[26]:        870       926       952       818       797       866       897       820       920       833       775       995       830       706       788       758
dram[27]:        817       943       951      1884       856       661       787       927       924       858       833       813       829       919       694       822
dram[28]:        777       931       974       728       685       904       821       846       934       725       853       716       751       928       897       770
dram[29]:        776       927      1049       676       685       918       824       862       933       784       628       711       746       698       897       690
dram[30]:        933       921      1040       897       820       940       879       977      1020       800       935       784       812       897       706       973
dram[31]:       1065      1059       961       945       733       705       821       736       911       765       930       866       766       893       710       956
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=112506 n_nop=100897 n_act=878 n_pre=862 n_ref_event=0 n_req=2971 n_rd=449 n_rd_L2_A=0 n_write=0 n_wr_bk=10088 bw_util=0.09366
n_activity=27532 dram_eff=0.3827
bk0: 54a 109515i bk1: 46a 110084i bk2: 86a 109546i bk3: 82a 109762i bk4: 16a 109433i bk5: 22a 109522i bk6: 0a 109668i bk7: 8a 109719i bk8: 40a 109198i bk9: 32a 109903i bk10: 0a 109681i bk11: 0a 110238i bk12: 0a 110083i bk13: 0a 110009i bk14: 32a 109875i bk15: 31a 109706i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.704477
Row_Buffer_Locality_read = 0.939866
Row_Buffer_Locality_write = 0.662569
Bank_Level_Parallism = 2.146534
Bank_Level_Parallism_Col = 1.862708
Bank_Level_Parallism_Ready = 1.422796
write_to_read_ratio_blp_rw_average = 0.957121
GrpLevelPara = 1.524612 

BW Util details:
bwutil = 0.093657 
total_CMD = 112506 
util_bw = 10537 
Wasted_Col = 8187 
Wasted_Row = 3230 
Idle = 90552 

BW Util Bottlenecks: 
RCDc_limit = 220 
RCDWRc_limit = 4751 
WTRc_limit = 262 
RTWc_limit = 881 
CCDLc_limit = 5607 
rwq = 0 
CCDLc_limit_alone = 5546 
WTRc_limit_alone = 244 
RTWc_limit_alone = 838 

Commands details: 
total_CMD = 112506 
n_nop = 100897 
Read = 449 
Write = 0 
L2_Alloc = 0 
L2_WB = 10088 
n_act = 878 
n_pre = 862 
n_ref = 0 
n_req = 2971 
total_req = 10537 

Dual Bus Interface Util: 
issued_total_row = 1740 
issued_total_col = 10537 
Row_Bus_Util =  0.015466 
CoL_Bus_Util = 0.093657 
Either_Row_CoL_Bus_Util = 0.103186 
Issued_on_Two_Bus_Simul_Util = 0.005937 
issued_two_Eff = 0.057542 
queue_avg = 0.228601 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=54 avg=0.228601
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=112506 n_nop=100888 n_act=910 n_pre=894 n_ref_event=0 n_req=2965 n_rd=442 n_rd_L2_A=0 n_write=0 n_wr_bk=10092 bw_util=0.09363
n_activity=28360 dram_eff=0.3714
bk0: 58a 109955i bk1: 48a 109569i bk2: 76a 109433i bk3: 84a 109259i bk4: 16a 109343i bk5: 18a 109104i bk6: 0a 109573i bk7: 8a 109272i bk8: 40a 109782i bk9: 32a 109777i bk10: 0a 109930i bk11: 0a 110072i bk12: 0a 110045i bk13: 0a 110219i bk14: 31a 109705i bk15: 31a 109922i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.693086
Row_Buffer_Locality_read = 0.938914
Row_Buffer_Locality_write = 0.650020
Bank_Level_Parallism = 2.143443
Bank_Level_Parallism_Col = 1.859615
Bank_Level_Parallism_Ready = 1.433833
write_to_read_ratio_blp_rw_average = 0.959613
GrpLevelPara = 1.544560 

BW Util details:
bwutil = 0.093631 
total_CMD = 112506 
util_bw = 10534 
Wasted_Col = 8290 
Wasted_Row = 3617 
Idle = 90065 

BW Util Bottlenecks: 
RCDc_limit = 227 
RCDWRc_limit = 4803 
WTRc_limit = 244 
RTWc_limit = 689 
CCDLc_limit = 5299 
rwq = 0 
CCDLc_limit_alone = 5267 
WTRc_limit_alone = 231 
RTWc_limit_alone = 670 

Commands details: 
total_CMD = 112506 
n_nop = 100888 
Read = 442 
Write = 0 
L2_Alloc = 0 
L2_WB = 10092 
n_act = 910 
n_pre = 894 
n_ref = 0 
n_req = 2965 
total_req = 10534 

Dual Bus Interface Util: 
issued_total_row = 1804 
issued_total_col = 10534 
Row_Bus_Util =  0.016035 
CoL_Bus_Util = 0.093631 
Either_Row_CoL_Bus_Util = 0.103266 
Issued_on_Two_Bus_Simul_Util = 0.006400 
issued_two_Eff = 0.061973 
queue_avg = 0.249756 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.249756
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=112506 n_nop=100810 n_act=945 n_pre=929 n_ref_event=0 n_req=2960 n_rd=438 n_rd_L2_A=0 n_write=0 n_wr_bk=10088 bw_util=0.09356
n_activity=28487 dram_eff=0.3695
bk0: 54a 109446i bk1: 52a 109374i bk2: 74a 109807i bk3: 86a 109742i bk4: 16a 109442i bk5: 18a 109656i bk6: 0a 109977i bk7: 8a 109697i bk8: 40a 109091i bk9: 32a 109412i bk10: 0a 109502i bk11: 0a 110033i bk12: 0a 109977i bk13: 0a 109871i bk14: 31a 109832i bk15: 27a 109600i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.680743
Row_Buffer_Locality_read = 0.931507
Row_Buffer_Locality_write = 0.637193
Bank_Level_Parallism = 2.125574
Bank_Level_Parallism_Col = 1.845358
Bank_Level_Parallism_Ready = 1.447178
write_to_read_ratio_blp_rw_average = 0.961664
GrpLevelPara = 1.501725 

BW Util details:
bwutil = 0.093559 
total_CMD = 112506 
util_bw = 10526 
Wasted_Col = 8661 
Wasted_Row = 3676 
Idle = 89643 

BW Util Bottlenecks: 
RCDc_limit = 253 
RCDWRc_limit = 5144 
WTRc_limit = 182 
RTWc_limit = 749 
CCDLc_limit = 5619 
rwq = 0 
CCDLc_limit_alone = 5576 
WTRc_limit_alone = 167 
RTWc_limit_alone = 721 

Commands details: 
total_CMD = 112506 
n_nop = 100810 
Read = 438 
Write = 0 
L2_Alloc = 0 
L2_WB = 10088 
n_act = 945 
n_pre = 929 
n_ref = 0 
n_req = 2960 
total_req = 10526 

Dual Bus Interface Util: 
issued_total_row = 1874 
issued_total_col = 10526 
Row_Bus_Util =  0.016657 
CoL_Bus_Util = 0.093559 
Either_Row_CoL_Bus_Util = 0.103959 
Issued_on_Two_Bus_Simul_Util = 0.006257 
issued_two_Eff = 0.060192 
queue_avg = 0.226068 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.226068
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=112506 n_nop=100892 n_act=917 n_pre=901 n_ref_event=0 n_req=2969 n_rd=449 n_rd_L2_A=0 n_write=0 n_wr_bk=10080 bw_util=0.09359
n_activity=27674 dram_eff=0.3805
bk0: 56a 109689i bk1: 46a 109823i bk2: 86a 109333i bk3: 88a 109613i bk4: 16a 109060i bk5: 18a 109627i bk6: 0a 109509i bk7: 4a 109613i bk8: 40a 110380i bk9: 32a 109829i bk10: 0a 109986i bk11: 0a 109661i bk12: 0a 109947i bk13: 0a 110188i bk14: 32a 109708i bk15: 31a 109675i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.691142
Row_Buffer_Locality_read = 0.933185
Row_Buffer_Locality_write = 0.648016
Bank_Level_Parallism = 2.157009
Bank_Level_Parallism_Col = 1.834922
Bank_Level_Parallism_Ready = 1.390255
write_to_read_ratio_blp_rw_average = 0.958663
GrpLevelPara = 1.512881 

BW Util details:
bwutil = 0.093586 
total_CMD = 112506 
util_bw = 10529 
Wasted_Col = 8139 
Wasted_Row = 3318 
Idle = 90520 

BW Util Bottlenecks: 
RCDc_limit = 268 
RCDWRc_limit = 4773 
WTRc_limit = 199 
RTWc_limit = 488 
CCDLc_limit = 5416 
rwq = 0 
CCDLc_limit_alone = 5380 
WTRc_limit_alone = 190 
RTWc_limit_alone = 461 

Commands details: 
total_CMD = 112506 
n_nop = 100892 
Read = 449 
Write = 0 
L2_Alloc = 0 
L2_WB = 10080 
n_act = 917 
n_pre = 901 
n_ref = 0 
n_req = 2969 
total_req = 10529 

Dual Bus Interface Util: 
issued_total_row = 1818 
issued_total_col = 10529 
Row_Bus_Util =  0.016159 
CoL_Bus_Util = 0.093586 
Either_Row_CoL_Bus_Util = 0.103230 
Issued_on_Two_Bus_Simul_Util = 0.006515 
issued_two_Eff = 0.063113 
queue_avg = 0.250040 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.25004
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=112506 n_nop=100896 n_act=911 n_pre=895 n_ref_event=0 n_req=2941 n_rd=425 n_rd_L2_A=0 n_write=0 n_wr_bk=10064 bw_util=0.09323
n_activity=27575 dram_eff=0.3804
bk0: 52a 109483i bk1: 42a 109598i bk2: 74a 109137i bk3: 82a 109455i bk4: 16a 109409i bk5: 22a 109735i bk6: 0a 109716i bk7: 2a 109829i bk8: 40a 109500i bk9: 32a 109684i bk10: 0a 109912i bk11: 0a 110347i bk12: 0a 110008i bk13: 0a 109612i bk14: 31a 110081i bk15: 32a 109617i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.690241
Row_Buffer_Locality_read = 0.945882
Row_Buffer_Locality_write = 0.647059
Bank_Level_Parallism = 2.160040
Bank_Level_Parallism_Col = 1.863963
Bank_Level_Parallism_Ready = 1.420154
write_to_read_ratio_blp_rw_average = 0.963646
GrpLevelPara = 1.524605 

BW Util details:
bwutil = 0.093231 
total_CMD = 112506 
util_bw = 10489 
Wasted_Col = 8218 
Wasted_Row = 3475 
Idle = 90324 

BW Util Bottlenecks: 
RCDc_limit = 198 
RCDWRc_limit = 4848 
WTRc_limit = 177 
RTWc_limit = 733 
CCDLc_limit = 5458 
rwq = 0 
CCDLc_limit_alone = 5391 
WTRc_limit_alone = 156 
RTWc_limit_alone = 687 

Commands details: 
total_CMD = 112506 
n_nop = 100896 
Read = 425 
Write = 0 
L2_Alloc = 0 
L2_WB = 10064 
n_act = 911 
n_pre = 895 
n_ref = 0 
n_req = 2941 
total_req = 10489 

Dual Bus Interface Util: 
issued_total_row = 1806 
issued_total_col = 10489 
Row_Bus_Util =  0.016052 
CoL_Bus_Util = 0.093231 
Either_Row_CoL_Bus_Util = 0.103194 
Issued_on_Two_Bus_Simul_Util = 0.006089 
issued_two_Eff = 0.059001 
queue_avg = 0.224041 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.224041
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=112506 n_nop=100922 n_act=903 n_pre=887 n_ref_event=0 n_req=2941 n_rd=417 n_rd_L2_A=0 n_write=0 n_wr_bk=10096 bw_util=0.09344
n_activity=27585 dram_eff=0.3811
bk0: 58a 109407i bk1: 38a 109418i bk2: 80a 109806i bk3: 74a 109840i bk4: 16a 109544i bk5: 18a 109249i bk6: 0a 109686i bk7: 0a 109901i bk8: 40a 109794i bk9: 32a 109682i bk10: 0a 110104i bk11: 0a 110209i bk12: 0a 109915i bk13: 0a 109996i bk14: 30a 109618i bk15: 31a 110036i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.692962
Row_Buffer_Locality_read = 0.942446
Row_Buffer_Locality_write = 0.651743
Bank_Level_Parallism = 2.112595
Bank_Level_Parallism_Col = 1.817333
Bank_Level_Parallism_Ready = 1.365547
write_to_read_ratio_blp_rw_average = 0.962214
GrpLevelPara = 1.526998 

BW Util details:
bwutil = 0.093444 
total_CMD = 112506 
util_bw = 10513 
Wasted_Col = 8224 
Wasted_Row = 3431 
Idle = 90338 

BW Util Bottlenecks: 
RCDc_limit = 188 
RCDWRc_limit = 4776 
WTRc_limit = 320 
RTWc_limit = 531 
CCDLc_limit = 5551 
rwq = 0 
CCDLc_limit_alone = 5514 
WTRc_limit_alone = 307 
RTWc_limit_alone = 507 

Commands details: 
total_CMD = 112506 
n_nop = 100922 
Read = 417 
Write = 0 
L2_Alloc = 0 
L2_WB = 10096 
n_act = 903 
n_pre = 887 
n_ref = 0 
n_req = 2941 
total_req = 10513 

Dual Bus Interface Util: 
issued_total_row = 1790 
issued_total_col = 10513 
Row_Bus_Util =  0.015910 
CoL_Bus_Util = 0.093444 
Either_Row_CoL_Bus_Util = 0.102963 
Issued_on_Two_Bus_Simul_Util = 0.006391 
issued_two_Eff = 0.062068 
queue_avg = 0.238192 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.238192
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=112506 n_nop=100852 n_act=964 n_pre=948 n_ref_event=0 n_req=2937 n_rd=419 n_rd_L2_A=0 n_write=0 n_wr_bk=10072 bw_util=0.09325
n_activity=28307 dram_eff=0.3706
bk0: 56a 109115i bk1: 48a 109573i bk2: 76a 109578i bk3: 72a 109502i bk4: 16a 109348i bk5: 18a 109404i bk6: 0a 109624i bk7: 0a 109713i bk8: 40a 109312i bk9: 32a 109604i bk10: 0a 109761i bk11: 0a 110001i bk12: 0a 110150i bk13: 0a 110220i bk14: 31a 109931i bk15: 30a 109835i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.671774
Row_Buffer_Locality_read = 0.937948
Row_Buffer_Locality_write = 0.627482
Bank_Level_Parallism = 2.134999
Bank_Level_Parallism_Col = 1.805836
Bank_Level_Parallism_Ready = 1.369460
write_to_read_ratio_blp_rw_average = 0.959938
GrpLevelPara = 1.526911 

BW Util details:
bwutil = 0.093248 
total_CMD = 112506 
util_bw = 10491 
Wasted_Col = 8586 
Wasted_Row = 3575 
Idle = 89854 

BW Util Bottlenecks: 
RCDc_limit = 208 
RCDWRc_limit = 5176 
WTRc_limit = 326 
RTWc_limit = 642 
CCDLc_limit = 5493 
rwq = 0 
CCDLc_limit_alone = 5431 
WTRc_limit_alone = 300 
RTWc_limit_alone = 606 

Commands details: 
total_CMD = 112506 
n_nop = 100852 
Read = 419 
Write = 0 
L2_Alloc = 0 
L2_WB = 10072 
n_act = 964 
n_pre = 948 
n_ref = 0 
n_req = 2937 
total_req = 10491 

Dual Bus Interface Util: 
issued_total_row = 1912 
issued_total_col = 10491 
Row_Bus_Util =  0.016995 
CoL_Bus_Util = 0.093248 
Either_Row_CoL_Bus_Util = 0.103586 
Issued_on_Two_Bus_Simul_Util = 0.006657 
issued_two_Eff = 0.064270 
queue_avg = 0.235214 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.235214
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=112506 n_nop=100872 n_act=908 n_pre=892 n_ref_event=0 n_req=2941 n_rd=420 n_rd_L2_A=0 n_write=0 n_wr_bk=10084 bw_util=0.09336
n_activity=27791 dram_eff=0.378
bk0: 57a 109552i bk1: 44a 109691i bk2: 78a 109565i bk3: 74a 109726i bk4: 16a 109629i bk5: 18a 109513i bk6: 0a 109647i bk7: 0a 109783i bk8: 40a 109622i bk9: 32a 109690i bk10: 0a 109693i bk11: 0a 110392i bk12: 0a 110077i bk13: 0a 109951i bk14: 30a 109652i bk15: 31a 109892i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.691261
Row_Buffer_Locality_read = 0.938095
Row_Buffer_Locality_write = 0.650139
Bank_Level_Parallism = 2.076862
Bank_Level_Parallism_Col = 1.777312
Bank_Level_Parallism_Ready = 1.361672
write_to_read_ratio_blp_rw_average = 0.962836
GrpLevelPara = 1.466387 

BW Util details:
bwutil = 0.093364 
total_CMD = 112506 
util_bw = 10504 
Wasted_Col = 8679 
Wasted_Row = 3429 
Idle = 89894 

BW Util Bottlenecks: 
RCDc_limit = 203 
RCDWRc_limit = 4908 
WTRc_limit = 186 
RTWc_limit = 821 
CCDLc_limit = 5744 
rwq = 0 
CCDLc_limit_alone = 5704 
WTRc_limit_alone = 172 
RTWc_limit_alone = 795 

Commands details: 
total_CMD = 112506 
n_nop = 100872 
Read = 420 
Write = 0 
L2_Alloc = 0 
L2_WB = 10084 
n_act = 908 
n_pre = 892 
n_ref = 0 
n_req = 2941 
total_req = 10504 

Dual Bus Interface Util: 
issued_total_row = 1800 
issued_total_col = 10504 
Row_Bus_Util =  0.015999 
CoL_Bus_Util = 0.093364 
Either_Row_CoL_Bus_Util = 0.103408 
Issued_on_Two_Bus_Simul_Util = 0.005955 
issued_two_Eff = 0.057590 
queue_avg = 0.233463 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.233463
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=112506 n_nop=100872 n_act=922 n_pre=906 n_ref_event=0 n_req=2975 n_rd=447 n_rd_L2_A=0 n_write=0 n_wr_bk=10112 bw_util=0.09385
n_activity=27764 dram_eff=0.3803
bk0: 56a 109452i bk1: 40a 109877i bk2: 82a 109453i bk3: 84a 109716i bk4: 16a 109604i bk5: 26a 109363i bk6: 0a 109657i bk7: 8a 109675i bk8: 40a 109782i bk9: 32a 109822i bk10: 0a 109879i bk11: 0a 109757i bk12: 0a 110356i bk13: 0a 109677i bk14: 32a 109906i bk15: 31a 109863i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.690084
Row_Buffer_Locality_read = 0.937360
Row_Buffer_Locality_write = 0.646361
Bank_Level_Parallism = 2.119452
Bank_Level_Parallism_Col = 1.798152
Bank_Level_Parallism_Ready = 1.364144
write_to_read_ratio_blp_rw_average = 0.958118
GrpLevelPara = 1.503867 

BW Util details:
bwutil = 0.093853 
total_CMD = 112506 
util_bw = 10559 
Wasted_Col = 8378 
Wasted_Row = 3348 
Idle = 90221 

BW Util Bottlenecks: 
RCDc_limit = 194 
RCDWRc_limit = 4689 
WTRc_limit = 241 
RTWc_limit = 536 
CCDLc_limit = 5623 
rwq = 0 
CCDLc_limit_alone = 5575 
WTRc_limit_alone = 202 
RTWc_limit_alone = 527 

Commands details: 
total_CMD = 112506 
n_nop = 100872 
Read = 447 
Write = 0 
L2_Alloc = 0 
L2_WB = 10112 
n_act = 922 
n_pre = 906 
n_ref = 0 
n_req = 2975 
total_req = 10559 

Dual Bus Interface Util: 
issued_total_row = 1828 
issued_total_col = 10559 
Row_Bus_Util =  0.016248 
CoL_Bus_Util = 0.093853 
Either_Row_CoL_Bus_Util = 0.103408 
Issued_on_Two_Bus_Simul_Util = 0.006693 
issued_two_Eff = 0.064724 
queue_avg = 0.212798 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.212798
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=112506 n_nop=100789 n_act=935 n_pre=919 n_ref_event=0 n_req=2981 n_rd=454 n_rd_L2_A=0 n_write=0 n_wr_bk=10108 bw_util=0.09388
n_activity=28528 dram_eff=0.3702
bk0: 57a 109861i bk1: 46a 109606i bk2: 78a 109435i bk3: 88a 109689i bk4: 16a 109380i bk5: 26a 109133i bk6: 0a 109606i bk7: 8a 109595i bk8: 40a 109705i bk9: 32a 109739i bk10: 0a 109696i bk11: 0a 110140i bk12: 0a 109988i bk13: 0a 110114i bk14: 32a 109515i bk15: 31a 109785i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.686347
Row_Buffer_Locality_read = 0.940529
Row_Buffer_Locality_write = 0.640681
Bank_Level_Parallism = 2.101468
Bank_Level_Parallism_Col = 1.834181
Bank_Level_Parallism_Ready = 1.376254
write_to_read_ratio_blp_rw_average = 0.962069
GrpLevelPara = 1.523685 

BW Util details:
bwutil = 0.093879 
total_CMD = 112506 
util_bw = 10562 
Wasted_Col = 8462 
Wasted_Row = 3860 
Idle = 89622 

BW Util Bottlenecks: 
RCDc_limit = 207 
RCDWRc_limit = 5000 
WTRc_limit = 149 
RTWc_limit = 1134 
CCDLc_limit = 5426 
rwq = 0 
CCDLc_limit_alone = 5346 
WTRc_limit_alone = 140 
RTWc_limit_alone = 1063 

Commands details: 
total_CMD = 112506 
n_nop = 100789 
Read = 454 
Write = 0 
L2_Alloc = 0 
L2_WB = 10108 
n_act = 935 
n_pre = 919 
n_ref = 0 
n_req = 2981 
total_req = 10562 

Dual Bus Interface Util: 
issued_total_row = 1854 
issued_total_col = 10562 
Row_Bus_Util =  0.016479 
CoL_Bus_Util = 0.093879 
Either_Row_CoL_Bus_Util = 0.104146 
Issued_on_Two_Bus_Simul_Util = 0.006213 
issued_two_Eff = 0.059657 
queue_avg = 0.263115 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.263115
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=112506 n_nop=100826 n_act=921 n_pre=905 n_ref_event=0 n_req=2959 n_rd=434 n_rd_L2_A=0 n_write=0 n_wr_bk=10100 bw_util=0.09363
n_activity=28548 dram_eff=0.369
bk0: 51a 109390i bk1: 42a 109802i bk2: 78a 109756i bk3: 84a 109428i bk4: 16a 109772i bk5: 26a 109179i bk6: 0a 109456i bk7: 8a 109951i bk8: 34a 109953i bk9: 32a 109498i bk10: 0a 110100i bk11: 0a 110111i bk12: 0a 110043i bk13: 0a 110014i bk14: 32a 109797i bk15: 31a 109755i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.688746
Row_Buffer_Locality_read = 0.935484
Row_Buffer_Locality_write = 0.646337
Bank_Level_Parallism = 2.065499
Bank_Level_Parallism_Col = 1.798593
Bank_Level_Parallism_Ready = 1.342795
write_to_read_ratio_blp_rw_average = 0.958432
GrpLevelPara = 1.506658 

BW Util details:
bwutil = 0.093631 
total_CMD = 112506 
util_bw = 10534 
Wasted_Col = 8441 
Wasted_Row = 3804 
Idle = 89727 

BW Util Bottlenecks: 
RCDc_limit = 236 
RCDWRc_limit = 5004 
WTRc_limit = 275 
RTWc_limit = 546 
CCDLc_limit = 5425 
rwq = 0 
CCDLc_limit_alone = 5360 
WTRc_limit_alone = 252 
RTWc_limit_alone = 504 

Commands details: 
total_CMD = 112506 
n_nop = 100826 
Read = 434 
Write = 0 
L2_Alloc = 0 
L2_WB = 10100 
n_act = 921 
n_pre = 905 
n_ref = 0 
n_req = 2959 
total_req = 10534 

Dual Bus Interface Util: 
issued_total_row = 1826 
issued_total_col = 10534 
Row_Bus_Util =  0.016230 
CoL_Bus_Util = 0.093631 
Either_Row_CoL_Bus_Util = 0.103817 
Issued_on_Two_Bus_Simul_Util = 0.006044 
issued_two_Eff = 0.058219 
queue_avg = 0.229783 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.229783
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=112506 n_nop=100875 n_act=899 n_pre=883 n_ref_event=0 n_req=2960 n_rd=435 n_rd_L2_A=0 n_write=0 n_wr_bk=10100 bw_util=0.09364
n_activity=28165 dram_eff=0.374
bk0: 56a 109461i bk1: 44a 109572i bk2: 70a 109675i bk3: 90a 109678i bk4: 16a 109767i bk5: 26a 109308i bk6: 0a 109327i bk7: 8a 109648i bk8: 32a 109618i bk9: 32a 109752i bk10: 0a 109795i bk11: 0a 109833i bk12: 0a 110151i bk13: 0a 110299i bk14: 32a 110010i bk15: 29a 109860i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.696284
Row_Buffer_Locality_read = 0.942529
Row_Buffer_Locality_write = 0.653861
Bank_Level_Parallism = 2.100444
Bank_Level_Parallism_Col = 1.821486
Bank_Level_Parallism_Ready = 1.379877
write_to_read_ratio_blp_rw_average = 0.961877
GrpLevelPara = 1.497056 

BW Util details:
bwutil = 0.093639 
total_CMD = 112506 
util_bw = 10535 
Wasted_Col = 8464 
Wasted_Row = 3521 
Idle = 89986 

BW Util Bottlenecks: 
RCDc_limit = 187 
RCDWRc_limit = 4883 
WTRc_limit = 205 
RTWc_limit = 1026 
CCDLc_limit = 5738 
rwq = 0 
CCDLc_limit_alone = 5649 
WTRc_limit_alone = 186 
RTWc_limit_alone = 956 

Commands details: 
total_CMD = 112506 
n_nop = 100875 
Read = 435 
Write = 0 
L2_Alloc = 0 
L2_WB = 10100 
n_act = 899 
n_pre = 883 
n_ref = 0 
n_req = 2960 
total_req = 10535 

Dual Bus Interface Util: 
issued_total_row = 1782 
issued_total_col = 10535 
Row_Bus_Util =  0.015839 
CoL_Bus_Util = 0.093639 
Either_Row_CoL_Bus_Util = 0.103381 
Issued_on_Two_Bus_Simul_Util = 0.006097 
issued_two_Eff = 0.058980 
queue_avg = 0.245054 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.245054
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=112506 n_nop=100783 n_act=955 n_pre=939 n_ref_event=0 n_req=2958 n_rd=432 n_rd_L2_A=0 n_write=0 n_wr_bk=10104 bw_util=0.09365
n_activity=28075 dram_eff=0.3753
bk0: 54a 109504i bk1: 40a 109567i bk2: 76a 109565i bk3: 84a 109420i bk4: 16a 108817i bk5: 26a 109227i bk6: 0a 109698i bk7: 8a 109220i bk8: 32a 109717i bk9: 32a 109282i bk10: 0a 110097i bk11: 0a 110202i bk12: 0a 110022i bk13: 0a 109746i bk14: 32a 109947i bk15: 32a 109883i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.677147
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = 0.632621
Bank_Level_Parallism = 2.189742
Bank_Level_Parallism_Col = 1.871148
Bank_Level_Parallism_Ready = 1.422077
write_to_read_ratio_blp_rw_average = 0.958703
GrpLevelPara = 1.532615 

BW Util details:
bwutil = 0.093648 
total_CMD = 112506 
util_bw = 10536 
Wasted_Col = 8459 
Wasted_Row = 3446 
Idle = 90065 

BW Util Bottlenecks: 
RCDc_limit = 227 
RCDWRc_limit = 5104 
WTRc_limit = 215 
RTWc_limit = 854 
CCDLc_limit = 5489 
rwq = 0 
CCDLc_limit_alone = 5457 
WTRc_limit_alone = 206 
RTWc_limit_alone = 831 

Commands details: 
total_CMD = 112506 
n_nop = 100783 
Read = 432 
Write = 0 
L2_Alloc = 0 
L2_WB = 10104 
n_act = 955 
n_pre = 939 
n_ref = 0 
n_req = 2958 
total_req = 10536 

Dual Bus Interface Util: 
issued_total_row = 1894 
issued_total_col = 10536 
Row_Bus_Util =  0.016835 
CoL_Bus_Util = 0.093648 
Either_Row_CoL_Bus_Util = 0.104199 
Issued_on_Two_Bus_Simul_Util = 0.006284 
issued_two_Eff = 0.060309 
queue_avg = 0.257364 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.257364
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=112506 n_nop=100841 n_act=930 n_pre=914 n_ref_event=0 n_req=2964 n_rd=439 n_rd_L2_A=0 n_write=0 n_wr_bk=10100 bw_util=0.09368
n_activity=28242 dram_eff=0.3732
bk0: 50a 109336i bk1: 42a 110069i bk2: 76a 109697i bk3: 96a 109511i bk4: 16a 109547i bk5: 26a 109043i bk6: 0a 109722i bk7: 8a 109437i bk8: 32a 110033i bk9: 32a 109558i bk10: 0a 110055i bk11: 0a 109638i bk12: 0a 110342i bk13: 0a 110344i bk14: 31a 109683i bk15: 30a 109905i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.686235
Row_Buffer_Locality_read = 0.936219
Row_Buffer_Locality_write = 0.642772
Bank_Level_Parallism = 2.083904
Bank_Level_Parallism_Col = 1.781290
Bank_Level_Parallism_Ready = 1.337888
write_to_read_ratio_blp_rw_average = 0.955705
GrpLevelPara = 1.501234 

BW Util details:
bwutil = 0.093675 
total_CMD = 112506 
util_bw = 10539 
Wasted_Col = 8416 
Wasted_Row = 3666 
Idle = 89885 

BW Util Bottlenecks: 
RCDc_limit = 226 
RCDWRc_limit = 5006 
WTRc_limit = 311 
RTWc_limit = 650 
CCDLc_limit = 5667 
rwq = 0 
CCDLc_limit_alone = 5575 
WTRc_limit_alone = 273 
RTWc_limit_alone = 596 

Commands details: 
total_CMD = 112506 
n_nop = 100841 
Read = 439 
Write = 0 
L2_Alloc = 0 
L2_WB = 10100 
n_act = 930 
n_pre = 914 
n_ref = 0 
n_req = 2964 
total_req = 10539 

Dual Bus Interface Util: 
issued_total_row = 1844 
issued_total_col = 10539 
Row_Bus_Util =  0.016390 
CoL_Bus_Util = 0.093675 
Either_Row_CoL_Bus_Util = 0.103683 
Issued_on_Two_Bus_Simul_Util = 0.006382 
issued_two_Eff = 0.061552 
queue_avg = 0.245996 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.245996
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=112506 n_nop=100900 n_act=880 n_pre=864 n_ref_event=0 n_req=2979 n_rd=454 n_rd_L2_A=0 n_write=0 n_wr_bk=10100 bw_util=0.09381
n_activity=27636 dram_eff=0.3819
bk0: 62a 109460i bk1: 42a 109855i bk2: 80a 109523i bk3: 92a 109839i bk4: 16a 109495i bk5: 26a 109376i bk6: 0a 109244i bk7: 8a 109624i bk8: 32a 109858i bk9: 32a 109821i bk10: 0a 110296i bk11: 0a 110109i bk12: 0a 110022i bk13: 0a 109917i bk14: 32a 109760i bk15: 32a 109791i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.704599
Row_Buffer_Locality_read = 0.933921
Row_Buffer_Locality_write = 0.663366
Bank_Level_Parallism = 2.137216
Bank_Level_Parallism_Col = 1.836988
Bank_Level_Parallism_Ready = 1.381277
write_to_read_ratio_blp_rw_average = 0.961149
GrpLevelPara = 1.519270 

BW Util details:
bwutil = 0.093808 
total_CMD = 112506 
util_bw = 10554 
Wasted_Col = 8161 
Wasted_Row = 3316 
Idle = 90475 

BW Util Bottlenecks: 
RCDc_limit = 216 
RCDWRc_limit = 4617 
WTRc_limit = 282 
RTWc_limit = 693 
CCDLc_limit = 5572 
rwq = 0 
CCDLc_limit_alone = 5518 
WTRc_limit_alone = 261 
RTWc_limit_alone = 660 

Commands details: 
total_CMD = 112506 
n_nop = 100900 
Read = 454 
Write = 0 
L2_Alloc = 0 
L2_WB = 10100 
n_act = 880 
n_pre = 864 
n_ref = 0 
n_req = 2979 
total_req = 10554 

Dual Bus Interface Util: 
issued_total_row = 1744 
issued_total_col = 10554 
Row_Bus_Util =  0.015501 
CoL_Bus_Util = 0.093808 
Either_Row_CoL_Bus_Util = 0.103159 
Issued_on_Two_Bus_Simul_Util = 0.006151 
issued_two_Eff = 0.059624 
queue_avg = 0.235427 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.235427
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=112506 n_nop=100875 n_act=886 n_pre=870 n_ref_event=0 n_req=2970 n_rd=442 n_rd_L2_A=0 n_write=0 n_wr_bk=10112 bw_util=0.09381
n_activity=27935 dram_eff=0.3778
bk0: 54a 109750i bk1: 44a 109654i bk2: 80a 109365i bk3: 88a 109711i bk4: 16a 109618i bk5: 26a 109275i bk6: 0a 109473i bk7: 8a 109469i bk8: 32a 109990i bk9: 32a 109632i bk10: 0a 110054i bk11: 0a 109940i bk12: 0a 110018i bk13: 0a 109842i bk14: 30a 109871i bk15: 32a 109783i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.701684
Row_Buffer_Locality_read = 0.932127
Row_Buffer_Locality_write = 0.661392
Bank_Level_Parallism = 2.125273
Bank_Level_Parallism_Col = 1.848965
Bank_Level_Parallism_Ready = 1.417567
write_to_read_ratio_blp_rw_average = 0.955133
GrpLevelPara = 1.506630 

BW Util details:
bwutil = 0.093808 
total_CMD = 112506 
util_bw = 10554 
Wasted_Col = 8334 
Wasted_Row = 3519 
Idle = 90099 

BW Util Bottlenecks: 
RCDc_limit = 261 
RCDWRc_limit = 4713 
WTRc_limit = 182 
RTWc_limit = 906 
CCDLc_limit = 5527 
rwq = 0 
CCDLc_limit_alone = 5477 
WTRc_limit_alone = 174 
RTWc_limit_alone = 864 

Commands details: 
total_CMD = 112506 
n_nop = 100875 
Read = 442 
Write = 0 
L2_Alloc = 0 
L2_WB = 10112 
n_act = 886 
n_pre = 870 
n_ref = 0 
n_req = 2970 
total_req = 10554 

Dual Bus Interface Util: 
issued_total_row = 1756 
issued_total_col = 10554 
Row_Bus_Util =  0.015608 
CoL_Bus_Util = 0.093808 
Either_Row_CoL_Bus_Util = 0.103381 
Issued_on_Two_Bus_Simul_Util = 0.006035 
issued_two_Eff = 0.058378 
queue_avg = 0.245196 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.245196
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=112506 n_nop=100832 n_act=905 n_pre=889 n_ref_event=0 n_req=2976 n_rd=448 n_rd_L2_A=0 n_write=0 n_wr_bk=10112 bw_util=0.09386
n_activity=27893 dram_eff=0.3786
bk0: 44a 109849i bk1: 54a 109644i bk2: 88a 109244i bk3: 76a 109815i bk4: 26a 109433i bk5: 18a 109320i bk6: 0a 109852i bk7: 0a 109812i bk8: 40a 109793i bk9: 32a 109474i bk10: 0a 109650i bk11: 0a 109608i bk12: 0a 109727i bk13: 0a 109765i bk14: 32a 109688i bk15: 38a 109626i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.695901
Row_Buffer_Locality_read = 0.941964
Row_Buffer_Locality_write = 0.652294
Bank_Level_Parallism = 2.174991
Bank_Level_Parallism_Col = 1.876603
Bank_Level_Parallism_Ready = 1.489867
write_to_read_ratio_blp_rw_average = 0.953639
GrpLevelPara = 1.508658 

BW Util details:
bwutil = 0.093862 
total_CMD = 112506 
util_bw = 10560 
Wasted_Col = 8483 
Wasted_Row = 3381 
Idle = 90082 

BW Util Bottlenecks: 
RCDc_limit = 185 
RCDWRc_limit = 4937 
WTRc_limit = 259 
RTWc_limit = 528 
CCDLc_limit = 5811 
rwq = 0 
CCDLc_limit_alone = 5766 
WTRc_limit_alone = 230 
RTWc_limit_alone = 512 

Commands details: 
total_CMD = 112506 
n_nop = 100832 
Read = 448 
Write = 0 
L2_Alloc = 0 
L2_WB = 10112 
n_act = 905 
n_pre = 889 
n_ref = 0 
n_req = 2976 
total_req = 10560 

Dual Bus Interface Util: 
issued_total_row = 1794 
issued_total_col = 10560 
Row_Bus_Util =  0.015946 
CoL_Bus_Util = 0.093862 
Either_Row_CoL_Bus_Util = 0.103763 
Issued_on_Two_Bus_Simul_Util = 0.006044 
issued_two_Eff = 0.058249 
queue_avg = 0.275239 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.275239
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=112506 n_nop=100903 n_act=900 n_pre=884 n_ref_event=0 n_req=2981 n_rd=454 n_rd_L2_A=0 n_write=0 n_wr_bk=10108 bw_util=0.09388
n_activity=27645 dram_eff=0.3821
bk0: 50a 109550i bk1: 54a 109624i bk2: 94a 109497i bk3: 70a 109711i bk4: 26a 109652i bk5: 18a 109213i bk6: 0a 109672i bk7: 0a 109655i bk8: 40a 109907i bk9: 32a 109473i bk10: 0a 109729i bk11: 0a 109787i bk12: 0a 109749i bk13: 0a 110036i bk14: 32a 109638i bk15: 38a 109774i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.698088
Row_Buffer_Locality_read = 0.942731
Row_Buffer_Locality_write = 0.654135
Bank_Level_Parallism = 2.211613
Bank_Level_Parallism_Col = 1.901525
Bank_Level_Parallism_Ready = 1.440258
write_to_read_ratio_blp_rw_average = 0.956895
GrpLevelPara = 1.542572 

BW Util details:
bwutil = 0.093879 
total_CMD = 112506 
util_bw = 10562 
Wasted_Col = 7971 
Wasted_Row = 3356 
Idle = 90617 

BW Util Bottlenecks: 
RCDc_limit = 201 
RCDWRc_limit = 4521 
WTRc_limit = 267 
RTWc_limit = 602 
CCDLc_limit = 5561 
rwq = 0 
CCDLc_limit_alone = 5493 
WTRc_limit_alone = 232 
RTWc_limit_alone = 569 

Commands details: 
total_CMD = 112506 
n_nop = 100903 
Read = 454 
Write = 0 
L2_Alloc = 0 
L2_WB = 10108 
n_act = 900 
n_pre = 884 
n_ref = 0 
n_req = 2981 
total_req = 10562 

Dual Bus Interface Util: 
issued_total_row = 1784 
issued_total_col = 10562 
Row_Bus_Util =  0.015857 
CoL_Bus_Util = 0.093879 
Either_Row_CoL_Bus_Util = 0.103132 
Issued_on_Two_Bus_Simul_Util = 0.006604 
issued_two_Eff = 0.064035 
queue_avg = 0.271266 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.271266
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=112506 n_nop=100874 n_act=897 n_pre=881 n_ref_event=0 n_req=2966 n_rd=440 n_rd_L2_A=0 n_write=0 n_wr_bk=10104 bw_util=0.09372
n_activity=27410 dram_eff=0.3847
bk0: 50a 109478i bk1: 46a 109814i bk2: 82a 109571i bk3: 76a 109450i bk4: 26a 109731i bk5: 18a 109252i bk6: 0a 109474i bk7: 0a 109892i bk8: 40a 109897i bk9: 32a 109327i bk10: 0a 109622i bk11: 0a 109826i bk12: 0a 110146i bk13: 0a 109547i bk14: 32a 109898i bk15: 38a 109846i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.697572
Row_Buffer_Locality_read = 0.934091
Row_Buffer_Locality_write = 0.656374
Bank_Level_Parallism = 2.195944
Bank_Level_Parallism_Col = 1.916981
Bank_Level_Parallism_Ready = 1.473729
write_to_read_ratio_blp_rw_average = 0.957957
GrpLevelPara = 1.551389 

BW Util details:
bwutil = 0.093719 
total_CMD = 112506 
util_bw = 10544 
Wasted_Col = 8102 
Wasted_Row = 3345 
Idle = 90515 

BW Util Bottlenecks: 
RCDc_limit = 255 
RCDWRc_limit = 4783 
WTRc_limit = 269 
RTWc_limit = 702 
CCDLc_limit = 5260 
rwq = 0 
CCDLc_limit_alone = 5199 
WTRc_limit_alone = 236 
RTWc_limit_alone = 674 

Commands details: 
total_CMD = 112506 
n_nop = 100874 
Read = 440 
Write = 0 
L2_Alloc = 0 
L2_WB = 10104 
n_act = 897 
n_pre = 881 
n_ref = 0 
n_req = 2966 
total_req = 10544 

Dual Bus Interface Util: 
issued_total_row = 1778 
issued_total_col = 10544 
Row_Bus_Util =  0.015804 
CoL_Bus_Util = 0.093719 
Either_Row_CoL_Bus_Util = 0.103390 
Issued_on_Two_Bus_Simul_Util = 0.006133 
issued_two_Eff = 0.059319 
queue_avg = 0.267124 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.267124
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=112506 n_nop=100845 n_act=916 n_pre=900 n_ref_event=0 n_req=2972 n_rd=444 n_rd_L2_A=0 n_write=0 n_wr_bk=10112 bw_util=0.09383
n_activity=27671 dram_eff=0.3815
bk0: 52a 109282i bk1: 52a 109235i bk2: 82a 109230i bk3: 70a 109480i bk4: 26a 109423i bk5: 18a 109507i bk6: 0a 109505i bk7: 0a 109653i bk8: 40a 109606i bk9: 32a 109183i bk10: 0a 109768i bk11: 0a 109784i bk12: 0a 109824i bk13: 0a 109661i bk14: 32a 109679i bk15: 40a 109963i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.691790
Row_Buffer_Locality_read = 0.939189
Row_Buffer_Locality_write = 0.648339
Bank_Level_Parallism = 2.282051
Bank_Level_Parallism_Col = 1.978764
Bank_Level_Parallism_Ready = 1.527757
write_to_read_ratio_blp_rw_average = 0.952626
GrpLevelPara = 1.548881 

BW Util details:
bwutil = 0.093826 
total_CMD = 112506 
util_bw = 10556 
Wasted_Col = 8181 
Wasted_Row = 3298 
Idle = 90471 

BW Util Bottlenecks: 
RCDc_limit = 207 
RCDWRc_limit = 4825 
WTRc_limit = 312 
RTWc_limit = 1058 
CCDLc_limit = 5517 
rwq = 0 
CCDLc_limit_alone = 5404 
WTRc_limit_alone = 271 
RTWc_limit_alone = 986 

Commands details: 
total_CMD = 112506 
n_nop = 100845 
Read = 444 
Write = 0 
L2_Alloc = 0 
L2_WB = 10112 
n_act = 916 
n_pre = 900 
n_ref = 0 
n_req = 2972 
total_req = 10556 

Dual Bus Interface Util: 
issued_total_row = 1816 
issued_total_col = 10556 
Row_Bus_Util =  0.016141 
CoL_Bus_Util = 0.093826 
Either_Row_CoL_Bus_Util = 0.103648 
Issued_on_Two_Bus_Simul_Util = 0.006320 
issued_two_Eff = 0.060972 
queue_avg = 0.299557 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.299557
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=112506 n_nop=100955 n_act=854 n_pre=838 n_ref_event=0 n_req=2973 n_rd=448 n_rd_L2_A=0 n_write=0 n_wr_bk=10100 bw_util=0.09375
n_activity=27368 dram_eff=0.3854
bk0: 48a 109262i bk1: 52a 109874i bk2: 86a 109491i bk3: 78a 109634i bk4: 26a 109568i bk5: 17a 109869i bk6: 0a 109640i bk7: 0a 110062i bk8: 40a 109606i bk9: 32a 109849i bk10: 0a 109657i bk11: 0a 109891i bk12: 0a 109809i bk13: 0a 110143i bk14: 30a 109849i bk15: 39a 109836i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.712748
Row_Buffer_Locality_read = 0.946429
Row_Buffer_Locality_write = 0.671287
Bank_Level_Parallism = 2.150192
Bank_Level_Parallism_Col = 1.863933
Bank_Level_Parallism_Ready = 1.460940
write_to_read_ratio_blp_rw_average = 0.957714
GrpLevelPara = 1.510170 

BW Util details:
bwutil = 0.093755 
total_CMD = 112506 
util_bw = 10548 
Wasted_Col = 8134 
Wasted_Row = 3190 
Idle = 90634 

BW Util Bottlenecks: 
RCDc_limit = 185 
RCDWRc_limit = 4489 
WTRc_limit = 242 
RTWc_limit = 594 
CCDLc_limit = 5539 
rwq = 0 
CCDLc_limit_alone = 5482 
WTRc_limit_alone = 202 
RTWc_limit_alone = 577 

Commands details: 
total_CMD = 112506 
n_nop = 100955 
Read = 448 
Write = 0 
L2_Alloc = 0 
L2_WB = 10100 
n_act = 854 
n_pre = 838 
n_ref = 0 
n_req = 2973 
total_req = 10548 

Dual Bus Interface Util: 
issued_total_row = 1692 
issued_total_col = 10548 
Row_Bus_Util =  0.015039 
CoL_Bus_Util = 0.093755 
Either_Row_CoL_Bus_Util = 0.102670 
Issued_on_Two_Bus_Simul_Util = 0.006124 
issued_two_Eff = 0.059649 
queue_avg = 0.252867 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=49 avg=0.252867
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=112506 n_nop=100888 n_act=889 n_pre=873 n_ref_event=0 n_req=2960 n_rd=438 n_rd_L2_A=0 n_write=0 n_wr_bk=10088 bw_util=0.09356
n_activity=28183 dram_eff=0.3735
bk0: 44a 109064i bk1: 50a 109794i bk2: 84a 109224i bk3: 76a 109281i bk4: 26a 109368i bk5: 18a 109364i bk6: 0a 109567i bk7: 0a 109595i bk8: 40a 109442i bk9: 32a 109591i bk10: 0a 109991i bk11: 0a 109991i bk12: 0a 110142i bk13: 0a 109753i bk14: 31a 109669i bk15: 37a 109686i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.699662
Row_Buffer_Locality_read = 0.940639
Row_Buffer_Locality_write = 0.657811
Bank_Level_Parallism = 2.200533
Bank_Level_Parallism_Col = 1.946113
Bank_Level_Parallism_Ready = 1.505510
write_to_read_ratio_blp_rw_average = 0.958112
GrpLevelPara = 1.526538 

BW Util details:
bwutil = 0.093559 
total_CMD = 112506 
util_bw = 10526 
Wasted_Col = 8283 
Wasted_Row = 3701 
Idle = 89996 

BW Util Bottlenecks: 
RCDc_limit = 213 
RCDWRc_limit = 4727 
WTRc_limit = 190 
RTWc_limit = 1155 
CCDLc_limit = 5780 
rwq = 0 
CCDLc_limit_alone = 5667 
WTRc_limit_alone = 162 
RTWc_limit_alone = 1070 

Commands details: 
total_CMD = 112506 
n_nop = 100888 
Read = 438 
Write = 0 
L2_Alloc = 0 
L2_WB = 10088 
n_act = 889 
n_pre = 873 
n_ref = 0 
n_req = 2960 
total_req = 10526 

Dual Bus Interface Util: 
issued_total_row = 1762 
issued_total_col = 10526 
Row_Bus_Util =  0.015661 
CoL_Bus_Util = 0.093559 
Either_Row_CoL_Bus_Util = 0.103266 
Issued_on_Two_Bus_Simul_Util = 0.005955 
issued_two_Eff = 0.057669 
queue_avg = 0.297682 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.297682
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=112506 n_nop=100870 n_act=889 n_pre=873 n_ref_event=0 n_req=2972 n_rd=449 n_rd_L2_A=0 n_write=0 n_wr_bk=10092 bw_util=0.09369
n_activity=27994 dram_eff=0.3765
bk0: 51a 109291i bk1: 50a 109506i bk2: 88a 109688i bk3: 75a 109664i bk4: 26a 109202i bk5: 16a 109272i bk6: 0a 110012i bk7: 0a 109862i bk8: 40a 109567i bk9: 32a 109786i bk10: 0a 109976i bk11: 0a 110205i bk12: 0a 110075i bk13: 0a 110051i bk14: 32a 109734i bk15: 39a 109961i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.700875
Row_Buffer_Locality_read = 0.944321
Row_Buffer_Locality_write = 0.657551
Bank_Level_Parallism = 2.091239
Bank_Level_Parallism_Col = 1.815402
Bank_Level_Parallism_Ready = 1.428802
write_to_read_ratio_blp_rw_average = 0.957913
GrpLevelPara = 1.490407 

BW Util details:
bwutil = 0.093693 
total_CMD = 112506 
util_bw = 10541 
Wasted_Col = 8666 
Wasted_Row = 3371 
Idle = 89928 

BW Util Bottlenecks: 
RCDc_limit = 208 
RCDWRc_limit = 4882 
WTRc_limit = 297 
RTWc_limit = 651 
CCDLc_limit = 5661 
rwq = 0 
CCDLc_limit_alone = 5598 
WTRc_limit_alone = 256 
RTWc_limit_alone = 629 

Commands details: 
total_CMD = 112506 
n_nop = 100870 
Read = 449 
Write = 0 
L2_Alloc = 0 
L2_WB = 10092 
n_act = 889 
n_pre = 873 
n_ref = 0 
n_req = 2972 
total_req = 10541 

Dual Bus Interface Util: 
issued_total_row = 1762 
issued_total_col = 10541 
Row_Bus_Util =  0.015661 
CoL_Bus_Util = 0.093693 
Either_Row_CoL_Bus_Util = 0.103426 
Issued_on_Two_Bus_Simul_Util = 0.005929 
issued_two_Eff = 0.057322 
queue_avg = 0.253186 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.253186
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=112506 n_nop=100867 n_act=907 n_pre=891 n_ref_event=0 n_req=2965 n_rd=444 n_rd_L2_A=0 n_write=0 n_wr_bk=10084 bw_util=0.09358
n_activity=27941 dram_eff=0.3768
bk0: 48a 109489i bk1: 50a 109796i bk2: 84a 109595i bk3: 76a 109562i bk4: 26a 109479i bk5: 16a 109514i bk6: 0a 109362i bk7: 0a 109899i bk8: 40a 109199i bk9: 32a 109522i bk10: 0a 109413i bk11: 0a 109807i bk12: 0a 109888i bk13: 0a 109572i bk14: 32a 109936i bk15: 40a 109908i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.694098
Row_Buffer_Locality_read = 0.948198
Row_Buffer_Locality_write = 0.649346
Bank_Level_Parallism = 2.207244
Bank_Level_Parallism_Col = 1.925833
Bank_Level_Parallism_Ready = 1.478818
write_to_read_ratio_blp_rw_average = 0.961105
GrpLevelPara = 1.542891 

BW Util details:
bwutil = 0.093577 
total_CMD = 112506 
util_bw = 10528 
Wasted_Col = 8132 
Wasted_Row = 3594 
Idle = 90252 

BW Util Bottlenecks: 
RCDc_limit = 197 
RCDWRc_limit = 4708 
WTRc_limit = 146 
RTWc_limit = 1100 
CCDLc_limit = 5397 
rwq = 0 
CCDLc_limit_alone = 5298 
WTRc_limit_alone = 126 
RTWc_limit_alone = 1021 

Commands details: 
total_CMD = 112506 
n_nop = 100867 
Read = 444 
Write = 0 
L2_Alloc = 0 
L2_WB = 10084 
n_act = 907 
n_pre = 891 
n_ref = 0 
n_req = 2965 
total_req = 10528 

Dual Bus Interface Util: 
issued_total_row = 1798 
issued_total_col = 10528 
Row_Bus_Util =  0.015981 
CoL_Bus_Util = 0.093577 
Either_Row_CoL_Bus_Util = 0.103452 
Issued_on_Two_Bus_Simul_Util = 0.006106 
issued_two_Eff = 0.059026 
queue_avg = 0.244325 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=53 avg=0.244325
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=112506 n_nop=100846 n_act=920 n_pre=904 n_ref_event=0 n_req=2964 n_rd=435 n_rd_L2_A=0 n_write=0 n_wr_bk=10116 bw_util=0.09378
n_activity=28014 dram_eff=0.3766
bk0: 45a 109298i bk1: 48a 109642i bk2: 78a 109762i bk3: 82a 109377i bk4: 24a 109513i bk5: 18a 109469i bk6: 0a 110054i bk7: 0a 109357i bk8: 40a 109737i bk9: 32a 109573i bk10: 0a 110154i bk11: 0a 109437i bk12: 0a 110110i bk13: 0a 109930i bk14: 30a 109758i bk15: 38a 109970i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.689609
Row_Buffer_Locality_read = 0.942529
Row_Buffer_Locality_write = 0.646105
Bank_Level_Parallism = 2.131628
Bank_Level_Parallism_Col = 1.826735
Bank_Level_Parallism_Ready = 1.384418
write_to_read_ratio_blp_rw_average = 0.958062
GrpLevelPara = 1.513849 

BW Util details:
bwutil = 0.093782 
total_CMD = 112506 
util_bw = 10551 
Wasted_Col = 8429 
Wasted_Row = 3500 
Idle = 90026 

BW Util Bottlenecks: 
RCDc_limit = 216 
RCDWRc_limit = 4874 
WTRc_limit = 288 
RTWc_limit = 552 
CCDLc_limit = 5551 
rwq = 0 
CCDLc_limit_alone = 5517 
WTRc_limit_alone = 273 
RTWc_limit_alone = 533 

Commands details: 
total_CMD = 112506 
n_nop = 100846 
Read = 435 
Write = 0 
L2_Alloc = 0 
L2_WB = 10116 
n_act = 920 
n_pre = 904 
n_ref = 0 
n_req = 2964 
total_req = 10551 

Dual Bus Interface Util: 
issued_total_row = 1824 
issued_total_col = 10551 
Row_Bus_Util =  0.016212 
CoL_Bus_Util = 0.093782 
Either_Row_CoL_Bus_Util = 0.103639 
Issued_on_Two_Bus_Simul_Util = 0.006355 
issued_two_Eff = 0.061321 
queue_avg = 0.222939 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.222939
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=112506 n_nop=100867 n_act=870 n_pre=854 n_ref_event=0 n_req=2972 n_rd=443 n_rd_L2_A=0 n_write=0 n_wr_bk=10116 bw_util=0.09385
n_activity=28225 dram_eff=0.3741
bk0: 40a 109600i bk1: 50a 109559i bk2: 84a 109525i bk3: 84a 109628i bk4: 24a 109514i bk5: 18a 109857i bk6: 0a 110222i bk7: 0a 109464i bk8: 40a 109890i bk9: 32a 109591i bk10: 0a 110146i bk11: 0a 109686i bk12: 0a 110408i bk13: 0a 109844i bk14: 31a 109939i bk15: 40a 109887i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.707268
Row_Buffer_Locality_read = 0.945824
Row_Buffer_Locality_write = 0.665480
Bank_Level_Parallism = 2.066768
Bank_Level_Parallism_Col = 1.788954
Bank_Level_Parallism_Ready = 1.372005
write_to_read_ratio_blp_rw_average = 0.964561
GrpLevelPara = 1.498123 

BW Util details:
bwutil = 0.093853 
total_CMD = 112506 
util_bw = 10559 
Wasted_Col = 8415 
Wasted_Row = 3432 
Idle = 90100 

BW Util Bottlenecks: 
RCDc_limit = 203 
RCDWRc_limit = 4771 
WTRc_limit = 184 
RTWc_limit = 610 
CCDLc_limit = 5590 
rwq = 0 
CCDLc_limit_alone = 5556 
WTRc_limit_alone = 164 
RTWc_limit_alone = 596 

Commands details: 
total_CMD = 112506 
n_nop = 100867 
Read = 443 
Write = 0 
L2_Alloc = 0 
L2_WB = 10116 
n_act = 870 
n_pre = 854 
n_ref = 0 
n_req = 2972 
total_req = 10559 

Dual Bus Interface Util: 
issued_total_row = 1724 
issued_total_col = 10559 
Row_Bus_Util =  0.015324 
CoL_Bus_Util = 0.093853 
Either_Row_CoL_Bus_Util = 0.103452 
Issued_on_Two_Bus_Simul_Util = 0.005724 
issued_two_Eff = 0.055331 
queue_avg = 0.224068 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.224068
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=112506 n_nop=100907 n_act=893 n_pre=877 n_ref_event=0 n_req=2968 n_rd=441 n_rd_L2_A=0 n_write=0 n_wr_bk=10108 bw_util=0.09376
n_activity=27742 dram_eff=0.3803
bk0: 40a 109516i bk1: 50a 110028i bk2: 88a 109706i bk3: 82a 109278i bk4: 20a 109342i bk5: 18a 109353i bk6: 0a 109826i bk7: 0a 109561i bk8: 40a 109859i bk9: 32a 110276i bk10: 0a 110041i bk11: 0a 109984i bk12: 0a 110268i bk13: 0a 110052i bk14: 32a 110142i bk15: 39a 109736i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.699124
Row_Buffer_Locality_read = 0.931973
Row_Buffer_Locality_write = 0.658488
Bank_Level_Parallism = 2.076583
Bank_Level_Parallism_Col = 1.763084
Bank_Level_Parallism_Ready = 1.354252
write_to_read_ratio_blp_rw_average = 0.956622
GrpLevelPara = 1.493741 

BW Util details:
bwutil = 0.093764 
total_CMD = 112506 
util_bw = 10549 
Wasted_Col = 8296 
Wasted_Row = 3353 
Idle = 90308 

BW Util Bottlenecks: 
RCDc_limit = 273 
RCDWRc_limit = 4640 
WTRc_limit = 220 
RTWc_limit = 483 
CCDLc_limit = 5568 
rwq = 0 
CCDLc_limit_alone = 5554 
WTRc_limit_alone = 212 
RTWc_limit_alone = 477 

Commands details: 
total_CMD = 112506 
n_nop = 100907 
Read = 441 
Write = 0 
L2_Alloc = 0 
L2_WB = 10108 
n_act = 893 
n_pre = 877 
n_ref = 0 
n_req = 2968 
total_req = 10549 

Dual Bus Interface Util: 
issued_total_row = 1770 
issued_total_col = 10549 
Row_Bus_Util =  0.015732 
CoL_Bus_Util = 0.093764 
Either_Row_CoL_Bus_Util = 0.103097 
Issued_on_Two_Bus_Simul_Util = 0.006400 
issued_two_Eff = 0.062074 
queue_avg = 0.232014 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=56 avg=0.232014
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=112506 n_nop=100894 n_act=898 n_pre=882 n_ref_event=0 n_req=2954 n_rd=427 n_rd_L2_A=0 n_write=0 n_wr_bk=10108 bw_util=0.09364
n_activity=28125 dram_eff=0.3746
bk0: 34a 109382i bk1: 48a 109556i bk2: 86a 109673i bk3: 82a 109361i bk4: 18a 109367i bk5: 18a 109403i bk6: 0a 109808i bk7: 0a 109504i bk8: 40a 109827i bk9: 32a 110050i bk10: 0a 109967i bk11: 0a 110208i bk12: 0a 110137i bk13: 0a 110215i bk14: 32a 109947i bk15: 37a 110005i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.696005
Row_Buffer_Locality_read = 0.939110
Row_Buffer_Locality_write = 0.654927
Bank_Level_Parallism = 2.088857
Bank_Level_Parallism_Col = 1.793279
Bank_Level_Parallism_Ready = 1.364974
write_to_read_ratio_blp_rw_average = 0.960145
GrpLevelPara = 1.488861 

BW Util details:
bwutil = 0.093639 
total_CMD = 112506 
util_bw = 10535 
Wasted_Col = 8420 
Wasted_Row = 3373 
Idle = 90178 

BW Util Bottlenecks: 
RCDc_limit = 225 
RCDWRc_limit = 4767 
WTRc_limit = 193 
RTWc_limit = 593 
CCDLc_limit = 5593 
rwq = 0 
CCDLc_limit_alone = 5557 
WTRc_limit_alone = 177 
RTWc_limit_alone = 573 

Commands details: 
total_CMD = 112506 
n_nop = 100894 
Read = 427 
Write = 0 
L2_Alloc = 0 
L2_WB = 10108 
n_act = 898 
n_pre = 882 
n_ref = 0 
n_req = 2954 
total_req = 10535 

Dual Bus Interface Util: 
issued_total_row = 1780 
issued_total_col = 10535 
Row_Bus_Util =  0.015821 
CoL_Bus_Util = 0.093639 
Either_Row_CoL_Bus_Util = 0.103212 
Issued_on_Two_Bus_Simul_Util = 0.006249 
issued_two_Eff = 0.060541 
queue_avg = 0.208016 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.208016
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=112506 n_nop=100801 n_act=970 n_pre=954 n_ref_event=0 n_req=2960 n_rd=439 n_rd_L2_A=0 n_write=0 n_wr_bk=10084 bw_util=0.09353
n_activity=28069 dram_eff=0.3749
bk0: 44a 109710i bk1: 48a 109837i bk2: 84a 109619i bk3: 84a 109711i bk4: 18a 109576i bk5: 18a 109230i bk6: 0a 109741i bk7: 0a 109554i bk8: 40a 109601i bk9: 32a 109525i bk10: 0a 110040i bk11: 0a 109923i bk12: 0a 109947i bk13: 0a 110119i bk14: 32a 109672i bk15: 39a 109682i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.672297
Row_Buffer_Locality_read = 0.933941
Row_Buffer_Locality_write = 0.626735
Bank_Level_Parallism = 2.104544
Bank_Level_Parallism_Col = 1.768051
Bank_Level_Parallism_Ready = 1.355317
write_to_read_ratio_blp_rw_average = 0.956288
GrpLevelPara = 1.493397 

BW Util details:
bwutil = 0.093533 
total_CMD = 112506 
util_bw = 10523 
Wasted_Col = 8598 
Wasted_Row = 3482 
Idle = 89903 

BW Util Bottlenecks: 
RCDc_limit = 242 
RCDWRc_limit = 5174 
WTRc_limit = 263 
RTWc_limit = 509 
CCDLc_limit = 5601 
rwq = 0 
CCDLc_limit_alone = 5565 
WTRc_limit_alone = 243 
RTWc_limit_alone = 493 

Commands details: 
total_CMD = 112506 
n_nop = 100801 
Read = 439 
Write = 0 
L2_Alloc = 0 
L2_WB = 10084 
n_act = 970 
n_pre = 954 
n_ref = 0 
n_req = 2960 
total_req = 10523 

Dual Bus Interface Util: 
issued_total_row = 1924 
issued_total_col = 10523 
Row_Bus_Util =  0.017101 
CoL_Bus_Util = 0.093533 
Either_Row_CoL_Bus_Util = 0.104039 
Issued_on_Two_Bus_Simul_Util = 0.006595 
issued_two_Eff = 0.063392 
queue_avg = 0.179982 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=42 avg=0.179982
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=112506 n_nop=100885 n_act=864 n_pre=848 n_ref_event=0 n_req=2963 n_rd=438 n_rd_L2_A=0 n_write=0 n_wr_bk=10100 bw_util=0.09367
n_activity=27546 dram_eff=0.3826
bk0: 46a 109564i bk1: 50a 109853i bk2: 80a 109944i bk3: 84a 109742i bk4: 18a 109566i bk5: 18a 109804i bk6: 0a 109535i bk7: 0a 109779i bk8: 40a 109800i bk9: 32a 109540i bk10: 0a 110012i bk11: 0a 109890i bk12: 0a 110265i bk13: 0a 110096i bk14: 32a 110100i bk15: 38a 109811i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.708404
Row_Buffer_Locality_read = 0.942922
Row_Buffer_Locality_write = 0.667723
Bank_Level_Parallism = 2.069468
Bank_Level_Parallism_Col = 1.803803
Bank_Level_Parallism_Ready = 1.383659
write_to_read_ratio_blp_rw_average = 0.956058
GrpLevelPara = 1.520680 

BW Util details:
bwutil = 0.093666 
total_CMD = 112506 
util_bw = 10538 
Wasted_Col = 8098 
Wasted_Row = 3475 
Idle = 90395 

BW Util Bottlenecks: 
RCDc_limit = 218 
RCDWRc_limit = 4578 
WTRc_limit = 251 
RTWc_limit = 613 
CCDLc_limit = 5389 
rwq = 0 
CCDLc_limit_alone = 5321 
WTRc_limit_alone = 231 
RTWc_limit_alone = 565 

Commands details: 
total_CMD = 112506 
n_nop = 100885 
Read = 438 
Write = 0 
L2_Alloc = 0 
L2_WB = 10100 
n_act = 864 
n_pre = 848 
n_ref = 0 
n_req = 2963 
total_req = 10538 

Dual Bus Interface Util: 
issued_total_row = 1712 
issued_total_col = 10538 
Row_Bus_Util =  0.015217 
CoL_Bus_Util = 0.093666 
Either_Row_CoL_Bus_Util = 0.103292 
Issued_on_Two_Bus_Simul_Util = 0.005591 
issued_two_Eff = 0.054126 
queue_avg = 0.256555 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=55 avg=0.256555
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=112506 n_nop=100804 n_act=939 n_pre=923 n_ref_event=0 n_req=2977 n_rd=451 n_rd_L2_A=0 n_write=0 n_wr_bk=10104 bw_util=0.09382
n_activity=27761 dram_eff=0.3802
bk0: 52a 109368i bk1: 52a 109442i bk2: 90a 109231i bk3: 81a 109545i bk4: 18a 109466i bk5: 18a 109555i bk6: 0a 109798i bk7: 0a 109572i bk8: 40a 109656i bk9: 32a 109299i bk10: 0a 110023i bk11: 0a 109894i bk12: 0a 109796i bk13: 0a 109843i bk14: 30a 109570i bk15: 38a 109813i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.684582
Row_Buffer_Locality_read = 0.937916
Row_Buffer_Locality_write = 0.639351
Bank_Level_Parallism = 2.196420
Bank_Level_Parallism_Col = 1.887919
Bank_Level_Parallism_Ready = 1.442918
write_to_read_ratio_blp_rw_average = 0.957265
GrpLevelPara = 1.529131 

BW Util details:
bwutil = 0.093817 
total_CMD = 112506 
util_bw = 10555 
Wasted_Col = 8230 
Wasted_Row = 3616 
Idle = 90105 

BW Util Bottlenecks: 
RCDc_limit = 261 
RCDWRc_limit = 4794 
WTRc_limit = 154 
RTWc_limit = 712 
CCDLc_limit = 5439 
rwq = 0 
CCDLc_limit_alone = 5385 
WTRc_limit_alone = 143 
RTWc_limit_alone = 669 

Commands details: 
total_CMD = 112506 
n_nop = 100804 
Read = 451 
Write = 0 
L2_Alloc = 0 
L2_WB = 10104 
n_act = 939 
n_pre = 923 
n_ref = 0 
n_req = 2977 
total_req = 10555 

Dual Bus Interface Util: 
issued_total_row = 1862 
issued_total_col = 10555 
Row_Bus_Util =  0.016550 
CoL_Bus_Util = 0.093817 
Either_Row_CoL_Bus_Util = 0.104012 
Issued_on_Two_Bus_Simul_Util = 0.006355 
issued_two_Eff = 0.061101 
queue_avg = 0.248787 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=51 avg=0.248787
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=112506 n_nop=100877 n_act=888 n_pre=872 n_ref_event=0 n_req=2963 n_rd=439 n_rd_L2_A=0 n_write=0 n_wr_bk=10096 bw_util=0.09364
n_activity=28075 dram_eff=0.3752
bk0: 48a 109469i bk1: 50a 109575i bk2: 84a 109598i bk3: 80a 109282i bk4: 18a 109302i bk5: 18a 109582i bk6: 0a 109611i bk7: 0a 109716i bk8: 40a 109726i bk9: 32a 109736i bk10: 0a 109792i bk11: 0a 109987i bk12: 0a 110282i bk13: 0a 110080i bk14: 29a 109838i bk15: 40a 109507i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.700304
Row_Buffer_Locality_read = 0.945330
Row_Buffer_Locality_write = 0.657686
Bank_Level_Parallism = 2.154482
Bank_Level_Parallism_Col = 1.892219
Bank_Level_Parallism_Ready = 1.476982
write_to_read_ratio_blp_rw_average = 0.957844
GrpLevelPara = 1.533094 

BW Util details:
bwutil = 0.093639 
total_CMD = 112506 
util_bw = 10535 
Wasted_Col = 8208 
Wasted_Row = 3525 
Idle = 90238 

BW Util Bottlenecks: 
RCDc_limit = 193 
RCDWRc_limit = 4672 
WTRc_limit = 151 
RTWc_limit = 986 
CCDLc_limit = 5292 
rwq = 0 
CCDLc_limit_alone = 5241 
WTRc_limit_alone = 151 
RTWc_limit_alone = 935 

Commands details: 
total_CMD = 112506 
n_nop = 100877 
Read = 439 
Write = 0 
L2_Alloc = 0 
L2_WB = 10096 
n_act = 888 
n_pre = 872 
n_ref = 0 
n_req = 2963 
total_req = 10535 

Dual Bus Interface Util: 
issued_total_row = 1760 
issued_total_col = 10535 
Row_Bus_Util =  0.015644 
CoL_Bus_Util = 0.093639 
Either_Row_CoL_Bus_Util = 0.103363 
Issued_on_Two_Bus_Simul_Util = 0.005920 
issued_two_Eff = 0.057271 
queue_avg = 0.262537 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=61 avg=0.262537

========= L2 cache stats =========
L2_cache_bank[0]: Access = 16914, Miss = 9025, Miss_rate = 0.534, Pending_hits = 357, Reservation_fails = 1590
L2_cache_bank[1]: Access = 16779, Miss = 9038, Miss_rate = 0.539, Pending_hits = 400, Reservation_fails = 2832
L2_cache_bank[2]: Access = 16693, Miss = 9016, Miss_rate = 0.540, Pending_hits = 368, Reservation_fails = 921
L2_cache_bank[3]: Access = 16978, Miss = 9041, Miss_rate = 0.533, Pending_hits = 428, Reservation_fails = 2227
L2_cache_bank[4]: Access = 16619, Miss = 9017, Miss_rate = 0.543, Pending_hits = 313, Reservation_fails = 1336
L2_cache_bank[5]: Access = 16825, Miss = 9028, Miss_rate = 0.537, Pending_hits = 443, Reservation_fails = 4215
L2_cache_bank[6]: Access = 16589, Miss = 9021, Miss_rate = 0.544, Pending_hits = 322, Reservation_fails = 1288
L2_cache_bank[7]: Access = 16747, Miss = 9035, Miss_rate = 0.539, Pending_hits = 402, Reservation_fails = 4148
L2_cache_bank[8]: Access = 16541, Miss = 9033, Miss_rate = 0.546, Pending_hits = 352, Reservation_fails = 1080
L2_cache_bank[9]: Access = 16252, Miss = 9024, Miss_rate = 0.555, Pending_hits = 401, Reservation_fails = 1970
L2_cache_bank[10]: Access = 16510, Miss = 9032, Miss_rate = 0.547, Pending_hits = 373, Reservation_fails = 970
L2_cache_bank[11]: Access = 16205, Miss = 9031, Miss_rate = 0.557, Pending_hits = 323, Reservation_fails = 1600
L2_cache_bank[12]: Access = 16484, Miss = 9027, Miss_rate = 0.548, Pending_hits = 332, Reservation_fails = 1904
L2_cache_bank[13]: Access = 16457, Miss = 9020, Miss_rate = 0.548, Pending_hits = 399, Reservation_fails = 2198
L2_cache_bank[14]: Access = 16508, Miss = 9006, Miss_rate = 0.546, Pending_hits = 372, Reservation_fails = 1580
L2_cache_bank[15]: Access = 16335, Miss = 9040, Miss_rate = 0.553, Pending_hits = 403, Reservation_fails = 3172
L2_cache_bank[16]: Access = 16619, Miss = 9044, Miss_rate = 0.544, Pending_hits = 387, Reservation_fails = 1578
L2_cache_bank[17]: Access = 16588, Miss = 9061, Miss_rate = 0.546, Pending_hits = 371, Reservation_fails = 2346
L2_cache_bank[18]: Access = 16647, Miss = 9038, Miss_rate = 0.543, Pending_hits = 403, Reservation_fails = 1399
L2_cache_bank[19]: Access = 16484, Miss = 9051, Miss_rate = 0.549, Pending_hits = 396, Reservation_fails = 2747
L2_cache_bank[20]: Access = 16679, Miss = 9029, Miss_rate = 0.541, Pending_hits = 369, Reservation_fails = 1429
L2_cache_bank[21]: Access = 16519, Miss = 9018, Miss_rate = 0.546, Pending_hits = 435, Reservation_fails = 4010
L2_cache_bank[22]: Access = 16673, Miss = 9034, Miss_rate = 0.542, Pending_hits = 353, Reservation_fails = 1277
L2_cache_bank[23]: Access = 16384, Miss = 9015, Miss_rate = 0.550, Pending_hits = 389, Reservation_fails = 3007
L2_cache_bank[24]: Access = 16642, Miss = 9045, Miss_rate = 0.544, Pending_hits = 343, Reservation_fails = 1731
L2_cache_bank[25]: Access = 16603, Miss = 9031, Miss_rate = 0.544, Pending_hits = 427, Reservation_fails = 2581
L2_cache_bank[26]: Access = 16588, Miss = 9025, Miss_rate = 0.544, Pending_hits = 370, Reservation_fails = 1292
L2_cache_bank[27]: Access = 16529, Miss = 9021, Miss_rate = 0.546, Pending_hits = 402, Reservation_fails = 2731
L2_cache_bank[28]: Access = 16671, Miss = 9058, Miss_rate = 0.543, Pending_hits = 378, Reservation_fails = 1515
L2_cache_bank[29]: Access = 16675, Miss = 9052, Miss_rate = 0.543, Pending_hits = 400, Reservation_fails = 2558
L2_cache_bank[30]: Access = 16635, Miss = 9044, Miss_rate = 0.544, Pending_hits = 336, Reservation_fails = 1667
L2_cache_bank[31]: Access = 16452, Miss = 9056, Miss_rate = 0.550, Pending_hits = 380, Reservation_fails = 3086
L2_cache_bank[32]: Access = 17077, Miss = 9074, Miss_rate = 0.531, Pending_hits = 423, Reservation_fails = 2213
L2_cache_bank[33]: Access = 16391, Miss = 9030, Miss_rate = 0.551, Pending_hits = 334, Reservation_fails = 1960
L2_cache_bank[34]: Access = 17034, Miss = 9086, Miss_rate = 0.533, Pending_hits = 421, Reservation_fails = 2039
L2_cache_bank[35]: Access = 16392, Miss = 9036, Miss_rate = 0.551, Pending_hits = 358, Reservation_fails = 2417
L2_cache_bank[36]: Access = 16572, Miss = 9046, Miss_rate = 0.546, Pending_hits = 385, Reservation_fails = 2032
L2_cache_bank[37]: Access = 16396, Miss = 9007, Miss_rate = 0.549, Pending_hits = 351, Reservation_fails = 1284
L2_cache_bank[38]: Access = 16495, Miss = 9075, Miss_rate = 0.550, Pending_hits = 410, Reservation_fails = 2903
L2_cache_bank[39]: Access = 16355, Miss = 9008, Miss_rate = 0.551, Pending_hits = 377, Reservation_fails = 3099
L2_cache_bank[40]: Access = 16991, Miss = 9058, Miss_rate = 0.533, Pending_hits = 411, Reservation_fails = 1008
L2_cache_bank[41]: Access = 16478, Miss = 8990, Miss_rate = 0.546, Pending_hits = 345, Reservation_fails = 1909
L2_cache_bank[42]: Access = 17435, Miss = 9054, Miss_rate = 0.519, Pending_hits = 423, Reservation_fails = 1934
L2_cache_bank[43]: Access = 16519, Miss = 8975, Miss_rate = 0.543, Pending_hits = 383, Reservation_fails = 1736
L2_cache_bank[44]: Access = 17358, Miss = 9054, Miss_rate = 0.522, Pending_hits = 435, Reservation_fails = 2028
L2_cache_bank[45]: Access = 16506, Miss = 9011, Miss_rate = 0.546, Pending_hits = 332, Reservation_fails = 1174
L2_cache_bank[46]: Access = 17123, Miss = 9059, Miss_rate = 0.529, Pending_hits = 408, Reservation_fails = 2573
L2_cache_bank[47]: Access = 16684, Miss = 9010, Miss_rate = 0.540, Pending_hits = 393, Reservation_fails = 1962
L2_cache_bank[48]: Access = 17631, Miss = 9066, Miss_rate = 0.514, Pending_hits = 401, Reservation_fails = 1650
L2_cache_bank[49]: Access = 16760, Miss = 9038, Miss_rate = 0.539, Pending_hits = 320, Reservation_fails = 1767
L2_cache_bank[50]: Access = 17353, Miss = 9069, Miss_rate = 0.523, Pending_hits = 392, Reservation_fails = 1791
L2_cache_bank[51]: Access = 16580, Miss = 9039, Miss_rate = 0.545, Pending_hits = 353, Reservation_fails = 1706
L2_cache_bank[52]: Access = 17526, Miss = 9054, Miss_rate = 0.517, Pending_hits = 389, Reservation_fails = 2239
L2_cache_bank[53]: Access = 16485, Miss = 9005, Miss_rate = 0.546, Pending_hits = 359, Reservation_fails = 1987
L2_cache_bank[54]: Access = 17169, Miss = 9049, Miss_rate = 0.527, Pending_hits = 355, Reservation_fails = 2021
L2_cache_bank[55]: Access = 16410, Miss = 9018, Miss_rate = 0.550, Pending_hits = 348, Reservation_fails = 2885
L2_cache_bank[56]: Access = 16760, Miss = 9055, Miss_rate = 0.540, Pending_hits = 392, Reservation_fails = 1741
L2_cache_bank[57]: Access = 16718, Miss = 8999, Miss_rate = 0.538, Pending_hits = 370, Reservation_fails = 2155
L2_cache_bank[58]: Access = 17092, Miss = 9037, Miss_rate = 0.529, Pending_hits = 360, Reservation_fails = 1736
L2_cache_bank[59]: Access = 16714, Miss = 9003, Miss_rate = 0.539, Pending_hits = 377, Reservation_fails = 1660
L2_cache_bank[60]: Access = 17424, Miss = 9037, Miss_rate = 0.519, Pending_hits = 359, Reservation_fails = 1964
L2_cache_bank[61]: Access = 16779, Miss = 9031, Miss_rate = 0.538, Pending_hits = 365, Reservation_fails = 2304
L2_cache_bank[62]: Access = 17248, Miss = 9030, Miss_rate = 0.524, Pending_hits = 359, Reservation_fails = 2204
L2_cache_bank[63]: Access = 16743, Miss = 9035, Miss_rate = 0.540, Pending_hits = 376, Reservation_fails = 2216
L2_total_cache_accesses = 1070022
L2_total_cache_misses = 578194
L2_total_cache_miss_rate = 0.5404
L2_total_cache_pending_hits = 24191
L2_total_cache_reservation_fails = 132282
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 463698
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 24191
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 3700
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 132282
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 10374
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3939
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 125738
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 438382
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 501963
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 568059

ABBOOOV!
 PC=0x10888 (cudaDataLoader.15.sm_50.ptx:1956) st.global.f32 [%rd2], %f704; total: 339, miss: 339
 PC=0x108d0 (cudaDataLoader.15.sm_50.ptx:1968) st.global.f32 [%rd162], %f705; total: 423, miss: 423
 PC=0x10910 (cudaDataLoader.15.sm_50.ptx:1979) st.global.f32 [%rd165], %f706; total: 339, miss: 339
 PC=0x10950 (cudaDataLoader.15.sm_50.ptx:1990) st.global.f32 [%rd168], %f707; total: 423, miss: 423
 PC=0x10990 (cudaDataLoader.15.sm_50.ptx:2001) st.global.f32 [%rd171], %f708; total: 339, miss: 339
 PC=0x109d0 (cudaDataLoader.15.sm_50.ptx:2012) st.global.f32 [%rd174], %f709; total: 423, miss: 423
 PC=0x10a10 (cudaDataLoader.15.sm_50.ptx:2023) st.global.f32 [%rd177], %f710; total: 339, miss: 339
 PC=0x10a50 (cudaDataLoader.15.sm_50.ptx:2034) st.global.f32 [%rd180], %f711; total: 423, miss: 423
 PC=0x10a90 (cudaDataLoader.15.sm_50.ptx:2045) st.global.f32 [%rd183], %f712; total: 339, miss: 339
 PC=0x10ad0 (cudaDataLoader.15.sm_50.ptx:2056) st.global.f32 [%rd186], %f713; total: 423, miss: 423
 PC=0x10c68 (cudaDataLoader.15.sm_50.ptx:2127) st.global.f32 [%rd2], %f101; total: 30171, miss: 29832
 PC=0x10c80 (cudaDataLoader.15.sm_50.ptx:2130) st.global.f32 [%rd128], %f102; total: 37647, miss: 37510
 PC=0x10c90 (cudaDataLoader.15.sm_50.ptx:2132) st.global.f32 [%rd129], %f103; total: 30171, miss: 30171
 PC=0x10ca0 (cudaDataLoader.15.sm_50.ptx:2134) st.global.f32 [%rd130], %f104; total: 37647, miss: 37647
 PC=0x10cb0 (cudaDataLoader.15.sm_50.ptx:2136) st.global.f32 [%rd131], %f105; total: 30171, miss: 30171
 PC=0x10cc0 (cudaDataLoader.15.sm_50.ptx:2138) st.global.f32 [%rd132], %f106; total: 37647, miss: 37647
 PC=0x10cd0 (cudaDataLoader.15.sm_50.ptx:2140) st.global.f32 [%rd133], %f107; total: 30171, miss: 30171
 PC=0x10ce0 (cudaDataLoader.15.sm_50.ptx:2142) st.global.f32 [%rd134], %f108; total: 37647, miss: 37647
 PC=0x10cf0 (cudaDataLoader.15.sm_50.ptx:2144) st.global.f32 [%rd135], %f109; total: 30171, miss: 30171
 PC=0x10d00 (cudaDataLoader.15.sm_50.ptx:2146) st.global.f32 [%rd136], %f110; total: 37647, miss: 37647
 PC=0x10d10 (cudaDataLoader.15.sm_50.ptx:2148) st.global.f32 [%rd137], %f111; total: 30171, miss: 30171
 PC=0x10d20 (cudaDataLoader.15.sm_50.ptx:2150) st.global.f32 [%rd138], %f112; total: 37647, miss: 37647
 PC=0x10d30 (cudaDataLoader.15.sm_50.ptx:2152) st.global.f32 [%rd139], %f113; total: 30171, miss: 30171
 PC=0x10d40 (cudaDataLoader.15.sm_50.ptx:2154) st.global.f32 [%rd140], %f114; total: 37647, miss: 37647
 PC=0x10d50 (cudaDataLoader.15.sm_50.ptx:2156) st.global.f32 [%rd141], %f115; total: 30171, miss: 30171
 PC=0x10d60 (cudaDataLoader.15.sm_50.ptx:2158) st.global.f32 [%rd142], %f116; total: 37647, miss: 37647
 PC=0x55f48 (cudaDataLoader.20.sm_50.ptx:18389) ld.global.nc.f32 %f83, [%rd39]; total: 258, miss: 0
 PC=0x55f68 (cudaDataLoader.20.sm_50.ptx:18395) ld.global.nc.f32 %f84, [%rd40]; total: 172, miss: 0
 PC=0x55f88 (cudaDataLoader.20.sm_50.ptx:18401) ld.global.nc.f32 %f85, [%rd41]; total: 172, miss: 0
 PC=0x55fc0 (cudaDataLoader.20.sm_50.ptx:18412) ld.global.nc.f32 %f89, [%rd43]; total: 74, miss: 0
 PC=0x564d0 (cudaDataLoader.20.sm_50.ptx:18634) ld.global.nc.f32 %f211, [%rd110]; total: 16937, miss: 15141
 PC=0x566d8 (cudaDataLoader.20.sm_50.ptx:18718) st.global.f32 [%rd19], %f284; total: 3048, miss: 1524
 PC=0x56740 (cudaDataLoader.20.sm_50.ptx:18738) st.global.f32 [%rd20], %f285; total: 3048, miss: 1109
 PC=0xeae60 (cudaDataLoader.10.sm_61.ptx:56) ld.global.f32 %f1, [%rd12]; total: 16967, miss: 0
 PC=0xeae68 (cudaDataLoader.10.sm_61.ptx:57) ld.global.u32 %r11, [%rd6]; total: 2748, miss: 0
 PC=0xeaea0 (cudaDataLoader.10.sm_61.ptx:64) atom.global.add.f32 %f2, [%rd17], %f1; total: 77785, miss: 62570
 PC=0xeaf8 (cudaDataLoader.15.sm_50.ptx:925) ld.global.f32 %f139, [%rd262]; total: 37068, miss: 12768
 PC=0xeb30 (cudaDataLoader.15.sm_50.ptx:932) ld.global.f32 %f140, [%rd7]; total: 39738, miss: 15312
 PC=0xeb48 (cudaDataLoader.15.sm_50.ptx:935) ld.global.f32 %f141, [%rd95]; total: 40893, miss: 16504
 PC=0xeb558 (cudaDataLoader.12.sm_61.ptx:48) ld.global.u32 %r8, [%rd6]; total: 1374, miss: 0
 PC=0xeb5a0 (cudaDataLoader.12.sm_61.ptx:57) ld.global.f32 %f1, [%rd12]; total: 5801, miss: 0
 PC=0xeb5d0 (cudaDataLoader.12.sm_61.ptx:63) st.global.f32 [%rd15], %f2; total: 15609, miss: 15609
 PC=0xeb60 (cudaDataLoader.15.sm_50.ptx:938) ld.global.f32 %f142, [%rd96]; total: 42924, miss: 18539
 PC=0xeba0 (cudaDataLoader.15.sm_50.ptx:950) ld.global.f32 %f135, [%rd262]; total: 420, miss: 164
 PC=0xebf0 (cudaDataLoader.15.sm_50.ptx:963) ld.global.f32 %f136, [%rd7]; total: 415, miss: 155
 PC=0xec58 (cudaDataLoader.15.sm_50.ptx:979) ld.global.f32 %f137, [%rd76]; total: 385, miss: 255
 PC=0xfef8 (cudaDataLoader.15.sm_50.ptx:1587) ld.global.f32 %f143, [%rd102]; total: 350114, miss: 29139
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 132282
L2_cache_data_port_util = 0.081
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=1070022
icnt_total_pkts_simt_to_mem=1070022
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 1070022
Req_Network_cycles = 149834
Req_Network_injected_packets_per_cycle =       7.1414 
Req_Network_conflicts_per_cycle =       5.1950
Req_Network_conflicts_per_cycle_util =       7.6594
Req_Bank_Level_Parallism =      10.5291
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       3.4877
Req_Network_out_buffer_full_per_cycle =       0.0013
Req_Network_out_buffer_avg_util =       1.0531

Reply_Network_injected_packets_num = 1070022
Reply_Network_cycles = 149834
Reply_Network_injected_packets_per_cycle =        7.1414
Reply_Network_conflicts_per_cycle =        3.2716
Reply_Network_conflicts_per_cycle_util =       4.7877
Reply_Bank_Level_Parallism =      10.4508
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.4122
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0893
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 19 min, 2 sec (1142 sec)
gpgpu_simulation_rate = 221248 (inst/sec)
gpgpu_simulation_rate = 131 (cycle/sec)
gpgpu_silicon_slowdown = 8641221x
GPGPU-Sim: detected inactive GPU simulation thread
2-layer GCN execution took 1.13424e+06 ms
GPGPU-Sim: *** exit detected ***
