
---------- Begin Simulation Statistics ----------
simSeconds                                   0.004016                       # Number of seconds simulated (Second)
simTicks                                   4016479000                       # Number of ticks simulated (Tick)
finalTick                                  4016479000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                     18.16                       # Real time elapsed on the host (Second)
hostTickRate                                221145742                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    8536476                       # Number of bytes of host memory used (Byte)
simInsts                                      6794063                       # Number of instructions simulated (Count)
simOps                                        6918279                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   374070                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     380908                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
board.cache_hierarchy.membus.transDist::ReadResp        46088                       # Transaction distribution (Count)
board.cache_hierarchy.membus.transDist::WritebackDirty         4023                       # Transaction distribution (Count)
board.cache_hierarchy.membus.transDist::CleanEvict        44441                       # Transaction distribution (Count)
board.cache_hierarchy.membus.transDist::ReadExReq         3452                       # Transaction distribution (Count)
board.cache_hierarchy.membus.transDist::ReadExResp         3452                       # Transaction distribution (Count)
board.cache_hierarchy.membus.transDist::ReadSharedReq        46089                       # Transaction distribution (Count)
board.cache_hierarchy.membus.transDist::InvalidateReq           24                       # Transaction distribution (Count)
board.cache_hierarchy.membus.pktCount_board.processor.cores.l2.mem_side_port::board.memory.mem_ctrl.port       147569                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.membus.pktCount::total       147569                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.membus.pktSize_board.processor.cores.l2.mem_side_port::board.memory.mem_ctrl.port      1714016                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.membus.pktSize::total      1714016                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.membus.snoops                 0                       # Total snoops (Count)
board.cache_hierarchy.membus.snoopTraffic            0                       # Total snoop traffic (Byte)
board.cache_hierarchy.membus.snoopFanout::samples        49565                       # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::mean            0                       # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::stdev            0                       # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::underflows            0      0.00%      0.00% # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::0        49565    100.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::1            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::2            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::overflows            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::min_value            0                       # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::max_value            0                       # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::total        49565                       # Request fanout histogram (Count)
board.cache_hierarchy.membus.power_state.pwrStateResidencyTicks::UNDEFINED   4016479000                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.membus.reqLayer0.occupancy    106525374                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.membus.reqLayer0.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.membus.respLayer1.occupancy    161636410                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.membus.respLayer1.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.membus.snoop_filter.totRequests        98029                       # Total number of requests made to the snoop filter. (Count)
board.cache_hierarchy.membus.snoop_filter.hitSingleRequests        48468                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
board.cache_hierarchy.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
board.cache_hierarchy.membus.snoop_filter.totSnoops            0                       # Total number of snoops made to the snoop filter. (Count)
board.cache_hierarchy.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
board.cache_hierarchy.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
board.clk_domain.clock                           1000                       # Clock period in ticks (Tick)
board.clk_domain.voltage_domain.voltage             1                       # Voltage in Volts (Volt)
board.memory.mem_ctrl.avgPriority_writebacks::samples      1293.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl.avgPriority_processor.cores.core.inst::samples       957.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl.avgPriority_processor.cores.core.data::samples     14839.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl.avgPriority_processor.cores.l1d.prefetcher::samples     28588.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl.avgPriority_processor.cores.l2.prefetcher::samples      1850.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl.priorityMinLatency 0.000000018750                       # per QoS priority minimum request to response latency (Second)
board.memory.mem_ctrl.priorityMaxLatency 0.001371190500                       # per QoS priority maximum request to response latency (Second)
board.memory.mem_ctrl.numReadWriteTurnArounds           74                       # Number of turnarounds from READ to WRITE (Count)
board.memory.mem_ctrl.numWriteReadTurnArounds           74                       # Number of turnarounds from WRITE to READ (Count)
board.memory.mem_ctrl.numStayReadState          94977                       # Number of times bus staying in READ state (Count)
board.memory.mem_ctrl.numStayWriteState          1202                       # Number of times bus staying in WRITE state (Count)
board.memory.mem_ctrl.readReqs                  49541                       # Number of read requests accepted (Count)
board.memory.mem_ctrl.writeReqs                  4023                       # Number of write requests accepted (Count)
board.memory.mem_ctrl.readBursts                49541                       # Number of controller read bursts, including those serviced by the write queue (Count)
board.memory.mem_ctrl.writeBursts                4023                       # Number of controller write bursts, including those merged in the write queue (Count)
board.memory.mem_ctrl.servicedByWrQ              3307                       # Number of controller read bursts serviced by the write queue (Count)
board.memory.mem_ctrl.mergedWrBursts             2730                       # Number of controller write bursts merged with an existing one (Count)
board.memory.mem_ctrl.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
board.memory.mem_ctrl.avgRdQLen                  1.68                       # Average read queue length when enqueuing ((Count/Tick))
board.memory.mem_ctrl.avgWrQLen                 25.48                       # Average write queue length when enqueuing ((Count/Tick))
board.memory.mem_ctrl.numRdRetry                    0                       # Number of times read queue was full causing retry (Count)
board.memory.mem_ctrl.numWrRetry                    0                       # Number of times write queue was full causing retry (Count)
board.memory.mem_ctrl.readPktSize::0                0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl.readPktSize::1                0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl.readPktSize::2                0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl.readPktSize::3                0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl.readPktSize::4                0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl.readPktSize::5            49541                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl.writePktSize::0               0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl.writePktSize::1               0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl.writePktSize::2               0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl.writePktSize::3               0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl.writePktSize::4               0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl.writePktSize::5            4023                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl.rdQLenPdf::0              21833                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::1               8501                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::2               7093                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::3               6240                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::4               1614                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::5                379                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::6                189                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::7                127                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::8                102                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::9                 71                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::10                29                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::11                14                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::12                13                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::13                12                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::14                 6                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::15                 4                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::16                 4                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::17                 3                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::18                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::19                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::20                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::21                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::22                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::23                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::24                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::25                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::26                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::27                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::28                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::29                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::30                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdQLenPdf::31                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::0                  1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::1                  1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::2                  1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::3                  1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::4                  1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::5                  1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::6                  1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::7                  1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::8                  1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::9                  1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::10                 1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::11                 1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::12                 1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::13                 1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::14                 1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::15                30                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::16                35                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::17                59                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::18                70                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::19                73                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::20                73                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::21                81                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::22                83                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::23                75                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::24                80                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::25                84                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::26                81                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::27                78                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::28                75                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::29                77                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::30                76                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::31                74                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::32                74                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::33                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::34                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::35                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::36                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::37                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::38                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::39                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::40                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::41                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::42                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::43                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::44                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::45                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::46                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::47                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::48                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::49                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::50                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::51                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::52                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::53                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::54                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::55                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::56                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::57                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::58                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::59                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::60                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::61                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::62                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.wrQLenPdf::63                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl.rdPerTurnAround::samples           74                       # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::mean   624.648649                       # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::gmean   292.201307                       # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::stdev   458.145381                       # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::0-63           19     25.68%     25.68% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::64-127            2      2.70%     28.38% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::192-255            1      1.35%     29.73% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::256-319            1      1.35%     31.08% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::512-575            5      6.76%     37.84% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::576-639            3      4.05%     41.89% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::640-703            4      5.41%     47.30% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::704-767            6      8.11%     55.41% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::768-831           10     13.51%     68.92% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::832-895            4      5.41%     74.32% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::896-959            6      8.11%     82.43% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::960-1023            4      5.41%     87.84% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::1024-1087            1      1.35%     89.19% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::1088-1151            1      1.35%     90.54% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::1152-1215            1      1.35%     91.89% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::1280-1343            1      1.35%     93.24% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::1344-1407            1      1.35%     94.59% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::1600-1663            3      4.05%     98.65% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::1664-1727            1      1.35%    100.00% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.rdPerTurnAround::total           74                       # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl.wrPerTurnAround::samples           74                       # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::mean    17.162162                       # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::gmean    17.113202                       # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::stdev     1.324449                       # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::16           38     51.35%     51.35% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::17            2      2.70%     54.05% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::18           22     29.73%     83.78% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::19            9     12.16%     95.95% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::20            2      2.70%     98.65% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::21            1      1.35%    100.00% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.wrPerTurnAround::total           74                       # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl.bytesReadWrQ             211648                       # Total number of bytes read from write queue (Byte)
board.memory.mem_ctrl.bytesReadSys            1585312                       # Total read bytes from the system interface side (Byte)
board.memory.mem_ctrl.bytesWrittenSys          128736                       # Total written bytes from the system interface side (Byte)
board.memory.mem_ctrl.avgRdBWSys         394701926.73732394                       # Average system read bandwidth in Byte/s ((Byte/Second))
board.memory.mem_ctrl.avgWrBWSys         32051953.96266232                       # Average system write bandwidth in Byte/s ((Byte/Second))
board.memory.mem_ctrl.totGap               4016458000                       # Total gap between requests (Tick)
board.memory.mem_ctrl.avgGap                 74984.28                       # Average gap between requests ((Tick/Count))
board.memory.mem_ctrl.requestorReadBytes::processor.cores.core.inst        30624                       # Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl.requestorReadBytes::processor.cores.core.data       474848                       # Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl.requestorReadBytes::processor.cores.l1d.prefetcher       914816                       # Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl.requestorReadBytes::processor.cores.l2.prefetcher        59200                       # Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl.requestorWriteBytes::writebacks        40640                       # Per-requestor bytes write to memory (Byte)
board.memory.mem_ctrl.requestorReadRate::processor.cores.core.inst 7624588.601110574789                       # Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl.requestorReadRate::processor.cores.core.data 118224942.791932940483                       # Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl.requestorReadRate::processor.cores.l1d.prefetcher 227765662.412277042866                       # Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl.requestorReadRate::processor.cores.l2.prefetcher 14739277.860036116093                       # Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl.requestorWriteRate::writebacks 10118315.071484252810                       # Per-requestor bytes write to memory rate ((Byte/Second))
board.memory.mem_ctrl.requestorReadAccesses::processor.cores.core.inst          957                       # Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl.requestorReadAccesses::processor.cores.core.data        16430                       # Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl.requestorReadAccesses::processor.cores.l1d.prefetcher        30012                       # Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl.requestorReadAccesses::processor.cores.l2.prefetcher         2142                       # Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl.requestorWriteAccesses::writebacks         4023                       # Per-requestor write serviced memory accesses (Count)
board.memory.mem_ctrl.requestorReadTotalLat::processor.cores.core.inst     28696000                       # Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl.requestorReadTotalLat::processor.cores.core.data    360543576                       # Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl.requestorReadTotalLat::processor.cores.l1d.prefetcher    940720069                       # Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl.requestorReadTotalLat::processor.cores.l2.prefetcher     57146197                       # Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl.requestorWriteTotalLat::writebacks  95253099000                       # Per-requestor write total memory access latency (Tick)
board.memory.mem_ctrl.requestorReadAvgLat::processor.cores.core.inst     29985.37                       # Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl.requestorReadAvgLat::processor.cores.core.data     21944.22                       # Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl.requestorReadAvgLat::processor.cores.l1d.prefetcher     31344.80                       # Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl.requestorReadAvgLat::processor.cores.l2.prefetcher     26678.90                       # Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl.requestorWriteAvgLat::writebacks  23677131.25                       # Per-requestor write average memory access latency ((Tick/Count))
board.memory.mem_ctrl.dram.bytesRead::processor.cores.core.inst        30592                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesRead::processor.cores.core.data       525760                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesRead::processor.cores.l1d.prefetcher       960384                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesRead::processor.cores.l2.prefetcher        68544                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesRead::total      1585280                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesInstRead::processor.cores.core.inst        30592                       # Number of instructions bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesInstRead::total        30592                       # Number of instructions bytes read from this memory (Byte)
board.memory.mem_ctrl.dram.bytesWritten::writebacks       128736                       # Number of bytes written to this memory (Byte)
board.memory.mem_ctrl.dram.bytesWritten::total       128736                       # Number of bytes written to this memory (Byte)
board.memory.mem_ctrl.dram.numReads::processor.cores.core.inst          956                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.numReads::processor.cores.core.data        16430                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.numReads::processor.cores.l1d.prefetcher        30012                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.numReads::processor.cores.l2.prefetcher         2142                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.numReads::total        49540                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.numWrites::writebacks         4023                       # Number of write requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.numWrites::total         4023                       # Number of write requests responded to by this memory (Count)
board.memory.mem_ctrl.dram.bwRead::processor.cores.core.inst      7616621                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwRead::processor.cores.core.data    130900722                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwRead::processor.cores.l1d.prefetcher    239110923                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwRead::processor.cores.l2.prefetcher     17065694                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwRead::total    394693960                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwInstRead::processor.cores.core.inst      7616621                       # Instruction read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwInstRead::total      7616621                       # Instruction read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwWrite::writebacks     32051954                       # Write bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwWrite::total     32051954                       # Write bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwTotal::writebacks     32051954                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwTotal::processor.cores.core.inst      7616621                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwTotal::processor.cores.core.data    130900722                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwTotal::processor.cores.l1d.prefetcher    239110923                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwTotal::processor.cores.l2.prefetcher     17065694                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.bwTotal::total    426745914                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl.dram.readBursts           46234                       # Number of DRAM read bursts (Count)
board.memory.mem_ctrl.dram.writeBursts           1270                       # Number of DRAM write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::0          228                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::1          253                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::2         5918                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::3        13847                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::4         7455                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::5          656                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::6         4050                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::7         8583                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::8         4608                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::9          118                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::10            9                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::11          226                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::12          113                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::13           32                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::14           47                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankRdBursts::15           91                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::0            2                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::1           55                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::2          131                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::3          244                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::4          183                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::5           94                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::6          118                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::7          220                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::8          135                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::9            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::10            3                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::11           38                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::12           44                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::13            3                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::14            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.perBankWrBursts::15            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl.dram.totQLat          520218342                       # Total ticks spent queuing (Tick)
board.memory.mem_ctrl.dram.totBusLat        231170000                       # Total ticks spent in databus transfers (Tick)
board.memory.mem_ctrl.dram.totMemAccLat    1387105842                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
board.memory.mem_ctrl.dram.avgQLat           11251.86                       # Average queueing delay per DRAM burst ((Tick/Count))
board.memory.mem_ctrl.dram.avgBusLat          5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
board.memory.mem_ctrl.dram.avgMemAccLat      30001.86                       # Average memory access latency per DRAM burst ((Tick/Count))
board.memory.mem_ctrl.dram.readRowHits          42448                       # Number of row buffer hits during reads (Count)
board.memory.mem_ctrl.dram.writeRowHits          1141                       # Number of row buffer hits during writes (Count)
board.memory.mem_ctrl.dram.readRowHitRate        91.81                       # Row buffer hit rate for reads (Ratio)
board.memory.mem_ctrl.dram.writeRowHitRate        89.84                       # Row buffer hit rate for writes (Ratio)
board.memory.mem_ctrl.dram.bytesPerActivate::samples         3902                       # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::mean   778.037929                       # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::gmean   618.638802                       # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::stdev   355.474008                       # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::0-127          245      6.28%      6.28% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::128-255          345      8.84%     15.12% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::256-383          198      5.07%     20.19% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::384-511          175      4.48%     24.68% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::512-639          192      4.92%     29.60% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::640-767          141      3.61%     33.21% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::768-895           90      2.31%     35.52% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::896-1023           88      2.26%     37.78% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::1024-1151         2428     62.22%    100.00% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesPerActivate::total         3902                       # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl.dram.bytesRead          2958976                       # Total bytes read (Byte)
board.memory.mem_ctrl.dram.bytesWritten         81280                       # Total bytes written (Byte)
board.memory.mem_ctrl.dram.avgRdBW         736.708943                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
board.memory.mem_ctrl.dram.avgWrBW          20.236630                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
board.memory.mem_ctrl.dram.peakBW            12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
board.memory.mem_ctrl.dram.busUtil               5.91                       # Data bus utilization in percentage (Ratio)
board.memory.mem_ctrl.dram.busUtilRead           5.76                       # Data bus utilization in percentage for reads (Ratio)
board.memory.mem_ctrl.dram.busUtilWrite          0.16                       # Data bus utilization in percentage for writes (Ratio)
board.memory.mem_ctrl.dram.pageHitRate          91.76                       # Row buffer hit rate, read and write combined (Ratio)
board.memory.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED   4016479000                       # Cumulative time (in ticks) in various power states (Tick)
board.memory.mem_ctrl.dram.rank0.actEnergy     24047520                       # Energy for activate commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.preEnergy     12751200                       # Energy for precharge commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.readEnergy    292668600                       # Energy for read commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.writeEnergy      5465340                       # Energy for write commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.refreshEnergy 316539600.000000                       # Energy for refresh commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.actBackEnergy   1786113810                       # Energy for active background per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.preBackEnergy     38232480                       # Energy for precharge background per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.totalEnergy   2475818550                       # Total energy per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank0.averagePower   616.415161                       # Core power per rank (mW) (Watt)
board.memory.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
board.memory.mem_ctrl.dram.rank0.pwrStateTime::IDLE     80668250                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank0.pwrStateTime::REF    133900000                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank0.pwrStateTime::ACT   3801910750                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank1.actEnergy      3905580                       # Energy for activate commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.preEnergy      2056890                       # Energy for precharge commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.readEnergy     37442160                       # Energy for read commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.writeEnergy      1164060                       # Energy for write commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.refreshEnergy 316539600.000000                       # Energy for refresh commands per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.actBackEnergy    462405660                       # Energy for active background per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.preBackEnergy   1152934080                       # Energy for precharge background per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.totalEnergy   1976448030                       # Total energy per rank (pJ) (Joule)
board.memory.mem_ctrl.dram.rank1.averagePower   492.084741                       # Core power per rank (mW) (Watt)
board.memory.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
board.memory.mem_ctrl.dram.rank1.pwrStateTime::IDLE   2990060264                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank1.pwrStateTime::REF    133900000                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank1.pwrStateTime::ACT    892518736                       # Time in different power states (Tick)
board.memory.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
board.memory.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED   4016479000                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores.core.numCycles          4016480                       # Number of cpu cycles simulated (Cycle)
board.processor.cores.core.cpi               0.591171                       # CPI: cycles per instruction (core level) ((Cycle/Count))
board.processor.cores.core.ipc               1.691558                       # IPC: instructions per cycle (core level) ((Count/Cycle))
board.processor.cores.core.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
board.processor.cores.core.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
board.processor.cores.core.instsAdded         7190823                       # Number of instructions added to the IQ (excludes non-spec) (Count)
board.processor.cores.core.nonSpecInstsAdded        36651                       # Number of non-speculative instructions added to the IQ (Count)
board.processor.cores.core.instsIssued        7082193                       # Number of instructions issued (Count)
board.processor.cores.core.squashedInstsIssued          145                       # Number of squashed instructions issued (Count)
board.processor.cores.core.squashedInstsExamined       309194                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
board.processor.cores.core.squashedOperandsExamined       234889                       # Number of squashed operands that are examined and possibly removed from graph (Count)
board.processor.cores.core.squashedNonSpecRemoved         3830                       # Number of squashed non-spec instructions that were removed (Count)
board.processor.cores.core.numIssuedDist::samples      3986796                       # Number of insts issued each cycle (Count)
board.processor.cores.core.numIssuedDist::mean     1.776412                       # Number of insts issued each cycle (Count)
board.processor.cores.core.numIssuedDist::stdev     1.630717                       # Number of insts issued each cycle (Count)
board.processor.cores.core.numIssuedDist::underflows            0      0.00%      0.00% # Number of insts issued each cycle (Count)
board.processor.cores.core.numIssuedDist::0      1201151     30.13%     30.13% # Number of insts issued each cycle (Count)
board.processor.cores.core.numIssuedDist::1       797263     20.00%     50.13% # Number of insts issued each cycle (Count)
board.processor.cores.core.numIssuedDist::2       675799     16.95%     67.08% # Number of insts issued each cycle (Count)
board.processor.cores.core.numIssuedDist::3       618797     15.52%     82.60% # Number of insts issued each cycle (Count)
board.processor.cores.core.numIssuedDist::4       492984     12.37%     94.96% # Number of insts issued each cycle (Count)
board.processor.cores.core.numIssuedDist::5       136119      3.41%     98.38% # Number of insts issued each cycle (Count)
board.processor.cores.core.numIssuedDist::6        39238      0.98%     99.36% # Number of insts issued each cycle (Count)
board.processor.cores.core.numIssuedDist::7        14578      0.37%     99.73% # Number of insts issued each cycle (Count)
board.processor.cores.core.numIssuedDist::8        10867      0.27%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores.core.numIssuedDist::overflows            0      0.00%    100.00% # Number of insts issued each cycle (Count)
board.processor.cores.core.numIssuedDist::min_value            0                       # Number of insts issued each cycle (Count)
board.processor.cores.core.numIssuedDist::max_value            8                       # Number of insts issued each cycle (Count)
board.processor.cores.core.numIssuedDist::total      3986796                       # Number of insts issued each cycle (Count)
board.processor.cores.core.statFuBusy::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::IntAlu          532      0.46%      0.46% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::IntMult            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::IntDiv            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::FloatAdd            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::FloatCmp            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::FloatCvt            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::FloatMult            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::FloatMultAcc            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::FloatDiv            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::FloatMisc            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::FloatSqrt            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::SimdAdd            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::SimdAddAcc            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::SimdAlu            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::SimdCmp            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::SimdCvt            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::SimdMisc            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::SimdMult            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::SimdMultAcc            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::SimdMatMultAcc            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::SimdShift            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::SimdShiftAcc            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::SimdDiv            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::SimdSqrt            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::SimdFloatAdd            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::SimdFloatAlu            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::SimdFloatCmp            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::SimdFloatCvt            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::SimdFloatDiv            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::SimdFloatMisc            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::SimdFloatMult            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::SimdFloatMultAcc            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::SimdFloatMatMultAcc            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::SimdFloatSqrt            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::SimdReduceAdd            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::SimdReduceAlu            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::SimdReduceCmp            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::SimdFloatReduceAdd            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::SimdFloatReduceCmp            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::SimdAes            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::SimdAesMix            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::SimdSha1Hash            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::SimdSha1Hash2            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::SimdSha256Hash            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::SimdSha256Hash2            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::SimdShaSigma2            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::SimdShaSigma3            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::SimdPredAlu            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::Matrix            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::MatrixMov            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::MatrixOP            0      0.00%      0.46% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::MemRead       104778     90.22%     90.68% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::MemWrite        10826      9.32%    100.00% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::IprAccess            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::VectorUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::VectorUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::VectorUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::VectorUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::VectorStridedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::VectorStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::VectorIndexedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::VectorIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::VectorWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::VectorWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::VectorIntegerArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::VectorFloatArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::VectorFloatConvert            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::VectorIntegerReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::VectorFloatReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::VectorMisc            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::VectorIntegerExtension            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores.core.statFuBusy::VectorConfig            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.cores.core.statIssuedInstType_0::No_OpClass        16404      0.23%      0.23% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::IntAlu      2405526     33.97%     34.20% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::IntMult       272267      3.84%     38.04% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::IntDiv            5      0.00%     38.04% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::FloatAdd            0      0.00%     38.04% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::FloatCmp            0      0.00%     38.04% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::FloatCvt            0      0.00%     38.04% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::FloatMult            0      0.00%     38.04% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::FloatMultAcc            0      0.00%     38.04% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::FloatDiv            0      0.00%     38.04% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::FloatMisc            3      0.00%     38.04% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::FloatSqrt            0      0.00%     38.04% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::SimdAdd            2      0.00%     38.04% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::SimdAddAcc            0      0.00%     38.04% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::SimdAlu            4      0.00%     38.04% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::SimdCmp            5      0.00%     38.04% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::SimdCvt            0      0.00%     38.04% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::SimdMisc            5      0.00%     38.04% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::SimdMult            0      0.00%     38.04% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::SimdMultAcc            0      0.00%     38.04% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     38.04% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::SimdShift            0      0.00%     38.04% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::SimdShiftAcc            0      0.00%     38.04% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::SimdDiv            0      0.00%     38.04% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::SimdSqrt            0      0.00%     38.04% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::SimdFloatAdd            0      0.00%     38.04% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::SimdFloatAlu            0      0.00%     38.04% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::SimdFloatCmp            0      0.00%     38.04% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::SimdFloatCvt            0      0.00%     38.04% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::SimdFloatDiv            0      0.00%     38.04% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::SimdFloatMisc            0      0.00%     38.04% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::SimdFloatMult            0      0.00%     38.04% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     38.04% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     38.04% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     38.04% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::SimdReduceAdd            0      0.00%     38.04% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::SimdReduceAlu            0      0.00%     38.04% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::SimdReduceCmp            0      0.00%     38.04% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     38.04% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     38.04% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::SimdAes            0      0.00%     38.04% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::SimdAesMix            0      0.00%     38.04% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::SimdSha1Hash            0      0.00%     38.04% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     38.04% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::SimdSha256Hash            0      0.00%     38.04% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     38.04% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::SimdShaSigma2            0      0.00%     38.04% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::SimdShaSigma3            0      0.00%     38.04% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::SimdPredAlu            0      0.00%     38.04% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::Matrix            0      0.00%     38.04% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::MatrixMov            0      0.00%     38.04% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::MatrixOP            0      0.00%     38.04% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::MemRead      3163517     44.67%     82.71% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::MemWrite      1224455     17.29%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::FloatMemRead            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::FloatMemWrite            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::VectorStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::VectorFloatArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::VectorMisc            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::VectorConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.statIssuedInstType_0::total      7082193                       # Number of instructions issued per FU type, per thread (Count)
board.processor.cores.core.issueRate         1.763284                       # Inst issue rate ((Count/Cycle))
board.processor.cores.core.fuBusy              116136                       # FU busy when requested (Count)
board.processor.cores.core.fuBusyRate        0.016398                       # FU busy rate (busy events/executed inst) ((Count/Count))
board.processor.cores.core.intInstQueueReads     18267222                       # Number of integer instruction queue reads (Count)
board.processor.cores.core.intInstQueueWrites      7538433                       # Number of integer instruction queue writes (Count)
board.processor.cores.core.intInstQueueWakeupAccesses      7063800                       # Number of integer instruction queue wakeup accesses (Count)
board.processor.cores.core.fpInstQueueReads            0                       # Number of floating instruction queue reads (Count)
board.processor.cores.core.fpInstQueueWrites            0                       # Number of floating instruction queue writes (Count)
board.processor.cores.core.fpInstQueueWakeupAccesses            0                       # Number of floating instruction queue wakeup accesses (Count)
board.processor.cores.core.vecInstQueueReads          241                       # Number of vector instruction queue reads (Count)
board.processor.cores.core.vecInstQueueWrites          192                       # Number of vector instruction queue writes (Count)
board.processor.cores.core.vecInstQueueWakeupAccesses          104                       # Number of vector instruction queue wakeup accesses (Count)
board.processor.cores.core.intAluAccesses      7181803                       # Number of integer alu accesses (Count)
board.processor.cores.core.fpAluAccesses            0                       # Number of floating point alu accesses (Count)
board.processor.cores.core.vecAluAccesses          122                       # Number of vector alu accesses (Count)
board.processor.cores.core.numSquashedInsts         8116                       # Number of squashed instructions skipped in execute (Count)
board.processor.cores.core.numSwp                   0                       # Number of swp insts executed (Count)
board.processor.cores.core.timesIdled             866                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
board.processor.cores.core.idleCycles           29684                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
board.processor.cores.core.MemDepUnit__0.insertedLoads      3217215                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores.core.MemDepUnit__0.insertedStores      1252896                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores.core.MemDepUnit__0.conflictingLoads      1995560                       # Number of conflicting loads. (Count)
board.processor.cores.core.MemDepUnit__0.conflictingStores       852033                       # Number of conflicting stores. (Count)
board.processor.cores.core.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores.core.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores.core.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores.core.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores.core.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores.core.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores.core.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores.core.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores.core.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.cores.core.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.cores.core.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.cores.core.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.cores.core.branchPred.lookups       491795                       # Number of BP lookups (Count)
board.processor.cores.core.branchPred.condPredicted       380945                       # Number of conditional branches predicted (Count)
board.processor.cores.core.branchPred.condIncorrect         5380                       # Number of conditional branches incorrect (Count)
board.processor.cores.core.branchPred.BTBLookups       366227                       # Number of BTB lookups (Count)
board.processor.cores.core.branchPred.BTBUpdates          812                       # Number of BTB updates (Count)
board.processor.cores.core.branchPred.BTBHits       365495                       # Number of BTB hits (Count)
board.processor.cores.core.branchPred.BTBHitRatio     0.998001                       # BTB Hit Ratio (Ratio)
board.processor.cores.core.branchPred.RASUsed        47943                       # Number of times the RAS was used to get a target. (Count)
board.processor.cores.core.branchPred.RASIncorrect            1                       # Number of incorrect RAS predictions. (Count)
board.processor.cores.core.branchPred.indirectLookups           89                       # Number of indirect predictor lookups. (Count)
board.processor.cores.core.branchPred.indirectHits            4                       # Number of indirect target hits. (Count)
board.processor.cores.core.branchPred.indirectMisses           85                       # Number of indirect misses. (Count)
board.processor.cores.core.branchPred.indirectMispredicted           37                       # Number of mispredicted indirect branches. (Count)
board.processor.cores.core.commit.commitSquashedInsts       309323                       # The number of squashed insts skipped by commit (Count)
board.processor.cores.core.commit.commitNonSpecStalls        32821                       # The number of times commit has been forced to stall to communicate backwards (Count)
board.processor.cores.core.commit.branchMispredicts         5156                       # The number of times a branch was mispredicted (Count)
board.processor.cores.core.commit.numCommittedDist::samples      3944431                       # Number of insts commited each cycle (Count)
board.processor.cores.core.commit.numCommittedDist::mean     1.753947                       # Number of insts commited each cycle (Count)
board.processor.cores.core.commit.numCommittedDist::stdev     2.631863                       # Number of insts commited each cycle (Count)
board.processor.cores.core.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
board.processor.cores.core.commit.numCommittedDist::0      2110217     53.50%     53.50% # Number of insts commited each cycle (Count)
board.processor.cores.core.commit.numCommittedDist::1       558812     14.17%     67.67% # Number of insts commited each cycle (Count)
board.processor.cores.core.commit.numCommittedDist::2       333759      8.46%     76.13% # Number of insts commited each cycle (Count)
board.processor.cores.core.commit.numCommittedDist::3       149767      3.80%     79.92% # Number of insts commited each cycle (Count)
board.processor.cores.core.commit.numCommittedDist::4        99769      2.53%     82.45% # Number of insts commited each cycle (Count)
board.processor.cores.core.commit.numCommittedDist::5        47193      1.20%     83.65% # Number of insts commited each cycle (Count)
board.processor.cores.core.commit.numCommittedDist::6       219398      5.56%     89.21% # Number of insts commited each cycle (Count)
board.processor.cores.core.commit.numCommittedDist::7       112865      2.86%     92.07% # Number of insts commited each cycle (Count)
board.processor.cores.core.commit.numCommittedDist::8       312651      7.93%    100.00% # Number of insts commited each cycle (Count)
board.processor.cores.core.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
board.processor.cores.core.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
board.processor.cores.core.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
board.processor.cores.core.commit.numCommittedDist::total      3944431                       # Number of insts commited each cycle (Count)
board.processor.cores.core.commit.amos              0                       # Number of atomic instructions committed (Count)
board.processor.cores.core.commit.membars        16404                       # Number of memory barriers committed (Count)
board.processor.cores.core.commit.functionCalls        41122                       # Number of function calls committed. (Count)
board.processor.cores.core.commit.committedInstType_0::No_OpClass        16404      0.24%      0.24% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::IntAlu      2335891     33.76%     34.00% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::IntMult       270344      3.91%     37.91% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::IntDiv            4      0.00%     37.91% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::FloatAdd            0      0.00%     37.91% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::FloatCmp            0      0.00%     37.91% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::FloatCvt            0      0.00%     37.91% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::FloatMult            0      0.00%     37.91% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::FloatMultAcc            0      0.00%     37.91% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::FloatDiv            0      0.00%     37.91% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::FloatMisc            3      0.00%     37.91% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::FloatSqrt            0      0.00%     37.91% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::SimdAdd            2      0.00%     37.91% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::SimdAddAcc            0      0.00%     37.91% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::SimdAlu            4      0.00%     37.91% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::SimdCmp            5      0.00%     37.91% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::SimdCvt            0      0.00%     37.91% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::SimdMisc            4      0.00%     37.91% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::SimdMult            0      0.00%     37.91% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::SimdMultAcc            0      0.00%     37.91% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     37.91% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::SimdShift            0      0.00%     37.91% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::SimdShiftAcc            0      0.00%     37.91% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::SimdDiv            0      0.00%     37.91% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::SimdSqrt            0      0.00%     37.91% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::SimdFloatAdd            0      0.00%     37.91% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::SimdFloatAlu            0      0.00%     37.91% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::SimdFloatCmp            0      0.00%     37.91% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::SimdFloatCvt            0      0.00%     37.91% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::SimdFloatDiv            0      0.00%     37.91% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::SimdFloatMisc            0      0.00%     37.91% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::SimdFloatMult            0      0.00%     37.91% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     37.91% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     37.91% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     37.91% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::SimdReduceAdd            0      0.00%     37.91% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::SimdReduceAlu            0      0.00%     37.91% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::SimdReduceCmp            0      0.00%     37.91% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     37.91% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     37.91% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::SimdAes            0      0.00%     37.91% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::SimdAesMix            0      0.00%     37.91% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::SimdSha1Hash            0      0.00%     37.91% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     37.91% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::SimdSha256Hash            0      0.00%     37.91% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     37.91% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::SimdShaSigma2            0      0.00%     37.91% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::SimdShaSigma3            0      0.00%     37.91% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::SimdPredAlu            0      0.00%     37.91% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::Matrix            0      0.00%     37.91% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::MatrixMov            0      0.00%     37.91% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::MatrixOP            0      0.00%     37.91% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::MemRead      3093959     44.72%     82.63% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::MemWrite      1201703     17.37%    100.00% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::VectorMisc            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::VectorConfig            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.cores.core.commit.committedInstType_0::total      6918323                       # Class of committed instruction (Count)
board.processor.cores.core.commit.commitEligibleSamples       312651                       # number cycles where commit BW limit reached (Cycle)
board.processor.cores.core.commitStats0.numInsts      6794107                       # Number of instructions committed (thread level) (Count)
board.processor.cores.core.commitStats0.numOps      6918323                       # Number of ops (including micro ops) committed (thread level) (Count)
board.processor.cores.core.commitStats0.numInstsNotNOP      6794063                       # Number of instructions committed excluding NOPs or prefetches (Count)
board.processor.cores.core.commitStats0.numOpsNotNOP      6918279                       # Number of Ops (including micro ops) Simulated (Count)
board.processor.cores.core.commitStats0.cpi     0.591171                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
board.processor.cores.core.commitStats0.ipc     1.691558                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
board.processor.cores.core.commitStats0.numMemRefs      4295662                       # Number of memory references committed (Count)
board.processor.cores.core.commitStats0.numFpInsts            0                       # Number of float instructions (Count)
board.processor.cores.core.commitStats0.numIntInsts      6573824                       # Number of integer instructions (Count)
board.processor.cores.core.commitStats0.numLoadInsts      3093959                       # Number of load instructions (Count)
board.processor.cores.core.commitStats0.numStoreInsts      1185305                       # Number of store instructions (Count)
board.processor.cores.core.commitStats0.numVecInsts           90                       # Number of vector instructions (Count)
board.processor.cores.core.commitStats0.committedInstType::No_OpClass        16404      0.24%      0.24% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::IntAlu      2335891     33.76%     34.00% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::IntMult       270344      3.91%     37.91% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::IntDiv            4      0.00%     37.91% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::FloatAdd            0      0.00%     37.91% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::FloatCmp            0      0.00%     37.91% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::FloatCvt            0      0.00%     37.91% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::FloatMult            0      0.00%     37.91% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::FloatMultAcc            0      0.00%     37.91% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::FloatDiv            0      0.00%     37.91% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::FloatMisc            3      0.00%     37.91% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::FloatSqrt            0      0.00%     37.91% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdAdd            2      0.00%     37.91% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdAddAcc            0      0.00%     37.91% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdAlu            4      0.00%     37.91% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdCmp            5      0.00%     37.91% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdCvt            0      0.00%     37.91% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdMisc            4      0.00%     37.91% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdMult            0      0.00%     37.91% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdMultAcc            0      0.00%     37.91% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     37.91% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdShift            0      0.00%     37.91% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     37.91% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdDiv            0      0.00%     37.91% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdSqrt            0      0.00%     37.91% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     37.91% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     37.91% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     37.91% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     37.91% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     37.91% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     37.91% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdFloatMult            0      0.00%     37.91% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     37.91% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     37.91% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     37.91% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     37.91% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     37.91% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     37.91% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     37.91% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     37.91% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdAes            0      0.00%     37.91% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdAesMix            0      0.00%     37.91% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     37.91% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     37.91% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     37.91% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     37.91% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     37.91% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     37.91% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::SimdPredAlu            0      0.00%     37.91% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::Matrix            0      0.00%     37.91% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::MatrixMov            0      0.00%     37.91% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::MatrixOP            0      0.00%     37.91% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::MemRead      3093959     44.72%     82.63% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::MemWrite      1201703     17.37%    100.00% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::FloatMemRead            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedInstType::total      6918323                       # Class of committed instruction. (Count)
board.processor.cores.core.commitStats0.committedControl::IsControl       443441                       # Class of control type instructions committed (Count)
board.processor.cores.core.commitStats0.committedControl::IsDirectControl       402287                       # Class of control type instructions committed (Count)
board.processor.cores.core.commitStats0.committedControl::IsIndirectControl        41154                       # Class of control type instructions committed (Count)
board.processor.cores.core.commitStats0.committedControl::IsCondControl       349211                       # Class of control type instructions committed (Count)
board.processor.cores.core.commitStats0.committedControl::IsUncondControl        94230                       # Class of control type instructions committed (Count)
board.processor.cores.core.commitStats0.committedControl::IsCall        41122                       # Class of control type instructions committed (Count)
board.processor.cores.core.commitStats0.committedControl::IsReturn        41117                       # Class of control type instructions committed (Count)
board.processor.cores.core.decode.idleCycles       693563                       # Number of cycles decode is idle (Cycle)
board.processor.cores.core.decode.blockedCycles      2271292                       # Number of cycles decode is blocked (Cycle)
board.processor.cores.core.decode.runCycles       571525                       # Number of cycles decode is running (Cycle)
board.processor.cores.core.decode.unblockCycles       443313                       # Number of cycles decode is unblocking (Cycle)
board.processor.cores.core.decode.squashCycles         7103                       # Number of cycles decode is squashing (Cycle)
board.processor.cores.core.decode.branchResolved       357196                       # Number of times decode resolved a branch (Count)
board.processor.cores.core.decode.branchMispred          228                       # Number of times decode detected a branch misprediction (Count)
board.processor.cores.core.decode.decodedInsts      7291536                       # Number of instructions handled by decode (Count)
board.processor.cores.core.decode.squashedInsts          291                       # Number of squashed instructions handled by decode (Count)
board.processor.cores.core.executeStats0.numInsts      7074077                       # Number of executed instructions (Count)
board.processor.cores.core.executeStats0.numNop           72                       # Number of nop insts executed (Count)
board.processor.cores.core.executeStats0.numBranches       457510                       # Number of branches executed (Count)
board.processor.cores.core.executeStats0.numLoadInsts      3159315                       # Number of load instructions executed (Count)
board.processor.cores.core.executeStats0.numStoreInsts      1223347                       # Number of stores executed (Count)
board.processor.cores.core.executeStats0.instRate     1.761263                       # Inst execution rate ((Count/Cycle))
board.processor.cores.core.executeStats0.numCCRegReads       986241                       # Number of times the CC registers were read (Count)
board.processor.cores.core.executeStats0.numCCRegWrites       986148                       # Number of times the CC registers were written (Count)
board.processor.cores.core.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
board.processor.cores.core.executeStats0.numIntRegReads      8423440                       # Number of times the integer registers were read (Count)
board.processor.cores.core.executeStats0.numIntRegWrites      5148467                       # Number of times the integer registers were written (Count)
board.processor.cores.core.executeStats0.numMemRefs      4382662                       # Number of memory refs (Count)
board.processor.cores.core.executeStats0.numMiscRegReads       385035                       # Number of times the Misc registers were read (Count)
board.processor.cores.core.executeStats0.numMiscRegWrites        32813                       # Number of times the Misc registers were written (Count)
board.processor.cores.core.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.cores.core.executeStats0.numVecRegReads          134                       # Number of times the vector registers were read (Count)
board.processor.cores.core.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
board.processor.cores.core.fetch.predictedBranches       413442                       # Number of branches that fetch has predicted taken (Count)
board.processor.cores.core.fetch.cycles       3431205                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
board.processor.cores.core.fetch.squashCycles        14654                       # Number of cycles fetch has spent squashing (Cycle)
board.processor.cores.core.fetch.cacheLines      1381213                       # Number of cache lines fetched (Count)
board.processor.cores.core.fetch.icacheSquashes         1698                       # Number of outstanding Icache misses that were squashed (Count)
board.processor.cores.core.fetch.nisnDist::samples      3986796                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores.core.fetch.nisnDist::mean     1.877991                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores.core.fetch.nisnDist::stdev     2.794806                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores.core.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores.core.fetch.nisnDist::0      2384648     59.81%     59.81% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores.core.fetch.nisnDist::1       114177      2.86%     62.68% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores.core.fetch.nisnDist::2       183174      4.59%     67.27% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores.core.fetch.nisnDist::3       520641     13.06%     80.33% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores.core.fetch.nisnDist::4       132909      3.33%     83.66% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores.core.fetch.nisnDist::5        11108      0.28%     83.94% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores.core.fetch.nisnDist::6       124592      3.13%     87.07% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores.core.fetch.nisnDist::7        14383      0.36%     87.43% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores.core.fetch.nisnDist::8       501164     12.57%    100.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores.core.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores.core.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores.core.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores.core.fetch.nisnDist::total      3986796                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.cores.core.fetchStats0.numInsts      7339448                       # Number of instructions fetched (thread level) (Count)
board.processor.cores.core.fetchStats0.numOps            0                       # Number of ops (including micro ops) fetched (thread level) (Count)
board.processor.cores.core.fetchStats0.fetchRate     1.827333                       # Number of inst fetches per cycle ((Count/Cycle))
board.processor.cores.core.fetchStats0.numBranches       491795                       # Number of branches fetched (Count)
board.processor.cores.core.fetchStats0.branchRate     0.122444                       # Number of branch fetches per cycle (Ratio)
board.processor.cores.core.fetchStats0.icacheStallCycles       548264                       # ICache total stall cycles (Cycle)
board.processor.cores.core.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
board.processor.cores.core.iew.idleCycles            0                       # Number of cycles IEW is idle (Cycle)
board.processor.cores.core.iew.squashCycles         7103                       # Number of cycles IEW is squashing (Cycle)
board.processor.cores.core.iew.blockCycles        93791                       # Number of cycles IEW is blocking (Cycle)
board.processor.cores.core.iew.unblockCycles        88081                       # Number of cycles IEW is unblocking (Cycle)
board.processor.cores.core.iew.dispatchedInsts      7227546                       # Number of instructions dispatched to IQ (Count)
board.processor.cores.core.iew.dispSquashedInsts          753                       # Number of squashed instructions skipped by dispatch (Count)
board.processor.cores.core.iew.dispLoadInsts      3217215                       # Number of dispatched load instructions (Count)
board.processor.cores.core.iew.dispStoreInsts      1252896                       # Number of dispatched store instructions (Count)
board.processor.cores.core.iew.dispNonSpecInsts        36650                       # Number of dispatched non-speculative instructions (Count)
board.processor.cores.core.iew.iqFullEvents         2280                       # Number of times the IQ has become full, causing a stall (Count)
board.processor.cores.core.iew.lsqFullEvents        84117                       # Number of times the LSQ has become full, causing a stall (Count)
board.processor.cores.core.iew.memOrderViolationEvents         1961                       # Number of memory order violations (Count)
board.processor.cores.core.iew.predictedTakenIncorrect         4544                       # Number of branches that were predicted taken incorrectly (Count)
board.processor.cores.core.iew.predictedNotTakenIncorrect          674                       # Number of branches that were predicted not taken incorrectly (Count)
board.processor.cores.core.iew.branchMispredicts         5218                       # Number of branch mispredicts detected at execute (Count)
board.processor.cores.core.iew.instsToCommit      7069834                       # Cumulative count of insts sent to commit (Count)
board.processor.cores.core.iew.writebackCount      7063904                       # Cumulative count of insts written-back (Count)
board.processor.cores.core.iew.producerInst      5186078                       # Number of instructions producing a value (Count)
board.processor.cores.core.iew.consumerInst      6061555                       # Number of instructions consuming a value (Count)
board.processor.cores.core.iew.wbRate        1.758730                       # Insts written-back per cycle ((Count/Cycle))
board.processor.cores.core.iew.wbFanout      0.855569                       # Average fanout of values written-back ((Count/Count))
board.processor.cores.core.lsq0.forwLoads      1869275                       # Number of loads that had data forwarded from stores (Count)
board.processor.cores.core.lsq0.squashedLoads       123256                       # Number of loads squashed (Count)
board.processor.cores.core.lsq0.ignoredResponses          329                       # Number of memory responses ignored because the instruction is squashed (Count)
board.processor.cores.core.lsq0.memOrderViolation         1961                       # Number of memory ordering violations (Count)
board.processor.cores.core.lsq0.squashedStores        51193                       # Number of stores squashed (Count)
board.processor.cores.core.lsq0.rescheduledLoads           22                       # Number of loads that were rescheduled (Count)
board.processor.cores.core.lsq0.blockedByCache            0                       # Number of times an access to memory failed due to the cache being blocked (Count)
board.processor.cores.core.lsq0.loadToUse::samples      3093959                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores.core.lsq0.loadToUse::mean     3.429088                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores.core.lsq0.loadToUse::stdev     7.706050                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores.core.lsq0.loadToUse::0-9      2921042     94.41%     94.41% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores.core.lsq0.loadToUse::10-19       125541      4.06%     98.47% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores.core.lsq0.loadToUse::20-29         7226      0.23%     98.70% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores.core.lsq0.loadToUse::30-39         4912      0.16%     98.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores.core.lsq0.loadToUse::40-49          627      0.02%     98.88% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores.core.lsq0.loadToUse::50-59        19690      0.64%     99.52% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores.core.lsq0.loadToUse::60-69        12455      0.40%     99.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores.core.lsq0.loadToUse::70-79         1416      0.05%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores.core.lsq0.loadToUse::80-89          267      0.01%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores.core.lsq0.loadToUse::90-99           75      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores.core.lsq0.loadToUse::100-109           33      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores.core.lsq0.loadToUse::110-119           18      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores.core.lsq0.loadToUse::120-129           18      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores.core.lsq0.loadToUse::130-139           28      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores.core.lsq0.loadToUse::140-149           22      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores.core.lsq0.loadToUse::150-159           20      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores.core.lsq0.loadToUse::160-169           22      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores.core.lsq0.loadToUse::170-179           17      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores.core.lsq0.loadToUse::180-189           12      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores.core.lsq0.loadToUse::190-199            9      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores.core.lsq0.loadToUse::200-209            9      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores.core.lsq0.loadToUse::210-219           15      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores.core.lsq0.loadToUse::220-229           29      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores.core.lsq0.loadToUse::230-239           35      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores.core.lsq0.loadToUse::240-249           40      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores.core.lsq0.loadToUse::250-259           34      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores.core.lsq0.loadToUse::260-269           42      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores.core.lsq0.loadToUse::270-279           43      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores.core.lsq0.loadToUse::280-289           43      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores.core.lsq0.loadToUse::290-299           28      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores.core.lsq0.loadToUse::overflows          191      0.01%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores.core.lsq0.loadToUse::min_value            2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores.core.lsq0.loadToUse::max_value          353                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores.core.lsq0.loadToUse::total      3093959                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.cores.core.mmu.alignFaults            0                       # Number of MMU faults due to alignment restrictions (Count)
board.processor.cores.core.mmu.prefetchFaults            0                       # Number of MMU faults due to prefetch (Count)
board.processor.cores.core.mmu.domainFaults            0                       # Number of MMU faults due to domain restrictions (Count)
board.processor.cores.core.mmu.permsFaults            0                       # Number of MMU faults due to permissions restrictions (Count)
board.processor.cores.core.mmu.dtb.readHits            0                       # Read hits (Count)
board.processor.cores.core.mmu.dtb.readMisses            0                       # Read misses (Count)
board.processor.cores.core.mmu.dtb.writeHits            0                       # Write hits (Count)
board.processor.cores.core.mmu.dtb.writeMisses            0                       # Write misses (Count)
board.processor.cores.core.mmu.dtb.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
board.processor.cores.core.mmu.dtb.flushTlb            0                       # Number of times a TLB invalidation was requested (Count)
board.processor.cores.core.mmu.dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
board.processor.cores.core.mmu.dtb.readAccesses            0                       # Read accesses (Count)
board.processor.cores.core.mmu.dtb.writeAccesses            0                       # Write accesses (Count)
board.processor.cores.core.mmu.dtb.hits             0                       # Total TLB (inst and data) hits (Count)
board.processor.cores.core.mmu.dtb.misses            0                       # Total TLB (inst and data) misses (Count)
board.processor.cores.core.mmu.dtb.accesses            0                       # Total TLB (inst and data) accesses (Count)
board.processor.cores.core.mmu.dtb_walker.walks            0                       # Table walker walks requested (Count)
board.processor.cores.core.mmu.dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
board.processor.cores.core.mmu.dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
board.processor.cores.core.mmu.dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
board.processor.cores.core.mmu.dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
board.processor.cores.core.mmu.dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
board.processor.cores.core.mmu.dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
board.processor.cores.core.mmu.dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
board.processor.cores.core.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED   4016479000                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores.core.mmu.itb.instHits            0                       # Inst hits (Count)
board.processor.cores.core.mmu.itb.instMisses            0                       # Inst misses (Count)
board.processor.cores.core.mmu.itb.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
board.processor.cores.core.mmu.itb.flushTlb            0                       # Number of times a TLB invalidation was requested (Count)
board.processor.cores.core.mmu.itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
board.processor.cores.core.mmu.itb.instAccesses            0                       # Inst accesses (Count)
board.processor.cores.core.mmu.itb.hits             0                       # Total TLB (inst and data) hits (Count)
board.processor.cores.core.mmu.itb.misses            0                       # Total TLB (inst and data) misses (Count)
board.processor.cores.core.mmu.itb.accesses            0                       # Total TLB (inst and data) accesses (Count)
board.processor.cores.core.mmu.itb_walker.walks            0                       # Table walker walks requested (Count)
board.processor.cores.core.mmu.itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
board.processor.cores.core.mmu.itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
board.processor.cores.core.mmu.itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
board.processor.cores.core.mmu.itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
board.processor.cores.core.mmu.itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
board.processor.cores.core.mmu.itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
board.processor.cores.core.mmu.itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
board.processor.cores.core.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED   4016479000                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores.core.mmu.l2_shared.instHits            0                       # Inst hits (Count)
board.processor.cores.core.mmu.l2_shared.instMisses            0                       # Inst misses (Count)
board.processor.cores.core.mmu.l2_shared.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
board.processor.cores.core.mmu.l2_shared.flushTlb            0                       # Number of times a TLB invalidation was requested (Count)
board.processor.cores.core.mmu.l2_shared.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
board.processor.cores.core.mmu.l2_shared.instAccesses            0                       # Inst accesses (Count)
board.processor.cores.core.mmu.l2_shared.hits            0                       # Total TLB (inst and data) hits (Count)
board.processor.cores.core.mmu.l2_shared.misses            0                       # Total TLB (inst and data) misses (Count)
board.processor.cores.core.mmu.l2_shared.accesses            0                       # Total TLB (inst and data) accesses (Count)
board.processor.cores.core.mmu.stage2_dtb.readHits            0                       # Read hits (Count)
board.processor.cores.core.mmu.stage2_dtb.readMisses            0                       # Read misses (Count)
board.processor.cores.core.mmu.stage2_dtb.writeHits            0                       # Write hits (Count)
board.processor.cores.core.mmu.stage2_dtb.writeMisses            0                       # Write misses (Count)
board.processor.cores.core.mmu.stage2_dtb.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
board.processor.cores.core.mmu.stage2_dtb.flushTlb            0                       # Number of times a TLB invalidation was requested (Count)
board.processor.cores.core.mmu.stage2_dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
board.processor.cores.core.mmu.stage2_dtb.readAccesses            0                       # Read accesses (Count)
board.processor.cores.core.mmu.stage2_dtb.writeAccesses            0                       # Write accesses (Count)
board.processor.cores.core.mmu.stage2_dtb.hits            0                       # Total TLB (inst and data) hits (Count)
board.processor.cores.core.mmu.stage2_dtb.misses            0                       # Total TLB (inst and data) misses (Count)
board.processor.cores.core.mmu.stage2_dtb.accesses            0                       # Total TLB (inst and data) accesses (Count)
board.processor.cores.core.mmu.stage2_dtb_walker.walks            0                       # Table walker walks requested (Count)
board.processor.cores.core.mmu.stage2_dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
board.processor.cores.core.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
board.processor.cores.core.mmu.stage2_dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
board.processor.cores.core.mmu.stage2_dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
board.processor.cores.core.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
board.processor.cores.core.mmu.stage2_dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
board.processor.cores.core.mmu.stage2_dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
board.processor.cores.core.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED   4016479000                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores.core.mmu.stage2_itb.instHits            0                       # Inst hits (Count)
board.processor.cores.core.mmu.stage2_itb.instMisses            0                       # Inst misses (Count)
board.processor.cores.core.mmu.stage2_itb.inserts            0                       # Number of times an entry is inserted into the TLB (Count)
board.processor.cores.core.mmu.stage2_itb.flushTlb            0                       # Number of times a TLB invalidation was requested (Count)
board.processor.cores.core.mmu.stage2_itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
board.processor.cores.core.mmu.stage2_itb.instAccesses            0                       # Inst accesses (Count)
board.processor.cores.core.mmu.stage2_itb.hits            0                       # Total TLB (inst and data) hits (Count)
board.processor.cores.core.mmu.stage2_itb.misses            0                       # Total TLB (inst and data) misses (Count)
board.processor.cores.core.mmu.stage2_itb.accesses            0                       # Total TLB (inst and data) accesses (Count)
board.processor.cores.core.mmu.stage2_itb_walker.walks            0                       # Table walker walks requested (Count)
board.processor.cores.core.mmu.stage2_itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
board.processor.cores.core.mmu.stage2_itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
board.processor.cores.core.mmu.stage2_itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
board.processor.cores.core.mmu.stage2_itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
board.processor.cores.core.mmu.stage2_itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
board.processor.cores.core.mmu.stage2_itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
board.processor.cores.core.mmu.stage2_itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
board.processor.cores.core.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED   4016479000                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores.core.power_state.pwrStateResidencyTicks::ON   4016479000                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores.core.rename.squashCycles         7103                       # Number of cycles rename is squashing (Cycle)
board.processor.cores.core.rename.idleCycles       874288                       # Number of cycles rename is idle (Cycle)
board.processor.cores.core.rename.blockCycles       197404                       # Number of cycles rename is blocking (Cycle)
board.processor.cores.core.rename.serializeStallCycles         3445                       # count of cycles rename stalled for serializing inst (Cycle)
board.processor.cores.core.rename.runCycles       831297                       # Number of cycles rename is running (Cycle)
board.processor.cores.core.rename.unblockCycles      2073259                       # Number of cycles rename is unblocking (Cycle)
board.processor.cores.core.rename.renamedInsts      7249906                       # Number of instructions processed by rename (Count)
board.processor.cores.core.rename.ROBFullEvents            6                       # Number of times rename has blocked due to ROB full (Count)
board.processor.cores.core.rename.IQFullEvents        23156                       # Number of times rename has blocked due to IQ full (Count)
board.processor.cores.core.rename.LQFullEvents      1901740                       # Number of times rename has blocked due to LQ full (Count)
board.processor.cores.core.rename.SQFullEvents        19027                       # Number of times rename has blocked due to SQ full (Count)
board.processor.cores.core.rename.renamedOperands      6648790                       # Number of destination operands rename has renamed (Count)
board.processor.cores.core.rename.lookups      9994136                       # Number of register rename lookups that rename has made (Count)
board.processor.cores.core.rename.intLookups      8618914                       # Number of integer rename lookups (Count)
board.processor.cores.core.rename.vecLookups          133                       # Number of vector rename lookups (Count)
board.processor.cores.core.rename.committedMaps      6344772                       # Number of HB maps that are committed (Count)
board.processor.cores.core.rename.undoneMaps       304018                       # Number of HB maps that are undone due to squashing (Count)
board.processor.cores.core.rename.serializing           76                       # count of serializing insts renamed (Count)
board.processor.cores.core.rename.tempSerializing           23                       # count of temporary serializing insts renamed (Count)
board.processor.cores.core.rename.skidInsts      2547674                       # count of insts added to the skid buffer (Count)
board.processor.cores.core.rob.reads         10859192                       # The number of ROB reads (Count)
board.processor.cores.core.rob.writes        14497676                       # The number of ROB writes (Count)
board.processor.cores.core.thread_0.numInsts      6794063                       # Number of Instructions committed (Count)
board.processor.cores.core.thread_0.numOps      6918279                       # Number of Ops committed (Count)
board.processor.cores.core.thread_0.numMemRefs            0                       # Number of Memory References (Count)
board.processor.cores.core.workload.numSyscalls           15                       # Number of system calls (Count)
board.processor.cores.l1d.demandHits::processor.cores.core.data      2140163                       # number of demand (read+write) hits (Count)
board.processor.cores.l1d.demandHits::total      2140163                       # number of demand (read+write) hits (Count)
board.processor.cores.l1d.overallHits::processor.cores.core.data      2140163                       # number of overall hits (Count)
board.processor.cores.l1d.overallHits::total      2140163                       # number of overall hits (Count)
board.processor.cores.l1d.demandMisses::processor.cores.core.data       335155                       # number of demand (read+write) misses (Count)
board.processor.cores.l1d.demandMisses::total       335155                       # number of demand (read+write) misses (Count)
board.processor.cores.l1d.overallMisses::processor.cores.core.data       335155                       # number of overall misses (Count)
board.processor.cores.l1d.overallMisses::total       335155                       # number of overall misses (Count)
board.processor.cores.l1d.demandMissLatency::processor.cores.core.data   6929612000                       # number of demand (read+write) miss ticks (Tick)
board.processor.cores.l1d.demandMissLatency::total   6929612000                       # number of demand (read+write) miss ticks (Tick)
board.processor.cores.l1d.overallMissLatency::processor.cores.core.data   6929612000                       # number of overall miss ticks (Tick)
board.processor.cores.l1d.overallMissLatency::total   6929612000                       # number of overall miss ticks (Tick)
board.processor.cores.l1d.demandAccesses::processor.cores.core.data      2475318                       # number of demand (read+write) accesses (Count)
board.processor.cores.l1d.demandAccesses::total      2475318                       # number of demand (read+write) accesses (Count)
board.processor.cores.l1d.overallAccesses::processor.cores.core.data      2475318                       # number of overall (read+write) accesses (Count)
board.processor.cores.l1d.overallAccesses::total      2475318                       # number of overall (read+write) accesses (Count)
board.processor.cores.l1d.demandMissRate::processor.cores.core.data     0.135399                       # miss rate for demand accesses (Ratio)
board.processor.cores.l1d.demandMissRate::total     0.135399                       # miss rate for demand accesses (Ratio)
board.processor.cores.l1d.overallMissRate::processor.cores.core.data     0.135399                       # miss rate for overall accesses (Ratio)
board.processor.cores.l1d.overallMissRate::total     0.135399                       # miss rate for overall accesses (Ratio)
board.processor.cores.l1d.demandAvgMissLatency::processor.cores.core.data 20675.842521                       # average overall miss latency in ticks ((Tick/Count))
board.processor.cores.l1d.demandAvgMissLatency::total 20675.842521                       # average overall miss latency in ticks ((Tick/Count))
board.processor.cores.l1d.overallAvgMissLatency::processor.cores.core.data 20675.842521                       # average overall miss latency ((Tick/Count))
board.processor.cores.l1d.overallAvgMissLatency::total 20675.842521                       # average overall miss latency ((Tick/Count))
board.processor.cores.l1d.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.processor.cores.l1d.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.processor.cores.l1d.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.processor.cores.l1d.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.processor.cores.l1d.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.processor.cores.l1d.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.processor.cores.l1d.writebacks::writebacks       253753                       # number of writebacks (Count)
board.processor.cores.l1d.writebacks::total       253753                       # number of writebacks (Count)
board.processor.cores.l1d.demandMshrHits::processor.cores.core.data       184352                       # number of demand (read+write) MSHR hits (Count)
board.processor.cores.l1d.demandMshrHits::total       184352                       # number of demand (read+write) MSHR hits (Count)
board.processor.cores.l1d.overallMshrHits::processor.cores.core.data       184352                       # number of overall MSHR hits (Count)
board.processor.cores.l1d.overallMshrHits::total       184352                       # number of overall MSHR hits (Count)
board.processor.cores.l1d.demandMshrMisses::processor.cores.core.data       150803                       # number of demand (read+write) MSHR misses (Count)
board.processor.cores.l1d.demandMshrMisses::total       150803                       # number of demand (read+write) MSHR misses (Count)
board.processor.cores.l1d.overallMshrMisses::processor.cores.core.data       150803                       # number of overall MSHR misses (Count)
board.processor.cores.l1d.overallMshrMisses::processor.cores.l1d.prefetcher       245087                       # number of overall MSHR misses (Count)
board.processor.cores.l1d.overallMshrMisses::total       395890                       # number of overall MSHR misses (Count)
board.processor.cores.l1d.demandMshrMissLatency::processor.cores.core.data   3145588000                       # number of demand (read+write) MSHR miss ticks (Tick)
board.processor.cores.l1d.demandMshrMissLatency::total   3145588000                       # number of demand (read+write) MSHR miss ticks (Tick)
board.processor.cores.l1d.overallMshrMissLatency::processor.cores.core.data   3145588000                       # number of overall MSHR miss ticks (Tick)
board.processor.cores.l1d.overallMshrMissLatency::processor.cores.l1d.prefetcher   5542734626                       # number of overall MSHR miss ticks (Tick)
board.processor.cores.l1d.overallMshrMissLatency::total   8688322626                       # number of overall MSHR miss ticks (Tick)
board.processor.cores.l1d.demandMshrMissRate::processor.cores.core.data     0.060923                       # mshr miss ratio for demand accesses (Ratio)
board.processor.cores.l1d.demandMshrMissRate::total     0.060923                       # mshr miss ratio for demand accesses (Ratio)
board.processor.cores.l1d.overallMshrMissRate::processor.cores.core.data     0.060923                       # mshr miss ratio for overall accesses (Ratio)
board.processor.cores.l1d.overallMshrMissRate::processor.cores.l1d.prefetcher          inf                       # mshr miss ratio for overall accesses (Ratio)
board.processor.cores.l1d.overallMshrMissRate::total     0.159935                       # mshr miss ratio for overall accesses (Ratio)
board.processor.cores.l1d.demandAvgMshrMissLatency::processor.cores.core.data 20858.921905                       # average overall mshr miss latency ((Tick/Count))
board.processor.cores.l1d.demandAvgMshrMissLatency::total 20858.921905                       # average overall mshr miss latency ((Tick/Count))
board.processor.cores.l1d.overallAvgMshrMissLatency::processor.cores.core.data 20858.921905                       # average overall mshr miss latency ((Tick/Count))
board.processor.cores.l1d.overallAvgMshrMissLatency::processor.cores.l1d.prefetcher 22615.375871                       # average overall mshr miss latency ((Tick/Count))
board.processor.cores.l1d.overallAvgMshrMissLatency::total 21946.304847                       # average overall mshr miss latency ((Tick/Count))
board.processor.cores.l1d.replacements         396080                       # number of replacements (Count)
board.processor.cores.l1d.HardPFReq.mshrMisses::processor.cores.l1d.prefetcher       245087                       # number of HardPFReq MSHR misses (Count)
board.processor.cores.l1d.HardPFReq.mshrMisses::total       245087                       # number of HardPFReq MSHR misses (Count)
board.processor.cores.l1d.HardPFReq.mshrMissLatency::processor.cores.l1d.prefetcher   5542734626                       # number of HardPFReq MSHR miss ticks (Tick)
board.processor.cores.l1d.HardPFReq.mshrMissLatency::total   5542734626                       # number of HardPFReq MSHR miss ticks (Tick)
board.processor.cores.l1d.HardPFReq.mshrMissRate::processor.cores.l1d.prefetcher          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
board.processor.cores.l1d.HardPFReq.mshrMissRate::total          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
board.processor.cores.l1d.HardPFReq.avgMshrMissLatency::processor.cores.l1d.prefetcher 22615.375871                       # average HardPFReq mshr miss latency ((Tick/Count))
board.processor.cores.l1d.HardPFReq.avgMshrMissLatency::total 22615.375871                       # average HardPFReq mshr miss latency ((Tick/Count))
board.processor.cores.l1d.LoadLockedReq.hits::processor.cores.core.data            3                       # number of LoadLockedReq hits (Count)
board.processor.cores.l1d.LoadLockedReq.hits::total            3                       # number of LoadLockedReq hits (Count)
board.processor.cores.l1d.LoadLockedReq.misses::processor.cores.core.data            3                       # number of LoadLockedReq misses (Count)
board.processor.cores.l1d.LoadLockedReq.misses::total            3                       # number of LoadLockedReq misses (Count)
board.processor.cores.l1d.LoadLockedReq.missLatency::processor.cores.core.data       283000                       # number of LoadLockedReq miss ticks (Tick)
board.processor.cores.l1d.LoadLockedReq.missLatency::total       283000                       # number of LoadLockedReq miss ticks (Tick)
board.processor.cores.l1d.LoadLockedReq.accesses::processor.cores.core.data            6                       # number of LoadLockedReq accesses(hits+misses) (Count)
board.processor.cores.l1d.LoadLockedReq.accesses::total            6                       # number of LoadLockedReq accesses(hits+misses) (Count)
board.processor.cores.l1d.LoadLockedReq.missRate::processor.cores.core.data     0.500000                       # miss rate for LoadLockedReq accesses (Ratio)
board.processor.cores.l1d.LoadLockedReq.missRate::total     0.500000                       # miss rate for LoadLockedReq accesses (Ratio)
board.processor.cores.l1d.LoadLockedReq.avgMissLatency::processor.cores.core.data 94333.333333                       # average LoadLockedReq miss latency ((Tick/Count))
board.processor.cores.l1d.LoadLockedReq.avgMissLatency::total 94333.333333                       # average LoadLockedReq miss latency ((Tick/Count))
board.processor.cores.l1d.LoadLockedReq.mshrHits::processor.cores.core.data            1                       # number of LoadLockedReq MSHR hits (Count)
board.processor.cores.l1d.LoadLockedReq.mshrHits::total            1                       # number of LoadLockedReq MSHR hits (Count)
board.processor.cores.l1d.LoadLockedReq.mshrMisses::processor.cores.core.data            2                       # number of LoadLockedReq MSHR misses (Count)
board.processor.cores.l1d.LoadLockedReq.mshrMisses::total            2                       # number of LoadLockedReq MSHR misses (Count)
board.processor.cores.l1d.LoadLockedReq.mshrMissLatency::processor.cores.core.data       213000                       # number of LoadLockedReq MSHR miss ticks (Tick)
board.processor.cores.l1d.LoadLockedReq.mshrMissLatency::total       213000                       # number of LoadLockedReq MSHR miss ticks (Tick)
board.processor.cores.l1d.LoadLockedReq.mshrMissRate::processor.cores.core.data     0.333333                       # mshr miss rate for LoadLockedReq accesses (Ratio)
board.processor.cores.l1d.LoadLockedReq.mshrMissRate::total     0.333333                       # mshr miss rate for LoadLockedReq accesses (Ratio)
board.processor.cores.l1d.LoadLockedReq.avgMshrMissLatency::processor.cores.core.data       106500                       # average LoadLockedReq mshr miss latency ((Tick/Count))
board.processor.cores.l1d.LoadLockedReq.avgMshrMissLatency::total       106500                       # average LoadLockedReq mshr miss latency ((Tick/Count))
board.processor.cores.l1d.ReadReq.hits::processor.cores.core.data      1088952                       # number of ReadReq hits (Count)
board.processor.cores.l1d.ReadReq.hits::total      1088952                       # number of ReadReq hits (Count)
board.processor.cores.l1d.ReadReq.misses::processor.cores.core.data       201057                       # number of ReadReq misses (Count)
board.processor.cores.l1d.ReadReq.misses::total       201057                       # number of ReadReq misses (Count)
board.processor.cores.l1d.ReadReq.missLatency::processor.cores.core.data   4396799000                       # number of ReadReq miss ticks (Tick)
board.processor.cores.l1d.ReadReq.missLatency::total   4396799000                       # number of ReadReq miss ticks (Tick)
board.processor.cores.l1d.ReadReq.accesses::processor.cores.core.data      1290009                       # number of ReadReq accesses(hits+misses) (Count)
board.processor.cores.l1d.ReadReq.accesses::total      1290009                       # number of ReadReq accesses(hits+misses) (Count)
board.processor.cores.l1d.ReadReq.missRate::processor.cores.core.data     0.155857                       # miss rate for ReadReq accesses (Ratio)
board.processor.cores.l1d.ReadReq.missRate::total     0.155857                       # miss rate for ReadReq accesses (Ratio)
board.processor.cores.l1d.ReadReq.avgMissLatency::processor.cores.core.data 21868.420398                       # average ReadReq miss latency ((Tick/Count))
board.processor.cores.l1d.ReadReq.avgMissLatency::total 21868.420398                       # average ReadReq miss latency ((Tick/Count))
board.processor.cores.l1d.ReadReq.mshrHits::processor.cores.core.data        89788                       # number of ReadReq MSHR hits (Count)
board.processor.cores.l1d.ReadReq.mshrHits::total        89788                       # number of ReadReq MSHR hits (Count)
board.processor.cores.l1d.ReadReq.mshrMisses::processor.cores.core.data       111269                       # number of ReadReq MSHR misses (Count)
board.processor.cores.l1d.ReadReq.mshrMisses::total       111269                       # number of ReadReq MSHR misses (Count)
board.processor.cores.l1d.ReadReq.mshrMissLatency::processor.cores.core.data   2206705000                       # number of ReadReq MSHR miss ticks (Tick)
board.processor.cores.l1d.ReadReq.mshrMissLatency::total   2206705000                       # number of ReadReq MSHR miss ticks (Tick)
board.processor.cores.l1d.ReadReq.mshrMissRate::processor.cores.core.data     0.086254                       # mshr miss rate for ReadReq accesses (Ratio)
board.processor.cores.l1d.ReadReq.mshrMissRate::total     0.086254                       # mshr miss rate for ReadReq accesses (Ratio)
board.processor.cores.l1d.ReadReq.avgMshrMissLatency::processor.cores.core.data 19832.163496                       # average ReadReq mshr miss latency ((Tick/Count))
board.processor.cores.l1d.ReadReq.avgMshrMissLatency::total 19832.163496                       # average ReadReq mshr miss latency ((Tick/Count))
board.processor.cores.l1d.StoreCondReq.hits::processor.cores.core.data            4                       # number of StoreCondReq hits (Count)
board.processor.cores.l1d.StoreCondReq.hits::total            4                       # number of StoreCondReq hits (Count)
board.processor.cores.l1d.StoreCondReq.accesses::processor.cores.core.data            4                       # number of StoreCondReq accesses(hits+misses) (Count)
board.processor.cores.l1d.StoreCondReq.accesses::total            4                       # number of StoreCondReq accesses(hits+misses) (Count)
board.processor.cores.l1d.SwapReq.hits::processor.cores.core.data        16082                       # number of SwapReq hits (Count)
board.processor.cores.l1d.SwapReq.hits::total        16082                       # number of SwapReq hits (Count)
board.processor.cores.l1d.SwapReq.misses::processor.cores.core.data          316                       # number of SwapReq misses (Count)
board.processor.cores.l1d.SwapReq.misses::total          316                       # number of SwapReq misses (Count)
board.processor.cores.l1d.SwapReq.missLatency::processor.cores.core.data      5976000                       # number of SwapReq miss ticks (Tick)
board.processor.cores.l1d.SwapReq.missLatency::total      5976000                       # number of SwapReq miss ticks (Tick)
board.processor.cores.l1d.SwapReq.accesses::processor.cores.core.data        16398                       # number of SwapReq accesses(hits+misses) (Count)
board.processor.cores.l1d.SwapReq.accesses::total        16398                       # number of SwapReq accesses(hits+misses) (Count)
board.processor.cores.l1d.SwapReq.missRate::processor.cores.core.data     0.019271                       # miss rate for SwapReq accesses (Ratio)
board.processor.cores.l1d.SwapReq.missRate::total     0.019271                       # miss rate for SwapReq accesses (Ratio)
board.processor.cores.l1d.SwapReq.avgMissLatency::processor.cores.core.data 18911.392405                       # average SwapReq miss latency ((Tick/Count))
board.processor.cores.l1d.SwapReq.avgMissLatency::total 18911.392405                       # average SwapReq miss latency ((Tick/Count))
board.processor.cores.l1d.SwapReq.mshrMisses::processor.cores.core.data          316                       # number of SwapReq MSHR misses (Count)
board.processor.cores.l1d.SwapReq.mshrMisses::total          316                       # number of SwapReq MSHR misses (Count)
board.processor.cores.l1d.SwapReq.mshrMissLatency::processor.cores.core.data      5660000                       # number of SwapReq MSHR miss ticks (Tick)
board.processor.cores.l1d.SwapReq.mshrMissLatency::total      5660000                       # number of SwapReq MSHR miss ticks (Tick)
board.processor.cores.l1d.SwapReq.mshrMissRate::processor.cores.core.data     0.019271                       # mshr miss rate for SwapReq accesses (Ratio)
board.processor.cores.l1d.SwapReq.mshrMissRate::total     0.019271                       # mshr miss rate for SwapReq accesses (Ratio)
board.processor.cores.l1d.SwapReq.avgMshrMissLatency::processor.cores.core.data 17911.392405                       # average SwapReq mshr miss latency ((Tick/Count))
board.processor.cores.l1d.SwapReq.avgMshrMissLatency::total 17911.392405                       # average SwapReq mshr miss latency ((Tick/Count))
board.processor.cores.l1d.WriteLineReq.misses::processor.cores.core.data           14                       # number of WriteLineReq misses (Count)
board.processor.cores.l1d.WriteLineReq.misses::total           14                       # number of WriteLineReq misses (Count)
board.processor.cores.l1d.WriteLineReq.missLatency::processor.cores.core.data       402000                       # number of WriteLineReq miss ticks (Tick)
board.processor.cores.l1d.WriteLineReq.missLatency::total       402000                       # number of WriteLineReq miss ticks (Tick)
board.processor.cores.l1d.WriteLineReq.accesses::processor.cores.core.data           14                       # number of WriteLineReq accesses(hits+misses) (Count)
board.processor.cores.l1d.WriteLineReq.accesses::total           14                       # number of WriteLineReq accesses(hits+misses) (Count)
board.processor.cores.l1d.WriteLineReq.missRate::processor.cores.core.data            1                       # miss rate for WriteLineReq accesses (Ratio)
board.processor.cores.l1d.WriteLineReq.missRate::total            1                       # miss rate for WriteLineReq accesses (Ratio)
board.processor.cores.l1d.WriteLineReq.avgMissLatency::processor.cores.core.data 28714.285714                       # average WriteLineReq miss latency ((Tick/Count))
board.processor.cores.l1d.WriteLineReq.avgMissLatency::total 28714.285714                       # average WriteLineReq miss latency ((Tick/Count))
board.processor.cores.l1d.WriteLineReq.mshrHits::processor.cores.core.data            6                       # number of WriteLineReq MSHR hits (Count)
board.processor.cores.l1d.WriteLineReq.mshrHits::total            6                       # number of WriteLineReq MSHR hits (Count)
board.processor.cores.l1d.WriteLineReq.mshrMisses::processor.cores.core.data            8                       # number of WriteLineReq MSHR misses (Count)
board.processor.cores.l1d.WriteLineReq.mshrMisses::total            8                       # number of WriteLineReq MSHR misses (Count)
board.processor.cores.l1d.WriteLineReq.mshrMissLatency::processor.cores.core.data       189000                       # number of WriteLineReq MSHR miss ticks (Tick)
board.processor.cores.l1d.WriteLineReq.mshrMissLatency::total       189000                       # number of WriteLineReq MSHR miss ticks (Tick)
board.processor.cores.l1d.WriteLineReq.mshrMissRate::processor.cores.core.data     0.571429                       # mshr miss rate for WriteLineReq accesses (Ratio)
board.processor.cores.l1d.WriteLineReq.mshrMissRate::total     0.571429                       # mshr miss rate for WriteLineReq accesses (Ratio)
board.processor.cores.l1d.WriteLineReq.avgMshrMissLatency::processor.cores.core.data        23625                       # average WriteLineReq mshr miss latency ((Tick/Count))
board.processor.cores.l1d.WriteLineReq.avgMshrMissLatency::total        23625                       # average WriteLineReq mshr miss latency ((Tick/Count))
board.processor.cores.l1d.WriteReq.hits::processor.cores.core.data      1051211                       # number of WriteReq hits (Count)
board.processor.cores.l1d.WriteReq.hits::total      1051211                       # number of WriteReq hits (Count)
board.processor.cores.l1d.WriteReq.misses::processor.cores.core.data       134084                       # number of WriteReq misses (Count)
board.processor.cores.l1d.WriteReq.misses::total       134084                       # number of WriteReq misses (Count)
board.processor.cores.l1d.WriteReq.missLatency::processor.cores.core.data   2532411000                       # number of WriteReq miss ticks (Tick)
board.processor.cores.l1d.WriteReq.missLatency::total   2532411000                       # number of WriteReq miss ticks (Tick)
board.processor.cores.l1d.WriteReq.accesses::processor.cores.core.data      1185295                       # number of WriteReq accesses(hits+misses) (Count)
board.processor.cores.l1d.WriteReq.accesses::total      1185295                       # number of WriteReq accesses(hits+misses) (Count)
board.processor.cores.l1d.WriteReq.missRate::processor.cores.core.data     0.113123                       # miss rate for WriteReq accesses (Ratio)
board.processor.cores.l1d.WriteReq.missRate::total     0.113123                       # miss rate for WriteReq accesses (Ratio)
board.processor.cores.l1d.WriteReq.avgMissLatency::processor.cores.core.data 18886.750097                       # average WriteReq miss latency ((Tick/Count))
board.processor.cores.l1d.WriteReq.avgMissLatency::total 18886.750097                       # average WriteReq miss latency ((Tick/Count))
board.processor.cores.l1d.WriteReq.mshrHits::processor.cores.core.data        94558                       # number of WriteReq MSHR hits (Count)
board.processor.cores.l1d.WriteReq.mshrHits::total        94558                       # number of WriteReq MSHR hits (Count)
board.processor.cores.l1d.WriteReq.mshrMisses::processor.cores.core.data        39526                       # number of WriteReq MSHR misses (Count)
board.processor.cores.l1d.WriteReq.mshrMisses::total        39526                       # number of WriteReq MSHR misses (Count)
board.processor.cores.l1d.WriteReq.mshrMissLatency::processor.cores.core.data    938694000                       # number of WriteReq MSHR miss ticks (Tick)
board.processor.cores.l1d.WriteReq.mshrMissLatency::total    938694000                       # number of WriteReq MSHR miss ticks (Tick)
board.processor.cores.l1d.WriteReq.mshrMissRate::processor.cores.core.data     0.033347                       # mshr miss rate for WriteReq accesses (Ratio)
board.processor.cores.l1d.WriteReq.mshrMissRate::total     0.033347                       # mshr miss rate for WriteReq accesses (Ratio)
board.processor.cores.l1d.WriteReq.avgMshrMissLatency::processor.cores.core.data 23748.772960                       # average WriteReq mshr miss latency ((Tick/Count))
board.processor.cores.l1d.WriteReq.avgMshrMissLatency::total 23748.772960                       # average WriteReq mshr miss latency ((Tick/Count))
board.processor.cores.l1d.power_state.pwrStateResidencyTicks::UNDEFINED   4016479000                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores.l1d.prefetcher.demandMshrMisses       150803                       # demands not covered by prefetchs (Count)
board.processor.cores.l1d.prefetcher.pfIssued       387969                       # number of hwpf issued (Count)
board.processor.cores.l1d.prefetcher.pfUnused        66788                       # number of HardPF blocks evicted w/o reference (Count)
board.processor.cores.l1d.prefetcher.pfUseful       135436                       # number of useful prefetch (Count)
board.processor.cores.l1d.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
board.processor.cores.l1d.prefetcher.accuracy     0.349090                       # accuracy of the prefetcher (Count)
board.processor.cores.l1d.prefetcher.coverage     0.473157                       # coverage brought by this prefetcher (Count)
board.processor.cores.l1d.prefetcher.pfHitInCache        29877                       # number of prefetches hitting in cache (Count)
board.processor.cores.l1d.prefetcher.pfHitInMSHR       112867                       # number of prefetches hitting in a MSHR (Count)
board.processor.cores.l1d.prefetcher.pfHitInWB          138                       # number of prefetches hit in the Write Buffer (Count)
board.processor.cores.l1d.prefetcher.pfLate       142882                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
board.processor.cores.l1d.prefetcher.pfIdentified       395318                       # number of prefetch candidates identified (Count)
board.processor.cores.l1d.prefetcher.pfBufferHit         6484                       # number of redundant prefetches already in prefetch queue (Count)
board.processor.cores.l1d.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
board.processor.cores.l1d.prefetcher.pfRemovedDemand          180                       # number of prefetches dropped due to a demand for the same address (Count)
board.processor.cores.l1d.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
board.processor.cores.l1d.prefetcher.pfSpanPage       156342                       # number of prefetches that crossed the page (Count)
board.processor.cores.l1d.prefetcher.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
board.processor.cores.l1d.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED   4016479000                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores.l1d.tags.tagsInUse   127.683172                       # Average ticks per tags in use ((Tick/Count))
board.processor.cores.l1d.tags.totalRefs      2552460                       # Total number of references to valid blocks. (Count)
board.processor.cores.l1d.tags.sampledRefs       396208                       # Sample count of references to valid blocks. (Count)
board.processor.cores.l1d.tags.avgRefs       6.442222                       # Average number of references to valid blocks. ((Count/Count))
board.processor.cores.l1d.tags.warmupTick       163000                       # The tick when the warmup percentage was hit. (Tick)
board.processor.cores.l1d.tags.occupancies::processor.cores.core.data    62.199176                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.processor.cores.l1d.tags.occupancies::processor.cores.l1d.prefetcher    65.483996                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.processor.cores.l1d.tags.avgOccs::processor.cores.core.data     0.485931                       # Average percentage of cache occupancy ((Ratio/Tick))
board.processor.cores.l1d.tags.avgOccs::processor.cores.l1d.prefetcher     0.511594                       # Average percentage of cache occupancy ((Ratio/Tick))
board.processor.cores.l1d.tags.avgOccs::total     0.997525                       # Average percentage of cache occupancy ((Ratio/Tick))
board.processor.cores.l1d.tags.occupanciesTaskId::1022           44                       # Occupied blocks per task id (Count)
board.processor.cores.l1d.tags.occupanciesTaskId::1024           84                       # Occupied blocks per task id (Count)
board.processor.cores.l1d.tags.ageTaskId_1022::0            4                       # Occupied blocks per task id, per block age (Count)
board.processor.cores.l1d.tags.ageTaskId_1022::1           40                       # Occupied blocks per task id, per block age (Count)
board.processor.cores.l1d.tags.ageTaskId_1024::0           67                       # Occupied blocks per task id, per block age (Count)
board.processor.cores.l1d.tags.ageTaskId_1024::1           17                       # Occupied blocks per task id, per block age (Count)
board.processor.cores.l1d.tags.ratioOccsTaskId::1022     0.343750                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.processor.cores.l1d.tags.ratioOccsTaskId::1024     0.656250                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.processor.cores.l1d.tags.tagAccesses      2887934                       # Number of tag accesses (Count)
board.processor.cores.l1d.tags.dataAccesses      2887934                       # Number of data accesses (Count)
board.processor.cores.l1d.tags.power_state.pwrStateResidencyTicks::UNDEFINED   4016479000                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores.l1i.demandHits::processor.cores.core.inst      1343527                       # number of demand (read+write) hits (Count)
board.processor.cores.l1i.demandHits::total      1343527                       # number of demand (read+write) hits (Count)
board.processor.cores.l1i.overallHits::processor.cores.core.inst      1343527                       # number of overall hits (Count)
board.processor.cores.l1i.overallHits::total      1343527                       # number of overall hits (Count)
board.processor.cores.l1i.demandMisses::processor.cores.core.inst        37686                       # number of demand (read+write) misses (Count)
board.processor.cores.l1i.demandMisses::total        37686                       # number of demand (read+write) misses (Count)
board.processor.cores.l1i.overallMisses::processor.cores.core.inst        37686                       # number of overall misses (Count)
board.processor.cores.l1i.overallMisses::total        37686                       # number of overall misses (Count)
board.processor.cores.l1i.demandMissLatency::processor.cores.core.inst    649038000                       # number of demand (read+write) miss ticks (Tick)
board.processor.cores.l1i.demandMissLatency::total    649038000                       # number of demand (read+write) miss ticks (Tick)
board.processor.cores.l1i.overallMissLatency::processor.cores.core.inst    649038000                       # number of overall miss ticks (Tick)
board.processor.cores.l1i.overallMissLatency::total    649038000                       # number of overall miss ticks (Tick)
board.processor.cores.l1i.demandAccesses::processor.cores.core.inst      1381213                       # number of demand (read+write) accesses (Count)
board.processor.cores.l1i.demandAccesses::total      1381213                       # number of demand (read+write) accesses (Count)
board.processor.cores.l1i.overallAccesses::processor.cores.core.inst      1381213                       # number of overall (read+write) accesses (Count)
board.processor.cores.l1i.overallAccesses::total      1381213                       # number of overall (read+write) accesses (Count)
board.processor.cores.l1i.demandMissRate::processor.cores.core.inst     0.027285                       # miss rate for demand accesses (Ratio)
board.processor.cores.l1i.demandMissRate::total     0.027285                       # miss rate for demand accesses (Ratio)
board.processor.cores.l1i.overallMissRate::processor.cores.core.inst     0.027285                       # miss rate for overall accesses (Ratio)
board.processor.cores.l1i.overallMissRate::total     0.027285                       # miss rate for overall accesses (Ratio)
board.processor.cores.l1i.demandAvgMissLatency::processor.cores.core.inst 17222.257602                       # average overall miss latency in ticks ((Tick/Count))
board.processor.cores.l1i.demandAvgMissLatency::total 17222.257602                       # average overall miss latency in ticks ((Tick/Count))
board.processor.cores.l1i.overallAvgMissLatency::processor.cores.core.inst 17222.257602                       # average overall miss latency ((Tick/Count))
board.processor.cores.l1i.overallAvgMissLatency::total 17222.257602                       # average overall miss latency ((Tick/Count))
board.processor.cores.l1i.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.processor.cores.l1i.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.processor.cores.l1i.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.processor.cores.l1i.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.processor.cores.l1i.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.processor.cores.l1i.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.processor.cores.l1i.writebacks::writebacks        36769                       # number of writebacks (Count)
board.processor.cores.l1i.writebacks::total        36769                       # number of writebacks (Count)
board.processor.cores.l1i.demandMshrHits::processor.cores.core.inst          788                       # number of demand (read+write) MSHR hits (Count)
board.processor.cores.l1i.demandMshrHits::total          788                       # number of demand (read+write) MSHR hits (Count)
board.processor.cores.l1i.overallMshrHits::processor.cores.core.inst          788                       # number of overall MSHR hits (Count)
board.processor.cores.l1i.overallMshrHits::total          788                       # number of overall MSHR hits (Count)
board.processor.cores.l1i.demandMshrMisses::processor.cores.core.inst        36898                       # number of demand (read+write) MSHR misses (Count)
board.processor.cores.l1i.demandMshrMisses::total        36898                       # number of demand (read+write) MSHR misses (Count)
board.processor.cores.l1i.overallMshrMisses::processor.cores.core.inst        36898                       # number of overall MSHR misses (Count)
board.processor.cores.l1i.overallMshrMisses::total        36898                       # number of overall MSHR misses (Count)
board.processor.cores.l1i.demandMshrMissLatency::processor.cores.core.inst    597764000                       # number of demand (read+write) MSHR miss ticks (Tick)
board.processor.cores.l1i.demandMshrMissLatency::total    597764000                       # number of demand (read+write) MSHR miss ticks (Tick)
board.processor.cores.l1i.overallMshrMissLatency::processor.cores.core.inst    597764000                       # number of overall MSHR miss ticks (Tick)
board.processor.cores.l1i.overallMshrMissLatency::total    597764000                       # number of overall MSHR miss ticks (Tick)
board.processor.cores.l1i.demandMshrMissRate::processor.cores.core.inst     0.026714                       # mshr miss ratio for demand accesses (Ratio)
board.processor.cores.l1i.demandMshrMissRate::total     0.026714                       # mshr miss ratio for demand accesses (Ratio)
board.processor.cores.l1i.overallMshrMissRate::processor.cores.core.inst     0.026714                       # mshr miss ratio for overall accesses (Ratio)
board.processor.cores.l1i.overallMshrMissRate::total     0.026714                       # mshr miss ratio for overall accesses (Ratio)
board.processor.cores.l1i.demandAvgMshrMissLatency::processor.cores.core.inst 16200.444469                       # average overall mshr miss latency ((Tick/Count))
board.processor.cores.l1i.demandAvgMshrMissLatency::total 16200.444469                       # average overall mshr miss latency ((Tick/Count))
board.processor.cores.l1i.overallAvgMshrMissLatency::processor.cores.core.inst 16200.444469                       # average overall mshr miss latency ((Tick/Count))
board.processor.cores.l1i.overallAvgMshrMissLatency::total 16200.444469                       # average overall mshr miss latency ((Tick/Count))
board.processor.cores.l1i.replacements          36769                       # number of replacements (Count)
board.processor.cores.l1i.ReadReq.hits::processor.cores.core.inst      1343527                       # number of ReadReq hits (Count)
board.processor.cores.l1i.ReadReq.hits::total      1343527                       # number of ReadReq hits (Count)
board.processor.cores.l1i.ReadReq.misses::processor.cores.core.inst        37686                       # number of ReadReq misses (Count)
board.processor.cores.l1i.ReadReq.misses::total        37686                       # number of ReadReq misses (Count)
board.processor.cores.l1i.ReadReq.missLatency::processor.cores.core.inst    649038000                       # number of ReadReq miss ticks (Tick)
board.processor.cores.l1i.ReadReq.missLatency::total    649038000                       # number of ReadReq miss ticks (Tick)
board.processor.cores.l1i.ReadReq.accesses::processor.cores.core.inst      1381213                       # number of ReadReq accesses(hits+misses) (Count)
board.processor.cores.l1i.ReadReq.accesses::total      1381213                       # number of ReadReq accesses(hits+misses) (Count)
board.processor.cores.l1i.ReadReq.missRate::processor.cores.core.inst     0.027285                       # miss rate for ReadReq accesses (Ratio)
board.processor.cores.l1i.ReadReq.missRate::total     0.027285                       # miss rate for ReadReq accesses (Ratio)
board.processor.cores.l1i.ReadReq.avgMissLatency::processor.cores.core.inst 17222.257602                       # average ReadReq miss latency ((Tick/Count))
board.processor.cores.l1i.ReadReq.avgMissLatency::total 17222.257602                       # average ReadReq miss latency ((Tick/Count))
board.processor.cores.l1i.ReadReq.mshrHits::processor.cores.core.inst          788                       # number of ReadReq MSHR hits (Count)
board.processor.cores.l1i.ReadReq.mshrHits::total          788                       # number of ReadReq MSHR hits (Count)
board.processor.cores.l1i.ReadReq.mshrMisses::processor.cores.core.inst        36898                       # number of ReadReq MSHR misses (Count)
board.processor.cores.l1i.ReadReq.mshrMisses::total        36898                       # number of ReadReq MSHR misses (Count)
board.processor.cores.l1i.ReadReq.mshrMissLatency::processor.cores.core.inst    597764000                       # number of ReadReq MSHR miss ticks (Tick)
board.processor.cores.l1i.ReadReq.mshrMissLatency::total    597764000                       # number of ReadReq MSHR miss ticks (Tick)
board.processor.cores.l1i.ReadReq.mshrMissRate::processor.cores.core.inst     0.026714                       # mshr miss rate for ReadReq accesses (Ratio)
board.processor.cores.l1i.ReadReq.mshrMissRate::total     0.026714                       # mshr miss rate for ReadReq accesses (Ratio)
board.processor.cores.l1i.ReadReq.avgMshrMissLatency::processor.cores.core.inst 16200.444469                       # average ReadReq mshr miss latency ((Tick/Count))
board.processor.cores.l1i.ReadReq.avgMshrMissLatency::total 16200.444469                       # average ReadReq mshr miss latency ((Tick/Count))
board.processor.cores.l1i.power_state.pwrStateResidencyTicks::UNDEFINED   4016479000                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores.l1i.prefetcher.demandMshrMisses        36898                       # demands not covered by prefetchs (Count)
board.processor.cores.l1i.prefetcher.pfIssued            0                       # number of hwpf issued (Count)
board.processor.cores.l1i.prefetcher.pfUseful            0                       # number of useful prefetch (Count)
board.processor.cores.l1i.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
board.processor.cores.l1i.prefetcher.accuracy          nan                       # accuracy of the prefetcher (Count)
board.processor.cores.l1i.prefetcher.coverage            0                       # coverage brought by this prefetcher (Count)
board.processor.cores.l1i.prefetcher.pfHitInCache            0                       # number of prefetches hitting in cache (Count)
board.processor.cores.l1i.prefetcher.pfHitInMSHR            0                       # number of prefetches hitting in a MSHR (Count)
board.processor.cores.l1i.prefetcher.pfHitInWB            0                       # number of prefetches hit in the Write Buffer (Count)
board.processor.cores.l1i.prefetcher.pfLate            0                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
board.processor.cores.l1i.prefetcher.pfIdentified            0                       # number of prefetch candidates identified (Count)
board.processor.cores.l1i.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue (Count)
board.processor.cores.l1i.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
board.processor.cores.l1i.prefetcher.pfRemovedDemand            0                       # number of prefetches dropped due to a demand for the same address (Count)
board.processor.cores.l1i.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
board.processor.cores.l1i.prefetcher.pfSpanPage            0                       # number of prefetches that crossed the page (Count)
board.processor.cores.l1i.prefetcher.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
board.processor.cores.l1i.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED   4016479000                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores.l1i.tags.tagsInUse   127.801698                       # Average ticks per tags in use ((Tick/Count))
board.processor.cores.l1i.tags.totalRefs      1380424                       # Total number of references to valid blocks. (Count)
board.processor.cores.l1i.tags.sampledRefs        36897                       # Sample count of references to valid blocks. (Count)
board.processor.cores.l1i.tags.avgRefs      37.412906                       # Average number of references to valid blocks. ((Count/Count))
board.processor.cores.l1i.tags.warmupTick        79000                       # The tick when the warmup percentage was hit. (Tick)
board.processor.cores.l1i.tags.occupancies::processor.cores.core.inst   127.801698                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.processor.cores.l1i.tags.avgOccs::processor.cores.core.inst     0.998451                       # Average percentage of cache occupancy ((Ratio/Tick))
board.processor.cores.l1i.tags.avgOccs::total     0.998451                       # Average percentage of cache occupancy ((Ratio/Tick))
board.processor.cores.l1i.tags.occupanciesTaskId::1024          128                       # Occupied blocks per task id (Count)
board.processor.cores.l1i.tags.ageTaskId_1024::0           99                       # Occupied blocks per task id, per block age (Count)
board.processor.cores.l1i.tags.ageTaskId_1024::3           29                       # Occupied blocks per task id, per block age (Count)
board.processor.cores.l1i.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.processor.cores.l1i.tags.tagAccesses      1418110                       # Number of tag accesses (Count)
board.processor.cores.l1i.tags.dataAccesses      1418110                       # Number of data accesses (Count)
board.processor.cores.l1i.tags.power_state.pwrStateResidencyTicks::UNDEFINED   4016479000                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores.l2.demandHits::processor.cores.core.inst        35941                       # number of demand (read+write) hits (Count)
board.processor.cores.l2.demandHits::processor.cores.core.data       134540                       # number of demand (read+write) hits (Count)
board.processor.cores.l2.demandHits::processor.cores.l1d.prefetcher       214273                       # number of demand (read+write) hits (Count)
board.processor.cores.l2.demandHits::total       384754                       # number of demand (read+write) hits (Count)
board.processor.cores.l2.overallHits::processor.cores.core.inst        35941                       # number of overall hits (Count)
board.processor.cores.l2.overallHits::processor.cores.core.data       134540                       # number of overall hits (Count)
board.processor.cores.l2.overallHits::processor.cores.l1d.prefetcher       214273                       # number of overall hits (Count)
board.processor.cores.l2.overallHits::total       384754                       # number of overall hits (Count)
board.processor.cores.l2.demandMisses::processor.cores.core.inst          957                       # number of demand (read+write) misses (Count)
board.processor.cores.l2.demandMisses::processor.cores.core.data        16430                       # number of demand (read+write) misses (Count)
board.processor.cores.l2.demandMisses::processor.cores.l1d.prefetcher        30814                       # number of demand (read+write) misses (Count)
board.processor.cores.l2.demandMisses::total        48201                       # number of demand (read+write) misses (Count)
board.processor.cores.l2.overallMisses::processor.cores.core.inst          957                       # number of overall misses (Count)
board.processor.cores.l2.overallMisses::processor.cores.core.data        16430                       # number of overall misses (Count)
board.processor.cores.l2.overallMisses::processor.cores.l1d.prefetcher        30814                       # number of overall misses (Count)
board.processor.cores.l2.overallMisses::total        48201                       # number of overall misses (Count)
board.processor.cores.l2.demandMissLatency::processor.cores.core.inst     69207000                       # number of demand (read+write) miss ticks (Tick)
board.processor.cores.l2.demandMissLatency::processor.cores.core.data   1039048000                       # number of demand (read+write) miss ticks (Tick)
board.processor.cores.l2.demandMissLatency::processor.cores.l1d.prefetcher   2237532922                       # number of demand (read+write) miss ticks (Tick)
board.processor.cores.l2.demandMissLatency::total   3345787922                       # number of demand (read+write) miss ticks (Tick)
board.processor.cores.l2.overallMissLatency::processor.cores.core.inst     69207000                       # number of overall miss ticks (Tick)
board.processor.cores.l2.overallMissLatency::processor.cores.core.data   1039048000                       # number of overall miss ticks (Tick)
board.processor.cores.l2.overallMissLatency::processor.cores.l1d.prefetcher   2237532922                       # number of overall miss ticks (Tick)
board.processor.cores.l2.overallMissLatency::total   3345787922                       # number of overall miss ticks (Tick)
board.processor.cores.l2.demandAccesses::processor.cores.core.inst        36898                       # number of demand (read+write) accesses (Count)
board.processor.cores.l2.demandAccesses::processor.cores.core.data       150970                       # number of demand (read+write) accesses (Count)
board.processor.cores.l2.demandAccesses::processor.cores.l1d.prefetcher       245087                       # number of demand (read+write) accesses (Count)
board.processor.cores.l2.demandAccesses::total       432955                       # number of demand (read+write) accesses (Count)
board.processor.cores.l2.overallAccesses::processor.cores.core.inst        36898                       # number of overall (read+write) accesses (Count)
board.processor.cores.l2.overallAccesses::processor.cores.core.data       150970                       # number of overall (read+write) accesses (Count)
board.processor.cores.l2.overallAccesses::processor.cores.l1d.prefetcher       245087                       # number of overall (read+write) accesses (Count)
board.processor.cores.l2.overallAccesses::total       432955                       # number of overall (read+write) accesses (Count)
board.processor.cores.l2.demandMissRate::processor.cores.core.inst     0.025936                       # miss rate for demand accesses (Ratio)
board.processor.cores.l2.demandMissRate::processor.cores.core.data     0.108830                       # miss rate for demand accesses (Ratio)
board.processor.cores.l2.demandMissRate::processor.cores.l1d.prefetcher     0.125727                       # miss rate for demand accesses (Ratio)
board.processor.cores.l2.demandMissRate::total     0.111330                       # miss rate for demand accesses (Ratio)
board.processor.cores.l2.overallMissRate::processor.cores.core.inst     0.025936                       # miss rate for overall accesses (Ratio)
board.processor.cores.l2.overallMissRate::processor.cores.core.data     0.108830                       # miss rate for overall accesses (Ratio)
board.processor.cores.l2.overallMissRate::processor.cores.l1d.prefetcher     0.125727                       # miss rate for overall accesses (Ratio)
board.processor.cores.l2.overallMissRate::total     0.111330                       # miss rate for overall accesses (Ratio)
board.processor.cores.l2.demandAvgMissLatency::processor.cores.core.inst 72316.614420                       # average overall miss latency in ticks ((Tick/Count))
board.processor.cores.l2.demandAvgMissLatency::processor.cores.core.data 63240.900791                       # average overall miss latency in ticks ((Tick/Count))
board.processor.cores.l2.demandAvgMissLatency::processor.cores.l1d.prefetcher 72614.166353                       # average overall miss latency in ticks ((Tick/Count))
board.processor.cores.l2.demandAvgMissLatency::total 69413.247070                       # average overall miss latency in ticks ((Tick/Count))
board.processor.cores.l2.overallAvgMissLatency::processor.cores.core.inst 72316.614420                       # average overall miss latency ((Tick/Count))
board.processor.cores.l2.overallAvgMissLatency::processor.cores.core.data 63240.900791                       # average overall miss latency ((Tick/Count))
board.processor.cores.l2.overallAvgMissLatency::processor.cores.l1d.prefetcher 72614.166353                       # average overall miss latency ((Tick/Count))
board.processor.cores.l2.overallAvgMissLatency::total 69413.247070                       # average overall miss latency ((Tick/Count))
board.processor.cores.l2.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.processor.cores.l2.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.processor.cores.l2.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.processor.cores.l2.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.processor.cores.l2.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.processor.cores.l2.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.processor.cores.l2.writebacks::writebacks         4023                       # number of writebacks (Count)
board.processor.cores.l2.writebacks::total         4023                       # number of writebacks (Count)
board.processor.cores.l2.demandMshrHits::processor.cores.l1d.prefetcher         1019                       # number of demand (read+write) MSHR hits (Count)
board.processor.cores.l2.demandMshrHits::total         1019                       # number of demand (read+write) MSHR hits (Count)
board.processor.cores.l2.overallMshrHits::processor.cores.l1d.prefetcher         1019                       # number of overall MSHR hits (Count)
board.processor.cores.l2.overallMshrHits::total         1019                       # number of overall MSHR hits (Count)
board.processor.cores.l2.demandMshrMisses::processor.cores.core.inst          957                       # number of demand (read+write) MSHR misses (Count)
board.processor.cores.l2.demandMshrMisses::processor.cores.core.data        16430                       # number of demand (read+write) MSHR misses (Count)
board.processor.cores.l2.demandMshrMisses::processor.cores.l1d.prefetcher        29795                       # number of demand (read+write) MSHR misses (Count)
board.processor.cores.l2.demandMshrMisses::total        47182                       # number of demand (read+write) MSHR misses (Count)
board.processor.cores.l2.overallMshrMisses::processor.cores.core.inst          957                       # number of overall MSHR misses (Count)
board.processor.cores.l2.overallMshrMisses::processor.cores.core.data        16430                       # number of overall MSHR misses (Count)
board.processor.cores.l2.overallMshrMisses::processor.cores.l1d.prefetcher        29795                       # number of overall MSHR misses (Count)
board.processor.cores.l2.overallMshrMisses::processor.cores.l2.prefetcher         5180                       # number of overall MSHR misses (Count)
board.processor.cores.l2.overallMshrMisses::total        52362                       # number of overall MSHR misses (Count)
board.processor.cores.l2.demandMshrMissLatency::processor.cores.core.inst     68251000                       # number of demand (read+write) MSHR miss ticks (Tick)
board.processor.cores.l2.demandMshrMissLatency::processor.cores.core.data   1022618000                       # number of demand (read+write) MSHR miss ticks (Tick)
board.processor.cores.l2.demandMshrMissLatency::processor.cores.l1d.prefetcher   2163768943                       # number of demand (read+write) MSHR miss ticks (Tick)
board.processor.cores.l2.demandMshrMissLatency::total   3254637943                       # number of demand (read+write) MSHR miss ticks (Tick)
board.processor.cores.l2.overallMshrMissLatency::processor.cores.core.inst     68251000                       # number of overall MSHR miss ticks (Tick)
board.processor.cores.l2.overallMshrMissLatency::processor.cores.core.data   1022618000                       # number of overall MSHR miss ticks (Tick)
board.processor.cores.l2.overallMshrMissLatency::processor.cores.l1d.prefetcher   2163768943                       # number of overall MSHR miss ticks (Tick)
board.processor.cores.l2.overallMshrMissLatency::processor.cores.l2.prefetcher    120678168                       # number of overall MSHR miss ticks (Tick)
board.processor.cores.l2.overallMshrMissLatency::total   3375316111                       # number of overall MSHR miss ticks (Tick)
board.processor.cores.l2.demandMshrMissRate::processor.cores.core.inst     0.025936                       # mshr miss ratio for demand accesses (Ratio)
board.processor.cores.l2.demandMshrMissRate::processor.cores.core.data     0.108830                       # mshr miss ratio for demand accesses (Ratio)
board.processor.cores.l2.demandMshrMissRate::processor.cores.l1d.prefetcher     0.121569                       # mshr miss ratio for demand accesses (Ratio)
board.processor.cores.l2.demandMshrMissRate::total     0.108977                       # mshr miss ratio for demand accesses (Ratio)
board.processor.cores.l2.overallMshrMissRate::processor.cores.core.inst     0.025936                       # mshr miss ratio for overall accesses (Ratio)
board.processor.cores.l2.overallMshrMissRate::processor.cores.core.data     0.108830                       # mshr miss ratio for overall accesses (Ratio)
board.processor.cores.l2.overallMshrMissRate::processor.cores.l1d.prefetcher     0.121569                       # mshr miss ratio for overall accesses (Ratio)
board.processor.cores.l2.overallMshrMissRate::processor.cores.l2.prefetcher          inf                       # mshr miss ratio for overall accesses (Ratio)
board.processor.cores.l2.overallMshrMissRate::total     0.120941                       # mshr miss ratio for overall accesses (Ratio)
board.processor.cores.l2.demandAvgMshrMissLatency::processor.cores.core.inst 71317.659352                       # average overall mshr miss latency ((Tick/Count))
board.processor.cores.l2.demandAvgMshrMissLatency::processor.cores.core.data 62240.900791                       # average overall mshr miss latency ((Tick/Count))
board.processor.cores.l2.demandAvgMshrMissLatency::processor.cores.l1d.prefetcher 72621.880953                       # average overall mshr miss latency ((Tick/Count))
board.processor.cores.l2.demandAvgMshrMissLatency::total 68980.499830                       # average overall mshr miss latency ((Tick/Count))
board.processor.cores.l2.overallAvgMshrMissLatency::processor.cores.core.inst 71317.659352                       # average overall mshr miss latency ((Tick/Count))
board.processor.cores.l2.overallAvgMshrMissLatency::processor.cores.core.data 62240.900791                       # average overall mshr miss latency ((Tick/Count))
board.processor.cores.l2.overallAvgMshrMissLatency::processor.cores.l1d.prefetcher 72621.880953                       # average overall mshr miss latency ((Tick/Count))
board.processor.cores.l2.overallAvgMshrMissLatency::processor.cores.l2.prefetcher 23296.943629                       # average overall mshr miss latency ((Tick/Count))
board.processor.cores.l2.overallAvgMshrMissLatency::total 64461.176254                       # average overall mshr miss latency ((Tick/Count))
board.processor.cores.l2.replacements           64575                       # number of replacements (Count)
board.processor.cores.l2.CleanEvict.mshrMisses::writebacks        27471                       # number of CleanEvict MSHR misses (Count)
board.processor.cores.l2.CleanEvict.mshrMisses::total        27471                       # number of CleanEvict MSHR misses (Count)
board.processor.cores.l2.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
board.processor.cores.l2.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
board.processor.cores.l2.HardPFReq.mshrMisses::processor.cores.l2.prefetcher         5180                       # number of HardPFReq MSHR misses (Count)
board.processor.cores.l2.HardPFReq.mshrMisses::total         5180                       # number of HardPFReq MSHR misses (Count)
board.processor.cores.l2.HardPFReq.mshrMissLatency::processor.cores.l2.prefetcher    120678168                       # number of HardPFReq MSHR miss ticks (Tick)
board.processor.cores.l2.HardPFReq.mshrMissLatency::total    120678168                       # number of HardPFReq MSHR miss ticks (Tick)
board.processor.cores.l2.HardPFReq.mshrMissRate::processor.cores.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
board.processor.cores.l2.HardPFReq.mshrMissRate::total          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
board.processor.cores.l2.HardPFReq.avgMshrMissLatency::processor.cores.l2.prefetcher 23296.943629                       # average HardPFReq mshr miss latency ((Tick/Count))
board.processor.cores.l2.HardPFReq.avgMshrMissLatency::total 23296.943629                       # average HardPFReq mshr miss latency ((Tick/Count))
board.processor.cores.l2.InvalidateReq.hits::processor.cores.core.data          126                       # number of InvalidateReq hits (Count)
board.processor.cores.l2.InvalidateReq.hits::total          126                       # number of InvalidateReq hits (Count)
board.processor.cores.l2.InvalidateReq.misses::processor.cores.core.data           25                       # number of InvalidateReq misses (Count)
board.processor.cores.l2.InvalidateReq.misses::total           25                       # number of InvalidateReq misses (Count)
board.processor.cores.l2.InvalidateReq.missLatency::processor.cores.core.data        14000                       # number of InvalidateReq miss ticks (Tick)
board.processor.cores.l2.InvalidateReq.missLatency::total        14000                       # number of InvalidateReq miss ticks (Tick)
board.processor.cores.l2.InvalidateReq.accesses::processor.cores.core.data          151                       # number of InvalidateReq accesses(hits+misses) (Count)
board.processor.cores.l2.InvalidateReq.accesses::total          151                       # number of InvalidateReq accesses(hits+misses) (Count)
board.processor.cores.l2.InvalidateReq.missRate::processor.cores.core.data     0.165563                       # miss rate for InvalidateReq accesses (Ratio)
board.processor.cores.l2.InvalidateReq.missRate::total     0.165563                       # miss rate for InvalidateReq accesses (Ratio)
board.processor.cores.l2.InvalidateReq.avgMissLatency::processor.cores.core.data          560                       # average InvalidateReq miss latency ((Tick/Count))
board.processor.cores.l2.InvalidateReq.avgMissLatency::total          560                       # average InvalidateReq miss latency ((Tick/Count))
board.processor.cores.l2.InvalidateReq.mshrHits::processor.cores.core.data            1                       # number of InvalidateReq MSHR hits (Count)
board.processor.cores.l2.InvalidateReq.mshrHits::total            1                       # number of InvalidateReq MSHR hits (Count)
board.processor.cores.l2.InvalidateReq.mshrMisses::processor.cores.core.data           24                       # number of InvalidateReq MSHR misses (Count)
board.processor.cores.l2.InvalidateReq.mshrMisses::total           24                       # number of InvalidateReq MSHR misses (Count)
board.processor.cores.l2.InvalidateReq.mshrMissLatency::processor.cores.core.data       460000                       # number of InvalidateReq MSHR miss ticks (Tick)
board.processor.cores.l2.InvalidateReq.mshrMissLatency::total       460000                       # number of InvalidateReq MSHR miss ticks (Tick)
board.processor.cores.l2.InvalidateReq.mshrMissRate::processor.cores.core.data     0.158940                       # mshr miss rate for InvalidateReq accesses (Ratio)
board.processor.cores.l2.InvalidateReq.mshrMissRate::total     0.158940                       # mshr miss rate for InvalidateReq accesses (Ratio)
board.processor.cores.l2.InvalidateReq.avgMshrMissLatency::processor.cores.core.data 19166.666667                       # average InvalidateReq mshr miss latency ((Tick/Count))
board.processor.cores.l2.InvalidateReq.avgMshrMissLatency::total 19166.666667                       # average InvalidateReq mshr miss latency ((Tick/Count))
board.processor.cores.l2.ReadExReq.hits::processor.cores.core.data        36325                       # number of ReadExReq hits (Count)
board.processor.cores.l2.ReadExReq.hits::total        36325                       # number of ReadExReq hits (Count)
board.processor.cores.l2.ReadExReq.misses::processor.cores.core.data         3452                       # number of ReadExReq misses (Count)
board.processor.cores.l2.ReadExReq.misses::total         3452                       # number of ReadExReq misses (Count)
board.processor.cores.l2.ReadExReq.missLatency::processor.cores.core.data    197432000                       # number of ReadExReq miss ticks (Tick)
board.processor.cores.l2.ReadExReq.missLatency::total    197432000                       # number of ReadExReq miss ticks (Tick)
board.processor.cores.l2.ReadExReq.accesses::processor.cores.core.data        39777                       # number of ReadExReq accesses(hits+misses) (Count)
board.processor.cores.l2.ReadExReq.accesses::total        39777                       # number of ReadExReq accesses(hits+misses) (Count)
board.processor.cores.l2.ReadExReq.missRate::processor.cores.core.data     0.086784                       # miss rate for ReadExReq accesses (Ratio)
board.processor.cores.l2.ReadExReq.missRate::total     0.086784                       # miss rate for ReadExReq accesses (Ratio)
board.processor.cores.l2.ReadExReq.avgMissLatency::processor.cores.core.data 57193.511008                       # average ReadExReq miss latency ((Tick/Count))
board.processor.cores.l2.ReadExReq.avgMissLatency::total 57193.511008                       # average ReadExReq miss latency ((Tick/Count))
board.processor.cores.l2.ReadExReq.mshrMisses::processor.cores.core.data         3452                       # number of ReadExReq MSHR misses (Count)
board.processor.cores.l2.ReadExReq.mshrMisses::total         3452                       # number of ReadExReq MSHR misses (Count)
board.processor.cores.l2.ReadExReq.mshrMissLatency::processor.cores.core.data    193980000                       # number of ReadExReq MSHR miss ticks (Tick)
board.processor.cores.l2.ReadExReq.mshrMissLatency::total    193980000                       # number of ReadExReq MSHR miss ticks (Tick)
board.processor.cores.l2.ReadExReq.mshrMissRate::processor.cores.core.data     0.086784                       # mshr miss rate for ReadExReq accesses (Ratio)
board.processor.cores.l2.ReadExReq.mshrMissRate::total     0.086784                       # mshr miss rate for ReadExReq accesses (Ratio)
board.processor.cores.l2.ReadExReq.avgMshrMissLatency::processor.cores.core.data 56193.511008                       # average ReadExReq mshr miss latency ((Tick/Count))
board.processor.cores.l2.ReadExReq.avgMshrMissLatency::total 56193.511008                       # average ReadExReq mshr miss latency ((Tick/Count))
board.processor.cores.l2.ReadSharedReq.hits::processor.cores.core.inst        35941                       # number of ReadSharedReq hits (Count)
board.processor.cores.l2.ReadSharedReq.hits::processor.cores.core.data        98215                       # number of ReadSharedReq hits (Count)
board.processor.cores.l2.ReadSharedReq.hits::processor.cores.l1d.prefetcher       214273                       # number of ReadSharedReq hits (Count)
board.processor.cores.l2.ReadSharedReq.hits::total       348429                       # number of ReadSharedReq hits (Count)
board.processor.cores.l2.ReadSharedReq.misses::processor.cores.core.inst          957                       # number of ReadSharedReq misses (Count)
board.processor.cores.l2.ReadSharedReq.misses::processor.cores.core.data        12978                       # number of ReadSharedReq misses (Count)
board.processor.cores.l2.ReadSharedReq.misses::processor.cores.l1d.prefetcher        30814                       # number of ReadSharedReq misses (Count)
board.processor.cores.l2.ReadSharedReq.misses::total        44749                       # number of ReadSharedReq misses (Count)
board.processor.cores.l2.ReadSharedReq.missLatency::processor.cores.core.inst     69207000                       # number of ReadSharedReq miss ticks (Tick)
board.processor.cores.l2.ReadSharedReq.missLatency::processor.cores.core.data    841616000                       # number of ReadSharedReq miss ticks (Tick)
board.processor.cores.l2.ReadSharedReq.missLatency::processor.cores.l1d.prefetcher   2237532922                       # number of ReadSharedReq miss ticks (Tick)
board.processor.cores.l2.ReadSharedReq.missLatency::total   3148355922                       # number of ReadSharedReq miss ticks (Tick)
board.processor.cores.l2.ReadSharedReq.accesses::processor.cores.core.inst        36898                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.processor.cores.l2.ReadSharedReq.accesses::processor.cores.core.data       111193                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.processor.cores.l2.ReadSharedReq.accesses::processor.cores.l1d.prefetcher       245087                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.processor.cores.l2.ReadSharedReq.accesses::total       393178                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.processor.cores.l2.ReadSharedReq.missRate::processor.cores.core.inst     0.025936                       # miss rate for ReadSharedReq accesses (Ratio)
board.processor.cores.l2.ReadSharedReq.missRate::processor.cores.core.data     0.116716                       # miss rate for ReadSharedReq accesses (Ratio)
board.processor.cores.l2.ReadSharedReq.missRate::processor.cores.l1d.prefetcher     0.125727                       # miss rate for ReadSharedReq accesses (Ratio)
board.processor.cores.l2.ReadSharedReq.missRate::total     0.113814                       # miss rate for ReadSharedReq accesses (Ratio)
board.processor.cores.l2.ReadSharedReq.avgMissLatency::processor.cores.core.inst 72316.614420                       # average ReadSharedReq miss latency ((Tick/Count))
board.processor.cores.l2.ReadSharedReq.avgMissLatency::processor.cores.core.data 64849.437510                       # average ReadSharedReq miss latency ((Tick/Count))
board.processor.cores.l2.ReadSharedReq.avgMissLatency::processor.cores.l1d.prefetcher 72614.166353                       # average ReadSharedReq miss latency ((Tick/Count))
board.processor.cores.l2.ReadSharedReq.avgMissLatency::total 70355.894478                       # average ReadSharedReq miss latency ((Tick/Count))
board.processor.cores.l2.ReadSharedReq.mshrHits::processor.cores.l1d.prefetcher         1019                       # number of ReadSharedReq MSHR hits (Count)
board.processor.cores.l2.ReadSharedReq.mshrHits::total         1019                       # number of ReadSharedReq MSHR hits (Count)
board.processor.cores.l2.ReadSharedReq.mshrMisses::processor.cores.core.inst          957                       # number of ReadSharedReq MSHR misses (Count)
board.processor.cores.l2.ReadSharedReq.mshrMisses::processor.cores.core.data        12978                       # number of ReadSharedReq MSHR misses (Count)
board.processor.cores.l2.ReadSharedReq.mshrMisses::processor.cores.l1d.prefetcher        29795                       # number of ReadSharedReq MSHR misses (Count)
board.processor.cores.l2.ReadSharedReq.mshrMisses::total        43730                       # number of ReadSharedReq MSHR misses (Count)
board.processor.cores.l2.ReadSharedReq.mshrMissLatency::processor.cores.core.inst     68251000                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.processor.cores.l2.ReadSharedReq.mshrMissLatency::processor.cores.core.data    828638000                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.processor.cores.l2.ReadSharedReq.mshrMissLatency::processor.cores.l1d.prefetcher   2163768943                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.processor.cores.l2.ReadSharedReq.mshrMissLatency::total   3060657943                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.processor.cores.l2.ReadSharedReq.mshrMissRate::processor.cores.core.inst     0.025936                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.processor.cores.l2.ReadSharedReq.mshrMissRate::processor.cores.core.data     0.116716                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.processor.cores.l2.ReadSharedReq.mshrMissRate::processor.cores.l1d.prefetcher     0.121569                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.processor.cores.l2.ReadSharedReq.mshrMissRate::total     0.111222                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.processor.cores.l2.ReadSharedReq.avgMshrMissLatency::processor.cores.core.inst 71317.659352                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.processor.cores.l2.ReadSharedReq.avgMshrMissLatency::processor.cores.core.data 63849.437510                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.processor.cores.l2.ReadSharedReq.avgMshrMissLatency::processor.cores.l1d.prefetcher 72621.880953                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.processor.cores.l2.ReadSharedReq.avgMshrMissLatency::total 69989.891219                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.processor.cores.l2.WritebackClean.hits::writebacks        36769                       # number of WritebackClean hits (Count)
board.processor.cores.l2.WritebackClean.hits::total        36769                       # number of WritebackClean hits (Count)
board.processor.cores.l2.WritebackClean.accesses::writebacks        36769                       # number of WritebackClean accesses(hits+misses) (Count)
board.processor.cores.l2.WritebackClean.accesses::total        36769                       # number of WritebackClean accesses(hits+misses) (Count)
board.processor.cores.l2.WritebackDirty.hits::writebacks       253753                       # number of WritebackDirty hits (Count)
board.processor.cores.l2.WritebackDirty.hits::total       253753                       # number of WritebackDirty hits (Count)
board.processor.cores.l2.WritebackDirty.accesses::writebacks       253753                       # number of WritebackDirty accesses(hits+misses) (Count)
board.processor.cores.l2.WritebackDirty.accesses::total       253753                       # number of WritebackDirty accesses(hits+misses) (Count)
board.processor.cores.l2.power_state.pwrStateResidencyTicks::UNDEFINED   4016479000                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores.l2.prefetcher.demandMshrMisses        47182                       # demands not covered by prefetchs (Count)
board.processor.cores.l2.prefetcher.pfIssued        16193                       # number of hwpf issued (Count)
board.processor.cores.l2.prefetcher.pfUnused          512                       # number of HardPF blocks evicted w/o reference (Count)
board.processor.cores.l2.prefetcher.pfUseful          817                       # number of useful prefetch (Count)
board.processor.cores.l2.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
board.processor.cores.l2.prefetcher.accuracy     0.050454                       # accuracy of the prefetcher (Count)
board.processor.cores.l2.prefetcher.coverage     0.017021                       # coverage brought by this prefetcher (Count)
board.processor.cores.l2.prefetcher.pfHitInCache        10356                       # number of prefetches hitting in cache (Count)
board.processor.cores.l2.prefetcher.pfHitInMSHR          274                       # number of prefetches hitting in a MSHR (Count)
board.processor.cores.l2.prefetcher.pfHitInWB          383                       # number of prefetches hit in the Write Buffer (Count)
board.processor.cores.l2.prefetcher.pfLate        11013                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
board.processor.cores.l2.prefetcher.pfIdentified        20672                       # number of prefetch candidates identified (Count)
board.processor.cores.l2.prefetcher.pfBufferHit         2743                       # number of redundant prefetches already in prefetch queue (Count)
board.processor.cores.l2.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
board.processor.cores.l2.prefetcher.pfRemovedDemand          634                       # number of prefetches dropped due to a demand for the same address (Count)
board.processor.cores.l2.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
board.processor.cores.l2.prefetcher.pfSpanPage          944                       # number of prefetches that crossed the page (Count)
board.processor.cores.l2.prefetcher.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
board.processor.cores.l2.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED   4016479000                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores.l2.tags.tagsInUse    979.640106                       # Average ticks per tags in use ((Tick/Count))
board.processor.cores.l2.tags.totalRefs        839793                       # Total number of references to valid blocks. (Count)
board.processor.cores.l2.tags.sampledRefs        65726                       # Sample count of references to valid blocks. (Count)
board.processor.cores.l2.tags.avgRefs       12.777181                       # Average number of references to valid blocks. ((Count/Count))
board.processor.cores.l2.tags.warmupTick        77000                       # The tick when the warmup percentage was hit. (Tick)
board.processor.cores.l2.tags.occupancies::writebacks   386.209902                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.processor.cores.l2.tags.occupancies::processor.cores.core.inst    45.467848                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.processor.cores.l2.tags.occupancies::processor.cores.core.data   124.103058                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.processor.cores.l2.tags.occupancies::processor.cores.l1d.prefetcher   222.439712                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.processor.cores.l2.tags.occupancies::processor.cores.l2.prefetcher   201.419586                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.processor.cores.l2.tags.avgOccs::writebacks     0.377158                       # Average percentage of cache occupancy ((Ratio/Tick))
board.processor.cores.l2.tags.avgOccs::processor.cores.core.inst     0.044402                       # Average percentage of cache occupancy ((Ratio/Tick))
board.processor.cores.l2.tags.avgOccs::processor.cores.core.data     0.121194                       # Average percentage of cache occupancy ((Ratio/Tick))
board.processor.cores.l2.tags.avgOccs::processor.cores.l1d.prefetcher     0.217226                       # Average percentage of cache occupancy ((Ratio/Tick))
board.processor.cores.l2.tags.avgOccs::processor.cores.l2.prefetcher     0.196699                       # Average percentage of cache occupancy ((Ratio/Tick))
board.processor.cores.l2.tags.avgOccs::total     0.956680                       # Average percentage of cache occupancy ((Ratio/Tick))
board.processor.cores.l2.tags.occupanciesTaskId::1022          365                       # Occupied blocks per task id (Count)
board.processor.cores.l2.tags.occupanciesTaskId::1024          659                       # Occupied blocks per task id (Count)
board.processor.cores.l2.tags.ageTaskId_1022::0           11                       # Occupied blocks per task id, per block age (Count)
board.processor.cores.l2.tags.ageTaskId_1022::1            6                       # Occupied blocks per task id, per block age (Count)
board.processor.cores.l2.tags.ageTaskId_1022::2            1                       # Occupied blocks per task id, per block age (Count)
board.processor.cores.l2.tags.ageTaskId_1022::3          347                       # Occupied blocks per task id, per block age (Count)
board.processor.cores.l2.tags.ageTaskId_1024::0          277                       # Occupied blocks per task id, per block age (Count)
board.processor.cores.l2.tags.ageTaskId_1024::1           16                       # Occupied blocks per task id, per block age (Count)
board.processor.cores.l2.tags.ageTaskId_1024::2          104                       # Occupied blocks per task id, per block age (Count)
board.processor.cores.l2.tags.ageTaskId_1024::3          262                       # Occupied blocks per task id, per block age (Count)
board.processor.cores.l2.tags.ratioOccsTaskId::1022     0.356445                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.processor.cores.l2.tags.ratioOccsTaskId::1024     0.643555                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.processor.cores.l2.tags.tagAccesses       931680                       # Number of tag accesses (Count)
board.processor.cores.l2.tags.dataAccesses       931680                       # Number of data accesses (Count)
board.processor.cores.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   4016479000                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores.l2_bus.transDist::ReadResp       393177                       # Transaction distribution (Count)
board.processor.cores.l2_bus.transDist::WritebackDirty       257776                       # Transaction distribution (Count)
board.processor.cores.l2_bus.transDist::WritebackClean        36769                       # Transaction distribution (Count)
board.processor.cores.l2_bus.transDist::CleanEvict       202879                       # Transaction distribution (Count)
board.processor.cores.l2_bus.transDist::HardPFReq         6545                       # Transaction distribution (Count)
board.processor.cores.l2_bus.transDist::ReadExReq        39777                       # Transaction distribution (Count)
board.processor.cores.l2_bus.transDist::ReadExResp        39777                       # Transaction distribution (Count)
board.processor.cores.l2_bus.transDist::ReadSharedReq       393178                       # Transaction distribution (Count)
board.processor.cores.l2_bus.transDist::InvalidateReq          151                       # Transaction distribution (Count)
board.processor.cores.l2_bus.transDist::InvalidateResp          151                       # Transaction distribution (Count)
board.processor.cores.l2_bus.pktCount_board.processor.cores.l1i.mem_side_port::board.processor.cores.l2.cpu_side_port       110564                       # Packet count per connected requestor and responder (Count)
board.processor.cores.l2_bus.pktCount_board.processor.cores.l1d.mem_side_port::board.processor.cores.l2.cpu_side_port      1188496                       # Packet count per connected requestor and responder (Count)
board.processor.cores.l2_bus.pktCount::total      1299060                       # Packet count per connected requestor and responder (Count)
board.processor.cores.l2_bus.pktSize_board.processor.cores.l1i.mem_side_port::board.processor.cores.l2.cpu_side_port      2357312                       # Cumulative packet size per connected requestor and responder (Byte)
board.processor.cores.l2_bus.pktSize_board.processor.cores.l1d.mem_side_port::board.processor.cores.l2.cpu_side_port     20793920                       # Cumulative packet size per connected requestor and responder (Byte)
board.processor.cores.l2_bus.pktSize::total     23151232                       # Cumulative packet size per connected requestor and responder (Byte)
board.processor.cores.l2_bus.snoops             71120                       # Total snoops (Count)
board.processor.cores.l2_bus.snoopTraffic       128736                       # Total snoop traffic (Byte)
board.processor.cores.l2_bus.snoopFanout::samples       504226                       # Request fanout histogram (Count)
board.processor.cores.l2_bus.snoopFanout::mean     0.092468                       # Request fanout histogram (Count)
board.processor.cores.l2_bus.snoopFanout::stdev     0.289686                       # Request fanout histogram (Count)
board.processor.cores.l2_bus.snoopFanout::underflows            0      0.00%      0.00% # Request fanout histogram (Count)
board.processor.cores.l2_bus.snoopFanout::0       457601     90.75%     90.75% # Request fanout histogram (Count)
board.processor.cores.l2_bus.snoopFanout::1        46625      9.25%    100.00% # Request fanout histogram (Count)
board.processor.cores.l2_bus.snoopFanout::2            0      0.00%    100.00% # Request fanout histogram (Count)
board.processor.cores.l2_bus.snoopFanout::overflows            0      0.00%    100.00% # Request fanout histogram (Count)
board.processor.cores.l2_bus.snoopFanout::min_value            0                       # Request fanout histogram (Count)
board.processor.cores.l2_bus.snoopFanout::max_value            1                       # Request fanout histogram (Count)
board.processor.cores.l2_bus.snoopFanout::total       504226                       # Request fanout histogram (Count)
board.processor.cores.l2_bus.power_state.pwrStateResidencyTicks::UNDEFINED   4016479000                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores.l2_bus.reqLayer0.occupancy   1171749176                       # Layer occupancy (ticks) (Tick)
board.processor.cores.l2_bus.reqLayer0.utilization          0.3                       # Layer utilization (Ratio)
board.processor.cores.l2_bus.respLayer0.occupancy     74327466                       # Layer occupancy (ticks) (Tick)
board.processor.cores.l2_bus.respLayer0.utilization          0.0                       # Layer utilization (Ratio)
board.processor.cores.l2_bus.respLayer1.occupancy    792772492                       # Layer occupancy (ticks) (Tick)
board.processor.cores.l2_bus.respLayer1.utilization          0.2                       # Layer utilization (Ratio)
board.processor.cores.l2_bus.snoop_filter.totRequests       865955                       # Total number of requests made to the snoop filter. (Count)
board.processor.cores.l2_bus.snoop_filter.hitSingleRequests       432849                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
board.processor.cores.l2_bus.snoop_filter.hitMultiRequests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
board.processor.cores.l2_bus.snoop_filter.totSnoops        46624                       # Total number of snoops made to the snoop filter. (Count)
board.processor.cores.l2_bus.snoop_filter.hitSingleSnoops        46624                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
board.processor.cores.l2_bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
board.processor.cores.mmu_bus.snoops                0                       # Total snoops (Count)
board.processor.cores.mmu_bus.snoopTraffic            0                       # Total snoop traffic (Byte)
board.processor.cores.mmu_bus.snoopFanout::samples            0                       # Request fanout histogram (Count)
board.processor.cores.mmu_bus.snoopFanout::mean          nan                       # Request fanout histogram (Count)
board.processor.cores.mmu_bus.snoopFanout::stdev          nan                       # Request fanout histogram (Count)
board.processor.cores.mmu_bus.snoopFanout::underflows            0                       # Request fanout histogram (Count)
board.processor.cores.mmu_bus.snoopFanout::0            0                       # Request fanout histogram (Count)
board.processor.cores.mmu_bus.snoopFanout::overflows            0                       # Request fanout histogram (Count)
board.processor.cores.mmu_bus.snoopFanout::min_value            0                       # Request fanout histogram (Count)
board.processor.cores.mmu_bus.snoopFanout::max_value            0                       # Request fanout histogram (Count)
board.processor.cores.mmu_bus.snoopFanout::total            0                       # Request fanout histogram (Count)
board.processor.cores.mmu_bus.power_state.pwrStateResidencyTicks::UNDEFINED   4016479000                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores.mmu_bus.snoop_filter.totRequests            0                       # Total number of requests made to the snoop filter. (Count)
board.processor.cores.mmu_bus.snoop_filter.hitSingleRequests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
board.processor.cores.mmu_bus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
board.processor.cores.mmu_bus.snoop_filter.totSnoops            0                       # Total number of snoops made to the snoop filter. (Count)
board.processor.cores.mmu_bus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
board.processor.cores.mmu_bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
board.processor.cores.mmu_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.processor.cores.mmu_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.processor.cores.mmu_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.processor.cores.mmu_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.processor.cores.mmu_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.processor.cores.mmu_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.processor.cores.mmu_cache.replacements            0                       # number of replacements (Count)
board.processor.cores.mmu_cache.power_state.pwrStateResidencyTicks::UNDEFINED   4016479000                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.cores.mmu_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
board.processor.cores.mmu_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
board.processor.cores.mmu_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
board.processor.cores.mmu_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
board.processor.cores.mmu_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.processor.cores.mmu_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
board.processor.cores.mmu_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
board.processor.cores.mmu_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   4016479000                       # Cumulative time (in ticks) in various power states (Tick)
board.workload.inst.arm                             0                       # number of arm instructions executed (Count)
board.workload.inst.quiesce                         0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
