INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Documents/GitHub/Piano/piano.srcs/sources_1/new/clock2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Documents/GitHub/Piano/piano.srcs/sources_1/new/debounce.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debounce
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Documents/GitHub/Piano/piano.srcs/sources_1/new/debounce2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debounce2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Documents/GitHub/Piano/piano.srcs/sources_1/new/free_play.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module free_play
WARNING: [VRFC 10-2282] `include directive not isolated on its own line [C:/Users/Administrator/Documents/GitHub/Piano/piano.srcs/sources_1/new/free_play.v:31]
WARNING: [VRFC 10-2292] extra semicolon is not allowed here in this dialect. Use SystemVerilog mode [C:/Users/Administrator/Documents/GitHub/Piano/piano.srcs/sources_1/new/free_play.v:31]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Documents/GitHub/Piano/piano.srcs/sources_1/new/generate_melody.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module generate_melody
WARNING: [VRFC 10-2282] `include directive not isolated on its own line [C:/Users/Administrator/Documents/GitHub/Piano/piano.srcs/sources_1/new/generate_melody.v:32]
WARNING: [VRFC 10-2292] extra semicolon is not allowed here in this dialect. Use SystemVerilog mode [C:/Users/Administrator/Documents/GitHub/Piano/piano.srcs/sources_1/new/generate_melody.v:32]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Documents/GitHub/Piano/piano.srcs/sources_1/new/learn_mode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module learn_mode
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Documents/GitHub/Piano/piano.srcs/sources_1/new/learn_song1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module learn_song1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Documents/GitHub/Piano/piano.srcs/sources_1/new/learn_song2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module learn_song2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Documents/GitHub/Piano/piano.srcs/sources_1/new/learnmode_7seg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module learnmode_7seg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Documents/GitHub/Piano/piano.srcs/sources_1/new/tubes_display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tubes_display
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Documents/GitHub/Piano/piano.srcs/sim_1/new/learn_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module learn_tb
