#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Fri May  7 13:07:29 2021
# Process ID: 11712
# Current directory: C:/Users/juanp/Documents/USM/2021-1/ELO212 Lab.Digitales/Proyectos/sesion_3/sesion_3.runs/synth_1
# Command line: vivado.exe -log tdm_display.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source tdm_display.tcl
# Log file: C:/Users/juanp/Documents/USM/2021-1/ELO212 Lab.Digitales/Proyectos/sesion_3/sesion_3.runs/synth_1/tdm_display.vds
# Journal file: C:/Users/juanp/Documents/USM/2021-1/ELO212 Lab.Digitales/Proyectos/sesion_3/sesion_3.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source tdm_display.tcl -notrace
Command: synth_design -top tdm_display -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 5876
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1002.590 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'tdm_display' [C:/Users/juanp/Documents/USM/2021-1/ELO212 Lab.Digitales/Proyectos/sesion_3/sesion_3.srcs/sources_1/new/tdm_display.sv:10]
INFO: [Synth 8-6157] synthesizing module 'new_clock_divider' [C:/Users/juanp/Documents/USM/2021-1/ELO212 Lab.Digitales/Proyectos/sesion_3/sesion_3.srcs/sources_1/new/new_clock_divider.sv:12]
	Parameter FIn bound to: 100 - type: integer 
	Parameter FOut bound to: 5 - type: integer 
	Parameter COUNTER_MAX bound to: 10 - type: integer 
	Parameter DELAY_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'new_clock_divider' (1#1) [C:/Users/juanp/Documents/USM/2021-1/ELO212 Lab.Digitales/Proyectos/sesion_3/sesion_3.srcs/sources_1/new/new_clock_divider.sv:12]
INFO: [Synth 8-6157] synthesizing module 'new_clock_divider__parameterized0' [C:/Users/juanp/Documents/USM/2021-1/ELO212 Lab.Digitales/Proyectos/sesion_3/sesion_3.srcs/sources_1/new/new_clock_divider.sv:12]
	Parameter FIn bound to: 100 - type: integer 
	Parameter FOut bound to: 50 - type: integer 
	Parameter COUNTER_MAX bound to: 1 - type: integer 
	Parameter DELAY_WIDTH bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'new_clock_divider__parameterized0' (1#1) [C:/Users/juanp/Documents/USM/2021-1/ELO212 Lab.Digitales/Proyectos/sesion_3/sesion_3.srcs/sources_1/new/new_clock_divider.sv:12]
INFO: [Synth 8-6157] synthesizing module 'counter_nbit' [C:/Users/juanp/Documents/USM/2021-1/ELO212 Lab.Digitales/Proyectos/sesion_3/sesion_3.srcs/sources_1/new/counter_nbit.sv:10]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'counter_nbit' (2#1) [C:/Users/juanp/Documents/USM/2021-1/ELO212 Lab.Digitales/Proyectos/sesion_3/sesion_3.srcs/sources_1/new/counter_nbit.sv:10]
INFO: [Synth 8-6157] synthesizing module 'counter_nbit__parameterized0' [C:/Users/juanp/Documents/USM/2021-1/ELO212 Lab.Digitales/Proyectos/sesion_3/sesion_3.srcs/sources_1/new/counter_nbit.sv:10]
	Parameter N bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'counter_nbit__parameterized0' (2#1) [C:/Users/juanp/Documents/USM/2021-1/ELO212 Lab.Digitales/Proyectos/sesion_3/sesion_3.srcs/sources_1/new/counter_nbit.sv:10]
INFO: [Synth 8-6157] synthesizing module 'decoder_nbit' [C:/Users/juanp/Documents/USM/2021-1/ELO212 Lab.Digitales/Proyectos/sesion_3/sesion_3.srcs/sources_1/new/decoder_nbit.sv:12]
	Parameter N bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'decoder_nbit' (3#1) [C:/Users/juanp/Documents/USM/2021-1/ELO212 Lab.Digitales/Proyectos/sesion_3/sesion_3.srcs/sources_1/new/decoder_nbit.sv:12]
INFO: [Synth 8-6157] synthesizing module 'BCD_to_sevenSeg' [C:/Users/juanp/Documents/USM/2021-1/ELO212 Lab.Digitales/Proyectos/sesion_3/sesion_3.srcs/sources_1/new/BCD_to_sevenSeg.sv:10]
INFO: [Synth 8-6155] done synthesizing module 'BCD_to_sevenSeg' (4#1) [C:/Users/juanp/Documents/USM/2021-1/ELO212 Lab.Digitales/Proyectos/sesion_3/sesion_3.srcs/sources_1/new/BCD_to_sevenSeg.sv:10]
INFO: [Synth 8-6157] synthesizing module 'mux' [C:/Users/juanp/Documents/USM/2021-1/ELO212 Lab.Digitales/Proyectos/sesion_3/sesion_3.srcs/sources_1/new/mux.sv:10]
INFO: [Synth 8-6155] done synthesizing module 'mux' (5#1) [C:/Users/juanp/Documents/USM/2021-1/ELO212 Lab.Digitales/Proyectos/sesion_3/sesion_3.srcs/sources_1/new/mux.sv:10]
INFO: [Synth 8-6155] done synthesizing module 'tdm_display' (6#1) [C:/Users/juanp/Documents/USM/2021-1/ELO212 Lab.Digitales/Proyectos/sesion_3/sesion_3.srcs/sources_1/new/tdm_display.sv:10]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1002.590 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1002.590 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1002.590 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1002.590 ; gain = 0.000
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    4 Bit       Adders := 1     
	   2 Input    2 Bit       Adders := 2     
+---Registers : 
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input    7 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 1002.590 ; gain = 0.000
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 1002.590 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 1002.590 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 1002.590 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 1002.590 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 1002.590 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 1002.590 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 1002.590 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 1002.590 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     4|
|3     |LUT1   |     3|
|4     |LUT2   |     6|
|5     |LUT3   |     4|
|6     |LUT4   |    20|
|7     |LUT5   |     6|
|8     |LUT6   |    12|
|9     |MUXF7  |     7|
|10    |FDRE   |    24|
|11    |IBUF   |     2|
|12    |OBUF   |    11|
+------+-------+------+

Report Instance Areas: 
+------+----------------+----------------------------------+------+
|      |Instance        |Module                            |Cells |
+------+----------------+----------------------------------+------+
|1     |top             |                                  |   100|
|2     |  CLK_1         |new_clock_divider                 |    10|
|3     |  CLK_2         |new_clock_divider__parameterized0 |     2|
|4     |  counter_16bit |counter_nbit                      |    66|
|5     |  counter_2bit  |counter_nbit__parameterized0      |     8|
+------+----------------+----------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 1002.590 ; gain = 0.000
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 1002.590 ; gain = 0.000
Synthesis Optimization Complete : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 1002.590 ; gain = 0.000
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1002.590 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 11 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1002.590 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
28 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 1002.590 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/juanp/Documents/USM/2021-1/ELO212 Lab.Digitales/Proyectos/sesion_3/sesion_3.runs/synth_1/tdm_display.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file tdm_display_utilization_synth.rpt -pb tdm_display_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri May  7 13:07:57 2021...
