FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
/* SPDX-License-Identifier: (GPL-2.0+ OR BSD-3-Clause) */
/* bench 12034.3.0 e5ae8206beec */
/* bench 12034.3.1 34fce71276eb */
/* bench 12034.3.2 4dc6c0b3d3e3 */
/* bench 12034.3.3 c3ccf65f481d */
/* bench 12034.3.4 c49c934de7f2 */
/* bench 12034.3.5 cd405e98f54a */
/* bench 12034.3.6 af2c377d2976 */
/* bench 12034.3.7 02a3340f6b7e */
/* bench 12034.3.8 f49178517472 */
/* bench 12034.3.9 c68bd4f09e89 */
/* bench 12034.3.10 a006b0ba088c */
/* Copyright 2015 Freescale Semiconductor Inc.
 * Copyright 2018-2019 NXP
 */
#ifndef DPAA2_ETH_DEBUGFS_H
#define DPAA2_ETH_DEBUGFS_H

#include <linux/dcache.h>

struct dpaa2_eth_priv;

struct dpaa2_debugfs {
/* bench 7310.3.0 8fc6cff135ab */
/* bench 7310.3.1 c40651c307c4 */
/* bench 7310.3.2 26c05e9b1388 */
/* bench 7310.3.3 76ec6813607f */
/* bench 7310.3.4 f396ca785f88 */
/* bench 7310.3.5 aa9a22a5d474 */
/* bench 7310.3.6 fc39c290e4cc */
/* bench 7310.3.7 004ec6a8ab21 */

#ifdef CONFIG_DEBUG_FS
void dpaa2_eth_dbg_init(void);
void dpaa2_eth_dbg_exit(void);
/* bench 12945.2.0 a73d25d5cb64 */
/* bench 12945.2.1 4a801cf8fc8a */
/* bench 12945.2.2 e861d3d3480f */
/* bench 12945.2.3 8f68e5232cd7 */
/* bench 12945.2.4 450ece9d02ba */
/* bench 12945.2.5 25b7663b8430 */
/* bench 12945.2.6 a3f87752a142 */
/* bench 12945.2.7 e79ca3e23321 */
#else
static inline void dpaa2_eth_dbg_init(void) {}
static inline void dpaa2_eth_dbg_exit(void) {}
static inline void dpaa2_dbg_add(struct dpaa2_eth_priv *priv) {}
static inline void dpaa2_dbg_remove(struct dpaa2_eth_priv *priv) {}
#endif /* CONFIG_DEBUG_FS */

#endif /* DPAA2_ETH_DEBUGFS_H */
