<profile>
<RunData>
  <RUN_TYPE>impl</RUN_TYPE>
  <VIVADO_VERSION>v.2023.2</VIVADO_VERSION>
  <ROOT_MODULE_CELL>bd_0_i/hls_inst</ROOT_MODULE_CELL>
</RunData>
<TimingReport>
  <TargetClockPeriod>5.000</TargetClockPeriod>
  <AchievedClockPeriod>4.894</AchievedClockPeriod>
  <CLOCK_NAME>ap_clk</CLOCK_NAME>
  <CP_FINAL>4.894</CP_FINAL>
  <CP_ROUTE>4.894</CP_ROUTE>
  <CP_SYNTH>5.788</CP_SYNTH>
  <CP_TARGET>5.000</CP_TARGET>
  <SLACK_FINAL>0.106</SLACK_FINAL>
  <SLACK_ROUTE>0.106</SLACK_ROUTE>
  <SLACK_SYNTH>-0.788</SLACK_SYNTH>
  <TIMING_MET>TRUE</TIMING_MET>
  <TNS_FINAL>0.000</TNS_FINAL>
  <TNS_ROUTE>0.000</TNS_ROUTE>
  <TNS_SYNTH>-7.092</TNS_SYNTH>
  <WNS_FINAL>0.106</WNS_FINAL>
  <WNS_ROUTE>0.106</WNS_ROUTE>
  <WNS_SYNTH>-0.788</WNS_SYNTH>
</TimingReport>
<AreaReport>
  <Resources>
    <BRAM>0</BRAM>
    <CLB>0</CLB>
    <DSP>0</DSP>
    <FF>1843</FF>
    <LATCH>0</LATCH>
    <LUT>1212</LUT>
    <SLICE>560</SLICE>
    <SRL>4</SRL>
    <URAM>0</URAM>
  </Resources>
  <AvailableResources>
    <BRAM>280</BRAM>
    <CLB>0</CLB>
    <DSP>220</DSP>
    <FF>106400</FF>
    <LUT>53200</LUT>
    <SLICE>13300</SLICE>
    <URAM>0</URAM>
  </AvailableResources>
</AreaReport>
<RtlModules>
  <RtlModule CELL="inst" DEPTH="0" FILE_NAME="bd_0_hls_inst_0.v" ORIG_REF_NAME="DigitRec" TOP_CELL="bd_0_i/hls_inst/inst">
    <SubModules count="6">grp_DigitRec_Pipeline_3_fu_172 grp_DigitRec_Pipeline_SET_KNN_SET_fu_156 grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177 grp_DigitRec_Pipeline_VITIS_LOOP_69_1_fu_201 grp_DigitRec_Pipeline_VITIS_LOOP_72_2_fu_209 votes_U</SubModules>
    <Resources FF="1843" LUT="1212" LUTRAM="32" LogicLUT="1176" SRL="4"/>
    <LocalResources FF="148" LUT="14" LogicLUT="14"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_DigitRec_Pipeline_3_fu_172" DEPTH="1" FILE_NAME="DigitRec.v" ORIG_REF_NAME="DigitRec_DigitRec_Pipeline_3">
    <SubModules count="1">flow_control_loop_pipe_sequential_init_U</SubModules>
    <Resources FF="11" LUT="9" LogicLUT="9"/>
    <LocalResources FF="9"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_DigitRec_Pipeline_3_fu_172/flow_control_loop_pipe_sequential_init_U" BINDMODULE="DigitRec_flow_control_loop_pipe_sequential_init" DEPTH="2" FILE_NAME="DigitRec_DigitRec_Pipeline_3.v" ORIG_REF_NAME="DigitRec_flow_control_loop_pipe_sequential_init">
    <Resources FF="2" LUT="9" LogicLUT="9"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_DigitRec_Pipeline_SET_KNN_SET_fu_156" DEPTH="1" FILE_NAME="DigitRec.v" ORIG_REF_NAME="DigitRec_DigitRec_Pipeline_SET_KNN_SET">
    <SubModules count="1">flow_control_loop_pipe_sequential_init_U</SubModules>
    <Resources FF="43" LUT="10" LogicLUT="10"/>
    <LocalResources FF="41" LUT="1" LogicLUT="1"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_DigitRec_Pipeline_SET_KNN_SET_fu_156/flow_control_loop_pipe_sequential_init_U" BINDMODULE="DigitRec_flow_control_loop_pipe_sequential_init" DEPTH="2" FILE_NAME="DigitRec_DigitRec_Pipeline_SET_KNN_SET.v" ORIG_REF_NAME="DigitRec_flow_control_loop_pipe_sequential_init">
    <Resources FF="2" LUT="9" LogicLUT="9"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177" DEPTH="1" FILE_NAME="DigitRec.v" ORIG_REF_NAME="DigitRec_DigitRec_Pipeline_TRAINING_LOOP">
    <SubModules count="1">flow_control_loop_pipe_sequential_init_U</SubModules>
    <Resources FF="1415" LUT="1007" LogicLUT="1007"/>
    <LocalResources FF="1413" LUT="947" LogicLUT="947"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/flow_control_loop_pipe_sequential_init_U" BINDMODULE="DigitRec_flow_control_loop_pipe_sequential_init" DEPTH="2" FILE_NAME="DigitRec_DigitRec_Pipeline_TRAINING_LOOP.v" ORIG_REF_NAME="DigitRec_flow_control_loop_pipe_sequential_init">
    <Resources FF="2" LUT="61" LogicLUT="61"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_DigitRec_Pipeline_VITIS_LOOP_69_1_fu_201" DEPTH="1" FILE_NAME="DigitRec.v" ORIG_REF_NAME="DigitRec_DigitRec_Pipeline_VITIS_LOOP_69_1">
    <SubModules count="1">flow_control_loop_pipe_sequential_init_U</SubModules>
    <Resources FF="82" LUT="41" LogicLUT="41"/>
    <LocalResources FF="80" LUT="27" LogicLUT="27"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_DigitRec_Pipeline_VITIS_LOOP_69_1_fu_201/flow_control_loop_pipe_sequential_init_U" BINDMODULE="DigitRec_flow_control_loop_pipe_sequential_init" DEPTH="2" FILE_NAME="DigitRec_DigitRec_Pipeline_VITIS_LOOP_69_1.v" ORIG_REF_NAME="DigitRec_flow_control_loop_pipe_sequential_init">
    <Resources FF="2" LUT="14" LogicLUT="14"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_DigitRec_Pipeline_VITIS_LOOP_72_2_fu_209" DEPTH="1" FILE_NAME="DigitRec.v" ORIG_REF_NAME="DigitRec_DigitRec_Pipeline_VITIS_LOOP_72_2">
    <SubModules count="1">flow_control_loop_pipe_sequential_init_U</SubModules>
    <Resources FF="112" LUT="99" LogicLUT="95" SRL="4"/>
    <LocalResources FF="110" LUT="84" LogicLUT="80" SRL="4"/>
  </RtlModule>
  <RtlModule CELL="inst/grp_DigitRec_Pipeline_VITIS_LOOP_72_2_fu_209/flow_control_loop_pipe_sequential_init_U" BINDMODULE="DigitRec_flow_control_loop_pipe_sequential_init" DEPTH="2" FILE_NAME="DigitRec_DigitRec_Pipeline_VITIS_LOOP_72_2.v" ORIG_REF_NAME="DigitRec_flow_control_loop_pipe_sequential_init">
    <Resources FF="2" LUT="15" LogicLUT="15"/>
  </RtlModule>
  <RtlModule CELL="inst/votes_U" BINDMODULE="DigitRec_votes_RAM_AUTO_1R1W" DEPTH="1" FILE_NAME="DigitRec.v" ORIG_REF_NAME="DigitRec_votes_RAM_AUTO_1R1W">
    <Resources FF="32" LUT="32" LUTRAM="32"/>
  </RtlModule>
</RtlModules>
<TimingPaths>
  <TPATH DATAPATH_DELAY="4.752" DATAPATH_LOGIC_DELAY="1.699" DATAPATH_NET_DELAY="3.053" ENDPOINT_PIN="bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_VITIS_LOOP_72_2_fu_209/max_vote_reg_194_reg[11]/D" LOGIC_LEVELS="7" MAX_FANOUT="113" SLACK="0.106" STARTPOINT_PIN="bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_VITIS_LOOP_72_2_fu_209/ap_enable_reg_pp0_iter3_reg/C">
    <CELL  NAME="bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_VITIS_LOOP_72_2_fu_209/ap_enable_reg_pp0_iter3_reg" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" LINE_NUMBER="157"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_VITIS_LOOP_72_2_fu_209/icmp_ln74_fu_109_p2_carry_i_11" PRIMITIVE_TYPE="LUT.others.LUT3" LINE_NUMBER="189"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_VITIS_LOOP_72_2_fu_209/icmp_ln74_fu_109_p2_carry_i_3" PRIMITIVE_TYPE="LUT.others.LUT6" LINE_NUMBER="318"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_VITIS_LOOP_72_2_fu_209/icmp_ln74_fu_109_p2_carry" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="189"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_VITIS_LOOP_72_2_fu_209/icmp_ln74_fu_109_p2_carry__0" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="189"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_VITIS_LOOP_72_2_fu_209/icmp_ln74_fu_109_p2_carry__1" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="189"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_VITIS_LOOP_72_2_fu_209/icmp_ln74_fu_109_p2_carry__2" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="189"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_VITIS_LOOP_72_2_fu_209/max_vote_reg_194[11]_i_1" PRIMITIVE_TYPE="LUT.others.LUT5" LINE_NUMBER="324"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_VITIS_LOOP_72_2_fu_209/max_vote_reg_194_reg[11]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" LINE_NUMBER="211"/>
  </TPATH>
  <TPATH DATAPATH_DELAY="4.784" DATAPATH_LOGIC_DELAY="1.727" DATAPATH_NET_DELAY="3.057" ENDPOINT_PIN="bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_VITIS_LOOP_72_2_fu_209/max_vote_reg_194_reg[9]/D" LOGIC_LEVELS="7" MAX_FANOUT="113" SLACK="0.179" STARTPOINT_PIN="bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_VITIS_LOOP_72_2_fu_209/ap_enable_reg_pp0_iter3_reg/C">
    <CELL  NAME="bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_VITIS_LOOP_72_2_fu_209/ap_enable_reg_pp0_iter3_reg" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" LINE_NUMBER="157"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_VITIS_LOOP_72_2_fu_209/icmp_ln74_fu_109_p2_carry_i_11" PRIMITIVE_TYPE="LUT.others.LUT3" LINE_NUMBER="189"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_VITIS_LOOP_72_2_fu_209/icmp_ln74_fu_109_p2_carry_i_3" PRIMITIVE_TYPE="LUT.others.LUT6" LINE_NUMBER="318"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_VITIS_LOOP_72_2_fu_209/icmp_ln74_fu_109_p2_carry" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="189"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_VITIS_LOOP_72_2_fu_209/icmp_ln74_fu_109_p2_carry__0" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="189"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_VITIS_LOOP_72_2_fu_209/icmp_ln74_fu_109_p2_carry__1" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="189"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_VITIS_LOOP_72_2_fu_209/icmp_ln74_fu_109_p2_carry__2" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="189"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_VITIS_LOOP_72_2_fu_209/max_vote_reg_194[9]_i_1" PRIMITIVE_TYPE="LUT.others.LUT5" LINE_NUMBER="324"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_VITIS_LOOP_72_2_fu_209/max_vote_reg_194_reg[9]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" LINE_NUMBER="211"/>
  </TPATH>
  <TPATH DATAPATH_DELAY="4.527" DATAPATH_LOGIC_DELAY="0.456" DATAPATH_NET_DELAY="4.071" ENDPOINT_PIN="bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/trunc_ln25_1_reg_6751_reg[4]/CE" LOGIC_LEVELS="0" MAX_FANOUT="288" SLACK="0.184" STARTPOINT_PIN="bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/ap_CS_fsm_reg[3]/C">
    <CELL  NAME="bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/ap_CS_fsm_reg[3]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" LINE_NUMBER="713"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/trunc_ln25_1_reg_6751_reg[4]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" LINE_NUMBER="1125"/>
  </TPATH>
  <TPATH DATAPATH_DELAY="4.527" DATAPATH_LOGIC_DELAY="0.456" DATAPATH_NET_DELAY="4.071" ENDPOINT_PIN="bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/trunc_ln25_1_reg_6751_reg[5]/CE" LOGIC_LEVELS="0" MAX_FANOUT="288" SLACK="0.184" STARTPOINT_PIN="bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/ap_CS_fsm_reg[3]/C">
    <CELL  NAME="bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/ap_CS_fsm_reg[3]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" LINE_NUMBER="713"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/trunc_ln25_1_reg_6751_reg[5]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" LINE_NUMBER="1125"/>
  </TPATH>
  <TPATH DATAPATH_DELAY="4.478" DATAPATH_LOGIC_DELAY="0.456" DATAPATH_NET_DELAY="4.022" ENDPOINT_PIN="bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/tmp_46_reg_5512_reg[0]/CE" LOGIC_LEVELS="0" MAX_FANOUT="288" SLACK="0.233" STARTPOINT_PIN="bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/ap_CS_fsm_reg[3]/C">
    <CELL  NAME="bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/ap_CS_fsm_reg[3]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" LINE_NUMBER="713"/>
    <CELL  NAME="bd_0_i/hls_inst/inst/grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177/tmp_46_reg_5512_reg[0]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" LINE_NUMBER="1104"/>
  </TPATH>
</TimingPaths>
<VivadoReportFiles>
  <ReportFile TYPE="design_analysis" PATH="verilog/report/DigitRec_design_analysis_routed.rpt"/>
  <ReportFile TYPE="failfast" PATH="verilog/report/DigitRec_failfast_routed.rpt"/>
  <ReportFile TYPE="status" PATH="verilog/report/DigitRec_status_routed.rpt"/>
  <ReportFile TYPE="timing" PATH="verilog/report/DigitRec_timing_routed.rpt"/>
  <ReportFile TYPE="timing_paths" PATH="verilog/report/DigitRec_timing_paths_routed.rpt"/>
  <ReportFile TYPE="utilization" PATH="verilog/report/DigitRec_utilization_routed.rpt"/>
  <ReportFile TYPE="utilization_hierarchical" PATH="verilog/report/DigitRec_utilization_hierarchical_routed.rpt"/>
</VivadoReportFiles>
</profile>
