# 6G PA GAN-DPD: GAN-Trained TDNN Digital Predistortion with Decoupled A-SPSA

[![License: MIT](https://img.shields.io/badge/License-MIT-yellow.svg)](https://opensource.org/licenses/MIT)
[![LSI Design Contest](https://img.shields.io/badge/LSI%20Contest-29th%20Okinawa-blue)](https://www.lsi-contest.com/)

## Overview

**6G PA GAN-DPD** is a neural network-based Digital Predistortion (DPD) system for wideband Power Amplifiers. 

### What This Project Demonstrates

| Component | What It Does | What It Proves |
|-----------|--------------|----------------|
| **CWGAN-GP Training** | Trains TDNN with spectral loss (ACPR/EVM) | 2-3dB ACPR improvement over MSE-only |
| **TDNN on FPGA** | 200MHz inference, fixed complexity | Scales to wideband unlike Volterra |
| **Decoupled A-SPSA** | 1MHz adaptation with CDC | Tracks thermal drift safely |
| **3-Bank Weights** | Cold/Normal/Hot pre-trained | Instant response to temperature |

### Honest Scope Statement

**This is an algorithm validation demo, not a production RF system.**

- âœ… Demonstrates GAN-trained DPD with measurable improvement
- âœ… Shows proper FPGA architecture with CDC
- âœ… Uses real measured PA data (OpenDPD)
- âŒ Does NOT run against real PA hardware
- âŒ Does NOT claim real-time 6G sub-THz operation
- âŒ Does NOT replace conventional DPD entirely

See [docs/rf_upgrade_guide.md](docs/rf_upgrade_guide.md) for path to real RF deployment.

---

## System Architecture

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                        OFFLINE TRAINING (Python/PyTorch)                    â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”    â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”    â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”                   â”‚
â”‚  â”‚ OpenDPD APA  â”‚â”€â”€â”€â–ºâ”‚ Thermal Driftâ”‚â”€â”€â”€â–ºâ”‚ CWGAN-GP     â”‚                   â”‚
â”‚  â”‚ 200MHz GaN   â”‚    â”‚ Cold/Norm/Hotâ”‚    â”‚ + Spectral   â”‚                   â”‚
â”‚  â”‚ Dataset      â”‚    â”‚ Augmentation â”‚    â”‚ Loss + QAT   â”‚                   â”‚
â”‚  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜    â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜    â””â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”˜                   â”‚
â”‚                                                  â”‚                          â”‚
â”‚                                    â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â–¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”            â”‚
â”‚                                    â”‚  3Ã— Weight Files (Q1.15)  â”‚            â”‚
â”‚                                    â”‚  cold.bin | norm.bin |    â”‚            â”‚
â”‚                                    â”‚  hot.bin                  â”‚            â”‚
â”‚                                    â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜            â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
                                                   â”‚
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â–¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                        FPGA DEPLOYMENT (ZCU104/PYNQ-Z1)                     â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚                                                                             â”‚
â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”   â”‚
â”‚  â”‚                     200MHz CLOCK DOMAIN (NN Inference)              â”‚   â”‚
â”‚  â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”    â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”    â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”       â”‚   â”‚
â”‚  â”‚  â”‚ Input    â”‚    â”‚ TDNN Generator   â”‚    â”‚ Output           â”‚       â”‚   â”‚
â”‚  â”‚  â”‚ Buffer   â”‚â”€â”€â”€â–ºâ”‚ (Memory-Aware)   â”‚â”€â”€â”€â–ºâ”‚ Interpolator     â”‚â”€â”€â”€â–º   â”‚   â”‚
â”‚  â”‚  â”‚ Q8.8     â”‚    â”‚ Q1.15 weights    â”‚    â”‚ 2Ã— Upsample      â”‚  PA   â”‚   â”‚
â”‚  â”‚  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜    â”‚ Q8.8 activations â”‚    â”‚ to 400MHz        â”‚       â”‚   â”‚
â”‚  â”‚                  â””â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜    â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜       â”‚   â”‚
â”‚  â”‚                           â”‚ Shadow                                   â”‚   â”‚
â”‚  â”‚                           â”‚ Memory                                   â”‚   â”‚
â”‚  â”‚                           â”‚ Read Port                                â”‚   â”‚
â”‚  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜   â”‚
â”‚                              â”‚ CDC (Gray-coded handshake)                   â”‚
â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â–¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”   â”‚
â”‚  â”‚                     1MHz CLOCK DOMAIN (A-SPSA Update)               â”‚   â”‚
â”‚  â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”    â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”    â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”       â”‚   â”‚
â”‚  â”‚  â”‚ Error    â”‚    â”‚ A-SPSA Engine    â”‚    â”‚ Shadow Memory    â”‚       â”‚   â”‚
â”‚  â”‚  â”‚ Metric   â”‚â”€â”€â”€â–ºâ”‚ Gradient Est.    â”‚â”€â”€â”€â–ºâ”‚ Write Port       â”‚       â”‚   â”‚
â”‚  â”‚  â”‚ Calc     â”‚    â”‚ Shift-Reg LR     â”‚    â”‚ Weight Update    â”‚       â”‚   â”‚
â”‚  â”‚  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜    â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜    â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜       â”‚   â”‚
â”‚  â”‚                                                                      â”‚   â”‚
â”‚  â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”   â”‚   â”‚
â”‚  â”‚  â”‚                 Temperature Controller                        â”‚   â”‚   â”‚
â”‚  â”‚  â”‚  Temp Sensor â”€â”€â–º State (Cold/Norm/Hot) â”€â”€â–º Bank Select       â”‚   â”‚   â”‚
â”‚  â”‚  â”‚                                         â”€â”€â–º Anneal Reset     â”‚   â”‚   â”‚
â”‚  â”‚  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜   â”‚   â”‚
â”‚  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜   â”‚
â”‚                                                                             â”‚
â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”   â”‚
â”‚  â”‚                     PA Digital Twin (Simulation)                     â”‚   â”‚
â”‚  â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”    â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”    â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”       â”‚   â”‚
â”‚  â”‚  â”‚ Volterra â”‚    â”‚ Temperature      â”‚    â”‚ AWGN + Noise     â”‚       â”‚   â”‚
â”‚  â”‚  â”‚ Model    â”‚â”€â”€â”€â–ºâ”‚ Coefficients     â”‚â”€â”€â”€â–ºâ”‚ Floor Model      â”‚â”€â”€â”€â–º   â”‚   â”‚
â”‚  â”‚  â”‚ Order 7  â”‚    â”‚ (Î± drift)        â”‚    â”‚                  â”‚  FB   â”‚   â”‚
â”‚  â”‚  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜    â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜    â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜       â”‚   â”‚
â”‚  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜   â”‚
â”‚                                                                             â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

---

## Quantization Scheme

| Component | Format | Range | Description |
|-----------|--------|-------|-------------|
| **Weights** | Q1.15 | [-1.0, +0.99997] | 16-bit signed fixed-point |
| **Activations** | Q8.8 | [-128.0, +127.996] | 16-bit signed fixed-point |
| **Accumulator** | Q16.16 | [-32768.0, +32767.99998] | 32-bit for MAC operations |
| **Input IQ** | Q1.15 | [-1.0, +0.99997] | Normalized IQ samples |
| **Output IQ** | Q1.15 | [-1.0, +0.99997] | Predistorted IQ samples |
| **Learning Rate** | Q0.16 | [0, 0.99998] | Unsigned, shift-reg controlled |
| **Error Metric** | Q8.24 | High precision | For gradient estimation |

---

## TDNN Generator Architecture

### Memory-Aware Input Structure

```
Input Vector (per sample n):
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚  I(n), Q(n),                         â† Current IQ sample            â”‚
â”‚  |x(n)|, |x(n)|Â², |x(n)|â´            â† Nonlinear envelope features  â”‚
â”‚  |x(n-1)|, |x(n-1)|Â², |x(n-1)|â´, ... â† Envelope memory (M=5)        â”‚
â”‚  I(n-1), Q(n-1), ..., I(n-M), Q(n-M) â† IQ memory taps               â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
Total input dim = 2 + 3*(M+1) + 2*M = 2 + 18 + 10 = 30 (for M=5)
```

### Layer-by-Layer Specification

| Layer | Type | Input | Output | Weights | Bias | Params | Format |
|-------|------|-------|--------|---------|------|--------|--------|
| **Input** | Buffer | 30Ã—1 | 30Ã—1 | - | - | - | Q1.15 |
| **FC1** | Linear | 30 | 32 | 30Ã—32=960 | 32 | 992 | Q1.15 |
| **Act1** | LeakyReLU | 32 | 32 | - | - | - | Q8.8 |
| **FC2** | Linear | 32 | 16 | 32Ã—16=512 | 16 | 528 | Q1.15 |
| **Act2** | LeakyReLU | 16 | 16 | - | - | - | Q8.8 |
| **FC3** | Linear | 16 | 2 | 16Ã—2=32 | 2 | 34 | Q1.15 |
| **Output** | Tanh | 2 | 2 | - | - | - | Q1.15 |
| **TOTAL** | | | | | | **1,554** | |

### FPGA Resource Estimate (per weight bank)

| Resource | PYNQ-Z1 | ZCU104 | Usage |
|----------|---------|--------|-------|
| **BRAM** | 9.3 KB | 9.3 KB | Weight storage (1,554 Ã— 16-bit Ã— 3 banks = 9.3KB) |
| **DSP48** | 10 | 10 | MAC operations (6) + nonlinear features (2) + interp (2) |
| **LUT** | ~4,500 | ~4,500 | Control logic, activation, feature extraction |
| **FF** | ~3,200 | ~3,200 | Pipeline registers, shift registers |

---

## Data Flow Specification

### 1. Input Stage (200MHz)

```
External ADC/DAC â”€â”€â–º FIFO â”€â”€â–º Input Buffer â”€â”€â–º Memory Tap Shift Register
                                    â”‚
                   â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
                   â”‚  Input Vector Assembly          â”‚
                   â”‚  [I(n), Q(n), |x|, taps...]     â”‚
                   â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
                                    â–¼
                               FC1 Layer
```

**Interface Signals:**
| Signal | Width | Direction | Format | Description |
|--------|-------|-----------|--------|-------------|
| `adc_i` | 16 | IN | Q1.15 | ADC I-channel sample |
| `adc_q` | 16 | IN | Q1.15 | ADC Q-channel sample |
| `adc_valid` | 1 | IN | - | ADC data valid strobe |
| `input_ready` | 1 | OUT | - | FIFO not full |

### 2. TDNN Inference (200MHz)

```
        FC1 (18â†’32)           FC2 (32â†’16)           FC3 (16â†’2)
            â”‚                     â”‚                     â”‚
    â”Œâ”€â”€â”€â”€â”€â”€â”€â–¼â”€â”€â”€â”€â”€â”€â”€â”     â”Œâ”€â”€â”€â”€â”€â”€â”€â–¼â”€â”€â”€â”€â”€â”€â”€â”     â”Œâ”€â”€â”€â”€â”€â”€â”€â–¼â”€â”€â”€â”€â”€â”€â”€â”
    â”‚ Weight BRAM   â”‚     â”‚ Weight BRAM   â”‚     â”‚ Weight BRAM   â”‚
    â”‚ Bank Select   â”‚     â”‚ Bank Select   â”‚     â”‚ Bank Select   â”‚
    â”‚ (0/1/2)       â”‚     â”‚ (0/1/2)       â”‚     â”‚ (0/1/2)       â”‚
    â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜     â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜     â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
            â”‚                     â”‚                     â”‚
    â”Œâ”€â”€â”€â”€â”€â”€â”€â–¼â”€â”€â”€â”€â”€â”€â”€â”     â”Œâ”€â”€â”€â”€â”€â”€â”€â–¼â”€â”€â”€â”€â”€â”€â”€â”     â”Œâ”€â”€â”€â”€â”€â”€â”€â–¼â”€â”€â”€â”€â”€â”€â”€â”
    â”‚ MAC Array     â”‚     â”‚ MAC Array     â”‚     â”‚ MAC Array     â”‚
    â”‚ 6Ã— DSP48      â”‚     â”‚ 6Ã— DSP48      â”‚     â”‚ 2Ã— DSP48      â”‚
    â”‚ Q1.15 Ã— Q8.8  â”‚     â”‚ Q1.15 Ã— Q8.8  â”‚     â”‚ Q1.15 Ã— Q8.8  â”‚
    â”‚ = Q9.23 acc   â”‚     â”‚ = Q9.23 acc   â”‚     â”‚ = Q9.23 acc   â”‚
    â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜     â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜     â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
            â”‚                     â”‚                     â”‚
    â”Œâ”€â”€â”€â”€â”€â”€â”€â–¼â”€â”€â”€â”€â”€â”€â”€â”     â”Œâ”€â”€â”€â”€â”€â”€â”€â–¼â”€â”€â”€â”€â”€â”€â”€â”     â”Œâ”€â”€â”€â”€â”€â”€â”€â–¼â”€â”€â”€â”€â”€â”€â”€â”
    â”‚ Bias Add      â”‚     â”‚ Bias Add      â”‚     â”‚ Bias Add      â”‚
    â”‚ Q8.8 + Q8.8   â”‚     â”‚ Q8.8 + Q8.8   â”‚     â”‚ Q8.8 + Q8.8   â”‚
    â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜     â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜     â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
            â”‚                     â”‚                     â”‚
    â”Œâ”€â”€â”€â”€â”€â”€â”€â–¼â”€â”€â”€â”€â”€â”€â”€â”     â”Œâ”€â”€â”€â”€â”€â”€â”€â–¼â”€â”€â”€â”€â”€â”€â”€â”     â”Œâ”€â”€â”€â”€â”€â”€â”€â–¼â”€â”€â”€â”€â”€â”€â”€â”
    â”‚ LeakyReLU     â”‚     â”‚ LeakyReLU     â”‚     â”‚ Tanh LUT      â”‚
    â”‚ Î±=0.2 (>>2)   â”‚     â”‚ Î±=0.2 (>>2)   â”‚     â”‚ 256 entries   â”‚
    â”‚ Q8.8 â†’ Q8.8   â”‚     â”‚ Q8.8 â†’ Q8.8   â”‚     â”‚ Q8.8 â†’ Q1.15  â”‚
    â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜     â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜     â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

**Internal Signals:**
| Signal | Width | Format | Description |
|--------|-------|--------|-------------|
| `fc1_out[31:0]` | 32Ã—16 | Q8.8 | FC1 output vector |
| `fc2_out[15:0]` | 16Ã—16 | Q8.8 | FC2 output vector |
| `dpd_i` | 16 | Q1.15 | Predistorted I output |
| `dpd_q` | 16 | Q1.15 | Predistorted Q output |
| `weight_bank_sel[1:0]` | 2 | UINT | 0=Cold, 1=Norm, 2=Hot |

### 3. Output Stage (200MHz â†’ 400MHz)

```
TDNN Output â”€â”€â–º 2Ã— Polyphase â”€â”€â–º Output FIFO â”€â”€â–º DAC Interface
  (200MHz)      Interpolator      (400MHz)        (400MHz)
                   â”‚
           â”Œâ”€â”€â”€â”€â”€â”€â”€â–¼â”€â”€â”€â”€â”€â”€â”€â”
           â”‚ FIR Filter    â”‚
           â”‚ 8-tap         â”‚
           â”‚ Halfband      â”‚
           â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

**Interface Signals:**
| Signal | Width | Direction | Format | Description |
|--------|-------|-----------|--------|-------------|
| `dac_i` | 16 | OUT | Q1.15 | DAC I-channel sample |
| `dac_q` | 16 | OUT | Q1.15 | DAC Q-channel sample |
| `dac_valid` | 1 | OUT | - | DAC data valid strobe |
| `dac_ready` | 1 | IN | - | DAC ready to accept |

### 4. A-SPSA Update Engine (1MHz)

```
                    â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
                    â”‚           A-SPSA Controller                 â”‚
                    â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
                                       â”‚
         â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
         â”‚                             â”‚                             â”‚
         â–¼                             â–¼                             â–¼
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”         â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”         â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚ Error Metric    â”‚         â”‚ Perturbation    â”‚         â”‚ Weight Update   â”‚
â”‚ Calculator      â”‚         â”‚ Generator       â”‚         â”‚ Engine          â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜         â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜         â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
         â”‚                             â”‚                             â”‚
         â–¼                             â–¼                             â–¼
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”         â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”         â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚ J(w+Î”) - J(w-Î”) â”‚         â”‚ LFSR â†’ Â±1       â”‚         â”‚ w â† w + Î±Â·g     â”‚
â”‚ Q8.24 precision â”‚         â”‚ Bernoulli dist  â”‚         â”‚ Shift-reg LR    â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜         â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜         â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

**A-SPSA Algorithm:**
```
For each iteration k:
  1. Generate Î”k âˆˆ {-1, +1}^n (Bernoulli from LFSR)
  2. Compute J(w + ckÂ·Î”k) using PA feedback
  3. Compute J(w - ckÂ·Î”k) using PA feedback  
  4. Gradient estimate: gk = [J(w+) - J(w-)] / (2Â·ckÂ·Î”k)
  5. Weight update: w â† w - akÂ·gk

Annealing schedule (shift-register based):
  ak = a0 >> (k / anneal_period)  // Learning rate decay
  ck = c0 >> (k / anneal_period)  // Perturbation decay
```

**Interface Signals:**
| Signal | Width | Direction | Format | Description |
|--------|-------|-----------|--------|-------------|
| `error_evm` | 24 | IN | Q8.16 | EVM error metric |
| `error_acpr` | 24 | IN | Q8.16 | ACPR error metric |
| `spsa_lr[15:0]` | 16 | INT | Q0.16 | Current learning rate |
| `spsa_delta[1553:0]` | 1554 | INT | Â±1 | Perturbation vector |
| `weight_update_req` | 1 | OUT | - | Request CDC transfer |
| `weight_update_ack` | 1 | IN | - | CDC transfer complete |

### 5. CDC Shadow Memory (200MHz â†” 1MHz)

```
     1MHz Domain                              200MHz Domain
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”                     â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚ A-SPSA Engine    â”‚                     â”‚ TDNN Inference   â”‚
â”‚                  â”‚                     â”‚                  â”‚
â”‚ Weight Write     â”‚                     â”‚ Weight Read      â”‚
â”‚ Port             â”‚                     â”‚ Port             â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜                     â””â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
         â”‚                                        â”‚
         â”‚   â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”       â”‚
         â”‚   â”‚     SHADOW MEMORY          â”‚       â”‚
         â”‚   â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”  â”‚       â”‚
         â””â”€â”€â–ºâ”‚  â”‚ Write Buffer (4KB)   â”‚  â”‚â—„â”€â”€â”€â”€â”€â”€â”˜
             â”‚  â”‚ Gray-coded addr      â”‚  â”‚
             â”‚  â”‚ Double-buffer swap   â”‚  â”‚
             â”‚  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜  â”‚
             â”‚                            â”‚
             â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”  â”‚
             â”‚  â”‚ Handshake Logic      â”‚  â”‚
             â”‚  â”‚ req_sync (2-FF)      â”‚  â”‚
             â”‚  â”‚ ack_sync (2-FF)      â”‚  â”‚
             â”‚  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜  â”‚
             â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

**CDC Signals:**
| Signal | Domain | Width | Description |
|--------|--------|-------|-------------|
| `wr_req` | 1MHz | 1 | Write request from A-SPSA |
| `wr_req_sync` | 200MHz | 1 | Synchronized request |
| `wr_ack` | 200MHz | 1 | Acknowledge from shadow mem |
| `wr_ack_sync` | 1MHz | 1 | Synchronized acknowledge |
| `shadow_swap` | 200MHz | 1 | Double-buffer swap trigger |

### 6. Temperature Controller (1MHz)

```
Temp Sensor â”€â”€â–º ADC â”€â”€â–º Threshold â”€â”€â–º State FSM â”€â”€â–º Bank Select
  (I2C/SPI)            Comparator                    + Anneal Reset

States:
  COLD   (T < 15Â°C)  â†’ Bank 0, Reset anneal
  NORMAL (15-40Â°C)   â†’ Bank 1
  HOT    (T > 40Â°C)  â†’ Bank 2, Reset anneal
```

**Interface Signals:**
| Signal | Width | Direction | Format | Description |
|--------|-------|-----------|--------|-------------|
| `temp_raw[11:0]` | 12 | IN | UINT | Raw temperature ADC |
| `temp_state[1:0]` | 2 | OUT | UINT | 0=Cold, 1=Norm, 2=Hot |
| `temp_change` | 1 | OUT | - | State transition pulse |
| `anneal_reset` | 1 | OUT | - | Reset A-SPSA iteration |

---

## Project Structure

```
6g-pa-gan-dpd/
â”œâ”€â”€ README.md
â”œâ”€â”€ LICENSE
â”œâ”€â”€ requirements.txt
â”œâ”€â”€ config/
â”‚   â””â”€â”€ config.yaml              # Training & deployment config
â”œâ”€â”€ data/
â”‚   â”œâ”€â”€ raw/                     # OpenDPD APA dataset
â”‚   â””â”€â”€ processed/               # Thermal-augmented datasets
â”œâ”€â”€ models/
â”‚   â”œâ”€â”€ __init__.py
â”‚   â”œâ”€â”€ tdnn_generator.py        # Memory-aware TDNN with QAT
â”‚   â”œâ”€â”€ discriminator.py         # CWGAN-GP critic
â”‚   â””â”€â”€ pa_digital_twin.py       # Volterra PA model
â”œâ”€â”€ utils/
â”‚   â”œâ”€â”€ __init__.py
â”‚   â”œâ”€â”€ quantization.py          # QAT utilities
â”‚   â”œâ”€â”€ dataset.py               # Data loading & thermal augment
â”‚   â”œâ”€â”€ spectral_loss.py         # ACPR, EVM loss functions
â”‚   â””â”€â”€ export.py                # Weight export for FPGA
â”œâ”€â”€ train.py                     # CWGAN-GP training script
â”œâ”€â”€ export.py                    # Export weights to binary
â”œâ”€â”€ validate.py                  # Validation & benchmarking
â”œâ”€â”€ rtl/
â”‚   â”œâ”€â”€ Makefile
â”‚   â”œâ”€â”€ README.md
â”‚   â”œâ”€â”€ src/
â”‚   â”‚   â”œâ”€â”€ tdnn_generator.v     # TDNN inference engine
â”‚   â”‚   â”œâ”€â”€ fc_layer.v           # Fully-connected layer
â”‚   â”‚   â”œâ”€â”€ activation.v         # LeakyReLU, Tanh LUT
â”‚   â”‚   â”œâ”€â”€ aspsa_engine.v       # A-SPSA update logic
â”‚   â”‚   â”œâ”€â”€ shadow_memory.v      # CDC weight transfer
â”‚   â”‚   â”œâ”€â”€ temp_controller.v    # Temperature state machine
â”‚   â”‚   â”œâ”€â”€ pa_digital_twin.v    # Volterra PA simulation
â”‚   â”‚   â”œâ”€â”€ interpolator.v       # 2Ã— polyphase upsampler
â”‚   â”‚   â””â”€â”€ dpd_top.v            # Top-level integration
â”‚   â”œâ”€â”€ tb/
â”‚   â”‚   â”œâ”€â”€ tb_tdnn_generator.v
â”‚   â”‚   â”œâ”€â”€ tb_aspsa_engine.v
â”‚   â”‚   â””â”€â”€ tb_dpd_top.v
â”‚   â””â”€â”€ constraints/
â”‚       â”œâ”€â”€ pynq_z1.xdc
â”‚       â””â”€â”€ zcu104.xdc
â”œâ”€â”€ fpga/
â”‚   â”œâ”€â”€ pynq_z1/                 # PYNQ-Z1 Vivado project
â”‚   â””â”€â”€ zcu104/                  # ZCU104 Vivado project
â”œâ”€â”€ demo/
â”‚   â”œâ”€â”€ video_demo.py            # Video transmission demo
â”‚   â””â”€â”€ benchmark.py             # GMP/Volterra comparison
â””â”€â”€ docs/
    â”œâ”€â”€ architecture.md          # Detailed architecture doc
    â”œâ”€â”€ fpga_implementation.md   # FPGA build guide
    â””â”€â”€ figures/
```

---

## Quick Start

### Option A: Train on Google Colab (Recommended)

1. **Upload to Colab**: Open `training_colab.ipynb` in Google Colab
2. **Run all cells**: Training uses free GPU, takes ~30 minutes
3. **Download weights**: `weights_trained.hex` for FPGA deployment

### Option B: Local Development

```bash
# Setup environment
cd 6g-pa-gan-dpd
python3 -m venv .venv
source .venv/bin/activate
pip install -r requirements.txt

# Train model (CPU is slow, recommend Colab)
python train.py --config config/config.yaml

# Export weights for FPGA
python export.py --checkpoint checkpoints/best.pt --output rtl/weights/
```

### RTL Simulation

```bash
# Requires: iverilog, gtkwave (sudo apt install iverilog gtkwave)
cd rtl
make sim_all      # Run all testbenches
make wave_dpd     # View DPD waveforms in GTKWave
```

---

## ğŸ® HDMI Demo Setup (LSI Design Contest)

**No ADC/DAC or RF equipment required!** Uses HDMI for digital I/Q loopback.

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”      HDMI       â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”      HDMI      â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚              â”‚  (I/Q encoded)  â”‚              â”‚  (I/Q + OSD)   â”‚              â”‚
â”‚    Laptop    â”‚ â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â–º â”‚   PYNQ-Z1    â”‚ â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â–º â”‚   Monitor    â”‚
â”‚  (TX Signal) â”‚                 â”‚    (FPGA)    â”‚                â”‚  (Display)   â”‚
â”‚              â”‚                 â”‚              â”‚                â”‚              â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜                 â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜                â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
      â”‚                                â”‚
      â”‚ USB (Jupyter)                  â”‚ DPD + PA Twin
      â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜ (All Digital!)
```

### Hardware Required
| Item | Purpose | Cost |
|------|---------|------|
| PYNQ-Z1 | FPGA board | ~$229 |
| HDMI cables (Ã—2) | Signal path | ~$15 |
| Monitor | Display output | Already have |
| USB cable | Jupyter control | Included |

### Demo Controls
| Button/Switch | Function |
|---------------|----------|
| **BTN0** | Toggle DPD ON/OFF |
| **BTN1** | Toggle Adaptation ON/OFF |
| **BTN2** | Cycle Temperature (Coldâ†’Normalâ†’Hot) |
| **SW0-1** | Temperature override select |

### What the Demo Shows
- âœ… Real-time DPD inference at 200MHz
- âœ… A-SPSA adaptation convergence
- âœ… Temperature state switching
- âœ… EVM/ACPR improvement metrics
- âœ… Constellation/spectrum display

### Running the Demo

```bash
# On PYNQ board (via Jupyter terminal)
cd 6g-pa-gan-dpd/demo
python hdmi_demo.py

# Or launch Jupyter notebook
jupyter notebook hdmi_demo.ipynb
```

### Upgrading to Real RF
See [docs/rf_upgrade_guide.md](docs/rf_upgrade_guide.md) for adding:
- SDR feedback (~$150)
- FMC ADC/DAC (~$500)
- Real GaN PA (~$300)
- Vector Signal Analyzer (~$10k+)

---

## References

1. OpenDPD: Open Digital Predistortion - [GitHub](https://github.com/OpenDPD)
2. CWGAN-GP: Conditional Wasserstein GAN with Gradient Penalty
3. SPSA: Simultaneous Perturbation Stochastic Approximation - [arXiv:2506.16591](https://arxiv.org/abs/2506.16591)
4. Neural Network DPD for eMBB - [ResearchGate](https://www.researchgate.net/publication/334162227)
5. Ultra-Low Latency DPD - [arXiv:2507.06849](https://arxiv.org/abs/2507.06849)

---

## License

MIT License - See [LICENSE](LICENSE) for details.
