<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>softusbduino: SoftUsb/usbdrvasm128.inc Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body onload='searchBox.OnSelectItem(0);'>
<!-- Generated by Doxygen 1.7.4 -->
<script type="text/javascript"><!--
var searchBox = new SearchBox("searchBox", "search",false,'Search');
--></script>
<div id="top">
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td style="padding-left: 0.5em;">
   <div id="projectname">softusbduino</div>
  </td>
  <td>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<div class="header">
  <div class="headertitle">
<div class="title">SoftUsb/usbdrvasm128.inc</div>  </div>
</div>
<div class="contents">
<a href="usbdrvasm128_8inc.html">Go to the documentation of this file.</a><div class="fragment"><pre class="fragment"><a name="l00001"></a>00001 <span class="comment">/* Name: usbdrvasm128.inc</span>
<a name="l00002"></a>00002 <span class="comment"> * Project: V-USB, virtual USB port for Atmel&#39;s(r) AVR(r) microcontrollers</span>
<a name="l00003"></a>00003 <span class="comment"> * Author: Christian Starkjohann</span>
<a name="l00004"></a>00004 <span class="comment"> * Creation Date: 2008-10-11</span>
<a name="l00005"></a>00005 <span class="comment"> * Tabsize: 4</span>
<a name="l00006"></a>00006 <span class="comment"> * Copyright: (c) 2008 by OBJECTIVE DEVELOPMENT Software GmbH</span>
<a name="l00007"></a>00007 <span class="comment"> * License: GNU GPL v2 (see License.txt), GNU GPL v3 or proprietary (CommercialLicense.txt)</span>
<a name="l00008"></a>00008 <span class="comment"> * This Revision: $Id: usbdrvasm128.inc 758 2009-08-06 10:12:54Z cs $</span>
<a name="l00009"></a>00009 <span class="comment"> */</span>
<a name="l00010"></a>00010 
<a name="l00011"></a>00011 <span class="comment">/* Do not link this file! Link usbdrvasm.S instead, which includes the</span>
<a name="l00012"></a>00012 <span class="comment"> * appropriate implementation!</span>
<a name="l00013"></a>00013 <span class="comment"> */</span>
<a name="l00014"></a>00014 
<a name="l00015"></a>00015 <span class="comment">/*</span>
<a name="l00016"></a>00016 <span class="comment">General Description:</span>
<a name="l00017"></a>00017 <span class="comment">This file is the 12.8 MHz version of the USB driver. It is intended for use</span>
<a name="l00018"></a>00018 <span class="comment">with the internal RC oscillator. Although 12.8 MHz is outside the guaranteed</span>
<a name="l00019"></a>00019 <span class="comment">calibration range of the oscillator, almost all AVRs can reach this frequency.</span>
<a name="l00020"></a>00020 <span class="comment">This version contains a phase locked loop in the receiver routine to cope with</span>
<a name="l00021"></a>00021 <span class="comment">slight clock rate deviations of up to +/- 1%.</span>
<a name="l00022"></a>00022 <span class="comment"></span>
<a name="l00023"></a>00023 <span class="comment">See usbdrv.h for a description of the entire driver.</span>
<a name="l00024"></a>00024 <span class="comment"></span>
<a name="l00025"></a>00025 <span class="comment">LIMITATIONS</span>
<a name="l00026"></a>00026 <span class="comment">===========</span>
<a name="l00027"></a>00027 <span class="comment">Although it may seem very handy to save the crystal and use the internal</span>
<a name="l00028"></a>00028 <span class="comment">RC oscillator of the CPU, this method (and this module) has some serious</span>
<a name="l00029"></a>00029 <span class="comment">limitations:</span>
<a name="l00030"></a>00030 <span class="comment">(1) The guaranteed calibration range of the oscillator is only 8.1 MHz.</span>
<a name="l00031"></a>00031 <span class="comment">They typical range is 14.5 MHz and most AVRs can actually reach this rate.</span>
<a name="l00032"></a>00032 <span class="comment">(2) Writing EEPROM and Flash may be unreliable (short data lifetime) since</span>
<a name="l00033"></a>00033 <span class="comment">the write procedure is timed from the RC oscillator.</span>
<a name="l00034"></a>00034 <span class="comment">(3) End Of Packet detection (SE0) should be in bit 1, bit it is only checked</span>
<a name="l00035"></a>00035 <span class="comment">if bits 0 and 1 both read as 0 on D- and D+ read as 0 in the middle. This may</span>
<a name="l00036"></a>00036 <span class="comment">cause problems with old hubs which delay SE0 by up to one cycle.</span>
<a name="l00037"></a>00037 <span class="comment">(4) Code size is much larger than that of the other modules.</span>
<a name="l00038"></a>00038 <span class="comment"></span>
<a name="l00039"></a>00039 <span class="comment">Since almost all of this code is timing critical, don&#39;t change unless you</span>
<a name="l00040"></a>00040 <span class="comment">really know what you are doing! Many parts require not only a maximum number</span>
<a name="l00041"></a>00041 <span class="comment">of CPU cycles, but even an exact number of cycles!</span>
<a name="l00042"></a>00042 <span class="comment"></span>
<a name="l00043"></a>00043 <span class="comment">Implementation notes:</span>
<a name="l00044"></a>00044 <span class="comment">======================</span>
<a name="l00045"></a>00045 <span class="comment">min frequency: 67 cycles for 8 bit -&gt; 12.5625 MHz</span>
<a name="l00046"></a>00046 <span class="comment">max frequency: 69.286 cycles for 8 bit -&gt; 12.99 MHz</span>
<a name="l00047"></a>00047 <span class="comment">nominal frequency: 12.77 MHz ( = sqrt(min * max))</span>
<a name="l00048"></a>00048 <span class="comment"></span>
<a name="l00049"></a>00049 <span class="comment">sampling positions: (next even number in range [+/- 0.5])</span>
<a name="l00050"></a>00050 <span class="comment">cycle index range: 0 ... 66</span>
<a name="l00051"></a>00051 <span class="comment">bits:</span>
<a name="l00052"></a>00052 <span class="comment">.5, 8.875, 17.25, 25.625, 34, 42.375, 50.75, 59.125</span>
<a name="l00053"></a>00053 <span class="comment">[0/1], [9], [17], [25/+26], [34], [+42/43], [51], [59]</span>
<a name="l00054"></a>00054 <span class="comment"></span>
<a name="l00055"></a>00055 <span class="comment">bit number:     0   1   2   3   4   5   6   7</span>
<a name="l00056"></a>00056 <span class="comment">spare cycles    1   2   1   2   1   1   1   0</span>
<a name="l00057"></a>00057 <span class="comment"></span>
<a name="l00058"></a>00058 <span class="comment">operations to perform:      duration cycle</span>
<a name="l00059"></a>00059 <span class="comment">                            ----------------</span>
<a name="l00060"></a>00060 <span class="comment">    eor     fix, shift          1 -&gt; 00</span>
<a name="l00061"></a>00061 <span class="comment">    andi    phase, USBMASK      1 -&gt; 08</span>
<a name="l00062"></a>00062 <span class="comment">    breq    se0                 1 -&gt; 16 (moved to 11)</span>
<a name="l00063"></a>00063 <span class="comment">    st      y+, data            2 -&gt; 24, 25</span>
<a name="l00064"></a>00064 <span class="comment">    mov     data, fix           1 -&gt; 33</span>
<a name="l00065"></a>00065 <span class="comment">    ser     data                1 -&gt; 41</span>
<a name="l00066"></a>00066 <span class="comment">    subi    cnt, 1              1 -&gt; 49</span>
<a name="l00067"></a>00067 <span class="comment">    brcs    overflow            1 -&gt; 50</span>
<a name="l00068"></a>00068 <span class="comment"></span>
<a name="l00069"></a>00069 <span class="comment">layout of samples and operations:</span>
<a name="l00070"></a>00070 <span class="comment">[##] = sample bit</span>
<a name="l00071"></a>00071 <span class="comment">&lt;##&gt; = sample phase</span>
<a name="l00072"></a>00072 <span class="comment">*##* = operation</span>
<a name="l00073"></a>00073 <span class="comment"></span>
<a name="l00074"></a>00074 <span class="comment">0:  *00* [01]  02   03   04  &lt;05&gt;  06   07</span>
<a name="l00075"></a>00075 <span class="comment">1:  *08* [09]  10   11   12  &lt;13&gt;  14   15  *16*</span>
<a name="l00076"></a>00076 <span class="comment">2:  [17]  18   19   20  &lt;21&gt;  22   23</span>
<a name="l00077"></a>00077 <span class="comment">3:  *24* *25* [26]  27   28   29  &lt;30&gt;  31   32</span>
<a name="l00078"></a>00078 <span class="comment">4:  *33* [34]  35   36   37  &lt;38&gt;  39   40</span>
<a name="l00079"></a>00079 <span class="comment">5:  *41* [42]  43   44   45  &lt;46&gt;  47   48</span>
<a name="l00080"></a>00080 <span class="comment">6:  *49* *50* [51]  52   53   54  &lt;55&gt;  56   57   58</span>
<a name="l00081"></a>00081 <span class="comment">7:  [59]  60   61   62  &lt;63&gt;  64   65   66</span>
<a name="l00082"></a>00082 <span class="comment">*****************************************************************************/</span>
<a name="l00083"></a>00083 
<a name="l00084"></a>00084 <span class="comment">/* we prefer positive expressions (do if condition) instead of negative</span>
<a name="l00085"></a>00085 <span class="comment"> * (skip if condition), therefore use defines for skip instructions:</span>
<a name="l00086"></a>00086 <span class="comment"> */</span>
<a name="l00087"></a>00087 <span class="preprocessor">#define ifioclr sbis</span>
<a name="l00088"></a>00088 <span class="preprocessor"></span><span class="preprocessor">#define ifioset sbic</span>
<a name="l00089"></a>00089 <span class="preprocessor"></span><span class="preprocessor">#define ifrclr  sbrs</span>
<a name="l00090"></a>00090 <span class="preprocessor"></span><span class="preprocessor">#define ifrset  sbrc</span>
<a name="l00091"></a>00091 <span class="preprocessor"></span>
<a name="l00092"></a>00092 <span class="comment">/* The registers &quot;fix&quot; and &quot;data&quot; swap their meaning during the loop. Use</span>
<a name="l00093"></a>00093 <span class="comment"> * defines to keep their name constant.</span>
<a name="l00094"></a>00094 <span class="comment"> */</span>
<a name="l00095"></a>00095 <span class="preprocessor">#define fix     x2</span>
<a name="l00096"></a>00096 <span class="preprocessor"></span><span class="preprocessor">#define data    x1</span>
<a name="l00097"></a>00097 <span class="preprocessor"></span><span class="preprocessor">#undef phase        </span><span class="comment">/* phase has a default definition to x4 */</span>
<a name="l00098"></a>00098 <span class="preprocessor">#define phase   x3</span>
<a name="l00099"></a>00099 <span class="preprocessor"></span>
<a name="l00100"></a>00100 
<a name="l00101"></a>00101 USB_INTR_VECTOR:
<a name="l00102"></a>00102 ;order of registers pushed: YL, SREG [sofError], YH, shift, x1, x2, x3, cnt, r0
<a name="l00103"></a>00103     push    YL              ;2 push only what is necessary to sync with edge ASAP
<a name="l00104"></a>00104     in      YL, SREG        ;1
<a name="l00105"></a>00105     push    YL              ;2
<a name="l00106"></a>00106 ;----------------------------------------------------------------------------
<a name="l00107"></a>00107 ; Synchronize with sync pattern:
<a name="l00108"></a>00108 ;----------------------------------------------------------------------------
<a name="l00109"></a>00109 ;sync byte (D-) pattern LSb to MSb: 01010100 [1 = idle = J, 0 = K]
<a name="l00110"></a>00110 ;sync up with J to K edge during sync pattern -- use fastest possible loops
<a name="l00111"></a>00111 ;The first part waits at most 1 bit <span class="keywordtype">long</span> since we must be in sync pattern.
<a name="l00112"></a>00112 ;YL is guarenteed to be &lt; 0x80 because I flag is clear. When we jump to
<a name="l00113"></a>00113 ;waitForJ, ensure that this prerequisite is met.
<a name="l00114"></a>00114 waitForJ:
<a name="l00115"></a>00115     inc     YL
<a name="l00116"></a>00116     sbis    <a class="code" href="usbdrv_8h.html#a85296740a603c928460d39ef9be869a4">USBIN</a>, <a class="code" href="usbdrv_8h.html#ad84a1c137f273772bcba266e0a671d33">USBMINUS</a>
<a name="l00117"></a>00117     brne    waitForJ        ; just make sure we have ANY timeout
<a name="l00118"></a>00118 waitForK:
<a name="l00119"></a>00119 ;The following code results in a sampling window of 1/4 bit which meets the spec.
<a name="l00120"></a>00120     sbis    USBIN, <a class="code" href="usbdrv_8h.html#ad84a1c137f273772bcba266e0a671d33">USBMINUS</a>
<a name="l00121"></a>00121     rjmp    foundK
<a name="l00122"></a>00122     sbis    USBIN, <a class="code" href="usbdrv_8h.html#ad84a1c137f273772bcba266e0a671d33">USBMINUS</a>
<a name="l00123"></a>00123     rjmp    foundK
<a name="l00124"></a>00124     sbis    USBIN, <a class="code" href="usbdrv_8h.html#ad84a1c137f273772bcba266e0a671d33">USBMINUS</a>
<a name="l00125"></a>00125     rjmp    foundK
<a name="l00126"></a>00126     sbis    USBIN, <a class="code" href="usbdrv_8h.html#ad84a1c137f273772bcba266e0a671d33">USBMINUS</a>
<a name="l00127"></a>00127     rjmp    foundK
<a name="l00128"></a>00128     sbis    USBIN, <a class="code" href="usbdrv_8h.html#ad84a1c137f273772bcba266e0a671d33">USBMINUS</a> ;[0]
<a name="l00129"></a>00129     rjmp    foundK          ;[1]
<a name="l00130"></a>00130 <span class="preprocessor">#if USB_COUNT_SOF</span>
<a name="l00131"></a>00131 <span class="preprocessor"></span>    lds     YL, usbSofCount
<a name="l00132"></a>00132     inc     YL
<a name="l00133"></a>00133     sts     usbSofCount, YL
<a name="l00134"></a>00134 <span class="preprocessor">#endif  </span><span class="comment">/* USB_COUNT_SOF */</span>
<a name="l00135"></a>00135 <span class="preprocessor">#ifdef USB_SOF_HOOK</span>
<a name="l00136"></a>00136 <span class="preprocessor"></span>    USB_SOF_HOOK
<a name="l00137"></a>00137 <span class="preprocessor">#endif</span>
<a name="l00138"></a>00138 <span class="preprocessor"></span>    rjmp    sofError
<a name="l00139"></a>00139 
<a name="l00140"></a>00140 foundK:
<a name="l00141"></a>00141 ;{3, 5} after falling D- edge, average delay: 4 cycles [we want 4 <span class="keywordflow">for</span> center sampling]
<a name="l00142"></a>00142 ;we have 1 bit time <span class="keywordflow">for</span> setup purposes, then sample again. Numbers in brackets
<a name="l00143"></a>00143 ;are cycles from center of first sync (<span class="keywordtype">double</span> K) bit after the instruction
<a name="l00144"></a>00144     push    YH                  ;[2]
<a name="l00145"></a>00145     lds     YL, <a class="code" href="usbdrv_8c.html#a6b0f7b83997deee705eb56462e3f1fce">usbInputBufOffset</a>;[4]
<a name="l00146"></a>00146     clr     YH                  ;[6]
<a name="l00147"></a>00147     subi    YL, lo8(-(<a class="code" href="usbdrv_8c.html#a50d7f851abf281804143e797d0bfbf04">usbRxBuf</a>));[7]
<a name="l00148"></a>00148     sbci    YH, hi8(-(<a class="code" href="usbdrv_8c.html#a50d7f851abf281804143e797d0bfbf04">usbRxBuf</a>));[8]
<a name="l00149"></a>00149 
<a name="l00150"></a>00150     sbis    <a class="code" href="usbdrv_8h.html#a85296740a603c928460d39ef9be869a4">USBIN</a>, <a class="code" href="usbdrv_8h.html#ad84a1c137f273772bcba266e0a671d33">USBMINUS</a>     ;[9] we want two bits K [we want to sample at 8 + 4 - 1.5 = 10.5]
<a name="l00151"></a>00151     rjmp    haveTwoBitsK        ;[10]
<a name="l00152"></a>00152     pop     YH                  ;[11] undo the push from before
<a name="l00153"></a>00153     rjmp    waitForK            ;[13] <span class="keyword">this</span> was not the end of sync, retry
<a name="l00154"></a>00154 haveTwoBitsK:
<a name="l00155"></a>00155 ;----------------------------------------------------------------------------
<a name="l00156"></a>00156 ; push more registers and initialize values <span class="keywordflow">while</span> we sample the first bits:
<a name="l00157"></a>00157 ;----------------------------------------------------------------------------
<a name="l00158"></a>00158 <span class="preprocessor">#define fix     x2</span>
<a name="l00159"></a>00159 <span class="preprocessor"></span><span class="preprocessor">#define data    x1</span>
<a name="l00160"></a>00160 <span class="preprocessor"></span>
<a name="l00161"></a>00161     push    shift               ;[12]
<a name="l00162"></a>00162     push    x1                  ;[14]
<a name="l00163"></a>00163     push    x2                  ;[16]
<a name="l00164"></a>00164     ldi     shift, 0x80         ;[18] prevent bit-unstuffing but init low bits to 0
<a name="l00165"></a>00165     ifioset <a class="code" href="usbdrv_8h.html#a85296740a603c928460d39ef9be869a4">USBIN</a>, <a class="code" href="usbdrv_8h.html#ad84a1c137f273772bcba266e0a671d33">USBMINUS</a>     ;[19] [01] &lt;--- bit 0 [10.5 + 8 = 18.5]
<a name="l00166"></a>00166     ori     shift, 1&lt;&lt;0         ;[02]
<a name="l00167"></a>00167     push    x3                  ;[03]
<a name="l00168"></a>00168     push    cnt                 ;[05]
<a name="l00169"></a>00169     push    r0                  ;[07]
<a name="l00170"></a>00170     ifioset <a class="code" href="usbdrv_8h.html#a85296740a603c928460d39ef9be869a4">USBIN</a>, <a class="code" href="usbdrv_8h.html#ad84a1c137f273772bcba266e0a671d33">USBMINUS</a>     ;[09] &lt;--- bit 1
<a name="l00171"></a>00171     ori     shift, 1&lt;&lt;1         ;[10]
<a name="l00172"></a>00172     ser     fix                 ;[11]
<a name="l00173"></a>00173     ldi     cnt, <a class="code" href="usbdrv_8h.html#a1c541dbab181ea7bd3da61b892430988">USB_BUFSIZE</a>    ;[12]
<a name="l00174"></a>00174     mov     data, shift         ;[13]
<a name="l00175"></a>00175     lsl     shift               ;[14]
<a name="l00176"></a>00176     <a class="code" href="usbportability_8h.html#a62df5117c12fbb897e5d6956620d794b">nop2</a>                        ;[15]
<a name="l00177"></a>00177     ifioset <a class="code" href="usbdrv_8h.html#a85296740a603c928460d39ef9be869a4">USBIN</a>, <a class="code" href="usbdrv_8h.html#ad84a1c137f273772bcba266e0a671d33">USBMINUS</a>     ;[17] &lt;--- bit 2
<a name="l00178"></a>00178     ori     data, 3&lt;&lt;2          ;[18] store in bit 2 AND bit 3
<a name="l00179"></a>00179     eor     shift, data         ;[19] <span class="keywordflow">do</span> nrzi decoding
<a name="l00180"></a>00180     andi    data, 1&lt;&lt;3          ;[20]
<a name="l00181"></a>00181     in      phase, <a class="code" href="usbdrv_8h.html#a85296740a603c928460d39ef9be869a4">USBIN</a>        ;[21] &lt;- phase
<a name="l00182"></a>00182     brne    jumpToEntryAfterSet ;[22] <span class="keywordflow">if</span> USBMINS at bit 3 was 1
<a name="l00183"></a>00183     nop                         ;[23]
<a name="l00184"></a>00184     rjmp    entryAfterClr       ;[24]
<a name="l00185"></a>00185 jumpToEntryAfterSet:
<a name="l00186"></a>00186     rjmp    entryAfterSet       ;[24]
<a name="l00187"></a>00187 
<a name="l00188"></a>00188 ;----------------------------------------------------------------------------
<a name="l00189"></a>00189 ; Receiver loop (numbers in brackets are cycles within byte after instr)
<a name="l00190"></a>00190 ;----------------------------------------------------------------------------
<a name="l00191"></a>00191 <span class="preprocessor">#undef  fix</span>
<a name="l00192"></a>00192 <span class="preprocessor"></span><span class="preprocessor">#define  fix    x1</span>
<a name="l00193"></a>00193 <span class="preprocessor"></span><span class="preprocessor">#undef  data</span>
<a name="l00194"></a>00194 <span class="preprocessor"></span><span class="preprocessor">#define data    x2</span>
<a name="l00195"></a>00195 <span class="preprocessor"></span>
<a name="l00196"></a>00196 bit7IsSet:
<a name="l00197"></a>00197     ifrclr  phase, <a class="code" href="usbdrv_8h.html#ad84a1c137f273772bcba266e0a671d33">USBMINUS</a>     ;[62] check phase only <span class="keywordflow">if</span> D- changed
<a name="l00198"></a>00198     lpm                         ;[63]
<a name="l00199"></a>00199     in      phase, <a class="code" href="usbdrv_8h.html#a85296740a603c928460d39ef9be869a4">USBIN</a>        ;[64] &lt;- phase (one cycle too late)
<a name="l00200"></a>00200     ori     shift, 1 &lt;&lt; 7       ;[65]
<a name="l00201"></a>00201     nop                         ;[66]
<a name="l00202"></a>00202 ;;;;rjmp    bit0AfterSet        ; -&gt; [00] == [67] moved block up to save jump
<a name="l00203"></a>00203 bit0AfterSet:
<a name="l00204"></a>00204     eor     fix, shift          ;[00]
<a name="l00205"></a>00205 <span class="preprocessor">#undef  fix</span>
<a name="l00206"></a>00206 <span class="preprocessor"></span><span class="preprocessor">#define fix     x2</span>
<a name="l00207"></a>00207 <span class="preprocessor"></span><span class="preprocessor">#undef  data</span>
<a name="l00208"></a>00208 <span class="preprocessor"></span><span class="preprocessor">#define data    x1  </span><span class="comment">/* we now have result in data, fix is reset to 0xff */</span>
<a name="l00209"></a>00209     ifioclr <a class="code" href="usbdrv_8h.html#a85296740a603c928460d39ef9be869a4">USBIN</a>, <a class="code" href="usbdrv_8h.html#ad84a1c137f273772bcba266e0a671d33">USBMINUS</a>     ;[01] &lt;--- sample 0
<a name="l00210"></a>00210     rjmp    bit0IsClr           ;[02]
<a name="l00211"></a>00211     andi    shift, ~(7 &lt;&lt; 0)    ;[03]
<a name="l00212"></a>00212     breq    unstuff0s           ;[04]
<a name="l00213"></a>00213     in      phase, <a class="code" href="usbdrv_8h.html#a85296740a603c928460d39ef9be869a4">USBIN</a>        ;[05] &lt;- phase
<a name="l00214"></a>00214     rjmp    bit1AfterSet        ;[06]
<a name="l00215"></a>00215 unstuff0s:
<a name="l00216"></a>00216     in      phase, <a class="code" href="usbdrv_8h.html#a85296740a603c928460d39ef9be869a4">USBIN</a>        ;[06] &lt;- phase (one cycle too late)
<a name="l00217"></a>00217     andi    fix, ~(1 &lt;&lt; 0)      ;[07]
<a name="l00218"></a>00218     ifioclr <a class="code" href="usbdrv_8h.html#a85296740a603c928460d39ef9be869a4">USBIN</a>, <a class="code" href="usbdrv_8h.html#ad84a1c137f273772bcba266e0a671d33">USBMINUS</a>     ;[00]
<a name="l00219"></a>00219     ifioset <a class="code" href="usbdrv_8h.html#a85296740a603c928460d39ef9be869a4">USBIN</a>, <a class="code" href="usbdrv_8h.html#aead1b3d815aa9612adc498d5a4b7d6d4">USBPLUS</a>      ;[01]
<a name="l00220"></a>00220     rjmp    bit0IsClr           ;[02] executed <span class="keywordflow">if</span> first expr <span class="keyword">false</span> or second <span class="keyword">true</span>
<a name="l00221"></a>00221 se0AndStore:                    ; executed only <span class="keywordflow">if</span> both bits 0
<a name="l00222"></a>00222     st      y+, x1              ;[15/17] cycles after start of byte
<a name="l00223"></a>00223     rjmp    se0                 ;[17/19]
<a name="l00224"></a>00224 
<a name="l00225"></a>00225 bit0IsClr:
<a name="l00226"></a>00226     ifrset  phase, <a class="code" href="usbdrv_8h.html#ad84a1c137f273772bcba266e0a671d33">USBMINUS</a>     ;[04] check phase only <span class="keywordflow">if</span> D- changed
<a name="l00227"></a>00227     lpm                         ;[05]
<a name="l00228"></a>00228     in      phase, <a class="code" href="usbdrv_8h.html#a85296740a603c928460d39ef9be869a4">USBIN</a>        ;[06] &lt;- phase (one cycle too late)
<a name="l00229"></a>00229     ori     shift, 1 &lt;&lt; 0       ;[07]
<a name="l00230"></a>00230 bit1AfterClr:
<a name="l00231"></a>00231     andi    phase, <a class="code" href="usbdrv_8h.html#a0140266b6db5af6ba9167f04a91ca076">USBMASK</a>      ;[08]
<a name="l00232"></a>00232     ifioset <a class="code" href="usbdrv_8h.html#a85296740a603c928460d39ef9be869a4">USBIN</a>, <a class="code" href="usbdrv_8h.html#ad84a1c137f273772bcba266e0a671d33">USBMINUS</a>     ;[09] &lt;--- sample 1
<a name="l00233"></a>00233     rjmp    bit1IsSet           ;[10]
<a name="l00234"></a>00234     breq    se0AndStore         ;[11] <span class="keywordflow">if</span> D- was 0 in bits 0 AND 1 and D+ was 0 in between, we have SE0
<a name="l00235"></a>00235     andi    shift, ~(7 &lt;&lt; 1)    ;[12]
<a name="l00236"></a>00236     in      phase, <a class="code" href="usbdrv_8h.html#a85296740a603c928460d39ef9be869a4">USBIN</a>        ;[13] &lt;- phase
<a name="l00237"></a>00237     breq    unstuff1c           ;[14]
<a name="l00238"></a>00238     rjmp    bit2AfterClr        ;[15]
<a name="l00239"></a>00239 unstuff1c:
<a name="l00240"></a>00240     andi    fix, ~(1 &lt;&lt; 1)      ;[16]
<a name="l00241"></a>00241     <a class="code" href="usbportability_8h.html#a62df5117c12fbb897e5d6956620d794b">nop2</a>                        ;[08]
<a name="l00242"></a>00242     <a class="code" href="usbportability_8h.html#a62df5117c12fbb897e5d6956620d794b">nop2</a>                        ;[10]
<a name="l00243"></a>00243 bit1IsSet:
<a name="l00244"></a>00244     ifrclr  phase, <a class="code" href="usbdrv_8h.html#ad84a1c137f273772bcba266e0a671d33">USBMINUS</a>     ;[12] check phase only <span class="keywordflow">if</span> D- changed
<a name="l00245"></a>00245     lpm                         ;[13]
<a name="l00246"></a>00246     in      phase, <a class="code" href="usbdrv_8h.html#a85296740a603c928460d39ef9be869a4">USBIN</a>        ;[14] &lt;- phase (one cycle too late)
<a name="l00247"></a>00247     ori     shift, 1 &lt;&lt; 1       ;[15]
<a name="l00248"></a>00248     nop                         ;[16]
<a name="l00249"></a>00249 bit2AfterSet:
<a name="l00250"></a>00250     ifioclr <a class="code" href="usbdrv_8h.html#a85296740a603c928460d39ef9be869a4">USBIN</a>, <a class="code" href="usbdrv_8h.html#ad84a1c137f273772bcba266e0a671d33">USBMINUS</a>     ;[17] &lt;--- sample 2
<a name="l00251"></a>00251     rjmp    bit2IsClr           ;[18]
<a name="l00252"></a>00252     andi    shift, ~(7 &lt;&lt; 2)    ;[19]
<a name="l00253"></a>00253     breq    unstuff2s           ;[20]
<a name="l00254"></a>00254     in      phase, <a class="code" href="usbdrv_8h.html#a85296740a603c928460d39ef9be869a4">USBIN</a>        ;[21] &lt;- phase
<a name="l00255"></a>00255     rjmp    bit3AfterSet        ;[22]
<a name="l00256"></a>00256 unstuff2s:
<a name="l00257"></a>00257     in      phase, <a class="code" href="usbdrv_8h.html#a85296740a603c928460d39ef9be869a4">USBIN</a>        ;[22] &lt;- phase (one cycle too late)
<a name="l00258"></a>00258     andi    fix, ~(1 &lt;&lt; 2)      ;[23]
<a name="l00259"></a>00259     <a class="code" href="usbportability_8h.html#a62df5117c12fbb897e5d6956620d794b">nop2</a>                        ;[16]
<a name="l00260"></a>00260     <a class="code" href="usbportability_8h.html#a62df5117c12fbb897e5d6956620d794b">nop2</a>                        ;[18]
<a name="l00261"></a>00261 bit2IsClr:
<a name="l00262"></a>00262     ifrset  phase, <a class="code" href="usbdrv_8h.html#ad84a1c137f273772bcba266e0a671d33">USBMINUS</a>     ;[20] check phase only <span class="keywordflow">if</span> D- changed
<a name="l00263"></a>00263     lpm                         ;[21]
<a name="l00264"></a>00264     in      phase, <a class="code" href="usbdrv_8h.html#a85296740a603c928460d39ef9be869a4">USBIN</a>        ;[22] &lt;- phase (one cycle too late)
<a name="l00265"></a>00265     ori     shift, 1 &lt;&lt; 2       ;[23]
<a name="l00266"></a>00266 bit3AfterClr:
<a name="l00267"></a>00267     st      y+, data            ;[24]
<a name="l00268"></a>00268 entryAfterClr:
<a name="l00269"></a>00269     ifioset <a class="code" href="usbdrv_8h.html#a85296740a603c928460d39ef9be869a4">USBIN</a>, <a class="code" href="usbdrv_8h.html#ad84a1c137f273772bcba266e0a671d33">USBMINUS</a>     ;[26] &lt;--- sample 3
<a name="l00270"></a>00270     rjmp    bit3IsSet           ;[27]
<a name="l00271"></a>00271     andi    shift, ~(7 &lt;&lt; 3)    ;[28]
<a name="l00272"></a>00272     breq    unstuff3c           ;[29]
<a name="l00273"></a>00273     in      phase, <a class="code" href="usbdrv_8h.html#a85296740a603c928460d39ef9be869a4">USBIN</a>        ;[30] &lt;- phase
<a name="l00274"></a>00274     rjmp    bit4AfterClr        ;[31]
<a name="l00275"></a>00275 unstuff3c:
<a name="l00276"></a>00276     in      phase, <a class="code" href="usbdrv_8h.html#a85296740a603c928460d39ef9be869a4">USBIN</a>        ;[31] &lt;- phase (one cycle too late)
<a name="l00277"></a>00277     andi    fix, ~(1 &lt;&lt; 3)      ;[32]
<a name="l00278"></a>00278     <a class="code" href="usbportability_8h.html#a62df5117c12fbb897e5d6956620d794b">nop2</a>                        ;[25]
<a name="l00279"></a>00279     <a class="code" href="usbportability_8h.html#a62df5117c12fbb897e5d6956620d794b">nop2</a>                        ;[27]
<a name="l00280"></a>00280 bit3IsSet:
<a name="l00281"></a>00281     ifrclr  phase, <a class="code" href="usbdrv_8h.html#ad84a1c137f273772bcba266e0a671d33">USBMINUS</a>     ;[29] check phase only <span class="keywordflow">if</span> D- changed
<a name="l00282"></a>00282     lpm                         ;[30]
<a name="l00283"></a>00283     in      phase, <a class="code" href="usbdrv_8h.html#a85296740a603c928460d39ef9be869a4">USBIN</a>        ;[31] &lt;- phase (one cycle too late)
<a name="l00284"></a>00284     ori     shift, 1 &lt;&lt; 3       ;[32]
<a name="l00285"></a>00285 bit4AfterSet:
<a name="l00286"></a>00286     mov     data, fix           ;[33] undo <span class="keyword">this</span> move by swapping defines
<a name="l00287"></a>00287 <span class="preprocessor">#undef  fix</span>
<a name="l00288"></a>00288 <span class="preprocessor"></span><span class="preprocessor">#define fix     x1</span>
<a name="l00289"></a>00289 <span class="preprocessor"></span><span class="preprocessor">#undef  data</span>
<a name="l00290"></a>00290 <span class="preprocessor"></span><span class="preprocessor">#define data    x2</span>
<a name="l00291"></a>00291 <span class="preprocessor"></span>    ifioclr <a class="code" href="usbdrv_8h.html#a85296740a603c928460d39ef9be869a4">USBIN</a>, <a class="code" href="usbdrv_8h.html#ad84a1c137f273772bcba266e0a671d33">USBMINUS</a>     ;[34] &lt;--- sample 4
<a name="l00292"></a>00292     rjmp    bit4IsClr           ;[35]
<a name="l00293"></a>00293     andi    shift, ~(7 &lt;&lt; 4)    ;[36]
<a name="l00294"></a>00294     breq    unstuff4s           ;[37]
<a name="l00295"></a>00295     in      phase, <a class="code" href="usbdrv_8h.html#a85296740a603c928460d39ef9be869a4">USBIN</a>        ;[38] &lt;- phase
<a name="l00296"></a>00296     rjmp    bit5AfterSet        ;[39]
<a name="l00297"></a>00297 unstuff4s:
<a name="l00298"></a>00298     in      phase, <a class="code" href="usbdrv_8h.html#a85296740a603c928460d39ef9be869a4">USBIN</a>        ;[39] &lt;- phase (one cycle too late)
<a name="l00299"></a>00299     andi    fix, ~(1 &lt;&lt; 4)      ;[40]
<a name="l00300"></a>00300     <a class="code" href="usbportability_8h.html#a62df5117c12fbb897e5d6956620d794b">nop2</a>                        ;[33]
<a name="l00301"></a>00301     <a class="code" href="usbportability_8h.html#a62df5117c12fbb897e5d6956620d794b">nop2</a>                        ;[35]
<a name="l00302"></a>00302 bit4IsClr:
<a name="l00303"></a>00303     ifrset  phase, <a class="code" href="usbdrv_8h.html#ad84a1c137f273772bcba266e0a671d33">USBMINUS</a>     ;[37] check phase only <span class="keywordflow">if</span> D- changed
<a name="l00304"></a>00304     lpm                         ;[38]
<a name="l00305"></a>00305     in      phase, <a class="code" href="usbdrv_8h.html#a85296740a603c928460d39ef9be869a4">USBIN</a>        ;[39] &lt;- phase (one cycle too late)
<a name="l00306"></a>00306     ori     shift, 1 &lt;&lt; 4       ;[40]
<a name="l00307"></a>00307 bit5AfterClr:
<a name="l00308"></a>00308     ser     data                ;[41]
<a name="l00309"></a>00309     ifioset <a class="code" href="usbdrv_8h.html#a85296740a603c928460d39ef9be869a4">USBIN</a>, <a class="code" href="usbdrv_8h.html#ad84a1c137f273772bcba266e0a671d33">USBMINUS</a>     ;[42] &lt;--- sample 5
<a name="l00310"></a>00310     rjmp    bit5IsSet           ;[43]
<a name="l00311"></a>00311     andi    shift, ~(7 &lt;&lt; 5)    ;[44]
<a name="l00312"></a>00312     breq    unstuff5c           ;[45]
<a name="l00313"></a>00313     in      phase, <a class="code" href="usbdrv_8h.html#a85296740a603c928460d39ef9be869a4">USBIN</a>        ;[46] &lt;- phase
<a name="l00314"></a>00314     rjmp    bit6AfterClr        ;[47]
<a name="l00315"></a>00315 unstuff5c:
<a name="l00316"></a>00316     in      phase, <a class="code" href="usbdrv_8h.html#a85296740a603c928460d39ef9be869a4">USBIN</a>        ;[47] &lt;- phase (one cycle too late)
<a name="l00317"></a>00317     andi    fix, ~(1 &lt;&lt; 5)      ;[48]
<a name="l00318"></a>00318     <a class="code" href="usbportability_8h.html#a62df5117c12fbb897e5d6956620d794b">nop2</a>                        ;[41]
<a name="l00319"></a>00319     <a class="code" href="usbportability_8h.html#a62df5117c12fbb897e5d6956620d794b">nop2</a>                        ;[43]
<a name="l00320"></a>00320 bit5IsSet:
<a name="l00321"></a>00321     ifrclr  phase, <a class="code" href="usbdrv_8h.html#ad84a1c137f273772bcba266e0a671d33">USBMINUS</a>     ;[45] check phase only <span class="keywordflow">if</span> D- changed
<a name="l00322"></a>00322     lpm                         ;[46]
<a name="l00323"></a>00323     in      phase, <a class="code" href="usbdrv_8h.html#a85296740a603c928460d39ef9be869a4">USBIN</a>        ;[47] &lt;- phase (one cycle too late)
<a name="l00324"></a>00324     ori     shift, 1 &lt;&lt; 5       ;[48]
<a name="l00325"></a>00325 bit6AfterSet:
<a name="l00326"></a>00326     subi    cnt, 1              ;[49]
<a name="l00327"></a>00327     brcs    jumpToOverflow      ;[50]
<a name="l00328"></a>00328     ifioclr <a class="code" href="usbdrv_8h.html#a85296740a603c928460d39ef9be869a4">USBIN</a>, <a class="code" href="usbdrv_8h.html#ad84a1c137f273772bcba266e0a671d33">USBMINUS</a>     ;[51] &lt;--- sample 6
<a name="l00329"></a>00329     rjmp    bit6IsClr           ;[52]
<a name="l00330"></a>00330     andi    shift, ~(3 &lt;&lt; 6)    ;[53]
<a name="l00331"></a>00331     cpi     shift, 2            ;[54]
<a name="l00332"></a>00332     in      phase, <a class="code" href="usbdrv_8h.html#a85296740a603c928460d39ef9be869a4">USBIN</a>        ;[55] &lt;- phase
<a name="l00333"></a>00333     brlt    unstuff6s           ;[56]
<a name="l00334"></a>00334     rjmp    bit7AfterSet        ;[57]
<a name="l00335"></a>00335 
<a name="l00336"></a>00336 jumpToOverflow:
<a name="l00337"></a>00337     rjmp    overflow
<a name="l00338"></a>00338 
<a name="l00339"></a>00339 unstuff6s:
<a name="l00340"></a>00340     andi    fix, ~(1 &lt;&lt; 6)      ;[50]
<a name="l00341"></a>00341     lpm                         ;[51]
<a name="l00342"></a>00342 bit6IsClr:
<a name="l00343"></a>00343     ifrset  phase, <a class="code" href="usbdrv_8h.html#ad84a1c137f273772bcba266e0a671d33">USBMINUS</a>     ;[54] check phase only <span class="keywordflow">if</span> D- changed
<a name="l00344"></a>00344     lpm                         ;[55]
<a name="l00345"></a>00345     in      phase, <a class="code" href="usbdrv_8h.html#a85296740a603c928460d39ef9be869a4">USBIN</a>        ;[56] &lt;- phase (one cycle too late)
<a name="l00346"></a>00346     ori     shift, 1 &lt;&lt; 6       ;[57]
<a name="l00347"></a>00347     nop                         ;[58]
<a name="l00348"></a>00348 bit7AfterClr:
<a name="l00349"></a>00349     ifioset <a class="code" href="usbdrv_8h.html#a85296740a603c928460d39ef9be869a4">USBIN</a>, <a class="code" href="usbdrv_8h.html#ad84a1c137f273772bcba266e0a671d33">USBMINUS</a>     ;[59] &lt;--- sample 7
<a name="l00350"></a>00350     rjmp    bit7IsSet           ;[60]
<a name="l00351"></a>00351     andi    shift, ~(1 &lt;&lt; 7)    ;[61]
<a name="l00352"></a>00352     cpi     shift, 4            ;[62]
<a name="l00353"></a>00353     in      phase, <a class="code" href="usbdrv_8h.html#a85296740a603c928460d39ef9be869a4">USBIN</a>        ;[63] &lt;- phase
<a name="l00354"></a>00354     brlt    unstuff7c           ;[64]
<a name="l00355"></a>00355     rjmp    bit0AfterClr        ;[65] -&gt; [00] == [67]
<a name="l00356"></a>00356 unstuff7c:
<a name="l00357"></a>00357     andi    fix, ~(1 &lt;&lt; 7)      ;[58]
<a name="l00358"></a>00358     nop                         ;[59]
<a name="l00359"></a>00359     rjmp    bit7IsSet           ;[60]
<a name="l00360"></a>00360 
<a name="l00361"></a>00361 bit7IsClr:
<a name="l00362"></a>00362     ifrset  phase, <a class="code" href="usbdrv_8h.html#ad84a1c137f273772bcba266e0a671d33">USBMINUS</a>     ;[62] check phase only <span class="keywordflow">if</span> D- changed
<a name="l00363"></a>00363     lpm                         ;[63]
<a name="l00364"></a>00364     in      phase, <a class="code" href="usbdrv_8h.html#a85296740a603c928460d39ef9be869a4">USBIN</a>        ;[64] &lt;- phase (one cycle too late)
<a name="l00365"></a>00365     ori     shift, 1 &lt;&lt; 7       ;[65]
<a name="l00366"></a>00366     nop                         ;[66]
<a name="l00367"></a>00367 ;;;;rjmp    bit0AfterClr        ; -&gt; [00] == [67] moved block up to save jump
<a name="l00368"></a>00368 bit0AfterClr:
<a name="l00369"></a>00369     eor     fix, shift          ;[00]
<a name="l00370"></a>00370 <span class="preprocessor">#undef  fix</span>
<a name="l00371"></a>00371 <span class="preprocessor"></span><span class="preprocessor">#define fix     x2</span>
<a name="l00372"></a>00372 <span class="preprocessor"></span><span class="preprocessor">#undef  data</span>
<a name="l00373"></a>00373 <span class="preprocessor"></span><span class="preprocessor">#define data    x1  </span><span class="comment">/* we now have result in data, fix is reset to 0xff */</span>
<a name="l00374"></a>00374     ifioset <a class="code" href="usbdrv_8h.html#a85296740a603c928460d39ef9be869a4">USBIN</a>, <a class="code" href="usbdrv_8h.html#ad84a1c137f273772bcba266e0a671d33">USBMINUS</a>     ;[01] &lt;--- sample 0
<a name="l00375"></a>00375     rjmp    bit0IsSet           ;[02]
<a name="l00376"></a>00376     andi    shift, ~(7 &lt;&lt; 0)    ;[03]
<a name="l00377"></a>00377     breq    unstuff0c           ;[04]
<a name="l00378"></a>00378     in      phase, <a class="code" href="usbdrv_8h.html#a85296740a603c928460d39ef9be869a4">USBIN</a>        ;[05] &lt;- phase
<a name="l00379"></a>00379     rjmp    bit1AfterClr        ;[06]
<a name="l00380"></a>00380 unstuff0c:
<a name="l00381"></a>00381     in      phase, <a class="code" href="usbdrv_8h.html#a85296740a603c928460d39ef9be869a4">USBIN</a>        ;[06] &lt;- phase (one cycle too late)
<a name="l00382"></a>00382     andi    fix, ~(1 &lt;&lt; 0)      ;[07]
<a name="l00383"></a>00383     ifioclr <a class="code" href="usbdrv_8h.html#a85296740a603c928460d39ef9be869a4">USBIN</a>, <a class="code" href="usbdrv_8h.html#ad84a1c137f273772bcba266e0a671d33">USBMINUS</a>     ;[00]
<a name="l00384"></a>00384     ifioset <a class="code" href="usbdrv_8h.html#a85296740a603c928460d39ef9be869a4">USBIN</a>, <a class="code" href="usbdrv_8h.html#aead1b3d815aa9612adc498d5a4b7d6d4">USBPLUS</a>      ;[01]
<a name="l00385"></a>00385     rjmp    bit0IsSet           ;[02] executed <span class="keywordflow">if</span> first expr <span class="keyword">false</span> or second <span class="keyword">true</span>
<a name="l00386"></a>00386     rjmp    se0AndStore         ;[03] executed only <span class="keywordflow">if</span> both bits 0
<a name="l00387"></a>00387 bit0IsSet:
<a name="l00388"></a>00388     ifrclr  phase, <a class="code" href="usbdrv_8h.html#ad84a1c137f273772bcba266e0a671d33">USBMINUS</a>     ;[04] check phase only <span class="keywordflow">if</span> D- changed
<a name="l00389"></a>00389     lpm                         ;[05]
<a name="l00390"></a>00390     in      phase, <a class="code" href="usbdrv_8h.html#a85296740a603c928460d39ef9be869a4">USBIN</a>        ;[06] &lt;- phase (one cycle too late)
<a name="l00391"></a>00391     ori     shift, 1 &lt;&lt; 0       ;[07]
<a name="l00392"></a>00392 bit1AfterSet:
<a name="l00393"></a>00393     andi    shift, ~(7 &lt;&lt; 1)    ;[08] compensated by <span class="stringliteral">&quot;ori shift, 1&lt;&lt;1&quot;</span> <span class="keywordflow">if</span> bit1IsClr
<a name="l00394"></a>00394     ifioclr <a class="code" href="usbdrv_8h.html#a85296740a603c928460d39ef9be869a4">USBIN</a>, <a class="code" href="usbdrv_8h.html#ad84a1c137f273772bcba266e0a671d33">USBMINUS</a>     ;[09] &lt;--- sample 1
<a name="l00395"></a>00395     rjmp    bit1IsClr           ;[10]
<a name="l00396"></a>00396     breq    unstuff1s           ;[11]
<a name="l00397"></a>00397     <a class="code" href="usbportability_8h.html#a62df5117c12fbb897e5d6956620d794b">nop2</a>                        ;[12] <span class="keywordflow">do</span> not check <span class="keywordflow">for</span> SE0 <span class="keywordflow">if</span> bit 0 was 1
<a name="l00398"></a>00398     in      phase, <a class="code" href="usbdrv_8h.html#a85296740a603c928460d39ef9be869a4">USBIN</a>        ;[14] &lt;- phase (one cycle too late)
<a name="l00399"></a>00399     rjmp    bit2AfterSet        ;[15]
<a name="l00400"></a>00400 unstuff1s:
<a name="l00401"></a>00401     in      phase, <a class="code" href="usbdrv_8h.html#a85296740a603c928460d39ef9be869a4">USBIN</a>        ;[13] &lt;- phase
<a name="l00402"></a>00402     andi    fix, ~(1 &lt;&lt; 1)      ;[14]
<a name="l00403"></a>00403     lpm                         ;[07]
<a name="l00404"></a>00404     <a class="code" href="usbportability_8h.html#a62df5117c12fbb897e5d6956620d794b">nop2</a>                        ;[10]
<a name="l00405"></a>00405 bit1IsClr:
<a name="l00406"></a>00406     ifrset  phase, <a class="code" href="usbdrv_8h.html#ad84a1c137f273772bcba266e0a671d33">USBMINUS</a>     ;[12] check phase only <span class="keywordflow">if</span> D- changed
<a name="l00407"></a>00407     lpm                         ;[13]
<a name="l00408"></a>00408     in      phase, <a class="code" href="usbdrv_8h.html#a85296740a603c928460d39ef9be869a4">USBIN</a>        ;[14] &lt;- phase (one cycle too late)
<a name="l00409"></a>00409     ori     shift, 1 &lt;&lt; 1       ;[15]
<a name="l00410"></a>00410     nop                         ;[16]
<a name="l00411"></a>00411 bit2AfterClr:
<a name="l00412"></a>00412     ifioset <a class="code" href="usbdrv_8h.html#a85296740a603c928460d39ef9be869a4">USBIN</a>, <a class="code" href="usbdrv_8h.html#ad84a1c137f273772bcba266e0a671d33">USBMINUS</a>     ;[17] &lt;--- sample 2
<a name="l00413"></a>00413     rjmp    bit2IsSet           ;[18]
<a name="l00414"></a>00414     andi    shift, ~(7 &lt;&lt; 2)    ;[19]
<a name="l00415"></a>00415     breq    unstuff2c           ;[20]
<a name="l00416"></a>00416     in      phase, <a class="code" href="usbdrv_8h.html#a85296740a603c928460d39ef9be869a4">USBIN</a>        ;[21] &lt;- phase
<a name="l00417"></a>00417     rjmp    bit3AfterClr        ;[22]
<a name="l00418"></a>00418 unstuff2c:
<a name="l00419"></a>00419     in      phase, <a class="code" href="usbdrv_8h.html#a85296740a603c928460d39ef9be869a4">USBIN</a>        ;[22] &lt;- phase (one cycle too late)
<a name="l00420"></a>00420     andi    fix, ~(1 &lt;&lt; 2)      ;[23]
<a name="l00421"></a>00421     <a class="code" href="usbportability_8h.html#a62df5117c12fbb897e5d6956620d794b">nop2</a>                        ;[16]
<a name="l00422"></a>00422     <a class="code" href="usbportability_8h.html#a62df5117c12fbb897e5d6956620d794b">nop2</a>                        ;[18]
<a name="l00423"></a>00423 bit2IsSet:
<a name="l00424"></a>00424     ifrclr  phase, <a class="code" href="usbdrv_8h.html#ad84a1c137f273772bcba266e0a671d33">USBMINUS</a>     ;[20] check phase only <span class="keywordflow">if</span> D- changed
<a name="l00425"></a>00425     lpm                         ;[21]
<a name="l00426"></a>00426     in      phase, <a class="code" href="usbdrv_8h.html#a85296740a603c928460d39ef9be869a4">USBIN</a>        ;[22] &lt;- phase (one cycle too late)
<a name="l00427"></a>00427     ori     shift, 1 &lt;&lt; 2       ;[23]
<a name="l00428"></a>00428 bit3AfterSet:
<a name="l00429"></a>00429     st      y+, data            ;[24]
<a name="l00430"></a>00430 entryAfterSet:
<a name="l00431"></a>00431     ifioclr <a class="code" href="usbdrv_8h.html#a85296740a603c928460d39ef9be869a4">USBIN</a>, <a class="code" href="usbdrv_8h.html#ad84a1c137f273772bcba266e0a671d33">USBMINUS</a>     ;[26] &lt;--- sample 3
<a name="l00432"></a>00432     rjmp    bit3IsClr           ;[27]
<a name="l00433"></a>00433     andi    shift, ~(7 &lt;&lt; 3)    ;[28]
<a name="l00434"></a>00434     breq    unstuff3s           ;[29]
<a name="l00435"></a>00435     in      phase, <a class="code" href="usbdrv_8h.html#a85296740a603c928460d39ef9be869a4">USBIN</a>        ;[30] &lt;- phase
<a name="l00436"></a>00436     rjmp    bit4AfterSet        ;[31]
<a name="l00437"></a>00437 unstuff3s:
<a name="l00438"></a>00438     in      phase, <a class="code" href="usbdrv_8h.html#a85296740a603c928460d39ef9be869a4">USBIN</a>        ;[31] &lt;- phase (one cycle too late)
<a name="l00439"></a>00439     andi    fix, ~(1 &lt;&lt; 3)      ;[32]
<a name="l00440"></a>00440     <a class="code" href="usbportability_8h.html#a62df5117c12fbb897e5d6956620d794b">nop2</a>                        ;[25]
<a name="l00441"></a>00441     <a class="code" href="usbportability_8h.html#a62df5117c12fbb897e5d6956620d794b">nop2</a>                        ;[27]
<a name="l00442"></a>00442 bit3IsClr:
<a name="l00443"></a>00443     ifrset  phase, <a class="code" href="usbdrv_8h.html#ad84a1c137f273772bcba266e0a671d33">USBMINUS</a>     ;[29] check phase only <span class="keywordflow">if</span> D- changed
<a name="l00444"></a>00444     lpm                         ;[30]
<a name="l00445"></a>00445     in      phase, <a class="code" href="usbdrv_8h.html#a85296740a603c928460d39ef9be869a4">USBIN</a>        ;[31] &lt;- phase (one cycle too late)
<a name="l00446"></a>00446     ori     shift, 1 &lt;&lt; 3       ;[32]
<a name="l00447"></a>00447 bit4AfterClr:
<a name="l00448"></a>00448     mov     data, fix           ;[33] undo <span class="keyword">this</span> move by swapping defines
<a name="l00449"></a>00449 <span class="preprocessor">#undef  fix</span>
<a name="l00450"></a>00450 <span class="preprocessor"></span><span class="preprocessor">#define fix     x1</span>
<a name="l00451"></a>00451 <span class="preprocessor"></span><span class="preprocessor">#undef  data</span>
<a name="l00452"></a>00452 <span class="preprocessor"></span><span class="preprocessor">#define data    x2</span>
<a name="l00453"></a>00453 <span class="preprocessor"></span>    ifioset <a class="code" href="usbdrv_8h.html#a85296740a603c928460d39ef9be869a4">USBIN</a>, <a class="code" href="usbdrv_8h.html#ad84a1c137f273772bcba266e0a671d33">USBMINUS</a>     ;[34] &lt;--- sample 4
<a name="l00454"></a>00454     rjmp    bit4IsSet           ;[35]
<a name="l00455"></a>00455     andi    shift, ~(7 &lt;&lt; 4)    ;[36]
<a name="l00456"></a>00456     breq    unstuff4c           ;[37]
<a name="l00457"></a>00457     in      phase, <a class="code" href="usbdrv_8h.html#a85296740a603c928460d39ef9be869a4">USBIN</a>        ;[38] &lt;- phase
<a name="l00458"></a>00458     rjmp    bit5AfterClr        ;[39]
<a name="l00459"></a>00459 unstuff4c:
<a name="l00460"></a>00460     in      phase, <a class="code" href="usbdrv_8h.html#a85296740a603c928460d39ef9be869a4">USBIN</a>        ;[39] &lt;- phase (one cycle too late)
<a name="l00461"></a>00461     andi    fix, ~(1 &lt;&lt; 4)      ;[40]
<a name="l00462"></a>00462     <a class="code" href="usbportability_8h.html#a62df5117c12fbb897e5d6956620d794b">nop2</a>                        ;[33]
<a name="l00463"></a>00463     <a class="code" href="usbportability_8h.html#a62df5117c12fbb897e5d6956620d794b">nop2</a>                        ;[35]
<a name="l00464"></a>00464 bit4IsSet:
<a name="l00465"></a>00465     ifrclr  phase, <a class="code" href="usbdrv_8h.html#ad84a1c137f273772bcba266e0a671d33">USBMINUS</a>     ;[37] check phase only <span class="keywordflow">if</span> D- changed
<a name="l00466"></a>00466     lpm                         ;[38]
<a name="l00467"></a>00467     in      phase, <a class="code" href="usbdrv_8h.html#a85296740a603c928460d39ef9be869a4">USBIN</a>        ;[39] &lt;- phase (one cycle too late)
<a name="l00468"></a>00468     ori     shift, 1 &lt;&lt; 4       ;[40]
<a name="l00469"></a>00469 bit5AfterSet:
<a name="l00470"></a>00470     ser     data                ;[41]
<a name="l00471"></a>00471     ifioclr <a class="code" href="usbdrv_8h.html#a85296740a603c928460d39ef9be869a4">USBIN</a>, <a class="code" href="usbdrv_8h.html#ad84a1c137f273772bcba266e0a671d33">USBMINUS</a>     ;[42] &lt;--- sample 5
<a name="l00472"></a>00472     rjmp    bit5IsClr           ;[43]
<a name="l00473"></a>00473     andi    shift, ~(7 &lt;&lt; 5)    ;[44]
<a name="l00474"></a>00474     breq    unstuff5s           ;[45]
<a name="l00475"></a>00475     in      phase, <a class="code" href="usbdrv_8h.html#a85296740a603c928460d39ef9be869a4">USBIN</a>        ;[46] &lt;- phase
<a name="l00476"></a>00476     rjmp    bit6AfterSet        ;[47]
<a name="l00477"></a>00477 unstuff5s:
<a name="l00478"></a>00478     in      phase, <a class="code" href="usbdrv_8h.html#a85296740a603c928460d39ef9be869a4">USBIN</a>        ;[47] &lt;- phase (one cycle too late)
<a name="l00479"></a>00479     andi    fix, ~(1 &lt;&lt; 5)      ;[48]
<a name="l00480"></a>00480     <a class="code" href="usbportability_8h.html#a62df5117c12fbb897e5d6956620d794b">nop2</a>                        ;[41]
<a name="l00481"></a>00481     <a class="code" href="usbportability_8h.html#a62df5117c12fbb897e5d6956620d794b">nop2</a>                        ;[43]
<a name="l00482"></a>00482 bit5IsClr:
<a name="l00483"></a>00483     ifrset  phase, <a class="code" href="usbdrv_8h.html#ad84a1c137f273772bcba266e0a671d33">USBMINUS</a>     ;[45] check phase only <span class="keywordflow">if</span> D- changed
<a name="l00484"></a>00484     lpm                         ;[46]
<a name="l00485"></a>00485     in      phase, <a class="code" href="usbdrv_8h.html#a85296740a603c928460d39ef9be869a4">USBIN</a>        ;[47] &lt;- phase (one cycle too late)
<a name="l00486"></a>00486     ori     shift, 1 &lt;&lt; 5       ;[48]
<a name="l00487"></a>00487 bit6AfterClr:
<a name="l00488"></a>00488     subi    cnt, 1              ;[49]
<a name="l00489"></a>00489     brcs    overflow            ;[50]
<a name="l00490"></a>00490     ifioset <a class="code" href="usbdrv_8h.html#a85296740a603c928460d39ef9be869a4">USBIN</a>, <a class="code" href="usbdrv_8h.html#ad84a1c137f273772bcba266e0a671d33">USBMINUS</a>     ;[51] &lt;--- sample 6
<a name="l00491"></a>00491     rjmp    bit6IsSet           ;[52]
<a name="l00492"></a>00492     andi    shift, ~(3 &lt;&lt; 6)    ;[53]
<a name="l00493"></a>00493     cpi     shift, 2            ;[54]
<a name="l00494"></a>00494     in      phase, <a class="code" href="usbdrv_8h.html#a85296740a603c928460d39ef9be869a4">USBIN</a>        ;[55] &lt;- phase
<a name="l00495"></a>00495     brlt    unstuff6c           ;[56]
<a name="l00496"></a>00496     rjmp    bit7AfterClr        ;[57]
<a name="l00497"></a>00497 unstuff6c:
<a name="l00498"></a>00498     andi    fix, ~(1 &lt;&lt; 6)      ;[50]
<a name="l00499"></a>00499     lpm                         ;[51]
<a name="l00500"></a>00500 bit6IsSet:
<a name="l00501"></a>00501     ifrclr  phase, <a class="code" href="usbdrv_8h.html#ad84a1c137f273772bcba266e0a671d33">USBMINUS</a>     ;[54] check phase only <span class="keywordflow">if</span> D- changed
<a name="l00502"></a>00502     lpm                         ;[55]
<a name="l00503"></a>00503     in      phase, <a class="code" href="usbdrv_8h.html#a85296740a603c928460d39ef9be869a4">USBIN</a>        ;[56] &lt;- phase (one cycle too late)
<a name="l00504"></a>00504     ori     shift, 1 &lt;&lt; 6       ;[57]
<a name="l00505"></a>00505 bit7AfterSet:
<a name="l00506"></a>00506     ifioclr <a class="code" href="usbdrv_8h.html#a85296740a603c928460d39ef9be869a4">USBIN</a>, <a class="code" href="usbdrv_8h.html#ad84a1c137f273772bcba266e0a671d33">USBMINUS</a>     ;[59] &lt;--- sample 7
<a name="l00507"></a>00507     rjmp    bit7IsClr           ;[60]
<a name="l00508"></a>00508     andi    shift, ~(1 &lt;&lt; 7)    ;[61]
<a name="l00509"></a>00509     cpi     shift, 4            ;[62]
<a name="l00510"></a>00510     in      phase, <a class="code" href="usbdrv_8h.html#a85296740a603c928460d39ef9be869a4">USBIN</a>        ;[63] &lt;- phase
<a name="l00511"></a>00511     brlt    unstuff7s           ;[64]
<a name="l00512"></a>00512     rjmp    bit0AfterSet        ;[65] -&gt; [00] == [67]
<a name="l00513"></a>00513 unstuff7s:
<a name="l00514"></a>00514     andi    fix, ~(1 &lt;&lt; 7)      ;[58]
<a name="l00515"></a>00515     nop                         ;[59]
<a name="l00516"></a>00516     rjmp    bit7IsClr           ;[60]
<a name="l00517"></a>00517 
<a name="l00518"></a>00518 <a class="code" href="usbportability_8h.html#a27188a3f4bdad4750865cc4b0d001559">macro</a> POP_STANDARD ; 14 cycles
<a name="l00519"></a>00519     pop     r0
<a name="l00520"></a>00520     pop     cnt
<a name="l00521"></a>00521     pop     x3
<a name="l00522"></a>00522     pop     x2
<a name="l00523"></a>00523     pop     x1
<a name="l00524"></a>00524     pop     shift
<a name="l00525"></a>00525     pop     YH
<a name="l00526"></a>00526     <a class="code" href="usbportability_8h.html#a42431a55be9ecfc03292cc1601e5c4d9">endm</a>
<a name="l00527"></a>00527 <a class="code" href="usbportability_8h.html#a27188a3f4bdad4750865cc4b0d001559">macro</a> POP_RETI     ; 5 cycles
<a name="l00528"></a>00528     pop     YL
<a name="l00529"></a>00529     out     SREG, YL
<a name="l00530"></a>00530     pop     YL
<a name="l00531"></a>00531     <a class="code" href="usbportability_8h.html#a42431a55be9ecfc03292cc1601e5c4d9">endm</a>
<a name="l00532"></a>00532 
<a name="l00533"></a>00533 <span class="preprocessor">#include &quot;<a class="code" href="asmcommon_8inc.html">asmcommon.inc</a>&quot;</span>
<a name="l00534"></a>00534 
<a name="l00535"></a>00535 ;----------------------------------------------------------------------------
<a name="l00536"></a>00536 ; Transmitting data
<a name="l00537"></a>00537 ;----------------------------------------------------------------------------
<a name="l00538"></a>00538 
<a name="l00539"></a>00539 txByteLoop:
<a name="l00540"></a>00540 txBitloop:
<a name="l00541"></a>00541 stuffN1Delay:                   ;     [03]
<a name="l00542"></a>00542     ror     shift               ;[-5] [11] [63]
<a name="l00543"></a>00543     brcc    doExorN1            ;[-4]      [64]
<a name="l00544"></a>00544     subi    x3, 1               ;[-3]
<a name="l00545"></a>00545     brne    commonN1            ;[-2]
<a name="l00546"></a>00546     lsl     shift               ;[-1] compensate ror after rjmp stuffDelay
<a name="l00547"></a>00547     nop                         ;[00] stuffing consists of just waiting 8 cycles
<a name="l00548"></a>00548     rjmp    stuffN1Delay        ;[01] after ror, C bit is reliably clear
<a name="l00549"></a>00549 
<a name="l00550"></a>00550 sendNakAndReti:
<a name="l00551"></a>00551     ldi     cnt, <a class="code" href="usbdrv_8h.html#a481d1276a9efab04a3ab871b87771aac">USBPID_NAK</a> ;[-19]
<a name="l00552"></a>00552     rjmp    sendCntAndReti  ;[-18]
<a name="l00553"></a>00553 sendAckAndReti:
<a name="l00554"></a>00554     ldi     cnt, <a class="code" href="usbdrv_8h.html#a7f9994b8bc3a4864604aa8041ed90faf">USBPID_ACK</a> ;[-17]
<a name="l00555"></a>00555 sendCntAndReti:
<a name="l00556"></a>00556     mov     r0, cnt         ;[-16]
<a name="l00557"></a>00557     ldi     YL, 0           ;[-15] R0 address is 0
<a name="l00558"></a>00558     ldi     YH, 0           ;[-14]
<a name="l00559"></a>00559     ldi     cnt, 2          ;[-13]
<a name="l00560"></a>00560 ;   rjmp    usbSendAndReti      fallthrough
<a name="l00561"></a>00561 
<a name="l00562"></a>00562 ; USB spec says:
<a name="l00563"></a>00563 ; idle = J
<a name="l00564"></a>00564 ; J = (D+ = 0), (D- = 1) or <a class="code" href="usbdrv_8h.html#ad95fd90d841998e6b54cb99c49ee1247">USBOUT</a> = 0x01
<a name="l00565"></a>00565 ; K = (D+ = 1), (D- = 0) or USBOUT = 0x02
<a name="l00566"></a>00566 ; Spec allows 7.5 bit times from EOP to SOP <span class="keywordflow">for</span> replies (= 60 cycles)
<a name="l00567"></a>00567 
<a name="l00568"></a>00568 ;usbSend:
<a name="l00569"></a>00569 ;pointer to data in <span class="charliteral">&#39;Y&#39;</span>
<a name="l00570"></a>00570 ;number of bytes in <span class="stringliteral">&#39;cnt&#39;</span> -- including sync byte
<a name="l00571"></a>00571 ;uses: x1...x3, shift, cnt, Y [x1 = mirror <a class="code" href="usbdrv_8h.html#ad95fd90d841998e6b54cb99c49ee1247">USBOUT</a>, x2 = <a class="code" href="usbdrv_8h.html#a0140266b6db5af6ba9167f04a91ca076">USBMASK</a>, x3 = bitstuff cnt]
<a name="l00572"></a>00572 ;Numbers in brackets are time since first bit of sync pattern is sent (start of instruction)
<a name="l00573"></a>00573 usbSendAndReti:
<a name="l00574"></a>00574     in      x2, <a class="code" href="usbdrv_8h.html#a3ffc8a49ee40206cfce717574a1ccfea">USBDDR</a>          ;[-10] 10 cycles until SOP
<a name="l00575"></a>00575     ori     x2, <a class="code" href="usbdrv_8h.html#a0140266b6db5af6ba9167f04a91ca076">USBMASK</a>         ;[-9]
<a name="l00576"></a>00576     sbi     <a class="code" href="usbdrv_8h.html#ad95fd90d841998e6b54cb99c49ee1247">USBOUT</a>, <a class="code" href="usbdrv_8h.html#ad84a1c137f273772bcba266e0a671d33">USBMINUS</a>    ;[-8] prepare idle state; D+ and D- must have been 0 (no pullups)
<a name="l00577"></a>00577     out     USBDDR, x2          ;[-6] &lt;--- acquire bus
<a name="l00578"></a>00578     in      x1, <a class="code" href="usbdrv_8h.html#ad95fd90d841998e6b54cb99c49ee1247">USBOUT</a>          ;[-5] port mirror <span class="keywordflow">for</span> tx loop
<a name="l00579"></a>00579     ldi     shift, 0x40         ;[-4] sync byte is first byte sent (we enter loop after ror)
<a name="l00580"></a>00580     ldi     x2, <a class="code" href="usbdrv_8h.html#a0140266b6db5af6ba9167f04a91ca076">USBMASK</a>         ;[-3]
<a name="l00581"></a>00581 doExorN1:
<a name="l00582"></a>00582     eor     x1, x2              ;[-2] [06] [62]
<a name="l00583"></a>00583     ldi     x3, 6               ;[-1] [07] [63]
<a name="l00584"></a>00584 commonN1:
<a name="l00585"></a>00585 stuffN2Delay:
<a name="l00586"></a>00586     out     <a class="code" href="usbdrv_8h.html#ad95fd90d841998e6b54cb99c49ee1247">USBOUT</a>, x1          ;[00] [08] [64] &lt;--- <span class="keyword">set</span> bit
<a name="l00587"></a>00587     ror     shift               ;[01]
<a name="l00588"></a>00588     brcc    doExorN2            ;[02]
<a name="l00589"></a>00589     subi    x3, 1               ;[03]
<a name="l00590"></a>00590     brne    commonN2            ;[04]
<a name="l00591"></a>00591     lsl     shift               ;[05] compensate ror after rjmp stuffDelay
<a name="l00592"></a>00592     rjmp    stuffN2Delay        ;[06] after ror, C bit is reliably clear
<a name="l00593"></a>00593 doExorN2:
<a name="l00594"></a>00594     eor     x1, x2              ;[04] [12]
<a name="l00595"></a>00595     ldi     x3, 6               ;[05] [13]
<a name="l00596"></a>00596 commonN2:
<a name="l00597"></a>00597     <a class="code" href="usbportability_8h.html#a62df5117c12fbb897e5d6956620d794b">nop2</a>                        ;[06] [14]
<a name="l00598"></a>00598     subi    cnt, 171            ;[08] [16] trick: (3 * 171) &amp; 0xff = 1
<a name="l00599"></a>00599     out     USBOUT, x1          ;[09] [17] &lt;--- <span class="keyword">set</span> bit
<a name="l00600"></a>00600     brcs    txBitloop           ;[10]      [27] [44]
<a name="l00601"></a>00601 
<a name="l00602"></a>00602 stuff6Delay:
<a name="l00603"></a>00603     ror     shift               ;[45] [53]
<a name="l00604"></a>00604     brcc    doExor6             ;[46]
<a name="l00605"></a>00605     subi    x3, 1               ;[47]
<a name="l00606"></a>00606     brne    common6             ;[48]
<a name="l00607"></a>00607     lsl     shift               ;[49] compensate ror after rjmp stuffDelay
<a name="l00608"></a>00608     nop                         ;[50] stuffing consists of just waiting 8 cycles
<a name="l00609"></a>00609     rjmp    stuff6Delay         ;[51] after ror, C bit is reliably clear
<a name="l00610"></a>00610 doExor6:
<a name="l00611"></a>00611     eor     x1, x2              ;[48] [56]
<a name="l00612"></a>00612     ldi     x3, 6               ;[49]
<a name="l00613"></a>00613 common6:
<a name="l00614"></a>00614 stuff7Delay:
<a name="l00615"></a>00615     ror     shift               ;[50] [58]
<a name="l00616"></a>00616     out     <a class="code" href="usbdrv_8h.html#ad95fd90d841998e6b54cb99c49ee1247">USBOUT</a>, x1          ;[51] &lt;--- <span class="keyword">set</span> bit
<a name="l00617"></a>00617     brcc    doExor7             ;[52]
<a name="l00618"></a>00618     subi    x3, 1               ;[53]
<a name="l00619"></a>00619     brne    common7             ;[54]
<a name="l00620"></a>00620     lsl     shift               ;[55] compensate ror after rjmp stuffDelay
<a name="l00621"></a>00621     rjmp    stuff7Delay         ;[56] after ror, C bit is reliably clear
<a name="l00622"></a>00622 doExor7:
<a name="l00623"></a>00623     eor     x1, x2              ;[54] [62]
<a name="l00624"></a>00624     ldi     x3, 6               ;[55]
<a name="l00625"></a>00625 common7:
<a name="l00626"></a>00626     ld      shift, y+           ;[56]
<a name="l00627"></a>00627     nop                         ;[58]
<a name="l00628"></a>00628     tst     cnt                 ;[59]
<a name="l00629"></a>00629     out     <a class="code" href="usbdrv_8h.html#ad95fd90d841998e6b54cb99c49ee1247">USBOUT</a>, x1          ;[60] [00]&lt;--- <span class="keyword">set</span> bit
<a name="l00630"></a>00630     brne    txByteLoop          ;[61] [01]
<a name="l00631"></a>00631 ;make SE0:
<a name="l00632"></a>00632     cbr     x1, <a class="code" href="usbdrv_8h.html#a0140266b6db5af6ba9167f04a91ca076">USBMASK</a>         ;[02] prepare SE0 [spec says EOP may be 15 to 18 cycles]
<a name="l00633"></a>00633     lds     x2, <a class="code" href="usbdrv_8c.html#ab9c08d1850db1e4d9feea687bc129425">usbNewDeviceAddr</a>;[03]
<a name="l00634"></a>00634     lsl     x2                  ;[05] we compare with left shifted address
<a name="l00635"></a>00635     subi    YL, 2 + 0           ;[06] Only assign address on data packets, not ACK/NAK in r0
<a name="l00636"></a>00636     sbci    YH, 0               ;[07]
<a name="l00637"></a>00637     out     <a class="code" href="usbdrv_8h.html#ad95fd90d841998e6b54cb99c49ee1247">USBOUT</a>, x1          ;[00] &lt;-- out SE0 -- from now 2 bits = 16 cycles until bus idle
<a name="l00638"></a>00638 ;2006-03-06: moved transfer of <span class="keyword">new</span> address to <a class="code" href="usbdrv_8c.html#a3f91a04b325ad5232d270839891e5856">usbDeviceAddr</a> from C-Code to <span class="keyword">asm</span>:
<a name="l00639"></a>00639 ;<span class="keyword">set</span> address only after data packet was sent, not after handshake
<a name="l00640"></a>00640     breq    skipAddrAssign      ;[01]
<a name="l00641"></a>00641     sts     <a class="code" href="usbdrv_8c.html#a3f91a04b325ad5232d270839891e5856">usbDeviceAddr</a>, x2   ; <span class="keywordflow">if</span> not skipped: SE0 is one cycle longer
<a name="l00642"></a>00642 skipAddrAssign:
<a name="l00643"></a>00643 ;end of usbDeviceAddress transfer
<a name="l00644"></a>00644     ldi     x2, 1&lt;&lt;<a class="code" href="usbdrv_8h.html#abdde2e43a66667f867e3b9ad89a0a31a">USB_INTR_PENDING_BIT</a>;[03] int0 occurred during TX -- clear pending flag
<a name="l00645"></a>00645     USB_STORE_PENDING(x2)       ;[04]
<a name="l00646"></a>00646     ori     x1, <a class="code" href="usbdrv_8h.html#ac25f08289ea025246d9682f4ea84ff17">USBIDLE</a>         ;[05]
<a name="l00647"></a>00647     in      x2, <a class="code" href="usbdrv_8h.html#a3ffc8a49ee40206cfce717574a1ccfea">USBDDR</a>          ;[06]
<a name="l00648"></a>00648     cbr     x2, <a class="code" href="usbdrv_8h.html#a0140266b6db5af6ba9167f04a91ca076">USBMASK</a>         ;[07] <span class="keyword">set</span> both pins to input
<a name="l00649"></a>00649     mov     x3, x1              ;[08]
<a name="l00650"></a>00650     cbr     x3, <a class="code" href="usbdrv_8h.html#a0140266b6db5af6ba9167f04a91ca076">USBMASK</a>         ;[09] configure no pullup on both pins
<a name="l00651"></a>00651     lpm                         ;[10]
<a name="l00652"></a>00652     lpm                         ;[13]
<a name="l00653"></a>00653     out     <a class="code" href="usbdrv_8h.html#ad95fd90d841998e6b54cb99c49ee1247">USBOUT</a>, x1          ;[16] &lt;-- out J (idle) -- end of SE0 (EOP signal)
<a name="l00654"></a>00654     out     <a class="code" href="usbdrv_8h.html#a3ffc8a49ee40206cfce717574a1ccfea">USBDDR</a>, x2          ;[17] &lt;-- release bus now
<a name="l00655"></a>00655     out     <a class="code" href="usbdrv_8h.html#ad95fd90d841998e6b54cb99c49ee1247">USBOUT</a>, x3          ;[18] &lt;-- ensure no pull-up resistors are active
<a name="l00656"></a>00656     rjmp    doReturn
<a name="l00657"></a>00657 
<a name="l00658"></a>00658 
<a name="l00659"></a>00659 
<a name="l00660"></a>00660 <span class="comment">/*****************************************************************************</span>
<a name="l00661"></a>00661 <span class="comment">The following PHP script generates a code skeleton for the receiver routine:</span>
<a name="l00662"></a>00662 <span class="comment"></span>
<a name="l00663"></a>00663 <span class="comment">&lt;?php</span>
<a name="l00664"></a>00664 <span class="comment"></span>
<a name="l00665"></a><a class="code" href="usbdrvasm128_8inc.html#ac2f992b6aac204db01b43b4fd43463b3">00665</a> <span class="comment">function printCmdBuffer($thisBit)</span>
<a name="l00666"></a>00666 <span class="comment">{</span>
<a name="l00667"></a>00667 <span class="comment">global $cycle;</span>
<a name="l00668"></a>00668 <span class="comment"></span>
<a name="l00669"></a>00669 <span class="comment">    $nextBit = ($thisBit + 1) % 8;</span>
<a name="l00670"></a>00670 <span class="comment">    $s = ob_get_contents();</span>
<a name="l00671"></a>00671 <span class="comment">    ob_end_clean();</span>
<a name="l00672"></a>00672 <span class="comment">    $s = str_replace(&quot;#&quot;, $thisBit, $s);</span>
<a name="l00673"></a>00673 <span class="comment">    $s = str_replace(&quot;@&quot;, $nextBit, $s);</span>
<a name="l00674"></a>00674 <span class="comment">    $lines = explode(&quot;\n&quot;, $s);</span>
<a name="l00675"></a>00675 <span class="comment">    for($i = 0; $i &lt; count($lines); $i++){</span>
<a name="l00676"></a>00676 <span class="comment">        $s = $lines[$i];</span>
<a name="l00677"></a>00677 <span class="comment">        if(ereg(&quot;\\[([0-9-][0-9])\\]&quot;, $s, $regs)){</span>
<a name="l00678"></a>00678 <span class="comment">            $c = $cycle + (int)$regs[1];</span>
<a name="l00679"></a>00679 <span class="comment">            $s = ereg_replace(&quot;\\[[0-9-][0-9]\\]&quot;, sprintf(&quot;[%02d]&quot;, $c), $s);</span>
<a name="l00680"></a>00680 <span class="comment">        }</span>
<a name="l00681"></a>00681 <span class="comment">        if(strlen($s) &gt; 0)</span>
<a name="l00682"></a>00682 <span class="comment">            echo &quot;$s\n&quot;;</span>
<a name="l00683"></a>00683 <span class="comment">    }</span>
<a name="l00684"></a>00684 <span class="comment">}</span>
<a name="l00685"></a>00685 <span class="comment"></span>
<a name="l00686"></a><a class="code" href="usbdrvasm128_8inc.html#aa20c6421372db9ad7677dd98edb28bc4">00686</a> <span class="comment">function printBit($isAfterSet, $bitNum)</span>
<a name="l00687"></a>00687 <span class="comment">{</span>
<a name="l00688"></a>00688 <span class="comment">    ob_start();</span>
<a name="l00689"></a>00689 <span class="comment">    if($isAfterSet){</span>
<a name="l00690"></a>00690 <span class="comment">?&gt;</span>
<a name="l00691"></a>00691 <span class="comment">    ifioclr USBIN, USBMINUS     ;[00] &lt;--- sample</span>
<a name="l00692"></a>00692 <span class="comment">    rjmp    bit#IsClr           ;[01]</span>
<a name="l00693"></a>00693 <span class="comment">    andi    shift, ~(7 &lt;&lt; #)    ;[02]</span>
<a name="l00694"></a>00694 <span class="comment">    breq    unstuff#s           ;[03]</span>
<a name="l00695"></a>00695 <span class="comment">    in      phase, USBIN        ;[04] &lt;- phase</span>
<a name="l00696"></a>00696 <span class="comment">    rjmp    bit@AfterSet        ;[05]</span>
<a name="l00697"></a>00697 <span class="comment">unstuff#s:</span>
<a name="l00698"></a>00698 <span class="comment">    in      phase, USBIN        ;[05] &lt;- phase (one cycle too late)</span>
<a name="l00699"></a>00699 <span class="comment">    andi    fix, ~(1 &lt;&lt; #)      ;[06]</span>
<a name="l00700"></a>00700 <span class="comment">    nop2                        ;[-1]</span>
<a name="l00701"></a>00701 <span class="comment">    nop2                        ;[01]</span>
<a name="l00702"></a>00702 <span class="comment">bit#IsClr:</span>
<a name="l00703"></a>00703 <span class="comment">    ifrset  phase, USBMINUS     ;[03] check phase only if D- changed</span>
<a name="l00704"></a>00704 <span class="comment">    lpm                         ;[04]</span>
<a name="l00705"></a>00705 <span class="comment">    in      phase, USBIN        ;[05] &lt;- phase (one cycle too late)</span>
<a name="l00706"></a>00706 <span class="comment">    ori     shift, 1 &lt;&lt; #       ;[06]</span>
<a name="l00707"></a>00707 <span class="comment">&lt;?php</span>
<a name="l00708"></a>00708 <span class="comment">    }else{</span>
<a name="l00709"></a>00709 <span class="comment">?&gt;</span>
<a name="l00710"></a>00710 <span class="comment">    ifioset USBIN, USBMINUS     ;[00] &lt;--- sample</span>
<a name="l00711"></a>00711 <span class="comment">    rjmp    bit#IsSet           ;[01]</span>
<a name="l00712"></a>00712 <span class="comment">    andi    shift, ~(7 &lt;&lt; #)    ;[02]</span>
<a name="l00713"></a>00713 <span class="comment">    breq    unstuff#c           ;[03]</span>
<a name="l00714"></a>00714 <span class="comment">    in      phase, USBIN        ;[04] &lt;- phase</span>
<a name="l00715"></a>00715 <span class="comment">    rjmp    bit@AfterClr        ;[05]</span>
<a name="l00716"></a>00716 <span class="comment">unstuff#c:</span>
<a name="l00717"></a>00717 <span class="comment">    in      phase, USBIN        ;[05] &lt;- phase (one cycle too late)</span>
<a name="l00718"></a>00718 <span class="comment">    andi    fix, ~(1 &lt;&lt; #)      ;[06]</span>
<a name="l00719"></a>00719 <span class="comment">    nop2                        ;[-1]</span>
<a name="l00720"></a>00720 <span class="comment">    nop2                        ;[01]</span>
<a name="l00721"></a>00721 <span class="comment">bit#IsSet:</span>
<a name="l00722"></a>00722 <span class="comment">    ifrclr  phase, USBMINUS     ;[03] check phase only if D- changed</span>
<a name="l00723"></a>00723 <span class="comment">    lpm                         ;[04]</span>
<a name="l00724"></a>00724 <span class="comment">    in      phase, USBIN        ;[05] &lt;- phase (one cycle too late)</span>
<a name="l00725"></a>00725 <span class="comment">    ori     shift, 1 &lt;&lt; #       ;[06]</span>
<a name="l00726"></a>00726 <span class="comment">&lt;?php</span>
<a name="l00727"></a>00727 <span class="comment">    }</span>
<a name="l00728"></a>00728 <span class="comment">    printCmdBuffer($bitNum);</span>
<a name="l00729"></a>00729 <span class="comment">}</span>
<a name="l00730"></a>00730 <span class="comment"></span>
<a name="l00731"></a><a class="code" href="usbdrvasm128_8inc.html#a54b8fd7c4098cdf9f73bd9e5f27d41c8">00731</a> <span class="comment">$bitStartCycles = array(1, 9, 17, 26, 34, 42, 51, 59);</span>
<a name="l00732"></a>00732 <span class="comment">for($i = 0; $i &lt; 16; $i++){</span>
<a name="l00733"></a>00733 <span class="comment">    $bit = $i % 8;</span>
<a name="l00734"></a>00734 <span class="comment">    $emitClrCode = ($i + (int)($i / 8)) % 2;</span>
<a name="l00735"></a>00735 <span class="comment">    $cycle = $bitStartCycles[$bit];</span>
<a name="l00736"></a>00736 <span class="comment">    if($emitClrCode){</span>
<a name="l00737"></a>00737 <span class="comment">        printf(&quot;bit%dAfterClr:\n&quot;, $bit);</span>
<a name="l00738"></a>00738 <span class="comment">    }else{</span>
<a name="l00739"></a>00739 <span class="comment">        printf(&quot;bit%dAfterSet:\n&quot;, $bit);</span>
<a name="l00740"></a>00740 <span class="comment">    }</span>
<a name="l00741"></a>00741 <span class="comment">    ob_start();</span>
<a name="l00742"></a>00742 <span class="comment">    echo &quot;    *****                       ;[-1]\n&quot;;</span>
<a name="l00743"></a>00743 <span class="comment">    printCmdBuffer($bit);</span>
<a name="l00744"></a>00744 <span class="comment">    printBit(!$emitClrCode, $bit);</span>
<a name="l00745"></a>00745 <span class="comment">    if($i == 7)</span>
<a name="l00746"></a>00746 <span class="comment">        echo &quot;\n&quot;;</span>
<a name="l00747"></a>00747 <span class="comment">}</span>
<a name="l00748"></a>00748 <span class="comment"></span>
<a name="l00749"></a>00749 <span class="comment">?&gt;</span>
<a name="l00750"></a>00750 <span class="comment">*****************************************************************************/</span>
</pre></div></div>
</div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Classes</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(5)"><span class="SelectionMark">&#160;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(6)"><span class="SelectionMark">&#160;</span>Defines</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<hr class="footer"/><address class="footer"><small>Generated on Sun Mar 4 2012 21:24:35 for softusbduino by&#160;
<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.7.4 </small></address>
</body>
</html>
