
Copyright (C) 1994-2019 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: O-2018.09M-SP1-1
Install: C:\Microsemi\Libero_SoC_v12.3\SynplifyPro
OS: Windows 6.2

Hostname: DESKTOP-95FBL6H

Implementation : synthesis
Synopsys HDL compiler and linker, Version comp2018q4p1, Build 221R, Built Apr 25 2019 09:13:02

Modified Files: 4
FID:  path (prevtimestamp, timestamp)
5        C:\Users\cheec\Desktop\Libero_Projects\SCCB_Test\component\work\sccb_design\sccb_design.v (2020-12-04 17:33:41, N/A)
6        C:\Users\cheec\Desktop\Libero_Projects\SCCB_Test\hdl\SCCB_CTRL.v (2020-12-17 13:11:15, N/A)
7        C:\Users\cheec\Desktop\Master\RISC-V_FreeRTOS_Computer_Vision\SCCB_Test\component\work\sccb_design\sccb_design.v (N/A, 2021-01-06 16:36:05)
8        C:\Users\cheec\Desktop\Master\RISC-V_FreeRTOS_Computer_Vision\SCCB_Test\hdl\SCCB_CTRL.v (N/A, 2021-01-06 16:31:34)

*******************************************************************
Modules that may have changed as a result of file changes: 2
MID:  lib.cell.view
0        work.SCCB_CTRL.verilog may have changed because the following files changed:
                        C:\Users\cheec\Desktop\Master\RISC-V_FreeRTOS_Computer_Vision\SCCB_Test\component\work\sccb_design\sccb_design.v (N/A, 2021-01-06 16:36:05) <-- (may instantiate this module)
                        C:\Users\cheec\Desktop\Master\RISC-V_FreeRTOS_Computer_Vision\SCCB_Test\hdl\SCCB_CTRL.v (N/A, 2021-01-06 16:31:34) <-- (module definition)
1        work.sccb_design.verilog may have changed because the following files changed:
                        C:\Users\cheec\Desktop\Master\RISC-V_FreeRTOS_Computer_Vision\SCCB_Test\component\work\sccb_design\sccb_design.v (N/A, 2021-01-06 16:36:05) <-- (module definition)

*******************************************************************
Unmodified files: 5
FID:  path (timestamp)
0        C:\Microsemi\Libero_SoC_v12.3\SynplifyPro\lib\generic\igloo2.v (2019-07-02 06:54:09)
1        C:\Microsemi\Libero_SoC_v12.3\SynplifyPro\lib\vlog\hypermods.v (2019-07-02 06:54:10)
2        C:\Microsemi\Libero_SoC_v12.3\SynplifyPro\lib\vlog\scemi_objects.v (2019-07-02 06:54:10)
3        C:\Microsemi\Libero_SoC_v12.3\SynplifyPro\lib\vlog\scemi_pipes.svh (2019-07-02 06:54:10)
4        C:\Microsemi\Libero_SoC_v12.3\SynplifyPro\lib\vlog\umr_capim.v (2019-07-02 06:54:10)

*******************************************************************
Unchanged modules: 0
MID:  lib.cell.view
