#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Sun Jan 23 23:44:37 2022
# Process ID: 38400
# Current directory: D:/vivado_prj/base/project_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent36356 D:\vivado_prj\base\project_1\project_1.xpr
# Log file: D:/vivado_prj/base/project_1/vivado.log
# Journal file: D:/vivado_prj/base/project_1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/vivado_prj/base/project_1/project_1.xpr
update_compile_order -fileset sources_1
open_bd_design {D:/vivado_prj/base/project_1/project_1.srcs/sources_1/bd/base/base.bd}
launch_runs synth_1 -jobs 20
wait_on_run synth_1
launch_runs impl_1 -jobs 20
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 20
wait_on_run impl_1
startgroup
create_bd_cell -type ip -vlnv xilinx.com:hls:dilation_accel:1.0 dilation_accel_0
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:hls:threshold_accel:1.0 threshold_accel_0
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_interconnect:2.1 axi_interconnect_0
endgroup
group_bd_cells img_processing [get_bd_cells threshold_accel_0] [get_bd_cells dilation_accel_0] [get_bd_cells axi_interconnect_0]
set_property location {4 1145 163} [get_bd_cells img_processing]
startgroup
set_property -dict [list CONFIG.NUM_MI {11}] [get_bd_cells ps7_0_axi_periph]
endgroup
connect_bd_intf_net [get_bd_intf_pins img_processing/dilation_accel_0/s_axi_control] -boundary_type upper [get_bd_intf_pins ps7_0_axi_periph/M08_AXI]
connect_bd_intf_net [get_bd_intf_pins img_processing/threshold_accel_0/s_axi_control] -boundary_type upper [get_bd_intf_pins ps7_0_axi_periph/M09_AXI]
connect_bd_intf_net [get_bd_intf_pins img_processing/threshold_accel_0/s_axi_control_r] -boundary_type upper [get_bd_intf_pins ps7_0_axi_periph/M10_AXI]
set_property -dict [list CONFIG.NUM_SI {5} CONFIG.NUM_MI {1} CONFIG.NUM_MI {1}] [get_bd_cells img_processing/axi_interconnect_0]
startgroup
set_property -dict [list CONFIG.PCW_USE_S_AXI_HP2 {1} CONFIG.PCW_QSPI_GRP_SINGLE_SS_ENABLE {1}] [get_bd_cells ps7_0]
endgroup
connect_bd_intf_net -boundary_type upper [get_bd_intf_pins img_processing/axi_interconnect_0/M00_AXI] [get_bd_intf_pins ps7_0/S_AXI_HP2]
connect_bd_intf_net -boundary_type upper [get_bd_intf_pins img_processing/axi_interconnect_0/S00_AXI] [get_bd_intf_pins img_processing/dilation_accel_0/m_axi_gmem1]
connect_bd_intf_net -boundary_type upper [get_bd_intf_pins img_processing/axi_interconnect_0/S01_AXI] [get_bd_intf_pins img_processing/dilation_accel_0/m_axi_gmem2]
connect_bd_intf_net -boundary_type upper [get_bd_intf_pins img_processing/axi_interconnect_0/S02_AXI] [get_bd_intf_pins img_processing/dilation_accel_0/m_axi_gmem3]
connect_bd_intf_net -boundary_type upper [get_bd_intf_pins img_processing/axi_interconnect_0/S03_AXI] [get_bd_intf_pins img_processing/threshold_accel_0/m_axi_gmem2]
undo
connect_bd_intf_net -boundary_type upper [get_bd_intf_pins img_processing/axi_interconnect_0/S03_AXI] [get_bd_intf_pins img_processing/threshold_accel_0/m_axi_gmem1]
connect_bd_intf_net -boundary_type upper [get_bd_intf_pins img_processing/axi_interconnect_0/S04_AXI] [get_bd_intf_pins img_processing/threshold_accel_0/m_axi_gmem2]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/ps7_0/FCLK_CLK0 (100 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins img_processing/axi_interconnect_0/ACLK]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/ps7_0/FCLK_CLK0 (100 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins img_processing/axi_interconnect_0/M00_ACLK]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/ps7_0/FCLK_CLK0 (100 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins img_processing/axi_interconnect_0/S00_ACLK]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/ps7_0/FCLK_CLK0 (100 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins img_processing/axi_interconnect_0/S01_ACLK]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/ps7_0/FCLK_CLK0 (100 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins img_processing/axi_interconnect_0/S02_ACLK]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/ps7_0/FCLK_CLK0 (100 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins img_processing/axi_interconnect_0/S03_ACLK]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/ps7_0/FCLK_CLK0 (100 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins img_processing/axi_interconnect_0/S04_ACLK]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/ps7_0/FCLK_CLK0 (100 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins ps7_0_axi_periph/M08_ACLK]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/ps7_0/FCLK_CLK0 (100 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins ps7_0_axi_periph/M09_ACLK]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/ps7_0/FCLK_CLK0 (100 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins ps7_0_axi_periph/M10_ACLK]
endgroup
regenerate_bd_layout
undo
regenerate_bd_layout -routing
regenerate_bd_layout -routing
assign_bd_address
save_bd_design
reset_run synth_1
reset_run base_xbar_13_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 20
wait_on_run impl_1
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.1 xlconstant_0
endgroup
delete_bd_objs [get_bd_cells xlconstant_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.1 img_processing/xlconstant_0
endgroup
set_property -dict [list CONFIG.CONST_WIDTH {32} CONFIG.CONST_VAL {32}] [get_bd_cells img_processing/xlconstant_0]
connect_bd_net [get_bd_pins img_processing/xlconstant_0/dout] [get_bd_pins img_processing/dilation_accel_0/height]
connect_bd_net [get_bd_pins img_processing/xlconstant_0/dout] [get_bd_pins img_processing/dilation_accel_0/width]
regenerate_bd_layout -routing
set_property  ip_repo_paths  {d:/vivado_prj/base/ip d:/Xilinx/Vitis_Libraries-2020.2_update1/vision/L1 D:/Xilinx/Vitis_Libraries-2020.2_update1/vision/L1/examples} [current_project]
update_ip_catalog
set_property  ip_repo_paths  {d:/vivado_prj/base/ip d:/Xilinx/Vitis_Libraries-2020.2_update1/vision/L1} [current_project]
update_ip_catalog
set_property  ip_repo_paths  {d:/vivado_prj/base/ip D:/Xilinx/Vitis_Libraries-2020.2_update1/vision/L1/examples/resize d:/Xilinx/Vitis_Libraries-2020.2_update1/vision/L1} [current_project]
update_ip_catalog
set_property  ip_repo_paths  {d:/vivado_prj/base/ip d:/Xilinx/Vitis_Libraries-2020.2_update1/vision/L1} [current_project]
update_ip_catalog
update_ip_catalog -rebuild
set_property  ip_repo_paths  d:/vivado_prj/base/ip [current_project]
update_ip_catalog
set_property  ip_repo_paths  {d:/vivado_prj/base/ip D:/Xilinx/Vitis_Libraries-2020.2_update1/vision/L1} [current_project]
update_ip_catalog
set_property  ip_repo_paths  d:/vivado_prj/base/ip [current_project]
update_ip_catalog
set_property  ip_repo_paths  {d:/vivado_prj/base/ip D:/Xilinx/Vitis_Libraries-2020.2_update1/vision/L1} [current_project]
update_ip_catalog
startgroup
create_bd_cell -type ip -vlnv xilinx.com:hls:resize_accel:1.0 resize_accel_0
endgroup
move_bd_cells [get_bd_cells img_processing] [get_bd_cells resize_accel_0]
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
upgrade_ip [get_ips  base_resize_accel_0_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips base_resize_accel_0_0] -no_script -sync -force -quiet
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
upgrade_ip [get_ips  {base_dilation_accel_0_0 base_threshold_accel_0_0 base_resize_accel_0_0}] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips {base_dilation_accel_0_0 base_threshold_accel_0_0 base_resize_accel_0_0}] -no_script -sync -force -quiet
connect_bd_intf_net [get_bd_intf_pins img_processing/resize_accel_0/img_out] [get_bd_intf_pins img_processing/dilation_accel_0/img_inp]
connect_bd_intf_net [get_bd_intf_pins img_processing/dilation_accel_0/img_out] [get_bd_intf_pins img_processing/threshold_accel_0/img_inp]
move_bd_cells [get_bd_cells /] [get_bd_cells img_processing/dilation_accel_0]
undo
move_bd_cells [get_bd_cells /] [get_bd_cells img_processing/threshold_accel_0]
undo
startgroup
set_property -dict [list CONFIG.NUM_SI {1} CONFIG.NUM_MI {1}] [get_bd_cells img_processing/axi_interconnect_0]
delete_bd_objs [get_bd_intf_nets img_processing/S00_AXI_1] [get_bd_intf_nets img_processing/S01_AXI_1] [get_bd_intf_nets img_processing/S02_AXI_1] [get_bd_intf_nets img_processing/S03_AXI_1] [get_bd_intf_nets img_processing/S04_AXI_1]
endgroup
connect_bd_intf_net [get_bd_intf_pins img_processing/dilation_accel_0/m_axi_gmem3] -boundary_type upper [get_bd_intf_pins img_processing/axi_interconnect_0/S00_AXI]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_dma:7.1 img_processing/axi_dma_0
endgroup
set_property -dict [list CONFIG.c_include_sg {0} CONFIG.c_sg_include_stscntrl_strm {0}] [get_bd_cells img_processing/axi_dma_0]
startgroup
set_property -dict [list CONFIG.NUM_SI {3} CONFIG.NUM_MI {1}] [get_bd_cells img_processing/axi_interconnect_0]
endgroup
regenerate_bd_layout -routing
delete_bd_objs [get_bd_intf_nets ps7_0_axi_periph_M10_AXI]
delete_bd_objs [get_bd_intf_nets img_processing/Conn3]
ungroup_bd_cells [get_bd_cells img_processing]
group_bd_cells img_processing [get_bd_cells xlconstant_0] [get_bd_cells dilation_accel_0] [get_bd_cells resize_accel_0] [get_bd_cells threshold_accel_0] [get_bd_cells axi_dma_0] [get_bd_cells axi_interconnect_0]
set_property location {3 1466 347} [get_bd_cells img_processing]
move_bd_cells [get_bd_cells /] [get_bd_cells img_processing/dilation_accel_0]
undo
regenerate_bd_layout -routing
move_bd_cells [get_bd_cells /] [get_bd_cells img_processing/resize_accel_0]
undo
regenerate_bd_layout -routing
connect_bd_intf_net -boundary_type upper [get_bd_intf_pins ps7_0_axi_periph/M10_AXI] [get_bd_intf_pins img_processing/resize_accel_0/s_axi_control]
startgroup
set_property -dict [list CONFIG.NUM_MI {12}] [get_bd_cells ps7_0_axi_periph]
endgroup
connect_bd_intf_net [get_bd_intf_pins img_processing/axi_dma_0/S_AXI_LITE] -boundary_type upper [get_bd_intf_pins ps7_0_axi_periph/M11_AXI]
connect_bd_intf_net [get_bd_intf_pins img_processing/axi_dma_0/M_AXI_MM2S] -boundary_type upper [get_bd_intf_pins img_processing/axi_interconnect_0/S01_AXI]
connect_bd_intf_net [get_bd_intf_pins img_processing/axi_dma_0/M_AXI_S2MM] -boundary_type upper [get_bd_intf_pins img_processing/axi_interconnect_0/S02_AXI]
connect_bd_intf_net [get_bd_intf_pins img_processing/axi_dma_0/M_AXIS_MM2S] [get_bd_intf_pins img_processing/resize_accel_0/img_inp]
connect_bd_intf_net [get_bd_intf_pins img_processing/axi_dma_0/S_AXIS_S2MM] [get_bd_intf_pins img_processing/threshold_accel_0/img_out]
move_bd_cells [get_bd_cells /] [get_bd_cells img_processing/threshold_accel_0]
undo
undo
undo
set_property location {2.5 2086 56} [get_bd_cells img_processing/threshold_accel_0]
set_property location {2.5 2102 97} [get_bd_cells img_processing/threshold_accel_0]
regenerate_bd_layout -routing
set_property location {3.5 2073 351} [get_bd_cells img_processing/axi_interconnect_0]
move_bd_cells [get_bd_cells /] [get_bd_cells img_processing/axi_interconnect_0]
undo
connect_bd_intf_net [get_bd_intf_pins img_processing/threshold_accel_0/img_out] [get_bd_intf_pins img_processing/axi_dma_0/S_AXIS_S2MM]
connect_bd_intf_net [get_bd_intf_pins img_processing/axi_dma_0/M_AXIS_MM2S] [get_bd_intf_pins img_processing/resize_accel_0/img_inp]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/ps7_0/FCLK_CLK0 (100 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins img_processing/axi_dma_0/m_axi_mm2s_aclk]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/ps7_0/FCLK_CLK0 (100 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins img_processing/axi_dma_0/m_axi_s2mm_aclk]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/ps7_0/FCLK_CLK0 (100 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins img_processing/axi_dma_0/s_axi_lite_aclk]
endgroup
regenerate_bd_layout -routing
save_bd_design
report_ip_status -name ip_status 
assign_bd_address -target_address_space /img_processing/axi_dma_0/Data_MM2S [get_bd_addr_segs ps7_0/S_AXI_HP2/HP2_DDR_LOWOCM] -force
assign_bd_address
validate_bd_design
regenerate_bd_layout -routing
validate_bd_design -force
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
upgrade_ip -vlnv xilinx.com:hls:threshold_accel:1.0 [get_ips  base_threshold_accel_0_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips base_threshold_accel_0_0] -no_script -sync -force -quiet
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
upgrade_ip [get_ips  {base_dilation_accel_0_0 base_resize_accel_0_0}] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips {base_dilation_accel_0_0 base_resize_accel_0_0}] -no_script -sync -force -quiet
regenerate_bd_layout
regenerate_bd_layout -routing
regenerate_bd_layout -routing
regenerate_bd_layout -routing
validate_bd_design
set_property location {0.5 1310 414} [get_bd_cells img_processing/axi_dma_0]
regenerate_bd_layout -routing
save_bd_design
reset_run synth_1
reset_run base_xbar_13_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 20
