Analysis & Synthesis report for ClockWork
Thu Jun 04 18:49:03 2020
Quartus Prime Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |ClockWork|LCDsteuerung:inst1|state_R
 11. State Machine - |ClockWork|lcddriver:inst2|lcd_states
 12. Registers Removed During Synthesis
 13. Removed Registers Triggering Further Register Optimizations
 14. General Register Statistics
 15. Inverted Register Statistics
 16. Multiplexer Restructuring Statistics (Restructuring Performed)
 17. Source assignments for lcddriver:inst2|FIFO:MAP_FIFO|scfifo:scfifo_component|scfifo_so01:auto_generated|a_dpfifo_3v01:dpfifo|altsyncram_rpb1:FIFOram
 18. Parameter Settings for User Entity Instance: lcddriver:inst2
 19. Parameter Settings for User Entity Instance: lcddriver:inst2|FIFO:MAP_FIFO|scfifo:scfifo_component
 20. Parameter Settings for User Entity Instance: Clk_10M:inst9|altpll:altpll_component
 21. Parameter Settings for User Entity Instance: clkGen_verilog:inst10
 22. Parameter Settings for User Entity Instance: LPM_CONSTANT:inst6
 23. scfifo Parameter Settings by Entity Instance
 24. altpll Parameter Settings by Entity Instance
 25. Port Connectivity Checks: "lcddriver:inst2|FIFO:MAP_FIFO"
 26. Post-Synthesis Netlist Statistics for Top Partition
 27. Elapsed Time Per Partition
 28. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Thu Jun 04 18:49:03 2020           ;
; Quartus Prime Version              ; 17.1.0 Build 590 10/25/2017 SJ Standard Edition ;
; Revision Name                      ; ClockWork                                       ;
; Top-level Entity Name              ; ClockWork                                       ;
; Family                             ; Cyclone IV E                                    ;
; Total logic elements               ; 546                                             ;
;     Total combinational functions  ; 510                                             ;
;     Dedicated logic registers      ; 274                                             ;
; Total registers                    ; 274                                             ;
; Total pins                         ; 14                                              ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 512                                             ;
; Embedded Multiplier 9-bit elements ; 0                                               ;
; Total PLLs                         ; 1                                               ;
+------------------------------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE22F17C6       ;                    ;
; Top-level entity name                                                      ; ClockWork          ; ClockWork          ;
; Family name                                                                ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                              ; Enable             ; Enable             ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; Power Optimization During Synthesis                                        ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processors 3-4         ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                  ;
+----------------------------------+-----------------+------------------------------------+---------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                          ; File Name with Absolute Path                                        ; Library ;
+----------------------------------+-----------------+------------------------------------+---------------------------------------------------------------------+---------+
; clkGen_verilog.v                 ; yes             ; User Verilog HDL File              ; D:/quartus17/project/ClockWork_restored/clkGen_verilog.v            ;         ;
; timeAndDateClock.v               ; yes             ; User Verilog HDL File              ; D:/quartus17/project/ClockWork_restored/timeAndDateClock.v          ;         ;
; setFixTimeAndDate.v              ; yes             ; User Verilog HDL File              ; D:/quartus17/project/ClockWork_restored/setFixTimeAndDate.v         ;         ;
; LCDsteuerung.vhd                 ; yes             ; User VHDL File                     ; D:/quartus17/project/ClockWork_restored/LCDsteuerung.vhd            ;         ;
; lcddriver.vhd                    ; yes             ; User VHDL File                     ; D:/quartus17/project/ClockWork_restored/lcddriver.vhd               ;         ;
; FIFO.vhd                         ; yes             ; User Wizard-Generated File         ; D:/quartus17/project/ClockWork_restored/FIFO.vhd                    ;         ;
; ClockWork.bdf                    ; yes             ; User Block Diagram/Schematic File  ; D:/quartus17/project/ClockWork_restored/ClockWork.bdf               ;         ;
; Clk_10M.v                        ; yes             ; User Wizard-Generated File         ; D:/quartus17/project/ClockWork_restored/Clk_10M.v                   ;         ;
; scfifo.tdf                       ; yes             ; Megafunction                       ; d:/intelfpga/17.1/quartus/libraries/megafunctions/scfifo.tdf        ;         ;
; a_regfifo.inc                    ; yes             ; Megafunction                       ; d:/intelfpga/17.1/quartus/libraries/megafunctions/a_regfifo.inc     ;         ;
; a_dpfifo.inc                     ; yes             ; Megafunction                       ; d:/intelfpga/17.1/quartus/libraries/megafunctions/a_dpfifo.inc      ;         ;
; a_i2fifo.inc                     ; yes             ; Megafunction                       ; d:/intelfpga/17.1/quartus/libraries/megafunctions/a_i2fifo.inc      ;         ;
; a_fffifo.inc                     ; yes             ; Megafunction                       ; d:/intelfpga/17.1/quartus/libraries/megafunctions/a_fffifo.inc      ;         ;
; a_f2fifo.inc                     ; yes             ; Megafunction                       ; d:/intelfpga/17.1/quartus/libraries/megafunctions/a_f2fifo.inc      ;         ;
; aglobal171.inc                   ; yes             ; Megafunction                       ; d:/intelfpga/17.1/quartus/libraries/megafunctions/aglobal171.inc    ;         ;
; db/scfifo_so01.tdf               ; yes             ; Auto-Generated Megafunction        ; D:/quartus17/project/ClockWork_restored/db/scfifo_so01.tdf          ;         ;
; db/a_dpfifo_3v01.tdf             ; yes             ; Auto-Generated Megafunction        ; D:/quartus17/project/ClockWork_restored/db/a_dpfifo_3v01.tdf        ;         ;
; db/altsyncram_rpb1.tdf           ; yes             ; Auto-Generated Megafunction        ; D:/quartus17/project/ClockWork_restored/db/altsyncram_rpb1.tdf      ;         ;
; db/cmpr_is8.tdf                  ; yes             ; Auto-Generated Megafunction        ; D:/quartus17/project/ClockWork_restored/db/cmpr_is8.tdf             ;         ;
; db/cntr_vnb.tdf                  ; yes             ; Auto-Generated Megafunction        ; D:/quartus17/project/ClockWork_restored/db/cntr_vnb.tdf             ;         ;
; db/cntr_co7.tdf                  ; yes             ; Auto-Generated Megafunction        ; D:/quartus17/project/ClockWork_restored/db/cntr_co7.tdf             ;         ;
; db/cntr_0ob.tdf                  ; yes             ; Auto-Generated Megafunction        ; D:/quartus17/project/ClockWork_restored/db/cntr_0ob.tdf             ;         ;
; altpll.tdf                       ; yes             ; Megafunction                       ; d:/intelfpga/17.1/quartus/libraries/megafunctions/altpll.tdf        ;         ;
; stratix_pll.inc                  ; yes             ; Megafunction                       ; d:/intelfpga/17.1/quartus/libraries/megafunctions/stratix_pll.inc   ;         ;
; stratixii_pll.inc                ; yes             ; Megafunction                       ; d:/intelfpga/17.1/quartus/libraries/megafunctions/stratixii_pll.inc ;         ;
; cycloneii_pll.inc                ; yes             ; Megafunction                       ; d:/intelfpga/17.1/quartus/libraries/megafunctions/cycloneii_pll.inc ;         ;
; db/clk_10m_altpll.v              ; yes             ; Auto-Generated Megafunction        ; D:/quartus17/project/ClockWork_restored/db/clk_10m_altpll.v         ;         ;
; lpm_constant.tdf                 ; yes             ; Megafunction                       ; d:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_constant.tdf  ;         ;
+----------------------------------+-----------------+------------------------------------+---------------------------------------------------------------------+---------+


+------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                ;
+---------------------------------------------+--------------+
; Resource                                    ; Usage        ;
+---------------------------------------------+--------------+
; Estimated Total logic elements              ; 546          ;
;                                             ;              ;
; Total combinational functions               ; 510          ;
; Logic element usage by number of LUT inputs ;              ;
;     -- 4 input functions                    ; 260          ;
;     -- 3 input functions                    ; 62           ;
;     -- <=2 input functions                  ; 188          ;
;                                             ;              ;
; Logic elements by mode                      ;              ;
;     -- normal mode                          ; 437          ;
;     -- arithmetic mode                      ; 73           ;
;                                             ;              ;
; Total registers                             ; 274          ;
;     -- Dedicated logic registers            ; 274          ;
;     -- I/O registers                        ; 0            ;
;                                             ;              ;
; I/O pins                                    ; 14           ;
; Total memory bits                           ; 512          ;
;                                             ;              ;
; Embedded Multiplier 9-bit elements          ; 0            ;
;                                             ;              ;
; Total PLLs                                  ; 1            ;
;     -- PLLs                                 ; 1            ;
;                                             ;              ;
; Maximum fan-out node                        ; KEY[0]~input ;
; Maximum fan-out                             ; 207          ;
; Total fan-out                               ; 2756         ;
; Average fan-out                             ; 3.29         ;
+---------------------------------------------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                 ;
+---------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------+------------------+--------------+
; Compilation Hierarchy Node                  ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                      ; Entity Name      ; Library Name ;
+---------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------+------------------+--------------+
; |ClockWork                                  ; 510 (1)             ; 274 (0)                   ; 512         ; 0            ; 0       ; 0         ; 14   ; 0            ; |ClockWork                                                                                                                               ; ClockWork        ; work         ;
;    |Clk_10M:inst9|                          ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ClockWork|Clk_10M:inst9                                                                                                                 ; Clk_10M          ; work         ;
;       |altpll:altpll_component|             ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ClockWork|Clk_10M:inst9|altpll:altpll_component                                                                                         ; altpll           ; work         ;
;          |Clk_10M_altpll:auto_generated|    ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ClockWork|Clk_10M:inst9|altpll:altpll_component|Clk_10M_altpll:auto_generated                                                           ; Clk_10M_altpll   ; work         ;
;    |LCDsteuerung:inst1|                     ; 191 (191)           ; 78 (78)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ClockWork|LCDsteuerung:inst1                                                                                                            ; LCDsteuerung     ; work         ;
;    |clkGen_verilog:inst10|                  ; 33 (33)             ; 25 (25)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ClockWork|clkGen_verilog:inst10                                                                                                         ; clkGen_verilog   ; work         ;
;    |lcddriver:inst2|                        ; 126 (92)            ; 80 (55)                   ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |ClockWork|lcddriver:inst2                                                                                                               ; lcddriver        ; work         ;
;       |FIFO:MAP_FIFO|                       ; 34 (0)              ; 25 (0)                    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |ClockWork|lcddriver:inst2|FIFO:MAP_FIFO                                                                                                 ; FIFO             ; work         ;
;          |scfifo:scfifo_component|          ; 34 (0)              ; 25 (0)                    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |ClockWork|lcddriver:inst2|FIFO:MAP_FIFO|scfifo:scfifo_component                                                                         ; scfifo           ; work         ;
;             |scfifo_so01:auto_generated|    ; 34 (0)              ; 25 (0)                    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |ClockWork|lcddriver:inst2|FIFO:MAP_FIFO|scfifo:scfifo_component|scfifo_so01:auto_generated                                              ; scfifo_so01      ; work         ;
;                |a_dpfifo_3v01:dpfifo|       ; 34 (20)             ; 25 (11)                   ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |ClockWork|lcddriver:inst2|FIFO:MAP_FIFO|scfifo:scfifo_component|scfifo_so01:auto_generated|a_dpfifo_3v01:dpfifo                         ; a_dpfifo_3v01    ; work         ;
;                   |altsyncram_rpb1:FIFOram| ; 0 (0)               ; 0 (0)                     ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |ClockWork|lcddriver:inst2|FIFO:MAP_FIFO|scfifo:scfifo_component|scfifo_so01:auto_generated|a_dpfifo_3v01:dpfifo|altsyncram_rpb1:FIFOram ; altsyncram_rpb1  ; work         ;
;                   |cntr_0ob:wr_ptr|         ; 5 (5)               ; 5 (5)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ClockWork|lcddriver:inst2|FIFO:MAP_FIFO|scfifo:scfifo_component|scfifo_so01:auto_generated|a_dpfifo_3v01:dpfifo|cntr_0ob:wr_ptr         ; cntr_0ob         ; work         ;
;                   |cntr_co7:usedw_counter|  ; 5 (5)               ; 5 (5)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ClockWork|lcddriver:inst2|FIFO:MAP_FIFO|scfifo:scfifo_component|scfifo_so01:auto_generated|a_dpfifo_3v01:dpfifo|cntr_co7:usedw_counter  ; cntr_co7         ; work         ;
;                   |cntr_vnb:rd_ptr_msb|     ; 4 (4)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ClockWork|lcddriver:inst2|FIFO:MAP_FIFO|scfifo:scfifo_component|scfifo_so01:auto_generated|a_dpfifo_3v01:dpfifo|cntr_vnb:rd_ptr_msb     ; cntr_vnb         ; work         ;
;    |timeAndDateClock:inst|                  ; 159 (159)           ; 91 (91)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ClockWork|timeAndDateClock:inst                                                                                                         ; timeAndDateClock ; work         ;
+---------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------+------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                             ;
+------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; Name                                                                                                                                     ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF  ;
+------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; lcddriver:inst2|FIFO:MAP_FIFO|scfifo:scfifo_component|scfifo_so01:auto_generated|a_dpfifo_3v01:dpfifo|altsyncram_rpb1:FIFOram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 32           ; 16           ; 32           ; 16           ; 512  ; None ;
+------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                      ;
+--------+--------------+---------+--------------+--------------+--------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance          ; IP Include File ;
+--------+--------------+---------+--------------+--------------+--------------------------+-----------------+
; Altera ; ALTPLL       ; 17.1    ; N/A          ; N/A          ; |ClockWork|Clk_10M:inst9 ; Clk_10M.v       ;
+--------+--------------+---------+--------------+--------------+--------------------------+-----------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |ClockWork|LCDsteuerung:inst1|state_R                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+---------------------------+----------------------+---------------------------+-------------------------+-----------------------+------------------------+------------------------+-------------------------+------------------------+-----------------------+-----------------------+----------------------+------------------------+-----------------------+-----------------------+----------------------+-----------------------+----------------------+---------------+---------------------+--------------------+
; Name                      ; state_R.updateStates ; state_R.updateMinuteStart ; state_R.updateDCFenable ; state_R.updateYearLow ; state_R.updateYearHigh ; state_R.updateMonthLow ; state_R.updateMonthHigh ; state_R.updateTimezone ; state_R.updateWeekday ; state_R.updateDayHigh ; state_R.updateDayLow ; state_R.updateHourHigh ; state_R.updateHourLow ; state_R.updateMinHigh ; state_R.updateMinLow ; state_R.updateSecHigh ; state_R.updateSecLow ; state_R.check ; state_R.updateFrame ; state_R.writeFrame ;
+---------------------------+----------------------+---------------------------+-------------------------+-----------------------+------------------------+------------------------+-------------------------+------------------------+-----------------------+-----------------------+----------------------+------------------------+-----------------------+-----------------------+----------------------+-----------------------+----------------------+---------------+---------------------+--------------------+
; state_R.writeFrame        ; 0                    ; 0                         ; 0                       ; 0                     ; 0                      ; 0                      ; 0                       ; 0                      ; 0                     ; 0                     ; 0                    ; 0                      ; 0                     ; 0                     ; 0                    ; 0                     ; 0                    ; 0             ; 0                   ; 0                  ;
; state_R.updateFrame       ; 0                    ; 0                         ; 0                       ; 0                     ; 0                      ; 0                      ; 0                       ; 0                      ; 0                     ; 0                     ; 0                    ; 0                      ; 0                     ; 0                     ; 0                    ; 0                     ; 0                    ; 0             ; 1                   ; 1                  ;
; state_R.check             ; 0                    ; 0                         ; 0                       ; 0                     ; 0                      ; 0                      ; 0                       ; 0                      ; 0                     ; 0                     ; 0                    ; 0                      ; 0                     ; 0                     ; 0                    ; 0                     ; 0                    ; 1             ; 0                   ; 1                  ;
; state_R.updateSecLow      ; 0                    ; 0                         ; 0                       ; 0                     ; 0                      ; 0                      ; 0                       ; 0                      ; 0                     ; 0                     ; 0                    ; 0                      ; 0                     ; 0                     ; 0                    ; 0                     ; 1                    ; 0             ; 0                   ; 1                  ;
; state_R.updateSecHigh     ; 0                    ; 0                         ; 0                       ; 0                     ; 0                      ; 0                      ; 0                       ; 0                      ; 0                     ; 0                     ; 0                    ; 0                      ; 0                     ; 0                     ; 0                    ; 1                     ; 0                    ; 0             ; 0                   ; 1                  ;
; state_R.updateMinLow      ; 0                    ; 0                         ; 0                       ; 0                     ; 0                      ; 0                      ; 0                       ; 0                      ; 0                     ; 0                     ; 0                    ; 0                      ; 0                     ; 0                     ; 1                    ; 0                     ; 0                    ; 0             ; 0                   ; 1                  ;
; state_R.updateMinHigh     ; 0                    ; 0                         ; 0                       ; 0                     ; 0                      ; 0                      ; 0                       ; 0                      ; 0                     ; 0                     ; 0                    ; 0                      ; 0                     ; 1                     ; 0                    ; 0                     ; 0                    ; 0             ; 0                   ; 1                  ;
; state_R.updateHourLow     ; 0                    ; 0                         ; 0                       ; 0                     ; 0                      ; 0                      ; 0                       ; 0                      ; 0                     ; 0                     ; 0                    ; 0                      ; 1                     ; 0                     ; 0                    ; 0                     ; 0                    ; 0             ; 0                   ; 1                  ;
; state_R.updateHourHigh    ; 0                    ; 0                         ; 0                       ; 0                     ; 0                      ; 0                      ; 0                       ; 0                      ; 0                     ; 0                     ; 0                    ; 1                      ; 0                     ; 0                     ; 0                    ; 0                     ; 0                    ; 0             ; 0                   ; 1                  ;
; state_R.updateDayLow      ; 0                    ; 0                         ; 0                       ; 0                     ; 0                      ; 0                      ; 0                       ; 0                      ; 0                     ; 0                     ; 1                    ; 0                      ; 0                     ; 0                     ; 0                    ; 0                     ; 0                    ; 0             ; 0                   ; 1                  ;
; state_R.updateDayHigh     ; 0                    ; 0                         ; 0                       ; 0                     ; 0                      ; 0                      ; 0                       ; 0                      ; 0                     ; 1                     ; 0                    ; 0                      ; 0                     ; 0                     ; 0                    ; 0                     ; 0                    ; 0             ; 0                   ; 1                  ;
; state_R.updateWeekday     ; 0                    ; 0                         ; 0                       ; 0                     ; 0                      ; 0                      ; 0                       ; 0                      ; 1                     ; 0                     ; 0                    ; 0                      ; 0                     ; 0                     ; 0                    ; 0                     ; 0                    ; 0             ; 0                   ; 1                  ;
; state_R.updateTimezone    ; 0                    ; 0                         ; 0                       ; 0                     ; 0                      ; 0                      ; 0                       ; 1                      ; 0                     ; 0                     ; 0                    ; 0                      ; 0                     ; 0                     ; 0                    ; 0                     ; 0                    ; 0             ; 0                   ; 1                  ;
; state_R.updateMonthHigh   ; 0                    ; 0                         ; 0                       ; 0                     ; 0                      ; 0                      ; 1                       ; 0                      ; 0                     ; 0                     ; 0                    ; 0                      ; 0                     ; 0                     ; 0                    ; 0                     ; 0                    ; 0             ; 0                   ; 1                  ;
; state_R.updateMonthLow    ; 0                    ; 0                         ; 0                       ; 0                     ; 0                      ; 1                      ; 0                       ; 0                      ; 0                     ; 0                     ; 0                    ; 0                      ; 0                     ; 0                     ; 0                    ; 0                     ; 0                    ; 0             ; 0                   ; 1                  ;
; state_R.updateYearHigh    ; 0                    ; 0                         ; 0                       ; 0                     ; 1                      ; 0                      ; 0                       ; 0                      ; 0                     ; 0                     ; 0                    ; 0                      ; 0                     ; 0                     ; 0                    ; 0                     ; 0                    ; 0             ; 0                   ; 1                  ;
; state_R.updateYearLow     ; 0                    ; 0                         ; 0                       ; 1                     ; 0                      ; 0                      ; 0                       ; 0                      ; 0                     ; 0                     ; 0                    ; 0                      ; 0                     ; 0                     ; 0                    ; 0                     ; 0                    ; 0             ; 0                   ; 1                  ;
; state_R.updateDCFenable   ; 0                    ; 0                         ; 1                       ; 0                     ; 0                      ; 0                      ; 0                       ; 0                      ; 0                     ; 0                     ; 0                    ; 0                      ; 0                     ; 0                     ; 0                    ; 0                     ; 0                    ; 0             ; 0                   ; 1                  ;
; state_R.updateMinuteStart ; 0                    ; 1                         ; 0                       ; 0                     ; 0                      ; 0                      ; 0                       ; 0                      ; 0                     ; 0                     ; 0                    ; 0                      ; 0                     ; 0                     ; 0                    ; 0                     ; 0                    ; 0             ; 0                   ; 1                  ;
; state_R.updateStates      ; 1                    ; 0                         ; 0                       ; 0                     ; 0                      ; 0                      ; 0                       ; 0                      ; 0                     ; 0                     ; 0                    ; 0                      ; 0                     ; 0                     ; 0                    ; 0                     ; 0                    ; 0             ; 0                   ; 1                  ;
+---------------------------+----------------------+---------------------------+-------------------------+-----------------------+------------------------+------------------------+-------------------------+------------------------+-----------------------+-----------------------+----------------------+------------------------+-----------------------+-----------------------+----------------------+-----------------------+----------------------+---------------+---------------------+--------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |ClockWork|lcddriver:inst2|lcd_states                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+----------------------+-------------------+-------------------+------------------+------------------+------------------+------------------+-------------------+-------------------+----------------------+----------------------+-------------------+-------------------+------------------+------------------+-------------------+-------------------+-------------------+-------------------+-----------------+-----------------+-----------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-----------------+
; Name                 ; lcd_states.rd_bf1 ; lcd_states.rd_bf0 ; lcd_states.wrcr1 ; lcd_states.wrcr0 ; lcd_states.wrad1 ; lcd_states.wrad0 ; lcd_states.shift1 ; lcd_states.shift0 ; lcd_states.blinkOff1 ; lcd_states.blinkOff0 ; lcd_states.blink1 ; lcd_states.blink0 ; lcd_states.mode1 ; lcd_states.mode0 ; lcd_states.clear1 ; lcd_states.clear0 ; lcd_states.onoff1 ; lcd_states.onoff0 ; lcd_states.set1 ; lcd_states.set0 ; lcd_states.init ; lcd_states.init7b ; lcd_states.init7a ; lcd_states.init6b ; lcd_states.init6a ; lcd_states.init5b ; lcd_states.init5a ; lcd_states.init4b ; lcd_states.init4a ; lcd_states.init3b ; lcd_states.init3a ; lcd_states.init2b ; lcd_states.init2a ; lcd_states.init1b ; lcd_states.init1a ; lcd_states.hold ;
+----------------------+-------------------+-------------------+------------------+------------------+------------------+------------------+-------------------+-------------------+----------------------+----------------------+-------------------+-------------------+------------------+------------------+-------------------+-------------------+-------------------+-------------------+-----------------+-----------------+-----------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-----------------+
; lcd_states.hold      ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                    ; 0                    ; 0                 ; 0                 ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0               ; 0               ; 0               ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0               ;
; lcd_states.init1a    ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                    ; 0                    ; 0                 ; 0                 ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0               ; 0               ; 0               ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 1               ;
; lcd_states.init1b    ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                    ; 0                    ; 0                 ; 0                 ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0               ; 0               ; 0               ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 1               ;
; lcd_states.init2a    ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                    ; 0                    ; 0                 ; 0                 ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0               ; 0               ; 0               ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 1               ;
; lcd_states.init2b    ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                    ; 0                    ; 0                 ; 0                 ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0               ; 0               ; 0               ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 1               ;
; lcd_states.init3a    ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                    ; 0                    ; 0                 ; 0                 ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0               ; 0               ; 0               ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1               ;
; lcd_states.init3b    ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                    ; 0                    ; 0                 ; 0                 ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0               ; 0               ; 0               ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1               ;
; lcd_states.init4a    ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                    ; 0                    ; 0                 ; 0                 ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0               ; 0               ; 0               ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1               ;
; lcd_states.init4b    ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                    ; 0                    ; 0                 ; 0                 ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0               ; 0               ; 0               ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1               ;
; lcd_states.init5a    ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                    ; 0                    ; 0                 ; 0                 ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0               ; 0               ; 0               ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1               ;
; lcd_states.init5b    ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                    ; 0                    ; 0                 ; 0                 ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0               ; 0               ; 0               ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1               ;
; lcd_states.init6a    ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                    ; 0                    ; 0                 ; 0                 ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0               ; 0               ; 0               ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1               ;
; lcd_states.init6b    ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                    ; 0                    ; 0                 ; 0                 ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0               ; 0               ; 0               ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1               ;
; lcd_states.init7a    ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                    ; 0                    ; 0                 ; 0                 ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0               ; 0               ; 0               ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1               ;
; lcd_states.init7b    ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                    ; 0                    ; 0                 ; 0                 ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0               ; 0               ; 0               ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1               ;
; lcd_states.init      ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                    ; 0                    ; 0                 ; 0                 ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0               ; 0               ; 1               ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1               ;
; lcd_states.set0      ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                    ; 0                    ; 0                 ; 0                 ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0               ; 1               ; 0               ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1               ;
; lcd_states.set1      ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                    ; 0                    ; 0                 ; 0                 ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 1               ; 0               ; 0               ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1               ;
; lcd_states.onoff0    ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                    ; 0                    ; 0                 ; 0                 ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 1                 ; 0               ; 0               ; 0               ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1               ;
; lcd_states.onoff1    ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                    ; 0                    ; 0                 ; 0                 ; 0                ; 0                ; 0                 ; 0                 ; 1                 ; 0                 ; 0               ; 0               ; 0               ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1               ;
; lcd_states.clear0    ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                    ; 0                    ; 0                 ; 0                 ; 0                ; 0                ; 0                 ; 1                 ; 0                 ; 0                 ; 0               ; 0               ; 0               ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1               ;
; lcd_states.clear1    ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                    ; 0                    ; 0                 ; 0                 ; 0                ; 0                ; 1                 ; 0                 ; 0                 ; 0                 ; 0               ; 0               ; 0               ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1               ;
; lcd_states.mode0     ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                    ; 0                    ; 0                 ; 0                 ; 0                ; 1                ; 0                 ; 0                 ; 0                 ; 0                 ; 0               ; 0               ; 0               ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1               ;
; lcd_states.mode1     ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                    ; 0                    ; 0                 ; 0                 ; 1                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0               ; 0               ; 0               ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1               ;
; lcd_states.blink0    ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                    ; 0                    ; 0                 ; 1                 ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0               ; 0               ; 0               ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1               ;
; lcd_states.blink1    ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                    ; 0                    ; 1                 ; 0                 ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0               ; 0               ; 0               ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1               ;
; lcd_states.blinkOff0 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                    ; 1                    ; 0                 ; 0                 ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0               ; 0               ; 0               ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1               ;
; lcd_states.blinkOff1 ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 1                    ; 0                    ; 0                 ; 0                 ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0               ; 0               ; 0               ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1               ;
; lcd_states.shift0    ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                 ; 1                 ; 0                    ; 0                    ; 0                 ; 0                 ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0               ; 0               ; 0               ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1               ;
; lcd_states.shift1    ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 1                 ; 0                 ; 0                    ; 0                    ; 0                 ; 0                 ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0               ; 0               ; 0               ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1               ;
; lcd_states.wrad0     ; 0                 ; 0                 ; 0                ; 0                ; 0                ; 1                ; 0                 ; 0                 ; 0                    ; 0                    ; 0                 ; 0                 ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0               ; 0               ; 0               ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1               ;
; lcd_states.wrad1     ; 0                 ; 0                 ; 0                ; 0                ; 1                ; 0                ; 0                 ; 0                 ; 0                    ; 0                    ; 0                 ; 0                 ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0               ; 0               ; 0               ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1               ;
; lcd_states.wrcr0     ; 0                 ; 0                 ; 0                ; 1                ; 0                ; 0                ; 0                 ; 0                 ; 0                    ; 0                    ; 0                 ; 0                 ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0               ; 0               ; 0               ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1               ;
; lcd_states.wrcr1     ; 0                 ; 0                 ; 1                ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                    ; 0                    ; 0                 ; 0                 ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0               ; 0               ; 0               ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1               ;
; lcd_states.rd_bf0    ; 0                 ; 1                 ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                    ; 0                    ; 0                 ; 0                 ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0               ; 0               ; 0               ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1               ;
; lcd_states.rd_bf1    ; 1                 ; 0                 ; 0                ; 0                ; 0                ; 0                ; 0                 ; 0                 ; 0                    ; 0                    ; 0                 ; 0                 ; 0                ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0               ; 0               ; 0               ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1               ;
+----------------------+-------------------+-------------------+------------------+------------------+------------------+------------------+-------------------+-------------------+----------------------+----------------------+-------------------+-------------------+------------------+------------------+-------------------+-------------------+-------------------+-------------------+-----------------+-----------------+-----------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-----------------+


+-------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                    ;
+----------------------------------------------+--------------------------------------------------------+
; Register name                                ; Reason for Removal                                     ;
+----------------------------------------------+--------------------------------------------------------+
; timeAndDateClock:inst|date[2..4]             ; Stuck at VCC due to stuck port data_in                 ;
; LCDsteuerung:inst1|data_mode_out[0]          ; Stuck at GND due to stuck port data_in                 ;
; LCDsteuerung:inst1|address_Col_out[5]        ; Stuck at GND due to stuck port data_in                 ;
; LCDsteuerung:inst1|display_shift_out[0,1]    ; Stuck at GND due to stuck port data_in                 ;
; LCDsteuerung:inst1|cursor_on_out             ; Stuck at GND due to stuck port data_in                 ;
; LCDsteuerung:inst1|cursor_blink_out          ; Stuck at GND due to stuck port data_in                 ;
; lcddriver:inst2|Display_Shift_R[0,1]         ; Stuck at GND due to stuck port data_in                 ;
; lcddriver:inst2|cursor_On_R                  ; Stuck at GND due to stuck port data_in                 ;
; lcddriver:inst2|Cursor_blink_R               ; Stuck at GND due to stuck port data_in                 ;
; LCDsteuerung:inst1|states_R[1..5]            ; Merged with LCDsteuerung:inst1|states_R[0]             ;
; LCDsteuerung:inst1|timezone_R[1]             ; Merged with LCDsteuerung:inst1|timezone_R[0]           ;
; LCDsteuerung:inst1|states_R[0]               ; Stuck at GND due to stuck port data_in                 ;
; LCDsteuerung:inst1|minute_Start_R            ; Stuck at GND due to stuck port data_in                 ;
; LCDsteuerung:inst1|dcf_Enable_R              ; Stuck at GND due to stuck port data_in                 ;
; LCDsteuerung:inst1|timezone_R[0]             ; Stuck at GND due to stuck port data_in                 ;
; LCDsteuerung:inst1|state_R.updateMinuteStart ; Merged with LCDsteuerung:inst1|state_R.updateDCFenable ;
; LCDsteuerung:inst1|state_R.updateTimezone    ; Merged with LCDsteuerung:inst1|state_R.updateDCFenable ;
; LCDsteuerung:inst1|state_R.updateFrame       ; Stuck at GND due to stuck port data_in                 ;
; LCDsteuerung:inst1|state_R.updateDCFenable   ; Stuck at GND due to stuck port data_in                 ;
; LCDsteuerung:inst1|state_R.updateStates      ; Stuck at GND due to stuck port data_in                 ;
; LCDsteuerung:inst1|data_Out[7]               ; Stuck at GND due to stuck port data_in                 ;
; LCDsteuerung:inst1|address_Col_out[4]        ; Stuck at GND due to stuck port data_in                 ;
; lcddriver:inst2|lcd_states.init              ; Stuck at GND due to stuck port data_in                 ;
; lcddriver:inst2|lcd_states.init1a            ; Stuck at GND due to stuck port data_in                 ;
; lcddriver:inst2|lcd_states.init1b            ; Stuck at GND due to stuck port data_in                 ;
; lcddriver:inst2|lcd_states.init2a            ; Stuck at GND due to stuck port data_in                 ;
; lcddriver:inst2|lcd_states.init2b            ; Stuck at GND due to stuck port data_in                 ;
; lcddriver:inst2|lcd_states.init3a            ; Stuck at GND due to stuck port data_in                 ;
; lcddriver:inst2|lcd_states.init3b            ; Stuck at GND due to stuck port data_in                 ;
; lcddriver:inst2|lcd_states.init4a            ; Stuck at GND due to stuck port data_in                 ;
; lcddriver:inst2|lcd_states.init4b            ; Stuck at GND due to stuck port data_in                 ;
; lcddriver:inst2|lcd_states.init5a            ; Stuck at GND due to stuck port data_in                 ;
; lcddriver:inst2|lcd_states.init5b            ; Stuck at GND due to stuck port data_in                 ;
; lcddriver:inst2|lcd_states.init6a            ; Stuck at GND due to stuck port data_in                 ;
; lcddriver:inst2|lcd_states.init6b            ; Stuck at GND due to stuck port data_in                 ;
; lcddriver:inst2|lcd_states.init7a            ; Stuck at GND due to stuck port data_in                 ;
; lcddriver:inst2|lcd_states.init7b            ; Stuck at GND due to stuck port data_in                 ;
; lcddriver:inst2|wait_counter[0..6]           ; Stuck at GND due to stuck port clock_enable            ;
; Total Number of Removed Registers = 52       ;                                                        ;
+----------------------------------------------+--------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                ;
+--------------------------------------------+---------------------------+-------------------------------------------------------------------+
; Register name                              ; Reason for Removal        ; Registers Removed due to This Register                            ;
+--------------------------------------------+---------------------------+-------------------------------------------------------------------+
; lcddriver:inst2|lcd_states.init            ; Stuck at GND              ; lcddriver:inst2|wait_counter[6], lcddriver:inst2|wait_counter[5], ;
;                                            ; due to stuck port data_in ; lcddriver:inst2|wait_counter[4], lcddriver:inst2|wait_counter[3], ;
;                                            ;                           ; lcddriver:inst2|wait_counter[2], lcddriver:inst2|wait_counter[1], ;
;                                            ;                           ; lcddriver:inst2|wait_counter[0]                                   ;
; LCDsteuerung:inst1|state_R.updateDCFenable ; Stuck at GND              ; LCDsteuerung:inst1|data_Out[7]                                    ;
;                                            ; due to stuck port data_in ;                                                                   ;
; LCDsteuerung:inst1|state_R.updateStates    ; Stuck at GND              ; LCDsteuerung:inst1|address_Col_out[4]                             ;
;                                            ; due to stuck port data_in ;                                                                   ;
+--------------------------------------------+---------------------------+-------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 274   ;
; Number of registers using Synchronous Clear  ; 29    ;
; Number of registers using Synchronous Load   ; 2     ;
; Number of registers using Asynchronous Clear ; 247   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 92    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------+
; Inverted Register Statistics                     ;
+----------------------------------------+---------+
; Inverted Register                      ; Fan out ;
+----------------------------------------+---------+
; LCDsteuerung:inst1|day_Low_R[0]        ; 2       ;
; LCDsteuerung:inst1|month_Low_R[0]      ; 2       ;
; Total number of inverted registers = 2 ;         ;
+----------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------+
; 3:1                ; 24 bits   ; 48 LEs        ; 24 LEs               ; 24 LEs                 ; Yes        ; |ClockWork|clkGen_verilog:inst10|counter[17]   ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |ClockWork|lcddriver:inst2|wait_counter[3]     ;
; 5:1                ; 3 bits    ; 9 LEs         ; 3 LEs                ; 6 LEs                  ; Yes        ; |ClockWork|LCDsteuerung:inst1|weekday_R[1]     ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |ClockWork|LCDsteuerung:inst1|sec_Low_R[0]     ;
; 5:1                ; 3 bits    ; 9 LEs         ; 3 LEs                ; 6 LEs                  ; Yes        ; |ClockWork|LCDsteuerung:inst1|sec_High_R[2]    ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |ClockWork|LCDsteuerung:inst1|min_Low_R[3]     ;
; 5:1                ; 3 bits    ; 9 LEs         ; 3 LEs                ; 6 LEs                  ; Yes        ; |ClockWork|LCDsteuerung:inst1|min_High_R[0]    ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |ClockWork|LCDsteuerung:inst1|hour_Low_R[1]    ;
; 5:1                ; 2 bits    ; 6 LEs         ; 2 LEs                ; 4 LEs                  ; Yes        ; |ClockWork|LCDsteuerung:inst1|hour_High_R[0]   ;
; 5:1                ; 3 bits    ; 9 LEs         ; 3 LEs                ; 6 LEs                  ; Yes        ; |ClockWork|LCDsteuerung:inst1|day_Low_R[1]     ;
; 5:1                ; 2 bits    ; 6 LEs         ; 2 LEs                ; 4 LEs                  ; Yes        ; |ClockWork|LCDsteuerung:inst1|day_High_R[1]    ;
; 5:1                ; 3 bits    ; 9 LEs         ; 3 LEs                ; 6 LEs                  ; Yes        ; |ClockWork|LCDsteuerung:inst1|month_Low_R[2]   ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |ClockWork|LCDsteuerung:inst1|year_High_R[0]   ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |ClockWork|LCDsteuerung:inst1|year_Low_R[3]    ;
; 11:1               ; 5 bits    ; 35 LEs        ; 5 LEs                ; 30 LEs                 ; Yes        ; |ClockWork|LCDsteuerung:inst1|write_Count_R[2] ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |ClockWork|timeAndDateClock:inst|mon_count[0]  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |ClockWork|timeAndDateClock:inst|hour_count[5] ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |ClockWork|timeAndDateClock:inst|hour_count[0] ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |ClockWork|timeAndDateClock:inst|year_count[7] ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |ClockWork|timeAndDateClock:inst|day_count[5]  ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |ClockWork|timeAndDateClock:inst|min_count[6]  ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |ClockWork|timeAndDateClock:inst|sec_count[6]  ;
; 3:1                ; 14 bits   ; 28 LEs        ; 14 LEs               ; 14 LEs                 ; No         ; |ClockWork|lcddriver:inst2|lcd_states          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for lcddriver:inst2|FIFO:MAP_FIFO|scfifo:scfifo_component|scfifo_so01:auto_generated|a_dpfifo_3v01:dpfifo|altsyncram_rpb1:FIFOram ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                     ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                      ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------+


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lcddriver:inst2 ;
+----------------+----------+----------------------------------+
; Parameter Name ; Value    ; Type                             ;
+----------------+----------+----------------------------------+
; clk_freqeuncy  ; 10000000 ; Signed Integer                   ;
+----------------+----------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lcddriver:inst2|FIFO:MAP_FIFO|scfifo:scfifo_component ;
+-------------------------+--------------+-----------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                      ;
+-------------------------+--------------+-----------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                              ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                              ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                            ;
; lpm_width               ; 16           ; Signed Integer                                            ;
; LPM_NUMWORDS            ; 32           ; Signed Integer                                            ;
; LPM_WIDTHU              ; 5            ; Signed Integer                                            ;
; LPM_SHOWAHEAD           ; ON           ; Untyped                                                   ;
; UNDERFLOW_CHECKING      ; ON           ; Untyped                                                   ;
; OVERFLOW_CHECKING       ; ON           ; Untyped                                                   ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF          ; Untyped                                                   ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                   ;
; ALMOST_FULL_VALUE       ; 0            ; Untyped                                                   ;
; ALMOST_EMPTY_VALUE      ; 0            ; Untyped                                                   ;
; ENABLE_ECC              ; FALSE        ; Untyped                                                   ;
; USE_EAB                 ; ON           ; Untyped                                                   ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                   ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                   ;
; OPTIMIZE_FOR_SPEED      ; 5            ; Untyped                                                   ;
; CBXI_PARAMETER          ; scfifo_so01  ; Untyped                                                   ;
+-------------------------+--------------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Clk_10M:inst9|altpll:altpll_component ;
+-------------------------------+---------------------------+------------------------+
; Parameter Name                ; Value                     ; Type                   ;
+-------------------------------+---------------------------+------------------------+
; OPERATION_MODE                ; NORMAL                    ; Untyped                ;
; PLL_TYPE                      ; AUTO                      ; Untyped                ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=Clk_10M ; Untyped                ;
; QUALIFY_CONF_DONE             ; OFF                       ; Untyped                ;
; COMPENSATE_CLOCK              ; CLK0                      ; Untyped                ;
; SCAN_CHAIN                    ; LONG                      ; Untyped                ;
; PRIMARY_CLOCK                 ; INCLK0                    ; Untyped                ;
; INCLK0_INPUT_FREQUENCY        ; 20000                     ; Signed Integer         ;
; INCLK1_INPUT_FREQUENCY        ; 0                         ; Untyped                ;
; GATE_LOCK_SIGNAL              ; NO                        ; Untyped                ;
; GATE_LOCK_COUNTER             ; 0                         ; Untyped                ;
; LOCK_HIGH                     ; 1                         ; Untyped                ;
; LOCK_LOW                      ; 1                         ; Untyped                ;
; VALID_LOCK_MULTIPLIER         ; 1                         ; Untyped                ;
; INVALID_LOCK_MULTIPLIER       ; 5                         ; Untyped                ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                       ; Untyped                ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                       ; Untyped                ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                       ; Untyped                ;
; SKIP_VCO                      ; OFF                       ; Untyped                ;
; SWITCH_OVER_COUNTER           ; 0                         ; Untyped                ;
; SWITCH_OVER_TYPE              ; AUTO                      ; Untyped                ;
; FEEDBACK_SOURCE               ; EXTCLK0                   ; Untyped                ;
; BANDWIDTH                     ; 0                         ; Untyped                ;
; BANDWIDTH_TYPE                ; AUTO                      ; Untyped                ;
; SPREAD_FREQUENCY              ; 0                         ; Untyped                ;
; DOWN_SPREAD                   ; 0                         ; Untyped                ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                       ; Untyped                ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                       ; Untyped                ;
; CLK9_MULTIPLY_BY              ; 0                         ; Untyped                ;
; CLK8_MULTIPLY_BY              ; 0                         ; Untyped                ;
; CLK7_MULTIPLY_BY              ; 0                         ; Untyped                ;
; CLK6_MULTIPLY_BY              ; 0                         ; Untyped                ;
; CLK5_MULTIPLY_BY              ; 1                         ; Untyped                ;
; CLK4_MULTIPLY_BY              ; 1                         ; Untyped                ;
; CLK3_MULTIPLY_BY              ; 1                         ; Untyped                ;
; CLK2_MULTIPLY_BY              ; 1                         ; Untyped                ;
; CLK1_MULTIPLY_BY              ; 1                         ; Untyped                ;
; CLK0_MULTIPLY_BY              ; 1                         ; Signed Integer         ;
; CLK9_DIVIDE_BY                ; 0                         ; Untyped                ;
; CLK8_DIVIDE_BY                ; 0                         ; Untyped                ;
; CLK7_DIVIDE_BY                ; 0                         ; Untyped                ;
; CLK6_DIVIDE_BY                ; 0                         ; Untyped                ;
; CLK5_DIVIDE_BY                ; 1                         ; Untyped                ;
; CLK4_DIVIDE_BY                ; 1                         ; Untyped                ;
; CLK3_DIVIDE_BY                ; 1                         ; Untyped                ;
; CLK2_DIVIDE_BY                ; 1                         ; Untyped                ;
; CLK1_DIVIDE_BY                ; 1                         ; Untyped                ;
; CLK0_DIVIDE_BY                ; 5                         ; Signed Integer         ;
; CLK9_PHASE_SHIFT              ; 0                         ; Untyped                ;
; CLK8_PHASE_SHIFT              ; 0                         ; Untyped                ;
; CLK7_PHASE_SHIFT              ; 0                         ; Untyped                ;
; CLK6_PHASE_SHIFT              ; 0                         ; Untyped                ;
; CLK5_PHASE_SHIFT              ; 0                         ; Untyped                ;
; CLK4_PHASE_SHIFT              ; 0                         ; Untyped                ;
; CLK3_PHASE_SHIFT              ; 0                         ; Untyped                ;
; CLK2_PHASE_SHIFT              ; 0                         ; Untyped                ;
; CLK1_PHASE_SHIFT              ; 0                         ; Untyped                ;
; CLK0_PHASE_SHIFT              ; 0                         ; Untyped                ;
; CLK5_TIME_DELAY               ; 0                         ; Untyped                ;
; CLK4_TIME_DELAY               ; 0                         ; Untyped                ;
; CLK3_TIME_DELAY               ; 0                         ; Untyped                ;
; CLK2_TIME_DELAY               ; 0                         ; Untyped                ;
; CLK1_TIME_DELAY               ; 0                         ; Untyped                ;
; CLK0_TIME_DELAY               ; 0                         ; Untyped                ;
; CLK9_DUTY_CYCLE               ; 50                        ; Untyped                ;
; CLK8_DUTY_CYCLE               ; 50                        ; Untyped                ;
; CLK7_DUTY_CYCLE               ; 50                        ; Untyped                ;
; CLK6_DUTY_CYCLE               ; 50                        ; Untyped                ;
; CLK5_DUTY_CYCLE               ; 50                        ; Untyped                ;
; CLK4_DUTY_CYCLE               ; 50                        ; Untyped                ;
; CLK3_DUTY_CYCLE               ; 50                        ; Untyped                ;
; CLK2_DUTY_CYCLE               ; 50                        ; Untyped                ;
; CLK1_DUTY_CYCLE               ; 50                        ; Untyped                ;
; CLK0_DUTY_CYCLE               ; 50                        ; Signed Integer         ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                ;
; LOCK_WINDOW_UI                ;  0.05                     ; Untyped                ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                    ; Untyped                ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                    ; Untyped                ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                    ; Untyped                ;
; DPA_MULTIPLY_BY               ; 0                         ; Untyped                ;
; DPA_DIVIDE_BY                 ; 1                         ; Untyped                ;
; DPA_DIVIDER                   ; 0                         ; Untyped                ;
; EXTCLK3_MULTIPLY_BY           ; 1                         ; Untyped                ;
; EXTCLK2_MULTIPLY_BY           ; 1                         ; Untyped                ;
; EXTCLK1_MULTIPLY_BY           ; 1                         ; Untyped                ;
; EXTCLK0_MULTIPLY_BY           ; 1                         ; Untyped                ;
; EXTCLK3_DIVIDE_BY             ; 1                         ; Untyped                ;
; EXTCLK2_DIVIDE_BY             ; 1                         ; Untyped                ;
; EXTCLK1_DIVIDE_BY             ; 1                         ; Untyped                ;
; EXTCLK0_DIVIDE_BY             ; 1                         ; Untyped                ;
; EXTCLK3_PHASE_SHIFT           ; 0                         ; Untyped                ;
; EXTCLK2_PHASE_SHIFT           ; 0                         ; Untyped                ;
; EXTCLK1_PHASE_SHIFT           ; 0                         ; Untyped                ;
; EXTCLK0_PHASE_SHIFT           ; 0                         ; Untyped                ;
; EXTCLK3_TIME_DELAY            ; 0                         ; Untyped                ;
; EXTCLK2_TIME_DELAY            ; 0                         ; Untyped                ;
; EXTCLK1_TIME_DELAY            ; 0                         ; Untyped                ;
; EXTCLK0_TIME_DELAY            ; 0                         ; Untyped                ;
; EXTCLK3_DUTY_CYCLE            ; 50                        ; Untyped                ;
; EXTCLK2_DUTY_CYCLE            ; 50                        ; Untyped                ;
; EXTCLK1_DUTY_CYCLE            ; 50                        ; Untyped                ;
; EXTCLK0_DUTY_CYCLE            ; 50                        ; Untyped                ;
; VCO_MULTIPLY_BY               ; 0                         ; Untyped                ;
; VCO_DIVIDE_BY                 ; 0                         ; Untyped                ;
; SCLKOUT0_PHASE_SHIFT          ; 0                         ; Untyped                ;
; SCLKOUT1_PHASE_SHIFT          ; 0                         ; Untyped                ;
; VCO_MIN                       ; 0                         ; Untyped                ;
; VCO_MAX                       ; 0                         ; Untyped                ;
; VCO_CENTER                    ; 0                         ; Untyped                ;
; PFD_MIN                       ; 0                         ; Untyped                ;
; PFD_MAX                       ; 0                         ; Untyped                ;
; M_INITIAL                     ; 0                         ; Untyped                ;
; M                             ; 0                         ; Untyped                ;
; N                             ; 1                         ; Untyped                ;
; M2                            ; 1                         ; Untyped                ;
; N2                            ; 1                         ; Untyped                ;
; SS                            ; 1                         ; Untyped                ;
; C0_HIGH                       ; 0                         ; Untyped                ;
; C1_HIGH                       ; 0                         ; Untyped                ;
; C2_HIGH                       ; 0                         ; Untyped                ;
; C3_HIGH                       ; 0                         ; Untyped                ;
; C4_HIGH                       ; 0                         ; Untyped                ;
; C5_HIGH                       ; 0                         ; Untyped                ;
; C6_HIGH                       ; 0                         ; Untyped                ;
; C7_HIGH                       ; 0                         ; Untyped                ;
; C8_HIGH                       ; 0                         ; Untyped                ;
; C9_HIGH                       ; 0                         ; Untyped                ;
; C0_LOW                        ; 0                         ; Untyped                ;
; C1_LOW                        ; 0                         ; Untyped                ;
; C2_LOW                        ; 0                         ; Untyped                ;
; C3_LOW                        ; 0                         ; Untyped                ;
; C4_LOW                        ; 0                         ; Untyped                ;
; C5_LOW                        ; 0                         ; Untyped                ;
; C6_LOW                        ; 0                         ; Untyped                ;
; C7_LOW                        ; 0                         ; Untyped                ;
; C8_LOW                        ; 0                         ; Untyped                ;
; C9_LOW                        ; 0                         ; Untyped                ;
; C0_INITIAL                    ; 0                         ; Untyped                ;
; C1_INITIAL                    ; 0                         ; Untyped                ;
; C2_INITIAL                    ; 0                         ; Untyped                ;
; C3_INITIAL                    ; 0                         ; Untyped                ;
; C4_INITIAL                    ; 0                         ; Untyped                ;
; C5_INITIAL                    ; 0                         ; Untyped                ;
; C6_INITIAL                    ; 0                         ; Untyped                ;
; C7_INITIAL                    ; 0                         ; Untyped                ;
; C8_INITIAL                    ; 0                         ; Untyped                ;
; C9_INITIAL                    ; 0                         ; Untyped                ;
; C0_MODE                       ; BYPASS                    ; Untyped                ;
; C1_MODE                       ; BYPASS                    ; Untyped                ;
; C2_MODE                       ; BYPASS                    ; Untyped                ;
; C3_MODE                       ; BYPASS                    ; Untyped                ;
; C4_MODE                       ; BYPASS                    ; Untyped                ;
; C5_MODE                       ; BYPASS                    ; Untyped                ;
; C6_MODE                       ; BYPASS                    ; Untyped                ;
; C7_MODE                       ; BYPASS                    ; Untyped                ;
; C8_MODE                       ; BYPASS                    ; Untyped                ;
; C9_MODE                       ; BYPASS                    ; Untyped                ;
; C0_PH                         ; 0                         ; Untyped                ;
; C1_PH                         ; 0                         ; Untyped                ;
; C2_PH                         ; 0                         ; Untyped                ;
; C3_PH                         ; 0                         ; Untyped                ;
; C4_PH                         ; 0                         ; Untyped                ;
; C5_PH                         ; 0                         ; Untyped                ;
; C6_PH                         ; 0                         ; Untyped                ;
; C7_PH                         ; 0                         ; Untyped                ;
; C8_PH                         ; 0                         ; Untyped                ;
; C9_PH                         ; 0                         ; Untyped                ;
; L0_HIGH                       ; 1                         ; Untyped                ;
; L1_HIGH                       ; 1                         ; Untyped                ;
; G0_HIGH                       ; 1                         ; Untyped                ;
; G1_HIGH                       ; 1                         ; Untyped                ;
; G2_HIGH                       ; 1                         ; Untyped                ;
; G3_HIGH                       ; 1                         ; Untyped                ;
; E0_HIGH                       ; 1                         ; Untyped                ;
; E1_HIGH                       ; 1                         ; Untyped                ;
; E2_HIGH                       ; 1                         ; Untyped                ;
; E3_HIGH                       ; 1                         ; Untyped                ;
; L0_LOW                        ; 1                         ; Untyped                ;
; L1_LOW                        ; 1                         ; Untyped                ;
; G0_LOW                        ; 1                         ; Untyped                ;
; G1_LOW                        ; 1                         ; Untyped                ;
; G2_LOW                        ; 1                         ; Untyped                ;
; G3_LOW                        ; 1                         ; Untyped                ;
; E0_LOW                        ; 1                         ; Untyped                ;
; E1_LOW                        ; 1                         ; Untyped                ;
; E2_LOW                        ; 1                         ; Untyped                ;
; E3_LOW                        ; 1                         ; Untyped                ;
; L0_INITIAL                    ; 1                         ; Untyped                ;
; L1_INITIAL                    ; 1                         ; Untyped                ;
; G0_INITIAL                    ; 1                         ; Untyped                ;
; G1_INITIAL                    ; 1                         ; Untyped                ;
; G2_INITIAL                    ; 1                         ; Untyped                ;
; G3_INITIAL                    ; 1                         ; Untyped                ;
; E0_INITIAL                    ; 1                         ; Untyped                ;
; E1_INITIAL                    ; 1                         ; Untyped                ;
; E2_INITIAL                    ; 1                         ; Untyped                ;
; E3_INITIAL                    ; 1                         ; Untyped                ;
; L0_MODE                       ; BYPASS                    ; Untyped                ;
; L1_MODE                       ; BYPASS                    ; Untyped                ;
; G0_MODE                       ; BYPASS                    ; Untyped                ;
; G1_MODE                       ; BYPASS                    ; Untyped                ;
; G2_MODE                       ; BYPASS                    ; Untyped                ;
; G3_MODE                       ; BYPASS                    ; Untyped                ;
; E0_MODE                       ; BYPASS                    ; Untyped                ;
; E1_MODE                       ; BYPASS                    ; Untyped                ;
; E2_MODE                       ; BYPASS                    ; Untyped                ;
; E3_MODE                       ; BYPASS                    ; Untyped                ;
; L0_PH                         ; 0                         ; Untyped                ;
; L1_PH                         ; 0                         ; Untyped                ;
; G0_PH                         ; 0                         ; Untyped                ;
; G1_PH                         ; 0                         ; Untyped                ;
; G2_PH                         ; 0                         ; Untyped                ;
; G3_PH                         ; 0                         ; Untyped                ;
; E0_PH                         ; 0                         ; Untyped                ;
; E1_PH                         ; 0                         ; Untyped                ;
; E2_PH                         ; 0                         ; Untyped                ;
; E3_PH                         ; 0                         ; Untyped                ;
; M_PH                          ; 0                         ; Untyped                ;
; C1_USE_CASC_IN                ; OFF                       ; Untyped                ;
; C2_USE_CASC_IN                ; OFF                       ; Untyped                ;
; C3_USE_CASC_IN                ; OFF                       ; Untyped                ;
; C4_USE_CASC_IN                ; OFF                       ; Untyped                ;
; C5_USE_CASC_IN                ; OFF                       ; Untyped                ;
; C6_USE_CASC_IN                ; OFF                       ; Untyped                ;
; C7_USE_CASC_IN                ; OFF                       ; Untyped                ;
; C8_USE_CASC_IN                ; OFF                       ; Untyped                ;
; C9_USE_CASC_IN                ; OFF                       ; Untyped                ;
; CLK0_COUNTER                  ; G0                        ; Untyped                ;
; CLK1_COUNTER                  ; G0                        ; Untyped                ;
; CLK2_COUNTER                  ; G0                        ; Untyped                ;
; CLK3_COUNTER                  ; G0                        ; Untyped                ;
; CLK4_COUNTER                  ; G0                        ; Untyped                ;
; CLK5_COUNTER                  ; G0                        ; Untyped                ;
; CLK6_COUNTER                  ; E0                        ; Untyped                ;
; CLK7_COUNTER                  ; E1                        ; Untyped                ;
; CLK8_COUNTER                  ; E2                        ; Untyped                ;
; CLK9_COUNTER                  ; E3                        ; Untyped                ;
; L0_TIME_DELAY                 ; 0                         ; Untyped                ;
; L1_TIME_DELAY                 ; 0                         ; Untyped                ;
; G0_TIME_DELAY                 ; 0                         ; Untyped                ;
; G1_TIME_DELAY                 ; 0                         ; Untyped                ;
; G2_TIME_DELAY                 ; 0                         ; Untyped                ;
; G3_TIME_DELAY                 ; 0                         ; Untyped                ;
; E0_TIME_DELAY                 ; 0                         ; Untyped                ;
; E1_TIME_DELAY                 ; 0                         ; Untyped                ;
; E2_TIME_DELAY                 ; 0                         ; Untyped                ;
; E3_TIME_DELAY                 ; 0                         ; Untyped                ;
; M_TIME_DELAY                  ; 0                         ; Untyped                ;
; N_TIME_DELAY                  ; 0                         ; Untyped                ;
; EXTCLK3_COUNTER               ; E3                        ; Untyped                ;
; EXTCLK2_COUNTER               ; E2                        ; Untyped                ;
; EXTCLK1_COUNTER               ; E1                        ; Untyped                ;
; EXTCLK0_COUNTER               ; E0                        ; Untyped                ;
; ENABLE0_COUNTER               ; L0                        ; Untyped                ;
; ENABLE1_COUNTER               ; L0                        ; Untyped                ;
; CHARGE_PUMP_CURRENT           ; 2                         ; Untyped                ;
; LOOP_FILTER_R                 ;  1.000000                 ; Untyped                ;
; LOOP_FILTER_C                 ; 5                         ; Untyped                ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                      ; Untyped                ;
; LOOP_FILTER_R_BITS            ; 9999                      ; Untyped                ;
; LOOP_FILTER_C_BITS            ; 9999                      ; Untyped                ;
; VCO_POST_SCALE                ; 0                         ; Untyped                ;
; CLK2_OUTPUT_FREQUENCY         ; 0                         ; Untyped                ;
; CLK1_OUTPUT_FREQUENCY         ; 0                         ; Untyped                ;
; CLK0_OUTPUT_FREQUENCY         ; 0                         ; Untyped                ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E              ; Untyped                ;
; PORT_CLKENA0                  ; PORT_UNUSED               ; Untyped                ;
; PORT_CLKENA1                  ; PORT_UNUSED               ; Untyped                ;
; PORT_CLKENA2                  ; PORT_UNUSED               ; Untyped                ;
; PORT_CLKENA3                  ; PORT_UNUSED               ; Untyped                ;
; PORT_CLKENA4                  ; PORT_UNUSED               ; Untyped                ;
; PORT_CLKENA5                  ; PORT_UNUSED               ; Untyped                ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY         ; Untyped                ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY         ; Untyped                ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY         ; Untyped                ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY         ; Untyped                ;
; PORT_EXTCLK0                  ; PORT_UNUSED               ; Untyped                ;
; PORT_EXTCLK1                  ; PORT_UNUSED               ; Untyped                ;
; PORT_EXTCLK2                  ; PORT_UNUSED               ; Untyped                ;
; PORT_EXTCLK3                  ; PORT_UNUSED               ; Untyped                ;
; PORT_CLKBAD0                  ; PORT_UNUSED               ; Untyped                ;
; PORT_CLKBAD1                  ; PORT_UNUSED               ; Untyped                ;
; PORT_CLK0                     ; PORT_USED                 ; Untyped                ;
; PORT_CLK1                     ; PORT_UNUSED               ; Untyped                ;
; PORT_CLK2                     ; PORT_UNUSED               ; Untyped                ;
; PORT_CLK3                     ; PORT_UNUSED               ; Untyped                ;
; PORT_CLK4                     ; PORT_UNUSED               ; Untyped                ;
; PORT_CLK5                     ; PORT_UNUSED               ; Untyped                ;
; PORT_CLK6                     ; PORT_UNUSED               ; Untyped                ;
; PORT_CLK7                     ; PORT_UNUSED               ; Untyped                ;
; PORT_CLK8                     ; PORT_UNUSED               ; Untyped                ;
; PORT_CLK9                     ; PORT_UNUSED               ; Untyped                ;
; PORT_SCANDATA                 ; PORT_UNUSED               ; Untyped                ;
; PORT_SCANDATAOUT              ; PORT_UNUSED               ; Untyped                ;
; PORT_SCANDONE                 ; PORT_UNUSED               ; Untyped                ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY         ; Untyped                ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY         ; Untyped                ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED               ; Untyped                ;
; PORT_CLKLOSS                  ; PORT_UNUSED               ; Untyped                ;
; PORT_INCLK1                   ; PORT_UNUSED               ; Untyped                ;
; PORT_INCLK0                   ; PORT_USED                 ; Untyped                ;
; PORT_FBIN                     ; PORT_UNUSED               ; Untyped                ;
; PORT_PLLENA                   ; PORT_UNUSED               ; Untyped                ;
; PORT_CLKSWITCH                ; PORT_UNUSED               ; Untyped                ;
; PORT_ARESET                   ; PORT_UNUSED               ; Untyped                ;
; PORT_PFDENA                   ; PORT_UNUSED               ; Untyped                ;
; PORT_SCANCLK                  ; PORT_UNUSED               ; Untyped                ;
; PORT_SCANACLR                 ; PORT_UNUSED               ; Untyped                ;
; PORT_SCANREAD                 ; PORT_UNUSED               ; Untyped                ;
; PORT_SCANWRITE                ; PORT_UNUSED               ; Untyped                ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY         ; Untyped                ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY         ; Untyped                ;
; PORT_LOCKED                   ; PORT_UNUSED               ; Untyped                ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED               ; Untyped                ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY         ; Untyped                ;
; PORT_PHASEDONE                ; PORT_UNUSED               ; Untyped                ;
; PORT_PHASESTEP                ; PORT_UNUSED               ; Untyped                ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED               ; Untyped                ;
; PORT_SCANCLKENA               ; PORT_UNUSED               ; Untyped                ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED               ; Untyped                ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY         ; Untyped                ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY         ; Untyped                ;
; M_TEST_SOURCE                 ; 5                         ; Untyped                ;
; C0_TEST_SOURCE                ; 5                         ; Untyped                ;
; C1_TEST_SOURCE                ; 5                         ; Untyped                ;
; C2_TEST_SOURCE                ; 5                         ; Untyped                ;
; C3_TEST_SOURCE                ; 5                         ; Untyped                ;
; C4_TEST_SOURCE                ; 5                         ; Untyped                ;
; C5_TEST_SOURCE                ; 5                         ; Untyped                ;
; C6_TEST_SOURCE                ; 5                         ; Untyped                ;
; C7_TEST_SOURCE                ; 5                         ; Untyped                ;
; C8_TEST_SOURCE                ; 5                         ; Untyped                ;
; C9_TEST_SOURCE                ; 5                         ; Untyped                ;
; CBXI_PARAMETER                ; Clk_10M_altpll            ; Untyped                ;
; VCO_FREQUENCY_CONTROL         ; AUTO                      ; Untyped                ;
; VCO_PHASE_SHIFT_STEP          ; 0                         ; Untyped                ;
; WIDTH_CLOCK                   ; 5                         ; Signed Integer         ;
; WIDTH_PHASECOUNTERSELECT      ; 4                         ; Untyped                ;
; USING_FBMIMICBIDIR_PORT       ; OFF                       ; Untyped                ;
; DEVICE_FAMILY                 ; Cyclone IV E              ; Untyped                ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                    ; Untyped                ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                       ; Untyped                ;
; AUTO_CARRY_CHAINS             ; ON                        ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS          ; OFF                       ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS           ; ON                        ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS        ; OFF                       ; IGNORE_CASCADE         ;
+-------------------------------+---------------------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: clkGen_verilog:inst10 ;
+----------------+----------+----------------------------------------+
; Parameter Name ; Value    ; Type                                   ;
+----------------+----------+----------------------------------------+
; freq_divider   ; 10000000 ; Signed Integer                         ;
+----------------+----------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LPM_CONSTANT:inst6 ;
+--------------------+------------------+-------------------------+
; Parameter Name     ; Value            ; Type                    ;
+--------------------+------------------+-------------------------+
; LPM_WIDTH          ; 26               ; Signed Integer          ;
; LPM_CVALUE         ; 10000000         ; Signed Integer          ;
; ENABLE_RUNTIME_MOD ; NO               ; Untyped                 ;
; CBXI_PARAMETER     ; lpm_constant_ri4 ; Untyped                 ;
+--------------------+------------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                       ;
+----------------------------+-------------------------------------------------------+
; Name                       ; Value                                                 ;
+----------------------------+-------------------------------------------------------+
; Number of entity instances ; 1                                                     ;
; Entity Instance            ; lcddriver:inst2|FIFO:MAP_FIFO|scfifo:scfifo_component ;
;     -- FIFO Type           ; Single Clock                                          ;
;     -- lpm_width           ; 16                                                    ;
;     -- LPM_NUMWORDS        ; 32                                                    ;
;     -- LPM_SHOWAHEAD       ; ON                                                    ;
;     -- USE_EAB             ; ON                                                    ;
+----------------------------+-------------------------------------------------------+


+-----------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                          ;
+-------------------------------+---------------------------------------+
; Name                          ; Value                                 ;
+-------------------------------+---------------------------------------+
; Number of entity instances    ; 1                                     ;
; Entity Instance               ; Clk_10M:inst9|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                ;
;     -- PLL_TYPE               ; AUTO                                  ;
;     -- PRIMARY_CLOCK          ; INCLK0                                ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                 ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                     ;
;     -- VCO_MULTIPLY_BY        ; 0                                     ;
;     -- VCO_DIVIDE_BY          ; 0                                     ;
+-------------------------------+---------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lcddriver:inst2|FIFO:MAP_FIFO"                                                          ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; data[15] ; Input  ; Info     ; Stuck at VCC                                                                        ;
; usedw    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 14                          ;
; cycloneiii_ff         ; 274                         ;
;     CLR               ; 153                         ;
;     CLR SLD           ; 2                           ;
;     ENA CLR           ; 87                          ;
;     ENA CLR SCLR      ; 5                           ;
;     SCLR              ; 24                          ;
;     plain             ; 3                           ;
; cycloneiii_io_obuf    ; 8                           ;
; cycloneiii_lcell_comb ; 511                         ;
;     arith             ; 73                          ;
;         2 data inputs ; 66                          ;
;         3 data inputs ; 7                           ;
;     normal            ; 438                         ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 11                          ;
;         2 data inputs ; 110                         ;
;         3 data inputs ; 55                          ;
;         4 data inputs ; 260                         ;
; cycloneiii_pll        ; 1                           ;
; cycloneiii_ram_block  ; 16                          ;
;                       ;                             ;
; Max LUT depth         ; 7.00                        ;
; Average LUT depth     ; 3.57                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition
    Info: Processing started: Thu Jun 04 18:48:45 2020
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off ClockWork -c ClockWork
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file clkgen_verilog.v
    Info (12023): Found entity 1: clkGen_verilog File: D:/quartus17/project/ClockWork_restored/clkGen_verilog.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file updown_counter.v
    Info (12023): Found entity 1: updown_counter File: D:/quartus17/project/ClockWork_restored/updown_counter.v Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file clkenable.v
    Info (12023): Found entity 1: clkEnable File: D:/quartus17/project/ClockWork_restored/clkEnable.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file timeanddateclock.v
    Info (12023): Found entity 1: timeAndDateClock File: D:/quartus17/project/ClockWork_restored/timeAndDateClock.v Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file setfixtimeanddate.v
    Info (12023): Found entity 1: setFixTimeAndDate File: D:/quartus17/project/ClockWork_restored/setFixTimeAndDate.v Line: 18
Info (12021): Found 2 design units, including 1 entities, in source file lcdsteuerung.vhd
    Info (12022): Found design unit 1: LCDsteuerung-a File: D:/quartus17/project/ClockWork_restored/LCDsteuerung.vhd Line: 56
    Info (12023): Found entity 1: LCDsteuerung File: D:/quartus17/project/ClockWork_restored/LCDsteuerung.vhd Line: 28
Info (12021): Found 2 design units, including 1 entities, in source file lcddriver.vhd
    Info (12022): Found design unit 1: lcddriver-communicate File: D:/quartus17/project/ClockWork_restored/lcddriver.vhd Line: 79
    Info (12023): Found entity 1: lcddriver File: D:/quartus17/project/ClockWork_restored/lcddriver.vhd Line: 32
Info (12021): Found 2 design units, including 1 entities, in source file fifo.vhd
    Info (12022): Found design unit 1: fifo-SYN File: D:/quartus17/project/ClockWork_restored/FIFO.vhd Line: 61
    Info (12023): Found entity 1: FIFO File: D:/quartus17/project/ClockWork_restored/FIFO.vhd Line: 45
Info (12021): Found 1 design units, including 1 entities, in source file clockwork.bdf
    Info (12023): Found entity 1: ClockWork
Info (12021): Found 1 design units, including 1 entities, in source file clk_10m.v
    Info (12023): Found entity 1: Clk_10M File: D:/quartus17/project/ClockWork_restored/Clk_10M.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file pll_1hz.v
    Info (12023): Found entity 1: pll_1Hz File: D:/quartus17/project/ClockWork_restored/pll_1Hz.v Line: 39
Info (12127): Elaborating entity "ClockWork" for the top level hierarchy
Info (12128): Elaborating entity "lcddriver" for hierarchy "lcddriver:inst2"
Info (12128): Elaborating entity "FIFO" for hierarchy "lcddriver:inst2|FIFO:MAP_FIFO" File: D:/quartus17/project/ClockWork_restored/lcddriver.vhd Line: 220
Info (12128): Elaborating entity "scfifo" for hierarchy "lcddriver:inst2|FIFO:MAP_FIFO|scfifo:scfifo_component" File: D:/quartus17/project/ClockWork_restored/FIFO.vhd Line: 101
Info (12130): Elaborated megafunction instantiation "lcddriver:inst2|FIFO:MAP_FIFO|scfifo:scfifo_component" File: D:/quartus17/project/ClockWork_restored/FIFO.vhd Line: 101
Info (12133): Instantiated megafunction "lcddriver:inst2|FIFO:MAP_FIFO|scfifo:scfifo_component" with the following parameter: File: D:/quartus17/project/ClockWork_restored/FIFO.vhd Line: 101
    Info (12134): Parameter "intended_device_family" = "APEX20KE"
    Info (12134): Parameter "lpm_width" = "16"
    Info (12134): Parameter "lpm_numwords" = "32"
    Info (12134): Parameter "lpm_widthu" = "5"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_showahead" = "ON"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_so01.tdf
    Info (12023): Found entity 1: scfifo_so01 File: D:/quartus17/project/ClockWork_restored/db/scfifo_so01.tdf Line: 24
Info (12128): Elaborating entity "scfifo_so01" for hierarchy "lcddriver:inst2|FIFO:MAP_FIFO|scfifo:scfifo_component|scfifo_so01:auto_generated" File: d:/intelfpga/17.1/quartus/libraries/megafunctions/scfifo.tdf Line: 299
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_3v01.tdf
    Info (12023): Found entity 1: a_dpfifo_3v01 File: D:/quartus17/project/ClockWork_restored/db/a_dpfifo_3v01.tdf Line: 32
Info (12128): Elaborating entity "a_dpfifo_3v01" for hierarchy "lcddriver:inst2|FIFO:MAP_FIFO|scfifo:scfifo_component|scfifo_so01:auto_generated|a_dpfifo_3v01:dpfifo" File: D:/quartus17/project/ClockWork_restored/db/scfifo_so01.tdf Line: 37
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_rpb1.tdf
    Info (12023): Found entity 1: altsyncram_rpb1 File: D:/quartus17/project/ClockWork_restored/db/altsyncram_rpb1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_rpb1" for hierarchy "lcddriver:inst2|FIFO:MAP_FIFO|scfifo:scfifo_component|scfifo_so01:auto_generated|a_dpfifo_3v01:dpfifo|altsyncram_rpb1:FIFOram" File: D:/quartus17/project/ClockWork_restored/db/a_dpfifo_3v01.tdf Line: 46
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_is8.tdf
    Info (12023): Found entity 1: cmpr_is8 File: D:/quartus17/project/ClockWork_restored/db/cmpr_is8.tdf Line: 22
Info (12128): Elaborating entity "cmpr_is8" for hierarchy "lcddriver:inst2|FIFO:MAP_FIFO|scfifo:scfifo_component|scfifo_so01:auto_generated|a_dpfifo_3v01:dpfifo|cmpr_is8:almost_full_comparer" File: D:/quartus17/project/ClockWork_restored/db/a_dpfifo_3v01.tdf Line: 55
Info (12128): Elaborating entity "cmpr_is8" for hierarchy "lcddriver:inst2|FIFO:MAP_FIFO|scfifo:scfifo_component|scfifo_so01:auto_generated|a_dpfifo_3v01:dpfifo|cmpr_is8:three_comparison" File: D:/quartus17/project/ClockWork_restored/db/a_dpfifo_3v01.tdf Line: 56
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_vnb.tdf
    Info (12023): Found entity 1: cntr_vnb File: D:/quartus17/project/ClockWork_restored/db/cntr_vnb.tdf Line: 25
Info (12128): Elaborating entity "cntr_vnb" for hierarchy "lcddriver:inst2|FIFO:MAP_FIFO|scfifo:scfifo_component|scfifo_so01:auto_generated|a_dpfifo_3v01:dpfifo|cntr_vnb:rd_ptr_msb" File: D:/quartus17/project/ClockWork_restored/db/a_dpfifo_3v01.tdf Line: 57
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_co7.tdf
    Info (12023): Found entity 1: cntr_co7 File: D:/quartus17/project/ClockWork_restored/db/cntr_co7.tdf Line: 25
Info (12128): Elaborating entity "cntr_co7" for hierarchy "lcddriver:inst2|FIFO:MAP_FIFO|scfifo:scfifo_component|scfifo_so01:auto_generated|a_dpfifo_3v01:dpfifo|cntr_co7:usedw_counter" File: D:/quartus17/project/ClockWork_restored/db/a_dpfifo_3v01.tdf Line: 58
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_0ob.tdf
    Info (12023): Found entity 1: cntr_0ob File: D:/quartus17/project/ClockWork_restored/db/cntr_0ob.tdf Line: 25
Info (12128): Elaborating entity "cntr_0ob" for hierarchy "lcddriver:inst2|FIFO:MAP_FIFO|scfifo:scfifo_component|scfifo_so01:auto_generated|a_dpfifo_3v01:dpfifo|cntr_0ob:wr_ptr" File: D:/quartus17/project/ClockWork_restored/db/a_dpfifo_3v01.tdf Line: 59
Info (12128): Elaborating entity "Clk_10M" for hierarchy "Clk_10M:inst9"
Info (12128): Elaborating entity "altpll" for hierarchy "Clk_10M:inst9|altpll:altpll_component" File: D:/quartus17/project/ClockWork_restored/Clk_10M.v Line: 90
Info (12130): Elaborated megafunction instantiation "Clk_10M:inst9|altpll:altpll_component" File: D:/quartus17/project/ClockWork_restored/Clk_10M.v Line: 90
Info (12133): Instantiated megafunction "Clk_10M:inst9|altpll:altpll_component" with the following parameter: File: D:/quartus17/project/ClockWork_restored/Clk_10M.v Line: 90
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "5"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=Clk_10M"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/clk_10m_altpll.v
    Info (12023): Found entity 1: Clk_10M_altpll File: D:/quartus17/project/ClockWork_restored/db/clk_10m_altpll.v Line: 29
Info (12128): Elaborating entity "Clk_10M_altpll" for hierarchy "Clk_10M:inst9|altpll:altpll_component|Clk_10M_altpll:auto_generated" File: d:/intelfpga/17.1/quartus/libraries/megafunctions/altpll.tdf Line: 897
Info (12128): Elaborating entity "LCDsteuerung" for hierarchy "LCDsteuerung:inst1"
Warning (10492): VHDL Process Statement warning at LCDsteuerung.vhd(274): signal "DCF_Enable_in" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/quartus17/project/ClockWork_restored/LCDsteuerung.vhd Line: 274
Info (12128): Elaborating entity "timeAndDateClock" for hierarchy "timeAndDateClock:inst"
Warning (10240): Verilog HDL Always Construct warning at timeAndDateClock.v(56): inferring latch(es) for variable "timeAndDate_Out", which holds its previous value in one or more paths through the always construct File: D:/quartus17/project/ClockWork_restored/timeAndDateClock.v Line: 56
Warning (10230): Verilog HDL assignment warning at timeAndDateClock.v(92): truncated value with size 32 to match size of target (3) File: D:/quartus17/project/ClockWork_restored/timeAndDateClock.v Line: 92
Warning (10230): Verilog HDL assignment warning at timeAndDateClock.v(102): truncated value with size 32 to match size of target (4) File: D:/quartus17/project/ClockWork_restored/timeAndDateClock.v Line: 102
Warning (10230): Verilog HDL assignment warning at timeAndDateClock.v(122): truncated value with size 32 to match size of target (3) File: D:/quartus17/project/ClockWork_restored/timeAndDateClock.v Line: 122
Warning (10230): Verilog HDL assignment warning at timeAndDateClock.v(132): truncated value with size 32 to match size of target (4) File: D:/quartus17/project/ClockWork_restored/timeAndDateClock.v Line: 132
Warning (10230): Verilog HDL assignment warning at timeAndDateClock.v(152): truncated value with size 32 to match size of target (2) File: D:/quartus17/project/ClockWork_restored/timeAndDateClock.v Line: 152
Warning (10230): Verilog HDL assignment warning at timeAndDateClock.v(162): truncated value with size 32 to match size of target (4) File: D:/quartus17/project/ClockWork_restored/timeAndDateClock.v Line: 162
Warning (10230): Verilog HDL assignment warning at timeAndDateClock.v(182): truncated value with size 32 to match size of target (2) File: D:/quartus17/project/ClockWork_restored/timeAndDateClock.v Line: 182
Warning (10230): Verilog HDL assignment warning at timeAndDateClock.v(192): truncated value with size 32 to match size of target (4) File: D:/quartus17/project/ClockWork_restored/timeAndDateClock.v Line: 192
Warning (10230): Verilog HDL assignment warning at timeAndDateClock.v(213): truncated value with size 32 to match size of target (3) File: D:/quartus17/project/ClockWork_restored/timeAndDateClock.v Line: 213
Warning (10230): Verilog HDL assignment warning at timeAndDateClock.v(232): truncated value with size 32 to match size of target (1) File: D:/quartus17/project/ClockWork_restored/timeAndDateClock.v Line: 232
Warning (10230): Verilog HDL assignment warning at timeAndDateClock.v(242): truncated value with size 32 to match size of target (4) File: D:/quartus17/project/ClockWork_restored/timeAndDateClock.v Line: 242
Warning (10230): Verilog HDL assignment warning at timeAndDateClock.v(260): truncated value with size 32 to match size of target (4) File: D:/quartus17/project/ClockWork_restored/timeAndDateClock.v Line: 260
Warning (10230): Verilog HDL assignment warning at timeAndDateClock.v(268): truncated value with size 32 to match size of target (4) File: D:/quartus17/project/ClockWork_restored/timeAndDateClock.v Line: 268
Info (10041): Inferred latch for "timeAndDate_Out[42]" at timeAndDateClock.v(56) File: D:/quartus17/project/ClockWork_restored/timeAndDateClock.v Line: 56
Info (10041): Inferred latch for "timeAndDate_Out[43]" at timeAndDateClock.v(56) File: D:/quartus17/project/ClockWork_restored/timeAndDateClock.v Line: 56
Info (12128): Elaborating entity "clkGen_verilog" for hierarchy "clkGen_verilog:inst10"
Warning (10230): Verilog HDL assignment warning at clkGen_verilog.v(27): truncated value with size 32 to match size of target (24) File: D:/quartus17/project/ClockWork_restored/clkGen_verilog.v Line: 27
Info (12128): Elaborating entity "LPM_CONSTANT" for hierarchy "LPM_CONSTANT:inst6"
Info (12130): Elaborated megafunction instantiation "LPM_CONSTANT:inst6"
Info (12133): Instantiated megafunction "LPM_CONSTANT:inst6" with the following parameter:
    Info (12134): Parameter "LPM_CVALUE" = "10000000"
    Info (12134): Parameter "LPM_WIDTH" = "26"
Info (12128): Elaborating entity "setFixTimeAndDate" for hierarchy "setFixTimeAndDate:inst3"
Info (13000): Registers with preset signals will power-up high File: D:/quartus17/project/ClockWork_restored/LCDsteuerung.vhd Line: 612
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13004): Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state.
    Warning (13310): Register "timeAndDateClock:inst|timeAndDate_Out[6]" is converted into an equivalent circuit using register "timeAndDateClock:inst|timeAndDate_Out[6]~_emulated" and latch "timeAndDateClock:inst|timeAndDate_Out[6]~1" File: D:/quartus17/project/ClockWork_restored/timeAndDateClock.v Line: 68
    Warning (13310): Register "timeAndDateClock:inst|timeAndDate_Out[11]" is converted into an equivalent circuit using register "timeAndDateClock:inst|timeAndDate_Out[11]~_emulated" and latch "timeAndDateClock:inst|timeAndDate_Out[6]~1" File: D:/quartus17/project/ClockWork_restored/timeAndDateClock.v Line: 68
    Warning (13310): Register "timeAndDateClock:inst|timeAndDate_Out[13]" is converted into an equivalent circuit using register "timeAndDateClock:inst|timeAndDate_Out[13]~_emulated" and latch "timeAndDateClock:inst|timeAndDate_Out[6]~1" File: D:/quartus17/project/ClockWork_restored/timeAndDateClock.v Line: 68
    Warning (13310): Register "timeAndDateClock:inst|timeAndDate_Out[19]" is converted into an equivalent circuit using register "timeAndDateClock:inst|timeAndDate_Out[19]~_emulated" and latch "timeAndDateClock:inst|timeAndDate_Out[6]~1" File: D:/quartus17/project/ClockWork_restored/timeAndDateClock.v Line: 68
    Warning (13310): Register "timeAndDateClock:inst|timeAndDate_Out[40]" is converted into an equivalent circuit using register "timeAndDateClock:inst|timeAndDate_Out[40]~_emulated" and latch "timeAndDateClock:inst|timeAndDate_Out[6]~1" File: D:/quartus17/project/ClockWork_restored/timeAndDateClock.v Line: 68
    Warning (13310): Register "timeAndDateClock:inst|timeAndDate_Out[24]" is converted into an equivalent circuit using register "timeAndDateClock:inst|timeAndDate_Out[24]~_emulated" and latch "timeAndDateClock:inst|timeAndDate_Out[6]~1" File: D:/quartus17/project/ClockWork_restored/timeAndDateClock.v Line: 68
    Warning (13310): Register "timeAndDateClock:inst|timeAndDate_Out[25]" is converted into an equivalent circuit using register "timeAndDateClock:inst|timeAndDate_Out[25]~_emulated" and latch "timeAndDateClock:inst|timeAndDate_Out[6]~1" File: D:/quartus17/project/ClockWork_restored/timeAndDateClock.v Line: 68
    Warning (13310): Register "timeAndDateClock:inst|timeAndDate_Out[0]" is converted into an equivalent circuit using register "timeAndDateClock:inst|timeAndDate_Out[0]~_emulated" and latch "timeAndDateClock:inst|timeAndDate_Out[6]~1" File: D:/quartus17/project/ClockWork_restored/timeAndDateClock.v Line: 68
    Warning (13310): Register "timeAndDateClock:inst|timeAndDate_Out[2]" is converted into an equivalent circuit using register "timeAndDateClock:inst|timeAndDate_Out[2]~_emulated" and latch "timeAndDateClock:inst|timeAndDate_Out[6]~1" File: D:/quartus17/project/ClockWork_restored/timeAndDateClock.v Line: 68
    Warning (13310): Register "timeAndDateClock:inst|timeAndDate_Out[7]" is converted into an equivalent circuit using register "timeAndDateClock:inst|timeAndDate_Out[7]~_emulated" and latch "timeAndDateClock:inst|timeAndDate_Out[6]~1" File: D:/quartus17/project/ClockWork_restored/timeAndDateClock.v Line: 68
    Warning (13310): Register "timeAndDateClock:inst|timeAndDate_Out[10]" is converted into an equivalent circuit using register "timeAndDateClock:inst|timeAndDate_Out[10]~_emulated" and latch "timeAndDateClock:inst|timeAndDate_Out[6]~1" File: D:/quartus17/project/ClockWork_restored/timeAndDateClock.v Line: 68
    Warning (13310): Register "timeAndDateClock:inst|timeAndDate_Out[14]" is converted into an equivalent circuit using register "timeAndDateClock:inst|timeAndDate_Out[14]~_emulated" and latch "timeAndDateClock:inst|timeAndDate_Out[6]~1" File: D:/quartus17/project/ClockWork_restored/timeAndDateClock.v Line: 68
    Warning (13310): Register "timeAndDateClock:inst|timeAndDate_Out[15]" is converted into an equivalent circuit using register "timeAndDateClock:inst|timeAndDate_Out[15]~_emulated" and latch "timeAndDateClock:inst|timeAndDate_Out[6]~1" File: D:/quartus17/project/ClockWork_restored/timeAndDateClock.v Line: 68
    Warning (13310): Register "timeAndDateClock:inst|timeAndDate_Out[20]" is converted into an equivalent circuit using register "timeAndDateClock:inst|timeAndDate_Out[20]~_emulated" and latch "timeAndDateClock:inst|timeAndDate_Out[6]~1" File: D:/quartus17/project/ClockWork_restored/timeAndDateClock.v Line: 68
    Warning (13310): Register "timeAndDateClock:inst|timeAndDate_Out[26]" is converted into an equivalent circuit using register "timeAndDateClock:inst|timeAndDate_Out[26]~_emulated" and latch "timeAndDateClock:inst|timeAndDate_Out[6]~1" File: D:/quartus17/project/ClockWork_restored/timeAndDateClock.v Line: 68
    Warning (13310): Register "timeAndDateClock:inst|timeAndDate_Out[27]" is converted into an equivalent circuit using register "timeAndDateClock:inst|timeAndDate_Out[27]~_emulated" and latch "timeAndDateClock:inst|timeAndDate_Out[6]~1" File: D:/quartus17/project/ClockWork_restored/timeAndDateClock.v Line: 68
    Warning (13310): Register "timeAndDateClock:inst|timeAndDate_Out[28]" is converted into an equivalent circuit using register "timeAndDateClock:inst|timeAndDate_Out[28]~_emulated" and latch "timeAndDateClock:inst|timeAndDate_Out[6]~1" File: D:/quartus17/project/ClockWork_restored/timeAndDateClock.v Line: 68
    Warning (13310): Register "timeAndDateClock:inst|timeAndDate_Out[31]" is converted into an equivalent circuit using register "timeAndDateClock:inst|timeAndDate_Out[31]~_emulated" and latch "timeAndDateClock:inst|timeAndDate_Out[6]~1" File: D:/quartus17/project/ClockWork_restored/timeAndDateClock.v Line: 68
    Warning (13310): Register "timeAndDateClock:inst|timeAndDate_Out[34]" is converted into an equivalent circuit using register "timeAndDateClock:inst|timeAndDate_Out[34]~_emulated" and latch "timeAndDateClock:inst|timeAndDate_Out[6]~1" File: D:/quartus17/project/ClockWork_restored/timeAndDateClock.v Line: 68
    Warning (13310): Register "timeAndDateClock:inst|timeAndDate_Out[35]" is converted into an equivalent circuit using register "timeAndDateClock:inst|timeAndDate_Out[35]~_emulated" and latch "timeAndDateClock:inst|timeAndDate_Out[6]~1" File: D:/quartus17/project/ClockWork_restored/timeAndDateClock.v Line: 68
    Warning (13310): Register "timeAndDateClock:inst|sec_count[6]" is converted into an equivalent circuit using register "timeAndDateClock:inst|sec_count[6]~_emulated" and latch "timeAndDateClock:inst|timeAndDate_Out[6]~1" File: D:/quartus17/project/ClockWork_restored/timeAndDateClock.v Line: 89
    Warning (13310): Register "timeAndDateClock:inst|min_count[4]" is converted into an equivalent circuit using register "timeAndDateClock:inst|min_count[4]~_emulated" and latch "timeAndDateClock:inst|timeAndDate_Out[6]~1" File: D:/quartus17/project/ClockWork_restored/timeAndDateClock.v Line: 119
    Warning (13310): Register "timeAndDateClock:inst|min_count[6]" is converted into an equivalent circuit using register "timeAndDateClock:inst|min_count[6]~_emulated" and latch "timeAndDateClock:inst|timeAndDate_Out[6]~1" File: D:/quartus17/project/ClockWork_restored/timeAndDateClock.v Line: 119
    Warning (13310): Register "timeAndDateClock:inst|hour_count[5]" is converted into an equivalent circuit using register "timeAndDateClock:inst|hour_count[5]~_emulated" and latch "timeAndDateClock:inst|timeAndDate_Out[6]~1" File: D:/quartus17/project/ClockWork_restored/timeAndDateClock.v Line: 149
    Warning (13310): Register "timeAndDateClock:inst|weekday_count[0]" is converted into an equivalent circuit using register "timeAndDateClock:inst|weekday_count[0]~_emulated" and latch "timeAndDateClock:inst|weekday_count[0]~1" File: D:/quartus17/project/ClockWork_restored/timeAndDateClock.v Line: 207
    Warning (13310): Register "timeAndDateClock:inst|weekday_count[1]" is converted into an equivalent circuit using register "timeAndDateClock:inst|weekday_count[1]~_emulated" and latch "timeAndDateClock:inst|timeAndDate_Out[6]~1" File: D:/quartus17/project/ClockWork_restored/timeAndDateClock.v Line: 207
    Warning (13310): Register "timeAndDateClock:inst|day_count[4]" is converted into an equivalent circuit using register "timeAndDateClock:inst|day_count[4]~_emulated" and latch "timeAndDateClock:inst|timeAndDate_Out[6]~1" File: D:/quartus17/project/ClockWork_restored/timeAndDateClock.v Line: 179
    Warning (13310): Register "timeAndDateClock:inst|day_count[5]" is converted into an equivalent circuit using register "timeAndDateClock:inst|day_count[5]~_emulated" and latch "timeAndDateClock:inst|timeAndDate_Out[6]~1" File: D:/quartus17/project/ClockWork_restored/timeAndDateClock.v Line: 179
    Warning (13310): Register "timeAndDateClock:inst|sec_count[0]" is converted into an equivalent circuit using register "timeAndDateClock:inst|sec_count[0]~_emulated" and latch "timeAndDateClock:inst|timeAndDate_Out[6]~1" File: D:/quartus17/project/ClockWork_restored/timeAndDateClock.v Line: 89
    Warning (13310): Register "timeAndDateClock:inst|sec_count[2]" is converted into an equivalent circuit using register "timeAndDateClock:inst|sec_count[2]~_emulated" and latch "timeAndDateClock:inst|timeAndDate_Out[6]~1" File: D:/quartus17/project/ClockWork_restored/timeAndDateClock.v Line: 89
    Warning (13310): Register "timeAndDateClock:inst|min_count[0]" is converted into an equivalent circuit using register "timeAndDateClock:inst|min_count[0]~_emulated" and latch "timeAndDateClock:inst|timeAndDate_Out[6]~1" File: D:/quartus17/project/ClockWork_restored/timeAndDateClock.v Line: 119
    Warning (13310): Register "timeAndDateClock:inst|min_count[3]" is converted into an equivalent circuit using register "timeAndDateClock:inst|min_count[3]~_emulated" and latch "timeAndDateClock:inst|timeAndDate_Out[6]~1" File: D:/quartus17/project/ClockWork_restored/timeAndDateClock.v Line: 119
    Warning (13310): Register "timeAndDateClock:inst|hour_count[0]" is converted into an equivalent circuit using register "timeAndDateClock:inst|hour_count[0]~_emulated" and latch "timeAndDateClock:inst|timeAndDate_Out[6]~1" File: D:/quartus17/project/ClockWork_restored/timeAndDateClock.v Line: 149
    Warning (13310): Register "timeAndDateClock:inst|hour_count[1]" is converted into an equivalent circuit using register "timeAndDateClock:inst|hour_count[1]~_emulated" and latch "timeAndDateClock:inst|timeAndDate_Out[6]~1" File: D:/quartus17/project/ClockWork_restored/timeAndDateClock.v Line: 149
    Warning (13310): Register "timeAndDateClock:inst|day_count[0]" is converted into an equivalent circuit using register "timeAndDateClock:inst|day_count[0]~_emulated" and latch "timeAndDateClock:inst|timeAndDate_Out[6]~1" File: D:/quartus17/project/ClockWork_restored/timeAndDateClock.v Line: 179
    Warning (13310): Register "timeAndDateClock:inst|mon_count[0]" is converted into an equivalent circuit using register "timeAndDateClock:inst|mon_count[0]~_emulated" and latch "timeAndDateClock:inst|timeAndDate_Out[6]~1" File: D:/quartus17/project/ClockWork_restored/timeAndDateClock.v Line: 229
    Warning (13310): Register "timeAndDateClock:inst|mon_count[1]" is converted into an equivalent circuit using register "timeAndDateClock:inst|mon_count[1]~_emulated" and latch "timeAndDateClock:inst|timeAndDate_Out[6]~1" File: D:/quartus17/project/ClockWork_restored/timeAndDateClock.v Line: 229
    Warning (13310): Register "timeAndDateClock:inst|mon_count[2]" is converted into an equivalent circuit using register "timeAndDateClock:inst|mon_count[2]~_emulated" and latch "timeAndDateClock:inst|timeAndDate_Out[6]~1" File: D:/quartus17/project/ClockWork_restored/timeAndDateClock.v Line: 229
    Warning (13310): Register "timeAndDateClock:inst|year_count[0]" is converted into an equivalent circuit using register "timeAndDateClock:inst|year_count[0]~_emulated" and latch "timeAndDateClock:inst|timeAndDate_Out[6]~1" File: D:/quartus17/project/ClockWork_restored/timeAndDateClock.v Line: 257
    Warning (13310): Register "timeAndDateClock:inst|year_count[3]" is converted into an equivalent circuit using register "timeAndDateClock:inst|year_count[3]~_emulated" and latch "timeAndDateClock:inst|timeAndDate_Out[6]~1" File: D:/quartus17/project/ClockWork_restored/timeAndDateClock.v Line: 257
    Warning (13310): Register "timeAndDateClock:inst|year_count[4]" is converted into an equivalent circuit using register "timeAndDateClock:inst|year_count[4]~_emulated" and latch "timeAndDateClock:inst|timeAndDate_Out[6]~1" File: D:/quartus17/project/ClockWork_restored/timeAndDateClock.v Line: 257
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 625 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 3 input pins
    Info (21059): Implemented 3 output pins
    Info (21060): Implemented 8 bidirectional pins
    Info (21061): Implemented 594 logic cells
    Info (21064): Implemented 16 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 59 warnings
    Info: Peak virtual memory: 4821 megabytes
    Info: Processing ended: Thu Jun 04 18:49:03 2020
    Info: Elapsed time: 00:00:18
    Info: Total CPU time (on all processors): 00:00:33


