/cad/Siemens/2022-23/RHELx86/QUESTA-CORE-PRIME_2022.4/questasim/bin/vlib /home/azafeer/Desktop/test/reg_sim/reg_sim.cache/compile_simlib/questa/axi_tlm_ext_v1_0
/cad/Siemens/2022-23/RHELx86/QUESTA-CORE-PRIME_2022.4/questasim/bin/vmap axi_tlm_ext_v1_0 /home/azafeer/Desktop/test/reg_sim/reg_sim.cache/compile_simlib/questa/axi_tlm_ext_v1_0
/cad/Siemens/2022-23/RHELx86/QUESTA-CORE-PRIME_2022.4/questasim/bin/sccom  -64 -cpppath /tool/gcc/7.4.0/bin/g++ -nodebug -std=c++14  -I /cad/xilinx/Vivado/2023.2/data/systemc/simlibs/tlm_ext/axi_tlm_ext_v1_0/include -I /home/azafeer/Desktop/test/reg_sim/reg_sim.cache/compile_simlib/questa/xtlm/include -I /home/azafeer/Desktop/test/reg_sim/reg_sim.cache/compile_simlib/questa/common_cpp_v1_0/include -Wall -fPIC -fPIC -DSC_INCLUDE_DYNAMIC_PROCESSES -O3 -work axi_tlm_ext_v1_0 -f /home/azafeer/Desktop/test/reg_sim/reg_sim.cache/compile_simlib/questa/axi_tlm_ext_v1_0/.cxl.systemc.axi_tlm_ext_v1_0.axi_tlm_ext_v1_0.cmf
/cad/Siemens/2022-23/RHELx86/QUESTA-CORE-PRIME_2022.4/questasim/bin/sccom  -64 -cpppath /tool/gcc/7.4.0/bin/g++ -nodebug -linkshared -lib axi_tlm_ext_v1_0   -work axi_tlm_ext_v1_0
