// Copyright (C) 2017  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel MegaCore Function License Agreement, or other 
// applicable license agreement, including, without limitation, 
// that your use is for the sole purpose of programming logic 
// devices manufactured by Intel and sold by Intel or its 
// authorized distributors.  Please refer to the applicable 
// agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition"

// DATE "01/20/2018 14:52:01"

// 
// Device: Altera 10M50DAF484C7G Package FBGA484
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module PRACA (
	CLOCK_24,
	VGA_HS,
	VGA_VS,
	SW,
	vga_r,
	vga_g,
	vga2_r,
	vga2_g,
	vga3_r,
	vga3_g,
	vga4_R,
	vga4_g,
	vga_b,
	vga2_b,
	vga3_b,
	vga4_b,
	VGA2_HS,
	VGA2_VS,
	VGA3_HS,
	VGA3_VS,
	VGA4_HS,
	VGA4_VS);
input 	CLOCK_24;
output 	VGA_HS;
output 	VGA_VS;
input 	[7:0] SW;
output 	[2:0] vga_r;
output 	[2:0] vga_g;
output 	[2:0] vga2_r;
output 	[2:0] vga2_g;
output 	[2:0] vga3_r;
output 	[2:0] vga3_g;
output 	[2:0] vga4_R;
output 	[2:0] vga4_g;
output 	[1:0] vga_b;
output 	[1:0] vga2_b;
output 	[1:0] vga3_b;
output 	[1:0] vga4_b;
output 	VGA2_HS;
output 	VGA2_VS;
output 	VGA3_HS;
output 	VGA3_VS;
output 	VGA4_HS;
output 	VGA4_VS;

// Design Ports Information
// VGA_HS	=>  Location: PIN_N3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA_VS	=>  Location: PIN_N1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SW[1]	=>  Location: PIN_C11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[2]	=>  Location: PIN_D12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[3]	=>  Location: PIN_C12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[4]	=>  Location: PIN_A12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[5]	=>  Location: PIN_B12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[6]	=>  Location: PIN_A13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[7]	=>  Location: PIN_A14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// vga_r[0]	=>  Location: PIN_AA1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// vga_r[1]	=>  Location: PIN_V1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// vga_r[2]	=>  Location: PIN_Y2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// vga_g[0]	=>  Location: PIN_W1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// vga_g[1]	=>  Location: PIN_T2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// vga_g[2]	=>  Location: PIN_R2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// vga2_r[0]	=>  Location: PIN_V9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// vga2_r[1]	=>  Location: PIN_W10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// vga2_r[2]	=>  Location: PIN_V10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// vga2_g[0]	=>  Location: PIN_V8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// vga2_g[1]	=>  Location: PIN_W8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// vga2_g[2]	=>  Location: PIN_W9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// vga3_r[0]	=>  Location: PIN_W5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// vga3_r[1]	=>  Location: PIN_AA15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// vga3_r[2]	=>  Location: PIN_W13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// vga3_g[0]	=>  Location: PIN_AA14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// vga3_g[1]	=>  Location: PIN_W12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// vga3_g[2]	=>  Location: PIN_AB13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// vga4_R[0]	=>  Location: PIN_AA2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// vga4_R[1]	=>  Location: PIN_AB2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// vga4_R[2]	=>  Location: PIN_Y3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// vga4_g[0]	=>  Location: PIN_AB3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// vga4_g[1]	=>  Location: PIN_AA5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// vga4_g[2]	=>  Location: PIN_Y4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// vga_b[0]	=>  Location: PIN_P1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// vga_b[1]	=>  Location: PIN_T1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// vga2_b[0]	=>  Location: PIN_V7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// vga2_b[1]	=>  Location: PIN_W7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// vga3_b[0]	=>  Location: PIN_AB12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// vga3_b[1]	=>  Location: PIN_Y11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// vga4_b[0]	=>  Location: PIN_AA6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// vga4_b[1]	=>  Location: PIN_Y5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA2_HS	=>  Location: PIN_W6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA2_VS	=>  Location: PIN_V5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA3_HS	=>  Location: PIN_AB11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA3_VS	=>  Location: PIN_W11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA4_HS	=>  Location: PIN_Y6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// VGA4_VS	=>  Location: PIN_AA7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// SW[0]	=>  Location: PIN_C10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// CLOCK_24	=>  Location: PIN_P11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \SW[1]~input_o ;
wire \SW[2]~input_o ;
wire \SW[3]~input_o ;
wire \SW[4]~input_o ;
wire \SW[5]~input_o ;
wire \SW[6]~input_o ;
wire \SW[7]~input_o ;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \~QUARTUS_CREATED_UNVM~~busy ;
wire \~ALTERA_TMS~~ibuf_o ;
wire \~ALTERA_TMS~~padout ;
wire \~ALTERA_TCK~~ibuf_o ;
wire \~ALTERA_TCK~~padout ;
wire \~ALTERA_TDI~~ibuf_o ;
wire \~ALTERA_TDI~~padout ;
wire \~ALTERA_TDO~~padout ;
wire \~ALTERA_CONFIG_SEL~~ibuf_o ;
wire \~ALTERA_CONFIG_SEL~~padout ;
wire \~ALTERA_nCONFIG~~ibuf_o ;
wire \~ALTERA_nCONFIG~~padout ;
wire \~ALTERA_nSTATUS~~ibuf_o ;
wire \~ALTERA_nSTATUS~~padout ;
wire \~ALTERA_CONF_DONE~~ibuf_o ;
wire \~ALTERA_CONF_DONE~~padout ;
wire \~QUARTUS_CREATED_ADC1~~eoc ;
wire \~QUARTUS_CREATED_ADC2~~eoc ;
wire \~ALTERA_TDO~~obuf_o ;
wire \CLOCK_24~input_o ;
wire \C|altpll_0|sd1|wire_pll7_fbout ;
wire \C|altpll_0|sd1|wire_pll7_clk[0]~clkctrl_outclk ;
wire \C1|HPOS[0]~10_combout ;
wire \C1|HPOS[6]~23 ;
wire \C1|HPOS[7]~24_combout ;
wire \C1|HPOS[7]~25 ;
wire \C1|HPOS[8]~26_combout ;
wire \C1|process_0~4_combout ;
wire \C1|HPOS[8]~27 ;
wire \C1|HPOS[9]~28_combout ;
wire \C1|LessThan13~0_combout ;
wire \C1|HPOS[0]~11 ;
wire \C1|HPOS[1]~12_combout ;
wire \C1|HPOS[1]~13 ;
wire \C1|HPOS[2]~14_combout ;
wire \C1|HPOS[2]~15 ;
wire \C1|HPOS[3]~16_combout ;
wire \C1|HPOS[3]~17 ;
wire \C1|HPOS[4]~18_combout ;
wire \C1|HPOS[4]~19 ;
wire \C1|HPOS[5]~20_combout ;
wire \C1|HPOS[5]~21 ;
wire \C1|HPOS[6]~22_combout ;
wire \C1|process_0~0_combout ;
wire \C1|process_0~1_combout ;
wire \C1|process_0~3_combout ;
wire \C1|process_0~2_combout ;
wire \C1|process_0~5_combout ;
wire \C1|HSYNC~feeder_combout ;
wire \C1|HSYNC~q ;
wire \C1|VPOS[0]~10_combout ;
wire \C1|LessThan11~0_combout ;
wire \C1|VPOS[3]~17 ;
wire \C1|VPOS[4]~18_combout ;
wire \C1|VPOS[4]~19 ;
wire \C1|VPOS[5]~20_combout ;
wire \C1|VPOS[5]~21 ;
wire \C1|VPOS[6]~22_combout ;
wire \C1|VPOS[6]~23 ;
wire \C1|VPOS[7]~24_combout ;
wire \C1|VPOS[7]~25 ;
wire \C1|VPOS[8]~26_combout ;
wire \C1|LessThan15~0_combout ;
wire \C1|VPOS[8]~27 ;
wire \C1|VPOS[9]~28_combout ;
wire \C1|LessThan15~1_combout ;
wire \C1|VPOS[0]~11 ;
wire \C1|VPOS[1]~12_combout ;
wire \C1|VPOS[1]~13 ;
wire \C1|VPOS[2]~14_combout ;
wire \C1|VPOS[2]~15 ;
wire \C1|VPOS[3]~16_combout ;
wire \C1|process_0~6_combout ;
wire \C1|LessThan11~1_combout ;
wire \C2|LessThan1~0_combout ;
wire \C1|process_0~7_combout ;
wire \C1|VSYNC~feeder_combout ;
wire \C1|VSYNC~q ;
wire \C1|ypix[7]~feeder_combout ;
wire \C1|Add0~1 ;
wire \C1|Add0~3 ;
wire \C1|Add0~5 ;
wire \C1|Add0~7 ;
wire \C1|Add0~9 ;
wire \C1|Add0~11 ;
wire \C1|Add0~13 ;
wire \C1|Add0~15 ;
wire \C1|Add0~16_combout ;
wire \C1|Add0~14_combout ;
wire \C1|Add0~12_combout ;
wire \C1|Add0~10_combout ;
wire \C1|Add0~8_combout ;
wire \C1|Add0~6_combout ;
wire \C1|Add0~4_combout ;
wire \C1|Add0~2_combout ;
wire \C1|Add0~0_combout ;
wire \C1|Add1~1 ;
wire \C1|Add1~3 ;
wire \C1|Add1~5 ;
wire \C1|Add1~7 ;
wire \C1|Add1~9 ;
wire \C1|Add1~11 ;
wire \C1|Add1~13 ;
wire \C1|Add1~15 ;
wire \C1|Add1~17 ;
wire \C1|Add1~18_combout ;
wire \C1|Add1~16_combout ;
wire \C1|Add1~14_combout ;
wire \C1|Add1~12_combout ;
wire \C1|Add1~10_combout ;
wire \C1|Add1~8_combout ;
wire \C1|Add1~6_combout ;
wire \C1|Add1~4_combout ;
wire \C1|Add1~2_combout ;
wire \C1|Add1~0_combout ;
wire \C1|Add2~1 ;
wire \C1|Add2~3 ;
wire \C1|Add2~5 ;
wire \C1|Add2~7 ;
wire \C1|Add2~9 ;
wire \C1|Add2~11 ;
wire \C1|Add2~13 ;
wire \C1|Add2~15 ;
wire \C1|Add2~17 ;
wire \C1|Add2~19 ;
wire \C1|Add2~20_combout ;
wire \C1|Add2~18_combout ;
wire \C1|Add2~16_combout ;
wire \C1|Add2~14_combout ;
wire \C1|Add2~12_combout ;
wire \C1|Add2~10_combout ;
wire \C1|Add2~8_combout ;
wire \C1|Add2~6_combout ;
wire \C1|Add2~4_combout ;
wire \C1|xpix[7]~feeder_combout ;
wire \C1|Add2~2_combout ;
wire \C1|xpix[6]~feeder_combout ;
wire \C1|Add2~0_combout ;
wire \C1|address[4]~13 ;
wire \C1|address[5]~15 ;
wire \C1|address[6]~17 ;
wire \C1|address[7]~19 ;
wire \C1|address[8]~21 ;
wire \C1|address[9]~23 ;
wire \C1|address[10]~25 ;
wire \C1|address[11]~27 ;
wire \C1|address[12]~29 ;
wire \C1|address[13]~31 ;
wire \C1|address[14]~33 ;
wire \C1|address[15]~34_combout ;
wire \C1|address[14]~32_combout ;
wire \C1|address[13]~30_combout ;
wire \c0|altsyncram_component|auto_generated|rden_decode|w_anode424w[3]~0_combout ;
wire \C1|address[0]~feeder_combout ;
wire \C1|xpix[1]~feeder_combout ;
wire \C1|address[1]~feeder_combout ;
wire \C1|address[3]~feeder_combout ;
wire \C1|address[4]~12_combout ;
wire \C1|address[5]~14_combout ;
wire \C1|address[6]~16_combout ;
wire \C1|address[7]~18_combout ;
wire \C1|address[8]~20_combout ;
wire \C1|address[9]~22_combout ;
wire \C1|address[10]~24_combout ;
wire \C1|address[11]~26_combout ;
wire \C1|address[12]~28_combout ;
wire \c0|altsyncram_component|auto_generated|ram_block1a13~portadataout ;
wire \c0|altsyncram_component|auto_generated|out_address_reg_a[2]~feeder_combout ;
wire \c0|altsyncram_component|auto_generated|rden_decode|w_anode435w[3]~0_combout ;
wire \c0|altsyncram_component|auto_generated|ram_block1a21~portadataout ;
wire \c0|altsyncram_component|auto_generated|address_reg_a[0]~feeder_combout ;
wire \c0|altsyncram_component|auto_generated|rden_decode|w_anode446w[3]~0_combout ;
wire \c0|altsyncram_component|auto_generated|ram_block1a29~portadataout ;
wire \c0|altsyncram_component|auto_generated|address_reg_a[1]~feeder_combout ;
wire \C1|R~1_combout ;
wire \C1|R~2_combout ;
wire \C1|R[0]~3_combout ;
wire \SW[0]~input_o ;
wire \C1|R[0]~4_combout ;
wire \c0|altsyncram_component|auto_generated|ram_block1a5~portadataout ;
wire \c0|altsyncram_component|auto_generated|rden_decode|w_anode490w[3]~0_combout ;
wire \c0|altsyncram_component|auto_generated|ram_block1a61~portadataout ;
wire \c0|altsyncram_component|auto_generated|rden_decode|w_anode468w[3]~0_combout ;
wire \c0|altsyncram_component|auto_generated|ram_block1a45~portadataout ;
wire \C1|R~5_combout ;
wire \c0|altsyncram_component|auto_generated|rden_decode|w_anode479w[3]~0_combout ;
wire \c0|altsyncram_component|auto_generated|ram_block1a53~portadataout ;
wire \C1|R~7_combout ;
wire \c0|altsyncram_component|auto_generated|rden_decode|w_anode457w[3]~0_combout ;
wire \c0|altsyncram_component|auto_generated|ram_block1a37~portadataout ;
wire \C1|R~6_combout ;
wire \C1|R~8_combout ;
wire \C1|process_0~8_combout ;
wire \C1|process_0~9_combout ;
wire \C2|process_0~0_combout ;
wire \C1|process_0~10_combout ;
wire \C1|process_0~11_combout ;
wire \C1|process_0~12_combout ;
wire \licznik[0]~26_combout ;
wire \licznik[24]~75 ;
wire \licznik[25]~76_combout ;
wire \Equal0~7_combout ;
wire \Equal0~5_combout ;
wire \Equal0~6_combout ;
wire \Equal0~3_combout ;
wire \Equal0~1_combout ;
wire \Equal0~0_combout ;
wire \Equal0~2_combout ;
wire \Equal0~4_combout ;
wire \Equal0~8_combout ;
wire \licznik[0]~27 ;
wire \licznik[1]~28_combout ;
wire \licznik[1]~29 ;
wire \licznik[2]~30_combout ;
wire \licznik[2]~31 ;
wire \licznik[3]~32_combout ;
wire \licznik[3]~33 ;
wire \licznik[4]~34_combout ;
wire \licznik[4]~35 ;
wire \licznik[5]~36_combout ;
wire \licznik[5]~37 ;
wire \licznik[6]~38_combout ;
wire \licznik[6]~39 ;
wire \licznik[7]~40_combout ;
wire \licznik[7]~41 ;
wire \licznik[8]~42_combout ;
wire \licznik[8]~43 ;
wire \licznik[9]~44_combout ;
wire \licznik[9]~45 ;
wire \licznik[10]~46_combout ;
wire \licznik[10]~47 ;
wire \licznik[11]~48_combout ;
wire \licznik[11]~49 ;
wire \licznik[12]~50_combout ;
wire \licznik[12]~51 ;
wire \licznik[13]~52_combout ;
wire \licznik[13]~53 ;
wire \licznik[14]~54_combout ;
wire \licznik[14]~55 ;
wire \licznik[15]~56_combout ;
wire \licznik[15]~57 ;
wire \licznik[16]~58_combout ;
wire \licznik[16]~59 ;
wire \licznik[17]~60_combout ;
wire \licznik[17]~61 ;
wire \licznik[18]~62_combout ;
wire \licznik[18]~63 ;
wire \licznik[19]~64_combout ;
wire \licznik[19]~65 ;
wire \licznik[20]~66_combout ;
wire \licznik[20]~67 ;
wire \licznik[21]~68_combout ;
wire \licznik[21]~69 ;
wire \licznik[22]~70_combout ;
wire \licznik[22]~71 ;
wire \licznik[23]~72_combout ;
wire \licznik[23]~73 ;
wire \licznik[24]~74_combout ;
wire \POSY[1]~3_combout ;
wire \POSY[1]~2_combout ;
wire \Add2~0_combout ;
wire \Equal0~8clkctrl_outclk ;
wire \Add2~1 ;
wire \Add2~2_combout ;
wire \Add2~3 ;
wire \Add2~4_combout ;
wire \Add2~5 ;
wire \Add2~6_combout ;
wire \Add2~7 ;
wire \Add2~8_combout ;
wire \Add2~9 ;
wire \Add2~10_combout ;
wire \Add2~11 ;
wire \Add2~12_combout ;
wire \Add2~13 ;
wire \Add2~15 ;
wire \Add2~16_combout ;
wire \LessThan4~0_combout ;
wire \LessThan4~1_combout ;
wire \LessThan4~2_combout ;
wire \Add2~14_combout ;
wire \C1|LessThan6~1_cout ;
wire \C1|LessThan6~3_cout ;
wire \C1|LessThan6~5_cout ;
wire \C1|LessThan6~7_cout ;
wire \C1|LessThan6~9_cout ;
wire \C1|LessThan6~11_cout ;
wire \C1|LessThan6~13_cout ;
wire \C1|LessThan6~15_cout ;
wire \C1|LessThan6~17_cout ;
wire \C1|LessThan6~18_combout ;
wire \C1|Add5~1 ;
wire \C1|Add5~3 ;
wire \C1|Add5~5 ;
wire \C1|Add5~7 ;
wire \C1|Add5~9 ;
wire \C1|Add5~11 ;
wire \C1|Add5~13 ;
wire \C1|Add5~15 ;
wire \C1|Add5~16_combout ;
wire \C1|Add5~14_combout ;
wire \C1|Add5~12_combout ;
wire \C1|Add5~10_combout ;
wire \C1|Add5~8_combout ;
wire \C1|Add5~6_combout ;
wire \C1|Add5~4_combout ;
wire \C1|Add5~2_combout ;
wire \C1|Add5~0_combout ;
wire \C1|LessThan7~1_cout ;
wire \C1|LessThan7~3_cout ;
wire \C1|LessThan7~5_cout ;
wire \C1|LessThan7~7_cout ;
wire \C1|LessThan7~9_cout ;
wire \C1|LessThan7~11_cout ;
wire \C1|LessThan7~13_cout ;
wire \C1|LessThan7~15_cout ;
wire \C1|LessThan7~16_combout ;
wire \C2|G2~0_combout ;
wire \LessThan2~0_combout ;
wire \Add1~0_combout ;
wire \Add1~1 ;
wire \Add1~2_combout ;
wire \Add1~3 ;
wire \Add1~4_combout ;
wire \Add1~5 ;
wire \Add1~6_combout ;
wire \LessThan2~1_combout ;
wire \POSX[1]~0_combout ;
wire \LessThan2~2_combout ;
wire \Add1~7 ;
wire \Add1~8_combout ;
wire \Add1~9 ;
wire \Add1~10_combout ;
wire \Add1~11 ;
wire \Add1~12_combout ;
wire \Add1~13 ;
wire \Add1~14_combout ;
wire \C1|Add4~1 ;
wire \C1|Add4~3 ;
wire \C1|Add4~5 ;
wire \C1|Add4~7 ;
wire \C1|Add4~9 ;
wire \C1|Add4~11 ;
wire \C1|Add4~13 ;
wire \C1|Add4~14_combout ;
wire \C1|Add4~12_combout ;
wire \C1|Add4~10_combout ;
wire \C1|Add4~8_combout ;
wire \C1|Add4~6_combout ;
wire \C1|Add4~4_combout ;
wire \C1|Add4~2_combout ;
wire \C1|Add4~0_combout ;
wire \C1|LessThan5~1_cout ;
wire \C1|LessThan5~3_cout ;
wire \C1|LessThan5~5_cout ;
wire \C1|LessThan5~7_cout ;
wire \C1|LessThan5~9_cout ;
wire \C1|LessThan5~11_cout ;
wire \C1|LessThan5~13_cout ;
wire \C1|LessThan5~15_cout ;
wire \C1|LessThan5~16_combout ;
wire \C1|LessThan4~1_cout ;
wire \C1|LessThan4~3_cout ;
wire \C1|LessThan4~5_cout ;
wire \C1|LessThan4~7_cout ;
wire \C1|LessThan4~9_cout ;
wire \C1|LessThan4~11_cout ;
wire \C1|LessThan4~13_cout ;
wire \C1|LessThan4~15_cout ;
wire \C1|LessThan4~17_cout ;
wire \C1|LessThan4~18_combout ;
wire \C3|g3~0_combout ;
wire \C1|R[0]~0_combout ;
wire \C1|R~9_combout ;
wire \c0|altsyncram_component|auto_generated|ram_block1a6~portadataout ;
wire \c0|altsyncram_component|auto_generated|ram_block1a54~portadataout ;
wire \c0|altsyncram_component|auto_generated|ram_block1a62~portadataout ;
wire \c0|altsyncram_component|auto_generated|ram_block1a46~portadataout ;
wire \C1|R~12_combout ;
wire \C1|R~14_combout ;
wire \c0|altsyncram_component|auto_generated|ram_block1a38~portadataout ;
wire \C1|R~13_combout ;
wire \C1|R~15_combout ;
wire \c0|altsyncram_component|auto_generated|ram_block1a14~portadataout ;
wire \c0|altsyncram_component|auto_generated|ram_block1a30~portadataout ;
wire \c0|altsyncram_component|auto_generated|ram_block1a22~portadataout ;
wire \C1|R~10_combout ;
wire \C1|R~11_combout ;
wire \C1|R~16_combout ;
wire \c0|altsyncram_component|auto_generated|ram_block1a39~portadataout ;
wire \c0|altsyncram_component|auto_generated|ram_block1a23~portadataout ;
wire \c0|altsyncram_component|auto_generated|ram_block1a31~portadataout ;
wire \C1|R~19_combout ;
wire \c0|altsyncram_component|auto_generated|ram_block1a15~portadataout ;
wire \C1|R~21_combout ;
wire \c0|altsyncram_component|auto_generated|ram_block1a7~portadataout ;
wire \C1|R~20_combout ;
wire \C1|R~22_combout ;
wire \c0|altsyncram_component|auto_generated|ram_block1a63~portadataout ;
wire \c0|altsyncram_component|auto_generated|ram_block1a47~portadataout ;
wire \C1|R~17_combout ;
wire \c0|altsyncram_component|auto_generated|ram_block1a55~portadataout ;
wire \C1|R~18_combout ;
wire \C1|R~23_combout ;
wire \c0|altsyncram_component|auto_generated|ram_block1a26~portadataout ;
wire \c0|altsyncram_component|auto_generated|ram_block1a18~portadataout ;
wire \C1|g~2_combout ;
wire \c0|altsyncram_component|auto_generated|ram_block1a2~portadataout ;
wire \C1|g~3_combout ;
wire \c0|altsyncram_component|auto_generated|ram_block1a34~portadataout ;
wire \c0|altsyncram_component|auto_generated|ram_block1a10~portadataout ;
wire \C1|g~4_combout ;
wire \C1|g~5_combout ;
wire \c0|altsyncram_component|auto_generated|ram_block1a42~portadataout ;
wire \c0|altsyncram_component|auto_generated|ram_block1a58~portadataout ;
wire \C1|g~0_combout ;
wire \c0|altsyncram_component|auto_generated|ram_block1a50~portadataout ;
wire \C1|g~1_combout ;
wire \C1|g~6_combout ;
wire \c0|altsyncram_component|auto_generated|ram_block1a19~portadataout ;
wire \c0|altsyncram_component|auto_generated|ram_block1a27~portadataout ;
wire \C1|g~7_combout ;
wire \c0|altsyncram_component|auto_generated|ram_block1a11~portadataout ;
wire \C1|g~8_combout ;
wire \c0|altsyncram_component|auto_generated|ram_block1a35~portadataout ;
wire \c0|altsyncram_component|auto_generated|ram_block1a43~portadataout ;
wire \c0|altsyncram_component|auto_generated|ram_block1a59~portadataout ;
wire \C1|g~9_combout ;
wire \C1|g~10_combout ;
wire \c0|altsyncram_component|auto_generated|ram_block1a3~portadataout ;
wire \c0|altsyncram_component|auto_generated|ram_block1a51~portadataout ;
wire \C1|g~11_combout ;
wire \C1|g~12_combout ;
wire \C1|g~13_combout ;
wire \c0|altsyncram_component|auto_generated|ram_block1a12~portadataout ;
wire \c0|altsyncram_component|auto_generated|ram_block1a28~portadataout ;
wire \c0|altsyncram_component|auto_generated|ram_block1a20~portadataout ;
wire \C1|g~14_combout ;
wire \C1|g~15_combout ;
wire \c0|altsyncram_component|auto_generated|ram_block1a44~portadataout ;
wire \c0|altsyncram_component|auto_generated|ram_block1a60~portadataout ;
wire \C1|g~16_combout ;
wire \c0|altsyncram_component|auto_generated|ram_block1a36~portadataout ;
wire \C1|g~17_combout ;
wire \c0|altsyncram_component|auto_generated|ram_block1a52~portadataout ;
wire \c0|altsyncram_component|auto_generated|ram_block1a4~portadataout ;
wire \C1|g~18_combout ;
wire \C1|g~19_combout ;
wire \C1|g~20_combout ;
wire \C2|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~1 ;
wire \C2|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~3 ;
wire \C2|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~5 ;
wire \C2|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~7 ;
wire \C2|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~8_combout ;
wire \C2|Div0|auto_generated|divider|divider|StageOut[37]~64_combout ;
wire \C2|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~0_combout ;
wire \C2|Div0|auto_generated|divider|divider|StageOut[37]~65_combout ;
wire \C2|Div0|auto_generated|divider|divider|StageOut[36]~66_combout ;
wire \C2|Div0|auto_generated|divider|divider|StageOut[36]~67_combout ;
wire \C2|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~1 ;
wire \C2|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout ;
wire \C2|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~6_combout ;
wire \C2|Div0|auto_generated|divider|divider|StageOut[40]~59_combout ;
wire \C2|Div0|auto_generated|divider|divider|StageOut[40]~58_combout ;
wire \C2|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~4_combout ;
wire \C2|Div0|auto_generated|divider|divider|StageOut[39]~61_combout ;
wire \C2|Div0|auto_generated|divider|divider|StageOut[39]~60_combout ;
wire \C2|Div0|auto_generated|divider|divider|StageOut[38]~62_combout ;
wire \C2|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~2_combout ;
wire \C2|Div0|auto_generated|divider|divider|StageOut[38]~63_combout ;
wire \C2|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~3 ;
wire \C2|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~5 ;
wire \C2|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~7 ;
wire \C2|Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~9_cout ;
wire \C2|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout ;
wire \C2|Div0|auto_generated|divider|divider|StageOut[45]~70_combout ;
wire \C2|Div0|auto_generated|divider|divider|StageOut[45]~100_combout ;
wire \C2|Div0|auto_generated|divider|divider|StageOut[44]~71_combout ;
wire \C2|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout ;
wire \C2|Div0|auto_generated|divider|divider|StageOut[44]~72_combout ;
wire \C2|Div0|auto_generated|divider|divider|StageOut[43]~73_combout ;
wire \C2|Div0|auto_generated|divider|divider|StageOut[35]~75_combout ;
wire \C2|Div0|auto_generated|divider|divider|StageOut[35]~74_combout ;
wire \C2|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~12_combout ;
wire \C2|Div0|auto_generated|divider|divider|StageOut[43]~76_combout ;
wire \C2|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~1 ;
wire \C2|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~3 ;
wire \C2|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout ;
wire \C2|Div0|auto_generated|divider|divider|StageOut[47]~98_combout ;
wire \C2|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout ;
wire \C2|Div0|auto_generated|divider|divider|StageOut[47]~68_combout ;
wire \C2|Div0|auto_generated|divider|divider|StageOut[46]~99_combout ;
wire \C2|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout ;
wire \C2|Div0|auto_generated|divider|divider|StageOut[46]~69_combout ;
wire \C2|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~5 ;
wire \C2|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~7 ;
wire \C2|Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~9_cout ;
wire \C2|Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~10_combout ;
wire \C2|Div0|auto_generated|divider|divider|StageOut[53]~94_combout ;
wire \C2|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout ;
wire \C2|Div0|auto_generated|divider|divider|StageOut[54]~77_combout ;
wire \C2|Div0|auto_generated|divider|divider|StageOut[54]~93_combout ;
wire \C2|Div0|auto_generated|divider|divider|StageOut[53]~78_combout ;
wire \C2|Div0|auto_generated|divider|divider|StageOut[52]~101_combout ;
wire \C2|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout ;
wire \C2|Div0|auto_generated|divider|divider|StageOut[52]~79_combout ;
wire \C2|Div0|auto_generated|divider|divider|StageOut[51]~102_combout ;
wire \C2|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout ;
wire \C2|Div0|auto_generated|divider|divider|StageOut[51]~80_combout ;
wire \C2|Div0|auto_generated|divider|divider|StageOut[50]~81_combout ;
wire \C2|Div0|auto_generated|divider|divider|StageOut[42]~83_combout ;
wire \C2|Div0|auto_generated|divider|divider|StageOut[42]~82_combout ;
wire \C2|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~12_combout ;
wire \C2|Div0|auto_generated|divider|divider|StageOut[50]~84_combout ;
wire \C2|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~1 ;
wire \C2|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~3 ;
wire \C2|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~5 ;
wire \C2|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~7 ;
wire \C2|Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~9_cout ;
wire \C2|Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~10_combout ;
wire \C2|Div0|auto_generated|divider|divider|StageOut[61]~95_combout ;
wire \C2|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~6_combout ;
wire \C2|Div0|auto_generated|divider|divider|StageOut[61]~85_combout ;
wire \C2|Div0|auto_generated|divider|divider|StageOut[60]~96_combout ;
wire \C2|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~4_combout ;
wire \C2|Div0|auto_generated|divider|divider|StageOut[60]~86_combout ;
wire \C2|Div0|auto_generated|divider|divider|StageOut[59]~97_combout ;
wire \C2|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~2_combout ;
wire \C2|Div0|auto_generated|divider|divider|StageOut[59]~87_combout ;
wire \C2|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~0_combout ;
wire \C2|Div0|auto_generated|divider|divider|StageOut[58]~88_combout ;
wire \C2|Div0|auto_generated|divider|divider|StageOut[58]~103_combout ;
wire \C2|Div0|auto_generated|divider|divider|StageOut[57]~89_combout ;
wire \C2|Div0|auto_generated|divider|divider|StageOut[49]~91_combout ;
wire \C2|Div0|auto_generated|divider|divider|StageOut[49]~90_combout ;
wire \C2|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~12_combout ;
wire \C2|Div0|auto_generated|divider|divider|StageOut[57]~92_combout ;
wire \C2|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~1_cout ;
wire \C2|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~3_cout ;
wire \C2|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~5_cout ;
wire \C2|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~7_cout ;
wire \C2|Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~9_cout ;
wire \C2|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~10_combout ;
wire \C2|LessThan0~0_combout ;
wire \C2|R2[0]~6_combout ;
wire \C2|R2~10_combout ;
wire \C2|LessThan1~1_combout ;
wire \C2|process_0~1_combout ;
wire \C2|process_0~2_combout ;
wire \C2|process_0~3_combout ;
wire \C2|process_0~4_combout ;
wire \C2|process_0~5_combout ;
wire \C2|R2[0]~8_combout ;
wire \C2|R2[0]~7_combout ;
wire \C2|R2[0]~9_combout ;
wire \C2|R2~11_combout ;
wire \C2|R2~12_combout ;
wire \C2|G2~2_combout ;
wire \C2|Add0~2_combout ;
wire \C2|Add1~1 ;
wire \C2|Add1~3 ;
wire \C2|Add1~5 ;
wire \C2|Add1~7 ;
wire \C2|Add1~9 ;
wire \C2|Add1~11 ;
wire \C2|Add1~13 ;
wire \C2|Add1~15 ;
wire \C2|Add1~16_combout ;
wire \C2|Add1~14_combout ;
wire \C2|Add1~12_combout ;
wire \C2|Add1~10_combout ;
wire \C2|Add1~8_combout ;
wire \C2|Add1~6_combout ;
wire \C2|Add1~4_combout ;
wire \C2|Add1~2_combout ;
wire \C2|Add1~0_combout ;
wire \C2|LessThan7~1_cout ;
wire \C2|LessThan7~3_cout ;
wire \C2|LessThan7~5_cout ;
wire \C2|LessThan7~7_cout ;
wire \C2|LessThan7~9_cout ;
wire \C2|LessThan7~11_cout ;
wire \C2|LessThan7~13_cout ;
wire \C2|LessThan7~15_cout ;
wire \C2|LessThan7~16_combout ;
wire \C2|Add0~0_combout ;
wire \C2|Add0~1_combout ;
wire \C2|LessThan6~3_cout ;
wire \C2|LessThan6~5_cout ;
wire \C2|LessThan6~7_cout ;
wire \C2|LessThan6~9_cout ;
wire \C2|LessThan6~11_cout ;
wire \C2|LessThan6~13_cout ;
wire \C2|LessThan6~15_cout ;
wire \C2|LessThan6~17_cout ;
wire \C2|LessThan6~19_cout ;
wire \C2|LessThan6~20_combout ;
wire \C2|LessThan6~22_combout ;
wire \C4|g4~0_combout ;
wire \C2|G2~1_combout ;
wire \C2|G2~3_combout ;
wire \C2|G2[0]~4_combout ;
wire \C2|G2[0]~5_combout ;
wire \C2|G2~6_combout ;
wire \C2|G2~7_combout ;
wire \C3|Add1~0_combout ;
wire \C3|Add1~8_combout ;
wire \C3|Add1~5_combout ;
wire \C3|Add1~6_combout ;
wire \C3|Add1~7_combout ;
wire \C3|Add2~1 ;
wire \C3|Add2~3 ;
wire \C3|Add2~5 ;
wire \C3|Add2~7 ;
wire \C3|Add2~9 ;
wire \C3|Add2~11 ;
wire \C3|Add2~13 ;
wire \C3|Add2~15 ;
wire \C3|Add2~17 ;
wire \C3|Add2~18_combout ;
wire \C3|Add2~14_combout ;
wire \C3|Add2~16_combout ;
wire \C3|Add2~12_combout ;
wire \C3|Add2~10_combout ;
wire \C3|Add2~8_combout ;
wire \C3|Add2~6_combout ;
wire \C3|Add2~4_combout ;
wire \C3|Add2~2_combout ;
wire \C3|Add2~0_combout ;
wire \C3|LessThan9~1_cout ;
wire \C3|LessThan9~3_cout ;
wire \C3|LessThan9~5_cout ;
wire \C3|LessThan9~7_cout ;
wire \C3|LessThan9~9_cout ;
wire \C3|LessThan9~11_cout ;
wire \C3|LessThan9~13_cout ;
wire \C3|LessThan9~15_cout ;
wire \C3|LessThan9~16_combout ;
wire \C4|g4~1_combout ;
wire \C3|Add1~1_combout ;
wire \C3|Add1~2_combout ;
wire \C3|Add1~3_combout ;
wire \C3|Add1~4_combout ;
wire \C3|LessThan8~1_cout ;
wire \C3|LessThan8~3_cout ;
wire \C3|LessThan8~5_cout ;
wire \C3|LessThan8~7_cout ;
wire \C3|LessThan8~9_cout ;
wire \C3|LessThan8~11_cout ;
wire \C3|LessThan8~13_cout ;
wire \C3|LessThan8~15_cout ;
wire \C3|LessThan8~17_cout ;
wire \C3|LessThan8~18_combout ;
wire \C3|LessThan8~20_combout ;
wire \C3|g3~1_combout ;
wire \C3|g3~2_combout ;
wire \C3|g3~3_combout ;
wire \C3|g3~4_combout ;
wire \C4|g4~2_combout ;
wire \C4|g4~3_combout ;
wire \C4|g4~4_combout ;
wire \C4|g4~5_combout ;
wire \c0|altsyncram_component|auto_generated|ram_block1a16~portadataout ;
wire \c0|altsyncram_component|auto_generated|ram_block1a24~portadataout ;
wire \C1|b~0_combout ;
wire \c0|altsyncram_component|auto_generated|ram_block1a8~portadataout ;
wire \C1|b~1_combout ;
wire \c0|altsyncram_component|auto_generated|ram_block1a0~portadataout ;
wire \c0|altsyncram_component|auto_generated|ram_block1a40~portadataout ;
wire \c0|altsyncram_component|auto_generated|ram_block1a56~portadataout ;
wire \C1|b~2_combout ;
wire \c0|altsyncram_component|auto_generated|ram_block1a48~portadataout ;
wire \C1|b~4_combout ;
wire \c0|altsyncram_component|auto_generated|ram_block1a32~portadataout ;
wire \C1|b~3_combout ;
wire \C1|b~5_combout ;
wire \C1|b~6_combout ;
wire \c0|altsyncram_component|auto_generated|ram_block1a49~portadataout ;
wire \c0|altsyncram_component|auto_generated|ram_block1a41~portadataout ;
wire \c0|altsyncram_component|auto_generated|ram_block1a57~portadataout ;
wire \C1|b~7_combout ;
wire \C1|b~8_combout ;
wire \c0|altsyncram_component|auto_generated|ram_block1a33~portadataout ;
wire \c0|altsyncram_component|auto_generated|ram_block1a17~portadataout ;
wire \c0|altsyncram_component|auto_generated|ram_block1a25~portadataout ;
wire \C1|b~9_combout ;
wire \c0|altsyncram_component|auto_generated|ram_block1a9~portadataout ;
wire \C1|b~11_combout ;
wire \c0|altsyncram_component|auto_generated|ram_block1a1~portadataout ;
wire \C1|b~10_combout ;
wire \C1|b~12_combout ;
wire \C1|b~13_combout ;
wire \C2|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~1 ;
wire \C2|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~3 ;
wire \C2|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~5 ;
wire \C2|Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~7 ;
wire \C2|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~8_combout ;
wire \C2|Div1|auto_generated|divider|divider|StageOut[54]~50_combout ;
wire \C2|Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~6_combout ;
wire \C2|Div1|auto_generated|divider|divider|StageOut[54]~51_combout ;
wire \C2|Div1|auto_generated|divider|divider|StageOut[53]~52_combout ;
wire \C2|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~4_combout ;
wire \C2|Div1|auto_generated|divider|divider|StageOut[53]~53_combout ;
wire \C2|Div1|auto_generated|divider|divider|StageOut[52]~54_combout ;
wire \C2|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~2_combout ;
wire \C2|Div1|auto_generated|divider|divider|StageOut[52]~55_combout ;
wire \C2|Div1|auto_generated|divider|divider|StageOut[51]~56_combout ;
wire \C2|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~0_combout ;
wire \C2|Div1|auto_generated|divider|divider|StageOut[51]~57_combout ;
wire \C2|Div1|auto_generated|divider|divider|StageOut[50]~58_combout ;
wire \C2|Div1|auto_generated|divider|divider|StageOut[50]~59_combout ;
wire \C2|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~1 ;
wire \C2|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~3 ;
wire \C2|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~5 ;
wire \C2|Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~7 ;
wire \C2|Div1|auto_generated|divider|divider|add_sub_7_result_int[7]~9_cout ;
wire \C2|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~10_combout ;
wire \C2|Div1|auto_generated|divider|divider|StageOut[62]~84_combout ;
wire \C2|Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~6_combout ;
wire \C2|Div1|auto_generated|divider|divider|StageOut[62]~68_combout ;
wire \C2|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~4_combout ;
wire \C2|Div1|auto_generated|divider|divider|StageOut[61]~60_combout ;
wire \C2|Div1|auto_generated|divider|divider|StageOut[61]~82_combout ;
wire \C2|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~2_combout ;
wire \C2|Div1|auto_generated|divider|divider|StageOut[60]~61_combout ;
wire \C2|Div1|auto_generated|divider|divider|StageOut[60]~83_combout ;
wire \C2|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~0_combout ;
wire \C2|Div1|auto_generated|divider|divider|StageOut[59]~63_combout ;
wire \C2|Div1|auto_generated|divider|divider|StageOut[59]~62_combout ;
wire \C2|Div1|auto_generated|divider|divider|StageOut[58]~64_combout ;
wire \C2|Div1|auto_generated|divider|divider|StageOut[49]~65_combout ;
wire \C2|Div1|auto_generated|divider|divider|StageOut[49]~66_combout ;
wire \C2|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~12_combout ;
wire \C2|Div1|auto_generated|divider|divider|StageOut[58]~67_combout ;
wire \C2|Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~1 ;
wire \C2|Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~3 ;
wire \C2|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~5 ;
wire \C2|Div1|auto_generated|divider|divider|add_sub_8_result_int[6]~7 ;
wire \C2|Div1|auto_generated|divider|divider|add_sub_8_result_int[7]~9_cout ;
wire \C2|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~10_combout ;
wire \C2|Div1|auto_generated|divider|divider|add_sub_8_result_int[6]~6_combout ;
wire \C2|Div1|auto_generated|divider|divider|StageOut[70]~69_combout ;
wire \C2|B2[0]~3_combout ;
wire \C2|Div1|auto_generated|divider|divider|StageOut[69]~81_combout ;
wire \C2|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~4_combout ;
wire \C2|Div1|auto_generated|divider|divider|StageOut[69]~70_combout ;
wire \C2|Div1|auto_generated|divider|divider|StageOut[68]~85_combout ;
wire \C2|Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~2_combout ;
wire \C2|Div1|auto_generated|divider|divider|StageOut[68]~71_combout ;
wire \C2|Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~0_combout ;
wire \C2|Div1|auto_generated|divider|divider|StageOut[67]~72_combout ;
wire \C2|Div1|auto_generated|divider|divider|StageOut[67]~86_combout ;
wire \C2|Div1|auto_generated|divider|divider|StageOut[48]~75_combout ;
wire \C2|Div1|auto_generated|divider|divider|StageOut[48]~74_combout ;
wire \C2|Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~14_combout ;
wire \C2|Div1|auto_generated|divider|divider|StageOut[66]~87_combout ;
wire \C2|Div1|auto_generated|divider|divider|StageOut[57]~76_combout ;
wire \C2|Div1|auto_generated|divider|divider|StageOut[57]~73_combout ;
wire \C2|Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~12_combout ;
wire \C2|Div1|auto_generated|divider|divider|StageOut[66]~77_combout ;
wire \C2|Div1|auto_generated|divider|divider|StageOut[56]~79_combout ;
wire \C2|Div1|auto_generated|divider|divider|StageOut[56]~78_combout ;
wire \C2|Div1|auto_generated|divider|divider|add_sub_8_result_int[1]~14_combout ;
wire \C2|Div1|auto_generated|divider|divider|StageOut[65]~80_combout ;
wire \C2|B2[0]~5_cout ;
wire \C2|B2[0]~7_cout ;
wire \C2|B2[0]~9_cout ;
wire \C2|B2[0]~11_cout ;
wire \C2|B2[0]~13_cout ;
wire \C2|B2[0]~15_cout ;
wire \C2|B2[0]~17_cout ;
wire \C2|B2[0]~19_cout ;
wire \C2|B2[0]~21_cout ;
wire \C2|B2[0]~22_combout ;
wire \C2|B2[0]~24_combout ;
wire \C2|B2[0]~25_combout ;
wire \C2|B2~26_combout ;
wire \C2|HSYNC~q ;
wire \C2|VSYNC~feeder_combout ;
wire \C2|VSYNC~q ;
wire \C3|HSYNC~q ;
wire \C3|VSYNC~feeder_combout ;
wire \C3|VSYNC~q ;
wire \C4|HSYNC~feeder_combout ;
wire \C4|HSYNC~q ;
wire \C4|VSYNC~q ;
wire [1:0] \C2|B2 ;
wire [4:0] \C|altpll_0|sd1|wire_pll7_clk ;
wire [9:0] \C1|HPOS ;
wire [9:0] \C1|VPOS ;
wire [9:0] \C1|ypix ;
wire [25:0] licznik;
wire [15:0] \C1|address ;
wire [2:0] \C1|R ;
wire [9:0] POSX;
wire [2:0] \C1|g ;
wire [2:0] \C2|R2 ;
wire [2:0] \C2|G2 ;
wire [2:0] \C3|g3 ;
wire [2:0] \C4|g4 ;
wire [1:0] \C1|b ;
wire [2:0] \c0|altsyncram_component|auto_generated|out_address_reg_a ;
wire [2:0] \c0|altsyncram_component|auto_generated|address_reg_a ;
wire [3:0] \c0|altsyncram_component|auto_generated|rden_decode|w_anode406w ;
wire [10:0] POSY;
wire [9:0] \C1|xpix ;

wire [4:0] \C|altpll_0|sd1|pll7_CLK_bus ;
wire [0:0] \c0|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ;
wire [0:0] \c0|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus ;
wire [0:0] \c0|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus ;
wire [0:0] \c0|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus ;
wire [0:0] \c0|altsyncram_component|auto_generated|ram_block1a61_PORTADATAOUT_bus ;
wire [0:0] \c0|altsyncram_component|auto_generated|ram_block1a45_PORTADATAOUT_bus ;
wire [0:0] \c0|altsyncram_component|auto_generated|ram_block1a53_PORTADATAOUT_bus ;
wire [0:0] \c0|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [0:0] \c0|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ;
wire [0:0] \c0|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus ;
wire [0:0] \c0|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus ;
wire [0:0] \c0|altsyncram_component|auto_generated|ram_block1a38_PORTADATAOUT_bus ;
wire [0:0] \c0|altsyncram_component|auto_generated|ram_block1a62_PORTADATAOUT_bus ;
wire [0:0] \c0|altsyncram_component|auto_generated|ram_block1a46_PORTADATAOUT_bus ;
wire [0:0] \c0|altsyncram_component|auto_generated|ram_block1a54_PORTADATAOUT_bus ;
wire [0:0] \c0|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [0:0] \c0|altsyncram_component|auto_generated|ram_block1a55_PORTADATAOUT_bus ;
wire [0:0] \c0|altsyncram_component|auto_generated|ram_block1a63_PORTADATAOUT_bus ;
wire [0:0] \c0|altsyncram_component|auto_generated|ram_block1a47_PORTADATAOUT_bus ;
wire [0:0] \c0|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ;
wire [0:0] \c0|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus ;
wire [0:0] \c0|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus ;
wire [0:0] \c0|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ;
wire [0:0] \c0|altsyncram_component|auto_generated|ram_block1a39_PORTADATAOUT_bus ;
wire [0:0] \c0|altsyncram_component|auto_generated|ram_block1a50_PORTADATAOUT_bus ;
wire [0:0] \c0|altsyncram_component|auto_generated|ram_block1a58_PORTADATAOUT_bus ;
wire [0:0] \c0|altsyncram_component|auto_generated|ram_block1a42_PORTADATAOUT_bus ;
wire [0:0] \c0|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [0:0] \c0|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus ;
wire [0:0] \c0|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus ;
wire [0:0] \c0|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ;
wire [0:0] \c0|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus ;
wire [0:0] \c0|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ;
wire [0:0] \c0|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus ;
wire [0:0] \c0|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus ;
wire [0:0] \c0|altsyncram_component|auto_generated|ram_block1a35_PORTADATAOUT_bus ;
wire [0:0] \c0|altsyncram_component|auto_generated|ram_block1a59_PORTADATAOUT_bus ;
wire [0:0] \c0|altsyncram_component|auto_generated|ram_block1a43_PORTADATAOUT_bus ;
wire [0:0] \c0|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus ;
wire [0:0] \c0|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [0:0] \c0|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ;
wire [0:0] \c0|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus ;
wire [0:0] \c0|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus ;
wire [0:0] \c0|altsyncram_component|auto_generated|ram_block1a36_PORTADATAOUT_bus ;
wire [0:0] \c0|altsyncram_component|auto_generated|ram_block1a60_PORTADATAOUT_bus ;
wire [0:0] \c0|altsyncram_component|auto_generated|ram_block1a44_PORTADATAOUT_bus ;
wire [0:0] \c0|altsyncram_component|auto_generated|ram_block1a52_PORTADATAOUT_bus ;
wire [0:0] \c0|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [0:0] \c0|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [0:0] \c0|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus ;
wire [0:0] \c0|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus ;
wire [0:0] \c0|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus ;
wire [0:0] \c0|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus ;
wire [0:0] \c0|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus ;
wire [0:0] \c0|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus ;
wire [0:0] \c0|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [0:0] \c0|altsyncram_component|auto_generated|ram_block1a49_PORTADATAOUT_bus ;
wire [0:0] \c0|altsyncram_component|auto_generated|ram_block1a57_PORTADATAOUT_bus ;
wire [0:0] \c0|altsyncram_component|auto_generated|ram_block1a41_PORTADATAOUT_bus ;
wire [0:0] \c0|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [0:0] \c0|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus ;
wire [0:0] \c0|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus ;
wire [0:0] \c0|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ;
wire [0:0] \c0|altsyncram_component|auto_generated|ram_block1a33_PORTADATAOUT_bus ;

assign \C|altpll_0|sd1|wire_pll7_clk [0] = \C|altpll_0|sd1|pll7_CLK_bus [0];
assign \C|altpll_0|sd1|wire_pll7_clk [1] = \C|altpll_0|sd1|pll7_CLK_bus [1];
assign \C|altpll_0|sd1|wire_pll7_clk [2] = \C|altpll_0|sd1|pll7_CLK_bus [2];
assign \C|altpll_0|sd1|wire_pll7_clk [3] = \C|altpll_0|sd1|pll7_CLK_bus [3];
assign \C|altpll_0|sd1|wire_pll7_clk [4] = \C|altpll_0|sd1|pll7_CLK_bus [4];

assign \c0|altsyncram_component|auto_generated|ram_block1a13~portadataout  = \c0|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus [0];

assign \c0|altsyncram_component|auto_generated|ram_block1a29~portadataout  = \c0|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus [0];

assign \c0|altsyncram_component|auto_generated|ram_block1a21~portadataout  = \c0|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus [0];

assign \c0|altsyncram_component|auto_generated|ram_block1a37~portadataout  = \c0|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus [0];

assign \c0|altsyncram_component|auto_generated|ram_block1a61~portadataout  = \c0|altsyncram_component|auto_generated|ram_block1a61_PORTADATAOUT_bus [0];

assign \c0|altsyncram_component|auto_generated|ram_block1a45~portadataout  = \c0|altsyncram_component|auto_generated|ram_block1a45_PORTADATAOUT_bus [0];

assign \c0|altsyncram_component|auto_generated|ram_block1a53~portadataout  = \c0|altsyncram_component|auto_generated|ram_block1a53_PORTADATAOUT_bus [0];

assign \c0|altsyncram_component|auto_generated|ram_block1a5~portadataout  = \c0|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];

assign \c0|altsyncram_component|auto_generated|ram_block1a14~portadataout  = \c0|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [0];

assign \c0|altsyncram_component|auto_generated|ram_block1a30~portadataout  = \c0|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus [0];

assign \c0|altsyncram_component|auto_generated|ram_block1a22~portadataout  = \c0|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus [0];

assign \c0|altsyncram_component|auto_generated|ram_block1a38~portadataout  = \c0|altsyncram_component|auto_generated|ram_block1a38_PORTADATAOUT_bus [0];

assign \c0|altsyncram_component|auto_generated|ram_block1a62~portadataout  = \c0|altsyncram_component|auto_generated|ram_block1a62_PORTADATAOUT_bus [0];

assign \c0|altsyncram_component|auto_generated|ram_block1a46~portadataout  = \c0|altsyncram_component|auto_generated|ram_block1a46_PORTADATAOUT_bus [0];

assign \c0|altsyncram_component|auto_generated|ram_block1a54~portadataout  = \c0|altsyncram_component|auto_generated|ram_block1a54_PORTADATAOUT_bus [0];

assign \c0|altsyncram_component|auto_generated|ram_block1a6~portadataout  = \c0|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];

assign \c0|altsyncram_component|auto_generated|ram_block1a55~portadataout  = \c0|altsyncram_component|auto_generated|ram_block1a55_PORTADATAOUT_bus [0];

assign \c0|altsyncram_component|auto_generated|ram_block1a63~portadataout  = \c0|altsyncram_component|auto_generated|ram_block1a63_PORTADATAOUT_bus [0];

assign \c0|altsyncram_component|auto_generated|ram_block1a47~portadataout  = \c0|altsyncram_component|auto_generated|ram_block1a47_PORTADATAOUT_bus [0];

assign \c0|altsyncram_component|auto_generated|ram_block1a7~portadataout  = \c0|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [0];

assign \c0|altsyncram_component|auto_generated|ram_block1a31~portadataout  = \c0|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus [0];

assign \c0|altsyncram_component|auto_generated|ram_block1a23~portadataout  = \c0|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus [0];

assign \c0|altsyncram_component|auto_generated|ram_block1a15~portadataout  = \c0|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus [0];

assign \c0|altsyncram_component|auto_generated|ram_block1a39~portadataout  = \c0|altsyncram_component|auto_generated|ram_block1a39_PORTADATAOUT_bus [0];

assign \c0|altsyncram_component|auto_generated|ram_block1a50~portadataout  = \c0|altsyncram_component|auto_generated|ram_block1a50_PORTADATAOUT_bus [0];

assign \c0|altsyncram_component|auto_generated|ram_block1a58~portadataout  = \c0|altsyncram_component|auto_generated|ram_block1a58_PORTADATAOUT_bus [0];

assign \c0|altsyncram_component|auto_generated|ram_block1a42~portadataout  = \c0|altsyncram_component|auto_generated|ram_block1a42_PORTADATAOUT_bus [0];

assign \c0|altsyncram_component|auto_generated|ram_block1a2~portadataout  = \c0|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];

assign \c0|altsyncram_component|auto_generated|ram_block1a26~portadataout  = \c0|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus [0];

assign \c0|altsyncram_component|auto_generated|ram_block1a18~portadataout  = \c0|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus [0];

assign \c0|altsyncram_component|auto_generated|ram_block1a10~portadataout  = \c0|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus [0];

assign \c0|altsyncram_component|auto_generated|ram_block1a34~portadataout  = \c0|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus [0];

assign \c0|altsyncram_component|auto_generated|ram_block1a11~portadataout  = \c0|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus [0];

assign \c0|altsyncram_component|auto_generated|ram_block1a27~portadataout  = \c0|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus [0];

assign \c0|altsyncram_component|auto_generated|ram_block1a19~portadataout  = \c0|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus [0];

assign \c0|altsyncram_component|auto_generated|ram_block1a35~portadataout  = \c0|altsyncram_component|auto_generated|ram_block1a35_PORTADATAOUT_bus [0];

assign \c0|altsyncram_component|auto_generated|ram_block1a59~portadataout  = \c0|altsyncram_component|auto_generated|ram_block1a59_PORTADATAOUT_bus [0];

assign \c0|altsyncram_component|auto_generated|ram_block1a43~portadataout  = \c0|altsyncram_component|auto_generated|ram_block1a43_PORTADATAOUT_bus [0];

assign \c0|altsyncram_component|auto_generated|ram_block1a51~portadataout  = \c0|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus [0];

assign \c0|altsyncram_component|auto_generated|ram_block1a3~portadataout  = \c0|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];

assign \c0|altsyncram_component|auto_generated|ram_block1a12~portadataout  = \c0|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus [0];

assign \c0|altsyncram_component|auto_generated|ram_block1a28~portadataout  = \c0|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus [0];

assign \c0|altsyncram_component|auto_generated|ram_block1a20~portadataout  = \c0|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus [0];

assign \c0|altsyncram_component|auto_generated|ram_block1a36~portadataout  = \c0|altsyncram_component|auto_generated|ram_block1a36_PORTADATAOUT_bus [0];

assign \c0|altsyncram_component|auto_generated|ram_block1a60~portadataout  = \c0|altsyncram_component|auto_generated|ram_block1a60_PORTADATAOUT_bus [0];

assign \c0|altsyncram_component|auto_generated|ram_block1a44~portadataout  = \c0|altsyncram_component|auto_generated|ram_block1a44_PORTADATAOUT_bus [0];

assign \c0|altsyncram_component|auto_generated|ram_block1a52~portadataout  = \c0|altsyncram_component|auto_generated|ram_block1a52_PORTADATAOUT_bus [0];

assign \c0|altsyncram_component|auto_generated|ram_block1a4~portadataout  = \c0|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];

assign \c0|altsyncram_component|auto_generated|ram_block1a8~portadataout  = \c0|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];

assign \c0|altsyncram_component|auto_generated|ram_block1a24~portadataout  = \c0|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus [0];

assign \c0|altsyncram_component|auto_generated|ram_block1a16~portadataout  = \c0|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus [0];

assign \c0|altsyncram_component|auto_generated|ram_block1a32~portadataout  = \c0|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus [0];

assign \c0|altsyncram_component|auto_generated|ram_block1a56~portadataout  = \c0|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus [0];

assign \c0|altsyncram_component|auto_generated|ram_block1a40~portadataout  = \c0|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus [0];

assign \c0|altsyncram_component|auto_generated|ram_block1a48~portadataout  = \c0|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus [0];

assign \c0|altsyncram_component|auto_generated|ram_block1a0~portadataout  = \c0|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];

assign \c0|altsyncram_component|auto_generated|ram_block1a49~portadataout  = \c0|altsyncram_component|auto_generated|ram_block1a49_PORTADATAOUT_bus [0];

assign \c0|altsyncram_component|auto_generated|ram_block1a57~portadataout  = \c0|altsyncram_component|auto_generated|ram_block1a57_PORTADATAOUT_bus [0];

assign \c0|altsyncram_component|auto_generated|ram_block1a41~portadataout  = \c0|altsyncram_component|auto_generated|ram_block1a41_PORTADATAOUT_bus [0];

assign \c0|altsyncram_component|auto_generated|ram_block1a1~portadataout  = \c0|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];

assign \c0|altsyncram_component|auto_generated|ram_block1a25~portadataout  = \c0|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus [0];

assign \c0|altsyncram_component|auto_generated|ram_block1a17~portadataout  = \c0|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus [0];

assign \c0|altsyncram_component|auto_generated|ram_block1a9~portadataout  = \c0|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus [0];

assign \c0|altsyncram_component|auto_generated|ram_block1a33~portadataout  = \c0|altsyncram_component|auto_generated|ram_block1a33_PORTADATAOUT_bus [0];

// Location: LCCOMB_X44_Y43_N16
fiftyfivenm_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):
// \~QUARTUS_CREATED_GND~I_combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.cout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 16'h0000;
defparam \~QUARTUS_CREATED_GND~I .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOOBUF_X0_Y18_N2
fiftyfivenm_io_obuf \VGA_HS~output (
	.i(\C1|HSYNC~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_HS),
	.obar());
// synopsys translate_off
defparam \VGA_HS~output .bus_hold = "false";
defparam \VGA_HS~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y13_N9
fiftyfivenm_io_obuf \VGA_VS~output (
	.i(\C1|VSYNC~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_VS),
	.obar());
// synopsys translate_off
defparam \VGA_VS~output .bus_hold = "false";
defparam \VGA_VS~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N30
fiftyfivenm_io_obuf \vga_r[0]~output (
	.i(\C1|R [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(vga_r[0]),
	.obar());
// synopsys translate_off
defparam \vga_r[0]~output .bus_hold = "false";
defparam \vga_r[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y12_N9
fiftyfivenm_io_obuf \vga_r[1]~output (
	.i(\C1|R [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(vga_r[1]),
	.obar());
// synopsys translate_off
defparam \vga_r[1]~output .bus_hold = "false";
defparam \vga_r[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N16
fiftyfivenm_io_obuf \vga_r[2]~output (
	.i(\C1|R [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(vga_r[2]),
	.obar());
// synopsys translate_off
defparam \vga_r[2]~output .bus_hold = "false";
defparam \vga_r[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y9_N2
fiftyfivenm_io_obuf \vga_g[0]~output (
	.i(\C1|g [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(vga_g[0]),
	.obar());
// synopsys translate_off
defparam \vga_g[0]~output .bus_hold = "false";
defparam \vga_g[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y15_N9
fiftyfivenm_io_obuf \vga_g[1]~output (
	.i(\C1|g [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(vga_g[1]),
	.obar());
// synopsys translate_off
defparam \vga_g[1]~output .bus_hold = "false";
defparam \vga_g[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y3_N9
fiftyfivenm_io_obuf \vga_g[2]~output (
	.i(\C1|g [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(vga_g[2]),
	.obar());
// synopsys translate_off
defparam \vga_g[2]~output .bus_hold = "false";
defparam \vga_g[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y0_N30
fiftyfivenm_io_obuf \vga2_r[0]~output (
	.i(\C2|R2 [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(vga2_r[0]),
	.obar());
// synopsys translate_off
defparam \vga2_r[0]~output .bus_hold = "false";
defparam \vga2_r[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X24_Y0_N30
fiftyfivenm_io_obuf \vga2_r[1]~output (
	.i(\C2|R2 [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(vga2_r[1]),
	.obar());
// synopsys translate_off
defparam \vga2_r[1]~output .bus_hold = "false";
defparam \vga2_r[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y0_N23
fiftyfivenm_io_obuf \vga2_r[2]~output (
	.i(\C2|R2 [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(vga2_r[2]),
	.obar());
// synopsys translate_off
defparam \vga2_r[2]~output .bus_hold = "false";
defparam \vga2_r[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N16
fiftyfivenm_io_obuf \vga2_g[0]~output (
	.i(\C2|G2 [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(vga2_g[0]),
	.obar());
// synopsys translate_off
defparam \vga2_g[0]~output .bus_hold = "false";
defparam \vga2_g[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X24_Y0_N2
fiftyfivenm_io_obuf \vga2_g[1]~output (
	.i(\C2|G2 [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(vga2_g[1]),
	.obar());
// synopsys translate_off
defparam \vga2_g[1]~output .bus_hold = "false";
defparam \vga2_g[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y0_N2
fiftyfivenm_io_obuf \vga2_g[2]~output (
	.i(\C2|G2 [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(vga2_g[2]),
	.obar());
// synopsys translate_off
defparam \vga2_g[2]~output .bus_hold = "false";
defparam \vga2_g[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y0_N2
fiftyfivenm_io_obuf \vga3_r[0]~output (
	.i(\C2|R2 [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(vga3_r[0]),
	.obar());
// synopsys translate_off
defparam \vga3_r[0]~output .bus_hold = "false";
defparam \vga3_r[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N30
fiftyfivenm_io_obuf \vga3_r[1]~output (
	.i(\C2|R2 [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(vga3_r[1]),
	.obar());
// synopsys translate_off
defparam \vga3_r[1]~output .bus_hold = "false";
defparam \vga3_r[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y0_N2
fiftyfivenm_io_obuf \vga3_r[2]~output (
	.i(\C2|R2 [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(vga3_r[2]),
	.obar());
// synopsys translate_off
defparam \vga3_r[2]~output .bus_hold = "false";
defparam \vga3_r[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y0_N23
fiftyfivenm_io_obuf \vga3_g[0]~output (
	.i(\C3|g3 [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(vga3_g[0]),
	.obar());
// synopsys translate_off
defparam \vga3_g[0]~output .bus_hold = "false";
defparam \vga3_g[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y0_N9
fiftyfivenm_io_obuf \vga3_g[1]~output (
	.i(\C3|g3 [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(vga3_g[1]),
	.obar());
// synopsys translate_off
defparam \vga3_g[1]~output .bus_hold = "false";
defparam \vga3_g[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N16
fiftyfivenm_io_obuf \vga3_g[2]~output (
	.i(\C3|g3 [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(vga3_g[2]),
	.obar());
// synopsys translate_off
defparam \vga3_g[2]~output .bus_hold = "false";
defparam \vga3_g[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N23
fiftyfivenm_io_obuf \vga4_R[0]~output (
	.i(\C2|R2 [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(vga4_R[0]),
	.obar());
// synopsys translate_off
defparam \vga4_R[0]~output .bus_hold = "false";
defparam \vga4_R[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y0_N16
fiftyfivenm_io_obuf \vga4_R[1]~output (
	.i(\C2|R2 [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(vga4_R[1]),
	.obar());
// synopsys translate_off
defparam \vga4_R[1]~output .bus_hold = "false";
defparam \vga4_R[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X24_Y0_N23
fiftyfivenm_io_obuf \vga4_R[2]~output (
	.i(\C2|R2 [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(vga4_R[2]),
	.obar());
// synopsys translate_off
defparam \vga4_R[2]~output .bus_hold = "false";
defparam \vga4_R[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y0_N9
fiftyfivenm_io_obuf \vga4_g[0]~output (
	.i(\C4|g4 [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(vga4_g[0]),
	.obar());
// synopsys translate_off
defparam \vga4_g[0]~output .bus_hold = "false";
defparam \vga4_g[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y0_N2
fiftyfivenm_io_obuf \vga4_g[1]~output (
	.i(\C4|g4 [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(vga4_g[1]),
	.obar());
// synopsys translate_off
defparam \vga4_g[1]~output .bus_hold = "false";
defparam \vga4_g[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X24_Y0_N16
fiftyfivenm_io_obuf \vga4_g[2]~output (
	.i(\C4|g4 [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(vga4_g[2]),
	.obar());
// synopsys translate_off
defparam \vga4_g[2]~output .bus_hold = "false";
defparam \vga4_g[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y13_N2
fiftyfivenm_io_obuf \vga_b[0]~output (
	.i(\C1|b [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(vga_b[0]),
	.obar());
// synopsys translate_off
defparam \vga_b[0]~output .bus_hold = "false";
defparam \vga_b[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y15_N2
fiftyfivenm_io_obuf \vga_b[1]~output (
	.i(\C1|b [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(vga_b[1]),
	.obar());
// synopsys translate_off
defparam \vga_b[1]~output .bus_hold = "false";
defparam \vga_b[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N23
fiftyfivenm_io_obuf \vga2_b[0]~output (
	.i(\C2|B2 [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(vga2_b[0]),
	.obar());
// synopsys translate_off
defparam \vga2_b[0]~output .bus_hold = "false";
defparam \vga2_b[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X24_Y0_N9
fiftyfivenm_io_obuf \vga2_b[1]~output (
	.i(\C2|B2 [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(vga2_b[1]),
	.obar());
// synopsys translate_off
defparam \vga2_b[1]~output .bus_hold = "false";
defparam \vga2_b[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N23
fiftyfivenm_io_obuf \vga3_b[0]~output (
	.i(\C2|B2 [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(vga3_b[0]),
	.obar());
// synopsys translate_off
defparam \vga3_b[0]~output .bus_hold = "false";
defparam \vga3_b[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N2
fiftyfivenm_io_obuf \vga3_b[1]~output (
	.i(\C2|B2 [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(vga3_b[1]),
	.obar());
// synopsys translate_off
defparam \vga3_b[1]~output .bus_hold = "false";
defparam \vga3_b[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y0_N23
fiftyfivenm_io_obuf \vga4_b[0]~output (
	.i(\C2|B2 [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(vga4_b[0]),
	.obar());
// synopsys translate_off
defparam \vga4_b[0]~output .bus_hold = "false";
defparam \vga4_b[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N2
fiftyfivenm_io_obuf \vga4_b[1]~output (
	.i(\C2|B2 [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(vga4_b[1]),
	.obar());
// synopsys translate_off
defparam \vga4_b[1]~output .bus_hold = "false";
defparam \vga4_b[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N30
fiftyfivenm_io_obuf \VGA2_HS~output (
	.i(\C2|HSYNC~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA2_HS),
	.obar());
// synopsys translate_off
defparam \VGA2_HS~output .bus_hold = "false";
defparam \VGA2_HS~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y0_N9
fiftyfivenm_io_obuf \VGA2_VS~output (
	.i(\C2|VSYNC~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA2_VS),
	.obar());
// synopsys translate_off
defparam \VGA2_VS~output .bus_hold = "false";
defparam \VGA2_VS~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N9
fiftyfivenm_io_obuf \VGA3_HS~output (
	.i(\C3|HSYNC~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA3_HS),
	.obar());
// synopsys translate_off
defparam \VGA3_HS~output .bus_hold = "false";
defparam \VGA3_HS~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N9
fiftyfivenm_io_obuf \VGA3_VS~output (
	.i(\C3|VSYNC~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA3_VS),
	.obar());
// synopsys translate_off
defparam \VGA3_VS~output .bus_hold = "false";
defparam \VGA3_VS~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N30
fiftyfivenm_io_obuf \VGA4_HS~output (
	.i(\C4|HSYNC~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA4_HS),
	.obar());
// synopsys translate_off
defparam \VGA4_HS~output .bus_hold = "false";
defparam \VGA4_HS~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y0_N16
fiftyfivenm_io_obuf \VGA4_VS~output (
	.i(\C4|VSYNC~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA4_VS),
	.obar());
// synopsys translate_off
defparam \VGA4_VS~output .bus_hold = "false";
defparam \VGA4_VS~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N29
fiftyfivenm_io_ibuf \CLOCK_24~input (
	.i(CLOCK_24),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\CLOCK_24~input_o ));
// synopsys translate_off
defparam \CLOCK_24~input .bus_hold = "false";
defparam \CLOCK_24~input .listen_to_nsleep_signal = "false";
defparam \CLOCK_24~input .simulate_z_as = "z";
// synopsys translate_on

// Location: PLL_1
fiftyfivenm_pll \C|altpll_0|sd1|pll7 (
	.areset(gnd),
	.pfdena(vcc),
	.fbin(\C|altpll_0|sd1|wire_pll7_fbout ),
	.phaseupdown(gnd),
	.phasestep(gnd),
	.scandata(gnd),
	.scanclk(gnd),
	.scanclkena(vcc),
	.configupdate(gnd),
	.clkswitch(gnd),
	.inclk({gnd,\CLOCK_24~input_o }),
	.phasecounterselect(3'b000),
	.phasedone(),
	.scandataout(),
	.scandone(),
	.activeclock(),
	.locked(),
	.vcooverrange(),
	.vcounderrange(),
	.fbout(\C|altpll_0|sd1|wire_pll7_fbout ),
	.clk(\C|altpll_0|sd1|pll7_CLK_bus ),
	.clkbad());
// synopsys translate_off
defparam \C|altpll_0|sd1|pll7 .auto_settings = "false";
defparam \C|altpll_0|sd1|pll7 .bandwidth_type = "medium";
defparam \C|altpll_0|sd1|pll7 .c0_high = 12;
defparam \C|altpll_0|sd1|pll7 .c0_initial = 1;
defparam \C|altpll_0|sd1|pll7 .c0_low = 12;
defparam \C|altpll_0|sd1|pll7 .c0_mode = "even";
defparam \C|altpll_0|sd1|pll7 .c0_ph = 0;
defparam \C|altpll_0|sd1|pll7 .c1_high = 0;
defparam \C|altpll_0|sd1|pll7 .c1_initial = 0;
defparam \C|altpll_0|sd1|pll7 .c1_low = 0;
defparam \C|altpll_0|sd1|pll7 .c1_mode = "bypass";
defparam \C|altpll_0|sd1|pll7 .c1_ph = 0;
defparam \C|altpll_0|sd1|pll7 .c1_use_casc_in = "off";
defparam \C|altpll_0|sd1|pll7 .c2_high = 0;
defparam \C|altpll_0|sd1|pll7 .c2_initial = 0;
defparam \C|altpll_0|sd1|pll7 .c2_low = 0;
defparam \C|altpll_0|sd1|pll7 .c2_mode = "bypass";
defparam \C|altpll_0|sd1|pll7 .c2_ph = 0;
defparam \C|altpll_0|sd1|pll7 .c2_use_casc_in = "off";
defparam \C|altpll_0|sd1|pll7 .c3_high = 0;
defparam \C|altpll_0|sd1|pll7 .c3_initial = 0;
defparam \C|altpll_0|sd1|pll7 .c3_low = 0;
defparam \C|altpll_0|sd1|pll7 .c3_mode = "bypass";
defparam \C|altpll_0|sd1|pll7 .c3_ph = 0;
defparam \C|altpll_0|sd1|pll7 .c3_use_casc_in = "off";
defparam \C|altpll_0|sd1|pll7 .c4_high = 0;
defparam \C|altpll_0|sd1|pll7 .c4_initial = 0;
defparam \C|altpll_0|sd1|pll7 .c4_low = 0;
defparam \C|altpll_0|sd1|pll7 .c4_mode = "bypass";
defparam \C|altpll_0|sd1|pll7 .c4_ph = 0;
defparam \C|altpll_0|sd1|pll7 .c4_use_casc_in = "off";
defparam \C|altpll_0|sd1|pll7 .charge_pump_current_bits = 1;
defparam \C|altpll_0|sd1|pll7 .clk0_counter = "c0";
defparam \C|altpll_0|sd1|pll7 .clk0_divide_by = 2;
defparam \C|altpll_0|sd1|pll7 .clk0_duty_cycle = 50;
defparam \C|altpll_0|sd1|pll7 .clk0_multiply_by = 1;
defparam \C|altpll_0|sd1|pll7 .clk0_phase_shift = "0";
defparam \C|altpll_0|sd1|pll7 .clk1_counter = "unused";
defparam \C|altpll_0|sd1|pll7 .clk1_divide_by = 0;
defparam \C|altpll_0|sd1|pll7 .clk1_duty_cycle = 50;
defparam \C|altpll_0|sd1|pll7 .clk1_multiply_by = 0;
defparam \C|altpll_0|sd1|pll7 .clk1_phase_shift = "0";
defparam \C|altpll_0|sd1|pll7 .clk2_counter = "unused";
defparam \C|altpll_0|sd1|pll7 .clk2_divide_by = 0;
defparam \C|altpll_0|sd1|pll7 .clk2_duty_cycle = 50;
defparam \C|altpll_0|sd1|pll7 .clk2_multiply_by = 0;
defparam \C|altpll_0|sd1|pll7 .clk2_phase_shift = "0";
defparam \C|altpll_0|sd1|pll7 .clk3_counter = "unused";
defparam \C|altpll_0|sd1|pll7 .clk3_divide_by = 0;
defparam \C|altpll_0|sd1|pll7 .clk3_duty_cycle = 50;
defparam \C|altpll_0|sd1|pll7 .clk3_multiply_by = 0;
defparam \C|altpll_0|sd1|pll7 .clk3_phase_shift = "0";
defparam \C|altpll_0|sd1|pll7 .clk4_counter = "unused";
defparam \C|altpll_0|sd1|pll7 .clk4_divide_by = 0;
defparam \C|altpll_0|sd1|pll7 .clk4_duty_cycle = 50;
defparam \C|altpll_0|sd1|pll7 .clk4_multiply_by = 0;
defparam \C|altpll_0|sd1|pll7 .clk4_phase_shift = "0";
defparam \C|altpll_0|sd1|pll7 .compensate_clock = "clock0";
defparam \C|altpll_0|sd1|pll7 .inclk0_input_frequency = 20000;
defparam \C|altpll_0|sd1|pll7 .inclk1_input_frequency = 0;
defparam \C|altpll_0|sd1|pll7 .loop_filter_c_bits = 0;
defparam \C|altpll_0|sd1|pll7 .loop_filter_r_bits = 27;
defparam \C|altpll_0|sd1|pll7 .m = 12;
defparam \C|altpll_0|sd1|pll7 .m_initial = 1;
defparam \C|altpll_0|sd1|pll7 .m_ph = 0;
defparam \C|altpll_0|sd1|pll7 .n = 1;
defparam \C|altpll_0|sd1|pll7 .operation_mode = "normal";
defparam \C|altpll_0|sd1|pll7 .pfd_max = 200000;
defparam \C|altpll_0|sd1|pll7 .pfd_min = 3076;
defparam \C|altpll_0|sd1|pll7 .self_reset_on_loss_lock = "off";
defparam \C|altpll_0|sd1|pll7 .simulation_type = "functional";
defparam \C|altpll_0|sd1|pll7 .switch_over_type = "auto";
defparam \C|altpll_0|sd1|pll7 .vco_center = 1538;
defparam \C|altpll_0|sd1|pll7 .vco_divide_by = 0;
defparam \C|altpll_0|sd1|pll7 .vco_frequency_control = "auto";
defparam \C|altpll_0|sd1|pll7 .vco_max = 3333;
defparam \C|altpll_0|sd1|pll7 .vco_min = 1538;
defparam \C|altpll_0|sd1|pll7 .vco_multiply_by = 0;
defparam \C|altpll_0|sd1|pll7 .vco_phase_shift_step = 208;
defparam \C|altpll_0|sd1|pll7 .vco_post_scale = 2;
// synopsys translate_on

// Location: CLKCTRL_G18
fiftyfivenm_clkctrl \C|altpll_0|sd1|wire_pll7_clk[0]~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\C|altpll_0|sd1|wire_pll7_clk [0]}),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\C|altpll_0|sd1|wire_pll7_clk[0]~clkctrl_outclk ));
// synopsys translate_off
defparam \C|altpll_0|sd1|wire_pll7_clk[0]~clkctrl .clock_type = "global clock";
defparam \C|altpll_0|sd1|wire_pll7_clk[0]~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X44_Y20_N4
fiftyfivenm_lcell_comb \C1|HPOS[0]~10 (
// Equation(s):
// \C1|HPOS[0]~10_combout  = \C1|HPOS [0] $ (VCC)
// \C1|HPOS[0]~11  = CARRY(\C1|HPOS [0])

	.dataa(gnd),
	.datab(\C1|HPOS [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\C1|HPOS[0]~10_combout ),
	.cout(\C1|HPOS[0]~11 ));
// synopsys translate_off
defparam \C1|HPOS[0]~10 .lut_mask = 16'h33CC;
defparam \C1|HPOS[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y20_N16
fiftyfivenm_lcell_comb \C1|HPOS[6]~22 (
// Equation(s):
// \C1|HPOS[6]~22_combout  = (\C1|HPOS [6] & (\C1|HPOS[5]~21  $ (GND))) # (!\C1|HPOS [6] & (!\C1|HPOS[5]~21  & VCC))
// \C1|HPOS[6]~23  = CARRY((\C1|HPOS [6] & !\C1|HPOS[5]~21 ))

	.dataa(gnd),
	.datab(\C1|HPOS [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\C1|HPOS[5]~21 ),
	.combout(\C1|HPOS[6]~22_combout ),
	.cout(\C1|HPOS[6]~23 ));
// synopsys translate_off
defparam \C1|HPOS[6]~22 .lut_mask = 16'hC30C;
defparam \C1|HPOS[6]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y20_N18
fiftyfivenm_lcell_comb \C1|HPOS[7]~24 (
// Equation(s):
// \C1|HPOS[7]~24_combout  = (\C1|HPOS [7] & (!\C1|HPOS[6]~23 )) # (!\C1|HPOS [7] & ((\C1|HPOS[6]~23 ) # (GND)))
// \C1|HPOS[7]~25  = CARRY((!\C1|HPOS[6]~23 ) # (!\C1|HPOS [7]))

	.dataa(gnd),
	.datab(\C1|HPOS [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\C1|HPOS[6]~23 ),
	.combout(\C1|HPOS[7]~24_combout ),
	.cout(\C1|HPOS[7]~25 ));
// synopsys translate_off
defparam \C1|HPOS[7]~24 .lut_mask = 16'h3C3F;
defparam \C1|HPOS[7]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X44_Y20_N19
dffeas \C1|HPOS[7] (
	.clk(\C|altpll_0|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(\C1|HPOS[7]~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\C1|LessThan13~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\C1|HPOS [7]),
	.prn(vcc));
// synopsys translate_off
defparam \C1|HPOS[7] .is_wysiwyg = "true";
defparam \C1|HPOS[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y20_N20
fiftyfivenm_lcell_comb \C1|HPOS[8]~26 (
// Equation(s):
// \C1|HPOS[8]~26_combout  = (\C1|HPOS [8] & (\C1|HPOS[7]~25  $ (GND))) # (!\C1|HPOS [8] & (!\C1|HPOS[7]~25  & VCC))
// \C1|HPOS[8]~27  = CARRY((\C1|HPOS [8] & !\C1|HPOS[7]~25 ))

	.dataa(\C1|HPOS [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\C1|HPOS[7]~25 ),
	.combout(\C1|HPOS[8]~26_combout ),
	.cout(\C1|HPOS[8]~27 ));
// synopsys translate_off
defparam \C1|HPOS[8]~26 .lut_mask = 16'hA50A;
defparam \C1|HPOS[8]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X44_Y20_N21
dffeas \C1|HPOS[8] (
	.clk(\C|altpll_0|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(\C1|HPOS[8]~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\C1|LessThan13~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\C1|HPOS [8]),
	.prn(vcc));
// synopsys translate_off
defparam \C1|HPOS[8] .is_wysiwyg = "true";
defparam \C1|HPOS[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y20_N24
fiftyfivenm_lcell_comb \C1|process_0~4 (
// Equation(s):
// \C1|process_0~4_combout  = (!\C1|HPOS [5] & !\C1|HPOS [6])

	.dataa(gnd),
	.datab(gnd),
	.datac(\C1|HPOS [5]),
	.datad(\C1|HPOS [6]),
	.cin(gnd),
	.combout(\C1|process_0~4_combout ),
	.cout());
// synopsys translate_off
defparam \C1|process_0~4 .lut_mask = 16'h000F;
defparam \C1|process_0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y20_N22
fiftyfivenm_lcell_comb \C1|HPOS[9]~28 (
// Equation(s):
// \C1|HPOS[9]~28_combout  = \C1|HPOS [9] $ (\C1|HPOS[8]~27 )

	.dataa(\C1|HPOS [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\C1|HPOS[8]~27 ),
	.combout(\C1|HPOS[9]~28_combout ),
	.cout());
// synopsys translate_off
defparam \C1|HPOS[9]~28 .lut_mask = 16'h5A5A;
defparam \C1|HPOS[9]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X44_Y20_N23
dffeas \C1|HPOS[9] (
	.clk(\C|altpll_0|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(\C1|HPOS[9]~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\C1|LessThan13~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\C1|HPOS [9]),
	.prn(vcc));
// synopsys translate_off
defparam \C1|HPOS[9] .is_wysiwyg = "true";
defparam \C1|HPOS[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y20_N2
fiftyfivenm_lcell_comb \C1|LessThan13~0 (
// Equation(s):
// \C1|LessThan13~0_combout  = (\C1|HPOS [8] & (\C1|HPOS [9] & ((\C1|HPOS [7]) # (!\C1|process_0~4_combout ))))

	.dataa(\C1|HPOS [8]),
	.datab(\C1|process_0~4_combout ),
	.datac(\C1|HPOS [9]),
	.datad(\C1|HPOS [7]),
	.cin(gnd),
	.combout(\C1|LessThan13~0_combout ),
	.cout());
// synopsys translate_off
defparam \C1|LessThan13~0 .lut_mask = 16'hA020;
defparam \C1|LessThan13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y20_N5
dffeas \C1|HPOS[0] (
	.clk(\C|altpll_0|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(\C1|HPOS[0]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\C1|LessThan13~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\C1|HPOS [0]),
	.prn(vcc));
// synopsys translate_off
defparam \C1|HPOS[0] .is_wysiwyg = "true";
defparam \C1|HPOS[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y20_N6
fiftyfivenm_lcell_comb \C1|HPOS[1]~12 (
// Equation(s):
// \C1|HPOS[1]~12_combout  = (\C1|HPOS [1] & (!\C1|HPOS[0]~11 )) # (!\C1|HPOS [1] & ((\C1|HPOS[0]~11 ) # (GND)))
// \C1|HPOS[1]~13  = CARRY((!\C1|HPOS[0]~11 ) # (!\C1|HPOS [1]))

	.dataa(\C1|HPOS [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\C1|HPOS[0]~11 ),
	.combout(\C1|HPOS[1]~12_combout ),
	.cout(\C1|HPOS[1]~13 ));
// synopsys translate_off
defparam \C1|HPOS[1]~12 .lut_mask = 16'h5A5F;
defparam \C1|HPOS[1]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X44_Y20_N7
dffeas \C1|HPOS[1] (
	.clk(\C|altpll_0|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(\C1|HPOS[1]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\C1|LessThan13~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\C1|HPOS [1]),
	.prn(vcc));
// synopsys translate_off
defparam \C1|HPOS[1] .is_wysiwyg = "true";
defparam \C1|HPOS[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y20_N8
fiftyfivenm_lcell_comb \C1|HPOS[2]~14 (
// Equation(s):
// \C1|HPOS[2]~14_combout  = (\C1|HPOS [2] & (\C1|HPOS[1]~13  $ (GND))) # (!\C1|HPOS [2] & (!\C1|HPOS[1]~13  & VCC))
// \C1|HPOS[2]~15  = CARRY((\C1|HPOS [2] & !\C1|HPOS[1]~13 ))

	.dataa(gnd),
	.datab(\C1|HPOS [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\C1|HPOS[1]~13 ),
	.combout(\C1|HPOS[2]~14_combout ),
	.cout(\C1|HPOS[2]~15 ));
// synopsys translate_off
defparam \C1|HPOS[2]~14 .lut_mask = 16'hC30C;
defparam \C1|HPOS[2]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X44_Y20_N9
dffeas \C1|HPOS[2] (
	.clk(\C|altpll_0|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(\C1|HPOS[2]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\C1|LessThan13~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\C1|HPOS [2]),
	.prn(vcc));
// synopsys translate_off
defparam \C1|HPOS[2] .is_wysiwyg = "true";
defparam \C1|HPOS[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y20_N10
fiftyfivenm_lcell_comb \C1|HPOS[3]~16 (
// Equation(s):
// \C1|HPOS[3]~16_combout  = (\C1|HPOS [3] & (!\C1|HPOS[2]~15 )) # (!\C1|HPOS [3] & ((\C1|HPOS[2]~15 ) # (GND)))
// \C1|HPOS[3]~17  = CARRY((!\C1|HPOS[2]~15 ) # (!\C1|HPOS [3]))

	.dataa(\C1|HPOS [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\C1|HPOS[2]~15 ),
	.combout(\C1|HPOS[3]~16_combout ),
	.cout(\C1|HPOS[3]~17 ));
// synopsys translate_off
defparam \C1|HPOS[3]~16 .lut_mask = 16'h5A5F;
defparam \C1|HPOS[3]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X44_Y20_N11
dffeas \C1|HPOS[3] (
	.clk(\C|altpll_0|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(\C1|HPOS[3]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\C1|LessThan13~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\C1|HPOS [3]),
	.prn(vcc));
// synopsys translate_off
defparam \C1|HPOS[3] .is_wysiwyg = "true";
defparam \C1|HPOS[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y20_N12
fiftyfivenm_lcell_comb \C1|HPOS[4]~18 (
// Equation(s):
// \C1|HPOS[4]~18_combout  = (\C1|HPOS [4] & (\C1|HPOS[3]~17  $ (GND))) # (!\C1|HPOS [4] & (!\C1|HPOS[3]~17  & VCC))
// \C1|HPOS[4]~19  = CARRY((\C1|HPOS [4] & !\C1|HPOS[3]~17 ))

	.dataa(\C1|HPOS [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\C1|HPOS[3]~17 ),
	.combout(\C1|HPOS[4]~18_combout ),
	.cout(\C1|HPOS[4]~19 ));
// synopsys translate_off
defparam \C1|HPOS[4]~18 .lut_mask = 16'hA50A;
defparam \C1|HPOS[4]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X44_Y20_N13
dffeas \C1|HPOS[4] (
	.clk(\C|altpll_0|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(\C1|HPOS[4]~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\C1|LessThan13~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\C1|HPOS [4]),
	.prn(vcc));
// synopsys translate_off
defparam \C1|HPOS[4] .is_wysiwyg = "true";
defparam \C1|HPOS[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y20_N14
fiftyfivenm_lcell_comb \C1|HPOS[5]~20 (
// Equation(s):
// \C1|HPOS[5]~20_combout  = (\C1|HPOS [5] & (!\C1|HPOS[4]~19 )) # (!\C1|HPOS [5] & ((\C1|HPOS[4]~19 ) # (GND)))
// \C1|HPOS[5]~21  = CARRY((!\C1|HPOS[4]~19 ) # (!\C1|HPOS [5]))

	.dataa(gnd),
	.datab(\C1|HPOS [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\C1|HPOS[4]~19 ),
	.combout(\C1|HPOS[5]~20_combout ),
	.cout(\C1|HPOS[5]~21 ));
// synopsys translate_off
defparam \C1|HPOS[5]~20 .lut_mask = 16'h3C3F;
defparam \C1|HPOS[5]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X44_Y20_N15
dffeas \C1|HPOS[5] (
	.clk(\C|altpll_0|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(\C1|HPOS[5]~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\C1|LessThan13~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\C1|HPOS [5]),
	.prn(vcc));
// synopsys translate_off
defparam \C1|HPOS[5] .is_wysiwyg = "true";
defparam \C1|HPOS[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y20_N17
dffeas \C1|HPOS[6] (
	.clk(\C|altpll_0|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(\C1|HPOS[6]~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\C1|LessThan13~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\C1|HPOS [6]),
	.prn(vcc));
// synopsys translate_off
defparam \C1|HPOS[6] .is_wysiwyg = "true";
defparam \C1|HPOS[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y19_N28
fiftyfivenm_lcell_comb \C1|process_0~0 (
// Equation(s):
// \C1|process_0~0_combout  = (\C1|HPOS [0] & (\C1|HPOS [2] & (\C1|HPOS [3] & \C1|HPOS [1])))

	.dataa(\C1|HPOS [0]),
	.datab(\C1|HPOS [2]),
	.datac(\C1|HPOS [3]),
	.datad(\C1|HPOS [1]),
	.cin(gnd),
	.combout(\C1|process_0~0_combout ),
	.cout());
// synopsys translate_off
defparam \C1|process_0~0 .lut_mask = 16'h8000;
defparam \C1|process_0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y19_N4
fiftyfivenm_lcell_comb \C1|process_0~1 (
// Equation(s):
// \C1|process_0~1_combout  = (\C1|HPOS [6] & (\C1|HPOS [5] & ((\C1|HPOS [4]) # (\C1|process_0~0_combout ))))

	.dataa(\C1|HPOS [6]),
	.datab(\C1|HPOS [5]),
	.datac(\C1|HPOS [4]),
	.datad(\C1|process_0~0_combout ),
	.cin(gnd),
	.combout(\C1|process_0~1_combout ),
	.cout());
// synopsys translate_off
defparam \C1|process_0~1 .lut_mask = 16'h8880;
defparam \C1|process_0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y19_N24
fiftyfivenm_lcell_comb \C1|process_0~3 (
// Equation(s):
// \C1|process_0~3_combout  = ((!\C1|HPOS [3] & !\C1|HPOS [2])) # (!\C1|HPOS [4])

	.dataa(\C1|HPOS [4]),
	.datab(\C1|HPOS [3]),
	.datac(gnd),
	.datad(\C1|HPOS [2]),
	.cin(gnd),
	.combout(\C1|process_0~3_combout ),
	.cout());
// synopsys translate_off
defparam \C1|process_0~3 .lut_mask = 16'h5577;
defparam \C1|process_0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y19_N0
fiftyfivenm_lcell_comb \C1|process_0~2 (
// Equation(s):
// \C1|process_0~2_combout  = (\C1|HPOS [8]) # ((!\C1|HPOS [7]) # (!\C1|HPOS [9]))

	.dataa(\C1|HPOS [8]),
	.datab(\C1|HPOS [9]),
	.datac(gnd),
	.datad(\C1|HPOS [7]),
	.cin(gnd),
	.combout(\C1|process_0~2_combout ),
	.cout());
// synopsys translate_off
defparam \C1|process_0~2 .lut_mask = 16'hBBFF;
defparam \C1|process_0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y19_N30
fiftyfivenm_lcell_comb \C1|process_0~5 (
// Equation(s):
// \C1|process_0~5_combout  = (\C1|process_0~1_combout ) # ((\C1|process_0~2_combout ) # ((\C1|process_0~4_combout  & \C1|process_0~3_combout )))

	.dataa(\C1|process_0~1_combout ),
	.datab(\C1|process_0~4_combout ),
	.datac(\C1|process_0~3_combout ),
	.datad(\C1|process_0~2_combout ),
	.cin(gnd),
	.combout(\C1|process_0~5_combout ),
	.cout());
// synopsys translate_off
defparam \C1|process_0~5 .lut_mask = 16'hFFEA;
defparam \C1|process_0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y18_N28
fiftyfivenm_lcell_comb \C1|HSYNC~feeder (
// Equation(s):
// \C1|HSYNC~feeder_combout  = \C1|process_0~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\C1|process_0~5_combout ),
	.cin(gnd),
	.combout(\C1|HSYNC~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \C1|HSYNC~feeder .lut_mask = 16'hFF00;
defparam \C1|HSYNC~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X3_Y18_N29
dffeas \C1|HSYNC (
	.clk(\C|altpll_0|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(\C1|HSYNC~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\C1|HSYNC~q ),
	.prn(vcc));
// synopsys translate_off
defparam \C1|HSYNC .is_wysiwyg = "true";
defparam \C1|HSYNC .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y20_N6
fiftyfivenm_lcell_comb \C1|VPOS[0]~10 (
// Equation(s):
// \C1|VPOS[0]~10_combout  = \C1|VPOS [0] $ (VCC)
// \C1|VPOS[0]~11  = CARRY(\C1|VPOS [0])

	.dataa(\C1|VPOS [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\C1|VPOS[0]~10_combout ),
	.cout(\C1|VPOS[0]~11 ));
// synopsys translate_off
defparam \C1|VPOS[0]~10 .lut_mask = 16'h55AA;
defparam \C1|VPOS[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y20_N30
fiftyfivenm_lcell_comb \C1|LessThan11~0 (
// Equation(s):
// \C1|LessThan11~0_combout  = (((!\C1|VPOS [1] & !\C1|VPOS [0])) # (!\C1|VPOS [2])) # (!\C1|VPOS [3])

	.dataa(\C1|VPOS [3]),
	.datab(\C1|VPOS [2]),
	.datac(\C1|VPOS [1]),
	.datad(\C1|VPOS [0]),
	.cin(gnd),
	.combout(\C1|LessThan11~0_combout ),
	.cout());
// synopsys translate_off
defparam \C1|LessThan11~0 .lut_mask = 16'h777F;
defparam \C1|LessThan11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y20_N12
fiftyfivenm_lcell_comb \C1|VPOS[3]~16 (
// Equation(s):
// \C1|VPOS[3]~16_combout  = (\C1|VPOS [3] & (!\C1|VPOS[2]~15 )) # (!\C1|VPOS [3] & ((\C1|VPOS[2]~15 ) # (GND)))
// \C1|VPOS[3]~17  = CARRY((!\C1|VPOS[2]~15 ) # (!\C1|VPOS [3]))

	.dataa(\C1|VPOS [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\C1|VPOS[2]~15 ),
	.combout(\C1|VPOS[3]~16_combout ),
	.cout(\C1|VPOS[3]~17 ));
// synopsys translate_off
defparam \C1|VPOS[3]~16 .lut_mask = 16'h5A5F;
defparam \C1|VPOS[3]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y20_N14
fiftyfivenm_lcell_comb \C1|VPOS[4]~18 (
// Equation(s):
// \C1|VPOS[4]~18_combout  = (\C1|VPOS [4] & (\C1|VPOS[3]~17  $ (GND))) # (!\C1|VPOS [4] & (!\C1|VPOS[3]~17  & VCC))
// \C1|VPOS[4]~19  = CARRY((\C1|VPOS [4] & !\C1|VPOS[3]~17 ))

	.dataa(gnd),
	.datab(\C1|VPOS [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\C1|VPOS[3]~17 ),
	.combout(\C1|VPOS[4]~18_combout ),
	.cout(\C1|VPOS[4]~19 ));
// synopsys translate_off
defparam \C1|VPOS[4]~18 .lut_mask = 16'hC30C;
defparam \C1|VPOS[4]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X41_Y20_N15
dffeas \C1|VPOS[4] (
	.clk(\C|altpll_0|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(\C1|VPOS[4]~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\C1|LessThan15~1_combout ),
	.sload(gnd),
	.ena(\C1|LessThan13~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\C1|VPOS [4]),
	.prn(vcc));
// synopsys translate_off
defparam \C1|VPOS[4] .is_wysiwyg = "true";
defparam \C1|VPOS[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y20_N16
fiftyfivenm_lcell_comb \C1|VPOS[5]~20 (
// Equation(s):
// \C1|VPOS[5]~20_combout  = (\C1|VPOS [5] & (!\C1|VPOS[4]~19 )) # (!\C1|VPOS [5] & ((\C1|VPOS[4]~19 ) # (GND)))
// \C1|VPOS[5]~21  = CARRY((!\C1|VPOS[4]~19 ) # (!\C1|VPOS [5]))

	.dataa(gnd),
	.datab(\C1|VPOS [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\C1|VPOS[4]~19 ),
	.combout(\C1|VPOS[5]~20_combout ),
	.cout(\C1|VPOS[5]~21 ));
// synopsys translate_off
defparam \C1|VPOS[5]~20 .lut_mask = 16'h3C3F;
defparam \C1|VPOS[5]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X41_Y20_N17
dffeas \C1|VPOS[5] (
	.clk(\C|altpll_0|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(\C1|VPOS[5]~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\C1|LessThan15~1_combout ),
	.sload(gnd),
	.ena(\C1|LessThan13~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\C1|VPOS [5]),
	.prn(vcc));
// synopsys translate_off
defparam \C1|VPOS[5] .is_wysiwyg = "true";
defparam \C1|VPOS[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y20_N18
fiftyfivenm_lcell_comb \C1|VPOS[6]~22 (
// Equation(s):
// \C1|VPOS[6]~22_combout  = (\C1|VPOS [6] & (\C1|VPOS[5]~21  $ (GND))) # (!\C1|VPOS [6] & (!\C1|VPOS[5]~21  & VCC))
// \C1|VPOS[6]~23  = CARRY((\C1|VPOS [6] & !\C1|VPOS[5]~21 ))

	.dataa(gnd),
	.datab(\C1|VPOS [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\C1|VPOS[5]~21 ),
	.combout(\C1|VPOS[6]~22_combout ),
	.cout(\C1|VPOS[6]~23 ));
// synopsys translate_off
defparam \C1|VPOS[6]~22 .lut_mask = 16'hC30C;
defparam \C1|VPOS[6]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X41_Y20_N19
dffeas \C1|VPOS[6] (
	.clk(\C|altpll_0|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(\C1|VPOS[6]~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\C1|LessThan15~1_combout ),
	.sload(gnd),
	.ena(\C1|LessThan13~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\C1|VPOS [6]),
	.prn(vcc));
// synopsys translate_off
defparam \C1|VPOS[6] .is_wysiwyg = "true";
defparam \C1|VPOS[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y20_N20
fiftyfivenm_lcell_comb \C1|VPOS[7]~24 (
// Equation(s):
// \C1|VPOS[7]~24_combout  = (\C1|VPOS [7] & (!\C1|VPOS[6]~23 )) # (!\C1|VPOS [7] & ((\C1|VPOS[6]~23 ) # (GND)))
// \C1|VPOS[7]~25  = CARRY((!\C1|VPOS[6]~23 ) # (!\C1|VPOS [7]))

	.dataa(gnd),
	.datab(\C1|VPOS [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\C1|VPOS[6]~23 ),
	.combout(\C1|VPOS[7]~24_combout ),
	.cout(\C1|VPOS[7]~25 ));
// synopsys translate_off
defparam \C1|VPOS[7]~24 .lut_mask = 16'h3C3F;
defparam \C1|VPOS[7]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X41_Y20_N21
dffeas \C1|VPOS[7] (
	.clk(\C|altpll_0|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(\C1|VPOS[7]~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\C1|LessThan15~1_combout ),
	.sload(gnd),
	.ena(\C1|LessThan13~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\C1|VPOS [7]),
	.prn(vcc));
// synopsys translate_off
defparam \C1|VPOS[7] .is_wysiwyg = "true";
defparam \C1|VPOS[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y20_N22
fiftyfivenm_lcell_comb \C1|VPOS[8]~26 (
// Equation(s):
// \C1|VPOS[8]~26_combout  = (\C1|VPOS [8] & (\C1|VPOS[7]~25  $ (GND))) # (!\C1|VPOS [8] & (!\C1|VPOS[7]~25  & VCC))
// \C1|VPOS[8]~27  = CARRY((\C1|VPOS [8] & !\C1|VPOS[7]~25 ))

	.dataa(\C1|VPOS [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\C1|VPOS[7]~25 ),
	.combout(\C1|VPOS[8]~26_combout ),
	.cout(\C1|VPOS[8]~27 ));
// synopsys translate_off
defparam \C1|VPOS[8]~26 .lut_mask = 16'hA50A;
defparam \C1|VPOS[8]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X41_Y20_N23
dffeas \C1|VPOS[8] (
	.clk(\C|altpll_0|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(\C1|VPOS[8]~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\C1|LessThan15~1_combout ),
	.sload(gnd),
	.ena(\C1|LessThan13~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\C1|VPOS [8]),
	.prn(vcc));
// synopsys translate_off
defparam \C1|VPOS[8] .is_wysiwyg = "true";
defparam \C1|VPOS[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y20_N8
fiftyfivenm_lcell_comb \C1|LessThan15~0 (
// Equation(s):
// \C1|LessThan15~0_combout  = (!\C1|VPOS [8] & (!\C1|VPOS [7] & (!\C1|VPOS [5] & !\C1|VPOS [6])))

	.dataa(\C1|VPOS [8]),
	.datab(\C1|VPOS [7]),
	.datac(\C1|VPOS [5]),
	.datad(\C1|VPOS [6]),
	.cin(gnd),
	.combout(\C1|LessThan15~0_combout ),
	.cout());
// synopsys translate_off
defparam \C1|LessThan15~0 .lut_mask = 16'h0001;
defparam \C1|LessThan15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y20_N24
fiftyfivenm_lcell_comb \C1|VPOS[9]~28 (
// Equation(s):
// \C1|VPOS[9]~28_combout  = \C1|VPOS [9] $ (\C1|VPOS[8]~27 )

	.dataa(gnd),
	.datab(\C1|VPOS [9]),
	.datac(gnd),
	.datad(gnd),
	.cin(\C1|VPOS[8]~27 ),
	.combout(\C1|VPOS[9]~28_combout ),
	.cout());
// synopsys translate_off
defparam \C1|VPOS[9]~28 .lut_mask = 16'h3C3C;
defparam \C1|VPOS[9]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X41_Y20_N25
dffeas \C1|VPOS[9] (
	.clk(\C|altpll_0|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(\C1|VPOS[9]~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\C1|LessThan15~1_combout ),
	.sload(gnd),
	.ena(\C1|LessThan13~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\C1|VPOS [9]),
	.prn(vcc));
// synopsys translate_off
defparam \C1|VPOS[9] .is_wysiwyg = "true";
defparam \C1|VPOS[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y20_N26
fiftyfivenm_lcell_comb \C1|LessThan15~1 (
// Equation(s):
// \C1|LessThan15~1_combout  = (\C1|VPOS [9] & (((\C1|VPOS [4]) # (!\C1|LessThan15~0_combout )) # (!\C1|LessThan11~0_combout )))

	.dataa(\C1|LessThan11~0_combout ),
	.datab(\C1|VPOS [4]),
	.datac(\C1|LessThan15~0_combout ),
	.datad(\C1|VPOS [9]),
	.cin(gnd),
	.combout(\C1|LessThan15~1_combout ),
	.cout());
// synopsys translate_off
defparam \C1|LessThan15~1 .lut_mask = 16'hDF00;
defparam \C1|LessThan15~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y20_N7
dffeas \C1|VPOS[0] (
	.clk(\C|altpll_0|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(\C1|VPOS[0]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\C1|LessThan15~1_combout ),
	.sload(gnd),
	.ena(\C1|LessThan13~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\C1|VPOS [0]),
	.prn(vcc));
// synopsys translate_off
defparam \C1|VPOS[0] .is_wysiwyg = "true";
defparam \C1|VPOS[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y20_N8
fiftyfivenm_lcell_comb \C1|VPOS[1]~12 (
// Equation(s):
// \C1|VPOS[1]~12_combout  = (\C1|VPOS [1] & (!\C1|VPOS[0]~11 )) # (!\C1|VPOS [1] & ((\C1|VPOS[0]~11 ) # (GND)))
// \C1|VPOS[1]~13  = CARRY((!\C1|VPOS[0]~11 ) # (!\C1|VPOS [1]))

	.dataa(gnd),
	.datab(\C1|VPOS [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\C1|VPOS[0]~11 ),
	.combout(\C1|VPOS[1]~12_combout ),
	.cout(\C1|VPOS[1]~13 ));
// synopsys translate_off
defparam \C1|VPOS[1]~12 .lut_mask = 16'h3C3F;
defparam \C1|VPOS[1]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X41_Y20_N9
dffeas \C1|VPOS[1] (
	.clk(\C|altpll_0|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(\C1|VPOS[1]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\C1|LessThan15~1_combout ),
	.sload(gnd),
	.ena(\C1|LessThan13~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\C1|VPOS [1]),
	.prn(vcc));
// synopsys translate_off
defparam \C1|VPOS[1] .is_wysiwyg = "true";
defparam \C1|VPOS[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y20_N10
fiftyfivenm_lcell_comb \C1|VPOS[2]~14 (
// Equation(s):
// \C1|VPOS[2]~14_combout  = (\C1|VPOS [2] & (\C1|VPOS[1]~13  $ (GND))) # (!\C1|VPOS [2] & (!\C1|VPOS[1]~13  & VCC))
// \C1|VPOS[2]~15  = CARRY((\C1|VPOS [2] & !\C1|VPOS[1]~13 ))

	.dataa(gnd),
	.datab(\C1|VPOS [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\C1|VPOS[1]~13 ),
	.combout(\C1|VPOS[2]~14_combout ),
	.cout(\C1|VPOS[2]~15 ));
// synopsys translate_off
defparam \C1|VPOS[2]~14 .lut_mask = 16'hC30C;
defparam \C1|VPOS[2]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X41_Y20_N11
dffeas \C1|VPOS[2] (
	.clk(\C|altpll_0|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(\C1|VPOS[2]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\C1|LessThan15~1_combout ),
	.sload(gnd),
	.ena(\C1|LessThan13~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\C1|VPOS [2]),
	.prn(vcc));
// synopsys translate_off
defparam \C1|VPOS[2] .is_wysiwyg = "true";
defparam \C1|VPOS[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y20_N13
dffeas \C1|VPOS[3] (
	.clk(\C|altpll_0|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(\C1|VPOS[3]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\C1|LessThan15~1_combout ),
	.sload(gnd),
	.ena(\C1|LessThan13~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\C1|VPOS [3]),
	.prn(vcc));
// synopsys translate_off
defparam \C1|VPOS[3] .is_wysiwyg = "true";
defparam \C1|VPOS[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y20_N4
fiftyfivenm_lcell_comb \C1|process_0~6 (
// Equation(s):
// \C1|process_0~6_combout  = ((!\C1|VPOS [2] & ((!\C1|VPOS [0]) # (!\C1|VPOS [1])))) # (!\C1|VPOS [3])

	.dataa(\C1|VPOS [3]),
	.datab(\C1|VPOS [2]),
	.datac(\C1|VPOS [1]),
	.datad(\C1|VPOS [0]),
	.cin(gnd),
	.combout(\C1|process_0~6_combout ),
	.cout());
// synopsys translate_off
defparam \C1|process_0~6 .lut_mask = 16'h5777;
defparam \C1|process_0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y20_N28
fiftyfivenm_lcell_comb \C1|LessThan11~1 (
// Equation(s):
// \C1|LessThan11~1_combout  = (\C1|LessThan11~0_combout  & !\C1|VPOS [4])

	.dataa(\C1|LessThan11~0_combout ),
	.datab(gnd),
	.datac(\C1|VPOS [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\C1|LessThan11~1_combout ),
	.cout());
// synopsys translate_off
defparam \C1|LessThan11~1 .lut_mask = 16'h0A0A;
defparam \C1|LessThan11~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y17_N0
fiftyfivenm_lcell_comb \C2|LessThan1~0 (
// Equation(s):
// \C2|LessThan1~0_combout  = (\C1|VPOS [7] & (\C1|VPOS [8] & (\C1|VPOS [6] & \C1|VPOS [5])))

	.dataa(\C1|VPOS [7]),
	.datab(\C1|VPOS [8]),
	.datac(\C1|VPOS [6]),
	.datad(\C1|VPOS [5]),
	.cin(gnd),
	.combout(\C2|LessThan1~0_combout ),
	.cout());
// synopsys translate_off
defparam \C2|LessThan1~0 .lut_mask = 16'h8000;
defparam \C2|LessThan1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y17_N30
fiftyfivenm_lcell_comb \C1|process_0~7 (
// Equation(s):
// \C1|process_0~7_combout  = (\C1|process_0~6_combout ) # (((\C1|VPOS [9]) # (!\C2|LessThan1~0_combout )) # (!\C1|LessThan11~1_combout ))

	.dataa(\C1|process_0~6_combout ),
	.datab(\C1|LessThan11~1_combout ),
	.datac(\C1|VPOS [9]),
	.datad(\C2|LessThan1~0_combout ),
	.cin(gnd),
	.combout(\C1|process_0~7_combout ),
	.cout());
// synopsys translate_off
defparam \C1|process_0~7 .lut_mask = 16'hFBFF;
defparam \C1|process_0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y13_N4
fiftyfivenm_lcell_comb \C1|VSYNC~feeder (
// Equation(s):
// \C1|VSYNC~feeder_combout  = \C1|process_0~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\C1|process_0~7_combout ),
	.cin(gnd),
	.combout(\C1|VSYNC~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \C1|VSYNC~feeder .lut_mask = 16'hFF00;
defparam \C1|VSYNC~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X14_Y13_N5
dffeas \C1|VSYNC (
	.clk(\C|altpll_0|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(\C1|VSYNC~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\C1|VSYNC~q ),
	.prn(vcc));
// synopsys translate_off
defparam \C1|VSYNC .is_wysiwyg = "true";
defparam \C1|VSYNC .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y20_N27
dffeas \C1|ypix[8] (
	.clk(\C|altpll_0|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\C1|VPOS [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\C1|ypix [8]),
	.prn(vcc));
// synopsys translate_off
defparam \C1|ypix[8] .is_wysiwyg = "true";
defparam \C1|ypix[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y20_N29
dffeas \C1|ypix[9] (
	.clk(\C|altpll_0|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\C1|VPOS [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\C1|ypix [9]),
	.prn(vcc));
// synopsys translate_off
defparam \C1|ypix[9] .is_wysiwyg = "true";
defparam \C1|ypix[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y20_N30
fiftyfivenm_lcell_comb \C1|ypix[7]~feeder (
// Equation(s):
// \C1|ypix[7]~feeder_combout  = \C1|VPOS [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\C1|VPOS [7]),
	.cin(gnd),
	.combout(\C1|ypix[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \C1|ypix[7]~feeder .lut_mask = 16'hFF00;
defparam \C1|ypix[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y20_N31
dffeas \C1|ypix[7] (
	.clk(\C|altpll_0|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(\C1|ypix[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\C1|ypix [7]),
	.prn(vcc));
// synopsys translate_off
defparam \C1|ypix[7] .is_wysiwyg = "true";
defparam \C1|ypix[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y20_N25
dffeas \C1|ypix[6] (
	.clk(\C|altpll_0|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\C1|VPOS [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\C1|ypix [6]),
	.prn(vcc));
// synopsys translate_off
defparam \C1|ypix[6] .is_wysiwyg = "true";
defparam \C1|ypix[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y20_N23
dffeas \C1|ypix[5] (
	.clk(\C|altpll_0|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\C1|VPOS [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\C1|ypix [5]),
	.prn(vcc));
// synopsys translate_off
defparam \C1|ypix[5] .is_wysiwyg = "true";
defparam \C1|ypix[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y20_N21
dffeas \C1|ypix[4] (
	.clk(\C|altpll_0|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\C1|VPOS [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\C1|ypix [4]),
	.prn(vcc));
// synopsys translate_off
defparam \C1|ypix[4] .is_wysiwyg = "true";
defparam \C1|ypix[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y20_N19
dffeas \C1|ypix[3] (
	.clk(\C|altpll_0|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\C1|VPOS [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\C1|ypix [3]),
	.prn(vcc));
// synopsys translate_off
defparam \C1|ypix[3] .is_wysiwyg = "true";
defparam \C1|ypix[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y20_N17
dffeas \C1|ypix[2] (
	.clk(\C|altpll_0|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\C1|VPOS [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\C1|ypix [2]),
	.prn(vcc));
// synopsys translate_off
defparam \C1|ypix[2] .is_wysiwyg = "true";
defparam \C1|ypix[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y20_N15
dffeas \C1|ypix[1] (
	.clk(\C|altpll_0|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\C1|VPOS [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\C1|ypix [1]),
	.prn(vcc));
// synopsys translate_off
defparam \C1|ypix[1] .is_wysiwyg = "true";
defparam \C1|ypix[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y20_N11
dffeas \C1|ypix[0] (
	.clk(\C|altpll_0|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\C1|VPOS [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\C1|ypix [0]),
	.prn(vcc));
// synopsys translate_off
defparam \C1|ypix[0] .is_wysiwyg = "true";
defparam \C1|ypix[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y20_N12
fiftyfivenm_lcell_comb \C1|Add0~0 (
// Equation(s):
// \C1|Add0~0_combout  = (\C1|ypix [0] & (\C1|ypix [1] $ (VCC))) # (!\C1|ypix [0] & (\C1|ypix [1] & VCC))
// \C1|Add0~1  = CARRY((\C1|ypix [0] & \C1|ypix [1]))

	.dataa(\C1|ypix [0]),
	.datab(\C1|ypix [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\C1|Add0~0_combout ),
	.cout(\C1|Add0~1 ));
// synopsys translate_off
defparam \C1|Add0~0 .lut_mask = 16'h6688;
defparam \C1|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y20_N14
fiftyfivenm_lcell_comb \C1|Add0~2 (
// Equation(s):
// \C1|Add0~2_combout  = (\C1|ypix [1] & ((\C1|ypix [2] & (\C1|Add0~1  & VCC)) # (!\C1|ypix [2] & (!\C1|Add0~1 )))) # (!\C1|ypix [1] & ((\C1|ypix [2] & (!\C1|Add0~1 )) # (!\C1|ypix [2] & ((\C1|Add0~1 ) # (GND)))))
// \C1|Add0~3  = CARRY((\C1|ypix [1] & (!\C1|ypix [2] & !\C1|Add0~1 )) # (!\C1|ypix [1] & ((!\C1|Add0~1 ) # (!\C1|ypix [2]))))

	.dataa(\C1|ypix [1]),
	.datab(\C1|ypix [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\C1|Add0~1 ),
	.combout(\C1|Add0~2_combout ),
	.cout(\C1|Add0~3 ));
// synopsys translate_off
defparam \C1|Add0~2 .lut_mask = 16'h9617;
defparam \C1|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y20_N16
fiftyfivenm_lcell_comb \C1|Add0~4 (
// Equation(s):
// \C1|Add0~4_combout  = ((\C1|ypix [3] $ (\C1|ypix [2] $ (!\C1|Add0~3 )))) # (GND)
// \C1|Add0~5  = CARRY((\C1|ypix [3] & ((\C1|ypix [2]) # (!\C1|Add0~3 ))) # (!\C1|ypix [3] & (\C1|ypix [2] & !\C1|Add0~3 )))

	.dataa(\C1|ypix [3]),
	.datab(\C1|ypix [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\C1|Add0~3 ),
	.combout(\C1|Add0~4_combout ),
	.cout(\C1|Add0~5 ));
// synopsys translate_off
defparam \C1|Add0~4 .lut_mask = 16'h698E;
defparam \C1|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y20_N18
fiftyfivenm_lcell_comb \C1|Add0~6 (
// Equation(s):
// \C1|Add0~6_combout  = (\C1|ypix [4] & ((\C1|ypix [3] & (\C1|Add0~5  & VCC)) # (!\C1|ypix [3] & (!\C1|Add0~5 )))) # (!\C1|ypix [4] & ((\C1|ypix [3] & (!\C1|Add0~5 )) # (!\C1|ypix [3] & ((\C1|Add0~5 ) # (GND)))))
// \C1|Add0~7  = CARRY((\C1|ypix [4] & (!\C1|ypix [3] & !\C1|Add0~5 )) # (!\C1|ypix [4] & ((!\C1|Add0~5 ) # (!\C1|ypix [3]))))

	.dataa(\C1|ypix [4]),
	.datab(\C1|ypix [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\C1|Add0~5 ),
	.combout(\C1|Add0~6_combout ),
	.cout(\C1|Add0~7 ));
// synopsys translate_off
defparam \C1|Add0~6 .lut_mask = 16'h9617;
defparam \C1|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y20_N20
fiftyfivenm_lcell_comb \C1|Add0~8 (
// Equation(s):
// \C1|Add0~8_combout  = ((\C1|ypix [5] $ (\C1|ypix [4] $ (!\C1|Add0~7 )))) # (GND)
// \C1|Add0~9  = CARRY((\C1|ypix [5] & ((\C1|ypix [4]) # (!\C1|Add0~7 ))) # (!\C1|ypix [5] & (\C1|ypix [4] & !\C1|Add0~7 )))

	.dataa(\C1|ypix [5]),
	.datab(\C1|ypix [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\C1|Add0~7 ),
	.combout(\C1|Add0~8_combout ),
	.cout(\C1|Add0~9 ));
// synopsys translate_off
defparam \C1|Add0~8 .lut_mask = 16'h698E;
defparam \C1|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y20_N22
fiftyfivenm_lcell_comb \C1|Add0~10 (
// Equation(s):
// \C1|Add0~10_combout  = (\C1|ypix [5] & ((\C1|ypix [6] & (\C1|Add0~9  & VCC)) # (!\C1|ypix [6] & (!\C1|Add0~9 )))) # (!\C1|ypix [5] & ((\C1|ypix [6] & (!\C1|Add0~9 )) # (!\C1|ypix [6] & ((\C1|Add0~9 ) # (GND)))))
// \C1|Add0~11  = CARRY((\C1|ypix [5] & (!\C1|ypix [6] & !\C1|Add0~9 )) # (!\C1|ypix [5] & ((!\C1|Add0~9 ) # (!\C1|ypix [6]))))

	.dataa(\C1|ypix [5]),
	.datab(\C1|ypix [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\C1|Add0~9 ),
	.combout(\C1|Add0~10_combout ),
	.cout(\C1|Add0~11 ));
// synopsys translate_off
defparam \C1|Add0~10 .lut_mask = 16'h9617;
defparam \C1|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y20_N24
fiftyfivenm_lcell_comb \C1|Add0~12 (
// Equation(s):
// \C1|Add0~12_combout  = ((\C1|ypix [7] $ (\C1|ypix [6] $ (!\C1|Add0~11 )))) # (GND)
// \C1|Add0~13  = CARRY((\C1|ypix [7] & ((\C1|ypix [6]) # (!\C1|Add0~11 ))) # (!\C1|ypix [7] & (\C1|ypix [6] & !\C1|Add0~11 )))

	.dataa(\C1|ypix [7]),
	.datab(\C1|ypix [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\C1|Add0~11 ),
	.combout(\C1|Add0~12_combout ),
	.cout(\C1|Add0~13 ));
// synopsys translate_off
defparam \C1|Add0~12 .lut_mask = 16'h698E;
defparam \C1|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y20_N26
fiftyfivenm_lcell_comb \C1|Add0~14 (
// Equation(s):
// \C1|Add0~14_combout  = (\C1|ypix [8] & ((\C1|ypix [7] & (\C1|Add0~13  & VCC)) # (!\C1|ypix [7] & (!\C1|Add0~13 )))) # (!\C1|ypix [8] & ((\C1|ypix [7] & (!\C1|Add0~13 )) # (!\C1|ypix [7] & ((\C1|Add0~13 ) # (GND)))))
// \C1|Add0~15  = CARRY((\C1|ypix [8] & (!\C1|ypix [7] & !\C1|Add0~13 )) # (!\C1|ypix [8] & ((!\C1|Add0~13 ) # (!\C1|ypix [7]))))

	.dataa(\C1|ypix [8]),
	.datab(\C1|ypix [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\C1|Add0~13 ),
	.combout(\C1|Add0~14_combout ),
	.cout(\C1|Add0~15 ));
// synopsys translate_off
defparam \C1|Add0~14 .lut_mask = 16'h9617;
defparam \C1|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y20_N28
fiftyfivenm_lcell_comb \C1|Add0~16 (
// Equation(s):
// \C1|Add0~16_combout  = \C1|ypix [8] $ (\C1|ypix [9] $ (!\C1|Add0~15 ))

	.dataa(\C1|ypix [8]),
	.datab(\C1|ypix [9]),
	.datac(gnd),
	.datad(gnd),
	.cin(\C1|Add0~15 ),
	.combout(\C1|Add0~16_combout ),
	.cout());
// synopsys translate_off
defparam \C1|Add0~16 .lut_mask = 16'h6969;
defparam \C1|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y21_N0
fiftyfivenm_lcell_comb \C1|Add1~0 (
// Equation(s):
// \C1|Add1~0_combout  = (\C1|ypix [0] & (\C1|ypix [1] $ (VCC))) # (!\C1|ypix [0] & (\C1|ypix [1] & VCC))
// \C1|Add1~1  = CARRY((\C1|ypix [0] & \C1|ypix [1]))

	.dataa(\C1|ypix [0]),
	.datab(\C1|ypix [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\C1|Add1~0_combout ),
	.cout(\C1|Add1~1 ));
// synopsys translate_off
defparam \C1|Add1~0 .lut_mask = 16'h6688;
defparam \C1|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y21_N2
fiftyfivenm_lcell_comb \C1|Add1~2 (
// Equation(s):
// \C1|Add1~2_combout  = (\C1|Add0~0_combout  & ((\C1|ypix [2] & (\C1|Add1~1  & VCC)) # (!\C1|ypix [2] & (!\C1|Add1~1 )))) # (!\C1|Add0~0_combout  & ((\C1|ypix [2] & (!\C1|Add1~1 )) # (!\C1|ypix [2] & ((\C1|Add1~1 ) # (GND)))))
// \C1|Add1~3  = CARRY((\C1|Add0~0_combout  & (!\C1|ypix [2] & !\C1|Add1~1 )) # (!\C1|Add0~0_combout  & ((!\C1|Add1~1 ) # (!\C1|ypix [2]))))

	.dataa(\C1|Add0~0_combout ),
	.datab(\C1|ypix [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\C1|Add1~1 ),
	.combout(\C1|Add1~2_combout ),
	.cout(\C1|Add1~3 ));
// synopsys translate_off
defparam \C1|Add1~2 .lut_mask = 16'h9617;
defparam \C1|Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y21_N4
fiftyfivenm_lcell_comb \C1|Add1~4 (
// Equation(s):
// \C1|Add1~4_combout  = ((\C1|Add0~2_combout  $ (\C1|ypix [3] $ (!\C1|Add1~3 )))) # (GND)
// \C1|Add1~5  = CARRY((\C1|Add0~2_combout  & ((\C1|ypix [3]) # (!\C1|Add1~3 ))) # (!\C1|Add0~2_combout  & (\C1|ypix [3] & !\C1|Add1~3 )))

	.dataa(\C1|Add0~2_combout ),
	.datab(\C1|ypix [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\C1|Add1~3 ),
	.combout(\C1|Add1~4_combout ),
	.cout(\C1|Add1~5 ));
// synopsys translate_off
defparam \C1|Add1~4 .lut_mask = 16'h698E;
defparam \C1|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y21_N6
fiftyfivenm_lcell_comb \C1|Add1~6 (
// Equation(s):
// \C1|Add1~6_combout  = (\C1|Add0~4_combout  & ((\C1|ypix [4] & (\C1|Add1~5  & VCC)) # (!\C1|ypix [4] & (!\C1|Add1~5 )))) # (!\C1|Add0~4_combout  & ((\C1|ypix [4] & (!\C1|Add1~5 )) # (!\C1|ypix [4] & ((\C1|Add1~5 ) # (GND)))))
// \C1|Add1~7  = CARRY((\C1|Add0~4_combout  & (!\C1|ypix [4] & !\C1|Add1~5 )) # (!\C1|Add0~4_combout  & ((!\C1|Add1~5 ) # (!\C1|ypix [4]))))

	.dataa(\C1|Add0~4_combout ),
	.datab(\C1|ypix [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\C1|Add1~5 ),
	.combout(\C1|Add1~6_combout ),
	.cout(\C1|Add1~7 ));
// synopsys translate_off
defparam \C1|Add1~6 .lut_mask = 16'h9617;
defparam \C1|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y21_N8
fiftyfivenm_lcell_comb \C1|Add1~8 (
// Equation(s):
// \C1|Add1~8_combout  = ((\C1|Add0~6_combout  $ (\C1|ypix [5] $ (!\C1|Add1~7 )))) # (GND)
// \C1|Add1~9  = CARRY((\C1|Add0~6_combout  & ((\C1|ypix [5]) # (!\C1|Add1~7 ))) # (!\C1|Add0~6_combout  & (\C1|ypix [5] & !\C1|Add1~7 )))

	.dataa(\C1|Add0~6_combout ),
	.datab(\C1|ypix [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\C1|Add1~7 ),
	.combout(\C1|Add1~8_combout ),
	.cout(\C1|Add1~9 ));
// synopsys translate_off
defparam \C1|Add1~8 .lut_mask = 16'h698E;
defparam \C1|Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y21_N10
fiftyfivenm_lcell_comb \C1|Add1~10 (
// Equation(s):
// \C1|Add1~10_combout  = (\C1|Add0~8_combout  & ((\C1|ypix [6] & (\C1|Add1~9  & VCC)) # (!\C1|ypix [6] & (!\C1|Add1~9 )))) # (!\C1|Add0~8_combout  & ((\C1|ypix [6] & (!\C1|Add1~9 )) # (!\C1|ypix [6] & ((\C1|Add1~9 ) # (GND)))))
// \C1|Add1~11  = CARRY((\C1|Add0~8_combout  & (!\C1|ypix [6] & !\C1|Add1~9 )) # (!\C1|Add0~8_combout  & ((!\C1|Add1~9 ) # (!\C1|ypix [6]))))

	.dataa(\C1|Add0~8_combout ),
	.datab(\C1|ypix [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\C1|Add1~9 ),
	.combout(\C1|Add1~10_combout ),
	.cout(\C1|Add1~11 ));
// synopsys translate_off
defparam \C1|Add1~10 .lut_mask = 16'h9617;
defparam \C1|Add1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y21_N12
fiftyfivenm_lcell_comb \C1|Add1~12 (
// Equation(s):
// \C1|Add1~12_combout  = ((\C1|ypix [7] $ (\C1|Add0~10_combout  $ (!\C1|Add1~11 )))) # (GND)
// \C1|Add1~13  = CARRY((\C1|ypix [7] & ((\C1|Add0~10_combout ) # (!\C1|Add1~11 ))) # (!\C1|ypix [7] & (\C1|Add0~10_combout  & !\C1|Add1~11 )))

	.dataa(\C1|ypix [7]),
	.datab(\C1|Add0~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\C1|Add1~11 ),
	.combout(\C1|Add1~12_combout ),
	.cout(\C1|Add1~13 ));
// synopsys translate_off
defparam \C1|Add1~12 .lut_mask = 16'h698E;
defparam \C1|Add1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y21_N14
fiftyfivenm_lcell_comb \C1|Add1~14 (
// Equation(s):
// \C1|Add1~14_combout  = (\C1|ypix [8] & ((\C1|Add0~12_combout  & (\C1|Add1~13  & VCC)) # (!\C1|Add0~12_combout  & (!\C1|Add1~13 )))) # (!\C1|ypix [8] & ((\C1|Add0~12_combout  & (!\C1|Add1~13 )) # (!\C1|Add0~12_combout  & ((\C1|Add1~13 ) # (GND)))))
// \C1|Add1~15  = CARRY((\C1|ypix [8] & (!\C1|Add0~12_combout  & !\C1|Add1~13 )) # (!\C1|ypix [8] & ((!\C1|Add1~13 ) # (!\C1|Add0~12_combout ))))

	.dataa(\C1|ypix [8]),
	.datab(\C1|Add0~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\C1|Add1~13 ),
	.combout(\C1|Add1~14_combout ),
	.cout(\C1|Add1~15 ));
// synopsys translate_off
defparam \C1|Add1~14 .lut_mask = 16'h9617;
defparam \C1|Add1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y21_N16
fiftyfivenm_lcell_comb \C1|Add1~16 (
// Equation(s):
// \C1|Add1~16_combout  = ((\C1|ypix [9] $ (\C1|Add0~14_combout  $ (!\C1|Add1~15 )))) # (GND)
// \C1|Add1~17  = CARRY((\C1|ypix [9] & ((\C1|Add0~14_combout ) # (!\C1|Add1~15 ))) # (!\C1|ypix [9] & (\C1|Add0~14_combout  & !\C1|Add1~15 )))

	.dataa(\C1|ypix [9]),
	.datab(\C1|Add0~14_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\C1|Add1~15 ),
	.combout(\C1|Add1~16_combout ),
	.cout(\C1|Add1~17 ));
// synopsys translate_off
defparam \C1|Add1~16 .lut_mask = 16'h698E;
defparam \C1|Add1~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y21_N18
fiftyfivenm_lcell_comb \C1|Add1~18 (
// Equation(s):
// \C1|Add1~18_combout  = \C1|Add1~17  $ (\C1|Add0~16_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\C1|Add0~16_combout ),
	.cin(\C1|Add1~17 ),
	.combout(\C1|Add1~18_combout ),
	.cout());
// synopsys translate_off
defparam \C1|Add1~18 .lut_mask = 16'h0FF0;
defparam \C1|Add1~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y21_N4
fiftyfivenm_lcell_comb \C1|Add2~0 (
// Equation(s):
// \C1|Add2~0_combout  = (\C1|ypix [1] & (\C1|ypix [0] $ (VCC))) # (!\C1|ypix [1] & (\C1|ypix [0] & VCC))
// \C1|Add2~1  = CARRY((\C1|ypix [1] & \C1|ypix [0]))

	.dataa(\C1|ypix [1]),
	.datab(\C1|ypix [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\C1|Add2~0_combout ),
	.cout(\C1|Add2~1 ));
// synopsys translate_off
defparam \C1|Add2~0 .lut_mask = 16'h6688;
defparam \C1|Add2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y21_N6
fiftyfivenm_lcell_comb \C1|Add2~2 (
// Equation(s):
// \C1|Add2~2_combout  = (\C1|Add1~0_combout  & ((\C1|ypix [2] & (\C1|Add2~1  & VCC)) # (!\C1|ypix [2] & (!\C1|Add2~1 )))) # (!\C1|Add1~0_combout  & ((\C1|ypix [2] & (!\C1|Add2~1 )) # (!\C1|ypix [2] & ((\C1|Add2~1 ) # (GND)))))
// \C1|Add2~3  = CARRY((\C1|Add1~0_combout  & (!\C1|ypix [2] & !\C1|Add2~1 )) # (!\C1|Add1~0_combout  & ((!\C1|Add2~1 ) # (!\C1|ypix [2]))))

	.dataa(\C1|Add1~0_combout ),
	.datab(\C1|ypix [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\C1|Add2~1 ),
	.combout(\C1|Add2~2_combout ),
	.cout(\C1|Add2~3 ));
// synopsys translate_off
defparam \C1|Add2~2 .lut_mask = 16'h9617;
defparam \C1|Add2~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y21_N8
fiftyfivenm_lcell_comb \C1|Add2~4 (
// Equation(s):
// \C1|Add2~4_combout  = ((\C1|Add1~2_combout  $ (\C1|ypix [3] $ (!\C1|Add2~3 )))) # (GND)
// \C1|Add2~5  = CARRY((\C1|Add1~2_combout  & ((\C1|ypix [3]) # (!\C1|Add2~3 ))) # (!\C1|Add1~2_combout  & (\C1|ypix [3] & !\C1|Add2~3 )))

	.dataa(\C1|Add1~2_combout ),
	.datab(\C1|ypix [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\C1|Add2~3 ),
	.combout(\C1|Add2~4_combout ),
	.cout(\C1|Add2~5 ));
// synopsys translate_off
defparam \C1|Add2~4 .lut_mask = 16'h698E;
defparam \C1|Add2~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y21_N10
fiftyfivenm_lcell_comb \C1|Add2~6 (
// Equation(s):
// \C1|Add2~6_combout  = (\C1|ypix [4] & ((\C1|Add1~4_combout  & (\C1|Add2~5  & VCC)) # (!\C1|Add1~4_combout  & (!\C1|Add2~5 )))) # (!\C1|ypix [4] & ((\C1|Add1~4_combout  & (!\C1|Add2~5 )) # (!\C1|Add1~4_combout  & ((\C1|Add2~5 ) # (GND)))))
// \C1|Add2~7  = CARRY((\C1|ypix [4] & (!\C1|Add1~4_combout  & !\C1|Add2~5 )) # (!\C1|ypix [4] & ((!\C1|Add2~5 ) # (!\C1|Add1~4_combout ))))

	.dataa(\C1|ypix [4]),
	.datab(\C1|Add1~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\C1|Add2~5 ),
	.combout(\C1|Add2~6_combout ),
	.cout(\C1|Add2~7 ));
// synopsys translate_off
defparam \C1|Add2~6 .lut_mask = 16'h9617;
defparam \C1|Add2~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y21_N12
fiftyfivenm_lcell_comb \C1|Add2~8 (
// Equation(s):
// \C1|Add2~8_combout  = ((\C1|ypix [5] $ (\C1|Add1~6_combout  $ (!\C1|Add2~7 )))) # (GND)
// \C1|Add2~9  = CARRY((\C1|ypix [5] & ((\C1|Add1~6_combout ) # (!\C1|Add2~7 ))) # (!\C1|ypix [5] & (\C1|Add1~6_combout  & !\C1|Add2~7 )))

	.dataa(\C1|ypix [5]),
	.datab(\C1|Add1~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\C1|Add2~7 ),
	.combout(\C1|Add2~8_combout ),
	.cout(\C1|Add2~9 ));
// synopsys translate_off
defparam \C1|Add2~8 .lut_mask = 16'h698E;
defparam \C1|Add2~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y21_N14
fiftyfivenm_lcell_comb \C1|Add2~10 (
// Equation(s):
// \C1|Add2~10_combout  = (\C1|Add1~8_combout  & ((\C1|ypix [6] & (\C1|Add2~9  & VCC)) # (!\C1|ypix [6] & (!\C1|Add2~9 )))) # (!\C1|Add1~8_combout  & ((\C1|ypix [6] & (!\C1|Add2~9 )) # (!\C1|ypix [6] & ((\C1|Add2~9 ) # (GND)))))
// \C1|Add2~11  = CARRY((\C1|Add1~8_combout  & (!\C1|ypix [6] & !\C1|Add2~9 )) # (!\C1|Add1~8_combout  & ((!\C1|Add2~9 ) # (!\C1|ypix [6]))))

	.dataa(\C1|Add1~8_combout ),
	.datab(\C1|ypix [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\C1|Add2~9 ),
	.combout(\C1|Add2~10_combout ),
	.cout(\C1|Add2~11 ));
// synopsys translate_off
defparam \C1|Add2~10 .lut_mask = 16'h9617;
defparam \C1|Add2~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y21_N16
fiftyfivenm_lcell_comb \C1|Add2~12 (
// Equation(s):
// \C1|Add2~12_combout  = ((\C1|Add1~10_combout  $ (\C1|ypix [7] $ (!\C1|Add2~11 )))) # (GND)
// \C1|Add2~13  = CARRY((\C1|Add1~10_combout  & ((\C1|ypix [7]) # (!\C1|Add2~11 ))) # (!\C1|Add1~10_combout  & (\C1|ypix [7] & !\C1|Add2~11 )))

	.dataa(\C1|Add1~10_combout ),
	.datab(\C1|ypix [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\C1|Add2~11 ),
	.combout(\C1|Add2~12_combout ),
	.cout(\C1|Add2~13 ));
// synopsys translate_off
defparam \C1|Add2~12 .lut_mask = 16'h698E;
defparam \C1|Add2~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y21_N18
fiftyfivenm_lcell_comb \C1|Add2~14 (
// Equation(s):
// \C1|Add2~14_combout  = (\C1|Add1~12_combout  & ((\C1|ypix [8] & (\C1|Add2~13  & VCC)) # (!\C1|ypix [8] & (!\C1|Add2~13 )))) # (!\C1|Add1~12_combout  & ((\C1|ypix [8] & (!\C1|Add2~13 )) # (!\C1|ypix [8] & ((\C1|Add2~13 ) # (GND)))))
// \C1|Add2~15  = CARRY((\C1|Add1~12_combout  & (!\C1|ypix [8] & !\C1|Add2~13 )) # (!\C1|Add1~12_combout  & ((!\C1|Add2~13 ) # (!\C1|ypix [8]))))

	.dataa(\C1|Add1~12_combout ),
	.datab(\C1|ypix [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\C1|Add2~13 ),
	.combout(\C1|Add2~14_combout ),
	.cout(\C1|Add2~15 ));
// synopsys translate_off
defparam \C1|Add2~14 .lut_mask = 16'h9617;
defparam \C1|Add2~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y21_N20
fiftyfivenm_lcell_comb \C1|Add2~16 (
// Equation(s):
// \C1|Add2~16_combout  = ((\C1|Add1~14_combout  $ (\C1|ypix [9] $ (!\C1|Add2~15 )))) # (GND)
// \C1|Add2~17  = CARRY((\C1|Add1~14_combout  & ((\C1|ypix [9]) # (!\C1|Add2~15 ))) # (!\C1|Add1~14_combout  & (\C1|ypix [9] & !\C1|Add2~15 )))

	.dataa(\C1|Add1~14_combout ),
	.datab(\C1|ypix [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\C1|Add2~15 ),
	.combout(\C1|Add2~16_combout ),
	.cout(\C1|Add2~17 ));
// synopsys translate_off
defparam \C1|Add2~16 .lut_mask = 16'h698E;
defparam \C1|Add2~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y21_N22
fiftyfivenm_lcell_comb \C1|Add2~18 (
// Equation(s):
// \C1|Add2~18_combout  = (\C1|Add1~16_combout  & (!\C1|Add2~17 )) # (!\C1|Add1~16_combout  & ((\C1|Add2~17 ) # (GND)))
// \C1|Add2~19  = CARRY((!\C1|Add2~17 ) # (!\C1|Add1~16_combout ))

	.dataa(\C1|Add1~16_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\C1|Add2~17 ),
	.combout(\C1|Add2~18_combout ),
	.cout(\C1|Add2~19 ));
// synopsys translate_off
defparam \C1|Add2~18 .lut_mask = 16'h5A5F;
defparam \C1|Add2~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y21_N24
fiftyfivenm_lcell_comb \C1|Add2~20 (
// Equation(s):
// \C1|Add2~20_combout  = \C1|Add2~19  $ (!\C1|Add1~18_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\C1|Add1~18_combout ),
	.cin(\C1|Add2~19 ),
	.combout(\C1|Add2~20_combout ),
	.cout());
// synopsys translate_off
defparam \C1|Add2~20 .lut_mask = 16'hF00F;
defparam \C1|Add2~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X44_Y19_N1
dffeas \C1|xpix[9] (
	.clk(\C|altpll_0|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\C1|HPOS [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\C1|xpix [9]),
	.prn(vcc));
// synopsys translate_off
defparam \C1|xpix[9] .is_wysiwyg = "true";
defparam \C1|xpix[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y21_N3
dffeas \C1|xpix[8] (
	.clk(\C|altpll_0|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\C1|HPOS [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\C1|xpix [8]),
	.prn(vcc));
// synopsys translate_off
defparam \C1|xpix[8] .is_wysiwyg = "true";
defparam \C1|xpix[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y18_N6
fiftyfivenm_lcell_comb \C1|xpix[7]~feeder (
// Equation(s):
// \C1|xpix[7]~feeder_combout  = \C1|HPOS [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\C1|HPOS [7]),
	.cin(gnd),
	.combout(\C1|xpix[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \C1|xpix[7]~feeder .lut_mask = 16'hFF00;
defparam \C1|xpix[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y18_N7
dffeas \C1|xpix[7] (
	.clk(\C|altpll_0|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(\C1|xpix[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\C1|xpix [7]),
	.prn(vcc));
// synopsys translate_off
defparam \C1|xpix[7] .is_wysiwyg = "true";
defparam \C1|xpix[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y21_N4
fiftyfivenm_lcell_comb \C1|xpix[6]~feeder (
// Equation(s):
// \C1|xpix[6]~feeder_combout  = \C1|HPOS [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\C1|HPOS [6]),
	.cin(gnd),
	.combout(\C1|xpix[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \C1|xpix[6]~feeder .lut_mask = 16'hFF00;
defparam \C1|xpix[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X44_Y21_N5
dffeas \C1|xpix[6] (
	.clk(\C|altpll_0|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(\C1|xpix[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\C1|xpix [6]),
	.prn(vcc));
// synopsys translate_off
defparam \C1|xpix[6] .is_wysiwyg = "true";
defparam \C1|xpix[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y21_N31
dffeas \C1|xpix[5] (
	.clk(\C|altpll_0|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\C1|HPOS [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\C1|xpix [5]),
	.prn(vcc));
// synopsys translate_off
defparam \C1|xpix[5] .is_wysiwyg = "true";
defparam \C1|xpix[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y21_N1
dffeas \C1|xpix[4] (
	.clk(\C|altpll_0|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\C1|HPOS [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\C1|xpix [4]),
	.prn(vcc));
// synopsys translate_off
defparam \C1|xpix[4] .is_wysiwyg = "true";
defparam \C1|xpix[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X44_Y21_N6
fiftyfivenm_lcell_comb \C1|address[4]~12 (
// Equation(s):
// \C1|address[4]~12_combout  = (\C1|ypix [0] & (\C1|xpix [4] $ (VCC))) # (!\C1|ypix [0] & (\C1|xpix [4] & VCC))
// \C1|address[4]~13  = CARRY((\C1|ypix [0] & \C1|xpix [4]))

	.dataa(\C1|ypix [0]),
	.datab(\C1|xpix [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\C1|address[4]~12_combout ),
	.cout(\C1|address[4]~13 ));
// synopsys translate_off
defparam \C1|address[4]~12 .lut_mask = 16'h6688;
defparam \C1|address[4]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y21_N8
fiftyfivenm_lcell_comb \C1|address[5]~14 (
// Equation(s):
// \C1|address[5]~14_combout  = (\C1|xpix [5] & ((\C1|Add2~0_combout  & (\C1|address[4]~13  & VCC)) # (!\C1|Add2~0_combout  & (!\C1|address[4]~13 )))) # (!\C1|xpix [5] & ((\C1|Add2~0_combout  & (!\C1|address[4]~13 )) # (!\C1|Add2~0_combout  & 
// ((\C1|address[4]~13 ) # (GND)))))
// \C1|address[5]~15  = CARRY((\C1|xpix [5] & (!\C1|Add2~0_combout  & !\C1|address[4]~13 )) # (!\C1|xpix [5] & ((!\C1|address[4]~13 ) # (!\C1|Add2~0_combout ))))

	.dataa(\C1|xpix [5]),
	.datab(\C1|Add2~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\C1|address[4]~13 ),
	.combout(\C1|address[5]~14_combout ),
	.cout(\C1|address[5]~15 ));
// synopsys translate_off
defparam \C1|address[5]~14 .lut_mask = 16'h9617;
defparam \C1|address[5]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y21_N10
fiftyfivenm_lcell_comb \C1|address[6]~16 (
// Equation(s):
// \C1|address[6]~16_combout  = ((\C1|Add2~2_combout  $ (\C1|xpix [6] $ (!\C1|address[5]~15 )))) # (GND)
// \C1|address[6]~17  = CARRY((\C1|Add2~2_combout  & ((\C1|xpix [6]) # (!\C1|address[5]~15 ))) # (!\C1|Add2~2_combout  & (\C1|xpix [6] & !\C1|address[5]~15 )))

	.dataa(\C1|Add2~2_combout ),
	.datab(\C1|xpix [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\C1|address[5]~15 ),
	.combout(\C1|address[6]~16_combout ),
	.cout(\C1|address[6]~17 ));
// synopsys translate_off
defparam \C1|address[6]~16 .lut_mask = 16'h698E;
defparam \C1|address[6]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y21_N12
fiftyfivenm_lcell_comb \C1|address[7]~18 (
// Equation(s):
// \C1|address[7]~18_combout  = (\C1|Add2~4_combout  & ((\C1|xpix [7] & (\C1|address[6]~17  & VCC)) # (!\C1|xpix [7] & (!\C1|address[6]~17 )))) # (!\C1|Add2~4_combout  & ((\C1|xpix [7] & (!\C1|address[6]~17 )) # (!\C1|xpix [7] & ((\C1|address[6]~17 ) # 
// (GND)))))
// \C1|address[7]~19  = CARRY((\C1|Add2~4_combout  & (!\C1|xpix [7] & !\C1|address[6]~17 )) # (!\C1|Add2~4_combout  & ((!\C1|address[6]~17 ) # (!\C1|xpix [7]))))

	.dataa(\C1|Add2~4_combout ),
	.datab(\C1|xpix [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\C1|address[6]~17 ),
	.combout(\C1|address[7]~18_combout ),
	.cout(\C1|address[7]~19 ));
// synopsys translate_off
defparam \C1|address[7]~18 .lut_mask = 16'h9617;
defparam \C1|address[7]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y21_N14
fiftyfivenm_lcell_comb \C1|address[8]~20 (
// Equation(s):
// \C1|address[8]~20_combout  = ((\C1|Add2~6_combout  $ (\C1|xpix [8] $ (!\C1|address[7]~19 )))) # (GND)
// \C1|address[8]~21  = CARRY((\C1|Add2~6_combout  & ((\C1|xpix [8]) # (!\C1|address[7]~19 ))) # (!\C1|Add2~6_combout  & (\C1|xpix [8] & !\C1|address[7]~19 )))

	.dataa(\C1|Add2~6_combout ),
	.datab(\C1|xpix [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\C1|address[7]~19 ),
	.combout(\C1|address[8]~20_combout ),
	.cout(\C1|address[8]~21 ));
// synopsys translate_off
defparam \C1|address[8]~20 .lut_mask = 16'h698E;
defparam \C1|address[8]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y21_N16
fiftyfivenm_lcell_comb \C1|address[9]~22 (
// Equation(s):
// \C1|address[9]~22_combout  = (\C1|Add2~8_combout  & ((\C1|xpix [9] & (\C1|address[8]~21  & VCC)) # (!\C1|xpix [9] & (!\C1|address[8]~21 )))) # (!\C1|Add2~8_combout  & ((\C1|xpix [9] & (!\C1|address[8]~21 )) # (!\C1|xpix [9] & ((\C1|address[8]~21 ) # 
// (GND)))))
// \C1|address[9]~23  = CARRY((\C1|Add2~8_combout  & (!\C1|xpix [9] & !\C1|address[8]~21 )) # (!\C1|Add2~8_combout  & ((!\C1|address[8]~21 ) # (!\C1|xpix [9]))))

	.dataa(\C1|Add2~8_combout ),
	.datab(\C1|xpix [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\C1|address[8]~21 ),
	.combout(\C1|address[9]~22_combout ),
	.cout(\C1|address[9]~23 ));
// synopsys translate_off
defparam \C1|address[9]~22 .lut_mask = 16'h9617;
defparam \C1|address[9]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y21_N18
fiftyfivenm_lcell_comb \C1|address[10]~24 (
// Equation(s):
// \C1|address[10]~24_combout  = (\C1|Add2~10_combout  & (\C1|address[9]~23  $ (GND))) # (!\C1|Add2~10_combout  & (!\C1|address[9]~23  & VCC))
// \C1|address[10]~25  = CARRY((\C1|Add2~10_combout  & !\C1|address[9]~23 ))

	.dataa(\C1|Add2~10_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\C1|address[9]~23 ),
	.combout(\C1|address[10]~24_combout ),
	.cout(\C1|address[10]~25 ));
// synopsys translate_off
defparam \C1|address[10]~24 .lut_mask = 16'hA50A;
defparam \C1|address[10]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y21_N20
fiftyfivenm_lcell_comb \C1|address[11]~26 (
// Equation(s):
// \C1|address[11]~26_combout  = (\C1|Add2~12_combout  & (!\C1|address[10]~25 )) # (!\C1|Add2~12_combout  & ((\C1|address[10]~25 ) # (GND)))
// \C1|address[11]~27  = CARRY((!\C1|address[10]~25 ) # (!\C1|Add2~12_combout ))

	.dataa(\C1|Add2~12_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\C1|address[10]~25 ),
	.combout(\C1|address[11]~26_combout ),
	.cout(\C1|address[11]~27 ));
// synopsys translate_off
defparam \C1|address[11]~26 .lut_mask = 16'h5A5F;
defparam \C1|address[11]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y21_N22
fiftyfivenm_lcell_comb \C1|address[12]~28 (
// Equation(s):
// \C1|address[12]~28_combout  = (\C1|Add2~14_combout  & (\C1|address[11]~27  $ (GND))) # (!\C1|Add2~14_combout  & (!\C1|address[11]~27  & VCC))
// \C1|address[12]~29  = CARRY((\C1|Add2~14_combout  & !\C1|address[11]~27 ))

	.dataa(gnd),
	.datab(\C1|Add2~14_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\C1|address[11]~27 ),
	.combout(\C1|address[12]~28_combout ),
	.cout(\C1|address[12]~29 ));
// synopsys translate_off
defparam \C1|address[12]~28 .lut_mask = 16'hC30C;
defparam \C1|address[12]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y21_N24
fiftyfivenm_lcell_comb \C1|address[13]~30 (
// Equation(s):
// \C1|address[13]~30_combout  = (\C1|Add2~16_combout  & (!\C1|address[12]~29 )) # (!\C1|Add2~16_combout  & ((\C1|address[12]~29 ) # (GND)))
// \C1|address[13]~31  = CARRY((!\C1|address[12]~29 ) # (!\C1|Add2~16_combout ))

	.dataa(gnd),
	.datab(\C1|Add2~16_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\C1|address[12]~29 ),
	.combout(\C1|address[13]~30_combout ),
	.cout(\C1|address[13]~31 ));
// synopsys translate_off
defparam \C1|address[13]~30 .lut_mask = 16'h3C3F;
defparam \C1|address[13]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y21_N26
fiftyfivenm_lcell_comb \C1|address[14]~32 (
// Equation(s):
// \C1|address[14]~32_combout  = (\C1|Add2~18_combout  & (\C1|address[13]~31  $ (GND))) # (!\C1|Add2~18_combout  & (!\C1|address[13]~31  & VCC))
// \C1|address[14]~33  = CARRY((\C1|Add2~18_combout  & !\C1|address[13]~31 ))

	.dataa(gnd),
	.datab(\C1|Add2~18_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\C1|address[13]~31 ),
	.combout(\C1|address[14]~32_combout ),
	.cout(\C1|address[14]~33 ));
// synopsys translate_off
defparam \C1|address[14]~32 .lut_mask = 16'hC30C;
defparam \C1|address[14]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y21_N28
fiftyfivenm_lcell_comb \C1|address[15]~34 (
// Equation(s):
// \C1|address[15]~34_combout  = \C1|address[14]~33  $ (\C1|Add2~20_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\C1|Add2~20_combout ),
	.cin(\C1|address[14]~33 ),
	.combout(\C1|address[15]~34_combout ),
	.cout());
// synopsys translate_off
defparam \C1|address[15]~34 .lut_mask = 16'h0FF0;
defparam \C1|address[15]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X44_Y21_N29
dffeas \C1|address[15] (
	.clk(\C|altpll_0|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(\C1|address[15]~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\C1|address [15]),
	.prn(vcc));
// synopsys translate_off
defparam \C1|address[15] .is_wysiwyg = "true";
defparam \C1|address[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y21_N27
dffeas \C1|address[14] (
	.clk(\C|altpll_0|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(\C1|address[14]~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\C1|address [14]),
	.prn(vcc));
// synopsys translate_off
defparam \C1|address[14] .is_wysiwyg = "true";
defparam \C1|address[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y21_N25
dffeas \C1|address[13] (
	.clk(\C|altpll_0|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(\C1|address[13]~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\C1|address [13]),
	.prn(vcc));
// synopsys translate_off
defparam \C1|address[13] .is_wysiwyg = "true";
defparam \C1|address[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y21_N2
fiftyfivenm_lcell_comb \c0|altsyncram_component|auto_generated|rden_decode|w_anode424w[3]~0 (
// Equation(s):
// \c0|altsyncram_component|auto_generated|rden_decode|w_anode424w[3]~0_combout  = (!\C1|address [15] & (!\C1|address [14] & \C1|address [13]))

	.dataa(\C1|address [15]),
	.datab(\C1|address [14]),
	.datac(gnd),
	.datad(\C1|address [13]),
	.cin(gnd),
	.combout(\c0|altsyncram_component|auto_generated|rden_decode|w_anode424w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \c0|altsyncram_component|auto_generated|rden_decode|w_anode424w[3]~0 .lut_mask = 16'h1100;
defparam \c0|altsyncram_component|auto_generated|rden_decode|w_anode424w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y20_N19
dffeas \C1|xpix[0] (
	.clk(\C|altpll_0|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\C1|HPOS [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\C1|xpix [0]),
	.prn(vcc));
// synopsys translate_off
defparam \C1|xpix[0] .is_wysiwyg = "true";
defparam \C1|xpix[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y20_N4
fiftyfivenm_lcell_comb \C1|address[0]~feeder (
// Equation(s):
// \C1|address[0]~feeder_combout  = \C1|xpix [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\C1|xpix [0]),
	.cin(gnd),
	.combout(\C1|address[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \C1|address[0]~feeder .lut_mask = 16'hFF00;
defparam \C1|address[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y20_N5
dffeas \C1|address[0] (
	.clk(\C|altpll_0|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(\C1|address[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\C1|address [0]),
	.prn(vcc));
// synopsys translate_off
defparam \C1|address[0] .is_wysiwyg = "true";
defparam \C1|address[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y18_N12
fiftyfivenm_lcell_comb \C1|xpix[1]~feeder (
// Equation(s):
// \C1|xpix[1]~feeder_combout  = \C1|HPOS [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\C1|HPOS [1]),
	.cin(gnd),
	.combout(\C1|xpix[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \C1|xpix[1]~feeder .lut_mask = 16'hFF00;
defparam \C1|xpix[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y18_N13
dffeas \C1|xpix[1] (
	.clk(\C|altpll_0|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(\C1|xpix[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\C1|xpix [1]),
	.prn(vcc));
// synopsys translate_off
defparam \C1|xpix[1] .is_wysiwyg = "true";
defparam \C1|xpix[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y18_N8
fiftyfivenm_lcell_comb \C1|address[1]~feeder (
// Equation(s):
// \C1|address[1]~feeder_combout  = \C1|xpix [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\C1|xpix [1]),
	.cin(gnd),
	.combout(\C1|address[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \C1|address[1]~feeder .lut_mask = 16'hFF00;
defparam \C1|address[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y18_N9
dffeas \C1|address[1] (
	.clk(\C|altpll_0|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(\C1|address[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\C1|address [1]),
	.prn(vcc));
// synopsys translate_off
defparam \C1|address[1] .is_wysiwyg = "true";
defparam \C1|address[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y19_N27
dffeas \C1|xpix[2] (
	.clk(\C|altpll_0|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\C1|HPOS [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\C1|xpix [2]),
	.prn(vcc));
// synopsys translate_off
defparam \C1|xpix[2] .is_wysiwyg = "true";
defparam \C1|xpix[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y19_N1
dffeas \C1|address[2] (
	.clk(\C|altpll_0|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\C1|xpix [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\C1|address [2]),
	.prn(vcc));
// synopsys translate_off
defparam \C1|address[2] .is_wysiwyg = "true";
defparam \C1|address[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y19_N25
dffeas \C1|xpix[3] (
	.clk(\C|altpll_0|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\C1|HPOS [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\C1|xpix [3]),
	.prn(vcc));
// synopsys translate_off
defparam \C1|xpix[3] .is_wysiwyg = "true";
defparam \C1|xpix[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y19_N4
fiftyfivenm_lcell_comb \C1|address[3]~feeder (
// Equation(s):
// \C1|address[3]~feeder_combout  = \C1|xpix [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\C1|xpix [3]),
	.cin(gnd),
	.combout(\C1|address[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \C1|address[3]~feeder .lut_mask = 16'hFF00;
defparam \C1|address[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y19_N5
dffeas \C1|address[3] (
	.clk(\C|altpll_0|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(\C1|address[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\C1|address [3]),
	.prn(vcc));
// synopsys translate_off
defparam \C1|address[3] .is_wysiwyg = "true";
defparam \C1|address[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y21_N7
dffeas \C1|address[4] (
	.clk(\C|altpll_0|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(\C1|address[4]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\C1|address [4]),
	.prn(vcc));
// synopsys translate_off
defparam \C1|address[4] .is_wysiwyg = "true";
defparam \C1|address[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y21_N9
dffeas \C1|address[5] (
	.clk(\C|altpll_0|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(\C1|address[5]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\C1|address [5]),
	.prn(vcc));
// synopsys translate_off
defparam \C1|address[5] .is_wysiwyg = "true";
defparam \C1|address[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y21_N11
dffeas \C1|address[6] (
	.clk(\C|altpll_0|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(\C1|address[6]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\C1|address [6]),
	.prn(vcc));
// synopsys translate_off
defparam \C1|address[6] .is_wysiwyg = "true";
defparam \C1|address[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y21_N13
dffeas \C1|address[7] (
	.clk(\C|altpll_0|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(\C1|address[7]~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\C1|address [7]),
	.prn(vcc));
// synopsys translate_off
defparam \C1|address[7] .is_wysiwyg = "true";
defparam \C1|address[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y21_N15
dffeas \C1|address[8] (
	.clk(\C|altpll_0|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(\C1|address[8]~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\C1|address [8]),
	.prn(vcc));
// synopsys translate_off
defparam \C1|address[8] .is_wysiwyg = "true";
defparam \C1|address[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y21_N17
dffeas \C1|address[9] (
	.clk(\C|altpll_0|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(\C1|address[9]~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\C1|address [9]),
	.prn(vcc));
// synopsys translate_off
defparam \C1|address[9] .is_wysiwyg = "true";
defparam \C1|address[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y21_N19
dffeas \C1|address[10] (
	.clk(\C|altpll_0|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(\C1|address[10]~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\C1|address [10]),
	.prn(vcc));
// synopsys translate_off
defparam \C1|address[10] .is_wysiwyg = "true";
defparam \C1|address[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y21_N21
dffeas \C1|address[11] (
	.clk(\C|altpll_0|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(\C1|address[11]~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\C1|address [11]),
	.prn(vcc));
// synopsys translate_off
defparam \C1|address[11] .is_wysiwyg = "true";
defparam \C1|address[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y21_N23
dffeas \C1|address[12] (
	.clk(\C|altpll_0|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(\C1|address[12]~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\C1|address [12]),
	.prn(vcc));
// synopsys translate_off
defparam \C1|address[12] .is_wysiwyg = "true";
defparam \C1|address[12] .power_up = "low";
// synopsys translate_on

// Location: M9K_X5_Y20_N0
fiftyfivenm_ram_block \c0|altsyncram_component|auto_generated|ram_block1a13 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\C|altpll_0|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\c0|altsyncram_component|auto_generated|rden_decode|w_anode424w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\C1|address [12],\C1|address [11],\C1|address [10],\C1|address [9],\C1|address [8],\C1|address [7],\C1|address [6],\C1|address [5],\C1|address [4],\C1|address [3],\C1|address [2],\C1|address [1],\C1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\c0|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \c0|altsyncram_component|auto_generated|ram_block1a13 .clk0_core_clock_enable = "ena0";
defparam \c0|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \c0|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \c0|altsyncram_component|auto_generated|ram_block1a13 .init_file = "../../../Users/Marcin/Documents/MATLAB/logo.mif";
defparam \c0|altsyncram_component|auto_generated|ram_block1a13 .init_file_layout = "port_a";
defparam \c0|altsyncram_component|auto_generated|ram_block1a13 .logical_ram_name = "rom2:c0|altsyncram:altsyncram_component|altsyncram_1qt3:auto_generated|ALTSYNCRAM";
defparam \c0|altsyncram_component|auto_generated|ram_block1a13 .operation_mode = "rom";
defparam \c0|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \c0|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_width = 13;
defparam \c0|altsyncram_component|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \c0|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \c0|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clock = "clock0";
defparam \c0|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \c0|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \c0|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_bit_number = 5;
defparam \c0|altsyncram_component|auto_generated|ram_block1a13 .port_a_last_address = 8191;
defparam \c0|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 65536;
defparam \c0|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_width = 8;
defparam \c0|altsyncram_component|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \c0|altsyncram_component|auto_generated|ram_block1a13 .port_a_write_enable_clock = "none";
defparam \c0|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_width = 13;
defparam \c0|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \c0|altsyncram_component|auto_generated|ram_block1a13 .ram_block_type = "M9K";
defparam \c0|altsyncram_component|auto_generated|ram_block1a13 .mem_init3 = 2048'h7F7DFE6BFDF9DDF80000007FFF80000003DDCFDBCEEDDAEEFBDBB9EDF5FDE0000000FFFF000000077F5F7738DBDBDDEFBE39DDF7FBC0000001FFFE00000004EFBDE0E5F7B7BF5FFD7839EBB940000003FFF80000003BFB63B9FBFF2F7D7FFB73B9DBF980000003FFF000000077EC8EEF7FFE9975FBF76BBCBBF700000007FFE0000000FFBBDFADDFFDAF61FFF7FBF7BBEE0000000FFFC0000001BFEF7EDF7B7BBEAFF6E7FF7FB7EC0000001FFF000000037DFEFDB8EDFF7EDFF7F7F7EF77D80000001FFE00000005F77FF725B7FFFF7FF7D2F7DF7FF00000003FFC0000000BFFF7DFBBDFFFB7FFF7BAF7FEEFA00000007FF800000017BBEF3BF57FF77BFFED7E;
defparam \c0|altsyncram_component|auto_generated|ram_block1a13 .mem_init2 = 2048'hE7BEEF40000000FFE00000002FFFDCEFEAFFEEF7FFEEFFE77FDE80000000FFC0000FFFDDFFB1FF9BFFDA7FFFDCFDCEFFDDFFF80001FF80003FFFB3FF07FED7FDEEFFFFD7FFC1FF9BFFF80003FF00007FFF8FFDEFDDDFFA5FBFFFDDDFBFFF8FFFF00007FC0000FFFFDFFBFF777FF67F7FFFDFDF7BFFFFFFE00007F80001FFFFBFEF7EFDFFF6FE3FFFDBBFFFFEFFFFC0000FF00007FFFF7FDEFBBFFFEDFB9FFFBFBEF7FDFFFFC0001FE0000FFFFFFFFDE7EFFFDFF8DFFFB73DFFFBFFFF80003F80001FFFFBFEFBADBFFFFFE8DFFFFEBBEFFFFFFF00003F00003FFFF7FFF67F7FFFBFECFFFF6D77DFF7FFFE00007E0000FFFFEF77E37DFFFE7FEDBFFF7F0FFFEFFF;
defparam \c0|altsyncram_component|auto_generated|ram_block1a13 .mem_init1 = 2048'hFE0000FC0001FFFFDEFFBEFFFFFBFFEDBFFEFBFFBBDFFFFC0001F00003FFFFBFFF7DEFFFFBFFEEAFFEF7DFF7BFFFF80001E00007FFFF77FFFBBFFFF7F9FFDFFDEFBFFF7FFFF00003C00003FFFEEFFBF77FFFBFF73FBFFDDFFFEEFFFF800007800003FFFE9FF7EDFFFE4F623FFFF9BF7FCBFFFE00000E000003FFF8BFFFC3FFFE7F8099FFF87FFFA3FFF800000C000001FFE0FFFF77FFFDFFE77FFFF6FFFF03FFC0000018000001FF01FFFEDFFFFE0FF8FFFFFEFDFE01FF00000030000000FC03FFFDBFFFE698C3FFFFEDFFFC01F800000040000000F007FFFFFFFFDC1187FFFFDBFFF801E000000040000000400FFFEDFFFFF8630FFFFFFFFFF00100000001E0;
defparam \c0|altsyncram_component|auto_generated|ram_block1a13 .mem_init0 = 2048'h000000000FFFDBFFFFEC7E6FFFFFB7FFE0000000000FE0000000001FFFBFFFFFFDFDF7FFFF6FFFC0000000003FF0000000003BFFFFFFFEF5FDEFFFFFDFFB8000000001FFF00000000077FFBFFFFFBDDAEFFFFFFFF60000000007FFF8000000004FBF7FFFF66FACDFFFFDFFE4000000003FFFF8000000001F7EFFFFFBF8EADFFFFBF7C000000000FFFFFC000000003EFFFFFFB7B7BDBFFFF7EF8000000003FFFFFC000000007DFFFFFF8FAE68FFFFEFDF000000001FFFFFFC00000000FBE3FFFFA1BB0FFFFF9FBE000000007FFFFFFE00000001EFC3FFFFFB7EDFFFFE3F7C00000003FFFFFFFE00000003DF81FFFE30F18FFFF03EF80000000FFFFFFFFF000000;
// synopsys translate_on

// Location: FF_X41_Y21_N13
dffeas \c0|altsyncram_component|auto_generated|address_reg_a[2] (
	.clk(\C|altpll_0|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\C1|address [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c0|altsyncram_component|auto_generated|address_reg_a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \c0|altsyncram_component|auto_generated|address_reg_a[2] .is_wysiwyg = "true";
defparam \c0|altsyncram_component|auto_generated|address_reg_a[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y21_N4
fiftyfivenm_lcell_comb \c0|altsyncram_component|auto_generated|out_address_reg_a[2]~feeder (
// Equation(s):
// \c0|altsyncram_component|auto_generated|out_address_reg_a[2]~feeder_combout  = \c0|altsyncram_component|auto_generated|address_reg_a [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\c0|altsyncram_component|auto_generated|address_reg_a [2]),
	.cin(gnd),
	.combout(\c0|altsyncram_component|auto_generated|out_address_reg_a[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \c0|altsyncram_component|auto_generated|out_address_reg_a[2]~feeder .lut_mask = 16'hFF00;
defparam \c0|altsyncram_component|auto_generated|out_address_reg_a[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y21_N5
dffeas \c0|altsyncram_component|auto_generated|out_address_reg_a[2] (
	.clk(\C|altpll_0|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(\c0|altsyncram_component|auto_generated|out_address_reg_a[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c0|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \c0|altsyncram_component|auto_generated|out_address_reg_a[2] .is_wysiwyg = "true";
defparam \c0|altsyncram_component|auto_generated|out_address_reg_a[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y21_N10
fiftyfivenm_lcell_comb \c0|altsyncram_component|auto_generated|rden_decode|w_anode435w[3]~0 (
// Equation(s):
// \c0|altsyncram_component|auto_generated|rden_decode|w_anode435w[3]~0_combout  = (!\C1|address [15] & (\C1|address [14] & !\C1|address [13]))

	.dataa(\C1|address [15]),
	.datab(gnd),
	.datac(\C1|address [14]),
	.datad(\C1|address [13]),
	.cin(gnd),
	.combout(\c0|altsyncram_component|auto_generated|rden_decode|w_anode435w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \c0|altsyncram_component|auto_generated|rden_decode|w_anode435w[3]~0 .lut_mask = 16'h0050;
defparam \c0|altsyncram_component|auto_generated|rden_decode|w_anode435w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X53_Y9_N0
fiftyfivenm_ram_block \c0|altsyncram_component|auto_generated|ram_block1a21 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\C|altpll_0|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\c0|altsyncram_component|auto_generated|rden_decode|w_anode435w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\C1|address [12],\C1|address [11],\C1|address [10],\C1|address [9],\C1|address [8],\C1|address [7],\C1|address [6],\C1|address [5],\C1|address [4],\C1|address [3],\C1|address [2],\C1|address [1],\C1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\c0|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \c0|altsyncram_component|auto_generated|ram_block1a21 .clk0_core_clock_enable = "ena0";
defparam \c0|altsyncram_component|auto_generated|ram_block1a21 .data_interleave_offset_in_bits = 1;
defparam \c0|altsyncram_component|auto_generated|ram_block1a21 .data_interleave_width_in_bits = 1;
defparam \c0|altsyncram_component|auto_generated|ram_block1a21 .init_file = "../../../Users/Marcin/Documents/MATLAB/logo.mif";
defparam \c0|altsyncram_component|auto_generated|ram_block1a21 .init_file_layout = "port_a";
defparam \c0|altsyncram_component|auto_generated|ram_block1a21 .logical_ram_name = "rom2:c0|altsyncram:altsyncram_component|altsyncram_1qt3:auto_generated|ALTSYNCRAM";
defparam \c0|altsyncram_component|auto_generated|ram_block1a21 .operation_mode = "rom";
defparam \c0|altsyncram_component|auto_generated|ram_block1a21 .port_a_address_clear = "none";
defparam \c0|altsyncram_component|auto_generated|ram_block1a21 .port_a_address_width = 13;
defparam \c0|altsyncram_component|auto_generated|ram_block1a21 .port_a_byte_enable_clock = "none";
defparam \c0|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_out_clear = "none";
defparam \c0|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_out_clock = "clock0";
defparam \c0|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_width = 1;
defparam \c0|altsyncram_component|auto_generated|ram_block1a21 .port_a_first_address = 0;
defparam \c0|altsyncram_component|auto_generated|ram_block1a21 .port_a_first_bit_number = 5;
defparam \c0|altsyncram_component|auto_generated|ram_block1a21 .port_a_last_address = 8191;
defparam \c0|altsyncram_component|auto_generated|ram_block1a21 .port_a_logical_ram_depth = 65536;
defparam \c0|altsyncram_component|auto_generated|ram_block1a21 .port_a_logical_ram_width = 8;
defparam \c0|altsyncram_component|auto_generated|ram_block1a21 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \c0|altsyncram_component|auto_generated|ram_block1a21 .port_a_write_enable_clock = "none";
defparam \c0|altsyncram_component|auto_generated|ram_block1a21 .port_b_address_width = 13;
defparam \c0|altsyncram_component|auto_generated|ram_block1a21 .port_b_data_width = 1;
defparam \c0|altsyncram_component|auto_generated|ram_block1a21 .ram_block_type = "M9K";
defparam \c0|altsyncram_component|auto_generated|ram_block1a21 .mem_init3 = 2048'h36CEC0001FFFFFFFFF800039C09DFFDE4DEBFD764F7FF7827B80003FFFFFFFFF00007DFFF7FFFDFB67796FDFFFFBFFCF00007FFFFFFFFE0000FC7F9FFFAFF6ECEEDFEBFFF8FC7E0000FFFFFFFFFC0001FF01FFFF4F9BEAFECF97FFFF07FC0001FFFFFFFFF80003FFFFFFF8DF8FEE7E3F63FFFFFFF80003FFFFFFFFF00007FFFFFFF6377FBEFF7637FFFFFFF00007FFFFFFFFE0000FFFFFFFF76DF6FFDF6DDFFFFFFFE0000FFFFFFFFFC0001FFFFFE70F57FBFD7F57873FFFFFC0001FFFFFFFFF80003FFFFFBFEB1FF7FDFF1AFF7FFFFF80003FFFFFFFFF00007FFFE03FDF7FFFF7FF7DFE03FFFF00007FFFFFFFFE0000FFFE7FFFB7FBEFEFBFDBFFFDFFFE0000;
defparam \c0|altsyncram_component|auto_generated|ram_block1a21 .mem_init2 = 2048'hFFFFFFFFFC0001FFFBFFFF7EEDDDDDBBF7FFFDFFFC0001FFFFFFFFF80003FFF7FF00EFDB5B5B7EE03FFDFFF80003FFFFFFFFF00007FFEFFFBEDF7FD5FF7DBFFFFBFFF00007FFFFFFFFE0000FFF8FFFBDD9DBC7B7377BFFE3FFE0000FFFFFFFFFC0001FFDFFF81FB72FDFA76FC1FFFDFFC0001FFFFFFFFF80003FEFF80FFBADBFBF86BBFC07FCFF80003FFFFFFFFF00007FBFFFDFF9877FFFB0CFFBFFFEFF00007FFFFFFFFE0000FEFFFF07FEDEFEFF767FC1FFFEFE0000FFFFFFFFFC0001FBFFF3FFEEFDFDFFF3BFFE7FFDFC0001FFFFFFFFF80003F7FF9FFFEEF9F5FFEDFFFF3FFFF80003FFFFFFFFF00007F3F1BFF981F5DDFBC4CFFE8FE7F00007FFFFFFFF;
defparam \c0|altsyncram_component|auto_generated|ram_block1a21 .mem_init1 = 2048'hE0000FEFBF8FF07BDD7D739C1FE3FFEFE0000FFFFFFFFFC0001F7FF8FFBF67F9FAD9B7EFF8FFE7C0001FFFFFFFFF80003DFFEFFF7FF5FBF8F1BFDFFCFFF780003FFFFFFFFF000077FFBFF03FB3F7F3F77E0FFDFFF700007FFFFFFFFE0000FFFE33F7FE67EFFFEEFFDF18FFEE0000FFFFFFFFFC0001BFF79F9FFAEFDDFFFCFFCFCF7FEC0001FFFFFFFFF8000377FEF9BFF9FFBBBFBAFFB3CF7DD80003FFFFFFFFF000071EFBFF1FE3FF76BF73FC7FEFFC700007FFFFFFFFE0000F7FEFF9FFF37D6BF61FFF3FEFFDE0000FFFFFFFFFC0001DFFBFA7F031DF4F6CA17F4FEFFDC0001FFFFFFFFF800037FEF9DFF00CAF3FE703FF67FFFD80003FFFFFFFFF00006FFD;
defparam \c0|altsyncram_component|auto_generated|ram_block1a21 .mem_init0 = 2048'hCF3FD31DBE7E3E65FE71DFFB00007FFFFFFFFE0000BEF43B1F5FBE7EFEFBF1E3B85EFA0000FFFFFFFFFC00017BDEEF78FFBEFDFFF7E8F7BBDEF40001FFFFFFFFF80002EF7BFDDEFF7FFBFFFFEF77FBDEE80003FFFFFFFFF000053FEFF7F5FFDFF7FFBFD7F7FBFE900007FFFFFFFFE0000EFFFFDFABFE5FEFFEFFABF7F7FEE0000FFFFFFF8000001DFF7FBCD7FF1FADFDFFDBEDF5FDC000000FFFFE00000037FEEF73BFFFDAFB47FDB9DDEDFD8000000FFFFC0000007FFB9C0FA7FBE3D61FF6B81CDDFB0000001FFFF8000000BF7077BF33F5EFC3FFB9FDDC1DFA0000003FFFF00000017DDDDD7E9DEFDF9FFDDBF5DDDDF40000007FFFC0000001F77375F2CDEF;
// synopsys translate_on

// Location: LCCOMB_X41_Y21_N14
fiftyfivenm_lcell_comb \c0|altsyncram_component|auto_generated|address_reg_a[0]~feeder (
// Equation(s):
// \c0|altsyncram_component|auto_generated|address_reg_a[0]~feeder_combout  = \C1|address [13]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\C1|address [13]),
	.cin(gnd),
	.combout(\c0|altsyncram_component|auto_generated|address_reg_a[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \c0|altsyncram_component|auto_generated|address_reg_a[0]~feeder .lut_mask = 16'hFF00;
defparam \c0|altsyncram_component|auto_generated|address_reg_a[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y21_N15
dffeas \c0|altsyncram_component|auto_generated|address_reg_a[0] (
	.clk(\C|altpll_0|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(\c0|altsyncram_component|auto_generated|address_reg_a[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c0|altsyncram_component|auto_generated|address_reg_a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \c0|altsyncram_component|auto_generated|address_reg_a[0] .is_wysiwyg = "true";
defparam \c0|altsyncram_component|auto_generated|address_reg_a[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y21_N3
dffeas \c0|altsyncram_component|auto_generated|out_address_reg_a[0] (
	.clk(\C|altpll_0|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\c0|altsyncram_component|auto_generated|address_reg_a [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c0|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \c0|altsyncram_component|auto_generated|out_address_reg_a[0] .is_wysiwyg = "true";
defparam \c0|altsyncram_component|auto_generated|out_address_reg_a[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y21_N28
fiftyfivenm_lcell_comb \c0|altsyncram_component|auto_generated|rden_decode|w_anode446w[3]~0 (
// Equation(s):
// \c0|altsyncram_component|auto_generated|rden_decode|w_anode446w[3]~0_combout  = (!\C1|address [15] & (\C1|address [14] & \C1|address [13]))

	.dataa(\C1|address [15]),
	.datab(gnd),
	.datac(\C1|address [14]),
	.datad(\C1|address [13]),
	.cin(gnd),
	.combout(\c0|altsyncram_component|auto_generated|rden_decode|w_anode446w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \c0|altsyncram_component|auto_generated|rden_decode|w_anode446w[3]~0 .lut_mask = 16'h5000;
defparam \c0|altsyncram_component|auto_generated|rden_decode|w_anode446w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X33_Y12_N0
fiftyfivenm_ram_block \c0|altsyncram_component|auto_generated|ram_block1a29 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\C|altpll_0|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\c0|altsyncram_component|auto_generated|rden_decode|w_anode446w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\C1|address [12],\C1|address [11],\C1|address [10],\C1|address [9],\C1|address [8],\C1|address [7],\C1|address [6],\C1|address [5],\C1|address [4],\C1|address [3],\C1|address [2],\C1|address [1],\C1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\c0|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \c0|altsyncram_component|auto_generated|ram_block1a29 .clk0_core_clock_enable = "ena0";
defparam \c0|altsyncram_component|auto_generated|ram_block1a29 .data_interleave_offset_in_bits = 1;
defparam \c0|altsyncram_component|auto_generated|ram_block1a29 .data_interleave_width_in_bits = 1;
defparam \c0|altsyncram_component|auto_generated|ram_block1a29 .init_file = "../../../Users/Marcin/Documents/MATLAB/logo.mif";
defparam \c0|altsyncram_component|auto_generated|ram_block1a29 .init_file_layout = "port_a";
defparam \c0|altsyncram_component|auto_generated|ram_block1a29 .logical_ram_name = "rom2:c0|altsyncram:altsyncram_component|altsyncram_1qt3:auto_generated|ALTSYNCRAM";
defparam \c0|altsyncram_component|auto_generated|ram_block1a29 .operation_mode = "rom";
defparam \c0|altsyncram_component|auto_generated|ram_block1a29 .port_a_address_clear = "none";
defparam \c0|altsyncram_component|auto_generated|ram_block1a29 .port_a_address_width = 13;
defparam \c0|altsyncram_component|auto_generated|ram_block1a29 .port_a_byte_enable_clock = "none";
defparam \c0|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_out_clear = "none";
defparam \c0|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_out_clock = "clock0";
defparam \c0|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_width = 1;
defparam \c0|altsyncram_component|auto_generated|ram_block1a29 .port_a_first_address = 0;
defparam \c0|altsyncram_component|auto_generated|ram_block1a29 .port_a_first_bit_number = 5;
defparam \c0|altsyncram_component|auto_generated|ram_block1a29 .port_a_last_address = 8191;
defparam \c0|altsyncram_component|auto_generated|ram_block1a29 .port_a_logical_ram_depth = 65536;
defparam \c0|altsyncram_component|auto_generated|ram_block1a29 .port_a_logical_ram_width = 8;
defparam \c0|altsyncram_component|auto_generated|ram_block1a29 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \c0|altsyncram_component|auto_generated|ram_block1a29 .port_a_write_enable_clock = "none";
defparam \c0|altsyncram_component|auto_generated|ram_block1a29 .port_b_address_width = 13;
defparam \c0|altsyncram_component|auto_generated|ram_block1a29 .port_b_data_width = 1;
defparam \c0|altsyncram_component|auto_generated|ram_block1a29 .ram_block_type = "M9K";
defparam \c0|altsyncram_component|auto_generated|ram_block1a29 .mem_init3 = 2048'h003000001FFF6EFF6FFFE0FE1CFA0A0FFFD7FBFBFFC000007000007FFDBEDDBFFFC1FC19F6161FFFD76FB7FFC00001E00001FFF7FFFEFFFF83F833CC0C1FFFF7FFB7FFC00003C0000FFFEDFFEBFFFF07F06F98183FFFB7FF6FFFE0000780001FFFB7FFAFFFFE0FF09F30307FFFB7FF6FFFC0000F80003FFF6FFEDFFFFC1FE13EE0E0FFFFAFFEDFFF80003F00007FFFBFFD7FFFF83FC079E1E1FFFFAFFEDFFF00007E00007FFB7FF5C07FF07F81F3C3C1FF077FFDBFFC0000FC0000FFF7FFE8FF9FE0FF03E78383E7F95FBDFFF80001FC0001FFDBB7A710DDC0FF07DF07073C1EFDBB7FF00007F80003FFB6FF73FE78001E0FBE0E0D9FE7BFB6FFE0000FF00003;
defparam \c0|altsyncram_component|auto_generated|ram_block1a29 .mem_init2 = 2048'hFF7DFD9FFF7FFFFFFFFFFFE6FFFB7F77FF80001FE00007FFBFBAFFFF5FFFFFFFFFFFDFFFFF6FEDFF00003FE0000FFB7CFFFFFF5FFFFFFFFFFF7FFFFAE7DBFE0000FFC0001FF6FFD7C3FFDFFFFFFFFFFDFF3CFFFFB7FC0001FF80001FEFFFAEFEFEFFFFFFFFFFFEFDFE75FFAFF00003FF00000037FFF3077EBFFFFFFFFFEBECE36BFF60000007FF0000006FFD59FB7FFFFFFFFFFFF7F7FB77FEC000001FFE000000DFFAAFFB7D7FFFFFFFFFDF5FFB57FD8000003FFC000001BFF6BFFB7F7FFFFFFBCABD7FFAAFFB0000007FF800000373FB7FFAFBFFFFFFFFFFFAFFFA5E76000000FFF8000006DBF5FFFBF087C0007C31FBFFF4BB6C000003FFF000000DFBCBFF;
defparam \c0|altsyncram_component|auto_generated|ram_block1a29 .mem_init1 = 2048'hF5FE38FFFF8E3FD7FFFD6FD8000007FFE000001FF697FFFE33F6FFFEDF98AFFFEADFB000000FFFC0000036DE10FFFB5DEDFFFDBDD67FF861DB6000001FFFC000006F7BFE7FCF3DD5FFF5779E7FCFFCDEC000007FFF800000DFDF1F3F9E7B79FFCF6F3CFF7C3EFD800000FFFF000001BF7337BF3EE1F7FFDF0EF9FDCECEFB000001FFFE0000037DDFBBBFBEEF90004FBBEFF77EEEF6000003FFFE000006F777FB7F8FFEAFBECFFE3FDBDFEEEC00000FFFFC00000DEDEFFB7FE7F7DF78E7F3FFBFBFEDF000001FFFF800000FB7FDFBFFF3EFFEFBEF9FFEDFF7EF6000003FFFF000001B7FDFF6FFF7DFFDFFDF7FFDFF5FDAC000007FFFF0000035BFFFFDFFFF9F7B;
defparam \c0|altsyncram_component|auto_generated|ram_block1a29 .mem_init0 = 2048'hDFBFFFFAFFFFF5800001FFFFFFF0003B5B7DABFFEF6EE3BE7BFFFDEDB6A60007FFFFFFFFE00066FDF79FFFDEC5AB46F7FFFBE7DE6C000FFFFFFFFFC000CDF3FFBFFC3D61DAB5E1FFB7CFFEB8001FFFFFFFFF8000D9F75F7FFB79F7BCF3DBFF77FD7960003FFFFFFFFF0001D475C6BFF773FF7FE777FFD9E789C0007FFFFFFFFE0001AFF7FF7FEF6FFE7FEDEFFEBFCFF30000FFFFFFFFFC0001BFDBF6FFDF5EDB5FD7DFFDFF6FEE0001FFFFFFFFF800039F7FFBFEB77C2F279DAFFB7DFFB80003FFFFFFFFF000039EFFB7FB7EFF3F3FBF6FFB7BFEE00007FFFFFFFFE0000B9DFEDFF7EDFFFEFF6DDFFF7FFBA0000FFFFFFFFFC0001BDDB37FEF9FEDFFBFCFBFF7;
// synopsys translate_on

// Location: LCCOMB_X42_Y21_N22
fiftyfivenm_lcell_comb \c0|altsyncram_component|auto_generated|address_reg_a[1]~feeder (
// Equation(s):
// \c0|altsyncram_component|auto_generated|address_reg_a[1]~feeder_combout  = \C1|address [14]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\C1|address [14]),
	.cin(gnd),
	.combout(\c0|altsyncram_component|auto_generated|address_reg_a[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \c0|altsyncram_component|auto_generated|address_reg_a[1]~feeder .lut_mask = 16'hFF00;
defparam \c0|altsyncram_component|auto_generated|address_reg_a[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y21_N23
dffeas \c0|altsyncram_component|auto_generated|address_reg_a[1] (
	.clk(\C|altpll_0|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(\c0|altsyncram_component|auto_generated|address_reg_a[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c0|altsyncram_component|auto_generated|address_reg_a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \c0|altsyncram_component|auto_generated|address_reg_a[1] .is_wysiwyg = "true";
defparam \c0|altsyncram_component|auto_generated|address_reg_a[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y21_N25
dffeas \c0|altsyncram_component|auto_generated|out_address_reg_a[1] (
	.clk(\C|altpll_0|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\c0|altsyncram_component|auto_generated|address_reg_a [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\c0|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \c0|altsyncram_component|auto_generated|out_address_reg_a[1] .is_wysiwyg = "true";
defparam \c0|altsyncram_component|auto_generated|out_address_reg_a[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y19_N8
fiftyfivenm_lcell_comb \C1|R~1 (
// Equation(s):
// \C1|R~1_combout  = (\c0|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\c0|altsyncram_component|auto_generated|ram_block1a29~portadataout ) # (!\c0|altsyncram_component|auto_generated|out_address_reg_a [1])))) # 
// (!\c0|altsyncram_component|auto_generated|out_address_reg_a [0] & (\c0|altsyncram_component|auto_generated|ram_block1a21~portadataout  & ((\c0|altsyncram_component|auto_generated|out_address_reg_a [1]))))

	.dataa(\c0|altsyncram_component|auto_generated|ram_block1a21~portadataout ),
	.datab(\c0|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(\c0|altsyncram_component|auto_generated|ram_block1a29~portadataout ),
	.datad(\c0|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.cin(gnd),
	.combout(\C1|R~1_combout ),
	.cout());
// synopsys translate_off
defparam \C1|R~1 .lut_mask = 16'hE2CC;
defparam \C1|R~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y19_N18
fiftyfivenm_lcell_comb \C1|R~2 (
// Equation(s):
// \C1|R~2_combout  = (\c0|altsyncram_component|auto_generated|out_address_reg_a [2]) # ((\C1|R~1_combout  & ((\c0|altsyncram_component|auto_generated|ram_block1a13~portadataout ) # (\c0|altsyncram_component|auto_generated|out_address_reg_a [1]))) # 
// (!\C1|R~1_combout  & ((!\c0|altsyncram_component|auto_generated|out_address_reg_a [1]))))

	.dataa(\c0|altsyncram_component|auto_generated|ram_block1a13~portadataout ),
	.datab(\c0|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datac(\C1|R~1_combout ),
	.datad(\c0|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.cin(gnd),
	.combout(\C1|R~2_combout ),
	.cout());
// synopsys translate_off
defparam \C1|R~2 .lut_mask = 16'hFCEF;
defparam \C1|R~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y20_N4
fiftyfivenm_lcell_comb \C1|R[0]~3 (
// Equation(s):
// \C1|R[0]~3_combout  = (\C1|HPOS [7]) # ((\C1|HPOS [8]) # ((\C1|VPOS [8]) # (\C1|VPOS [7])))

	.dataa(\C1|HPOS [7]),
	.datab(\C1|HPOS [8]),
	.datac(\C1|VPOS [8]),
	.datad(\C1|VPOS [7]),
	.cin(gnd),
	.combout(\C1|R[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \C1|R[0]~3 .lut_mask = 16'hFFFE;
defparam \C1|R[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X51_Y54_N29
fiftyfivenm_io_ibuf \SW[0]~input (
	.i(SW[0]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SW[0]~input_o ));
// synopsys translate_off
defparam \SW[0]~input .bus_hold = "false";
defparam \SW[0]~input .listen_to_nsleep_signal = "false";
defparam \SW[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X42_Y20_N6
fiftyfivenm_lcell_comb \C1|R[0]~4 (
// Equation(s):
// \C1|R[0]~4_combout  = (!\SW[0]~input_o  & ((\C1|HPOS [9]) # ((\C1|VPOS [9]) # (\C1|R[0]~3_combout ))))

	.dataa(\C1|HPOS [9]),
	.datab(\C1|VPOS [9]),
	.datac(\C1|R[0]~3_combout ),
	.datad(\SW[0]~input_o ),
	.cin(gnd),
	.combout(\C1|R[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \C1|R[0]~4 .lut_mask = 16'h00FE;
defparam \C1|R[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y21_N26
fiftyfivenm_lcell_comb \c0|altsyncram_component|auto_generated|rden_decode|w_anode406w[3] (
// Equation(s):
// \c0|altsyncram_component|auto_generated|rden_decode|w_anode406w [3] = (!\C1|address [15] & (!\C1|address [14] & !\C1|address [13]))

	.dataa(\C1|address [15]),
	.datab(gnd),
	.datac(\C1|address [14]),
	.datad(\C1|address [13]),
	.cin(gnd),
	.combout(\c0|altsyncram_component|auto_generated|rden_decode|w_anode406w [3]),
	.cout());
// synopsys translate_off
defparam \c0|altsyncram_component|auto_generated|rden_decode|w_anode406w[3] .lut_mask = 16'h0005;
defparam \c0|altsyncram_component|auto_generated|rden_decode|w_anode406w[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X53_Y25_N0
fiftyfivenm_ram_block \c0|altsyncram_component|auto_generated|ram_block1a5 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\C|altpll_0|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\c0|altsyncram_component|auto_generated|rden_decode|w_anode406w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\C1|address [12],\C1|address [11],\C1|address [10],\C1|address [9],\C1|address [8],\C1|address [7],\C1|address [6],\C1|address [5],\C1|address [4],\C1|address [3],\C1|address [2],\C1|address [1],\C1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\c0|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \c0|altsyncram_component|auto_generated|ram_block1a5 .clk0_core_clock_enable = "ena0";
defparam \c0|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \c0|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \c0|altsyncram_component|auto_generated|ram_block1a5 .init_file = "../../../Users/Marcin/Documents/MATLAB/logo.mif";
defparam \c0|altsyncram_component|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \c0|altsyncram_component|auto_generated|ram_block1a5 .logical_ram_name = "rom2:c0|altsyncram:altsyncram_component|altsyncram_1qt3:auto_generated|ALTSYNCRAM";
defparam \c0|altsyncram_component|auto_generated|ram_block1a5 .operation_mode = "rom";
defparam \c0|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \c0|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \c0|altsyncram_component|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \c0|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \c0|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clock = "clock0";
defparam \c0|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \c0|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \c0|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \c0|altsyncram_component|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \c0|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 65536;
defparam \c0|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_width = 8;
defparam \c0|altsyncram_component|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \c0|altsyncram_component|auto_generated|ram_block1a5 .port_a_write_enable_clock = "none";
defparam \c0|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \c0|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \c0|altsyncram_component|auto_generated|ram_block1a5 .ram_block_type = "M9K";
defparam \c0|altsyncram_component|auto_generated|ram_block1a5 .mem_init3 = 2048'h07BF01FFFFDFDCFFFFC07CF00000007FFFFFFFFF0000000F7E01FFFFFD7FFFFF00F9C0000001FFFFFFFFFF8000000E7C00FFFFEFBFFFF801F38000000FFFFFFFFFFF80000008F800FFFFDFFFFFE003E20000003FFFFFFFFFFFC0006001F0007FFFBEFFFF0007C0030001FFFFFFFFFFFFC001E003E0007FFFFBFFFC000F800F0007FFFFFFFFFFFFE00FF007C0003FFFBFFFE0001E007F803FFFFFFFFFFFFFE03FF00780003FFFFFFF80003C01FF80FFFFFFFFFFFFFFE0FFF80F00003FFFFFFE0000780FFF83FFFFFFFFFFFFFFF3FFF80C00003FFFFFF80000E03FFFDFFFFFFFFFFFFFFFFFFFF80800007FFFFFF0000080FFFFFFFFFFFFFFFFFFFFFFFFFC000000;
defparam \c0|altsyncram_component|auto_generated|ram_block1a5 .mem_init2 = 2048'hFFFFFFE0000007FFFFFFFFFFFFFFFFFFFFFFFFFC000003FFFFFFE000001FFFFFFFFFFFFFFFFFFFFFFFFFFE000007FFFFFFC00000FFFFFFFFFFFFFFFFFFFFFFFFFFFE00000FFFFFFF800003FFFFFFFFFFFFFFFFFFFFFFFFFFFE00000FFFFFFE00000FFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000FFFFFF800007FFFFFFFFFFFFFFFFFFFFFFFFFFFFC000007FFFFC000007FFFFFFFFFFFFFFFFFFFFFFFFFFFF8000007FFFF000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000003FFF8000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000001FFC0000001FFFFFFFFFFFFFFFFFFFFFFFFFFFF80000001FF00000003FFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000F80000;
defparam \c0|altsyncram_component|auto_generated|ram_block1a5 .mem_init1 = 2048'h0007FFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000E00000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000007FFFFFFFFF;
defparam \c0|altsyncram_component|auto_generated|ram_block1a5 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X41_Y21_N22
fiftyfivenm_lcell_comb \c0|altsyncram_component|auto_generated|rden_decode|w_anode490w[3]~0 (
// Equation(s):
// \c0|altsyncram_component|auto_generated|rden_decode|w_anode490w[3]~0_combout  = (\C1|address [15] & (\C1|address [14] & \C1|address [13]))

	.dataa(\C1|address [15]),
	.datab(gnd),
	.datac(\C1|address [14]),
	.datad(\C1|address [13]),
	.cin(gnd),
	.combout(\c0|altsyncram_component|auto_generated|rden_decode|w_anode490w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \c0|altsyncram_component|auto_generated|rden_decode|w_anode490w[3]~0 .lut_mask = 16'hA000;
defparam \c0|altsyncram_component|auto_generated|rden_decode|w_anode490w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X5_Y22_N0
fiftyfivenm_ram_block \c0|altsyncram_component|auto_generated|ram_block1a61 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\C|altpll_0|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\c0|altsyncram_component|auto_generated|rden_decode|w_anode490w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\C1|address [12],\C1|address [11],\C1|address [10],\C1|address [9],\C1|address [8],\C1|address [7],\C1|address [6],\C1|address [5],\C1|address [4],\C1|address [3],\C1|address [2],\C1|address [1],\C1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\c0|altsyncram_component|auto_generated|ram_block1a61_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \c0|altsyncram_component|auto_generated|ram_block1a61 .clk0_core_clock_enable = "ena0";
defparam \c0|altsyncram_component|auto_generated|ram_block1a61 .data_interleave_offset_in_bits = 1;
defparam \c0|altsyncram_component|auto_generated|ram_block1a61 .data_interleave_width_in_bits = 1;
defparam \c0|altsyncram_component|auto_generated|ram_block1a61 .init_file = "../../../Users/Marcin/Documents/MATLAB/logo.mif";
defparam \c0|altsyncram_component|auto_generated|ram_block1a61 .init_file_layout = "port_a";
defparam \c0|altsyncram_component|auto_generated|ram_block1a61 .logical_ram_name = "rom2:c0|altsyncram:altsyncram_component|altsyncram_1qt3:auto_generated|ALTSYNCRAM";
defparam \c0|altsyncram_component|auto_generated|ram_block1a61 .operation_mode = "rom";
defparam \c0|altsyncram_component|auto_generated|ram_block1a61 .port_a_address_clear = "none";
defparam \c0|altsyncram_component|auto_generated|ram_block1a61 .port_a_address_width = 13;
defparam \c0|altsyncram_component|auto_generated|ram_block1a61 .port_a_byte_enable_clock = "none";
defparam \c0|altsyncram_component|auto_generated|ram_block1a61 .port_a_data_out_clear = "none";
defparam \c0|altsyncram_component|auto_generated|ram_block1a61 .port_a_data_out_clock = "clock0";
defparam \c0|altsyncram_component|auto_generated|ram_block1a61 .port_a_data_width = 1;
defparam \c0|altsyncram_component|auto_generated|ram_block1a61 .port_a_first_address = 0;
defparam \c0|altsyncram_component|auto_generated|ram_block1a61 .port_a_first_bit_number = 5;
defparam \c0|altsyncram_component|auto_generated|ram_block1a61 .port_a_last_address = 8191;
defparam \c0|altsyncram_component|auto_generated|ram_block1a61 .port_a_logical_ram_depth = 65536;
defparam \c0|altsyncram_component|auto_generated|ram_block1a61 .port_a_logical_ram_width = 8;
defparam \c0|altsyncram_component|auto_generated|ram_block1a61 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \c0|altsyncram_component|auto_generated|ram_block1a61 .port_a_write_enable_clock = "none";
defparam \c0|altsyncram_component|auto_generated|ram_block1a61 .port_b_address_width = 13;
defparam \c0|altsyncram_component|auto_generated|ram_block1a61 .port_b_data_width = 1;
defparam \c0|altsyncram_component|auto_generated|ram_block1a61 .ram_block_type = "M9K";
defparam \c0|altsyncram_component|auto_generated|ram_block1a61 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \c0|altsyncram_component|auto_generated|ram_block1a61 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \c0|altsyncram_component|auto_generated|ram_block1a61 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \c0|altsyncram_component|auto_generated|ram_block1a61 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X44_Y21_N0
fiftyfivenm_lcell_comb \c0|altsyncram_component|auto_generated|rden_decode|w_anode468w[3]~0 (
// Equation(s):
// \c0|altsyncram_component|auto_generated|rden_decode|w_anode468w[3]~0_combout  = (!\C1|address [14] & (\C1|address [15] & \C1|address [13]))

	.dataa(\C1|address [14]),
	.datab(\C1|address [15]),
	.datac(gnd),
	.datad(\C1|address [13]),
	.cin(gnd),
	.combout(\c0|altsyncram_component|auto_generated|rden_decode|w_anode468w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \c0|altsyncram_component|auto_generated|rden_decode|w_anode468w[3]~0 .lut_mask = 16'h4400;
defparam \c0|altsyncram_component|auto_generated|rden_decode|w_anode468w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X53_Y26_N0
fiftyfivenm_ram_block \c0|altsyncram_component|auto_generated|ram_block1a45 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\C|altpll_0|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\c0|altsyncram_component|auto_generated|rden_decode|w_anode468w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\C1|address [12],\C1|address [11],\C1|address [10],\C1|address [9],\C1|address [8],\C1|address [7],\C1|address [6],\C1|address [5],\C1|address [4],\C1|address [3],\C1|address [2],\C1|address [1],\C1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\c0|altsyncram_component|auto_generated|ram_block1a45_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \c0|altsyncram_component|auto_generated|ram_block1a45 .clk0_core_clock_enable = "ena0";
defparam \c0|altsyncram_component|auto_generated|ram_block1a45 .data_interleave_offset_in_bits = 1;
defparam \c0|altsyncram_component|auto_generated|ram_block1a45 .data_interleave_width_in_bits = 1;
defparam \c0|altsyncram_component|auto_generated|ram_block1a45 .init_file = "../../../Users/Marcin/Documents/MATLAB/logo.mif";
defparam \c0|altsyncram_component|auto_generated|ram_block1a45 .init_file_layout = "port_a";
defparam \c0|altsyncram_component|auto_generated|ram_block1a45 .logical_ram_name = "rom2:c0|altsyncram:altsyncram_component|altsyncram_1qt3:auto_generated|ALTSYNCRAM";
defparam \c0|altsyncram_component|auto_generated|ram_block1a45 .operation_mode = "rom";
defparam \c0|altsyncram_component|auto_generated|ram_block1a45 .port_a_address_clear = "none";
defparam \c0|altsyncram_component|auto_generated|ram_block1a45 .port_a_address_width = 13;
defparam \c0|altsyncram_component|auto_generated|ram_block1a45 .port_a_byte_enable_clock = "none";
defparam \c0|altsyncram_component|auto_generated|ram_block1a45 .port_a_data_out_clear = "none";
defparam \c0|altsyncram_component|auto_generated|ram_block1a45 .port_a_data_out_clock = "clock0";
defparam \c0|altsyncram_component|auto_generated|ram_block1a45 .port_a_data_width = 1;
defparam \c0|altsyncram_component|auto_generated|ram_block1a45 .port_a_first_address = 0;
defparam \c0|altsyncram_component|auto_generated|ram_block1a45 .port_a_first_bit_number = 5;
defparam \c0|altsyncram_component|auto_generated|ram_block1a45 .port_a_last_address = 8191;
defparam \c0|altsyncram_component|auto_generated|ram_block1a45 .port_a_logical_ram_depth = 65536;
defparam \c0|altsyncram_component|auto_generated|ram_block1a45 .port_a_logical_ram_width = 8;
defparam \c0|altsyncram_component|auto_generated|ram_block1a45 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \c0|altsyncram_component|auto_generated|ram_block1a45 .port_a_write_enable_clock = "none";
defparam \c0|altsyncram_component|auto_generated|ram_block1a45 .port_b_address_width = 13;
defparam \c0|altsyncram_component|auto_generated|ram_block1a45 .port_b_data_width = 1;
defparam \c0|altsyncram_component|auto_generated|ram_block1a45 .ram_block_type = "M9K";
defparam \c0|altsyncram_component|auto_generated|ram_block1a45 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \c0|altsyncram_component|auto_generated|ram_block1a45 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \c0|altsyncram_component|auto_generated|ram_block1a45 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8003FFFFFFFFFFFFFFFFFFFF;
defparam \c0|altsyncram_component|auto_generated|ram_block1a45 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFC0001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000FFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X45_Y22_N20
fiftyfivenm_lcell_comb \C1|R~5 (
// Equation(s):
// \C1|R~5_combout  = (\c0|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\c0|altsyncram_component|auto_generated|out_address_reg_a [1] & (\c0|altsyncram_component|auto_generated|ram_block1a61~portadataout )) # 
// (!\c0|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\c0|altsyncram_component|auto_generated|ram_block1a45~portadataout ))))) # (!\c0|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (((\c0|altsyncram_component|auto_generated|out_address_reg_a [1]))))

	.dataa(\c0|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(\c0|altsyncram_component|auto_generated|ram_block1a61~portadataout ),
	.datac(\c0|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datad(\c0|altsyncram_component|auto_generated|ram_block1a45~portadataout ),
	.cin(gnd),
	.combout(\C1|R~5_combout ),
	.cout());
// synopsys translate_off
defparam \C1|R~5 .lut_mask = 16'hDAD0;
defparam \C1|R~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y21_N24
fiftyfivenm_lcell_comb \c0|altsyncram_component|auto_generated|rden_decode|w_anode479w[3]~0 (
// Equation(s):
// \c0|altsyncram_component|auto_generated|rden_decode|w_anode479w[3]~0_combout  = (\C1|address [15] & (\C1|address [14] & !\C1|address [13]))

	.dataa(\C1|address [15]),
	.datab(gnd),
	.datac(\C1|address [14]),
	.datad(\C1|address [13]),
	.cin(gnd),
	.combout(\c0|altsyncram_component|auto_generated|rden_decode|w_anode479w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \c0|altsyncram_component|auto_generated|rden_decode|w_anode479w[3]~0 .lut_mask = 16'h00A0;
defparam \c0|altsyncram_component|auto_generated|rden_decode|w_anode479w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X53_Y17_N0
fiftyfivenm_ram_block \c0|altsyncram_component|auto_generated|ram_block1a53 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\C|altpll_0|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\c0|altsyncram_component|auto_generated|rden_decode|w_anode479w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\C1|address [12],\C1|address [11],\C1|address [10],\C1|address [9],\C1|address [8],\C1|address [7],\C1|address [6],\C1|address [5],\C1|address [4],\C1|address [3],\C1|address [2],\C1|address [1],\C1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\c0|altsyncram_component|auto_generated|ram_block1a53_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \c0|altsyncram_component|auto_generated|ram_block1a53 .clk0_core_clock_enable = "ena0";
defparam \c0|altsyncram_component|auto_generated|ram_block1a53 .data_interleave_offset_in_bits = 1;
defparam \c0|altsyncram_component|auto_generated|ram_block1a53 .data_interleave_width_in_bits = 1;
defparam \c0|altsyncram_component|auto_generated|ram_block1a53 .init_file = "../../../Users/Marcin/Documents/MATLAB/logo.mif";
defparam \c0|altsyncram_component|auto_generated|ram_block1a53 .init_file_layout = "port_a";
defparam \c0|altsyncram_component|auto_generated|ram_block1a53 .logical_ram_name = "rom2:c0|altsyncram:altsyncram_component|altsyncram_1qt3:auto_generated|ALTSYNCRAM";
defparam \c0|altsyncram_component|auto_generated|ram_block1a53 .operation_mode = "rom";
defparam \c0|altsyncram_component|auto_generated|ram_block1a53 .port_a_address_clear = "none";
defparam \c0|altsyncram_component|auto_generated|ram_block1a53 .port_a_address_width = 13;
defparam \c0|altsyncram_component|auto_generated|ram_block1a53 .port_a_byte_enable_clock = "none";
defparam \c0|altsyncram_component|auto_generated|ram_block1a53 .port_a_data_out_clear = "none";
defparam \c0|altsyncram_component|auto_generated|ram_block1a53 .port_a_data_out_clock = "clock0";
defparam \c0|altsyncram_component|auto_generated|ram_block1a53 .port_a_data_width = 1;
defparam \c0|altsyncram_component|auto_generated|ram_block1a53 .port_a_first_address = 0;
defparam \c0|altsyncram_component|auto_generated|ram_block1a53 .port_a_first_bit_number = 5;
defparam \c0|altsyncram_component|auto_generated|ram_block1a53 .port_a_last_address = 8191;
defparam \c0|altsyncram_component|auto_generated|ram_block1a53 .port_a_logical_ram_depth = 65536;
defparam \c0|altsyncram_component|auto_generated|ram_block1a53 .port_a_logical_ram_width = 8;
defparam \c0|altsyncram_component|auto_generated|ram_block1a53 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \c0|altsyncram_component|auto_generated|ram_block1a53 .port_a_write_enable_clock = "none";
defparam \c0|altsyncram_component|auto_generated|ram_block1a53 .port_b_address_width = 13;
defparam \c0|altsyncram_component|auto_generated|ram_block1a53 .port_b_data_width = 1;
defparam \c0|altsyncram_component|auto_generated|ram_block1a53 .ram_block_type = "M9K";
defparam \c0|altsyncram_component|auto_generated|ram_block1a53 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \c0|altsyncram_component|auto_generated|ram_block1a53 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \c0|altsyncram_component|auto_generated|ram_block1a53 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \c0|altsyncram_component|auto_generated|ram_block1a53 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X45_Y22_N8
fiftyfivenm_lcell_comb \C1|R~7 (
// Equation(s):
// \C1|R~7_combout  = (\c0|altsyncram_component|auto_generated|out_address_reg_a [2] & (((\C1|R~5_combout  & \c0|altsyncram_component|auto_generated|ram_block1a53~portadataout )))) # (!\c0|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// (\c0|altsyncram_component|auto_generated|ram_block1a5~portadataout ))

	.dataa(\c0|altsyncram_component|auto_generated|ram_block1a5~portadataout ),
	.datab(\C1|R~5_combout ),
	.datac(\c0|altsyncram_component|auto_generated|ram_block1a53~portadataout ),
	.datad(\c0|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.cin(gnd),
	.combout(\C1|R~7_combout ),
	.cout());
// synopsys translate_off
defparam \C1|R~7 .lut_mask = 16'hC0AA;
defparam \C1|R~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y21_N16
fiftyfivenm_lcell_comb \c0|altsyncram_component|auto_generated|rden_decode|w_anode457w[3]~0 (
// Equation(s):
// \c0|altsyncram_component|auto_generated|rden_decode|w_anode457w[3]~0_combout  = (\C1|address [15] & (!\C1|address [14] & !\C1|address [13]))

	.dataa(\C1|address [15]),
	.datab(gnd),
	.datac(\C1|address [14]),
	.datad(\C1|address [13]),
	.cin(gnd),
	.combout(\c0|altsyncram_component|auto_generated|rden_decode|w_anode457w[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \c0|altsyncram_component|auto_generated|rden_decode|w_anode457w[3]~0 .lut_mask = 16'h000A;
defparam \c0|altsyncram_component|auto_generated|rden_decode|w_anode457w[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X53_Y32_N0
fiftyfivenm_ram_block \c0|altsyncram_component|auto_generated|ram_block1a37 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\C|altpll_0|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\c0|altsyncram_component|auto_generated|rden_decode|w_anode457w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\C1|address [12],\C1|address [11],\C1|address [10],\C1|address [9],\C1|address [8],\C1|address [7],\C1|address [6],\C1|address [5],\C1|address [4],\C1|address [3],\C1|address [2],\C1|address [1],\C1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\c0|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \c0|altsyncram_component|auto_generated|ram_block1a37 .clk0_core_clock_enable = "ena0";
defparam \c0|altsyncram_component|auto_generated|ram_block1a37 .data_interleave_offset_in_bits = 1;
defparam \c0|altsyncram_component|auto_generated|ram_block1a37 .data_interleave_width_in_bits = 1;
defparam \c0|altsyncram_component|auto_generated|ram_block1a37 .init_file = "../../../Users/Marcin/Documents/MATLAB/logo.mif";
defparam \c0|altsyncram_component|auto_generated|ram_block1a37 .init_file_layout = "port_a";
defparam \c0|altsyncram_component|auto_generated|ram_block1a37 .logical_ram_name = "rom2:c0|altsyncram:altsyncram_component|altsyncram_1qt3:auto_generated|ALTSYNCRAM";
defparam \c0|altsyncram_component|auto_generated|ram_block1a37 .operation_mode = "rom";
defparam \c0|altsyncram_component|auto_generated|ram_block1a37 .port_a_address_clear = "none";
defparam \c0|altsyncram_component|auto_generated|ram_block1a37 .port_a_address_width = 13;
defparam \c0|altsyncram_component|auto_generated|ram_block1a37 .port_a_byte_enable_clock = "none";
defparam \c0|altsyncram_component|auto_generated|ram_block1a37 .port_a_data_out_clear = "none";
defparam \c0|altsyncram_component|auto_generated|ram_block1a37 .port_a_data_out_clock = "clock0";
defparam \c0|altsyncram_component|auto_generated|ram_block1a37 .port_a_data_width = 1;
defparam \c0|altsyncram_component|auto_generated|ram_block1a37 .port_a_first_address = 0;
defparam \c0|altsyncram_component|auto_generated|ram_block1a37 .port_a_first_bit_number = 5;
defparam \c0|altsyncram_component|auto_generated|ram_block1a37 .port_a_last_address = 8191;
defparam \c0|altsyncram_component|auto_generated|ram_block1a37 .port_a_logical_ram_depth = 65536;
defparam \c0|altsyncram_component|auto_generated|ram_block1a37 .port_a_logical_ram_width = 8;
defparam \c0|altsyncram_component|auto_generated|ram_block1a37 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \c0|altsyncram_component|auto_generated|ram_block1a37 .port_a_write_enable_clock = "none";
defparam \c0|altsyncram_component|auto_generated|ram_block1a37 .port_b_address_width = 13;
defparam \c0|altsyncram_component|auto_generated|ram_block1a37 .port_b_data_width = 1;
defparam \c0|altsyncram_component|auto_generated|ram_block1a37 .ram_block_type = "M9K";
defparam \c0|altsyncram_component|auto_generated|ram_block1a37 .mem_init3 = 2048'hFFFFFFFFC0000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000700000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000001F00000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000FF80000001FFFFFFFFFFFFFFFFFFFFFFFFFFFF80000003FF80000003FFFFFFFFFFFFFFFFFFFFFFFFFFFF8000001FFFC000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000FFFFE000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFE00;
defparam \c0|altsyncram_component|auto_generated|ram_block1a37 .mem_init2 = 2048'h0003FFFFE000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFE00001FFFFFF00000FFFFFFFFFFFFFFFFFFFFFFFFFFFFF000007FFFFFF000007FFFFFFFFFFFFFFFFFFFFFFFFFFFC00001FFFFFFF000007FFFFFFFFFFFFFFFFFFFFFFFFFFF000003FFFFFFE000007FFFFFFFFFFFFFFFFFFFFFFFFFF8000007C00003C000003FFFFFFFFFFFFFFFFFFFFFFFFFE0000000FFFFFC0000003FFFFFFFFFFFFFFFFFFFFFFFFF0000007FFD1FFFE000001FFFFFFFFFFFFFFFFFFFF9FFFC000007F87FFF07F800001FFFEFFFFFFFFFFFFFFFC1FFF00000FE3FFFFFFC7E00001FFF07FFFFFFFFFFFFFF01FF80000FEFFFF8FFFF9F80000FFC07FFFFFFFFFFFFFC01FE00007CFF7FEEFF;
defparam \c0|altsyncram_component|auto_generated|ram_block1a37 .mem_init1 = 2048'hDFE7C0000FF007FFFFFFFFFFFFE000F00003EFFFFFFFFFFFFBE000078003FFFFFFFFFFFF8000C0001F7FF77FBBFFDFFCF000060003FFFFFFFFFFFC000000007BFFEFFFAFFBBFFEF000000001FFFFFFFFFFF000000003DFFFEFFFFFFFFFFF7800000001FFFFFFFFFF800000000EFD7FFFFFFFFFFF5FBC00000000FFFFFFFFFE000000007BF77FFFFFFFFFFDDF9C00000000FFFFFFFFF000000001DFEFFFF87FF8FFFBFFDE000000007FFFFFFFC0000000077FDDFF3FC03FCFF77FCE000000007FFFFFFE000000001DFFC7F3C7FFF8F3F1FFEE000000003FFFFFF800000000FFFFFF79FFFFFF9CFFFFEE000000003FFFFFE000000003BFFFFB9FFFFFFFE77FFFEE;
defparam \c0|altsyncram_component|auto_generated|ram_block1a37 .mem_init0 = 2048'h000000001FFFFF000000000EF5FFDDFFFFFFFFFBBFF5EE000000001FFFFC000000003BDDFECFFFFFFFFFFDDFDDF6000000001FFFE000000000EFBFF770783F9F1F1EDFFFFE000000000FFF8000000003BF77DBE0F87F3E3E3F6F77EE000000000FFC0000000006FF1EDFC1F07E78383F6F1FEE0000000007F0000000001BFFFB7F83E0FDF0707FB7FFEE000000000780000000807FFFEDFF07C00060E0FFB7FFEC02000000020000000781DFFFEFFE0FC000C1C1FFB7FFEC0F000000020000001F8777FDBFFC1F83CF0381FFF7F9FC3F0000000C000000FF8DDBF6FFF83F079E0203FFD7EFDCFF80000018000003FFB77FDBFFF07E0F7C0407FFD7FDDBFF8000;
// synopsys translate_on

// Location: LCCOMB_X45_Y22_N6
fiftyfivenm_lcell_comb \C1|R~6 (
// Equation(s):
// \C1|R~6_combout  = (\c0|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\C1|R~5_combout )) # (!\c0|altsyncram_component|auto_generated|out_address_reg_a [2]))) # (!\c0|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\c0|altsyncram_component|auto_generated|out_address_reg_a [2] & (\c0|altsyncram_component|auto_generated|ram_block1a37~portadataout  & !\C1|R~5_combout )) # (!\c0|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\C1|R~5_combout )))))

	.dataa(\c0|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(\c0|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datac(\c0|altsyncram_component|auto_generated|ram_block1a37~portadataout ),
	.datad(\C1|R~5_combout ),
	.cin(gnd),
	.combout(\C1|R~6_combout ),
	.cout());
// synopsys translate_off
defparam \C1|R~6 .lut_mask = 16'hBB62;
defparam \C1|R~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y22_N30
fiftyfivenm_lcell_comb \C1|R~8 (
// Equation(s):
// \C1|R~8_combout  = (!\C1|R[0]~4_combout  & ((\C1|R~7_combout ) # (\C1|R~6_combout )))

	.dataa(gnd),
	.datab(\C1|R[0]~4_combout ),
	.datac(\C1|R~7_combout ),
	.datad(\C1|R~6_combout ),
	.cin(gnd),
	.combout(\C1|R~8_combout ),
	.cout());
// synopsys translate_off
defparam \C1|R~8 .lut_mask = 16'h3330;
defparam \C1|R~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y20_N2
fiftyfivenm_lcell_comb \C1|process_0~8 (
// Equation(s):
// \C1|process_0~8_combout  = (\C1|VPOS [3]) # ((\C1|VPOS [2]) # ((\C1|VPOS [0]) # (\C1|VPOS [1])))

	.dataa(\C1|VPOS [3]),
	.datab(\C1|VPOS [2]),
	.datac(\C1|VPOS [0]),
	.datad(\C1|VPOS [1]),
	.cin(gnd),
	.combout(\C1|process_0~8_combout ),
	.cout());
// synopsys translate_off
defparam \C1|process_0~8 .lut_mask = 16'hFFFE;
defparam \C1|process_0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y20_N0
fiftyfivenm_lcell_comb \C1|process_0~9 (
// Equation(s):
// \C1|process_0~9_combout  = (\C1|VPOS [9]) # ((\C2|LessThan1~0_combout  & ((\C1|VPOS [4]) # (\C1|process_0~8_combout ))))

	.dataa(\C2|LessThan1~0_combout ),
	.datab(\C1|VPOS [9]),
	.datac(\C1|VPOS [4]),
	.datad(\C1|process_0~8_combout ),
	.cin(gnd),
	.combout(\C1|process_0~9_combout ),
	.cout());
// synopsys translate_off
defparam \C1|process_0~9 .lut_mask = 16'hEEEC;
defparam \C1|process_0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y18_N0
fiftyfivenm_lcell_comb \C2|process_0~0 (
// Equation(s):
// \C2|process_0~0_combout  = (!\C1|HPOS [0] & (!\C1|HPOS [3] & (!\C1|HPOS [1] & !\C1|HPOS [2])))

	.dataa(\C1|HPOS [0]),
	.datab(\C1|HPOS [3]),
	.datac(\C1|HPOS [1]),
	.datad(\C1|HPOS [2]),
	.cin(gnd),
	.combout(\C2|process_0~0_combout ),
	.cout());
// synopsys translate_off
defparam \C2|process_0~0 .lut_mask = 16'h0001;
defparam \C2|process_0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y20_N26
fiftyfivenm_lcell_comb \C1|process_0~10 (
// Equation(s):
// \C1|process_0~10_combout  = (\C1|HPOS [4]) # (((\C1|HPOS [5]) # (\C1|HPOS [6])) # (!\C2|process_0~0_combout ))

	.dataa(\C1|HPOS [4]),
	.datab(\C2|process_0~0_combout ),
	.datac(\C1|HPOS [5]),
	.datad(\C1|HPOS [6]),
	.cin(gnd),
	.combout(\C1|process_0~10_combout ),
	.cout());
// synopsys translate_off
defparam \C1|process_0~10 .lut_mask = 16'hFFFB;
defparam \C1|process_0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y20_N28
fiftyfivenm_lcell_comb \C1|process_0~11 (
// Equation(s):
// \C1|process_0~11_combout  = (\C1|HPOS [8] & (\C1|process_0~4_combout  & ((!\C1|HPOS [7])))) # (!\C1|HPOS [8] & (((\C1|process_0~10_combout  & \C1|HPOS [7]))))

	.dataa(\C1|HPOS [8]),
	.datab(\C1|process_0~4_combout ),
	.datac(\C1|process_0~10_combout ),
	.datad(\C1|HPOS [7]),
	.cin(gnd),
	.combout(\C1|process_0~11_combout ),
	.cout());
// synopsys translate_off
defparam \C1|process_0~11 .lut_mask = 16'h5088;
defparam \C1|process_0~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y20_N2
fiftyfivenm_lcell_comb \C1|process_0~12 (
// Equation(s):
// \C1|process_0~12_combout  = (\C1|LessThan15~1_combout  & (((\C1|HPOS [9] & \C1|process_0~11_combout )))) # (!\C1|LessThan15~1_combout  & ((\C1|process_0~9_combout ) # ((\C1|HPOS [9] & \C1|process_0~11_combout ))))

	.dataa(\C1|LessThan15~1_combout ),
	.datab(\C1|process_0~9_combout ),
	.datac(\C1|HPOS [9]),
	.datad(\C1|process_0~11_combout ),
	.cin(gnd),
	.combout(\C1|process_0~12_combout ),
	.cout());
// synopsys translate_off
defparam \C1|process_0~12 .lut_mask = 16'hF444;
defparam \C1|process_0~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y17_N6
fiftyfivenm_lcell_comb \licznik[0]~26 (
// Equation(s):
// \licznik[0]~26_combout  = licznik[0] $ (VCC)
// \licznik[0]~27  = CARRY(licznik[0])

	.dataa(gnd),
	.datab(licznik[0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\licznik[0]~26_combout ),
	.cout(\licznik[0]~27 ));
// synopsys translate_off
defparam \licznik[0]~26 .lut_mask = 16'h33CC;
defparam \licznik[0]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y16_N22
fiftyfivenm_lcell_comb \licznik[24]~74 (
// Equation(s):
// \licznik[24]~74_combout  = (licznik[24] & (\licznik[23]~73  $ (GND))) # (!licznik[24] & (!\licznik[23]~73  & VCC))
// \licznik[24]~75  = CARRY((licznik[24] & !\licznik[23]~73 ))

	.dataa(licznik[24]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\licznik[23]~73 ),
	.combout(\licznik[24]~74_combout ),
	.cout(\licznik[24]~75 ));
// synopsys translate_off
defparam \licznik[24]~74 .lut_mask = 16'hA50A;
defparam \licznik[24]~74 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y16_N24
fiftyfivenm_lcell_comb \licznik[25]~76 (
// Equation(s):
// \licznik[25]~76_combout  = licznik[25] $ (\licznik[24]~75 )

	.dataa(gnd),
	.datab(licznik[25]),
	.datac(gnd),
	.datad(gnd),
	.cin(\licznik[24]~75 ),
	.combout(\licznik[25]~76_combout ),
	.cout());
// synopsys translate_off
defparam \licznik[25]~76 .lut_mask = 16'h3C3C;
defparam \licznik[25]~76 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X42_Y16_N25
dffeas \licznik[25] (
	.clk(\C|altpll_0|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(\licznik[25]~76_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal0~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(licznik[25]),
	.prn(vcc));
// synopsys translate_off
defparam \licznik[25] .is_wysiwyg = "true";
defparam \licznik[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y16_N26
fiftyfivenm_lcell_comb \Equal0~7 (
// Equation(s):
// \Equal0~7_combout  = (!licznik[24] & !licznik[25])

	.dataa(gnd),
	.datab(gnd),
	.datac(licznik[24]),
	.datad(licznik[25]),
	.cin(gnd),
	.combout(\Equal0~7_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~7 .lut_mask = 16'h000F;
defparam \Equal0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y16_N30
fiftyfivenm_lcell_comb \Equal0~5 (
// Equation(s):
// \Equal0~5_combout  = (!licznik[19] & (!licznik[17] & (!licznik[18] & !licznik[16])))

	.dataa(licznik[19]),
	.datab(licznik[17]),
	.datac(licznik[18]),
	.datad(licznik[16]),
	.cin(gnd),
	.combout(\Equal0~5_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~5 .lut_mask = 16'h0001;
defparam \Equal0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y16_N28
fiftyfivenm_lcell_comb \Equal0~6 (
// Equation(s):
// \Equal0~6_combout  = (!licznik[23] & (!licznik[21] & (!licznik[20] & !licznik[22])))

	.dataa(licznik[23]),
	.datab(licznik[21]),
	.datac(licznik[20]),
	.datad(licznik[22]),
	.cin(gnd),
	.combout(\Equal0~6_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~6 .lut_mask = 16'h0001;
defparam \Equal0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y17_N22
fiftyfivenm_lcell_comb \Equal0~3 (
// Equation(s):
// \Equal0~3_combout  = (!licznik[15] & (!licznik[13] & (!licznik[14] & !licznik[12])))

	.dataa(licznik[15]),
	.datab(licznik[13]),
	.datac(licznik[14]),
	.datad(licznik[12]),
	.cin(gnd),
	.combout(\Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~3 .lut_mask = 16'h0001;
defparam \Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y17_N4
fiftyfivenm_lcell_comb \Equal0~1 (
// Equation(s):
// \Equal0~1_combout  = (!licznik[7] & (!licznik[6] & (!licznik[4] & !licznik[5])))

	.dataa(licznik[7]),
	.datab(licznik[6]),
	.datac(licznik[4]),
	.datad(licznik[5]),
	.cin(gnd),
	.combout(\Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~1 .lut_mask = 16'h0001;
defparam \Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y17_N0
fiftyfivenm_lcell_comb \Equal0~0 (
// Equation(s):
// \Equal0~0_combout  = (!licznik[3] & (!licznik[1] & (!licznik[2] & !licznik[0])))

	.dataa(licznik[3]),
	.datab(licznik[1]),
	.datac(licznik[2]),
	.datad(licznik[0]),
	.cin(gnd),
	.combout(\Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~0 .lut_mask = 16'h0001;
defparam \Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y17_N2
fiftyfivenm_lcell_comb \Equal0~2 (
// Equation(s):
// \Equal0~2_combout  = (!licznik[8] & (!licznik[11] & (!licznik[10] & !licznik[9])))

	.dataa(licznik[8]),
	.datab(licznik[11]),
	.datac(licznik[10]),
	.datad(licznik[9]),
	.cin(gnd),
	.combout(\Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~2 .lut_mask = 16'h0001;
defparam \Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y17_N18
fiftyfivenm_lcell_comb \Equal0~4 (
// Equation(s):
// \Equal0~4_combout  = (\Equal0~3_combout  & (\Equal0~1_combout  & (\Equal0~0_combout  & \Equal0~2_combout )))

	.dataa(\Equal0~3_combout ),
	.datab(\Equal0~1_combout ),
	.datac(\Equal0~0_combout ),
	.datad(\Equal0~2_combout ),
	.cin(gnd),
	.combout(\Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~4 .lut_mask = 16'h8000;
defparam \Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y19_N6
fiftyfivenm_lcell_comb \Equal0~8 (
// Equation(s):
// \Equal0~8_combout  = (((!\Equal0~4_combout ) # (!\Equal0~6_combout )) # (!\Equal0~5_combout )) # (!\Equal0~7_combout )

	.dataa(\Equal0~7_combout ),
	.datab(\Equal0~5_combout ),
	.datac(\Equal0~6_combout ),
	.datad(\Equal0~4_combout ),
	.cin(gnd),
	.combout(\Equal0~8_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~8 .lut_mask = 16'h7FFF;
defparam \Equal0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y17_N7
dffeas \licznik[0] (
	.clk(\C|altpll_0|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(\licznik[0]~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal0~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(licznik[0]),
	.prn(vcc));
// synopsys translate_off
defparam \licznik[0] .is_wysiwyg = "true";
defparam \licznik[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y17_N8
fiftyfivenm_lcell_comb \licznik[1]~28 (
// Equation(s):
// \licznik[1]~28_combout  = (licznik[1] & (!\licznik[0]~27 )) # (!licznik[1] & ((\licznik[0]~27 ) # (GND)))
// \licznik[1]~29  = CARRY((!\licznik[0]~27 ) # (!licznik[1]))

	.dataa(licznik[1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\licznik[0]~27 ),
	.combout(\licznik[1]~28_combout ),
	.cout(\licznik[1]~29 ));
// synopsys translate_off
defparam \licznik[1]~28 .lut_mask = 16'h5A5F;
defparam \licznik[1]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X42_Y17_N9
dffeas \licznik[1] (
	.clk(\C|altpll_0|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(\licznik[1]~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal0~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(licznik[1]),
	.prn(vcc));
// synopsys translate_off
defparam \licznik[1] .is_wysiwyg = "true";
defparam \licznik[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y17_N10
fiftyfivenm_lcell_comb \licznik[2]~30 (
// Equation(s):
// \licznik[2]~30_combout  = (licznik[2] & (\licznik[1]~29  $ (GND))) # (!licznik[2] & (!\licznik[1]~29  & VCC))
// \licznik[2]~31  = CARRY((licznik[2] & !\licznik[1]~29 ))

	.dataa(gnd),
	.datab(licznik[2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\licznik[1]~29 ),
	.combout(\licznik[2]~30_combout ),
	.cout(\licznik[2]~31 ));
// synopsys translate_off
defparam \licznik[2]~30 .lut_mask = 16'hC30C;
defparam \licznik[2]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X42_Y17_N11
dffeas \licznik[2] (
	.clk(\C|altpll_0|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(\licznik[2]~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal0~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(licznik[2]),
	.prn(vcc));
// synopsys translate_off
defparam \licznik[2] .is_wysiwyg = "true";
defparam \licznik[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y17_N12
fiftyfivenm_lcell_comb \licznik[3]~32 (
// Equation(s):
// \licznik[3]~32_combout  = (licznik[3] & (!\licznik[2]~31 )) # (!licznik[3] & ((\licznik[2]~31 ) # (GND)))
// \licznik[3]~33  = CARRY((!\licznik[2]~31 ) # (!licznik[3]))

	.dataa(licznik[3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\licznik[2]~31 ),
	.combout(\licznik[3]~32_combout ),
	.cout(\licznik[3]~33 ));
// synopsys translate_off
defparam \licznik[3]~32 .lut_mask = 16'h5A5F;
defparam \licznik[3]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X42_Y17_N13
dffeas \licznik[3] (
	.clk(\C|altpll_0|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(\licznik[3]~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal0~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(licznik[3]),
	.prn(vcc));
// synopsys translate_off
defparam \licznik[3] .is_wysiwyg = "true";
defparam \licznik[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y17_N14
fiftyfivenm_lcell_comb \licznik[4]~34 (
// Equation(s):
// \licznik[4]~34_combout  = (licznik[4] & (\licznik[3]~33  $ (GND))) # (!licznik[4] & (!\licznik[3]~33  & VCC))
// \licznik[4]~35  = CARRY((licznik[4] & !\licznik[3]~33 ))

	.dataa(gnd),
	.datab(licznik[4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\licznik[3]~33 ),
	.combout(\licznik[4]~34_combout ),
	.cout(\licznik[4]~35 ));
// synopsys translate_off
defparam \licznik[4]~34 .lut_mask = 16'hC30C;
defparam \licznik[4]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X42_Y17_N15
dffeas \licznik[4] (
	.clk(\C|altpll_0|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(\licznik[4]~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal0~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(licznik[4]),
	.prn(vcc));
// synopsys translate_off
defparam \licznik[4] .is_wysiwyg = "true";
defparam \licznik[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y17_N16
fiftyfivenm_lcell_comb \licznik[5]~36 (
// Equation(s):
// \licznik[5]~36_combout  = (licznik[5] & (!\licznik[4]~35 )) # (!licznik[5] & ((\licznik[4]~35 ) # (GND)))
// \licznik[5]~37  = CARRY((!\licznik[4]~35 ) # (!licznik[5]))

	.dataa(licznik[5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\licznik[4]~35 ),
	.combout(\licznik[5]~36_combout ),
	.cout(\licznik[5]~37 ));
// synopsys translate_off
defparam \licznik[5]~36 .lut_mask = 16'h5A5F;
defparam \licznik[5]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X42_Y17_N17
dffeas \licznik[5] (
	.clk(\C|altpll_0|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(\licznik[5]~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal0~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(licznik[5]),
	.prn(vcc));
// synopsys translate_off
defparam \licznik[5] .is_wysiwyg = "true";
defparam \licznik[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y17_N18
fiftyfivenm_lcell_comb \licznik[6]~38 (
// Equation(s):
// \licznik[6]~38_combout  = (licznik[6] & (\licznik[5]~37  $ (GND))) # (!licznik[6] & (!\licznik[5]~37  & VCC))
// \licznik[6]~39  = CARRY((licznik[6] & !\licznik[5]~37 ))

	.dataa(licznik[6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\licznik[5]~37 ),
	.combout(\licznik[6]~38_combout ),
	.cout(\licznik[6]~39 ));
// synopsys translate_off
defparam \licznik[6]~38 .lut_mask = 16'hA50A;
defparam \licznik[6]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X42_Y17_N19
dffeas \licznik[6] (
	.clk(\C|altpll_0|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(\licznik[6]~38_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal0~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(licznik[6]),
	.prn(vcc));
// synopsys translate_off
defparam \licznik[6] .is_wysiwyg = "true";
defparam \licznik[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y17_N20
fiftyfivenm_lcell_comb \licznik[7]~40 (
// Equation(s):
// \licznik[7]~40_combout  = (licznik[7] & (!\licznik[6]~39 )) # (!licznik[7] & ((\licznik[6]~39 ) # (GND)))
// \licznik[7]~41  = CARRY((!\licznik[6]~39 ) # (!licznik[7]))

	.dataa(licznik[7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\licznik[6]~39 ),
	.combout(\licznik[7]~40_combout ),
	.cout(\licznik[7]~41 ));
// synopsys translate_off
defparam \licznik[7]~40 .lut_mask = 16'h5A5F;
defparam \licznik[7]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X42_Y17_N21
dffeas \licznik[7] (
	.clk(\C|altpll_0|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(\licznik[7]~40_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal0~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(licznik[7]),
	.prn(vcc));
// synopsys translate_off
defparam \licznik[7] .is_wysiwyg = "true";
defparam \licznik[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y17_N22
fiftyfivenm_lcell_comb \licznik[8]~42 (
// Equation(s):
// \licznik[8]~42_combout  = (licznik[8] & (\licznik[7]~41  $ (GND))) # (!licznik[8] & (!\licznik[7]~41  & VCC))
// \licznik[8]~43  = CARRY((licznik[8] & !\licznik[7]~41 ))

	.dataa(gnd),
	.datab(licznik[8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\licznik[7]~41 ),
	.combout(\licznik[8]~42_combout ),
	.cout(\licznik[8]~43 ));
// synopsys translate_off
defparam \licznik[8]~42 .lut_mask = 16'hC30C;
defparam \licznik[8]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X42_Y17_N23
dffeas \licznik[8] (
	.clk(\C|altpll_0|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(\licznik[8]~42_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal0~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(licznik[8]),
	.prn(vcc));
// synopsys translate_off
defparam \licznik[8] .is_wysiwyg = "true";
defparam \licznik[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y17_N24
fiftyfivenm_lcell_comb \licznik[9]~44 (
// Equation(s):
// \licznik[9]~44_combout  = (licznik[9] & (!\licznik[8]~43 )) # (!licznik[9] & ((\licznik[8]~43 ) # (GND)))
// \licznik[9]~45  = CARRY((!\licznik[8]~43 ) # (!licznik[9]))

	.dataa(licznik[9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\licznik[8]~43 ),
	.combout(\licznik[9]~44_combout ),
	.cout(\licznik[9]~45 ));
// synopsys translate_off
defparam \licznik[9]~44 .lut_mask = 16'h5A5F;
defparam \licznik[9]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X42_Y17_N25
dffeas \licznik[9] (
	.clk(\C|altpll_0|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(\licznik[9]~44_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal0~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(licznik[9]),
	.prn(vcc));
// synopsys translate_off
defparam \licznik[9] .is_wysiwyg = "true";
defparam \licznik[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y17_N26
fiftyfivenm_lcell_comb \licznik[10]~46 (
// Equation(s):
// \licznik[10]~46_combout  = (licznik[10] & (\licznik[9]~45  $ (GND))) # (!licznik[10] & (!\licznik[9]~45  & VCC))
// \licznik[10]~47  = CARRY((licznik[10] & !\licznik[9]~45 ))

	.dataa(gnd),
	.datab(licznik[10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\licznik[9]~45 ),
	.combout(\licznik[10]~46_combout ),
	.cout(\licznik[10]~47 ));
// synopsys translate_off
defparam \licznik[10]~46 .lut_mask = 16'hC30C;
defparam \licznik[10]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X42_Y17_N27
dffeas \licznik[10] (
	.clk(\C|altpll_0|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(\licznik[10]~46_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal0~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(licznik[10]),
	.prn(vcc));
// synopsys translate_off
defparam \licznik[10] .is_wysiwyg = "true";
defparam \licznik[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y17_N28
fiftyfivenm_lcell_comb \licznik[11]~48 (
// Equation(s):
// \licznik[11]~48_combout  = (licznik[11] & (!\licznik[10]~47 )) # (!licznik[11] & ((\licznik[10]~47 ) # (GND)))
// \licznik[11]~49  = CARRY((!\licznik[10]~47 ) # (!licznik[11]))

	.dataa(licznik[11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\licznik[10]~47 ),
	.combout(\licznik[11]~48_combout ),
	.cout(\licznik[11]~49 ));
// synopsys translate_off
defparam \licznik[11]~48 .lut_mask = 16'h5A5F;
defparam \licznik[11]~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X42_Y17_N29
dffeas \licznik[11] (
	.clk(\C|altpll_0|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(\licznik[11]~48_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal0~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(licznik[11]),
	.prn(vcc));
// synopsys translate_off
defparam \licznik[11] .is_wysiwyg = "true";
defparam \licznik[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y17_N30
fiftyfivenm_lcell_comb \licznik[12]~50 (
// Equation(s):
// \licznik[12]~50_combout  = (licznik[12] & (\licznik[11]~49  $ (GND))) # (!licznik[12] & (!\licznik[11]~49  & VCC))
// \licznik[12]~51  = CARRY((licznik[12] & !\licznik[11]~49 ))

	.dataa(licznik[12]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\licznik[11]~49 ),
	.combout(\licznik[12]~50_combout ),
	.cout(\licznik[12]~51 ));
// synopsys translate_off
defparam \licznik[12]~50 .lut_mask = 16'hA50A;
defparam \licznik[12]~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X43_Y17_N21
dffeas \licznik[12] (
	.clk(\C|altpll_0|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\licznik[12]~50_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal0~8_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(licznik[12]),
	.prn(vcc));
// synopsys translate_off
defparam \licznik[12] .is_wysiwyg = "true";
defparam \licznik[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y16_N0
fiftyfivenm_lcell_comb \licznik[13]~52 (
// Equation(s):
// \licznik[13]~52_combout  = (licznik[13] & (!\licznik[12]~51 )) # (!licznik[13] & ((\licznik[12]~51 ) # (GND)))
// \licznik[13]~53  = CARRY((!\licznik[12]~51 ) # (!licznik[13]))

	.dataa(gnd),
	.datab(licznik[13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\licznik[12]~51 ),
	.combout(\licznik[13]~52_combout ),
	.cout(\licznik[13]~53 ));
// synopsys translate_off
defparam \licznik[13]~52 .lut_mask = 16'h3C3F;
defparam \licznik[13]~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X43_Y17_N25
dffeas \licznik[13] (
	.clk(\C|altpll_0|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\licznik[13]~52_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal0~8_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(licznik[13]),
	.prn(vcc));
// synopsys translate_off
defparam \licznik[13] .is_wysiwyg = "true";
defparam \licznik[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y16_N2
fiftyfivenm_lcell_comb \licznik[14]~54 (
// Equation(s):
// \licznik[14]~54_combout  = (licznik[14] & (\licznik[13]~53  $ (GND))) # (!licznik[14] & (!\licznik[13]~53  & VCC))
// \licznik[14]~55  = CARRY((licznik[14] & !\licznik[13]~53 ))

	.dataa(licznik[14]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\licznik[13]~53 ),
	.combout(\licznik[14]~54_combout ),
	.cout(\licznik[14]~55 ));
// synopsys translate_off
defparam \licznik[14]~54 .lut_mask = 16'hA50A;
defparam \licznik[14]~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X43_Y17_N27
dffeas \licznik[14] (
	.clk(\C|altpll_0|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\licznik[14]~54_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal0~8_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(licznik[14]),
	.prn(vcc));
// synopsys translate_off
defparam \licznik[14] .is_wysiwyg = "true";
defparam \licznik[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y16_N4
fiftyfivenm_lcell_comb \licznik[15]~56 (
// Equation(s):
// \licznik[15]~56_combout  = (licznik[15] & (!\licznik[14]~55 )) # (!licznik[15] & ((\licznik[14]~55 ) # (GND)))
// \licznik[15]~57  = CARRY((!\licznik[14]~55 ) # (!licznik[15]))

	.dataa(gnd),
	.datab(licznik[15]),
	.datac(gnd),
	.datad(vcc),
	.cin(\licznik[14]~55 ),
	.combout(\licznik[15]~56_combout ),
	.cout(\licznik[15]~57 ));
// synopsys translate_off
defparam \licznik[15]~56 .lut_mask = 16'h3C3F;
defparam \licznik[15]~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X43_Y17_N31
dffeas \licznik[15] (
	.clk(\C|altpll_0|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\licznik[15]~56_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal0~8_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(licznik[15]),
	.prn(vcc));
// synopsys translate_off
defparam \licznik[15] .is_wysiwyg = "true";
defparam \licznik[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y16_N6
fiftyfivenm_lcell_comb \licznik[16]~58 (
// Equation(s):
// \licznik[16]~58_combout  = (licznik[16] & (\licznik[15]~57  $ (GND))) # (!licznik[16] & (!\licznik[15]~57  & VCC))
// \licznik[16]~59  = CARRY((licznik[16] & !\licznik[15]~57 ))

	.dataa(licznik[16]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\licznik[15]~57 ),
	.combout(\licznik[16]~58_combout ),
	.cout(\licznik[16]~59 ));
// synopsys translate_off
defparam \licznik[16]~58 .lut_mask = 16'hA50A;
defparam \licznik[16]~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X42_Y16_N7
dffeas \licznik[16] (
	.clk(\C|altpll_0|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(\licznik[16]~58_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal0~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(licznik[16]),
	.prn(vcc));
// synopsys translate_off
defparam \licznik[16] .is_wysiwyg = "true";
defparam \licznik[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y16_N8
fiftyfivenm_lcell_comb \licznik[17]~60 (
// Equation(s):
// \licznik[17]~60_combout  = (licznik[17] & (!\licznik[16]~59 )) # (!licznik[17] & ((\licznik[16]~59 ) # (GND)))
// \licznik[17]~61  = CARRY((!\licznik[16]~59 ) # (!licznik[17]))

	.dataa(licznik[17]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\licznik[16]~59 ),
	.combout(\licznik[17]~60_combout ),
	.cout(\licznik[17]~61 ));
// synopsys translate_off
defparam \licznik[17]~60 .lut_mask = 16'h5A5F;
defparam \licznik[17]~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X42_Y16_N9
dffeas \licznik[17] (
	.clk(\C|altpll_0|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(\licznik[17]~60_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal0~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(licznik[17]),
	.prn(vcc));
// synopsys translate_off
defparam \licznik[17] .is_wysiwyg = "true";
defparam \licznik[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y16_N10
fiftyfivenm_lcell_comb \licznik[18]~62 (
// Equation(s):
// \licznik[18]~62_combout  = (licznik[18] & (\licznik[17]~61  $ (GND))) # (!licznik[18] & (!\licznik[17]~61  & VCC))
// \licznik[18]~63  = CARRY((licznik[18] & !\licznik[17]~61 ))

	.dataa(gnd),
	.datab(licznik[18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\licznik[17]~61 ),
	.combout(\licznik[18]~62_combout ),
	.cout(\licznik[18]~63 ));
// synopsys translate_off
defparam \licznik[18]~62 .lut_mask = 16'hC30C;
defparam \licznik[18]~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X42_Y16_N11
dffeas \licznik[18] (
	.clk(\C|altpll_0|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(\licznik[18]~62_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal0~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(licznik[18]),
	.prn(vcc));
// synopsys translate_off
defparam \licznik[18] .is_wysiwyg = "true";
defparam \licznik[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y16_N12
fiftyfivenm_lcell_comb \licznik[19]~64 (
// Equation(s):
// \licznik[19]~64_combout  = (licznik[19] & (!\licznik[18]~63 )) # (!licznik[19] & ((\licznik[18]~63 ) # (GND)))
// \licznik[19]~65  = CARRY((!\licznik[18]~63 ) # (!licznik[19]))

	.dataa(gnd),
	.datab(licznik[19]),
	.datac(gnd),
	.datad(vcc),
	.cin(\licznik[18]~63 ),
	.combout(\licznik[19]~64_combout ),
	.cout(\licznik[19]~65 ));
// synopsys translate_off
defparam \licznik[19]~64 .lut_mask = 16'h3C3F;
defparam \licznik[19]~64 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X42_Y16_N13
dffeas \licznik[19] (
	.clk(\C|altpll_0|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(\licznik[19]~64_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal0~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(licznik[19]),
	.prn(vcc));
// synopsys translate_off
defparam \licznik[19] .is_wysiwyg = "true";
defparam \licznik[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y16_N14
fiftyfivenm_lcell_comb \licznik[20]~66 (
// Equation(s):
// \licznik[20]~66_combout  = (licznik[20] & (\licznik[19]~65  $ (GND))) # (!licznik[20] & (!\licznik[19]~65  & VCC))
// \licznik[20]~67  = CARRY((licznik[20] & !\licznik[19]~65 ))

	.dataa(licznik[20]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\licznik[19]~65 ),
	.combout(\licznik[20]~66_combout ),
	.cout(\licznik[20]~67 ));
// synopsys translate_off
defparam \licznik[20]~66 .lut_mask = 16'hA50A;
defparam \licznik[20]~66 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X42_Y16_N15
dffeas \licznik[20] (
	.clk(\C|altpll_0|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(\licznik[20]~66_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal0~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(licznik[20]),
	.prn(vcc));
// synopsys translate_off
defparam \licznik[20] .is_wysiwyg = "true";
defparam \licznik[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y16_N16
fiftyfivenm_lcell_comb \licznik[21]~68 (
// Equation(s):
// \licznik[21]~68_combout  = (licznik[21] & (!\licznik[20]~67 )) # (!licznik[21] & ((\licznik[20]~67 ) # (GND)))
// \licznik[21]~69  = CARRY((!\licznik[20]~67 ) # (!licznik[21]))

	.dataa(licznik[21]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\licznik[20]~67 ),
	.combout(\licznik[21]~68_combout ),
	.cout(\licznik[21]~69 ));
// synopsys translate_off
defparam \licznik[21]~68 .lut_mask = 16'h5A5F;
defparam \licznik[21]~68 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X42_Y16_N17
dffeas \licznik[21] (
	.clk(\C|altpll_0|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(\licznik[21]~68_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal0~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(licznik[21]),
	.prn(vcc));
// synopsys translate_off
defparam \licznik[21] .is_wysiwyg = "true";
defparam \licznik[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y16_N18
fiftyfivenm_lcell_comb \licznik[22]~70 (
// Equation(s):
// \licznik[22]~70_combout  = (licznik[22] & (\licznik[21]~69  $ (GND))) # (!licznik[22] & (!\licznik[21]~69  & VCC))
// \licznik[22]~71  = CARRY((licznik[22] & !\licznik[21]~69 ))

	.dataa(licznik[22]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\licznik[21]~69 ),
	.combout(\licznik[22]~70_combout ),
	.cout(\licznik[22]~71 ));
// synopsys translate_off
defparam \licznik[22]~70 .lut_mask = 16'hA50A;
defparam \licznik[22]~70 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X42_Y16_N19
dffeas \licznik[22] (
	.clk(\C|altpll_0|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(\licznik[22]~70_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal0~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(licznik[22]),
	.prn(vcc));
// synopsys translate_off
defparam \licznik[22] .is_wysiwyg = "true";
defparam \licznik[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y16_N20
fiftyfivenm_lcell_comb \licznik[23]~72 (
// Equation(s):
// \licznik[23]~72_combout  = (licznik[23] & (!\licznik[22]~71 )) # (!licznik[23] & ((\licznik[22]~71 ) # (GND)))
// \licznik[23]~73  = CARRY((!\licznik[22]~71 ) # (!licznik[23]))

	.dataa(licznik[23]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\licznik[22]~71 ),
	.combout(\licznik[23]~72_combout ),
	.cout(\licznik[23]~73 ));
// synopsys translate_off
defparam \licznik[23]~72 .lut_mask = 16'h5A5F;
defparam \licznik[23]~72 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X42_Y16_N21
dffeas \licznik[23] (
	.clk(\C|altpll_0|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(\licznik[23]~72_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal0~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(licznik[23]),
	.prn(vcc));
// synopsys translate_off
defparam \licznik[23] .is_wysiwyg = "true";
defparam \licznik[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y16_N23
dffeas \licznik[24] (
	.clk(\C|altpll_0|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(\licznik[24]~74_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Equal0~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(licznik[24]),
	.prn(vcc));
// synopsys translate_off
defparam \licznik[24] .is_wysiwyg = "true";
defparam \licznik[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y16_N26
fiftyfivenm_lcell_comb \POSY[1]~3 (
// Equation(s):
// \POSY[1]~3_combout  = (licznik[24]) # ((licznik[25]) # ((!\Equal0~5_combout ) # (!\Equal0~6_combout )))

	.dataa(licznik[24]),
	.datab(licznik[25]),
	.datac(\Equal0~6_combout ),
	.datad(\Equal0~5_combout ),
	.cin(gnd),
	.combout(\POSY[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \POSY[1]~3 .lut_mask = 16'hEFFF;
defparam \POSY[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y17_N30
fiftyfivenm_lcell_comb \POSY[1]~2 (
// Equation(s):
// \POSY[1]~2_combout  = (\LessThan4~2_combout ) # (\POSY[1]~2_combout  $ (((!\POSY[1]~3_combout  & \Equal0~4_combout ))))

	.dataa(\POSY[1]~2_combout ),
	.datab(\POSY[1]~3_combout ),
	.datac(\Equal0~4_combout ),
	.datad(\LessThan4~2_combout ),
	.cin(gnd),
	.combout(\POSY[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \POSY[1]~2 .lut_mask = 16'hFF9A;
defparam \POSY[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y17_N12
fiftyfivenm_lcell_comb \Add2~0 (
// Equation(s):
// \Add2~0_combout  = (POSY[2] & (\POSY[1]~2_combout  $ (VCC))) # (!POSY[2] & (\POSY[1]~2_combout  & VCC))
// \Add2~1  = CARRY((POSY[2] & \POSY[1]~2_combout ))

	.dataa(POSY[2]),
	.datab(\POSY[1]~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Add2~0_combout ),
	.cout(\Add2~1 ));
// synopsys translate_off
defparam \Add2~0 .lut_mask = 16'h6688;
defparam \Add2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G17
fiftyfivenm_clkctrl \Equal0~8clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\Equal0~8_combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\Equal0~8clkctrl_outclk ));
// synopsys translate_off
defparam \Equal0~8clkctrl .clock_type = "global clock";
defparam \Equal0~8clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X39_Y17_N8
fiftyfivenm_lcell_comb \POSY[2] (
// Equation(s):
// POSY[2] = (!\LessThan4~2_combout  & ((GLOBAL(\Equal0~8clkctrl_outclk ) & (POSY[2])) # (!GLOBAL(\Equal0~8clkctrl_outclk ) & ((\Add2~0_combout )))))

	.dataa(POSY[2]),
	.datab(\Add2~0_combout ),
	.datac(\Equal0~8clkctrl_outclk ),
	.datad(\LessThan4~2_combout ),
	.cin(gnd),
	.combout(POSY[2]),
	.cout());
// synopsys translate_off
defparam \POSY[2] .lut_mask = 16'h00AC;
defparam \POSY[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y17_N14
fiftyfivenm_lcell_comb \Add2~2 (
// Equation(s):
// \Add2~2_combout  = (POSY[3] & (\Add2~1  & VCC)) # (!POSY[3] & (!\Add2~1 ))
// \Add2~3  = CARRY((!POSY[3] & !\Add2~1 ))

	.dataa(gnd),
	.datab(POSY[3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add2~1 ),
	.combout(\Add2~2_combout ),
	.cout(\Add2~3 ));
// synopsys translate_off
defparam \Add2~2 .lut_mask = 16'hC303;
defparam \Add2~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y17_N30
fiftyfivenm_lcell_comb \POSY[3] (
// Equation(s):
// POSY[3] = (\LessThan4~2_combout ) # ((GLOBAL(\Equal0~8clkctrl_outclk ) & (POSY[3])) # (!GLOBAL(\Equal0~8clkctrl_outclk ) & ((\Add2~2_combout ))))

	.dataa(POSY[3]),
	.datab(\Add2~2_combout ),
	.datac(\Equal0~8clkctrl_outclk ),
	.datad(\LessThan4~2_combout ),
	.cin(gnd),
	.combout(POSY[3]),
	.cout());
// synopsys translate_off
defparam \POSY[3] .lut_mask = 16'hFFAC;
defparam \POSY[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y17_N16
fiftyfivenm_lcell_comb \Add2~4 (
// Equation(s):
// \Add2~4_combout  = (POSY[4] & (\Add2~3  $ (GND))) # (!POSY[4] & (!\Add2~3  & VCC))
// \Add2~5  = CARRY((POSY[4] & !\Add2~3 ))

	.dataa(POSY[4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add2~3 ),
	.combout(\Add2~4_combout ),
	.cout(\Add2~5 ));
// synopsys translate_off
defparam \Add2~4 .lut_mask = 16'hA50A;
defparam \Add2~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y17_N6
fiftyfivenm_lcell_comb \POSY[4] (
// Equation(s):
// POSY[4] = (!\LessThan4~2_combout  & ((GLOBAL(\Equal0~8clkctrl_outclk ) & (POSY[4])) # (!GLOBAL(\Equal0~8clkctrl_outclk ) & ((\Add2~4_combout )))))

	.dataa(POSY[4]),
	.datab(\LessThan4~2_combout ),
	.datac(\Add2~4_combout ),
	.datad(\Equal0~8clkctrl_outclk ),
	.cin(gnd),
	.combout(POSY[4]),
	.cout());
// synopsys translate_off
defparam \POSY[4] .lut_mask = 16'h2230;
defparam \POSY[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y17_N18
fiftyfivenm_lcell_comb \Add2~6 (
// Equation(s):
// \Add2~6_combout  = (POSY[5] & (!\Add2~5 )) # (!POSY[5] & ((\Add2~5 ) # (GND)))
// \Add2~7  = CARRY((!\Add2~5 ) # (!POSY[5]))

	.dataa(gnd),
	.datab(POSY[5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add2~5 ),
	.combout(\Add2~6_combout ),
	.cout(\Add2~7 ));
// synopsys translate_off
defparam \Add2~6 .lut_mask = 16'h3C3F;
defparam \Add2~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y17_N8
fiftyfivenm_lcell_comb \POSY[5] (
// Equation(s):
// POSY[5] = (!\LessThan4~2_combout  & ((GLOBAL(\Equal0~8clkctrl_outclk ) & ((POSY[5]))) # (!GLOBAL(\Equal0~8clkctrl_outclk ) & (\Add2~6_combout ))))

	.dataa(\Add2~6_combout ),
	.datab(\LessThan4~2_combout ),
	.datac(POSY[5]),
	.datad(\Equal0~8clkctrl_outclk ),
	.cin(gnd),
	.combout(POSY[5]),
	.cout());
// synopsys translate_off
defparam \POSY[5] .lut_mask = 16'h3022;
defparam \POSY[5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y17_N20
fiftyfivenm_lcell_comb \Add2~8 (
// Equation(s):
// \Add2~8_combout  = (POSY[6] & (\Add2~7  $ (GND))) # (!POSY[6] & (!\Add2~7  & VCC))
// \Add2~9  = CARRY((POSY[6] & !\Add2~7 ))

	.dataa(POSY[6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add2~7 ),
	.combout(\Add2~8_combout ),
	.cout(\Add2~9 ));
// synopsys translate_off
defparam \Add2~8 .lut_mask = 16'hA50A;
defparam \Add2~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y17_N28
fiftyfivenm_lcell_comb \POSY[6] (
// Equation(s):
// POSY[6] = (!\LessThan4~2_combout  & ((GLOBAL(\Equal0~8clkctrl_outclk ) & ((POSY[6]))) # (!GLOBAL(\Equal0~8clkctrl_outclk ) & (\Add2~8_combout ))))

	.dataa(\Add2~8_combout ),
	.datab(POSY[6]),
	.datac(\Equal0~8clkctrl_outclk ),
	.datad(\LessThan4~2_combout ),
	.cin(gnd),
	.combout(POSY[6]),
	.cout());
// synopsys translate_off
defparam \POSY[6] .lut_mask = 16'h00CA;
defparam \POSY[6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y17_N22
fiftyfivenm_lcell_comb \Add2~10 (
// Equation(s):
// \Add2~10_combout  = (POSY[7] & (!\Add2~9 )) # (!POSY[7] & ((\Add2~9 ) # (GND)))
// \Add2~11  = CARRY((!\Add2~9 ) # (!POSY[7]))

	.dataa(gnd),
	.datab(POSY[7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add2~9 ),
	.combout(\Add2~10_combout ),
	.cout(\Add2~11 ));
// synopsys translate_off
defparam \Add2~10 .lut_mask = 16'h3C3F;
defparam \Add2~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y17_N22
fiftyfivenm_lcell_comb \POSY[7] (
// Equation(s):
// POSY[7] = (!\LessThan4~2_combout  & ((GLOBAL(\Equal0~8clkctrl_outclk ) & ((POSY[7]))) # (!GLOBAL(\Equal0~8clkctrl_outclk ) & (\Add2~10_combout ))))

	.dataa(\Add2~10_combout ),
	.datab(POSY[7]),
	.datac(\Equal0~8clkctrl_outclk ),
	.datad(\LessThan4~2_combout ),
	.cin(gnd),
	.combout(POSY[7]),
	.cout());
// synopsys translate_off
defparam \POSY[7] .lut_mask = 16'h00CA;
defparam \POSY[7] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y17_N24
fiftyfivenm_lcell_comb \Add2~12 (
// Equation(s):
// \Add2~12_combout  = (POSY[8] & (\Add2~11  $ (GND))) # (!POSY[8] & (!\Add2~11  & VCC))
// \Add2~13  = CARRY((POSY[8] & !\Add2~11 ))

	.dataa(gnd),
	.datab(POSY[8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add2~11 ),
	.combout(\Add2~12_combout ),
	.cout(\Add2~13 ));
// synopsys translate_off
defparam \Add2~12 .lut_mask = 16'hC30C;
defparam \Add2~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y17_N2
fiftyfivenm_lcell_comb \POSY[8] (
// Equation(s):
// POSY[8] = (!\LessThan4~2_combout  & ((GLOBAL(\Equal0~8clkctrl_outclk ) & (POSY[8])) # (!GLOBAL(\Equal0~8clkctrl_outclk ) & ((\Add2~12_combout )))))

	.dataa(\LessThan4~2_combout ),
	.datab(POSY[8]),
	.datac(\Add2~12_combout ),
	.datad(\Equal0~8clkctrl_outclk ),
	.cin(gnd),
	.combout(POSY[8]),
	.cout());
// synopsys translate_off
defparam \POSY[8] .lut_mask = 16'h4450;
defparam \POSY[8] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y17_N26
fiftyfivenm_lcell_comb \Add2~14 (
// Equation(s):
// \Add2~14_combout  = (POSY[9] & (!\Add2~13 )) # (!POSY[9] & ((\Add2~13 ) # (GND)))
// \Add2~15  = CARRY((!\Add2~13 ) # (!POSY[9]))

	.dataa(gnd),
	.datab(POSY[9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add2~13 ),
	.combout(\Add2~14_combout ),
	.cout(\Add2~15 ));
// synopsys translate_off
defparam \Add2~14 .lut_mask = 16'h3C3F;
defparam \Add2~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y17_N28
fiftyfivenm_lcell_comb \Add2~16 (
// Equation(s):
// \Add2~16_combout  = \Add2~15  $ (!POSY[10])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(POSY[10]),
	.cin(\Add2~15 ),
	.combout(\Add2~16_combout ),
	.cout());
// synopsys translate_off
defparam \Add2~16 .lut_mask = 16'hF00F;
defparam \Add2~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y17_N10
fiftyfivenm_lcell_comb \POSY[10] (
// Equation(s):
// POSY[10] = (!\LessThan4~2_combout  & ((GLOBAL(\Equal0~8clkctrl_outclk ) & (POSY[10])) # (!GLOBAL(\Equal0~8clkctrl_outclk ) & ((\Add2~16_combout )))))

	.dataa(POSY[10]),
	.datab(\LessThan4~2_combout ),
	.datac(\Add2~16_combout ),
	.datad(\Equal0~8clkctrl_outclk ),
	.cin(gnd),
	.combout(POSY[10]),
	.cout());
// synopsys translate_off
defparam \POSY[10] .lut_mask = 16'h2230;
defparam \POSY[10] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y17_N10
fiftyfivenm_lcell_comb \LessThan4~0 (
// Equation(s):
// \LessThan4~0_combout  = (POSY[3]) # ((POSY[2]) # ((POSY[5]) # (POSY[4])))

	.dataa(POSY[3]),
	.datab(POSY[2]),
	.datac(POSY[5]),
	.datad(POSY[4]),
	.cin(gnd),
	.combout(\LessThan4~0_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan4~0 .lut_mask = 16'hFFFE;
defparam \LessThan4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y17_N24
fiftyfivenm_lcell_comb \LessThan4~1 (
// Equation(s):
// \LessThan4~1_combout  = (\POSY[1]~2_combout ) # ((POSY[6]) # ((POSY[7]) # (\LessThan4~0_combout )))

	.dataa(\POSY[1]~2_combout ),
	.datab(POSY[6]),
	.datac(POSY[7]),
	.datad(\LessThan4~0_combout ),
	.cin(gnd),
	.combout(\LessThan4~1_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan4~1 .lut_mask = 16'hFFFE;
defparam \LessThan4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y17_N0
fiftyfivenm_lcell_comb \LessThan4~2 (
// Equation(s):
// \LessThan4~2_combout  = (POSY[10] & ((POSY[9]) # ((\LessThan4~1_combout  & POSY[8]))))

	.dataa(POSY[10]),
	.datab(\LessThan4~1_combout ),
	.datac(POSY[9]),
	.datad(POSY[8]),
	.cin(gnd),
	.combout(\LessThan4~2_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan4~2 .lut_mask = 16'hA8A0;
defparam \LessThan4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y17_N4
fiftyfivenm_lcell_comb \POSY[9] (
// Equation(s):
// POSY[9] = (!\LessThan4~2_combout  & ((GLOBAL(\Equal0~8clkctrl_outclk ) & ((POSY[9]))) # (!GLOBAL(\Equal0~8clkctrl_outclk ) & (\Add2~14_combout ))))

	.dataa(\LessThan4~2_combout ),
	.datab(\Add2~14_combout ),
	.datac(POSY[9]),
	.datad(\Equal0~8clkctrl_outclk ),
	.cin(gnd),
	.combout(POSY[9]),
	.cout());
// synopsys translate_off
defparam \POSY[9] .lut_mask = 16'h5044;
defparam \POSY[9] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y17_N10
fiftyfivenm_lcell_comb \C1|LessThan6~1 (
// Equation(s):
// \C1|LessThan6~1_cout  = CARRY(\C1|VPOS [0])

	.dataa(\C1|VPOS [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\C1|LessThan6~1_cout ));
// synopsys translate_off
defparam \C1|LessThan6~1 .lut_mask = 16'h00AA;
defparam \C1|LessThan6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y17_N12
fiftyfivenm_lcell_comb \C1|LessThan6~3 (
// Equation(s):
// \C1|LessThan6~3_cout  = CARRY((\C1|VPOS [1] & (\POSY[1]~2_combout  & !\C1|LessThan6~1_cout )) # (!\C1|VPOS [1] & ((\POSY[1]~2_combout ) # (!\C1|LessThan6~1_cout ))))

	.dataa(\C1|VPOS [1]),
	.datab(\POSY[1]~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\C1|LessThan6~1_cout ),
	.combout(),
	.cout(\C1|LessThan6~3_cout ));
// synopsys translate_off
defparam \C1|LessThan6~3 .lut_mask = 16'h004D;
defparam \C1|LessThan6~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y17_N14
fiftyfivenm_lcell_comb \C1|LessThan6~5 (
// Equation(s):
// \C1|LessThan6~5_cout  = CARRY((\C1|VPOS [2] & ((!\C1|LessThan6~3_cout ) # (!POSY[2]))) # (!\C1|VPOS [2] & (!POSY[2] & !\C1|LessThan6~3_cout )))

	.dataa(\C1|VPOS [2]),
	.datab(POSY[2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\C1|LessThan6~3_cout ),
	.combout(),
	.cout(\C1|LessThan6~5_cout ));
// synopsys translate_off
defparam \C1|LessThan6~5 .lut_mask = 16'h002B;
defparam \C1|LessThan6~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y17_N16
fiftyfivenm_lcell_comb \C1|LessThan6~7 (
// Equation(s):
// \C1|LessThan6~7_cout  = CARRY((POSY[3] & ((!\C1|LessThan6~5_cout ) # (!\C1|VPOS [3]))) # (!POSY[3] & (!\C1|VPOS [3] & !\C1|LessThan6~5_cout )))

	.dataa(POSY[3]),
	.datab(\C1|VPOS [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\C1|LessThan6~5_cout ),
	.combout(),
	.cout(\C1|LessThan6~7_cout ));
// synopsys translate_off
defparam \C1|LessThan6~7 .lut_mask = 16'h002B;
defparam \C1|LessThan6~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y17_N18
fiftyfivenm_lcell_comb \C1|LessThan6~9 (
// Equation(s):
// \C1|LessThan6~9_cout  = CARRY((\C1|VPOS [4] & ((!\C1|LessThan6~7_cout ) # (!POSY[4]))) # (!\C1|VPOS [4] & (!POSY[4] & !\C1|LessThan6~7_cout )))

	.dataa(\C1|VPOS [4]),
	.datab(POSY[4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\C1|LessThan6~7_cout ),
	.combout(),
	.cout(\C1|LessThan6~9_cout ));
// synopsys translate_off
defparam \C1|LessThan6~9 .lut_mask = 16'h002B;
defparam \C1|LessThan6~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y17_N20
fiftyfivenm_lcell_comb \C1|LessThan6~11 (
// Equation(s):
// \C1|LessThan6~11_cout  = CARRY((\C1|VPOS [5] & (POSY[5] & !\C1|LessThan6~9_cout )) # (!\C1|VPOS [5] & ((POSY[5]) # (!\C1|LessThan6~9_cout ))))

	.dataa(\C1|VPOS [5]),
	.datab(POSY[5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\C1|LessThan6~9_cout ),
	.combout(),
	.cout(\C1|LessThan6~11_cout ));
// synopsys translate_off
defparam \C1|LessThan6~11 .lut_mask = 16'h004D;
defparam \C1|LessThan6~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y17_N22
fiftyfivenm_lcell_comb \C1|LessThan6~13 (
// Equation(s):
// \C1|LessThan6~13_cout  = CARRY((\C1|VPOS [6] & ((!\C1|LessThan6~11_cout ) # (!POSY[6]))) # (!\C1|VPOS [6] & (!POSY[6] & !\C1|LessThan6~11_cout )))

	.dataa(\C1|VPOS [6]),
	.datab(POSY[6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\C1|LessThan6~11_cout ),
	.combout(),
	.cout(\C1|LessThan6~13_cout ));
// synopsys translate_off
defparam \C1|LessThan6~13 .lut_mask = 16'h002B;
defparam \C1|LessThan6~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y17_N24
fiftyfivenm_lcell_comb \C1|LessThan6~15 (
// Equation(s):
// \C1|LessThan6~15_cout  = CARRY((\C1|VPOS [7] & (POSY[7] & !\C1|LessThan6~13_cout )) # (!\C1|VPOS [7] & ((POSY[7]) # (!\C1|LessThan6~13_cout ))))

	.dataa(\C1|VPOS [7]),
	.datab(POSY[7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\C1|LessThan6~13_cout ),
	.combout(),
	.cout(\C1|LessThan6~15_cout ));
// synopsys translate_off
defparam \C1|LessThan6~15 .lut_mask = 16'h004D;
defparam \C1|LessThan6~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y17_N26
fiftyfivenm_lcell_comb \C1|LessThan6~17 (
// Equation(s):
// \C1|LessThan6~17_cout  = CARRY((POSY[8] & (\C1|VPOS [8] & !\C1|LessThan6~15_cout )) # (!POSY[8] & ((\C1|VPOS [8]) # (!\C1|LessThan6~15_cout ))))

	.dataa(POSY[8]),
	.datab(\C1|VPOS [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\C1|LessThan6~15_cout ),
	.combout(),
	.cout(\C1|LessThan6~17_cout ));
// synopsys translate_off
defparam \C1|LessThan6~17 .lut_mask = 16'h004D;
defparam \C1|LessThan6~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y17_N28
fiftyfivenm_lcell_comb \C1|LessThan6~18 (
// Equation(s):
// \C1|LessThan6~18_combout  = (\C1|VPOS [9] & ((\C1|LessThan6~17_cout ) # (!POSY[9]))) # (!\C1|VPOS [9] & (\C1|LessThan6~17_cout  & !POSY[9]))

	.dataa(\C1|VPOS [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(POSY[9]),
	.cin(\C1|LessThan6~17_cout ),
	.combout(\C1|LessThan6~18_combout ),
	.cout());
// synopsys translate_off
defparam \C1|LessThan6~18 .lut_mask = 16'hA0FA;
defparam \C1|LessThan6~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y19_N8
fiftyfivenm_lcell_comb \C1|Add5~0 (
// Equation(s):
// \C1|Add5~0_combout  = (POSY[3] & (POSY[2] $ (VCC))) # (!POSY[3] & (POSY[2] & VCC))
// \C1|Add5~1  = CARRY((POSY[3] & POSY[2]))

	.dataa(POSY[3]),
	.datab(POSY[2]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\C1|Add5~0_combout ),
	.cout(\C1|Add5~1 ));
// synopsys translate_off
defparam \C1|Add5~0 .lut_mask = 16'h6688;
defparam \C1|Add5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y19_N10
fiftyfivenm_lcell_comb \C1|Add5~2 (
// Equation(s):
// \C1|Add5~2_combout  = (POSY[4] & (!\C1|Add5~1 )) # (!POSY[4] & ((\C1|Add5~1 ) # (GND)))
// \C1|Add5~3  = CARRY((!\C1|Add5~1 ) # (!POSY[4]))

	.dataa(gnd),
	.datab(POSY[4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\C1|Add5~1 ),
	.combout(\C1|Add5~2_combout ),
	.cout(\C1|Add5~3 ));
// synopsys translate_off
defparam \C1|Add5~2 .lut_mask = 16'h3C3F;
defparam \C1|Add5~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y19_N12
fiftyfivenm_lcell_comb \C1|Add5~4 (
// Equation(s):
// \C1|Add5~4_combout  = (POSY[5] & ((GND) # (!\C1|Add5~3 ))) # (!POSY[5] & (\C1|Add5~3  $ (GND)))
// \C1|Add5~5  = CARRY((POSY[5]) # (!\C1|Add5~3 ))

	.dataa(gnd),
	.datab(POSY[5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\C1|Add5~3 ),
	.combout(\C1|Add5~4_combout ),
	.cout(\C1|Add5~5 ));
// synopsys translate_off
defparam \C1|Add5~4 .lut_mask = 16'h3CCF;
defparam \C1|Add5~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y19_N14
fiftyfivenm_lcell_comb \C1|Add5~6 (
// Equation(s):
// \C1|Add5~6_combout  = (POSY[6] & (\C1|Add5~5  & VCC)) # (!POSY[6] & (!\C1|Add5~5 ))
// \C1|Add5~7  = CARRY((!POSY[6] & !\C1|Add5~5 ))

	.dataa(POSY[6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\C1|Add5~5 ),
	.combout(\C1|Add5~6_combout ),
	.cout(\C1|Add5~7 ));
// synopsys translate_off
defparam \C1|Add5~6 .lut_mask = 16'hA505;
defparam \C1|Add5~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y19_N16
fiftyfivenm_lcell_comb \C1|Add5~8 (
// Equation(s):
// \C1|Add5~8_combout  = (POSY[7] & (\C1|Add5~7  $ (GND))) # (!POSY[7] & (!\C1|Add5~7  & VCC))
// \C1|Add5~9  = CARRY((POSY[7] & !\C1|Add5~7 ))

	.dataa(POSY[7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\C1|Add5~7 ),
	.combout(\C1|Add5~8_combout ),
	.cout(\C1|Add5~9 ));
// synopsys translate_off
defparam \C1|Add5~8 .lut_mask = 16'hA50A;
defparam \C1|Add5~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y19_N18
fiftyfivenm_lcell_comb \C1|Add5~10 (
// Equation(s):
// \C1|Add5~10_combout  = (POSY[8] & (!\C1|Add5~9 )) # (!POSY[8] & ((\C1|Add5~9 ) # (GND)))
// \C1|Add5~11  = CARRY((!\C1|Add5~9 ) # (!POSY[8]))

	.dataa(POSY[8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\C1|Add5~9 ),
	.combout(\C1|Add5~10_combout ),
	.cout(\C1|Add5~11 ));
// synopsys translate_off
defparam \C1|Add5~10 .lut_mask = 16'h5A5F;
defparam \C1|Add5~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y19_N20
fiftyfivenm_lcell_comb \C1|Add5~12 (
// Equation(s):
// \C1|Add5~12_combout  = (POSY[9] & (\C1|Add5~11  $ (GND))) # (!POSY[9] & (!\C1|Add5~11  & VCC))
// \C1|Add5~13  = CARRY((POSY[9] & !\C1|Add5~11 ))

	.dataa(gnd),
	.datab(POSY[9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\C1|Add5~11 ),
	.combout(\C1|Add5~12_combout ),
	.cout(\C1|Add5~13 ));
// synopsys translate_off
defparam \C1|Add5~12 .lut_mask = 16'hC30C;
defparam \C1|Add5~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y19_N22
fiftyfivenm_lcell_comb \C1|Add5~14 (
// Equation(s):
// \C1|Add5~14_combout  = (POSY[10] & (!\C1|Add5~13 )) # (!POSY[10] & ((\C1|Add5~13 ) # (GND)))
// \C1|Add5~15  = CARRY((!\C1|Add5~13 ) # (!POSY[10]))

	.dataa(gnd),
	.datab(POSY[10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\C1|Add5~13 ),
	.combout(\C1|Add5~14_combout ),
	.cout(\C1|Add5~15 ));
// synopsys translate_off
defparam \C1|Add5~14 .lut_mask = 16'h3C3F;
defparam \C1|Add5~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y19_N24
fiftyfivenm_lcell_comb \C1|Add5~16 (
// Equation(s):
// \C1|Add5~16_combout  = !\C1|Add5~15 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\C1|Add5~15 ),
	.combout(\C1|Add5~16_combout ),
	.cout());
// synopsys translate_off
defparam \C1|Add5~16 .lut_mask = 16'h0F0F;
defparam \C1|Add5~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y19_N0
fiftyfivenm_lcell_comb \C1|LessThan7~1 (
// Equation(s):
// \C1|LessThan7~1_cout  = CARRY((!\C1|VPOS [1] & \POSY[1]~2_combout ))

	.dataa(\C1|VPOS [1]),
	.datab(\POSY[1]~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\C1|LessThan7~1_cout ));
// synopsys translate_off
defparam \C1|LessThan7~1 .lut_mask = 16'h0044;
defparam \C1|LessThan7~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y19_N2
fiftyfivenm_lcell_comb \C1|LessThan7~3 (
// Equation(s):
// \C1|LessThan7~3_cout  = CARRY((POSY[2] & ((\C1|VPOS [2]) # (!\C1|LessThan7~1_cout ))) # (!POSY[2] & (\C1|VPOS [2] & !\C1|LessThan7~1_cout )))

	.dataa(POSY[2]),
	.datab(\C1|VPOS [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\C1|LessThan7~1_cout ),
	.combout(),
	.cout(\C1|LessThan7~3_cout ));
// synopsys translate_off
defparam \C1|LessThan7~3 .lut_mask = 16'h008E;
defparam \C1|LessThan7~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y19_N4
fiftyfivenm_lcell_comb \C1|LessThan7~5 (
// Equation(s):
// \C1|LessThan7~5_cout  = CARRY((\C1|Add5~0_combout  & ((!\C1|LessThan7~3_cout ) # (!\C1|VPOS [3]))) # (!\C1|Add5~0_combout  & (!\C1|VPOS [3] & !\C1|LessThan7~3_cout )))

	.dataa(\C1|Add5~0_combout ),
	.datab(\C1|VPOS [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\C1|LessThan7~3_cout ),
	.combout(),
	.cout(\C1|LessThan7~5_cout ));
// synopsys translate_off
defparam \C1|LessThan7~5 .lut_mask = 16'h002B;
defparam \C1|LessThan7~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y19_N6
fiftyfivenm_lcell_comb \C1|LessThan7~7 (
// Equation(s):
// \C1|LessThan7~7_cout  = CARRY((\C1|Add5~2_combout  & (\C1|VPOS [4] & !\C1|LessThan7~5_cout )) # (!\C1|Add5~2_combout  & ((\C1|VPOS [4]) # (!\C1|LessThan7~5_cout ))))

	.dataa(\C1|Add5~2_combout ),
	.datab(\C1|VPOS [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\C1|LessThan7~5_cout ),
	.combout(),
	.cout(\C1|LessThan7~7_cout ));
// synopsys translate_off
defparam \C1|LessThan7~7 .lut_mask = 16'h004D;
defparam \C1|LessThan7~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y19_N8
fiftyfivenm_lcell_comb \C1|LessThan7~9 (
// Equation(s):
// \C1|LessThan7~9_cout  = CARRY((\C1|Add5~4_combout  & ((!\C1|LessThan7~7_cout ) # (!\C1|VPOS [5]))) # (!\C1|Add5~4_combout  & (!\C1|VPOS [5] & !\C1|LessThan7~7_cout )))

	.dataa(\C1|Add5~4_combout ),
	.datab(\C1|VPOS [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\C1|LessThan7~7_cout ),
	.combout(),
	.cout(\C1|LessThan7~9_cout ));
// synopsys translate_off
defparam \C1|LessThan7~9 .lut_mask = 16'h002B;
defparam \C1|LessThan7~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y19_N10
fiftyfivenm_lcell_comb \C1|LessThan7~11 (
// Equation(s):
// \C1|LessThan7~11_cout  = CARRY((\C1|Add5~6_combout  & (\C1|VPOS [6] & !\C1|LessThan7~9_cout )) # (!\C1|Add5~6_combout  & ((\C1|VPOS [6]) # (!\C1|LessThan7~9_cout ))))

	.dataa(\C1|Add5~6_combout ),
	.datab(\C1|VPOS [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\C1|LessThan7~9_cout ),
	.combout(),
	.cout(\C1|LessThan7~11_cout ));
// synopsys translate_off
defparam \C1|LessThan7~11 .lut_mask = 16'h004D;
defparam \C1|LessThan7~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y19_N12
fiftyfivenm_lcell_comb \C1|LessThan7~13 (
// Equation(s):
// \C1|LessThan7~13_cout  = CARRY((\C1|Add5~8_combout  & ((!\C1|LessThan7~11_cout ) # (!\C1|VPOS [7]))) # (!\C1|Add5~8_combout  & (!\C1|VPOS [7] & !\C1|LessThan7~11_cout )))

	.dataa(\C1|Add5~8_combout ),
	.datab(\C1|VPOS [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\C1|LessThan7~11_cout ),
	.combout(),
	.cout(\C1|LessThan7~13_cout ));
// synopsys translate_off
defparam \C1|LessThan7~13 .lut_mask = 16'h002B;
defparam \C1|LessThan7~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y19_N14
fiftyfivenm_lcell_comb \C1|LessThan7~15 (
// Equation(s):
// \C1|LessThan7~15_cout  = CARRY((\C1|VPOS [8] & ((!\C1|LessThan7~13_cout ) # (!\C1|Add5~10_combout ))) # (!\C1|VPOS [8] & (!\C1|Add5~10_combout  & !\C1|LessThan7~13_cout )))

	.dataa(\C1|VPOS [8]),
	.datab(\C1|Add5~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\C1|LessThan7~13_cout ),
	.combout(),
	.cout(\C1|LessThan7~15_cout ));
// synopsys translate_off
defparam \C1|LessThan7~15 .lut_mask = 16'h002B;
defparam \C1|LessThan7~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y19_N16
fiftyfivenm_lcell_comb \C1|LessThan7~16 (
// Equation(s):
// \C1|LessThan7~16_combout  = (\C1|VPOS [9] & (!\C1|LessThan7~15_cout  & \C1|Add5~12_combout )) # (!\C1|VPOS [9] & ((\C1|Add5~12_combout ) # (!\C1|LessThan7~15_cout )))

	.dataa(\C1|VPOS [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(\C1|Add5~12_combout ),
	.cin(\C1|LessThan7~15_cout ),
	.combout(\C1|LessThan7~16_combout ),
	.cout());
// synopsys translate_off
defparam \C1|LessThan7~16 .lut_mask = 16'h5F05;
defparam \C1|LessThan7~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y19_N26
fiftyfivenm_lcell_comb \C2|G2~0 (
// Equation(s):
// \C2|G2~0_combout  = (!POSY[10] & ((\C1|Add5~16_combout ) # ((\C1|Add5~14_combout ) # (\C1|LessThan7~16_combout ))))

	.dataa(\C1|Add5~16_combout ),
	.datab(\C1|Add5~14_combout ),
	.datac(POSY[10]),
	.datad(\C1|LessThan7~16_combout ),
	.cin(gnd),
	.combout(\C2|G2~0_combout ),
	.cout());
// synopsys translate_off
defparam \C2|G2~0 .lut_mask = 16'h0F0E;
defparam \C2|G2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y19_N4
fiftyfivenm_lcell_comb \LessThan2~0 (
// Equation(s):
// \LessThan2~0_combout  = (POSX[8] & (POSX[9] & (POSX[6] & POSX[7])))

	.dataa(POSX[8]),
	.datab(POSX[9]),
	.datac(POSX[6]),
	.datad(POSX[7]),
	.cin(gnd),
	.combout(\LessThan2~0_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan2~0 .lut_mask = 16'h8000;
defparam \LessThan2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y19_N12
fiftyfivenm_lcell_comb \Add1~0 (
// Equation(s):
// \Add1~0_combout  = (POSX[2] & (\POSX[1]~0_combout  $ (VCC))) # (!POSX[2] & (\POSX[1]~0_combout  & VCC))
// \Add1~1  = CARRY((POSX[2] & \POSX[1]~0_combout ))

	.dataa(POSX[2]),
	.datab(\POSX[1]~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Add1~0_combout ),
	.cout(\Add1~1 ));
// synopsys translate_off
defparam \Add1~0 .lut_mask = 16'h6688;
defparam \Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y19_N22
fiftyfivenm_lcell_comb \POSX[2] (
// Equation(s):
// POSX[2] = (!\LessThan2~2_combout  & ((GLOBAL(\Equal0~8clkctrl_outclk ) & (POSX[2])) # (!GLOBAL(\Equal0~8clkctrl_outclk ) & ((\Add1~0_combout )))))

	.dataa(POSX[2]),
	.datab(\Add1~0_combout ),
	.datac(\Equal0~8clkctrl_outclk ),
	.datad(\LessThan2~2_combout ),
	.cin(gnd),
	.combout(POSX[2]),
	.cout());
// synopsys translate_off
defparam \POSX[2] .lut_mask = 16'h00AC;
defparam \POSX[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y19_N14
fiftyfivenm_lcell_comb \Add1~2 (
// Equation(s):
// \Add1~2_combout  = (POSX[3] & (\Add1~1  & VCC)) # (!POSX[3] & (!\Add1~1 ))
// \Add1~3  = CARRY((!POSX[3] & !\Add1~1 ))

	.dataa(gnd),
	.datab(POSX[3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~1 ),
	.combout(\Add1~2_combout ),
	.cout(\Add1~3 ));
// synopsys translate_off
defparam \Add1~2 .lut_mask = 16'hC303;
defparam \Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y19_N16
fiftyfivenm_lcell_comb \POSX[3] (
// Equation(s):
// POSX[3] = (\LessThan2~2_combout ) # ((GLOBAL(\Equal0~8clkctrl_outclk ) & (POSX[3])) # (!GLOBAL(\Equal0~8clkctrl_outclk ) & ((\Add1~2_combout ))))

	.dataa(POSX[3]),
	.datab(\Add1~2_combout ),
	.datac(\Equal0~8clkctrl_outclk ),
	.datad(\LessThan2~2_combout ),
	.cin(gnd),
	.combout(POSX[3]),
	.cout());
// synopsys translate_off
defparam \POSX[3] .lut_mask = 16'hFFAC;
defparam \POSX[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y19_N16
fiftyfivenm_lcell_comb \Add1~4 (
// Equation(s):
// \Add1~4_combout  = (POSX[4] & (\Add1~3  $ (GND))) # (!POSX[4] & (!\Add1~3  & VCC))
// \Add1~5  = CARRY((POSX[4] & !\Add1~3 ))

	.dataa(gnd),
	.datab(POSX[4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~3 ),
	.combout(\Add1~4_combout ),
	.cout(\Add1~5 ));
// synopsys translate_off
defparam \Add1~4 .lut_mask = 16'hC30C;
defparam \Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y19_N18
fiftyfivenm_lcell_comb \POSX[4] (
// Equation(s):
// POSX[4] = (!\LessThan2~2_combout  & ((GLOBAL(\Equal0~8clkctrl_outclk ) & (POSX[4])) # (!GLOBAL(\Equal0~8clkctrl_outclk ) & ((\Add1~4_combout )))))

	.dataa(\Equal0~8clkctrl_outclk ),
	.datab(POSX[4]),
	.datac(\Add1~4_combout ),
	.datad(\LessThan2~2_combout ),
	.cin(gnd),
	.combout(POSX[4]),
	.cout());
// synopsys translate_off
defparam \POSX[4] .lut_mask = 16'h00D8;
defparam \POSX[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y19_N18
fiftyfivenm_lcell_comb \Add1~6 (
// Equation(s):
// \Add1~6_combout  = (POSX[5] & (!\Add1~5 )) # (!POSX[5] & ((\Add1~5 ) # (GND)))
// \Add1~7  = CARRY((!\Add1~5 ) # (!POSX[5]))

	.dataa(gnd),
	.datab(POSX[5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~5 ),
	.combout(\Add1~6_combout ),
	.cout(\Add1~7 ));
// synopsys translate_off
defparam \Add1~6 .lut_mask = 16'h3C3F;
defparam \Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y19_N12
fiftyfivenm_lcell_comb \POSX[5] (
// Equation(s):
// POSX[5] = (!\LessThan2~2_combout  & ((GLOBAL(\Equal0~8clkctrl_outclk ) & (POSX[5])) # (!GLOBAL(\Equal0~8clkctrl_outclk ) & ((\Add1~6_combout )))))

	.dataa(\Equal0~8clkctrl_outclk ),
	.datab(POSX[5]),
	.datac(\Add1~6_combout ),
	.datad(\LessThan2~2_combout ),
	.cin(gnd),
	.combout(POSX[5]),
	.cout());
// synopsys translate_off
defparam \POSX[5] .lut_mask = 16'h00D8;
defparam \POSX[5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y19_N10
fiftyfivenm_lcell_comb \LessThan2~1 (
// Equation(s):
// \LessThan2~1_combout  = (POSX[5]) # ((POSX[4]) # ((POSX[2]) # (POSX[3])))

	.dataa(POSX[5]),
	.datab(POSX[4]),
	.datac(POSX[2]),
	.datad(POSX[3]),
	.cin(gnd),
	.combout(\LessThan2~1_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan2~1 .lut_mask = 16'hFFFE;
defparam \LessThan2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y19_N30
fiftyfivenm_lcell_comb \POSX[1]~0 (
// Equation(s):
// \POSX[1]~0_combout  = (\POSX[1]~0_combout  & ((\LessThan2~0_combout ) # ((\Equal0~8_combout )))) # (!\POSX[1]~0_combout  & (((\LessThan2~0_combout  & \LessThan2~1_combout )) # (!\Equal0~8_combout )))

	.dataa(\POSX[1]~0_combout ),
	.datab(\LessThan2~0_combout ),
	.datac(\LessThan2~1_combout ),
	.datad(\Equal0~8_combout ),
	.cin(gnd),
	.combout(\POSX[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \POSX[1]~0 .lut_mask = 16'hEADD;
defparam \POSX[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y19_N2
fiftyfivenm_lcell_comb \LessThan2~2 (
// Equation(s):
// \LessThan2~2_combout  = (\LessThan2~0_combout  & ((\POSX[1]~0_combout ) # (\LessThan2~1_combout )))

	.dataa(gnd),
	.datab(\POSX[1]~0_combout ),
	.datac(\LessThan2~0_combout ),
	.datad(\LessThan2~1_combout ),
	.cin(gnd),
	.combout(\LessThan2~2_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan2~2 .lut_mask = 16'hF0C0;
defparam \LessThan2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y19_N20
fiftyfivenm_lcell_comb \Add1~8 (
// Equation(s):
// \Add1~8_combout  = (POSX[6] & (\Add1~7  $ (GND))) # (!POSX[6] & (!\Add1~7  & VCC))
// \Add1~9  = CARRY((POSX[6] & !\Add1~7 ))

	.dataa(POSX[6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~7 ),
	.combout(\Add1~8_combout ),
	.cout(\Add1~9 ));
// synopsys translate_off
defparam \Add1~8 .lut_mask = 16'hA50A;
defparam \Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y19_N8
fiftyfivenm_lcell_comb \POSX[6] (
// Equation(s):
// POSX[6] = (!\LessThan2~2_combout  & ((GLOBAL(\Equal0~8clkctrl_outclk ) & (POSX[6])) # (!GLOBAL(\Equal0~8clkctrl_outclk ) & ((\Add1~8_combout )))))

	.dataa(POSX[6]),
	.datab(\LessThan2~2_combout ),
	.datac(\Equal0~8clkctrl_outclk ),
	.datad(\Add1~8_combout ),
	.cin(gnd),
	.combout(POSX[6]),
	.cout());
// synopsys translate_off
defparam \POSX[6] .lut_mask = 16'h2320;
defparam \POSX[6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y19_N22
fiftyfivenm_lcell_comb \Add1~10 (
// Equation(s):
// \Add1~10_combout  = (POSX[7] & (!\Add1~9 )) # (!POSX[7] & ((\Add1~9 ) # (GND)))
// \Add1~11  = CARRY((!\Add1~9 ) # (!POSX[7]))

	.dataa(gnd),
	.datab(POSX[7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~9 ),
	.combout(\Add1~10_combout ),
	.cout(\Add1~11 ));
// synopsys translate_off
defparam \Add1~10 .lut_mask = 16'h3C3F;
defparam \Add1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y19_N0
fiftyfivenm_lcell_comb \POSX[7] (
// Equation(s):
// POSX[7] = (!\LessThan2~2_combout  & ((GLOBAL(\Equal0~8clkctrl_outclk ) & ((POSX[7]))) # (!GLOBAL(\Equal0~8clkctrl_outclk ) & (\Add1~10_combout ))))

	.dataa(\Add1~10_combout ),
	.datab(POSX[7]),
	.datac(\Equal0~8clkctrl_outclk ),
	.datad(\LessThan2~2_combout ),
	.cin(gnd),
	.combout(POSX[7]),
	.cout());
// synopsys translate_off
defparam \POSX[7] .lut_mask = 16'h00CA;
defparam \POSX[7] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y19_N24
fiftyfivenm_lcell_comb \Add1~12 (
// Equation(s):
// \Add1~12_combout  = (POSX[8] & (\Add1~11  $ (GND))) # (!POSX[8] & (!\Add1~11  & VCC))
// \Add1~13  = CARRY((POSX[8] & !\Add1~11 ))

	.dataa(gnd),
	.datab(POSX[8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~11 ),
	.combout(\Add1~12_combout ),
	.cout(\Add1~13 ));
// synopsys translate_off
defparam \Add1~12 .lut_mask = 16'hC30C;
defparam \Add1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y19_N10
fiftyfivenm_lcell_comb \POSX[8] (
// Equation(s):
// POSX[8] = (!\LessThan2~2_combout  & ((GLOBAL(\Equal0~8clkctrl_outclk ) & ((POSX[8]))) # (!GLOBAL(\Equal0~8clkctrl_outclk ) & (\Add1~12_combout ))))

	.dataa(\Add1~12_combout ),
	.datab(POSX[8]),
	.datac(\Equal0~8clkctrl_outclk ),
	.datad(\LessThan2~2_combout ),
	.cin(gnd),
	.combout(POSX[8]),
	.cout());
// synopsys translate_off
defparam \POSX[8] .lut_mask = 16'h00CA;
defparam \POSX[8] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y19_N26
fiftyfivenm_lcell_comb \Add1~14 (
// Equation(s):
// \Add1~14_combout  = \Add1~13  $ (POSX[9])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(POSX[9]),
	.cin(\Add1~13 ),
	.combout(\Add1~14_combout ),
	.cout());
// synopsys translate_off
defparam \Add1~14 .lut_mask = 16'h0FF0;
defparam \Add1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y19_N28
fiftyfivenm_lcell_comb \POSX[9] (
// Equation(s):
// POSX[9] = (!\LessThan2~2_combout  & ((GLOBAL(\Equal0~8clkctrl_outclk ) & ((POSX[9]))) # (!GLOBAL(\Equal0~8clkctrl_outclk ) & (\Add1~14_combout ))))

	.dataa(\Add1~14_combout ),
	.datab(POSX[9]),
	.datac(\Equal0~8clkctrl_outclk ),
	.datad(\LessThan2~2_combout ),
	.cin(gnd),
	.combout(POSX[9]),
	.cout());
// synopsys translate_off
defparam \POSX[9] .lut_mask = 16'h00CA;
defparam \POSX[9] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y19_N12
fiftyfivenm_lcell_comb \C1|Add4~0 (
// Equation(s):
// \C1|Add4~0_combout  = (POSX[3] & (POSX[2] $ (VCC))) # (!POSX[3] & (POSX[2] & VCC))
// \C1|Add4~1  = CARRY((POSX[3] & POSX[2]))

	.dataa(POSX[3]),
	.datab(POSX[2]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\C1|Add4~0_combout ),
	.cout(\C1|Add4~1 ));
// synopsys translate_off
defparam \C1|Add4~0 .lut_mask = 16'h6688;
defparam \C1|Add4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y19_N14
fiftyfivenm_lcell_comb \C1|Add4~2 (
// Equation(s):
// \C1|Add4~2_combout  = (POSX[4] & (!\C1|Add4~1 )) # (!POSX[4] & ((\C1|Add4~1 ) # (GND)))
// \C1|Add4~3  = CARRY((!\C1|Add4~1 ) # (!POSX[4]))

	.dataa(gnd),
	.datab(POSX[4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\C1|Add4~1 ),
	.combout(\C1|Add4~2_combout ),
	.cout(\C1|Add4~3 ));
// synopsys translate_off
defparam \C1|Add4~2 .lut_mask = 16'h3C3F;
defparam \C1|Add4~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y19_N16
fiftyfivenm_lcell_comb \C1|Add4~4 (
// Equation(s):
// \C1|Add4~4_combout  = (POSX[5] & ((GND) # (!\C1|Add4~3 ))) # (!POSX[5] & (\C1|Add4~3  $ (GND)))
// \C1|Add4~5  = CARRY((POSX[5]) # (!\C1|Add4~3 ))

	.dataa(POSX[5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\C1|Add4~3 ),
	.combout(\C1|Add4~4_combout ),
	.cout(\C1|Add4~5 ));
// synopsys translate_off
defparam \C1|Add4~4 .lut_mask = 16'h5AAF;
defparam \C1|Add4~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y19_N18
fiftyfivenm_lcell_comb \C1|Add4~6 (
// Equation(s):
// \C1|Add4~6_combout  = (POSX[6] & (\C1|Add4~5  & VCC)) # (!POSX[6] & (!\C1|Add4~5 ))
// \C1|Add4~7  = CARRY((!POSX[6] & !\C1|Add4~5 ))

	.dataa(gnd),
	.datab(POSX[6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\C1|Add4~5 ),
	.combout(\C1|Add4~6_combout ),
	.cout(\C1|Add4~7 ));
// synopsys translate_off
defparam \C1|Add4~6 .lut_mask = 16'hC303;
defparam \C1|Add4~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y19_N20
fiftyfivenm_lcell_comb \C1|Add4~8 (
// Equation(s):
// \C1|Add4~8_combout  = (POSX[7] & (\C1|Add4~7  $ (GND))) # (!POSX[7] & (!\C1|Add4~7  & VCC))
// \C1|Add4~9  = CARRY((POSX[7] & !\C1|Add4~7 ))

	.dataa(POSX[7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\C1|Add4~7 ),
	.combout(\C1|Add4~8_combout ),
	.cout(\C1|Add4~9 ));
// synopsys translate_off
defparam \C1|Add4~8 .lut_mask = 16'hA50A;
defparam \C1|Add4~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y19_N22
fiftyfivenm_lcell_comb \C1|Add4~10 (
// Equation(s):
// \C1|Add4~10_combout  = (POSX[8] & (!\C1|Add4~9 )) # (!POSX[8] & ((\C1|Add4~9 ) # (GND)))
// \C1|Add4~11  = CARRY((!\C1|Add4~9 ) # (!POSX[8]))

	.dataa(POSX[8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\C1|Add4~9 ),
	.combout(\C1|Add4~10_combout ),
	.cout(\C1|Add4~11 ));
// synopsys translate_off
defparam \C1|Add4~10 .lut_mask = 16'h5A5F;
defparam \C1|Add4~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y19_N24
fiftyfivenm_lcell_comb \C1|Add4~12 (
// Equation(s):
// \C1|Add4~12_combout  = (POSX[9] & (\C1|Add4~11  $ (GND))) # (!POSX[9] & (!\C1|Add4~11  & VCC))
// \C1|Add4~13  = CARRY((POSX[9] & !\C1|Add4~11 ))

	.dataa(POSX[9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\C1|Add4~11 ),
	.combout(\C1|Add4~12_combout ),
	.cout(\C1|Add4~13 ));
// synopsys translate_off
defparam \C1|Add4~12 .lut_mask = 16'hA50A;
defparam \C1|Add4~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y19_N26
fiftyfivenm_lcell_comb \C1|Add4~14 (
// Equation(s):
// \C1|Add4~14_combout  = \C1|Add4~13 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\C1|Add4~13 ),
	.combout(\C1|Add4~14_combout ),
	.cout());
// synopsys translate_off
defparam \C1|Add4~14 .lut_mask = 16'hF0F0;
defparam \C1|Add4~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y19_N6
fiftyfivenm_lcell_comb \C1|LessThan5~1 (
// Equation(s):
// \C1|LessThan5~1_cout  = CARRY((\POSX[1]~0_combout  & !\C1|HPOS [1]))

	.dataa(\POSX[1]~0_combout ),
	.datab(\C1|HPOS [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\C1|LessThan5~1_cout ));
// synopsys translate_off
defparam \C1|LessThan5~1 .lut_mask = 16'h0022;
defparam \C1|LessThan5~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y19_N8
fiftyfivenm_lcell_comb \C1|LessThan5~3 (
// Equation(s):
// \C1|LessThan5~3_cout  = CARRY((\C1|HPOS [2] & ((POSX[2]) # (!\C1|LessThan5~1_cout ))) # (!\C1|HPOS [2] & (POSX[2] & !\C1|LessThan5~1_cout )))

	.dataa(\C1|HPOS [2]),
	.datab(POSX[2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\C1|LessThan5~1_cout ),
	.combout(),
	.cout(\C1|LessThan5~3_cout ));
// synopsys translate_off
defparam \C1|LessThan5~3 .lut_mask = 16'h008E;
defparam \C1|LessThan5~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y19_N10
fiftyfivenm_lcell_comb \C1|LessThan5~5 (
// Equation(s):
// \C1|LessThan5~5_cout  = CARRY((\C1|Add4~0_combout  & ((!\C1|LessThan5~3_cout ) # (!\C1|HPOS [3]))) # (!\C1|Add4~0_combout  & (!\C1|HPOS [3] & !\C1|LessThan5~3_cout )))

	.dataa(\C1|Add4~0_combout ),
	.datab(\C1|HPOS [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\C1|LessThan5~3_cout ),
	.combout(),
	.cout(\C1|LessThan5~5_cout ));
// synopsys translate_off
defparam \C1|LessThan5~5 .lut_mask = 16'h002B;
defparam \C1|LessThan5~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y19_N12
fiftyfivenm_lcell_comb \C1|LessThan5~7 (
// Equation(s):
// \C1|LessThan5~7_cout  = CARRY((\C1|Add4~2_combout  & (\C1|HPOS [4] & !\C1|LessThan5~5_cout )) # (!\C1|Add4~2_combout  & ((\C1|HPOS [4]) # (!\C1|LessThan5~5_cout ))))

	.dataa(\C1|Add4~2_combout ),
	.datab(\C1|HPOS [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\C1|LessThan5~5_cout ),
	.combout(),
	.cout(\C1|LessThan5~7_cout ));
// synopsys translate_off
defparam \C1|LessThan5~7 .lut_mask = 16'h004D;
defparam \C1|LessThan5~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y19_N14
fiftyfivenm_lcell_comb \C1|LessThan5~9 (
// Equation(s):
// \C1|LessThan5~9_cout  = CARRY((\C1|Add4~4_combout  & ((!\C1|LessThan5~7_cout ) # (!\C1|HPOS [5]))) # (!\C1|Add4~4_combout  & (!\C1|HPOS [5] & !\C1|LessThan5~7_cout )))

	.dataa(\C1|Add4~4_combout ),
	.datab(\C1|HPOS [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\C1|LessThan5~7_cout ),
	.combout(),
	.cout(\C1|LessThan5~9_cout ));
// synopsys translate_off
defparam \C1|LessThan5~9 .lut_mask = 16'h002B;
defparam \C1|LessThan5~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y19_N16
fiftyfivenm_lcell_comb \C1|LessThan5~11 (
// Equation(s):
// \C1|LessThan5~11_cout  = CARRY((\C1|HPOS [6] & ((!\C1|LessThan5~9_cout ) # (!\C1|Add4~6_combout ))) # (!\C1|HPOS [6] & (!\C1|Add4~6_combout  & !\C1|LessThan5~9_cout )))

	.dataa(\C1|HPOS [6]),
	.datab(\C1|Add4~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\C1|LessThan5~9_cout ),
	.combout(),
	.cout(\C1|LessThan5~11_cout ));
// synopsys translate_off
defparam \C1|LessThan5~11 .lut_mask = 16'h002B;
defparam \C1|LessThan5~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y19_N18
fiftyfivenm_lcell_comb \C1|LessThan5~13 (
// Equation(s):
// \C1|LessThan5~13_cout  = CARRY((\C1|HPOS [7] & (\C1|Add4~8_combout  & !\C1|LessThan5~11_cout )) # (!\C1|HPOS [7] & ((\C1|Add4~8_combout ) # (!\C1|LessThan5~11_cout ))))

	.dataa(\C1|HPOS [7]),
	.datab(\C1|Add4~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\C1|LessThan5~11_cout ),
	.combout(),
	.cout(\C1|LessThan5~13_cout ));
// synopsys translate_off
defparam \C1|LessThan5~13 .lut_mask = 16'h004D;
defparam \C1|LessThan5~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y19_N20
fiftyfivenm_lcell_comb \C1|LessThan5~15 (
// Equation(s):
// \C1|LessThan5~15_cout  = CARRY((\C1|HPOS [8] & ((!\C1|LessThan5~13_cout ) # (!\C1|Add4~10_combout ))) # (!\C1|HPOS [8] & (!\C1|Add4~10_combout  & !\C1|LessThan5~13_cout )))

	.dataa(\C1|HPOS [8]),
	.datab(\C1|Add4~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\C1|LessThan5~13_cout ),
	.combout(),
	.cout(\C1|LessThan5~15_cout ));
// synopsys translate_off
defparam \C1|LessThan5~15 .lut_mask = 16'h002B;
defparam \C1|LessThan5~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y19_N22
fiftyfivenm_lcell_comb \C1|LessThan5~16 (
// Equation(s):
// \C1|LessThan5~16_combout  = (\C1|HPOS [9] & (!\C1|LessThan5~15_cout  & \C1|Add4~12_combout )) # (!\C1|HPOS [9] & ((\C1|Add4~12_combout ) # (!\C1|LessThan5~15_cout )))

	.dataa(gnd),
	.datab(\C1|HPOS [9]),
	.datac(gnd),
	.datad(\C1|Add4~12_combout ),
	.cin(\C1|LessThan5~15_cout ),
	.combout(\C1|LessThan5~16_combout ),
	.cout());
// synopsys translate_off
defparam \C1|LessThan5~16 .lut_mask = 16'h3F03;
defparam \C1|LessThan5~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y19_N12
fiftyfivenm_lcell_comb \C1|LessThan4~1 (
// Equation(s):
// \C1|LessThan4~1_cout  = CARRY(\C1|HPOS [0])

	.dataa(\C1|HPOS [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\C1|LessThan4~1_cout ));
// synopsys translate_off
defparam \C1|LessThan4~1 .lut_mask = 16'h00AA;
defparam \C1|LessThan4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y19_N14
fiftyfivenm_lcell_comb \C1|LessThan4~3 (
// Equation(s):
// \C1|LessThan4~3_cout  = CARRY((\POSX[1]~0_combout  & ((!\C1|LessThan4~1_cout ) # (!\C1|HPOS [1]))) # (!\POSX[1]~0_combout  & (!\C1|HPOS [1] & !\C1|LessThan4~1_cout )))

	.dataa(\POSX[1]~0_combout ),
	.datab(\C1|HPOS [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\C1|LessThan4~1_cout ),
	.combout(),
	.cout(\C1|LessThan4~3_cout ));
// synopsys translate_off
defparam \C1|LessThan4~3 .lut_mask = 16'h002B;
defparam \C1|LessThan4~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y19_N16
fiftyfivenm_lcell_comb \C1|LessThan4~5 (
// Equation(s):
// \C1|LessThan4~5_cout  = CARRY((\C1|HPOS [2] & ((!\C1|LessThan4~3_cout ) # (!POSX[2]))) # (!\C1|HPOS [2] & (!POSX[2] & !\C1|LessThan4~3_cout )))

	.dataa(\C1|HPOS [2]),
	.datab(POSX[2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\C1|LessThan4~3_cout ),
	.combout(),
	.cout(\C1|LessThan4~5_cout ));
// synopsys translate_off
defparam \C1|LessThan4~5 .lut_mask = 16'h002B;
defparam \C1|LessThan4~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y19_N18
fiftyfivenm_lcell_comb \C1|LessThan4~7 (
// Equation(s):
// \C1|LessThan4~7_cout  = CARRY((\C1|HPOS [3] & (POSX[3] & !\C1|LessThan4~5_cout )) # (!\C1|HPOS [3] & ((POSX[3]) # (!\C1|LessThan4~5_cout ))))

	.dataa(\C1|HPOS [3]),
	.datab(POSX[3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\C1|LessThan4~5_cout ),
	.combout(),
	.cout(\C1|LessThan4~7_cout ));
// synopsys translate_off
defparam \C1|LessThan4~7 .lut_mask = 16'h004D;
defparam \C1|LessThan4~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y19_N20
fiftyfivenm_lcell_comb \C1|LessThan4~9 (
// Equation(s):
// \C1|LessThan4~9_cout  = CARRY((POSX[4] & (\C1|HPOS [4] & !\C1|LessThan4~7_cout )) # (!POSX[4] & ((\C1|HPOS [4]) # (!\C1|LessThan4~7_cout ))))

	.dataa(POSX[4]),
	.datab(\C1|HPOS [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\C1|LessThan4~7_cout ),
	.combout(),
	.cout(\C1|LessThan4~9_cout ));
// synopsys translate_off
defparam \C1|LessThan4~9 .lut_mask = 16'h004D;
defparam \C1|LessThan4~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y19_N22
fiftyfivenm_lcell_comb \C1|LessThan4~11 (
// Equation(s):
// \C1|LessThan4~11_cout  = CARRY((\C1|HPOS [5] & (POSX[5] & !\C1|LessThan4~9_cout )) # (!\C1|HPOS [5] & ((POSX[5]) # (!\C1|LessThan4~9_cout ))))

	.dataa(\C1|HPOS [5]),
	.datab(POSX[5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\C1|LessThan4~9_cout ),
	.combout(),
	.cout(\C1|LessThan4~11_cout ));
// synopsys translate_off
defparam \C1|LessThan4~11 .lut_mask = 16'h004D;
defparam \C1|LessThan4~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y19_N24
fiftyfivenm_lcell_comb \C1|LessThan4~13 (
// Equation(s):
// \C1|LessThan4~13_cout  = CARRY((POSX[6] & (\C1|HPOS [6] & !\C1|LessThan4~11_cout )) # (!POSX[6] & ((\C1|HPOS [6]) # (!\C1|LessThan4~11_cout ))))

	.dataa(POSX[6]),
	.datab(\C1|HPOS [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\C1|LessThan4~11_cout ),
	.combout(),
	.cout(\C1|LessThan4~13_cout ));
// synopsys translate_off
defparam \C1|LessThan4~13 .lut_mask = 16'h004D;
defparam \C1|LessThan4~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y19_N26
fiftyfivenm_lcell_comb \C1|LessThan4~15 (
// Equation(s):
// \C1|LessThan4~15_cout  = CARRY((POSX[7] & ((!\C1|LessThan4~13_cout ) # (!\C1|HPOS [7]))) # (!POSX[7] & (!\C1|HPOS [7] & !\C1|LessThan4~13_cout )))

	.dataa(POSX[7]),
	.datab(\C1|HPOS [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\C1|LessThan4~13_cout ),
	.combout(),
	.cout(\C1|LessThan4~15_cout ));
// synopsys translate_off
defparam \C1|LessThan4~15 .lut_mask = 16'h002B;
defparam \C1|LessThan4~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y19_N28
fiftyfivenm_lcell_comb \C1|LessThan4~17 (
// Equation(s):
// \C1|LessThan4~17_cout  = CARRY((POSX[8] & (\C1|HPOS [8] & !\C1|LessThan4~15_cout )) # (!POSX[8] & ((\C1|HPOS [8]) # (!\C1|LessThan4~15_cout ))))

	.dataa(POSX[8]),
	.datab(\C1|HPOS [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\C1|LessThan4~15_cout ),
	.combout(),
	.cout(\C1|LessThan4~17_cout ));
// synopsys translate_off
defparam \C1|LessThan4~17 .lut_mask = 16'h004D;
defparam \C1|LessThan4~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y19_N30
fiftyfivenm_lcell_comb \C1|LessThan4~18 (
// Equation(s):
// \C1|LessThan4~18_combout  = (\C1|HPOS [9] & ((\C1|LessThan4~17_cout ) # (!POSX[9]))) # (!\C1|HPOS [9] & (\C1|LessThan4~17_cout  & !POSX[9]))

	.dataa(\C1|HPOS [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(POSX[9]),
	.cin(\C1|LessThan4~17_cout ),
	.combout(\C1|LessThan4~18_combout ),
	.cout());
// synopsys translate_off
defparam \C1|LessThan4~18 .lut_mask = 16'hA0FA;
defparam \C1|LessThan4~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y19_N2
fiftyfivenm_lcell_comb \C3|g3~0 (
// Equation(s):
// \C3|g3~0_combout  = (\C1|LessThan4~18_combout  & ((\C1|Add4~14_combout ) # (\C1|LessThan5~16_combout )))

	.dataa(\C1|Add4~14_combout ),
	.datab(gnd),
	.datac(\C1|LessThan5~16_combout ),
	.datad(\C1|LessThan4~18_combout ),
	.cin(gnd),
	.combout(\C3|g3~0_combout ),
	.cout());
// synopsys translate_off
defparam \C3|g3~0 .lut_mask = 16'hFA00;
defparam \C3|g3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y19_N28
fiftyfivenm_lcell_comb \C1|R[0]~0 (
// Equation(s):
// \C1|R[0]~0_combout  = (\SW[0]~input_o  & (((!\C3|g3~0_combout ) # (!\C2|G2~0_combout )) # (!\C1|LessThan6~18_combout )))

	.dataa(\SW[0]~input_o ),
	.datab(\C1|LessThan6~18_combout ),
	.datac(\C2|G2~0_combout ),
	.datad(\C3|g3~0_combout ),
	.cin(gnd),
	.combout(\C1|R[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \C1|R[0]~0 .lut_mask = 16'h2AAA;
defparam \C1|R[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y19_N4
fiftyfivenm_lcell_comb \C1|R~9 (
// Equation(s):
// \C1|R~9_combout  = (\C1|R~2_combout  & (\C1|R~8_combout  & (!\C1|process_0~12_combout  & !\C1|R[0]~0_combout )))

	.dataa(\C1|R~2_combout ),
	.datab(\C1|R~8_combout ),
	.datac(\C1|process_0~12_combout ),
	.datad(\C1|R[0]~0_combout ),
	.cin(gnd),
	.combout(\C1|R~9_combout ),
	.cout());
// synopsys translate_off
defparam \C1|R~9 .lut_mask = 16'h0008;
defparam \C1|R~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y19_N5
dffeas \C1|R[0] (
	.clk(\C|altpll_0|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(\C1|R~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\C1|R [0]),
	.prn(vcc));
// synopsys translate_off
defparam \C1|R[0] .is_wysiwyg = "true";
defparam \C1|R[0] .power_up = "low";
// synopsys translate_on

// Location: M9K_X33_Y25_N0
fiftyfivenm_ram_block \c0|altsyncram_component|auto_generated|ram_block1a6 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\C|altpll_0|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\c0|altsyncram_component|auto_generated|rden_decode|w_anode406w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\C1|address [12],\C1|address [11],\C1|address [10],\C1|address [9],\C1|address [8],\C1|address [7],\C1|address [6],\C1|address [5],\C1|address [4],\C1|address [3],\C1|address [2],\C1|address [1],\C1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\c0|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \c0|altsyncram_component|auto_generated|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \c0|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \c0|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \c0|altsyncram_component|auto_generated|ram_block1a6 .init_file = "../../../Users/Marcin/Documents/MATLAB/logo.mif";
defparam \c0|altsyncram_component|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \c0|altsyncram_component|auto_generated|ram_block1a6 .logical_ram_name = "rom2:c0|altsyncram:altsyncram_component|altsyncram_1qt3:auto_generated|ALTSYNCRAM";
defparam \c0|altsyncram_component|auto_generated|ram_block1a6 .operation_mode = "rom";
defparam \c0|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \c0|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_width = 13;
defparam \c0|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \c0|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \c0|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clock = "clock0";
defparam \c0|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \c0|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \c0|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \c0|altsyncram_component|auto_generated|ram_block1a6 .port_a_last_address = 8191;
defparam \c0|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 65536;
defparam \c0|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_width = 8;
defparam \c0|altsyncram_component|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \c0|altsyncram_component|auto_generated|ram_block1a6 .port_a_write_enable_clock = "none";
defparam \c0|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_width = 13;
defparam \c0|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \c0|altsyncram_component|auto_generated|ram_block1a6 .ram_block_type = "M9K";
defparam \c0|altsyncram_component|auto_generated|ram_block1a6 .mem_init3 = 2048'h07BF01FFFFDFDCFFFFC07CF00000007FFFFFFFFF0000000F7E01FFFFFD7FFFFF00F9C0000001FFFFFFFFFF8000000E7C00FFFFEFBFFFF801F38000000FFFFFFFFFFF80000008F800FFFFDFFFFFE003E20000003FFFFFFFFFFFC0006001F0007FFFBEFFFF0007C0030001FFFFFFFFFFFFC001E003E0007FFFFBFFFC000F800F0007FFFFFFFFFFFFE00FF007C0003FFFBFFFE0001E007F803FFFFFFFFFFFFFE03FF00780003FFFFFFF80003C01FF80FFFFFFFFFFFFFFE0FFF80F00003FFFFFFE0000780FFF83FFFFFFFFFFFFFFF3FFF80C00003FFFFFF80000E03FFFDFFFFFFFFFFFFFFFFFFFF80800007FFFFFF0000080FFFFFFFFFFFFFFFFFFFFFFFFFC000000;
defparam \c0|altsyncram_component|auto_generated|ram_block1a6 .mem_init2 = 2048'hFFFFFFE0000007FFFFFFFFFFFFFFFFFFFFFFFFFC000003FFFFFFE000001FFFFFFFFFFFFFFFFFFFFFFFFFFE000007FFFFFFC00000FFFFFFFFFFFFFFFFFFFFFFFFFFFE00000FFFFFFF800003FFFFFFFFFFFFFFFFFFFFFFFFFFFE00000FFFFFFE00000FFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000FFFFFF800007FFFFFFFFFFFFFFFFFFFFFFFFFFFFC000007FFFFC000007FFFFFFFFFFFFFFFFFFFFFFFFFFFF8000007FFFF000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000003FFF8000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000001FFC0000001FFFFFFFFFFFFFFFFFFFFFFFFFFFF80000001FF00000003FFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000F80000;
defparam \c0|altsyncram_component|auto_generated|ram_block1a6 .mem_init1 = 2048'h0007FFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000E00000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000007FFFFFFFFF;
defparam \c0|altsyncram_component|auto_generated|ram_block1a6 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X33_Y13_N0
fiftyfivenm_ram_block \c0|altsyncram_component|auto_generated|ram_block1a54 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\C|altpll_0|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\c0|altsyncram_component|auto_generated|rden_decode|w_anode479w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\C1|address [12],\C1|address [11],\C1|address [10],\C1|address [9],\C1|address [8],\C1|address [7],\C1|address [6],\C1|address [5],\C1|address [4],\C1|address [3],\C1|address [2],\C1|address [1],\C1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\c0|altsyncram_component|auto_generated|ram_block1a54_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \c0|altsyncram_component|auto_generated|ram_block1a54 .clk0_core_clock_enable = "ena0";
defparam \c0|altsyncram_component|auto_generated|ram_block1a54 .data_interleave_offset_in_bits = 1;
defparam \c0|altsyncram_component|auto_generated|ram_block1a54 .data_interleave_width_in_bits = 1;
defparam \c0|altsyncram_component|auto_generated|ram_block1a54 .init_file = "../../../Users/Marcin/Documents/MATLAB/logo.mif";
defparam \c0|altsyncram_component|auto_generated|ram_block1a54 .init_file_layout = "port_a";
defparam \c0|altsyncram_component|auto_generated|ram_block1a54 .logical_ram_name = "rom2:c0|altsyncram:altsyncram_component|altsyncram_1qt3:auto_generated|ALTSYNCRAM";
defparam \c0|altsyncram_component|auto_generated|ram_block1a54 .operation_mode = "rom";
defparam \c0|altsyncram_component|auto_generated|ram_block1a54 .port_a_address_clear = "none";
defparam \c0|altsyncram_component|auto_generated|ram_block1a54 .port_a_address_width = 13;
defparam \c0|altsyncram_component|auto_generated|ram_block1a54 .port_a_byte_enable_clock = "none";
defparam \c0|altsyncram_component|auto_generated|ram_block1a54 .port_a_data_out_clear = "none";
defparam \c0|altsyncram_component|auto_generated|ram_block1a54 .port_a_data_out_clock = "clock0";
defparam \c0|altsyncram_component|auto_generated|ram_block1a54 .port_a_data_width = 1;
defparam \c0|altsyncram_component|auto_generated|ram_block1a54 .port_a_first_address = 0;
defparam \c0|altsyncram_component|auto_generated|ram_block1a54 .port_a_first_bit_number = 6;
defparam \c0|altsyncram_component|auto_generated|ram_block1a54 .port_a_last_address = 8191;
defparam \c0|altsyncram_component|auto_generated|ram_block1a54 .port_a_logical_ram_depth = 65536;
defparam \c0|altsyncram_component|auto_generated|ram_block1a54 .port_a_logical_ram_width = 8;
defparam \c0|altsyncram_component|auto_generated|ram_block1a54 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \c0|altsyncram_component|auto_generated|ram_block1a54 .port_a_write_enable_clock = "none";
defparam \c0|altsyncram_component|auto_generated|ram_block1a54 .port_b_address_width = 13;
defparam \c0|altsyncram_component|auto_generated|ram_block1a54 .port_b_data_width = 1;
defparam \c0|altsyncram_component|auto_generated|ram_block1a54 .ram_block_type = "M9K";
defparam \c0|altsyncram_component|auto_generated|ram_block1a54 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \c0|altsyncram_component|auto_generated|ram_block1a54 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \c0|altsyncram_component|auto_generated|ram_block1a54 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \c0|altsyncram_component|auto_generated|ram_block1a54 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X73_Y22_N0
fiftyfivenm_ram_block \c0|altsyncram_component|auto_generated|ram_block1a62 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\C|altpll_0|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\c0|altsyncram_component|auto_generated|rden_decode|w_anode490w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\C1|address [12],\C1|address [11],\C1|address [10],\C1|address [9],\C1|address [8],\C1|address [7],\C1|address [6],\C1|address [5],\C1|address [4],\C1|address [3],\C1|address [2],\C1|address [1],\C1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\c0|altsyncram_component|auto_generated|ram_block1a62_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \c0|altsyncram_component|auto_generated|ram_block1a62 .clk0_core_clock_enable = "ena0";
defparam \c0|altsyncram_component|auto_generated|ram_block1a62 .data_interleave_offset_in_bits = 1;
defparam \c0|altsyncram_component|auto_generated|ram_block1a62 .data_interleave_width_in_bits = 1;
defparam \c0|altsyncram_component|auto_generated|ram_block1a62 .init_file = "../../../Users/Marcin/Documents/MATLAB/logo.mif";
defparam \c0|altsyncram_component|auto_generated|ram_block1a62 .init_file_layout = "port_a";
defparam \c0|altsyncram_component|auto_generated|ram_block1a62 .logical_ram_name = "rom2:c0|altsyncram:altsyncram_component|altsyncram_1qt3:auto_generated|ALTSYNCRAM";
defparam \c0|altsyncram_component|auto_generated|ram_block1a62 .operation_mode = "rom";
defparam \c0|altsyncram_component|auto_generated|ram_block1a62 .port_a_address_clear = "none";
defparam \c0|altsyncram_component|auto_generated|ram_block1a62 .port_a_address_width = 13;
defparam \c0|altsyncram_component|auto_generated|ram_block1a62 .port_a_byte_enable_clock = "none";
defparam \c0|altsyncram_component|auto_generated|ram_block1a62 .port_a_data_out_clear = "none";
defparam \c0|altsyncram_component|auto_generated|ram_block1a62 .port_a_data_out_clock = "clock0";
defparam \c0|altsyncram_component|auto_generated|ram_block1a62 .port_a_data_width = 1;
defparam \c0|altsyncram_component|auto_generated|ram_block1a62 .port_a_first_address = 0;
defparam \c0|altsyncram_component|auto_generated|ram_block1a62 .port_a_first_bit_number = 6;
defparam \c0|altsyncram_component|auto_generated|ram_block1a62 .port_a_last_address = 8191;
defparam \c0|altsyncram_component|auto_generated|ram_block1a62 .port_a_logical_ram_depth = 65536;
defparam \c0|altsyncram_component|auto_generated|ram_block1a62 .port_a_logical_ram_width = 8;
defparam \c0|altsyncram_component|auto_generated|ram_block1a62 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \c0|altsyncram_component|auto_generated|ram_block1a62 .port_a_write_enable_clock = "none";
defparam \c0|altsyncram_component|auto_generated|ram_block1a62 .port_b_address_width = 13;
defparam \c0|altsyncram_component|auto_generated|ram_block1a62 .port_b_data_width = 1;
defparam \c0|altsyncram_component|auto_generated|ram_block1a62 .ram_block_type = "M9K";
defparam \c0|altsyncram_component|auto_generated|ram_block1a62 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \c0|altsyncram_component|auto_generated|ram_block1a62 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \c0|altsyncram_component|auto_generated|ram_block1a62 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \c0|altsyncram_component|auto_generated|ram_block1a62 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X33_Y18_N0
fiftyfivenm_ram_block \c0|altsyncram_component|auto_generated|ram_block1a46 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\C|altpll_0|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\c0|altsyncram_component|auto_generated|rden_decode|w_anode468w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\C1|address [12],\C1|address [11],\C1|address [10],\C1|address [9],\C1|address [8],\C1|address [7],\C1|address [6],\C1|address [5],\C1|address [4],\C1|address [3],\C1|address [2],\C1|address [1],\C1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\c0|altsyncram_component|auto_generated|ram_block1a46_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \c0|altsyncram_component|auto_generated|ram_block1a46 .clk0_core_clock_enable = "ena0";
defparam \c0|altsyncram_component|auto_generated|ram_block1a46 .data_interleave_offset_in_bits = 1;
defparam \c0|altsyncram_component|auto_generated|ram_block1a46 .data_interleave_width_in_bits = 1;
defparam \c0|altsyncram_component|auto_generated|ram_block1a46 .init_file = "../../../Users/Marcin/Documents/MATLAB/logo.mif";
defparam \c0|altsyncram_component|auto_generated|ram_block1a46 .init_file_layout = "port_a";
defparam \c0|altsyncram_component|auto_generated|ram_block1a46 .logical_ram_name = "rom2:c0|altsyncram:altsyncram_component|altsyncram_1qt3:auto_generated|ALTSYNCRAM";
defparam \c0|altsyncram_component|auto_generated|ram_block1a46 .operation_mode = "rom";
defparam \c0|altsyncram_component|auto_generated|ram_block1a46 .port_a_address_clear = "none";
defparam \c0|altsyncram_component|auto_generated|ram_block1a46 .port_a_address_width = 13;
defparam \c0|altsyncram_component|auto_generated|ram_block1a46 .port_a_byte_enable_clock = "none";
defparam \c0|altsyncram_component|auto_generated|ram_block1a46 .port_a_data_out_clear = "none";
defparam \c0|altsyncram_component|auto_generated|ram_block1a46 .port_a_data_out_clock = "clock0";
defparam \c0|altsyncram_component|auto_generated|ram_block1a46 .port_a_data_width = 1;
defparam \c0|altsyncram_component|auto_generated|ram_block1a46 .port_a_first_address = 0;
defparam \c0|altsyncram_component|auto_generated|ram_block1a46 .port_a_first_bit_number = 6;
defparam \c0|altsyncram_component|auto_generated|ram_block1a46 .port_a_last_address = 8191;
defparam \c0|altsyncram_component|auto_generated|ram_block1a46 .port_a_logical_ram_depth = 65536;
defparam \c0|altsyncram_component|auto_generated|ram_block1a46 .port_a_logical_ram_width = 8;
defparam \c0|altsyncram_component|auto_generated|ram_block1a46 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \c0|altsyncram_component|auto_generated|ram_block1a46 .port_a_write_enable_clock = "none";
defparam \c0|altsyncram_component|auto_generated|ram_block1a46 .port_b_address_width = 13;
defparam \c0|altsyncram_component|auto_generated|ram_block1a46 .port_b_data_width = 1;
defparam \c0|altsyncram_component|auto_generated|ram_block1a46 .ram_block_type = "M9K";
defparam \c0|altsyncram_component|auto_generated|ram_block1a46 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \c0|altsyncram_component|auto_generated|ram_block1a46 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \c0|altsyncram_component|auto_generated|ram_block1a46 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8003FFFFFFFFFFFFFFFFFFFF;
defparam \c0|altsyncram_component|auto_generated|ram_block1a46 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFC0001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000FFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X34_Y22_N20
fiftyfivenm_lcell_comb \C1|R~12 (
// Equation(s):
// \C1|R~12_combout  = (\c0|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\c0|altsyncram_component|auto_generated|out_address_reg_a [1] & (\c0|altsyncram_component|auto_generated|ram_block1a62~portadataout )) # 
// (!\c0|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\c0|altsyncram_component|auto_generated|ram_block1a46~portadataout ))))) # (!\c0|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (((\c0|altsyncram_component|auto_generated|out_address_reg_a [1]))))

	.dataa(\c0|altsyncram_component|auto_generated|ram_block1a62~portadataout ),
	.datab(\c0|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(\c0|altsyncram_component|auto_generated|ram_block1a46~portadataout ),
	.datad(\c0|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.cin(gnd),
	.combout(\C1|R~12_combout ),
	.cout());
// synopsys translate_off
defparam \C1|R~12 .lut_mask = 16'hBBC0;
defparam \C1|R~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y22_N8
fiftyfivenm_lcell_comb \C1|R~14 (
// Equation(s):
// \C1|R~14_combout  = (\c0|altsyncram_component|auto_generated|out_address_reg_a [2] & (((\c0|altsyncram_component|auto_generated|ram_block1a54~portadataout  & \C1|R~12_combout )))) # (!\c0|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// (\c0|altsyncram_component|auto_generated|ram_block1a6~portadataout ))

	.dataa(\c0|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datab(\c0|altsyncram_component|auto_generated|ram_block1a6~portadataout ),
	.datac(\c0|altsyncram_component|auto_generated|ram_block1a54~portadataout ),
	.datad(\C1|R~12_combout ),
	.cin(gnd),
	.combout(\C1|R~14_combout ),
	.cout());
// synopsys translate_off
defparam \C1|R~14 .lut_mask = 16'hE444;
defparam \C1|R~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X33_Y33_N0
fiftyfivenm_ram_block \c0|altsyncram_component|auto_generated|ram_block1a38 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\C|altpll_0|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\c0|altsyncram_component|auto_generated|rden_decode|w_anode457w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\C1|address [12],\C1|address [11],\C1|address [10],\C1|address [9],\C1|address [8],\C1|address [7],\C1|address [6],\C1|address [5],\C1|address [4],\C1|address [3],\C1|address [2],\C1|address [1],\C1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\c0|altsyncram_component|auto_generated|ram_block1a38_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \c0|altsyncram_component|auto_generated|ram_block1a38 .clk0_core_clock_enable = "ena0";
defparam \c0|altsyncram_component|auto_generated|ram_block1a38 .data_interleave_offset_in_bits = 1;
defparam \c0|altsyncram_component|auto_generated|ram_block1a38 .data_interleave_width_in_bits = 1;
defparam \c0|altsyncram_component|auto_generated|ram_block1a38 .init_file = "../../../Users/Marcin/Documents/MATLAB/logo.mif";
defparam \c0|altsyncram_component|auto_generated|ram_block1a38 .init_file_layout = "port_a";
defparam \c0|altsyncram_component|auto_generated|ram_block1a38 .logical_ram_name = "rom2:c0|altsyncram:altsyncram_component|altsyncram_1qt3:auto_generated|ALTSYNCRAM";
defparam \c0|altsyncram_component|auto_generated|ram_block1a38 .operation_mode = "rom";
defparam \c0|altsyncram_component|auto_generated|ram_block1a38 .port_a_address_clear = "none";
defparam \c0|altsyncram_component|auto_generated|ram_block1a38 .port_a_address_width = 13;
defparam \c0|altsyncram_component|auto_generated|ram_block1a38 .port_a_byte_enable_clock = "none";
defparam \c0|altsyncram_component|auto_generated|ram_block1a38 .port_a_data_out_clear = "none";
defparam \c0|altsyncram_component|auto_generated|ram_block1a38 .port_a_data_out_clock = "clock0";
defparam \c0|altsyncram_component|auto_generated|ram_block1a38 .port_a_data_width = 1;
defparam \c0|altsyncram_component|auto_generated|ram_block1a38 .port_a_first_address = 0;
defparam \c0|altsyncram_component|auto_generated|ram_block1a38 .port_a_first_bit_number = 6;
defparam \c0|altsyncram_component|auto_generated|ram_block1a38 .port_a_last_address = 8191;
defparam \c0|altsyncram_component|auto_generated|ram_block1a38 .port_a_logical_ram_depth = 65536;
defparam \c0|altsyncram_component|auto_generated|ram_block1a38 .port_a_logical_ram_width = 8;
defparam \c0|altsyncram_component|auto_generated|ram_block1a38 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \c0|altsyncram_component|auto_generated|ram_block1a38 .port_a_write_enable_clock = "none";
defparam \c0|altsyncram_component|auto_generated|ram_block1a38 .port_b_address_width = 13;
defparam \c0|altsyncram_component|auto_generated|ram_block1a38 .port_b_data_width = 1;
defparam \c0|altsyncram_component|auto_generated|ram_block1a38 .ram_block_type = "M9K";
defparam \c0|altsyncram_component|auto_generated|ram_block1a38 .mem_init3 = 2048'hFFFFFFFFC0000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000700000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000001F00000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000FF80000001FFFFFFFFFFFFFFFFFFFFFFFFFFFF80000003FF80000003FFFFFFFFFFFFFFFFFFFFFFFFFFFF8000001FFFC000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000FFFFE000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFE00;
defparam \c0|altsyncram_component|auto_generated|ram_block1a38 .mem_init2 = 2048'h0003FFFFE000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFE00001FFFFFF00000FFFFFFFFFFFFFFFFFFFFFFFFFFFFF000007FFFFFF000007FFFFFFFFFFFFFFFFFFFFFFFFFFFC00001FFFFFFF000007FFFFFFFFFFFFFFFFFFFFFFFFFFF000003FFFFFFE000007FFFFFFFFFFFFFFFFFFFFFFFFFF8000007C00003C000003FFFFFFFFFFFFFFFFFFFFFFFFFE0000000FFFFFC0000003FFFFFFFFFFFFFFFFFFFFFFFFF0000007FFD1FFFE000001FFFFFFFFFFFFFFFFFFFF9FFFC000007F87FFF07F800001FFFEFFFFFFFFFFFFFFFC1FFF00000FE3FFFFFFC7E00001FFF07FFFFFFFFFFFFFF01FF80000FEFFFF8FFFF9F80000FFC07FFFFFFFFFFFFFC01FE00007CFF7FEEFF;
defparam \c0|altsyncram_component|auto_generated|ram_block1a38 .mem_init1 = 2048'hDFE7C0000FF007FFFFFFFFFFFFE000F00003EFFFFFFFFFFFFBE000078003FFFFFFFFFFFF8000C0001F7FF77FBBFFDFFCF000060003FFFFFFFFFFFC000000007BFFEFFFAFFBBFFEF000000001FFFFFFFFFFF000000003DFFFEFFFFFFFFFFF7800000001FFFFFFFFFF800000000EFD7FFFFFFFFFFF5FBC00000000FFFFFFFFFE000000007BF77FFFFFFFFFFDDF9C00000000FFFFFFFFF000000001DFEFFFF87FF8FFFBFFDE000000007FFFFFFFC0000000077FDDFF3FC03FCFF77FCE000000007FFFFFFE000000001DFFC7F3C7FFF8F3F1FFEE000000003FFFFFF800000000FFFFFF79FFFFFF9CFFFFEE000000003FFFFFE000000003BFFFFB9FFFFFFFE77FFFEE;
defparam \c0|altsyncram_component|auto_generated|ram_block1a38 .mem_init0 = 2048'h000000001FFFFF000000000EF5FFDDFFFFFFFFFBBFF5EE000000001FFFFC000000003BDDFECFFFFFFFFFFDDFDDF6000000001FFFE000000000EFBFF770783F9F1F1EDFFFFE000000000FFF8000000003BF77DBE0F87F3E3E3F6F77EE000000000FFC0000000006FF1EDFC1F07E78383F6F1FEE0000000007F0000000001BFFFB7F83E0FDF0707FB7FFEE000000000780000000807FFFEDFF07C00060E0FFB7FFEC02000000020000000781DFFFEFFE0FC000C1C1FFB7FFEC0F000000020000001F8777FDBFFC1F83CF0381FFF7F9FC3F0000000C000000FF8DDBF6FFF83F079E0203FFD7EFDCFF80000018000003FFB77FDBFFF07E0F7C0407FFD7FDDBFF8000;
// synopsys translate_on

// Location: LCCOMB_X34_Y22_N10
fiftyfivenm_lcell_comb \C1|R~13 (
// Equation(s):
// \C1|R~13_combout  = (\C1|R~12_combout  & (((\c0|altsyncram_component|auto_generated|out_address_reg_a [0]) # (!\c0|altsyncram_component|auto_generated|out_address_reg_a [2])))) # (!\C1|R~12_combout  & 
// ((\c0|altsyncram_component|auto_generated|out_address_reg_a [2] & (\c0|altsyncram_component|auto_generated|ram_block1a38~portadataout  & !\c0|altsyncram_component|auto_generated|out_address_reg_a [0])) # 
// (!\c0|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\c0|altsyncram_component|auto_generated|out_address_reg_a [0])))))

	.dataa(\c0|altsyncram_component|auto_generated|ram_block1a38~portadataout ),
	.datab(\C1|R~12_combout ),
	.datac(\c0|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datad(\c0|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.cin(gnd),
	.combout(\C1|R~13_combout ),
	.cout());
// synopsys translate_off
defparam \C1|R~13 .lut_mask = 16'hCF2C;
defparam \C1|R~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y22_N26
fiftyfivenm_lcell_comb \C1|R~15 (
// Equation(s):
// \C1|R~15_combout  = (!\C1|R[0]~4_combout  & ((\C1|R~14_combout ) # (\C1|R~13_combout )))

	.dataa(gnd),
	.datab(\C1|R~14_combout ),
	.datac(\C1|R[0]~4_combout ),
	.datad(\C1|R~13_combout ),
	.cin(gnd),
	.combout(\C1|R~15_combout ),
	.cout());
// synopsys translate_off
defparam \C1|R~15 .lut_mask = 16'h0F0C;
defparam \C1|R~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X5_Y21_N0
fiftyfivenm_ram_block \c0|altsyncram_component|auto_generated|ram_block1a14 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\C|altpll_0|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\c0|altsyncram_component|auto_generated|rden_decode|w_anode424w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\C1|address [12],\C1|address [11],\C1|address [10],\C1|address [9],\C1|address [8],\C1|address [7],\C1|address [6],\C1|address [5],\C1|address [4],\C1|address [3],\C1|address [2],\C1|address [1],\C1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\c0|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \c0|altsyncram_component|auto_generated|ram_block1a14 .clk0_core_clock_enable = "ena0";
defparam \c0|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \c0|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \c0|altsyncram_component|auto_generated|ram_block1a14 .init_file = "../../../Users/Marcin/Documents/MATLAB/logo.mif";
defparam \c0|altsyncram_component|auto_generated|ram_block1a14 .init_file_layout = "port_a";
defparam \c0|altsyncram_component|auto_generated|ram_block1a14 .logical_ram_name = "rom2:c0|altsyncram:altsyncram_component|altsyncram_1qt3:auto_generated|ALTSYNCRAM";
defparam \c0|altsyncram_component|auto_generated|ram_block1a14 .operation_mode = "rom";
defparam \c0|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \c0|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_width = 13;
defparam \c0|altsyncram_component|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \c0|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \c0|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clock = "clock0";
defparam \c0|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \c0|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \c0|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_bit_number = 6;
defparam \c0|altsyncram_component|auto_generated|ram_block1a14 .port_a_last_address = 8191;
defparam \c0|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 65536;
defparam \c0|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_width = 8;
defparam \c0|altsyncram_component|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \c0|altsyncram_component|auto_generated|ram_block1a14 .port_a_write_enable_clock = "none";
defparam \c0|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_width = 13;
defparam \c0|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \c0|altsyncram_component|auto_generated|ram_block1a14 .ram_block_type = "M9K";
defparam \c0|altsyncram_component|auto_generated|ram_block1a14 .mem_init3 = 2048'h7F7DFE6BFDF9DDF80000007FFF80000003DDCFDBCEEDDAEEFBDBB9EDF5FDE0000000FFFF000000077F5F7738DBDBDDEFBE39DDF7FBC0000001FFFE00000004EFBDE0E5F7B7BF5FFD7839EBB940000003FFF80000003BFB63B9FBFF2F7D7FFB73B9DBF980000003FFF000000077EC8EEF7FFE9975FBF76BBCBBF700000007FFE0000000FFBBDFADDFFDAF61FFF7FBF7BBEE0000000FFFC0000001BFEF7EDF7B7BBEAFF6E7FF7FB7EC0000001FFF000000037DFEFDB8EDFF7EDFF7F7F7EF77D80000001FFE00000005F77FF725B7FFFF7FF7D2F7DF7FF00000003FFC0000000BFFF7DFBBDFFFB7FFF7BAF7FEEFA00000007FF800000017BBEF3BF57FF77BFFED7E;
defparam \c0|altsyncram_component|auto_generated|ram_block1a14 .mem_init2 = 2048'hE7BEEF40000000FFE00000002FFFDCEFEAFFEEF7FFEEFFE77FDE80000000FFC0000FFFDDFFB1FF9BFFDA7FFFDCFDCEFFDDFFF80001FF80003FFFB3FF07FED7FDEEFFFFD7FFC1FF9BFFF80003FF00007FFF8FFDEFDDDFFA5FBFFFDDDFBFFF8FFFF00007FC0000FFFFDFFBFF777FF67F7FFFDFDF7BFFFFFFE00007F80001FFFFBFEF7EFDFFF6FE3FFFDBBFFFFEFFFFC0000FF00007FFFF7FDEFBBFFFEDFB9FFFBFBEF7FDFFFFC0001FE0000FFFFFFFFDE7EFFFDFF8DFFFB73DFFFBFFFF80003F80001FFFFBFEFBADBFFFFFE8DFFFFEBBEFFFFFFF00003F00003FFFF7FFF67F7FFFBFECFFFF6D77DFF7FFFE00007E0000FFFFEF77E37DFFFE7FEDBFFF7F0FFFEFFF;
defparam \c0|altsyncram_component|auto_generated|ram_block1a14 .mem_init1 = 2048'hFE0000FC0001FFFFDEFFBEFFFFFBFFEDBFFEFBFFBBDFFFFC0001F00003FFFFBFFF7DEFFFFBFFEEAFFEF7DFF7BFFFF80001E00007FFFF77FFFBBFFFF7F9FFDFFDEFBFFF7FFFF00003C00003FFFEEFFBF77FFFBFF73FBFFDDFFFEEFFFF800007800003FFFE9FF7EDFFFE4F623FFFF9BF7FCBFFFE00000E000003FFF8BFFFC3FFFE7F8099FFF87FFFA3FFF800000C000001FFE0FFFF77FFFDFFE77FFFF6FFFF03FFC0000018000001FF01FFFEDFFFFE0FF8FFFFFEFDFE01FF00000030000000FC03FFFDBFFFE698C3FFFFEDFFFC01F800000040000000F007FFFFFFFFDC1187FFFFDBFFF801E000000040000000400FFFEDFFFFF8630FFFFFFFFFF00100000001E0;
defparam \c0|altsyncram_component|auto_generated|ram_block1a14 .mem_init0 = 2048'h000000000FFFDBFFFFEC7E6FFFFFB7FFE0000000000FE0000000001FFFBFFFFFFDFDF7FFFF6FFFC0000000003FF0000000003BFFFFFFFEF5FDEFFFFFDFFB8000000001FFF00000000077FFBFFFFFBDDAEFFFFFFFF60000000007FFF8000000004FBF7FFFF66FACDFFFFDFFE4000000003FFFF8000000001F7EFFFFFBF8EADFFFFBF7C000000000FFFFFC000000003EFFFFFFB7B7BDBFFFF7EF8000000003FFFFFC000000007DFFFFFF8FAE68FFFFEFDF000000001FFFFFFC00000000FBE3FFFFA1BB0FFFFF9FBE000000007FFFFFFE00000001EFC3FFFFFB7EDFFFFE3F7C00000003FFFFFFFE00000003DF81FFFE30F18FFFF03EF80000000FFFFFFFFF000000;
// synopsys translate_on

// Location: M9K_X53_Y15_N0
fiftyfivenm_ram_block \c0|altsyncram_component|auto_generated|ram_block1a30 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\C|altpll_0|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\c0|altsyncram_component|auto_generated|rden_decode|w_anode446w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\C1|address [12],\C1|address [11],\C1|address [10],\C1|address [9],\C1|address [8],\C1|address [7],\C1|address [6],\C1|address [5],\C1|address [4],\C1|address [3],\C1|address [2],\C1|address [1],\C1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\c0|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \c0|altsyncram_component|auto_generated|ram_block1a30 .clk0_core_clock_enable = "ena0";
defparam \c0|altsyncram_component|auto_generated|ram_block1a30 .data_interleave_offset_in_bits = 1;
defparam \c0|altsyncram_component|auto_generated|ram_block1a30 .data_interleave_width_in_bits = 1;
defparam \c0|altsyncram_component|auto_generated|ram_block1a30 .init_file = "../../../Users/Marcin/Documents/MATLAB/logo.mif";
defparam \c0|altsyncram_component|auto_generated|ram_block1a30 .init_file_layout = "port_a";
defparam \c0|altsyncram_component|auto_generated|ram_block1a30 .logical_ram_name = "rom2:c0|altsyncram:altsyncram_component|altsyncram_1qt3:auto_generated|ALTSYNCRAM";
defparam \c0|altsyncram_component|auto_generated|ram_block1a30 .operation_mode = "rom";
defparam \c0|altsyncram_component|auto_generated|ram_block1a30 .port_a_address_clear = "none";
defparam \c0|altsyncram_component|auto_generated|ram_block1a30 .port_a_address_width = 13;
defparam \c0|altsyncram_component|auto_generated|ram_block1a30 .port_a_byte_enable_clock = "none";
defparam \c0|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_out_clear = "none";
defparam \c0|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_out_clock = "clock0";
defparam \c0|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_width = 1;
defparam \c0|altsyncram_component|auto_generated|ram_block1a30 .port_a_first_address = 0;
defparam \c0|altsyncram_component|auto_generated|ram_block1a30 .port_a_first_bit_number = 6;
defparam \c0|altsyncram_component|auto_generated|ram_block1a30 .port_a_last_address = 8191;
defparam \c0|altsyncram_component|auto_generated|ram_block1a30 .port_a_logical_ram_depth = 65536;
defparam \c0|altsyncram_component|auto_generated|ram_block1a30 .port_a_logical_ram_width = 8;
defparam \c0|altsyncram_component|auto_generated|ram_block1a30 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \c0|altsyncram_component|auto_generated|ram_block1a30 .port_a_write_enable_clock = "none";
defparam \c0|altsyncram_component|auto_generated|ram_block1a30 .port_b_address_width = 13;
defparam \c0|altsyncram_component|auto_generated|ram_block1a30 .port_b_data_width = 1;
defparam \c0|altsyncram_component|auto_generated|ram_block1a30 .ram_block_type = "M9K";
defparam \c0|altsyncram_component|auto_generated|ram_block1a30 .mem_init3 = 2048'h003000001FFF6EFF6FFFE0FE1CFA0A0FFFD7FBFBFFC000007000007FFDBEDDBFFFC1FC19F6161FFFD76FB7FFC00001E00001FFF7FFFEFFFF83F833CC0C1FFFF7FFB7FFC00003C0000FFFEDFFEBFFFF07F06F98183FFFB7FF6FFFE0000780001FFFB7FFAFFFFE0FF09F30307FFFB7FF6FFFC0000F80003FFF6FFEDFFFFC1FE13EE0E0FFFFAFFEDFFF80003F00007FFFBFFD7FFFF83FC079E1E1FFFFAFFEDFFF00007E00007FFB7FF5C07FF07F81F3C3C1FF077FFDBFFC0000FC0000FFF7FFE8FF9FE0FF03E78383E7F95FBDFFF80001FC0001FFDBB7A710DDC0FF07DF07073C1EFDBB7FF00007F80003FFB6FF73FE78001E0FBE0E0D9FE7BFB6FFE0000FF00003;
defparam \c0|altsyncram_component|auto_generated|ram_block1a30 .mem_init2 = 2048'hFF7DFD9FFF7FFFFFFFFFFFE6FFFB7F77FF80001FE00007FFBFBAFFFF5FFFFFFFFFFFDFFFFF6FEDFF00003FE0000FFB7CFFFFFF5FFFFFFFFFFF7FFFFAE7DBFE0000FFC0001FF6FFD7C3FFDFFFFFFFFFFDFF3CFFFFB7FC0001FF80001FEFFFAEFEFEFFFFFFFFFFFEFDFE75FFAFF00003FF00000037FFF3077EBFFFFFFFFFEBECE36BFF60000007FF0000006FFD59FB7FFFFFFFFFFFF7F7FB77FEC000001FFE000000DFFAAFFB7D7FFFFFFFFFDF5FFB57FD8000003FFC000001BFF6BFFB7F7FFFFFFBCABD7FFAAFFB0000007FF800000373FB7FFAFBFFFFFFFFFFFAFFFA5E76000000FFF8000006DBF5FFFBF087C0007C31FBFFF4BB6C000003FFF000000DFBCBFF;
defparam \c0|altsyncram_component|auto_generated|ram_block1a30 .mem_init1 = 2048'hF5FE38FFFF8E3FD7FFFD6FD8000007FFE000001FF697FFFE33F6FFFEDF98AFFFEADFB000000FFFC0000036DE10FFFB5DEDFFFDBDD67FF861DB6000001FFFC000006F7BFE7FCF3DD5FFF5779E7FCFFCDEC000007FFF800000DFDF1F3F9E7B79FFCF6F3CFF7C3EFD800000FFFF000001BF7337BF3EE1F7FFDF0EF9FDCECEFB000001FFFE0000037DDFBBBFBEEF90004FBBEFF77EEEF6000003FFFE000006F777FB7F8FFEAFBECFFE3FDBDFEEEC00000FFFFC00000DEDEFFB7FE7F7DF78E7F3FFBFBFEDF000001FFFF800000FB7FDFBFFF3EFFEFBEF9FFEDFF7EF6000003FFFF000001B7FDFF6FFF7DFFDFFDF7FFDFF5FDAC000007FFFF0000035BFFFFDFFFF9F7B;
defparam \c0|altsyncram_component|auto_generated|ram_block1a30 .mem_init0 = 2048'hDFBFFFFAFFFFF5800001FFFFFFF0003B5B7DABFFEF6EE3BE7BFFFDEDB6A60007FFFFFFFFE00066FDF79FFFDEC5AB46F7FFFBE7DE6C000FFFFFFFFFC000CDF3FFBFFC3D61DAB5E1FFB7CFFEB8001FFFFFFFFF8000D9F75F7FFB79F7BCF3DBFF77FD7960003FFFFFFFFF0001D475C6BFF773FF7FE777FFD9E789C0007FFFFFFFFE0001AFF7FF7FEF6FFE7FEDEFFEBFCFF30000FFFFFFFFFC0001BFDBF6FFDF5EDB5FD7DFFDFF6FEE0001FFFFFFFFF800039F7FFBFEB77C2F279DAFFB7DFFB80003FFFFFFFFF000039EFFB7FB7EFF3F3FBF6FFB7BFEE00007FFFFFFFFE0000B9DFEDFF7EDFFFEFF6DDFFF7FFBA0000FFFFFFFFFC0001BDDB37FEF9FEDFFBFCFBFF7;
// synopsys translate_on

// Location: M9K_X33_Y15_N0
fiftyfivenm_ram_block \c0|altsyncram_component|auto_generated|ram_block1a22 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\C|altpll_0|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\c0|altsyncram_component|auto_generated|rden_decode|w_anode435w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\C1|address [12],\C1|address [11],\C1|address [10],\C1|address [9],\C1|address [8],\C1|address [7],\C1|address [6],\C1|address [5],\C1|address [4],\C1|address [3],\C1|address [2],\C1|address [1],\C1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\c0|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \c0|altsyncram_component|auto_generated|ram_block1a22 .clk0_core_clock_enable = "ena0";
defparam \c0|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \c0|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \c0|altsyncram_component|auto_generated|ram_block1a22 .init_file = "../../../Users/Marcin/Documents/MATLAB/logo.mif";
defparam \c0|altsyncram_component|auto_generated|ram_block1a22 .init_file_layout = "port_a";
defparam \c0|altsyncram_component|auto_generated|ram_block1a22 .logical_ram_name = "rom2:c0|altsyncram:altsyncram_component|altsyncram_1qt3:auto_generated|ALTSYNCRAM";
defparam \c0|altsyncram_component|auto_generated|ram_block1a22 .operation_mode = "rom";
defparam \c0|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \c0|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_width = 13;
defparam \c0|altsyncram_component|auto_generated|ram_block1a22 .port_a_byte_enable_clock = "none";
defparam \c0|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clear = "none";
defparam \c0|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clock = "clock0";
defparam \c0|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_width = 1;
defparam \c0|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_address = 0;
defparam \c0|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_bit_number = 6;
defparam \c0|altsyncram_component|auto_generated|ram_block1a22 .port_a_last_address = 8191;
defparam \c0|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 65536;
defparam \c0|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_width = 8;
defparam \c0|altsyncram_component|auto_generated|ram_block1a22 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \c0|altsyncram_component|auto_generated|ram_block1a22 .port_a_write_enable_clock = "none";
defparam \c0|altsyncram_component|auto_generated|ram_block1a22 .port_b_address_width = 13;
defparam \c0|altsyncram_component|auto_generated|ram_block1a22 .port_b_data_width = 1;
defparam \c0|altsyncram_component|auto_generated|ram_block1a22 .ram_block_type = "M9K";
defparam \c0|altsyncram_component|auto_generated|ram_block1a22 .mem_init3 = 2048'h36CEC0001FFFFFFFFF800039C09DFFDE4DEBFD764F7FF7827B80003FFFFFFFFF00007DFFF7FFFDFB67796FDFFFFBFFCF00007FFFFFFFFE0000FC7F9FFFAFF6ECEEDFEBFFF8FC7E0000FFFFFFFFFC0001FF01FFFF4F9BEAFECF97FFFF07FC0001FFFFFFFFF80003FFFFFFF8DF8FEE7E3F63FFFFFFF80003FFFFFFFFF00007FFFFFFF6377FBEFF7637FFFFFFF00007FFFFFFFFE0000FFFFFFFF76DF6FFDF6DDFFFFFFFE0000FFFFFFFFFC0001FFFFFE70F57FBFD7F57873FFFFFC0001FFFFFFFFF80003FFFFFBFEB1FF7FDFF1AFF7FFFFF80003FFFFFFFFF00007FFFE03FDF7FFFF7FF7DFE03FFFF00007FFFFFFFFE0000FFFE7FFFB7FBEFEFBFDBFFFDFFFE0000;
defparam \c0|altsyncram_component|auto_generated|ram_block1a22 .mem_init2 = 2048'hFFFFFFFFFC0001FFFBFFFF7EEDDDDDBBF7FFFDFFFC0001FFFFFFFFF80003FFF7FF00EFDB5B5B7EE03FFDFFF80003FFFFFFFFF00007FFEFFFBEDF7FD5FF7DBFFFFBFFF00007FFFFFFFFE0000FFF8FFFBDD9DBC7B7377BFFE3FFE0000FFFFFFFFFC0001FFDFFF81FB72FDFA76FC1FFFDFFC0001FFFFFFFFF80003FEFF80FFBADBFBF86BBFC07FCFF80003FFFFFFFFF00007FBFFFDFF9877FFFB0CFFBFFFEFF00007FFFFFFFFE0000FEFFFF07FEDEFEFF767FC1FFFEFE0000FFFFFFFFFC0001FBFFF3FFEEFDFDFFF3BFFE7FFDFC0001FFFFFFFFF80003F7FF9FFFEEF9F5FFEDFFFF3FFFF80003FFFFFFFFF00007F3F1BFF981F5DDFBC4CFFE8FE7F00007FFFFFFFF;
defparam \c0|altsyncram_component|auto_generated|ram_block1a22 .mem_init1 = 2048'hE0000FEFBF8FF07BDD7D739C1FE3FFEFE0000FFFFFFFFFC0001F7FF8FFBF67F9FAD9B7EFF8FFE7C0001FFFFFFFFF80003DFFEFFF7FF5FBF8F1BFDFFCFFF780003FFFFFFFFF000077FFBFF03FB3F7F3F77E0FFDFFF700007FFFFFFFFE0000FFFE33F7FE67EFFFEEFFDF18FFEE0000FFFFFFFFFC0001BFF79F9FFAEFDDFFFCFFCFCF7FEC0001FFFFFFFFF8000377FEF9BFF9FFBBBFBAFFB3CF7DD80003FFFFFFFFF000071EFBFF1FE3FF76BF73FC7FEFFC700007FFFFFFFFE0000F7FEFF9FFF37D6BF61FFF3FEFFDE0000FFFFFFFFFC0001DFFBFA7F031DF4F6CA17F4FEFFDC0001FFFFFFFFF800037FEF9DFF00CAF3FE703FF67FFFD80003FFFFFFFFF00006FFD;
defparam \c0|altsyncram_component|auto_generated|ram_block1a22 .mem_init0 = 2048'hCF3FD31DBE7E3E65FE71DFFB00007FFFFFFFFE0000BEF43B1F5FBE7EFEFBF1E3B85EFA0000FFFFFFFFFC00017BDEEF78FFBEFDFFF7E8F7BBDEF40001FFFFFFFFF80002EF7BFDDEFF7FFBFFFFEF77FBDEE80003FFFFFFFFF000053FEFF7F5FFDFF7FFBFD7F7FBFE900007FFFFFFFFE0000EFFFFDFABFE5FEFFEFFABF7F7FEE0000FFFFFFF8000001DFF7FBCD7FF1FADFDFFDBEDF5FDC000000FFFFE00000037FEEF73BFFFDAFB47FDB9DDEDFD8000000FFFFC0000007FFB9C0FA7FBE3D61FF6B81CDDFB0000001FFFF8000000BF7077BF33F5EFC3FFB9FDDC1DFA0000003FFFF00000017DDDDD7E9DEFDF9FFDDBF5DDDDF40000007FFFC0000001F77375F2CDEF;
// synopsys translate_on

// Location: LCCOMB_X37_Y19_N4
fiftyfivenm_lcell_comb \C1|R~10 (
// Equation(s):
// \C1|R~10_combout  = (\c0|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\c0|altsyncram_component|auto_generated|ram_block1a30~portadataout ) # ((!\c0|altsyncram_component|auto_generated|out_address_reg_a [1])))) # 
// (!\c0|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\c0|altsyncram_component|auto_generated|ram_block1a22~portadataout  & \c0|altsyncram_component|auto_generated|out_address_reg_a [1]))))

	.dataa(\c0|altsyncram_component|auto_generated|ram_block1a30~portadataout ),
	.datab(\c0|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(\c0|altsyncram_component|auto_generated|ram_block1a22~portadataout ),
	.datad(\c0|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.cin(gnd),
	.combout(\C1|R~10_combout ),
	.cout());
// synopsys translate_off
defparam \C1|R~10 .lut_mask = 16'hB8CC;
defparam \C1|R~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y19_N22
fiftyfivenm_lcell_comb \C1|R~11 (
// Equation(s):
// \C1|R~11_combout  = (\c0|altsyncram_component|auto_generated|out_address_reg_a [2]) # ((\C1|R~10_combout  & ((\c0|altsyncram_component|auto_generated|ram_block1a14~portadataout ) # (\c0|altsyncram_component|auto_generated|out_address_reg_a [1]))) # 
// (!\C1|R~10_combout  & ((!\c0|altsyncram_component|auto_generated|out_address_reg_a [1]))))

	.dataa(\c0|altsyncram_component|auto_generated|ram_block1a14~portadataout ),
	.datab(\c0|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datac(\C1|R~10_combout ),
	.datad(\c0|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.cin(gnd),
	.combout(\C1|R~11_combout ),
	.cout());
// synopsys translate_off
defparam \C1|R~11 .lut_mask = 16'hFCEF;
defparam \C1|R~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y19_N4
fiftyfivenm_lcell_comb \C1|R~16 (
// Equation(s):
// \C1|R~16_combout  = (\C1|R~15_combout  & (\C1|R~11_combout  & (!\C1|process_0~12_combout  & !\C1|R[0]~0_combout )))

	.dataa(\C1|R~15_combout ),
	.datab(\C1|R~11_combout ),
	.datac(\C1|process_0~12_combout ),
	.datad(\C1|R[0]~0_combout ),
	.cin(gnd),
	.combout(\C1|R~16_combout ),
	.cout());
// synopsys translate_off
defparam \C1|R~16 .lut_mask = 16'h0008;
defparam \C1|R~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y19_N5
dffeas \C1|R[1] (
	.clk(\C|altpll_0|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(\C1|R~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\C1|R [1]),
	.prn(vcc));
// synopsys translate_off
defparam \C1|R[1] .is_wysiwyg = "true";
defparam \C1|R[1] .power_up = "low";
// synopsys translate_on

// Location: M9K_X33_Y26_N0
fiftyfivenm_ram_block \c0|altsyncram_component|auto_generated|ram_block1a39 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\C|altpll_0|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\c0|altsyncram_component|auto_generated|rden_decode|w_anode457w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\C1|address [12],\C1|address [11],\C1|address [10],\C1|address [9],\C1|address [8],\C1|address [7],\C1|address [6],\C1|address [5],\C1|address [4],\C1|address [3],\C1|address [2],\C1|address [1],\C1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\c0|altsyncram_component|auto_generated|ram_block1a39_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \c0|altsyncram_component|auto_generated|ram_block1a39 .clk0_core_clock_enable = "ena0";
defparam \c0|altsyncram_component|auto_generated|ram_block1a39 .data_interleave_offset_in_bits = 1;
defparam \c0|altsyncram_component|auto_generated|ram_block1a39 .data_interleave_width_in_bits = 1;
defparam \c0|altsyncram_component|auto_generated|ram_block1a39 .init_file = "../../../Users/Marcin/Documents/MATLAB/logo.mif";
defparam \c0|altsyncram_component|auto_generated|ram_block1a39 .init_file_layout = "port_a";
defparam \c0|altsyncram_component|auto_generated|ram_block1a39 .logical_ram_name = "rom2:c0|altsyncram:altsyncram_component|altsyncram_1qt3:auto_generated|ALTSYNCRAM";
defparam \c0|altsyncram_component|auto_generated|ram_block1a39 .operation_mode = "rom";
defparam \c0|altsyncram_component|auto_generated|ram_block1a39 .port_a_address_clear = "none";
defparam \c0|altsyncram_component|auto_generated|ram_block1a39 .port_a_address_width = 13;
defparam \c0|altsyncram_component|auto_generated|ram_block1a39 .port_a_byte_enable_clock = "none";
defparam \c0|altsyncram_component|auto_generated|ram_block1a39 .port_a_data_out_clear = "none";
defparam \c0|altsyncram_component|auto_generated|ram_block1a39 .port_a_data_out_clock = "clock0";
defparam \c0|altsyncram_component|auto_generated|ram_block1a39 .port_a_data_width = 1;
defparam \c0|altsyncram_component|auto_generated|ram_block1a39 .port_a_first_address = 0;
defparam \c0|altsyncram_component|auto_generated|ram_block1a39 .port_a_first_bit_number = 7;
defparam \c0|altsyncram_component|auto_generated|ram_block1a39 .port_a_last_address = 8191;
defparam \c0|altsyncram_component|auto_generated|ram_block1a39 .port_a_logical_ram_depth = 65536;
defparam \c0|altsyncram_component|auto_generated|ram_block1a39 .port_a_logical_ram_width = 8;
defparam \c0|altsyncram_component|auto_generated|ram_block1a39 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \c0|altsyncram_component|auto_generated|ram_block1a39 .port_a_write_enable_clock = "none";
defparam \c0|altsyncram_component|auto_generated|ram_block1a39 .port_b_address_width = 13;
defparam \c0|altsyncram_component|auto_generated|ram_block1a39 .port_b_data_width = 1;
defparam \c0|altsyncram_component|auto_generated|ram_block1a39 .ram_block_type = "M9K";
defparam \c0|altsyncram_component|auto_generated|ram_block1a39 .mem_init3 = 2048'hFFFFFFFFC0000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000700000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000001F00000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000FF80000001FFFFFFFFFFFFFFFFFFFFFFFFFFFF80000003FF80000003FFFFFFFFFFFFFFFFFFFFFFFFFFFF8000001FFFC000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000FFFFE000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFE00;
defparam \c0|altsyncram_component|auto_generated|ram_block1a39 .mem_init2 = 2048'h0003FFFFE000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFE00001FFFFFF00000FFFFFFFFFFFFFFFFFFFFFFFFFFFFF000007FFFFFF000007FFFFFFFFFFFFFFFFFFFFFFFFFFFC00001FFFFFFF000007FFFFFFFFFFFFFFFFFFFFFFFFFFF000003FFFFFFE000007FFFFFFFFFFFFFFFFFFFFFFFFFF8000007C00003C000003FFFFFFFFFFFFFFFFFFFFFFFFFE0000000FFFFFC0000003FFFFFFFFFFFFFFFFFFFFFFFFF0000007FFD1FFFE000001FFFFFFFFFFFFFFFFFFFF9FFFC000007F87FFF07F800001FFFEFFFFFFFFFFFFFFFC1FFF00000FE3FFFFFFC7E00001FFF07FFFFFFFFFFFFFF01FF80000FEFFFF8FFFF9F80000FFC07FFFFFFFFFFFFFC01FE00007CFF7FEEFF;
defparam \c0|altsyncram_component|auto_generated|ram_block1a39 .mem_init1 = 2048'hDFE7C0000FF007FFFFFFFFFFFFE000F00003EFFFFFFFFFFFFBE000078003FFFFFFFFFFFF8000C0001F7FF77FBBFFDFFCF000060003FFFFFFFFFFFC000000007BFFEFFFAFFBBFFEF000000001FFFFFFFFFFF000000003DFFFEFFFFFFFFFFF7800000001FFFFFFFFFF800000000EFD7FFFFFFFFFFF5FBC00000000FFFFFFFFFE000000007BF77FFFFFFFFFFDDF9C00000000FFFFFFFFF000000001DFEFFFF87FF8FFFBFFDE000000007FFFFFFFC0000000077FDDFF3FC03FCFF77FCE000000007FFFFFFE000000001DFFC7F3C7FFF8F3F1FFEE000000003FFFFFF800000000FFFFFF79FFFFFF9CFFFFEE000000003FFFFFE000000003BFFFFB9FFFFFFFE77FFFEE;
defparam \c0|altsyncram_component|auto_generated|ram_block1a39 .mem_init0 = 2048'h000000001FFFFF000000000EF5FFDDFFFFFFFFFBBFF5EE000000001FFFFC000000003BDDFECFFFFFFFFFFDDFDDF6000000001FFFE000000000EFBFF770783F9F1F1EDFFFFE000000000FFF8000000003BF77DBE0F87F3E3E3F6F77EE000000000FFC0000000006FF1EDFC1F07E78383F6F1FEE0000000007F0000000001BFFFB7F83E0FDF0707FB7FFEE000000000780000000807FFFEDFF07C00060E0FFB7FFEC02000000020000000781DFFFEFFE0FC000C1C1FFB7FFEC0F000000020000001F8777FDBFFC1F83CF0381FFF7F9FC3F0000000C000000FF8DDBF6FFF83F079E0203FFD7EFDCFF80000018000003FFB77FDBFFF07E0F7C0407FFD7FDDBFF8000;
// synopsys translate_on

// Location: M9K_X53_Y20_N0
fiftyfivenm_ram_block \c0|altsyncram_component|auto_generated|ram_block1a23 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\C|altpll_0|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\c0|altsyncram_component|auto_generated|rden_decode|w_anode435w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\C1|address [12],\C1|address [11],\C1|address [10],\C1|address [9],\C1|address [8],\C1|address [7],\C1|address [6],\C1|address [5],\C1|address [4],\C1|address [3],\C1|address [2],\C1|address [1],\C1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\c0|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \c0|altsyncram_component|auto_generated|ram_block1a23 .clk0_core_clock_enable = "ena0";
defparam \c0|altsyncram_component|auto_generated|ram_block1a23 .data_interleave_offset_in_bits = 1;
defparam \c0|altsyncram_component|auto_generated|ram_block1a23 .data_interleave_width_in_bits = 1;
defparam \c0|altsyncram_component|auto_generated|ram_block1a23 .init_file = "../../../Users/Marcin/Documents/MATLAB/logo.mif";
defparam \c0|altsyncram_component|auto_generated|ram_block1a23 .init_file_layout = "port_a";
defparam \c0|altsyncram_component|auto_generated|ram_block1a23 .logical_ram_name = "rom2:c0|altsyncram:altsyncram_component|altsyncram_1qt3:auto_generated|ALTSYNCRAM";
defparam \c0|altsyncram_component|auto_generated|ram_block1a23 .operation_mode = "rom";
defparam \c0|altsyncram_component|auto_generated|ram_block1a23 .port_a_address_clear = "none";
defparam \c0|altsyncram_component|auto_generated|ram_block1a23 .port_a_address_width = 13;
defparam \c0|altsyncram_component|auto_generated|ram_block1a23 .port_a_byte_enable_clock = "none";
defparam \c0|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_out_clear = "none";
defparam \c0|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_out_clock = "clock0";
defparam \c0|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_width = 1;
defparam \c0|altsyncram_component|auto_generated|ram_block1a23 .port_a_first_address = 0;
defparam \c0|altsyncram_component|auto_generated|ram_block1a23 .port_a_first_bit_number = 7;
defparam \c0|altsyncram_component|auto_generated|ram_block1a23 .port_a_last_address = 8191;
defparam \c0|altsyncram_component|auto_generated|ram_block1a23 .port_a_logical_ram_depth = 65536;
defparam \c0|altsyncram_component|auto_generated|ram_block1a23 .port_a_logical_ram_width = 8;
defparam \c0|altsyncram_component|auto_generated|ram_block1a23 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \c0|altsyncram_component|auto_generated|ram_block1a23 .port_a_write_enable_clock = "none";
defparam \c0|altsyncram_component|auto_generated|ram_block1a23 .port_b_address_width = 13;
defparam \c0|altsyncram_component|auto_generated|ram_block1a23 .port_b_data_width = 1;
defparam \c0|altsyncram_component|auto_generated|ram_block1a23 .ram_block_type = "M9K";
defparam \c0|altsyncram_component|auto_generated|ram_block1a23 .mem_init3 = 2048'h36CEC0001FFFFFFFFF800039C09DFFDE4DEBFD764F7FF7827B80003FFFFFFFFF00007DFFF7FFFDFB67796FDFFFFBFFCF00007FFFFFFFFE0000FC7F9FFFAFF6ECEEDFEBFFF8FC7E0000FFFFFFFFFC0001FF01FFFF4F9BEAFECF97FFFF07FC0001FFFFFFFFF80003FFFFFFF8DF8FEE7E3F63FFFFFFF80003FFFFFFFFF00007FFFFFFF6377FBEFF7637FFFFFFF00007FFFFFFFFE0000FFFFFFFF76DF6FFDF6DDFFFFFFFE0000FFFFFFFFFC0001FFFFFE70F57FBFD7F57873FFFFFC0001FFFFFFFFF80003FFFFFBFEB1FF7FDFF1AFF7FFFFF80003FFFFFFFFF00007FFFE03FDF7FFFF7FF7DFE03FFFF00007FFFFFFFFE0000FFFE7FFFB7FBEFEFBFDBFFFDFFFE0000;
defparam \c0|altsyncram_component|auto_generated|ram_block1a23 .mem_init2 = 2048'hFFFFFFFFFC0001FFFBFFFF7EEDDDDDBBF7FFFDFFFC0001FFFFFFFFF80003FFF7FF00EFDB5B5B7EE03FFDFFF80003FFFFFFFFF00007FFEFFFBEDF7FD5FF7DBFFFFBFFF00007FFFFFFFFE0000FFF8FFFBDD9DBC7B7377BFFE3FFE0000FFFFFFFFFC0001FFDFFF81FB72FDFA76FC1FFFDFFC0001FFFFFFFFF80003FEFF80FFBADBFBF86BBFC07FCFF80003FFFFFFFFF00007FBFFFDFF9877FFFB0CFFBFFFEFF00007FFFFFFFFE0000FEFFFF07FEDEFEFF767FC1FFFEFE0000FFFFFFFFFC0001FBFFF3FFEEFDFDFFF3BFFE7FFDFC0001FFFFFFFFF80003F7FF9FFFEEF9F5FFEDFFFF3FFFF80003FFFFFFFFF00007F3F1BFF981F5DDFBC4CFFE8FE7F00007FFFFFFFF;
defparam \c0|altsyncram_component|auto_generated|ram_block1a23 .mem_init1 = 2048'hE0000FEFBF8FF07BDD7D739C1FE3FFEFE0000FFFFFFFFFC0001F7FF8FFBF67F9FAD9B7EFF8FFE7C0001FFFFFFFFF80003DFFEFFF7FF5FBF8F1BFDFFCFFF780003FFFFFFFFF000077FFBFF03FB3F7F3F77E0FFDFFF700007FFFFFFFFE0000FFFE33F7FE67EFFFEEFFDF18FFEE0000FFFFFFFFFC0001BFF79F9FFAEFDDFFFCFFCFCF7FEC0001FFFFFFFFF8000377FEF9BFF9FFBBBFBAFFB3CF7DD80003FFFFFFFFF000071EFBFF1FE3FF76BF73FC7FEFFC700007FFFFFFFFE0000F7FEFF9FFF37D6BF61FFF3FEFFDE0000FFFFFFFFFC0001DFFBFA7F031DF4F6CA17F4FEFFDC0001FFFFFFFFF800037FEF9DFF00CAF3FE703FF67FFFD80003FFFFFFFFF00006FFD;
defparam \c0|altsyncram_component|auto_generated|ram_block1a23 .mem_init0 = 2048'hCF3FD31DBE7E3E65FE71DFFB00007FFFFFFFFE0000BEF43B1F5FBE7EFEFBF1E3B85EFA0000FFFFFFFFFC00017BDEEF78FFBEFDFFF7E8F7BBDEF40001FFFFFFFFF80002EF7BFDDEFF7FFBFFFFEF77FBDEE80003FFFFFFFFF000053FEFF7F5FFDFF7FFBFD7F7FBFE900007FFFFFFFFE0000EFFFFDFABFE5FEFFEFFABF7F7FEE0000FFFFFFF8000001DFF7FBCD7FF1FADFDFFDBEDF5FDC000000FFFFE00000037FEEF73BFFFDAFB47FDB9DDEDFD8000000FFFFC0000007FFB9C0FA7FBE3D61FF6B81CDDFB0000001FFFF8000000BF7077BF33F5EFC3FFB9FDDC1DFA0000003FFFF00000017DDDDD7E9DEFDF9FFDDBF5DDDDF40000007FFFC0000001F77375F2CDEF;
// synopsys translate_on

// Location: M9K_X33_Y23_N0
fiftyfivenm_ram_block \c0|altsyncram_component|auto_generated|ram_block1a31 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\C|altpll_0|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\c0|altsyncram_component|auto_generated|rden_decode|w_anode446w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\C1|address [12],\C1|address [11],\C1|address [10],\C1|address [9],\C1|address [8],\C1|address [7],\C1|address [6],\C1|address [5],\C1|address [4],\C1|address [3],\C1|address [2],\C1|address [1],\C1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\c0|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \c0|altsyncram_component|auto_generated|ram_block1a31 .clk0_core_clock_enable = "ena0";
defparam \c0|altsyncram_component|auto_generated|ram_block1a31 .data_interleave_offset_in_bits = 1;
defparam \c0|altsyncram_component|auto_generated|ram_block1a31 .data_interleave_width_in_bits = 1;
defparam \c0|altsyncram_component|auto_generated|ram_block1a31 .init_file = "../../../Users/Marcin/Documents/MATLAB/logo.mif";
defparam \c0|altsyncram_component|auto_generated|ram_block1a31 .init_file_layout = "port_a";
defparam \c0|altsyncram_component|auto_generated|ram_block1a31 .logical_ram_name = "rom2:c0|altsyncram:altsyncram_component|altsyncram_1qt3:auto_generated|ALTSYNCRAM";
defparam \c0|altsyncram_component|auto_generated|ram_block1a31 .operation_mode = "rom";
defparam \c0|altsyncram_component|auto_generated|ram_block1a31 .port_a_address_clear = "none";
defparam \c0|altsyncram_component|auto_generated|ram_block1a31 .port_a_address_width = 13;
defparam \c0|altsyncram_component|auto_generated|ram_block1a31 .port_a_byte_enable_clock = "none";
defparam \c0|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_out_clear = "none";
defparam \c0|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_out_clock = "clock0";
defparam \c0|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_width = 1;
defparam \c0|altsyncram_component|auto_generated|ram_block1a31 .port_a_first_address = 0;
defparam \c0|altsyncram_component|auto_generated|ram_block1a31 .port_a_first_bit_number = 7;
defparam \c0|altsyncram_component|auto_generated|ram_block1a31 .port_a_last_address = 8191;
defparam \c0|altsyncram_component|auto_generated|ram_block1a31 .port_a_logical_ram_depth = 65536;
defparam \c0|altsyncram_component|auto_generated|ram_block1a31 .port_a_logical_ram_width = 8;
defparam \c0|altsyncram_component|auto_generated|ram_block1a31 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \c0|altsyncram_component|auto_generated|ram_block1a31 .port_a_write_enable_clock = "none";
defparam \c0|altsyncram_component|auto_generated|ram_block1a31 .port_b_address_width = 13;
defparam \c0|altsyncram_component|auto_generated|ram_block1a31 .port_b_data_width = 1;
defparam \c0|altsyncram_component|auto_generated|ram_block1a31 .ram_block_type = "M9K";
defparam \c0|altsyncram_component|auto_generated|ram_block1a31 .mem_init3 = 2048'h003000001FFF6EFF6FFFE0FE1CFA0A0FFFD7FBFBFFC000007000007FFDBEDDBFFFC1FC19F6161FFFD76FB7FFC00001E00001FFF7FFFEFFFF83F833CC0C1FFFF7FFB7FFC00003C0000FFFEDFFEBFFFF07F06F98183FFFB7FF6FFFE0000780001FFFB7FFAFFFFE0FF09F30307FFFB7FF6FFFC0000F80003FFF6FFEDFFFFC1FE13EE0E0FFFFAFFEDFFF80003F00007FFFBFFD7FFFF83FC079E1E1FFFFAFFEDFFF00007E00007FFB7FF5C07FF07F81F3C3C1FF077FFDBFFC0000FC0000FFF7FFE8FF9FE0FF03E78383E7F95FBDFFF80001FC0001FFDBB7A710DDC0FF07DF07073C1EFDBB7FF00007F80003FFB6FF73FE78001E0FBE0E0D9FE7BFB6FFE0000FF00003;
defparam \c0|altsyncram_component|auto_generated|ram_block1a31 .mem_init2 = 2048'hFF7DFD9FFF7FFFFFFFFFFFE6FFFB7F77FF80001FE00007FFBFBAFFFF5FFFFFFFFFFFDFFFFF6FEDFF00003FE0000FFB7CFFFFFF5FFFFFFFFFFF7FFFFAE7DBFE0000FFC0001FF6FFD7C3FFDFFFFFFFFFFDFF3CFFFFB7FC0001FF80001FEFFFAEFEFEFFFFFFFFFFFEFDFE75FFAFF00003FF00000037FFF3077EBFFFFFFFFFEBECE36BFF60000007FF0000006FFD59FB7FFFFFFFFFFFF7F7FB77FEC000001FFE000000DFFAAFFB7D7FFFFFFFFFDF5FFB57FD8000003FFC000001BFF6BFFB7F7FFFFFFBCABD7FFAAFFB0000007FF800000373FB7FFAFBFFFFFFFFFFFAFFFA5E76000000FFF8000006DBF5FFFBF087C0007C31FBFFF4BB6C000003FFF000000DFBCBFF;
defparam \c0|altsyncram_component|auto_generated|ram_block1a31 .mem_init1 = 2048'hF5FE38FFFF8E3FD7FFFD6FD8000007FFE000001FF697FFFE33F6FFFEDF98AFFFEADFB000000FFFC0000036DE10FFFB5DEDFFFDBDD67FF861DB6000001FFFC000006F7BFE7FCF3DD5FFF5779E7FCFFCDEC000007FFF800000DFDF1F3F9E7B79FFCF6F3CFF7C3EFD800000FFFF000001BF7337BF3EE1F7FFDF0EF9FDCECEFB000001FFFE0000037DDFBBBFBEEF90004FBBEFF77EEEF6000003FFFE000006F777FB7F8FFEAFBECFFE3FDBDFEEEC00000FFFFC00000DEDEFFB7FE7F7DF78E7F3FFBFBFEDF000001FFFF800000FB7FDFBFFF3EFFEFBEF9FFEDFF7EF6000003FFFF000001B7FDFF6FFF7DFFDFFDF7FFDFF5FDAC000007FFFF0000035BFFFFDFFFF9F7B;
defparam \c0|altsyncram_component|auto_generated|ram_block1a31 .mem_init0 = 2048'hDFBFFFFAFFFFF5800001FFFFFFF0003B5B7DABFFEF6EE3BE7BFFFDEDB6A60007FFFFFFFFE00066FDF79FFFDEC5AB46F7FFFBE7DE6C000FFFFFFFFFC000CDF3FFBFFC3D61DAB5E1FFB7CFFEB8001FFFFFFFFF8000D9F75F7FFB79F7BCF3DBFF77FD7960003FFFFFFFFF0001D475C6BFF773FF7FE777FFD9E789C0007FFFFFFFFE0001AFF7FF7FEF6FFE7FEDEFFEBFCFF30000FFFFFFFFFC0001BFDBF6FFDF5EDB5FD7DFFDFF6FEE0001FFFFFFFFF800039F7FFBFEB77C2F279DAFFB7DFFB80003FFFFFFFFF000039EFFB7FB7EFF3F3FBF6FFB7BFEE00007FFFFFFFFE0000B9DFEDFF7EDFFFEFF6DDFFF7FFBA0000FFFFFFFFFC0001BDDB37FEF9FEDFFBFCFBFF7;
// synopsys translate_on

// Location: LCCOMB_X34_Y22_N28
fiftyfivenm_lcell_comb \C1|R~19 (
// Equation(s):
// \C1|R~19_combout  = (\c0|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\c0|altsyncram_component|auto_generated|ram_block1a31~portadataout ) # (!\c0|altsyncram_component|auto_generated|out_address_reg_a [1])))) # 
// (!\c0|altsyncram_component|auto_generated|out_address_reg_a [0] & (\c0|altsyncram_component|auto_generated|ram_block1a23~portadataout  & ((\c0|altsyncram_component|auto_generated|out_address_reg_a [1]))))

	.dataa(\c0|altsyncram_component|auto_generated|ram_block1a23~portadataout ),
	.datab(\c0|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(\c0|altsyncram_component|auto_generated|ram_block1a31~portadataout ),
	.datad(\c0|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.cin(gnd),
	.combout(\C1|R~19_combout ),
	.cout());
// synopsys translate_off
defparam \C1|R~19 .lut_mask = 16'hE2CC;
defparam \C1|R~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X5_Y23_N0
fiftyfivenm_ram_block \c0|altsyncram_component|auto_generated|ram_block1a15 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\C|altpll_0|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\c0|altsyncram_component|auto_generated|rden_decode|w_anode424w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\C1|address [12],\C1|address [11],\C1|address [10],\C1|address [9],\C1|address [8],\C1|address [7],\C1|address [6],\C1|address [5],\C1|address [4],\C1|address [3],\C1|address [2],\C1|address [1],\C1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\c0|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \c0|altsyncram_component|auto_generated|ram_block1a15 .clk0_core_clock_enable = "ena0";
defparam \c0|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \c0|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \c0|altsyncram_component|auto_generated|ram_block1a15 .init_file = "../../../Users/Marcin/Documents/MATLAB/logo.mif";
defparam \c0|altsyncram_component|auto_generated|ram_block1a15 .init_file_layout = "port_a";
defparam \c0|altsyncram_component|auto_generated|ram_block1a15 .logical_ram_name = "rom2:c0|altsyncram:altsyncram_component|altsyncram_1qt3:auto_generated|ALTSYNCRAM";
defparam \c0|altsyncram_component|auto_generated|ram_block1a15 .operation_mode = "rom";
defparam \c0|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \c0|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_width = 13;
defparam \c0|altsyncram_component|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \c0|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \c0|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clock = "clock0";
defparam \c0|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \c0|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \c0|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_bit_number = 7;
defparam \c0|altsyncram_component|auto_generated|ram_block1a15 .port_a_last_address = 8191;
defparam \c0|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 65536;
defparam \c0|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_width = 8;
defparam \c0|altsyncram_component|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \c0|altsyncram_component|auto_generated|ram_block1a15 .port_a_write_enable_clock = "none";
defparam \c0|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_width = 13;
defparam \c0|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \c0|altsyncram_component|auto_generated|ram_block1a15 .ram_block_type = "M9K";
defparam \c0|altsyncram_component|auto_generated|ram_block1a15 .mem_init3 = 2048'h7F7DFE6BFDF9DDF80000007FFF80000003DDCFDBCEEDDAEEFBDBB9EDF5FDE0000000FFFF000000077F5F7738DBDBDDEFBE39DDF7FBC0000001FFFE00000004EFBDE0E5F7B7BF5FFD7839EBB940000003FFF80000003BFB63B9FBFF2F7D7FFB73B9DBF980000003FFF000000077EC8EEF7FFE9975FBF76BBCBBF700000007FFE0000000FFBBDFADDFFDAF61FFF7FBF7BBEE0000000FFFC0000001BFEF7EDF7B7BBEAFF6E7FF7FB7EC0000001FFF000000037DFEFDB8EDFF7EDFF7F7F7EF77D80000001FFE00000005F77FF725B7FFFF7FF7D2F7DF7FF00000003FFC0000000BFFF7DFBBDFFFB7FFF7BAF7FEEFA00000007FF800000017BBEF3BF57FF77BFFED7E;
defparam \c0|altsyncram_component|auto_generated|ram_block1a15 .mem_init2 = 2048'hE7BEEF40000000FFE00000002FFFDCEFEAFFEEF7FFEEFFE77FDE80000000FFC0000FFFDDFFB1FF9BFFDA7FFFDCFDCEFFDDFFF80001FF80003FFFB3FF07FED7FDEEFFFFD7FFC1FF9BFFF80003FF00007FFF8FFDEFDDDFFA5FBFFFDDDFBFFF8FFFF00007FC0000FFFFDFFBFF777FF67F7FFFDFDF7BFFFFFFE00007F80001FFFFBFEF7EFDFFF6FE3FFFDBBFFFFEFFFFC0000FF00007FFFF7FDEFBBFFFEDFB9FFFBFBEF7FDFFFFC0001FE0000FFFFFFFFDE7EFFFDFF8DFFFB73DFFFBFFFF80003F80001FFFFBFEFBADBFFFFFE8DFFFFEBBEFFFFFFF00003F00003FFFF7FFF67F7FFFBFECFFFF6D77DFF7FFFE00007E0000FFFFEF77E37DFFFE7FEDBFFF7F0FFFEFFF;
defparam \c0|altsyncram_component|auto_generated|ram_block1a15 .mem_init1 = 2048'hFE0000FC0001FFFFDEFFBEFFFFFBFFEDBFFEFBFFBBDFFFFC0001F00003FFFFBFFF7DEFFFFBFFEEAFFEF7DFF7BFFFF80001E00007FFFF77FFFBBFFFF7F9FFDFFDEFBFFF7FFFF00003C00003FFFEEFFBF77FFFBFF73FBFFDDFFFEEFFFF800007800003FFFE9FF7EDFFFE4F623FFFF9BF7FCBFFFE00000E000003FFF8BFFFC3FFFE7F8099FFF87FFFA3FFF800000C000001FFE0FFFF77FFFDFFE77FFFF6FFFF03FFC0000018000001FF01FFFEDFFFFE0FF8FFFFFEFDFE01FF00000030000000FC03FFFDBFFFE698C3FFFFEDFFFC01F800000040000000F007FFFFFFFFDC1187FFFFDBFFF801E000000040000000400FFFEDFFFFF8630FFFFFFFFFF00100000001E0;
defparam \c0|altsyncram_component|auto_generated|ram_block1a15 .mem_init0 = 2048'h000000000FFFDBFFFFEC7E6FFFFFB7FFE0000000000FE0000000001FFFBFFFFFFDFDF7FFFF6FFFC0000000003FF0000000003BFFFFFFFEF5FDEFFFFFDFFB8000000001FFF00000000077FFBFFFFFBDDAEFFFFFFFF60000000007FFF8000000004FBF7FFFF66FACDFFFFDFFE4000000003FFFF8000000001F7EFFFFFBF8EADFFFFBF7C000000000FFFFFC000000003EFFFFFFB7B7BDBFFFF7EF8000000003FFFFFC000000007DFFFFFF8FAE68FFFFEFDF000000001FFFFFFC00000000FBE3FFFFA1BB0FFFFF9FBE000000007FFFFFFE00000001EFC3FFFFFB7EDFFFFE3F7C00000003FFFFFFFE00000003DF81FFFE30F18FFFF03EF80000000FFFFFFFFF000000;
// synopsys translate_on

// Location: LCCOMB_X34_Y22_N16
fiftyfivenm_lcell_comb \C1|R~21 (
// Equation(s):
// \C1|R~21_combout  = (\c0|altsyncram_component|auto_generated|out_address_reg_a [2] & (\c0|altsyncram_component|auto_generated|ram_block1a39~portadataout )) # (!\c0|altsyncram_component|auto_generated|out_address_reg_a [2] & (((\C1|R~19_combout  & 
// \c0|altsyncram_component|auto_generated|ram_block1a15~portadataout ))))

	.dataa(\c0|altsyncram_component|auto_generated|ram_block1a39~portadataout ),
	.datab(\C1|R~19_combout ),
	.datac(\c0|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datad(\c0|altsyncram_component|auto_generated|ram_block1a15~portadataout ),
	.cin(gnd),
	.combout(\C1|R~21_combout ),
	.cout());
// synopsys translate_off
defparam \C1|R~21 .lut_mask = 16'hACA0;
defparam \C1|R~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X33_Y20_N0
fiftyfivenm_ram_block \c0|altsyncram_component|auto_generated|ram_block1a7 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\C|altpll_0|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\c0|altsyncram_component|auto_generated|rden_decode|w_anode406w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\C1|address [12],\C1|address [11],\C1|address [10],\C1|address [9],\C1|address [8],\C1|address [7],\C1|address [6],\C1|address [5],\C1|address [4],\C1|address [3],\C1|address [2],\C1|address [1],\C1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\c0|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \c0|altsyncram_component|auto_generated|ram_block1a7 .clk0_core_clock_enable = "ena0";
defparam \c0|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \c0|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \c0|altsyncram_component|auto_generated|ram_block1a7 .init_file = "../../../Users/Marcin/Documents/MATLAB/logo.mif";
defparam \c0|altsyncram_component|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \c0|altsyncram_component|auto_generated|ram_block1a7 .logical_ram_name = "rom2:c0|altsyncram:altsyncram_component|altsyncram_1qt3:auto_generated|ALTSYNCRAM";
defparam \c0|altsyncram_component|auto_generated|ram_block1a7 .operation_mode = "rom";
defparam \c0|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \c0|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_width = 13;
defparam \c0|altsyncram_component|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \c0|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \c0|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clock = "clock0";
defparam \c0|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \c0|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \c0|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \c0|altsyncram_component|auto_generated|ram_block1a7 .port_a_last_address = 8191;
defparam \c0|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 65536;
defparam \c0|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_width = 8;
defparam \c0|altsyncram_component|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \c0|altsyncram_component|auto_generated|ram_block1a7 .port_a_write_enable_clock = "none";
defparam \c0|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_width = 13;
defparam \c0|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \c0|altsyncram_component|auto_generated|ram_block1a7 .ram_block_type = "M9K";
defparam \c0|altsyncram_component|auto_generated|ram_block1a7 .mem_init3 = 2048'h07BF01FFFFDFDCFFFFC07CF00000007FFFFFFFFF0000000F7E01FFFFFD7FFFFF00F9C0000001FFFFFFFFFF8000000E7C00FFFFEFBFFFF801F38000000FFFFFFFFFFF80000008F800FFFFDFFFFFE003E20000003FFFFFFFFFFFC0006001F0007FFFBEFFFF0007C0030001FFFFFFFFFFFFC001E003E0007FFFFBFFFC000F800F0007FFFFFFFFFFFFE00FF007C0003FFFBFFFE0001E007F803FFFFFFFFFFFFFE03FF00780003FFFFFFF80003C01FF80FFFFFFFFFFFFFFE0FFF80F00003FFFFFFE0000780FFF83FFFFFFFFFFFFFFF3FFF80C00003FFFFFF80000E03FFFDFFFFFFFFFFFFFFFFFFFF80800007FFFFFF0000080FFFFFFFFFFFFFFFFFFFFFFFFFC000000;
defparam \c0|altsyncram_component|auto_generated|ram_block1a7 .mem_init2 = 2048'hFFFFFFE0000007FFFFFFFFFFFFFFFFFFFFFFFFFC000003FFFFFFE000001FFFFFFFFFFFFFFFFFFFFFFFFFFE000007FFFFFFC00000FFFFFFFFFFFFFFFFFFFFFFFFFFFE00000FFFFFFF800003FFFFFFFFFFFFFFFFFFFFFFFFFFFE00000FFFFFFE00000FFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000FFFFFF800007FFFFFFFFFFFFFFFFFFFFFFFFFFFFC000007FFFFC000007FFFFFFFFFFFFFFFFFFFFFFFFFFFF8000007FFFF000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000003FFF8000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000001FFC0000001FFFFFFFFFFFFFFFFFFFFFFFFFFFF80000001FF00000003FFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000F80000;
defparam \c0|altsyncram_component|auto_generated|ram_block1a7 .mem_init1 = 2048'h0007FFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000E00000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000007FFFFFFFFF;
defparam \c0|altsyncram_component|auto_generated|ram_block1a7 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X34_Y22_N22
fiftyfivenm_lcell_comb \C1|R~20 (
// Equation(s):
// \C1|R~20_combout  = (\c0|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\C1|R~19_combout ) # ((\c0|altsyncram_component|auto_generated|out_address_reg_a [1])))) # (!\c0|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// ((\C1|R~19_combout  & ((\c0|altsyncram_component|auto_generated|out_address_reg_a [1]))) # (!\C1|R~19_combout  & (\c0|altsyncram_component|auto_generated|ram_block1a7~portadataout  & !\c0|altsyncram_component|auto_generated|out_address_reg_a [1]))))

	.dataa(\c0|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datab(\C1|R~19_combout ),
	.datac(\c0|altsyncram_component|auto_generated|ram_block1a7~portadataout ),
	.datad(\c0|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.cin(gnd),
	.combout(\C1|R~20_combout ),
	.cout());
// synopsys translate_off
defparam \C1|R~20 .lut_mask = 16'hEE98;
defparam \C1|R~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y22_N6
fiftyfivenm_lcell_comb \C1|R~22 (
// Equation(s):
// \C1|R~22_combout  = (!\C1|R[0]~4_combout  & ((\C1|R~21_combout ) # (\C1|R~20_combout )))

	.dataa(\C1|R[0]~4_combout ),
	.datab(\C1|R~21_combout ),
	.datac(\C1|R~20_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\C1|R~22_combout ),
	.cout());
// synopsys translate_off
defparam \C1|R~22 .lut_mask = 16'h5454;
defparam \C1|R~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X33_Y31_N0
fiftyfivenm_ram_block \c0|altsyncram_component|auto_generated|ram_block1a63 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\C|altpll_0|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\c0|altsyncram_component|auto_generated|rden_decode|w_anode490w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\C1|address [12],\C1|address [11],\C1|address [10],\C1|address [9],\C1|address [8],\C1|address [7],\C1|address [6],\C1|address [5],\C1|address [4],\C1|address [3],\C1|address [2],\C1|address [1],\C1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\c0|altsyncram_component|auto_generated|ram_block1a63_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \c0|altsyncram_component|auto_generated|ram_block1a63 .clk0_core_clock_enable = "ena0";
defparam \c0|altsyncram_component|auto_generated|ram_block1a63 .data_interleave_offset_in_bits = 1;
defparam \c0|altsyncram_component|auto_generated|ram_block1a63 .data_interleave_width_in_bits = 1;
defparam \c0|altsyncram_component|auto_generated|ram_block1a63 .init_file = "../../../Users/Marcin/Documents/MATLAB/logo.mif";
defparam \c0|altsyncram_component|auto_generated|ram_block1a63 .init_file_layout = "port_a";
defparam \c0|altsyncram_component|auto_generated|ram_block1a63 .logical_ram_name = "rom2:c0|altsyncram:altsyncram_component|altsyncram_1qt3:auto_generated|ALTSYNCRAM";
defparam \c0|altsyncram_component|auto_generated|ram_block1a63 .operation_mode = "rom";
defparam \c0|altsyncram_component|auto_generated|ram_block1a63 .port_a_address_clear = "none";
defparam \c0|altsyncram_component|auto_generated|ram_block1a63 .port_a_address_width = 13;
defparam \c0|altsyncram_component|auto_generated|ram_block1a63 .port_a_byte_enable_clock = "none";
defparam \c0|altsyncram_component|auto_generated|ram_block1a63 .port_a_data_out_clear = "none";
defparam \c0|altsyncram_component|auto_generated|ram_block1a63 .port_a_data_out_clock = "clock0";
defparam \c0|altsyncram_component|auto_generated|ram_block1a63 .port_a_data_width = 1;
defparam \c0|altsyncram_component|auto_generated|ram_block1a63 .port_a_first_address = 0;
defparam \c0|altsyncram_component|auto_generated|ram_block1a63 .port_a_first_bit_number = 7;
defparam \c0|altsyncram_component|auto_generated|ram_block1a63 .port_a_last_address = 8191;
defparam \c0|altsyncram_component|auto_generated|ram_block1a63 .port_a_logical_ram_depth = 65536;
defparam \c0|altsyncram_component|auto_generated|ram_block1a63 .port_a_logical_ram_width = 8;
defparam \c0|altsyncram_component|auto_generated|ram_block1a63 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \c0|altsyncram_component|auto_generated|ram_block1a63 .port_a_write_enable_clock = "none";
defparam \c0|altsyncram_component|auto_generated|ram_block1a63 .port_b_address_width = 13;
defparam \c0|altsyncram_component|auto_generated|ram_block1a63 .port_b_data_width = 1;
defparam \c0|altsyncram_component|auto_generated|ram_block1a63 .ram_block_type = "M9K";
defparam \c0|altsyncram_component|auto_generated|ram_block1a63 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \c0|altsyncram_component|auto_generated|ram_block1a63 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \c0|altsyncram_component|auto_generated|ram_block1a63 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \c0|altsyncram_component|auto_generated|ram_block1a63 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X33_Y28_N0
fiftyfivenm_ram_block \c0|altsyncram_component|auto_generated|ram_block1a47 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\C|altpll_0|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\c0|altsyncram_component|auto_generated|rden_decode|w_anode468w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\C1|address [12],\C1|address [11],\C1|address [10],\C1|address [9],\C1|address [8],\C1|address [7],\C1|address [6],\C1|address [5],\C1|address [4],\C1|address [3],\C1|address [2],\C1|address [1],\C1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\c0|altsyncram_component|auto_generated|ram_block1a47_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \c0|altsyncram_component|auto_generated|ram_block1a47 .clk0_core_clock_enable = "ena0";
defparam \c0|altsyncram_component|auto_generated|ram_block1a47 .data_interleave_offset_in_bits = 1;
defparam \c0|altsyncram_component|auto_generated|ram_block1a47 .data_interleave_width_in_bits = 1;
defparam \c0|altsyncram_component|auto_generated|ram_block1a47 .init_file = "../../../Users/Marcin/Documents/MATLAB/logo.mif";
defparam \c0|altsyncram_component|auto_generated|ram_block1a47 .init_file_layout = "port_a";
defparam \c0|altsyncram_component|auto_generated|ram_block1a47 .logical_ram_name = "rom2:c0|altsyncram:altsyncram_component|altsyncram_1qt3:auto_generated|ALTSYNCRAM";
defparam \c0|altsyncram_component|auto_generated|ram_block1a47 .operation_mode = "rom";
defparam \c0|altsyncram_component|auto_generated|ram_block1a47 .port_a_address_clear = "none";
defparam \c0|altsyncram_component|auto_generated|ram_block1a47 .port_a_address_width = 13;
defparam \c0|altsyncram_component|auto_generated|ram_block1a47 .port_a_byte_enable_clock = "none";
defparam \c0|altsyncram_component|auto_generated|ram_block1a47 .port_a_data_out_clear = "none";
defparam \c0|altsyncram_component|auto_generated|ram_block1a47 .port_a_data_out_clock = "clock0";
defparam \c0|altsyncram_component|auto_generated|ram_block1a47 .port_a_data_width = 1;
defparam \c0|altsyncram_component|auto_generated|ram_block1a47 .port_a_first_address = 0;
defparam \c0|altsyncram_component|auto_generated|ram_block1a47 .port_a_first_bit_number = 7;
defparam \c0|altsyncram_component|auto_generated|ram_block1a47 .port_a_last_address = 8191;
defparam \c0|altsyncram_component|auto_generated|ram_block1a47 .port_a_logical_ram_depth = 65536;
defparam \c0|altsyncram_component|auto_generated|ram_block1a47 .port_a_logical_ram_width = 8;
defparam \c0|altsyncram_component|auto_generated|ram_block1a47 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \c0|altsyncram_component|auto_generated|ram_block1a47 .port_a_write_enable_clock = "none";
defparam \c0|altsyncram_component|auto_generated|ram_block1a47 .port_b_address_width = 13;
defparam \c0|altsyncram_component|auto_generated|ram_block1a47 .port_b_data_width = 1;
defparam \c0|altsyncram_component|auto_generated|ram_block1a47 .ram_block_type = "M9K";
defparam \c0|altsyncram_component|auto_generated|ram_block1a47 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \c0|altsyncram_component|auto_generated|ram_block1a47 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \c0|altsyncram_component|auto_generated|ram_block1a47 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8003FFFFFFFFFFFFFFFFFFFF;
defparam \c0|altsyncram_component|auto_generated|ram_block1a47 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFC0001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000FFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X34_Y22_N0
fiftyfivenm_lcell_comb \C1|R~17 (
// Equation(s):
// \C1|R~17_combout  = (\c0|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\c0|altsyncram_component|auto_generated|out_address_reg_a [1] & (\c0|altsyncram_component|auto_generated|ram_block1a63~portadataout )) # 
// (!\c0|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\c0|altsyncram_component|auto_generated|ram_block1a47~portadataout ))))) # (!\c0|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (((\c0|altsyncram_component|auto_generated|out_address_reg_a [1]))))

	.dataa(\c0|altsyncram_component|auto_generated|ram_block1a63~portadataout ),
	.datab(\c0|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(\c0|altsyncram_component|auto_generated|ram_block1a47~portadataout ),
	.datad(\c0|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.cin(gnd),
	.combout(\C1|R~17_combout ),
	.cout());
// synopsys translate_off
defparam \C1|R~17 .lut_mask = 16'hBBC0;
defparam \C1|R~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X33_Y10_N0
fiftyfivenm_ram_block \c0|altsyncram_component|auto_generated|ram_block1a55 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\C|altpll_0|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\c0|altsyncram_component|auto_generated|rden_decode|w_anode479w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\C1|address [12],\C1|address [11],\C1|address [10],\C1|address [9],\C1|address [8],\C1|address [7],\C1|address [6],\C1|address [5],\C1|address [4],\C1|address [3],\C1|address [2],\C1|address [1],\C1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\c0|altsyncram_component|auto_generated|ram_block1a55_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \c0|altsyncram_component|auto_generated|ram_block1a55 .clk0_core_clock_enable = "ena0";
defparam \c0|altsyncram_component|auto_generated|ram_block1a55 .data_interleave_offset_in_bits = 1;
defparam \c0|altsyncram_component|auto_generated|ram_block1a55 .data_interleave_width_in_bits = 1;
defparam \c0|altsyncram_component|auto_generated|ram_block1a55 .init_file = "../../../Users/Marcin/Documents/MATLAB/logo.mif";
defparam \c0|altsyncram_component|auto_generated|ram_block1a55 .init_file_layout = "port_a";
defparam \c0|altsyncram_component|auto_generated|ram_block1a55 .logical_ram_name = "rom2:c0|altsyncram:altsyncram_component|altsyncram_1qt3:auto_generated|ALTSYNCRAM";
defparam \c0|altsyncram_component|auto_generated|ram_block1a55 .operation_mode = "rom";
defparam \c0|altsyncram_component|auto_generated|ram_block1a55 .port_a_address_clear = "none";
defparam \c0|altsyncram_component|auto_generated|ram_block1a55 .port_a_address_width = 13;
defparam \c0|altsyncram_component|auto_generated|ram_block1a55 .port_a_byte_enable_clock = "none";
defparam \c0|altsyncram_component|auto_generated|ram_block1a55 .port_a_data_out_clear = "none";
defparam \c0|altsyncram_component|auto_generated|ram_block1a55 .port_a_data_out_clock = "clock0";
defparam \c0|altsyncram_component|auto_generated|ram_block1a55 .port_a_data_width = 1;
defparam \c0|altsyncram_component|auto_generated|ram_block1a55 .port_a_first_address = 0;
defparam \c0|altsyncram_component|auto_generated|ram_block1a55 .port_a_first_bit_number = 7;
defparam \c0|altsyncram_component|auto_generated|ram_block1a55 .port_a_last_address = 8191;
defparam \c0|altsyncram_component|auto_generated|ram_block1a55 .port_a_logical_ram_depth = 65536;
defparam \c0|altsyncram_component|auto_generated|ram_block1a55 .port_a_logical_ram_width = 8;
defparam \c0|altsyncram_component|auto_generated|ram_block1a55 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \c0|altsyncram_component|auto_generated|ram_block1a55 .port_a_write_enable_clock = "none";
defparam \c0|altsyncram_component|auto_generated|ram_block1a55 .port_b_address_width = 13;
defparam \c0|altsyncram_component|auto_generated|ram_block1a55 .port_b_data_width = 1;
defparam \c0|altsyncram_component|auto_generated|ram_block1a55 .ram_block_type = "M9K";
defparam \c0|altsyncram_component|auto_generated|ram_block1a55 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \c0|altsyncram_component|auto_generated|ram_block1a55 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \c0|altsyncram_component|auto_generated|ram_block1a55 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \c0|altsyncram_component|auto_generated|ram_block1a55 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X34_Y22_N2
fiftyfivenm_lcell_comb \C1|R~18 (
// Equation(s):
// \C1|R~18_combout  = ((\C1|R~17_combout  & ((\c0|altsyncram_component|auto_generated|ram_block1a55~portadataout ) # (\c0|altsyncram_component|auto_generated|out_address_reg_a [0]))) # (!\C1|R~17_combout  & 
// ((!\c0|altsyncram_component|auto_generated|out_address_reg_a [0])))) # (!\c0|altsyncram_component|auto_generated|out_address_reg_a [2])

	.dataa(\c0|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datab(\C1|R~17_combout ),
	.datac(\c0|altsyncram_component|auto_generated|ram_block1a55~portadataout ),
	.datad(\c0|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.cin(gnd),
	.combout(\C1|R~18_combout ),
	.cout());
// synopsys translate_off
defparam \C1|R~18 .lut_mask = 16'hDDF7;
defparam \C1|R~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y19_N26
fiftyfivenm_lcell_comb \C1|R~23 (
// Equation(s):
// \C1|R~23_combout  = (\C1|R~22_combout  & (\C1|R~18_combout  & (!\C1|process_0~12_combout  & !\C1|R[0]~0_combout )))

	.dataa(\C1|R~22_combout ),
	.datab(\C1|R~18_combout ),
	.datac(\C1|process_0~12_combout ),
	.datad(\C1|R[0]~0_combout ),
	.cin(gnd),
	.combout(\C1|R~23_combout ),
	.cout());
// synopsys translate_off
defparam \C1|R~23 .lut_mask = 16'h0008;
defparam \C1|R~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y19_N27
dffeas \C1|R[2] (
	.clk(\C|altpll_0|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(\C1|R~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\C1|R [2]),
	.prn(vcc));
// synopsys translate_off
defparam \C1|R[2] .is_wysiwyg = "true";
defparam \C1|R[2] .power_up = "low";
// synopsys translate_on

// Location: M9K_X33_Y22_N0
fiftyfivenm_ram_block \c0|altsyncram_component|auto_generated|ram_block1a26 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\C|altpll_0|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\c0|altsyncram_component|auto_generated|rden_decode|w_anode446w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\C1|address [12],\C1|address [11],\C1|address [10],\C1|address [9],\C1|address [8],\C1|address [7],\C1|address [6],\C1|address [5],\C1|address [4],\C1|address [3],\C1|address [2],\C1|address [1],\C1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\c0|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \c0|altsyncram_component|auto_generated|ram_block1a26 .clk0_core_clock_enable = "ena0";
defparam \c0|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_offset_in_bits = 1;
defparam \c0|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_width_in_bits = 1;
defparam \c0|altsyncram_component|auto_generated|ram_block1a26 .init_file = "../../../Users/Marcin/Documents/MATLAB/logo.mif";
defparam \c0|altsyncram_component|auto_generated|ram_block1a26 .init_file_layout = "port_a";
defparam \c0|altsyncram_component|auto_generated|ram_block1a26 .logical_ram_name = "rom2:c0|altsyncram:altsyncram_component|altsyncram_1qt3:auto_generated|ALTSYNCRAM";
defparam \c0|altsyncram_component|auto_generated|ram_block1a26 .operation_mode = "rom";
defparam \c0|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_clear = "none";
defparam \c0|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_width = 13;
defparam \c0|altsyncram_component|auto_generated|ram_block1a26 .port_a_byte_enable_clock = "none";
defparam \c0|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clear = "none";
defparam \c0|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clock = "clock0";
defparam \c0|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_width = 1;
defparam \c0|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_address = 0;
defparam \c0|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_bit_number = 2;
defparam \c0|altsyncram_component|auto_generated|ram_block1a26 .port_a_last_address = 8191;
defparam \c0|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_depth = 65536;
defparam \c0|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_width = 8;
defparam \c0|altsyncram_component|auto_generated|ram_block1a26 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \c0|altsyncram_component|auto_generated|ram_block1a26 .port_a_write_enable_clock = "none";
defparam \c0|altsyncram_component|auto_generated|ram_block1a26 .port_b_address_width = 13;
defparam \c0|altsyncram_component|auto_generated|ram_block1a26 .port_b_data_width = 1;
defparam \c0|altsyncram_component|auto_generated|ram_block1a26 .ram_block_type = "M9K";
defparam \c0|altsyncram_component|auto_generated|ram_block1a26 .mem_init3 = 2048'h003000001FFF6EFF6FFFE0FE1CFA0A0FFFD7FBFBFFC000007000007FFDBEDDBFFFC1FC19F6161FFFD76FB7FFC00001E00001FFF7FFFEFFFF83F833CC0C1FFFF7FFB7FFC00003C0000FFFEDFFEBFFFF07F06F98183FFFB7FF6FFFE0000780001FFFB7FFAFFFFE0FF09F30307FFFB7FF6FFFC0000F80003FFF6FFEDFFFFC1FE13EE0E0FFFFAFFEDFFF80003F00007FFFBFFD7FFFF83FC079E1E1FFFFAFFEDFFF00007E00007FFB7FF5C07FF07F81F3C3C1FF077FFDBFFC0000FC0000FFF7FFE8FF9FE0FF03E78383E7F95FBDFFF80001FC0001FFDBB7A710DDC0FF07DF07073C1EFDBB7FF00007F80003FFB6FF73FE78001E0FBE0E0D9FE7BFB6FFE0000FF00003;
defparam \c0|altsyncram_component|auto_generated|ram_block1a26 .mem_init2 = 2048'hFF7DFD9FFF7FFFFFFFFFFFE6FFFB7F77FF80001FE00007FFBFBAFFFF5FFFFFFFFFFFDFFFFF6FEDFF00003FE0000FFB7CFFFFFF5FFFFFFFFFFF7FFFFAE7DBFE0000FFC0001FF6FFD7C3FFDFFFFFFFFFFDFF3CFFFFB7FC0001FF80001FEFFFAEFEFEFFFFFFFFFFFEFDFE75FFAFF00003FF00000037FFF3077EBFFFFFFFFFEBECE36BFF60000007FF0000006FFD59FB7FFFFFFFFFFFF7F7FB77FEC000001FFE000000DFFAAFFB7D7FFFFFFFFFDF5FFB57FD8000003FFC000001BFF6BFFB7F7FFFFFFBCABD7FFAAFFB0000007FF800000373FB7FFAFBFFFFFFFFFFFAFFFA5E76000000FFF8000006DBF5FFFBF087C0007C31FBFFF4BB6C000003FFF000000DFBCBFF;
defparam \c0|altsyncram_component|auto_generated|ram_block1a26 .mem_init1 = 2048'hF5FE38FFFF8E3FD7FFFD6FD8000007FFE000001FF697FFFE33F6FFFEDF98AFFFEADFB000000FFFC0000036DE10FFFB5DEDFFFDBDD67FF861DB6000001FFFC000006F7BFE7FCF3DD5FFF5779E7FCFFCDEC000007FFF800000DFDF1F3F9E7B79FFCF6F3CFF7C3EFD800000FFFF000001BF7337BF3EE1F7FFDF0EF9FDCECEFB000001FFFE0000037DDFBBBFBEEF90004FBBEFF77EEEF6000003FFFE000006F777FB7F8FFEAFBECFFE3FDBDFEEEC00000FFFFC00000DEDEFFB7FE7F7DF78E7F3FFBFBFEDF000001FFFF800000FB7FDFBFFF3EFFEFBEF9FFEDFF7EF6000003FFFF000001B7FDFF6FFF7DFFDFFDF7FFDFF5FDAC000007FFFF0000035BFFFFDFFFF9F7B;
defparam \c0|altsyncram_component|auto_generated|ram_block1a26 .mem_init0 = 2048'hDFBFFFFAFFFFF5800001FFFFFFF0003B5B7DABFFEF6EE3BE7BFFFDEDB6A60007FFFFFFFFE00066FDF79FFFDEC5AB46F7FFFBE7DE6C000FFFFFFFFFC000CDF3FFBFFC3D61DAB5E1FFB7CFFEB8001FFFFFFFFF8000D9F75F7FFB79F7BCF3DBFF77FD7960003FFFFFFFFF0001D475C6BFF773FF7FE777FFD9E789C0007FFFFFFFFE0001AFF7FF7FEF6FFE7FEDEFFEBFCFF30000FFFFFFFFFC0001BFDBF6FFDF5EDB5FD7DFFDFF6FEE0001FFFFFFFFF800039F7FFBFEB77C2F279DAFFB7DFFB80003FFFFFFFFF000039EFFB7FB7EFF3F3FBF6FFB7BFEE00007FFFFFFFFE0000B9DFEDFF7EDFFFEFF6DDFFF7FFBA0000FFFFFFFFFC0001BDDB37FEF9FEDFFBFCFBFF7;
// synopsys translate_on

// Location: M9K_X33_Y14_N0
fiftyfivenm_ram_block \c0|altsyncram_component|auto_generated|ram_block1a18 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\C|altpll_0|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\c0|altsyncram_component|auto_generated|rden_decode|w_anode435w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\C1|address [12],\C1|address [11],\C1|address [10],\C1|address [9],\C1|address [8],\C1|address [7],\C1|address [6],\C1|address [5],\C1|address [4],\C1|address [3],\C1|address [2],\C1|address [1],\C1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\c0|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \c0|altsyncram_component|auto_generated|ram_block1a18 .clk0_core_clock_enable = "ena0";
defparam \c0|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \c0|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \c0|altsyncram_component|auto_generated|ram_block1a18 .init_file = "../../../Users/Marcin/Documents/MATLAB/logo.mif";
defparam \c0|altsyncram_component|auto_generated|ram_block1a18 .init_file_layout = "port_a";
defparam \c0|altsyncram_component|auto_generated|ram_block1a18 .logical_ram_name = "rom2:c0|altsyncram:altsyncram_component|altsyncram_1qt3:auto_generated|ALTSYNCRAM";
defparam \c0|altsyncram_component|auto_generated|ram_block1a18 .operation_mode = "rom";
defparam \c0|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \c0|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_width = 13;
defparam \c0|altsyncram_component|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \c0|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \c0|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clock = "clock0";
defparam \c0|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_width = 1;
defparam \c0|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \c0|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_bit_number = 2;
defparam \c0|altsyncram_component|auto_generated|ram_block1a18 .port_a_last_address = 8191;
defparam \c0|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 65536;
defparam \c0|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_width = 8;
defparam \c0|altsyncram_component|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \c0|altsyncram_component|auto_generated|ram_block1a18 .port_a_write_enable_clock = "none";
defparam \c0|altsyncram_component|auto_generated|ram_block1a18 .port_b_address_width = 13;
defparam \c0|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_width = 1;
defparam \c0|altsyncram_component|auto_generated|ram_block1a18 .ram_block_type = "M9K";
defparam \c0|altsyncram_component|auto_generated|ram_block1a18 .mem_init3 = 2048'h36CEC0001FFFFFFFFF800039C09DFFDE4DEBFD764F7FF7827B80003FFFFFFFFF00007DFFF7FFFDFB67796FDFFFFBFFCF00007FFFFFFFFE0000FC7F9FFFAFF6ECEEDFEBFFF8FC7E0000FFFFFFFFFC0001FF01FFFF4F9BEAFECF97FFFF07FC0001FFFFFFFFF80003FFFFFFF8DF8FEE7E3F63FFFFFFF80003FFFFFFFFF00007FFFFFFF6377FBEFF7637FFFFFFF00007FFFFFFFFE0000FFFFFFFF76DF6FFDF6DDFFFFFFFE0000FFFFFFFFFC0001FFFFFE70F57FBFD7F57873FFFFFC0001FFFFFFFFF80003FFFFFBFEB1FF7FDFF1AFF7FFFFF80003FFFFFFFFF00007FFFE03FDF7FFFF7FF7DFE03FFFF00007FFFFFFFFE0000FFFE7FFFB7FBEFEFBFDBFFFDFFFE0000;
defparam \c0|altsyncram_component|auto_generated|ram_block1a18 .mem_init2 = 2048'hFFFFFFFFFC0001FFFBFFFF7EEDDDDDBBF7FFFDFFFC0001FFFFFFFFF80003FFF7FF00EFDB5B5B7EE03FFDFFF80003FFFFFFFFF00007FFEFFFBEDF7FD5FF7DBFFFFBFFF00007FFFFFFFFE0000FFF8FFFBDD9DBC7B7377BFFE3FFE0000FFFFFFFFFC0001FFDFFF81FB72FDFA76FC1FFFDFFC0001FFFFFFFFF80003FEFF80FFBADBFBF86BBFC07FCFF80003FFFFFFFFF00007FBFFFDFF9877FFFB0CFFBFFFEFF00007FFFFFFFFE0000FEFFFF07FEDEFEFF767FC1FFFEFE0000FFFFFFFFFC0001FBFFF3FFEEFDFDFFF3BFFE7FFDFC0001FFFFFFFFF80003F7FF9FFFEEF9F5FFEDFFFF3FFFF80003FFFFFFFFF00007F3F1BFF981F5DDFBC4CFFE8FE7F00007FFFFFFFF;
defparam \c0|altsyncram_component|auto_generated|ram_block1a18 .mem_init1 = 2048'hE0000FEFBF8FF07BDD7D739C1FE3FFEFE0000FFFFFFFFFC0001F7FF8FFBF67F9FAD9B7EFF8FFE7C0001FFFFFFFFF80003DFFEFFF7FF5FBF8F1BFDFFCFFF780003FFFFFFFFF000077FFBFF03FB3F7F3F77E0FFDFFF700007FFFFFFFFE0000FFFE33F7FE67EFFFEEFFDF18FFEE0000FFFFFFFFFC0001BFF79F9FFAEFDDFFFCFFCFCF7FEC0001FFFFFFFFF8000377FEF9BFF9FFBBBFBAFFB3CF7DD80003FFFFFFFFF000071EFBFF1FE3FF76BF73FC7FEFFC700007FFFFFFFFE0000F7FEFF9FFF37D6BF61FFF3FEFFDE0000FFFFFFFFFC0001DFFBFA7F031DF4F6CA17F4FEFFDC0001FFFFFFFFF800037FEF9DFF00CAF3FE703FF67FFFD80003FFFFFFFFF00006FFD;
defparam \c0|altsyncram_component|auto_generated|ram_block1a18 .mem_init0 = 2048'hCF3FD31DBE7E3E65FE71DFFB00007FFFFFFFFE0000BEF43B1F5FBE7EFEFBF1E3B85EFA0000FFFFFFFFFC00017BDEEF78FFBEFDFFF7E8F7BBDEF40001FFFFFFFFF80002EF7BFDDEFF7FFBFFFFEF77FBDEE80003FFFFFFFFF000053FEFF7F5FFDFF7FFBFD7F7FBFE900007FFFFFFFFE0000EFFFFDFABFE5FEFFEFFABF7F7FEE0000FFFFFFF8000001DFF7FBCD7FF1FADFDFFDBEDF5FDC000000FFFFE00000037FEEF73BFFFDAFB47FDB9DDEDFD8000000FFFFC0000007FFB9C0FA7FBE3D61FF6B81CDDFB0000001FFFF8000000BF7077BF33F5EFC3FFB9FDDC1DFA0000003FFFF00000017DDDDD7E9DEFDF9FFDDBF5DDDDF40000007FFFC0000001F77375F2CDEF;
// synopsys translate_on

// Location: LCCOMB_X34_Y22_N12
fiftyfivenm_lcell_comb \C1|g~2 (
// Equation(s):
// \C1|g~2_combout  = (\c0|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\c0|altsyncram_component|auto_generated|ram_block1a26~portadataout ) # ((!\c0|altsyncram_component|auto_generated|out_address_reg_a [1])))) # 
// (!\c0|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\c0|altsyncram_component|auto_generated|ram_block1a18~portadataout  & \c0|altsyncram_component|auto_generated|out_address_reg_a [1]))))

	.dataa(\c0|altsyncram_component|auto_generated|ram_block1a26~portadataout ),
	.datab(\c0|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(\c0|altsyncram_component|auto_generated|ram_block1a18~portadataout ),
	.datad(\c0|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.cin(gnd),
	.combout(\C1|g~2_combout ),
	.cout());
// synopsys translate_off
defparam \C1|g~2 .lut_mask = 16'hB8CC;
defparam \C1|g~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X33_Y30_N0
fiftyfivenm_ram_block \c0|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\C|altpll_0|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\c0|altsyncram_component|auto_generated|rden_decode|w_anode406w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\C1|address [12],\C1|address [11],\C1|address [10],\C1|address [9],\C1|address [8],\C1|address [7],\C1|address [6],\C1|address [5],\C1|address [4],\C1|address [3],\C1|address [2],\C1|address [1],\C1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\c0|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \c0|altsyncram_component|auto_generated|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \c0|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \c0|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \c0|altsyncram_component|auto_generated|ram_block1a2 .init_file = "../../../Users/Marcin/Documents/MATLAB/logo.mif";
defparam \c0|altsyncram_component|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \c0|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "rom2:c0|altsyncram:altsyncram_component|altsyncram_1qt3:auto_generated|ALTSYNCRAM";
defparam \c0|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "rom";
defparam \c0|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \c0|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \c0|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \c0|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \c0|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "clock0";
defparam \c0|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \c0|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \c0|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \c0|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \c0|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 65536;
defparam \c0|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 8;
defparam \c0|altsyncram_component|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \c0|altsyncram_component|auto_generated|ram_block1a2 .port_a_write_enable_clock = "none";
defparam \c0|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \c0|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \c0|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M9K";
defparam \c0|altsyncram_component|auto_generated|ram_block1a2 .mem_init3 = 2048'h07BF01FFFFDFDCFFFFC07CF00000007FFFFFFFFF0000000F7E01FFFFFD7FFFFF00F9C0000001FFFFFFFFFF8000000E7C00FFFFEFBFFFF801F38000000FFFFFFFFFFF80000008F800FFFFDFFFFFE003E20000003FFFFFFFFFFFC0006001F0007FFFBEFFFF0007C0030001FFFFFFFFFFFFC001E003E0007FFFFBFFFC000F800F0007FFFFFFFFFFFFE00FF007C0003FFFBFFFE0001E007F803FFFFFFFFFFFFFE03FF00780003FFFFFFF80003C01FF80FFFFFFFFFFFFFFE0FFF80F00003FFFFFFE0000780FFF83FFFFFFFFFFFFFFF3FFF80C00003FFFFFF80000E03FFFDFFFFFFFFFFFFFFFFFFFF80800007FFFFFF0000080FFFFFFFFFFFFFFFFFFFFFFFFFC000000;
defparam \c0|altsyncram_component|auto_generated|ram_block1a2 .mem_init2 = 2048'hFFFFFFE0000007FFFFFFFFFFFFFFFFFFFFFFFFFC000003FFFFFFE000001FFFFFFFFFFFFFFFFFFFFFFFFFFE000007FFFFFFC00000FFFFFFFFFFFFFFFFFFFFFFFFFFFE00000FFFFFFF800003FFFFFFFFFFFFFFFFFFFFFFFFFFFE00000FFFFFFE00000FFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000FFFFFF800007FFFFFFFFFFFFFFFFFFFFFFFFFFFFC000007FFFFC000007FFFFFFFFFFFFFFFFFFFFFFFFFFFF8000007FFFF000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000003FFF8000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000001FFC0000001FFFFFFFFFFFFFFFFFFFFFFFFFFFF80000001FF00000003FFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000F80000;
defparam \c0|altsyncram_component|auto_generated|ram_block1a2 .mem_init1 = 2048'h0007FFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000E00000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000007FFFFFFFFF;
defparam \c0|altsyncram_component|auto_generated|ram_block1a2 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X34_Y22_N18
fiftyfivenm_lcell_comb \C1|g~3 (
// Equation(s):
// \C1|g~3_combout  = (\C1|g~2_combout  & ((\c0|altsyncram_component|auto_generated|out_address_reg_a [1]) # ((\c0|altsyncram_component|auto_generated|out_address_reg_a [2])))) # (!\C1|g~2_combout  & 
// ((\c0|altsyncram_component|auto_generated|out_address_reg_a [1] & (\c0|altsyncram_component|auto_generated|out_address_reg_a [2])) # (!\c0|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// (!\c0|altsyncram_component|auto_generated|out_address_reg_a [2] & \c0|altsyncram_component|auto_generated|ram_block1a2~portadataout ))))

	.dataa(\C1|g~2_combout ),
	.datab(\c0|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(\c0|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datad(\c0|altsyncram_component|auto_generated|ram_block1a2~portadataout ),
	.cin(gnd),
	.combout(\C1|g~3_combout ),
	.cout());
// synopsys translate_off
defparam \C1|g~3 .lut_mask = 16'hE9E8;
defparam \C1|g~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X33_Y34_N0
fiftyfivenm_ram_block \c0|altsyncram_component|auto_generated|ram_block1a34 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\C|altpll_0|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\c0|altsyncram_component|auto_generated|rden_decode|w_anode457w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\C1|address [12],\C1|address [11],\C1|address [10],\C1|address [9],\C1|address [8],\C1|address [7],\C1|address [6],\C1|address [5],\C1|address [4],\C1|address [3],\C1|address [2],\C1|address [1],\C1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\c0|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \c0|altsyncram_component|auto_generated|ram_block1a34 .clk0_core_clock_enable = "ena0";
defparam \c0|altsyncram_component|auto_generated|ram_block1a34 .data_interleave_offset_in_bits = 1;
defparam \c0|altsyncram_component|auto_generated|ram_block1a34 .data_interleave_width_in_bits = 1;
defparam \c0|altsyncram_component|auto_generated|ram_block1a34 .init_file = "../../../Users/Marcin/Documents/MATLAB/logo.mif";
defparam \c0|altsyncram_component|auto_generated|ram_block1a34 .init_file_layout = "port_a";
defparam \c0|altsyncram_component|auto_generated|ram_block1a34 .logical_ram_name = "rom2:c0|altsyncram:altsyncram_component|altsyncram_1qt3:auto_generated|ALTSYNCRAM";
defparam \c0|altsyncram_component|auto_generated|ram_block1a34 .operation_mode = "rom";
defparam \c0|altsyncram_component|auto_generated|ram_block1a34 .port_a_address_clear = "none";
defparam \c0|altsyncram_component|auto_generated|ram_block1a34 .port_a_address_width = 13;
defparam \c0|altsyncram_component|auto_generated|ram_block1a34 .port_a_byte_enable_clock = "none";
defparam \c0|altsyncram_component|auto_generated|ram_block1a34 .port_a_data_out_clear = "none";
defparam \c0|altsyncram_component|auto_generated|ram_block1a34 .port_a_data_out_clock = "clock0";
defparam \c0|altsyncram_component|auto_generated|ram_block1a34 .port_a_data_width = 1;
defparam \c0|altsyncram_component|auto_generated|ram_block1a34 .port_a_first_address = 0;
defparam \c0|altsyncram_component|auto_generated|ram_block1a34 .port_a_first_bit_number = 2;
defparam \c0|altsyncram_component|auto_generated|ram_block1a34 .port_a_last_address = 8191;
defparam \c0|altsyncram_component|auto_generated|ram_block1a34 .port_a_logical_ram_depth = 65536;
defparam \c0|altsyncram_component|auto_generated|ram_block1a34 .port_a_logical_ram_width = 8;
defparam \c0|altsyncram_component|auto_generated|ram_block1a34 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \c0|altsyncram_component|auto_generated|ram_block1a34 .port_a_write_enable_clock = "none";
defparam \c0|altsyncram_component|auto_generated|ram_block1a34 .port_b_address_width = 13;
defparam \c0|altsyncram_component|auto_generated|ram_block1a34 .port_b_data_width = 1;
defparam \c0|altsyncram_component|auto_generated|ram_block1a34 .ram_block_type = "M9K";
defparam \c0|altsyncram_component|auto_generated|ram_block1a34 .mem_init3 = 2048'hFFFFFFFFC0000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000700000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000001F00000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000FF80000001FFFFFFFFFFFFFFFFFFFFFFFFFFFF80000003FF80000003FFFFFFFFFFFFFFFFFFFFFFFFFFFF8000001FFFC000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000FFFFE000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFE00;
defparam \c0|altsyncram_component|auto_generated|ram_block1a34 .mem_init2 = 2048'h0003FFFFE000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFE00001FFFFFF00000FFFFFFFFFFFFFFFFFFFFFFFFFFFFF000007FFFFFF000007FFFFFFFFFFFFFFFFFFFFFFFFFFFC00001FFFFFFF000007FFFFFFFFFFFFFFFFFFFFFFFFFFF000003FFFFFFE000007FFFFFFFFFFFFFFFFFFFFFFFFFF8000007C00003C000003FFFFFFFFFFFFFFFFFFFFFFFFFE0000000FFFFFC0000003FFFFFFFFFFFFFFFFFFFFFFFFF0000007FFD1FFFE000001FFFFFFFFFFFFFFFFFFFF9FFFC000007F87FFF07F800001FFFEFFFFFFFFFFFFFFFC1FFF00000FE3FFFFFFC7E00001FFF07FFFFFFFFFFFFFF01FF80000FEFFFF8FFFF9F80000FFC07FFFFFFFFFFFFFC01FE00007CFF7FEEFF;
defparam \c0|altsyncram_component|auto_generated|ram_block1a34 .mem_init1 = 2048'hDFE7C0000FF007FFFFFFFFFFFFE000F00003EFFFFFFFFFFFFBE000078003FFFFFFFFFFFF8000C0001F7FF77FBBFFDFFCF000060003FFFFFFFFFFFC000000007BFFEFFFAFFBBFFEF000000001FFFFFFFFFFF000000003DFFFEFFFFFFFFFFF7800000001FFFFFFFFFF800000000EFD7FFFFFFFFFFF5FBC00000000FFFFFFFFFE000000007BF77FFFFFFFFFFDDF9C00000000FFFFFFFFF000000001DFEFFFF87FF8FFFBFFDE000000007FFFFFFFC0000000077FDDFF3FC03FCFF77FCE000000007FFFFFFE000000001DFFC7F3C7FFF8F3F1FFEE000000003FFFFFF800000000FFFFFF79FFFFFF9CFFFFEE000000003FFFFFE000000003BFFFFB9FFFFFFFE77FFFEE;
defparam \c0|altsyncram_component|auto_generated|ram_block1a34 .mem_init0 = 2048'h000000001FFFFF000000000EF5FFDDFFFFFFFFFBBFF5EE000000001FFFFC000000003BDDFECFFFFFFFFFFDDFDDF6000000001FFFE000000000EFBFF770783F9F1F1EDFFFFE000000000FFF8000000003BF77DBE0F87F3E3E3F6F77EE000000000FFC0000000006FF1EDFC1F07E78383F6F1FEE0000000007F0000000001BFFFB7F83E0FDF0707FB7FFEE000000000780000000807FFFEDFF07C00060E0FFB7FFEC02000000020000000781DFFFEFFE0FC000C1C1FFB7FFEC0F000000020000001F8777FDBFFC1F83CF0381FFF7F9FC3F0000000C000000FF8DDBF6FFF83F079E0203FFD7EFDCFF80000018000003FFB77FDBFFF07E0F7C0407FFD7FDDBFF8000;
// synopsys translate_on

// Location: M9K_X33_Y24_N0
fiftyfivenm_ram_block \c0|altsyncram_component|auto_generated|ram_block1a10 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\C|altpll_0|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\c0|altsyncram_component|auto_generated|rden_decode|w_anode424w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\C1|address [12],\C1|address [11],\C1|address [10],\C1|address [9],\C1|address [8],\C1|address [7],\C1|address [6],\C1|address [5],\C1|address [4],\C1|address [3],\C1|address [2],\C1|address [1],\C1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\c0|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \c0|altsyncram_component|auto_generated|ram_block1a10 .clk0_core_clock_enable = "ena0";
defparam \c0|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \c0|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \c0|altsyncram_component|auto_generated|ram_block1a10 .init_file = "../../../Users/Marcin/Documents/MATLAB/logo.mif";
defparam \c0|altsyncram_component|auto_generated|ram_block1a10 .init_file_layout = "port_a";
defparam \c0|altsyncram_component|auto_generated|ram_block1a10 .logical_ram_name = "rom2:c0|altsyncram:altsyncram_component|altsyncram_1qt3:auto_generated|ALTSYNCRAM";
defparam \c0|altsyncram_component|auto_generated|ram_block1a10 .operation_mode = "rom";
defparam \c0|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \c0|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_width = 13;
defparam \c0|altsyncram_component|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \c0|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \c0|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clock = "clock0";
defparam \c0|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \c0|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \c0|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_bit_number = 2;
defparam \c0|altsyncram_component|auto_generated|ram_block1a10 .port_a_last_address = 8191;
defparam \c0|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 65536;
defparam \c0|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_width = 8;
defparam \c0|altsyncram_component|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \c0|altsyncram_component|auto_generated|ram_block1a10 .port_a_write_enable_clock = "none";
defparam \c0|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_width = 13;
defparam \c0|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \c0|altsyncram_component|auto_generated|ram_block1a10 .ram_block_type = "M9K";
defparam \c0|altsyncram_component|auto_generated|ram_block1a10 .mem_init3 = 2048'h7F7DFE6BFDF9DDF80000007FFF80000003DDCFDBCEEDDAEEFBDBB9EDF5FDE0000000FFFF000000077F5F7738DBDBDDEFBE39DDF7FBC0000001FFFE00000004EFBDE0E5F7B7BF5FFD7839EBB940000003FFF80000003BFB63B9FBFF2F7D7FFB73B9DBF980000003FFF000000077EC8EEF7FFE9975FBF76BBCBBF700000007FFE0000000FFBBDFADDFFDAF61FFF7FBF7BBEE0000000FFFC0000001BFEF7EDF7B7BBEAFF6E7FF7FB7EC0000001FFF000000037DFEFDB8EDFF7EDFF7F7F7EF77D80000001FFE00000005F77FF725B7FFFF7FF7D2F7DF7FF00000003FFC0000000BFFF7DFBBDFFFB7FFF7BAF7FEEFA00000007FF800000017BBEF3BF57FF77BFFED7E;
defparam \c0|altsyncram_component|auto_generated|ram_block1a10 .mem_init2 = 2048'hE7BEEF40000000FFE00000002FFFDCEFEAFFEEF7FFEEFFE77FDE80000000FFC0000FFFDDFFB1FF9BFFDA7FFFDCFDCEFFDDFFF80001FF80003FFFB3FF07FED7FDEEFFFFD7FFC1FF9BFFF80003FF00007FFF8FFDEFDDDFFA5FBFFFDDDFBFFF8FFFF00007FC0000FFFFDFFBFF777FF67F7FFFDFDF7BFFFFFFE00007F80001FFFFBFEF7EFDFFF6FE3FFFDBBFFFFEFFFFC0000FF00007FFFF7FDEFBBFFFEDFB9FFFBFBEF7FDFFFFC0001FE0000FFFFFFFFDE7EFFFDFF8DFFFB73DFFFBFFFF80003F80001FFFFBFEFBADBFFFFFE8DFFFFEBBEFFFFFFF00003F00003FFFF7FFF67F7FFFBFECFFFF6D77DFF7FFFE00007E0000FFFFEF77E37DFFFE7FEDBFFF7F0FFFEFFF;
defparam \c0|altsyncram_component|auto_generated|ram_block1a10 .mem_init1 = 2048'hFE0000FC0001FFFFDEFFBEFFFFFBFFEDBFFEFBFFBBDFFFFC0001F00003FFFFBFFF7DEFFFFBFFEEAFFEF7DFF7BFFFF80001E00007FFFF77FFFBBFFFF7F9FFDFFDEFBFFF7FFFF00003C00003FFFEEFFBF77FFFBFF73FBFFDDFFFEEFFFF800007800003FFFE9FF7EDFFFE4F623FFFF9BF7FCBFFFE00000E000003FFF8BFFFC3FFFE7F8099FFF87FFFA3FFF800000C000001FFE0FFFF77FFFDFFE77FFFF6FFFF03FFC0000018000001FF01FFFEDFFFFE0FF8FFFFFEFDFE01FF00000030000000FC03FFFDBFFFE698C3FFFFEDFFFC01F800000040000000F007FFFFFFFFDC1187FFFFDBFFF801E000000040000000400FFFEDFFFFF8630FFFFFFFFFF00100000001E0;
defparam \c0|altsyncram_component|auto_generated|ram_block1a10 .mem_init0 = 2048'h000000000FFFDBFFFFEC7E6FFFFFB7FFE0000000000FE0000000001FFFBFFFFFFDFDF7FFFF6FFFC0000000003FF0000000003BFFFFFFFEF5FDEFFFFFDFFB8000000001FFF00000000077FFBFFFFFBDDAEFFFFFFFF60000000007FFF8000000004FBF7FFFF66FACDFFFFDFFE4000000003FFFF8000000001F7EFFFFFBF8EADFFFFBF7C000000000FFFFFC000000003EFFFFFFB7B7BDBFFFF7EF8000000003FFFFFC000000007DFFFFFF8FAE68FFFFEFDF000000001FFFFFFC00000000FBE3FFFFA1BB0FFFFF9FBE000000007FFFFFFE00000001EFC3FFFFFB7EDFFFFE3F7C00000003FFFFFFFE00000003DF81FFFE30F18FFFF03EF80000000FFFFFFFFF000000;
// synopsys translate_on

// Location: LCCOMB_X34_Y22_N4
fiftyfivenm_lcell_comb \C1|g~4 (
// Equation(s):
// \C1|g~4_combout  = (\c0|altsyncram_component|auto_generated|out_address_reg_a [2] & (((\c0|altsyncram_component|auto_generated|ram_block1a34~portadataout )))) # (!\c0|altsyncram_component|auto_generated|out_address_reg_a [2] & (\C1|g~2_combout  & 
// ((\c0|altsyncram_component|auto_generated|ram_block1a10~portadataout ))))

	.dataa(\C1|g~2_combout ),
	.datab(\c0|altsyncram_component|auto_generated|ram_block1a34~portadataout ),
	.datac(\c0|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datad(\c0|altsyncram_component|auto_generated|ram_block1a10~portadataout ),
	.cin(gnd),
	.combout(\C1|g~4_combout ),
	.cout());
// synopsys translate_off
defparam \C1|g~4 .lut_mask = 16'hCAC0;
defparam \C1|g~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y22_N30
fiftyfivenm_lcell_comb \C1|g~5 (
// Equation(s):
// \C1|g~5_combout  = (!\C1|R[0]~4_combout  & ((\C1|g~3_combout ) # (\C1|g~4_combout )))

	.dataa(\C1|R[0]~4_combout ),
	.datab(\C1|g~3_combout ),
	.datac(\C1|g~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\C1|g~5_combout ),
	.cout());
// synopsys translate_off
defparam \C1|g~5 .lut_mask = 16'h5454;
defparam \C1|g~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X33_Y29_N0
fiftyfivenm_ram_block \c0|altsyncram_component|auto_generated|ram_block1a42 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\C|altpll_0|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\c0|altsyncram_component|auto_generated|rden_decode|w_anode468w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\C1|address [12],\C1|address [11],\C1|address [10],\C1|address [9],\C1|address [8],\C1|address [7],\C1|address [6],\C1|address [5],\C1|address [4],\C1|address [3],\C1|address [2],\C1|address [1],\C1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\c0|altsyncram_component|auto_generated|ram_block1a42_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \c0|altsyncram_component|auto_generated|ram_block1a42 .clk0_core_clock_enable = "ena0";
defparam \c0|altsyncram_component|auto_generated|ram_block1a42 .data_interleave_offset_in_bits = 1;
defparam \c0|altsyncram_component|auto_generated|ram_block1a42 .data_interleave_width_in_bits = 1;
defparam \c0|altsyncram_component|auto_generated|ram_block1a42 .init_file = "../../../Users/Marcin/Documents/MATLAB/logo.mif";
defparam \c0|altsyncram_component|auto_generated|ram_block1a42 .init_file_layout = "port_a";
defparam \c0|altsyncram_component|auto_generated|ram_block1a42 .logical_ram_name = "rom2:c0|altsyncram:altsyncram_component|altsyncram_1qt3:auto_generated|ALTSYNCRAM";
defparam \c0|altsyncram_component|auto_generated|ram_block1a42 .operation_mode = "rom";
defparam \c0|altsyncram_component|auto_generated|ram_block1a42 .port_a_address_clear = "none";
defparam \c0|altsyncram_component|auto_generated|ram_block1a42 .port_a_address_width = 13;
defparam \c0|altsyncram_component|auto_generated|ram_block1a42 .port_a_byte_enable_clock = "none";
defparam \c0|altsyncram_component|auto_generated|ram_block1a42 .port_a_data_out_clear = "none";
defparam \c0|altsyncram_component|auto_generated|ram_block1a42 .port_a_data_out_clock = "clock0";
defparam \c0|altsyncram_component|auto_generated|ram_block1a42 .port_a_data_width = 1;
defparam \c0|altsyncram_component|auto_generated|ram_block1a42 .port_a_first_address = 0;
defparam \c0|altsyncram_component|auto_generated|ram_block1a42 .port_a_first_bit_number = 2;
defparam \c0|altsyncram_component|auto_generated|ram_block1a42 .port_a_last_address = 8191;
defparam \c0|altsyncram_component|auto_generated|ram_block1a42 .port_a_logical_ram_depth = 65536;
defparam \c0|altsyncram_component|auto_generated|ram_block1a42 .port_a_logical_ram_width = 8;
defparam \c0|altsyncram_component|auto_generated|ram_block1a42 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \c0|altsyncram_component|auto_generated|ram_block1a42 .port_a_write_enable_clock = "none";
defparam \c0|altsyncram_component|auto_generated|ram_block1a42 .port_b_address_width = 13;
defparam \c0|altsyncram_component|auto_generated|ram_block1a42 .port_b_data_width = 1;
defparam \c0|altsyncram_component|auto_generated|ram_block1a42 .ram_block_type = "M9K";
defparam \c0|altsyncram_component|auto_generated|ram_block1a42 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \c0|altsyncram_component|auto_generated|ram_block1a42 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \c0|altsyncram_component|auto_generated|ram_block1a42 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8003FFFFFFFFFFFFFFFFFFFF;
defparam \c0|altsyncram_component|auto_generated|ram_block1a42 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFC0001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000FFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X5_Y26_N0
fiftyfivenm_ram_block \c0|altsyncram_component|auto_generated|ram_block1a58 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\C|altpll_0|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\c0|altsyncram_component|auto_generated|rden_decode|w_anode490w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\C1|address [12],\C1|address [11],\C1|address [10],\C1|address [9],\C1|address [8],\C1|address [7],\C1|address [6],\C1|address [5],\C1|address [4],\C1|address [3],\C1|address [2],\C1|address [1],\C1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\c0|altsyncram_component|auto_generated|ram_block1a58_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \c0|altsyncram_component|auto_generated|ram_block1a58 .clk0_core_clock_enable = "ena0";
defparam \c0|altsyncram_component|auto_generated|ram_block1a58 .data_interleave_offset_in_bits = 1;
defparam \c0|altsyncram_component|auto_generated|ram_block1a58 .data_interleave_width_in_bits = 1;
defparam \c0|altsyncram_component|auto_generated|ram_block1a58 .init_file = "../../../Users/Marcin/Documents/MATLAB/logo.mif";
defparam \c0|altsyncram_component|auto_generated|ram_block1a58 .init_file_layout = "port_a";
defparam \c0|altsyncram_component|auto_generated|ram_block1a58 .logical_ram_name = "rom2:c0|altsyncram:altsyncram_component|altsyncram_1qt3:auto_generated|ALTSYNCRAM";
defparam \c0|altsyncram_component|auto_generated|ram_block1a58 .operation_mode = "rom";
defparam \c0|altsyncram_component|auto_generated|ram_block1a58 .port_a_address_clear = "none";
defparam \c0|altsyncram_component|auto_generated|ram_block1a58 .port_a_address_width = 13;
defparam \c0|altsyncram_component|auto_generated|ram_block1a58 .port_a_byte_enable_clock = "none";
defparam \c0|altsyncram_component|auto_generated|ram_block1a58 .port_a_data_out_clear = "none";
defparam \c0|altsyncram_component|auto_generated|ram_block1a58 .port_a_data_out_clock = "clock0";
defparam \c0|altsyncram_component|auto_generated|ram_block1a58 .port_a_data_width = 1;
defparam \c0|altsyncram_component|auto_generated|ram_block1a58 .port_a_first_address = 0;
defparam \c0|altsyncram_component|auto_generated|ram_block1a58 .port_a_first_bit_number = 2;
defparam \c0|altsyncram_component|auto_generated|ram_block1a58 .port_a_last_address = 8191;
defparam \c0|altsyncram_component|auto_generated|ram_block1a58 .port_a_logical_ram_depth = 65536;
defparam \c0|altsyncram_component|auto_generated|ram_block1a58 .port_a_logical_ram_width = 8;
defparam \c0|altsyncram_component|auto_generated|ram_block1a58 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \c0|altsyncram_component|auto_generated|ram_block1a58 .port_a_write_enable_clock = "none";
defparam \c0|altsyncram_component|auto_generated|ram_block1a58 .port_b_address_width = 13;
defparam \c0|altsyncram_component|auto_generated|ram_block1a58 .port_b_data_width = 1;
defparam \c0|altsyncram_component|auto_generated|ram_block1a58 .ram_block_type = "M9K";
defparam \c0|altsyncram_component|auto_generated|ram_block1a58 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \c0|altsyncram_component|auto_generated|ram_block1a58 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \c0|altsyncram_component|auto_generated|ram_block1a58 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \c0|altsyncram_component|auto_generated|ram_block1a58 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X34_Y22_N24
fiftyfivenm_lcell_comb \C1|g~0 (
// Equation(s):
// \C1|g~0_combout  = (\c0|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\c0|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\c0|altsyncram_component|auto_generated|ram_block1a58~portadataout ))) # 
// (!\c0|altsyncram_component|auto_generated|out_address_reg_a [1] & (\c0|altsyncram_component|auto_generated|ram_block1a42~portadataout )))) # (!\c0|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (((\c0|altsyncram_component|auto_generated|out_address_reg_a [1]))))

	.dataa(\c0|altsyncram_component|auto_generated|ram_block1a42~portadataout ),
	.datab(\c0|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(\c0|altsyncram_component|auto_generated|ram_block1a58~portadataout ),
	.datad(\c0|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.cin(gnd),
	.combout(\C1|g~0_combout ),
	.cout());
// synopsys translate_off
defparam \C1|g~0 .lut_mask = 16'hF388;
defparam \C1|g~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X33_Y11_N0
fiftyfivenm_ram_block \c0|altsyncram_component|auto_generated|ram_block1a50 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\C|altpll_0|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\c0|altsyncram_component|auto_generated|rden_decode|w_anode479w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\C1|address [12],\C1|address [11],\C1|address [10],\C1|address [9],\C1|address [8],\C1|address [7],\C1|address [6],\C1|address [5],\C1|address [4],\C1|address [3],\C1|address [2],\C1|address [1],\C1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\c0|altsyncram_component|auto_generated|ram_block1a50_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \c0|altsyncram_component|auto_generated|ram_block1a50 .clk0_core_clock_enable = "ena0";
defparam \c0|altsyncram_component|auto_generated|ram_block1a50 .data_interleave_offset_in_bits = 1;
defparam \c0|altsyncram_component|auto_generated|ram_block1a50 .data_interleave_width_in_bits = 1;
defparam \c0|altsyncram_component|auto_generated|ram_block1a50 .init_file = "../../../Users/Marcin/Documents/MATLAB/logo.mif";
defparam \c0|altsyncram_component|auto_generated|ram_block1a50 .init_file_layout = "port_a";
defparam \c0|altsyncram_component|auto_generated|ram_block1a50 .logical_ram_name = "rom2:c0|altsyncram:altsyncram_component|altsyncram_1qt3:auto_generated|ALTSYNCRAM";
defparam \c0|altsyncram_component|auto_generated|ram_block1a50 .operation_mode = "rom";
defparam \c0|altsyncram_component|auto_generated|ram_block1a50 .port_a_address_clear = "none";
defparam \c0|altsyncram_component|auto_generated|ram_block1a50 .port_a_address_width = 13;
defparam \c0|altsyncram_component|auto_generated|ram_block1a50 .port_a_byte_enable_clock = "none";
defparam \c0|altsyncram_component|auto_generated|ram_block1a50 .port_a_data_out_clear = "none";
defparam \c0|altsyncram_component|auto_generated|ram_block1a50 .port_a_data_out_clock = "clock0";
defparam \c0|altsyncram_component|auto_generated|ram_block1a50 .port_a_data_width = 1;
defparam \c0|altsyncram_component|auto_generated|ram_block1a50 .port_a_first_address = 0;
defparam \c0|altsyncram_component|auto_generated|ram_block1a50 .port_a_first_bit_number = 2;
defparam \c0|altsyncram_component|auto_generated|ram_block1a50 .port_a_last_address = 8191;
defparam \c0|altsyncram_component|auto_generated|ram_block1a50 .port_a_logical_ram_depth = 65536;
defparam \c0|altsyncram_component|auto_generated|ram_block1a50 .port_a_logical_ram_width = 8;
defparam \c0|altsyncram_component|auto_generated|ram_block1a50 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \c0|altsyncram_component|auto_generated|ram_block1a50 .port_a_write_enable_clock = "none";
defparam \c0|altsyncram_component|auto_generated|ram_block1a50 .port_b_address_width = 13;
defparam \c0|altsyncram_component|auto_generated|ram_block1a50 .port_b_data_width = 1;
defparam \c0|altsyncram_component|auto_generated|ram_block1a50 .ram_block_type = "M9K";
defparam \c0|altsyncram_component|auto_generated|ram_block1a50 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \c0|altsyncram_component|auto_generated|ram_block1a50 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \c0|altsyncram_component|auto_generated|ram_block1a50 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \c0|altsyncram_component|auto_generated|ram_block1a50 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X34_Y22_N14
fiftyfivenm_lcell_comb \C1|g~1 (
// Equation(s):
// \C1|g~1_combout  = ((\C1|g~0_combout  & ((\c0|altsyncram_component|auto_generated|ram_block1a50~portadataout ) # (\c0|altsyncram_component|auto_generated|out_address_reg_a [0]))) # (!\C1|g~0_combout  & 
// ((!\c0|altsyncram_component|auto_generated|out_address_reg_a [0])))) # (!\c0|altsyncram_component|auto_generated|out_address_reg_a [2])

	.dataa(\c0|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datab(\C1|g~0_combout ),
	.datac(\c0|altsyncram_component|auto_generated|ram_block1a50~portadataout ),
	.datad(\c0|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.cin(gnd),
	.combout(\C1|g~1_combout ),
	.cout());
// synopsys translate_off
defparam \C1|g~1 .lut_mask = 16'hDDF7;
defparam \C1|g~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y19_N28
fiftyfivenm_lcell_comb \C1|g~6 (
// Equation(s):
// \C1|g~6_combout  = (\C1|g~5_combout  & (\C1|g~1_combout  & (!\C1|process_0~12_combout  & !\C1|R[0]~0_combout )))

	.dataa(\C1|g~5_combout ),
	.datab(\C1|g~1_combout ),
	.datac(\C1|process_0~12_combout ),
	.datad(\C1|R[0]~0_combout ),
	.cin(gnd),
	.combout(\C1|g~6_combout ),
	.cout());
// synopsys translate_off
defparam \C1|g~6 .lut_mask = 16'h0008;
defparam \C1|g~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y19_N29
dffeas \C1|g[0] (
	.clk(\C|altpll_0|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(\C1|g~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\C1|g [0]),
	.prn(vcc));
// synopsys translate_off
defparam \C1|g[0] .is_wysiwyg = "true";
defparam \C1|g[0] .power_up = "low";
// synopsys translate_on

// Location: M9K_X53_Y11_N0
fiftyfivenm_ram_block \c0|altsyncram_component|auto_generated|ram_block1a19 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\C|altpll_0|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\c0|altsyncram_component|auto_generated|rden_decode|w_anode435w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\C1|address [12],\C1|address [11],\C1|address [10],\C1|address [9],\C1|address [8],\C1|address [7],\C1|address [6],\C1|address [5],\C1|address [4],\C1|address [3],\C1|address [2],\C1|address [1],\C1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\c0|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \c0|altsyncram_component|auto_generated|ram_block1a19 .clk0_core_clock_enable = "ena0";
defparam \c0|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_offset_in_bits = 1;
defparam \c0|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_width_in_bits = 1;
defparam \c0|altsyncram_component|auto_generated|ram_block1a19 .init_file = "../../../Users/Marcin/Documents/MATLAB/logo.mif";
defparam \c0|altsyncram_component|auto_generated|ram_block1a19 .init_file_layout = "port_a";
defparam \c0|altsyncram_component|auto_generated|ram_block1a19 .logical_ram_name = "rom2:c0|altsyncram:altsyncram_component|altsyncram_1qt3:auto_generated|ALTSYNCRAM";
defparam \c0|altsyncram_component|auto_generated|ram_block1a19 .operation_mode = "rom";
defparam \c0|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_clear = "none";
defparam \c0|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_width = 13;
defparam \c0|altsyncram_component|auto_generated|ram_block1a19 .port_a_byte_enable_clock = "none";
defparam \c0|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clear = "none";
defparam \c0|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clock = "clock0";
defparam \c0|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_width = 1;
defparam \c0|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_address = 0;
defparam \c0|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_bit_number = 3;
defparam \c0|altsyncram_component|auto_generated|ram_block1a19 .port_a_last_address = 8191;
defparam \c0|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_depth = 65536;
defparam \c0|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_width = 8;
defparam \c0|altsyncram_component|auto_generated|ram_block1a19 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \c0|altsyncram_component|auto_generated|ram_block1a19 .port_a_write_enable_clock = "none";
defparam \c0|altsyncram_component|auto_generated|ram_block1a19 .port_b_address_width = 13;
defparam \c0|altsyncram_component|auto_generated|ram_block1a19 .port_b_data_width = 1;
defparam \c0|altsyncram_component|auto_generated|ram_block1a19 .ram_block_type = "M9K";
defparam \c0|altsyncram_component|auto_generated|ram_block1a19 .mem_init3 = 2048'h36CEC0001FFFFFFFFF800039C09DFFDE4DEBFD764F7FF7827B80003FFFFFFFFF00007DFFF7FFFDFB67796FDFFFFBFFCF00007FFFFFFFFE0000FC7F9FFFAFF6ECEEDFEBFFF8FC7E0000FFFFFFFFFC0001FF01FFFF4F9BEAFECF97FFFF07FC0001FFFFFFFFF80003FFFFFFF8DF8FEE7E3F63FFFFFFF80003FFFFFFFFF00007FFFFFFF6377FBEFF7637FFFFFFF00007FFFFFFFFE0000FFFFFFFF76DF6FFDF6DDFFFFFFFE0000FFFFFFFFFC0001FFFFFE70F57FBFD7F57873FFFFFC0001FFFFFFFFF80003FFFFFBFEB1FF7FDFF1AFF7FFFFF80003FFFFFFFFF00007FFFE03FDF7FFFF7FF7DFE03FFFF00007FFFFFFFFE0000FFFE7FFFB7FBEFEFBFDBFFFDFFFE0000;
defparam \c0|altsyncram_component|auto_generated|ram_block1a19 .mem_init2 = 2048'hFFFFFFFFFC0001FFFBFFFF7EEDDDDDBBF7FFFDFFFC0001FFFFFFFFF80003FFF7FF00EFDB5B5B7EE03FFDFFF80003FFFFFFFFF00007FFEFFFBEDF7FD5FF7DBFFFFBFFF00007FFFFFFFFE0000FFF8FFFBDD9DBC7B7377BFFE3FFE0000FFFFFFFFFC0001FFDFFF81FB72FDFA76FC1FFFDFFC0001FFFFFFFFF80003FEFF80FFBADBFBF86BBFC07FCFF80003FFFFFFFFF00007FBFFFDFF9877FFFB0CFFBFFFEFF00007FFFFFFFFE0000FEFFFF07FEDEFEFF767FC1FFFEFE0000FFFFFFFFFC0001FBFFF3FFEEFDFDFFF3BFFE7FFDFC0001FFFFFFFFF80003F7FF9FFFEEF9F5FFEDFFFF3FFFF80003FFFFFFFFF00007F3F1BFF981F5DDFBC4CFFE8FE7F00007FFFFFFFF;
defparam \c0|altsyncram_component|auto_generated|ram_block1a19 .mem_init1 = 2048'hE0000FEFBF8FF07BDD7D739C1FE3FFEFE0000FFFFFFFFFC0001F7FF8FFBF67F9FAD9B7EFF8FFE7C0001FFFFFFFFF80003DFFEFFF7FF5FBF8F1BFDFFCFFF780003FFFFFFFFF000077FFBFF03FB3F7F3F77E0FFDFFF700007FFFFFFFFE0000FFFE33F7FE67EFFFEEFFDF18FFEE0000FFFFFFFFFC0001BFF79F9FFAEFDDFFFCFFCFCF7FEC0001FFFFFFFFF8000377FEF9BFF9FFBBBFBAFFB3CF7DD80003FFFFFFFFF000071EFBFF1FE3FF76BF73FC7FEFFC700007FFFFFFFFE0000F7FEFF9FFF37D6BF61FFF3FEFFDE0000FFFFFFFFFC0001DFFBFA7F031DF4F6CA17F4FEFFDC0001FFFFFFFFF800037FEF9DFF00CAF3FE703FF67FFFD80003FFFFFFFFF00006FFD;
defparam \c0|altsyncram_component|auto_generated|ram_block1a19 .mem_init0 = 2048'hCF3FD31DBE7E3E65FE71DFFB00007FFFFFFFFE0000BEF43B1F5FBE7EFEFBF1E3B85EFA0000FFFFFFFFFC00017BDEEF78FFBEFDFFF7E8F7BBDEF40001FFFFFFFFF80002EF7BFDDEFF7FFBFFFFEF77FBDEE80003FFFFFFFFF000053FEFF7F5FFDFF7FFBFD7F7FBFE900007FFFFFFFFE0000EFFFFDFABFE5FEFFEFFABF7F7FEE0000FFFFFFF8000001DFF7FBCD7FF1FADFDFFDBEDF5FDC000000FFFFE00000037FEEF73BFFFDAFB47FDB9DDEDFD8000000FFFFC0000007FFB9C0FA7FBE3D61FF6B81CDDFB0000001FFFF8000000BF7077BF33F5EFC3FFB9FDDC1DFA0000003FFFF00000017DDDDD7E9DEFDF9FFDDBF5DDDDF40000007FFFC0000001F77375F2CDEF;
// synopsys translate_on

// Location: M9K_X5_Y18_N0
fiftyfivenm_ram_block \c0|altsyncram_component|auto_generated|ram_block1a27 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\C|altpll_0|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\c0|altsyncram_component|auto_generated|rden_decode|w_anode446w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\C1|address [12],\C1|address [11],\C1|address [10],\C1|address [9],\C1|address [8],\C1|address [7],\C1|address [6],\C1|address [5],\C1|address [4],\C1|address [3],\C1|address [2],\C1|address [1],\C1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\c0|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \c0|altsyncram_component|auto_generated|ram_block1a27 .clk0_core_clock_enable = "ena0";
defparam \c0|altsyncram_component|auto_generated|ram_block1a27 .data_interleave_offset_in_bits = 1;
defparam \c0|altsyncram_component|auto_generated|ram_block1a27 .data_interleave_width_in_bits = 1;
defparam \c0|altsyncram_component|auto_generated|ram_block1a27 .init_file = "../../../Users/Marcin/Documents/MATLAB/logo.mif";
defparam \c0|altsyncram_component|auto_generated|ram_block1a27 .init_file_layout = "port_a";
defparam \c0|altsyncram_component|auto_generated|ram_block1a27 .logical_ram_name = "rom2:c0|altsyncram:altsyncram_component|altsyncram_1qt3:auto_generated|ALTSYNCRAM";
defparam \c0|altsyncram_component|auto_generated|ram_block1a27 .operation_mode = "rom";
defparam \c0|altsyncram_component|auto_generated|ram_block1a27 .port_a_address_clear = "none";
defparam \c0|altsyncram_component|auto_generated|ram_block1a27 .port_a_address_width = 13;
defparam \c0|altsyncram_component|auto_generated|ram_block1a27 .port_a_byte_enable_clock = "none";
defparam \c0|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_out_clear = "none";
defparam \c0|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_out_clock = "clock0";
defparam \c0|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_width = 1;
defparam \c0|altsyncram_component|auto_generated|ram_block1a27 .port_a_first_address = 0;
defparam \c0|altsyncram_component|auto_generated|ram_block1a27 .port_a_first_bit_number = 3;
defparam \c0|altsyncram_component|auto_generated|ram_block1a27 .port_a_last_address = 8191;
defparam \c0|altsyncram_component|auto_generated|ram_block1a27 .port_a_logical_ram_depth = 65536;
defparam \c0|altsyncram_component|auto_generated|ram_block1a27 .port_a_logical_ram_width = 8;
defparam \c0|altsyncram_component|auto_generated|ram_block1a27 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \c0|altsyncram_component|auto_generated|ram_block1a27 .port_a_write_enable_clock = "none";
defparam \c0|altsyncram_component|auto_generated|ram_block1a27 .port_b_address_width = 13;
defparam \c0|altsyncram_component|auto_generated|ram_block1a27 .port_b_data_width = 1;
defparam \c0|altsyncram_component|auto_generated|ram_block1a27 .ram_block_type = "M9K";
defparam \c0|altsyncram_component|auto_generated|ram_block1a27 .mem_init3 = 2048'h003000001FFF6EFF6FFFE0FE1CFA0A0FFFD7FBFBFFC000007000007FFDBEDDBFFFC1FC19F6161FFFD76FB7FFC00001E00001FFF7FFFEFFFF83F833CC0C1FFFF7FFB7FFC00003C0000FFFEDFFEBFFFF07F06F98183FFFB7FF6FFFE0000780001FFFB7FFAFFFFE0FF09F30307FFFB7FF6FFFC0000F80003FFF6FFEDFFFFC1FE13EE0E0FFFFAFFEDFFF80003F00007FFFBFFD7FFFF83FC079E1E1FFFFAFFEDFFF00007E00007FFB7FF5C07FF07F81F3C3C1FF077FFDBFFC0000FC0000FFF7FFE8FF9FE0FF03E78383E7F95FBDFFF80001FC0001FFDBB7A710DDC0FF07DF07073C1EFDBB7FF00007F80003FFB6FF73FE78001E0FBE0E0D9FE7BFB6FFE0000FF00003;
defparam \c0|altsyncram_component|auto_generated|ram_block1a27 .mem_init2 = 2048'hFF7DFD9FFF7FFFFFFFFFFFE6FFFB7F77FF80001FE00007FFBFBAFFFF5FFFFFFFFFFFDFFFFF6FEDFF00003FE0000FFB7CFFFFFF5FFFFFFFFFFF7FFFFAE7DBFE0000FFC0001FF6FFD7C3FFDFFFFFFFFFFDFF3CFFFFB7FC0001FF80001FEFFFAEFEFEFFFFFFFFFFFEFDFE75FFAFF00003FF00000037FFF3077EBFFFFFFFFFEBECE36BFF60000007FF0000006FFD59FB7FFFFFFFFFFFF7F7FB77FEC000001FFE000000DFFAAFFB7D7FFFFFFFFFDF5FFB57FD8000003FFC000001BFF6BFFB7F7FFFFFFBCABD7FFAAFFB0000007FF800000373FB7FFAFBFFFFFFFFFFFAFFFA5E76000000FFF8000006DBF5FFFBF087C0007C31FBFFF4BB6C000003FFF000000DFBCBFF;
defparam \c0|altsyncram_component|auto_generated|ram_block1a27 .mem_init1 = 2048'hF5FE38FFFF8E3FD7FFFD6FD8000007FFE000001FF697FFFE33F6FFFEDF98AFFFEADFB000000FFFC0000036DE10FFFB5DEDFFFDBDD67FF861DB6000001FFFC000006F7BFE7FCF3DD5FFF5779E7FCFFCDEC000007FFF800000DFDF1F3F9E7B79FFCF6F3CFF7C3EFD800000FFFF000001BF7337BF3EE1F7FFDF0EF9FDCECEFB000001FFFE0000037DDFBBBFBEEF90004FBBEFF77EEEF6000003FFFE000006F777FB7F8FFEAFBECFFE3FDBDFEEEC00000FFFFC00000DEDEFFB7FE7F7DF78E7F3FFBFBFEDF000001FFFF800000FB7FDFBFFF3EFFEFBEF9FFEDFF7EF6000003FFFF000001B7FDFF6FFF7DFFDFFDF7FFDFF5FDAC000007FFFF0000035BFFFFDFFFF9F7B;
defparam \c0|altsyncram_component|auto_generated|ram_block1a27 .mem_init0 = 2048'hDFBFFFFAFFFFF5800001FFFFFFF0003B5B7DABFFEF6EE3BE7BFFFDEDB6A60007FFFFFFFFE00066FDF79FFFDEC5AB46F7FFFBE7DE6C000FFFFFFFFFC000CDF3FFBFFC3D61DAB5E1FFB7CFFEB8001FFFFFFFFF8000D9F75F7FFB79F7BCF3DBFF77FD7960003FFFFFFFFF0001D475C6BFF773FF7FE777FFD9E789C0007FFFFFFFFE0001AFF7FF7FEF6FFE7FEDEFFEBFCFF30000FFFFFFFFFC0001BFDBF6FFDF5EDB5FD7DFFDFF6FEE0001FFFFFFFFF800039F7FFBFEB77C2F279DAFFB7DFFB80003FFFFFFFFF000039EFFB7FB7EFF3F3FBF6FFB7BFEE00007FFFFFFFFE0000B9DFEDFF7EDFFFEFF6DDFFF7FFBA0000FFFFFFFFFC0001BDDB37FEF9FEDFFBFCFBFF7;
// synopsys translate_on

// Location: LCCOMB_X37_Y19_N12
fiftyfivenm_lcell_comb \C1|g~7 (
// Equation(s):
// \C1|g~7_combout  = (\c0|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\c0|altsyncram_component|auto_generated|ram_block1a27~portadataout ) # (!\c0|altsyncram_component|auto_generated|out_address_reg_a [1])))) # 
// (!\c0|altsyncram_component|auto_generated|out_address_reg_a [0] & (\c0|altsyncram_component|auto_generated|ram_block1a19~portadataout  & ((\c0|altsyncram_component|auto_generated|out_address_reg_a [1]))))

	.dataa(\c0|altsyncram_component|auto_generated|ram_block1a19~portadataout ),
	.datab(\c0|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(\c0|altsyncram_component|auto_generated|ram_block1a27~portadataout ),
	.datad(\c0|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.cin(gnd),
	.combout(\C1|g~7_combout ),
	.cout());
// synopsys translate_off
defparam \C1|g~7 .lut_mask = 16'hE2CC;
defparam \C1|g~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X5_Y19_N0
fiftyfivenm_ram_block \c0|altsyncram_component|auto_generated|ram_block1a11 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\C|altpll_0|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\c0|altsyncram_component|auto_generated|rden_decode|w_anode424w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\C1|address [12],\C1|address [11],\C1|address [10],\C1|address [9],\C1|address [8],\C1|address [7],\C1|address [6],\C1|address [5],\C1|address [4],\C1|address [3],\C1|address [2],\C1|address [1],\C1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\c0|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \c0|altsyncram_component|auto_generated|ram_block1a11 .clk0_core_clock_enable = "ena0";
defparam \c0|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \c0|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \c0|altsyncram_component|auto_generated|ram_block1a11 .init_file = "../../../Users/Marcin/Documents/MATLAB/logo.mif";
defparam \c0|altsyncram_component|auto_generated|ram_block1a11 .init_file_layout = "port_a";
defparam \c0|altsyncram_component|auto_generated|ram_block1a11 .logical_ram_name = "rom2:c0|altsyncram:altsyncram_component|altsyncram_1qt3:auto_generated|ALTSYNCRAM";
defparam \c0|altsyncram_component|auto_generated|ram_block1a11 .operation_mode = "rom";
defparam \c0|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \c0|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_width = 13;
defparam \c0|altsyncram_component|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \c0|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \c0|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clock = "clock0";
defparam \c0|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \c0|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \c0|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_bit_number = 3;
defparam \c0|altsyncram_component|auto_generated|ram_block1a11 .port_a_last_address = 8191;
defparam \c0|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 65536;
defparam \c0|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_width = 8;
defparam \c0|altsyncram_component|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \c0|altsyncram_component|auto_generated|ram_block1a11 .port_a_write_enable_clock = "none";
defparam \c0|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_width = 13;
defparam \c0|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \c0|altsyncram_component|auto_generated|ram_block1a11 .ram_block_type = "M9K";
defparam \c0|altsyncram_component|auto_generated|ram_block1a11 .mem_init3 = 2048'h7F7DFE6BFDF9DDF80000007FFF80000003DDCFDBCEEDDAEEFBDBB9EDF5FDE0000000FFFF000000077F5F7738DBDBDDEFBE39DDF7FBC0000001FFFE00000004EFBDE0E5F7B7BF5FFD7839EBB940000003FFF80000003BFB63B9FBFF2F7D7FFB73B9DBF980000003FFF000000077EC8EEF7FFE9975FBF76BBCBBF700000007FFE0000000FFBBDFADDFFDAF61FFF7FBF7BBEE0000000FFFC0000001BFEF7EDF7B7BBEAFF6E7FF7FB7EC0000001FFF000000037DFEFDB8EDFF7EDFF7F7F7EF77D80000001FFE00000005F77FF725B7FFFF7FF7D2F7DF7FF00000003FFC0000000BFFF7DFBBDFFFB7FFF7BAF7FEEFA00000007FF800000017BBEF3BF57FF77BFFED7E;
defparam \c0|altsyncram_component|auto_generated|ram_block1a11 .mem_init2 = 2048'hE7BEEF40000000FFE00000002FFFDCEFEAFFEEF7FFEEFFE77FDE80000000FFC0000FFFDDFFB1FF9BFFDA7FFFDCFDCEFFDDFFF80001FF80003FFFB3FF07FED7FDEEFFFFD7FFC1FF9BFFF80003FF00007FFF8FFDEFDDDFFA5FBFFFDDDFBFFF8FFFF00007FC0000FFFFDFFBFF777FF67F7FFFDFDF7BFFFFFFE00007F80001FFFFBFEF7EFDFFF6FE3FFFDBBFFFFEFFFFC0000FF00007FFFF7FDEFBBFFFEDFB9FFFBFBEF7FDFFFFC0001FE0000FFFFFFFFDE7EFFFDFF8DFFFB73DFFFBFFFF80003F80001FFFFBFEFBADBFFFFFE8DFFFFEBBEFFFFFFF00003F00003FFFF7FFF67F7FFFBFECFFFF6D77DFF7FFFE00007E0000FFFFEF77E37DFFFE7FEDBFFF7F0FFFEFFF;
defparam \c0|altsyncram_component|auto_generated|ram_block1a11 .mem_init1 = 2048'hFE0000FC0001FFFFDEFFBEFFFFFBFFEDBFFEFBFFBBDFFFFC0001F00003FFFFBFFF7DEFFFFBFFEEAFFEF7DFF7BFFFF80001E00007FFFF77FFFBBFFFF7F9FFDFFDEFBFFF7FFFF00003C00003FFFEEFFBF77FFFBFF73FBFFDDFFFEEFFFF800007800003FFFE9FF7EDFFFE4F623FFFF9BF7FCBFFFE00000E000003FFF8BFFFC3FFFE7F8099FFF87FFFA3FFF800000C000001FFE0FFFF77FFFDFFE77FFFF6FFFF03FFC0000018000001FF01FFFEDFFFFE0FF8FFFFFEFDFE01FF00000030000000FC03FFFDBFFFE698C3FFFFEDFFFC01F800000040000000F007FFFFFFFFDC1187FFFFDBFFF801E000000040000000400FFFEDFFFFF8630FFFFFFFFFF00100000001E0;
defparam \c0|altsyncram_component|auto_generated|ram_block1a11 .mem_init0 = 2048'h000000000FFFDBFFFFEC7E6FFFFFB7FFE0000000000FE0000000001FFFBFFFFFFDFDF7FFFF6FFFC0000000003FF0000000003BFFFFFFFEF5FDEFFFFFDFFB8000000001FFF00000000077FFBFFFFFBDDAEFFFFFFFF60000000007FFF8000000004FBF7FFFF66FACDFFFFDFFE4000000003FFFF8000000001F7EFFFFFBF8EADFFFFBF7C000000000FFFFFC000000003EFFFFFFB7B7BDBFFFF7EF8000000003FFFFFC000000007DFFFFFF8FAE68FFFFEFDF000000001FFFFFFC00000000FBE3FFFFA1BB0FFFFF9FBE000000007FFFFFFE00000001EFC3FFFFFB7EDFFFFE3F7C00000003FFFFFFFE00000003DF81FFFE30F18FFFF03EF80000000FFFFFFFFF000000;
// synopsys translate_on

// Location: LCCOMB_X37_Y19_N6
fiftyfivenm_lcell_comb \C1|g~8 (
// Equation(s):
// \C1|g~8_combout  = (\c0|altsyncram_component|auto_generated|out_address_reg_a [2]) # ((\C1|g~7_combout  & ((\c0|altsyncram_component|auto_generated|ram_block1a11~portadataout ) # (\c0|altsyncram_component|auto_generated|out_address_reg_a [1]))) # 
// (!\C1|g~7_combout  & ((!\c0|altsyncram_component|auto_generated|out_address_reg_a [1]))))

	.dataa(\C1|g~7_combout ),
	.datab(\c0|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datac(\c0|altsyncram_component|auto_generated|ram_block1a11~portadataout ),
	.datad(\c0|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.cin(gnd),
	.combout(\C1|g~8_combout ),
	.cout());
// synopsys translate_off
defparam \C1|g~8 .lut_mask = 16'hEEFD;
defparam \C1|g~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X73_Y29_N0
fiftyfivenm_ram_block \c0|altsyncram_component|auto_generated|ram_block1a35 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\C|altpll_0|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\c0|altsyncram_component|auto_generated|rden_decode|w_anode457w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\C1|address [12],\C1|address [11],\C1|address [10],\C1|address [9],\C1|address [8],\C1|address [7],\C1|address [6],\C1|address [5],\C1|address [4],\C1|address [3],\C1|address [2],\C1|address [1],\C1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\c0|altsyncram_component|auto_generated|ram_block1a35_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \c0|altsyncram_component|auto_generated|ram_block1a35 .clk0_core_clock_enable = "ena0";
defparam \c0|altsyncram_component|auto_generated|ram_block1a35 .data_interleave_offset_in_bits = 1;
defparam \c0|altsyncram_component|auto_generated|ram_block1a35 .data_interleave_width_in_bits = 1;
defparam \c0|altsyncram_component|auto_generated|ram_block1a35 .init_file = "../../../Users/Marcin/Documents/MATLAB/logo.mif";
defparam \c0|altsyncram_component|auto_generated|ram_block1a35 .init_file_layout = "port_a";
defparam \c0|altsyncram_component|auto_generated|ram_block1a35 .logical_ram_name = "rom2:c0|altsyncram:altsyncram_component|altsyncram_1qt3:auto_generated|ALTSYNCRAM";
defparam \c0|altsyncram_component|auto_generated|ram_block1a35 .operation_mode = "rom";
defparam \c0|altsyncram_component|auto_generated|ram_block1a35 .port_a_address_clear = "none";
defparam \c0|altsyncram_component|auto_generated|ram_block1a35 .port_a_address_width = 13;
defparam \c0|altsyncram_component|auto_generated|ram_block1a35 .port_a_byte_enable_clock = "none";
defparam \c0|altsyncram_component|auto_generated|ram_block1a35 .port_a_data_out_clear = "none";
defparam \c0|altsyncram_component|auto_generated|ram_block1a35 .port_a_data_out_clock = "clock0";
defparam \c0|altsyncram_component|auto_generated|ram_block1a35 .port_a_data_width = 1;
defparam \c0|altsyncram_component|auto_generated|ram_block1a35 .port_a_first_address = 0;
defparam \c0|altsyncram_component|auto_generated|ram_block1a35 .port_a_first_bit_number = 3;
defparam \c0|altsyncram_component|auto_generated|ram_block1a35 .port_a_last_address = 8191;
defparam \c0|altsyncram_component|auto_generated|ram_block1a35 .port_a_logical_ram_depth = 65536;
defparam \c0|altsyncram_component|auto_generated|ram_block1a35 .port_a_logical_ram_width = 8;
defparam \c0|altsyncram_component|auto_generated|ram_block1a35 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \c0|altsyncram_component|auto_generated|ram_block1a35 .port_a_write_enable_clock = "none";
defparam \c0|altsyncram_component|auto_generated|ram_block1a35 .port_b_address_width = 13;
defparam \c0|altsyncram_component|auto_generated|ram_block1a35 .port_b_data_width = 1;
defparam \c0|altsyncram_component|auto_generated|ram_block1a35 .ram_block_type = "M9K";
defparam \c0|altsyncram_component|auto_generated|ram_block1a35 .mem_init3 = 2048'hFFFFFFFFC0000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000700000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000001F00000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000FF80000001FFFFFFFFFFFFFFFFFFFFFFFFFFFF80000003FF80000003FFFFFFFFFFFFFFFFFFFFFFFFFFFF8000001FFFC000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000FFFFE000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFE00;
defparam \c0|altsyncram_component|auto_generated|ram_block1a35 .mem_init2 = 2048'h0003FFFFE000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFE00001FFFFFF00000FFFFFFFFFFFFFFFFFFFFFFFFFFFFF000007FFFFFF000007FFFFFFFFFFFFFFFFFFFFFFFFFFFC00001FFFFFFF000007FFFFFFFFFFFFFFFFFFFFFFFFFFF000003FFFFFFE000007FFFFFFFFFFFFFFFFFFFFFFFFFF8000007C00003C000003FFFFFFFFFFFFFFFFFFFFFFFFFE0000000FFFFFC0000003FFFFFFFFFFFFFFFFFFFFFFFFF0000007FFD1FFFE000001FFFFFFFFFFFFFFFFFFFF9FFFC000007F87FFF07F800001FFFEFFFFFFFFFFFFFFFC1FFF00000FE3FFFFFFC7E00001FFF07FFFFFFFFFFFFFF01FF80000FEFFFF8FFFF9F80000FFC07FFFFFFFFFFFFFC01FE00007CFF7FEEFF;
defparam \c0|altsyncram_component|auto_generated|ram_block1a35 .mem_init1 = 2048'hDFE7C0000FF007FFFFFFFFFFFFE000F00003EFFFFFFFFFFFFBE000078003FFFFFFFFFFFF8000C0001F7FF77FBBFFDFFCF000060003FFFFFFFFFFFC000000007BFFEFFFAFFBBFFEF000000001FFFFFFFFFFF000000003DFFFEFFFFFFFFFFF7800000001FFFFFFFFFF800000000EFD7FFFFFFFFFFF5FBC00000000FFFFFFFFFE000000007BF77FFFFFFFFFFDDF9C00000000FFFFFFFFF000000001DFEFFFF87FF8FFFBFFDE000000007FFFFFFFC0000000077FDDFF3FC03FCFF77FCE000000007FFFFFFE000000001DFFC7F3C7FFF8F3F1FFEE000000003FFFFFF800000000FFFFFF79FFFFFF9CFFFFEE000000003FFFFFE000000003BFFFFB9FFFFFFFE77FFFEE;
defparam \c0|altsyncram_component|auto_generated|ram_block1a35 .mem_init0 = 2048'h000000001FFFFF000000000EF5FFDDFFFFFFFFFBBFF5EE000000001FFFFC000000003BDDFECFFFFFFFFFFDDFDDF6000000001FFFE000000000EFBFF770783F9F1F1EDFFFFE000000000FFF8000000003BF77DBE0F87F3E3E3F6F77EE000000000FFC0000000006FF1EDFC1F07E78383F6F1FEE0000000007F0000000001BFFFB7F83E0FDF0707FB7FFEE000000000780000000807FFFEDFF07C00060E0FFB7FFEC02000000020000000781DFFFEFFE0FC000C1C1FFB7FFEC0F000000020000001F8777FDBFFC1F83CF0381FFF7F9FC3F0000000C000000FF8DDBF6FFF83F079E0203FFD7EFDCFF80000018000003FFB77FDBFFF07E0F7C0407FFD7FDDBFF8000;
// synopsys translate_on

// Location: M9K_X53_Y29_N0
fiftyfivenm_ram_block \c0|altsyncram_component|auto_generated|ram_block1a43 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\C|altpll_0|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\c0|altsyncram_component|auto_generated|rden_decode|w_anode468w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\C1|address [12],\C1|address [11],\C1|address [10],\C1|address [9],\C1|address [8],\C1|address [7],\C1|address [6],\C1|address [5],\C1|address [4],\C1|address [3],\C1|address [2],\C1|address [1],\C1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\c0|altsyncram_component|auto_generated|ram_block1a43_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \c0|altsyncram_component|auto_generated|ram_block1a43 .clk0_core_clock_enable = "ena0";
defparam \c0|altsyncram_component|auto_generated|ram_block1a43 .data_interleave_offset_in_bits = 1;
defparam \c0|altsyncram_component|auto_generated|ram_block1a43 .data_interleave_width_in_bits = 1;
defparam \c0|altsyncram_component|auto_generated|ram_block1a43 .init_file = "../../../Users/Marcin/Documents/MATLAB/logo.mif";
defparam \c0|altsyncram_component|auto_generated|ram_block1a43 .init_file_layout = "port_a";
defparam \c0|altsyncram_component|auto_generated|ram_block1a43 .logical_ram_name = "rom2:c0|altsyncram:altsyncram_component|altsyncram_1qt3:auto_generated|ALTSYNCRAM";
defparam \c0|altsyncram_component|auto_generated|ram_block1a43 .operation_mode = "rom";
defparam \c0|altsyncram_component|auto_generated|ram_block1a43 .port_a_address_clear = "none";
defparam \c0|altsyncram_component|auto_generated|ram_block1a43 .port_a_address_width = 13;
defparam \c0|altsyncram_component|auto_generated|ram_block1a43 .port_a_byte_enable_clock = "none";
defparam \c0|altsyncram_component|auto_generated|ram_block1a43 .port_a_data_out_clear = "none";
defparam \c0|altsyncram_component|auto_generated|ram_block1a43 .port_a_data_out_clock = "clock0";
defparam \c0|altsyncram_component|auto_generated|ram_block1a43 .port_a_data_width = 1;
defparam \c0|altsyncram_component|auto_generated|ram_block1a43 .port_a_first_address = 0;
defparam \c0|altsyncram_component|auto_generated|ram_block1a43 .port_a_first_bit_number = 3;
defparam \c0|altsyncram_component|auto_generated|ram_block1a43 .port_a_last_address = 8191;
defparam \c0|altsyncram_component|auto_generated|ram_block1a43 .port_a_logical_ram_depth = 65536;
defparam \c0|altsyncram_component|auto_generated|ram_block1a43 .port_a_logical_ram_width = 8;
defparam \c0|altsyncram_component|auto_generated|ram_block1a43 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \c0|altsyncram_component|auto_generated|ram_block1a43 .port_a_write_enable_clock = "none";
defparam \c0|altsyncram_component|auto_generated|ram_block1a43 .port_b_address_width = 13;
defparam \c0|altsyncram_component|auto_generated|ram_block1a43 .port_b_data_width = 1;
defparam \c0|altsyncram_component|auto_generated|ram_block1a43 .ram_block_type = "M9K";
defparam \c0|altsyncram_component|auto_generated|ram_block1a43 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \c0|altsyncram_component|auto_generated|ram_block1a43 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \c0|altsyncram_component|auto_generated|ram_block1a43 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8003FFFFFFFFFFFFFFFFFFFF;
defparam \c0|altsyncram_component|auto_generated|ram_block1a43 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFC0001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000FFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X33_Y32_N0
fiftyfivenm_ram_block \c0|altsyncram_component|auto_generated|ram_block1a59 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\C|altpll_0|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\c0|altsyncram_component|auto_generated|rden_decode|w_anode490w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\C1|address [12],\C1|address [11],\C1|address [10],\C1|address [9],\C1|address [8],\C1|address [7],\C1|address [6],\C1|address [5],\C1|address [4],\C1|address [3],\C1|address [2],\C1|address [1],\C1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\c0|altsyncram_component|auto_generated|ram_block1a59_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \c0|altsyncram_component|auto_generated|ram_block1a59 .clk0_core_clock_enable = "ena0";
defparam \c0|altsyncram_component|auto_generated|ram_block1a59 .data_interleave_offset_in_bits = 1;
defparam \c0|altsyncram_component|auto_generated|ram_block1a59 .data_interleave_width_in_bits = 1;
defparam \c0|altsyncram_component|auto_generated|ram_block1a59 .init_file = "../../../Users/Marcin/Documents/MATLAB/logo.mif";
defparam \c0|altsyncram_component|auto_generated|ram_block1a59 .init_file_layout = "port_a";
defparam \c0|altsyncram_component|auto_generated|ram_block1a59 .logical_ram_name = "rom2:c0|altsyncram:altsyncram_component|altsyncram_1qt3:auto_generated|ALTSYNCRAM";
defparam \c0|altsyncram_component|auto_generated|ram_block1a59 .operation_mode = "rom";
defparam \c0|altsyncram_component|auto_generated|ram_block1a59 .port_a_address_clear = "none";
defparam \c0|altsyncram_component|auto_generated|ram_block1a59 .port_a_address_width = 13;
defparam \c0|altsyncram_component|auto_generated|ram_block1a59 .port_a_byte_enable_clock = "none";
defparam \c0|altsyncram_component|auto_generated|ram_block1a59 .port_a_data_out_clear = "none";
defparam \c0|altsyncram_component|auto_generated|ram_block1a59 .port_a_data_out_clock = "clock0";
defparam \c0|altsyncram_component|auto_generated|ram_block1a59 .port_a_data_width = 1;
defparam \c0|altsyncram_component|auto_generated|ram_block1a59 .port_a_first_address = 0;
defparam \c0|altsyncram_component|auto_generated|ram_block1a59 .port_a_first_bit_number = 3;
defparam \c0|altsyncram_component|auto_generated|ram_block1a59 .port_a_last_address = 8191;
defparam \c0|altsyncram_component|auto_generated|ram_block1a59 .port_a_logical_ram_depth = 65536;
defparam \c0|altsyncram_component|auto_generated|ram_block1a59 .port_a_logical_ram_width = 8;
defparam \c0|altsyncram_component|auto_generated|ram_block1a59 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \c0|altsyncram_component|auto_generated|ram_block1a59 .port_a_write_enable_clock = "none";
defparam \c0|altsyncram_component|auto_generated|ram_block1a59 .port_b_address_width = 13;
defparam \c0|altsyncram_component|auto_generated|ram_block1a59 .port_b_data_width = 1;
defparam \c0|altsyncram_component|auto_generated|ram_block1a59 .ram_block_type = "M9K";
defparam \c0|altsyncram_component|auto_generated|ram_block1a59 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \c0|altsyncram_component|auto_generated|ram_block1a59 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \c0|altsyncram_component|auto_generated|ram_block1a59 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \c0|altsyncram_component|auto_generated|ram_block1a59 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X45_Y22_N24
fiftyfivenm_lcell_comb \C1|g~9 (
// Equation(s):
// \C1|g~9_combout  = (\c0|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\c0|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\c0|altsyncram_component|auto_generated|ram_block1a59~portadataout ))) # 
// (!\c0|altsyncram_component|auto_generated|out_address_reg_a [1] & (\c0|altsyncram_component|auto_generated|ram_block1a43~portadataout )))) # (!\c0|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (((\c0|altsyncram_component|auto_generated|out_address_reg_a [1]))))

	.dataa(\c0|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(\c0|altsyncram_component|auto_generated|ram_block1a43~portadataout ),
	.datac(\c0|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datad(\c0|altsyncram_component|auto_generated|ram_block1a59~portadataout ),
	.cin(gnd),
	.combout(\C1|g~9_combout ),
	.cout());
// synopsys translate_off
defparam \C1|g~9 .lut_mask = 16'hF858;
defparam \C1|g~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y22_N26
fiftyfivenm_lcell_comb \C1|g~10 (
// Equation(s):
// \C1|g~10_combout  = (\c0|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\C1|g~9_combout )) # (!\c0|altsyncram_component|auto_generated|out_address_reg_a [2]))) # (!\c0|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\c0|altsyncram_component|auto_generated|out_address_reg_a [2] & (\c0|altsyncram_component|auto_generated|ram_block1a35~portadataout  & !\C1|g~9_combout )) # (!\c0|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\C1|g~9_combout )))))

	.dataa(\c0|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(\c0|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datac(\c0|altsyncram_component|auto_generated|ram_block1a35~portadataout ),
	.datad(\C1|g~9_combout ),
	.cin(gnd),
	.combout(\C1|g~10_combout ),
	.cout());
// synopsys translate_off
defparam \C1|g~10 .lut_mask = 16'hBB62;
defparam \C1|g~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X53_Y27_N0
fiftyfivenm_ram_block \c0|altsyncram_component|auto_generated|ram_block1a3 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\C|altpll_0|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\c0|altsyncram_component|auto_generated|rden_decode|w_anode406w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\C1|address [12],\C1|address [11],\C1|address [10],\C1|address [9],\C1|address [8],\C1|address [7],\C1|address [6],\C1|address [5],\C1|address [4],\C1|address [3],\C1|address [2],\C1|address [1],\C1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\c0|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \c0|altsyncram_component|auto_generated|ram_block1a3 .clk0_core_clock_enable = "ena0";
defparam \c0|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \c0|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \c0|altsyncram_component|auto_generated|ram_block1a3 .init_file = "../../../Users/Marcin/Documents/MATLAB/logo.mif";
defparam \c0|altsyncram_component|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \c0|altsyncram_component|auto_generated|ram_block1a3 .logical_ram_name = "rom2:c0|altsyncram:altsyncram_component|altsyncram_1qt3:auto_generated|ALTSYNCRAM";
defparam \c0|altsyncram_component|auto_generated|ram_block1a3 .operation_mode = "rom";
defparam \c0|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \c0|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \c0|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \c0|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \c0|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clock = "clock0";
defparam \c0|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \c0|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \c0|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \c0|altsyncram_component|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \c0|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 65536;
defparam \c0|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_width = 8;
defparam \c0|altsyncram_component|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \c0|altsyncram_component|auto_generated|ram_block1a3 .port_a_write_enable_clock = "none";
defparam \c0|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \c0|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \c0|altsyncram_component|auto_generated|ram_block1a3 .ram_block_type = "M9K";
defparam \c0|altsyncram_component|auto_generated|ram_block1a3 .mem_init3 = 2048'h07BF01FFFFDFDCFFFFC07CF00000007FFFFFFFFF0000000F7E01FFFFFD7FFFFF00F9C0000001FFFFFFFFFF8000000E7C00FFFFEFBFFFF801F38000000FFFFFFFFFFF80000008F800FFFFDFFFFFE003E20000003FFFFFFFFFFFC0006001F0007FFFBEFFFF0007C0030001FFFFFFFFFFFFC001E003E0007FFFFBFFFC000F800F0007FFFFFFFFFFFFE00FF007C0003FFFBFFFE0001E007F803FFFFFFFFFFFFFE03FF00780003FFFFFFF80003C01FF80FFFFFFFFFFFFFFE0FFF80F00003FFFFFFE0000780FFF83FFFFFFFFFFFFFFF3FFF80C00003FFFFFF80000E03FFFDFFFFFFFFFFFFFFFFFFFF80800007FFFFFF0000080FFFFFFFFFFFFFFFFFFFFFFFFFC000000;
defparam \c0|altsyncram_component|auto_generated|ram_block1a3 .mem_init2 = 2048'hFFFFFFE0000007FFFFFFFFFFFFFFFFFFFFFFFFFC000003FFFFFFE000001FFFFFFFFFFFFFFFFFFFFFFFFFFE000007FFFFFFC00000FFFFFFFFFFFFFFFFFFFFFFFFFFFE00000FFFFFFF800003FFFFFFFFFFFFFFFFFFFFFFFFFFFE00000FFFFFFE00000FFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000FFFFFF800007FFFFFFFFFFFFFFFFFFFFFFFFFFFFC000007FFFFC000007FFFFFFFFFFFFFFFFFFFFFFFFFFFF8000007FFFF000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000003FFF8000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000001FFC0000001FFFFFFFFFFFFFFFFFFFFFFFFFFFF80000001FF00000003FFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000F80000;
defparam \c0|altsyncram_component|auto_generated|ram_block1a3 .mem_init1 = 2048'h0007FFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000E00000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000007FFFFFFFFF;
defparam \c0|altsyncram_component|auto_generated|ram_block1a3 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X53_Y19_N0
fiftyfivenm_ram_block \c0|altsyncram_component|auto_generated|ram_block1a51 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\C|altpll_0|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\c0|altsyncram_component|auto_generated|rden_decode|w_anode479w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\C1|address [12],\C1|address [11],\C1|address [10],\C1|address [9],\C1|address [8],\C1|address [7],\C1|address [6],\C1|address [5],\C1|address [4],\C1|address [3],\C1|address [2],\C1|address [1],\C1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\c0|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \c0|altsyncram_component|auto_generated|ram_block1a51 .clk0_core_clock_enable = "ena0";
defparam \c0|altsyncram_component|auto_generated|ram_block1a51 .data_interleave_offset_in_bits = 1;
defparam \c0|altsyncram_component|auto_generated|ram_block1a51 .data_interleave_width_in_bits = 1;
defparam \c0|altsyncram_component|auto_generated|ram_block1a51 .init_file = "../../../Users/Marcin/Documents/MATLAB/logo.mif";
defparam \c0|altsyncram_component|auto_generated|ram_block1a51 .init_file_layout = "port_a";
defparam \c0|altsyncram_component|auto_generated|ram_block1a51 .logical_ram_name = "rom2:c0|altsyncram:altsyncram_component|altsyncram_1qt3:auto_generated|ALTSYNCRAM";
defparam \c0|altsyncram_component|auto_generated|ram_block1a51 .operation_mode = "rom";
defparam \c0|altsyncram_component|auto_generated|ram_block1a51 .port_a_address_clear = "none";
defparam \c0|altsyncram_component|auto_generated|ram_block1a51 .port_a_address_width = 13;
defparam \c0|altsyncram_component|auto_generated|ram_block1a51 .port_a_byte_enable_clock = "none";
defparam \c0|altsyncram_component|auto_generated|ram_block1a51 .port_a_data_out_clear = "none";
defparam \c0|altsyncram_component|auto_generated|ram_block1a51 .port_a_data_out_clock = "clock0";
defparam \c0|altsyncram_component|auto_generated|ram_block1a51 .port_a_data_width = 1;
defparam \c0|altsyncram_component|auto_generated|ram_block1a51 .port_a_first_address = 0;
defparam \c0|altsyncram_component|auto_generated|ram_block1a51 .port_a_first_bit_number = 3;
defparam \c0|altsyncram_component|auto_generated|ram_block1a51 .port_a_last_address = 8191;
defparam \c0|altsyncram_component|auto_generated|ram_block1a51 .port_a_logical_ram_depth = 65536;
defparam \c0|altsyncram_component|auto_generated|ram_block1a51 .port_a_logical_ram_width = 8;
defparam \c0|altsyncram_component|auto_generated|ram_block1a51 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \c0|altsyncram_component|auto_generated|ram_block1a51 .port_a_write_enable_clock = "none";
defparam \c0|altsyncram_component|auto_generated|ram_block1a51 .port_b_address_width = 13;
defparam \c0|altsyncram_component|auto_generated|ram_block1a51 .port_b_data_width = 1;
defparam \c0|altsyncram_component|auto_generated|ram_block1a51 .ram_block_type = "M9K";
defparam \c0|altsyncram_component|auto_generated|ram_block1a51 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \c0|altsyncram_component|auto_generated|ram_block1a51 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \c0|altsyncram_component|auto_generated|ram_block1a51 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \c0|altsyncram_component|auto_generated|ram_block1a51 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X45_Y22_N28
fiftyfivenm_lcell_comb \C1|g~11 (
// Equation(s):
// \C1|g~11_combout  = (\c0|altsyncram_component|auto_generated|out_address_reg_a [2] & (((\C1|g~9_combout  & \c0|altsyncram_component|auto_generated|ram_block1a51~portadataout )))) # (!\c0|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// (\c0|altsyncram_component|auto_generated|ram_block1a3~portadataout ))

	.dataa(\c0|altsyncram_component|auto_generated|ram_block1a3~portadataout ),
	.datab(\C1|g~9_combout ),
	.datac(\c0|altsyncram_component|auto_generated|ram_block1a51~portadataout ),
	.datad(\c0|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.cin(gnd),
	.combout(\C1|g~11_combout ),
	.cout());
// synopsys translate_off
defparam \C1|g~11 .lut_mask = 16'hC0AA;
defparam \C1|g~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y22_N18
fiftyfivenm_lcell_comb \C1|g~12 (
// Equation(s):
// \C1|g~12_combout  = (!\C1|R[0]~4_combout  & ((\C1|g~10_combout ) # (\C1|g~11_combout )))

	.dataa(gnd),
	.datab(\C1|R[0]~4_combout ),
	.datac(\C1|g~10_combout ),
	.datad(\C1|g~11_combout ),
	.cin(gnd),
	.combout(\C1|g~12_combout ),
	.cout());
// synopsys translate_off
defparam \C1|g~12 .lut_mask = 16'h3330;
defparam \C1|g~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y19_N30
fiftyfivenm_lcell_comb \C1|g~13 (
// Equation(s):
// \C1|g~13_combout  = (\C1|g~8_combout  & (!\C1|process_0~12_combout  & (\C1|g~12_combout  & !\C1|R[0]~0_combout )))

	.dataa(\C1|g~8_combout ),
	.datab(\C1|process_0~12_combout ),
	.datac(\C1|g~12_combout ),
	.datad(\C1|R[0]~0_combout ),
	.cin(gnd),
	.combout(\C1|g~13_combout ),
	.cout());
// synopsys translate_off
defparam \C1|g~13 .lut_mask = 16'h0020;
defparam \C1|g~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y19_N31
dffeas \C1|g[1] (
	.clk(\C|altpll_0|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(\C1|g~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\C1|g [1]),
	.prn(vcc));
// synopsys translate_off
defparam \C1|g[1] .is_wysiwyg = "true";
defparam \C1|g[1] .power_up = "low";
// synopsys translate_on

// Location: M9K_X33_Y19_N0
fiftyfivenm_ram_block \c0|altsyncram_component|auto_generated|ram_block1a12 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\C|altpll_0|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\c0|altsyncram_component|auto_generated|rden_decode|w_anode424w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\C1|address [12],\C1|address [11],\C1|address [10],\C1|address [9],\C1|address [8],\C1|address [7],\C1|address [6],\C1|address [5],\C1|address [4],\C1|address [3],\C1|address [2],\C1|address [1],\C1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\c0|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \c0|altsyncram_component|auto_generated|ram_block1a12 .clk0_core_clock_enable = "ena0";
defparam \c0|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \c0|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \c0|altsyncram_component|auto_generated|ram_block1a12 .init_file = "../../../Users/Marcin/Documents/MATLAB/logo.mif";
defparam \c0|altsyncram_component|auto_generated|ram_block1a12 .init_file_layout = "port_a";
defparam \c0|altsyncram_component|auto_generated|ram_block1a12 .logical_ram_name = "rom2:c0|altsyncram:altsyncram_component|altsyncram_1qt3:auto_generated|ALTSYNCRAM";
defparam \c0|altsyncram_component|auto_generated|ram_block1a12 .operation_mode = "rom";
defparam \c0|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \c0|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_width = 13;
defparam \c0|altsyncram_component|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \c0|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \c0|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clock = "clock0";
defparam \c0|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \c0|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \c0|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_bit_number = 4;
defparam \c0|altsyncram_component|auto_generated|ram_block1a12 .port_a_last_address = 8191;
defparam \c0|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 65536;
defparam \c0|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_width = 8;
defparam \c0|altsyncram_component|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \c0|altsyncram_component|auto_generated|ram_block1a12 .port_a_write_enable_clock = "none";
defparam \c0|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_width = 13;
defparam \c0|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \c0|altsyncram_component|auto_generated|ram_block1a12 .ram_block_type = "M9K";
defparam \c0|altsyncram_component|auto_generated|ram_block1a12 .mem_init3 = 2048'h7F7DFE6BFDF9DDF80000007FFF80000003DDCFDBCEEDDAEEFBDBB9EDF5FDE0000000FFFF000000077F5F7738DBDBDDEFBE39DDF7FBC0000001FFFE00000004EFBDE0E5F7B7BF5FFD7839EBB940000003FFF80000003BFB63B9FBFF2F7D7FFB73B9DBF980000003FFF000000077EC8EEF7FFE9975FBF76BBCBBF700000007FFE0000000FFBBDFADDFFDAF61FFF7FBF7BBEE0000000FFFC0000001BFEF7EDF7B7BBEAFF6E7FF7FB7EC0000001FFF000000037DFEFDB8EDFF7EDFF7F7F7EF77D80000001FFE00000005F77FF725B7FFFF7FF7D2F7DF7FF00000003FFC0000000BFFF7DFBBDFFFB7FFF7BAF7FEEFA00000007FF800000017BBEF3BF57FF77BFFED7E;
defparam \c0|altsyncram_component|auto_generated|ram_block1a12 .mem_init2 = 2048'hE7BEEF40000000FFE00000002FFFDCEFEAFFEEF7FFEEFFE77FDE80000000FFC0000FFFDDFFB1FF9BFFDA7FFFDCFDCEFFDDFFF80001FF80003FFFB3FF07FED7FDEEFFFFD7FFC1FF9BFFF80003FF00007FFF8FFDEFDDDFFA5FBFFFDDDFBFFF8FFFF00007FC0000FFFFDFFBFF777FF67F7FFFDFDF7BFFFFFFE00007F80001FFFFBFEF7EFDFFF6FE3FFFDBBFFFFEFFFFC0000FF00007FFFF7FDEFBBFFFEDFB9FFFBFBEF7FDFFFFC0001FE0000FFFFFFFFDE7EFFFDFF8DFFFB73DFFFBFFFF80003F80001FFFFBFEFBADBFFFFFE8DFFFFEBBEFFFFFFF00003F00003FFFF7FFF67F7FFFBFECFFFF6D77DFF7FFFE00007E0000FFFFEF77E37DFFFE7FEDBFFF7F0FFFEFFF;
defparam \c0|altsyncram_component|auto_generated|ram_block1a12 .mem_init1 = 2048'hFE0000FC0001FFFFDEFFBEFFFFFBFFEDBFFEFBFFBBDFFFFC0001F00003FFFFBFFF7DEFFFFBFFEEAFFEF7DFF7BFFFF80001E00007FFFF77FFFBBFFFF7F9FFDFFDEFBFFF7FFFF00003C00003FFFEEFFBF77FFFBFF73FBFFDDFFFEEFFFF800007800003FFFE9FF7EDFFFE4F623FFFF9BF7FCBFFFE00000E000003FFF8BFFFC3FFFE7F8099FFF87FFFA3FFF800000C000001FFE0FFFF77FFFDFFE77FFFF6FFFF03FFC0000018000001FF01FFFEDFFFFE0FF8FFFFFEFDFE01FF00000030000000FC03FFFDBFFFE698C3FFFFEDFFFC01F800000040000000F007FFFFFFFFDC1187FFFFDBFFF801E000000040000000400FFFEDFFFFF8630FFFFFFFFFF00100000001E0;
defparam \c0|altsyncram_component|auto_generated|ram_block1a12 .mem_init0 = 2048'h000000000FFFDBFFFFEC7E6FFFFFB7FFE0000000000FE0000000001FFFBFFFFFFDFDF7FFFF6FFFC0000000003FF0000000003BFFFFFFFEF5FDEFFFFFDFFB8000000001FFF00000000077FFBFFFFFBDDAEFFFFFFFF60000000007FFF8000000004FBF7FFFF66FACDFFFFDFFE4000000003FFFF8000000001F7EFFFFFBF8EADFFFFBF7C000000000FFFFFC000000003EFFFFFFB7B7BDBFFFF7EF8000000003FFFFFC000000007DFFFFFF8FAE68FFFFEFDF000000001FFFFFFC00000000FBE3FFFFA1BB0FFFFF9FBE000000007FFFFFFE00000001EFC3FFFFFB7EDFFFFE3F7C00000003FFFFFFFE00000003DF81FFFE30F18FFFF03EF80000000FFFFFFFFF000000;
// synopsys translate_on

// Location: M9K_X53_Y12_N0
fiftyfivenm_ram_block \c0|altsyncram_component|auto_generated|ram_block1a28 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\C|altpll_0|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\c0|altsyncram_component|auto_generated|rden_decode|w_anode446w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\C1|address [12],\C1|address [11],\C1|address [10],\C1|address [9],\C1|address [8],\C1|address [7],\C1|address [6],\C1|address [5],\C1|address [4],\C1|address [3],\C1|address [2],\C1|address [1],\C1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\c0|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \c0|altsyncram_component|auto_generated|ram_block1a28 .clk0_core_clock_enable = "ena0";
defparam \c0|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_offset_in_bits = 1;
defparam \c0|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_width_in_bits = 1;
defparam \c0|altsyncram_component|auto_generated|ram_block1a28 .init_file = "../../../Users/Marcin/Documents/MATLAB/logo.mif";
defparam \c0|altsyncram_component|auto_generated|ram_block1a28 .init_file_layout = "port_a";
defparam \c0|altsyncram_component|auto_generated|ram_block1a28 .logical_ram_name = "rom2:c0|altsyncram:altsyncram_component|altsyncram_1qt3:auto_generated|ALTSYNCRAM";
defparam \c0|altsyncram_component|auto_generated|ram_block1a28 .operation_mode = "rom";
defparam \c0|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_clear = "none";
defparam \c0|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_width = 13;
defparam \c0|altsyncram_component|auto_generated|ram_block1a28 .port_a_byte_enable_clock = "none";
defparam \c0|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clear = "none";
defparam \c0|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clock = "clock0";
defparam \c0|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_width = 1;
defparam \c0|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_address = 0;
defparam \c0|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_bit_number = 4;
defparam \c0|altsyncram_component|auto_generated|ram_block1a28 .port_a_last_address = 8191;
defparam \c0|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_depth = 65536;
defparam \c0|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_width = 8;
defparam \c0|altsyncram_component|auto_generated|ram_block1a28 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \c0|altsyncram_component|auto_generated|ram_block1a28 .port_a_write_enable_clock = "none";
defparam \c0|altsyncram_component|auto_generated|ram_block1a28 .port_b_address_width = 13;
defparam \c0|altsyncram_component|auto_generated|ram_block1a28 .port_b_data_width = 1;
defparam \c0|altsyncram_component|auto_generated|ram_block1a28 .ram_block_type = "M9K";
defparam \c0|altsyncram_component|auto_generated|ram_block1a28 .mem_init3 = 2048'h003000001FFF6EFF6FFFE0FE1CFA0A0FFFD7FBFBFFC000007000007FFDBEDDBFFFC1FC19F6161FFFD76FB7FFC00001E00001FFF7FFFEFFFF83F833CC0C1FFFF7FFB7FFC00003C0000FFFEDFFEBFFFF07F06F98183FFFB7FF6FFFE0000780001FFFB7FFAFFFFE0FF09F30307FFFB7FF6FFFC0000F80003FFF6FFEDFFFFC1FE13EE0E0FFFFAFFEDFFF80003F00007FFFBFFD7FFFF83FC079E1E1FFFFAFFEDFFF00007E00007FFB7FF5C07FF07F81F3C3C1FF077FFDBFFC0000FC0000FFF7FFE8FF9FE0FF03E78383E7F95FBDFFF80001FC0001FFDBB7A710DDC0FF07DF07073C1EFDBB7FF00007F80003FFB6FF73FE78001E0FBE0E0D9FE7BFB6FFE0000FF00003;
defparam \c0|altsyncram_component|auto_generated|ram_block1a28 .mem_init2 = 2048'hFF7DFD9FFF7FFFFFFFFFFFE6FFFB7F77FF80001FE00007FFBFBAFFFF5FFFFFFFFFFFDFFFFF6FEDFF00003FE0000FFB7CFFFFFF5FFFFFFFFFFF7FFFFAE7DBFE0000FFC0001FF6FFD7C3FFDFFFFFFFFFFDFF3CFFFFB7FC0001FF80001FEFFFAEFEFEFFFFFFFFFFFEFDFE75FFAFF00003FF00000037FFF3077EBFFFFFFFFFEBECE36BFF60000007FF0000006FFD59FB7FFFFFFFFFFFF7F7FB77FEC000001FFE000000DFFAAFFB7D7FFFFFFFFFDF5FFB57FD8000003FFC000001BFF6BFFB7F7FFFFFFBCABD7FFAAFFB0000007FF800000373FB7FFAFBFFFFFFFFFFFAFFFA5E76000000FFF8000006DBF5FFFBF087C0007C31FBFFF4BB6C000003FFF000000DFBCBFF;
defparam \c0|altsyncram_component|auto_generated|ram_block1a28 .mem_init1 = 2048'hF5FE38FFFF8E3FD7FFFD6FD8000007FFE000001FF697FFFE33F6FFFEDF98AFFFEADFB000000FFFC0000036DE10FFFB5DEDFFFDBDD67FF861DB6000001FFFC000006F7BFE7FCF3DD5FFF5779E7FCFFCDEC000007FFF800000DFDF1F3F9E7B79FFCF6F3CFF7C3EFD800000FFFF000001BF7337BF3EE1F7FFDF0EF9FDCECEFB000001FFFE0000037DDFBBBFBEEF90004FBBEFF77EEEF6000003FFFE000006F777FB7F8FFEAFBECFFE3FDBDFEEEC00000FFFFC00000DEDEFFB7FE7F7DF78E7F3FFBFBFEDF000001FFFF800000FB7FDFBFFF3EFFEFBEF9FFEDFF7EF6000003FFFF000001B7FDFF6FFF7DFFDFFDF7FFDFF5FDAC000007FFFF0000035BFFFFDFFFF9F7B;
defparam \c0|altsyncram_component|auto_generated|ram_block1a28 .mem_init0 = 2048'hDFBFFFFAFFFFF5800001FFFFFFF0003B5B7DABFFEF6EE3BE7BFFFDEDB6A60007FFFFFFFFE00066FDF79FFFDEC5AB46F7FFFBE7DE6C000FFFFFFFFFC000CDF3FFBFFC3D61DAB5E1FFB7CFFEB8001FFFFFFFFF8000D9F75F7FFB79F7BCF3DBFF77FD7960003FFFFFFFFF0001D475C6BFF773FF7FE777FFD9E789C0007FFFFFFFFE0001AFF7FF7FEF6FFE7FEDEFFEBFCFF30000FFFFFFFFFC0001BFDBF6FFDF5EDB5FD7DFFDFF6FEE0001FFFFFFFFF800039F7FFBFEB77C2F279DAFFB7DFFB80003FFFFFFFFF000039EFFB7FB7EFF3F3FBF6FFB7BFEE00007FFFFFFFFE0000B9DFEDFF7EDFFFEFF6DDFFF7FFBA0000FFFFFFFFFC0001BDDB37FEF9FEDFFBFCFBFF7;
// synopsys translate_on

// Location: M9K_X53_Y16_N0
fiftyfivenm_ram_block \c0|altsyncram_component|auto_generated|ram_block1a20 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\C|altpll_0|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\c0|altsyncram_component|auto_generated|rden_decode|w_anode435w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\C1|address [12],\C1|address [11],\C1|address [10],\C1|address [9],\C1|address [8],\C1|address [7],\C1|address [6],\C1|address [5],\C1|address [4],\C1|address [3],\C1|address [2],\C1|address [1],\C1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\c0|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \c0|altsyncram_component|auto_generated|ram_block1a20 .clk0_core_clock_enable = "ena0";
defparam \c0|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \c0|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \c0|altsyncram_component|auto_generated|ram_block1a20 .init_file = "../../../Users/Marcin/Documents/MATLAB/logo.mif";
defparam \c0|altsyncram_component|auto_generated|ram_block1a20 .init_file_layout = "port_a";
defparam \c0|altsyncram_component|auto_generated|ram_block1a20 .logical_ram_name = "rom2:c0|altsyncram:altsyncram_component|altsyncram_1qt3:auto_generated|ALTSYNCRAM";
defparam \c0|altsyncram_component|auto_generated|ram_block1a20 .operation_mode = "rom";
defparam \c0|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \c0|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_width = 13;
defparam \c0|altsyncram_component|auto_generated|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \c0|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \c0|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clock = "clock0";
defparam \c0|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_width = 1;
defparam \c0|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \c0|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_bit_number = 4;
defparam \c0|altsyncram_component|auto_generated|ram_block1a20 .port_a_last_address = 8191;
defparam \c0|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 65536;
defparam \c0|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_width = 8;
defparam \c0|altsyncram_component|auto_generated|ram_block1a20 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \c0|altsyncram_component|auto_generated|ram_block1a20 .port_a_write_enable_clock = "none";
defparam \c0|altsyncram_component|auto_generated|ram_block1a20 .port_b_address_width = 13;
defparam \c0|altsyncram_component|auto_generated|ram_block1a20 .port_b_data_width = 1;
defparam \c0|altsyncram_component|auto_generated|ram_block1a20 .ram_block_type = "M9K";
defparam \c0|altsyncram_component|auto_generated|ram_block1a20 .mem_init3 = 2048'h36CEC0001FFFFFFFFF800039C09DFFDE4DEBFD764F7FF7827B80003FFFFFFFFF00007DFFF7FFFDFB67796FDFFFFBFFCF00007FFFFFFFFE0000FC7F9FFFAFF6ECEEDFEBFFF8FC7E0000FFFFFFFFFC0001FF01FFFF4F9BEAFECF97FFFF07FC0001FFFFFFFFF80003FFFFFFF8DF8FEE7E3F63FFFFFFF80003FFFFFFFFF00007FFFFFFF6377FBEFF7637FFFFFFF00007FFFFFFFFE0000FFFFFFFF76DF6FFDF6DDFFFFFFFE0000FFFFFFFFFC0001FFFFFE70F57FBFD7F57873FFFFFC0001FFFFFFFFF80003FFFFFBFEB1FF7FDFF1AFF7FFFFF80003FFFFFFFFF00007FFFE03FDF7FFFF7FF7DFE03FFFF00007FFFFFFFFE0000FFFE7FFFB7FBEFEFBFDBFFFDFFFE0000;
defparam \c0|altsyncram_component|auto_generated|ram_block1a20 .mem_init2 = 2048'hFFFFFFFFFC0001FFFBFFFF7EEDDDDDBBF7FFFDFFFC0001FFFFFFFFF80003FFF7FF00EFDB5B5B7EE03FFDFFF80003FFFFFFFFF00007FFEFFFBEDF7FD5FF7DBFFFFBFFF00007FFFFFFFFE0000FFF8FFFBDD9DBC7B7377BFFE3FFE0000FFFFFFFFFC0001FFDFFF81FB72FDFA76FC1FFFDFFC0001FFFFFFFFF80003FEFF80FFBADBFBF86BBFC07FCFF80003FFFFFFFFF00007FBFFFDFF9877FFFB0CFFBFFFEFF00007FFFFFFFFE0000FEFFFF07FEDEFEFF767FC1FFFEFE0000FFFFFFFFFC0001FBFFF3FFEEFDFDFFF3BFFE7FFDFC0001FFFFFFFFF80003F7FF9FFFEEF9F5FFEDFFFF3FFFF80003FFFFFFFFF00007F3F1BFF981F5DDFBC4CFFE8FE7F00007FFFFFFFF;
defparam \c0|altsyncram_component|auto_generated|ram_block1a20 .mem_init1 = 2048'hE0000FEFBF8FF07BDD7D739C1FE3FFEFE0000FFFFFFFFFC0001F7FF8FFBF67F9FAD9B7EFF8FFE7C0001FFFFFFFFF80003DFFEFFF7FF5FBF8F1BFDFFCFFF780003FFFFFFFFF000077FFBFF03FB3F7F3F77E0FFDFFF700007FFFFFFFFE0000FFFE33F7FE67EFFFEEFFDF18FFEE0000FFFFFFFFFC0001BFF79F9FFAEFDDFFFCFFCFCF7FEC0001FFFFFFFFF8000377FEF9BFF9FFBBBFBAFFB3CF7DD80003FFFFFFFFF000071EFBFF1FE3FF76BF73FC7FEFFC700007FFFFFFFFE0000F7FEFF9FFF37D6BF61FFF3FEFFDE0000FFFFFFFFFC0001DFFBFA7F031DF4F6CA17F4FEFFDC0001FFFFFFFFF800037FEF9DFF00CAF3FE703FF67FFFD80003FFFFFFFFF00006FFD;
defparam \c0|altsyncram_component|auto_generated|ram_block1a20 .mem_init0 = 2048'hCF3FD31DBE7E3E65FE71DFFB00007FFFFFFFFE0000BEF43B1F5FBE7EFEFBF1E3B85EFA0000FFFFFFFFFC00017BDEEF78FFBEFDFFF7E8F7BBDEF40001FFFFFFFFF80002EF7BFDDEFF7FFBFFFFEF77FBDEE80003FFFFFFFFF000053FEFF7F5FFDFF7FFBFD7F7FBFE900007FFFFFFFFE0000EFFFFDFABFE5FEFFEFFABF7F7FEE0000FFFFFFF8000001DFF7FBCD7FF1FADFDFFDBEDF5FDC000000FFFFE00000037FEEF73BFFFDAFB47FDB9DDEDFD8000000FFFFC0000007FFB9C0FA7FBE3D61FF6B81CDDFB0000001FFFF8000000BF7077BF33F5EFC3FFB9FDDC1DFA0000003FFFF00000017DDDDD7E9DEFDF9FFDDBF5DDDDF40000007FFFC0000001F77375F2CDEF;
// synopsys translate_on

// Location: LCCOMB_X43_Y19_N28
fiftyfivenm_lcell_comb \C1|g~14 (
// Equation(s):
// \C1|g~14_combout  = (\c0|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\c0|altsyncram_component|auto_generated|ram_block1a28~portadataout ) # ((!\c0|altsyncram_component|auto_generated|out_address_reg_a [1])))) # 
// (!\c0|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\c0|altsyncram_component|auto_generated|out_address_reg_a [1] & \c0|altsyncram_component|auto_generated|ram_block1a20~portadataout ))))

	.dataa(\c0|altsyncram_component|auto_generated|ram_block1a28~portadataout ),
	.datab(\c0|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(\c0|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datad(\c0|altsyncram_component|auto_generated|ram_block1a20~portadataout ),
	.cin(gnd),
	.combout(\C1|g~14_combout ),
	.cout());
// synopsys translate_off
defparam \C1|g~14 .lut_mask = 16'hBC8C;
defparam \C1|g~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y19_N28
fiftyfivenm_lcell_comb \C1|g~15 (
// Equation(s):
// \C1|g~15_combout  = (\c0|altsyncram_component|auto_generated|out_address_reg_a [2]) # ((\C1|g~14_combout  & ((\c0|altsyncram_component|auto_generated|ram_block1a12~portadataout ) # (\c0|altsyncram_component|auto_generated|out_address_reg_a [1]))) # 
// (!\C1|g~14_combout  & ((!\c0|altsyncram_component|auto_generated|out_address_reg_a [1]))))

	.dataa(\c0|altsyncram_component|auto_generated|ram_block1a12~portadataout ),
	.datab(\c0|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datac(\C1|g~14_combout ),
	.datad(\c0|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.cin(gnd),
	.combout(\C1|g~15_combout ),
	.cout());
// synopsys translate_off
defparam \C1|g~15 .lut_mask = 16'hFCEF;
defparam \C1|g~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X53_Y24_N0
fiftyfivenm_ram_block \c0|altsyncram_component|auto_generated|ram_block1a44 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\C|altpll_0|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\c0|altsyncram_component|auto_generated|rden_decode|w_anode468w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\C1|address [12],\C1|address [11],\C1|address [10],\C1|address [9],\C1|address [8],\C1|address [7],\C1|address [6],\C1|address [5],\C1|address [4],\C1|address [3],\C1|address [2],\C1|address [1],\C1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\c0|altsyncram_component|auto_generated|ram_block1a44_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \c0|altsyncram_component|auto_generated|ram_block1a44 .clk0_core_clock_enable = "ena0";
defparam \c0|altsyncram_component|auto_generated|ram_block1a44 .data_interleave_offset_in_bits = 1;
defparam \c0|altsyncram_component|auto_generated|ram_block1a44 .data_interleave_width_in_bits = 1;
defparam \c0|altsyncram_component|auto_generated|ram_block1a44 .init_file = "../../../Users/Marcin/Documents/MATLAB/logo.mif";
defparam \c0|altsyncram_component|auto_generated|ram_block1a44 .init_file_layout = "port_a";
defparam \c0|altsyncram_component|auto_generated|ram_block1a44 .logical_ram_name = "rom2:c0|altsyncram:altsyncram_component|altsyncram_1qt3:auto_generated|ALTSYNCRAM";
defparam \c0|altsyncram_component|auto_generated|ram_block1a44 .operation_mode = "rom";
defparam \c0|altsyncram_component|auto_generated|ram_block1a44 .port_a_address_clear = "none";
defparam \c0|altsyncram_component|auto_generated|ram_block1a44 .port_a_address_width = 13;
defparam \c0|altsyncram_component|auto_generated|ram_block1a44 .port_a_byte_enable_clock = "none";
defparam \c0|altsyncram_component|auto_generated|ram_block1a44 .port_a_data_out_clear = "none";
defparam \c0|altsyncram_component|auto_generated|ram_block1a44 .port_a_data_out_clock = "clock0";
defparam \c0|altsyncram_component|auto_generated|ram_block1a44 .port_a_data_width = 1;
defparam \c0|altsyncram_component|auto_generated|ram_block1a44 .port_a_first_address = 0;
defparam \c0|altsyncram_component|auto_generated|ram_block1a44 .port_a_first_bit_number = 4;
defparam \c0|altsyncram_component|auto_generated|ram_block1a44 .port_a_last_address = 8191;
defparam \c0|altsyncram_component|auto_generated|ram_block1a44 .port_a_logical_ram_depth = 65536;
defparam \c0|altsyncram_component|auto_generated|ram_block1a44 .port_a_logical_ram_width = 8;
defparam \c0|altsyncram_component|auto_generated|ram_block1a44 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \c0|altsyncram_component|auto_generated|ram_block1a44 .port_a_write_enable_clock = "none";
defparam \c0|altsyncram_component|auto_generated|ram_block1a44 .port_b_address_width = 13;
defparam \c0|altsyncram_component|auto_generated|ram_block1a44 .port_b_data_width = 1;
defparam \c0|altsyncram_component|auto_generated|ram_block1a44 .ram_block_type = "M9K";
defparam \c0|altsyncram_component|auto_generated|ram_block1a44 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \c0|altsyncram_component|auto_generated|ram_block1a44 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \c0|altsyncram_component|auto_generated|ram_block1a44 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8003FFFFFFFFFFFFFFFFFFFF;
defparam \c0|altsyncram_component|auto_generated|ram_block1a44 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFC0001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000FFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X73_Y23_N0
fiftyfivenm_ram_block \c0|altsyncram_component|auto_generated|ram_block1a60 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\C|altpll_0|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\c0|altsyncram_component|auto_generated|rden_decode|w_anode490w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\C1|address [12],\C1|address [11],\C1|address [10],\C1|address [9],\C1|address [8],\C1|address [7],\C1|address [6],\C1|address [5],\C1|address [4],\C1|address [3],\C1|address [2],\C1|address [1],\C1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\c0|altsyncram_component|auto_generated|ram_block1a60_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \c0|altsyncram_component|auto_generated|ram_block1a60 .clk0_core_clock_enable = "ena0";
defparam \c0|altsyncram_component|auto_generated|ram_block1a60 .data_interleave_offset_in_bits = 1;
defparam \c0|altsyncram_component|auto_generated|ram_block1a60 .data_interleave_width_in_bits = 1;
defparam \c0|altsyncram_component|auto_generated|ram_block1a60 .init_file = "../../../Users/Marcin/Documents/MATLAB/logo.mif";
defparam \c0|altsyncram_component|auto_generated|ram_block1a60 .init_file_layout = "port_a";
defparam \c0|altsyncram_component|auto_generated|ram_block1a60 .logical_ram_name = "rom2:c0|altsyncram:altsyncram_component|altsyncram_1qt3:auto_generated|ALTSYNCRAM";
defparam \c0|altsyncram_component|auto_generated|ram_block1a60 .operation_mode = "rom";
defparam \c0|altsyncram_component|auto_generated|ram_block1a60 .port_a_address_clear = "none";
defparam \c0|altsyncram_component|auto_generated|ram_block1a60 .port_a_address_width = 13;
defparam \c0|altsyncram_component|auto_generated|ram_block1a60 .port_a_byte_enable_clock = "none";
defparam \c0|altsyncram_component|auto_generated|ram_block1a60 .port_a_data_out_clear = "none";
defparam \c0|altsyncram_component|auto_generated|ram_block1a60 .port_a_data_out_clock = "clock0";
defparam \c0|altsyncram_component|auto_generated|ram_block1a60 .port_a_data_width = 1;
defparam \c0|altsyncram_component|auto_generated|ram_block1a60 .port_a_first_address = 0;
defparam \c0|altsyncram_component|auto_generated|ram_block1a60 .port_a_first_bit_number = 4;
defparam \c0|altsyncram_component|auto_generated|ram_block1a60 .port_a_last_address = 8191;
defparam \c0|altsyncram_component|auto_generated|ram_block1a60 .port_a_logical_ram_depth = 65536;
defparam \c0|altsyncram_component|auto_generated|ram_block1a60 .port_a_logical_ram_width = 8;
defparam \c0|altsyncram_component|auto_generated|ram_block1a60 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \c0|altsyncram_component|auto_generated|ram_block1a60 .port_a_write_enable_clock = "none";
defparam \c0|altsyncram_component|auto_generated|ram_block1a60 .port_b_address_width = 13;
defparam \c0|altsyncram_component|auto_generated|ram_block1a60 .port_b_data_width = 1;
defparam \c0|altsyncram_component|auto_generated|ram_block1a60 .ram_block_type = "M9K";
defparam \c0|altsyncram_component|auto_generated|ram_block1a60 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \c0|altsyncram_component|auto_generated|ram_block1a60 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \c0|altsyncram_component|auto_generated|ram_block1a60 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \c0|altsyncram_component|auto_generated|ram_block1a60 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X45_Y22_N4
fiftyfivenm_lcell_comb \C1|g~16 (
// Equation(s):
// \C1|g~16_combout  = (\c0|altsyncram_component|auto_generated|out_address_reg_a [1] & (((\c0|altsyncram_component|auto_generated|ram_block1a60~portadataout ) # (!\c0|altsyncram_component|auto_generated|out_address_reg_a [0])))) # 
// (!\c0|altsyncram_component|auto_generated|out_address_reg_a [1] & (\c0|altsyncram_component|auto_generated|ram_block1a44~portadataout  & ((\c0|altsyncram_component|auto_generated|out_address_reg_a [0]))))

	.dataa(\c0|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(\c0|altsyncram_component|auto_generated|ram_block1a44~portadataout ),
	.datac(\c0|altsyncram_component|auto_generated|ram_block1a60~portadataout ),
	.datad(\c0|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.cin(gnd),
	.combout(\C1|g~16_combout ),
	.cout());
// synopsys translate_off
defparam \C1|g~16 .lut_mask = 16'hE4AA;
defparam \C1|g~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X53_Y30_N0
fiftyfivenm_ram_block \c0|altsyncram_component|auto_generated|ram_block1a36 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\C|altpll_0|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\c0|altsyncram_component|auto_generated|rden_decode|w_anode457w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\C1|address [12],\C1|address [11],\C1|address [10],\C1|address [9],\C1|address [8],\C1|address [7],\C1|address [6],\C1|address [5],\C1|address [4],\C1|address [3],\C1|address [2],\C1|address [1],\C1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\c0|altsyncram_component|auto_generated|ram_block1a36_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \c0|altsyncram_component|auto_generated|ram_block1a36 .clk0_core_clock_enable = "ena0";
defparam \c0|altsyncram_component|auto_generated|ram_block1a36 .data_interleave_offset_in_bits = 1;
defparam \c0|altsyncram_component|auto_generated|ram_block1a36 .data_interleave_width_in_bits = 1;
defparam \c0|altsyncram_component|auto_generated|ram_block1a36 .init_file = "../../../Users/Marcin/Documents/MATLAB/logo.mif";
defparam \c0|altsyncram_component|auto_generated|ram_block1a36 .init_file_layout = "port_a";
defparam \c0|altsyncram_component|auto_generated|ram_block1a36 .logical_ram_name = "rom2:c0|altsyncram:altsyncram_component|altsyncram_1qt3:auto_generated|ALTSYNCRAM";
defparam \c0|altsyncram_component|auto_generated|ram_block1a36 .operation_mode = "rom";
defparam \c0|altsyncram_component|auto_generated|ram_block1a36 .port_a_address_clear = "none";
defparam \c0|altsyncram_component|auto_generated|ram_block1a36 .port_a_address_width = 13;
defparam \c0|altsyncram_component|auto_generated|ram_block1a36 .port_a_byte_enable_clock = "none";
defparam \c0|altsyncram_component|auto_generated|ram_block1a36 .port_a_data_out_clear = "none";
defparam \c0|altsyncram_component|auto_generated|ram_block1a36 .port_a_data_out_clock = "clock0";
defparam \c0|altsyncram_component|auto_generated|ram_block1a36 .port_a_data_width = 1;
defparam \c0|altsyncram_component|auto_generated|ram_block1a36 .port_a_first_address = 0;
defparam \c0|altsyncram_component|auto_generated|ram_block1a36 .port_a_first_bit_number = 4;
defparam \c0|altsyncram_component|auto_generated|ram_block1a36 .port_a_last_address = 8191;
defparam \c0|altsyncram_component|auto_generated|ram_block1a36 .port_a_logical_ram_depth = 65536;
defparam \c0|altsyncram_component|auto_generated|ram_block1a36 .port_a_logical_ram_width = 8;
defparam \c0|altsyncram_component|auto_generated|ram_block1a36 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \c0|altsyncram_component|auto_generated|ram_block1a36 .port_a_write_enable_clock = "none";
defparam \c0|altsyncram_component|auto_generated|ram_block1a36 .port_b_address_width = 13;
defparam \c0|altsyncram_component|auto_generated|ram_block1a36 .port_b_data_width = 1;
defparam \c0|altsyncram_component|auto_generated|ram_block1a36 .ram_block_type = "M9K";
defparam \c0|altsyncram_component|auto_generated|ram_block1a36 .mem_init3 = 2048'hFFFFFFFFC0000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000700000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000001F00000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000FF80000001FFFFFFFFFFFFFFFFFFFFFFFFFFFF80000003FF80000003FFFFFFFFFFFFFFFFFFFFFFFFFFFF8000001FFFC000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000FFFFE000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFE00;
defparam \c0|altsyncram_component|auto_generated|ram_block1a36 .mem_init2 = 2048'h0003FFFFE000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFE00001FFFFFF00000FFFFFFFFFFFFFFFFFFFFFFFFFFFFF000007FFFFFF000007FFFFFFFFFFFFFFFFFFFFFFFFFFFC00001FFFFFFF000007FFFFFFFFFFFFFFFFFFFFFFFFFFF000003FFFFFFE000007FFFFFFFFFFFFFFFFFFFFFFFFFF8000007C00003C000003FFFFFFFFFFFFFFFFFFFFFFFFFE0000000FFFFFC0000003FFFFFFFFFFFFFFFFFFFFFFFFF0000007FFD1FFFE000001FFFFFFFFFFFFFFFFFFFF9FFFC000007F87FFF07F800001FFFEFFFFFFFFFFFFFFFC1FFF00000FE3FFFFFFC7E00001FFF07FFFFFFFFFFFFFF01FF80000FEFFFF8FFFF9F80000FFC07FFFFFFFFFFFFFC01FE00007CFF7FEEFF;
defparam \c0|altsyncram_component|auto_generated|ram_block1a36 .mem_init1 = 2048'hDFE7C0000FF007FFFFFFFFFFFFE000F00003EFFFFFFFFFFFFBE000078003FFFFFFFFFFFF8000C0001F7FF77FBBFFDFFCF000060003FFFFFFFFFFFC000000007BFFEFFFAFFBBFFEF000000001FFFFFFFFFFF000000003DFFFEFFFFFFFFFFF7800000001FFFFFFFFFF800000000EFD7FFFFFFFFFFF5FBC00000000FFFFFFFFFE000000007BF77FFFFFFFFFFDDF9C00000000FFFFFFFFF000000001DFEFFFF87FF8FFFBFFDE000000007FFFFFFFC0000000077FDDFF3FC03FCFF77FCE000000007FFFFFFE000000001DFFC7F3C7FFF8F3F1FFEE000000003FFFFFF800000000FFFFFF79FFFFFF9CFFFFEE000000003FFFFFE000000003BFFFFB9FFFFFFFE77FFFEE;
defparam \c0|altsyncram_component|auto_generated|ram_block1a36 .mem_init0 = 2048'h000000001FFFFF000000000EF5FFDDFFFFFFFFFBBFF5EE000000001FFFFC000000003BDDFECFFFFFFFFFFDDFDDF6000000001FFFE000000000EFBFF770783F9F1F1EDFFFFE000000000FFF8000000003BF77DBE0F87F3E3E3F6F77EE000000000FFC0000000006FF1EDFC1F07E78383F6F1FEE0000000007F0000000001BFFFB7F83E0FDF0707FB7FFEE000000000780000000807FFFEDFF07C00060E0FFB7FFEC02000000020000000781DFFFEFFE0FC000C1C1FFB7FFEC0F000000020000001F8777FDBFFC1F83CF0381FFF7F9FC3F0000000C000000FF8DDBF6FFF83F079E0203FFD7EFDCFF80000018000003FFB77FDBFFF07E0F7C0407FFD7FDDBFF8000;
// synopsys translate_on

// Location: LCCOMB_X45_Y22_N22
fiftyfivenm_lcell_comb \C1|g~17 (
// Equation(s):
// \C1|g~17_combout  = (\c0|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\C1|g~16_combout ) # ((!\c0|altsyncram_component|auto_generated|out_address_reg_a [2])))) # (!\c0|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// ((\C1|g~16_combout  & ((!\c0|altsyncram_component|auto_generated|out_address_reg_a [2]))) # (!\C1|g~16_combout  & (\c0|altsyncram_component|auto_generated|ram_block1a36~portadataout  & \c0|altsyncram_component|auto_generated|out_address_reg_a [2]))))

	.dataa(\c0|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(\C1|g~16_combout ),
	.datac(\c0|altsyncram_component|auto_generated|ram_block1a36~portadataout ),
	.datad(\c0|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.cin(gnd),
	.combout(\C1|g~17_combout ),
	.cout());
// synopsys translate_off
defparam \C1|g~17 .lut_mask = 16'h98EE;
defparam \C1|g~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X53_Y18_N0
fiftyfivenm_ram_block \c0|altsyncram_component|auto_generated|ram_block1a52 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\C|altpll_0|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\c0|altsyncram_component|auto_generated|rden_decode|w_anode479w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\C1|address [12],\C1|address [11],\C1|address [10],\C1|address [9],\C1|address [8],\C1|address [7],\C1|address [6],\C1|address [5],\C1|address [4],\C1|address [3],\C1|address [2],\C1|address [1],\C1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\c0|altsyncram_component|auto_generated|ram_block1a52_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \c0|altsyncram_component|auto_generated|ram_block1a52 .clk0_core_clock_enable = "ena0";
defparam \c0|altsyncram_component|auto_generated|ram_block1a52 .data_interleave_offset_in_bits = 1;
defparam \c0|altsyncram_component|auto_generated|ram_block1a52 .data_interleave_width_in_bits = 1;
defparam \c0|altsyncram_component|auto_generated|ram_block1a52 .init_file = "../../../Users/Marcin/Documents/MATLAB/logo.mif";
defparam \c0|altsyncram_component|auto_generated|ram_block1a52 .init_file_layout = "port_a";
defparam \c0|altsyncram_component|auto_generated|ram_block1a52 .logical_ram_name = "rom2:c0|altsyncram:altsyncram_component|altsyncram_1qt3:auto_generated|ALTSYNCRAM";
defparam \c0|altsyncram_component|auto_generated|ram_block1a52 .operation_mode = "rom";
defparam \c0|altsyncram_component|auto_generated|ram_block1a52 .port_a_address_clear = "none";
defparam \c0|altsyncram_component|auto_generated|ram_block1a52 .port_a_address_width = 13;
defparam \c0|altsyncram_component|auto_generated|ram_block1a52 .port_a_byte_enable_clock = "none";
defparam \c0|altsyncram_component|auto_generated|ram_block1a52 .port_a_data_out_clear = "none";
defparam \c0|altsyncram_component|auto_generated|ram_block1a52 .port_a_data_out_clock = "clock0";
defparam \c0|altsyncram_component|auto_generated|ram_block1a52 .port_a_data_width = 1;
defparam \c0|altsyncram_component|auto_generated|ram_block1a52 .port_a_first_address = 0;
defparam \c0|altsyncram_component|auto_generated|ram_block1a52 .port_a_first_bit_number = 4;
defparam \c0|altsyncram_component|auto_generated|ram_block1a52 .port_a_last_address = 8191;
defparam \c0|altsyncram_component|auto_generated|ram_block1a52 .port_a_logical_ram_depth = 65536;
defparam \c0|altsyncram_component|auto_generated|ram_block1a52 .port_a_logical_ram_width = 8;
defparam \c0|altsyncram_component|auto_generated|ram_block1a52 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \c0|altsyncram_component|auto_generated|ram_block1a52 .port_a_write_enable_clock = "none";
defparam \c0|altsyncram_component|auto_generated|ram_block1a52 .port_b_address_width = 13;
defparam \c0|altsyncram_component|auto_generated|ram_block1a52 .port_b_data_width = 1;
defparam \c0|altsyncram_component|auto_generated|ram_block1a52 .ram_block_type = "M9K";
defparam \c0|altsyncram_component|auto_generated|ram_block1a52 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \c0|altsyncram_component|auto_generated|ram_block1a52 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \c0|altsyncram_component|auto_generated|ram_block1a52 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \c0|altsyncram_component|auto_generated|ram_block1a52 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X53_Y22_N0
fiftyfivenm_ram_block \c0|altsyncram_component|auto_generated|ram_block1a4 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\C|altpll_0|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\c0|altsyncram_component|auto_generated|rden_decode|w_anode406w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\C1|address [12],\C1|address [11],\C1|address [10],\C1|address [9],\C1|address [8],\C1|address [7],\C1|address [6],\C1|address [5],\C1|address [4],\C1|address [3],\C1|address [2],\C1|address [1],\C1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\c0|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \c0|altsyncram_component|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \c0|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \c0|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \c0|altsyncram_component|auto_generated|ram_block1a4 .init_file = "../../../Users/Marcin/Documents/MATLAB/logo.mif";
defparam \c0|altsyncram_component|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \c0|altsyncram_component|auto_generated|ram_block1a4 .logical_ram_name = "rom2:c0|altsyncram:altsyncram_component|altsyncram_1qt3:auto_generated|ALTSYNCRAM";
defparam \c0|altsyncram_component|auto_generated|ram_block1a4 .operation_mode = "rom";
defparam \c0|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \c0|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \c0|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \c0|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \c0|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clock = "clock0";
defparam \c0|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \c0|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \c0|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \c0|altsyncram_component|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \c0|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 65536;
defparam \c0|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_width = 8;
defparam \c0|altsyncram_component|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \c0|altsyncram_component|auto_generated|ram_block1a4 .port_a_write_enable_clock = "none";
defparam \c0|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \c0|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \c0|altsyncram_component|auto_generated|ram_block1a4 .ram_block_type = "M9K";
defparam \c0|altsyncram_component|auto_generated|ram_block1a4 .mem_init3 = 2048'h07BF01FFFFDFDCFFFFC07CF00000007FFFFFFFFF0000000F7E01FFFFFD7FFFFF00F9C0000001FFFFFFFFFF8000000E7C00FFFFEFBFFFF801F38000000FFFFFFFFFFF80000008F800FFFFDFFFFFE003E20000003FFFFFFFFFFFC0006001F0007FFFBEFFFF0007C0030001FFFFFFFFFFFFC001E003E0007FFFFBFFFC000F800F0007FFFFFFFFFFFFE00FF007C0003FFFBFFFE0001E007F803FFFFFFFFFFFFFE03FF00780003FFFFFFF80003C01FF80FFFFFFFFFFFFFFE0FFF80F00003FFFFFFE0000780FFF83FFFFFFFFFFFFFFF3FFF80C00003FFFFFF80000E03FFFDFFFFFFFFFFFFFFFFFFFF80800007FFFFFF0000080FFFFFFFFFFFFFFFFFFFFFFFFFC000000;
defparam \c0|altsyncram_component|auto_generated|ram_block1a4 .mem_init2 = 2048'hFFFFFFE0000007FFFFFFFFFFFFFFFFFFFFFFFFFC000003FFFFFFE000001FFFFFFFFFFFFFFFFFFFFFFFFFFE000007FFFFFFC00000FFFFFFFFFFFFFFFFFFFFFFFFFFFE00000FFFFFFF800003FFFFFFFFFFFFFFFFFFFFFFFFFFFE00000FFFFFFE00000FFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000FFFFFF800007FFFFFFFFFFFFFFFFFFFFFFFFFFFFC000007FFFFC000007FFFFFFFFFFFFFFFFFFFFFFFFFFFF8000007FFFF000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000003FFF8000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000001FFC0000001FFFFFFFFFFFFFFFFFFFFFFFFFFFF80000001FF00000003FFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000F80000;
defparam \c0|altsyncram_component|auto_generated|ram_block1a4 .mem_init1 = 2048'h0007FFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000E00000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000007FFFFFFFFF;
defparam \c0|altsyncram_component|auto_generated|ram_block1a4 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X45_Y22_N16
fiftyfivenm_lcell_comb \C1|g~18 (
// Equation(s):
// \C1|g~18_combout  = (\c0|altsyncram_component|auto_generated|out_address_reg_a [2] & (\c0|altsyncram_component|auto_generated|ram_block1a52~portadataout  & (\C1|g~16_combout ))) # (!\c0|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// (((\c0|altsyncram_component|auto_generated|ram_block1a4~portadataout ))))

	.dataa(\c0|altsyncram_component|auto_generated|ram_block1a52~portadataout ),
	.datab(\C1|g~16_combout ),
	.datac(\c0|altsyncram_component|auto_generated|ram_block1a4~portadataout ),
	.datad(\c0|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.cin(gnd),
	.combout(\C1|g~18_combout ),
	.cout());
// synopsys translate_off
defparam \C1|g~18 .lut_mask = 16'h88F0;
defparam \C1|g~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y22_N14
fiftyfivenm_lcell_comb \C1|g~19 (
// Equation(s):
// \C1|g~19_combout  = (!\C1|R[0]~4_combout  & ((\C1|g~17_combout ) # (\C1|g~18_combout )))

	.dataa(gnd),
	.datab(\C1|R[0]~4_combout ),
	.datac(\C1|g~17_combout ),
	.datad(\C1|g~18_combout ),
	.cin(gnd),
	.combout(\C1|g~19_combout ),
	.cout());
// synopsys translate_off
defparam \C1|g~19 .lut_mask = 16'h3330;
defparam \C1|g~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y19_N30
fiftyfivenm_lcell_comb \C1|g~20 (
// Equation(s):
// \C1|g~20_combout  = (!\C1|process_0~12_combout  & (\C1|g~15_combout  & (\C1|g~19_combout  & !\C1|R[0]~0_combout )))

	.dataa(\C1|process_0~12_combout ),
	.datab(\C1|g~15_combout ),
	.datac(\C1|g~19_combout ),
	.datad(\C1|R[0]~0_combout ),
	.cin(gnd),
	.combout(\C1|g~20_combout ),
	.cout());
// synopsys translate_off
defparam \C1|g~20 .lut_mask = 16'h0040;
defparam \C1|g~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y19_N31
dffeas \C1|g[2] (
	.clk(\C|altpll_0|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(\C1|g~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\C1|g [2]),
	.prn(vcc));
// synopsys translate_off
defparam \C1|g[2] .is_wysiwyg = "true";
defparam \C1|g[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y14_N10
fiftyfivenm_lcell_comb \C2|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~0 (
// Equation(s):
// \C2|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~0_combout  = \C1|VPOS [6] $ (VCC)
// \C2|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~1  = CARRY(\C1|VPOS [6])

	.dataa(\C1|VPOS [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\C2|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~0_combout ),
	.cout(\C2|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~1 ));
// synopsys translate_off
defparam \C2|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~0 .lut_mask = 16'h55AA;
defparam \C2|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y14_N12
fiftyfivenm_lcell_comb \C2|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~2 (
// Equation(s):
// \C2|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~2_combout  = (\C1|VPOS [7] & (!\C2|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~1 )) # (!\C1|VPOS [7] & ((\C2|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~1 ) # 
// (GND)))
// \C2|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~3  = CARRY((!\C2|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~1 ) # (!\C1|VPOS [7]))

	.dataa(\C1|VPOS [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\C2|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~1 ),
	.combout(\C2|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~2_combout ),
	.cout(\C2|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~3 ));
// synopsys translate_off
defparam \C2|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~2 .lut_mask = 16'h5A5F;
defparam \C2|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y14_N14
fiftyfivenm_lcell_comb \C2|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~4 (
// Equation(s):
// \C2|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~4_combout  = (\C1|VPOS [8] & (\C2|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~3  $ (GND))) # (!\C1|VPOS [8] & 
// (!\C2|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~3  & VCC))
// \C2|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~5  = CARRY((\C1|VPOS [8] & !\C2|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~3 ))

	.dataa(\C1|VPOS [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\C2|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~3 ),
	.combout(\C2|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~4_combout ),
	.cout(\C2|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~5 ));
// synopsys translate_off
defparam \C2|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~4 .lut_mask = 16'hA50A;
defparam \C2|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y14_N16
fiftyfivenm_lcell_comb \C2|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~6 (
// Equation(s):
// \C2|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~6_combout  = (\C1|VPOS [9] & (!\C2|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~5 )) # (!\C1|VPOS [9] & ((\C2|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~5 ) # 
// (GND)))
// \C2|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~7  = CARRY((!\C2|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~5 ) # (!\C1|VPOS [9]))

	.dataa(gnd),
	.datab(\C1|VPOS [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\C2|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~5 ),
	.combout(\C2|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~6_combout ),
	.cout(\C2|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~7 ));
// synopsys translate_off
defparam \C2|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~6 .lut_mask = 16'h3C3F;
defparam \C2|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y14_N18
fiftyfivenm_lcell_comb \C2|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~8 (
// Equation(s):
// \C2|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~8_combout  = \C2|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~7 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\C2|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~7 ),
	.combout(\C2|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~8_combout ),
	.cout());
// synopsys translate_off
defparam \C2|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~8 .lut_mask = 16'hF0F0;
defparam \C2|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y14_N20
fiftyfivenm_lcell_comb \C2|Div0|auto_generated|divider|divider|StageOut[37]~64 (
// Equation(s):
// \C2|Div0|auto_generated|divider|divider|StageOut[37]~64_combout  = (\C1|VPOS [6] & \C2|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~8_combout )

	.dataa(\C1|VPOS [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(\C2|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~8_combout ),
	.cin(gnd),
	.combout(\C2|Div0|auto_generated|divider|divider|StageOut[37]~64_combout ),
	.cout());
// synopsys translate_off
defparam \C2|Div0|auto_generated|divider|divider|StageOut[37]~64 .lut_mask = 16'hAA00;
defparam \C2|Div0|auto_generated|divider|divider|StageOut[37]~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y14_N24
fiftyfivenm_lcell_comb \C2|Div0|auto_generated|divider|divider|StageOut[37]~65 (
// Equation(s):
// \C2|Div0|auto_generated|divider|divider|StageOut[37]~65_combout  = (\C2|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~0_combout  & !\C2|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~8_combout )

	.dataa(\C2|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\C2|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~8_combout ),
	.cin(gnd),
	.combout(\C2|Div0|auto_generated|divider|divider|StageOut[37]~65_combout ),
	.cout());
// synopsys translate_off
defparam \C2|Div0|auto_generated|divider|divider|StageOut[37]~65 .lut_mask = 16'h00AA;
defparam \C2|Div0|auto_generated|divider|divider|StageOut[37]~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y14_N30
fiftyfivenm_lcell_comb \C2|Div0|auto_generated|divider|divider|StageOut[36]~66 (
// Equation(s):
// \C2|Div0|auto_generated|divider|divider|StageOut[36]~66_combout  = (\C2|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~8_combout  & \C1|VPOS [5])

	.dataa(gnd),
	.datab(\C2|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~8_combout ),
	.datac(\C1|VPOS [5]),
	.datad(gnd),
	.cin(gnd),
	.combout(\C2|Div0|auto_generated|divider|divider|StageOut[36]~66_combout ),
	.cout());
// synopsys translate_off
defparam \C2|Div0|auto_generated|divider|divider|StageOut[36]~66 .lut_mask = 16'hC0C0;
defparam \C2|Div0|auto_generated|divider|divider|StageOut[36]~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y14_N24
fiftyfivenm_lcell_comb \C2|Div0|auto_generated|divider|divider|StageOut[36]~67 (
// Equation(s):
// \C2|Div0|auto_generated|divider|divider|StageOut[36]~67_combout  = (!\C2|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~8_combout  & \C1|VPOS [5])

	.dataa(gnd),
	.datab(\C2|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~8_combout ),
	.datac(\C1|VPOS [5]),
	.datad(gnd),
	.cin(gnd),
	.combout(\C2|Div0|auto_generated|divider|divider|StageOut[36]~67_combout ),
	.cout());
// synopsys translate_off
defparam \C2|Div0|auto_generated|divider|divider|StageOut[36]~67 .lut_mask = 16'h3030;
defparam \C2|Div0|auto_generated|divider|divider|StageOut[36]~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y14_N6
fiftyfivenm_lcell_comb \C2|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~0 (
// Equation(s):
// \C2|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout  = (((\C2|Div0|auto_generated|divider|divider|StageOut[36]~66_combout ) # (\C2|Div0|auto_generated|divider|divider|StageOut[36]~67_combout )))
// \C2|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~1  = CARRY((\C2|Div0|auto_generated|divider|divider|StageOut[36]~66_combout ) # (\C2|Div0|auto_generated|divider|divider|StageOut[36]~67_combout ))

	.dataa(\C2|Div0|auto_generated|divider|divider|StageOut[36]~66_combout ),
	.datab(\C2|Div0|auto_generated|divider|divider|StageOut[36]~67_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\C2|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout ),
	.cout(\C2|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~1 ));
// synopsys translate_off
defparam \C2|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~0 .lut_mask = 16'h11EE;
defparam \C2|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y14_N8
fiftyfivenm_lcell_comb \C2|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~2 (
// Equation(s):
// \C2|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout  = (\C2|Div0|auto_generated|divider|divider|StageOut[37]~64_combout  & (((!\C2|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~1 )))) # 
// (!\C2|Div0|auto_generated|divider|divider|StageOut[37]~64_combout  & ((\C2|Div0|auto_generated|divider|divider|StageOut[37]~65_combout  & (!\C2|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~1 )) # 
// (!\C2|Div0|auto_generated|divider|divider|StageOut[37]~65_combout  & ((\C2|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~1 ) # (GND)))))
// \C2|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~3  = CARRY(((!\C2|Div0|auto_generated|divider|divider|StageOut[37]~64_combout  & !\C2|Div0|auto_generated|divider|divider|StageOut[37]~65_combout )) # 
// (!\C2|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~1 ))

	.dataa(\C2|Div0|auto_generated|divider|divider|StageOut[37]~64_combout ),
	.datab(\C2|Div0|auto_generated|divider|divider|StageOut[37]~65_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\C2|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~1 ),
	.combout(\C2|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout ),
	.cout(\C2|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~3 ));
// synopsys translate_off
defparam \C2|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~2 .lut_mask = 16'h1E1F;
defparam \C2|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y14_N2
fiftyfivenm_lcell_comb \C2|Div0|auto_generated|divider|divider|StageOut[40]~59 (
// Equation(s):
// \C2|Div0|auto_generated|divider|divider|StageOut[40]~59_combout  = (\C2|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~6_combout  & !\C2|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~8_combout )

	.dataa(gnd),
	.datab(\C2|Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~6_combout ),
	.datac(gnd),
	.datad(\C2|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~8_combout ),
	.cin(gnd),
	.combout(\C2|Div0|auto_generated|divider|divider|StageOut[40]~59_combout ),
	.cout());
// synopsys translate_off
defparam \C2|Div0|auto_generated|divider|divider|StageOut[40]~59 .lut_mask = 16'h00CC;
defparam \C2|Div0|auto_generated|divider|divider|StageOut[40]~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y14_N28
fiftyfivenm_lcell_comb \C2|Div0|auto_generated|divider|divider|StageOut[40]~58 (
// Equation(s):
// \C2|Div0|auto_generated|divider|divider|StageOut[40]~58_combout  = (\C2|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~8_combout  & \C1|VPOS [9])

	.dataa(gnd),
	.datab(\C2|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~8_combout ),
	.datac(gnd),
	.datad(\C1|VPOS [9]),
	.cin(gnd),
	.combout(\C2|Div0|auto_generated|divider|divider|StageOut[40]~58_combout ),
	.cout());
// synopsys translate_off
defparam \C2|Div0|auto_generated|divider|divider|StageOut[40]~58 .lut_mask = 16'hCC00;
defparam \C2|Div0|auto_generated|divider|divider|StageOut[40]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y14_N6
fiftyfivenm_lcell_comb \C2|Div0|auto_generated|divider|divider|StageOut[39]~61 (
// Equation(s):
// \C2|Div0|auto_generated|divider|divider|StageOut[39]~61_combout  = (\C2|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~4_combout  & !\C2|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\C2|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~4_combout ),
	.datad(\C2|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~8_combout ),
	.cin(gnd),
	.combout(\C2|Div0|auto_generated|divider|divider|StageOut[39]~61_combout ),
	.cout());
// synopsys translate_off
defparam \C2|Div0|auto_generated|divider|divider|StageOut[39]~61 .lut_mask = 16'h00F0;
defparam \C2|Div0|auto_generated|divider|divider|StageOut[39]~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y14_N28
fiftyfivenm_lcell_comb \C2|Div0|auto_generated|divider|divider|StageOut[39]~60 (
// Equation(s):
// \C2|Div0|auto_generated|divider|divider|StageOut[39]~60_combout  = (\C1|VPOS [8] & \C2|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\C1|VPOS [8]),
	.datad(\C2|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~8_combout ),
	.cin(gnd),
	.combout(\C2|Div0|auto_generated|divider|divider|StageOut[39]~60_combout ),
	.cout());
// synopsys translate_off
defparam \C2|Div0|auto_generated|divider|divider|StageOut[39]~60 .lut_mask = 16'hF000;
defparam \C2|Div0|auto_generated|divider|divider|StageOut[39]~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y14_N22
fiftyfivenm_lcell_comb \C2|Div0|auto_generated|divider|divider|StageOut[38]~62 (
// Equation(s):
// \C2|Div0|auto_generated|divider|divider|StageOut[38]~62_combout  = (\C2|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~8_combout  & \C1|VPOS [7])

	.dataa(gnd),
	.datab(\C2|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~8_combout ),
	.datac(\C1|VPOS [7]),
	.datad(gnd),
	.cin(gnd),
	.combout(\C2|Div0|auto_generated|divider|divider|StageOut[38]~62_combout ),
	.cout());
// synopsys translate_off
defparam \C2|Div0|auto_generated|divider|divider|StageOut[38]~62 .lut_mask = 16'hC0C0;
defparam \C2|Div0|auto_generated|divider|divider|StageOut[38]~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y14_N20
fiftyfivenm_lcell_comb \C2|Div0|auto_generated|divider|divider|StageOut[38]~63 (
// Equation(s):
// \C2|Div0|auto_generated|divider|divider|StageOut[38]~63_combout  = (\C2|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~2_combout  & !\C2|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\C2|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~2_combout ),
	.datad(\C2|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~8_combout ),
	.cin(gnd),
	.combout(\C2|Div0|auto_generated|divider|divider|StageOut[38]~63_combout ),
	.cout());
// synopsys translate_off
defparam \C2|Div0|auto_generated|divider|divider|StageOut[38]~63 .lut_mask = 16'h00F0;
defparam \C2|Div0|auto_generated|divider|divider|StageOut[38]~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y14_N10
fiftyfivenm_lcell_comb \C2|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~4 (
// Equation(s):
// \C2|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout  = (\C2|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~3  & (((\C2|Div0|auto_generated|divider|divider|StageOut[38]~62_combout ) # 
// (\C2|Div0|auto_generated|divider|divider|StageOut[38]~63_combout )))) # (!\C2|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~3  & ((((\C2|Div0|auto_generated|divider|divider|StageOut[38]~62_combout ) # 
// (\C2|Div0|auto_generated|divider|divider|StageOut[38]~63_combout )))))
// \C2|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~5  = CARRY((!\C2|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~3  & ((\C2|Div0|auto_generated|divider|divider|StageOut[38]~62_combout ) # 
// (\C2|Div0|auto_generated|divider|divider|StageOut[38]~63_combout ))))

	.dataa(\C2|Div0|auto_generated|divider|divider|StageOut[38]~62_combout ),
	.datab(\C2|Div0|auto_generated|divider|divider|StageOut[38]~63_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\C2|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~3 ),
	.combout(\C2|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout ),
	.cout(\C2|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~5 ));
// synopsys translate_off
defparam \C2|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~4 .lut_mask = 16'hE10E;
defparam \C2|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y14_N12
fiftyfivenm_lcell_comb \C2|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~6 (
// Equation(s):
// \C2|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout  = (\C2|Div0|auto_generated|divider|divider|StageOut[39]~61_combout  & (((!\C2|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~5 )))) # 
// (!\C2|Div0|auto_generated|divider|divider|StageOut[39]~61_combout  & ((\C2|Div0|auto_generated|divider|divider|StageOut[39]~60_combout  & (!\C2|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~5 )) # 
// (!\C2|Div0|auto_generated|divider|divider|StageOut[39]~60_combout  & ((\C2|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~5 ) # (GND)))))
// \C2|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~7  = CARRY(((!\C2|Div0|auto_generated|divider|divider|StageOut[39]~61_combout  & !\C2|Div0|auto_generated|divider|divider|StageOut[39]~60_combout )) # 
// (!\C2|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~5 ))

	.dataa(\C2|Div0|auto_generated|divider|divider|StageOut[39]~61_combout ),
	.datab(\C2|Div0|auto_generated|divider|divider|StageOut[39]~60_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\C2|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~5 ),
	.combout(\C2|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout ),
	.cout(\C2|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~7 ));
// synopsys translate_off
defparam \C2|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~6 .lut_mask = 16'h1E1F;
defparam \C2|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y14_N14
fiftyfivenm_lcell_comb \C2|Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~9 (
// Equation(s):
// \C2|Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~9_cout  = CARRY((\C2|Div0|auto_generated|divider|divider|StageOut[40]~59_combout ) # ((\C2|Div0|auto_generated|divider|divider|StageOut[40]~58_combout ) # 
// (!\C2|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~7 )))

	.dataa(\C2|Div0|auto_generated|divider|divider|StageOut[40]~59_combout ),
	.datab(\C2|Div0|auto_generated|divider|divider|StageOut[40]~58_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\C2|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~7 ),
	.combout(),
	.cout(\C2|Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~9_cout ));
// synopsys translate_off
defparam \C2|Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~9 .lut_mask = 16'h00EF;
defparam \C2|Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y14_N16
fiftyfivenm_lcell_comb \C2|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10 (
// Equation(s):
// \C2|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout  = !\C2|Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~9_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\C2|Div0|auto_generated|divider|divider|add_sub_6_result_int[6]~9_cout ),
	.combout(\C2|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout ),
	.cout());
// synopsys translate_off
defparam \C2|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10 .lut_mask = 16'h0F0F;
defparam \C2|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y14_N6
fiftyfivenm_lcell_comb \C2|Div0|auto_generated|divider|divider|StageOut[45]~70 (
// Equation(s):
// \C2|Div0|auto_generated|divider|divider|StageOut[45]~70_combout  = (\C2|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout  & !\C2|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\C2|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout ),
	.datad(\C2|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout ),
	.cin(gnd),
	.combout(\C2|Div0|auto_generated|divider|divider|StageOut[45]~70_combout ),
	.cout());
// synopsys translate_off
defparam \C2|Div0|auto_generated|divider|divider|StageOut[45]~70 .lut_mask = 16'h00F0;
defparam \C2|Div0|auto_generated|divider|divider|StageOut[45]~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y14_N8
fiftyfivenm_lcell_comb \C2|Div0|auto_generated|divider|divider|StageOut[45]~100 (
// Equation(s):
// \C2|Div0|auto_generated|divider|divider|StageOut[45]~100_combout  = (\C2|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout  & ((\C2|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~8_combout  & ((\C1|VPOS [6]))) # 
// (!\C2|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~8_combout  & (\C2|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~0_combout ))))

	.dataa(\C2|Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~0_combout ),
	.datab(\C2|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~8_combout ),
	.datac(\C2|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout ),
	.datad(\C1|VPOS [6]),
	.cin(gnd),
	.combout(\C2|Div0|auto_generated|divider|divider|StageOut[45]~100_combout ),
	.cout());
// synopsys translate_off
defparam \C2|Div0|auto_generated|divider|divider|StageOut[45]~100 .lut_mask = 16'hE020;
defparam \C2|Div0|auto_generated|divider|divider|StageOut[45]~100 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y14_N4
fiftyfivenm_lcell_comb \C2|Div0|auto_generated|divider|divider|StageOut[44]~71 (
// Equation(s):
// \C2|Div0|auto_generated|divider|divider|StageOut[44]~71_combout  = (\C2|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout  & \C1|VPOS [5])

	.dataa(gnd),
	.datab(\C2|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout ),
	.datac(\C1|VPOS [5]),
	.datad(gnd),
	.cin(gnd),
	.combout(\C2|Div0|auto_generated|divider|divider|StageOut[44]~71_combout ),
	.cout());
// synopsys translate_off
defparam \C2|Div0|auto_generated|divider|divider|StageOut[44]~71 .lut_mask = 16'hC0C0;
defparam \C2|Div0|auto_generated|divider|divider|StageOut[44]~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y15_N20
fiftyfivenm_lcell_comb \C2|Div0|auto_generated|divider|divider|StageOut[44]~72 (
// Equation(s):
// \C2|Div0|auto_generated|divider|divider|StageOut[44]~72_combout  = (\C2|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout  & !\C2|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout )

	.dataa(gnd),
	.datab(\C2|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout ),
	.datac(gnd),
	.datad(\C2|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout ),
	.cin(gnd),
	.combout(\C2|Div0|auto_generated|divider|divider|StageOut[44]~72_combout ),
	.cout());
// synopsys translate_off
defparam \C2|Div0|auto_generated|divider|divider|StageOut[44]~72 .lut_mask = 16'h00CC;
defparam \C2|Div0|auto_generated|divider|divider|StageOut[44]~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y14_N12
fiftyfivenm_lcell_comb \C2|Div0|auto_generated|divider|divider|StageOut[43]~73 (
// Equation(s):
// \C2|Div0|auto_generated|divider|divider|StageOut[43]~73_combout  = (\C2|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout  & \C1|VPOS [4])

	.dataa(gnd),
	.datab(\C2|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout ),
	.datac(gnd),
	.datad(\C1|VPOS [4]),
	.cin(gnd),
	.combout(\C2|Div0|auto_generated|divider|divider|StageOut[43]~73_combout ),
	.cout());
// synopsys translate_off
defparam \C2|Div0|auto_generated|divider|divider|StageOut[43]~73 .lut_mask = 16'hCC00;
defparam \C2|Div0|auto_generated|divider|divider|StageOut[43]~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y14_N4
fiftyfivenm_lcell_comb \C2|Div0|auto_generated|divider|divider|StageOut[35]~75 (
// Equation(s):
// \C2|Div0|auto_generated|divider|divider|StageOut[35]~75_combout  = (!\C2|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~8_combout  & \C1|VPOS [4])

	.dataa(gnd),
	.datab(\C2|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~8_combout ),
	.datac(gnd),
	.datad(\C1|VPOS [4]),
	.cin(gnd),
	.combout(\C2|Div0|auto_generated|divider|divider|StageOut[35]~75_combout ),
	.cout());
// synopsys translate_off
defparam \C2|Div0|auto_generated|divider|divider|StageOut[35]~75 .lut_mask = 16'h3300;
defparam \C2|Div0|auto_generated|divider|divider|StageOut[35]~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y14_N22
fiftyfivenm_lcell_comb \C2|Div0|auto_generated|divider|divider|StageOut[35]~74 (
// Equation(s):
// \C2|Div0|auto_generated|divider|divider|StageOut[35]~74_combout  = (\C2|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~8_combout  & \C1|VPOS [4])

	.dataa(gnd),
	.datab(\C2|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~8_combout ),
	.datac(gnd),
	.datad(\C1|VPOS [4]),
	.cin(gnd),
	.combout(\C2|Div0|auto_generated|divider|divider|StageOut[35]~74_combout ),
	.cout());
// synopsys translate_off
defparam \C2|Div0|auto_generated|divider|divider|StageOut[35]~74 .lut_mask = 16'hCC00;
defparam \C2|Div0|auto_generated|divider|divider|StageOut[35]~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y14_N0
fiftyfivenm_lcell_comb \C2|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~12 (
// Equation(s):
// \C2|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~12_combout  = (\C2|Div0|auto_generated|divider|divider|StageOut[35]~75_combout ) # (\C2|Div0|auto_generated|divider|divider|StageOut[35]~74_combout )

	.dataa(gnd),
	.datab(\C2|Div0|auto_generated|divider|divider|StageOut[35]~75_combout ),
	.datac(\C2|Div0|auto_generated|divider|divider|StageOut[35]~74_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\C2|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~12_combout ),
	.cout());
// synopsys translate_off
defparam \C2|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~12 .lut_mask = 16'hFCFC;
defparam \C2|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y14_N26
fiftyfivenm_lcell_comb \C2|Div0|auto_generated|divider|divider|StageOut[43]~76 (
// Equation(s):
// \C2|Div0|auto_generated|divider|divider|StageOut[43]~76_combout  = (!\C2|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout  & \C2|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~12_combout )

	.dataa(gnd),
	.datab(\C2|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout ),
	.datac(gnd),
	.datad(\C2|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~12_combout ),
	.cin(gnd),
	.combout(\C2|Div0|auto_generated|divider|divider|StageOut[43]~76_combout ),
	.cout());
// synopsys translate_off
defparam \C2|Div0|auto_generated|divider|divider|StageOut[43]~76 .lut_mask = 16'h3300;
defparam \C2|Div0|auto_generated|divider|divider|StageOut[43]~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y14_N14
fiftyfivenm_lcell_comb \C2|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~0 (
// Equation(s):
// \C2|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout  = (((\C2|Div0|auto_generated|divider|divider|StageOut[43]~73_combout ) # (\C2|Div0|auto_generated|divider|divider|StageOut[43]~76_combout )))
// \C2|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~1  = CARRY((\C2|Div0|auto_generated|divider|divider|StageOut[43]~73_combout ) # (\C2|Div0|auto_generated|divider|divider|StageOut[43]~76_combout ))

	.dataa(\C2|Div0|auto_generated|divider|divider|StageOut[43]~73_combout ),
	.datab(\C2|Div0|auto_generated|divider|divider|StageOut[43]~76_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\C2|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout ),
	.cout(\C2|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~1 ));
// synopsys translate_off
defparam \C2|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~0 .lut_mask = 16'h11EE;
defparam \C2|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y14_N16
fiftyfivenm_lcell_comb \C2|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~2 (
// Equation(s):
// \C2|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout  = (\C2|Div0|auto_generated|divider|divider|StageOut[44]~71_combout  & (((!\C2|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~1 )))) # 
// (!\C2|Div0|auto_generated|divider|divider|StageOut[44]~71_combout  & ((\C2|Div0|auto_generated|divider|divider|StageOut[44]~72_combout  & (!\C2|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~1 )) # 
// (!\C2|Div0|auto_generated|divider|divider|StageOut[44]~72_combout  & ((\C2|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~1 ) # (GND)))))
// \C2|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~3  = CARRY(((!\C2|Div0|auto_generated|divider|divider|StageOut[44]~71_combout  & !\C2|Div0|auto_generated|divider|divider|StageOut[44]~72_combout )) # 
// (!\C2|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~1 ))

	.dataa(\C2|Div0|auto_generated|divider|divider|StageOut[44]~71_combout ),
	.datab(\C2|Div0|auto_generated|divider|divider|StageOut[44]~72_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\C2|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~1 ),
	.combout(\C2|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout ),
	.cout(\C2|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~3 ));
// synopsys translate_off
defparam \C2|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~2 .lut_mask = 16'h1E1F;
defparam \C2|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y14_N18
fiftyfivenm_lcell_comb \C2|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~4 (
// Equation(s):
// \C2|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout  = (\C2|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~3  & (((\C2|Div0|auto_generated|divider|divider|StageOut[45]~70_combout ) # 
// (\C2|Div0|auto_generated|divider|divider|StageOut[45]~100_combout )))) # (!\C2|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~3  & ((((\C2|Div0|auto_generated|divider|divider|StageOut[45]~70_combout ) # 
// (\C2|Div0|auto_generated|divider|divider|StageOut[45]~100_combout )))))
// \C2|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~5  = CARRY((!\C2|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~3  & ((\C2|Div0|auto_generated|divider|divider|StageOut[45]~70_combout ) # 
// (\C2|Div0|auto_generated|divider|divider|StageOut[45]~100_combout ))))

	.dataa(\C2|Div0|auto_generated|divider|divider|StageOut[45]~70_combout ),
	.datab(\C2|Div0|auto_generated|divider|divider|StageOut[45]~100_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\C2|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~3 ),
	.combout(\C2|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout ),
	.cout(\C2|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~5 ));
// synopsys translate_off
defparam \C2|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~4 .lut_mask = 16'hE10E;
defparam \C2|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y14_N30
fiftyfivenm_lcell_comb \C2|Div0|auto_generated|divider|divider|StageOut[47]~98 (
// Equation(s):
// \C2|Div0|auto_generated|divider|divider|StageOut[47]~98_combout  = (\C2|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout  & ((\C2|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~8_combout  & ((\C1|VPOS [8]))) # 
// (!\C2|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~8_combout  & (\C2|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~4_combout ))))

	.dataa(\C2|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout ),
	.datab(\C2|Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~4_combout ),
	.datac(\C1|VPOS [8]),
	.datad(\C2|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~8_combout ),
	.cin(gnd),
	.combout(\C2|Div0|auto_generated|divider|divider|StageOut[47]~98_combout ),
	.cout());
// synopsys translate_off
defparam \C2|Div0|auto_generated|divider|divider|StageOut[47]~98 .lut_mask = 16'hA088;
defparam \C2|Div0|auto_generated|divider|divider|StageOut[47]~98 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y14_N8
fiftyfivenm_lcell_comb \C2|Div0|auto_generated|divider|divider|StageOut[47]~68 (
// Equation(s):
// \C2|Div0|auto_generated|divider|divider|StageOut[47]~68_combout  = (\C2|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout  & !\C2|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\C2|Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout ),
	.datad(\C2|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout ),
	.cin(gnd),
	.combout(\C2|Div0|auto_generated|divider|divider|StageOut[47]~68_combout ),
	.cout());
// synopsys translate_off
defparam \C2|Div0|auto_generated|divider|divider|StageOut[47]~68 .lut_mask = 16'h00F0;
defparam \C2|Div0|auto_generated|divider|divider|StageOut[47]~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y14_N2
fiftyfivenm_lcell_comb \C2|Div0|auto_generated|divider|divider|StageOut[46]~99 (
// Equation(s):
// \C2|Div0|auto_generated|divider|divider|StageOut[46]~99_combout  = (\C2|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout  & ((\C2|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~8_combout  & ((\C1|VPOS [7]))) # 
// (!\C2|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~8_combout  & (\C2|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~2_combout ))))

	.dataa(\C2|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout ),
	.datab(\C2|Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~2_combout ),
	.datac(\C1|VPOS [7]),
	.datad(\C2|Div0|auto_generated|divider|divider|add_sub_5_result_int[6]~8_combout ),
	.cin(gnd),
	.combout(\C2|Div0|auto_generated|divider|divider|StageOut[46]~99_combout ),
	.cout());
// synopsys translate_off
defparam \C2|Div0|auto_generated|divider|divider|StageOut[46]~99 .lut_mask = 16'hA088;
defparam \C2|Div0|auto_generated|divider|divider|StageOut[46]~99 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y14_N18
fiftyfivenm_lcell_comb \C2|Div0|auto_generated|divider|divider|StageOut[46]~69 (
// Equation(s):
// \C2|Div0|auto_generated|divider|divider|StageOut[46]~69_combout  = (\C2|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout  & !\C2|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout )

	.dataa(\C2|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\C2|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout ),
	.cin(gnd),
	.combout(\C2|Div0|auto_generated|divider|divider|StageOut[46]~69_combout ),
	.cout());
// synopsys translate_off
defparam \C2|Div0|auto_generated|divider|divider|StageOut[46]~69 .lut_mask = 16'h00AA;
defparam \C2|Div0|auto_generated|divider|divider|StageOut[46]~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y14_N20
fiftyfivenm_lcell_comb \C2|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~6 (
// Equation(s):
// \C2|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout  = (\C2|Div0|auto_generated|divider|divider|StageOut[46]~99_combout  & (((!\C2|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~5 )))) # 
// (!\C2|Div0|auto_generated|divider|divider|StageOut[46]~99_combout  & ((\C2|Div0|auto_generated|divider|divider|StageOut[46]~69_combout  & (!\C2|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~5 )) # 
// (!\C2|Div0|auto_generated|divider|divider|StageOut[46]~69_combout  & ((\C2|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~5 ) # (GND)))))
// \C2|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~7  = CARRY(((!\C2|Div0|auto_generated|divider|divider|StageOut[46]~99_combout  & !\C2|Div0|auto_generated|divider|divider|StageOut[46]~69_combout )) # 
// (!\C2|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~5 ))

	.dataa(\C2|Div0|auto_generated|divider|divider|StageOut[46]~99_combout ),
	.datab(\C2|Div0|auto_generated|divider|divider|StageOut[46]~69_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\C2|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~5 ),
	.combout(\C2|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout ),
	.cout(\C2|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~7 ));
// synopsys translate_off
defparam \C2|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~6 .lut_mask = 16'h1E1F;
defparam \C2|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y14_N22
fiftyfivenm_lcell_comb \C2|Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~9 (
// Equation(s):
// \C2|Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~9_cout  = CARRY((\C2|Div0|auto_generated|divider|divider|StageOut[47]~98_combout ) # ((\C2|Div0|auto_generated|divider|divider|StageOut[47]~68_combout ) # 
// (!\C2|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~7 )))

	.dataa(\C2|Div0|auto_generated|divider|divider|StageOut[47]~98_combout ),
	.datab(\C2|Div0|auto_generated|divider|divider|StageOut[47]~68_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\C2|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~7 ),
	.combout(),
	.cout(\C2|Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~9_cout ));
// synopsys translate_off
defparam \C2|Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~9 .lut_mask = 16'h00EF;
defparam \C2|Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y14_N24
fiftyfivenm_lcell_comb \C2|Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~10 (
// Equation(s):
// \C2|Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~10_combout  = !\C2|Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~9_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\C2|Div0|auto_generated|divider|divider|add_sub_7_result_int[6]~9_cout ),
	.combout(\C2|Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~10_combout ),
	.cout());
// synopsys translate_off
defparam \C2|Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~10 .lut_mask = 16'h0F0F;
defparam \C2|Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y14_N2
fiftyfivenm_lcell_comb \C2|Div0|auto_generated|divider|divider|StageOut[53]~94 (
// Equation(s):
// \C2|Div0|auto_generated|divider|divider|StageOut[53]~94_combout  = (\C2|Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~10_combout  & ((\C2|Div0|auto_generated|divider|divider|StageOut[45]~100_combout ) # 
// ((\C2|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout  & !\C2|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout ))))

	.dataa(\C2|Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~10_combout ),
	.datab(\C2|Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout ),
	.datac(\C2|Div0|auto_generated|divider|divider|StageOut[45]~100_combout ),
	.datad(\C2|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout ),
	.cin(gnd),
	.combout(\C2|Div0|auto_generated|divider|divider|StageOut[53]~94_combout ),
	.cout());
// synopsys translate_off
defparam \C2|Div0|auto_generated|divider|divider|StageOut[53]~94 .lut_mask = 16'hA0A8;
defparam \C2|Div0|auto_generated|divider|divider|StageOut[53]~94 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y14_N4
fiftyfivenm_lcell_comb \C2|Div0|auto_generated|divider|divider|StageOut[54]~77 (
// Equation(s):
// \C2|Div0|auto_generated|divider|divider|StageOut[54]~77_combout  = (\C2|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout  & !\C2|Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~10_combout )

	.dataa(gnd),
	.datab(\C2|Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout ),
	.datac(gnd),
	.datad(\C2|Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~10_combout ),
	.cin(gnd),
	.combout(\C2|Div0|auto_generated|divider|divider|StageOut[54]~77_combout ),
	.cout());
// synopsys translate_off
defparam \C2|Div0|auto_generated|divider|divider|StageOut[54]~77 .lut_mask = 16'h00CC;
defparam \C2|Div0|auto_generated|divider|divider|StageOut[54]~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y14_N0
fiftyfivenm_lcell_comb \C2|Div0|auto_generated|divider|divider|StageOut[54]~93 (
// Equation(s):
// \C2|Div0|auto_generated|divider|divider|StageOut[54]~93_combout  = (\C2|Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~10_combout  & ((\C2|Div0|auto_generated|divider|divider|StageOut[46]~99_combout ) # 
// ((\C2|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout  & !\C2|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout ))))

	.dataa(\C2|Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout ),
	.datab(\C2|Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~10_combout ),
	.datac(\C2|Div0|auto_generated|divider|divider|StageOut[46]~99_combout ),
	.datad(\C2|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout ),
	.cin(gnd),
	.combout(\C2|Div0|auto_generated|divider|divider|StageOut[54]~93_combout ),
	.cout());
// synopsys translate_off
defparam \C2|Div0|auto_generated|divider|divider|StageOut[54]~93 .lut_mask = 16'hC0C8;
defparam \C2|Div0|auto_generated|divider|divider|StageOut[54]~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y15_N6
fiftyfivenm_lcell_comb \C2|Div0|auto_generated|divider|divider|StageOut[53]~78 (
// Equation(s):
// \C2|Div0|auto_generated|divider|divider|StageOut[53]~78_combout  = (!\C2|Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~10_combout  & \C2|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\C2|Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~10_combout ),
	.datad(\C2|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout ),
	.cin(gnd),
	.combout(\C2|Div0|auto_generated|divider|divider|StageOut[53]~78_combout ),
	.cout());
// synopsys translate_off
defparam \C2|Div0|auto_generated|divider|divider|StageOut[53]~78 .lut_mask = 16'h0F00;
defparam \C2|Div0|auto_generated|divider|divider|StageOut[53]~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y15_N16
fiftyfivenm_lcell_comb \C2|Div0|auto_generated|divider|divider|StageOut[52]~101 (
// Equation(s):
// \C2|Div0|auto_generated|divider|divider|StageOut[52]~101_combout  = (\C2|Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~10_combout  & ((\C2|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout  & ((\C1|VPOS [5]))) # 
// (!\C2|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout  & (\C2|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout ))))

	.dataa(\C2|Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~10_combout ),
	.datab(\C2|Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout ),
	.datac(\C1|VPOS [5]),
	.datad(\C2|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout ),
	.cin(gnd),
	.combout(\C2|Div0|auto_generated|divider|divider|StageOut[52]~101_combout ),
	.cout());
// synopsys translate_off
defparam \C2|Div0|auto_generated|divider|divider|StageOut[52]~101 .lut_mask = 16'hA088;
defparam \C2|Div0|auto_generated|divider|divider|StageOut[52]~101 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y15_N24
fiftyfivenm_lcell_comb \C2|Div0|auto_generated|divider|divider|StageOut[52]~79 (
// Equation(s):
// \C2|Div0|auto_generated|divider|divider|StageOut[52]~79_combout  = (!\C2|Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~10_combout  & \C2|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\C2|Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~10_combout ),
	.datad(\C2|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout ),
	.cin(gnd),
	.combout(\C2|Div0|auto_generated|divider|divider|StageOut[52]~79_combout ),
	.cout());
// synopsys translate_off
defparam \C2|Div0|auto_generated|divider|divider|StageOut[52]~79 .lut_mask = 16'h0F00;
defparam \C2|Div0|auto_generated|divider|divider|StageOut[52]~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y14_N0
fiftyfivenm_lcell_comb \C2|Div0|auto_generated|divider|divider|StageOut[51]~102 (
// Equation(s):
// \C2|Div0|auto_generated|divider|divider|StageOut[51]~102_combout  = (\C2|Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~10_combout  & ((\C2|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout  & ((\C1|VPOS [4]))) # 
// (!\C2|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout  & (\C2|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~12_combout ))))

	.dataa(\C2|Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~12_combout ),
	.datab(\C1|VPOS [4]),
	.datac(\C2|Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~10_combout ),
	.datad(\C2|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout ),
	.cin(gnd),
	.combout(\C2|Div0|auto_generated|divider|divider|StageOut[51]~102_combout ),
	.cout());
// synopsys translate_off
defparam \C2|Div0|auto_generated|divider|divider|StageOut[51]~102 .lut_mask = 16'hC0A0;
defparam \C2|Div0|auto_generated|divider|divider|StageOut[51]~102 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y14_N26
fiftyfivenm_lcell_comb \C2|Div0|auto_generated|divider|divider|StageOut[51]~80 (
// Equation(s):
// \C2|Div0|auto_generated|divider|divider|StageOut[51]~80_combout  = (\C2|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout  & !\C2|Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~10_combout )

	.dataa(\C2|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\C2|Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~10_combout ),
	.cin(gnd),
	.combout(\C2|Div0|auto_generated|divider|divider|StageOut[51]~80_combout ),
	.cout());
// synopsys translate_off
defparam \C2|Div0|auto_generated|divider|divider|StageOut[51]~80 .lut_mask = 16'h00AA;
defparam \C2|Div0|auto_generated|divider|divider|StageOut[51]~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y15_N2
fiftyfivenm_lcell_comb \C2|Div0|auto_generated|divider|divider|StageOut[50]~81 (
// Equation(s):
// \C2|Div0|auto_generated|divider|divider|StageOut[50]~81_combout  = (\C2|Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~10_combout  & \C1|VPOS [3])

	.dataa(gnd),
	.datab(gnd),
	.datac(\C2|Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~10_combout ),
	.datad(\C1|VPOS [3]),
	.cin(gnd),
	.combout(\C2|Div0|auto_generated|divider|divider|StageOut[50]~81_combout ),
	.cout());
// synopsys translate_off
defparam \C2|Div0|auto_generated|divider|divider|StageOut[50]~81 .lut_mask = 16'hF000;
defparam \C2|Div0|auto_generated|divider|divider|StageOut[50]~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y15_N26
fiftyfivenm_lcell_comb \C2|Div0|auto_generated|divider|divider|StageOut[42]~83 (
// Equation(s):
// \C2|Div0|auto_generated|divider|divider|StageOut[42]~83_combout  = (!\C2|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout  & \C1|VPOS [3])

	.dataa(gnd),
	.datab(\C2|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout ),
	.datac(gnd),
	.datad(\C1|VPOS [3]),
	.cin(gnd),
	.combout(\C2|Div0|auto_generated|divider|divider|StageOut[42]~83_combout ),
	.cout());
// synopsys translate_off
defparam \C2|Div0|auto_generated|divider|divider|StageOut[42]~83 .lut_mask = 16'h3300;
defparam \C2|Div0|auto_generated|divider|divider|StageOut[42]~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y15_N12
fiftyfivenm_lcell_comb \C2|Div0|auto_generated|divider|divider|StageOut[42]~82 (
// Equation(s):
// \C2|Div0|auto_generated|divider|divider|StageOut[42]~82_combout  = (\C2|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout  & \C1|VPOS [3])

	.dataa(gnd),
	.datab(\C2|Div0|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout ),
	.datac(gnd),
	.datad(\C1|VPOS [3]),
	.cin(gnd),
	.combout(\C2|Div0|auto_generated|divider|divider|StageOut[42]~82_combout ),
	.cout());
// synopsys translate_off
defparam \C2|Div0|auto_generated|divider|divider|StageOut[42]~82 .lut_mask = 16'hCC00;
defparam \C2|Div0|auto_generated|divider|divider|StageOut[42]~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y15_N8
fiftyfivenm_lcell_comb \C2|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~12 (
// Equation(s):
// \C2|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~12_combout  = (\C2|Div0|auto_generated|divider|divider|StageOut[42]~83_combout ) # (\C2|Div0|auto_generated|divider|divider|StageOut[42]~82_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\C2|Div0|auto_generated|divider|divider|StageOut[42]~83_combout ),
	.datad(\C2|Div0|auto_generated|divider|divider|StageOut[42]~82_combout ),
	.cin(gnd),
	.combout(\C2|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~12_combout ),
	.cout());
// synopsys translate_off
defparam \C2|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~12 .lut_mask = 16'hFFF0;
defparam \C2|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y15_N28
fiftyfivenm_lcell_comb \C2|Div0|auto_generated|divider|divider|StageOut[50]~84 (
// Equation(s):
// \C2|Div0|auto_generated|divider|divider|StageOut[50]~84_combout  = (\C2|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~12_combout  & !\C2|Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~10_combout )

	.dataa(gnd),
	.datab(\C2|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~12_combout ),
	.datac(\C2|Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~10_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\C2|Div0|auto_generated|divider|divider|StageOut[50]~84_combout ),
	.cout());
// synopsys translate_off
defparam \C2|Div0|auto_generated|divider|divider|StageOut[50]~84 .lut_mask = 16'h0C0C;
defparam \C2|Div0|auto_generated|divider|divider|StageOut[50]~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y15_N4
fiftyfivenm_lcell_comb \C2|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~0 (
// Equation(s):
// \C2|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~0_combout  = (((\C2|Div0|auto_generated|divider|divider|StageOut[50]~81_combout ) # (\C2|Div0|auto_generated|divider|divider|StageOut[50]~84_combout )))
// \C2|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~1  = CARRY((\C2|Div0|auto_generated|divider|divider|StageOut[50]~81_combout ) # (\C2|Div0|auto_generated|divider|divider|StageOut[50]~84_combout ))

	.dataa(\C2|Div0|auto_generated|divider|divider|StageOut[50]~81_combout ),
	.datab(\C2|Div0|auto_generated|divider|divider|StageOut[50]~84_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\C2|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~0_combout ),
	.cout(\C2|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~1 ));
// synopsys translate_off
defparam \C2|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~0 .lut_mask = 16'h11EE;
defparam \C2|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y15_N6
fiftyfivenm_lcell_comb \C2|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~2 (
// Equation(s):
// \C2|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~2_combout  = (\C2|Div0|auto_generated|divider|divider|StageOut[51]~102_combout  & (((!\C2|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~1 )))) # 
// (!\C2|Div0|auto_generated|divider|divider|StageOut[51]~102_combout  & ((\C2|Div0|auto_generated|divider|divider|StageOut[51]~80_combout  & (!\C2|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~1 )) # 
// (!\C2|Div0|auto_generated|divider|divider|StageOut[51]~80_combout  & ((\C2|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~1 ) # (GND)))))
// \C2|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~3  = CARRY(((!\C2|Div0|auto_generated|divider|divider|StageOut[51]~102_combout  & !\C2|Div0|auto_generated|divider|divider|StageOut[51]~80_combout )) # 
// (!\C2|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~1 ))

	.dataa(\C2|Div0|auto_generated|divider|divider|StageOut[51]~102_combout ),
	.datab(\C2|Div0|auto_generated|divider|divider|StageOut[51]~80_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\C2|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~1 ),
	.combout(\C2|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~2_combout ),
	.cout(\C2|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~3 ));
// synopsys translate_off
defparam \C2|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~2 .lut_mask = 16'h1E1F;
defparam \C2|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y15_N8
fiftyfivenm_lcell_comb \C2|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~4 (
// Equation(s):
// \C2|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~4_combout  = (\C2|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~3  & (((\C2|Div0|auto_generated|divider|divider|StageOut[52]~101_combout ) # 
// (\C2|Div0|auto_generated|divider|divider|StageOut[52]~79_combout )))) # (!\C2|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~3  & ((((\C2|Div0|auto_generated|divider|divider|StageOut[52]~101_combout ) # 
// (\C2|Div0|auto_generated|divider|divider|StageOut[52]~79_combout )))))
// \C2|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~5  = CARRY((!\C2|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~3  & ((\C2|Div0|auto_generated|divider|divider|StageOut[52]~101_combout ) # 
// (\C2|Div0|auto_generated|divider|divider|StageOut[52]~79_combout ))))

	.dataa(\C2|Div0|auto_generated|divider|divider|StageOut[52]~101_combout ),
	.datab(\C2|Div0|auto_generated|divider|divider|StageOut[52]~79_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\C2|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~3 ),
	.combout(\C2|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~4_combout ),
	.cout(\C2|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~5 ));
// synopsys translate_off
defparam \C2|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~4 .lut_mask = 16'hE10E;
defparam \C2|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y15_N10
fiftyfivenm_lcell_comb \C2|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~6 (
// Equation(s):
// \C2|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~6_combout  = (\C2|Div0|auto_generated|divider|divider|StageOut[53]~94_combout  & (((!\C2|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~5 )))) # 
// (!\C2|Div0|auto_generated|divider|divider|StageOut[53]~94_combout  & ((\C2|Div0|auto_generated|divider|divider|StageOut[53]~78_combout  & (!\C2|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~5 )) # 
// (!\C2|Div0|auto_generated|divider|divider|StageOut[53]~78_combout  & ((\C2|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~5 ) # (GND)))))
// \C2|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~7  = CARRY(((!\C2|Div0|auto_generated|divider|divider|StageOut[53]~94_combout  & !\C2|Div0|auto_generated|divider|divider|StageOut[53]~78_combout )) # 
// (!\C2|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~5 ))

	.dataa(\C2|Div0|auto_generated|divider|divider|StageOut[53]~94_combout ),
	.datab(\C2|Div0|auto_generated|divider|divider|StageOut[53]~78_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\C2|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~5 ),
	.combout(\C2|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~6_combout ),
	.cout(\C2|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~7 ));
// synopsys translate_off
defparam \C2|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~6 .lut_mask = 16'h1E1F;
defparam \C2|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y15_N12
fiftyfivenm_lcell_comb \C2|Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~9 (
// Equation(s):
// \C2|Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~9_cout  = CARRY((\C2|Div0|auto_generated|divider|divider|StageOut[54]~77_combout ) # ((\C2|Div0|auto_generated|divider|divider|StageOut[54]~93_combout ) # 
// (!\C2|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~7 )))

	.dataa(\C2|Div0|auto_generated|divider|divider|StageOut[54]~77_combout ),
	.datab(\C2|Div0|auto_generated|divider|divider|StageOut[54]~93_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\C2|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~7 ),
	.combout(),
	.cout(\C2|Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~9_cout ));
// synopsys translate_off
defparam \C2|Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~9 .lut_mask = 16'h00EF;
defparam \C2|Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y15_N14
fiftyfivenm_lcell_comb \C2|Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~10 (
// Equation(s):
// \C2|Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~10_combout  = !\C2|Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~9_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\C2|Div0|auto_generated|divider|divider|add_sub_8_result_int[6]~9_cout ),
	.combout(\C2|Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~10_combout ),
	.cout());
// synopsys translate_off
defparam \C2|Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~10 .lut_mask = 16'h0F0F;
defparam \C2|Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y14_N28
fiftyfivenm_lcell_comb \C2|Div0|auto_generated|divider|divider|StageOut[61]~95 (
// Equation(s):
// \C2|Div0|auto_generated|divider|divider|StageOut[61]~95_combout  = (\C2|Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~10_combout  & ((\C2|Div0|auto_generated|divider|divider|StageOut[53]~94_combout ) # 
// ((\C2|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout  & !\C2|Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~10_combout ))))

	.dataa(\C2|Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout ),
	.datab(\C2|Div0|auto_generated|divider|divider|StageOut[53]~94_combout ),
	.datac(\C2|Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~10_combout ),
	.datad(\C2|Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~10_combout ),
	.cin(gnd),
	.combout(\C2|Div0|auto_generated|divider|divider|StageOut[61]~95_combout ),
	.cout());
// synopsys translate_off
defparam \C2|Div0|auto_generated|divider|divider|StageOut[61]~95 .lut_mask = 16'hCE00;
defparam \C2|Div0|auto_generated|divider|divider|StageOut[61]~95 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y15_N0
fiftyfivenm_lcell_comb \C2|Div0|auto_generated|divider|divider|StageOut[61]~85 (
// Equation(s):
// \C2|Div0|auto_generated|divider|divider|StageOut[61]~85_combout  = (!\C2|Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~10_combout  & \C2|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~6_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\C2|Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~10_combout ),
	.datad(\C2|Div0|auto_generated|divider|divider|add_sub_8_result_int[5]~6_combout ),
	.cin(gnd),
	.combout(\C2|Div0|auto_generated|divider|divider|StageOut[61]~85_combout ),
	.cout());
// synopsys translate_off
defparam \C2|Div0|auto_generated|divider|divider|StageOut[61]~85 .lut_mask = 16'h0F00;
defparam \C2|Div0|auto_generated|divider|divider|StageOut[61]~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y15_N14
fiftyfivenm_lcell_comb \C2|Div0|auto_generated|divider|divider|StageOut[60]~96 (
// Equation(s):
// \C2|Div0|auto_generated|divider|divider|StageOut[60]~96_combout  = (\C2|Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~10_combout  & ((\C2|Div0|auto_generated|divider|divider|StageOut[52]~101_combout ) # 
// ((!\C2|Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~10_combout  & \C2|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout ))))

	.dataa(\C2|Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~10_combout ),
	.datab(\C2|Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout ),
	.datac(\C2|Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~10_combout ),
	.datad(\C2|Div0|auto_generated|divider|divider|StageOut[52]~101_combout ),
	.cin(gnd),
	.combout(\C2|Div0|auto_generated|divider|divider|StageOut[60]~96_combout ),
	.cout());
// synopsys translate_off
defparam \C2|Div0|auto_generated|divider|divider|StageOut[60]~96 .lut_mask = 16'hF040;
defparam \C2|Div0|auto_generated|divider|divider|StageOut[60]~96 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y15_N2
fiftyfivenm_lcell_comb \C2|Div0|auto_generated|divider|divider|StageOut[60]~86 (
// Equation(s):
// \C2|Div0|auto_generated|divider|divider|StageOut[60]~86_combout  = (\C2|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~4_combout  & !\C2|Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~10_combout )

	.dataa(gnd),
	.datab(\C2|Div0|auto_generated|divider|divider|add_sub_8_result_int[4]~4_combout ),
	.datac(\C2|Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~10_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\C2|Div0|auto_generated|divider|divider|StageOut[60]~86_combout ),
	.cout());
// synopsys translate_off
defparam \C2|Div0|auto_generated|divider|divider|StageOut[60]~86 .lut_mask = 16'h0C0C;
defparam \C2|Div0|auto_generated|divider|divider|StageOut[60]~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y14_N10
fiftyfivenm_lcell_comb \C2|Div0|auto_generated|divider|divider|StageOut[59]~97 (
// Equation(s):
// \C2|Div0|auto_generated|divider|divider|StageOut[59]~97_combout  = (\C2|Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~10_combout  & ((\C2|Div0|auto_generated|divider|divider|StageOut[51]~102_combout ) # 
// ((!\C2|Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~10_combout  & \C2|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout ))))

	.dataa(\C2|Div0|auto_generated|divider|divider|StageOut[51]~102_combout ),
	.datab(\C2|Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~10_combout ),
	.datac(\C2|Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout ),
	.datad(\C2|Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~10_combout ),
	.cin(gnd),
	.combout(\C2|Div0|auto_generated|divider|divider|StageOut[59]~97_combout ),
	.cout());
// synopsys translate_off
defparam \C2|Div0|auto_generated|divider|divider|StageOut[59]~97 .lut_mask = 16'hBA00;
defparam \C2|Div0|auto_generated|divider|divider|StageOut[59]~97 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y15_N16
fiftyfivenm_lcell_comb \C2|Div0|auto_generated|divider|divider|StageOut[59]~87 (
// Equation(s):
// \C2|Div0|auto_generated|divider|divider|StageOut[59]~87_combout  = (!\C2|Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~10_combout  & \C2|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\C2|Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~10_combout ),
	.datad(\C2|Div0|auto_generated|divider|divider|add_sub_8_result_int[3]~2_combout ),
	.cin(gnd),
	.combout(\C2|Div0|auto_generated|divider|divider|StageOut[59]~87_combout ),
	.cout());
// synopsys translate_off
defparam \C2|Div0|auto_generated|divider|divider|StageOut[59]~87 .lut_mask = 16'h0F00;
defparam \C2|Div0|auto_generated|divider|divider|StageOut[59]~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y15_N30
fiftyfivenm_lcell_comb \C2|Div0|auto_generated|divider|divider|StageOut[58]~88 (
// Equation(s):
// \C2|Div0|auto_generated|divider|divider|StageOut[58]~88_combout  = (\C2|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~0_combout  & !\C2|Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~10_combout )

	.dataa(gnd),
	.datab(\C2|Div0|auto_generated|divider|divider|add_sub_8_result_int[2]~0_combout ),
	.datac(\C2|Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~10_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\C2|Div0|auto_generated|divider|divider|StageOut[58]~88_combout ),
	.cout());
// synopsys translate_off
defparam \C2|Div0|auto_generated|divider|divider|StageOut[58]~88 .lut_mask = 16'h0C0C;
defparam \C2|Div0|auto_generated|divider|divider|StageOut[58]~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y15_N22
fiftyfivenm_lcell_comb \C2|Div0|auto_generated|divider|divider|StageOut[58]~103 (
// Equation(s):
// \C2|Div0|auto_generated|divider|divider|StageOut[58]~103_combout  = (\C2|Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~10_combout  & ((\C2|Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~10_combout  & ((\C1|VPOS [3]))) # 
// (!\C2|Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~10_combout  & (\C2|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~12_combout ))))

	.dataa(\C2|Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~10_combout ),
	.datab(\C2|Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~12_combout ),
	.datac(\C2|Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~10_combout ),
	.datad(\C1|VPOS [3]),
	.cin(gnd),
	.combout(\C2|Div0|auto_generated|divider|divider|StageOut[58]~103_combout ),
	.cout());
// synopsys translate_off
defparam \C2|Div0|auto_generated|divider|divider|StageOut[58]~103 .lut_mask = 16'hE040;
defparam \C2|Div0|auto_generated|divider|divider|StageOut[58]~103 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y15_N10
fiftyfivenm_lcell_comb \C2|Div0|auto_generated|divider|divider|StageOut[57]~89 (
// Equation(s):
// \C2|Div0|auto_generated|divider|divider|StageOut[57]~89_combout  = (\C2|Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~10_combout  & \C1|VPOS [2])

	.dataa(gnd),
	.datab(gnd),
	.datac(\C2|Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~10_combout ),
	.datad(\C1|VPOS [2]),
	.cin(gnd),
	.combout(\C2|Div0|auto_generated|divider|divider|StageOut[57]~89_combout ),
	.cout());
// synopsys translate_off
defparam \C2|Div0|auto_generated|divider|divider|StageOut[57]~89 .lut_mask = 16'hF000;
defparam \C2|Div0|auto_generated|divider|divider|StageOut[57]~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y15_N30
fiftyfivenm_lcell_comb \C2|Div0|auto_generated|divider|divider|StageOut[49]~91 (
// Equation(s):
// \C2|Div0|auto_generated|divider|divider|StageOut[49]~91_combout  = (!\C2|Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~10_combout  & \C1|VPOS [2])

	.dataa(gnd),
	.datab(gnd),
	.datac(\C2|Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~10_combout ),
	.datad(\C1|VPOS [2]),
	.cin(gnd),
	.combout(\C2|Div0|auto_generated|divider|divider|StageOut[49]~91_combout ),
	.cout());
// synopsys translate_off
defparam \C2|Div0|auto_generated|divider|divider|StageOut[49]~91 .lut_mask = 16'h0F00;
defparam \C2|Div0|auto_generated|divider|divider|StageOut[49]~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y15_N0
fiftyfivenm_lcell_comb \C2|Div0|auto_generated|divider|divider|StageOut[49]~90 (
// Equation(s):
// \C2|Div0|auto_generated|divider|divider|StageOut[49]~90_combout  = (\C2|Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~10_combout  & \C1|VPOS [2])

	.dataa(gnd),
	.datab(gnd),
	.datac(\C2|Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~10_combout ),
	.datad(\C1|VPOS [2]),
	.cin(gnd),
	.combout(\C2|Div0|auto_generated|divider|divider|StageOut[49]~90_combout ),
	.cout());
// synopsys translate_off
defparam \C2|Div0|auto_generated|divider|divider|StageOut[49]~90 .lut_mask = 16'hF000;
defparam \C2|Div0|auto_generated|divider|divider|StageOut[49]~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y15_N18
fiftyfivenm_lcell_comb \C2|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~12 (
// Equation(s):
// \C2|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~12_combout  = (\C2|Div0|auto_generated|divider|divider|StageOut[49]~91_combout ) # (\C2|Div0|auto_generated|divider|divider|StageOut[49]~90_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\C2|Div0|auto_generated|divider|divider|StageOut[49]~91_combout ),
	.datad(\C2|Div0|auto_generated|divider|divider|StageOut[49]~90_combout ),
	.cin(gnd),
	.combout(\C2|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~12_combout ),
	.cout());
// synopsys translate_off
defparam \C2|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~12 .lut_mask = 16'hFFF0;
defparam \C2|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y15_N4
fiftyfivenm_lcell_comb \C2|Div0|auto_generated|divider|divider|StageOut[57]~92 (
// Equation(s):
// \C2|Div0|auto_generated|divider|divider|StageOut[57]~92_combout  = (!\C2|Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~10_combout  & \C2|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~12_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\C2|Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~10_combout ),
	.datad(\C2|Div0|auto_generated|divider|divider|add_sub_8_result_int[1]~12_combout ),
	.cin(gnd),
	.combout(\C2|Div0|auto_generated|divider|divider|StageOut[57]~92_combout ),
	.cout());
// synopsys translate_off
defparam \C2|Div0|auto_generated|divider|divider|StageOut[57]~92 .lut_mask = 16'h0F00;
defparam \C2|Div0|auto_generated|divider|divider|StageOut[57]~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y15_N18
fiftyfivenm_lcell_comb \C2|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~1 (
// Equation(s):
// \C2|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~1_cout  = CARRY((\C2|Div0|auto_generated|divider|divider|StageOut[57]~89_combout ) # (\C2|Div0|auto_generated|divider|divider|StageOut[57]~92_combout ))

	.dataa(\C2|Div0|auto_generated|divider|divider|StageOut[57]~89_combout ),
	.datab(\C2|Div0|auto_generated|divider|divider|StageOut[57]~92_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\C2|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~1_cout ));
// synopsys translate_off
defparam \C2|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~1 .lut_mask = 16'h00EE;
defparam \C2|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y15_N20
fiftyfivenm_lcell_comb \C2|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~3 (
// Equation(s):
// \C2|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~3_cout  = CARRY(((!\C2|Div0|auto_generated|divider|divider|StageOut[58]~88_combout  & !\C2|Div0|auto_generated|divider|divider|StageOut[58]~103_combout )) # 
// (!\C2|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~1_cout ))

	.dataa(\C2|Div0|auto_generated|divider|divider|StageOut[58]~88_combout ),
	.datab(\C2|Div0|auto_generated|divider|divider|StageOut[58]~103_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\C2|Div0|auto_generated|divider|divider|add_sub_9_result_int[2]~1_cout ),
	.combout(),
	.cout(\C2|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~3_cout ));
// synopsys translate_off
defparam \C2|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~3 .lut_mask = 16'h001F;
defparam \C2|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y15_N22
fiftyfivenm_lcell_comb \C2|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~5 (
// Equation(s):
// \C2|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~5_cout  = CARRY((!\C2|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~3_cout  & ((\C2|Div0|auto_generated|divider|divider|StageOut[59]~97_combout ) # 
// (\C2|Div0|auto_generated|divider|divider|StageOut[59]~87_combout ))))

	.dataa(\C2|Div0|auto_generated|divider|divider|StageOut[59]~97_combout ),
	.datab(\C2|Div0|auto_generated|divider|divider|StageOut[59]~87_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\C2|Div0|auto_generated|divider|divider|add_sub_9_result_int[3]~3_cout ),
	.combout(),
	.cout(\C2|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~5_cout ));
// synopsys translate_off
defparam \C2|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~5 .lut_mask = 16'h000E;
defparam \C2|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y15_N24
fiftyfivenm_lcell_comb \C2|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~7 (
// Equation(s):
// \C2|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~7_cout  = CARRY(((!\C2|Div0|auto_generated|divider|divider|StageOut[60]~96_combout  & !\C2|Div0|auto_generated|divider|divider|StageOut[60]~86_combout )) # 
// (!\C2|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~5_cout ))

	.dataa(\C2|Div0|auto_generated|divider|divider|StageOut[60]~96_combout ),
	.datab(\C2|Div0|auto_generated|divider|divider|StageOut[60]~86_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\C2|Div0|auto_generated|divider|divider|add_sub_9_result_int[4]~5_cout ),
	.combout(),
	.cout(\C2|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~7_cout ));
// synopsys translate_off
defparam \C2|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~7 .lut_mask = 16'h001F;
defparam \C2|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y15_N26
fiftyfivenm_lcell_comb \C2|Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~9 (
// Equation(s):
// \C2|Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~9_cout  = CARRY((\C2|Div0|auto_generated|divider|divider|StageOut[61]~95_combout ) # ((\C2|Div0|auto_generated|divider|divider|StageOut[61]~85_combout ) # 
// (!\C2|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~7_cout )))

	.dataa(\C2|Div0|auto_generated|divider|divider|StageOut[61]~95_combout ),
	.datab(\C2|Div0|auto_generated|divider|divider|StageOut[61]~85_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\C2|Div0|auto_generated|divider|divider|add_sub_9_result_int[5]~7_cout ),
	.combout(),
	.cout(\C2|Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~9_cout ));
// synopsys translate_off
defparam \C2|Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~9 .lut_mask = 16'h00EF;
defparam \C2|Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y15_N28
fiftyfivenm_lcell_comb \C2|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~10 (
// Equation(s):
// \C2|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~10_combout  = !\C2|Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~9_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\C2|Div0|auto_generated|divider|divider|add_sub_9_result_int[6]~9_cout ),
	.combout(\C2|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~10_combout ),
	.cout());
// synopsys translate_off
defparam \C2|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~10 .lut_mask = 16'h0F0F;
defparam \C2|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y18_N4
fiftyfivenm_lcell_comb \C2|LessThan0~0 (
// Equation(s):
// \C2|LessThan0~0_combout  = (\C1|HPOS [7] & (\C1|HPOS [5] & (\C1|HPOS [6] & \C1|HPOS [4])))

	.dataa(\C1|HPOS [7]),
	.datab(\C1|HPOS [5]),
	.datac(\C1|HPOS [6]),
	.datad(\C1|HPOS [4]),
	.cin(gnd),
	.combout(\C2|LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \C2|LessThan0~0 .lut_mask = 16'h8000;
defparam \C2|LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y20_N0
fiftyfivenm_lcell_comb \C2|R2[0]~6 (
// Equation(s):
// \C2|R2[0]~6_combout  = (!\C1|HPOS [9] & (!\C1|HPOS [8] & !\C2|LessThan0~0_combout ))

	.dataa(\C1|HPOS [9]),
	.datab(\C1|HPOS [8]),
	.datac(gnd),
	.datad(\C2|LessThan0~0_combout ),
	.cin(gnd),
	.combout(\C2|R2[0]~6_combout ),
	.cout());
// synopsys translate_off
defparam \C2|R2[0]~6 .lut_mask = 16'h0011;
defparam \C2|R2[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y13_N8
fiftyfivenm_lcell_comb \C2|R2~10 (
// Equation(s):
// \C2|R2~10_combout  = (!\C2|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~10_combout  & (!\SW[0]~input_o  & (\C2|R2[0]~6_combout  & !\C1|process_0~12_combout )))

	.dataa(\C2|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~10_combout ),
	.datab(\SW[0]~input_o ),
	.datac(\C2|R2[0]~6_combout ),
	.datad(\C1|process_0~12_combout ),
	.cin(gnd),
	.combout(\C2|R2~10_combout ),
	.cout());
// synopsys translate_off
defparam \C2|R2~10 .lut_mask = 16'h0010;
defparam \C2|R2~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y17_N4
fiftyfivenm_lcell_comb \C2|LessThan1~1 (
// Equation(s):
// \C2|LessThan1~1_combout  = (\C1|VPOS [9]) # (\C2|LessThan1~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\C1|VPOS [9]),
	.datad(\C2|LessThan1~0_combout ),
	.cin(gnd),
	.combout(\C2|LessThan1~1_combout ),
	.cout());
// synopsys translate_off
defparam \C2|LessThan1~1 .lut_mask = 16'hFFF0;
defparam \C2|LessThan1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y18_N30
fiftyfivenm_lcell_comb \C2|process_0~1 (
// Equation(s):
// \C2|process_0~1_combout  = (!\C1|process_0~3_combout  & (\C1|HPOS [6] & (\C1|HPOS [5] & \C1|HPOS [7])))

	.dataa(\C1|process_0~3_combout ),
	.datab(\C1|HPOS [6]),
	.datac(\C1|HPOS [5]),
	.datad(\C1|HPOS [7]),
	.cin(gnd),
	.combout(\C2|process_0~1_combout ),
	.cout());
// synopsys translate_off
defparam \C2|process_0~1 .lut_mask = 16'h4000;
defparam \C2|process_0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y18_N28
fiftyfivenm_lcell_comb \C2|process_0~2 (
// Equation(s):
// \C2|process_0~2_combout  = (\C1|HPOS [8] & (\C2|process_0~1_combout )) # (!\C1|HPOS [8] & (((\C2|process_0~0_combout ) # (!\C2|LessThan0~0_combout ))))

	.dataa(\C2|process_0~1_combout ),
	.datab(\C2|process_0~0_combout ),
	.datac(\C2|LessThan0~0_combout ),
	.datad(\C1|HPOS [8]),
	.cin(gnd),
	.combout(\C2|process_0~2_combout ),
	.cout());
// synopsys translate_off
defparam \C2|process_0~2 .lut_mask = 16'hAACF;
defparam \C2|process_0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y19_N26
fiftyfivenm_lcell_comb \C2|process_0~3 (
// Equation(s):
// \C2|process_0~3_combout  = (!\C1|HPOS [3] & (((!\C1|HPOS [0] & !\C1|HPOS [1])) # (!\C1|HPOS [2])))

	.dataa(\C1|HPOS [0]),
	.datab(\C1|HPOS [3]),
	.datac(\C1|HPOS [2]),
	.datad(\C1|HPOS [1]),
	.cin(gnd),
	.combout(\C2|process_0~3_combout ),
	.cout());
// synopsys translate_off
defparam \C2|process_0~3 .lut_mask = 16'h0313;
defparam \C2|process_0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y19_N28
fiftyfivenm_lcell_comb \C2|process_0~4 (
// Equation(s):
// \C2|process_0~4_combout  = (!\C1|HPOS [9] & (((\C2|process_0~3_combout ) # (!\C1|HPOS [8])) # (!\C2|LessThan0~0_combout )))

	.dataa(\C2|LessThan0~0_combout ),
	.datab(\C1|HPOS [9]),
	.datac(\C1|HPOS [8]),
	.datad(\C2|process_0~3_combout ),
	.cin(gnd),
	.combout(\C2|process_0~4_combout ),
	.cout());
// synopsys translate_off
defparam \C2|process_0~4 .lut_mask = 16'h3313;
defparam \C2|process_0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y19_N6
fiftyfivenm_lcell_comb \C2|process_0~5 (
// Equation(s):
// \C2|process_0~5_combout  = (\C2|process_0~4_combout ) # ((\C1|HPOS [9] & ((\C1|HPOS [8]) # (\C1|HPOS [7]))))

	.dataa(\C1|HPOS [8]),
	.datab(\C1|HPOS [9]),
	.datac(\C1|HPOS [7]),
	.datad(\C2|process_0~4_combout ),
	.cin(gnd),
	.combout(\C2|process_0~5_combout ),
	.cout());
// synopsys translate_off
defparam \C2|process_0~5 .lut_mask = 16'hFFC8;
defparam \C2|process_0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y13_N18
fiftyfivenm_lcell_comb \C2|R2[0]~8 (
// Equation(s):
// \C2|R2[0]~8_combout  = (!\C2|R2[0]~6_combout  & (((!\C1|HPOS [9] & !\C2|process_0~2_combout )) # (!\C2|process_0~5_combout )))

	.dataa(\C1|HPOS [9]),
	.datab(\C2|R2[0]~6_combout ),
	.datac(\C2|process_0~2_combout ),
	.datad(\C2|process_0~5_combout ),
	.cin(gnd),
	.combout(\C2|R2[0]~8_combout ),
	.cout());
// synopsys translate_off
defparam \C2|R2[0]~8 .lut_mask = 16'h0133;
defparam \C2|R2[0]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y16_N30
fiftyfivenm_lcell_comb \C2|R2[0]~7 (
// Equation(s):
// \C2|R2[0]~7_combout  = (\C1|process_0~12_combout ) # (\SW[0]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\C1|process_0~12_combout ),
	.datad(\SW[0]~input_o ),
	.cin(gnd),
	.combout(\C2|R2[0]~7_combout ),
	.cout());
// synopsys translate_off
defparam \C2|R2[0]~7 .lut_mask = 16'hFFF0;
defparam \C2|R2[0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y13_N28
fiftyfivenm_lcell_comb \C2|R2[0]~9 (
// Equation(s):
// \C2|R2[0]~9_combout  = (\C2|R2[0]~7_combout ) # ((!\C2|R2[0]~8_combout  & ((!\C2|R2[0]~6_combout ) # (!\C2|LessThan1~1_combout ))))

	.dataa(\C2|LessThan1~1_combout ),
	.datab(\C2|R2[0]~8_combout ),
	.datac(\C2|R2[0]~6_combout ),
	.datad(\C2|R2[0]~7_combout ),
	.cin(gnd),
	.combout(\C2|R2[0]~9_combout ),
	.cout());
// synopsys translate_off
defparam \C2|R2[0]~9 .lut_mask = 16'hFF13;
defparam \C2|R2[0]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y13_N9
dffeas \C2|R2[0] (
	.clk(\C|altpll_0|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(\C2|R2~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\C2|R2[0]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\C2|R2 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \C2|R2[0] .is_wysiwyg = "true";
defparam \C2|R2[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y13_N6
fiftyfivenm_lcell_comb \C2|R2~11 (
// Equation(s):
// \C2|R2~11_combout  = (!\C2|Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~10_combout  & (!\SW[0]~input_o  & (\C2|R2[0]~6_combout  & !\C1|process_0~12_combout )))

	.dataa(\C2|Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~10_combout ),
	.datab(\SW[0]~input_o ),
	.datac(\C2|R2[0]~6_combout ),
	.datad(\C1|process_0~12_combout ),
	.cin(gnd),
	.combout(\C2|R2~11_combout ),
	.cout());
// synopsys translate_off
defparam \C2|R2~11 .lut_mask = 16'h0010;
defparam \C2|R2~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y13_N7
dffeas \C2|R2[1] (
	.clk(\C|altpll_0|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(\C2|R2~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\C2|R2[0]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\C2|R2 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \C2|R2[1] .is_wysiwyg = "true";
defparam \C2|R2[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y13_N20
fiftyfivenm_lcell_comb \C2|R2~12 (
// Equation(s):
// \C2|R2~12_combout  = (!\C2|Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~10_combout  & (!\SW[0]~input_o  & (\C2|R2[0]~6_combout  & !\C1|process_0~12_combout )))

	.dataa(\C2|Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~10_combout ),
	.datab(\SW[0]~input_o ),
	.datac(\C2|R2[0]~6_combout ),
	.datad(\C1|process_0~12_combout ),
	.cin(gnd),
	.combout(\C2|R2~12_combout ),
	.cout());
// synopsys translate_off
defparam \C2|R2~12 .lut_mask = 16'h0010;
defparam \C2|R2~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y13_N21
dffeas \C2|R2[2] (
	.clk(\C|altpll_0|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(\C2|R2~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\C2|R2[0]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\C2|R2 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \C2|R2[2] .is_wysiwyg = "true";
defparam \C2|R2[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y19_N0
fiftyfivenm_lcell_comb \C2|G2~2 (
// Equation(s):
// \C2|G2~2_combout  = (!\C1|HPOS [9] & (!\C2|process_0~2_combout  & !\SW[0]~input_o ))

	.dataa(\C1|HPOS [9]),
	.datab(gnd),
	.datac(\C2|process_0~2_combout ),
	.datad(\SW[0]~input_o ),
	.cin(gnd),
	.combout(\C2|G2~2_combout ),
	.cout());
// synopsys translate_off
defparam \C2|G2~2 .lut_mask = 16'h0005;
defparam \C2|G2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y18_N22
fiftyfivenm_lcell_comb \C2|Add0~2 (
// Equation(s):
// \C2|Add0~2_combout  = (POSX[8]) # (POSX[7])

	.dataa(POSX[8]),
	.datab(gnd),
	.datac(gnd),
	.datad(POSX[7]),
	.cin(gnd),
	.combout(\C2|Add0~2_combout ),
	.cout());
// synopsys translate_off
defparam \C2|Add0~2 .lut_mask = 16'hFFAA;
defparam \C2|Add0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y18_N0
fiftyfivenm_lcell_comb \C2|Add1~0 (
// Equation(s):
// \C2|Add1~0_combout  = (POSX[2] & (POSX[3] $ (VCC))) # (!POSX[2] & (POSX[3] & VCC))
// \C2|Add1~1  = CARRY((POSX[2] & POSX[3]))

	.dataa(POSX[2]),
	.datab(POSX[3]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\C2|Add1~0_combout ),
	.cout(\C2|Add1~1 ));
// synopsys translate_off
defparam \C2|Add1~0 .lut_mask = 16'h6688;
defparam \C2|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y18_N2
fiftyfivenm_lcell_comb \C2|Add1~2 (
// Equation(s):
// \C2|Add1~2_combout  = (POSX[4] & (!\C2|Add1~1 )) # (!POSX[4] & ((\C2|Add1~1 ) # (GND)))
// \C2|Add1~3  = CARRY((!\C2|Add1~1 ) # (!POSX[4]))

	.dataa(POSX[4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\C2|Add1~1 ),
	.combout(\C2|Add1~2_combout ),
	.cout(\C2|Add1~3 ));
// synopsys translate_off
defparam \C2|Add1~2 .lut_mask = 16'h5A5F;
defparam \C2|Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y18_N4
fiftyfivenm_lcell_comb \C2|Add1~4 (
// Equation(s):
// \C2|Add1~4_combout  = (POSX[5] & ((GND) # (!\C2|Add1~3 ))) # (!POSX[5] & (\C2|Add1~3  $ (GND)))
// \C2|Add1~5  = CARRY((POSX[5]) # (!\C2|Add1~3 ))

	.dataa(gnd),
	.datab(POSX[5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\C2|Add1~3 ),
	.combout(\C2|Add1~4_combout ),
	.cout(\C2|Add1~5 ));
// synopsys translate_off
defparam \C2|Add1~4 .lut_mask = 16'h3CCF;
defparam \C2|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y18_N6
fiftyfivenm_lcell_comb \C2|Add1~6 (
// Equation(s):
// \C2|Add1~6_combout  = (POSX[6] & (\C2|Add1~5  & VCC)) # (!POSX[6] & (!\C2|Add1~5 ))
// \C2|Add1~7  = CARRY((!POSX[6] & !\C2|Add1~5 ))

	.dataa(gnd),
	.datab(POSX[6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\C2|Add1~5 ),
	.combout(\C2|Add1~6_combout ),
	.cout(\C2|Add1~7 ));
// synopsys translate_off
defparam \C2|Add1~6 .lut_mask = 16'hC303;
defparam \C2|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y18_N8
fiftyfivenm_lcell_comb \C2|Add1~8 (
// Equation(s):
// \C2|Add1~8_combout  = (POSX[7] & (!\C2|Add1~7  & VCC)) # (!POSX[7] & (\C2|Add1~7  $ (GND)))
// \C2|Add1~9  = CARRY((!POSX[7] & !\C2|Add1~7 ))

	.dataa(gnd),
	.datab(POSX[7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\C2|Add1~7 ),
	.combout(\C2|Add1~8_combout ),
	.cout(\C2|Add1~9 ));
// synopsys translate_off
defparam \C2|Add1~8 .lut_mask = 16'h3C03;
defparam \C2|Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y18_N10
fiftyfivenm_lcell_comb \C2|Add1~10 (
// Equation(s):
// \C2|Add1~10_combout  = (\C2|Add1~9  & (POSX[8] $ ((POSX[7])))) # (!\C2|Add1~9  & ((POSX[8] $ (!POSX[7])) # (GND)))
// \C2|Add1~11  = CARRY((POSX[8] $ (POSX[7])) # (!\C2|Add1~9 ))

	.dataa(POSX[8]),
	.datab(POSX[7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\C2|Add1~9 ),
	.combout(\C2|Add1~10_combout ),
	.cout(\C2|Add1~11 ));
// synopsys translate_off
defparam \C2|Add1~10 .lut_mask = 16'h696F;
defparam \C2|Add1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y18_N12
fiftyfivenm_lcell_comb \C2|Add1~12 (
// Equation(s):
// \C2|Add1~12_combout  = (\C2|Add1~11  & ((\C2|Add0~2_combout  $ (POSX[9])))) # (!\C2|Add1~11  & (\C2|Add0~2_combout  $ (POSX[9] $ (VCC))))
// \C2|Add1~13  = CARRY((!\C2|Add1~11  & (\C2|Add0~2_combout  $ (POSX[9]))))

	.dataa(\C2|Add0~2_combout ),
	.datab(POSX[9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\C2|Add1~11 ),
	.combout(\C2|Add1~12_combout ),
	.cout(\C2|Add1~13 ));
// synopsys translate_off
defparam \C2|Add1~12 .lut_mask = 16'h6906;
defparam \C2|Add1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y18_N14
fiftyfivenm_lcell_comb \C2|Add1~14 (
// Equation(s):
// \C2|Add1~14_combout  = (\C2|Add0~2_combout  & ((POSX[9] & ((\C2|Add1~13 ) # (GND))) # (!POSX[9] & (!\C2|Add1~13 )))) # (!\C2|Add0~2_combout  & (((!\C2|Add1~13 ))))
// \C2|Add1~15  = CARRY(((\C2|Add0~2_combout  & POSX[9])) # (!\C2|Add1~13 ))

	.dataa(\C2|Add0~2_combout ),
	.datab(POSX[9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\C2|Add1~13 ),
	.combout(\C2|Add1~14_combout ),
	.cout(\C2|Add1~15 ));
// synopsys translate_off
defparam \C2|Add1~14 .lut_mask = 16'h878F;
defparam \C2|Add1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X42_Y18_N16
fiftyfivenm_lcell_comb \C2|Add1~16 (
// Equation(s):
// \C2|Add1~16_combout  = \C2|Add1~15  $ (((\C2|Add0~2_combout  & POSX[9])))

	.dataa(\C2|Add0~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(POSX[9]),
	.cin(\C2|Add1~15 ),
	.combout(\C2|Add1~16_combout ),
	.cout());
// synopsys translate_off
defparam \C2|Add1~16 .lut_mask = 16'h5AF0;
defparam \C2|Add1~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y18_N14
fiftyfivenm_lcell_comb \C2|LessThan7~1 (
// Equation(s):
// \C2|LessThan7~1_cout  = CARRY((!\C1|HPOS [1] & \POSX[1]~0_combout ))

	.dataa(\C1|HPOS [1]),
	.datab(\POSX[1]~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\C2|LessThan7~1_cout ));
// synopsys translate_off
defparam \C2|LessThan7~1 .lut_mask = 16'h0044;
defparam \C2|LessThan7~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y18_N16
fiftyfivenm_lcell_comb \C2|LessThan7~3 (
// Equation(s):
// \C2|LessThan7~3_cout  = CARRY((\C1|HPOS [2] & ((POSX[2]) # (!\C2|LessThan7~1_cout ))) # (!\C1|HPOS [2] & (POSX[2] & !\C2|LessThan7~1_cout )))

	.dataa(\C1|HPOS [2]),
	.datab(POSX[2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\C2|LessThan7~1_cout ),
	.combout(),
	.cout(\C2|LessThan7~3_cout ));
// synopsys translate_off
defparam \C2|LessThan7~3 .lut_mask = 16'h008E;
defparam \C2|LessThan7~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y18_N18
fiftyfivenm_lcell_comb \C2|LessThan7~5 (
// Equation(s):
// \C2|LessThan7~5_cout  = CARRY((\C1|HPOS [3] & (\C2|Add1~0_combout  & !\C2|LessThan7~3_cout )) # (!\C1|HPOS [3] & ((\C2|Add1~0_combout ) # (!\C2|LessThan7~3_cout ))))

	.dataa(\C1|HPOS [3]),
	.datab(\C2|Add1~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\C2|LessThan7~3_cout ),
	.combout(),
	.cout(\C2|LessThan7~5_cout ));
// synopsys translate_off
defparam \C2|LessThan7~5 .lut_mask = 16'h004D;
defparam \C2|LessThan7~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y18_N20
fiftyfivenm_lcell_comb \C2|LessThan7~7 (
// Equation(s):
// \C2|LessThan7~7_cout  = CARRY((\C2|Add1~2_combout  & (\C1|HPOS [4] & !\C2|LessThan7~5_cout )) # (!\C2|Add1~2_combout  & ((\C1|HPOS [4]) # (!\C2|LessThan7~5_cout ))))

	.dataa(\C2|Add1~2_combout ),
	.datab(\C1|HPOS [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\C2|LessThan7~5_cout ),
	.combout(),
	.cout(\C2|LessThan7~7_cout ));
// synopsys translate_off
defparam \C2|LessThan7~7 .lut_mask = 16'h004D;
defparam \C2|LessThan7~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y18_N22
fiftyfivenm_lcell_comb \C2|LessThan7~9 (
// Equation(s):
// \C2|LessThan7~9_cout  = CARRY((\C2|Add1~4_combout  & ((!\C2|LessThan7~7_cout ) # (!\C1|HPOS [5]))) # (!\C2|Add1~4_combout  & (!\C1|HPOS [5] & !\C2|LessThan7~7_cout )))

	.dataa(\C2|Add1~4_combout ),
	.datab(\C1|HPOS [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\C2|LessThan7~7_cout ),
	.combout(),
	.cout(\C2|LessThan7~9_cout ));
// synopsys translate_off
defparam \C2|LessThan7~9 .lut_mask = 16'h002B;
defparam \C2|LessThan7~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y18_N24
fiftyfivenm_lcell_comb \C2|LessThan7~11 (
// Equation(s):
// \C2|LessThan7~11_cout  = CARRY((\C2|Add1~6_combout  & (\C1|HPOS [6] & !\C2|LessThan7~9_cout )) # (!\C2|Add1~6_combout  & ((\C1|HPOS [6]) # (!\C2|LessThan7~9_cout ))))

	.dataa(\C2|Add1~6_combout ),
	.datab(\C1|HPOS [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\C2|LessThan7~9_cout ),
	.combout(),
	.cout(\C2|LessThan7~11_cout ));
// synopsys translate_off
defparam \C2|LessThan7~11 .lut_mask = 16'h004D;
defparam \C2|LessThan7~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y18_N26
fiftyfivenm_lcell_comb \C2|LessThan7~13 (
// Equation(s):
// \C2|LessThan7~13_cout  = CARRY((\C1|HPOS [7] & (\C2|Add1~8_combout  & !\C2|LessThan7~11_cout )) # (!\C1|HPOS [7] & ((\C2|Add1~8_combout ) # (!\C2|LessThan7~11_cout ))))

	.dataa(\C1|HPOS [7]),
	.datab(\C2|Add1~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\C2|LessThan7~11_cout ),
	.combout(),
	.cout(\C2|LessThan7~13_cout ));
// synopsys translate_off
defparam \C2|LessThan7~13 .lut_mask = 16'h004D;
defparam \C2|LessThan7~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y18_N28
fiftyfivenm_lcell_comb \C2|LessThan7~15 (
// Equation(s):
// \C2|LessThan7~15_cout  = CARRY((\C1|HPOS [8] & ((!\C2|LessThan7~13_cout ) # (!\C2|Add1~10_combout ))) # (!\C1|HPOS [8] & (!\C2|Add1~10_combout  & !\C2|LessThan7~13_cout )))

	.dataa(\C1|HPOS [8]),
	.datab(\C2|Add1~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\C2|LessThan7~13_cout ),
	.combout(),
	.cout(\C2|LessThan7~15_cout ));
// synopsys translate_off
defparam \C2|LessThan7~15 .lut_mask = 16'h002B;
defparam \C2|LessThan7~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y18_N30
fiftyfivenm_lcell_comb \C2|LessThan7~16 (
// Equation(s):
// \C2|LessThan7~16_combout  = (\C1|HPOS [9] & (!\C2|LessThan7~15_cout  & \C2|Add1~12_combout )) # (!\C1|HPOS [9] & ((\C2|Add1~12_combout ) # (!\C2|LessThan7~15_cout )))

	.dataa(gnd),
	.datab(\C1|HPOS [9]),
	.datac(gnd),
	.datad(\C2|Add1~12_combout ),
	.cin(\C2|LessThan7~15_cout ),
	.combout(\C2|LessThan7~16_combout ),
	.cout());
// synopsys translate_off
defparam \C2|LessThan7~16 .lut_mask = 16'h3F03;
defparam \C2|LessThan7~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y18_N22
fiftyfivenm_lcell_comb \C2|Add0~0 (
// Equation(s):
// \C2|Add0~0_combout  = POSX[9] $ (((POSX[8]) # (POSX[7])))

	.dataa(gnd),
	.datab(POSX[9]),
	.datac(POSX[8]),
	.datad(POSX[7]),
	.cin(gnd),
	.combout(\C2|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \C2|Add0~0 .lut_mask = 16'h333C;
defparam \C2|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y18_N24
fiftyfivenm_lcell_comb \C2|Add0~1 (
// Equation(s):
// \C2|Add0~1_combout  = POSX[8] $ (POSX[7])

	.dataa(POSX[8]),
	.datab(gnd),
	.datac(gnd),
	.datad(POSX[7]),
	.cin(gnd),
	.combout(\C2|Add0~1_combout ),
	.cout());
// synopsys translate_off
defparam \C2|Add0~1 .lut_mask = 16'h55AA;
defparam \C2|Add0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y18_N2
fiftyfivenm_lcell_comb \C2|LessThan6~3 (
// Equation(s):
// \C2|LessThan6~3_cout  = CARRY(\C1|HPOS [0])

	.dataa(\C1|HPOS [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\C2|LessThan6~3_cout ));
// synopsys translate_off
defparam \C2|LessThan6~3 .lut_mask = 16'h00AA;
defparam \C2|LessThan6~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y18_N4
fiftyfivenm_lcell_comb \C2|LessThan6~5 (
// Equation(s):
// \C2|LessThan6~5_cout  = CARRY((\C1|HPOS [1] & (\POSX[1]~0_combout  & !\C2|LessThan6~3_cout )) # (!\C1|HPOS [1] & ((\POSX[1]~0_combout ) # (!\C2|LessThan6~3_cout ))))

	.dataa(\C1|HPOS [1]),
	.datab(\POSX[1]~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\C2|LessThan6~3_cout ),
	.combout(),
	.cout(\C2|LessThan6~5_cout ));
// synopsys translate_off
defparam \C2|LessThan6~5 .lut_mask = 16'h004D;
defparam \C2|LessThan6~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y18_N6
fiftyfivenm_lcell_comb \C2|LessThan6~7 (
// Equation(s):
// \C2|LessThan6~7_cout  = CARRY((POSX[2] & (\C1|HPOS [2] & !\C2|LessThan6~5_cout )) # (!POSX[2] & ((\C1|HPOS [2]) # (!\C2|LessThan6~5_cout ))))

	.dataa(POSX[2]),
	.datab(\C1|HPOS [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\C2|LessThan6~5_cout ),
	.combout(),
	.cout(\C2|LessThan6~7_cout ));
// synopsys translate_off
defparam \C2|LessThan6~7 .lut_mask = 16'h004D;
defparam \C2|LessThan6~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y18_N8
fiftyfivenm_lcell_comb \C2|LessThan6~9 (
// Equation(s):
// \C2|LessThan6~9_cout  = CARRY((\C1|HPOS [3] & (POSX[3] & !\C2|LessThan6~7_cout )) # (!\C1|HPOS [3] & ((POSX[3]) # (!\C2|LessThan6~7_cout ))))

	.dataa(\C1|HPOS [3]),
	.datab(POSX[3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\C2|LessThan6~7_cout ),
	.combout(),
	.cout(\C2|LessThan6~9_cout ));
// synopsys translate_off
defparam \C2|LessThan6~9 .lut_mask = 16'h004D;
defparam \C2|LessThan6~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y18_N10
fiftyfivenm_lcell_comb \C2|LessThan6~11 (
// Equation(s):
// \C2|LessThan6~11_cout  = CARRY((\C1|HPOS [4] & ((!\C2|LessThan6~9_cout ) # (!POSX[4]))) # (!\C1|HPOS [4] & (!POSX[4] & !\C2|LessThan6~9_cout )))

	.dataa(\C1|HPOS [4]),
	.datab(POSX[4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\C2|LessThan6~9_cout ),
	.combout(),
	.cout(\C2|LessThan6~11_cout ));
// synopsys translate_off
defparam \C2|LessThan6~11 .lut_mask = 16'h002B;
defparam \C2|LessThan6~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y18_N12
fiftyfivenm_lcell_comb \C2|LessThan6~13 (
// Equation(s):
// \C2|LessThan6~13_cout  = CARRY((\C1|HPOS [5] & (POSX[5] & !\C2|LessThan6~11_cout )) # (!\C1|HPOS [5] & ((POSX[5]) # (!\C2|LessThan6~11_cout ))))

	.dataa(\C1|HPOS [5]),
	.datab(POSX[5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\C2|LessThan6~11_cout ),
	.combout(),
	.cout(\C2|LessThan6~13_cout ));
// synopsys translate_off
defparam \C2|LessThan6~13 .lut_mask = 16'h004D;
defparam \C2|LessThan6~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y18_N14
fiftyfivenm_lcell_comb \C2|LessThan6~15 (
// Equation(s):
// \C2|LessThan6~15_cout  = CARRY((POSX[6] & (\C1|HPOS [6] & !\C2|LessThan6~13_cout )) # (!POSX[6] & ((\C1|HPOS [6]) # (!\C2|LessThan6~13_cout ))))

	.dataa(POSX[6]),
	.datab(\C1|HPOS [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\C2|LessThan6~13_cout ),
	.combout(),
	.cout(\C2|LessThan6~15_cout ));
// synopsys translate_off
defparam \C2|LessThan6~15 .lut_mask = 16'h004D;
defparam \C2|LessThan6~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y18_N16
fiftyfivenm_lcell_comb \C2|LessThan6~17 (
// Equation(s):
// \C2|LessThan6~17_cout  = CARRY((\C1|HPOS [7] & (!POSX[7] & !\C2|LessThan6~15_cout )) # (!\C1|HPOS [7] & ((!\C2|LessThan6~15_cout ) # (!POSX[7]))))

	.dataa(\C1|HPOS [7]),
	.datab(POSX[7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\C2|LessThan6~15_cout ),
	.combout(),
	.cout(\C2|LessThan6~17_cout ));
// synopsys translate_off
defparam \C2|LessThan6~17 .lut_mask = 16'h0017;
defparam \C2|LessThan6~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y18_N18
fiftyfivenm_lcell_comb \C2|LessThan6~19 (
// Equation(s):
// \C2|LessThan6~19_cout  = CARRY((\C1|HPOS [8] & ((\C2|Add0~1_combout ) # (!\C2|LessThan6~17_cout ))) # (!\C1|HPOS [8] & (\C2|Add0~1_combout  & !\C2|LessThan6~17_cout )))

	.dataa(\C1|HPOS [8]),
	.datab(\C2|Add0~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\C2|LessThan6~17_cout ),
	.combout(),
	.cout(\C2|LessThan6~19_cout ));
// synopsys translate_off
defparam \C2|LessThan6~19 .lut_mask = 16'h008E;
defparam \C2|LessThan6~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y18_N20
fiftyfivenm_lcell_comb \C2|LessThan6~20 (
// Equation(s):
// \C2|LessThan6~20_combout  = (\C2|Add0~0_combout  & (\C1|HPOS [9] & \C2|LessThan6~19_cout )) # (!\C2|Add0~0_combout  & ((\C1|HPOS [9]) # (\C2|LessThan6~19_cout )))

	.dataa(\C2|Add0~0_combout ),
	.datab(\C1|HPOS [9]),
	.datac(gnd),
	.datad(gnd),
	.cin(\C2|LessThan6~19_cout ),
	.combout(\C2|LessThan6~20_combout ),
	.cout());
// synopsys translate_off
defparam \C2|LessThan6~20 .lut_mask = 16'hD4D4;
defparam \C2|LessThan6~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y18_N26
fiftyfivenm_lcell_comb \C2|LessThan6~22 (
// Equation(s):
// \C2|LessThan6~22_combout  = ((\C2|LessThan6~20_combout ) # ((!POSX[8] & !POSX[7]))) # (!POSX[9])

	.dataa(POSX[8]),
	.datab(POSX[7]),
	.datac(POSX[9]),
	.datad(\C2|LessThan6~20_combout ),
	.cin(gnd),
	.combout(\C2|LessThan6~22_combout ),
	.cout());
// synopsys translate_off
defparam \C2|LessThan6~22 .lut_mask = 16'hFF1F;
defparam \C2|LessThan6~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y18_N10
fiftyfivenm_lcell_comb \C4|g4~0 (
// Equation(s):
// \C4|g4~0_combout  = (!\C2|Add1~16_combout  & (\C2|LessThan6~22_combout  & ((\C2|Add1~14_combout ) # (\C2|LessThan7~16_combout ))))

	.dataa(\C2|Add1~16_combout ),
	.datab(\C2|Add1~14_combout ),
	.datac(\C2|LessThan7~16_combout ),
	.datad(\C2|LessThan6~22_combout ),
	.cin(gnd),
	.combout(\C4|g4~0_combout ),
	.cout());
// synopsys translate_off
defparam \C4|g4~0 .lut_mask = 16'h5400;
defparam \C4|g4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y19_N18
fiftyfivenm_lcell_comb \C2|G2~1 (
// Equation(s):
// \C2|G2~1_combout  = (\SW[0]~input_o  & (\C1|LessThan6~18_combout  & (\C2|G2~0_combout  & \C4|g4~0_combout )))

	.dataa(\SW[0]~input_o ),
	.datab(\C1|LessThan6~18_combout ),
	.datac(\C2|G2~0_combout ),
	.datad(\C4|g4~0_combout ),
	.cin(gnd),
	.combout(\C2|G2~1_combout ),
	.cout());
// synopsys translate_off
defparam \C2|G2~1 .lut_mask = 16'h8000;
defparam \C2|G2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y19_N28
fiftyfivenm_lcell_comb \C2|G2~3 (
// Equation(s):
// \C2|G2~3_combout  = (!\C1|process_0~12_combout  & ((\C2|G2~1_combout ) # ((\C2|G2~2_combout  & !\C2|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~10_combout ))))

	.dataa(\C1|process_0~12_combout ),
	.datab(\C2|G2~2_combout ),
	.datac(\C2|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~10_combout ),
	.datad(\C2|G2~1_combout ),
	.cin(gnd),
	.combout(\C2|G2~3_combout ),
	.cout());
// synopsys translate_off
defparam \C2|G2~3 .lut_mask = 16'h5504;
defparam \C2|G2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y13_N22
fiftyfivenm_lcell_comb \C2|G2[0]~4 (
// Equation(s):
// \C2|G2[0]~4_combout  = (\C2|process_0~2_combout  & (((!\C2|process_0~5_combout )))) # (!\C2|process_0~2_combout  & ((\C1|HPOS [9] & ((!\C2|process_0~5_combout ))) # (!\C1|HPOS [9] & (\C2|LessThan1~1_combout ))))

	.dataa(\C2|LessThan1~1_combout ),
	.datab(\C2|process_0~2_combout ),
	.datac(\C1|HPOS [9]),
	.datad(\C2|process_0~5_combout ),
	.cin(gnd),
	.combout(\C2|G2[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \C2|G2[0]~4 .lut_mask = 16'h02FE;
defparam \C2|G2[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y13_N4
fiftyfivenm_lcell_comb \C2|G2[0]~5 (
// Equation(s):
// \C2|G2[0]~5_combout  = (\SW[0]~input_o ) # ((\C1|process_0~12_combout ) # ((!\C2|G2[0]~4_combout  & !\C2|R2[0]~6_combout )))

	.dataa(\C2|G2[0]~4_combout ),
	.datab(\SW[0]~input_o ),
	.datac(\C2|R2[0]~6_combout ),
	.datad(\C1|process_0~12_combout ),
	.cin(gnd),
	.combout(\C2|G2[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \C2|G2[0]~5 .lut_mask = 16'hFFCD;
defparam \C2|G2[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y19_N29
dffeas \C2|G2[0] (
	.clk(\C|altpll_0|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(\C2|G2~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\C2|G2[0]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\C2|G2 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \C2|G2[0] .is_wysiwyg = "true";
defparam \C2|G2[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y19_N20
fiftyfivenm_lcell_comb \C2|G2~6 (
// Equation(s):
// \C2|G2~6_combout  = (!\C1|process_0~12_combout  & ((\C2|G2~1_combout ) # ((\C2|G2~2_combout  & !\C2|Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~10_combout ))))

	.dataa(\C2|G2~2_combout ),
	.datab(\C1|process_0~12_combout ),
	.datac(\C2|Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~10_combout ),
	.datad(\C2|G2~1_combout ),
	.cin(gnd),
	.combout(\C2|G2~6_combout ),
	.cout());
// synopsys translate_off
defparam \C2|G2~6 .lut_mask = 16'h3302;
defparam \C2|G2~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y19_N21
dffeas \C2|G2[1] (
	.clk(\C|altpll_0|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(\C2|G2~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\C2|G2[0]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\C2|G2 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \C2|G2[1] .is_wysiwyg = "true";
defparam \C2|G2[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y19_N22
fiftyfivenm_lcell_comb \C2|G2~7 (
// Equation(s):
// \C2|G2~7_combout  = (!\C1|process_0~12_combout  & ((\C2|G2~1_combout ) # ((\C2|G2~2_combout  & !\C2|Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~10_combout ))))

	.dataa(\C2|G2~2_combout ),
	.datab(\C1|process_0~12_combout ),
	.datac(\C2|Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~10_combout ),
	.datad(\C2|G2~1_combout ),
	.cin(gnd),
	.combout(\C2|G2~7_combout ),
	.cout());
// synopsys translate_off
defparam \C2|G2~7 .lut_mask = 16'h3302;
defparam \C2|G2~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y19_N23
dffeas \C2|G2[2] (
	.clk(\C|altpll_0|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(\C2|G2~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\C2|G2[0]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\C2|G2 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \C2|G2[2] .is_wysiwyg = "true";
defparam \C2|G2[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y17_N20
fiftyfivenm_lcell_comb \C3|Add1~0 (
// Equation(s):
// \C3|Add1~0_combout  = (POSY[7] & (POSY[6] & (POSY[8] & POSY[5])))

	.dataa(POSY[7]),
	.datab(POSY[6]),
	.datac(POSY[8]),
	.datad(POSY[5]),
	.cin(gnd),
	.combout(\C3|Add1~0_combout ),
	.cout());
// synopsys translate_off
defparam \C3|Add1~0 .lut_mask = 16'h8000;
defparam \C3|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y16_N22
fiftyfivenm_lcell_comb \C3|Add1~8 (
// Equation(s):
// \C3|Add1~8_combout  = (POSY[10]) # ((\C3|Add1~0_combout ) # (POSY[9]))

	.dataa(gnd),
	.datab(POSY[10]),
	.datac(\C3|Add1~0_combout ),
	.datad(POSY[9]),
	.cin(gnd),
	.combout(\C3|Add1~8_combout ),
	.cout());
// synopsys translate_off
defparam \C3|Add1~8 .lut_mask = 16'hFFFC;
defparam \C3|Add1~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y16_N24
fiftyfivenm_lcell_comb \C3|Add1~5 (
// Equation(s):
// \C3|Add1~5_combout  = (POSY[6] & POSY[5])

	.dataa(gnd),
	.datab(gnd),
	.datac(POSY[6]),
	.datad(POSY[5]),
	.cin(gnd),
	.combout(\C3|Add1~5_combout ),
	.cout());
// synopsys translate_off
defparam \C3|Add1~5 .lut_mask = 16'hF000;
defparam \C3|Add1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y16_N26
fiftyfivenm_lcell_comb \C3|Add1~6 (
// Equation(s):
// \C3|Add1~6_combout  = (POSY[9]) # ((\C3|Add1~5_combout  & (POSY[7] & POSY[8])))

	.dataa(\C3|Add1~5_combout ),
	.datab(POSY[7]),
	.datac(POSY[8]),
	.datad(POSY[9]),
	.cin(gnd),
	.combout(\C3|Add1~6_combout ),
	.cout());
// synopsys translate_off
defparam \C3|Add1~6 .lut_mask = 16'hFF80;
defparam \C3|Add1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y16_N28
fiftyfivenm_lcell_comb \C3|Add1~7 (
// Equation(s):
// \C3|Add1~7_combout  = (POSY[7] & (POSY[6] & POSY[5]))

	.dataa(gnd),
	.datab(POSY[7]),
	.datac(POSY[6]),
	.datad(POSY[5]),
	.cin(gnd),
	.combout(\C3|Add1~7_combout ),
	.cout());
// synopsys translate_off
defparam \C3|Add1~7 .lut_mask = 16'hC000;
defparam \C3|Add1~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y16_N0
fiftyfivenm_lcell_comb \C3|Add2~0 (
// Equation(s):
// \C3|Add2~0_combout  = (POSY[3] & (POSY[2] $ (VCC))) # (!POSY[3] & (POSY[2] & VCC))
// \C3|Add2~1  = CARRY((POSY[3] & POSY[2]))

	.dataa(POSY[3]),
	.datab(POSY[2]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\C3|Add2~0_combout ),
	.cout(\C3|Add2~1 ));
// synopsys translate_off
defparam \C3|Add2~0 .lut_mask = 16'h6688;
defparam \C3|Add2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y16_N2
fiftyfivenm_lcell_comb \C3|Add2~2 (
// Equation(s):
// \C3|Add2~2_combout  = (POSY[4] & (!\C3|Add2~1 )) # (!POSY[4] & ((\C3|Add2~1 ) # (GND)))
// \C3|Add2~3  = CARRY((!\C3|Add2~1 ) # (!POSY[4]))

	.dataa(POSY[4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\C3|Add2~1 ),
	.combout(\C3|Add2~2_combout ),
	.cout(\C3|Add2~3 ));
// synopsys translate_off
defparam \C3|Add2~2 .lut_mask = 16'h5A5F;
defparam \C3|Add2~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y16_N4
fiftyfivenm_lcell_comb \C3|Add2~4 (
// Equation(s):
// \C3|Add2~4_combout  = (POSY[5] & (\C3|Add2~3  $ (GND))) # (!POSY[5] & ((GND) # (!\C3|Add2~3 )))
// \C3|Add2~5  = CARRY((!\C3|Add2~3 ) # (!POSY[5]))

	.dataa(gnd),
	.datab(POSY[5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\C3|Add2~3 ),
	.combout(\C3|Add2~4_combout ),
	.cout(\C3|Add2~5 ));
// synopsys translate_off
defparam \C3|Add2~4 .lut_mask = 16'hC33F;
defparam \C3|Add2~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y16_N6
fiftyfivenm_lcell_comb \C3|Add2~6 (
// Equation(s):
// \C3|Add2~6_combout  = (\C3|Add2~5  & ((POSY[6] $ (POSY[5])))) # (!\C3|Add2~5  & (POSY[6] $ ((!POSY[5]))))
// \C3|Add2~7  = CARRY((!\C3|Add2~5  & (POSY[6] $ (!POSY[5]))))

	.dataa(POSY[6]),
	.datab(POSY[5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\C3|Add2~5 ),
	.combout(\C3|Add2~6_combout ),
	.cout(\C3|Add2~7 ));
// synopsys translate_off
defparam \C3|Add2~6 .lut_mask = 16'h6909;
defparam \C3|Add2~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y16_N8
fiftyfivenm_lcell_comb \C3|Add2~8 (
// Equation(s):
// \C3|Add2~8_combout  = (\C3|Add2~7  & ((\C3|Add1~5_combout  $ (POSY[7])))) # (!\C3|Add2~7  & (\C3|Add1~5_combout  $ (POSY[7] $ (VCC))))
// \C3|Add2~9  = CARRY((!\C3|Add2~7  & (\C3|Add1~5_combout  $ (POSY[7]))))

	.dataa(\C3|Add1~5_combout ),
	.datab(POSY[7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\C3|Add2~7 ),
	.combout(\C3|Add2~8_combout ),
	.cout(\C3|Add2~9 ));
// synopsys translate_off
defparam \C3|Add2~8 .lut_mask = 16'h6906;
defparam \C3|Add2~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y16_N10
fiftyfivenm_lcell_comb \C3|Add2~10 (
// Equation(s):
// \C3|Add2~10_combout  = (\C3|Add2~9  & (POSY[8] $ ((!\C3|Add1~7_combout )))) # (!\C3|Add2~9  & ((POSY[8] $ (\C3|Add1~7_combout )) # (GND)))
// \C3|Add2~11  = CARRY((POSY[8] $ (!\C3|Add1~7_combout )) # (!\C3|Add2~9 ))

	.dataa(POSY[8]),
	.datab(\C3|Add1~7_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\C3|Add2~9 ),
	.combout(\C3|Add2~10_combout ),
	.cout(\C3|Add2~11 ));
// synopsys translate_off
defparam \C3|Add2~10 .lut_mask = 16'h969F;
defparam \C3|Add2~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y16_N12
fiftyfivenm_lcell_comb \C3|Add2~12 (
// Equation(s):
// \C3|Add2~12_combout  = (\C3|Add2~11  & ((\C3|Add1~0_combout  $ (!POSY[9])))) # (!\C3|Add2~11  & (\C3|Add1~0_combout  $ (POSY[9] $ (GND))))
// \C3|Add2~13  = CARRY((!\C3|Add2~11  & (\C3|Add1~0_combout  $ (!POSY[9]))))

	.dataa(\C3|Add1~0_combout ),
	.datab(POSY[9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\C3|Add2~11 ),
	.combout(\C3|Add2~12_combout ),
	.cout(\C3|Add2~13 ));
// synopsys translate_off
defparam \C3|Add2~12 .lut_mask = 16'h9609;
defparam \C3|Add2~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y16_N14
fiftyfivenm_lcell_comb \C3|Add2~14 (
// Equation(s):
// \C3|Add2~14_combout  = (\C3|Add2~13  & (\C3|Add1~6_combout  $ ((POSY[10])))) # (!\C3|Add2~13  & ((\C3|Add1~6_combout  $ (!POSY[10])) # (GND)))
// \C3|Add2~15  = CARRY((\C3|Add1~6_combout  $ (POSY[10])) # (!\C3|Add2~13 ))

	.dataa(\C3|Add1~6_combout ),
	.datab(POSY[10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\C3|Add2~13 ),
	.combout(\C3|Add2~14_combout ),
	.cout(\C3|Add2~15 ));
// synopsys translate_off
defparam \C3|Add2~14 .lut_mask = 16'h696F;
defparam \C3|Add2~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y16_N16
fiftyfivenm_lcell_comb \C3|Add2~16 (
// Equation(s):
// \C3|Add2~16_combout  = (\C3|Add1~8_combout  & (!\C3|Add2~15  & VCC)) # (!\C3|Add1~8_combout  & (\C3|Add2~15  $ (GND)))
// \C3|Add2~17  = CARRY((!\C3|Add1~8_combout  & !\C3|Add2~15 ))

	.dataa(\C3|Add1~8_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\C3|Add2~15 ),
	.combout(\C3|Add2~16_combout ),
	.cout(\C3|Add2~17 ));
// synopsys translate_off
defparam \C3|Add2~16 .lut_mask = 16'h5A05;
defparam \C3|Add2~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y16_N18
fiftyfivenm_lcell_comb \C3|Add2~18 (
// Equation(s):
// \C3|Add2~18_combout  = \C3|Add1~8_combout  $ (!\C3|Add2~17 )

	.dataa(\C3|Add1~8_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\C3|Add2~17 ),
	.combout(\C3|Add2~18_combout ),
	.cout());
// synopsys translate_off
defparam \C3|Add2~18 .lut_mask = 16'hA5A5;
defparam \C3|Add2~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y16_N0
fiftyfivenm_lcell_comb \C3|LessThan9~1 (
// Equation(s):
// \C3|LessThan9~1_cout  = CARRY((!\C1|VPOS [1] & \POSY[1]~2_combout ))

	.dataa(\C1|VPOS [1]),
	.datab(\POSY[1]~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\C3|LessThan9~1_cout ));
// synopsys translate_off
defparam \C3|LessThan9~1 .lut_mask = 16'h0044;
defparam \C3|LessThan9~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y16_N2
fiftyfivenm_lcell_comb \C3|LessThan9~3 (
// Equation(s):
// \C3|LessThan9~3_cout  = CARRY((POSY[2] & ((\C1|VPOS [2]) # (!\C3|LessThan9~1_cout ))) # (!POSY[2] & (\C1|VPOS [2] & !\C3|LessThan9~1_cout )))

	.dataa(POSY[2]),
	.datab(\C1|VPOS [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\C3|LessThan9~1_cout ),
	.combout(),
	.cout(\C3|LessThan9~3_cout ));
// synopsys translate_off
defparam \C3|LessThan9~3 .lut_mask = 16'h008E;
defparam \C3|LessThan9~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y16_N4
fiftyfivenm_lcell_comb \C3|LessThan9~5 (
// Equation(s):
// \C3|LessThan9~5_cout  = CARRY((\C3|Add2~0_combout  & ((!\C3|LessThan9~3_cout ) # (!\C1|VPOS [3]))) # (!\C3|Add2~0_combout  & (!\C1|VPOS [3] & !\C3|LessThan9~3_cout )))

	.dataa(\C3|Add2~0_combout ),
	.datab(\C1|VPOS [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\C3|LessThan9~3_cout ),
	.combout(),
	.cout(\C3|LessThan9~5_cout ));
// synopsys translate_off
defparam \C3|LessThan9~5 .lut_mask = 16'h002B;
defparam \C3|LessThan9~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y16_N6
fiftyfivenm_lcell_comb \C3|LessThan9~7 (
// Equation(s):
// \C3|LessThan9~7_cout  = CARRY((\C3|Add2~2_combout  & (\C1|VPOS [4] & !\C3|LessThan9~5_cout )) # (!\C3|Add2~2_combout  & ((\C1|VPOS [4]) # (!\C3|LessThan9~5_cout ))))

	.dataa(\C3|Add2~2_combout ),
	.datab(\C1|VPOS [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\C3|LessThan9~5_cout ),
	.combout(),
	.cout(\C3|LessThan9~7_cout ));
// synopsys translate_off
defparam \C3|LessThan9~7 .lut_mask = 16'h004D;
defparam \C3|LessThan9~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y16_N8
fiftyfivenm_lcell_comb \C3|LessThan9~9 (
// Equation(s):
// \C3|LessThan9~9_cout  = CARRY((\C1|VPOS [5] & (\C3|Add2~4_combout  & !\C3|LessThan9~7_cout )) # (!\C1|VPOS [5] & ((\C3|Add2~4_combout ) # (!\C3|LessThan9~7_cout ))))

	.dataa(\C1|VPOS [5]),
	.datab(\C3|Add2~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\C3|LessThan9~7_cout ),
	.combout(),
	.cout(\C3|LessThan9~9_cout ));
// synopsys translate_off
defparam \C3|LessThan9~9 .lut_mask = 16'h004D;
defparam \C3|LessThan9~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y16_N10
fiftyfivenm_lcell_comb \C3|LessThan9~11 (
// Equation(s):
// \C3|LessThan9~11_cout  = CARRY((\C1|VPOS [6] & ((!\C3|LessThan9~9_cout ) # (!\C3|Add2~6_combout ))) # (!\C1|VPOS [6] & (!\C3|Add2~6_combout  & !\C3|LessThan9~9_cout )))

	.dataa(\C1|VPOS [6]),
	.datab(\C3|Add2~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\C3|LessThan9~9_cout ),
	.combout(),
	.cout(\C3|LessThan9~11_cout ));
// synopsys translate_off
defparam \C3|LessThan9~11 .lut_mask = 16'h002B;
defparam \C3|LessThan9~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y16_N12
fiftyfivenm_lcell_comb \C3|LessThan9~13 (
// Equation(s):
// \C3|LessThan9~13_cout  = CARRY((\C3|Add2~8_combout  & ((!\C3|LessThan9~11_cout ) # (!\C1|VPOS [7]))) # (!\C3|Add2~8_combout  & (!\C1|VPOS [7] & !\C3|LessThan9~11_cout )))

	.dataa(\C3|Add2~8_combout ),
	.datab(\C1|VPOS [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\C3|LessThan9~11_cout ),
	.combout(),
	.cout(\C3|LessThan9~13_cout ));
// synopsys translate_off
defparam \C3|LessThan9~13 .lut_mask = 16'h002B;
defparam \C3|LessThan9~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y16_N14
fiftyfivenm_lcell_comb \C3|LessThan9~15 (
// Equation(s):
// \C3|LessThan9~15_cout  = CARRY((\C3|Add2~10_combout  & (\C1|VPOS [8] & !\C3|LessThan9~13_cout )) # (!\C3|Add2~10_combout  & ((\C1|VPOS [8]) # (!\C3|LessThan9~13_cout ))))

	.dataa(\C3|Add2~10_combout ),
	.datab(\C1|VPOS [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\C3|LessThan9~13_cout ),
	.combout(),
	.cout(\C3|LessThan9~15_cout ));
// synopsys translate_off
defparam \C3|LessThan9~15 .lut_mask = 16'h004D;
defparam \C3|LessThan9~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y16_N16
fiftyfivenm_lcell_comb \C3|LessThan9~16 (
// Equation(s):
// \C3|LessThan9~16_combout  = (\C1|VPOS [9] & (!\C3|LessThan9~15_cout  & \C3|Add2~12_combout )) # (!\C1|VPOS [9] & ((\C3|Add2~12_combout ) # (!\C3|LessThan9~15_cout )))

	.dataa(gnd),
	.datab(\C1|VPOS [9]),
	.datac(gnd),
	.datad(\C3|Add2~12_combout ),
	.cin(\C3|LessThan9~15_cout ),
	.combout(\C3|LessThan9~16_combout ),
	.cout());
// synopsys translate_off
defparam \C3|LessThan9~16 .lut_mask = 16'h3F03;
defparam \C3|LessThan9~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y19_N26
fiftyfivenm_lcell_comb \C4|g4~1 (
// Equation(s):
// \C4|g4~1_combout  = (\SW[0]~input_o  & ((\C3|Add2~14_combout ) # ((\C3|Add2~16_combout ) # (\C3|LessThan9~16_combout ))))

	.dataa(\SW[0]~input_o ),
	.datab(\C3|Add2~14_combout ),
	.datac(\C3|Add2~16_combout ),
	.datad(\C3|LessThan9~16_combout ),
	.cin(gnd),
	.combout(\C4|g4~1_combout ),
	.cout());
// synopsys translate_off
defparam \C4|g4~1 .lut_mask = 16'hAAA8;
defparam \C4|g4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y18_N28
fiftyfivenm_lcell_comb \C3|Add1~1 (
// Equation(s):
// \C3|Add1~1_combout  = POSY[9] $ (\C3|Add1~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(POSY[9]),
	.datad(\C3|Add1~0_combout ),
	.cin(gnd),
	.combout(\C3|Add1~1_combout ),
	.cout());
// synopsys translate_off
defparam \C3|Add1~1 .lut_mask = 16'h0FF0;
defparam \C3|Add1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y18_N2
fiftyfivenm_lcell_comb \C3|Add1~2 (
// Equation(s):
// \C3|Add1~2_combout  = POSY[8] $ (((POSY[5] & (POSY[6] & POSY[7]))))

	.dataa(POSY[5]),
	.datab(POSY[6]),
	.datac(POSY[8]),
	.datad(POSY[7]),
	.cin(gnd),
	.combout(\C3|Add1~2_combout ),
	.cout());
// synopsys translate_off
defparam \C3|Add1~2 .lut_mask = 16'h78F0;
defparam \C3|Add1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y18_N24
fiftyfivenm_lcell_comb \C3|Add1~3 (
// Equation(s):
// \C3|Add1~3_combout  = POSY[7] $ (((POSY[5] & POSY[6])))

	.dataa(POSY[5]),
	.datab(POSY[6]),
	.datac(gnd),
	.datad(POSY[7]),
	.cin(gnd),
	.combout(\C3|Add1~3_combout ),
	.cout());
// synopsys translate_off
defparam \C3|Add1~3 .lut_mask = 16'h7788;
defparam \C3|Add1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y18_N26
fiftyfivenm_lcell_comb \C3|Add1~4 (
// Equation(s):
// \C3|Add1~4_combout  = POSY[6] $ (POSY[5])

	.dataa(gnd),
	.datab(POSY[6]),
	.datac(gnd),
	.datad(POSY[5]),
	.cin(gnd),
	.combout(\C3|Add1~4_combout ),
	.cout());
// synopsys translate_off
defparam \C3|Add1~4 .lut_mask = 16'h33CC;
defparam \C3|Add1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y18_N4
fiftyfivenm_lcell_comb \C3|LessThan8~1 (
// Equation(s):
// \C3|LessThan8~1_cout  = CARRY(\C1|VPOS [0])

	.dataa(gnd),
	.datab(\C1|VPOS [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\C3|LessThan8~1_cout ));
// synopsys translate_off
defparam \C3|LessThan8~1 .lut_mask = 16'h00CC;
defparam \C3|LessThan8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y18_N6
fiftyfivenm_lcell_comb \C3|LessThan8~3 (
// Equation(s):
// \C3|LessThan8~3_cout  = CARRY((\POSY[1]~2_combout  & ((!\C3|LessThan8~1_cout ) # (!\C1|VPOS [1]))) # (!\POSY[1]~2_combout  & (!\C1|VPOS [1] & !\C3|LessThan8~1_cout )))

	.dataa(\POSY[1]~2_combout ),
	.datab(\C1|VPOS [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\C3|LessThan8~1_cout ),
	.combout(),
	.cout(\C3|LessThan8~3_cout ));
// synopsys translate_off
defparam \C3|LessThan8~3 .lut_mask = 16'h002B;
defparam \C3|LessThan8~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y18_N8
fiftyfivenm_lcell_comb \C3|LessThan8~5 (
// Equation(s):
// \C3|LessThan8~5_cout  = CARRY((POSY[2] & (\C1|VPOS [2] & !\C3|LessThan8~3_cout )) # (!POSY[2] & ((\C1|VPOS [2]) # (!\C3|LessThan8~3_cout ))))

	.dataa(POSY[2]),
	.datab(\C1|VPOS [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\C3|LessThan8~3_cout ),
	.combout(),
	.cout(\C3|LessThan8~5_cout ));
// synopsys translate_off
defparam \C3|LessThan8~5 .lut_mask = 16'h004D;
defparam \C3|LessThan8~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y18_N10
fiftyfivenm_lcell_comb \C3|LessThan8~7 (
// Equation(s):
// \C3|LessThan8~7_cout  = CARRY((\C1|VPOS [3] & (POSY[3] & !\C3|LessThan8~5_cout )) # (!\C1|VPOS [3] & ((POSY[3]) # (!\C3|LessThan8~5_cout ))))

	.dataa(\C1|VPOS [3]),
	.datab(POSY[3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\C3|LessThan8~5_cout ),
	.combout(),
	.cout(\C3|LessThan8~7_cout ));
// synopsys translate_off
defparam \C3|LessThan8~7 .lut_mask = 16'h004D;
defparam \C3|LessThan8~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y18_N12
fiftyfivenm_lcell_comb \C3|LessThan8~9 (
// Equation(s):
// \C3|LessThan8~9_cout  = CARRY((POSY[4] & (\C1|VPOS [4] & !\C3|LessThan8~7_cout )) # (!POSY[4] & ((\C1|VPOS [4]) # (!\C3|LessThan8~7_cout ))))

	.dataa(POSY[4]),
	.datab(\C1|VPOS [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\C3|LessThan8~7_cout ),
	.combout(),
	.cout(\C3|LessThan8~9_cout ));
// synopsys translate_off
defparam \C3|LessThan8~9 .lut_mask = 16'h004D;
defparam \C3|LessThan8~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y18_N14
fiftyfivenm_lcell_comb \C3|LessThan8~11 (
// Equation(s):
// \C3|LessThan8~11_cout  = CARRY((\C1|VPOS [5] & (!POSY[5] & !\C3|LessThan8~9_cout )) # (!\C1|VPOS [5] & ((!\C3|LessThan8~9_cout ) # (!POSY[5]))))

	.dataa(\C1|VPOS [5]),
	.datab(POSY[5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\C3|LessThan8~9_cout ),
	.combout(),
	.cout(\C3|LessThan8~11_cout ));
// synopsys translate_off
defparam \C3|LessThan8~11 .lut_mask = 16'h0017;
defparam \C3|LessThan8~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y18_N16
fiftyfivenm_lcell_comb \C3|LessThan8~13 (
// Equation(s):
// \C3|LessThan8~13_cout  = CARRY((\C3|Add1~4_combout  & (\C1|VPOS [6] & !\C3|LessThan8~11_cout )) # (!\C3|Add1~4_combout  & ((\C1|VPOS [6]) # (!\C3|LessThan8~11_cout ))))

	.dataa(\C3|Add1~4_combout ),
	.datab(\C1|VPOS [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\C3|LessThan8~11_cout ),
	.combout(),
	.cout(\C3|LessThan8~13_cout ));
// synopsys translate_off
defparam \C3|LessThan8~13 .lut_mask = 16'h004D;
defparam \C3|LessThan8~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y18_N18
fiftyfivenm_lcell_comb \C3|LessThan8~15 (
// Equation(s):
// \C3|LessThan8~15_cout  = CARRY((\C1|VPOS [7] & (\C3|Add1~3_combout  & !\C3|LessThan8~13_cout )) # (!\C1|VPOS [7] & ((\C3|Add1~3_combout ) # (!\C3|LessThan8~13_cout ))))

	.dataa(\C1|VPOS [7]),
	.datab(\C3|Add1~3_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\C3|LessThan8~13_cout ),
	.combout(),
	.cout(\C3|LessThan8~15_cout ));
// synopsys translate_off
defparam \C3|LessThan8~15 .lut_mask = 16'h004D;
defparam \C3|LessThan8~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y18_N20
fiftyfivenm_lcell_comb \C3|LessThan8~17 (
// Equation(s):
// \C3|LessThan8~17_cout  = CARRY((\C1|VPOS [8] & ((!\C3|LessThan8~15_cout ) # (!\C3|Add1~2_combout ))) # (!\C1|VPOS [8] & (!\C3|Add1~2_combout  & !\C3|LessThan8~15_cout )))

	.dataa(\C1|VPOS [8]),
	.datab(\C3|Add1~2_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\C3|LessThan8~15_cout ),
	.combout(),
	.cout(\C3|LessThan8~17_cout ));
// synopsys translate_off
defparam \C3|LessThan8~17 .lut_mask = 16'h002B;
defparam \C3|LessThan8~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y18_N22
fiftyfivenm_lcell_comb \C3|LessThan8~18 (
// Equation(s):
// \C3|LessThan8~18_combout  = (\C1|VPOS [9] & ((\C3|LessThan8~17_cout ) # (\C3|Add1~1_combout ))) # (!\C1|VPOS [9] & (\C3|LessThan8~17_cout  & \C3|Add1~1_combout ))

	.dataa(\C1|VPOS [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(\C3|Add1~1_combout ),
	.cin(\C3|LessThan8~17_cout ),
	.combout(\C3|LessThan8~18_combout ),
	.cout());
// synopsys translate_off
defparam \C3|LessThan8~18 .lut_mask = 16'hFAA0;
defparam \C3|LessThan8~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y18_N0
fiftyfivenm_lcell_comb \C3|LessThan8~20 (
// Equation(s):
// \C3|LessThan8~20_combout  = (\C3|Add1~6_combout  & (\C3|LessThan8~18_combout  & !POSY[10])) # (!\C3|Add1~6_combout  & ((\C3|LessThan8~18_combout ) # (!POSY[10])))

	.dataa(gnd),
	.datab(\C3|Add1~6_combout ),
	.datac(\C3|LessThan8~18_combout ),
	.datad(POSY[10]),
	.cin(gnd),
	.combout(\C3|LessThan8~20_combout ),
	.cout());
// synopsys translate_off
defparam \C3|LessThan8~20 .lut_mask = 16'h30F3;
defparam \C3|LessThan8~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y19_N20
fiftyfivenm_lcell_comb \C3|g3~1 (
// Equation(s):
// \C3|g3~1_combout  = (!\C3|Add2~18_combout  & (\C3|g3~0_combout  & (\C4|g4~1_combout  & \C3|LessThan8~20_combout )))

	.dataa(\C3|Add2~18_combout ),
	.datab(\C3|g3~0_combout ),
	.datac(\C4|g4~1_combout ),
	.datad(\C3|LessThan8~20_combout ),
	.cin(gnd),
	.combout(\C3|g3~1_combout ),
	.cout());
// synopsys translate_off
defparam \C3|g3~1 .lut_mask = 16'h4000;
defparam \C3|g3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y19_N22
fiftyfivenm_lcell_comb \C3|g3~2 (
// Equation(s):
// \C3|g3~2_combout  = (!\C1|process_0~12_combout  & ((\C3|g3~1_combout ) # ((\C2|G2~2_combout  & !\C2|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~10_combout ))))

	.dataa(\C1|process_0~12_combout ),
	.datab(\C2|G2~2_combout ),
	.datac(\C2|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~10_combout ),
	.datad(\C3|g3~1_combout ),
	.cin(gnd),
	.combout(\C3|g3~2_combout ),
	.cout());
// synopsys translate_off
defparam \C3|g3~2 .lut_mask = 16'h5504;
defparam \C3|g3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y19_N23
dffeas \C3|g3[0] (
	.clk(\C|altpll_0|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(\C3|g3~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\C2|G2[0]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\C3|g3 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \C3|g3[0] .is_wysiwyg = "true";
defparam \C3|g3[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y19_N12
fiftyfivenm_lcell_comb \C3|g3~3 (
// Equation(s):
// \C3|g3~3_combout  = (!\C1|process_0~12_combout  & ((\C3|g3~1_combout ) # ((!\C2|Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~10_combout  & \C2|G2~2_combout ))))

	.dataa(\C2|Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~10_combout ),
	.datab(\C2|G2~2_combout ),
	.datac(\C1|process_0~12_combout ),
	.datad(\C3|g3~1_combout ),
	.cin(gnd),
	.combout(\C3|g3~3_combout ),
	.cout());
// synopsys translate_off
defparam \C3|g3~3 .lut_mask = 16'h0F04;
defparam \C3|g3~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y19_N13
dffeas \C3|g3[1] (
	.clk(\C|altpll_0|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(\C3|g3~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\C2|G2[0]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\C3|g3 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \C3|g3[1] .is_wysiwyg = "true";
defparam \C3|g3[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y19_N6
fiftyfivenm_lcell_comb \C3|g3~4 (
// Equation(s):
// \C3|g3~4_combout  = (!\C1|process_0~12_combout  & ((\C3|g3~1_combout ) # ((!\C2|Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~10_combout  & \C2|G2~2_combout ))))

	.dataa(\C2|Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~10_combout ),
	.datab(\C2|G2~2_combout ),
	.datac(\C1|process_0~12_combout ),
	.datad(\C3|g3~1_combout ),
	.cin(gnd),
	.combout(\C3|g3~4_combout ),
	.cout());
// synopsys translate_off
defparam \C3|g3~4 .lut_mask = 16'h0F04;
defparam \C3|g3~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y19_N7
dffeas \C3|g3[2] (
	.clk(\C|altpll_0|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(\C3|g3~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\C2|G2[0]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\C3|g3 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \C3|g3[2] .is_wysiwyg = "true";
defparam \C3|g3[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y19_N18
fiftyfivenm_lcell_comb \C4|g4~2 (
// Equation(s):
// \C4|g4~2_combout  = (!\C3|Add2~18_combout  & (\C4|g4~0_combout  & (\C4|g4~1_combout  & \C3|LessThan8~20_combout )))

	.dataa(\C3|Add2~18_combout ),
	.datab(\C4|g4~0_combout ),
	.datac(\C4|g4~1_combout ),
	.datad(\C3|LessThan8~20_combout ),
	.cin(gnd),
	.combout(\C4|g4~2_combout ),
	.cout());
// synopsys translate_off
defparam \C4|g4~2 .lut_mask = 16'h4000;
defparam \C4|g4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y19_N8
fiftyfivenm_lcell_comb \C4|g4~3 (
// Equation(s):
// \C4|g4~3_combout  = (!\C1|process_0~12_combout  & ((\C4|g4~2_combout ) # ((\C2|G2~2_combout  & !\C2|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~10_combout ))))

	.dataa(\C1|process_0~12_combout ),
	.datab(\C2|G2~2_combout ),
	.datac(\C2|Div0|auto_generated|divider|divider|add_sub_9_result_int[7]~10_combout ),
	.datad(\C4|g4~2_combout ),
	.cin(gnd),
	.combout(\C4|g4~3_combout ),
	.cout());
// synopsys translate_off
defparam \C4|g4~3 .lut_mask = 16'h5504;
defparam \C4|g4~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y19_N9
dffeas \C4|g4[0] (
	.clk(\C|altpll_0|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(\C4|g4~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\C2|G2[0]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\C4|g4 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \C4|g4[0] .is_wysiwyg = "true";
defparam \C4|g4[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y19_N14
fiftyfivenm_lcell_comb \C4|g4~4 (
// Equation(s):
// \C4|g4~4_combout  = (!\C1|process_0~12_combout  & ((\C4|g4~2_combout ) # ((!\C2|Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~10_combout  & \C2|G2~2_combout ))))

	.dataa(\C2|Div0|auto_generated|divider|divider|add_sub_8_result_int[7]~10_combout ),
	.datab(\C2|G2~2_combout ),
	.datac(\C1|process_0~12_combout ),
	.datad(\C4|g4~2_combout ),
	.cin(gnd),
	.combout(\C4|g4~4_combout ),
	.cout());
// synopsys translate_off
defparam \C4|g4~4 .lut_mask = 16'h0F04;
defparam \C4|g4~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y19_N15
dffeas \C4|g4[1] (
	.clk(\C|altpll_0|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(\C4|g4~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\C2|G2[0]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\C4|g4 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \C4|g4[1] .is_wysiwyg = "true";
defparam \C4|g4[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y19_N24
fiftyfivenm_lcell_comb \C4|g4~5 (
// Equation(s):
// \C4|g4~5_combout  = (!\C1|process_0~12_combout  & ((\C4|g4~2_combout ) # ((!\C2|Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~10_combout  & \C2|G2~2_combout ))))

	.dataa(\C2|Div0|auto_generated|divider|divider|add_sub_7_result_int[7]~10_combout ),
	.datab(\C2|G2~2_combout ),
	.datac(\C1|process_0~12_combout ),
	.datad(\C4|g4~2_combout ),
	.cin(gnd),
	.combout(\C4|g4~5_combout ),
	.cout());
// synopsys translate_off
defparam \C4|g4~5 .lut_mask = 16'h0F04;
defparam \C4|g4~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y19_N25
dffeas \C4|g4[2] (
	.clk(\C|altpll_0|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(\C4|g4~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\C2|G2[0]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\C4|g4 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \C4|g4[2] .is_wysiwyg = "true";
defparam \C4|g4[2] .power_up = "low";
// synopsys translate_on

// Location: M9K_X53_Y21_N0
fiftyfivenm_ram_block \c0|altsyncram_component|auto_generated|ram_block1a16 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\C|altpll_0|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\c0|altsyncram_component|auto_generated|rden_decode|w_anode435w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\C1|address [12],\C1|address [11],\C1|address [10],\C1|address [9],\C1|address [8],\C1|address [7],\C1|address [6],\C1|address [5],\C1|address [4],\C1|address [3],\C1|address [2],\C1|address [1],\C1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\c0|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \c0|altsyncram_component|auto_generated|ram_block1a16 .clk0_core_clock_enable = "ena0";
defparam \c0|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \c0|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \c0|altsyncram_component|auto_generated|ram_block1a16 .init_file = "../../../Users/Marcin/Documents/MATLAB/logo.mif";
defparam \c0|altsyncram_component|auto_generated|ram_block1a16 .init_file_layout = "port_a";
defparam \c0|altsyncram_component|auto_generated|ram_block1a16 .logical_ram_name = "rom2:c0|altsyncram:altsyncram_component|altsyncram_1qt3:auto_generated|ALTSYNCRAM";
defparam \c0|altsyncram_component|auto_generated|ram_block1a16 .operation_mode = "rom";
defparam \c0|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \c0|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_width = 13;
defparam \c0|altsyncram_component|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \c0|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \c0|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clock = "clock0";
defparam \c0|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_width = 1;
defparam \c0|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \c0|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_bit_number = 0;
defparam \c0|altsyncram_component|auto_generated|ram_block1a16 .port_a_last_address = 8191;
defparam \c0|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 65536;
defparam \c0|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_width = 8;
defparam \c0|altsyncram_component|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \c0|altsyncram_component|auto_generated|ram_block1a16 .port_a_write_enable_clock = "none";
defparam \c0|altsyncram_component|auto_generated|ram_block1a16 .port_b_address_width = 13;
defparam \c0|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_width = 1;
defparam \c0|altsyncram_component|auto_generated|ram_block1a16 .ram_block_type = "M9K";
defparam \c0|altsyncram_component|auto_generated|ram_block1a16 .mem_init3 = 2048'h36CEC0001FFFFFFFFF800039C09DFFDE4DEBFD764F7FF7827B80003FFFFFFFFF00007DFFF7FFFDFB67796FDFFFFBFFCF00007FFFFFFFFE0000FC7F9FFFAFF6ECEEDFEBFFF8FC7E0000FFFFFFFFFC0001FF01FFFF4F9BEAFECF97FFFF07FC0001FFFFFFFFF80003FFFFFFF8DF8FEE7E3F63FFFFFFF80003FFFFFFFFF00007FFFFFFF6377FBEFF7637FFFFFFF00007FFFFFFFFE0000FFFFFFFF76DF6FFDF6DDFFFFFFFE0000FFFFFFFFFC0001FFFFFE70F57FBFD7F57873FFFFFC0001FFFFFFFFF80003FFFFFBFEB1FF7FDFF1AFF7FFFFF80003FFFFFFFFF00007FFFE03FDF7FFFF7FF7DFE03FFFF00007FFFFFFFFE0000FFFE7FFFB7FBEFEFBFDBFFFDFFFE0000;
defparam \c0|altsyncram_component|auto_generated|ram_block1a16 .mem_init2 = 2048'hFFFFFFFFFC0001FFFBFFFF7EEDDDDDBBF7FFFDFFFC0001FFFFFFFFF80003FFF7FF00EFDB5B5B7EE03FFDFFF80003FFFFFFFFF00007FFEFFFBEDF7FD5FF7DBFFFFBFFF00007FFFFFFFFE0000FFF8FFFBDD9DBC7B7377BFFE3FFE0000FFFFFFFFFC0001FFDFFF81FB72FDFA76FC1FFFDFFC0001FFFFFFFFF80003FEFF80FFBADBFBF86BBFC07FCFF80003FFFFFFFFF00007FBFFFDFF9877FFFB0CFFBFFFEFF00007FFFFFFFFE0000FEFFFF07FEDEFEFF767FC1FFFEFE0000FFFFFFFFFC0001FBFFF3FFEEFDFDFFF3BFFE7FFDFC0001FFFFFFFFF80003F7FF9FFFEEF9F5FFEDFFFF3FFFF80003FFFFFFFFF00007F3F1BFF981F5DDFBC4CFFE8FE7F00007FFFFFFFF;
defparam \c0|altsyncram_component|auto_generated|ram_block1a16 .mem_init1 = 2048'hE0000FEFBF8FF07BDD7D739C1FE3FFEFE0000FFFFFFFFFC0001F7FF8FFBF67F9FAD9B7EFF8FFE7C0001FFFFFFFFF80003DFFEFFF7FF5FBF8F1BFDFFCFFF780003FFFFFFFFF000077FFBFF03FB3F7F3F77E0FFDFFF700007FFFFFFFFE0000FFFE33F7FE67EFFFEEFFDF18FFEE0000FFFFFFFFFC0001BFF79F9FFAEFDDFFFCFFCFCF7FEC0001FFFFFFFFF8000377FEF9BFF9FFBBBFBAFFB3CF7DD80003FFFFFFFFF000071EFBFF1FE3FF76BF73FC7FEFFC700007FFFFFFFFE0000F7FEFF9FFF37D6BF61FFF3FEFFDE0000FFFFFFFFFC0001DFFBFA7F031DF4F6CA17F4FEFFDC0001FFFFFFFFF800037FEF9DFF00CAF3FE703FF67FFFD80003FFFFFFFFF00006FFD;
defparam \c0|altsyncram_component|auto_generated|ram_block1a16 .mem_init0 = 2048'hCF3FD31DBE7E3E65FE71DFFB00007FFFFFFFFE0000BEF43B1F5FBE7EFEFBF1E3B85EFA0000FFFFFFFFFC00017BDEEF78FFBEFDFFF7E8F7BBDEF40001FFFFFFFFF80002EF7BFDDEFF7FFBFFFFEF77FBDEE80003FFFFFFFFF000053FEFF7F5FFDFF7FFBFD7F7FBFE900007FFFFFFFFE0000EFFFFDFABFE5FEFFEFFABF7F7FEE0000FFFFFFF8000001DFF7FBCD7FF1FADFDFFDBEDF5FDC000000FFFFE00000037FEEF73BFFFDAFB47FDB9DDEDFD8000000FFFFC0000007FFB9C0FA7FBE3D61FF6B81CDDFB0000001FFFF8000000BF7077BF33F5EFC3FFB9FDDC1DFA0000003FFFF00000017DDDDD7E9DEFDF9FFDDBF5DDDDF40000007FFFC0000001F77375F2CDEF;
// synopsys translate_on

// Location: M9K_X53_Y14_N0
fiftyfivenm_ram_block \c0|altsyncram_component|auto_generated|ram_block1a24 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\C|altpll_0|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\c0|altsyncram_component|auto_generated|rden_decode|w_anode446w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\C1|address [12],\C1|address [11],\C1|address [10],\C1|address [9],\C1|address [8],\C1|address [7],\C1|address [6],\C1|address [5],\C1|address [4],\C1|address [3],\C1|address [2],\C1|address [1],\C1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\c0|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \c0|altsyncram_component|auto_generated|ram_block1a24 .clk0_core_clock_enable = "ena0";
defparam \c0|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_offset_in_bits = 1;
defparam \c0|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_width_in_bits = 1;
defparam \c0|altsyncram_component|auto_generated|ram_block1a24 .init_file = "../../../Users/Marcin/Documents/MATLAB/logo.mif";
defparam \c0|altsyncram_component|auto_generated|ram_block1a24 .init_file_layout = "port_a";
defparam \c0|altsyncram_component|auto_generated|ram_block1a24 .logical_ram_name = "rom2:c0|altsyncram:altsyncram_component|altsyncram_1qt3:auto_generated|ALTSYNCRAM";
defparam \c0|altsyncram_component|auto_generated|ram_block1a24 .operation_mode = "rom";
defparam \c0|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_clear = "none";
defparam \c0|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_width = 13;
defparam \c0|altsyncram_component|auto_generated|ram_block1a24 .port_a_byte_enable_clock = "none";
defparam \c0|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clear = "none";
defparam \c0|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clock = "clock0";
defparam \c0|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_width = 1;
defparam \c0|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_address = 0;
defparam \c0|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_bit_number = 0;
defparam \c0|altsyncram_component|auto_generated|ram_block1a24 .port_a_last_address = 8191;
defparam \c0|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_depth = 65536;
defparam \c0|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_width = 8;
defparam \c0|altsyncram_component|auto_generated|ram_block1a24 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \c0|altsyncram_component|auto_generated|ram_block1a24 .port_a_write_enable_clock = "none";
defparam \c0|altsyncram_component|auto_generated|ram_block1a24 .port_b_address_width = 13;
defparam \c0|altsyncram_component|auto_generated|ram_block1a24 .port_b_data_width = 1;
defparam \c0|altsyncram_component|auto_generated|ram_block1a24 .ram_block_type = "M9K";
defparam \c0|altsyncram_component|auto_generated|ram_block1a24 .mem_init3 = 2048'h003000001FFF6EFF6FFFE0FE1CFA0A0FFFD7FBFBFFC000007000007FFDBEDDBFFFC1FC19F6161FFFD76FB7FFC00001E00001FFF7FFFEFFFF83F833CC0C1FFFF7FFB7FFC00003C0000FFFEDFFEBFFFF07F06F98183FFFB7FF6FFFE0000780001FFFB7FFAFFFFE0FF09F30307FFFB7FF6FFFC0000F80003FFF6FFEDFFFFC1FE13EE0E0FFFFAFFEDFFF80003F00007FFFBFFD7FFFF83FC079E1E1FFFFAFFEDFFF00007E00007FFB7FF5C07FF07F81F3C3C1FF077FFDBFFC0000FC0000FFF7FFE8FF9FE0FF03E78383E7F95FBDFFF80001FC0001FFDBB7A710DDC0FF07DF07073C1EFDBB7FF00007F80003FFB6FF73FE78001E0FBE0E0D9FE7BFB6FFE0000FF00003;
defparam \c0|altsyncram_component|auto_generated|ram_block1a24 .mem_init2 = 2048'hFF7DFD9FFF7FFFFFFFFFFFE6FFFB7F77FF80001FE00007FFBFBAFFFF5FFFFFFFFFFFDFFFFF6FEDFF00003FE0000FFB7CFFFFFF5FFFFFFFFFFF7FFFFAE7DBFE0000FFC0001FF6FFD7C3FFDFFFFFFFFFFDFF3CFFFFB7FC0001FF80001FEFFFAEFEFEFFFFFFFFFFFEFDFE75FFAFF00003FF00000037FFF3077EBFFFFFFFFFEBECE36BFF60000007FF0000006FFD59FB7FFFFFFFFFFFF7F7FB77FEC000001FFE000000DFFAAFFB7D7FFFFFFFFFDF5FFB57FD8000003FFC000001BFF6BFFB7F7FFFFFFBCABD7FFAAFFB0000007FF800000373FB7FFAFBFFFFFFFFFFFAFFFA5E76000000FFF8000006DBF5FFFBF087C0007C31FBFFF4BB6C000003FFF000000DFBCBFF;
defparam \c0|altsyncram_component|auto_generated|ram_block1a24 .mem_init1 = 2048'hF5FE38FFFF8E3FD7FFFD6FD8000007FFE000001FF697FFFE33F6FFFEDF98AFFFEADFB000000FFFC0000036DE10FFFB5DEDFFFDBDD67FF861DB6000001FFFC000006F7BFE7FCF3DD5FFF5779E7FCFFCDEC000007FFF800000DFDF1F3F9E7B79FFCF6F3CFF7C3EFD800000FFFF000001BF7337BF3EE1F7FFDF0EF9FDCECEFB000001FFFE0000037DDFBBBFBEEF90004FBBEFF77EEEF6000003FFFE000006F777FB7F8FFEAFBECFFE3FDBDFEEEC00000FFFFC00000DEDEFFB7FE7F7DF78E7F3FFBFBFEDF000001FFFF800000FB7FDFBFFF3EFFEFBEF9FFEDFF7EF6000003FFFF000001B7FDFF6FFF7DFFDFFDF7FFDFF5FDAC000007FFFF0000035BFFFFDFFFF9F7B;
defparam \c0|altsyncram_component|auto_generated|ram_block1a24 .mem_init0 = 2048'hDFBFFFFAFFFFF5800001FFFFFFF0003B5B7DABFFEF6EE3BE7BFFFDEDB6A60007FFFFFFFFE00066FDF79FFFDEC5AB46F7FFFBE7DE6C000FFFFFFFFFC000CDF3FFBFFC3D61DAB5E1FFB7CFFEB8001FFFFFFFFF8000D9F75F7FFB79F7BCF3DBFF77FD7960003FFFFFFFFF0001D475C6BFF773FF7FE777FFD9E789C0007FFFFFFFFE0001AFF7FF7FEF6FFE7FEDEFFEBFCFF30000FFFFFFFFFC0001BFDBF6FFDF5EDB5FD7DFFDFF6FEE0001FFFFFFFFF800039F7FFBFEB77C2F279DAFFB7DFFB80003FFFFFFFFF000039EFFB7FB7EFF3F3FBF6FFB7BFEE00007FFFFFFFFE0000B9DFEDFF7EDFFFEFF6DDFFF7FFBA0000FFFFFFFFFC0001BDDB37FEF9FEDFFBFCFBFF7;
// synopsys translate_on

// Location: LCCOMB_X42_Y21_N26
fiftyfivenm_lcell_comb \C1|b~0 (
// Equation(s):
// \C1|b~0_combout  = (\c0|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\c0|altsyncram_component|auto_generated|ram_block1a24~portadataout )) # (!\c0|altsyncram_component|auto_generated|out_address_reg_a [1]))) # 
// (!\c0|altsyncram_component|auto_generated|out_address_reg_a [0] & (\c0|altsyncram_component|auto_generated|out_address_reg_a [1] & (\c0|altsyncram_component|auto_generated|ram_block1a16~portadataout )))

	.dataa(\c0|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(\c0|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(\c0|altsyncram_component|auto_generated|ram_block1a16~portadataout ),
	.datad(\c0|altsyncram_component|auto_generated|ram_block1a24~portadataout ),
	.cin(gnd),
	.combout(\C1|b~0_combout ),
	.cout());
// synopsys translate_off
defparam \C1|b~0 .lut_mask = 16'hEA62;
defparam \C1|b~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X33_Y21_N0
fiftyfivenm_ram_block \c0|altsyncram_component|auto_generated|ram_block1a8 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\C|altpll_0|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\c0|altsyncram_component|auto_generated|rden_decode|w_anode424w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\C1|address [12],\C1|address [11],\C1|address [10],\C1|address [9],\C1|address [8],\C1|address [7],\C1|address [6],\C1|address [5],\C1|address [4],\C1|address [3],\C1|address [2],\C1|address [1],\C1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\c0|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \c0|altsyncram_component|auto_generated|ram_block1a8 .clk0_core_clock_enable = "ena0";
defparam \c0|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \c0|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \c0|altsyncram_component|auto_generated|ram_block1a8 .init_file = "../../../Users/Marcin/Documents/MATLAB/logo.mif";
defparam \c0|altsyncram_component|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \c0|altsyncram_component|auto_generated|ram_block1a8 .logical_ram_name = "rom2:c0|altsyncram:altsyncram_component|altsyncram_1qt3:auto_generated|ALTSYNCRAM";
defparam \c0|altsyncram_component|auto_generated|ram_block1a8 .operation_mode = "rom";
defparam \c0|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \c0|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_width = 13;
defparam \c0|altsyncram_component|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \c0|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \c0|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clock = "clock0";
defparam \c0|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \c0|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \c0|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_bit_number = 0;
defparam \c0|altsyncram_component|auto_generated|ram_block1a8 .port_a_last_address = 8191;
defparam \c0|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 65536;
defparam \c0|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_width = 8;
defparam \c0|altsyncram_component|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \c0|altsyncram_component|auto_generated|ram_block1a8 .port_a_write_enable_clock = "none";
defparam \c0|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_width = 13;
defparam \c0|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \c0|altsyncram_component|auto_generated|ram_block1a8 .ram_block_type = "M9K";
defparam \c0|altsyncram_component|auto_generated|ram_block1a8 .mem_init3 = 2048'h7F7DFE6BFDF9DDF80000007FFF80000003DDCFDBCEEDDAEEFBDBB9EDF5FDE0000000FFFF000000077F5F7738DBDBDDEFBE39DDF7FBC0000001FFFE00000004EFBDE0E5F7B7BF5FFD7839EBB940000003FFF80000003BFB63B9FBFF2F7D7FFB73B9DBF980000003FFF000000077EC8EEF7FFE9975FBF76BBCBBF700000007FFE0000000FFBBDFADDFFDAF61FFF7FBF7BBEE0000000FFFC0000001BFEF7EDF7B7BBEAFF6E7FF7FB7EC0000001FFF000000037DFEFDB8EDFF7EDFF7F7F7EF77D80000001FFE00000005F77FF725B7FFFF7FF7D2F7DF7FF00000003FFC0000000BFFF7DFBBDFFFB7FFF7BAF7FEEFA00000007FF800000017BBEF3BF57FF77BFFED7E;
defparam \c0|altsyncram_component|auto_generated|ram_block1a8 .mem_init2 = 2048'hE7BEEF40000000FFE00000002FFFDCEFEAFFEEF7FFEEFFE77FDE80000000FFC0000FFFDDFFB1FF9BFFDA7FFFDCFDCEFFDDFFF80001FF80003FFFB3FF07FED7FDEEFFFFD7FFC1FF9BFFF80003FF00007FFF8FFDEFDDDFFA5FBFFFDDDFBFFF8FFFF00007FC0000FFFFDFFBFF777FF67F7FFFDFDF7BFFFFFFE00007F80001FFFFBFEF7EFDFFF6FE3FFFDBBFFFFEFFFFC0000FF00007FFFF7FDEFBBFFFEDFB9FFFBFBEF7FDFFFFC0001FE0000FFFFFFFFDE7EFFFDFF8DFFFB73DFFFBFFFF80003F80001FFFFBFEFBADBFFFFFE8DFFFFEBBEFFFFFFF00003F00003FFFF7FFF67F7FFFBFECFFFF6D77DFF7FFFE00007E0000FFFFEF77E37DFFFE7FEDBFFF7F0FFFEFFF;
defparam \c0|altsyncram_component|auto_generated|ram_block1a8 .mem_init1 = 2048'hFE0000FC0001FFFFDEFFBEFFFFFBFFEDBFFEFBFFBBDFFFFC0001F00003FFFFBFFF7DEFFFFBFFEEAFFEF7DFF7BFFFF80001E00007FFFF77FFFBBFFFF7F9FFDFFDEFBFFF7FFFF00003C00003FFFEEFFBF77FFFBFF73FBFFDDFFFEEFFFF800007800003FFFE9FF7EDFFFE4F623FFFF9BF7FCBFFFE00000E000003FFF8BFFFC3FFFE7F8099FFF87FFFA3FFF800000C000001FFE0FFFF77FFFDFFE77FFFF6FFFF03FFC0000018000001FF01FFFEDFFFFE0FF8FFFFFEFDFE01FF00000030000000FC03FFFDBFFFE698C3FFFFEDFFFC01F800000040000000F007FFFFFFFFDC1187FFFFDBFFF801E000000040000000400FFFEDFFFFF8630FFFFFFFFFF00100000001E0;
defparam \c0|altsyncram_component|auto_generated|ram_block1a8 .mem_init0 = 2048'h000000000FFFDBFFFFEC7E6FFFFFB7FFE0000000000FE0000000001FFFBFFFFFFDFDF7FFFF6FFFC0000000003FF0000000003BFFFFFFFEF5FDEFFFFFDFFB8000000001FFF00000000077FFBFFFFFBDDAEFFFFFFFF60000000007FFF8000000004FBF7FFFF66FACDFFFFDFFE4000000003FFFF8000000001F7EFFFFFBF8EADFFFFBF7C000000000FFFFFC000000003EFFFFFFB7B7BDBFFFF7EF8000000003FFFFFC000000007DFFFFFF8FAE68FFFFEFDF000000001FFFFFFC00000000FBE3FFFFA1BB0FFFFF9FBE000000007FFFFFFE00000001EFC3FFFFFB7EDFFFFE3F7C00000003FFFFFFFE00000003DF81FFFE30F18FFFF03EF80000000FFFFFFFFF000000;
// synopsys translate_on

// Location: LCCOMB_X41_Y21_N20
fiftyfivenm_lcell_comb \C1|b~1 (
// Equation(s):
// \C1|b~1_combout  = (\c0|altsyncram_component|auto_generated|out_address_reg_a [2]) # ((\C1|b~0_combout  & ((\c0|altsyncram_component|auto_generated|out_address_reg_a [1]) # (\c0|altsyncram_component|auto_generated|ram_block1a8~portadataout ))) # 
// (!\C1|b~0_combout  & (!\c0|altsyncram_component|auto_generated|out_address_reg_a [1])))

	.dataa(\C1|b~0_combout ),
	.datab(\c0|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(\c0|altsyncram_component|auto_generated|ram_block1a8~portadataout ),
	.datad(\c0|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.cin(gnd),
	.combout(\C1|b~1_combout ),
	.cout());
// synopsys translate_off
defparam \C1|b~1 .lut_mask = 16'hFFB9;
defparam \C1|b~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X53_Y31_N0
fiftyfivenm_ram_block \c0|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\C|altpll_0|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\c0|altsyncram_component|auto_generated|rden_decode|w_anode406w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\C1|address [12],\C1|address [11],\C1|address [10],\C1|address [9],\C1|address [8],\C1|address [7],\C1|address [6],\C1|address [5],\C1|address [4],\C1|address [3],\C1|address [2],\C1|address [1],\C1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\c0|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \c0|altsyncram_component|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \c0|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \c0|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \c0|altsyncram_component|auto_generated|ram_block1a0 .init_file = "../../../Users/Marcin/Documents/MATLAB/logo.mif";
defparam \c0|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \c0|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "rom2:c0|altsyncram:altsyncram_component|altsyncram_1qt3:auto_generated|ALTSYNCRAM";
defparam \c0|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \c0|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \c0|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \c0|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \c0|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \c0|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "clock0";
defparam \c0|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \c0|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \c0|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \c0|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \c0|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 65536;
defparam \c0|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \c0|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \c0|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \c0|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \c0|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \c0|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \c0|altsyncram_component|auto_generated|ram_block1a0 .mem_init3 = 2048'h07BF01FFFFDFDCFFFFC07CF00000007FFFFFFFFF0000000F7E01FFFFFD7FFFFF00F9C0000001FFFFFFFFFF8000000E7C00FFFFEFBFFFF801F38000000FFFFFFFFFFF80000008F800FFFFDFFFFFE003E20000003FFFFFFFFFFFC0006001F0007FFFBEFFFF0007C0030001FFFFFFFFFFFFC001E003E0007FFFFBFFFC000F800F0007FFFFFFFFFFFFE00FF007C0003FFFBFFFE0001E007F803FFFFFFFFFFFFFE03FF00780003FFFFFFF80003C01FF80FFFFFFFFFFFFFFE0FFF80F00003FFFFFFE0000780FFF83FFFFFFFFFFFFFFF3FFF80C00003FFFFFF80000E03FFFDFFFFFFFFFFFFFFFFFFFF80800007FFFFFF0000080FFFFFFFFFFFFFFFFFFFFFFFFFC000000;
defparam \c0|altsyncram_component|auto_generated|ram_block1a0 .mem_init2 = 2048'hFFFFFFE0000007FFFFFFFFFFFFFFFFFFFFFFFFFC000003FFFFFFE000001FFFFFFFFFFFFFFFFFFFFFFFFFFE000007FFFFFFC00000FFFFFFFFFFFFFFFFFFFFFFFFFFFE00000FFFFFFF800003FFFFFFFFFFFFFFFFFFFFFFFFFFFE00000FFFFFFE00000FFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000FFFFFF800007FFFFFFFFFFFFFFFFFFFFFFFFFFFFC000007FFFFC000007FFFFFFFFFFFFFFFFFFFFFFFFFFFF8000007FFFF000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000003FFF8000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000001FFC0000001FFFFFFFFFFFFFFFFFFFFFFFFFFFF80000001FF00000003FFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000F80000;
defparam \c0|altsyncram_component|auto_generated|ram_block1a0 .mem_init1 = 2048'h0007FFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000E00000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000007FFFFFFFFF;
defparam \c0|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X53_Y28_N0
fiftyfivenm_ram_block \c0|altsyncram_component|auto_generated|ram_block1a40 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\C|altpll_0|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\c0|altsyncram_component|auto_generated|rden_decode|w_anode468w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\C1|address [12],\C1|address [11],\C1|address [10],\C1|address [9],\C1|address [8],\C1|address [7],\C1|address [6],\C1|address [5],\C1|address [4],\C1|address [3],\C1|address [2],\C1|address [1],\C1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\c0|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \c0|altsyncram_component|auto_generated|ram_block1a40 .clk0_core_clock_enable = "ena0";
defparam \c0|altsyncram_component|auto_generated|ram_block1a40 .data_interleave_offset_in_bits = 1;
defparam \c0|altsyncram_component|auto_generated|ram_block1a40 .data_interleave_width_in_bits = 1;
defparam \c0|altsyncram_component|auto_generated|ram_block1a40 .init_file = "../../../Users/Marcin/Documents/MATLAB/logo.mif";
defparam \c0|altsyncram_component|auto_generated|ram_block1a40 .init_file_layout = "port_a";
defparam \c0|altsyncram_component|auto_generated|ram_block1a40 .logical_ram_name = "rom2:c0|altsyncram:altsyncram_component|altsyncram_1qt3:auto_generated|ALTSYNCRAM";
defparam \c0|altsyncram_component|auto_generated|ram_block1a40 .operation_mode = "rom";
defparam \c0|altsyncram_component|auto_generated|ram_block1a40 .port_a_address_clear = "none";
defparam \c0|altsyncram_component|auto_generated|ram_block1a40 .port_a_address_width = 13;
defparam \c0|altsyncram_component|auto_generated|ram_block1a40 .port_a_byte_enable_clock = "none";
defparam \c0|altsyncram_component|auto_generated|ram_block1a40 .port_a_data_out_clear = "none";
defparam \c0|altsyncram_component|auto_generated|ram_block1a40 .port_a_data_out_clock = "clock0";
defparam \c0|altsyncram_component|auto_generated|ram_block1a40 .port_a_data_width = 1;
defparam \c0|altsyncram_component|auto_generated|ram_block1a40 .port_a_first_address = 0;
defparam \c0|altsyncram_component|auto_generated|ram_block1a40 .port_a_first_bit_number = 0;
defparam \c0|altsyncram_component|auto_generated|ram_block1a40 .port_a_last_address = 8191;
defparam \c0|altsyncram_component|auto_generated|ram_block1a40 .port_a_logical_ram_depth = 65536;
defparam \c0|altsyncram_component|auto_generated|ram_block1a40 .port_a_logical_ram_width = 8;
defparam \c0|altsyncram_component|auto_generated|ram_block1a40 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \c0|altsyncram_component|auto_generated|ram_block1a40 .port_a_write_enable_clock = "none";
defparam \c0|altsyncram_component|auto_generated|ram_block1a40 .port_b_address_width = 13;
defparam \c0|altsyncram_component|auto_generated|ram_block1a40 .port_b_data_width = 1;
defparam \c0|altsyncram_component|auto_generated|ram_block1a40 .ram_block_type = "M9K";
defparam \c0|altsyncram_component|auto_generated|ram_block1a40 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \c0|altsyncram_component|auto_generated|ram_block1a40 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \c0|altsyncram_component|auto_generated|ram_block1a40 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8003FFFFFFFFFFFFFFFFFFFF;
defparam \c0|altsyncram_component|auto_generated|ram_block1a40 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFC0001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000FFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X73_Y25_N0
fiftyfivenm_ram_block \c0|altsyncram_component|auto_generated|ram_block1a56 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\C|altpll_0|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\c0|altsyncram_component|auto_generated|rden_decode|w_anode490w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\C1|address [12],\C1|address [11],\C1|address [10],\C1|address [9],\C1|address [8],\C1|address [7],\C1|address [6],\C1|address [5],\C1|address [4],\C1|address [3],\C1|address [2],\C1|address [1],\C1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\c0|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \c0|altsyncram_component|auto_generated|ram_block1a56 .clk0_core_clock_enable = "ena0";
defparam \c0|altsyncram_component|auto_generated|ram_block1a56 .data_interleave_offset_in_bits = 1;
defparam \c0|altsyncram_component|auto_generated|ram_block1a56 .data_interleave_width_in_bits = 1;
defparam \c0|altsyncram_component|auto_generated|ram_block1a56 .init_file = "../../../Users/Marcin/Documents/MATLAB/logo.mif";
defparam \c0|altsyncram_component|auto_generated|ram_block1a56 .init_file_layout = "port_a";
defparam \c0|altsyncram_component|auto_generated|ram_block1a56 .logical_ram_name = "rom2:c0|altsyncram:altsyncram_component|altsyncram_1qt3:auto_generated|ALTSYNCRAM";
defparam \c0|altsyncram_component|auto_generated|ram_block1a56 .operation_mode = "rom";
defparam \c0|altsyncram_component|auto_generated|ram_block1a56 .port_a_address_clear = "none";
defparam \c0|altsyncram_component|auto_generated|ram_block1a56 .port_a_address_width = 13;
defparam \c0|altsyncram_component|auto_generated|ram_block1a56 .port_a_byte_enable_clock = "none";
defparam \c0|altsyncram_component|auto_generated|ram_block1a56 .port_a_data_out_clear = "none";
defparam \c0|altsyncram_component|auto_generated|ram_block1a56 .port_a_data_out_clock = "clock0";
defparam \c0|altsyncram_component|auto_generated|ram_block1a56 .port_a_data_width = 1;
defparam \c0|altsyncram_component|auto_generated|ram_block1a56 .port_a_first_address = 0;
defparam \c0|altsyncram_component|auto_generated|ram_block1a56 .port_a_first_bit_number = 0;
defparam \c0|altsyncram_component|auto_generated|ram_block1a56 .port_a_last_address = 8191;
defparam \c0|altsyncram_component|auto_generated|ram_block1a56 .port_a_logical_ram_depth = 65536;
defparam \c0|altsyncram_component|auto_generated|ram_block1a56 .port_a_logical_ram_width = 8;
defparam \c0|altsyncram_component|auto_generated|ram_block1a56 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \c0|altsyncram_component|auto_generated|ram_block1a56 .port_a_write_enable_clock = "none";
defparam \c0|altsyncram_component|auto_generated|ram_block1a56 .port_b_address_width = 13;
defparam \c0|altsyncram_component|auto_generated|ram_block1a56 .port_b_data_width = 1;
defparam \c0|altsyncram_component|auto_generated|ram_block1a56 .ram_block_type = "M9K";
defparam \c0|altsyncram_component|auto_generated|ram_block1a56 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \c0|altsyncram_component|auto_generated|ram_block1a56 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \c0|altsyncram_component|auto_generated|ram_block1a56 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \c0|altsyncram_component|auto_generated|ram_block1a56 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X42_Y21_N28
fiftyfivenm_lcell_comb \C1|b~2 (
// Equation(s):
// \C1|b~2_combout  = (\c0|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\c0|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\c0|altsyncram_component|auto_generated|ram_block1a56~portadataout ))) # 
// (!\c0|altsyncram_component|auto_generated|out_address_reg_a [1] & (\c0|altsyncram_component|auto_generated|ram_block1a40~portadataout )))) # (!\c0|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\c0|altsyncram_component|auto_generated|out_address_reg_a [1]))

	.dataa(\c0|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datab(\c0|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datac(\c0|altsyncram_component|auto_generated|ram_block1a40~portadataout ),
	.datad(\c0|altsyncram_component|auto_generated|ram_block1a56~portadataout ),
	.cin(gnd),
	.combout(\C1|b~2_combout ),
	.cout());
// synopsys translate_off
defparam \C1|b~2 .lut_mask = 16'hEC64;
defparam \C1|b~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X53_Y10_N0
fiftyfivenm_ram_block \c0|altsyncram_component|auto_generated|ram_block1a48 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\C|altpll_0|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\c0|altsyncram_component|auto_generated|rden_decode|w_anode479w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\C1|address [12],\C1|address [11],\C1|address [10],\C1|address [9],\C1|address [8],\C1|address [7],\C1|address [6],\C1|address [5],\C1|address [4],\C1|address [3],\C1|address [2],\C1|address [1],\C1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\c0|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \c0|altsyncram_component|auto_generated|ram_block1a48 .clk0_core_clock_enable = "ena0";
defparam \c0|altsyncram_component|auto_generated|ram_block1a48 .data_interleave_offset_in_bits = 1;
defparam \c0|altsyncram_component|auto_generated|ram_block1a48 .data_interleave_width_in_bits = 1;
defparam \c0|altsyncram_component|auto_generated|ram_block1a48 .init_file = "../../../Users/Marcin/Documents/MATLAB/logo.mif";
defparam \c0|altsyncram_component|auto_generated|ram_block1a48 .init_file_layout = "port_a";
defparam \c0|altsyncram_component|auto_generated|ram_block1a48 .logical_ram_name = "rom2:c0|altsyncram:altsyncram_component|altsyncram_1qt3:auto_generated|ALTSYNCRAM";
defparam \c0|altsyncram_component|auto_generated|ram_block1a48 .operation_mode = "rom";
defparam \c0|altsyncram_component|auto_generated|ram_block1a48 .port_a_address_clear = "none";
defparam \c0|altsyncram_component|auto_generated|ram_block1a48 .port_a_address_width = 13;
defparam \c0|altsyncram_component|auto_generated|ram_block1a48 .port_a_byte_enable_clock = "none";
defparam \c0|altsyncram_component|auto_generated|ram_block1a48 .port_a_data_out_clear = "none";
defparam \c0|altsyncram_component|auto_generated|ram_block1a48 .port_a_data_out_clock = "clock0";
defparam \c0|altsyncram_component|auto_generated|ram_block1a48 .port_a_data_width = 1;
defparam \c0|altsyncram_component|auto_generated|ram_block1a48 .port_a_first_address = 0;
defparam \c0|altsyncram_component|auto_generated|ram_block1a48 .port_a_first_bit_number = 0;
defparam \c0|altsyncram_component|auto_generated|ram_block1a48 .port_a_last_address = 8191;
defparam \c0|altsyncram_component|auto_generated|ram_block1a48 .port_a_logical_ram_depth = 65536;
defparam \c0|altsyncram_component|auto_generated|ram_block1a48 .port_a_logical_ram_width = 8;
defparam \c0|altsyncram_component|auto_generated|ram_block1a48 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \c0|altsyncram_component|auto_generated|ram_block1a48 .port_a_write_enable_clock = "none";
defparam \c0|altsyncram_component|auto_generated|ram_block1a48 .port_b_address_width = 13;
defparam \c0|altsyncram_component|auto_generated|ram_block1a48 .port_b_data_width = 1;
defparam \c0|altsyncram_component|auto_generated|ram_block1a48 .ram_block_type = "M9K";
defparam \c0|altsyncram_component|auto_generated|ram_block1a48 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \c0|altsyncram_component|auto_generated|ram_block1a48 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \c0|altsyncram_component|auto_generated|ram_block1a48 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \c0|altsyncram_component|auto_generated|ram_block1a48 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X41_Y21_N8
fiftyfivenm_lcell_comb \C1|b~4 (
// Equation(s):
// \C1|b~4_combout  = (\c0|altsyncram_component|auto_generated|out_address_reg_a [2] & (((\C1|b~2_combout  & \c0|altsyncram_component|auto_generated|ram_block1a48~portadataout )))) # (!\c0|altsyncram_component|auto_generated|out_address_reg_a [2] & 
// (\c0|altsyncram_component|auto_generated|ram_block1a0~portadataout ))

	.dataa(\c0|altsyncram_component|auto_generated|ram_block1a0~portadataout ),
	.datab(\C1|b~2_combout ),
	.datac(\c0|altsyncram_component|auto_generated|ram_block1a48~portadataout ),
	.datad(\c0|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.cin(gnd),
	.combout(\C1|b~4_combout ),
	.cout());
// synopsys translate_off
defparam \C1|b~4 .lut_mask = 16'hC0AA;
defparam \C1|b~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X73_Y28_N0
fiftyfivenm_ram_block \c0|altsyncram_component|auto_generated|ram_block1a32 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\C|altpll_0|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\c0|altsyncram_component|auto_generated|rden_decode|w_anode457w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\C1|address [12],\C1|address [11],\C1|address [10],\C1|address [9],\C1|address [8],\C1|address [7],\C1|address [6],\C1|address [5],\C1|address [4],\C1|address [3],\C1|address [2],\C1|address [1],\C1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\c0|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \c0|altsyncram_component|auto_generated|ram_block1a32 .clk0_core_clock_enable = "ena0";
defparam \c0|altsyncram_component|auto_generated|ram_block1a32 .data_interleave_offset_in_bits = 1;
defparam \c0|altsyncram_component|auto_generated|ram_block1a32 .data_interleave_width_in_bits = 1;
defparam \c0|altsyncram_component|auto_generated|ram_block1a32 .init_file = "../../../Users/Marcin/Documents/MATLAB/logo.mif";
defparam \c0|altsyncram_component|auto_generated|ram_block1a32 .init_file_layout = "port_a";
defparam \c0|altsyncram_component|auto_generated|ram_block1a32 .logical_ram_name = "rom2:c0|altsyncram:altsyncram_component|altsyncram_1qt3:auto_generated|ALTSYNCRAM";
defparam \c0|altsyncram_component|auto_generated|ram_block1a32 .operation_mode = "rom";
defparam \c0|altsyncram_component|auto_generated|ram_block1a32 .port_a_address_clear = "none";
defparam \c0|altsyncram_component|auto_generated|ram_block1a32 .port_a_address_width = 13;
defparam \c0|altsyncram_component|auto_generated|ram_block1a32 .port_a_byte_enable_clock = "none";
defparam \c0|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_out_clear = "none";
defparam \c0|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_out_clock = "clock0";
defparam \c0|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_width = 1;
defparam \c0|altsyncram_component|auto_generated|ram_block1a32 .port_a_first_address = 0;
defparam \c0|altsyncram_component|auto_generated|ram_block1a32 .port_a_first_bit_number = 0;
defparam \c0|altsyncram_component|auto_generated|ram_block1a32 .port_a_last_address = 8191;
defparam \c0|altsyncram_component|auto_generated|ram_block1a32 .port_a_logical_ram_depth = 65536;
defparam \c0|altsyncram_component|auto_generated|ram_block1a32 .port_a_logical_ram_width = 8;
defparam \c0|altsyncram_component|auto_generated|ram_block1a32 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \c0|altsyncram_component|auto_generated|ram_block1a32 .port_a_write_enable_clock = "none";
defparam \c0|altsyncram_component|auto_generated|ram_block1a32 .port_b_address_width = 13;
defparam \c0|altsyncram_component|auto_generated|ram_block1a32 .port_b_data_width = 1;
defparam \c0|altsyncram_component|auto_generated|ram_block1a32 .ram_block_type = "M9K";
defparam \c0|altsyncram_component|auto_generated|ram_block1a32 .mem_init3 = 2048'hFFFFFFFFC0000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000700000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000001F00000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000FF80000001FFFFFFFFFFFFFFFFFFFFFFFFFFFF80000003FF80000003FFFFFFFFFFFFFFFFFFFFFFFFFFFF8000001FFFC000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000FFFFE000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFE00;
defparam \c0|altsyncram_component|auto_generated|ram_block1a32 .mem_init2 = 2048'h0003FFFFE000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFE00001FFFFFF00000FFFFFFFFFFFFFFFFFFFFFFFFFFFFF000007FFFFFF000007FFFFFFFFFFFFFFFFFFFFFFFFFFFC00001FFFFFFF000007FFFFFFFFFFFFFFFFFFFFFFFFFFF000003FFFFFFE000007FFFFFFFFFFFFFFFFFFFFFFFFFF8000007C00003C000003FFFFFFFFFFFFFFFFFFFFFFFFFE0000000FFFFFC0000003FFFFFFFFFFFFFFFFFFFFFFFFF0000007FFD1FFFE000001FFFFFFFFFFFFFFFFFFFF9FFFC000007F87FFF07F800001FFFEFFFFFFFFFFFFFFFC1FFF00000FE3FFFFFFC7E00001FFF07FFFFFFFFFFFFFF01FF80000FEFFFF8FFFF9F80000FFC07FFFFFFFFFFFFFC01FE00007CFF7FEEFF;
defparam \c0|altsyncram_component|auto_generated|ram_block1a32 .mem_init1 = 2048'hDFE7C0000FF007FFFFFFFFFFFFE000F00003EFFFFFFFFFFFFBE000078003FFFFFFFFFFFF8000C0001F7FF77FBBFFDFFCF000060003FFFFFFFFFFFC000000007BFFEFFFAFFBBFFEF000000001FFFFFFFFFFF000000003DFFFEFFFFFFFFFFF7800000001FFFFFFFFFF800000000EFD7FFFFFFFFFFF5FBC00000000FFFFFFFFFE000000007BF77FFFFFFFFFFDDF9C00000000FFFFFFFFF000000001DFEFFFF87FF8FFFBFFDE000000007FFFFFFFC0000000077FDDFF3FC03FCFF77FCE000000007FFFFFFE000000001DFFC7F3C7FFF8F3F1FFEE000000003FFFFFF800000000FFFFFF79FFFFFF9CFFFFEE000000003FFFFFE000000003BFFFFB9FFFFFFFE77FFFEE;
defparam \c0|altsyncram_component|auto_generated|ram_block1a32 .mem_init0 = 2048'h000000001FFFFF000000000EF5FFDDFFFFFFFFFBBFF5EE000000001FFFFC000000003BDDFECFFFFFFFFFFDDFDDF6000000001FFFE000000000EFBFF770783F9F1F1EDFFFFE000000000FFF8000000003BF77DBE0F87F3E3E3F6F77EE000000000FFC0000000006FF1EDFC1F07E78383F6F1FEE0000000007F0000000001BFFFB7F83E0FDF0707FB7FFEE000000000780000000807FFFEDFF07C00060E0FFB7FFEC02000000020000000781DFFFEFFE0FC000C1C1FFB7FFEC0F000000020000001F8777FDBFFC1F83CF0381FFF7F9FC3F0000000C000000FF8DDBF6FFF83F079E0203FFD7EFDCFF80000018000003FFB77FDBFFF07E0F7C0407FFD7FDDBFF8000;
// synopsys translate_on

// Location: LCCOMB_X41_Y21_N18
fiftyfivenm_lcell_comb \C1|b~3 (
// Equation(s):
// \C1|b~3_combout  = (\C1|b~2_combout  & (((\c0|altsyncram_component|auto_generated|out_address_reg_a [0]) # (!\c0|altsyncram_component|auto_generated|out_address_reg_a [2])))) # (!\C1|b~2_combout  & 
// ((\c0|altsyncram_component|auto_generated|out_address_reg_a [0] & ((!\c0|altsyncram_component|auto_generated|out_address_reg_a [2]))) # (!\c0|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (\c0|altsyncram_component|auto_generated|ram_block1a32~portadataout  & \c0|altsyncram_component|auto_generated|out_address_reg_a [2]))))

	.dataa(\c0|altsyncram_component|auto_generated|ram_block1a32~portadataout ),
	.datab(\C1|b~2_combout ),
	.datac(\c0|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datad(\c0|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.cin(gnd),
	.combout(\C1|b~3_combout ),
	.cout());
// synopsys translate_off
defparam \C1|b~3 .lut_mask = 16'hC2FC;
defparam \C1|b~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y21_N30
fiftyfivenm_lcell_comb \C1|b~5 (
// Equation(s):
// \C1|b~5_combout  = (!\C1|R[0]~4_combout  & ((\C1|b~4_combout ) # (\C1|b~3_combout )))

	.dataa(\C1|R[0]~4_combout ),
	.datab(gnd),
	.datac(\C1|b~4_combout ),
	.datad(\C1|b~3_combout ),
	.cin(gnd),
	.combout(\C1|b~5_combout ),
	.cout());
// synopsys translate_off
defparam \C1|b~5 .lut_mask = 16'h5550;
defparam \C1|b~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y19_N10
fiftyfivenm_lcell_comb \C1|b~6 (
// Equation(s):
// \C1|b~6_combout  = (\C1|b~1_combout  & (\C1|b~5_combout  & (!\C1|process_0~12_combout  & !\C1|R[0]~0_combout )))

	.dataa(\C1|b~1_combout ),
	.datab(\C1|b~5_combout ),
	.datac(\C1|process_0~12_combout ),
	.datad(\C1|R[0]~0_combout ),
	.cin(gnd),
	.combout(\C1|b~6_combout ),
	.cout());
// synopsys translate_off
defparam \C1|b~6 .lut_mask = 16'h0008;
defparam \C1|b~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y19_N11
dffeas \C1|b[0] (
	.clk(\C|altpll_0|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(\C1|b~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\C1|b [0]),
	.prn(vcc));
// synopsys translate_off
defparam \C1|b[0] .is_wysiwyg = "true";
defparam \C1|b[0] .power_up = "low";
// synopsys translate_on

// Location: M9K_X33_Y16_N0
fiftyfivenm_ram_block \c0|altsyncram_component|auto_generated|ram_block1a49 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\C|altpll_0|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\c0|altsyncram_component|auto_generated|rden_decode|w_anode479w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\C1|address [12],\C1|address [11],\C1|address [10],\C1|address [9],\C1|address [8],\C1|address [7],\C1|address [6],\C1|address [5],\C1|address [4],\C1|address [3],\C1|address [2],\C1|address [1],\C1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\c0|altsyncram_component|auto_generated|ram_block1a49_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \c0|altsyncram_component|auto_generated|ram_block1a49 .clk0_core_clock_enable = "ena0";
defparam \c0|altsyncram_component|auto_generated|ram_block1a49 .data_interleave_offset_in_bits = 1;
defparam \c0|altsyncram_component|auto_generated|ram_block1a49 .data_interleave_width_in_bits = 1;
defparam \c0|altsyncram_component|auto_generated|ram_block1a49 .init_file = "../../../Users/Marcin/Documents/MATLAB/logo.mif";
defparam \c0|altsyncram_component|auto_generated|ram_block1a49 .init_file_layout = "port_a";
defparam \c0|altsyncram_component|auto_generated|ram_block1a49 .logical_ram_name = "rom2:c0|altsyncram:altsyncram_component|altsyncram_1qt3:auto_generated|ALTSYNCRAM";
defparam \c0|altsyncram_component|auto_generated|ram_block1a49 .operation_mode = "rom";
defparam \c0|altsyncram_component|auto_generated|ram_block1a49 .port_a_address_clear = "none";
defparam \c0|altsyncram_component|auto_generated|ram_block1a49 .port_a_address_width = 13;
defparam \c0|altsyncram_component|auto_generated|ram_block1a49 .port_a_byte_enable_clock = "none";
defparam \c0|altsyncram_component|auto_generated|ram_block1a49 .port_a_data_out_clear = "none";
defparam \c0|altsyncram_component|auto_generated|ram_block1a49 .port_a_data_out_clock = "clock0";
defparam \c0|altsyncram_component|auto_generated|ram_block1a49 .port_a_data_width = 1;
defparam \c0|altsyncram_component|auto_generated|ram_block1a49 .port_a_first_address = 0;
defparam \c0|altsyncram_component|auto_generated|ram_block1a49 .port_a_first_bit_number = 1;
defparam \c0|altsyncram_component|auto_generated|ram_block1a49 .port_a_last_address = 8191;
defparam \c0|altsyncram_component|auto_generated|ram_block1a49 .port_a_logical_ram_depth = 65536;
defparam \c0|altsyncram_component|auto_generated|ram_block1a49 .port_a_logical_ram_width = 8;
defparam \c0|altsyncram_component|auto_generated|ram_block1a49 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \c0|altsyncram_component|auto_generated|ram_block1a49 .port_a_write_enable_clock = "none";
defparam \c0|altsyncram_component|auto_generated|ram_block1a49 .port_b_address_width = 13;
defparam \c0|altsyncram_component|auto_generated|ram_block1a49 .port_b_data_width = 1;
defparam \c0|altsyncram_component|auto_generated|ram_block1a49 .ram_block_type = "M9K";
defparam \c0|altsyncram_component|auto_generated|ram_block1a49 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \c0|altsyncram_component|auto_generated|ram_block1a49 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \c0|altsyncram_component|auto_generated|ram_block1a49 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \c0|altsyncram_component|auto_generated|ram_block1a49 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M9K_X33_Y17_N0
fiftyfivenm_ram_block \c0|altsyncram_component|auto_generated|ram_block1a41 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\C|altpll_0|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\c0|altsyncram_component|auto_generated|rden_decode|w_anode468w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\C1|address [12],\C1|address [11],\C1|address [10],\C1|address [9],\C1|address [8],\C1|address [7],\C1|address [6],\C1|address [5],\C1|address [4],\C1|address [3],\C1|address [2],\C1|address [1],\C1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\c0|altsyncram_component|auto_generated|ram_block1a41_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \c0|altsyncram_component|auto_generated|ram_block1a41 .clk0_core_clock_enable = "ena0";
defparam \c0|altsyncram_component|auto_generated|ram_block1a41 .data_interleave_offset_in_bits = 1;
defparam \c0|altsyncram_component|auto_generated|ram_block1a41 .data_interleave_width_in_bits = 1;
defparam \c0|altsyncram_component|auto_generated|ram_block1a41 .init_file = "../../../Users/Marcin/Documents/MATLAB/logo.mif";
defparam \c0|altsyncram_component|auto_generated|ram_block1a41 .init_file_layout = "port_a";
defparam \c0|altsyncram_component|auto_generated|ram_block1a41 .logical_ram_name = "rom2:c0|altsyncram:altsyncram_component|altsyncram_1qt3:auto_generated|ALTSYNCRAM";
defparam \c0|altsyncram_component|auto_generated|ram_block1a41 .operation_mode = "rom";
defparam \c0|altsyncram_component|auto_generated|ram_block1a41 .port_a_address_clear = "none";
defparam \c0|altsyncram_component|auto_generated|ram_block1a41 .port_a_address_width = 13;
defparam \c0|altsyncram_component|auto_generated|ram_block1a41 .port_a_byte_enable_clock = "none";
defparam \c0|altsyncram_component|auto_generated|ram_block1a41 .port_a_data_out_clear = "none";
defparam \c0|altsyncram_component|auto_generated|ram_block1a41 .port_a_data_out_clock = "clock0";
defparam \c0|altsyncram_component|auto_generated|ram_block1a41 .port_a_data_width = 1;
defparam \c0|altsyncram_component|auto_generated|ram_block1a41 .port_a_first_address = 0;
defparam \c0|altsyncram_component|auto_generated|ram_block1a41 .port_a_first_bit_number = 1;
defparam \c0|altsyncram_component|auto_generated|ram_block1a41 .port_a_last_address = 8191;
defparam \c0|altsyncram_component|auto_generated|ram_block1a41 .port_a_logical_ram_depth = 65536;
defparam \c0|altsyncram_component|auto_generated|ram_block1a41 .port_a_logical_ram_width = 8;
defparam \c0|altsyncram_component|auto_generated|ram_block1a41 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \c0|altsyncram_component|auto_generated|ram_block1a41 .port_a_write_enable_clock = "none";
defparam \c0|altsyncram_component|auto_generated|ram_block1a41 .port_b_address_width = 13;
defparam \c0|altsyncram_component|auto_generated|ram_block1a41 .port_b_data_width = 1;
defparam \c0|altsyncram_component|auto_generated|ram_block1a41 .ram_block_type = "M9K";
defparam \c0|altsyncram_component|auto_generated|ram_block1a41 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \c0|altsyncram_component|auto_generated|ram_block1a41 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \c0|altsyncram_component|auto_generated|ram_block1a41 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8003FFFFFFFFFFFFFFFFFFFF;
defparam \c0|altsyncram_component|auto_generated|ram_block1a41 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFC0001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000FFFFFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: M9K_X33_Y27_N0
fiftyfivenm_ram_block \c0|altsyncram_component|auto_generated|ram_block1a57 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\C|altpll_0|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\c0|altsyncram_component|auto_generated|rden_decode|w_anode490w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\C1|address [12],\C1|address [11],\C1|address [10],\C1|address [9],\C1|address [8],\C1|address [7],\C1|address [6],\C1|address [5],\C1|address [4],\C1|address [3],\C1|address [2],\C1|address [1],\C1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\c0|altsyncram_component|auto_generated|ram_block1a57_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \c0|altsyncram_component|auto_generated|ram_block1a57 .clk0_core_clock_enable = "ena0";
defparam \c0|altsyncram_component|auto_generated|ram_block1a57 .data_interleave_offset_in_bits = 1;
defparam \c0|altsyncram_component|auto_generated|ram_block1a57 .data_interleave_width_in_bits = 1;
defparam \c0|altsyncram_component|auto_generated|ram_block1a57 .init_file = "../../../Users/Marcin/Documents/MATLAB/logo.mif";
defparam \c0|altsyncram_component|auto_generated|ram_block1a57 .init_file_layout = "port_a";
defparam \c0|altsyncram_component|auto_generated|ram_block1a57 .logical_ram_name = "rom2:c0|altsyncram:altsyncram_component|altsyncram_1qt3:auto_generated|ALTSYNCRAM";
defparam \c0|altsyncram_component|auto_generated|ram_block1a57 .operation_mode = "rom";
defparam \c0|altsyncram_component|auto_generated|ram_block1a57 .port_a_address_clear = "none";
defparam \c0|altsyncram_component|auto_generated|ram_block1a57 .port_a_address_width = 13;
defparam \c0|altsyncram_component|auto_generated|ram_block1a57 .port_a_byte_enable_clock = "none";
defparam \c0|altsyncram_component|auto_generated|ram_block1a57 .port_a_data_out_clear = "none";
defparam \c0|altsyncram_component|auto_generated|ram_block1a57 .port_a_data_out_clock = "clock0";
defparam \c0|altsyncram_component|auto_generated|ram_block1a57 .port_a_data_width = 1;
defparam \c0|altsyncram_component|auto_generated|ram_block1a57 .port_a_first_address = 0;
defparam \c0|altsyncram_component|auto_generated|ram_block1a57 .port_a_first_bit_number = 1;
defparam \c0|altsyncram_component|auto_generated|ram_block1a57 .port_a_last_address = 8191;
defparam \c0|altsyncram_component|auto_generated|ram_block1a57 .port_a_logical_ram_depth = 65536;
defparam \c0|altsyncram_component|auto_generated|ram_block1a57 .port_a_logical_ram_width = 8;
defparam \c0|altsyncram_component|auto_generated|ram_block1a57 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \c0|altsyncram_component|auto_generated|ram_block1a57 .port_a_write_enable_clock = "none";
defparam \c0|altsyncram_component|auto_generated|ram_block1a57 .port_b_address_width = 13;
defparam \c0|altsyncram_component|auto_generated|ram_block1a57 .port_b_data_width = 1;
defparam \c0|altsyncram_component|auto_generated|ram_block1a57 .ram_block_type = "M9K";
defparam \c0|altsyncram_component|auto_generated|ram_block1a57 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \c0|altsyncram_component|auto_generated|ram_block1a57 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \c0|altsyncram_component|auto_generated|ram_block1a57 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \c0|altsyncram_component|auto_generated|ram_block1a57 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X37_Y19_N30
fiftyfivenm_lcell_comb \C1|b~7 (
// Equation(s):
// \C1|b~7_combout  = (\c0|altsyncram_component|auto_generated|out_address_reg_a [0] & ((\c0|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\c0|altsyncram_component|auto_generated|ram_block1a57~portadataout ))) # 
// (!\c0|altsyncram_component|auto_generated|out_address_reg_a [1] & (\c0|altsyncram_component|auto_generated|ram_block1a41~portadataout )))) # (!\c0|altsyncram_component|auto_generated|out_address_reg_a [0] & 
// (((\c0|altsyncram_component|auto_generated|out_address_reg_a [1]))))

	.dataa(\c0|altsyncram_component|auto_generated|ram_block1a41~portadataout ),
	.datab(\c0|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(\c0|altsyncram_component|auto_generated|ram_block1a57~portadataout ),
	.datad(\c0|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.cin(gnd),
	.combout(\C1|b~7_combout ),
	.cout());
// synopsys translate_off
defparam \C1|b~7 .lut_mask = 16'hF388;
defparam \C1|b~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y19_N24
fiftyfivenm_lcell_comb \C1|b~8 (
// Equation(s):
// \C1|b~8_combout  = ((\C1|b~7_combout  & ((\c0|altsyncram_component|auto_generated|ram_block1a49~portadataout ) # (\c0|altsyncram_component|auto_generated|out_address_reg_a [0]))) # (!\C1|b~7_combout  & 
// ((!\c0|altsyncram_component|auto_generated|out_address_reg_a [0])))) # (!\c0|altsyncram_component|auto_generated|out_address_reg_a [2])

	.dataa(\c0|altsyncram_component|auto_generated|ram_block1a49~portadataout ),
	.datab(\c0|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datac(\C1|b~7_combout ),
	.datad(\c0|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.cin(gnd),
	.combout(\C1|b~8_combout ),
	.cout());
// synopsys translate_off
defparam \C1|b~8 .lut_mask = 16'hF3BF;
defparam \C1|b~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X73_Y26_N0
fiftyfivenm_ram_block \c0|altsyncram_component|auto_generated|ram_block1a33 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\C|altpll_0|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\c0|altsyncram_component|auto_generated|rden_decode|w_anode457w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\C1|address [12],\C1|address [11],\C1|address [10],\C1|address [9],\C1|address [8],\C1|address [7],\C1|address [6],\C1|address [5],\C1|address [4],\C1|address [3],\C1|address [2],\C1|address [1],\C1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\c0|altsyncram_component|auto_generated|ram_block1a33_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \c0|altsyncram_component|auto_generated|ram_block1a33 .clk0_core_clock_enable = "ena0";
defparam \c0|altsyncram_component|auto_generated|ram_block1a33 .data_interleave_offset_in_bits = 1;
defparam \c0|altsyncram_component|auto_generated|ram_block1a33 .data_interleave_width_in_bits = 1;
defparam \c0|altsyncram_component|auto_generated|ram_block1a33 .init_file = "../../../Users/Marcin/Documents/MATLAB/logo.mif";
defparam \c0|altsyncram_component|auto_generated|ram_block1a33 .init_file_layout = "port_a";
defparam \c0|altsyncram_component|auto_generated|ram_block1a33 .logical_ram_name = "rom2:c0|altsyncram:altsyncram_component|altsyncram_1qt3:auto_generated|ALTSYNCRAM";
defparam \c0|altsyncram_component|auto_generated|ram_block1a33 .operation_mode = "rom";
defparam \c0|altsyncram_component|auto_generated|ram_block1a33 .port_a_address_clear = "none";
defparam \c0|altsyncram_component|auto_generated|ram_block1a33 .port_a_address_width = 13;
defparam \c0|altsyncram_component|auto_generated|ram_block1a33 .port_a_byte_enable_clock = "none";
defparam \c0|altsyncram_component|auto_generated|ram_block1a33 .port_a_data_out_clear = "none";
defparam \c0|altsyncram_component|auto_generated|ram_block1a33 .port_a_data_out_clock = "clock0";
defparam \c0|altsyncram_component|auto_generated|ram_block1a33 .port_a_data_width = 1;
defparam \c0|altsyncram_component|auto_generated|ram_block1a33 .port_a_first_address = 0;
defparam \c0|altsyncram_component|auto_generated|ram_block1a33 .port_a_first_bit_number = 1;
defparam \c0|altsyncram_component|auto_generated|ram_block1a33 .port_a_last_address = 8191;
defparam \c0|altsyncram_component|auto_generated|ram_block1a33 .port_a_logical_ram_depth = 65536;
defparam \c0|altsyncram_component|auto_generated|ram_block1a33 .port_a_logical_ram_width = 8;
defparam \c0|altsyncram_component|auto_generated|ram_block1a33 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \c0|altsyncram_component|auto_generated|ram_block1a33 .port_a_write_enable_clock = "none";
defparam \c0|altsyncram_component|auto_generated|ram_block1a33 .port_b_address_width = 13;
defparam \c0|altsyncram_component|auto_generated|ram_block1a33 .port_b_data_width = 1;
defparam \c0|altsyncram_component|auto_generated|ram_block1a33 .ram_block_type = "M9K";
defparam \c0|altsyncram_component|auto_generated|ram_block1a33 .mem_init3 = 2048'hFFFFFFFFC0000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000700000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000001F00000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000FF80000001FFFFFFFFFFFFFFFFFFFFFFFFFFFF80000003FF80000003FFFFFFFFFFFFFFFFFFFFFFFFFFFF8000001FFFC000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000FFFFE000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFE00;
defparam \c0|altsyncram_component|auto_generated|ram_block1a33 .mem_init2 = 2048'h0003FFFFE000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFE00001FFFFFF00000FFFFFFFFFFFFFFFFFFFFFFFFFFFFF000007FFFFFF000007FFFFFFFFFFFFFFFFFFFFFFFFFFFC00001FFFFFFF000007FFFFFFFFFFFFFFFFFFFFFFFFFFF000003FFFFFFE000007FFFFFFFFFFFFFFFFFFFFFFFFFF8000007C00003C000003FFFFFFFFFFFFFFFFFFFFFFFFFE0000000FFFFFC0000003FFFFFFFFFFFFFFFFFFFFFFFFF0000007FFD1FFFE000001FFFFFFFFFFFFFFFFFFFF9FFFC000007F87FFF07F800001FFFEFFFFFFFFFFFFFFFC1FFF00000FE3FFFFFFC7E00001FFF07FFFFFFFFFFFFFF01FF80000FEFFFF8FFFF9F80000FFC07FFFFFFFFFFFFFC01FE00007CFF7FEEFF;
defparam \c0|altsyncram_component|auto_generated|ram_block1a33 .mem_init1 = 2048'hDFE7C0000FF007FFFFFFFFFFFFE000F00003EFFFFFFFFFFFFBE000078003FFFFFFFFFFFF8000C0001F7FF77FBBFFDFFCF000060003FFFFFFFFFFFC000000007BFFEFFFAFFBBFFEF000000001FFFFFFFFFFF000000003DFFFEFFFFFFFFFFF7800000001FFFFFFFFFF800000000EFD7FFFFFFFFFFF5FBC00000000FFFFFFFFFE000000007BF77FFFFFFFFFFDDF9C00000000FFFFFFFFF000000001DFEFFFF87FF8FFFBFFDE000000007FFFFFFFC0000000077FDDFF3FC03FCFF77FCE000000007FFFFFFE000000001DFFC7F3C7FFF8F3F1FFEE000000003FFFFFF800000000FFFFFF79FFFFFF9CFFFFEE000000003FFFFFE000000003BFFFFB9FFFFFFFE77FFFEE;
defparam \c0|altsyncram_component|auto_generated|ram_block1a33 .mem_init0 = 2048'h000000001FFFFF000000000EF5FFDDFFFFFFFFFBBFF5EE000000001FFFFC000000003BDDFECFFFFFFFFFFDDFDDF6000000001FFFE000000000EFBFF770783F9F1F1EDFFFFE000000000FFF8000000003BF77DBE0F87F3E3E3F6F77EE000000000FFC0000000006FF1EDFC1F07E78383F6F1FEE0000000007F0000000001BFFFB7F83E0FDF0707FB7FFEE000000000780000000807FFFEDFF07C00060E0FFB7FFEC02000000020000000781DFFFEFFE0FC000C1C1FFB7FFEC0F000000020000001F8777FDBFFC1F83CF0381FFF7F9FC3F0000000C000000FF8DDBF6FFF83F079E0203FFD7EFDCFF80000018000003FFB77FDBFFF07E0F7C0407FFD7FDDBFF8000;
// synopsys translate_on

// Location: M9K_X33_Y9_N0
fiftyfivenm_ram_block \c0|altsyncram_component|auto_generated|ram_block1a17 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\C|altpll_0|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\c0|altsyncram_component|auto_generated|rden_decode|w_anode435w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\C1|address [12],\C1|address [11],\C1|address [10],\C1|address [9],\C1|address [8],\C1|address [7],\C1|address [6],\C1|address [5],\C1|address [4],\C1|address [3],\C1|address [2],\C1|address [1],\C1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\c0|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \c0|altsyncram_component|auto_generated|ram_block1a17 .clk0_core_clock_enable = "ena0";
defparam \c0|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_offset_in_bits = 1;
defparam \c0|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_width_in_bits = 1;
defparam \c0|altsyncram_component|auto_generated|ram_block1a17 .init_file = "../../../Users/Marcin/Documents/MATLAB/logo.mif";
defparam \c0|altsyncram_component|auto_generated|ram_block1a17 .init_file_layout = "port_a";
defparam \c0|altsyncram_component|auto_generated|ram_block1a17 .logical_ram_name = "rom2:c0|altsyncram:altsyncram_component|altsyncram_1qt3:auto_generated|ALTSYNCRAM";
defparam \c0|altsyncram_component|auto_generated|ram_block1a17 .operation_mode = "rom";
defparam \c0|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_clear = "none";
defparam \c0|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_width = 13;
defparam \c0|altsyncram_component|auto_generated|ram_block1a17 .port_a_byte_enable_clock = "none";
defparam \c0|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clear = "none";
defparam \c0|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clock = "clock0";
defparam \c0|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_width = 1;
defparam \c0|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_address = 0;
defparam \c0|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_bit_number = 1;
defparam \c0|altsyncram_component|auto_generated|ram_block1a17 .port_a_last_address = 8191;
defparam \c0|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_depth = 65536;
defparam \c0|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_width = 8;
defparam \c0|altsyncram_component|auto_generated|ram_block1a17 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \c0|altsyncram_component|auto_generated|ram_block1a17 .port_a_write_enable_clock = "none";
defparam \c0|altsyncram_component|auto_generated|ram_block1a17 .port_b_address_width = 13;
defparam \c0|altsyncram_component|auto_generated|ram_block1a17 .port_b_data_width = 1;
defparam \c0|altsyncram_component|auto_generated|ram_block1a17 .ram_block_type = "M9K";
defparam \c0|altsyncram_component|auto_generated|ram_block1a17 .mem_init3 = 2048'h36CEC0001FFFFFFFFF800039C09DFFDE4DEBFD764F7FF7827B80003FFFFFFFFF00007DFFF7FFFDFB67796FDFFFFBFFCF00007FFFFFFFFE0000FC7F9FFFAFF6ECEEDFEBFFF8FC7E0000FFFFFFFFFC0001FF01FFFF4F9BEAFECF97FFFF07FC0001FFFFFFFFF80003FFFFFFF8DF8FEE7E3F63FFFFFFF80003FFFFFFFFF00007FFFFFFF6377FBEFF7637FFFFFFF00007FFFFFFFFE0000FFFFFFFF76DF6FFDF6DDFFFFFFFE0000FFFFFFFFFC0001FFFFFE70F57FBFD7F57873FFFFFC0001FFFFFFFFF80003FFFFFBFEB1FF7FDFF1AFF7FFFFF80003FFFFFFFFF00007FFFE03FDF7FFFF7FF7DFE03FFFF00007FFFFFFFFE0000FFFE7FFFB7FBEFEFBFDBFFFDFFFE0000;
defparam \c0|altsyncram_component|auto_generated|ram_block1a17 .mem_init2 = 2048'hFFFFFFFFFC0001FFFBFFFF7EEDDDDDBBF7FFFDFFFC0001FFFFFFFFF80003FFF7FF00EFDB5B5B7EE03FFDFFF80003FFFFFFFFF00007FFEFFFBEDF7FD5FF7DBFFFFBFFF00007FFFFFFFFE0000FFF8FFFBDD9DBC7B7377BFFE3FFE0000FFFFFFFFFC0001FFDFFF81FB72FDFA76FC1FFFDFFC0001FFFFFFFFF80003FEFF80FFBADBFBF86BBFC07FCFF80003FFFFFFFFF00007FBFFFDFF9877FFFB0CFFBFFFEFF00007FFFFFFFFE0000FEFFFF07FEDEFEFF767FC1FFFEFE0000FFFFFFFFFC0001FBFFF3FFEEFDFDFFF3BFFE7FFDFC0001FFFFFFFFF80003F7FF9FFFEEF9F5FFEDFFFF3FFFF80003FFFFFFFFF00007F3F1BFF981F5DDFBC4CFFE8FE7F00007FFFFFFFF;
defparam \c0|altsyncram_component|auto_generated|ram_block1a17 .mem_init1 = 2048'hE0000FEFBF8FF07BDD7D739C1FE3FFEFE0000FFFFFFFFFC0001F7FF8FFBF67F9FAD9B7EFF8FFE7C0001FFFFFFFFF80003DFFEFFF7FF5FBF8F1BFDFFCFFF780003FFFFFFFFF000077FFBFF03FB3F7F3F77E0FFDFFF700007FFFFFFFFE0000FFFE33F7FE67EFFFEEFFDF18FFEE0000FFFFFFFFFC0001BFF79F9FFAEFDDFFFCFFCFCF7FEC0001FFFFFFFFF8000377FEF9BFF9FFBBBFBAFFB3CF7DD80003FFFFFFFFF000071EFBFF1FE3FF76BF73FC7FEFFC700007FFFFFFFFE0000F7FEFF9FFF37D6BF61FFF3FEFFDE0000FFFFFFFFFC0001DFFBFA7F031DF4F6CA17F4FEFFDC0001FFFFFFFFF800037FEF9DFF00CAF3FE703FF67FFFD80003FFFFFFFFF00006FFD;
defparam \c0|altsyncram_component|auto_generated|ram_block1a17 .mem_init0 = 2048'hCF3FD31DBE7E3E65FE71DFFB00007FFFFFFFFE0000BEF43B1F5FBE7EFEFBF1E3B85EFA0000FFFFFFFFFC00017BDEEF78FFBEFDFFF7E8F7BBDEF40001FFFFFFFFF80002EF7BFDDEFF7FFBFFFFEF77FBDEE80003FFFFFFFFF000053FEFF7F5FFDFF7FFBFD7F7FBFE900007FFFFFFFFE0000EFFFFDFABFE5FEFFEFFABF7F7FEE0000FFFFFFF8000001DFF7FBCD7FF1FADFDFFDBEDF5FDC000000FFFFE00000037FEEF73BFFFDAFB47FDB9DDEDFD8000000FFFFC0000007FFB9C0FA7FBE3D61FF6B81CDDFB0000001FFFF8000000BF7077BF33F5EFC3FFB9FDDC1DFA0000003FFFF00000017DDDDD7E9DEFDF9FFDDBF5DDDDF40000007FFFC0000001F77375F2CDEF;
// synopsys translate_on

// Location: M9K_X5_Y15_N0
fiftyfivenm_ram_block \c0|altsyncram_component|auto_generated|ram_block1a25 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\C|altpll_0|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\c0|altsyncram_component|auto_generated|rden_decode|w_anode446w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\C1|address [12],\C1|address [11],\C1|address [10],\C1|address [9],\C1|address [8],\C1|address [7],\C1|address [6],\C1|address [5],\C1|address [4],\C1|address [3],\C1|address [2],\C1|address [1],\C1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\c0|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \c0|altsyncram_component|auto_generated|ram_block1a25 .clk0_core_clock_enable = "ena0";
defparam \c0|altsyncram_component|auto_generated|ram_block1a25 .data_interleave_offset_in_bits = 1;
defparam \c0|altsyncram_component|auto_generated|ram_block1a25 .data_interleave_width_in_bits = 1;
defparam \c0|altsyncram_component|auto_generated|ram_block1a25 .init_file = "../../../Users/Marcin/Documents/MATLAB/logo.mif";
defparam \c0|altsyncram_component|auto_generated|ram_block1a25 .init_file_layout = "port_a";
defparam \c0|altsyncram_component|auto_generated|ram_block1a25 .logical_ram_name = "rom2:c0|altsyncram:altsyncram_component|altsyncram_1qt3:auto_generated|ALTSYNCRAM";
defparam \c0|altsyncram_component|auto_generated|ram_block1a25 .operation_mode = "rom";
defparam \c0|altsyncram_component|auto_generated|ram_block1a25 .port_a_address_clear = "none";
defparam \c0|altsyncram_component|auto_generated|ram_block1a25 .port_a_address_width = 13;
defparam \c0|altsyncram_component|auto_generated|ram_block1a25 .port_a_byte_enable_clock = "none";
defparam \c0|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_out_clear = "none";
defparam \c0|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_out_clock = "clock0";
defparam \c0|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_width = 1;
defparam \c0|altsyncram_component|auto_generated|ram_block1a25 .port_a_first_address = 0;
defparam \c0|altsyncram_component|auto_generated|ram_block1a25 .port_a_first_bit_number = 1;
defparam \c0|altsyncram_component|auto_generated|ram_block1a25 .port_a_last_address = 8191;
defparam \c0|altsyncram_component|auto_generated|ram_block1a25 .port_a_logical_ram_depth = 65536;
defparam \c0|altsyncram_component|auto_generated|ram_block1a25 .port_a_logical_ram_width = 8;
defparam \c0|altsyncram_component|auto_generated|ram_block1a25 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \c0|altsyncram_component|auto_generated|ram_block1a25 .port_a_write_enable_clock = "none";
defparam \c0|altsyncram_component|auto_generated|ram_block1a25 .port_b_address_width = 13;
defparam \c0|altsyncram_component|auto_generated|ram_block1a25 .port_b_data_width = 1;
defparam \c0|altsyncram_component|auto_generated|ram_block1a25 .ram_block_type = "M9K";
defparam \c0|altsyncram_component|auto_generated|ram_block1a25 .mem_init3 = 2048'h003000001FFF6EFF6FFFE0FE1CFA0A0FFFD7FBFBFFC000007000007FFDBEDDBFFFC1FC19F6161FFFD76FB7FFC00001E00001FFF7FFFEFFFF83F833CC0C1FFFF7FFB7FFC00003C0000FFFEDFFEBFFFF07F06F98183FFFB7FF6FFFE0000780001FFFB7FFAFFFFE0FF09F30307FFFB7FF6FFFC0000F80003FFF6FFEDFFFFC1FE13EE0E0FFFFAFFEDFFF80003F00007FFFBFFD7FFFF83FC079E1E1FFFFAFFEDFFF00007E00007FFB7FF5C07FF07F81F3C3C1FF077FFDBFFC0000FC0000FFF7FFE8FF9FE0FF03E78383E7F95FBDFFF80001FC0001FFDBB7A710DDC0FF07DF07073C1EFDBB7FF00007F80003FFB6FF73FE78001E0FBE0E0D9FE7BFB6FFE0000FF00003;
defparam \c0|altsyncram_component|auto_generated|ram_block1a25 .mem_init2 = 2048'hFF7DFD9FFF7FFFFFFFFFFFE6FFFB7F77FF80001FE00007FFBFBAFFFF5FFFFFFFFFFFDFFFFF6FEDFF00003FE0000FFB7CFFFFFF5FFFFFFFFFFF7FFFFAE7DBFE0000FFC0001FF6FFD7C3FFDFFFFFFFFFFDFF3CFFFFB7FC0001FF80001FEFFFAEFEFEFFFFFFFFFFFEFDFE75FFAFF00003FF00000037FFF3077EBFFFFFFFFFEBECE36BFF60000007FF0000006FFD59FB7FFFFFFFFFFFF7F7FB77FEC000001FFE000000DFFAAFFB7D7FFFFFFFFFDF5FFB57FD8000003FFC000001BFF6BFFB7F7FFFFFFBCABD7FFAAFFB0000007FF800000373FB7FFAFBFFFFFFFFFFFAFFFA5E76000000FFF8000006DBF5FFFBF087C0007C31FBFFF4BB6C000003FFF000000DFBCBFF;
defparam \c0|altsyncram_component|auto_generated|ram_block1a25 .mem_init1 = 2048'hF5FE38FFFF8E3FD7FFFD6FD8000007FFE000001FF697FFFE33F6FFFEDF98AFFFEADFB000000FFFC0000036DE10FFFB5DEDFFFDBDD67FF861DB6000001FFFC000006F7BFE7FCF3DD5FFF5779E7FCFFCDEC000007FFF800000DFDF1F3F9E7B79FFCF6F3CFF7C3EFD800000FFFF000001BF7337BF3EE1F7FFDF0EF9FDCECEFB000001FFFE0000037DDFBBBFBEEF90004FBBEFF77EEEF6000003FFFE000006F777FB7F8FFEAFBECFFE3FDBDFEEEC00000FFFFC00000DEDEFFB7FE7F7DF78E7F3FFBFBFEDF000001FFFF800000FB7FDFBFFF3EFFEFBEF9FFEDFF7EF6000003FFFF000001B7FDFF6FFF7DFFDFFDF7FFDFF5FDAC000007FFFF0000035BFFFFDFFFF9F7B;
defparam \c0|altsyncram_component|auto_generated|ram_block1a25 .mem_init0 = 2048'hDFBFFFFAFFFFF5800001FFFFFFF0003B5B7DABFFEF6EE3BE7BFFFDEDB6A60007FFFFFFFFE00066FDF79FFFDEC5AB46F7FFFBE7DE6C000FFFFFFFFFC000CDF3FFBFFC3D61DAB5E1FFB7CFFEB8001FFFFFFFFF8000D9F75F7FFB79F7BCF3DBFF77FD7960003FFFFFFFFF0001D475C6BFF773FF7FE777FFD9E789C0007FFFFFFFFE0001AFF7FF7FEF6FFE7FEDEFFEBFCFF30000FFFFFFFFFC0001BFDBF6FFDF5EDB5FD7DFFDFF6FEE0001FFFFFFFFF800039F7FFBFEB77C2F279DAFFB7DFFB80003FFFFFFFFF000039EFFB7FB7EFF3F3FBF6FFB7BFEE00007FFFFFFFFE0000B9DFEDFF7EDFFFEFF6DDFFF7FFBA0000FFFFFFFFFC0001BDDB37FEF9FEDFFBFCFBFF7;
// synopsys translate_on

// Location: LCCOMB_X37_Y19_N10
fiftyfivenm_lcell_comb \C1|b~9 (
// Equation(s):
// \C1|b~9_combout  = (\c0|altsyncram_component|auto_generated|out_address_reg_a [0] & (((\c0|altsyncram_component|auto_generated|ram_block1a25~portadataout ) # (!\c0|altsyncram_component|auto_generated|out_address_reg_a [1])))) # 
// (!\c0|altsyncram_component|auto_generated|out_address_reg_a [0] & (\c0|altsyncram_component|auto_generated|ram_block1a17~portadataout  & ((\c0|altsyncram_component|auto_generated|out_address_reg_a [1]))))

	.dataa(\c0|altsyncram_component|auto_generated|ram_block1a17~portadataout ),
	.datab(\c0|altsyncram_component|auto_generated|out_address_reg_a [0]),
	.datac(\c0|altsyncram_component|auto_generated|ram_block1a25~portadataout ),
	.datad(\c0|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.cin(gnd),
	.combout(\C1|b~9_combout ),
	.cout());
// synopsys translate_off
defparam \C1|b~9 .lut_mask = 16'hE2CC;
defparam \C1|b~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X5_Y25_N0
fiftyfivenm_ram_block \c0|altsyncram_component|auto_generated|ram_block1a9 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\C|altpll_0|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\c0|altsyncram_component|auto_generated|rden_decode|w_anode424w[3]~0_combout ),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\C1|address [12],\C1|address [11],\C1|address [10],\C1|address [9],\C1|address [8],\C1|address [7],\C1|address [6],\C1|address [5],\C1|address [4],\C1|address [3],\C1|address [2],\C1|address [1],\C1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\c0|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \c0|altsyncram_component|auto_generated|ram_block1a9 .clk0_core_clock_enable = "ena0";
defparam \c0|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \c0|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \c0|altsyncram_component|auto_generated|ram_block1a9 .init_file = "../../../Users/Marcin/Documents/MATLAB/logo.mif";
defparam \c0|altsyncram_component|auto_generated|ram_block1a9 .init_file_layout = "port_a";
defparam \c0|altsyncram_component|auto_generated|ram_block1a9 .logical_ram_name = "rom2:c0|altsyncram:altsyncram_component|altsyncram_1qt3:auto_generated|ALTSYNCRAM";
defparam \c0|altsyncram_component|auto_generated|ram_block1a9 .operation_mode = "rom";
defparam \c0|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \c0|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_width = 13;
defparam \c0|altsyncram_component|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \c0|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \c0|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clock = "clock0";
defparam \c0|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \c0|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \c0|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_bit_number = 1;
defparam \c0|altsyncram_component|auto_generated|ram_block1a9 .port_a_last_address = 8191;
defparam \c0|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 65536;
defparam \c0|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_width = 8;
defparam \c0|altsyncram_component|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \c0|altsyncram_component|auto_generated|ram_block1a9 .port_a_write_enable_clock = "none";
defparam \c0|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_width = 13;
defparam \c0|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \c0|altsyncram_component|auto_generated|ram_block1a9 .ram_block_type = "M9K";
defparam \c0|altsyncram_component|auto_generated|ram_block1a9 .mem_init3 = 2048'h7F7DFE6BFDF9DDF80000007FFF80000003DDCFDBCEEDDAEEFBDBB9EDF5FDE0000000FFFF000000077F5F7738DBDBDDEFBE39DDF7FBC0000001FFFE00000004EFBDE0E5F7B7BF5FFD7839EBB940000003FFF80000003BFB63B9FBFF2F7D7FFB73B9DBF980000003FFF000000077EC8EEF7FFE9975FBF76BBCBBF700000007FFE0000000FFBBDFADDFFDAF61FFF7FBF7BBEE0000000FFFC0000001BFEF7EDF7B7BBEAFF6E7FF7FB7EC0000001FFF000000037DFEFDB8EDFF7EDFF7F7F7EF77D80000001FFE00000005F77FF725B7FFFF7FF7D2F7DF7FF00000003FFC0000000BFFF7DFBBDFFFB7FFF7BAF7FEEFA00000007FF800000017BBEF3BF57FF77BFFED7E;
defparam \c0|altsyncram_component|auto_generated|ram_block1a9 .mem_init2 = 2048'hE7BEEF40000000FFE00000002FFFDCEFEAFFEEF7FFEEFFE77FDE80000000FFC0000FFFDDFFB1FF9BFFDA7FFFDCFDCEFFDDFFF80001FF80003FFFB3FF07FED7FDEEFFFFD7FFC1FF9BFFF80003FF00007FFF8FFDEFDDDFFA5FBFFFDDDFBFFF8FFFF00007FC0000FFFFDFFBFF777FF67F7FFFDFDF7BFFFFFFE00007F80001FFFFBFEF7EFDFFF6FE3FFFDBBFFFFEFFFFC0000FF00007FFFF7FDEFBBFFFEDFB9FFFBFBEF7FDFFFFC0001FE0000FFFFFFFFDE7EFFFDFF8DFFFB73DFFFBFFFF80003F80001FFFFBFEFBADBFFFFFE8DFFFFEBBEFFFFFFF00003F00003FFFF7FFF67F7FFFBFECFFFF6D77DFF7FFFE00007E0000FFFFEF77E37DFFFE7FEDBFFF7F0FFFEFFF;
defparam \c0|altsyncram_component|auto_generated|ram_block1a9 .mem_init1 = 2048'hFE0000FC0001FFFFDEFFBEFFFFFBFFEDBFFEFBFFBBDFFFFC0001F00003FFFFBFFF7DEFFFFBFFEEAFFEF7DFF7BFFFF80001E00007FFFF77FFFBBFFFF7F9FFDFFDEFBFFF7FFFF00003C00003FFFEEFFBF77FFFBFF73FBFFDDFFFEEFFFF800007800003FFFE9FF7EDFFFE4F623FFFF9BF7FCBFFFE00000E000003FFF8BFFFC3FFFE7F8099FFF87FFFA3FFF800000C000001FFE0FFFF77FFFDFFE77FFFF6FFFF03FFC0000018000001FF01FFFEDFFFFE0FF8FFFFFEFDFE01FF00000030000000FC03FFFDBFFFE698C3FFFFEDFFFC01F800000040000000F007FFFFFFFFDC1187FFFFDBFFF801E000000040000000400FFFEDFFFFF8630FFFFFFFFFF00100000001E0;
defparam \c0|altsyncram_component|auto_generated|ram_block1a9 .mem_init0 = 2048'h000000000FFFDBFFFFEC7E6FFFFFB7FFE0000000000FE0000000001FFFBFFFFFFDFDF7FFFF6FFFC0000000003FF0000000003BFFFFFFFEF5FDEFFFFFDFFB8000000001FFF00000000077FFBFFFFFBDDAEFFFFFFFF60000000007FFF8000000004FBF7FFFF66FACDFFFFDFFE4000000003FFFF8000000001F7EFFFFFBF8EADFFFFBF7C000000000FFFFFC000000003EFFFFFFB7B7BDBFFFF7EF8000000003FFFFFC000000007DFFFFFF8FAE68FFFFEFDF000000001FFFFFFC00000000FBE3FFFFA1BB0FFFFF9FBE000000007FFFFFFE00000001EFC3FFFFFB7EDFFFFE3F7C00000003FFFFFFFE00000003DF81FFFE30F18FFFF03EF80000000FFFFFFFFF000000;
// synopsys translate_on

// Location: LCCOMB_X45_Y22_N10
fiftyfivenm_lcell_comb \C1|b~11 (
// Equation(s):
// \C1|b~11_combout  = (\c0|altsyncram_component|auto_generated|out_address_reg_a [2] & (\c0|altsyncram_component|auto_generated|ram_block1a33~portadataout )) # (!\c0|altsyncram_component|auto_generated|out_address_reg_a [2] & (((\C1|b~9_combout  & 
// \c0|altsyncram_component|auto_generated|ram_block1a9~portadataout ))))

	.dataa(\c0|altsyncram_component|auto_generated|ram_block1a33~portadataout ),
	.datab(\C1|b~9_combout ),
	.datac(\c0|altsyncram_component|auto_generated|ram_block1a9~portadataout ),
	.datad(\c0|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.cin(gnd),
	.combout(\C1|b~11_combout ),
	.cout());
// synopsys translate_off
defparam \C1|b~11 .lut_mask = 16'hAAC0;
defparam \C1|b~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X53_Y23_N0
fiftyfivenm_ram_block \c0|altsyncram_component|auto_generated|ram_block1a1 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\C|altpll_0|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(\c0|altsyncram_component|auto_generated|rden_decode|w_anode406w [3]),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(1'b0),
	.portaaddr({\C1|address [12],\C1|address [11],\C1|address [10],\C1|address [9],\C1|address [8],\C1|address [7],\C1|address [6],\C1|address [5],\C1|address [4],\C1|address [3],\C1|address [2],\C1|address [1],\C1|address [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(13'b0000000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\c0|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \c0|altsyncram_component|auto_generated|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \c0|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \c0|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \c0|altsyncram_component|auto_generated|ram_block1a1 .init_file = "../../../Users/Marcin/Documents/MATLAB/logo.mif";
defparam \c0|altsyncram_component|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \c0|altsyncram_component|auto_generated|ram_block1a1 .logical_ram_name = "rom2:c0|altsyncram:altsyncram_component|altsyncram_1qt3:auto_generated|ALTSYNCRAM";
defparam \c0|altsyncram_component|auto_generated|ram_block1a1 .operation_mode = "rom";
defparam \c0|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \c0|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \c0|altsyncram_component|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \c0|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \c0|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clock = "clock0";
defparam \c0|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \c0|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \c0|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \c0|altsyncram_component|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \c0|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 65536;
defparam \c0|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_width = 8;
defparam \c0|altsyncram_component|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \c0|altsyncram_component|auto_generated|ram_block1a1 .port_a_write_enable_clock = "none";
defparam \c0|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \c0|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \c0|altsyncram_component|auto_generated|ram_block1a1 .ram_block_type = "M9K";
defparam \c0|altsyncram_component|auto_generated|ram_block1a1 .mem_init3 = 2048'h07BF01FFFFDFDCFFFFC07CF00000007FFFFFFFFF0000000F7E01FFFFFD7FFFFF00F9C0000001FFFFFFFFFF8000000E7C00FFFFEFBFFFF801F38000000FFFFFFFFFFF80000008F800FFFFDFFFFFE003E20000003FFFFFFFFFFFC0006001F0007FFFBEFFFF0007C0030001FFFFFFFFFFFFC001E003E0007FFFFBFFFC000F800F0007FFFFFFFFFFFFE00FF007C0003FFFBFFFE0001E007F803FFFFFFFFFFFFFE03FF00780003FFFFFFF80003C01FF80FFFFFFFFFFFFFFE0FFF80F00003FFFFFFE0000780FFF83FFFFFFFFFFFFFFF3FFF80C00003FFFFFF80000E03FFFDFFFFFFFFFFFFFFFFFFFF80800007FFFFFF0000080FFFFFFFFFFFFFFFFFFFFFFFFFC000000;
defparam \c0|altsyncram_component|auto_generated|ram_block1a1 .mem_init2 = 2048'hFFFFFFE0000007FFFFFFFFFFFFFFFFFFFFFFFFFC000003FFFFFFE000001FFFFFFFFFFFFFFFFFFFFFFFFFFE000007FFFFFFC00000FFFFFFFFFFFFFFFFFFFFFFFFFFFE00000FFFFFFF800003FFFFFFFFFFFFFFFFFFFFFFFFFFFE00000FFFFFFE00000FFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000FFFFFF800007FFFFFFFFFFFFFFFFFFFFFFFFFFFFC000007FFFFC000007FFFFFFFFFFFFFFFFFFFFFFFFFFFF8000007FFFF000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000003FFF8000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000001FFC0000001FFFFFFFFFFFFFFFFFFFFFFFFFFFF80000001FF00000003FFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000F80000;
defparam \c0|altsyncram_component|auto_generated|ram_block1a1 .mem_init1 = 2048'h0007FFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000E00000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000007FFFFFFFFF;
defparam \c0|altsyncram_component|auto_generated|ram_block1a1 .mem_init0 = 2048'hFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFF;
// synopsys translate_on

// Location: LCCOMB_X45_Y22_N0
fiftyfivenm_lcell_comb \C1|b~10 (
// Equation(s):
// \C1|b~10_combout  = (\c0|altsyncram_component|auto_generated|out_address_reg_a [1] & ((\c0|altsyncram_component|auto_generated|out_address_reg_a [2]) # ((\C1|b~9_combout )))) # (!\c0|altsyncram_component|auto_generated|out_address_reg_a [1] & 
// ((\c0|altsyncram_component|auto_generated|out_address_reg_a [2] & ((\C1|b~9_combout ))) # (!\c0|altsyncram_component|auto_generated|out_address_reg_a [2] & (\c0|altsyncram_component|auto_generated|ram_block1a1~portadataout  & !\C1|b~9_combout ))))

	.dataa(\c0|altsyncram_component|auto_generated|out_address_reg_a [1]),
	.datab(\c0|altsyncram_component|auto_generated|out_address_reg_a [2]),
	.datac(\c0|altsyncram_component|auto_generated|ram_block1a1~portadataout ),
	.datad(\C1|b~9_combout ),
	.cin(gnd),
	.combout(\C1|b~10_combout ),
	.cout());
// synopsys translate_off
defparam \C1|b~10 .lut_mask = 16'hEE98;
defparam \C1|b~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y22_N12
fiftyfivenm_lcell_comb \C1|b~12 (
// Equation(s):
// \C1|b~12_combout  = (!\C1|R[0]~4_combout  & ((\C1|b~11_combout ) # (\C1|b~10_combout )))

	.dataa(\C1|b~11_combout ),
	.datab(\C1|b~10_combout ),
	.datac(gnd),
	.datad(\C1|R[0]~4_combout ),
	.cin(gnd),
	.combout(\C1|b~12_combout ),
	.cout());
// synopsys translate_off
defparam \C1|b~12 .lut_mask = 16'h00EE;
defparam \C1|b~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y19_N24
fiftyfivenm_lcell_comb \C1|b~13 (
// Equation(s):
// \C1|b~13_combout  = (\C1|b~8_combout  & (!\C1|process_0~12_combout  & (\C1|b~12_combout  & !\C1|R[0]~0_combout )))

	.dataa(\C1|b~8_combout ),
	.datab(\C1|process_0~12_combout ),
	.datac(\C1|b~12_combout ),
	.datad(\C1|R[0]~0_combout ),
	.cin(gnd),
	.combout(\C1|b~13_combout ),
	.cout());
// synopsys translate_off
defparam \C1|b~13 .lut_mask = 16'h0020;
defparam \C1|b~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y19_N25
dffeas \C1|b[1] (
	.clk(\C|altpll_0|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(\C1|b~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\C1|b [1]),
	.prn(vcc));
// synopsys translate_off
defparam \C1|b[1] .is_wysiwyg = "true";
defparam \C1|b[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y20_N12
fiftyfivenm_lcell_comb \C2|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~0 (
// Equation(s):
// \C2|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~0_combout  = \C1|VPOS [6] $ (VCC)
// \C2|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~1  = CARRY(\C1|VPOS [6])

	.dataa(\C1|VPOS [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\C2|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~0_combout ),
	.cout(\C2|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~1 ));
// synopsys translate_off
defparam \C2|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~0 .lut_mask = 16'h55AA;
defparam \C2|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y20_N14
fiftyfivenm_lcell_comb \C2|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~2 (
// Equation(s):
// \C2|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~2_combout  = (\C1|VPOS [7] & (!\C2|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~1 )) # (!\C1|VPOS [7] & ((\C2|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~1 ) # 
// (GND)))
// \C2|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~3  = CARRY((!\C2|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~1 ) # (!\C1|VPOS [7]))

	.dataa(\C1|VPOS [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\C2|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~1 ),
	.combout(\C2|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~2_combout ),
	.cout(\C2|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~3 ));
// synopsys translate_off
defparam \C2|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~2 .lut_mask = 16'h5A5F;
defparam \C2|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y20_N16
fiftyfivenm_lcell_comb \C2|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~4 (
// Equation(s):
// \C2|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~4_combout  = (\C1|VPOS [8] & (\C2|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~3  $ (GND))) # (!\C1|VPOS [8] & 
// (!\C2|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~3  & VCC))
// \C2|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~5  = CARRY((\C1|VPOS [8] & !\C2|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~3 ))

	.dataa(gnd),
	.datab(\C1|VPOS [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\C2|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~3 ),
	.combout(\C2|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~4_combout ),
	.cout(\C2|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~5 ));
// synopsys translate_off
defparam \C2|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~4 .lut_mask = 16'hC30C;
defparam \C2|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y20_N18
fiftyfivenm_lcell_comb \C2|Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~6 (
// Equation(s):
// \C2|Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~6_combout  = (\C1|VPOS [9] & (!\C2|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~5 )) # (!\C1|VPOS [9] & ((\C2|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~5 ) # 
// (GND)))
// \C2|Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~7  = CARRY((!\C2|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~5 ) # (!\C1|VPOS [9]))

	.dataa(gnd),
	.datab(\C1|VPOS [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\C2|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~5 ),
	.combout(\C2|Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~6_combout ),
	.cout(\C2|Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~7 ));
// synopsys translate_off
defparam \C2|Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~6 .lut_mask = 16'h3C3F;
defparam \C2|Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y20_N20
fiftyfivenm_lcell_comb \C2|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~8 (
// Equation(s):
// \C2|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~8_combout  = \C2|Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~7 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\C2|Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~7 ),
	.combout(\C2|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~8_combout ),
	.cout());
// synopsys translate_off
defparam \C2|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~8 .lut_mask = 16'hF0F0;
defparam \C2|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y20_N4
fiftyfivenm_lcell_comb \C2|Div1|auto_generated|divider|divider|StageOut[54]~50 (
// Equation(s):
// \C2|Div1|auto_generated|divider|divider|StageOut[54]~50_combout  = (\C2|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~8_combout  & \C1|VPOS [9])

	.dataa(gnd),
	.datab(\C2|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~8_combout ),
	.datac(gnd),
	.datad(\C1|VPOS [9]),
	.cin(gnd),
	.combout(\C2|Div1|auto_generated|divider|divider|StageOut[54]~50_combout ),
	.cout());
// synopsys translate_off
defparam \C2|Div1|auto_generated|divider|divider|StageOut[54]~50 .lut_mask = 16'hCC00;
defparam \C2|Div1|auto_generated|divider|divider|StageOut[54]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y20_N16
fiftyfivenm_lcell_comb \C2|Div1|auto_generated|divider|divider|StageOut[54]~51 (
// Equation(s):
// \C2|Div1|auto_generated|divider|divider|StageOut[54]~51_combout  = (!\C2|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~8_combout  & \C2|Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~6_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\C2|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~8_combout ),
	.datad(\C2|Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~6_combout ),
	.cin(gnd),
	.combout(\C2|Div1|auto_generated|divider|divider|StageOut[54]~51_combout ),
	.cout());
// synopsys translate_off
defparam \C2|Div1|auto_generated|divider|divider|StageOut[54]~51 .lut_mask = 16'h0F00;
defparam \C2|Div1|auto_generated|divider|divider|StageOut[54]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y20_N22
fiftyfivenm_lcell_comb \C2|Div1|auto_generated|divider|divider|StageOut[53]~52 (
// Equation(s):
// \C2|Div1|auto_generated|divider|divider|StageOut[53]~52_combout  = (\C2|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~8_combout  & \C1|VPOS [8])

	.dataa(gnd),
	.datab(gnd),
	.datac(\C2|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~8_combout ),
	.datad(\C1|VPOS [8]),
	.cin(gnd),
	.combout(\C2|Div1|auto_generated|divider|divider|StageOut[53]~52_combout ),
	.cout());
// synopsys translate_off
defparam \C2|Div1|auto_generated|divider|divider|StageOut[53]~52 .lut_mask = 16'hF000;
defparam \C2|Div1|auto_generated|divider|divider|StageOut[53]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y20_N24
fiftyfivenm_lcell_comb \C2|Div1|auto_generated|divider|divider|StageOut[53]~53 (
// Equation(s):
// \C2|Div1|auto_generated|divider|divider|StageOut[53]~53_combout  = (!\C2|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~8_combout  & \C2|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~4_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\C2|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~8_combout ),
	.datad(\C2|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~4_combout ),
	.cin(gnd),
	.combout(\C2|Div1|auto_generated|divider|divider|StageOut[53]~53_combout ),
	.cout());
// synopsys translate_off
defparam \C2|Div1|auto_generated|divider|divider|StageOut[53]~53 .lut_mask = 16'h0F00;
defparam \C2|Div1|auto_generated|divider|divider|StageOut[53]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y20_N26
fiftyfivenm_lcell_comb \C2|Div1|auto_generated|divider|divider|StageOut[52]~54 (
// Equation(s):
// \C2|Div1|auto_generated|divider|divider|StageOut[52]~54_combout  = (\C2|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~8_combout  & \C1|VPOS [7])

	.dataa(gnd),
	.datab(gnd),
	.datac(\C2|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~8_combout ),
	.datad(\C1|VPOS [7]),
	.cin(gnd),
	.combout(\C2|Div1|auto_generated|divider|divider|StageOut[52]~54_combout ),
	.cout());
// synopsys translate_off
defparam \C2|Div1|auto_generated|divider|divider|StageOut[52]~54 .lut_mask = 16'hF000;
defparam \C2|Div1|auto_generated|divider|divider|StageOut[52]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y20_N20
fiftyfivenm_lcell_comb \C2|Div1|auto_generated|divider|divider|StageOut[52]~55 (
// Equation(s):
// \C2|Div1|auto_generated|divider|divider|StageOut[52]~55_combout  = (\C2|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~2_combout  & !\C2|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~8_combout )

	.dataa(gnd),
	.datab(\C2|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~2_combout ),
	.datac(\C2|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\C2|Div1|auto_generated|divider|divider|StageOut[52]~55_combout ),
	.cout());
// synopsys translate_off
defparam \C2|Div1|auto_generated|divider|divider|StageOut[52]~55 .lut_mask = 16'h0C0C;
defparam \C2|Div1|auto_generated|divider|divider|StageOut[52]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y20_N2
fiftyfivenm_lcell_comb \C2|Div1|auto_generated|divider|divider|StageOut[51]~56 (
// Equation(s):
// \C2|Div1|auto_generated|divider|divider|StageOut[51]~56_combout  = (\C2|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~8_combout  & \C1|VPOS [6])

	.dataa(gnd),
	.datab(\C2|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~8_combout ),
	.datac(gnd),
	.datad(\C1|VPOS [6]),
	.cin(gnd),
	.combout(\C2|Div1|auto_generated|divider|divider|StageOut[51]~56_combout ),
	.cout());
// synopsys translate_off
defparam \C2|Div1|auto_generated|divider|divider|StageOut[51]~56 .lut_mask = 16'hCC00;
defparam \C2|Div1|auto_generated|divider|divider|StageOut[51]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y20_N14
fiftyfivenm_lcell_comb \C2|Div1|auto_generated|divider|divider|StageOut[51]~57 (
// Equation(s):
// \C2|Div1|auto_generated|divider|divider|StageOut[51]~57_combout  = (\C2|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~0_combout  & !\C2|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~8_combout )

	.dataa(gnd),
	.datab(\C2|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~0_combout ),
	.datac(\C2|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\C2|Div1|auto_generated|divider|divider|StageOut[51]~57_combout ),
	.cout());
// synopsys translate_off
defparam \C2|Div1|auto_generated|divider|divider|StageOut[51]~57 .lut_mask = 16'h0C0C;
defparam \C2|Div1|auto_generated|divider|divider|StageOut[51]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y20_N12
fiftyfivenm_lcell_comb \C2|Div1|auto_generated|divider|divider|StageOut[50]~58 (
// Equation(s):
// \C2|Div1|auto_generated|divider|divider|StageOut[50]~58_combout  = (\C2|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~8_combout  & \C1|VPOS [5])

	.dataa(gnd),
	.datab(gnd),
	.datac(\C2|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~8_combout ),
	.datad(\C1|VPOS [5]),
	.cin(gnd),
	.combout(\C2|Div1|auto_generated|divider|divider|StageOut[50]~58_combout ),
	.cout());
// synopsys translate_off
defparam \C2|Div1|auto_generated|divider|divider|StageOut[50]~58 .lut_mask = 16'hF000;
defparam \C2|Div1|auto_generated|divider|divider|StageOut[50]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y20_N18
fiftyfivenm_lcell_comb \C2|Div1|auto_generated|divider|divider|StageOut[50]~59 (
// Equation(s):
// \C2|Div1|auto_generated|divider|divider|StageOut[50]~59_combout  = (!\C2|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~8_combout  & \C1|VPOS [5])

	.dataa(gnd),
	.datab(gnd),
	.datac(\C2|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~8_combout ),
	.datad(\C1|VPOS [5]),
	.cin(gnd),
	.combout(\C2|Div1|auto_generated|divider|divider|StageOut[50]~59_combout ),
	.cout());
// synopsys translate_off
defparam \C2|Div1|auto_generated|divider|divider|StageOut[50]~59 .lut_mask = 16'h0F00;
defparam \C2|Div1|auto_generated|divider|divider|StageOut[50]~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y20_N0
fiftyfivenm_lcell_comb \C2|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~0 (
// Equation(s):
// \C2|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~0_combout  = (((\C2|Div1|auto_generated|divider|divider|StageOut[50]~58_combout ) # (\C2|Div1|auto_generated|divider|divider|StageOut[50]~59_combout )))
// \C2|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~1  = CARRY((\C2|Div1|auto_generated|divider|divider|StageOut[50]~58_combout ) # (\C2|Div1|auto_generated|divider|divider|StageOut[50]~59_combout ))

	.dataa(\C2|Div1|auto_generated|divider|divider|StageOut[50]~58_combout ),
	.datab(\C2|Div1|auto_generated|divider|divider|StageOut[50]~59_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\C2|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~0_combout ),
	.cout(\C2|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~1 ));
// synopsys translate_off
defparam \C2|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~0 .lut_mask = 16'h11EE;
defparam \C2|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y20_N2
fiftyfivenm_lcell_comb \C2|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~2 (
// Equation(s):
// \C2|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~2_combout  = (\C2|Div1|auto_generated|divider|divider|StageOut[51]~56_combout  & (((!\C2|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~1 )))) # 
// (!\C2|Div1|auto_generated|divider|divider|StageOut[51]~56_combout  & ((\C2|Div1|auto_generated|divider|divider|StageOut[51]~57_combout  & (!\C2|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~1 )) # 
// (!\C2|Div1|auto_generated|divider|divider|StageOut[51]~57_combout  & ((\C2|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~1 ) # (GND)))))
// \C2|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~3  = CARRY(((!\C2|Div1|auto_generated|divider|divider|StageOut[51]~56_combout  & !\C2|Div1|auto_generated|divider|divider|StageOut[51]~57_combout )) # 
// (!\C2|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~1 ))

	.dataa(\C2|Div1|auto_generated|divider|divider|StageOut[51]~56_combout ),
	.datab(\C2|Div1|auto_generated|divider|divider|StageOut[51]~57_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\C2|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~1 ),
	.combout(\C2|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~2_combout ),
	.cout(\C2|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~3 ));
// synopsys translate_off
defparam \C2|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~2 .lut_mask = 16'h1E1F;
defparam \C2|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y20_N4
fiftyfivenm_lcell_comb \C2|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~4 (
// Equation(s):
// \C2|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~4_combout  = (\C2|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~3  & (((\C2|Div1|auto_generated|divider|divider|StageOut[52]~54_combout ) # 
// (\C2|Div1|auto_generated|divider|divider|StageOut[52]~55_combout )))) # (!\C2|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~3  & ((((\C2|Div1|auto_generated|divider|divider|StageOut[52]~54_combout ) # 
// (\C2|Div1|auto_generated|divider|divider|StageOut[52]~55_combout )))))
// \C2|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~5  = CARRY((!\C2|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~3  & ((\C2|Div1|auto_generated|divider|divider|StageOut[52]~54_combout ) # 
// (\C2|Div1|auto_generated|divider|divider|StageOut[52]~55_combout ))))

	.dataa(\C2|Div1|auto_generated|divider|divider|StageOut[52]~54_combout ),
	.datab(\C2|Div1|auto_generated|divider|divider|StageOut[52]~55_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\C2|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~3 ),
	.combout(\C2|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~4_combout ),
	.cout(\C2|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~5 ));
// synopsys translate_off
defparam \C2|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~4 .lut_mask = 16'hE10E;
defparam \C2|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y20_N6
fiftyfivenm_lcell_comb \C2|Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~6 (
// Equation(s):
// \C2|Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~6_combout  = (\C2|Div1|auto_generated|divider|divider|StageOut[53]~52_combout  & (((!\C2|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~5 )))) # 
// (!\C2|Div1|auto_generated|divider|divider|StageOut[53]~52_combout  & ((\C2|Div1|auto_generated|divider|divider|StageOut[53]~53_combout  & (!\C2|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~5 )) # 
// (!\C2|Div1|auto_generated|divider|divider|StageOut[53]~53_combout  & ((\C2|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~5 ) # (GND)))))
// \C2|Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~7  = CARRY(((!\C2|Div1|auto_generated|divider|divider|StageOut[53]~52_combout  & !\C2|Div1|auto_generated|divider|divider|StageOut[53]~53_combout )) # 
// (!\C2|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~5 ))

	.dataa(\C2|Div1|auto_generated|divider|divider|StageOut[53]~52_combout ),
	.datab(\C2|Div1|auto_generated|divider|divider|StageOut[53]~53_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\C2|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~5 ),
	.combout(\C2|Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~6_combout ),
	.cout(\C2|Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~7 ));
// synopsys translate_off
defparam \C2|Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~6 .lut_mask = 16'h1E1F;
defparam \C2|Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y20_N8
fiftyfivenm_lcell_comb \C2|Div1|auto_generated|divider|divider|add_sub_7_result_int[7]~9 (
// Equation(s):
// \C2|Div1|auto_generated|divider|divider|add_sub_7_result_int[7]~9_cout  = CARRY((\C2|Div1|auto_generated|divider|divider|StageOut[54]~50_combout ) # ((\C2|Div1|auto_generated|divider|divider|StageOut[54]~51_combout ) # 
// (!\C2|Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~7 )))

	.dataa(\C2|Div1|auto_generated|divider|divider|StageOut[54]~50_combout ),
	.datab(\C2|Div1|auto_generated|divider|divider|StageOut[54]~51_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\C2|Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~7 ),
	.combout(),
	.cout(\C2|Div1|auto_generated|divider|divider|add_sub_7_result_int[7]~9_cout ));
// synopsys translate_off
defparam \C2|Div1|auto_generated|divider|divider|add_sub_7_result_int[7]~9 .lut_mask = 16'h00EF;
defparam \C2|Div1|auto_generated|divider|divider|add_sub_7_result_int[7]~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y20_N10
fiftyfivenm_lcell_comb \C2|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~10 (
// Equation(s):
// \C2|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~10_combout  = !\C2|Div1|auto_generated|divider|divider|add_sub_7_result_int[7]~9_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\C2|Div1|auto_generated|divider|divider|add_sub_7_result_int[7]~9_cout ),
	.combout(\C2|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~10_combout ),
	.cout());
// synopsys translate_off
defparam \C2|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~10 .lut_mask = 16'h0F0F;
defparam \C2|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y20_N30
fiftyfivenm_lcell_comb \C2|Div1|auto_generated|divider|divider|StageOut[62]~84 (
// Equation(s):
// \C2|Div1|auto_generated|divider|divider|StageOut[62]~84_combout  = (\C2|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~10_combout  & ((\C2|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~8_combout  & ((\C1|VPOS [8]))) # 
// (!\C2|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~8_combout  & (\C2|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~4_combout ))))

	.dataa(\C2|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~10_combout ),
	.datab(\C2|Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~4_combout ),
	.datac(\C2|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~8_combout ),
	.datad(\C1|VPOS [8]),
	.cin(gnd),
	.combout(\C2|Div1|auto_generated|divider|divider|StageOut[62]~84_combout ),
	.cout());
// synopsys translate_off
defparam \C2|Div1|auto_generated|divider|divider|StageOut[62]~84 .lut_mask = 16'hA808;
defparam \C2|Div1|auto_generated|divider|divider|StageOut[62]~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y18_N4
fiftyfivenm_lcell_comb \C2|Div1|auto_generated|divider|divider|StageOut[62]~68 (
// Equation(s):
// \C2|Div1|auto_generated|divider|divider|StageOut[62]~68_combout  = (\C2|Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~6_combout  & !\C2|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~10_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\C2|Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~6_combout ),
	.datad(\C2|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~10_combout ),
	.cin(gnd),
	.combout(\C2|Div1|auto_generated|divider|divider|StageOut[62]~68_combout ),
	.cout());
// synopsys translate_off
defparam \C2|Div1|auto_generated|divider|divider|StageOut[62]~68 .lut_mask = 16'h00F0;
defparam \C2|Div1|auto_generated|divider|divider|StageOut[62]~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y18_N8
fiftyfivenm_lcell_comb \C2|Div1|auto_generated|divider|divider|StageOut[61]~60 (
// Equation(s):
// \C2|Div1|auto_generated|divider|divider|StageOut[61]~60_combout  = (\C2|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~4_combout  & !\C2|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~10_combout )

	.dataa(gnd),
	.datab(\C2|Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~4_combout ),
	.datac(gnd),
	.datad(\C2|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~10_combout ),
	.cin(gnd),
	.combout(\C2|Div1|auto_generated|divider|divider|StageOut[61]~60_combout ),
	.cout());
// synopsys translate_off
defparam \C2|Div1|auto_generated|divider|divider|StageOut[61]~60 .lut_mask = 16'h00CC;
defparam \C2|Div1|auto_generated|divider|divider|StageOut[61]~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y20_N28
fiftyfivenm_lcell_comb \C2|Div1|auto_generated|divider|divider|StageOut[61]~82 (
// Equation(s):
// \C2|Div1|auto_generated|divider|divider|StageOut[61]~82_combout  = (\C2|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~10_combout  & ((\C2|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~8_combout  & ((\C1|VPOS [7]))) # 
// (!\C2|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~8_combout  & (\C2|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~2_combout ))))

	.dataa(\C2|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~10_combout ),
	.datab(\C2|Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~2_combout ),
	.datac(\C2|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~8_combout ),
	.datad(\C1|VPOS [7]),
	.cin(gnd),
	.combout(\C2|Div1|auto_generated|divider|divider|StageOut[61]~82_combout ),
	.cout());
// synopsys translate_off
defparam \C2|Div1|auto_generated|divider|divider|StageOut[61]~82 .lut_mask = 16'hA808;
defparam \C2|Div1|auto_generated|divider|divider|StageOut[61]~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y18_N26
fiftyfivenm_lcell_comb \C2|Div1|auto_generated|divider|divider|StageOut[60]~61 (
// Equation(s):
// \C2|Div1|auto_generated|divider|divider|StageOut[60]~61_combout  = (\C2|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~2_combout  & !\C2|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~10_combout )

	.dataa(gnd),
	.datab(\C2|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~2_combout ),
	.datac(gnd),
	.datad(\C2|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~10_combout ),
	.cin(gnd),
	.combout(\C2|Div1|auto_generated|divider|divider|StageOut[60]~61_combout ),
	.cout());
// synopsys translate_off
defparam \C2|Div1|auto_generated|divider|divider|StageOut[60]~61 .lut_mask = 16'h00CC;
defparam \C2|Div1|auto_generated|divider|divider|StageOut[60]~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y18_N28
fiftyfivenm_lcell_comb \C2|Div1|auto_generated|divider|divider|StageOut[60]~83 (
// Equation(s):
// \C2|Div1|auto_generated|divider|divider|StageOut[60]~83_combout  = (\C2|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~10_combout  & ((\C2|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~8_combout  & ((\C1|VPOS [6]))) # 
// (!\C2|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~8_combout  & (\C2|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~0_combout ))))

	.dataa(\C2|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~8_combout ),
	.datab(\C2|Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~0_combout ),
	.datac(\C1|VPOS [6]),
	.datad(\C2|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~10_combout ),
	.cin(gnd),
	.combout(\C2|Div1|auto_generated|divider|divider|StageOut[60]~83_combout ),
	.cout());
// synopsys translate_off
defparam \C2|Div1|auto_generated|divider|divider|StageOut[60]~83 .lut_mask = 16'hE400;
defparam \C2|Div1|auto_generated|divider|divider|StageOut[60]~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y18_N16
fiftyfivenm_lcell_comb \C2|Div1|auto_generated|divider|divider|StageOut[59]~63 (
// Equation(s):
// \C2|Div1|auto_generated|divider|divider|StageOut[59]~63_combout  = (\C2|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~0_combout  & !\C2|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~10_combout )

	.dataa(gnd),
	.datab(\C2|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~0_combout ),
	.datac(gnd),
	.datad(\C2|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~10_combout ),
	.cin(gnd),
	.combout(\C2|Div1|auto_generated|divider|divider|StageOut[59]~63_combout ),
	.cout());
// synopsys translate_off
defparam \C2|Div1|auto_generated|divider|divider|StageOut[59]~63 .lut_mask = 16'h00CC;
defparam \C2|Div1|auto_generated|divider|divider|StageOut[59]~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y18_N6
fiftyfivenm_lcell_comb \C2|Div1|auto_generated|divider|divider|StageOut[59]~62 (
// Equation(s):
// \C2|Div1|auto_generated|divider|divider|StageOut[59]~62_combout  = (\C2|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~10_combout  & \C1|VPOS [5])

	.dataa(gnd),
	.datab(\C2|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~10_combout ),
	.datac(gnd),
	.datad(\C1|VPOS [5]),
	.cin(gnd),
	.combout(\C2|Div1|auto_generated|divider|divider|StageOut[59]~62_combout ),
	.cout());
// synopsys translate_off
defparam \C2|Div1|auto_generated|divider|divider|StageOut[59]~62 .lut_mask = 16'hCC00;
defparam \C2|Div1|auto_generated|divider|divider|StageOut[59]~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y18_N14
fiftyfivenm_lcell_comb \C2|Div1|auto_generated|divider|divider|StageOut[58]~64 (
// Equation(s):
// \C2|Div1|auto_generated|divider|divider|StageOut[58]~64_combout  = (\C2|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~10_combout  & \C1|VPOS [4])

	.dataa(gnd),
	.datab(\C2|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~10_combout ),
	.datac(gnd),
	.datad(\C1|VPOS [4]),
	.cin(gnd),
	.combout(\C2|Div1|auto_generated|divider|divider|StageOut[58]~64_combout ),
	.cout());
// synopsys translate_off
defparam \C2|Div1|auto_generated|divider|divider|StageOut[58]~64 .lut_mask = 16'hCC00;
defparam \C2|Div1|auto_generated|divider|divider|StageOut[58]~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y18_N4
fiftyfivenm_lcell_comb \C2|Div1|auto_generated|divider|divider|StageOut[49]~65 (
// Equation(s):
// \C2|Div1|auto_generated|divider|divider|StageOut[49]~65_combout  = (\C2|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~8_combout  & \C1|VPOS [4])

	.dataa(gnd),
	.datab(gnd),
	.datac(\C2|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~8_combout ),
	.datad(\C1|VPOS [4]),
	.cin(gnd),
	.combout(\C2|Div1|auto_generated|divider|divider|StageOut[49]~65_combout ),
	.cout());
// synopsys translate_off
defparam \C2|Div1|auto_generated|divider|divider|StageOut[49]~65 .lut_mask = 16'hF000;
defparam \C2|Div1|auto_generated|divider|divider|StageOut[49]~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y18_N10
fiftyfivenm_lcell_comb \C2|Div1|auto_generated|divider|divider|StageOut[49]~66 (
// Equation(s):
// \C2|Div1|auto_generated|divider|divider|StageOut[49]~66_combout  = (!\C2|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~8_combout  & \C1|VPOS [4])

	.dataa(gnd),
	.datab(gnd),
	.datac(\C2|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~8_combout ),
	.datad(\C1|VPOS [4]),
	.cin(gnd),
	.combout(\C2|Div1|auto_generated|divider|divider|StageOut[49]~66_combout ),
	.cout());
// synopsys translate_off
defparam \C2|Div1|auto_generated|divider|divider|StageOut[49]~66 .lut_mask = 16'h0F00;
defparam \C2|Div1|auto_generated|divider|divider|StageOut[49]~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y18_N12
fiftyfivenm_lcell_comb \C2|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~12 (
// Equation(s):
// \C2|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~12_combout  = (\C2|Div1|auto_generated|divider|divider|StageOut[49]~65_combout ) # (\C2|Div1|auto_generated|divider|divider|StageOut[49]~66_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\C2|Div1|auto_generated|divider|divider|StageOut[49]~65_combout ),
	.datad(\C2|Div1|auto_generated|divider|divider|StageOut[49]~66_combout ),
	.cin(gnd),
	.combout(\C2|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~12_combout ),
	.cout());
// synopsys translate_off
defparam \C2|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~12 .lut_mask = 16'hFFF0;
defparam \C2|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y18_N20
fiftyfivenm_lcell_comb \C2|Div1|auto_generated|divider|divider|StageOut[58]~67 (
// Equation(s):
// \C2|Div1|auto_generated|divider|divider|StageOut[58]~67_combout  = (\C2|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~12_combout  & !\C2|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~10_combout )

	.dataa(\C2|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~12_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\C2|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~10_combout ),
	.cin(gnd),
	.combout(\C2|Div1|auto_generated|divider|divider|StageOut[58]~67_combout ),
	.cout());
// synopsys translate_off
defparam \C2|Div1|auto_generated|divider|divider|StageOut[58]~67 .lut_mask = 16'h00AA;
defparam \C2|Div1|auto_generated|divider|divider|StageOut[58]~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y18_N14
fiftyfivenm_lcell_comb \C2|Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~0 (
// Equation(s):
// \C2|Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~0_combout  = (((\C2|Div1|auto_generated|divider|divider|StageOut[58]~64_combout ) # (\C2|Div1|auto_generated|divider|divider|StageOut[58]~67_combout )))
// \C2|Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~1  = CARRY((\C2|Div1|auto_generated|divider|divider|StageOut[58]~64_combout ) # (\C2|Div1|auto_generated|divider|divider|StageOut[58]~67_combout ))

	.dataa(\C2|Div1|auto_generated|divider|divider|StageOut[58]~64_combout ),
	.datab(\C2|Div1|auto_generated|divider|divider|StageOut[58]~67_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\C2|Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~0_combout ),
	.cout(\C2|Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~1 ));
// synopsys translate_off
defparam \C2|Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~0 .lut_mask = 16'h11EE;
defparam \C2|Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y18_N16
fiftyfivenm_lcell_comb \C2|Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~2 (
// Equation(s):
// \C2|Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~2_combout  = (\C2|Div1|auto_generated|divider|divider|StageOut[59]~63_combout  & (((!\C2|Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~1 )))) # 
// (!\C2|Div1|auto_generated|divider|divider|StageOut[59]~63_combout  & ((\C2|Div1|auto_generated|divider|divider|StageOut[59]~62_combout  & (!\C2|Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~1 )) # 
// (!\C2|Div1|auto_generated|divider|divider|StageOut[59]~62_combout  & ((\C2|Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~1 ) # (GND)))))
// \C2|Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~3  = CARRY(((!\C2|Div1|auto_generated|divider|divider|StageOut[59]~63_combout  & !\C2|Div1|auto_generated|divider|divider|StageOut[59]~62_combout )) # 
// (!\C2|Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~1 ))

	.dataa(\C2|Div1|auto_generated|divider|divider|StageOut[59]~63_combout ),
	.datab(\C2|Div1|auto_generated|divider|divider|StageOut[59]~62_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\C2|Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~1 ),
	.combout(\C2|Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~2_combout ),
	.cout(\C2|Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~3 ));
// synopsys translate_off
defparam \C2|Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~2 .lut_mask = 16'h1E1F;
defparam \C2|Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y18_N18
fiftyfivenm_lcell_comb \C2|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~4 (
// Equation(s):
// \C2|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~4_combout  = (\C2|Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~3  & (((\C2|Div1|auto_generated|divider|divider|StageOut[60]~61_combout ) # 
// (\C2|Div1|auto_generated|divider|divider|StageOut[60]~83_combout )))) # (!\C2|Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~3  & ((((\C2|Div1|auto_generated|divider|divider|StageOut[60]~61_combout ) # 
// (\C2|Div1|auto_generated|divider|divider|StageOut[60]~83_combout )))))
// \C2|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~5  = CARRY((!\C2|Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~3  & ((\C2|Div1|auto_generated|divider|divider|StageOut[60]~61_combout ) # 
// (\C2|Div1|auto_generated|divider|divider|StageOut[60]~83_combout ))))

	.dataa(\C2|Div1|auto_generated|divider|divider|StageOut[60]~61_combout ),
	.datab(\C2|Div1|auto_generated|divider|divider|StageOut[60]~83_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\C2|Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~3 ),
	.combout(\C2|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~4_combout ),
	.cout(\C2|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~5 ));
// synopsys translate_off
defparam \C2|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~4 .lut_mask = 16'hE10E;
defparam \C2|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y18_N20
fiftyfivenm_lcell_comb \C2|Div1|auto_generated|divider|divider|add_sub_8_result_int[6]~6 (
// Equation(s):
// \C2|Div1|auto_generated|divider|divider|add_sub_8_result_int[6]~6_combout  = (\C2|Div1|auto_generated|divider|divider|StageOut[61]~60_combout  & (((!\C2|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~5 )))) # 
// (!\C2|Div1|auto_generated|divider|divider|StageOut[61]~60_combout  & ((\C2|Div1|auto_generated|divider|divider|StageOut[61]~82_combout  & (!\C2|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~5 )) # 
// (!\C2|Div1|auto_generated|divider|divider|StageOut[61]~82_combout  & ((\C2|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~5 ) # (GND)))))
// \C2|Div1|auto_generated|divider|divider|add_sub_8_result_int[6]~7  = CARRY(((!\C2|Div1|auto_generated|divider|divider|StageOut[61]~60_combout  & !\C2|Div1|auto_generated|divider|divider|StageOut[61]~82_combout )) # 
// (!\C2|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~5 ))

	.dataa(\C2|Div1|auto_generated|divider|divider|StageOut[61]~60_combout ),
	.datab(\C2|Div1|auto_generated|divider|divider|StageOut[61]~82_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\C2|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~5 ),
	.combout(\C2|Div1|auto_generated|divider|divider|add_sub_8_result_int[6]~6_combout ),
	.cout(\C2|Div1|auto_generated|divider|divider|add_sub_8_result_int[6]~7 ));
// synopsys translate_off
defparam \C2|Div1|auto_generated|divider|divider|add_sub_8_result_int[6]~6 .lut_mask = 16'h1E1F;
defparam \C2|Div1|auto_generated|divider|divider|add_sub_8_result_int[6]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y18_N22
fiftyfivenm_lcell_comb \C2|Div1|auto_generated|divider|divider|add_sub_8_result_int[7]~9 (
// Equation(s):
// \C2|Div1|auto_generated|divider|divider|add_sub_8_result_int[7]~9_cout  = CARRY((\C2|Div1|auto_generated|divider|divider|StageOut[62]~84_combout ) # ((\C2|Div1|auto_generated|divider|divider|StageOut[62]~68_combout ) # 
// (!\C2|Div1|auto_generated|divider|divider|add_sub_8_result_int[6]~7 )))

	.dataa(\C2|Div1|auto_generated|divider|divider|StageOut[62]~84_combout ),
	.datab(\C2|Div1|auto_generated|divider|divider|StageOut[62]~68_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\C2|Div1|auto_generated|divider|divider|add_sub_8_result_int[6]~7 ),
	.combout(),
	.cout(\C2|Div1|auto_generated|divider|divider|add_sub_8_result_int[7]~9_cout ));
// synopsys translate_off
defparam \C2|Div1|auto_generated|divider|divider|add_sub_8_result_int[7]~9 .lut_mask = 16'h00EF;
defparam \C2|Div1|auto_generated|divider|divider|add_sub_8_result_int[7]~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y18_N24
fiftyfivenm_lcell_comb \C2|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~10 (
// Equation(s):
// \C2|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~10_combout  = !\C2|Div1|auto_generated|divider|divider|add_sub_8_result_int[7]~9_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\C2|Div1|auto_generated|divider|divider|add_sub_8_result_int[7]~9_cout ),
	.combout(\C2|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~10_combout ),
	.cout());
// synopsys translate_off
defparam \C2|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~10 .lut_mask = 16'h0F0F;
defparam \C2|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X39_Y18_N30
fiftyfivenm_lcell_comb \C2|Div1|auto_generated|divider|divider|StageOut[70]~69 (
// Equation(s):
// \C2|Div1|auto_generated|divider|divider|StageOut[70]~69_combout  = (\C2|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~10_combout  & (((\C2|Div1|auto_generated|divider|divider|StageOut[61]~60_combout ) # 
// (\C2|Div1|auto_generated|divider|divider|StageOut[61]~82_combout )))) # (!\C2|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~10_combout  & (\C2|Div1|auto_generated|divider|divider|add_sub_8_result_int[6]~6_combout ))

	.dataa(\C2|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~10_combout ),
	.datab(\C2|Div1|auto_generated|divider|divider|add_sub_8_result_int[6]~6_combout ),
	.datac(\C2|Div1|auto_generated|divider|divider|StageOut[61]~60_combout ),
	.datad(\C2|Div1|auto_generated|divider|divider|StageOut[61]~82_combout ),
	.cin(gnd),
	.combout(\C2|Div1|auto_generated|divider|divider|StageOut[70]~69_combout ),
	.cout());
// synopsys translate_off
defparam \C2|Div1|auto_generated|divider|divider|StageOut[70]~69 .lut_mask = 16'hEEE4;
defparam \C2|Div1|auto_generated|divider|divider|StageOut[70]~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y16_N28
fiftyfivenm_lcell_comb \C2|B2[0]~3 (
// Equation(s):
// \C2|B2[0]~3_combout  = (\C2|process_0~5_combout ) # ((\C1|process_0~12_combout ) # (\SW[0]~input_o ))

	.dataa(gnd),
	.datab(\C2|process_0~5_combout ),
	.datac(\C1|process_0~12_combout ),
	.datad(\SW[0]~input_o ),
	.cin(gnd),
	.combout(\C2|B2[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \C2|B2[0]~3 .lut_mask = 16'hFFFC;
defparam \C2|B2[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y18_N6
fiftyfivenm_lcell_comb \C2|Div1|auto_generated|divider|divider|StageOut[69]~81 (
// Equation(s):
// \C2|Div1|auto_generated|divider|divider|StageOut[69]~81_combout  = (\C2|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~10_combout  & ((\C2|Div1|auto_generated|divider|divider|StageOut[60]~83_combout ) # 
// ((\C2|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~2_combout  & !\C2|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~10_combout ))))

	.dataa(\C2|Div1|auto_generated|divider|divider|StageOut[60]~83_combout ),
	.datab(\C2|Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~2_combout ),
	.datac(\C2|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~10_combout ),
	.datad(\C2|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~10_combout ),
	.cin(gnd),
	.combout(\C2|Div1|auto_generated|divider|divider|StageOut[69]~81_combout ),
	.cout());
// synopsys translate_off
defparam \C2|Div1|auto_generated|divider|divider|StageOut[69]~81 .lut_mask = 16'hA0E0;
defparam \C2|Div1|auto_generated|divider|divider|StageOut[69]~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y18_N12
fiftyfivenm_lcell_comb \C2|Div1|auto_generated|divider|divider|StageOut[69]~70 (
// Equation(s):
// \C2|Div1|auto_generated|divider|divider|StageOut[69]~70_combout  = (\C2|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~4_combout  & !\C2|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~10_combout )

	.dataa(gnd),
	.datab(\C2|Div1|auto_generated|divider|divider|add_sub_8_result_int[5]~4_combout ),
	.datac(gnd),
	.datad(\C2|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~10_combout ),
	.cin(gnd),
	.combout(\C2|Div1|auto_generated|divider|divider|StageOut[69]~70_combout ),
	.cout());
// synopsys translate_off
defparam \C2|Div1|auto_generated|divider|divider|StageOut[69]~70 .lut_mask = 16'h00CC;
defparam \C2|Div1|auto_generated|divider|divider|StageOut[69]~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y18_N28
fiftyfivenm_lcell_comb \C2|Div1|auto_generated|divider|divider|StageOut[68]~85 (
// Equation(s):
// \C2|Div1|auto_generated|divider|divider|StageOut[68]~85_combout  = (\C2|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~10_combout  & ((\C2|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~10_combout  & (\C1|VPOS [5])) # 
// (!\C2|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~10_combout  & ((\C2|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~0_combout )))))

	.dataa(\C1|VPOS [5]),
	.datab(\C2|Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~0_combout ),
	.datac(\C2|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~10_combout ),
	.datad(\C2|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~10_combout ),
	.cin(gnd),
	.combout(\C2|Div1|auto_generated|divider|divider|StageOut[68]~85_combout ),
	.cout());
// synopsys translate_off
defparam \C2|Div1|auto_generated|divider|divider|StageOut[68]~85 .lut_mask = 16'hA0C0;
defparam \C2|Div1|auto_generated|divider|divider|StageOut[68]~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y18_N22
fiftyfivenm_lcell_comb \C2|Div1|auto_generated|divider|divider|StageOut[68]~71 (
// Equation(s):
// \C2|Div1|auto_generated|divider|divider|StageOut[68]~71_combout  = (!\C2|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~10_combout  & \C2|Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\C2|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~10_combout ),
	.datad(\C2|Div1|auto_generated|divider|divider|add_sub_8_result_int[4]~2_combout ),
	.cin(gnd),
	.combout(\C2|Div1|auto_generated|divider|divider|StageOut[68]~71_combout ),
	.cout());
// synopsys translate_off
defparam \C2|Div1|auto_generated|divider|divider|StageOut[68]~71 .lut_mask = 16'h0F00;
defparam \C2|Div1|auto_generated|divider|divider|StageOut[68]~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y16_N22
fiftyfivenm_lcell_comb \C2|Div1|auto_generated|divider|divider|StageOut[67]~72 (
// Equation(s):
// \C2|Div1|auto_generated|divider|divider|StageOut[67]~72_combout  = (\C2|Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~0_combout  & !\C2|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~10_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\C2|Div1|auto_generated|divider|divider|add_sub_8_result_int[3]~0_combout ),
	.datad(\C2|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~10_combout ),
	.cin(gnd),
	.combout(\C2|Div1|auto_generated|divider|divider|StageOut[67]~72_combout ),
	.cout());
// synopsys translate_off
defparam \C2|Div1|auto_generated|divider|divider|StageOut[67]~72 .lut_mask = 16'h00F0;
defparam \C2|Div1|auto_generated|divider|divider|StageOut[67]~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y18_N18
fiftyfivenm_lcell_comb \C2|Div1|auto_generated|divider|divider|StageOut[67]~86 (
// Equation(s):
// \C2|Div1|auto_generated|divider|divider|StageOut[67]~86_combout  = (\C2|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~10_combout  & ((\C2|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~10_combout  & ((\C1|VPOS [4]))) # 
// (!\C2|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~10_combout  & (\C2|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~12_combout ))))

	.dataa(\C2|Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~12_combout ),
	.datab(\C2|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~10_combout ),
	.datac(\C2|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~10_combout ),
	.datad(\C1|VPOS [4]),
	.cin(gnd),
	.combout(\C2|Div1|auto_generated|divider|divider|StageOut[67]~86_combout ),
	.cout());
// synopsys translate_off
defparam \C2|Div1|auto_generated|divider|divider|StageOut[67]~86 .lut_mask = 16'hE020;
defparam \C2|Div1|auto_generated|divider|divider|StageOut[67]~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y16_N22
fiftyfivenm_lcell_comb \C2|Div1|auto_generated|divider|divider|StageOut[48]~75 (
// Equation(s):
// \C2|Div1|auto_generated|divider|divider|StageOut[48]~75_combout  = (\C1|VPOS [3] & !\C2|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\C1|VPOS [3]),
	.datad(\C2|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~8_combout ),
	.cin(gnd),
	.combout(\C2|Div1|auto_generated|divider|divider|StageOut[48]~75_combout ),
	.cout());
// synopsys translate_off
defparam \C2|Div1|auto_generated|divider|divider|StageOut[48]~75 .lut_mask = 16'h00F0;
defparam \C2|Div1|auto_generated|divider|divider|StageOut[48]~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y16_N28
fiftyfivenm_lcell_comb \C2|Div1|auto_generated|divider|divider|StageOut[48]~74 (
// Equation(s):
// \C2|Div1|auto_generated|divider|divider|StageOut[48]~74_combout  = (\C1|VPOS [3] & \C2|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\C1|VPOS [3]),
	.datad(\C2|Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~8_combout ),
	.cin(gnd),
	.combout(\C2|Div1|auto_generated|divider|divider|StageOut[48]~74_combout ),
	.cout());
// synopsys translate_off
defparam \C2|Div1|auto_generated|divider|divider|StageOut[48]~74 .lut_mask = 16'hF000;
defparam \C2|Div1|auto_generated|divider|divider|StageOut[48]~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y16_N20
fiftyfivenm_lcell_comb \C2|Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~14 (
// Equation(s):
// \C2|Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~14_combout  = (\C2|Div1|auto_generated|divider|divider|StageOut[48]~75_combout ) # (\C2|Div1|auto_generated|divider|divider|StageOut[48]~74_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\C2|Div1|auto_generated|divider|divider|StageOut[48]~75_combout ),
	.datad(\C2|Div1|auto_generated|divider|divider|StageOut[48]~74_combout ),
	.cin(gnd),
	.combout(\C2|Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~14_combout ),
	.cout());
// synopsys translate_off
defparam \C2|Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~14 .lut_mask = 16'hFFF0;
defparam \C2|Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y16_N4
fiftyfivenm_lcell_comb \C2|Div1|auto_generated|divider|divider|StageOut[66]~87 (
// Equation(s):
// \C2|Div1|auto_generated|divider|divider|StageOut[66]~87_combout  = (\C2|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~10_combout  & ((\C2|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~10_combout  & (\C1|VPOS [3])) # 
// (!\C2|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~10_combout  & ((\C2|Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~14_combout )))))

	.dataa(\C2|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~10_combout ),
	.datab(\C2|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~10_combout ),
	.datac(\C1|VPOS [3]),
	.datad(\C2|Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~14_combout ),
	.cin(gnd),
	.combout(\C2|Div1|auto_generated|divider|divider|StageOut[66]~87_combout ),
	.cout());
// synopsys translate_off
defparam \C2|Div1|auto_generated|divider|divider|StageOut[66]~87 .lut_mask = 16'hC480;
defparam \C2|Div1|auto_generated|divider|divider|StageOut[66]~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y16_N0
fiftyfivenm_lcell_comb \C2|Div1|auto_generated|divider|divider|StageOut[57]~76 (
// Equation(s):
// \C2|Div1|auto_generated|divider|divider|StageOut[57]~76_combout  = (\C2|Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~14_combout  & !\C2|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~10_combout )

	.dataa(gnd),
	.datab(\C2|Div1|auto_generated|divider|divider|add_sub_7_result_int[1]~14_combout ),
	.datac(gnd),
	.datad(\C2|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~10_combout ),
	.cin(gnd),
	.combout(\C2|Div1|auto_generated|divider|divider|StageOut[57]~76_combout ),
	.cout());
// synopsys translate_off
defparam \C2|Div1|auto_generated|divider|divider|StageOut[57]~76 .lut_mask = 16'h00CC;
defparam \C2|Div1|auto_generated|divider|divider|StageOut[57]~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y16_N2
fiftyfivenm_lcell_comb \C2|Div1|auto_generated|divider|divider|StageOut[57]~73 (
// Equation(s):
// \C2|Div1|auto_generated|divider|divider|StageOut[57]~73_combout  = (\C1|VPOS [3] & \C2|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~10_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\C1|VPOS [3]),
	.datad(\C2|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~10_combout ),
	.cin(gnd),
	.combout(\C2|Div1|auto_generated|divider|divider|StageOut[57]~73_combout ),
	.cout());
// synopsys translate_off
defparam \C2|Div1|auto_generated|divider|divider|StageOut[57]~73 .lut_mask = 16'hF000;
defparam \C2|Div1|auto_generated|divider|divider|StageOut[57]~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y16_N26
fiftyfivenm_lcell_comb \C2|Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~12 (
// Equation(s):
// \C2|Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~12_combout  = (\C2|Div1|auto_generated|divider|divider|StageOut[57]~76_combout ) # (\C2|Div1|auto_generated|divider|divider|StageOut[57]~73_combout )

	.dataa(gnd),
	.datab(\C2|Div1|auto_generated|divider|divider|StageOut[57]~76_combout ),
	.datac(gnd),
	.datad(\C2|Div1|auto_generated|divider|divider|StageOut[57]~73_combout ),
	.cin(gnd),
	.combout(\C2|Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~12_combout ),
	.cout());
// synopsys translate_off
defparam \C2|Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~12 .lut_mask = 16'hFFCC;
defparam \C2|Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y16_N24
fiftyfivenm_lcell_comb \C2|Div1|auto_generated|divider|divider|StageOut[66]~77 (
// Equation(s):
// \C2|Div1|auto_generated|divider|divider|StageOut[66]~77_combout  = (\C2|Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~12_combout  & !\C2|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~10_combout )

	.dataa(gnd),
	.datab(\C2|Div1|auto_generated|divider|divider|add_sub_8_result_int[2]~12_combout ),
	.datac(gnd),
	.datad(\C2|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~10_combout ),
	.cin(gnd),
	.combout(\C2|Div1|auto_generated|divider|divider|StageOut[66]~77_combout ),
	.cout());
// synopsys translate_off
defparam \C2|Div1|auto_generated|divider|divider|StageOut[66]~77 .lut_mask = 16'h00CC;
defparam \C2|Div1|auto_generated|divider|divider|StageOut[66]~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y16_N8
fiftyfivenm_lcell_comb \C2|Div1|auto_generated|divider|divider|StageOut[56]~79 (
// Equation(s):
// \C2|Div1|auto_generated|divider|divider|StageOut[56]~79_combout  = (\C1|VPOS [2] & !\C2|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~10_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\C1|VPOS [2]),
	.datad(\C2|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~10_combout ),
	.cin(gnd),
	.combout(\C2|Div1|auto_generated|divider|divider|StageOut[56]~79_combout ),
	.cout());
// synopsys translate_off
defparam \C2|Div1|auto_generated|divider|divider|StageOut[56]~79 .lut_mask = 16'h00F0;
defparam \C2|Div1|auto_generated|divider|divider|StageOut[56]~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y16_N10
fiftyfivenm_lcell_comb \C2|Div1|auto_generated|divider|divider|StageOut[56]~78 (
// Equation(s):
// \C2|Div1|auto_generated|divider|divider|StageOut[56]~78_combout  = (\C1|VPOS [2] & \C2|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~10_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\C1|VPOS [2]),
	.datad(\C2|Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~10_combout ),
	.cin(gnd),
	.combout(\C2|Div1|auto_generated|divider|divider|StageOut[56]~78_combout ),
	.cout());
// synopsys translate_off
defparam \C2|Div1|auto_generated|divider|divider|StageOut[56]~78 .lut_mask = 16'hF000;
defparam \C2|Div1|auto_generated|divider|divider|StageOut[56]~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y16_N24
fiftyfivenm_lcell_comb \C2|Div1|auto_generated|divider|divider|add_sub_8_result_int[1]~14 (
// Equation(s):
// \C2|Div1|auto_generated|divider|divider|add_sub_8_result_int[1]~14_combout  = (\C2|Div1|auto_generated|divider|divider|StageOut[56]~79_combout ) # (\C2|Div1|auto_generated|divider|divider|StageOut[56]~78_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\C2|Div1|auto_generated|divider|divider|StageOut[56]~79_combout ),
	.datad(\C2|Div1|auto_generated|divider|divider|StageOut[56]~78_combout ),
	.cin(gnd),
	.combout(\C2|Div1|auto_generated|divider|divider|add_sub_8_result_int[1]~14_combout ),
	.cout());
// synopsys translate_off
defparam \C2|Div1|auto_generated|divider|divider|add_sub_8_result_int[1]~14 .lut_mask = 16'hFFF0;
defparam \C2|Div1|auto_generated|divider|divider|add_sub_8_result_int[1]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y16_N18
fiftyfivenm_lcell_comb \C2|Div1|auto_generated|divider|divider|StageOut[65]~80 (
// Equation(s):
// \C2|Div1|auto_generated|divider|divider|StageOut[65]~80_combout  = (\C2|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~10_combout  & (\C1|VPOS [2])) # (!\C2|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~10_combout  & 
// ((\C2|Div1|auto_generated|divider|divider|add_sub_8_result_int[1]~14_combout )))

	.dataa(gnd),
	.datab(\C2|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~10_combout ),
	.datac(\C1|VPOS [2]),
	.datad(\C2|Div1|auto_generated|divider|divider|add_sub_8_result_int[1]~14_combout ),
	.cin(gnd),
	.combout(\C2|Div1|auto_generated|divider|divider|StageOut[65]~80_combout ),
	.cout());
// synopsys translate_off
defparam \C2|Div1|auto_generated|divider|divider|StageOut[65]~80 .lut_mask = 16'hF3C0;
defparam \C2|Div1|auto_generated|divider|divider|StageOut[65]~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y16_N0
fiftyfivenm_lcell_comb \C2|B2[0]~5 (
// Equation(s):
// \C2|B2[0]~5_cout  = CARRY((!\C2|R2[0]~7_combout  & !\C2|process_0~5_combout ))

	.dataa(\C2|R2[0]~7_combout ),
	.datab(\C2|process_0~5_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\C2|B2[0]~5_cout ));
// synopsys translate_off
defparam \C2|B2[0]~5 .lut_mask = 16'h0011;
defparam \C2|B2[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y16_N2
fiftyfivenm_lcell_comb \C2|B2[0]~7 (
// Equation(s):
// \C2|B2[0]~7_cout  = CARRY((\C1|VPOS [0] & (\C2|B2[0]~3_combout  & !\C2|B2[0]~5_cout )) # (!\C1|VPOS [0] & ((\C2|B2[0]~3_combout ) # (!\C2|B2[0]~5_cout ))))

	.dataa(\C1|VPOS [0]),
	.datab(\C2|B2[0]~3_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\C2|B2[0]~5_cout ),
	.combout(),
	.cout(\C2|B2[0]~7_cout ));
// synopsys translate_off
defparam \C2|B2[0]~7 .lut_mask = 16'h004D;
defparam \C2|B2[0]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y16_N4
fiftyfivenm_lcell_comb \C2|B2[0]~9 (
// Equation(s):
// \C2|B2[0]~9_cout  = CARRY((\C1|VPOS [1] & ((!\C2|B2[0]~7_cout ) # (!\C2|B2[0]~3_combout ))) # (!\C1|VPOS [1] & (!\C2|B2[0]~3_combout  & !\C2|B2[0]~7_cout )))

	.dataa(\C1|VPOS [1]),
	.datab(\C2|B2[0]~3_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\C2|B2[0]~7_cout ),
	.combout(),
	.cout(\C2|B2[0]~9_cout ));
// synopsys translate_off
defparam \C2|B2[0]~9 .lut_mask = 16'h002B;
defparam \C2|B2[0]~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y16_N6
fiftyfivenm_lcell_comb \C2|B2[0]~11 (
// Equation(s):
// \C2|B2[0]~11_cout  = CARRY((\C2|Div1|auto_generated|divider|divider|StageOut[65]~80_combout  & (\C2|B2[0]~3_combout  & !\C2|B2[0]~9_cout )) # (!\C2|Div1|auto_generated|divider|divider|StageOut[65]~80_combout  & ((\C2|B2[0]~3_combout ) # (!\C2|B2[0]~9_cout 
// ))))

	.dataa(\C2|Div1|auto_generated|divider|divider|StageOut[65]~80_combout ),
	.datab(\C2|B2[0]~3_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\C2|B2[0]~9_cout ),
	.combout(),
	.cout(\C2|B2[0]~11_cout ));
// synopsys translate_off
defparam \C2|B2[0]~11 .lut_mask = 16'h004D;
defparam \C2|B2[0]~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y16_N8
fiftyfivenm_lcell_comb \C2|B2[0]~13 (
// Equation(s):
// \C2|B2[0]~13_cout  = CARRY((!\C2|B2[0]~11_cout  & ((\C2|Div1|auto_generated|divider|divider|StageOut[66]~87_combout ) # (\C2|Div1|auto_generated|divider|divider|StageOut[66]~77_combout ))))

	.dataa(\C2|Div1|auto_generated|divider|divider|StageOut[66]~87_combout ),
	.datab(\C2|Div1|auto_generated|divider|divider|StageOut[66]~77_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\C2|B2[0]~11_cout ),
	.combout(),
	.cout(\C2|B2[0]~13_cout ));
// synopsys translate_off
defparam \C2|B2[0]~13 .lut_mask = 16'h000E;
defparam \C2|B2[0]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y16_N10
fiftyfivenm_lcell_comb \C2|B2[0]~15 (
// Equation(s):
// \C2|B2[0]~15_cout  = CARRY(((!\C2|Div1|auto_generated|divider|divider|StageOut[67]~72_combout  & !\C2|Div1|auto_generated|divider|divider|StageOut[67]~86_combout )) # (!\C2|B2[0]~13_cout ))

	.dataa(\C2|Div1|auto_generated|divider|divider|StageOut[67]~72_combout ),
	.datab(\C2|Div1|auto_generated|divider|divider|StageOut[67]~86_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\C2|B2[0]~13_cout ),
	.combout(),
	.cout(\C2|B2[0]~15_cout ));
// synopsys translate_off
defparam \C2|B2[0]~15 .lut_mask = 16'h001F;
defparam \C2|B2[0]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y16_N12
fiftyfivenm_lcell_comb \C2|B2[0]~17 (
// Equation(s):
// \C2|B2[0]~17_cout  = CARRY((!\C2|B2[0]~15_cout  & ((\C2|Div1|auto_generated|divider|divider|StageOut[68]~85_combout ) # (\C2|Div1|auto_generated|divider|divider|StageOut[68]~71_combout ))))

	.dataa(\C2|Div1|auto_generated|divider|divider|StageOut[68]~85_combout ),
	.datab(\C2|Div1|auto_generated|divider|divider|StageOut[68]~71_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\C2|B2[0]~15_cout ),
	.combout(),
	.cout(\C2|B2[0]~17_cout ));
// synopsys translate_off
defparam \C2|B2[0]~17 .lut_mask = 16'h000E;
defparam \C2|B2[0]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y16_N14
fiftyfivenm_lcell_comb \C2|B2[0]~19 (
// Equation(s):
// \C2|B2[0]~19_cout  = CARRY(((!\C2|Div1|auto_generated|divider|divider|StageOut[69]~81_combout  & !\C2|Div1|auto_generated|divider|divider|StageOut[69]~70_combout )) # (!\C2|B2[0]~17_cout ))

	.dataa(\C2|Div1|auto_generated|divider|divider|StageOut[69]~81_combout ),
	.datab(\C2|Div1|auto_generated|divider|divider|StageOut[69]~70_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\C2|B2[0]~17_cout ),
	.combout(),
	.cout(\C2|B2[0]~19_cout ));
// synopsys translate_off
defparam \C2|B2[0]~19 .lut_mask = 16'h001F;
defparam \C2|B2[0]~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y16_N16
fiftyfivenm_lcell_comb \C2|B2[0]~21 (
// Equation(s):
// \C2|B2[0]~21_cout  = CARRY((\C2|Div1|auto_generated|divider|divider|StageOut[70]~69_combout  & ((!\C2|B2[0]~19_cout ) # (!\C2|B2[0]~3_combout ))) # (!\C2|Div1|auto_generated|divider|divider|StageOut[70]~69_combout  & (!\C2|B2[0]~3_combout  & 
// !\C2|B2[0]~19_cout )))

	.dataa(\C2|Div1|auto_generated|divider|divider|StageOut[70]~69_combout ),
	.datab(\C2|B2[0]~3_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\C2|B2[0]~19_cout ),
	.combout(),
	.cout(\C2|B2[0]~21_cout ));
// synopsys translate_off
defparam \C2|B2[0]~21 .lut_mask = 16'h002B;
defparam \C2|B2[0]~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y16_N18
fiftyfivenm_lcell_comb \C2|B2[0]~22 (
// Equation(s):
// \C2|B2[0]~22_combout  = \C2|B2[0]~21_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\C2|B2[0]~21_cout ),
	.combout(\C2|B2[0]~22_combout ),
	.cout());
// synopsys translate_off
defparam \C2|B2[0]~22 .lut_mask = 16'hF0F0;
defparam \C2|B2[0]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y19_N16
fiftyfivenm_lcell_comb \C2|B2[0]~24 (
// Equation(s):
// \C2|B2[0]~24_combout  = (!\C1|HPOS [9] & (((!\C1|HPOS [8] & !\C2|LessThan0~0_combout )) # (!\C2|process_0~2_combout )))

	.dataa(\C1|HPOS [8]),
	.datab(\C2|LessThan0~0_combout ),
	.datac(\C2|process_0~2_combout ),
	.datad(\C1|HPOS [9]),
	.cin(gnd),
	.combout(\C2|B2[0]~24_combout ),
	.cout());
// synopsys translate_off
defparam \C2|B2[0]~24 .lut_mask = 16'h001F;
defparam \C2|B2[0]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y16_N26
fiftyfivenm_lcell_comb \C2|B2[0]~25 (
// Equation(s):
// \C2|B2[0]~25_combout  = (\C2|R2[0]~7_combout ) # ((!\C2|B2[0]~24_combout  & ((\C2|process_0~5_combout ) # (!\C2|LessThan1~1_combout ))))

	.dataa(\C2|LessThan1~1_combout ),
	.datab(\C2|B2[0]~24_combout ),
	.datac(\C2|R2[0]~7_combout ),
	.datad(\C2|process_0~5_combout ),
	.cin(gnd),
	.combout(\C2|B2[0]~25_combout ),
	.cout());
// synopsys translate_off
defparam \C2|B2[0]~25 .lut_mask = 16'hF3F1;
defparam \C2|B2[0]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y16_N19
dffeas \C2|B2[0] (
	.clk(\C|altpll_0|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(\C2|B2[0]~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\C2|B2[0]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\C2|B2 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \C2|B2[0] .is_wysiwyg = "true";
defparam \C2|B2[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y16_N20
fiftyfivenm_lcell_comb \C2|B2~26 (
// Equation(s):
// \C2|B2~26_combout  = (!\C2|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~10_combout  & (!\C1|process_0~12_combout  & (!\C2|process_0~5_combout  & !\SW[0]~input_o )))

	.dataa(\C2|Div1|auto_generated|divider|divider|add_sub_8_result_int[8]~10_combout ),
	.datab(\C1|process_0~12_combout ),
	.datac(\C2|process_0~5_combout ),
	.datad(\SW[0]~input_o ),
	.cin(gnd),
	.combout(\C2|B2~26_combout ),
	.cout());
// synopsys translate_off
defparam \C2|B2~26 .lut_mask = 16'h0001;
defparam \C2|B2~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y16_N21
dffeas \C2|B2[1] (
	.clk(\C|altpll_0|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(\C2|B2~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\C2|B2[0]~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\C2|B2 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \C2|B2[1] .is_wysiwyg = "true";
defparam \C2|B2[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y7_N25
dffeas \C2|HSYNC (
	.clk(\C|altpll_0|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\C1|process_0~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\C2|HSYNC~q ),
	.prn(vcc));
// synopsys translate_off
defparam \C2|HSYNC .is_wysiwyg = "true";
defparam \C2|HSYNC .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X11_Y1_N0
fiftyfivenm_lcell_comb \C2|VSYNC~feeder (
// Equation(s):
// \C2|VSYNC~feeder_combout  = \C1|process_0~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\C1|process_0~7_combout ),
	.cin(gnd),
	.combout(\C2|VSYNC~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \C2|VSYNC~feeder .lut_mask = 16'hFF00;
defparam \C2|VSYNC~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X11_Y1_N1
dffeas \C2|VSYNC (
	.clk(\C|altpll_0|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(\C2|VSYNC~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\C2|VSYNC~q ),
	.prn(vcc));
// synopsys translate_off
defparam \C2|VSYNC .is_wysiwyg = "true";
defparam \C2|VSYNC .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y4_N9
dffeas \C3|HSYNC (
	.clk(\C|altpll_0|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\C1|process_0~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\C3|HSYNC~q ),
	.prn(vcc));
// synopsys translate_off
defparam \C3|HSYNC .is_wysiwyg = "true";
defparam \C3|HSYNC .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y1_N0
fiftyfivenm_lcell_comb \C3|VSYNC~feeder (
// Equation(s):
// \C3|VSYNC~feeder_combout  = \C1|process_0~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\C1|process_0~7_combout ),
	.cin(gnd),
	.combout(\C3|VSYNC~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \C3|VSYNC~feeder .lut_mask = 16'hFF00;
defparam \C3|VSYNC~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y1_N1
dffeas \C3|VSYNC (
	.clk(\C|altpll_0|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(\C3|VSYNC~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\C3|VSYNC~q ),
	.prn(vcc));
// synopsys translate_off
defparam \C3|VSYNC .is_wysiwyg = "true";
defparam \C3|VSYNC .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y1_N28
fiftyfivenm_lcell_comb \C4|HSYNC~feeder (
// Equation(s):
// \C4|HSYNC~feeder_combout  = \C1|process_0~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\C1|process_0~5_combout ),
	.cin(gnd),
	.combout(\C4|HSYNC~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \C4|HSYNC~feeder .lut_mask = 16'hFF00;
defparam \C4|HSYNC~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y1_N29
dffeas \C4|HSYNC (
	.clk(\C|altpll_0|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(\C4|HSYNC~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\C4|HSYNC~q ),
	.prn(vcc));
// synopsys translate_off
defparam \C4|HSYNC .is_wysiwyg = "true";
defparam \C4|HSYNC .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y1_N1
dffeas \C4|VSYNC (
	.clk(\C|altpll_0|sd1|wire_pll7_clk[0]~clkctrl_outclk ),
	.d(gnd),
	.asdata(\C1|process_0~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\C4|VSYNC~q ),
	.prn(vcc));
// synopsys translate_off
defparam \C4|VSYNC .is_wysiwyg = "true";
defparam \C4|VSYNC .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X51_Y54_N22
fiftyfivenm_io_ibuf \SW[1]~input (
	.i(SW[1]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SW[1]~input_o ));
// synopsys translate_off
defparam \SW[1]~input .bus_hold = "false";
defparam \SW[1]~input .listen_to_nsleep_signal = "false";
defparam \SW[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X51_Y54_N1
fiftyfivenm_io_ibuf \SW[2]~input (
	.i(SW[2]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SW[2]~input_o ));
// synopsys translate_off
defparam \SW[2]~input .bus_hold = "false";
defparam \SW[2]~input .listen_to_nsleep_signal = "false";
defparam \SW[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y54_N29
fiftyfivenm_io_ibuf \SW[3]~input (
	.i(SW[3]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SW[3]~input_o ));
// synopsys translate_off
defparam \SW[3]~input .bus_hold = "false";
defparam \SW[3]~input .listen_to_nsleep_signal = "false";
defparam \SW[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y54_N22
fiftyfivenm_io_ibuf \SW[4]~input (
	.i(SW[4]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SW[4]~input_o ));
// synopsys translate_off
defparam \SW[4]~input .bus_hold = "false";
defparam \SW[4]~input .listen_to_nsleep_signal = "false";
defparam \SW[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X49_Y54_N1
fiftyfivenm_io_ibuf \SW[5]~input (
	.i(SW[5]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SW[5]~input_o ));
// synopsys translate_off
defparam \SW[5]~input .bus_hold = "false";
defparam \SW[5]~input .listen_to_nsleep_signal = "false";
defparam \SW[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y54_N15
fiftyfivenm_io_ibuf \SW[6]~input (
	.i(SW[6]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SW[6]~input_o ));
// synopsys translate_off
defparam \SW[6]~input .bus_hold = "false";
defparam \SW[6]~input .listen_to_nsleep_signal = "false";
defparam \SW[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X58_Y54_N29
fiftyfivenm_io_ibuf \SW[7]~input (
	.i(SW[7]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\SW[7]~input_o ));
// synopsys translate_off
defparam \SW[7]~input .bus_hold = "false";
defparam \SW[7]~input .listen_to_nsleep_signal = "false";
defparam \SW[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: UNVM_X0_Y40_N40
fiftyfivenm_unvm \~QUARTUS_CREATED_UNVM~ (
	.arclk(vcc),
	.arshft(vcc),
	.drclk(vcc),
	.drshft(vcc),
	.drdin(vcc),
	.nprogram(vcc),
	.nerase(vcc),
	.nosc_ena(\~QUARTUS_CREATED_GND~I_combout ),
	.par_en(vcc),
	.xe_ye(\~QUARTUS_CREATED_GND~I_combout ),
	.se(\~QUARTUS_CREATED_GND~I_combout ),
	.ardin(23'b11111111111111111111111),
	.busy(\~QUARTUS_CREATED_UNVM~~busy ),
	.osc(),
	.bgpbusy(),
	.sp_pass(),
	.se_pass(),
	.drdout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_UNVM~ .addr_range1_end_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .addr_range1_offset = -1;
defparam \~QUARTUS_CREATED_UNVM~ .addr_range2_offset = -1;
defparam \~QUARTUS_CREATED_UNVM~ .is_compressed_image = "false";
defparam \~QUARTUS_CREATED_UNVM~ .is_dual_boot = "false";
defparam \~QUARTUS_CREATED_UNVM~ .is_eram_skip = "false";
defparam \~QUARTUS_CREATED_UNVM~ .max_ufm_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .max_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .min_ufm_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .min_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .part_name = "quartus_created_unvm";
defparam \~QUARTUS_CREATED_UNVM~ .reserve_block = "true";
// synopsys translate_on

// Location: ADCBLOCK_X43_Y52_N0
fiftyfivenm_adcblock \~QUARTUS_CREATED_ADC1~ (
	.soc(\~QUARTUS_CREATED_GND~I_combout ),
	.usr_pwd(vcc),
	.tsen(\~QUARTUS_CREATED_GND~I_combout ),
	.clkin_from_pll_c0(gnd),
	.chsel({\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout }),
	.eoc(\~QUARTUS_CREATED_ADC1~~eoc ),
	.dout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_ADC1~ .analog_input_pin_mask = 0;
defparam \~QUARTUS_CREATED_ADC1~ .clkdiv = 1;
defparam \~QUARTUS_CREATED_ADC1~ .device_partname_fivechar_prefix = "none";
defparam \~QUARTUS_CREATED_ADC1~ .is_this_first_or_second_adc = 1;
defparam \~QUARTUS_CREATED_ADC1~ .prescalar = 0;
defparam \~QUARTUS_CREATED_ADC1~ .pwd = 1;
defparam \~QUARTUS_CREATED_ADC1~ .refsel = 0;
defparam \~QUARTUS_CREATED_ADC1~ .reserve_block = "true";
defparam \~QUARTUS_CREATED_ADC1~ .testbits = 66;
defparam \~QUARTUS_CREATED_ADC1~ .tsclkdiv = 1;
defparam \~QUARTUS_CREATED_ADC1~ .tsclksel = 0;
// synopsys translate_on

// Location: ADCBLOCK_X43_Y51_N0
fiftyfivenm_adcblock \~QUARTUS_CREATED_ADC2~ (
	.soc(\~QUARTUS_CREATED_GND~I_combout ),
	.usr_pwd(vcc),
	.tsen(\~QUARTUS_CREATED_GND~I_combout ),
	.clkin_from_pll_c0(gnd),
	.chsel({\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout }),
	.eoc(\~QUARTUS_CREATED_ADC2~~eoc ),
	.dout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_ADC2~ .analog_input_pin_mask = 0;
defparam \~QUARTUS_CREATED_ADC2~ .clkdiv = 1;
defparam \~QUARTUS_CREATED_ADC2~ .device_partname_fivechar_prefix = "none";
defparam \~QUARTUS_CREATED_ADC2~ .is_this_first_or_second_adc = 2;
defparam \~QUARTUS_CREATED_ADC2~ .prescalar = 0;
defparam \~QUARTUS_CREATED_ADC2~ .pwd = 1;
defparam \~QUARTUS_CREATED_ADC2~ .refsel = 0;
defparam \~QUARTUS_CREATED_ADC2~ .reserve_block = "true";
defparam \~QUARTUS_CREATED_ADC2~ .testbits = 66;
defparam \~QUARTUS_CREATED_ADC2~ .tsclkdiv = 1;
defparam \~QUARTUS_CREATED_ADC2~ .tsclksel = 0;
// synopsys translate_on

endmodule
