Release 14.6 - xst P.68d (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.12 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.13 secs
 
--> Reading design: top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "top.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "top"
Output Format                      : NGC
Target Device                      : xc6slx16-3-csg324

---- Source Options
Top Module Name                    : top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:\Users\152\stopwatch\src\display.v" into library work
Parsing module <display>.
Parsing module <segment>.
Analyzing Verilog file "C:\Users\152\stopwatch\src\debounce.v" into library work
Parsing module <debounce>.
Analyzing Verilog file "C:\Users\152\stopwatch\src\counter.v" into library work
Parsing module <counter>.
Analyzing Verilog file "C:\Users\152\stopwatch\src\clkdiv.v" into library work
Parsing module <clkdiv>.
Analyzing Verilog file "C:\Users\152\stopwatch\src\top.v" into library work
Parsing module <top>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <top>.

Elaborating module <debounce>.
WARNING:HDLCompiler:413 - "C:\Users\152\stopwatch\src\debounce.v" Line 20: Result of 25-bit expression is truncated to fit in 24-bit target.

Elaborating module <clkdiv>.
WARNING:HDLCompiler:413 - "C:\Users\152\stopwatch\src\clkdiv.v" Line 59: Result of 27-bit expression is truncated to fit in 26-bit target.
WARNING:HDLCompiler:413 - "C:\Users\152\stopwatch\src\clkdiv.v" Line 60: Result of 19-bit expression is truncated to fit in 18-bit target.
WARNING:HDLCompiler:413 - "C:\Users\152\stopwatch\src\clkdiv.v" Line 61: Result of 27-bit expression is truncated to fit in 26-bit target.
WARNING:HDLCompiler:413 - "C:\Users\152\stopwatch\src\clkdiv.v" Line 65: Result of 28-bit expression is truncated to fit in 27-bit target.
WARNING:HDLCompiler:413 - "C:\Users\152\stopwatch\src\clkdiv.v" Line 67: Result of 19-bit expression is truncated to fit in 18-bit target.
WARNING:HDLCompiler:413 - "C:\Users\152\stopwatch\src\clkdiv.v" Line 68: Result of 27-bit expression is truncated to fit in 26-bit target.
WARNING:HDLCompiler:413 - "C:\Users\152\stopwatch\src\clkdiv.v" Line 72: Result of 28-bit expression is truncated to fit in 27-bit target.
WARNING:HDLCompiler:413 - "C:\Users\152\stopwatch\src\clkdiv.v" Line 73: Result of 27-bit expression is truncated to fit in 26-bit target.
WARNING:HDLCompiler:413 - "C:\Users\152\stopwatch\src\clkdiv.v" Line 75: Result of 27-bit expression is truncated to fit in 26-bit target.
WARNING:HDLCompiler:413 - "C:\Users\152\stopwatch\src\clkdiv.v" Line 79: Result of 28-bit expression is truncated to fit in 27-bit target.
WARNING:HDLCompiler:413 - "C:\Users\152\stopwatch\src\clkdiv.v" Line 80: Result of 27-bit expression is truncated to fit in 26-bit target.
WARNING:HDLCompiler:413 - "C:\Users\152\stopwatch\src\clkdiv.v" Line 81: Result of 19-bit expression is truncated to fit in 18-bit target.
WARNING:HDLCompiler:413 - "C:\Users\152\stopwatch\src\clkdiv.v" Line 86: Result of 28-bit expression is truncated to fit in 27-bit target.
WARNING:HDLCompiler:413 - "C:\Users\152\stopwatch\src\clkdiv.v" Line 87: Result of 27-bit expression is truncated to fit in 26-bit target.
WARNING:HDLCompiler:413 - "C:\Users\152\stopwatch\src\clkdiv.v" Line 88: Result of 19-bit expression is truncated to fit in 18-bit target.
WARNING:HDLCompiler:413 - "C:\Users\152\stopwatch\src\clkdiv.v" Line 89: Result of 27-bit expression is truncated to fit in 26-bit target.
WARNING:HDLCompiler:1127 - "C:\Users\152\stopwatch\src\top.v" Line 18: Assignment to out2 ignored, since the identifier is never used

Elaborating module <counter>.

Elaborating module <display>.

Elaborating module <segment>.
WARNING:HDLCompiler:1127 - "C:\Users\152\stopwatch\src\display.v" Line 17: Assignment to segments ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\152\stopwatch\src\display.v" Line 18: Assignment to segments ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\152\stopwatch\src\display.v" Line 19: Assignment to segments ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\152\stopwatch\src\display.v" Line 20: Assignment to segments ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "C:\Users\152\stopwatch\src\counter.v" Line 38: Result of 6-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "C:\Users\152\stopwatch\src\counter.v" Line 43: Result of 6-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "C:\Users\152\stopwatch\src\counter.v" Line 50: Result of 6-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "C:\Users\152\stopwatch\src\counter.v" Line 56: Result of 6-bit expression is truncated to fit in 5-bit target.
WARNING:Xst:2972 - "C:\Users\152\stopwatch\src\display.v" line 17. All outputs of instance <segment0> of block <segment> are unconnected in block <display>. Underlying logic will be removed.
WARNING:Xst:2972 - "C:\Users\152\stopwatch\src\display.v" line 18. All outputs of instance <segment1> of block <segment> are unconnected in block <display>. Underlying logic will be removed.
WARNING:Xst:2972 - "C:\Users\152\stopwatch\src\display.v" line 19. All outputs of instance <segment2> of block <segment> are unconnected in block <display>. Underlying logic will be removed.
WARNING:Xst:2972 - "C:\Users\152\stopwatch\src\display.v" line 20. All outputs of instance <segment3> of block <segment> are unconnected in block <display>. Underlying logic will be removed.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <top>.
    Related source file is "C:\Users\152\stopwatch\src\top.v".
WARNING:Xst:647 - Input <sw<2:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "C:\Users\152\stopwatch\src\top.v" line 18: Output port <out2> of the instance <clkdiv> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\152\stopwatch\src\top.v" line 18: Output port <out7seg> of the instance <clkdiv> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\152\stopwatch\src\top.v" line 18: Output port <outadj> of the instance <clkdiv> is unconnected or connected to loadless signal.
    Summary:
	inferred   1 Multiplexer(s).
Unit <top> synthesized.

Synthesizing Unit <debounce>.
    Related source file is "C:\Users\152\stopwatch\src\debounce.v".
        CLK_FREQ_KHZ = 100000
        threshold = 100000
    Found 24-bit register for signal <count>.
    Found 1-bit register for signal <mydest>.
    Found 2-bit register for signal <state>.
    Found 24-bit adder for signal <count[23]_GND_2_o_add_1_OUT> created at line 20.
    Found 1-bit comparator equal for signal <n0001> created at line 22
    Found 24-bit comparator greater for signal <n0003> created at line 25
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  27 D-type flip-flop(s).
	inferred   2 Comparator(s).
Unit <debounce> synthesized.

Synthesizing Unit <clkdiv>.
    Related source file is "C:\Users\152\stopwatch\src\clkdiv.v".
    Found 26-bit register for signal <out2>.
    Found 18-bit register for signal <out7seg>.
    Found 26-bit register for signal <outadj>.
    Found 27-bit register for signal <out1>.
    Found 27-bit adder for signal <out1[26]_GND_3_o_add_17_OUT> created at line 86.
    Found 26-bit adder for signal <out2[25]_GND_3_o_add_18_OUT> created at line 87.
    Found 18-bit adder for signal <out7seg[17]_GND_3_o_add_19_OUT> created at line 88.
    Found 26-bit adder for signal <outadj[25]_GND_3_o_add_20_OUT> created at line 89.
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred  97 D-type flip-flop(s).
Unit <clkdiv> synthesized.

Synthesizing Unit <counter>.
    Related source file is "C:\Users\152\stopwatch\src\counter.v".
    Found 5-bit register for signal <min_r>.
    Found 5-bit register for signal <sec_l>.
    Found 5-bit register for signal <sec_r>.
    Found 5-bit register for signal <min_l>.
    Found 5-bit adder for signal <_n0106> created at line 38.
    Found 5-bit adder for signal <sec_l[4]_GND_4_o_add_14_OUT> created at line 43.
    Found 5-bit adder for signal <min_r[4]_GND_4_o_add_18_OUT> created at line 50.
    Found 5-bit adder for signal <min_l[4]_GND_4_o_add_23_OUT> created at line 56.
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred  20 D-type flip-flop(s).
	inferred   7 Multiplexer(s).
Unit <counter> synthesized.

Synthesizing Unit <display>.
    Related source file is "C:\Users\152\stopwatch\src\display.v".
WARNING:Xst:647 - Input <out1> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <adj> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "C:\Users\152\stopwatch\src\display.v" line 17: Output port <storage> of the instance <segment0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\152\stopwatch\src\display.v" line 18: Output port <storage> of the instance <segment1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\152\stopwatch\src\display.v" line 19: Output port <storage> of the instance <segment2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\152\stopwatch\src\display.v" line 20: Output port <storage> of the instance <segment3> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <display> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 10
 18-bit adder                                          : 1
 24-bit adder                                          : 2
 26-bit adder                                          : 2
 27-bit adder                                          : 1
 5-bit adder                                           : 4
# Registers                                            : 14
 1-bit register                                        : 2
 18-bit register                                       : 1
 2-bit register                                        : 2
 24-bit register                                       : 2
 26-bit register                                       : 2
 27-bit register                                       : 1
 5-bit register                                        : 4
# Comparators                                          : 4
 1-bit comparator equal                                : 2
 24-bit comparator greater                             : 2
# Multiplexers                                         : 8
 3-bit 2-to-1 multiplexer                              : 1
 5-bit 2-to-1 multiplexer                              : 7

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:1290 - Hierarchical block <db1> is unconnected in block <top>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <db2> is unconnected in block <top>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <clkdiv> is unconnected in block <top>.
   It will be removed from the design.

Synthesizing (advanced) Unit <clkdiv>.
The following registers are absorbed into counter <out2>: 1 register on signal <out2>.
The following registers are absorbed into counter <out7seg>: 1 register on signal <out7seg>.
The following registers are absorbed into counter <outadj>: 1 register on signal <outadj>.
The following registers are absorbed into counter <out1>: 1 register on signal <out1>.
Unit <clkdiv> synthesized (advanced).

Synthesizing (advanced) Unit <counter>.
The following registers are absorbed into counter <min_l>: 1 register on signal <min_l>.
Unit <counter> synthesized (advanced).

Synthesizing (advanced) Unit <debounce>.
The following registers are absorbed into counter <count>: 1 register on signal <count>.
Unit <debounce> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 3
 5-bit adder                                           : 3
# Counters                                             : 7
 18-bit up counter                                     : 1
 24-bit up counter                                     : 2
 26-bit up counter                                     : 2
 27-bit up counter                                     : 1
 5-bit up counter                                      : 1
# Registers                                            : 21
 Flip-Flops                                            : 21
# Comparators                                          : 4
 1-bit comparator equal                                : 2
 24-bit comparator greater                             : 2
# Multiplexers                                         : 6
 5-bit 2-to-1 multiplexer                              : 6

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:2677 - Node <min_r_0> of sequential type is unconnected in block <counter>.
WARNING:Xst:2677 - Node <min_r_1> of sequential type is unconnected in block <counter>.
WARNING:Xst:2677 - Node <min_r_2> of sequential type is unconnected in block <counter>.
WARNING:Xst:2677 - Node <min_r_3> of sequential type is unconnected in block <counter>.
WARNING:Xst:2677 - Node <min_r_4> of sequential type is unconnected in block <counter>.
WARNING:Xst:2677 - Node <sec_l_0> of sequential type is unconnected in block <counter>.
WARNING:Xst:2677 - Node <sec_l_1> of sequential type is unconnected in block <counter>.
WARNING:Xst:2677 - Node <sec_l_2> of sequential type is unconnected in block <counter>.
WARNING:Xst:2677 - Node <sec_l_3> of sequential type is unconnected in block <counter>.
WARNING:Xst:2677 - Node <sec_l_4> of sequential type is unconnected in block <counter>.
WARNING:Xst:2677 - Node <sec_r_0> of sequential type is unconnected in block <counter>.
WARNING:Xst:2677 - Node <sec_r_1> of sequential type is unconnected in block <counter>.
WARNING:Xst:2677 - Node <sec_r_2> of sequential type is unconnected in block <counter>.
WARNING:Xst:2677 - Node <sec_r_3> of sequential type is unconnected in block <counter>.
WARNING:Xst:2677 - Node <sec_r_4> of sequential type is unconnected in block <counter>.
WARNING:Xst:2973 - All outputs of instance <db1> of block <debounce> are unconnected in block <top>. Underlying logic will be removed.
WARNING:Xst:2973 - All outputs of instance <db2> of block <debounce> are unconnected in block <top>. Underlying logic will be removed.
WARNING:Xst:2973 - All outputs of instance <clkdiv> of block <clkdiv> are unconnected in block <top>. Underlying logic will be removed.

Optimizing unit <top> ...

Optimizing unit <debounce> ...

Optimizing unit <clkdiv> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block top, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Found no macro
=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : top.ngc

Primitive and Black Box Usage:
------------------------------

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-3 


Slice Logic Utilization: 

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:      0
   Number with an unused Flip Flop:       0  out of      0         
   Number with an unused LUT:             0  out of      0         
   Number of fully used LUT-FF pairs:     0  out of      0         
   Number of unique control sets:         0

IO Utilization: 
 Number of IOs:                          35
 Number of bonded IOBs:                   0  out of    232     0%  

Specific Feature Utilization:

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
No clock signals found in this design

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: No path found
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: No path found
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================

Cross Clock Domains Report:
--------------------------

=========================================================================


Total REAL time to Xst completion: 8.00 secs
Total CPU time to Xst completion: 7.61 secs
 
--> 

Total memory usage is 254084 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   55 (   0 filtered)
Number of infos    :    7 (   0 filtered)

