# This file is automatically generated.
# It contains project source information necessary for synthesis and implementation.

# Block Designs: bd/vta/vta.bd
set_property DONT_TOUCH TRUE [get_cells -hier -filter {REF_NAME==vta || ORIG_REF_NAME==vta}]

# IP: bd/vta/ip/vta_vta_0_0/vta_vta_0_0.xci
set_property DONT_TOUCH TRUE [get_cells -hier -filter {REF_NAME==vta_vta_0_0 || ORIG_REF_NAME==vta_vta_0_0}]

# IP: bd/vta/ip/vta_axi_interconnect_1_0/vta_axi_interconnect_1_0.xci
set_property DONT_TOUCH TRUE [get_cells -hier -filter {REF_NAME==vta_axi_interconnect_1_0 || ORIG_REF_NAME==vta_axi_interconnect_1_0}]

# IP: bd/vta/ip/vta_axi_smc_0/vta_axi_smc_0.xci
set_property DONT_TOUCH TRUE [get_cells -hier -filter {REF_NAME==vta_axi_smc_0 || ORIG_REF_NAME==vta_axi_smc_0}]

# IP: bd/vta/ip/vta_axi_timer_1_0/vta_axi_timer_1_0.xci
set_property DONT_TOUCH TRUE [get_cells -hier -filter {REF_NAME==vta_axi_timer_1_0 || ORIG_REF_NAME==vta_axi_timer_1_0}]

# IP: bd/vta/ip/vta_proc_sys_reset_0/vta_proc_sys_reset_0.xci
set_property DONT_TOUCH TRUE [get_cells -hier -filter {REF_NAME==vta_proc_sys_reset_0 || ORIG_REF_NAME==vta_proc_sys_reset_0}]

# IP: bd/vta/ip/vta_processing_system7_1_0/vta_processing_system7_1_0.xci
set_property DONT_TOUCH TRUE [get_cells -hier -filter {REF_NAME==vta_processing_system7_1_0 || ORIG_REF_NAME==vta_processing_system7_1_0}]

# IP: bd/vta/ip/vta_xlconcat_1_0/vta_xlconcat_1_0.xci
set_property DONT_TOUCH TRUE [get_cells -hier -filter {REF_NAME==vta_xlconcat_1_0 || ORIG_REF_NAME==vta_xlconcat_1_0}]

# IP: bd/vta/ip/vta_xbar_0/vta_xbar_0.xci
set_property DONT_TOUCH TRUE [get_cells -hier -filter {REF_NAME==vta_xbar_0 || ORIG_REF_NAME==vta_xbar_0}]

# IP: bd/vta/ip/vta_auto_pc_0/vta_auto_pc_0.xci
set_property DONT_TOUCH TRUE [get_cells -hier -filter {REF_NAME==vta_auto_pc_0 || ORIG_REF_NAME==vta_auto_pc_0}]

# XDC: bd/vta/vta_ooc.xdc
