--------------------------------------------------------------------------------
Release 12.4 Trace  (lin64)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/12.4/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml Nexys3v6.twx Nexys3v6.ncd -o Nexys3v6.twr Nexys3v6.pcf -ucf
Nexys3.ucf

Design file:              Nexys3v6.ncd
Physical constraint file: Nexys3v6.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.15 2010-12-02)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk_pin = PERIOD TIMEGRP "clk_pin" 10 ns HIGH 50%;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   5.340ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk_pin = PERIOD TIMEGRP "clk_pin" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.660ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 2.670ns (Tdcmpw_CLKIN_100_150)
  Physical resource: clk_gen/dcm_sp_inst/CLKIN
  Logical resource: clk_gen/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: clk_gen/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 4.660ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 2.670ns (Tdcmpw_CLKIN_100_150)
  Physical resource: clk_gen/dcm_sp_inst/CLKIN
  Logical resource: clk_gen/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: clk_gen/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 6.430ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.570ns (280.112MHz) (Tdcmper_CLKIN)
  Physical resource: clk_gen/dcm_sp_inst/CLKIN
  Logical resource: clk_gen/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: clk_gen/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk_gen_clk0 = PERIOD TIMEGRP "clk_gen_clk0" TS_clk_pin 
HIGH 50%;

 475 paths analyzed, 167 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.914ns.
--------------------------------------------------------------------------------

Paths for end point Inst_debounce4/delay1_0 (SLICE_X12Y47.CE), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.086ns (requirement - (data path - clock path skew + uncertainty))
  Source:               My_E190/XLXI_22 (FF)
  Destination:          Inst_debounce4/delay1_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.757ns (Levels of Logic = 1)
  Clock Path Skew:      -0.022ns (0.345 - 0.367)
  Source Clock:         clk100 rising at 0.000ns
  Destination Clock:    clk100 rising at 10.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: My_E190/XLXI_22 to Inst_debounce4/delay1_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y33.BQ      Tcko                  0.408   My_E190/XLXN_76
                                                       My_E190/XLXI_22
    SLICE_X24Y32.A4      net (fanout=1)        0.400   My_E190/XLXN_76
    SLICE_X24Y32.A       Tilo                  0.205   E190
                                                       My_E190/XLXI_28
    SLICE_X12Y47.CE      net (fanout=7)        2.409   E190
    SLICE_X12Y47.CLK     Tceck                 0.335   Inst_debounce4/delay1<3>
                                                       Inst_debounce4/delay1_0
    -------------------------------------------------  ---------------------------
    Total                                      3.757ns (0.948ns logic, 2.809ns route)
                                                       (25.2% logic, 74.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.147ns (requirement - (data path - clock path skew + uncertainty))
  Source:               My_E190/XLXI_21 (FF)
  Destination:          Inst_debounce4/delay1_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.696ns (Levels of Logic = 1)
  Clock Path Skew:      -0.022ns (0.345 - 0.367)
  Source Clock:         clk100 rising at 0.000ns
  Destination Clock:    clk100 rising at 10.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: My_E190/XLXI_21 to Inst_debounce4/delay1_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y33.AQ      Tcko                  0.408   My_E190/XLXN_76
                                                       My_E190/XLXI_21
    SLICE_X24Y32.A5      net (fanout=2)        0.339   My_E190/XLXN_74
    SLICE_X24Y32.A       Tilo                  0.205   E190
                                                       My_E190/XLXI_28
    SLICE_X12Y47.CE      net (fanout=7)        2.409   E190
    SLICE_X12Y47.CLK     Tceck                 0.335   Inst_debounce4/delay1<3>
                                                       Inst_debounce4/delay1_0
    -------------------------------------------------  ---------------------------
    Total                                      3.696ns (0.948ns logic, 2.748ns route)
                                                       (25.6% logic, 74.4% route)

--------------------------------------------------------------------------------

Paths for end point Inst_debounce4/delay1_3 (SLICE_X12Y47.CE), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.106ns (requirement - (data path - clock path skew + uncertainty))
  Source:               My_E190/XLXI_22 (FF)
  Destination:          Inst_debounce4/delay1_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.737ns (Levels of Logic = 1)
  Clock Path Skew:      -0.022ns (0.345 - 0.367)
  Source Clock:         clk100 rising at 0.000ns
  Destination Clock:    clk100 rising at 10.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: My_E190/XLXI_22 to Inst_debounce4/delay1_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y33.BQ      Tcko                  0.408   My_E190/XLXN_76
                                                       My_E190/XLXI_22
    SLICE_X24Y32.A4      net (fanout=1)        0.400   My_E190/XLXN_76
    SLICE_X24Y32.A       Tilo                  0.205   E190
                                                       My_E190/XLXI_28
    SLICE_X12Y47.CE      net (fanout=7)        2.409   E190
    SLICE_X12Y47.CLK     Tceck                 0.315   Inst_debounce4/delay1<3>
                                                       Inst_debounce4/delay1_3
    -------------------------------------------------  ---------------------------
    Total                                      3.737ns (0.928ns logic, 2.809ns route)
                                                       (24.8% logic, 75.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.167ns (requirement - (data path - clock path skew + uncertainty))
  Source:               My_E190/XLXI_21 (FF)
  Destination:          Inst_debounce4/delay1_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.676ns (Levels of Logic = 1)
  Clock Path Skew:      -0.022ns (0.345 - 0.367)
  Source Clock:         clk100 rising at 0.000ns
  Destination Clock:    clk100 rising at 10.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: My_E190/XLXI_21 to Inst_debounce4/delay1_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y33.AQ      Tcko                  0.408   My_E190/XLXN_76
                                                       My_E190/XLXI_21
    SLICE_X24Y32.A5      net (fanout=2)        0.339   My_E190/XLXN_74
    SLICE_X24Y32.A       Tilo                  0.205   E190
                                                       My_E190/XLXI_28
    SLICE_X12Y47.CE      net (fanout=7)        2.409   E190
    SLICE_X12Y47.CLK     Tceck                 0.315   Inst_debounce4/delay1<3>
                                                       Inst_debounce4/delay1_3
    -------------------------------------------------  ---------------------------
    Total                                      3.676ns (0.928ns logic, 2.748ns route)
                                                       (25.2% logic, 74.8% route)

--------------------------------------------------------------------------------

Paths for end point Inst_debounce4/delay1_2 (SLICE_X12Y47.CE), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.107ns (requirement - (data path - clock path skew + uncertainty))
  Source:               My_E190/XLXI_22 (FF)
  Destination:          Inst_debounce4/delay1_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.736ns (Levels of Logic = 1)
  Clock Path Skew:      -0.022ns (0.345 - 0.367)
  Source Clock:         clk100 rising at 0.000ns
  Destination Clock:    clk100 rising at 10.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: My_E190/XLXI_22 to Inst_debounce4/delay1_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y33.BQ      Tcko                  0.408   My_E190/XLXN_76
                                                       My_E190/XLXI_22
    SLICE_X24Y32.A4      net (fanout=1)        0.400   My_E190/XLXN_76
    SLICE_X24Y32.A       Tilo                  0.205   E190
                                                       My_E190/XLXI_28
    SLICE_X12Y47.CE      net (fanout=7)        2.409   E190
    SLICE_X12Y47.CLK     Tceck                 0.314   Inst_debounce4/delay1<3>
                                                       Inst_debounce4/delay1_2
    -------------------------------------------------  ---------------------------
    Total                                      3.736ns (0.927ns logic, 2.809ns route)
                                                       (24.8% logic, 75.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.168ns (requirement - (data path - clock path skew + uncertainty))
  Source:               My_E190/XLXI_21 (FF)
  Destination:          Inst_debounce4/delay1_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.675ns (Levels of Logic = 1)
  Clock Path Skew:      -0.022ns (0.345 - 0.367)
  Source Clock:         clk100 rising at 0.000ns
  Destination Clock:    clk100 rising at 10.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: My_E190/XLXI_21 to Inst_debounce4/delay1_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y33.AQ      Tcko                  0.408   My_E190/XLXN_76
                                                       My_E190/XLXI_21
    SLICE_X24Y32.A5      net (fanout=2)        0.339   My_E190/XLXN_74
    SLICE_X24Y32.A       Tilo                  0.205   E190
                                                       My_E190/XLXI_28
    SLICE_X12Y47.CE      net (fanout=7)        2.409   E190
    SLICE_X12Y47.CLK     Tceck                 0.314   Inst_debounce4/delay1<3>
                                                       Inst_debounce4/delay1_2
    -------------------------------------------------  ---------------------------
    Total                                      3.675ns (0.927ns logic, 2.748ns route)
                                                       (25.2% logic, 74.8% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk_gen_clk0 = PERIOD TIMEGRP "clk_gen_clk0" TS_clk_pin HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point Inst_debounce4/delay3_2 (SLICE_X13Y36.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.410ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_debounce4/delay2_2 (FF)
  Destination:          Inst_debounce4/delay3_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.410ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk100 rising at 10.000ns
  Destination Clock:    clk100 rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_debounce4/delay2_2 to Inst_debounce4/delay3_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y36.CQ      Tcko                  0.198   Inst_debounce4/delay2<3>
                                                       Inst_debounce4/delay2_2
    SLICE_X13Y36.C5      net (fanout=2)        0.057   Inst_debounce4/delay2<2>
    SLICE_X13Y36.CLK     Tah         (-Th)    -0.155   Inst_debounce4/delay2<3>
                                                       Inst_debounce4/delay2<2>_rt
                                                       Inst_debounce4/delay3_2
    -------------------------------------------------  ---------------------------
    Total                                      0.410ns (0.353ns logic, 0.057ns route)
                                                       (86.1% logic, 13.9% route)

--------------------------------------------------------------------------------

Paths for end point My_E190/XLXI_29/COUNT_2 (SLICE_X13Y40.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.420ns (requirement - (clock path skew + uncertainty - data path))
  Source:               My_E190/XLXI_29/COUNT_1 (FF)
  Destination:          My_E190/XLXI_29/COUNT_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.420ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk100 rising at 10.000ns
  Destination Clock:    clk100 rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: My_E190/XLXI_29/COUNT_1 to My_E190/XLXI_29/COUNT_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y40.BQ      Tcko                  0.198   My_E190/XLXI_29/COUNT<1>
                                                       My_E190/XLXI_29/COUNT_1
    SLICE_X13Y40.B5      net (fanout=1)        0.067   My_E190/XLXI_29/COUNT<1>
    SLICE_X13Y40.CLK     Tah         (-Th)    -0.155   My_E190/XLXI_29/COUNT<1>
                                                       My_E190/XLXI_29/Result<2>1
                                                       My_E190/XLXI_29/COUNT_2
    -------------------------------------------------  ---------------------------
    Total                                      0.420ns (0.353ns logic, 0.067ns route)
                                                       (84.0% logic, 16.0% route)

--------------------------------------------------------------------------------

Paths for end point Inst_debounce4/delay3_1 (SLICE_X13Y36.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.426ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_debounce4/delay2_1 (FF)
  Destination:          Inst_debounce4/delay3_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.426ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk100 rising at 10.000ns
  Destination Clock:    clk100 rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_debounce4/delay2_1 to Inst_debounce4/delay3_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y36.BQ      Tcko                  0.198   Inst_debounce4/delay2<3>
                                                       Inst_debounce4/delay2_1
    SLICE_X13Y36.B5      net (fanout=2)        0.073   Inst_debounce4/delay2<1>
    SLICE_X13Y36.CLK     Tah         (-Th)    -0.155   Inst_debounce4/delay2<3>
                                                       Inst_debounce4/delay2<1>_rt
                                                       Inst_debounce4/delay3_1
    -------------------------------------------------  ---------------------------
    Total                                      0.426ns (0.353ns logic, 0.073ns route)
                                                       (82.9% logic, 17.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk_gen_clk0 = PERIOD TIMEGRP "clk_gen_clk0" TS_clk_pin HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.270ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: clk_gen/clkout1_buf/I0
  Logical resource: clk_gen/clkout1_buf/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: clk_gen/clk0
--------------------------------------------------------------------------------
Slack: 9.570ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: UART_Wrapper/uart_baudClock_inst/baudRate_process.count<3>/CLK
  Logical resource: UART_Wrapper/uart_baudClock_inst/baudRate_process.count_0/CK
  Location pin: SLICE_X20Y49.CLK
  Clock network: clk100
--------------------------------------------------------------------------------
Slack: 9.570ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: UART_Wrapper/uart_baudClock_inst/baudRate_process.count<3>/CLK
  Logical resource: UART_Wrapper/uart_baudClock_inst/baudRate_process.count_1/CK
  Location pin: SLICE_X20Y49.CLK
  Clock network: clk100
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk_gen_clkdv = PERIOD TIMEGRP "clk_gen_clkdv" TS_clk_pin 
* 2 HIGH 50%;

 758508203 paths analyzed, 5248 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  16.056ns.
--------------------------------------------------------------------------------

Paths for end point my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/Mram_RAM1_RAMA (SLICE_X10Y6.CE), 11 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.354ns (requirement - (data path - clock path skew + uncertainty))
  Source:               my_Master/HCU_Master/Ipcode_5 (FF)
  Destination:          my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/Mram_RAM1_RAMA (RAM)
  Requirement:          10.000ns
  Data Path Delay:      6.446ns (Levels of Logic = 2)
  Clock Path Skew:      -0.015ns (0.340 - 0.355)
  Source Clock:         clk50 rising at 0.000ns
  Destination Clock:    clk50 falling at 10.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: my_Master/HCU_Master/Ipcode_5 to my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/Mram_RAM1_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y27.BQ      Tcko                  0.408   my_Master/HCU_Master/Ipcode<7>
                                                       my_Master/HCU_Master/Ipcode_5
    SLICE_X18Y23.B5      net (fanout=6)        1.245   my_Master/HCU_Master/Ipcode<5>
    SLICE_X18Y23.B       Tilo                  0.203   my_Master/HCU_Master/Ipcode_4_1
                                                       my_Master/Mstack.Inst_IPStack/actif<10>21
    SLICE_X19Y34.C3      net (fanout=11)       1.188   my_Master/N143
    SLICE_X19Y34.C       Tilo                  0.259   N789
                                                       my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/inc<1>1
    SLICE_X10Y6.CE       net (fanout=6)        2.839   my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/inc<1>
    SLICE_X10Y6.CLK      Tceck                 0.304   my_Master/Mdatastack.Inst_IPdataStack/stbus<5>
                                                       my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/Mram_RAM1_RAMA
    -------------------------------------------------  ---------------------------
    Total                                      6.446ns (1.174ns logic, 5.272ns route)
                                                       (18.2% logic, 81.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.536ns (requirement - (data path - clock path skew + uncertainty))
  Source:               my_Master/HCU_Master/Ipcode_6 (FF)
  Destination:          my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/Mram_RAM1_RAMA (RAM)
  Requirement:          10.000ns
  Data Path Delay:      6.264ns (Levels of Logic = 2)
  Clock Path Skew:      -0.015ns (0.340 - 0.355)
  Source Clock:         clk50 rising at 0.000ns
  Destination Clock:    clk50 falling at 10.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: my_Master/HCU_Master/Ipcode_6 to my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/Mram_RAM1_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y27.CQ      Tcko                  0.408   my_Master/HCU_Master/Ipcode<7>
                                                       my_Master/HCU_Master/Ipcode_6
    SLICE_X18Y23.B1      net (fanout=5)        1.063   my_Master/HCU_Master/Ipcode<6>
    SLICE_X18Y23.B       Tilo                  0.203   my_Master/HCU_Master/Ipcode_4_1
                                                       my_Master/Mstack.Inst_IPStack/actif<10>21
    SLICE_X19Y34.C3      net (fanout=11)       1.188   my_Master/N143
    SLICE_X19Y34.C       Tilo                  0.259   N789
                                                       my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/inc<1>1
    SLICE_X10Y6.CE       net (fanout=6)        2.839   my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/inc<1>
    SLICE_X10Y6.CLK      Tceck                 0.304   my_Master/Mdatastack.Inst_IPdataStack/stbus<5>
                                                       my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/Mram_RAM1_RAMA
    -------------------------------------------------  ---------------------------
    Total                                      6.264ns (1.174ns logic, 5.090ns route)
                                                       (18.7% logic, 81.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.605ns (requirement - (data path - clock path skew + uncertainty))
  Source:               my_Master/HCU_Master/Ipcode_9 (FF)
  Destination:          my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/Mram_RAM1_RAMA (RAM)
  Requirement:          10.000ns
  Data Path Delay:      6.191ns (Levels of Logic = 2)
  Clock Path Skew:      -0.019ns (0.340 - 0.359)
  Source Clock:         clk50 rising at 0.000ns
  Destination Clock:    clk50 falling at 10.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: my_Master/HCU_Master/Ipcode_9 to my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/Mram_RAM1_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y29.BQ      Tcko                  0.391   my_Master/HCU_Master/Ipcode<9>
                                                       my_Master/HCU_Master/Ipcode_9
    SLICE_X18Y23.B3      net (fanout=6)        1.007   my_Master/HCU_Master/Ipcode<9>
    SLICE_X18Y23.B       Tilo                  0.203   my_Master/HCU_Master/Ipcode_4_1
                                                       my_Master/Mstack.Inst_IPStack/actif<10>21
    SLICE_X19Y34.C3      net (fanout=11)       1.188   my_Master/N143
    SLICE_X19Y34.C       Tilo                  0.259   N789
                                                       my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/inc<1>1
    SLICE_X10Y6.CE       net (fanout=6)        2.839   my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/inc<1>
    SLICE_X10Y6.CLK      Tceck                 0.304   my_Master/Mdatastack.Inst_IPdataStack/stbus<5>
                                                       my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/Mram_RAM1_RAMA
    -------------------------------------------------  ---------------------------
    Total                                      6.191ns (1.157ns logic, 5.034ns route)
                                                       (18.7% logic, 81.3% route)

--------------------------------------------------------------------------------

Paths for end point my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/Mram_RAM1_RAMA_D1 (SLICE_X10Y6.CE), 11 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.354ns (requirement - (data path - clock path skew + uncertainty))
  Source:               my_Master/HCU_Master/Ipcode_5 (FF)
  Destination:          my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/Mram_RAM1_RAMA_D1 (RAM)
  Requirement:          10.000ns
  Data Path Delay:      6.446ns (Levels of Logic = 2)
  Clock Path Skew:      -0.015ns (0.340 - 0.355)
  Source Clock:         clk50 rising at 0.000ns
  Destination Clock:    clk50 falling at 10.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: my_Master/HCU_Master/Ipcode_5 to my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/Mram_RAM1_RAMA_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y27.BQ      Tcko                  0.408   my_Master/HCU_Master/Ipcode<7>
                                                       my_Master/HCU_Master/Ipcode_5
    SLICE_X18Y23.B5      net (fanout=6)        1.245   my_Master/HCU_Master/Ipcode<5>
    SLICE_X18Y23.B       Tilo                  0.203   my_Master/HCU_Master/Ipcode_4_1
                                                       my_Master/Mstack.Inst_IPStack/actif<10>21
    SLICE_X19Y34.C3      net (fanout=11)       1.188   my_Master/N143
    SLICE_X19Y34.C       Tilo                  0.259   N789
                                                       my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/inc<1>1
    SLICE_X10Y6.CE       net (fanout=6)        2.839   my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/inc<1>
    SLICE_X10Y6.CLK      Tceck                 0.304   my_Master/Mdatastack.Inst_IPdataStack/stbus<5>
                                                       my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/Mram_RAM1_RAMA_D1
    -------------------------------------------------  ---------------------------
    Total                                      6.446ns (1.174ns logic, 5.272ns route)
                                                       (18.2% logic, 81.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.536ns (requirement - (data path - clock path skew + uncertainty))
  Source:               my_Master/HCU_Master/Ipcode_6 (FF)
  Destination:          my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/Mram_RAM1_RAMA_D1 (RAM)
  Requirement:          10.000ns
  Data Path Delay:      6.264ns (Levels of Logic = 2)
  Clock Path Skew:      -0.015ns (0.340 - 0.355)
  Source Clock:         clk50 rising at 0.000ns
  Destination Clock:    clk50 falling at 10.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: my_Master/HCU_Master/Ipcode_6 to my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/Mram_RAM1_RAMA_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y27.CQ      Tcko                  0.408   my_Master/HCU_Master/Ipcode<7>
                                                       my_Master/HCU_Master/Ipcode_6
    SLICE_X18Y23.B1      net (fanout=5)        1.063   my_Master/HCU_Master/Ipcode<6>
    SLICE_X18Y23.B       Tilo                  0.203   my_Master/HCU_Master/Ipcode_4_1
                                                       my_Master/Mstack.Inst_IPStack/actif<10>21
    SLICE_X19Y34.C3      net (fanout=11)       1.188   my_Master/N143
    SLICE_X19Y34.C       Tilo                  0.259   N789
                                                       my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/inc<1>1
    SLICE_X10Y6.CE       net (fanout=6)        2.839   my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/inc<1>
    SLICE_X10Y6.CLK      Tceck                 0.304   my_Master/Mdatastack.Inst_IPdataStack/stbus<5>
                                                       my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/Mram_RAM1_RAMA_D1
    -------------------------------------------------  ---------------------------
    Total                                      6.264ns (1.174ns logic, 5.090ns route)
                                                       (18.7% logic, 81.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.605ns (requirement - (data path - clock path skew + uncertainty))
  Source:               my_Master/HCU_Master/Ipcode_9 (FF)
  Destination:          my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/Mram_RAM1_RAMA_D1 (RAM)
  Requirement:          10.000ns
  Data Path Delay:      6.191ns (Levels of Logic = 2)
  Clock Path Skew:      -0.019ns (0.340 - 0.359)
  Source Clock:         clk50 rising at 0.000ns
  Destination Clock:    clk50 falling at 10.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: my_Master/HCU_Master/Ipcode_9 to my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/Mram_RAM1_RAMA_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y29.BQ      Tcko                  0.391   my_Master/HCU_Master/Ipcode<9>
                                                       my_Master/HCU_Master/Ipcode_9
    SLICE_X18Y23.B3      net (fanout=6)        1.007   my_Master/HCU_Master/Ipcode<9>
    SLICE_X18Y23.B       Tilo                  0.203   my_Master/HCU_Master/Ipcode_4_1
                                                       my_Master/Mstack.Inst_IPStack/actif<10>21
    SLICE_X19Y34.C3      net (fanout=11)       1.188   my_Master/N143
    SLICE_X19Y34.C       Tilo                  0.259   N789
                                                       my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/inc<1>1
    SLICE_X10Y6.CE       net (fanout=6)        2.839   my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/inc<1>
    SLICE_X10Y6.CLK      Tceck                 0.304   my_Master/Mdatastack.Inst_IPdataStack/stbus<5>
                                                       my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/Mram_RAM1_RAMA_D1
    -------------------------------------------------  ---------------------------
    Total                                      6.191ns (1.157ns logic, 5.034ns route)
                                                       (18.7% logic, 81.3% route)

--------------------------------------------------------------------------------

Paths for end point my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/Mram_RAM1_RAMB (SLICE_X10Y6.CE), 11 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.354ns (requirement - (data path - clock path skew + uncertainty))
  Source:               my_Master/HCU_Master/Ipcode_5 (FF)
  Destination:          my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/Mram_RAM1_RAMB (RAM)
  Requirement:          10.000ns
  Data Path Delay:      6.446ns (Levels of Logic = 2)
  Clock Path Skew:      -0.015ns (0.340 - 0.355)
  Source Clock:         clk50 rising at 0.000ns
  Destination Clock:    clk50 falling at 10.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: my_Master/HCU_Master/Ipcode_5 to my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/Mram_RAM1_RAMB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y27.BQ      Tcko                  0.408   my_Master/HCU_Master/Ipcode<7>
                                                       my_Master/HCU_Master/Ipcode_5
    SLICE_X18Y23.B5      net (fanout=6)        1.245   my_Master/HCU_Master/Ipcode<5>
    SLICE_X18Y23.B       Tilo                  0.203   my_Master/HCU_Master/Ipcode_4_1
                                                       my_Master/Mstack.Inst_IPStack/actif<10>21
    SLICE_X19Y34.C3      net (fanout=11)       1.188   my_Master/N143
    SLICE_X19Y34.C       Tilo                  0.259   N789
                                                       my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/inc<1>1
    SLICE_X10Y6.CE       net (fanout=6)        2.839   my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/inc<1>
    SLICE_X10Y6.CLK      Tceck                 0.304   my_Master/Mdatastack.Inst_IPdataStack/stbus<5>
                                                       my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/Mram_RAM1_RAMB
    -------------------------------------------------  ---------------------------
    Total                                      6.446ns (1.174ns logic, 5.272ns route)
                                                       (18.2% logic, 81.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.536ns (requirement - (data path - clock path skew + uncertainty))
  Source:               my_Master/HCU_Master/Ipcode_6 (FF)
  Destination:          my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/Mram_RAM1_RAMB (RAM)
  Requirement:          10.000ns
  Data Path Delay:      6.264ns (Levels of Logic = 2)
  Clock Path Skew:      -0.015ns (0.340 - 0.355)
  Source Clock:         clk50 rising at 0.000ns
  Destination Clock:    clk50 falling at 10.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: my_Master/HCU_Master/Ipcode_6 to my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/Mram_RAM1_RAMB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y27.CQ      Tcko                  0.408   my_Master/HCU_Master/Ipcode<7>
                                                       my_Master/HCU_Master/Ipcode_6
    SLICE_X18Y23.B1      net (fanout=5)        1.063   my_Master/HCU_Master/Ipcode<6>
    SLICE_X18Y23.B       Tilo                  0.203   my_Master/HCU_Master/Ipcode_4_1
                                                       my_Master/Mstack.Inst_IPStack/actif<10>21
    SLICE_X19Y34.C3      net (fanout=11)       1.188   my_Master/N143
    SLICE_X19Y34.C       Tilo                  0.259   N789
                                                       my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/inc<1>1
    SLICE_X10Y6.CE       net (fanout=6)        2.839   my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/inc<1>
    SLICE_X10Y6.CLK      Tceck                 0.304   my_Master/Mdatastack.Inst_IPdataStack/stbus<5>
                                                       my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/Mram_RAM1_RAMB
    -------------------------------------------------  ---------------------------
    Total                                      6.264ns (1.174ns logic, 5.090ns route)
                                                       (18.7% logic, 81.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.605ns (requirement - (data path - clock path skew + uncertainty))
  Source:               my_Master/HCU_Master/Ipcode_9 (FF)
  Destination:          my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/Mram_RAM1_RAMB (RAM)
  Requirement:          10.000ns
  Data Path Delay:      6.191ns (Levels of Logic = 2)
  Clock Path Skew:      -0.019ns (0.340 - 0.359)
  Source Clock:         clk50 rising at 0.000ns
  Destination Clock:    clk50 falling at 10.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: my_Master/HCU_Master/Ipcode_9 to my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/Mram_RAM1_RAMB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y29.BQ      Tcko                  0.391   my_Master/HCU_Master/Ipcode<9>
                                                       my_Master/HCU_Master/Ipcode_9
    SLICE_X18Y23.B3      net (fanout=6)        1.007   my_Master/HCU_Master/Ipcode<9>
    SLICE_X18Y23.B       Tilo                  0.203   my_Master/HCU_Master/Ipcode_4_1
                                                       my_Master/Mstack.Inst_IPStack/actif<10>21
    SLICE_X19Y34.C3      net (fanout=11)       1.188   my_Master/N143
    SLICE_X19Y34.C       Tilo                  0.259   N789
                                                       my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/inc<1>1
    SLICE_X10Y6.CE       net (fanout=6)        2.839   my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/inc<1>
    SLICE_X10Y6.CLK      Tceck                 0.304   my_Master/Mdatastack.Inst_IPdataStack/stbus<5>
                                                       my_Master/Mdatastack.Inst_IPdataStack/Inst_datastack/Mram_RAM1_RAMB
    -------------------------------------------------  ---------------------------
    Total                                      6.191ns (1.157ns logic, 5.034ns route)
                                                       (18.7% logic, 81.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk_gen_clkdv = PERIOD TIMEGRP "clk_gen_clkdv" TS_clk_pin * 2 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point my_Master/Mwaitbtn.Inst_IPwaitBt/pls1/XLXI_1 (SLICE_X11Y36.A4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.075ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_debounce4/delay2_1 (FF)
  Destination:          my_Master/Mwaitbtn.Inst_IPwaitBt/pls1/XLXI_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.631ns (Levels of Logic = 1)
  Clock Path Skew:      0.231ns (0.966 - 0.735)
  Source Clock:         clk100 rising at 20.000ns
  Destination Clock:    clk50 rising at 20.000ns
  Clock Uncertainty:    0.325ns

  Clock Uncertainty:          0.325ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.140ns

  Minimum Data Path at Fast Process Corner: Inst_debounce4/delay2_1 to my_Master/Mwaitbtn.Inst_IPwaitBt/pls1/XLXI_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y36.BQ      Tcko                  0.198   Inst_debounce4/delay2<3>
                                                       Inst_debounce4/delay2_1
    SLICE_X11Y36.A4      net (fanout=2)        0.218   Inst_debounce4/delay2<1>
    SLICE_X11Y36.CLK     Tah         (-Th)    -0.215   my_Master/Mwaitbtn.Inst_IPwaitBt/pls1/XLXN_6
                                                       Inst_debounce4/outp<1>1
                                                       my_Master/Mwaitbtn.Inst_IPwaitBt/pls1/XLXI_1
    -------------------------------------------------  ---------------------------
    Total                                      0.631ns (0.413ns logic, 0.218ns route)
                                                       (65.5% logic, 34.5% route)

--------------------------------------------------------------------------------

Paths for end point my_Master/Mwaitbtn.Inst_IPwaitBt/pls3/XLXI_1 (SLICE_X10Y35.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.083ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_debounce4/delay3_3 (FF)
  Destination:          my_Master/Mwaitbtn.Inst_IPwaitBt/pls3/XLXI_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.641ns (Levels of Logic = 1)
  Clock Path Skew:      0.233ns (0.968 - 0.735)
  Source Clock:         clk100 rising at 20.000ns
  Destination Clock:    clk50 rising at 20.000ns
  Clock Uncertainty:    0.325ns

  Clock Uncertainty:          0.325ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.140ns

  Minimum Data Path at Fast Process Corner: Inst_debounce4/delay3_3 to my_Master/Mwaitbtn.Inst_IPwaitBt/pls3/XLXI_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y36.DMUX    Tshcko                0.244   Inst_debounce4/delay2<3>
                                                       Inst_debounce4/delay3_3
    SLICE_X10Y35.A5      net (fanout=1)        0.200   Inst_debounce4/delay3<3>
    SLICE_X10Y35.CLK     Tah         (-Th)    -0.197   my_Master/Mwaitbtn.Inst_IPwaitBt/pls3/XLXN_6
                                                       Inst_debounce4/outp<3>1
                                                       my_Master/Mwaitbtn.Inst_IPwaitBt/pls3/XLXI_1
    -------------------------------------------------  ---------------------------
    Total                                      0.641ns (0.441ns logic, 0.200ns route)
                                                       (68.8% logic, 31.2% route)

--------------------------------------------------------------------------------

Paths for end point my_Master/Mwaitbtn.Inst_IPwaitBt/pls2/XLXI_1 (SLICE_X11Y35.A3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.219ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_debounce4/delay2_2 (FF)
  Destination:          my_Master/Mwaitbtn.Inst_IPwaitBt/pls2/XLXI_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.777ns (Levels of Logic = 1)
  Clock Path Skew:      0.233ns (0.968 - 0.735)
  Source Clock:         clk100 rising at 20.000ns
  Destination Clock:    clk50 rising at 20.000ns
  Clock Uncertainty:    0.325ns

  Clock Uncertainty:          0.325ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.140ns

  Minimum Data Path at Fast Process Corner: Inst_debounce4/delay2_2 to my_Master/Mwaitbtn.Inst_IPwaitBt/pls2/XLXI_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y36.CQ      Tcko                  0.198   Inst_debounce4/delay2<3>
                                                       Inst_debounce4/delay2_2
    SLICE_X11Y35.A3      net (fanout=2)        0.364   Inst_debounce4/delay2<2>
    SLICE_X11Y35.CLK     Tah         (-Th)    -0.215   my_Master/Mwaitbtn.Inst_IPwaitBt/pls2/XLXN_6
                                                       Inst_debounce4/outp<2>1
                                                       my_Master/Mwaitbtn.Inst_IPwaitBt/pls2/XLXI_1
    -------------------------------------------------  ---------------------------
    Total                                      0.777ns (0.413ns logic, 0.364ns route)
                                                       (53.2% logic, 46.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk_gen_clkdv = PERIOD TIMEGRP "clk_gen_clkdv" TS_clk_pin * 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 18.270ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: clk_gen/clkout2_buf/I0
  Logical resource: clk_gen/clkout2_buf/I0
  Location pin: BUFGMUX_X2Y3.I0
  Clock network: clk_gen/clkdv
--------------------------------------------------------------------------------
Slack: 18.962ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: my_Master/Stack_Master/XLXN_17<24>/CLK
  Logical resource: my_Master/Stack_Master/ram0/Mram_ram16/CLK
  Location pin: SLICE_X2Y22.CLK
  Clock network: clk50
--------------------------------------------------------------------------------
Slack: 18.962ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: my_Master/Stack_Master/XLXN_17<24>/CLK
  Logical resource: my_Master/Stack_Master/ram0/Mram_ram15/CLK
  Location pin: SLICE_X2Y22.CLK
  Clock network: clk50
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_clk_pin                     |     10.000ns|      5.340ns|      8.028ns|            0|            0|            0|    758508678|
| TS_clk_gen_clk0               |     10.000ns|      3.914ns|          N/A|            0|            0|          475|            0|
| TS_clk_gen_clkdv              |     20.000ns|     16.056ns|          N/A|            0|            0|    758508203|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock mclk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
mclk           |   16.056|    6.154|    6.646|    7.169|
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 758508678 paths, 0 nets, and 14099 connections

Design statistics:
   Minimum period:  16.056ns{1}   (Maximum frequency:  62.282MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Nov 22 11:55:32 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 336 MB



