
*** Running vivado
    with args -log openmips_min_sopc_tb.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source openmips_min_sopc_tb.tcl


****** Vivado v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source openmips_min_sopc_tb.tcl -notrace
Command: synth_design -top openmips_min_sopc_tb -part xc7vx485tffg1157-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7vx485t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7vx485t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 5300 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 325.688 ; gain = 115.039
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'openmips_min_sopc_tb' [D:/Computer Architecture/project_1/project_1.srcs/sources_1/imports/Chpater7_3/openmips_min_sopc_tb.v:36]
WARNING: [Synth 8-639] system function call 'fopen' not supported [D:/Computer Architecture/project_1/project_1.srcs/sources_1/imports/Chpater7_3/openmips_min_sopc_tb.v:44]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [D:/Computer Architecture/project_1/project_1.srcs/sources_1/imports/Chpater7_3/openmips_min_sopc_tb.v:55]
INFO: [Synth 8-638] synthesizing module 'openmips_min_sopc' [D:/Computer Architecture/project_1/project_1.srcs/sources_1/imports/Chpater7_3/openmips_min_sopc.v:40]
INFO: [Synth 8-638] synthesizing module 'openmips' [D:/Computer Architecture/project_1/project_1.srcs/sources_1/imports/Chpater7_3/openmips.v:35]
INFO: [Synth 8-638] synthesizing module 'pc_reg' [D:/Computer Architecture/project_1/project_1.srcs/sources_1/imports/Chpater7_3/pc_reg.v:35]
INFO: [Synth 8-256] done synthesizing module 'pc_reg' (1#1) [D:/Computer Architecture/project_1/project_1.srcs/sources_1/imports/Chpater7_3/pc_reg.v:35]
INFO: [Synth 8-638] synthesizing module 'if_id' [D:/Computer Architecture/project_1/project_1.srcs/sources_1/imports/Chpater7_3/if_id.v:35]
INFO: [Synth 8-256] done synthesizing module 'if_id' (2#1) [D:/Computer Architecture/project_1/project_1.srcs/sources_1/imports/Chpater7_3/if_id.v:35]
INFO: [Synth 8-638] synthesizing module 'id' [D:/Computer Architecture/project_1/project_1.srcs/sources_1/imports/Chpater7_3/id.v:35]
INFO: [Synth 8-256] done synthesizing module 'id' (3#1) [D:/Computer Architecture/project_1/project_1.srcs/sources_1/imports/Chpater7_3/id.v:35]
INFO: [Synth 8-638] synthesizing module 'regfile' [D:/Computer Architecture/project_1/project_1.srcs/sources_1/imports/Chpater7_3/regfile.v:35]
INFO: [Synth 8-256] done synthesizing module 'regfile' (4#1) [D:/Computer Architecture/project_1/project_1.srcs/sources_1/imports/Chpater7_3/regfile.v:35]
INFO: [Synth 8-638] synthesizing module 'id_ex' [D:/Computer Architecture/project_1/project_1.srcs/sources_1/imports/Chpater7_3/id_ex.v:35]
INFO: [Synth 8-256] done synthesizing module 'id_ex' (5#1) [D:/Computer Architecture/project_1/project_1.srcs/sources_1/imports/Chpater7_3/id_ex.v:35]
INFO: [Synth 8-638] synthesizing module 'ex' [D:/Computer Architecture/project_1/project_1.srcs/sources_1/imports/Chpater7_3/ex.v:35]
INFO: [Synth 8-256] done synthesizing module 'ex' (6#1) [D:/Computer Architecture/project_1/project_1.srcs/sources_1/imports/Chpater7_3/ex.v:35]
INFO: [Synth 8-638] synthesizing module 'ex_mem' [D:/Computer Architecture/project_1/project_1.srcs/sources_1/imports/Chpater7_3/ex_mem.v:35]
INFO: [Synth 8-256] done synthesizing module 'ex_mem' (7#1) [D:/Computer Architecture/project_1/project_1.srcs/sources_1/imports/Chpater7_3/ex_mem.v:35]
INFO: [Synth 8-638] synthesizing module 'mem' [D:/Computer Architecture/project_1/project_1.srcs/sources_1/imports/Chpater7_3/mem.v:35]
INFO: [Synth 8-256] done synthesizing module 'mem' (8#1) [D:/Computer Architecture/project_1/project_1.srcs/sources_1/imports/Chpater7_3/mem.v:35]
INFO: [Synth 8-638] synthesizing module 'mem_wb' [D:/Computer Architecture/project_1/project_1.srcs/sources_1/imports/Chpater7_3/mem_wb.v:35]
INFO: [Synth 8-256] done synthesizing module 'mem_wb' (9#1) [D:/Computer Architecture/project_1/project_1.srcs/sources_1/imports/Chpater7_3/mem_wb.v:35]
INFO: [Synth 8-638] synthesizing module 'hilo_reg' [D:/Computer Architecture/project_1/project_1.srcs/sources_1/imports/Chpater7_3/hilo_reg.v:35]
INFO: [Synth 8-256] done synthesizing module 'hilo_reg' (10#1) [D:/Computer Architecture/project_1/project_1.srcs/sources_1/imports/Chpater7_3/hilo_reg.v:35]
INFO: [Synth 8-638] synthesizing module 'ctrl' [D:/Computer Architecture/project_1/project_1.srcs/sources_1/imports/Chpater7_3/ctrl.v:35]
INFO: [Synth 8-256] done synthesizing module 'ctrl' (11#1) [D:/Computer Architecture/project_1/project_1.srcs/sources_1/imports/Chpater7_3/ctrl.v:35]
INFO: [Synth 8-638] synthesizing module 'div' [D:/Computer Architecture/project_1/project_1.srcs/sources_1/imports/Chpater7_3/div.v:35]
INFO: [Synth 8-256] done synthesizing module 'div' (12#1) [D:/Computer Architecture/project_1/project_1.srcs/sources_1/imports/Chpater7_3/div.v:35]
INFO: [Synth 8-256] done synthesizing module 'openmips' (13#1) [D:/Computer Architecture/project_1/project_1.srcs/sources_1/imports/Chpater7_3/openmips.v:35]
INFO: [Synth 8-638] synthesizing module 'inst_rom' [D:/Computer Architecture/project_1/project_1.srcs/sources_1/imports/Chpater7_3/inst_rom.v:35]
INFO: [Synth 8-3876] $readmem data file 'D:/Computer Architecture/My-CPU/CPU54/CPU54.srcs/sources_1/new/inst_rom.data' is read successfully [D:/Computer Architecture/project_1/project_1.srcs/sources_1/imports/Chpater7_3/inst_rom.v:46]
INFO: [Synth 8-256] done synthesizing module 'inst_rom' (14#1) [D:/Computer Architecture/project_1/project_1.srcs/sources_1/imports/Chpater7_3/inst_rom.v:35]
INFO: [Synth 8-256] done synthesizing module 'openmips_min_sopc' (15#1) [D:/Computer Architecture/project_1/project_1.srcs/sources_1/imports/Chpater7_3/openmips_min_sopc.v:40]
ERROR: [Synth 8-462] no clock signal specified in event control [D:/Computer Architecture/project_1/project_1.srcs/sources_1/imports/Chpater7_3/openmips_min_sopc_tb.v:60]
ERROR: [Synth 8-285] failed synthesizing module 'openmips_min_sopc_tb' [D:/Computer Architecture/project_1/project_1.srcs/sources_1/imports/Chpater7_3/openmips_min_sopc_tb.v:36]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 410.754 ; gain = 200.105
---------------------------------------------------------------------------------
synthesize failed
INFO: [Common 17-83] Releasing license: Synthesis
67 Infos, 2 Warnings, 0 Critical Warnings and 3 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Vivado Synthesis failed
INFO: [Common 17-206] Exiting Vivado at Mon Jun 05 23:11:31 2017...
