<!-- This comment will put IE 6, 7 and 8 in quirks mode -->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>SAM3S Software Package: Serial Peripheral Interface</title>
<link href="common/style.css" rel="stylesheet" type="text/css"/>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javaScript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body onload='searchBox.OnSelectItem(0);'>
    <div id="body">
        <div id="title">SAM3S Software Package 2.1</div>
        <div id="banner"></div>

<!-- Generated by Doxygen 1.7.1 -->
<script type="text/javascript"><!--
var searchBox = new SearchBox("searchBox", "search",false,'Search');
--></script>
<div class="navigation" id="top">
  <div class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&nbsp;Page</span></a></li>
      <li><a href="pages.html"><span>Related&nbsp;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&nbsp;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li><a href="dirs.html"><span>Directories</span></a></li>
      <li id="searchli">
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
</div>
<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#define-members">Defines</a>  </div>
  <div class="headertitle">
<h1>Serial Peripheral Interface<br/>
<small>
[<a class="el" href="group___s_a_m3_s__api.html">Peripheral Software API</a>]</small>
</h1>  </div>
</div>
<div class="contents">

<p><div class="dynheader">
Collaboration diagram for Serial Peripheral Interface:</div>
<div class="dyncontent">
<center><table><tr><td><img src="group___s_a_m3_s___s_p_i.gif" border="0" alt="" usemap="#group______s__a__m3__s______s__p__i"/>
<map name="group______s__a__m3__s______s__p__i" id="group______s__a__m3__s______s__p__i">
<area shape="rect" id="node1" href="group___s_a_m3_s__api.html" title="Peripheral Software API" alt="" coords="7,5,164,35"/></map>
</td></tr></table></center>
</div>
</p>
<table class="memberdecls">
<tr><td colspan="2"><h2><a name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">struct &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_spi.html">Spi</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight"><a class="el" href="struct_spi.html" title="Spi hardware registers.">Spi</a> hardware registers.  <a href="struct_spi.html#_details">More...</a><br/></td></tr>
<tr><td colspan="2"><h2><a name="define-members"></a>
Defines</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga18e49c9e57711f924dfedfd2f0ed649c"></a><!-- doxytag: member="SAM3S_SPI::SPI_CR_SPIEN" ref="ga18e49c9e57711f924dfedfd2f0ed649c" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___s_p_i.html#ga18e49c9e57711f924dfedfd2f0ed649c">SPI_CR_SPIEN</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 0)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SPI_CR) SPI Enable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga6033c504d035c6742001457c4af46117"></a><!-- doxytag: member="SAM3S_SPI::SPI_CR_SPIDIS" ref="ga6033c504d035c6742001457c4af46117" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___s_p_i.html#ga6033c504d035c6742001457c4af46117">SPI_CR_SPIDIS</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 1)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SPI_CR) SPI Disable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gae38a67df1f3efd301c202f553c2731b3"></a><!-- doxytag: member="SAM3S_SPI::SPI_CR_SWRST" ref="gae38a67df1f3efd301c202f553c2731b3" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___s_p_i.html#gae38a67df1f3efd301c202f553c2731b3">SPI_CR_SWRST</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 7)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SPI_CR) SPI Software Reset <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaee7187afaf8a064de2b4386d5ca386b2"></a><!-- doxytag: member="SAM3S_SPI::SPI_CR_LASTXFER" ref="gaee7187afaf8a064de2b4386d5ca386b2" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___s_p_i.html#gaee7187afaf8a064de2b4386d5ca386b2">SPI_CR_LASTXFER</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 24)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SPI_CR) Last <a class="el" href="struct_transfer.html">Transfer</a> <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga6cb9df56f1ed31b09bb13f2cb667b7b0"></a><!-- doxytag: member="SAM3S_SPI::SPI_MR_MSTR" ref="ga6cb9df56f1ed31b09bb13f2cb667b7b0" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___s_p_i.html#ga6cb9df56f1ed31b09bb13f2cb667b7b0">SPI_MR_MSTR</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 0)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SPI_MR) Master/Slave Mode <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga9ca9841edc87c230a7133e73225eace4"></a><!-- doxytag: member="SAM3S_SPI::SPI_MR_PS" ref="ga9ca9841edc87c230a7133e73225eace4" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___s_p_i.html#ga9ca9841edc87c230a7133e73225eace4">SPI_MR_PS</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 1)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SPI_MR) Peripheral Select <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaabed13bbc11a6de9dd4973503c65efb1"></a><!-- doxytag: member="SAM3S_SPI::SPI_MR_PCSDEC" ref="gaabed13bbc11a6de9dd4973503c65efb1" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___s_p_i.html#gaabed13bbc11a6de9dd4973503c65efb1">SPI_MR_PCSDEC</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 2)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SPI_MR) Chip Select Decode <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad83d639a5fcafd4e97017d4cc9fb8975"></a><!-- doxytag: member="SAM3S_SPI::SPI_MR_MODFDIS" ref="gad83d639a5fcafd4e97017d4cc9fb8975" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___s_p_i.html#gad83d639a5fcafd4e97017d4cc9fb8975">SPI_MR_MODFDIS</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 4)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SPI_MR) Mode Fault Detection <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab353dbc5ae459b9babad4a2b3cc1be97"></a><!-- doxytag: member="SAM3S_SPI::SPI_MR_WDRBT" ref="gab353dbc5ae459b9babad4a2b3cc1be97" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___s_p_i.html#gab353dbc5ae459b9babad4a2b3cc1be97">SPI_MR_WDRBT</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 5)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SPI_MR) Wait Data Read Before <a class="el" href="struct_transfer.html">Transfer</a> <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab385ebbd203f156ff46a39ea17755452"></a><!-- doxytag: member="SAM3S_SPI::SPI_MR_LLB" ref="gab385ebbd203f156ff46a39ea17755452" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___s_p_i.html#gab385ebbd203f156ff46a39ea17755452">SPI_MR_LLB</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 7)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SPI_MR) Local Loopback Enable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga98bb8412434c4013fe81a209876a936d"></a><!-- doxytag: member="SAM3S_SPI::SPI_MR_PCS_Pos" ref="ga98bb8412434c4013fe81a209876a936d" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>SPI_MR_PCS_Pos</b>&nbsp;&nbsp;&nbsp;16</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga204505b639ffd30a0b3fe42cdaf5754c"></a><!-- doxytag: member="SAM3S_SPI::SPI_MR_PCS_Msk" ref="ga204505b639ffd30a0b3fe42cdaf5754c" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___s_p_i.html#ga204505b639ffd30a0b3fe42cdaf5754c">SPI_MR_PCS_Msk</a>&nbsp;&nbsp;&nbsp;(0xfu &lt;&lt; SPI_MR_PCS_Pos)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SPI_MR) Peripheral Chip Select <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga7c6b524f610c76238ca9e4cb24ccb603"></a><!-- doxytag: member="SAM3S_SPI::SPI_MR_PCS" ref="ga7c6b524f610c76238ca9e4cb24ccb603" args="(value)" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>SPI_MR_PCS</b>(value)&nbsp;&nbsp;&nbsp;((SPI_MR_PCS_Msk &amp; ((value) &lt;&lt; SPI_MR_PCS_Pos)))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gabf2b423c0da7c1324db52c625d476049"></a><!-- doxytag: member="SAM3S_SPI::SPI_MR_DLYBCS_Pos" ref="gabf2b423c0da7c1324db52c625d476049" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>SPI_MR_DLYBCS_Pos</b>&nbsp;&nbsp;&nbsp;24</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga9ba686c6d3aba29bfa363b65ddd16877"></a><!-- doxytag: member="SAM3S_SPI::SPI_MR_DLYBCS_Msk" ref="ga9ba686c6d3aba29bfa363b65ddd16877" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___s_p_i.html#ga9ba686c6d3aba29bfa363b65ddd16877">SPI_MR_DLYBCS_Msk</a>&nbsp;&nbsp;&nbsp;(0xffu &lt;&lt; SPI_MR_DLYBCS_Pos)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SPI_MR) Delay Between Chip Selects <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga375e18a7ef3cfdfd1bdfafcc3c9235de"></a><!-- doxytag: member="SAM3S_SPI::SPI_MR_DLYBCS" ref="ga375e18a7ef3cfdfd1bdfafcc3c9235de" args="(value)" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>SPI_MR_DLYBCS</b>(value)&nbsp;&nbsp;&nbsp;((SPI_MR_DLYBCS_Msk &amp; ((value) &lt;&lt; SPI_MR_DLYBCS_Pos)))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga3c3b4a9abdcc8edbd135513a88460bfc"></a><!-- doxytag: member="SAM3S_SPI::SPI_RDR_RD_Pos" ref="ga3c3b4a9abdcc8edbd135513a88460bfc" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>SPI_RDR_RD_Pos</b>&nbsp;&nbsp;&nbsp;0</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga09e45fbff420a0436869160ea3e96b4b"></a><!-- doxytag: member="SAM3S_SPI::SPI_RDR_RD_Msk" ref="ga09e45fbff420a0436869160ea3e96b4b" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___s_p_i.html#ga09e45fbff420a0436869160ea3e96b4b">SPI_RDR_RD_Msk</a>&nbsp;&nbsp;&nbsp;(0xffffu &lt;&lt; SPI_RDR_RD_Pos)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SPI_RDR) Receive Data <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga6a9992a6cca823fbe997b6045451aa6d"></a><!-- doxytag: member="SAM3S_SPI::SPI_RDR_PCS_Pos" ref="ga6a9992a6cca823fbe997b6045451aa6d" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>SPI_RDR_PCS_Pos</b>&nbsp;&nbsp;&nbsp;16</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga2dd5820a581e24546853af787e511dbd"></a><!-- doxytag: member="SAM3S_SPI::SPI_RDR_PCS_Msk" ref="ga2dd5820a581e24546853af787e511dbd" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___s_p_i.html#ga2dd5820a581e24546853af787e511dbd">SPI_RDR_PCS_Msk</a>&nbsp;&nbsp;&nbsp;(0xfu &lt;&lt; SPI_RDR_PCS_Pos)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SPI_RDR) Peripheral Chip Select <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga9b2a421f5088b3753b4a067fdd96e9c9"></a><!-- doxytag: member="SAM3S_SPI::SPI_TDR_TD_Pos" ref="ga9b2a421f5088b3753b4a067fdd96e9c9" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>SPI_TDR_TD_Pos</b>&nbsp;&nbsp;&nbsp;0</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gabbaac983bfec5d0d9a48192c549e2581"></a><!-- doxytag: member="SAM3S_SPI::SPI_TDR_TD_Msk" ref="gabbaac983bfec5d0d9a48192c549e2581" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___s_p_i.html#gabbaac983bfec5d0d9a48192c549e2581">SPI_TDR_TD_Msk</a>&nbsp;&nbsp;&nbsp;(0xffffu &lt;&lt; SPI_TDR_TD_Pos)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SPI_TDR) Transmit Data <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga6ce99dec36e2a21756edb67f34ce7884"></a><!-- doxytag: member="SAM3S_SPI::SPI_TDR_TD" ref="ga6ce99dec36e2a21756edb67f34ce7884" args="(value)" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>SPI_TDR_TD</b>(value)&nbsp;&nbsp;&nbsp;((SPI_TDR_TD_Msk &amp; ((value) &lt;&lt; SPI_TDR_TD_Pos)))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga73461db4882d2fc9f46965ca39cfa5db"></a><!-- doxytag: member="SAM3S_SPI::SPI_TDR_PCS_Pos" ref="ga73461db4882d2fc9f46965ca39cfa5db" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>SPI_TDR_PCS_Pos</b>&nbsp;&nbsp;&nbsp;16</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga0b195ce01bdd06c5f0eb6c892108f1fc"></a><!-- doxytag: member="SAM3S_SPI::SPI_TDR_PCS_Msk" ref="ga0b195ce01bdd06c5f0eb6c892108f1fc" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___s_p_i.html#ga0b195ce01bdd06c5f0eb6c892108f1fc">SPI_TDR_PCS_Msk</a>&nbsp;&nbsp;&nbsp;(0xfu &lt;&lt; SPI_TDR_PCS_Pos)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SPI_TDR) Peripheral Chip Select <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gabe73c458c7378a83a85454f37e62030c"></a><!-- doxytag: member="SAM3S_SPI::SPI_TDR_PCS" ref="gabe73c458c7378a83a85454f37e62030c" args="(value)" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>SPI_TDR_PCS</b>(value)&nbsp;&nbsp;&nbsp;((SPI_TDR_PCS_Msk &amp; ((value) &lt;&lt; SPI_TDR_PCS_Pos)))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga6cafe9086ebb0a0b39ada838a98528bc"></a><!-- doxytag: member="SAM3S_SPI::SPI_TDR_LASTXFER" ref="ga6cafe9086ebb0a0b39ada838a98528bc" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___s_p_i.html#ga6cafe9086ebb0a0b39ada838a98528bc">SPI_TDR_LASTXFER</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 24)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SPI_TDR) Last <a class="el" href="struct_transfer.html">Transfer</a> <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab1016447bf7e9804ded0679d3acceb6c"></a><!-- doxytag: member="SAM3S_SPI::SPI_SR_RDRF" ref="gab1016447bf7e9804ded0679d3acceb6c" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___s_p_i.html#gab1016447bf7e9804ded0679d3acceb6c">SPI_SR_RDRF</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 0)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SPI_SR) Receive Data Register Full <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga83c040f5551321ce4d005ed71ae179ad"></a><!-- doxytag: member="SAM3S_SPI::SPI_SR_TDRE" ref="ga83c040f5551321ce4d005ed71ae179ad" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___s_p_i.html#ga83c040f5551321ce4d005ed71ae179ad">SPI_SR_TDRE</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 1)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SPI_SR) Transmit Data Register Empty <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gabaa043349833dc7b8138969c64f63adf"></a><!-- doxytag: member="SAM3S_SPI::SPI_SR_MODF" ref="gabaa043349833dc7b8138969c64f63adf" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___s_p_i.html#gabaa043349833dc7b8138969c64f63adf">SPI_SR_MODF</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 2)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SPI_SR) Mode Fault Error <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf26d14d58b00dde1fc4e9b6ee306f187"></a><!-- doxytag: member="SAM3S_SPI::SPI_SR_OVRES" ref="gaf26d14d58b00dde1fc4e9b6ee306f187" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___s_p_i.html#gaf26d14d58b00dde1fc4e9b6ee306f187">SPI_SR_OVRES</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 3)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SPI_SR) Overrun Error Status <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga654770e2c8330c34744aad2b68505bf6"></a><!-- doxytag: member="SAM3S_SPI::SPI_SR_ENDRX" ref="ga654770e2c8330c34744aad2b68505bf6" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___s_p_i.html#ga654770e2c8330c34744aad2b68505bf6">SPI_SR_ENDRX</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 4)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SPI_SR) End of RX buffer <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gafee547f32746973fe83150582a870de0"></a><!-- doxytag: member="SAM3S_SPI::SPI_SR_ENDTX" ref="gafee547f32746973fe83150582a870de0" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___s_p_i.html#gafee547f32746973fe83150582a870de0">SPI_SR_ENDTX</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 5)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SPI_SR) End of TX buffer <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga098a999b437e681d5919676946acf133"></a><!-- doxytag: member="SAM3S_SPI::SPI_SR_RXBUFF" ref="ga098a999b437e681d5919676946acf133" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___s_p_i.html#ga098a999b437e681d5919676946acf133">SPI_SR_RXBUFF</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 6)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SPI_SR) RX Buffer Full <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab1a67d37dd28c3cae3c9e7b1802a3914"></a><!-- doxytag: member="SAM3S_SPI::SPI_SR_TXBUFE" ref="gab1a67d37dd28c3cae3c9e7b1802a3914" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___s_p_i.html#gab1a67d37dd28c3cae3c9e7b1802a3914">SPI_SR_TXBUFE</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 7)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SPI_SR) TX Buffer Empty <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gabeda016ebc9ea6b515755cd56e78a8fe"></a><!-- doxytag: member="SAM3S_SPI::SPI_SR_NSSR" ref="gabeda016ebc9ea6b515755cd56e78a8fe" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___s_p_i.html#gabeda016ebc9ea6b515755cd56e78a8fe">SPI_SR_NSSR</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 8)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SPI_SR) NSS Rising <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga84407cd4d97c87ff79ddf135427ecfe4"></a><!-- doxytag: member="SAM3S_SPI::SPI_SR_TXEMPTY" ref="ga84407cd4d97c87ff79ddf135427ecfe4" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___s_p_i.html#ga84407cd4d97c87ff79ddf135427ecfe4">SPI_SR_TXEMPTY</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 9)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SPI_SR) Transmission Registers Empty <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaaa676bbaa36a74be559ee6a5d46eaa9d"></a><!-- doxytag: member="SAM3S_SPI::SPI_SR_UNDES" ref="gaaa676bbaa36a74be559ee6a5d46eaa9d" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___s_p_i.html#gaaa676bbaa36a74be559ee6a5d46eaa9d">SPI_SR_UNDES</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 10)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SPI_SR) Underrun Error Status (Slave Mode Only) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gae7580fa93c7e03c5bb5538abc0dfc152"></a><!-- doxytag: member="SAM3S_SPI::SPI_SR_SPIENS" ref="gae7580fa93c7e03c5bb5538abc0dfc152" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___s_p_i.html#gae7580fa93c7e03c5bb5538abc0dfc152">SPI_SR_SPIENS</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 16)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SPI_SR) SPI Enable Status <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga1105f94156b60c5ee82de84925b30178"></a><!-- doxytag: member="SAM3S_SPI::SPI_IER_RDRF" ref="ga1105f94156b60c5ee82de84925b30178" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___s_p_i.html#ga1105f94156b60c5ee82de84925b30178">SPI_IER_RDRF</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 0)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SPI_IER) Receive Data Register Full Interrupt Enable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga04e042ee66fcf2a93c27921abca640e4"></a><!-- doxytag: member="SAM3S_SPI::SPI_IER_TDRE" ref="ga04e042ee66fcf2a93c27921abca640e4" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___s_p_i.html#ga04e042ee66fcf2a93c27921abca640e4">SPI_IER_TDRE</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 1)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SPI_IER) SPI Transmit Data Register Empty Interrupt Enable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga052ed154bfbc9fa3aa97e3a3aa619687"></a><!-- doxytag: member="SAM3S_SPI::SPI_IER_MODF" ref="ga052ed154bfbc9fa3aa97e3a3aa619687" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___s_p_i.html#ga052ed154bfbc9fa3aa97e3a3aa619687">SPI_IER_MODF</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 2)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SPI_IER) Mode Fault Error Interrupt Enable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga34a22f2529e88361ef639e93eb318659"></a><!-- doxytag: member="SAM3S_SPI::SPI_IER_OVRES" ref="ga34a22f2529e88361ef639e93eb318659" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___s_p_i.html#ga34a22f2529e88361ef639e93eb318659">SPI_IER_OVRES</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 3)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SPI_IER) Overrun Error Interrupt Enable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga4a2f128d82daf1e1c65cd0fbf23988f7"></a><!-- doxytag: member="SAM3S_SPI::SPI_IER_ENDRX" ref="ga4a2f128d82daf1e1c65cd0fbf23988f7" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___s_p_i.html#ga4a2f128d82daf1e1c65cd0fbf23988f7">SPI_IER_ENDRX</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 4)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SPI_IER) End of Receive Buffer Interrupt Enable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaffdb41307e92eddbed4e3a7a3821b1ff"></a><!-- doxytag: member="SAM3S_SPI::SPI_IER_ENDTX" ref="gaffdb41307e92eddbed4e3a7a3821b1ff" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___s_p_i.html#gaffdb41307e92eddbed4e3a7a3821b1ff">SPI_IER_ENDTX</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 5)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SPI_IER) End of Transmit Buffer Interrupt Enable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga2a1704244b25cb096f78285a3db5d03f"></a><!-- doxytag: member="SAM3S_SPI::SPI_IER_RXBUFF" ref="ga2a1704244b25cb096f78285a3db5d03f" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___s_p_i.html#ga2a1704244b25cb096f78285a3db5d03f">SPI_IER_RXBUFF</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 6)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SPI_IER) Receive Buffer Full Interrupt Enable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad9094778f4b2bc2f5f4987bba9d8a290"></a><!-- doxytag: member="SAM3S_SPI::SPI_IER_TXBUFE" ref="gad9094778f4b2bc2f5f4987bba9d8a290" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___s_p_i.html#gad9094778f4b2bc2f5f4987bba9d8a290">SPI_IER_TXBUFE</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 7)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SPI_IER) Transmit Buffer Empty Interrupt Enable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaccb704204fcb7d07ca807b608c3e19ca"></a><!-- doxytag: member="SAM3S_SPI::SPI_IER_NSSR" ref="gaccb704204fcb7d07ca807b608c3e19ca" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___s_p_i.html#gaccb704204fcb7d07ca807b608c3e19ca">SPI_IER_NSSR</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 8)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SPI_IER) NSS Rising Interrupt Enable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga0113a457347e793c91055a4edb98e5a3"></a><!-- doxytag: member="SAM3S_SPI::SPI_IER_TXEMPTY" ref="ga0113a457347e793c91055a4edb98e5a3" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___s_p_i.html#ga0113a457347e793c91055a4edb98e5a3">SPI_IER_TXEMPTY</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 9)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SPI_IER) Transmission Registers Empty Enable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga1ff8797fb0a9d82230514cd9d5caac59"></a><!-- doxytag: member="SAM3S_SPI::SPI_IER_UNDES" ref="ga1ff8797fb0a9d82230514cd9d5caac59" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___s_p_i.html#ga1ff8797fb0a9d82230514cd9d5caac59">SPI_IER_UNDES</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 10)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SPI_IER) Underrun Error Interrupt Enable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gabdb3e78af146a108e460424053a9db92"></a><!-- doxytag: member="SAM3S_SPI::SPI_IDR_RDRF" ref="gabdb3e78af146a108e460424053a9db92" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___s_p_i.html#gabdb3e78af146a108e460424053a9db92">SPI_IDR_RDRF</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 0)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SPI_IDR) Receive Data Register Full Interrupt Disable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga87757165dbe02f10c128f465eec220ba"></a><!-- doxytag: member="SAM3S_SPI::SPI_IDR_TDRE" ref="ga87757165dbe02f10c128f465eec220ba" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___s_p_i.html#ga87757165dbe02f10c128f465eec220ba">SPI_IDR_TDRE</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 1)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SPI_IDR) SPI Transmit Data Register Empty Interrupt Disable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga30165a04bb5f28d0b4868be8474acf1c"></a><!-- doxytag: member="SAM3S_SPI::SPI_IDR_MODF" ref="ga30165a04bb5f28d0b4868be8474acf1c" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___s_p_i.html#ga30165a04bb5f28d0b4868be8474acf1c">SPI_IDR_MODF</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 2)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SPI_IDR) Mode Fault Error Interrupt Disable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga2d169c1bd619fe85b3387b374f580b09"></a><!-- doxytag: member="SAM3S_SPI::SPI_IDR_OVRES" ref="ga2d169c1bd619fe85b3387b374f580b09" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___s_p_i.html#ga2d169c1bd619fe85b3387b374f580b09">SPI_IDR_OVRES</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 3)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SPI_IDR) Overrun Error Interrupt Disable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga7d70033502968ce022e6da4d7a4e41cf"></a><!-- doxytag: member="SAM3S_SPI::SPI_IDR_ENDRX" ref="ga7d70033502968ce022e6da4d7a4e41cf" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___s_p_i.html#ga7d70033502968ce022e6da4d7a4e41cf">SPI_IDR_ENDRX</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 4)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SPI_IDR) End of Receive Buffer Interrupt Disable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga16af462d25e294782a53842df3577e89"></a><!-- doxytag: member="SAM3S_SPI::SPI_IDR_ENDTX" ref="ga16af462d25e294782a53842df3577e89" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___s_p_i.html#ga16af462d25e294782a53842df3577e89">SPI_IDR_ENDTX</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 5)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SPI_IDR) End of Transmit Buffer Interrupt Disable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga98f603f7f6a65fc65bdd86331bc69af0"></a><!-- doxytag: member="SAM3S_SPI::SPI_IDR_RXBUFF" ref="ga98f603f7f6a65fc65bdd86331bc69af0" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___s_p_i.html#ga98f603f7f6a65fc65bdd86331bc69af0">SPI_IDR_RXBUFF</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 6)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SPI_IDR) Receive Buffer Full Interrupt Disable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga1946e479b597da2207871e6e99a571ed"></a><!-- doxytag: member="SAM3S_SPI::SPI_IDR_TXBUFE" ref="ga1946e479b597da2207871e6e99a571ed" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___s_p_i.html#ga1946e479b597da2207871e6e99a571ed">SPI_IDR_TXBUFE</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 7)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SPI_IDR) Transmit Buffer Empty Interrupt Disable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga728d5a8cad7c29250360f0157b5e8f79"></a><!-- doxytag: member="SAM3S_SPI::SPI_IDR_NSSR" ref="ga728d5a8cad7c29250360f0157b5e8f79" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___s_p_i.html#ga728d5a8cad7c29250360f0157b5e8f79">SPI_IDR_NSSR</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 8)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SPI_IDR) NSS Rising Interrupt Disable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaddf4b26c2541629e1997132e50178b4f"></a><!-- doxytag: member="SAM3S_SPI::SPI_IDR_TXEMPTY" ref="gaddf4b26c2541629e1997132e50178b4f" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___s_p_i.html#gaddf4b26c2541629e1997132e50178b4f">SPI_IDR_TXEMPTY</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 9)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SPI_IDR) Transmission Registers Empty Disable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga795088b6ea6b89af56c9d5bd3bba66cb"></a><!-- doxytag: member="SAM3S_SPI::SPI_IDR_UNDES" ref="ga795088b6ea6b89af56c9d5bd3bba66cb" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___s_p_i.html#ga795088b6ea6b89af56c9d5bd3bba66cb">SPI_IDR_UNDES</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 10)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SPI_IDR) Underrun Error Interrupt Disable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gacba1530f6c28a001ec4c36c25d391cdf"></a><!-- doxytag: member="SAM3S_SPI::SPI_IMR_RDRF" ref="gacba1530f6c28a001ec4c36c25d391cdf" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___s_p_i.html#gacba1530f6c28a001ec4c36c25d391cdf">SPI_IMR_RDRF</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 0)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SPI_IMR) Receive Data Register Full Interrupt Mask <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga1ae4f282e180509cbb5e8b19598243b9"></a><!-- doxytag: member="SAM3S_SPI::SPI_IMR_TDRE" ref="ga1ae4f282e180509cbb5e8b19598243b9" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___s_p_i.html#ga1ae4f282e180509cbb5e8b19598243b9">SPI_IMR_TDRE</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 1)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SPI_IMR) SPI Transmit Data Register Empty Interrupt Mask <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga8a2186d7a3469d20ed526dd3678bcbf2"></a><!-- doxytag: member="SAM3S_SPI::SPI_IMR_MODF" ref="ga8a2186d7a3469d20ed526dd3678bcbf2" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___s_p_i.html#ga8a2186d7a3469d20ed526dd3678bcbf2">SPI_IMR_MODF</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 2)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SPI_IMR) Mode Fault Error Interrupt Mask <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gac07260e5ce36c6a0b6911ffe0a8b0a63"></a><!-- doxytag: member="SAM3S_SPI::SPI_IMR_OVRES" ref="gac07260e5ce36c6a0b6911ffe0a8b0a63" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___s_p_i.html#gac07260e5ce36c6a0b6911ffe0a8b0a63">SPI_IMR_OVRES</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 3)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SPI_IMR) Overrun Error Interrupt Mask <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga028366ccea4bbf9b6bf817fc5c91fd67"></a><!-- doxytag: member="SAM3S_SPI::SPI_IMR_ENDRX" ref="ga028366ccea4bbf9b6bf817fc5c91fd67" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___s_p_i.html#ga028366ccea4bbf9b6bf817fc5c91fd67">SPI_IMR_ENDRX</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 4)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SPI_IMR) End of Receive Buffer Interrupt Mask <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga29a6b350d6fe16cbc2f0ee3017aed951"></a><!-- doxytag: member="SAM3S_SPI::SPI_IMR_ENDTX" ref="ga29a6b350d6fe16cbc2f0ee3017aed951" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___s_p_i.html#ga29a6b350d6fe16cbc2f0ee3017aed951">SPI_IMR_ENDTX</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 5)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SPI_IMR) End of Transmit Buffer Interrupt Mask <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga31e1ab447e1c747e821ecc60906825b1"></a><!-- doxytag: member="SAM3S_SPI::SPI_IMR_RXBUFF" ref="ga31e1ab447e1c747e821ecc60906825b1" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___s_p_i.html#ga31e1ab447e1c747e821ecc60906825b1">SPI_IMR_RXBUFF</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 6)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SPI_IMR) Receive Buffer Full Interrupt Mask <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gacba0b97a51e66dc1d7c2036d12d8a6d6"></a><!-- doxytag: member="SAM3S_SPI::SPI_IMR_TXBUFE" ref="gacba0b97a51e66dc1d7c2036d12d8a6d6" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___s_p_i.html#gacba0b97a51e66dc1d7c2036d12d8a6d6">SPI_IMR_TXBUFE</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 7)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SPI_IMR) Transmit Buffer Empty Interrupt Mask <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga19e20161f498a459839b5b2b1e45be4b"></a><!-- doxytag: member="SAM3S_SPI::SPI_IMR_NSSR" ref="ga19e20161f498a459839b5b2b1e45be4b" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___s_p_i.html#ga19e20161f498a459839b5b2b1e45be4b">SPI_IMR_NSSR</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 8)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SPI_IMR) NSS Rising Interrupt Mask <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad4614e5714a116d626d45bb98fabac74"></a><!-- doxytag: member="SAM3S_SPI::SPI_IMR_TXEMPTY" ref="gad4614e5714a116d626d45bb98fabac74" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___s_p_i.html#gad4614e5714a116d626d45bb98fabac74">SPI_IMR_TXEMPTY</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 9)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SPI_IMR) Transmission Registers Empty Mask <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga4b17e314a7181955c68b713a74d2a386"></a><!-- doxytag: member="SAM3S_SPI::SPI_IMR_UNDES" ref="ga4b17e314a7181955c68b713a74d2a386" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___s_p_i.html#ga4b17e314a7181955c68b713a74d2a386">SPI_IMR_UNDES</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 10)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SPI_IMR) Underrun Error Interrupt Mask <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaa32540a52ce9bec344c733e63578c1e5"></a><!-- doxytag: member="SAM3S_SPI::SPI_CSR_CPOL" ref="gaa32540a52ce9bec344c733e63578c1e5" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___s_p_i.html#gaa32540a52ce9bec344c733e63578c1e5">SPI_CSR_CPOL</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 0)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SPI_CSR[4]) Clock Polarity <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab1ac2d1468b0bcaf5699b4f7ca338278"></a><!-- doxytag: member="SAM3S_SPI::SPI_CSR_NCPHA" ref="gab1ac2d1468b0bcaf5699b4f7ca338278" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___s_p_i.html#gab1ac2d1468b0bcaf5699b4f7ca338278">SPI_CSR_NCPHA</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 1)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SPI_CSR[4]) Clock Phase <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf55a6eabcdcc72e93d8316de76e22f0f"></a><!-- doxytag: member="SAM3S_SPI::SPI_CSR_CSNAAT" ref="gaf55a6eabcdcc72e93d8316de76e22f0f" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___s_p_i.html#gaf55a6eabcdcc72e93d8316de76e22f0f">SPI_CSR_CSNAAT</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 2)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SPI_CSR[4]) Chip Select Not Active After <a class="el" href="struct_transfer.html">Transfer</a> (Ignored if CSAAT = 1) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaa80e81d8dc4efe289e56e31f04896bb1"></a><!-- doxytag: member="SAM3S_SPI::SPI_CSR_CSAAT" ref="gaa80e81d8dc4efe289e56e31f04896bb1" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___s_p_i.html#gaa80e81d8dc4efe289e56e31f04896bb1">SPI_CSR_CSAAT</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 3)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SPI_CSR[4]) Chip Select Not Active After <a class="el" href="struct_transfer.html">Transfer</a> (Ignored if CSAAT = 1) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga258e39598582afc45f14b9ef8cdf42fe"></a><!-- doxytag: member="SAM3S_SPI::SPI_CSR_BITS_Pos" ref="ga258e39598582afc45f14b9ef8cdf42fe" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>SPI_CSR_BITS_Pos</b>&nbsp;&nbsp;&nbsp;4</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga9f4c680f57d1ded5c34993cffc91bd94"></a><!-- doxytag: member="SAM3S_SPI::SPI_CSR_BITS_Msk" ref="ga9f4c680f57d1ded5c34993cffc91bd94" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___s_p_i.html#ga9f4c680f57d1ded5c34993cffc91bd94">SPI_CSR_BITS_Msk</a>&nbsp;&nbsp;&nbsp;(0xfu &lt;&lt; SPI_CSR_BITS_Pos)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SPI_CSR[4]) Bits Per <a class="el" href="struct_transfer.html">Transfer</a> <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga8549c361b375d157602dee315513c150"></a><!-- doxytag: member="SAM3S_SPI::SPI_CSR_BITS_8_BIT" ref="ga8549c361b375d157602dee315513c150" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___s_p_i.html#ga8549c361b375d157602dee315513c150">SPI_CSR_BITS_8_BIT</a>&nbsp;&nbsp;&nbsp;(0x0u &lt;&lt; 4)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SPI_CSR[4]) 8_bits for transfer <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab02437662c1d559ea485ac7d39e88dba"></a><!-- doxytag: member="SAM3S_SPI::SPI_CSR_BITS_9_BIT" ref="gab02437662c1d559ea485ac7d39e88dba" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___s_p_i.html#gab02437662c1d559ea485ac7d39e88dba">SPI_CSR_BITS_9_BIT</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 4)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SPI_CSR[4]) 9_bits for transfer <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga6fc81b52de5354cd3b92615ad1b55496"></a><!-- doxytag: member="SAM3S_SPI::SPI_CSR_BITS_10_BIT" ref="ga6fc81b52de5354cd3b92615ad1b55496" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___s_p_i.html#ga6fc81b52de5354cd3b92615ad1b55496">SPI_CSR_BITS_10_BIT</a>&nbsp;&nbsp;&nbsp;(0x2u &lt;&lt; 4)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SPI_CSR[4]) 8_bits for transfer <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga0cb17f459512707bd7d1dd718a3abe6e"></a><!-- doxytag: member="SAM3S_SPI::SPI_CSR_BITS_11_BIT" ref="ga0cb17f459512707bd7d1dd718a3abe6e" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___s_p_i.html#ga0cb17f459512707bd7d1dd718a3abe6e">SPI_CSR_BITS_11_BIT</a>&nbsp;&nbsp;&nbsp;(0x3u &lt;&lt; 4)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SPI_CSR[4]) 8_bits for transfer <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga4d7b32df6f855f2dddf62b27a61c167f"></a><!-- doxytag: member="SAM3S_SPI::SPI_CSR_BITS_12_BIT" ref="ga4d7b32df6f855f2dddf62b27a61c167f" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___s_p_i.html#ga4d7b32df6f855f2dddf62b27a61c167f">SPI_CSR_BITS_12_BIT</a>&nbsp;&nbsp;&nbsp;(0x4u &lt;&lt; 4)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SPI_CSR[4]) 8_bits for transfer <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga73c6f8ce576ea59ae84a0745bde2fcf9"></a><!-- doxytag: member="SAM3S_SPI::SPI_CSR_BITS_13_BIT" ref="ga73c6f8ce576ea59ae84a0745bde2fcf9" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___s_p_i.html#ga73c6f8ce576ea59ae84a0745bde2fcf9">SPI_CSR_BITS_13_BIT</a>&nbsp;&nbsp;&nbsp;(0x5u &lt;&lt; 4)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SPI_CSR[4]) 8_bits for transfer <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga9f50944da65963d4e710e798eb1b4ffb"></a><!-- doxytag: member="SAM3S_SPI::SPI_CSR_BITS_14_BIT" ref="ga9f50944da65963d4e710e798eb1b4ffb" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___s_p_i.html#ga9f50944da65963d4e710e798eb1b4ffb">SPI_CSR_BITS_14_BIT</a>&nbsp;&nbsp;&nbsp;(0x6u &lt;&lt; 4)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SPI_CSR[4]) 8_bits for transfer <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga421d68bc73d5065443e29cdd9f3fc2d8"></a><!-- doxytag: member="SAM3S_SPI::SPI_CSR_BITS_15_BIT" ref="ga421d68bc73d5065443e29cdd9f3fc2d8" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___s_p_i.html#ga421d68bc73d5065443e29cdd9f3fc2d8">SPI_CSR_BITS_15_BIT</a>&nbsp;&nbsp;&nbsp;(0x7u &lt;&lt; 4)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SPI_CSR[4]) 8_bits for transfer <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga04ecfd6c12d345ef631c6e8cfc29df6c"></a><!-- doxytag: member="SAM3S_SPI::SPI_CSR_BITS_16_BIT" ref="ga04ecfd6c12d345ef631c6e8cfc29df6c" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___s_p_i.html#ga04ecfd6c12d345ef631c6e8cfc29df6c">SPI_CSR_BITS_16_BIT</a>&nbsp;&nbsp;&nbsp;(0x8u &lt;&lt; 4)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SPI_CSR[4]) 8_bits for transfer <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gae6ae17c888b48816bf0e11a161d8ac71"></a><!-- doxytag: member="SAM3S_SPI::SPI_CSR_SCBR_Pos" ref="gae6ae17c888b48816bf0e11a161d8ac71" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>SPI_CSR_SCBR_Pos</b>&nbsp;&nbsp;&nbsp;8</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga2f43c4d328adbac6ce40e5cfbf489c3d"></a><!-- doxytag: member="SAM3S_SPI::SPI_CSR_SCBR_Msk" ref="ga2f43c4d328adbac6ce40e5cfbf489c3d" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___s_p_i.html#ga2f43c4d328adbac6ce40e5cfbf489c3d">SPI_CSR_SCBR_Msk</a>&nbsp;&nbsp;&nbsp;(0xffu &lt;&lt; SPI_CSR_SCBR_Pos)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SPI_CSR[4]) Serial Clock Baud Rate <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga79a3b403edc0716791844ff68b28f345"></a><!-- doxytag: member="SAM3S_SPI::SPI_CSR_SCBR" ref="ga79a3b403edc0716791844ff68b28f345" args="(value)" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>SPI_CSR_SCBR</b>(value)&nbsp;&nbsp;&nbsp;((SPI_CSR_SCBR_Msk &amp; ((value) &lt;&lt; SPI_CSR_SCBR_Pos)))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga6e819d6b871a3792ec34ccb65bc0d408"></a><!-- doxytag: member="SAM3S_SPI::SPI_CSR_DLYBS_Pos" ref="ga6e819d6b871a3792ec34ccb65bc0d408" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>SPI_CSR_DLYBS_Pos</b>&nbsp;&nbsp;&nbsp;16</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaa09d39f94f35fb03298dc0fd811d86b5"></a><!-- doxytag: member="SAM3S_SPI::SPI_CSR_DLYBS_Msk" ref="gaa09d39f94f35fb03298dc0fd811d86b5" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___s_p_i.html#gaa09d39f94f35fb03298dc0fd811d86b5">SPI_CSR_DLYBS_Msk</a>&nbsp;&nbsp;&nbsp;(0xffu &lt;&lt; SPI_CSR_DLYBS_Pos)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SPI_CSR[4]) Delay Before SPCK <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga3941994b67e6d6f31e1bf2c5be54a20a"></a><!-- doxytag: member="SAM3S_SPI::SPI_CSR_DLYBS" ref="ga3941994b67e6d6f31e1bf2c5be54a20a" args="(value)" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>SPI_CSR_DLYBS</b>(value)&nbsp;&nbsp;&nbsp;((SPI_CSR_DLYBS_Msk &amp; ((value) &lt;&lt; SPI_CSR_DLYBS_Pos)))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gae954fb84cf6a98ba767786c6bf99b8ea"></a><!-- doxytag: member="SAM3S_SPI::SPI_CSR_DLYBCT_Pos" ref="gae954fb84cf6a98ba767786c6bf99b8ea" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>SPI_CSR_DLYBCT_Pos</b>&nbsp;&nbsp;&nbsp;24</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gacfa9a89f587873cca6797fb1a3a1f76d"></a><!-- doxytag: member="SAM3S_SPI::SPI_CSR_DLYBCT_Msk" ref="gacfa9a89f587873cca6797fb1a3a1f76d" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___s_p_i.html#gacfa9a89f587873cca6797fb1a3a1f76d">SPI_CSR_DLYBCT_Msk</a>&nbsp;&nbsp;&nbsp;(0xffu &lt;&lt; SPI_CSR_DLYBCT_Pos)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SPI_CSR[4]) Delay Between Consecutive Transfers <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga83472baced06540c97a84138c4e0921c"></a><!-- doxytag: member="SAM3S_SPI::SPI_CSR_DLYBCT" ref="ga83472baced06540c97a84138c4e0921c" args="(value)" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>SPI_CSR_DLYBCT</b>(value)&nbsp;&nbsp;&nbsp;((SPI_CSR_DLYBCT_Msk &amp; ((value) &lt;&lt; SPI_CSR_DLYBCT_Pos)))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf3aa09958193ef1e8e4dd06fd39587ef"></a><!-- doxytag: member="SAM3S_SPI::SPI_WPMR_SPIWPEN" ref="gaf3aa09958193ef1e8e4dd06fd39587ef" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___s_p_i.html#gaf3aa09958193ef1e8e4dd06fd39587ef">SPI_WPMR_SPIWPEN</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 0)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SPI_WPMR) SPI Write Protection Enable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga815c6aabc14ccc7ad501f294cd4e5130"></a><!-- doxytag: member="SAM3S_SPI::SPI_WPMR_SPIWPKEY_Pos" ref="ga815c6aabc14ccc7ad501f294cd4e5130" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>SPI_WPMR_SPIWPKEY_Pos</b>&nbsp;&nbsp;&nbsp;8</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad17619f462365cd5ad38e4111cc12045"></a><!-- doxytag: member="SAM3S_SPI::SPI_WPMR_SPIWPKEY_Msk" ref="gad17619f462365cd5ad38e4111cc12045" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___s_p_i.html#gad17619f462365cd5ad38e4111cc12045">SPI_WPMR_SPIWPKEY_Msk</a>&nbsp;&nbsp;&nbsp;(0xffffffu &lt;&lt; SPI_WPMR_SPIWPKEY_Pos)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SPI_WPMR) SPI Write Protection Key Password <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf81d451f0c42758714eab8b37a94bcf9"></a><!-- doxytag: member="SAM3S_SPI::SPI_WPMR_SPIWPKEY" ref="gaf81d451f0c42758714eab8b37a94bcf9" args="(value)" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>SPI_WPMR_SPIWPKEY</b>(value)&nbsp;&nbsp;&nbsp;((SPI_WPMR_SPIWPKEY_Msk &amp; ((value) &lt;&lt; SPI_WPMR_SPIWPKEY_Pos)))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga3b42ec38d4de9d903ad0655ad7fd78bf"></a><!-- doxytag: member="SAM3S_SPI::SPI_WPSR_SPIWPVS_Pos" ref="ga3b42ec38d4de9d903ad0655ad7fd78bf" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>SPI_WPSR_SPIWPVS_Pos</b>&nbsp;&nbsp;&nbsp;0</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaa1786f521683257117bdb22f8c836673"></a><!-- doxytag: member="SAM3S_SPI::SPI_WPSR_SPIWPVS_Msk" ref="gaa1786f521683257117bdb22f8c836673" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___s_p_i.html#gaa1786f521683257117bdb22f8c836673">SPI_WPSR_SPIWPVS_Msk</a>&nbsp;&nbsp;&nbsp;(0x7u &lt;&lt; SPI_WPSR_SPIWPVS_Pos)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SPI_WPSR) SPI Write Protection Violation Status <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga8d7af15392267983b57f71e2cdedec17"></a><!-- doxytag: member="SAM3S_SPI::SPI_WPSR_SPIWPVSRC_Pos" ref="ga8d7af15392267983b57f71e2cdedec17" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>SPI_WPSR_SPIWPVSRC_Pos</b>&nbsp;&nbsp;&nbsp;8</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga2a4c65a3706f0b525f53fb833d5e3d1b"></a><!-- doxytag: member="SAM3S_SPI::SPI_WPSR_SPIWPVSRC_Msk" ref="ga2a4c65a3706f0b525f53fb833d5e3d1b" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___s_p_i.html#ga2a4c65a3706f0b525f53fb833d5e3d1b">SPI_WPSR_SPIWPVSRC_Msk</a>&nbsp;&nbsp;&nbsp;(0xffu &lt;&lt; SPI_WPSR_SPIWPVSRC_Pos)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SPI_WPSR) SPI Write Protection Violation Source <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga0417d1b3c85cad94dbcd1d0124418750"></a><!-- doxytag: member="SAM3S_SPI::SPI_RPR_RXPTR_Pos" ref="ga0417d1b3c85cad94dbcd1d0124418750" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>SPI_RPR_RXPTR_Pos</b>&nbsp;&nbsp;&nbsp;0</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga898c9e97c619104423090925b1914b94"></a><!-- doxytag: member="SAM3S_SPI::SPI_RPR_RXPTR_Msk" ref="ga898c9e97c619104423090925b1914b94" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___s_p_i.html#ga898c9e97c619104423090925b1914b94">SPI_RPR_RXPTR_Msk</a>&nbsp;&nbsp;&nbsp;(0xffffffffu &lt;&lt; SPI_RPR_RXPTR_Pos)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SPI_RPR) Receive Pointer Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga97db03dfac83755cf20c2bf3c2aa4a28"></a><!-- doxytag: member="SAM3S_SPI::SPI_RPR_RXPTR" ref="ga97db03dfac83755cf20c2bf3c2aa4a28" args="(value)" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>SPI_RPR_RXPTR</b>(value)&nbsp;&nbsp;&nbsp;((SPI_RPR_RXPTR_Msk &amp; ((value) &lt;&lt; SPI_RPR_RXPTR_Pos)))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga9a16c801473e03d0069eef61bfacdeb4"></a><!-- doxytag: member="SAM3S_SPI::SPI_RCR_RXCTR_Pos" ref="ga9a16c801473e03d0069eef61bfacdeb4" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>SPI_RCR_RXCTR_Pos</b>&nbsp;&nbsp;&nbsp;0</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga03e600a313aaa011d47c654629ca1cd5"></a><!-- doxytag: member="SAM3S_SPI::SPI_RCR_RXCTR_Msk" ref="ga03e600a313aaa011d47c654629ca1cd5" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___s_p_i.html#ga03e600a313aaa011d47c654629ca1cd5">SPI_RCR_RXCTR_Msk</a>&nbsp;&nbsp;&nbsp;(0xffffu &lt;&lt; SPI_RCR_RXCTR_Pos)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SPI_RCR) Receive Counter Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga0521de2d21e13c24fc163d02395d5041"></a><!-- doxytag: member="SAM3S_SPI::SPI_RCR_RXCTR" ref="ga0521de2d21e13c24fc163d02395d5041" args="(value)" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>SPI_RCR_RXCTR</b>(value)&nbsp;&nbsp;&nbsp;((SPI_RCR_RXCTR_Msk &amp; ((value) &lt;&lt; SPI_RCR_RXCTR_Pos)))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga87f18d0a32e886e21819df80ec6f7c30"></a><!-- doxytag: member="SAM3S_SPI::SPI_TPR_TXPTR_Pos" ref="ga87f18d0a32e886e21819df80ec6f7c30" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>SPI_TPR_TXPTR_Pos</b>&nbsp;&nbsp;&nbsp;0</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga4363ad22abbafb00d68dc1f29bf5356c"></a><!-- doxytag: member="SAM3S_SPI::SPI_TPR_TXPTR_Msk" ref="ga4363ad22abbafb00d68dc1f29bf5356c" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___s_p_i.html#ga4363ad22abbafb00d68dc1f29bf5356c">SPI_TPR_TXPTR_Msk</a>&nbsp;&nbsp;&nbsp;(0xffffffffu &lt;&lt; SPI_TPR_TXPTR_Pos)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SPI_TPR) Transmit Counter Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga299c34344f9ffd16fe8b8322aeaf7067"></a><!-- doxytag: member="SAM3S_SPI::SPI_TPR_TXPTR" ref="ga299c34344f9ffd16fe8b8322aeaf7067" args="(value)" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>SPI_TPR_TXPTR</b>(value)&nbsp;&nbsp;&nbsp;((SPI_TPR_TXPTR_Msk &amp; ((value) &lt;&lt; SPI_TPR_TXPTR_Pos)))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga246fcaa1ece7a7bf30c6c97a49032284"></a><!-- doxytag: member="SAM3S_SPI::SPI_TCR_TXCTR_Pos" ref="ga246fcaa1ece7a7bf30c6c97a49032284" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>SPI_TCR_TXCTR_Pos</b>&nbsp;&nbsp;&nbsp;0</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gac33fbab0069d07ea5afebffee150877d"></a><!-- doxytag: member="SAM3S_SPI::SPI_TCR_TXCTR_Msk" ref="gac33fbab0069d07ea5afebffee150877d" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___s_p_i.html#gac33fbab0069d07ea5afebffee150877d">SPI_TCR_TXCTR_Msk</a>&nbsp;&nbsp;&nbsp;(0xffffu &lt;&lt; SPI_TCR_TXCTR_Pos)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SPI_TCR) Transmit Counter Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga9dfb89e26d5c35d10118ee4963a5089e"></a><!-- doxytag: member="SAM3S_SPI::SPI_TCR_TXCTR" ref="ga9dfb89e26d5c35d10118ee4963a5089e" args="(value)" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>SPI_TCR_TXCTR</b>(value)&nbsp;&nbsp;&nbsp;((SPI_TCR_TXCTR_Msk &amp; ((value) &lt;&lt; SPI_TCR_TXCTR_Pos)))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga1ab2a3d4d51045176e2ef6491940a604"></a><!-- doxytag: member="SAM3S_SPI::SPI_RNPR_RXNPTR_Pos" ref="ga1ab2a3d4d51045176e2ef6491940a604" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>SPI_RNPR_RXNPTR_Pos</b>&nbsp;&nbsp;&nbsp;0</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gafaccffe583eccb9da751183ae3de486c"></a><!-- doxytag: member="SAM3S_SPI::SPI_RNPR_RXNPTR_Msk" ref="gafaccffe583eccb9da751183ae3de486c" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___s_p_i.html#gafaccffe583eccb9da751183ae3de486c">SPI_RNPR_RXNPTR_Msk</a>&nbsp;&nbsp;&nbsp;(0xffffffffu &lt;&lt; SPI_RNPR_RXNPTR_Pos)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SPI_RNPR) Receive Next Pointer <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga6bb08000d1ecdc4334f6e46eb727fb8d"></a><!-- doxytag: member="SAM3S_SPI::SPI_RNPR_RXNPTR" ref="ga6bb08000d1ecdc4334f6e46eb727fb8d" args="(value)" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>SPI_RNPR_RXNPTR</b>(value)&nbsp;&nbsp;&nbsp;((SPI_RNPR_RXNPTR_Msk &amp; ((value) &lt;&lt; SPI_RNPR_RXNPTR_Pos)))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga6445b2e94b96e6b1c763b480d3147605"></a><!-- doxytag: member="SAM3S_SPI::SPI_RNCR_RXNCTR_Pos" ref="ga6445b2e94b96e6b1c763b480d3147605" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>SPI_RNCR_RXNCTR_Pos</b>&nbsp;&nbsp;&nbsp;0</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaa4a85411b6f19c2b496cb47d176a56ae"></a><!-- doxytag: member="SAM3S_SPI::SPI_RNCR_RXNCTR_Msk" ref="gaa4a85411b6f19c2b496cb47d176a56ae" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___s_p_i.html#gaa4a85411b6f19c2b496cb47d176a56ae">SPI_RNCR_RXNCTR_Msk</a>&nbsp;&nbsp;&nbsp;(0xffffu &lt;&lt; SPI_RNCR_RXNCTR_Pos)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SPI_RNCR) Receive Next Counter <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gafe7fcdfef510dd08e253dab8eb7357dc"></a><!-- doxytag: member="SAM3S_SPI::SPI_RNCR_RXNCTR" ref="gafe7fcdfef510dd08e253dab8eb7357dc" args="(value)" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>SPI_RNCR_RXNCTR</b>(value)&nbsp;&nbsp;&nbsp;((SPI_RNCR_RXNCTR_Msk &amp; ((value) &lt;&lt; SPI_RNCR_RXNCTR_Pos)))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gabaa8eb0e615b53a8ba5b734bf30cf68b"></a><!-- doxytag: member="SAM3S_SPI::SPI_TNPR_TXNPTR_Pos" ref="gabaa8eb0e615b53a8ba5b734bf30cf68b" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>SPI_TNPR_TXNPTR_Pos</b>&nbsp;&nbsp;&nbsp;0</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga77164dcb0a8acfdd2bd442cb819cae4a"></a><!-- doxytag: member="SAM3S_SPI::SPI_TNPR_TXNPTR_Msk" ref="ga77164dcb0a8acfdd2bd442cb819cae4a" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___s_p_i.html#ga77164dcb0a8acfdd2bd442cb819cae4a">SPI_TNPR_TXNPTR_Msk</a>&nbsp;&nbsp;&nbsp;(0xffffffffu &lt;&lt; SPI_TNPR_TXNPTR_Pos)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SPI_TNPR) Transmit Next Pointer <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga8b5dcc748b16cccdb113796de4ca2a89"></a><!-- doxytag: member="SAM3S_SPI::SPI_TNPR_TXNPTR" ref="ga8b5dcc748b16cccdb113796de4ca2a89" args="(value)" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>SPI_TNPR_TXNPTR</b>(value)&nbsp;&nbsp;&nbsp;((SPI_TNPR_TXNPTR_Msk &amp; ((value) &lt;&lt; SPI_TNPR_TXNPTR_Pos)))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga496078710cca8cf4f80994e706487498"></a><!-- doxytag: member="SAM3S_SPI::SPI_TNCR_TXNCTR_Pos" ref="ga496078710cca8cf4f80994e706487498" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>SPI_TNCR_TXNCTR_Pos</b>&nbsp;&nbsp;&nbsp;0</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga1ea9c5b95a991f758fb6e521b3e0f500"></a><!-- doxytag: member="SAM3S_SPI::SPI_TNCR_TXNCTR_Msk" ref="ga1ea9c5b95a991f758fb6e521b3e0f500" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___s_p_i.html#ga1ea9c5b95a991f758fb6e521b3e0f500">SPI_TNCR_TXNCTR_Msk</a>&nbsp;&nbsp;&nbsp;(0xffffu &lt;&lt; SPI_TNCR_TXNCTR_Pos)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SPI_TNCR) Transmit Counter Next <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga0ecb10603772886526d0fefe3679d198"></a><!-- doxytag: member="SAM3S_SPI::SPI_TNCR_TXNCTR" ref="ga0ecb10603772886526d0fefe3679d198" args="(value)" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>SPI_TNCR_TXNCTR</b>(value)&nbsp;&nbsp;&nbsp;((SPI_TNCR_TXNCTR_Msk &amp; ((value) &lt;&lt; SPI_TNCR_TXNCTR_Pos)))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gac528edf357192406a29d82afc63ef33d"></a><!-- doxytag: member="SAM3S_SPI::SPI_PTCR_RXTEN" ref="gac528edf357192406a29d82afc63ef33d" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___s_p_i.html#gac528edf357192406a29d82afc63ef33d">SPI_PTCR_RXTEN</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 0)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SPI_PTCR) Receiver <a class="el" href="struct_transfer.html">Transfer</a> Enable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga3c49c6e872b364063588461fd4b8088c"></a><!-- doxytag: member="SAM3S_SPI::SPI_PTCR_RXTDIS" ref="ga3c49c6e872b364063588461fd4b8088c" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___s_p_i.html#ga3c49c6e872b364063588461fd4b8088c">SPI_PTCR_RXTDIS</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 1)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SPI_PTCR) Receiver <a class="el" href="struct_transfer.html">Transfer</a> Disable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf43bb8fed9bb3efc150c1751be2fbcc6"></a><!-- doxytag: member="SAM3S_SPI::SPI_PTCR_TXTEN" ref="gaf43bb8fed9bb3efc150c1751be2fbcc6" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___s_p_i.html#gaf43bb8fed9bb3efc150c1751be2fbcc6">SPI_PTCR_TXTEN</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 8)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SPI_PTCR) Transmitter <a class="el" href="struct_transfer.html">Transfer</a> Enable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga36feff24b5dc059f611157f525fe6bb2"></a><!-- doxytag: member="SAM3S_SPI::SPI_PTCR_TXTDIS" ref="ga36feff24b5dc059f611157f525fe6bb2" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___s_p_i.html#ga36feff24b5dc059f611157f525fe6bb2">SPI_PTCR_TXTDIS</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 9)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SPI_PTCR) Transmitter <a class="el" href="struct_transfer.html">Transfer</a> Disable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaeb03212dff9be998fe52c265683fa99c"></a><!-- doxytag: member="SAM3S_SPI::SPI_PTSR_RXTEN" ref="gaeb03212dff9be998fe52c265683fa99c" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___s_p_i.html#gaeb03212dff9be998fe52c265683fa99c">SPI_PTSR_RXTEN</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 0)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SPI_PTSR) Receiver <a class="el" href="struct_transfer.html">Transfer</a> Enable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga207b7f62b571c5d0cd6656a1d870a31b"></a><!-- doxytag: member="SAM3S_SPI::SPI_PTSR_TXTEN" ref="ga207b7f62b571c5d0cd6656a1d870a31b" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_a_m3_s___s_p_i.html#ga207b7f62b571c5d0cd6656a1d870a31b">SPI_PTSR_TXTEN</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 8)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(SPI_PTSR) Transmitter <a class="el" href="struct_transfer.html">Transfer</a> Enable <br/></td></tr>
</table>
<hr/><a name="_details"></a><h2>Detailed Description</h2>
<p>SOFTWARE API DEFINITION FOR Serial Peripheral Interface </p>
</div>
<!--- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&nbsp;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&nbsp;</span>Data Structures</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&nbsp;</span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&nbsp;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&nbsp;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(5)"><span class="SelectionMark">&nbsp;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(6)"><span class="SelectionMark">&nbsp;</span>Enumerations</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(7)"><span class="SelectionMark">&nbsp;</span>Enumerator</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(8)"><span class="SelectionMark">&nbsp;</span>Defines</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<hr class="footer"/><address class="footer"><small>Generated by&nbsp;
<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.7.1 </small></address>
</body>
</html>
