# RISCV CPU

## Version 0.1 â€“ Simple 5 Stage Pipelined CPU

- Supports RV32I instructions only (no system instructions)
- Fully pipelined 5 stage design: Fetch, Decode, Execute, Memory, Writeback

### TODO / Future Enhancements
0. Simulations, Testing, DOCs
1. Implement branch prediction
2. Design and integrate instruction data caches
3. Add superscalar execution support
4. Support hyperthreading
5. Add system instruction support
6. Enable multicore support
7. Extend to RV64I instructions
8. More Extensions
9. Out-of-order Design
