<html>
    <head>
        <style>
      body { font-family:arial; font-size:10pt; text-align:left; }
      h1, h2 {
          padding-top: 30px;
      }
      h3 {
          padding-top: 20px;
      }
      h4, h5, h6 {
          padding-top: 10px;
          font-size:12pt;
      }
      table {
          font-family:arial; font-size:10pt; text-align:left;
          border-color:#B0B0B0;
          border-style:solid;
          border-width:1px;
          border-collapse:collapse;
      }
      table th, table td {
          font-family:arial; font-size:10pt; text-align:left;
          border-color:#B0B0B0;
          border-style:solid;
          border-width:1px;
          padding: 4px;
      }
     </style>
    </head>
    <body>
        <h1 align="center">Timing Multi Corner Report Max Delay Analysis
</h1>
        <p>SmartTime Version 2024.1.0.3</p>
        <p>Microchip Technology Inc. - Microchip Libero Software Release v2024.1 (Version 2024.1.0.3)</p>
        <p>Date: Thu Jul 25 14:27:04 2024
</p>
        <table cellpadding="4">
            <tr/>
            <tr>
                <td>Design</td>
                <td>OLED_interface_synth</td>
            </tr>
            <tr>
                <td>Family</td>
                <td>PolarFireSoC</td>
            </tr>
            <tr>
                <td>Die</td>
                <td>MPFS095T</td>
            </tr>
            <tr>
                <td>Package</td>
                <td>FCSG325</td>
            </tr>
            <tr>
                <td>Temperature Range</td>
                <td>0 - 100 C</td>
            </tr>
            <tr>
                <td>Voltage Range</td>
                <td>0.97 - 1.03 V</td>
            </tr>
            <tr>
                <td>Speed Grade</td>
                <td>-1</td>
            </tr>
            <tr>
                <td>Design State</td>
                <td>Post-Layout</td>
            </tr>
            <tr>
                <td>Data source</td>
                <td>Production</td>
            </tr>
            <tr>
                <td>Multi Corner Report Operating Conditions</td>
                <td>slow_lv_lt,fast_hv_lt,slow_lv_ht</td>
            </tr>
        </table>
        <p/>
        <h2>Summary</h2>
        <table cellpadding="4">
            <tr>
                <th>Clock Domain</th>
                <th>Required Period (ns)</th>
                <th>Required Frequency (MHz)</th>
                <th>Worst Slack (ns)</th>
                <th>Operating Conditions</th>
            </tr>
            <tr>
                <td>CLK100MHZ</td>
                <td>10.000</td>
                <td>100.000</td>
                <td>8.403</td>
                <td>slow_lv_ht</td>
            </tr>
            <tr>
                <td>g_OLED_interface/SCLK_clock_divider/o_CLK_DIV:Q</td>
                <td>N/A</td>
                <td>N/A</td>
                <td/>
                <td/>
            </tr>
        </table>
        <p/>
        <table cellpadding="4">
            <tr>
                <th/>
                <th>Worst Slack (ns)</th>
                <th>Operating Conditions</th>
            </tr>
            <tr>
                <td>Input to Output</td>
                <td/>
                <td/>
            </tr>
        </table>
        <h2>Clock Domain CLK100MHZ</h2>
        <p/>
        <h3>SET Register to Register</h3>
        <table cellpadding="4">
            <tr>
                <th/>
                <th>From</th>
                <th>To</th>
                <th>Delay (ns)</th>
                <th>Slack (ns)</th>
                <th>Arrival (ns)</th>
                <th>Required (ns)</th>
                <th>Setup (ns)</th>
                <th>Minimum Period (ns)</th>
                <th>Operating Conditions</th>
            </tr>
            <tr>
                <td>Path 1</td>
                <td>g_OLED_interface/SCLK_clock_divider/s_ms_reg[13]:CLK</td>
                <td>g_OLED_interface/SCLK_clock_divider/s_ms_reg[28]:D</td>
                <td>1.492</td>
                <td>8.403</td>
                <td>4.243</td>
                <td>12.646</td>
                <td>0.000</td>
                <td>1.597</td>
                <td>slow_lv_ht</td>
            </tr>
            <tr>
                <td>Path 2</td>
                <td>g_OLED_interface/SCLK_clock_divider/s_ms_reg[1]:CLK</td>
                <td>g_OLED_interface/SCLK_clock_divider/s_ms_reg[28]:D</td>
                <td>1.491</td>
                <td>8.404</td>
                <td>4.242</td>
                <td>12.646</td>
                <td>0.000</td>
                <td>1.596</td>
                <td>slow_lv_ht</td>
            </tr>
            <tr>
                <td>Path 3</td>
                <td>g_OLED_interface/SCLK_clock_divider/s_ms_reg[17]:CLK</td>
                <td>g_OLED_interface/SCLK_clock_divider/o_CLK_DIV:EN</td>
                <td>1.297</td>
                <td>8.455</td>
                <td>3.843</td>
                <td>12.298</td>
                <td>0.127</td>
                <td>1.545</td>
                <td>slow_lv_lt</td>
            </tr>
            <tr>
                <td>Path 4</td>
                <td>g_OLED_interface/SCLK_clock_divider/s_ms_reg[13]:CLK</td>
                <td>g_OLED_interface/SCLK_clock_divider/s_ms_reg[24]:D</td>
                <td>1.407</td>
                <td>8.488</td>
                <td>4.158</td>
                <td>12.646</td>
                <td>0.000</td>
                <td>1.512</td>
                <td>slow_lv_ht</td>
            </tr>
            <tr>
                <td>Path 5</td>
                <td>g_OLED_interface/SCLK_clock_divider/s_ms_reg[15]:CLK</td>
                <td>g_OLED_interface/SCLK_clock_divider/o_CLK_DIV:EN</td>
                <td>1.256</td>
                <td>8.489</td>
                <td>4.021</td>
                <td>12.510</td>
                <td>0.128</td>
                <td>1.511</td>
                <td>slow_lv_ht</td>
            </tr>
        </table>
        <p/>
        <h4>Expanded Path 1</h4>
        <table cellpadding="4">
            <tr>
                <th>Pin Name</th>
                <th>Type</th>
                <th>Net Name</th>
                <th>Cell Name</th>
                <th>Op</th>
                <th>Delay (ns)</th>
                <th>Total (ns)</th>
                <th>Fanout</th>
                <th>Edge</th>
            </tr>
            <tr>
                <td>From: g_OLED_interface/SCLK_clock_divider/s_ms_reg[13]:CLK</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>To: g_OLED_interface/SCLK_clock_divider/s_ms_reg[28]:D</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data required time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>12.646</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td>-</td>
                <td/>
                <td>4.243</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>slack</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>8.403</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data arrival time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>CLK100MHZ</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>CLK100MHZ</td>
                <td>Clock source</td>
                <td/>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>CLK100MHZ_ibuf/U_IOPAD:PAD</td>
                <td>net</td>
                <td>CLK100MHZ</td>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>CLK100MHZ_ibuf/U_IOPAD:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:IOPAD_IN</td>
                <td>+</td>
                <td>0.609</td>
                <td>0.609</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>I_2/U0_IOBA:A</td>
                <td>net</td>
                <td>CLK100MHZ_ibuf/YIN</td>
                <td/>
                <td>+</td>
                <td>0.290</td>
                <td>0.899</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>I_2/U0_IOBA:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:ICB_CLKINT</td>
                <td>+</td>
                <td>0.141</td>
                <td>1.040</td>
                <td>2</td>
                <td>r</td>
            </tr>
            <tr>
                <td>I_2:A</td>
                <td>net</td>
                <td>CLK100MHZ_ibuf_Z</td>
                <td/>
                <td>+</td>
                <td>0.609</td>
                <td>1.649</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>I_2:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:GB</td>
                <td>+</td>
                <td>0.171</td>
                <td>1.820</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>I_2/U0_RGB1:A</td>
                <td>net</td>
                <td>I_2/U0_Y</td>
                <td/>
                <td>+</td>
                <td>0.393</td>
                <td>2.213</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>I_2/U0_RGB1:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:RGB</td>
                <td>+</td>
                <td>0.058</td>
                <td>2.271</td>
                <td>14</td>
                <td>f</td>
            </tr>
            <tr>
                <td>g_OLED_interface/SCLK_clock_divider/s_ms_reg[13]:CLK</td>
                <td>net</td>
                <td>NN_1</td>
                <td/>
                <td>+</td>
                <td>0.480</td>
                <td>2.751</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>g_OLED_interface/SCLK_clock_divider/s_ms_reg[13]:Q</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:SLE</td>
                <td>+</td>
                <td>0.190</td>
                <td>2.941</td>
                <td>2</td>
                <td>f</td>
            </tr>
            <tr>
                <td>g_OLED_interface/SCLK_clock_divider/un11_s_ms_next_cry_13:B</td>
                <td>net</td>
                <td>g_OLED_interface/SCLK_clock_divider/s_ms_reg_Z[13]</td>
                <td/>
                <td>+</td>
                <td>0.380</td>
                <td>3.321</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>g_OLED_interface/SCLK_clock_divider/un11_s_ms_next_cry_13:P</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:ARI1_CC</td>
                <td>+</td>
                <td>0.085</td>
                <td>3.406</td>
                <td>1</td>
                <td>f</td>
            </tr>
            <tr>
                <td>g_OLED_interface/SCLK_clock_divider/un11_s_ms_next_s_1_106_CC_1:P[1]</td>
                <td>net</td>
                <td>NET_CC_CONFIG52</td>
                <td/>
                <td>+</td>
                <td>0.016</td>
                <td>3.422</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>g_OLED_interface/SCLK_clock_divider/un11_s_ms_next_s_1_106_CC_1:CO</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CC_CONFIG</td>
                <td>+</td>
                <td>0.381</td>
                <td>3.803</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>g_OLED_interface/SCLK_clock_divider/un11_s_ms_next_s_1_106_CC_2:CI</td>
                <td>net</td>
                <td>CI_TO_CO0</td>
                <td/>
                <td>+</td>
                <td>0.008</td>
                <td>3.811</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>g_OLED_interface/SCLK_clock_divider/un11_s_ms_next_s_1_106_CC_2:CC[4]</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CC_CONFIG</td>
                <td>+</td>
                <td>0.133</td>
                <td>3.944</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>g_OLED_interface/SCLK_clock_divider/un11_s_ms_next_cry_28:CC</td>
                <td>net</td>
                <td>NET_CC_CONFIG115</td>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>3.944</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>g_OLED_interface/SCLK_clock_divider/un11_s_ms_next_cry_28:S</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:ARI1_CC</td>
                <td>+</td>
                <td>0.063</td>
                <td>4.007</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>g_OLED_interface/SCLK_clock_divider/s_ms_reg[28]:D</td>
                <td>net</td>
                <td>g_OLED_interface/SCLK_clock_divider/un11_s_ms_next_cry_28_S</td>
                <td/>
                <td>+</td>
                <td>0.236</td>
                <td>4.243</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>4.243</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data required time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>CLK100MHZ</td>
                <td>Clock Constraint</td>
                <td/>
                <td/>
                <td/>
                <td>10.000</td>
                <td>10.000</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>CLK100MHZ</td>
                <td>Clock source</td>
                <td/>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>10.000</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>CLK100MHZ_ibuf/U_IOPAD:PAD</td>
                <td>net</td>
                <td>CLK100MHZ</td>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>10.000</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>CLK100MHZ_ibuf/U_IOPAD:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:IOPAD_IN</td>
                <td>+</td>
                <td>0.528</td>
                <td>10.528</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>I_2/U0_IOBA:A</td>
                <td>net</td>
                <td>CLK100MHZ_ibuf/YIN</td>
                <td/>
                <td>+</td>
                <td>0.264</td>
                <td>10.792</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>I_2/U0_IOBA:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:ICB_CLKINT</td>
                <td>+</td>
                <td>0.122</td>
                <td>10.914</td>
                <td>2</td>
                <td>r</td>
            </tr>
            <tr>
                <td>I_2/U0_GB0:A</td>
                <td>net</td>
                <td>CLK100MHZ_ibuf_Z</td>
                <td/>
                <td>+</td>
                <td>0.553</td>
                <td>11.467</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>I_2/U0_GB0:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:GB</td>
                <td>+</td>
                <td>0.156</td>
                <td>11.623</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>I_2/U0_RGB1_RGB0:A</td>
                <td>net</td>
                <td>I_2/U0_gbs_1</td>
                <td/>
                <td>+</td>
                <td>0.357</td>
                <td>11.980</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>I_2/U0_RGB1_RGB0:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:RGB</td>
                <td>+</td>
                <td>0.052</td>
                <td>12.032</td>
                <td>19</td>
                <td>f</td>
            </tr>
            <tr>
                <td>g_OLED_interface/SCLK_clock_divider/s_ms_reg[28]:CLK</td>
                <td>net</td>
                <td>I_2/U0_RGB1_RGB0_rgb_net_1</td>
                <td/>
                <td>+</td>
                <td>0.432</td>
                <td>12.464</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>clock reconvergence pessimism</td>
                <td/>
                <td/>
                <td/>
                <td>+</td>
                <td>0.182</td>
                <td>12.646</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>g_OLED_interface/SCLK_clock_divider/s_ms_reg[28]:D</td>
                <td>Library setup time</td>
                <td/>
                <td>ADLIB:SLE</td>
                <td>-</td>
                <td>0.000</td>
                <td>12.646</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data required time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>12.646</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Operating Conditions</td>
                <td>slow_lv_ht</td>
            </tr>
        </table>
        <h3>SET External Setup</h3>
        <p>No Path</p>
        <h3>SET Clock to Output</h3>
        <table cellpadding="4">
            <tr>
                <th/>
                <th>From</th>
                <th>To</th>
                <th>Delay (ns)</th>
                <th>Slack (ns)</th>
                <th>Arrival (ns)</th>
                <th>Required (ns)</th>
                <th>Clock to Out (ns)</th>
                <th>Operating Conditions</th>
            </tr>
            <tr>
                <td>Path 1</td>
                <td>g_OLED_interface/SCLK_clock_divider/o_CLK_DIV:CLK</td>
                <td>JA[3]</td>
                <td>5.390</td>
                <td/>
                <td>8.141</td>
                <td/>
                <td>8.141</td>
                <td>slow_lv_ht</td>
            </tr>
        </table>
        <p/>
        <h4>Expanded Path 1</h4>
        <table cellpadding="4">
            <tr>
                <th>Pin Name</th>
                <th>Type</th>
                <th>Net Name</th>
                <th>Cell Name</th>
                <th>Op</th>
                <th>Delay (ns)</th>
                <th>Total (ns)</th>
                <th>Fanout</th>
                <th>Edge</th>
            </tr>
            <tr>
                <td>From: g_OLED_interface/SCLK_clock_divider/o_CLK_DIV:CLK</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>To: JA[3]</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data required time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td>-</td>
                <td/>
                <td>8.141</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>slack</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data arrival time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>CLK100MHZ</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>CLK100MHZ</td>
                <td>Clock source</td>
                <td/>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>CLK100MHZ_ibuf/U_IOPAD:PAD</td>
                <td>net</td>
                <td>CLK100MHZ</td>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>CLK100MHZ_ibuf/U_IOPAD:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:IOPAD_IN</td>
                <td>+</td>
                <td>0.609</td>
                <td>0.609</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>I_2/U0_IOBA:A</td>
                <td>net</td>
                <td>CLK100MHZ_ibuf/YIN</td>
                <td/>
                <td>+</td>
                <td>0.290</td>
                <td>0.899</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>I_2/U0_IOBA:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:ICB_CLKINT</td>
                <td>+</td>
                <td>0.141</td>
                <td>1.040</td>
                <td>2</td>
                <td>r</td>
            </tr>
            <tr>
                <td>I_2:A</td>
                <td>net</td>
                <td>CLK100MHZ_ibuf_Z</td>
                <td/>
                <td>+</td>
                <td>0.609</td>
                <td>1.649</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>I_2:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:GB</td>
                <td>+</td>
                <td>0.171</td>
                <td>1.820</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>I_2/U0_RGB1:A</td>
                <td>net</td>
                <td>I_2/U0_Y</td>
                <td/>
                <td>+</td>
                <td>0.393</td>
                <td>2.213</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>I_2/U0_RGB1:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:RGB</td>
                <td>+</td>
                <td>0.058</td>
                <td>2.271</td>
                <td>14</td>
                <td>f</td>
            </tr>
            <tr>
                <td>g_OLED_interface/SCLK_clock_divider/o_CLK_DIV:CLK</td>
                <td>net</td>
                <td>NN_1</td>
                <td/>
                <td>+</td>
                <td>0.480</td>
                <td>2.751</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>g_OLED_interface/SCLK_clock_divider/o_CLK_DIV:Q</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:SLE</td>
                <td>+</td>
                <td>0.190</td>
                <td>2.941</td>
                <td>3</td>
                <td>f</td>
            </tr>
            <tr>
                <td>g_OLED_interface/SCLK_clock_divider/N_2_inferred_clock_RNIC2MR6/U0_GB0:A</td>
                <td>net</td>
                <td>g_OLED_interface/SCLK_clock_divider/N_2</td>
                <td/>
                <td>+</td>
                <td>0.374</td>
                <td>3.315</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>g_OLED_interface/SCLK_clock_divider/N_2_inferred_clock_RNIC2MR6/U0_GB0:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:GB</td>
                <td>+</td>
                <td>0.132</td>
                <td>3.447</td>
                <td>1</td>
                <td>f</td>
            </tr>
            <tr>
                <td>g_OLED_interface/SCLK_clock_divider/N_2_inferred_clock_RNIC2MR6/U0_RGB1_RGB1:A</td>
                <td>net</td>
                <td>g_OLED_interface/SCLK_clock_divider/N_2_inferred_clock_RNIC2MR6/U0_gbs_1</td>
                <td/>
                <td>+</td>
                <td>0.401</td>
                <td>3.848</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>g_OLED_interface/SCLK_clock_divider/N_2_inferred_clock_RNIC2MR6/U0_RGB1_RGB1:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:RGB</td>
                <td>+</td>
                <td>0.062</td>
                <td>3.910</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>JA_obuf[3]/U_IOTRI:D</td>
                <td>net</td>
                <td>g_OLED_interface/SCLK_clock_divider/N_2_inferred_clock_RNIC2MR6/U0_RGB1_RGB1_rgb_net_1</td>
                <td/>
                <td>+</td>
                <td>0.686</td>
                <td>4.596</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>JA_obuf[3]/U_IOTRI:DOUT</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:IOTRI_OB_EB</td>
                <td>+</td>
                <td>0.918</td>
                <td>5.514</td>
                <td>1</td>
                <td>f</td>
            </tr>
            <tr>
                <td>JA_obuf[3]/U_IOPAD:D</td>
                <td>net</td>
                <td>JA_obuf[3]/DOUT</td>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>5.514</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>JA_obuf[3]/U_IOPAD:PAD</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:IOPAD_TRI</td>
                <td>+</td>
                <td>2.627</td>
                <td>8.141</td>
                <td>0</td>
                <td>f</td>
            </tr>
            <tr>
                <td>JA[3]</td>
                <td>net</td>
                <td>JA[3]</td>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>8.141</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>8.141</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data required time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>CLK100MHZ</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>N/C</td>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>JA[3]</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>N/C</td>
                <td/>
                <td>f</td>
            </tr>
            <tr/>
            <tr>
                <td>Operating Conditions</td>
                <td>slow_lv_ht</td>
            </tr>
        </table>
        <h3>SET g_OLED_interface/SCLK_clock_divider/o_CLK_DIV:Q to CLK100MHZ</h3>
        <p>No Path</p>
        <h3>SET Register to Asynchronous</h3>
        <p>No Path</p>
        <h3>SET External Recovery</h3>
        <table cellpadding="4">
            <tr>
                <th/>
                <th>From</th>
                <th>To</th>
                <th>Delay (ns)</th>
                <th>Slack (ns)</th>
                <th>Arrival (ns)</th>
                <th>Required (ns)</th>
                <th>Recovery (ns)</th>
                <th>External Recovery (ns)</th>
                <th>Operating Conditions</th>
            </tr>
            <tr>
                <td>Path 1</td>
                <td>i_Reset</td>
                <td>g_OLED_interface/SCLK_clock_divider/s_ms_reg[10]:ALn</td>
                <td>6.180</td>
                <td/>
                <td>6.180</td>
                <td/>
                <td>0.196</td>
                <td>3.914</td>
                <td>slow_lv_ht</td>
            </tr>
            <tr>
                <td>Path 2</td>
                <td>i_Reset</td>
                <td>g_OLED_interface/SCLK_clock_divider/s_ms_reg[7]:ALn</td>
                <td>6.179</td>
                <td/>
                <td>6.179</td>
                <td/>
                <td>0.196</td>
                <td>3.913</td>
                <td>slow_lv_ht</td>
            </tr>
            <tr>
                <td>Path 3</td>
                <td>i_Reset</td>
                <td>g_OLED_interface/SCLK_clock_divider/s_ms_reg[6]:ALn</td>
                <td>6.179</td>
                <td/>
                <td>6.179</td>
                <td/>
                <td>0.196</td>
                <td>3.913</td>
                <td>slow_lv_ht</td>
            </tr>
            <tr>
                <td>Path 4</td>
                <td>i_Reset</td>
                <td>g_OLED_interface/SCLK_clock_divider/s_ms_reg[4]:ALn</td>
                <td>6.179</td>
                <td/>
                <td>6.179</td>
                <td/>
                <td>0.196</td>
                <td>3.913</td>
                <td>slow_lv_ht</td>
            </tr>
            <tr>
                <td>Path 5</td>
                <td>i_Reset</td>
                <td>g_OLED_interface/SCLK_clock_divider/s_ms_reg[11]:ALn</td>
                <td>6.179</td>
                <td/>
                <td>6.179</td>
                <td/>
                <td>0.196</td>
                <td>3.913</td>
                <td>slow_lv_ht</td>
            </tr>
        </table>
        <p/>
        <h4>Expanded Path 1</h4>
        <table cellpadding="4">
            <tr>
                <th>Pin Name</th>
                <th>Type</th>
                <th>Net Name</th>
                <th>Cell Name</th>
                <th>Op</th>
                <th>Delay (ns)</th>
                <th>Total (ns)</th>
                <th>Fanout</th>
                <th>Edge</th>
            </tr>
            <tr>
                <td>From: i_Reset</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>To: g_OLED_interface/SCLK_clock_divider/s_ms_reg[10]:ALn</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data required time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td>-</td>
                <td/>
                <td>6.180</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>slack</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data arrival time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>i_Reset</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>i_Reset_ibuf/U_IOPAD:PAD</td>
                <td>net</td>
                <td>i_Reset</td>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>i_Reset_ibuf/U_IOPAD:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:IOPAD_IN</td>
                <td>+</td>
                <td>0.610</td>
                <td>0.610</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>i_Reset_ibuf/U_IOIN:YIN</td>
                <td>net</td>
                <td>i_Reset_ibuf/YIN</td>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>0.610</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>i_Reset_ibuf/U_IOIN:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:IOIN_IB_E</td>
                <td>+</td>
                <td>0.336</td>
                <td>0.946</td>
                <td>562</td>
                <td>r</td>
            </tr>
            <tr>
                <td>g_OLED_interface/SCLK_clock_divider/s_ms_reg[10]:ALn</td>
                <td>net</td>
                <td>i_Reset_c</td>
                <td/>
                <td>+</td>
                <td>5.234</td>
                <td>6.180</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>6.180</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data required time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>CLK100MHZ</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>N/C</td>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>CLK100MHZ</td>
                <td>Clock source</td>
                <td/>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>N/C</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>CLK100MHZ_ibuf/U_IOPAD:PAD</td>
                <td>net</td>
                <td>CLK100MHZ</td>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>N/C</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>CLK100MHZ_ibuf/U_IOPAD:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:IOPAD_IN</td>
                <td>+</td>
                <td>0.528</td>
                <td>N/C</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>I_2/U0_IOBA:A</td>
                <td>net</td>
                <td>CLK100MHZ_ibuf/YIN</td>
                <td/>
                <td>+</td>
                <td>0.264</td>
                <td>N/C</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>I_2/U0_IOBA:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:ICB_CLKINT</td>
                <td>+</td>
                <td>0.122</td>
                <td>N/C</td>
                <td>2</td>
                <td>r</td>
            </tr>
            <tr>
                <td>I_2:A</td>
                <td>net</td>
                <td>CLK100MHZ_ibuf_Z</td>
                <td/>
                <td>+</td>
                <td>0.553</td>
                <td>N/C</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>I_2:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:GB</td>
                <td>+</td>
                <td>0.156</td>
                <td>N/C</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>I_2/U0_RGB1:A</td>
                <td>net</td>
                <td>I_2/U0_Y</td>
                <td/>
                <td>+</td>
                <td>0.357</td>
                <td>N/C</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>I_2/U0_RGB1:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:RGB</td>
                <td>+</td>
                <td>0.052</td>
                <td>N/C</td>
                <td>14</td>
                <td>f</td>
            </tr>
            <tr>
                <td>g_OLED_interface/SCLK_clock_divider/s_ms_reg[10]:CLK</td>
                <td>net</td>
                <td>NN_1</td>
                <td/>
                <td>+</td>
                <td>0.430</td>
                <td>N/C</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>g_OLED_interface/SCLK_clock_divider/s_ms_reg[10]:ALn</td>
                <td>Library recovery time</td>
                <td/>
                <td>ADLIB:SLE</td>
                <td>-</td>
                <td>0.196</td>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Operating Conditions</td>
                <td>slow_lv_ht</td>
            </tr>
        </table>
        <h3>SET Asynchronous to Register</h3>
        <p>No Path</p>
        <h2>Clock Domain g_OLED_interface/SCLK_clock_divider/o_CLK_DIV:Q</h2>
        <p/>
        <h3>SET Register to Register</h3>
        <table cellpadding="4">
            <tr>
                <th/>
                <th>From</th>
                <th>To</th>
                <th>Delay (ns)</th>
                <th>Slack (ns)</th>
                <th>Arrival (ns)</th>
                <th>Required (ns)</th>
                <th>Setup (ns)</th>
                <th>Minimum Period (ns)</th>
                <th>Operating Conditions</th>
            </tr>
            <tr>
                <td>Path 1</td>
                <td>g_OLED_interface/s_ASCII[761]:CLK</td>
                <td>g_OLED_interface/s_DATA[0]:D</td>
                <td>5.916</td>
                <td/>
                <td>7.422</td>
                <td/>
                <td>0.000</td>
                <td>5.959</td>
                <td>slow_lv_ht</td>
            </tr>
            <tr>
                <td>Path 2</td>
                <td>g_OLED_interface/s_ASCII[761]:CLK</td>
                <td>g_OLED_interface/s_DATA[1]:D</td>
                <td>5.878</td>
                <td/>
                <td>7.384</td>
                <td/>
                <td>0.000</td>
                <td>5.920</td>
                <td>slow_lv_ht</td>
            </tr>
            <tr>
                <td>Path 3</td>
                <td>g_OLED_interface/s_ASCII[761]:CLK</td>
                <td>g_OLED_interface/s_DATA[6]:D</td>
                <td>5.877</td>
                <td/>
                <td>7.383</td>
                <td/>
                <td>0.000</td>
                <td>5.919</td>
                <td>slow_lv_ht</td>
            </tr>
            <tr>
                <td>Path 4</td>
                <td>g_OLED_interface/s_ASCII[761]:CLK</td>
                <td>g_OLED_interface/s_DATA[4]:D</td>
                <td>5.876</td>
                <td/>
                <td>7.382</td>
                <td/>
                <td>0.000</td>
                <td>5.918</td>
                <td>slow_lv_ht</td>
            </tr>
            <tr>
                <td>Path 5</td>
                <td>g_OLED_interface/s_ASCII[760]:CLK</td>
                <td>g_OLED_interface/s_DATA[0]:D</td>
                <td>5.595</td>
                <td/>
                <td>7.061</td>
                <td/>
                <td>0.000</td>
                <td>5.623</td>
                <td>slow_lv_ht</td>
            </tr>
        </table>
        <p/>
        <h4>Expanded Path 1</h4>
        <table cellpadding="4">
            <tr>
                <th>Pin Name</th>
                <th>Type</th>
                <th>Net Name</th>
                <th>Cell Name</th>
                <th>Op</th>
                <th>Delay (ns)</th>
                <th>Total (ns)</th>
                <th>Fanout</th>
                <th>Edge</th>
            </tr>
            <tr>
                <td>From: g_OLED_interface/s_ASCII[761]:CLK</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>To: g_OLED_interface/s_DATA[0]:D</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data required time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td>-</td>
                <td/>
                <td>7.422</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>slack</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data arrival time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>g_OLED_interface/SCLK_clock_divider/o_CLK_DIV:Q</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>g_OLED_interface/SCLK_clock_divider/o_CLK_DIV:Q</td>
                <td>Clock source</td>
                <td/>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>g_OLED_interface/SCLK_clock_divider/N_2_inferred_clock_RNIC2MR6:A</td>
                <td>net</td>
                <td>g_OLED_interface/SCLK_clock_divider/N_2</td>
                <td/>
                <td>+</td>
                <td>0.389</td>
                <td>0.389</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>g_OLED_interface/SCLK_clock_divider/N_2_inferred_clock_RNIC2MR6:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:GB</td>
                <td>+</td>
                <td>0.141</td>
                <td>0.530</td>
                <td>2</td>
                <td>r</td>
            </tr>
            <tr>
                <td>g_OLED_interface/SCLK_clock_divider/N_2_inferred_clock_RNIC2MR6/U0_RGB1:A</td>
                <td>net</td>
                <td>g_OLED_interface/SCLK_clock_divider/N_2_inferred_clock_RNIC2MR6/U0_Y</td>
                <td/>
                <td>+</td>
                <td>0.413</td>
                <td>0.943</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>g_OLED_interface/SCLK_clock_divider/N_2_inferred_clock_RNIC2MR6/U0_RGB1:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:RGB</td>
                <td>+</td>
                <td>0.058</td>
                <td>1.001</td>
                <td>274</td>
                <td>f</td>
            </tr>
            <tr>
                <td>g_OLED_interface/s_ASCII[761]:CLK</td>
                <td>net</td>
                <td>JA_c[3]</td>
                <td/>
                <td>+</td>
                <td>0.505</td>
                <td>1.506</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>g_OLED_interface/s_ASCII[761]:Q</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:SLE</td>
                <td>+</td>
                <td>0.201</td>
                <td>1.707</td>
                <td>43</td>
                <td>r</td>
            </tr>
            <tr>
                <td>g_OLED_interface/font/s_PIXEL_63_6_.m254_a0_0:B</td>
                <td>net</td>
                <td>g_OLED_interface/s_ASCII_Z[761]</td>
                <td/>
                <td>+</td>
                <td>1.035</td>
                <td>2.742</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>g_OLED_interface/font/s_PIXEL_63_6_.m254_a0_0:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG2</td>
                <td>+</td>
                <td>0.148</td>
                <td>2.890</td>
                <td>26</td>
                <td>f</td>
            </tr>
            <tr>
                <td>g_OLED_interface/font/s_PIXEL_63_6_.m159:B</td>
                <td>net</td>
                <td>g_OLED_interface/font/N_6</td>
                <td/>
                <td>+</td>
                <td>0.691</td>
                <td>3.581</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>g_OLED_interface/font/s_PIXEL_63_6_.m159:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG3</td>
                <td>+</td>
                <td>0.134</td>
                <td>3.715</td>
                <td>6</td>
                <td>f</td>
            </tr>
            <tr>
                <td>g_OLED_interface/font/s_PIXEL_63_6_.m467_1_0:D</td>
                <td>net</td>
                <td>g_OLED_interface/font/N_160</td>
                <td/>
                <td>+</td>
                <td>0.572</td>
                <td>4.287</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>g_OLED_interface/font/s_PIXEL_63_6_.m467_1_0:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG4</td>
                <td>+</td>
                <td>0.278</td>
                <td>4.565</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>g_OLED_interface/font/s_PIXEL_63_6_.m467:C</td>
                <td>net</td>
                <td>g_OLED_interface/font/N_468_1</td>
                <td/>
                <td>+</td>
                <td>0.424</td>
                <td>4.989</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>g_OLED_interface/font/s_PIXEL_63_6_.m467:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG4</td>
                <td>+</td>
                <td>0.156</td>
                <td>5.145</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>g_OLED_interface/font/s_PIXEL_63_6_.m468:D</td>
                <td>net</td>
                <td>g_OLED_interface/font/N_468</td>
                <td/>
                <td>+</td>
                <td>0.119</td>
                <td>5.264</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>g_OLED_interface/font/s_PIXEL_63_6_.m468:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG4</td>
                <td>+</td>
                <td>0.090</td>
                <td>5.354</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>g_OLED_interface/font/s_PIXEL_63_6_.s_ASCII_PIXEL_pmux_7_2_1_wmux_0:C</td>
                <td>net</td>
                <td>g_OLED_interface/font/s_ASCII_PIXEL[47]</td>
                <td/>
                <td>+</td>
                <td>0.426</td>
                <td>5.780</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>g_OLED_interface/font/s_PIXEL_63_6_.s_ASCII_PIXEL_pmux_7_2_1_wmux_0:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG4A</td>
                <td>+</td>
                <td>0.200</td>
                <td>5.980</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>g_OLED_interface/font/s_PIXEL_63_6_.s_ASCII_PIXEL_pmux_7_2_1_wmux_3:B</td>
                <td>net</td>
                <td>g_OLED_interface/font/s_ASCII_PIXEL_pmux_7_2_1_0_y1</td>
                <td/>
                <td>+</td>
                <td>0.132</td>
                <td>6.112</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>g_OLED_interface/font/s_PIXEL_63_6_.s_ASCII_PIXEL_pmux_7_2_1_wmux_3:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG4A</td>
                <td>+</td>
                <td>0.156</td>
                <td>6.268</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>g_OLED_interface/font/s_PIXEL_63_6_.s_ASCII_PIXEL_pmux_63_1_0_wmux:C</td>
                <td>net</td>
                <td>g_OLED_interface/font/N_8988</td>
                <td/>
                <td>+</td>
                <td>0.119</td>
                <td>6.387</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>g_OLED_interface/font/s_PIXEL_63_6_.s_ASCII_PIXEL_pmux_63_1_0_wmux:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG4A</td>
                <td>+</td>
                <td>0.090</td>
                <td>6.477</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>g_OLED_interface/font/s_PIXEL_63_6_.s_ASCII_PIXEL_pmux_63_1_0_wmux_0:A</td>
                <td>net</td>
                <td>g_OLED_interface/font/s_ASCII_PIXEL_pmux_63_1_0_y0</td>
                <td/>
                <td>+</td>
                <td>0.065</td>
                <td>6.542</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>g_OLED_interface/font/s_PIXEL_63_6_.s_ASCII_PIXEL_pmux_63_1_0_wmux_0:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG4A</td>
                <td>+</td>
                <td>0.053</td>
                <td>6.595</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>g_OLED_interface/font/s_PIXEL_63_6_.s_ASCII_PIXEL_pmux_63_2_0_RNIN0OI6:C</td>
                <td>net</td>
                <td>g_OLED_interface/font/s_ASCII_PIXEL_pmux_63_1_0_wmux_0_Y</td>
                <td/>
                <td>+</td>
                <td>0.237</td>
                <td>6.832</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>g_OLED_interface/font/s_PIXEL_63_6_.s_ASCII_PIXEL_pmux_63_2_0_RNIN0OI6:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG3</td>
                <td>+</td>
                <td>0.053</td>
                <td>6.885</td>
                <td>4</td>
                <td>r</td>
            </tr>
            <tr>
                <td>g_OLED_interface/s_DATA_RNO[0]:D</td>
                <td>net</td>
                <td>g_OLED_interface/s_ASCII_PIXEL_pmux</td>
                <td/>
                <td>+</td>
                <td>0.372</td>
                <td>7.257</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>g_OLED_interface/s_DATA_RNO[0]:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG4</td>
                <td>+</td>
                <td>0.142</td>
                <td>7.399</td>
                <td>1</td>
                <td>f</td>
            </tr>
            <tr>
                <td>g_OLED_interface/s_DATA[0]:D</td>
                <td>net</td>
                <td>g_OLED_interface/s_N_4_mux_i</td>
                <td/>
                <td>+</td>
                <td>0.023</td>
                <td>7.422</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>7.422</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data required time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>g_OLED_interface/SCLK_clock_divider/o_CLK_DIV:Q</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>N/C</td>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>g_OLED_interface/SCLK_clock_divider/o_CLK_DIV:Q</td>
                <td>Clock source</td>
                <td/>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>N/C</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>g_OLED_interface/SCLK_clock_divider/N_2_inferred_clock_RNIC2MR6:A</td>
                <td>net</td>
                <td>g_OLED_interface/SCLK_clock_divider/N_2</td>
                <td/>
                <td>+</td>
                <td>0.315</td>
                <td>N/C</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>g_OLED_interface/SCLK_clock_divider/N_2_inferred_clock_RNIC2MR6:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:GB</td>
                <td>+</td>
                <td>0.128</td>
                <td>N/C</td>
                <td>2</td>
                <td>r</td>
            </tr>
            <tr>
                <td>g_OLED_interface/SCLK_clock_divider/N_2_inferred_clock_RNIC2MR6/U0_RGB1:A</td>
                <td>net</td>
                <td>g_OLED_interface/SCLK_clock_divider/N_2_inferred_clock_RNIC2MR6/U0_Y</td>
                <td/>
                <td>+</td>
                <td>0.374</td>
                <td>N/C</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>g_OLED_interface/SCLK_clock_divider/N_2_inferred_clock_RNIC2MR6/U0_RGB1:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:RGB</td>
                <td>+</td>
                <td>0.052</td>
                <td>N/C</td>
                <td>274</td>
                <td>f</td>
            </tr>
            <tr>
                <td>g_OLED_interface/s_DATA[0]:CLK</td>
                <td>net</td>
                <td>JA_c[3]</td>
                <td/>
                <td>+</td>
                <td>0.437</td>
                <td>N/C</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>clock reconvergence pessimism</td>
                <td/>
                <td/>
                <td/>
                <td>+</td>
                <td>0.157</td>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>g_OLED_interface/s_DATA[0]:D</td>
                <td>Library setup time</td>
                <td/>
                <td>ADLIB:SLE</td>
                <td>-</td>
                <td>0.000</td>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Operating Conditions</td>
                <td>slow_lv_ht</td>
            </tr>
        </table>
        <h3>SET External Setup</h3>
        <table cellpadding="4">
            <tr>
                <th/>
                <th>From</th>
                <th>To</th>
                <th>Delay (ns)</th>
                <th>Slack (ns)</th>
                <th>Arrival (ns)</th>
                <th>Required (ns)</th>
                <th>Setup (ns)</th>
                <th>External Setup (ns)</th>
                <th>Operating Conditions</th>
            </tr>
            <tr>
                <td>Path 1</td>
                <td>sw[3]</td>
                <td>g_OLED_interface/s_ASCII[353]:EN</td>
                <td>7.659</td>
                <td/>
                <td>7.659</td>
                <td/>
                <td>0.128</td>
                <td>6.503</td>
                <td>slow_lv_ht</td>
            </tr>
            <tr>
                <td>Path 2</td>
                <td>sw[3]</td>
                <td>g_OLED_interface/s_ASCII[305]:EN</td>
                <td>7.659</td>
                <td/>
                <td>7.659</td>
                <td/>
                <td>0.128</td>
                <td>6.503</td>
                <td>slow_lv_ht</td>
            </tr>
            <tr>
                <td>Path 3</td>
                <td>sw[3]</td>
                <td>g_OLED_interface/s_ASCII[329]:EN</td>
                <td>7.658</td>
                <td/>
                <td>7.658</td>
                <td/>
                <td>0.128</td>
                <td>6.502</td>
                <td>slow_lv_ht</td>
            </tr>
            <tr>
                <td>Path 4</td>
                <td>sw[3]</td>
                <td>g_OLED_interface/s_ASCII[313]:EN</td>
                <td>7.658</td>
                <td/>
                <td>7.658</td>
                <td/>
                <td>0.128</td>
                <td>6.502</td>
                <td>slow_lv_ht</td>
            </tr>
            <tr>
                <td>Path 5</td>
                <td>sw[3]</td>
                <td>g_OLED_interface/s_ASCII[297]:EN</td>
                <td>7.658</td>
                <td/>
                <td>7.658</td>
                <td/>
                <td>0.128</td>
                <td>6.502</td>
                <td>slow_lv_ht</td>
            </tr>
        </table>
        <p/>
        <h4>Expanded Path 1</h4>
        <table cellpadding="4">
            <tr>
                <th>Pin Name</th>
                <th>Type</th>
                <th>Net Name</th>
                <th>Cell Name</th>
                <th>Op</th>
                <th>Delay (ns)</th>
                <th>Total (ns)</th>
                <th>Fanout</th>
                <th>Edge</th>
            </tr>
            <tr>
                <td>From: sw[3]</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>To: g_OLED_interface/s_ASCII[353]:EN</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data required time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td>-</td>
                <td/>
                <td>7.659</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>slack</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data arrival time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>sw[3]</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>sw_ibuf[3]/U_IOPAD:PAD</td>
                <td>net</td>
                <td>sw[3]</td>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>sw_ibuf[3]/U_IOPAD:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:IOPAD_IN</td>
                <td>+</td>
                <td>0.610</td>
                <td>0.610</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>sw_ibuf[3]/U_IOIN:YIN</td>
                <td>net</td>
                <td>sw_ibuf[3]/YIN</td>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>0.610</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>sw_ibuf[3]/U_IOIN:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:IOIN_IB_E</td>
                <td>+</td>
                <td>0.336</td>
                <td>0.946</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>s_START:C</td>
                <td>net</td>
                <td>sw_c[3]</td>
                <td/>
                <td>+</td>
                <td>4.273</td>
                <td>5.219</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>s_START:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG4</td>
                <td>+</td>
                <td>0.238</td>
                <td>5.457</td>
                <td>18</td>
                <td>r</td>
            </tr>
            <tr>
                <td>g_OLED_interface/un1_s_state_reg_3_sqmuxa_0:C</td>
                <td>net</td>
                <td>s_START_Z</td>
                <td/>
                <td>+</td>
                <td>0.658</td>
                <td>6.115</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>g_OLED_interface/un1_s_state_reg_3_sqmuxa_0:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:CFG4</td>
                <td>+</td>
                <td>0.200</td>
                <td>6.315</td>
                <td>404</td>
                <td>r</td>
            </tr>
            <tr>
                <td>g_OLED_interface/s_ASCII[353]:EN</td>
                <td>net</td>
                <td>g_OLED_interface/un1_s_state_reg_3_sqmuxa_0_Z</td>
                <td/>
                <td>+</td>
                <td>1.344</td>
                <td>7.659</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>7.659</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data required time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>g_OLED_interface/SCLK_clock_divider/o_CLK_DIV:Q</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>N/C</td>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>g_OLED_interface/SCLK_clock_divider/o_CLK_DIV:Q</td>
                <td>Clock source</td>
                <td/>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>N/C</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>g_OLED_interface/SCLK_clock_divider/N_2_inferred_clock_RNIC2MR6:A</td>
                <td>net</td>
                <td>g_OLED_interface/SCLK_clock_divider/N_2</td>
                <td/>
                <td>+</td>
                <td>0.315</td>
                <td>N/C</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>g_OLED_interface/SCLK_clock_divider/N_2_inferred_clock_RNIC2MR6:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:GB</td>
                <td>+</td>
                <td>0.128</td>
                <td>N/C</td>
                <td>2</td>
                <td>r</td>
            </tr>
            <tr>
                <td>g_OLED_interface/SCLK_clock_divider/N_2_inferred_clock_RNIC2MR6/U0_RGB1_RGB0:A</td>
                <td>net</td>
                <td>g_OLED_interface/SCLK_clock_divider/N_2_inferred_clock_RNIC2MR6/U0_Y</td>
                <td/>
                <td>+</td>
                <td>0.370</td>
                <td>N/C</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>g_OLED_interface/SCLK_clock_divider/N_2_inferred_clock_RNIC2MR6/U0_RGB1_RGB0:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:RGB</td>
                <td>+</td>
                <td>0.052</td>
                <td>N/C</td>
                <td>258</td>
                <td>f</td>
            </tr>
            <tr>
                <td>g_OLED_interface/s_ASCII[353]:CLK</td>
                <td>net</td>
                <td>g_OLED_interface/SCLK_clock_divider/N_2_inferred_clock_RNIC2MR6/U0_RGB1_RGB0_rgb_net_1</td>
                <td/>
                <td>+</td>
                <td>0.419</td>
                <td>N/C</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>g_OLED_interface/s_ASCII[353]:EN</td>
                <td>Library setup time</td>
                <td/>
                <td>ADLIB:SLE</td>
                <td>-</td>
                <td>0.128</td>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Operating Conditions</td>
                <td>slow_lv_ht</td>
            </tr>
        </table>
        <h3>SET Clock to Output</h3>
        <table cellpadding="4">
            <tr>
                <th/>
                <th>From</th>
                <th>To</th>
                <th>Delay (ns)</th>
                <th>Slack (ns)</th>
                <th>Arrival (ns)</th>
                <th>Required (ns)</th>
                <th>Clock to Out (ns)</th>
                <th>Operating Conditions</th>
            </tr>
            <tr>
                <td>Path 1</td>
                <td>g_OLED_interface/g_Nbit_MOSI_SPI_Buffer_Combined/g_Nbit_MOSI_SPI/o_DC:CLK</td>
                <td>JA[4]</td>
                <td>7.112</td>
                <td/>
                <td>8.601</td>
                <td/>
                <td>8.601</td>
                <td>slow_lv_ht</td>
            </tr>
            <tr>
                <td>Path 2</td>
                <td>g_OLED_interface/g_Nbit_MOSI_SPI_Buffer_Combined/g_Nbit_MOSI_SPI/o_CS:CLK</td>
                <td>JA[0]</td>
                <td>6.854</td>
                <td/>
                <td>8.348</td>
                <td/>
                <td>8.348</td>
                <td>slow_lv_ht</td>
            </tr>
            <tr>
                <td>Path 3</td>
                <td>g_OLED_interface/o_VCCEN:CLK</td>
                <td>JA[7]</td>
                <td>5.398</td>
                <td/>
                <td>6.888</td>
                <td/>
                <td>6.888</td>
                <td>slow_lv_ht</td>
            </tr>
            <tr>
                <td>Path 4</td>
                <td>g_OLED_interface/o_RES:CLK</td>
                <td>JA[5]</td>
                <td>5.369</td>
                <td/>
                <td>6.859</td>
                <td/>
                <td>6.859</td>
                <td>slow_lv_ht</td>
            </tr>
            <tr>
                <td>Path 5</td>
                <td>g_OLED_interface/o_VCCEN:CLK</td>
                <td>JA[6]</td>
                <td>5.313</td>
                <td/>
                <td>6.803</td>
                <td/>
                <td>6.803</td>
                <td>slow_lv_ht</td>
            </tr>
        </table>
        <p/>
        <h4>Expanded Path 1</h4>
        <table cellpadding="4">
            <tr>
                <th>Pin Name</th>
                <th>Type</th>
                <th>Net Name</th>
                <th>Cell Name</th>
                <th>Op</th>
                <th>Delay (ns)</th>
                <th>Total (ns)</th>
                <th>Fanout</th>
                <th>Edge</th>
            </tr>
            <tr>
                <td>From: g_OLED_interface/g_Nbit_MOSI_SPI_Buffer_Combined/g_Nbit_MOSI_SPI/o_DC:CLK</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>To: JA[4]</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data required time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td>-</td>
                <td/>
                <td>8.601</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>slack</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data arrival time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>g_OLED_interface/SCLK_clock_divider/o_CLK_DIV:Q</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>g_OLED_interface/SCLK_clock_divider/o_CLK_DIV:Q</td>
                <td>Clock source</td>
                <td/>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>g_OLED_interface/SCLK_clock_divider/N_2_inferred_clock_RNIC2MR6:A</td>
                <td>net</td>
                <td>g_OLED_interface/SCLK_clock_divider/N_2</td>
                <td/>
                <td>+</td>
                <td>0.374</td>
                <td>0.374</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>g_OLED_interface/SCLK_clock_divider/N_2_inferred_clock_RNIC2MR6:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:GB</td>
                <td>+</td>
                <td>0.132</td>
                <td>0.506</td>
                <td>2</td>
                <td>f</td>
            </tr>
            <tr>
                <td>g_OLED_interface/SCLK_clock_divider/N_2_inferred_clock_RNIC2MR6/U0_RGB1:A</td>
                <td>net</td>
                <td>g_OLED_interface/SCLK_clock_divider/N_2_inferred_clock_RNIC2MR6/U0_Y</td>
                <td/>
                <td>+</td>
                <td>0.414</td>
                <td>0.920</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>g_OLED_interface/SCLK_clock_divider/N_2_inferred_clock_RNIC2MR6/U0_RGB1:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:RGB</td>
                <td>+</td>
                <td>0.062</td>
                <td>0.982</td>
                <td>274</td>
                <td>r</td>
            </tr>
            <tr>
                <td>g_OLED_interface/g_Nbit_MOSI_SPI_Buffer_Combined/g_Nbit_MOSI_SPI/o_DC:CLK</td>
                <td>net</td>
                <td>JA_c[3]</td>
                <td/>
                <td>+</td>
                <td>0.507</td>
                <td>1.489</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>g_OLED_interface/g_Nbit_MOSI_SPI_Buffer_Combined/g_Nbit_MOSI_SPI/o_DC:Q</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:SLE</td>
                <td>+</td>
                <td>0.194</td>
                <td>1.683</td>
                <td>1</td>
                <td>f</td>
            </tr>
            <tr>
                <td>JA_obuf[4]/U_IOTRI:D</td>
                <td>net</td>
                <td>JA_c[4]</td>
                <td/>
                <td>+</td>
                <td>3.374</td>
                <td>5.057</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>JA_obuf[4]/U_IOTRI:DOUT</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:IOTRI_OB_EB</td>
                <td>+</td>
                <td>0.918</td>
                <td>5.975</td>
                <td>1</td>
                <td>f</td>
            </tr>
            <tr>
                <td>JA_obuf[4]/U_IOPAD:D</td>
                <td>net</td>
                <td>JA_obuf[4]/DOUT</td>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>5.975</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>JA_obuf[4]/U_IOPAD:PAD</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:IOPAD_TRI</td>
                <td>+</td>
                <td>2.626</td>
                <td>8.601</td>
                <td>0</td>
                <td>f</td>
            </tr>
            <tr>
                <td>JA[4]</td>
                <td>net</td>
                <td>JA[4]</td>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>8.601</td>
                <td/>
                <td>f</td>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>8.601</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data required time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>g_OLED_interface/SCLK_clock_divider/o_CLK_DIV:Q</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>N/C</td>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>JA[4]</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>N/C</td>
                <td/>
                <td>f</td>
            </tr>
            <tr/>
            <tr>
                <td>Operating Conditions</td>
                <td>slow_lv_ht</td>
            </tr>
        </table>
        <h3>SET Register to Asynchronous</h3>
        <p>No Path</p>
        <h3>SET External Recovery</h3>
        <table cellpadding="4">
            <tr>
                <th/>
                <th>From</th>
                <th>To</th>
                <th>Delay (ns)</th>
                <th>Slack (ns)</th>
                <th>Arrival (ns)</th>
                <th>Required (ns)</th>
                <th>Recovery (ns)</th>
                <th>External Recovery (ns)</th>
                <th>Operating Conditions</th>
            </tr>
            <tr>
                <td>Path 1</td>
                <td>i_Reset</td>
                <td>g_OLED_interface/g_Nbit_MOSI_SPI_Buffer_Combined/g_Nbit_MOSI_SPI_Buffer/o_DATA[4]:ALn</td>
                <td>6.838</td>
                <td/>
                <td>6.838</td>
                <td/>
                <td>0.196</td>
                <td>5.727</td>
                <td>slow_lv_ht</td>
            </tr>
            <tr>
                <td>Path 2</td>
                <td>i_Reset</td>
                <td>g_OLED_interface/s_DATA[0]:ALn</td>
                <td>6.836</td>
                <td/>
                <td>6.836</td>
                <td/>
                <td>0.196</td>
                <td>5.726</td>
                <td>slow_lv_ht</td>
            </tr>
            <tr>
                <td>Path 3</td>
                <td>i_Reset</td>
                <td>g_OLED_interface/g_Nbit_MOSI_SPI_Buffer_Combined/g_Nbit_MOSI_SPI_Buffer/o_DATA[3]:ALn</td>
                <td>6.838</td>
                <td/>
                <td>6.838</td>
                <td/>
                <td>0.196</td>
                <td>5.726</td>
                <td>slow_lv_ht</td>
            </tr>
            <tr>
                <td>Path 4</td>
                <td>i_Reset</td>
                <td>g_OLED_interface/g_Nbit_MOSI_SPI_Buffer_Combined/g_Nbit_MOSI_SPI_Buffer/o_DATA[1]:ALn</td>
                <td>6.836</td>
                <td/>
                <td>6.836</td>
                <td/>
                <td>0.196</td>
                <td>5.725</td>
                <td>slow_lv_ht</td>
            </tr>
            <tr>
                <td>Path 5</td>
                <td>i_Reset</td>
                <td>g_OLED_interface/g_Nbit_MOSI_SPI_Buffer_Combined/g_Nbit_MOSI_SPI_Buffer/o_DATA[0]:ALn</td>
                <td>6.836</td>
                <td/>
                <td>6.836</td>
                <td/>
                <td>0.196</td>
                <td>5.725</td>
                <td>slow_lv_ht</td>
            </tr>
        </table>
        <p/>
        <h4>Expanded Path 1</h4>
        <table cellpadding="4">
            <tr>
                <th>Pin Name</th>
                <th>Type</th>
                <th>Net Name</th>
                <th>Cell Name</th>
                <th>Op</th>
                <th>Delay (ns)</th>
                <th>Total (ns)</th>
                <th>Fanout</th>
                <th>Edge</th>
            </tr>
            <tr>
                <td>From: i_Reset</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>To: g_OLED_interface/g_Nbit_MOSI_SPI_Buffer_Combined/g_Nbit_MOSI_SPI_Buffer/o_DATA[4]:ALn</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data required time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td>-</td>
                <td/>
                <td>6.838</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>slack</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data arrival time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>i_Reset</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>i_Reset_ibuf/U_IOPAD:PAD</td>
                <td>net</td>
                <td>i_Reset</td>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>0.000</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>i_Reset_ibuf/U_IOPAD:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:IOPAD_IN</td>
                <td>+</td>
                <td>0.610</td>
                <td>0.610</td>
                <td>1</td>
                <td>r</td>
            </tr>
            <tr>
                <td>i_Reset_ibuf/U_IOIN:YIN</td>
                <td>net</td>
                <td>i_Reset_ibuf/YIN</td>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>0.610</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>i_Reset_ibuf/U_IOIN:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:IOIN_IB_E</td>
                <td>+</td>
                <td>0.336</td>
                <td>0.946</td>
                <td>562</td>
                <td>r</td>
            </tr>
            <tr>
                <td>g_OLED_interface/g_Nbit_MOSI_SPI_Buffer_Combined/g_Nbit_MOSI_SPI_Buffer/o_DATA[4]:ALn</td>
                <td>net</td>
                <td>i_Reset_c</td>
                <td/>
                <td>+</td>
                <td>5.892</td>
                <td>6.838</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>data arrival time</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>6.838</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Data required time calculation</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>g_OLED_interface/SCLK_clock_divider/o_CLK_DIV:Q</td>
                <td/>
                <td/>
                <td/>
                <td/>
                <td>N/C</td>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr>
                <td>g_OLED_interface/SCLK_clock_divider/o_CLK_DIV:Q</td>
                <td>Clock source</td>
                <td/>
                <td/>
                <td>+</td>
                <td>0.000</td>
                <td>N/C</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>g_OLED_interface/SCLK_clock_divider/N_2_inferred_clock_RNIC2MR6:A</td>
                <td>net</td>
                <td>g_OLED_interface/SCLK_clock_divider/N_2</td>
                <td/>
                <td>+</td>
                <td>0.315</td>
                <td>N/C</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>g_OLED_interface/SCLK_clock_divider/N_2_inferred_clock_RNIC2MR6:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:GB</td>
                <td>+</td>
                <td>0.128</td>
                <td>N/C</td>
                <td>2</td>
                <td>r</td>
            </tr>
            <tr>
                <td>g_OLED_interface/SCLK_clock_divider/N_2_inferred_clock_RNIC2MR6/U0_RGB1:A</td>
                <td>net</td>
                <td>g_OLED_interface/SCLK_clock_divider/N_2_inferred_clock_RNIC2MR6/U0_Y</td>
                <td/>
                <td>+</td>
                <td>0.374</td>
                <td>N/C</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>g_OLED_interface/SCLK_clock_divider/N_2_inferred_clock_RNIC2MR6/U0_RGB1:Y</td>
                <td>cell</td>
                <td/>
                <td>ADLIB:RGB</td>
                <td>+</td>
                <td>0.052</td>
                <td>N/C</td>
                <td>274</td>
                <td>f</td>
            </tr>
            <tr>
                <td>g_OLED_interface/g_Nbit_MOSI_SPI_Buffer_Combined/g_Nbit_MOSI_SPI_Buffer/o_DATA[4]:CLK</td>
                <td>net</td>
                <td>JA_c[3]</td>
                <td/>
                <td>+</td>
                <td>0.438</td>
                <td>N/C</td>
                <td/>
                <td>r</td>
            </tr>
            <tr>
                <td>g_OLED_interface/g_Nbit_MOSI_SPI_Buffer_Combined/g_Nbit_MOSI_SPI_Buffer/o_DATA[4]:ALn</td>
                <td>Library recovery time</td>
                <td/>
                <td>ADLIB:SLE</td>
                <td>-</td>
                <td>0.196</td>
                <td>N/C</td>
                <td/>
                <td/>
            </tr>
            <tr/>
            <tr>
                <td>Operating Conditions</td>
                <td>slow_lv_ht</td>
            </tr>
        </table>
        <h3>SET Asynchronous to Register</h3>
        <p>No Path</p>
        <h2>Path Set Pin to Pin</h2>
        <h3>SET Input to Output</h3>
        <p>No Path</p>
        <h2>Path Set User Sets</h2>
    </body>
</html>
