{"sha": "783879e617bf3b4d0d94ccabb9a6f40b43c985a2", "node_id": "MDY6Q29tbWl0MTM2NTMxMDA6NzgzODc5ZTYxN2JmM2I0ZDBkOTRjY2FiYjlhNmY0MGI0M2M5ODVhMg==", "commit": {"author": {"name": "Evandro Menezes", "email": "e.menezes@samsung.com", "date": "2015-10-27T11:57:01Z"}, "committer": {"name": "James Greenhalgh", "email": "jgreenhalgh@gcc.gnu.org", "date": "2015-10-27T11:57:01Z"}, "message": "[PATCH] [AArch64] Distinct costs for sign and zero extension\n\ngcc/\n\n\t* config/aarch64/aarch64-protos.h (cpu_addrcost_table): Split member\n\tfor register extension into sign and zero register extension.\n\t* config/aarch64/aarch64.c (generic_addrcost_table): Infer values\n\tfor sign and zero register extension.\n\t(cortexa57_addrcost_table): Likewise.\n\t(xgene1_addrcost_table): Likewise.\n\nFrom-SVN: r229431", "tree": {"sha": "bbee70ab0ce4fe06d18ddfe289ae5959cca2b96a", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/bbee70ab0ce4fe06d18ddfe289ae5959cca2b96a"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/783879e617bf3b4d0d94ccabb9a6f40b43c985a2", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/783879e617bf3b4d0d94ccabb9a6f40b43c985a2", "html_url": "https://github.com/Rust-GCC/gccrs/commit/783879e617bf3b4d0d94ccabb9a6f40b43c985a2", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/783879e617bf3b4d0d94ccabb9a6f40b43c985a2/comments", "author": null, "committer": null, "parents": [{"sha": "4a334cbaf89552015039132e0016b003a5022e73", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/4a334cbaf89552015039132e0016b003a5022e73", "html_url": "https://github.com/Rust-GCC/gccrs/commit/4a334cbaf89552015039132e0016b003a5022e73"}], "stats": {"total": 28, "additions": 22, "deletions": 6}, "files": [{"sha": "ff593e13cb8529b19c44d57275ba7ac87d958c79", "filename": "gcc/ChangeLog", "status": "modified", "additions": 9, "deletions": 0, "changes": 9, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/783879e617bf3b4d0d94ccabb9a6f40b43c985a2/gcc%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/783879e617bf3b4d0d94ccabb9a6f40b43c985a2/gcc%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2FChangeLog?ref=783879e617bf3b4d0d94ccabb9a6f40b43c985a2", "patch": "@@ -1,3 +1,12 @@\n+2015-10-27  Evandro Menezes  <e.menezes@samsung.com>\n+\n+\t* config/aarch64/aarch64-protos.h (cpu_addrcost_table): Split member\n+\tfor register extension into sign and zero register extension.\n+\t* config/aarch64/aarch64.c (generic_addrcost_table): Infer values\n+\tfor sign and zero register extension.\n+\t(cortexa57_addrcost_table): Likewise.\n+\t(xgene1_addrcost_table): Likewise.\n+\n 2015-10-27  Richard Sandiford  <richard.sandiford@arm.com>\n \n \t* fold-const.c (fold_minmax): Delete."}, {"sha": "81792bcb7dac408e3a9392c11765b5f9e4c10194", "filename": "gcc/config/aarch64/aarch64-protos.h", "status": "modified", "additions": 2, "deletions": 1, "changes": 3, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/783879e617bf3b4d0d94ccabb9a6f40b43c985a2/gcc%2Fconfig%2Faarch64%2Faarch64-protos.h", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/783879e617bf3b4d0d94ccabb9a6f40b43c985a2/gcc%2Fconfig%2Faarch64%2Faarch64-protos.h", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Faarch64%2Faarch64-protos.h?ref=783879e617bf3b4d0d94ccabb9a6f40b43c985a2", "patch": "@@ -134,7 +134,8 @@ struct cpu_addrcost_table\n   const int pre_modify;\n   const int post_modify;\n   const int register_offset;\n-  const int register_extend;\n+  const int register_sextend;\n+  const int register_zextend;\n   const int imm_offset;\n };\n "}, {"sha": "49650412bb2efec802e2f69c4bd13a23e5378958", "filename": "gcc/config/aarch64/aarch64.c", "status": "modified", "additions": 11, "deletions": 5, "changes": 16, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/783879e617bf3b4d0d94ccabb9a6f40b43c985a2/gcc%2Fconfig%2Faarch64%2Faarch64.c", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/783879e617bf3b4d0d94ccabb9a6f40b43c985a2/gcc%2Fconfig%2Faarch64%2Faarch64.c", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Faarch64%2Faarch64.c?ref=783879e617bf3b4d0d94ccabb9a6f40b43c985a2", "patch": "@@ -194,7 +194,8 @@ static const struct cpu_addrcost_table generic_addrcost_table =\n   0, /* pre_modify  */\n   0, /* post_modify  */\n   0, /* register_offset  */\n-  0, /* register_extend  */\n+  0, /* register_sextend  */\n+  0, /* register_zextend  */\n   0 /* imm_offset  */\n };\n \n@@ -209,7 +210,8 @@ static const struct cpu_addrcost_table cortexa57_addrcost_table =\n   0, /* pre_modify  */\n   0, /* post_modify  */\n   0, /* register_offset  */\n-  0, /* register_extend  */\n+  0, /* register_sextend  */\n+  0, /* register_zextend  */\n   0, /* imm_offset  */\n };\n \n@@ -224,7 +226,8 @@ static const struct cpu_addrcost_table xgene1_addrcost_table =\n   1, /* pre_modify  */\n   0, /* post_modify  */\n   0, /* register_offset  */\n-  1, /* register_extend  */\n+  1, /* register_sextend  */\n+  1, /* register_zextend  */\n   0, /* imm_offset  */\n };\n \n@@ -5530,9 +5533,12 @@ aarch64_address_cost (rtx x,\n \tcost += addr_cost->register_offset;\n \tbreak;\n \n-      case ADDRESS_REG_UXTW:\n       case ADDRESS_REG_SXTW:\n-\tcost += addr_cost->register_extend;\n+\tcost += addr_cost->register_sextend;\n+\tbreak;\n+\n+      case ADDRESS_REG_UXTW:\n+\tcost += addr_cost->register_zextend;\n \tbreak;\n \n       default:"}]}