
rescapt.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000acc0  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000b9c  0800adcc  0800adcc  0001adcc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  0800b968  0800b968  0001b968  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  0800b96c  0800b96c  0001b96c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         0000017c  20000000  0800b970  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          00000504  2000017c  0800baec  0002017c  2**2
                  ALLOC
  7 ._user_heap_stack 00000600  20000680  0800baec  00020680  2**0
                  ALLOC
  8 .ARM.attributes 00000029  00000000  00000000  0002017c  2**0
                  CONTENTS, READONLY
  9 .debug_info   000197c8  00000000  00000000  000201a5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 10 .debug_abbrev 00003e1c  00000000  00000000  0003996d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_aranges 000015a8  00000000  00000000  0003d790  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_ranges 00001400  00000000  00000000  0003ed38  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_macro  0001f431  00000000  00000000  00040138  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_line   00020b00  00000000  00000000  0005f569  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_str    0008f880  00000000  00000000  00080069  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .comment      00000050  00000000  00000000  0010f8e9  2**0
                  CONTENTS, READONLY
 17 .debug_frame  00005f84  00000000  00000000  0010f93c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	2000017c 	.word	0x2000017c
 8000128:	00000000 	.word	0x00000000
 800012c:	0800adb4 	.word	0x0800adb4

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000180 	.word	0x20000180
 8000148:	0800adb4 	.word	0x0800adb4

0800014c <__aeabi_drsub>:
 800014c:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000150:	e002      	b.n	8000158 <__adddf3>
 8000152:	bf00      	nop

08000154 <__aeabi_dsub>:
 8000154:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

08000158 <__adddf3>:
 8000158:	b530      	push	{r4, r5, lr}
 800015a:	ea4f 0441 	mov.w	r4, r1, lsl #1
 800015e:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000162:	ea94 0f05 	teq	r4, r5
 8000166:	bf08      	it	eq
 8000168:	ea90 0f02 	teqeq	r0, r2
 800016c:	bf1f      	itttt	ne
 800016e:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000172:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000176:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800017a:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800017e:	f000 80e2 	beq.w	8000346 <__adddf3+0x1ee>
 8000182:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000186:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800018a:	bfb8      	it	lt
 800018c:	426d      	neglt	r5, r5
 800018e:	dd0c      	ble.n	80001aa <__adddf3+0x52>
 8000190:	442c      	add	r4, r5
 8000192:	ea80 0202 	eor.w	r2, r0, r2
 8000196:	ea81 0303 	eor.w	r3, r1, r3
 800019a:	ea82 0000 	eor.w	r0, r2, r0
 800019e:	ea83 0101 	eor.w	r1, r3, r1
 80001a2:	ea80 0202 	eor.w	r2, r0, r2
 80001a6:	ea81 0303 	eor.w	r3, r1, r3
 80001aa:	2d36      	cmp	r5, #54	; 0x36
 80001ac:	bf88      	it	hi
 80001ae:	bd30      	pophi	{r4, r5, pc}
 80001b0:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001b4:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001b8:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80001bc:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001c0:	d002      	beq.n	80001c8 <__adddf3+0x70>
 80001c2:	4240      	negs	r0, r0
 80001c4:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001c8:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80001cc:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001d0:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001d4:	d002      	beq.n	80001dc <__adddf3+0x84>
 80001d6:	4252      	negs	r2, r2
 80001d8:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001dc:	ea94 0f05 	teq	r4, r5
 80001e0:	f000 80a7 	beq.w	8000332 <__adddf3+0x1da>
 80001e4:	f1a4 0401 	sub.w	r4, r4, #1
 80001e8:	f1d5 0e20 	rsbs	lr, r5, #32
 80001ec:	db0d      	blt.n	800020a <__adddf3+0xb2>
 80001ee:	fa02 fc0e 	lsl.w	ip, r2, lr
 80001f2:	fa22 f205 	lsr.w	r2, r2, r5
 80001f6:	1880      	adds	r0, r0, r2
 80001f8:	f141 0100 	adc.w	r1, r1, #0
 80001fc:	fa03 f20e 	lsl.w	r2, r3, lr
 8000200:	1880      	adds	r0, r0, r2
 8000202:	fa43 f305 	asr.w	r3, r3, r5
 8000206:	4159      	adcs	r1, r3
 8000208:	e00e      	b.n	8000228 <__adddf3+0xd0>
 800020a:	f1a5 0520 	sub.w	r5, r5, #32
 800020e:	f10e 0e20 	add.w	lr, lr, #32
 8000212:	2a01      	cmp	r2, #1
 8000214:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000218:	bf28      	it	cs
 800021a:	f04c 0c02 	orrcs.w	ip, ip, #2
 800021e:	fa43 f305 	asr.w	r3, r3, r5
 8000222:	18c0      	adds	r0, r0, r3
 8000224:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8000228:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800022c:	d507      	bpl.n	800023e <__adddf3+0xe6>
 800022e:	f04f 0e00 	mov.w	lr, #0
 8000232:	f1dc 0c00 	rsbs	ip, ip, #0
 8000236:	eb7e 0000 	sbcs.w	r0, lr, r0
 800023a:	eb6e 0101 	sbc.w	r1, lr, r1
 800023e:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000242:	d31b      	bcc.n	800027c <__adddf3+0x124>
 8000244:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 8000248:	d30c      	bcc.n	8000264 <__adddf3+0x10c>
 800024a:	0849      	lsrs	r1, r1, #1
 800024c:	ea5f 0030 	movs.w	r0, r0, rrx
 8000250:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000254:	f104 0401 	add.w	r4, r4, #1
 8000258:	ea4f 5244 	mov.w	r2, r4, lsl #21
 800025c:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000260:	f080 809a 	bcs.w	8000398 <__adddf3+0x240>
 8000264:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000268:	bf08      	it	eq
 800026a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800026e:	f150 0000 	adcs.w	r0, r0, #0
 8000272:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000276:	ea41 0105 	orr.w	r1, r1, r5
 800027a:	bd30      	pop	{r4, r5, pc}
 800027c:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000280:	4140      	adcs	r0, r0
 8000282:	eb41 0101 	adc.w	r1, r1, r1
 8000286:	3c01      	subs	r4, #1
 8000288:	bf28      	it	cs
 800028a:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 800028e:	d2e9      	bcs.n	8000264 <__adddf3+0x10c>
 8000290:	f091 0f00 	teq	r1, #0
 8000294:	bf04      	itt	eq
 8000296:	4601      	moveq	r1, r0
 8000298:	2000      	moveq	r0, #0
 800029a:	fab1 f381 	clz	r3, r1
 800029e:	bf08      	it	eq
 80002a0:	3320      	addeq	r3, #32
 80002a2:	f1a3 030b 	sub.w	r3, r3, #11
 80002a6:	f1b3 0220 	subs.w	r2, r3, #32
 80002aa:	da0c      	bge.n	80002c6 <__adddf3+0x16e>
 80002ac:	320c      	adds	r2, #12
 80002ae:	dd08      	ble.n	80002c2 <__adddf3+0x16a>
 80002b0:	f102 0c14 	add.w	ip, r2, #20
 80002b4:	f1c2 020c 	rsb	r2, r2, #12
 80002b8:	fa01 f00c 	lsl.w	r0, r1, ip
 80002bc:	fa21 f102 	lsr.w	r1, r1, r2
 80002c0:	e00c      	b.n	80002dc <__adddf3+0x184>
 80002c2:	f102 0214 	add.w	r2, r2, #20
 80002c6:	bfd8      	it	le
 80002c8:	f1c2 0c20 	rsble	ip, r2, #32
 80002cc:	fa01 f102 	lsl.w	r1, r1, r2
 80002d0:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002d4:	bfdc      	itt	le
 80002d6:	ea41 010c 	orrle.w	r1, r1, ip
 80002da:	4090      	lslle	r0, r2
 80002dc:	1ae4      	subs	r4, r4, r3
 80002de:	bfa2      	ittt	ge
 80002e0:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002e4:	4329      	orrge	r1, r5
 80002e6:	bd30      	popge	{r4, r5, pc}
 80002e8:	ea6f 0404 	mvn.w	r4, r4
 80002ec:	3c1f      	subs	r4, #31
 80002ee:	da1c      	bge.n	800032a <__adddf3+0x1d2>
 80002f0:	340c      	adds	r4, #12
 80002f2:	dc0e      	bgt.n	8000312 <__adddf3+0x1ba>
 80002f4:	f104 0414 	add.w	r4, r4, #20
 80002f8:	f1c4 0220 	rsb	r2, r4, #32
 80002fc:	fa20 f004 	lsr.w	r0, r0, r4
 8000300:	fa01 f302 	lsl.w	r3, r1, r2
 8000304:	ea40 0003 	orr.w	r0, r0, r3
 8000308:	fa21 f304 	lsr.w	r3, r1, r4
 800030c:	ea45 0103 	orr.w	r1, r5, r3
 8000310:	bd30      	pop	{r4, r5, pc}
 8000312:	f1c4 040c 	rsb	r4, r4, #12
 8000316:	f1c4 0220 	rsb	r2, r4, #32
 800031a:	fa20 f002 	lsr.w	r0, r0, r2
 800031e:	fa01 f304 	lsl.w	r3, r1, r4
 8000322:	ea40 0003 	orr.w	r0, r0, r3
 8000326:	4629      	mov	r1, r5
 8000328:	bd30      	pop	{r4, r5, pc}
 800032a:	fa21 f004 	lsr.w	r0, r1, r4
 800032e:	4629      	mov	r1, r5
 8000330:	bd30      	pop	{r4, r5, pc}
 8000332:	f094 0f00 	teq	r4, #0
 8000336:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800033a:	bf06      	itte	eq
 800033c:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000340:	3401      	addeq	r4, #1
 8000342:	3d01      	subne	r5, #1
 8000344:	e74e      	b.n	80001e4 <__adddf3+0x8c>
 8000346:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800034a:	bf18      	it	ne
 800034c:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000350:	d029      	beq.n	80003a6 <__adddf3+0x24e>
 8000352:	ea94 0f05 	teq	r4, r5
 8000356:	bf08      	it	eq
 8000358:	ea90 0f02 	teqeq	r0, r2
 800035c:	d005      	beq.n	800036a <__adddf3+0x212>
 800035e:	ea54 0c00 	orrs.w	ip, r4, r0
 8000362:	bf04      	itt	eq
 8000364:	4619      	moveq	r1, r3
 8000366:	4610      	moveq	r0, r2
 8000368:	bd30      	pop	{r4, r5, pc}
 800036a:	ea91 0f03 	teq	r1, r3
 800036e:	bf1e      	ittt	ne
 8000370:	2100      	movne	r1, #0
 8000372:	2000      	movne	r0, #0
 8000374:	bd30      	popne	{r4, r5, pc}
 8000376:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800037a:	d105      	bne.n	8000388 <__adddf3+0x230>
 800037c:	0040      	lsls	r0, r0, #1
 800037e:	4149      	adcs	r1, r1
 8000380:	bf28      	it	cs
 8000382:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8000386:	bd30      	pop	{r4, r5, pc}
 8000388:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 800038c:	bf3c      	itt	cc
 800038e:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000392:	bd30      	popcc	{r4, r5, pc}
 8000394:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000398:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 800039c:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003a0:	f04f 0000 	mov.w	r0, #0
 80003a4:	bd30      	pop	{r4, r5, pc}
 80003a6:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003aa:	bf1a      	itte	ne
 80003ac:	4619      	movne	r1, r3
 80003ae:	4610      	movne	r0, r2
 80003b0:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003b4:	bf1c      	itt	ne
 80003b6:	460b      	movne	r3, r1
 80003b8:	4602      	movne	r2, r0
 80003ba:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003be:	bf06      	itte	eq
 80003c0:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003c4:	ea91 0f03 	teqeq	r1, r3
 80003c8:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80003cc:	bd30      	pop	{r4, r5, pc}
 80003ce:	bf00      	nop

080003d0 <__aeabi_ui2d>:
 80003d0:	f090 0f00 	teq	r0, #0
 80003d4:	bf04      	itt	eq
 80003d6:	2100      	moveq	r1, #0
 80003d8:	4770      	bxeq	lr
 80003da:	b530      	push	{r4, r5, lr}
 80003dc:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80003e0:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80003e4:	f04f 0500 	mov.w	r5, #0
 80003e8:	f04f 0100 	mov.w	r1, #0
 80003ec:	e750      	b.n	8000290 <__adddf3+0x138>
 80003ee:	bf00      	nop

080003f0 <__aeabi_i2d>:
 80003f0:	f090 0f00 	teq	r0, #0
 80003f4:	bf04      	itt	eq
 80003f6:	2100      	moveq	r1, #0
 80003f8:	4770      	bxeq	lr
 80003fa:	b530      	push	{r4, r5, lr}
 80003fc:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000400:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000404:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 8000408:	bf48      	it	mi
 800040a:	4240      	negmi	r0, r0
 800040c:	f04f 0100 	mov.w	r1, #0
 8000410:	e73e      	b.n	8000290 <__adddf3+0x138>
 8000412:	bf00      	nop

08000414 <__aeabi_f2d>:
 8000414:	0042      	lsls	r2, r0, #1
 8000416:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800041a:	ea4f 0131 	mov.w	r1, r1, rrx
 800041e:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000422:	bf1f      	itttt	ne
 8000424:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 8000428:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 800042c:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000430:	4770      	bxne	lr
 8000432:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 8000436:	bf08      	it	eq
 8000438:	4770      	bxeq	lr
 800043a:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 800043e:	bf04      	itt	eq
 8000440:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000444:	4770      	bxeq	lr
 8000446:	b530      	push	{r4, r5, lr}
 8000448:	f44f 7460 	mov.w	r4, #896	; 0x380
 800044c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000450:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000454:	e71c      	b.n	8000290 <__adddf3+0x138>
 8000456:	bf00      	nop

08000458 <__aeabi_ul2d>:
 8000458:	ea50 0201 	orrs.w	r2, r0, r1
 800045c:	bf08      	it	eq
 800045e:	4770      	bxeq	lr
 8000460:	b530      	push	{r4, r5, lr}
 8000462:	f04f 0500 	mov.w	r5, #0
 8000466:	e00a      	b.n	800047e <__aeabi_l2d+0x16>

08000468 <__aeabi_l2d>:
 8000468:	ea50 0201 	orrs.w	r2, r0, r1
 800046c:	bf08      	it	eq
 800046e:	4770      	bxeq	lr
 8000470:	b530      	push	{r4, r5, lr}
 8000472:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 8000476:	d502      	bpl.n	800047e <__aeabi_l2d+0x16>
 8000478:	4240      	negs	r0, r0
 800047a:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800047e:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000482:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000486:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800048a:	f43f aed8 	beq.w	800023e <__adddf3+0xe6>
 800048e:	f04f 0203 	mov.w	r2, #3
 8000492:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000496:	bf18      	it	ne
 8000498:	3203      	addne	r2, #3
 800049a:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800049e:	bf18      	it	ne
 80004a0:	3203      	addne	r2, #3
 80004a2:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004a6:	f1c2 0320 	rsb	r3, r2, #32
 80004aa:	fa00 fc03 	lsl.w	ip, r0, r3
 80004ae:	fa20 f002 	lsr.w	r0, r0, r2
 80004b2:	fa01 fe03 	lsl.w	lr, r1, r3
 80004b6:	ea40 000e 	orr.w	r0, r0, lr
 80004ba:	fa21 f102 	lsr.w	r1, r1, r2
 80004be:	4414      	add	r4, r2
 80004c0:	e6bd      	b.n	800023e <__adddf3+0xe6>
 80004c2:	bf00      	nop

080004c4 <__aeabi_dmul>:
 80004c4:	b570      	push	{r4, r5, r6, lr}
 80004c6:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004ca:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80004ce:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004d2:	bf1d      	ittte	ne
 80004d4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004d8:	ea94 0f0c 	teqne	r4, ip
 80004dc:	ea95 0f0c 	teqne	r5, ip
 80004e0:	f000 f8de 	bleq	80006a0 <__aeabi_dmul+0x1dc>
 80004e4:	442c      	add	r4, r5
 80004e6:	ea81 0603 	eor.w	r6, r1, r3
 80004ea:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80004ee:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80004f2:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80004f6:	bf18      	it	ne
 80004f8:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80004fc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000500:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000504:	d038      	beq.n	8000578 <__aeabi_dmul+0xb4>
 8000506:	fba0 ce02 	umull	ip, lr, r0, r2
 800050a:	f04f 0500 	mov.w	r5, #0
 800050e:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000512:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 8000516:	fbe0 e503 	umlal	lr, r5, r0, r3
 800051a:	f04f 0600 	mov.w	r6, #0
 800051e:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000522:	f09c 0f00 	teq	ip, #0
 8000526:	bf18      	it	ne
 8000528:	f04e 0e01 	orrne.w	lr, lr, #1
 800052c:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000530:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000534:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 8000538:	d204      	bcs.n	8000544 <__aeabi_dmul+0x80>
 800053a:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800053e:	416d      	adcs	r5, r5
 8000540:	eb46 0606 	adc.w	r6, r6, r6
 8000544:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000548:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 800054c:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000550:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000554:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000558:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800055c:	bf88      	it	hi
 800055e:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000562:	d81e      	bhi.n	80005a2 <__aeabi_dmul+0xde>
 8000564:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 8000568:	bf08      	it	eq
 800056a:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800056e:	f150 0000 	adcs.w	r0, r0, #0
 8000572:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000576:	bd70      	pop	{r4, r5, r6, pc}
 8000578:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 800057c:	ea46 0101 	orr.w	r1, r6, r1
 8000580:	ea40 0002 	orr.w	r0, r0, r2
 8000584:	ea81 0103 	eor.w	r1, r1, r3
 8000588:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 800058c:	bfc2      	ittt	gt
 800058e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000592:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000596:	bd70      	popgt	{r4, r5, r6, pc}
 8000598:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800059c:	f04f 0e00 	mov.w	lr, #0
 80005a0:	3c01      	subs	r4, #1
 80005a2:	f300 80ab 	bgt.w	80006fc <__aeabi_dmul+0x238>
 80005a6:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80005aa:	bfde      	ittt	le
 80005ac:	2000      	movle	r0, #0
 80005ae:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80005b2:	bd70      	pople	{r4, r5, r6, pc}
 80005b4:	f1c4 0400 	rsb	r4, r4, #0
 80005b8:	3c20      	subs	r4, #32
 80005ba:	da35      	bge.n	8000628 <__aeabi_dmul+0x164>
 80005bc:	340c      	adds	r4, #12
 80005be:	dc1b      	bgt.n	80005f8 <__aeabi_dmul+0x134>
 80005c0:	f104 0414 	add.w	r4, r4, #20
 80005c4:	f1c4 0520 	rsb	r5, r4, #32
 80005c8:	fa00 f305 	lsl.w	r3, r0, r5
 80005cc:	fa20 f004 	lsr.w	r0, r0, r4
 80005d0:	fa01 f205 	lsl.w	r2, r1, r5
 80005d4:	ea40 0002 	orr.w	r0, r0, r2
 80005d8:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80005dc:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005e0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005e4:	fa21 f604 	lsr.w	r6, r1, r4
 80005e8:	eb42 0106 	adc.w	r1, r2, r6
 80005ec:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80005f0:	bf08      	it	eq
 80005f2:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80005f6:	bd70      	pop	{r4, r5, r6, pc}
 80005f8:	f1c4 040c 	rsb	r4, r4, #12
 80005fc:	f1c4 0520 	rsb	r5, r4, #32
 8000600:	fa00 f304 	lsl.w	r3, r0, r4
 8000604:	fa20 f005 	lsr.w	r0, r0, r5
 8000608:	fa01 f204 	lsl.w	r2, r1, r4
 800060c:	ea40 0002 	orr.w	r0, r0, r2
 8000610:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000614:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000618:	f141 0100 	adc.w	r1, r1, #0
 800061c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000620:	bf08      	it	eq
 8000622:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000626:	bd70      	pop	{r4, r5, r6, pc}
 8000628:	f1c4 0520 	rsb	r5, r4, #32
 800062c:	fa00 f205 	lsl.w	r2, r0, r5
 8000630:	ea4e 0e02 	orr.w	lr, lr, r2
 8000634:	fa20 f304 	lsr.w	r3, r0, r4
 8000638:	fa01 f205 	lsl.w	r2, r1, r5
 800063c:	ea43 0302 	orr.w	r3, r3, r2
 8000640:	fa21 f004 	lsr.w	r0, r1, r4
 8000644:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000648:	fa21 f204 	lsr.w	r2, r1, r4
 800064c:	ea20 0002 	bic.w	r0, r0, r2
 8000650:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000654:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000658:	bf08      	it	eq
 800065a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800065e:	bd70      	pop	{r4, r5, r6, pc}
 8000660:	f094 0f00 	teq	r4, #0
 8000664:	d10f      	bne.n	8000686 <__aeabi_dmul+0x1c2>
 8000666:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800066a:	0040      	lsls	r0, r0, #1
 800066c:	eb41 0101 	adc.w	r1, r1, r1
 8000670:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000674:	bf08      	it	eq
 8000676:	3c01      	subeq	r4, #1
 8000678:	d0f7      	beq.n	800066a <__aeabi_dmul+0x1a6>
 800067a:	ea41 0106 	orr.w	r1, r1, r6
 800067e:	f095 0f00 	teq	r5, #0
 8000682:	bf18      	it	ne
 8000684:	4770      	bxne	lr
 8000686:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800068a:	0052      	lsls	r2, r2, #1
 800068c:	eb43 0303 	adc.w	r3, r3, r3
 8000690:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000694:	bf08      	it	eq
 8000696:	3d01      	subeq	r5, #1
 8000698:	d0f7      	beq.n	800068a <__aeabi_dmul+0x1c6>
 800069a:	ea43 0306 	orr.w	r3, r3, r6
 800069e:	4770      	bx	lr
 80006a0:	ea94 0f0c 	teq	r4, ip
 80006a4:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006a8:	bf18      	it	ne
 80006aa:	ea95 0f0c 	teqne	r5, ip
 80006ae:	d00c      	beq.n	80006ca <__aeabi_dmul+0x206>
 80006b0:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006b4:	bf18      	it	ne
 80006b6:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ba:	d1d1      	bne.n	8000660 <__aeabi_dmul+0x19c>
 80006bc:	ea81 0103 	eor.w	r1, r1, r3
 80006c0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006c4:	f04f 0000 	mov.w	r0, #0
 80006c8:	bd70      	pop	{r4, r5, r6, pc}
 80006ca:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006ce:	bf06      	itte	eq
 80006d0:	4610      	moveq	r0, r2
 80006d2:	4619      	moveq	r1, r3
 80006d4:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006d8:	d019      	beq.n	800070e <__aeabi_dmul+0x24a>
 80006da:	ea94 0f0c 	teq	r4, ip
 80006de:	d102      	bne.n	80006e6 <__aeabi_dmul+0x222>
 80006e0:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006e4:	d113      	bne.n	800070e <__aeabi_dmul+0x24a>
 80006e6:	ea95 0f0c 	teq	r5, ip
 80006ea:	d105      	bne.n	80006f8 <__aeabi_dmul+0x234>
 80006ec:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80006f0:	bf1c      	itt	ne
 80006f2:	4610      	movne	r0, r2
 80006f4:	4619      	movne	r1, r3
 80006f6:	d10a      	bne.n	800070e <__aeabi_dmul+0x24a>
 80006f8:	ea81 0103 	eor.w	r1, r1, r3
 80006fc:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000700:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000704:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000708:	f04f 0000 	mov.w	r0, #0
 800070c:	bd70      	pop	{r4, r5, r6, pc}
 800070e:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000712:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 8000716:	bd70      	pop	{r4, r5, r6, pc}

08000718 <__aeabi_ddiv>:
 8000718:	b570      	push	{r4, r5, r6, lr}
 800071a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800071e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000722:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000726:	bf1d      	ittte	ne
 8000728:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800072c:	ea94 0f0c 	teqne	r4, ip
 8000730:	ea95 0f0c 	teqne	r5, ip
 8000734:	f000 f8a7 	bleq	8000886 <__aeabi_ddiv+0x16e>
 8000738:	eba4 0405 	sub.w	r4, r4, r5
 800073c:	ea81 0e03 	eor.w	lr, r1, r3
 8000740:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000744:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000748:	f000 8088 	beq.w	800085c <__aeabi_ddiv+0x144>
 800074c:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000750:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000754:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000758:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 800075c:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000760:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000764:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000768:	ea4f 2600 	mov.w	r6, r0, lsl #8
 800076c:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000770:	429d      	cmp	r5, r3
 8000772:	bf08      	it	eq
 8000774:	4296      	cmpeq	r6, r2
 8000776:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800077a:	f504 7440 	add.w	r4, r4, #768	; 0x300
 800077e:	d202      	bcs.n	8000786 <__aeabi_ddiv+0x6e>
 8000780:	085b      	lsrs	r3, r3, #1
 8000782:	ea4f 0232 	mov.w	r2, r2, rrx
 8000786:	1ab6      	subs	r6, r6, r2
 8000788:	eb65 0503 	sbc.w	r5, r5, r3
 800078c:	085b      	lsrs	r3, r3, #1
 800078e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000792:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8000796:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800079a:	ebb6 0e02 	subs.w	lr, r6, r2
 800079e:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007a2:	bf22      	ittt	cs
 80007a4:	1ab6      	subcs	r6, r6, r2
 80007a6:	4675      	movcs	r5, lr
 80007a8:	ea40 000c 	orrcs.w	r0, r0, ip
 80007ac:	085b      	lsrs	r3, r3, #1
 80007ae:	ea4f 0232 	mov.w	r2, r2, rrx
 80007b2:	ebb6 0e02 	subs.w	lr, r6, r2
 80007b6:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ba:	bf22      	ittt	cs
 80007bc:	1ab6      	subcs	r6, r6, r2
 80007be:	4675      	movcs	r5, lr
 80007c0:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007c4:	085b      	lsrs	r3, r3, #1
 80007c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80007ca:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ce:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007d2:	bf22      	ittt	cs
 80007d4:	1ab6      	subcs	r6, r6, r2
 80007d6:	4675      	movcs	r5, lr
 80007d8:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007dc:	085b      	lsrs	r3, r3, #1
 80007de:	ea4f 0232 	mov.w	r2, r2, rrx
 80007e2:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e6:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ea:	bf22      	ittt	cs
 80007ec:	1ab6      	subcs	r6, r6, r2
 80007ee:	4675      	movcs	r5, lr
 80007f0:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80007f4:	ea55 0e06 	orrs.w	lr, r5, r6
 80007f8:	d018      	beq.n	800082c <__aeabi_ddiv+0x114>
 80007fa:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80007fe:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000802:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000806:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800080a:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800080e:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000812:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000816:	d1c0      	bne.n	800079a <__aeabi_ddiv+0x82>
 8000818:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800081c:	d10b      	bne.n	8000836 <__aeabi_ddiv+0x11e>
 800081e:	ea41 0100 	orr.w	r1, r1, r0
 8000822:	f04f 0000 	mov.w	r0, #0
 8000826:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800082a:	e7b6      	b.n	800079a <__aeabi_ddiv+0x82>
 800082c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000830:	bf04      	itt	eq
 8000832:	4301      	orreq	r1, r0
 8000834:	2000      	moveq	r0, #0
 8000836:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800083a:	bf88      	it	hi
 800083c:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000840:	f63f aeaf 	bhi.w	80005a2 <__aeabi_dmul+0xde>
 8000844:	ebb5 0c03 	subs.w	ip, r5, r3
 8000848:	bf04      	itt	eq
 800084a:	ebb6 0c02 	subseq.w	ip, r6, r2
 800084e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000852:	f150 0000 	adcs.w	r0, r0, #0
 8000856:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800085a:	bd70      	pop	{r4, r5, r6, pc}
 800085c:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000860:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000864:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000868:	bfc2      	ittt	gt
 800086a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800086e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000872:	bd70      	popgt	{r4, r5, r6, pc}
 8000874:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000878:	f04f 0e00 	mov.w	lr, #0
 800087c:	3c01      	subs	r4, #1
 800087e:	e690      	b.n	80005a2 <__aeabi_dmul+0xde>
 8000880:	ea45 0e06 	orr.w	lr, r5, r6
 8000884:	e68d      	b.n	80005a2 <__aeabi_dmul+0xde>
 8000886:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800088a:	ea94 0f0c 	teq	r4, ip
 800088e:	bf08      	it	eq
 8000890:	ea95 0f0c 	teqeq	r5, ip
 8000894:	f43f af3b 	beq.w	800070e <__aeabi_dmul+0x24a>
 8000898:	ea94 0f0c 	teq	r4, ip
 800089c:	d10a      	bne.n	80008b4 <__aeabi_ddiv+0x19c>
 800089e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008a2:	f47f af34 	bne.w	800070e <__aeabi_dmul+0x24a>
 80008a6:	ea95 0f0c 	teq	r5, ip
 80008aa:	f47f af25 	bne.w	80006f8 <__aeabi_dmul+0x234>
 80008ae:	4610      	mov	r0, r2
 80008b0:	4619      	mov	r1, r3
 80008b2:	e72c      	b.n	800070e <__aeabi_dmul+0x24a>
 80008b4:	ea95 0f0c 	teq	r5, ip
 80008b8:	d106      	bne.n	80008c8 <__aeabi_ddiv+0x1b0>
 80008ba:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008be:	f43f aefd 	beq.w	80006bc <__aeabi_dmul+0x1f8>
 80008c2:	4610      	mov	r0, r2
 80008c4:	4619      	mov	r1, r3
 80008c6:	e722      	b.n	800070e <__aeabi_dmul+0x24a>
 80008c8:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008cc:	bf18      	it	ne
 80008ce:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008d2:	f47f aec5 	bne.w	8000660 <__aeabi_dmul+0x19c>
 80008d6:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008da:	f47f af0d 	bne.w	80006f8 <__aeabi_dmul+0x234>
 80008de:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008e2:	f47f aeeb 	bne.w	80006bc <__aeabi_dmul+0x1f8>
 80008e6:	e712      	b.n	800070e <__aeabi_dmul+0x24a>

080008e8 <__aeabi_d2f>:
 80008e8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 80008ec:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 80008f0:	bf24      	itt	cs
 80008f2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 80008f6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 80008fa:	d90d      	bls.n	8000918 <__aeabi_d2f+0x30>
 80008fc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000900:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000904:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000908:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 800090c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000910:	bf08      	it	eq
 8000912:	f020 0001 	biceq.w	r0, r0, #1
 8000916:	4770      	bx	lr
 8000918:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 800091c:	d121      	bne.n	8000962 <__aeabi_d2f+0x7a>
 800091e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000922:	bfbc      	itt	lt
 8000924:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000928:	4770      	bxlt	lr
 800092a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800092e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000932:	f1c2 0218 	rsb	r2, r2, #24
 8000936:	f1c2 0c20 	rsb	ip, r2, #32
 800093a:	fa10 f30c 	lsls.w	r3, r0, ip
 800093e:	fa20 f002 	lsr.w	r0, r0, r2
 8000942:	bf18      	it	ne
 8000944:	f040 0001 	orrne.w	r0, r0, #1
 8000948:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 800094c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000950:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000954:	ea40 000c 	orr.w	r0, r0, ip
 8000958:	fa23 f302 	lsr.w	r3, r3, r2
 800095c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000960:	e7cc      	b.n	80008fc <__aeabi_d2f+0x14>
 8000962:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000966:	d107      	bne.n	8000978 <__aeabi_d2f+0x90>
 8000968:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 800096c:	bf1e      	ittt	ne
 800096e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000972:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000976:	4770      	bxne	lr
 8000978:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 800097c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000980:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000984:	4770      	bx	lr
 8000986:	bf00      	nop

08000988 <__aeabi_frsub>:
 8000988:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 800098c:	e002      	b.n	8000994 <__addsf3>
 800098e:	bf00      	nop

08000990 <__aeabi_fsub>:
 8000990:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000994 <__addsf3>:
 8000994:	0042      	lsls	r2, r0, #1
 8000996:	bf1f      	itttt	ne
 8000998:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 800099c:	ea92 0f03 	teqne	r2, r3
 80009a0:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 80009a4:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 80009a8:	d06a      	beq.n	8000a80 <__addsf3+0xec>
 80009aa:	ea4f 6212 	mov.w	r2, r2, lsr #24
 80009ae:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 80009b2:	bfc1      	itttt	gt
 80009b4:	18d2      	addgt	r2, r2, r3
 80009b6:	4041      	eorgt	r1, r0
 80009b8:	4048      	eorgt	r0, r1
 80009ba:	4041      	eorgt	r1, r0
 80009bc:	bfb8      	it	lt
 80009be:	425b      	neglt	r3, r3
 80009c0:	2b19      	cmp	r3, #25
 80009c2:	bf88      	it	hi
 80009c4:	4770      	bxhi	lr
 80009c6:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 80009ca:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 80009ce:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 80009d2:	bf18      	it	ne
 80009d4:	4240      	negne	r0, r0
 80009d6:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80009da:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 80009de:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 80009e2:	bf18      	it	ne
 80009e4:	4249      	negne	r1, r1
 80009e6:	ea92 0f03 	teq	r2, r3
 80009ea:	d03f      	beq.n	8000a6c <__addsf3+0xd8>
 80009ec:	f1a2 0201 	sub.w	r2, r2, #1
 80009f0:	fa41 fc03 	asr.w	ip, r1, r3
 80009f4:	eb10 000c 	adds.w	r0, r0, ip
 80009f8:	f1c3 0320 	rsb	r3, r3, #32
 80009fc:	fa01 f103 	lsl.w	r1, r1, r3
 8000a00:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000a04:	d502      	bpl.n	8000a0c <__addsf3+0x78>
 8000a06:	4249      	negs	r1, r1
 8000a08:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000a0c:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8000a10:	d313      	bcc.n	8000a3a <__addsf3+0xa6>
 8000a12:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000a16:	d306      	bcc.n	8000a26 <__addsf3+0x92>
 8000a18:	0840      	lsrs	r0, r0, #1
 8000a1a:	ea4f 0131 	mov.w	r1, r1, rrx
 8000a1e:	f102 0201 	add.w	r2, r2, #1
 8000a22:	2afe      	cmp	r2, #254	; 0xfe
 8000a24:	d251      	bcs.n	8000aca <__addsf3+0x136>
 8000a26:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8000a2a:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000a2e:	bf08      	it	eq
 8000a30:	f020 0001 	biceq.w	r0, r0, #1
 8000a34:	ea40 0003 	orr.w	r0, r0, r3
 8000a38:	4770      	bx	lr
 8000a3a:	0049      	lsls	r1, r1, #1
 8000a3c:	eb40 0000 	adc.w	r0, r0, r0
 8000a40:	3a01      	subs	r2, #1
 8000a42:	bf28      	it	cs
 8000a44:	f5b0 0f00 	cmpcs.w	r0, #8388608	; 0x800000
 8000a48:	d2ed      	bcs.n	8000a26 <__addsf3+0x92>
 8000a4a:	fab0 fc80 	clz	ip, r0
 8000a4e:	f1ac 0c08 	sub.w	ip, ip, #8
 8000a52:	ebb2 020c 	subs.w	r2, r2, ip
 8000a56:	fa00 f00c 	lsl.w	r0, r0, ip
 8000a5a:	bfaa      	itet	ge
 8000a5c:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000a60:	4252      	neglt	r2, r2
 8000a62:	4318      	orrge	r0, r3
 8000a64:	bfbc      	itt	lt
 8000a66:	40d0      	lsrlt	r0, r2
 8000a68:	4318      	orrlt	r0, r3
 8000a6a:	4770      	bx	lr
 8000a6c:	f092 0f00 	teq	r2, #0
 8000a70:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000a74:	bf06      	itte	eq
 8000a76:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8000a7a:	3201      	addeq	r2, #1
 8000a7c:	3b01      	subne	r3, #1
 8000a7e:	e7b5      	b.n	80009ec <__addsf3+0x58>
 8000a80:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000a84:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000a88:	bf18      	it	ne
 8000a8a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000a8e:	d021      	beq.n	8000ad4 <__addsf3+0x140>
 8000a90:	ea92 0f03 	teq	r2, r3
 8000a94:	d004      	beq.n	8000aa0 <__addsf3+0x10c>
 8000a96:	f092 0f00 	teq	r2, #0
 8000a9a:	bf08      	it	eq
 8000a9c:	4608      	moveq	r0, r1
 8000a9e:	4770      	bx	lr
 8000aa0:	ea90 0f01 	teq	r0, r1
 8000aa4:	bf1c      	itt	ne
 8000aa6:	2000      	movne	r0, #0
 8000aa8:	4770      	bxne	lr
 8000aaa:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000aae:	d104      	bne.n	8000aba <__addsf3+0x126>
 8000ab0:	0040      	lsls	r0, r0, #1
 8000ab2:	bf28      	it	cs
 8000ab4:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000ab8:	4770      	bx	lr
 8000aba:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000abe:	bf3c      	itt	cc
 8000ac0:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000ac4:	4770      	bxcc	lr
 8000ac6:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000aca:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8000ace:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000ad2:	4770      	bx	lr
 8000ad4:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000ad8:	bf16      	itet	ne
 8000ada:	4608      	movne	r0, r1
 8000adc:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000ae0:	4601      	movne	r1, r0
 8000ae2:	0242      	lsls	r2, r0, #9
 8000ae4:	bf06      	itte	eq
 8000ae6:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000aea:	ea90 0f01 	teqeq	r0, r1
 8000aee:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 8000af2:	4770      	bx	lr

08000af4 <__aeabi_ui2f>:
 8000af4:	f04f 0300 	mov.w	r3, #0
 8000af8:	e004      	b.n	8000b04 <__aeabi_i2f+0x8>
 8000afa:	bf00      	nop

08000afc <__aeabi_i2f>:
 8000afc:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8000b00:	bf48      	it	mi
 8000b02:	4240      	negmi	r0, r0
 8000b04:	ea5f 0c00 	movs.w	ip, r0
 8000b08:	bf08      	it	eq
 8000b0a:	4770      	bxeq	lr
 8000b0c:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8000b10:	4601      	mov	r1, r0
 8000b12:	f04f 0000 	mov.w	r0, #0
 8000b16:	e01c      	b.n	8000b52 <__aeabi_l2f+0x2a>

08000b18 <__aeabi_ul2f>:
 8000b18:	ea50 0201 	orrs.w	r2, r0, r1
 8000b1c:	bf08      	it	eq
 8000b1e:	4770      	bxeq	lr
 8000b20:	f04f 0300 	mov.w	r3, #0
 8000b24:	e00a      	b.n	8000b3c <__aeabi_l2f+0x14>
 8000b26:	bf00      	nop

08000b28 <__aeabi_l2f>:
 8000b28:	ea50 0201 	orrs.w	r2, r0, r1
 8000b2c:	bf08      	it	eq
 8000b2e:	4770      	bxeq	lr
 8000b30:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000b34:	d502      	bpl.n	8000b3c <__aeabi_l2f+0x14>
 8000b36:	4240      	negs	r0, r0
 8000b38:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000b3c:	ea5f 0c01 	movs.w	ip, r1
 8000b40:	bf02      	ittt	eq
 8000b42:	4684      	moveq	ip, r0
 8000b44:	4601      	moveq	r1, r0
 8000b46:	2000      	moveq	r0, #0
 8000b48:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000b4c:	bf08      	it	eq
 8000b4e:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000b52:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8000b56:	fabc f28c 	clz	r2, ip
 8000b5a:	3a08      	subs	r2, #8
 8000b5c:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000b60:	db10      	blt.n	8000b84 <__aeabi_l2f+0x5c>
 8000b62:	fa01 fc02 	lsl.w	ip, r1, r2
 8000b66:	4463      	add	r3, ip
 8000b68:	fa00 fc02 	lsl.w	ip, r0, r2
 8000b6c:	f1c2 0220 	rsb	r2, r2, #32
 8000b70:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000b74:	fa20 f202 	lsr.w	r2, r0, r2
 8000b78:	eb43 0002 	adc.w	r0, r3, r2
 8000b7c:	bf08      	it	eq
 8000b7e:	f020 0001 	biceq.w	r0, r0, #1
 8000b82:	4770      	bx	lr
 8000b84:	f102 0220 	add.w	r2, r2, #32
 8000b88:	fa01 fc02 	lsl.w	ip, r1, r2
 8000b8c:	f1c2 0220 	rsb	r2, r2, #32
 8000b90:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000b94:	fa21 f202 	lsr.w	r2, r1, r2
 8000b98:	eb43 0002 	adc.w	r0, r3, r2
 8000b9c:	bf08      	it	eq
 8000b9e:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000ba2:	4770      	bx	lr

08000ba4 <__aeabi_fmul>:
 8000ba4:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000ba8:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000bac:	bf1e      	ittt	ne
 8000bae:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000bb2:	ea92 0f0c 	teqne	r2, ip
 8000bb6:	ea93 0f0c 	teqne	r3, ip
 8000bba:	d06f      	beq.n	8000c9c <__aeabi_fmul+0xf8>
 8000bbc:	441a      	add	r2, r3
 8000bbe:	ea80 0c01 	eor.w	ip, r0, r1
 8000bc2:	0240      	lsls	r0, r0, #9
 8000bc4:	bf18      	it	ne
 8000bc6:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000bca:	d01e      	beq.n	8000c0a <__aeabi_fmul+0x66>
 8000bcc:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8000bd0:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000bd4:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000bd8:	fba0 3101 	umull	r3, r1, r0, r1
 8000bdc:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000be0:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 8000be4:	bf3e      	ittt	cc
 8000be6:	0049      	lslcc	r1, r1, #1
 8000be8:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000bec:	005b      	lslcc	r3, r3, #1
 8000bee:	ea40 0001 	orr.w	r0, r0, r1
 8000bf2:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 8000bf6:	2afd      	cmp	r2, #253	; 0xfd
 8000bf8:	d81d      	bhi.n	8000c36 <__aeabi_fmul+0x92>
 8000bfa:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8000bfe:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000c02:	bf08      	it	eq
 8000c04:	f020 0001 	biceq.w	r0, r0, #1
 8000c08:	4770      	bx	lr
 8000c0a:	f090 0f00 	teq	r0, #0
 8000c0e:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000c12:	bf08      	it	eq
 8000c14:	0249      	lsleq	r1, r1, #9
 8000c16:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000c1a:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000c1e:	3a7f      	subs	r2, #127	; 0x7f
 8000c20:	bfc2      	ittt	gt
 8000c22:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000c26:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000c2a:	4770      	bxgt	lr
 8000c2c:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c30:	f04f 0300 	mov.w	r3, #0
 8000c34:	3a01      	subs	r2, #1
 8000c36:	dc5d      	bgt.n	8000cf4 <__aeabi_fmul+0x150>
 8000c38:	f112 0f19 	cmn.w	r2, #25
 8000c3c:	bfdc      	itt	le
 8000c3e:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 8000c42:	4770      	bxle	lr
 8000c44:	f1c2 0200 	rsb	r2, r2, #0
 8000c48:	0041      	lsls	r1, r0, #1
 8000c4a:	fa21 f102 	lsr.w	r1, r1, r2
 8000c4e:	f1c2 0220 	rsb	r2, r2, #32
 8000c52:	fa00 fc02 	lsl.w	ip, r0, r2
 8000c56:	ea5f 0031 	movs.w	r0, r1, rrx
 8000c5a:	f140 0000 	adc.w	r0, r0, #0
 8000c5e:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000c62:	bf08      	it	eq
 8000c64:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000c68:	4770      	bx	lr
 8000c6a:	f092 0f00 	teq	r2, #0
 8000c6e:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000c72:	bf02      	ittt	eq
 8000c74:	0040      	lsleq	r0, r0, #1
 8000c76:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000c7a:	3a01      	subeq	r2, #1
 8000c7c:	d0f9      	beq.n	8000c72 <__aeabi_fmul+0xce>
 8000c7e:	ea40 000c 	orr.w	r0, r0, ip
 8000c82:	f093 0f00 	teq	r3, #0
 8000c86:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c8a:	bf02      	ittt	eq
 8000c8c:	0049      	lsleq	r1, r1, #1
 8000c8e:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000c92:	3b01      	subeq	r3, #1
 8000c94:	d0f9      	beq.n	8000c8a <__aeabi_fmul+0xe6>
 8000c96:	ea41 010c 	orr.w	r1, r1, ip
 8000c9a:	e78f      	b.n	8000bbc <__aeabi_fmul+0x18>
 8000c9c:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000ca0:	ea92 0f0c 	teq	r2, ip
 8000ca4:	bf18      	it	ne
 8000ca6:	ea93 0f0c 	teqne	r3, ip
 8000caa:	d00a      	beq.n	8000cc2 <__aeabi_fmul+0x11e>
 8000cac:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000cb0:	bf18      	it	ne
 8000cb2:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000cb6:	d1d8      	bne.n	8000c6a <__aeabi_fmul+0xc6>
 8000cb8:	ea80 0001 	eor.w	r0, r0, r1
 8000cbc:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000cc0:	4770      	bx	lr
 8000cc2:	f090 0f00 	teq	r0, #0
 8000cc6:	bf17      	itett	ne
 8000cc8:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 8000ccc:	4608      	moveq	r0, r1
 8000cce:	f091 0f00 	teqne	r1, #0
 8000cd2:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 8000cd6:	d014      	beq.n	8000d02 <__aeabi_fmul+0x15e>
 8000cd8:	ea92 0f0c 	teq	r2, ip
 8000cdc:	d101      	bne.n	8000ce2 <__aeabi_fmul+0x13e>
 8000cde:	0242      	lsls	r2, r0, #9
 8000ce0:	d10f      	bne.n	8000d02 <__aeabi_fmul+0x15e>
 8000ce2:	ea93 0f0c 	teq	r3, ip
 8000ce6:	d103      	bne.n	8000cf0 <__aeabi_fmul+0x14c>
 8000ce8:	024b      	lsls	r3, r1, #9
 8000cea:	bf18      	it	ne
 8000cec:	4608      	movne	r0, r1
 8000cee:	d108      	bne.n	8000d02 <__aeabi_fmul+0x15e>
 8000cf0:	ea80 0001 	eor.w	r0, r0, r1
 8000cf4:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000cf8:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000cfc:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000d00:	4770      	bx	lr
 8000d02:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000d06:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 8000d0a:	4770      	bx	lr

08000d0c <__aeabi_fdiv>:
 8000d0c:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000d10:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000d14:	bf1e      	ittt	ne
 8000d16:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000d1a:	ea92 0f0c 	teqne	r2, ip
 8000d1e:	ea93 0f0c 	teqne	r3, ip
 8000d22:	d069      	beq.n	8000df8 <__aeabi_fdiv+0xec>
 8000d24:	eba2 0203 	sub.w	r2, r2, r3
 8000d28:	ea80 0c01 	eor.w	ip, r0, r1
 8000d2c:	0249      	lsls	r1, r1, #9
 8000d2e:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000d32:	d037      	beq.n	8000da4 <__aeabi_fdiv+0x98>
 8000d34:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8000d38:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000d3c:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000d40:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000d44:	428b      	cmp	r3, r1
 8000d46:	bf38      	it	cc
 8000d48:	005b      	lslcc	r3, r3, #1
 8000d4a:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
 8000d4e:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
 8000d52:	428b      	cmp	r3, r1
 8000d54:	bf24      	itt	cs
 8000d56:	1a5b      	subcs	r3, r3, r1
 8000d58:	ea40 000c 	orrcs.w	r0, r0, ip
 8000d5c:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000d60:	bf24      	itt	cs
 8000d62:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000d66:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000d6a:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000d6e:	bf24      	itt	cs
 8000d70:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000d74:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000d78:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000d7c:	bf24      	itt	cs
 8000d7e:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000d82:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000d86:	011b      	lsls	r3, r3, #4
 8000d88:	bf18      	it	ne
 8000d8a:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000d8e:	d1e0      	bne.n	8000d52 <__aeabi_fdiv+0x46>
 8000d90:	2afd      	cmp	r2, #253	; 0xfd
 8000d92:	f63f af50 	bhi.w	8000c36 <__aeabi_fmul+0x92>
 8000d96:	428b      	cmp	r3, r1
 8000d98:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000d9c:	bf08      	it	eq
 8000d9e:	f020 0001 	biceq.w	r0, r0, #1
 8000da2:	4770      	bx	lr
 8000da4:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000da8:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000dac:	327f      	adds	r2, #127	; 0x7f
 8000dae:	bfc2      	ittt	gt
 8000db0:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000db4:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000db8:	4770      	bxgt	lr
 8000dba:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000dbe:	f04f 0300 	mov.w	r3, #0
 8000dc2:	3a01      	subs	r2, #1
 8000dc4:	e737      	b.n	8000c36 <__aeabi_fmul+0x92>
 8000dc6:	f092 0f00 	teq	r2, #0
 8000dca:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000dce:	bf02      	ittt	eq
 8000dd0:	0040      	lsleq	r0, r0, #1
 8000dd2:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000dd6:	3a01      	subeq	r2, #1
 8000dd8:	d0f9      	beq.n	8000dce <__aeabi_fdiv+0xc2>
 8000dda:	ea40 000c 	orr.w	r0, r0, ip
 8000dde:	f093 0f00 	teq	r3, #0
 8000de2:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000de6:	bf02      	ittt	eq
 8000de8:	0049      	lsleq	r1, r1, #1
 8000dea:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000dee:	3b01      	subeq	r3, #1
 8000df0:	d0f9      	beq.n	8000de6 <__aeabi_fdiv+0xda>
 8000df2:	ea41 010c 	orr.w	r1, r1, ip
 8000df6:	e795      	b.n	8000d24 <__aeabi_fdiv+0x18>
 8000df8:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000dfc:	ea92 0f0c 	teq	r2, ip
 8000e00:	d108      	bne.n	8000e14 <__aeabi_fdiv+0x108>
 8000e02:	0242      	lsls	r2, r0, #9
 8000e04:	f47f af7d 	bne.w	8000d02 <__aeabi_fmul+0x15e>
 8000e08:	ea93 0f0c 	teq	r3, ip
 8000e0c:	f47f af70 	bne.w	8000cf0 <__aeabi_fmul+0x14c>
 8000e10:	4608      	mov	r0, r1
 8000e12:	e776      	b.n	8000d02 <__aeabi_fmul+0x15e>
 8000e14:	ea93 0f0c 	teq	r3, ip
 8000e18:	d104      	bne.n	8000e24 <__aeabi_fdiv+0x118>
 8000e1a:	024b      	lsls	r3, r1, #9
 8000e1c:	f43f af4c 	beq.w	8000cb8 <__aeabi_fmul+0x114>
 8000e20:	4608      	mov	r0, r1
 8000e22:	e76e      	b.n	8000d02 <__aeabi_fmul+0x15e>
 8000e24:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000e28:	bf18      	it	ne
 8000e2a:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000e2e:	d1ca      	bne.n	8000dc6 <__aeabi_fdiv+0xba>
 8000e30:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
 8000e34:	f47f af5c 	bne.w	8000cf0 <__aeabi_fmul+0x14c>
 8000e38:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
 8000e3c:	f47f af3c 	bne.w	8000cb8 <__aeabi_fmul+0x114>
 8000e40:	e75f      	b.n	8000d02 <__aeabi_fmul+0x15e>
 8000e42:	bf00      	nop

08000e44 <__aeabi_f2iz>:
 8000e44:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8000e48:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
 8000e4c:	d30f      	bcc.n	8000e6e <__aeabi_f2iz+0x2a>
 8000e4e:	f04f 039e 	mov.w	r3, #158	; 0x9e
 8000e52:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 8000e56:	d90d      	bls.n	8000e74 <__aeabi_f2iz+0x30>
 8000e58:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8000e5c:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000e60:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000e64:	fa23 f002 	lsr.w	r0, r3, r2
 8000e68:	bf18      	it	ne
 8000e6a:	4240      	negne	r0, r0
 8000e6c:	4770      	bx	lr
 8000e6e:	f04f 0000 	mov.w	r0, #0
 8000e72:	4770      	bx	lr
 8000e74:	f112 0f61 	cmn.w	r2, #97	; 0x61
 8000e78:	d101      	bne.n	8000e7e <__aeabi_f2iz+0x3a>
 8000e7a:	0242      	lsls	r2, r0, #9
 8000e7c:	d105      	bne.n	8000e8a <__aeabi_f2iz+0x46>
 8000e7e:	f010 4000 	ands.w	r0, r0, #2147483648	; 0x80000000
 8000e82:	bf08      	it	eq
 8000e84:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000e88:	4770      	bx	lr
 8000e8a:	f04f 0000 	mov.w	r0, #0
 8000e8e:	4770      	bx	lr

08000e90 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000e90:	b580      	push	{r7, lr}
 8000e92:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000e94:	4b08      	ldr	r3, [pc, #32]	; (8000eb8 <HAL_Init+0x28>)
 8000e96:	681b      	ldr	r3, [r3, #0]
 8000e98:	4a07      	ldr	r2, [pc, #28]	; (8000eb8 <HAL_Init+0x28>)
 8000e9a:	f043 0310 	orr.w	r3, r3, #16
 8000e9e:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000ea0:	2003      	movs	r0, #3
 8000ea2:	f000 ff4f 	bl	8001d44 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000ea6:	200f      	movs	r0, #15
 8000ea8:	f000 f808 	bl	8000ebc <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000eac:	f005 fe5e 	bl	8006b6c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000eb0:	2300      	movs	r3, #0
}
 8000eb2:	4618      	mov	r0, r3
 8000eb4:	bd80      	pop	{r7, pc}
 8000eb6:	bf00      	nop
 8000eb8:	40022000 	.word	0x40022000

08000ebc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000ebc:	b580      	push	{r7, lr}
 8000ebe:	b082      	sub	sp, #8
 8000ec0:	af00      	add	r7, sp, #0
 8000ec2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000ec4:	4b12      	ldr	r3, [pc, #72]	; (8000f10 <HAL_InitTick+0x54>)
 8000ec6:	681a      	ldr	r2, [r3, #0]
 8000ec8:	4b12      	ldr	r3, [pc, #72]	; (8000f14 <HAL_InitTick+0x58>)
 8000eca:	781b      	ldrb	r3, [r3, #0]
 8000ecc:	4619      	mov	r1, r3
 8000ece:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000ed2:	fbb3 f3f1 	udiv	r3, r3, r1
 8000ed6:	fbb2 f3f3 	udiv	r3, r2, r3
 8000eda:	4618      	mov	r0, r3
 8000edc:	f000 ff75 	bl	8001dca <HAL_SYSTICK_Config>
 8000ee0:	4603      	mov	r3, r0
 8000ee2:	2b00      	cmp	r3, #0
 8000ee4:	d001      	beq.n	8000eea <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000ee6:	2301      	movs	r3, #1
 8000ee8:	e00e      	b.n	8000f08 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000eea:	687b      	ldr	r3, [r7, #4]
 8000eec:	2b0f      	cmp	r3, #15
 8000eee:	d80a      	bhi.n	8000f06 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000ef0:	2200      	movs	r2, #0
 8000ef2:	6879      	ldr	r1, [r7, #4]
 8000ef4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000ef8:	f000 ff2f 	bl	8001d5a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000efc:	4a06      	ldr	r2, [pc, #24]	; (8000f18 <HAL_InitTick+0x5c>)
 8000efe:	687b      	ldr	r3, [r7, #4]
 8000f00:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000f02:	2300      	movs	r3, #0
 8000f04:	e000      	b.n	8000f08 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000f06:	2301      	movs	r3, #1
}
 8000f08:	4618      	mov	r0, r3
 8000f0a:	3708      	adds	r7, #8
 8000f0c:	46bd      	mov	sp, r7
 8000f0e:	bd80      	pop	{r7, pc}
 8000f10:	2000000c 	.word	0x2000000c
 8000f14:	20000004 	.word	0x20000004
 8000f18:	20000000 	.word	0x20000000

08000f1c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000f1c:	b480      	push	{r7}
 8000f1e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000f20:	4b05      	ldr	r3, [pc, #20]	; (8000f38 <HAL_IncTick+0x1c>)
 8000f22:	781b      	ldrb	r3, [r3, #0]
 8000f24:	461a      	mov	r2, r3
 8000f26:	4b05      	ldr	r3, [pc, #20]	; (8000f3c <HAL_IncTick+0x20>)
 8000f28:	681b      	ldr	r3, [r3, #0]
 8000f2a:	4413      	add	r3, r2
 8000f2c:	4a03      	ldr	r2, [pc, #12]	; (8000f3c <HAL_IncTick+0x20>)
 8000f2e:	6013      	str	r3, [r2, #0]
}
 8000f30:	bf00      	nop
 8000f32:	46bd      	mov	sp, r7
 8000f34:	bc80      	pop	{r7}
 8000f36:	4770      	bx	lr
 8000f38:	20000004 	.word	0x20000004
 8000f3c:	200001f0 	.word	0x200001f0

08000f40 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000f40:	b480      	push	{r7}
 8000f42:	af00      	add	r7, sp, #0
  return uwTick;
 8000f44:	4b02      	ldr	r3, [pc, #8]	; (8000f50 <HAL_GetTick+0x10>)
 8000f46:	681b      	ldr	r3, [r3, #0]
}
 8000f48:	4618      	mov	r0, r3
 8000f4a:	46bd      	mov	sp, r7
 8000f4c:	bc80      	pop	{r7}
 8000f4e:	4770      	bx	lr
 8000f50:	200001f0 	.word	0x200001f0

08000f54 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000f54:	b580      	push	{r7, lr}
 8000f56:	b084      	sub	sp, #16
 8000f58:	af00      	add	r7, sp, #0
 8000f5a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000f5c:	f7ff fff0 	bl	8000f40 <HAL_GetTick>
 8000f60:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000f62:	687b      	ldr	r3, [r7, #4]
 8000f64:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000f66:	68fb      	ldr	r3, [r7, #12]
 8000f68:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8000f6c:	d005      	beq.n	8000f7a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000f6e:	4b0a      	ldr	r3, [pc, #40]	; (8000f98 <HAL_Delay+0x44>)
 8000f70:	781b      	ldrb	r3, [r3, #0]
 8000f72:	461a      	mov	r2, r3
 8000f74:	68fb      	ldr	r3, [r7, #12]
 8000f76:	4413      	add	r3, r2
 8000f78:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000f7a:	bf00      	nop
 8000f7c:	f7ff ffe0 	bl	8000f40 <HAL_GetTick>
 8000f80:	4602      	mov	r2, r0
 8000f82:	68bb      	ldr	r3, [r7, #8]
 8000f84:	1ad3      	subs	r3, r2, r3
 8000f86:	68fa      	ldr	r2, [r7, #12]
 8000f88:	429a      	cmp	r2, r3
 8000f8a:	d8f7      	bhi.n	8000f7c <HAL_Delay+0x28>
  {
  }
}
 8000f8c:	bf00      	nop
 8000f8e:	bf00      	nop
 8000f90:	3710      	adds	r7, #16
 8000f92:	46bd      	mov	sp, r7
 8000f94:	bd80      	pop	{r7, pc}
 8000f96:	bf00      	nop
 8000f98:	20000004 	.word	0x20000004

08000f9c <HAL_CAN_Init>:
  * @param  hcan: pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef* hcan)
{
 8000f9c:	b580      	push	{r7, lr}
 8000f9e:	b086      	sub	sp, #24
 8000fa0:	af00      	add	r7, sp, #0
 8000fa2:	6078      	str	r0, [r7, #4]
  uint32_t status = CAN_INITSTATUS_FAILED;  /* Default init status */
 8000fa4:	2300      	movs	r3, #0
 8000fa6:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = 0;
 8000fa8:	2300      	movs	r3, #0
 8000faa:	60fb      	str	r3, [r7, #12]
  uint32_t tmp_mcr = 0;
 8000fac:	2300      	movs	r3, #0
 8000fae:	613b      	str	r3, [r7, #16]

  /* Check CAN handle */
  if(hcan == NULL)
 8000fb0:	687b      	ldr	r3, [r7, #4]
 8000fb2:	2b00      	cmp	r3, #0
 8000fb4:	d101      	bne.n	8000fba <HAL_CAN_Init+0x1e>
  {
     return HAL_ERROR;
 8000fb6:	2301      	movs	r3, #1
 8000fb8:	e0ce      	b.n	8001158 <HAL_CAN_Init+0x1bc>
  assert_param(IS_CAN_SJW(hcan->Init.SJW));
  assert_param(IS_CAN_BS1(hcan->Init.BS1));
  assert_param(IS_CAN_BS2(hcan->Init.BS2));
  assert_param(IS_CAN_PRESCALER(hcan->Init.Prescaler));

  if(hcan->State == HAL_CAN_STATE_RESET)
 8000fba:	687b      	ldr	r3, [r7, #4]
 8000fbc:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8000fc0:	b2db      	uxtb	r3, r3
 8000fc2:	2b00      	cmp	r3, #0
 8000fc4:	d106      	bne.n	8000fd4 <HAL_CAN_Init+0x38>
  {
    /* Allocate lock resource and initialize it */
    hcan-> Lock = HAL_UNLOCKED;
 8000fc6:	687b      	ldr	r3, [r7, #4]
 8000fc8:	2200      	movs	r2, #0
 8000fca:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
    /* Init the low level hardware */
    HAL_CAN_MspInit(hcan);
 8000fce:	6878      	ldr	r0, [r7, #4]
 8000fd0:	f000 f997 	bl	8001302 <HAL_CAN_MspInit>
  }

  /* Initialize the CAN state*/
  hcan->State = HAL_CAN_STATE_BUSY;
 8000fd4:	687b      	ldr	r3, [r7, #4]
 8000fd6:	2202      	movs	r2, #2
 8000fd8:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8000fdc:	687b      	ldr	r3, [r7, #4]
 8000fde:	681b      	ldr	r3, [r3, #0]
 8000fe0:	681a      	ldr	r2, [r3, #0]
 8000fe2:	687b      	ldr	r3, [r7, #4]
 8000fe4:	681b      	ldr	r3, [r3, #0]
 8000fe6:	f022 0202 	bic.w	r2, r2, #2
 8000fea:	601a      	str	r2, [r3, #0]

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8000fec:	687b      	ldr	r3, [r7, #4]
 8000fee:	681b      	ldr	r3, [r3, #0]
 8000ff0:	681a      	ldr	r2, [r3, #0]
 8000ff2:	687b      	ldr	r3, [r7, #4]
 8000ff4:	681b      	ldr	r3, [r3, #0]
 8000ff6:	f042 0201 	orr.w	r2, r2, #1
 8000ffa:	601a      	str	r2, [r3, #0]

  /* Get timeout */
  tickstart = HAL_GetTick();
 8000ffc:	f7ff ffa0 	bl	8000f40 <HAL_GetTick>
 8001000:	60f8      	str	r0, [r7, #12]

  /* Wait the acknowledge */
  while(HAL_IS_BIT_CLR(hcan->Instance->MSR, CAN_MSR_INAK))
 8001002:	e010      	b.n	8001026 <HAL_CAN_Init+0x8a>
  {
    if((HAL_GetTick()-tickstart) > CAN_TIMEOUT_VALUE)
 8001004:	f7ff ff9c 	bl	8000f40 <HAL_GetTick>
 8001008:	4602      	mov	r2, r0
 800100a:	68fb      	ldr	r3, [r7, #12]
 800100c:	1ad3      	subs	r3, r2, r3
 800100e:	2b0a      	cmp	r3, #10
 8001010:	d909      	bls.n	8001026 <HAL_CAN_Init+0x8a>
    {
      hcan->State= HAL_CAN_STATE_TIMEOUT;
 8001012:	687b      	ldr	r3, [r7, #4]
 8001014:	2203      	movs	r2, #3
 8001016:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

      /* Process unlocked */
      __HAL_UNLOCK(hcan);
 800101a:	687b      	ldr	r3, [r7, #4]
 800101c:	2200      	movs	r2, #0
 800101e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

      return HAL_TIMEOUT;
 8001022:	2303      	movs	r3, #3
 8001024:	e098      	b.n	8001158 <HAL_CAN_Init+0x1bc>
  while(HAL_IS_BIT_CLR(hcan->Instance->MSR, CAN_MSR_INAK))
 8001026:	687b      	ldr	r3, [r7, #4]
 8001028:	681b      	ldr	r3, [r3, #0]
 800102a:	685b      	ldr	r3, [r3, #4]
 800102c:	f003 0301 	and.w	r3, r3, #1
 8001030:	2b00      	cmp	r3, #0
 8001032:	d0e7      	beq.n	8001004 <HAL_CAN_Init+0x68>
    }
  }

  /* Check acknowledge */
  if ((hcan->Instance->MSR & CAN_MSR_INAK) == CAN_MSR_INAK)
 8001034:	687b      	ldr	r3, [r7, #4]
 8001036:	681b      	ldr	r3, [r3, #0]
 8001038:	685b      	ldr	r3, [r3, #4]
 800103a:	f003 0301 	and.w	r3, r3, #1
 800103e:	2b01      	cmp	r3, #1
 8001040:	d179      	bne.n	8001136 <HAL_CAN_Init+0x19a>
  {
    /* Set the time triggered communication mode */
    if (hcan->Init.TTCM == ENABLE)
 8001042:	687b      	ldr	r3, [r7, #4]
 8001044:	699b      	ldr	r3, [r3, #24]
 8001046:	2b01      	cmp	r3, #1
 8001048:	d103      	bne.n	8001052 <HAL_CAN_Init+0xb6>
    {
      SET_BIT(tmp_mcr, CAN_MCR_TTCM);
 800104a:	693b      	ldr	r3, [r7, #16]
 800104c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001050:	613b      	str	r3, [r7, #16]
    }

    /* Set the automatic bus-off management */
    if (hcan->Init.ABOM == ENABLE)
 8001052:	687b      	ldr	r3, [r7, #4]
 8001054:	69db      	ldr	r3, [r3, #28]
 8001056:	2b01      	cmp	r3, #1
 8001058:	d103      	bne.n	8001062 <HAL_CAN_Init+0xc6>
    {
      SET_BIT(tmp_mcr, CAN_MCR_ABOM);
 800105a:	693b      	ldr	r3, [r7, #16]
 800105c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001060:	613b      	str	r3, [r7, #16]
    }

    /* Set the automatic wake-up mode */
    if (hcan->Init.AWUM == ENABLE)
 8001062:	687b      	ldr	r3, [r7, #4]
 8001064:	6a1b      	ldr	r3, [r3, #32]
 8001066:	2b01      	cmp	r3, #1
 8001068:	d103      	bne.n	8001072 <HAL_CAN_Init+0xd6>
    {
      SET_BIT(tmp_mcr, CAN_MCR_AWUM);
 800106a:	693b      	ldr	r3, [r7, #16]
 800106c:	f043 0320 	orr.w	r3, r3, #32
 8001070:	613b      	str	r3, [r7, #16]
    }

    /* Set the no automatic retransmission */
    if (hcan->Init.NART == ENABLE)
 8001072:	687b      	ldr	r3, [r7, #4]
 8001074:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001076:	2b01      	cmp	r3, #1
 8001078:	d103      	bne.n	8001082 <HAL_CAN_Init+0xe6>
    {
      SET_BIT(tmp_mcr, CAN_MCR_NART);
 800107a:	693b      	ldr	r3, [r7, #16]
 800107c:	f043 0310 	orr.w	r3, r3, #16
 8001080:	613b      	str	r3, [r7, #16]
    }

    /* Set the receive FIFO locked mode */
    if (hcan->Init.RFLM == ENABLE)
 8001082:	687b      	ldr	r3, [r7, #4]
 8001084:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001086:	2b01      	cmp	r3, #1
 8001088:	d103      	bne.n	8001092 <HAL_CAN_Init+0xf6>
    {
      SET_BIT(tmp_mcr, CAN_MCR_RFLM);
 800108a:	693b      	ldr	r3, [r7, #16]
 800108c:	f043 0308 	orr.w	r3, r3, #8
 8001090:	613b      	str	r3, [r7, #16]
    }

    /* Set the transmit FIFO priority */
    if (hcan->Init.TXFP == ENABLE)
 8001092:	687b      	ldr	r3, [r7, #4]
 8001094:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001096:	2b01      	cmp	r3, #1
 8001098:	d103      	bne.n	80010a2 <HAL_CAN_Init+0x106>
    {
      SET_BIT(tmp_mcr, CAN_MCR_TXFP);
 800109a:	693b      	ldr	r3, [r7, #16]
 800109c:	f043 0304 	orr.w	r3, r3, #4
 80010a0:	613b      	str	r3, [r7, #16]
    }

    /* Update register MCR */
    MODIFY_REG(hcan->Instance->MCR,
 80010a2:	687b      	ldr	r3, [r7, #4]
 80010a4:	681b      	ldr	r3, [r3, #0]
 80010a6:	681b      	ldr	r3, [r3, #0]
 80010a8:	f023 01fc 	bic.w	r1, r3, #252	; 0xfc
 80010ac:	687b      	ldr	r3, [r7, #4]
 80010ae:	681b      	ldr	r3, [r3, #0]
 80010b0:	693a      	ldr	r2, [r7, #16]
 80010b2:	430a      	orrs	r2, r1
 80010b4:	601a      	str	r2, [r3, #0]
               CAN_MCR_RFLM |
               CAN_MCR_TXFP,
               tmp_mcr);

    /* Set the bit timing register */
    WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 80010b6:	687b      	ldr	r3, [r7, #4]
 80010b8:	689a      	ldr	r2, [r3, #8]
 80010ba:	687b      	ldr	r3, [r7, #4]
 80010bc:	68db      	ldr	r3, [r3, #12]
 80010be:	431a      	orrs	r2, r3
 80010c0:	687b      	ldr	r3, [r7, #4]
 80010c2:	691b      	ldr	r3, [r3, #16]
 80010c4:	431a      	orrs	r2, r3
 80010c6:	687b      	ldr	r3, [r7, #4]
 80010c8:	695b      	ldr	r3, [r3, #20]
 80010ca:	ea42 0103 	orr.w	r1, r2, r3
 80010ce:	687b      	ldr	r3, [r7, #4]
 80010d0:	685b      	ldr	r3, [r3, #4]
 80010d2:	1e5a      	subs	r2, r3, #1
 80010d4:	687b      	ldr	r3, [r7, #4]
 80010d6:	681b      	ldr	r3, [r3, #0]
 80010d8:	430a      	orrs	r2, r1
 80010da:	61da      	str	r2, [r3, #28]
                                              hcan->Init.BS1            |
                                              hcan->Init.BS2            |
                                              (hcan->Init.Prescaler - 1) ));

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 80010dc:	687b      	ldr	r3, [r7, #4]
 80010de:	681b      	ldr	r3, [r3, #0]
 80010e0:	681a      	ldr	r2, [r3, #0]
 80010e2:	687b      	ldr	r3, [r7, #4]
 80010e4:	681b      	ldr	r3, [r3, #0]
 80010e6:	f022 0201 	bic.w	r2, r2, #1
 80010ea:	601a      	str	r2, [r3, #0]

    /* Get timeout */
    tickstart = HAL_GetTick();
 80010ec:	f7ff ff28 	bl	8000f40 <HAL_GetTick>
 80010f0:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while(HAL_IS_BIT_CLR(hcan->Instance->MSR, CAN_MSR_INAK))
 80010f2:	e010      	b.n	8001116 <HAL_CAN_Init+0x17a>
    {
      if((HAL_GetTick()-tickstart) > CAN_TIMEOUT_VALUE)
 80010f4:	f7ff ff24 	bl	8000f40 <HAL_GetTick>
 80010f8:	4602      	mov	r2, r0
 80010fa:	68fb      	ldr	r3, [r7, #12]
 80010fc:	1ad3      	subs	r3, r2, r3
 80010fe:	2b0a      	cmp	r3, #10
 8001100:	d909      	bls.n	8001116 <HAL_CAN_Init+0x17a>
      {
        hcan->State= HAL_CAN_STATE_TIMEOUT;
 8001102:	687b      	ldr	r3, [r7, #4]
 8001104:	2203      	movs	r2, #3
 8001106:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

        /* Process unlocked */
        __HAL_UNLOCK(hcan);
 800110a:	687b      	ldr	r3, [r7, #4]
 800110c:	2200      	movs	r2, #0
 800110e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

        return HAL_TIMEOUT;
 8001112:	2303      	movs	r3, #3
 8001114:	e020      	b.n	8001158 <HAL_CAN_Init+0x1bc>
    while(HAL_IS_BIT_CLR(hcan->Instance->MSR, CAN_MSR_INAK))
 8001116:	687b      	ldr	r3, [r7, #4]
 8001118:	681b      	ldr	r3, [r3, #0]
 800111a:	685b      	ldr	r3, [r3, #4]
 800111c:	f003 0301 	and.w	r3, r3, #1
 8001120:	2b00      	cmp	r3, #0
 8001122:	d0e7      	beq.n	80010f4 <HAL_CAN_Init+0x158>
      }
    }

    /* Check acknowledged */
    if (HAL_IS_BIT_SET(hcan->Instance->MSR, CAN_MSR_INAK))
 8001124:	687b      	ldr	r3, [r7, #4]
 8001126:	681b      	ldr	r3, [r3, #0]
 8001128:	685b      	ldr	r3, [r3, #4]
 800112a:	f003 0301 	and.w	r3, r3, #1
 800112e:	2b00      	cmp	r3, #0
 8001130:	d001      	beq.n	8001136 <HAL_CAN_Init+0x19a>
    {
      status = CAN_INITSTATUS_SUCCESS;
 8001132:	2301      	movs	r3, #1
 8001134:	617b      	str	r3, [r7, #20]
    }
  }

  if(status == CAN_INITSTATUS_SUCCESS)
 8001136:	697b      	ldr	r3, [r7, #20]
 8001138:	2b01      	cmp	r3, #1
 800113a:	d108      	bne.n	800114e <HAL_CAN_Init+0x1b2>
  {
    /* Set CAN error code to none */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 800113c:	687b      	ldr	r3, [r7, #4]
 800113e:	2200      	movs	r2, #0
 8001140:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Initialize the CAN state */
    hcan->State = HAL_CAN_STATE_READY;
 8001142:	687b      	ldr	r3, [r7, #4]
 8001144:	2201      	movs	r2, #1
 8001146:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Return function status */
    return HAL_OK;
 800114a:	2300      	movs	r3, #0
 800114c:	e004      	b.n	8001158 <HAL_CAN_Init+0x1bc>
  }
  else
  {
    /* Initialize the CAN state */
    hcan->State = HAL_CAN_STATE_ERROR;
 800114e:	687b      	ldr	r3, [r7, #4]
 8001150:	2204      	movs	r2, #4
 8001152:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Return function status */
    return HAL_ERROR;
 8001156:	2301      	movs	r3, #1
  }
}
 8001158:	4618      	mov	r0, r3
 800115a:	3718      	adds	r7, #24
 800115c:	46bd      	mov	sp, r7
 800115e:	bd80      	pop	{r7, pc}

08001160 <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig: pointer to a CAN_FilterConfTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef* hcan, CAN_FilterConfTypeDef* sFilterConfig)
{
 8001160:	b480      	push	{r7}
 8001162:	b085      	sub	sp, #20
 8001164:	af00      	add	r7, sp, #0
 8001166:	6078      	str	r0, [r7, #4]
 8001168:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos = 0;
 800116a:	2300      	movs	r3, #0
 800116c:	60fb      	str	r3, [r7, #12]
  assert_param(IS_CAN_FILTER_SCALE(sFilterConfig->FilterScale));
  assert_param(IS_CAN_FILTER_FIFO(sFilterConfig->FilterFIFOAssignment));
  assert_param(IS_FUNCTIONAL_STATE(sFilterConfig->FilterActivation));
  assert_param(IS_CAN_BANKNUMBER(sFilterConfig->BankNumber));

  filternbrbitpos = ((uint32_t)1) << sFilterConfig->FilterNumber;
 800116e:	683b      	ldr	r3, [r7, #0]
 8001170:	695b      	ldr	r3, [r3, #20]
 8001172:	2201      	movs	r2, #1
 8001174:	fa02 f303 	lsl.w	r3, r2, r3
 8001178:	60fb      	str	r3, [r7, #12]

  /* Initialisation mode for the filter */
  /* Select the start slave bank */
  MODIFY_REG(hcan->Instance->FMR                         ,
 800117a:	687b      	ldr	r3, [r7, #4]
 800117c:	681b      	ldr	r3, [r3, #0]
 800117e:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8001182:	f423 527c 	bic.w	r2, r3, #16128	; 0x3f00
 8001186:	683b      	ldr	r3, [r7, #0]
 8001188:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800118a:	021b      	lsls	r3, r3, #8
 800118c:	431a      	orrs	r2, r3
 800118e:	687b      	ldr	r3, [r7, #4]
 8001190:	681b      	ldr	r3, [r3, #0]
 8001192:	f042 0201 	orr.w	r2, r2, #1
 8001196:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
             CAN_FMR_CAN2SB                              ,
             CAN_FMR_FINIT                              |
             (uint32_t)(sFilterConfig->BankNumber << 8)   );

  /* Filter Deactivation */
  CLEAR_BIT(hcan->Instance->FA1R, filternbrbitpos);
 800119a:	687b      	ldr	r3, [r7, #4]
 800119c:	681b      	ldr	r3, [r3, #0]
 800119e:	f8d3 121c 	ldr.w	r1, [r3, #540]	; 0x21c
 80011a2:	68fb      	ldr	r3, [r7, #12]
 80011a4:	43da      	mvns	r2, r3
 80011a6:	687b      	ldr	r3, [r7, #4]
 80011a8:	681b      	ldr	r3, [r3, #0]
 80011aa:	400a      	ands	r2, r1
 80011ac:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c

  /* Filter Scale */
  if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 80011b0:	683b      	ldr	r3, [r7, #0]
 80011b2:	69db      	ldr	r3, [r3, #28]
 80011b4:	2b00      	cmp	r3, #0
 80011b6:	d127      	bne.n	8001208 <HAL_CAN_ConfigFilter+0xa8>
  {
    /* 16-bit scale for the filter */
    CLEAR_BIT(hcan->Instance->FS1R, filternbrbitpos);
 80011b8:	687b      	ldr	r3, [r7, #4]
 80011ba:	681b      	ldr	r3, [r3, #0]
 80011bc:	f8d3 120c 	ldr.w	r1, [r3, #524]	; 0x20c
 80011c0:	68fb      	ldr	r3, [r7, #12]
 80011c2:	43da      	mvns	r2, r3
 80011c4:	687b      	ldr	r3, [r7, #4]
 80011c6:	681b      	ldr	r3, [r3, #0]
 80011c8:	400a      	ands	r2, r1
 80011ca:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

    /* First 16-bit identifier and First 16-bit mask */
    /* Or First 16-bit identifier and Second 16-bit identifier */
    hcan->Instance->sFilterRegister[sFilterConfig->FilterNumber].FR1 =
       ((0x0000FFFF & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16) |
 80011ce:	683b      	ldr	r3, [r7, #0]
 80011d0:	68db      	ldr	r3, [r3, #12]
 80011d2:	0418      	lsls	r0, r3, #16
        (0x0000FFFF & (uint32_t)sFilterConfig->FilterIdLow);
 80011d4:	683b      	ldr	r3, [r7, #0]
 80011d6:	685b      	ldr	r3, [r3, #4]
 80011d8:	b299      	uxth	r1, r3
    hcan->Instance->sFilterRegister[sFilterConfig->FilterNumber].FR1 =
 80011da:	687b      	ldr	r3, [r7, #4]
 80011dc:	681b      	ldr	r3, [r3, #0]
 80011de:	683a      	ldr	r2, [r7, #0]
 80011e0:	6952      	ldr	r2, [r2, #20]
       ((0x0000FFFF & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16) |
 80011e2:	4301      	orrs	r1, r0
    hcan->Instance->sFilterRegister[sFilterConfig->FilterNumber].FR1 =
 80011e4:	3248      	adds	r2, #72	; 0x48
 80011e6:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

    /* Second 16-bit identifier and Second 16-bit mask */
    /* Or Third 16-bit identifier and Fourth 16-bit identifier */
    hcan->Instance->sFilterRegister[sFilterConfig->FilterNumber].FR2 =
       ((0x0000FFFF & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16) |
 80011ea:	683b      	ldr	r3, [r7, #0]
 80011ec:	689b      	ldr	r3, [r3, #8]
 80011ee:	0418      	lsls	r0, r3, #16
        (0x0000FFFF & (uint32_t)sFilterConfig->FilterIdHigh);
 80011f0:	683b      	ldr	r3, [r7, #0]
 80011f2:	681b      	ldr	r3, [r3, #0]
 80011f4:	b29a      	uxth	r2, r3
    hcan->Instance->sFilterRegister[sFilterConfig->FilterNumber].FR2 =
 80011f6:	687b      	ldr	r3, [r7, #4]
 80011f8:	6819      	ldr	r1, [r3, #0]
 80011fa:	683b      	ldr	r3, [r7, #0]
 80011fc:	695b      	ldr	r3, [r3, #20]
       ((0x0000FFFF & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16) |
 80011fe:	4302      	orrs	r2, r0
    hcan->Instance->sFilterRegister[sFilterConfig->FilterNumber].FR2 =
 8001200:	3348      	adds	r3, #72	; 0x48
 8001202:	00db      	lsls	r3, r3, #3
 8001204:	440b      	add	r3, r1
 8001206:	605a      	str	r2, [r3, #4]
  }

  if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 8001208:	683b      	ldr	r3, [r7, #0]
 800120a:	69db      	ldr	r3, [r3, #28]
 800120c:	2b01      	cmp	r3, #1
 800120e:	d126      	bne.n	800125e <HAL_CAN_ConfigFilter+0xfe>
  {
    /* 32-bit scale for the filter */
    SET_BIT(hcan->Instance->FS1R, filternbrbitpos);
 8001210:	687b      	ldr	r3, [r7, #4]
 8001212:	681b      	ldr	r3, [r3, #0]
 8001214:	f8d3 120c 	ldr.w	r1, [r3, #524]	; 0x20c
 8001218:	687b      	ldr	r3, [r7, #4]
 800121a:	681b      	ldr	r3, [r3, #0]
 800121c:	68fa      	ldr	r2, [r7, #12]
 800121e:	430a      	orrs	r2, r1
 8001220:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c
    /* 32-bit identifier or First 32-bit identifier */
    hcan->Instance->sFilterRegister[sFilterConfig->FilterNumber].FR1 =
       ((0x0000FFFF & (uint32_t)sFilterConfig->FilterIdHigh) << 16) |
 8001224:	683b      	ldr	r3, [r7, #0]
 8001226:	681b      	ldr	r3, [r3, #0]
 8001228:	0418      	lsls	r0, r3, #16
        (0x0000FFFF & (uint32_t)sFilterConfig->FilterIdLow);
 800122a:	683b      	ldr	r3, [r7, #0]
 800122c:	685b      	ldr	r3, [r3, #4]
 800122e:	b299      	uxth	r1, r3
    hcan->Instance->sFilterRegister[sFilterConfig->FilterNumber].FR1 =
 8001230:	687b      	ldr	r3, [r7, #4]
 8001232:	681b      	ldr	r3, [r3, #0]
 8001234:	683a      	ldr	r2, [r7, #0]
 8001236:	6952      	ldr	r2, [r2, #20]
       ((0x0000FFFF & (uint32_t)sFilterConfig->FilterIdHigh) << 16) |
 8001238:	4301      	orrs	r1, r0
    hcan->Instance->sFilterRegister[sFilterConfig->FilterNumber].FR1 =
 800123a:	3248      	adds	r2, #72	; 0x48
 800123c:	f843 1032 	str.w	r1, [r3, r2, lsl #3]
    /* 32-bit mask or Second 32-bit identifier */
    hcan->Instance->sFilterRegister[sFilterConfig->FilterNumber].FR2 =
       ((0x0000FFFF & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16) |
 8001240:	683b      	ldr	r3, [r7, #0]
 8001242:	689b      	ldr	r3, [r3, #8]
 8001244:	0418      	lsls	r0, r3, #16
        (0x0000FFFF & (uint32_t)sFilterConfig->FilterMaskIdLow);
 8001246:	683b      	ldr	r3, [r7, #0]
 8001248:	68db      	ldr	r3, [r3, #12]
 800124a:	b29a      	uxth	r2, r3
    hcan->Instance->sFilterRegister[sFilterConfig->FilterNumber].FR2 =
 800124c:	687b      	ldr	r3, [r7, #4]
 800124e:	6819      	ldr	r1, [r3, #0]
 8001250:	683b      	ldr	r3, [r7, #0]
 8001252:	695b      	ldr	r3, [r3, #20]
       ((0x0000FFFF & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16) |
 8001254:	4302      	orrs	r2, r0
    hcan->Instance->sFilterRegister[sFilterConfig->FilterNumber].FR2 =
 8001256:	3348      	adds	r3, #72	; 0x48
 8001258:	00db      	lsls	r3, r3, #3
 800125a:	440b      	add	r3, r1
 800125c:	605a      	str	r2, [r3, #4]
  }

  /* Filter Mode */
  if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 800125e:	683b      	ldr	r3, [r7, #0]
 8001260:	699b      	ldr	r3, [r3, #24]
 8001262:	2b00      	cmp	r3, #0
 8001264:	d10b      	bne.n	800127e <HAL_CAN_ConfigFilter+0x11e>
  {
    /*Id/Mask mode for the filter*/
    CLEAR_BIT(hcan->Instance->FM1R, filternbrbitpos);
 8001266:	687b      	ldr	r3, [r7, #4]
 8001268:	681b      	ldr	r3, [r3, #0]
 800126a:	f8d3 1204 	ldr.w	r1, [r3, #516]	; 0x204
 800126e:	68fb      	ldr	r3, [r7, #12]
 8001270:	43da      	mvns	r2, r3
 8001272:	687b      	ldr	r3, [r7, #4]
 8001274:	681b      	ldr	r3, [r3, #0]
 8001276:	400a      	ands	r2, r1
 8001278:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
 800127c:	e009      	b.n	8001292 <HAL_CAN_ConfigFilter+0x132>
  }
  else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
  {
    /*Identifier list mode for the filter*/
    SET_BIT(hcan->Instance->FM1R, filternbrbitpos);
 800127e:	687b      	ldr	r3, [r7, #4]
 8001280:	681b      	ldr	r3, [r3, #0]
 8001282:	f8d3 1204 	ldr.w	r1, [r3, #516]	; 0x204
 8001286:	687b      	ldr	r3, [r7, #4]
 8001288:	681b      	ldr	r3, [r3, #0]
 800128a:	68fa      	ldr	r2, [r7, #12]
 800128c:	430a      	orrs	r2, r1
 800128e:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
  }

  /* Filter FIFO assignment */
  if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 8001292:	683b      	ldr	r3, [r7, #0]
 8001294:	691b      	ldr	r3, [r3, #16]
 8001296:	2b00      	cmp	r3, #0
 8001298:	d10b      	bne.n	80012b2 <HAL_CAN_ConfigFilter+0x152>
  {
    /* FIFO 0 assignation for the filter */
    CLEAR_BIT(hcan->Instance->FFA1R, filternbrbitpos);
 800129a:	687b      	ldr	r3, [r7, #4]
 800129c:	681b      	ldr	r3, [r3, #0]
 800129e:	f8d3 1214 	ldr.w	r1, [r3, #532]	; 0x214
 80012a2:	68fb      	ldr	r3, [r7, #12]
 80012a4:	43da      	mvns	r2, r3
 80012a6:	687b      	ldr	r3, [r7, #4]
 80012a8:	681b      	ldr	r3, [r3, #0]
 80012aa:	400a      	ands	r2, r1
 80012ac:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
 80012b0:	e009      	b.n	80012c6 <HAL_CAN_ConfigFilter+0x166>
  }
  else
  {
    /* FIFO 1 assignation for the filter */
    SET_BIT(hcan->Instance->FFA1R, filternbrbitpos);
 80012b2:	687b      	ldr	r3, [r7, #4]
 80012b4:	681b      	ldr	r3, [r3, #0]
 80012b6:	f8d3 1214 	ldr.w	r1, [r3, #532]	; 0x214
 80012ba:	687b      	ldr	r3, [r7, #4]
 80012bc:	681b      	ldr	r3, [r3, #0]
 80012be:	68fa      	ldr	r2, [r7, #12]
 80012c0:	430a      	orrs	r2, r1
 80012c2:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
  }

  /* Filter activation */
  if (sFilterConfig->FilterActivation == ENABLE)
 80012c6:	683b      	ldr	r3, [r7, #0]
 80012c8:	6a1b      	ldr	r3, [r3, #32]
 80012ca:	2b01      	cmp	r3, #1
 80012cc:	d109      	bne.n	80012e2 <HAL_CAN_ConfigFilter+0x182>
  {
    SET_BIT(hcan->Instance->FA1R, filternbrbitpos);
 80012ce:	687b      	ldr	r3, [r7, #4]
 80012d0:	681b      	ldr	r3, [r3, #0]
 80012d2:	f8d3 121c 	ldr.w	r1, [r3, #540]	; 0x21c
 80012d6:	687b      	ldr	r3, [r7, #4]
 80012d8:	681b      	ldr	r3, [r3, #0]
 80012da:	68fa      	ldr	r2, [r7, #12]
 80012dc:	430a      	orrs	r2, r1
 80012de:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c
  }

  /* Leave the initialisation mode for the filter */
  CLEAR_BIT(hcan->Instance->FMR, ((uint32_t)CAN_FMR_FINIT));
 80012e2:	687b      	ldr	r3, [r7, #4]
 80012e4:	681b      	ldr	r3, [r3, #0]
 80012e6:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 80012ea:	687b      	ldr	r3, [r7, #4]
 80012ec:	681b      	ldr	r3, [r3, #0]
 80012ee:	f022 0201 	bic.w	r2, r2, #1
 80012f2:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

  /* Return function status */
  return HAL_OK;
 80012f6:	2300      	movs	r3, #0
}
 80012f8:	4618      	mov	r0, r3
 80012fa:	3714      	adds	r7, #20
 80012fc:	46bd      	mov	sp, r7
 80012fe:	bc80      	pop	{r7}
 8001300:	4770      	bx	lr

08001302 <HAL_CAN_MspInit>:
  * @param  hcan: pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
{
 8001302:	b480      	push	{r7}
 8001304:	b083      	sub	sp, #12
 8001306:	af00      	add	r7, sp, #0
 8001308:	6078      	str	r0, [r7, #4]
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_MspInit can be implemented in the user file
   */
}
 800130a:	bf00      	nop
 800130c:	370c      	adds	r7, #12
 800130e:	46bd      	mov	sp, r7
 8001310:	bc80      	pop	{r7}
 8001312:	4770      	bx	lr

08001314 <HAL_CAN_Transmit>:
  *         the configuration information for the specified CAN.
  * @param  Timeout: Specify Timeout value
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Transmit(CAN_HandleTypeDef* hcan, uint32_t Timeout)
{
 8001314:	b580      	push	{r7, lr}
 8001316:	b084      	sub	sp, #16
 8001318:	af00      	add	r7, sp, #0
 800131a:	6078      	str	r0, [r7, #4]
 800131c:	6039      	str	r1, [r7, #0]
  uint32_t transmitmailbox = CAN_TXSTATUS_NOMAILBOX;
 800131e:	2304      	movs	r3, #4
 8001320:	60fb      	str	r3, [r7, #12]
  uint32_t tickstart = 0;
 8001322:	2300      	movs	r3, #0
 8001324:	60bb      	str	r3, [r7, #8]
  assert_param(IS_CAN_IDTYPE(hcan->pTxMsg->IDE));
  assert_param(IS_CAN_RTR(hcan->pTxMsg->RTR));
  assert_param(IS_CAN_DLC(hcan->pTxMsg->DLC));

  /* Process locked */
  __HAL_LOCK(hcan);
 8001326:	687b      	ldr	r3, [r7, #4]
 8001328:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800132c:	2b01      	cmp	r3, #1
 800132e:	d101      	bne.n	8001334 <HAL_CAN_Transmit+0x20>
 8001330:	2302      	movs	r3, #2
 8001332:	e15a      	b.n	80015ea <HAL_CAN_Transmit+0x2d6>
 8001334:	687b      	ldr	r3, [r7, #4]
 8001336:	2201      	movs	r2, #1
 8001338:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  if(hcan->State == HAL_CAN_STATE_BUSY_RX)
 800133c:	687b      	ldr	r3, [r7, #4]
 800133e:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8001342:	b2db      	uxtb	r3, r3
 8001344:	2b22      	cmp	r3, #34	; 0x22
 8001346:	d104      	bne.n	8001352 <HAL_CAN_Transmit+0x3e>
  {
    /* Change CAN state */
    hcan->State = HAL_CAN_STATE_BUSY_TX_RX;
 8001348:	687b      	ldr	r3, [r7, #4]
 800134a:	2232      	movs	r2, #50	; 0x32
 800134c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
 8001350:	e003      	b.n	800135a <HAL_CAN_Transmit+0x46>
  }
  else
  {
    /* Change CAN state */
    hcan->State = HAL_CAN_STATE_BUSY_TX;
 8001352:	687b      	ldr	r3, [r7, #4]
 8001354:	2212      	movs	r2, #18
 8001356:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  }

  /* Select one empty transmit mailbox */
  if (HAL_IS_BIT_SET(hcan->Instance->TSR, CAN_TSR_TME0))
 800135a:	687b      	ldr	r3, [r7, #4]
 800135c:	681b      	ldr	r3, [r3, #0]
 800135e:	689b      	ldr	r3, [r3, #8]
 8001360:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8001364:	2b00      	cmp	r3, #0
 8001366:	d002      	beq.n	800136e <HAL_CAN_Transmit+0x5a>
  {
    transmitmailbox = 0;
 8001368:	2300      	movs	r3, #0
 800136a:	60fb      	str	r3, [r7, #12]
 800136c:	e015      	b.n	800139a <HAL_CAN_Transmit+0x86>
  }
  else if (HAL_IS_BIT_SET(hcan->Instance->TSR, CAN_TSR_TME1))
 800136e:	687b      	ldr	r3, [r7, #4]
 8001370:	681b      	ldr	r3, [r3, #0]
 8001372:	689b      	ldr	r3, [r3, #8]
 8001374:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8001378:	2b00      	cmp	r3, #0
 800137a:	d002      	beq.n	8001382 <HAL_CAN_Transmit+0x6e>
  {
    transmitmailbox = 1;
 800137c:	2301      	movs	r3, #1
 800137e:	60fb      	str	r3, [r7, #12]
 8001380:	e00b      	b.n	800139a <HAL_CAN_Transmit+0x86>
  }
  else if (HAL_IS_BIT_SET(hcan->Instance->TSR, CAN_TSR_TME2))
 8001382:	687b      	ldr	r3, [r7, #4]
 8001384:	681b      	ldr	r3, [r3, #0]
 8001386:	689b      	ldr	r3, [r3, #8]
 8001388:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800138c:	2b00      	cmp	r3, #0
 800138e:	d002      	beq.n	8001396 <HAL_CAN_Transmit+0x82>
  {
    transmitmailbox = 2;
 8001390:	2302      	movs	r3, #2
 8001392:	60fb      	str	r3, [r7, #12]
 8001394:	e001      	b.n	800139a <HAL_CAN_Transmit+0x86>
  }
  else
  {
    transmitmailbox = CAN_TXSTATUS_NOMAILBOX;
 8001396:	2304      	movs	r3, #4
 8001398:	60fb      	str	r3, [r7, #12]
  }

  if (transmitmailbox != CAN_TXSTATUS_NOMAILBOX)
 800139a:	68fb      	ldr	r3, [r7, #12]
 800139c:	2b04      	cmp	r3, #4
 800139e:	f000 811b 	beq.w	80015d8 <HAL_CAN_Transmit+0x2c4>
  {
    /* Set up the Id */
    hcan->Instance->sTxMailBox[transmitmailbox].TIR &= CAN_TI0R_TXRQ;
 80013a2:	687b      	ldr	r3, [r7, #4]
 80013a4:	681a      	ldr	r2, [r3, #0]
 80013a6:	68fb      	ldr	r3, [r7, #12]
 80013a8:	3318      	adds	r3, #24
 80013aa:	011b      	lsls	r3, r3, #4
 80013ac:	4413      	add	r3, r2
 80013ae:	681b      	ldr	r3, [r3, #0]
 80013b0:	687a      	ldr	r2, [r7, #4]
 80013b2:	6811      	ldr	r1, [r2, #0]
 80013b4:	f003 0201 	and.w	r2, r3, #1
 80013b8:	68fb      	ldr	r3, [r7, #12]
 80013ba:	3318      	adds	r3, #24
 80013bc:	011b      	lsls	r3, r3, #4
 80013be:	440b      	add	r3, r1
 80013c0:	601a      	str	r2, [r3, #0]
    if (hcan->pTxMsg->IDE == CAN_ID_STD)
 80013c2:	687b      	ldr	r3, [r7, #4]
 80013c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013c6:	689b      	ldr	r3, [r3, #8]
 80013c8:	2b00      	cmp	r3, #0
 80013ca:	d117      	bne.n	80013fc <HAL_CAN_Transmit+0xe8>
    {
      assert_param(IS_CAN_STDID(hcan->pTxMsg->StdId));
      hcan->Instance->sTxMailBox[transmitmailbox].TIR |= ((hcan->pTxMsg->StdId << CAN_TI0R_STID_BIT_POSITION) |
 80013cc:	687b      	ldr	r3, [r7, #4]
 80013ce:	681a      	ldr	r2, [r3, #0]
 80013d0:	68fb      	ldr	r3, [r7, #12]
 80013d2:	3318      	adds	r3, #24
 80013d4:	011b      	lsls	r3, r3, #4
 80013d6:	4413      	add	r3, r2
 80013d8:	681a      	ldr	r2, [r3, #0]
 80013da:	687b      	ldr	r3, [r7, #4]
 80013dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013de:	681b      	ldr	r3, [r3, #0]
 80013e0:	0559      	lsls	r1, r3, #21
                                                           hcan->pTxMsg->RTR);
 80013e2:	687b      	ldr	r3, [r7, #4]
 80013e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013e6:	68db      	ldr	r3, [r3, #12]
      hcan->Instance->sTxMailBox[transmitmailbox].TIR |= ((hcan->pTxMsg->StdId << CAN_TI0R_STID_BIT_POSITION) |
 80013e8:	430b      	orrs	r3, r1
 80013ea:	6879      	ldr	r1, [r7, #4]
 80013ec:	6809      	ldr	r1, [r1, #0]
 80013ee:	431a      	orrs	r2, r3
 80013f0:	68fb      	ldr	r3, [r7, #12]
 80013f2:	3318      	adds	r3, #24
 80013f4:	011b      	lsls	r3, r3, #4
 80013f6:	440b      	add	r3, r1
 80013f8:	601a      	str	r2, [r3, #0]
 80013fa:	e01a      	b.n	8001432 <HAL_CAN_Transmit+0x11e>
    }
    else
    {
      assert_param(IS_CAN_EXTID(hcan->pTxMsg->ExtId));
      hcan->Instance->sTxMailBox[transmitmailbox].TIR |= ((hcan->pTxMsg->ExtId << CAN_TI0R_EXID_BIT_POSITION) |
 80013fc:	687b      	ldr	r3, [r7, #4]
 80013fe:	681a      	ldr	r2, [r3, #0]
 8001400:	68fb      	ldr	r3, [r7, #12]
 8001402:	3318      	adds	r3, #24
 8001404:	011b      	lsls	r3, r3, #4
 8001406:	4413      	add	r3, r2
 8001408:	681a      	ldr	r2, [r3, #0]
 800140a:	687b      	ldr	r3, [r7, #4]
 800140c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800140e:	685b      	ldr	r3, [r3, #4]
 8001410:	00d9      	lsls	r1, r3, #3
                                                           hcan->pTxMsg->IDE |
 8001412:	687b      	ldr	r3, [r7, #4]
 8001414:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001416:	689b      	ldr	r3, [r3, #8]
      hcan->Instance->sTxMailBox[transmitmailbox].TIR |= ((hcan->pTxMsg->ExtId << CAN_TI0R_EXID_BIT_POSITION) |
 8001418:	4319      	orrs	r1, r3
                                                           hcan->pTxMsg->RTR);
 800141a:	687b      	ldr	r3, [r7, #4]
 800141c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800141e:	68db      	ldr	r3, [r3, #12]
                                                           hcan->pTxMsg->IDE |
 8001420:	430b      	orrs	r3, r1
      hcan->Instance->sTxMailBox[transmitmailbox].TIR |= ((hcan->pTxMsg->ExtId << CAN_TI0R_EXID_BIT_POSITION) |
 8001422:	6879      	ldr	r1, [r7, #4]
 8001424:	6809      	ldr	r1, [r1, #0]
 8001426:	431a      	orrs	r2, r3
 8001428:	68fb      	ldr	r3, [r7, #12]
 800142a:	3318      	adds	r3, #24
 800142c:	011b      	lsls	r3, r3, #4
 800142e:	440b      	add	r3, r1
 8001430:	601a      	str	r2, [r3, #0]
    }

    /* Set up the DLC */
    hcan->pTxMsg->DLC &= (uint8_t)0x0000000F;
 8001432:	687b      	ldr	r3, [r7, #4]
 8001434:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001436:	691a      	ldr	r2, [r3, #16]
 8001438:	687b      	ldr	r3, [r7, #4]
 800143a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800143c:	f002 020f 	and.w	r2, r2, #15
 8001440:	611a      	str	r2, [r3, #16]
    hcan->Instance->sTxMailBox[transmitmailbox].TDTR &= (uint32_t)0xFFFFFFF0;
 8001442:	687b      	ldr	r3, [r7, #4]
 8001444:	681a      	ldr	r2, [r3, #0]
 8001446:	68fb      	ldr	r3, [r7, #12]
 8001448:	3318      	adds	r3, #24
 800144a:	011b      	lsls	r3, r3, #4
 800144c:	4413      	add	r3, r2
 800144e:	3304      	adds	r3, #4
 8001450:	681b      	ldr	r3, [r3, #0]
 8001452:	687a      	ldr	r2, [r7, #4]
 8001454:	6811      	ldr	r1, [r2, #0]
 8001456:	f023 020f 	bic.w	r2, r3, #15
 800145a:	68fb      	ldr	r3, [r7, #12]
 800145c:	3318      	adds	r3, #24
 800145e:	011b      	lsls	r3, r3, #4
 8001460:	440b      	add	r3, r1
 8001462:	3304      	adds	r3, #4
 8001464:	601a      	str	r2, [r3, #0]
    hcan->Instance->sTxMailBox[transmitmailbox].TDTR |= hcan->pTxMsg->DLC;
 8001466:	687b      	ldr	r3, [r7, #4]
 8001468:	681a      	ldr	r2, [r3, #0]
 800146a:	68fb      	ldr	r3, [r7, #12]
 800146c:	3318      	adds	r3, #24
 800146e:	011b      	lsls	r3, r3, #4
 8001470:	4413      	add	r3, r2
 8001472:	3304      	adds	r3, #4
 8001474:	681a      	ldr	r2, [r3, #0]
 8001476:	687b      	ldr	r3, [r7, #4]
 8001478:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800147a:	691b      	ldr	r3, [r3, #16]
 800147c:	6879      	ldr	r1, [r7, #4]
 800147e:	6809      	ldr	r1, [r1, #0]
 8001480:	431a      	orrs	r2, r3
 8001482:	68fb      	ldr	r3, [r7, #12]
 8001484:	3318      	adds	r3, #24
 8001486:	011b      	lsls	r3, r3, #4
 8001488:	440b      	add	r3, r1
 800148a:	3304      	adds	r3, #4
 800148c:	601a      	str	r2, [r3, #0]

    /* Set up the data field */
    WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR, ((uint32_t)hcan->pTxMsg->Data[3] << CAN_TDL0R_DATA3_BIT_POSITION) |
 800148e:	687b      	ldr	r3, [r7, #4]
 8001490:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001492:	6a1b      	ldr	r3, [r3, #32]
 8001494:	061a      	lsls	r2, r3, #24
 8001496:	687b      	ldr	r3, [r7, #4]
 8001498:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800149a:	69db      	ldr	r3, [r3, #28]
 800149c:	041b      	lsls	r3, r3, #16
 800149e:	431a      	orrs	r2, r3
 80014a0:	687b      	ldr	r3, [r7, #4]
 80014a2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014a4:	699b      	ldr	r3, [r3, #24]
 80014a6:	021b      	lsls	r3, r3, #8
 80014a8:	431a      	orrs	r2, r3
 80014aa:	687b      	ldr	r3, [r7, #4]
 80014ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014ae:	695b      	ldr	r3, [r3, #20]
 80014b0:	6879      	ldr	r1, [r7, #4]
 80014b2:	6809      	ldr	r1, [r1, #0]
 80014b4:	431a      	orrs	r2, r3
 80014b6:	68fb      	ldr	r3, [r7, #12]
 80014b8:	011b      	lsls	r3, r3, #4
 80014ba:	440b      	add	r3, r1
 80014bc:	f503 73c4 	add.w	r3, r3, #392	; 0x188
 80014c0:	601a      	str	r2, [r3, #0]
                                                                ((uint32_t)hcan->pTxMsg->Data[2] << CAN_TDL0R_DATA2_BIT_POSITION) |
                                                                ((uint32_t)hcan->pTxMsg->Data[1] << CAN_TDL0R_DATA1_BIT_POSITION) |
                                                                ((uint32_t)hcan->pTxMsg->Data[0] << CAN_TDL0R_DATA0_BIT_POSITION)  );
    WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR, ((uint32_t)hcan->pTxMsg->Data[7] << CAN_TDL0R_DATA3_BIT_POSITION) |
 80014c2:	687b      	ldr	r3, [r7, #4]
 80014c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014c6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014c8:	061a      	lsls	r2, r3, #24
 80014ca:	687b      	ldr	r3, [r7, #4]
 80014cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014ce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80014d0:	041b      	lsls	r3, r3, #16
 80014d2:	431a      	orrs	r2, r3
 80014d4:	687b      	ldr	r3, [r7, #4]
 80014d6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014d8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80014da:	021b      	lsls	r3, r3, #8
 80014dc:	431a      	orrs	r2, r3
 80014de:	687b      	ldr	r3, [r7, #4]
 80014e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014e2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80014e4:	6879      	ldr	r1, [r7, #4]
 80014e6:	6809      	ldr	r1, [r1, #0]
 80014e8:	431a      	orrs	r2, r3
 80014ea:	68fb      	ldr	r3, [r7, #12]
 80014ec:	011b      	lsls	r3, r3, #4
 80014ee:	440b      	add	r3, r1
 80014f0:	f503 73c6 	add.w	r3, r3, #396	; 0x18c
 80014f4:	601a      	str	r2, [r3, #0]
                                                                ((uint32_t)hcan->pTxMsg->Data[6] << CAN_TDL0R_DATA2_BIT_POSITION) |
                                                                ((uint32_t)hcan->pTxMsg->Data[5] << CAN_TDL0R_DATA1_BIT_POSITION) |
                                                                ((uint32_t)hcan->pTxMsg->Data[4] << CAN_TDL0R_DATA0_BIT_POSITION)  );
    /* Request transmission */
    SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 80014f6:	687b      	ldr	r3, [r7, #4]
 80014f8:	681a      	ldr	r2, [r3, #0]
 80014fa:	68fb      	ldr	r3, [r7, #12]
 80014fc:	3318      	adds	r3, #24
 80014fe:	011b      	lsls	r3, r3, #4
 8001500:	4413      	add	r3, r2
 8001502:	681b      	ldr	r3, [r3, #0]
 8001504:	687a      	ldr	r2, [r7, #4]
 8001506:	6811      	ldr	r1, [r2, #0]
 8001508:	f043 0201 	orr.w	r2, r3, #1
 800150c:	68fb      	ldr	r3, [r7, #12]
 800150e:	3318      	adds	r3, #24
 8001510:	011b      	lsls	r3, r3, #4
 8001512:	440b      	add	r3, r1
 8001514:	601a      	str	r2, [r3, #0]

    /* Get timeout */
    tickstart = HAL_GetTick();
 8001516:	f7ff fd13 	bl	8000f40 <HAL_GetTick>
 800151a:	60b8      	str	r0, [r7, #8]

    /* Check End of transmission flag */
    while(!(__HAL_CAN_TRANSMIT_STATUS(hcan, transmitmailbox)))
 800151c:	e018      	b.n	8001550 <HAL_CAN_Transmit+0x23c>
    {
      /* Check for the Timeout */
      if(Timeout != HAL_MAX_DELAY)
 800151e:	683b      	ldr	r3, [r7, #0]
 8001520:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8001524:	d014      	beq.n	8001550 <HAL_CAN_Transmit+0x23c>
      {
        if((Timeout == 0) || ((HAL_GetTick()-tickstart) > Timeout))
 8001526:	683b      	ldr	r3, [r7, #0]
 8001528:	2b00      	cmp	r3, #0
 800152a:	d007      	beq.n	800153c <HAL_CAN_Transmit+0x228>
 800152c:	f7ff fd08 	bl	8000f40 <HAL_GetTick>
 8001530:	4602      	mov	r2, r0
 8001532:	68bb      	ldr	r3, [r7, #8]
 8001534:	1ad3      	subs	r3, r2, r3
 8001536:	683a      	ldr	r2, [r7, #0]
 8001538:	429a      	cmp	r2, r3
 800153a:	d209      	bcs.n	8001550 <HAL_CAN_Transmit+0x23c>
        {
          hcan->State = HAL_CAN_STATE_TIMEOUT;
 800153c:	687b      	ldr	r3, [r7, #4]
 800153e:	2203      	movs	r2, #3
 8001540:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

          /* Process unlocked */
          __HAL_UNLOCK(hcan);
 8001544:	687b      	ldr	r3, [r7, #4]
 8001546:	2200      	movs	r2, #0
 8001548:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

          return HAL_TIMEOUT;
 800154c:	2303      	movs	r3, #3
 800154e:	e04c      	b.n	80015ea <HAL_CAN_Transmit+0x2d6>
    while(!(__HAL_CAN_TRANSMIT_STATUS(hcan, transmitmailbox)))
 8001550:	68fb      	ldr	r3, [r7, #12]
 8001552:	2b00      	cmp	r3, #0
 8001554:	d10b      	bne.n	800156e <HAL_CAN_Transmit+0x25a>
 8001556:	687b      	ldr	r3, [r7, #4]
 8001558:	681b      	ldr	r3, [r3, #0]
 800155a:	689a      	ldr	r2, [r3, #8]
 800155c:	4b25      	ldr	r3, [pc, #148]	; (80015f4 <HAL_CAN_Transmit+0x2e0>)
 800155e:	4013      	ands	r3, r2
 8001560:	4a24      	ldr	r2, [pc, #144]	; (80015f4 <HAL_CAN_Transmit+0x2e0>)
 8001562:	4293      	cmp	r3, r2
 8001564:	bf14      	ite	ne
 8001566:	2301      	movne	r3, #1
 8001568:	2300      	moveq	r3, #0
 800156a:	b2db      	uxtb	r3, r3
 800156c:	e019      	b.n	80015a2 <HAL_CAN_Transmit+0x28e>
 800156e:	68fb      	ldr	r3, [r7, #12]
 8001570:	2b01      	cmp	r3, #1
 8001572:	d10b      	bne.n	800158c <HAL_CAN_Transmit+0x278>
 8001574:	687b      	ldr	r3, [r7, #4]
 8001576:	681b      	ldr	r3, [r3, #0]
 8001578:	689a      	ldr	r2, [r3, #8]
 800157a:	4b1f      	ldr	r3, [pc, #124]	; (80015f8 <HAL_CAN_Transmit+0x2e4>)
 800157c:	4013      	ands	r3, r2
 800157e:	4a1e      	ldr	r2, [pc, #120]	; (80015f8 <HAL_CAN_Transmit+0x2e4>)
 8001580:	4293      	cmp	r3, r2
 8001582:	bf14      	ite	ne
 8001584:	2301      	movne	r3, #1
 8001586:	2300      	moveq	r3, #0
 8001588:	b2db      	uxtb	r3, r3
 800158a:	e00a      	b.n	80015a2 <HAL_CAN_Transmit+0x28e>
 800158c:	687b      	ldr	r3, [r7, #4]
 800158e:	681b      	ldr	r3, [r3, #0]
 8001590:	689a      	ldr	r2, [r3, #8]
 8001592:	4b1a      	ldr	r3, [pc, #104]	; (80015fc <HAL_CAN_Transmit+0x2e8>)
 8001594:	4013      	ands	r3, r2
 8001596:	4a19      	ldr	r2, [pc, #100]	; (80015fc <HAL_CAN_Transmit+0x2e8>)
 8001598:	4293      	cmp	r3, r2
 800159a:	bf14      	ite	ne
 800159c:	2301      	movne	r3, #1
 800159e:	2300      	moveq	r3, #0
 80015a0:	b2db      	uxtb	r3, r3
 80015a2:	2b00      	cmp	r3, #0
 80015a4:	d1bb      	bne.n	800151e <HAL_CAN_Transmit+0x20a>
        }
      }
    }
    if(hcan->State == HAL_CAN_STATE_BUSY_TX_RX)
 80015a6:	687b      	ldr	r3, [r7, #4]
 80015a8:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80015ac:	b2db      	uxtb	r3, r3
 80015ae:	2b32      	cmp	r3, #50	; 0x32
 80015b0:	d108      	bne.n	80015c4 <HAL_CAN_Transmit+0x2b0>
    {
      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_BUSY_RX;
 80015b2:	687b      	ldr	r3, [r7, #4]
 80015b4:	2222      	movs	r2, #34	; 0x22
 80015b6:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

      /* Process unlocked */
      __HAL_UNLOCK(hcan);
 80015ba:	687b      	ldr	r3, [r7, #4]
 80015bc:	2200      	movs	r2, #0
 80015be:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
 80015c2:	e003      	b.n	80015cc <HAL_CAN_Transmit+0x2b8>
    }
    else
    {
      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_READY;
 80015c4:	687b      	ldr	r3, [r7, #4]
 80015c6:	2201      	movs	r2, #1
 80015c8:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
    }

    /* Process unlocked */
    __HAL_UNLOCK(hcan);
 80015cc:	687b      	ldr	r3, [r7, #4]
 80015ce:	2200      	movs	r2, #0
 80015d0:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Return function status */
    return HAL_OK;
 80015d4:	2300      	movs	r3, #0
 80015d6:	e008      	b.n	80015ea <HAL_CAN_Transmit+0x2d6>
  }
  else
  {
    /* Change CAN state */
    hcan->State = HAL_CAN_STATE_ERROR;
 80015d8:	687b      	ldr	r3, [r7, #4]
 80015da:	2204      	movs	r2, #4
 80015dc:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Process unlocked */
    __HAL_UNLOCK(hcan);
 80015e0:	687b      	ldr	r3, [r7, #4]
 80015e2:	2200      	movs	r2, #0
 80015e4:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Return function status */
    return HAL_ERROR;
 80015e8:	2301      	movs	r3, #1
  }
}
 80015ea:	4618      	mov	r0, r3
 80015ec:	3710      	adds	r7, #16
 80015ee:	46bd      	mov	sp, r7
 80015f0:	bd80      	pop	{r7, pc}
 80015f2:	bf00      	nop
 80015f4:	04000003 	.word	0x04000003
 80015f8:	08000300 	.word	0x08000300
 80015fc:	10030000 	.word	0x10030000

08001600 <HAL_CAN_Receive_IT>:
  * @param  FIFONumber: Specify the FIFO number
  * @retval HAL status
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_Receive_IT(CAN_HandleTypeDef* hcan, uint8_t FIFONumber)
{
 8001600:	b480      	push	{r7}
 8001602:	b083      	sub	sp, #12
 8001604:	af00      	add	r7, sp, #0
 8001606:	6078      	str	r0, [r7, #4]
 8001608:	460b      	mov	r3, r1
 800160a:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_CAN_FIFO(FIFONumber));

  if((hcan->State == HAL_CAN_STATE_READY) || (hcan->State == HAL_CAN_STATE_BUSY_TX))
 800160c:	687b      	ldr	r3, [r7, #4]
 800160e:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8001612:	b2db      	uxtb	r3, r3
 8001614:	2b01      	cmp	r3, #1
 8001616:	d005      	beq.n	8001624 <HAL_CAN_Receive_IT+0x24>
 8001618:	687b      	ldr	r3, [r7, #4]
 800161a:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800161e:	b2db      	uxtb	r3, r3
 8001620:	2b12      	cmp	r3, #18
 8001622:	d13f      	bne.n	80016a4 <HAL_CAN_Receive_IT+0xa4>
  {
    /* Process locked */
    __HAL_LOCK(hcan);
 8001624:	687b      	ldr	r3, [r7, #4]
 8001626:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800162a:	2b01      	cmp	r3, #1
 800162c:	d101      	bne.n	8001632 <HAL_CAN_Receive_IT+0x32>
 800162e:	2302      	movs	r3, #2
 8001630:	e03b      	b.n	80016aa <HAL_CAN_Receive_IT+0xaa>
 8001632:	687b      	ldr	r3, [r7, #4]
 8001634:	2201      	movs	r2, #1
 8001636:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    if(hcan->State == HAL_CAN_STATE_BUSY_TX)
 800163a:	687b      	ldr	r3, [r7, #4]
 800163c:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8001640:	b2db      	uxtb	r3, r3
 8001642:	2b12      	cmp	r3, #18
 8001644:	d104      	bne.n	8001650 <HAL_CAN_Receive_IT+0x50>
    {
      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_BUSY_TX_RX;
 8001646:	687b      	ldr	r3, [r7, #4]
 8001648:	2232      	movs	r2, #50	; 0x32
 800164a:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
 800164e:	e003      	b.n	8001658 <HAL_CAN_Receive_IT+0x58>
    }
    else
    {
      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_BUSY_RX;
 8001650:	687b      	ldr	r3, [r7, #4]
 8001652:	2222      	movs	r2, #34	; 0x22
 8001654:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
    }

    /* Set CAN error code to none */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8001658:	687b      	ldr	r3, [r7, #4]
 800165a:	2200      	movs	r2, #0
 800165c:	63da      	str	r2, [r3, #60]	; 0x3c
    /*  - Enable Error passive Interrupt */
    /*  - Enable Bus-off Interrupt */
    /*  - Enable Last error code Interrupt */
    /*  - Enable Error Interrupt */
    /*  - Enable Transmit mailbox empty Interrupt */
    __HAL_CAN_ENABLE_IT(hcan, CAN_IT_EWG |
 800165e:	687b      	ldr	r3, [r7, #4]
 8001660:	681b      	ldr	r3, [r3, #0]
 8001662:	695b      	ldr	r3, [r3, #20]
 8001664:	687a      	ldr	r2, [r7, #4]
 8001666:	6812      	ldr	r2, [r2, #0]
 8001668:	f443 430f 	orr.w	r3, r3, #36608	; 0x8f00
 800166c:	f043 0301 	orr.w	r3, r3, #1
 8001670:	6153      	str	r3, [r2, #20]
                              CAN_IT_LEC |
                              CAN_IT_ERR |
                              CAN_IT_TME  );

    /* Process unlocked */
    __HAL_UNLOCK(hcan);
 8001672:	687b      	ldr	r3, [r7, #4]
 8001674:	2200      	movs	r2, #0
 8001676:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    if(FIFONumber == CAN_FIFO0)
 800167a:	78fb      	ldrb	r3, [r7, #3]
 800167c:	2b00      	cmp	r3, #0
 800167e:	d108      	bne.n	8001692 <HAL_CAN_Receive_IT+0x92>
    {
      /* Enable FIFO 0 message pending Interrupt */
      __HAL_CAN_ENABLE_IT(hcan, CAN_IT_FMP0);
 8001680:	687b      	ldr	r3, [r7, #4]
 8001682:	681b      	ldr	r3, [r3, #0]
 8001684:	695a      	ldr	r2, [r3, #20]
 8001686:	687b      	ldr	r3, [r7, #4]
 8001688:	681b      	ldr	r3, [r3, #0]
 800168a:	f042 0202 	orr.w	r2, r2, #2
 800168e:	615a      	str	r2, [r3, #20]
    if(FIFONumber == CAN_FIFO0)
 8001690:	e00a      	b.n	80016a8 <HAL_CAN_Receive_IT+0xa8>
    }
    else
    {
      /* Enable FIFO 1 message pending Interrupt */
      __HAL_CAN_ENABLE_IT(hcan, CAN_IT_FMP1);
 8001692:	687b      	ldr	r3, [r7, #4]
 8001694:	681b      	ldr	r3, [r3, #0]
 8001696:	695a      	ldr	r2, [r3, #20]
 8001698:	687b      	ldr	r3, [r7, #4]
 800169a:	681b      	ldr	r3, [r3, #0]
 800169c:	f042 0210 	orr.w	r2, r2, #16
 80016a0:	615a      	str	r2, [r3, #20]
    if(FIFONumber == CAN_FIFO0)
 80016a2:	e001      	b.n	80016a8 <HAL_CAN_Receive_IT+0xa8>
    }

  }
  else
  {
    return HAL_BUSY;
 80016a4:	2302      	movs	r3, #2
 80016a6:	e000      	b.n	80016aa <HAL_CAN_Receive_IT+0xaa>
  }

  /* Return function status */
  return HAL_OK;
 80016a8:	2300      	movs	r3, #0
}
 80016aa:	4618      	mov	r0, r3
 80016ac:	370c      	adds	r7, #12
 80016ae:	46bd      	mov	sp, r7
 80016b0:	bc80      	pop	{r7}
 80016b2:	4770      	bx	lr

080016b4 <HAL_CAN_IRQHandler>:
  * @param  hcan: pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef* hcan)
{
 80016b4:	b580      	push	{r7, lr}
 80016b6:	b082      	sub	sp, #8
 80016b8:	af00      	add	r7, sp, #0
 80016ba:	6078      	str	r0, [r7, #4]
  /* Check End of transmission flag */
  if(__HAL_CAN_GET_IT_SOURCE(hcan, CAN_IT_TME))
 80016bc:	687b      	ldr	r3, [r7, #4]
 80016be:	681b      	ldr	r3, [r3, #0]
 80016c0:	695b      	ldr	r3, [r3, #20]
 80016c2:	f003 0301 	and.w	r3, r3, #1
 80016c6:	2b01      	cmp	r3, #1
 80016c8:	d11a      	bne.n	8001700 <HAL_CAN_IRQHandler+0x4c>
  {
    if((__HAL_CAN_TRANSMIT_STATUS(hcan, CAN_TXMAILBOX_0)) ||
 80016ca:	687b      	ldr	r3, [r7, #4]
 80016cc:	681b      	ldr	r3, [r3, #0]
 80016ce:	689a      	ldr	r2, [r3, #8]
 80016d0:	4b83      	ldr	r3, [pc, #524]	; (80018e0 <HAL_CAN_IRQHandler+0x22c>)
 80016d2:	4013      	ands	r3, r2
 80016d4:	4a82      	ldr	r2, [pc, #520]	; (80018e0 <HAL_CAN_IRQHandler+0x22c>)
 80016d6:	4293      	cmp	r3, r2
 80016d8:	d00f      	beq.n	80016fa <HAL_CAN_IRQHandler+0x46>
       (__HAL_CAN_TRANSMIT_STATUS(hcan, CAN_TXMAILBOX_1)) ||
 80016da:	687b      	ldr	r3, [r7, #4]
 80016dc:	681b      	ldr	r3, [r3, #0]
 80016de:	689a      	ldr	r2, [r3, #8]
 80016e0:	4b80      	ldr	r3, [pc, #512]	; (80018e4 <HAL_CAN_IRQHandler+0x230>)
 80016e2:	4013      	ands	r3, r2
    if((__HAL_CAN_TRANSMIT_STATUS(hcan, CAN_TXMAILBOX_0)) ||
 80016e4:	4a7f      	ldr	r2, [pc, #508]	; (80018e4 <HAL_CAN_IRQHandler+0x230>)
 80016e6:	4293      	cmp	r3, r2
 80016e8:	d007      	beq.n	80016fa <HAL_CAN_IRQHandler+0x46>
       (__HAL_CAN_TRANSMIT_STATUS(hcan, CAN_TXMAILBOX_2)))
 80016ea:	687b      	ldr	r3, [r7, #4]
 80016ec:	681b      	ldr	r3, [r3, #0]
 80016ee:	689a      	ldr	r2, [r3, #8]
 80016f0:	4b7d      	ldr	r3, [pc, #500]	; (80018e8 <HAL_CAN_IRQHandler+0x234>)
 80016f2:	4013      	ands	r3, r2
       (__HAL_CAN_TRANSMIT_STATUS(hcan, CAN_TXMAILBOX_1)) ||
 80016f4:	4a7c      	ldr	r2, [pc, #496]	; (80018e8 <HAL_CAN_IRQHandler+0x234>)
 80016f6:	4293      	cmp	r3, r2
 80016f8:	d102      	bne.n	8001700 <HAL_CAN_IRQHandler+0x4c>
    {
      /* Call transmit function */
      CAN_Transmit_IT(hcan);
 80016fa:	6878      	ldr	r0, [r7, #4]
 80016fc:	f000 f908 	bl	8001910 <CAN_Transmit_IT>
    }
  }

  /* Check End of reception flag for FIFO0 */
  if((__HAL_CAN_GET_IT_SOURCE(hcan, CAN_IT_FMP0)) &&
 8001700:	687b      	ldr	r3, [r7, #4]
 8001702:	681b      	ldr	r3, [r3, #0]
 8001704:	695b      	ldr	r3, [r3, #20]
 8001706:	f003 0302 	and.w	r3, r3, #2
 800170a:	2b02      	cmp	r3, #2
 800170c:	d10b      	bne.n	8001726 <HAL_CAN_IRQHandler+0x72>
     (__HAL_CAN_MSG_PENDING(hcan, CAN_FIFO0) != 0))
 800170e:	687b      	ldr	r3, [r7, #4]
 8001710:	681b      	ldr	r3, [r3, #0]
 8001712:	68db      	ldr	r3, [r3, #12]
 8001714:	b2db      	uxtb	r3, r3
 8001716:	f003 0303 	and.w	r3, r3, #3
  if((__HAL_CAN_GET_IT_SOURCE(hcan, CAN_IT_FMP0)) &&
 800171a:	2b00      	cmp	r3, #0
 800171c:	d003      	beq.n	8001726 <HAL_CAN_IRQHandler+0x72>
  {
    /* Call receive function */
    CAN_Receive_IT(hcan, CAN_FIFO0);
 800171e:	2100      	movs	r1, #0
 8001720:	6878      	ldr	r0, [r7, #4]
 8001722:	f000 f926 	bl	8001972 <CAN_Receive_IT>
  }

  /* Check End of reception flag for FIFO1 */
  if((__HAL_CAN_GET_IT_SOURCE(hcan, CAN_IT_FMP1)) &&
 8001726:	687b      	ldr	r3, [r7, #4]
 8001728:	681b      	ldr	r3, [r3, #0]
 800172a:	695b      	ldr	r3, [r3, #20]
 800172c:	f003 0310 	and.w	r3, r3, #16
 8001730:	2b10      	cmp	r3, #16
 8001732:	d10b      	bne.n	800174c <HAL_CAN_IRQHandler+0x98>
     (__HAL_CAN_MSG_PENDING(hcan, CAN_FIFO1) != 0))
 8001734:	687b      	ldr	r3, [r7, #4]
 8001736:	681b      	ldr	r3, [r3, #0]
 8001738:	691b      	ldr	r3, [r3, #16]
 800173a:	b2db      	uxtb	r3, r3
 800173c:	f003 0303 	and.w	r3, r3, #3
  if((__HAL_CAN_GET_IT_SOURCE(hcan, CAN_IT_FMP1)) &&
 8001740:	2b00      	cmp	r3, #0
 8001742:	d003      	beq.n	800174c <HAL_CAN_IRQHandler+0x98>
  {
    /* Call receive function */
    CAN_Receive_IT(hcan, CAN_FIFO1);
 8001744:	2101      	movs	r1, #1
 8001746:	6878      	ldr	r0, [r7, #4]
 8001748:	f000 f913 	bl	8001972 <CAN_Receive_IT>
  }

  /* Check Error Warning Flag */
  if((__HAL_CAN_GET_FLAG(hcan, CAN_FLAG_EWG))    &&
 800174c:	687b      	ldr	r3, [r7, #4]
 800174e:	681b      	ldr	r3, [r3, #0]
 8001750:	699b      	ldr	r3, [r3, #24]
 8001752:	f003 0301 	and.w	r3, r3, #1
 8001756:	2b01      	cmp	r3, #1
 8001758:	d115      	bne.n	8001786 <HAL_CAN_IRQHandler+0xd2>
     (__HAL_CAN_GET_IT_SOURCE(hcan, CAN_IT_EWG)) &&
 800175a:	687b      	ldr	r3, [r7, #4]
 800175c:	681b      	ldr	r3, [r3, #0]
 800175e:	695b      	ldr	r3, [r3, #20]
 8001760:	f403 7380 	and.w	r3, r3, #256	; 0x100
  if((__HAL_CAN_GET_FLAG(hcan, CAN_FLAG_EWG))    &&
 8001764:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001768:	d10d      	bne.n	8001786 <HAL_CAN_IRQHandler+0xd2>
     (__HAL_CAN_GET_IT_SOURCE(hcan, CAN_IT_ERR)))
 800176a:	687b      	ldr	r3, [r7, #4]
 800176c:	681b      	ldr	r3, [r3, #0]
 800176e:	695b      	ldr	r3, [r3, #20]
 8001770:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
     (__HAL_CAN_GET_IT_SOURCE(hcan, CAN_IT_EWG)) &&
 8001774:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8001778:	d105      	bne.n	8001786 <HAL_CAN_IRQHandler+0xd2>
  {
    /* Set CAN error code to EWG error */
    hcan->ErrorCode |= HAL_CAN_ERROR_EWG;
 800177a:	687b      	ldr	r3, [r7, #4]
 800177c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800177e:	f043 0201 	orr.w	r2, r3, #1
 8001782:	687b      	ldr	r3, [r7, #4]
 8001784:	63da      	str	r2, [r3, #60]	; 0x3c
    /* No need for clear of Error Warning Flag as read-only */
  }

  /* Check Error Passive Flag */
  if((__HAL_CAN_GET_FLAG(hcan, CAN_FLAG_EPV))    &&
 8001786:	687b      	ldr	r3, [r7, #4]
 8001788:	681b      	ldr	r3, [r3, #0]
 800178a:	699b      	ldr	r3, [r3, #24]
 800178c:	f003 0302 	and.w	r3, r3, #2
 8001790:	2b02      	cmp	r3, #2
 8001792:	d115      	bne.n	80017c0 <HAL_CAN_IRQHandler+0x10c>
     (__HAL_CAN_GET_IT_SOURCE(hcan, CAN_IT_EPV)) &&
 8001794:	687b      	ldr	r3, [r7, #4]
 8001796:	681b      	ldr	r3, [r3, #0]
 8001798:	695b      	ldr	r3, [r3, #20]
 800179a:	f403 7300 	and.w	r3, r3, #512	; 0x200
  if((__HAL_CAN_GET_FLAG(hcan, CAN_FLAG_EPV))    &&
 800179e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80017a2:	d10d      	bne.n	80017c0 <HAL_CAN_IRQHandler+0x10c>
     (__HAL_CAN_GET_IT_SOURCE(hcan, CAN_IT_ERR)))
 80017a4:	687b      	ldr	r3, [r7, #4]
 80017a6:	681b      	ldr	r3, [r3, #0]
 80017a8:	695b      	ldr	r3, [r3, #20]
 80017aa:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
     (__HAL_CAN_GET_IT_SOURCE(hcan, CAN_IT_EPV)) &&
 80017ae:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80017b2:	d105      	bne.n	80017c0 <HAL_CAN_IRQHandler+0x10c>
  {
    /* Set CAN error code to EPV error */
    hcan->ErrorCode |= HAL_CAN_ERROR_EPV;
 80017b4:	687b      	ldr	r3, [r7, #4]
 80017b6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80017b8:	f043 0202 	orr.w	r2, r3, #2
 80017bc:	687b      	ldr	r3, [r7, #4]
 80017be:	63da      	str	r2, [r3, #60]	; 0x3c
    /* No need for clear of Error Passive Flag as read-only */
  }

  /* Check Bus-Off Flag */
  if((__HAL_CAN_GET_FLAG(hcan, CAN_FLAG_BOF))    &&
 80017c0:	687b      	ldr	r3, [r7, #4]
 80017c2:	681b      	ldr	r3, [r3, #0]
 80017c4:	699b      	ldr	r3, [r3, #24]
 80017c6:	f003 0304 	and.w	r3, r3, #4
 80017ca:	2b04      	cmp	r3, #4
 80017cc:	d115      	bne.n	80017fa <HAL_CAN_IRQHandler+0x146>
     (__HAL_CAN_GET_IT_SOURCE(hcan, CAN_IT_BOF)) &&
 80017ce:	687b      	ldr	r3, [r7, #4]
 80017d0:	681b      	ldr	r3, [r3, #0]
 80017d2:	695b      	ldr	r3, [r3, #20]
 80017d4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
  if((__HAL_CAN_GET_FLAG(hcan, CAN_FLAG_BOF))    &&
 80017d8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80017dc:	d10d      	bne.n	80017fa <HAL_CAN_IRQHandler+0x146>
     (__HAL_CAN_GET_IT_SOURCE(hcan, CAN_IT_ERR)))
 80017de:	687b      	ldr	r3, [r7, #4]
 80017e0:	681b      	ldr	r3, [r3, #0]
 80017e2:	695b      	ldr	r3, [r3, #20]
 80017e4:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
     (__HAL_CAN_GET_IT_SOURCE(hcan, CAN_IT_BOF)) &&
 80017e8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80017ec:	d105      	bne.n	80017fa <HAL_CAN_IRQHandler+0x146>
  {
    /* Set CAN error code to BOF error */
    hcan->ErrorCode |= HAL_CAN_ERROR_BOF;
 80017ee:	687b      	ldr	r3, [r7, #4]
 80017f0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80017f2:	f043 0204 	orr.w	r2, r3, #4
 80017f6:	687b      	ldr	r3, [r7, #4]
 80017f8:	63da      	str	r2, [r3, #60]	; 0x3c
    /* No need for clear of Bus-Off Flag as read-only */
  }

  /* Check Last error code Flag */
  if((!HAL_IS_BIT_CLR(hcan->Instance->ESR, CAN_ESR_LEC)) &&
 80017fa:	687b      	ldr	r3, [r7, #4]
 80017fc:	681b      	ldr	r3, [r3, #0]
 80017fe:	699b      	ldr	r3, [r3, #24]
 8001800:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8001804:	2b00      	cmp	r3, #0
 8001806:	d05c      	beq.n	80018c2 <HAL_CAN_IRQHandler+0x20e>
     (__HAL_CAN_GET_IT_SOURCE(hcan, CAN_IT_LEC))         &&
 8001808:	687b      	ldr	r3, [r7, #4]
 800180a:	681b      	ldr	r3, [r3, #0]
 800180c:	695b      	ldr	r3, [r3, #20]
 800180e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  if((!HAL_IS_BIT_CLR(hcan->Instance->ESR, CAN_ESR_LEC)) &&
 8001812:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8001816:	d154      	bne.n	80018c2 <HAL_CAN_IRQHandler+0x20e>
     (__HAL_CAN_GET_IT_SOURCE(hcan, CAN_IT_ERR)))
 8001818:	687b      	ldr	r3, [r7, #4]
 800181a:	681b      	ldr	r3, [r3, #0]
 800181c:	695b      	ldr	r3, [r3, #20]
 800181e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
     (__HAL_CAN_GET_IT_SOURCE(hcan, CAN_IT_LEC))         &&
 8001822:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8001826:	d14c      	bne.n	80018c2 <HAL_CAN_IRQHandler+0x20e>
  {
    switch(hcan->Instance->ESR & CAN_ESR_LEC)
 8001828:	687b      	ldr	r3, [r7, #4]
 800182a:	681b      	ldr	r3, [r3, #0]
 800182c:	699b      	ldr	r3, [r3, #24]
 800182e:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8001832:	2b60      	cmp	r3, #96	; 0x60
 8001834:	d035      	beq.n	80018a2 <HAL_CAN_IRQHandler+0x1ee>
 8001836:	2b60      	cmp	r3, #96	; 0x60
 8001838:	d83a      	bhi.n	80018b0 <HAL_CAN_IRQHandler+0x1fc>
 800183a:	2b50      	cmp	r3, #80	; 0x50
 800183c:	d02a      	beq.n	8001894 <HAL_CAN_IRQHandler+0x1e0>
 800183e:	2b50      	cmp	r3, #80	; 0x50
 8001840:	d836      	bhi.n	80018b0 <HAL_CAN_IRQHandler+0x1fc>
 8001842:	2b40      	cmp	r3, #64	; 0x40
 8001844:	d01f      	beq.n	8001886 <HAL_CAN_IRQHandler+0x1d2>
 8001846:	2b40      	cmp	r3, #64	; 0x40
 8001848:	d832      	bhi.n	80018b0 <HAL_CAN_IRQHandler+0x1fc>
 800184a:	2b30      	cmp	r3, #48	; 0x30
 800184c:	d014      	beq.n	8001878 <HAL_CAN_IRQHandler+0x1c4>
 800184e:	2b30      	cmp	r3, #48	; 0x30
 8001850:	d82e      	bhi.n	80018b0 <HAL_CAN_IRQHandler+0x1fc>
 8001852:	2b10      	cmp	r3, #16
 8001854:	d002      	beq.n	800185c <HAL_CAN_IRQHandler+0x1a8>
 8001856:	2b20      	cmp	r3, #32
 8001858:	d007      	beq.n	800186a <HAL_CAN_IRQHandler+0x1b6>
      case(CAN_ESR_LEC_2 | CAN_ESR_LEC_1):
          /* Set CAN error code to CRC error */
          hcan->ErrorCode |= HAL_CAN_ERROR_CRC;
          break;
      default:
          break;
 800185a:	e029      	b.n	80018b0 <HAL_CAN_IRQHandler+0x1fc>
          hcan->ErrorCode |= HAL_CAN_ERROR_STF;
 800185c:	687b      	ldr	r3, [r7, #4]
 800185e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001860:	f043 0208 	orr.w	r2, r3, #8
 8001864:	687b      	ldr	r3, [r7, #4]
 8001866:	63da      	str	r2, [r3, #60]	; 0x3c
          break;
 8001868:	e023      	b.n	80018b2 <HAL_CAN_IRQHandler+0x1fe>
          hcan->ErrorCode |= HAL_CAN_ERROR_FOR;
 800186a:	687b      	ldr	r3, [r7, #4]
 800186c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800186e:	f043 0210 	orr.w	r2, r3, #16
 8001872:	687b      	ldr	r3, [r7, #4]
 8001874:	63da      	str	r2, [r3, #60]	; 0x3c
          break;
 8001876:	e01c      	b.n	80018b2 <HAL_CAN_IRQHandler+0x1fe>
          hcan->ErrorCode |= HAL_CAN_ERROR_ACK;
 8001878:	687b      	ldr	r3, [r7, #4]
 800187a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800187c:	f043 0220 	orr.w	r2, r3, #32
 8001880:	687b      	ldr	r3, [r7, #4]
 8001882:	63da      	str	r2, [r3, #60]	; 0x3c
          break;
 8001884:	e015      	b.n	80018b2 <HAL_CAN_IRQHandler+0x1fe>
          hcan->ErrorCode |= HAL_CAN_ERROR_BR;
 8001886:	687b      	ldr	r3, [r7, #4]
 8001888:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800188a:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800188e:	687b      	ldr	r3, [r7, #4]
 8001890:	63da      	str	r2, [r3, #60]	; 0x3c
          break;
 8001892:	e00e      	b.n	80018b2 <HAL_CAN_IRQHandler+0x1fe>
          hcan->ErrorCode |= HAL_CAN_ERROR_BD;
 8001894:	687b      	ldr	r3, [r7, #4]
 8001896:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001898:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 800189c:	687b      	ldr	r3, [r7, #4]
 800189e:	63da      	str	r2, [r3, #60]	; 0x3c
          break;
 80018a0:	e007      	b.n	80018b2 <HAL_CAN_IRQHandler+0x1fe>
          hcan->ErrorCode |= HAL_CAN_ERROR_CRC;
 80018a2:	687b      	ldr	r3, [r7, #4]
 80018a4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80018a6:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80018aa:	687b      	ldr	r3, [r7, #4]
 80018ac:	63da      	str	r2, [r3, #60]	; 0x3c
          break;
 80018ae:	e000      	b.n	80018b2 <HAL_CAN_IRQHandler+0x1fe>
          break;
 80018b0:	bf00      	nop
    }

    /* Clear Last error code Flag */
    CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 80018b2:	687b      	ldr	r3, [r7, #4]
 80018b4:	681b      	ldr	r3, [r3, #0]
 80018b6:	699a      	ldr	r2, [r3, #24]
 80018b8:	687b      	ldr	r3, [r7, #4]
 80018ba:	681b      	ldr	r3, [r3, #0]
 80018bc:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 80018c0:	619a      	str	r2, [r3, #24]
  }

  /* Call the Error call Back in case of Errors */
  if(hcan->ErrorCode != HAL_CAN_ERROR_NONE)
 80018c2:	687b      	ldr	r3, [r7, #4]
 80018c4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80018c6:	2b00      	cmp	r3, #0
 80018c8:	d006      	beq.n	80018d8 <HAL_CAN_IRQHandler+0x224>
  {
    /* Set the CAN state ready to be able to start again the process */
    hcan->State = HAL_CAN_STATE_READY;
 80018ca:	687b      	ldr	r3, [r7, #4]
 80018cc:	2201      	movs	r2, #1
 80018ce:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Call Error callback function */
    HAL_CAN_ErrorCallback(hcan);
 80018d2:	6878      	ldr	r0, [r7, #4]
 80018d4:	f000 f813 	bl	80018fe <HAL_CAN_ErrorCallback>
  }
}
 80018d8:	bf00      	nop
 80018da:	3708      	adds	r7, #8
 80018dc:	46bd      	mov	sp, r7
 80018de:	bd80      	pop	{r7, pc}
 80018e0:	04000003 	.word	0x04000003
 80018e4:	08000300 	.word	0x08000300
 80018e8:	10030000 	.word	0x10030000

080018ec <HAL_CAN_TxCpltCallback>:
  * @param  hcan: pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxCpltCallback(CAN_HandleTypeDef* hcan)
{
 80018ec:	b480      	push	{r7}
 80018ee:	b083      	sub	sp, #12
 80018f0:	af00      	add	r7, sp, #0
 80018f2:	6078      	str	r0, [r7, #4]
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxCpltCallback can be implemented in the user file
   */
}
 80018f4:	bf00      	nop
 80018f6:	370c      	adds	r7, #12
 80018f8:	46bd      	mov	sp, r7
 80018fa:	bc80      	pop	{r7}
 80018fc:	4770      	bx	lr

080018fe <HAL_CAN_ErrorCallback>:
  * @param  hcan: pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
{
 80018fe:	b480      	push	{r7}
 8001900:	b083      	sub	sp, #12
 8001902:	af00      	add	r7, sp, #0
 8001904:	6078      	str	r0, [r7, #4]
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_ErrorCallback can be implemented in the user file
   */
}
 8001906:	bf00      	nop
 8001908:	370c      	adds	r7, #12
 800190a:	46bd      	mov	sp, r7
 800190c:	bc80      	pop	{r7}
 800190e:	4770      	bx	lr

08001910 <CAN_Transmit_IT>:
  * @param  hcan: pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
static HAL_StatusTypeDef CAN_Transmit_IT(CAN_HandleTypeDef* hcan)
{
 8001910:	b580      	push	{r7, lr}
 8001912:	b082      	sub	sp, #8
 8001914:	af00      	add	r7, sp, #0
 8001916:	6078      	str	r0, [r7, #4]
  /* Disable Transmit mailbox empty Interrupt */
  __HAL_CAN_DISABLE_IT(hcan, CAN_IT_TME);
 8001918:	687b      	ldr	r3, [r7, #4]
 800191a:	681b      	ldr	r3, [r3, #0]
 800191c:	695a      	ldr	r2, [r3, #20]
 800191e:	687b      	ldr	r3, [r7, #4]
 8001920:	681b      	ldr	r3, [r3, #0]
 8001922:	f022 0201 	bic.w	r2, r2, #1
 8001926:	615a      	str	r2, [r3, #20]

  if(hcan->State == HAL_CAN_STATE_BUSY_TX)
 8001928:	687b      	ldr	r3, [r7, #4]
 800192a:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800192e:	b2db      	uxtb	r3, r3
 8001930:	2b12      	cmp	r3, #18
 8001932:	d107      	bne.n	8001944 <CAN_Transmit_IT+0x34>
    /*  - Disable Error warning Interrupt */
    /*  - Disable Error passive Interrupt */
    /*  - Disable Bus-off Interrupt */
    /*  - Disable Last error code Interrupt */
    /*  - Disable Error Interrupt */
    __HAL_CAN_DISABLE_IT(hcan, CAN_IT_EWG |
 8001934:	687b      	ldr	r3, [r7, #4]
 8001936:	681b      	ldr	r3, [r3, #0]
 8001938:	695a      	ldr	r2, [r3, #20]
 800193a:	687b      	ldr	r3, [r7, #4]
 800193c:	681b      	ldr	r3, [r3, #0]
 800193e:	f422 420f 	bic.w	r2, r2, #36608	; 0x8f00
 8001942:	615a      	str	r2, [r3, #20]
                               CAN_IT_BOF |
                               CAN_IT_LEC |
                               CAN_IT_ERR  );
  }

  if(hcan->State == HAL_CAN_STATE_BUSY_TX_RX)
 8001944:	687b      	ldr	r3, [r7, #4]
 8001946:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800194a:	b2db      	uxtb	r3, r3
 800194c:	2b32      	cmp	r3, #50	; 0x32
 800194e:	d104      	bne.n	800195a <CAN_Transmit_IT+0x4a>
  {
    /* Change CAN state */
    hcan->State = HAL_CAN_STATE_BUSY_RX;
 8001950:	687b      	ldr	r3, [r7, #4]
 8001952:	2222      	movs	r2, #34	; 0x22
 8001954:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
 8001958:	e003      	b.n	8001962 <CAN_Transmit_IT+0x52>
  }
  else
  {
    /* Change CAN state */
    hcan->State = HAL_CAN_STATE_READY;
 800195a:	687b      	ldr	r3, [r7, #4]
 800195c:	2201      	movs	r2, #1
 800195e:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  }

  /* Transmission complete callback */
  HAL_CAN_TxCpltCallback(hcan);
 8001962:	6878      	ldr	r0, [r7, #4]
 8001964:	f7ff ffc2 	bl	80018ec <HAL_CAN_TxCpltCallback>

  return HAL_OK;
 8001968:	2300      	movs	r3, #0
}
 800196a:	4618      	mov	r0, r3
 800196c:	3708      	adds	r7, #8
 800196e:	46bd      	mov	sp, r7
 8001970:	bd80      	pop	{r7, pc}

08001972 <CAN_Receive_IT>:
  * @param  FIFONumber: Specify the FIFO number
  * @retval HAL status
  * @retval None
  */
static HAL_StatusTypeDef CAN_Receive_IT(CAN_HandleTypeDef* hcan, uint8_t FIFONumber)
{
 8001972:	b580      	push	{r7, lr}
 8001974:	b082      	sub	sp, #8
 8001976:	af00      	add	r7, sp, #0
 8001978:	6078      	str	r0, [r7, #4]
 800197a:	460b      	mov	r3, r1
 800197c:	70fb      	strb	r3, [r7, #3]
  /* Get the Id */
  hcan->pRxMsg->IDE = (uint8_t)0x04 & hcan->Instance->sFIFOMailBox[FIFONumber].RIR;
 800197e:	687b      	ldr	r3, [r7, #4]
 8001980:	681a      	ldr	r2, [r3, #0]
 8001982:	78fb      	ldrb	r3, [r7, #3]
 8001984:	331b      	adds	r3, #27
 8001986:	011b      	lsls	r3, r3, #4
 8001988:	4413      	add	r3, r2
 800198a:	681a      	ldr	r2, [r3, #0]
 800198c:	687b      	ldr	r3, [r7, #4]
 800198e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001990:	f002 0204 	and.w	r2, r2, #4
 8001994:	609a      	str	r2, [r3, #8]
  if (hcan->pRxMsg->IDE == CAN_ID_STD)
 8001996:	687b      	ldr	r3, [r7, #4]
 8001998:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800199a:	689b      	ldr	r3, [r3, #8]
 800199c:	2b00      	cmp	r3, #0
 800199e:	d10d      	bne.n	80019bc <CAN_Receive_IT+0x4a>
  {
    hcan->pRxMsg->StdId = (uint32_t)0x000007FF & (hcan->Instance->sFIFOMailBox[FIFONumber].RIR >> 21);
 80019a0:	687b      	ldr	r3, [r7, #4]
 80019a2:	681a      	ldr	r2, [r3, #0]
 80019a4:	78fb      	ldrb	r3, [r7, #3]
 80019a6:	331b      	adds	r3, #27
 80019a8:	011b      	lsls	r3, r3, #4
 80019aa:	4413      	add	r3, r2
 80019ac:	681b      	ldr	r3, [r3, #0]
 80019ae:	0d5a      	lsrs	r2, r3, #21
 80019b0:	687b      	ldr	r3, [r7, #4]
 80019b2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80019b4:	f3c2 020a 	ubfx	r2, r2, #0, #11
 80019b8:	601a      	str	r2, [r3, #0]
 80019ba:	e00c      	b.n	80019d6 <CAN_Receive_IT+0x64>
  }
  else
  {
    hcan->pRxMsg->ExtId = (uint32_t)0x1FFFFFFF & (hcan->Instance->sFIFOMailBox[FIFONumber].RIR >> 3);
 80019bc:	687b      	ldr	r3, [r7, #4]
 80019be:	681a      	ldr	r2, [r3, #0]
 80019c0:	78fb      	ldrb	r3, [r7, #3]
 80019c2:	331b      	adds	r3, #27
 80019c4:	011b      	lsls	r3, r3, #4
 80019c6:	4413      	add	r3, r2
 80019c8:	681b      	ldr	r3, [r3, #0]
 80019ca:	08da      	lsrs	r2, r3, #3
 80019cc:	687b      	ldr	r3, [r7, #4]
 80019ce:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80019d0:	f022 4260 	bic.w	r2, r2, #3758096384	; 0xe0000000
 80019d4:	605a      	str	r2, [r3, #4]
  }

  hcan->pRxMsg->RTR = (uint8_t)0x02 & hcan->Instance->sFIFOMailBox[FIFONumber].RIR;
 80019d6:	687b      	ldr	r3, [r7, #4]
 80019d8:	681a      	ldr	r2, [r3, #0]
 80019da:	78fb      	ldrb	r3, [r7, #3]
 80019dc:	331b      	adds	r3, #27
 80019de:	011b      	lsls	r3, r3, #4
 80019e0:	4413      	add	r3, r2
 80019e2:	681a      	ldr	r2, [r3, #0]
 80019e4:	687b      	ldr	r3, [r7, #4]
 80019e6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80019e8:	f002 0202 	and.w	r2, r2, #2
 80019ec:	60da      	str	r2, [r3, #12]
  /* Get the DLC */
  hcan->pRxMsg->DLC = (uint8_t)0x0F & hcan->Instance->sFIFOMailBox[FIFONumber].RDTR;
 80019ee:	687b      	ldr	r3, [r7, #4]
 80019f0:	681a      	ldr	r2, [r3, #0]
 80019f2:	78fb      	ldrb	r3, [r7, #3]
 80019f4:	331b      	adds	r3, #27
 80019f6:	011b      	lsls	r3, r3, #4
 80019f8:	4413      	add	r3, r2
 80019fa:	3304      	adds	r3, #4
 80019fc:	681a      	ldr	r2, [r3, #0]
 80019fe:	687b      	ldr	r3, [r7, #4]
 8001a00:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001a02:	f002 020f 	and.w	r2, r2, #15
 8001a06:	611a      	str	r2, [r3, #16]
  /* Get the FMI */
  hcan->pRxMsg->FMI = (uint8_t)0xFF & (hcan->Instance->sFIFOMailBox[FIFONumber].RDTR >> 8);
 8001a08:	687b      	ldr	r3, [r7, #4]
 8001a0a:	681a      	ldr	r2, [r3, #0]
 8001a0c:	78fb      	ldrb	r3, [r7, #3]
 8001a0e:	331b      	adds	r3, #27
 8001a10:	011b      	lsls	r3, r3, #4
 8001a12:	4413      	add	r3, r2
 8001a14:	3304      	adds	r3, #4
 8001a16:	681b      	ldr	r3, [r3, #0]
 8001a18:	0a1a      	lsrs	r2, r3, #8
 8001a1a:	687b      	ldr	r3, [r7, #4]
 8001a1c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001a1e:	b2d2      	uxtb	r2, r2
 8001a20:	635a      	str	r2, [r3, #52]	; 0x34
  /* Get the data field */
  hcan->pRxMsg->Data[0] = (uint8_t)0xFF & hcan->Instance->sFIFOMailBox[FIFONumber].RDLR;
 8001a22:	687b      	ldr	r3, [r7, #4]
 8001a24:	681a      	ldr	r2, [r3, #0]
 8001a26:	78fb      	ldrb	r3, [r7, #3]
 8001a28:	011b      	lsls	r3, r3, #4
 8001a2a:	4413      	add	r3, r2
 8001a2c:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8001a30:	681a      	ldr	r2, [r3, #0]
 8001a32:	687b      	ldr	r3, [r7, #4]
 8001a34:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001a36:	b2d2      	uxtb	r2, r2
 8001a38:	615a      	str	r2, [r3, #20]
  hcan->pRxMsg->Data[1] = (uint8_t)0xFF & (hcan->Instance->sFIFOMailBox[FIFONumber].RDLR >> 8);
 8001a3a:	687b      	ldr	r3, [r7, #4]
 8001a3c:	681a      	ldr	r2, [r3, #0]
 8001a3e:	78fb      	ldrb	r3, [r7, #3]
 8001a40:	011b      	lsls	r3, r3, #4
 8001a42:	4413      	add	r3, r2
 8001a44:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8001a48:	681b      	ldr	r3, [r3, #0]
 8001a4a:	0a1a      	lsrs	r2, r3, #8
 8001a4c:	687b      	ldr	r3, [r7, #4]
 8001a4e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001a50:	b2d2      	uxtb	r2, r2
 8001a52:	619a      	str	r2, [r3, #24]
  hcan->pRxMsg->Data[2] = (uint8_t)0xFF & (hcan->Instance->sFIFOMailBox[FIFONumber].RDLR >> 16);
 8001a54:	687b      	ldr	r3, [r7, #4]
 8001a56:	681a      	ldr	r2, [r3, #0]
 8001a58:	78fb      	ldrb	r3, [r7, #3]
 8001a5a:	011b      	lsls	r3, r3, #4
 8001a5c:	4413      	add	r3, r2
 8001a5e:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8001a62:	681b      	ldr	r3, [r3, #0]
 8001a64:	0c1a      	lsrs	r2, r3, #16
 8001a66:	687b      	ldr	r3, [r7, #4]
 8001a68:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001a6a:	b2d2      	uxtb	r2, r2
 8001a6c:	61da      	str	r2, [r3, #28]
  hcan->pRxMsg->Data[3] = (uint8_t)0xFF & (hcan->Instance->sFIFOMailBox[FIFONumber].RDLR >> 24);
 8001a6e:	687b      	ldr	r3, [r7, #4]
 8001a70:	681a      	ldr	r2, [r3, #0]
 8001a72:	78fb      	ldrb	r3, [r7, #3]
 8001a74:	011b      	lsls	r3, r3, #4
 8001a76:	4413      	add	r3, r2
 8001a78:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8001a7c:	681b      	ldr	r3, [r3, #0]
 8001a7e:	0e1a      	lsrs	r2, r3, #24
 8001a80:	687b      	ldr	r3, [r7, #4]
 8001a82:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001a84:	b2d2      	uxtb	r2, r2
 8001a86:	621a      	str	r2, [r3, #32]
  hcan->pRxMsg->Data[4] = (uint8_t)0xFF & hcan->Instance->sFIFOMailBox[FIFONumber].RDHR;
 8001a88:	687b      	ldr	r3, [r7, #4]
 8001a8a:	681a      	ldr	r2, [r3, #0]
 8001a8c:	78fb      	ldrb	r3, [r7, #3]
 8001a8e:	011b      	lsls	r3, r3, #4
 8001a90:	4413      	add	r3, r2
 8001a92:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8001a96:	681a      	ldr	r2, [r3, #0]
 8001a98:	687b      	ldr	r3, [r7, #4]
 8001a9a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001a9c:	b2d2      	uxtb	r2, r2
 8001a9e:	625a      	str	r2, [r3, #36]	; 0x24
  hcan->pRxMsg->Data[5] = (uint8_t)0xFF & (hcan->Instance->sFIFOMailBox[FIFONumber].RDHR >> 8);
 8001aa0:	687b      	ldr	r3, [r7, #4]
 8001aa2:	681a      	ldr	r2, [r3, #0]
 8001aa4:	78fb      	ldrb	r3, [r7, #3]
 8001aa6:	011b      	lsls	r3, r3, #4
 8001aa8:	4413      	add	r3, r2
 8001aaa:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8001aae:	681b      	ldr	r3, [r3, #0]
 8001ab0:	0a1a      	lsrs	r2, r3, #8
 8001ab2:	687b      	ldr	r3, [r7, #4]
 8001ab4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001ab6:	b2d2      	uxtb	r2, r2
 8001ab8:	629a      	str	r2, [r3, #40]	; 0x28
  hcan->pRxMsg->Data[6] = (uint8_t)0xFF & (hcan->Instance->sFIFOMailBox[FIFONumber].RDHR >> 16);
 8001aba:	687b      	ldr	r3, [r7, #4]
 8001abc:	681a      	ldr	r2, [r3, #0]
 8001abe:	78fb      	ldrb	r3, [r7, #3]
 8001ac0:	011b      	lsls	r3, r3, #4
 8001ac2:	4413      	add	r3, r2
 8001ac4:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8001ac8:	681b      	ldr	r3, [r3, #0]
 8001aca:	0c1a      	lsrs	r2, r3, #16
 8001acc:	687b      	ldr	r3, [r7, #4]
 8001ace:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001ad0:	b2d2      	uxtb	r2, r2
 8001ad2:	62da      	str	r2, [r3, #44]	; 0x2c
  hcan->pRxMsg->Data[7] = (uint8_t)0xFF & (hcan->Instance->sFIFOMailBox[FIFONumber].RDHR >> 24);
 8001ad4:	687b      	ldr	r3, [r7, #4]
 8001ad6:	681a      	ldr	r2, [r3, #0]
 8001ad8:	78fb      	ldrb	r3, [r7, #3]
 8001ada:	011b      	lsls	r3, r3, #4
 8001adc:	4413      	add	r3, r2
 8001ade:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8001ae2:	681b      	ldr	r3, [r3, #0]
 8001ae4:	0e1a      	lsrs	r2, r3, #24
 8001ae6:	687b      	ldr	r3, [r7, #4]
 8001ae8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001aea:	b2d2      	uxtb	r2, r2
 8001aec:	631a      	str	r2, [r3, #48]	; 0x30
  /* Release the FIFO */
  /* Release FIFO0 */
  if (FIFONumber == CAN_FIFO0)
 8001aee:	78fb      	ldrb	r3, [r7, #3]
 8001af0:	2b00      	cmp	r3, #0
 8001af2:	d110      	bne.n	8001b16 <CAN_Receive_IT+0x1a4>
  {
    __HAL_CAN_FIFO_RELEASE(hcan, CAN_FIFO0);
 8001af4:	687b      	ldr	r3, [r7, #4]
 8001af6:	681b      	ldr	r3, [r3, #0]
 8001af8:	68da      	ldr	r2, [r3, #12]
 8001afa:	687b      	ldr	r3, [r7, #4]
 8001afc:	681b      	ldr	r3, [r3, #0]
 8001afe:	f042 0220 	orr.w	r2, r2, #32
 8001b02:	60da      	str	r2, [r3, #12]

    /* Disable FIFO 0 message pending Interrupt */
    __HAL_CAN_DISABLE_IT(hcan, CAN_IT_FMP0);
 8001b04:	687b      	ldr	r3, [r7, #4]
 8001b06:	681b      	ldr	r3, [r3, #0]
 8001b08:	695a      	ldr	r2, [r3, #20]
 8001b0a:	687b      	ldr	r3, [r7, #4]
 8001b0c:	681b      	ldr	r3, [r3, #0]
 8001b0e:	f022 0202 	bic.w	r2, r2, #2
 8001b12:	615a      	str	r2, [r3, #20]
 8001b14:	e00f      	b.n	8001b36 <CAN_Receive_IT+0x1c4>
  }
  /* Release FIFO1 */
  else /* FIFONumber == CAN_FIFO1 */
  {
    __HAL_CAN_FIFO_RELEASE(hcan, CAN_FIFO1);
 8001b16:	687b      	ldr	r3, [r7, #4]
 8001b18:	681b      	ldr	r3, [r3, #0]
 8001b1a:	691a      	ldr	r2, [r3, #16]
 8001b1c:	687b      	ldr	r3, [r7, #4]
 8001b1e:	681b      	ldr	r3, [r3, #0]
 8001b20:	f042 0220 	orr.w	r2, r2, #32
 8001b24:	611a      	str	r2, [r3, #16]

    /* Disable FIFO 1 message pending Interrupt */
    __HAL_CAN_DISABLE_IT(hcan, CAN_IT_FMP1);
 8001b26:	687b      	ldr	r3, [r7, #4]
 8001b28:	681b      	ldr	r3, [r3, #0]
 8001b2a:	695a      	ldr	r2, [r3, #20]
 8001b2c:	687b      	ldr	r3, [r7, #4]
 8001b2e:	681b      	ldr	r3, [r3, #0]
 8001b30:	f022 0210 	bic.w	r2, r2, #16
 8001b34:	615a      	str	r2, [r3, #20]
  }

  if(hcan->State == HAL_CAN_STATE_BUSY_RX)
 8001b36:	687b      	ldr	r3, [r7, #4]
 8001b38:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8001b3c:	b2db      	uxtb	r3, r3
 8001b3e:	2b22      	cmp	r3, #34	; 0x22
 8001b40:	d107      	bne.n	8001b52 <CAN_Receive_IT+0x1e0>
    /*  - Disable Error warning Interrupt */
    /*  - Disable Error passive Interrupt */
    /*  - Disable Bus-off Interrupt */
    /*  - Disable Last error code Interrupt */
    /*  - Disable Error Interrupt */
    __HAL_CAN_DISABLE_IT(hcan, CAN_IT_EWG |
 8001b42:	687b      	ldr	r3, [r7, #4]
 8001b44:	681b      	ldr	r3, [r3, #0]
 8001b46:	695a      	ldr	r2, [r3, #20]
 8001b48:	687b      	ldr	r3, [r7, #4]
 8001b4a:	681b      	ldr	r3, [r3, #0]
 8001b4c:	f422 420f 	bic.w	r2, r2, #36608	; 0x8f00
 8001b50:	615a      	str	r2, [r3, #20]
                               CAN_IT_BOF |
                               CAN_IT_LEC |
                               CAN_IT_ERR  );
  }

  if(hcan->State == HAL_CAN_STATE_BUSY_TX_RX)
 8001b52:	687b      	ldr	r3, [r7, #4]
 8001b54:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8001b58:	b2db      	uxtb	r3, r3
 8001b5a:	2b32      	cmp	r3, #50	; 0x32
 8001b5c:	d104      	bne.n	8001b68 <CAN_Receive_IT+0x1f6>
  {
    /* Disable CAN state */
    hcan->State = HAL_CAN_STATE_BUSY_TX;
 8001b5e:	687b      	ldr	r3, [r7, #4]
 8001b60:	2212      	movs	r2, #18
 8001b62:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
 8001b66:	e003      	b.n	8001b70 <CAN_Receive_IT+0x1fe>
  }
  else
  {
    /* Change CAN state */
    hcan->State = HAL_CAN_STATE_READY;
 8001b68:	687b      	ldr	r3, [r7, #4]
 8001b6a:	2201      	movs	r2, #1
 8001b6c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  }

  /* Receive complete callback */
  HAL_CAN_RxCpltCallback(hcan);
 8001b70:	6878      	ldr	r0, [r7, #4]
 8001b72:	f004 f8fd 	bl	8005d70 <HAL_CAN_RxCpltCallback>

  /* Return function status */
  return HAL_OK;
 8001b76:	2300      	movs	r3, #0
}
 8001b78:	4618      	mov	r0, r3
 8001b7a:	3708      	adds	r7, #8
 8001b7c:	46bd      	mov	sp, r7
 8001b7e:	bd80      	pop	{r7, pc}

08001b80 <NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001b80:	b480      	push	{r7}
 8001b82:	b085      	sub	sp, #20
 8001b84:	af00      	add	r7, sp, #0
 8001b86:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001b88:	687b      	ldr	r3, [r7, #4]
 8001b8a:	f003 0307 	and.w	r3, r3, #7
 8001b8e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001b90:	4b0c      	ldr	r3, [pc, #48]	; (8001bc4 <NVIC_SetPriorityGrouping+0x44>)
 8001b92:	68db      	ldr	r3, [r3, #12]
 8001b94:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001b96:	68ba      	ldr	r2, [r7, #8]
 8001b98:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001b9c:	4013      	ands	r3, r2
 8001b9e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 8001ba0:	68fb      	ldr	r3, [r7, #12]
 8001ba2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001ba4:	68bb      	ldr	r3, [r7, #8]
 8001ba6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001ba8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001bac:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001bb0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001bb2:	4a04      	ldr	r2, [pc, #16]	; (8001bc4 <NVIC_SetPriorityGrouping+0x44>)
 8001bb4:	68bb      	ldr	r3, [r7, #8]
 8001bb6:	60d3      	str	r3, [r2, #12]
}
 8001bb8:	bf00      	nop
 8001bba:	3714      	adds	r7, #20
 8001bbc:	46bd      	mov	sp, r7
 8001bbe:	bc80      	pop	{r7}
 8001bc0:	4770      	bx	lr
 8001bc2:	bf00      	nop
 8001bc4:	e000ed00 	.word	0xe000ed00

08001bc8 <NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
{
 8001bc8:	b480      	push	{r7}
 8001bca:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001bcc:	4b04      	ldr	r3, [pc, #16]	; (8001be0 <NVIC_GetPriorityGrouping+0x18>)
 8001bce:	68db      	ldr	r3, [r3, #12]
 8001bd0:	0a1b      	lsrs	r3, r3, #8
 8001bd2:	f003 0307 	and.w	r3, r3, #7
}
 8001bd6:	4618      	mov	r0, r3
 8001bd8:	46bd      	mov	sp, r7
 8001bda:	bc80      	pop	{r7}
 8001bdc:	4770      	bx	lr
 8001bde:	bf00      	nop
 8001be0:	e000ed00 	.word	0xe000ed00

08001be4 <NVIC_EnableIRQ>:
  \brief   Enable External Interrupt
  \details Enables a device-specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001be4:	b480      	push	{r7}
 8001be6:	b083      	sub	sp, #12
 8001be8:	af00      	add	r7, sp, #0
 8001bea:	4603      	mov	r3, r0
 8001bec:	71fb      	strb	r3, [r7, #7]
  NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 8001bee:	79fb      	ldrb	r3, [r7, #7]
 8001bf0:	f003 021f 	and.w	r2, r3, #31
 8001bf4:	4906      	ldr	r1, [pc, #24]	; (8001c10 <NVIC_EnableIRQ+0x2c>)
 8001bf6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001bfa:	095b      	lsrs	r3, r3, #5
 8001bfc:	2001      	movs	r0, #1
 8001bfe:	fa00 f202 	lsl.w	r2, r0, r2
 8001c02:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8001c06:	bf00      	nop
 8001c08:	370c      	adds	r7, #12
 8001c0a:	46bd      	mov	sp, r7
 8001c0c:	bc80      	pop	{r7}
 8001c0e:	4770      	bx	lr
 8001c10:	e000e100 	.word	0xe000e100

08001c14 <NVIC_DisableIRQ>:
  \brief   Disable External Interrupt
  \details Disables a device-specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8001c14:	b480      	push	{r7}
 8001c16:	b083      	sub	sp, #12
 8001c18:	af00      	add	r7, sp, #0
 8001c1a:	4603      	mov	r3, r0
 8001c1c:	71fb      	strb	r3, [r7, #7]
  NVIC->ICER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 8001c1e:	79fb      	ldrb	r3, [r7, #7]
 8001c20:	f003 021f 	and.w	r2, r3, #31
 8001c24:	4907      	ldr	r1, [pc, #28]	; (8001c44 <NVIC_DisableIRQ+0x30>)
 8001c26:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c2a:	095b      	lsrs	r3, r3, #5
 8001c2c:	2001      	movs	r0, #1
 8001c2e:	fa00 f202 	lsl.w	r2, r0, r2
 8001c32:	3320      	adds	r3, #32
 8001c34:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8001c38:	bf00      	nop
 8001c3a:	370c      	adds	r7, #12
 8001c3c:	46bd      	mov	sp, r7
 8001c3e:	bc80      	pop	{r7}
 8001c40:	4770      	bx	lr
 8001c42:	bf00      	nop
 8001c44:	e000e100 	.word	0xe000e100

08001c48 <NVIC_SetPriority>:
  \note    The priority cannot be set for every core interrupt.
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001c48:	b480      	push	{r7}
 8001c4a:	b083      	sub	sp, #12
 8001c4c:	af00      	add	r7, sp, #0
 8001c4e:	4603      	mov	r3, r0
 8001c50:	6039      	str	r1, [r7, #0]
 8001c52:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) < 0)
 8001c54:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c58:	2b00      	cmp	r3, #0
 8001c5a:	da0b      	bge.n	8001c74 <NVIC_SetPriority+0x2c>
  {
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001c5c:	683b      	ldr	r3, [r7, #0]
 8001c5e:	b2da      	uxtb	r2, r3
 8001c60:	490c      	ldr	r1, [pc, #48]	; (8001c94 <NVIC_SetPriority+0x4c>)
 8001c62:	79fb      	ldrb	r3, [r7, #7]
 8001c64:	f003 030f 	and.w	r3, r3, #15
 8001c68:	3b04      	subs	r3, #4
 8001c6a:	0112      	lsls	r2, r2, #4
 8001c6c:	b2d2      	uxtb	r2, r2
 8001c6e:	440b      	add	r3, r1
 8001c70:	761a      	strb	r2, [r3, #24]
  }
  else
  {
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001c72:	e009      	b.n	8001c88 <NVIC_SetPriority+0x40>
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001c74:	683b      	ldr	r3, [r7, #0]
 8001c76:	b2da      	uxtb	r2, r3
 8001c78:	4907      	ldr	r1, [pc, #28]	; (8001c98 <NVIC_SetPriority+0x50>)
 8001c7a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c7e:	0112      	lsls	r2, r2, #4
 8001c80:	b2d2      	uxtb	r2, r2
 8001c82:	440b      	add	r3, r1
 8001c84:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8001c88:	bf00      	nop
 8001c8a:	370c      	adds	r7, #12
 8001c8c:	46bd      	mov	sp, r7
 8001c8e:	bc80      	pop	{r7}
 8001c90:	4770      	bx	lr
 8001c92:	bf00      	nop
 8001c94:	e000ed00 	.word	0xe000ed00
 8001c98:	e000e100 	.word	0xe000e100

08001c9c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001c9c:	b480      	push	{r7}
 8001c9e:	b089      	sub	sp, #36	; 0x24
 8001ca0:	af00      	add	r7, sp, #0
 8001ca2:	60f8      	str	r0, [r7, #12]
 8001ca4:	60b9      	str	r1, [r7, #8]
 8001ca6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001ca8:	68fb      	ldr	r3, [r7, #12]
 8001caa:	f003 0307 	and.w	r3, r3, #7
 8001cae:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001cb0:	69fb      	ldr	r3, [r7, #28]
 8001cb2:	f1c3 0307 	rsb	r3, r3, #7
 8001cb6:	2b04      	cmp	r3, #4
 8001cb8:	bf28      	it	cs
 8001cba:	2304      	movcs	r3, #4
 8001cbc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001cbe:	69fb      	ldr	r3, [r7, #28]
 8001cc0:	3304      	adds	r3, #4
 8001cc2:	2b06      	cmp	r3, #6
 8001cc4:	d902      	bls.n	8001ccc <NVIC_EncodePriority+0x30>
 8001cc6:	69fb      	ldr	r3, [r7, #28]
 8001cc8:	3b03      	subs	r3, #3
 8001cca:	e000      	b.n	8001cce <NVIC_EncodePriority+0x32>
 8001ccc:	2300      	movs	r3, #0
 8001cce:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001cd0:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8001cd4:	69bb      	ldr	r3, [r7, #24]
 8001cd6:	fa02 f303 	lsl.w	r3, r2, r3
 8001cda:	43da      	mvns	r2, r3
 8001cdc:	68bb      	ldr	r3, [r7, #8]
 8001cde:	401a      	ands	r2, r3
 8001ce0:	697b      	ldr	r3, [r7, #20]
 8001ce2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001ce4:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8001ce8:	697b      	ldr	r3, [r7, #20]
 8001cea:	fa01 f303 	lsl.w	r3, r1, r3
 8001cee:	43d9      	mvns	r1, r3
 8001cf0:	687b      	ldr	r3, [r7, #4]
 8001cf2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001cf4:	4313      	orrs	r3, r2
         );
}
 8001cf6:	4618      	mov	r0, r3
 8001cf8:	3724      	adds	r7, #36	; 0x24
 8001cfa:	46bd      	mov	sp, r7
 8001cfc:	bc80      	pop	{r7}
 8001cfe:	4770      	bx	lr

08001d00 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001d00:	b580      	push	{r7, lr}
 8001d02:	b082      	sub	sp, #8
 8001d04:	af00      	add	r7, sp, #0
 8001d06:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001d08:	687b      	ldr	r3, [r7, #4]
 8001d0a:	3b01      	subs	r3, #1
 8001d0c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001d10:	d301      	bcc.n	8001d16 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001d12:	2301      	movs	r3, #1
 8001d14:	e00f      	b.n	8001d36 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001d16:	4a0a      	ldr	r2, [pc, #40]	; (8001d40 <SysTick_Config+0x40>)
 8001d18:	687b      	ldr	r3, [r7, #4]
 8001d1a:	3b01      	subs	r3, #1
 8001d1c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001d1e:	210f      	movs	r1, #15
 8001d20:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8001d24:	f7ff ff90 	bl	8001c48 <NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001d28:	4b05      	ldr	r3, [pc, #20]	; (8001d40 <SysTick_Config+0x40>)
 8001d2a:	2200      	movs	r2, #0
 8001d2c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001d2e:	4b04      	ldr	r3, [pc, #16]	; (8001d40 <SysTick_Config+0x40>)
 8001d30:	2207      	movs	r2, #7
 8001d32:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001d34:	2300      	movs	r3, #0
}
 8001d36:	4618      	mov	r0, r3
 8001d38:	3708      	adds	r7, #8
 8001d3a:	46bd      	mov	sp, r7
 8001d3c:	bd80      	pop	{r7, pc}
 8001d3e:	bf00      	nop
 8001d40:	e000e010 	.word	0xe000e010

08001d44 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001d44:	b580      	push	{r7, lr}
 8001d46:	b082      	sub	sp, #8
 8001d48:	af00      	add	r7, sp, #0
 8001d4a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001d4c:	6878      	ldr	r0, [r7, #4]
 8001d4e:	f7ff ff17 	bl	8001b80 <NVIC_SetPriorityGrouping>
}
 8001d52:	bf00      	nop
 8001d54:	3708      	adds	r7, #8
 8001d56:	46bd      	mov	sp, r7
 8001d58:	bd80      	pop	{r7, pc}

08001d5a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001d5a:	b580      	push	{r7, lr}
 8001d5c:	b086      	sub	sp, #24
 8001d5e:	af00      	add	r7, sp, #0
 8001d60:	4603      	mov	r3, r0
 8001d62:	60b9      	str	r1, [r7, #8]
 8001d64:	607a      	str	r2, [r7, #4]
 8001d66:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001d68:	2300      	movs	r3, #0
 8001d6a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001d6c:	f7ff ff2c 	bl	8001bc8 <NVIC_GetPriorityGrouping>
 8001d70:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001d72:	687a      	ldr	r2, [r7, #4]
 8001d74:	68b9      	ldr	r1, [r7, #8]
 8001d76:	6978      	ldr	r0, [r7, #20]
 8001d78:	f7ff ff90 	bl	8001c9c <NVIC_EncodePriority>
 8001d7c:	4602      	mov	r2, r0
 8001d7e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001d82:	4611      	mov	r1, r2
 8001d84:	4618      	mov	r0, r3
 8001d86:	f7ff ff5f 	bl	8001c48 <NVIC_SetPriority>
}
 8001d8a:	bf00      	nop
 8001d8c:	3718      	adds	r7, #24
 8001d8e:	46bd      	mov	sp, r7
 8001d90:	bd80      	pop	{r7, pc}

08001d92 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001d92:	b580      	push	{r7, lr}
 8001d94:	b082      	sub	sp, #8
 8001d96:	af00      	add	r7, sp, #0
 8001d98:	4603      	mov	r3, r0
 8001d9a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001d9c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001da0:	4618      	mov	r0, r3
 8001da2:	f7ff ff1f 	bl	8001be4 <NVIC_EnableIRQ>
}
 8001da6:	bf00      	nop
 8001da8:	3708      	adds	r7, #8
 8001daa:	46bd      	mov	sp, r7
 8001dac:	bd80      	pop	{r7, pc}

08001dae <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))  
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8001dae:	b580      	push	{r7, lr}
 8001db0:	b082      	sub	sp, #8
 8001db2:	af00      	add	r7, sp, #0
 8001db4:	4603      	mov	r3, r0
 8001db6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 8001db8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001dbc:	4618      	mov	r0, r3
 8001dbe:	f7ff ff29 	bl	8001c14 <NVIC_DisableIRQ>
}
 8001dc2:	bf00      	nop
 8001dc4:	3708      	adds	r7, #8
 8001dc6:	46bd      	mov	sp, r7
 8001dc8:	bd80      	pop	{r7, pc}

08001dca <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001dca:	b580      	push	{r7, lr}
 8001dcc:	b082      	sub	sp, #8
 8001dce:	af00      	add	r7, sp, #0
 8001dd0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001dd2:	6878      	ldr	r0, [r7, #4]
 8001dd4:	f7ff ff94 	bl	8001d00 <SysTick_Config>
 8001dd8:	4603      	mov	r3, r0
}
 8001dda:	4618      	mov	r0, r3
 8001ddc:	3708      	adds	r7, #8
 8001dde:	46bd      	mov	sp, r7
 8001de0:	bd80      	pop	{r7, pc}
	...

08001de4 <HAL_SYSTICK_CLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  * @retval None
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
 8001de4:	b480      	push	{r7}
 8001de6:	b083      	sub	sp, #12
 8001de8:	af00      	add	r7, sp, #0
 8001dea:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
 8001dec:	687b      	ldr	r3, [r7, #4]
 8001dee:	2b04      	cmp	r3, #4
 8001df0:	d106      	bne.n	8001e00 <HAL_SYSTICK_CLKSourceConfig+0x1c>
  {
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 8001df2:	4b09      	ldr	r3, [pc, #36]	; (8001e18 <HAL_SYSTICK_CLKSourceConfig+0x34>)
 8001df4:	681b      	ldr	r3, [r3, #0]
 8001df6:	4a08      	ldr	r2, [pc, #32]	; (8001e18 <HAL_SYSTICK_CLKSourceConfig+0x34>)
 8001df8:	f043 0304 	orr.w	r3, r3, #4
 8001dfc:	6013      	str	r3, [r2, #0]
  }
  else
  {
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
  }
}
 8001dfe:	e005      	b.n	8001e0c <HAL_SYSTICK_CLKSourceConfig+0x28>
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
 8001e00:	4b05      	ldr	r3, [pc, #20]	; (8001e18 <HAL_SYSTICK_CLKSourceConfig+0x34>)
 8001e02:	681b      	ldr	r3, [r3, #0]
 8001e04:	4a04      	ldr	r2, [pc, #16]	; (8001e18 <HAL_SYSTICK_CLKSourceConfig+0x34>)
 8001e06:	f023 0304 	bic.w	r3, r3, #4
 8001e0a:	6013      	str	r3, [r2, #0]
}
 8001e0c:	bf00      	nop
 8001e0e:	370c      	adds	r7, #12
 8001e10:	46bd      	mov	sp, r7
 8001e12:	bc80      	pop	{r7}
 8001e14:	4770      	bx	lr
 8001e16:	bf00      	nop
 8001e18:	e000e010 	.word	0xe000e010

08001e1c <HAL_SYSTICK_IRQHandler>:
/**
  * @brief  This function handles SYSTICK interrupt request.
  * @retval None
  */
void HAL_SYSTICK_IRQHandler(void)
{
 8001e1c:	b580      	push	{r7, lr}
 8001e1e:	af00      	add	r7, sp, #0
  HAL_SYSTICK_Callback();
 8001e20:	f007 fce2 	bl	80097e8 <HAL_SYSTICK_Callback>
}
 8001e24:	bf00      	nop
 8001e26:	bd80      	pop	{r7, pc}

08001e28 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8001e28:	b580      	push	{r7, lr}
 8001e2a:	b084      	sub	sp, #16
 8001e2c:	af00      	add	r7, sp, #0
 8001e2e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001e30:	2300      	movs	r3, #0
 8001e32:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8001e34:	687b      	ldr	r3, [r7, #4]
 8001e36:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8001e3a:	2b02      	cmp	r3, #2
 8001e3c:	d005      	beq.n	8001e4a <HAL_DMA_Abort_IT+0x22>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001e3e:	687b      	ldr	r3, [r7, #4]
 8001e40:	2204      	movs	r2, #4
 8001e42:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 8001e44:	2301      	movs	r3, #1
 8001e46:	73fb      	strb	r3, [r7, #15]
 8001e48:	e051      	b.n	8001eee <HAL_DMA_Abort_IT+0xc6>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001e4a:	687b      	ldr	r3, [r7, #4]
 8001e4c:	681b      	ldr	r3, [r3, #0]
 8001e4e:	681a      	ldr	r2, [r3, #0]
 8001e50:	687b      	ldr	r3, [r7, #4]
 8001e52:	681b      	ldr	r3, [r3, #0]
 8001e54:	f022 020e 	bic.w	r2, r2, #14
 8001e58:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8001e5a:	687b      	ldr	r3, [r7, #4]
 8001e5c:	681b      	ldr	r3, [r3, #0]
 8001e5e:	681a      	ldr	r2, [r3, #0]
 8001e60:	687b      	ldr	r3, [r7, #4]
 8001e62:	681b      	ldr	r3, [r3, #0]
 8001e64:	f022 0201 	bic.w	r2, r2, #1
 8001e68:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8001e6a:	687b      	ldr	r3, [r7, #4]
 8001e6c:	681b      	ldr	r3, [r3, #0]
 8001e6e:	4a22      	ldr	r2, [pc, #136]	; (8001ef8 <HAL_DMA_Abort_IT+0xd0>)
 8001e70:	4293      	cmp	r3, r2
 8001e72:	d029      	beq.n	8001ec8 <HAL_DMA_Abort_IT+0xa0>
 8001e74:	687b      	ldr	r3, [r7, #4]
 8001e76:	681b      	ldr	r3, [r3, #0]
 8001e78:	4a20      	ldr	r2, [pc, #128]	; (8001efc <HAL_DMA_Abort_IT+0xd4>)
 8001e7a:	4293      	cmp	r3, r2
 8001e7c:	d022      	beq.n	8001ec4 <HAL_DMA_Abort_IT+0x9c>
 8001e7e:	687b      	ldr	r3, [r7, #4]
 8001e80:	681b      	ldr	r3, [r3, #0]
 8001e82:	4a1f      	ldr	r2, [pc, #124]	; (8001f00 <HAL_DMA_Abort_IT+0xd8>)
 8001e84:	4293      	cmp	r3, r2
 8001e86:	d01a      	beq.n	8001ebe <HAL_DMA_Abort_IT+0x96>
 8001e88:	687b      	ldr	r3, [r7, #4]
 8001e8a:	681b      	ldr	r3, [r3, #0]
 8001e8c:	4a1d      	ldr	r2, [pc, #116]	; (8001f04 <HAL_DMA_Abort_IT+0xdc>)
 8001e8e:	4293      	cmp	r3, r2
 8001e90:	d012      	beq.n	8001eb8 <HAL_DMA_Abort_IT+0x90>
 8001e92:	687b      	ldr	r3, [r7, #4]
 8001e94:	681b      	ldr	r3, [r3, #0]
 8001e96:	4a1c      	ldr	r2, [pc, #112]	; (8001f08 <HAL_DMA_Abort_IT+0xe0>)
 8001e98:	4293      	cmp	r3, r2
 8001e9a:	d00a      	beq.n	8001eb2 <HAL_DMA_Abort_IT+0x8a>
 8001e9c:	687b      	ldr	r3, [r7, #4]
 8001e9e:	681b      	ldr	r3, [r3, #0]
 8001ea0:	4a1a      	ldr	r2, [pc, #104]	; (8001f0c <HAL_DMA_Abort_IT+0xe4>)
 8001ea2:	4293      	cmp	r3, r2
 8001ea4:	d102      	bne.n	8001eac <HAL_DMA_Abort_IT+0x84>
 8001ea6:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8001eaa:	e00e      	b.n	8001eca <HAL_DMA_Abort_IT+0xa2>
 8001eac:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8001eb0:	e00b      	b.n	8001eca <HAL_DMA_Abort_IT+0xa2>
 8001eb2:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001eb6:	e008      	b.n	8001eca <HAL_DMA_Abort_IT+0xa2>
 8001eb8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001ebc:	e005      	b.n	8001eca <HAL_DMA_Abort_IT+0xa2>
 8001ebe:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001ec2:	e002      	b.n	8001eca <HAL_DMA_Abort_IT+0xa2>
 8001ec4:	2310      	movs	r3, #16
 8001ec6:	e000      	b.n	8001eca <HAL_DMA_Abort_IT+0xa2>
 8001ec8:	2301      	movs	r3, #1
 8001eca:	4a11      	ldr	r2, [pc, #68]	; (8001f10 <HAL_DMA_Abort_IT+0xe8>)
 8001ecc:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001ece:	687b      	ldr	r3, [r7, #4]
 8001ed0:	2201      	movs	r2, #1
 8001ed2:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001ed6:	687b      	ldr	r3, [r7, #4]
 8001ed8:	2200      	movs	r2, #0
 8001eda:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8001ede:	687b      	ldr	r3, [r7, #4]
 8001ee0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001ee2:	2b00      	cmp	r3, #0
 8001ee4:	d003      	beq.n	8001eee <HAL_DMA_Abort_IT+0xc6>
    {
      hdma->XferAbortCallback(hdma);
 8001ee6:	687b      	ldr	r3, [r7, #4]
 8001ee8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001eea:	6878      	ldr	r0, [r7, #4]
 8001eec:	4798      	blx	r3
    } 
  }
  return status;
 8001eee:	7bfb      	ldrb	r3, [r7, #15]
}
 8001ef0:	4618      	mov	r0, r3
 8001ef2:	3710      	adds	r7, #16
 8001ef4:	46bd      	mov	sp, r7
 8001ef6:	bd80      	pop	{r7, pc}
 8001ef8:	40020008 	.word	0x40020008
 8001efc:	4002001c 	.word	0x4002001c
 8001f00:	40020030 	.word	0x40020030
 8001f04:	40020044 	.word	0x40020044
 8001f08:	40020058 	.word	0x40020058
 8001f0c:	4002006c 	.word	0x4002006c
 8001f10:	40020000 	.word	0x40020000

08001f14 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001f14:	b480      	push	{r7}
 8001f16:	b08b      	sub	sp, #44	; 0x2c
 8001f18:	af00      	add	r7, sp, #0
 8001f1a:	6078      	str	r0, [r7, #4]
 8001f1c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8001f1e:	2300      	movs	r3, #0
 8001f20:	61fb      	str	r3, [r7, #28]
  uint32_t iocurrent = 0x00U;
 8001f22:	2300      	movs	r3, #0
 8001f24:	61bb      	str	r3, [r7, #24]
  uint32_t temp = 0x00U;
 8001f26:	2300      	movs	r3, #0
 8001f28:	617b      	str	r3, [r7, #20]
  uint32_t config = 0x00U;
 8001f2a:	2300      	movs	r3, #0
 8001f2c:	623b      	str	r3, [r7, #32]
  __IO uint32_t *configregister; /* Store the address of CRL or CRH register based on pin number */
  uint32_t registeroffset = 0U; /* offset used during computation of CNF and MODE bits placement inside CRL or CRH register */
 8001f2e:	2300      	movs	r3, #0
 8001f30:	613b      	str	r3, [r7, #16]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for (position = 0U; position < GPIO_NUMBER; position++)
 8001f32:	2300      	movs	r3, #0
 8001f34:	627b      	str	r3, [r7, #36]	; 0x24
 8001f36:	e169      	b.n	800220c <HAL_GPIO_Init+0x2f8>
  {
    /* Get the IO position */
    ioposition = (0x01U << position);
 8001f38:	2201      	movs	r2, #1
 8001f3a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f3c:	fa02 f303 	lsl.w	r3, r2, r3
 8001f40:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001f42:	683b      	ldr	r3, [r7, #0]
 8001f44:	681b      	ldr	r3, [r3, #0]
 8001f46:	69fa      	ldr	r2, [r7, #28]
 8001f48:	4013      	ands	r3, r2
 8001f4a:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8001f4c:	69ba      	ldr	r2, [r7, #24]
 8001f4e:	69fb      	ldr	r3, [r7, #28]
 8001f50:	429a      	cmp	r2, r3
 8001f52:	f040 8158 	bne.w	8002206 <HAL_GPIO_Init+0x2f2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8001f56:	683b      	ldr	r3, [r7, #0]
 8001f58:	685b      	ldr	r3, [r3, #4]
 8001f5a:	4a9a      	ldr	r2, [pc, #616]	; (80021c4 <HAL_GPIO_Init+0x2b0>)
 8001f5c:	4293      	cmp	r3, r2
 8001f5e:	d05e      	beq.n	800201e <HAL_GPIO_Init+0x10a>
 8001f60:	4a98      	ldr	r2, [pc, #608]	; (80021c4 <HAL_GPIO_Init+0x2b0>)
 8001f62:	4293      	cmp	r3, r2
 8001f64:	d875      	bhi.n	8002052 <HAL_GPIO_Init+0x13e>
 8001f66:	4a98      	ldr	r2, [pc, #608]	; (80021c8 <HAL_GPIO_Init+0x2b4>)
 8001f68:	4293      	cmp	r3, r2
 8001f6a:	d058      	beq.n	800201e <HAL_GPIO_Init+0x10a>
 8001f6c:	4a96      	ldr	r2, [pc, #600]	; (80021c8 <HAL_GPIO_Init+0x2b4>)
 8001f6e:	4293      	cmp	r3, r2
 8001f70:	d86f      	bhi.n	8002052 <HAL_GPIO_Init+0x13e>
 8001f72:	4a96      	ldr	r2, [pc, #600]	; (80021cc <HAL_GPIO_Init+0x2b8>)
 8001f74:	4293      	cmp	r3, r2
 8001f76:	d052      	beq.n	800201e <HAL_GPIO_Init+0x10a>
 8001f78:	4a94      	ldr	r2, [pc, #592]	; (80021cc <HAL_GPIO_Init+0x2b8>)
 8001f7a:	4293      	cmp	r3, r2
 8001f7c:	d869      	bhi.n	8002052 <HAL_GPIO_Init+0x13e>
 8001f7e:	4a94      	ldr	r2, [pc, #592]	; (80021d0 <HAL_GPIO_Init+0x2bc>)
 8001f80:	4293      	cmp	r3, r2
 8001f82:	d04c      	beq.n	800201e <HAL_GPIO_Init+0x10a>
 8001f84:	4a92      	ldr	r2, [pc, #584]	; (80021d0 <HAL_GPIO_Init+0x2bc>)
 8001f86:	4293      	cmp	r3, r2
 8001f88:	d863      	bhi.n	8002052 <HAL_GPIO_Init+0x13e>
 8001f8a:	4a92      	ldr	r2, [pc, #584]	; (80021d4 <HAL_GPIO_Init+0x2c0>)
 8001f8c:	4293      	cmp	r3, r2
 8001f8e:	d046      	beq.n	800201e <HAL_GPIO_Init+0x10a>
 8001f90:	4a90      	ldr	r2, [pc, #576]	; (80021d4 <HAL_GPIO_Init+0x2c0>)
 8001f92:	4293      	cmp	r3, r2
 8001f94:	d85d      	bhi.n	8002052 <HAL_GPIO_Init+0x13e>
 8001f96:	2b12      	cmp	r3, #18
 8001f98:	d82a      	bhi.n	8001ff0 <HAL_GPIO_Init+0xdc>
 8001f9a:	2b12      	cmp	r3, #18
 8001f9c:	d859      	bhi.n	8002052 <HAL_GPIO_Init+0x13e>
 8001f9e:	a201      	add	r2, pc, #4	; (adr r2, 8001fa4 <HAL_GPIO_Init+0x90>)
 8001fa0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001fa4:	0800201f 	.word	0x0800201f
 8001fa8:	08001ff9 	.word	0x08001ff9
 8001fac:	0800200b 	.word	0x0800200b
 8001fb0:	0800204d 	.word	0x0800204d
 8001fb4:	08002053 	.word	0x08002053
 8001fb8:	08002053 	.word	0x08002053
 8001fbc:	08002053 	.word	0x08002053
 8001fc0:	08002053 	.word	0x08002053
 8001fc4:	08002053 	.word	0x08002053
 8001fc8:	08002053 	.word	0x08002053
 8001fcc:	08002053 	.word	0x08002053
 8001fd0:	08002053 	.word	0x08002053
 8001fd4:	08002053 	.word	0x08002053
 8001fd8:	08002053 	.word	0x08002053
 8001fdc:	08002053 	.word	0x08002053
 8001fe0:	08002053 	.word	0x08002053
 8001fe4:	08002053 	.word	0x08002053
 8001fe8:	08002001 	.word	0x08002001
 8001fec:	08002015 	.word	0x08002015
 8001ff0:	4a79      	ldr	r2, [pc, #484]	; (80021d8 <HAL_GPIO_Init+0x2c4>)
 8001ff2:	4293      	cmp	r3, r2
 8001ff4:	d013      	beq.n	800201e <HAL_GPIO_Init+0x10a>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8001ff6:	e02c      	b.n	8002052 <HAL_GPIO_Init+0x13e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8001ff8:	683b      	ldr	r3, [r7, #0]
 8001ffa:	68db      	ldr	r3, [r3, #12]
 8001ffc:	623b      	str	r3, [r7, #32]
          break;
 8001ffe:	e029      	b.n	8002054 <HAL_GPIO_Init+0x140>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8002000:	683b      	ldr	r3, [r7, #0]
 8002002:	68db      	ldr	r3, [r3, #12]
 8002004:	3304      	adds	r3, #4
 8002006:	623b      	str	r3, [r7, #32]
          break;
 8002008:	e024      	b.n	8002054 <HAL_GPIO_Init+0x140>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 800200a:	683b      	ldr	r3, [r7, #0]
 800200c:	68db      	ldr	r3, [r3, #12]
 800200e:	3308      	adds	r3, #8
 8002010:	623b      	str	r3, [r7, #32]
          break;
 8002012:	e01f      	b.n	8002054 <HAL_GPIO_Init+0x140>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8002014:	683b      	ldr	r3, [r7, #0]
 8002016:	68db      	ldr	r3, [r3, #12]
 8002018:	330c      	adds	r3, #12
 800201a:	623b      	str	r3, [r7, #32]
          break;
 800201c:	e01a      	b.n	8002054 <HAL_GPIO_Init+0x140>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 800201e:	683b      	ldr	r3, [r7, #0]
 8002020:	689b      	ldr	r3, [r3, #8]
 8002022:	2b00      	cmp	r3, #0
 8002024:	d102      	bne.n	800202c <HAL_GPIO_Init+0x118>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8002026:	2304      	movs	r3, #4
 8002028:	623b      	str	r3, [r7, #32]
          break;
 800202a:	e013      	b.n	8002054 <HAL_GPIO_Init+0x140>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 800202c:	683b      	ldr	r3, [r7, #0]
 800202e:	689b      	ldr	r3, [r3, #8]
 8002030:	2b01      	cmp	r3, #1
 8002032:	d105      	bne.n	8002040 <HAL_GPIO_Init+0x12c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002034:	2308      	movs	r3, #8
 8002036:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8002038:	687b      	ldr	r3, [r7, #4]
 800203a:	69fa      	ldr	r2, [r7, #28]
 800203c:	611a      	str	r2, [r3, #16]
          break;
 800203e:	e009      	b.n	8002054 <HAL_GPIO_Init+0x140>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002040:	2308      	movs	r3, #8
 8002042:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8002044:	687b      	ldr	r3, [r7, #4]
 8002046:	69fa      	ldr	r2, [r7, #28]
 8002048:	615a      	str	r2, [r3, #20]
          break;
 800204a:	e003      	b.n	8002054 <HAL_GPIO_Init+0x140>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 800204c:	2300      	movs	r3, #0
 800204e:	623b      	str	r3, [r7, #32]
          break;
 8002050:	e000      	b.n	8002054 <HAL_GPIO_Init+0x140>
          break;
 8002052:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8002054:	69bb      	ldr	r3, [r7, #24]
 8002056:	2bff      	cmp	r3, #255	; 0xff
 8002058:	d801      	bhi.n	800205e <HAL_GPIO_Init+0x14a>
 800205a:	687b      	ldr	r3, [r7, #4]
 800205c:	e001      	b.n	8002062 <HAL_GPIO_Init+0x14e>
 800205e:	687b      	ldr	r3, [r7, #4]
 8002060:	3304      	adds	r3, #4
 8002062:	60fb      	str	r3, [r7, #12]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2U) : ((position - 8U) << 2U);
 8002064:	69bb      	ldr	r3, [r7, #24]
 8002066:	2bff      	cmp	r3, #255	; 0xff
 8002068:	d802      	bhi.n	8002070 <HAL_GPIO_Init+0x15c>
 800206a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800206c:	009b      	lsls	r3, r3, #2
 800206e:	e002      	b.n	8002076 <HAL_GPIO_Init+0x162>
 8002070:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002072:	3b08      	subs	r3, #8
 8002074:	009b      	lsls	r3, r3, #2
 8002076:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8002078:	68fb      	ldr	r3, [r7, #12]
 800207a:	681a      	ldr	r2, [r3, #0]
 800207c:	210f      	movs	r1, #15
 800207e:	693b      	ldr	r3, [r7, #16]
 8002080:	fa01 f303 	lsl.w	r3, r1, r3
 8002084:	43db      	mvns	r3, r3
 8002086:	401a      	ands	r2, r3
 8002088:	6a39      	ldr	r1, [r7, #32]
 800208a:	693b      	ldr	r3, [r7, #16]
 800208c:	fa01 f303 	lsl.w	r3, r1, r3
 8002090:	431a      	orrs	r2, r3
 8002092:	68fb      	ldr	r3, [r7, #12]
 8002094:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002096:	683b      	ldr	r3, [r7, #0]
 8002098:	685b      	ldr	r3, [r3, #4]
 800209a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800209e:	2b00      	cmp	r3, #0
 80020a0:	f000 80b1 	beq.w	8002206 <HAL_GPIO_Init+0x2f2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 80020a4:	4b4d      	ldr	r3, [pc, #308]	; (80021dc <HAL_GPIO_Init+0x2c8>)
 80020a6:	699b      	ldr	r3, [r3, #24]
 80020a8:	4a4c      	ldr	r2, [pc, #304]	; (80021dc <HAL_GPIO_Init+0x2c8>)
 80020aa:	f043 0301 	orr.w	r3, r3, #1
 80020ae:	6193      	str	r3, [r2, #24]
 80020b0:	4b4a      	ldr	r3, [pc, #296]	; (80021dc <HAL_GPIO_Init+0x2c8>)
 80020b2:	699b      	ldr	r3, [r3, #24]
 80020b4:	f003 0301 	and.w	r3, r3, #1
 80020b8:	60bb      	str	r3, [r7, #8]
 80020ba:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2U];
 80020bc:	4a48      	ldr	r2, [pc, #288]	; (80021e0 <HAL_GPIO_Init+0x2cc>)
 80020be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80020c0:	089b      	lsrs	r3, r3, #2
 80020c2:	3302      	adds	r3, #2
 80020c4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80020c8:	617b      	str	r3, [r7, #20]
        CLEAR_BIT(temp, (0x0FU) << (4U * (position & 0x03U)));
 80020ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80020cc:	f003 0303 	and.w	r3, r3, #3
 80020d0:	009b      	lsls	r3, r3, #2
 80020d2:	220f      	movs	r2, #15
 80020d4:	fa02 f303 	lsl.w	r3, r2, r3
 80020d8:	43db      	mvns	r3, r3
 80020da:	697a      	ldr	r2, [r7, #20]
 80020dc:	4013      	ands	r3, r2
 80020de:	617b      	str	r3, [r7, #20]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80020e0:	687b      	ldr	r3, [r7, #4]
 80020e2:	4a40      	ldr	r2, [pc, #256]	; (80021e4 <HAL_GPIO_Init+0x2d0>)
 80020e4:	4293      	cmp	r3, r2
 80020e6:	d013      	beq.n	8002110 <HAL_GPIO_Init+0x1fc>
 80020e8:	687b      	ldr	r3, [r7, #4]
 80020ea:	4a3f      	ldr	r2, [pc, #252]	; (80021e8 <HAL_GPIO_Init+0x2d4>)
 80020ec:	4293      	cmp	r3, r2
 80020ee:	d00d      	beq.n	800210c <HAL_GPIO_Init+0x1f8>
 80020f0:	687b      	ldr	r3, [r7, #4]
 80020f2:	4a3e      	ldr	r2, [pc, #248]	; (80021ec <HAL_GPIO_Init+0x2d8>)
 80020f4:	4293      	cmp	r3, r2
 80020f6:	d007      	beq.n	8002108 <HAL_GPIO_Init+0x1f4>
 80020f8:	687b      	ldr	r3, [r7, #4]
 80020fa:	4a3d      	ldr	r2, [pc, #244]	; (80021f0 <HAL_GPIO_Init+0x2dc>)
 80020fc:	4293      	cmp	r3, r2
 80020fe:	d101      	bne.n	8002104 <HAL_GPIO_Init+0x1f0>
 8002100:	2303      	movs	r3, #3
 8002102:	e006      	b.n	8002112 <HAL_GPIO_Init+0x1fe>
 8002104:	2304      	movs	r3, #4
 8002106:	e004      	b.n	8002112 <HAL_GPIO_Init+0x1fe>
 8002108:	2302      	movs	r3, #2
 800210a:	e002      	b.n	8002112 <HAL_GPIO_Init+0x1fe>
 800210c:	2301      	movs	r3, #1
 800210e:	e000      	b.n	8002112 <HAL_GPIO_Init+0x1fe>
 8002110:	2300      	movs	r3, #0
 8002112:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002114:	f002 0203 	and.w	r2, r2, #3
 8002118:	0092      	lsls	r2, r2, #2
 800211a:	4093      	lsls	r3, r2
 800211c:	697a      	ldr	r2, [r7, #20]
 800211e:	4313      	orrs	r3, r2
 8002120:	617b      	str	r3, [r7, #20]
        AFIO->EXTICR[position >> 2U] = temp;
 8002122:	492f      	ldr	r1, [pc, #188]	; (80021e0 <HAL_GPIO_Init+0x2cc>)
 8002124:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002126:	089b      	lsrs	r3, r3, #2
 8002128:	3302      	adds	r3, #2
 800212a:	697a      	ldr	r2, [r7, #20]
 800212c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002130:	683b      	ldr	r3, [r7, #0]
 8002132:	685b      	ldr	r3, [r3, #4]
 8002134:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002138:	2b00      	cmp	r3, #0
 800213a:	d006      	beq.n	800214a <HAL_GPIO_Init+0x236>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 800213c:	4b2d      	ldr	r3, [pc, #180]	; (80021f4 <HAL_GPIO_Init+0x2e0>)
 800213e:	681a      	ldr	r2, [r3, #0]
 8002140:	492c      	ldr	r1, [pc, #176]	; (80021f4 <HAL_GPIO_Init+0x2e0>)
 8002142:	69bb      	ldr	r3, [r7, #24]
 8002144:	4313      	orrs	r3, r2
 8002146:	600b      	str	r3, [r1, #0]
 8002148:	e006      	b.n	8002158 <HAL_GPIO_Init+0x244>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 800214a:	4b2a      	ldr	r3, [pc, #168]	; (80021f4 <HAL_GPIO_Init+0x2e0>)
 800214c:	681a      	ldr	r2, [r3, #0]
 800214e:	69bb      	ldr	r3, [r7, #24]
 8002150:	43db      	mvns	r3, r3
 8002152:	4928      	ldr	r1, [pc, #160]	; (80021f4 <HAL_GPIO_Init+0x2e0>)
 8002154:	4013      	ands	r3, r2
 8002156:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002158:	683b      	ldr	r3, [r7, #0]
 800215a:	685b      	ldr	r3, [r3, #4]
 800215c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002160:	2b00      	cmp	r3, #0
 8002162:	d006      	beq.n	8002172 <HAL_GPIO_Init+0x25e>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8002164:	4b23      	ldr	r3, [pc, #140]	; (80021f4 <HAL_GPIO_Init+0x2e0>)
 8002166:	685a      	ldr	r2, [r3, #4]
 8002168:	4922      	ldr	r1, [pc, #136]	; (80021f4 <HAL_GPIO_Init+0x2e0>)
 800216a:	69bb      	ldr	r3, [r7, #24]
 800216c:	4313      	orrs	r3, r2
 800216e:	604b      	str	r3, [r1, #4]
 8002170:	e006      	b.n	8002180 <HAL_GPIO_Init+0x26c>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8002172:	4b20      	ldr	r3, [pc, #128]	; (80021f4 <HAL_GPIO_Init+0x2e0>)
 8002174:	685a      	ldr	r2, [r3, #4]
 8002176:	69bb      	ldr	r3, [r7, #24]
 8002178:	43db      	mvns	r3, r3
 800217a:	491e      	ldr	r1, [pc, #120]	; (80021f4 <HAL_GPIO_Init+0x2e0>)
 800217c:	4013      	ands	r3, r2
 800217e:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002180:	683b      	ldr	r3, [r7, #0]
 8002182:	685b      	ldr	r3, [r3, #4]
 8002184:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002188:	2b00      	cmp	r3, #0
 800218a:	d006      	beq.n	800219a <HAL_GPIO_Init+0x286>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 800218c:	4b19      	ldr	r3, [pc, #100]	; (80021f4 <HAL_GPIO_Init+0x2e0>)
 800218e:	689a      	ldr	r2, [r3, #8]
 8002190:	4918      	ldr	r1, [pc, #96]	; (80021f4 <HAL_GPIO_Init+0x2e0>)
 8002192:	69bb      	ldr	r3, [r7, #24]
 8002194:	4313      	orrs	r3, r2
 8002196:	608b      	str	r3, [r1, #8]
 8002198:	e006      	b.n	80021a8 <HAL_GPIO_Init+0x294>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 800219a:	4b16      	ldr	r3, [pc, #88]	; (80021f4 <HAL_GPIO_Init+0x2e0>)
 800219c:	689a      	ldr	r2, [r3, #8]
 800219e:	69bb      	ldr	r3, [r7, #24]
 80021a0:	43db      	mvns	r3, r3
 80021a2:	4914      	ldr	r1, [pc, #80]	; (80021f4 <HAL_GPIO_Init+0x2e0>)
 80021a4:	4013      	ands	r3, r2
 80021a6:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80021a8:	683b      	ldr	r3, [r7, #0]
 80021aa:	685b      	ldr	r3, [r3, #4]
 80021ac:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80021b0:	2b00      	cmp	r3, #0
 80021b2:	d021      	beq.n	80021f8 <HAL_GPIO_Init+0x2e4>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 80021b4:	4b0f      	ldr	r3, [pc, #60]	; (80021f4 <HAL_GPIO_Init+0x2e0>)
 80021b6:	68da      	ldr	r2, [r3, #12]
 80021b8:	490e      	ldr	r1, [pc, #56]	; (80021f4 <HAL_GPIO_Init+0x2e0>)
 80021ba:	69bb      	ldr	r3, [r7, #24]
 80021bc:	4313      	orrs	r3, r2
 80021be:	60cb      	str	r3, [r1, #12]
 80021c0:	e021      	b.n	8002206 <HAL_GPIO_Init+0x2f2>
 80021c2:	bf00      	nop
 80021c4:	10320000 	.word	0x10320000
 80021c8:	10310000 	.word	0x10310000
 80021cc:	10220000 	.word	0x10220000
 80021d0:	10210000 	.word	0x10210000
 80021d4:	10120000 	.word	0x10120000
 80021d8:	10110000 	.word	0x10110000
 80021dc:	40021000 	.word	0x40021000
 80021e0:	40010000 	.word	0x40010000
 80021e4:	40010800 	.word	0x40010800
 80021e8:	40010c00 	.word	0x40010c00
 80021ec:	40011000 	.word	0x40011000
 80021f0:	40011400 	.word	0x40011400
 80021f4:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 80021f8:	4b09      	ldr	r3, [pc, #36]	; (8002220 <HAL_GPIO_Init+0x30c>)
 80021fa:	68da      	ldr	r2, [r3, #12]
 80021fc:	69bb      	ldr	r3, [r7, #24]
 80021fe:	43db      	mvns	r3, r3
 8002200:	4907      	ldr	r1, [pc, #28]	; (8002220 <HAL_GPIO_Init+0x30c>)
 8002202:	4013      	ands	r3, r2
 8002204:	60cb      	str	r3, [r1, #12]
  for (position = 0U; position < GPIO_NUMBER; position++)
 8002206:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002208:	3301      	adds	r3, #1
 800220a:	627b      	str	r3, [r7, #36]	; 0x24
 800220c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800220e:	2b0f      	cmp	r3, #15
 8002210:	f67f ae92 	bls.w	8001f38 <HAL_GPIO_Init+0x24>
        }
      }
    }
  }
}
 8002214:	bf00      	nop
 8002216:	bf00      	nop
 8002218:	372c      	adds	r7, #44	; 0x2c
 800221a:	46bd      	mov	sp, r7
 800221c:	bc80      	pop	{r7}
 800221e:	4770      	bx	lr
 8002220:	40010400 	.word	0x40010400

08002224 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8002224:	b480      	push	{r7}
 8002226:	b085      	sub	sp, #20
 8002228:	af00      	add	r7, sp, #0
 800222a:	6078      	str	r0, [r7, #4]
 800222c:	460b      	mov	r3, r1
 800222e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	689a      	ldr	r2, [r3, #8]
 8002234:	887b      	ldrh	r3, [r7, #2]
 8002236:	4013      	ands	r3, r2
 8002238:	2b00      	cmp	r3, #0
 800223a:	d002      	beq.n	8002242 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 800223c:	2301      	movs	r3, #1
 800223e:	73fb      	strb	r3, [r7, #15]
 8002240:	e001      	b.n	8002246 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8002242:	2300      	movs	r3, #0
 8002244:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8002246:	7bfb      	ldrb	r3, [r7, #15]
}
 8002248:	4618      	mov	r0, r3
 800224a:	3714      	adds	r7, #20
 800224c:	46bd      	mov	sp, r7
 800224e:	bc80      	pop	{r7}
 8002250:	4770      	bx	lr
	...

08002254 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8002254:	b580      	push	{r7, lr}
 8002256:	b082      	sub	sp, #8
 8002258:	af00      	add	r7, sp, #0
 800225a:	4603      	mov	r3, r0
 800225c:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 800225e:	4b08      	ldr	r3, [pc, #32]	; (8002280 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002260:	695a      	ldr	r2, [r3, #20]
 8002262:	88fb      	ldrh	r3, [r7, #6]
 8002264:	4013      	ands	r3, r2
 8002266:	2b00      	cmp	r3, #0
 8002268:	d006      	beq.n	8002278 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800226a:	4a05      	ldr	r2, [pc, #20]	; (8002280 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800226c:	88fb      	ldrh	r3, [r7, #6]
 800226e:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8002270:	88fb      	ldrh	r3, [r7, #6]
 8002272:	4618      	mov	r0, r3
 8002274:	f007 faaa 	bl	80097cc <HAL_GPIO_EXTI_Callback>
  }
}
 8002278:	bf00      	nop
 800227a:	3708      	adds	r7, #8
 800227c:	46bd      	mov	sp, r7
 800227e:	bd80      	pop	{r7, pc}
 8002280:	40010400 	.word	0x40010400

08002284 <HAL_I2C_Init>:
  * @param  hi2c: pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002284:	b580      	push	{r7, lr}
 8002286:	b084      	sub	sp, #16
 8002288:	af00      	add	r7, sp, #0
 800228a:	6078      	str	r0, [r7, #4]
  uint32_t freqrange = 0U;
 800228c:	2300      	movs	r3, #0
 800228e:	60fb      	str	r3, [r7, #12]
  uint32_t pclk1 = 0U;
 8002290:	2300      	movs	r3, #0
 8002292:	60bb      	str	r3, [r7, #8]

  /* Check the I2C handle allocation */
  if(hi2c == NULL)
 8002294:	687b      	ldr	r3, [r7, #4]
 8002296:	2b00      	cmp	r3, #0
 8002298:	d101      	bne.n	800229e <HAL_I2C_Init+0x1a>
  {
    return HAL_ERROR;
 800229a:	2301      	movs	r3, #1
 800229c:	e0f3      	b.n	8002486 <HAL_I2C_Init+0x202>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if(hi2c->State == HAL_I2C_STATE_RESET)
 800229e:	687b      	ldr	r3, [r7, #4]
 80022a0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80022a4:	b2db      	uxtb	r3, r3
 80022a6:	2b00      	cmp	r3, #0
 80022a8:	d106      	bne.n	80022b8 <HAL_I2C_Init+0x34>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80022aa:	687b      	ldr	r3, [r7, #4]
 80022ac:	2200      	movs	r2, #0
 80022ae:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80022b2:	6878      	ldr	r0, [r7, #4]
 80022b4:	f000 f8f6 	bl	80024a4 <HAL_I2C_MspInit>
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80022b8:	687b      	ldr	r3, [r7, #4]
 80022ba:	2224      	movs	r2, #36	; 0x24
 80022bc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80022c0:	687b      	ldr	r3, [r7, #4]
 80022c2:	681b      	ldr	r3, [r3, #0]
 80022c4:	681a      	ldr	r2, [r3, #0]
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	681b      	ldr	r3, [r3, #0]
 80022ca:	f022 0201 	bic.w	r2, r2, #1
 80022ce:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80022d0:	f002 fd44 	bl	8004d5c <HAL_RCC_GetPCLK1Freq>
 80022d4:	60b8      	str	r0, [r7, #8]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80022d6:	687b      	ldr	r3, [r7, #4]
 80022d8:	685b      	ldr	r3, [r3, #4]
 80022da:	4a6d      	ldr	r2, [pc, #436]	; (8002490 <HAL_I2C_Init+0x20c>)
 80022dc:	4293      	cmp	r3, r2
 80022de:	d807      	bhi.n	80022f0 <HAL_I2C_Init+0x6c>
 80022e0:	68bb      	ldr	r3, [r7, #8]
 80022e2:	4a6c      	ldr	r2, [pc, #432]	; (8002494 <HAL_I2C_Init+0x210>)
 80022e4:	4293      	cmp	r3, r2
 80022e6:	bf94      	ite	ls
 80022e8:	2301      	movls	r3, #1
 80022ea:	2300      	movhi	r3, #0
 80022ec:	b2db      	uxtb	r3, r3
 80022ee:	e006      	b.n	80022fe <HAL_I2C_Init+0x7a>
 80022f0:	68bb      	ldr	r3, [r7, #8]
 80022f2:	4a69      	ldr	r2, [pc, #420]	; (8002498 <HAL_I2C_Init+0x214>)
 80022f4:	4293      	cmp	r3, r2
 80022f6:	bf94      	ite	ls
 80022f8:	2301      	movls	r3, #1
 80022fa:	2300      	movhi	r3, #0
 80022fc:	b2db      	uxtb	r3, r3
 80022fe:	2b00      	cmp	r3, #0
 8002300:	d001      	beq.n	8002306 <HAL_I2C_Init+0x82>
  {
    return HAL_ERROR;
 8002302:	2301      	movs	r3, #1
 8002304:	e0bf      	b.n	8002486 <HAL_I2C_Init+0x202>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8002306:	68bb      	ldr	r3, [r7, #8]
 8002308:	4a64      	ldr	r2, [pc, #400]	; (800249c <HAL_I2C_Init+0x218>)
 800230a:	fba2 2303 	umull	r2, r3, r2, r3
 800230e:	0c9b      	lsrs	r3, r3, #18
 8002310:	60fb      	str	r3, [r7, #12]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->CR2 = freqrange;
 8002312:	687b      	ldr	r3, [r7, #4]
 8002314:	681b      	ldr	r3, [r3, #0]
 8002316:	68fa      	ldr	r2, [r7, #12]
 8002318:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  hi2c->Instance->TRISE = I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed);
 800231a:	687b      	ldr	r3, [r7, #4]
 800231c:	685b      	ldr	r3, [r3, #4]
 800231e:	4a5c      	ldr	r2, [pc, #368]	; (8002490 <HAL_I2C_Init+0x20c>)
 8002320:	4293      	cmp	r3, r2
 8002322:	d802      	bhi.n	800232a <HAL_I2C_Init+0xa6>
 8002324:	68fb      	ldr	r3, [r7, #12]
 8002326:	3301      	adds	r3, #1
 8002328:	e009      	b.n	800233e <HAL_I2C_Init+0xba>
 800232a:	68fb      	ldr	r3, [r7, #12]
 800232c:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8002330:	fb02 f303 	mul.w	r3, r2, r3
 8002334:	4a5a      	ldr	r2, [pc, #360]	; (80024a0 <HAL_I2C_Init+0x21c>)
 8002336:	fba2 2303 	umull	r2, r3, r2, r3
 800233a:	099b      	lsrs	r3, r3, #6
 800233c:	3301      	adds	r3, #1
 800233e:	687a      	ldr	r2, [r7, #4]
 8002340:	6812      	ldr	r2, [r2, #0]
 8002342:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  hi2c->Instance->CCR = I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle);
 8002344:	687b      	ldr	r3, [r7, #4]
 8002346:	685b      	ldr	r3, [r3, #4]
 8002348:	4a51      	ldr	r2, [pc, #324]	; (8002490 <HAL_I2C_Init+0x20c>)
 800234a:	4293      	cmp	r3, r2
 800234c:	d819      	bhi.n	8002382 <HAL_I2C_Init+0xfe>
 800234e:	68bb      	ldr	r3, [r7, #8]
 8002350:	1e5a      	subs	r2, r3, #1
 8002352:	687b      	ldr	r3, [r7, #4]
 8002354:	685b      	ldr	r3, [r3, #4]
 8002356:	005b      	lsls	r3, r3, #1
 8002358:	fbb2 f3f3 	udiv	r3, r2, r3
 800235c:	1c5a      	adds	r2, r3, #1
 800235e:	f640 73fc 	movw	r3, #4092	; 0xffc
 8002362:	4013      	ands	r3, r2
 8002364:	2b00      	cmp	r3, #0
 8002366:	d00a      	beq.n	800237e <HAL_I2C_Init+0xfa>
 8002368:	68bb      	ldr	r3, [r7, #8]
 800236a:	1e5a      	subs	r2, r3, #1
 800236c:	687b      	ldr	r3, [r7, #4]
 800236e:	685b      	ldr	r3, [r3, #4]
 8002370:	005b      	lsls	r3, r3, #1
 8002372:	fbb2 f3f3 	udiv	r3, r2, r3
 8002376:	3301      	adds	r3, #1
 8002378:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800237c:	e051      	b.n	8002422 <HAL_I2C_Init+0x19e>
 800237e:	2304      	movs	r3, #4
 8002380:	e04f      	b.n	8002422 <HAL_I2C_Init+0x19e>
 8002382:	687b      	ldr	r3, [r7, #4]
 8002384:	689b      	ldr	r3, [r3, #8]
 8002386:	2b00      	cmp	r3, #0
 8002388:	d111      	bne.n	80023ae <HAL_I2C_Init+0x12a>
 800238a:	68bb      	ldr	r3, [r7, #8]
 800238c:	1e59      	subs	r1, r3, #1
 800238e:	687b      	ldr	r3, [r7, #4]
 8002390:	685a      	ldr	r2, [r3, #4]
 8002392:	4613      	mov	r3, r2
 8002394:	005b      	lsls	r3, r3, #1
 8002396:	4413      	add	r3, r2
 8002398:	fbb1 f3f3 	udiv	r3, r1, r3
 800239c:	3301      	adds	r3, #1
 800239e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80023a2:	2b00      	cmp	r3, #0
 80023a4:	bf0c      	ite	eq
 80023a6:	2301      	moveq	r3, #1
 80023a8:	2300      	movne	r3, #0
 80023aa:	b2db      	uxtb	r3, r3
 80023ac:	e012      	b.n	80023d4 <HAL_I2C_Init+0x150>
 80023ae:	68bb      	ldr	r3, [r7, #8]
 80023b0:	1e59      	subs	r1, r3, #1
 80023b2:	687b      	ldr	r3, [r7, #4]
 80023b4:	685a      	ldr	r2, [r3, #4]
 80023b6:	4613      	mov	r3, r2
 80023b8:	009b      	lsls	r3, r3, #2
 80023ba:	4413      	add	r3, r2
 80023bc:	009a      	lsls	r2, r3, #2
 80023be:	4413      	add	r3, r2
 80023c0:	fbb1 f3f3 	udiv	r3, r1, r3
 80023c4:	3301      	adds	r3, #1
 80023c6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80023ca:	2b00      	cmp	r3, #0
 80023cc:	bf0c      	ite	eq
 80023ce:	2301      	moveq	r3, #1
 80023d0:	2300      	movne	r3, #0
 80023d2:	b2db      	uxtb	r3, r3
 80023d4:	2b00      	cmp	r3, #0
 80023d6:	d001      	beq.n	80023dc <HAL_I2C_Init+0x158>
 80023d8:	2301      	movs	r3, #1
 80023da:	e022      	b.n	8002422 <HAL_I2C_Init+0x19e>
 80023dc:	687b      	ldr	r3, [r7, #4]
 80023de:	689b      	ldr	r3, [r3, #8]
 80023e0:	2b00      	cmp	r3, #0
 80023e2:	d10e      	bne.n	8002402 <HAL_I2C_Init+0x17e>
 80023e4:	68bb      	ldr	r3, [r7, #8]
 80023e6:	1e59      	subs	r1, r3, #1
 80023e8:	687b      	ldr	r3, [r7, #4]
 80023ea:	685a      	ldr	r2, [r3, #4]
 80023ec:	4613      	mov	r3, r2
 80023ee:	005b      	lsls	r3, r3, #1
 80023f0:	4413      	add	r3, r2
 80023f2:	fbb1 f3f3 	udiv	r3, r1, r3
 80023f6:	3301      	adds	r3, #1
 80023f8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80023fc:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002400:	e00f      	b.n	8002422 <HAL_I2C_Init+0x19e>
 8002402:	68bb      	ldr	r3, [r7, #8]
 8002404:	1e59      	subs	r1, r3, #1
 8002406:	687b      	ldr	r3, [r7, #4]
 8002408:	685a      	ldr	r2, [r3, #4]
 800240a:	4613      	mov	r3, r2
 800240c:	009b      	lsls	r3, r3, #2
 800240e:	4413      	add	r3, r2
 8002410:	009a      	lsls	r2, r3, #2
 8002412:	4413      	add	r3, r2
 8002414:	fbb1 f3f3 	udiv	r3, r1, r3
 8002418:	3301      	adds	r3, #1
 800241a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800241e:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8002422:	687a      	ldr	r2, [r7, #4]
 8002424:	6812      	ldr	r2, [r2, #0]
 8002426:	61d3      	str	r3, [r2, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8002428:	687b      	ldr	r3, [r7, #4]
 800242a:	69d9      	ldr	r1, [r3, #28]
 800242c:	687b      	ldr	r3, [r7, #4]
 800242e:	6a1a      	ldr	r2, [r3, #32]
 8002430:	687b      	ldr	r3, [r7, #4]
 8002432:	681b      	ldr	r3, [r3, #0]
 8002434:	430a      	orrs	r2, r1
 8002436:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  hi2c->Instance->OAR1 = (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1);
 8002438:	687b      	ldr	r3, [r7, #4]
 800243a:	6919      	ldr	r1, [r3, #16]
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	68da      	ldr	r2, [r3, #12]
 8002440:	687b      	ldr	r3, [r7, #4]
 8002442:	681b      	ldr	r3, [r3, #0]
 8002444:	430a      	orrs	r2, r1
 8002446:	609a      	str	r2, [r3, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2);
 8002448:	687b      	ldr	r3, [r7, #4]
 800244a:	6959      	ldr	r1, [r3, #20]
 800244c:	687b      	ldr	r3, [r7, #4]
 800244e:	699a      	ldr	r2, [r3, #24]
 8002450:	687b      	ldr	r3, [r7, #4]
 8002452:	681b      	ldr	r3, [r3, #0]
 8002454:	430a      	orrs	r2, r1
 8002456:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002458:	687b      	ldr	r3, [r7, #4]
 800245a:	681b      	ldr	r3, [r3, #0]
 800245c:	681a      	ldr	r2, [r3, #0]
 800245e:	687b      	ldr	r3, [r7, #4]
 8002460:	681b      	ldr	r3, [r3, #0]
 8002462:	f042 0201 	orr.w	r2, r2, #1
 8002466:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002468:	687b      	ldr	r3, [r7, #4]
 800246a:	2200      	movs	r2, #0
 800246c:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 800246e:	687b      	ldr	r3, [r7, #4]
 8002470:	2220      	movs	r2, #32
 8002472:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8002476:	687b      	ldr	r3, [r7, #4]
 8002478:	2200      	movs	r2, #0
 800247a:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800247c:	687b      	ldr	r3, [r7, #4]
 800247e:	2200      	movs	r2, #0
 8002480:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8002484:	2300      	movs	r3, #0
}
 8002486:	4618      	mov	r0, r3
 8002488:	3710      	adds	r7, #16
 800248a:	46bd      	mov	sp, r7
 800248c:	bd80      	pop	{r7, pc}
 800248e:	bf00      	nop
 8002490:	000186a0 	.word	0x000186a0
 8002494:	001e847f 	.word	0x001e847f
 8002498:	003d08ff 	.word	0x003d08ff
 800249c:	431bde83 	.word	0x431bde83
 80024a0:	10624dd3 	.word	0x10624dd3

080024a4 <HAL_I2C_MspInit>:
  * @param  hi2c: pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
 __weak void HAL_I2C_MspInit(I2C_HandleTypeDef *hi2c)
{
 80024a4:	b480      	push	{r7}
 80024a6:	b083      	sub	sp, #12
 80024a8:	af00      	add	r7, sp, #0
 80024aa:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hi2c);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2C_MspInit could be implemented in the user file
   */
}
 80024ac:	bf00      	nop
 80024ae:	370c      	adds	r7, #12
 80024b0:	46bd      	mov	sp, r7
 80024b2:	bc80      	pop	{r7}
 80024b4:	4770      	bx	lr
	...

080024b8 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80024b8:	b580      	push	{r7, lr}
 80024ba:	b088      	sub	sp, #32
 80024bc:	af02      	add	r7, sp, #8
 80024be:	60f8      	str	r0, [r7, #12]
 80024c0:	607a      	str	r2, [r7, #4]
 80024c2:	461a      	mov	r2, r3
 80024c4:	460b      	mov	r3, r1
 80024c6:	817b      	strh	r3, [r7, #10]
 80024c8:	4613      	mov	r3, r2
 80024ca:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart = 0x00U;
 80024cc:	2300      	movs	r3, #0
 80024ce:	617b      	str	r3, [r7, #20]

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80024d0:	f7fe fd36 	bl	8000f40 <HAL_GetTick>
 80024d4:	6178      	str	r0, [r7, #20]

  if(hi2c->State == HAL_I2C_STATE_READY)
 80024d6:	68fb      	ldr	r3, [r7, #12]
 80024d8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80024dc:	b2db      	uxtb	r3, r3
 80024de:	2b20      	cmp	r3, #32
 80024e0:	f040 80ee 	bne.w	80026c0 <HAL_I2C_Master_Transmit+0x208>
  {
    /* Wait until BUSY flag is reset */
    if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80024e4:	697b      	ldr	r3, [r7, #20]
 80024e6:	9300      	str	r3, [sp, #0]
 80024e8:	2319      	movs	r3, #25
 80024ea:	2201      	movs	r2, #1
 80024ec:	4977      	ldr	r1, [pc, #476]	; (80026cc <HAL_I2C_Master_Transmit+0x214>)
 80024ee:	68f8      	ldr	r0, [r7, #12]
 80024f0:	f001 feb2 	bl	8004258 <I2C_WaitOnFlagUntilTimeout>
 80024f4:	4603      	mov	r3, r0
 80024f6:	2b00      	cmp	r3, #0
 80024f8:	d001      	beq.n	80024fe <HAL_I2C_Master_Transmit+0x46>
    {
      return HAL_BUSY;
 80024fa:	2302      	movs	r3, #2
 80024fc:	e0e1      	b.n	80026c2 <HAL_I2C_Master_Transmit+0x20a>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80024fe:	68fb      	ldr	r3, [r7, #12]
 8002500:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002504:	2b01      	cmp	r3, #1
 8002506:	d101      	bne.n	800250c <HAL_I2C_Master_Transmit+0x54>
 8002508:	2302      	movs	r3, #2
 800250a:	e0da      	b.n	80026c2 <HAL_I2C_Master_Transmit+0x20a>
 800250c:	68fb      	ldr	r3, [r7, #12]
 800250e:	2201      	movs	r2, #1
 8002510:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002514:	68fb      	ldr	r3, [r7, #12]
 8002516:	681b      	ldr	r3, [r3, #0]
 8002518:	681b      	ldr	r3, [r3, #0]
 800251a:	f003 0301 	and.w	r3, r3, #1
 800251e:	2b01      	cmp	r3, #1
 8002520:	d007      	beq.n	8002532 <HAL_I2C_Master_Transmit+0x7a>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8002522:	68fb      	ldr	r3, [r7, #12]
 8002524:	681b      	ldr	r3, [r3, #0]
 8002526:	681a      	ldr	r2, [r3, #0]
 8002528:	68fb      	ldr	r3, [r7, #12]
 800252a:	681b      	ldr	r3, [r3, #0]
 800252c:	f042 0201 	orr.w	r2, r2, #1
 8002530:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 8002532:	68fb      	ldr	r3, [r7, #12]
 8002534:	681b      	ldr	r3, [r3, #0]
 8002536:	681a      	ldr	r2, [r3, #0]
 8002538:	68fb      	ldr	r3, [r7, #12]
 800253a:	681b      	ldr	r3, [r3, #0]
 800253c:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002540:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8002542:	68fb      	ldr	r3, [r7, #12]
 8002544:	2221      	movs	r2, #33	; 0x21
 8002546:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 800254a:	68fb      	ldr	r3, [r7, #12]
 800254c:	2210      	movs	r2, #16
 800254e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002552:	68fb      	ldr	r3, [r7, #12]
 8002554:	2200      	movs	r2, #0
 8002556:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8002558:	68fb      	ldr	r3, [r7, #12]
 800255a:	687a      	ldr	r2, [r7, #4]
 800255c:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 800255e:	68fb      	ldr	r3, [r7, #12]
 8002560:	893a      	ldrh	r2, [r7, #8]
 8002562:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002564:	68fb      	ldr	r3, [r7, #12]
 8002566:	4a5a      	ldr	r2, [pc, #360]	; (80026d0 <HAL_I2C_Master_Transmit+0x218>)
 8002568:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->XferSize    = hi2c->XferCount;
 800256a:	68fb      	ldr	r3, [r7, #12]
 800256c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800256e:	b29a      	uxth	r2, r3
 8002570:	68fb      	ldr	r3, [r7, #12]
 8002572:	851a      	strh	r2, [r3, #40]	; 0x28

    /* Send Slave Address */
    if(I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8002574:	8979      	ldrh	r1, [r7, #10]
 8002576:	697b      	ldr	r3, [r7, #20]
 8002578:	6a3a      	ldr	r2, [r7, #32]
 800257a:	68f8      	ldr	r0, [r7, #12]
 800257c:	f001 fcd4 	bl	8003f28 <I2C_MasterRequestWrite>
 8002580:	4603      	mov	r3, r0
 8002582:	2b00      	cmp	r3, #0
 8002584:	d00f      	beq.n	80025a6 <HAL_I2C_Master_Transmit+0xee>
    {
      if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002586:	68fb      	ldr	r3, [r7, #12]
 8002588:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800258a:	2b04      	cmp	r3, #4
 800258c:	d105      	bne.n	800259a <HAL_I2C_Master_Transmit+0xe2>
      {
        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800258e:	68fb      	ldr	r3, [r7, #12]
 8002590:	2200      	movs	r2, #0
 8002592:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
        return HAL_ERROR;
 8002596:	2301      	movs	r3, #1
 8002598:	e093      	b.n	80026c2 <HAL_I2C_Master_Transmit+0x20a>
      }
      else
      {
        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800259a:	68fb      	ldr	r3, [r7, #12]
 800259c:	2200      	movs	r2, #0
 800259e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
        return HAL_TIMEOUT;
 80025a2:	2303      	movs	r3, #3
 80025a4:	e08d      	b.n	80026c2 <HAL_I2C_Master_Transmit+0x20a>
      }
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80025a6:	2300      	movs	r3, #0
 80025a8:	613b      	str	r3, [r7, #16]
 80025aa:	68fb      	ldr	r3, [r7, #12]
 80025ac:	681b      	ldr	r3, [r3, #0]
 80025ae:	695b      	ldr	r3, [r3, #20]
 80025b0:	613b      	str	r3, [r7, #16]
 80025b2:	68fb      	ldr	r3, [r7, #12]
 80025b4:	681b      	ldr	r3, [r3, #0]
 80025b6:	699b      	ldr	r3, [r3, #24]
 80025b8:	613b      	str	r3, [r7, #16]
 80025ba:	693b      	ldr	r3, [r7, #16]

    while(hi2c->XferSize > 0U)
 80025bc:	e066      	b.n	800268c <HAL_I2C_Master_Transmit+0x1d4>
    {
      /* Wait until TXE flag is set */
      if(I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80025be:	697a      	ldr	r2, [r7, #20]
 80025c0:	6a39      	ldr	r1, [r7, #32]
 80025c2:	68f8      	ldr	r0, [r7, #12]
 80025c4:	f001 ff07 	bl	80043d6 <I2C_WaitOnTXEFlagUntilTimeout>
 80025c8:	4603      	mov	r3, r0
 80025ca:	2b00      	cmp	r3, #0
 80025cc:	d00f      	beq.n	80025ee <HAL_I2C_Master_Transmit+0x136>
      {
        if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80025ce:	68fb      	ldr	r3, [r7, #12]
 80025d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80025d2:	2b04      	cmp	r3, #4
 80025d4:	d109      	bne.n	80025ea <HAL_I2C_Master_Transmit+0x132>
        {
          /* Generate Stop */
          hi2c->Instance->CR1 |= I2C_CR1_STOP;
 80025d6:	68fb      	ldr	r3, [r7, #12]
 80025d8:	681b      	ldr	r3, [r3, #0]
 80025da:	681a      	ldr	r2, [r3, #0]
 80025dc:	68fb      	ldr	r3, [r7, #12]
 80025de:	681b      	ldr	r3, [r3, #0]
 80025e0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80025e4:	601a      	str	r2, [r3, #0]
          return HAL_ERROR;
 80025e6:	2301      	movs	r3, #1
 80025e8:	e06b      	b.n	80026c2 <HAL_I2C_Master_Transmit+0x20a>
        }
        else
        {
          return HAL_TIMEOUT;
 80025ea:	2303      	movs	r3, #3
 80025ec:	e069      	b.n	80026c2 <HAL_I2C_Master_Transmit+0x20a>
        }
      }

      /* Write data to DR */
      hi2c->Instance->DR = (*hi2c->pBuffPtr++);
 80025ee:	68fb      	ldr	r3, [r7, #12]
 80025f0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80025f2:	1c59      	adds	r1, r3, #1
 80025f4:	68fa      	ldr	r2, [r7, #12]
 80025f6:	6251      	str	r1, [r2, #36]	; 0x24
 80025f8:	781a      	ldrb	r2, [r3, #0]
 80025fa:	68fb      	ldr	r3, [r7, #12]
 80025fc:	681b      	ldr	r3, [r3, #0]
 80025fe:	611a      	str	r2, [r3, #16]
      hi2c->XferCount--;
 8002600:	68fb      	ldr	r3, [r7, #12]
 8002602:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002604:	b29b      	uxth	r3, r3
 8002606:	3b01      	subs	r3, #1
 8002608:	b29a      	uxth	r2, r3
 800260a:	68fb      	ldr	r3, [r7, #12]
 800260c:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 800260e:	68fb      	ldr	r3, [r7, #12]
 8002610:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002612:	3b01      	subs	r3, #1
 8002614:	b29a      	uxth	r2, r3
 8002616:	68fb      	ldr	r3, [r7, #12]
 8002618:	851a      	strh	r2, [r3, #40]	; 0x28

      if((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 800261a:	68fb      	ldr	r3, [r7, #12]
 800261c:	681b      	ldr	r3, [r3, #0]
 800261e:	695b      	ldr	r3, [r3, #20]
 8002620:	f003 0304 	and.w	r3, r3, #4
 8002624:	2b04      	cmp	r3, #4
 8002626:	d119      	bne.n	800265c <HAL_I2C_Master_Transmit+0x1a4>
 8002628:	68fb      	ldr	r3, [r7, #12]
 800262a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800262c:	2b00      	cmp	r3, #0
 800262e:	d015      	beq.n	800265c <HAL_I2C_Master_Transmit+0x1a4>
      {
        /* Write data to DR */
        hi2c->Instance->DR = (*hi2c->pBuffPtr++);
 8002630:	68fb      	ldr	r3, [r7, #12]
 8002632:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002634:	1c59      	adds	r1, r3, #1
 8002636:	68fa      	ldr	r2, [r7, #12]
 8002638:	6251      	str	r1, [r2, #36]	; 0x24
 800263a:	781a      	ldrb	r2, [r3, #0]
 800263c:	68fb      	ldr	r3, [r7, #12]
 800263e:	681b      	ldr	r3, [r3, #0]
 8002640:	611a      	str	r2, [r3, #16]
        hi2c->XferCount--;
 8002642:	68fb      	ldr	r3, [r7, #12]
 8002644:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002646:	b29b      	uxth	r3, r3
 8002648:	3b01      	subs	r3, #1
 800264a:	b29a      	uxth	r2, r3
 800264c:	68fb      	ldr	r3, [r7, #12]
 800264e:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 8002650:	68fb      	ldr	r3, [r7, #12]
 8002652:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002654:	3b01      	subs	r3, #1
 8002656:	b29a      	uxth	r2, r3
 8002658:	68fb      	ldr	r3, [r7, #12]
 800265a:	851a      	strh	r2, [r3, #40]	; 0x28
      }
      
      /* Wait until BTF flag is set */
      if(I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800265c:	697a      	ldr	r2, [r7, #20]
 800265e:	6a39      	ldr	r1, [r7, #32]
 8002660:	68f8      	ldr	r0, [r7, #12]
 8002662:	f001 fef5 	bl	8004450 <I2C_WaitOnBTFFlagUntilTimeout>
 8002666:	4603      	mov	r3, r0
 8002668:	2b00      	cmp	r3, #0
 800266a:	d00f      	beq.n	800268c <HAL_I2C_Master_Transmit+0x1d4>
      {
        if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800266c:	68fb      	ldr	r3, [r7, #12]
 800266e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002670:	2b04      	cmp	r3, #4
 8002672:	d109      	bne.n	8002688 <HAL_I2C_Master_Transmit+0x1d0>
        {
          /* Generate Stop */
          hi2c->Instance->CR1 |= I2C_CR1_STOP;
 8002674:	68fb      	ldr	r3, [r7, #12]
 8002676:	681b      	ldr	r3, [r3, #0]
 8002678:	681a      	ldr	r2, [r3, #0]
 800267a:	68fb      	ldr	r3, [r7, #12]
 800267c:	681b      	ldr	r3, [r3, #0]
 800267e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002682:	601a      	str	r2, [r3, #0]
          return HAL_ERROR;
 8002684:	2301      	movs	r3, #1
 8002686:	e01c      	b.n	80026c2 <HAL_I2C_Master_Transmit+0x20a>
        }
        else
        {
          return HAL_TIMEOUT;
 8002688:	2303      	movs	r3, #3
 800268a:	e01a      	b.n	80026c2 <HAL_I2C_Master_Transmit+0x20a>
    while(hi2c->XferSize > 0U)
 800268c:	68fb      	ldr	r3, [r7, #12]
 800268e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002690:	2b00      	cmp	r3, #0
 8002692:	d194      	bne.n	80025be <HAL_I2C_Master_Transmit+0x106>
        }
      }
    }

    /* Generate Stop */
    hi2c->Instance->CR1 |= I2C_CR1_STOP;
 8002694:	68fb      	ldr	r3, [r7, #12]
 8002696:	681b      	ldr	r3, [r3, #0]
 8002698:	681a      	ldr	r2, [r3, #0]
 800269a:	68fb      	ldr	r3, [r7, #12]
 800269c:	681b      	ldr	r3, [r3, #0]
 800269e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80026a2:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80026a4:	68fb      	ldr	r3, [r7, #12]
 80026a6:	2220      	movs	r2, #32
 80026a8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80026ac:	68fb      	ldr	r3, [r7, #12]
 80026ae:	2200      	movs	r2, #0
 80026b0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    
    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80026b4:	68fb      	ldr	r3, [r7, #12]
 80026b6:	2200      	movs	r2, #0
 80026b8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 80026bc:	2300      	movs	r3, #0
 80026be:	e000      	b.n	80026c2 <HAL_I2C_Master_Transmit+0x20a>
  }
  else
  {
    return HAL_BUSY;
 80026c0:	2302      	movs	r3, #2
  }
}
 80026c2:	4618      	mov	r0, r3
 80026c4:	3718      	adds	r7, #24
 80026c6:	46bd      	mov	sp, r7
 80026c8:	bd80      	pop	{r7, pc}
 80026ca:	bf00      	nop
 80026cc:	00100002 	.word	0x00100002
 80026d0:	ffff0000 	.word	0xffff0000

080026d4 <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80026d4:	b580      	push	{r7, lr}
 80026d6:	b08c      	sub	sp, #48	; 0x30
 80026d8:	af02      	add	r7, sp, #8
 80026da:	60f8      	str	r0, [r7, #12]
 80026dc:	607a      	str	r2, [r7, #4]
 80026de:	461a      	mov	r2, r3
 80026e0:	460b      	mov	r3, r1
 80026e2:	817b      	strh	r3, [r7, #10]
 80026e4:	4613      	mov	r3, r2
 80026e6:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart = 0x00U;
 80026e8:	2300      	movs	r3, #0
 80026ea:	627b      	str	r3, [r7, #36]	; 0x24

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80026ec:	f7fe fc28 	bl	8000f40 <HAL_GetTick>
 80026f0:	6278      	str	r0, [r7, #36]	; 0x24

  if(hi2c->State == HAL_I2C_STATE_READY)
 80026f2:	68fb      	ldr	r3, [r7, #12]
 80026f4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80026f8:	b2db      	uxtb	r3, r3
 80026fa:	2b20      	cmp	r3, #32
 80026fc:	f040 8223 	bne.w	8002b46 <HAL_I2C_Master_Receive+0x472>
  {
    /* Wait until BUSY flag is reset */
    if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002700:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002702:	9300      	str	r3, [sp, #0]
 8002704:	2319      	movs	r3, #25
 8002706:	2201      	movs	r2, #1
 8002708:	4988      	ldr	r1, [pc, #544]	; (800292c <HAL_I2C_Master_Receive+0x258>)
 800270a:	68f8      	ldr	r0, [r7, #12]
 800270c:	f001 fda4 	bl	8004258 <I2C_WaitOnFlagUntilTimeout>
 8002710:	4603      	mov	r3, r0
 8002712:	2b00      	cmp	r3, #0
 8002714:	d001      	beq.n	800271a <HAL_I2C_Master_Receive+0x46>
    {
      return HAL_BUSY;
 8002716:	2302      	movs	r3, #2
 8002718:	e216      	b.n	8002b48 <HAL_I2C_Master_Receive+0x474>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800271a:	68fb      	ldr	r3, [r7, #12]
 800271c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002720:	2b01      	cmp	r3, #1
 8002722:	d101      	bne.n	8002728 <HAL_I2C_Master_Receive+0x54>
 8002724:	2302      	movs	r3, #2
 8002726:	e20f      	b.n	8002b48 <HAL_I2C_Master_Receive+0x474>
 8002728:	68fb      	ldr	r3, [r7, #12]
 800272a:	2201      	movs	r2, #1
 800272c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002730:	68fb      	ldr	r3, [r7, #12]
 8002732:	681b      	ldr	r3, [r3, #0]
 8002734:	681b      	ldr	r3, [r3, #0]
 8002736:	f003 0301 	and.w	r3, r3, #1
 800273a:	2b01      	cmp	r3, #1
 800273c:	d007      	beq.n	800274e <HAL_I2C_Master_Receive+0x7a>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800273e:	68fb      	ldr	r3, [r7, #12]
 8002740:	681b      	ldr	r3, [r3, #0]
 8002742:	681a      	ldr	r2, [r3, #0]
 8002744:	68fb      	ldr	r3, [r7, #12]
 8002746:	681b      	ldr	r3, [r3, #0]
 8002748:	f042 0201 	orr.w	r2, r2, #1
 800274c:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 800274e:	68fb      	ldr	r3, [r7, #12]
 8002750:	681b      	ldr	r3, [r3, #0]
 8002752:	681a      	ldr	r2, [r3, #0]
 8002754:	68fb      	ldr	r3, [r7, #12]
 8002756:	681b      	ldr	r3, [r3, #0]
 8002758:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800275c:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 800275e:	68fb      	ldr	r3, [r7, #12]
 8002760:	2222      	movs	r2, #34	; 0x22
 8002762:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8002766:	68fb      	ldr	r3, [r7, #12]
 8002768:	2210      	movs	r2, #16
 800276a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 800276e:	68fb      	ldr	r3, [r7, #12]
 8002770:	2200      	movs	r2, #0
 8002772:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8002774:	68fb      	ldr	r3, [r7, #12]
 8002776:	687a      	ldr	r2, [r7, #4]
 8002778:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 800277a:	68fb      	ldr	r3, [r7, #12]
 800277c:	893a      	ldrh	r2, [r7, #8]
 800277e:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002780:	68fb      	ldr	r3, [r7, #12]
 8002782:	4a6b      	ldr	r2, [pc, #428]	; (8002930 <HAL_I2C_Master_Receive+0x25c>)
 8002784:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->XferSize    = hi2c->XferCount;
 8002786:	68fb      	ldr	r3, [r7, #12]
 8002788:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800278a:	b29a      	uxth	r2, r3
 800278c:	68fb      	ldr	r3, [r7, #12]
 800278e:	851a      	strh	r2, [r3, #40]	; 0x28

    /* Send Slave Address */
    if(I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8002790:	8979      	ldrh	r1, [r7, #10]
 8002792:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002794:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002796:	68f8      	ldr	r0, [r7, #12]
 8002798:	f001 fc48 	bl	800402c <I2C_MasterRequestRead>
 800279c:	4603      	mov	r3, r0
 800279e:	2b00      	cmp	r3, #0
 80027a0:	d00f      	beq.n	80027c2 <HAL_I2C_Master_Receive+0xee>
    {
      if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80027a2:	68fb      	ldr	r3, [r7, #12]
 80027a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80027a6:	2b04      	cmp	r3, #4
 80027a8:	d105      	bne.n	80027b6 <HAL_I2C_Master_Receive+0xe2>
      {
        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80027aa:	68fb      	ldr	r3, [r7, #12]
 80027ac:	2200      	movs	r2, #0
 80027ae:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
        return HAL_ERROR;
 80027b2:	2301      	movs	r3, #1
 80027b4:	e1c8      	b.n	8002b48 <HAL_I2C_Master_Receive+0x474>
      }
      else
      {
        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80027b6:	68fb      	ldr	r3, [r7, #12]
 80027b8:	2200      	movs	r2, #0
 80027ba:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
        return HAL_TIMEOUT;
 80027be:	2303      	movs	r3, #3
 80027c0:	e1c2      	b.n	8002b48 <HAL_I2C_Master_Receive+0x474>
      }
    }

    if(hi2c->XferSize == 0U)
 80027c2:	68fb      	ldr	r3, [r7, #12]
 80027c4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80027c6:	2b00      	cmp	r3, #0
 80027c8:	d113      	bne.n	80027f2 <HAL_I2C_Master_Receive+0x11e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80027ca:	2300      	movs	r3, #0
 80027cc:	623b      	str	r3, [r7, #32]
 80027ce:	68fb      	ldr	r3, [r7, #12]
 80027d0:	681b      	ldr	r3, [r3, #0]
 80027d2:	695b      	ldr	r3, [r3, #20]
 80027d4:	623b      	str	r3, [r7, #32]
 80027d6:	68fb      	ldr	r3, [r7, #12]
 80027d8:	681b      	ldr	r3, [r3, #0]
 80027da:	699b      	ldr	r3, [r3, #24]
 80027dc:	623b      	str	r3, [r7, #32]
 80027de:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      hi2c->Instance->CR1 |= I2C_CR1_STOP;
 80027e0:	68fb      	ldr	r3, [r7, #12]
 80027e2:	681b      	ldr	r3, [r3, #0]
 80027e4:	681a      	ldr	r2, [r3, #0]
 80027e6:	68fb      	ldr	r3, [r7, #12]
 80027e8:	681b      	ldr	r3, [r3, #0]
 80027ea:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80027ee:	601a      	str	r2, [r3, #0]
 80027f0:	e196      	b.n	8002b20 <HAL_I2C_Master_Receive+0x44c>
    }
    else if(hi2c->XferSize == 1U)
 80027f2:	68fb      	ldr	r3, [r7, #12]
 80027f4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80027f6:	2b01      	cmp	r3, #1
 80027f8:	d11e      	bne.n	8002838 <HAL_I2C_Master_Receive+0x164>
    {
      /* Disable Acknowledge */
      hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 80027fa:	68fb      	ldr	r3, [r7, #12]
 80027fc:	681b      	ldr	r3, [r3, #0]
 80027fe:	681a      	ldr	r2, [r3, #0]
 8002800:	68fb      	ldr	r3, [r7, #12]
 8002802:	681b      	ldr	r3, [r3, #0]
 8002804:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002808:	601a      	str	r2, [r3, #0]
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800280a:	b672      	cpsid	i
}
 800280c:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
      software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800280e:	2300      	movs	r3, #0
 8002810:	61fb      	str	r3, [r7, #28]
 8002812:	68fb      	ldr	r3, [r7, #12]
 8002814:	681b      	ldr	r3, [r3, #0]
 8002816:	695b      	ldr	r3, [r3, #20]
 8002818:	61fb      	str	r3, [r7, #28]
 800281a:	68fb      	ldr	r3, [r7, #12]
 800281c:	681b      	ldr	r3, [r3, #0]
 800281e:	699b      	ldr	r3, [r3, #24]
 8002820:	61fb      	str	r3, [r7, #28]
 8002822:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      hi2c->Instance->CR1 |= I2C_CR1_STOP;
 8002824:	68fb      	ldr	r3, [r7, #12]
 8002826:	681b      	ldr	r3, [r3, #0]
 8002828:	681a      	ldr	r2, [r3, #0]
 800282a:	68fb      	ldr	r3, [r7, #12]
 800282c:	681b      	ldr	r3, [r3, #0]
 800282e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002832:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8002834:	b662      	cpsie	i
}
 8002836:	e035      	b.n	80028a4 <HAL_I2C_Master_Receive+0x1d0>

      /* Re-enable IRQs */
      __enable_irq(); 
    }
    else if(hi2c->XferSize == 2U)
 8002838:	68fb      	ldr	r3, [r7, #12]
 800283a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800283c:	2b02      	cmp	r3, #2
 800283e:	d11e      	bne.n	800287e <HAL_I2C_Master_Receive+0x1aa>
    {
      /* Enable Pos */
      hi2c->Instance->CR1 |= I2C_CR1_POS;
 8002840:	68fb      	ldr	r3, [r7, #12]
 8002842:	681b      	ldr	r3, [r3, #0]
 8002844:	681a      	ldr	r2, [r3, #0]
 8002846:	68fb      	ldr	r3, [r7, #12]
 8002848:	681b      	ldr	r3, [r3, #0]
 800284a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800284e:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8002850:	b672      	cpsid	i
}
 8002852:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
      software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002854:	2300      	movs	r3, #0
 8002856:	61bb      	str	r3, [r7, #24]
 8002858:	68fb      	ldr	r3, [r7, #12]
 800285a:	681b      	ldr	r3, [r3, #0]
 800285c:	695b      	ldr	r3, [r3, #20]
 800285e:	61bb      	str	r3, [r7, #24]
 8002860:	68fb      	ldr	r3, [r7, #12]
 8002862:	681b      	ldr	r3, [r3, #0]
 8002864:	699b      	ldr	r3, [r3, #24]
 8002866:	61bb      	str	r3, [r7, #24]
 8002868:	69bb      	ldr	r3, [r7, #24]

      /* Disable Acknowledge */
      hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 800286a:	68fb      	ldr	r3, [r7, #12]
 800286c:	681b      	ldr	r3, [r3, #0]
 800286e:	681a      	ldr	r2, [r3, #0]
 8002870:	68fb      	ldr	r3, [r7, #12]
 8002872:	681b      	ldr	r3, [r3, #0]
 8002874:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002878:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 800287a:	b662      	cpsie	i
}
 800287c:	e012      	b.n	80028a4 <HAL_I2C_Master_Receive+0x1d0>
      __enable_irq(); 
    }
    else
    {
      /* Enable Acknowledge */
      hi2c->Instance->CR1 |= I2C_CR1_ACK;
 800287e:	68fb      	ldr	r3, [r7, #12]
 8002880:	681b      	ldr	r3, [r3, #0]
 8002882:	681a      	ldr	r2, [r3, #0]
 8002884:	68fb      	ldr	r3, [r7, #12]
 8002886:	681b      	ldr	r3, [r3, #0]
 8002888:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800288c:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800288e:	2300      	movs	r3, #0
 8002890:	617b      	str	r3, [r7, #20]
 8002892:	68fb      	ldr	r3, [r7, #12]
 8002894:	681b      	ldr	r3, [r3, #0]
 8002896:	695b      	ldr	r3, [r3, #20]
 8002898:	617b      	str	r3, [r7, #20]
 800289a:	68fb      	ldr	r3, [r7, #12]
 800289c:	681b      	ldr	r3, [r3, #0]
 800289e:	699b      	ldr	r3, [r3, #24]
 80028a0:	617b      	str	r3, [r7, #20]
 80028a2:	697b      	ldr	r3, [r7, #20]
    }

    while(hi2c->XferSize > 0U)
 80028a4:	e13c      	b.n	8002b20 <HAL_I2C_Master_Receive+0x44c>
    {
      if(hi2c->XferSize <= 3U)
 80028a6:	68fb      	ldr	r3, [r7, #12]
 80028a8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80028aa:	2b03      	cmp	r3, #3
 80028ac:	f200 80f3 	bhi.w	8002a96 <HAL_I2C_Master_Receive+0x3c2>
      {
        /* One byte */
        if(hi2c->XferSize == 1U)
 80028b0:	68fb      	ldr	r3, [r7, #12]
 80028b2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80028b4:	2b01      	cmp	r3, #1
 80028b6:	d127      	bne.n	8002908 <HAL_I2C_Master_Receive+0x234>
        {
          /* Wait until RXNE flag is set */
          if(I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)      
 80028b8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80028ba:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80028bc:	68f8      	ldr	r0, [r7, #12]
 80028be:	f001 fe04 	bl	80044ca <I2C_WaitOnRXNEFlagUntilTimeout>
 80028c2:	4603      	mov	r3, r0
 80028c4:	2b00      	cmp	r3, #0
 80028c6:	d007      	beq.n	80028d8 <HAL_I2C_Master_Receive+0x204>
          {
            if(hi2c->ErrorCode == HAL_I2C_ERROR_TIMEOUT)
 80028c8:	68fb      	ldr	r3, [r7, #12]
 80028ca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80028cc:	2b20      	cmp	r3, #32
 80028ce:	d101      	bne.n	80028d4 <HAL_I2C_Master_Receive+0x200>
            {
              return HAL_TIMEOUT;
 80028d0:	2303      	movs	r3, #3
 80028d2:	e139      	b.n	8002b48 <HAL_I2C_Master_Receive+0x474>
            }
            else
            {
              return HAL_ERROR;
 80028d4:	2301      	movs	r3, #1
 80028d6:	e137      	b.n	8002b48 <HAL_I2C_Master_Receive+0x474>
            }
          }

          /* Read data from DR */
          (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 80028d8:	68fb      	ldr	r3, [r7, #12]
 80028da:	681b      	ldr	r3, [r3, #0]
 80028dc:	6918      	ldr	r0, [r3, #16]
 80028de:	68fb      	ldr	r3, [r7, #12]
 80028e0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80028e2:	1c59      	adds	r1, r3, #1
 80028e4:	68fa      	ldr	r2, [r7, #12]
 80028e6:	6251      	str	r1, [r2, #36]	; 0x24
 80028e8:	b2c2      	uxtb	r2, r0
 80028ea:	701a      	strb	r2, [r3, #0]
          hi2c->XferSize--;
 80028ec:	68fb      	ldr	r3, [r7, #12]
 80028ee:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80028f0:	3b01      	subs	r3, #1
 80028f2:	b29a      	uxth	r2, r3
 80028f4:	68fb      	ldr	r3, [r7, #12]
 80028f6:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80028f8:	68fb      	ldr	r3, [r7, #12]
 80028fa:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80028fc:	b29b      	uxth	r3, r3
 80028fe:	3b01      	subs	r3, #1
 8002900:	b29a      	uxth	r2, r3
 8002902:	68fb      	ldr	r3, [r7, #12]
 8002904:	855a      	strh	r2, [r3, #42]	; 0x2a
 8002906:	e10b      	b.n	8002b20 <HAL_I2C_Master_Receive+0x44c>
        }
        /* Two bytes */
        else if(hi2c->XferSize == 2U)
 8002908:	68fb      	ldr	r3, [r7, #12]
 800290a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800290c:	2b02      	cmp	r3, #2
 800290e:	d14e      	bne.n	80029ae <HAL_I2C_Master_Receive+0x2da>
        {
          /* Wait until BTF flag is set */
          if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8002910:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002912:	9300      	str	r3, [sp, #0]
 8002914:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002916:	2200      	movs	r2, #0
 8002918:	4906      	ldr	r1, [pc, #24]	; (8002934 <HAL_I2C_Master_Receive+0x260>)
 800291a:	68f8      	ldr	r0, [r7, #12]
 800291c:	f001 fc9c 	bl	8004258 <I2C_WaitOnFlagUntilTimeout>
 8002920:	4603      	mov	r3, r0
 8002922:	2b00      	cmp	r3, #0
 8002924:	d008      	beq.n	8002938 <HAL_I2C_Master_Receive+0x264>
          {
            return HAL_TIMEOUT;
 8002926:	2303      	movs	r3, #3
 8002928:	e10e      	b.n	8002b48 <HAL_I2C_Master_Receive+0x474>
 800292a:	bf00      	nop
 800292c:	00100002 	.word	0x00100002
 8002930:	ffff0000 	.word	0xffff0000
 8002934:	00010004 	.word	0x00010004
  __ASM volatile ("cpsid i" : : : "memory");
 8002938:	b672      	cpsid	i
}
 800293a:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
           __disable_irq();

          /* Generate Stop */
          hi2c->Instance->CR1 |= I2C_CR1_STOP;
 800293c:	68fb      	ldr	r3, [r7, #12]
 800293e:	681b      	ldr	r3, [r3, #0]
 8002940:	681a      	ldr	r2, [r3, #0]
 8002942:	68fb      	ldr	r3, [r7, #12]
 8002944:	681b      	ldr	r3, [r3, #0]
 8002946:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800294a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 800294c:	68fb      	ldr	r3, [r7, #12]
 800294e:	681b      	ldr	r3, [r3, #0]
 8002950:	6918      	ldr	r0, [r3, #16]
 8002952:	68fb      	ldr	r3, [r7, #12]
 8002954:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002956:	1c59      	adds	r1, r3, #1
 8002958:	68fa      	ldr	r2, [r7, #12]
 800295a:	6251      	str	r1, [r2, #36]	; 0x24
 800295c:	b2c2      	uxtb	r2, r0
 800295e:	701a      	strb	r2, [r3, #0]
          hi2c->XferSize--;
 8002960:	68fb      	ldr	r3, [r7, #12]
 8002962:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002964:	3b01      	subs	r3, #1
 8002966:	b29a      	uxth	r2, r3
 8002968:	68fb      	ldr	r3, [r7, #12]
 800296a:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800296c:	68fb      	ldr	r3, [r7, #12]
 800296e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002970:	b29b      	uxth	r3, r3
 8002972:	3b01      	subs	r3, #1
 8002974:	b29a      	uxth	r2, r3
 8002976:	68fb      	ldr	r3, [r7, #12]
 8002978:	855a      	strh	r2, [r3, #42]	; 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 800297a:	b662      	cpsie	i
}
 800297c:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 800297e:	68fb      	ldr	r3, [r7, #12]
 8002980:	681b      	ldr	r3, [r3, #0]
 8002982:	6918      	ldr	r0, [r3, #16]
 8002984:	68fb      	ldr	r3, [r7, #12]
 8002986:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002988:	1c59      	adds	r1, r3, #1
 800298a:	68fa      	ldr	r2, [r7, #12]
 800298c:	6251      	str	r1, [r2, #36]	; 0x24
 800298e:	b2c2      	uxtb	r2, r0
 8002990:	701a      	strb	r2, [r3, #0]
          hi2c->XferSize--;
 8002992:	68fb      	ldr	r3, [r7, #12]
 8002994:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002996:	3b01      	subs	r3, #1
 8002998:	b29a      	uxth	r2, r3
 800299a:	68fb      	ldr	r3, [r7, #12]
 800299c:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800299e:	68fb      	ldr	r3, [r7, #12]
 80029a0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80029a2:	b29b      	uxth	r3, r3
 80029a4:	3b01      	subs	r3, #1
 80029a6:	b29a      	uxth	r2, r3
 80029a8:	68fb      	ldr	r3, [r7, #12]
 80029aa:	855a      	strh	r2, [r3, #42]	; 0x2a
 80029ac:	e0b8      	b.n	8002b20 <HAL_I2C_Master_Receive+0x44c>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80029ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80029b0:	9300      	str	r3, [sp, #0]
 80029b2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80029b4:	2200      	movs	r2, #0
 80029b6:	4966      	ldr	r1, [pc, #408]	; (8002b50 <HAL_I2C_Master_Receive+0x47c>)
 80029b8:	68f8      	ldr	r0, [r7, #12]
 80029ba:	f001 fc4d 	bl	8004258 <I2C_WaitOnFlagUntilTimeout>
 80029be:	4603      	mov	r3, r0
 80029c0:	2b00      	cmp	r3, #0
 80029c2:	d001      	beq.n	80029c8 <HAL_I2C_Master_Receive+0x2f4>
          {
            return HAL_TIMEOUT;
 80029c4:	2303      	movs	r3, #3
 80029c6:	e0bf      	b.n	8002b48 <HAL_I2C_Master_Receive+0x474>
          }

          /* Disable Acknowledge */
          hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 80029c8:	68fb      	ldr	r3, [r7, #12]
 80029ca:	681b      	ldr	r3, [r3, #0]
 80029cc:	681a      	ldr	r2, [r3, #0]
 80029ce:	68fb      	ldr	r3, [r7, #12]
 80029d0:	681b      	ldr	r3, [r3, #0]
 80029d2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80029d6:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 80029d8:	b672      	cpsid	i
}
 80029da:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Read data from DR */
          (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 80029dc:	68fb      	ldr	r3, [r7, #12]
 80029de:	681b      	ldr	r3, [r3, #0]
 80029e0:	6918      	ldr	r0, [r3, #16]
 80029e2:	68fb      	ldr	r3, [r7, #12]
 80029e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80029e6:	1c59      	adds	r1, r3, #1
 80029e8:	68fa      	ldr	r2, [r7, #12]
 80029ea:	6251      	str	r1, [r2, #36]	; 0x24
 80029ec:	b2c2      	uxtb	r2, r0
 80029ee:	701a      	strb	r2, [r3, #0]
          hi2c->XferSize--;
 80029f0:	68fb      	ldr	r3, [r7, #12]
 80029f2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80029f4:	3b01      	subs	r3, #1
 80029f6:	b29a      	uxth	r2, r3
 80029f8:	68fb      	ldr	r3, [r7, #12]
 80029fa:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80029fc:	68fb      	ldr	r3, [r7, #12]
 80029fe:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002a00:	b29b      	uxth	r3, r3
 8002a02:	3b01      	subs	r3, #1
 8002a04:	b29a      	uxth	r2, r3
 8002a06:	68fb      	ldr	r3, [r7, #12]
 8002a08:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8002a0a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a0c:	9300      	str	r3, [sp, #0]
 8002a0e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002a10:	2200      	movs	r2, #0
 8002a12:	494f      	ldr	r1, [pc, #316]	; (8002b50 <HAL_I2C_Master_Receive+0x47c>)
 8002a14:	68f8      	ldr	r0, [r7, #12]
 8002a16:	f001 fc1f 	bl	8004258 <I2C_WaitOnFlagUntilTimeout>
 8002a1a:	4603      	mov	r3, r0
 8002a1c:	2b00      	cmp	r3, #0
 8002a1e:	d001      	beq.n	8002a24 <HAL_I2C_Master_Receive+0x350>
          {
            return HAL_TIMEOUT;
 8002a20:	2303      	movs	r3, #3
 8002a22:	e091      	b.n	8002b48 <HAL_I2C_Master_Receive+0x474>
          }

          /* Generate Stop */
          hi2c->Instance->CR1 |= I2C_CR1_STOP;
 8002a24:	68fb      	ldr	r3, [r7, #12]
 8002a26:	681b      	ldr	r3, [r3, #0]
 8002a28:	681a      	ldr	r2, [r3, #0]
 8002a2a:	68fb      	ldr	r3, [r7, #12]
 8002a2c:	681b      	ldr	r3, [r3, #0]
 8002a2e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002a32:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 8002a34:	68fb      	ldr	r3, [r7, #12]
 8002a36:	681b      	ldr	r3, [r3, #0]
 8002a38:	6918      	ldr	r0, [r3, #16]
 8002a3a:	68fb      	ldr	r3, [r7, #12]
 8002a3c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a3e:	1c59      	adds	r1, r3, #1
 8002a40:	68fa      	ldr	r2, [r7, #12]
 8002a42:	6251      	str	r1, [r2, #36]	; 0x24
 8002a44:	b2c2      	uxtb	r2, r0
 8002a46:	701a      	strb	r2, [r3, #0]
          hi2c->XferSize--;
 8002a48:	68fb      	ldr	r3, [r7, #12]
 8002a4a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002a4c:	3b01      	subs	r3, #1
 8002a4e:	b29a      	uxth	r2, r3
 8002a50:	68fb      	ldr	r3, [r7, #12]
 8002a52:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002a54:	68fb      	ldr	r3, [r7, #12]
 8002a56:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002a58:	b29b      	uxth	r3, r3
 8002a5a:	3b01      	subs	r3, #1
 8002a5c:	b29a      	uxth	r2, r3
 8002a5e:	68fb      	ldr	r3, [r7, #12]
 8002a60:	855a      	strh	r2, [r3, #42]	; 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 8002a62:	b662      	cpsie	i
}
 8002a64:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq(); 

          /* Read data from DR */
          (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 8002a66:	68fb      	ldr	r3, [r7, #12]
 8002a68:	681b      	ldr	r3, [r3, #0]
 8002a6a:	6918      	ldr	r0, [r3, #16]
 8002a6c:	68fb      	ldr	r3, [r7, #12]
 8002a6e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a70:	1c59      	adds	r1, r3, #1
 8002a72:	68fa      	ldr	r2, [r7, #12]
 8002a74:	6251      	str	r1, [r2, #36]	; 0x24
 8002a76:	b2c2      	uxtb	r2, r0
 8002a78:	701a      	strb	r2, [r3, #0]
          hi2c->XferSize--;
 8002a7a:	68fb      	ldr	r3, [r7, #12]
 8002a7c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002a7e:	3b01      	subs	r3, #1
 8002a80:	b29a      	uxth	r2, r3
 8002a82:	68fb      	ldr	r3, [r7, #12]
 8002a84:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002a86:	68fb      	ldr	r3, [r7, #12]
 8002a88:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002a8a:	b29b      	uxth	r3, r3
 8002a8c:	3b01      	subs	r3, #1
 8002a8e:	b29a      	uxth	r2, r3
 8002a90:	68fb      	ldr	r3, [r7, #12]
 8002a92:	855a      	strh	r2, [r3, #42]	; 0x2a
 8002a94:	e044      	b.n	8002b20 <HAL_I2C_Master_Receive+0x44c>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if(I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)      
 8002a96:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002a98:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8002a9a:	68f8      	ldr	r0, [r7, #12]
 8002a9c:	f001 fd15 	bl	80044ca <I2C_WaitOnRXNEFlagUntilTimeout>
 8002aa0:	4603      	mov	r3, r0
 8002aa2:	2b00      	cmp	r3, #0
 8002aa4:	d007      	beq.n	8002ab6 <HAL_I2C_Master_Receive+0x3e2>
        {
          if(hi2c->ErrorCode == HAL_I2C_ERROR_TIMEOUT)
 8002aa6:	68fb      	ldr	r3, [r7, #12]
 8002aa8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002aaa:	2b20      	cmp	r3, #32
 8002aac:	d101      	bne.n	8002ab2 <HAL_I2C_Master_Receive+0x3de>
          {
            return HAL_TIMEOUT;
 8002aae:	2303      	movs	r3, #3
 8002ab0:	e04a      	b.n	8002b48 <HAL_I2C_Master_Receive+0x474>
          }
          else
          {
            return HAL_ERROR;
 8002ab2:	2301      	movs	r3, #1
 8002ab4:	e048      	b.n	8002b48 <HAL_I2C_Master_Receive+0x474>
          }
        }

        /* Read data from DR */
        (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 8002ab6:	68fb      	ldr	r3, [r7, #12]
 8002ab8:	681b      	ldr	r3, [r3, #0]
 8002aba:	6918      	ldr	r0, [r3, #16]
 8002abc:	68fb      	ldr	r3, [r7, #12]
 8002abe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ac0:	1c59      	adds	r1, r3, #1
 8002ac2:	68fa      	ldr	r2, [r7, #12]
 8002ac4:	6251      	str	r1, [r2, #36]	; 0x24
 8002ac6:	b2c2      	uxtb	r2, r0
 8002ac8:	701a      	strb	r2, [r3, #0]
        hi2c->XferSize--;
 8002aca:	68fb      	ldr	r3, [r7, #12]
 8002acc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002ace:	3b01      	subs	r3, #1
 8002ad0:	b29a      	uxth	r2, r3
 8002ad2:	68fb      	ldr	r3, [r7, #12]
 8002ad4:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8002ad6:	68fb      	ldr	r3, [r7, #12]
 8002ad8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002ada:	b29b      	uxth	r3, r3
 8002adc:	3b01      	subs	r3, #1
 8002ade:	b29a      	uxth	r2, r3
 8002ae0:	68fb      	ldr	r3, [r7, #12]
 8002ae2:	855a      	strh	r2, [r3, #42]	; 0x2a

        if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8002ae4:	68fb      	ldr	r3, [r7, #12]
 8002ae6:	681b      	ldr	r3, [r3, #0]
 8002ae8:	695b      	ldr	r3, [r3, #20]
 8002aea:	f003 0304 	and.w	r3, r3, #4
 8002aee:	2b04      	cmp	r3, #4
 8002af0:	d116      	bne.n	8002b20 <HAL_I2C_Master_Receive+0x44c>
        {
          /* Read data from DR */
          (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 8002af2:	68fb      	ldr	r3, [r7, #12]
 8002af4:	681b      	ldr	r3, [r3, #0]
 8002af6:	6918      	ldr	r0, [r3, #16]
 8002af8:	68fb      	ldr	r3, [r7, #12]
 8002afa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002afc:	1c59      	adds	r1, r3, #1
 8002afe:	68fa      	ldr	r2, [r7, #12]
 8002b00:	6251      	str	r1, [r2, #36]	; 0x24
 8002b02:	b2c2      	uxtb	r2, r0
 8002b04:	701a      	strb	r2, [r3, #0]
          hi2c->XferSize--;
 8002b06:	68fb      	ldr	r3, [r7, #12]
 8002b08:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002b0a:	3b01      	subs	r3, #1
 8002b0c:	b29a      	uxth	r2, r3
 8002b0e:	68fb      	ldr	r3, [r7, #12]
 8002b10:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002b12:	68fb      	ldr	r3, [r7, #12]
 8002b14:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002b16:	b29b      	uxth	r3, r3
 8002b18:	3b01      	subs	r3, #1
 8002b1a:	b29a      	uxth	r2, r3
 8002b1c:	68fb      	ldr	r3, [r7, #12]
 8002b1e:	855a      	strh	r2, [r3, #42]	; 0x2a
    while(hi2c->XferSize > 0U)
 8002b20:	68fb      	ldr	r3, [r7, #12]
 8002b22:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002b24:	2b00      	cmp	r3, #0
 8002b26:	f47f aebe 	bne.w	80028a6 <HAL_I2C_Master_Receive+0x1d2>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8002b2a:	68fb      	ldr	r3, [r7, #12]
 8002b2c:	2220      	movs	r2, #32
 8002b2e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002b32:	68fb      	ldr	r3, [r7, #12]
 8002b34:	2200      	movs	r2, #0
 8002b36:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002b3a:	68fb      	ldr	r3, [r7, #12]
 8002b3c:	2200      	movs	r2, #0
 8002b3e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8002b42:	2300      	movs	r3, #0
 8002b44:	e000      	b.n	8002b48 <HAL_I2C_Master_Receive+0x474>
  }
  else
  {
    return HAL_BUSY;
 8002b46:	2302      	movs	r3, #2
  }
}
 8002b48:	4618      	mov	r0, r3
 8002b4a:	3728      	adds	r7, #40	; 0x28
 8002b4c:	46bd      	mov	sp, r7
 8002b4e:	bd80      	pop	{r7, pc}
 8002b50:	00010004 	.word	0x00010004

08002b54 <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8002b54:	b580      	push	{r7, lr}
 8002b56:	b086      	sub	sp, #24
 8002b58:	af00      	add	r7, sp, #0
 8002b5a:	6078      	str	r0, [r7, #4]
  uint32_t sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8002b5c:	687b      	ldr	r3, [r7, #4]
 8002b5e:	681b      	ldr	r3, [r3, #0]
 8002b60:	699b      	ldr	r3, [r3, #24]
 8002b62:	617b      	str	r3, [r7, #20]
  uint32_t sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8002b64:	687b      	ldr	r3, [r7, #4]
 8002b66:	681b      	ldr	r3, [r3, #0]
 8002b68:	695b      	ldr	r3, [r3, #20]
 8002b6a:	613b      	str	r3, [r7, #16]
  uint32_t itsources    = READ_REG(hi2c->Instance->CR2);
 8002b6c:	687b      	ldr	r3, [r7, #4]
 8002b6e:	681b      	ldr	r3, [r3, #0]
 8002b70:	685b      	ldr	r3, [r3, #4]
 8002b72:	60fb      	str	r3, [r7, #12]

  uint32_t CurrentMode  = hi2c->Mode;
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8002b7a:	b2db      	uxtb	r3, r3
 8002b7c:	60bb      	str	r3, [r7, #8]

  /* Master or Memory mode selected */
  if((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 8002b7e:	68bb      	ldr	r3, [r7, #8]
 8002b80:	2b10      	cmp	r3, #16
 8002b82:	d002      	beq.n	8002b8a <HAL_I2C_EV_IRQHandler+0x36>
 8002b84:	68bb      	ldr	r3, [r7, #8]
 8002b86:	2b40      	cmp	r3, #64	; 0x40
 8002b88:	d172      	bne.n	8002c70 <HAL_I2C_EV_IRQHandler+0x11c>
  {
    /* SB Set ----------------------------------------------------------------*/
    if(((sr1itflags & I2C_FLAG_SB) != RESET) && ((itsources & I2C_IT_EVT) != RESET))
 8002b8a:	693b      	ldr	r3, [r7, #16]
 8002b8c:	f003 1301 	and.w	r3, r3, #65537	; 0x10001
 8002b90:	2b00      	cmp	r3, #0
 8002b92:	d008      	beq.n	8002ba6 <HAL_I2C_EV_IRQHandler+0x52>
 8002b94:	68fb      	ldr	r3, [r7, #12]
 8002b96:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002b9a:	2b00      	cmp	r3, #0
 8002b9c:	d003      	beq.n	8002ba6 <HAL_I2C_EV_IRQHandler+0x52>
    {
      I2C_Master_SB(hi2c);
 8002b9e:	6878      	ldr	r0, [r7, #4]
 8002ba0:	f000 fcb8 	bl	8003514 <I2C_Master_SB>
 8002ba4:	e01a      	b.n	8002bdc <HAL_I2C_EV_IRQHandler+0x88>
    }
    /* ADD10 Set -------------------------------------------------------------*/
    else if(((sr1itflags & I2C_FLAG_ADD10) != RESET) && ((itsources & I2C_IT_EVT) != RESET))
 8002ba6:	693a      	ldr	r2, [r7, #16]
 8002ba8:	4b65      	ldr	r3, [pc, #404]	; (8002d40 <HAL_I2C_EV_IRQHandler+0x1ec>)
 8002baa:	4013      	ands	r3, r2
 8002bac:	2b00      	cmp	r3, #0
 8002bae:	d008      	beq.n	8002bc2 <HAL_I2C_EV_IRQHandler+0x6e>
 8002bb0:	68fb      	ldr	r3, [r7, #12]
 8002bb2:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002bb6:	2b00      	cmp	r3, #0
 8002bb8:	d003      	beq.n	8002bc2 <HAL_I2C_EV_IRQHandler+0x6e>
    {
      I2C_Master_ADD10(hi2c);
 8002bba:	6878      	ldr	r0, [r7, #4]
 8002bbc:	f000 fd16 	bl	80035ec <I2C_Master_ADD10>
 8002bc0:	e00c      	b.n	8002bdc <HAL_I2C_EV_IRQHandler+0x88>
    }
    /* ADDR Set --------------------------------------------------------------*/
    else if(((sr1itflags & I2C_FLAG_ADDR) != RESET) && ((itsources & I2C_IT_EVT) != RESET))
 8002bc2:	693a      	ldr	r2, [r7, #16]
 8002bc4:	4b5f      	ldr	r3, [pc, #380]	; (8002d44 <HAL_I2C_EV_IRQHandler+0x1f0>)
 8002bc6:	4013      	ands	r3, r2
 8002bc8:	2b00      	cmp	r3, #0
 8002bca:	d007      	beq.n	8002bdc <HAL_I2C_EV_IRQHandler+0x88>
 8002bcc:	68fb      	ldr	r3, [r7, #12]
 8002bce:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002bd2:	2b00      	cmp	r3, #0
 8002bd4:	d002      	beq.n	8002bdc <HAL_I2C_EV_IRQHandler+0x88>
    {
      I2C_Master_ADDR(hi2c);
 8002bd6:	6878      	ldr	r0, [r7, #4]
 8002bd8:	f000 fd18 	bl	800360c <I2C_Master_ADDR>
    }

    /* I2C in mode Transmitter -----------------------------------------------*/
    if((sr2itflags & I2C_FLAG_TRA) != RESET)
 8002bdc:	697a      	ldr	r2, [r7, #20]
 8002bde:	4b5a      	ldr	r3, [pc, #360]	; (8002d48 <HAL_I2C_EV_IRQHandler+0x1f4>)
 8002be0:	4013      	ands	r3, r2
 8002be2:	2b00      	cmp	r3, #0
 8002be4:	d022      	beq.n	8002c2c <HAL_I2C_EV_IRQHandler+0xd8>
    {
      /* TXE set and BTF reset -----------------------------------------------*/
      if(((sr1itflags & I2C_FLAG_TXE) != RESET) && ((itsources & I2C_IT_BUF) != RESET) && ((sr1itflags & I2C_FLAG_BTF) == RESET))
 8002be6:	693a      	ldr	r2, [r7, #16]
 8002be8:	4b58      	ldr	r3, [pc, #352]	; (8002d4c <HAL_I2C_EV_IRQHandler+0x1f8>)
 8002bea:	4013      	ands	r3, r2
 8002bec:	2b00      	cmp	r3, #0
 8002bee:	d00d      	beq.n	8002c0c <HAL_I2C_EV_IRQHandler+0xb8>
 8002bf0:	68fb      	ldr	r3, [r7, #12]
 8002bf2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002bf6:	2b00      	cmp	r3, #0
 8002bf8:	d008      	beq.n	8002c0c <HAL_I2C_EV_IRQHandler+0xb8>
 8002bfa:	693a      	ldr	r2, [r7, #16]
 8002bfc:	4b54      	ldr	r3, [pc, #336]	; (8002d50 <HAL_I2C_EV_IRQHandler+0x1fc>)
 8002bfe:	4013      	ands	r3, r2
 8002c00:	2b00      	cmp	r3, #0
 8002c02:	d103      	bne.n	8002c0c <HAL_I2C_EV_IRQHandler+0xb8>
      {
        I2C_MasterTransmit_TXE(hi2c);
 8002c04:	6878      	ldr	r0, [r7, #4]
 8002c06:	f000 f9b9 	bl	8002f7c <I2C_MasterTransmit_TXE>
 8002c0a:	e030      	b.n	8002c6e <HAL_I2C_EV_IRQHandler+0x11a>
      }
      /* BTF set -------------------------------------------------------------*/
      else if(((sr1itflags & I2C_FLAG_BTF) != RESET) && ((itsources & I2C_IT_EVT) != RESET))
 8002c0c:	693a      	ldr	r2, [r7, #16]
 8002c0e:	4b50      	ldr	r3, [pc, #320]	; (8002d50 <HAL_I2C_EV_IRQHandler+0x1fc>)
 8002c10:	4013      	ands	r3, r2
 8002c12:	2b00      	cmp	r3, #0
 8002c14:	f000 808f 	beq.w	8002d36 <HAL_I2C_EV_IRQHandler+0x1e2>
 8002c18:	68fb      	ldr	r3, [r7, #12]
 8002c1a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002c1e:	2b00      	cmp	r3, #0
 8002c20:	f000 8089 	beq.w	8002d36 <HAL_I2C_EV_IRQHandler+0x1e2>
      {
        I2C_MasterTransmit_BTF(hi2c);
 8002c24:	6878      	ldr	r0, [r7, #4]
 8002c26:	f000 fa9e 	bl	8003166 <I2C_MasterTransmit_BTF>
    if((sr2itflags & I2C_FLAG_TRA) != RESET)
 8002c2a:	e084      	b.n	8002d36 <HAL_I2C_EV_IRQHandler+0x1e2>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* RXNE set and BTF reset -----------------------------------------------*/
      if(((sr1itflags & I2C_FLAG_RXNE) != RESET) && ((itsources & I2C_IT_BUF) != RESET) && ((sr1itflags & I2C_FLAG_BTF) == RESET))
 8002c2c:	693a      	ldr	r2, [r7, #16]
 8002c2e:	4b49      	ldr	r3, [pc, #292]	; (8002d54 <HAL_I2C_EV_IRQHandler+0x200>)
 8002c30:	4013      	ands	r3, r2
 8002c32:	2b00      	cmp	r3, #0
 8002c34:	d00d      	beq.n	8002c52 <HAL_I2C_EV_IRQHandler+0xfe>
 8002c36:	68fb      	ldr	r3, [r7, #12]
 8002c38:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002c3c:	2b00      	cmp	r3, #0
 8002c3e:	d008      	beq.n	8002c52 <HAL_I2C_EV_IRQHandler+0xfe>
 8002c40:	693a      	ldr	r2, [r7, #16]
 8002c42:	4b43      	ldr	r3, [pc, #268]	; (8002d50 <HAL_I2C_EV_IRQHandler+0x1fc>)
 8002c44:	4013      	ands	r3, r2
 8002c46:	2b00      	cmp	r3, #0
 8002c48:	d103      	bne.n	8002c52 <HAL_I2C_EV_IRQHandler+0xfe>
      {
        I2C_MasterReceive_RXNE(hi2c);
 8002c4a:	6878      	ldr	r0, [r7, #4]
 8002c4c:	f000 fb00 	bl	8003250 <I2C_MasterReceive_RXNE>
 8002c50:	e00d      	b.n	8002c6e <HAL_I2C_EV_IRQHandler+0x11a>
      }
      /* BTF set -------------------------------------------------------------*/
      else if(((sr1itflags & I2C_FLAG_BTF) != RESET) && ((itsources & I2C_IT_EVT) != RESET))
 8002c52:	693a      	ldr	r2, [r7, #16]
 8002c54:	4b3e      	ldr	r3, [pc, #248]	; (8002d50 <HAL_I2C_EV_IRQHandler+0x1fc>)
 8002c56:	4013      	ands	r3, r2
 8002c58:	2b00      	cmp	r3, #0
 8002c5a:	d06c      	beq.n	8002d36 <HAL_I2C_EV_IRQHandler+0x1e2>
 8002c5c:	68fb      	ldr	r3, [r7, #12]
 8002c5e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002c62:	2b00      	cmp	r3, #0
 8002c64:	d067      	beq.n	8002d36 <HAL_I2C_EV_IRQHandler+0x1e2>
      {
        I2C_MasterReceive_BTF(hi2c);
 8002c66:	6878      	ldr	r0, [r7, #4]
 8002c68:	f000 fb93 	bl	8003392 <I2C_MasterReceive_BTF>
    if((sr2itflags & I2C_FLAG_TRA) != RESET)
 8002c6c:	e063      	b.n	8002d36 <HAL_I2C_EV_IRQHandler+0x1e2>
 8002c6e:	e062      	b.n	8002d36 <HAL_I2C_EV_IRQHandler+0x1e2>
  }
  /* Slave mode selected */
  else
  {
    /* ADDR set --------------------------------------------------------------*/
    if(((sr1itflags & I2C_FLAG_ADDR) != RESET) && ((itsources & I2C_IT_EVT) != RESET))
 8002c70:	693a      	ldr	r2, [r7, #16]
 8002c72:	4b34      	ldr	r3, [pc, #208]	; (8002d44 <HAL_I2C_EV_IRQHandler+0x1f0>)
 8002c74:	4013      	ands	r3, r2
 8002c76:	2b00      	cmp	r3, #0
 8002c78:	d008      	beq.n	8002c8c <HAL_I2C_EV_IRQHandler+0x138>
 8002c7a:	68fb      	ldr	r3, [r7, #12]
 8002c7c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002c80:	2b00      	cmp	r3, #0
 8002c82:	d003      	beq.n	8002c8c <HAL_I2C_EV_IRQHandler+0x138>
    {
      I2C_Slave_ADDR(hi2c);
 8002c84:	6878      	ldr	r0, [r7, #4]
 8002c86:	f000 fee8 	bl	8003a5a <I2C_Slave_ADDR>
 8002c8a:	e055      	b.n	8002d38 <HAL_I2C_EV_IRQHandler+0x1e4>
    }
    /* STOPF set --------------------------------------------------------------*/
    else if(((sr1itflags & I2C_FLAG_STOPF) != RESET) && ((itsources & I2C_IT_EVT) != RESET))
 8002c8c:	693a      	ldr	r2, [r7, #16]
 8002c8e:	4b32      	ldr	r3, [pc, #200]	; (8002d58 <HAL_I2C_EV_IRQHandler+0x204>)
 8002c90:	4013      	ands	r3, r2
 8002c92:	2b00      	cmp	r3, #0
 8002c94:	d008      	beq.n	8002ca8 <HAL_I2C_EV_IRQHandler+0x154>
 8002c96:	68fb      	ldr	r3, [r7, #12]
 8002c98:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002c9c:	2b00      	cmp	r3, #0
 8002c9e:	d003      	beq.n	8002ca8 <HAL_I2C_EV_IRQHandler+0x154>
    {
      I2C_Slave_STOPF(hi2c);
 8002ca0:	6878      	ldr	r0, [r7, #4]
 8002ca2:	f000 ff05 	bl	8003ab0 <I2C_Slave_STOPF>
 8002ca6:	e047      	b.n	8002d38 <HAL_I2C_EV_IRQHandler+0x1e4>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if((sr2itflags & I2C_FLAG_TRA) != RESET)
 8002ca8:	697a      	ldr	r2, [r7, #20]
 8002caa:	4b27      	ldr	r3, [pc, #156]	; (8002d48 <HAL_I2C_EV_IRQHandler+0x1f4>)
 8002cac:	4013      	ands	r3, r2
 8002cae:	2b00      	cmp	r3, #0
 8002cb0:	d020      	beq.n	8002cf4 <HAL_I2C_EV_IRQHandler+0x1a0>
    {
      /* TXE set and BTF reset -----------------------------------------------*/
      if(((sr1itflags & I2C_FLAG_TXE) != RESET) && ((itsources & I2C_IT_BUF) != RESET) && ((sr1itflags & I2C_FLAG_BTF) == RESET))
 8002cb2:	693a      	ldr	r2, [r7, #16]
 8002cb4:	4b25      	ldr	r3, [pc, #148]	; (8002d4c <HAL_I2C_EV_IRQHandler+0x1f8>)
 8002cb6:	4013      	ands	r3, r2
 8002cb8:	2b00      	cmp	r3, #0
 8002cba:	d00d      	beq.n	8002cd8 <HAL_I2C_EV_IRQHandler+0x184>
 8002cbc:	68fb      	ldr	r3, [r7, #12]
 8002cbe:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002cc2:	2b00      	cmp	r3, #0
 8002cc4:	d008      	beq.n	8002cd8 <HAL_I2C_EV_IRQHandler+0x184>
 8002cc6:	693a      	ldr	r2, [r7, #16]
 8002cc8:	4b21      	ldr	r3, [pc, #132]	; (8002d50 <HAL_I2C_EV_IRQHandler+0x1fc>)
 8002cca:	4013      	ands	r3, r2
 8002ccc:	2b00      	cmp	r3, #0
 8002cce:	d103      	bne.n	8002cd8 <HAL_I2C_EV_IRQHandler+0x184>
      {
        I2C_SlaveTransmit_TXE(hi2c);
 8002cd0:	6878      	ldr	r0, [r7, #4]
 8002cd2:	f000 fe08 	bl	80038e6 <I2C_SlaveTransmit_TXE>
 8002cd6:	e02f      	b.n	8002d38 <HAL_I2C_EV_IRQHandler+0x1e4>
      }
      /* BTF set -------------------------------------------------------------*/
      else if(((sr1itflags & I2C_FLAG_BTF) != RESET) && ((itsources & I2C_IT_EVT) != RESET))
 8002cd8:	693a      	ldr	r2, [r7, #16]
 8002cda:	4b1d      	ldr	r3, [pc, #116]	; (8002d50 <HAL_I2C_EV_IRQHandler+0x1fc>)
 8002cdc:	4013      	ands	r3, r2
 8002cde:	2b00      	cmp	r3, #0
 8002ce0:	d02a      	beq.n	8002d38 <HAL_I2C_EV_IRQHandler+0x1e4>
 8002ce2:	68fb      	ldr	r3, [r7, #12]
 8002ce4:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002ce8:	2b00      	cmp	r3, #0
 8002cea:	d025      	beq.n	8002d38 <HAL_I2C_EV_IRQHandler+0x1e4>
      {
        I2C_SlaveTransmit_BTF(hi2c);
 8002cec:	6878      	ldr	r0, [r7, #4]
 8002cee:	f000 fe37 	bl	8003960 <I2C_SlaveTransmit_BTF>
      {
        I2C_SlaveReceive_BTF(hi2c);
      }
    }
  }
}
 8002cf2:	e021      	b.n	8002d38 <HAL_I2C_EV_IRQHandler+0x1e4>
      if(((sr1itflags & I2C_FLAG_RXNE) != RESET) && ((itsources & I2C_IT_BUF) != RESET) && ((sr1itflags & I2C_FLAG_BTF) == RESET))
 8002cf4:	693a      	ldr	r2, [r7, #16]
 8002cf6:	4b17      	ldr	r3, [pc, #92]	; (8002d54 <HAL_I2C_EV_IRQHandler+0x200>)
 8002cf8:	4013      	ands	r3, r2
 8002cfa:	2b00      	cmp	r3, #0
 8002cfc:	d00d      	beq.n	8002d1a <HAL_I2C_EV_IRQHandler+0x1c6>
 8002cfe:	68fb      	ldr	r3, [r7, #12]
 8002d00:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002d04:	2b00      	cmp	r3, #0
 8002d06:	d008      	beq.n	8002d1a <HAL_I2C_EV_IRQHandler+0x1c6>
 8002d08:	693a      	ldr	r2, [r7, #16]
 8002d0a:	4b11      	ldr	r3, [pc, #68]	; (8002d50 <HAL_I2C_EV_IRQHandler+0x1fc>)
 8002d0c:	4013      	ands	r3, r2
 8002d0e:	2b00      	cmp	r3, #0
 8002d10:	d103      	bne.n	8002d1a <HAL_I2C_EV_IRQHandler+0x1c6>
        I2C_SlaveReceive_RXNE(hi2c);
 8002d12:	6878      	ldr	r0, [r7, #4]
 8002d14:	f000 fe43 	bl	800399e <I2C_SlaveReceive_RXNE>
 8002d18:	e00e      	b.n	8002d38 <HAL_I2C_EV_IRQHandler+0x1e4>
      else if(((sr1itflags & I2C_FLAG_BTF) != RESET) && ((itsources & I2C_IT_EVT) != RESET))
 8002d1a:	693a      	ldr	r2, [r7, #16]
 8002d1c:	4b0c      	ldr	r3, [pc, #48]	; (8002d50 <HAL_I2C_EV_IRQHandler+0x1fc>)
 8002d1e:	4013      	ands	r3, r2
 8002d20:	2b00      	cmp	r3, #0
 8002d22:	d009      	beq.n	8002d38 <HAL_I2C_EV_IRQHandler+0x1e4>
 8002d24:	68fb      	ldr	r3, [r7, #12]
 8002d26:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002d2a:	2b00      	cmp	r3, #0
 8002d2c:	d004      	beq.n	8002d38 <HAL_I2C_EV_IRQHandler+0x1e4>
        I2C_SlaveReceive_BTF(hi2c);
 8002d2e:	6878      	ldr	r0, [r7, #4]
 8002d30:	f000 fe73 	bl	8003a1a <I2C_SlaveReceive_BTF>
}
 8002d34:	e000      	b.n	8002d38 <HAL_I2C_EV_IRQHandler+0x1e4>
    if((sr2itflags & I2C_FLAG_TRA) != RESET)
 8002d36:	bf00      	nop
}
 8002d38:	bf00      	nop
 8002d3a:	3718      	adds	r7, #24
 8002d3c:	46bd      	mov	sp, r7
 8002d3e:	bd80      	pop	{r7, pc}
 8002d40:	00010008 	.word	0x00010008
 8002d44:	00010002 	.word	0x00010002
 8002d48:	00100004 	.word	0x00100004
 8002d4c:	00010080 	.word	0x00010080
 8002d50:	00010004 	.word	0x00010004
 8002d54:	00010040 	.word	0x00010040
 8002d58:	00010010 	.word	0x00010010

08002d5c <HAL_I2C_ER_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_ER_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8002d5c:	b580      	push	{r7, lr}
 8002d5e:	b088      	sub	sp, #32
 8002d60:	af00      	add	r7, sp, #0
 8002d62:	6078      	str	r0, [r7, #4]
  uint32_t tmp1 = 0U, tmp2 = 0U, tmp3 = 0U, tmp4 = 0U;
 8002d64:	2300      	movs	r3, #0
 8002d66:	61fb      	str	r3, [r7, #28]
 8002d68:	2300      	movs	r3, #0
 8002d6a:	61bb      	str	r3, [r7, #24]
 8002d6c:	2300      	movs	r3, #0
 8002d6e:	617b      	str	r3, [r7, #20]
 8002d70:	2300      	movs	r3, #0
 8002d72:	613b      	str	r3, [r7, #16]
  uint32_t sr1itflags = READ_REG(hi2c->Instance->SR1);
 8002d74:	687b      	ldr	r3, [r7, #4]
 8002d76:	681b      	ldr	r3, [r3, #0]
 8002d78:	695b      	ldr	r3, [r3, #20]
 8002d7a:	60fb      	str	r3, [r7, #12]
  uint32_t itsources  = READ_REG(hi2c->Instance->CR2);
 8002d7c:	687b      	ldr	r3, [r7, #4]
 8002d7e:	681b      	ldr	r3, [r3, #0]
 8002d80:	685b      	ldr	r3, [r3, #4]
 8002d82:	60bb      	str	r3, [r7, #8]

  /* I2C Bus error interrupt occurred ----------------------------------------*/
  if(((sr1itflags & I2C_FLAG_BERR) != RESET) && ((itsources & I2C_IT_ERR) != RESET))
 8002d84:	68fa      	ldr	r2, [r7, #12]
 8002d86:	4b4d      	ldr	r3, [pc, #308]	; (8002ebc <HAL_I2C_ER_IRQHandler+0x160>)
 8002d88:	4013      	ands	r3, r2
 8002d8a:	2b00      	cmp	r3, #0
 8002d8c:	d017      	beq.n	8002dbe <HAL_I2C_ER_IRQHandler+0x62>
 8002d8e:	68bb      	ldr	r3, [r7, #8]
 8002d90:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002d94:	2b00      	cmp	r3, #0
 8002d96:	d012      	beq.n	8002dbe <HAL_I2C_ER_IRQHandler+0x62>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_BERR;
 8002d98:	687b      	ldr	r3, [r7, #4]
 8002d9a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d9c:	f043 0201 	orr.w	r2, r3, #1
 8002da0:	687b      	ldr	r3, [r7, #4]
 8002da2:	641a      	str	r2, [r3, #64]	; 0x40

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8002da4:	687b      	ldr	r3, [r7, #4]
 8002da6:	681b      	ldr	r3, [r3, #0]
 8002da8:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8002dac:	615a      	str	r2, [r3, #20]

    /* Workaround: Start cannot be generated after a misplaced Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_SWRST);
 8002dae:	687b      	ldr	r3, [r7, #4]
 8002db0:	681b      	ldr	r3, [r3, #0]
 8002db2:	681a      	ldr	r2, [r3, #0]
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	681b      	ldr	r3, [r3, #0]
 8002db8:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8002dbc:	601a      	str	r2, [r3, #0]
  }

  /* I2C Arbitration Loss error interrupt occurred ---------------------------*/
  if(((sr1itflags & I2C_FLAG_ARLO) != RESET) && ((itsources & I2C_IT_ERR) != RESET))
 8002dbe:	68fb      	ldr	r3, [r7, #12]
 8002dc0:	f403 3381 	and.w	r3, r3, #66048	; 0x10200
 8002dc4:	2b00      	cmp	r3, #0
 8002dc6:	d00f      	beq.n	8002de8 <HAL_I2C_ER_IRQHandler+0x8c>
 8002dc8:	68bb      	ldr	r3, [r7, #8]
 8002dca:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002dce:	2b00      	cmp	r3, #0
 8002dd0:	d00a      	beq.n	8002de8 <HAL_I2C_ER_IRQHandler+0x8c>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_ARLO;
 8002dd2:	687b      	ldr	r3, [r7, #4]
 8002dd4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002dd6:	f043 0202 	orr.w	r2, r3, #2
 8002dda:	687b      	ldr	r3, [r7, #4]
 8002ddc:	641a      	str	r2, [r3, #64]	; 0x40

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	681b      	ldr	r3, [r3, #0]
 8002de2:	f46f 7200 	mvn.w	r2, #512	; 0x200
 8002de6:	615a      	str	r2, [r3, #20]
  }

  /* I2C Acknowledge failure error interrupt occurred ------------------------*/
  if(((sr1itflags & I2C_FLAG_AF) != RESET) && ((itsources & I2C_IT_ERR) != RESET))
 8002de8:	68fb      	ldr	r3, [r7, #12]
 8002dea:	f403 3382 	and.w	r3, r3, #66560	; 0x10400
 8002dee:	2b00      	cmp	r3, #0
 8002df0:	d044      	beq.n	8002e7c <HAL_I2C_ER_IRQHandler+0x120>
 8002df2:	68bb      	ldr	r3, [r7, #8]
 8002df4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002df8:	2b00      	cmp	r3, #0
 8002dfa:	d03f      	beq.n	8002e7c <HAL_I2C_ER_IRQHandler+0x120>
  {
    tmp1 = hi2c->Mode;
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8002e02:	b2db      	uxtb	r3, r3
 8002e04:	61fb      	str	r3, [r7, #28]
    tmp2 = hi2c->XferCount;
 8002e06:	687b      	ldr	r3, [r7, #4]
 8002e08:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002e0a:	b29b      	uxth	r3, r3
 8002e0c:	61bb      	str	r3, [r7, #24]
    tmp3 = hi2c->State;
 8002e0e:	687b      	ldr	r3, [r7, #4]
 8002e10:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002e14:	b2db      	uxtb	r3, r3
 8002e16:	617b      	str	r3, [r7, #20]
    tmp4 = hi2c->PreviousState;
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e1c:	613b      	str	r3, [r7, #16]
    if((tmp1 == HAL_I2C_MODE_SLAVE) && (tmp2 == 0U) && \
 8002e1e:	69fb      	ldr	r3, [r7, #28]
 8002e20:	2b20      	cmp	r3, #32
 8002e22:	d112      	bne.n	8002e4a <HAL_I2C_ER_IRQHandler+0xee>
 8002e24:	69bb      	ldr	r3, [r7, #24]
 8002e26:	2b00      	cmp	r3, #0
 8002e28:	d10f      	bne.n	8002e4a <HAL_I2C_ER_IRQHandler+0xee>
 8002e2a:	697b      	ldr	r3, [r7, #20]
 8002e2c:	2b21      	cmp	r3, #33	; 0x21
 8002e2e:	d008      	beq.n	8002e42 <HAL_I2C_ER_IRQHandler+0xe6>
      ((tmp3 == HAL_I2C_STATE_BUSY_TX) || (tmp3 == HAL_I2C_STATE_BUSY_TX_LISTEN) || \
 8002e30:	697b      	ldr	r3, [r7, #20]
 8002e32:	2b29      	cmp	r3, #41	; 0x29
 8002e34:	d005      	beq.n	8002e42 <HAL_I2C_ER_IRQHandler+0xe6>
 8002e36:	697b      	ldr	r3, [r7, #20]
 8002e38:	2b28      	cmp	r3, #40	; 0x28
 8002e3a:	d106      	bne.n	8002e4a <HAL_I2C_ER_IRQHandler+0xee>
      ((tmp3 == HAL_I2C_STATE_LISTEN) && (tmp4 == I2C_STATE_SLAVE_BUSY_TX))))
 8002e3c:	693b      	ldr	r3, [r7, #16]
 8002e3e:	2b21      	cmp	r3, #33	; 0x21
 8002e40:	d103      	bne.n	8002e4a <HAL_I2C_ER_IRQHandler+0xee>
    {
      I2C_Slave_AF(hi2c);
 8002e42:	6878      	ldr	r0, [r7, #4]
 8002e44:	f000 fefa 	bl	8003c3c <I2C_Slave_AF>
 8002e48:	e018      	b.n	8002e7c <HAL_I2C_ER_IRQHandler+0x120>
    }
    else
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8002e4a:	687b      	ldr	r3, [r7, #4]
 8002e4c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e4e:	f043 0204 	orr.w	r2, r3, #4
 8002e52:	687b      	ldr	r3, [r7, #4]
 8002e54:	641a      	str	r2, [r3, #64]	; 0x40

      /* Do not generate a STOP in case of Slave receive non acknowledge during transfer (mean not at the end of transfer) */
      if(hi2c->Mode == HAL_I2C_MODE_MASTER)
 8002e56:	687b      	ldr	r3, [r7, #4]
 8002e58:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8002e5c:	b2db      	uxtb	r3, r3
 8002e5e:	2b10      	cmp	r3, #16
 8002e60:	d107      	bne.n	8002e72 <HAL_I2C_ER_IRQHandler+0x116>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1,I2C_CR1_STOP);
 8002e62:	687b      	ldr	r3, [r7, #4]
 8002e64:	681b      	ldr	r3, [r3, #0]
 8002e66:	681a      	ldr	r2, [r3, #0]
 8002e68:	687b      	ldr	r3, [r7, #4]
 8002e6a:	681b      	ldr	r3, [r3, #0]
 8002e6c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002e70:	601a      	str	r2, [r3, #0]
      }

      /* Clear AF flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002e72:	687b      	ldr	r3, [r7, #4]
 8002e74:	681b      	ldr	r3, [r3, #0]
 8002e76:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8002e7a:	615a      	str	r2, [r3, #20]
    }
  }

  /* I2C Over-Run/Under-Run interrupt occurred -------------------------------*/
  if(((sr1itflags & I2C_FLAG_OVR) != RESET) && ((itsources & I2C_IT_ERR) != RESET))
 8002e7c:	68fb      	ldr	r3, [r7, #12]
 8002e7e:	f403 3384 	and.w	r3, r3, #67584	; 0x10800
 8002e82:	2b00      	cmp	r3, #0
 8002e84:	d00f      	beq.n	8002ea6 <HAL_I2C_ER_IRQHandler+0x14a>
 8002e86:	68bb      	ldr	r3, [r7, #8]
 8002e88:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002e8c:	2b00      	cmp	r3, #0
 8002e8e:	d00a      	beq.n	8002ea6 <HAL_I2C_ER_IRQHandler+0x14a>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_OVR;
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e94:	f043 0208 	orr.w	r2, r3, #8
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	641a      	str	r2, [r3, #64]	; 0x40
    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8002e9c:	687b      	ldr	r3, [r7, #4]
 8002e9e:	681b      	ldr	r3, [r3, #0]
 8002ea0:	f46f 6200 	mvn.w	r2, #2048	; 0x800
 8002ea4:	615a      	str	r2, [r3, #20]
  }

  /* Call the Error Callback in case of Error detected -----------------------*/
  if(hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8002ea6:	687b      	ldr	r3, [r7, #4]
 8002ea8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002eaa:	2b00      	cmp	r3, #0
 8002eac:	d002      	beq.n	8002eb4 <HAL_I2C_ER_IRQHandler+0x158>
  {
    I2C_ITError(hi2c);
 8002eae:	6878      	ldr	r0, [r7, #4]
 8002eb0:	f000 ff36 	bl	8003d20 <I2C_ITError>
  }
}
 8002eb4:	bf00      	nop
 8002eb6:	3720      	adds	r7, #32
 8002eb8:	46bd      	mov	sp, r7
 8002eba:	bd80      	pop	{r7, pc}
 8002ebc:	00010100 	.word	0x00010100

08002ec0 <HAL_I2C_MasterTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8002ec0:	b480      	push	{r7}
 8002ec2:	b083      	sub	sp, #12
 8002ec4:	af00      	add	r7, sp, #0
 8002ec6:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterTxCpltCallback can be implemented in the user file
   */
}
 8002ec8:	bf00      	nop
 8002eca:	370c      	adds	r7, #12
 8002ecc:	46bd      	mov	sp, r7
 8002ece:	bc80      	pop	{r7}
 8002ed0:	4770      	bx	lr

08002ed2 <HAL_I2C_MasterRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8002ed2:	b480      	push	{r7}
 8002ed4:	b083      	sub	sp, #12
 8002ed6:	af00      	add	r7, sp, #0
 8002ed8:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterRxCpltCallback can be implemented in the user file
   */
}
 8002eda:	bf00      	nop
 8002edc:	370c      	adds	r7, #12
 8002ede:	46bd      	mov	sp, r7
 8002ee0:	bc80      	pop	{r7}
 8002ee2:	4770      	bx	lr

08002ee4 <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8002ee4:	b480      	push	{r7}
 8002ee6:	b083      	sub	sp, #12
 8002ee8:	af00      	add	r7, sp, #0
 8002eea:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback can be implemented in the user file
   */
}
 8002eec:	bf00      	nop
 8002eee:	370c      	adds	r7, #12
 8002ef0:	46bd      	mov	sp, r7
 8002ef2:	bc80      	pop	{r7}
 8002ef4:	4770      	bx	lr

08002ef6 <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8002ef6:	b480      	push	{r7}
 8002ef8:	b083      	sub	sp, #12
 8002efa:	af00      	add	r7, sp, #0
 8002efc:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback can be implemented in the user file
   */
}
 8002efe:	bf00      	nop
 8002f00:	370c      	adds	r7, #12
 8002f02:	46bd      	mov	sp, r7
 8002f04:	bc80      	pop	{r7}
 8002f06:	4770      	bx	lr

08002f08 <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XferOptions_definition
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 8002f08:	b480      	push	{r7}
 8002f0a:	b083      	sub	sp, #12
 8002f0c:	af00      	add	r7, sp, #0
 8002f0e:	6078      	str	r0, [r7, #4]
 8002f10:	460b      	mov	r3, r1
 8002f12:	70fb      	strb	r3, [r7, #3]
 8002f14:	4613      	mov	r3, r2
 8002f16:	803b      	strh	r3, [r7, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback can be implemented in the user file
   */
}
 8002f18:	bf00      	nop
 8002f1a:	370c      	adds	r7, #12
 8002f1c:	46bd      	mov	sp, r7
 8002f1e:	bc80      	pop	{r7}
 8002f20:	4770      	bx	lr

08002f22 <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8002f22:	b480      	push	{r7}
 8002f24:	b083      	sub	sp, #12
 8002f26:	af00      	add	r7, sp, #0
 8002f28:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

    /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback can be implemented in the user file
   */
}
 8002f2a:	bf00      	nop
 8002f2c:	370c      	adds	r7, #12
 8002f2e:	46bd      	mov	sp, r7
 8002f30:	bc80      	pop	{r7}
 8002f32:	4770      	bx	lr

08002f34 <HAL_I2C_MemTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8002f34:	b480      	push	{r7}
 8002f36:	b083      	sub	sp, #12
 8002f38:	af00      	add	r7, sp, #0
 8002f3a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemTxCpltCallback can be implemented in the user file
   */
}
 8002f3c:	bf00      	nop
 8002f3e:	370c      	adds	r7, #12
 8002f40:	46bd      	mov	sp, r7
 8002f42:	bc80      	pop	{r7}
 8002f44:	4770      	bx	lr

08002f46 <HAL_I2C_MemRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8002f46:	b480      	push	{r7}
 8002f48:	b083      	sub	sp, #12
 8002f4a:	af00      	add	r7, sp, #0
 8002f4c:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemRxCpltCallback can be implemented in the user file
   */
}
 8002f4e:	bf00      	nop
 8002f50:	370c      	adds	r7, #12
 8002f52:	46bd      	mov	sp, r7
 8002f54:	bc80      	pop	{r7}
 8002f56:	4770      	bx	lr

08002f58 <HAL_I2C_ErrorCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 8002f58:	b480      	push	{r7}
 8002f5a:	b083      	sub	sp, #12
 8002f5c:	af00      	add	r7, sp, #0
 8002f5e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ErrorCallback can be implemented in the user file
   */
}
 8002f60:	bf00      	nop
 8002f62:	370c      	adds	r7, #12
 8002f64:	46bd      	mov	sp, r7
 8002f66:	bc80      	pop	{r7}
 8002f68:	4770      	bx	lr

08002f6a <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8002f6a:	b480      	push	{r7}
 8002f6c:	b083      	sub	sp, #12
 8002f6e:	af00      	add	r7, sp, #0
 8002f70:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 8002f72:	bf00      	nop
 8002f74:	370c      	adds	r7, #12
 8002f76:	46bd      	mov	sp, r7
 8002f78:	bc80      	pop	{r7}
 8002f7a:	4770      	bx	lr

08002f7c <I2C_MasterTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 8002f7c:	b580      	push	{r7, lr}
 8002f7e:	b086      	sub	sp, #24
 8002f80:	af00      	add	r7, sp, #0
 8002f82:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentState       = hi2c->State;
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002f8a:	b2db      	uxtb	r3, r3
 8002f8c:	617b      	str	r3, [r7, #20]
  uint32_t CurrentMode        = hi2c->Mode;
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8002f94:	b2db      	uxtb	r3, r3
 8002f96:	613b      	str	r3, [r7, #16]
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8002f98:	687b      	ldr	r3, [r7, #4]
 8002f9a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002f9c:	60fb      	str	r3, [r7, #12]

  if((hi2c->XferSize == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002fa2:	2b00      	cmp	r3, #0
 8002fa4:	d150      	bne.n	8003048 <I2C_MasterTransmit_TXE+0xcc>
 8002fa6:	697b      	ldr	r3, [r7, #20]
 8002fa8:	2b21      	cmp	r3, #33	; 0x21
 8002faa:	d14d      	bne.n	8003048 <I2C_MasterTransmit_TXE+0xcc>
  {
    /* Call TxCpltCallback() directly if no stop mode is set */
    if((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8002fac:	68fb      	ldr	r3, [r7, #12]
 8002fae:	2b04      	cmp	r3, #4
 8002fb0:	d01d      	beq.n	8002fee <I2C_MasterTransmit_TXE+0x72>
 8002fb2:	68fb      	ldr	r3, [r7, #12]
 8002fb4:	2b08      	cmp	r3, #8
 8002fb6:	d01a      	beq.n	8002fee <I2C_MasterTransmit_TXE+0x72>
 8002fb8:	68fb      	ldr	r3, [r7, #12]
 8002fba:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8002fbe:	d016      	beq.n	8002fee <I2C_MasterTransmit_TXE+0x72>
    {
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8002fc0:	687b      	ldr	r3, [r7, #4]
 8002fc2:	681b      	ldr	r3, [r3, #0]
 8002fc4:	685a      	ldr	r2, [r3, #4]
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	681b      	ldr	r3, [r3, #0]
 8002fca:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8002fce:	605a      	str	r2, [r3, #4]

      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	2211      	movs	r2, #17
 8002fd4:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8002fd6:	687b      	ldr	r3, [r7, #4]
 8002fd8:	2200      	movs	r2, #0
 8002fda:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->State = HAL_I2C_STATE_READY;
 8002fde:	687b      	ldr	r3, [r7, #4]
 8002fe0:	2220      	movs	r2, #32
 8002fe2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      HAL_I2C_MasterTxCpltCallback(hi2c);
 8002fe6:	6878      	ldr	r0, [r7, #4]
 8002fe8:	f7ff ff6a 	bl	8002ec0 <HAL_I2C_MasterTxCpltCallback>
    if((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8002fec:	e0b6      	b.n	800315c <I2C_MasterTransmit_TXE+0x1e0>
    }
    else /* Generate Stop condition then Call TxCpltCallback() */
    {
      /* Disable EVT, BUF and ERR interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8002fee:	687b      	ldr	r3, [r7, #4]
 8002ff0:	681b      	ldr	r3, [r3, #0]
 8002ff2:	685a      	ldr	r2, [r3, #4]
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	681b      	ldr	r3, [r3, #0]
 8002ff8:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8002ffc:	605a      	str	r2, [r3, #4]

      /* Generate Stop */
      hi2c->Instance->CR1 |= I2C_CR1_STOP;
 8002ffe:	687b      	ldr	r3, [r7, #4]
 8003000:	681b      	ldr	r3, [r3, #0]
 8003002:	681a      	ldr	r2, [r3, #0]
 8003004:	687b      	ldr	r3, [r7, #4]
 8003006:	681b      	ldr	r3, [r3, #0]
 8003008:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800300c:	601a      	str	r2, [r3, #0]

      hi2c->PreviousState = I2C_STATE_NONE;
 800300e:	687b      	ldr	r3, [r7, #4]
 8003010:	2200      	movs	r2, #0
 8003012:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8003014:	687b      	ldr	r3, [r7, #4]
 8003016:	2220      	movs	r2, #32
 8003018:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      if(hi2c->Mode == HAL_I2C_MODE_MEM)
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8003022:	b2db      	uxtb	r3, r3
 8003024:	2b40      	cmp	r3, #64	; 0x40
 8003026:	d107      	bne.n	8003038 <I2C_MasterTransmit_TXE+0xbc>
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	2200      	movs	r2, #0
 800302c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        HAL_I2C_MemTxCpltCallback(hi2c);
 8003030:	6878      	ldr	r0, [r7, #4]
 8003032:	f7ff ff7f 	bl	8002f34 <HAL_I2C_MemTxCpltCallback>
    if((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8003036:	e091      	b.n	800315c <I2C_MasterTransmit_TXE+0x1e0>
      }
      else
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	2200      	movs	r2, #0
 800303c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        HAL_I2C_MasterTxCpltCallback(hi2c);
 8003040:	6878      	ldr	r0, [r7, #4]
 8003042:	f7ff ff3d 	bl	8002ec0 <HAL_I2C_MasterTxCpltCallback>
    if((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8003046:	e089      	b.n	800315c <I2C_MasterTransmit_TXE+0x1e0>
      }
    }
  }
  else if((CurrentState == HAL_I2C_STATE_BUSY_TX) || \
 8003048:	697b      	ldr	r3, [r7, #20]
 800304a:	2b21      	cmp	r3, #33	; 0x21
 800304c:	d006      	beq.n	800305c <I2C_MasterTransmit_TXE+0xe0>
 800304e:	693b      	ldr	r3, [r7, #16]
 8003050:	2b40      	cmp	r3, #64	; 0x40
 8003052:	f040 8083 	bne.w	800315c <I2C_MasterTransmit_TXE+0x1e0>
    ((CurrentMode == HAL_I2C_MODE_MEM) && (CurrentState == HAL_I2C_STATE_BUSY_RX)))
 8003056:	697b      	ldr	r3, [r7, #20]
 8003058:	2b22      	cmp	r3, #34	; 0x22
 800305a:	d17f      	bne.n	800315c <I2C_MasterTransmit_TXE+0x1e0>
  {
    if(hi2c->XferCount == 0U)
 800305c:	687b      	ldr	r3, [r7, #4]
 800305e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003060:	b29b      	uxth	r3, r3
 8003062:	2b00      	cmp	r3, #0
 8003064:	d108      	bne.n	8003078 <I2C_MasterTransmit_TXE+0xfc>
    {
      /* Disable BUF interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	681b      	ldr	r3, [r3, #0]
 800306a:	685a      	ldr	r2, [r3, #4]
 800306c:	687b      	ldr	r3, [r7, #4]
 800306e:	681b      	ldr	r3, [r3, #0]
 8003070:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003074:	605a      	str	r2, [r3, #4]
 8003076:	e071      	b.n	800315c <I2C_MasterTransmit_TXE+0x1e0>
    }
    else
    {
      if(hi2c->Mode == HAL_I2C_MODE_MEM)
 8003078:	687b      	ldr	r3, [r7, #4]
 800307a:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800307e:	b2db      	uxtb	r3, r3
 8003080:	2b40      	cmp	r3, #64	; 0x40
 8003082:	d15b      	bne.n	800313c <I2C_MasterTransmit_TXE+0x1c0>
      {
        if(hi2c->EventCount == 0)
 8003084:	687b      	ldr	r3, [r7, #4]
 8003086:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003088:	2b00      	cmp	r3, #0
 800308a:	d11d      	bne.n	80030c8 <I2C_MasterTransmit_TXE+0x14c>
        {
          /* If Memory address size is 8Bit */
          if(hi2c->MemaddSize == I2C_MEMADD_SIZE_8BIT)
 800308c:	687b      	ldr	r3, [r7, #4]
 800308e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003090:	2b01      	cmp	r3, #1
 8003092:	d10b      	bne.n	80030ac <I2C_MasterTransmit_TXE+0x130>
          {
            /* Send Memory Address */
            hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 8003094:	687b      	ldr	r3, [r7, #4]
 8003096:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003098:	b2da      	uxtb	r2, r3
 800309a:	687b      	ldr	r3, [r7, #4]
 800309c:	681b      	ldr	r3, [r3, #0]
 800309e:	611a      	str	r2, [r3, #16]
            
            hi2c->EventCount += 2;
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80030a4:	1c9a      	adds	r2, r3, #2
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	651a      	str	r2, [r3, #80]	; 0x50
 80030aa:	e057      	b.n	800315c <I2C_MasterTransmit_TXE+0x1e0>
          }
          /* If Memory address size is 16Bit */
          else
          {
            /* Send MSB of Memory Address */
            hi2c->Instance->DR = I2C_MEM_ADD_MSB(hi2c->Memaddress);
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80030b0:	b29b      	uxth	r3, r3
 80030b2:	121b      	asrs	r3, r3, #8
 80030b4:	b2da      	uxtb	r2, r3
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	681b      	ldr	r3, [r3, #0]
 80030ba:	611a      	str	r2, [r3, #16]
            
            hi2c->EventCount++;
 80030bc:	687b      	ldr	r3, [r7, #4]
 80030be:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80030c0:	1c5a      	adds	r2, r3, #1
 80030c2:	687b      	ldr	r3, [r7, #4]
 80030c4:	651a      	str	r2, [r3, #80]	; 0x50
 80030c6:	e049      	b.n	800315c <I2C_MasterTransmit_TXE+0x1e0>
          }
        }
        else if(hi2c->EventCount == 1)
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80030cc:	2b01      	cmp	r3, #1
 80030ce:	d10b      	bne.n	80030e8 <I2C_MasterTransmit_TXE+0x16c>
        {
          /* Send LSB of Memory Address */
          hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80030d4:	b2da      	uxtb	r2, r3
 80030d6:	687b      	ldr	r3, [r7, #4]
 80030d8:	681b      	ldr	r3, [r3, #0]
 80030da:	611a      	str	r2, [r3, #16]
          
          hi2c->EventCount++;
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80030e0:	1c5a      	adds	r2, r3, #1
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	651a      	str	r2, [r3, #80]	; 0x50
 80030e6:	e039      	b.n	800315c <I2C_MasterTransmit_TXE+0x1e0>
        }
        else if(hi2c->EventCount == 2)
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80030ec:	2b02      	cmp	r3, #2
 80030ee:	d135      	bne.n	800315c <I2C_MasterTransmit_TXE+0x1e0>
        {
          if(hi2c->State == HAL_I2C_STATE_BUSY_RX)
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80030f6:	b2db      	uxtb	r3, r3
 80030f8:	2b22      	cmp	r3, #34	; 0x22
 80030fa:	d108      	bne.n	800310e <I2C_MasterTransmit_TXE+0x192>
          {
            /* Generate Restart */
            hi2c->Instance->CR1 |= I2C_CR1_START;
 80030fc:	687b      	ldr	r3, [r7, #4]
 80030fe:	681b      	ldr	r3, [r3, #0]
 8003100:	681a      	ldr	r2, [r3, #0]
 8003102:	687b      	ldr	r3, [r7, #4]
 8003104:	681b      	ldr	r3, [r3, #0]
 8003106:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800310a:	601a      	str	r2, [r3, #0]
 800310c:	e026      	b.n	800315c <I2C_MasterTransmit_TXE+0x1e0>
          }
          else if(hi2c->State == HAL_I2C_STATE_BUSY_TX)
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003114:	b2db      	uxtb	r3, r3
 8003116:	2b21      	cmp	r3, #33	; 0x21
 8003118:	d120      	bne.n	800315c <I2C_MasterTransmit_TXE+0x1e0>
          {
            /* Write data to DR */
            hi2c->Instance->DR = (*hi2c->pBuffPtr++);
 800311a:	687b      	ldr	r3, [r7, #4]
 800311c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800311e:	1c59      	adds	r1, r3, #1
 8003120:	687a      	ldr	r2, [r7, #4]
 8003122:	6251      	str	r1, [r2, #36]	; 0x24
 8003124:	781a      	ldrb	r2, [r3, #0]
 8003126:	687b      	ldr	r3, [r7, #4]
 8003128:	681b      	ldr	r3, [r3, #0]
 800312a:	611a      	str	r2, [r3, #16]
            hi2c->XferCount--;
 800312c:	687b      	ldr	r3, [r7, #4]
 800312e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003130:	b29b      	uxth	r3, r3
 8003132:	3b01      	subs	r3, #1
 8003134:	b29a      	uxth	r2, r3
 8003136:	687b      	ldr	r3, [r7, #4]
 8003138:	855a      	strh	r2, [r3, #42]	; 0x2a
 800313a:	e00f      	b.n	800315c <I2C_MasterTransmit_TXE+0x1e0>
        }
      }
      else
      {
        /* Write data to DR */
        hi2c->Instance->DR = (*hi2c->pBuffPtr++);
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003140:	1c59      	adds	r1, r3, #1
 8003142:	687a      	ldr	r2, [r7, #4]
 8003144:	6251      	str	r1, [r2, #36]	; 0x24
 8003146:	781a      	ldrb	r2, [r3, #0]
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	681b      	ldr	r3, [r3, #0]
 800314c:	611a      	str	r2, [r3, #16]
        hi2c->XferCount--;
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003152:	b29b      	uxth	r3, r3
 8003154:	3b01      	subs	r3, #1
 8003156:	b29a      	uxth	r2, r3
 8003158:	687b      	ldr	r3, [r7, #4]
 800315a:	855a      	strh	r2, [r3, #42]	; 0x2a
      }
    }
  }
  return HAL_OK;
 800315c:	2300      	movs	r3, #0
}
 800315e:	4618      	mov	r0, r3
 8003160:	3718      	adds	r7, #24
 8003162:	46bd      	mov	sp, r7
 8003164:	bd80      	pop	{r7, pc}

08003166 <I2C_MasterTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 8003166:	b580      	push	{r7, lr}
 8003168:	b084      	sub	sp, #16
 800316a:	af00      	add	r7, sp, #0
 800316c:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003172:	60fb      	str	r3, [r7, #12]

  if(hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8003174:	687b      	ldr	r3, [r7, #4]
 8003176:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800317a:	b2db      	uxtb	r3, r3
 800317c:	2b21      	cmp	r3, #33	; 0x21
 800317e:	d162      	bne.n	8003246 <I2C_MasterTransmit_BTF+0xe0>
  {    
    if(hi2c->XferCount != 0U)
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003184:	b29b      	uxth	r3, r3
 8003186:	2b00      	cmp	r3, #0
 8003188:	d010      	beq.n	80031ac <I2C_MasterTransmit_BTF+0x46>
    {
      /* Write data to DR */
      hi2c->Instance->DR = (*hi2c->pBuffPtr++);
 800318a:	687b      	ldr	r3, [r7, #4]
 800318c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800318e:	1c59      	adds	r1, r3, #1
 8003190:	687a      	ldr	r2, [r7, #4]
 8003192:	6251      	str	r1, [r2, #36]	; 0x24
 8003194:	781a      	ldrb	r2, [r3, #0]
 8003196:	687b      	ldr	r3, [r7, #4]
 8003198:	681b      	ldr	r3, [r3, #0]
 800319a:	611a      	str	r2, [r3, #16]
      hi2c->XferCount--;
 800319c:	687b      	ldr	r3, [r7, #4]
 800319e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80031a0:	b29b      	uxth	r3, r3
 80031a2:	3b01      	subs	r3, #1
 80031a4:	b29a      	uxth	r2, r3
 80031a6:	687b      	ldr	r3, [r7, #4]
 80031a8:	855a      	strh	r2, [r3, #42]	; 0x2a
 80031aa:	e04c      	b.n	8003246 <I2C_MasterTransmit_BTF+0xe0>
    }
    else
    {
      /* Call TxCpltCallback() directly if no stop mode is set */
      if((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 80031ac:	68fb      	ldr	r3, [r7, #12]
 80031ae:	2b04      	cmp	r3, #4
 80031b0:	d01d      	beq.n	80031ee <I2C_MasterTransmit_BTF+0x88>
 80031b2:	68fb      	ldr	r3, [r7, #12]
 80031b4:	2b08      	cmp	r3, #8
 80031b6:	d01a      	beq.n	80031ee <I2C_MasterTransmit_BTF+0x88>
 80031b8:	68fb      	ldr	r3, [r7, #12]
 80031ba:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80031be:	d016      	beq.n	80031ee <I2C_MasterTransmit_BTF+0x88>
      {
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	681b      	ldr	r3, [r3, #0]
 80031c4:	685a      	ldr	r2, [r3, #4]
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	681b      	ldr	r3, [r3, #0]
 80031ca:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 80031ce:	605a      	str	r2, [r3, #4]
        
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 80031d0:	687b      	ldr	r3, [r7, #4]
 80031d2:	2211      	movs	r2, #17
 80031d4:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	2200      	movs	r2, #0
 80031da:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->State = HAL_I2C_STATE_READY;
 80031de:	687b      	ldr	r3, [r7, #4]
 80031e0:	2220      	movs	r2, #32
 80031e2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        
        HAL_I2C_MasterTxCpltCallback(hi2c);
 80031e6:	6878      	ldr	r0, [r7, #4]
 80031e8:	f7ff fe6a 	bl	8002ec0 <HAL_I2C_MasterTxCpltCallback>
 80031ec:	e02b      	b.n	8003246 <I2C_MasterTransmit_BTF+0xe0>
      }
      else /* Generate Stop condition then Call TxCpltCallback() */
      {
        /* Disable EVT, BUF and ERR interrupt */
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	681b      	ldr	r3, [r3, #0]
 80031f2:	685a      	ldr	r2, [r3, #4]
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	681b      	ldr	r3, [r3, #0]
 80031f8:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 80031fc:	605a      	str	r2, [r3, #4]
        
        /* Generate Stop */
        hi2c->Instance->CR1 |= I2C_CR1_STOP;
 80031fe:	687b      	ldr	r3, [r7, #4]
 8003200:	681b      	ldr	r3, [r3, #0]
 8003202:	681a      	ldr	r2, [r3, #0]
 8003204:	687b      	ldr	r3, [r7, #4]
 8003206:	681b      	ldr	r3, [r3, #0]
 8003208:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800320c:	601a      	str	r2, [r3, #0]
        
        hi2c->PreviousState = I2C_STATE_NONE;
 800320e:	687b      	ldr	r3, [r7, #4]
 8003210:	2200      	movs	r2, #0
 8003212:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 8003214:	687b      	ldr	r3, [r7, #4]
 8003216:	2220      	movs	r2, #32
 8003218:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        
        if(hi2c->Mode == HAL_I2C_MODE_MEM)
 800321c:	687b      	ldr	r3, [r7, #4]
 800321e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8003222:	b2db      	uxtb	r3, r3
 8003224:	2b40      	cmp	r3, #64	; 0x40
 8003226:	d107      	bne.n	8003238 <I2C_MasterTransmit_BTF+0xd2>
        {
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8003228:	687b      	ldr	r3, [r7, #4]
 800322a:	2200      	movs	r2, #0
 800322c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          
          HAL_I2C_MemTxCpltCallback(hi2c);
 8003230:	6878      	ldr	r0, [r7, #4]
 8003232:	f7ff fe7f 	bl	8002f34 <HAL_I2C_MemTxCpltCallback>
 8003236:	e006      	b.n	8003246 <I2C_MasterTransmit_BTF+0xe0>
        }
        else
        {
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	2200      	movs	r2, #0
 800323c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          
          HAL_I2C_MasterTxCpltCallback(hi2c);
 8003240:	6878      	ldr	r0, [r7, #4]
 8003242:	f7ff fe3d 	bl	8002ec0 <HAL_I2C_MasterTxCpltCallback>
        }
      }
    }
  }
  return HAL_OK;
 8003246:	2300      	movs	r3, #0
}
 8003248:	4618      	mov	r0, r3
 800324a:	3710      	adds	r7, #16
 800324c:	46bd      	mov	sp, r7
 800324e:	bd80      	pop	{r7, pc}

08003250 <I2C_MasterReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 8003250:	b580      	push	{r7, lr}
 8003252:	b084      	sub	sp, #16
 8003254:	af00      	add	r7, sp, #0
 8003256:	6078      	str	r0, [r7, #4]
  if(hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8003258:	687b      	ldr	r3, [r7, #4]
 800325a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800325e:	b2db      	uxtb	r3, r3
 8003260:	2b22      	cmp	r3, #34	; 0x22
 8003262:	f040 8091 	bne.w	8003388 <I2C_MasterReceive_RXNE+0x138>
  {
    uint32_t tmp = 0U;
 8003266:	2300      	movs	r3, #0
 8003268:	60fb      	str	r3, [r7, #12]
    
    tmp = hi2c->XferCount;
 800326a:	687b      	ldr	r3, [r7, #4]
 800326c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800326e:	b29b      	uxth	r3, r3
 8003270:	60fb      	str	r3, [r7, #12]
    if(tmp > 3U)
 8003272:	68fb      	ldr	r3, [r7, #12]
 8003274:	2b03      	cmp	r3, #3
 8003276:	d911      	bls.n	800329c <I2C_MasterReceive_RXNE+0x4c>
    {
      /* Read data from DR */
      (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 8003278:	687b      	ldr	r3, [r7, #4]
 800327a:	681b      	ldr	r3, [r3, #0]
 800327c:	6918      	ldr	r0, [r3, #16]
 800327e:	687b      	ldr	r3, [r7, #4]
 8003280:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003282:	1c59      	adds	r1, r3, #1
 8003284:	687a      	ldr	r2, [r7, #4]
 8003286:	6251      	str	r1, [r2, #36]	; 0x24
 8003288:	b2c2      	uxtb	r2, r0
 800328a:	701a      	strb	r2, [r3, #0]
      hi2c->XferCount--;
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003290:	b29b      	uxth	r3, r3
 8003292:	3b01      	subs	r3, #1
 8003294:	b29a      	uxth	r2, r3
 8003296:	687b      	ldr	r3, [r7, #4]
 8003298:	855a      	strh	r2, [r3, #42]	; 0x2a
 800329a:	e075      	b.n	8003388 <I2C_MasterReceive_RXNE+0x138>
    }
    else if((tmp == 2U) || (tmp == 3U))
 800329c:	68fb      	ldr	r3, [r7, #12]
 800329e:	2b02      	cmp	r3, #2
 80032a0:	d002      	beq.n	80032a8 <I2C_MasterReceive_RXNE+0x58>
 80032a2:	68fb      	ldr	r3, [r7, #12]
 80032a4:	2b03      	cmp	r3, #3
 80032a6:	d125      	bne.n	80032f4 <I2C_MasterReceive_RXNE+0xa4>
    {
      if(hi2c->XferOptions != I2C_NEXT_FRAME)
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80032ac:	2b02      	cmp	r3, #2
 80032ae:	d010      	beq.n	80032d2 <I2C_MasterReceive_RXNE+0x82>
      {
        /* Disable Acknowledge */
        hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 80032b0:	687b      	ldr	r3, [r7, #4]
 80032b2:	681b      	ldr	r3, [r3, #0]
 80032b4:	681a      	ldr	r2, [r3, #0]
 80032b6:	687b      	ldr	r3, [r7, #4]
 80032b8:	681b      	ldr	r3, [r3, #0]
 80032ba:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80032be:	601a      	str	r2, [r3, #0]
        
        /* Enable Pos */
        hi2c->Instance->CR1 |= I2C_CR1_POS;
 80032c0:	687b      	ldr	r3, [r7, #4]
 80032c2:	681b      	ldr	r3, [r3, #0]
 80032c4:	681a      	ldr	r2, [r3, #0]
 80032c6:	687b      	ldr	r3, [r7, #4]
 80032c8:	681b      	ldr	r3, [r3, #0]
 80032ca:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80032ce:	601a      	str	r2, [r3, #0]
 80032d0:	e007      	b.n	80032e2 <I2C_MasterReceive_RXNE+0x92>
      }
      else
      {
        /* Enable Acknowledge */
        hi2c->Instance->CR1 |= I2C_CR1_ACK;
 80032d2:	687b      	ldr	r3, [r7, #4]
 80032d4:	681b      	ldr	r3, [r3, #0]
 80032d6:	681a      	ldr	r2, [r3, #0]
 80032d8:	687b      	ldr	r3, [r7, #4]
 80032da:	681b      	ldr	r3, [r3, #0]
 80032dc:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80032e0:	601a      	str	r2, [r3, #0]
      }
      
      /* Disable BUF interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 80032e2:	687b      	ldr	r3, [r7, #4]
 80032e4:	681b      	ldr	r3, [r3, #0]
 80032e6:	685a      	ldr	r2, [r3, #4]
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	681b      	ldr	r3, [r3, #0]
 80032ec:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80032f0:	605a      	str	r2, [r3, #4]
 80032f2:	e049      	b.n	8003388 <I2C_MasterReceive_RXNE+0x138>
    }
    else
    {
      if(hi2c->XferOptions != I2C_NEXT_FRAME)
 80032f4:	687b      	ldr	r3, [r7, #4]
 80032f6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80032f8:	2b02      	cmp	r3, #2
 80032fa:	d008      	beq.n	800330e <I2C_MasterReceive_RXNE+0xbe>
      {
        /* Disable Acknowledge */
        hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 80032fc:	687b      	ldr	r3, [r7, #4]
 80032fe:	681b      	ldr	r3, [r3, #0]
 8003300:	681a      	ldr	r2, [r3, #0]
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	681b      	ldr	r3, [r3, #0]
 8003306:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800330a:	601a      	str	r2, [r3, #0]
 800330c:	e007      	b.n	800331e <I2C_MasterReceive_RXNE+0xce>
      }
      else
      {
        /* Enable Acknowledge */
        hi2c->Instance->CR1 |= I2C_CR1_ACK;
 800330e:	687b      	ldr	r3, [r7, #4]
 8003310:	681b      	ldr	r3, [r3, #0]
 8003312:	681a      	ldr	r2, [r3, #0]
 8003314:	687b      	ldr	r3, [r7, #4]
 8003316:	681b      	ldr	r3, [r3, #0]
 8003318:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800331c:	601a      	str	r2, [r3, #0]
      }

      /* Disable EVT, BUF and ERR interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800331e:	687b      	ldr	r3, [r7, #4]
 8003320:	681b      	ldr	r3, [r3, #0]
 8003322:	685a      	ldr	r2, [r3, #4]
 8003324:	687b      	ldr	r3, [r7, #4]
 8003326:	681b      	ldr	r3, [r3, #0]
 8003328:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 800332c:	605a      	str	r2, [r3, #4]
      
      /* Read data from DR */
      (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 800332e:	687b      	ldr	r3, [r7, #4]
 8003330:	681b      	ldr	r3, [r3, #0]
 8003332:	6918      	ldr	r0, [r3, #16]
 8003334:	687b      	ldr	r3, [r7, #4]
 8003336:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003338:	1c59      	adds	r1, r3, #1
 800333a:	687a      	ldr	r2, [r7, #4]
 800333c:	6251      	str	r1, [r2, #36]	; 0x24
 800333e:	b2c2      	uxtb	r2, r0
 8003340:	701a      	strb	r2, [r3, #0]
      hi2c->XferCount--;
 8003342:	687b      	ldr	r3, [r7, #4]
 8003344:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003346:	b29b      	uxth	r3, r3
 8003348:	3b01      	subs	r3, #1
 800334a:	b29a      	uxth	r2, r3
 800334c:	687b      	ldr	r3, [r7, #4]
 800334e:	855a      	strh	r2, [r3, #42]	; 0x2a

      hi2c->State = HAL_I2C_STATE_READY;
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	2220      	movs	r2, #32
 8003354:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->PreviousState = I2C_STATE_NONE;
 8003358:	687b      	ldr	r3, [r7, #4]
 800335a:	2200      	movs	r2, #0
 800335c:	631a      	str	r2, [r3, #48]	; 0x30

      if(hi2c->Mode == HAL_I2C_MODE_MEM)
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8003364:	b2db      	uxtb	r3, r3
 8003366:	2b40      	cmp	r3, #64	; 0x40
 8003368:	d107      	bne.n	800337a <I2C_MasterReceive_RXNE+0x12a>
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800336a:	687b      	ldr	r3, [r7, #4]
 800336c:	2200      	movs	r2, #0
 800336e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        HAL_I2C_MemRxCpltCallback(hi2c);
 8003372:	6878      	ldr	r0, [r7, #4]
 8003374:	f7ff fde7 	bl	8002f46 <HAL_I2C_MemRxCpltCallback>
 8003378:	e006      	b.n	8003388 <I2C_MasterReceive_RXNE+0x138>
      }
      else
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800337a:	687b      	ldr	r3, [r7, #4]
 800337c:	2200      	movs	r2, #0
 800337e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        HAL_I2C_MasterRxCpltCallback(hi2c);
 8003382:	6878      	ldr	r0, [r7, #4]
 8003384:	f7ff fda5 	bl	8002ed2 <HAL_I2C_MasterRxCpltCallback>
      }
    }
  }
  return HAL_OK;
 8003388:	2300      	movs	r3, #0
}
 800338a:	4618      	mov	r0, r3
 800338c:	3710      	adds	r7, #16
 800338e:	46bd      	mov	sp, r7
 8003390:	bd80      	pop	{r7, pc}

08003392 <I2C_MasterReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 8003392:	b580      	push	{r7, lr}
 8003394:	b084      	sub	sp, #16
 8003396:	af00      	add	r7, sp, #0
 8003398:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 800339a:	687b      	ldr	r3, [r7, #4]
 800339c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800339e:	60fb      	str	r3, [r7, #12]

  if(hi2c->XferCount == 3U)
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80033a4:	b29b      	uxth	r3, r3
 80033a6:	2b03      	cmp	r3, #3
 80033a8:	d123      	bne.n	80033f2 <I2C_MasterReceive_BTF+0x60>
  {
    if((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 80033aa:	68fb      	ldr	r3, [r7, #12]
 80033ac:	2b04      	cmp	r3, #4
 80033ae:	d006      	beq.n	80033be <I2C_MasterReceive_BTF+0x2c>
 80033b0:	68fb      	ldr	r3, [r7, #12]
 80033b2:	2b08      	cmp	r3, #8
 80033b4:	d003      	beq.n	80033be <I2C_MasterReceive_BTF+0x2c>
 80033b6:	68fb      	ldr	r3, [r7, #12]
 80033b8:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80033bc:	d107      	bne.n	80033ce <I2C_MasterReceive_BTF+0x3c>
    {
      /* Disable Acknowledge */
      hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 80033be:	687b      	ldr	r3, [r7, #4]
 80033c0:	681b      	ldr	r3, [r3, #0]
 80033c2:	681a      	ldr	r2, [r3, #0]
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	681b      	ldr	r3, [r3, #0]
 80033c8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80033cc:	601a      	str	r2, [r3, #0]
    }

    /* Read data from DR */
    (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 80033ce:	687b      	ldr	r3, [r7, #4]
 80033d0:	681b      	ldr	r3, [r3, #0]
 80033d2:	6918      	ldr	r0, [r3, #16]
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80033d8:	1c59      	adds	r1, r3, #1
 80033da:	687a      	ldr	r2, [r7, #4]
 80033dc:	6251      	str	r1, [r2, #36]	; 0x24
 80033de:	b2c2      	uxtb	r2, r0
 80033e0:	701a      	strb	r2, [r3, #0]
    hi2c->XferCount--;
 80033e2:	687b      	ldr	r3, [r7, #4]
 80033e4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80033e6:	b29b      	uxth	r3, r3
 80033e8:	3b01      	subs	r3, #1
 80033ea:	b29a      	uxth	r2, r3
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	855a      	strh	r2, [r3, #42]	; 0x2a
 80033f0:	e08b      	b.n	800350a <I2C_MasterReceive_BTF+0x178>
  }
  else if(hi2c->XferCount == 2U)
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80033f6:	b29b      	uxth	r3, r3
 80033f8:	2b02      	cmp	r3, #2
 80033fa:	d175      	bne.n	80034e8 <I2C_MasterReceive_BTF+0x156>
  {
    /* Prepare next transfer or stop current transfer */
    if((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 80033fc:	68fb      	ldr	r3, [r7, #12]
 80033fe:	2b04      	cmp	r3, #4
 8003400:	d023      	beq.n	800344a <I2C_MasterReceive_BTF+0xb8>
 8003402:	68fb      	ldr	r3, [r7, #12]
 8003404:	2b08      	cmp	r3, #8
 8003406:	d020      	beq.n	800344a <I2C_MasterReceive_BTF+0xb8>
 8003408:	68fb      	ldr	r3, [r7, #12]
 800340a:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 800340e:	d01c      	beq.n	800344a <I2C_MasterReceive_BTF+0xb8>
    {
      if(CurrentXferOptions != I2C_NEXT_FRAME)
 8003410:	68fb      	ldr	r3, [r7, #12]
 8003412:	2b02      	cmp	r3, #2
 8003414:	d008      	beq.n	8003428 <I2C_MasterReceive_BTF+0x96>
      {
        /* Disable Acknowledge */
        hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 8003416:	687b      	ldr	r3, [r7, #4]
 8003418:	681b      	ldr	r3, [r3, #0]
 800341a:	681a      	ldr	r2, [r3, #0]
 800341c:	687b      	ldr	r3, [r7, #4]
 800341e:	681b      	ldr	r3, [r3, #0]
 8003420:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003424:	601a      	str	r2, [r3, #0]
 8003426:	e007      	b.n	8003438 <I2C_MasterReceive_BTF+0xa6>
      }
      else
      {
        /* Enable Acknowledge */
        hi2c->Instance->CR1 |= I2C_CR1_ACK;
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	681b      	ldr	r3, [r3, #0]
 800342c:	681a      	ldr	r2, [r3, #0]
 800342e:	687b      	ldr	r3, [r7, #4]
 8003430:	681b      	ldr	r3, [r3, #0]
 8003432:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8003436:	601a      	str	r2, [r3, #0]
      }

      /* Disable EVT and ERR interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	681b      	ldr	r3, [r3, #0]
 800343c:	685a      	ldr	r2, [r3, #4]
 800343e:	687b      	ldr	r3, [r7, #4]
 8003440:	681b      	ldr	r3, [r3, #0]
 8003442:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 8003446:	605a      	str	r2, [r3, #4]
 8003448:	e00f      	b.n	800346a <I2C_MasterReceive_BTF+0xd8>
    }
    else
    {
      /* Disable EVT and ERR interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 800344a:	687b      	ldr	r3, [r7, #4]
 800344c:	681b      	ldr	r3, [r3, #0]
 800344e:	685a      	ldr	r2, [r3, #4]
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	681b      	ldr	r3, [r3, #0]
 8003454:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 8003458:	605a      	str	r2, [r3, #4]
      
      /* Generate Stop */
      hi2c->Instance->CR1 |= I2C_CR1_STOP;
 800345a:	687b      	ldr	r3, [r7, #4]
 800345c:	681b      	ldr	r3, [r3, #0]
 800345e:	681a      	ldr	r2, [r3, #0]
 8003460:	687b      	ldr	r3, [r7, #4]
 8003462:	681b      	ldr	r3, [r3, #0]
 8003464:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003468:	601a      	str	r2, [r3, #0]
    }

    /* Read data from DR */
    (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 800346a:	687b      	ldr	r3, [r7, #4]
 800346c:	681b      	ldr	r3, [r3, #0]
 800346e:	6918      	ldr	r0, [r3, #16]
 8003470:	687b      	ldr	r3, [r7, #4]
 8003472:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003474:	1c59      	adds	r1, r3, #1
 8003476:	687a      	ldr	r2, [r7, #4]
 8003478:	6251      	str	r1, [r2, #36]	; 0x24
 800347a:	b2c2      	uxtb	r2, r0
 800347c:	701a      	strb	r2, [r3, #0]
    hi2c->XferCount--;
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003482:	b29b      	uxth	r3, r3
 8003484:	3b01      	subs	r3, #1
 8003486:	b29a      	uxth	r2, r3
 8003488:	687b      	ldr	r3, [r7, #4]
 800348a:	855a      	strh	r2, [r3, #42]	; 0x2a

    /* Read data from DR */
    (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 800348c:	687b      	ldr	r3, [r7, #4]
 800348e:	681b      	ldr	r3, [r3, #0]
 8003490:	6918      	ldr	r0, [r3, #16]
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003496:	1c59      	adds	r1, r3, #1
 8003498:	687a      	ldr	r2, [r7, #4]
 800349a:	6251      	str	r1, [r2, #36]	; 0x24
 800349c:	b2c2      	uxtb	r2, r0
 800349e:	701a      	strb	r2, [r3, #0]
    hi2c->XferCount--;
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80034a4:	b29b      	uxth	r3, r3
 80034a6:	3b01      	subs	r3, #1
 80034a8:	b29a      	uxth	r2, r3
 80034aa:	687b      	ldr	r3, [r7, #4]
 80034ac:	855a      	strh	r2, [r3, #42]	; 0x2a

    hi2c->State = HAL_I2C_STATE_READY;
 80034ae:	687b      	ldr	r3, [r7, #4]
 80034b0:	2220      	movs	r2, #32
 80034b2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->PreviousState = I2C_STATE_NONE;
 80034b6:	687b      	ldr	r3, [r7, #4]
 80034b8:	2200      	movs	r2, #0
 80034ba:	631a      	str	r2, [r3, #48]	; 0x30

    if(hi2c->Mode == HAL_I2C_MODE_MEM)
 80034bc:	687b      	ldr	r3, [r7, #4]
 80034be:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80034c2:	b2db      	uxtb	r3, r3
 80034c4:	2b40      	cmp	r3, #64	; 0x40
 80034c6:	d107      	bne.n	80034d8 <I2C_MasterReceive_BTF+0x146>
    {
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	2200      	movs	r2, #0
 80034cc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      HAL_I2C_MemRxCpltCallback(hi2c);
 80034d0:	6878      	ldr	r0, [r7, #4]
 80034d2:	f7ff fd38 	bl	8002f46 <HAL_I2C_MemRxCpltCallback>
 80034d6:	e018      	b.n	800350a <I2C_MasterReceive_BTF+0x178>
    }
    else
    {
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	2200      	movs	r2, #0
 80034dc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      HAL_I2C_MasterRxCpltCallback(hi2c);
 80034e0:	6878      	ldr	r0, [r7, #4]
 80034e2:	f7ff fcf6 	bl	8002ed2 <HAL_I2C_MasterRxCpltCallback>
 80034e6:	e010      	b.n	800350a <I2C_MasterReceive_BTF+0x178>
    }
  }
  else
  {
    /* Read data from DR */
    (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 80034e8:	687b      	ldr	r3, [r7, #4]
 80034ea:	681b      	ldr	r3, [r3, #0]
 80034ec:	6918      	ldr	r0, [r3, #16]
 80034ee:	687b      	ldr	r3, [r7, #4]
 80034f0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80034f2:	1c59      	adds	r1, r3, #1
 80034f4:	687a      	ldr	r2, [r7, #4]
 80034f6:	6251      	str	r1, [r2, #36]	; 0x24
 80034f8:	b2c2      	uxtb	r2, r0
 80034fa:	701a      	strb	r2, [r3, #0]
    hi2c->XferCount--;
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003500:	b29b      	uxth	r3, r3
 8003502:	3b01      	subs	r3, #1
 8003504:	b29a      	uxth	r2, r3
 8003506:	687b      	ldr	r3, [r7, #4]
 8003508:	855a      	strh	r2, [r3, #42]	; 0x2a
  }
  return HAL_OK;
 800350a:	2300      	movs	r3, #0
}
 800350c:	4618      	mov	r0, r3
 800350e:	3710      	adds	r7, #16
 8003510:	46bd      	mov	sp, r7
 8003512:	bd80      	pop	{r7, pc}

08003514 <I2C_Master_SB>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Master_SB(I2C_HandleTypeDef *hi2c)
{
 8003514:	b480      	push	{r7}
 8003516:	b083      	sub	sp, #12
 8003518:	af00      	add	r7, sp, #0
 800351a:	6078      	str	r0, [r7, #4]
  if(hi2c->Mode == HAL_I2C_MODE_MEM)
 800351c:	687b      	ldr	r3, [r7, #4]
 800351e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8003522:	b2db      	uxtb	r3, r3
 8003524:	2b40      	cmp	r3, #64	; 0x40
 8003526:	d117      	bne.n	8003558 <I2C_Master_SB+0x44>
  {
    if(hi2c->EventCount == 0U)
 8003528:	687b      	ldr	r3, [r7, #4]
 800352a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800352c:	2b00      	cmp	r3, #0
 800352e:	d109      	bne.n	8003544 <I2C_Master_SB+0x30>
    {
      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 8003530:	687b      	ldr	r3, [r7, #4]
 8003532:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003534:	b2db      	uxtb	r3, r3
 8003536:	461a      	mov	r2, r3
 8003538:	687b      	ldr	r3, [r7, #4]
 800353a:	681b      	ldr	r3, [r3, #0]
 800353c:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8003540:	611a      	str	r2, [r3, #16]
 8003542:	e04d      	b.n	80035e0 <I2C_Master_SB+0xcc>
    }
    else
    {
      hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003548:	b2db      	uxtb	r3, r3
 800354a:	f043 0301 	orr.w	r3, r3, #1
 800354e:	b2da      	uxtb	r2, r3
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	681b      	ldr	r3, [r3, #0]
 8003554:	611a      	str	r2, [r3, #16]
 8003556:	e043      	b.n	80035e0 <I2C_Master_SB+0xcc>
    }
  }
  else
  {
    if(hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8003558:	687b      	ldr	r3, [r7, #4]
 800355a:	691b      	ldr	r3, [r3, #16]
 800355c:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8003560:	d119      	bne.n	8003596 <I2C_Master_SB+0x82>
    {
      /* Send slave 7 Bits address */
      if(hi2c->State == HAL_I2C_STATE_BUSY_TX) 
 8003562:	687b      	ldr	r3, [r7, #4]
 8003564:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003568:	b2db      	uxtb	r3, r3
 800356a:	2b21      	cmp	r3, #33	; 0x21
 800356c:	d109      	bne.n	8003582 <I2C_Master_SB+0x6e>
      {
        hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 800356e:	687b      	ldr	r3, [r7, #4]
 8003570:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003572:	b2db      	uxtb	r3, r3
 8003574:	461a      	mov	r2, r3
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	681b      	ldr	r3, [r3, #0]
 800357a:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 800357e:	611a      	str	r2, [r3, #16]
 8003580:	e02e      	b.n	80035e0 <I2C_Master_SB+0xcc>
      }
      else
      {
        hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 8003582:	687b      	ldr	r3, [r7, #4]
 8003584:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003586:	b2db      	uxtb	r3, r3
 8003588:	f043 0301 	orr.w	r3, r3, #1
 800358c:	b2da      	uxtb	r2, r3
 800358e:	687b      	ldr	r3, [r7, #4]
 8003590:	681b      	ldr	r3, [r3, #0]
 8003592:	611a      	str	r2, [r3, #16]
 8003594:	e024      	b.n	80035e0 <I2C_Master_SB+0xcc>
      }
    }
    else
    {
      if(hi2c->EventCount == 0U)
 8003596:	687b      	ldr	r3, [r7, #4]
 8003598:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800359a:	2b00      	cmp	r3, #0
 800359c:	d10e      	bne.n	80035bc <I2C_Master_SB+0xa8>
      {
        /* Send header of slave address */
        hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(hi2c->Devaddress);
 800359e:	687b      	ldr	r3, [r7, #4]
 80035a0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80035a2:	b29b      	uxth	r3, r3
 80035a4:	11db      	asrs	r3, r3, #7
 80035a6:	b2db      	uxtb	r3, r3
 80035a8:	f003 0306 	and.w	r3, r3, #6
 80035ac:	b2db      	uxtb	r3, r3
 80035ae:	f063 030f 	orn	r3, r3, #15
 80035b2:	b2da      	uxtb	r2, r3
 80035b4:	687b      	ldr	r3, [r7, #4]
 80035b6:	681b      	ldr	r3, [r3, #0]
 80035b8:	611a      	str	r2, [r3, #16]
 80035ba:	e011      	b.n	80035e0 <I2C_Master_SB+0xcc>
      }
      else if(hi2c->EventCount == 1U)
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80035c0:	2b01      	cmp	r3, #1
 80035c2:	d10d      	bne.n	80035e0 <I2C_Master_SB+0xcc>
      {
        /* Send header of slave address */
        hi2c->Instance->DR = I2C_10BIT_HEADER_READ(hi2c->Devaddress);
 80035c4:	687b      	ldr	r3, [r7, #4]
 80035c6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80035c8:	b29b      	uxth	r3, r3
 80035ca:	11db      	asrs	r3, r3, #7
 80035cc:	b2db      	uxtb	r3, r3
 80035ce:	f003 0306 	and.w	r3, r3, #6
 80035d2:	b2db      	uxtb	r3, r3
 80035d4:	f063 030e 	orn	r3, r3, #14
 80035d8:	b2da      	uxtb	r2, r3
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	681b      	ldr	r3, [r3, #0]
 80035de:	611a      	str	r2, [r3, #16]
      }
    }
  }

  return HAL_OK;
 80035e0:	2300      	movs	r3, #0
}
 80035e2:	4618      	mov	r0, r3
 80035e4:	370c      	adds	r7, #12
 80035e6:	46bd      	mov	sp, r7
 80035e8:	bc80      	pop	{r7}
 80035ea:	4770      	bx	lr

080035ec <I2C_Master_ADD10>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Master_ADD10(I2C_HandleTypeDef *hi2c)
{
 80035ec:	b480      	push	{r7}
 80035ee:	b083      	sub	sp, #12
 80035f0:	af00      	add	r7, sp, #0
 80035f2:	6078      	str	r0, [r7, #4]
  /* Send slave address */
  hi2c->Instance->DR = I2C_10BIT_ADDRESS(hi2c->Devaddress);
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80035f8:	b2da      	uxtb	r2, r3
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	681b      	ldr	r3, [r3, #0]
 80035fe:	611a      	str	r2, [r3, #16]

  return HAL_OK;
 8003600:	2300      	movs	r3, #0
}
 8003602:	4618      	mov	r0, r3
 8003604:	370c      	adds	r7, #12
 8003606:	46bd      	mov	sp, r7
 8003608:	bc80      	pop	{r7}
 800360a:	4770      	bx	lr

0800360c <I2C_Master_ADDR>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Master_ADDR(I2C_HandleTypeDef *hi2c)
{
 800360c:	b480      	push	{r7}
 800360e:	b091      	sub	sp, #68	; 0x44
 8003610:	af00      	add	r7, sp, #0
 8003612:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentMode        = hi2c->Mode;
 8003614:	687b      	ldr	r3, [r7, #4]
 8003616:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800361a:	b2db      	uxtb	r3, r3
 800361c:	63fb      	str	r3, [r7, #60]	; 0x3c
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 800361e:	687b      	ldr	r3, [r7, #4]
 8003620:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003622:	63bb      	str	r3, [r7, #56]	; 0x38
  uint32_t Prev_State         = hi2c->PreviousState;
 8003624:	687b      	ldr	r3, [r7, #4]
 8003626:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003628:	637b      	str	r3, [r7, #52]	; 0x34

  if(hi2c->State == HAL_I2C_STATE_BUSY_RX)
 800362a:	687b      	ldr	r3, [r7, #4]
 800362c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003630:	b2db      	uxtb	r3, r3
 8003632:	2b22      	cmp	r3, #34	; 0x22
 8003634:	f040 8146 	bne.w	80038c4 <I2C_Master_ADDR+0x2b8>
  {
    if((hi2c->EventCount == 0U) && (CurrentMode == HAL_I2C_MODE_MEM))
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800363c:	2b00      	cmp	r3, #0
 800363e:	d10e      	bne.n	800365e <I2C_Master_ADDR+0x52>
 8003640:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003642:	2b40      	cmp	r3, #64	; 0x40
 8003644:	d10b      	bne.n	800365e <I2C_Master_ADDR+0x52>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003646:	2300      	movs	r3, #0
 8003648:	633b      	str	r3, [r7, #48]	; 0x30
 800364a:	687b      	ldr	r3, [r7, #4]
 800364c:	681b      	ldr	r3, [r3, #0]
 800364e:	695b      	ldr	r3, [r3, #20]
 8003650:	633b      	str	r3, [r7, #48]	; 0x30
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	681b      	ldr	r3, [r3, #0]
 8003656:	699b      	ldr	r3, [r3, #24]
 8003658:	633b      	str	r3, [r7, #48]	; 0x30
 800365a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800365c:	e13d      	b.n	80038da <I2C_Master_ADDR+0x2ce>
    }
    else if((hi2c->EventCount == 0U) && (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT))
 800365e:	687b      	ldr	r3, [r7, #4]
 8003660:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003662:	2b00      	cmp	r3, #0
 8003664:	d11d      	bne.n	80036a2 <I2C_Master_ADDR+0x96>
 8003666:	687b      	ldr	r3, [r7, #4]
 8003668:	691b      	ldr	r3, [r3, #16]
 800366a:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 800366e:	d118      	bne.n	80036a2 <I2C_Master_ADDR+0x96>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003670:	2300      	movs	r3, #0
 8003672:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	681b      	ldr	r3, [r3, #0]
 8003678:	695b      	ldr	r3, [r3, #20]
 800367a:	62fb      	str	r3, [r7, #44]	; 0x2c
 800367c:	687b      	ldr	r3, [r7, #4]
 800367e:	681b      	ldr	r3, [r3, #0]
 8003680:	699b      	ldr	r3, [r3, #24]
 8003682:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003684:	6afb      	ldr	r3, [r7, #44]	; 0x2c
      
      /* Generate Restart */
      hi2c->Instance->CR1 |= I2C_CR1_START;
 8003686:	687b      	ldr	r3, [r7, #4]
 8003688:	681b      	ldr	r3, [r3, #0]
 800368a:	681a      	ldr	r2, [r3, #0]
 800368c:	687b      	ldr	r3, [r7, #4]
 800368e:	681b      	ldr	r3, [r3, #0]
 8003690:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003694:	601a      	str	r2, [r3, #0]
      
      hi2c->EventCount++;
 8003696:	687b      	ldr	r3, [r7, #4]
 8003698:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800369a:	1c5a      	adds	r2, r3, #1
 800369c:	687b      	ldr	r3, [r7, #4]
 800369e:	651a      	str	r2, [r3, #80]	; 0x50
 80036a0:	e11b      	b.n	80038da <I2C_Master_ADDR+0x2ce>
    }
    else
    {
      if(hi2c->XferCount == 0U)
 80036a2:	687b      	ldr	r3, [r7, #4]
 80036a4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80036a6:	b29b      	uxth	r3, r3
 80036a8:	2b00      	cmp	r3, #0
 80036aa:	d113      	bne.n	80036d4 <I2C_Master_ADDR+0xc8>
      {
        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80036ac:	2300      	movs	r3, #0
 80036ae:	62bb      	str	r3, [r7, #40]	; 0x28
 80036b0:	687b      	ldr	r3, [r7, #4]
 80036b2:	681b      	ldr	r3, [r3, #0]
 80036b4:	695b      	ldr	r3, [r3, #20]
 80036b6:	62bb      	str	r3, [r7, #40]	; 0x28
 80036b8:	687b      	ldr	r3, [r7, #4]
 80036ba:	681b      	ldr	r3, [r3, #0]
 80036bc:	699b      	ldr	r3, [r3, #24]
 80036be:	62bb      	str	r3, [r7, #40]	; 0x28
 80036c0:	6abb      	ldr	r3, [r7, #40]	; 0x28
        
        /* Generate Stop */
        hi2c->Instance->CR1 |= I2C_CR1_STOP;
 80036c2:	687b      	ldr	r3, [r7, #4]
 80036c4:	681b      	ldr	r3, [r3, #0]
 80036c6:	681a      	ldr	r2, [r3, #0]
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	681b      	ldr	r3, [r3, #0]
 80036cc:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80036d0:	601a      	str	r2, [r3, #0]
 80036d2:	e0f3      	b.n	80038bc <I2C_Master_ADDR+0x2b0>
      }
      else if(hi2c->XferCount == 1U)   
 80036d4:	687b      	ldr	r3, [r7, #4]
 80036d6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80036d8:	b29b      	uxth	r3, r3
 80036da:	2b01      	cmp	r3, #1
 80036dc:	f040 8082 	bne.w	80037e4 <I2C_Master_ADDR+0x1d8>
      {
        if(CurrentXferOptions == I2C_NO_OPTION_FRAME)
 80036e0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80036e2:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80036e6:	d137      	bne.n	8003758 <I2C_Master_ADDR+0x14c>
        {
          /* Disable Acknowledge */
            hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 80036e8:	687b      	ldr	r3, [r7, #4]
 80036ea:	681b      	ldr	r3, [r3, #0]
 80036ec:	681a      	ldr	r2, [r3, #0]
 80036ee:	687b      	ldr	r3, [r7, #4]
 80036f0:	681b      	ldr	r3, [r3, #0]
 80036f2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80036f6:	601a      	str	r2, [r3, #0]

          if((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	681b      	ldr	r3, [r3, #0]
 80036fc:	685b      	ldr	r3, [r3, #4]
 80036fe:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003702:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003706:	d113      	bne.n	8003730 <I2C_Master_ADDR+0x124>
          {
            /* Disable Acknowledge */
            hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	681b      	ldr	r3, [r3, #0]
 800370c:	681a      	ldr	r2, [r3, #0]
 800370e:	687b      	ldr	r3, [r7, #4]
 8003710:	681b      	ldr	r3, [r3, #0]
 8003712:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003716:	601a      	str	r2, [r3, #0]

            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003718:	2300      	movs	r3, #0
 800371a:	627b      	str	r3, [r7, #36]	; 0x24
 800371c:	687b      	ldr	r3, [r7, #4]
 800371e:	681b      	ldr	r3, [r3, #0]
 8003720:	695b      	ldr	r3, [r3, #20]
 8003722:	627b      	str	r3, [r7, #36]	; 0x24
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	681b      	ldr	r3, [r3, #0]
 8003728:	699b      	ldr	r3, [r3, #24]
 800372a:	627b      	str	r3, [r7, #36]	; 0x24
 800372c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800372e:	e0c5      	b.n	80038bc <I2C_Master_ADDR+0x2b0>
          }
          else
          {
            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003730:	2300      	movs	r3, #0
 8003732:	623b      	str	r3, [r7, #32]
 8003734:	687b      	ldr	r3, [r7, #4]
 8003736:	681b      	ldr	r3, [r3, #0]
 8003738:	695b      	ldr	r3, [r3, #20]
 800373a:	623b      	str	r3, [r7, #32]
 800373c:	687b      	ldr	r3, [r7, #4]
 800373e:	681b      	ldr	r3, [r3, #0]
 8003740:	699b      	ldr	r3, [r3, #24]
 8003742:	623b      	str	r3, [r7, #32]
 8003744:	6a3b      	ldr	r3, [r7, #32]

            /* Generate Stop */
            hi2c->Instance->CR1 |= I2C_CR1_STOP;
 8003746:	687b      	ldr	r3, [r7, #4]
 8003748:	681b      	ldr	r3, [r3, #0]
 800374a:	681a      	ldr	r2, [r3, #0]
 800374c:	687b      	ldr	r3, [r7, #4]
 800374e:	681b      	ldr	r3, [r3, #0]
 8003750:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003754:	601a      	str	r2, [r3, #0]
 8003756:	e0b1      	b.n	80038bc <I2C_Master_ADDR+0x2b0>
          }
        }
        /* Prepare next transfer or stop current transfer */
        else if((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) \
 8003758:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800375a:	2b04      	cmp	r3, #4
 800375c:	d026      	beq.n	80037ac <I2C_Master_ADDR+0x1a0>
 800375e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003760:	2b08      	cmp	r3, #8
 8003762:	d023      	beq.n	80037ac <I2C_Master_ADDR+0x1a0>
          && (Prev_State != I2C_STATE_MASTER_BUSY_RX))
 8003764:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003766:	2b12      	cmp	r3, #18
 8003768:	d020      	beq.n	80037ac <I2C_Master_ADDR+0x1a0>
        {
          if(hi2c->XferOptions != I2C_NEXT_FRAME)
 800376a:	687b      	ldr	r3, [r7, #4]
 800376c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800376e:	2b02      	cmp	r3, #2
 8003770:	d008      	beq.n	8003784 <I2C_Master_ADDR+0x178>
          {
            /* Disable Acknowledge */
            hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	681b      	ldr	r3, [r3, #0]
 8003776:	681a      	ldr	r2, [r3, #0]
 8003778:	687b      	ldr	r3, [r7, #4]
 800377a:	681b      	ldr	r3, [r3, #0]
 800377c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003780:	601a      	str	r2, [r3, #0]
 8003782:	e007      	b.n	8003794 <I2C_Master_ADDR+0x188>
          }
          else
          {
            /* Enable Acknowledge */
            hi2c->Instance->CR1 |= I2C_CR1_ACK;
 8003784:	687b      	ldr	r3, [r7, #4]
 8003786:	681b      	ldr	r3, [r3, #0]
 8003788:	681a      	ldr	r2, [r3, #0]
 800378a:	687b      	ldr	r3, [r7, #4]
 800378c:	681b      	ldr	r3, [r3, #0]
 800378e:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8003792:	601a      	str	r2, [r3, #0]
          }
          
          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003794:	2300      	movs	r3, #0
 8003796:	61fb      	str	r3, [r7, #28]
 8003798:	687b      	ldr	r3, [r7, #4]
 800379a:	681b      	ldr	r3, [r3, #0]
 800379c:	695b      	ldr	r3, [r3, #20]
 800379e:	61fb      	str	r3, [r7, #28]
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	681b      	ldr	r3, [r3, #0]
 80037a4:	699b      	ldr	r3, [r3, #24]
 80037a6:	61fb      	str	r3, [r7, #28]
 80037a8:	69fb      	ldr	r3, [r7, #28]
 80037aa:	e087      	b.n	80038bc <I2C_Master_ADDR+0x2b0>
        }
        else
        {
          /* Disable Acknowledge */
          hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	681b      	ldr	r3, [r3, #0]
 80037b0:	681a      	ldr	r2, [r3, #0]
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	681b      	ldr	r3, [r3, #0]
 80037b6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80037ba:	601a      	str	r2, [r3, #0]
          
          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80037bc:	2300      	movs	r3, #0
 80037be:	61bb      	str	r3, [r7, #24]
 80037c0:	687b      	ldr	r3, [r7, #4]
 80037c2:	681b      	ldr	r3, [r3, #0]
 80037c4:	695b      	ldr	r3, [r3, #20]
 80037c6:	61bb      	str	r3, [r7, #24]
 80037c8:	687b      	ldr	r3, [r7, #4]
 80037ca:	681b      	ldr	r3, [r3, #0]
 80037cc:	699b      	ldr	r3, [r3, #24]
 80037ce:	61bb      	str	r3, [r7, #24]
 80037d0:	69bb      	ldr	r3, [r7, #24]
          
          /* Generate Stop */
          hi2c->Instance->CR1 |= I2C_CR1_STOP;
 80037d2:	687b      	ldr	r3, [r7, #4]
 80037d4:	681b      	ldr	r3, [r3, #0]
 80037d6:	681a      	ldr	r2, [r3, #0]
 80037d8:	687b      	ldr	r3, [r7, #4]
 80037da:	681b      	ldr	r3, [r3, #0]
 80037dc:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80037e0:	601a      	str	r2, [r3, #0]
 80037e2:	e06b      	b.n	80038bc <I2C_Master_ADDR+0x2b0>
        }
      }
      else if(hi2c->XferCount == 2U)
 80037e4:	687b      	ldr	r3, [r7, #4]
 80037e6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80037e8:	b29b      	uxth	r3, r3
 80037ea:	2b02      	cmp	r3, #2
 80037ec:	d143      	bne.n	8003876 <I2C_Master_ADDR+0x26a>
      {
        if(hi2c->XferOptions != I2C_NEXT_FRAME)
 80037ee:	687b      	ldr	r3, [r7, #4]
 80037f0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80037f2:	2b02      	cmp	r3, #2
 80037f4:	d01b      	beq.n	800382e <I2C_Master_ADDR+0x222>
        {
          /* Enable Pos */
          hi2c->Instance->CR1 |= I2C_CR1_POS;
 80037f6:	687b      	ldr	r3, [r7, #4]
 80037f8:	681b      	ldr	r3, [r3, #0]
 80037fa:	681a      	ldr	r2, [r3, #0]
 80037fc:	687b      	ldr	r3, [r7, #4]
 80037fe:	681b      	ldr	r3, [r3, #0]
 8003800:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003804:	601a      	str	r2, [r3, #0]
          
          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003806:	2300      	movs	r3, #0
 8003808:	617b      	str	r3, [r7, #20]
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	681b      	ldr	r3, [r3, #0]
 800380e:	695b      	ldr	r3, [r3, #20]
 8003810:	617b      	str	r3, [r7, #20]
 8003812:	687b      	ldr	r3, [r7, #4]
 8003814:	681b      	ldr	r3, [r3, #0]
 8003816:	699b      	ldr	r3, [r3, #24]
 8003818:	617b      	str	r3, [r7, #20]
 800381a:	697b      	ldr	r3, [r7, #20]
          
          /* Disable Acknowledge */
          hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 800381c:	687b      	ldr	r3, [r7, #4]
 800381e:	681b      	ldr	r3, [r3, #0]
 8003820:	681a      	ldr	r2, [r3, #0]
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	681b      	ldr	r3, [r3, #0]
 8003826:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800382a:	601a      	str	r2, [r3, #0]
 800382c:	e012      	b.n	8003854 <I2C_Master_ADDR+0x248>
        }
        else
        {
          /* Enable Acknowledge */
          hi2c->Instance->CR1 |= I2C_CR1_ACK;
 800382e:	687b      	ldr	r3, [r7, #4]
 8003830:	681b      	ldr	r3, [r3, #0]
 8003832:	681a      	ldr	r2, [r3, #0]
 8003834:	687b      	ldr	r3, [r7, #4]
 8003836:	681b      	ldr	r3, [r3, #0]
 8003838:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800383c:	601a      	str	r2, [r3, #0]
          
          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800383e:	2300      	movs	r3, #0
 8003840:	613b      	str	r3, [r7, #16]
 8003842:	687b      	ldr	r3, [r7, #4]
 8003844:	681b      	ldr	r3, [r3, #0]
 8003846:	695b      	ldr	r3, [r3, #20]
 8003848:	613b      	str	r3, [r7, #16]
 800384a:	687b      	ldr	r3, [r7, #4]
 800384c:	681b      	ldr	r3, [r3, #0]
 800384e:	699b      	ldr	r3, [r3, #24]
 8003850:	613b      	str	r3, [r7, #16]
 8003852:	693b      	ldr	r3, [r7, #16]
        }

        if((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8003854:	687b      	ldr	r3, [r7, #4]
 8003856:	681b      	ldr	r3, [r3, #0]
 8003858:	685b      	ldr	r3, [r3, #4]
 800385a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800385e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003862:	d12b      	bne.n	80038bc <I2C_Master_ADDR+0x2b0>
        {
          /* Enable Last DMA bit */
          hi2c->Instance->CR2 |= I2C_CR2_LAST;
 8003864:	687b      	ldr	r3, [r7, #4]
 8003866:	681b      	ldr	r3, [r3, #0]
 8003868:	685a      	ldr	r2, [r3, #4]
 800386a:	687b      	ldr	r3, [r7, #4]
 800386c:	681b      	ldr	r3, [r3, #0]
 800386e:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8003872:	605a      	str	r2, [r3, #4]
 8003874:	e022      	b.n	80038bc <I2C_Master_ADDR+0x2b0>
        }
      }
      else
      {
        /* Enable Acknowledge */
        hi2c->Instance->CR1 |= I2C_CR1_ACK;
 8003876:	687b      	ldr	r3, [r7, #4]
 8003878:	681b      	ldr	r3, [r3, #0]
 800387a:	681a      	ldr	r2, [r3, #0]
 800387c:	687b      	ldr	r3, [r7, #4]
 800387e:	681b      	ldr	r3, [r3, #0]
 8003880:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8003884:	601a      	str	r2, [r3, #0]

        if((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8003886:	687b      	ldr	r3, [r7, #4]
 8003888:	681b      	ldr	r3, [r3, #0]
 800388a:	685b      	ldr	r3, [r3, #4]
 800388c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003890:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003894:	d107      	bne.n	80038a6 <I2C_Master_ADDR+0x29a>
        {
          /* Enable Last DMA bit */
          hi2c->Instance->CR2 |= I2C_CR2_LAST;
 8003896:	687b      	ldr	r3, [r7, #4]
 8003898:	681b      	ldr	r3, [r3, #0]
 800389a:	685a      	ldr	r2, [r3, #4]
 800389c:	687b      	ldr	r3, [r7, #4]
 800389e:	681b      	ldr	r3, [r3, #0]
 80038a0:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 80038a4:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80038a6:	2300      	movs	r3, #0
 80038a8:	60fb      	str	r3, [r7, #12]
 80038aa:	687b      	ldr	r3, [r7, #4]
 80038ac:	681b      	ldr	r3, [r3, #0]
 80038ae:	695b      	ldr	r3, [r3, #20]
 80038b0:	60fb      	str	r3, [r7, #12]
 80038b2:	687b      	ldr	r3, [r7, #4]
 80038b4:	681b      	ldr	r3, [r3, #0]
 80038b6:	699b      	ldr	r3, [r3, #24]
 80038b8:	60fb      	str	r3, [r7, #12]
 80038ba:	68fb      	ldr	r3, [r7, #12]
      }
      
      /* Reset Event counter  */
      hi2c->EventCount = 0U;
 80038bc:	687b      	ldr	r3, [r7, #4]
 80038be:	2200      	movs	r2, #0
 80038c0:	651a      	str	r2, [r3, #80]	; 0x50
 80038c2:	e00a      	b.n	80038da <I2C_Master_ADDR+0x2ce>
    }
  }
  else
  {
    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80038c4:	2300      	movs	r3, #0
 80038c6:	60bb      	str	r3, [r7, #8]
 80038c8:	687b      	ldr	r3, [r7, #4]
 80038ca:	681b      	ldr	r3, [r3, #0]
 80038cc:	695b      	ldr	r3, [r3, #20]
 80038ce:	60bb      	str	r3, [r7, #8]
 80038d0:	687b      	ldr	r3, [r7, #4]
 80038d2:	681b      	ldr	r3, [r3, #0]
 80038d4:	699b      	ldr	r3, [r3, #24]
 80038d6:	60bb      	str	r3, [r7, #8]
 80038d8:	68bb      	ldr	r3, [r7, #8]
  }

  return HAL_OK;
 80038da:	2300      	movs	r3, #0
}
 80038dc:	4618      	mov	r0, r3
 80038de:	3744      	adds	r7, #68	; 0x44
 80038e0:	46bd      	mov	sp, r7
 80038e2:	bc80      	pop	{r7}
 80038e4:	4770      	bx	lr

080038e6 <I2C_SlaveTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_SlaveTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 80038e6:	b580      	push	{r7, lr}
 80038e8:	b084      	sub	sp, #16
 80038ea:	af00      	add	r7, sp, #0
 80038ec:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentState = hi2c->State;
 80038ee:	687b      	ldr	r3, [r7, #4]
 80038f0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80038f4:	b2db      	uxtb	r3, r3
 80038f6:	60fb      	str	r3, [r7, #12]

  if(hi2c->XferCount != 0U)
 80038f8:	687b      	ldr	r3, [r7, #4]
 80038fa:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80038fc:	b29b      	uxth	r3, r3
 80038fe:	2b00      	cmp	r3, #0
 8003900:	d029      	beq.n	8003956 <I2C_SlaveTransmit_TXE+0x70>
  {
    /* Write data to DR */
    hi2c->Instance->DR = (*hi2c->pBuffPtr++);
 8003902:	687b      	ldr	r3, [r7, #4]
 8003904:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003906:	1c59      	adds	r1, r3, #1
 8003908:	687a      	ldr	r2, [r7, #4]
 800390a:	6251      	str	r1, [r2, #36]	; 0x24
 800390c:	781a      	ldrb	r2, [r3, #0]
 800390e:	687b      	ldr	r3, [r7, #4]
 8003910:	681b      	ldr	r3, [r3, #0]
 8003912:	611a      	str	r2, [r3, #16]
    hi2c->XferCount--;
 8003914:	687b      	ldr	r3, [r7, #4]
 8003916:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003918:	b29b      	uxth	r3, r3
 800391a:	3b01      	subs	r3, #1
 800391c:	b29a      	uxth	r2, r3
 800391e:	687b      	ldr	r3, [r7, #4]
 8003920:	855a      	strh	r2, [r3, #42]	; 0x2a

    if((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8003922:	687b      	ldr	r3, [r7, #4]
 8003924:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003926:	b29b      	uxth	r3, r3
 8003928:	2b00      	cmp	r3, #0
 800392a:	d114      	bne.n	8003956 <I2C_SlaveTransmit_TXE+0x70>
 800392c:	68fb      	ldr	r3, [r7, #12]
 800392e:	2b29      	cmp	r3, #41	; 0x29
 8003930:	d111      	bne.n	8003956 <I2C_SlaveTransmit_TXE+0x70>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8003932:	687b      	ldr	r3, [r7, #4]
 8003934:	681b      	ldr	r3, [r3, #0]
 8003936:	685a      	ldr	r2, [r3, #4]
 8003938:	687b      	ldr	r3, [r7, #4]
 800393a:	681b      	ldr	r3, [r3, #0]
 800393c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003940:	605a      	str	r2, [r3, #4]
      
      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8003942:	687b      	ldr	r3, [r7, #4]
 8003944:	2221      	movs	r2, #33	; 0x21
 8003946:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8003948:	687b      	ldr	r3, [r7, #4]
 800394a:	2228      	movs	r2, #40	; 0x28
 800394c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      
      /* Call the Tx complete callback to inform upper layer of the end of receive process */
      HAL_I2C_SlaveTxCpltCallback(hi2c);
 8003950:	6878      	ldr	r0, [r7, #4]
 8003952:	f7ff fac7 	bl	8002ee4 <HAL_I2C_SlaveTxCpltCallback>
    }
  }
  return HAL_OK;
 8003956:	2300      	movs	r3, #0
}
 8003958:	4618      	mov	r0, r3
 800395a:	3710      	adds	r7, #16
 800395c:	46bd      	mov	sp, r7
 800395e:	bd80      	pop	{r7, pc}

08003960 <I2C_SlaveTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_SlaveTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 8003960:	b480      	push	{r7}
 8003962:	b083      	sub	sp, #12
 8003964:	af00      	add	r7, sp, #0
 8003966:	6078      	str	r0, [r7, #4]
  if(hi2c->XferCount != 0U)
 8003968:	687b      	ldr	r3, [r7, #4]
 800396a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800396c:	b29b      	uxth	r3, r3
 800396e:	2b00      	cmp	r3, #0
 8003970:	d00f      	beq.n	8003992 <I2C_SlaveTransmit_BTF+0x32>
  {
    /* Write data to DR */
    hi2c->Instance->DR = (*hi2c->pBuffPtr++);
 8003972:	687b      	ldr	r3, [r7, #4]
 8003974:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003976:	1c59      	adds	r1, r3, #1
 8003978:	687a      	ldr	r2, [r7, #4]
 800397a:	6251      	str	r1, [r2, #36]	; 0x24
 800397c:	781a      	ldrb	r2, [r3, #0]
 800397e:	687b      	ldr	r3, [r7, #4]
 8003980:	681b      	ldr	r3, [r3, #0]
 8003982:	611a      	str	r2, [r3, #16]
    hi2c->XferCount--;
 8003984:	687b      	ldr	r3, [r7, #4]
 8003986:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003988:	b29b      	uxth	r3, r3
 800398a:	3b01      	subs	r3, #1
 800398c:	b29a      	uxth	r2, r3
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	855a      	strh	r2, [r3, #42]	; 0x2a
  }
  return HAL_OK;
 8003992:	2300      	movs	r3, #0
}
 8003994:	4618      	mov	r0, r3
 8003996:	370c      	adds	r7, #12
 8003998:	46bd      	mov	sp, r7
 800399a:	bc80      	pop	{r7}
 800399c:	4770      	bx	lr

0800399e <I2C_SlaveReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_SlaveReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 800399e:	b580      	push	{r7, lr}
 80039a0:	b084      	sub	sp, #16
 80039a2:	af00      	add	r7, sp, #0
 80039a4:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentState = hi2c->State;
 80039a6:	687b      	ldr	r3, [r7, #4]
 80039a8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80039ac:	b2db      	uxtb	r3, r3
 80039ae:	60fb      	str	r3, [r7, #12]

  if(hi2c->XferCount != 0U)
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80039b4:	b29b      	uxth	r3, r3
 80039b6:	2b00      	cmp	r3, #0
 80039b8:	d02a      	beq.n	8003a10 <I2C_SlaveReceive_RXNE+0x72>
  {
    /* Read data from DR */
    (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 80039ba:	687b      	ldr	r3, [r7, #4]
 80039bc:	681b      	ldr	r3, [r3, #0]
 80039be:	6918      	ldr	r0, [r3, #16]
 80039c0:	687b      	ldr	r3, [r7, #4]
 80039c2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80039c4:	1c59      	adds	r1, r3, #1
 80039c6:	687a      	ldr	r2, [r7, #4]
 80039c8:	6251      	str	r1, [r2, #36]	; 0x24
 80039ca:	b2c2      	uxtb	r2, r0
 80039cc:	701a      	strb	r2, [r3, #0]
    hi2c->XferCount--;
 80039ce:	687b      	ldr	r3, [r7, #4]
 80039d0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80039d2:	b29b      	uxth	r3, r3
 80039d4:	3b01      	subs	r3, #1
 80039d6:	b29a      	uxth	r2, r3
 80039d8:	687b      	ldr	r3, [r7, #4]
 80039da:	855a      	strh	r2, [r3, #42]	; 0x2a

    if((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 80039dc:	687b      	ldr	r3, [r7, #4]
 80039de:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80039e0:	b29b      	uxth	r3, r3
 80039e2:	2b00      	cmp	r3, #0
 80039e4:	d114      	bne.n	8003a10 <I2C_SlaveReceive_RXNE+0x72>
 80039e6:	68fb      	ldr	r3, [r7, #12]
 80039e8:	2b2a      	cmp	r3, #42	; 0x2a
 80039ea:	d111      	bne.n	8003a10 <I2C_SlaveReceive_RXNE+0x72>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 80039ec:	687b      	ldr	r3, [r7, #4]
 80039ee:	681b      	ldr	r3, [r3, #0]
 80039f0:	685a      	ldr	r2, [r3, #4]
 80039f2:	687b      	ldr	r3, [r7, #4]
 80039f4:	681b      	ldr	r3, [r3, #0]
 80039f6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80039fa:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 80039fc:	687b      	ldr	r3, [r7, #4]
 80039fe:	2222      	movs	r2, #34	; 0x22
 8003a00:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8003a02:	687b      	ldr	r3, [r7, #4]
 8003a04:	2228      	movs	r2, #40	; 0x28
 8003a06:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Call the Rx complete callback to inform upper layer of the end of receive process */
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 8003a0a:	6878      	ldr	r0, [r7, #4]
 8003a0c:	f7ff fa73 	bl	8002ef6 <HAL_I2C_SlaveRxCpltCallback>
    }
  }
  return HAL_OK;
 8003a10:	2300      	movs	r3, #0
}
 8003a12:	4618      	mov	r0, r3
 8003a14:	3710      	adds	r7, #16
 8003a16:	46bd      	mov	sp, r7
 8003a18:	bd80      	pop	{r7, pc}

08003a1a <I2C_SlaveReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_SlaveReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 8003a1a:	b480      	push	{r7}
 8003a1c:	b083      	sub	sp, #12
 8003a1e:	af00      	add	r7, sp, #0
 8003a20:	6078      	str	r0, [r7, #4]
  if(hi2c->XferCount != 0U)
 8003a22:	687b      	ldr	r3, [r7, #4]
 8003a24:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003a26:	b29b      	uxth	r3, r3
 8003a28:	2b00      	cmp	r3, #0
 8003a2a:	d010      	beq.n	8003a4e <I2C_SlaveReceive_BTF+0x34>
  {
    /* Read data from DR */
    (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	681b      	ldr	r3, [r3, #0]
 8003a30:	6918      	ldr	r0, [r3, #16]
 8003a32:	687b      	ldr	r3, [r7, #4]
 8003a34:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a36:	1c59      	adds	r1, r3, #1
 8003a38:	687a      	ldr	r2, [r7, #4]
 8003a3a:	6251      	str	r1, [r2, #36]	; 0x24
 8003a3c:	b2c2      	uxtb	r2, r0
 8003a3e:	701a      	strb	r2, [r3, #0]
    hi2c->XferCount--;
 8003a40:	687b      	ldr	r3, [r7, #4]
 8003a42:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003a44:	b29b      	uxth	r3, r3
 8003a46:	3b01      	subs	r3, #1
 8003a48:	b29a      	uxth	r2, r3
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	855a      	strh	r2, [r3, #42]	; 0x2a
  }
  return HAL_OK;
 8003a4e:	2300      	movs	r3, #0
}
 8003a50:	4618      	mov	r0, r3
 8003a52:	370c      	adds	r7, #12
 8003a54:	46bd      	mov	sp, r7
 8003a56:	bc80      	pop	{r7}
 8003a58:	4770      	bx	lr

08003a5a <I2C_Slave_ADDR>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Slave_ADDR(I2C_HandleTypeDef *hi2c)
{
 8003a5a:	b580      	push	{r7, lr}
 8003a5c:	b084      	sub	sp, #16
 8003a5e:	af00      	add	r7, sp, #0
 8003a60:	6078      	str	r0, [r7, #4]
  uint8_t TransferDirection = I2C_DIRECTION_RECEIVE;
 8003a62:	2300      	movs	r3, #0
 8003a64:	73fb      	strb	r3, [r7, #15]
  uint16_t SlaveAddrCode = 0U;
 8003a66:	2300      	movs	r3, #0
 8003a68:	81bb      	strh	r3, [r7, #12]

  /* Transfer Direction requested by Master */
  if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TRA) == RESET)
 8003a6a:	687b      	ldr	r3, [r7, #4]
 8003a6c:	681b      	ldr	r3, [r3, #0]
 8003a6e:	699b      	ldr	r3, [r3, #24]
 8003a70:	f003 0304 	and.w	r3, r3, #4
 8003a74:	2b04      	cmp	r3, #4
 8003a76:	d001      	beq.n	8003a7c <I2C_Slave_ADDR+0x22>
  {
    TransferDirection = I2C_DIRECTION_TRANSMIT;
 8003a78:	2301      	movs	r3, #1
 8003a7a:	73fb      	strb	r3, [r7, #15]
  }
  
  if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_DUALF) == RESET)
 8003a7c:	687b      	ldr	r3, [r7, #4]
 8003a7e:	681b      	ldr	r3, [r3, #0]
 8003a80:	699b      	ldr	r3, [r3, #24]
 8003a82:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003a86:	2b80      	cmp	r3, #128	; 0x80
 8003a88:	d003      	beq.n	8003a92 <I2C_Slave_ADDR+0x38>
  {
    SlaveAddrCode = hi2c->Init.OwnAddress1;
 8003a8a:	687b      	ldr	r3, [r7, #4]
 8003a8c:	68db      	ldr	r3, [r3, #12]
 8003a8e:	81bb      	strh	r3, [r7, #12]
 8003a90:	e002      	b.n	8003a98 <I2C_Slave_ADDR+0x3e>
  }
  else
  {
    SlaveAddrCode = hi2c->Init.OwnAddress2;
 8003a92:	687b      	ldr	r3, [r7, #4]
 8003a94:	699b      	ldr	r3, [r3, #24]
 8003a96:	81bb      	strh	r3, [r7, #12]
  }

  /* Call Slave Addr callback */
  HAL_I2C_AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
 8003a98:	89ba      	ldrh	r2, [r7, #12]
 8003a9a:	7bfb      	ldrb	r3, [r7, #15]
 8003a9c:	4619      	mov	r1, r3
 8003a9e:	6878      	ldr	r0, [r7, #4]
 8003aa0:	f7ff fa32 	bl	8002f08 <HAL_I2C_AddrCallback>

  return HAL_OK;
 8003aa4:	2300      	movs	r3, #0
}
 8003aa6:	4618      	mov	r0, r3
 8003aa8:	3710      	adds	r7, #16
 8003aaa:	46bd      	mov	sp, r7
 8003aac:	bd80      	pop	{r7, pc}
	...

08003ab0 <I2C_Slave_STOPF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Slave_STOPF(I2C_HandleTypeDef *hi2c)
{
 8003ab0:	b580      	push	{r7, lr}
 8003ab2:	b084      	sub	sp, #16
 8003ab4:	af00      	add	r7, sp, #0
 8003ab6:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentState = hi2c->State;
 8003ab8:	687b      	ldr	r3, [r7, #4]
 8003aba:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003abe:	b2db      	uxtb	r3, r3
 8003ac0:	60fb      	str	r3, [r7, #12]
  
  /* Disable EVT, BUF and ERR interrupt */
  __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8003ac2:	687b      	ldr	r3, [r7, #4]
 8003ac4:	681b      	ldr	r3, [r3, #0]
 8003ac6:	685a      	ldr	r2, [r3, #4]
 8003ac8:	687b      	ldr	r3, [r7, #4]
 8003aca:	681b      	ldr	r3, [r3, #0]
 8003acc:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8003ad0:	605a      	str	r2, [r3, #4]

  /* Clear STOPF flag */
  __HAL_I2C_CLEAR_STOPFLAG(hi2c);
 8003ad2:	2300      	movs	r3, #0
 8003ad4:	60bb      	str	r3, [r7, #8]
 8003ad6:	687b      	ldr	r3, [r7, #4]
 8003ad8:	681b      	ldr	r3, [r3, #0]
 8003ada:	695b      	ldr	r3, [r3, #20]
 8003adc:	60bb      	str	r3, [r7, #8]
 8003ade:	687b      	ldr	r3, [r7, #4]
 8003ae0:	681b      	ldr	r3, [r3, #0]
 8003ae2:	681a      	ldr	r2, [r3, #0]
 8003ae4:	687b      	ldr	r3, [r7, #4]
 8003ae6:	681b      	ldr	r3, [r3, #0]
 8003ae8:	f042 0201 	orr.w	r2, r2, #1
 8003aec:	601a      	str	r2, [r3, #0]
 8003aee:	68bb      	ldr	r3, [r7, #8]

  /* Disable Acknowledge */
  hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	681b      	ldr	r3, [r3, #0]
 8003af4:	681a      	ldr	r2, [r3, #0]
 8003af6:	687b      	ldr	r3, [r7, #4]
 8003af8:	681b      	ldr	r3, [r3, #0]
 8003afa:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003afe:	601a      	str	r2, [r3, #0]

  /* If a DMA is ongoing, Update handle size context */
  if((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8003b00:	687b      	ldr	r3, [r7, #4]
 8003b02:	681b      	ldr	r3, [r3, #0]
 8003b04:	685b      	ldr	r3, [r3, #4]
 8003b06:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003b0a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003b0e:	d11a      	bne.n	8003b46 <I2C_Slave_STOPF+0x96>
  {
    if((hi2c->State == HAL_I2C_STATE_BUSY_RX) || (hi2c->State == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8003b10:	687b      	ldr	r3, [r7, #4]
 8003b12:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003b16:	b2db      	uxtb	r3, r3
 8003b18:	2b22      	cmp	r3, #34	; 0x22
 8003b1a:	d005      	beq.n	8003b28 <I2C_Slave_STOPF+0x78>
 8003b1c:	687b      	ldr	r3, [r7, #4]
 8003b1e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003b22:	b2db      	uxtb	r3, r3
 8003b24:	2b2a      	cmp	r3, #42	; 0x2a
 8003b26:	d107      	bne.n	8003b38 <I2C_Slave_STOPF+0x88>
    {
      hi2c->XferCount = __HAL_DMA_GET_COUNTER(hi2c->hdmarx);
 8003b28:	687b      	ldr	r3, [r7, #4]
 8003b2a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003b2c:	681b      	ldr	r3, [r3, #0]
 8003b2e:	685b      	ldr	r3, [r3, #4]
 8003b30:	b29a      	uxth	r2, r3
 8003b32:	687b      	ldr	r3, [r7, #4]
 8003b34:	855a      	strh	r2, [r3, #42]	; 0x2a
 8003b36:	e006      	b.n	8003b46 <I2C_Slave_STOPF+0x96>
    }
    else
    {
      hi2c->XferCount = __HAL_DMA_GET_COUNTER(hi2c->hdmatx);
 8003b38:	687b      	ldr	r3, [r7, #4]
 8003b3a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003b3c:	681b      	ldr	r3, [r3, #0]
 8003b3e:	685b      	ldr	r3, [r3, #4]
 8003b40:	b29a      	uxth	r2, r3
 8003b42:	687b      	ldr	r3, [r7, #4]
 8003b44:	855a      	strh	r2, [r3, #42]	; 0x2a
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if(hi2c->XferCount != 0U)
 8003b46:	687b      	ldr	r3, [r7, #4]
 8003b48:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003b4a:	b29b      	uxth	r3, r3
 8003b4c:	2b00      	cmp	r3, #0
 8003b4e:	d035      	beq.n	8003bbc <I2C_Slave_STOPF+0x10c>
  {
    /* Store Last receive data if any */
    if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8003b50:	687b      	ldr	r3, [r7, #4]
 8003b52:	681b      	ldr	r3, [r3, #0]
 8003b54:	695b      	ldr	r3, [r3, #20]
 8003b56:	f003 0304 	and.w	r3, r3, #4
 8003b5a:	2b04      	cmp	r3, #4
 8003b5c:	d110      	bne.n	8003b80 <I2C_Slave_STOPF+0xd0>
    {
      /* Read data from DR */
      (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 8003b5e:	687b      	ldr	r3, [r7, #4]
 8003b60:	681b      	ldr	r3, [r3, #0]
 8003b62:	6918      	ldr	r0, [r3, #16]
 8003b64:	687b      	ldr	r3, [r7, #4]
 8003b66:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b68:	1c59      	adds	r1, r3, #1
 8003b6a:	687a      	ldr	r2, [r7, #4]
 8003b6c:	6251      	str	r1, [r2, #36]	; 0x24
 8003b6e:	b2c2      	uxtb	r2, r0
 8003b70:	701a      	strb	r2, [r3, #0]
      hi2c->XferCount--;
 8003b72:	687b      	ldr	r3, [r7, #4]
 8003b74:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003b76:	b29b      	uxth	r3, r3
 8003b78:	3b01      	subs	r3, #1
 8003b7a:	b29a      	uxth	r2, r3
 8003b7c:	687b      	ldr	r3, [r7, #4]
 8003b7e:	855a      	strh	r2, [r3, #42]	; 0x2a
    }

    /* Store Last receive data if any */
    if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8003b80:	687b      	ldr	r3, [r7, #4]
 8003b82:	681b      	ldr	r3, [r3, #0]
 8003b84:	695b      	ldr	r3, [r3, #20]
 8003b86:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003b8a:	2b40      	cmp	r3, #64	; 0x40
 8003b8c:	d110      	bne.n	8003bb0 <I2C_Slave_STOPF+0x100>
    {
      /* Read data from DR */
      (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 8003b8e:	687b      	ldr	r3, [r7, #4]
 8003b90:	681b      	ldr	r3, [r3, #0]
 8003b92:	6918      	ldr	r0, [r3, #16]
 8003b94:	687b      	ldr	r3, [r7, #4]
 8003b96:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b98:	1c59      	adds	r1, r3, #1
 8003b9a:	687a      	ldr	r2, [r7, #4]
 8003b9c:	6251      	str	r1, [r2, #36]	; 0x24
 8003b9e:	b2c2      	uxtb	r2, r0
 8003ba0:	701a      	strb	r2, [r3, #0]
      hi2c->XferCount--;
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003ba6:	b29b      	uxth	r3, r3
 8003ba8:	3b01      	subs	r3, #1
 8003baa:	b29a      	uxth	r2, r3
 8003bac:	687b      	ldr	r3, [r7, #4]
 8003bae:	855a      	strh	r2, [r3, #42]	; 0x2a
    }

    /* Set ErrorCode corresponding to a Non-Acknowledge */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8003bb0:	687b      	ldr	r3, [r7, #4]
 8003bb2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003bb4:	f043 0204 	orr.w	r2, r3, #4
 8003bb8:	687b      	ldr	r3, [r7, #4]
 8003bba:	641a      	str	r2, [r3, #64]	; 0x40
  }

  if(hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003bc0:	2b00      	cmp	r3, #0
 8003bc2:	d003      	beq.n	8003bcc <I2C_Slave_STOPF+0x11c>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c);
 8003bc4:	6878      	ldr	r0, [r7, #4]
 8003bc6:	f000 f8ab 	bl	8003d20 <I2C_ITError>
 8003bca:	e02f      	b.n	8003c2c <I2C_Slave_STOPF+0x17c>
  }
  else
  {
    if((CurrentState == HAL_I2C_STATE_LISTEN ) || (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN) || \
 8003bcc:	68fb      	ldr	r3, [r7, #12]
 8003bce:	2b28      	cmp	r3, #40	; 0x28
 8003bd0:	d005      	beq.n	8003bde <I2C_Slave_STOPF+0x12e>
 8003bd2:	68fb      	ldr	r3, [r7, #12]
 8003bd4:	2b2a      	cmp	r3, #42	; 0x2a
 8003bd6:	d002      	beq.n	8003bde <I2C_Slave_STOPF+0x12e>
 8003bd8:	68fb      	ldr	r3, [r7, #12]
 8003bda:	2b29      	cmp	r3, #41	; 0x29
 8003bdc:	d111      	bne.n	8003c02 <I2C_Slave_STOPF+0x152>
       (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
    {
      hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003bde:	687b      	ldr	r3, [r7, #4]
 8003be0:	4a15      	ldr	r2, [pc, #84]	; (8003c38 <I2C_Slave_STOPF+0x188>)
 8003be2:	62da      	str	r2, [r3, #44]	; 0x2c
      hi2c->PreviousState = I2C_STATE_NONE;
 8003be4:	687b      	ldr	r3, [r7, #4]
 8003be6:	2200      	movs	r2, #0
 8003be8:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8003bea:	687b      	ldr	r3, [r7, #4]
 8003bec:	2220      	movs	r2, #32
 8003bee:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8003bf2:	687b      	ldr	r3, [r7, #4]
 8003bf4:	2200      	movs	r2, #0
 8003bf6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
      HAL_I2C_ListenCpltCallback(hi2c);
 8003bfa:	6878      	ldr	r0, [r7, #4]
 8003bfc:	f7ff f991 	bl	8002f22 <HAL_I2C_ListenCpltCallback>
 8003c00:	e014      	b.n	8003c2c <I2C_Slave_STOPF+0x17c>
    }
    else
    {
      if((hi2c->PreviousState  == I2C_STATE_SLAVE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX))
 8003c02:	687b      	ldr	r3, [r7, #4]
 8003c04:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003c06:	2b22      	cmp	r3, #34	; 0x22
 8003c08:	d002      	beq.n	8003c10 <I2C_Slave_STOPF+0x160>
 8003c0a:	68fb      	ldr	r3, [r7, #12]
 8003c0c:	2b22      	cmp	r3, #34	; 0x22
 8003c0e:	d10d      	bne.n	8003c2c <I2C_Slave_STOPF+0x17c>
      {
        hi2c->PreviousState = I2C_STATE_NONE;
 8003c10:	687b      	ldr	r3, [r7, #4]
 8003c12:	2200      	movs	r2, #0
 8003c14:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 8003c16:	687b      	ldr	r3, [r7, #4]
 8003c18:	2220      	movs	r2, #32
 8003c1a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003c1e:	687b      	ldr	r3, [r7, #4]
 8003c20:	2200      	movs	r2, #0
 8003c22:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        HAL_I2C_SlaveRxCpltCallback(hi2c);
 8003c26:	6878      	ldr	r0, [r7, #4]
 8003c28:	f7ff f965 	bl	8002ef6 <HAL_I2C_SlaveRxCpltCallback>
      }
    }
  }
  return HAL_OK;
 8003c2c:	2300      	movs	r3, #0
}
 8003c2e:	4618      	mov	r0, r3
 8003c30:	3710      	adds	r7, #16
 8003c32:	46bd      	mov	sp, r7
 8003c34:	bd80      	pop	{r7, pc}
 8003c36:	bf00      	nop
 8003c38:	ffff0000 	.word	0xffff0000

08003c3c <I2C_Slave_AF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Slave_AF(I2C_HandleTypeDef *hi2c)
{
 8003c3c:	b580      	push	{r7, lr}
 8003c3e:	b084      	sub	sp, #16
 8003c40:	af00      	add	r7, sp, #0
 8003c42:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentState       = hi2c->State;
 8003c44:	687b      	ldr	r3, [r7, #4]
 8003c46:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003c4a:	b2db      	uxtb	r3, r3
 8003c4c:	60fb      	str	r3, [r7, #12]
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8003c4e:	687b      	ldr	r3, [r7, #4]
 8003c50:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003c52:	60bb      	str	r3, [r7, #8]

  if(((CurrentXferOptions ==  I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME)) && \
 8003c54:	68bb      	ldr	r3, [r7, #8]
 8003c56:	2b04      	cmp	r3, #4
 8003c58:	d002      	beq.n	8003c60 <I2C_Slave_AF+0x24>
 8003c5a:	68bb      	ldr	r3, [r7, #8]
 8003c5c:	2b08      	cmp	r3, #8
 8003c5e:	d129      	bne.n	8003cb4 <I2C_Slave_AF+0x78>
 8003c60:	68fb      	ldr	r3, [r7, #12]
 8003c62:	2b28      	cmp	r3, #40	; 0x28
 8003c64:	d126      	bne.n	8003cb4 <I2C_Slave_AF+0x78>
          (CurrentState == HAL_I2C_STATE_LISTEN))
  {
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003c66:	687b      	ldr	r3, [r7, #4]
 8003c68:	4a2c      	ldr	r2, [pc, #176]	; (8003d1c <I2C_Slave_AF+0xe0>)
 8003c6a:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8003c6c:	687b      	ldr	r3, [r7, #4]
 8003c6e:	681b      	ldr	r3, [r3, #0]
 8003c70:	685a      	ldr	r2, [r3, #4]
 8003c72:	687b      	ldr	r3, [r7, #4]
 8003c74:	681b      	ldr	r3, [r3, #0]
 8003c76:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8003c7a:	605a      	str	r2, [r3, #4]

    /* Clear AF flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003c7c:	687b      	ldr	r3, [r7, #4]
 8003c7e:	681b      	ldr	r3, [r3, #0]
 8003c80:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8003c84:	615a      	str	r2, [r3, #20]

    /* Disable Acknowledge */
    hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 8003c86:	687b      	ldr	r3, [r7, #4]
 8003c88:	681b      	ldr	r3, [r3, #0]
 8003c8a:	681a      	ldr	r2, [r3, #0]
 8003c8c:	687b      	ldr	r3, [r7, #4]
 8003c8e:	681b      	ldr	r3, [r3, #0]
 8003c90:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003c94:	601a      	str	r2, [r3, #0]

    hi2c->PreviousState = I2C_STATE_NONE;
 8003c96:	687b      	ldr	r3, [r7, #4]
 8003c98:	2200      	movs	r2, #0
 8003c9a:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State = HAL_I2C_STATE_READY;
 8003c9c:	687b      	ldr	r3, [r7, #4]
 8003c9e:	2220      	movs	r2, #32
 8003ca0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003ca4:	687b      	ldr	r3, [r7, #4]
 8003ca6:	2200      	movs	r2, #0
 8003ca8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      
    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
    HAL_I2C_ListenCpltCallback(hi2c);
 8003cac:	6878      	ldr	r0, [r7, #4]
 8003cae:	f7ff f938 	bl	8002f22 <HAL_I2C_ListenCpltCallback>
 8003cb2:	e02e      	b.n	8003d12 <I2C_Slave_AF+0xd6>
  }
  else if(CurrentState == HAL_I2C_STATE_BUSY_TX)
 8003cb4:	68fb      	ldr	r3, [r7, #12]
 8003cb6:	2b21      	cmp	r3, #33	; 0x21
 8003cb8:	d126      	bne.n	8003d08 <I2C_Slave_AF+0xcc>
  {
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003cba:	687b      	ldr	r3, [r7, #4]
 8003cbc:	4a17      	ldr	r2, [pc, #92]	; (8003d1c <I2C_Slave_AF+0xe0>)
 8003cbe:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	2221      	movs	r2, #33	; 0x21
 8003cc4:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State = HAL_I2C_STATE_READY;
 8003cc6:	687b      	ldr	r3, [r7, #4]
 8003cc8:	2220      	movs	r2, #32
 8003cca:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003cce:	687b      	ldr	r3, [r7, #4]
 8003cd0:	2200      	movs	r2, #0
 8003cd2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    
    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8003cd6:	687b      	ldr	r3, [r7, #4]
 8003cd8:	681b      	ldr	r3, [r3, #0]
 8003cda:	685a      	ldr	r2, [r3, #4]
 8003cdc:	687b      	ldr	r3, [r7, #4]
 8003cde:	681b      	ldr	r3, [r3, #0]
 8003ce0:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8003ce4:	605a      	str	r2, [r3, #4]

    /* Clear AF flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003ce6:	687b      	ldr	r3, [r7, #4]
 8003ce8:	681b      	ldr	r3, [r3, #0]
 8003cea:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8003cee:	615a      	str	r2, [r3, #20]

    /* Disable Acknowledge */
    hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 8003cf0:	687b      	ldr	r3, [r7, #4]
 8003cf2:	681b      	ldr	r3, [r3, #0]
 8003cf4:	681a      	ldr	r2, [r3, #0]
 8003cf6:	687b      	ldr	r3, [r7, #4]
 8003cf8:	681b      	ldr	r3, [r3, #0]
 8003cfa:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003cfe:	601a      	str	r2, [r3, #0]

    HAL_I2C_SlaveTxCpltCallback(hi2c);
 8003d00:	6878      	ldr	r0, [r7, #4]
 8003d02:	f7ff f8ef 	bl	8002ee4 <HAL_I2C_SlaveTxCpltCallback>
 8003d06:	e004      	b.n	8003d12 <I2C_Slave_AF+0xd6>
  }
  else
  {
    /* Clear AF flag only */
    /* State Listen, but XferOptions == FIRST or NEXT */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003d08:	687b      	ldr	r3, [r7, #4]
 8003d0a:	681b      	ldr	r3, [r3, #0]
 8003d0c:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8003d10:	615a      	str	r2, [r3, #20]
  }
  
  return HAL_OK;
 8003d12:	2300      	movs	r3, #0
}
 8003d14:	4618      	mov	r0, r3
 8003d16:	3710      	adds	r7, #16
 8003d18:	46bd      	mov	sp, r7
 8003d1a:	bd80      	pop	{r7, pc}
 8003d1c:	ffff0000 	.word	0xffff0000

08003d20 <I2C_ITError>:
  * @brief  I2C interrupts error process
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c)
{
 8003d20:	b580      	push	{r7, lr}
 8003d22:	b084      	sub	sp, #16
 8003d24:	af00      	add	r7, sp, #0
 8003d26:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentState = hi2c->State;
 8003d28:	687b      	ldr	r3, [r7, #4]
 8003d2a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003d2e:	b2db      	uxtb	r3, r3
 8003d30:	60fb      	str	r3, [r7, #12]

  if((CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN) || (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8003d32:	68fb      	ldr	r3, [r7, #12]
 8003d34:	2b29      	cmp	r3, #41	; 0x29
 8003d36:	d002      	beq.n	8003d3e <I2C_ITError+0x1e>
 8003d38:	68fb      	ldr	r3, [r7, #12]
 8003d3a:	2b2a      	cmp	r3, #42	; 0x2a
 8003d3c:	d107      	bne.n	8003d4e <I2C_ITError+0x2e>
  {
    /* keep HAL_I2C_STATE_LISTEN */
    hi2c->PreviousState = I2C_STATE_NONE;
 8003d3e:	687b      	ldr	r3, [r7, #4]
 8003d40:	2200      	movs	r2, #0
 8003d42:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State = HAL_I2C_STATE_LISTEN;
 8003d44:	687b      	ldr	r3, [r7, #4]
 8003d46:	2228      	movs	r2, #40	; 0x28
 8003d48:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 8003d4c:	e018      	b.n	8003d80 <I2C_ITError+0x60>
  }
  else
  {
    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if((hi2c->State != HAL_I2C_STATE_ABORT) && ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) != I2C_CR2_DMAEN))
 8003d4e:	687b      	ldr	r3, [r7, #4]
 8003d50:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003d54:	b2db      	uxtb	r3, r3
 8003d56:	2b60      	cmp	r3, #96	; 0x60
 8003d58:	d00b      	beq.n	8003d72 <I2C_ITError+0x52>
 8003d5a:	687b      	ldr	r3, [r7, #4]
 8003d5c:	681b      	ldr	r3, [r3, #0]
 8003d5e:	685b      	ldr	r3, [r3, #4]
 8003d60:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003d64:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003d68:	d003      	beq.n	8003d72 <I2C_ITError+0x52>
    {
      hi2c->State = HAL_I2C_STATE_READY;
 8003d6a:	687b      	ldr	r3, [r7, #4]
 8003d6c:	2220      	movs	r2, #32
 8003d6e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    }
    hi2c->PreviousState = I2C_STATE_NONE;
 8003d72:	687b      	ldr	r3, [r7, #4]
 8003d74:	2200      	movs	r2, #0
 8003d76:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003d78:	687b      	ldr	r3, [r7, #4]
 8003d7a:	2200      	movs	r2, #0
 8003d7c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  }

  /* Disable Pos bit in I2C CR1 when error occurred in Master/Mem Receive IT Process */
  hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 8003d80:	687b      	ldr	r3, [r7, #4]
 8003d82:	681b      	ldr	r3, [r3, #0]
 8003d84:	681a      	ldr	r2, [r3, #0]
 8003d86:	687b      	ldr	r3, [r7, #4]
 8003d88:	681b      	ldr	r3, [r3, #0]
 8003d8a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003d8e:	601a      	str	r2, [r3, #0]

  /* Abort DMA transfer */
  if((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8003d90:	687b      	ldr	r3, [r7, #4]
 8003d92:	681b      	ldr	r3, [r3, #0]
 8003d94:	685b      	ldr	r3, [r3, #4]
 8003d96:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003d9a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003d9e:	d15f      	bne.n	8003e60 <I2C_ITError+0x140>
  {
    hi2c->Instance->CR2 &= ~I2C_CR2_DMAEN;
 8003da0:	687b      	ldr	r3, [r7, #4]
 8003da2:	681b      	ldr	r3, [r3, #0]
 8003da4:	685a      	ldr	r2, [r3, #4]
 8003da6:	687b      	ldr	r3, [r7, #4]
 8003da8:	681b      	ldr	r3, [r3, #0]
 8003daa:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003dae:	605a      	str	r2, [r3, #4]

    if(hi2c->hdmatx->State != HAL_DMA_STATE_READY)
 8003db0:	687b      	ldr	r3, [r7, #4]
 8003db2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003db4:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8003db8:	2b01      	cmp	r3, #1
 8003dba:	d020      	beq.n	8003dfe <I2C_ITError+0xde>
    {
      /* Set the DMA Abort callback : 
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8003dbc:	687b      	ldr	r3, [r7, #4]
 8003dbe:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003dc0:	4a57      	ldr	r2, [pc, #348]	; (8003f20 <I2C_ITError+0x200>)
 8003dc2:	635a      	str	r2, [r3, #52]	; 0x34

      if(HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8003dc4:	687b      	ldr	r3, [r7, #4]
 8003dc6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003dc8:	4618      	mov	r0, r3
 8003dca:	f7fe f82d 	bl	8001e28 <HAL_DMA_Abort_IT>
 8003dce:	4603      	mov	r3, r0
 8003dd0:	2b00      	cmp	r3, #0
 8003dd2:	f000 8083 	beq.w	8003edc <I2C_ITError+0x1bc>
      {
        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 8003dd6:	687b      	ldr	r3, [r7, #4]
 8003dd8:	681b      	ldr	r3, [r3, #0]
 8003dda:	681a      	ldr	r2, [r3, #0]
 8003ddc:	687b      	ldr	r3, [r7, #4]
 8003dde:	681b      	ldr	r3, [r3, #0]
 8003de0:	f022 0201 	bic.w	r2, r2, #1
 8003de4:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 8003de6:	687b      	ldr	r3, [r7, #4]
 8003de8:	2220      	movs	r2, #32
 8003dea:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8003dee:	687b      	ldr	r3, [r7, #4]
 8003df0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003df2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003df4:	687a      	ldr	r2, [r7, #4]
 8003df6:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8003df8:	4610      	mov	r0, r2
 8003dfa:	4798      	blx	r3
 8003dfc:	e06e      	b.n	8003edc <I2C_ITError+0x1bc>
    }
    else
    {
      /* Set the DMA Abort callback : 
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8003dfe:	687b      	ldr	r3, [r7, #4]
 8003e00:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003e02:	4a47      	ldr	r2, [pc, #284]	; (8003f20 <I2C_ITError+0x200>)
 8003e04:	635a      	str	r2, [r3, #52]	; 0x34

      if(HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8003e06:	687b      	ldr	r3, [r7, #4]
 8003e08:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003e0a:	4618      	mov	r0, r3
 8003e0c:	f7fe f80c 	bl	8001e28 <HAL_DMA_Abort_IT>
 8003e10:	4603      	mov	r3, r0
 8003e12:	2b00      	cmp	r3, #0
 8003e14:	d062      	beq.n	8003edc <I2C_ITError+0x1bc>
      {
        /* Store Last receive data if any */
        if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8003e16:	687b      	ldr	r3, [r7, #4]
 8003e18:	681b      	ldr	r3, [r3, #0]
 8003e1a:	695b      	ldr	r3, [r3, #20]
 8003e1c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003e20:	2b40      	cmp	r3, #64	; 0x40
 8003e22:	d109      	bne.n	8003e38 <I2C_ITError+0x118>
        {
          /* Read data from DR */
          (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 8003e24:	687b      	ldr	r3, [r7, #4]
 8003e26:	681b      	ldr	r3, [r3, #0]
 8003e28:	6918      	ldr	r0, [r3, #16]
 8003e2a:	687b      	ldr	r3, [r7, #4]
 8003e2c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e2e:	1c59      	adds	r1, r3, #1
 8003e30:	687a      	ldr	r2, [r7, #4]
 8003e32:	6251      	str	r1, [r2, #36]	; 0x24
 8003e34:	b2c2      	uxtb	r2, r0
 8003e36:	701a      	strb	r2, [r3, #0]
        }

        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 8003e38:	687b      	ldr	r3, [r7, #4]
 8003e3a:	681b      	ldr	r3, [r3, #0]
 8003e3c:	681a      	ldr	r2, [r3, #0]
 8003e3e:	687b      	ldr	r3, [r7, #4]
 8003e40:	681b      	ldr	r3, [r3, #0]
 8003e42:	f022 0201 	bic.w	r2, r2, #1
 8003e46:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 8003e48:	687b      	ldr	r3, [r7, #4]
 8003e4a:	2220      	movs	r2, #32
 8003e4c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8003e50:	687b      	ldr	r3, [r7, #4]
 8003e52:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003e54:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003e56:	687a      	ldr	r2, [r7, #4]
 8003e58:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8003e5a:	4610      	mov	r0, r2
 8003e5c:	4798      	blx	r3
 8003e5e:	e03d      	b.n	8003edc <I2C_ITError+0x1bc>
      }
    }
  }
  else if(hi2c->State == HAL_I2C_STATE_ABORT)
 8003e60:	687b      	ldr	r3, [r7, #4]
 8003e62:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003e66:	b2db      	uxtb	r3, r3
 8003e68:	2b60      	cmp	r3, #96	; 0x60
 8003e6a:	d123      	bne.n	8003eb4 <I2C_ITError+0x194>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 8003e6c:	687b      	ldr	r3, [r7, #4]
 8003e6e:	2220      	movs	r2, #32
 8003e70:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	2200      	movs	r2, #0
 8003e78:	641a      	str	r2, [r3, #64]	; 0x40

    /* Store Last receive data if any */
    if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8003e7a:	687b      	ldr	r3, [r7, #4]
 8003e7c:	681b      	ldr	r3, [r3, #0]
 8003e7e:	695b      	ldr	r3, [r3, #20]
 8003e80:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003e84:	2b40      	cmp	r3, #64	; 0x40
 8003e86:	d109      	bne.n	8003e9c <I2C_ITError+0x17c>
    {
      /* Read data from DR */
      (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 8003e88:	687b      	ldr	r3, [r7, #4]
 8003e8a:	681b      	ldr	r3, [r3, #0]
 8003e8c:	6918      	ldr	r0, [r3, #16]
 8003e8e:	687b      	ldr	r3, [r7, #4]
 8003e90:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e92:	1c59      	adds	r1, r3, #1
 8003e94:	687a      	ldr	r2, [r7, #4]
 8003e96:	6251      	str	r1, [r2, #36]	; 0x24
 8003e98:	b2c2      	uxtb	r2, r0
 8003e9a:	701a      	strb	r2, [r3, #0]
    }

    /* Disable I2C peripheral to prevent dummy data in buffer */
    __HAL_I2C_DISABLE(hi2c);
 8003e9c:	687b      	ldr	r3, [r7, #4]
 8003e9e:	681b      	ldr	r3, [r3, #0]
 8003ea0:	681a      	ldr	r2, [r3, #0]
 8003ea2:	687b      	ldr	r3, [r7, #4]
 8003ea4:	681b      	ldr	r3, [r3, #0]
 8003ea6:	f022 0201 	bic.w	r2, r2, #1
 8003eaa:	601a      	str	r2, [r3, #0]

    /* Call the corresponding callback to inform upper layer of End of Transfer */
    HAL_I2C_AbortCpltCallback(hi2c);
 8003eac:	6878      	ldr	r0, [r7, #4]
 8003eae:	f7ff f85c 	bl	8002f6a <HAL_I2C_AbortCpltCallback>
 8003eb2:	e013      	b.n	8003edc <I2C_ITError+0x1bc>
  }
  else
  {
    /* Store Last receive data if any */
    if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8003eb4:	687b      	ldr	r3, [r7, #4]
 8003eb6:	681b      	ldr	r3, [r3, #0]
 8003eb8:	695b      	ldr	r3, [r3, #20]
 8003eba:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003ebe:	2b40      	cmp	r3, #64	; 0x40
 8003ec0:	d109      	bne.n	8003ed6 <I2C_ITError+0x1b6>
    {
      /* Read data from DR */
      (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 8003ec2:	687b      	ldr	r3, [r7, #4]
 8003ec4:	681b      	ldr	r3, [r3, #0]
 8003ec6:	6918      	ldr	r0, [r3, #16]
 8003ec8:	687b      	ldr	r3, [r7, #4]
 8003eca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ecc:	1c59      	adds	r1, r3, #1
 8003ece:	687a      	ldr	r2, [r7, #4]
 8003ed0:	6251      	str	r1, [r2, #36]	; 0x24
 8003ed2:	b2c2      	uxtb	r2, r0
 8003ed4:	701a      	strb	r2, [r3, #0]
    }

    /* Call user error callback */
    HAL_I2C_ErrorCallback(hi2c);
 8003ed6:	6878      	ldr	r0, [r7, #4]
 8003ed8:	f7ff f83e 	bl	8002f58 <HAL_I2C_ErrorCallback>
  }
  /* STOP Flag is not set after a NACK reception */
  /* So may inform upper layer that listen phase is stopped */
  /* during NACK error treatment */
  if((hi2c->State == HAL_I2C_STATE_LISTEN) && ((hi2c->ErrorCode & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF))
 8003edc:	687b      	ldr	r3, [r7, #4]
 8003ede:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003ee2:	b2db      	uxtb	r3, r3
 8003ee4:	2b28      	cmp	r3, #40	; 0x28
 8003ee6:	d116      	bne.n	8003f16 <I2C_ITError+0x1f6>
 8003ee8:	687b      	ldr	r3, [r7, #4]
 8003eea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003eec:	f003 0304 	and.w	r3, r3, #4
 8003ef0:	2b04      	cmp	r3, #4
 8003ef2:	d110      	bne.n	8003f16 <I2C_ITError+0x1f6>
  {
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003ef4:	687b      	ldr	r3, [r7, #4]
 8003ef6:	4a0b      	ldr	r2, [pc, #44]	; (8003f24 <I2C_ITError+0x204>)
 8003ef8:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->PreviousState = I2C_STATE_NONE;
 8003efa:	687b      	ldr	r3, [r7, #4]
 8003efc:	2200      	movs	r2, #0
 8003efe:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State = HAL_I2C_STATE_READY;
 8003f00:	687b      	ldr	r3, [r7, #4]
 8003f02:	2220      	movs	r2, #32
 8003f04:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003f08:	687b      	ldr	r3, [r7, #4]
 8003f0a:	2200      	movs	r2, #0
 8003f0c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    
    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
    HAL_I2C_ListenCpltCallback(hi2c);
 8003f10:	6878      	ldr	r0, [r7, #4]
 8003f12:	f7ff f806 	bl	8002f22 <HAL_I2C_ListenCpltCallback>
  }
}
 8003f16:	bf00      	nop
 8003f18:	3710      	adds	r7, #16
 8003f1a:	46bd      	mov	sp, r7
 8003f1c:	bd80      	pop	{r7, pc}
 8003f1e:	bf00      	nop
 8003f20:	080041bd 	.word	0x080041bd
 8003f24:	ffff0000 	.word	0xffff0000

08003f28 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8003f28:	b580      	push	{r7, lr}
 8003f2a:	b088      	sub	sp, #32
 8003f2c:	af02      	add	r7, sp, #8
 8003f2e:	60f8      	str	r0, [r7, #12]
 8003f30:	607a      	str	r2, [r7, #4]
 8003f32:	603b      	str	r3, [r7, #0]
 8003f34:	460b      	mov	r3, r1
 8003f36:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8003f38:	68fb      	ldr	r3, [r7, #12]
 8003f3a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003f3c:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8003f3e:	697b      	ldr	r3, [r7, #20]
 8003f40:	2b04      	cmp	r3, #4
 8003f42:	d006      	beq.n	8003f52 <I2C_MasterRequestWrite+0x2a>
 8003f44:	697b      	ldr	r3, [r7, #20]
 8003f46:	2b01      	cmp	r3, #1
 8003f48:	d003      	beq.n	8003f52 <I2C_MasterRequestWrite+0x2a>
 8003f4a:	697b      	ldr	r3, [r7, #20]
 8003f4c:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8003f50:	d108      	bne.n	8003f64 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    hi2c->Instance->CR1 |= I2C_CR1_START;
 8003f52:	68fb      	ldr	r3, [r7, #12]
 8003f54:	681b      	ldr	r3, [r3, #0]
 8003f56:	681a      	ldr	r2, [r3, #0]
 8003f58:	68fb      	ldr	r3, [r7, #12]
 8003f5a:	681b      	ldr	r3, [r3, #0]
 8003f5c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003f60:	601a      	str	r2, [r3, #0]
 8003f62:	e00b      	b.n	8003f7c <I2C_MasterRequestWrite+0x54>
  }
  else if(hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8003f64:	68fb      	ldr	r3, [r7, #12]
 8003f66:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003f68:	2b12      	cmp	r3, #18
 8003f6a:	d107      	bne.n	8003f7c <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    hi2c->Instance->CR1 |= I2C_CR1_START;
 8003f6c:	68fb      	ldr	r3, [r7, #12]
 8003f6e:	681b      	ldr	r3, [r3, #0]
 8003f70:	681a      	ldr	r2, [r3, #0]
 8003f72:	68fb      	ldr	r3, [r7, #12]
 8003f74:	681b      	ldr	r3, [r3, #0]
 8003f76:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003f7a:	601a      	str	r2, [r3, #0]
  }

  /* Wait until SB flag is set */
  if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003f7c:	683b      	ldr	r3, [r7, #0]
 8003f7e:	9300      	str	r3, [sp, #0]
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	2200      	movs	r2, #0
 8003f84:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8003f88:	68f8      	ldr	r0, [r7, #12]
 8003f8a:	f000 f965 	bl	8004258 <I2C_WaitOnFlagUntilTimeout>
 8003f8e:	4603      	mov	r3, r0
 8003f90:	2b00      	cmp	r3, #0
 8003f92:	d001      	beq.n	8003f98 <I2C_MasterRequestWrite+0x70>
  {
    return HAL_TIMEOUT;
 8003f94:	2303      	movs	r3, #3
 8003f96:	e041      	b.n	800401c <I2C_MasterRequestWrite+0xf4>
  }

  if(hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8003f98:	68fb      	ldr	r3, [r7, #12]
 8003f9a:	691b      	ldr	r3, [r3, #16]
 8003f9c:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8003fa0:	d108      	bne.n	8003fb4 <I2C_MasterRequestWrite+0x8c>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8003fa2:	897b      	ldrh	r3, [r7, #10]
 8003fa4:	b2db      	uxtb	r3, r3
 8003fa6:	461a      	mov	r2, r3
 8003fa8:	68fb      	ldr	r3, [r7, #12]
 8003faa:	681b      	ldr	r3, [r3, #0]
 8003fac:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8003fb0:	611a      	str	r2, [r3, #16]
 8003fb2:	e021      	b.n	8003ff8 <I2C_MasterRequestWrite+0xd0>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8003fb4:	897b      	ldrh	r3, [r7, #10]
 8003fb6:	11db      	asrs	r3, r3, #7
 8003fb8:	b2db      	uxtb	r3, r3
 8003fba:	f003 0306 	and.w	r3, r3, #6
 8003fbe:	b2db      	uxtb	r3, r3
 8003fc0:	f063 030f 	orn	r3, r3, #15
 8003fc4:	b2da      	uxtb	r2, r3
 8003fc6:	68fb      	ldr	r3, [r7, #12]
 8003fc8:	681b      	ldr	r3, [r3, #0]
 8003fca:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if(I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8003fcc:	683b      	ldr	r3, [r7, #0]
 8003fce:	687a      	ldr	r2, [r7, #4]
 8003fd0:	4914      	ldr	r1, [pc, #80]	; (8004024 <I2C_MasterRequestWrite+0xfc>)
 8003fd2:	68f8      	ldr	r0, [r7, #12]
 8003fd4:	f000 f991 	bl	80042fa <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003fd8:	4603      	mov	r3, r0
 8003fda:	2b00      	cmp	r3, #0
 8003fdc:	d007      	beq.n	8003fee <I2C_MasterRequestWrite+0xc6>
    {
      if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003fde:	68fb      	ldr	r3, [r7, #12]
 8003fe0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003fe2:	2b04      	cmp	r3, #4
 8003fe4:	d101      	bne.n	8003fea <I2C_MasterRequestWrite+0xc2>
      {
        return HAL_ERROR;
 8003fe6:	2301      	movs	r3, #1
 8003fe8:	e018      	b.n	800401c <I2C_MasterRequestWrite+0xf4>
      }
      else
      {
        return HAL_TIMEOUT;
 8003fea:	2303      	movs	r3, #3
 8003fec:	e016      	b.n	800401c <I2C_MasterRequestWrite+0xf4>
      }
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8003fee:	897b      	ldrh	r3, [r7, #10]
 8003ff0:	b2da      	uxtb	r2, r3
 8003ff2:	68fb      	ldr	r3, [r7, #12]
 8003ff4:	681b      	ldr	r3, [r3, #0]
 8003ff6:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if(I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003ff8:	683b      	ldr	r3, [r7, #0]
 8003ffa:	687a      	ldr	r2, [r7, #4]
 8003ffc:	490a      	ldr	r1, [pc, #40]	; (8004028 <I2C_MasterRequestWrite+0x100>)
 8003ffe:	68f8      	ldr	r0, [r7, #12]
 8004000:	f000 f97b 	bl	80042fa <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004004:	4603      	mov	r3, r0
 8004006:	2b00      	cmp	r3, #0
 8004008:	d007      	beq.n	800401a <I2C_MasterRequestWrite+0xf2>
  {
    if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800400a:	68fb      	ldr	r3, [r7, #12]
 800400c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800400e:	2b04      	cmp	r3, #4
 8004010:	d101      	bne.n	8004016 <I2C_MasterRequestWrite+0xee>
    {
      return HAL_ERROR;
 8004012:	2301      	movs	r3, #1
 8004014:	e002      	b.n	800401c <I2C_MasterRequestWrite+0xf4>
    }
    else
    {
      return HAL_TIMEOUT;
 8004016:	2303      	movs	r3, #3
 8004018:	e000      	b.n	800401c <I2C_MasterRequestWrite+0xf4>
    }
  }

  return HAL_OK;
 800401a:	2300      	movs	r3, #0
}
 800401c:	4618      	mov	r0, r3
 800401e:	3718      	adds	r7, #24
 8004020:	46bd      	mov	sp, r7
 8004022:	bd80      	pop	{r7, pc}
 8004024:	00010008 	.word	0x00010008
 8004028:	00010002 	.word	0x00010002

0800402c <I2C_MasterRequestRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 800402c:	b580      	push	{r7, lr}
 800402e:	b088      	sub	sp, #32
 8004030:	af02      	add	r7, sp, #8
 8004032:	60f8      	str	r0, [r7, #12]
 8004034:	607a      	str	r2, [r7, #4]
 8004036:	603b      	str	r3, [r7, #0]
 8004038:	460b      	mov	r3, r1
 800403a:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 800403c:	68fb      	ldr	r3, [r7, #12]
 800403e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004040:	617b      	str	r3, [r7, #20]

  /* Enable Acknowledge */
  hi2c->Instance->CR1 |= I2C_CR1_ACK;
 8004042:	68fb      	ldr	r3, [r7, #12]
 8004044:	681b      	ldr	r3, [r3, #0]
 8004046:	681a      	ldr	r2, [r3, #0]
 8004048:	68fb      	ldr	r3, [r7, #12]
 800404a:	681b      	ldr	r3, [r3, #0]
 800404c:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8004050:	601a      	str	r2, [r3, #0]

  /* Generate Start condition if first transfer */
  if((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8004052:	697b      	ldr	r3, [r7, #20]
 8004054:	2b04      	cmp	r3, #4
 8004056:	d006      	beq.n	8004066 <I2C_MasterRequestRead+0x3a>
 8004058:	697b      	ldr	r3, [r7, #20]
 800405a:	2b01      	cmp	r3, #1
 800405c:	d003      	beq.n	8004066 <I2C_MasterRequestRead+0x3a>
 800405e:	697b      	ldr	r3, [r7, #20]
 8004060:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8004064:	d108      	bne.n	8004078 <I2C_MasterRequestRead+0x4c>
  {
    /* Generate Start */
    hi2c->Instance->CR1 |= I2C_CR1_START;
 8004066:	68fb      	ldr	r3, [r7, #12]
 8004068:	681b      	ldr	r3, [r3, #0]
 800406a:	681a      	ldr	r2, [r3, #0]
 800406c:	68fb      	ldr	r3, [r7, #12]
 800406e:	681b      	ldr	r3, [r3, #0]
 8004070:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004074:	601a      	str	r2, [r3, #0]
 8004076:	e00b      	b.n	8004090 <I2C_MasterRequestRead+0x64>
  }
  else if(hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 8004078:	68fb      	ldr	r3, [r7, #12]
 800407a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800407c:	2b11      	cmp	r3, #17
 800407e:	d107      	bne.n	8004090 <I2C_MasterRequestRead+0x64>
  {
    /* Generate ReStart */
    hi2c->Instance->CR1 |= I2C_CR1_START;
 8004080:	68fb      	ldr	r3, [r7, #12]
 8004082:	681b      	ldr	r3, [r3, #0]
 8004084:	681a      	ldr	r2, [r3, #0]
 8004086:	68fb      	ldr	r3, [r7, #12]
 8004088:	681b      	ldr	r3, [r3, #0]
 800408a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800408e:	601a      	str	r2, [r3, #0]
  }

  /* Wait until SB flag is set */
  if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004090:	683b      	ldr	r3, [r7, #0]
 8004092:	9300      	str	r3, [sp, #0]
 8004094:	687b      	ldr	r3, [r7, #4]
 8004096:	2200      	movs	r2, #0
 8004098:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 800409c:	68f8      	ldr	r0, [r7, #12]
 800409e:	f000 f8db 	bl	8004258 <I2C_WaitOnFlagUntilTimeout>
 80040a2:	4603      	mov	r3, r0
 80040a4:	2b00      	cmp	r3, #0
 80040a6:	d001      	beq.n	80040ac <I2C_MasterRequestRead+0x80>
  {
    return HAL_TIMEOUT;
 80040a8:	2303      	movs	r3, #3
 80040aa:	e07f      	b.n	80041ac <I2C_MasterRequestRead+0x180>
  }

  if(hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80040ac:	68fb      	ldr	r3, [r7, #12]
 80040ae:	691b      	ldr	r3, [r3, #16]
 80040b0:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80040b4:	d108      	bne.n	80040c8 <I2C_MasterRequestRead+0x9c>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 80040b6:	897b      	ldrh	r3, [r7, #10]
 80040b8:	b2db      	uxtb	r3, r3
 80040ba:	f043 0301 	orr.w	r3, r3, #1
 80040be:	b2da      	uxtb	r2, r3
 80040c0:	68fb      	ldr	r3, [r7, #12]
 80040c2:	681b      	ldr	r3, [r3, #0]
 80040c4:	611a      	str	r2, [r3, #16]
 80040c6:	e05f      	b.n	8004188 <I2C_MasterRequestRead+0x15c>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 80040c8:	897b      	ldrh	r3, [r7, #10]
 80040ca:	11db      	asrs	r3, r3, #7
 80040cc:	b2db      	uxtb	r3, r3
 80040ce:	f003 0306 	and.w	r3, r3, #6
 80040d2:	b2db      	uxtb	r3, r3
 80040d4:	f063 030f 	orn	r3, r3, #15
 80040d8:	b2da      	uxtb	r2, r3
 80040da:	68fb      	ldr	r3, [r7, #12]
 80040dc:	681b      	ldr	r3, [r3, #0]
 80040de:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if(I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 80040e0:	683b      	ldr	r3, [r7, #0]
 80040e2:	687a      	ldr	r2, [r7, #4]
 80040e4:	4933      	ldr	r1, [pc, #204]	; (80041b4 <I2C_MasterRequestRead+0x188>)
 80040e6:	68f8      	ldr	r0, [r7, #12]
 80040e8:	f000 f907 	bl	80042fa <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80040ec:	4603      	mov	r3, r0
 80040ee:	2b00      	cmp	r3, #0
 80040f0:	d007      	beq.n	8004102 <I2C_MasterRequestRead+0xd6>
    {
      if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80040f2:	68fb      	ldr	r3, [r7, #12]
 80040f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80040f6:	2b04      	cmp	r3, #4
 80040f8:	d101      	bne.n	80040fe <I2C_MasterRequestRead+0xd2>
      {
        return HAL_ERROR;
 80040fa:	2301      	movs	r3, #1
 80040fc:	e056      	b.n	80041ac <I2C_MasterRequestRead+0x180>
      }
      else
      {
        return HAL_TIMEOUT;
 80040fe:	2303      	movs	r3, #3
 8004100:	e054      	b.n	80041ac <I2C_MasterRequestRead+0x180>
      }
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8004102:	897b      	ldrh	r3, [r7, #10]
 8004104:	b2da      	uxtb	r2, r3
 8004106:	68fb      	ldr	r3, [r7, #12]
 8004108:	681b      	ldr	r3, [r3, #0]
 800410a:	611a      	str	r2, [r3, #16]

    /* Wait until ADDR flag is set */
    if(I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800410c:	683b      	ldr	r3, [r7, #0]
 800410e:	687a      	ldr	r2, [r7, #4]
 8004110:	4929      	ldr	r1, [pc, #164]	; (80041b8 <I2C_MasterRequestRead+0x18c>)
 8004112:	68f8      	ldr	r0, [r7, #12]
 8004114:	f000 f8f1 	bl	80042fa <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004118:	4603      	mov	r3, r0
 800411a:	2b00      	cmp	r3, #0
 800411c:	d007      	beq.n	800412e <I2C_MasterRequestRead+0x102>
    {
      if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800411e:	68fb      	ldr	r3, [r7, #12]
 8004120:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004122:	2b04      	cmp	r3, #4
 8004124:	d101      	bne.n	800412a <I2C_MasterRequestRead+0xfe>
      {
        return HAL_ERROR;
 8004126:	2301      	movs	r3, #1
 8004128:	e040      	b.n	80041ac <I2C_MasterRequestRead+0x180>
      }
      else
      {
        return HAL_TIMEOUT;
 800412a:	2303      	movs	r3, #3
 800412c:	e03e      	b.n	80041ac <I2C_MasterRequestRead+0x180>
      }
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800412e:	2300      	movs	r3, #0
 8004130:	613b      	str	r3, [r7, #16]
 8004132:	68fb      	ldr	r3, [r7, #12]
 8004134:	681b      	ldr	r3, [r3, #0]
 8004136:	695b      	ldr	r3, [r3, #20]
 8004138:	613b      	str	r3, [r7, #16]
 800413a:	68fb      	ldr	r3, [r7, #12]
 800413c:	681b      	ldr	r3, [r3, #0]
 800413e:	699b      	ldr	r3, [r3, #24]
 8004140:	613b      	str	r3, [r7, #16]
 8004142:	693b      	ldr	r3, [r7, #16]

    /* Generate Restart */
    hi2c->Instance->CR1 |= I2C_CR1_START;
 8004144:	68fb      	ldr	r3, [r7, #12]
 8004146:	681b      	ldr	r3, [r3, #0]
 8004148:	681a      	ldr	r2, [r3, #0]
 800414a:	68fb      	ldr	r3, [r7, #12]
 800414c:	681b      	ldr	r3, [r3, #0]
 800414e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004152:	601a      	str	r2, [r3, #0]

    /* Wait until SB flag is set */
    if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004154:	683b      	ldr	r3, [r7, #0]
 8004156:	9300      	str	r3, [sp, #0]
 8004158:	687b      	ldr	r3, [r7, #4]
 800415a:	2200      	movs	r2, #0
 800415c:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8004160:	68f8      	ldr	r0, [r7, #12]
 8004162:	f000 f879 	bl	8004258 <I2C_WaitOnFlagUntilTimeout>
 8004166:	4603      	mov	r3, r0
 8004168:	2b00      	cmp	r3, #0
 800416a:	d001      	beq.n	8004170 <I2C_MasterRequestRead+0x144>
    {
      return HAL_TIMEOUT;
 800416c:	2303      	movs	r3, #3
 800416e:	e01d      	b.n	80041ac <I2C_MasterRequestRead+0x180>
    }

    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 8004170:	897b      	ldrh	r3, [r7, #10]
 8004172:	11db      	asrs	r3, r3, #7
 8004174:	b2db      	uxtb	r3, r3
 8004176:	f003 0306 	and.w	r3, r3, #6
 800417a:	b2db      	uxtb	r3, r3
 800417c:	f063 030e 	orn	r3, r3, #14
 8004180:	b2da      	uxtb	r2, r3
 8004182:	68fb      	ldr	r3, [r7, #12]
 8004184:	681b      	ldr	r3, [r3, #0]
 8004186:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if(I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004188:	683b      	ldr	r3, [r7, #0]
 800418a:	687a      	ldr	r2, [r7, #4]
 800418c:	490a      	ldr	r1, [pc, #40]	; (80041b8 <I2C_MasterRequestRead+0x18c>)
 800418e:	68f8      	ldr	r0, [r7, #12]
 8004190:	f000 f8b3 	bl	80042fa <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004194:	4603      	mov	r3, r0
 8004196:	2b00      	cmp	r3, #0
 8004198:	d007      	beq.n	80041aa <I2C_MasterRequestRead+0x17e>
  {
    if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800419a:	68fb      	ldr	r3, [r7, #12]
 800419c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800419e:	2b04      	cmp	r3, #4
 80041a0:	d101      	bne.n	80041a6 <I2C_MasterRequestRead+0x17a>
    {
      return HAL_ERROR;
 80041a2:	2301      	movs	r3, #1
 80041a4:	e002      	b.n	80041ac <I2C_MasterRequestRead+0x180>
    }
    else
    {
      return HAL_TIMEOUT;
 80041a6:	2303      	movs	r3, #3
 80041a8:	e000      	b.n	80041ac <I2C_MasterRequestRead+0x180>
    }
  }

  return HAL_OK;
 80041aa:	2300      	movs	r3, #0
}
 80041ac:	4618      	mov	r0, r3
 80041ae:	3718      	adds	r7, #24
 80041b0:	46bd      	mov	sp, r7
 80041b2:	bd80      	pop	{r7, pc}
 80041b4:	00010008 	.word	0x00010008
 80041b8:	00010002 	.word	0x00010002

080041bc <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma: DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 80041bc:	b580      	push	{r7, lr}
 80041be:	b084      	sub	sp, #16
 80041c0:	af00      	add	r7, sp, #0
 80041c2:	6078      	str	r0, [r7, #4]
  I2C_HandleTypeDef* hi2c = ( I2C_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80041c4:	687b      	ldr	r3, [r7, #4]
 80041c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80041c8:	60fb      	str	r3, [r7, #12]
  
  /* Disable Acknowledge */
  hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 80041ca:	68fb      	ldr	r3, [r7, #12]
 80041cc:	681b      	ldr	r3, [r3, #0]
 80041ce:	681a      	ldr	r2, [r3, #0]
 80041d0:	68fb      	ldr	r3, [r7, #12]
 80041d2:	681b      	ldr	r3, [r3, #0]
 80041d4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80041d8:	601a      	str	r2, [r3, #0]

  hi2c->XferCount = 0U;
 80041da:	68fb      	ldr	r3, [r7, #12]
 80041dc:	2200      	movs	r2, #0
 80041de:	855a      	strh	r2, [r3, #42]	; 0x2a

  /* Reset XferAbortCallback */
  hi2c->hdmatx->XferAbortCallback = NULL;
 80041e0:	68fb      	ldr	r3, [r7, #12]
 80041e2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80041e4:	2200      	movs	r2, #0
 80041e6:	635a      	str	r2, [r3, #52]	; 0x34
  hi2c->hdmarx->XferAbortCallback = NULL;
 80041e8:	68fb      	ldr	r3, [r7, #12]
 80041ea:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80041ec:	2200      	movs	r2, #0
 80041ee:	635a      	str	r2, [r3, #52]	; 0x34

  /* Check if come from abort from user */
  if(hi2c->State == HAL_I2C_STATE_ABORT)
 80041f0:	68fb      	ldr	r3, [r7, #12]
 80041f2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80041f6:	b2db      	uxtb	r3, r3
 80041f8:	2b60      	cmp	r3, #96	; 0x60
 80041fa:	d116      	bne.n	800422a <I2C_DMAAbort+0x6e>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 80041fc:	68fb      	ldr	r3, [r7, #12]
 80041fe:	2220      	movs	r2, #32
 8004200:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004204:	68fb      	ldr	r3, [r7, #12]
 8004206:	2200      	movs	r2, #0
 8004208:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800420c:	68fb      	ldr	r3, [r7, #12]
 800420e:	2200      	movs	r2, #0
 8004210:	641a      	str	r2, [r3, #64]	; 0x40

    /* Disable I2C peripheral to prevent dummy data in buffer */
    __HAL_I2C_DISABLE(hi2c);
 8004212:	68fb      	ldr	r3, [r7, #12]
 8004214:	681b      	ldr	r3, [r3, #0]
 8004216:	681a      	ldr	r2, [r3, #0]
 8004218:	68fb      	ldr	r3, [r7, #12]
 800421a:	681b      	ldr	r3, [r3, #0]
 800421c:	f022 0201 	bic.w	r2, r2, #1
 8004220:	601a      	str	r2, [r3, #0]

    /* Call the corresponding callback to inform upper layer of End of Transfer */
    HAL_I2C_AbortCpltCallback(hi2c);
 8004222:	68f8      	ldr	r0, [r7, #12]
 8004224:	f7fe fea1 	bl	8002f6a <HAL_I2C_AbortCpltCallback>
    __HAL_I2C_DISABLE(hi2c);

    /* Call the corresponding callback to inform upper layer of End of Transfer */
    HAL_I2C_ErrorCallback(hi2c);
  }
}
 8004228:	e012      	b.n	8004250 <I2C_DMAAbort+0x94>
    hi2c->State = HAL_I2C_STATE_READY;
 800422a:	68fb      	ldr	r3, [r7, #12]
 800422c:	2220      	movs	r2, #32
 800422e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004232:	68fb      	ldr	r3, [r7, #12]
 8004234:	2200      	movs	r2, #0
 8004236:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    __HAL_I2C_DISABLE(hi2c);
 800423a:	68fb      	ldr	r3, [r7, #12]
 800423c:	681b      	ldr	r3, [r3, #0]
 800423e:	681a      	ldr	r2, [r3, #0]
 8004240:	68fb      	ldr	r3, [r7, #12]
 8004242:	681b      	ldr	r3, [r3, #0]
 8004244:	f022 0201 	bic.w	r2, r2, #1
 8004248:	601a      	str	r2, [r3, #0]
    HAL_I2C_ErrorCallback(hi2c);
 800424a:	68f8      	ldr	r0, [r7, #12]
 800424c:	f7fe fe84 	bl	8002f58 <HAL_I2C_ErrorCallback>
}
 8004250:	bf00      	nop
 8004252:	3710      	adds	r7, #16
 8004254:	46bd      	mov	sp, r7
 8004256:	bd80      	pop	{r7, pc}

08004258 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8004258:	b580      	push	{r7, lr}
 800425a:	b084      	sub	sp, #16
 800425c:	af00      	add	r7, sp, #0
 800425e:	60f8      	str	r0, [r7, #12]
 8004260:	60b9      	str	r1, [r7, #8]
 8004262:	603b      	str	r3, [r7, #0]
 8004264:	4613      	mov	r3, r2
 8004266:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while((__HAL_I2C_GET_FLAG(hi2c, Flag) ? SET : RESET) == Status) 
 8004268:	e01f      	b.n	80042aa <I2C_WaitOnFlagUntilTimeout+0x52>
  {
    /* Check for the Timeout */
    if(Timeout != HAL_MAX_DELAY)
 800426a:	683b      	ldr	r3, [r7, #0]
 800426c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004270:	d01b      	beq.n	80042aa <I2C_WaitOnFlagUntilTimeout+0x52>
    {
      if((Timeout == 0U)||((HAL_GetTick() - Tickstart ) > Timeout))
 8004272:	683b      	ldr	r3, [r7, #0]
 8004274:	2b00      	cmp	r3, #0
 8004276:	d007      	beq.n	8004288 <I2C_WaitOnFlagUntilTimeout+0x30>
 8004278:	f7fc fe62 	bl	8000f40 <HAL_GetTick>
 800427c:	4602      	mov	r2, r0
 800427e:	69bb      	ldr	r3, [r7, #24]
 8004280:	1ad3      	subs	r3, r2, r3
 8004282:	683a      	ldr	r2, [r7, #0]
 8004284:	429a      	cmp	r2, r3
 8004286:	d210      	bcs.n	80042aa <I2C_WaitOnFlagUntilTimeout+0x52>
      {
        hi2c->PreviousState = I2C_STATE_NONE;
 8004288:	68fb      	ldr	r3, [r7, #12]
 800428a:	2200      	movs	r2, #0
 800428c:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State= HAL_I2C_STATE_READY;
 800428e:	68fb      	ldr	r3, [r7, #12]
 8004290:	2220      	movs	r2, #32
 8004292:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8004296:	68fb      	ldr	r3, [r7, #12]
 8004298:	2200      	movs	r2, #0
 800429a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800429e:	68fb      	ldr	r3, [r7, #12]
 80042a0:	2200      	movs	r2, #0
 80042a2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
        
        return HAL_TIMEOUT;
 80042a6:	2303      	movs	r3, #3
 80042a8:	e023      	b.n	80042f2 <I2C_WaitOnFlagUntilTimeout+0x9a>
  while((__HAL_I2C_GET_FLAG(hi2c, Flag) ? SET : RESET) == Status) 
 80042aa:	68bb      	ldr	r3, [r7, #8]
 80042ac:	0c1b      	lsrs	r3, r3, #16
 80042ae:	b2db      	uxtb	r3, r3
 80042b0:	2b01      	cmp	r3, #1
 80042b2:	d10d      	bne.n	80042d0 <I2C_WaitOnFlagUntilTimeout+0x78>
 80042b4:	68fb      	ldr	r3, [r7, #12]
 80042b6:	681b      	ldr	r3, [r3, #0]
 80042b8:	695b      	ldr	r3, [r3, #20]
 80042ba:	43da      	mvns	r2, r3
 80042bc:	68bb      	ldr	r3, [r7, #8]
 80042be:	4013      	ands	r3, r2
 80042c0:	b29b      	uxth	r3, r3
 80042c2:	2b00      	cmp	r3, #0
 80042c4:	bf0c      	ite	eq
 80042c6:	2301      	moveq	r3, #1
 80042c8:	2300      	movne	r3, #0
 80042ca:	b2db      	uxtb	r3, r3
 80042cc:	461a      	mov	r2, r3
 80042ce:	e00c      	b.n	80042ea <I2C_WaitOnFlagUntilTimeout+0x92>
 80042d0:	68fb      	ldr	r3, [r7, #12]
 80042d2:	681b      	ldr	r3, [r3, #0]
 80042d4:	699b      	ldr	r3, [r3, #24]
 80042d6:	43da      	mvns	r2, r3
 80042d8:	68bb      	ldr	r3, [r7, #8]
 80042da:	4013      	ands	r3, r2
 80042dc:	b29b      	uxth	r3, r3
 80042de:	2b00      	cmp	r3, #0
 80042e0:	bf0c      	ite	eq
 80042e2:	2301      	moveq	r3, #1
 80042e4:	2300      	movne	r3, #0
 80042e6:	b2db      	uxtb	r3, r3
 80042e8:	461a      	mov	r2, r3
 80042ea:	79fb      	ldrb	r3, [r7, #7]
 80042ec:	429a      	cmp	r2, r3
 80042ee:	d0bc      	beq.n	800426a <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  
  return HAL_OK;
 80042f0:	2300      	movs	r3, #0
}
 80042f2:	4618      	mov	r0, r3
 80042f4:	3710      	adds	r7, #16
 80042f6:	46bd      	mov	sp, r7
 80042f8:	bd80      	pop	{r7, pc}

080042fa <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 80042fa:	b580      	push	{r7, lr}
 80042fc:	b084      	sub	sp, #16
 80042fe:	af00      	add	r7, sp, #0
 8004300:	60f8      	str	r0, [r7, #12]
 8004302:	60b9      	str	r1, [r7, #8]
 8004304:	607a      	str	r2, [r7, #4]
 8004306:	603b      	str	r3, [r7, #0]
  while(__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8004308:	e040      	b.n	800438c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x92>
  {
    if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800430a:	68fb      	ldr	r3, [r7, #12]
 800430c:	681b      	ldr	r3, [r3, #0]
 800430e:	695b      	ldr	r3, [r3, #20]
 8004310:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004314:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004318:	d11c      	bne.n	8004354 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x5a>
    {
      /* Generate Stop */
      hi2c->Instance->CR1 |= I2C_CR1_STOP;
 800431a:	68fb      	ldr	r3, [r7, #12]
 800431c:	681b      	ldr	r3, [r3, #0]
 800431e:	681a      	ldr	r2, [r3, #0]
 8004320:	68fb      	ldr	r3, [r7, #12]
 8004322:	681b      	ldr	r3, [r3, #0]
 8004324:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004328:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800432a:	68fb      	ldr	r3, [r7, #12]
 800432c:	681b      	ldr	r3, [r3, #0]
 800432e:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8004332:	615a      	str	r2, [r3, #20]

      hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 8004334:	68fb      	ldr	r3, [r7, #12]
 8004336:	2204      	movs	r2, #4
 8004338:	641a      	str	r2, [r3, #64]	; 0x40
      hi2c->PreviousState = I2C_STATE_NONE;
 800433a:	68fb      	ldr	r3, [r7, #12]
 800433c:	2200      	movs	r2, #0
 800433e:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State= HAL_I2C_STATE_READY;
 8004340:	68fb      	ldr	r3, [r7, #12]
 8004342:	2220      	movs	r2, #32
 8004344:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004348:	68fb      	ldr	r3, [r7, #12]
 800434a:	2200      	movs	r2, #0
 800434c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8004350:	2301      	movs	r3, #1
 8004352:	e03c      	b.n	80043ce <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd4>
    }

    /* Check for the Timeout */
    if(Timeout != HAL_MAX_DELAY)
 8004354:	687b      	ldr	r3, [r7, #4]
 8004356:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800435a:	d017      	beq.n	800438c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x92>
    {
      if((Timeout == 0U)||((HAL_GetTick() - Tickstart ) > Timeout))
 800435c:	687b      	ldr	r3, [r7, #4]
 800435e:	2b00      	cmp	r3, #0
 8004360:	d007      	beq.n	8004372 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x78>
 8004362:	f7fc fded 	bl	8000f40 <HAL_GetTick>
 8004366:	4602      	mov	r2, r0
 8004368:	683b      	ldr	r3, [r7, #0]
 800436a:	1ad3      	subs	r3, r2, r3
 800436c:	687a      	ldr	r2, [r7, #4]
 800436e:	429a      	cmp	r2, r3
 8004370:	d20c      	bcs.n	800438c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x92>
      {
        hi2c->PreviousState = I2C_STATE_NONE;
 8004372:	68fb      	ldr	r3, [r7, #12]
 8004374:	2200      	movs	r2, #0
 8004376:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State= HAL_I2C_STATE_READY;
 8004378:	68fb      	ldr	r3, [r7, #12]
 800437a:	2220      	movs	r2, #32
 800437c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004380:	68fb      	ldr	r3, [r7, #12]
 8004382:	2200      	movs	r2, #0
 8004384:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8004388:	2303      	movs	r3, #3
 800438a:	e020      	b.n	80043ce <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd4>
  while(__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800438c:	68bb      	ldr	r3, [r7, #8]
 800438e:	0c1b      	lsrs	r3, r3, #16
 8004390:	b2db      	uxtb	r3, r3
 8004392:	2b01      	cmp	r3, #1
 8004394:	d10c      	bne.n	80043b0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb6>
 8004396:	68fb      	ldr	r3, [r7, #12]
 8004398:	681b      	ldr	r3, [r3, #0]
 800439a:	695b      	ldr	r3, [r3, #20]
 800439c:	43da      	mvns	r2, r3
 800439e:	68bb      	ldr	r3, [r7, #8]
 80043a0:	4013      	ands	r3, r2
 80043a2:	b29b      	uxth	r3, r3
 80043a4:	2b00      	cmp	r3, #0
 80043a6:	bf14      	ite	ne
 80043a8:	2301      	movne	r3, #1
 80043aa:	2300      	moveq	r3, #0
 80043ac:	b2db      	uxtb	r3, r3
 80043ae:	e00b      	b.n	80043c8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xce>
 80043b0:	68fb      	ldr	r3, [r7, #12]
 80043b2:	681b      	ldr	r3, [r3, #0]
 80043b4:	699b      	ldr	r3, [r3, #24]
 80043b6:	43da      	mvns	r2, r3
 80043b8:	68bb      	ldr	r3, [r7, #8]
 80043ba:	4013      	ands	r3, r2
 80043bc:	b29b      	uxth	r3, r3
 80043be:	2b00      	cmp	r3, #0
 80043c0:	bf14      	ite	ne
 80043c2:	2301      	movne	r3, #1
 80043c4:	2300      	moveq	r3, #0
 80043c6:	b2db      	uxtb	r3, r3
 80043c8:	2b00      	cmp	r3, #0
 80043ca:	d19e      	bne.n	800430a <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 80043cc:	2300      	movs	r3, #0
}
 80043ce:	4618      	mov	r0, r3
 80043d0:	3710      	adds	r7, #16
 80043d2:	46bd      	mov	sp, r7
 80043d4:	bd80      	pop	{r7, pc}

080043d6 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{    
 80043d6:	b580      	push	{r7, lr}
 80043d8:	b084      	sub	sp, #16
 80043da:	af00      	add	r7, sp, #0
 80043dc:	60f8      	str	r0, [r7, #12]
 80043de:	60b9      	str	r1, [r7, #8]
 80043e0:	607a      	str	r2, [r7, #4]
  while(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80043e2:	e029      	b.n	8004438 <I2C_WaitOnTXEFlagUntilTimeout+0x62>
  {
    /* Check if a NACK is detected */
    if(I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80043e4:	68f8      	ldr	r0, [r7, #12]
 80043e6:	f000 f8ba 	bl	800455e <I2C_IsAcknowledgeFailed>
 80043ea:	4603      	mov	r3, r0
 80043ec:	2b00      	cmp	r3, #0
 80043ee:	d001      	beq.n	80043f4 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80043f0:	2301      	movs	r3, #1
 80043f2:	e029      	b.n	8004448 <I2C_WaitOnTXEFlagUntilTimeout+0x72>
    }
		
    /* Check for the Timeout */
    if(Timeout != HAL_MAX_DELAY)
 80043f4:	68bb      	ldr	r3, [r7, #8]
 80043f6:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80043fa:	d01d      	beq.n	8004438 <I2C_WaitOnTXEFlagUntilTimeout+0x62>
    {
      if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) > Timeout))
 80043fc:	68bb      	ldr	r3, [r7, #8]
 80043fe:	2b00      	cmp	r3, #0
 8004400:	d007      	beq.n	8004412 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8004402:	f7fc fd9d 	bl	8000f40 <HAL_GetTick>
 8004406:	4602      	mov	r2, r0
 8004408:	687b      	ldr	r3, [r7, #4]
 800440a:	1ad3      	subs	r3, r2, r3
 800440c:	68ba      	ldr	r2, [r7, #8]
 800440e:	429a      	cmp	r2, r3
 8004410:	d212      	bcs.n	8004438 <I2C_WaitOnTXEFlagUntilTimeout+0x62>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8004412:	68fb      	ldr	r3, [r7, #12]
 8004414:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004416:	f043 0220 	orr.w	r2, r3, #32
 800441a:	68fb      	ldr	r3, [r7, #12]
 800441c:	641a      	str	r2, [r3, #64]	; 0x40
        hi2c->PreviousState = I2C_STATE_NONE;
 800441e:	68fb      	ldr	r3, [r7, #12]
 8004420:	2200      	movs	r2, #0
 8004422:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State= HAL_I2C_STATE_READY;
 8004424:	68fb      	ldr	r3, [r7, #12]
 8004426:	2220      	movs	r2, #32
 8004428:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800442c:	68fb      	ldr	r3, [r7, #12]
 800442e:	2200      	movs	r2, #0
 8004430:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8004434:	2303      	movs	r3, #3
 8004436:	e007      	b.n	8004448 <I2C_WaitOnTXEFlagUntilTimeout+0x72>
  while(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004438:	68fb      	ldr	r3, [r7, #12]
 800443a:	681b      	ldr	r3, [r3, #0]
 800443c:	695b      	ldr	r3, [r3, #20]
 800443e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004442:	2b80      	cmp	r3, #128	; 0x80
 8004444:	d1ce      	bne.n	80043e4 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;      
 8004446:	2300      	movs	r3, #0
}
 8004448:	4618      	mov	r0, r3
 800444a:	3710      	adds	r7, #16
 800444c:	46bd      	mov	sp, r7
 800444e:	bd80      	pop	{r7, pc}

08004450 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{  
 8004450:	b580      	push	{r7, lr}
 8004452:	b084      	sub	sp, #16
 8004454:	af00      	add	r7, sp, #0
 8004456:	60f8      	str	r0, [r7, #12]
 8004458:	60b9      	str	r1, [r7, #8]
 800445a:	607a      	str	r2, [r7, #4]
  while(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800445c:	e029      	b.n	80044b2 <I2C_WaitOnBTFFlagUntilTimeout+0x62>
  {
    /* Check if a NACK is detected */
    if(I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800445e:	68f8      	ldr	r0, [r7, #12]
 8004460:	f000 f87d 	bl	800455e <I2C_IsAcknowledgeFailed>
 8004464:	4603      	mov	r3, r0
 8004466:	2b00      	cmp	r3, #0
 8004468:	d001      	beq.n	800446e <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800446a:	2301      	movs	r3, #1
 800446c:	e029      	b.n	80044c2 <I2C_WaitOnBTFFlagUntilTimeout+0x72>
    }

    /* Check for the Timeout */
    if(Timeout != HAL_MAX_DELAY)
 800446e:	68bb      	ldr	r3, [r7, #8]
 8004470:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004474:	d01d      	beq.n	80044b2 <I2C_WaitOnBTFFlagUntilTimeout+0x62>
    {
      if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) > Timeout))
 8004476:	68bb      	ldr	r3, [r7, #8]
 8004478:	2b00      	cmp	r3, #0
 800447a:	d007      	beq.n	800448c <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 800447c:	f7fc fd60 	bl	8000f40 <HAL_GetTick>
 8004480:	4602      	mov	r2, r0
 8004482:	687b      	ldr	r3, [r7, #4]
 8004484:	1ad3      	subs	r3, r2, r3
 8004486:	68ba      	ldr	r2, [r7, #8]
 8004488:	429a      	cmp	r2, r3
 800448a:	d212      	bcs.n	80044b2 <I2C_WaitOnBTFFlagUntilTimeout+0x62>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800448c:	68fb      	ldr	r3, [r7, #12]
 800448e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004490:	f043 0220 	orr.w	r2, r3, #32
 8004494:	68fb      	ldr	r3, [r7, #12]
 8004496:	641a      	str	r2, [r3, #64]	; 0x40
        hi2c->PreviousState = I2C_STATE_NONE;
 8004498:	68fb      	ldr	r3, [r7, #12]
 800449a:	2200      	movs	r2, #0
 800449c:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State= HAL_I2C_STATE_READY;
 800449e:	68fb      	ldr	r3, [r7, #12]
 80044a0:	2220      	movs	r2, #32
 80044a2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80044a6:	68fb      	ldr	r3, [r7, #12]
 80044a8:	2200      	movs	r2, #0
 80044aa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 80044ae:	2303      	movs	r3, #3
 80044b0:	e007      	b.n	80044c2 <I2C_WaitOnBTFFlagUntilTimeout+0x72>
  while(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80044b2:	68fb      	ldr	r3, [r7, #12]
 80044b4:	681b      	ldr	r3, [r3, #0]
 80044b6:	695b      	ldr	r3, [r3, #20]
 80044b8:	f003 0304 	and.w	r3, r3, #4
 80044bc:	2b04      	cmp	r3, #4
 80044be:	d1ce      	bne.n	800445e <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80044c0:	2300      	movs	r3, #0
}
 80044c2:	4618      	mov	r0, r3
 80044c4:	3710      	adds	r7, #16
 80044c6:	46bd      	mov	sp, r7
 80044c8:	bd80      	pop	{r7, pc}

080044ca <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{  
 80044ca:	b580      	push	{r7, lr}
 80044cc:	b084      	sub	sp, #16
 80044ce:	af00      	add	r7, sp, #0
 80044d0:	60f8      	str	r0, [r7, #12]
 80044d2:	60b9      	str	r1, [r7, #8]
 80044d4:	607a      	str	r2, [r7, #4]

  while(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80044d6:	e036      	b.n	8004546 <I2C_WaitOnRXNEFlagUntilTimeout+0x7c>
  {
    /* Check if a STOPF is detected */
    if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 80044d8:	68fb      	ldr	r3, [r7, #12]
 80044da:	681b      	ldr	r3, [r3, #0]
 80044dc:	695b      	ldr	r3, [r3, #20]
 80044de:	f003 0310 	and.w	r3, r3, #16
 80044e2:	2b10      	cmp	r3, #16
 80044e4:	d114      	bne.n	8004510 <I2C_WaitOnRXNEFlagUntilTimeout+0x46>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80044e6:	68fb      	ldr	r3, [r7, #12]
 80044e8:	681b      	ldr	r3, [r3, #0]
 80044ea:	f06f 0210 	mvn.w	r2, #16
 80044ee:	615a      	str	r2, [r3, #20]

      hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80044f0:	68fb      	ldr	r3, [r7, #12]
 80044f2:	2200      	movs	r2, #0
 80044f4:	641a      	str	r2, [r3, #64]	; 0x40
      hi2c->PreviousState = I2C_STATE_NONE;
 80044f6:	68fb      	ldr	r3, [r7, #12]
 80044f8:	2200      	movs	r2, #0
 80044fa:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State= HAL_I2C_STATE_READY;
 80044fc:	68fb      	ldr	r3, [r7, #12]
 80044fe:	2220      	movs	r2, #32
 8004500:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004504:	68fb      	ldr	r3, [r7, #12]
 8004506:	2200      	movs	r2, #0
 8004508:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 800450c:	2301      	movs	r3, #1
 800450e:	e022      	b.n	8004556 <I2C_WaitOnRXNEFlagUntilTimeout+0x8c>
    }

    /* Check for the Timeout */
    if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) > Timeout))
 8004510:	68bb      	ldr	r3, [r7, #8]
 8004512:	2b00      	cmp	r3, #0
 8004514:	d007      	beq.n	8004526 <I2C_WaitOnRXNEFlagUntilTimeout+0x5c>
 8004516:	f7fc fd13 	bl	8000f40 <HAL_GetTick>
 800451a:	4602      	mov	r2, r0
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	1ad3      	subs	r3, r2, r3
 8004520:	68ba      	ldr	r2, [r7, #8]
 8004522:	429a      	cmp	r2, r3
 8004524:	d20f      	bcs.n	8004546 <I2C_WaitOnRXNEFlagUntilTimeout+0x7c>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8004526:	68fb      	ldr	r3, [r7, #12]
 8004528:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800452a:	f043 0220 	orr.w	r2, r3, #32
 800452e:	68fb      	ldr	r3, [r7, #12]
 8004530:	641a      	str	r2, [r3, #64]	; 0x40
      hi2c->State= HAL_I2C_STATE_READY;
 8004532:	68fb      	ldr	r3, [r7, #12]
 8004534:	2220      	movs	r2, #32
 8004536:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800453a:	68fb      	ldr	r3, [r7, #12]
 800453c:	2200      	movs	r2, #0
 800453e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_TIMEOUT;
 8004542:	2303      	movs	r3, #3
 8004544:	e007      	b.n	8004556 <I2C_WaitOnRXNEFlagUntilTimeout+0x8c>
  while(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8004546:	68fb      	ldr	r3, [r7, #12]
 8004548:	681b      	ldr	r3, [r3, #0]
 800454a:	695b      	ldr	r3, [r3, #20]
 800454c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004550:	2b40      	cmp	r3, #64	; 0x40
 8004552:	d1c1      	bne.n	80044d8 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8004554:	2300      	movs	r3, #0
}
 8004556:	4618      	mov	r0, r3
 8004558:	3710      	adds	r7, #16
 800455a:	46bd      	mov	sp, r7
 800455c:	bd80      	pop	{r7, pc}

0800455e <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 800455e:	b480      	push	{r7}
 8004560:	b083      	sub	sp, #12
 8004562:	af00      	add	r7, sp, #0
 8004564:	6078      	str	r0, [r7, #4]
  if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8004566:	687b      	ldr	r3, [r7, #4]
 8004568:	681b      	ldr	r3, [r3, #0]
 800456a:	695b      	ldr	r3, [r3, #20]
 800456c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004570:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004574:	d114      	bne.n	80045a0 <I2C_IsAcknowledgeFailed+0x42>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004576:	687b      	ldr	r3, [r7, #4]
 8004578:	681b      	ldr	r3, [r3, #0]
 800457a:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 800457e:	615a      	str	r2, [r3, #20]

    hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 8004580:	687b      	ldr	r3, [r7, #4]
 8004582:	2204      	movs	r2, #4
 8004584:	641a      	str	r2, [r3, #64]	; 0x40
    hi2c->PreviousState = I2C_STATE_NONE;
 8004586:	687b      	ldr	r3, [r7, #4]
 8004588:	2200      	movs	r2, #0
 800458a:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State= HAL_I2C_STATE_READY;
 800458c:	687b      	ldr	r3, [r7, #4]
 800458e:	2220      	movs	r2, #32
 8004590:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004594:	687b      	ldr	r3, [r7, #4]
 8004596:	2200      	movs	r2, #0
 8004598:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 800459c:	2301      	movs	r3, #1
 800459e:	e000      	b.n	80045a2 <I2C_IsAcknowledgeFailed+0x44>
  }
  return HAL_OK;
 80045a0:	2300      	movs	r3, #0
}
 80045a2:	4618      	mov	r0, r3
 80045a4:	370c      	adds	r7, #12
 80045a6:	46bd      	mov	sp, r7
 80045a8:	bc80      	pop	{r7}
 80045aa:	4770      	bx	lr

080045ac <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80045ac:	b580      	push	{r7, lr}
 80045ae:	b086      	sub	sp, #24
 80045b0:	af00      	add	r7, sp, #0
 80045b2:	6078      	str	r0, [r7, #4]
   uint32_t tickstart = 0U;
 80045b4:	2300      	movs	r3, #0
 80045b6:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(RCC_OscInitStruct != NULL);
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80045b8:	687b      	ldr	r3, [r7, #4]
 80045ba:	681b      	ldr	r3, [r3, #0]
 80045bc:	f003 0301 	and.w	r3, r3, #1
 80045c0:	2b00      	cmp	r3, #0
 80045c2:	f000 8087 	beq.w	80046d4 <HAL_RCC_OscConfig+0x128>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
        
    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 80045c6:	4b92      	ldr	r3, [pc, #584]	; (8004810 <HAL_RCC_OscConfig+0x264>)
 80045c8:	685b      	ldr	r3, [r3, #4]
 80045ca:	f003 030c 	and.w	r3, r3, #12
 80045ce:	2b04      	cmp	r3, #4
 80045d0:	d00c      	beq.n	80045ec <HAL_RCC_OscConfig+0x40>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80045d2:	4b8f      	ldr	r3, [pc, #572]	; (8004810 <HAL_RCC_OscConfig+0x264>)
 80045d4:	685b      	ldr	r3, [r3, #4]
 80045d6:	f003 030c 	and.w	r3, r3, #12
 80045da:	2b08      	cmp	r3, #8
 80045dc:	d112      	bne.n	8004604 <HAL_RCC_OscConfig+0x58>
 80045de:	4b8c      	ldr	r3, [pc, #560]	; (8004810 <HAL_RCC_OscConfig+0x264>)
 80045e0:	685b      	ldr	r3, [r3, #4]
 80045e2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80045e6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80045ea:	d10b      	bne.n	8004604 <HAL_RCC_OscConfig+0x58>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80045ec:	4b88      	ldr	r3, [pc, #544]	; (8004810 <HAL_RCC_OscConfig+0x264>)
 80045ee:	681b      	ldr	r3, [r3, #0]
 80045f0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80045f4:	2b00      	cmp	r3, #0
 80045f6:	d06c      	beq.n	80046d2 <HAL_RCC_OscConfig+0x126>
 80045f8:	687b      	ldr	r3, [r7, #4]
 80045fa:	685b      	ldr	r3, [r3, #4]
 80045fc:	2b00      	cmp	r3, #0
 80045fe:	d168      	bne.n	80046d2 <HAL_RCC_OscConfig+0x126>
      {
        return HAL_ERROR;
 8004600:	2301      	movs	r3, #1
 8004602:	e22d      	b.n	8004a60 <HAL_RCC_OscConfig+0x4b4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004604:	687b      	ldr	r3, [r7, #4]
 8004606:	685b      	ldr	r3, [r3, #4]
 8004608:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800460c:	d106      	bne.n	800461c <HAL_RCC_OscConfig+0x70>
 800460e:	4b80      	ldr	r3, [pc, #512]	; (8004810 <HAL_RCC_OscConfig+0x264>)
 8004610:	681b      	ldr	r3, [r3, #0]
 8004612:	4a7f      	ldr	r2, [pc, #508]	; (8004810 <HAL_RCC_OscConfig+0x264>)
 8004614:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004618:	6013      	str	r3, [r2, #0]
 800461a:	e02e      	b.n	800467a <HAL_RCC_OscConfig+0xce>
 800461c:	687b      	ldr	r3, [r7, #4]
 800461e:	685b      	ldr	r3, [r3, #4]
 8004620:	2b00      	cmp	r3, #0
 8004622:	d10c      	bne.n	800463e <HAL_RCC_OscConfig+0x92>
 8004624:	4b7a      	ldr	r3, [pc, #488]	; (8004810 <HAL_RCC_OscConfig+0x264>)
 8004626:	681b      	ldr	r3, [r3, #0]
 8004628:	4a79      	ldr	r2, [pc, #484]	; (8004810 <HAL_RCC_OscConfig+0x264>)
 800462a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800462e:	6013      	str	r3, [r2, #0]
 8004630:	4b77      	ldr	r3, [pc, #476]	; (8004810 <HAL_RCC_OscConfig+0x264>)
 8004632:	681b      	ldr	r3, [r3, #0]
 8004634:	4a76      	ldr	r2, [pc, #472]	; (8004810 <HAL_RCC_OscConfig+0x264>)
 8004636:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800463a:	6013      	str	r3, [r2, #0]
 800463c:	e01d      	b.n	800467a <HAL_RCC_OscConfig+0xce>
 800463e:	687b      	ldr	r3, [r7, #4]
 8004640:	685b      	ldr	r3, [r3, #4]
 8004642:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8004646:	d10c      	bne.n	8004662 <HAL_RCC_OscConfig+0xb6>
 8004648:	4b71      	ldr	r3, [pc, #452]	; (8004810 <HAL_RCC_OscConfig+0x264>)
 800464a:	681b      	ldr	r3, [r3, #0]
 800464c:	4a70      	ldr	r2, [pc, #448]	; (8004810 <HAL_RCC_OscConfig+0x264>)
 800464e:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004652:	6013      	str	r3, [r2, #0]
 8004654:	4b6e      	ldr	r3, [pc, #440]	; (8004810 <HAL_RCC_OscConfig+0x264>)
 8004656:	681b      	ldr	r3, [r3, #0]
 8004658:	4a6d      	ldr	r2, [pc, #436]	; (8004810 <HAL_RCC_OscConfig+0x264>)
 800465a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800465e:	6013      	str	r3, [r2, #0]
 8004660:	e00b      	b.n	800467a <HAL_RCC_OscConfig+0xce>
 8004662:	4b6b      	ldr	r3, [pc, #428]	; (8004810 <HAL_RCC_OscConfig+0x264>)
 8004664:	681b      	ldr	r3, [r3, #0]
 8004666:	4a6a      	ldr	r2, [pc, #424]	; (8004810 <HAL_RCC_OscConfig+0x264>)
 8004668:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800466c:	6013      	str	r3, [r2, #0]
 800466e:	4b68      	ldr	r3, [pc, #416]	; (8004810 <HAL_RCC_OscConfig+0x264>)
 8004670:	681b      	ldr	r3, [r3, #0]
 8004672:	4a67      	ldr	r2, [pc, #412]	; (8004810 <HAL_RCC_OscConfig+0x264>)
 8004674:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004678:	6013      	str	r3, [r2, #0]
      

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800467a:	687b      	ldr	r3, [r7, #4]
 800467c:	685b      	ldr	r3, [r3, #4]
 800467e:	2b00      	cmp	r3, #0
 8004680:	d013      	beq.n	80046aa <HAL_RCC_OscConfig+0xfe>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004682:	f7fc fc5d 	bl	8000f40 <HAL_GetTick>
 8004686:	6138      	str	r0, [r7, #16]
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004688:	e008      	b.n	800469c <HAL_RCC_OscConfig+0xf0>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800468a:	f7fc fc59 	bl	8000f40 <HAL_GetTick>
 800468e:	4602      	mov	r2, r0
 8004690:	693b      	ldr	r3, [r7, #16]
 8004692:	1ad3      	subs	r3, r2, r3
 8004694:	2b64      	cmp	r3, #100	; 0x64
 8004696:	d901      	bls.n	800469c <HAL_RCC_OscConfig+0xf0>
          {
            return HAL_TIMEOUT;
 8004698:	2303      	movs	r3, #3
 800469a:	e1e1      	b.n	8004a60 <HAL_RCC_OscConfig+0x4b4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800469c:	4b5c      	ldr	r3, [pc, #368]	; (8004810 <HAL_RCC_OscConfig+0x264>)
 800469e:	681b      	ldr	r3, [r3, #0]
 80046a0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80046a4:	2b00      	cmp	r3, #0
 80046a6:	d0f0      	beq.n	800468a <HAL_RCC_OscConfig+0xde>
 80046a8:	e014      	b.n	80046d4 <HAL_RCC_OscConfig+0x128>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80046aa:	f7fc fc49 	bl	8000f40 <HAL_GetTick>
 80046ae:	6138      	str	r0, [r7, #16]
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80046b0:	e008      	b.n	80046c4 <HAL_RCC_OscConfig+0x118>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80046b2:	f7fc fc45 	bl	8000f40 <HAL_GetTick>
 80046b6:	4602      	mov	r2, r0
 80046b8:	693b      	ldr	r3, [r7, #16]
 80046ba:	1ad3      	subs	r3, r2, r3
 80046bc:	2b64      	cmp	r3, #100	; 0x64
 80046be:	d901      	bls.n	80046c4 <HAL_RCC_OscConfig+0x118>
          {
            return HAL_TIMEOUT;
 80046c0:	2303      	movs	r3, #3
 80046c2:	e1cd      	b.n	8004a60 <HAL_RCC_OscConfig+0x4b4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80046c4:	4b52      	ldr	r3, [pc, #328]	; (8004810 <HAL_RCC_OscConfig+0x264>)
 80046c6:	681b      	ldr	r3, [r3, #0]
 80046c8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80046cc:	2b00      	cmp	r3, #0
 80046ce:	d1f0      	bne.n	80046b2 <HAL_RCC_OscConfig+0x106>
 80046d0:	e000      	b.n	80046d4 <HAL_RCC_OscConfig+0x128>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80046d2:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80046d4:	687b      	ldr	r3, [r7, #4]
 80046d6:	681b      	ldr	r3, [r3, #0]
 80046d8:	f003 0302 	and.w	r3, r3, #2
 80046dc:	2b00      	cmp	r3, #0
 80046de:	d063      	beq.n	80047a8 <HAL_RCC_OscConfig+0x1fc>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 80046e0:	4b4b      	ldr	r3, [pc, #300]	; (8004810 <HAL_RCC_OscConfig+0x264>)
 80046e2:	685b      	ldr	r3, [r3, #4]
 80046e4:	f003 030c 	and.w	r3, r3, #12
 80046e8:	2b00      	cmp	r3, #0
 80046ea:	d00b      	beq.n	8004704 <HAL_RCC_OscConfig+0x158>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 80046ec:	4b48      	ldr	r3, [pc, #288]	; (8004810 <HAL_RCC_OscConfig+0x264>)
 80046ee:	685b      	ldr	r3, [r3, #4]
 80046f0:	f003 030c 	and.w	r3, r3, #12
 80046f4:	2b08      	cmp	r3, #8
 80046f6:	d11c      	bne.n	8004732 <HAL_RCC_OscConfig+0x186>
 80046f8:	4b45      	ldr	r3, [pc, #276]	; (8004810 <HAL_RCC_OscConfig+0x264>)
 80046fa:	685b      	ldr	r3, [r3, #4]
 80046fc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004700:	2b00      	cmp	r3, #0
 8004702:	d116      	bne.n	8004732 <HAL_RCC_OscConfig+0x186>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004704:	4b42      	ldr	r3, [pc, #264]	; (8004810 <HAL_RCC_OscConfig+0x264>)
 8004706:	681b      	ldr	r3, [r3, #0]
 8004708:	f003 0302 	and.w	r3, r3, #2
 800470c:	2b00      	cmp	r3, #0
 800470e:	d005      	beq.n	800471c <HAL_RCC_OscConfig+0x170>
 8004710:	687b      	ldr	r3, [r7, #4]
 8004712:	691b      	ldr	r3, [r3, #16]
 8004714:	2b01      	cmp	r3, #1
 8004716:	d001      	beq.n	800471c <HAL_RCC_OscConfig+0x170>
      {
        return HAL_ERROR;
 8004718:	2301      	movs	r3, #1
 800471a:	e1a1      	b.n	8004a60 <HAL_RCC_OscConfig+0x4b4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800471c:	4b3c      	ldr	r3, [pc, #240]	; (8004810 <HAL_RCC_OscConfig+0x264>)
 800471e:	681b      	ldr	r3, [r3, #0]
 8004720:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004724:	687b      	ldr	r3, [r7, #4]
 8004726:	695b      	ldr	r3, [r3, #20]
 8004728:	00db      	lsls	r3, r3, #3
 800472a:	4939      	ldr	r1, [pc, #228]	; (8004810 <HAL_RCC_OscConfig+0x264>)
 800472c:	4313      	orrs	r3, r2
 800472e:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004730:	e03a      	b.n	80047a8 <HAL_RCC_OscConfig+0x1fc>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8004732:	687b      	ldr	r3, [r7, #4]
 8004734:	691b      	ldr	r3, [r3, #16]
 8004736:	2b00      	cmp	r3, #0
 8004738:	d020      	beq.n	800477c <HAL_RCC_OscConfig+0x1d0>
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800473a:	4b36      	ldr	r3, [pc, #216]	; (8004814 <HAL_RCC_OscConfig+0x268>)
 800473c:	2201      	movs	r2, #1
 800473e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004740:	f7fc fbfe 	bl	8000f40 <HAL_GetTick>
 8004744:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004746:	e008      	b.n	800475a <HAL_RCC_OscConfig+0x1ae>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004748:	f7fc fbfa 	bl	8000f40 <HAL_GetTick>
 800474c:	4602      	mov	r2, r0
 800474e:	693b      	ldr	r3, [r7, #16]
 8004750:	1ad3      	subs	r3, r2, r3
 8004752:	2b02      	cmp	r3, #2
 8004754:	d901      	bls.n	800475a <HAL_RCC_OscConfig+0x1ae>
          {
            return HAL_TIMEOUT;
 8004756:	2303      	movs	r3, #3
 8004758:	e182      	b.n	8004a60 <HAL_RCC_OscConfig+0x4b4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800475a:	4b2d      	ldr	r3, [pc, #180]	; (8004810 <HAL_RCC_OscConfig+0x264>)
 800475c:	681b      	ldr	r3, [r3, #0]
 800475e:	f003 0302 	and.w	r3, r3, #2
 8004762:	2b00      	cmp	r3, #0
 8004764:	d0f0      	beq.n	8004748 <HAL_RCC_OscConfig+0x19c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004766:	4b2a      	ldr	r3, [pc, #168]	; (8004810 <HAL_RCC_OscConfig+0x264>)
 8004768:	681b      	ldr	r3, [r3, #0]
 800476a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800476e:	687b      	ldr	r3, [r7, #4]
 8004770:	695b      	ldr	r3, [r3, #20]
 8004772:	00db      	lsls	r3, r3, #3
 8004774:	4926      	ldr	r1, [pc, #152]	; (8004810 <HAL_RCC_OscConfig+0x264>)
 8004776:	4313      	orrs	r3, r2
 8004778:	600b      	str	r3, [r1, #0]
 800477a:	e015      	b.n	80047a8 <HAL_RCC_OscConfig+0x1fc>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800477c:	4b25      	ldr	r3, [pc, #148]	; (8004814 <HAL_RCC_OscConfig+0x268>)
 800477e:	2200      	movs	r2, #0
 8004780:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004782:	f7fc fbdd 	bl	8000f40 <HAL_GetTick>
 8004786:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004788:	e008      	b.n	800479c <HAL_RCC_OscConfig+0x1f0>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800478a:	f7fc fbd9 	bl	8000f40 <HAL_GetTick>
 800478e:	4602      	mov	r2, r0
 8004790:	693b      	ldr	r3, [r7, #16]
 8004792:	1ad3      	subs	r3, r2, r3
 8004794:	2b02      	cmp	r3, #2
 8004796:	d901      	bls.n	800479c <HAL_RCC_OscConfig+0x1f0>
          {
            return HAL_TIMEOUT;
 8004798:	2303      	movs	r3, #3
 800479a:	e161      	b.n	8004a60 <HAL_RCC_OscConfig+0x4b4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800479c:	4b1c      	ldr	r3, [pc, #112]	; (8004810 <HAL_RCC_OscConfig+0x264>)
 800479e:	681b      	ldr	r3, [r3, #0]
 80047a0:	f003 0302 	and.w	r3, r3, #2
 80047a4:	2b00      	cmp	r3, #0
 80047a6:	d1f0      	bne.n	800478a <HAL_RCC_OscConfig+0x1de>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80047a8:	687b      	ldr	r3, [r7, #4]
 80047aa:	681b      	ldr	r3, [r3, #0]
 80047ac:	f003 0308 	and.w	r3, r3, #8
 80047b0:	2b00      	cmp	r3, #0
 80047b2:	d039      	beq.n	8004828 <HAL_RCC_OscConfig+0x27c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80047b4:	687b      	ldr	r3, [r7, #4]
 80047b6:	699b      	ldr	r3, [r3, #24]
 80047b8:	2b00      	cmp	r3, #0
 80047ba:	d019      	beq.n	80047f0 <HAL_RCC_OscConfig+0x244>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80047bc:	4b16      	ldr	r3, [pc, #88]	; (8004818 <HAL_RCC_OscConfig+0x26c>)
 80047be:	2201      	movs	r2, #1
 80047c0:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80047c2:	f7fc fbbd 	bl	8000f40 <HAL_GetTick>
 80047c6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80047c8:	e008      	b.n	80047dc <HAL_RCC_OscConfig+0x230>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80047ca:	f7fc fbb9 	bl	8000f40 <HAL_GetTick>
 80047ce:	4602      	mov	r2, r0
 80047d0:	693b      	ldr	r3, [r7, #16]
 80047d2:	1ad3      	subs	r3, r2, r3
 80047d4:	2b02      	cmp	r3, #2
 80047d6:	d901      	bls.n	80047dc <HAL_RCC_OscConfig+0x230>
        {
          return HAL_TIMEOUT;
 80047d8:	2303      	movs	r3, #3
 80047da:	e141      	b.n	8004a60 <HAL_RCC_OscConfig+0x4b4>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80047dc:	4b0c      	ldr	r3, [pc, #48]	; (8004810 <HAL_RCC_OscConfig+0x264>)
 80047de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80047e0:	f003 0302 	and.w	r3, r3, #2
 80047e4:	2b00      	cmp	r3, #0
 80047e6:	d0f0      	beq.n	80047ca <HAL_RCC_OscConfig+0x21e>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms 
          should be added.*/
      RCC_Delay(1);
 80047e8:	2001      	movs	r0, #1
 80047ea:	f000 fadf 	bl	8004dac <RCC_Delay>
 80047ee:	e01b      	b.n	8004828 <HAL_RCC_OscConfig+0x27c>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80047f0:	4b09      	ldr	r3, [pc, #36]	; (8004818 <HAL_RCC_OscConfig+0x26c>)
 80047f2:	2200      	movs	r2, #0
 80047f4:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80047f6:	f7fc fba3 	bl	8000f40 <HAL_GetTick>
 80047fa:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80047fc:	e00e      	b.n	800481c <HAL_RCC_OscConfig+0x270>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80047fe:	f7fc fb9f 	bl	8000f40 <HAL_GetTick>
 8004802:	4602      	mov	r2, r0
 8004804:	693b      	ldr	r3, [r7, #16]
 8004806:	1ad3      	subs	r3, r2, r3
 8004808:	2b02      	cmp	r3, #2
 800480a:	d907      	bls.n	800481c <HAL_RCC_OscConfig+0x270>
        {
          return HAL_TIMEOUT;
 800480c:	2303      	movs	r3, #3
 800480e:	e127      	b.n	8004a60 <HAL_RCC_OscConfig+0x4b4>
 8004810:	40021000 	.word	0x40021000
 8004814:	42420000 	.word	0x42420000
 8004818:	42420480 	.word	0x42420480
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800481c:	4b92      	ldr	r3, [pc, #584]	; (8004a68 <HAL_RCC_OscConfig+0x4bc>)
 800481e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004820:	f003 0302 	and.w	r3, r3, #2
 8004824:	2b00      	cmp	r3, #0
 8004826:	d1ea      	bne.n	80047fe <HAL_RCC_OscConfig+0x252>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004828:	687b      	ldr	r3, [r7, #4]
 800482a:	681b      	ldr	r3, [r3, #0]
 800482c:	f003 0304 	and.w	r3, r3, #4
 8004830:	2b00      	cmp	r3, #0
 8004832:	f000 80a6 	beq.w	8004982 <HAL_RCC_OscConfig+0x3d6>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004836:	2300      	movs	r3, #0
 8004838:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800483a:	4b8b      	ldr	r3, [pc, #556]	; (8004a68 <HAL_RCC_OscConfig+0x4bc>)
 800483c:	69db      	ldr	r3, [r3, #28]
 800483e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004842:	2b00      	cmp	r3, #0
 8004844:	d10d      	bne.n	8004862 <HAL_RCC_OscConfig+0x2b6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004846:	4b88      	ldr	r3, [pc, #544]	; (8004a68 <HAL_RCC_OscConfig+0x4bc>)
 8004848:	69db      	ldr	r3, [r3, #28]
 800484a:	4a87      	ldr	r2, [pc, #540]	; (8004a68 <HAL_RCC_OscConfig+0x4bc>)
 800484c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004850:	61d3      	str	r3, [r2, #28]
 8004852:	4b85      	ldr	r3, [pc, #532]	; (8004a68 <HAL_RCC_OscConfig+0x4bc>)
 8004854:	69db      	ldr	r3, [r3, #28]
 8004856:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800485a:	60fb      	str	r3, [r7, #12]
 800485c:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 800485e:	2301      	movs	r3, #1
 8004860:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004862:	4b82      	ldr	r3, [pc, #520]	; (8004a6c <HAL_RCC_OscConfig+0x4c0>)
 8004864:	681b      	ldr	r3, [r3, #0]
 8004866:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800486a:	2b00      	cmp	r3, #0
 800486c:	d118      	bne.n	80048a0 <HAL_RCC_OscConfig+0x2f4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800486e:	4b7f      	ldr	r3, [pc, #508]	; (8004a6c <HAL_RCC_OscConfig+0x4c0>)
 8004870:	681b      	ldr	r3, [r3, #0]
 8004872:	4a7e      	ldr	r2, [pc, #504]	; (8004a6c <HAL_RCC_OscConfig+0x4c0>)
 8004874:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004878:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800487a:	f7fc fb61 	bl	8000f40 <HAL_GetTick>
 800487e:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004880:	e008      	b.n	8004894 <HAL_RCC_OscConfig+0x2e8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004882:	f7fc fb5d 	bl	8000f40 <HAL_GetTick>
 8004886:	4602      	mov	r2, r0
 8004888:	693b      	ldr	r3, [r7, #16]
 800488a:	1ad3      	subs	r3, r2, r3
 800488c:	2b64      	cmp	r3, #100	; 0x64
 800488e:	d901      	bls.n	8004894 <HAL_RCC_OscConfig+0x2e8>
        {
          return HAL_TIMEOUT;
 8004890:	2303      	movs	r3, #3
 8004892:	e0e5      	b.n	8004a60 <HAL_RCC_OscConfig+0x4b4>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004894:	4b75      	ldr	r3, [pc, #468]	; (8004a6c <HAL_RCC_OscConfig+0x4c0>)
 8004896:	681b      	ldr	r3, [r3, #0]
 8004898:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800489c:	2b00      	cmp	r3, #0
 800489e:	d0f0      	beq.n	8004882 <HAL_RCC_OscConfig+0x2d6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80048a0:	687b      	ldr	r3, [r7, #4]
 80048a2:	68db      	ldr	r3, [r3, #12]
 80048a4:	2b01      	cmp	r3, #1
 80048a6:	d106      	bne.n	80048b6 <HAL_RCC_OscConfig+0x30a>
 80048a8:	4b6f      	ldr	r3, [pc, #444]	; (8004a68 <HAL_RCC_OscConfig+0x4bc>)
 80048aa:	6a1b      	ldr	r3, [r3, #32]
 80048ac:	4a6e      	ldr	r2, [pc, #440]	; (8004a68 <HAL_RCC_OscConfig+0x4bc>)
 80048ae:	f043 0301 	orr.w	r3, r3, #1
 80048b2:	6213      	str	r3, [r2, #32]
 80048b4:	e02d      	b.n	8004912 <HAL_RCC_OscConfig+0x366>
 80048b6:	687b      	ldr	r3, [r7, #4]
 80048b8:	68db      	ldr	r3, [r3, #12]
 80048ba:	2b00      	cmp	r3, #0
 80048bc:	d10c      	bne.n	80048d8 <HAL_RCC_OscConfig+0x32c>
 80048be:	4b6a      	ldr	r3, [pc, #424]	; (8004a68 <HAL_RCC_OscConfig+0x4bc>)
 80048c0:	6a1b      	ldr	r3, [r3, #32]
 80048c2:	4a69      	ldr	r2, [pc, #420]	; (8004a68 <HAL_RCC_OscConfig+0x4bc>)
 80048c4:	f023 0301 	bic.w	r3, r3, #1
 80048c8:	6213      	str	r3, [r2, #32]
 80048ca:	4b67      	ldr	r3, [pc, #412]	; (8004a68 <HAL_RCC_OscConfig+0x4bc>)
 80048cc:	6a1b      	ldr	r3, [r3, #32]
 80048ce:	4a66      	ldr	r2, [pc, #408]	; (8004a68 <HAL_RCC_OscConfig+0x4bc>)
 80048d0:	f023 0304 	bic.w	r3, r3, #4
 80048d4:	6213      	str	r3, [r2, #32]
 80048d6:	e01c      	b.n	8004912 <HAL_RCC_OscConfig+0x366>
 80048d8:	687b      	ldr	r3, [r7, #4]
 80048da:	68db      	ldr	r3, [r3, #12]
 80048dc:	2b05      	cmp	r3, #5
 80048de:	d10c      	bne.n	80048fa <HAL_RCC_OscConfig+0x34e>
 80048e0:	4b61      	ldr	r3, [pc, #388]	; (8004a68 <HAL_RCC_OscConfig+0x4bc>)
 80048e2:	6a1b      	ldr	r3, [r3, #32]
 80048e4:	4a60      	ldr	r2, [pc, #384]	; (8004a68 <HAL_RCC_OscConfig+0x4bc>)
 80048e6:	f043 0304 	orr.w	r3, r3, #4
 80048ea:	6213      	str	r3, [r2, #32]
 80048ec:	4b5e      	ldr	r3, [pc, #376]	; (8004a68 <HAL_RCC_OscConfig+0x4bc>)
 80048ee:	6a1b      	ldr	r3, [r3, #32]
 80048f0:	4a5d      	ldr	r2, [pc, #372]	; (8004a68 <HAL_RCC_OscConfig+0x4bc>)
 80048f2:	f043 0301 	orr.w	r3, r3, #1
 80048f6:	6213      	str	r3, [r2, #32]
 80048f8:	e00b      	b.n	8004912 <HAL_RCC_OscConfig+0x366>
 80048fa:	4b5b      	ldr	r3, [pc, #364]	; (8004a68 <HAL_RCC_OscConfig+0x4bc>)
 80048fc:	6a1b      	ldr	r3, [r3, #32]
 80048fe:	4a5a      	ldr	r2, [pc, #360]	; (8004a68 <HAL_RCC_OscConfig+0x4bc>)
 8004900:	f023 0301 	bic.w	r3, r3, #1
 8004904:	6213      	str	r3, [r2, #32]
 8004906:	4b58      	ldr	r3, [pc, #352]	; (8004a68 <HAL_RCC_OscConfig+0x4bc>)
 8004908:	6a1b      	ldr	r3, [r3, #32]
 800490a:	4a57      	ldr	r2, [pc, #348]	; (8004a68 <HAL_RCC_OscConfig+0x4bc>)
 800490c:	f023 0304 	bic.w	r3, r3, #4
 8004910:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8004912:	687b      	ldr	r3, [r7, #4]
 8004914:	68db      	ldr	r3, [r3, #12]
 8004916:	2b00      	cmp	r3, #0
 8004918:	d015      	beq.n	8004946 <HAL_RCC_OscConfig+0x39a>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800491a:	f7fc fb11 	bl	8000f40 <HAL_GetTick>
 800491e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004920:	e00a      	b.n	8004938 <HAL_RCC_OscConfig+0x38c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004922:	f7fc fb0d 	bl	8000f40 <HAL_GetTick>
 8004926:	4602      	mov	r2, r0
 8004928:	693b      	ldr	r3, [r7, #16]
 800492a:	1ad3      	subs	r3, r2, r3
 800492c:	f241 3288 	movw	r2, #5000	; 0x1388
 8004930:	4293      	cmp	r3, r2
 8004932:	d901      	bls.n	8004938 <HAL_RCC_OscConfig+0x38c>
        {
          return HAL_TIMEOUT;
 8004934:	2303      	movs	r3, #3
 8004936:	e093      	b.n	8004a60 <HAL_RCC_OscConfig+0x4b4>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004938:	4b4b      	ldr	r3, [pc, #300]	; (8004a68 <HAL_RCC_OscConfig+0x4bc>)
 800493a:	6a1b      	ldr	r3, [r3, #32]
 800493c:	f003 0302 	and.w	r3, r3, #2
 8004940:	2b00      	cmp	r3, #0
 8004942:	d0ee      	beq.n	8004922 <HAL_RCC_OscConfig+0x376>
 8004944:	e014      	b.n	8004970 <HAL_RCC_OscConfig+0x3c4>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004946:	f7fc fafb 	bl	8000f40 <HAL_GetTick>
 800494a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800494c:	e00a      	b.n	8004964 <HAL_RCC_OscConfig+0x3b8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800494e:	f7fc faf7 	bl	8000f40 <HAL_GetTick>
 8004952:	4602      	mov	r2, r0
 8004954:	693b      	ldr	r3, [r7, #16]
 8004956:	1ad3      	subs	r3, r2, r3
 8004958:	f241 3288 	movw	r2, #5000	; 0x1388
 800495c:	4293      	cmp	r3, r2
 800495e:	d901      	bls.n	8004964 <HAL_RCC_OscConfig+0x3b8>
        {
          return HAL_TIMEOUT;
 8004960:	2303      	movs	r3, #3
 8004962:	e07d      	b.n	8004a60 <HAL_RCC_OscConfig+0x4b4>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004964:	4b40      	ldr	r3, [pc, #256]	; (8004a68 <HAL_RCC_OscConfig+0x4bc>)
 8004966:	6a1b      	ldr	r3, [r3, #32]
 8004968:	f003 0302 	and.w	r3, r3, #2
 800496c:	2b00      	cmp	r3, #0
 800496e:	d1ee      	bne.n	800494e <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8004970:	7dfb      	ldrb	r3, [r7, #23]
 8004972:	2b01      	cmp	r3, #1
 8004974:	d105      	bne.n	8004982 <HAL_RCC_OscConfig+0x3d6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004976:	4b3c      	ldr	r3, [pc, #240]	; (8004a68 <HAL_RCC_OscConfig+0x4bc>)
 8004978:	69db      	ldr	r3, [r3, #28]
 800497a:	4a3b      	ldr	r2, [pc, #236]	; (8004a68 <HAL_RCC_OscConfig+0x4bc>)
 800497c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004980:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004982:	687b      	ldr	r3, [r7, #4]
 8004984:	69db      	ldr	r3, [r3, #28]
 8004986:	2b00      	cmp	r3, #0
 8004988:	d069      	beq.n	8004a5e <HAL_RCC_OscConfig+0x4b2>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800498a:	4b37      	ldr	r3, [pc, #220]	; (8004a68 <HAL_RCC_OscConfig+0x4bc>)
 800498c:	685b      	ldr	r3, [r3, #4]
 800498e:	f003 030c 	and.w	r3, r3, #12
 8004992:	2b08      	cmp	r3, #8
 8004994:	d061      	beq.n	8004a5a <HAL_RCC_OscConfig+0x4ae>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004996:	687b      	ldr	r3, [r7, #4]
 8004998:	69db      	ldr	r3, [r3, #28]
 800499a:	2b02      	cmp	r3, #2
 800499c:	d146      	bne.n	8004a2c <HAL_RCC_OscConfig+0x480>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800499e:	4b34      	ldr	r3, [pc, #208]	; (8004a70 <HAL_RCC_OscConfig+0x4c4>)
 80049a0:	2200      	movs	r2, #0
 80049a2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80049a4:	f7fc facc 	bl	8000f40 <HAL_GetTick>
 80049a8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80049aa:	e008      	b.n	80049be <HAL_RCC_OscConfig+0x412>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80049ac:	f7fc fac8 	bl	8000f40 <HAL_GetTick>
 80049b0:	4602      	mov	r2, r0
 80049b2:	693b      	ldr	r3, [r7, #16]
 80049b4:	1ad3      	subs	r3, r2, r3
 80049b6:	2b02      	cmp	r3, #2
 80049b8:	d901      	bls.n	80049be <HAL_RCC_OscConfig+0x412>
          {
            return HAL_TIMEOUT;
 80049ba:	2303      	movs	r3, #3
 80049bc:	e050      	b.n	8004a60 <HAL_RCC_OscConfig+0x4b4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80049be:	4b2a      	ldr	r3, [pc, #168]	; (8004a68 <HAL_RCC_OscConfig+0x4bc>)
 80049c0:	681b      	ldr	r3, [r3, #0]
 80049c2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80049c6:	2b00      	cmp	r3, #0
 80049c8:	d1f0      	bne.n	80049ac <HAL_RCC_OscConfig+0x400>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if(RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80049ca:	687b      	ldr	r3, [r7, #4]
 80049cc:	6a1b      	ldr	r3, [r3, #32]
 80049ce:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80049d2:	d108      	bne.n	80049e6 <HAL_RCC_OscConfig+0x43a>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80049d4:	4b24      	ldr	r3, [pc, #144]	; (8004a68 <HAL_RCC_OscConfig+0x4bc>)
 80049d6:	685b      	ldr	r3, [r3, #4]
 80049d8:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 80049dc:	687b      	ldr	r3, [r7, #4]
 80049de:	689b      	ldr	r3, [r3, #8]
 80049e0:	4921      	ldr	r1, [pc, #132]	; (8004a68 <HAL_RCC_OscConfig+0x4bc>)
 80049e2:	4313      	orrs	r3, r2
 80049e4:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80049e6:	4b20      	ldr	r3, [pc, #128]	; (8004a68 <HAL_RCC_OscConfig+0x4bc>)
 80049e8:	685b      	ldr	r3, [r3, #4]
 80049ea:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 80049ee:	687b      	ldr	r3, [r7, #4]
 80049f0:	6a19      	ldr	r1, [r3, #32]
 80049f2:	687b      	ldr	r3, [r7, #4]
 80049f4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80049f6:	430b      	orrs	r3, r1
 80049f8:	491b      	ldr	r1, [pc, #108]	; (8004a68 <HAL_RCC_OscConfig+0x4bc>)
 80049fa:	4313      	orrs	r3, r2
 80049fc:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80049fe:	4b1c      	ldr	r3, [pc, #112]	; (8004a70 <HAL_RCC_OscConfig+0x4c4>)
 8004a00:	2201      	movs	r2, #1
 8004a02:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004a04:	f7fc fa9c 	bl	8000f40 <HAL_GetTick>
 8004a08:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8004a0a:	e008      	b.n	8004a1e <HAL_RCC_OscConfig+0x472>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004a0c:	f7fc fa98 	bl	8000f40 <HAL_GetTick>
 8004a10:	4602      	mov	r2, r0
 8004a12:	693b      	ldr	r3, [r7, #16]
 8004a14:	1ad3      	subs	r3, r2, r3
 8004a16:	2b02      	cmp	r3, #2
 8004a18:	d901      	bls.n	8004a1e <HAL_RCC_OscConfig+0x472>
          {
            return HAL_TIMEOUT;
 8004a1a:	2303      	movs	r3, #3
 8004a1c:	e020      	b.n	8004a60 <HAL_RCC_OscConfig+0x4b4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8004a1e:	4b12      	ldr	r3, [pc, #72]	; (8004a68 <HAL_RCC_OscConfig+0x4bc>)
 8004a20:	681b      	ldr	r3, [r3, #0]
 8004a22:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004a26:	2b00      	cmp	r3, #0
 8004a28:	d0f0      	beq.n	8004a0c <HAL_RCC_OscConfig+0x460>
 8004a2a:	e018      	b.n	8004a5e <HAL_RCC_OscConfig+0x4b2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004a2c:	4b10      	ldr	r3, [pc, #64]	; (8004a70 <HAL_RCC_OscConfig+0x4c4>)
 8004a2e:	2200      	movs	r2, #0
 8004a30:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004a32:	f7fc fa85 	bl	8000f40 <HAL_GetTick>
 8004a36:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004a38:	e008      	b.n	8004a4c <HAL_RCC_OscConfig+0x4a0>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004a3a:	f7fc fa81 	bl	8000f40 <HAL_GetTick>
 8004a3e:	4602      	mov	r2, r0
 8004a40:	693b      	ldr	r3, [r7, #16]
 8004a42:	1ad3      	subs	r3, r2, r3
 8004a44:	2b02      	cmp	r3, #2
 8004a46:	d901      	bls.n	8004a4c <HAL_RCC_OscConfig+0x4a0>
          {
            return HAL_TIMEOUT;
 8004a48:	2303      	movs	r3, #3
 8004a4a:	e009      	b.n	8004a60 <HAL_RCC_OscConfig+0x4b4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004a4c:	4b06      	ldr	r3, [pc, #24]	; (8004a68 <HAL_RCC_OscConfig+0x4bc>)
 8004a4e:	681b      	ldr	r3, [r3, #0]
 8004a50:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004a54:	2b00      	cmp	r3, #0
 8004a56:	d1f0      	bne.n	8004a3a <HAL_RCC_OscConfig+0x48e>
 8004a58:	e001      	b.n	8004a5e <HAL_RCC_OscConfig+0x4b2>
        }
      }
    }
    else
    {
      return HAL_ERROR;
 8004a5a:	2301      	movs	r3, #1
 8004a5c:	e000      	b.n	8004a60 <HAL_RCC_OscConfig+0x4b4>
    }
  }
  
  return HAL_OK;
 8004a5e:	2300      	movs	r3, #0
}
 8004a60:	4618      	mov	r0, r3
 8004a62:	3718      	adds	r7, #24
 8004a64:	46bd      	mov	sp, r7
 8004a66:	bd80      	pop	{r7, pc}
 8004a68:	40021000 	.word	0x40021000
 8004a6c:	40007000 	.word	0x40007000
 8004a70:	42420060 	.word	0x42420060

08004a74 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004a74:	b580      	push	{r7, lr}
 8004a76:	b084      	sub	sp, #16
 8004a78:	af00      	add	r7, sp, #0
 8004a7a:	6078      	str	r0, [r7, #4]
 8004a7c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8004a7e:	2300      	movs	r3, #0
 8004a80:	60fb      	str	r3, [r7, #12]
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 8004a82:	4b7e      	ldr	r3, [pc, #504]	; (8004c7c <HAL_RCC_ClockConfig+0x208>)
 8004a84:	681b      	ldr	r3, [r3, #0]
 8004a86:	f003 0307 	and.w	r3, r3, #7
 8004a8a:	683a      	ldr	r2, [r7, #0]
 8004a8c:	429a      	cmp	r2, r3
 8004a8e:	d910      	bls.n	8004ab2 <HAL_RCC_ClockConfig+0x3e>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004a90:	4b7a      	ldr	r3, [pc, #488]	; (8004c7c <HAL_RCC_ClockConfig+0x208>)
 8004a92:	681b      	ldr	r3, [r3, #0]
 8004a94:	f023 0207 	bic.w	r2, r3, #7
 8004a98:	4978      	ldr	r1, [pc, #480]	; (8004c7c <HAL_RCC_ClockConfig+0x208>)
 8004a9a:	683b      	ldr	r3, [r7, #0]
 8004a9c:	4313      	orrs	r3, r2
 8004a9e:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8004aa0:	4b76      	ldr	r3, [pc, #472]	; (8004c7c <HAL_RCC_ClockConfig+0x208>)
 8004aa2:	681b      	ldr	r3, [r3, #0]
 8004aa4:	f003 0307 	and.w	r3, r3, #7
 8004aa8:	683a      	ldr	r2, [r7, #0]
 8004aaa:	429a      	cmp	r2, r3
 8004aac:	d001      	beq.n	8004ab2 <HAL_RCC_ClockConfig+0x3e>
    {
      return HAL_ERROR;
 8004aae:	2301      	movs	r3, #1
 8004ab0:	e0e0      	b.n	8004c74 <HAL_RCC_ClockConfig+0x200>
    }
  }

#endif /* FLASH_ACR_LATENCY */
  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004ab2:	687b      	ldr	r3, [r7, #4]
 8004ab4:	681b      	ldr	r3, [r3, #0]
 8004ab6:	f003 0302 	and.w	r3, r3, #2
 8004aba:	2b00      	cmp	r3, #0
 8004abc:	d020      	beq.n	8004b00 <HAL_RCC_ClockConfig+0x8c>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004abe:	687b      	ldr	r3, [r7, #4]
 8004ac0:	681b      	ldr	r3, [r3, #0]
 8004ac2:	f003 0304 	and.w	r3, r3, #4
 8004ac6:	2b00      	cmp	r3, #0
 8004ac8:	d005      	beq.n	8004ad6 <HAL_RCC_ClockConfig+0x62>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004aca:	4b6d      	ldr	r3, [pc, #436]	; (8004c80 <HAL_RCC_ClockConfig+0x20c>)
 8004acc:	685b      	ldr	r3, [r3, #4]
 8004ace:	4a6c      	ldr	r2, [pc, #432]	; (8004c80 <HAL_RCC_ClockConfig+0x20c>)
 8004ad0:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8004ad4:	6053      	str	r3, [r2, #4]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004ad6:	687b      	ldr	r3, [r7, #4]
 8004ad8:	681b      	ldr	r3, [r3, #0]
 8004ada:	f003 0308 	and.w	r3, r3, #8
 8004ade:	2b00      	cmp	r3, #0
 8004ae0:	d005      	beq.n	8004aee <HAL_RCC_ClockConfig+0x7a>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004ae2:	4b67      	ldr	r3, [pc, #412]	; (8004c80 <HAL_RCC_ClockConfig+0x20c>)
 8004ae4:	685b      	ldr	r3, [r3, #4]
 8004ae6:	4a66      	ldr	r2, [pc, #408]	; (8004c80 <HAL_RCC_ClockConfig+0x20c>)
 8004ae8:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8004aec:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004aee:	4b64      	ldr	r3, [pc, #400]	; (8004c80 <HAL_RCC_ClockConfig+0x20c>)
 8004af0:	685b      	ldr	r3, [r3, #4]
 8004af2:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004af6:	687b      	ldr	r3, [r7, #4]
 8004af8:	689b      	ldr	r3, [r3, #8]
 8004afa:	4961      	ldr	r1, [pc, #388]	; (8004c80 <HAL_RCC_ClockConfig+0x20c>)
 8004afc:	4313      	orrs	r3, r2
 8004afe:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004b00:	687b      	ldr	r3, [r7, #4]
 8004b02:	681b      	ldr	r3, [r3, #0]
 8004b04:	f003 0301 	and.w	r3, r3, #1
 8004b08:	2b00      	cmp	r3, #0
 8004b0a:	d06a      	beq.n	8004be2 <HAL_RCC_ClockConfig+0x16e>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004b0c:	687b      	ldr	r3, [r7, #4]
 8004b0e:	685b      	ldr	r3, [r3, #4]
 8004b10:	2b01      	cmp	r3, #1
 8004b12:	d107      	bne.n	8004b24 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004b14:	4b5a      	ldr	r3, [pc, #360]	; (8004c80 <HAL_RCC_ClockConfig+0x20c>)
 8004b16:	681b      	ldr	r3, [r3, #0]
 8004b18:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004b1c:	2b00      	cmp	r3, #0
 8004b1e:	d115      	bne.n	8004b4c <HAL_RCC_ClockConfig+0xd8>
      {
        return HAL_ERROR;
 8004b20:	2301      	movs	r3, #1
 8004b22:	e0a7      	b.n	8004c74 <HAL_RCC_ClockConfig+0x200>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004b24:	687b      	ldr	r3, [r7, #4]
 8004b26:	685b      	ldr	r3, [r3, #4]
 8004b28:	2b02      	cmp	r3, #2
 8004b2a:	d107      	bne.n	8004b3c <HAL_RCC_ClockConfig+0xc8>
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004b2c:	4b54      	ldr	r3, [pc, #336]	; (8004c80 <HAL_RCC_ClockConfig+0x20c>)
 8004b2e:	681b      	ldr	r3, [r3, #0]
 8004b30:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004b34:	2b00      	cmp	r3, #0
 8004b36:	d109      	bne.n	8004b4c <HAL_RCC_ClockConfig+0xd8>
      {
        return HAL_ERROR;
 8004b38:	2301      	movs	r3, #1
 8004b3a:	e09b      	b.n	8004c74 <HAL_RCC_ClockConfig+0x200>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004b3c:	4b50      	ldr	r3, [pc, #320]	; (8004c80 <HAL_RCC_ClockConfig+0x20c>)
 8004b3e:	681b      	ldr	r3, [r3, #0]
 8004b40:	f003 0302 	and.w	r3, r3, #2
 8004b44:	2b00      	cmp	r3, #0
 8004b46:	d101      	bne.n	8004b4c <HAL_RCC_ClockConfig+0xd8>
      {
        return HAL_ERROR;
 8004b48:	2301      	movs	r3, #1
 8004b4a:	e093      	b.n	8004c74 <HAL_RCC_ClockConfig+0x200>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004b4c:	4b4c      	ldr	r3, [pc, #304]	; (8004c80 <HAL_RCC_ClockConfig+0x20c>)
 8004b4e:	685b      	ldr	r3, [r3, #4]
 8004b50:	f023 0203 	bic.w	r2, r3, #3
 8004b54:	687b      	ldr	r3, [r7, #4]
 8004b56:	685b      	ldr	r3, [r3, #4]
 8004b58:	4949      	ldr	r1, [pc, #292]	; (8004c80 <HAL_RCC_ClockConfig+0x20c>)
 8004b5a:	4313      	orrs	r3, r2
 8004b5c:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004b5e:	f7fc f9ef 	bl	8000f40 <HAL_GetTick>
 8004b62:	60f8      	str	r0, [r7, #12]

    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004b64:	687b      	ldr	r3, [r7, #4]
 8004b66:	685b      	ldr	r3, [r3, #4]
 8004b68:	2b01      	cmp	r3, #1
 8004b6a:	d112      	bne.n	8004b92 <HAL_RCC_ClockConfig+0x11e>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8004b6c:	e00a      	b.n	8004b84 <HAL_RCC_ClockConfig+0x110>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004b6e:	f7fc f9e7 	bl	8000f40 <HAL_GetTick>
 8004b72:	4602      	mov	r2, r0
 8004b74:	68fb      	ldr	r3, [r7, #12]
 8004b76:	1ad3      	subs	r3, r2, r3
 8004b78:	f241 3288 	movw	r2, #5000	; 0x1388
 8004b7c:	4293      	cmp	r3, r2
 8004b7e:	d901      	bls.n	8004b84 <HAL_RCC_ClockConfig+0x110>
        {
          return HAL_TIMEOUT;
 8004b80:	2303      	movs	r3, #3
 8004b82:	e077      	b.n	8004c74 <HAL_RCC_ClockConfig+0x200>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8004b84:	4b3e      	ldr	r3, [pc, #248]	; (8004c80 <HAL_RCC_ClockConfig+0x20c>)
 8004b86:	685b      	ldr	r3, [r3, #4]
 8004b88:	f003 030c 	and.w	r3, r3, #12
 8004b8c:	2b04      	cmp	r3, #4
 8004b8e:	d1ee      	bne.n	8004b6e <HAL_RCC_ClockConfig+0xfa>
 8004b90:	e027      	b.n	8004be2 <HAL_RCC_ClockConfig+0x16e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004b92:	687b      	ldr	r3, [r7, #4]
 8004b94:	685b      	ldr	r3, [r3, #4]
 8004b96:	2b02      	cmp	r3, #2
 8004b98:	d11d      	bne.n	8004bd6 <HAL_RCC_ClockConfig+0x162>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004b9a:	e00a      	b.n	8004bb2 <HAL_RCC_ClockConfig+0x13e>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004b9c:	f7fc f9d0 	bl	8000f40 <HAL_GetTick>
 8004ba0:	4602      	mov	r2, r0
 8004ba2:	68fb      	ldr	r3, [r7, #12]
 8004ba4:	1ad3      	subs	r3, r2, r3
 8004ba6:	f241 3288 	movw	r2, #5000	; 0x1388
 8004baa:	4293      	cmp	r3, r2
 8004bac:	d901      	bls.n	8004bb2 <HAL_RCC_ClockConfig+0x13e>
        {
          return HAL_TIMEOUT;
 8004bae:	2303      	movs	r3, #3
 8004bb0:	e060      	b.n	8004c74 <HAL_RCC_ClockConfig+0x200>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004bb2:	4b33      	ldr	r3, [pc, #204]	; (8004c80 <HAL_RCC_ClockConfig+0x20c>)
 8004bb4:	685b      	ldr	r3, [r3, #4]
 8004bb6:	f003 030c 	and.w	r3, r3, #12
 8004bba:	2b08      	cmp	r3, #8
 8004bbc:	d1ee      	bne.n	8004b9c <HAL_RCC_ClockConfig+0x128>
 8004bbe:	e010      	b.n	8004be2 <HAL_RCC_ClockConfig+0x16e>
    }
    else
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004bc0:	f7fc f9be 	bl	8000f40 <HAL_GetTick>
 8004bc4:	4602      	mov	r2, r0
 8004bc6:	68fb      	ldr	r3, [r7, #12]
 8004bc8:	1ad3      	subs	r3, r2, r3
 8004bca:	f241 3288 	movw	r2, #5000	; 0x1388
 8004bce:	4293      	cmp	r3, r2
 8004bd0:	d901      	bls.n	8004bd6 <HAL_RCC_ClockConfig+0x162>
        {
          return HAL_TIMEOUT;
 8004bd2:	2303      	movs	r3, #3
 8004bd4:	e04e      	b.n	8004c74 <HAL_RCC_ClockConfig+0x200>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8004bd6:	4b2a      	ldr	r3, [pc, #168]	; (8004c80 <HAL_RCC_ClockConfig+0x20c>)
 8004bd8:	685b      	ldr	r3, [r3, #4]
 8004bda:	f003 030c 	and.w	r3, r3, #12
 8004bde:	2b00      	cmp	r3, #0
 8004be0:	d1ee      	bne.n	8004bc0 <HAL_RCC_ClockConfig+0x14c>
      }
    }      
  }    
#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < (FLASH->ACR & FLASH_ACR_LATENCY))
 8004be2:	4b26      	ldr	r3, [pc, #152]	; (8004c7c <HAL_RCC_ClockConfig+0x208>)
 8004be4:	681b      	ldr	r3, [r3, #0]
 8004be6:	f003 0307 	and.w	r3, r3, #7
 8004bea:	683a      	ldr	r2, [r7, #0]
 8004bec:	429a      	cmp	r2, r3
 8004bee:	d210      	bcs.n	8004c12 <HAL_RCC_ClockConfig+0x19e>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004bf0:	4b22      	ldr	r3, [pc, #136]	; (8004c7c <HAL_RCC_ClockConfig+0x208>)
 8004bf2:	681b      	ldr	r3, [r3, #0]
 8004bf4:	f023 0207 	bic.w	r2, r3, #7
 8004bf8:	4920      	ldr	r1, [pc, #128]	; (8004c7c <HAL_RCC_ClockConfig+0x208>)
 8004bfa:	683b      	ldr	r3, [r7, #0]
 8004bfc:	4313      	orrs	r3, r2
 8004bfe:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8004c00:	4b1e      	ldr	r3, [pc, #120]	; (8004c7c <HAL_RCC_ClockConfig+0x208>)
 8004c02:	681b      	ldr	r3, [r3, #0]
 8004c04:	f003 0307 	and.w	r3, r3, #7
 8004c08:	683a      	ldr	r2, [r7, #0]
 8004c0a:	429a      	cmp	r2, r3
 8004c0c:	d001      	beq.n	8004c12 <HAL_RCC_ClockConfig+0x19e>
    {
      return HAL_ERROR;
 8004c0e:	2301      	movs	r3, #1
 8004c10:	e030      	b.n	8004c74 <HAL_RCC_ClockConfig+0x200>
    }
  }    
#endif /* FLASH_ACR_LATENCY */

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004c12:	687b      	ldr	r3, [r7, #4]
 8004c14:	681b      	ldr	r3, [r3, #0]
 8004c16:	f003 0304 	and.w	r3, r3, #4
 8004c1a:	2b00      	cmp	r3, #0
 8004c1c:	d008      	beq.n	8004c30 <HAL_RCC_ClockConfig+0x1bc>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004c1e:	4b18      	ldr	r3, [pc, #96]	; (8004c80 <HAL_RCC_ClockConfig+0x20c>)
 8004c20:	685b      	ldr	r3, [r3, #4]
 8004c22:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8004c26:	687b      	ldr	r3, [r7, #4]
 8004c28:	68db      	ldr	r3, [r3, #12]
 8004c2a:	4915      	ldr	r1, [pc, #84]	; (8004c80 <HAL_RCC_ClockConfig+0x20c>)
 8004c2c:	4313      	orrs	r3, r2
 8004c2e:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004c30:	687b      	ldr	r3, [r7, #4]
 8004c32:	681b      	ldr	r3, [r3, #0]
 8004c34:	f003 0308 	and.w	r3, r3, #8
 8004c38:	2b00      	cmp	r3, #0
 8004c3a:	d009      	beq.n	8004c50 <HAL_RCC_ClockConfig+0x1dc>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8004c3c:	4b10      	ldr	r3, [pc, #64]	; (8004c80 <HAL_RCC_ClockConfig+0x20c>)
 8004c3e:	685b      	ldr	r3, [r3, #4]
 8004c40:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8004c44:	687b      	ldr	r3, [r7, #4]
 8004c46:	691b      	ldr	r3, [r3, #16]
 8004c48:	00db      	lsls	r3, r3, #3
 8004c4a:	490d      	ldr	r1, [pc, #52]	; (8004c80 <HAL_RCC_ClockConfig+0x20c>)
 8004c4c:	4313      	orrs	r3, r2
 8004c4e:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8004c50:	f000 f81c 	bl	8004c8c <HAL_RCC_GetSysClockFreq>
 8004c54:	4602      	mov	r2, r0
 8004c56:	4b0a      	ldr	r3, [pc, #40]	; (8004c80 <HAL_RCC_ClockConfig+0x20c>)
 8004c58:	685b      	ldr	r3, [r3, #4]
 8004c5a:	091b      	lsrs	r3, r3, #4
 8004c5c:	f003 030f 	and.w	r3, r3, #15
 8004c60:	4908      	ldr	r1, [pc, #32]	; (8004c84 <HAL_RCC_ClockConfig+0x210>)
 8004c62:	5ccb      	ldrb	r3, [r1, r3]
 8004c64:	fa22 f303 	lsr.w	r3, r2, r3
 8004c68:	4a07      	ldr	r2, [pc, #28]	; (8004c88 <HAL_RCC_ClockConfig+0x214>)
 8004c6a:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 8004c6c:	200f      	movs	r0, #15
 8004c6e:	f7fc f925 	bl	8000ebc <HAL_InitTick>
  
  return HAL_OK;
 8004c72:	2300      	movs	r3, #0
}
 8004c74:	4618      	mov	r0, r3
 8004c76:	3710      	adds	r7, #16
 8004c78:	46bd      	mov	sp, r7
 8004c7a:	bd80      	pop	{r7, pc}
 8004c7c:	40022000 	.word	0x40022000
 8004c80:	40021000 	.word	0x40021000
 8004c84:	0800af08 	.word	0x0800af08
 8004c88:	2000000c 	.word	0x2000000c

08004c8c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004c8c:	b490      	push	{r4, r7}
 8004c8e:	b08a      	sub	sp, #40	; 0x28
 8004c90:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8004c92:	4b29      	ldr	r3, [pc, #164]	; (8004d38 <HAL_RCC_GetSysClockFreq+0xac>)
 8004c94:	1d3c      	adds	r4, r7, #4
 8004c96:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8004c98:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8004c9c:	f240 2301 	movw	r3, #513	; 0x201
 8004ca0:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8004ca2:	2300      	movs	r3, #0
 8004ca4:	61fb      	str	r3, [r7, #28]
 8004ca6:	2300      	movs	r3, #0
 8004ca8:	61bb      	str	r3, [r7, #24]
 8004caa:	2300      	movs	r3, #0
 8004cac:	627b      	str	r3, [r7, #36]	; 0x24
 8004cae:	2300      	movs	r3, #0
 8004cb0:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8004cb2:	2300      	movs	r3, #0
 8004cb4:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8004cb6:	4b21      	ldr	r3, [pc, #132]	; (8004d3c <HAL_RCC_GetSysClockFreq+0xb0>)
 8004cb8:	685b      	ldr	r3, [r3, #4]
 8004cba:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8004cbc:	69fb      	ldr	r3, [r7, #28]
 8004cbe:	f003 030c 	and.w	r3, r3, #12
 8004cc2:	2b04      	cmp	r3, #4
 8004cc4:	d002      	beq.n	8004ccc <HAL_RCC_GetSysClockFreq+0x40>
 8004cc6:	2b08      	cmp	r3, #8
 8004cc8:	d003      	beq.n	8004cd2 <HAL_RCC_GetSysClockFreq+0x46>
 8004cca:	e02b      	b.n	8004d24 <HAL_RCC_GetSysClockFreq+0x98>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8004ccc:	4b1c      	ldr	r3, [pc, #112]	; (8004d40 <HAL_RCC_GetSysClockFreq+0xb4>)
 8004cce:	623b      	str	r3, [r7, #32]
      break;
 8004cd0:	e02b      	b.n	8004d2a <HAL_RCC_GetSysClockFreq+0x9e>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8004cd2:	69fb      	ldr	r3, [r7, #28]
 8004cd4:	0c9b      	lsrs	r3, r3, #18
 8004cd6:	f003 030f 	and.w	r3, r3, #15
 8004cda:	3328      	adds	r3, #40	; 0x28
 8004cdc:	443b      	add	r3, r7
 8004cde:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8004ce2:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8004ce4:	69fb      	ldr	r3, [r7, #28]
 8004ce6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004cea:	2b00      	cmp	r3, #0
 8004cec:	d012      	beq.n	8004d14 <HAL_RCC_GetSysClockFreq+0x88>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8004cee:	4b13      	ldr	r3, [pc, #76]	; (8004d3c <HAL_RCC_GetSysClockFreq+0xb0>)
 8004cf0:	685b      	ldr	r3, [r3, #4]
 8004cf2:	0c5b      	lsrs	r3, r3, #17
 8004cf4:	f003 0301 	and.w	r3, r3, #1
 8004cf8:	3328      	adds	r3, #40	; 0x28
 8004cfa:	443b      	add	r3, r7
 8004cfc:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8004d00:	61bb      	str	r3, [r7, #24]
        {
            pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8004d02:	697b      	ldr	r3, [r7, #20]
 8004d04:	4a0e      	ldr	r2, [pc, #56]	; (8004d40 <HAL_RCC_GetSysClockFreq+0xb4>)
 8004d06:	fb03 f202 	mul.w	r2, r3, r2
 8004d0a:	69bb      	ldr	r3, [r7, #24]
 8004d0c:	fbb2 f3f3 	udiv	r3, r2, r3
 8004d10:	627b      	str	r3, [r7, #36]	; 0x24
 8004d12:	e004      	b.n	8004d1e <HAL_RCC_GetSysClockFreq+0x92>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8004d14:	697b      	ldr	r3, [r7, #20]
 8004d16:	4a0b      	ldr	r2, [pc, #44]	; (8004d44 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004d18:	fb02 f303 	mul.w	r3, r2, r3
 8004d1c:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 8004d1e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004d20:	623b      	str	r3, [r7, #32]
      break;
 8004d22:	e002      	b.n	8004d2a <HAL_RCC_GetSysClockFreq+0x9e>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8004d24:	4b06      	ldr	r3, [pc, #24]	; (8004d40 <HAL_RCC_GetSysClockFreq+0xb4>)
 8004d26:	623b      	str	r3, [r7, #32]
      break;
 8004d28:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004d2a:	6a3b      	ldr	r3, [r7, #32]
}
 8004d2c:	4618      	mov	r0, r3
 8004d2e:	3728      	adds	r7, #40	; 0x28
 8004d30:	46bd      	mov	sp, r7
 8004d32:	bc90      	pop	{r4, r7}
 8004d34:	4770      	bx	lr
 8004d36:	bf00      	nop
 8004d38:	0800adcc 	.word	0x0800adcc
 8004d3c:	40021000 	.word	0x40021000
 8004d40:	007a1200 	.word	0x007a1200
 8004d44:	003d0900 	.word	0x003d0900

08004d48 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004d48:	b480      	push	{r7}
 8004d4a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004d4c:	4b02      	ldr	r3, [pc, #8]	; (8004d58 <HAL_RCC_GetHCLKFreq+0x10>)
 8004d4e:	681b      	ldr	r3, [r3, #0]
}
 8004d50:	4618      	mov	r0, r3
 8004d52:	46bd      	mov	sp, r7
 8004d54:	bc80      	pop	{r7}
 8004d56:	4770      	bx	lr
 8004d58:	2000000c 	.word	0x2000000c

08004d5c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004d5c:	b580      	push	{r7, lr}
 8004d5e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8004d60:	f7ff fff2 	bl	8004d48 <HAL_RCC_GetHCLKFreq>
 8004d64:	4602      	mov	r2, r0
 8004d66:	4b05      	ldr	r3, [pc, #20]	; (8004d7c <HAL_RCC_GetPCLK1Freq+0x20>)
 8004d68:	685b      	ldr	r3, [r3, #4]
 8004d6a:	0a1b      	lsrs	r3, r3, #8
 8004d6c:	f003 0307 	and.w	r3, r3, #7
 8004d70:	4903      	ldr	r1, [pc, #12]	; (8004d80 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004d72:	5ccb      	ldrb	r3, [r1, r3]
 8004d74:	fa22 f303 	lsr.w	r3, r2, r3
}    
 8004d78:	4618      	mov	r0, r3
 8004d7a:	bd80      	pop	{r7, pc}
 8004d7c:	40021000 	.word	0x40021000
 8004d80:	0800af18 	.word	0x0800af18

08004d84 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004d84:	b580      	push	{r7, lr}
 8004d86:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8004d88:	f7ff ffde 	bl	8004d48 <HAL_RCC_GetHCLKFreq>
 8004d8c:	4602      	mov	r2, r0
 8004d8e:	4b05      	ldr	r3, [pc, #20]	; (8004da4 <HAL_RCC_GetPCLK2Freq+0x20>)
 8004d90:	685b      	ldr	r3, [r3, #4]
 8004d92:	0adb      	lsrs	r3, r3, #11
 8004d94:	f003 0307 	and.w	r3, r3, #7
 8004d98:	4903      	ldr	r1, [pc, #12]	; (8004da8 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004d9a:	5ccb      	ldrb	r3, [r1, r3]
 8004d9c:	fa22 f303 	lsr.w	r3, r2, r3
} 
 8004da0:	4618      	mov	r0, r3
 8004da2:	bd80      	pop	{r7, pc}
 8004da4:	40021000 	.word	0x40021000
 8004da8:	0800af18 	.word	0x0800af18

08004dac <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8004dac:	b480      	push	{r7}
 8004dae:	b085      	sub	sp, #20
 8004db0:	af00      	add	r7, sp, #0
 8004db2:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8004db4:	4b0b      	ldr	r3, [pc, #44]	; (8004de4 <RCC_Delay+0x38>)
 8004db6:	681b      	ldr	r3, [r3, #0]
 8004db8:	4a0b      	ldr	r2, [pc, #44]	; (8004de8 <RCC_Delay+0x3c>)
 8004dba:	fba2 2303 	umull	r2, r3, r2, r3
 8004dbe:	0a5b      	lsrs	r3, r3, #9
 8004dc0:	687a      	ldr	r2, [r7, #4]
 8004dc2:	fb02 f303 	mul.w	r3, r2, r3
 8004dc6:	60fb      	str	r3, [r7, #12]
  \brief   No Operation
  \details No Operation does nothing. This instruction can be used for code alignment purposes.
 */
__attribute__((always_inline)) __STATIC_INLINE void __NOP(void)
{
  __ASM volatile ("nop");
 8004dc8:	bf00      	nop
}
 8004dca:	bf00      	nop
  do 
  {
    __NOP();
  } 
  while (Delay --);
 8004dcc:	68fb      	ldr	r3, [r7, #12]
 8004dce:	1e5a      	subs	r2, r3, #1
 8004dd0:	60fa      	str	r2, [r7, #12]
 8004dd2:	2b00      	cmp	r3, #0
 8004dd4:	d1f8      	bne.n	8004dc8 <RCC_Delay+0x1c>
}
 8004dd6:	bf00      	nop
 8004dd8:	bf00      	nop
 8004dda:	3714      	adds	r7, #20
 8004ddc:	46bd      	mov	sp, r7
 8004dde:	bc80      	pop	{r7}
 8004de0:	4770      	bx	lr
 8004de2:	bf00      	nop
 8004de4:	2000000c 	.word	0x2000000c
 8004de8:	10624dd3 	.word	0x10624dd3

08004dec <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim : TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004dec:	b580      	push	{r7, lr}
 8004dee:	b082      	sub	sp, #8
 8004df0:	af00      	add	r7, sp, #0
 8004df2:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8004df4:	687b      	ldr	r3, [r7, #4]
 8004df6:	681b      	ldr	r3, [r3, #0]
 8004df8:	691b      	ldr	r3, [r3, #16]
 8004dfa:	f003 0302 	and.w	r3, r3, #2
 8004dfe:	2b02      	cmp	r3, #2
 8004e00:	d122      	bne.n	8004e48 <HAL_TIM_IRQHandler+0x5c>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) !=RESET)
 8004e02:	687b      	ldr	r3, [r7, #4]
 8004e04:	681b      	ldr	r3, [r3, #0]
 8004e06:	68db      	ldr	r3, [r3, #12]
 8004e08:	f003 0302 	and.w	r3, r3, #2
 8004e0c:	2b02      	cmp	r3, #2
 8004e0e:	d11b      	bne.n	8004e48 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8004e10:	687b      	ldr	r3, [r7, #4]
 8004e12:	681b      	ldr	r3, [r3, #0]
 8004e14:	f06f 0202 	mvn.w	r2, #2
 8004e18:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004e1a:	687b      	ldr	r3, [r7, #4]
 8004e1c:	2201      	movs	r2, #1
 8004e1e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004e20:	687b      	ldr	r3, [r7, #4]
 8004e22:	681b      	ldr	r3, [r3, #0]
 8004e24:	699b      	ldr	r3, [r3, #24]
 8004e26:	f003 0303 	and.w	r3, r3, #3
 8004e2a:	2b00      	cmp	r3, #0
 8004e2c:	d003      	beq.n	8004e36 <HAL_TIM_IRQHandler+0x4a>
        {
          HAL_TIM_IC_CaptureCallback(htim);
 8004e2e:	6878      	ldr	r0, [r7, #4]
 8004e30:	f000 f8ed 	bl	800500e <HAL_TIM_IC_CaptureCallback>
 8004e34:	e005      	b.n	8004e42 <HAL_TIM_IRQHandler+0x56>
        }
        /* Output compare event */
        else
        {
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004e36:	6878      	ldr	r0, [r7, #4]
 8004e38:	f000 f8e0 	bl	8004ffc <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004e3c:	6878      	ldr	r0, [r7, #4]
 8004e3e:	f000 f8ef 	bl	8005020 <HAL_TIM_PWM_PulseFinishedCallback>
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004e42:	687b      	ldr	r3, [r7, #4]
 8004e44:	2200      	movs	r2, #0
 8004e46:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8004e48:	687b      	ldr	r3, [r7, #4]
 8004e4a:	681b      	ldr	r3, [r3, #0]
 8004e4c:	691b      	ldr	r3, [r3, #16]
 8004e4e:	f003 0304 	and.w	r3, r3, #4
 8004e52:	2b04      	cmp	r3, #4
 8004e54:	d122      	bne.n	8004e9c <HAL_TIM_IRQHandler+0xb0>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) !=RESET)
 8004e56:	687b      	ldr	r3, [r7, #4]
 8004e58:	681b      	ldr	r3, [r3, #0]
 8004e5a:	68db      	ldr	r3, [r3, #12]
 8004e5c:	f003 0304 	and.w	r3, r3, #4
 8004e60:	2b04      	cmp	r3, #4
 8004e62:	d11b      	bne.n	8004e9c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8004e64:	687b      	ldr	r3, [r7, #4]
 8004e66:	681b      	ldr	r3, [r3, #0]
 8004e68:	f06f 0204 	mvn.w	r2, #4
 8004e6c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004e6e:	687b      	ldr	r3, [r7, #4]
 8004e70:	2202      	movs	r2, #2
 8004e72:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004e74:	687b      	ldr	r3, [r7, #4]
 8004e76:	681b      	ldr	r3, [r3, #0]
 8004e78:	699b      	ldr	r3, [r3, #24]
 8004e7a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004e7e:	2b00      	cmp	r3, #0
 8004e80:	d003      	beq.n	8004e8a <HAL_TIM_IRQHandler+0x9e>
      {
        HAL_TIM_IC_CaptureCallback(htim);
 8004e82:	6878      	ldr	r0, [r7, #4]
 8004e84:	f000 f8c3 	bl	800500e <HAL_TIM_IC_CaptureCallback>
 8004e88:	e005      	b.n	8004e96 <HAL_TIM_IRQHandler+0xaa>
      }
      /* Output compare event */
      else
      {
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004e8a:	6878      	ldr	r0, [r7, #4]
 8004e8c:	f000 f8b6 	bl	8004ffc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004e90:	6878      	ldr	r0, [r7, #4]
 8004e92:	f000 f8c5 	bl	8005020 <HAL_TIM_PWM_PulseFinishedCallback>
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004e96:	687b      	ldr	r3, [r7, #4]
 8004e98:	2200      	movs	r2, #0
 8004e9a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8004e9c:	687b      	ldr	r3, [r7, #4]
 8004e9e:	681b      	ldr	r3, [r3, #0]
 8004ea0:	691b      	ldr	r3, [r3, #16]
 8004ea2:	f003 0308 	and.w	r3, r3, #8
 8004ea6:	2b08      	cmp	r3, #8
 8004ea8:	d122      	bne.n	8004ef0 <HAL_TIM_IRQHandler+0x104>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) !=RESET)
 8004eaa:	687b      	ldr	r3, [r7, #4]
 8004eac:	681b      	ldr	r3, [r3, #0]
 8004eae:	68db      	ldr	r3, [r3, #12]
 8004eb0:	f003 0308 	and.w	r3, r3, #8
 8004eb4:	2b08      	cmp	r3, #8
 8004eb6:	d11b      	bne.n	8004ef0 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8004eb8:	687b      	ldr	r3, [r7, #4]
 8004eba:	681b      	ldr	r3, [r3, #0]
 8004ebc:	f06f 0208 	mvn.w	r2, #8
 8004ec0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004ec2:	687b      	ldr	r3, [r7, #4]
 8004ec4:	2204      	movs	r2, #4
 8004ec6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004ec8:	687b      	ldr	r3, [r7, #4]
 8004eca:	681b      	ldr	r3, [r3, #0]
 8004ecc:	69db      	ldr	r3, [r3, #28]
 8004ece:	f003 0303 	and.w	r3, r3, #3
 8004ed2:	2b00      	cmp	r3, #0
 8004ed4:	d003      	beq.n	8004ede <HAL_TIM_IRQHandler+0xf2>
      {
        HAL_TIM_IC_CaptureCallback(htim);
 8004ed6:	6878      	ldr	r0, [r7, #4]
 8004ed8:	f000 f899 	bl	800500e <HAL_TIM_IC_CaptureCallback>
 8004edc:	e005      	b.n	8004eea <HAL_TIM_IRQHandler+0xfe>
      }
      /* Output compare event */
      else
      {
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004ede:	6878      	ldr	r0, [r7, #4]
 8004ee0:	f000 f88c 	bl	8004ffc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004ee4:	6878      	ldr	r0, [r7, #4]
 8004ee6:	f000 f89b 	bl	8005020 <HAL_TIM_PWM_PulseFinishedCallback>
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004eea:	687b      	ldr	r3, [r7, #4]
 8004eec:	2200      	movs	r2, #0
 8004eee:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8004ef0:	687b      	ldr	r3, [r7, #4]
 8004ef2:	681b      	ldr	r3, [r3, #0]
 8004ef4:	691b      	ldr	r3, [r3, #16]
 8004ef6:	f003 0310 	and.w	r3, r3, #16
 8004efa:	2b10      	cmp	r3, #16
 8004efc:	d122      	bne.n	8004f44 <HAL_TIM_IRQHandler+0x158>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) !=RESET)
 8004efe:	687b      	ldr	r3, [r7, #4]
 8004f00:	681b      	ldr	r3, [r3, #0]
 8004f02:	68db      	ldr	r3, [r3, #12]
 8004f04:	f003 0310 	and.w	r3, r3, #16
 8004f08:	2b10      	cmp	r3, #16
 8004f0a:	d11b      	bne.n	8004f44 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8004f0c:	687b      	ldr	r3, [r7, #4]
 8004f0e:	681b      	ldr	r3, [r3, #0]
 8004f10:	f06f 0210 	mvn.w	r2, #16
 8004f14:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004f16:	687b      	ldr	r3, [r7, #4]
 8004f18:	2208      	movs	r2, #8
 8004f1a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004f1c:	687b      	ldr	r3, [r7, #4]
 8004f1e:	681b      	ldr	r3, [r3, #0]
 8004f20:	69db      	ldr	r3, [r3, #28]
 8004f22:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004f26:	2b00      	cmp	r3, #0
 8004f28:	d003      	beq.n	8004f32 <HAL_TIM_IRQHandler+0x146>
      {
        HAL_TIM_IC_CaptureCallback(htim);
 8004f2a:	6878      	ldr	r0, [r7, #4]
 8004f2c:	f000 f86f 	bl	800500e <HAL_TIM_IC_CaptureCallback>
 8004f30:	e005      	b.n	8004f3e <HAL_TIM_IRQHandler+0x152>
      }
      /* Output compare event */
      else
      {
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004f32:	6878      	ldr	r0, [r7, #4]
 8004f34:	f000 f862 	bl	8004ffc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004f38:	6878      	ldr	r0, [r7, #4]
 8004f3a:	f000 f871 	bl	8005020 <HAL_TIM_PWM_PulseFinishedCallback>
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004f3e:	687b      	ldr	r3, [r7, #4]
 8004f40:	2200      	movs	r2, #0
 8004f42:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8004f44:	687b      	ldr	r3, [r7, #4]
 8004f46:	681b      	ldr	r3, [r3, #0]
 8004f48:	691b      	ldr	r3, [r3, #16]
 8004f4a:	f003 0301 	and.w	r3, r3, #1
 8004f4e:	2b01      	cmp	r3, #1
 8004f50:	d10e      	bne.n	8004f70 <HAL_TIM_IRQHandler+0x184>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) !=RESET)
 8004f52:	687b      	ldr	r3, [r7, #4]
 8004f54:	681b      	ldr	r3, [r3, #0]
 8004f56:	68db      	ldr	r3, [r3, #12]
 8004f58:	f003 0301 	and.w	r3, r3, #1
 8004f5c:	2b01      	cmp	r3, #1
 8004f5e:	d107      	bne.n	8004f70 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8004f60:	687b      	ldr	r3, [r7, #4]
 8004f62:	681b      	ldr	r3, [r3, #0]
 8004f64:	f06f 0201 	mvn.w	r2, #1
 8004f68:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 8004f6a:	6878      	ldr	r0, [r7, #4]
 8004f6c:	f001 fcf6 	bl	800695c <HAL_TIM_PeriodElapsedCallback>
    }
  }
  /* TIM Break input event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8004f70:	687b      	ldr	r3, [r7, #4]
 8004f72:	681b      	ldr	r3, [r3, #0]
 8004f74:	691b      	ldr	r3, [r3, #16]
 8004f76:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004f7a:	2b80      	cmp	r3, #128	; 0x80
 8004f7c:	d10e      	bne.n	8004f9c <HAL_TIM_IRQHandler+0x1b0>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) !=RESET)
 8004f7e:	687b      	ldr	r3, [r7, #4]
 8004f80:	681b      	ldr	r3, [r3, #0]
 8004f82:	68db      	ldr	r3, [r3, #12]
 8004f84:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004f88:	2b80      	cmp	r3, #128	; 0x80
 8004f8a:	d107      	bne.n	8004f9c <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8004f8c:	687b      	ldr	r3, [r7, #4]
 8004f8e:	681b      	ldr	r3, [r3, #0]
 8004f90:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8004f94:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 8004f96:	6878      	ldr	r0, [r7, #4]
 8004f98:	f000 f85d 	bl	8005056 <HAL_TIMEx_BreakCallback>
    }
  }
  /* TIM Trigger detection event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8004f9c:	687b      	ldr	r3, [r7, #4]
 8004f9e:	681b      	ldr	r3, [r3, #0]
 8004fa0:	691b      	ldr	r3, [r3, #16]
 8004fa2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004fa6:	2b40      	cmp	r3, #64	; 0x40
 8004fa8:	d10e      	bne.n	8004fc8 <HAL_TIM_IRQHandler+0x1dc>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) !=RESET)
 8004faa:	687b      	ldr	r3, [r7, #4]
 8004fac:	681b      	ldr	r3, [r3, #0]
 8004fae:	68db      	ldr	r3, [r3, #12]
 8004fb0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004fb4:	2b40      	cmp	r3, #64	; 0x40
 8004fb6:	d107      	bne.n	8004fc8 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8004fb8:	687b      	ldr	r3, [r7, #4]
 8004fba:	681b      	ldr	r3, [r3, #0]
 8004fbc:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8004fc0:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 8004fc2:	6878      	ldr	r0, [r7, #4]
 8004fc4:	f000 f835 	bl	8005032 <HAL_TIM_TriggerCallback>
    }
  }
  /* TIM commutation event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8004fc8:	687b      	ldr	r3, [r7, #4]
 8004fca:	681b      	ldr	r3, [r3, #0]
 8004fcc:	691b      	ldr	r3, [r3, #16]
 8004fce:	f003 0320 	and.w	r3, r3, #32
 8004fd2:	2b20      	cmp	r3, #32
 8004fd4:	d10e      	bne.n	8004ff4 <HAL_TIM_IRQHandler+0x208>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) !=RESET)
 8004fd6:	687b      	ldr	r3, [r7, #4]
 8004fd8:	681b      	ldr	r3, [r3, #0]
 8004fda:	68db      	ldr	r3, [r3, #12]
 8004fdc:	f003 0320 	and.w	r3, r3, #32
 8004fe0:	2b20      	cmp	r3, #32
 8004fe2:	d107      	bne.n	8004ff4 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8004fe4:	687b      	ldr	r3, [r7, #4]
 8004fe6:	681b      	ldr	r3, [r3, #0]
 8004fe8:	f06f 0220 	mvn.w	r2, #32
 8004fec:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_CommutationCallback(htim);
 8004fee:	6878      	ldr	r0, [r7, #4]
 8004ff0:	f000 f828 	bl	8005044 <HAL_TIMEx_CommutationCallback>
    }
  }
}
 8004ff4:	bf00      	nop
 8004ff6:	3708      	adds	r7, #8
 8004ff8:	46bd      	mov	sp, r7
 8004ffa:	bd80      	pop	{r7, pc}

08004ffc <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non blocking mode 
  * @param  htim : TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004ffc:	b480      	push	{r7}
 8004ffe:	b083      	sub	sp, #12
 8005000:	af00      	add	r7, sp, #0
 8005002:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(htim);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the __HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8005004:	bf00      	nop
 8005006:	370c      	adds	r7, #12
 8005008:	46bd      	mov	sp, r7
 800500a:	bc80      	pop	{r7}
 800500c:	4770      	bx	lr

0800500e <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non blocking mode 
  * @param  htim : TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800500e:	b480      	push	{r7}
 8005010:	b083      	sub	sp, #12
 8005012:	af00      	add	r7, sp, #0
 8005014:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(htim);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the __HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8005016:	bf00      	nop
 8005018:	370c      	adds	r7, #12
 800501a:	46bd      	mov	sp, r7
 800501c:	bc80      	pop	{r7}
 800501e:	4770      	bx	lr

08005020 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non blocking mode 
  * @param  htim : TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8005020:	b480      	push	{r7}
 8005022:	b083      	sub	sp, #12
 8005024:	af00      	add	r7, sp, #0
 8005026:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(htim);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the __HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8005028:	bf00      	nop
 800502a:	370c      	adds	r7, #12
 800502c:	46bd      	mov	sp, r7
 800502e:	bc80      	pop	{r7}
 8005030:	4770      	bx	lr

08005032 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non blocking mode 
  * @param  htim : TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8005032:	b480      	push	{r7}
 8005034:	b083      	sub	sp, #12
 8005036:	af00      	add	r7, sp, #0
 8005038:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(htim);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800503a:	bf00      	nop
 800503c:	370c      	adds	r7, #12
 800503e:	46bd      	mov	sp, r7
 8005040:	bc80      	pop	{r7}
 8005042:	4770      	bx	lr

08005044 <HAL_TIMEx_CommutationCallback>:
  * @brief  Hall commutation changed callback in non blocking mode
  * @param  htim : TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutationCallback(TIM_HandleTypeDef *htim)
{
 8005044:	b480      	push	{r7}
 8005046:	b083      	sub	sp, #12
 8005048:	af00      	add	r7, sp, #0
 800504a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(htim);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutationCallback could be implemented in the user file
   */
}
 800504c:	bf00      	nop
 800504e:	370c      	adds	r7, #12
 8005050:	46bd      	mov	sp, r7
 8005052:	bc80      	pop	{r7}
 8005054:	4770      	bx	lr

08005056 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non blocking mode
  * @param  htim : TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005056:	b480      	push	{r7}
 8005058:	b083      	sub	sp, #12
 800505a:	af00      	add	r7, sp, #0
 800505c:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(htim);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800505e:	bf00      	nop
 8005060:	370c      	adds	r7, #12
 8005062:	46bd      	mov	sp, r7
 8005064:	bc80      	pop	{r7}
 8005066:	4770      	bx	lr

08005068 <HAL_UART_Init>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005068:	b580      	push	{r7, lr}
 800506a:	b082      	sub	sp, #8
 800506c:	af00      	add	r7, sp, #0
 800506e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if(huart == NULL)
 8005070:	687b      	ldr	r3, [r7, #4]
 8005072:	2b00      	cmp	r3, #0
 8005074:	d101      	bne.n	800507a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005076:	2301      	movs	r3, #1
 8005078:	e03f      	b.n	80050fa <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */
  
  if(huart->gState == HAL_UART_STATE_RESET)
 800507a:	687b      	ldr	r3, [r7, #4]
 800507c:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8005080:	b2db      	uxtb	r3, r3
 8005082:	2b00      	cmp	r3, #0
 8005084:	d106      	bne.n	8005094 <HAL_UART_Init+0x2c>
  {  
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005086:	687b      	ldr	r3, [r7, #4]
 8005088:	2200      	movs	r2, #0
 800508a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    HAL_UART_MspInit(huart);
 800508e:	6878      	ldr	r0, [r7, #4]
 8005090:	f000 f837 	bl	8005102 <HAL_UART_MspInit>
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005094:	687b      	ldr	r3, [r7, #4]
 8005096:	2224      	movs	r2, #36	; 0x24
 8005098:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800509c:	687b      	ldr	r3, [r7, #4]
 800509e:	681b      	ldr	r3, [r3, #0]
 80050a0:	68da      	ldr	r2, [r3, #12]
 80050a2:	687b      	ldr	r3, [r7, #4]
 80050a4:	681b      	ldr	r3, [r3, #0]
 80050a6:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80050aa:	60da      	str	r2, [r3, #12]
  
  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80050ac:	6878      	ldr	r0, [r7, #4]
 80050ae:	f000 fb95 	bl	80057dc <UART_SetConfig>
  
  /* In asynchronous mode, the following bits must be kept cleared: 
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80050b2:	687b      	ldr	r3, [r7, #4]
 80050b4:	681b      	ldr	r3, [r3, #0]
 80050b6:	691a      	ldr	r2, [r3, #16]
 80050b8:	687b      	ldr	r3, [r7, #4]
 80050ba:	681b      	ldr	r3, [r3, #0]
 80050bc:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80050c0:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80050c2:	687b      	ldr	r3, [r7, #4]
 80050c4:	681b      	ldr	r3, [r3, #0]
 80050c6:	695a      	ldr	r2, [r3, #20]
 80050c8:	687b      	ldr	r3, [r7, #4]
 80050ca:	681b      	ldr	r3, [r3, #0]
 80050cc:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80050d0:	615a      	str	r2, [r3, #20]
  
  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80050d2:	687b      	ldr	r3, [r7, #4]
 80050d4:	681b      	ldr	r3, [r3, #0]
 80050d6:	68da      	ldr	r2, [r3, #12]
 80050d8:	687b      	ldr	r3, [r7, #4]
 80050da:	681b      	ldr	r3, [r3, #0]
 80050dc:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80050e0:	60da      	str	r2, [r3, #12]
  
  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80050e2:	687b      	ldr	r3, [r7, #4]
 80050e4:	2200      	movs	r2, #0
 80050e6:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState= HAL_UART_STATE_READY;
 80050e8:	687b      	ldr	r3, [r7, #4]
 80050ea:	2220      	movs	r2, #32
 80050ec:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState= HAL_UART_STATE_READY;
 80050f0:	687b      	ldr	r3, [r7, #4]
 80050f2:	2220      	movs	r2, #32
 80050f4:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
  
  return HAL_OK;
 80050f8:	2300      	movs	r3, #0
}
 80050fa:	4618      	mov	r0, r3
 80050fc:	3708      	adds	r7, #8
 80050fe:	46bd      	mov	sp, r7
 8005100:	bd80      	pop	{r7, pc}

08005102 <HAL_UART_MspInit>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_MspInit(UART_HandleTypeDef *huart)
{
 8005102:	b480      	push	{r7}
 8005104:	b083      	sub	sp, #12
 8005106:	af00      	add	r7, sp, #0
 8005108:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_MspInit could be implemented in the user file
   */
}
 800510a:	bf00      	nop
 800510c:	370c      	adds	r7, #12
 800510e:	46bd      	mov	sp, r7
 8005110:	bc80      	pop	{r7}
 8005112:	4770      	bx	lr

08005114 <HAL_UART_Transmit>:
  * @param  Size: Amount of data to be sent
  * @param  Timeout: Timeout duration  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005114:	b580      	push	{r7, lr}
 8005116:	b088      	sub	sp, #32
 8005118:	af02      	add	r7, sp, #8
 800511a:	60f8      	str	r0, [r7, #12]
 800511c:	60b9      	str	r1, [r7, #8]
 800511e:	603b      	str	r3, [r7, #0]
 8005120:	4613      	mov	r3, r2
 8005122:	80fb      	strh	r3, [r7, #6]
  uint16_t* tmp;
  uint32_t tickstart = 0U;
 8005124:	2300      	movs	r3, #0
 8005126:	617b      	str	r3, [r7, #20]
  
  /* Check that a Tx process is not already ongoing */
  if(huart->gState == HAL_UART_STATE_READY)
 8005128:	68fb      	ldr	r3, [r7, #12]
 800512a:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800512e:	b2db      	uxtb	r3, r3
 8005130:	2b20      	cmp	r3, #32
 8005132:	f040 8083 	bne.w	800523c <HAL_UART_Transmit+0x128>
  {
    if((pData == NULL) || (Size == 0U))
 8005136:	68bb      	ldr	r3, [r7, #8]
 8005138:	2b00      	cmp	r3, #0
 800513a:	d002      	beq.n	8005142 <HAL_UART_Transmit+0x2e>
 800513c:	88fb      	ldrh	r3, [r7, #6]
 800513e:	2b00      	cmp	r3, #0
 8005140:	d101      	bne.n	8005146 <HAL_UART_Transmit+0x32>
    {
      return  HAL_ERROR;
 8005142:	2301      	movs	r3, #1
 8005144:	e07b      	b.n	800523e <HAL_UART_Transmit+0x12a>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8005146:	68fb      	ldr	r3, [r7, #12]
 8005148:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800514c:	2b01      	cmp	r3, #1
 800514e:	d101      	bne.n	8005154 <HAL_UART_Transmit+0x40>
 8005150:	2302      	movs	r3, #2
 8005152:	e074      	b.n	800523e <HAL_UART_Transmit+0x12a>
 8005154:	68fb      	ldr	r3, [r7, #12]
 8005156:	2201      	movs	r2, #1
 8005158:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800515c:	68fb      	ldr	r3, [r7, #12]
 800515e:	2200      	movs	r2, #0
 8005160:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005162:	68fb      	ldr	r3, [r7, #12]
 8005164:	2221      	movs	r2, #33	; 0x21
 8005166:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 800516a:	f7fb fee9 	bl	8000f40 <HAL_GetTick>
 800516e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8005170:	68fb      	ldr	r3, [r7, #12]
 8005172:	88fa      	ldrh	r2, [r7, #6]
 8005174:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8005176:	68fb      	ldr	r3, [r7, #12]
 8005178:	88fa      	ldrh	r2, [r7, #6]
 800517a:	84da      	strh	r2, [r3, #38]	; 0x26
    while(huart->TxXferCount > 0U)
 800517c:	e042      	b.n	8005204 <HAL_UART_Transmit+0xf0>
    {
      huart->TxXferCount--;
 800517e:	68fb      	ldr	r3, [r7, #12]
 8005180:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8005182:	b29b      	uxth	r3, r3
 8005184:	3b01      	subs	r3, #1
 8005186:	b29a      	uxth	r2, r3
 8005188:	68fb      	ldr	r3, [r7, #12]
 800518a:	84da      	strh	r2, [r3, #38]	; 0x26
      if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 800518c:	68fb      	ldr	r3, [r7, #12]
 800518e:	689b      	ldr	r3, [r3, #8]
 8005190:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005194:	d122      	bne.n	80051dc <HAL_UART_Transmit+0xc8>
      {
        if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8005196:	683b      	ldr	r3, [r7, #0]
 8005198:	9300      	str	r3, [sp, #0]
 800519a:	697b      	ldr	r3, [r7, #20]
 800519c:	2200      	movs	r2, #0
 800519e:	2180      	movs	r1, #128	; 0x80
 80051a0:	68f8      	ldr	r0, [r7, #12]
 80051a2:	f000 f9b1 	bl	8005508 <UART_WaitOnFlagUntilTimeout>
 80051a6:	4603      	mov	r3, r0
 80051a8:	2b00      	cmp	r3, #0
 80051aa:	d001      	beq.n	80051b0 <HAL_UART_Transmit+0x9c>
        {
          return HAL_TIMEOUT;
 80051ac:	2303      	movs	r3, #3
 80051ae:	e046      	b.n	800523e <HAL_UART_Transmit+0x12a>
        }
        tmp = (uint16_t*) pData;
 80051b0:	68bb      	ldr	r3, [r7, #8]
 80051b2:	613b      	str	r3, [r7, #16]
        huart->Instance->DR = (*tmp & (uint16_t)0x01FF);
 80051b4:	693b      	ldr	r3, [r7, #16]
 80051b6:	881b      	ldrh	r3, [r3, #0]
 80051b8:	461a      	mov	r2, r3
 80051ba:	68fb      	ldr	r3, [r7, #12]
 80051bc:	681b      	ldr	r3, [r3, #0]
 80051be:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80051c2:	605a      	str	r2, [r3, #4]
        if(huart->Init.Parity == UART_PARITY_NONE)
 80051c4:	68fb      	ldr	r3, [r7, #12]
 80051c6:	691b      	ldr	r3, [r3, #16]
 80051c8:	2b00      	cmp	r3, #0
 80051ca:	d103      	bne.n	80051d4 <HAL_UART_Transmit+0xc0>
        {
          pData +=2U;
 80051cc:	68bb      	ldr	r3, [r7, #8]
 80051ce:	3302      	adds	r3, #2
 80051d0:	60bb      	str	r3, [r7, #8]
 80051d2:	e017      	b.n	8005204 <HAL_UART_Transmit+0xf0>
        }
        else
        {
          pData +=1U;
 80051d4:	68bb      	ldr	r3, [r7, #8]
 80051d6:	3301      	adds	r3, #1
 80051d8:	60bb      	str	r3, [r7, #8]
 80051da:	e013      	b.n	8005204 <HAL_UART_Transmit+0xf0>
        }
      }
      else
      {
        if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80051dc:	683b      	ldr	r3, [r7, #0]
 80051de:	9300      	str	r3, [sp, #0]
 80051e0:	697b      	ldr	r3, [r7, #20]
 80051e2:	2200      	movs	r2, #0
 80051e4:	2180      	movs	r1, #128	; 0x80
 80051e6:	68f8      	ldr	r0, [r7, #12]
 80051e8:	f000 f98e 	bl	8005508 <UART_WaitOnFlagUntilTimeout>
 80051ec:	4603      	mov	r3, r0
 80051ee:	2b00      	cmp	r3, #0
 80051f0:	d001      	beq.n	80051f6 <HAL_UART_Transmit+0xe2>
        {
          return HAL_TIMEOUT;
 80051f2:	2303      	movs	r3, #3
 80051f4:	e023      	b.n	800523e <HAL_UART_Transmit+0x12a>
        }
        huart->Instance->DR = (*pData++ & (uint8_t)0xFF);
 80051f6:	68bb      	ldr	r3, [r7, #8]
 80051f8:	1c5a      	adds	r2, r3, #1
 80051fa:	60ba      	str	r2, [r7, #8]
 80051fc:	781a      	ldrb	r2, [r3, #0]
 80051fe:	68fb      	ldr	r3, [r7, #12]
 8005200:	681b      	ldr	r3, [r3, #0]
 8005202:	605a      	str	r2, [r3, #4]
    while(huart->TxXferCount > 0U)
 8005204:	68fb      	ldr	r3, [r7, #12]
 8005206:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8005208:	b29b      	uxth	r3, r3
 800520a:	2b00      	cmp	r3, #0
 800520c:	d1b7      	bne.n	800517e <HAL_UART_Transmit+0x6a>
      }
    }

    if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800520e:	683b      	ldr	r3, [r7, #0]
 8005210:	9300      	str	r3, [sp, #0]
 8005212:	697b      	ldr	r3, [r7, #20]
 8005214:	2200      	movs	r2, #0
 8005216:	2140      	movs	r1, #64	; 0x40
 8005218:	68f8      	ldr	r0, [r7, #12]
 800521a:	f000 f975 	bl	8005508 <UART_WaitOnFlagUntilTimeout>
 800521e:	4603      	mov	r3, r0
 8005220:	2b00      	cmp	r3, #0
 8005222:	d001      	beq.n	8005228 <HAL_UART_Transmit+0x114>
    {
      return HAL_TIMEOUT;
 8005224:	2303      	movs	r3, #3
 8005226:	e00a      	b.n	800523e <HAL_UART_Transmit+0x12a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8005228:	68fb      	ldr	r3, [r7, #12]
 800522a:	2220      	movs	r2, #32
 800522c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8005230:	68fb      	ldr	r3, [r7, #12]
 8005232:	2200      	movs	r2, #0
 8005234:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    return HAL_OK;
 8005238:	2300      	movs	r3, #0
 800523a:	e000      	b.n	800523e <HAL_UART_Transmit+0x12a>
  }
  else
  {
    return HAL_BUSY;
 800523c:	2302      	movs	r3, #2
  }
}
 800523e:	4618      	mov	r0, r3
 8005240:	3718      	adds	r7, #24
 8005242:	46bd      	mov	sp, r7
 8005244:	bd80      	pop	{r7, pc}

08005246 <HAL_UART_Receive_IT>:
  * @param  pData: Pointer to data buffer
  * @param  Size: Amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005246:	b480      	push	{r7}
 8005248:	b085      	sub	sp, #20
 800524a:	af00      	add	r7, sp, #0
 800524c:	60f8      	str	r0, [r7, #12]
 800524e:	60b9      	str	r1, [r7, #8]
 8005250:	4613      	mov	r3, r2
 8005252:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if(huart->RxState == HAL_UART_STATE_READY)
 8005254:	68fb      	ldr	r3, [r7, #12]
 8005256:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 800525a:	b2db      	uxtb	r3, r3
 800525c:	2b20      	cmp	r3, #32
 800525e:	d140      	bne.n	80052e2 <HAL_UART_Receive_IT+0x9c>
  {
    if((pData == NULL) || (Size == 0U))
 8005260:	68bb      	ldr	r3, [r7, #8]
 8005262:	2b00      	cmp	r3, #0
 8005264:	d002      	beq.n	800526c <HAL_UART_Receive_IT+0x26>
 8005266:	88fb      	ldrh	r3, [r7, #6]
 8005268:	2b00      	cmp	r3, #0
 800526a:	d101      	bne.n	8005270 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 800526c:	2301      	movs	r3, #1
 800526e:	e039      	b.n	80052e4 <HAL_UART_Receive_IT+0x9e>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8005270:	68fb      	ldr	r3, [r7, #12]
 8005272:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8005276:	2b01      	cmp	r3, #1
 8005278:	d101      	bne.n	800527e <HAL_UART_Receive_IT+0x38>
 800527a:	2302      	movs	r3, #2
 800527c:	e032      	b.n	80052e4 <HAL_UART_Receive_IT+0x9e>
 800527e:	68fb      	ldr	r3, [r7, #12]
 8005280:	2201      	movs	r2, #1
 8005282:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->pRxBuffPtr = pData;
 8005286:	68fb      	ldr	r3, [r7, #12]
 8005288:	68ba      	ldr	r2, [r7, #8]
 800528a:	629a      	str	r2, [r3, #40]	; 0x28
    huart->RxXferSize = Size;
 800528c:	68fb      	ldr	r3, [r7, #12]
 800528e:	88fa      	ldrh	r2, [r7, #6]
 8005290:	859a      	strh	r2, [r3, #44]	; 0x2c
    huart->RxXferCount = Size;
 8005292:	68fb      	ldr	r3, [r7, #12]
 8005294:	88fa      	ldrh	r2, [r7, #6]
 8005296:	85da      	strh	r2, [r3, #46]	; 0x2e

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005298:	68fb      	ldr	r3, [r7, #12]
 800529a:	2200      	movs	r2, #0
 800529c:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 800529e:	68fb      	ldr	r3, [r7, #12]
 80052a0:	2222      	movs	r2, #34	; 0x22
 80052a2:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
    
    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80052a6:	68fb      	ldr	r3, [r7, #12]
 80052a8:	2200      	movs	r2, #0
 80052aa:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 80052ae:	68fb      	ldr	r3, [r7, #12]
 80052b0:	681b      	ldr	r3, [r3, #0]
 80052b2:	68da      	ldr	r2, [r3, #12]
 80052b4:	68fb      	ldr	r3, [r7, #12]
 80052b6:	681b      	ldr	r3, [r3, #0]
 80052b8:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80052bc:	60da      	str	r2, [r3, #12]

    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 80052be:	68fb      	ldr	r3, [r7, #12]
 80052c0:	681b      	ldr	r3, [r3, #0]
 80052c2:	695a      	ldr	r2, [r3, #20]
 80052c4:	68fb      	ldr	r3, [r7, #12]
 80052c6:	681b      	ldr	r3, [r3, #0]
 80052c8:	f042 0201 	orr.w	r2, r2, #1
 80052cc:	615a      	str	r2, [r3, #20]

    /* Enable the UART Data Register not empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 80052ce:	68fb      	ldr	r3, [r7, #12]
 80052d0:	681b      	ldr	r3, [r3, #0]
 80052d2:	68da      	ldr	r2, [r3, #12]
 80052d4:	68fb      	ldr	r3, [r7, #12]
 80052d6:	681b      	ldr	r3, [r3, #0]
 80052d8:	f042 0220 	orr.w	r2, r2, #32
 80052dc:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 80052de:	2300      	movs	r3, #0
 80052e0:	e000      	b.n	80052e4 <HAL_UART_Receive_IT+0x9e>
  }
  else
  {
    return HAL_BUSY;
 80052e2:	2302      	movs	r3, #2
  }
}
 80052e4:	4618      	mov	r0, r3
 80052e6:	3714      	adds	r7, #20
 80052e8:	46bd      	mov	sp, r7
 80052ea:	bc80      	pop	{r7}
 80052ec:	4770      	bx	lr
	...

080052f0 <HAL_UART_IRQHandler>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80052f0:	b580      	push	{r7, lr}
 80052f2:	b088      	sub	sp, #32
 80052f4:	af00      	add	r7, sp, #0
 80052f6:	6078      	str	r0, [r7, #4]
   uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80052f8:	687b      	ldr	r3, [r7, #4]
 80052fa:	681b      	ldr	r3, [r3, #0]
 80052fc:	681b      	ldr	r3, [r3, #0]
 80052fe:	61fb      	str	r3, [r7, #28]
   uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8005300:	687b      	ldr	r3, [r7, #4]
 8005302:	681b      	ldr	r3, [r3, #0]
 8005304:	68db      	ldr	r3, [r3, #12]
 8005306:	61bb      	str	r3, [r7, #24]
   uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8005308:	687b      	ldr	r3, [r7, #4]
 800530a:	681b      	ldr	r3, [r3, #0]
 800530c:	695b      	ldr	r3, [r3, #20]
 800530e:	617b      	str	r3, [r7, #20]
   uint32_t errorflags = 0x00U;
 8005310:	2300      	movs	r3, #0
 8005312:	613b      	str	r3, [r7, #16]
   uint32_t dmarequest = 0x00U;
 8005314:	2300      	movs	r3, #0
 8005316:	60fb      	str	r3, [r7, #12]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8005318:	69fb      	ldr	r3, [r7, #28]
 800531a:	f003 030f 	and.w	r3, r3, #15
 800531e:	613b      	str	r3, [r7, #16]
  if(errorflags == RESET)
 8005320:	693b      	ldr	r3, [r7, #16]
 8005322:	2b00      	cmp	r3, #0
 8005324:	d10d      	bne.n	8005342 <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if(((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8005326:	69fb      	ldr	r3, [r7, #28]
 8005328:	f003 0320 	and.w	r3, r3, #32
 800532c:	2b00      	cmp	r3, #0
 800532e:	d008      	beq.n	8005342 <HAL_UART_IRQHandler+0x52>
 8005330:	69bb      	ldr	r3, [r7, #24]
 8005332:	f003 0320 	and.w	r3, r3, #32
 8005336:	2b00      	cmp	r3, #0
 8005338:	d003      	beq.n	8005342 <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 800533a:	6878      	ldr	r0, [r7, #4]
 800533c:	f000 f9cc 	bl	80056d8 <UART_Receive_IT>
      return;
 8005340:	e0cb      	b.n	80054da <HAL_UART_IRQHandler+0x1ea>
    }
  }

  /* If some errors occur */
  if((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8005342:	693b      	ldr	r3, [r7, #16]
 8005344:	2b00      	cmp	r3, #0
 8005346:	f000 80ab 	beq.w	80054a0 <HAL_UART_IRQHandler+0x1b0>
 800534a:	697b      	ldr	r3, [r7, #20]
 800534c:	f003 0301 	and.w	r3, r3, #1
 8005350:	2b00      	cmp	r3, #0
 8005352:	d105      	bne.n	8005360 <HAL_UART_IRQHandler+0x70>
 8005354:	69bb      	ldr	r3, [r7, #24]
 8005356:	f403 7390 	and.w	r3, r3, #288	; 0x120
 800535a:	2b00      	cmp	r3, #0
 800535c:	f000 80a0 	beq.w	80054a0 <HAL_UART_IRQHandler+0x1b0>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if(((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8005360:	69fb      	ldr	r3, [r7, #28]
 8005362:	f003 0301 	and.w	r3, r3, #1
 8005366:	2b00      	cmp	r3, #0
 8005368:	d00a      	beq.n	8005380 <HAL_UART_IRQHandler+0x90>
 800536a:	69bb      	ldr	r3, [r7, #24]
 800536c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005370:	2b00      	cmp	r3, #0
 8005372:	d005      	beq.n	8005380 <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8005374:	687b      	ldr	r3, [r7, #4]
 8005376:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005378:	f043 0201 	orr.w	r2, r3, #1
 800537c:	687b      	ldr	r3, [r7, #4]
 800537e:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if(((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8005380:	69fb      	ldr	r3, [r7, #28]
 8005382:	f003 0304 	and.w	r3, r3, #4
 8005386:	2b00      	cmp	r3, #0
 8005388:	d00a      	beq.n	80053a0 <HAL_UART_IRQHandler+0xb0>
 800538a:	697b      	ldr	r3, [r7, #20]
 800538c:	f003 0301 	and.w	r3, r3, #1
 8005390:	2b00      	cmp	r3, #0
 8005392:	d005      	beq.n	80053a0 <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8005394:	687b      	ldr	r3, [r7, #4]
 8005396:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005398:	f043 0202 	orr.w	r2, r3, #2
 800539c:	687b      	ldr	r3, [r7, #4]
 800539e:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if(((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80053a0:	69fb      	ldr	r3, [r7, #28]
 80053a2:	f003 0302 	and.w	r3, r3, #2
 80053a6:	2b00      	cmp	r3, #0
 80053a8:	d00a      	beq.n	80053c0 <HAL_UART_IRQHandler+0xd0>
 80053aa:	697b      	ldr	r3, [r7, #20]
 80053ac:	f003 0301 	and.w	r3, r3, #1
 80053b0:	2b00      	cmp	r3, #0
 80053b2:	d005      	beq.n	80053c0 <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80053b4:	687b      	ldr	r3, [r7, #4]
 80053b6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80053b8:	f043 0204 	orr.w	r2, r3, #4
 80053bc:	687b      	ldr	r3, [r7, #4]
 80053be:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if(((isrflags & USART_SR_ORE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80053c0:	69fb      	ldr	r3, [r7, #28]
 80053c2:	f003 0308 	and.w	r3, r3, #8
 80053c6:	2b00      	cmp	r3, #0
 80053c8:	d00a      	beq.n	80053e0 <HAL_UART_IRQHandler+0xf0>
 80053ca:	697b      	ldr	r3, [r7, #20]
 80053cc:	f003 0301 	and.w	r3, r3, #1
 80053d0:	2b00      	cmp	r3, #0
 80053d2:	d005      	beq.n	80053e0 <HAL_UART_IRQHandler+0xf0>
    { 
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80053d4:	687b      	ldr	r3, [r7, #4]
 80053d6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80053d8:	f043 0208 	orr.w	r2, r3, #8
 80053dc:	687b      	ldr	r3, [r7, #4]
 80053de:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if(huart->ErrorCode != HAL_UART_ERROR_NONE)
 80053e0:	687b      	ldr	r3, [r7, #4]
 80053e2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80053e4:	2b00      	cmp	r3, #0
 80053e6:	d077      	beq.n	80054d8 <HAL_UART_IRQHandler+0x1e8>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if(((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80053e8:	69fb      	ldr	r3, [r7, #28]
 80053ea:	f003 0320 	and.w	r3, r3, #32
 80053ee:	2b00      	cmp	r3, #0
 80053f0:	d007      	beq.n	8005402 <HAL_UART_IRQHandler+0x112>
 80053f2:	69bb      	ldr	r3, [r7, #24]
 80053f4:	f003 0320 	and.w	r3, r3, #32
 80053f8:	2b00      	cmp	r3, #0
 80053fa:	d002      	beq.n	8005402 <HAL_UART_IRQHandler+0x112>
      {
        UART_Receive_IT(huart);
 80053fc:	6878      	ldr	r0, [r7, #4]
 80053fe:	f000 f96b 	bl	80056d8 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8005402:	687b      	ldr	r3, [r7, #4]
 8005404:	681b      	ldr	r3, [r3, #0]
 8005406:	695b      	ldr	r3, [r3, #20]
 8005408:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800540c:	2b00      	cmp	r3, #0
 800540e:	bf14      	ite	ne
 8005410:	2301      	movne	r3, #1
 8005412:	2300      	moveq	r3, #0
 8005414:	b2db      	uxtb	r3, r3
 8005416:	60fb      	str	r3, [r7, #12]
      if(((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8005418:	687b      	ldr	r3, [r7, #4]
 800541a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800541c:	f003 0308 	and.w	r3, r3, #8
 8005420:	2b00      	cmp	r3, #0
 8005422:	d102      	bne.n	800542a <HAL_UART_IRQHandler+0x13a>
 8005424:	68fb      	ldr	r3, [r7, #12]
 8005426:	2b00      	cmp	r3, #0
 8005428:	d031      	beq.n	800548e <HAL_UART_IRQHandler+0x19e>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800542a:	6878      	ldr	r0, [r7, #4]
 800542c:	f000 f8b6 	bl	800559c <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005430:	687b      	ldr	r3, [r7, #4]
 8005432:	681b      	ldr	r3, [r3, #0]
 8005434:	695b      	ldr	r3, [r3, #20]
 8005436:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800543a:	2b00      	cmp	r3, #0
 800543c:	d023      	beq.n	8005486 <HAL_UART_IRQHandler+0x196>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800543e:	687b      	ldr	r3, [r7, #4]
 8005440:	681b      	ldr	r3, [r3, #0]
 8005442:	695a      	ldr	r2, [r3, #20]
 8005444:	687b      	ldr	r3, [r7, #4]
 8005446:	681b      	ldr	r3, [r3, #0]
 8005448:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800544c:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx channel */
          if(huart->hdmarx != NULL)
 800544e:	687b      	ldr	r3, [r7, #4]
 8005450:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005452:	2b00      	cmp	r3, #0
 8005454:	d013      	beq.n	800547e <HAL_UART_IRQHandler+0x18e>
          {
            /* Set the UART DMA Abort callback : 
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8005456:	687b      	ldr	r3, [r7, #4]
 8005458:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800545a:	4a21      	ldr	r2, [pc, #132]	; (80054e0 <HAL_UART_IRQHandler+0x1f0>)
 800545c:	635a      	str	r2, [r3, #52]	; 0x34
            if(HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800545e:	687b      	ldr	r3, [r7, #4]
 8005460:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005462:	4618      	mov	r0, r3
 8005464:	f7fc fce0 	bl	8001e28 <HAL_DMA_Abort_IT>
 8005468:	4603      	mov	r3, r0
 800546a:	2b00      	cmp	r3, #0
 800546c:	d016      	beq.n	800549c <HAL_UART_IRQHandler+0x1ac>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800546e:	687b      	ldr	r3, [r7, #4]
 8005470:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005472:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005474:	687a      	ldr	r2, [r7, #4]
 8005476:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8005478:	4610      	mov	r0, r2
 800547a:	4798      	blx	r3
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800547c:	e00e      	b.n	800549c <HAL_UART_IRQHandler+0x1ac>
            }
          }
          else
          {
            /* Call user error callback */
            HAL_UART_ErrorCallback(huart);
 800547e:	6878      	ldr	r0, [r7, #4]
 8005480:	f000 f839 	bl	80054f6 <HAL_UART_ErrorCallback>
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005484:	e00a      	b.n	800549c <HAL_UART_IRQHandler+0x1ac>
          }
        }
        else
        {
          /* Call user error callback */
          HAL_UART_ErrorCallback(huart);
 8005486:	6878      	ldr	r0, [r7, #4]
 8005488:	f000 f835 	bl	80054f6 <HAL_UART_ErrorCallback>
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800548c:	e006      	b.n	800549c <HAL_UART_IRQHandler+0x1ac>
      }
      else
      {
        /* Non Blocking error : transfer could go on. 
           Error is notified to user through user error callback */
        HAL_UART_ErrorCallback(huart);
 800548e:	6878      	ldr	r0, [r7, #4]
 8005490:	f000 f831 	bl	80054f6 <HAL_UART_ErrorCallback>
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005494:	687b      	ldr	r3, [r7, #4]
 8005496:	2200      	movs	r2, #0
 8005498:	63da      	str	r2, [r3, #60]	; 0x3c
      }
    }
    return;
 800549a:	e01d      	b.n	80054d8 <HAL_UART_IRQHandler+0x1e8>
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800549c:	bf00      	nop
    return;
 800549e:	e01b      	b.n	80054d8 <HAL_UART_IRQHandler+0x1e8>
  } /* End if some error occurs */

  /* UART in mode Transmitter ------------------------------------------------*/
  if(((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80054a0:	69fb      	ldr	r3, [r7, #28]
 80054a2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80054a6:	2b00      	cmp	r3, #0
 80054a8:	d008      	beq.n	80054bc <HAL_UART_IRQHandler+0x1cc>
 80054aa:	69bb      	ldr	r3, [r7, #24]
 80054ac:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80054b0:	2b00      	cmp	r3, #0
 80054b2:	d003      	beq.n	80054bc <HAL_UART_IRQHandler+0x1cc>
  {
    UART_Transmit_IT(huart);
 80054b4:	6878      	ldr	r0, [r7, #4]
 80054b6:	f000 f8a2 	bl	80055fe <UART_Transmit_IT>
    return;
 80054ba:	e00e      	b.n	80054da <HAL_UART_IRQHandler+0x1ea>
  }
  
  /* UART in mode Transmitter end --------------------------------------------*/
  if(((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80054bc:	69fb      	ldr	r3, [r7, #28]
 80054be:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80054c2:	2b00      	cmp	r3, #0
 80054c4:	d009      	beq.n	80054da <HAL_UART_IRQHandler+0x1ea>
 80054c6:	69bb      	ldr	r3, [r7, #24]
 80054c8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80054cc:	2b00      	cmp	r3, #0
 80054ce:	d004      	beq.n	80054da <HAL_UART_IRQHandler+0x1ea>
  {
    UART_EndTransmit_IT(huart);
 80054d0:	6878      	ldr	r0, [r7, #4]
 80054d2:	f000 f8e9 	bl	80056a8 <UART_EndTransmit_IT>
    return;
 80054d6:	e000      	b.n	80054da <HAL_UART_IRQHandler+0x1ea>
    return;
 80054d8:	bf00      	nop
  }
}
 80054da:	3720      	adds	r7, #32
 80054dc:	46bd      	mov	sp, r7
 80054de:	bd80      	pop	{r7, pc}
 80054e0:	080055d7 	.word	0x080055d7

080054e4 <HAL_UART_TxCpltCallback>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
 __weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80054e4:	b480      	push	{r7}
 80054e6:	b083      	sub	sp, #12
 80054e8:	af00      	add	r7, sp, #0
 80054ea:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */ 
}
 80054ec:	bf00      	nop
 80054ee:	370c      	adds	r7, #12
 80054f0:	46bd      	mov	sp, r7
 80054f2:	bc80      	pop	{r7}
 80054f4:	4770      	bx	lr

080054f6 <HAL_UART_ErrorCallback>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
 __weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80054f6:	b480      	push	{r7}
 80054f8:	b083      	sub	sp, #12
 80054fa:	af00      	add	r7, sp, #0
 80054fc:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart); 
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */ 
}
 80054fe:	bf00      	nop
 8005500:	370c      	adds	r7, #12
 8005502:	46bd      	mov	sp, r7
 8005504:	bc80      	pop	{r7}
 8005506:	4770      	bx	lr

08005508 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 8005508:	b580      	push	{r7, lr}
 800550a:	b084      	sub	sp, #16
 800550c:	af00      	add	r7, sp, #0
 800550e:	60f8      	str	r0, [r7, #12]
 8005510:	60b9      	str	r1, [r7, #8]
 8005512:	603b      	str	r3, [r7, #0]
 8005514:	4613      	mov	r3, r2
 8005516:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status) 
 8005518:	e02c      	b.n	8005574 <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if(Timeout != HAL_MAX_DELAY)
 800551a:	69bb      	ldr	r3, [r7, #24]
 800551c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8005520:	d028      	beq.n	8005574 <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if((Timeout == 0U)||((HAL_GetTick() - Tickstart ) > Timeout))
 8005522:	69bb      	ldr	r3, [r7, #24]
 8005524:	2b00      	cmp	r3, #0
 8005526:	d007      	beq.n	8005538 <UART_WaitOnFlagUntilTimeout+0x30>
 8005528:	f7fb fd0a 	bl	8000f40 <HAL_GetTick>
 800552c:	4602      	mov	r2, r0
 800552e:	683b      	ldr	r3, [r7, #0]
 8005530:	1ad3      	subs	r3, r2, r3
 8005532:	69ba      	ldr	r2, [r7, #24]
 8005534:	429a      	cmp	r2, r3
 8005536:	d21d      	bcs.n	8005574 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8005538:	68fb      	ldr	r3, [r7, #12]
 800553a:	681b      	ldr	r3, [r3, #0]
 800553c:	68da      	ldr	r2, [r3, #12]
 800553e:	68fb      	ldr	r3, [r7, #12]
 8005540:	681b      	ldr	r3, [r3, #0]
 8005542:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8005546:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005548:	68fb      	ldr	r3, [r7, #12]
 800554a:	681b      	ldr	r3, [r3, #0]
 800554c:	695a      	ldr	r2, [r3, #20]
 800554e:	68fb      	ldr	r3, [r7, #12]
 8005550:	681b      	ldr	r3, [r3, #0]
 8005552:	f022 0201 	bic.w	r2, r2, #1
 8005556:	615a      	str	r2, [r3, #20]
        
        huart->gState  = HAL_UART_STATE_READY;
 8005558:	68fb      	ldr	r3, [r7, #12]
 800555a:	2220      	movs	r2, #32
 800555c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 8005560:	68fb      	ldr	r3, [r7, #12]
 8005562:	2220      	movs	r2, #32
 8005564:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
        
        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8005568:	68fb      	ldr	r3, [r7, #12]
 800556a:	2200      	movs	r2, #0
 800556c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
        
        return HAL_TIMEOUT;
 8005570:	2303      	movs	r3, #3
 8005572:	e00f      	b.n	8005594 <UART_WaitOnFlagUntilTimeout+0x8c>
  while((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status) 
 8005574:	68fb      	ldr	r3, [r7, #12]
 8005576:	681b      	ldr	r3, [r3, #0]
 8005578:	681a      	ldr	r2, [r3, #0]
 800557a:	68bb      	ldr	r3, [r7, #8]
 800557c:	4013      	ands	r3, r2
 800557e:	68ba      	ldr	r2, [r7, #8]
 8005580:	429a      	cmp	r2, r3
 8005582:	bf0c      	ite	eq
 8005584:	2301      	moveq	r3, #1
 8005586:	2300      	movne	r3, #0
 8005588:	b2db      	uxtb	r3, r3
 800558a:	461a      	mov	r2, r3
 800558c:	79fb      	ldrb	r3, [r7, #7]
 800558e:	429a      	cmp	r2, r3
 8005590:	d0c3      	beq.n	800551a <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  
  return HAL_OK;
 8005592:	2300      	movs	r3, #0
}
 8005594:	4618      	mov	r0, r3
 8005596:	3710      	adds	r7, #16
 8005598:	46bd      	mov	sp, r7
 800559a:	bd80      	pop	{r7, pc}

0800559c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart: UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800559c:	b480      	push	{r7}
 800559e:	b083      	sub	sp, #12
 80055a0:	af00      	add	r7, sp, #0
 80055a2:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80055a4:	687b      	ldr	r3, [r7, #4]
 80055a6:	681b      	ldr	r3, [r3, #0]
 80055a8:	68da      	ldr	r2, [r3, #12]
 80055aa:	687b      	ldr	r3, [r7, #4]
 80055ac:	681b      	ldr	r3, [r3, #0]
 80055ae:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 80055b2:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80055b4:	687b      	ldr	r3, [r7, #4]
 80055b6:	681b      	ldr	r3, [r3, #0]
 80055b8:	695a      	ldr	r2, [r3, #20]
 80055ba:	687b      	ldr	r3, [r7, #4]
 80055bc:	681b      	ldr	r3, [r3, #0]
 80055be:	f022 0201 	bic.w	r2, r2, #1
 80055c2:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80055c4:	687b      	ldr	r3, [r7, #4]
 80055c6:	2220      	movs	r2, #32
 80055c8:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
}
 80055cc:	bf00      	nop
 80055ce:	370c      	adds	r7, #12
 80055d0:	46bd      	mov	sp, r7
 80055d2:	bc80      	pop	{r7}
 80055d4:	4770      	bx	lr

080055d6 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80055d6:	b580      	push	{r7, lr}
 80055d8:	b084      	sub	sp, #16
 80055da:	af00      	add	r7, sp, #0
 80055dc:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef* huart = ( UART_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80055de:	687b      	ldr	r3, [r7, #4]
 80055e0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80055e2:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 80055e4:	68fb      	ldr	r3, [r7, #12]
 80055e6:	2200      	movs	r2, #0
 80055e8:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 80055ea:	68fb      	ldr	r3, [r7, #12]
 80055ec:	2200      	movs	r2, #0
 80055ee:	84da      	strh	r2, [r3, #38]	; 0x26

  HAL_UART_ErrorCallback(huart);
 80055f0:	68f8      	ldr	r0, [r7, #12]
 80055f2:	f7ff ff80 	bl	80054f6 <HAL_UART_ErrorCallback>
}
 80055f6:	bf00      	nop
 80055f8:	3710      	adds	r7, #16
 80055fa:	46bd      	mov	sp, r7
 80055fc:	bd80      	pop	{r7, pc}

080055fe <UART_Transmit_IT>:
  * @param  huart: Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 80055fe:	b480      	push	{r7}
 8005600:	b085      	sub	sp, #20
 8005602:	af00      	add	r7, sp, #0
 8005604:	6078      	str	r0, [r7, #4]
  uint16_t* tmp;
  
  /* Check that a Tx process is ongoing */
  if(huart->gState == HAL_UART_STATE_BUSY_TX)
 8005606:	687b      	ldr	r3, [r7, #4]
 8005608:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800560c:	b2db      	uxtb	r3, r3
 800560e:	2b21      	cmp	r3, #33	; 0x21
 8005610:	d144      	bne.n	800569c <UART_Transmit_IT+0x9e>
  {
    if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 8005612:	687b      	ldr	r3, [r7, #4]
 8005614:	689b      	ldr	r3, [r3, #8]
 8005616:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800561a:	d11a      	bne.n	8005652 <UART_Transmit_IT+0x54>
    {
      tmp = (uint16_t*) huart->pTxBuffPtr;
 800561c:	687b      	ldr	r3, [r7, #4]
 800561e:	6a1b      	ldr	r3, [r3, #32]
 8005620:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8005622:	68fb      	ldr	r3, [r7, #12]
 8005624:	881b      	ldrh	r3, [r3, #0]
 8005626:	461a      	mov	r2, r3
 8005628:	687b      	ldr	r3, [r7, #4]
 800562a:	681b      	ldr	r3, [r3, #0]
 800562c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005630:	605a      	str	r2, [r3, #4]
      if(huart->Init.Parity == UART_PARITY_NONE)
 8005632:	687b      	ldr	r3, [r7, #4]
 8005634:	691b      	ldr	r3, [r3, #16]
 8005636:	2b00      	cmp	r3, #0
 8005638:	d105      	bne.n	8005646 <UART_Transmit_IT+0x48>
      {
        huart->pTxBuffPtr += 2U;
 800563a:	687b      	ldr	r3, [r7, #4]
 800563c:	6a1b      	ldr	r3, [r3, #32]
 800563e:	1c9a      	adds	r2, r3, #2
 8005640:	687b      	ldr	r3, [r7, #4]
 8005642:	621a      	str	r2, [r3, #32]
 8005644:	e00e      	b.n	8005664 <UART_Transmit_IT+0x66>
      }
      else
      {
        huart->pTxBuffPtr += 1U;
 8005646:	687b      	ldr	r3, [r7, #4]
 8005648:	6a1b      	ldr	r3, [r3, #32]
 800564a:	1c5a      	adds	r2, r3, #1
 800564c:	687b      	ldr	r3, [r7, #4]
 800564e:	621a      	str	r2, [r3, #32]
 8005650:	e008      	b.n	8005664 <UART_Transmit_IT+0x66>
      }
    } 
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8005652:	687b      	ldr	r3, [r7, #4]
 8005654:	6a1b      	ldr	r3, [r3, #32]
 8005656:	1c59      	adds	r1, r3, #1
 8005658:	687a      	ldr	r2, [r7, #4]
 800565a:	6211      	str	r1, [r2, #32]
 800565c:	781a      	ldrb	r2, [r3, #0]
 800565e:	687b      	ldr	r3, [r7, #4]
 8005660:	681b      	ldr	r3, [r3, #0]
 8005662:	605a      	str	r2, [r3, #4]
    }

    if(--huart->TxXferCount == 0U)
 8005664:	687b      	ldr	r3, [r7, #4]
 8005666:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8005668:	b29b      	uxth	r3, r3
 800566a:	3b01      	subs	r3, #1
 800566c:	b29b      	uxth	r3, r3
 800566e:	687a      	ldr	r2, [r7, #4]
 8005670:	4619      	mov	r1, r3
 8005672:	84d1      	strh	r1, [r2, #38]	; 0x26
 8005674:	2b00      	cmp	r3, #0
 8005676:	d10f      	bne.n	8005698 <UART_Transmit_IT+0x9a>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8005678:	687b      	ldr	r3, [r7, #4]
 800567a:	681b      	ldr	r3, [r3, #0]
 800567c:	68da      	ldr	r2, [r3, #12]
 800567e:	687b      	ldr	r3, [r7, #4]
 8005680:	681b      	ldr	r3, [r3, #0]
 8005682:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8005686:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */    
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8005688:	687b      	ldr	r3, [r7, #4]
 800568a:	681b      	ldr	r3, [r3, #0]
 800568c:	68da      	ldr	r2, [r3, #12]
 800568e:	687b      	ldr	r3, [r7, #4]
 8005690:	681b      	ldr	r3, [r3, #0]
 8005692:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005696:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8005698:	2300      	movs	r3, #0
 800569a:	e000      	b.n	800569e <UART_Transmit_IT+0xa0>
  }
  else
  {
    return HAL_BUSY;
 800569c:	2302      	movs	r3, #2
  }
}
 800569e:	4618      	mov	r0, r3
 80056a0:	3714      	adds	r7, #20
 80056a2:	46bd      	mov	sp, r7
 80056a4:	bc80      	pop	{r7}
 80056a6:	4770      	bx	lr

080056a8 <UART_EndTransmit_IT>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80056a8:	b580      	push	{r7, lr}
 80056aa:	b082      	sub	sp, #8
 80056ac:	af00      	add	r7, sp, #0
 80056ae:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */    
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 80056b0:	687b      	ldr	r3, [r7, #4]
 80056b2:	681b      	ldr	r3, [r3, #0]
 80056b4:	68da      	ldr	r2, [r3, #12]
 80056b6:	687b      	ldr	r3, [r7, #4]
 80056b8:	681b      	ldr	r3, [r3, #0]
 80056ba:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80056be:	60da      	str	r2, [r3, #12]
  
  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80056c0:	687b      	ldr	r3, [r7, #4]
 80056c2:	2220      	movs	r2, #32
 80056c4:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  HAL_UART_TxCpltCallback(huart);
 80056c8:	6878      	ldr	r0, [r7, #4]
 80056ca:	f7ff ff0b 	bl	80054e4 <HAL_UART_TxCpltCallback>
  
  return HAL_OK;
 80056ce:	2300      	movs	r3, #0
}
 80056d0:	4618      	mov	r0, r3
 80056d2:	3708      	adds	r7, #8
 80056d4:	46bd      	mov	sp, r7
 80056d6:	bd80      	pop	{r7, pc}

080056d8 <UART_Receive_IT>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 80056d8:	b580      	push	{r7, lr}
 80056da:	b084      	sub	sp, #16
 80056dc:	af00      	add	r7, sp, #0
 80056de:	6078      	str	r0, [r7, #4]
  uint16_t* tmp;
  
  /* Check that a Rx process is ongoing */
  if(huart->RxState == HAL_UART_STATE_BUSY_RX) 
 80056e0:	687b      	ldr	r3, [r7, #4]
 80056e2:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 80056e6:	b2db      	uxtb	r3, r3
 80056e8:	2b22      	cmp	r3, #34	; 0x22
 80056ea:	d171      	bne.n	80057d0 <UART_Receive_IT+0xf8>
  {
    if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 80056ec:	687b      	ldr	r3, [r7, #4]
 80056ee:	689b      	ldr	r3, [r3, #8]
 80056f0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80056f4:	d123      	bne.n	800573e <UART_Receive_IT+0x66>
    {
      tmp = (uint16_t*) huart->pRxBuffPtr;
 80056f6:	687b      	ldr	r3, [r7, #4]
 80056f8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80056fa:	60fb      	str	r3, [r7, #12]
      if(huart->Init.Parity == UART_PARITY_NONE)
 80056fc:	687b      	ldr	r3, [r7, #4]
 80056fe:	691b      	ldr	r3, [r3, #16]
 8005700:	2b00      	cmp	r3, #0
 8005702:	d10e      	bne.n	8005722 <UART_Receive_IT+0x4a>
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8005704:	687b      	ldr	r3, [r7, #4]
 8005706:	681b      	ldr	r3, [r3, #0]
 8005708:	685b      	ldr	r3, [r3, #4]
 800570a:	b29b      	uxth	r3, r3
 800570c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005710:	b29a      	uxth	r2, r3
 8005712:	68fb      	ldr	r3, [r7, #12]
 8005714:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 2U;
 8005716:	687b      	ldr	r3, [r7, #4]
 8005718:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800571a:	1c9a      	adds	r2, r3, #2
 800571c:	687b      	ldr	r3, [r7, #4]
 800571e:	629a      	str	r2, [r3, #40]	; 0x28
 8005720:	e029      	b.n	8005776 <UART_Receive_IT+0x9e>
      }
      else
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 8005722:	687b      	ldr	r3, [r7, #4]
 8005724:	681b      	ldr	r3, [r3, #0]
 8005726:	685b      	ldr	r3, [r3, #4]
 8005728:	b29b      	uxth	r3, r3
 800572a:	b2db      	uxtb	r3, r3
 800572c:	b29a      	uxth	r2, r3
 800572e:	68fb      	ldr	r3, [r7, #12]
 8005730:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 1U;
 8005732:	687b      	ldr	r3, [r7, #4]
 8005734:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005736:	1c5a      	adds	r2, r3, #1
 8005738:	687b      	ldr	r3, [r7, #4]
 800573a:	629a      	str	r2, [r3, #40]	; 0x28
 800573c:	e01b      	b.n	8005776 <UART_Receive_IT+0x9e>
      }
    }
    else
    {
      if(huart->Init.Parity == UART_PARITY_NONE)
 800573e:	687b      	ldr	r3, [r7, #4]
 8005740:	691b      	ldr	r3, [r3, #16]
 8005742:	2b00      	cmp	r3, #0
 8005744:	d10a      	bne.n	800575c <UART_Receive_IT+0x84>
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8005746:	687b      	ldr	r3, [r7, #4]
 8005748:	681b      	ldr	r3, [r3, #0]
 800574a:	6858      	ldr	r0, [r3, #4]
 800574c:	687b      	ldr	r3, [r7, #4]
 800574e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005750:	1c59      	adds	r1, r3, #1
 8005752:	687a      	ldr	r2, [r7, #4]
 8005754:	6291      	str	r1, [r2, #40]	; 0x28
 8005756:	b2c2      	uxtb	r2, r0
 8005758:	701a      	strb	r2, [r3, #0]
 800575a:	e00c      	b.n	8005776 <UART_Receive_IT+0x9e>
      }
      else
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800575c:	687b      	ldr	r3, [r7, #4]
 800575e:	681b      	ldr	r3, [r3, #0]
 8005760:	685b      	ldr	r3, [r3, #4]
 8005762:	b2da      	uxtb	r2, r3
 8005764:	687b      	ldr	r3, [r7, #4]
 8005766:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005768:	1c58      	adds	r0, r3, #1
 800576a:	6879      	ldr	r1, [r7, #4]
 800576c:	6288      	str	r0, [r1, #40]	; 0x28
 800576e:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8005772:	b2d2      	uxtb	r2, r2
 8005774:	701a      	strb	r2, [r3, #0]
      }
    }

    if(--huart->RxXferCount == 0U)
 8005776:	687b      	ldr	r3, [r7, #4]
 8005778:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800577a:	b29b      	uxth	r3, r3
 800577c:	3b01      	subs	r3, #1
 800577e:	b29b      	uxth	r3, r3
 8005780:	687a      	ldr	r2, [r7, #4]
 8005782:	4619      	mov	r1, r3
 8005784:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8005786:	2b00      	cmp	r3, #0
 8005788:	d120      	bne.n	80057cc <UART_Receive_IT+0xf4>
    {
      /* Disable the IRDA Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800578a:	687b      	ldr	r3, [r7, #4]
 800578c:	681b      	ldr	r3, [r3, #0]
 800578e:	68da      	ldr	r2, [r3, #12]
 8005790:	687b      	ldr	r3, [r7, #4]
 8005792:	681b      	ldr	r3, [r3, #0]
 8005794:	f022 0220 	bic.w	r2, r2, #32
 8005798:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800579a:	687b      	ldr	r3, [r7, #4]
 800579c:	681b      	ldr	r3, [r3, #0]
 800579e:	68da      	ldr	r2, [r3, #12]
 80057a0:	687b      	ldr	r3, [r7, #4]
 80057a2:	681b      	ldr	r3, [r3, #0]
 80057a4:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80057a8:	60da      	str	r2, [r3, #12]
        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 80057aa:	687b      	ldr	r3, [r7, #4]
 80057ac:	681b      	ldr	r3, [r3, #0]
 80057ae:	695a      	ldr	r2, [r3, #20]
 80057b0:	687b      	ldr	r3, [r7, #4]
 80057b2:	681b      	ldr	r3, [r3, #0]
 80057b4:	f022 0201 	bic.w	r2, r2, #1
 80057b8:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80057ba:	687b      	ldr	r3, [r7, #4]
 80057bc:	2220      	movs	r2, #32
 80057be:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

      HAL_UART_RxCpltCallback(huart);
 80057c2:	6878      	ldr	r0, [r7, #4]
 80057c4:	f000 fd80 	bl	80062c8 <HAL_UART_RxCpltCallback>

      return HAL_OK;
 80057c8:	2300      	movs	r3, #0
 80057ca:	e002      	b.n	80057d2 <UART_Receive_IT+0xfa>
    }
    return HAL_OK;
 80057cc:	2300      	movs	r3, #0
 80057ce:	e000      	b.n	80057d2 <UART_Receive_IT+0xfa>
  }
  else
  {
    return HAL_BUSY;
 80057d0:	2302      	movs	r3, #2
  }
}
 80057d2:	4618      	mov	r0, r3
 80057d4:	3710      	adds	r7, #16
 80057d6:	46bd      	mov	sp, r7
 80057d8:	bd80      	pop	{r7, pc}
	...

080057dc <UART_SetConfig>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80057dc:	b5b0      	push	{r4, r5, r7, lr}
 80057de:	b084      	sub	sp, #16
 80057e0:	af00      	add	r7, sp, #0
 80057e2:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0x00U;
 80057e4:	2300      	movs	r3, #0
 80057e6:	60fb      	str	r3, [r7, #12]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*------- UART-associated USART registers setting : CR2 Configuration ------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according 
   * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80057e8:	687b      	ldr	r3, [r7, #4]
 80057ea:	681b      	ldr	r3, [r3, #0]
 80057ec:	691b      	ldr	r3, [r3, #16]
 80057ee:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80057f2:	687b      	ldr	r3, [r7, #4]
 80057f4:	68da      	ldr	r2, [r3, #12]
 80057f6:	687b      	ldr	r3, [r7, #4]
 80057f8:	681b      	ldr	r3, [r3, #0]
 80057fa:	430a      	orrs	r2, r1
 80057fc:	611a      	str	r2, [r3, #16]
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1, 
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8), 
             tmpreg);
#else
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 80057fe:	687b      	ldr	r3, [r7, #4]
 8005800:	689a      	ldr	r2, [r3, #8]
 8005802:	687b      	ldr	r3, [r7, #4]
 8005804:	691b      	ldr	r3, [r3, #16]
 8005806:	431a      	orrs	r2, r3
 8005808:	687b      	ldr	r3, [r7, #4]
 800580a:	695b      	ldr	r3, [r3, #20]
 800580c:	4313      	orrs	r3, r2
 800580e:	68fa      	ldr	r2, [r7, #12]
 8005810:	4313      	orrs	r3, r2
 8005812:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1, 
 8005814:	687b      	ldr	r3, [r7, #4]
 8005816:	681b      	ldr	r3, [r3, #0]
 8005818:	68db      	ldr	r3, [r3, #12]
 800581a:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 800581e:	f023 030c 	bic.w	r3, r3, #12
 8005822:	687a      	ldr	r2, [r7, #4]
 8005824:	6812      	ldr	r2, [r2, #0]
 8005826:	68f9      	ldr	r1, [r7, #12]
 8005828:	430b      	orrs	r3, r1
 800582a:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*------- UART-associated USART registers setting : CR3 Configuration ------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800582c:	687b      	ldr	r3, [r7, #4]
 800582e:	681b      	ldr	r3, [r3, #0]
 8005830:	695b      	ldr	r3, [r3, #20]
 8005832:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8005836:	687b      	ldr	r3, [r7, #4]
 8005838:	699a      	ldr	r2, [r3, #24]
 800583a:	687b      	ldr	r3, [r7, #4]
 800583c:	681b      	ldr	r3, [r3, #0]
 800583e:	430a      	orrs	r2, r1
 8005840:	615a      	str	r2, [r3, #20]
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
    }
  }
#else
  /*-------------------------- USART BRR Configuration ---------------------*/
  if(huart->Instance == USART1)
 8005842:	687b      	ldr	r3, [r7, #4]
 8005844:	681b      	ldr	r3, [r3, #0]
 8005846:	4a6f      	ldr	r2, [pc, #444]	; (8005a04 <UART_SetConfig+0x228>)
 8005848:	4293      	cmp	r3, r2
 800584a:	d16b      	bne.n	8005924 <UART_SetConfig+0x148>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 800584c:	f7ff fa9a 	bl	8004d84 <HAL_RCC_GetPCLK2Freq>
 8005850:	4602      	mov	r2, r0
 8005852:	4613      	mov	r3, r2
 8005854:	009b      	lsls	r3, r3, #2
 8005856:	4413      	add	r3, r2
 8005858:	009a      	lsls	r2, r3, #2
 800585a:	441a      	add	r2, r3
 800585c:	687b      	ldr	r3, [r7, #4]
 800585e:	685b      	ldr	r3, [r3, #4]
 8005860:	009b      	lsls	r3, r3, #2
 8005862:	fbb2 f3f3 	udiv	r3, r2, r3
 8005866:	4a68      	ldr	r2, [pc, #416]	; (8005a08 <UART_SetConfig+0x22c>)
 8005868:	fba2 2303 	umull	r2, r3, r2, r3
 800586c:	095b      	lsrs	r3, r3, #5
 800586e:	011c      	lsls	r4, r3, #4
 8005870:	f7ff fa88 	bl	8004d84 <HAL_RCC_GetPCLK2Freq>
 8005874:	4602      	mov	r2, r0
 8005876:	4613      	mov	r3, r2
 8005878:	009b      	lsls	r3, r3, #2
 800587a:	4413      	add	r3, r2
 800587c:	009a      	lsls	r2, r3, #2
 800587e:	441a      	add	r2, r3
 8005880:	687b      	ldr	r3, [r7, #4]
 8005882:	685b      	ldr	r3, [r3, #4]
 8005884:	009b      	lsls	r3, r3, #2
 8005886:	fbb2 f5f3 	udiv	r5, r2, r3
 800588a:	f7ff fa7b 	bl	8004d84 <HAL_RCC_GetPCLK2Freq>
 800588e:	4602      	mov	r2, r0
 8005890:	4613      	mov	r3, r2
 8005892:	009b      	lsls	r3, r3, #2
 8005894:	4413      	add	r3, r2
 8005896:	009a      	lsls	r2, r3, #2
 8005898:	441a      	add	r2, r3
 800589a:	687b      	ldr	r3, [r7, #4]
 800589c:	685b      	ldr	r3, [r3, #4]
 800589e:	009b      	lsls	r3, r3, #2
 80058a0:	fbb2 f3f3 	udiv	r3, r2, r3
 80058a4:	4a58      	ldr	r2, [pc, #352]	; (8005a08 <UART_SetConfig+0x22c>)
 80058a6:	fba2 2303 	umull	r2, r3, r2, r3
 80058aa:	095b      	lsrs	r3, r3, #5
 80058ac:	2264      	movs	r2, #100	; 0x64
 80058ae:	fb02 f303 	mul.w	r3, r2, r3
 80058b2:	1aeb      	subs	r3, r5, r3
 80058b4:	011b      	lsls	r3, r3, #4
 80058b6:	3332      	adds	r3, #50	; 0x32
 80058b8:	4a53      	ldr	r2, [pc, #332]	; (8005a08 <UART_SetConfig+0x22c>)
 80058ba:	fba2 2303 	umull	r2, r3, r2, r3
 80058be:	095b      	lsrs	r3, r3, #5
 80058c0:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80058c4:	441c      	add	r4, r3
 80058c6:	f7ff fa5d 	bl	8004d84 <HAL_RCC_GetPCLK2Freq>
 80058ca:	4602      	mov	r2, r0
 80058cc:	4613      	mov	r3, r2
 80058ce:	009b      	lsls	r3, r3, #2
 80058d0:	4413      	add	r3, r2
 80058d2:	009a      	lsls	r2, r3, #2
 80058d4:	441a      	add	r2, r3
 80058d6:	687b      	ldr	r3, [r7, #4]
 80058d8:	685b      	ldr	r3, [r3, #4]
 80058da:	009b      	lsls	r3, r3, #2
 80058dc:	fbb2 f5f3 	udiv	r5, r2, r3
 80058e0:	f7ff fa50 	bl	8004d84 <HAL_RCC_GetPCLK2Freq>
 80058e4:	4602      	mov	r2, r0
 80058e6:	4613      	mov	r3, r2
 80058e8:	009b      	lsls	r3, r3, #2
 80058ea:	4413      	add	r3, r2
 80058ec:	009a      	lsls	r2, r3, #2
 80058ee:	441a      	add	r2, r3
 80058f0:	687b      	ldr	r3, [r7, #4]
 80058f2:	685b      	ldr	r3, [r3, #4]
 80058f4:	009b      	lsls	r3, r3, #2
 80058f6:	fbb2 f3f3 	udiv	r3, r2, r3
 80058fa:	4a43      	ldr	r2, [pc, #268]	; (8005a08 <UART_SetConfig+0x22c>)
 80058fc:	fba2 2303 	umull	r2, r3, r2, r3
 8005900:	095b      	lsrs	r3, r3, #5
 8005902:	2264      	movs	r2, #100	; 0x64
 8005904:	fb02 f303 	mul.w	r3, r2, r3
 8005908:	1aeb      	subs	r3, r5, r3
 800590a:	011b      	lsls	r3, r3, #4
 800590c:	3332      	adds	r3, #50	; 0x32
 800590e:	4a3e      	ldr	r2, [pc, #248]	; (8005a08 <UART_SetConfig+0x22c>)
 8005910:	fba2 2303 	umull	r2, r3, r2, r3
 8005914:	095b      	lsrs	r3, r3, #5
 8005916:	f003 020f 	and.w	r2, r3, #15
 800591a:	687b      	ldr	r3, [r7, #4]
 800591c:	681b      	ldr	r3, [r3, #0]
 800591e:	4422      	add	r2, r4
 8005920:	609a      	str	r2, [r3, #8]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
  }
#endif /* USART_CR1_OVER8 */
}
 8005922:	e06a      	b.n	80059fa <UART_SetConfig+0x21e>
    huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 8005924:	f7ff fa1a 	bl	8004d5c <HAL_RCC_GetPCLK1Freq>
 8005928:	4602      	mov	r2, r0
 800592a:	4613      	mov	r3, r2
 800592c:	009b      	lsls	r3, r3, #2
 800592e:	4413      	add	r3, r2
 8005930:	009a      	lsls	r2, r3, #2
 8005932:	441a      	add	r2, r3
 8005934:	687b      	ldr	r3, [r7, #4]
 8005936:	685b      	ldr	r3, [r3, #4]
 8005938:	009b      	lsls	r3, r3, #2
 800593a:	fbb2 f3f3 	udiv	r3, r2, r3
 800593e:	4a32      	ldr	r2, [pc, #200]	; (8005a08 <UART_SetConfig+0x22c>)
 8005940:	fba2 2303 	umull	r2, r3, r2, r3
 8005944:	095b      	lsrs	r3, r3, #5
 8005946:	011c      	lsls	r4, r3, #4
 8005948:	f7ff fa08 	bl	8004d5c <HAL_RCC_GetPCLK1Freq>
 800594c:	4602      	mov	r2, r0
 800594e:	4613      	mov	r3, r2
 8005950:	009b      	lsls	r3, r3, #2
 8005952:	4413      	add	r3, r2
 8005954:	009a      	lsls	r2, r3, #2
 8005956:	441a      	add	r2, r3
 8005958:	687b      	ldr	r3, [r7, #4]
 800595a:	685b      	ldr	r3, [r3, #4]
 800595c:	009b      	lsls	r3, r3, #2
 800595e:	fbb2 f5f3 	udiv	r5, r2, r3
 8005962:	f7ff f9fb 	bl	8004d5c <HAL_RCC_GetPCLK1Freq>
 8005966:	4602      	mov	r2, r0
 8005968:	4613      	mov	r3, r2
 800596a:	009b      	lsls	r3, r3, #2
 800596c:	4413      	add	r3, r2
 800596e:	009a      	lsls	r2, r3, #2
 8005970:	441a      	add	r2, r3
 8005972:	687b      	ldr	r3, [r7, #4]
 8005974:	685b      	ldr	r3, [r3, #4]
 8005976:	009b      	lsls	r3, r3, #2
 8005978:	fbb2 f3f3 	udiv	r3, r2, r3
 800597c:	4a22      	ldr	r2, [pc, #136]	; (8005a08 <UART_SetConfig+0x22c>)
 800597e:	fba2 2303 	umull	r2, r3, r2, r3
 8005982:	095b      	lsrs	r3, r3, #5
 8005984:	2264      	movs	r2, #100	; 0x64
 8005986:	fb02 f303 	mul.w	r3, r2, r3
 800598a:	1aeb      	subs	r3, r5, r3
 800598c:	011b      	lsls	r3, r3, #4
 800598e:	3332      	adds	r3, #50	; 0x32
 8005990:	4a1d      	ldr	r2, [pc, #116]	; (8005a08 <UART_SetConfig+0x22c>)
 8005992:	fba2 2303 	umull	r2, r3, r2, r3
 8005996:	095b      	lsrs	r3, r3, #5
 8005998:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800599c:	441c      	add	r4, r3
 800599e:	f7ff f9dd 	bl	8004d5c <HAL_RCC_GetPCLK1Freq>
 80059a2:	4602      	mov	r2, r0
 80059a4:	4613      	mov	r3, r2
 80059a6:	009b      	lsls	r3, r3, #2
 80059a8:	4413      	add	r3, r2
 80059aa:	009a      	lsls	r2, r3, #2
 80059ac:	441a      	add	r2, r3
 80059ae:	687b      	ldr	r3, [r7, #4]
 80059b0:	685b      	ldr	r3, [r3, #4]
 80059b2:	009b      	lsls	r3, r3, #2
 80059b4:	fbb2 f5f3 	udiv	r5, r2, r3
 80059b8:	f7ff f9d0 	bl	8004d5c <HAL_RCC_GetPCLK1Freq>
 80059bc:	4602      	mov	r2, r0
 80059be:	4613      	mov	r3, r2
 80059c0:	009b      	lsls	r3, r3, #2
 80059c2:	4413      	add	r3, r2
 80059c4:	009a      	lsls	r2, r3, #2
 80059c6:	441a      	add	r2, r3
 80059c8:	687b      	ldr	r3, [r7, #4]
 80059ca:	685b      	ldr	r3, [r3, #4]
 80059cc:	009b      	lsls	r3, r3, #2
 80059ce:	fbb2 f3f3 	udiv	r3, r2, r3
 80059d2:	4a0d      	ldr	r2, [pc, #52]	; (8005a08 <UART_SetConfig+0x22c>)
 80059d4:	fba2 2303 	umull	r2, r3, r2, r3
 80059d8:	095b      	lsrs	r3, r3, #5
 80059da:	2264      	movs	r2, #100	; 0x64
 80059dc:	fb02 f303 	mul.w	r3, r2, r3
 80059e0:	1aeb      	subs	r3, r5, r3
 80059e2:	011b      	lsls	r3, r3, #4
 80059e4:	3332      	adds	r3, #50	; 0x32
 80059e6:	4a08      	ldr	r2, [pc, #32]	; (8005a08 <UART_SetConfig+0x22c>)
 80059e8:	fba2 2303 	umull	r2, r3, r2, r3
 80059ec:	095b      	lsrs	r3, r3, #5
 80059ee:	f003 020f 	and.w	r2, r3, #15
 80059f2:	687b      	ldr	r3, [r7, #4]
 80059f4:	681b      	ldr	r3, [r3, #0]
 80059f6:	4422      	add	r2, r4
 80059f8:	609a      	str	r2, [r3, #8]
}
 80059fa:	bf00      	nop
 80059fc:	3710      	adds	r7, #16
 80059fe:	46bd      	mov	sp, r7
 8005a00:	bdb0      	pop	{r4, r5, r7, pc}
 8005a02:	bf00      	nop
 8005a04:	40013800 	.word	0x40013800
 8005a08:	51eb851f 	.word	0x51eb851f

08005a0c <can_Init>:

//===========================================================================
// INIT CAN
//===========================================================================
void can_Init()
{
 8005a0c:	b580      	push	{r7, lr}
 8005a0e:	af00      	add	r7, sp, #0
	CanHandle.Instance = CAN1;
 8005a10:	4b19      	ldr	r3, [pc, #100]	; (8005a78 <can_Init+0x6c>)
 8005a12:	4a1a      	ldr	r2, [pc, #104]	; (8005a7c <can_Init+0x70>)
 8005a14:	601a      	str	r2, [r3, #0]
	CanHandle.pTxMsg = &canTxMsg;
 8005a16:	4b18      	ldr	r3, [pc, #96]	; (8005a78 <can_Init+0x6c>)
 8005a18:	4a19      	ldr	r2, [pc, #100]	; (8005a80 <can_Init+0x74>)
 8005a1a:	631a      	str	r2, [r3, #48]	; 0x30
	CanHandle.pRxMsg = &canRxMsg;
 8005a1c:	4b16      	ldr	r3, [pc, #88]	; (8005a78 <can_Init+0x6c>)
 8005a1e:	4a19      	ldr	r2, [pc, #100]	; (8005a84 <can_Init+0x78>)
 8005a20:	635a      	str	r2, [r3, #52]	; 0x34

	CanHandle.Init.TTCM = DISABLE;
 8005a22:	4b15      	ldr	r3, [pc, #84]	; (8005a78 <can_Init+0x6c>)
 8005a24:	2200      	movs	r2, #0
 8005a26:	619a      	str	r2, [r3, #24]
	CanHandle.Init.ABOM = DISABLE;
 8005a28:	4b13      	ldr	r3, [pc, #76]	; (8005a78 <can_Init+0x6c>)
 8005a2a:	2200      	movs	r2, #0
 8005a2c:	61da      	str	r2, [r3, #28]
	CanHandle.Init.AWUM = DISABLE;
 8005a2e:	4b12      	ldr	r3, [pc, #72]	; (8005a78 <can_Init+0x6c>)
 8005a30:	2200      	movs	r2, #0
 8005a32:	621a      	str	r2, [r3, #32]
	CanHandle.Init.NART = DISABLE;
 8005a34:	4b10      	ldr	r3, [pc, #64]	; (8005a78 <can_Init+0x6c>)
 8005a36:	2200      	movs	r2, #0
 8005a38:	625a      	str	r2, [r3, #36]	; 0x24
	CanHandle.Init.RFLM = DISABLE;
 8005a3a:	4b0f      	ldr	r3, [pc, #60]	; (8005a78 <can_Init+0x6c>)
 8005a3c:	2200      	movs	r2, #0
 8005a3e:	629a      	str	r2, [r3, #40]	; 0x28
	CanHandle.Init.TXFP = DISABLE;
 8005a40:	4b0d      	ldr	r3, [pc, #52]	; (8005a78 <can_Init+0x6c>)
 8005a42:	2200      	movs	r2, #0
 8005a44:	62da      	str	r2, [r3, #44]	; 0x2c
	CanHandle.Init.Mode = CAN_MODE_NORMAL;
 8005a46:	4b0c      	ldr	r3, [pc, #48]	; (8005a78 <can_Init+0x6c>)
 8005a48:	2200      	movs	r2, #0
 8005a4a:	609a      	str	r2, [r3, #8]

	// 125kbps bit rate (default)
	// APB1 peripheral clock = 36000000Hz
	CanHandle.Init.Prescaler = 18;      // number of time quanta = 36000000/18/125000 = 16
 8005a4c:	4b0a      	ldr	r3, [pc, #40]	; (8005a78 <can_Init+0x6c>)
 8005a4e:	2212      	movs	r2, #18
 8005a50:	605a      	str	r2, [r3, #4]
	CanHandle.Init.SJW = CAN_SJW_1TQ;
 8005a52:	4b09      	ldr	r3, [pc, #36]	; (8005a78 <can_Init+0x6c>)
 8005a54:	2200      	movs	r2, #0
 8005a56:	60da      	str	r2, [r3, #12]
	CanHandle.Init.BS1 = CAN_BS1_11TQ;  // sample point at (1 + 11) / 16 * 100 = 75%
 8005a58:	4b07      	ldr	r3, [pc, #28]	; (8005a78 <can_Init+0x6c>)
 8005a5a:	f44f 2220 	mov.w	r2, #655360	; 0xa0000
 8005a5e:	611a      	str	r2, [r3, #16]
	CanHandle.Init.BS2 = CAN_BS2_4TQ;
 8005a60:	4b05      	ldr	r3, [pc, #20]	; (8005a78 <can_Init+0x6c>)
 8005a62:	f44f 1240 	mov.w	r2, #3145728	; 0x300000
 8005a66:	615a      	str	r2, [r3, #20]

	HAL_CAN_Init(&CanHandle);
 8005a68:	4803      	ldr	r0, [pc, #12]	; (8005a78 <can_Init+0x6c>)
 8005a6a:	f7fb fa97 	bl	8000f9c <HAL_CAN_Init>
	can_IrqSet(can_callback);
 8005a6e:	4806      	ldr	r0, [pc, #24]	; (8005a88 <can_Init+0x7c>)
 8005a70:	f000 f896 	bl	8005ba0 <can_IrqSet>
	
//	can_Filter(0, 0, CANAny, 0);
}
 8005a74:	bf00      	nop
 8005a76:	bd80      	pop	{r7, pc}
 8005a78:	20000304 	.word	0x20000304
 8005a7c:	40006400 	.word	0x40006400
 8005a80:	20000344 	.word	0x20000344
 8005a84:	20000378 	.word	0x20000378
 8005a88:	080068f1 	.word	0x080068f1

08005a8c <can_SetFreq>:

//===========================================================================
int can_SetFreq(int hz) {
 8005a8c:	b580      	push	{r7, lr}
 8005a8e:	b082      	sub	sp, #8
 8005a90:	af00      	add	r7, sp, #0
 8005a92:	6078      	str	r0, [r7, #4]

    HAL_NVIC_DisableIRQ(USB_LP_CAN1_RX0_IRQn);
 8005a94:	2014      	movs	r0, #20
 8005a96:	f7fc f98a 	bl	8001dae <HAL_NVIC_DisableIRQ>
    // APB1 peripheral clock = 36000000Hz
    switch(hz) {
 8005a9a:	687b      	ldr	r3, [r7, #4]
 8005a9c:	4a36      	ldr	r2, [pc, #216]	; (8005b78 <can_SetFreq+0xec>)
 8005a9e:	4293      	cmp	r3, r2
 8005aa0:	d014      	beq.n	8005acc <can_SetFreq+0x40>
 8005aa2:	687b      	ldr	r3, [r7, #4]
 8005aa4:	4a34      	ldr	r2, [pc, #208]	; (8005b78 <can_SetFreq+0xec>)
 8005aa6:	4293      	cmp	r3, r2
 8005aa8:	dc4c      	bgt.n	8005b44 <can_SetFreq+0xb8>
 8005aaa:	687b      	ldr	r3, [r7, #4]
 8005aac:	4a33      	ldr	r2, [pc, #204]	; (8005b7c <can_SetFreq+0xf0>)
 8005aae:	4293      	cmp	r3, r2
 8005ab0:	d01b      	beq.n	8005aea <can_SetFreq+0x5e>
 8005ab2:	687b      	ldr	r3, [r7, #4]
 8005ab4:	4a31      	ldr	r2, [pc, #196]	; (8005b7c <can_SetFreq+0xf0>)
 8005ab6:	4293      	cmp	r3, r2
 8005ab8:	dc44      	bgt.n	8005b44 <can_SetFreq+0xb8>
 8005aba:	687b      	ldr	r3, [r7, #4]
 8005abc:	4a30      	ldr	r2, [pc, #192]	; (8005b80 <can_SetFreq+0xf4>)
 8005abe:	4293      	cmp	r3, r2
 8005ac0:	d031      	beq.n	8005b26 <can_SetFreq+0x9a>
 8005ac2:	687b      	ldr	r3, [r7, #4]
 8005ac4:	4a2f      	ldr	r2, [pc, #188]	; (8005b84 <can_SetFreq+0xf8>)
 8005ac6:	4293      	cmp	r3, r2
 8005ac8:	d01e      	beq.n	8005b08 <can_SetFreq+0x7c>
 8005aca:	e03b      	b.n	8005b44 <can_SetFreq+0xb8>
    case 1000000:
        // 1000kbps bit rate
        CanHandle.Init.Prescaler = 3;//3;      // number of time quanta = 36000000/3/1000000 = 12
 8005acc:	4b2e      	ldr	r3, [pc, #184]	; (8005b88 <can_SetFreq+0xfc>)
 8005ace:	2203      	movs	r2, #3
 8005ad0:	605a      	str	r2, [r3, #4]
        CanHandle.Init.SJW = CAN_SJW_1TQ;
 8005ad2:	4b2d      	ldr	r3, [pc, #180]	; (8005b88 <can_SetFreq+0xfc>)
 8005ad4:	2200      	movs	r2, #0
 8005ad6:	60da      	str	r2, [r3, #12]
        CanHandle.Init.BS1 = CAN_BS1_8TQ;  // sample point at: (1 + 8) / 12 * 100 = 75%
 8005ad8:	4b2b      	ldr	r3, [pc, #172]	; (8005b88 <can_SetFreq+0xfc>)
 8005ada:	f44f 22e0 	mov.w	r2, #458752	; 0x70000
 8005ade:	611a      	str	r2, [r3, #16]
        CanHandle.Init.BS2 = CAN_BS2_3TQ;
 8005ae0:	4b29      	ldr	r3, [pc, #164]	; (8005b88 <can_SetFreq+0xfc>)
 8005ae2:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 8005ae6:	615a      	str	r2, [r3, #20]
        break;
 8005ae8:	e03a      	b.n	8005b60 <can_SetFreq+0xd4>
    case 500000:
        // 500kbps bit rate
        CanHandle.Init.Prescaler = 6;      // number of time quanta = 36000000/6/500000 = 12
 8005aea:	4b27      	ldr	r3, [pc, #156]	; (8005b88 <can_SetFreq+0xfc>)
 8005aec:	2206      	movs	r2, #6
 8005aee:	605a      	str	r2, [r3, #4]
        CanHandle.Init.SJW = CAN_SJW_1TQ;
 8005af0:	4b25      	ldr	r3, [pc, #148]	; (8005b88 <can_SetFreq+0xfc>)
 8005af2:	2200      	movs	r2, #0
 8005af4:	60da      	str	r2, [r3, #12]
        CanHandle.Init.BS1 = CAN_BS1_8TQ;  // sample point at: (1 + 8) / 12 * 100 = 75%
 8005af6:	4b24      	ldr	r3, [pc, #144]	; (8005b88 <can_SetFreq+0xfc>)
 8005af8:	f44f 22e0 	mov.w	r2, #458752	; 0x70000
 8005afc:	611a      	str	r2, [r3, #16]
        CanHandle.Init.BS2 = CAN_BS2_3TQ;
 8005afe:	4b22      	ldr	r3, [pc, #136]	; (8005b88 <can_SetFreq+0xfc>)
 8005b00:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 8005b04:	615a      	str	r2, [r3, #20]
        break;
 8005b06:	e02b      	b.n	8005b60 <can_SetFreq+0xd4>
    case 250000:
        // 250kbps
        CanHandle.Init.Prescaler = 9;      // number of time quanta = 36000000/9/250000 = 16
 8005b08:	4b1f      	ldr	r3, [pc, #124]	; (8005b88 <can_SetFreq+0xfc>)
 8005b0a:	2209      	movs	r2, #9
 8005b0c:	605a      	str	r2, [r3, #4]
        CanHandle.Init.SJW = CAN_SJW_1TQ;
 8005b0e:	4b1e      	ldr	r3, [pc, #120]	; (8005b88 <can_SetFreq+0xfc>)
 8005b10:	2200      	movs	r2, #0
 8005b12:	60da      	str	r2, [r3, #12]
        CanHandle.Init.BS1 = CAN_BS1_11TQ; // sample point at: (1 + 11) / 16 * 100 = 75%
 8005b14:	4b1c      	ldr	r3, [pc, #112]	; (8005b88 <can_SetFreq+0xfc>)
 8005b16:	f44f 2220 	mov.w	r2, #655360	; 0xa0000
 8005b1a:	611a      	str	r2, [r3, #16]
        CanHandle.Init.BS2 = CAN_BS2_4TQ;
 8005b1c:	4b1a      	ldr	r3, [pc, #104]	; (8005b88 <can_SetFreq+0xfc>)
 8005b1e:	f44f 1240 	mov.w	r2, #3145728	; 0x300000
 8005b22:	615a      	str	r2, [r3, #20]
        break;
 8005b24:	e01c      	b.n	8005b60 <can_SetFreq+0xd4>
    case 125000:
        // 125kbps
        CanHandle.Init.Prescaler = 18;     // number of time quanta = 36000000/18/125000 = 16
 8005b26:	4b18      	ldr	r3, [pc, #96]	; (8005b88 <can_SetFreq+0xfc>)
 8005b28:	2212      	movs	r2, #18
 8005b2a:	605a      	str	r2, [r3, #4]
        CanHandle.Init.SJW = CAN_SJW_1TQ;
 8005b2c:	4b16      	ldr	r3, [pc, #88]	; (8005b88 <can_SetFreq+0xfc>)
 8005b2e:	2200      	movs	r2, #0
 8005b30:	60da      	str	r2, [r3, #12]
        CanHandle.Init.BS1 = CAN_BS1_11TQ; // sample point at: (1 + 11) / 16 * 100 = 75%
 8005b32:	4b15      	ldr	r3, [pc, #84]	; (8005b88 <can_SetFreq+0xfc>)
 8005b34:	f44f 2220 	mov.w	r2, #655360	; 0xa0000
 8005b38:	611a      	str	r2, [r3, #16]
        CanHandle.Init.BS2 = CAN_BS2_4TQ;
 8005b3a:	4b13      	ldr	r3, [pc, #76]	; (8005b88 <can_SetFreq+0xfc>)
 8005b3c:	f44f 1240 	mov.w	r2, #3145728	; 0x300000
 8005b40:	615a      	str	r2, [r3, #20]
        break;
 8005b42:	e00d      	b.n	8005b60 <can_SetFreq+0xd4>
    default:
        // 125kbps (default)
        CanHandle.Init.Prescaler = 18;     // number of time quanta = 36000000/18/125000 = 16
 8005b44:	4b10      	ldr	r3, [pc, #64]	; (8005b88 <can_SetFreq+0xfc>)
 8005b46:	2212      	movs	r2, #18
 8005b48:	605a      	str	r2, [r3, #4]
        CanHandle.Init.SJW = CAN_SJW_1TQ;
 8005b4a:	4b0f      	ldr	r3, [pc, #60]	; (8005b88 <can_SetFreq+0xfc>)
 8005b4c:	2200      	movs	r2, #0
 8005b4e:	60da      	str	r2, [r3, #12]
        CanHandle.Init.BS1 = CAN_BS1_11TQ; // sample point at: (1 + 11) / 16 * 100 = 75%
 8005b50:	4b0d      	ldr	r3, [pc, #52]	; (8005b88 <can_SetFreq+0xfc>)
 8005b52:	f44f 2220 	mov.w	r2, #655360	; 0xa0000
 8005b56:	611a      	str	r2, [r3, #16]
        CanHandle.Init.BS2 = CAN_BS2_4TQ;
 8005b58:	4b0b      	ldr	r3, [pc, #44]	; (8005b88 <can_SetFreq+0xfc>)
 8005b5a:	f44f 1240 	mov.w	r2, #3145728	; 0x300000
 8005b5e:	615a      	str	r2, [r3, #20]
    }

    HAL_CAN_Init(&CanHandle);
 8005b60:	4809      	ldr	r0, [pc, #36]	; (8005b88 <can_SetFreq+0xfc>)
 8005b62:	f7fb fa1b 	bl	8000f9c <HAL_CAN_Init>
    HAL_NVIC_EnableIRQ(USB_LP_CAN1_RX0_IRQn);
 8005b66:	2014      	movs	r0, #20
 8005b68:	f7fc f913 	bl	8001d92 <HAL_NVIC_EnableIRQ>

    return 1;
 8005b6c:	2301      	movs	r3, #1
}
 8005b6e:	4618      	mov	r0, r3
 8005b70:	3708      	adds	r7, #8
 8005b72:	46bd      	mov	sp, r7
 8005b74:	bd80      	pop	{r7, pc}
 8005b76:	bf00      	nop
 8005b78:	000f4240 	.word	0x000f4240
 8005b7c:	0007a120 	.word	0x0007a120
 8005b80:	0001e848 	.word	0x0001e848
 8005b84:	0003d090 	.word	0x0003d090
 8005b88:	20000304 	.word	0x20000304

08005b8c <can_IrqInit>:
//===========================================================================

void can_IrqInit(void)
{
 8005b8c:	b580      	push	{r7, lr}
 8005b8e:	af00      	add	r7, sp, #0
	HAL_CAN_Receive_IT(&CanHandle, CAN_FIFO0);
 8005b90:	2100      	movs	r1, #0
 8005b92:	4802      	ldr	r0, [pc, #8]	; (8005b9c <can_IrqInit+0x10>)
 8005b94:	f7fb fd34 	bl	8001600 <HAL_CAN_Receive_IT>
}
 8005b98:	bf00      	nop
 8005b9a:	bd80      	pop	{r7, pc}
 8005b9c:	20000304 	.word	0x20000304

08005ba0 <can_IrqSet>:
{
    rxCompleteCallback = NULL;
}
//===========================================================================
void can_IrqSet(void (*fptr) (void))
{
 8005ba0:	b480      	push	{r7}
 8005ba2:	b083      	sub	sp, #12
 8005ba4:	af00      	add	r7, sp, #0
 8005ba6:	6078      	str	r0, [r7, #4]
    rxCompleteCallback = fptr;
 8005ba8:	4a03      	ldr	r2, [pc, #12]	; (8005bb8 <can_IrqSet+0x18>)
 8005baa:	687b      	ldr	r3, [r7, #4]
 8005bac:	6013      	str	r3, [r2, #0]
}
 8005bae:	bf00      	nop
 8005bb0:	370c      	adds	r7, #12
 8005bb2:	46bd      	mov	sp, r7
 8005bb4:	bc80      	pop	{r7}
 8005bb6:	4770      	bx	lr
 8005bb8:	20000628 	.word	0x20000628

08005bbc <can_Write>:
//===========================================================================
int can_Write(CAN_Message msg)
{
 8005bbc:	b590      	push	{r4, r7, lr}
 8005bbe:	b087      	sub	sp, #28
 8005bc0:	af00      	add	r7, sp, #0
 8005bc2:	463c      	mov	r4, r7
 8005bc4:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
    int i = 0;
 8005bc8:	2300      	movs	r3, #0
 8005bca:	617b      	str	r3, [r7, #20]

    if(msg.format == CANStandard) {
 8005bcc:	7b7b      	ldrb	r3, [r7, #13]
 8005bce:	2b00      	cmp	r3, #0
 8005bd0:	d108      	bne.n	8005be4 <can_Write+0x28>
        CanHandle.pTxMsg->StdId = msg.id;
 8005bd2:	4b25      	ldr	r3, [pc, #148]	; (8005c68 <can_Write+0xac>)
 8005bd4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005bd6:	683a      	ldr	r2, [r7, #0]
 8005bd8:	601a      	str	r2, [r3, #0]
        CanHandle.pTxMsg->ExtId = 0x00;
 8005bda:	4b23      	ldr	r3, [pc, #140]	; (8005c68 <can_Write+0xac>)
 8005bdc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005bde:	2200      	movs	r2, #0
 8005be0:	605a      	str	r2, [r3, #4]
 8005be2:	e007      	b.n	8005bf4 <can_Write+0x38>
    }
    else {
        CanHandle.pTxMsg->StdId = 0x00;
 8005be4:	4b20      	ldr	r3, [pc, #128]	; (8005c68 <can_Write+0xac>)
 8005be6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005be8:	2200      	movs	r2, #0
 8005bea:	601a      	str	r2, [r3, #0]
        CanHandle.pTxMsg->ExtId = msg.id;
 8005bec:	4b1e      	ldr	r3, [pc, #120]	; (8005c68 <can_Write+0xac>)
 8005bee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005bf0:	683a      	ldr	r2, [r7, #0]
 8005bf2:	605a      	str	r2, [r3, #4]
    }

    CanHandle.pTxMsg->RTR = msg.type == CANData ? CAN_RTR_DATA : CAN_RTR_REMOTE;
 8005bf4:	7bbb      	ldrb	r3, [r7, #14]
 8005bf6:	2b00      	cmp	r3, #0
 8005bf8:	d101      	bne.n	8005bfe <can_Write+0x42>
 8005bfa:	2200      	movs	r2, #0
 8005bfc:	e000      	b.n	8005c00 <can_Write+0x44>
 8005bfe:	2202      	movs	r2, #2
 8005c00:	4b19      	ldr	r3, [pc, #100]	; (8005c68 <can_Write+0xac>)
 8005c02:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005c04:	60da      	str	r2, [r3, #12]
    CanHandle.pTxMsg->IDE = msg.format == CANStandard ? CAN_ID_STD : CAN_ID_EXT;
 8005c06:	7b7b      	ldrb	r3, [r7, #13]
 8005c08:	2b00      	cmp	r3, #0
 8005c0a:	d101      	bne.n	8005c10 <can_Write+0x54>
 8005c0c:	2200      	movs	r2, #0
 8005c0e:	e000      	b.n	8005c12 <can_Write+0x56>
 8005c10:	2204      	movs	r2, #4
 8005c12:	4b15      	ldr	r3, [pc, #84]	; (8005c68 <can_Write+0xac>)
 8005c14:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005c16:	609a      	str	r2, [r3, #8]
    CanHandle.pTxMsg->DLC = msg.len;
 8005c18:	7b3a      	ldrb	r2, [r7, #12]
 8005c1a:	4b13      	ldr	r3, [pc, #76]	; (8005c68 <can_Write+0xac>)
 8005c1c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005c1e:	611a      	str	r2, [r3, #16]

    for(i = 0; i < msg.len; i++)
 8005c20:	2300      	movs	r3, #0
 8005c22:	617b      	str	r3, [r7, #20]
 8005c24:	e00d      	b.n	8005c42 <can_Write+0x86>
        CanHandle.pTxMsg->Data[i] = msg.data[i];
 8005c26:	1d3a      	adds	r2, r7, #4
 8005c28:	697b      	ldr	r3, [r7, #20]
 8005c2a:	4413      	add	r3, r2
 8005c2c:	7819      	ldrb	r1, [r3, #0]
 8005c2e:	4b0e      	ldr	r3, [pc, #56]	; (8005c68 <can_Write+0xac>)
 8005c30:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005c32:	697b      	ldr	r3, [r7, #20]
 8005c34:	3304      	adds	r3, #4
 8005c36:	009b      	lsls	r3, r3, #2
 8005c38:	4413      	add	r3, r2
 8005c3a:	6059      	str	r1, [r3, #4]
    for(i = 0; i < msg.len; i++)
 8005c3c:	697b      	ldr	r3, [r7, #20]
 8005c3e:	3301      	adds	r3, #1
 8005c40:	617b      	str	r3, [r7, #20]
 8005c42:	7b3b      	ldrb	r3, [r7, #12]
 8005c44:	461a      	mov	r2, r3
 8005c46:	697b      	ldr	r3, [r7, #20]
 8005c48:	4293      	cmp	r3, r2
 8005c4a:	dbec      	blt.n	8005c26 <can_Write+0x6a>

    if(HAL_CAN_Transmit(&CanHandle, 0) != HAL_OK)
 8005c4c:	2100      	movs	r1, #0
 8005c4e:	4806      	ldr	r0, [pc, #24]	; (8005c68 <can_Write+0xac>)
 8005c50:	f7fb fb60 	bl	8001314 <HAL_CAN_Transmit>
 8005c54:	4603      	mov	r3, r0
 8005c56:	2b00      	cmp	r3, #0
 8005c58:	d001      	beq.n	8005c5e <can_Write+0xa2>
							{
								 return 0;
 8005c5a:	2300      	movs	r3, #0
 8005c5c:	e000      	b.n	8005c60 <can_Write+0xa4>
							 }

    else
        return 1;
 8005c5e:	2301      	movs	r3, #1
}
 8005c60:	4618      	mov	r0, r3
 8005c62:	371c      	adds	r7, #28
 8005c64:	46bd      	mov	sp, r7
 8005c66:	bd90      	pop	{r4, r7, pc}
 8005c68:	20000304 	.word	0x20000304

08005c6c <can_Read>:
//===========================================================================
int can_Read(CAN_Message* msg)
{
 8005c6c:	b480      	push	{r7}
 8005c6e:	b085      	sub	sp, #20
 8005c70:	af00      	add	r7, sp, #0
 8005c72:	6078      	str	r0, [r7, #4]
	int i=0;
 8005c74:	2300      	movs	r3, #0
 8005c76:	60fb      	str	r3, [r7, #12]

    msg->id = CanHandle.pRxMsg->IDE == CAN_ID_STD ? CanHandle.pRxMsg->StdId : CanHandle.pRxMsg->ExtId;
 8005c78:	4b25      	ldr	r3, [pc, #148]	; (8005d10 <can_Read+0xa4>)
 8005c7a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005c7c:	689b      	ldr	r3, [r3, #8]
 8005c7e:	2b00      	cmp	r3, #0
 8005c80:	d103      	bne.n	8005c8a <can_Read+0x1e>
 8005c82:	4b23      	ldr	r3, [pc, #140]	; (8005d10 <can_Read+0xa4>)
 8005c84:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005c86:	681b      	ldr	r3, [r3, #0]
 8005c88:	e002      	b.n	8005c90 <can_Read+0x24>
 8005c8a:	4b21      	ldr	r3, [pc, #132]	; (8005d10 <can_Read+0xa4>)
 8005c8c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005c8e:	685b      	ldr	r3, [r3, #4]
 8005c90:	687a      	ldr	r2, [r7, #4]
 8005c92:	6013      	str	r3, [r2, #0]
    msg->type = CanHandle.pRxMsg->RTR == CAN_RTR_DATA ? CANData : CANRemote;
 8005c94:	4b1e      	ldr	r3, [pc, #120]	; (8005d10 <can_Read+0xa4>)
 8005c96:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005c98:	68db      	ldr	r3, [r3, #12]
 8005c9a:	2b00      	cmp	r3, #0
 8005c9c:	bf14      	ite	ne
 8005c9e:	2301      	movne	r3, #1
 8005ca0:	2300      	moveq	r3, #0
 8005ca2:	b2db      	uxtb	r3, r3
 8005ca4:	461a      	mov	r2, r3
 8005ca6:	687b      	ldr	r3, [r7, #4]
 8005ca8:	739a      	strb	r2, [r3, #14]
    msg->format = CanHandle.pRxMsg->IDE == CAN_ID_STD ? CANStandard : CANExtended;
 8005caa:	4b19      	ldr	r3, [pc, #100]	; (8005d10 <can_Read+0xa4>)
 8005cac:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005cae:	689b      	ldr	r3, [r3, #8]
 8005cb0:	2b00      	cmp	r3, #0
 8005cb2:	bf14      	ite	ne
 8005cb4:	2301      	movne	r3, #1
 8005cb6:	2300      	moveq	r3, #0
 8005cb8:	b2db      	uxtb	r3, r3
 8005cba:	461a      	mov	r2, r3
 8005cbc:	687b      	ldr	r3, [r7, #4]
 8005cbe:	735a      	strb	r2, [r3, #13]
    msg->len = CanHandle.pRxMsg->DLC;
 8005cc0:	4b13      	ldr	r3, [pc, #76]	; (8005d10 <can_Read+0xa4>)
 8005cc2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005cc4:	691b      	ldr	r3, [r3, #16]
 8005cc6:	b2da      	uxtb	r2, r3
 8005cc8:	687b      	ldr	r3, [r7, #4]
 8005cca:	731a      	strb	r2, [r3, #12]
    for(i = 0; i < msg->len; i++)
 8005ccc:	2300      	movs	r3, #0
 8005cce:	60fb      	str	r3, [r7, #12]
 8005cd0:	e010      	b.n	8005cf4 <can_Read+0x88>
        msg->data[i] = CanHandle.pRxMsg->Data[i];
 8005cd2:	4b0f      	ldr	r3, [pc, #60]	; (8005d10 <can_Read+0xa4>)
 8005cd4:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8005cd6:	68fb      	ldr	r3, [r7, #12]
 8005cd8:	3304      	adds	r3, #4
 8005cda:	009b      	lsls	r3, r3, #2
 8005cdc:	4413      	add	r3, r2
 8005cde:	685b      	ldr	r3, [r3, #4]
 8005ce0:	b2d9      	uxtb	r1, r3
 8005ce2:	687a      	ldr	r2, [r7, #4]
 8005ce4:	68fb      	ldr	r3, [r7, #12]
 8005ce6:	4413      	add	r3, r2
 8005ce8:	3304      	adds	r3, #4
 8005cea:	460a      	mov	r2, r1
 8005cec:	701a      	strb	r2, [r3, #0]
    for(i = 0; i < msg->len; i++)
 8005cee:	68fb      	ldr	r3, [r7, #12]
 8005cf0:	3301      	adds	r3, #1
 8005cf2:	60fb      	str	r3, [r7, #12]
 8005cf4:	687b      	ldr	r3, [r7, #4]
 8005cf6:	7b1b      	ldrb	r3, [r3, #12]
 8005cf8:	461a      	mov	r2, r3
 8005cfa:	68fb      	ldr	r3, [r7, #12]
 8005cfc:	4293      	cmp	r3, r2
 8005cfe:	dbe8      	blt.n	8005cd2 <can_Read+0x66>

    return msg->len;
 8005d00:	687b      	ldr	r3, [r7, #4]
 8005d02:	7b1b      	ldrb	r3, [r3, #12]
}
 8005d04:	4618      	mov	r0, r3
 8005d06:	3714      	adds	r7, #20
 8005d08:	46bd      	mov	sp, r7
 8005d0a:	bc80      	pop	{r7}
 8005d0c:	4770      	bx	lr
 8005d0e:	bf00      	nop
 8005d10:	20000304 	.word	0x20000304

08005d14 <can_Filter_list>:

    return HAL_CAN_Init(&CanHandle);
}
//===========================================================================
int can_Filter_list(uint32_t id1_id2, uint32_t id3_id4, CANFormat format /*=CANAny*/, int32_t handle /*=0*/ )
{
 8005d14:	b580      	push	{r7, lr}
 8005d16:	b08e      	sub	sp, #56	; 0x38
 8005d18:	af00      	add	r7, sp, #0
 8005d1a:	60f8      	str	r0, [r7, #12]
 8005d1c:	60b9      	str	r1, [r7, #8]
 8005d1e:	603b      	str	r3, [r7, #0]
 8005d20:	4613      	mov	r3, r2
 8005d22:	71fb      	strb	r3, [r7, #7]
    CAN_FilterConfTypeDef   sFilterConfig;

    sFilterConfig.FilterNumber = handle;
 8005d24:	683b      	ldr	r3, [r7, #0]
 8005d26:	627b      	str	r3, [r7, #36]	; 0x24
    sFilterConfig.FilterMode = CAN_FILTERMODE_IDLIST;  // CAN_FILTERMODE_IDMASK
 8005d28:	2301      	movs	r3, #1
 8005d2a:	62bb      	str	r3, [r7, #40]	; 0x28
    
    sFilterConfig.FilterScale = CAN_FILTERSCALE_16BIT; // CAN_FILTERSCALE_32BIT
 8005d2c:	2300      	movs	r3, #0
 8005d2e:	62fb      	str	r3, [r7, #44]	; 0x2c
    sFilterConfig.FilterIdHigh = (((id1_id2) >> 16) & 0xFFFF);
 8005d30:	68fb      	ldr	r3, [r7, #12]
 8005d32:	0c1b      	lsrs	r3, r3, #16
 8005d34:	613b      	str	r3, [r7, #16]
    sFilterConfig.FilterIdLow = ((id1_id2) & 0xFFFF);
 8005d36:	68fb      	ldr	r3, [r7, #12]
 8005d38:	b29b      	uxth	r3, r3
 8005d3a:	617b      	str	r3, [r7, #20]
    sFilterConfig.FilterMaskIdHigh = (((id3_id4) >> 16) & 0xFFFF);
 8005d3c:	68bb      	ldr	r3, [r7, #8]
 8005d3e:	0c1b      	lsrs	r3, r3, #16
 8005d40:	61bb      	str	r3, [r7, #24]
    sFilterConfig.FilterMaskIdLow = ((id3_id4) & 0xFFFF);
 8005d42:	68bb      	ldr	r3, [r7, #8]
 8005d44:	b29b      	uxth	r3, r3
 8005d46:	61fb      	str	r3, [r7, #28]
    sFilterConfig.FilterFIFOAssignment = 0;
 8005d48:	2300      	movs	r3, #0
 8005d4a:	623b      	str	r3, [r7, #32]
    sFilterConfig.FilterActivation = ENABLE;
 8005d4c:	2301      	movs	r3, #1
 8005d4e:	633b      	str	r3, [r7, #48]	; 0x30
    sFilterConfig.BankNumber = 14;
 8005d50:	230e      	movs	r3, #14
 8005d52:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_CAN_ConfigFilter(&CanHandle, &sFilterConfig);
 8005d54:	f107 0310 	add.w	r3, r7, #16
 8005d58:	4619      	mov	r1, r3
 8005d5a:	4804      	ldr	r0, [pc, #16]	; (8005d6c <can_Filter_list+0x58>)
 8005d5c:	f7fb fa00 	bl	8001160 <HAL_CAN_ConfigFilter>

    return 1;
 8005d60:	2301      	movs	r3, #1
}
 8005d62:	4618      	mov	r0, r3
 8005d64:	3738      	adds	r7, #56	; 0x38
 8005d66:	46bd      	mov	sp, r7
 8005d68:	bd80      	pop	{r7, pc}
 8005d6a:	bf00      	nop
 8005d6c:	20000304 	.word	0x20000304

08005d70 <HAL_CAN_RxCpltCallback>:
    return HAL_CAN_GetError(&CanHandle);
}
//===========================================================================

void HAL_CAN_RxCpltCallback(CAN_HandleTypeDef* CanHandle)
{
 8005d70:	b580      	push	{r7, lr}
 8005d72:	b082      	sub	sp, #8
 8005d74:	af00      	add	r7, sp, #0
 8005d76:	6078      	str	r0, [r7, #4]
    if (rxCompleteCallback != NULL)
 8005d78:	4b26      	ldr	r3, [pc, #152]	; (8005e14 <HAL_CAN_RxCpltCallback+0xa4>)
 8005d7a:	681b      	ldr	r3, [r3, #0]
 8005d7c:	2b00      	cmp	r3, #0
 8005d7e:	d002      	beq.n	8005d86 <HAL_CAN_RxCpltCallback+0x16>
        rxCompleteCallback();
 8005d80:	4b24      	ldr	r3, [pc, #144]	; (8005e14 <HAL_CAN_RxCpltCallback+0xa4>)
 8005d82:	681b      	ldr	r3, [r3, #0]
 8005d84:	4798      	blx	r3

    if (CanHandle->State == HAL_CAN_STATE_BUSY_TX)
 8005d86:	687b      	ldr	r3, [r7, #4]
 8005d88:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8005d8c:	b2db      	uxtb	r3, r3
 8005d8e:	2b12      	cmp	r3, #18
 8005d90:	d104      	bne.n	8005d9c <HAL_CAN_RxCpltCallback+0x2c>
        CanHandle->State = HAL_CAN_STATE_BUSY_TX_RX;
 8005d92:	687b      	ldr	r3, [r7, #4]
 8005d94:	2232      	movs	r2, #50	; 0x32
 8005d96:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
 8005d9a:	e02e      	b.n	8005dfa <HAL_CAN_RxCpltCallback+0x8a>
    else {
        CanHandle->State = HAL_CAN_STATE_BUSY_RX;
 8005d9c:	687b      	ldr	r3, [r7, #4]
 8005d9e:	2222      	movs	r2, #34	; 0x22
 8005da0:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

        /* Set CAN error code to none */
        CanHandle->ErrorCode = HAL_CAN_ERROR_NONE;
 8005da4:	687b      	ldr	r3, [r7, #4]
 8005da6:	2200      	movs	r2, #0
 8005da8:	63da      	str	r2, [r3, #60]	; 0x3c

        /* Enable Error warning Interrupt */
        __HAL_CAN_ENABLE_IT(CanHandle, CAN_IT_EWG);
 8005daa:	687b      	ldr	r3, [r7, #4]
 8005dac:	681b      	ldr	r3, [r3, #0]
 8005dae:	695a      	ldr	r2, [r3, #20]
 8005db0:	687b      	ldr	r3, [r7, #4]
 8005db2:	681b      	ldr	r3, [r3, #0]
 8005db4:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005db8:	615a      	str	r2, [r3, #20]

        /* Enable Error passive Interrupt */
        __HAL_CAN_ENABLE_IT(CanHandle, CAN_IT_EPV);
 8005dba:	687b      	ldr	r3, [r7, #4]
 8005dbc:	681b      	ldr	r3, [r3, #0]
 8005dbe:	695a      	ldr	r2, [r3, #20]
 8005dc0:	687b      	ldr	r3, [r7, #4]
 8005dc2:	681b      	ldr	r3, [r3, #0]
 8005dc4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005dc8:	615a      	str	r2, [r3, #20]

        /* Enable Bus-off Interrupt */
        __HAL_CAN_ENABLE_IT(CanHandle, CAN_IT_BOF);
 8005dca:	687b      	ldr	r3, [r7, #4]
 8005dcc:	681b      	ldr	r3, [r3, #0]
 8005dce:	695a      	ldr	r2, [r3, #20]
 8005dd0:	687b      	ldr	r3, [r7, #4]
 8005dd2:	681b      	ldr	r3, [r3, #0]
 8005dd4:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8005dd8:	615a      	str	r2, [r3, #20]

        /* Enable Last error code Interrupt */
        __HAL_CAN_ENABLE_IT(CanHandle, CAN_IT_LEC);
 8005dda:	687b      	ldr	r3, [r7, #4]
 8005ddc:	681b      	ldr	r3, [r3, #0]
 8005dde:	695a      	ldr	r2, [r3, #20]
 8005de0:	687b      	ldr	r3, [r7, #4]
 8005de2:	681b      	ldr	r3, [r3, #0]
 8005de4:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005de8:	615a      	str	r2, [r3, #20]

        /* Enable Error Interrupt */
        __HAL_CAN_ENABLE_IT(CanHandle, CAN_IT_ERR);
 8005dea:	687b      	ldr	r3, [r7, #4]
 8005dec:	681b      	ldr	r3, [r3, #0]
 8005dee:	695a      	ldr	r2, [r3, #20]
 8005df0:	687b      	ldr	r3, [r7, #4]
 8005df2:	681b      	ldr	r3, [r3, #0]
 8005df4:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8005df8:	615a      	str	r2, [r3, #20]
    }

    // Enable FIFO 0 message pending Interrupt
    __HAL_CAN_ENABLE_IT(CanHandle, CAN_IT_FMP0);
 8005dfa:	687b      	ldr	r3, [r7, #4]
 8005dfc:	681b      	ldr	r3, [r3, #0]
 8005dfe:	695a      	ldr	r2, [r3, #20]
 8005e00:	687b      	ldr	r3, [r7, #4]
 8005e02:	681b      	ldr	r3, [r3, #0]
 8005e04:	f042 0202 	orr.w	r2, r2, #2
 8005e08:	615a      	str	r2, [r3, #20]
}
 8005e0a:	bf00      	nop
 8005e0c:	3708      	adds	r7, #8
 8005e0e:	46bd      	mov	sp, r7
 8005e10:	bd80      	pop	{r7, pc}
 8005e12:	bf00      	nop
 8005e14:	20000628 	.word	0x20000628

08005e18 <i2c1_Init>:

//======================================================================
// Init I2C1 Peripheral
//======================================================================
void i2c1_Init()
{
 8005e18:	b580      	push	{r7, lr}
 8005e1a:	af00      	add	r7, sp, #0
    hi2c1.Instance             = I2C1;
 8005e1c:	4b10      	ldr	r3, [pc, #64]	; (8005e60 <i2c1_Init+0x48>)
 8005e1e:	4a11      	ldr	r2, [pc, #68]	; (8005e64 <i2c1_Init+0x4c>)
 8005e20:	601a      	str	r2, [r3, #0]
    hi2c1.Init.ClockSpeed      = I2C1_SPEED;		// cf config.h
 8005e22:	4b0f      	ldr	r3, [pc, #60]	; (8005e60 <i2c1_Init+0x48>)
 8005e24:	f64e 2260 	movw	r2, #60000	; 0xea60
 8005e28:	605a      	str	r2, [r3, #4]
    hi2c1.Init.DutyCycle       = I2C_DUTYCYCLE_2;
 8005e2a:	4b0d      	ldr	r3, [pc, #52]	; (8005e60 <i2c1_Init+0x48>)
 8005e2c:	2200      	movs	r2, #0
 8005e2e:	609a      	str	r2, [r3, #8]
    hi2c1.Init.OwnAddress1     = 0x2;
 8005e30:	4b0b      	ldr	r3, [pc, #44]	; (8005e60 <i2c1_Init+0x48>)
 8005e32:	2202      	movs	r2, #2
 8005e34:	60da      	str	r2, [r3, #12]
    hi2c1.Init.AddressingMode  = I2C_ADDRESSINGMODE_7BIT;
 8005e36:	4b0a      	ldr	r3, [pc, #40]	; (8005e60 <i2c1_Init+0x48>)
 8005e38:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8005e3c:	611a      	str	r2, [r3, #16]
    hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8005e3e:	4b08      	ldr	r3, [pc, #32]	; (8005e60 <i2c1_Init+0x48>)
 8005e40:	2200      	movs	r2, #0
 8005e42:	615a      	str	r2, [r3, #20]
    hi2c1.Init.OwnAddress2     = 0xFF;
 8005e44:	4b06      	ldr	r3, [pc, #24]	; (8005e60 <i2c1_Init+0x48>)
 8005e46:	22ff      	movs	r2, #255	; 0xff
 8005e48:	619a      	str	r2, [r3, #24]
    hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8005e4a:	4b05      	ldr	r3, [pc, #20]	; (8005e60 <i2c1_Init+0x48>)
 8005e4c:	2200      	movs	r2, #0
 8005e4e:	61da      	str	r2, [r3, #28]
    hi2c1.Init.NoStretchMode   = I2C_NOSTRETCH_DISABLE;
 8005e50:	4b03      	ldr	r3, [pc, #12]	; (8005e60 <i2c1_Init+0x48>)
 8005e52:	2200      	movs	r2, #0
 8005e54:	621a      	str	r2, [r3, #32]

    HAL_I2C_Init(&hi2c1);
 8005e56:	4802      	ldr	r0, [pc, #8]	; (8005e60 <i2c1_Init+0x48>)
 8005e58:	f7fc fa14 	bl	8002284 <HAL_I2C_Init>
}
 8005e5c:	bf00      	nop
 8005e5e:	bd80      	pop	{r7, pc}
 8005e60:	200003b4 	.word	0x200003b4
 8005e64:	40005400 	.word	0x40005400

08005e68 <i2c1_WriteBuffer>:
//======================================================================
// Transmit n_data bytes to i2c slave
//======================================================================
int i2c1_WriteBuffer(uint16_t addrSlave, uint8_t *data, int n_data)
{
 8005e68:	b580      	push	{r7, lr}
 8005e6a:	b088      	sub	sp, #32
 8005e6c:	af02      	add	r7, sp, #8
 8005e6e:	4603      	mov	r3, r0
 8005e70:	60b9      	str	r1, [r7, #8]
 8005e72:	607a      	str	r2, [r7, #4]
 8005e74:	81fb      	strh	r3, [r7, #14]
	int status;
	status = HAL_I2C_Master_Transmit(&hi2c1, addrSlave, data, n_data , 100);
 8005e76:	687b      	ldr	r3, [r7, #4]
 8005e78:	b29b      	uxth	r3, r3
 8005e7a:	89f9      	ldrh	r1, [r7, #14]
 8005e7c:	2264      	movs	r2, #100	; 0x64
 8005e7e:	9200      	str	r2, [sp, #0]
 8005e80:	68ba      	ldr	r2, [r7, #8]
 8005e82:	4805      	ldr	r0, [pc, #20]	; (8005e98 <i2c1_WriteBuffer+0x30>)
 8005e84:	f7fc fb18 	bl	80024b8 <HAL_I2C_Master_Transmit>
 8005e88:	4603      	mov	r3, r0
 8005e8a:	617b      	str	r3, [r7, #20]
	return status;
 8005e8c:	697b      	ldr	r3, [r7, #20]
}
 8005e8e:	4618      	mov	r0, r3
 8005e90:	3718      	adds	r7, #24
 8005e92:	46bd      	mov	sp, r7
 8005e94:	bd80      	pop	{r7, pc}
 8005e96:	bf00      	nop
 8005e98:	200003b4 	.word	0x200003b4

08005e9c <i2c1_ReadBuffer>:
//======================================================================
// Receive n_data bytes from i2c slave
//======================================================================
int i2c1_ReadBuffer(uint16_t addrSlave, uint8_t *data, int n_data)
{
 8005e9c:	b580      	push	{r7, lr}
 8005e9e:	b088      	sub	sp, #32
 8005ea0:	af02      	add	r7, sp, #8
 8005ea2:	4603      	mov	r3, r0
 8005ea4:	60b9      	str	r1, [r7, #8]
 8005ea6:	607a      	str	r2, [r7, #4]
 8005ea8:	81fb      	strh	r3, [r7, #14]
	int status;
	status = HAL_I2C_Master_Receive(&hi2c1, addrSlave, data, n_data , 100);
 8005eaa:	687b      	ldr	r3, [r7, #4]
 8005eac:	b29b      	uxth	r3, r3
 8005eae:	89f9      	ldrh	r1, [r7, #14]
 8005eb0:	2264      	movs	r2, #100	; 0x64
 8005eb2:	9200      	str	r2, [sp, #0]
 8005eb4:	68ba      	ldr	r2, [r7, #8]
 8005eb6:	4805      	ldr	r0, [pc, #20]	; (8005ecc <i2c1_ReadBuffer+0x30>)
 8005eb8:	f7fc fc0c 	bl	80026d4 <HAL_I2C_Master_Receive>
 8005ebc:	4603      	mov	r3, r0
 8005ebe:	617b      	str	r3, [r7, #20]
	return status;
 8005ec0:	697b      	ldr	r3, [r7, #20]
}
 8005ec2:	4618      	mov	r0, r3
 8005ec4:	3718      	adds	r7, #24
 8005ec6:	46bd      	mov	sp, r7
 8005ec8:	bd80      	pop	{r7, pc}
 8005eca:	bf00      	nop
 8005ecc:	200003b4 	.word	0x200003b4

08005ed0 <i2c1_ReadRegBuffer>:
//======================================================================
// Receive n_data bytes - located at regAddr - from i2c slave
//======================================================================
int i2c1_ReadRegBuffer(uint16_t addrSlave, uint8_t  regAddr,  uint8_t *data, int n_data)
{
 8005ed0:	b580      	push	{r7, lr}
 8005ed2:	b088      	sub	sp, #32
 8005ed4:	af02      	add	r7, sp, #8
 8005ed6:	60ba      	str	r2, [r7, #8]
 8005ed8:	607b      	str	r3, [r7, #4]
 8005eda:	4603      	mov	r3, r0
 8005edc:	81fb      	strh	r3, [r7, #14]
 8005ede:	460b      	mov	r3, r1
 8005ee0:	737b      	strb	r3, [r7, #13]
    int status;
    uint8_t RegAddr;
    RegAddr=regAddr;
 8005ee2:	7b7b      	ldrb	r3, [r7, #13]
 8005ee4:	74fb      	strb	r3, [r7, #19]
    do{
        status=HAL_I2C_Master_Transmit(&hi2c1, addrSlave, &RegAddr, 1, 100);
 8005ee6:	f107 0213 	add.w	r2, r7, #19
 8005eea:	89f9      	ldrh	r1, [r7, #14]
 8005eec:	2364      	movs	r3, #100	; 0x64
 8005eee:	9300      	str	r3, [sp, #0]
 8005ef0:	2301      	movs	r3, #1
 8005ef2:	480f      	ldr	r0, [pc, #60]	; (8005f30 <i2c1_ReadRegBuffer+0x60>)
 8005ef4:	f7fc fae0 	bl	80024b8 <HAL_I2C_Master_Transmit>
 8005ef8:	4603      	mov	r3, r0
 8005efa:	617b      	str	r3, [r7, #20]
        if( status )
 8005efc:	697b      	ldr	r3, [r7, #20]
 8005efe:	2b00      	cmp	r3, #0
 8005f00:	d10f      	bne.n	8005f22 <i2c1_ReadRegBuffer+0x52>
            break;
        status =HAL_I2C_Master_Receive(&hi2c1, addrSlave, data, n_data, n_data*100);
 8005f02:	687b      	ldr	r3, [r7, #4]
 8005f04:	b29a      	uxth	r2, r3
 8005f06:	687b      	ldr	r3, [r7, #4]
 8005f08:	2164      	movs	r1, #100	; 0x64
 8005f0a:	fb01 f303 	mul.w	r3, r1, r3
 8005f0e:	89f9      	ldrh	r1, [r7, #14]
 8005f10:	9300      	str	r3, [sp, #0]
 8005f12:	4613      	mov	r3, r2
 8005f14:	68ba      	ldr	r2, [r7, #8]
 8005f16:	4806      	ldr	r0, [pc, #24]	; (8005f30 <i2c1_ReadRegBuffer+0x60>)
 8005f18:	f7fc fbdc 	bl	80026d4 <HAL_I2C_Master_Receive>
 8005f1c:	4603      	mov	r3, r0
 8005f1e:	617b      	str	r3, [r7, #20]
 8005f20:	e000      	b.n	8005f24 <i2c1_ReadRegBuffer+0x54>
            break;
 8005f22:	bf00      	nop
    }while(0);
    return status;
 8005f24:	697b      	ldr	r3, [r7, #20]
}
 8005f26:	4618      	mov	r0, r3
 8005f28:	3718      	adds	r7, #24
 8005f2a:	46bd      	mov	sp, r7
 8005f2c:	bd80      	pop	{r7, pc}
 8005f2e:	bf00      	nop
 8005f30:	200003b4 	.word	0x200003b4

08005f34 <i2c1_WriteRegBuffer>:

//======================================================================
// Write n_data bytes - have to be written at regAddr - to i2c slave
//======================================================================
int i2c1_WriteRegBuffer(uint16_t addrSlave, uint8_t  regAddr,  uint8_t *data, int n_data)
{
 8005f34:	b580      	push	{r7, lr}
 8005f36:	b08c      	sub	sp, #48	; 0x30
 8005f38:	af02      	add	r7, sp, #8
 8005f3a:	60ba      	str	r2, [r7, #8]
 8005f3c:	607b      	str	r3, [r7, #4]
 8005f3e:	4603      	mov	r3, r0
 8005f40:	81fb      	strh	r3, [r7, #14]
 8005f42:	460b      	mov	r3, r1
 8005f44:	737b      	strb	r3, [r7, #13]
    int status;
    uint8_t RegAddr[0x10];
    RegAddr[0]=regAddr;
 8005f46:	7b7b      	ldrb	r3, [r7, #13]
 8005f48:	753b      	strb	r3, [r7, #20]
    memcpy(RegAddr+1, data, n_data);
 8005f4a:	f107 0314 	add.w	r3, r7, #20
 8005f4e:	3301      	adds	r3, #1
 8005f50:	687a      	ldr	r2, [r7, #4]
 8005f52:	68b9      	ldr	r1, [r7, #8]
 8005f54:	4618      	mov	r0, r3
 8005f56:	f004 faa1 	bl	800a49c <memcpy>
    status=HAL_I2C_Master_Transmit(&hi2c1, addrSlave, RegAddr, n_data+1, 100);
 8005f5a:	687b      	ldr	r3, [r7, #4]
 8005f5c:	b29b      	uxth	r3, r3
 8005f5e:	3301      	adds	r3, #1
 8005f60:	b29b      	uxth	r3, r3
 8005f62:	f107 0214 	add.w	r2, r7, #20
 8005f66:	89f9      	ldrh	r1, [r7, #14]
 8005f68:	2064      	movs	r0, #100	; 0x64
 8005f6a:	9000      	str	r0, [sp, #0]
 8005f6c:	4804      	ldr	r0, [pc, #16]	; (8005f80 <i2c1_WriteRegBuffer+0x4c>)
 8005f6e:	f7fc faa3 	bl	80024b8 <HAL_I2C_Master_Transmit>
 8005f72:	4603      	mov	r3, r0
 8005f74:	627b      	str	r3, [r7, #36]	; 0x24
    return status;
 8005f76:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8005f78:	4618      	mov	r0, r3
 8005f7a:	3728      	adds	r7, #40	; 0x28
 8005f7c:	46bd      	mov	sp, r7
 8005f7e:	bd80      	pop	{r7, pc}
 8005f80:	200003b4 	.word	0x200003b4

08005f84 <i2c1_WriteReg16Byte>:

//======================================================================
// Write 1 byte to regAddr (16 bits) Slave
//======================================================================
int i2c1_WriteReg16Byte(uint16_t addrSlave, uint16_t  regAddr,  uint8_t data)
{
 8005f84:	b580      	push	{r7, lr}
 8005f86:	b086      	sub	sp, #24
 8005f88:	af02      	add	r7, sp, #8
 8005f8a:	4603      	mov	r3, r0
 8005f8c:	80fb      	strh	r3, [r7, #6]
 8005f8e:	460b      	mov	r3, r1
 8005f90:	80bb      	strh	r3, [r7, #4]
 8005f92:	4613      	mov	r3, r2
 8005f94:	70fb      	strb	r3, [r7, #3]
	int status;
	uint8_t buffer[3];
	buffer[0]=regAddr>>8;
 8005f96:	88bb      	ldrh	r3, [r7, #4]
 8005f98:	0a1b      	lsrs	r3, r3, #8
 8005f9a:	b29b      	uxth	r3, r3
 8005f9c:	b2db      	uxtb	r3, r3
 8005f9e:	723b      	strb	r3, [r7, #8]
	buffer[1]=regAddr&0xFF;
 8005fa0:	88bb      	ldrh	r3, [r7, #4]
 8005fa2:	b2db      	uxtb	r3, r3
 8005fa4:	727b      	strb	r3, [r7, #9]
	buffer[2]=data;
 8005fa6:	78fb      	ldrb	r3, [r7, #3]
 8005fa8:	72bb      	strb	r3, [r7, #10]

	status = HAL_I2C_Master_Transmit(&hi2c1, addrSlave, buffer, 3 , 100);
 8005faa:	f107 0208 	add.w	r2, r7, #8
 8005fae:	88f9      	ldrh	r1, [r7, #6]
 8005fb0:	2364      	movs	r3, #100	; 0x64
 8005fb2:	9300      	str	r3, [sp, #0]
 8005fb4:	2303      	movs	r3, #3
 8005fb6:	4805      	ldr	r0, [pc, #20]	; (8005fcc <i2c1_WriteReg16Byte+0x48>)
 8005fb8:	f7fc fa7e 	bl	80024b8 <HAL_I2C_Master_Transmit>
 8005fbc:	4603      	mov	r3, r0
 8005fbe:	60fb      	str	r3, [r7, #12]
	return status;
 8005fc0:	68fb      	ldr	r3, [r7, #12]
}
 8005fc2:	4618      	mov	r0, r3
 8005fc4:	3710      	adds	r7, #16
 8005fc6:	46bd      	mov	sp, r7
 8005fc8:	bd80      	pop	{r7, pc}
 8005fca:	bf00      	nop
 8005fcc:	200003b4 	.word	0x200003b4

08005fd0 <i2c1_WriteReg16Word16>:
//======================================================================
// Write 16 bits word to regAddr (16 bits) Slave
//======================================================================
int i2c1_WriteReg16Word16(uint16_t addrSlave, uint16_t  regAddr,  uint16_t data)
{
 8005fd0:	b580      	push	{r7, lr}
 8005fd2:	b086      	sub	sp, #24
 8005fd4:	af02      	add	r7, sp, #8
 8005fd6:	4603      	mov	r3, r0
 8005fd8:	80fb      	strh	r3, [r7, #6]
 8005fda:	460b      	mov	r3, r1
 8005fdc:	80bb      	strh	r3, [r7, #4]
 8005fde:	4613      	mov	r3, r2
 8005fe0:	807b      	strh	r3, [r7, #2]
	int status;
	uint8_t buffer[4];
	buffer[0]=regAddr>>8;
 8005fe2:	88bb      	ldrh	r3, [r7, #4]
 8005fe4:	0a1b      	lsrs	r3, r3, #8
 8005fe6:	b29b      	uxth	r3, r3
 8005fe8:	b2db      	uxtb	r3, r3
 8005fea:	723b      	strb	r3, [r7, #8]
	buffer[1]=regAddr&0xFF;
 8005fec:	88bb      	ldrh	r3, [r7, #4]
 8005fee:	b2db      	uxtb	r3, r3
 8005ff0:	727b      	strb	r3, [r7, #9]
    buffer[2]=data>>8;
 8005ff2:	887b      	ldrh	r3, [r7, #2]
 8005ff4:	0a1b      	lsrs	r3, r3, #8
 8005ff6:	b29b      	uxth	r3, r3
 8005ff8:	b2db      	uxtb	r3, r3
 8005ffa:	72bb      	strb	r3, [r7, #10]
    buffer[3]=data&0xFF;
 8005ffc:	887b      	ldrh	r3, [r7, #2]
 8005ffe:	b2db      	uxtb	r3, r3
 8006000:	72fb      	strb	r3, [r7, #11]

	status = HAL_I2C_Master_Transmit(&hi2c1, addrSlave, buffer, 4 , 100);
 8006002:	f107 0208 	add.w	r2, r7, #8
 8006006:	88f9      	ldrh	r1, [r7, #6]
 8006008:	2364      	movs	r3, #100	; 0x64
 800600a:	9300      	str	r3, [sp, #0]
 800600c:	2304      	movs	r3, #4
 800600e:	4805      	ldr	r0, [pc, #20]	; (8006024 <i2c1_WriteReg16Word16+0x54>)
 8006010:	f7fc fa52 	bl	80024b8 <HAL_I2C_Master_Transmit>
 8006014:	4603      	mov	r3, r0
 8006016:	60fb      	str	r3, [r7, #12]
	return status;
 8006018:	68fb      	ldr	r3, [r7, #12]
}
 800601a:	4618      	mov	r0, r3
 800601c:	3710      	adds	r7, #16
 800601e:	46bd      	mov	sp, r7
 8006020:	bd80      	pop	{r7, pc}
 8006022:	bf00      	nop
 8006024:	200003b4 	.word	0x200003b4

08006028 <i2c1_WriteReg16Word32>:
//======================================================================
// Write 32 bits word to regAddr (16 bits) Slave
//======================================================================
int i2c1_WriteReg16Word32(uint16_t addrSlave, uint16_t  regAddr,  uint32_t data)
{
 8006028:	b580      	push	{r7, lr}
 800602a:	b086      	sub	sp, #24
 800602c:	af02      	add	r7, sp, #8
 800602e:	4603      	mov	r3, r0
 8006030:	603a      	str	r2, [r7, #0]
 8006032:	80fb      	strh	r3, [r7, #6]
 8006034:	460b      	mov	r3, r1
 8006036:	80bb      	strh	r3, [r7, #4]
	int status;
	uint8_t buffer[4];
	buffer[0]=regAddr>>8;
 8006038:	88bb      	ldrh	r3, [r7, #4]
 800603a:	0a1b      	lsrs	r3, r3, #8
 800603c:	b29b      	uxth	r3, r3
 800603e:	b2db      	uxtb	r3, r3
 8006040:	723b      	strb	r3, [r7, #8]
	buffer[1]=regAddr&0xFF;
 8006042:	88bb      	ldrh	r3, [r7, #4]
 8006044:	b2db      	uxtb	r3, r3
 8006046:	727b      	strb	r3, [r7, #9]
    buffer[2]=data>>24;
 8006048:	683b      	ldr	r3, [r7, #0]
 800604a:	0e1b      	lsrs	r3, r3, #24
 800604c:	b2db      	uxtb	r3, r3
 800604e:	72bb      	strb	r3, [r7, #10]
    buffer[3]=(data>>16)&0xFF;
 8006050:	683b      	ldr	r3, [r7, #0]
 8006052:	0c1b      	lsrs	r3, r3, #16
 8006054:	b2db      	uxtb	r3, r3
 8006056:	72fb      	strb	r3, [r7, #11]
    buffer[4]=(data>>8)&0xFF;;
 8006058:	683b      	ldr	r3, [r7, #0]
 800605a:	0a1b      	lsrs	r3, r3, #8
 800605c:	b2db      	uxtb	r3, r3
 800605e:	733b      	strb	r3, [r7, #12]
    buffer[5]=data&0xFF;
 8006060:	683b      	ldr	r3, [r7, #0]
 8006062:	b2db      	uxtb	r3, r3
 8006064:	737b      	strb	r3, [r7, #13]

	status = HAL_I2C_Master_Transmit(&hi2c1, addrSlave, buffer, 6 , 100);
 8006066:	f107 0208 	add.w	r2, r7, #8
 800606a:	88f9      	ldrh	r1, [r7, #6]
 800606c:	2364      	movs	r3, #100	; 0x64
 800606e:	9300      	str	r3, [sp, #0]
 8006070:	2306      	movs	r3, #6
 8006072:	4805      	ldr	r0, [pc, #20]	; (8006088 <i2c1_WriteReg16Word32+0x60>)
 8006074:	f7fc fa20 	bl	80024b8 <HAL_I2C_Master_Transmit>
 8006078:	4603      	mov	r3, r0
 800607a:	60fb      	str	r3, [r7, #12]
	return status;
 800607c:	68fb      	ldr	r3, [r7, #12]
}
 800607e:	4618      	mov	r0, r3
 8006080:	3710      	adds	r7, #16
 8006082:	46bd      	mov	sp, r7
 8006084:	bd80      	pop	{r7, pc}
 8006086:	bf00      	nop
 8006088:	200003b4 	.word	0x200003b4

0800608c <i2c1_ReadReg16Byte>:
//======================================================================
// Read 1 byte from regAddr (16 bits) Slave
//======================================================================
int i2c1_ReadReg16Byte(uint16_t addrSlave, uint16_t  regAddr, uint8_t *data)
{
 800608c:	b580      	push	{r7, lr}
 800608e:	b086      	sub	sp, #24
 8006090:	af02      	add	r7, sp, #8
 8006092:	4603      	mov	r3, r0
 8006094:	603a      	str	r2, [r7, #0]
 8006096:	80fb      	strh	r3, [r7, #6]
 8006098:	460b      	mov	r3, r1
 800609a:	80bb      	strh	r3, [r7, #4]
    int status;
    uint8_t buffer[2];

    buffer[0]=regAddr>>8;
 800609c:	88bb      	ldrh	r3, [r7, #4]
 800609e:	0a1b      	lsrs	r3, r3, #8
 80060a0:	b29b      	uxth	r3, r3
 80060a2:	b2db      	uxtb	r3, r3
 80060a4:	723b      	strb	r3, [r7, #8]
    buffer[1]=regAddr&0xFF;
 80060a6:	88bb      	ldrh	r3, [r7, #4]
 80060a8:	b2db      	uxtb	r3, r3
 80060aa:	727b      	strb	r3, [r7, #9]

    status=HAL_I2C_Master_Transmit(&hi2c1, addrSlave, buffer, 2, 100);
 80060ac:	f107 0208 	add.w	r2, r7, #8
 80060b0:	88f9      	ldrh	r1, [r7, #6]
 80060b2:	2364      	movs	r3, #100	; 0x64
 80060b4:	9300      	str	r3, [sp, #0]
 80060b6:	2302      	movs	r3, #2
 80060b8:	480e      	ldr	r0, [pc, #56]	; (80060f4 <i2c1_ReadReg16Byte+0x68>)
 80060ba:	f7fc f9fd 	bl	80024b8 <HAL_I2C_Master_Transmit>
 80060be:	4603      	mov	r3, r0
 80060c0:	60fb      	str	r3, [r7, #12]
     if(!status ) {
 80060c2:	68fb      	ldr	r3, [r7, #12]
 80060c4:	2b00      	cmp	r3, #0
 80060c6:	d110      	bne.n	80060ea <i2c1_ReadReg16Byte+0x5e>
        status =HAL_I2C_Master_Receive(&hi2c1, addrSlave, buffer, 1, 100);
 80060c8:	f107 0208 	add.w	r2, r7, #8
 80060cc:	88f9      	ldrh	r1, [r7, #6]
 80060ce:	2364      	movs	r3, #100	; 0x64
 80060d0:	9300      	str	r3, [sp, #0]
 80060d2:	2301      	movs	r3, #1
 80060d4:	4807      	ldr	r0, [pc, #28]	; (80060f4 <i2c1_ReadReg16Byte+0x68>)
 80060d6:	f7fc fafd 	bl	80026d4 <HAL_I2C_Master_Receive>
 80060da:	4603      	mov	r3, r0
 80060dc:	60fb      	str	r3, [r7, #12]
        if( !status ){
 80060de:	68fb      	ldr	r3, [r7, #12]
 80060e0:	2b00      	cmp	r3, #0
 80060e2:	d102      	bne.n	80060ea <i2c1_ReadReg16Byte+0x5e>
            *data=buffer[0];
 80060e4:	7a3a      	ldrb	r2, [r7, #8]
 80060e6:	683b      	ldr	r3, [r7, #0]
 80060e8:	701a      	strb	r2, [r3, #0]
        }
     }

    return status;
 80060ea:	68fb      	ldr	r3, [r7, #12]
}
 80060ec:	4618      	mov	r0, r3
 80060ee:	3710      	adds	r7, #16
 80060f0:	46bd      	mov	sp, r7
 80060f2:	bd80      	pop	{r7, pc}
 80060f4:	200003b4 	.word	0x200003b4

080060f8 <i2c1_ReadReg16Word16>:
//======================================================================
// Read 16 bits word from regAddr (16 bits) Slave
//======================================================================
int i2c1_ReadReg16Word16(uint16_t addrSlave, uint16_t  regAddr, uint16_t *data)
{
 80060f8:	b580      	push	{r7, lr}
 80060fa:	b086      	sub	sp, #24
 80060fc:	af02      	add	r7, sp, #8
 80060fe:	4603      	mov	r3, r0
 8006100:	603a      	str	r2, [r7, #0]
 8006102:	80fb      	strh	r3, [r7, #6]
 8006104:	460b      	mov	r3, r1
 8006106:	80bb      	strh	r3, [r7, #4]
    int status;
    uint8_t buffer[2];

    buffer[0]=regAddr>>8;
 8006108:	88bb      	ldrh	r3, [r7, #4]
 800610a:	0a1b      	lsrs	r3, r3, #8
 800610c:	b29b      	uxth	r3, r3
 800610e:	b2db      	uxtb	r3, r3
 8006110:	723b      	strb	r3, [r7, #8]
    buffer[1]=regAddr&0xFF;
 8006112:	88bb      	ldrh	r3, [r7, #4]
 8006114:	b2db      	uxtb	r3, r3
 8006116:	727b      	strb	r3, [r7, #9]

    status=HAL_I2C_Master_Transmit(&hi2c1, addrSlave, buffer, 2, 100);
 8006118:	f107 0208 	add.w	r2, r7, #8
 800611c:	88f9      	ldrh	r1, [r7, #6]
 800611e:	2364      	movs	r3, #100	; 0x64
 8006120:	9300      	str	r3, [sp, #0]
 8006122:	2302      	movs	r3, #2
 8006124:	4812      	ldr	r0, [pc, #72]	; (8006170 <i2c1_ReadReg16Word16+0x78>)
 8006126:	f7fc f9c7 	bl	80024b8 <HAL_I2C_Master_Transmit>
 800612a:	4603      	mov	r3, r0
 800612c:	60fb      	str	r3, [r7, #12]
     if(!status ) {
 800612e:	68fb      	ldr	r3, [r7, #12]
 8006130:	2b00      	cmp	r3, #0
 8006132:	d117      	bne.n	8006164 <i2c1_ReadReg16Word16+0x6c>
        status =HAL_I2C_Master_Receive(&hi2c1, addrSlave, buffer, 2, 100);
 8006134:	f107 0208 	add.w	r2, r7, #8
 8006138:	88f9      	ldrh	r1, [r7, #6]
 800613a:	2364      	movs	r3, #100	; 0x64
 800613c:	9300      	str	r3, [sp, #0]
 800613e:	2302      	movs	r3, #2
 8006140:	480b      	ldr	r0, [pc, #44]	; (8006170 <i2c1_ReadReg16Word16+0x78>)
 8006142:	f7fc fac7 	bl	80026d4 <HAL_I2C_Master_Receive>
 8006146:	4603      	mov	r3, r0
 8006148:	60fb      	str	r3, [r7, #12]
        if( !status ){
 800614a:	68fb      	ldr	r3, [r7, #12]
 800614c:	2b00      	cmp	r3, #0
 800614e:	d109      	bne.n	8006164 <i2c1_ReadReg16Word16+0x6c>
        	 *data=((uint16_t)buffer[0]<<8)|(uint16_t)buffer[1];
 8006150:	7a3b      	ldrb	r3, [r7, #8]
 8006152:	021b      	lsls	r3, r3, #8
 8006154:	b21a      	sxth	r2, r3
 8006156:	7a7b      	ldrb	r3, [r7, #9]
 8006158:	b21b      	sxth	r3, r3
 800615a:	4313      	orrs	r3, r2
 800615c:	b21b      	sxth	r3, r3
 800615e:	b29a      	uxth	r2, r3
 8006160:	683b      	ldr	r3, [r7, #0]
 8006162:	801a      	strh	r2, [r3, #0]
        }
     }

    return status;
 8006164:	68fb      	ldr	r3, [r7, #12]
}
 8006166:	4618      	mov	r0, r3
 8006168:	3710      	adds	r7, #16
 800616a:	46bd      	mov	sp, r7
 800616c:	bd80      	pop	{r7, pc}
 800616e:	bf00      	nop
 8006170:	200003b4 	.word	0x200003b4

08006174 <i2c1_ReadReg16Word32>:
//======================================================================
// Read 32 bits word from regAddr (16 bits) Slave
//======================================================================
int i2c1_ReadReg16Word32(uint16_t addrSlave, uint16_t  regAddr, uint32_t *data)
{
 8006174:	b580      	push	{r7, lr}
 8006176:	b086      	sub	sp, #24
 8006178:	af02      	add	r7, sp, #8
 800617a:	4603      	mov	r3, r0
 800617c:	603a      	str	r2, [r7, #0]
 800617e:	80fb      	strh	r3, [r7, #6]
 8006180:	460b      	mov	r3, r1
 8006182:	80bb      	strh	r3, [r7, #4]
    int status;
    uint8_t buffer[4];

    buffer[0]=regAddr>>8;
 8006184:	88bb      	ldrh	r3, [r7, #4]
 8006186:	0a1b      	lsrs	r3, r3, #8
 8006188:	b29b      	uxth	r3, r3
 800618a:	b2db      	uxtb	r3, r3
 800618c:	723b      	strb	r3, [r7, #8]
    buffer[1]=regAddr&0xFF;
 800618e:	88bb      	ldrh	r3, [r7, #4]
 8006190:	b2db      	uxtb	r3, r3
 8006192:	727b      	strb	r3, [r7, #9]

    status=HAL_I2C_Master_Transmit(&hi2c1, addrSlave, buffer, 2, 100);
 8006194:	f107 0208 	add.w	r2, r7, #8
 8006198:	88f9      	ldrh	r1, [r7, #6]
 800619a:	2364      	movs	r3, #100	; 0x64
 800619c:	9300      	str	r3, [sp, #0]
 800619e:	2302      	movs	r3, #2
 80061a0:	4813      	ldr	r0, [pc, #76]	; (80061f0 <i2c1_ReadReg16Word32+0x7c>)
 80061a2:	f7fc f989 	bl	80024b8 <HAL_I2C_Master_Transmit>
 80061a6:	4603      	mov	r3, r0
 80061a8:	60fb      	str	r3, [r7, #12]
     if(!status ) {
 80061aa:	68fb      	ldr	r3, [r7, #12]
 80061ac:	2b00      	cmp	r3, #0
 80061ae:	d119      	bne.n	80061e4 <i2c1_ReadReg16Word32+0x70>
        status =HAL_I2C_Master_Receive(&hi2c1, addrSlave, buffer, 4, 100);
 80061b0:	f107 0208 	add.w	r2, r7, #8
 80061b4:	88f9      	ldrh	r1, [r7, #6]
 80061b6:	2364      	movs	r3, #100	; 0x64
 80061b8:	9300      	str	r3, [sp, #0]
 80061ba:	2304      	movs	r3, #4
 80061bc:	480c      	ldr	r0, [pc, #48]	; (80061f0 <i2c1_ReadReg16Word32+0x7c>)
 80061be:	f7fc fa89 	bl	80026d4 <HAL_I2C_Master_Receive>
 80061c2:	4603      	mov	r3, r0
 80061c4:	60fb      	str	r3, [r7, #12]
        if( !status ){
 80061c6:	68fb      	ldr	r3, [r7, #12]
 80061c8:	2b00      	cmp	r3, #0
 80061ca:	d10b      	bne.n	80061e4 <i2c1_ReadReg16Word32+0x70>
           	 *data=((uint32_t)buffer[0]<<24)|((uint32_t)buffer[1]<<16)|((uint32_t)buffer[2]<<8)|((uint32_t)buffer[3]);
 80061cc:	7a3b      	ldrb	r3, [r7, #8]
 80061ce:	061a      	lsls	r2, r3, #24
 80061d0:	7a7b      	ldrb	r3, [r7, #9]
 80061d2:	041b      	lsls	r3, r3, #16
 80061d4:	431a      	orrs	r2, r3
 80061d6:	7abb      	ldrb	r3, [r7, #10]
 80061d8:	021b      	lsls	r3, r3, #8
 80061da:	4313      	orrs	r3, r2
 80061dc:	7afa      	ldrb	r2, [r7, #11]
 80061de:	431a      	orrs	r2, r3
 80061e0:	683b      	ldr	r3, [r7, #0]
 80061e2:	601a      	str	r2, [r3, #0]
        }
     }

    return status;
 80061e4:	68fb      	ldr	r3, [r7, #12]
}
 80061e6:	4618      	mov	r0, r3
 80061e8:	3710      	adds	r7, #16
 80061ea:	46bd      	mov	sp, r7
 80061ec:	bd80      	pop	{r7, pc}
 80061ee:	bf00      	nop
 80061f0:	200003b4 	.word	0x200003b4

080061f4 <uart2_Init>:
//=================================================================
//	UART 2 INIT (STLINK UART)
//=================================================================

void uart2_Init()
{
 80061f4:	b580      	push	{r7, lr}
 80061f6:	af00      	add	r7, sp, #0
	  Uart2Handle.Instance        = USART2;
 80061f8:	4b11      	ldr	r3, [pc, #68]	; (8006240 <uart2_Init+0x4c>)
 80061fa:	4a12      	ldr	r2, [pc, #72]	; (8006244 <uart2_Init+0x50>)
 80061fc:	601a      	str	r2, [r3, #0]
	  Uart2Handle.Init.BaudRate   = UART_BAUDRATE;
 80061fe:	4b10      	ldr	r3, [pc, #64]	; (8006240 <uart2_Init+0x4c>)
 8006200:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8006204:	605a      	str	r2, [r3, #4]
	  Uart2Handle.Init.WordLength = UART_WORDLENGTH_8B;
 8006206:	4b0e      	ldr	r3, [pc, #56]	; (8006240 <uart2_Init+0x4c>)
 8006208:	2200      	movs	r2, #0
 800620a:	609a      	str	r2, [r3, #8]
	  Uart2Handle.Init.StopBits   = UART_STOPBITS_1;
 800620c:	4b0c      	ldr	r3, [pc, #48]	; (8006240 <uart2_Init+0x4c>)
 800620e:	2200      	movs	r2, #0
 8006210:	60da      	str	r2, [r3, #12]
	  Uart2Handle.Init.Parity     = UART_PARITY_NONE;
 8006212:	4b0b      	ldr	r3, [pc, #44]	; (8006240 <uart2_Init+0x4c>)
 8006214:	2200      	movs	r2, #0
 8006216:	611a      	str	r2, [r3, #16]
	  Uart2Handle.Init.HwFlowCtl  = UART_HWCONTROL_NONE;
 8006218:	4b09      	ldr	r3, [pc, #36]	; (8006240 <uart2_Init+0x4c>)
 800621a:	2200      	movs	r2, #0
 800621c:	619a      	str	r2, [r3, #24]
	  Uart2Handle.Init.Mode       = UART_MODE_TX_RX;
 800621e:	4b08      	ldr	r3, [pc, #32]	; (8006240 <uart2_Init+0x4c>)
 8006220:	220c      	movs	r2, #12
 8006222:	615a      	str	r2, [r3, #20]
	  Uart2Handle.Init.OverSampling = UART_OVERSAMPLING_16;
 8006224:	4b06      	ldr	r3, [pc, #24]	; (8006240 <uart2_Init+0x4c>)
 8006226:	2200      	movs	r2, #0
 8006228:	61da      	str	r2, [r3, #28]

	  HAL_UART_Init(&Uart2Handle);
 800622a:	4805      	ldr	r0, [pc, #20]	; (8006240 <uart2_Init+0x4c>)
 800622c:	f7fe ff1c 	bl	8005068 <HAL_UART_Init>

	  HAL_UART_Receive_IT(&Uart2Handle, (uint8_t *)rec_buf, 1);
 8006230:	2201      	movs	r2, #1
 8006232:	4905      	ldr	r1, [pc, #20]	; (8006248 <uart2_Init+0x54>)
 8006234:	4802      	ldr	r0, [pc, #8]	; (8006240 <uart2_Init+0x4c>)
 8006236:	f7ff f806 	bl	8005246 <HAL_UART_Receive_IT>
}
 800623a:	bf00      	nop
 800623c:	bd80      	pop	{r7, pc}
 800623e:	bf00      	nop
 8006240:	20000258 	.word	0x20000258
 8006244:	40004400 	.word	0x40004400
 8006248:	20000408 	.word	0x20000408

0800624c <uart3_Init>:

void uart3_Init()
{
 800624c:	b580      	push	{r7, lr}
 800624e:	af00      	add	r7, sp, #0
	  UartDxlHandle.Instance          = USART3;
 8006250:	4b11      	ldr	r3, [pc, #68]	; (8006298 <uart3_Init+0x4c>)
 8006252:	4a12      	ldr	r2, [pc, #72]	; (800629c <uart3_Init+0x50>)
 8006254:	601a      	str	r2, [r3, #0]

	  UartDxlHandle.Init.BaudRate     =57600;//1000000;//57600;
 8006256:	4b10      	ldr	r3, [pc, #64]	; (8006298 <uart3_Init+0x4c>)
 8006258:	f44f 4261 	mov.w	r2, #57600	; 0xe100
 800625c:	605a      	str	r2, [r3, #4]
	  UartDxlHandle.Init.WordLength   = UART_WORDLENGTH_8B;
 800625e:	4b0e      	ldr	r3, [pc, #56]	; (8006298 <uart3_Init+0x4c>)
 8006260:	2200      	movs	r2, #0
 8006262:	609a      	str	r2, [r3, #8]
	  UartDxlHandle.Init.StopBits     = UART_STOPBITS_1;
 8006264:	4b0c      	ldr	r3, [pc, #48]	; (8006298 <uart3_Init+0x4c>)
 8006266:	2200      	movs	r2, #0
 8006268:	60da      	str	r2, [r3, #12]
	  UartDxlHandle.Init.Parity       = UART_PARITY_NONE;
 800626a:	4b0b      	ldr	r3, [pc, #44]	; (8006298 <uart3_Init+0x4c>)
 800626c:	2200      	movs	r2, #0
 800626e:	611a      	str	r2, [r3, #16]
	  UartDxlHandle.Init.HwFlowCtl    = UART_HWCONTROL_NONE;
 8006270:	4b09      	ldr	r3, [pc, #36]	; (8006298 <uart3_Init+0x4c>)
 8006272:	2200      	movs	r2, #0
 8006274:	619a      	str	r2, [r3, #24]
	  UartDxlHandle.Init.Mode         = UART_MODE_TX_RX;
 8006276:	4b08      	ldr	r3, [pc, #32]	; (8006298 <uart3_Init+0x4c>)
 8006278:	220c      	movs	r2, #12
 800627a:	615a      	str	r2, [r3, #20]
	  UartDxlHandle.Init.OverSampling = UART_OVERSAMPLING_16;
 800627c:	4b06      	ldr	r3, [pc, #24]	; (8006298 <uart3_Init+0x4c>)
 800627e:	2200      	movs	r2, #0
 8006280:	61da      	str	r2, [r3, #28]

	  HAL_UART_Init(&UartDxlHandle);
 8006282:	4805      	ldr	r0, [pc, #20]	; (8006298 <uart3_Init+0x4c>)
 8006284:	f7fe fef0 	bl	8005068 <HAL_UART_Init>

	  HAL_UART_Receive_IT(&UartDxlHandle, (uint8_t *)rec_buf6, 1);
 8006288:	2201      	movs	r2, #1
 800628a:	4905      	ldr	r1, [pc, #20]	; (80062a0 <uart3_Init+0x54>)
 800628c:	4802      	ldr	r0, [pc, #8]	; (8006298 <uart3_Init+0x4c>)
 800628e:	f7fe ffda 	bl	8005246 <HAL_UART_Receive_IT>
}
 8006292:	bf00      	nop
 8006294:	bd80      	pop	{r7, pc}
 8006296:	bf00      	nop
 8006298:	20000200 	.word	0x20000200
 800629c:	40004800 	.word	0x40004800
 80062a0:	20000198 	.word	0x20000198

080062a4 <put_char>:

//=================================================================
//	PUCHAR PROTOTYPE (USED BY PRINTF FUNCTIONS)
//=================================================================
int put_char(int ch)
{
 80062a4:	b580      	push	{r7, lr}
 80062a6:	b082      	sub	sp, #8
 80062a8:	af00      	add	r7, sp, #0
 80062aa:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&Uart2Handle, (uint8_t *)&ch, 1, 0xFFFF);
 80062ac:	1d39      	adds	r1, r7, #4
 80062ae:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80062b2:	2201      	movs	r2, #1
 80062b4:	4803      	ldr	r0, [pc, #12]	; (80062c4 <put_char+0x20>)
 80062b6:	f7fe ff2d 	bl	8005114 <HAL_UART_Transmit>
	return 0;
 80062ba:	2300      	movs	r3, #0
}
 80062bc:	4618      	mov	r0, r3
 80062be:	3708      	adds	r7, #8
 80062c0:	46bd      	mov	sp, r7
 80062c2:	bd80      	pop	{r7, pc}
 80062c4:	20000258 	.word	0x20000258

080062c8 <HAL_UART_RxCpltCallback>:

//=================================================================
//	UART RECEIVE CALLBACK5
//=================================================================
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *UartHandle)
{
 80062c8:	b580      	push	{r7, lr}
 80062ca:	b082      	sub	sp, #8
 80062cc:	af00      	add	r7, sp, #0
 80062ce:	6078      	str	r0, [r7, #4]


		if (UartHandle -> Instance == USART3)
 80062d0:	687b      	ldr	r3, [r7, #4]
 80062d2:	681b      	ldr	r3, [r3, #0]
 80062d4:	4a0b      	ldr	r2, [pc, #44]	; (8006304 <HAL_UART_RxCpltCallback+0x3c>)
 80062d6:	4293      	cmp	r3, r2
 80062d8:	d10a      	bne.n	80062f0 <HAL_UART_RxCpltCallback+0x28>
		{
			HAL_UART_Receive_IT(&UartDxlHandle, (uint8_t *)rec_buf6, 1);
 80062da:	2201      	movs	r2, #1
 80062dc:	490a      	ldr	r1, [pc, #40]	; (8006308 <HAL_UART_RxCpltCallback+0x40>)
 80062de:	480b      	ldr	r0, [pc, #44]	; (800630c <HAL_UART_RxCpltCallback+0x44>)
 80062e0:	f7fe ffb1 	bl	8005246 <HAL_UART_Receive_IT>
			dxl_rcv_cb(rec_buf6[0]);
 80062e4:	4b08      	ldr	r3, [pc, #32]	; (8006308 <HAL_UART_RxCpltCallback+0x40>)
 80062e6:	781b      	ldrb	r3, [r3, #0]
 80062e8:	4618      	mov	r0, r3
 80062ea:	f000 fa0f 	bl	800670c <dxl_rcv_cb>
		else
		{

			 HAL_UART_Receive_IT(&Uart2Handle, (uint8_t *)rec_buf, 1);
		}
}
 80062ee:	e004      	b.n	80062fa <HAL_UART_RxCpltCallback+0x32>
			 HAL_UART_Receive_IT(&Uart2Handle, (uint8_t *)rec_buf, 1);
 80062f0:	2201      	movs	r2, #1
 80062f2:	4907      	ldr	r1, [pc, #28]	; (8006310 <HAL_UART_RxCpltCallback+0x48>)
 80062f4:	4807      	ldr	r0, [pc, #28]	; (8006314 <HAL_UART_RxCpltCallback+0x4c>)
 80062f6:	f7fe ffa6 	bl	8005246 <HAL_UART_Receive_IT>
}
 80062fa:	bf00      	nop
 80062fc:	3708      	adds	r7, #8
 80062fe:	46bd      	mov	sp, r7
 8006300:	bd80      	pop	{r7, pc}
 8006302:	bf00      	nop
 8006304:	40004800 	.word	0x40004800
 8006308:	20000198 	.word	0x20000198
 800630c:	20000200 	.word	0x20000200
 8006310:	20000408 	.word	0x20000408
 8006314:	20000258 	.word	0x20000258

08006318 <put_string>:

//================================================================
//				PUT STRING
//================================================================
void put_string(char* s)
{
 8006318:	b580      	push	{r7, lr}
 800631a:	b082      	sub	sp, #8
 800631c:	af00      	add	r7, sp, #0
 800631e:	6078      	str	r0, [r7, #4]
	while(*s != '\0')
 8006320:	e007      	b.n	8006332 <put_string+0x1a>
	{
		put_char(*s);
 8006322:	687b      	ldr	r3, [r7, #4]
 8006324:	781b      	ldrb	r3, [r3, #0]
 8006326:	4618      	mov	r0, r3
 8006328:	f7ff ffbc 	bl	80062a4 <put_char>
		s++;
 800632c:	687b      	ldr	r3, [r7, #4]
 800632e:	3301      	adds	r3, #1
 8006330:	607b      	str	r3, [r7, #4]
	while(*s != '\0')
 8006332:	687b      	ldr	r3, [r7, #4]
 8006334:	781b      	ldrb	r3, [r3, #0]
 8006336:	2b00      	cmp	r3, #0
 8006338:	d1f3      	bne.n	8006322 <put_string+0xa>
	}
}
 800633a:	bf00      	nop
 800633c:	bf00      	nop
 800633e:	3708      	adds	r7, #8
 8006340:	46bd      	mov	sp, r7
 8006342:	bd80      	pop	{r7, pc}

08006344 <term_printf>:

//================================================================
//				TERM_PRINTF
//================================================================
void term_printf(const char* fmt, ...)
{
 8006344:	b40f      	push	{r0, r1, r2, r3}
 8006346:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800634a:	b0a6      	sub	sp, #152	; 0x98
 800634c:	af02      	add	r7, sp, #8
	unsigned long long ull;
	unsigned long long tmp;
	unsigned long  size;
	unsigned int   sp;
	char           s[60];
	int first=0;
 800634e:	2300      	movs	r3, #0
 8006350:	67bb      	str	r3, [r7, #120]	; 0x78

	va_start(ap, fmt);
 8006352:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 8006356:	64bb      	str	r3, [r7, #72]	; 0x48

	while (*fmt != '\0') {
 8006358:	e1c4      	b.n	80066e4 <term_printf+0x3a0>
		if (*fmt =='%') {
 800635a:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 800635e:	781b      	ldrb	r3, [r3, #0]
 8006360:	2b25      	cmp	r3, #37	; 0x25
 8006362:	f040 81b4 	bne.w	80066ce <term_printf+0x38a>
			size=0; sp=1;
 8006366:	2300      	movs	r3, #0
 8006368:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 800636c:	2301      	movs	r3, #1
 800636e:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
			if (*++fmt=='0') {fmt++; sp=0;}	// parse %04d --> sp=0
 8006372:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 8006376:	3301      	adds	r3, #1
 8006378:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800637c:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 8006380:	781b      	ldrb	r3, [r3, #0]
 8006382:	2b30      	cmp	r3, #48	; 0x30
 8006384:	d107      	bne.n	8006396 <term_printf+0x52>
 8006386:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 800638a:	3301      	adds	r3, #1
 800638c:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8006390:	2300      	movs	r3, #0
 8006392:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
			ch=*fmt;
 8006396:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 800639a:	781b      	ldrb	r3, [r3, #0]
 800639c:	f887 308f 	strb.w	r3, [r7, #143]	; 0x8f
			if ((ch>'0') && (ch<='9')) {	// parse %4d --> size=4
 80063a0:	f897 308f 	ldrb.w	r3, [r7, #143]	; 0x8f
 80063a4:	2b30      	cmp	r3, #48	; 0x30
 80063a6:	d92d      	bls.n	8006404 <term_printf+0xc0>
 80063a8:	f897 308f 	ldrb.w	r3, [r7, #143]	; 0x8f
 80063ac:	2b39      	cmp	r3, #57	; 0x39
 80063ae:	d829      	bhi.n	8006404 <term_printf+0xc0>
				char tmp[10];
				int i=0;
 80063b0:	2300      	movs	r3, #0
 80063b2:	67fb      	str	r3, [r7, #124]	; 0x7c
				while ((ch>='0') && (ch<='9')) {
 80063b4:	e012      	b.n	80063dc <term_printf+0x98>
					tmp[i++]=ch;
 80063b6:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 80063b8:	1c5a      	adds	r2, r3, #1
 80063ba:	67fa      	str	r2, [r7, #124]	; 0x7c
 80063bc:	3390      	adds	r3, #144	; 0x90
 80063be:	443b      	add	r3, r7
 80063c0:	f897 208f 	ldrb.w	r2, [r7, #143]	; 0x8f
 80063c4:	f803 2c90 	strb.w	r2, [r3, #-144]
					ch=*++fmt;
 80063c8:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 80063cc:	3301      	adds	r3, #1
 80063ce:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80063d2:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 80063d6:	781b      	ldrb	r3, [r3, #0]
 80063d8:	f887 308f 	strb.w	r3, [r7, #143]	; 0x8f
				while ((ch>='0') && (ch<='9')) {
 80063dc:	f897 308f 	ldrb.w	r3, [r7, #143]	; 0x8f
 80063e0:	2b2f      	cmp	r3, #47	; 0x2f
 80063e2:	d903      	bls.n	80063ec <term_printf+0xa8>
 80063e4:	f897 308f 	ldrb.w	r3, [r7, #143]	; 0x8f
 80063e8:	2b39      	cmp	r3, #57	; 0x39
 80063ea:	d9e4      	bls.n	80063b6 <term_printf+0x72>
				}
				tmp[i]='\0';
 80063ec:	463a      	mov	r2, r7
 80063ee:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 80063f0:	4413      	add	r3, r2
 80063f2:	2200      	movs	r2, #0
 80063f4:	701a      	strb	r2, [r3, #0]
				size=str2num(tmp,10);
 80063f6:	463b      	mov	r3, r7
 80063f8:	210a      	movs	r1, #10
 80063fa:	4618      	mov	r0, r3
 80063fc:	f000 ff92 	bl	8007324 <str2num>
 8006400:	f8c7 0084 	str.w	r0, [r7, #132]	; 0x84
			}
			switch (ch) {
 8006404:	f897 308f 	ldrb.w	r3, [r7, #143]	; 0x8f
 8006408:	2b25      	cmp	r3, #37	; 0x25
 800640a:	d03b      	beq.n	8006484 <term_printf+0x140>
 800640c:	2b25      	cmp	r3, #37	; 0x25
 800640e:	f2c0 8157 	blt.w	80066c0 <term_printf+0x37c>
 8006412:	2b78      	cmp	r3, #120	; 0x78
 8006414:	f300 8154 	bgt.w	80066c0 <term_printf+0x37c>
 8006418:	2b63      	cmp	r3, #99	; 0x63
 800641a:	f2c0 8151 	blt.w	80066c0 <term_printf+0x37c>
 800641e:	3b63      	subs	r3, #99	; 0x63
 8006420:	2b15      	cmp	r3, #21
 8006422:	f200 814d 	bhi.w	80066c0 <term_printf+0x37c>
 8006426:	a201      	add	r2, pc, #4	; (adr r2, 800642c <term_printf+0xe8>)
 8006428:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800642c:	0800648d 	.word	0x0800648d
 8006430:	080064b7 	.word	0x080064b7
 8006434:	080066c1 	.word	0x080066c1
 8006438:	080065cb 	.word	0x080065cb
 800643c:	080066c1 	.word	0x080066c1
 8006440:	080066c1 	.word	0x080066c1
 8006444:	080066c1 	.word	0x080066c1
 8006448:	080066c1 	.word	0x080066c1
 800644c:	080066c1 	.word	0x080066c1
 8006450:	080066c1 	.word	0x080066c1
 8006454:	080066c1 	.word	0x080066c1
 8006458:	080066c1 	.word	0x080066c1
 800645c:	0800652f 	.word	0x0800652f
 8006460:	0800655f 	.word	0x0800655f
 8006464:	080066c1 	.word	0x080066c1
 8006468:	080066c1 	.word	0x080066c1
 800646c:	080064a5 	.word	0x080064a5
 8006470:	080066c1 	.word	0x080066c1
 8006474:	080064ff 	.word	0x080064ff
 8006478:	080066c1 	.word	0x080066c1
 800647c:	080066c1 	.word	0x080066c1
 8006480:	0800659b 	.word	0x0800659b
				case '%':
					put_char('%');
 8006484:	2025      	movs	r0, #37	; 0x25
 8006486:	f7ff ff0d 	bl	80062a4 <put_char>
					break;
 800648a:	e126      	b.n	80066da <term_printf+0x396>
				case 'c':
					ch = va_arg(ap, int);
 800648c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800648e:	1d1a      	adds	r2, r3, #4
 8006490:	64ba      	str	r2, [r7, #72]	; 0x48
 8006492:	681b      	ldr	r3, [r3, #0]
 8006494:	f887 308f 	strb.w	r3, [r7, #143]	; 0x8f
					put_char(ch);
 8006498:	f897 308f 	ldrb.w	r3, [r7, #143]	; 0x8f
 800649c:	4618      	mov	r0, r3
 800649e:	f7ff ff01 	bl	80062a4 <put_char>
					break;
 80064a2:	e11a      	b.n	80066da <term_printf+0x396>
				case 's':
					p = va_arg(ap, char *);
 80064a4:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80064a6:	1d1a      	adds	r2, r3, #4
 80064a8:	64ba      	str	r2, [r7, #72]	; 0x48
 80064aa:	681b      	ldr	r3, [r3, #0]
 80064ac:	677b      	str	r3, [r7, #116]	; 0x74
					put_string(p);
 80064ae:	6f78      	ldr	r0, [r7, #116]	; 0x74
 80064b0:	f7ff ff32 	bl	8006318 <put_string>
					break;
 80064b4:	e111      	b.n	80066da <term_printf+0x396>
				case 'd':
					ul = va_arg(ap, long);
 80064b6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80064b8:	1d1a      	adds	r2, r3, #4
 80064ba:	64ba      	str	r2, [r7, #72]	; 0x48
 80064bc:	681b      	ldr	r3, [r3, #0]
 80064be:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
					if ((long)ul < 0) {
 80064c2:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80064c6:	2b00      	cmp	r3, #0
 80064c8:	da07      	bge.n	80064da <term_printf+0x196>
						put_char('-');
 80064ca:	202d      	movs	r0, #45	; 0x2d
 80064cc:	f7ff feea 	bl	80062a4 <put_char>
						ul = -(long)ul;
 80064d0:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80064d4:	425b      	negs	r3, r3
 80064d6:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
						//size--;
					}
					num2str(s, ul, 10, size, sp);
 80064da:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 80064de:	f107 000c 	add.w	r0, r7, #12
 80064e2:	9300      	str	r3, [sp, #0]
 80064e4:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80064e8:	220a      	movs	r2, #10
 80064ea:	f8d7 1088 	ldr.w	r1, [r7, #136]	; 0x88
 80064ee:	f000 fe97 	bl	8007220 <num2str>
					put_string(s);
 80064f2:	f107 030c 	add.w	r3, r7, #12
 80064f6:	4618      	mov	r0, r3
 80064f8:	f7ff ff0e 	bl	8006318 <put_string>
					break;
 80064fc:	e0ed      	b.n	80066da <term_printf+0x396>
				case 'u':
					ul = va_arg(ap, unsigned int);
 80064fe:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8006500:	1d1a      	adds	r2, r3, #4
 8006502:	64ba      	str	r2, [r7, #72]	; 0x48
 8006504:	681b      	ldr	r3, [r3, #0]
 8006506:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
					num2str(s, ul, 10, size, sp);
 800650a:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 800650e:	f107 000c 	add.w	r0, r7, #12
 8006512:	9300      	str	r3, [sp, #0]
 8006514:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8006518:	220a      	movs	r2, #10
 800651a:	f8d7 1088 	ldr.w	r1, [r7, #136]	; 0x88
 800651e:	f000 fe7f 	bl	8007220 <num2str>
					put_string(s);
 8006522:	f107 030c 	add.w	r3, r7, #12
 8006526:	4618      	mov	r0, r3
 8006528:	f7ff fef6 	bl	8006318 <put_string>
					break;
 800652c:	e0d5      	b.n	80066da <term_printf+0x396>
				case 'o':
					ul = va_arg(ap, unsigned int);
 800652e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8006530:	1d1a      	adds	r2, r3, #4
 8006532:	64ba      	str	r2, [r7, #72]	; 0x48
 8006534:	681b      	ldr	r3, [r3, #0]
 8006536:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
					num2str(s, ul, 8, size, sp);
 800653a:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 800653e:	f107 000c 	add.w	r0, r7, #12
 8006542:	9300      	str	r3, [sp, #0]
 8006544:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8006548:	2208      	movs	r2, #8
 800654a:	f8d7 1088 	ldr.w	r1, [r7, #136]	; 0x88
 800654e:	f000 fe67 	bl	8007220 <num2str>
					put_string(s);
 8006552:	f107 030c 	add.w	r3, r7, #12
 8006556:	4618      	mov	r0, r3
 8006558:	f7ff fede 	bl	8006318 <put_string>
					break;
 800655c:	e0bd      	b.n	80066da <term_printf+0x396>
				case 'p':
					put_char('0');
 800655e:	2030      	movs	r0, #48	; 0x30
 8006560:	f7ff fea0 	bl	80062a4 <put_char>
					put_char('x');
 8006564:	2078      	movs	r0, #120	; 0x78
 8006566:	f7ff fe9d 	bl	80062a4 <put_char>
					ul = va_arg(ap, unsigned int);
 800656a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800656c:	1d1a      	adds	r2, r3, #4
 800656e:	64ba      	str	r2, [r7, #72]	; 0x48
 8006570:	681b      	ldr	r3, [r3, #0]
 8006572:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
					num2str(s, ul, 16, size, sp);
 8006576:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 800657a:	f107 000c 	add.w	r0, r7, #12
 800657e:	9300      	str	r3, [sp, #0]
 8006580:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8006584:	2210      	movs	r2, #16
 8006586:	f8d7 1088 	ldr.w	r1, [r7, #136]	; 0x88
 800658a:	f000 fe49 	bl	8007220 <num2str>
					put_string(s);
 800658e:	f107 030c 	add.w	r3, r7, #12
 8006592:	4618      	mov	r0, r3
 8006594:	f7ff fec0 	bl	8006318 <put_string>
					break;
 8006598:	e09f      	b.n	80066da <term_printf+0x396>
				case 'x':
					ul = va_arg(ap, unsigned int);
 800659a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800659c:	1d1a      	adds	r2, r3, #4
 800659e:	64ba      	str	r2, [r7, #72]	; 0x48
 80065a0:	681b      	ldr	r3, [r3, #0]
 80065a2:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
					num2str(s, ul, 16, size, sp);
 80065a6:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 80065aa:	f107 000c 	add.w	r0, r7, #12
 80065ae:	9300      	str	r3, [sp, #0]
 80065b0:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80065b4:	2210      	movs	r2, #16
 80065b6:	f8d7 1088 	ldr.w	r1, [r7, #136]	; 0x88
 80065ba:	f000 fe31 	bl	8007220 <num2str>
					put_string(s);
 80065be:	f107 030c 	add.w	r3, r7, #12
 80065c2:	4618      	mov	r0, r3
 80065c4:	f7ff fea8 	bl	8006318 <put_string>
					break;
 80065c8:	e087      	b.n	80066da <term_printf+0x396>
				case 'f':
					//if(first==0){ ull = va_arg(ap, long long unsigned int); first = 1;}
					ull = va_arg(ap, long long unsigned int);
 80065ca:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80065cc:	3307      	adds	r3, #7
 80065ce:	f023 0307 	bic.w	r3, r3, #7
 80065d2:	f103 0208 	add.w	r2, r3, #8
 80065d6:	64ba      	str	r2, [r7, #72]	; 0x48
 80065d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80065dc:	e9c7 231a 	strd	r2, r3, [r7, #104]	; 0x68
					tmp = ull >> 63;
 80065e0:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 80065e4:	f04f 0200 	mov.w	r2, #0
 80065e8:	f04f 0300 	mov.w	r3, #0
 80065ec:	0fca      	lsrs	r2, r1, #31
 80065ee:	2300      	movs	r3, #0
 80065f0:	e9c7 2318 	strd	r2, r3, [r7, #96]	; 0x60
					int sign = tmp & 0x1 ;
 80065f4:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80065f6:	f003 0301 	and.w	r3, r3, #1
 80065fa:	65fb      	str	r3, [r7, #92]	; 0x5c
					tmp = (ull & 0x000FFFFFFFFFFFFF) ;
 80065fc:	e9d7 231a 	ldrd	r2, r3, [r7, #104]	; 0x68
 8006600:	4692      	mov	sl, r2
 8006602:	f3c3 0b13 	ubfx	fp, r3, #0, #20
 8006606:	e9c7 ab18 	strd	sl, fp, [r7, #96]	; 0x60
					double mf = (double)tmp ;
 800660a:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	; 0x60
 800660e:	f7f9 ff23 	bl	8000458 <__aeabi_ul2d>
 8006612:	4602      	mov	r2, r0
 8006614:	460b      	mov	r3, r1
 8006616:	e9c7 2314 	strd	r2, r3, [r7, #80]	; 0x50
					mf = mf / pow(2.0,52.0);
 800661a:	f04f 0200 	mov.w	r2, #0
 800661e:	4b38      	ldr	r3, [pc, #224]	; (8006700 <term_printf+0x3bc>)
 8006620:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	; 0x50
 8006624:	f7fa f878 	bl	8000718 <__aeabi_ddiv>
 8006628:	4602      	mov	r2, r0
 800662a:	460b      	mov	r3, r1
 800662c:	e9c7 2314 	strd	r2, r3, [r7, #80]	; 0x50
					mf = mf + 1.0;
 8006630:	f04f 0200 	mov.w	r2, #0
 8006634:	4b33      	ldr	r3, [pc, #204]	; (8006704 <term_printf+0x3c0>)
 8006636:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	; 0x50
 800663a:	f7f9 fd8d 	bl	8000158 <__adddf3>
 800663e:	4602      	mov	r2, r0
 8006640:	460b      	mov	r3, r1
 8006642:	e9c7 2314 	strd	r2, r3, [r7, #80]	; 0x50
					tmp = ( ull & 0x7FF0000000000000 ) >> 52;
 8006646:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 800664a:	f04f 0200 	mov.w	r2, #0
 800664e:	f04f 0300 	mov.w	r3, #0
 8006652:	0d0a      	lsrs	r2, r1, #20
 8006654:	2300      	movs	r3, #0
 8006656:	f3c2 080a 	ubfx	r8, r2, #0, #11
 800665a:	f04f 0900 	mov.w	r9, #0
 800665e:	e9c7 8918 	strd	r8, r9, [r7, #96]	; 0x60
					tmp = tmp - 1023;
 8006662:	e9d7 2318 	ldrd	r2, r3, [r7, #96]	; 0x60
 8006666:	4928      	ldr	r1, [pc, #160]	; (8006708 <term_printf+0x3c4>)
 8006668:	1854      	adds	r4, r2, r1
 800666a:	f143 35ff 	adc.w	r5, r3, #4294967295	; 0xffffffff
 800666e:	e9c7 4518 	strd	r4, r5, [r7, #96]	; 0x60
					float f = mf*myPow(2.0,tmp);
 8006672:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8006674:	461a      	mov	r2, r3
 8006676:	f04f 0000 	mov.w	r0, #0
 800667a:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 800667e:	f000 ff55 	bl	800752c <myPow>
 8006682:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8006686:	f7f9 ff1d 	bl	80004c4 <__aeabi_dmul>
 800668a:	4602      	mov	r2, r0
 800668c:	460b      	mov	r3, r1
 800668e:	4610      	mov	r0, r2
 8006690:	4619      	mov	r1, r3
 8006692:	f7fa f929 	bl	80008e8 <__aeabi_d2f>
 8006696:	4603      	mov	r3, r0
 8006698:	64fb      	str	r3, [r7, #76]	; 0x4c
					if(sign==1){ put_char('-'); }
 800669a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800669c:	2b01      	cmp	r3, #1
 800669e:	d102      	bne.n	80066a6 <term_printf+0x362>
 80066a0:	202d      	movs	r0, #45	; 0x2d
 80066a2:	f7ff fdff 	bl	80062a4 <put_char>
					float2str((char*)s, f, 5);
 80066a6:	f107 030c 	add.w	r3, r7, #12
 80066aa:	2205      	movs	r2, #5
 80066ac:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 80066ae:	4618      	mov	r0, r3
 80066b0:	f000 fef4 	bl	800749c <float2str>
					put_string((char*)s);
 80066b4:	f107 030c 	add.w	r3, r7, #12
 80066b8:	4618      	mov	r0, r3
 80066ba:	f7ff fe2d 	bl	8006318 <put_string>
					break;
 80066be:	e00c      	b.n	80066da <term_printf+0x396>

				default:
					put_char(*fmt);
 80066c0:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 80066c4:	781b      	ldrb	r3, [r3, #0]
 80066c6:	4618      	mov	r0, r3
 80066c8:	f7ff fdec 	bl	80062a4 <put_char>
 80066cc:	e005      	b.n	80066da <term_printf+0x396>
			}
		} else put_char(*fmt);
 80066ce:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 80066d2:	781b      	ldrb	r3, [r3, #0]
 80066d4:	4618      	mov	r0, r3
 80066d6:	f7ff fde5 	bl	80062a4 <put_char>
		fmt++;
 80066da:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 80066de:	3301      	adds	r3, #1
 80066e0:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
	while (*fmt != '\0') {
 80066e4:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 80066e8:	781b      	ldrb	r3, [r3, #0]
 80066ea:	2b00      	cmp	r3, #0
 80066ec:	f47f ae35 	bne.w	800635a <term_printf+0x16>
	}
	va_end(ap);
}
 80066f0:	bf00      	nop
 80066f2:	bf00      	nop
 80066f4:	3790      	adds	r7, #144	; 0x90
 80066f6:	46bd      	mov	sp, r7
 80066f8:	e8bd 4fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80066fc:	b004      	add	sp, #16
 80066fe:	4770      	bx	lr
 8006700:	43300000 	.word	0x43300000
 8006704:	3ff00000 	.word	0x3ff00000
 8006708:	fffffc01 	.word	0xfffffc01

0800670c <dxl_rcv_cb>:
uint8_t 	size = 0;

uint8_t 	dxl_rcvBuf[BUF_SIZE];
//==================================================================
void dxl_rcv_cb(uint8_t car)
{
 800670c:	b480      	push	{r7}
 800670e:	b083      	sub	sp, #12
 8006710:	af00      	add	r7, sp, #0
 8006712:	4603      	mov	r3, r0
 8006714:	71fb      	strb	r3, [r7, #7]
		dxl_rcvBuf[(p_wr++)%BUF_SIZE] = car;
 8006716:	4b10      	ldr	r3, [pc, #64]	; (8006758 <dxl_rcv_cb+0x4c>)
 8006718:	781b      	ldrb	r3, [r3, #0]
 800671a:	1c5a      	adds	r2, r3, #1
 800671c:	b2d1      	uxtb	r1, r2
 800671e:	4a0e      	ldr	r2, [pc, #56]	; (8006758 <dxl_rcv_cb+0x4c>)
 8006720:	7011      	strb	r1, [r2, #0]
 8006722:	461a      	mov	r2, r3
 8006724:	4b0d      	ldr	r3, [pc, #52]	; (800675c <dxl_rcv_cb+0x50>)
 8006726:	fb83 1302 	smull	r1, r3, r3, r2
 800672a:	1159      	asrs	r1, r3, #5
 800672c:	17d3      	asrs	r3, r2, #31
 800672e:	1acb      	subs	r3, r1, r3
 8006730:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 8006734:	fb01 f303 	mul.w	r3, r1, r3
 8006738:	1ad3      	subs	r3, r2, r3
 800673a:	4909      	ldr	r1, [pc, #36]	; (8006760 <dxl_rcv_cb+0x54>)
 800673c:	79fa      	ldrb	r2, [r7, #7]
 800673e:	54ca      	strb	r2, [r1, r3]
		size++;
 8006740:	4b08      	ldr	r3, [pc, #32]	; (8006764 <dxl_rcv_cb+0x58>)
 8006742:	781b      	ldrb	r3, [r3, #0]
 8006744:	3301      	adds	r3, #1
 8006746:	b2da      	uxtb	r2, r3
 8006748:	4b06      	ldr	r3, [pc, #24]	; (8006764 <dxl_rcv_cb+0x58>)
 800674a:	701a      	strb	r2, [r3, #0]
}
 800674c:	bf00      	nop
 800674e:	370c      	adds	r7, #12
 8006750:	46bd      	mov	sp, r7
 8006752:	bc80      	pop	{r7}
 8006754:	4770      	bx	lr
 8006756:	bf00      	nop
 8006758:	200001b0 	.word	0x200001b0
 800675c:	10624dd3 	.word	0x10624dd3
 8006760:	2000040c 	.word	0x2000040c
 8006764:	200001b2 	.word	0x200001b2

08006768 <NVIC_SetPriority>:
{
 8006768:	b480      	push	{r7}
 800676a:	b083      	sub	sp, #12
 800676c:	af00      	add	r7, sp, #0
 800676e:	4603      	mov	r3, r0
 8006770:	6039      	str	r1, [r7, #0]
 8006772:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) < 0)
 8006774:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006778:	2b00      	cmp	r3, #0
 800677a:	da0b      	bge.n	8006794 <NVIC_SetPriority+0x2c>
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800677c:	683b      	ldr	r3, [r7, #0]
 800677e:	b2da      	uxtb	r2, r3
 8006780:	490c      	ldr	r1, [pc, #48]	; (80067b4 <NVIC_SetPriority+0x4c>)
 8006782:	79fb      	ldrb	r3, [r7, #7]
 8006784:	f003 030f 	and.w	r3, r3, #15
 8006788:	3b04      	subs	r3, #4
 800678a:	0112      	lsls	r2, r2, #4
 800678c:	b2d2      	uxtb	r2, r2
 800678e:	440b      	add	r3, r1
 8006790:	761a      	strb	r2, [r3, #24]
}
 8006792:	e009      	b.n	80067a8 <NVIC_SetPriority+0x40>
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006794:	683b      	ldr	r3, [r7, #0]
 8006796:	b2da      	uxtb	r2, r3
 8006798:	4907      	ldr	r1, [pc, #28]	; (80067b8 <NVIC_SetPriority+0x50>)
 800679a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800679e:	0112      	lsls	r2, r2, #4
 80067a0:	b2d2      	uxtb	r2, r2
 80067a2:	440b      	add	r3, r1
 80067a4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 80067a8:	bf00      	nop
 80067aa:	370c      	adds	r7, #12
 80067ac:	46bd      	mov	sp, r7
 80067ae:	bc80      	pop	{r7}
 80067b0:	4770      	bx	lr
 80067b2:	bf00      	nop
 80067b4:	e000ed00 	.word	0xe000ed00
 80067b8:	e000e100 	.word	0xe000e100

080067bc <NVIC_SystemReset>:
{
 80067bc:	b480      	push	{r7}
 80067be:	af00      	add	r7, sp, #0
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__attribute__((always_inline)) __STATIC_INLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 80067c0:	f3bf 8f4f 	dsb	sy
}
 80067c4:	bf00      	nop
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 80067c6:	4b07      	ldr	r3, [pc, #28]	; (80067e4 <NVIC_SystemReset+0x28>)
 80067c8:	68db      	ldr	r3, [r3, #12]
 80067ca:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 80067ce:	4905      	ldr	r1, [pc, #20]	; (80067e4 <NVIC_SystemReset+0x28>)
 80067d0:	4b05      	ldr	r3, [pc, #20]	; (80067e8 <NVIC_SystemReset+0x2c>)
 80067d2:	4313      	orrs	r3, r2
 80067d4:	60cb      	str	r3, [r1, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 80067d6:	f3bf 8f4f 	dsb	sy
}
 80067da:	bf00      	nop
  __ASM volatile ("nop");
 80067dc:	bf00      	nop
}
 80067de:	bf00      	nop
    __NOP();
 80067e0:	e7fc      	b.n	80067dc <NVIC_SystemReset+0x20>
 80067e2:	bf00      	nop
 80067e4:	e000ed00 	.word	0xe000ed00
 80067e8:	05fa0004 	.word	0x05fa0004

080067ec <SysTick_Config>:
{
 80067ec:	b580      	push	{r7, lr}
 80067ee:	b082      	sub	sp, #8
 80067f0:	af00      	add	r7, sp, #0
 80067f2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80067f4:	687b      	ldr	r3, [r7, #4]
 80067f6:	3b01      	subs	r3, #1
 80067f8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80067fc:	d301      	bcc.n	8006802 <SysTick_Config+0x16>
    return (1UL);                                                   /* Reload value impossible */
 80067fe:	2301      	movs	r3, #1
 8006800:	e00f      	b.n	8006822 <SysTick_Config+0x36>
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8006802:	4a0a      	ldr	r2, [pc, #40]	; (800682c <SysTick_Config+0x40>)
 8006804:	687b      	ldr	r3, [r7, #4]
 8006806:	3b01      	subs	r3, #1
 8006808:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800680a:	210f      	movs	r1, #15
 800680c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8006810:	f7ff ffaa 	bl	8006768 <NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8006814:	4b05      	ldr	r3, [pc, #20]	; (800682c <SysTick_Config+0x40>)
 8006816:	2200      	movs	r2, #0
 8006818:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800681a:	4b04      	ldr	r3, [pc, #16]	; (800682c <SysTick_Config+0x40>)
 800681c:	2207      	movs	r2, #7
 800681e:	601a      	str	r2, [r3, #0]
  return (0UL);                                                     /* Function successful */
 8006820:	2300      	movs	r3, #0
}
 8006822:	4618      	mov	r0, r3
 8006824:	3708      	adds	r7, #8
 8006826:	46bd      	mov	sp, r7
 8006828:	bd80      	pop	{r7, pc}
 800682a:	bf00      	nop
 800682c:	e000e010 	.word	0xe000e010

08006830 <main>:

//====================================================================
// >>>>>>>>>>>>>>>>>>>>>>>>>> MAIN <<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<<
//====================================================================
int main(void)
{
 8006830:	b580      	push	{r7, lr}
 8006832:	b082      	sub	sp, #8
 8006834:	af00      	add	r7, sp, #0
	HAL_Init();
 8006836:	f7fa fb2b 	bl	8000e90 <HAL_Init>
	systemClock_Config();
 800683a:	f000 fc7f 	bl	800713c <systemClock_Config>
    SysTick_Config(HAL_RCC_GetHCLKFreq() / 1000); //SysTick end of count event each 1ms
 800683e:	f7fe fa83 	bl	8004d48 <HAL_RCC_GetHCLKFreq>
 8006842:	4603      	mov	r3, r0
 8006844:	4a22      	ldr	r2, [pc, #136]	; (80068d0 <main+0xa0>)
 8006846:	fba2 2303 	umull	r2, r3, r2, r3
 800684a:	099b      	lsrs	r3, r3, #6
 800684c:	4618      	mov	r0, r3
 800684e:	f7ff ffcd 	bl	80067ec <SysTick_Config>
	uart2_Init();
 8006852:	f7ff fccf 	bl	80061f4 <uart2_Init>
	uart3_Init();
 8006856:	f7ff fcf9 	bl	800624c <uart3_Init>
	i2c1_Init();
 800685a:	f7ff fadd 	bl	8005e18 <i2c1_Init>

#if DYN_ANEMO_PRESS
    anemo_Timer1Init();
#endif

	HAL_Delay(1000); // Wait
 800685e:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8006862:	f7fa fb77 	bl	8000f54 <HAL_Delay>

#if VL6180X
    VL6180x_Init();
 8006866:	f000 f883 	bl	8006970 <VL6180x_Init>
	response =  mpu9250_WhoAmI();
	//term_printf("%d",response);
#endif


    can_Init();
 800686a:	f7ff f8cf 	bl	8005a0c <can_Init>
    can_SetFreq(CAN_BAUDRATE); // CAN BAUDRATE : 500 MHz -- cf Inc/config.h
 800686e:	4819      	ldr	r0, [pc, #100]	; (80068d4 <main+0xa4>)
 8006870:	f7ff f90c 	bl	8005a8c <can_SetFreq>
#if USE_FILTER
    can_Filter_list((ID_1<<21)|(ID_2<<5) , (ID_3<<21)|(ID_4<<5) , CANStandard, 0); // Accept until 4 Standard IDs
 8006874:	2300      	movs	r3, #0
 8006876:	2200      	movs	r2, #0
 8006878:	4917      	ldr	r1, [pc, #92]	; (80068d8 <main+0xa8>)
 800687a:	4818      	ldr	r0, [pc, #96]	; (80068dc <main+0xac>)
 800687c:	f7ff fa4a 	bl	8005d14 <can_Filter_list>
#else
    can_Filter_disable(); // Accept everybody
#endif
    can_IrqInit();
 8006880:	f7ff f984 	bl	8005b8c <can_IrqInit>
    can_IrqSet(&can_callback);
 8006884:	4816      	ldr	r0, [pc, #88]	; (80068e0 <main+0xb0>)
 8006886:	f7ff f98b 	bl	8005ba0 <can_IrqSet>

    txMsg.id=0x55;
 800688a:	4b16      	ldr	r3, [pc, #88]	; (80068e4 <main+0xb4>)
 800688c:	2255      	movs	r2, #85	; 0x55
 800688e:	601a      	str	r2, [r3, #0]
    txMsg.data[0]=1;
 8006890:	4b14      	ldr	r3, [pc, #80]	; (80068e4 <main+0xb4>)
 8006892:	2201      	movs	r2, #1
 8006894:	711a      	strb	r2, [r3, #4]
    txMsg.data[1]=2;
 8006896:	4b13      	ldr	r3, [pc, #76]	; (80068e4 <main+0xb4>)
 8006898:	2202      	movs	r2, #2
 800689a:	715a      	strb	r2, [r3, #5]
    txMsg.len=2;
 800689c:	4b11      	ldr	r3, [pc, #68]	; (80068e4 <main+0xb4>)
 800689e:	2202      	movs	r2, #2
 80068a0:	731a      	strb	r2, [r3, #12]
    txMsg.format=CANStandard;
 80068a2:	4b10      	ldr	r3, [pc, #64]	; (80068e4 <main+0xb4>)
 80068a4:	2200      	movs	r2, #0
 80068a6:	735a      	strb	r2, [r3, #13]
    txMsg.type=CANData;
 80068a8:	4b0e      	ldr	r3, [pc, #56]	; (80068e4 <main+0xb4>)
 80068aa:	2200      	movs	r2, #0
 80068ac:	739a      	strb	r2, [r3, #14]

    can_Write(txMsg);
 80068ae:	4b0d      	ldr	r3, [pc, #52]	; (80068e4 <main+0xb4>)
 80068b0:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80068b2:	f7ff f983 	bl	8005bbc <can_Write>
    HAL_Delay(5000);
    dxl_setGoalVelocity(1, 0);
#endif


    float val = -2.45;
 80068b6:	4b0c      	ldr	r3, [pc, #48]	; (80068e8 <main+0xb8>)
 80068b8:	607b      	str	r3, [r7, #4]
    term_printf("%f", val);
 80068ba:	6878      	ldr	r0, [r7, #4]
 80068bc:	f7f9 fdaa 	bl	8000414 <__aeabi_f2d>
 80068c0:	4602      	mov	r2, r0
 80068c2:	460b      	mov	r3, r1
 80068c4:	4809      	ldr	r0, [pc, #36]	; (80068ec <main+0xbc>)
 80068c6:	f7ff fd3d 	bl	8006344 <term_printf>
#if DYN_ANEMO_PRESS

#endif

#if VL6180X
    VL6180x_Step();
 80068ca:	f000 f8a5 	bl	8006a18 <VL6180x_Step>
 80068ce:	e7fc      	b.n	80068ca <main+0x9a>
 80068d0:	10624dd3 	.word	0x10624dd3
 80068d4:	0007a120 	.word	0x0007a120
 80068d8:	00600080 	.word	0x00600080
 80068dc:	00200040 	.word	0x00200040
 80068e0:	080068f1 	.word	0x080068f1
 80068e4:	20000618 	.word	0x20000618
 80068e8:	c01ccccd 	.word	0xc01ccccd
 80068ec:	0800aedc 	.word	0x0800aedc

080068f0 <can_callback>:
//====================================================================
//			CAN CALLBACK RECEPT
//====================================================================

void can_callback(void)
{
 80068f0:	b580      	push	{r7, lr}
 80068f2:	b086      	sub	sp, #24
 80068f4:	af00      	add	r7, sp, #0
	CAN_Message msg_rcv;
	int i=0;
 80068f6:	2300      	movs	r3, #0
 80068f8:	617b      	str	r3, [r7, #20]

	can_Read(&msg_rcv);
 80068fa:	1d3b      	adds	r3, r7, #4
 80068fc:	4618      	mov	r0, r3
 80068fe:	f7ff f9b5 	bl	8005c6c <can_Read>
	txMsg.id=0x55;			// Identifiant du message à envoyer
 8006902:	4b15      	ldr	r3, [pc, #84]	; (8006958 <can_callback+0x68>)
 8006904:	2255      	movs	r2, #85	; 0x55
 8006906:	601a      	str	r2, [r3, #0]

	for(i=0;i<8;i++)
 8006908:	2300      	movs	r3, #0
 800690a:	617b      	str	r3, [r7, #20]
 800690c:	e00f      	b.n	800692e <can_callback+0x3e>
	{
	txMsg.data[i]=msg_rcv.data[i]+1;
 800690e:	f107 0208 	add.w	r2, r7, #8
 8006912:	697b      	ldr	r3, [r7, #20]
 8006914:	4413      	add	r3, r2
 8006916:	781b      	ldrb	r3, [r3, #0]
 8006918:	3301      	adds	r3, #1
 800691a:	b2d9      	uxtb	r1, r3
 800691c:	4a0e      	ldr	r2, [pc, #56]	; (8006958 <can_callback+0x68>)
 800691e:	697b      	ldr	r3, [r7, #20]
 8006920:	4413      	add	r3, r2
 8006922:	3304      	adds	r3, #4
 8006924:	460a      	mov	r2, r1
 8006926:	701a      	strb	r2, [r3, #0]
	for(i=0;i<8;i++)
 8006928:	697b      	ldr	r3, [r7, #20]
 800692a:	3301      	adds	r3, #1
 800692c:	617b      	str	r3, [r7, #20]
 800692e:	697b      	ldr	r3, [r7, #20]
 8006930:	2b07      	cmp	r3, #7
 8006932:	ddec      	ble.n	800690e <can_callback+0x1e>
	}
	txMsg.len=8;			// Nombre d'octets à envoyer
 8006934:	4b08      	ldr	r3, [pc, #32]	; (8006958 <can_callback+0x68>)
 8006936:	2208      	movs	r2, #8
 8006938:	731a      	strb	r2, [r3, #12]
	txMsg.format=CANStandard;
 800693a:	4b07      	ldr	r3, [pc, #28]	; (8006958 <can_callback+0x68>)
 800693c:	2200      	movs	r2, #0
 800693e:	735a      	strb	r2, [r3, #13]
	txMsg.type=CANData;
 8006940:	4b05      	ldr	r3, [pc, #20]	; (8006958 <can_callback+0x68>)
 8006942:	2200      	movs	r2, #0
 8006944:	739a      	strb	r2, [r3, #14]

	can_Write(txMsg);
 8006946:	4b04      	ldr	r3, [pc, #16]	; (8006958 <can_callback+0x68>)
 8006948:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800694a:	f7ff f937 	bl	8005bbc <can_Write>
}
 800694e:	bf00      	nop
 8006950:	3718      	adds	r7, #24
 8006952:	46bd      	mov	sp, r7
 8006954:	bd80      	pop	{r7, pc}
 8006956:	bf00      	nop
 8006958:	20000618 	.word	0x20000618

0800695c <HAL_TIM_PeriodElapsedCallback>:
//====================================================================
//			TIMER CALLBACK PERIOD
//====================================================================

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800695c:	b480      	push	{r7}
 800695e:	b083      	sub	sp, #12
 8006960:	af00      	add	r7, sp, #0
 8006962:	6078      	str	r0, [r7, #4]
	//term_printf("from timer interrupt\n\r");
}
 8006964:	bf00      	nop
 8006966:	370c      	adds	r7, #12
 8006968:	46bd      	mov	sp, r7
 800696a:	bc80      	pop	{r7}
 800696c:	4770      	bx	lr
	...

08006970 <VL6180x_Init>:
//====================================================================

#if VL6180X
void VL6180x_Init(void)
{
 8006970:	b580      	push	{r7, lr}
 8006972:	b082      	sub	sp, #8
 8006974:	af00      	add	r7, sp, #0
	uint8_t id;
	State.mode = 1;
 8006976:	4b25      	ldr	r3, [pc, #148]	; (8006a0c <VL6180x_Init+0x9c>)
 8006978:	2201      	movs	r2, #1
 800697a:	705a      	strb	r2, [r3, #1]

    XNUCLEO6180XA1_Init();
 800697c:	f003 fc1c 	bl	800a1b8 <XNUCLEO6180XA1_Init>
    HAL_Delay(500); // Wait
 8006980:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8006984:	f7fa fae6 	bl	8000f54 <HAL_Delay>
    // RESET
    XNUCLEO6180XA1_Reset(0);
 8006988:	2000      	movs	r0, #0
 800698a:	f003 fc71 	bl	800a270 <XNUCLEO6180XA1_Reset>
    HAL_Delay(10);
 800698e:	200a      	movs	r0, #10
 8006990:	f7fa fae0 	bl	8000f54 <HAL_Delay>
    XNUCLEO6180XA1_Reset(1);
 8006994:	2001      	movs	r0, #1
 8006996:	f003 fc6b 	bl	800a270 <XNUCLEO6180XA1_Reset>
    HAL_Delay(1);
 800699a:	2001      	movs	r0, #1
 800699c:	f7fa fada 	bl	8000f54 <HAL_Delay>

    HAL_Delay(10);
 80069a0:	200a      	movs	r0, #10
 80069a2:	f7fa fad7 	bl	8000f54 <HAL_Delay>
    VL6180x_WaitDeviceBooted(theVL6180xDev);
 80069a6:	2052      	movs	r0, #82	; 0x52
 80069a8:	f000 fe49 	bl	800763e <VL6180x_WaitDeviceBooted>
    id=VL6180x_Identification(theVL6180xDev);
 80069ac:	2052      	movs	r0, #82	; 0x52
 80069ae:	f000 fe5e 	bl	800766e <VL6180x_Identification>
 80069b2:	4603      	mov	r3, r0
 80069b4:	71fb      	strb	r3, [r7, #7]
    term_printf("id=%d, should be 180 (0xB4) \n\r", id);
 80069b6:	79fb      	ldrb	r3, [r7, #7]
 80069b8:	4619      	mov	r1, r3
 80069ba:	4815      	ldr	r0, [pc, #84]	; (8006a10 <VL6180x_Init+0xa0>)
 80069bc:	f7ff fcc2 	bl	8006344 <term_printf>
    VL6180x_InitData(theVL6180xDev);
 80069c0:	2052      	movs	r0, #82	; 0x52
 80069c2:	f000 fe65 	bl	8007690 <VL6180x_InitData>

    State.InitScale=VL6180x_UpscaleGetScaling(theVL6180xDev);
 80069c6:	2052      	movs	r0, #82	; 0x52
 80069c8:	f001 fcea 	bl	80083a0 <VL6180x_UpscaleGetScaling>
 80069cc:	4603      	mov	r3, r0
 80069ce:	b2da      	uxtb	r2, r3
 80069d0:	4b0e      	ldr	r3, [pc, #56]	; (8006a0c <VL6180x_Init+0x9c>)
 80069d2:	70da      	strb	r2, [r3, #3]
    State.FilterEn=VL6180x_FilterGetState(theVL6180xDev);
 80069d4:	2052      	movs	r0, #82	; 0x52
 80069d6:	f001 fa93 	bl	8007f00 <VL6180x_FilterGetState>
 80069da:	4603      	mov	r3, r0
 80069dc:	01db      	lsls	r3, r3, #7
 80069de:	b25b      	sxtb	r3, r3
 80069e0:	11db      	asrs	r3, r3, #7
 80069e2:	b259      	sxtb	r1, r3
 80069e4:	4a09      	ldr	r2, [pc, #36]	; (8006a0c <VL6180x_Init+0x9c>)
 80069e6:	7813      	ldrb	r3, [r2, #0]
 80069e8:	f361 0382 	bfi	r3, r1, #2, #1
 80069ec:	7013      	strb	r3, [r2, #0]

     // Enable Dmax calculation only if value is displayed (to save computation power)
    VL6180x_DMaxSetState(theVL6180xDev, DMaxDispTime>0);
 80069ee:	2100      	movs	r1, #0
 80069f0:	2052      	movs	r0, #82	; 0x52
 80069f2:	f002 fd05 	bl	8009400 <VL6180x_DMaxSetState>

    switch_state=-1 ; // force what read from switch to set new working mode
 80069f6:	4b07      	ldr	r3, [pc, #28]	; (8006a14 <VL6180x_Init+0xa4>)
 80069f8:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80069fc:	601a      	str	r2, [r3, #0]
    State.mode = AlrmStart;
 80069fe:	4b03      	ldr	r3, [pc, #12]	; (8006a0c <VL6180x_Init+0x9c>)
 8006a00:	2205      	movs	r2, #5
 8006a02:	705a      	strb	r2, [r3, #1]
}
 8006a04:	bf00      	nop
 8006a06:	3708      	adds	r7, #8
 8006a08:	46bd      	mov	sp, r7
 8006a0a:	bd80      	pop	{r7, pc}
 8006a0c:	20000240 	.word	0x20000240
 8006a10:	0800aee0 	.word	0x0800aee0
 8006a14:	20000008 	.word	0x20000008

08006a18 <VL6180x_Step>:
//====================================================================
void VL6180x_Step(void)
{
 8006a18:	b580      	push	{r7, lr}
 8006a1a:	af00      	add	r7, sp, #0
    DISP_ExecLoopBody();
 8006a1c:	f002 fea4 	bl	8009768 <DISP_ExecLoopBody>

    new_switch_state = XNUCLEO6180XA1_GetSwitch();
 8006a20:	f003 fc32 	bl	800a288 <XNUCLEO6180XA1_GetSwitch>
 8006a24:	4603      	mov	r3, r0
 8006a26:	4a4a      	ldr	r2, [pc, #296]	; (8006b50 <VL6180x_Step+0x138>)
 8006a28:	6013      	str	r3, [r2, #0]
    if (new_switch_state != switch_state) {
 8006a2a:	4b49      	ldr	r3, [pc, #292]	; (8006b50 <VL6180x_Step+0x138>)
 8006a2c:	681a      	ldr	r2, [r3, #0]
 8006a2e:	4b49      	ldr	r3, [pc, #292]	; (8006b54 <VL6180x_Step+0x13c>)
 8006a30:	681b      	ldr	r3, [r3, #0]
 8006a32:	429a      	cmp	r2, r3
 8006a34:	d030      	beq.n	8006a98 <VL6180x_Step+0x80>
        switch_state=new_switch_state;
 8006a36:	4b46      	ldr	r3, [pc, #280]	; (8006b50 <VL6180x_Step+0x138>)
 8006a38:	681b      	ldr	r3, [r3, #0]
 8006a3a:	4a46      	ldr	r2, [pc, #280]	; (8006b54 <VL6180x_Step+0x13c>)
 8006a3c:	6013      	str	r3, [r2, #0]
        status = VL6180x_Prepare(theVL6180xDev);
 8006a3e:	2052      	movs	r0, #82	; 0x52
 8006a40:	f000 ff58 	bl	80078f4 <VL6180x_Prepare>
 8006a44:	4603      	mov	r3, r0
 8006a46:	4a44      	ldr	r2, [pc, #272]	; (8006b58 <VL6180x_Step+0x140>)
 8006a48:	6013      	str	r3, [r2, #0]
        // Increase convergence time to the max (this is because proximity config of API is used)
        VL6180x_RangeSetMaxConvergenceTime(theVL6180xDev, 63);
 8006a4a:	213f      	movs	r1, #63	; 0x3f
 8006a4c:	2052      	movs	r0, #82	; 0x52
 8006a4e:	f001 fd7f 	bl	8008550 <VL6180x_RangeSetMaxConvergenceTime>
        if (status) {
 8006a52:	4b41      	ldr	r3, [pc, #260]	; (8006b58 <VL6180x_Step+0x140>)
 8006a54:	681b      	ldr	r3, [r3, #0]
 8006a56:	2b00      	cmp	r3, #0
 8006a58:	d003      	beq.n	8006a62 <VL6180x_Step+0x4a>
            AbortErr("ErIn");
 8006a5a:	4840      	ldr	r0, [pc, #256]	; (8006b5c <VL6180x_Step+0x144>)
 8006a5c:	f002 ff42 	bl	80098e4 <AbortErr>
 8006a60:	e01a      	b.n	8006a98 <VL6180x_Step+0x80>
        }
        else{
            if (switch_state == SWITCH_VAL_RANGING) {
 8006a62:	4b3c      	ldr	r3, [pc, #240]	; (8006b54 <VL6180x_Step+0x13c>)
 8006a64:	681b      	ldr	r3, [r3, #0]
 8006a66:	2b00      	cmp	r3, #0
 8006a68:	d111      	bne.n	8006a8e <VL6180x_Step+0x76>
                VL6180x_SetupGPIO1(theVL6180xDev, GPIOx_SELECT_GPIO_INTERRUPT_OUTPUT, INTR_POL_HIGH);
 8006a6a:	2201      	movs	r2, #1
 8006a6c:	2108      	movs	r1, #8
 8006a6e:	2052      	movs	r0, #82	; 0x52
 8006a70:	f001 fd1e 	bl	80084b0 <VL6180x_SetupGPIO1>
                VL6180x_ClearAllInterrupt(theVL6180xDev);
 8006a74:	2107      	movs	r1, #7
 8006a76:	2052      	movs	r0, #82	; 0x52
 8006a78:	f001 fb07 	bl	800808a <VL6180x_ClearInterrupt>
                State.ScaleSwapCnt=0;
 8006a7c:	4b38      	ldr	r3, [pc, #224]	; (8006b60 <VL6180x_Step+0x148>)
 8006a7e:	2200      	movs	r2, #0
 8006a80:	709a      	strb	r2, [r3, #2]
                DoScalingSwap( State.InitScale);
 8006a82:	4b37      	ldr	r3, [pc, #220]	; (8006b60 <VL6180x_Step+0x148>)
 8006a84:	78db      	ldrb	r3, [r3, #3]
 8006a86:	4618      	mov	r0, r3
 8006a88:	f002 ffc6 	bl	8009a18 <DoScalingSwap>
 8006a8c:	e004      	b.n	8006a98 <VL6180x_Step+0x80>
            } else {
                 State.mode = RunAlsPoll;
 8006a8e:	4b34      	ldr	r3, [pc, #208]	; (8006b60 <VL6180x_Step+0x148>)
 8006a90:	2201      	movs	r2, #1
 8006a92:	705a      	strb	r2, [r3, #1]
                 InitAlsMode();
 8006a94:	f002 ffb0 	bl	80099f8 <InitAlsMode>
            }
        }
    }

    switch (State.mode) {
 8006a98:	4b31      	ldr	r3, [pc, #196]	; (8006b60 <VL6180x_Step+0x148>)
 8006a9a:	785b      	ldrb	r3, [r3, #1]
 8006a9c:	2b07      	cmp	r3, #7
 8006a9e:	d846      	bhi.n	8006b2e <VL6180x_Step+0x116>
 8006aa0:	a201      	add	r2, pc, #4	; (adr r2, 8006aa8 <VL6180x_Step+0x90>)
 8006aa2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006aa6:	bf00      	nop
 8006aa8:	08006ac9 	.word	0x08006ac9
 8006aac:	08006acf 	.word	0x08006acf
 8006ab0:	08006ad5 	.word	0x08006ad5
 8006ab4:	08006b09 	.word	0x08006b09
 8006ab8:	08006b2f 	.word	0x08006b2f
 8006abc:	08006ae5 	.word	0x08006ae5
 8006ac0:	08006aeb 	.word	0x08006aeb
 8006ac4:	08006af1 	.word	0x08006af1
    case RunRangePoll:
        RangeState();
 8006ac8:	f003 f9e6 	bl	8009e98 <RangeState>
        break;
 8006acc:	e03d      	b.n	8006b4a <VL6180x_Step+0x132>

    case RunAlsPoll:
        AlsState();
 8006ace:	f002 ff17 	bl	8009900 <AlsState>
        break;
 8006ad2:	e03a      	b.n	8006b4a <VL6180x_Step+0x132>

    case InitErr:
        TimeStarted = g_TickCnt;
 8006ad4:	4b23      	ldr	r3, [pc, #140]	; (8006b64 <VL6180x_Step+0x14c>)
 8006ad6:	681b      	ldr	r3, [r3, #0]
 8006ad8:	4a23      	ldr	r2, [pc, #140]	; (8006b68 <VL6180x_Step+0x150>)
 8006ada:	6013      	str	r3, [r2, #0]
        State.mode = WaitForReset;
 8006adc:	4b20      	ldr	r3, [pc, #128]	; (8006b60 <VL6180x_Step+0x148>)
 8006ade:	2204      	movs	r2, #4
 8006ae0:	705a      	strb	r2, [r3, #1]
        break;
 8006ae2:	e032      	b.n	8006b4a <VL6180x_Step+0x132>

    case AlrmStart:
       GoToAlaramState();
 8006ae4:	f003 f9d2 	bl	8009e8c <GoToAlaramState>
       break;
 8006ae8:	e02f      	b.n	8006b4a <VL6180x_Step+0x132>

    case AlrmRun:
        AlarmState();
 8006aea:	f003 f909 	bl	8009d00 <AlarmState>
        break;
 8006aee:	e02c      	b.n	8006b4a <VL6180x_Step+0x132>

    case FromSwitch:
        // force reading swicth as re-init selected mode
        switch_state=!XNUCLEO6180XA1_GetSwitch();
 8006af0:	f003 fbca 	bl	800a288 <XNUCLEO6180XA1_GetSwitch>
 8006af4:	4603      	mov	r3, r0
 8006af6:	2b00      	cmp	r3, #0
 8006af8:	bf0c      	ite	eq
 8006afa:	2301      	moveq	r3, #1
 8006afc:	2300      	movne	r3, #0
 8006afe:	b2db      	uxtb	r3, r3
 8006b00:	461a      	mov	r2, r3
 8006b02:	4b14      	ldr	r3, [pc, #80]	; (8006b54 <VL6180x_Step+0x13c>)
 8006b04:	601a      	str	r2, [r3, #0]
        break;
 8006b06:	e020      	b.n	8006b4a <VL6180x_Step+0x132>

    case ScaleSwap:

        if (g_TickCnt - TimeStarted >= ScaleDispTime) {
 8006b08:	4b16      	ldr	r3, [pc, #88]	; (8006b64 <VL6180x_Step+0x14c>)
 8006b0a:	681a      	ldr	r2, [r3, #0]
 8006b0c:	4b16      	ldr	r3, [pc, #88]	; (8006b68 <VL6180x_Step+0x150>)
 8006b0e:	681b      	ldr	r3, [r3, #0]
 8006b10:	1ad3      	subs	r3, r2, r3
 8006b12:	f5b3 7f48 	cmp.w	r3, #800	; 0x320
 8006b16:	d307      	bcc.n	8006b28 <VL6180x_Step+0x110>
            State.mode = RunRangePoll;
 8006b18:	4b11      	ldr	r3, [pc, #68]	; (8006b60 <VL6180x_Step+0x148>)
 8006b1a:	2200      	movs	r2, #0
 8006b1c:	705a      	strb	r2, [r3, #1]
            TimeStarted=g_TickCnt; /* reset as used for --- to er display */
 8006b1e:	4b11      	ldr	r3, [pc, #68]	; (8006b64 <VL6180x_Step+0x14c>)
 8006b20:	681b      	ldr	r3, [r3, #0]
 8006b22:	4a11      	ldr	r2, [pc, #68]	; (8006b68 <VL6180x_Step+0x150>)
 8006b24:	6013      	str	r3, [r2, #0]
        }
        else
        {
        	DISP_ExecLoopBody();
        }
        break;
 8006b26:	e010      	b.n	8006b4a <VL6180x_Step+0x132>
        	DISP_ExecLoopBody();
 8006b28:	f002 fe1e 	bl	8009768 <DISP_ExecLoopBody>
        break;
 8006b2c:	e00d      	b.n	8006b4a <VL6180x_Step+0x132>

    default: {
    	 DISP_ExecLoopBody();
 8006b2e:	f002 fe1b 	bl	8009768 <DISP_ExecLoopBody>
          if (g_TickCnt - TimeStarted >= 5000) {
 8006b32:	4b0c      	ldr	r3, [pc, #48]	; (8006b64 <VL6180x_Step+0x14c>)
 8006b34:	681a      	ldr	r2, [r3, #0]
 8006b36:	4b0c      	ldr	r3, [pc, #48]	; (8006b68 <VL6180x_Step+0x150>)
 8006b38:	681b      	ldr	r3, [r3, #0]
 8006b3a:	1ad3      	subs	r3, r2, r3
 8006b3c:	f241 3287 	movw	r2, #4999	; 0x1387
 8006b40:	4293      	cmp	r3, r2
 8006b42:	d902      	bls.n	8006b4a <VL6180x_Step+0x132>
              NVIC_SystemReset();
 8006b44:	f7ff fe3a 	bl	80067bc <NVIC_SystemReset>
          }
    }
    }
}
 8006b48:	e7ff      	b.n	8006b4a <VL6180x_Step+0x132>
 8006b4a:	bf00      	nop
 8006b4c:	bd80      	pop	{r7, pc}
 8006b4e:	bf00      	nop
 8006b50:	20000614 	.word	0x20000614
 8006b54:	20000008 	.word	0x20000008
 8006b58:	2000062c 	.word	0x2000062c
 8006b5c:	0800af00 	.word	0x0800af00
 8006b60:	20000240 	.word	0x20000240
 8006b64:	200001f4 	.word	0x200001f4
 8006b68:	20000248 	.word	0x20000248

08006b6c <HAL_MspInit>:
void HAL_UARTDXLMspInit(void);
void HAL_GPIO_PA10_MspInit(void);

//===================================================================
void HAL_MspInit(void)
{
 8006b6c:	b580      	push	{r7, lr}
 8006b6e:	af00      	add	r7, sp, #0
	HAL_UARTCOM_MspInit();
 8006b70:	f000 f812 	bl	8006b98 <HAL_UARTCOM_MspInit>

	HAL_CANBUS_MspInit();
 8006b74:	f000 f88a 	bl	8006c8c <HAL_CANBUS_MspInit>
	//HAL_spi_MspInit();
	HAL_timer1_MspInit();
 8006b78:	f000 f8ee 	bl	8006d58 <HAL_timer1_MspInit>
	HAL_tickTimer_MspInit();
 8006b7c:	f000 f92e 	bl	8006ddc <HAL_tickTimer_MspInit>
	HAL_pushButton_MspInit();
 8006b80:	f000 f9ca 	bl	8006f18 <HAL_pushButton_MspInit>
	HAL_vl6180x_GPIO1_MspInit();
 8006b84:	f000 f9ec 	bl	8006f60 <HAL_vl6180x_GPIO1_MspInit>
	HAL_i2c1_MspInit();
 8006b88:	f000 f946 	bl	8006e18 <HAL_i2c1_MspInit>
	HAL_UARTDXLMspInit();
 8006b8c:	f000 f840 	bl	8006c10 <HAL_UARTDXLMspInit>
	HAL_GPIO_PA10_MspInit();
 8006b90:	f000 fa14 	bl	8006fbc <HAL_GPIO_PA10_MspInit>
}
 8006b94:	bf00      	nop
 8006b96:	bd80      	pop	{r7, pc}

08006b98 <HAL_UARTCOM_MspInit>:
// TX --> PA2
// RX --> PA3
//===================================================================

void HAL_UARTCOM_MspInit(void)
{
 8006b98:	b580      	push	{r7, lr}
 8006b9a:	b086      	sub	sp, #24
 8006b9c:	af00      	add	r7, sp, #0
	  GPIO_InitTypeDef  GPIO_InitStruct;
	  __HAL_RCC_GPIOA_CLK_ENABLE();
 8006b9e:	4b1a      	ldr	r3, [pc, #104]	; (8006c08 <HAL_UARTCOM_MspInit+0x70>)
 8006ba0:	699b      	ldr	r3, [r3, #24]
 8006ba2:	4a19      	ldr	r2, [pc, #100]	; (8006c08 <HAL_UARTCOM_MspInit+0x70>)
 8006ba4:	f043 0304 	orr.w	r3, r3, #4
 8006ba8:	6193      	str	r3, [r2, #24]
 8006baa:	4b17      	ldr	r3, [pc, #92]	; (8006c08 <HAL_UARTCOM_MspInit+0x70>)
 8006bac:	699b      	ldr	r3, [r3, #24]
 8006bae:	f003 0304 	and.w	r3, r3, #4
 8006bb2:	607b      	str	r3, [r7, #4]
 8006bb4:	687b      	ldr	r3, [r7, #4]
	  __HAL_RCC_USART2_CLK_ENABLE();
 8006bb6:	4b14      	ldr	r3, [pc, #80]	; (8006c08 <HAL_UARTCOM_MspInit+0x70>)
 8006bb8:	69db      	ldr	r3, [r3, #28]
 8006bba:	4a13      	ldr	r2, [pc, #76]	; (8006c08 <HAL_UARTCOM_MspInit+0x70>)
 8006bbc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8006bc0:	61d3      	str	r3, [r2, #28]
 8006bc2:	4b11      	ldr	r3, [pc, #68]	; (8006c08 <HAL_UARTCOM_MspInit+0x70>)
 8006bc4:	69db      	ldr	r3, [r3, #28]
 8006bc6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006bca:	603b      	str	r3, [r7, #0]
 8006bcc:	683b      	ldr	r3, [r7, #0]

	  GPIO_InitStruct.Pin       = GPIO_PIN_2;		// USART 2 TX PIN
 8006bce:	2304      	movs	r3, #4
 8006bd0:	60bb      	str	r3, [r7, #8]
	  GPIO_InitStruct.Mode      = GPIO_MODE_AF_PP;
 8006bd2:	2302      	movs	r3, #2
 8006bd4:	60fb      	str	r3, [r7, #12]
	  GPIO_InitStruct.Pull      = GPIO_PULLUP;
 8006bd6:	2301      	movs	r3, #1
 8006bd8:	613b      	str	r3, [r7, #16]
	  GPIO_InitStruct.Speed     = GPIO_SPEED_FREQ_HIGH;
 8006bda:	2303      	movs	r3, #3
 8006bdc:	617b      	str	r3, [r7, #20]

	  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8006bde:	f107 0308 	add.w	r3, r7, #8
 8006be2:	4619      	mov	r1, r3
 8006be4:	4809      	ldr	r0, [pc, #36]	; (8006c0c <HAL_UARTCOM_MspInit+0x74>)
 8006be6:	f7fb f995 	bl	8001f14 <HAL_GPIO_Init>

	  GPIO_InitStruct.Pin =  GPIO_PIN_3;			// USART 2 RX PIN
 8006bea:	2308      	movs	r3, #8
 8006bec:	60bb      	str	r3, [r7, #8]
	  GPIO_InitStruct.Mode      = GPIO_MODE_INPUT;
 8006bee:	2300      	movs	r3, #0
 8006bf0:	60fb      	str	r3, [r7, #12]

	  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8006bf2:	f107 0308 	add.w	r3, r7, #8
 8006bf6:	4619      	mov	r1, r3
 8006bf8:	4804      	ldr	r0, [pc, #16]	; (8006c0c <HAL_UARTCOM_MspInit+0x74>)
 8006bfa:	f7fb f98b 	bl	8001f14 <HAL_GPIO_Init>
}
 8006bfe:	bf00      	nop
 8006c00:	3718      	adds	r7, #24
 8006c02:	46bd      	mov	sp, r7
 8006c04:	bd80      	pop	{r7, pc}
 8006c06:	bf00      	nop
 8006c08:	40021000 	.word	0x40021000
 8006c0c:	40010800 	.word	0x40010800

08006c10 <HAL_UARTDXLMspInit>:

void HAL_UARTDXLMspInit(void)
{
 8006c10:	b580      	push	{r7, lr}
 8006c12:	b086      	sub	sp, #24
 8006c14:	af00      	add	r7, sp, #0
	  GPIO_InitTypeDef  GPIO_InitStruct;
	  __HAL_RCC_GPIOB_CLK_ENABLE();
 8006c16:	4b1b      	ldr	r3, [pc, #108]	; (8006c84 <HAL_UARTDXLMspInit+0x74>)
 8006c18:	699b      	ldr	r3, [r3, #24]
 8006c1a:	4a1a      	ldr	r2, [pc, #104]	; (8006c84 <HAL_UARTDXLMspInit+0x74>)
 8006c1c:	f043 0308 	orr.w	r3, r3, #8
 8006c20:	6193      	str	r3, [r2, #24]
 8006c22:	4b18      	ldr	r3, [pc, #96]	; (8006c84 <HAL_UARTDXLMspInit+0x74>)
 8006c24:	699b      	ldr	r3, [r3, #24]
 8006c26:	f003 0308 	and.w	r3, r3, #8
 8006c2a:	607b      	str	r3, [r7, #4]
 8006c2c:	687b      	ldr	r3, [r7, #4]
	  GPIO_InitStruct.Pin =  GPIO_PIN_11;			// USART 2 RX PIN
	  GPIO_InitStruct.Mode      = GPIO_MODE_INPUT;

	  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);*/

	  __HAL_RCC_USART3_CLK_ENABLE();
 8006c2e:	4b15      	ldr	r3, [pc, #84]	; (8006c84 <HAL_UARTDXLMspInit+0x74>)
 8006c30:	69db      	ldr	r3, [r3, #28]
 8006c32:	4a14      	ldr	r2, [pc, #80]	; (8006c84 <HAL_UARTDXLMspInit+0x74>)
 8006c34:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8006c38:	61d3      	str	r3, [r2, #28]
 8006c3a:	4b12      	ldr	r3, [pc, #72]	; (8006c84 <HAL_UARTDXLMspInit+0x74>)
 8006c3c:	69db      	ldr	r3, [r3, #28]
 8006c3e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8006c42:	603b      	str	r3, [r7, #0]
 8006c44:	683b      	ldr	r3, [r7, #0]

	         GPIO_InitStruct.Pin = GPIO_PIN_10;
 8006c46:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006c4a:	60bb      	str	r3, [r7, #8]
	         GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006c4c:	2302      	movs	r3, #2
 8006c4e:	60fb      	str	r3, [r7, #12]
	         GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8006c50:	2303      	movs	r3, #3
 8006c52:	617b      	str	r3, [r7, #20]
	         HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8006c54:	f107 0308 	add.w	r3, r7, #8
 8006c58:	4619      	mov	r1, r3
 8006c5a:	480b      	ldr	r0, [pc, #44]	; (8006c88 <HAL_UARTDXLMspInit+0x78>)
 8006c5c:	f7fb f95a 	bl	8001f14 <HAL_GPIO_Init>

	         GPIO_InitStruct.Pin = GPIO_PIN_11;
 8006c60:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8006c64:	60bb      	str	r3, [r7, #8]
	         GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8006c66:	2300      	movs	r3, #0
 8006c68:	60fb      	str	r3, [r7, #12]
	         GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006c6a:	2300      	movs	r3, #0
 8006c6c:	613b      	str	r3, [r7, #16]
	         HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8006c6e:	f107 0308 	add.w	r3, r7, #8
 8006c72:	4619      	mov	r1, r3
 8006c74:	4804      	ldr	r0, [pc, #16]	; (8006c88 <HAL_UARTDXLMspInit+0x78>)
 8006c76:	f7fb f94d 	bl	8001f14 <HAL_GPIO_Init>

	   	//  HAL_NVIC_SetPriority(USART3_IRQn, 6, 0);
	   	//  HAL_NVIC_EnableIRQ(USART3_IRQn);

}
 8006c7a:	bf00      	nop
 8006c7c:	3718      	adds	r7, #24
 8006c7e:	46bd      	mov	sp, r7
 8006c80:	bd80      	pop	{r7, pc}
 8006c82:	bf00      	nop
 8006c84:	40021000 	.word	0x40021000
 8006c88:	40010c00 	.word	0x40010c00

08006c8c <HAL_CANBUS_MspInit>:
// CAN1 alternate function remapping
// RX PA11	PB8	(PD0)
// TX PA12	PB9	(PD1)
//===================================================================
void HAL_CANBUS_MspInit(void)
{
 8006c8c:	b580      	push	{r7, lr}
 8006c8e:	b088      	sub	sp, #32
 8006c90:	af00      	add	r7, sp, #0
	  GPIO_InitTypeDef   GPIO_InitStruct;

	  __HAL_RCC_CAN1_CLK_ENABLE();
 8006c92:	4b2e      	ldr	r3, [pc, #184]	; (8006d4c <HAL_CANBUS_MspInit+0xc0>)
 8006c94:	69db      	ldr	r3, [r3, #28]
 8006c96:	4a2d      	ldr	r2, [pc, #180]	; (8006d4c <HAL_CANBUS_MspInit+0xc0>)
 8006c98:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8006c9c:	61d3      	str	r3, [r2, #28]
 8006c9e:	4b2b      	ldr	r3, [pc, #172]	; (8006d4c <HAL_CANBUS_MspInit+0xc0>)
 8006ca0:	69db      	ldr	r3, [r3, #28]
 8006ca2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006ca6:	60bb      	str	r3, [r7, #8]
 8006ca8:	68bb      	ldr	r3, [r7, #8]
	 __HAL_RCC_GPIOA_CLK_ENABLE();
 8006caa:	4b28      	ldr	r3, [pc, #160]	; (8006d4c <HAL_CANBUS_MspInit+0xc0>)
 8006cac:	699b      	ldr	r3, [r3, #24]
 8006cae:	4a27      	ldr	r2, [pc, #156]	; (8006d4c <HAL_CANBUS_MspInit+0xc0>)
 8006cb0:	f043 0304 	orr.w	r3, r3, #4
 8006cb4:	6193      	str	r3, [r2, #24]
 8006cb6:	4b25      	ldr	r3, [pc, #148]	; (8006d4c <HAL_CANBUS_MspInit+0xc0>)
 8006cb8:	699b      	ldr	r3, [r3, #24]
 8006cba:	f003 0304 	and.w	r3, r3, #4
 8006cbe:	607b      	str	r3, [r7, #4]
 8006cc0:	687b      	ldr	r3, [r7, #4]
	  __HAL_AFIO_REMAP_CAN1_1();
 8006cc2:	4b23      	ldr	r3, [pc, #140]	; (8006d50 <HAL_CANBUS_MspInit+0xc4>)
 8006cc4:	685b      	ldr	r3, [r3, #4]
 8006cc6:	61fb      	str	r3, [r7, #28]
 8006cc8:	69fb      	ldr	r3, [r7, #28]
 8006cca:	f423 43c0 	bic.w	r3, r3, #24576	; 0x6000
 8006cce:	61fb      	str	r3, [r7, #28]
 8006cd0:	69fb      	ldr	r3, [r7, #28]
 8006cd2:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 8006cd6:	61fb      	str	r3, [r7, #28]
 8006cd8:	4a1d      	ldr	r2, [pc, #116]	; (8006d50 <HAL_CANBUS_MspInit+0xc4>)
 8006cda:	69fb      	ldr	r3, [r7, #28]
 8006cdc:	6053      	str	r3, [r2, #4]
	  __HAL_RCC_AFIO_CLK_ENABLE();
 8006cde:	4b1b      	ldr	r3, [pc, #108]	; (8006d4c <HAL_CANBUS_MspInit+0xc0>)
 8006ce0:	699b      	ldr	r3, [r3, #24]
 8006ce2:	4a1a      	ldr	r2, [pc, #104]	; (8006d4c <HAL_CANBUS_MspInit+0xc0>)
 8006ce4:	f043 0301 	orr.w	r3, r3, #1
 8006ce8:	6193      	str	r3, [r2, #24]
 8006cea:	4b18      	ldr	r3, [pc, #96]	; (8006d4c <HAL_CANBUS_MspInit+0xc0>)
 8006cec:	699b      	ldr	r3, [r3, #24]
 8006cee:	f003 0301 	and.w	r3, r3, #1
 8006cf2:	603b      	str	r3, [r7, #0]
 8006cf4:	683b      	ldr	r3, [r7, #0]

	  /* CAN1 TX GPIO pin configuration --> PA_12 */
	  GPIO_InitStruct.Pin =  GPIO_PIN_12;		//CANx_TX_PIN;
 8006cf6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8006cfa:	60fb      	str	r3, [r7, #12]
	  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006cfc:	2302      	movs	r3, #2
 8006cfe:	613b      	str	r3, [r7, #16]
	  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8006d00:	2303      	movs	r3, #3
 8006d02:	61bb      	str	r3, [r7, #24]
	  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8006d04:	2301      	movs	r3, #1
 8006d06:	617b      	str	r3, [r7, #20]

	  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8006d08:	f107 030c 	add.w	r3, r7, #12
 8006d0c:	4619      	mov	r1, r3
 8006d0e:	4811      	ldr	r0, [pc, #68]	; (8006d54 <HAL_CANBUS_MspInit+0xc8>)
 8006d10:	f7fb f900 	bl	8001f14 <HAL_GPIO_Init>

	  GPIO_InitStruct.Pin = GPIO_PIN_11;		//CANx_RX_PIN;
 8006d14:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8006d18:	60fb      	str	r3, [r7, #12]
	  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;	//GPIO_MODE_AF_PP;
 8006d1a:	2300      	movs	r3, #0
 8006d1c:	613b      	str	r3, [r7, #16]
	  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8006d1e:	2303      	movs	r3, #3
 8006d20:	61bb      	str	r3, [r7, #24]
	  GPIO_InitStruct.Pull = GPIO_NOPULL;		//GPIO_PULLUP;
 8006d22:	2300      	movs	r3, #0
 8006d24:	617b      	str	r3, [r7, #20]

	  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8006d26:	f107 030c 	add.w	r3, r7, #12
 8006d2a:	4619      	mov	r1, r3
 8006d2c:	4809      	ldr	r0, [pc, #36]	; (8006d54 <HAL_CANBUS_MspInit+0xc8>)
 8006d2e:	f7fb f8f1 	bl	8001f14 <HAL_GPIO_Init>

	  HAL_NVIC_SetPriority(USB_LP_CAN1_RX0_IRQn, 5, 0);
 8006d32:	2200      	movs	r2, #0
 8006d34:	2105      	movs	r1, #5
 8006d36:	2014      	movs	r0, #20
 8006d38:	f7fb f80f 	bl	8001d5a <HAL_NVIC_SetPriority>
	  HAL_NVIC_EnableIRQ(USB_LP_CAN1_RX0_IRQn);
 8006d3c:	2014      	movs	r0, #20
 8006d3e:	f7fb f828 	bl	8001d92 <HAL_NVIC_EnableIRQ>

}
 8006d42:	bf00      	nop
 8006d44:	3720      	adds	r7, #32
 8006d46:	46bd      	mov	sp, r7
 8006d48:	bd80      	pop	{r7, pc}
 8006d4a:	bf00      	nop
 8006d4c:	40021000 	.word	0x40021000
 8006d50:	40010000 	.word	0x40010000
 8006d54:	40010800 	.word	0x40010800

08006d58 <HAL_timer1_MspInit>:
//===================================================================
//			TIMER 1 Anemometer
// TIM_CLK		--> 	PA8 (PWM1_1)
//===================================================================
void HAL_timer1_MspInit(void)
{
 8006d58:	b580      	push	{r7, lr}
 8006d5a:	b088      	sub	sp, #32
 8006d5c:	af00      	add	r7, sp, #0
	  GPIO_InitTypeDef  GPIO_InitStruct;
	   __HAL_RCC_TIM1_CLK_ENABLE();
 8006d5e:	4b1c      	ldr	r3, [pc, #112]	; (8006dd0 <HAL_timer1_MspInit+0x78>)
 8006d60:	699b      	ldr	r3, [r3, #24]
 8006d62:	4a1b      	ldr	r2, [pc, #108]	; (8006dd0 <HAL_timer1_MspInit+0x78>)
 8006d64:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8006d68:	6193      	str	r3, [r2, #24]
 8006d6a:	4b19      	ldr	r3, [pc, #100]	; (8006dd0 <HAL_timer1_MspInit+0x78>)
 8006d6c:	699b      	ldr	r3, [r3, #24]
 8006d6e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8006d72:	60bb      	str	r3, [r7, #8]
 8006d74:	68bb      	ldr	r3, [r7, #8]
	   __HAL_RCC_GPIOA_CLK_ENABLE();
 8006d76:	4b16      	ldr	r3, [pc, #88]	; (8006dd0 <HAL_timer1_MspInit+0x78>)
 8006d78:	699b      	ldr	r3, [r3, #24]
 8006d7a:	4a15      	ldr	r2, [pc, #84]	; (8006dd0 <HAL_timer1_MspInit+0x78>)
 8006d7c:	f043 0304 	orr.w	r3, r3, #4
 8006d80:	6193      	str	r3, [r2, #24]
 8006d82:	4b13      	ldr	r3, [pc, #76]	; (8006dd0 <HAL_timer1_MspInit+0x78>)
 8006d84:	699b      	ldr	r3, [r3, #24]
 8006d86:	f003 0304 	and.w	r3, r3, #4
 8006d8a:	607b      	str	r3, [r7, #4]
 8006d8c:	687b      	ldr	r3, [r7, #4]

	   __HAL_AFIO_REMAP_TIM1_DISABLE();
 8006d8e:	4b11      	ldr	r3, [pc, #68]	; (8006dd4 <HAL_timer1_MspInit+0x7c>)
 8006d90:	685b      	ldr	r3, [r3, #4]
 8006d92:	61fb      	str	r3, [r7, #28]
 8006d94:	69fb      	ldr	r3, [r7, #28]
 8006d96:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8006d9a:	61fb      	str	r3, [r7, #28]
 8006d9c:	69fb      	ldr	r3, [r7, #28]
 8006d9e:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 8006da2:	61fb      	str	r3, [r7, #28]
 8006da4:	4a0b      	ldr	r2, [pc, #44]	; (8006dd4 <HAL_timer1_MspInit+0x7c>)
 8006da6:	69fb      	ldr	r3, [r7, #28]
 8006da8:	6053      	str	r3, [r2, #4]

	  GPIO_InitStruct.Pin = GPIO_PIN_8;
 8006daa:	f44f 7380 	mov.w	r3, #256	; 0x100
 8006dae:	60fb      	str	r3, [r7, #12]
	  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8006db0:	2300      	movs	r3, #0
 8006db2:	613b      	str	r3, [r7, #16]
	  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8006db4:	2301      	movs	r3, #1
 8006db6:	617b      	str	r3, [r7, #20]
	  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8006db8:	2302      	movs	r3, #2
 8006dba:	61bb      	str	r3, [r7, #24]

 	  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8006dbc:	f107 030c 	add.w	r3, r7, #12
 8006dc0:	4619      	mov	r1, r3
 8006dc2:	4805      	ldr	r0, [pc, #20]	; (8006dd8 <HAL_timer1_MspInit+0x80>)
 8006dc4:	f7fb f8a6 	bl	8001f14 <HAL_GPIO_Init>
}
 8006dc8:	bf00      	nop
 8006dca:	3720      	adds	r7, #32
 8006dcc:	46bd      	mov	sp, r7
 8006dce:	bd80      	pop	{r7, pc}
 8006dd0:	40021000 	.word	0x40021000
 8006dd4:	40010000 	.word	0x40010000
 8006dd8:	40010800 	.word	0x40010800

08006ddc <HAL_tickTimer_MspInit>:

//===================================================================
//			TIMER 3 TickTimer
//===================================================================
void HAL_tickTimer_MspInit(void)
{
 8006ddc:	b580      	push	{r7, lr}
 8006dde:	b082      	sub	sp, #8
 8006de0:	af00      	add	r7, sp, #0
	  __HAL_RCC_TIM3_CLK_ENABLE();
 8006de2:	4b0c      	ldr	r3, [pc, #48]	; (8006e14 <HAL_tickTimer_MspInit+0x38>)
 8006de4:	69db      	ldr	r3, [r3, #28]
 8006de6:	4a0b      	ldr	r2, [pc, #44]	; (8006e14 <HAL_tickTimer_MspInit+0x38>)
 8006de8:	f043 0302 	orr.w	r3, r3, #2
 8006dec:	61d3      	str	r3, [r2, #28]
 8006dee:	4b09      	ldr	r3, [pc, #36]	; (8006e14 <HAL_tickTimer_MspInit+0x38>)
 8006df0:	69db      	ldr	r3, [r3, #28]
 8006df2:	f003 0302 	and.w	r3, r3, #2
 8006df6:	607b      	str	r3, [r7, #4]
 8006df8:	687b      	ldr	r3, [r7, #4]
	  HAL_NVIC_SetPriority(TIM3_IRQn, 3, 0);
 8006dfa:	2200      	movs	r2, #0
 8006dfc:	2103      	movs	r1, #3
 8006dfe:	201d      	movs	r0, #29
 8006e00:	f7fa ffab 	bl	8001d5a <HAL_NVIC_SetPriority>
	  HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8006e04:	201d      	movs	r0, #29
 8006e06:	f7fa ffc4 	bl	8001d92 <HAL_NVIC_EnableIRQ>
}
 8006e0a:	bf00      	nop
 8006e0c:	3708      	adds	r7, #8
 8006e0e:	46bd      	mov	sp, r7
 8006e10:	bd80      	pop	{r7, pc}
 8006e12:	bf00      	nop
 8006e14:	40021000 	.word	0x40021000

08006e18 <HAL_i2c1_MspInit>:
//			I2C1
// PB8 : I2C1 SCL
// PB9 : I2C1 SDA
//===================================================================
void HAL_i2c1_MspInit(void)
{
 8006e18:	b580      	push	{r7, lr}
 8006e1a:	b08a      	sub	sp, #40	; 0x28
 8006e1c:	af00      	add	r7, sp, #0

	  GPIO_InitTypeDef  GPIO_InitStruct;

	  __HAL_RCC_GPIOA_CLK_ENABLE();
 8006e1e:	4b3b      	ldr	r3, [pc, #236]	; (8006f0c <HAL_i2c1_MspInit+0xf4>)
 8006e20:	699b      	ldr	r3, [r3, #24]
 8006e22:	4a3a      	ldr	r2, [pc, #232]	; (8006f0c <HAL_i2c1_MspInit+0xf4>)
 8006e24:	f043 0304 	orr.w	r3, r3, #4
 8006e28:	6193      	str	r3, [r2, #24]
 8006e2a:	4b38      	ldr	r3, [pc, #224]	; (8006f0c <HAL_i2c1_MspInit+0xf4>)
 8006e2c:	699b      	ldr	r3, [r3, #24]
 8006e2e:	f003 0304 	and.w	r3, r3, #4
 8006e32:	613b      	str	r3, [r7, #16]
 8006e34:	693b      	ldr	r3, [r7, #16]
	  __HAL_RCC_GPIOB_CLK_ENABLE();
 8006e36:	4b35      	ldr	r3, [pc, #212]	; (8006f0c <HAL_i2c1_MspInit+0xf4>)
 8006e38:	699b      	ldr	r3, [r3, #24]
 8006e3a:	4a34      	ldr	r2, [pc, #208]	; (8006f0c <HAL_i2c1_MspInit+0xf4>)
 8006e3c:	f043 0308 	orr.w	r3, r3, #8
 8006e40:	6193      	str	r3, [r2, #24]
 8006e42:	4b32      	ldr	r3, [pc, #200]	; (8006f0c <HAL_i2c1_MspInit+0xf4>)
 8006e44:	699b      	ldr	r3, [r3, #24]
 8006e46:	f003 0308 	and.w	r3, r3, #8
 8006e4a:	60fb      	str	r3, [r7, #12]
 8006e4c:	68fb      	ldr	r3, [r7, #12]
	  __HAL_RCC_GPIOC_CLK_ENABLE();
 8006e4e:	4b2f      	ldr	r3, [pc, #188]	; (8006f0c <HAL_i2c1_MspInit+0xf4>)
 8006e50:	699b      	ldr	r3, [r3, #24]
 8006e52:	4a2e      	ldr	r2, [pc, #184]	; (8006f0c <HAL_i2c1_MspInit+0xf4>)
 8006e54:	f043 0310 	orr.w	r3, r3, #16
 8006e58:	6193      	str	r3, [r2, #24]
 8006e5a:	4b2c      	ldr	r3, [pc, #176]	; (8006f0c <HAL_i2c1_MspInit+0xf4>)
 8006e5c:	699b      	ldr	r3, [r3, #24]
 8006e5e:	f003 0310 	and.w	r3, r3, #16
 8006e62:	60bb      	str	r3, [r7, #8]
 8006e64:	68bb      	ldr	r3, [r7, #8]

	  __HAL_RCC_AFIO_CLK_ENABLE();
 8006e66:	4b29      	ldr	r3, [pc, #164]	; (8006f0c <HAL_i2c1_MspInit+0xf4>)
 8006e68:	699b      	ldr	r3, [r3, #24]
 8006e6a:	4a28      	ldr	r2, [pc, #160]	; (8006f0c <HAL_i2c1_MspInit+0xf4>)
 8006e6c:	f043 0301 	orr.w	r3, r3, #1
 8006e70:	6193      	str	r3, [r2, #24]
 8006e72:	4b26      	ldr	r3, [pc, #152]	; (8006f0c <HAL_i2c1_MspInit+0xf4>)
 8006e74:	699b      	ldr	r3, [r3, #24]
 8006e76:	f003 0301 	and.w	r3, r3, #1
 8006e7a:	607b      	str	r3, [r7, #4]
 8006e7c:	687b      	ldr	r3, [r7, #4]
	  __HAL_AFIO_REMAP_I2C1_ENABLE();
 8006e7e:	4b24      	ldr	r3, [pc, #144]	; (8006f10 <HAL_i2c1_MspInit+0xf8>)
 8006e80:	685b      	ldr	r3, [r3, #4]
 8006e82:	627b      	str	r3, [r7, #36]	; 0x24
 8006e84:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006e86:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 8006e8a:	627b      	str	r3, [r7, #36]	; 0x24
 8006e8c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006e8e:	f043 0302 	orr.w	r3, r3, #2
 8006e92:	627b      	str	r3, [r7, #36]	; 0x24
 8006e94:	4a1e      	ldr	r2, [pc, #120]	; (8006f10 <HAL_i2c1_MspInit+0xf8>)
 8006e96:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006e98:	6053      	str	r3, [r2, #4]

	  __HAL_RCC_I2C1_CLK_ENABLE();
 8006e9a:	4b1c      	ldr	r3, [pc, #112]	; (8006f0c <HAL_i2c1_MspInit+0xf4>)
 8006e9c:	69db      	ldr	r3, [r3, #28]
 8006e9e:	4a1b      	ldr	r2, [pc, #108]	; (8006f0c <HAL_i2c1_MspInit+0xf4>)
 8006ea0:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8006ea4:	61d3      	str	r3, [r2, #28]
 8006ea6:	4b19      	ldr	r3, [pc, #100]	; (8006f0c <HAL_i2c1_MspInit+0xf4>)
 8006ea8:	69db      	ldr	r3, [r3, #28]
 8006eaa:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8006eae:	603b      	str	r3, [r7, #0]
 8006eb0:	683b      	ldr	r3, [r7, #0]

	  GPIO_InitStruct.Pin       = GPIO_PIN_8;
 8006eb2:	f44f 7380 	mov.w	r3, #256	; 0x100
 8006eb6:	617b      	str	r3, [r7, #20]
	  GPIO_InitStruct.Mode      = GPIO_MODE_AF_OD;
 8006eb8:	2312      	movs	r3, #18
 8006eba:	61bb      	str	r3, [r7, #24]
	  GPIO_InitStruct.Pull      = GPIO_PULLUP;
 8006ebc:	2301      	movs	r3, #1
 8006ebe:	61fb      	str	r3, [r7, #28]
	  GPIO_InitStruct.Speed     = GPIO_SPEED_FREQ_HIGH;
 8006ec0:	2303      	movs	r3, #3
 8006ec2:	623b      	str	r3, [r7, #32]

	  HAL_GPIO_Init( GPIOB, &GPIO_InitStruct);
 8006ec4:	f107 0314 	add.w	r3, r7, #20
 8006ec8:	4619      	mov	r1, r3
 8006eca:	4812      	ldr	r0, [pc, #72]	; (8006f14 <HAL_i2c1_MspInit+0xfc>)
 8006ecc:	f7fb f822 	bl	8001f14 <HAL_GPIO_Init>

	  GPIO_InitStruct.Pin       = GPIO_PIN_9;
 8006ed0:	f44f 7300 	mov.w	r3, #512	; 0x200
 8006ed4:	617b      	str	r3, [r7, #20]
	  HAL_GPIO_Init( GPIOB, &GPIO_InitStruct);
 8006ed6:	f107 0314 	add.w	r3, r7, #20
 8006eda:	4619      	mov	r1, r3
 8006edc:	480d      	ldr	r0, [pc, #52]	; (8006f14 <HAL_i2c1_MspInit+0xfc>)
 8006ede:	f7fb f819 	bl	8001f14 <HAL_GPIO_Init>

	  HAL_NVIC_SetPriority(I2C1_ER_IRQn, 4, 1);
 8006ee2:	2201      	movs	r2, #1
 8006ee4:	2104      	movs	r1, #4
 8006ee6:	2020      	movs	r0, #32
 8006ee8:	f7fa ff37 	bl	8001d5a <HAL_NVIC_SetPriority>
	  HAL_NVIC_EnableIRQ(I2C1_ER_IRQn);
 8006eec:	2020      	movs	r0, #32
 8006eee:	f7fa ff50 	bl	8001d92 <HAL_NVIC_EnableIRQ>
	  HAL_NVIC_SetPriority(I2C1_EV_IRQn, 4, 2);
 8006ef2:	2202      	movs	r2, #2
 8006ef4:	2104      	movs	r1, #4
 8006ef6:	201f      	movs	r0, #31
 8006ef8:	f7fa ff2f 	bl	8001d5a <HAL_NVIC_SetPriority>
	  HAL_NVIC_EnableIRQ(I2C1_EV_IRQn);
 8006efc:	201f      	movs	r0, #31
 8006efe:	f7fa ff48 	bl	8001d92 <HAL_NVIC_EnableIRQ>
}
 8006f02:	bf00      	nop
 8006f04:	3728      	adds	r7, #40	; 0x28
 8006f06:	46bd      	mov	sp, r7
 8006f08:	bd80      	pop	{r7, pc}
 8006f0a:	bf00      	nop
 8006f0c:	40021000 	.word	0x40021000
 8006f10:	40010000 	.word	0x40010000
 8006f14:	40010c00 	.word	0x40010c00

08006f18 <HAL_pushButton_MspInit>:
//===================================================================
//			GPIO USER PUSH BUTTON
// PC13
//===================================================================
void HAL_pushButton_MspInit(void)
{
 8006f18:	b580      	push	{r7, lr}
 8006f1a:	b086      	sub	sp, #24
 8006f1c:	af00      	add	r7, sp, #0
	  GPIO_InitTypeDef GPIO_InitStruct;
	  __HAL_RCC_GPIOC_CLK_ENABLE();
 8006f1e:	4b0e      	ldr	r3, [pc, #56]	; (8006f58 <HAL_pushButton_MspInit+0x40>)
 8006f20:	699b      	ldr	r3, [r3, #24]
 8006f22:	4a0d      	ldr	r2, [pc, #52]	; (8006f58 <HAL_pushButton_MspInit+0x40>)
 8006f24:	f043 0310 	orr.w	r3, r3, #16
 8006f28:	6193      	str	r3, [r2, #24]
 8006f2a:	4b0b      	ldr	r3, [pc, #44]	; (8006f58 <HAL_pushButton_MspInit+0x40>)
 8006f2c:	699b      	ldr	r3, [r3, #24]
 8006f2e:	f003 0310 	and.w	r3, r3, #16
 8006f32:	607b      	str	r3, [r7, #4]
 8006f34:	687b      	ldr	r3, [r7, #4]

	  /*Configure GPIO pin : PC13 */
	  GPIO_InitStruct.Pin = GPIO_PIN_13;
 8006f36:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8006f3a:	60bb      	str	r3, [r7, #8]
	  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8006f3c:	2300      	movs	r3, #0
 8006f3e:	60fb      	str	r3, [r7, #12]
	  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006f40:	2300      	movs	r3, #0
 8006f42:	613b      	str	r3, [r7, #16]
	  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8006f44:	f107 0308 	add.w	r3, r7, #8
 8006f48:	4619      	mov	r1, r3
 8006f4a:	4804      	ldr	r0, [pc, #16]	; (8006f5c <HAL_pushButton_MspInit+0x44>)
 8006f4c:	f7fa ffe2 	bl	8001f14 <HAL_GPIO_Init>
}
 8006f50:	bf00      	nop
 8006f52:	3718      	adds	r7, #24
 8006f54:	46bd      	mov	sp, r7
 8006f56:	bd80      	pop	{r7, pc}
 8006f58:	40021000 	.word	0x40021000
 8006f5c:	40011000 	.word	0x40011000

08006f60 <HAL_vl6180x_GPIO1_MspInit>:
//===================================================================
//			vl6180x_GPIO1
// PB0 = INT
//===================================================================
void HAL_vl6180x_GPIO1_MspInit(void)
{
 8006f60:	b580      	push	{r7, lr}
 8006f62:	b086      	sub	sp, #24
 8006f64:	af00      	add	r7, sp, #0
    GPIO_InitTypeDef GPIO_InitStruct;

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8006f66:	4b12      	ldr	r3, [pc, #72]	; (8006fb0 <HAL_vl6180x_GPIO1_MspInit+0x50>)
 8006f68:	699b      	ldr	r3, [r3, #24]
 8006f6a:	4a11      	ldr	r2, [pc, #68]	; (8006fb0 <HAL_vl6180x_GPIO1_MspInit+0x50>)
 8006f6c:	f043 0308 	orr.w	r3, r3, #8
 8006f70:	6193      	str	r3, [r2, #24]
 8006f72:	4b0f      	ldr	r3, [pc, #60]	; (8006fb0 <HAL_vl6180x_GPIO1_MspInit+0x50>)
 8006f74:	699b      	ldr	r3, [r3, #24]
 8006f76:	f003 0308 	and.w	r3, r3, #8
 8006f7a:	607b      	str	r3, [r7, #4]
 8006f7c:	687b      	ldr	r3, [r7, #4]

    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8006f7e:	2301      	movs	r3, #1
 8006f80:	60bb      	str	r3, [r7, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8006f82:	4b0c      	ldr	r3, [pc, #48]	; (8006fb4 <HAL_vl6180x_GPIO1_MspInit+0x54>)
 8006f84:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006f86:	2300      	movs	r3, #0
 8006f88:	613b      	str	r3, [r7, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8006f8a:	f107 0308 	add.w	r3, r7, #8
 8006f8e:	4619      	mov	r1, r3
 8006f90:	4809      	ldr	r0, [pc, #36]	; (8006fb8 <HAL_vl6180x_GPIO1_MspInit+0x58>)
 8006f92:	f7fa ffbf 	bl	8001f14 <HAL_GPIO_Init>

    HAL_NVIC_SetPriority(EXTI0_IRQn, 7, 1);
 8006f96:	2201      	movs	r2, #1
 8006f98:	2107      	movs	r1, #7
 8006f9a:	2006      	movs	r0, #6
 8006f9c:	f7fa fedd 	bl	8001d5a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 8006fa0:	2006      	movs	r0, #6
 8006fa2:	f7fa fef6 	bl	8001d92 <HAL_NVIC_EnableIRQ>
}
 8006fa6:	bf00      	nop
 8006fa8:	3718      	adds	r7, #24
 8006faa:	46bd      	mov	sp, r7
 8006fac:	bd80      	pop	{r7, pc}
 8006fae:	bf00      	nop
 8006fb0:	40021000 	.word	0x40021000
 8006fb4:	10110000 	.word	0x10110000
 8006fb8:	40010c00 	.word	0x40010c00

08006fbc <HAL_GPIO_PA10_MspInit>:


void HAL_GPIO_PA10_MspInit(void)
{
 8006fbc:	b580      	push	{r7, lr}
 8006fbe:	b086      	sub	sp, #24
 8006fc0:	af00      	add	r7, sp, #0
    GPIO_InitTypeDef GPIO_InitStruct;

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8006fc2:	4b0e      	ldr	r3, [pc, #56]	; (8006ffc <HAL_GPIO_PA10_MspInit+0x40>)
 8006fc4:	699b      	ldr	r3, [r3, #24]
 8006fc6:	4a0d      	ldr	r2, [pc, #52]	; (8006ffc <HAL_GPIO_PA10_MspInit+0x40>)
 8006fc8:	f043 0304 	orr.w	r3, r3, #4
 8006fcc:	6193      	str	r3, [r2, #24]
 8006fce:	4b0b      	ldr	r3, [pc, #44]	; (8006ffc <HAL_GPIO_PA10_MspInit+0x40>)
 8006fd0:	699b      	ldr	r3, [r3, #24]
 8006fd2:	f003 0304 	and.w	r3, r3, #4
 8006fd6:	607b      	str	r3, [r7, #4]
 8006fd8:	687b      	ldr	r3, [r7, #4]

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8006fda:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006fde:	60bb      	str	r3, [r7, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8006fe0:	2301      	movs	r3, #1
 8006fe2:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006fe4:	2300      	movs	r3, #0
 8006fe6:	613b      	str	r3, [r7, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8006fe8:	f107 0308 	add.w	r3, r7, #8
 8006fec:	4619      	mov	r1, r3
 8006fee:	4804      	ldr	r0, [pc, #16]	; (8007000 <HAL_GPIO_PA10_MspInit+0x44>)
 8006ff0:	f7fa ff90 	bl	8001f14 <HAL_GPIO_Init>


}
 8006ff4:	bf00      	nop
 8006ff6:	3718      	adds	r7, #24
 8006ff8:	46bd      	mov	sp, r7
 8006ffa:	bd80      	pop	{r7, pc}
 8006ffc:	40021000 	.word	0x40021000
 8007000:	40010800 	.word	0x40010800

08007004 <NMI_Handler>:
//===================================================================
// Cortex-M3 Processor Exceptions Handlers
//===================================================================

void NMI_Handler(void)
{
 8007004:	b480      	push	{r7}
 8007006:	af00      	add	r7, sp, #0
}
 8007008:	bf00      	nop
 800700a:	46bd      	mov	sp, r7
 800700c:	bc80      	pop	{r7}
 800700e:	4770      	bx	lr

08007010 <HardFault_Handler>:

void HardFault_Handler(void)
{
 8007010:	b480      	push	{r7}
 8007012:	af00      	add	r7, sp, #0
  while (1)
 8007014:	e7fe      	b.n	8007014 <HardFault_Handler+0x4>

08007016 <MemManage_Handler>:
  {
  }
}

void MemManage_Handler(void)
{
 8007016:	b480      	push	{r7}
 8007018:	af00      	add	r7, sp, #0
  while (1)
 800701a:	e7fe      	b.n	800701a <MemManage_Handler+0x4>

0800701c <BusFault_Handler>:
  {
  }
}

void BusFault_Handler(void)
{
 800701c:	b480      	push	{r7}
 800701e:	af00      	add	r7, sp, #0
  while (1)
 8007020:	e7fe      	b.n	8007020 <BusFault_Handler+0x4>

08007022 <UsageFault_Handler>:
  {
  }
}

void UsageFault_Handler(void)
{
 8007022:	b480      	push	{r7}
 8007024:	af00      	add	r7, sp, #0
  while (1)
 8007026:	e7fe      	b.n	8007026 <UsageFault_Handler+0x4>

08007028 <SVC_Handler>:
  {
  }
}

void SVC_Handler(void)
{
 8007028:	b480      	push	{r7}
 800702a:	af00      	add	r7, sp, #0
}
 800702c:	bf00      	nop
 800702e:	46bd      	mov	sp, r7
 8007030:	bc80      	pop	{r7}
 8007032:	4770      	bx	lr

08007034 <DebugMon_Handler>:

void DebugMon_Handler(void)
{
 8007034:	b480      	push	{r7}
 8007036:	af00      	add	r7, sp, #0
}
 8007038:	bf00      	nop
 800703a:	46bd      	mov	sp, r7
 800703c:	bc80      	pop	{r7}
 800703e:	4770      	bx	lr

08007040 <PendSV_Handler>:

void PendSV_Handler(void)
{
 8007040:	b480      	push	{r7}
 8007042:	af00      	add	r7, sp, #0
}
 8007044:	bf00      	nop
 8007046:	46bd      	mov	sp, r7
 8007048:	bc80      	pop	{r7}
 800704a:	4770      	bx	lr

0800704c <SysTick_Handler>:

void SysTick_Handler(void)
{
 800704c:	b580      	push	{r7, lr}
 800704e:	af00      	add	r7, sp, #0
  HAL_IncTick();
 8007050:	f7f9 ff64 	bl	8000f1c <HAL_IncTick>
  HAL_SYSTICK_IRQHandler();
 8007054:	f7fa fee2 	bl	8001e1c <HAL_SYSTICK_IRQHandler>
}
 8007058:	bf00      	nop
 800705a:	bd80      	pop	{r7, pc}

0800705c <EXTI0_IRQHandler>:
/*  available peripheral interrupt handler's name please refer to the startup */
/*  file (startup_stm32f1xx.s).                                               */
//==============================================================================

void EXTI0_IRQHandler(void)
{
 800705c:	b580      	push	{r7, lr}
 800705e:	af00      	add	r7, sp, #0
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_0);
 8007060:	2001      	movs	r0, #1
 8007062:	f7fb f8f7 	bl	8002254 <HAL_GPIO_EXTI_IRQHandler>
}
 8007066:	bf00      	nop
 8007068:	bd80      	pop	{r7, pc}
	...

0800706c <I2C1_EV_IRQHandler>:

void I2C1_EV_IRQHandler(void)
{
 800706c:	b580      	push	{r7, lr}
 800706e:	af00      	add	r7, sp, #0
  HAL_I2C_EV_IRQHandler(&hi2c1);
 8007070:	4802      	ldr	r0, [pc, #8]	; (800707c <I2C1_EV_IRQHandler+0x10>)
 8007072:	f7fb fd6f 	bl	8002b54 <HAL_I2C_EV_IRQHandler>
}
 8007076:	bf00      	nop
 8007078:	bd80      	pop	{r7, pc}
 800707a:	bf00      	nop
 800707c:	200003b4 	.word	0x200003b4

08007080 <I2C1_ER_IRQHandler>:

void I2C1_ER_IRQHandler(void)
{
 8007080:	b580      	push	{r7, lr}
 8007082:	af00      	add	r7, sp, #0
  HAL_I2C_ER_IRQHandler(&hi2c1);
 8007084:	4802      	ldr	r0, [pc, #8]	; (8007090 <I2C1_ER_IRQHandler+0x10>)
 8007086:	f7fb fe69 	bl	8002d5c <HAL_I2C_ER_IRQHandler>
}
 800708a:	bf00      	nop
 800708c:	bd80      	pop	{r7, pc}
 800708e:	bf00      	nop
 8007090:	200003b4 	.word	0x200003b4

08007094 <USB_LP_CAN1_RX0_IRQHandler>:

void USB_LP_CAN1_RX0_IRQHandler(void) {
 8007094:	b580      	push	{r7, lr}
 8007096:	af00      	add	r7, sp, #0
    HAL_CAN_IRQHandler(&CanHandle);
 8007098:	4802      	ldr	r0, [pc, #8]	; (80070a4 <USB_LP_CAN1_RX0_IRQHandler+0x10>)
 800709a:	f7fa fb0b 	bl	80016b4 <HAL_CAN_IRQHandler>
}
 800709e:	bf00      	nop
 80070a0:	bd80      	pop	{r7, pc}
 80070a2:	bf00      	nop
 80070a4:	20000304 	.word	0x20000304

080070a8 <TIM3_IRQHandler>:

void TIM3_IRQHandler(void)
{
 80070a8:	b580      	push	{r7, lr}
 80070aa:	af00      	add	r7, sp, #0
  HAL_TIM_IRQHandler(&TimHandle_period);
 80070ac:	4802      	ldr	r0, [pc, #8]	; (80070b8 <TIM3_IRQHandler+0x10>)
 80070ae:	f7fd fe9d 	bl	8004dec <HAL_TIM_IRQHandler>
}
 80070b2:	bf00      	nop
 80070b4:	bd80      	pop	{r7, pc}
 80070b6:	bf00      	nop
 80070b8:	20000638 	.word	0x20000638

080070bc <USART3_IRQHandler>:

void USART3_IRQHandler(void)
{
 80070bc:	b580      	push	{r7, lr}
 80070be:	af00      	add	r7, sp, #0
  HAL_UART_IRQHandler(&UartDxlHandle);
 80070c0:	4802      	ldr	r0, [pc, #8]	; (80070cc <USART3_IRQHandler+0x10>)
 80070c2:	f7fe f915 	bl	80052f0 <HAL_UART_IRQHandler>
}
 80070c6:	bf00      	nop
 80070c8:	bd80      	pop	{r7, pc}
 80070ca:	bf00      	nop
 80070cc:	20000200 	.word	0x20000200

080070d0 <USART2_IRQHandler>:

void USART2_IRQHandler(void)
{
 80070d0:	b580      	push	{r7, lr}
 80070d2:	af00      	add	r7, sp, #0
  HAL_UART_IRQHandler(&Uart2Handle);
 80070d4:	4802      	ldr	r0, [pc, #8]	; (80070e0 <USART2_IRQHandler+0x10>)
 80070d6:	f7fe f90b 	bl	80052f0 <HAL_UART_IRQHandler>
}
 80070da:	bf00      	nop
 80070dc:	bd80      	pop	{r7, pc}
 80070de:	bf00      	nop
 80070e0:	20000258 	.word	0x20000258

080070e4 <_sbrk>:
	}
	return len;
}

caddr_t _sbrk(int incr)
{
 80070e4:	b580      	push	{r7, lr}
 80070e6:	b084      	sub	sp, #16
 80070e8:	af00      	add	r7, sp, #0
 80070ea:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 80070ec:	4b11      	ldr	r3, [pc, #68]	; (8007134 <_sbrk+0x50>)
 80070ee:	681b      	ldr	r3, [r3, #0]
 80070f0:	2b00      	cmp	r3, #0
 80070f2:	d102      	bne.n	80070fa <_sbrk+0x16>
		heap_end = &end;
 80070f4:	4b0f      	ldr	r3, [pc, #60]	; (8007134 <_sbrk+0x50>)
 80070f6:	4a10      	ldr	r2, [pc, #64]	; (8007138 <_sbrk+0x54>)
 80070f8:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 80070fa:	4b0e      	ldr	r3, [pc, #56]	; (8007134 <_sbrk+0x50>)
 80070fc:	681b      	ldr	r3, [r3, #0]
 80070fe:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 8007100:	4b0c      	ldr	r3, [pc, #48]	; (8007134 <_sbrk+0x50>)
 8007102:	681a      	ldr	r2, [r3, #0]
 8007104:	687b      	ldr	r3, [r7, #4]
 8007106:	4413      	add	r3, r2
 8007108:	466a      	mov	r2, sp
 800710a:	4293      	cmp	r3, r2
 800710c:	d907      	bls.n	800711e <_sbrk+0x3a>
	{
//		write(1, "Heap and stack collision\n", 25);
//		abort();
		errno = ENOMEM;
 800710e:	f003 f99b 	bl	800a448 <__errno>
 8007112:	4603      	mov	r3, r0
 8007114:	220c      	movs	r2, #12
 8007116:	601a      	str	r2, [r3, #0]
		return (caddr_t) -1;
 8007118:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800711c:	e006      	b.n	800712c <_sbrk+0x48>
	}

	heap_end += incr;
 800711e:	4b05      	ldr	r3, [pc, #20]	; (8007134 <_sbrk+0x50>)
 8007120:	681a      	ldr	r2, [r3, #0]
 8007122:	687b      	ldr	r3, [r7, #4]
 8007124:	4413      	add	r3, r2
 8007126:	4a03      	ldr	r2, [pc, #12]	; (8007134 <_sbrk+0x50>)
 8007128:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 800712a:	68fb      	ldr	r3, [r7, #12]
}
 800712c:	4618      	mov	r0, r3
 800712e:	3710      	adds	r7, #16
 8007130:	46bd      	mov	sp, r7
 8007132:	bd80      	pop	{r7, pc}
 8007134:	200001c4 	.word	0x200001c4
 8007138:	20000680 	.word	0x20000680

0800713c <systemClock_Config>:

#include "systemClock.h"


void systemClock_Config(void)
{
 800713c:	b580      	push	{r7, lr}
 800713e:	b090      	sub	sp, #64	; 0x40
 8007140:	af00      	add	r7, sp, #0
	 RCC_OscInitTypeDef RCC_OscInitStruct;
	 RCC_ClkInitTypeDef RCC_ClkInitStruct;

	 RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8007142:	2302      	movs	r3, #2
 8007144:	61bb      	str	r3, [r7, #24]
	 RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8007146:	2301      	movs	r3, #1
 8007148:	62bb      	str	r3, [r7, #40]	; 0x28
	 RCC_OscInitStruct.HSICalibrationValue = 16;
 800714a:	2310      	movs	r3, #16
 800714c:	62fb      	str	r3, [r7, #44]	; 0x2c
	 RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800714e:	2302      	movs	r3, #2
 8007150:	637b      	str	r3, [r7, #52]	; 0x34
	 RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI_DIV2;
 8007152:	2300      	movs	r3, #0
 8007154:	63bb      	str	r3, [r7, #56]	; 0x38
	 RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8007156:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 800715a:	63fb      	str	r3, [r7, #60]	; 0x3c
	 HAL_RCC_OscConfig(&RCC_OscInitStruct);
 800715c:	f107 0318 	add.w	r3, r7, #24
 8007160:	4618      	mov	r0, r3
 8007162:	f7fd fa23 	bl	80045ac <HAL_RCC_OscConfig>

	 RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_SYSCLK;
 8007166:	2301      	movs	r3, #1
 8007168:	607b      	str	r3, [r7, #4]
	 RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800716a:	2302      	movs	r3, #2
 800716c:	60bb      	str	r3, [r7, #8]
	 RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800716e:	2300      	movs	r3, #0
 8007170:	60fb      	str	r3, [r7, #12]
	 RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8007172:	2300      	movs	r3, #0
 8007174:	613b      	str	r3, [r7, #16]
	 RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8007176:	2300      	movs	r3, #0
 8007178:	617b      	str	r3, [r7, #20]
	 HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1);
 800717a:	1d3b      	adds	r3, r7, #4
 800717c:	2101      	movs	r1, #1
 800717e:	4618      	mov	r0, r3
 8007180:	f7fd fc78 	bl	8004a74 <HAL_RCC_ClockConfig>

	 HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq()/1000);
 8007184:	f7fd fde0 	bl	8004d48 <HAL_RCC_GetHCLKFreq>
 8007188:	4603      	mov	r3, r0
 800718a:	4a0a      	ldr	r2, [pc, #40]	; (80071b4 <systemClock_Config+0x78>)
 800718c:	fba2 2303 	umull	r2, r3, r2, r3
 8007190:	099b      	lsrs	r3, r3, #6
 8007192:	4618      	mov	r0, r3
 8007194:	f7fa fe19 	bl	8001dca <HAL_SYSTICK_Config>
	 HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 8007198:	2004      	movs	r0, #4
 800719a:	f7fa fe23 	bl	8001de4 <HAL_SYSTICK_CLKSourceConfig>

	  /* SysTick_IRQn interrupt configuration */
	  HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 800719e:	2200      	movs	r2, #0
 80071a0:	2100      	movs	r1, #0
 80071a2:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80071a6:	f7fa fdd8 	bl	8001d5a <HAL_NVIC_SetPriority>

}
 80071aa:	bf00      	nop
 80071ac:	3740      	adds	r7, #64	; 0x40
 80071ae:	46bd      	mov	sp, r7
 80071b0:	bd80      	pop	{r7, pc}
 80071b2:	bf00      	nop
 80071b4:	10624dd3 	.word	0x10624dd3

080071b8 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80071b8:	b480      	push	{r7}
 80071ba:	af00      	add	r7, sp, #0
  /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 80071bc:	4b15      	ldr	r3, [pc, #84]	; (8007214 <SystemInit+0x5c>)
 80071be:	681b      	ldr	r3, [r3, #0]
 80071c0:	4a14      	ldr	r2, [pc, #80]	; (8007214 <SystemInit+0x5c>)
 80071c2:	f043 0301 	orr.w	r3, r3, #1
 80071c6:	6013      	str	r3, [r2, #0]

  /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
#if !defined(STM32F105xC) && !defined(STM32F107xC)
  RCC->CFGR &= (uint32_t)0xF8FF0000;
 80071c8:	4b12      	ldr	r3, [pc, #72]	; (8007214 <SystemInit+0x5c>)
 80071ca:	685a      	ldr	r2, [r3, #4]
 80071cc:	4911      	ldr	r1, [pc, #68]	; (8007214 <SystemInit+0x5c>)
 80071ce:	4b12      	ldr	r3, [pc, #72]	; (8007218 <SystemInit+0x60>)
 80071d0:	4013      	ands	r3, r2
 80071d2:	604b      	str	r3, [r1, #4]
#else
  RCC->CFGR &= (uint32_t)0xF0FF0000;
#endif /* STM32F105xC */   
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 80071d4:	4b0f      	ldr	r3, [pc, #60]	; (8007214 <SystemInit+0x5c>)
 80071d6:	681b      	ldr	r3, [r3, #0]
 80071d8:	4a0e      	ldr	r2, [pc, #56]	; (8007214 <SystemInit+0x5c>)
 80071da:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 80071de:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80071e2:	6013      	str	r3, [r2, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 80071e4:	4b0b      	ldr	r3, [pc, #44]	; (8007214 <SystemInit+0x5c>)
 80071e6:	681b      	ldr	r3, [r3, #0]
 80071e8:	4a0a      	ldr	r2, [pc, #40]	; (8007214 <SystemInit+0x5c>)
 80071ea:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80071ee:	6013      	str	r3, [r2, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  RCC->CFGR &= (uint32_t)0xFF80FFFF;
 80071f0:	4b08      	ldr	r3, [pc, #32]	; (8007214 <SystemInit+0x5c>)
 80071f2:	685b      	ldr	r3, [r3, #4]
 80071f4:	4a07      	ldr	r2, [pc, #28]	; (8007214 <SystemInit+0x5c>)
 80071f6:	f423 03fe 	bic.w	r3, r3, #8323072	; 0x7f0000
 80071fa:	6053      	str	r3, [r2, #4]

  /* Reset CFGR2 register */
  RCC->CFGR2 = 0x00000000;      
#else
  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x009F0000;
 80071fc:	4b05      	ldr	r3, [pc, #20]	; (8007214 <SystemInit+0x5c>)
 80071fe:	f44f 021f 	mov.w	r2, #10420224	; 0x9f0000
 8007202:	609a      	str	r2, [r3, #8]
#endif 

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 8007204:	4b05      	ldr	r3, [pc, #20]	; (800721c <SystemInit+0x64>)
 8007206:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800720a:	609a      	str	r2, [r3, #8]
#endif 
}
 800720c:	bf00      	nop
 800720e:	46bd      	mov	sp, r7
 8007210:	bc80      	pop	{r7}
 8007212:	4770      	bx	lr
 8007214:	40021000 	.word	0x40021000
 8007218:	f8ff0000 	.word	0xf8ff0000
 800721c:	e000ed00 	.word	0xe000ed00

08007220 <num2str>:
#include "util.h"

//=================================================================
void num2str(char *s, unsigned int number, unsigned int base, unsigned int size, int sp)
{
 8007220:	b480      	push	{r7}
 8007222:	b089      	sub	sp, #36	; 0x24
 8007224:	af00      	add	r7, sp, #0
 8007226:	60f8      	str	r0, [r7, #12]
 8007228:	60b9      	str	r1, [r7, #8]
 800722a:	607a      	str	r2, [r7, #4]
 800722c:	603b      	str	r3, [r7, #0]
        static char  hexChars[] = "0123456789ABCDEF";

        char *p=s;
 800722e:	68fb      	ldr	r3, [r7, #12]
 8007230:	617b      	str	r3, [r7, #20]
        unsigned int i;
        char tmp;

        // get digits
        do {
                *s++=hexChars[number % base];
 8007232:	68bb      	ldr	r3, [r7, #8]
 8007234:	687a      	ldr	r2, [r7, #4]
 8007236:	fbb3 f2f2 	udiv	r2, r3, r2
 800723a:	6879      	ldr	r1, [r7, #4]
 800723c:	fb01 f202 	mul.w	r2, r1, r2
 8007240:	1a9a      	subs	r2, r3, r2
 8007242:	68fb      	ldr	r3, [r7, #12]
 8007244:	1c59      	adds	r1, r3, #1
 8007246:	60f9      	str	r1, [r7, #12]
 8007248:	4935      	ldr	r1, [pc, #212]	; (8007320 <num2str+0x100>)
 800724a:	5c8a      	ldrb	r2, [r1, r2]
 800724c:	701a      	strb	r2, [r3, #0]
        } while (number /= base);
 800724e:	68ba      	ldr	r2, [r7, #8]
 8007250:	687b      	ldr	r3, [r7, #4]
 8007252:	fbb2 f3f3 	udiv	r3, r2, r3
 8007256:	60bb      	str	r3, [r7, #8]
 8007258:	68bb      	ldr	r3, [r7, #8]
 800725a:	2b00      	cmp	r3, #0
 800725c:	d1e9      	bne.n	8007232 <num2str+0x12>
        *s='\0';
 800725e:	68fb      	ldr	r3, [r7, #12]
 8007260:	2200      	movs	r2, #0
 8007262:	701a      	strb	r2, [r3, #0]

        // reverse string
        cnt=s-p;
 8007264:	68fa      	ldr	r2, [r7, #12]
 8007266:	697b      	ldr	r3, [r7, #20]
 8007268:	1ad3      	subs	r3, r2, r3
 800726a:	613b      	str	r3, [r7, #16]
        for (i=0;i<cnt/2;i++) {
 800726c:	2300      	movs	r3, #0
 800726e:	61fb      	str	r3, [r7, #28]
 8007270:	e01a      	b.n	80072a8 <num2str+0x88>
                tmp=p[i]; p[i] = p[cnt-i-1]; p[cnt-i-1]=tmp;
 8007272:	697a      	ldr	r2, [r7, #20]
 8007274:	69fb      	ldr	r3, [r7, #28]
 8007276:	4413      	add	r3, r2
 8007278:	781b      	ldrb	r3, [r3, #0]
 800727a:	76fb      	strb	r3, [r7, #27]
 800727c:	693a      	ldr	r2, [r7, #16]
 800727e:	69fb      	ldr	r3, [r7, #28]
 8007280:	1ad3      	subs	r3, r2, r3
 8007282:	3b01      	subs	r3, #1
 8007284:	697a      	ldr	r2, [r7, #20]
 8007286:	441a      	add	r2, r3
 8007288:	6979      	ldr	r1, [r7, #20]
 800728a:	69fb      	ldr	r3, [r7, #28]
 800728c:	440b      	add	r3, r1
 800728e:	7812      	ldrb	r2, [r2, #0]
 8007290:	701a      	strb	r2, [r3, #0]
 8007292:	693a      	ldr	r2, [r7, #16]
 8007294:	69fb      	ldr	r3, [r7, #28]
 8007296:	1ad3      	subs	r3, r2, r3
 8007298:	3b01      	subs	r3, #1
 800729a:	697a      	ldr	r2, [r7, #20]
 800729c:	4413      	add	r3, r2
 800729e:	7efa      	ldrb	r2, [r7, #27]
 80072a0:	701a      	strb	r2, [r3, #0]
        for (i=0;i<cnt/2;i++) {
 80072a2:	69fb      	ldr	r3, [r7, #28]
 80072a4:	3301      	adds	r3, #1
 80072a6:	61fb      	str	r3, [r7, #28]
 80072a8:	693b      	ldr	r3, [r7, #16]
 80072aa:	085b      	lsrs	r3, r3, #1
 80072ac:	69fa      	ldr	r2, [r7, #28]
 80072ae:	429a      	cmp	r2, r3
 80072b0:	d3df      	bcc.n	8007272 <num2str+0x52>
        }

        // add extra space
        if (cnt<size) {
 80072b2:	693a      	ldr	r2, [r7, #16]
 80072b4:	683b      	ldr	r3, [r7, #0]
 80072b6:	429a      	cmp	r2, r3
 80072b8:	d22d      	bcs.n	8007316 <num2str+0xf6>
                for (i=cnt;i==0;i--)
 80072ba:	693b      	ldr	r3, [r7, #16]
 80072bc:	61fb      	str	r3, [r7, #28]
 80072be:	e00e      	b.n	80072de <num2str+0xbe>
                		{p[i+size-cnt]=p[i];}
 80072c0:	697a      	ldr	r2, [r7, #20]
 80072c2:	69fb      	ldr	r3, [r7, #28]
 80072c4:	441a      	add	r2, r3
 80072c6:	69f9      	ldr	r1, [r7, #28]
 80072c8:	683b      	ldr	r3, [r7, #0]
 80072ca:	4419      	add	r1, r3
 80072cc:	693b      	ldr	r3, [r7, #16]
 80072ce:	1acb      	subs	r3, r1, r3
 80072d0:	6979      	ldr	r1, [r7, #20]
 80072d2:	440b      	add	r3, r1
 80072d4:	7812      	ldrb	r2, [r2, #0]
 80072d6:	701a      	strb	r2, [r3, #0]
                for (i=cnt;i==0;i--)
 80072d8:	69fb      	ldr	r3, [r7, #28]
 80072da:	3b01      	subs	r3, #1
 80072dc:	61fb      	str	r3, [r7, #28]
 80072de:	69fb      	ldr	r3, [r7, #28]
 80072e0:	2b00      	cmp	r3, #0
 80072e2:	d0ed      	beq.n	80072c0 <num2str+0xa0>
                if (sp) tmp=' '; else tmp='0';
 80072e4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80072e6:	2b00      	cmp	r3, #0
 80072e8:	d002      	beq.n	80072f0 <num2str+0xd0>
 80072ea:	2320      	movs	r3, #32
 80072ec:	76fb      	strb	r3, [r7, #27]
 80072ee:	e001      	b.n	80072f4 <num2str+0xd4>
 80072f0:	2330      	movs	r3, #48	; 0x30
 80072f2:	76fb      	strb	r3, [r7, #27]
                for (i=0;i<size-cnt;i++) p[i]=tmp;
 80072f4:	2300      	movs	r3, #0
 80072f6:	61fb      	str	r3, [r7, #28]
 80072f8:	e007      	b.n	800730a <num2str+0xea>
 80072fa:	697a      	ldr	r2, [r7, #20]
 80072fc:	69fb      	ldr	r3, [r7, #28]
 80072fe:	4413      	add	r3, r2
 8007300:	7efa      	ldrb	r2, [r7, #27]
 8007302:	701a      	strb	r2, [r3, #0]
 8007304:	69fb      	ldr	r3, [r7, #28]
 8007306:	3301      	adds	r3, #1
 8007308:	61fb      	str	r3, [r7, #28]
 800730a:	683a      	ldr	r2, [r7, #0]
 800730c:	693b      	ldr	r3, [r7, #16]
 800730e:	1ad3      	subs	r3, r2, r3
 8007310:	69fa      	ldr	r2, [r7, #28]
 8007312:	429a      	cmp	r2, r3
 8007314:	d3f1      	bcc.n	80072fa <num2str+0xda>
        }
}
 8007316:	bf00      	nop
 8007318:	3724      	adds	r7, #36	; 0x24
 800731a:	46bd      	mov	sp, r7
 800731c:	bc80      	pop	{r7}
 800731e:	4770      	bx	lr
 8007320:	20000010 	.word	0x20000010

08007324 <str2num>:

//=================================================================
unsigned int str2num(char *s, unsigned base)
{
 8007324:	b480      	push	{r7}
 8007326:	b087      	sub	sp, #28
 8007328:	af00      	add	r7, sp, #0
 800732a:	6078      	str	r0, [r7, #4]
 800732c:	6039      	str	r1, [r7, #0]
	unsigned int u=0, d;
 800732e:	2300      	movs	r3, #0
 8007330:	617b      	str	r3, [r7, #20]
	char ch=*s++;
 8007332:	687b      	ldr	r3, [r7, #4]
 8007334:	1c5a      	adds	r2, r3, #1
 8007336:	607a      	str	r2, [r7, #4]
 8007338:	781b      	ldrb	r3, [r3, #0]
 800733a:	73fb      	strb	r3, [r7, #15]
	while (ch) {
 800733c:	e02e      	b.n	800739c <str2num+0x78>
		if ((ch>='0') && (ch<='9')) d=ch-'0';
 800733e:	7bfb      	ldrb	r3, [r7, #15]
 8007340:	2b2f      	cmp	r3, #47	; 0x2f
 8007342:	d906      	bls.n	8007352 <str2num+0x2e>
 8007344:	7bfb      	ldrb	r3, [r7, #15]
 8007346:	2b39      	cmp	r3, #57	; 0x39
 8007348:	d803      	bhi.n	8007352 <str2num+0x2e>
 800734a:	7bfb      	ldrb	r3, [r7, #15]
 800734c:	3b30      	subs	r3, #48	; 0x30
 800734e:	613b      	str	r3, [r7, #16]
 8007350:	e018      	b.n	8007384 <str2num+0x60>
		else if ((base==16) && (ch>='A') && (ch<='F')) d=ch-'A'+10;
 8007352:	683b      	ldr	r3, [r7, #0]
 8007354:	2b10      	cmp	r3, #16
 8007356:	d109      	bne.n	800736c <str2num+0x48>
 8007358:	7bfb      	ldrb	r3, [r7, #15]
 800735a:	2b40      	cmp	r3, #64	; 0x40
 800735c:	d906      	bls.n	800736c <str2num+0x48>
 800735e:	7bfb      	ldrb	r3, [r7, #15]
 8007360:	2b46      	cmp	r3, #70	; 0x46
 8007362:	d803      	bhi.n	800736c <str2num+0x48>
 8007364:	7bfb      	ldrb	r3, [r7, #15]
 8007366:	3b37      	subs	r3, #55	; 0x37
 8007368:	613b      	str	r3, [r7, #16]
 800736a:	e00b      	b.n	8007384 <str2num+0x60>
		else if ((base==16) && (ch>='a') && (ch<='f')) d=ch-'a'+10;
 800736c:	683b      	ldr	r3, [r7, #0]
 800736e:	2b10      	cmp	r3, #16
 8007370:	d117      	bne.n	80073a2 <str2num+0x7e>
 8007372:	7bfb      	ldrb	r3, [r7, #15]
 8007374:	2b60      	cmp	r3, #96	; 0x60
 8007376:	d914      	bls.n	80073a2 <str2num+0x7e>
 8007378:	7bfb      	ldrb	r3, [r7, #15]
 800737a:	2b66      	cmp	r3, #102	; 0x66
 800737c:	d811      	bhi.n	80073a2 <str2num+0x7e>
 800737e:	7bfb      	ldrb	r3, [r7, #15]
 8007380:	3b57      	subs	r3, #87	; 0x57
 8007382:	613b      	str	r3, [r7, #16]
		else break;
		u=d+base*u;
 8007384:	683b      	ldr	r3, [r7, #0]
 8007386:	697a      	ldr	r2, [r7, #20]
 8007388:	fb02 f303 	mul.w	r3, r2, r3
 800738c:	693a      	ldr	r2, [r7, #16]
 800738e:	4413      	add	r3, r2
 8007390:	617b      	str	r3, [r7, #20]
		ch=*s++;
 8007392:	687b      	ldr	r3, [r7, #4]
 8007394:	1c5a      	adds	r2, r3, #1
 8007396:	607a      	str	r2, [r7, #4]
 8007398:	781b      	ldrb	r3, [r3, #0]
 800739a:	73fb      	strb	r3, [r7, #15]
	while (ch) {
 800739c:	7bfb      	ldrb	r3, [r7, #15]
 800739e:	2b00      	cmp	r3, #0
 80073a0:	d1cd      	bne.n	800733e <str2num+0x1a>
	}
	return u;
 80073a2:	697b      	ldr	r3, [r7, #20]
}
 80073a4:	4618      	mov	r0, r3
 80073a6:	371c      	adds	r7, #28
 80073a8:	46bd      	mov	sp, r7
 80073aa:	bc80      	pop	{r7}
 80073ac:	4770      	bx	lr

080073ae <reverse>:

//=================================================================
void reverse(char *str, int len)
{
 80073ae:	b480      	push	{r7}
 80073b0:	b087      	sub	sp, #28
 80073b2:	af00      	add	r7, sp, #0
 80073b4:	6078      	str	r0, [r7, #4]
 80073b6:	6039      	str	r1, [r7, #0]
    int i=0, j=len-1, temp;
 80073b8:	2300      	movs	r3, #0
 80073ba:	617b      	str	r3, [r7, #20]
 80073bc:	683b      	ldr	r3, [r7, #0]
 80073be:	3b01      	subs	r3, #1
 80073c0:	613b      	str	r3, [r7, #16]
    while (i<j)
 80073c2:	e018      	b.n	80073f6 <reverse+0x48>
    {
        temp = str[i];
 80073c4:	697b      	ldr	r3, [r7, #20]
 80073c6:	687a      	ldr	r2, [r7, #4]
 80073c8:	4413      	add	r3, r2
 80073ca:	781b      	ldrb	r3, [r3, #0]
 80073cc:	60fb      	str	r3, [r7, #12]
        str[i] = str[j];
 80073ce:	693b      	ldr	r3, [r7, #16]
 80073d0:	687a      	ldr	r2, [r7, #4]
 80073d2:	441a      	add	r2, r3
 80073d4:	697b      	ldr	r3, [r7, #20]
 80073d6:	6879      	ldr	r1, [r7, #4]
 80073d8:	440b      	add	r3, r1
 80073da:	7812      	ldrb	r2, [r2, #0]
 80073dc:	701a      	strb	r2, [r3, #0]
        str[j] = temp;
 80073de:	693b      	ldr	r3, [r7, #16]
 80073e0:	687a      	ldr	r2, [r7, #4]
 80073e2:	4413      	add	r3, r2
 80073e4:	68fa      	ldr	r2, [r7, #12]
 80073e6:	b2d2      	uxtb	r2, r2
 80073e8:	701a      	strb	r2, [r3, #0]
        i++; j--;
 80073ea:	697b      	ldr	r3, [r7, #20]
 80073ec:	3301      	adds	r3, #1
 80073ee:	617b      	str	r3, [r7, #20]
 80073f0:	693b      	ldr	r3, [r7, #16]
 80073f2:	3b01      	subs	r3, #1
 80073f4:	613b      	str	r3, [r7, #16]
    while (i<j)
 80073f6:	697a      	ldr	r2, [r7, #20]
 80073f8:	693b      	ldr	r3, [r7, #16]
 80073fa:	429a      	cmp	r2, r3
 80073fc:	dbe2      	blt.n	80073c4 <reverse+0x16>
    }
}
 80073fe:	bf00      	nop
 8007400:	bf00      	nop
 8007402:	371c      	adds	r7, #28
 8007404:	46bd      	mov	sp, r7
 8007406:	bc80      	pop	{r7}
 8007408:	4770      	bx	lr
	...

0800740c <intToStr>:

//=================================================================
int intToStr(int x, char str[], int d)
{
 800740c:	b580      	push	{r7, lr}
 800740e:	b086      	sub	sp, #24
 8007410:	af00      	add	r7, sp, #0
 8007412:	60f8      	str	r0, [r7, #12]
 8007414:	60b9      	str	r1, [r7, #8]
 8007416:	607a      	str	r2, [r7, #4]
    int i = 0;
 8007418:	2300      	movs	r3, #0
 800741a:	617b      	str	r3, [r7, #20]
    while (x)
 800741c:	e01d      	b.n	800745a <intToStr+0x4e>
    {
        str[i++] = (x%10) + '0';
 800741e:	68fa      	ldr	r2, [r7, #12]
 8007420:	4b1d      	ldr	r3, [pc, #116]	; (8007498 <intToStr+0x8c>)
 8007422:	fb83 1302 	smull	r1, r3, r3, r2
 8007426:	1099      	asrs	r1, r3, #2
 8007428:	17d3      	asrs	r3, r2, #31
 800742a:	1ac9      	subs	r1, r1, r3
 800742c:	460b      	mov	r3, r1
 800742e:	009b      	lsls	r3, r3, #2
 8007430:	440b      	add	r3, r1
 8007432:	005b      	lsls	r3, r3, #1
 8007434:	1ad1      	subs	r1, r2, r3
 8007436:	b2ca      	uxtb	r2, r1
 8007438:	697b      	ldr	r3, [r7, #20]
 800743a:	1c59      	adds	r1, r3, #1
 800743c:	6179      	str	r1, [r7, #20]
 800743e:	4619      	mov	r1, r3
 8007440:	68bb      	ldr	r3, [r7, #8]
 8007442:	440b      	add	r3, r1
 8007444:	3230      	adds	r2, #48	; 0x30
 8007446:	b2d2      	uxtb	r2, r2
 8007448:	701a      	strb	r2, [r3, #0]
        x = x/10;
 800744a:	68fb      	ldr	r3, [r7, #12]
 800744c:	4a12      	ldr	r2, [pc, #72]	; (8007498 <intToStr+0x8c>)
 800744e:	fb82 1203 	smull	r1, r2, r2, r3
 8007452:	1092      	asrs	r2, r2, #2
 8007454:	17db      	asrs	r3, r3, #31
 8007456:	1ad3      	subs	r3, r2, r3
 8007458:	60fb      	str	r3, [r7, #12]
    while (x)
 800745a:	68fb      	ldr	r3, [r7, #12]
 800745c:	2b00      	cmp	r3, #0
 800745e:	d1de      	bne.n	800741e <intToStr+0x12>
    }

    // If number of digits required is more, then
    // add 0s at the beginning
    while (i < d)
 8007460:	e007      	b.n	8007472 <intToStr+0x66>
        str[i++] = '0';
 8007462:	697b      	ldr	r3, [r7, #20]
 8007464:	1c5a      	adds	r2, r3, #1
 8007466:	617a      	str	r2, [r7, #20]
 8007468:	461a      	mov	r2, r3
 800746a:	68bb      	ldr	r3, [r7, #8]
 800746c:	4413      	add	r3, r2
 800746e:	2230      	movs	r2, #48	; 0x30
 8007470:	701a      	strb	r2, [r3, #0]
    while (i < d)
 8007472:	697a      	ldr	r2, [r7, #20]
 8007474:	687b      	ldr	r3, [r7, #4]
 8007476:	429a      	cmp	r2, r3
 8007478:	dbf3      	blt.n	8007462 <intToStr+0x56>

    reverse(str, i);
 800747a:	6979      	ldr	r1, [r7, #20]
 800747c:	68b8      	ldr	r0, [r7, #8]
 800747e:	f7ff ff96 	bl	80073ae <reverse>
    str[i] = '\0';
 8007482:	697b      	ldr	r3, [r7, #20]
 8007484:	68ba      	ldr	r2, [r7, #8]
 8007486:	4413      	add	r3, r2
 8007488:	2200      	movs	r2, #0
 800748a:	701a      	strb	r2, [r3, #0]
    return i;
 800748c:	697b      	ldr	r3, [r7, #20]
}
 800748e:	4618      	mov	r0, r3
 8007490:	3718      	adds	r7, #24
 8007492:	46bd      	mov	sp, r7
 8007494:	bd80      	pop	{r7, pc}
 8007496:	bf00      	nop
 8007498:	66666667 	.word	0x66666667

0800749c <float2str>:
//=================================================================
void float2str( char *res, float n, int afterpoint)
{
 800749c:	b580      	push	{r7, lr}
 800749e:	b088      	sub	sp, #32
 80074a0:	af00      	add	r7, sp, #0
 80074a2:	60f8      	str	r0, [r7, #12]
 80074a4:	60b9      	str	r1, [r7, #8]
 80074a6:	607a      	str	r2, [r7, #4]
    // Extract integer part
    int ipart = (int)n;
 80074a8:	68b8      	ldr	r0, [r7, #8]
 80074aa:	f7f9 fccb 	bl	8000e44 <__aeabi_f2iz>
 80074ae:	4603      	mov	r3, r0
 80074b0:	61fb      	str	r3, [r7, #28]

    // Extract floating part
    float fpart = n - (float)ipart;
 80074b2:	69f8      	ldr	r0, [r7, #28]
 80074b4:	f7f9 fb22 	bl	8000afc <__aeabi_i2f>
 80074b8:	4603      	mov	r3, r0
 80074ba:	4619      	mov	r1, r3
 80074bc:	68b8      	ldr	r0, [r7, #8]
 80074be:	f7f9 fa67 	bl	8000990 <__aeabi_fsub>
 80074c2:	4603      	mov	r3, r0
 80074c4:	61bb      	str	r3, [r7, #24]

    // convert integer part to string
    int i = intToStr(ipart, res, 0);
 80074c6:	2200      	movs	r2, #0
 80074c8:	68f9      	ldr	r1, [r7, #12]
 80074ca:	69f8      	ldr	r0, [r7, #28]
 80074cc:	f7ff ff9e 	bl	800740c <intToStr>
 80074d0:	6178      	str	r0, [r7, #20]

    // check for display option after point
    if (afterpoint != 0)
 80074d2:	687b      	ldr	r3, [r7, #4]
 80074d4:	2b00      	cmp	r3, #0
 80074d6:	d022      	beq.n	800751e <float2str+0x82>
    {
        res[i] = '.';  // add dot
 80074d8:	697b      	ldr	r3, [r7, #20]
 80074da:	68fa      	ldr	r2, [r7, #12]
 80074dc:	4413      	add	r3, r2
 80074de:	222e      	movs	r2, #46	; 0x2e
 80074e0:	701a      	strb	r2, [r3, #0]

        // Get the value of fraction part upto given no.
        // of points after dot. The third parameter is needed
        // to handle cases like 233.007
        fpart = fpart * (float)myPow(10.0, afterpoint);
 80074e2:	687a      	ldr	r2, [r7, #4]
 80074e4:	f04f 0000 	mov.w	r0, #0
 80074e8:	490f      	ldr	r1, [pc, #60]	; (8007528 <float2str+0x8c>)
 80074ea:	f000 f81f 	bl	800752c <myPow>
 80074ee:	4602      	mov	r2, r0
 80074f0:	460b      	mov	r3, r1
 80074f2:	4610      	mov	r0, r2
 80074f4:	4619      	mov	r1, r3
 80074f6:	f7f9 f9f7 	bl	80008e8 <__aeabi_d2f>
 80074fa:	4603      	mov	r3, r0
 80074fc:	4619      	mov	r1, r3
 80074fe:	69b8      	ldr	r0, [r7, #24]
 8007500:	f7f9 fb50 	bl	8000ba4 <__aeabi_fmul>
 8007504:	4603      	mov	r3, r0
 8007506:	61bb      	str	r3, [r7, #24]

        intToStr((int)fpart, res + i + 1, afterpoint);
 8007508:	69b8      	ldr	r0, [r7, #24]
 800750a:	f7f9 fc9b 	bl	8000e44 <__aeabi_f2iz>
 800750e:	697b      	ldr	r3, [r7, #20]
 8007510:	3301      	adds	r3, #1
 8007512:	68fa      	ldr	r2, [r7, #12]
 8007514:	4413      	add	r3, r2
 8007516:	687a      	ldr	r2, [r7, #4]
 8007518:	4619      	mov	r1, r3
 800751a:	f7ff ff77 	bl	800740c <intToStr>
    }
}
 800751e:	bf00      	nop
 8007520:	3720      	adds	r7, #32
 8007522:	46bd      	mov	sp, r7
 8007524:	bd80      	pop	{r7, pc}
 8007526:	bf00      	nop
 8007528:	40240000 	.word	0x40240000

0800752c <myPow>:
//=================================================================
double myPow(double x, int n) {
 800752c:	b580      	push	{r7, lr}
 800752e:	b088      	sub	sp, #32
 8007530:	af00      	add	r7, sp, #0
 8007532:	e9c7 0102 	strd	r0, r1, [r7, #8]
 8007536:	607a      	str	r2, [r7, #4]
    unsigned int p = abs(n);
 8007538:	687b      	ldr	r3, [r7, #4]
 800753a:	2b00      	cmp	r3, #0
 800753c:	bfb8      	it	lt
 800753e:	425b      	neglt	r3, r3
 8007540:	61fb      	str	r3, [r7, #28]
    double result = 1;
 8007542:	f04f 0200 	mov.w	r2, #0
 8007546:	4b1b      	ldr	r3, [pc, #108]	; (80075b4 <myPow+0x88>)
 8007548:	e9c7 2304 	strd	r2, r3, [r7, #16]
    while(p > 0)
 800754c:	e01b      	b.n	8007586 <myPow+0x5a>
    {
        if(p & 1) // if bit is set
 800754e:	69fb      	ldr	r3, [r7, #28]
 8007550:	f003 0301 	and.w	r3, r3, #1
 8007554:	2b00      	cmp	r3, #0
 8007556:	d009      	beq.n	800756c <myPow+0x40>
        {
            result = result * x;
 8007558:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800755c:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8007560:	f7f8 ffb0 	bl	80004c4 <__aeabi_dmul>
 8007564:	4602      	mov	r2, r0
 8007566:	460b      	mov	r3, r1
 8007568:	e9c7 2304 	strd	r2, r3, [r7, #16]
        }
        p = p >> 1;
 800756c:	69fb      	ldr	r3, [r7, #28]
 800756e:	085b      	lsrs	r3, r3, #1
 8007570:	61fb      	str	r3, [r7, #28]
        x = x * x;
 8007572:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8007576:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800757a:	f7f8 ffa3 	bl	80004c4 <__aeabi_dmul>
 800757e:	4602      	mov	r2, r0
 8007580:	460b      	mov	r3, r1
 8007582:	e9c7 2302 	strd	r2, r3, [r7, #8]
    while(p > 0)
 8007586:	69fb      	ldr	r3, [r7, #28]
 8007588:	2b00      	cmp	r3, #0
 800758a:	d1e0      	bne.n	800754e <myPow+0x22>
    }

    if(n < 0)
 800758c:	687b      	ldr	r3, [r7, #4]
 800758e:	2b00      	cmp	r3, #0
 8007590:	da09      	bge.n	80075a6 <myPow+0x7a>
    {
        return 1/result;
 8007592:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8007596:	f04f 0000 	mov.w	r0, #0
 800759a:	4906      	ldr	r1, [pc, #24]	; (80075b4 <myPow+0x88>)
 800759c:	f7f9 f8bc 	bl	8000718 <__aeabi_ddiv>
 80075a0:	4602      	mov	r2, r0
 80075a2:	460b      	mov	r3, r1
 80075a4:	e001      	b.n	80075aa <myPow+0x7e>
    }
    return result;
 80075a6:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
}
 80075aa:	4610      	mov	r0, r2
 80075ac:	4619      	mov	r1, r3
 80075ae:	3720      	adds	r7, #32
 80075b0:	46bd      	mov	sp, r7
 80075b2:	bd80      	pop	{r7, pc}
 80075b4:	3ff00000 	.word	0x3ff00000

080075b8 <VL6180x_UpdateByte>:
static int VL6180x_RangeStaticInit(VL6180xDev_t dev);
static int  VL6180x_UpscaleStaticInit(VL6180xDev_t dev);

//==========================================================

int VL6180x_UpdateByte(VL6180xDev_t dev, uint16_t index, uint8_t AndData, uint8_t OrData){
 80075b8:	b590      	push	{r4, r7, lr}
 80075ba:	b085      	sub	sp, #20
 80075bc:	af00      	add	r7, sp, #0
 80075be:	4604      	mov	r4, r0
 80075c0:	4608      	mov	r0, r1
 80075c2:	4611      	mov	r1, r2
 80075c4:	461a      	mov	r2, r3
 80075c6:	4623      	mov	r3, r4
 80075c8:	71fb      	strb	r3, [r7, #7]
 80075ca:	4603      	mov	r3, r0
 80075cc:	80bb      	strh	r3, [r7, #4]
 80075ce:	460b      	mov	r3, r1
 80075d0:	71bb      	strb	r3, [r7, #6]
 80075d2:	4613      	mov	r3, r2
 80075d4:	70fb      	strb	r3, [r7, #3]

    int  status;
    uint8_t buffer[3];


    buffer[0]=index>>8;
 80075d6:	88bb      	ldrh	r3, [r7, #4]
 80075d8:	0a1b      	lsrs	r3, r3, #8
 80075da:	b29b      	uxth	r3, r3
 80075dc:	b2db      	uxtb	r3, r3
 80075de:	723b      	strb	r3, [r7, #8]
    buffer[1]=index&0xFF;
 80075e0:	88bb      	ldrh	r3, [r7, #4]
 80075e2:	b2db      	uxtb	r3, r3
 80075e4:	727b      	strb	r3, [r7, #9]

    status=VL6180x_I2CWrite(dev, (uint8_t *)buffer,(uint8_t)2);
 80075e6:	f107 0108 	add.w	r1, r7, #8
 80075ea:	79fb      	ldrb	r3, [r7, #7]
 80075ec:	2202      	movs	r2, #2
 80075ee:	4618      	mov	r0, r3
 80075f0:	f002 f94e 	bl	8009890 <VL6180x_I2CWrite>
 80075f4:	60f8      	str	r0, [r7, #12]
    if( !status ){
 80075f6:	68fb      	ldr	r3, [r7, #12]
 80075f8:	2b00      	cmp	r3, #0
 80075fa:	d11b      	bne.n	8007634 <VL6180x_UpdateByte+0x7c>
        /* read data direct onto buffer */
        status=VL6180x_I2CRead(dev, &buffer[2],1);
 80075fc:	f107 0308 	add.w	r3, r7, #8
 8007600:	1c99      	adds	r1, r3, #2
 8007602:	79fb      	ldrb	r3, [r7, #7]
 8007604:	2201      	movs	r2, #1
 8007606:	4618      	mov	r0, r3
 8007608:	f002 f957 	bl	80098ba <VL6180x_I2CRead>
 800760c:	60f8      	str	r0, [r7, #12]
        if( !status ){
 800760e:	68fb      	ldr	r3, [r7, #12]
 8007610:	2b00      	cmp	r3, #0
 8007612:	d10f      	bne.n	8007634 <VL6180x_UpdateByte+0x7c>
            buffer[2]=(buffer[2]&AndData)|OrData;
 8007614:	7aba      	ldrb	r2, [r7, #10]
 8007616:	79bb      	ldrb	r3, [r7, #6]
 8007618:	4013      	ands	r3, r2
 800761a:	b2da      	uxtb	r2, r3
 800761c:	78fb      	ldrb	r3, [r7, #3]
 800761e:	4313      	orrs	r3, r2
 8007620:	b2db      	uxtb	r3, r3
 8007622:	72bb      	strb	r3, [r7, #10]
            status=VL6180x_I2CWrite(dev, buffer, (uint8_t)3);
 8007624:	f107 0108 	add.w	r1, r7, #8
 8007628:	79fb      	ldrb	r3, [r7, #7]
 800762a:	2203      	movs	r2, #3
 800762c:	4618      	mov	r0, r3
 800762e:	f002 f92f 	bl	8009890 <VL6180x_I2CWrite>
 8007632:	60f8      	str	r0, [r7, #12]
        }
    }



    return status;
 8007634:	68fb      	ldr	r3, [r7, #12]
}
 8007636:	4618      	mov	r0, r3
 8007638:	3714      	adds	r7, #20
 800763a:	46bd      	mov	sp, r7
 800763c:	bd90      	pop	{r4, r7, pc}

0800763e <VL6180x_WaitDeviceBooted>:
//================================================================

int VL6180x_WaitDeviceBooted(VL6180xDev_t dev)
{
 800763e:	b580      	push	{r7, lr}
 8007640:	b084      	sub	sp, #16
 8007642:	af00      	add	r7, sp, #0
 8007644:	4603      	mov	r3, r0
 8007646:	71fb      	strb	r3, [r7, #7]
	uint8_t FreshOutReset;
	int status;

	do {
		status = i2c1_ReadReg16Byte(VL6180x_I2C_ADDRESS, SYSTEM_FRESH_OUT_OF_RESET, &FreshOutReset);
 8007648:	f107 030b 	add.w	r3, r7, #11
 800764c:	461a      	mov	r2, r3
 800764e:	2116      	movs	r1, #22
 8007650:	2052      	movs	r0, #82	; 0x52
 8007652:	f7fe fd1b 	bl	800608c <i2c1_ReadReg16Byte>
 8007656:	60f8      	str	r0, [r7, #12]
	} while (FreshOutReset != 1 && status == 0);
 8007658:	7afb      	ldrb	r3, [r7, #11]
 800765a:	2b01      	cmp	r3, #1
 800765c:	d002      	beq.n	8007664 <VL6180x_WaitDeviceBooted+0x26>
 800765e:	68fb      	ldr	r3, [r7, #12]
 8007660:	2b00      	cmp	r3, #0
 8007662:	d0f1      	beq.n	8007648 <VL6180x_WaitDeviceBooted+0xa>

	return status;
 8007664:	68fb      	ldr	r3, [r7, #12]
}
 8007666:	4618      	mov	r0, r3
 8007668:	3710      	adds	r7, #16
 800766a:	46bd      	mov	sp, r7
 800766c:	bd80      	pop	{r7, pc}

0800766e <VL6180x_Identification>:

//================================================================**

uint8_t VL6180x_Identification(VL6180xDev_t dev)
{
 800766e:	b580      	push	{r7, lr}
 8007670:	b084      	sub	sp, #16
 8007672:	af00      	add	r7, sp, #0
 8007674:	4603      	mov	r3, r0
 8007676:	71fb      	strb	r3, [r7, #7]
	uint8_t Id;
	i2c1_ReadReg16Byte(VL6180x_I2C_ADDRESS, IDENTIFICATION_MODEL_ID, &Id);
 8007678:	f107 030f 	add.w	r3, r7, #15
 800767c:	461a      	mov	r2, r3
 800767e:	2100      	movs	r1, #0
 8007680:	2052      	movs	r0, #82	; 0x52
 8007682:	f7fe fd03 	bl	800608c <i2c1_ReadReg16Byte>
	return Id;
 8007686:	7bfb      	ldrb	r3, [r7, #15]
}
 8007688:	4618      	mov	r0, r3
 800768a:	3710      	adds	r7, #16
 800768c:	46bd      	mov	sp, r7
 800768e:	bd80      	pop	{r7, pc}

08007690 <VL6180x_InitData>:

//================================================================
int VL6180x_InitData(VL6180xDev_t dev)
{
 8007690:	b580      	push	{r7, lr}
 8007692:	b088      	sub	sp, #32
 8007694:	af00      	add	r7, sp, #0
 8007696:	4603      	mov	r3, r0
 8007698:	71fb      	strb	r3, [r7, #7]
	uint32_t CalValue;
	uint16_t u16;
	uint32_t XTalkCompRate_KCps;


	VL6180xDevDataSet(dev, EceFactorM, DEF_ECE_FACTOR_M);
 800769a:	4b49      	ldr	r3, [pc, #292]	; (80077c0 <VL6180x_InitData+0x130>)
 800769c:	2255      	movs	r2, #85	; 0x55
 800769e:	811a      	strh	r2, [r3, #8]
	VL6180xDevDataSet(dev, EceFactorD, DEF_ECE_FACTOR_D);
 80076a0:	4b47      	ldr	r3, [pc, #284]	; (80077c0 <VL6180x_InitData+0x130>)
 80076a2:	2264      	movs	r2, #100	; 0x64
 80076a4:	815a      	strh	r2, [r3, #10]

	VL6180xDevDataSet(dev, RangeIgnore.Enabled, 0);
 80076a6:	4b46      	ldr	r3, [pc, #280]	; (80077c0 <VL6180x_InitData+0x130>)
 80076a8:	2200      	movs	r2, #0
 80076aa:	741a      	strb	r2, [r3, #16]

#ifdef VL6180x_HAVE_UPSCALE_DATA
	VL6180xDevDataSet(dev, UpscaleFactor,  DEF_UPSCALE);
 80076ac:	4b44      	ldr	r3, [pc, #272]	; (80077c0 <VL6180x_InitData+0x130>)
 80076ae:	2201      	movs	r2, #1
 80076b0:	761a      	strb	r2, [r3, #24]
#endif

#ifdef VL6180x_HAVE_ALS_DATA
	VL6180xDevDataSet(dev, IntegrationPeriod, DEF_INT_PEFRIOD);
 80076b2:	4b43      	ldr	r3, [pc, #268]	; (80077c0 <VL6180x_InitData+0x130>)
 80076b4:	2264      	movs	r2, #100	; 0x64
 80076b6:	825a      	strh	r2, [r3, #18]
	VL6180xDevDataSet(dev, AlsGainCode, DEF_ALS_GAIN);
 80076b8:	4b41      	ldr	r3, [pc, #260]	; (80077c0 <VL6180x_InitData+0x130>)
 80076ba:	2201      	movs	r2, #1
 80076bc:	829a      	strh	r2, [r3, #20]
	VL6180xDevDataSet(dev, AlsScaler, DEF_ALS_SCALER);
 80076be:	4b40      	ldr	r3, [pc, #256]	; (80077c0 <VL6180x_InitData+0x130>)
 80076c0:	2201      	movs	r2, #1
 80076c2:	82da      	strh	r2, [r3, #22]
#endif

#ifdef VL6180x_HAVE_WRAP_AROUND_DATA
	VL6180xDevDataSet(dev, WrapAroundFilterActive, (VL6180x_WRAP_AROUND_FILTER_SUPPORT > 0));
 80076c4:	4b3e      	ldr	r3, [pc, #248]	; (80077c0 <VL6180x_InitData+0x130>)
 80076c6:	2201      	movs	r2, #1
 80076c8:	765a      	strb	r2, [r3, #25]
	VL6180xDevDataSet(dev, DMaxEnable, DEF_DMAX_ENABLE);
 80076ca:	4b3d      	ldr	r3, [pc, #244]	; (80077c0 <VL6180x_InitData+0x130>)
 80076cc:	2201      	movs	r2, #1
 80076ce:	f883 2090 	strb.w	r2, [r3, #144]	; 0x90
#endif

	_DMax_OneTimeInit(dev);
 80076d2:	79fb      	ldrb	r3, [r7, #7]
 80076d4:	4618      	mov	r0, r3
 80076d6:	f001 fee5 	bl	80094a4 <_DMax_OneTimeInit>
	do {

		HAL_Delay(500);
 80076da:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80076de:	f7f9 fc39 	bl	8000f54 <HAL_Delay>
		/* backup offset initial value from nvm these must be done prior any over call that use offset */
		status = i2c1_ReadReg16Byte(VL6180x_I2C_ADDRESS, SYSRANGE_PART_TO_PART_RANGE_OFFSET, (uint8_t *)&offset);
 80076e2:	f107 0313 	add.w	r3, r7, #19
 80076e6:	461a      	mov	r2, r3
 80076e8:	2124      	movs	r1, #36	; 0x24
 80076ea:	2052      	movs	r0, #82	; 0x52
 80076ec:	f7fe fcce 	bl	800608c <i2c1_ReadReg16Byte>
 80076f0:	61f8      	str	r0, [r7, #28]
		if (status) {
 80076f2:	69fb      	ldr	r3, [r7, #28]
 80076f4:	2b00      	cmp	r3, #0
 80076f6:	d003      	beq.n	8007700 <VL6180x_InitData+0x70>
			term_printf("SYSRANGE_PART_TO_PART_RANGE_OFFSET rd fail\n\r");
 80076f8:	4832      	ldr	r0, [pc, #200]	; (80077c4 <VL6180x_InitData+0x134>)
 80076fa:	f7fe fe23 	bl	8006344 <term_printf>
			break;
 80076fe:	e05a      	b.n	80077b6 <VL6180x_InitData+0x126>
		}
		VL6180xDevDataSet(dev, Part2PartOffsetNVM, offset);
 8007700:	f997 2013 	ldrsb.w	r2, [r7, #19]
 8007704:	4b2e      	ldr	r3, [pc, #184]	; (80077c0 <VL6180x_InitData+0x130>)
 8007706:	f883 2091 	strb.w	r2, [r3, #145]	; 0x91

		status = i2c1_ReadReg16Word32(VL6180x_I2C_ADDRESS, SYSRANGE_RANGE_IGNORE_THRESHOLD, &CalValue);
 800770a:	f107 030c 	add.w	r3, r7, #12
 800770e:	461a      	mov	r2, r3
 8007710:	2126      	movs	r1, #38	; 0x26
 8007712:	2052      	movs	r0, #82	; 0x52
 8007714:	f7fe fd2e 	bl	8006174 <i2c1_ReadReg16Word32>
 8007718:	61f8      	str	r0, [r7, #28]
		if (status) {
 800771a:	69fb      	ldr	r3, [r7, #28]
 800771c:	2b00      	cmp	r3, #0
 800771e:	d003      	beq.n	8007728 <VL6180x_InitData+0x98>
			term_printf("Part2PartAmbNVM rd fail\n\r");
 8007720:	4829      	ldr	r0, [pc, #164]	; (80077c8 <VL6180x_InitData+0x138>)
 8007722:	f7fe fe0f 	bl	8006344 <term_printf>
			break;
 8007726:	e046      	b.n	80077b6 <VL6180x_InitData+0x126>
		}
		if ((CalValue&0xFFFF0000) == 0) {
 8007728:	68fb      	ldr	r3, [r7, #12]
 800772a:	0c1b      	lsrs	r3, r3, #16
 800772c:	041b      	lsls	r3, r3, #16
 800772e:	2b00      	cmp	r3, #0
 8007730:	d101      	bne.n	8007736 <VL6180x_InitData+0xa6>
			CalValue = 0x00CE03F8;
 8007732:	4b26      	ldr	r3, [pc, #152]	; (80077cc <VL6180x_InitData+0x13c>)
 8007734:	60fb      	str	r3, [r7, #12]
		}
		VL6180xDevDataSet(dev, Part2PartAmbNVM, CalValue);
 8007736:	68fb      	ldr	r3, [r7, #12]
 8007738:	4a21      	ldr	r2, [pc, #132]	; (80077c0 <VL6180x_InitData+0x130>)
 800773a:	6013      	str	r3, [r2, #0]

		status = i2c1_ReadReg16Word16(VL6180x_I2C_ADDRESS, SYSRANGE_CROSSTALK_COMPENSATION_RATE , &u16);
 800773c:	f107 030a 	add.w	r3, r7, #10
 8007740:	461a      	mov	r2, r3
 8007742:	211e      	movs	r1, #30
 8007744:	2052      	movs	r0, #82	; 0x52
 8007746:	f7fe fcd7 	bl	80060f8 <i2c1_ReadReg16Word16>
 800774a:	61f8      	str	r0, [r7, #28]
		if (status) {
 800774c:	69fb      	ldr	r3, [r7, #28]
 800774e:	2b00      	cmp	r3, #0
 8007750:	d003      	beq.n	800775a <VL6180x_InitData+0xca>
			term_printf("SYSRANGE_CROSSTALK_COMPENSATION_RATE rd fail\n\r ");
 8007752:	481f      	ldr	r0, [pc, #124]	; (80077d0 <VL6180x_InitData+0x140>)
 8007754:	f7fe fdf6 	bl	8006344 <term_printf>
			break;
 8007758:	e02d      	b.n	80077b6 <VL6180x_InitData+0x126>
		}
		XTalkCompRate_KCps = Fix7_2_KCPs(u16);
 800775a:	897b      	ldrh	r3, [r7, #10]
 800775c:	461a      	mov	r2, r3
 800775e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8007762:	fb02 f303 	mul.w	r3, r2, r3
 8007766:	09db      	lsrs	r3, r3, #7
 8007768:	61bb      	str	r3, [r7, #24]
		VL6180xDevDataSet(dev, XTalkCompRate_KCps, XTalkCompRate_KCps);
 800776a:	4a15      	ldr	r2, [pc, #84]	; (80077c0 <VL6180x_InitData+0x130>)
 800776c:	69bb      	ldr	r3, [r7, #24]
 800776e:	6053      	str	r3, [r2, #4]

		dmax_status = _DMax_InitData(dev);
 8007770:	79fb      	ldrb	r3, [r7, #7]
 8007772:	4618      	mov	r0, r3
 8007774:	f001 fef4 	bl	8009560 <_DMax_InitData>
 8007778:	6178      	str	r0, [r7, #20]
		if (dmax_status < 0) {
 800777a:	697b      	ldr	r3, [r7, #20]
 800777c:	2b00      	cmp	r3, #0
 800777e:	da03      	bge.n	8007788 <VL6180x_InitData+0xf8>
			term_printf("DMax init failure\n\r");
 8007780:	4814      	ldr	r0, [pc, #80]	; (80077d4 <VL6180x_InitData+0x144>)
 8007782:	f7fe fddf 	bl	8006344 <term_printf>
			break;
 8007786:	e016      	b.n	80077b6 <VL6180x_InitData+0x126>
		}

		/* Read or wait for fresh out of reset  */
		status = i2c1_ReadReg16Byte(VL6180x_I2C_ADDRESS, SYSTEM_FRESH_OUT_OF_RESET, &FreshOutReset);
 8007788:	f107 0312 	add.w	r3, r7, #18
 800778c:	461a      	mov	r2, r3
 800778e:	2116      	movs	r1, #22
 8007790:	2052      	movs	r0, #82	; 0x52
 8007792:	f7fe fc7b 	bl	800608c <i2c1_ReadReg16Byte>
 8007796:	61f8      	str	r0, [r7, #28]
		if (status) {
 8007798:	69fb      	ldr	r3, [r7, #28]
 800779a:	2b00      	cmp	r3, #0
 800779c:	d003      	beq.n	80077a6 <VL6180x_InitData+0x116>
			term_printf("SYSTEM_FRESH_OUT_OF_RESET rd fail\n\r");
 800779e:	480e      	ldr	r0, [pc, #56]	; (80077d8 <VL6180x_InitData+0x148>)
 80077a0:	f7fe fdd0 	bl	8006344 <term_printf>
			break;
 80077a4:	e007      	b.n	80077b6 <VL6180x_InitData+0x126>
		}
		if (FreshOutReset != 1 || dmax_status)
 80077a6:	7cbb      	ldrb	r3, [r7, #18]
 80077a8:	2b01      	cmp	r3, #1
 80077aa:	d102      	bne.n	80077b2 <VL6180x_InitData+0x122>
 80077ac:	697b      	ldr	r3, [r7, #20]
 80077ae:	2b00      	cmp	r3, #0
 80077b0:	d001      	beq.n	80077b6 <VL6180x_InitData+0x126>
			status = CALIBRATION_WARNING;
 80077b2:	2301      	movs	r3, #1
 80077b4:	61fb      	str	r3, [r7, #28]

	} while (0);

	return status;
 80077b6:	69fb      	ldr	r3, [r7, #28]
}
 80077b8:	4618      	mov	r0, r3
 80077ba:	3720      	adds	r7, #32
 80077bc:	46bd      	mov	sp, r7
 80077be:	bd80      	pop	{r7, pc}
 80077c0:	20000070 	.word	0x20000070
 80077c4:	0800b1d4 	.word	0x0800b1d4
 80077c8:	0800b204 	.word	0x0800b204
 80077cc:	00ce03f8 	.word	0x00ce03f8
 80077d0:	0800b220 	.word	0x0800b220
 80077d4:	0800b250 	.word	0x0800b250
 80077d8:	0800b264 	.word	0x0800b264

080077dc <VL6180x_GetUpperLimit>:
	}
	return status;
}
//======================================================================
uint16_t VL6180x_GetUpperLimit(VL6180xDev_t dev)
{
 80077dc:	b480      	push	{r7}
 80077de:	b085      	sub	sp, #20
 80077e0:	af00      	add	r7, sp, #0
 80077e2:	4603      	mov	r3, r0
 80077e4:	71fb      	strb	r3, [r7, #7]
	uint16_t limit;
	int scaling;
	scaling = _GetUpscale(dev);
 80077e6:	4b07      	ldr	r3, [pc, #28]	; (8007804 <VL6180x_GetUpperLimit+0x28>)
 80077e8:	7e1b      	ldrb	r3, [r3, #24]
 80077ea:	60fb      	str	r3, [r7, #12]
	limit = UpperLimitLookUP[scaling - 1];
 80077ec:	68fb      	ldr	r3, [r7, #12]
 80077ee:	3b01      	subs	r3, #1
 80077f0:	4a05      	ldr	r2, [pc, #20]	; (8007808 <VL6180x_GetUpperLimit+0x2c>)
 80077f2:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80077f6:	817b      	strh	r3, [r7, #10]
	return limit;
 80077f8:	897b      	ldrh	r3, [r7, #10]
}
 80077fa:	4618      	mov	r0, r3
 80077fc:	3714      	adds	r7, #20
 80077fe:	46bd      	mov	sp, r7
 8007800:	bc80      	pop	{r7}
 8007802:	4770      	bx	lr
 8007804:	20000070 	.word	0x20000070
 8007808:	0800b028 	.word	0x0800b028

0800780c <VL6180x_StaticInit>:
//======================================================================
int VL6180x_StaticInit(VL6180xDev_t dev)
{
 800780c:	b580      	push	{r7, lr}
 800780e:	b086      	sub	sp, #24
 8007810:	af00      	add	r7, sp, #0
 8007812:	4603      	mov	r3, r0
 8007814:	71fb      	strb	r3, [r7, #7]
	int status = 0, init_status;
 8007816:	2300      	movs	r3, #0
 8007818:	617b      	str	r3, [r7, #20]
	if (_GetUpscale(dev) == 1 && !(VL6180x_UPSCALE_SUPPORT < 0))
		init_status = VL6180x_RangeStaticInit(dev);
	else
		init_status = VL6180x_UpscaleStaticInit(dev);
 800781a:	79fb      	ldrb	r3, [r7, #7]
 800781c:	4618      	mov	r0, r3
 800781e:	f000 fdcf 	bl	80083c0 <VL6180x_UpscaleStaticInit>
 8007822:	6138      	str	r0, [r7, #16]

	if (init_status < 0) {
 8007824:	693b      	ldr	r3, [r7, #16]
 8007826:	2b00      	cmp	r3, #0
 8007828:	da03      	bge.n	8007832 <VL6180x_StaticInit+0x26>
		term_printf("StaticInit fail");
 800782a:	4822      	ldr	r0, [pc, #136]	; (80078b4 <VL6180x_StaticInit+0xa8>)
 800782c:	f7fe fd8a 	bl	8006344 <term_printf>
		goto error;
 8007830:	e03a      	b.n	80078a8 <VL6180x_StaticInit+0x9c>
	} else if (init_status > 0) {
 8007832:	693b      	ldr	r3, [r7, #16]
 8007834:	2b00      	cmp	r3, #0
 8007836:	dd02      	ble.n	800783e <VL6180x_StaticInit+0x32>
		term_printf("StaticInit warning");
 8007838:	481f      	ldr	r0, [pc, #124]	; (80078b8 <VL6180x_StaticInit+0xac>)
 800783a:	f7fe fd83 	bl	8006344 <term_printf>
	#if REFRESH_CACHED_DATA_AFTER_INIT
	#ifdef VL6180x_HAVE_ALS_DATA
	/* update cached value after tuning applied */
	do {
		uint8_t data;
		status =  i2c1_ReadReg16Byte(VL6180x_I2C_ADDRESS, FW_ALS_RESULT_SCALER, &data);
 800783e:	f107 030f 	add.w	r3, r7, #15
 8007842:	461a      	mov	r2, r3
 8007844:	f44f 7190 	mov.w	r1, #288	; 0x120
 8007848:	2052      	movs	r0, #82	; 0x52
 800784a:	f7fe fc1f 	bl	800608c <i2c1_ReadReg16Byte>
 800784e:	6178      	str	r0, [r7, #20]
		if (status)
 8007850:	697b      	ldr	r3, [r7, #20]
 8007852:	2b00      	cmp	r3, #0
 8007854:	d115      	bne.n	8007882 <VL6180x_StaticInit+0x76>
			break;
		VL6180xDevDataSet(dev, AlsScaler, data);
 8007856:	7bfb      	ldrb	r3, [r7, #15]
 8007858:	b29a      	uxth	r2, r3
 800785a:	4b18      	ldr	r3, [pc, #96]	; (80078bc <VL6180x_StaticInit+0xb0>)
 800785c:	82da      	strh	r2, [r3, #22]

		status =  i2c1_ReadReg16Byte(VL6180x_I2C_ADDRESS, SYSALS_ANALOGUE_GAIN, &data);
 800785e:	f107 030f 	add.w	r3, r7, #15
 8007862:	461a      	mov	r2, r3
 8007864:	213f      	movs	r1, #63	; 0x3f
 8007866:	2052      	movs	r0, #82	; 0x52
 8007868:	f7fe fc10 	bl	800608c <i2c1_ReadReg16Byte>
 800786c:	6178      	str	r0, [r7, #20]
		if (status)
 800786e:	697b      	ldr	r3, [r7, #20]
 8007870:	2b00      	cmp	r3, #0
 8007872:	d108      	bne.n	8007886 <VL6180x_StaticInit+0x7a>
			break;
		VL6180x_AlsSetAnalogueGain(dev, data);
 8007874:	7bfa      	ldrb	r2, [r7, #15]
 8007876:	79fb      	ldrb	r3, [r7, #7]
 8007878:	4611      	mov	r1, r2
 800787a:	4618      	mov	r0, r3
 800787c:	f000 f9de 	bl	8007c3c <VL6180x_AlsSetAnalogueGain>
 8007880:	e002      	b.n	8007888 <VL6180x_StaticInit+0x7c>
			break;
 8007882:	bf00      	nop
 8007884:	e000      	b.n	8007888 <VL6180x_StaticInit+0x7c>
			break;
 8007886:	bf00      	nop
	} while (0);
	#endif
	#endif /* REFRESH_CACHED_DATA_AFTER_INIT */
	if (status < 0) {
 8007888:	697b      	ldr	r3, [r7, #20]
 800788a:	2b00      	cmp	r3, #0
 800788c:	da02      	bge.n	8007894 <VL6180x_StaticInit+0x88>
		term_printf("StaticInit fail");
 800788e:	4809      	ldr	r0, [pc, #36]	; (80078b4 <VL6180x_StaticInit+0xa8>)
 8007890:	f7fe fd58 	bl	8006344 <term_printf>
	}
	if (!status && init_status) {
 8007894:	697b      	ldr	r3, [r7, #20]
 8007896:	2b00      	cmp	r3, #0
 8007898:	d105      	bne.n	80078a6 <VL6180x_StaticInit+0x9a>
 800789a:	693b      	ldr	r3, [r7, #16]
 800789c:	2b00      	cmp	r3, #0
 800789e:	d002      	beq.n	80078a6 <VL6180x_StaticInit+0x9a>
		status = init_status;
 80078a0:	693b      	ldr	r3, [r7, #16]
 80078a2:	617b      	str	r3, [r7, #20]
 80078a4:	e000      	b.n	80078a8 <VL6180x_StaticInit+0x9c>
	}
error:
 80078a6:	bf00      	nop
	return status;
 80078a8:	697b      	ldr	r3, [r7, #20]
}
 80078aa:	4618      	mov	r0, r3
 80078ac:	3718      	adds	r7, #24
 80078ae:	46bd      	mov	sp, r7
 80078b0:	bd80      	pop	{r7, pc}
 80078b2:	bf00      	nop
 80078b4:	0800b2a0 	.word	0x0800b2a0
 80078b8:	0800b2b0 	.word	0x0800b2b0
 80078bc:	20000070 	.word	0x20000070

080078c0 <VL6180x_SetGroupParamHold>:
//================================================================
int VL6180x_SetGroupParamHold(VL6180xDev_t dev, int Hold)
{
 80078c0:	b580      	push	{r7, lr}
 80078c2:	b084      	sub	sp, #16
 80078c4:	af00      	add	r7, sp, #0
 80078c6:	4603      	mov	r3, r0
 80078c8:	6039      	str	r1, [r7, #0]
 80078ca:	71fb      	strb	r3, [r7, #7]
	int status;
	uint8_t value;
	if (Hold)
 80078cc:	683b      	ldr	r3, [r7, #0]
 80078ce:	2b00      	cmp	r3, #0
 80078d0:	d002      	beq.n	80078d8 <VL6180x_SetGroupParamHold+0x18>
		value = 1;
 80078d2:	2301      	movs	r3, #1
 80078d4:	73fb      	strb	r3, [r7, #15]
 80078d6:	e001      	b.n	80078dc <VL6180x_SetGroupParamHold+0x1c>
	else
		value = 0;
 80078d8:	2300      	movs	r3, #0
 80078da:	73fb      	strb	r3, [r7, #15]
	status = i2c1_WriteReg16Byte(VL6180x_I2C_ADDRESS, SYSTEM_GROUPED_PARAMETER_HOLD, value);
 80078dc:	7bfb      	ldrb	r3, [r7, #15]
 80078de:	461a      	mov	r2, r3
 80078e0:	2117      	movs	r1, #23
 80078e2:	2052      	movs	r0, #82	; 0x52
 80078e4:	f7fe fb4e 	bl	8005f84 <i2c1_WriteReg16Byte>
 80078e8:	60b8      	str	r0, [r7, #8]
	return status;
 80078ea:	68bb      	ldr	r3, [r7, #8]

}
 80078ec:	4618      	mov	r0, r3
 80078ee:	3710      	adds	r7, #16
 80078f0:	46bd      	mov	sp, r7
 80078f2:	bd80      	pop	{r7, pc}

080078f4 <VL6180x_Prepare>:
//================================================================
int VL6180x_Prepare(VL6180xDev_t dev)
{
 80078f4:	b580      	push	{r7, lr}
 80078f6:	b084      	sub	sp, #16
 80078f8:	af00      	add	r7, sp, #0
 80078fa:	4603      	mov	r3, r0
 80078fc:	71fb      	strb	r3, [r7, #7]
	int status;
	LOG_FUNCTION_START("");

	do {
		status = VL6180x_StaticInit(dev);
 80078fe:	79fb      	ldrb	r3, [r7, #7]
 8007900:	4618      	mov	r0, r3
 8007902:	f7ff ff83 	bl	800780c <VL6180x_StaticInit>
 8007906:	60f8      	str	r0, [r7, #12]
		if (status < 0)
 8007908:	68fb      	ldr	r3, [r7, #12]
 800790a:	2b00      	cmp	r3, #0
 800790c:	db53      	blt.n	80079b6 <VL6180x_Prepare+0xc2>
			break;

		/* set range InterruptMode to new sample */
		status = VL6180x_RangeConfigInterrupt(dev, CONFIG_GPIO_INTERRUPT_NEW_SAMPLE_READY);
 800790e:	79fb      	ldrb	r3, [r7, #7]
 8007910:	2104      	movs	r1, #4
 8007912:	4618      	mov	r0, r3
 8007914:	f000 fde0 	bl	80084d8 <VL6180x_RangeConfigInterrupt>
 8007918:	60f8      	str	r0, [r7, #12]
		if (status)
 800791a:	68fb      	ldr	r3, [r7, #12]
 800791c:	2b00      	cmp	r3, #0
 800791e:	d14c      	bne.n	80079ba <VL6180x_Prepare+0xc6>
			break;

		/* set default threshold */
		status = VL6180x_RangeSetRawThresholds(dev, 10, 200);
 8007920:	79fb      	ldrb	r3, [r7, #7]
 8007922:	22c8      	movs	r2, #200	; 0xc8
 8007924:	210a      	movs	r1, #10
 8007926:	4618      	mov	r0, r3
 8007928:	f000 fb1c 	bl	8007f64 <VL6180x_RangeSetRawThresholds>
 800792c:	60f8      	str	r0, [r7, #12]
		if (status) {
 800792e:	68fb      	ldr	r3, [r7, #12]
 8007930:	2b00      	cmp	r3, #0
 8007932:	d003      	beq.n	800793c <VL6180x_Prepare+0x48>
			term_printf("VL6180x_RangeSetRawThresholds fail");
 8007934:	4828      	ldr	r0, [pc, #160]	; (80079d8 <VL6180x_Prepare+0xe4>)
 8007936:	f7fe fd05 	bl	8006344 <term_printf>
			break;
 800793a:	e047      	b.n	80079cc <VL6180x_Prepare+0xd8>
		}
	#if VL6180x_ALS_SUPPORT
		status = VL6180x_AlsSetIntegrationPeriod(dev, 100);
 800793c:	79fb      	ldrb	r3, [r7, #7]
 800793e:	2164      	movs	r1, #100	; 0x64
 8007940:	4618      	mov	r0, r3
 8007942:	f000 f9c9 	bl	8007cd8 <VL6180x_AlsSetIntegrationPeriod>
 8007946:	60f8      	str	r0, [r7, #12]
		if (status)
 8007948:	68fb      	ldr	r3, [r7, #12]
 800794a:	2b00      	cmp	r3, #0
 800794c:	d137      	bne.n	80079be <VL6180x_Prepare+0xca>
			break;
		status = VL6180x_AlsSetInterMeasurementPeriod(dev,  200);
 800794e:	79fb      	ldrb	r3, [r7, #7]
 8007950:	21c8      	movs	r1, #200	; 0xc8
 8007952:	4618      	mov	r0, r3
 8007954:	f000 f99c 	bl	8007c90 <VL6180x_AlsSetInterMeasurementPeriod>
 8007958:	60f8      	str	r0, [r7, #12]
		if (status)
 800795a:	68fb      	ldr	r3, [r7, #12]
 800795c:	2b00      	cmp	r3, #0
 800795e:	d130      	bne.n	80079c2 <VL6180x_Prepare+0xce>
			break;
		status = VL6180x_AlsSetAnalogueGain(dev,  0);
 8007960:	79fb      	ldrb	r3, [r7, #7]
 8007962:	2100      	movs	r1, #0
 8007964:	4618      	mov	r0, r3
 8007966:	f000 f969 	bl	8007c3c <VL6180x_AlsSetAnalogueGain>
 800796a:	60f8      	str	r0, [r7, #12]
		if (status)
 800796c:	68fb      	ldr	r3, [r7, #12]
 800796e:	2b00      	cmp	r3, #0
 8007970:	d129      	bne.n	80079c6 <VL6180x_Prepare+0xd2>
			break;
		status = VL6180x_AlsSetThresholds(dev, 0, 0xFF);
 8007972:	79fb      	ldrb	r3, [r7, #7]
 8007974:	22ff      	movs	r2, #255	; 0xff
 8007976:	2100      	movs	r1, #0
 8007978:	4618      	mov	r0, r3
 800797a:	f000 f93f 	bl	8007bfc <VL6180x_AlsSetThresholds>
 800797e:	60f8      	str	r0, [r7, #12]
		if (status)
 8007980:	68fb      	ldr	r3, [r7, #12]
 8007982:	2b00      	cmp	r3, #0
 8007984:	d121      	bne.n	80079ca <VL6180x_Prepare+0xd6>
			break;
		/* set Als InterruptMode to new sample */
		status = VL6180x_AlsConfigInterrupt(dev, CONFIG_GPIO_INTERRUPT_NEW_SAMPLE_READY);
 8007986:	79fb      	ldrb	r3, [r7, #7]
 8007988:	2104      	movs	r1, #4
 800798a:	4618      	mov	r0, r3
 800798c:	f000 f912 	bl	8007bb4 <VL6180x_AlsConfigInterrupt>
 8007990:	60f8      	str	r0, [r7, #12]
		if (status) {
 8007992:	68fb      	ldr	r3, [r7, #12]
 8007994:	2b00      	cmp	r3, #0
 8007996:	d003      	beq.n	80079a0 <VL6180x_Prepare+0xac>
			term_printf("VL6180x_AlsConfigInterrupt fail\n\r");
 8007998:	4810      	ldr	r0, [pc, #64]	; (80079dc <VL6180x_Prepare+0xe8>)
 800799a:	f7fe fcd3 	bl	8006344 <term_printf>
			break;
 800799e:	e015      	b.n	80079cc <VL6180x_Prepare+0xd8>
		}
	#endif
	#if VL6180x_WRAP_AROUND_FILTER_SUPPORT
		_filter_Init(dev);
 80079a0:	79fb      	ldrb	r3, [r7, #7]
 80079a2:	4618      	mov	r0, r3
 80079a4:	f000 ff12 	bl	80087cc <_filter_Init>
	#endif
		/* make sure to reset any left previous condition that can hangs first poll */
		status = VL6180x_ClearAllInterrupt(dev);
 80079a8:	79fb      	ldrb	r3, [r7, #7]
 80079aa:	2107      	movs	r1, #7
 80079ac:	4618      	mov	r0, r3
 80079ae:	f000 fb6c 	bl	800808a <VL6180x_ClearInterrupt>
 80079b2:	60f8      	str	r0, [r7, #12]
 80079b4:	e00a      	b.n	80079cc <VL6180x_Prepare+0xd8>
			break;
 80079b6:	bf00      	nop
 80079b8:	e008      	b.n	80079cc <VL6180x_Prepare+0xd8>
			break;
 80079ba:	bf00      	nop
 80079bc:	e006      	b.n	80079cc <VL6180x_Prepare+0xd8>
			break;
 80079be:	bf00      	nop
 80079c0:	e004      	b.n	80079cc <VL6180x_Prepare+0xd8>
			break;
 80079c2:	bf00      	nop
 80079c4:	e002      	b.n	80079cc <VL6180x_Prepare+0xd8>
			break;
 80079c6:	bf00      	nop
 80079c8:	e000      	b.n	80079cc <VL6180x_Prepare+0xd8>
			break;
 80079ca:	bf00      	nop
	} while (0);


	return status;
 80079cc:	68fb      	ldr	r3, [r7, #12]
}
 80079ce:	4618      	mov	r0, r3
 80079d0:	3710      	adds	r7, #16
 80079d2:	46bd      	mov	sp, r7
 80079d4:	bd80      	pop	{r7, pc}
 80079d6:	bf00      	nop
 80079d8:	0800b2c4 	.word	0x0800b2c4
 80079dc:	0800b2e8 	.word	0x0800b2e8

080079e0 <VL6180x_AlsGetLux>:
//================================================================
#if VL6180x_ALS_SUPPORT
int VL6180x_AlsGetLux(VL6180xDev_t dev, lux_t *pLux)
{
 80079e0:	b580      	push	{r7, lr}
 80079e2:	b08a      	sub	sp, #40	; 0x28
 80079e4:	af00      	add	r7, sp, #0
 80079e6:	4603      	mov	r3, r0
 80079e8:	6039      	str	r1, [r7, #0]
 80079ea:	71fb      	strb	r3, [r7, #7]
	int status;
	uint16_t RawAls;
	uint32_t luxValue = 0;
 80079ec:	2300      	movs	r3, #0
 80079ee:	627b      	str	r3, [r7, #36]	; 0x24
	uint32_t AlsScaler;

	#if LUXRES_FIX_PREC !=  GAIN_FIX_PREC
	#error "LUXRES_FIX_PREC != GAIN_FIX_PREC  review these code to be correct"
	#endif
	const uint32_t LuxResxIntIme = (uint32_t)(0.56f * DEF_INT_PEFRIOD * (1 << LUXRES_FIX_PREC));
 80079f0:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 80079f4:	623b      	str	r3, [r7, #32]

	status = i2c1_ReadReg16Word16(VL6180x_I2C_ADDRESS, RESULT_ALS_VAL, &RawAls);
 80079f6:	f107 030a 	add.w	r3, r7, #10
 80079fa:	461a      	mov	r2, r3
 80079fc:	2150      	movs	r1, #80	; 0x50
 80079fe:	2052      	movs	r0, #82	; 0x52
 8007a00:	f7fe fb7a 	bl	80060f8 <i2c1_ReadReg16Word16>
 8007a04:	61f8      	str	r0, [r7, #28]
	if (!status) {
 8007a06:	69fb      	ldr	r3, [r7, #28]
 8007a08:	2b00      	cmp	r3, #0
 8007a0a:	d126      	bne.n	8007a5a <VL6180x_AlsGetLux+0x7a>
		/* wer are yet here at no fix point */
		IntPeriod = VL6180xDevDataGet(dev, IntegrationPeriod);
 8007a0c:	4b15      	ldr	r3, [pc, #84]	; (8007a64 <VL6180x_AlsGetLux+0x84>)
 8007a0e:	8a5b      	ldrh	r3, [r3, #18]
 8007a10:	61bb      	str	r3, [r7, #24]
		AlsScaler = VL6180xDevDataGet(dev, AlsScaler);
 8007a12:	4b14      	ldr	r3, [pc, #80]	; (8007a64 <VL6180x_AlsGetLux+0x84>)
 8007a14:	8adb      	ldrh	r3, [r3, #22]
 8007a16:	617b      	str	r3, [r7, #20]
		IntPeriod++; /* what stored is real time  ms -1 and it can be 0 for or 0 or 1ms */
 8007a18:	69bb      	ldr	r3, [r7, #24]
 8007a1a:	3301      	adds	r3, #1
 8007a1c:	61bb      	str	r3, [r7, #24]
		luxValue = (uint32_t)RawAls * LuxResxIntIme; /* max # 16+8bits + 6bit (0.56*100)  */
 8007a1e:	897b      	ldrh	r3, [r7, #10]
 8007a20:	461a      	mov	r2, r3
 8007a22:	6a3b      	ldr	r3, [r7, #32]
 8007a24:	fb02 f303 	mul.w	r3, r2, r3
 8007a28:	627b      	str	r3, [r7, #36]	; 0x24
		luxValue /= IntPeriod;                         /* max # 16+8bits + 6bit 16+8+1 to 9 bit */
 8007a2a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007a2c:	69bb      	ldr	r3, [r7, #24]
 8007a2e:	fbb2 f3f3 	udiv	r3, r2, r3
 8007a32:	627b      	str	r3, [r7, #36]	; 0x24
		/* between  29 - 21 bit */
		AlsAnGain = VL6180xDevDataGet(dev, AlsGainCode);
 8007a34:	4b0b      	ldr	r3, [pc, #44]	; (8007a64 <VL6180x_AlsGetLux+0x84>)
 8007a36:	8a9b      	ldrh	r3, [r3, #20]
 8007a38:	613b      	str	r3, [r7, #16]
		GainFix = AlsGainLookUp[AlsAnGain];
 8007a3a:	4a0b      	ldr	r2, [pc, #44]	; (8007a68 <VL6180x_AlsGetLux+0x88>)
 8007a3c:	693b      	ldr	r3, [r7, #16]
 8007a3e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8007a42:	60fb      	str	r3, [r7, #12]
		luxValue = luxValue / (AlsScaler * GainFix);
 8007a44:	697b      	ldr	r3, [r7, #20]
 8007a46:	68fa      	ldr	r2, [r7, #12]
 8007a48:	fb02 f303 	mul.w	r3, r2, r3
 8007a4c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007a4e:	fbb2 f3f3 	udiv	r3, r2, r3
 8007a52:	627b      	str	r3, [r7, #36]	; 0x24
		*pLux = luxValue;
 8007a54:	683b      	ldr	r3, [r7, #0]
 8007a56:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007a58:	601a      	str	r2, [r3, #0]
	}
	return status;
 8007a5a:	69fb      	ldr	r3, [r7, #28]
}
 8007a5c:	4618      	mov	r0, r3
 8007a5e:	3728      	adds	r7, #40	; 0x28
 8007a60:	46bd      	mov	sp, r7
 8007a62:	bd80      	pop	{r7, pc}
 8007a64:	20000070 	.word	0x20000070
 8007a68:	0800b030 	.word	0x0800b030

08007a6c <VL6180x_AlsGetMeasurement>:
//================================================================
int VL6180x_AlsGetMeasurement(VL6180xDev_t dev, VL6180x_AlsData_t *pAlsData)
{
 8007a6c:	b580      	push	{r7, lr}
 8007a6e:	b084      	sub	sp, #16
 8007a70:	af00      	add	r7, sp, #0
 8007a72:	4603      	mov	r3, r0
 8007a74:	6039      	str	r1, [r7, #0]
 8007a76:	71fb      	strb	r3, [r7, #7]
	int status;
	uint8_t ErrStatus;

	status = VL6180x_AlsGetLux(dev, &pAlsData->lux);
 8007a78:	683a      	ldr	r2, [r7, #0]
 8007a7a:	79fb      	ldrb	r3, [r7, #7]
 8007a7c:	4611      	mov	r1, r2
 8007a7e:	4618      	mov	r0, r3
 8007a80:	f7ff ffae 	bl	80079e0 <VL6180x_AlsGetLux>
 8007a84:	60f8      	str	r0, [r7, #12]
	if (!status) {
 8007a86:	68fb      	ldr	r3, [r7, #12]
 8007a88:	2b00      	cmp	r3, #0
 8007a8a:	d10d      	bne.n	8007aa8 <VL6180x_AlsGetMeasurement+0x3c>
		status = i2c1_ReadReg16Byte(VL6180x_I2C_ADDRESS, RESULT_ALS_STATUS, &ErrStatus);
 8007a8c:	f107 030b 	add.w	r3, r7, #11
 8007a90:	461a      	mov	r2, r3
 8007a92:	214e      	movs	r1, #78	; 0x4e
 8007a94:	2052      	movs	r0, #82	; 0x52
 8007a96:	f7fe faf9 	bl	800608c <i2c1_ReadReg16Byte>
 8007a9a:	60f8      	str	r0, [r7, #12]
		pAlsData->errorStatus = ErrStatus >> 4;
 8007a9c:	7afb      	ldrb	r3, [r7, #11]
 8007a9e:	091b      	lsrs	r3, r3, #4
 8007aa0:	b2db      	uxtb	r3, r3
 8007aa2:	461a      	mov	r2, r3
 8007aa4:	683b      	ldr	r3, [r7, #0]
 8007aa6:	605a      	str	r2, [r3, #4]
	}

	return status;
 8007aa8:	68fb      	ldr	r3, [r7, #12]
}
 8007aaa:	4618      	mov	r0, r3
 8007aac:	3710      	adds	r7, #16
 8007aae:	46bd      	mov	sp, r7
 8007ab0:	bd80      	pop	{r7, pc}
	...

08007ab4 <VL6180x_AlsPollMeasurement>:

//================================================================
int VL6180x_AlsPollMeasurement(VL6180xDev_t dev, VL6180x_AlsData_t *pAlsData)
{
 8007ab4:	b580      	push	{r7, lr}
 8007ab6:	b086      	sub	sp, #24
 8007ab8:	af00      	add	r7, sp, #0
 8007aba:	4603      	mov	r3, r0
 8007abc:	6039      	str	r1, [r7, #0]
 8007abe:	71fb      	strb	r3, [r7, #7]
		////VL6180x_ErrLog("VL6180x_AlsClearInterrupt fail");
		goto over;
	}
	#endif

	status = VL6180x_AlsSetSystemMode(dev, MODE_START_STOP | MODE_SINGLESHOT);
 8007ac0:	79fb      	ldrb	r3, [r7, #7]
 8007ac2:	2101      	movs	r1, #1
 8007ac4:	4618      	mov	r0, r3
 8007ac6:	f000 f85a 	bl	8007b7e <VL6180x_AlsSetSystemMode>
 8007aca:	6178      	str	r0, [r7, #20]
	if (status) {
 8007acc:	697b      	ldr	r3, [r7, #20]
 8007ace:	2b00      	cmp	r3, #0
 8007ad0:	d003      	beq.n	8007ada <VL6180x_AlsPollMeasurement+0x26>
		term_printf("VL6180x_AlsSetSystemMode fail\n\r");
 8007ad2:	481b      	ldr	r0, [pc, #108]	; (8007b40 <VL6180x_AlsPollMeasurement+0x8c>)
 8007ad4:	f7fe fc36 	bl	8006344 <term_printf>
		goto over;
 8007ad8:	e02d      	b.n	8007b36 <VL6180x_AlsPollMeasurement+0x82>
	}

	/* poll for new sample ready */
	while (1) {
		status = VL6180x_AlsGetInterruptStatus(dev, &IntStatus);
 8007ada:	f107 020f 	add.w	r2, r7, #15
 8007ade:	79fb      	ldrb	r3, [r7, #7]
 8007ae0:	4611      	mov	r1, r2
 8007ae2:	4618      	mov	r0, r3
 8007ae4:	f000 f830 	bl	8007b48 <VL6180x_AlsGetInterruptStatus>
 8007ae8:	6178      	str	r0, [r7, #20]
		if (status) {
 8007aea:	697b      	ldr	r3, [r7, #20]
 8007aec:	2b00      	cmp	r3, #0
 8007aee:	d103      	bne.n	8007af8 <VL6180x_AlsPollMeasurement+0x44>
			break;
		}
		if (IntStatus == RES_INT_STAT_GPIO_NEW_SAMPLE_READY) {
 8007af0:	7bfb      	ldrb	r3, [r7, #15]
 8007af2:	2b04      	cmp	r3, #4
 8007af4:	d002      	beq.n	8007afc <VL6180x_AlsPollMeasurement+0x48>
		status = VL6180x_AlsGetInterruptStatus(dev, &IntStatus);
 8007af6:	e7f0      	b.n	8007ada <VL6180x_AlsPollMeasurement+0x26>
			break;
 8007af8:	bf00      	nop
 8007afa:	e000      	b.n	8007afe <VL6180x_AlsPollMeasurement+0x4a>
			break; /* break on new data (status is 0)  */
 8007afc:	bf00      	nop
		}

	//	VL6180x_PollDelay(dev);
	};

	if (!status) {
 8007afe:	697b      	ldr	r3, [r7, #20]
 8007b00:	2b00      	cmp	r3, #0
 8007b02:	d105      	bne.n	8007b10 <VL6180x_AlsPollMeasurement+0x5c>
		status = VL6180x_AlsGetMeasurement(dev, pAlsData);
 8007b04:	79fb      	ldrb	r3, [r7, #7]
 8007b06:	6839      	ldr	r1, [r7, #0]
 8007b08:	4618      	mov	r0, r3
 8007b0a:	f7ff ffaf 	bl	8007a6c <VL6180x_AlsGetMeasurement>
 8007b0e:	6178      	str	r0, [r7, #20]
	}

	ClrStatus = VL6180x_AlsClearInterrupt(dev);
 8007b10:	79fb      	ldrb	r3, [r7, #7]
 8007b12:	2102      	movs	r1, #2
 8007b14:	4618      	mov	r0, r3
 8007b16:	f000 fab8 	bl	800808a <VL6180x_ClearInterrupt>
 8007b1a:	6138      	str	r0, [r7, #16]
	if (ClrStatus) {
 8007b1c:	693b      	ldr	r3, [r7, #16]
 8007b1e:	2b00      	cmp	r3, #0
 8007b20:	d008      	beq.n	8007b34 <VL6180x_AlsPollMeasurement+0x80>
		term_printf("VL6180x_AlsClearInterrupt fail\n\r");
 8007b22:	4808      	ldr	r0, [pc, #32]	; (8007b44 <VL6180x_AlsPollMeasurement+0x90>)
 8007b24:	f7fe fc0e 	bl	8006344 <term_printf>
		if (!status) {
 8007b28:	697b      	ldr	r3, [r7, #20]
 8007b2a:	2b00      	cmp	r3, #0
 8007b2c:	d102      	bne.n	8007b34 <VL6180x_AlsPollMeasurement+0x80>
		    status = ClrStatus; /* leave previous if already on error */
 8007b2e:	693b      	ldr	r3, [r7, #16]
 8007b30:	617b      	str	r3, [r7, #20]
 8007b32:	e000      	b.n	8007b36 <VL6180x_AlsPollMeasurement+0x82>
		}
	}
over:
 8007b34:	bf00      	nop


	return status;
 8007b36:	697b      	ldr	r3, [r7, #20]
}
 8007b38:	4618      	mov	r0, r3
 8007b3a:	3718      	adds	r7, #24
 8007b3c:	46bd      	mov	sp, r7
 8007b3e:	bd80      	pop	{r7, pc}
 8007b40:	0800b30c 	.word	0x0800b30c
 8007b44:	0800b32c 	.word	0x0800b32c

08007b48 <VL6180x_AlsGetInterruptStatus>:
//================================================================
int VL6180x_AlsGetInterruptStatus(VL6180xDev_t dev, uint8_t *pIntStatus)
{
 8007b48:	b580      	push	{r7, lr}
 8007b4a:	b084      	sub	sp, #16
 8007b4c:	af00      	add	r7, sp, #0
 8007b4e:	4603      	mov	r3, r0
 8007b50:	6039      	str	r1, [r7, #0]
 8007b52:	71fb      	strb	r3, [r7, #7]
	int status;
	uint8_t IntStatus;

	status = i2c1_ReadReg16Byte(VL6180x_I2C_ADDRESS, RESULT_INTERRUPT_STATUS_GPIO, &IntStatus);
 8007b54:	f107 030b 	add.w	r3, r7, #11
 8007b58:	461a      	mov	r2, r3
 8007b5a:	214f      	movs	r1, #79	; 0x4f
 8007b5c:	2052      	movs	r0, #82	; 0x52
 8007b5e:	f7fe fa95 	bl	800608c <i2c1_ReadReg16Byte>
 8007b62:	60f8      	str	r0, [r7, #12]
	*pIntStatus = (IntStatus >> 3) & 0x07;
 8007b64:	7afb      	ldrb	r3, [r7, #11]
 8007b66:	08db      	lsrs	r3, r3, #3
 8007b68:	b2db      	uxtb	r3, r3
 8007b6a:	f003 0307 	and.w	r3, r3, #7
 8007b6e:	b2da      	uxtb	r2, r3
 8007b70:	683b      	ldr	r3, [r7, #0]
 8007b72:	701a      	strb	r2, [r3, #0]

	return status;
 8007b74:	68fb      	ldr	r3, [r7, #12]
}
 8007b76:	4618      	mov	r0, r3
 8007b78:	3710      	adds	r7, #16
 8007b7a:	46bd      	mov	sp, r7
 8007b7c:	bd80      	pop	{r7, pc}

08007b7e <VL6180x_AlsSetSystemMode>:
	LOG_FUNCTION_END(status);
	return status;
}
//================================================================
int VL6180x_AlsSetSystemMode(VL6180xDev_t dev, uint8_t mode)
{
 8007b7e:	b580      	push	{r7, lr}
 8007b80:	b084      	sub	sp, #16
 8007b82:	af00      	add	r7, sp, #0
 8007b84:	4603      	mov	r3, r0
 8007b86:	460a      	mov	r2, r1
 8007b88:	71fb      	strb	r3, [r7, #7]
 8007b8a:	4613      	mov	r3, r2
 8007b8c:	71bb      	strb	r3, [r7, #6]
	int status;
	LOG_FUNCTION_START("%d", (int)mode);
	/* FIXME if we are called back to back real fast we are not checking
	 * if previous mode "set" got absorbed => bit 0 must be 0 so that wr 1 work */
	if (mode <= 3) {
 8007b8e:	79bb      	ldrb	r3, [r7, #6]
 8007b90:	2b03      	cmp	r3, #3
 8007b92:	d807      	bhi.n	8007ba4 <VL6180x_AlsSetSystemMode+0x26>
		status = i2c1_WriteReg16Byte(VL6180x_I2C_ADDRESS, SYSALS_START, mode);
 8007b94:	79bb      	ldrb	r3, [r7, #6]
 8007b96:	461a      	mov	r2, r3
 8007b98:	2138      	movs	r1, #56	; 0x38
 8007b9a:	2052      	movs	r0, #82	; 0x52
 8007b9c:	f7fe f9f2 	bl	8005f84 <i2c1_WriteReg16Byte>
 8007ba0:	60f8      	str	r0, [r7, #12]
 8007ba2:	e002      	b.n	8007baa <VL6180x_AlsSetSystemMode+0x2c>
	} else {
		status = INVALID_PARAMS;
 8007ba4:	f06f 0301 	mvn.w	r3, #1
 8007ba8:	60fb      	str	r3, [r7, #12]
	}
	LOG_FUNCTION_END(status);
	return status;
 8007baa:	68fb      	ldr	r3, [r7, #12]
}
 8007bac:	4618      	mov	r0, r3
 8007bae:	3710      	adds	r7, #16
 8007bb0:	46bd      	mov	sp, r7
 8007bb2:	bd80      	pop	{r7, pc}

08007bb4 <VL6180x_AlsConfigInterrupt>:
//================================================================
int VL6180x_AlsConfigInterrupt(VL6180xDev_t dev, uint8_t ConfigGpioInt)
{
 8007bb4:	b580      	push	{r7, lr}
 8007bb6:	b084      	sub	sp, #16
 8007bb8:	af00      	add	r7, sp, #0
 8007bba:	4603      	mov	r3, r0
 8007bbc:	460a      	mov	r2, r1
 8007bbe:	71fb      	strb	r3, [r7, #7]
 8007bc0:	4613      	mov	r3, r2
 8007bc2:	71bb      	strb	r3, [r7, #6]
	int status;

	if (ConfigGpioInt <= CONFIG_GPIO_INTERRUPT_NEW_SAMPLE_READY) {
 8007bc4:	79bb      	ldrb	r3, [r7, #6]
 8007bc6:	2b04      	cmp	r3, #4
 8007bc8:	d809      	bhi.n	8007bde <VL6180x_AlsConfigInterrupt+0x2a>
		status = VL6180x_UpdateByte(dev, SYSTEM_INTERRUPT_CONFIG_GPIO, (uint8_t)(~CONFIG_GPIO_ALS_MASK), (ConfigGpioInt << 3));
 8007bca:	79bb      	ldrb	r3, [r7, #6]
 8007bcc:	00db      	lsls	r3, r3, #3
 8007bce:	b2db      	uxtb	r3, r3
 8007bd0:	79f8      	ldrb	r0, [r7, #7]
 8007bd2:	22c7      	movs	r2, #199	; 0xc7
 8007bd4:	2114      	movs	r1, #20
 8007bd6:	f7ff fcef 	bl	80075b8 <VL6180x_UpdateByte>
 8007bda:	60f8      	str	r0, [r7, #12]
 8007bdc:	e007      	b.n	8007bee <VL6180x_AlsConfigInterrupt+0x3a>
	} else {
		term_printf("Invalid config mode param %d\n\r", (int)ConfigGpioInt);
 8007bde:	79bb      	ldrb	r3, [r7, #6]
 8007be0:	4619      	mov	r1, r3
 8007be2:	4805      	ldr	r0, [pc, #20]	; (8007bf8 <VL6180x_AlsConfigInterrupt+0x44>)
 8007be4:	f7fe fbae 	bl	8006344 <term_printf>
		status = INVALID_PARAMS;
 8007be8:	f06f 0301 	mvn.w	r3, #1
 8007bec:	60fb      	str	r3, [r7, #12]
	}
	LOG_FUNCTION_END(status);
	return status;
 8007bee:	68fb      	ldr	r3, [r7, #12]
}
 8007bf0:	4618      	mov	r0, r3
 8007bf2:	3710      	adds	r7, #16
 8007bf4:	46bd      	mov	sp, r7
 8007bf6:	bd80      	pop	{r7, pc}
 8007bf8:	0800b350 	.word	0x0800b350

08007bfc <VL6180x_AlsSetThresholds>:
//================================================================
int VL6180x_AlsSetThresholds(VL6180xDev_t dev, uint8_t low, uint8_t high)
{
 8007bfc:	b580      	push	{r7, lr}
 8007bfe:	b084      	sub	sp, #16
 8007c00:	af00      	add	r7, sp, #0
 8007c02:	4603      	mov	r3, r0
 8007c04:	71fb      	strb	r3, [r7, #7]
 8007c06:	460b      	mov	r3, r1
 8007c08:	71bb      	strb	r3, [r7, #6]
 8007c0a:	4613      	mov	r3, r2
 8007c0c:	717b      	strb	r3, [r7, #5]
	int status;

	status = i2c1_WriteReg16Byte(VL6180x_I2C_ADDRESS, SYSALS_THRESH_LOW, low);
 8007c0e:	79bb      	ldrb	r3, [r7, #6]
 8007c10:	461a      	mov	r2, r3
 8007c12:	213c      	movs	r1, #60	; 0x3c
 8007c14:	2052      	movs	r0, #82	; 0x52
 8007c16:	f7fe f9b5 	bl	8005f84 <i2c1_WriteReg16Byte>
 8007c1a:	60f8      	str	r0, [r7, #12]
	if (!status) {
 8007c1c:	68fb      	ldr	r3, [r7, #12]
 8007c1e:	2b00      	cmp	r3, #0
 8007c20:	d106      	bne.n	8007c30 <VL6180x_AlsSetThresholds+0x34>
		status = i2c1_WriteReg16Byte(VL6180x_I2C_ADDRESS, SYSALS_THRESH_HIGH, high);
 8007c22:	797b      	ldrb	r3, [r7, #5]
 8007c24:	461a      	mov	r2, r3
 8007c26:	213a      	movs	r1, #58	; 0x3a
 8007c28:	2052      	movs	r0, #82	; 0x52
 8007c2a:	f7fe f9ab 	bl	8005f84 <i2c1_WriteReg16Byte>
 8007c2e:	60f8      	str	r0, [r7, #12]
	}
	return status;
 8007c30:	68fb      	ldr	r3, [r7, #12]
}
 8007c32:	4618      	mov	r0, r3
 8007c34:	3710      	adds	r7, #16
 8007c36:	46bd      	mov	sp, r7
 8007c38:	bd80      	pop	{r7, pc}
	...

08007c3c <VL6180x_AlsSetAnalogueGain>:
//================================================================
int VL6180x_AlsSetAnalogueGain(VL6180xDev_t dev, uint8_t gain)
{
 8007c3c:	b580      	push	{r7, lr}
 8007c3e:	b084      	sub	sp, #16
 8007c40:	af00      	add	r7, sp, #0
 8007c42:	4603      	mov	r3, r0
 8007c44:	460a      	mov	r2, r1
 8007c46:	71fb      	strb	r3, [r7, #7]
 8007c48:	4613      	mov	r3, r2
 8007c4a:	71bb      	strb	r3, [r7, #6]
	int status;
	uint8_t GainTotal;

	gain &= ~0x40;
 8007c4c:	79bb      	ldrb	r3, [r7, #6]
 8007c4e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007c52:	71bb      	strb	r3, [r7, #6]
	if (gain > 7) {
 8007c54:	79bb      	ldrb	r3, [r7, #6]
 8007c56:	2b07      	cmp	r3, #7
 8007c58:	d901      	bls.n	8007c5e <VL6180x_AlsSetAnalogueGain+0x22>
		gain = 7;
 8007c5a:	2307      	movs	r3, #7
 8007c5c:	71bb      	strb	r3, [r7, #6]
	}
	GainTotal = gain | 0x40;
 8007c5e:	79bb      	ldrb	r3, [r7, #6]
 8007c60:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007c64:	73fb      	strb	r3, [r7, #15]

	status = i2c1_WriteReg16Byte(VL6180x_I2C_ADDRESS, SYSALS_ANALOGUE_GAIN, GainTotal);
 8007c66:	7bfb      	ldrb	r3, [r7, #15]
 8007c68:	461a      	mov	r2, r3
 8007c6a:	213f      	movs	r1, #63	; 0x3f
 8007c6c:	2052      	movs	r0, #82	; 0x52
 8007c6e:	f7fe f989 	bl	8005f84 <i2c1_WriteReg16Byte>
 8007c72:	60b8      	str	r0, [r7, #8]
	if (!status) {
 8007c74:	68bb      	ldr	r3, [r7, #8]
 8007c76:	2b00      	cmp	r3, #0
 8007c78:	d103      	bne.n	8007c82 <VL6180x_AlsSetAnalogueGain+0x46>
		VL6180xDevDataSet(dev, AlsGainCode, gain);
 8007c7a:	79bb      	ldrb	r3, [r7, #6]
 8007c7c:	b29a      	uxth	r2, r3
 8007c7e:	4b03      	ldr	r3, [pc, #12]	; (8007c8c <VL6180x_AlsSetAnalogueGain+0x50>)
 8007c80:	829a      	strh	r2, [r3, #20]
	}

	return status;
 8007c82:	68bb      	ldr	r3, [r7, #8]
}
 8007c84:	4618      	mov	r0, r3
 8007c86:	3710      	adds	r7, #16
 8007c88:	46bd      	mov	sp, r7
 8007c8a:	bd80      	pop	{r7, pc}
 8007c8c:	20000070 	.word	0x20000070

08007c90 <VL6180x_AlsSetInterMeasurementPeriod>:
//================================================================
int VL6180x_AlsSetInterMeasurementPeriod(VL6180xDev_t dev,  uint16_t intermeasurement_period_ms)
{
 8007c90:	b580      	push	{r7, lr}
 8007c92:	b084      	sub	sp, #16
 8007c94:	af00      	add	r7, sp, #0
 8007c96:	4603      	mov	r3, r0
 8007c98:	460a      	mov	r2, r1
 8007c9a:	71fb      	strb	r3, [r7, #7]
 8007c9c:	4613      	mov	r3, r2
 8007c9e:	80bb      	strh	r3, [r7, #4]
	int status;

	/* clipping: range is 0-2550ms */
	if (intermeasurement_period_ms >= 255 * 10)
 8007ca0:	88bb      	ldrh	r3, [r7, #4]
 8007ca2:	f640 12f5 	movw	r2, #2549	; 0x9f5
 8007ca6:	4293      	cmp	r3, r2
 8007ca8:	d902      	bls.n	8007cb0 <VL6180x_AlsSetInterMeasurementPeriod+0x20>
		intermeasurement_period_ms = 255 * 10;
 8007caa:	f640 13f6 	movw	r3, #2550	; 0x9f6
 8007cae:	80bb      	strh	r3, [r7, #4]
	status = i2c1_WriteReg16Byte(VL6180x_I2C_ADDRESS, SYSALS_INTERMEASUREMENT_PERIOD, (uint8_t)(intermeasurement_period_ms / 10));
 8007cb0:	88bb      	ldrh	r3, [r7, #4]
 8007cb2:	4a08      	ldr	r2, [pc, #32]	; (8007cd4 <VL6180x_AlsSetInterMeasurementPeriod+0x44>)
 8007cb4:	fba2 2303 	umull	r2, r3, r2, r3
 8007cb8:	08db      	lsrs	r3, r3, #3
 8007cba:	b29b      	uxth	r3, r3
 8007cbc:	b2db      	uxtb	r3, r3
 8007cbe:	461a      	mov	r2, r3
 8007cc0:	213e      	movs	r1, #62	; 0x3e
 8007cc2:	2052      	movs	r0, #82	; 0x52
 8007cc4:	f7fe f95e 	bl	8005f84 <i2c1_WriteReg16Byte>
 8007cc8:	60f8      	str	r0, [r7, #12]

	return status;
 8007cca:	68fb      	ldr	r3, [r7, #12]
}
 8007ccc:	4618      	mov	r0, r3
 8007cce:	3710      	adds	r7, #16
 8007cd0:	46bd      	mov	sp, r7
 8007cd2:	bd80      	pop	{r7, pc}
 8007cd4:	cccccccd 	.word	0xcccccccd

08007cd8 <VL6180x_AlsSetIntegrationPeriod>:
//================================================================
int VL6180x_AlsSetIntegrationPeriod(VL6180xDev_t dev, uint16_t period_ms)
{
 8007cd8:	b580      	push	{r7, lr}
 8007cda:	b084      	sub	sp, #16
 8007cdc:	af00      	add	r7, sp, #0
 8007cde:	4603      	mov	r3, r0
 8007ce0:	460a      	mov	r2, r1
 8007ce2:	71fb      	strb	r3, [r7, #7]
 8007ce4:	4613      	mov	r3, r2
 8007ce6:	80bb      	strh	r3, [r7, #4]
	int status;
	uint16_t SetIntegrationPeriod;


	if (period_ms >= 1)
 8007ce8:	88bb      	ldrh	r3, [r7, #4]
 8007cea:	2b00      	cmp	r3, #0
 8007cec:	d003      	beq.n	8007cf6 <VL6180x_AlsSetIntegrationPeriod+0x1e>
		SetIntegrationPeriod = period_ms - 1;
 8007cee:	88bb      	ldrh	r3, [r7, #4]
 8007cf0:	3b01      	subs	r3, #1
 8007cf2:	81fb      	strh	r3, [r7, #14]
 8007cf4:	e001      	b.n	8007cfa <VL6180x_AlsSetIntegrationPeriod+0x22>
	else
		SetIntegrationPeriod = period_ms;
 8007cf6:	88bb      	ldrh	r3, [r7, #4]
 8007cf8:	81fb      	strh	r3, [r7, #14]

	if (SetIntegrationPeriod > 464) {
 8007cfa:	89fb      	ldrh	r3, [r7, #14]
 8007cfc:	f5b3 7fe8 	cmp.w	r3, #464	; 0x1d0
 8007d00:	d903      	bls.n	8007d0a <VL6180x_AlsSetIntegrationPeriod+0x32>
		SetIntegrationPeriod = 464;
 8007d02:	f44f 73e8 	mov.w	r3, #464	; 0x1d0
 8007d06:	81fb      	strh	r3, [r7, #14]
 8007d08:	e005      	b.n	8007d16 <VL6180x_AlsSetIntegrationPeriod+0x3e>
	} else if (SetIntegrationPeriod == 255)   {
 8007d0a:	89fb      	ldrh	r3, [r7, #14]
 8007d0c:	2bff      	cmp	r3, #255	; 0xff
 8007d0e:	d102      	bne.n	8007d16 <VL6180x_AlsSetIntegrationPeriod+0x3e>
		SetIntegrationPeriod++; /* can't write 255 since this causes the device to lock out.*/
 8007d10:	89fb      	ldrh	r3, [r7, #14]
 8007d12:	3301      	adds	r3, #1
 8007d14:	81fb      	strh	r3, [r7, #14]
	}

	status = i2c1_WriteReg16Word16(VL6180x_I2C_ADDRESS, SYSALS_INTEGRATION_PERIOD, SetIntegrationPeriod);
 8007d16:	89fb      	ldrh	r3, [r7, #14]
 8007d18:	461a      	mov	r2, r3
 8007d1a:	2140      	movs	r1, #64	; 0x40
 8007d1c:	2052      	movs	r0, #82	; 0x52
 8007d1e:	f7fe f957 	bl	8005fd0 <i2c1_WriteReg16Word16>
 8007d22:	60b8      	str	r0, [r7, #8]
	if (!status) {
 8007d24:	68bb      	ldr	r3, [r7, #8]
 8007d26:	2b00      	cmp	r3, #0
 8007d28:	d102      	bne.n	8007d30 <VL6180x_AlsSetIntegrationPeriod+0x58>
		VL6180xDevDataSet(dev, IntegrationPeriod, SetIntegrationPeriod) ;
 8007d2a:	4a04      	ldr	r2, [pc, #16]	; (8007d3c <VL6180x_AlsSetIntegrationPeriod+0x64>)
 8007d2c:	89fb      	ldrh	r3, [r7, #14]
 8007d2e:	8253      	strh	r3, [r2, #18]
	}

	return status;
 8007d30:	68bb      	ldr	r3, [r7, #8]
}
 8007d32:	4618      	mov	r0, r3
 8007d34:	3710      	adds	r7, #16
 8007d36:	46bd      	mov	sp, r7
 8007d38:	bd80      	pop	{r7, pc}
 8007d3a:	bf00      	nop
 8007d3c:	20000070 	.word	0x20000070

08007d40 <VL6180x_RangePollMeasurement>:
#endif /* HAVE_ALS_SUPPORT */
//================================================================
int VL6180x_RangePollMeasurement(VL6180xDev_t dev, VL6180x_RangeData_t *pRangeData)
{
 8007d40:	b580      	push	{r7, lr}
 8007d42:	b086      	sub	sp, #24
 8007d44:	af00      	add	r7, sp, #0
 8007d46:	4603      	mov	r3, r0
 8007d48:	6039      	str	r1, [r7, #0]
 8007d4a:	71fb      	strb	r3, [r7, #7]
		////VL6180x_ErrLog("VL6180x_RangeClearInterrupt fail");
		goto done;
	}
	#endif
	/* //![single_shot_snipet] */
	status = VL6180x_RangeSetSystemMode(dev, MODE_START_STOP | MODE_SINGLESHOT);
 8007d4c:	79fb      	ldrb	r3, [r7, #7]
 8007d4e:	2101      	movs	r1, #1
 8007d50:	4618      	mov	r0, r3
 8007d52:	f000 fc63 	bl	800861c <VL6180x_RangeSetSystemMode>
 8007d56:	6178      	str	r0, [r7, #20]
	if (status) {
 8007d58:	697b      	ldr	r3, [r7, #20]
 8007d5a:	2b00      	cmp	r3, #0
 8007d5c:	d130      	bne.n	8007dc0 <VL6180x_RangePollMeasurement+0x80>
	}


	/* poll for new sample ready */
	while (1) {
		status = VL6180x_RangeGetInterruptStatus(dev, &IntStatus.val);
 8007d5e:	f107 020c 	add.w	r2, r7, #12
 8007d62:	79fb      	ldrb	r3, [r7, #7]
 8007d64:	4611      	mov	r1, r2
 8007d66:	4618      	mov	r0, r3
 8007d68:	f000 f976 	bl	8008058 <VL6180x_RangeGetInterruptStatus>
 8007d6c:	6178      	str	r0, [r7, #20]
		if (status) {
 8007d6e:	697b      	ldr	r3, [r7, #20]
 8007d70:	2b00      	cmp	r3, #0
 8007d72:	d10c      	bne.n	8007d8e <VL6180x_RangePollMeasurement+0x4e>
			break;
		}
		if (IntStatus.status.Range == RES_INT_STAT_GPIO_NEW_SAMPLE_READY || IntStatus.status.Error != 0) {
 8007d74:	7b3b      	ldrb	r3, [r7, #12]
 8007d76:	f003 0307 	and.w	r3, r3, #7
 8007d7a:	b2db      	uxtb	r3, r3
 8007d7c:	2b04      	cmp	r3, #4
 8007d7e:	d007      	beq.n	8007d90 <VL6180x_RangePollMeasurement+0x50>
 8007d80:	7b3b      	ldrb	r3, [r7, #12]
 8007d82:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8007d86:	b2db      	uxtb	r3, r3
 8007d88:	2b00      	cmp	r3, #0
 8007d8a:	d101      	bne.n	8007d90 <VL6180x_RangePollMeasurement+0x50>
		status = VL6180x_RangeGetInterruptStatus(dev, &IntStatus.val);
 8007d8c:	e7e7      	b.n	8007d5e <VL6180x_RangePollMeasurement+0x1e>
			break;
 8007d8e:	bf00      	nop

	//	VL6180x_PollDelay(dev);
	}
	/* //![single_shot_snipet] */

	if (!status) {
 8007d90:	697b      	ldr	r3, [r7, #20]
 8007d92:	2b00      	cmp	r3, #0
 8007d94:	d105      	bne.n	8007da2 <VL6180x_RangePollMeasurement+0x62>
		status = VL6180x_RangeGetMeasurement(dev, pRangeData);
 8007d96:	79fb      	ldrb	r3, [r7, #7]
 8007d98:	6839      	ldr	r1, [r7, #0]
 8007d9a:	4618      	mov	r0, r3
 8007d9c:	f000 f818 	bl	8007dd0 <VL6180x_RangeGetMeasurement>
 8007da0:	6178      	str	r0, [r7, #20]
	}

	/*  clear range interrupt source */
	ClrStatus = VL6180x_RangeClearInterrupt(dev);
 8007da2:	79fb      	ldrb	r3, [r7, #7]
 8007da4:	2101      	movs	r1, #1
 8007da6:	4618      	mov	r0, r3
 8007da8:	f000 f96f 	bl	800808a <VL6180x_ClearInterrupt>
 8007dac:	6138      	str	r0, [r7, #16]
	if (ClrStatus) {
 8007dae:	693b      	ldr	r3, [r7, #16]
 8007db0:	2b00      	cmp	r3, #0
 8007db2:	d007      	beq.n	8007dc4 <VL6180x_RangePollMeasurement+0x84>
	//	//VL6180x_ErrLog("VL6180x_RangeClearInterrupt fail");
		/*  leave initial status if already in error  */
		if (!status) {
 8007db4:	697b      	ldr	r3, [r7, #20]
 8007db6:	2b00      	cmp	r3, #0
 8007db8:	d104      	bne.n	8007dc4 <VL6180x_RangePollMeasurement+0x84>
			status = ClrStatus;
 8007dba:	693b      	ldr	r3, [r7, #16]
 8007dbc:	617b      	str	r3, [r7, #20]
 8007dbe:	e002      	b.n	8007dc6 <VL6180x_RangePollMeasurement+0x86>
		goto done;
 8007dc0:	bf00      	nop
 8007dc2:	e000      	b.n	8007dc6 <VL6180x_RangePollMeasurement+0x86>
		}
	}
done:
 8007dc4:	bf00      	nop
	return status;
 8007dc6:	697b      	ldr	r3, [r7, #20]
}
 8007dc8:	4618      	mov	r0, r3
 8007dca:	3718      	adds	r7, #24
 8007dcc:	46bd      	mov	sp, r7
 8007dce:	bd80      	pop	{r7, pc}

08007dd0 <VL6180x_RangeGetMeasurement>:
#endif /* VL6180x_CACHED_REG */

//================================================================

int VL6180x_RangeGetMeasurement(VL6180xDev_t dev, VL6180x_RangeData_t *pRangeData)
{
 8007dd0:	b580      	push	{r7, lr}
 8007dd2:	b084      	sub	sp, #16
 8007dd4:	af00      	add	r7, sp, #0
 8007dd6:	4603      	mov	r3, r0
 8007dd8:	6039      	str	r1, [r7, #0]
 8007dda:	71fb      	strb	r3, [r7, #7]
	int status;
	uint16_t RawRate;
	uint8_t RawStatus;

	status = _CachedRegs_Fetch(dev);
 8007ddc:	2300      	movs	r3, #0
 8007dde:	60fb      	str	r3, [r7, #12]
	if (status) {
 8007de0:	68fb      	ldr	r3, [r7, #12]
 8007de2:	2b00      	cmp	r3, #0
 8007de4:	d003      	beq.n	8007dee <VL6180x_RangeGetMeasurement+0x1e>
		term_printf("Cache register read fai\n\rl");
 8007de6:	4837      	ldr	r0, [pc, #220]	; (8007ec4 <VL6180x_RangeGetMeasurement+0xf4>)
 8007de8:	f7fe faac 	bl	8006344 <term_printf>
		goto error;
 8007dec:	e064      	b.n	8007eb8 <VL6180x_RangeGetMeasurement+0xe8>
	}
	status = VL6180x_RangeGetResult(dev, &pRangeData->range_mm);
 8007dee:	683a      	ldr	r2, [r7, #0]
 8007df0:	79fb      	ldrb	r3, [r7, #7]
 8007df2:	4611      	mov	r1, r2
 8007df4:	4618      	mov	r0, r3
 8007df6:	f000 f893 	bl	8007f20 <VL6180x_RangeGetResult>
 8007dfa:	60f8      	str	r0, [r7, #12]
	if (!status) {
 8007dfc:	68fb      	ldr	r3, [r7, #12]
 8007dfe:	2b00      	cmp	r3, #0
 8007e00:	d155      	bne.n	8007eae <VL6180x_RangeGetMeasurement+0xde>
		status = VL6180x_GetCachedWord(dev, RESULT_RANGE_SIGNAL_RATE, &RawRate);
 8007e02:	f107 030a 	add.w	r3, r7, #10
 8007e06:	461a      	mov	r2, r3
 8007e08:	2166      	movs	r1, #102	; 0x66
 8007e0a:	2052      	movs	r0, #82	; 0x52
 8007e0c:	f7fe f974 	bl	80060f8 <i2c1_ReadReg16Word16>
 8007e10:	60f8      	str	r0, [r7, #12]
		if (!status) {
 8007e12:	68fb      	ldr	r3, [r7, #12]
 8007e14:	2b00      	cmp	r3, #0
 8007e16:	d146      	bne.n	8007ea6 <VL6180x_RangeGetMeasurement+0xd6>
			pRangeData->signalRate_mcps = VL6180x_9to7Conv(RawRate);
 8007e18:	897b      	ldrh	r3, [r7, #10]
 8007e1a:	461a      	mov	r2, r3
 8007e1c:	683b      	ldr	r3, [r7, #0]
 8007e1e:	605a      	str	r2, [r3, #4]
			status = VL6180x_GetCachedByte(dev, RESULT_RANGE_STATUS, &RawStatus);
 8007e20:	f107 0309 	add.w	r3, r7, #9
 8007e24:	461a      	mov	r2, r3
 8007e26:	214d      	movs	r1, #77	; 0x4d
 8007e28:	2052      	movs	r0, #82	; 0x52
 8007e2a:	f7fe f92f 	bl	800608c <i2c1_ReadReg16Byte>
 8007e2e:	60f8      	str	r0, [r7, #12]
			if (!status) {
 8007e30:	68fb      	ldr	r3, [r7, #12]
 8007e32:	2b00      	cmp	r3, #0
 8007e34:	d106      	bne.n	8007e44 <VL6180x_RangeGetMeasurement+0x74>
				pRangeData->errorStatus = RawStatus >> 4;
 8007e36:	7a7b      	ldrb	r3, [r7, #9]
 8007e38:	091b      	lsrs	r3, r3, #4
 8007e3a:	b2db      	uxtb	r3, r3
 8007e3c:	461a      	mov	r2, r3
 8007e3e:	683b      	ldr	r3, [r7, #0]
 8007e40:	609a      	str	r2, [r3, #8]
 8007e42:	e002      	b.n	8007e4a <VL6180x_RangeGetMeasurement+0x7a>
			} else {
			term_printf("Rd RESULT_RANGE_STATUS fail\n\r");
 8007e44:	4820      	ldr	r0, [pc, #128]	; (8007ec8 <VL6180x_RangeGetMeasurement+0xf8>)
 8007e46:	f7fe fa7d 	bl	8006344 <term_printf>
			}
	#if VL6180x_WRAP_AROUND_FILTER_SUPPORT || VL6180x_HAVE_DMAX_RANGING
			status = _GetRateResult(dev, pRangeData);
 8007e4a:	79fb      	ldrb	r3, [r7, #7]
 8007e4c:	6839      	ldr	r1, [r7, #0]
 8007e4e:	4618      	mov	r0, r3
 8007e50:	f001 fa4e 	bl	80092f0 <_GetRateResult>
 8007e54:	60f8      	str	r0, [r7, #12]
			if (status)
 8007e56:	68fb      	ldr	r3, [r7, #12]
 8007e58:	2b00      	cmp	r3, #0
 8007e5a:	d12c      	bne.n	8007eb6 <VL6180x_RangeGetMeasurement+0xe6>
				goto error;
	#endif
	#if VL6180x_WRAP_AROUND_FILTER_SUPPORT
			/* if enabled run filter */
			if (_IsWrapArroundActive(dev)) {
 8007e5c:	4b1b      	ldr	r3, [pc, #108]	; (8007ecc <VL6180x_RangeGetMeasurement+0xfc>)
 8007e5e:	7e5b      	ldrb	r3, [r3, #25]
 8007e60:	2b00      	cmp	r3, #0
 8007e62:	d015      	beq.n	8007e90 <VL6180x_RangeGetMeasurement+0xc0>
				status = _filter_GetResult(dev, pRangeData);
 8007e64:	79fb      	ldrb	r3, [r7, #7]
 8007e66:	6839      	ldr	r1, [r7, #0]
 8007e68:	4618      	mov	r0, r3
 8007e6a:	f001 f9ef 	bl	800924c <_filter_GetResult>
 8007e6e:	60f8      	str	r0, [r7, #12]
				if (!status) {
 8007e70:	68fb      	ldr	r3, [r7, #12]
 8007e72:	2b00      	cmp	r3, #0
 8007e74:	d10c      	bne.n	8007e90 <VL6180x_RangeGetMeasurement+0xc0>
					/* patch the range status and measure if it is filtered */
					if(pRangeData->FilteredData.filterError != NoError) {
 8007e76:	683b      	ldr	r3, [r7, #0]
 8007e78:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007e7a:	2b00      	cmp	r3, #0
 8007e7c:	d008      	beq.n	8007e90 <VL6180x_RangeGetMeasurement+0xc0>
						pRangeData->errorStatus = pRangeData->FilteredData.filterError;
 8007e7e:	683b      	ldr	r3, [r7, #0]
 8007e80:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8007e82:	683b      	ldr	r3, [r7, #0]
 8007e84:	609a      	str	r2, [r3, #8]
						pRangeData->range_mm = pRangeData->FilteredData.range_mm;
 8007e86:	683b      	ldr	r3, [r7, #0]
 8007e88:	8c1b      	ldrh	r3, [r3, #32]
 8007e8a:	461a      	mov	r2, r3
 8007e8c:	683b      	ldr	r3, [r7, #0]
 8007e8e:	601a      	str	r2, [r3, #0]
				}
			}
	#endif

	#if VL6180x_HAVE_DMAX_RANGING
			if (_IsDMaxActive(dev)) {
 8007e90:	4b0e      	ldr	r3, [pc, #56]	; (8007ecc <VL6180x_RangeGetMeasurement+0xfc>)
 8007e92:	f893 3090 	ldrb.w	r3, [r3, #144]	; 0x90
 8007e96:	2b00      	cmp	r3, #0
 8007e98:	d00e      	beq.n	8007eb8 <VL6180x_RangeGetMeasurement+0xe8>
				_DMax_Compute(dev, pRangeData);
 8007e9a:	79fb      	ldrb	r3, [r7, #7]
 8007e9c:	6839      	ldr	r1, [r7, #0]
 8007e9e:	4618      	mov	r0, r3
 8007ea0:	f001 fc20 	bl	80096e4 <_DMax_Compute>
 8007ea4:	e008      	b.n	8007eb8 <VL6180x_RangeGetMeasurement+0xe8>
			}
	#endif
		} else {
		term_printf("Rd RESULT_RANGE_SIGNAL_RATE fail\n\r");
 8007ea6:	480a      	ldr	r0, [pc, #40]	; (8007ed0 <VL6180x_RangeGetMeasurement+0x100>)
 8007ea8:	f7fe fa4c 	bl	8006344 <term_printf>
 8007eac:	e004      	b.n	8007eb8 <VL6180x_RangeGetMeasurement+0xe8>
		}
	} else {
		term_printf("VL6180x_GetRangeResult fail\n\r");
 8007eae:	4809      	ldr	r0, [pc, #36]	; (8007ed4 <VL6180x_RangeGetMeasurement+0x104>)
 8007eb0:	f7fe fa48 	bl	8006344 <term_printf>
 8007eb4:	e000      	b.n	8007eb8 <VL6180x_RangeGetMeasurement+0xe8>
				goto error;
 8007eb6:	bf00      	nop
	}
error:
	_CachedRegs_Flush(dev);

	return status;
 8007eb8:	68fb      	ldr	r3, [r7, #12]
}
 8007eba:	4618      	mov	r0, r3
 8007ebc:	3710      	adds	r7, #16
 8007ebe:	46bd      	mov	sp, r7
 8007ec0:	bd80      	pop	{r7, pc}
 8007ec2:	bf00      	nop
 8007ec4:	0800b370 	.word	0x0800b370
 8007ec8:	0800b38c 	.word	0x0800b38c
 8007ecc:	20000070 	.word	0x20000070
 8007ed0:	0800b3ac 	.word	0x0800b3ac
 8007ed4:	0800b3d0 	.word	0x0800b3d0

08007ed8 <VL6180x_FilterSetState>:
	LOG_FUNCTION_END(status) ;
	return status;
}
//=============================================================================
int VL6180x_FilterSetState(VL6180xDev_t dev, int state)
{
 8007ed8:	b480      	push	{r7}
 8007eda:	b085      	sub	sp, #20
 8007edc:	af00      	add	r7, sp, #0
 8007ede:	4603      	mov	r3, r0
 8007ee0:	6039      	str	r1, [r7, #0]
 8007ee2:	71fb      	strb	r3, [r7, #7]
	int status;
	#if VL6180x_WRAP_AROUND_FILTER_SUPPORT
	VL6180xDevDataSet(dev, WrapAroundFilterActive, state);
 8007ee4:	683b      	ldr	r3, [r7, #0]
 8007ee6:	b2da      	uxtb	r2, r3
 8007ee8:	4b04      	ldr	r3, [pc, #16]	; (8007efc <VL6180x_FilterSetState+0x24>)
 8007eea:	765a      	strb	r2, [r3, #25]
	status = 0;
 8007eec:	2300      	movs	r3, #0
 8007eee:	60fb      	str	r3, [r7, #12]
	#else
	status =  NOT_SUPPORTED;
	#endif
	return status;
 8007ef0:	68fb      	ldr	r3, [r7, #12]
}
 8007ef2:	4618      	mov	r0, r3
 8007ef4:	3714      	adds	r7, #20
 8007ef6:	46bd      	mov	sp, r7
 8007ef8:	bc80      	pop	{r7}
 8007efa:	4770      	bx	lr
 8007efc:	20000070 	.word	0x20000070

08007f00 <VL6180x_FilterGetState>:
//=============================================================================
int VL6180x_FilterGetState(VL6180xDev_t dev)
{
 8007f00:	b480      	push	{r7}
 8007f02:	b085      	sub	sp, #20
 8007f04:	af00      	add	r7, sp, #0
 8007f06:	4603      	mov	r3, r0
 8007f08:	71fb      	strb	r3, [r7, #7]
	int status;
	#if VL6180x_WRAP_AROUND_FILTER_SUPPORT
	status = VL6180xDevDataGet(dev, WrapAroundFilterActive);
 8007f0a:	4b04      	ldr	r3, [pc, #16]	; (8007f1c <VL6180x_FilterGetState+0x1c>)
 8007f0c:	7e5b      	ldrb	r3, [r3, #25]
 8007f0e:	60fb      	str	r3, [r7, #12]
	#else
	status = 0;
	#endif
	return status;
 8007f10:	68fb      	ldr	r3, [r7, #12]
}
 8007f12:	4618      	mov	r0, r3
 8007f14:	3714      	adds	r7, #20
 8007f16:	46bd      	mov	sp, r7
 8007f18:	bc80      	pop	{r7}
 8007f1a:	4770      	bx	lr
 8007f1c:	20000070 	.word	0x20000070

08007f20 <VL6180x_RangeGetResult>:
//=============================================================================
int VL6180x_RangeGetResult(VL6180xDev_t dev, int32_t *pRange_mm)
{
 8007f20:	b580      	push	{r7, lr}
 8007f22:	b086      	sub	sp, #24
 8007f24:	af00      	add	r7, sp, #0
 8007f26:	4603      	mov	r3, r0
 8007f28:	6039      	str	r1, [r7, #0]
 8007f2a:	71fb      	strb	r3, [r7, #7]
	int status;
	uint8_t RawRange;
	int32_t Upscale;
	status = VL6180x_GetCachedByte(dev, RESULT_RANGE_VAL, &RawRange);
 8007f2c:	f107 030f 	add.w	r3, r7, #15
 8007f30:	461a      	mov	r2, r3
 8007f32:	2162      	movs	r1, #98	; 0x62
 8007f34:	2052      	movs	r0, #82	; 0x52
 8007f36:	f7fe f8a9 	bl	800608c <i2c1_ReadReg16Byte>
 8007f3a:	6178      	str	r0, [r7, #20]
	if (!status) {
 8007f3c:	697b      	ldr	r3, [r7, #20]
 8007f3e:	2b00      	cmp	r3, #0
 8007f40:	d109      	bne.n	8007f56 <VL6180x_RangeGetResult+0x36>
		Upscale = _GetUpscale(dev);
 8007f42:	4b07      	ldr	r3, [pc, #28]	; (8007f60 <VL6180x_RangeGetResult+0x40>)
 8007f44:	7e1b      	ldrb	r3, [r3, #24]
 8007f46:	613b      	str	r3, [r7, #16]
		*pRange_mm = Upscale * (int32_t)RawRange;
 8007f48:	7bfb      	ldrb	r3, [r7, #15]
 8007f4a:	461a      	mov	r2, r3
 8007f4c:	693b      	ldr	r3, [r7, #16]
 8007f4e:	fb03 f202 	mul.w	r2, r3, r2
 8007f52:	683b      	ldr	r3, [r7, #0]
 8007f54:	601a      	str	r2, [r3, #0]
	}
	return status;
 8007f56:	697b      	ldr	r3, [r7, #20]
}
 8007f58:	4618      	mov	r0, r3
 8007f5a:	3718      	adds	r7, #24
 8007f5c:	46bd      	mov	sp, r7
 8007f5e:	bd80      	pop	{r7, pc}
 8007f60:	20000070 	.word	0x20000070

08007f64 <VL6180x_RangeSetRawThresholds>:
//=============================================================================
int VL6180x_RangeSetRawThresholds(VL6180xDev_t dev, uint8_t low, uint8_t high)
{
 8007f64:	b580      	push	{r7, lr}
 8007f66:	b084      	sub	sp, #16
 8007f68:	af00      	add	r7, sp, #0
 8007f6a:	4603      	mov	r3, r0
 8007f6c:	71fb      	strb	r3, [r7, #7]
 8007f6e:	460b      	mov	r3, r1
 8007f70:	71bb      	strb	r3, [r7, #6]
 8007f72:	4613      	mov	r3, r2
 8007f74:	717b      	strb	r3, [r7, #5]
	int status;
	status = i2c1_WriteReg16Byte(VL6180x_I2C_ADDRESS, SYSRANGE_THRESH_HIGH, high);
 8007f76:	797b      	ldrb	r3, [r7, #5]
 8007f78:	461a      	mov	r2, r3
 8007f7a:	2119      	movs	r1, #25
 8007f7c:	2052      	movs	r0, #82	; 0x52
 8007f7e:	f7fe f801 	bl	8005f84 <i2c1_WriteReg16Byte>
 8007f82:	60f8      	str	r0, [r7, #12]
	if (!status) {
 8007f84:	68fb      	ldr	r3, [r7, #12]
 8007f86:	2b00      	cmp	r3, #0
 8007f88:	d106      	bne.n	8007f98 <VL6180x_RangeSetRawThresholds+0x34>
		status = i2c1_WriteReg16Byte(VL6180x_I2C_ADDRESS, SYSRANGE_THRESH_LOW, low);
 8007f8a:	79bb      	ldrb	r3, [r7, #6]
 8007f8c:	461a      	mov	r2, r3
 8007f8e:	211a      	movs	r1, #26
 8007f90:	2052      	movs	r0, #82	; 0x52
 8007f92:	f7fd fff7 	bl	8005f84 <i2c1_WriteReg16Byte>
 8007f96:	60f8      	str	r0, [r7, #12]
	}
	return status;
 8007f98:	68fb      	ldr	r3, [r7, #12]
}
 8007f9a:	4618      	mov	r0, r3
 8007f9c:	3710      	adds	r7, #16
 8007f9e:	46bd      	mov	sp, r7
 8007fa0:	bd80      	pop	{r7, pc}
	...

08007fa4 <VL6180x_RangeSetThresholds>:
//=============================================================================
int VL6180x_RangeSetThresholds(VL6180xDev_t dev, uint16_t low, uint16_t high, int UseSafeParamHold)
{
 8007fa4:	b580      	push	{r7, lr}
 8007fa6:	b088      	sub	sp, #32
 8007fa8:	af00      	add	r7, sp, #0
 8007faa:	607b      	str	r3, [r7, #4]
 8007fac:	4603      	mov	r3, r0
 8007fae:	73fb      	strb	r3, [r7, #15]
 8007fb0:	460b      	mov	r3, r1
 8007fb2:	81bb      	strh	r3, [r7, #12]
 8007fb4:	4613      	mov	r3, r2
 8007fb6:	817b      	strh	r3, [r7, #10]
	int status;
	int scale;
	scale = _GetUpscale(dev, UpscaleFactor);
 8007fb8:	4b25      	ldr	r3, [pc, #148]	; (8008050 <VL6180x_RangeSetThresholds+0xac>)
 8007fba:	7e1b      	ldrb	r3, [r3, #24]
 8007fbc:	61bb      	str	r3, [r7, #24]
	if (low > scale * 255 || high > scale * 255) {
 8007fbe:	89b9      	ldrh	r1, [r7, #12]
 8007fc0:	69ba      	ldr	r2, [r7, #24]
 8007fc2:	4613      	mov	r3, r2
 8007fc4:	021b      	lsls	r3, r3, #8
 8007fc6:	1a9b      	subs	r3, r3, r2
 8007fc8:	4299      	cmp	r1, r3
 8007fca:	dc06      	bgt.n	8007fda <VL6180x_RangeSetThresholds+0x36>
 8007fcc:	8979      	ldrh	r1, [r7, #10]
 8007fce:	69ba      	ldr	r2, [r7, #24]
 8007fd0:	4613      	mov	r3, r2
 8007fd2:	021b      	lsls	r3, r3, #8
 8007fd4:	1a9b      	subs	r3, r3, r2
 8007fd6:	4299      	cmp	r1, r3
 8007fd8:	dd03      	ble.n	8007fe2 <VL6180x_RangeSetThresholds+0x3e>
		status = INVALID_PARAMS;
 8007fda:	f06f 0301 	mvn.w	r3, #1
 8007fde:	61fb      	str	r3, [r7, #28]
 8007fe0:	e030      	b.n	8008044 <VL6180x_RangeSetThresholds+0xa0>
	} else {
		do {
			if (UseSafeParamHold) {
 8007fe2:	687b      	ldr	r3, [r7, #4]
 8007fe4:	2b00      	cmp	r3, #0
 8007fe6:	d008      	beq.n	8007ffa <VL6180x_RangeSetThresholds+0x56>
				status = VL6180x_SetGroupParamHold(dev, 1);
 8007fe8:	7bfb      	ldrb	r3, [r7, #15]
 8007fea:	2101      	movs	r1, #1
 8007fec:	4618      	mov	r0, r3
 8007fee:	f7ff fc67 	bl	80078c0 <VL6180x_SetGroupParamHold>
 8007ff2:	61f8      	str	r0, [r7, #28]
				if (status)
 8007ff4:	69fb      	ldr	r3, [r7, #28]
 8007ff6:	2b00      	cmp	r3, #0
 8007ff8:	d123      	bne.n	8008042 <VL6180x_RangeSetThresholds+0x9e>
					break;
		    }
		    status = VL6180x_RangeSetRawThresholds(dev, (uint8_t)(low / scale), (uint8_t)(high / scale));
 8007ffa:	89ba      	ldrh	r2, [r7, #12]
 8007ffc:	69bb      	ldr	r3, [r7, #24]
 8007ffe:	fb92 f3f3 	sdiv	r3, r2, r3
 8008002:	b2d9      	uxtb	r1, r3
 8008004:	897a      	ldrh	r2, [r7, #10]
 8008006:	69bb      	ldr	r3, [r7, #24]
 8008008:	fb92 f3f3 	sdiv	r3, r2, r3
 800800c:	b2da      	uxtb	r2, r3
 800800e:	7bfb      	ldrb	r3, [r7, #15]
 8008010:	4618      	mov	r0, r3
 8008012:	f7ff ffa7 	bl	8007f64 <VL6180x_RangeSetRawThresholds>
 8008016:	61f8      	str	r0, [r7, #28]
		    if (status) {
 8008018:	69fb      	ldr	r3, [r7, #28]
 800801a:	2b00      	cmp	r3, #0
 800801c:	d002      	beq.n	8008024 <VL6180x_RangeSetThresholds+0x80>
				term_printf("VL6180x_RangeSetRawThresholds fail\n\r");
 800801e:	480d      	ldr	r0, [pc, #52]	; (8008054 <VL6180x_RangeSetThresholds+0xb0>)
 8008020:	f7fe f990 	bl	8006344 <term_printf>
		    }
		    if (UseSafeParamHold) {
 8008024:	687b      	ldr	r3, [r7, #4]
 8008026:	2b00      	cmp	r3, #0
 8008028:	d00c      	beq.n	8008044 <VL6180x_RangeSetThresholds+0xa0>
				int HoldStatus;
				/* tryt to unset param hold vene if previous fail */
				HoldStatus = VL6180x_SetGroupParamHold(dev, 0);
 800802a:	7bfb      	ldrb	r3, [r7, #15]
 800802c:	2100      	movs	r1, #0
 800802e:	4618      	mov	r0, r3
 8008030:	f7ff fc46 	bl	80078c0 <VL6180x_SetGroupParamHold>
 8008034:	6178      	str	r0, [r7, #20]
				if (!status)
 8008036:	69fb      	ldr	r3, [r7, #28]
 8008038:	2b00      	cmp	r3, #0
 800803a:	d103      	bne.n	8008044 <VL6180x_RangeSetThresholds+0xa0>
					status = HoldStatus;
 800803c:	697b      	ldr	r3, [r7, #20]
 800803e:	61fb      	str	r3, [r7, #28]
 8008040:	e000      	b.n	8008044 <VL6180x_RangeSetThresholds+0xa0>
					break;
 8008042:	bf00      	nop
		    }
		} while (0);
	}
	return status;
 8008044:	69fb      	ldr	r3, [r7, #28]
}
 8008046:	4618      	mov	r0, r3
 8008048:	3720      	adds	r7, #32
 800804a:	46bd      	mov	sp, r7
 800804c:	bd80      	pop	{r7, pc}
 800804e:	bf00      	nop
 8008050:	20000070 	.word	0x20000070
 8008054:	0800b434 	.word	0x0800b434

08008058 <VL6180x_RangeGetInterruptStatus>:
	} while (0);
	return status;
}
//=============================================================================
int VL6180x_RangeGetInterruptStatus(VL6180xDev_t dev, uint8_t *pIntStatus)
{
 8008058:	b580      	push	{r7, lr}
 800805a:	b084      	sub	sp, #16
 800805c:	af00      	add	r7, sp, #0
 800805e:	4603      	mov	r3, r0
 8008060:	6039      	str	r1, [r7, #0]
 8008062:	71fb      	strb	r3, [r7, #7]
	int status;
	uint8_t IntStatus;
	status = VL6180x_GetCachedByte(dev, RESULT_INTERRUPT_STATUS_GPIO, &IntStatus);
 8008064:	f107 030b 	add.w	r3, r7, #11
 8008068:	461a      	mov	r2, r3
 800806a:	214f      	movs	r1, #79	; 0x4f
 800806c:	2052      	movs	r0, #82	; 0x52
 800806e:	f7fe f80d 	bl	800608c <i2c1_ReadReg16Byte>
 8008072:	60f8      	str	r0, [r7, #12]
	*pIntStatus = IntStatus & 0xC7;
 8008074:	7afb      	ldrb	r3, [r7, #11]
 8008076:	f023 0338 	bic.w	r3, r3, #56	; 0x38
 800807a:	b2da      	uxtb	r2, r3
 800807c:	683b      	ldr	r3, [r7, #0]
 800807e:	701a      	strb	r2, [r3, #0]
	return status;
 8008080:	68fb      	ldr	r3, [r7, #12]
}
 8008082:	4618      	mov	r0, r3
 8008084:	3710      	adds	r7, #16
 8008086:	46bd      	mov	sp, r7
 8008088:	bd80      	pop	{r7, pc}

0800808a <VL6180x_ClearInterrupt>:
	status = i2c1_ReadReg16Byte(VL6180x_I2C_ADDRESS, RESULT_INTERRUPT_STATUS_GPIO, IntStatus);
	return status;
}
//=============================================================================
int VL6180x_ClearInterrupt(VL6180xDev_t dev, uint8_t IntClear)
{
 800808a:	b580      	push	{r7, lr}
 800808c:	b084      	sub	sp, #16
 800808e:	af00      	add	r7, sp, #0
 8008090:	4603      	mov	r3, r0
 8008092:	460a      	mov	r2, r1
 8008094:	71fb      	strb	r3, [r7, #7]
 8008096:	4613      	mov	r3, r2
 8008098:	71bb      	strb	r3, [r7, #6]
	int status;
	if (IntClear <= 7) {
 800809a:	79bb      	ldrb	r3, [r7, #6]
 800809c:	2b07      	cmp	r3, #7
 800809e:	d807      	bhi.n	80080b0 <VL6180x_ClearInterrupt+0x26>
		status = i2c1_WriteReg16Byte(VL6180x_I2C_ADDRESS, SYSTEM_INTERRUPT_CLEAR, IntClear);
 80080a0:	79bb      	ldrb	r3, [r7, #6]
 80080a2:	461a      	mov	r2, r3
 80080a4:	2115      	movs	r1, #21
 80080a6:	2052      	movs	r0, #82	; 0x52
 80080a8:	f7fd ff6c 	bl	8005f84 <i2c1_WriteReg16Byte>
 80080ac:	60f8      	str	r0, [r7, #12]
 80080ae:	e002      	b.n	80080b6 <VL6180x_ClearInterrupt+0x2c>
	} else {
		status = INVALID_PARAMS;
 80080b0:	f06f 0301 	mvn.w	r3, #1
 80080b4:	60fb      	str	r3, [r7, #12]
	}
	return status;
 80080b6:	68fb      	ldr	r3, [r7, #12]
}
 80080b8:	4618      	mov	r0, r3
 80080ba:	3710      	adds	r7, #16
 80080bc:	46bd      	mov	sp, r7
 80080be:	bd80      	pop	{r7, pc}

080080c0 <_UpscaleInitPatch0>:
	return status;
}
//=============================================================================
#if VL6180x_UPSCALE_SUPPORT != 1
static int _UpscaleInitPatch0(VL6180xDev_t dev)
{
 80080c0:	b580      	push	{r7, lr}
 80080c2:	b084      	sub	sp, #16
 80080c4:	af00      	add	r7, sp, #0
 80080c6:	4603      	mov	r3, r0
 80080c8:	71fb      	strb	r3, [r7, #7]
	int status;
	uint32_t CalValue = 0;
 80080ca:	2300      	movs	r3, #0
 80080cc:	60fb      	str	r3, [r7, #12]
	CalValue = VL6180xDevDataGet(dev, Part2PartAmbNVM);
 80080ce:	4b07      	ldr	r3, [pc, #28]	; (80080ec <_UpscaleInitPatch0+0x2c>)
 80080d0:	681b      	ldr	r3, [r3, #0]
 80080d2:	60fb      	str	r3, [r7, #12]
	status = i2c1_WriteReg16Word32(VL6180x_I2C_ADDRESS, 0xDA, CalValue);
 80080d4:	68fa      	ldr	r2, [r7, #12]
 80080d6:	21da      	movs	r1, #218	; 0xda
 80080d8:	2052      	movs	r0, #82	; 0x52
 80080da:	f7fd ffa5 	bl	8006028 <i2c1_WriteReg16Word32>
 80080de:	60b8      	str	r0, [r7, #8]
	return status;
 80080e0:	68bb      	ldr	r3, [r7, #8]
}
 80080e2:	4618      	mov	r0, r3
 80080e4:	3710      	adds	r7, #16
 80080e6:	46bd      	mov	sp, r7
 80080e8:	bd80      	pop	{r7, pc}
 80080ea:	bf00      	nop
 80080ec:	20000070 	.word	0x20000070

080080f0 <VL6180x_UpscaleRegInit>:
//=============================================================================
/* only include up-scaling register setting when up-scale support is configured in */
int VL6180x_UpscaleRegInit(VL6180xDev_t dev)
{
 80080f0:	b580      	push	{r7, lr}
 80080f2:	b082      	sub	sp, #8
 80080f4:	af00      	add	r7, sp, #0
 80080f6:	4603      	mov	r3, r0
 80080f8:	71fb      	strb	r3, [r7, #7]
	/*  apply REGISTER_TUNING_ER02_100614_CustomerView.txt */
	i2c1_WriteReg16Byte(VL6180x_I2C_ADDRESS, 0x0207, 0x01);
 80080fa:	2201      	movs	r2, #1
 80080fc:	f240 2107 	movw	r1, #519	; 0x207
 8008100:	2052      	movs	r0, #82	; 0x52
 8008102:	f7fd ff3f 	bl	8005f84 <i2c1_WriteReg16Byte>
	i2c1_WriteReg16Byte(VL6180x_I2C_ADDRESS, 0x0208, 0x01);
 8008106:	2201      	movs	r2, #1
 8008108:	f44f 7102 	mov.w	r1, #520	; 0x208
 800810c:	2052      	movs	r0, #82	; 0x52
 800810e:	f7fd ff39 	bl	8005f84 <i2c1_WriteReg16Byte>
	i2c1_WriteReg16Byte(VL6180x_I2C_ADDRESS, 0x0096, 0x00);
 8008112:	2200      	movs	r2, #0
 8008114:	2196      	movs	r1, #150	; 0x96
 8008116:	2052      	movs	r0, #82	; 0x52
 8008118:	f7fd ff34 	bl	8005f84 <i2c1_WriteReg16Byte>
	i2c1_WriteReg16Byte(VL6180x_I2C_ADDRESS, 0x0097, 0x54);
 800811c:	2254      	movs	r2, #84	; 0x54
 800811e:	2197      	movs	r1, #151	; 0x97
 8008120:	2052      	movs	r0, #82	; 0x52
 8008122:	f7fd ff2f 	bl	8005f84 <i2c1_WriteReg16Byte>
	i2c1_WriteReg16Byte(VL6180x_I2C_ADDRESS, 0x00e3, 0x00);
 8008126:	2200      	movs	r2, #0
 8008128:	21e3      	movs	r1, #227	; 0xe3
 800812a:	2052      	movs	r0, #82	; 0x52
 800812c:	f7fd ff2a 	bl	8005f84 <i2c1_WriteReg16Byte>
	i2c1_WriteReg16Byte(VL6180x_I2C_ADDRESS, 0x00e4, 0x04);
 8008130:	2204      	movs	r2, #4
 8008132:	21e4      	movs	r1, #228	; 0xe4
 8008134:	2052      	movs	r0, #82	; 0x52
 8008136:	f7fd ff25 	bl	8005f84 <i2c1_WriteReg16Byte>
	i2c1_WriteReg16Byte(VL6180x_I2C_ADDRESS, 0x00e5, 0x02);
 800813a:	2202      	movs	r2, #2
 800813c:	21e5      	movs	r1, #229	; 0xe5
 800813e:	2052      	movs	r0, #82	; 0x52
 8008140:	f7fd ff20 	bl	8005f84 <i2c1_WriteReg16Byte>
	i2c1_WriteReg16Byte(VL6180x_I2C_ADDRESS, 0x00e6, 0x01);
 8008144:	2201      	movs	r2, #1
 8008146:	21e6      	movs	r1, #230	; 0xe6
 8008148:	2052      	movs	r0, #82	; 0x52
 800814a:	f7fd ff1b 	bl	8005f84 <i2c1_WriteReg16Byte>
	i2c1_WriteReg16Byte(VL6180x_I2C_ADDRESS, 0x00e7, 0x03);
 800814e:	2203      	movs	r2, #3
 8008150:	21e7      	movs	r1, #231	; 0xe7
 8008152:	2052      	movs	r0, #82	; 0x52
 8008154:	f7fd ff16 	bl	8005f84 <i2c1_WriteReg16Byte>
	i2c1_WriteReg16Byte(VL6180x_I2C_ADDRESS, 0x00f5, 0x02);
 8008158:	2202      	movs	r2, #2
 800815a:	21f5      	movs	r1, #245	; 0xf5
 800815c:	2052      	movs	r0, #82	; 0x52
 800815e:	f7fd ff11 	bl	8005f84 <i2c1_WriteReg16Byte>
	i2c1_WriteReg16Byte(VL6180x_I2C_ADDRESS, 0x00d9, 0x05);
 8008162:	2205      	movs	r2, #5
 8008164:	21d9      	movs	r1, #217	; 0xd9
 8008166:	2052      	movs	r0, #82	; 0x52
 8008168:	f7fd ff0c 	bl	8005f84 <i2c1_WriteReg16Byte>

	_UpscaleInitPatch0(dev);
 800816c:	79fb      	ldrb	r3, [r7, #7]
 800816e:	4618      	mov	r0, r3
 8008170:	f7ff ffa6 	bl	80080c0 <_UpscaleInitPatch0>

	i2c1_WriteReg16Byte(VL6180x_I2C_ADDRESS, 0x009f, 0x00);
 8008174:	2200      	movs	r2, #0
 8008176:	219f      	movs	r1, #159	; 0x9f
 8008178:	2052      	movs	r0, #82	; 0x52
 800817a:	f7fd ff03 	bl	8005f84 <i2c1_WriteReg16Byte>
	i2c1_WriteReg16Byte(VL6180x_I2C_ADDRESS, 0x00a3, 0x28);
 800817e:	2228      	movs	r2, #40	; 0x28
 8008180:	21a3      	movs	r1, #163	; 0xa3
 8008182:	2052      	movs	r0, #82	; 0x52
 8008184:	f7fd fefe 	bl	8005f84 <i2c1_WriteReg16Byte>
	i2c1_WriteReg16Byte(VL6180x_I2C_ADDRESS, 0x00b7, 0x00);
 8008188:	2200      	movs	r2, #0
 800818a:	21b7      	movs	r1, #183	; 0xb7
 800818c:	2052      	movs	r0, #82	; 0x52
 800818e:	f7fd fef9 	bl	8005f84 <i2c1_WriteReg16Byte>
	i2c1_WriteReg16Byte(VL6180x_I2C_ADDRESS, 0x00bb, 0x28);
 8008192:	2228      	movs	r2, #40	; 0x28
 8008194:	21bb      	movs	r1, #187	; 0xbb
 8008196:	2052      	movs	r0, #82	; 0x52
 8008198:	f7fd fef4 	bl	8005f84 <i2c1_WriteReg16Byte>
	i2c1_WriteReg16Byte(VL6180x_I2C_ADDRESS, 0x00b2, 0x09);
 800819c:	2209      	movs	r2, #9
 800819e:	21b2      	movs	r1, #178	; 0xb2
 80081a0:	2052      	movs	r0, #82	; 0x52
 80081a2:	f7fd feef 	bl	8005f84 <i2c1_WriteReg16Byte>
	i2c1_WriteReg16Byte(VL6180x_I2C_ADDRESS, 0x00ca, 0x09);
 80081a6:	2209      	movs	r2, #9
 80081a8:	21ca      	movs	r1, #202	; 0xca
 80081aa:	2052      	movs	r0, #82	; 0x52
 80081ac:	f7fd feea 	bl	8005f84 <i2c1_WriteReg16Byte>
	i2c1_WriteReg16Byte(VL6180x_I2C_ADDRESS, 0x0198, 0x01);
 80081b0:	2201      	movs	r2, #1
 80081b2:	f44f 71cc 	mov.w	r1, #408	; 0x198
 80081b6:	2052      	movs	r0, #82	; 0x52
 80081b8:	f7fd fee4 	bl	8005f84 <i2c1_WriteReg16Byte>
	i2c1_WriteReg16Byte(VL6180x_I2C_ADDRESS, 0x01b0, 0x17);
 80081bc:	2217      	movs	r2, #23
 80081be:	f44f 71d8 	mov.w	r1, #432	; 0x1b0
 80081c2:	2052      	movs	r0, #82	; 0x52
 80081c4:	f7fd fede 	bl	8005f84 <i2c1_WriteReg16Byte>
	i2c1_WriteReg16Byte(VL6180x_I2C_ADDRESS, 0x01ad, 0x00);
 80081c8:	2200      	movs	r2, #0
 80081ca:	f240 11ad 	movw	r1, #429	; 0x1ad
 80081ce:	2052      	movs	r0, #82	; 0x52
 80081d0:	f7fd fed8 	bl	8005f84 <i2c1_WriteReg16Byte>
	i2c1_WriteReg16Byte(VL6180x_I2C_ADDRESS, 0x00ff, 0x05);
 80081d4:	2205      	movs	r2, #5
 80081d6:	21ff      	movs	r1, #255	; 0xff
 80081d8:	2052      	movs	r0, #82	; 0x52
 80081da:	f7fd fed3 	bl	8005f84 <i2c1_WriteReg16Byte>
	i2c1_WriteReg16Byte(VL6180x_I2C_ADDRESS, 0x0100, 0x05);
 80081de:	2205      	movs	r2, #5
 80081e0:	f44f 7180 	mov.w	r1, #256	; 0x100
 80081e4:	2052      	movs	r0, #82	; 0x52
 80081e6:	f7fd fecd 	bl	8005f84 <i2c1_WriteReg16Byte>
	i2c1_WriteReg16Byte(VL6180x_I2C_ADDRESS, 0x0199, 0x05);
 80081ea:	2205      	movs	r2, #5
 80081ec:	f240 1199 	movw	r1, #409	; 0x199
 80081f0:	2052      	movs	r0, #82	; 0x52
 80081f2:	f7fd fec7 	bl	8005f84 <i2c1_WriteReg16Byte>
	i2c1_WriteReg16Byte(VL6180x_I2C_ADDRESS, 0x01a6, 0x1b);
 80081f6:	221b      	movs	r2, #27
 80081f8:	f44f 71d3 	mov.w	r1, #422	; 0x1a6
 80081fc:	2052      	movs	r0, #82	; 0x52
 80081fe:	f7fd fec1 	bl	8005f84 <i2c1_WriteReg16Byte>
	i2c1_WriteReg16Byte(VL6180x_I2C_ADDRESS, 0x01ac, 0x3e);
 8008202:	223e      	movs	r2, #62	; 0x3e
 8008204:	f44f 71d6 	mov.w	r1, #428	; 0x1ac
 8008208:	2052      	movs	r0, #82	; 0x52
 800820a:	f7fd febb 	bl	8005f84 <i2c1_WriteReg16Byte>
	i2c1_WriteReg16Byte(VL6180x_I2C_ADDRESS, 0x01a7, 0x1f);
 800820e:	221f      	movs	r2, #31
 8008210:	f240 11a7 	movw	r1, #423	; 0x1a7
 8008214:	2052      	movs	r0, #82	; 0x52
 8008216:	f7fd feb5 	bl	8005f84 <i2c1_WriteReg16Byte>
	i2c1_WriteReg16Byte(VL6180x_I2C_ADDRESS, 0x0030, 0x00);
 800821a:	2200      	movs	r2, #0
 800821c:	2130      	movs	r1, #48	; 0x30
 800821e:	2052      	movs	r0, #82	; 0x52
 8008220:	f7fd feb0 	bl	8005f84 <i2c1_WriteReg16Byte>
	i2c1_WriteReg16Byte(VL6180x_I2C_ADDRESS, 0x0011, 0x10);
 8008224:	2210      	movs	r2, #16
 8008226:	2111      	movs	r1, #17
 8008228:	2052      	movs	r0, #82	; 0x52
 800822a:	f7fd feab 	bl	8005f84 <i2c1_WriteReg16Byte>
	i2c1_WriteReg16Byte(VL6180x_I2C_ADDRESS, 0x010a, 0x30);
 800822e:	2230      	movs	r2, #48	; 0x30
 8008230:	f44f 7185 	mov.w	r1, #266	; 0x10a
 8008234:	2052      	movs	r0, #82	; 0x52
 8008236:	f7fd fea5 	bl	8005f84 <i2c1_WriteReg16Byte>
	i2c1_WriteReg16Byte(VL6180x_I2C_ADDRESS, 0x003f, 0x46);
 800823a:	2246      	movs	r2, #70	; 0x46
 800823c:	213f      	movs	r1, #63	; 0x3f
 800823e:	2052      	movs	r0, #82	; 0x52
 8008240:	f7fd fea0 	bl	8005f84 <i2c1_WriteReg16Byte>
	i2c1_WriteReg16Byte(VL6180x_I2C_ADDRESS, 0x0031, 0xFF);
 8008244:	22ff      	movs	r2, #255	; 0xff
 8008246:	2131      	movs	r1, #49	; 0x31
 8008248:	2052      	movs	r0, #82	; 0x52
 800824a:	f7fd fe9b 	bl	8005f84 <i2c1_WriteReg16Byte>
	i2c1_WriteReg16Byte(VL6180x_I2C_ADDRESS, 0x0040, 0x63);
 800824e:	2263      	movs	r2, #99	; 0x63
 8008250:	2140      	movs	r1, #64	; 0x40
 8008252:	2052      	movs	r0, #82	; 0x52
 8008254:	f7fd fe96 	bl	8005f84 <i2c1_WriteReg16Byte>
	i2c1_WriteReg16Byte(VL6180x_I2C_ADDRESS, 0x002e, 0x01);
 8008258:	2201      	movs	r2, #1
 800825a:	212e      	movs	r1, #46	; 0x2e
 800825c:	2052      	movs	r0, #82	; 0x52
 800825e:	f7fd fe91 	bl	8005f84 <i2c1_WriteReg16Byte>
	i2c1_WriteReg16Byte(VL6180x_I2C_ADDRESS, 0x002c, 0xff);
 8008262:	22ff      	movs	r2, #255	; 0xff
 8008264:	212c      	movs	r1, #44	; 0x2c
 8008266:	2052      	movs	r0, #82	; 0x52
 8008268:	f7fd fe8c 	bl	8005f84 <i2c1_WriteReg16Byte>
	i2c1_WriteReg16Byte(VL6180x_I2C_ADDRESS, 0x001b, 0x09);
 800826c:	2209      	movs	r2, #9
 800826e:	211b      	movs	r1, #27
 8008270:	2052      	movs	r0, #82	; 0x52
 8008272:	f7fd fe87 	bl	8005f84 <i2c1_WriteReg16Byte>
	i2c1_WriteReg16Byte(VL6180x_I2C_ADDRESS, 0x003e, 0x31);
 8008276:	2231      	movs	r2, #49	; 0x31
 8008278:	213e      	movs	r1, #62	; 0x3e
 800827a:	2052      	movs	r0, #82	; 0x52
 800827c:	f7fd fe82 	bl	8005f84 <i2c1_WriteReg16Byte>
	i2c1_WriteReg16Byte(VL6180x_I2C_ADDRESS, 0x0014, 0x24);
 8008280:	2224      	movs	r2, #36	; 0x24
 8008282:	2114      	movs	r1, #20
 8008284:	2052      	movs	r0, #82	; 0x52
 8008286:	f7fd fe7d 	bl	8005f84 <i2c1_WriteReg16Byte>
#if VL6180x_EXTENDED_RANGE
	VL6180x_RangeSetMaxConvergenceTime(dev, 63);
#else
	VL6180x_RangeSetMaxConvergenceTime(dev, 50);
 800828a:	79fb      	ldrb	r3, [r7, #7]
 800828c:	2132      	movs	r1, #50	; 0x32
 800828e:	4618      	mov	r0, r3
 8008290:	f000 f95e 	bl	8008550 <VL6180x_RangeSetMaxConvergenceTime>
#endif
	return 0;
 8008294:	2300      	movs	r3, #0
}
 8008296:	4618      	mov	r0, r3
 8008298:	3708      	adds	r7, #8
 800829a:	46bd      	mov	sp, r7
 800829c:	bd80      	pop	{r7, pc}
	...

080082a0 <VL6180x_UpscaleSetScaling>:
#else
#define VL6180x_UpscaleRegInit(...) -1
#endif
//=============================================================================
int VL6180x_UpscaleSetScaling(VL6180xDev_t dev, uint8_t scaling)
{
 80082a0:	b580      	push	{r7, lr}
 80082a2:	b086      	sub	sp, #24
 80082a4:	af00      	add	r7, sp, #0
 80082a6:	4603      	mov	r3, r0
 80082a8:	460a      	mov	r2, r1
 80082aa:	71fb      	strb	r3, [r7, #7]
 80082ac:	4613      	mov	r3, r2
 80082ae:	71bb      	strb	r3, [r7, #6]
	/* we are in fixed config so only allow configured factor */
	#define min_scaling VL6180x_UPSCALE_SUPPORT
	#define max_scaling VL6180x_UPSCALE_SUPPORT
#endif

	if (scaling >= min_scaling  && scaling <= max_scaling) {
 80082b0:	79bb      	ldrb	r3, [r7, #6]
 80082b2:	2b00      	cmp	r3, #0
 80082b4:	d065      	beq.n	8008382 <VL6180x_UpscaleSetScaling+0xe2>
 80082b6:	79bb      	ldrb	r3, [r7, #6]
 80082b8:	2b03      	cmp	r3, #3
 80082ba:	d862      	bhi.n	8008382 <VL6180x_UpscaleSetScaling+0xe2>

		Scaler = ScalerLookUP[scaling - 1];
 80082bc:	79bb      	ldrb	r3, [r7, #6]
 80082be:	3b01      	subs	r3, #1
 80082c0:	4a35      	ldr	r2, [pc, #212]	; (8008398 <VL6180x_UpscaleSetScaling+0xf8>)
 80082c2:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80082c6:	823b      	strh	r3, [r7, #16]
		status = i2c1_WriteReg16Word16(VL6180x_I2C_ADDRESS, RANGE_SCALER, Scaler);
 80082c8:	8a3b      	ldrh	r3, [r7, #16]
 80082ca:	461a      	mov	r2, r3
 80082cc:	2196      	movs	r1, #150	; 0x96
 80082ce:	2052      	movs	r0, #82	; 0x52
 80082d0:	f7fd fe7e 	bl	8005fd0 <i2c1_WriteReg16Word16>
 80082d4:	6178      	str	r0, [r7, #20]
		_SetUpscale(dev, scaling);
 80082d6:	4a31      	ldr	r2, [pc, #196]	; (800839c <VL6180x_UpscaleSetScaling+0xfc>)
 80082d8:	79bb      	ldrb	r3, [r7, #6]
 80082da:	7613      	strb	r3, [r2, #24]

		/* Apply scaling on  part-2-part offset */
		Offset = VL6180xDevDataGet(dev, Part2PartOffsetNVM) / scaling;
 80082dc:	4b2f      	ldr	r3, [pc, #188]	; (800839c <VL6180x_UpscaleSetScaling+0xfc>)
 80082de:	f993 3091 	ldrsb.w	r3, [r3, #145]	; 0x91
 80082e2:	461a      	mov	r2, r3
 80082e4:	79bb      	ldrb	r3, [r7, #6]
 80082e6:	fb92 f3f3 	sdiv	r3, r2, r3
 80082ea:	73fb      	strb	r3, [r7, #15]
		status = i2c1_WriteReg16Byte(VL6180x_I2C_ADDRESS, SYSRANGE_PART_TO_PART_RANGE_OFFSET, Offset);
 80082ec:	7bfb      	ldrb	r3, [r7, #15]
 80082ee:	461a      	mov	r2, r3
 80082f0:	2124      	movs	r1, #36	; 0x24
 80082f2:	2052      	movs	r0, #82	; 0x52
 80082f4:	f7fd fe46 	bl	8005f84 <i2c1_WriteReg16Byte>
 80082f8:	6178      	str	r0, [r7, #20]

		/* Apply scaling on CrossTalkValidHeight */
		if (status == 0) {
 80082fa:	697b      	ldr	r3, [r7, #20]
 80082fc:	2b00      	cmp	r3, #0
 80082fe:	d10a      	bne.n	8008316 <VL6180x_UpscaleSetScaling+0x76>
			status = i2c1_WriteReg16Byte(VL6180x_I2C_ADDRESS, SYSRANGE_CROSSTALK_VALID_HEIGHT,
									DEF_CROSS_TALK_VALID_HEIGHT_VALUE /  scaling);
 8008300:	79bb      	ldrb	r3, [r7, #6]
 8008302:	2214      	movs	r2, #20
 8008304:	fb92 f3f3 	sdiv	r3, r2, r3
			status = i2c1_WriteReg16Byte(VL6180x_I2C_ADDRESS, SYSRANGE_CROSSTALK_VALID_HEIGHT,
 8008308:	b2db      	uxtb	r3, r3
 800830a:	461a      	mov	r2, r3
 800830c:	2121      	movs	r1, #33	; 0x21
 800830e:	2052      	movs	r0, #82	; 0x52
 8008310:	f7fd fe38 	bl	8005f84 <i2c1_WriteReg16Byte>
 8008314:	6178      	str	r0, [r7, #20]
		}
		/* Apply scaling on RangeIgnore ValidHeight if enabled */
		if( status == 0){
 8008316:	697b      	ldr	r3, [r7, #20]
 8008318:	2b00      	cmp	r3, #0
 800831a:	d119      	bne.n	8008350 <VL6180x_UpscaleSetScaling+0xb0>
			if(  VL6180xDevDataGet(dev, RangeIgnore.Enabled) !=0 ){
 800831c:	4b1f      	ldr	r3, [pc, #124]	; (800839c <VL6180x_UpscaleSetScaling+0xfc>)
 800831e:	7c1b      	ldrb	r3, [r3, #16]
 8008320:	2b00      	cmp	r3, #0
 8008322:	d015      	beq.n	8008350 <VL6180x_UpscaleSetScaling+0xb0>
				ValidHeight = VL6180xDevDataGet(dev, RangeIgnore.ValidHeight);
 8008324:	4b1d      	ldr	r3, [pc, #116]	; (800839c <VL6180x_UpscaleSetScaling+0xfc>)
 8008326:	899b      	ldrh	r3, [r3, #12]
 8008328:	827b      	strh	r3, [r7, #18]
				ValidHeight  /= _GetUpscale(dev);
 800832a:	8a7b      	ldrh	r3, [r7, #18]
 800832c:	4a1b      	ldr	r2, [pc, #108]	; (800839c <VL6180x_UpscaleSetScaling+0xfc>)
 800832e:	7e12      	ldrb	r2, [r2, #24]
 8008330:	fb93 f3f2 	sdiv	r3, r3, r2
 8008334:	827b      	strh	r3, [r7, #18]
				if( ValidHeight > 255 )
 8008336:	8a7b      	ldrh	r3, [r7, #18]
 8008338:	2bff      	cmp	r3, #255	; 0xff
 800833a:	d901      	bls.n	8008340 <VL6180x_UpscaleSetScaling+0xa0>
					ValidHeight = 255;
 800833c:	23ff      	movs	r3, #255	; 0xff
 800833e:	827b      	strh	r3, [r7, #18]

				status = i2c1_WriteReg16Byte(VL6180x_I2C_ADDRESS, SYSRANGE_RANGE_IGNORE_VALID_HEIGHT,
 8008340:	8a7b      	ldrh	r3, [r7, #18]
 8008342:	b2db      	uxtb	r3, r3
 8008344:	461a      	mov	r2, r3
 8008346:	2125      	movs	r1, #37	; 0x25
 8008348:	2052      	movs	r0, #82	; 0x52
 800834a:	f7fd fe1b 	bl	8005f84 <i2c1_WriteReg16Byte>
 800834e:	6178      	str	r0, [r7, #20]
							ValidHeight );
			}
		}

#if !VL6180x_EXTENDED_RANGE
		if (status == 0) {
 8008350:	697b      	ldr	r3, [r7, #20]
 8008352:	2b00      	cmp	r3, #0
 8008354:	d10c      	bne.n	8008370 <VL6180x_UpscaleSetScaling+0xd0>
			status = VL6180x_RangeSetEceState(dev, scaling == 1); /* enable ece only at 1x scaling */
 8008356:	79bb      	ldrb	r3, [r7, #6]
 8008358:	2b01      	cmp	r3, #1
 800835a:	bf0c      	ite	eq
 800835c:	2301      	moveq	r3, #1
 800835e:	2300      	movne	r3, #0
 8008360:	b2db      	uxtb	r3, r3
 8008362:	461a      	mov	r2, r3
 8008364:	79fb      	ldrb	r3, [r7, #7]
 8008366:	4611      	mov	r1, r2
 8008368:	4618      	mov	r0, r3
 800836a:	f000 f8d7 	bl	800851c <VL6180x_RangeSetEceState>
 800836e:	6178      	str	r0, [r7, #20]
		}
		if (status == 0 && !VL6180x_EXTENDED_RANGE && scaling != 1) {
 8008370:	697b      	ldr	r3, [r7, #20]
 8008372:	2b00      	cmp	r3, #0
 8008374:	d109      	bne.n	800838a <VL6180x_UpscaleSetScaling+0xea>
 8008376:	79bb      	ldrb	r3, [r7, #6]
 8008378:	2b01      	cmp	r3, #1
 800837a:	d006      	beq.n	800838a <VL6180x_UpscaleSetScaling+0xea>
			status = NOT_GUARANTEED ;
 800837c:	2303      	movs	r3, #3
 800837e:	617b      	str	r3, [r7, #20]
		if (status == 0 && !VL6180x_EXTENDED_RANGE && scaling != 1) {
 8008380:	e003      	b.n	800838a <VL6180x_UpscaleSetScaling+0xea>
		}
#endif
	} else {
		status = INVALID_PARAMS;
 8008382:	f06f 0301 	mvn.w	r3, #1
 8008386:	617b      	str	r3, [r7, #20]
 8008388:	e000      	b.n	800838c <VL6180x_UpscaleSetScaling+0xec>
		if (status == 0 && !VL6180x_EXTENDED_RANGE && scaling != 1) {
 800838a:	bf00      	nop
	}
#undef min_scaling
#undef max_scaling
	return status;
 800838c:	697b      	ldr	r3, [r7, #20]
}
 800838e:	4618      	mov	r0, r3
 8008390:	3718      	adds	r7, #24
 8008392:	46bd      	mov	sp, r7
 8008394:	bd80      	pop	{r7, pc}
 8008396:	bf00      	nop
 8008398:	0800b020 	.word	0x0800b020
 800839c:	20000070 	.word	0x20000070

080083a0 <VL6180x_UpscaleGetScaling>:
//=============================================================================
int VL6180x_UpscaleGetScaling(VL6180xDev_t dev)
{
 80083a0:	b480      	push	{r7}
 80083a2:	b085      	sub	sp, #20
 80083a4:	af00      	add	r7, sp, #0
 80083a6:	4603      	mov	r3, r0
 80083a8:	71fb      	strb	r3, [r7, #7]
	int status;
	status = _GetUpscale(dev);
 80083aa:	4b04      	ldr	r3, [pc, #16]	; (80083bc <VL6180x_UpscaleGetScaling+0x1c>)
 80083ac:	7e1b      	ldrb	r3, [r3, #24]
 80083ae:	60fb      	str	r3, [r7, #12]
	return status;
 80083b0:	68fb      	ldr	r3, [r7, #12]
}
 80083b2:	4618      	mov	r0, r3
 80083b4:	3714      	adds	r7, #20
 80083b6:	46bd      	mov	sp, r7
 80083b8:	bc80      	pop	{r7}
 80083ba:	4770      	bx	lr
 80083bc:	20000070 	.word	0x20000070

080083c0 <VL6180x_UpscaleStaticInit>:

//=============================================================================
static int  VL6180x_UpscaleStaticInit(VL6180xDev_t dev)
{
 80083c0:	b580      	push	{r7, lr}
 80083c2:	b084      	sub	sp, #16
 80083c4:	af00      	add	r7, sp, #0
 80083c6:	4603      	mov	r3, r0
 80083c8:	71fb      	strb	r3, [r7, #7]
	/* todo make these a fail macro in case only 1x is suppoted */
	int status;
	do {
		status = VL6180x_UpscaleRegInit(dev);
 80083ca:	79fb      	ldrb	r3, [r7, #7]
 80083cc:	4618      	mov	r0, r3
 80083ce:	f7ff fe8f 	bl	80080f0 <VL6180x_UpscaleRegInit>
 80083d2:	60f8      	str	r0, [r7, #12]
		if (status) {
 80083d4:	68fb      	ldr	r3, [r7, #12]
 80083d6:	2b00      	cmp	r3, #0
			////VL6180x_ErrLog("VL6180x_RangeSetEceState fail");
			break;
		}
#endif
	} while (0);
	if (!status) {
 80083d8:	68fb      	ldr	r3, [r7, #12]
 80083da:	2b00      	cmp	r3, #0
 80083dc:	d10c      	bne.n	80083f8 <VL6180x_UpscaleStaticInit+0x38>
		/*  must write the scaler at least once to the device to ensure the scaler is in a known state. */
		status = VL6180x_UpscaleSetScaling(dev, _GetUpscale(dev));
 80083de:	4b09      	ldr	r3, [pc, #36]	; (8008404 <VL6180x_UpscaleStaticInit+0x44>)
 80083e0:	7e1a      	ldrb	r2, [r3, #24]
 80083e2:	79fb      	ldrb	r3, [r7, #7]
 80083e4:	4611      	mov	r1, r2
 80083e6:	4618      	mov	r0, r3
 80083e8:	f7ff ff5a 	bl	80082a0 <VL6180x_UpscaleSetScaling>
 80083ec:	60f8      	str	r0, [r7, #12]
		i2c1_WriteReg16Byte(VL6180x_I2C_ADDRESS, 0x016, 0x00); /* change fresh out of set status to 0 */
 80083ee:	2200      	movs	r2, #0
 80083f0:	2116      	movs	r1, #22
 80083f2:	2052      	movs	r0, #82	; 0x52
 80083f4:	f7fd fdc6 	bl	8005f84 <i2c1_WriteReg16Byte>
	}
	return status;
 80083f8:	68fb      	ldr	r3, [r7, #12]
}
 80083fa:	4618      	mov	r0, r3
 80083fc:	3710      	adds	r7, #16
 80083fe:	46bd      	mov	sp, r7
 8008400:	bd80      	pop	{r7, pc}
 8008402:	bf00      	nop
 8008404:	20000070 	.word	0x20000070

08008408 <VL6180x_SetupGPIOx>:
	}
	return status;
}
//=============================================================================
int VL6180x_SetupGPIOx(VL6180xDev_t dev, int pin,  uint8_t IntFunction, int  ActiveHigh)
{
 8008408:	b580      	push	{r7, lr}
 800840a:	b086      	sub	sp, #24
 800840c:	af00      	add	r7, sp, #0
 800840e:	60b9      	str	r1, [r7, #8]
 8008410:	607b      	str	r3, [r7, #4]
 8008412:	4603      	mov	r3, r0
 8008414:	73fb      	strb	r3, [r7, #15]
 8008416:	4613      	mov	r3, r2
 8008418:	73bb      	strb	r3, [r7, #14]
	int status;
	if (((pin == 0) || (pin == 1))  && IsValidGPIOFunction(IntFunction)) {
 800841a:	68bb      	ldr	r3, [r7, #8]
 800841c:	2b00      	cmp	r3, #0
 800841e:	d002      	beq.n	8008426 <VL6180x_SetupGPIOx+0x1e>
 8008420:	68bb      	ldr	r3, [r7, #8]
 8008422:	2b01      	cmp	r3, #1
 8008424:	d12f      	bne.n	8008486 <VL6180x_SetupGPIOx+0x7e>
 8008426:	7bbb      	ldrb	r3, [r7, #14]
 8008428:	2b08      	cmp	r3, #8
 800842a:	d002      	beq.n	8008432 <VL6180x_SetupGPIOx+0x2a>
 800842c:	7bbb      	ldrb	r3, [r7, #14]
 800842e:	2b00      	cmp	r3, #0
 8008430:	d129      	bne.n	8008486 <VL6180x_SetupGPIOx+0x7e>
		uint16_t RegIndex;
		uint8_t value = 0;
 8008432:	2300      	movs	r3, #0
 8008434:	747b      	strb	r3, [r7, #17]

		if (pin == 0)
 8008436:	68bb      	ldr	r3, [r7, #8]
 8008438:	2b00      	cmp	r3, #0
 800843a:	d102      	bne.n	8008442 <VL6180x_SetupGPIOx+0x3a>
		   RegIndex = SYSTEM_MODE_GPIO0;
 800843c:	2310      	movs	r3, #16
 800843e:	827b      	strh	r3, [r7, #18]
 8008440:	e001      	b.n	8008446 <VL6180x_SetupGPIOx+0x3e>
		else
		   RegIndex = SYSTEM_MODE_GPIO1;
 8008442:	2311      	movs	r3, #17
 8008444:	827b      	strh	r3, [r7, #18]

		if (ActiveHigh)
 8008446:	687b      	ldr	r3, [r7, #4]
 8008448:	2b00      	cmp	r3, #0
 800844a:	d003      	beq.n	8008454 <VL6180x_SetupGPIOx+0x4c>
		   value |= GPIOx_POLARITY_SELECT_MASK;
 800844c:	7c7b      	ldrb	r3, [r7, #17]
 800844e:	f043 0320 	orr.w	r3, r3, #32
 8008452:	747b      	strb	r3, [r7, #17]

		value |=  IntFunction << GPIOx_FUNCTIONALITY_SELECT_SHIFT;
 8008454:	7bbb      	ldrb	r3, [r7, #14]
 8008456:	005b      	lsls	r3, r3, #1
 8008458:	b25a      	sxtb	r2, r3
 800845a:	f997 3011 	ldrsb.w	r3, [r7, #17]
 800845e:	4313      	orrs	r3, r2
 8008460:	b25b      	sxtb	r3, r3
 8008462:	747b      	strb	r3, [r7, #17]
		status = i2c1_WriteReg16Byte(VL6180x_I2C_ADDRESS, RegIndex, value);
 8008464:	7c7a      	ldrb	r2, [r7, #17]
 8008466:	8a7b      	ldrh	r3, [r7, #18]
 8008468:	4619      	mov	r1, r3
 800846a:	2052      	movs	r0, #82	; 0x52
 800846c:	f7fd fd8a 	bl	8005f84 <i2c1_WriteReg16Byte>
 8008470:	6178      	str	r0, [r7, #20]
		if (status) {
 8008472:	697b      	ldr	r3, [r7, #20]
 8008474:	2b00      	cmp	r3, #0
 8008476:	d010      	beq.n	800849a <VL6180x_SetupGPIOx+0x92>
			term_printf("SYSTEM_MODE_GPIO%d wr fail", (int)pin-SYSTEM_MODE_GPIO0);
 8008478:	68bb      	ldr	r3, [r7, #8]
 800847a:	3b10      	subs	r3, #16
 800847c:	4619      	mov	r1, r3
 800847e:	480a      	ldr	r0, [pc, #40]	; (80084a8 <VL6180x_SetupGPIOx+0xa0>)
 8008480:	f7fd ff60 	bl	8006344 <term_printf>
	if (((pin == 0) || (pin == 1))  && IsValidGPIOFunction(IntFunction)) {
 8008484:	e009      	b.n	800849a <VL6180x_SetupGPIOx+0x92>
		}
	} else {
		term_printf("Invalid pin %d or function %d", (int)pin, (int) IntFunction);
 8008486:	7bbb      	ldrb	r3, [r7, #14]
 8008488:	461a      	mov	r2, r3
 800848a:	68b9      	ldr	r1, [r7, #8]
 800848c:	4807      	ldr	r0, [pc, #28]	; (80084ac <VL6180x_SetupGPIOx+0xa4>)
 800848e:	f7fd ff59 	bl	8006344 <term_printf>
		status = INVALID_PARAMS;
 8008492:	f06f 0301 	mvn.w	r3, #1
 8008496:	617b      	str	r3, [r7, #20]
 8008498:	e000      	b.n	800849c <VL6180x_SetupGPIOx+0x94>
	if (((pin == 0) || (pin == 1))  && IsValidGPIOFunction(IntFunction)) {
 800849a:	bf00      	nop
	}
	return status;
 800849c:	697b      	ldr	r3, [r7, #20]
}
 800849e:	4618      	mov	r0, r3
 80084a0:	3718      	adds	r7, #24
 80084a2:	46bd      	mov	sp, r7
 80084a4:	bd80      	pop	{r7, pc}
 80084a6:	bf00      	nop
 80084a8:	0800b4d8 	.word	0x0800b4d8
 80084ac:	0800b4f4 	.word	0x0800b4f4

080084b0 <VL6180x_SetupGPIO1>:
	status = VL6180x_SetGPIOxFunctionality(dev, pin, GPIOx_SELECT_OFF);
	return status;
}
//=============================================================================
int VL6180x_SetupGPIO1(VL6180xDev_t dev, uint8_t IntFunction, int ActiveHigh)
{
 80084b0:	b580      	push	{r7, lr}
 80084b2:	b084      	sub	sp, #16
 80084b4:	af00      	add	r7, sp, #0
 80084b6:	4603      	mov	r3, r0
 80084b8:	603a      	str	r2, [r7, #0]
 80084ba:	71fb      	strb	r3, [r7, #7]
 80084bc:	460b      	mov	r3, r1
 80084be:	71bb      	strb	r3, [r7, #6]
	int status;
	status = VL6180x_SetupGPIOx(dev, 1, IntFunction, ActiveHigh);
 80084c0:	79ba      	ldrb	r2, [r7, #6]
 80084c2:	79f8      	ldrb	r0, [r7, #7]
 80084c4:	683b      	ldr	r3, [r7, #0]
 80084c6:	2101      	movs	r1, #1
 80084c8:	f7ff ff9e 	bl	8008408 <VL6180x_SetupGPIOx>
 80084cc:	60f8      	str	r0, [r7, #12]
	return status;
 80084ce:	68fb      	ldr	r3, [r7, #12]
}
 80084d0:	4618      	mov	r0, r3
 80084d2:	3710      	adds	r7, #16
 80084d4:	46bd      	mov	sp, r7
 80084d6:	bd80      	pop	{r7, pc}

080084d8 <VL6180x_RangeConfigInterrupt>:
//=============================================================================
int VL6180x_RangeConfigInterrupt(VL6180xDev_t dev, uint8_t ConfigGpioInt)
{
 80084d8:	b580      	push	{r7, lr}
 80084da:	b084      	sub	sp, #16
 80084dc:	af00      	add	r7, sp, #0
 80084de:	4603      	mov	r3, r0
 80084e0:	460a      	mov	r2, r1
 80084e2:	71fb      	strb	r3, [r7, #7]
 80084e4:	4613      	mov	r3, r2
 80084e6:	71bb      	strb	r3, [r7, #6]
	int status;
	if (ConfigGpioInt <= CONFIG_GPIO_INTERRUPT_NEW_SAMPLE_READY) {
 80084e8:	79bb      	ldrb	r3, [r7, #6]
 80084ea:	2b04      	cmp	r3, #4
 80084ec:	d807      	bhi.n	80084fe <VL6180x_RangeConfigInterrupt+0x26>
		status = VL6180x_UpdateByte(dev, SYSTEM_INTERRUPT_CONFIG_GPIO,
 80084ee:	79bb      	ldrb	r3, [r7, #6]
 80084f0:	79f8      	ldrb	r0, [r7, #7]
 80084f2:	22f8      	movs	r2, #248	; 0xf8
 80084f4:	2114      	movs	r1, #20
 80084f6:	f7ff f85f 	bl	80075b8 <VL6180x_UpdateByte>
 80084fa:	60f8      	str	r0, [r7, #12]
 80084fc:	e007      	b.n	800850e <VL6180x_RangeConfigInterrupt+0x36>
									(uint8_t)(~CONFIG_GPIO_RANGE_MASK),
									ConfigGpioInt);
	} else {
		term_printf("Invalid config mode param %d", (int)ConfigGpioInt);
 80084fe:	79bb      	ldrb	r3, [r7, #6]
 8008500:	4619      	mov	r1, r3
 8008502:	4805      	ldr	r0, [pc, #20]	; (8008518 <VL6180x_RangeConfigInterrupt+0x40>)
 8008504:	f7fd ff1e 	bl	8006344 <term_printf>
		status = INVALID_PARAMS;
 8008508:	f06f 0301 	mvn.w	r3, #1
 800850c:	60fb      	str	r3, [r7, #12]
	}
	return status;
 800850e:	68fb      	ldr	r3, [r7, #12]
}
 8008510:	4618      	mov	r0, r3
 8008512:	3710      	adds	r7, #16
 8008514:	46bd      	mov	sp, r7
 8008516:	bd80      	pop	{r7, pc}
 8008518:	0800b514 	.word	0x0800b514

0800851c <VL6180x_RangeSetEceState>:
	} while (0);
	return status;
}
//=============================================================================
int VL6180x_RangeSetEceState(VL6180xDev_t dev, int enable)
{
 800851c:	b580      	push	{r7, lr}
 800851e:	b084      	sub	sp, #16
 8008520:	af00      	add	r7, sp, #0
 8008522:	4603      	mov	r3, r0
 8008524:	6039      	str	r1, [r7, #0]
 8008526:	71fb      	strb	r3, [r7, #7]
	int status;
	uint8_t or_mask;
	if (enable)
 8008528:	683b      	ldr	r3, [r7, #0]
 800852a:	2b00      	cmp	r3, #0
 800852c:	d002      	beq.n	8008534 <VL6180x_RangeSetEceState+0x18>
		or_mask = RANGE_CHECK_ECE_ENABLE_MASK;
 800852e:	2301      	movs	r3, #1
 8008530:	73fb      	strb	r3, [r7, #15]
 8008532:	e001      	b.n	8008538 <VL6180x_RangeSetEceState+0x1c>
	else
		or_mask = 0;
 8008534:	2300      	movs	r3, #0
 8008536:	73fb      	strb	r3, [r7, #15]
	status = VL6180x_UpdateByte(dev, SYSRANGE_RANGE_CHECK_ENABLES, ~RANGE_CHECK_ECE_ENABLE_MASK, or_mask);
 8008538:	7bfb      	ldrb	r3, [r7, #15]
 800853a:	79f8      	ldrb	r0, [r7, #7]
 800853c:	22fe      	movs	r2, #254	; 0xfe
 800853e:	212d      	movs	r1, #45	; 0x2d
 8008540:	f7ff f83a 	bl	80075b8 <VL6180x_UpdateByte>
 8008544:	60b8      	str	r0, [r7, #8]
	return status;
 8008546:	68bb      	ldr	r3, [r7, #8]
}
 8008548:	4618      	mov	r0, r3
 800854a:	3710      	adds	r7, #16
 800854c:	46bd      	mov	sp, r7
 800854e:	bd80      	pop	{r7, pc}

08008550 <VL6180x_RangeSetMaxConvergenceTime>:
//=============================================================================
int VL6180x_RangeSetMaxConvergenceTime(VL6180xDev_t dev, uint8_t  MaxConTime_msec)
{
 8008550:	b580      	push	{r7, lr}
 8008552:	b084      	sub	sp, #16
 8008554:	af00      	add	r7, sp, #0
 8008556:	4603      	mov	r3, r0
 8008558:	460a      	mov	r2, r1
 800855a:	71fb      	strb	r3, [r7, #7]
 800855c:	4613      	mov	r3, r2
 800855e:	71bb      	strb	r3, [r7, #6]
	int status = 0;
 8008560:	2300      	movs	r3, #0
 8008562:	60fb      	str	r3, [r7, #12]

	do {
		status = i2c1_WriteReg16Byte(VL6180x_I2C_ADDRESS, SYSRANGE_MAX_CONVERGENCE_TIME, MaxConTime_msec);
 8008564:	79bb      	ldrb	r3, [r7, #6]
 8008566:	461a      	mov	r2, r3
 8008568:	211c      	movs	r1, #28
 800856a:	2052      	movs	r0, #82	; 0x52
 800856c:	f7fd fd0a 	bl	8005f84 <i2c1_WriteReg16Byte>
 8008570:	60f8      	str	r0, [r7, #12]
		if (status) {
 8008572:	68fb      	ldr	r3, [r7, #12]
 8008574:	2b00      	cmp	r3, #0
 8008576:	d10d      	bne.n	8008594 <VL6180x_RangeSetMaxConvergenceTime+0x44>
			break;
		}
		status = VL6180x_RangeSetEarlyConvergenceEestimateThreshold(dev);
 8008578:	79fb      	ldrb	r3, [r7, #7]
 800857a:	4618      	mov	r0, r3
 800857c:	f000 f872 	bl	8008664 <VL6180x_RangeSetEarlyConvergenceEestimateThreshold>
 8008580:	60f8      	str	r0, [r7, #12]
		if (status) {
 8008582:	68fb      	ldr	r3, [r7, #12]
 8008584:	2b00      	cmp	r3, #0
 8008586:	d107      	bne.n	8008598 <VL6180x_RangeSetMaxConvergenceTime+0x48>
			break;
		}
		status = _DMax_InitData(dev);
 8008588:	79fb      	ldrb	r3, [r7, #7]
 800858a:	4618      	mov	r0, r3
 800858c:	f000 ffe8 	bl	8009560 <_DMax_InitData>
 8008590:	60f8      	str	r0, [r7, #12]
 8008592:	e002      	b.n	800859a <VL6180x_RangeSetMaxConvergenceTime+0x4a>
			break;
 8008594:	bf00      	nop
 8008596:	e000      	b.n	800859a <VL6180x_RangeSetMaxConvergenceTime+0x4a>
			break;
 8008598:	bf00      	nop
	} while (0);

	return status;
 800859a:	68fb      	ldr	r3, [r7, #12]
}
 800859c:	4618      	mov	r0, r3
 800859e:	3710      	adds	r7, #16
 80085a0:	46bd      	mov	sp, r7
 80085a2:	bd80      	pop	{r7, pc}

080085a4 <VL6180x_RangeSetInterMeasPeriod>:
//=============================================================================
int VL6180x_RangeSetInterMeasPeriod(VL6180xDev_t dev, uint32_t  InterMeasTime_msec)
{
 80085a4:	b580      	push	{r7, lr}
 80085a6:	b084      	sub	sp, #16
 80085a8:	af00      	add	r7, sp, #0
 80085aa:	4603      	mov	r3, r0
 80085ac:	6039      	str	r1, [r7, #0]
 80085ae:	71fb      	strb	r3, [r7, #7]
	uint8_t SetTime;
	int status;
	do {
		if (InterMeasTime_msec > 2550) {
 80085b0:	683b      	ldr	r3, [r7, #0]
 80085b2:	f640 12f6 	movw	r2, #2550	; 0x9f6
 80085b6:	4293      	cmp	r3, r2
 80085b8:	d903      	bls.n	80085c2 <VL6180x_RangeSetInterMeasPeriod+0x1e>
			status = INVALID_PARAMS;
 80085ba:	f06f 0301 	mvn.w	r3, #1
 80085be:	60fb      	str	r3, [r7, #12]
			break;
 80085c0:	e022      	b.n	8008608 <VL6180x_RangeSetInterMeasPeriod+0x64>
		}
		/* doc in not 100% clear and confusing about the limit practically all value are OK but 0
		 * that can hang device in continuous mode */
		if (InterMeasTime_msec < 10) {
 80085c2:	683b      	ldr	r3, [r7, #0]
 80085c4:	2b09      	cmp	r3, #9
 80085c6:	d801      	bhi.n	80085cc <VL6180x_RangeSetInterMeasPeriod+0x28>
			InterMeasTime_msec = 10;
 80085c8:	230a      	movs	r3, #10
 80085ca:	603b      	str	r3, [r7, #0]
		}
		SetTime = (uint8_t)(InterMeasTime_msec / 10);
 80085cc:	683b      	ldr	r3, [r7, #0]
 80085ce:	4a11      	ldr	r2, [pc, #68]	; (8008614 <VL6180x_RangeSetInterMeasPeriod+0x70>)
 80085d0:	fba2 2303 	umull	r2, r3, r2, r3
 80085d4:	08db      	lsrs	r3, r3, #3
 80085d6:	72fb      	strb	r3, [r7, #11]
		status = i2c1_WriteReg16Byte(VL6180x_I2C_ADDRESS, SYSRANGE_INTERMEASUREMENT_PERIOD, SetTime);
 80085d8:	7afb      	ldrb	r3, [r7, #11]
 80085da:	461a      	mov	r2, r3
 80085dc:	211b      	movs	r1, #27
 80085de:	2052      	movs	r0, #82	; 0x52
 80085e0:	f7fd fcd0 	bl	8005f84 <i2c1_WriteReg16Byte>
 80085e4:	60f8      	str	r0, [r7, #12]
		if (status) {
 80085e6:	68fb      	ldr	r3, [r7, #12]
 80085e8:	2b00      	cmp	r3, #0
 80085ea:	d003      	beq.n	80085f4 <VL6180x_RangeSetInterMeasPeriod+0x50>
			term_printf("SYSRANGE_INTERMEASUREMENT_PERIOD wr fail");
 80085ec:	480a      	ldr	r0, [pc, #40]	; (8008618 <VL6180x_RangeSetInterMeasPeriod+0x74>)
 80085ee:	f7fd fea9 	bl	8006344 <term_printf>
 80085f2:	e009      	b.n	8008608 <VL6180x_RangeSetInterMeasPeriod+0x64>
		} else if (SetTime != InterMeasTime_msec / 10) {
 80085f4:	7afa      	ldrb	r2, [r7, #11]
 80085f6:	683b      	ldr	r3, [r7, #0]
 80085f8:	4906      	ldr	r1, [pc, #24]	; (8008614 <VL6180x_RangeSetInterMeasPeriod+0x70>)
 80085fa:	fba1 1303 	umull	r1, r3, r1, r3
 80085fe:	08db      	lsrs	r3, r3, #3
 8008600:	429a      	cmp	r2, r3
 8008602:	d001      	beq.n	8008608 <VL6180x_RangeSetInterMeasPeriod+0x64>
			status = MIN_CLIPED;  /* on success change status to clip if it did */
 8008604:	2302      	movs	r3, #2
 8008606:	60fb      	str	r3, [r7, #12]
		}
	} while (0);
	return status;
 8008608:	68fb      	ldr	r3, [r7, #12]
}
 800860a:	4618      	mov	r0, r3
 800860c:	3710      	adds	r7, #16
 800860e:	46bd      	mov	sp, r7
 8008610:	bd80      	pop	{r7, pc}
 8008612:	bf00      	nop
 8008614:	cccccccd 	.word	0xcccccccd
 8008618:	0800b534 	.word	0x0800b534

0800861c <VL6180x_RangeSetSystemMode>:
	}
	return status;
}
//=============================================================================
int VL6180x_RangeSetSystemMode(VL6180xDev_t dev, uint8_t  mode)
{
 800861c:	b580      	push	{r7, lr}
 800861e:	b084      	sub	sp, #16
 8008620:	af00      	add	r7, sp, #0
 8008622:	4603      	mov	r3, r0
 8008624:	460a      	mov	r2, r1
 8008626:	71fb      	strb	r3, [r7, #7]
 8008628:	4613      	mov	r3, r2
 800862a:	71bb      	strb	r3, [r7, #6]
	int status;
	/* FIXME we are not checking device is ready via @a VL6180x_RangeWaitDeviceReady
	 * so if called back to back real fast we are not checking
	 * if previous mode "set" got absorbed => bit 0 must be 0 so that it work
	 */
	if (mode <= 3) {
 800862c:	79bb      	ldrb	r3, [r7, #6]
 800862e:	2b03      	cmp	r3, #3
 8008630:	d80d      	bhi.n	800864e <VL6180x_RangeSetSystemMode+0x32>
		status = i2c1_WriteReg16Byte(VL6180x_I2C_ADDRESS, SYSRANGE_START, mode);
 8008632:	79bb      	ldrb	r3, [r7, #6]
 8008634:	461a      	mov	r2, r3
 8008636:	2118      	movs	r1, #24
 8008638:	2052      	movs	r0, #82	; 0x52
 800863a:	f7fd fca3 	bl	8005f84 <i2c1_WriteReg16Byte>
 800863e:	60f8      	str	r0, [r7, #12]
		if (status) {
 8008640:	68fb      	ldr	r3, [r7, #12]
 8008642:	2b00      	cmp	r3, #0
 8008644:	d006      	beq.n	8008654 <VL6180x_RangeSetSystemMode+0x38>
		    term_printf("SYSRANGE_START wr fail");
 8008646:	4806      	ldr	r0, [pc, #24]	; (8008660 <VL6180x_RangeSetSystemMode+0x44>)
 8008648:	f7fd fe7c 	bl	8006344 <term_printf>
 800864c:	e002      	b.n	8008654 <VL6180x_RangeSetSystemMode+0x38>
		}
	} else {
		status = INVALID_PARAMS;
 800864e:	f06f 0301 	mvn.w	r3, #1
 8008652:	60fb      	str	r3, [r7, #12]
	}
	return status;
 8008654:	68fb      	ldr	r3, [r7, #12]
}
 8008656:	4618      	mov	r0, r3
 8008658:	3710      	adds	r7, #16
 800865a:	46bd      	mov	sp, r7
 800865c:	bd80      	pop	{r7, pc}
 800865e:	bf00      	nop
 8008660:	0800b560 	.word	0x0800b560

08008664 <VL6180x_RangeSetEarlyConvergenceEestimateThreshold>:
	status = VL6180x_RangeSetSystemMode(dev, MODE_START_STOP | MODE_SINGLESHOT);
	return status;
}
//=============================================================================
static int VL6180x_RangeSetEarlyConvergenceEestimateThreshold(VL6180xDev_t dev)
{
 8008664:	b580      	push	{r7, lr}
 8008666:	b08e      	sub	sp, #56	; 0x38
 8008668:	af00      	add	r7, sp, #0
 800866a:	4603      	mov	r3, r0
 800866c:	71fb      	strb	r3, [r7, #7]
	int status;

	const uint32_t cMicroSecPerMilliSec  = 1000;
 800866e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8008672:	633b      	str	r3, [r7, #48]	; 0x30
	const uint32_t cEceSampleTime_us     = 500;
 8008674:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 8008678:	62fb      	str	r3, [r7, #44]	; 0x2c
	uint32_t ece_factor_m          = VL6180xDevDataGet(dev, EceFactorM);
 800867a:	4b2b      	ldr	r3, [pc, #172]	; (8008728 <VL6180x_RangeSetEarlyConvergenceEestimateThreshold+0xc4>)
 800867c:	891b      	ldrh	r3, [r3, #8]
 800867e:	62bb      	str	r3, [r7, #40]	; 0x28
	uint32_t ece_factor_d          = VL6180xDevDataGet(dev, EceFactorD);
 8008680:	4b29      	ldr	r3, [pc, #164]	; (8008728 <VL6180x_RangeSetEarlyConvergenceEestimateThreshold+0xc4>)
 8008682:	895b      	ldrh	r3, [r3, #10]
 8008684:	627b      	str	r3, [r7, #36]	; 0x24
	uint8_t  u8;
	uint32_t maxConv_ms;
	int32_t AveTime;

	do {
		status = i2c1_ReadReg16Byte(VL6180x_I2C_ADDRESS, SYSRANGE_MAX_CONVERGENCE_TIME, &u8);
 8008686:	f107 030f 	add.w	r3, r7, #15
 800868a:	461a      	mov	r2, r3
 800868c:	211c      	movs	r1, #28
 800868e:	2052      	movs	r0, #82	; 0x52
 8008690:	f7fd fcfc 	bl	800608c <i2c1_ReadReg16Byte>
 8008694:	6378      	str	r0, [r7, #52]	; 0x34
		if (status) {
 8008696:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008698:	2b00      	cmp	r3, #0
 800869a:	d003      	beq.n	80086a4 <VL6180x_RangeSetEarlyConvergenceEestimateThreshold+0x40>
			term_printf("SYSRANGE_MAX_CONVERGENCE_TIME rd fail");
 800869c:	4823      	ldr	r0, [pc, #140]	; (800872c <VL6180x_RangeSetEarlyConvergenceEestimateThreshold+0xc8>)
 800869e:	f7fd fe51 	bl	8006344 <term_printf>
			break;
 80086a2:	e03c      	b.n	800871e <VL6180x_RangeSetEarlyConvergenceEestimateThreshold+0xba>
		}
		maxConv_ms = u8;
 80086a4:	7bfb      	ldrb	r3, [r7, #15]
 80086a6:	623b      	str	r3, [r7, #32]
		AveTime = _GetAveTotalTime(dev);
 80086a8:	79fb      	ldrb	r3, [r7, #7]
 80086aa:	4618      	mov	r0, r3
 80086ac:	f000 f842 	bl	8008734 <_GetAveTotalTime>
 80086b0:	61f8      	str	r0, [r7, #28]
		if (AveTime < 0) {
 80086b2:	69fb      	ldr	r3, [r7, #28]
 80086b4:	2b00      	cmp	r3, #0
 80086b6:	da03      	bge.n	80086c0 <VL6180x_RangeSetEarlyConvergenceEestimateThreshold+0x5c>
			status = -1;
 80086b8:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80086bc:	637b      	str	r3, [r7, #52]	; 0x34
			break;
 80086be:	e02e      	b.n	800871e <VL6180x_RangeSetEarlyConvergenceEestimateThreshold+0xba>
		}

		convergTime_us = maxConv_ms * cMicroSecPerMilliSec - AveTime;
 80086c0:	6a3b      	ldr	r3, [r7, #32]
 80086c2:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80086c4:	fb03 f202 	mul.w	r2, r3, r2
 80086c8:	69fb      	ldr	r3, [r7, #28]
 80086ca:	1ad3      	subs	r3, r2, r3
 80086cc:	61bb      	str	r3, [r7, #24]
		status = i2c1_ReadReg16Word32(VL6180x_I2C_ADDRESS, 0xB8, &fineThresh);
 80086ce:	f107 0310 	add.w	r3, r7, #16
 80086d2:	461a      	mov	r2, r3
 80086d4:	21b8      	movs	r1, #184	; 0xb8
 80086d6:	2052      	movs	r0, #82	; 0x52
 80086d8:	f7fd fd4c 	bl	8006174 <i2c1_ReadReg16Word32>
 80086dc:	6378      	str	r0, [r7, #52]	; 0x34
		if (status) {
 80086de:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80086e0:	2b00      	cmp	r3, #0
 80086e2:	d003      	beq.n	80086ec <VL6180x_RangeSetEarlyConvergenceEestimateThreshold+0x88>
			term_printf("reg 0xB8 rd fail");
 80086e4:	4812      	ldr	r0, [pc, #72]	; (8008730 <VL6180x_RangeSetEarlyConvergenceEestimateThreshold+0xcc>)
 80086e6:	f7fd fe2d 	bl	8006344 <term_printf>
			break;
 80086ea:	e018      	b.n	800871e <VL6180x_RangeSetEarlyConvergenceEestimateThreshold+0xba>
		}
		fineThresh *= 256;
 80086ec:	693b      	ldr	r3, [r7, #16]
 80086ee:	021b      	lsls	r3, r3, #8
 80086f0:	613b      	str	r3, [r7, #16]
		eceThresh = ece_factor_m * cEceSampleTime_us * fineThresh / (convergTime_us * ece_factor_d);
 80086f2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80086f4:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80086f6:	fb02 f303 	mul.w	r3, r2, r3
 80086fa:	693a      	ldr	r2, [r7, #16]
 80086fc:	fb03 f202 	mul.w	r2, r3, r2
 8008700:	69bb      	ldr	r3, [r7, #24]
 8008702:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8008704:	fb01 f303 	mul.w	r3, r1, r3
 8008708:	fbb2 f3f3 	udiv	r3, r2, r3
 800870c:	617b      	str	r3, [r7, #20]

		status = i2c1_WriteReg16Word16(VL6180x_I2C_ADDRESS, SYSRANGE_EARLY_CONVERGENCE_ESTIMATE, (uint16_t)eceThresh);
 800870e:	697b      	ldr	r3, [r7, #20]
 8008710:	b29b      	uxth	r3, r3
 8008712:	461a      	mov	r2, r3
 8008714:	2122      	movs	r1, #34	; 0x22
 8008716:	2052      	movs	r0, #82	; 0x52
 8008718:	f7fd fc5a 	bl	8005fd0 <i2c1_WriteReg16Word16>
 800871c:	6378      	str	r0, [r7, #52]	; 0x34
	} while (0);

	return status;
 800871e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 8008720:	4618      	mov	r0, r3
 8008722:	3738      	adds	r7, #56	; 0x38
 8008724:	46bd      	mov	sp, r7
 8008726:	bd80      	pop	{r7, pc}
 8008728:	20000070 	.word	0x20000070
 800872c:	0800b578 	.word	0x0800b578
 8008730:	0800b5a0 	.word	0x0800b5a0

08008734 <_GetAveTotalTime>:
/*
 * Return >0 = time
 *       <0 1 if fail to get read data from device to compute time
 */
static int32_t _GetAveTotalTime(VL6180xDev_t dev)
{
 8008734:	b580      	push	{r7, lr}
 8008736:	b08c      	sub	sp, #48	; 0x30
 8008738:	af00      	add	r7, sp, #0
 800873a:	4603      	mov	r3, r0
 800873c:	71fb      	strb	r3, [r7, #7]
	uint32_t cFwOverhead_us = 24;
 800873e:	2318      	movs	r3, #24
 8008740:	62fb      	str	r3, [r7, #44]	; 0x2c
	uint32_t cVcpSetupTime_us = 70;
 8008742:	2346      	movs	r3, #70	; 0x46
 8008744:	62bb      	str	r3, [r7, #40]	; 0x28
	uint32_t cPLL2_StartupDelay_us = 200;
 8008746:	23c8      	movs	r3, #200	; 0xc8
 8008748:	627b      	str	r3, [r7, #36]	; 0x24
	uint8_t cMeasMask = 0x07;
 800874a:	2307      	movs	r3, #7
 800874c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
	uint32_t SamplePeriod;
	uint32_t SingleTime_us;
	int32_t TotalAveTime_us;
	uint8_t u8;
	int status;
	status = i2c1_ReadReg16Byte(VL6180x_I2C_ADDRESS, 0x109, &u8);
 8008750:	f107 030b 	add.w	r3, r7, #11
 8008754:	461a      	mov	r2, r3
 8008756:	f240 1109 	movw	r1, #265	; 0x109
 800875a:	2052      	movs	r0, #82	; 0x52
 800875c:	f7fd fc96 	bl	800608c <i2c1_ReadReg16Byte>
 8008760:	61f8      	str	r0, [r7, #28]
	if (status) {
 8008762:	69fb      	ldr	r3, [r7, #28]
 8008764:	2b00      	cmp	r3, #0
 8008766:	d002      	beq.n	800876e <_GetAveTotalTime+0x3a>
		//VL6180x_ErrLog("rd 0x109 fail");
		return -1;
 8008768:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800876c:	e029      	b.n	80087c2 <_GetAveTotalTime+0x8e>
	}
	Samples = u8 & cMeasMask;
 800876e:	7afa      	ldrb	r2, [r7, #11]
 8008770:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8008774:	4013      	ands	r3, r2
 8008776:	b2db      	uxtb	r3, r3
 8008778:	61bb      	str	r3, [r7, #24]
	status = i2c1_ReadReg16Byte(VL6180x_I2C_ADDRESS, READOUT_AVERAGING_SAMPLE_PERIOD, &u8);
 800877a:	f107 030b 	add.w	r3, r7, #11
 800877e:	461a      	mov	r2, r3
 8008780:	f44f 7185 	mov.w	r1, #266	; 0x10a
 8008784:	2052      	movs	r0, #82	; 0x52
 8008786:	f7fd fc81 	bl	800608c <i2c1_ReadReg16Byte>
 800878a:	61f8      	str	r0, [r7, #28]
	if (status) {
 800878c:	69fb      	ldr	r3, [r7, #28]
 800878e:	2b00      	cmp	r3, #0
 8008790:	d002      	beq.n	8008798 <_GetAveTotalTime+0x64>
		//VL6180x_ErrLog("i2c READOUT_AVERAGING_SAMPLE_PERIOD fail");
		return -1;
 8008792:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8008796:	e014      	b.n	80087c2 <_GetAveTotalTime+0x8e>
	}
	SamplePeriod = u8;
 8008798:	7afb      	ldrb	r3, [r7, #11]
 800879a:	617b      	str	r3, [r7, #20]
	SingleTime_us = cFwOverhead_us + cVcpSetupTime_us + (SamplePeriod * 10);
 800879c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800879e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80087a0:	18d1      	adds	r1, r2, r3
 80087a2:	697a      	ldr	r2, [r7, #20]
 80087a4:	4613      	mov	r3, r2
 80087a6:	009b      	lsls	r3, r3, #2
 80087a8:	4413      	add	r3, r2
 80087aa:	005b      	lsls	r3, r3, #1
 80087ac:	440b      	add	r3, r1
 80087ae:	613b      	str	r3, [r7, #16]
	TotalAveTime_us = (Samples + 1) * SingleTime_us + cPLL2_StartupDelay_us;
 80087b0:	69bb      	ldr	r3, [r7, #24]
 80087b2:	3301      	adds	r3, #1
 80087b4:	693a      	ldr	r2, [r7, #16]
 80087b6:	fb03 f202 	mul.w	r2, r3, r2
 80087ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80087bc:	4413      	add	r3, r2
 80087be:	60fb      	str	r3, [r7, #12]
	return TotalAveTime_us;
 80087c0:	68fb      	ldr	r3, [r7, #12]
}
 80087c2:	4618      	mov	r0, r3
 80087c4:	3730      	adds	r7, #48	; 0x30
 80087c6:	46bd      	mov	sp, r7
 80087c8:	bd80      	pop	{r7, pc}
	...

080087cc <_filter_Init>:
#define _FilterData(field) VL6180xDevDataGet(dev, FilterData.field)
/*
 * One time init
 */
int _filter_Init(VL6180xDev_t dev)
{
 80087cc:	b480      	push	{r7}
 80087ce:	b085      	sub	sp, #20
 80087d0:	af00      	add	r7, sp, #0
 80087d2:	4603      	mov	r3, r0
 80087d4:	71fb      	strb	r3, [r7, #7]
	int i;
	_FilterData(MeasurementIndex) = 0;
 80087d6:	4b1d      	ldr	r3, [pc, #116]	; (800884c <_filter_Init+0x80>)
 80087d8:	2200      	movs	r2, #0
 80087da:	61da      	str	r2, [r3, #28]

	_FilterData(Default_ZeroVal) = 0;
 80087dc:	4b1b      	ldr	r3, [pc, #108]	; (800884c <_filter_Init+0x80>)
 80087de:	2200      	movs	r2, #0
 80087e0:	665a      	str	r2, [r3, #100]	; 0x64
	_FilterData(Default_VAVGVal) = 0;
 80087e2:	4b1a      	ldr	r3, [pc, #104]	; (800884c <_filter_Init+0x80>)
 80087e4:	2200      	movs	r2, #0
 80087e6:	669a      	str	r2, [r3, #104]	; 0x68
	_FilterData(NoDelay_ZeroVal) = 0;
 80087e8:	4b18      	ldr	r3, [pc, #96]	; (800884c <_filter_Init+0x80>)
 80087ea:	2200      	movs	r2, #0
 80087ec:	66da      	str	r2, [r3, #108]	; 0x6c
	_FilterData(NoDelay_VAVGVal) = 0;
 80087ee:	4b17      	ldr	r3, [pc, #92]	; (800884c <_filter_Init+0x80>)
 80087f0:	2200      	movs	r2, #0
 80087f2:	671a      	str	r2, [r3, #112]	; 0x70
	_FilterData(Previous_VAVGDiff) = 0;
 80087f4:	4b15      	ldr	r3, [pc, #84]	; (800884c <_filter_Init+0x80>)
 80087f6:	2200      	movs	r2, #0
 80087f8:	675a      	str	r2, [r3, #116]	; 0x74

	_FilterData(StdFilteredReads) = 0;
 80087fa:	4b14      	ldr	r3, [pc, #80]	; (800884c <_filter_Init+0x80>)
 80087fc:	2200      	movs	r2, #0
 80087fe:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
	_FilterData(FilteringOnGoingConsecutiveStates) = 0;
 8008802:	4b12      	ldr	r3, [pc, #72]	; (800884c <_filter_Init+0x80>)
 8008804:	2200      	movs	r2, #0
 8008806:	679a      	str	r2, [r3, #120]	; 0x78

	for (i = 0; i < FILTER_NBOF_SAMPLES; i++) {
 8008808:	2300      	movs	r3, #0
 800880a:	60fb      	str	r3, [r7, #12]
 800880c:	e011      	b.n	8008832 <_filter_Init+0x66>
		_FilterData(LastTrueRange)[i] = FILTER_INVALID_DISTANCE;
 800880e:	4a0f      	ldr	r2, [pc, #60]	; (800884c <_filter_Init+0x80>)
 8008810:	68fb      	ldr	r3, [r7, #12]
 8008812:	3310      	adds	r3, #16
 8008814:	005b      	lsls	r3, r3, #1
 8008816:	4413      	add	r3, r2
 8008818:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800881c:	809a      	strh	r2, [r3, #4]
		_FilterData(LastReturnRates)[i] = 0;
 800881e:	4a0b      	ldr	r2, [pc, #44]	; (800884c <_filter_Init+0x80>)
 8008820:	68fb      	ldr	r3, [r7, #12]
 8008822:	330c      	adds	r3, #12
 8008824:	009b      	lsls	r3, r3, #2
 8008826:	4413      	add	r3, r2
 8008828:	2200      	movs	r2, #0
 800882a:	609a      	str	r2, [r3, #8]
	for (i = 0; i < FILTER_NBOF_SAMPLES; i++) {
 800882c:	68fb      	ldr	r3, [r7, #12]
 800882e:	3301      	adds	r3, #1
 8008830:	60fb      	str	r3, [r7, #12]
 8008832:	68fb      	ldr	r3, [r7, #12]
 8008834:	2b09      	cmp	r3, #9
 8008836:	ddea      	ble.n	800880e <_filter_Init+0x42>
	}
	_FilterData(MeasurementsSinceLastFlush)=0;
 8008838:	4b04      	ldr	r3, [pc, #16]	; (800884c <_filter_Init+0x80>)
 800883a:	2200      	movs	r2, #0
 800883c:	621a      	str	r2, [r3, #32]
	return 0;
 800883e:	2300      	movs	r3, #0
}
 8008840:	4618      	mov	r0, r3
 8008842:	3714      	adds	r7, #20
 8008844:	46bd      	mov	sp, r7
 8008846:	bc80      	pop	{r7}
 8008848:	4770      	bx	lr
 800884a:	bf00      	nop
 800884c:	20000070 	.word	0x20000070

08008850 <_filter_StdDevDamper>:
									uint32_t SignalRate,
									const uint32_t StdDevLimitLowLight,
									const uint32_t StdDevLimitLowLightSNR,
									const uint32_t StdDevLimitHighLight,
									const uint32_t StdDevLimitHighLightSNR)
{
 8008850:	b480      	push	{r7}
 8008852:	b087      	sub	sp, #28
 8008854:	af00      	add	r7, sp, #0
 8008856:	60f8      	str	r0, [r7, #12]
 8008858:	60b9      	str	r1, [r7, #8]
 800885a:	607a      	str	r2, [r7, #4]
 800885c:	603b      	str	r3, [r7, #0]
	uint32_t newStdDev;
	uint16_t SNR;

	if (AmbientRate > 0)
 800885e:	68fb      	ldr	r3, [r7, #12]
 8008860:	2b00      	cmp	r3, #0
 8008862:	d008      	beq.n	8008876 <_filter_StdDevDamper+0x26>
		SNR = (uint16_t) ((100 * SignalRate) / AmbientRate);
 8008864:	68bb      	ldr	r3, [r7, #8]
 8008866:	2264      	movs	r2, #100	; 0x64
 8008868:	fb03 f202 	mul.w	r2, r3, r2
 800886c:	68fb      	ldr	r3, [r7, #12]
 800886e:	fbb2 f3f3 	udiv	r3, r2, r3
 8008872:	827b      	strh	r3, [r7, #18]
 8008874:	e002      	b.n	800887c <_filter_StdDevDamper+0x2c>
	else
		SNR = 9999;
 8008876:	f242 730f 	movw	r3, #9999	; 0x270f
 800887a:	827b      	strh	r3, [r7, #18]

	if (SNR >= StdDevLimitLowLightSNR) {
 800887c:	8a7b      	ldrh	r3, [r7, #18]
 800887e:	683a      	ldr	r2, [r7, #0]
 8008880:	429a      	cmp	r2, r3
 8008882:	d802      	bhi.n	800888a <_filter_StdDevDamper+0x3a>
		newStdDev = StdDevLimitLowLight;
 8008884:	687b      	ldr	r3, [r7, #4]
 8008886:	617b      	str	r3, [r7, #20]
 8008888:	e016      	b.n	80088b8 <_filter_StdDevDamper+0x68>
	} else {
		if (SNR <= StdDevLimitHighLightSNR)
 800888a:	8a7b      	ldrh	r3, [r7, #18]
 800888c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800888e:	429a      	cmp	r2, r3
 8008890:	d302      	bcc.n	8008898 <_filter_StdDevDamper+0x48>
			newStdDev = StdDevLimitHighLight;
 8008892:	6a3b      	ldr	r3, [r7, #32]
 8008894:	617b      	str	r3, [r7, #20]
 8008896:	e00f      	b.n	80088b8 <_filter_StdDevDamper+0x68>
		else {
			newStdDev = (uint32_t)(StdDevLimitHighLight -
									(SNR - StdDevLimitHighLightSNR) *
 8008898:	8a7a      	ldrh	r2, [r7, #18]
 800889a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800889c:	1ad3      	subs	r3, r2, r3
									(StdDevLimitHighLight - StdDevLimitLowLight) /
 800889e:	6a39      	ldr	r1, [r7, #32]
 80088a0:	687a      	ldr	r2, [r7, #4]
 80088a2:	1a8a      	subs	r2, r1, r2
									(SNR - StdDevLimitHighLightSNR) *
 80088a4:	fb03 f202 	mul.w	r2, r3, r2
									(StdDevLimitLowLightSNR - StdDevLimitHighLightSNR));
 80088a8:	6839      	ldr	r1, [r7, #0]
 80088aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80088ac:	1acb      	subs	r3, r1, r3
									(StdDevLimitHighLight - StdDevLimitLowLight) /
 80088ae:	fbb2 f3f3 	udiv	r3, r2, r3
			newStdDev = (uint32_t)(StdDevLimitHighLight -
 80088b2:	6a3a      	ldr	r2, [r7, #32]
 80088b4:	1ad3      	subs	r3, r2, r3
 80088b6:	617b      	str	r3, [r7, #20]
		}
	}

	return newStdDev;
 80088b8:	697b      	ldr	r3, [r7, #20]
}
 80088ba:	4618      	mov	r0, r3
 80088bc:	371c      	adds	r7, #28
 80088be:	46bd      	mov	sp, r7
 80088c0:	bc80      	pop	{r7}
 80088c2:	4770      	bx	lr

080088c4 <_filter_Start>:
								uint16_t m_trueRange_mm,
								uint16_t m_rawRange_mm,
								uint32_t m_rtnSignalRate,
								uint32_t m_rtnAmbientRate,
								uint16_t errorCode)
{
 80088c4:	b580      	push	{r7, lr}
 80088c6:	b0a8      	sub	sp, #160	; 0xa0
 80088c8:	af02      	add	r7, sp, #8
 80088ca:	607b      	str	r3, [r7, #4]
 80088cc:	4603      	mov	r3, r0
 80088ce:	73fb      	strb	r3, [r7, #15]
 80088d0:	460b      	mov	r3, r1
 80088d2:	81bb      	strh	r3, [r7, #12]
 80088d4:	4613      	mov	r3, r2
 80088d6:	817b      	strh	r3, [r7, #10]
	int status;
	uint16_t m_newTrueRange_mm = 0;
 80088d8:	2300      	movs	r3, #0
 80088da:	f8a7 3096 	strh.w	r3, [r7, #150]	; 0x96
	#if VL6180x_HAVE_MULTI_READ
	uint8_t MultiReadBuf[8];
	#endif
	uint16_t i;
	uint16_t bypassFilter = 0;
 80088de:	2300      	movs	r3, #0
 80088e0:	f8a7 3092 	strh.w	r3, [r7, #146]	; 0x92
	uint16_t resetVAVGData = 1;
 80088e4:	2301      	movs	r3, #1
 80088e6:	f8a7 3090 	strh.w	r3, [r7, #144]	; 0x90

	uint16_t filterErrorCode = NoError;
 80088ea:	2300      	movs	r3, #0
 80088ec:	f8a7 308e 	strh.w	r3, [r7, #142]	; 0x8e
	uint16_t filterErrorCodeOnRangingErrorCode = NoError;
 80088f0:	2300      	movs	r3, #0
 80088f2:	f8a7 308c 	strh.w	r3, [r7, #140]	; 0x8c
	uint16_t registerValue;

	uint32_t register32BitsValue1;
	uint32_t register32BitsValue2;

	uint16_t ValidDistance = 0;
 80088f6:	2300      	movs	r3, #0
 80088f8:	f8a7 308a 	strh.w	r3, [r7, #138]	; 0x8a
	uint16_t SuspicuousRangingZone = 0;
 80088fc:	2300      	movs	r3, #0
 80088fe:	f8a7 3088 	strh.w	r3, [r7, #136]	; 0x88

	uint16_t WrapAroundFlag = 0;
 8008902:	2300      	movs	r3, #0
 8008904:	f8a7 3086 	strh.w	r3, [r7, #134]	; 0x86
	uint16_t NoWrapAroundFlag = 0;
 8008908:	2300      	movs	r3, #0
 800890a:	f8a7 3084 	strh.w	r3, [r7, #132]	; 0x84
	uint16_t NoWrapAroundHighConfidenceFlag = 0;
 800890e:	2300      	movs	r3, #0
 8008910:	f8a7 3082 	strh.w	r3, [r7, #130]	; 0x82

	uint16_t FlushFilter = 0;
 8008914:	2300      	movs	r3, #0
 8008916:	f8a7 3080 	strh.w	r3, [r7, #128]	; 0x80
	uint32_t RateChange = 0;
 800891a:	2300      	movs	r3, #0
 800891c:	67fb      	str	r3, [r7, #124]	; 0x7c

	uint16_t StdDevSamplesMinNeeded = 0;
 800891e:	2300      	movs	r3, #0
 8008920:	f8a7 307a 	strh.w	r3, [r7, #122]	; 0x7a
	uint16_t StdDevSamples = 0;
 8008924:	2300      	movs	r3, #0
 8008926:	f8a7 3078 	strh.w	r3, [r7, #120]	; 0x78
	uint32_t StdDevDistanceSum = 0;
 800892a:	2300      	movs	r3, #0
 800892c:	677b      	str	r3, [r7, #116]	; 0x74
	uint32_t StdDevDistanceMean = 0;
 800892e:	2300      	movs	r3, #0
 8008930:	673b      	str	r3, [r7, #112]	; 0x70
	uint32_t StdDevDistance = 0;
 8008932:	2300      	movs	r3, #0
 8008934:	66fb      	str	r3, [r7, #108]	; 0x6c
	uint32_t StdDevRateSum = 0;
 8008936:	2300      	movs	r3, #0
 8008938:	66bb      	str	r3, [r7, #104]	; 0x68
	uint32_t StdDevRateMean = 0;
 800893a:	2300      	movs	r3, #0
 800893c:	667b      	str	r3, [r7, #100]	; 0x64
	uint32_t StdDevRate = 0;
 800893e:	2300      	movs	r3, #0
 8008940:	663b      	str	r3, [r7, #96]	; 0x60
	uint32_t StdDevLimitWithTargetMove = 0;
 8008942:	2300      	movs	r3, #0
 8008944:	65fb      	str	r3, [r7, #92]	; 0x5c
	uint32_t WrapAroundLowReturnRateLimit;
	uint32_t WrapAroundLowReturnRateLimit2;
	uint32_t WrapAroundLowReturnRateFilterLimit;
	uint32_t WrapAroundHighReturnRateFilterLimit;

	uint32_t MAX_VAVGDiff = 1800;
 8008946:	f44f 63e1 	mov.w	r3, #1800	; 0x708
 800894a:	64fb      	str	r3, [r7, #76]	; 0x4c

	uint8_t u8;//, u8_2;
	uint32_t XTalkCompRate_KCps;
	uint32_t StdDevLimit = 300;
 800894c:	f44f 7396 	mov.w	r3, #300	; 0x12c
 8008950:	64bb      	str	r3, [r7, #72]	; 0x48
	uint32_t MaxOrInvalidDistance =   255*_GetUpscale(dev);
 8008952:	4ba3      	ldr	r3, [pc, #652]	; (8008be0 <_filter_Start+0x31c>)
 8008954:	7e1b      	ldrb	r3, [r3, #24]
 8008956:	461a      	mov	r2, r3
 8008958:	4613      	mov	r3, r2
 800895a:	021b      	lsls	r3, r3, #8
 800895c:	1a9b      	subs	r3, r3, r2
 800895e:	647b      	str	r3, [r7, #68]	; 0x44
	/* #define MaxOrInvalidDistance  (uint16_t) (255 * 3) */

	/* Check if distance is Valid or not */
	switch (errorCode) {
 8008960:	f8b7 30a4 	ldrh.w	r3, [r7, #164]	; 0xa4
 8008964:	3b0c      	subs	r3, #12
 8008966:	2b03      	cmp	r3, #3
 8008968:	d825      	bhi.n	80089b6 <_filter_Start+0xf2>
 800896a:	a201      	add	r2, pc, #4	; (adr r2, 8008970 <_filter_Start+0xac>)
 800896c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008970:	08008981 	.word	0x08008981
 8008974:	0800898f 	.word	0x0800898f
 8008978:	08008981 	.word	0x08008981
 800897c:	0800898f 	.word	0x0800898f
	case Raw_Ranging_Algo_Underflow:
	case Ranging_Algo_Underflow:
		filterErrorCodeOnRangingErrorCode = RangingFiltered; /* If we have to go through filter, mean we have here a wraparound case */
 8008980:	2310      	movs	r3, #16
 8008982:	f8a7 308c 	strh.w	r3, [r7, #140]	; 0x8c
		ValidDistance = 0;
 8008986:	2300      	movs	r3, #0
 8008988:	f8a7 308a 	strh.w	r3, [r7, #138]	; 0x8a
		break;
 800898c:	e022      	b.n	80089d4 <_filter_Start+0x110>
	case Raw_Ranging_Algo_Overflow:
	case Ranging_Algo_Overflow:
		filterErrorCodeOnRangingErrorCode = RangingFiltered; /* If we have to go through filter, mean we have here a wraparound case */
 800898e:	2310      	movs	r3, #16
 8008990:	f8a7 308c 	strh.w	r3, [r7, #140]	; 0x8c
		//m_trueRange_mm = MaxOrInvalidDistance;
		m_trueRange_mm = 200*_GetUpscale(dev);
 8008994:	4b92      	ldr	r3, [pc, #584]	; (8008be0 <_filter_Start+0x31c>)
 8008996:	7e1b      	ldrb	r3, [r3, #24]
 8008998:	b29b      	uxth	r3, r3
 800899a:	461a      	mov	r2, r3
 800899c:	0092      	lsls	r2, r2, #2
 800899e:	4413      	add	r3, r2
 80089a0:	461a      	mov	r2, r3
 80089a2:	0091      	lsls	r1, r2, #2
 80089a4:	461a      	mov	r2, r3
 80089a6:	460b      	mov	r3, r1
 80089a8:	4413      	add	r3, r2
 80089aa:	00db      	lsls	r3, r3, #3
 80089ac:	81bb      	strh	r3, [r7, #12]
		ValidDistance = 1;
 80089ae:	2301      	movs	r3, #1
 80089b0:	f8a7 308a 	strh.w	r3, [r7, #138]	; 0x8a
		break;
 80089b4:	e00e      	b.n	80089d4 <_filter_Start+0x110>
	default:
		if (m_rawRange_mm >= MaxOrInvalidDistance) {
 80089b6:	897b      	ldrh	r3, [r7, #10]
 80089b8:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80089ba:	429a      	cmp	r2, r3
 80089bc:	d806      	bhi.n	80089cc <_filter_Start+0x108>
			ValidDistance = 0;
 80089be:	2300      	movs	r3, #0
 80089c0:	f8a7 308a 	strh.w	r3, [r7, #138]	; 0x8a
			bypassFilter = 1; /* Bypass the filter in this case as produced distance is not usable (and also the VAVGVal and ZeroVal values) */
 80089c4:	2301      	movs	r3, #1
 80089c6:	f8a7 3092 	strh.w	r3, [r7, #146]	; 0x92
		} else {
			ValidDistance = 1;
		}
		break;
 80089ca:	e002      	b.n	80089d2 <_filter_Start+0x10e>
			ValidDistance = 1;
 80089cc:	2301      	movs	r3, #1
 80089ce:	f8a7 308a 	strh.w	r3, [r7, #138]	; 0x8a
		break;
 80089d2:	bf00      	nop
	}
	m_newTrueRange_mm = m_trueRange_mm;
 80089d4:	89bb      	ldrh	r3, [r7, #12]
 80089d6:	f8a7 3096 	strh.w	r3, [r7, #150]	; 0x96

	XTalkCompRate_KCps = VL6180xDevDataGet(dev, XTalkCompRate_KCps);
 80089da:	4b81      	ldr	r3, [pc, #516]	; (8008be0 <_filter_Start+0x31c>)
 80089dc:	685b      	ldr	r3, [r3, #4]
 80089de:	643b      	str	r3, [r7, #64]	; 0x40

	/* Update signal rate limits depending on crosstalk */
	SignalRateDMax = (uint32_t)_GetDMaxDataRetSignalAt400mm(dev) ;
 80089e0:	4b7f      	ldr	r3, [pc, #508]	; (8008be0 <_filter_Start+0x31c>)
 80089e2:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80089e6:	63fb      	str	r3, [r7, #60]	; 0x3c
	WrapAroundLowReturnRateLimit = WrapAroundLowReturnRateLimit_ROM  + XTalkCompRate_KCps;
 80089e8:	4b7e      	ldr	r3, [pc, #504]	; (8008be4 <_filter_Start+0x320>)
 80089ea:	681b      	ldr	r3, [r3, #0]
 80089ec:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80089ee:	4413      	add	r3, r2
 80089f0:	63bb      	str	r3, [r7, #56]	; 0x38
	WrapAroundLowReturnRateLimit2 = ((WrapAroundLowReturnRateLimit2_ROM *
 80089f2:	4b7d      	ldr	r3, [pc, #500]	; (8008be8 <_filter_Start+0x324>)
 80089f4:	681b      	ldr	r3, [r3, #0]
 80089f6:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80089f8:	fb02 f303 	mul.w	r3, r2, r3
									SignalRateDMax) / 312) +
 80089fc:	08db      	lsrs	r3, r3, #3
 80089fe:	4a7b      	ldr	r2, [pc, #492]	; (8008bec <_filter_Start+0x328>)
 8008a00:	fba2 2303 	umull	r2, r3, r2, r3
 8008a04:	089b      	lsrs	r3, r3, #2
	WrapAroundLowReturnRateLimit2 = ((WrapAroundLowReturnRateLimit2_ROM *
 8008a06:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8008a08:	4413      	add	r3, r2
 8008a0a:	637b      	str	r3, [r7, #52]	; 0x34
									XTalkCompRate_KCps;
	WrapAroundLowReturnRateFilterLimit = ((WrapAroundLowReturnRateFilterLimit_ROM *
 8008a0c:	4b78      	ldr	r3, [pc, #480]	; (8008bf0 <_filter_Start+0x32c>)
 8008a0e:	681b      	ldr	r3, [r3, #0]
 8008a10:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8008a12:	fb02 f303 	mul.w	r3, r2, r3
									SignalRateDMax) / 312) + XTalkCompRate_KCps;
 8008a16:	08db      	lsrs	r3, r3, #3
 8008a18:	4a74      	ldr	r2, [pc, #464]	; (8008bec <_filter_Start+0x328>)
 8008a1a:	fba2 2303 	umull	r2, r3, r2, r3
 8008a1e:	089b      	lsrs	r3, r3, #2
	WrapAroundLowReturnRateFilterLimit = ((WrapAroundLowReturnRateFilterLimit_ROM *
 8008a20:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8008a22:	4413      	add	r3, r2
 8008a24:	633b      	str	r3, [r7, #48]	; 0x30
	WrapAroundHighReturnRateFilterLimit = ((WrapAroundHighReturnRateFilterLimit_ROM *
 8008a26:	4b73      	ldr	r3, [pc, #460]	; (8008bf4 <_filter_Start+0x330>)
 8008a28:	681b      	ldr	r3, [r3, #0]
 8008a2a:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8008a2c:	fb02 f303 	mul.w	r3, r2, r3
									SignalRateDMax) / 312) + XTalkCompRate_KCps;
 8008a30:	08db      	lsrs	r3, r3, #3
 8008a32:	4a6e      	ldr	r2, [pc, #440]	; (8008bec <_filter_Start+0x328>)
 8008a34:	fba2 2303 	umull	r2, r3, r2, r3
 8008a38:	089b      	lsrs	r3, r3, #2
	WrapAroundHighReturnRateFilterLimit = ((WrapAroundHighReturnRateFilterLimit_ROM *
 8008a3a:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8008a3c:	4413      	add	r3, r2
 8008a3e:	62fb      	str	r3, [r7, #44]	; 0x2c


	/* Checks on low range data */
	if ((m_rawRange_mm < WrapAroundLowRawRangeLimit) && (m_rtnSignalRate < WrapAroundLowReturnRateLimit)) {
 8008a40:	4b6d      	ldr	r3, [pc, #436]	; (8008bf8 <_filter_Start+0x334>)
 8008a42:	881b      	ldrh	r3, [r3, #0]
 8008a44:	897a      	ldrh	r2, [r7, #10]
 8008a46:	429a      	cmp	r2, r3
 8008a48:	d209      	bcs.n	8008a5e <_filter_Start+0x19a>
 8008a4a:	687a      	ldr	r2, [r7, #4]
 8008a4c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008a4e:	429a      	cmp	r2, r3
 8008a50:	d205      	bcs.n	8008a5e <_filter_Start+0x19a>
		filterErrorCode = RangingFiltered; /* On this condition, wraparound case is ensured */
 8008a52:	2310      	movs	r3, #16
 8008a54:	f8a7 308e 	strh.w	r3, [r7, #142]	; 0x8e
		bypassFilter = 1;
 8008a58:	2301      	movs	r3, #1
 8008a5a:	f8a7 3092 	strh.w	r3, [r7, #146]	; 0x92
	}
	if ((m_rawRange_mm < WrapAroundLowRawRangeLimit2) && (m_rtnSignalRate < WrapAroundLowReturnRateLimit2)) {
 8008a5e:	4b67      	ldr	r3, [pc, #412]	; (8008bfc <_filter_Start+0x338>)
 8008a60:	881b      	ldrh	r3, [r3, #0]
 8008a62:	897a      	ldrh	r2, [r7, #10]
 8008a64:	429a      	cmp	r2, r3
 8008a66:	d209      	bcs.n	8008a7c <_filter_Start+0x1b8>
 8008a68:	687a      	ldr	r2, [r7, #4]
 8008a6a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008a6c:	429a      	cmp	r2, r3
 8008a6e:	d205      	bcs.n	8008a7c <_filter_Start+0x1b8>
		filterErrorCode = RangingFiltered; /* On this condition, wraparound case is ensured */
 8008a70:	2310      	movs	r3, #16
 8008a72:	f8a7 308e 	strh.w	r3, [r7, #142]	; 0x8e
		bypassFilter = 1;
 8008a76:	2301      	movs	r3, #1
 8008a78:	f8a7 3092 	strh.w	r3, [r7, #146]	; 0x92
	}
	if ((m_rawRange_mm < WrapAroundLowRawRangeLimit2) && (m_rtnSignalRate < (WrapAroundLowReturnRateLimit2 + WrapAroundLowRawRangeLimit2SuspicuousAddedSignalRate))) {
 8008a7c:	4b5f      	ldr	r3, [pc, #380]	; (8008bfc <_filter_Start+0x338>)
 8008a7e:	881b      	ldrh	r3, [r3, #0]
 8008a80:	897a      	ldrh	r2, [r7, #10]
 8008a82:	429a      	cmp	r2, r3
 8008a84:	d209      	bcs.n	8008a9a <_filter_Start+0x1d6>
 8008a86:	4b5e      	ldr	r3, [pc, #376]	; (8008c00 <_filter_Start+0x33c>)
 8008a88:	681a      	ldr	r2, [r3, #0]
 8008a8a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008a8c:	4413      	add	r3, r2
 8008a8e:	687a      	ldr	r2, [r7, #4]
 8008a90:	429a      	cmp	r2, r3
 8008a92:	d202      	bcs.n	8008a9a <_filter_Start+0x1d6>
		SuspicuousRangingZone = 1; /* On this area, we are in an highly suspicuous wraparound ares, filter parameter will be stengthen */
 8008a94:	2301      	movs	r3, #1
 8008a96:	f8a7 3088 	strh.w	r3, [r7, #136]	; 0x88
	}


	/* Checks on Ambient rate level */
	if (m_rtnAmbientRate > WrapAroundMaximumAmbientRateFilterLimit) {
 8008a9a:	4b5a      	ldr	r3, [pc, #360]	; (8008c04 <_filter_Start+0x340>)
 8008a9c:	681b      	ldr	r3, [r3, #0]
 8008a9e:	f8d7 20a0 	ldr.w	r2, [r7, #160]	; 0xa0
 8008aa2:	429a      	cmp	r2, r3
 8008aa4:	d905      	bls.n	8008ab2 <_filter_Start+0x1ee>
		/* Too high ambient rate */
		FlushFilter = 1;
 8008aa6:	2301      	movs	r3, #1
 8008aa8:	f8a7 3080 	strh.w	r3, [r7, #128]	; 0x80
		bypassFilter = 1;
 8008aac:	2301      	movs	r3, #1
 8008aae:	f8a7 3092 	strh.w	r3, [r7, #146]	; 0x92
	}
    
	/*  Checks on Filter flush */
	if (m_rtnSignalRate < MinReturnRateFilterFlush) {
 8008ab2:	4b55      	ldr	r3, [pc, #340]	; (8008c08 <_filter_Start+0x344>)
 8008ab4:	681b      	ldr	r3, [r3, #0]
 8008ab6:	687a      	ldr	r2, [r7, #4]
 8008ab8:	429a      	cmp	r2, r3
 8008aba:	d205      	bcs.n	8008ac8 <_filter_Start+0x204>
		/* Completely lost target, so flush the filter */
		FlushFilter = 1;
 8008abc:	2301      	movs	r3, #1
 8008abe:	f8a7 3080 	strh.w	r3, [r7, #128]	; 0x80
		bypassFilter = 1;
 8008ac2:	2301      	movs	r3, #1
 8008ac4:	f8a7 3092 	strh.w	r3, [r7, #146]	; 0x92
	}
	if (_FilterData(LastReturnRates)[0] != 0) {
 8008ac8:	4b45      	ldr	r3, [pc, #276]	; (8008be0 <_filter_Start+0x31c>)
 8008aca:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008acc:	2b00      	cmp	r3, #0
 8008ace:	d01e      	beq.n	8008b0e <_filter_Start+0x24a>
		if (m_rtnSignalRate > _FilterData(LastReturnRates)[0])
 8008ad0:	4b43      	ldr	r3, [pc, #268]	; (8008be0 <_filter_Start+0x31c>)
 8008ad2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008ad4:	687a      	ldr	r2, [r7, #4]
 8008ad6:	429a      	cmp	r2, r3
 8008ad8:	d90c      	bls.n	8008af4 <_filter_Start+0x230>
			RateChange = (100 *
						(m_rtnSignalRate - _FilterData(LastReturnRates)[0])) /
 8008ada:	4b41      	ldr	r3, [pc, #260]	; (8008be0 <_filter_Start+0x31c>)
 8008adc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008ade:	687a      	ldr	r2, [r7, #4]
 8008ae0:	1ad3      	subs	r3, r2, r3
			RateChange = (100 *
 8008ae2:	2264      	movs	r2, #100	; 0x64
 8008ae4:	fb03 f202 	mul.w	r2, r3, r2
						_FilterData(LastReturnRates)[0];
 8008ae8:	4b3d      	ldr	r3, [pc, #244]	; (8008be0 <_filter_Start+0x31c>)
 8008aea:	6b9b      	ldr	r3, [r3, #56]	; 0x38
			RateChange = (100 *
 8008aec:	fbb2 f3f3 	udiv	r3, r2, r3
 8008af0:	67fb      	str	r3, [r7, #124]	; 0x7c
 8008af2:	e00e      	b.n	8008b12 <_filter_Start+0x24e>
		else
			RateChange = (100 *
						(_FilterData(LastReturnRates)[0] - m_rtnSignalRate)) /
 8008af4:	4b3a      	ldr	r3, [pc, #232]	; (8008be0 <_filter_Start+0x31c>)
 8008af6:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8008af8:	687b      	ldr	r3, [r7, #4]
 8008afa:	1ad3      	subs	r3, r2, r3
			RateChange = (100 *
 8008afc:	2264      	movs	r2, #100	; 0x64
 8008afe:	fb03 f202 	mul.w	r2, r3, r2
						_FilterData(LastReturnRates)[0];
 8008b02:	4b37      	ldr	r3, [pc, #220]	; (8008be0 <_filter_Start+0x31c>)
 8008b04:	6b9b      	ldr	r3, [r3, #56]	; 0x38
			RateChange = (100 *
 8008b06:	fbb2 f3f3 	udiv	r3, r2, r3
 8008b0a:	67fb      	str	r3, [r7, #124]	; 0x7c
 8008b0c:	e001      	b.n	8008b12 <_filter_Start+0x24e>
	} else
		RateChange = 0;
 8008b0e:	2300      	movs	r3, #0
 8008b10:	67fb      	str	r3, [r7, #124]	; 0x7c
	if (RateChange > MaxReturnRateChangeFilterFlush) {
 8008b12:	4b3e      	ldr	r3, [pc, #248]	; (8008c0c <_filter_Start+0x348>)
 8008b14:	681b      	ldr	r3, [r3, #0]
 8008b16:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
 8008b18:	429a      	cmp	r2, r3
 8008b1a:	d902      	bls.n	8008b22 <_filter_Start+0x25e>
		FlushFilter = 1;
 8008b1c:	2301      	movs	r3, #1
 8008b1e:	f8a7 3080 	strh.w	r3, [r7, #128]	; 0x80
	}
	/* TODO optimize filter  using circular buffer */
	if (FlushFilter == 1) {
 8008b22:	f8b7 3080 	ldrh.w	r3, [r7, #128]	; 0x80
 8008b26:	2b01      	cmp	r3, #1
 8008b28:	d124      	bne.n	8008b74 <_filter_Start+0x2b0>
		_FilterData(MeasurementIndex) = 0;
 8008b2a:	4b2d      	ldr	r3, [pc, #180]	; (8008be0 <_filter_Start+0x31c>)
 8008b2c:	2200      	movs	r2, #0
 8008b2e:	61da      	str	r2, [r3, #28]
		for (i = 0; i < FILTER_NBOF_SAMPLES; i++) {
 8008b30:	2300      	movs	r3, #0
 8008b32:	f8a7 3094 	strh.w	r3, [r7, #148]	; 0x94
 8008b36:	e015      	b.n	8008b64 <_filter_Start+0x2a0>
			_FilterData(LastTrueRange)[i] = FILTER_INVALID_DISTANCE;
 8008b38:	f8b7 3094 	ldrh.w	r3, [r7, #148]	; 0x94
 8008b3c:	4a28      	ldr	r2, [pc, #160]	; (8008be0 <_filter_Start+0x31c>)
 8008b3e:	3310      	adds	r3, #16
 8008b40:	005b      	lsls	r3, r3, #1
 8008b42:	4413      	add	r3, r2
 8008b44:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8008b48:	809a      	strh	r2, [r3, #4]
			_FilterData(LastReturnRates)[i] = 0;
 8008b4a:	f8b7 3094 	ldrh.w	r3, [r7, #148]	; 0x94
 8008b4e:	4a24      	ldr	r2, [pc, #144]	; (8008be0 <_filter_Start+0x31c>)
 8008b50:	330c      	adds	r3, #12
 8008b52:	009b      	lsls	r3, r3, #2
 8008b54:	4413      	add	r3, r2
 8008b56:	2200      	movs	r2, #0
 8008b58:	609a      	str	r2, [r3, #8]
		for (i = 0; i < FILTER_NBOF_SAMPLES; i++) {
 8008b5a:	f8b7 3094 	ldrh.w	r3, [r7, #148]	; 0x94
 8008b5e:	3301      	adds	r3, #1
 8008b60:	f8a7 3094 	strh.w	r3, [r7, #148]	; 0x94
 8008b64:	f8b7 3094 	ldrh.w	r3, [r7, #148]	; 0x94
 8008b68:	2b09      	cmp	r3, #9
 8008b6a:	d9e5      	bls.n	8008b38 <_filter_Start+0x274>
		}
		_FilterData(MeasurementsSinceLastFlush)=0;
 8008b6c:	4b1c      	ldr	r3, [pc, #112]	; (8008be0 <_filter_Start+0x31c>)
 8008b6e:	2200      	movs	r2, #0
 8008b70:	621a      	str	r2, [r3, #32]
 8008b72:	e02d      	b.n	8008bd0 <_filter_Start+0x30c>
	} else {
		for (i = (uint16_t) (FILTER_NBOF_SAMPLES - 1); i > 0; i--) {
 8008b74:	2309      	movs	r3, #9
 8008b76:	f8a7 3094 	strh.w	r3, [r7, #148]	; 0x94
 8008b7a:	e025      	b.n	8008bc8 <_filter_Start+0x304>
			_FilterData(LastTrueRange)[i] = _FilterData(LastTrueRange)[i - 1];
 8008b7c:	f8b7 3094 	ldrh.w	r3, [r7, #148]	; 0x94
 8008b80:	3b01      	subs	r3, #1
 8008b82:	f8b7 2094 	ldrh.w	r2, [r7, #148]	; 0x94
 8008b86:	4916      	ldr	r1, [pc, #88]	; (8008be0 <_filter_Start+0x31c>)
 8008b88:	3310      	adds	r3, #16
 8008b8a:	005b      	lsls	r3, r3, #1
 8008b8c:	440b      	add	r3, r1
 8008b8e:	8898      	ldrh	r0, [r3, #4]
 8008b90:	4913      	ldr	r1, [pc, #76]	; (8008be0 <_filter_Start+0x31c>)
 8008b92:	f102 0310 	add.w	r3, r2, #16
 8008b96:	005b      	lsls	r3, r3, #1
 8008b98:	440b      	add	r3, r1
 8008b9a:	4602      	mov	r2, r0
 8008b9c:	809a      	strh	r2, [r3, #4]
			_FilterData(LastReturnRates)[i] = _FilterData(LastReturnRates)[i - 1];
 8008b9e:	f8b7 3094 	ldrh.w	r3, [r7, #148]	; 0x94
 8008ba2:	3b01      	subs	r3, #1
 8008ba4:	f8b7 1094 	ldrh.w	r1, [r7, #148]	; 0x94
 8008ba8:	4a0d      	ldr	r2, [pc, #52]	; (8008be0 <_filter_Start+0x31c>)
 8008baa:	330c      	adds	r3, #12
 8008bac:	009b      	lsls	r3, r3, #2
 8008bae:	4413      	add	r3, r2
 8008bb0:	689a      	ldr	r2, [r3, #8]
 8008bb2:	480b      	ldr	r0, [pc, #44]	; (8008be0 <_filter_Start+0x31c>)
 8008bb4:	f101 030c 	add.w	r3, r1, #12
 8008bb8:	009b      	lsls	r3, r3, #2
 8008bba:	4403      	add	r3, r0
 8008bbc:	609a      	str	r2, [r3, #8]
		for (i = (uint16_t) (FILTER_NBOF_SAMPLES - 1); i > 0; i--) {
 8008bbe:	f8b7 3094 	ldrh.w	r3, [r7, #148]	; 0x94
 8008bc2:	3b01      	subs	r3, #1
 8008bc4:	f8a7 3094 	strh.w	r3, [r7, #148]	; 0x94
 8008bc8:	f8b7 3094 	ldrh.w	r3, [r7, #148]	; 0x94
 8008bcc:	2b00      	cmp	r3, #0
 8008bce:	d1d5      	bne.n	8008b7c <_filter_Start+0x2b8>
		}
	}

	if (ValidDistance == 1)
 8008bd0:	f8b7 308a 	ldrh.w	r3, [r7, #138]	; 0x8a
 8008bd4:	2b01      	cmp	r3, #1
 8008bd6:	d11b      	bne.n	8008c10 <_filter_Start+0x34c>
		_FilterData(LastTrueRange)[0] = m_trueRange_mm;
 8008bd8:	4a01      	ldr	r2, [pc, #4]	; (8008be0 <_filter_Start+0x31c>)
 8008bda:	89bb      	ldrh	r3, [r7, #12]
 8008bdc:	8493      	strh	r3, [r2, #36]	; 0x24
 8008bde:	e01b      	b.n	8008c18 <_filter_Start+0x354>
 8008be0:	20000070 	.word	0x20000070
 8008be4:	0800b5b4 	.word	0x0800b5b4
 8008be8:	0800b5b8 	.word	0x0800b5b8
 8008bec:	1a41a41b 	.word	0x1a41a41b
 8008bf0:	0800b5bc 	.word	0x0800b5bc
 8008bf4:	0800b5c0 	.word	0x0800b5c0
 8008bf8:	0800b5c4 	.word	0x0800b5c4
 8008bfc:	0800b5c6 	.word	0x0800b5c6
 8008c00:	0800b5c8 	.word	0x0800b5c8
 8008c04:	0800b5cc 	.word	0x0800b5cc
 8008c08:	0800b5d0 	.word	0x0800b5d0
 8008c0c:	0800b5d4 	.word	0x0800b5d4
	else
		_FilterData(LastTrueRange)[0] = FILTER_INVALID_DISTANCE;
 8008c10:	4b93      	ldr	r3, [pc, #588]	; (8008e60 <_filter_Start+0x59c>)
 8008c12:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8008c16:	849a      	strh	r2, [r3, #36]	; 0x24
	_FilterData(LastReturnRates)[0] = m_rtnSignalRate;
 8008c18:	4a91      	ldr	r2, [pc, #580]	; (8008e60 <_filter_Start+0x59c>)
 8008c1a:	687b      	ldr	r3, [r7, #4]
 8008c1c:	6393      	str	r3, [r2, #56]	; 0x38
	_FilterData(MeasurementsSinceLastFlush)++;
 8008c1e:	4b90      	ldr	r3, [pc, #576]	; (8008e60 <_filter_Start+0x59c>)
 8008c20:	6a1b      	ldr	r3, [r3, #32]
 8008c22:	3301      	adds	r3, #1
 8008c24:	4a8e      	ldr	r2, [pc, #568]	; (8008e60 <_filter_Start+0x59c>)
 8008c26:	6213      	str	r3, [r2, #32]

	/* Check if we need to go through the filter or not */
	if (!(((m_rawRange_mm < WrapAroundHighRawRangeFilterLimit) &&
 8008c28:	4b8e      	ldr	r3, [pc, #568]	; (8008e64 <_filter_Start+0x5a0>)
 8008c2a:	881b      	ldrh	r3, [r3, #0]
 8008c2c:	897a      	ldrh	r2, [r7, #10]
 8008c2e:	429a      	cmp	r2, r3
 8008c30:	d203      	bcs.n	8008c3a <_filter_Start+0x376>
 8008c32:	687a      	ldr	r2, [r7, #4]
 8008c34:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008c36:	429a      	cmp	r2, r3
 8008c38:	d30c      	bcc.n	8008c54 <_filter_Start+0x390>
		(m_rtnSignalRate < WrapAroundLowReturnRateFilterLimit)) ||
		((m_rawRange_mm >= WrapAroundHighRawRangeFilterLimit) &&
 8008c3a:	4b8a      	ldr	r3, [pc, #552]	; (8008e64 <_filter_Start+0x5a0>)
 8008c3c:	881b      	ldrh	r3, [r3, #0]
	if (!(((m_rawRange_mm < WrapAroundHighRawRangeFilterLimit) &&
 8008c3e:	897a      	ldrh	r2, [r7, #10]
 8008c40:	429a      	cmp	r2, r3
 8008c42:	d303      	bcc.n	8008c4c <_filter_Start+0x388>
		((m_rawRange_mm >= WrapAroundHighRawRangeFilterLimit) &&
 8008c44:	687a      	ldr	r2, [r7, #4]
 8008c46:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008c48:	429a      	cmp	r2, r3
 8008c4a:	d303      	bcc.n	8008c54 <_filter_Start+0x390>
		(m_rtnSignalRate < WrapAroundHighReturnRateFilterLimit))))
		bypassFilter = 1;
 8008c4c:	2301      	movs	r3, #1
 8008c4e:	f8a7 3092 	strh.w	r3, [r7, #146]	; 0x92
 8008c52:	e015      	b.n	8008c80 <_filter_Start+0x3bc>
	else {
		/* if some wraparound filtering due to some ranging error code has been detected, update the filter status and bypass the filter */
		if(filterErrorCodeOnRangingErrorCode!=NoError){
 8008c54:	f8b7 308c 	ldrh.w	r3, [r7, #140]	; 0x8c
 8008c58:	2b00      	cmp	r3, #0
 8008c5a:	d011      	beq.n	8008c80 <_filter_Start+0x3bc>
#ifndef PRESERVE_DEVICE_ERROR_CODE
			filterErrorCode = filterErrorCodeOnRangingErrorCode;
#else
			if((errorCode==Raw_Ranging_Algo_Underflow) || (errorCode==Ranging_Algo_Underflow)) {
 8008c5c:	f8b7 30a4 	ldrh.w	r3, [r7, #164]	; 0xa4
 8008c60:	2b0c      	cmp	r3, #12
 8008c62:	d003      	beq.n	8008c6c <_filter_Start+0x3a8>
 8008c64:	f8b7 30a4 	ldrh.w	r3, [r7, #164]	; 0xa4
 8008c68:	2b0e      	cmp	r3, #14
 8008c6a:	d103      	bne.n	8008c74 <_filter_Start+0x3b0>
				/* Preserves the error codes except for Raw_Ranging_Algo_Underflow and Ranging_Algo_Underflow */
				filterErrorCode = filterErrorCodeOnRangingErrorCode;
 8008c6c:	f8b7 308c 	ldrh.w	r3, [r7, #140]	; 0x8c
 8008c70:	f8a7 308e 	strh.w	r3, [r7, #142]	; 0x8e
			}
#endif
			bypassFilter = 1;
 8008c74:	2301      	movs	r3, #1
 8008c76:	f8a7 3092 	strh.w	r3, [r7, #146]	; 0x92
			resetVAVGData = 0;
 8008c7a:	2300      	movs	r3, #0
 8008c7c:	f8a7 3090 	strh.w	r3, [r7, #144]	; 0x90
		}
	}

	/* Check which kind of measurement has been made */
	status = i2c1_ReadReg16Byte(VL6180x_I2C_ADDRESS, 0x01AC, &u8);
 8008c80:	f107 0317 	add.w	r3, r7, #23
 8008c84:	461a      	mov	r2, r3
 8008c86:	f44f 71d6 	mov.w	r1, #428	; 0x1ac
 8008c8a:	2052      	movs	r0, #82	; 0x52
 8008c8c:	f7fd f9fe 	bl	800608c <i2c1_ReadReg16Byte>
 8008c90:	62b8      	str	r0, [r7, #40]	; 0x28
	if (status) {
 8008c92:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008c94:	2b00      	cmp	r3, #0
 8008c96:	f040 82c6 	bne.w	8009226 <_filter_Start+0x962>
		//VL6180x_ErrLog("0x01AC rd fail");
		goto done_err;
	}
	registerValue = u8;
 8008c9a:	7dfb      	ldrb	r3, [r7, #23]
 8008c9c:	84fb      	strh	r3, [r7, #38]	; 0x26
	register32BitsValue2 = ((uint32_t) MultiReadBuf[4] << 24)
			+ ((uint32_t) MultiReadBuf[5] << 16)
			+ ((uint32_t) MultiReadBuf[6] << 8)
			+ ((uint32_t) MultiReadBuf[7] << 0);
#else
	status = i2c1_ReadReg16Word32(VL6180x_I2C_ADDRESS, 0x10C, &register32BitsValue1); /* read 32 bits, lower 17 bits are the one useful */
 8008c9e:	f107 031c 	add.w	r3, r7, #28
 8008ca2:	461a      	mov	r2, r3
 8008ca4:	f44f 7186 	mov.w	r1, #268	; 0x10c
 8008ca8:	2052      	movs	r0, #82	; 0x52
 8008caa:	f7fd fa63 	bl	8006174 <i2c1_ReadReg16Word32>
 8008cae:	62b8      	str	r0, [r7, #40]	; 0x28
	if (status) {
 8008cb0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008cb2:	2b00      	cmp	r3, #0
 8008cb4:	f040 82b9 	bne.w	800922a <_filter_Start+0x966>
		//VL6180x_ErrLog("0x010C rd fail");
		goto done_err;
	}
	status = i2c1_ReadReg16Word32(VL6180x_I2C_ADDRESS, 0x0110, &	register32BitsValue2); /* read 32 bits, lower 17 bits are the one useful */
 8008cb8:	f107 0318 	add.w	r3, r7, #24
 8008cbc:	461a      	mov	r2, r3
 8008cbe:	f44f 7188 	mov.w	r1, #272	; 0x110
 8008cc2:	2052      	movs	r0, #82	; 0x52
 8008cc4:	f7fd fa56 	bl	8006174 <i2c1_ReadReg16Word32>
 8008cc8:	62b8      	str	r0, [r7, #40]	; 0x28
	if (status) {
 8008cca:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008ccc:	2b00      	cmp	r3, #0
 8008cce:	f040 82ae 	bne.w	800922e <_filter_Start+0x96a>
		goto done_err;
	}
#endif


	if ((FlushFilter == 1) || ((bypassFilter == 1) && (resetVAVGData == 1))) {
 8008cd2:	f8b7 3080 	ldrh.w	r3, [r7, #128]	; 0x80
 8008cd6:	2b01      	cmp	r3, #1
 8008cd8:	d007      	beq.n	8008cea <_filter_Start+0x426>
 8008cda:	f8b7 3092 	ldrh.w	r3, [r7, #146]	; 0x92
 8008cde:	2b01      	cmp	r3, #1
 8008ce0:	d121      	bne.n	8008d26 <_filter_Start+0x462>
 8008ce2:	f8b7 3090 	ldrh.w	r3, [r7, #144]	; 0x90
 8008ce6:	2b01      	cmp	r3, #1
 8008ce8:	d11d      	bne.n	8008d26 <_filter_Start+0x462>
		if (registerValue != 0x3E) {
 8008cea:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8008cec:	2b3e      	cmp	r3, #62	; 0x3e
 8008cee:	d00a      	beq.n	8008d06 <_filter_Start+0x442>
			status = i2c1_WriteReg16Byte(VL6180x_I2C_ADDRESS, 0x1AC, 0x3E);
 8008cf0:	223e      	movs	r2, #62	; 0x3e
 8008cf2:	f44f 71d6 	mov.w	r1, #428	; 0x1ac
 8008cf6:	2052      	movs	r0, #82	; 0x52
 8008cf8:	f7fd f944 	bl	8005f84 <i2c1_WriteReg16Byte>
 8008cfc:	62b8      	str	r0, [r7, #40]	; 0x28
			if (status) {
 8008cfe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008d00:	2b00      	cmp	r3, #0
 8008d02:	f040 8296 	bne.w	8009232 <_filter_Start+0x96e>
			//	//VL6180x_ErrLog("0x0F2 bypass wr fail");
			//	goto done_err;
			//}
		}
		/* Set both Default and NoDelay To same value */
		_FilterData(Default_ZeroVal) = register32BitsValue1;
 8008d06:	69fb      	ldr	r3, [r7, #28]
 8008d08:	4a55      	ldr	r2, [pc, #340]	; (8008e60 <_filter_Start+0x59c>)
 8008d0a:	6653      	str	r3, [r2, #100]	; 0x64
		_FilterData(Default_VAVGVal) = register32BitsValue2;
 8008d0c:	69bb      	ldr	r3, [r7, #24]
 8008d0e:	4a54      	ldr	r2, [pc, #336]	; (8008e60 <_filter_Start+0x59c>)
 8008d10:	6693      	str	r3, [r2, #104]	; 0x68
		_FilterData(NoDelay_ZeroVal) = register32BitsValue1;
 8008d12:	69fb      	ldr	r3, [r7, #28]
 8008d14:	4a52      	ldr	r2, [pc, #328]	; (8008e60 <_filter_Start+0x59c>)
 8008d16:	66d3      	str	r3, [r2, #108]	; 0x6c
		_FilterData(NoDelay_VAVGVal) = register32BitsValue2;
 8008d18:	69bb      	ldr	r3, [r7, #24]
 8008d1a:	4a51      	ldr	r2, [pc, #324]	; (8008e60 <_filter_Start+0x59c>)
 8008d1c:	6713      	str	r3, [r2, #112]	; 0x70

		_FilterData(MeasurementIndex) = 0;
 8008d1e:	4b50      	ldr	r3, [pc, #320]	; (8008e60 <_filter_Start+0x59c>)
 8008d20:	2200      	movs	r2, #0
 8008d22:	61da      	str	r2, [r3, #28]
 8008d24:	e030      	b.n	8008d88 <_filter_Start+0x4c4>
	} else {
		if (registerValue == 0x3E) {
 8008d26:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8008d28:	2b3e      	cmp	r3, #62	; 0x3e
 8008d2a:	d106      	bne.n	8008d3a <_filter_Start+0x476>
			_FilterData(Default_ZeroVal) = register32BitsValue1;
 8008d2c:	69fb      	ldr	r3, [r7, #28]
 8008d2e:	4a4c      	ldr	r2, [pc, #304]	; (8008e60 <_filter_Start+0x59c>)
 8008d30:	6653      	str	r3, [r2, #100]	; 0x64
			_FilterData(Default_VAVGVal) = register32BitsValue2;
 8008d32:	69bb      	ldr	r3, [r7, #24]
 8008d34:	4a4a      	ldr	r2, [pc, #296]	; (8008e60 <_filter_Start+0x59c>)
 8008d36:	6693      	str	r3, [r2, #104]	; 0x68
 8008d38:	e005      	b.n	8008d46 <_filter_Start+0x482>
		} else {
			_FilterData(NoDelay_ZeroVal) = register32BitsValue1;
 8008d3a:	69fb      	ldr	r3, [r7, #28]
 8008d3c:	4a48      	ldr	r2, [pc, #288]	; (8008e60 <_filter_Start+0x59c>)
 8008d3e:	66d3      	str	r3, [r2, #108]	; 0x6c
			_FilterData(NoDelay_VAVGVal) = register32BitsValue2;
 8008d40:	69bb      	ldr	r3, [r7, #24]
 8008d42:	4a47      	ldr	r2, [pc, #284]	; (8008e60 <_filter_Start+0x59c>)
 8008d44:	6713      	str	r3, [r2, #112]	; 0x70
		}

		if (_FilterData(MeasurementIndex) % WrapAroundNoDelayCheckPeriod == 0) {
 8008d46:	4b46      	ldr	r3, [pc, #280]	; (8008e60 <_filter_Start+0x59c>)
 8008d48:	69db      	ldr	r3, [r3, #28]
 8008d4a:	4a47      	ldr	r2, [pc, #284]	; (8008e68 <_filter_Start+0x5a4>)
 8008d4c:	8812      	ldrh	r2, [r2, #0]
 8008d4e:	fbb3 f1f2 	udiv	r1, r3, r2
 8008d52:	fb01 f202 	mul.w	r2, r1, r2
 8008d56:	1a9b      	subs	r3, r3, r2
 8008d58:	2b00      	cmp	r3, #0
 8008d5a:	d102      	bne.n	8008d62 <_filter_Start+0x49e>
			u8 = 0x3C;
 8008d5c:	233c      	movs	r3, #60	; 0x3c
 8008d5e:	75fb      	strb	r3, [r7, #23]
 8008d60:	e001      	b.n	8008d66 <_filter_Start+0x4a2>
			//u8_2 = 0x05;
		} else {
			u8 = 0x3E;
 8008d62:	233e      	movs	r3, #62	; 0x3e
 8008d64:	75fb      	strb	r3, [r7, #23]
			//u8_2 = 0x01;
		}
		status = i2c1_WriteReg16Byte(VL6180x_I2C_ADDRESS, 0x01AC, u8);
 8008d66:	7dfb      	ldrb	r3, [r7, #23]
 8008d68:	461a      	mov	r2, r3
 8008d6a:	f44f 71d6 	mov.w	r1, #428	; 0x1ac
 8008d6e:	2052      	movs	r0, #82	; 0x52
 8008d70:	f7fd f908 	bl	8005f84 <i2c1_WriteReg16Byte>
 8008d74:	62b8      	str	r0, [r7, #40]	; 0x28
		if (status) {
 8008d76:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008d78:	2b00      	cmp	r3, #0
 8008d7a:	f040 825c 	bne.w	8009236 <_filter_Start+0x972>
		//status = i2c1_WriteReg16Byte(VL6180x_I2C_ADDRESS, 0x0F2, u8_2);
		//if (status) {
		//	//VL6180x_ErrLog("0x0F2  wr fail");
		//	goto done_err;
		//}
		_FilterData(MeasurementIndex)++;
 8008d7e:	4b38      	ldr	r3, [pc, #224]	; (8008e60 <_filter_Start+0x59c>)
 8008d80:	69db      	ldr	r3, [r3, #28]
 8008d82:	3301      	adds	r3, #1
 8008d84:	4a36      	ldr	r2, [pc, #216]	; (8008e60 <_filter_Start+0x59c>)
 8008d86:	61d3      	str	r3, [r2, #28]
	}

	if (bypassFilter == 1) {
 8008d88:	f8b7 3092 	ldrh.w	r3, [r7, #146]	; 0x92
 8008d8c:	2b01      	cmp	r3, #1
 8008d8e:	d10d      	bne.n	8008dac <_filter_Start+0x4e8>
		/* Do not go through the filter */

		/* Update filter error code */
		_FilterData(filterError) = filterErrorCode;
 8008d90:	f8b7 308e 	ldrh.w	r3, [r7, #142]	; 0x8e
 8008d94:	4a32      	ldr	r2, [pc, #200]	; (8008e60 <_filter_Start+0x59c>)
 8008d96:	67d3      	str	r3, [r2, #124]	; 0x7c

		/* Update reported range */
		if(filterErrorCode==RangingFiltered)
 8008d98:	f8b7 308e 	ldrh.w	r3, [r7, #142]	; 0x8e
 8008d9c:	2b10      	cmp	r3, #16
 8008d9e:	d102      	bne.n	8008da6 <_filter_Start+0x4e2>
			m_newTrueRange_mm = MaxOrInvalidDistance; /* Set to invalid distance */
 8008da0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8008da2:	f8a7 3096 	strh.w	r3, [r7, #150]	; 0x96

		return m_newTrueRange_mm;
 8008da6:	f8b7 3096 	ldrh.w	r3, [r7, #150]	; 0x96
 8008daa:	e247      	b.n	800923c <_filter_Start+0x978>
	}

	/* Computes current VAVGDiff */
	if (_FilterData(Default_VAVGVal) > _FilterData(NoDelay_VAVGVal))
 8008dac:	4b2c      	ldr	r3, [pc, #176]	; (8008e60 <_filter_Start+0x59c>)
 8008dae:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 8008db0:	4b2b      	ldr	r3, [pc, #172]	; (8008e60 <_filter_Start+0x59c>)
 8008db2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008db4:	429a      	cmp	r2, r3
 8008db6:	d906      	bls.n	8008dc6 <_filter_Start+0x502>
		VAVGDiff = _FilterData(Default_VAVGVal) - _FilterData(NoDelay_VAVGVal);
 8008db8:	4b29      	ldr	r3, [pc, #164]	; (8008e60 <_filter_Start+0x59c>)
 8008dba:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 8008dbc:	4b28      	ldr	r3, [pc, #160]	; (8008e60 <_filter_Start+0x59c>)
 8008dbe:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008dc0:	1ad3      	subs	r3, r2, r3
 8008dc2:	65bb      	str	r3, [r7, #88]	; 0x58
 8008dc4:	e001      	b.n	8008dca <_filter_Start+0x506>
	else
		VAVGDiff = 0;
 8008dc6:	2300      	movs	r3, #0
 8008dc8:	65bb      	str	r3, [r7, #88]	; 0x58
	_FilterData(Previous_VAVGDiff) = VAVGDiff;
 8008dca:	4a25      	ldr	r2, [pc, #148]	; (8008e60 <_filter_Start+0x59c>)
 8008dcc:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8008dce:	6753      	str	r3, [r2, #116]	; 0x74

	if(SuspicuousRangingZone==0)
 8008dd0:	f8b7 3088 	ldrh.w	r3, [r7, #136]	; 0x88
 8008dd4:	2b00      	cmp	r3, #0
 8008dd6:	d103      	bne.n	8008de0 <_filter_Start+0x51c>
		MAX_VAVGDiff = MAX_VAVGDiff_ROM;
 8008dd8:	4b24      	ldr	r3, [pc, #144]	; (8008e6c <_filter_Start+0x5a8>)
 8008dda:	681b      	ldr	r3, [r3, #0]
 8008ddc:	64fb      	str	r3, [r7, #76]	; 0x4c
 8008dde:	e006      	b.n	8008dee <_filter_Start+0x52a>
	else
		/* In suspicuous area, strengthen the filter */
		MAX_VAVGDiff = MAX_VAVGDiff_ROM / SuspicuousMAX_VAVGDiffRatio;
 8008de0:	4b22      	ldr	r3, [pc, #136]	; (8008e6c <_filter_Start+0x5a8>)
 8008de2:	681a      	ldr	r2, [r3, #0]
 8008de4:	4b22      	ldr	r3, [pc, #136]	; (8008e70 <_filter_Start+0x5ac>)
 8008de6:	681b      	ldr	r3, [r3, #0]
 8008de8:	fbb2 f3f3 	udiv	r3, r2, r3
 8008dec:	64fb      	str	r3, [r7, #76]	; 0x4c

	/* Check the VAVGDiff */
	if (_FilterData(Default_ZeroVal) > _FilterData(NoDelay_ZeroVal))
 8008dee:	4b1c      	ldr	r3, [pc, #112]	; (8008e60 <_filter_Start+0x59c>)
 8008df0:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 8008df2:	4b1b      	ldr	r3, [pc, #108]	; (8008e60 <_filter_Start+0x59c>)
 8008df4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8008df6:	429a      	cmp	r2, r3
 8008df8:	d906      	bls.n	8008e08 <_filter_Start+0x544>
		IdealVAVGDiff = _FilterData(Default_ZeroVal) - _FilterData(NoDelay_ZeroVal);
 8008dfa:	4b19      	ldr	r3, [pc, #100]	; (8008e60 <_filter_Start+0x59c>)
 8008dfc:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 8008dfe:	4b18      	ldr	r3, [pc, #96]	; (8008e60 <_filter_Start+0x59c>)
 8008e00:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8008e02:	1ad3      	subs	r3, r2, r3
 8008e04:	657b      	str	r3, [r7, #84]	; 0x54
 8008e06:	e005      	b.n	8008e14 <_filter_Start+0x550>
	else
		IdealVAVGDiff = _FilterData(NoDelay_ZeroVal) - _FilterData(Default_ZeroVal);
 8008e08:	4b15      	ldr	r3, [pc, #84]	; (8008e60 <_filter_Start+0x59c>)
 8008e0a:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 8008e0c:	4b14      	ldr	r3, [pc, #80]	; (8008e60 <_filter_Start+0x59c>)
 8008e0e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8008e10:	1ad3      	subs	r3, r2, r3
 8008e12:	657b      	str	r3, [r7, #84]	; 0x54
	if (IdealVAVGDiff > MAX_VAVGDiff)
 8008e14:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8008e16:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008e18:	429a      	cmp	r2, r3
 8008e1a:	d904      	bls.n	8008e26 <_filter_Start+0x562>
		MinVAVGDiff = IdealVAVGDiff - MAX_VAVGDiff;
 8008e1c:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8008e1e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008e20:	1ad3      	subs	r3, r2, r3
 8008e22:	653b      	str	r3, [r7, #80]	; 0x50
 8008e24:	e001      	b.n	8008e2a <_filter_Start+0x566>
	else
		MinVAVGDiff = 0;
 8008e26:	2300      	movs	r3, #0
 8008e28:	653b      	str	r3, [r7, #80]	; 0x50
	MaxVAVGDiff = IdealVAVGDiff + MAX_VAVGDiff;
 8008e2a:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8008e2c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008e2e:	4413      	add	r3, r2
 8008e30:	623b      	str	r3, [r7, #32]
	if (VAVGDiff < MinVAVGDiff || VAVGDiff > MaxVAVGDiff) {
 8008e32:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8008e34:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8008e36:	429a      	cmp	r2, r3
 8008e38:	d303      	bcc.n	8008e42 <_filter_Start+0x57e>
 8008e3a:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8008e3c:	6a3b      	ldr	r3, [r7, #32]
 8008e3e:	429a      	cmp	r2, r3
 8008e40:	d906      	bls.n	8008e50 <_filter_Start+0x58c>
		WrapAroundFlag = 1;
 8008e42:	2301      	movs	r3, #1
 8008e44:	f8a7 3086 	strh.w	r3, [r7, #134]	; 0x86
		filterErrorCode = RangingFiltered;
 8008e48:	2310      	movs	r3, #16
 8008e4a:	f8a7 308e 	strh.w	r3, [r7, #142]	; 0x8e
 8008e4e:	e145      	b.n	80090dc <_filter_Start+0x818>
	} else {
		/* Go through filtering check */

		if(_FilterData(MeasurementIndex)<=1)
 8008e50:	4b03      	ldr	r3, [pc, #12]	; (8008e60 <_filter_Start+0x59c>)
 8008e52:	69db      	ldr	r3, [r3, #28]
 8008e54:	2b01      	cmp	r3, #1
 8008e56:	d80d      	bhi.n	8008e74 <_filter_Start+0x5b0>
			/* On measurement after a bypass, uses an increase number of samples */
			StdDevSamplesMinNeeded = MIN_FILTER_STDDEV_SAMPLES_AFTER_FLUSH_OR_BYPASS;
 8008e58:	2305      	movs	r3, #5
 8008e5a:	f8a7 307a 	strh.w	r3, [r7, #122]	; 0x7a
 8008e5e:	e00c      	b.n	8008e7a <_filter_Start+0x5b6>
 8008e60:	20000070 	.word	0x20000070
 8008e64:	0800b5d8 	.word	0x0800b5d8
 8008e68:	0800b5da 	.word	0x0800b5da
 8008e6c:	0800b5dc 	.word	0x0800b5dc
 8008e70:	0800b5e0 	.word	0x0800b5e0
		else
			StdDevSamplesMinNeeded = MIN_FILTER_STDDEV_SAMPLES;
 8008e74:	2303      	movs	r3, #3
 8008e76:	f8a7 307a 	strh.w	r3, [r7, #122]	; 0x7a

		/* StdDevLimit Damper on SNR */
		StdDevLimit = _filter_StdDevDamper(m_rtnAmbientRate, m_rtnSignalRate, StdDevLimitLowLight, StdDevLimitLowLightSNR, StdDevLimitHighLight, StdDevLimitHighLightSNR);
 8008e7a:	4baf      	ldr	r3, [pc, #700]	; (8009138 <_filter_Start+0x874>)
 8008e7c:	6819      	ldr	r1, [r3, #0]
 8008e7e:	4baf      	ldr	r3, [pc, #700]	; (800913c <_filter_Start+0x878>)
 8008e80:	6818      	ldr	r0, [r3, #0]
 8008e82:	4baf      	ldr	r3, [pc, #700]	; (8009140 <_filter_Start+0x87c>)
 8008e84:	681b      	ldr	r3, [r3, #0]
 8008e86:	4aaf      	ldr	r2, [pc, #700]	; (8009144 <_filter_Start+0x880>)
 8008e88:	6812      	ldr	r2, [r2, #0]
 8008e8a:	9201      	str	r2, [sp, #4]
 8008e8c:	9300      	str	r3, [sp, #0]
 8008e8e:	4603      	mov	r3, r0
 8008e90:	460a      	mov	r2, r1
 8008e92:	6879      	ldr	r1, [r7, #4]
 8008e94:	f8d7 00a0 	ldr.w	r0, [r7, #160]	; 0xa0
 8008e98:	f7ff fcda 	bl	8008850 <_filter_StdDevDamper>
 8008e9c:	64b8      	str	r0, [r7, #72]	; 0x48

		/* Standard deviations computations */
		StdDevSamples = 0;
 8008e9e:	2300      	movs	r3, #0
 8008ea0:	f8a7 3078 	strh.w	r3, [r7, #120]	; 0x78
		StdDevDistanceSum = 0;
 8008ea4:	2300      	movs	r3, #0
 8008ea6:	677b      	str	r3, [r7, #116]	; 0x74
		StdDevDistanceMean = 0;
 8008ea8:	2300      	movs	r3, #0
 8008eaa:	673b      	str	r3, [r7, #112]	; 0x70
		StdDevDistance = 0;
 8008eac:	2300      	movs	r3, #0
 8008eae:	66fb      	str	r3, [r7, #108]	; 0x6c
		StdDevRateSum = 0;
 8008eb0:	2300      	movs	r3, #0
 8008eb2:	66bb      	str	r3, [r7, #104]	; 0x68
		StdDevRateMean = 0;
 8008eb4:	2300      	movs	r3, #0
 8008eb6:	667b      	str	r3, [r7, #100]	; 0x64
		StdDevRate = 0;
 8008eb8:	2300      	movs	r3, #0
 8008eba:	663b      	str	r3, [r7, #96]	; 0x60
		for (i = 0; (i < FILTER_NBOF_SAMPLES) && (StdDevSamples < FILTER_STDDEV_SAMPLES); i++) {
 8008ebc:	2300      	movs	r3, #0
 8008ebe:	f8a7 3094 	strh.w	r3, [r7, #148]	; 0x94
 8008ec2:	e029      	b.n	8008f18 <_filter_Start+0x654>
			if (_FilterData(LastTrueRange)[i] != FILTER_INVALID_DISTANCE) {
 8008ec4:	f8b7 3094 	ldrh.w	r3, [r7, #148]	; 0x94
 8008ec8:	4a9f      	ldr	r2, [pc, #636]	; (8009148 <_filter_Start+0x884>)
 8008eca:	3310      	adds	r3, #16
 8008ecc:	005b      	lsls	r3, r3, #1
 8008ece:	4413      	add	r3, r2
 8008ed0:	889b      	ldrh	r3, [r3, #4]
 8008ed2:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8008ed6:	4293      	cmp	r3, r2
 8008ed8:	d019      	beq.n	8008f0e <_filter_Start+0x64a>
				StdDevSamples = (uint16_t) (StdDevSamples + 1);
 8008eda:	f8b7 3078 	ldrh.w	r3, [r7, #120]	; 0x78
 8008ede:	3301      	adds	r3, #1
 8008ee0:	f8a7 3078 	strh.w	r3, [r7, #120]	; 0x78
				StdDevDistanceSum = (uint32_t) (StdDevDistanceSum + _FilterData(LastTrueRange)[i]);
 8008ee4:	f8b7 3094 	ldrh.w	r3, [r7, #148]	; 0x94
 8008ee8:	4a97      	ldr	r2, [pc, #604]	; (8009148 <_filter_Start+0x884>)
 8008eea:	3310      	adds	r3, #16
 8008eec:	005b      	lsls	r3, r3, #1
 8008eee:	4413      	add	r3, r2
 8008ef0:	889b      	ldrh	r3, [r3, #4]
 8008ef2:	461a      	mov	r2, r3
 8008ef4:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8008ef6:	4413      	add	r3, r2
 8008ef8:	677b      	str	r3, [r7, #116]	; 0x74
				StdDevRateSum = (uint32_t) (StdDevRateSum + _FilterData(LastReturnRates)[i]);
 8008efa:	f8b7 3094 	ldrh.w	r3, [r7, #148]	; 0x94
 8008efe:	4a92      	ldr	r2, [pc, #584]	; (8009148 <_filter_Start+0x884>)
 8008f00:	330c      	adds	r3, #12
 8008f02:	009b      	lsls	r3, r3, #2
 8008f04:	4413      	add	r3, r2
 8008f06:	689b      	ldr	r3, [r3, #8]
 8008f08:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8008f0a:	4413      	add	r3, r2
 8008f0c:	66bb      	str	r3, [r7, #104]	; 0x68
		for (i = 0; (i < FILTER_NBOF_SAMPLES) && (StdDevSamples < FILTER_STDDEV_SAMPLES); i++) {
 8008f0e:	f8b7 3094 	ldrh.w	r3, [r7, #148]	; 0x94
 8008f12:	3301      	adds	r3, #1
 8008f14:	f8a7 3094 	strh.w	r3, [r7, #148]	; 0x94
 8008f18:	f8b7 3094 	ldrh.w	r3, [r7, #148]	; 0x94
 8008f1c:	2b09      	cmp	r3, #9
 8008f1e:	d803      	bhi.n	8008f28 <_filter_Start+0x664>
 8008f20:	f8b7 3078 	ldrh.w	r3, [r7, #120]	; 0x78
 8008f24:	2b05      	cmp	r3, #5
 8008f26:	d9cd      	bls.n	8008ec4 <_filter_Start+0x600>
			}
		}
		if (StdDevSamples > 0) {
 8008f28:	f8b7 3078 	ldrh.w	r3, [r7, #120]	; 0x78
 8008f2c:	2b00      	cmp	r3, #0
 8008f2e:	d00b      	beq.n	8008f48 <_filter_Start+0x684>
			StdDevDistanceMean = (uint32_t) (StdDevDistanceSum / StdDevSamples);
 8008f30:	f8b7 3078 	ldrh.w	r3, [r7, #120]	; 0x78
 8008f34:	6f7a      	ldr	r2, [r7, #116]	; 0x74
 8008f36:	fbb2 f3f3 	udiv	r3, r2, r3
 8008f3a:	673b      	str	r3, [r7, #112]	; 0x70
			StdDevRateMean = (uint32_t) (StdDevRateSum / StdDevSamples);
 8008f3c:	f8b7 3078 	ldrh.w	r3, [r7, #120]	; 0x78
 8008f40:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8008f42:	fbb2 f3f3 	udiv	r3, r2, r3
 8008f46:	667b      	str	r3, [r7, #100]	; 0x64
		}
		/* TODO optimize shorten Std dev in aisngle loop computation using sum of x2 - (sum of x)2 */
		StdDevSamples = 0;
 8008f48:	2300      	movs	r3, #0
 8008f4a:	f8a7 3078 	strh.w	r3, [r7, #120]	; 0x78
		StdDevDistanceSum = 0;
 8008f4e:	2300      	movs	r3, #0
 8008f50:	677b      	str	r3, [r7, #116]	; 0x74
		StdDevRateSum = 0;
 8008f52:	2300      	movs	r3, #0
 8008f54:	66bb      	str	r3, [r7, #104]	; 0x68
		for (i = 0; (i < FILTER_NBOF_SAMPLES) && (StdDevSamples < FILTER_STDDEV_SAMPLES); i++) {
 8008f56:	2300      	movs	r3, #0
 8008f58:	f8a7 3094 	strh.w	r3, [r7, #148]	; 0x94
 8008f5c:	e048      	b.n	8008ff0 <_filter_Start+0x72c>
			if (_FilterData(LastTrueRange)[i] != FILTER_INVALID_DISTANCE) {
 8008f5e:	f8b7 3094 	ldrh.w	r3, [r7, #148]	; 0x94
 8008f62:	4a79      	ldr	r2, [pc, #484]	; (8009148 <_filter_Start+0x884>)
 8008f64:	3310      	adds	r3, #16
 8008f66:	005b      	lsls	r3, r3, #1
 8008f68:	4413      	add	r3, r2
 8008f6a:	889b      	ldrh	r3, [r3, #4]
 8008f6c:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8008f70:	4293      	cmp	r3, r2
 8008f72:	d038      	beq.n	8008fe6 <_filter_Start+0x722>
				StdDevSamples = (uint16_t) (StdDevSamples + 1);
 8008f74:	f8b7 3078 	ldrh.w	r3, [r7, #120]	; 0x78
 8008f78:	3301      	adds	r3, #1
 8008f7a:	f8a7 3078 	strh.w	r3, [r7, #120]	; 0x78
				StdDevDistanceSum = (uint32_t) (StdDevDistanceSum +
									(int)(_FilterData(LastTrueRange)[i] -
 8008f7e:	f8b7 3094 	ldrh.w	r3, [r7, #148]	; 0x94
 8008f82:	4a71      	ldr	r2, [pc, #452]	; (8009148 <_filter_Start+0x884>)
 8008f84:	3310      	adds	r3, #16
 8008f86:	005b      	lsls	r3, r3, #1
 8008f88:	4413      	add	r3, r2
 8008f8a:	889b      	ldrh	r3, [r3, #4]
 8008f8c:	461a      	mov	r2, r3
 8008f8e:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8008f90:	1ad3      	subs	r3, r2, r3
 8008f92:	4619      	mov	r1, r3
											StdDevDistanceMean) *
											(int) (_FilterData(LastTrueRange)[i] -
 8008f94:	f8b7 3094 	ldrh.w	r3, [r7, #148]	; 0x94
 8008f98:	4a6b      	ldr	r2, [pc, #428]	; (8009148 <_filter_Start+0x884>)
 8008f9a:	3310      	adds	r3, #16
 8008f9c:	005b      	lsls	r3, r3, #1
 8008f9e:	4413      	add	r3, r2
 8008fa0:	889b      	ldrh	r3, [r3, #4]
 8008fa2:	461a      	mov	r2, r3
 8008fa4:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8008fa6:	1ad3      	subs	r3, r2, r3
											StdDevDistanceMean) *
 8008fa8:	fb01 f303 	mul.w	r3, r1, r3
 8008fac:	461a      	mov	r2, r3
				StdDevDistanceSum = (uint32_t) (StdDevDistanceSum +
 8008fae:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8008fb0:	4413      	add	r3, r2
 8008fb2:	677b      	str	r3, [r7, #116]	; 0x74
													StdDevDistanceMean));
				StdDevRateSum = (uint32_t) (StdDevRateSum +
									(int) (_FilterData(LastReturnRates)[i] -
 8008fb4:	f8b7 3094 	ldrh.w	r3, [r7, #148]	; 0x94
 8008fb8:	4a63      	ldr	r2, [pc, #396]	; (8009148 <_filter_Start+0x884>)
 8008fba:	330c      	adds	r3, #12
 8008fbc:	009b      	lsls	r3, r3, #2
 8008fbe:	4413      	add	r3, r2
 8008fc0:	689a      	ldr	r2, [r3, #8]
 8008fc2:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8008fc4:	1ad3      	subs	r3, r2, r3
 8008fc6:	4619      	mov	r1, r3
											StdDevRateMean) *
											(int) (_FilterData(LastReturnRates)[i] -
 8008fc8:	f8b7 3094 	ldrh.w	r3, [r7, #148]	; 0x94
 8008fcc:	4a5e      	ldr	r2, [pc, #376]	; (8009148 <_filter_Start+0x884>)
 8008fce:	330c      	adds	r3, #12
 8008fd0:	009b      	lsls	r3, r3, #2
 8008fd2:	4413      	add	r3, r2
 8008fd4:	689a      	ldr	r2, [r3, #8]
 8008fd6:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8008fd8:	1ad3      	subs	r3, r2, r3
											StdDevRateMean) *
 8008fda:	fb01 f303 	mul.w	r3, r1, r3
 8008fde:	461a      	mov	r2, r3
				StdDevRateSum = (uint32_t) (StdDevRateSum +
 8008fe0:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8008fe2:	4413      	add	r3, r2
 8008fe4:	66bb      	str	r3, [r7, #104]	; 0x68
		for (i = 0; (i < FILTER_NBOF_SAMPLES) && (StdDevSamples < FILTER_STDDEV_SAMPLES); i++) {
 8008fe6:	f8b7 3094 	ldrh.w	r3, [r7, #148]	; 0x94
 8008fea:	3301      	adds	r3, #1
 8008fec:	f8a7 3094 	strh.w	r3, [r7, #148]	; 0x94
 8008ff0:	f8b7 3094 	ldrh.w	r3, [r7, #148]	; 0x94
 8008ff4:	2b09      	cmp	r3, #9
 8008ff6:	d803      	bhi.n	8009000 <_filter_Start+0x73c>
 8008ff8:	f8b7 3078 	ldrh.w	r3, [r7, #120]	; 0x78
 8008ffc:	2b05      	cmp	r3, #5
 8008ffe:	d9ae      	bls.n	8008f5e <_filter_Start+0x69a>
													StdDevRateMean));
			}
		}
		if (StdDevSamples >= StdDevSamplesMinNeeded) {
 8009000:	f8b7 2078 	ldrh.w	r2, [r7, #120]	; 0x78
 8009004:	f8b7 307a 	ldrh.w	r3, [r7, #122]	; 0x7a
 8009008:	429a      	cmp	r2, r3
 800900a:	d30e      	bcc.n	800902a <_filter_Start+0x766>
			StdDevDistance = (uint16_t) (StdDevDistanceSum / StdDevSamples);
 800900c:	f8b7 3078 	ldrh.w	r3, [r7, #120]	; 0x78
 8009010:	6f7a      	ldr	r2, [r7, #116]	; 0x74
 8009012:	fbb2 f3f3 	udiv	r3, r2, r3
 8009016:	b29b      	uxth	r3, r3
 8009018:	66fb      	str	r3, [r7, #108]	; 0x6c
			StdDevRate = (uint16_t) (StdDevRateSum / StdDevSamples);
 800901a:	f8b7 3078 	ldrh.w	r3, [r7, #120]	; 0x78
 800901e:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8009020:	fbb2 f3f3 	udiv	r3, r2, r3
 8009024:	b29b      	uxth	r3, r3
 8009026:	663b      	str	r3, [r7, #96]	; 0x60
 8009028:	e003      	b.n	8009032 <_filter_Start+0x76e>
		} else {
			StdDevDistance = 0;
 800902a:	2300      	movs	r3, #0
 800902c:	66fb      	str	r3, [r7, #108]	; 0x6c
			StdDevRate = 0;
 800902e:	2300      	movs	r3, #0
 8009030:	663b      	str	r3, [r7, #96]	; 0x60
		}

		/* Check Return rate standard deviation */
		if (StdDevRate < StdDevMovingTargetStdDevLimit) {
 8009032:	4b46      	ldr	r3, [pc, #280]	; (800914c <_filter_Start+0x888>)
 8009034:	681b      	ldr	r3, [r3, #0]
 8009036:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8009038:	429a      	cmp	r2, r3
 800903a:	d249      	bcs.n	80090d0 <_filter_Start+0x80c>
			if (StdDevSamples < StdDevSamplesMinNeeded) {
 800903c:	f8b7 2078 	ldrh.w	r2, [r7, #120]	; 0x78
 8009040:	f8b7 307a 	ldrh.w	r3, [r7, #122]	; 0x7a
 8009044:	429a      	cmp	r2, r3
 8009046:	d203      	bcs.n	8009050 <_filter_Start+0x78c>
				//m_newTrueRange_mm = MaxOrInvalidDistance;
				filterErrorCode = RangingFiltered;
 8009048:	2310      	movs	r3, #16
 800904a:	f8a7 308e 	strh.w	r3, [r7, #142]	; 0x8e
 800904e:	e045      	b.n	80090dc <_filter_Start+0x818>
			} else {
				/* Check distance standard deviation */
				if (StdDevRate < StdDevMovingTargetReturnRateLimit)
 8009050:	4b3f      	ldr	r3, [pc, #252]	; (8009150 <_filter_Start+0x88c>)
 8009052:	681b      	ldr	r3, [r3, #0]
 8009054:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8009056:	429a      	cmp	r2, r3
 8009058:	d20e      	bcs.n	8009078 <_filter_Start+0x7b4>
					StdDevLimitWithTargetMove = StdDevLimit +
						(((StdDevMovingTargetStdDevForReturnRateLimit -
 800905a:	4b3e      	ldr	r3, [pc, #248]	; (8009154 <_filter_Start+0x890>)
 800905c:	681a      	ldr	r2, [r3, #0]
 800905e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8009060:	1ad3      	subs	r3, r2, r3
							StdDevLimit) * StdDevRate) /
 8009062:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8009064:	fb03 f202 	mul.w	r2, r3, r2
 8009068:	4b39      	ldr	r3, [pc, #228]	; (8009150 <_filter_Start+0x88c>)
 800906a:	681b      	ldr	r3, [r3, #0]
 800906c:	fbb2 f3f3 	udiv	r3, r2, r3
					StdDevLimitWithTargetMove = StdDevLimit +
 8009070:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8009072:	4413      	add	r3, r2
 8009074:	65fb      	str	r3, [r7, #92]	; 0x5c
 8009076:	e002      	b.n	800907e <_filter_Start+0x7ba>
							StdDevMovingTargetReturnRateLimit);
				else
					StdDevLimitWithTargetMove = StdDevMovingTargetStdDevForReturnRateLimit;
 8009078:	4b36      	ldr	r3, [pc, #216]	; (8009154 <_filter_Start+0x890>)
 800907a:	681b      	ldr	r3, [r3, #0]
 800907c:	65fb      	str	r3, [r7, #92]	; 0x5c

				if(_FilterData(filterError)==NoError){
 800907e:	4b32      	ldr	r3, [pc, #200]	; (8009148 <_filter_Start+0x884>)
 8009080:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8009082:	2b00      	cmp	r3, #0
 8009084:	d105      	bne.n	8009092 <_filter_Start+0x7ce>
					/* No wrapAround detected yet, so relax constraints on the std dev */
					StdDevLimitWithTargetMove = StdDevLimitWithTargetMove * StdDevNoWrapDetectedMultiplier;
 8009086:	4b34      	ldr	r3, [pc, #208]	; (8009158 <_filter_Start+0x894>)
 8009088:	681a      	ldr	r2, [r3, #0]
 800908a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800908c:	fb02 f303 	mul.w	r3, r2, r3
 8009090:	65fb      	str	r3, [r7, #92]	; 0x5c
				}

				if (((StdDevDistance * StdDevHighConfidenceSNRLimit) < StdDevLimit) && (StdDevSamples>=FILTER_STDDEV_SAMPLES)) {
 8009092:	4b32      	ldr	r3, [pc, #200]	; (800915c <_filter_Start+0x898>)
 8009094:	681b      	ldr	r3, [r3, #0]
 8009096:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8009098:	fb02 f303 	mul.w	r3, r2, r3
 800909c:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800909e:	429a      	cmp	r2, r3
 80090a0:	d907      	bls.n	80090b2 <_filter_Start+0x7ee>
 80090a2:	f8b7 3078 	ldrh.w	r3, [r7, #120]	; 0x78
 80090a6:	2b05      	cmp	r3, #5
 80090a8:	d903      	bls.n	80090b2 <_filter_Start+0x7ee>
					NoWrapAroundHighConfidenceFlag = 1;
 80090aa:	2301      	movs	r3, #1
 80090ac:	f8a7 3082 	strh.w	r3, [r7, #130]	; 0x82
 80090b0:	e014      	b.n	80090dc <_filter_Start+0x818>
				} else {
					if (StdDevDistance < StdDevLimitWithTargetMove) {
 80090b2:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 80090b4:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80090b6:	429a      	cmp	r2, r3
 80090b8:	d203      	bcs.n	80090c2 <_filter_Start+0x7fe>
							NoWrapAroundFlag = 1;
 80090ba:	2301      	movs	r3, #1
 80090bc:	f8a7 3084 	strh.w	r3, [r7, #132]	; 0x84
 80090c0:	e00c      	b.n	80090dc <_filter_Start+0x818>
						} else {
						WrapAroundFlag = 1;
 80090c2:	2301      	movs	r3, #1
 80090c4:	f8a7 3086 	strh.w	r3, [r7, #134]	; 0x86
						filterErrorCode = RangingFiltered;
 80090c8:	2310      	movs	r3, #16
 80090ca:	f8a7 308e 	strh.w	r3, [r7, #142]	; 0x8e
 80090ce:	e005      	b.n	80090dc <_filter_Start+0x818>
					}
				}
			}
		} else {
			/* Target moving too fast */
			WrapAroundFlag = 1;
 80090d0:	2301      	movs	r3, #1
 80090d2:	f8a7 3086 	strh.w	r3, [r7, #134]	; 0x86
			filterErrorCode = RangingFiltered;
 80090d6:	2310      	movs	r3, #16
 80090d8:	f8a7 308e 	strh.w	r3, [r7, #142]	; 0x8e
		}
	}

	if (ValidDistance == 0) {
 80090dc:	f8b7 308a 	ldrh.w	r3, [r7, #138]	; 0x8a
 80090e0:	2b00      	cmp	r3, #0
 80090e2:	d10d      	bne.n	8009100 <_filter_Start+0x83c>
		/* In case of invalid distance */
		if (_FilterData(StdFilteredReads) > 0)
 80090e4:	4b18      	ldr	r3, [pc, #96]	; (8009148 <_filter_Start+0x884>)
 80090e6:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 80090ea:	2b00      	cmp	r3, #0
 80090ec:	d067      	beq.n	80091be <_filter_Start+0x8fa>
			_FilterData(StdFilteredReads) = (uint16_t) (_FilterData(StdFilteredReads) - 1);
 80090ee:	4b16      	ldr	r3, [pc, #88]	; (8009148 <_filter_Start+0x884>)
 80090f0:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 80090f4:	3b01      	subs	r3, #1
 80090f6:	b29a      	uxth	r2, r3
 80090f8:	4b13      	ldr	r3, [pc, #76]	; (8009148 <_filter_Start+0x884>)
 80090fa:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 80090fe:	e05e      	b.n	80091be <_filter_Start+0x8fa>
	} else {
		if (WrapAroundFlag == 1) {
 8009100:	f8b7 3086 	ldrh.w	r3, [r7, #134]	; 0x86
 8009104:	2b01      	cmp	r3, #1
 8009106:	d12f      	bne.n	8009168 <_filter_Start+0x8a4>
			_FilterData(StdFilteredReads) = (uint16_t) (_FilterData(StdFilteredReads) +
 8009108:	4b0f      	ldr	r3, [pc, #60]	; (8009148 <_filter_Start+0x884>)
 800910a:	f8b3 2060 	ldrh.w	r2, [r3, #96]	; 0x60
 800910e:	4b14      	ldr	r3, [pc, #80]	; (8009160 <_filter_Start+0x89c>)
 8009110:	881b      	ldrh	r3, [r3, #0]
 8009112:	4413      	add	r3, r2
 8009114:	b29a      	uxth	r2, r3
 8009116:	4b0c      	ldr	r3, [pc, #48]	; (8009148 <_filter_Start+0x884>)
 8009118:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
											StdFilteredReadsIncrement);
			if (_FilterData(StdFilteredReads) > StdMaxFilteredReads)
 800911c:	4b0a      	ldr	r3, [pc, #40]	; (8009148 <_filter_Start+0x884>)
 800911e:	f8b3 2060 	ldrh.w	r2, [r3, #96]	; 0x60
 8009122:	4b10      	ldr	r3, [pc, #64]	; (8009164 <_filter_Start+0x8a0>)
 8009124:	881b      	ldrh	r3, [r3, #0]
 8009126:	429a      	cmp	r2, r3
 8009128:	d949      	bls.n	80091be <_filter_Start+0x8fa>
				_FilterData(StdFilteredReads) = StdMaxFilteredReads;
 800912a:	4b0e      	ldr	r3, [pc, #56]	; (8009164 <_filter_Start+0x8a0>)
 800912c:	881a      	ldrh	r2, [r3, #0]
 800912e:	4b06      	ldr	r3, [pc, #24]	; (8009148 <_filter_Start+0x884>)
 8009130:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 8009134:	e043      	b.n	80091be <_filter_Start+0x8fa>
 8009136:	bf00      	nop
 8009138:	0800b5e4 	.word	0x0800b5e4
 800913c:	0800b5e8 	.word	0x0800b5e8
 8009140:	0800b5ec 	.word	0x0800b5ec
 8009144:	0800b5f0 	.word	0x0800b5f0
 8009148:	20000070 	.word	0x20000070
 800914c:	0800b5f4 	.word	0x0800b5f4
 8009150:	0800b5f8 	.word	0x0800b5f8
 8009154:	0800b5fc 	.word	0x0800b5fc
 8009158:	0800b600 	.word	0x0800b600
 800915c:	0800b604 	.word	0x0800b604
 8009160:	0800b608 	.word	0x0800b608
 8009164:	0800b60a 	.word	0x0800b60a
		} else {
			if (NoWrapAroundFlag == 1) {
 8009168:	f8b7 3084 	ldrh.w	r3, [r7, #132]	; 0x84
 800916c:	2b01      	cmp	r3, #1
 800916e:	d11e      	bne.n	80091ae <_filter_Start+0x8ea>
				if (_FilterData(StdFilteredReads) > 0) {
 8009170:	4b34      	ldr	r3, [pc, #208]	; (8009244 <_filter_Start+0x980>)
 8009172:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 8009176:	2b00      	cmp	r3, #0
 8009178:	d021      	beq.n	80091be <_filter_Start+0x8fa>
					filterErrorCode = RangingFiltered;
 800917a:	2310      	movs	r3, #16
 800917c:	f8a7 308e 	strh.w	r3, [r7, #142]	; 0x8e
					if (_FilterData(StdFilteredReads) > StdFilteredReadsDecrement)
 8009180:	4b30      	ldr	r3, [pc, #192]	; (8009244 <_filter_Start+0x980>)
 8009182:	f8b3 2060 	ldrh.w	r2, [r3, #96]	; 0x60
 8009186:	4b30      	ldr	r3, [pc, #192]	; (8009248 <_filter_Start+0x984>)
 8009188:	881b      	ldrh	r3, [r3, #0]
 800918a:	429a      	cmp	r2, r3
 800918c:	d90a      	bls.n	80091a4 <_filter_Start+0x8e0>
						_FilterData(StdFilteredReads) = (uint16_t) (_FilterData(StdFilteredReads) -
 800918e:	4b2d      	ldr	r3, [pc, #180]	; (8009244 <_filter_Start+0x980>)
 8009190:	f8b3 2060 	ldrh.w	r2, [r3, #96]	; 0x60
 8009194:	4b2c      	ldr	r3, [pc, #176]	; (8009248 <_filter_Start+0x984>)
 8009196:	881b      	ldrh	r3, [r3, #0]
 8009198:	1ad3      	subs	r3, r2, r3
 800919a:	b29a      	uxth	r2, r3
 800919c:	4b29      	ldr	r3, [pc, #164]	; (8009244 <_filter_Start+0x980>)
 800919e:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 80091a2:	e00c      	b.n	80091be <_filter_Start+0x8fa>
														StdFilteredReadsDecrement);
					else
						_FilterData(StdFilteredReads) = 0;
 80091a4:	4b27      	ldr	r3, [pc, #156]	; (8009244 <_filter_Start+0x980>)
 80091a6:	2200      	movs	r2, #0
 80091a8:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 80091ac:	e007      	b.n	80091be <_filter_Start+0x8fa>
				}
			} else {
				if (NoWrapAroundHighConfidenceFlag == 1) {
 80091ae:	f8b7 3082 	ldrh.w	r3, [r7, #130]	; 0x82
 80091b2:	2b01      	cmp	r3, #1
 80091b4:	d103      	bne.n	80091be <_filter_Start+0x8fa>
					_FilterData(StdFilteredReads) = 0;
 80091b6:	4b23      	ldr	r3, [pc, #140]	; (8009244 <_filter_Start+0x980>)
 80091b8:	2200      	movs	r2, #0
 80091ba:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
	}

	/* If we detect a change from no Error to RangingFilteringOnGoing, then it means that
	 * the filter detected a change in te scene, so discard all previous measurements.
	 */
	if((_FilterData(filterError) == NoError) && (filterErrorCode!=NoError)) {
 80091be:	4b21      	ldr	r3, [pc, #132]	; (8009244 <_filter_Start+0x980>)
 80091c0:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80091c2:	2b00      	cmp	r3, #0
 80091c4:	d121      	bne.n	800920a <_filter_Start+0x946>
 80091c6:	f8b7 308e 	ldrh.w	r3, [r7, #142]	; 0x8e
 80091ca:	2b00      	cmp	r3, #0
 80091cc:	d01d      	beq.n	800920a <_filter_Start+0x946>
		for (i = 1; i < FILTER_NBOF_SAMPLES; i++) {
 80091ce:	2301      	movs	r3, #1
 80091d0:	f8a7 3094 	strh.w	r3, [r7, #148]	; 0x94
 80091d4:	e015      	b.n	8009202 <_filter_Start+0x93e>
			_FilterData(LastTrueRange)[i] = FILTER_INVALID_DISTANCE;
 80091d6:	f8b7 3094 	ldrh.w	r3, [r7, #148]	; 0x94
 80091da:	4a1a      	ldr	r2, [pc, #104]	; (8009244 <_filter_Start+0x980>)
 80091dc:	3310      	adds	r3, #16
 80091de:	005b      	lsls	r3, r3, #1
 80091e0:	4413      	add	r3, r2
 80091e2:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80091e6:	809a      	strh	r2, [r3, #4]
			_FilterData(LastReturnRates)[i] = 0;
 80091e8:	f8b7 3094 	ldrh.w	r3, [r7, #148]	; 0x94
 80091ec:	4a15      	ldr	r2, [pc, #84]	; (8009244 <_filter_Start+0x980>)
 80091ee:	330c      	adds	r3, #12
 80091f0:	009b      	lsls	r3, r3, #2
 80091f2:	4413      	add	r3, r2
 80091f4:	2200      	movs	r2, #0
 80091f6:	609a      	str	r2, [r3, #8]
		for (i = 1; i < FILTER_NBOF_SAMPLES; i++) {
 80091f8:	f8b7 3094 	ldrh.w	r3, [r7, #148]	; 0x94
 80091fc:	3301      	adds	r3, #1
 80091fe:	f8a7 3094 	strh.w	r3, [r7, #148]	; 0x94
 8009202:	f8b7 3094 	ldrh.w	r3, [r7, #148]	; 0x94
 8009206:	2b09      	cmp	r3, #9
 8009208:	d9e5      	bls.n	80091d6 <_filter_Start+0x912>
		}
	}

	/* Update filter error code */
	_FilterData(filterError) = filterErrorCode;
 800920a:	f8b7 308e 	ldrh.w	r3, [r7, #142]	; 0x8e
 800920e:	4a0d      	ldr	r2, [pc, #52]	; (8009244 <_filter_Start+0x980>)
 8009210:	67d3      	str	r3, [r2, #124]	; 0x7c

	/* Update reported range */
	if(filterErrorCode==RangingFiltered)
 8009212:	f8b7 308e 	ldrh.w	r3, [r7, #142]	; 0x8e
 8009216:	2b10      	cmp	r3, #16
 8009218:	d102      	bne.n	8009220 <_filter_Start+0x95c>
		m_newTrueRange_mm = MaxOrInvalidDistance; /* Set to invalid distance */
 800921a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800921c:	f8a7 3096 	strh.w	r3, [r7, #150]	; 0x96

	return m_newTrueRange_mm;
 8009220:	f8b7 3096 	ldrh.w	r3, [r7, #150]	; 0x96
 8009224:	e00a      	b.n	800923c <_filter_Start+0x978>
		goto done_err;
 8009226:	bf00      	nop
 8009228:	e006      	b.n	8009238 <_filter_Start+0x974>
		goto done_err;
 800922a:	bf00      	nop
 800922c:	e004      	b.n	8009238 <_filter_Start+0x974>
		goto done_err;
 800922e:	bf00      	nop
 8009230:	e002      	b.n	8009238 <_filter_Start+0x974>
				goto done_err;
 8009232:	bf00      	nop
 8009234:	e000      	b.n	8009238 <_filter_Start+0x974>
			goto done_err;
 8009236:	bf00      	nop
done_err:
	return -1;
 8009238:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff

#undef MaxOrInvalidDistance
}
 800923c:	4618      	mov	r0, r3
 800923e:	3798      	adds	r7, #152	; 0x98
 8009240:	46bd      	mov	sp, r7
 8009242:	bd80      	pop	{r7, pc}
 8009244:	20000070 	.word	0x20000070
 8009248:	0800b60c 	.word	0x0800b60c

0800924c <_filter_GetResult>:

//=============================================================================
static int _filter_GetResult(VL6180xDev_t dev, VL6180x_RangeData_t *pRangeData)
{
 800924c:	b5b0      	push	{r4, r5, r7, lr}
 800924e:	b08a      	sub	sp, #40	; 0x28
 8009250:	af02      	add	r7, sp, #8
 8009252:	4603      	mov	r3, r0
 8009254:	6039      	str	r1, [r7, #0]
 8009256:	71fb      	strb	r3, [r7, #7]
	uint32_t m_rawRange_mm = 0;
 8009258:	2300      	movs	r3, #0
 800925a:	61bb      	str	r3, [r7, #24]
	int32_t  FilteredRange;
	const uint8_t scaler = _GetUpscale(dev);
 800925c:	4b23      	ldr	r3, [pc, #140]	; (80092ec <_filter_GetResult+0xa0>)
 800925e:	7e1b      	ldrb	r3, [r3, #24]
 8009260:	75fb      	strb	r3, [r7, #23]
	uint8_t u8;
	int status;

	do {
		status = VL6180x_GetCachedByte(dev, RESULT_RANGE_RAW, &u8);
 8009262:	f107 030f 	add.w	r3, r7, #15
 8009266:	461a      	mov	r2, r3
 8009268:	2164      	movs	r1, #100	; 0x64
 800926a:	2052      	movs	r0, #82	; 0x52
 800926c:	f7fc ff0e 	bl	800608c <i2c1_ReadReg16Byte>
 8009270:	61f8      	str	r0, [r7, #28]
		if (status) {
 8009272:	69fb      	ldr	r3, [r7, #28]
 8009274:	2b00      	cmp	r3, #0
 8009276:	d133      	bne.n	80092e0 <_filter_GetResult+0x94>
		    //VL6180x_ErrLog("RESULT_RANGE_RAW rd fail");
		    break;
		}
		m_rawRange_mm = u8;
 8009278:	7bfb      	ldrb	r3, [r7, #15]
 800927a:	61bb      	str	r3, [r7, #24]

		FilteredRange = _filter_Start(dev, pRangeData->range_mm, (m_rawRange_mm * scaler), pRangeData->rtnRate, pRangeData->rtnAmbRate, pRangeData->errorStatus);
 800927c:	683b      	ldr	r3, [r7, #0]
 800927e:	681b      	ldr	r3, [r3, #0]
 8009280:	b299      	uxth	r1, r3
 8009282:	7dfb      	ldrb	r3, [r7, #23]
 8009284:	b29b      	uxth	r3, r3
 8009286:	69ba      	ldr	r2, [r7, #24]
 8009288:	b292      	uxth	r2, r2
 800928a:	fb02 f303 	mul.w	r3, r2, r3
 800928e:	b29c      	uxth	r4, r3
 8009290:	683b      	ldr	r3, [r7, #0]
 8009292:	691d      	ldr	r5, [r3, #16]
 8009294:	683b      	ldr	r3, [r7, #0]
 8009296:	68db      	ldr	r3, [r3, #12]
 8009298:	683a      	ldr	r2, [r7, #0]
 800929a:	6892      	ldr	r2, [r2, #8]
 800929c:	b292      	uxth	r2, r2
 800929e:	79f8      	ldrb	r0, [r7, #7]
 80092a0:	9201      	str	r2, [sp, #4]
 80092a2:	9300      	str	r3, [sp, #0]
 80092a4:	462b      	mov	r3, r5
 80092a6:	4622      	mov	r2, r4
 80092a8:	f7ff fb0c 	bl	80088c4 <_filter_Start>
 80092ac:	6138      	str	r0, [r7, #16]
		if (FilteredRange < 0) {
 80092ae:	693b      	ldr	r3, [r7, #16]
 80092b0:	2b00      	cmp	r3, #0
 80092b2:	da03      	bge.n	80092bc <_filter_GetResult+0x70>
		    status = -1;
 80092b4:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80092b8:	61fb      	str	r3, [r7, #28]
		    break;
 80092ba:	e012      	b.n	80092e2 <_filter_GetResult+0x96>
		}
		pRangeData->FilteredData.range_mm = FilteredRange;
 80092bc:	693b      	ldr	r3, [r7, #16]
 80092be:	b29a      	uxth	r2, r3
 80092c0:	683b      	ldr	r3, [r7, #0]
 80092c2:	841a      	strh	r2, [r3, #32]
		pRangeData->FilteredData.rawRange_mm = m_rawRange_mm * scaler;
 80092c4:	7dfb      	ldrb	r3, [r7, #23]
 80092c6:	b29b      	uxth	r3, r3
 80092c8:	69ba      	ldr	r2, [r7, #24]
 80092ca:	b292      	uxth	r2, r2
 80092cc:	fb02 f303 	mul.w	r3, r2, r3
 80092d0:	b29a      	uxth	r2, r3
 80092d2:	683b      	ldr	r3, [r7, #0]
 80092d4:	845a      	strh	r2, [r3, #34]	; 0x22
		pRangeData->FilteredData.filterError= _FilterData(filterError);
 80092d6:	4b05      	ldr	r3, [pc, #20]	; (80092ec <_filter_GetResult+0xa0>)
 80092d8:	6fda      	ldr	r2, [r3, #124]	; 0x7c
 80092da:	683b      	ldr	r3, [r7, #0]
 80092dc:	625a      	str	r2, [r3, #36]	; 0x24
 80092de:	e000      	b.n	80092e2 <_filter_GetResult+0x96>
		    break;
 80092e0:	bf00      	nop
	} while (0);
	return status;
 80092e2:	69fb      	ldr	r3, [r7, #28]
}
 80092e4:	4618      	mov	r0, r3
 80092e6:	3720      	adds	r7, #32
 80092e8:	46bd      	mov	sp, r7
 80092ea:	bdb0      	pop	{r4, r5, r7, pc}
 80092ec:	20000070 	.word	0x20000070

080092f0 <_GetRateResult>:
#endif /* VL6180x_WRAP_AROUND_FILTER_SUPPORT */

#ifdef VL6180x_HAVE_RATE_DATA
//=============================================================================
static int _GetRateResult(VL6180xDev_t dev, VL6180x_RangeData_t *pRangeData)
{
 80092f0:	b580      	push	{r7, lr}
 80092f2:	b08c      	sub	sp, #48	; 0x30
 80092f4:	af00      	add	r7, sp, #0
 80092f6:	4603      	mov	r3, r0
 80092f8:	6039      	str	r1, [r7, #0]
 80092fa:	71fb      	strb	r3, [r7, #7]
	uint32_t m_rtnConvTime = 0;
 80092fc:	2300      	movs	r3, #0
 80092fe:	617b      	str	r3, [r7, #20]
	uint32_t m_rtnSignalRate = 0;
 8009300:	2300      	movs	r3, #0
 8009302:	627b      	str	r3, [r7, #36]	; 0x24
	uint32_t m_rtnAmbientRate = 0;
 8009304:	2300      	movs	r3, #0
 8009306:	623b      	str	r3, [r7, #32]
	uint32_t m_rtnSignalCount = 0;
 8009308:	2300      	movs	r3, #0
 800930a:	613b      	str	r3, [r7, #16]
	uint32_t m_rtnAmbientCount = 0;
 800930c:	2300      	movs	r3, #0
 800930e:	60fb      	str	r3, [r7, #12]
	uint32_t m_refConvTime = 0;
 8009310:	2300      	movs	r3, #0
 8009312:	60bb      	str	r3, [r7, #8]
	uint32_t cRtnSignalCountMax = 0x7FFFFFFF;
 8009314:	f06f 4300 	mvn.w	r3, #2147483648	; 0x80000000
 8009318:	61fb      	str	r3, [r7, #28]
	uint32_t cDllPeriods = 6;
 800931a:	2306      	movs	r3, #6
 800931c:	61bb      	str	r3, [r7, #24]
	uint32_t calcConvTime = 0;
 800931e:	2300      	movs	r3, #0
 8009320:	62fb      	str	r3, [r7, #44]	; 0x2c

	int status;

	do {
		status = VL6180x_GetCachedDWord(dev, RESULT_RANGE_RETURN_SIGNAL_COUNT, &m_rtnSignalCount);
 8009322:	f107 0310 	add.w	r3, r7, #16
 8009326:	461a      	mov	r2, r3
 8009328:	216c      	movs	r1, #108	; 0x6c
 800932a:	2052      	movs	r0, #82	; 0x52
 800932c:	f7fc ff22 	bl	8006174 <i2c1_ReadReg16Word32>
 8009330:	62b8      	str	r0, [r7, #40]	; 0x28
		if (status) {
 8009332:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009334:	2b00      	cmp	r3, #0
 8009336:	d156      	bne.n	80093e6 <_GetRateResult+0xf6>
			//VL6180x_ErrLog("RESULT_RANGE_RETURN_SIGNAL_COUNT rd fail");
			break;
		}
		if (m_rtnSignalCount > cRtnSignalCountMax) {
 8009338:	693b      	ldr	r3, [r7, #16]
 800933a:	69fa      	ldr	r2, [r7, #28]
 800933c:	429a      	cmp	r2, r3
 800933e:	d201      	bcs.n	8009344 <_GetRateResult+0x54>
			m_rtnSignalCount = 0;
 8009340:	2300      	movs	r3, #0
 8009342:	613b      	str	r3, [r7, #16]
		}

		status = VL6180x_GetCachedDWord(dev, RESULT_RANGE_RETURN_AMB_COUNT, &m_rtnAmbientCount);
 8009344:	f107 030c 	add.w	r3, r7, #12
 8009348:	461a      	mov	r2, r3
 800934a:	2174      	movs	r1, #116	; 0x74
 800934c:	2052      	movs	r0, #82	; 0x52
 800934e:	f7fc ff11 	bl	8006174 <i2c1_ReadReg16Word32>
 8009352:	62b8      	str	r0, [r7, #40]	; 0x28
		if (status) {
 8009354:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009356:	2b00      	cmp	r3, #0
 8009358:	d147      	bne.n	80093ea <_GetRateResult+0xfa>
			//VL6180x_ErrLog("RESULT_RANGE_RETURN_AMB_COUNTrd fail");
			break;
		}


		status = VL6180x_GetCachedDWord(dev, RESULT_RANGE_RETURN_CONV_TIME, &m_rtnConvTime);
 800935a:	f107 0314 	add.w	r3, r7, #20
 800935e:	461a      	mov	r2, r3
 8009360:	217c      	movs	r1, #124	; 0x7c
 8009362:	2052      	movs	r0, #82	; 0x52
 8009364:	f7fc ff06 	bl	8006174 <i2c1_ReadReg16Word32>
 8009368:	62b8      	str	r0, [r7, #40]	; 0x28
		if (status) {
 800936a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800936c:	2b00      	cmp	r3, #0
 800936e:	d13e      	bne.n	80093ee <_GetRateResult+0xfe>
			//VL6180x_ErrLog("RESULT_RANGE_RETURN_CONV_TIME rd fail");
			break;
		}

		status = VL6180x_GetCachedDWord(dev, RESULT_RANGE_REFERENCE_CONV_TIME, &m_refConvTime);
 8009370:	f107 0308 	add.w	r3, r7, #8
 8009374:	461a      	mov	r2, r3
 8009376:	2180      	movs	r1, #128	; 0x80
 8009378:	2052      	movs	r0, #82	; 0x52
 800937a:	f7fc fefb 	bl	8006174 <i2c1_ReadReg16Word32>
 800937e:	62b8      	str	r0, [r7, #40]	; 0x28
		if (status) {
 8009380:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009382:	2b00      	cmp	r3, #0
 8009384:	d135      	bne.n	80093f2 <_GetRateResult+0x102>
			//VL6180x_ErrLog("RESULT_RANGE_REFERENCE_CONV_TIME rd fail");
			break;
		}

		pRangeData->rtnConvTime = m_rtnConvTime;
 8009386:	697a      	ldr	r2, [r7, #20]
 8009388:	683b      	ldr	r3, [r7, #0]
 800938a:	615a      	str	r2, [r3, #20]
		pRangeData->refConvTime = m_refConvTime;
 800938c:	68ba      	ldr	r2, [r7, #8]
 800938e:	683b      	ldr	r3, [r7, #0]
 8009390:	619a      	str	r2, [r3, #24]

		calcConvTime = m_refConvTime;
 8009392:	68bb      	ldr	r3, [r7, #8]
 8009394:	62fb      	str	r3, [r7, #44]	; 0x2c
		if (m_rtnConvTime > m_refConvTime) {
 8009396:	697a      	ldr	r2, [r7, #20]
 8009398:	68bb      	ldr	r3, [r7, #8]
 800939a:	429a      	cmp	r2, r3
 800939c:	d901      	bls.n	80093a2 <_GetRateResult+0xb2>
			calcConvTime = m_rtnConvTime;
 800939e:	697b      	ldr	r3, [r7, #20]
 80093a0:	62fb      	str	r3, [r7, #44]	; 0x2c
		}
		if (calcConvTime == 0)
 80093a2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80093a4:	2b00      	cmp	r3, #0
 80093a6:	d102      	bne.n	80093ae <_GetRateResult+0xbe>
			calcConvTime = 63000;
 80093a8:	f24f 6318 	movw	r3, #63000	; 0xf618
 80093ac:	62fb      	str	r3, [r7, #44]	; 0x2c

		m_rtnSignalRate = (m_rtnSignalCount * 1000) / calcConvTime;
 80093ae:	693b      	ldr	r3, [r7, #16]
 80093b0:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80093b4:	fb03 f202 	mul.w	r2, r3, r2
 80093b8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80093ba:	fbb2 f3f3 	udiv	r3, r2, r3
 80093be:	627b      	str	r3, [r7, #36]	; 0x24
		m_rtnAmbientRate = (m_rtnAmbientCount * cDllPeriods * 1000) / calcConvTime;
 80093c0:	68fb      	ldr	r3, [r7, #12]
 80093c2:	69ba      	ldr	r2, [r7, #24]
 80093c4:	fb02 f303 	mul.w	r3, r2, r3
 80093c8:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80093cc:	fb03 f202 	mul.w	r2, r3, r2
 80093d0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80093d2:	fbb2 f3f3 	udiv	r3, r2, r3
 80093d6:	623b      	str	r3, [r7, #32]

		pRangeData->rtnRate = m_rtnSignalRate;
 80093d8:	683b      	ldr	r3, [r7, #0]
 80093da:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80093dc:	611a      	str	r2, [r3, #16]
		pRangeData->rtnAmbRate = m_rtnAmbientRate;
 80093de:	683b      	ldr	r3, [r7, #0]
 80093e0:	6a3a      	ldr	r2, [r7, #32]
 80093e2:	60da      	str	r2, [r3, #12]
 80093e4:	e006      	b.n	80093f4 <_GetRateResult+0x104>
			break;
 80093e6:	bf00      	nop
 80093e8:	e004      	b.n	80093f4 <_GetRateResult+0x104>
			break;
 80093ea:	bf00      	nop
 80093ec:	e002      	b.n	80093f4 <_GetRateResult+0x104>
			break;
 80093ee:	bf00      	nop
 80093f0:	e000      	b.n	80093f4 <_GetRateResult+0x104>
			break;
 80093f2:	bf00      	nop


	} while (0);
	return status;
 80093f4:	6abb      	ldr	r3, [r7, #40]	; 0x28
}
 80093f6:	4618      	mov	r0, r3
 80093f8:	3730      	adds	r7, #48	; 0x30
 80093fa:	46bd      	mov	sp, r7
 80093fc:	bd80      	pop	{r7, pc}
	...

08009400 <VL6180x_DMaxSetState>:
#endif /* VL6180x_HAVE_RATE_DATA */

//=============================================================================
int VL6180x_DMaxSetState(VL6180xDev_t dev, int state)
{
 8009400:	b580      	push	{r7, lr}
 8009402:	b084      	sub	sp, #16
 8009404:	af00      	add	r7, sp, #0
 8009406:	4603      	mov	r3, r0
 8009408:	6039      	str	r1, [r7, #0]
 800940a:	71fb      	strb	r3, [r7, #7]
	int status;
	LOG_FUNCTION_START("%d", state);
#if VL6180x_HAVE_DMAX_RANGING
	VL6180xDevDataSet(dev, DMaxEnable, state);
 800940c:	683b      	ldr	r3, [r7, #0]
 800940e:	b2da      	uxtb	r2, r3
 8009410:	4b09      	ldr	r3, [pc, #36]	; (8009438 <VL6180x_DMaxSetState+0x38>)
 8009412:	f883 2090 	strb.w	r2, [r3, #144]	; 0x90
	if (state) {
 8009416:	683b      	ldr	r3, [r7, #0]
 8009418:	2b00      	cmp	r3, #0
 800941a:	d005      	beq.n	8009428 <VL6180x_DMaxSetState+0x28>
		status = _DMax_InitData(dev);
 800941c:	79fb      	ldrb	r3, [r7, #7]
 800941e:	4618      	mov	r0, r3
 8009420:	f000 f89e 	bl	8009560 <_DMax_InitData>
 8009424:	60f8      	str	r0, [r7, #12]
 8009426:	e001      	b.n	800942c <VL6180x_DMaxSetState+0x2c>
	} else {
		status = 0;
 8009428:	2300      	movs	r3, #0
 800942a:	60fb      	str	r3, [r7, #12]
	}
#else
	status =  NOT_SUPPORTED;
#endif
	LOG_FUNCTION_END(status);
	return status;
 800942c:	68fb      	ldr	r3, [r7, #12]
}
 800942e:	4618      	mov	r0, r3
 8009430:	3710      	adds	r7, #16
 8009432:	46bd      	mov	sp, r7
 8009434:	bd80      	pop	{r7, pc}
 8009436:	bf00      	nop
 8009438:	20000070 	.word	0x20000070

0800943c <VL6180x_SqrtUint32>:
/*
 * 32 bit integer square root with not so bad precision (integer result) and is quite fast
 * see http://en.wikipedia.org/wiki/Methods_of_computing_square_roots
 */
uint32_t VL6180x_SqrtUint32(uint32_t num)
{
 800943c:	b480      	push	{r7}
 800943e:	b085      	sub	sp, #20
 8009440:	af00      	add	r7, sp, #0
 8009442:	6078      	str	r0, [r7, #4]
	uint32_t res = 0;
 8009444:	2300      	movs	r3, #0
 8009446:	60fb      	str	r3, [r7, #12]
	uint32_t bit = 1 << 30; /* The second-to-top bit is set: 1 << 30 for 32 bits */
 8009448:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800944c:	60bb      	str	r3, [r7, #8]

	/* "bit" starts at the highest power of four <= the argument. */
	while (bit > num)
 800944e:	e002      	b.n	8009456 <VL6180x_SqrtUint32+0x1a>
		bit >>= 2;
 8009450:	68bb      	ldr	r3, [r7, #8]
 8009452:	089b      	lsrs	r3, r3, #2
 8009454:	60bb      	str	r3, [r7, #8]
	while (bit > num)
 8009456:	68ba      	ldr	r2, [r7, #8]
 8009458:	687b      	ldr	r3, [r7, #4]
 800945a:	429a      	cmp	r2, r3
 800945c:	d8f8      	bhi.n	8009450 <VL6180x_SqrtUint32+0x14>

	while (bit != 0) {
 800945e:	e017      	b.n	8009490 <VL6180x_SqrtUint32+0x54>
		if (num >= res + bit) {
 8009460:	68fa      	ldr	r2, [r7, #12]
 8009462:	68bb      	ldr	r3, [r7, #8]
 8009464:	4413      	add	r3, r2
 8009466:	687a      	ldr	r2, [r7, #4]
 8009468:	429a      	cmp	r2, r3
 800946a:	d30b      	bcc.n	8009484 <VL6180x_SqrtUint32+0x48>
		    num -= res + bit;
 800946c:	68fa      	ldr	r2, [r7, #12]
 800946e:	68bb      	ldr	r3, [r7, #8]
 8009470:	4413      	add	r3, r2
 8009472:	687a      	ldr	r2, [r7, #4]
 8009474:	1ad3      	subs	r3, r2, r3
 8009476:	607b      	str	r3, [r7, #4]
		    res = (res >> 1) + bit;
 8009478:	68fb      	ldr	r3, [r7, #12]
 800947a:	085b      	lsrs	r3, r3, #1
 800947c:	68ba      	ldr	r2, [r7, #8]
 800947e:	4413      	add	r3, r2
 8009480:	60fb      	str	r3, [r7, #12]
 8009482:	e002      	b.n	800948a <VL6180x_SqrtUint32+0x4e>
		} else
		    res >>= 1;
 8009484:	68fb      	ldr	r3, [r7, #12]
 8009486:	085b      	lsrs	r3, r3, #1
 8009488:	60fb      	str	r3, [r7, #12]
		bit >>= 2;
 800948a:	68bb      	ldr	r3, [r7, #8]
 800948c:	089b      	lsrs	r3, r3, #2
 800948e:	60bb      	str	r3, [r7, #8]
	while (bit != 0) {
 8009490:	68bb      	ldr	r3, [r7, #8]
 8009492:	2b00      	cmp	r3, #0
 8009494:	d1e4      	bne.n	8009460 <VL6180x_SqrtUint32+0x24>
	}
	return res;
 8009496:	68fb      	ldr	r3, [r7, #12]
}
 8009498:	4618      	mov	r0, r3
 800949a:	3714      	adds	r7, #20
 800949c:	46bd      	mov	sp, r7
 800949e:	bc80      	pop	{r7}
 80094a0:	4770      	bx	lr
	...

080094a4 <_DMax_OneTimeInit>:
#endif

//=============================================================================
/* DMax one time init */
void _DMax_OneTimeInit(VL6180xDev_t dev)
{
 80094a4:	b480      	push	{r7}
 80094a6:	b083      	sub	sp, #12
 80094a8:	af00      	add	r7, sp, #0
 80094aa:	4603      	mov	r3, r0
 80094ac:	71fb      	strb	r3, [r7, #7]
	_DMaxData(ambTuningWindowFactor_K) = DEF_AMBIENT_TUNING;
 80094ae:	4b04      	ldr	r3, [pc, #16]	; (80094c0 <_DMax_OneTimeInit+0x1c>)
 80094b0:	2250      	movs	r2, #80	; 0x50
 80094b2:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
}
 80094b6:	bf00      	nop
 80094b8:	370c      	adds	r7, #12
 80094ba:	46bd      	mov	sp, r7
 80094bc:	bc80      	pop	{r7}
 80094be:	4770      	bx	lr
 80094c0:	20000070 	.word	0x20000070

080094c4 <_DMax_RawValueAtRateKCps>:

//=============================================================================
static uint32_t _DMax_RawValueAtRateKCps(VL6180xDev_t dev, int32_t rate)
{
 80094c4:	b580      	push	{r7, lr}
 80094c6:	b088      	sub	sp, #32
 80094c8:	af00      	add	r7, sp, #0
 80094ca:	4603      	mov	r3, r0
 80094cc:	6039      	str	r1, [r7, #0]
 80094ce:	71fb      	strb	r3, [r7, #7]
	uint32_t RawDMax;
	DMaxFix_t retSignalAt400mm;
	uint32_t ambTuningWindowFactor_K;


	ambTuningWindowFactor_K = _DMaxData(ambTuningWindowFactor_K);
 80094d0:	4b21      	ldr	r3, [pc, #132]	; (8009558 <_DMax_RawValueAtRateKCps+0x94>)
 80094d2:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80094d6:	617b      	str	r3, [r7, #20]
	snrLimit_K              = _DMaxData(snrLimit_K);
 80094d8:	4b1f      	ldr	r3, [pc, #124]	; (8009558 <_DMax_RawValueAtRateKCps+0x94>)
 80094da:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80094de:	613b      	str	r3, [r7, #16]
	retSignalAt400mm        = _DMaxData(retSignalAt400mm);
 80094e0:	4b1d      	ldr	r3, [pc, #116]	; (8009558 <_DMax_RawValueAtRateKCps+0x94>)
 80094e2:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80094e6:	60fb      	str	r3, [r7, #12]
	/* 12 to 18 bits Kcps */
	if (rate > 0) {
 80094e8:	683b      	ldr	r3, [r7, #0]
 80094ea:	2b00      	cmp	r3, #0
 80094ec:	dd2c      	ble.n	8009548 <_DMax_RawValueAtRateKCps+0x84>
		DMaxSq = 400 * 400 * 1000 / rate - (400 * 400 / 330);
 80094ee:	4a1b      	ldr	r2, [pc, #108]	; (800955c <_DMax_RawValueAtRateKCps+0x98>)
 80094f0:	683b      	ldr	r3, [r7, #0]
 80094f2:	fb92 f3f3 	sdiv	r3, r2, r3
 80094f6:	f5a3 73f2 	sub.w	r3, r3, #484	; 0x1e4
 80094fa:	61fb      	str	r3, [r7, #28]
		/* K of (1/RtnAmb -1/330 )=> 30bit- (12-18)bit  => 12-18 bits*/
		if (DMaxSq <= 0) {
 80094fc:	69fb      	ldr	r3, [r7, #28]
 80094fe:	2b00      	cmp	r3, #0
 8009500:	dc02      	bgt.n	8009508 <_DMax_RawValueAtRateKCps+0x44>
		    RawDMax = 0;
 8009502:	2300      	movs	r3, #0
 8009504:	61bb      	str	r3, [r7, #24]
 8009506:	e022      	b.n	800954e <_DMax_RawValueAtRateKCps+0x8a>
		} else {
		    /* value can be more 32 bit so base on raneg apply
			 * retSignalAt400mm before or after division to presevr accuracy */
		    if (DMaxSq < (2 << 12)) {
 8009508:	69fb      	ldr	r3, [r7, #28]
 800950a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800950e:	da0b      	bge.n	8009528 <_DMax_RawValueAtRateKCps+0x64>
				DMaxSq = DMaxSq * retSignalAt400mm /
 8009510:	69fb      	ldr	r3, [r7, #28]
 8009512:	68fa      	ldr	r2, [r7, #12]
 8009514:	fb02 f303 	mul.w	r3, r2, r3
 8009518:	4619      	mov	r1, r3
							(snrLimit_K + ambTuningWindowFactor_K);
 800951a:	693a      	ldr	r2, [r7, #16]
 800951c:	697b      	ldr	r3, [r7, #20]
 800951e:	4413      	add	r3, r2
				DMaxSq = DMaxSq * retSignalAt400mm /
 8009520:	fbb1 f3f3 	udiv	r3, r1, r3
 8009524:	61fb      	str	r3, [r7, #28]
 8009526:	e009      	b.n	800953c <_DMax_RawValueAtRateKCps+0x78>
				/* max 12 + 12 to 18 -10 => 12-26 bit */
		    } else {
				DMaxSq = DMaxSq / (snrLimit_K + ambTuningWindowFactor_K) * retSignalAt400mm;
 8009528:	69fa      	ldr	r2, [r7, #28]
 800952a:	6939      	ldr	r1, [r7, #16]
 800952c:	697b      	ldr	r3, [r7, #20]
 800952e:	440b      	add	r3, r1
 8009530:	fbb2 f3f3 	udiv	r3, r2, r3
 8009534:	68fa      	ldr	r2, [r7, #12]
 8009536:	fb02 f303 	mul.w	r3, r2, r3
 800953a:	61fb      	str	r3, [r7, #28]
				/* 12 to 18 -10 + 12 to 18 *=> 12-26 bit */
		    }
		    RawDMax = VL6180x_SqrtUint32(DMaxSq);
 800953c:	69fb      	ldr	r3, [r7, #28]
 800953e:	4618      	mov	r0, r3
 8009540:	f7ff ff7c 	bl	800943c <VL6180x_SqrtUint32>
 8009544:	61b8      	str	r0, [r7, #24]
 8009546:	e002      	b.n	800954e <_DMax_RawValueAtRateKCps+0x8a>
		}
	} else {
		RawDMax = 0x7FFFFFFF; /* bigest possibmle 32bit signed value */
 8009548:	f06f 4300 	mvn.w	r3, #2147483648	; 0x80000000
 800954c:	61bb      	str	r3, [r7, #24]
	}
	return RawDMax;
 800954e:	69bb      	ldr	r3, [r7, #24]
}
 8009550:	4618      	mov	r0, r3
 8009552:	3720      	adds	r7, #32
 8009554:	46bd      	mov	sp, r7
 8009556:	bd80      	pop	{r7, pc}
 8009558:	20000070 	.word	0x20000070
 800955c:	09896800 	.word	0x09896800

08009560 <_DMax_InitData>:
 *  SYSRANGE_MAX_CONVERGENCE_TIME
 *  SYSRANGE_RANGE_CHECK_ENABLES    mask RANGE_CHECK_RANGE_ENABLE_MASK
 *  range 0xb8-0xbb (0xbb)
 */
static int _DMax_InitData(VL6180xDev_t dev)
{
 8009560:	b580      	push	{r7, lr}
 8009562:	b08c      	sub	sp, #48	; 0x30
 8009564:	af00      	add	r7, sp, #0
 8009566:	4603      	mov	r3, r0
 8009568:	71fb      	strb	r3, [r7, #7]
	int32_t minSignalNeeded;
	uint8_t SysRangeCheckEn;
	uint8_t snrLimit;
	static const int ROMABLE_DATA MaxConvTimeAdjust = -4;

	warning = 0;
 800956a:	2300      	movs	r3, #0
 800956c:	62bb      	str	r3, [r7, #40]	; 0x28

	LOG_FUNCTION_START("");
	do {
		status = i2c1_ReadReg16Byte(VL6180x_I2C_ADDRESS, 0x02A, &u8);
 800956e:	f107 0313 	add.w	r3, r7, #19
 8009572:	461a      	mov	r2, r3
 8009574:	212a      	movs	r1, #42	; 0x2a
 8009576:	2052      	movs	r0, #82	; 0x52
 8009578:	f7fc fd88 	bl	800608c <i2c1_ReadReg16Byte>
 800957c:	62f8      	str	r0, [r7, #44]	; 0x2c
		if (status) {
 800957e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009580:	2b00      	cmp	r3, #0
 8009582:	f040 8096 	bne.w	80096b2 <_DMax_InitData+0x152>
		    //VL6180x_ErrLog("Reg 0x02A rd fail");
		    break;
		}

		if (u8 == 0) {
 8009586:	7cfb      	ldrb	r3, [r7, #19]
 8009588:	2b00      	cmp	r3, #0
 800958a:	d103      	bne.n	8009594 <_DMax_InitData+0x34>
		    warning = CALIBRATION_WARNING;
 800958c:	2301      	movs	r3, #1
 800958e:	62bb      	str	r3, [r7, #40]	; 0x28
		    u8 = 40; /* use a default average value */
 8009590:	2328      	movs	r3, #40	; 0x28
 8009592:	74fb      	strb	r3, [r7, #19]
		}
		Reg2A_KCps = Fix7_2_KCPs(u8); /* convert to KCPs */
 8009594:	7cfb      	ldrb	r3, [r7, #19]
 8009596:	461a      	mov	r2, r3
 8009598:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800959c:	fb02 f303 	mul.w	r3, r2, r3
 80095a0:	09db      	lsrs	r3, r3, #7
 80095a2:	61fb      	str	r3, [r7, #28]

		status = i2c1_ReadReg16Byte(VL6180x_I2C_ADDRESS, SYSRANGE_RANGE_CHECK_ENABLES, &SysRangeCheckEn);
 80095a4:	f107 030a 	add.w	r3, r7, #10
 80095a8:	461a      	mov	r2, r3
 80095aa:	212d      	movs	r1, #45	; 0x2d
 80095ac:	2052      	movs	r0, #82	; 0x52
 80095ae:	f7fc fd6d 	bl	800608c <i2c1_ReadReg16Byte>
 80095b2:	62f8      	str	r0, [r7, #44]	; 0x2c
		if (status) {
 80095b4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80095b6:	2b00      	cmp	r3, #0
 80095b8:	d17d      	bne.n	80096b6 <_DMax_InitData+0x156>
		    //VL6180x_ErrLog("SYSRANGE_RANGE_CHECK_ENABLES rd fail ");
		    break;
		}

		status = i2c1_ReadReg16Byte(VL6180x_I2C_ADDRESS, SYSRANGE_MAX_CONVERGENCE_TIME, &MaxConvTime);
 80095ba:	f107 030b 	add.w	r3, r7, #11
 80095be:	461a      	mov	r2, r3
 80095c0:	211c      	movs	r1, #28
 80095c2:	2052      	movs	r0, #82	; 0x52
 80095c4:	f7fc fd62 	bl	800608c <i2c1_ReadReg16Byte>
 80095c8:	62f8      	str	r0, [r7, #44]	; 0x2c
		if (status) {
 80095ca:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80095cc:	2b00      	cmp	r3, #0
 80095ce:	d174      	bne.n	80096ba <_DMax_InitData+0x15a>
		    //VL6180x_ErrLog("SYSRANGE_MAX_CONVERGENCE_TIME rd fail ");
			break;
		}

		status = i2c1_ReadReg16Word32(VL6180x_I2C_ADDRESS, 0x0B8, &RegB8);
 80095d0:	f107 030c 	add.w	r3, r7, #12
 80095d4:	461a      	mov	r2, r3
 80095d6:	21b8      	movs	r1, #184	; 0xb8
 80095d8:	2052      	movs	r0, #82	; 0x52
 80095da:	f7fc fdcb 	bl	8006174 <i2c1_ReadReg16Word32>
 80095de:	62f8      	str	r0, [r7, #44]	; 0x2c
		if (status) {
 80095e0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80095e2:	2b00      	cmp	r3, #0
 80095e4:	d16b      	bne.n	80096be <_DMax_InitData+0x15e>
		    //VL6180x_ErrLog("reg 0x0B8 rd fail ");
		    break;
		}

		status = i2c1_ReadReg16Byte(VL6180x_I2C_ADDRESS, SYSRANGE_MAX_AMBIENT_LEVEL_MULT, &snrLimit);
 80095e6:	f107 0309 	add.w	r3, r7, #9
 80095ea:	461a      	mov	r2, r3
 80095ec:	212c      	movs	r1, #44	; 0x2c
 80095ee:	2052      	movs	r0, #82	; 0x52
 80095f0:	f7fc fd4c 	bl	800608c <i2c1_ReadReg16Byte>
 80095f4:	62f8      	str	r0, [r7, #44]	; 0x2c
		if (status) {
 80095f6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80095f8:	2b00      	cmp	r3, #0
 80095fa:	d162      	bne.n	80096c2 <_DMax_InitData+0x162>
		    //VL6180x_ErrLog("SYSRANGE_MAX_AMBIENT_LEVEL_MULT rd fail ");
		    break;
		}
		_DMaxData(snrLimit_K) = (int32_t)16 * 1000 / snrLimit;
 80095fc:	7a7b      	ldrb	r3, [r7, #9]
 80095fe:	461a      	mov	r2, r3
 8009600:	f44f 537a 	mov.w	r3, #16000	; 0x3e80
 8009604:	fb93 f3f2 	sdiv	r3, r3, r2
 8009608:	4a34      	ldr	r2, [pc, #208]	; (80096dc <_DMax_InitData+0x17c>)
 800960a:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
		XTalkCompRate_KCps =   VL6180xDevDataGet(dev, XTalkCompRate_KCps);
 800960e:	4b33      	ldr	r3, [pc, #204]	; (80096dc <_DMax_InitData+0x17c>)
 8009610:	685b      	ldr	r3, [r3, #4]
 8009612:	61bb      	str	r3, [r7, #24]

		if (Reg2A_KCps >= XTalkCompRate_KCps) {
 8009614:	69fa      	ldr	r2, [r7, #28]
 8009616:	69bb      	ldr	r3, [r7, #24]
 8009618:	429a      	cmp	r2, r3
 800961a:	d304      	bcc.n	8009626 <_DMax_InitData+0xc6>
		    _DMaxData(retSignalAt400mm) = Reg2A_KCps;
 800961c:	69fb      	ldr	r3, [r7, #28]
 800961e:	4a2f      	ldr	r2, [pc, #188]	; (80096dc <_DMax_InitData+0x17c>)
 8009620:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
 8009624:	e003      	b.n	800962e <_DMax_InitData+0xce>
		} else{
		    _DMaxData(retSignalAt400mm) = 0;
 8009626:	4b2d      	ldr	r3, [pc, #180]	; (80096dc <_DMax_InitData+0x17c>)
 8009628:	2200      	movs	r2, #0
 800962a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
			/* Reg2A_K - XTalkCompRate_KCp <0 is invalid */
		}

		/* if xtalk range check is off omit it in snr clipping */
		if (SysRangeCheckEn&RANGE_CHECK_RANGE_ENABLE_MASK) {
 800962e:	7abb      	ldrb	r3, [r7, #10]
 8009630:	f003 0302 	and.w	r3, r3, #2
 8009634:	2b00      	cmp	r3, #0
 8009636:	d013      	beq.n	8009660 <_DMax_InitData+0x100>
		    status = i2c1_ReadReg16Word16(VL6180x_I2C_ADDRESS, SYSRANGE_RANGE_IGNORE_THRESHOLD, &u16);
 8009638:	f107 0310 	add.w	r3, r7, #16
 800963c:	461a      	mov	r2, r3
 800963e:	2126      	movs	r1, #38	; 0x26
 8009640:	2052      	movs	r0, #82	; 0x52
 8009642:	f7fc fd59 	bl	80060f8 <i2c1_ReadReg16Word16>
 8009646:	62f8      	str	r0, [r7, #44]	; 0x2c
		    if (status) {
 8009648:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800964a:	2b00      	cmp	r3, #0
 800964c:	d13b      	bne.n	80096c6 <_DMax_InitData+0x166>
				//VL6180x_ErrLog("SYSRANGE_RANGE_IGNORE_THRESHOLD rd fail ");
				break;
		    }
		    RangeIgnoreThreshold = Fix7_2_KCPs(u16);
 800964e:	8a3b      	ldrh	r3, [r7, #16]
 8009650:	461a      	mov	r2, r3
 8009652:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8009656:	fb02 f303 	mul.w	r3, r2, r3
 800965a:	09db      	lsrs	r3, r3, #7
 800965c:	627b      	str	r3, [r7, #36]	; 0x24
 800965e:	e001      	b.n	8009664 <_DMax_InitData+0x104>
		} else{
		    RangeIgnoreThreshold  = 0;
 8009660:	2300      	movs	r3, #0
 8009662:	627b      	str	r3, [r7, #36]	; 0x24
		}

		minSignalNeeded = (RegB8 * 256) / ((int32_t)MaxConvTime + (int32_t)MaxConvTimeAdjust);
 8009664:	68fb      	ldr	r3, [r7, #12]
 8009666:	021b      	lsls	r3, r3, #8
 8009668:	7afa      	ldrb	r2, [r7, #11]
 800966a:	4611      	mov	r1, r2
 800966c:	4a1c      	ldr	r2, [pc, #112]	; (80096e0 <_DMax_InitData+0x180>)
 800966e:	6812      	ldr	r2, [r2, #0]
 8009670:	440a      	add	r2, r1
 8009672:	fbb3 f3f2 	udiv	r3, r3, r2
 8009676:	623b      	str	r3, [r7, #32]
		/* KCps 8+8 bit -(1 to 6 bit) => 15-10 bit */
		/* minSignalNeeded = max ( minSignalNeeded,  RangeIgnoreThreshold - XTalkCompRate_KCps) */
		if (minSignalNeeded  <= (int32_t)RangeIgnoreThreshold - (int32_t)XTalkCompRate_KCps)
 8009678:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800967a:	69bb      	ldr	r3, [r7, #24]
 800967c:	1ad3      	subs	r3, r2, r3
 800967e:	6a3a      	ldr	r2, [r7, #32]
 8009680:	429a      	cmp	r2, r3
 8009682:	dc03      	bgt.n	800968c <_DMax_InitData+0x12c>
		    minSignalNeeded  =  RangeIgnoreThreshold - XTalkCompRate_KCps;
 8009684:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009686:	69bb      	ldr	r3, [r7, #24]
 8009688:	1ad3      	subs	r3, r2, r3
 800968a:	623b      	str	r3, [r7, #32]

		u32 = (minSignalNeeded*(uint32_t)snrLimit) / 16;
 800968c:	7a7b      	ldrb	r3, [r7, #9]
 800968e:	461a      	mov	r2, r3
 8009690:	6a3b      	ldr	r3, [r7, #32]
 8009692:	fb02 f303 	mul.w	r3, r2, r3
 8009696:	091b      	lsrs	r3, r3, #4
 8009698:	617b      	str	r3, [r7, #20]
		_DMaxData(ClipSnrLimit) = _DMax_RawValueAtRateKCps(dev, u32);
 800969a:	697a      	ldr	r2, [r7, #20]
 800969c:	79fb      	ldrb	r3, [r7, #7]
 800969e:	4611      	mov	r1, r2
 80096a0:	4618      	mov	r0, r3
 80096a2:	f7ff ff0f 	bl	80094c4 <_DMax_RawValueAtRateKCps>
 80096a6:	4603      	mov	r3, r0
 80096a8:	b29a      	uxth	r2, r3
 80096aa:	4b0c      	ldr	r3, [pc, #48]	; (80096dc <_DMax_InitData+0x17c>)
 80096ac:	f8a3 208c 	strh.w	r2, [r3, #140]	; 0x8c
 80096b0:	e00a      	b.n	80096c8 <_DMax_InitData+0x168>
		    break;
 80096b2:	bf00      	nop
 80096b4:	e008      	b.n	80096c8 <_DMax_InitData+0x168>
		    break;
 80096b6:	bf00      	nop
 80096b8:	e006      	b.n	80096c8 <_DMax_InitData+0x168>
			break;
 80096ba:	bf00      	nop
 80096bc:	e004      	b.n	80096c8 <_DMax_InitData+0x168>
		    break;
 80096be:	bf00      	nop
 80096c0:	e002      	b.n	80096c8 <_DMax_InitData+0x168>
		    break;
 80096c2:	bf00      	nop
 80096c4:	e000      	b.n	80096c8 <_DMax_InitData+0x168>
				break;
 80096c6:	bf00      	nop
		/* clip to dmax to min signal snr limit rate*/
	} while (0);
	if (!status)
 80096c8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80096ca:	2b00      	cmp	r3, #0
 80096cc:	d101      	bne.n	80096d2 <_DMax_InitData+0x172>
		status = warning;
 80096ce:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80096d0:	62fb      	str	r3, [r7, #44]	; 0x2c
	LOG_FUNCTION_END(status);
	return status;
 80096d2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
}
 80096d4:	4618      	mov	r0, r3
 80096d6:	3730      	adds	r7, #48	; 0x30
 80096d8:	46bd      	mov	sp, r7
 80096da:	bd80      	pop	{r7, pc}
 80096dc:	20000070 	.word	0x20000070
 80096e0:	0800b610 	.word	0x0800b610

080096e4 <_DMax_Compute>:
//=============================================================================
static int _DMax_Compute(VL6180xDev_t dev, VL6180x_RangeData_t *pRange)
{
 80096e4:	b580      	push	{r7, lr}
 80096e6:	b086      	sub	sp, #24
 80096e8:	af00      	add	r7, sp, #0
 80096ea:	4603      	mov	r3, r0
 80096ec:	6039      	str	r1, [r7, #0]
 80096ee:	71fb      	strb	r3, [r7, #7]
	int32_t DMax;
	int scaling;
	uint16_t HwLimitAtScale;
	static const int ROMABLE_DATA rtnAmbLowLimit_KCps = 330 * 1000;

	rtnAmbRate = pRange->rtnAmbRate;
 80096f0:	683b      	ldr	r3, [r7, #0]
 80096f2:	68db      	ldr	r3, [r3, #12]
 80096f4:	613b      	str	r3, [r7, #16]
	if ((int)rtnAmbRate  < rtnAmbLowLimit_KCps) {
 80096f6:	693a      	ldr	r2, [r7, #16]
 80096f8:	4b18      	ldr	r3, [pc, #96]	; (800975c <_DMax_Compute+0x78>)
 80096fa:	681b      	ldr	r3, [r3, #0]
 80096fc:	429a      	cmp	r2, r3
 80096fe:	da25      	bge.n	800974c <_DMax_Compute+0x68>
		DMax = _DMax_RawValueAtRateKCps(dev, rtnAmbRate);
 8009700:	693a      	ldr	r2, [r7, #16]
 8009702:	79fb      	ldrb	r3, [r7, #7]
 8009704:	4611      	mov	r1, r2
 8009706:	4618      	mov	r0, r3
 8009708:	f7ff fedc 	bl	80094c4 <_DMax_RawValueAtRateKCps>
 800970c:	4603      	mov	r3, r0
 800970e:	617b      	str	r3, [r7, #20]
		scaling = _GetUpscale(dev);
 8009710:	4b13      	ldr	r3, [pc, #76]	; (8009760 <_DMax_Compute+0x7c>)
 8009712:	7e1b      	ldrb	r3, [r3, #24]
 8009714:	60fb      	str	r3, [r7, #12]
		HwLimitAtScale = UpperLimitLookUP[scaling - 1];
 8009716:	68fb      	ldr	r3, [r7, #12]
 8009718:	3b01      	subs	r3, #1
 800971a:	4a12      	ldr	r2, [pc, #72]	; (8009764 <_DMax_Compute+0x80>)
 800971c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8009720:	817b      	strh	r3, [r7, #10]

		if (DMax > _DMaxData(ClipSnrLimit)) {
 8009722:	4b0f      	ldr	r3, [pc, #60]	; (8009760 <_DMax_Compute+0x7c>)
 8009724:	f8b3 308c 	ldrh.w	r3, [r3, #140]	; 0x8c
 8009728:	461a      	mov	r2, r3
 800972a:	697b      	ldr	r3, [r7, #20]
 800972c:	4293      	cmp	r3, r2
 800972e:	dd03      	ble.n	8009738 <_DMax_Compute+0x54>
		    DMax = _DMaxData(ClipSnrLimit);
 8009730:	4b0b      	ldr	r3, [pc, #44]	; (8009760 <_DMax_Compute+0x7c>)
 8009732:	f8b3 308c 	ldrh.w	r3, [r3, #140]	; 0x8c
 8009736:	617b      	str	r3, [r7, #20]
		}
		if (DMax > HwLimitAtScale) {
 8009738:	897b      	ldrh	r3, [r7, #10]
 800973a:	697a      	ldr	r2, [r7, #20]
 800973c:	429a      	cmp	r2, r3
 800973e:	dd01      	ble.n	8009744 <_DMax_Compute+0x60>
		    DMax = HwLimitAtScale;
 8009740:	897b      	ldrh	r3, [r7, #10]
 8009742:	617b      	str	r3, [r7, #20]
		}
		pRange->DMax = DMax;
 8009744:	697a      	ldr	r2, [r7, #20]
 8009746:	683b      	ldr	r3, [r7, #0]
 8009748:	61da      	str	r2, [r3, #28]
 800974a:	e002      	b.n	8009752 <_DMax_Compute+0x6e>
	} else {
		pRange->DMax = 0;
 800974c:	683b      	ldr	r3, [r7, #0]
 800974e:	2200      	movs	r2, #0
 8009750:	61da      	str	r2, [r3, #28]
	}
	return 0;
 8009752:	2300      	movs	r3, #0
}
 8009754:	4618      	mov	r0, r3
 8009756:	3718      	adds	r7, #24
 8009758:	46bd      	mov	sp, r7
 800975a:	bd80      	pop	{r7, pc}
 800975c:	0800b614 	.word	0x0800b614
 8009760:	20000070 	.word	0x20000070
 8009764:	0800b028 	.word	0x0800b028

08009768 <DISP_ExecLoopBody>:
const char *DISP_NextString;
/***************  DISPLAY PRIVATE *********************/
static char DISP_CurString[10];
static int DISP_Loop=0;

void DISP_ExecLoopBody(void){
 8009768:	b580      	push	{r7, lr}
 800976a:	af00      	add	r7, sp, #0
    if (DISP_NextString != NULL) {
 800976c:	4b0d      	ldr	r3, [pc, #52]	; (80097a4 <DISP_ExecLoopBody+0x3c>)
 800976e:	681b      	ldr	r3, [r3, #0]
 8009770:	2b00      	cmp	r3, #0
 8009772:	d00c      	beq.n	800978e <DISP_ExecLoopBody+0x26>
        strncpy(DISP_CurString, DISP_NextString, sizeof(DISP_CurString) - 1);
 8009774:	4b0b      	ldr	r3, [pc, #44]	; (80097a4 <DISP_ExecLoopBody+0x3c>)
 8009776:	681b      	ldr	r3, [r3, #0]
 8009778:	2209      	movs	r2, #9
 800977a:	4619      	mov	r1, r3
 800977c:	480a      	ldr	r0, [pc, #40]	; (80097a8 <DISP_ExecLoopBody+0x40>)
 800977e:	f000 febb 	bl	800a4f8 <strncpy>
        DISP_CurString[sizeof(DISP_CurString) - 1] = 0;
 8009782:	4b09      	ldr	r3, [pc, #36]	; (80097a8 <DISP_ExecLoopBody+0x40>)
 8009784:	2200      	movs	r2, #0
 8009786:	725a      	strb	r2, [r3, #9]
        DISP_NextString = NULL;
 8009788:	4b06      	ldr	r3, [pc, #24]	; (80097a4 <DISP_ExecLoopBody+0x3c>)
 800978a:	2200      	movs	r2, #0
 800978c:	601a      	str	r2, [r3, #0]
    }
    XNUCLEO6180XA1_DisplayString(DISP_CurString, DigitDisplay_ms);
 800978e:	2101      	movs	r1, #1
 8009790:	4805      	ldr	r0, [pc, #20]	; (80097a8 <DISP_ExecLoopBody+0x40>)
 8009792:	f000 fdad 	bl	800a2f0 <XNUCLEO6180XA1_DisplayString>
    DISP_Loop++;
 8009796:	4b05      	ldr	r3, [pc, #20]	; (80097ac <DISP_ExecLoopBody+0x44>)
 8009798:	681b      	ldr	r3, [r3, #0]
 800979a:	3301      	adds	r3, #1
 800979c:	4a03      	ldr	r2, [pc, #12]	; (80097ac <DISP_ExecLoopBody+0x44>)
 800979e:	6013      	str	r3, [r2, #0]
}
 80097a0:	bf00      	nop
 80097a2:	bd80      	pop	{r7, pc}
 80097a4:	20000678 	.word	0x20000678
 80097a8:	200001c8 	.word	0x200001c8
 80097ac:	200001d4 	.word	0x200001d4

080097b0 <SetDisplayString>:
        DISP_ExecLoopBody();
    } while (1);
}
//============================================================

void SetDisplayString(const char *msg) {
 80097b0:	b480      	push	{r7}
 80097b2:	b083      	sub	sp, #12
 80097b4:	af00      	add	r7, sp, #0
 80097b6:	6078      	str	r0, [r7, #4]
    DISP_NextString=msg;
 80097b8:	4a03      	ldr	r2, [pc, #12]	; (80097c8 <SetDisplayString+0x18>)
 80097ba:	687b      	ldr	r3, [r7, #4]
 80097bc:	6013      	str	r3, [r2, #0]
}
 80097be:	bf00      	nop
 80097c0:	370c      	adds	r7, #12
 80097c2:	46bd      	mov	sp, r7
 80097c4:	bc80      	pop	{r7}
 80097c6:	4770      	bx	lr
 80097c8:	20000678 	.word	0x20000678

080097cc <HAL_GPIO_EXTI_Callback>:
//============================================================
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 80097cc:	b580      	push	{r7, lr}
 80097ce:	b082      	sub	sp, #8
 80097d0:	af00      	add	r7, sp, #0
 80097d2:	4603      	mov	r3, r0
 80097d4:	80fb      	strh	r3, [r7, #6]
	if (GPIO_Pin==GPIO_PIN_0)
 80097d6:	88fb      	ldrh	r3, [r7, #6]
 80097d8:	2b01      	cmp	r3, #1
 80097da:	d101      	bne.n	80097e0 <HAL_GPIO_EXTI_Callback+0x14>
	{
		XNUCLEO6180XA1_UserIntHandler();
 80097dc:	f000 f84a 	bl	8009874 <XNUCLEO6180XA1_UserIntHandler>
	}
}
 80097e0:	bf00      	nop
 80097e2:	3708      	adds	r7, #8
 80097e4:	46bd      	mov	sp, r7
 80097e6:	bd80      	pop	{r7, pc}

080097e8 <HAL_SYSTICK_Callback>:
//============================================================

void HAL_SYSTICK_Callback(void){
 80097e8:	b480      	push	{r7}
 80097ea:	af00      	add	r7, sp, #0
    g_TickCnt++;
 80097ec:	4b04      	ldr	r3, [pc, #16]	; (8009800 <HAL_SYSTICK_Callback+0x18>)
 80097ee:	681b      	ldr	r3, [r3, #0]
 80097f0:	3301      	adds	r3, #1
 80097f2:	4a03      	ldr	r2, [pc, #12]	; (8009800 <HAL_SYSTICK_Callback+0x18>)
 80097f4:	6013      	str	r3, [r2, #0]
}
 80097f6:	bf00      	nop
 80097f8:	46bd      	mov	sp, r7
 80097fa:	bc80      	pop	{r7}
 80097fc:	4770      	bx	lr
 80097fe:	bf00      	nop
 8009800:	200001f4 	.word	0x200001f4

08009804 <XNUCLEO6180XA1_WaitMilliSec>:
//============================================================
void XNUCLEO6180XA1_WaitMilliSec(int n){
 8009804:	b580      	push	{r7, lr}
 8009806:	b082      	sub	sp, #8
 8009808:	af00      	add	r7, sp, #0
 800980a:	6078      	str	r0, [r7, #4]
    WaitMilliSec(n);
 800980c:	6878      	ldr	r0, [r7, #4]
 800980e:	f000 f805 	bl	800981c <WaitMilliSec>
}
 8009812:	bf00      	nop
 8009814:	3708      	adds	r7, #8
 8009816:	46bd      	mov	sp, r7
 8009818:	bd80      	pop	{r7, pc}
	...

0800981c <WaitMilliSec>:
//============================================================
void WaitMilliSec(int ms){
 800981c:	b480      	push	{r7}
 800981e:	b087      	sub	sp, #28
 8009820:	af00      	add	r7, sp, #0
 8009822:	6078      	str	r0, [r7, #4]
    uint32_t start, now;
    int dif;
    start=g_TickCnt;
 8009824:	4b09      	ldr	r3, [pc, #36]	; (800984c <WaitMilliSec+0x30>)
 8009826:	681b      	ldr	r3, [r3, #0]
 8009828:	617b      	str	r3, [r7, #20]
    do{
        now=g_TickCnt;
 800982a:	4b08      	ldr	r3, [pc, #32]	; (800984c <WaitMilliSec+0x30>)
 800982c:	681b      	ldr	r3, [r3, #0]
 800982e:	613b      	str	r3, [r7, #16]
        dif= now -start;
 8009830:	693a      	ldr	r2, [r7, #16]
 8009832:	697b      	ldr	r3, [r7, #20]
 8009834:	1ad3      	subs	r3, r2, r3
 8009836:	60fb      	str	r3, [r7, #12]
    }
    while(dif<ms);
 8009838:	68fa      	ldr	r2, [r7, #12]
 800983a:	687b      	ldr	r3, [r7, #4]
 800983c:	429a      	cmp	r2, r3
 800983e:	dbf4      	blt.n	800982a <WaitMilliSec+0xe>
}
 8009840:	bf00      	nop
 8009842:	bf00      	nop
 8009844:	371c      	adds	r7, #28
 8009846:	46bd      	mov	sp, r7
 8009848:	bc80      	pop	{r7}
 800984a:	4770      	bx	lr
 800984c:	200001f4 	.word	0x200001f4

08009850 <BSP_GetPushButton>:
//============================================================
int BSP_GetPushButton(void){
 8009850:	b580      	push	{r7, lr}
 8009852:	b082      	sub	sp, #8
 8009854:	af00      	add	r7, sp, #0
    GPIO_PinState state ;
    state = HAL_GPIO_ReadPin(BSP_BP_PORT, BSP_BP_PIN);
 8009856:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800985a:	4805      	ldr	r0, [pc, #20]	; (8009870 <BSP_GetPushButton+0x20>)
 800985c:	f7f8 fce2 	bl	8002224 <HAL_GPIO_ReadPin>
 8009860:	4603      	mov	r3, r0
 8009862:	71fb      	strb	r3, [r7, #7]
    return state;
 8009864:	79fb      	ldrb	r3, [r7, #7]
}
 8009866:	4618      	mov	r0, r3
 8009868:	3708      	adds	r7, #8
 800986a:	46bd      	mov	sp, r7
 800986c:	bd80      	pop	{r7, pc}
 800986e:	bf00      	nop
 8009870:	40011000 	.word	0x40011000

08009874 <XNUCLEO6180XA1_UserIntHandler>:
//============================================================
volatile int IntrFired=0;
/* VL6180x shield user interrupt handler */
void XNUCLEO6180XA1_UserIntHandler(void){
 8009874:	b480      	push	{r7}
 8009876:	af00      	add	r7, sp, #0
    IntrFired ++;
 8009878:	4b04      	ldr	r3, [pc, #16]	; (800988c <XNUCLEO6180XA1_UserIntHandler+0x18>)
 800987a:	681b      	ldr	r3, [r3, #0]
 800987c:	3301      	adds	r3, #1
 800987e:	4a03      	ldr	r2, [pc, #12]	; (800988c <XNUCLEO6180XA1_UserIntHandler+0x18>)
 8009880:	6013      	str	r3, [r2, #0]
}
 8009882:	bf00      	nop
 8009884:	46bd      	mov	sp, r7
 8009886:	bc80      	pop	{r7}
 8009888:	4770      	bx	lr
 800988a:	bf00      	nop
 800988c:	200001d8 	.word	0x200001d8

08009890 <VL6180x_I2CWrite>:
//=================================================================================
int VL6180x_I2CWrite(VL6180xDev_t addr, uint8_t  *buff, uint8_t len){
 8009890:	b580      	push	{r7, lr}
 8009892:	b084      	sub	sp, #16
 8009894:	af00      	add	r7, sp, #0
 8009896:	4603      	mov	r3, r0
 8009898:	6039      	str	r1, [r7, #0]
 800989a:	71fb      	strb	r3, [r7, #7]
 800989c:	4613      	mov	r3, r2
 800989e:	71bb      	strb	r3, [r7, #6]
    int status;
    status = i2c1_WriteBuffer(addr,  buff, len);
 80098a0:	79fb      	ldrb	r3, [r7, #7]
 80098a2:	b29b      	uxth	r3, r3
 80098a4:	79ba      	ldrb	r2, [r7, #6]
 80098a6:	6839      	ldr	r1, [r7, #0]
 80098a8:	4618      	mov	r0, r3
 80098aa:	f7fc fadd 	bl	8005e68 <i2c1_WriteBuffer>
 80098ae:	60f8      	str	r0, [r7, #12]
    return status;
 80098b0:	68fb      	ldr	r3, [r7, #12]
}
 80098b2:	4618      	mov	r0, r3
 80098b4:	3710      	adds	r7, #16
 80098b6:	46bd      	mov	sp, r7
 80098b8:	bd80      	pop	{r7, pc}

080098ba <VL6180x_I2CRead>:
//=================================================================================
int VL6180x_I2CRead(VL6180xDev_t addr, uint8_t  *buff, uint8_t len){
 80098ba:	b580      	push	{r7, lr}
 80098bc:	b084      	sub	sp, #16
 80098be:	af00      	add	r7, sp, #0
 80098c0:	4603      	mov	r3, r0
 80098c2:	6039      	str	r1, [r7, #0]
 80098c4:	71fb      	strb	r3, [r7, #7]
 80098c6:	4613      	mov	r3, r2
 80098c8:	71bb      	strb	r3, [r7, #6]
    int status;
    status = i2c1_ReadBuffer(addr,  buff, len);
 80098ca:	79fb      	ldrb	r3, [r7, #7]
 80098cc:	b29b      	uxth	r3, r3
 80098ce:	79ba      	ldrb	r2, [r7, #6]
 80098d0:	6839      	ldr	r1, [r7, #0]
 80098d2:	4618      	mov	r0, r3
 80098d4:	f7fc fae2 	bl	8005e9c <i2c1_ReadBuffer>
 80098d8:	60f8      	str	r0, [r7, #12]
    return status;
 80098da:	68fb      	ldr	r3, [r7, #12]
}
 80098dc:	4618      	mov	r0, r3
 80098de:	3710      	adds	r7, #16
 80098e0:	46bd      	mov	sp, r7
 80098e2:	bd80      	pop	{r7, pc}

080098e4 <AbortErr>:
//=================================================================================
void AbortErr( const char * msg ){
 80098e4:	b480      	push	{r7}
 80098e6:	b083      	sub	sp, #12
 80098e8:	af00      	add	r7, sp, #0
 80098ea:	6078      	str	r0, [r7, #4]
    State.mode=  WaitForReset;
 80098ec:	4b03      	ldr	r3, [pc, #12]	; (80098fc <AbortErr+0x18>)
 80098ee:	2204      	movs	r2, #4
 80098f0:	705a      	strb	r2, [r3, #1]
}
 80098f2:	bf00      	nop
 80098f4:	370c      	adds	r7, #12
 80098f6:	46bd      	mov	sp, r7
 80098f8:	bc80      	pop	{r7}
 80098fa:	4770      	bx	lr
 80098fc:	20000240 	.word	0x20000240

08009900 <AlsState>:
//=================================================================================
/**
 * ALS mode idle run loops
 */
void AlsState(void)
{
 8009900:	b580      	push	{r7, lr}
 8009902:	b082      	sub	sp, #8
 8009904:	af00      	add	r7, sp, #0
    int status;
    status = VL6180x_AlsPollMeasurement(theVL6180xDev, &Als);
 8009906:	4933      	ldr	r1, [pc, #204]	; (80099d4 <AlsState+0xd4>)
 8009908:	2052      	movs	r0, #82	; 0x52
 800990a:	f7fe f8d3 	bl	8007ab4 <VL6180x_AlsPollMeasurement>
 800990e:	6078      	str	r0, [r7, #4]
    if (status) {
 8009910:	687b      	ldr	r3, [r7, #4]
 8009912:	2b00      	cmp	r3, #0
 8009914:	d15a      	bne.n	80099cc <AlsState+0xcc>
       // SetDisplayString("Er 4");
    } else {
        if (Als.lux > 9999) {
 8009916:	4b2f      	ldr	r3, [pc, #188]	; (80099d4 <AlsState+0xd4>)
 8009918:	681b      	ldr	r3, [r3, #0]
 800991a:	f242 720f 	movw	r2, #9999	; 0x270f
 800991e:	4293      	cmp	r3, r2
 8009920:	d903      	bls.n	800992a <AlsState+0x2a>
        	term_printf("L----\n\r" );
 8009922:	482d      	ldr	r0, [pc, #180]	; (80099d8 <AlsState+0xd8>)
 8009924:	f7fc fd0e 	bl	8006344 <term_printf>
 8009928:	e04d      	b.n	80099c6 <AlsState+0xc6>
        }
        else if (Als.lux > 999) {
 800992a:	4b2a      	ldr	r3, [pc, #168]	; (80099d4 <AlsState+0xd4>)
 800992c:	681b      	ldr	r3, [r3, #0]
 800992e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8009932:	d33b      	bcc.n	80099ac <AlsState+0xac>
        	term_printf("LUM:%d.%d\n\r", (int) Als.lux / 1000, (int) (Als.lux % 1000) / 10); /* show LX.YY  X k Lux 2 digit*/
 8009934:	4b27      	ldr	r3, [pc, #156]	; (80099d4 <AlsState+0xd4>)
 8009936:	681b      	ldr	r3, [r3, #0]
 8009938:	4a28      	ldr	r2, [pc, #160]	; (80099dc <AlsState+0xdc>)
 800993a:	fb82 1203 	smull	r1, r2, r2, r3
 800993e:	1192      	asrs	r2, r2, #6
 8009940:	17db      	asrs	r3, r3, #31
 8009942:	1ad1      	subs	r1, r2, r3
 8009944:	4b23      	ldr	r3, [pc, #140]	; (80099d4 <AlsState+0xd4>)
 8009946:	681a      	ldr	r2, [r3, #0]
 8009948:	4b24      	ldr	r3, [pc, #144]	; (80099dc <AlsState+0xdc>)
 800994a:	fba3 0302 	umull	r0, r3, r3, r2
 800994e:	099b      	lsrs	r3, r3, #6
 8009950:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8009954:	fb00 f303 	mul.w	r3, r0, r3
 8009958:	1ad3      	subs	r3, r2, r3
 800995a:	4a21      	ldr	r2, [pc, #132]	; (80099e0 <AlsState+0xe0>)
 800995c:	fb82 0203 	smull	r0, r2, r2, r3
 8009960:	1092      	asrs	r2, r2, #2
 8009962:	17db      	asrs	r3, r3, #31
 8009964:	1ad3      	subs	r3, r2, r3
 8009966:	461a      	mov	r2, r3
 8009968:	481e      	ldr	r0, [pc, #120]	; (80099e4 <AlsState+0xe4>)
 800996a:	f7fc fceb 	bl	8006344 <term_printf>
        	sprintf(buffer, "L%d.%02d", (int) Als.lux / 1000, (int) (Als.lux % 1000) / 10); /* show LX.YY  X k Lux 2 digit*/
 800996e:	4b19      	ldr	r3, [pc, #100]	; (80099d4 <AlsState+0xd4>)
 8009970:	681b      	ldr	r3, [r3, #0]
 8009972:	4a1a      	ldr	r2, [pc, #104]	; (80099dc <AlsState+0xdc>)
 8009974:	fb82 1203 	smull	r1, r2, r2, r3
 8009978:	1192      	asrs	r2, r2, #6
 800997a:	17db      	asrs	r3, r3, #31
 800997c:	1ad1      	subs	r1, r2, r3
 800997e:	4b15      	ldr	r3, [pc, #84]	; (80099d4 <AlsState+0xd4>)
 8009980:	681a      	ldr	r2, [r3, #0]
 8009982:	4b16      	ldr	r3, [pc, #88]	; (80099dc <AlsState+0xdc>)
 8009984:	fba3 0302 	umull	r0, r3, r3, r2
 8009988:	099b      	lsrs	r3, r3, #6
 800998a:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800998e:	fb00 f303 	mul.w	r3, r0, r3
 8009992:	1ad3      	subs	r3, r2, r3
 8009994:	4a12      	ldr	r2, [pc, #72]	; (80099e0 <AlsState+0xe0>)
 8009996:	fb82 0203 	smull	r0, r2, r2, r3
 800999a:	1092      	asrs	r2, r2, #2
 800999c:	17db      	asrs	r3, r3, #31
 800999e:	1ad3      	subs	r3, r2, r3
 80099a0:	460a      	mov	r2, r1
 80099a2:	4911      	ldr	r1, [pc, #68]	; (80099e8 <AlsState+0xe8>)
 80099a4:	4811      	ldr	r0, [pc, #68]	; (80099ec <AlsState+0xec>)
 80099a6:	f000 fd87 	bl	800a4b8 <siprintf>
 80099aa:	e00c      	b.n	80099c6 <AlsState+0xc6>
        } else {
        	term_printf( "lum:%d\n\r", (int) Als.lux);
 80099ac:	4b09      	ldr	r3, [pc, #36]	; (80099d4 <AlsState+0xd4>)
 80099ae:	681b      	ldr	r3, [r3, #0]
 80099b0:	4619      	mov	r1, r3
 80099b2:	480f      	ldr	r0, [pc, #60]	; (80099f0 <AlsState+0xf0>)
 80099b4:	f7fc fcc6 	bl	8006344 <term_printf>
        	sprintf(buffer, "l%3d", (int) Als.lux);
 80099b8:	4b06      	ldr	r3, [pc, #24]	; (80099d4 <AlsState+0xd4>)
 80099ba:	681b      	ldr	r3, [r3, #0]
 80099bc:	461a      	mov	r2, r3
 80099be:	490d      	ldr	r1, [pc, #52]	; (80099f4 <AlsState+0xf4>)
 80099c0:	480a      	ldr	r0, [pc, #40]	; (80099ec <AlsState+0xec>)
 80099c2:	f000 fd79 	bl	800a4b8 <siprintf>
        }

        SetDisplayString( buffer );
 80099c6:	4809      	ldr	r0, [pc, #36]	; (80099ec <AlsState+0xec>)
 80099c8:	f7ff fef2 	bl	80097b0 <SetDisplayString>
    }
}
 80099cc:	bf00      	nop
 80099ce:	3708      	adds	r7, #8
 80099d0:	46bd      	mov	sp, r7
 80099d2:	bd80      	pop	{r7, pc}
 80099d4:	200001f8 	.word	0x200001f8
 80099d8:	0800b718 	.word	0x0800b718
 80099dc:	10624dd3 	.word	0x10624dd3
 80099e0:	66666667 	.word	0x66666667
 80099e4:	0800b720 	.word	0x0800b720
 80099e8:	0800b72c 	.word	0x0800b72c
 80099ec:	2000024c 	.word	0x2000024c
 80099f0:	0800b738 	.word	0x0800b738
 80099f4:	0800b744 	.word	0x0800b744

080099f8 <InitAlsMode>:
//=================================================================================

void InitAlsMode(void){
 80099f8:	b580      	push	{r7, lr}
 80099fa:	b082      	sub	sp, #8
 80099fc:	af00      	add	r7, sp, #0
    //anything after prepare and prior to go into AlsState
    int time = 100;
 80099fe:	2364      	movs	r3, #100	; 0x64
 8009a00:	607b      	str	r3, [r7, #4]
    VL6180x_AlsSetIntegrationPeriod(theVL6180xDev, time);
 8009a02:	687b      	ldr	r3, [r7, #4]
 8009a04:	b29b      	uxth	r3, r3
 8009a06:	4619      	mov	r1, r3
 8009a08:	2052      	movs	r0, #82	; 0x52
 8009a0a:	f7fe f965 	bl	8007cd8 <VL6180x_AlsSetIntegrationPeriod>
}
 8009a0e:	bf00      	nop
 8009a10:	3708      	adds	r7, #8
 8009a12:	46bd      	mov	sp, r7
 8009a14:	bd80      	pop	{r7, pc}
	...

08009a18 <DoScalingSwap>:
/**
 * Manage UI and state for scale change
 *
 * @param scaling the next scaling factor
 */
void DoScalingSwap(int scaling){
 8009a18:	b580      	push	{r7, lr}
 8009a1a:	b082      	sub	sp, #8
 8009a1c:	af00      	add	r7, sp, #0
 8009a1e:	6078      	str	r0, [r7, #4]
    if( State.AutoScale){
 8009a20:	4b21      	ldr	r3, [pc, #132]	; (8009aa8 <DoScalingSwap+0x90>)
 8009a22:	781b      	ldrb	r3, [r3, #0]
 8009a24:	f003 0302 	and.w	r3, r3, #2
 8009a28:	b2db      	uxtb	r3, r3
 8009a2a:	2b00      	cmp	r3, #0
 8009a2c:	d014      	beq.n	8009a58 <DoScalingSwap+0x40>
        if( State.FilterEn ){
 8009a2e:	4b1e      	ldr	r3, [pc, #120]	; (8009aa8 <DoScalingSwap+0x90>)
 8009a30:	781b      	ldrb	r3, [r3, #0]
 8009a32:	f003 0304 	and.w	r3, r3, #4
 8009a36:	b2db      	uxtb	r3, r3
 8009a38:	2b00      	cmp	r3, #0
 8009a3a:	d006      	beq.n	8009a4a <DoScalingSwap+0x32>
        					SetDisplayString("Sf A");
 8009a3c:	481b      	ldr	r0, [pc, #108]	; (8009aac <DoScalingSwap+0x94>)
 8009a3e:	f7ff feb7 	bl	80097b0 <SetDisplayString>
        					term_printf("Sf A");
 8009a42:	481a      	ldr	r0, [pc, #104]	; (8009aac <DoScalingSwap+0x94>)
 8009a44:	f7fc fc7e 	bl	8006344 <term_printf>
 8009a48:	e023      	b.n	8009a92 <DoScalingSwap+0x7a>
        					}

		else 				{
							SetDisplayString("Sc A");
 8009a4a:	4819      	ldr	r0, [pc, #100]	; (8009ab0 <DoScalingSwap+0x98>)
 8009a4c:	f7ff feb0 	bl	80097b0 <SetDisplayString>
							term_printf("Sc A");
 8009a50:	4817      	ldr	r0, [pc, #92]	; (8009ab0 <DoScalingSwap+0x98>)
 8009a52:	f7fc fc77 	bl	8006344 <term_printf>
 8009a56:	e01c      	b.n	8009a92 <DoScalingSwap+0x7a>
							}
    }
    else{
        if( State.FilterEn )
 8009a58:	4b13      	ldr	r3, [pc, #76]	; (8009aa8 <DoScalingSwap+0x90>)
 8009a5a:	781b      	ldrb	r3, [r3, #0]
 8009a5c:	f003 0304 	and.w	r3, r3, #4
 8009a60:	b2db      	uxtb	r3, r3
 8009a62:	2b00      	cmp	r3, #0
 8009a64:	d009      	beq.n	8009a7a <DoScalingSwap+0x62>
        {
			term_printf("Sf %d\n\r", (int)scaling);
 8009a66:	6879      	ldr	r1, [r7, #4]
 8009a68:	4812      	ldr	r0, [pc, #72]	; (8009ab4 <DoScalingSwap+0x9c>)
 8009a6a:	f7fc fc6b 	bl	8006344 <term_printf>
        	sprintf(buffer, "Sf %d", (int)scaling);
 8009a6e:	687a      	ldr	r2, [r7, #4]
 8009a70:	4911      	ldr	r1, [pc, #68]	; (8009ab8 <DoScalingSwap+0xa0>)
 8009a72:	4812      	ldr	r0, [pc, #72]	; (8009abc <DoScalingSwap+0xa4>)
 8009a74:	f000 fd20 	bl	800a4b8 <siprintf>
 8009a78:	e008      	b.n	8009a8c <DoScalingSwap+0x74>
        }
        	else
        {
        	term_printf("Sc %d\n\r", (int)scaling);
 8009a7a:	6879      	ldr	r1, [r7, #4]
 8009a7c:	4810      	ldr	r0, [pc, #64]	; (8009ac0 <DoScalingSwap+0xa8>)
 8009a7e:	f7fc fc61 	bl	8006344 <term_printf>
    		sprintf(buffer, "Sc %d", (int)scaling);
 8009a82:	687a      	ldr	r2, [r7, #4]
 8009a84:	490f      	ldr	r1, [pc, #60]	; (8009ac4 <DoScalingSwap+0xac>)
 8009a86:	480d      	ldr	r0, [pc, #52]	; (8009abc <DoScalingSwap+0xa4>)
 8009a88:	f000 fd16 	bl	800a4b8 <siprintf>
        }
        SetDisplayString(buffer);
 8009a8c:	480b      	ldr	r0, [pc, #44]	; (8009abc <DoScalingSwap+0xa4>)
 8009a8e:	f7ff fe8f 	bl	80097b0 <SetDisplayString>

    }
    State.mode = ScaleSwap;
 8009a92:	4b05      	ldr	r3, [pc, #20]	; (8009aa8 <DoScalingSwap+0x90>)
 8009a94:	2203      	movs	r2, #3
 8009a96:	705a      	strb	r2, [r3, #1]
    TimeStarted=g_TickCnt;
 8009a98:	4b0b      	ldr	r3, [pc, #44]	; (8009ac8 <DoScalingSwap+0xb0>)
 8009a9a:	681b      	ldr	r3, [r3, #0]
 8009a9c:	4a0b      	ldr	r2, [pc, #44]	; (8009acc <DoScalingSwap+0xb4>)
 8009a9e:	6013      	str	r3, [r2, #0]
}
 8009aa0:	bf00      	nop
 8009aa2:	3708      	adds	r7, #8
 8009aa4:	46bd      	mov	sp, r7
 8009aa6:	bd80      	pop	{r7, pc}
 8009aa8:	20000240 	.word	0x20000240
 8009aac:	0800b74c 	.word	0x0800b74c
 8009ab0:	0800b754 	.word	0x0800b754
 8009ab4:	0800b75c 	.word	0x0800b75c
 8009ab8:	0800b764 	.word	0x0800b764
 8009abc:	2000024c 	.word	0x2000024c
 8009ac0:	0800b76c 	.word	0x0800b76c
 8009ac4:	0800b774 	.word	0x0800b774
 8009ac8:	200001f4 	.word	0x200001f4
 8009acc:	20000248 	.word	0x20000248

08009ad0 <PusbButton_WaitUnPress>:
 * As soon as time is elapsed -rb- is displayed  to let user know order
 * the  request to switch mode is taken into account
 *
 * @return True if button remain pressed more than specified time
 */
int PusbButton_WaitUnPress(void){
 8009ad0:	b580      	push	{r7, lr}
 8009ad2:	af00      	add	r7, sp, #0
    TimeStarted = g_TickCnt;
 8009ad4:	4b11      	ldr	r3, [pc, #68]	; (8009b1c <PusbButton_WaitUnPress+0x4c>)
 8009ad6:	681b      	ldr	r3, [r3, #0]
 8009ad8:	4a11      	ldr	r2, [pc, #68]	; (8009b20 <PusbButton_WaitUnPress+0x50>)
 8009ada:	6013      	str	r3, [r2, #0]
    while( !BSP_GetPushButton() ){ ; //
 8009adc:	e00c      	b.n	8009af8 <PusbButton_WaitUnPress+0x28>
        DISP_ExecLoopBody();
 8009ade:	f7ff fe43 	bl	8009768 <DISP_ExecLoopBody>
        if( g_TickCnt - TimeStarted> PressBPSwicthTime){
 8009ae2:	4b0e      	ldr	r3, [pc, #56]	; (8009b1c <PusbButton_WaitUnPress+0x4c>)
 8009ae4:	681a      	ldr	r2, [r3, #0]
 8009ae6:	4b0e      	ldr	r3, [pc, #56]	; (8009b20 <PusbButton_WaitUnPress+0x50>)
 8009ae8:	681b      	ldr	r3, [r3, #0]
 8009aea:	1ad3      	subs	r3, r2, r3
 8009aec:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8009af0:	d902      	bls.n	8009af8 <PusbButton_WaitUnPress+0x28>
        	term_printf(" rb \n\r");
 8009af2:	480c      	ldr	r0, [pc, #48]	; (8009b24 <PusbButton_WaitUnPress+0x54>)
 8009af4:	f7fc fc26 	bl	8006344 <term_printf>
    while( !BSP_GetPushButton() ){ ; //
 8009af8:	f7ff feaa 	bl	8009850 <BSP_GetPushButton>
 8009afc:	4603      	mov	r3, r0
 8009afe:	2b00      	cmp	r3, #0
 8009b00:	d0ed      	beq.n	8009ade <PusbButton_WaitUnPress+0xe>
        }
    }
    return  g_TickCnt - TimeStarted>PressBPSwicthTime;
 8009b02:	4b06      	ldr	r3, [pc, #24]	; (8009b1c <PusbButton_WaitUnPress+0x4c>)
 8009b04:	681a      	ldr	r2, [r3, #0]
 8009b06:	4b06      	ldr	r3, [pc, #24]	; (8009b20 <PusbButton_WaitUnPress+0x50>)
 8009b08:	681b      	ldr	r3, [r3, #0]
 8009b0a:	1ad3      	subs	r3, r2, r3
 8009b0c:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8009b10:	bf8c      	ite	hi
 8009b12:	2301      	movhi	r3, #1
 8009b14:	2300      	movls	r3, #0
 8009b16:	b2db      	uxtb	r3, r3

}
 8009b18:	4618      	mov	r0, r3
 8009b1a:	bd80      	pop	{r7, pc}
 8009b1c:	200001f4 	.word	0x200001f4
 8009b20:	20000248 	.word	0x20000248
 8009b24:	0800b77c 	.word	0x0800b77c

08009b28 <AlarmShowMode>:
//=================================================================================
void AlarmShowMode(const char *msg)
{
 8009b28:	b480      	push	{r7}
 8009b2a:	b083      	sub	sp, #12
 8009b2c:	af00      	add	r7, sp, #0
 8009b2e:	6078      	str	r0, [r7, #4]
   // SetDisplayString( msg);
    TimeStarted=g_TickCnt;
 8009b30:	4b08      	ldr	r3, [pc, #32]	; (8009b54 <AlarmShowMode+0x2c>)
 8009b32:	681b      	ldr	r3, [r3, #0]
 8009b34:	4a08      	ldr	r2, [pc, #32]	; (8009b58 <AlarmShowMode+0x30>)
 8009b36:	6013      	str	r3, [r2, #0]
    do {
       // DISP_ExecLoopBody();
    } while (g_TickCnt - TimeStarted < AlrmDispTime);
 8009b38:	4b06      	ldr	r3, [pc, #24]	; (8009b54 <AlarmShowMode+0x2c>)
 8009b3a:	681a      	ldr	r2, [r3, #0]
 8009b3c:	4b06      	ldr	r3, [pc, #24]	; (8009b58 <AlarmShowMode+0x30>)
 8009b3e:	681b      	ldr	r3, [r3, #0]
 8009b40:	1ad3      	subs	r3, r2, r3
 8009b42:	f5b3 7f48 	cmp.w	r3, #800	; 0x320
 8009b46:	d3f7      	bcc.n	8009b38 <AlarmShowMode+0x10>
}
 8009b48:	bf00      	nop
 8009b4a:	bf00      	nop
 8009b4c:	370c      	adds	r7, #12
 8009b4e:	46bd      	mov	sp, r7
 8009b50:	bc80      	pop	{r7}
 8009b52:	4770      	bx	lr
 8009b54:	200001f4 	.word	0x200001f4
 8009b58:	20000248 	.word	0x20000248

08009b5c <AlarmLowThreshUseCase>:
//=================================================================================
void AlarmLowThreshUseCase(void){
 8009b5c:	b580      	push	{r7, lr}
 8009b5e:	af00      	add	r7, sp, #0
    AlarmShowMode("A-Lo");
 8009b60:	480d      	ldr	r0, [pc, #52]	; (8009b98 <AlarmLowThreshUseCase+0x3c>)
 8009b62:	f7ff ffe1 	bl	8009b28 <AlarmShowMode>

    /* make sure from now on all register in group are not fetched by device */
    VL6180x_SetGroupParamHold(theVL6180xDev, 1);
 8009b66:	2101      	movs	r1, #1
 8009b68:	2052      	movs	r0, #82	; 0x52
 8009b6a:	f7fd fea9 	bl	80078c0 <VL6180x_SetGroupParamHold>

    /* get interrupt whenever we go below 200mm */
    VL6180x_RangeSetThresholds(theVL6180xDev, 200, 0, 0 );
 8009b6e:	2300      	movs	r3, #0
 8009b70:	2200      	movs	r2, #0
 8009b72:	21c8      	movs	r1, #200	; 0xc8
 8009b74:	2052      	movs	r0, #82	; 0x52
 8009b76:	f7fe fa15 	bl	8007fa4 <VL6180x_RangeSetThresholds>
    /* set range interrupt reporting low threshold*/
    VL6180x_RangeConfigInterrupt(theVL6180xDev, CONFIG_GPIO_INTERRUPT_LEVEL_LOW);
 8009b7a:	2101      	movs	r1, #1
 8009b7c:	2052      	movs	r0, #82	; 0x52
 8009b7e:	f7fe fcab 	bl	80084d8 <VL6180x_RangeConfigInterrupt>

    /* leave device peak up all new register in group */
    VL6180x_SetGroupParamHold(theVL6180xDev, 0);
 8009b82:	2100      	movs	r1, #0
 8009b84:	2052      	movs	r0, #82	; 0x52
 8009b86:	f7fd fe9b 	bl	80078c0 <VL6180x_SetGroupParamHold>

    /* clear any interrupt that should ensure a new edge get generated even if we missed it */
    VL6180x_RangeClearInterrupt(theVL6180xDev);
 8009b8a:	2101      	movs	r1, #1
 8009b8c:	2052      	movs	r0, #82	; 0x52
 8009b8e:	f7fe fa7c 	bl	800808a <VL6180x_ClearInterrupt>
}
 8009b92:	bf00      	nop
 8009b94:	bd80      	pop	{r7, pc}
 8009b96:	bf00      	nop
 8009b98:	0800b784 	.word	0x0800b784

08009b9c <AlarmHighThreshUseCase>:
//=================================================================================
void AlarmHighThreshUseCase(void){
 8009b9c:	b580      	push	{r7, lr}
 8009b9e:	af00      	add	r7, sp, #0
    AlarmShowMode("A-hi");
 8009ba0:	480d      	ldr	r0, [pc, #52]	; (8009bd8 <AlarmHighThreshUseCase+0x3c>)
 8009ba2:	f7ff ffc1 	bl	8009b28 <AlarmShowMode>
    /* make sure from now on all register in group are not fetched by device */
    VL6180x_SetGroupParamHold(theVL6180xDev, 1);
 8009ba6:	2101      	movs	r1, #1
 8009ba8:	2052      	movs	r0, #82	; 0x52
 8009baa:	f7fd fe89 	bl	80078c0 <VL6180x_SetGroupParamHold>

    /* get interrupt whenever  higher than 200mm (low threshold don't care) */
    VL6180x_RangeSetThresholds(theVL6180xDev, 0, 200, 0 );
 8009bae:	2300      	movs	r3, #0
 8009bb0:	22c8      	movs	r2, #200	; 0xc8
 8009bb2:	2100      	movs	r1, #0
 8009bb4:	2052      	movs	r0, #82	; 0x52
 8009bb6:	f7fe f9f5 	bl	8007fa4 <VL6180x_RangeSetThresholds>

    /* set range interrupt reporting high threshold*/
    VL6180x_RangeConfigInterrupt(theVL6180xDev, CONFIG_GPIO_INTERRUPT_LEVEL_HIGH);
 8009bba:	2102      	movs	r1, #2
 8009bbc:	2052      	movs	r0, #82	; 0x52
 8009bbe:	f7fe fc8b 	bl	80084d8 <VL6180x_RangeConfigInterrupt>

    /* leave device peak up all new register in group */
    VL6180x_SetGroupParamHold(theVL6180xDev, 0);
 8009bc2:	2100      	movs	r1, #0
 8009bc4:	2052      	movs	r0, #82	; 0x52
 8009bc6:	f7fd fe7b 	bl	80078c0 <VL6180x_SetGroupParamHold>

    /* clear any interrupt that should ensure a new edge get generated even if we missed it */
    VL6180x_RangeClearInterrupt(theVL6180xDev);
 8009bca:	2101      	movs	r1, #1
 8009bcc:	2052      	movs	r0, #82	; 0x52
 8009bce:	f7fe fa5c 	bl	800808a <VL6180x_ClearInterrupt>
}
 8009bd2:	bf00      	nop
 8009bd4:	bd80      	pop	{r7, pc}
 8009bd6:	bf00      	nop
 8009bd8:	0800b78c 	.word	0x0800b78c

08009bdc <AlarmWindowThreshUseCase>:
//=================================================================================
void AlarmWindowThreshUseCase(void){
 8009bdc:	b580      	push	{r7, lr}
 8009bde:	af00      	add	r7, sp, #0

    AlarmShowMode("A-0o");
 8009be0:	480d      	ldr	r0, [pc, #52]	; (8009c18 <AlarmWindowThreshUseCase+0x3c>)
 8009be2:	f7ff ffa1 	bl	8009b28 <AlarmShowMode>

    /* make sure from now on all register in group are not fetched by device */
    VL6180x_SetGroupParamHold(theVL6180xDev, 1);
 8009be6:	2101      	movs	r1, #1
 8009be8:	2052      	movs	r0, #82	; 0x52
 8009bea:	f7fd fe69 	bl	80078c0 <VL6180x_SetGroupParamHold>

    /* get interrupt whenever  out of  100mm  250mm  range */
    VL6180x_RangeSetThresholds(theVL6180xDev, 100, 200, 0 );
 8009bee:	2300      	movs	r3, #0
 8009bf0:	22c8      	movs	r2, #200	; 0xc8
 8009bf2:	2164      	movs	r1, #100	; 0x64
 8009bf4:	2052      	movs	r0, #82	; 0x52
 8009bf6:	f7fe f9d5 	bl	8007fa4 <VL6180x_RangeSetThresholds>

    /* set range interrupt reporting out of window  */
    VL6180x_RangeConfigInterrupt(theVL6180xDev, CONFIG_GPIO_INTERRUPT_OUT_OF_WINDOW);
 8009bfa:	2103      	movs	r1, #3
 8009bfc:	2052      	movs	r0, #82	; 0x52
 8009bfe:	f7fe fc6b 	bl	80084d8 <VL6180x_RangeConfigInterrupt>

    /* leave device peak up all new register in group */
    VL6180x_SetGroupParamHold(theVL6180xDev, 0);
 8009c02:	2100      	movs	r1, #0
 8009c04:	2052      	movs	r0, #82	; 0x52
 8009c06:	f7fd fe5b 	bl	80078c0 <VL6180x_SetGroupParamHold>

    /* clear any interrupt that should ensure a new edge get generated even if we missed it */
    VL6180x_RangeClearInterrupt(theVL6180xDev);
 8009c0a:	2101      	movs	r1, #1
 8009c0c:	2052      	movs	r0, #82	; 0x52
 8009c0e:	f7fe fa3c 	bl	800808a <VL6180x_ClearInterrupt>
}
 8009c12:	bf00      	nop
 8009c14:	bd80      	pop	{r7, pc}
 8009c16:	bf00      	nop
 8009c18:	0800b794 	.word	0x0800b794

08009c1c <AlarmUpdateUseCase>:
//=================================================================================
void AlarmUpdateUseCase(void)
{
 8009c1c:	b580      	push	{r7, lr}
 8009c1e:	af00      	add	r7, sp, #0
    State.CurAlrm =(State.CurAlrm%3);
 8009c20:	4b12      	ldr	r3, [pc, #72]	; (8009c6c <AlarmUpdateUseCase+0x50>)
 8009c22:	791a      	ldrb	r2, [r3, #4]
 8009c24:	4b12      	ldr	r3, [pc, #72]	; (8009c70 <AlarmUpdateUseCase+0x54>)
 8009c26:	fba3 1302 	umull	r1, r3, r3, r2
 8009c2a:	0859      	lsrs	r1, r3, #1
 8009c2c:	460b      	mov	r3, r1
 8009c2e:	005b      	lsls	r3, r3, #1
 8009c30:	440b      	add	r3, r1
 8009c32:	1ad3      	subs	r3, r2, r3
 8009c34:	b2da      	uxtb	r2, r3
 8009c36:	4b0d      	ldr	r3, [pc, #52]	; (8009c6c <AlarmUpdateUseCase+0x50>)
 8009c38:	711a      	strb	r2, [r3, #4]

    switch ( State.CurAlrm) {
 8009c3a:	4b0c      	ldr	r3, [pc, #48]	; (8009c6c <AlarmUpdateUseCase+0x50>)
 8009c3c:	791b      	ldrb	r3, [r3, #4]
 8009c3e:	2b02      	cmp	r3, #2
 8009c40:	d00c      	beq.n	8009c5c <AlarmUpdateUseCase+0x40>
 8009c42:	2b02      	cmp	r3, #2
 8009c44:	dc0c      	bgt.n	8009c60 <AlarmUpdateUseCase+0x44>
 8009c46:	2b00      	cmp	r3, #0
 8009c48:	d002      	beq.n	8009c50 <AlarmUpdateUseCase+0x34>
 8009c4a:	2b01      	cmp	r3, #1
 8009c4c:	d003      	beq.n	8009c56 <AlarmUpdateUseCase+0x3a>
 8009c4e:	e007      	b.n	8009c60 <AlarmUpdateUseCase+0x44>
    case 0: /* low thresh */
        AlarmLowThreshUseCase();
 8009c50:	f7ff ff84 	bl	8009b5c <AlarmLowThreshUseCase>
        break;
 8009c54:	e004      	b.n	8009c60 <AlarmUpdateUseCase+0x44>
    case 1: /* high thresh */
        AlarmHighThreshUseCase();;
 8009c56:	f7ff ffa1 	bl	8009b9c <AlarmHighThreshUseCase>
        break;
 8009c5a:	e001      	b.n	8009c60 <AlarmUpdateUseCase+0x44>
    case 2: /* out of window */
        AlarmWindowThreshUseCase();
 8009c5c:	f7ff ffbe 	bl	8009bdc <AlarmWindowThreshUseCase>
    }
    VL6180x_RangeClearInterrupt(theVL6180xDev); /* clear any active interrupt it will ensure we get a new active edge is raised */
 8009c60:	2101      	movs	r1, #1
 8009c62:	2052      	movs	r0, #82	; 0x52
 8009c64:	f7fe fa11 	bl	800808a <VL6180x_ClearInterrupt>
}
 8009c68:	bf00      	nop
 8009c6a:	bd80      	pop	{r7, pc}
 8009c6c:	20000240 	.word	0x20000240
 8009c70:	aaaaaaab 	.word	0xaaaaaaab

08009c74 <AlarmStop>:
//=================================================================================

void AlarmStop(void){
 8009c74:	b580      	push	{r7, lr}
 8009c76:	af00      	add	r7, sp, #0
    VL6180x_RangeSetSystemMode(theVL6180xDev, MODE_CONTINUOUS|MODE_START_STOP);
 8009c78:	2103      	movs	r1, #3
 8009c7a:	2052      	movs	r0, #82	; 0x52
 8009c7c:	f7fe fcce 	bl	800861c <VL6180x_RangeSetSystemMode>
    /* Wait some time for last potential measure to stop ?
     * TODO can we poll check something to avoid that delay? */
    HAL_Delay(100);
 8009c80:	2064      	movs	r0, #100	; 0x64
 8009c82:	f7f7 f967 	bl	8000f54 <HAL_Delay>
    /* Clear any left pending interrupt
     * these is not mandatory or a left uncleared status can mess-up next intr mode change and status check  without a prior intr clear */
    VL6180x_ClearAllInterrupt(theVL6180xDev);
 8009c86:	2107      	movs	r1, #7
 8009c88:	2052      	movs	r0, #82	; 0x52
 8009c8a:	f7fe f9fe 	bl	800808a <VL6180x_ClearInterrupt>
     * clear interrupt
     * kick of a measure
     * poll for measure ready
     * all that can take up to arround 2x max convergence time typically set to 50ms  */

}
 8009c8e:	bf00      	nop
 8009c90:	bd80      	pop	{r7, pc}
	...

08009c94 <AlarmInit>:

//=================================================================================
/**
 * Initiate alarm (interrupt mode on distance threshold)
 */
void AlarmInit(void){
 8009c94:	b580      	push	{r7, lr}
 8009c96:	b082      	sub	sp, #8
 8009c98:	af00      	add	r7, sp, #0
    State.mode = AlrmRun;
 8009c9a:	4b16      	ldr	r3, [pc, #88]	; (8009cf4 <AlarmInit+0x60>)
 8009c9c:	2206      	movs	r2, #6
 8009c9e:	705a      	strb	r2, [r3, #1]
    TimeStarted=g_TickCnt;
 8009ca0:	4b15      	ldr	r3, [pc, #84]	; (8009cf8 <AlarmInit+0x64>)
 8009ca2:	681b      	ldr	r3, [r3, #0]
 8009ca4:	4a15      	ldr	r2, [pc, #84]	; (8009cfc <AlarmInit+0x68>)
 8009ca6:	6013      	str	r3, [r2, #0]
    uint16_t InterMeasPeriod=50; /* 10 ms is the minimal */
 8009ca8:	2332      	movs	r3, #50	; 0x32
 8009caa:	80fb      	strh	r3, [r7, #6]
    /* We assume device is stopped  */

    VL6180x_Prepare(theVL6180xDev);
 8009cac:	2052      	movs	r0, #82	; 0x52
 8009cae:	f7fd fe21 	bl	80078f4 <VL6180x_Prepare>
    /* Increase convergence time to the max (this is because proximity config of API is used) */
    VL6180x_RangeSetMaxConvergenceTime(theVL6180xDev, 63);
 8009cb2:	213f      	movs	r1, #63	; 0x3f
 8009cb4:	2052      	movs	r0, #82	; 0x52
 8009cb6:	f7fe fc4b 	bl	8008550 <VL6180x_RangeSetMaxConvergenceTime>
    /* set max upscale so we can work up to some  50cm */
    VL6180x_UpscaleSetScaling(theVL6180xDev, 3);
 8009cba:	2103      	movs	r1, #3
 8009cbc:	2052      	movs	r0, #82	; 0x52
 8009cbe:	f7fe faef 	bl	80082a0 <VL6180x_UpscaleSetScaling>

    /* set inter measurement period (that is in fact inter measure time)
     * note that when low refresh rate  is need time like 100ms is best to keep power low  */
    VL6180x_RangeSetInterMeasPeriod(theVL6180xDev, InterMeasPeriod);
 8009cc2:	88fb      	ldrh	r3, [r7, #6]
 8009cc4:	4619      	mov	r1, r3
 8009cc6:	2052      	movs	r0, #82	; 0x52
 8009cc8:	f7fe fc6c 	bl	80085a4 <VL6180x_RangeSetInterMeasPeriod>
    /* if fast reaction is required then set a time of 0 (will set minimal possible) */
    /* VL6180x_RangeSetInterMeasPeriod(theVL6180xDev, 0); */

    /* setup gpio1 pin to range interrupt output with high polarity (rising edge) */
    VL6180x_SetupGPIO1(theVL6180xDev, GPIOx_SELECT_GPIO_INTERRUPT_OUTPUT, INTR_POL_HIGH);
 8009ccc:	2201      	movs	r2, #1
 8009cce:	2108      	movs	r1, #8
 8009cd0:	2052      	movs	r0, #82	; 0x52
 8009cd2:	f7fe fbed 	bl	80084b0 <VL6180x_SetupGPIO1>
    /* set threshold for current used case and update the display */
    AlarmUpdateUseCase();
 8009cd6:	f7ff ffa1 	bl	8009c1c <AlarmUpdateUseCase>
    /* enable interrupt at CPU level */
    //XNUCLEO6180XA1_EnableInterrupt();
    /*Clear any pending device interrupt even if already active it should force a new edge so we can pick up*/
    VL6180x_ClearAllInterrupt(theVL6180xDev);
 8009cda:	2107      	movs	r1, #7
 8009cdc:	2052      	movs	r0, #82	; 0x52
 8009cde:	f7fe f9d4 	bl	800808a <VL6180x_ClearInterrupt>

    /* start continuous mode */
    VL6180x_RangeSetSystemMode(theVL6180xDev, MODE_START_STOP|MODE_CONTINUOUS);
 8009ce2:	2103      	movs	r1, #3
 8009ce4:	2052      	movs	r0, #82	; 0x52
 8009ce6:	f7fe fc99 	bl	800861c <VL6180x_RangeSetSystemMode>
    /* from now vl6180x is running on it's own and will interrupt us when condition is met
     * the interrupt set a flag peek-up in AlarmState run loop*/
}
 8009cea:	bf00      	nop
 8009cec:	3708      	adds	r7, #8
 8009cee:	46bd      	mov	sp, r7
 8009cf0:	bd80      	pop	{r7, pc}
 8009cf2:	bf00      	nop
 8009cf4:	20000240 	.word	0x20000240
 8009cf8:	200001f4 	.word	0x200001f4
 8009cfc:	20000248 	.word	0x20000248

08009d00 <AlarmState>:
 *
 * We only here look at the volatile interrupt flags set that from isr
 * the isr manage to clear interrupt at cpu level
 * we Here clear and re-arm/clear interrupt at the the device level and do the UI and display
 */
void AlarmState(void){
 8009d00:	b580      	push	{r7, lr}
 8009d02:	b084      	sub	sp, #16
 8009d04:	af00      	add	r7, sp, #0
    IntrStatus_t IntStatus;
    int status;

    if (IntrFired != 0) {
 8009d06:	4b54      	ldr	r3, [pc, #336]	; (8009e58 <AlarmState+0x158>)
 8009d08:	681b      	ldr	r3, [r3, #0]
 8009d0a:	2b00      	cmp	r3, #0
 8009d0c:	d03d      	beq.n	8009d8a <AlarmState+0x8a>
    /* Interrupt did fired Get interrupt  causes */
        status = VL6180x_RangeGetInterruptStatus(theVL6180xDev, &IntStatus.val);
 8009d0e:	1d3b      	adds	r3, r7, #4
 8009d10:	4619      	mov	r1, r3
 8009d12:	2052      	movs	r0, #82	; 0x52
 8009d14:	f7fe f9a0 	bl	8008058 <VL6180x_RangeGetInterruptStatus>
 8009d18:	60b8      	str	r0, [r7, #8]
        if (status) {
 8009d1a:	68bb      	ldr	r3, [r7, #8]
 8009d1c:	2b00      	cmp	r3, #0
 8009d1e:	d003      	beq.n	8009d28 <AlarmState+0x28>
            AbortErr("Al 1");
 8009d20:	484e      	ldr	r0, [pc, #312]	; (8009e5c <AlarmState+0x15c>)
 8009d22:	f7ff fddf 	bl	80098e4 <AbortErr>
            goto done;
 8009d26:	e092      	b.n	8009e4e <AlarmState+0x14e>
        }
        switch( IntStatus.status.Range ) {
 8009d28:	793b      	ldrb	r3, [r7, #4]
 8009d2a:	f3c3 0302 	ubfx	r3, r3, #0, #3
 8009d2e:	b2db      	uxtb	r3, r3
 8009d30:	3b01      	subs	r3, #1
 8009d32:	2b03      	cmp	r3, #3
 8009d34:	d81a      	bhi.n	8009d6c <AlarmState+0x6c>
 8009d36:	a201      	add	r2, pc, #4	; (adr r2, 8009d3c <AlarmState+0x3c>)
 8009d38:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009d3c:	08009d4d 	.word	0x08009d4d
 8009d40:	08009d55 	.word	0x08009d55
 8009d44:	08009d5d 	.word	0x08009d5d
 8009d48:	08009d65 	.word	0x08009d65
        case RES_INT_STAT_GPIO_LOW_LEVEL_THRESHOLD :
          term_printf("L---");
 8009d4c:	4844      	ldr	r0, [pc, #272]	; (8009e60 <AlarmState+0x160>)
 8009d4e:	f7fc faf9 	bl	8006344 <term_printf>
            break;
 8009d52:	e00b      	b.n	8009d6c <AlarmState+0x6c>
        case RES_INT_STAT_GPIO_HIGH_LEVEL_THRESHOLD :
        	term_printf("H---");
 8009d54:	4843      	ldr	r0, [pc, #268]	; (8009e64 <AlarmState+0x164>)
 8009d56:	f7fc faf5 	bl	8006344 <term_printf>
            break;
 8009d5a:	e007      	b.n	8009d6c <AlarmState+0x6c>
        case RES_INT_STAT_GPIO_OUT_OF_WINDOW :
            term_printf("O---");
 8009d5c:	4842      	ldr	r0, [pc, #264]	; (8009e68 <AlarmState+0x168>)
 8009d5e:	f7fc faf1 	bl	8006344 <term_printf>
            break;
 8009d62:	e003      	b.n	8009d6c <AlarmState+0x6c>
        case RES_INT_STAT_GPIO_NEW_SAMPLE_READY:
        	term_printf("n---");
 8009d64:	4841      	ldr	r0, [pc, #260]	; (8009e6c <AlarmState+0x16c>)
 8009d66:	f7fc faed 	bl	8006344 <term_printf>
            break;
 8009d6a:	bf00      	nop
        }
        VL6180x_RangeClearInterrupt(theVL6180xDev); /* clear it */
 8009d6c:	2101      	movs	r1, #1
 8009d6e:	2052      	movs	r0, #82	; 0x52
 8009d70:	f7fe f98b 	bl	800808a <VL6180x_ClearInterrupt>
        IntrFired = 0;
 8009d74:	4b38      	ldr	r3, [pc, #224]	; (8009e58 <AlarmState+0x158>)
 8009d76:	2200      	movs	r2, #0
 8009d78:	601a      	str	r2, [r3, #0]
        TimeStarted=g_TickCnt;
 8009d7a:	4b3d      	ldr	r3, [pc, #244]	; (8009e70 <AlarmState+0x170>)
 8009d7c:	681b      	ldr	r3, [r3, #0]
 8009d7e:	4a3d      	ldr	r2, [pc, #244]	; (8009e74 <AlarmState+0x174>)
 8009d80:	6013      	str	r3, [r2, #0]
        State.AlrmFired = 1;
 8009d82:	4b3d      	ldr	r3, [pc, #244]	; (8009e78 <AlarmState+0x178>)
 8009d84:	2201      	movs	r2, #1
 8009d86:	715a      	strb	r2, [r3, #5]
 8009d88:	e015      	b.n	8009db6 <AlarmState+0xb6>
    }
    else{
        int flush=0;
 8009d8a:	2300      	movs	r3, #0
 8009d8c:	60fb      	str	r3, [r7, #12]
        //sanity check we are not in a state where i/o is active without an edge
        if( g_TickCnt-TimeStarted> 5000 ){
 8009d8e:	4b38      	ldr	r3, [pc, #224]	; (8009e70 <AlarmState+0x170>)
 8009d90:	681a      	ldr	r2, [r3, #0]
 8009d92:	4b38      	ldr	r3, [pc, #224]	; (8009e74 <AlarmState+0x174>)
 8009d94:	681b      	ldr	r3, [r3, #0]
 8009d96:	1ad3      	subs	r3, r2, r3
 8009d98:	f241 3288 	movw	r2, #5000	; 0x1388
 8009d9c:	4293      	cmp	r3, r2
 8009d9e:	d90a      	bls.n	8009db6 <AlarmState+0xb6>
            if( flush )
 8009da0:	68fb      	ldr	r3, [r7, #12]
 8009da2:	2b00      	cmp	r3, #0
 8009da4:	d003      	beq.n	8009dae <AlarmState+0xae>
                VL6180x_RangeClearInterrupt(theVL6180xDev); /* clear it */
 8009da6:	2101      	movs	r1, #1
 8009da8:	2052      	movs	r0, #82	; 0x52
 8009daa:	f7fe f96e 	bl	800808a <VL6180x_ClearInterrupt>
            TimeStarted=g_TickCnt;
 8009dae:	4b30      	ldr	r3, [pc, #192]	; (8009e70 <AlarmState+0x170>)
 8009db0:	681b      	ldr	r3, [r3, #0]
 8009db2:	4a30      	ldr	r2, [pc, #192]	; (8009e74 <AlarmState+0x174>)
 8009db4:	6013      	str	r3, [r2, #0]
        }
    }
    if( State.AlrmFired ){
 8009db6:	4b30      	ldr	r3, [pc, #192]	; (8009e78 <AlarmState+0x178>)
 8009db8:	795b      	ldrb	r3, [r3, #5]
 8009dba:	2b00      	cmp	r3, #0
 8009dbc:	d00a      	beq.n	8009dd4 <AlarmState+0xd4>
        /* After an interrupt fire keep the display message for some minimal time
         * over wise it could not be visible at all */
        if( g_TickCnt-TimeStarted > AlarmKeepDispTime )
 8009dbe:	4b2c      	ldr	r3, [pc, #176]	; (8009e70 <AlarmState+0x170>)
 8009dc0:	681a      	ldr	r2, [r3, #0]
 8009dc2:	4b2c      	ldr	r3, [pc, #176]	; (8009e74 <AlarmState+0x174>)
 8009dc4:	681b      	ldr	r3, [r3, #0]
 8009dc6:	1ad3      	subs	r3, r2, r3
 8009dc8:	2bfa      	cmp	r3, #250	; 0xfa
 8009dca:	d91a      	bls.n	8009e02 <AlarmState+0x102>
            State.AlrmFired = 0;
 8009dcc:	4b2a      	ldr	r3, [pc, #168]	; (8009e78 <AlarmState+0x178>)
 8009dce:	2200      	movs	r2, #0
 8009dd0:	715a      	strb	r2, [r3, #5]
 8009dd2:	e016      	b.n	8009e02 <AlarmState+0x102>
    }
    else{
        switch( State.CurAlrm ){
 8009dd4:	4b28      	ldr	r3, [pc, #160]	; (8009e78 <AlarmState+0x178>)
 8009dd6:	791b      	ldrb	r3, [r3, #4]
 8009dd8:	2b02      	cmp	r3, #2
 8009dda:	d00e      	beq.n	8009dfa <AlarmState+0xfa>
 8009ddc:	2b02      	cmp	r3, #2
 8009dde:	dc10      	bgt.n	8009e02 <AlarmState+0x102>
 8009de0:	2b00      	cmp	r3, #0
 8009de2:	d002      	beq.n	8009dea <AlarmState+0xea>
 8009de4:	2b01      	cmp	r3, #1
 8009de6:	d004      	beq.n	8009df2 <AlarmState+0xf2>
 8009de8:	e00b      	b.n	8009e02 <AlarmState+0x102>
            case 0 :
            	term_printf("alarm = Low\n\r");
 8009dea:	4824      	ldr	r0, [pc, #144]	; (8009e7c <AlarmState+0x17c>)
 8009dec:	f7fc faaa 	bl	8006344 <term_printf>
                break;
 8009df0:	e007      	b.n	8009e02 <AlarmState+0x102>
            case 1 :
               	term_printf("alarm = High\n\r");
 8009df2:	4823      	ldr	r0, [pc, #140]	; (8009e80 <AlarmState+0x180>)
 8009df4:	f7fc faa6 	bl	8006344 <term_printf>
                break;
 8009df8:	e003      	b.n	8009e02 <AlarmState+0x102>
            case 2:
             	term_printf("alarm = Window\n\r");
 8009dfa:	4822      	ldr	r0, [pc, #136]	; (8009e84 <AlarmState+0x184>)
 8009dfc:	f7fc faa2 	bl	8006344 <term_printf>
                break;
 8009e00:	bf00      	nop
        }
    }
    /* keep On refreshing display at every idle loop */
    DISP_ExecLoopBody();
 8009e02:	f7ff fcb1 	bl	8009768 <DISP_ExecLoopBody>

    if( !BSP_GetPushButton() ){
 8009e06:	f7ff fd23 	bl	8009850 <BSP_GetPushButton>
 8009e0a:	4603      	mov	r3, r0
 8009e0c:	2b00      	cmp	r3, #0
 8009e0e:	d11d      	bne.n	8009e4c <AlarmState+0x14c>
        // when button get presses wait it get release (keep doing display)
        status = PusbButton_WaitUnPress();
 8009e10:	f7ff fe5e 	bl	8009ad0 <PusbButton_WaitUnPress>
 8009e14:	60b8      	str	r0, [r7, #8]
        if( status ){
 8009e16:	68bb      	ldr	r3, [r7, #8]
 8009e18:	2b00      	cmp	r3, #0
 8009e1a:	d005      	beq.n	8009e28 <AlarmState+0x128>
            // BP stay pressed very long time switch back to range/als
            AlarmStop();
 8009e1c:	f7ff ff2a 	bl	8009c74 <AlarmStop>
            State.mode=FromSwitch;
 8009e20:	4b15      	ldr	r3, [pc, #84]	; (8009e78 <AlarmState+0x178>)
 8009e22:	2207      	movs	r2, #7
 8009e24:	705a      	strb	r2, [r3, #1]
        }
    }

done:
    ;
}
 8009e26:	e012      	b.n	8009e4e <AlarmState+0x14e>
            State.CurAlrm=(State.CurAlrm+1)%3;
 8009e28:	4b13      	ldr	r3, [pc, #76]	; (8009e78 <AlarmState+0x178>)
 8009e2a:	791b      	ldrb	r3, [r3, #4]
 8009e2c:	1c5a      	adds	r2, r3, #1
 8009e2e:	4b16      	ldr	r3, [pc, #88]	; (8009e88 <AlarmState+0x188>)
 8009e30:	fb83 3102 	smull	r3, r1, r3, r2
 8009e34:	17d3      	asrs	r3, r2, #31
 8009e36:	1ac9      	subs	r1, r1, r3
 8009e38:	460b      	mov	r3, r1
 8009e3a:	005b      	lsls	r3, r3, #1
 8009e3c:	440b      	add	r3, r1
 8009e3e:	1ad1      	subs	r1, r2, r3
 8009e40:	b2ca      	uxtb	r2, r1
 8009e42:	4b0d      	ldr	r3, [pc, #52]	; (8009e78 <AlarmState+0x178>)
 8009e44:	711a      	strb	r2, [r3, #4]
            AlarmUpdateUseCase();
 8009e46:	f7ff fee9 	bl	8009c1c <AlarmUpdateUseCase>
}
 8009e4a:	e000      	b.n	8009e4e <AlarmState+0x14e>
done:
 8009e4c:	bf00      	nop
}
 8009e4e:	bf00      	nop
 8009e50:	3710      	adds	r7, #16
 8009e52:	46bd      	mov	sp, r7
 8009e54:	bd80      	pop	{r7, pc}
 8009e56:	bf00      	nop
 8009e58:	200001d8 	.word	0x200001d8
 8009e5c:	0800b79c 	.word	0x0800b79c
 8009e60:	0800b7a4 	.word	0x0800b7a4
 8009e64:	0800b7ac 	.word	0x0800b7ac
 8009e68:	0800b7b4 	.word	0x0800b7b4
 8009e6c:	0800b7bc 	.word	0x0800b7bc
 8009e70:	200001f4 	.word	0x200001f4
 8009e74:	20000248 	.word	0x20000248
 8009e78:	20000240 	.word	0x20000240
 8009e7c:	0800b7c4 	.word	0x0800b7c4
 8009e80:	0800b7d4 	.word	0x0800b7d4
 8009e84:	0800b7e4 	.word	0x0800b7e4
 8009e88:	55555556 	.word	0x55555556

08009e8c <GoToAlaramState>:

//=================================================================================
void GoToAlaramState(void) {
 8009e8c:	b580      	push	{r7, lr}
 8009e8e:	af00      	add	r7, sp, #0
    AlarmInit();
 8009e90:	f7ff ff00 	bl	8009c94 <AlarmInit>
}
 8009e94:	bf00      	nop
 8009e96:	bd80      	pop	{r7, pc}

08009e98 <RangeState>:
//=================================================================================
/**
 * Ranging mode idle loop
 */
void RangeState(void) {
 8009e98:	b580      	push	{r7, lr}
 8009e9a:	b084      	sub	sp, #16
 8009e9c:	af00      	add	r7, sp, #0
    int status;
    uint16_t hlimit;
    uint8_t scaling;

    scaling = VL6180x_UpscaleGetScaling(theVL6180xDev);
 8009e9e:	2052      	movs	r0, #82	; 0x52
 8009ea0:	f7fe fa7e 	bl	80083a0 <VL6180x_UpscaleGetScaling>
 8009ea4:	4603      	mov	r3, r0
 8009ea6:	73fb      	strb	r3, [r7, #15]
    status = VL6180x_RangePollMeasurement(theVL6180xDev, &Range); /* these invoke dipslay for  polling */
 8009ea8:	4992      	ldr	r1, [pc, #584]	; (800a0f4 <RangeState+0x25c>)
 8009eaa:	2052      	movs	r0, #82	; 0x52
 8009eac:	f7fd ff48 	bl	8007d40 <VL6180x_RangePollMeasurement>
 8009eb0:	60b8      	str	r0, [r7, #8]
    if (status) {
 8009eb2:	68bb      	ldr	r3, [r7, #8]
 8009eb4:	2b00      	cmp	r3, #0
 8009eb6:	d003      	beq.n	8009ec0 <RangeState+0x28>
        AbortErr("Er r");
 8009eb8:	488f      	ldr	r0, [pc, #572]	; (800a0f8 <RangeState+0x260>)
 8009eba:	f7ff fd13 	bl	80098e4 <AbortErr>
        return;
 8009ebe:	e171      	b.n	800a1a4 <RangeState+0x30c>
    }

    hlimit = VL6180x_GetUpperLimit(theVL6180xDev);
 8009ec0:	2052      	movs	r0, #82	; 0x52
 8009ec2:	f7fd fc8b 	bl	80077dc <VL6180x_GetUpperLimit>
 8009ec6:	4603      	mov	r3, r0
 8009ec8:	80fb      	strh	r3, [r7, #6]
    if (Range.range_mm >= (hlimit * AutoThreshHigh) / 100 && scaling < 3 && State.AutoScale) {
 8009eca:	4b8a      	ldr	r3, [pc, #552]	; (800a0f4 <RangeState+0x25c>)
 8009ecc:	6819      	ldr	r1, [r3, #0]
 8009ece:	88fa      	ldrh	r2, [r7, #6]
 8009ed0:	4613      	mov	r3, r2
 8009ed2:	009b      	lsls	r3, r3, #2
 8009ed4:	4413      	add	r3, r2
 8009ed6:	011b      	lsls	r3, r3, #4
 8009ed8:	4a88      	ldr	r2, [pc, #544]	; (800a0fc <RangeState+0x264>)
 8009eda:	fb82 0203 	smull	r0, r2, r2, r3
 8009ede:	1152      	asrs	r2, r2, #5
 8009ee0:	17db      	asrs	r3, r3, #31
 8009ee2:	1ad3      	subs	r3, r2, r3
 8009ee4:	4299      	cmp	r1, r3
 8009ee6:	db10      	blt.n	8009f0a <RangeState+0x72>
 8009ee8:	7bfb      	ldrb	r3, [r7, #15]
 8009eea:	2b02      	cmp	r3, #2
 8009eec:	d80d      	bhi.n	8009f0a <RangeState+0x72>
 8009eee:	4b84      	ldr	r3, [pc, #528]	; (800a100 <RangeState+0x268>)
 8009ef0:	781b      	ldrb	r3, [r3, #0]
 8009ef2:	f003 0302 	and.w	r3, r3, #2
 8009ef6:	b2db      	uxtb	r3, r3
 8009ef8:	2b00      	cmp	r3, #0
 8009efa:	d006      	beq.n	8009f0a <RangeState+0x72>
        VL6180x_UpscaleSetScaling(theVL6180xDev, scaling + 1);
 8009efc:	7bfb      	ldrb	r3, [r7, #15]
 8009efe:	3301      	adds	r3, #1
 8009f00:	b2db      	uxtb	r3, r3
 8009f02:	4619      	mov	r1, r3
 8009f04:	2052      	movs	r0, #82	; 0x52
 8009f06:	f7fe f9cb 	bl	80082a0 <VL6180x_UpscaleSetScaling>
    }
    if (Range.range_mm < (hlimit * AutoThreshLow) / 100 && scaling > 1 && State.AutoScale) {
 8009f0a:	4b7a      	ldr	r3, [pc, #488]	; (800a0f4 <RangeState+0x25c>)
 8009f0c:	6819      	ldr	r1, [r3, #0]
 8009f0e:	88fa      	ldrh	r2, [r7, #6]
 8009f10:	4613      	mov	r3, r2
 8009f12:	015b      	lsls	r3, r3, #5
 8009f14:	4413      	add	r3, r2
 8009f16:	4a79      	ldr	r2, [pc, #484]	; (800a0fc <RangeState+0x264>)
 8009f18:	fb82 0203 	smull	r0, r2, r2, r3
 8009f1c:	1152      	asrs	r2, r2, #5
 8009f1e:	17db      	asrs	r3, r3, #31
 8009f20:	1ad3      	subs	r3, r2, r3
 8009f22:	4299      	cmp	r1, r3
 8009f24:	da10      	bge.n	8009f48 <RangeState+0xb0>
 8009f26:	7bfb      	ldrb	r3, [r7, #15]
 8009f28:	2b01      	cmp	r3, #1
 8009f2a:	d90d      	bls.n	8009f48 <RangeState+0xb0>
 8009f2c:	4b74      	ldr	r3, [pc, #464]	; (800a100 <RangeState+0x268>)
 8009f2e:	781b      	ldrb	r3, [r3, #0]
 8009f30:	f003 0302 	and.w	r3, r3, #2
 8009f34:	b2db      	uxtb	r3, r3
 8009f36:	2b00      	cmp	r3, #0
 8009f38:	d006      	beq.n	8009f48 <RangeState+0xb0>
        VL6180x_UpscaleSetScaling(theVL6180xDev, scaling - 1);
 8009f3a:	7bfb      	ldrb	r3, [r7, #15]
 8009f3c:	3b01      	subs	r3, #1
 8009f3e:	b2db      	uxtb	r3, r3
 8009f40:	4619      	mov	r1, r3
 8009f42:	2052      	movs	r0, #82	; 0x52
 8009f44:	f7fe f9ac 	bl	80082a0 <VL6180x_UpscaleSetScaling>
    }

    if (Range.errorStatus) {
 8009f48:	4b6a      	ldr	r3, [pc, #424]	; (800a0f4 <RangeState+0x25c>)
 8009f4a:	689b      	ldr	r3, [r3, #8]
 8009f4c:	2b00      	cmp	r3, #0
 8009f4e:	d05a      	beq.n	800a006 <RangeState+0x16e>
        /* no valid ranging*/
        if (State.OutofRAnge) {
 8009f50:	4b6b      	ldr	r3, [pc, #428]	; (800a100 <RangeState+0x268>)
 8009f52:	781b      	ldrb	r3, [r3, #0]
 8009f54:	f003 0301 	and.w	r3, r3, #1
 8009f58:	b2db      	uxtb	r3, r3
 8009f5a:	2b00      	cmp	r3, #0
 8009f5c:	d02f      	beq.n	8009fbe <RangeState+0x126>
#if VL6180x_HAVE_DMAX_RANGING
            if ((int)g_TickCnt - (int)TimeStarted >= ErrRangeDispTime &&  (int)g_TickCnt - (int)TimeStarted <  ErrRangeDispTime + DMaxDispTime ){
 8009f5e:	4b69      	ldr	r3, [pc, #420]	; (800a104 <RangeState+0x26c>)
 8009f60:	681b      	ldr	r3, [r3, #0]
 8009f62:	461a      	mov	r2, r3
 8009f64:	4b68      	ldr	r3, [pc, #416]	; (800a108 <RangeState+0x270>)
 8009f66:	681b      	ldr	r3, [r3, #0]
 8009f68:	1ad3      	subs	r3, r2, r3
 8009f6a:	2b00      	cmp	r3, #0
 8009f6c:	db0e      	blt.n	8009f8c <RangeState+0xf4>
 8009f6e:	4b65      	ldr	r3, [pc, #404]	; (800a104 <RangeState+0x26c>)
 8009f70:	681b      	ldr	r3, [r3, #0]
 8009f72:	461a      	mov	r2, r3
 8009f74:	4b64      	ldr	r3, [pc, #400]	; (800a108 <RangeState+0x270>)
 8009f76:	681b      	ldr	r3, [r3, #0]
 8009f78:	1ad3      	subs	r3, r2, r3
 8009f7a:	2b00      	cmp	r3, #0
 8009f7c:	da06      	bge.n	8009f8c <RangeState+0xf4>
                    term_printf("d%d", (int)Range.DMax);
 8009f7e:	4b5d      	ldr	r3, [pc, #372]	; (800a0f4 <RangeState+0x25c>)
 8009f80:	69db      	ldr	r3, [r3, #28]
 8009f82:	4619      	mov	r1, r3
 8009f84:	4861      	ldr	r0, [pc, #388]	; (800a10c <RangeState+0x274>)
 8009f86:	f7fc f9dd 	bl	8006344 <term_printf>
 8009f8a:	e081      	b.n	800a090 <RangeState+0x1f8>
                    //SetDisplayString(buffer);
            }
            else

#endif
            if((int)g_TickCnt - (int)TimeStarted < ErrRangeDispTime  )
 8009f8c:	4b5d      	ldr	r3, [pc, #372]	; (800a104 <RangeState+0x26c>)
 8009f8e:	681b      	ldr	r3, [r3, #0]
 8009f90:	461a      	mov	r2, r3
 8009f92:	4b5d      	ldr	r3, [pc, #372]	; (800a108 <RangeState+0x270>)
 8009f94:	681b      	ldr	r3, [r3, #0]
 8009f96:	1ad3      	subs	r3, r2, r3
 8009f98:	2b00      	cmp	r3, #0
 8009f9a:	da06      	bge.n	8009faa <RangeState+0x112>
            {

                term_printf("rE%d\n\r", (int) Range.errorStatus);
 8009f9c:	4b55      	ldr	r3, [pc, #340]	; (800a0f4 <RangeState+0x25c>)
 8009f9e:	689b      	ldr	r3, [r3, #8]
 8009fa0:	4619      	mov	r1, r3
 8009fa2:	485b      	ldr	r0, [pc, #364]	; (800a110 <RangeState+0x278>)
 8009fa4:	f7fc f9ce 	bl	8006344 <term_printf>
 8009fa8:	e072      	b.n	800a090 <RangeState+0x1f8>
               // SetDisplayString(buffer);
            }
            else{
                State.OutofRAnge=0; /* back to out of range display */
 8009faa:	4a55      	ldr	r2, [pc, #340]	; (800a100 <RangeState+0x268>)
 8009fac:	7813      	ldrb	r3, [r2, #0]
 8009fae:	f36f 0300 	bfc	r3, #0, #1
 8009fb2:	7013      	strb	r3, [r2, #0]
                TimeStarted=g_TickCnt;
 8009fb4:	4b53      	ldr	r3, [pc, #332]	; (800a104 <RangeState+0x26c>)
 8009fb6:	681b      	ldr	r3, [r3, #0]
 8009fb8:	4a53      	ldr	r2, [pc, #332]	; (800a108 <RangeState+0x270>)
 8009fba:	6013      	str	r3, [r2, #0]
 8009fbc:	e068      	b.n	800a090 <RangeState+0x1f8>
            }
        }
        else {
            int FilterEn;
#if VL6180x_WRAP_AROUND_FILTER_SUPPORT
            FilterEn = VL6180x_FilterGetState(theVL6180xDev);
 8009fbe:	2052      	movs	r0, #82	; 0x52
 8009fc0:	f7fd ff9e 	bl	8007f00 <VL6180x_FilterGetState>
 8009fc4:	6038      	str	r0, [r7, #0]
            if (FilterEn && VL6180x_RangeIsFilteredMeasurement(&Range) ){
 8009fc6:	683b      	ldr	r3, [r7, #0]
 8009fc8:	2b00      	cmp	r3, #0
 8009fca:	d007      	beq.n	8009fdc <RangeState+0x144>
 8009fcc:	4b49      	ldr	r3, [pc, #292]	; (800a0f4 <RangeState+0x25c>)
 8009fce:	689b      	ldr	r3, [r3, #8]
 8009fd0:	2b10      	cmp	r3, #16
 8009fd2:	d103      	bne.n	8009fdc <RangeState+0x144>
                SetDisplayString("F---");
 8009fd4:	484f      	ldr	r0, [pc, #316]	; (800a114 <RangeState+0x27c>)
 8009fd6:	f7ff fbeb 	bl	80097b0 <SetDisplayString>
 8009fda:	e002      	b.n	8009fe2 <RangeState+0x14a>
            }
            else
                SetDisplayString("r---");
 8009fdc:	484e      	ldr	r0, [pc, #312]	; (800a118 <RangeState+0x280>)
 8009fde:	f7ff fbe7 	bl	80097b0 <SetDisplayString>
#else
            SetDisplayString("r---");
#endif
            if( g_TickCnt - TimeStarted > OutORangeDispfTime ) {
 8009fe2:	4b48      	ldr	r3, [pc, #288]	; (800a104 <RangeState+0x26c>)
 8009fe4:	681a      	ldr	r2, [r3, #0]
 8009fe6:	4b48      	ldr	r3, [pc, #288]	; (800a108 <RangeState+0x270>)
 8009fe8:	681b      	ldr	r3, [r3, #0]
 8009fea:	1ad3      	subs	r3, r2, r3
 8009fec:	f5b3 7f48 	cmp.w	r3, #800	; 0x320
 8009ff0:	d94e      	bls.n	800a090 <RangeState+0x1f8>
                State.OutofRAnge = 1;
 8009ff2:	4a43      	ldr	r2, [pc, #268]	; (800a100 <RangeState+0x268>)
 8009ff4:	7813      	ldrb	r3, [r2, #0]
 8009ff6:	f043 0301 	orr.w	r3, r3, #1
 8009ffa:	7013      	strb	r3, [r2, #0]
                TimeStarted = g_TickCnt;
 8009ffc:	4b41      	ldr	r3, [pc, #260]	; (800a104 <RangeState+0x26c>)
 8009ffe:	681b      	ldr	r3, [r3, #0]
 800a000:	4a41      	ldr	r2, [pc, #260]	; (800a108 <RangeState+0x270>)
 800a002:	6013      	str	r3, [r2, #0]
 800a004:	e044      	b.n	800a090 <RangeState+0x1f8>
            }
        }
    }
    else {
        State.OutofRAnge = 0;
 800a006:	4a3e      	ldr	r2, [pc, #248]	; (800a100 <RangeState+0x268>)
 800a008:	7813      	ldrb	r3, [r2, #0]
 800a00a:	f36f 0300 	bfc	r3, #0, #1
 800a00e:	7013      	strb	r3, [r2, #0]
        TimeStarted = g_TickCnt;
 800a010:	4b3c      	ldr	r3, [pc, #240]	; (800a104 <RangeState+0x26c>)
 800a012:	681b      	ldr	r3, [r3, #0]
 800a014:	4a3c      	ldr	r2, [pc, #240]	; (800a108 <RangeState+0x270>)
 800a016:	6013      	str	r3, [r2, #0]
        range = (range * Alpha + Range.range_mm * ((1 << 16) - Alpha)) >> 16;
 800a018:	4b40      	ldr	r3, [pc, #256]	; (800a11c <RangeState+0x284>)
 800a01a:	881b      	ldrh	r3, [r3, #0]
 800a01c:	461a      	mov	r2, r3
 800a01e:	4b40      	ldr	r3, [pc, #256]	; (800a120 <RangeState+0x288>)
 800a020:	681b      	ldr	r3, [r3, #0]
 800a022:	fb03 f202 	mul.w	r2, r3, r2
 800a026:	4b33      	ldr	r3, [pc, #204]	; (800a0f4 <RangeState+0x25c>)
 800a028:	681b      	ldr	r3, [r3, #0]
 800a02a:	493d      	ldr	r1, [pc, #244]	; (800a120 <RangeState+0x288>)
 800a02c:	6809      	ldr	r1, [r1, #0]
 800a02e:	f5c1 3180 	rsb	r1, r1, #65536	; 0x10000
 800a032:	fb01 f303 	mul.w	r3, r1, r3
 800a036:	4413      	add	r3, r2
 800a038:	141b      	asrs	r3, r3, #16
 800a03a:	b29a      	uxth	r2, r3
 800a03c:	4b37      	ldr	r3, [pc, #220]	; (800a11c <RangeState+0x284>)
 800a03e:	801a      	strh	r2, [r3, #0]
    	term_printf("range:%d\n\r", (int) range);
 800a040:	4b36      	ldr	r3, [pc, #216]	; (800a11c <RangeState+0x284>)
 800a042:	881b      	ldrh	r3, [r3, #0]
 800a044:	4619      	mov	r1, r3
 800a046:	4837      	ldr	r0, [pc, #220]	; (800a124 <RangeState+0x28c>)
 800a048:	f7fc f97c 	bl	8006344 <term_printf>
    	sprintf(buffer,"r%d",(int)range);
 800a04c:	4b33      	ldr	r3, [pc, #204]	; (800a11c <RangeState+0x284>)
 800a04e:	881b      	ldrh	r3, [r3, #0]
 800a050:	461a      	mov	r2, r3
 800a052:	4935      	ldr	r1, [pc, #212]	; (800a128 <RangeState+0x290>)
 800a054:	4835      	ldr	r0, [pc, #212]	; (800a12c <RangeState+0x294>)
 800a056:	f000 fa2f 	bl	800a4b8 <siprintf>
        if (State.AutoScale) {
 800a05a:	4b29      	ldr	r3, [pc, #164]	; (800a100 <RangeState+0x268>)
 800a05c:	781b      	ldrb	r3, [r3, #0]
 800a05e:	f003 0302 	and.w	r3, r3, #2
 800a062:	b2db      	uxtb	r3, r3
 800a064:	2b00      	cmp	r3, #0
 800a066:	d010      	beq.n	800a08a <RangeState+0x1f2>
            if (scaling == 1) {
 800a068:	7bfb      	ldrb	r3, [r7, #15]
 800a06a:	2b01      	cmp	r3, #1
 800a06c:	d103      	bne.n	800a076 <RangeState+0x1de>
                buffer[0] = '_';
 800a06e:	4b2f      	ldr	r3, [pc, #188]	; (800a12c <RangeState+0x294>)
 800a070:	225f      	movs	r2, #95	; 0x5f
 800a072:	701a      	strb	r2, [r3, #0]
 800a074:	e009      	b.n	800a08a <RangeState+0x1f2>
            }
            else
                if (scaling == 2)
 800a076:	7bfb      	ldrb	r3, [r7, #15]
 800a078:	2b02      	cmp	r3, #2
 800a07a:	d103      	bne.n	800a084 <RangeState+0x1ec>
                    buffer[0] = '=';
 800a07c:	4b2b      	ldr	r3, [pc, #172]	; (800a12c <RangeState+0x294>)
 800a07e:	223d      	movs	r2, #61	; 0x3d
 800a080:	701a      	strb	r2, [r3, #0]
 800a082:	e002      	b.n	800a08a <RangeState+0x1f2>
                else
                    buffer[0] = '~';
 800a084:	4b29      	ldr	r3, [pc, #164]	; (800a12c <RangeState+0x294>)
 800a086:	227e      	movs	r2, #126	; 0x7e
 800a088:	701a      	strb	r2, [r3, #0]
        }

        SetDisplayString(buffer);
 800a08a:	4828      	ldr	r0, [pc, #160]	; (800a12c <RangeState+0x294>)
 800a08c:	f7ff fb90 	bl	80097b0 <SetDisplayString>
    }

#define max_scale 3
    if (!BSP_GetPushButton()) {
 800a090:	f7ff fbde 	bl	8009850 <BSP_GetPushButton>
 800a094:	4603      	mov	r3, r0
 800a096:	2b00      	cmp	r3, #0
 800a098:	f040 8084 	bne.w	800a1a4 <RangeState+0x30c>
        TimeStarted = g_TickCnt;
 800a09c:	4b19      	ldr	r3, [pc, #100]	; (800a104 <RangeState+0x26c>)
 800a09e:	681b      	ldr	r3, [r3, #0]
 800a0a0:	4a19      	ldr	r2, [pc, #100]	; (800a108 <RangeState+0x270>)
 800a0a2:	6013      	str	r3, [r2, #0]
        status = PusbButton_WaitUnPress();
 800a0a4:	f7ff fd14 	bl	8009ad0 <PusbButton_WaitUnPress>
 800a0a8:	60b8      	str	r0, [r7, #8]
        if (status) {
 800a0aa:	68bb      	ldr	r3, [r7, #8]
 800a0ac:	2b00      	cmp	r3, #0
 800a0ae:	d002      	beq.n	800a0b6 <RangeState+0x21e>
            GoToAlaramState();
 800a0b0:	f7ff feec 	bl	8009e8c <GoToAlaramState>
            return;
 800a0b4:	e076      	b.n	800a1a4 <RangeState+0x30c>
        }
        State.ScaleSwapCnt++;
 800a0b6:	4b12      	ldr	r3, [pc, #72]	; (800a100 <RangeState+0x268>)
 800a0b8:	f993 3002 	ldrsb.w	r3, [r3, #2]
 800a0bc:	b2db      	uxtb	r3, r3
 800a0be:	3301      	adds	r3, #1
 800a0c0:	b2db      	uxtb	r3, r3
 800a0c2:	b25a      	sxtb	r2, r3
 800a0c4:	4b0e      	ldr	r3, [pc, #56]	; (800a100 <RangeState+0x268>)
 800a0c6:	709a      	strb	r2, [r3, #2]
        if (State.ScaleSwapCnt % (max_scale + 1) == max_scale) {
 800a0c8:	4b0d      	ldr	r3, [pc, #52]	; (800a100 <RangeState+0x268>)
 800a0ca:	f993 3002 	ldrsb.w	r3, [r3, #2]
 800a0ce:	425a      	negs	r2, r3
 800a0d0:	f003 0303 	and.w	r3, r3, #3
 800a0d4:	f002 0203 	and.w	r2, r2, #3
 800a0d8:	bf58      	it	pl
 800a0da:	4253      	negpl	r3, r2
 800a0dc:	b25b      	sxtb	r3, r3
 800a0de:	2b03      	cmp	r3, #3
 800a0e0:	d126      	bne.n	800a130 <RangeState+0x298>
            State.AutoScale = 1;
 800a0e2:	4a07      	ldr	r2, [pc, #28]	; (800a100 <RangeState+0x268>)
 800a0e4:	7813      	ldrb	r3, [r2, #0]
 800a0e6:	f043 0302 	orr.w	r3, r3, #2
 800a0ea:	7013      	strb	r3, [r2, #0]
            scaling = max_scale;
 800a0ec:	2303      	movs	r3, #3
 800a0ee:	73fb      	strb	r3, [r7, #15]
 800a0f0:	e03b      	b.n	800a16a <RangeState+0x2d2>
 800a0f2:	bf00      	nop
 800a0f4:	200002d8 	.word	0x200002d8
 800a0f8:	0800b7f8 	.word	0x0800b7f8
 800a0fc:	51eb851f 	.word	0x51eb851f
 800a100:	20000240 	.word	0x20000240
 800a104:	200001f4 	.word	0x200001f4
 800a108:	20000248 	.word	0x20000248
 800a10c:	0800b800 	.word	0x0800b800
 800a110:	0800b804 	.word	0x0800b804
 800a114:	0800b80c 	.word	0x0800b80c
 800a118:	0800b814 	.word	0x0800b814
 800a11c:	20000300 	.word	0x20000300
 800a120:	20000114 	.word	0x20000114
 800a124:	0800b81c 	.word	0x0800b81c
 800a128:	0800b828 	.word	0x0800b828
 800a12c:	2000024c 	.word	0x2000024c
#if ALLOW_DISABLE_WAF_FROM_BLUE_BUTTON
            /* togle filtering every time we roll over all scaling(pass by autoscale) */
            if (State.AutoScale)
                State.FilterEn = !State.FilterEn;
#endif
            State.AutoScale = 0;
 800a130:	4a1e      	ldr	r2, [pc, #120]	; (800a1ac <RangeState+0x314>)
 800a132:	7813      	ldrb	r3, [r2, #0]
 800a134:	f36f 0341 	bfc	r3, #1, #1
 800a138:	7013      	strb	r3, [r2, #0]
            scaling = State.InitScale + (State.ScaleSwapCnt % max_scale);
 800a13a:	4b1c      	ldr	r3, [pc, #112]	; (800a1ac <RangeState+0x314>)
 800a13c:	78d8      	ldrb	r0, [r3, #3]
 800a13e:	4b1b      	ldr	r3, [pc, #108]	; (800a1ac <RangeState+0x314>)
 800a140:	f993 2002 	ldrsb.w	r2, [r3, #2]
 800a144:	4b1a      	ldr	r3, [pc, #104]	; (800a1b0 <RangeState+0x318>)
 800a146:	fb83 3102 	smull	r3, r1, r3, r2
 800a14a:	17d3      	asrs	r3, r2, #31
 800a14c:	1ac9      	subs	r1, r1, r3
 800a14e:	460b      	mov	r3, r1
 800a150:	005b      	lsls	r3, r3, #1
 800a152:	440b      	add	r3, r1
 800a154:	1ad3      	subs	r3, r2, r3
 800a156:	b25b      	sxtb	r3, r3
 800a158:	b2db      	uxtb	r3, r3
 800a15a:	4403      	add	r3, r0
 800a15c:	73fb      	strb	r3, [r7, #15]
            if (scaling > max_scale)
 800a15e:	7bfb      	ldrb	r3, [r7, #15]
 800a160:	2b03      	cmp	r3, #3
 800a162:	d902      	bls.n	800a16a <RangeState+0x2d2>
                scaling = scaling - (max_scale);
 800a164:	7bfb      	ldrb	r3, [r7, #15]
 800a166:	3b03      	subs	r3, #3
 800a168:	73fb      	strb	r3, [r7, #15]
        }

        status = VL6180x_UpscaleSetScaling(theVL6180xDev, scaling);
 800a16a:	7bfb      	ldrb	r3, [r7, #15]
 800a16c:	4619      	mov	r1, r3
 800a16e:	2052      	movs	r0, #82	; 0x52
 800a170:	f7fe f896 	bl	80082a0 <VL6180x_UpscaleSetScaling>
 800a174:	60b8      	str	r0, [r7, #8]
        if (status<0) {
 800a176:	68bb      	ldr	r3, [r7, #8]
 800a178:	2b00      	cmp	r3, #0
 800a17a:	da06      	bge.n	800a18a <RangeState+0x2f2>
            AbortErr("ErUp");
 800a17c:	480d      	ldr	r0, [pc, #52]	; (800a1b4 <RangeState+0x31c>)
 800a17e:	f7ff fbb1 	bl	80098e4 <AbortErr>
            State.mode = InitErr;
 800a182:	4b0a      	ldr	r3, [pc, #40]	; (800a1ac <RangeState+0x314>)
 800a184:	2202      	movs	r2, #2
 800a186:	705a      	strb	r2, [r3, #1]
 800a188:	e00c      	b.n	800a1a4 <RangeState+0x30c>
        }
        else {
            /* do not check status may fail when filter support not active */
            VL6180x_FilterSetState(theVL6180xDev, State.FilterEn);
 800a18a:	4b08      	ldr	r3, [pc, #32]	; (800a1ac <RangeState+0x314>)
 800a18c:	781b      	ldrb	r3, [r3, #0]
 800a18e:	f343 0380 	sbfx	r3, r3, #2, #1
 800a192:	b25b      	sxtb	r3, r3
 800a194:	4619      	mov	r1, r3
 800a196:	2052      	movs	r0, #82	; 0x52
 800a198:	f7fd fe9e 	bl	8007ed8 <VL6180x_FilterSetState>
            DoScalingSwap(scaling);
 800a19c:	7bfb      	ldrb	r3, [r7, #15]
 800a19e:	4618      	mov	r0, r3
 800a1a0:	f7ff fc3a 	bl	8009a18 <DoScalingSwap>
        }
    }
}
 800a1a4:	3710      	adds	r7, #16
 800a1a6:	46bd      	mov	sp, r7
 800a1a8:	bd80      	pop	{r7, pc}
 800a1aa:	bf00      	nop
 800a1ac:	20000240 	.word	0x20000240
 800a1b0:	55555556 	.word	0x55555556
 800a1b4:	0800b82c 	.word	0x0800b82c

0800a1b8 <XNUCLEO6180XA1_Init>:
{
}
//====================================================================
// Init XNUCLEO6180XA1 Expander
//====================================================================
void XNUCLEO6180XA1_Init(I2C_HandleTypeDef *hi2c1) {
 800a1b8:	b580      	push	{r7, lr}
 800a1ba:	b084      	sub	sp, #16
 800a1bc:	af00      	add	r7, sp, #0
 800a1be:	6078      	str	r0, [r7, #4]

    uint8_t ExpanderID[2];
    uint16_t PadDir;

    i2c1_ReadRegBuffer(EXPANDER_I2C_ADDRESS,0, ExpanderID,2);
 800a1c0:	f107 020c 	add.w	r2, r7, #12
 800a1c4:	2302      	movs	r3, #2
 800a1c6:	2100      	movs	r1, #0
 800a1c8:	2084      	movs	r0, #132	; 0x84
 800a1ca:	f7fb fe81 	bl	8005ed0 <i2c1_ReadRegBuffer>

    PadDir=~V2_DISP_SEL;	    // expander config
 800a1ce:	f24f 73ff 	movw	r3, #63487	; 0xf7ff
 800a1d2:	817b      	strh	r3, [r7, #10]
    i2c1_WriteRegBuffer(EXPANDER_I2C_ADDRESS, GPDR,  (uint8_t*)&PadDir, 2);
 800a1d4:	f107 020a 	add.w	r2, r7, #10
 800a1d8:	2302      	movs	r3, #2
 800a1da:	2114      	movs	r1, #20
 800a1dc:	2084      	movs	r0, #132	; 0x84
 800a1de:	f7fb fea9 	bl	8005f34 <i2c1_WriteRegBuffer>
    _V2_DisplayOff();
 800a1e2:	f000 f8f7 	bl	800a3d4 <_V2_DisplayOff>

}
 800a1e6:	bf00      	nop
 800a1e8:	3710      	adds	r7, #16
 800a1ea:	46bd      	mov	sp, r7
 800a1ec:	bd80      	pop	{r7, pc}
	...

0800a1f0 <_V2_SetChipEn>:
/**
 *
 * @param No    0= top , 1= Left, 2=Bottom 3=Right
 * @param state
 */
static void _V2_SetChipEn( int No, int state ){
 800a1f0:	b580      	push	{r7, lr}
 800a1f2:	b084      	sub	sp, #16
 800a1f4:	af00      	add	r7, sp, #0
 800a1f6:	6078      	str	r0, [r7, #4]
 800a1f8:	6039      	str	r1, [r7, #0]

	int mask = (No==3) ? V2_CHIPEN_R : ((No==2) ? V2_CHIPEN_B : ((No==1) ? V2_CHIPEN_L : V2_CHIPEN));
 800a1fa:	687b      	ldr	r3, [r7, #4]
 800a1fc:	2b03      	cmp	r3, #3
 800a1fe:	d00e      	beq.n	800a21e <_V2_SetChipEn+0x2e>
 800a200:	687b      	ldr	r3, [r7, #4]
 800a202:	2b02      	cmp	r3, #2
 800a204:	d008      	beq.n	800a218 <_V2_SetChipEn+0x28>
 800a206:	687b      	ldr	r3, [r7, #4]
 800a208:	2b01      	cmp	r3, #1
 800a20a:	d102      	bne.n	800a212 <_V2_SetChipEn+0x22>
 800a20c:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800a210:	e007      	b.n	800a222 <_V2_SetChipEn+0x32>
 800a212:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800a216:	e004      	b.n	800a222 <_V2_SetChipEn+0x32>
 800a218:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800a21c:	e001      	b.n	800a222 <_V2_SetChipEn+0x32>
 800a21e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800a222:	60fb      	str	r3, [r7, #12]
    if( state)
 800a224:	683b      	ldr	r3, [r7, #0]
 800a226:	2b00      	cmp	r3, #0
 800a228:	d00a      	beq.n	800a240 <_V2_SetChipEn+0x50>
        _V2PadVal|=mask ;
 800a22a:	68fb      	ldr	r3, [r7, #12]
 800a22c:	b21a      	sxth	r2, r3
 800a22e:	4b0f      	ldr	r3, [pc, #60]	; (800a26c <_V2_SetChipEn+0x7c>)
 800a230:	881b      	ldrh	r3, [r3, #0]
 800a232:	b21b      	sxth	r3, r3
 800a234:	4313      	orrs	r3, r2
 800a236:	b21b      	sxth	r3, r3
 800a238:	b29a      	uxth	r2, r3
 800a23a:	4b0c      	ldr	r3, [pc, #48]	; (800a26c <_V2_SetChipEn+0x7c>)
 800a23c:	801a      	strh	r2, [r3, #0]
 800a23e:	e00b      	b.n	800a258 <_V2_SetChipEn+0x68>
    else
        _V2PadVal&=~mask;
 800a240:	68fb      	ldr	r3, [r7, #12]
 800a242:	b21b      	sxth	r3, r3
 800a244:	43db      	mvns	r3, r3
 800a246:	b21a      	sxth	r2, r3
 800a248:	4b08      	ldr	r3, [pc, #32]	; (800a26c <_V2_SetChipEn+0x7c>)
 800a24a:	881b      	ldrh	r3, [r3, #0]
 800a24c:	b21b      	sxth	r3, r3
 800a24e:	4013      	ands	r3, r2
 800a250:	b21b      	sxth	r3, r3
 800a252:	b29a      	uxth	r2, r3
 800a254:	4b05      	ldr	r3, [pc, #20]	; (800a26c <_V2_SetChipEn+0x7c>)
 800a256:	801a      	strh	r2, [r3, #0]

    i2c1_WriteRegBuffer(EXPANDER_I2C_ADDRESS, GPSR, (uint8_t*)&_V2PadVal, 2); // Set Pin State Register
 800a258:	2302      	movs	r3, #2
 800a25a:	4a04      	ldr	r2, [pc, #16]	; (800a26c <_V2_SetChipEn+0x7c>)
 800a25c:	2112      	movs	r1, #18
 800a25e:	2084      	movs	r0, #132	; 0x84
 800a260:	f7fb fe68 	bl	8005f34 <i2c1_WriteRegBuffer>

}
 800a264:	bf00      	nop
 800a266:	3710      	adds	r7, #16
 800a268:	46bd      	mov	sp, r7
 800a26a:	bd80      	pop	{r7, pc}
 800a26c:	2000067c 	.word	0x2000067c

0800a270 <XNUCLEO6180XA1_Reset>:
//====================================================================
void XNUCLEO6180XA1_Reset(int state)
{
 800a270:	b580      	push	{r7, lr}
 800a272:	b082      	sub	sp, #8
 800a274:	af00      	add	r7, sp, #0
 800a276:	6078      	str	r0, [r7, #4]
        _V2_SetChipEn(0, state);
 800a278:	6879      	ldr	r1, [r7, #4]
 800a27a:	2000      	movs	r0, #0
 800a27c:	f7ff ffb8 	bl	800a1f0 <_V2_SetChipEn>
}
 800a280:	bf00      	nop
 800a282:	3708      	adds	r7, #8
 800a284:	46bd      	mov	sp, r7
 800a286:	bd80      	pop	{r7, pc}

0800a288 <XNUCLEO6180XA1_GetSwitch>:
        return 0;
}
//====================================================================
// Get Switch Button (red one) to choose between 'ALS' and 'range'
//====================================================================
int XNUCLEO6180XA1_GetSwitch(void){
 800a288:	b580      	push	{r7, lr}
 800a28a:	b082      	sub	sp, #8
 800a28c:	af00      	add	r7, sp, #0
    GPIO_PinState state ;
    state= _V2_GetSwicth() ? GPIO_PIN_SET : GPIO_PIN_RESET ;
 800a28e:	f000 f80d 	bl	800a2ac <_V2_GetSwicth>
 800a292:	4603      	mov	r3, r0
 800a294:	2b00      	cmp	r3, #0
 800a296:	bf14      	ite	ne
 800a298:	2301      	movne	r3, #1
 800a29a:	2300      	moveq	r3, #0
 800a29c:	b2db      	uxtb	r3, r3
 800a29e:	71fb      	strb	r3, [r7, #7]
    return state;
 800a2a0:	79fb      	ldrb	r3, [r7, #7]
}
 800a2a2:	4618      	mov	r0, r3
 800a2a4:	3708      	adds	r7, #8
 800a2a6:	46bd      	mov	sp, r7
 800a2a8:	bd80      	pop	{r7, pc}
	...

0800a2ac <_V2_GetSwicth>:
//====================================================================
int _V2_GetSwicth(){
 800a2ac:	b580      	push	{r7, lr}
 800a2ae:	b082      	sub	sp, #8
 800a2b0:	af00      	add	r7, sp, #0
    int status;
    uint16_t Value;
    status = i2c1_ReadRegBuffer(EXPANDER_I2C_ADDRESS,GPMR, (uint8_t*)&Value,2);
 800a2b2:	1cba      	adds	r2, r7, #2
 800a2b4:	2302      	movs	r3, #2
 800a2b6:	2110      	movs	r1, #16
 800a2b8:	2084      	movs	r0, #132	; 0x84
 800a2ba:	f7fb fe09 	bl	8005ed0 <i2c1_ReadRegBuffer>
 800a2be:	6078      	str	r0, [r7, #4]
    if(status ==0 ){
 800a2c0:	687b      	ldr	r3, [r7, #4]
 800a2c2:	2b00      	cmp	r3, #0
 800a2c4:	d105      	bne.n	800a2d2 <_V2_GetSwicth+0x26>
        Value&=V2_DISP_SEL;
 800a2c6:	887b      	ldrh	r3, [r7, #2]
 800a2c8:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800a2cc:	b29b      	uxth	r3, r3
 800a2ce:	807b      	strh	r3, [r7, #2]
 800a2d0:	e006      	b.n	800a2e0 <_V2_GetSwicth+0x34>
    }
    else{
        _err++;
 800a2d2:	4b06      	ldr	r3, [pc, #24]	; (800a2ec <_V2_GetSwicth+0x40>)
 800a2d4:	681b      	ldr	r3, [r3, #0]
 800a2d6:	3301      	adds	r3, #1
 800a2d8:	4a04      	ldr	r2, [pc, #16]	; (800a2ec <_V2_GetSwicth+0x40>)
 800a2da:	6013      	str	r3, [r2, #0]
        Value=0;
 800a2dc:	2300      	movs	r3, #0
 800a2de:	807b      	strh	r3, [r7, #2]
    }
    return Value;
 800a2e0:	887b      	ldrh	r3, [r7, #2]
}
 800a2e2:	4618      	mov	r0, r3
 800a2e4:	3708      	adds	r7, #8
 800a2e6:	46bd      	mov	sp, r7
 800a2e8:	bd80      	pop	{r7, pc}
 800a2ea:	bf00      	nop
 800a2ec:	200001dc 	.word	0x200001dc

0800a2f0 <XNUCLEO6180XA1_DisplayString>:

//====================================================================
// Display string on 7 segments
//====================================================================
void XNUCLEO6180XA1_DisplayString(const char *str, int SegDelayMs){
 800a2f0:	b580      	push	{r7, lr}
 800a2f2:	b084      	sub	sp, #16
 800a2f4:	af00      	add	r7, sp, #0
 800a2f6:	6078      	str	r0, [r7, #4]
 800a2f8:	6039      	str	r1, [r7, #0]
    int i;
    const char *pc;

    for( i=0, pc=str; i<4 && *pc!=0 ; i++, pc++){
 800a2fa:	2300      	movs	r3, #0
 800a2fc:	60fb      	str	r3, [r7, #12]
 800a2fe:	687b      	ldr	r3, [r7, #4]
 800a300:	60bb      	str	r3, [r7, #8]
 800a302:	e016      	b.n	800a332 <XNUCLEO6180XA1_DisplayString+0x42>
        _V2_Set7Segment( ascii_to_display_lut[(uint8_t)*pc], i);
 800a304:	68bb      	ldr	r3, [r7, #8]
 800a306:	781b      	ldrb	r3, [r3, #0]
 800a308:	461a      	mov	r2, r3
 800a30a:	4b12      	ldr	r3, [pc, #72]	; (800a354 <XNUCLEO6180XA1_DisplayString+0x64>)
 800a30c:	5c9b      	ldrb	r3, [r3, r2]
 800a30e:	68f9      	ldr	r1, [r7, #12]
 800a310:	4618      	mov	r0, r3
 800a312:	f000 f821 	bl	800a358 <_V2_Set7Segment>
        if( *(pc+1)== '.'){
 800a316:	68bb      	ldr	r3, [r7, #8]
 800a318:	3301      	adds	r3, #1
 800a31a:	781b      	ldrb	r3, [r3, #0]
 800a31c:	2b2e      	cmp	r3, #46	; 0x2e
 800a31e:	d102      	bne.n	800a326 <XNUCLEO6180XA1_DisplayString+0x36>
            pc++;
 800a320:	68bb      	ldr	r3, [r7, #8]
 800a322:	3301      	adds	r3, #1
 800a324:	60bb      	str	r3, [r7, #8]
    for( i=0, pc=str; i<4 && *pc!=0 ; i++, pc++){
 800a326:	68fb      	ldr	r3, [r7, #12]
 800a328:	3301      	adds	r3, #1
 800a32a:	60fb      	str	r3, [r7, #12]
 800a32c:	68bb      	ldr	r3, [r7, #8]
 800a32e:	3301      	adds	r3, #1
 800a330:	60bb      	str	r3, [r7, #8]
 800a332:	68fb      	ldr	r3, [r7, #12]
 800a334:	2b03      	cmp	r3, #3
 800a336:	dc03      	bgt.n	800a340 <XNUCLEO6180XA1_DisplayString+0x50>
 800a338:	68bb      	ldr	r3, [r7, #8]
 800a33a:	781b      	ldrb	r3, [r3, #0]
 800a33c:	2b00      	cmp	r3, #0
 800a33e:	d1e1      	bne.n	800a304 <XNUCLEO6180XA1_DisplayString+0x14>
        }
    }
    XNUCLEO6180XA1_WaitMilliSec(SegDelayMs);
 800a340:	6838      	ldr	r0, [r7, #0]
 800a342:	f7ff fa5f 	bl	8009804 <XNUCLEO6180XA1_WaitMilliSec>
    _V2_DisplayOff();
 800a346:	f000 f845 	bl	800a3d4 <_V2_DisplayOff>
 }
 800a34a:	bf00      	nop
 800a34c:	3710      	adds	r7, #16
 800a34e:	46bd      	mov	sp, r7
 800a350:	bd80      	pop	{r7, pc}
 800a352:	bf00      	nop
 800a354:	0800b834 	.word	0x0800b834

0800a358 <_V2_Set7Segment>:
//====================================================================
// Update 7 segment display
//====================================================================
static  void _V2_Set7Segment( int Leds, int digit ){
 800a358:	b580      	push	{r7, lr}
 800a35a:	b082      	sub	sp, #8
 800a35c:	af00      	add	r7, sp, #0
 800a35e:	6078      	str	r0, [r7, #4]
 800a360:	6039      	str	r1, [r7, #0]
    _V2PadVal |= 0x7F; /* clear 7 seg bits */
 800a362:	4b1b      	ldr	r3, [pc, #108]	; (800a3d0 <_V2_Set7Segment+0x78>)
 800a364:	881b      	ldrh	r3, [r3, #0]
 800a366:	f043 037f 	orr.w	r3, r3, #127	; 0x7f
 800a36a:	b29a      	uxth	r2, r3
 800a36c:	4b18      	ldr	r3, [pc, #96]	; (800a3d0 <_V2_Set7Segment+0x78>)
 800a36e:	801a      	strh	r2, [r3, #0]
    _V2PadVal |= V2_D1|V2_D2|V2_D3|V2_D4; /* all segment off */
 800a370:	4b17      	ldr	r3, [pc, #92]	; (800a3d0 <_V2_Set7Segment+0x78>)
 800a372:	881b      	ldrh	r3, [r3, #0]
 800a374:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 800a378:	b29a      	uxth	r2, r3
 800a37a:	4b15      	ldr	r3, [pc, #84]	; (800a3d0 <_V2_Set7Segment+0x78>)
 800a37c:	801a      	strh	r2, [r3, #0]
    _V2PadVal &= ~(V2_D1<<digit);         /* digit on */
 800a37e:	2280      	movs	r2, #128	; 0x80
 800a380:	683b      	ldr	r3, [r7, #0]
 800a382:	fa02 f303 	lsl.w	r3, r2, r3
 800a386:	b21b      	sxth	r3, r3
 800a388:	43db      	mvns	r3, r3
 800a38a:	b21a      	sxth	r2, r3
 800a38c:	4b10      	ldr	r3, [pc, #64]	; (800a3d0 <_V2_Set7Segment+0x78>)
 800a38e:	881b      	ldrh	r3, [r3, #0]
 800a390:	b21b      	sxth	r3, r3
 800a392:	4013      	ands	r3, r2
 800a394:	b21b      	sxth	r3, r3
 800a396:	b29a      	uxth	r2, r3
 800a398:	4b0d      	ldr	r3, [pc, #52]	; (800a3d0 <_V2_Set7Segment+0x78>)
 800a39a:	801a      	strh	r2, [r3, #0]
    _V2PadVal &= ~(Leds&0x7F);
 800a39c:	687b      	ldr	r3, [r7, #4]
 800a39e:	b29b      	uxth	r3, r3
 800a3a0:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800a3a4:	b29b      	uxth	r3, r3
 800a3a6:	43db      	mvns	r3, r3
 800a3a8:	b29b      	uxth	r3, r3
 800a3aa:	b21a      	sxth	r2, r3
 800a3ac:	4b08      	ldr	r3, [pc, #32]	; (800a3d0 <_V2_Set7Segment+0x78>)
 800a3ae:	881b      	ldrh	r3, [r3, #0]
 800a3b0:	b21b      	sxth	r3, r3
 800a3b2:	4013      	ands	r3, r2
 800a3b4:	b21b      	sxth	r3, r3
 800a3b6:	b29a      	uxth	r2, r3
 800a3b8:	4b05      	ldr	r3, [pc, #20]	; (800a3d0 <_V2_Set7Segment+0x78>)
 800a3ba:	801a      	strh	r2, [r3, #0]

    i2c1_WriteRegBuffer(EXPANDER_I2C_ADDRESS, GPSR, (uint8_t*)&_V2PadVal, 2);
 800a3bc:	2302      	movs	r3, #2
 800a3be:	4a04      	ldr	r2, [pc, #16]	; (800a3d0 <_V2_Set7Segment+0x78>)
 800a3c0:	2112      	movs	r1, #18
 800a3c2:	2084      	movs	r0, #132	; 0x84
 800a3c4:	f7fb fdb6 	bl	8005f34 <i2c1_WriteRegBuffer>
}
 800a3c8:	bf00      	nop
 800a3ca:	3708      	adds	r7, #8
 800a3cc:	46bd      	mov	sp, r7
 800a3ce:	bd80      	pop	{r7, pc}
 800a3d0:	2000067c 	.word	0x2000067c

0800a3d4 <_V2_DisplayOff>:

//====================================================================
// Clear 7 segments
//====================================================================
static void _V2_DisplayOff() {
 800a3d4:	b580      	push	{r7, lr}
 800a3d6:	af00      	add	r7, sp, #0
    _V2PadVal |= (V2_D1|V2_D2|V2_D3| V2_D4); /* segment en off */
 800a3d8:	4b07      	ldr	r3, [pc, #28]	; (800a3f8 <_V2_DisplayOff+0x24>)
 800a3da:	881b      	ldrh	r3, [r3, #0]
 800a3dc:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 800a3e0:	b29a      	uxth	r2, r3
 800a3e2:	4b05      	ldr	r3, [pc, #20]	; (800a3f8 <_V2_DisplayOff+0x24>)
 800a3e4:	801a      	strh	r2, [r3, #0]
    i2c1_WriteRegBuffer(EXPANDER_I2C_ADDRESS, GPSR, (uint8_t*)&_V2PadVal, 2);
 800a3e6:	2302      	movs	r3, #2
 800a3e8:	4a03      	ldr	r2, [pc, #12]	; (800a3f8 <_V2_DisplayOff+0x24>)
 800a3ea:	2112      	movs	r1, #18
 800a3ec:	2084      	movs	r0, #132	; 0x84
 800a3ee:	f7fb fda1 	bl	8005f34 <i2c1_WriteRegBuffer>
}
 800a3f2:	bf00      	nop
 800a3f4:	bd80      	pop	{r7, pc}
 800a3f6:	bf00      	nop
 800a3f8:	2000067c 	.word	0x2000067c

0800a3fc <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 800a3fc:	2100      	movs	r1, #0
  b LoopCopyDataInit
 800a3fe:	e003      	b.n	800a408 <LoopCopyDataInit>

0800a400 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 800a400:	4b0b      	ldr	r3, [pc, #44]	; (800a430 <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 800a402:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 800a404:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 800a406:	3104      	adds	r1, #4

0800a408 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 800a408:	480a      	ldr	r0, [pc, #40]	; (800a434 <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 800a40a:	4b0b      	ldr	r3, [pc, #44]	; (800a438 <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 800a40c:	1842      	adds	r2, r0, r1
  cmp r2, r3
 800a40e:	429a      	cmp	r2, r3
  bcc CopyDataInit
 800a410:	d3f6      	bcc.n	800a400 <CopyDataInit>
  ldr r2, =_sbss
 800a412:	4a0a      	ldr	r2, [pc, #40]	; (800a43c <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 800a414:	e002      	b.n	800a41c <LoopFillZerobss>

0800a416 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 800a416:	2300      	movs	r3, #0
  str r3, [r2], #4
 800a418:	f842 3b04 	str.w	r3, [r2], #4

0800a41c <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 800a41c:	4b08      	ldr	r3, [pc, #32]	; (800a440 <LoopFillZerobss+0x24>)
  cmp r2, r3
 800a41e:	429a      	cmp	r2, r3
  bcc FillZerobss
 800a420:	d3f9      	bcc.n	800a416 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 800a422:	f7fc fec9 	bl	80071b8 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800a426:	f000 f815 	bl	800a454 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800a42a:	f7fc fa01 	bl	8006830 <main>
  bx lr
 800a42e:	4770      	bx	lr
  ldr r3, =_sidata
 800a430:	0800b970 	.word	0x0800b970
  ldr r0, =_sdata
 800a434:	20000000 	.word	0x20000000
  ldr r3, =_edata
 800a438:	2000017c 	.word	0x2000017c
  ldr r2, =_sbss
 800a43c:	2000017c 	.word	0x2000017c
  ldr r3, = _ebss
 800a440:	20000680 	.word	0x20000680

0800a444 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 800a444:	e7fe      	b.n	800a444 <ADC1_2_IRQHandler>
	...

0800a448 <__errno>:
 800a448:	4b01      	ldr	r3, [pc, #4]	; (800a450 <__errno+0x8>)
 800a44a:	6818      	ldr	r0, [r3, #0]
 800a44c:	4770      	bx	lr
 800a44e:	bf00      	nop
 800a450:	20000118 	.word	0x20000118

0800a454 <__libc_init_array>:
 800a454:	b570      	push	{r4, r5, r6, lr}
 800a456:	2600      	movs	r6, #0
 800a458:	4d0c      	ldr	r5, [pc, #48]	; (800a48c <__libc_init_array+0x38>)
 800a45a:	4c0d      	ldr	r4, [pc, #52]	; (800a490 <__libc_init_array+0x3c>)
 800a45c:	1b64      	subs	r4, r4, r5
 800a45e:	10a4      	asrs	r4, r4, #2
 800a460:	42a6      	cmp	r6, r4
 800a462:	d109      	bne.n	800a478 <__libc_init_array+0x24>
 800a464:	f000 fca6 	bl	800adb4 <_init>
 800a468:	2600      	movs	r6, #0
 800a46a:	4d0a      	ldr	r5, [pc, #40]	; (800a494 <__libc_init_array+0x40>)
 800a46c:	4c0a      	ldr	r4, [pc, #40]	; (800a498 <__libc_init_array+0x44>)
 800a46e:	1b64      	subs	r4, r4, r5
 800a470:	10a4      	asrs	r4, r4, #2
 800a472:	42a6      	cmp	r6, r4
 800a474:	d105      	bne.n	800a482 <__libc_init_array+0x2e>
 800a476:	bd70      	pop	{r4, r5, r6, pc}
 800a478:	f855 3b04 	ldr.w	r3, [r5], #4
 800a47c:	4798      	blx	r3
 800a47e:	3601      	adds	r6, #1
 800a480:	e7ee      	b.n	800a460 <__libc_init_array+0xc>
 800a482:	f855 3b04 	ldr.w	r3, [r5], #4
 800a486:	4798      	blx	r3
 800a488:	3601      	adds	r6, #1
 800a48a:	e7f2      	b.n	800a472 <__libc_init_array+0x1e>
 800a48c:	0800b968 	.word	0x0800b968
 800a490:	0800b968 	.word	0x0800b968
 800a494:	0800b968 	.word	0x0800b968
 800a498:	0800b96c 	.word	0x0800b96c

0800a49c <memcpy>:
 800a49c:	440a      	add	r2, r1
 800a49e:	4291      	cmp	r1, r2
 800a4a0:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 800a4a4:	d100      	bne.n	800a4a8 <memcpy+0xc>
 800a4a6:	4770      	bx	lr
 800a4a8:	b510      	push	{r4, lr}
 800a4aa:	f811 4b01 	ldrb.w	r4, [r1], #1
 800a4ae:	4291      	cmp	r1, r2
 800a4b0:	f803 4f01 	strb.w	r4, [r3, #1]!
 800a4b4:	d1f9      	bne.n	800a4aa <memcpy+0xe>
 800a4b6:	bd10      	pop	{r4, pc}

0800a4b8 <siprintf>:
 800a4b8:	b40e      	push	{r1, r2, r3}
 800a4ba:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800a4be:	b500      	push	{lr}
 800a4c0:	b09c      	sub	sp, #112	; 0x70
 800a4c2:	ab1d      	add	r3, sp, #116	; 0x74
 800a4c4:	9002      	str	r0, [sp, #8]
 800a4c6:	9006      	str	r0, [sp, #24]
 800a4c8:	9107      	str	r1, [sp, #28]
 800a4ca:	9104      	str	r1, [sp, #16]
 800a4cc:	4808      	ldr	r0, [pc, #32]	; (800a4f0 <siprintf+0x38>)
 800a4ce:	4909      	ldr	r1, [pc, #36]	; (800a4f4 <siprintf+0x3c>)
 800a4d0:	f853 2b04 	ldr.w	r2, [r3], #4
 800a4d4:	9105      	str	r1, [sp, #20]
 800a4d6:	6800      	ldr	r0, [r0, #0]
 800a4d8:	a902      	add	r1, sp, #8
 800a4da:	9301      	str	r3, [sp, #4]
 800a4dc:	f000 f87a 	bl	800a5d4 <_svfiprintf_r>
 800a4e0:	2200      	movs	r2, #0
 800a4e2:	9b02      	ldr	r3, [sp, #8]
 800a4e4:	701a      	strb	r2, [r3, #0]
 800a4e6:	b01c      	add	sp, #112	; 0x70
 800a4e8:	f85d eb04 	ldr.w	lr, [sp], #4
 800a4ec:	b003      	add	sp, #12
 800a4ee:	4770      	bx	lr
 800a4f0:	20000118 	.word	0x20000118
 800a4f4:	ffff0208 	.word	0xffff0208

0800a4f8 <strncpy>:
 800a4f8:	4603      	mov	r3, r0
 800a4fa:	b510      	push	{r4, lr}
 800a4fc:	3901      	subs	r1, #1
 800a4fe:	b132      	cbz	r2, 800a50e <strncpy+0x16>
 800a500:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 800a504:	3a01      	subs	r2, #1
 800a506:	f803 4b01 	strb.w	r4, [r3], #1
 800a50a:	2c00      	cmp	r4, #0
 800a50c:	d1f7      	bne.n	800a4fe <strncpy+0x6>
 800a50e:	2100      	movs	r1, #0
 800a510:	441a      	add	r2, r3
 800a512:	4293      	cmp	r3, r2
 800a514:	d100      	bne.n	800a518 <strncpy+0x20>
 800a516:	bd10      	pop	{r4, pc}
 800a518:	f803 1b01 	strb.w	r1, [r3], #1
 800a51c:	e7f9      	b.n	800a512 <strncpy+0x1a>

0800a51e <__ssputs_r>:
 800a51e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a522:	688e      	ldr	r6, [r1, #8]
 800a524:	4682      	mov	sl, r0
 800a526:	429e      	cmp	r6, r3
 800a528:	460c      	mov	r4, r1
 800a52a:	4690      	mov	r8, r2
 800a52c:	461f      	mov	r7, r3
 800a52e:	d838      	bhi.n	800a5a2 <__ssputs_r+0x84>
 800a530:	898a      	ldrh	r2, [r1, #12]
 800a532:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800a536:	d032      	beq.n	800a59e <__ssputs_r+0x80>
 800a538:	6825      	ldr	r5, [r4, #0]
 800a53a:	6909      	ldr	r1, [r1, #16]
 800a53c:	3301      	adds	r3, #1
 800a53e:	eba5 0901 	sub.w	r9, r5, r1
 800a542:	6965      	ldr	r5, [r4, #20]
 800a544:	444b      	add	r3, r9
 800a546:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800a54a:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800a54e:	106d      	asrs	r5, r5, #1
 800a550:	429d      	cmp	r5, r3
 800a552:	bf38      	it	cc
 800a554:	461d      	movcc	r5, r3
 800a556:	0553      	lsls	r3, r2, #21
 800a558:	d531      	bpl.n	800a5be <__ssputs_r+0xa0>
 800a55a:	4629      	mov	r1, r5
 800a55c:	f000 fb60 	bl	800ac20 <_malloc_r>
 800a560:	4606      	mov	r6, r0
 800a562:	b950      	cbnz	r0, 800a57a <__ssputs_r+0x5c>
 800a564:	230c      	movs	r3, #12
 800a566:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800a56a:	f8ca 3000 	str.w	r3, [sl]
 800a56e:	89a3      	ldrh	r3, [r4, #12]
 800a570:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a574:	81a3      	strh	r3, [r4, #12]
 800a576:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a57a:	464a      	mov	r2, r9
 800a57c:	6921      	ldr	r1, [r4, #16]
 800a57e:	f7ff ff8d 	bl	800a49c <memcpy>
 800a582:	89a3      	ldrh	r3, [r4, #12]
 800a584:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800a588:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800a58c:	81a3      	strh	r3, [r4, #12]
 800a58e:	6126      	str	r6, [r4, #16]
 800a590:	444e      	add	r6, r9
 800a592:	6026      	str	r6, [r4, #0]
 800a594:	463e      	mov	r6, r7
 800a596:	6165      	str	r5, [r4, #20]
 800a598:	eba5 0509 	sub.w	r5, r5, r9
 800a59c:	60a5      	str	r5, [r4, #8]
 800a59e:	42be      	cmp	r6, r7
 800a5a0:	d900      	bls.n	800a5a4 <__ssputs_r+0x86>
 800a5a2:	463e      	mov	r6, r7
 800a5a4:	4632      	mov	r2, r6
 800a5a6:	4641      	mov	r1, r8
 800a5a8:	6820      	ldr	r0, [r4, #0]
 800a5aa:	f000 fab7 	bl	800ab1c <memmove>
 800a5ae:	68a3      	ldr	r3, [r4, #8]
 800a5b0:	2000      	movs	r0, #0
 800a5b2:	1b9b      	subs	r3, r3, r6
 800a5b4:	60a3      	str	r3, [r4, #8]
 800a5b6:	6823      	ldr	r3, [r4, #0]
 800a5b8:	4433      	add	r3, r6
 800a5ba:	6023      	str	r3, [r4, #0]
 800a5bc:	e7db      	b.n	800a576 <__ssputs_r+0x58>
 800a5be:	462a      	mov	r2, r5
 800a5c0:	f000 fba2 	bl	800ad08 <_realloc_r>
 800a5c4:	4606      	mov	r6, r0
 800a5c6:	2800      	cmp	r0, #0
 800a5c8:	d1e1      	bne.n	800a58e <__ssputs_r+0x70>
 800a5ca:	4650      	mov	r0, sl
 800a5cc:	6921      	ldr	r1, [r4, #16]
 800a5ce:	f000 fabf 	bl	800ab50 <_free_r>
 800a5d2:	e7c7      	b.n	800a564 <__ssputs_r+0x46>

0800a5d4 <_svfiprintf_r>:
 800a5d4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a5d8:	4698      	mov	r8, r3
 800a5da:	898b      	ldrh	r3, [r1, #12]
 800a5dc:	4607      	mov	r7, r0
 800a5de:	061b      	lsls	r3, r3, #24
 800a5e0:	460d      	mov	r5, r1
 800a5e2:	4614      	mov	r4, r2
 800a5e4:	b09d      	sub	sp, #116	; 0x74
 800a5e6:	d50e      	bpl.n	800a606 <_svfiprintf_r+0x32>
 800a5e8:	690b      	ldr	r3, [r1, #16]
 800a5ea:	b963      	cbnz	r3, 800a606 <_svfiprintf_r+0x32>
 800a5ec:	2140      	movs	r1, #64	; 0x40
 800a5ee:	f000 fb17 	bl	800ac20 <_malloc_r>
 800a5f2:	6028      	str	r0, [r5, #0]
 800a5f4:	6128      	str	r0, [r5, #16]
 800a5f6:	b920      	cbnz	r0, 800a602 <_svfiprintf_r+0x2e>
 800a5f8:	230c      	movs	r3, #12
 800a5fa:	603b      	str	r3, [r7, #0]
 800a5fc:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800a600:	e0d1      	b.n	800a7a6 <_svfiprintf_r+0x1d2>
 800a602:	2340      	movs	r3, #64	; 0x40
 800a604:	616b      	str	r3, [r5, #20]
 800a606:	2300      	movs	r3, #0
 800a608:	9309      	str	r3, [sp, #36]	; 0x24
 800a60a:	2320      	movs	r3, #32
 800a60c:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800a610:	2330      	movs	r3, #48	; 0x30
 800a612:	f04f 0901 	mov.w	r9, #1
 800a616:	f8cd 800c 	str.w	r8, [sp, #12]
 800a61a:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 800a7c0 <_svfiprintf_r+0x1ec>
 800a61e:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800a622:	4623      	mov	r3, r4
 800a624:	469a      	mov	sl, r3
 800a626:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a62a:	b10a      	cbz	r2, 800a630 <_svfiprintf_r+0x5c>
 800a62c:	2a25      	cmp	r2, #37	; 0x25
 800a62e:	d1f9      	bne.n	800a624 <_svfiprintf_r+0x50>
 800a630:	ebba 0b04 	subs.w	fp, sl, r4
 800a634:	d00b      	beq.n	800a64e <_svfiprintf_r+0x7a>
 800a636:	465b      	mov	r3, fp
 800a638:	4622      	mov	r2, r4
 800a63a:	4629      	mov	r1, r5
 800a63c:	4638      	mov	r0, r7
 800a63e:	f7ff ff6e 	bl	800a51e <__ssputs_r>
 800a642:	3001      	adds	r0, #1
 800a644:	f000 80aa 	beq.w	800a79c <_svfiprintf_r+0x1c8>
 800a648:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800a64a:	445a      	add	r2, fp
 800a64c:	9209      	str	r2, [sp, #36]	; 0x24
 800a64e:	f89a 3000 	ldrb.w	r3, [sl]
 800a652:	2b00      	cmp	r3, #0
 800a654:	f000 80a2 	beq.w	800a79c <_svfiprintf_r+0x1c8>
 800a658:	2300      	movs	r3, #0
 800a65a:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800a65e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800a662:	f10a 0a01 	add.w	sl, sl, #1
 800a666:	9304      	str	r3, [sp, #16]
 800a668:	9307      	str	r3, [sp, #28]
 800a66a:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800a66e:	931a      	str	r3, [sp, #104]	; 0x68
 800a670:	4654      	mov	r4, sl
 800a672:	2205      	movs	r2, #5
 800a674:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a678:	4851      	ldr	r0, [pc, #324]	; (800a7c0 <_svfiprintf_r+0x1ec>)
 800a67a:	f000 fa41 	bl	800ab00 <memchr>
 800a67e:	9a04      	ldr	r2, [sp, #16]
 800a680:	b9d8      	cbnz	r0, 800a6ba <_svfiprintf_r+0xe6>
 800a682:	06d0      	lsls	r0, r2, #27
 800a684:	bf44      	itt	mi
 800a686:	2320      	movmi	r3, #32
 800a688:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800a68c:	0711      	lsls	r1, r2, #28
 800a68e:	bf44      	itt	mi
 800a690:	232b      	movmi	r3, #43	; 0x2b
 800a692:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800a696:	f89a 3000 	ldrb.w	r3, [sl]
 800a69a:	2b2a      	cmp	r3, #42	; 0x2a
 800a69c:	d015      	beq.n	800a6ca <_svfiprintf_r+0xf6>
 800a69e:	4654      	mov	r4, sl
 800a6a0:	2000      	movs	r0, #0
 800a6a2:	f04f 0c0a 	mov.w	ip, #10
 800a6a6:	9a07      	ldr	r2, [sp, #28]
 800a6a8:	4621      	mov	r1, r4
 800a6aa:	f811 3b01 	ldrb.w	r3, [r1], #1
 800a6ae:	3b30      	subs	r3, #48	; 0x30
 800a6b0:	2b09      	cmp	r3, #9
 800a6b2:	d94e      	bls.n	800a752 <_svfiprintf_r+0x17e>
 800a6b4:	b1b0      	cbz	r0, 800a6e4 <_svfiprintf_r+0x110>
 800a6b6:	9207      	str	r2, [sp, #28]
 800a6b8:	e014      	b.n	800a6e4 <_svfiprintf_r+0x110>
 800a6ba:	eba0 0308 	sub.w	r3, r0, r8
 800a6be:	fa09 f303 	lsl.w	r3, r9, r3
 800a6c2:	4313      	orrs	r3, r2
 800a6c4:	46a2      	mov	sl, r4
 800a6c6:	9304      	str	r3, [sp, #16]
 800a6c8:	e7d2      	b.n	800a670 <_svfiprintf_r+0x9c>
 800a6ca:	9b03      	ldr	r3, [sp, #12]
 800a6cc:	1d19      	adds	r1, r3, #4
 800a6ce:	681b      	ldr	r3, [r3, #0]
 800a6d0:	9103      	str	r1, [sp, #12]
 800a6d2:	2b00      	cmp	r3, #0
 800a6d4:	bfbb      	ittet	lt
 800a6d6:	425b      	neglt	r3, r3
 800a6d8:	f042 0202 	orrlt.w	r2, r2, #2
 800a6dc:	9307      	strge	r3, [sp, #28]
 800a6de:	9307      	strlt	r3, [sp, #28]
 800a6e0:	bfb8      	it	lt
 800a6e2:	9204      	strlt	r2, [sp, #16]
 800a6e4:	7823      	ldrb	r3, [r4, #0]
 800a6e6:	2b2e      	cmp	r3, #46	; 0x2e
 800a6e8:	d10c      	bne.n	800a704 <_svfiprintf_r+0x130>
 800a6ea:	7863      	ldrb	r3, [r4, #1]
 800a6ec:	2b2a      	cmp	r3, #42	; 0x2a
 800a6ee:	d135      	bne.n	800a75c <_svfiprintf_r+0x188>
 800a6f0:	9b03      	ldr	r3, [sp, #12]
 800a6f2:	3402      	adds	r4, #2
 800a6f4:	1d1a      	adds	r2, r3, #4
 800a6f6:	681b      	ldr	r3, [r3, #0]
 800a6f8:	9203      	str	r2, [sp, #12]
 800a6fa:	2b00      	cmp	r3, #0
 800a6fc:	bfb8      	it	lt
 800a6fe:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 800a702:	9305      	str	r3, [sp, #20]
 800a704:	f8df a0bc 	ldr.w	sl, [pc, #188]	; 800a7c4 <_svfiprintf_r+0x1f0>
 800a708:	2203      	movs	r2, #3
 800a70a:	4650      	mov	r0, sl
 800a70c:	7821      	ldrb	r1, [r4, #0]
 800a70e:	f000 f9f7 	bl	800ab00 <memchr>
 800a712:	b140      	cbz	r0, 800a726 <_svfiprintf_r+0x152>
 800a714:	2340      	movs	r3, #64	; 0x40
 800a716:	eba0 000a 	sub.w	r0, r0, sl
 800a71a:	fa03 f000 	lsl.w	r0, r3, r0
 800a71e:	9b04      	ldr	r3, [sp, #16]
 800a720:	3401      	adds	r4, #1
 800a722:	4303      	orrs	r3, r0
 800a724:	9304      	str	r3, [sp, #16]
 800a726:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a72a:	2206      	movs	r2, #6
 800a72c:	4826      	ldr	r0, [pc, #152]	; (800a7c8 <_svfiprintf_r+0x1f4>)
 800a72e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800a732:	f000 f9e5 	bl	800ab00 <memchr>
 800a736:	2800      	cmp	r0, #0
 800a738:	d038      	beq.n	800a7ac <_svfiprintf_r+0x1d8>
 800a73a:	4b24      	ldr	r3, [pc, #144]	; (800a7cc <_svfiprintf_r+0x1f8>)
 800a73c:	bb1b      	cbnz	r3, 800a786 <_svfiprintf_r+0x1b2>
 800a73e:	9b03      	ldr	r3, [sp, #12]
 800a740:	3307      	adds	r3, #7
 800a742:	f023 0307 	bic.w	r3, r3, #7
 800a746:	3308      	adds	r3, #8
 800a748:	9303      	str	r3, [sp, #12]
 800a74a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a74c:	4433      	add	r3, r6
 800a74e:	9309      	str	r3, [sp, #36]	; 0x24
 800a750:	e767      	b.n	800a622 <_svfiprintf_r+0x4e>
 800a752:	460c      	mov	r4, r1
 800a754:	2001      	movs	r0, #1
 800a756:	fb0c 3202 	mla	r2, ip, r2, r3
 800a75a:	e7a5      	b.n	800a6a8 <_svfiprintf_r+0xd4>
 800a75c:	2300      	movs	r3, #0
 800a75e:	f04f 0c0a 	mov.w	ip, #10
 800a762:	4619      	mov	r1, r3
 800a764:	3401      	adds	r4, #1
 800a766:	9305      	str	r3, [sp, #20]
 800a768:	4620      	mov	r0, r4
 800a76a:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a76e:	3a30      	subs	r2, #48	; 0x30
 800a770:	2a09      	cmp	r2, #9
 800a772:	d903      	bls.n	800a77c <_svfiprintf_r+0x1a8>
 800a774:	2b00      	cmp	r3, #0
 800a776:	d0c5      	beq.n	800a704 <_svfiprintf_r+0x130>
 800a778:	9105      	str	r1, [sp, #20]
 800a77a:	e7c3      	b.n	800a704 <_svfiprintf_r+0x130>
 800a77c:	4604      	mov	r4, r0
 800a77e:	2301      	movs	r3, #1
 800a780:	fb0c 2101 	mla	r1, ip, r1, r2
 800a784:	e7f0      	b.n	800a768 <_svfiprintf_r+0x194>
 800a786:	ab03      	add	r3, sp, #12
 800a788:	9300      	str	r3, [sp, #0]
 800a78a:	462a      	mov	r2, r5
 800a78c:	4638      	mov	r0, r7
 800a78e:	4b10      	ldr	r3, [pc, #64]	; (800a7d0 <_svfiprintf_r+0x1fc>)
 800a790:	a904      	add	r1, sp, #16
 800a792:	f3af 8000 	nop.w
 800a796:	1c42      	adds	r2, r0, #1
 800a798:	4606      	mov	r6, r0
 800a79a:	d1d6      	bne.n	800a74a <_svfiprintf_r+0x176>
 800a79c:	89ab      	ldrh	r3, [r5, #12]
 800a79e:	065b      	lsls	r3, r3, #25
 800a7a0:	f53f af2c 	bmi.w	800a5fc <_svfiprintf_r+0x28>
 800a7a4:	9809      	ldr	r0, [sp, #36]	; 0x24
 800a7a6:	b01d      	add	sp, #116	; 0x74
 800a7a8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a7ac:	ab03      	add	r3, sp, #12
 800a7ae:	9300      	str	r3, [sp, #0]
 800a7b0:	462a      	mov	r2, r5
 800a7b2:	4638      	mov	r0, r7
 800a7b4:	4b06      	ldr	r3, [pc, #24]	; (800a7d0 <_svfiprintf_r+0x1fc>)
 800a7b6:	a904      	add	r1, sp, #16
 800a7b8:	f000 f87c 	bl	800a8b4 <_printf_i>
 800a7bc:	e7eb      	b.n	800a796 <_svfiprintf_r+0x1c2>
 800a7be:	bf00      	nop
 800a7c0:	0800b934 	.word	0x0800b934
 800a7c4:	0800b93a 	.word	0x0800b93a
 800a7c8:	0800b93e 	.word	0x0800b93e
 800a7cc:	00000000 	.word	0x00000000
 800a7d0:	0800a51f 	.word	0x0800a51f

0800a7d4 <_printf_common>:
 800a7d4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a7d8:	4616      	mov	r6, r2
 800a7da:	4699      	mov	r9, r3
 800a7dc:	688a      	ldr	r2, [r1, #8]
 800a7de:	690b      	ldr	r3, [r1, #16]
 800a7e0:	4607      	mov	r7, r0
 800a7e2:	4293      	cmp	r3, r2
 800a7e4:	bfb8      	it	lt
 800a7e6:	4613      	movlt	r3, r2
 800a7e8:	6033      	str	r3, [r6, #0]
 800a7ea:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800a7ee:	460c      	mov	r4, r1
 800a7f0:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800a7f4:	b10a      	cbz	r2, 800a7fa <_printf_common+0x26>
 800a7f6:	3301      	adds	r3, #1
 800a7f8:	6033      	str	r3, [r6, #0]
 800a7fa:	6823      	ldr	r3, [r4, #0]
 800a7fc:	0699      	lsls	r1, r3, #26
 800a7fe:	bf42      	ittt	mi
 800a800:	6833      	ldrmi	r3, [r6, #0]
 800a802:	3302      	addmi	r3, #2
 800a804:	6033      	strmi	r3, [r6, #0]
 800a806:	6825      	ldr	r5, [r4, #0]
 800a808:	f015 0506 	ands.w	r5, r5, #6
 800a80c:	d106      	bne.n	800a81c <_printf_common+0x48>
 800a80e:	f104 0a19 	add.w	sl, r4, #25
 800a812:	68e3      	ldr	r3, [r4, #12]
 800a814:	6832      	ldr	r2, [r6, #0]
 800a816:	1a9b      	subs	r3, r3, r2
 800a818:	42ab      	cmp	r3, r5
 800a81a:	dc28      	bgt.n	800a86e <_printf_common+0x9a>
 800a81c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800a820:	1e13      	subs	r3, r2, #0
 800a822:	6822      	ldr	r2, [r4, #0]
 800a824:	bf18      	it	ne
 800a826:	2301      	movne	r3, #1
 800a828:	0692      	lsls	r2, r2, #26
 800a82a:	d42d      	bmi.n	800a888 <_printf_common+0xb4>
 800a82c:	4649      	mov	r1, r9
 800a82e:	4638      	mov	r0, r7
 800a830:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800a834:	47c0      	blx	r8
 800a836:	3001      	adds	r0, #1
 800a838:	d020      	beq.n	800a87c <_printf_common+0xa8>
 800a83a:	6823      	ldr	r3, [r4, #0]
 800a83c:	68e5      	ldr	r5, [r4, #12]
 800a83e:	f003 0306 	and.w	r3, r3, #6
 800a842:	2b04      	cmp	r3, #4
 800a844:	bf18      	it	ne
 800a846:	2500      	movne	r5, #0
 800a848:	6832      	ldr	r2, [r6, #0]
 800a84a:	f04f 0600 	mov.w	r6, #0
 800a84e:	68a3      	ldr	r3, [r4, #8]
 800a850:	bf08      	it	eq
 800a852:	1aad      	subeq	r5, r5, r2
 800a854:	6922      	ldr	r2, [r4, #16]
 800a856:	bf08      	it	eq
 800a858:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800a85c:	4293      	cmp	r3, r2
 800a85e:	bfc4      	itt	gt
 800a860:	1a9b      	subgt	r3, r3, r2
 800a862:	18ed      	addgt	r5, r5, r3
 800a864:	341a      	adds	r4, #26
 800a866:	42b5      	cmp	r5, r6
 800a868:	d11a      	bne.n	800a8a0 <_printf_common+0xcc>
 800a86a:	2000      	movs	r0, #0
 800a86c:	e008      	b.n	800a880 <_printf_common+0xac>
 800a86e:	2301      	movs	r3, #1
 800a870:	4652      	mov	r2, sl
 800a872:	4649      	mov	r1, r9
 800a874:	4638      	mov	r0, r7
 800a876:	47c0      	blx	r8
 800a878:	3001      	adds	r0, #1
 800a87a:	d103      	bne.n	800a884 <_printf_common+0xb0>
 800a87c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800a880:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a884:	3501      	adds	r5, #1
 800a886:	e7c4      	b.n	800a812 <_printf_common+0x3e>
 800a888:	2030      	movs	r0, #48	; 0x30
 800a88a:	18e1      	adds	r1, r4, r3
 800a88c:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800a890:	1c5a      	adds	r2, r3, #1
 800a892:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800a896:	4422      	add	r2, r4
 800a898:	3302      	adds	r3, #2
 800a89a:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800a89e:	e7c5      	b.n	800a82c <_printf_common+0x58>
 800a8a0:	2301      	movs	r3, #1
 800a8a2:	4622      	mov	r2, r4
 800a8a4:	4649      	mov	r1, r9
 800a8a6:	4638      	mov	r0, r7
 800a8a8:	47c0      	blx	r8
 800a8aa:	3001      	adds	r0, #1
 800a8ac:	d0e6      	beq.n	800a87c <_printf_common+0xa8>
 800a8ae:	3601      	adds	r6, #1
 800a8b0:	e7d9      	b.n	800a866 <_printf_common+0x92>
	...

0800a8b4 <_printf_i>:
 800a8b4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800a8b8:	7e0f      	ldrb	r7, [r1, #24]
 800a8ba:	4691      	mov	r9, r2
 800a8bc:	2f78      	cmp	r7, #120	; 0x78
 800a8be:	4680      	mov	r8, r0
 800a8c0:	460c      	mov	r4, r1
 800a8c2:	469a      	mov	sl, r3
 800a8c4:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800a8c6:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800a8ca:	d807      	bhi.n	800a8dc <_printf_i+0x28>
 800a8cc:	2f62      	cmp	r7, #98	; 0x62
 800a8ce:	d80a      	bhi.n	800a8e6 <_printf_i+0x32>
 800a8d0:	2f00      	cmp	r7, #0
 800a8d2:	f000 80d9 	beq.w	800aa88 <_printf_i+0x1d4>
 800a8d6:	2f58      	cmp	r7, #88	; 0x58
 800a8d8:	f000 80a4 	beq.w	800aa24 <_printf_i+0x170>
 800a8dc:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800a8e0:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800a8e4:	e03a      	b.n	800a95c <_printf_i+0xa8>
 800a8e6:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800a8ea:	2b15      	cmp	r3, #21
 800a8ec:	d8f6      	bhi.n	800a8dc <_printf_i+0x28>
 800a8ee:	a101      	add	r1, pc, #4	; (adr r1, 800a8f4 <_printf_i+0x40>)
 800a8f0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800a8f4:	0800a94d 	.word	0x0800a94d
 800a8f8:	0800a961 	.word	0x0800a961
 800a8fc:	0800a8dd 	.word	0x0800a8dd
 800a900:	0800a8dd 	.word	0x0800a8dd
 800a904:	0800a8dd 	.word	0x0800a8dd
 800a908:	0800a8dd 	.word	0x0800a8dd
 800a90c:	0800a961 	.word	0x0800a961
 800a910:	0800a8dd 	.word	0x0800a8dd
 800a914:	0800a8dd 	.word	0x0800a8dd
 800a918:	0800a8dd 	.word	0x0800a8dd
 800a91c:	0800a8dd 	.word	0x0800a8dd
 800a920:	0800aa6f 	.word	0x0800aa6f
 800a924:	0800a991 	.word	0x0800a991
 800a928:	0800aa51 	.word	0x0800aa51
 800a92c:	0800a8dd 	.word	0x0800a8dd
 800a930:	0800a8dd 	.word	0x0800a8dd
 800a934:	0800aa91 	.word	0x0800aa91
 800a938:	0800a8dd 	.word	0x0800a8dd
 800a93c:	0800a991 	.word	0x0800a991
 800a940:	0800a8dd 	.word	0x0800a8dd
 800a944:	0800a8dd 	.word	0x0800a8dd
 800a948:	0800aa59 	.word	0x0800aa59
 800a94c:	682b      	ldr	r3, [r5, #0]
 800a94e:	1d1a      	adds	r2, r3, #4
 800a950:	681b      	ldr	r3, [r3, #0]
 800a952:	602a      	str	r2, [r5, #0]
 800a954:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800a958:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800a95c:	2301      	movs	r3, #1
 800a95e:	e0a4      	b.n	800aaaa <_printf_i+0x1f6>
 800a960:	6820      	ldr	r0, [r4, #0]
 800a962:	6829      	ldr	r1, [r5, #0]
 800a964:	0606      	lsls	r6, r0, #24
 800a966:	f101 0304 	add.w	r3, r1, #4
 800a96a:	d50a      	bpl.n	800a982 <_printf_i+0xce>
 800a96c:	680e      	ldr	r6, [r1, #0]
 800a96e:	602b      	str	r3, [r5, #0]
 800a970:	2e00      	cmp	r6, #0
 800a972:	da03      	bge.n	800a97c <_printf_i+0xc8>
 800a974:	232d      	movs	r3, #45	; 0x2d
 800a976:	4276      	negs	r6, r6
 800a978:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800a97c:	230a      	movs	r3, #10
 800a97e:	485e      	ldr	r0, [pc, #376]	; (800aaf8 <_printf_i+0x244>)
 800a980:	e019      	b.n	800a9b6 <_printf_i+0x102>
 800a982:	680e      	ldr	r6, [r1, #0]
 800a984:	f010 0f40 	tst.w	r0, #64	; 0x40
 800a988:	602b      	str	r3, [r5, #0]
 800a98a:	bf18      	it	ne
 800a98c:	b236      	sxthne	r6, r6
 800a98e:	e7ef      	b.n	800a970 <_printf_i+0xbc>
 800a990:	682b      	ldr	r3, [r5, #0]
 800a992:	6820      	ldr	r0, [r4, #0]
 800a994:	1d19      	adds	r1, r3, #4
 800a996:	6029      	str	r1, [r5, #0]
 800a998:	0601      	lsls	r1, r0, #24
 800a99a:	d501      	bpl.n	800a9a0 <_printf_i+0xec>
 800a99c:	681e      	ldr	r6, [r3, #0]
 800a99e:	e002      	b.n	800a9a6 <_printf_i+0xf2>
 800a9a0:	0646      	lsls	r6, r0, #25
 800a9a2:	d5fb      	bpl.n	800a99c <_printf_i+0xe8>
 800a9a4:	881e      	ldrh	r6, [r3, #0]
 800a9a6:	2f6f      	cmp	r7, #111	; 0x6f
 800a9a8:	bf0c      	ite	eq
 800a9aa:	2308      	moveq	r3, #8
 800a9ac:	230a      	movne	r3, #10
 800a9ae:	4852      	ldr	r0, [pc, #328]	; (800aaf8 <_printf_i+0x244>)
 800a9b0:	2100      	movs	r1, #0
 800a9b2:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800a9b6:	6865      	ldr	r5, [r4, #4]
 800a9b8:	2d00      	cmp	r5, #0
 800a9ba:	bfa8      	it	ge
 800a9bc:	6821      	ldrge	r1, [r4, #0]
 800a9be:	60a5      	str	r5, [r4, #8]
 800a9c0:	bfa4      	itt	ge
 800a9c2:	f021 0104 	bicge.w	r1, r1, #4
 800a9c6:	6021      	strge	r1, [r4, #0]
 800a9c8:	b90e      	cbnz	r6, 800a9ce <_printf_i+0x11a>
 800a9ca:	2d00      	cmp	r5, #0
 800a9cc:	d04d      	beq.n	800aa6a <_printf_i+0x1b6>
 800a9ce:	4615      	mov	r5, r2
 800a9d0:	fbb6 f1f3 	udiv	r1, r6, r3
 800a9d4:	fb03 6711 	mls	r7, r3, r1, r6
 800a9d8:	5dc7      	ldrb	r7, [r0, r7]
 800a9da:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800a9de:	4637      	mov	r7, r6
 800a9e0:	42bb      	cmp	r3, r7
 800a9e2:	460e      	mov	r6, r1
 800a9e4:	d9f4      	bls.n	800a9d0 <_printf_i+0x11c>
 800a9e6:	2b08      	cmp	r3, #8
 800a9e8:	d10b      	bne.n	800aa02 <_printf_i+0x14e>
 800a9ea:	6823      	ldr	r3, [r4, #0]
 800a9ec:	07de      	lsls	r6, r3, #31
 800a9ee:	d508      	bpl.n	800aa02 <_printf_i+0x14e>
 800a9f0:	6923      	ldr	r3, [r4, #16]
 800a9f2:	6861      	ldr	r1, [r4, #4]
 800a9f4:	4299      	cmp	r1, r3
 800a9f6:	bfde      	ittt	le
 800a9f8:	2330      	movle	r3, #48	; 0x30
 800a9fa:	f805 3c01 	strble.w	r3, [r5, #-1]
 800a9fe:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 800aa02:	1b52      	subs	r2, r2, r5
 800aa04:	6122      	str	r2, [r4, #16]
 800aa06:	464b      	mov	r3, r9
 800aa08:	4621      	mov	r1, r4
 800aa0a:	4640      	mov	r0, r8
 800aa0c:	f8cd a000 	str.w	sl, [sp]
 800aa10:	aa03      	add	r2, sp, #12
 800aa12:	f7ff fedf 	bl	800a7d4 <_printf_common>
 800aa16:	3001      	adds	r0, #1
 800aa18:	d14c      	bne.n	800aab4 <_printf_i+0x200>
 800aa1a:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800aa1e:	b004      	add	sp, #16
 800aa20:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800aa24:	4834      	ldr	r0, [pc, #208]	; (800aaf8 <_printf_i+0x244>)
 800aa26:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 800aa2a:	6829      	ldr	r1, [r5, #0]
 800aa2c:	6823      	ldr	r3, [r4, #0]
 800aa2e:	f851 6b04 	ldr.w	r6, [r1], #4
 800aa32:	6029      	str	r1, [r5, #0]
 800aa34:	061d      	lsls	r5, r3, #24
 800aa36:	d514      	bpl.n	800aa62 <_printf_i+0x1ae>
 800aa38:	07df      	lsls	r7, r3, #31
 800aa3a:	bf44      	itt	mi
 800aa3c:	f043 0320 	orrmi.w	r3, r3, #32
 800aa40:	6023      	strmi	r3, [r4, #0]
 800aa42:	b91e      	cbnz	r6, 800aa4c <_printf_i+0x198>
 800aa44:	6823      	ldr	r3, [r4, #0]
 800aa46:	f023 0320 	bic.w	r3, r3, #32
 800aa4a:	6023      	str	r3, [r4, #0]
 800aa4c:	2310      	movs	r3, #16
 800aa4e:	e7af      	b.n	800a9b0 <_printf_i+0xfc>
 800aa50:	6823      	ldr	r3, [r4, #0]
 800aa52:	f043 0320 	orr.w	r3, r3, #32
 800aa56:	6023      	str	r3, [r4, #0]
 800aa58:	2378      	movs	r3, #120	; 0x78
 800aa5a:	4828      	ldr	r0, [pc, #160]	; (800aafc <_printf_i+0x248>)
 800aa5c:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800aa60:	e7e3      	b.n	800aa2a <_printf_i+0x176>
 800aa62:	0659      	lsls	r1, r3, #25
 800aa64:	bf48      	it	mi
 800aa66:	b2b6      	uxthmi	r6, r6
 800aa68:	e7e6      	b.n	800aa38 <_printf_i+0x184>
 800aa6a:	4615      	mov	r5, r2
 800aa6c:	e7bb      	b.n	800a9e6 <_printf_i+0x132>
 800aa6e:	682b      	ldr	r3, [r5, #0]
 800aa70:	6826      	ldr	r6, [r4, #0]
 800aa72:	1d18      	adds	r0, r3, #4
 800aa74:	6961      	ldr	r1, [r4, #20]
 800aa76:	6028      	str	r0, [r5, #0]
 800aa78:	0635      	lsls	r5, r6, #24
 800aa7a:	681b      	ldr	r3, [r3, #0]
 800aa7c:	d501      	bpl.n	800aa82 <_printf_i+0x1ce>
 800aa7e:	6019      	str	r1, [r3, #0]
 800aa80:	e002      	b.n	800aa88 <_printf_i+0x1d4>
 800aa82:	0670      	lsls	r0, r6, #25
 800aa84:	d5fb      	bpl.n	800aa7e <_printf_i+0x1ca>
 800aa86:	8019      	strh	r1, [r3, #0]
 800aa88:	2300      	movs	r3, #0
 800aa8a:	4615      	mov	r5, r2
 800aa8c:	6123      	str	r3, [r4, #16]
 800aa8e:	e7ba      	b.n	800aa06 <_printf_i+0x152>
 800aa90:	682b      	ldr	r3, [r5, #0]
 800aa92:	2100      	movs	r1, #0
 800aa94:	1d1a      	adds	r2, r3, #4
 800aa96:	602a      	str	r2, [r5, #0]
 800aa98:	681d      	ldr	r5, [r3, #0]
 800aa9a:	6862      	ldr	r2, [r4, #4]
 800aa9c:	4628      	mov	r0, r5
 800aa9e:	f000 f82f 	bl	800ab00 <memchr>
 800aaa2:	b108      	cbz	r0, 800aaa8 <_printf_i+0x1f4>
 800aaa4:	1b40      	subs	r0, r0, r5
 800aaa6:	6060      	str	r0, [r4, #4]
 800aaa8:	6863      	ldr	r3, [r4, #4]
 800aaaa:	6123      	str	r3, [r4, #16]
 800aaac:	2300      	movs	r3, #0
 800aaae:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800aab2:	e7a8      	b.n	800aa06 <_printf_i+0x152>
 800aab4:	462a      	mov	r2, r5
 800aab6:	4649      	mov	r1, r9
 800aab8:	4640      	mov	r0, r8
 800aaba:	6923      	ldr	r3, [r4, #16]
 800aabc:	47d0      	blx	sl
 800aabe:	3001      	adds	r0, #1
 800aac0:	d0ab      	beq.n	800aa1a <_printf_i+0x166>
 800aac2:	6823      	ldr	r3, [r4, #0]
 800aac4:	079b      	lsls	r3, r3, #30
 800aac6:	d413      	bmi.n	800aaf0 <_printf_i+0x23c>
 800aac8:	68e0      	ldr	r0, [r4, #12]
 800aaca:	9b03      	ldr	r3, [sp, #12]
 800aacc:	4298      	cmp	r0, r3
 800aace:	bfb8      	it	lt
 800aad0:	4618      	movlt	r0, r3
 800aad2:	e7a4      	b.n	800aa1e <_printf_i+0x16a>
 800aad4:	2301      	movs	r3, #1
 800aad6:	4632      	mov	r2, r6
 800aad8:	4649      	mov	r1, r9
 800aada:	4640      	mov	r0, r8
 800aadc:	47d0      	blx	sl
 800aade:	3001      	adds	r0, #1
 800aae0:	d09b      	beq.n	800aa1a <_printf_i+0x166>
 800aae2:	3501      	adds	r5, #1
 800aae4:	68e3      	ldr	r3, [r4, #12]
 800aae6:	9903      	ldr	r1, [sp, #12]
 800aae8:	1a5b      	subs	r3, r3, r1
 800aaea:	42ab      	cmp	r3, r5
 800aaec:	dcf2      	bgt.n	800aad4 <_printf_i+0x220>
 800aaee:	e7eb      	b.n	800aac8 <_printf_i+0x214>
 800aaf0:	2500      	movs	r5, #0
 800aaf2:	f104 0619 	add.w	r6, r4, #25
 800aaf6:	e7f5      	b.n	800aae4 <_printf_i+0x230>
 800aaf8:	0800b945 	.word	0x0800b945
 800aafc:	0800b956 	.word	0x0800b956

0800ab00 <memchr>:
 800ab00:	4603      	mov	r3, r0
 800ab02:	b510      	push	{r4, lr}
 800ab04:	b2c9      	uxtb	r1, r1
 800ab06:	4402      	add	r2, r0
 800ab08:	4293      	cmp	r3, r2
 800ab0a:	4618      	mov	r0, r3
 800ab0c:	d101      	bne.n	800ab12 <memchr+0x12>
 800ab0e:	2000      	movs	r0, #0
 800ab10:	e003      	b.n	800ab1a <memchr+0x1a>
 800ab12:	7804      	ldrb	r4, [r0, #0]
 800ab14:	3301      	adds	r3, #1
 800ab16:	428c      	cmp	r4, r1
 800ab18:	d1f6      	bne.n	800ab08 <memchr+0x8>
 800ab1a:	bd10      	pop	{r4, pc}

0800ab1c <memmove>:
 800ab1c:	4288      	cmp	r0, r1
 800ab1e:	b510      	push	{r4, lr}
 800ab20:	eb01 0402 	add.w	r4, r1, r2
 800ab24:	d902      	bls.n	800ab2c <memmove+0x10>
 800ab26:	4284      	cmp	r4, r0
 800ab28:	4623      	mov	r3, r4
 800ab2a:	d807      	bhi.n	800ab3c <memmove+0x20>
 800ab2c:	1e43      	subs	r3, r0, #1
 800ab2e:	42a1      	cmp	r1, r4
 800ab30:	d008      	beq.n	800ab44 <memmove+0x28>
 800ab32:	f811 2b01 	ldrb.w	r2, [r1], #1
 800ab36:	f803 2f01 	strb.w	r2, [r3, #1]!
 800ab3a:	e7f8      	b.n	800ab2e <memmove+0x12>
 800ab3c:	4601      	mov	r1, r0
 800ab3e:	4402      	add	r2, r0
 800ab40:	428a      	cmp	r2, r1
 800ab42:	d100      	bne.n	800ab46 <memmove+0x2a>
 800ab44:	bd10      	pop	{r4, pc}
 800ab46:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800ab4a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800ab4e:	e7f7      	b.n	800ab40 <memmove+0x24>

0800ab50 <_free_r>:
 800ab50:	b538      	push	{r3, r4, r5, lr}
 800ab52:	4605      	mov	r5, r0
 800ab54:	2900      	cmp	r1, #0
 800ab56:	d040      	beq.n	800abda <_free_r+0x8a>
 800ab58:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800ab5c:	1f0c      	subs	r4, r1, #4
 800ab5e:	2b00      	cmp	r3, #0
 800ab60:	bfb8      	it	lt
 800ab62:	18e4      	addlt	r4, r4, r3
 800ab64:	f000 f910 	bl	800ad88 <__malloc_lock>
 800ab68:	4a1c      	ldr	r2, [pc, #112]	; (800abdc <_free_r+0x8c>)
 800ab6a:	6813      	ldr	r3, [r2, #0]
 800ab6c:	b933      	cbnz	r3, 800ab7c <_free_r+0x2c>
 800ab6e:	6063      	str	r3, [r4, #4]
 800ab70:	6014      	str	r4, [r2, #0]
 800ab72:	4628      	mov	r0, r5
 800ab74:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800ab78:	f000 b90c 	b.w	800ad94 <__malloc_unlock>
 800ab7c:	42a3      	cmp	r3, r4
 800ab7e:	d908      	bls.n	800ab92 <_free_r+0x42>
 800ab80:	6820      	ldr	r0, [r4, #0]
 800ab82:	1821      	adds	r1, r4, r0
 800ab84:	428b      	cmp	r3, r1
 800ab86:	bf01      	itttt	eq
 800ab88:	6819      	ldreq	r1, [r3, #0]
 800ab8a:	685b      	ldreq	r3, [r3, #4]
 800ab8c:	1809      	addeq	r1, r1, r0
 800ab8e:	6021      	streq	r1, [r4, #0]
 800ab90:	e7ed      	b.n	800ab6e <_free_r+0x1e>
 800ab92:	461a      	mov	r2, r3
 800ab94:	685b      	ldr	r3, [r3, #4]
 800ab96:	b10b      	cbz	r3, 800ab9c <_free_r+0x4c>
 800ab98:	42a3      	cmp	r3, r4
 800ab9a:	d9fa      	bls.n	800ab92 <_free_r+0x42>
 800ab9c:	6811      	ldr	r1, [r2, #0]
 800ab9e:	1850      	adds	r0, r2, r1
 800aba0:	42a0      	cmp	r0, r4
 800aba2:	d10b      	bne.n	800abbc <_free_r+0x6c>
 800aba4:	6820      	ldr	r0, [r4, #0]
 800aba6:	4401      	add	r1, r0
 800aba8:	1850      	adds	r0, r2, r1
 800abaa:	4283      	cmp	r3, r0
 800abac:	6011      	str	r1, [r2, #0]
 800abae:	d1e0      	bne.n	800ab72 <_free_r+0x22>
 800abb0:	6818      	ldr	r0, [r3, #0]
 800abb2:	685b      	ldr	r3, [r3, #4]
 800abb4:	4401      	add	r1, r0
 800abb6:	6011      	str	r1, [r2, #0]
 800abb8:	6053      	str	r3, [r2, #4]
 800abba:	e7da      	b.n	800ab72 <_free_r+0x22>
 800abbc:	d902      	bls.n	800abc4 <_free_r+0x74>
 800abbe:	230c      	movs	r3, #12
 800abc0:	602b      	str	r3, [r5, #0]
 800abc2:	e7d6      	b.n	800ab72 <_free_r+0x22>
 800abc4:	6820      	ldr	r0, [r4, #0]
 800abc6:	1821      	adds	r1, r4, r0
 800abc8:	428b      	cmp	r3, r1
 800abca:	bf01      	itttt	eq
 800abcc:	6819      	ldreq	r1, [r3, #0]
 800abce:	685b      	ldreq	r3, [r3, #4]
 800abd0:	1809      	addeq	r1, r1, r0
 800abd2:	6021      	streq	r1, [r4, #0]
 800abd4:	6063      	str	r3, [r4, #4]
 800abd6:	6054      	str	r4, [r2, #4]
 800abd8:	e7cb      	b.n	800ab72 <_free_r+0x22>
 800abda:	bd38      	pop	{r3, r4, r5, pc}
 800abdc:	200001e0 	.word	0x200001e0

0800abe0 <sbrk_aligned>:
 800abe0:	b570      	push	{r4, r5, r6, lr}
 800abe2:	4e0e      	ldr	r6, [pc, #56]	; (800ac1c <sbrk_aligned+0x3c>)
 800abe4:	460c      	mov	r4, r1
 800abe6:	6831      	ldr	r1, [r6, #0]
 800abe8:	4605      	mov	r5, r0
 800abea:	b911      	cbnz	r1, 800abf2 <sbrk_aligned+0x12>
 800abec:	f000 f8bc 	bl	800ad68 <_sbrk_r>
 800abf0:	6030      	str	r0, [r6, #0]
 800abf2:	4621      	mov	r1, r4
 800abf4:	4628      	mov	r0, r5
 800abf6:	f000 f8b7 	bl	800ad68 <_sbrk_r>
 800abfa:	1c43      	adds	r3, r0, #1
 800abfc:	d00a      	beq.n	800ac14 <sbrk_aligned+0x34>
 800abfe:	1cc4      	adds	r4, r0, #3
 800ac00:	f024 0403 	bic.w	r4, r4, #3
 800ac04:	42a0      	cmp	r0, r4
 800ac06:	d007      	beq.n	800ac18 <sbrk_aligned+0x38>
 800ac08:	1a21      	subs	r1, r4, r0
 800ac0a:	4628      	mov	r0, r5
 800ac0c:	f000 f8ac 	bl	800ad68 <_sbrk_r>
 800ac10:	3001      	adds	r0, #1
 800ac12:	d101      	bne.n	800ac18 <sbrk_aligned+0x38>
 800ac14:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 800ac18:	4620      	mov	r0, r4
 800ac1a:	bd70      	pop	{r4, r5, r6, pc}
 800ac1c:	200001e4 	.word	0x200001e4

0800ac20 <_malloc_r>:
 800ac20:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ac24:	1ccd      	adds	r5, r1, #3
 800ac26:	f025 0503 	bic.w	r5, r5, #3
 800ac2a:	3508      	adds	r5, #8
 800ac2c:	2d0c      	cmp	r5, #12
 800ac2e:	bf38      	it	cc
 800ac30:	250c      	movcc	r5, #12
 800ac32:	2d00      	cmp	r5, #0
 800ac34:	4607      	mov	r7, r0
 800ac36:	db01      	blt.n	800ac3c <_malloc_r+0x1c>
 800ac38:	42a9      	cmp	r1, r5
 800ac3a:	d905      	bls.n	800ac48 <_malloc_r+0x28>
 800ac3c:	230c      	movs	r3, #12
 800ac3e:	2600      	movs	r6, #0
 800ac40:	603b      	str	r3, [r7, #0]
 800ac42:	4630      	mov	r0, r6
 800ac44:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ac48:	4e2e      	ldr	r6, [pc, #184]	; (800ad04 <_malloc_r+0xe4>)
 800ac4a:	f000 f89d 	bl	800ad88 <__malloc_lock>
 800ac4e:	6833      	ldr	r3, [r6, #0]
 800ac50:	461c      	mov	r4, r3
 800ac52:	bb34      	cbnz	r4, 800aca2 <_malloc_r+0x82>
 800ac54:	4629      	mov	r1, r5
 800ac56:	4638      	mov	r0, r7
 800ac58:	f7ff ffc2 	bl	800abe0 <sbrk_aligned>
 800ac5c:	1c43      	adds	r3, r0, #1
 800ac5e:	4604      	mov	r4, r0
 800ac60:	d14d      	bne.n	800acfe <_malloc_r+0xde>
 800ac62:	6834      	ldr	r4, [r6, #0]
 800ac64:	4626      	mov	r6, r4
 800ac66:	2e00      	cmp	r6, #0
 800ac68:	d140      	bne.n	800acec <_malloc_r+0xcc>
 800ac6a:	6823      	ldr	r3, [r4, #0]
 800ac6c:	4631      	mov	r1, r6
 800ac6e:	4638      	mov	r0, r7
 800ac70:	eb04 0803 	add.w	r8, r4, r3
 800ac74:	f000 f878 	bl	800ad68 <_sbrk_r>
 800ac78:	4580      	cmp	r8, r0
 800ac7a:	d13a      	bne.n	800acf2 <_malloc_r+0xd2>
 800ac7c:	6821      	ldr	r1, [r4, #0]
 800ac7e:	3503      	adds	r5, #3
 800ac80:	1a6d      	subs	r5, r5, r1
 800ac82:	f025 0503 	bic.w	r5, r5, #3
 800ac86:	3508      	adds	r5, #8
 800ac88:	2d0c      	cmp	r5, #12
 800ac8a:	bf38      	it	cc
 800ac8c:	250c      	movcc	r5, #12
 800ac8e:	4638      	mov	r0, r7
 800ac90:	4629      	mov	r1, r5
 800ac92:	f7ff ffa5 	bl	800abe0 <sbrk_aligned>
 800ac96:	3001      	adds	r0, #1
 800ac98:	d02b      	beq.n	800acf2 <_malloc_r+0xd2>
 800ac9a:	6823      	ldr	r3, [r4, #0]
 800ac9c:	442b      	add	r3, r5
 800ac9e:	6023      	str	r3, [r4, #0]
 800aca0:	e00e      	b.n	800acc0 <_malloc_r+0xa0>
 800aca2:	6822      	ldr	r2, [r4, #0]
 800aca4:	1b52      	subs	r2, r2, r5
 800aca6:	d41e      	bmi.n	800ace6 <_malloc_r+0xc6>
 800aca8:	2a0b      	cmp	r2, #11
 800acaa:	d916      	bls.n	800acda <_malloc_r+0xba>
 800acac:	1961      	adds	r1, r4, r5
 800acae:	42a3      	cmp	r3, r4
 800acb0:	6025      	str	r5, [r4, #0]
 800acb2:	bf18      	it	ne
 800acb4:	6059      	strne	r1, [r3, #4]
 800acb6:	6863      	ldr	r3, [r4, #4]
 800acb8:	bf08      	it	eq
 800acba:	6031      	streq	r1, [r6, #0]
 800acbc:	5162      	str	r2, [r4, r5]
 800acbe:	604b      	str	r3, [r1, #4]
 800acc0:	4638      	mov	r0, r7
 800acc2:	f104 060b 	add.w	r6, r4, #11
 800acc6:	f000 f865 	bl	800ad94 <__malloc_unlock>
 800acca:	f026 0607 	bic.w	r6, r6, #7
 800acce:	1d23      	adds	r3, r4, #4
 800acd0:	1af2      	subs	r2, r6, r3
 800acd2:	d0b6      	beq.n	800ac42 <_malloc_r+0x22>
 800acd4:	1b9b      	subs	r3, r3, r6
 800acd6:	50a3      	str	r3, [r4, r2]
 800acd8:	e7b3      	b.n	800ac42 <_malloc_r+0x22>
 800acda:	6862      	ldr	r2, [r4, #4]
 800acdc:	42a3      	cmp	r3, r4
 800acde:	bf0c      	ite	eq
 800ace0:	6032      	streq	r2, [r6, #0]
 800ace2:	605a      	strne	r2, [r3, #4]
 800ace4:	e7ec      	b.n	800acc0 <_malloc_r+0xa0>
 800ace6:	4623      	mov	r3, r4
 800ace8:	6864      	ldr	r4, [r4, #4]
 800acea:	e7b2      	b.n	800ac52 <_malloc_r+0x32>
 800acec:	4634      	mov	r4, r6
 800acee:	6876      	ldr	r6, [r6, #4]
 800acf0:	e7b9      	b.n	800ac66 <_malloc_r+0x46>
 800acf2:	230c      	movs	r3, #12
 800acf4:	4638      	mov	r0, r7
 800acf6:	603b      	str	r3, [r7, #0]
 800acf8:	f000 f84c 	bl	800ad94 <__malloc_unlock>
 800acfc:	e7a1      	b.n	800ac42 <_malloc_r+0x22>
 800acfe:	6025      	str	r5, [r4, #0]
 800ad00:	e7de      	b.n	800acc0 <_malloc_r+0xa0>
 800ad02:	bf00      	nop
 800ad04:	200001e0 	.word	0x200001e0

0800ad08 <_realloc_r>:
 800ad08:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ad0c:	4680      	mov	r8, r0
 800ad0e:	4614      	mov	r4, r2
 800ad10:	460e      	mov	r6, r1
 800ad12:	b921      	cbnz	r1, 800ad1e <_realloc_r+0x16>
 800ad14:	4611      	mov	r1, r2
 800ad16:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800ad1a:	f7ff bf81 	b.w	800ac20 <_malloc_r>
 800ad1e:	b92a      	cbnz	r2, 800ad2c <_realloc_r+0x24>
 800ad20:	f7ff ff16 	bl	800ab50 <_free_r>
 800ad24:	4625      	mov	r5, r4
 800ad26:	4628      	mov	r0, r5
 800ad28:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ad2c:	f000 f838 	bl	800ada0 <_malloc_usable_size_r>
 800ad30:	4284      	cmp	r4, r0
 800ad32:	4607      	mov	r7, r0
 800ad34:	d802      	bhi.n	800ad3c <_realloc_r+0x34>
 800ad36:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800ad3a:	d812      	bhi.n	800ad62 <_realloc_r+0x5a>
 800ad3c:	4621      	mov	r1, r4
 800ad3e:	4640      	mov	r0, r8
 800ad40:	f7ff ff6e 	bl	800ac20 <_malloc_r>
 800ad44:	4605      	mov	r5, r0
 800ad46:	2800      	cmp	r0, #0
 800ad48:	d0ed      	beq.n	800ad26 <_realloc_r+0x1e>
 800ad4a:	42bc      	cmp	r4, r7
 800ad4c:	4622      	mov	r2, r4
 800ad4e:	4631      	mov	r1, r6
 800ad50:	bf28      	it	cs
 800ad52:	463a      	movcs	r2, r7
 800ad54:	f7ff fba2 	bl	800a49c <memcpy>
 800ad58:	4631      	mov	r1, r6
 800ad5a:	4640      	mov	r0, r8
 800ad5c:	f7ff fef8 	bl	800ab50 <_free_r>
 800ad60:	e7e1      	b.n	800ad26 <_realloc_r+0x1e>
 800ad62:	4635      	mov	r5, r6
 800ad64:	e7df      	b.n	800ad26 <_realloc_r+0x1e>
	...

0800ad68 <_sbrk_r>:
 800ad68:	b538      	push	{r3, r4, r5, lr}
 800ad6a:	2300      	movs	r3, #0
 800ad6c:	4d05      	ldr	r5, [pc, #20]	; (800ad84 <_sbrk_r+0x1c>)
 800ad6e:	4604      	mov	r4, r0
 800ad70:	4608      	mov	r0, r1
 800ad72:	602b      	str	r3, [r5, #0]
 800ad74:	f7fc f9b6 	bl	80070e4 <_sbrk>
 800ad78:	1c43      	adds	r3, r0, #1
 800ad7a:	d102      	bne.n	800ad82 <_sbrk_r+0x1a>
 800ad7c:	682b      	ldr	r3, [r5, #0]
 800ad7e:	b103      	cbz	r3, 800ad82 <_sbrk_r+0x1a>
 800ad80:	6023      	str	r3, [r4, #0]
 800ad82:	bd38      	pop	{r3, r4, r5, pc}
 800ad84:	200001e8 	.word	0x200001e8

0800ad88 <__malloc_lock>:
 800ad88:	4801      	ldr	r0, [pc, #4]	; (800ad90 <__malloc_lock+0x8>)
 800ad8a:	f000 b811 	b.w	800adb0 <__retarget_lock_acquire_recursive>
 800ad8e:	bf00      	nop
 800ad90:	200001ec 	.word	0x200001ec

0800ad94 <__malloc_unlock>:
 800ad94:	4801      	ldr	r0, [pc, #4]	; (800ad9c <__malloc_unlock+0x8>)
 800ad96:	f000 b80c 	b.w	800adb2 <__retarget_lock_release_recursive>
 800ad9a:	bf00      	nop
 800ad9c:	200001ec 	.word	0x200001ec

0800ada0 <_malloc_usable_size_r>:
 800ada0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800ada4:	1f18      	subs	r0, r3, #4
 800ada6:	2b00      	cmp	r3, #0
 800ada8:	bfbc      	itt	lt
 800adaa:	580b      	ldrlt	r3, [r1, r0]
 800adac:	18c0      	addlt	r0, r0, r3
 800adae:	4770      	bx	lr

0800adb0 <__retarget_lock_acquire_recursive>:
 800adb0:	4770      	bx	lr

0800adb2 <__retarget_lock_release_recursive>:
 800adb2:	4770      	bx	lr

0800adb4 <_init>:
 800adb4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800adb6:	bf00      	nop
 800adb8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800adba:	bc08      	pop	{r3}
 800adbc:	469e      	mov	lr, r3
 800adbe:	4770      	bx	lr

0800adc0 <_fini>:
 800adc0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800adc2:	bf00      	nop
 800adc4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800adc6:	bc08      	pop	{r3}
 800adc8:	469e      	mov	lr, r3
 800adca:	4770      	bx	lr
