# Reading pref.tcl
# do run.do
# INFO: Simulation library postsynth already exists
# Model Technology ModelSim Microsemi vmap 2020.3 Lib Mapping Utility 2020.07 Jul 13 2020
# vmap postsynth postsynth 
# Modifying modelsim.ini
# Model Technology ModelSim Microsemi vmap 2020.3 Lib Mapping Utility 2020.07 Jul 13 2020
# vmap SmartFusion2 D:/Microsemi/Libero_SoC_v12.6/Designer/lib/modelsimpro/precompiled/vlog/SmartFusion2 
# Modifying modelsim.ini
# Model Technology ModelSim Microsemi vlog 2020.3 Compiler 2020.07 Jul 13 2020
# Start time: 16:29:52 on Nov 28,2023
# vlog -reportprogress 300 -sv -work postsynth X:/Graduate/ECEN5863/ProgrammableLogic/Homework5/HW5_1a/synthesis/CDC3FF.v 
# -- Compiling module CDC3FF
# 
# Top level modules:
# 	CDC3FF
# End time: 16:29:52 on Nov 28,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi vcom 2020.3 Compiler 2020.07 Jul 13 2020
# Start time: 16:29:52 on Nov 28,2023
# vcom -reportprogress 300 -2008 -explicit -work postsynth X:/Graduate/ECEN5863/ProgrammableLogic/Homework5/HW5_1a/stimulus/CDC3FF_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity CDC3FF_tb
# -- Compiling architecture behavioral of CDC3FF_tb
# End time: 16:29:52 on Nov 28,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -L SmartFusion2 -L postsynth -t 1fs postsynth.CDC3FF_tb 
# Start time: 16:29:53 on Nov 28,2023
# //  ModelSim Microsemi 2020.3 Jul 13 2020
# //
# //  Copyright 1991-2020 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim Microsemi and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading postsynth.cdc3ff_tb(behavioral)
# Microsemi version supports only a single HDL
# ** Error: (vsim-3039) Instantiation of 'CDC3FF' failed.
#    Time: 0 fs  Iteration: 0  Instance: /cdc3ff_tb File: X:/Graduate/ECEN5863/ProgrammableLogic/Homework5/HW5_1a/stimulus/CDC3FF_tb.vhd Line: 89
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./run.do PAUSED at line 16
# End time: 16:32:55 on Nov 28,2023, Elapsed time: 0:03:02
# Errors: 1, Warnings: 0
