ARM GAS  /tmp/ccTapALo.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"stm32l4xx_hal_rcc_ex.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.RCCEx_GetSAIxPeriphCLKFreq,"ax",%progbits
  18              		.align	1
  19              		.syntax unified
  20              		.thumb
  21              		.thumb_func
  22              		.fpu fpv4-sp-d16
  24              	RCCEx_GetSAIxPeriphCLKFreq:
  25              	.LFB152:
  26              		.file 1 "../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c"
   1:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** /**
   2:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   ******************************************************************************
   3:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @file    stm32l4xx_hal_rcc_ex.c
   4:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @author  MCD Application Team
   5:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @brief   Extended RCC HAL module driver.
   6:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *          This file provides firmware functions to manage the following
   7:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *          functionalities RCC extended peripheral:
   8:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *           + Extended Peripheral Control functions
   9:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *           + Extended Clock management functions
  10:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *           + Extended Clock Recovery System Control functions
  11:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *
  12:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   ******************************************************************************
  13:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @attention
  14:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *
  15:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * <h2><center>&copy; COPYRIGHT(c) 2017 STMicroelectronics</center></h2>
  16:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *
  17:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * Redistribution and use in source and binary forms, with or without modification,
  18:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * are permitted provided that the following conditions are met:
  19:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *   1. Redistributions of source code must retain the above copyright notice,
  20:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *      this list of conditions and the following disclaimer.
  21:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *   2. Redistributions in binary form must reproduce the above copyright notice,
  22:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *      this list of conditions and the following disclaimer in the documentation
  23:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *      and/or other materials provided with the distribution.
  24:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *   3. Neither the name of STMicroelectronics nor the names of its contributors
  25:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *      may be used to endorse or promote products derived from this software
  26:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *      without specific prior written permission.
  27:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *
  28:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  29:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
  30:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
  31:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
  32:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
ARM GAS  /tmp/ccTapALo.s 			page 2


  33:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
  34:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
  35:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
  36:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
  37:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
  38:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *
  39:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   ******************************************************************************
  40:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   */
  41:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
  42:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** /* Includes ------------------------------------------------------------------*/
  43:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #include "stm32l4xx_hal.h"
  44:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
  45:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** /** @addtogroup STM32L4xx_HAL_Driver
  46:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @{
  47:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   */
  48:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
  49:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** /** @defgroup RCCEx RCCEx
  50:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @brief RCC Extended HAL module driver
  51:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @{
  52:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   */
  53:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
  54:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #ifdef HAL_RCC_MODULE_ENABLED
  55:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
  56:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** /* Private typedef -----------------------------------------------------------*/
  57:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** /* Private defines -----------------------------------------------------------*/
  58:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** /** @defgroup RCCEx_Private_Constants RCCEx Private Constants
  59:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****  * @{
  60:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****  */
  61:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #define PLLSAI1_TIMEOUT_VALUE     2U    /* 2 ms (minimum Tick + 1) */
  62:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #define PLLSAI2_TIMEOUT_VALUE     2U    /* 2 ms (minimum Tick + 1) */
  63:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #define PLL_TIMEOUT_VALUE         2U    /* 2 ms (minimum Tick + 1) */
  64:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
  65:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #define DIVIDER_P_UPDATE          0U
  66:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #define DIVIDER_Q_UPDATE          1U
  67:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #define DIVIDER_R_UPDATE          2U
  68:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
  69:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #define __LSCO_CLK_ENABLE()       __HAL_RCC_GPIOA_CLK_ENABLE()
  70:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #define LSCO_GPIO_PORT            GPIOA
  71:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #define LSCO_PIN                  GPIO_PIN_2
  72:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** /**
  73:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @}
  74:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   */
  75:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
  76:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** /* Private macros ------------------------------------------------------------*/
  77:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** /* Private variables ---------------------------------------------------------*/
  78:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** /* Private function prototypes -----------------------------------------------*/
  79:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** /** @defgroup RCCEx_Private_Functions RCCEx Private Functions
  80:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****  * @{
  81:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****  */
  82:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(RCC_PLLSAI1_SUPPORT)
  83:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
  84:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider);
  85:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
  86:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* RCC_PLLSAI1_SUPPORT */
  87:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
  88:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(RCC_PLLSAI2_SUPPORT)
  89:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
ARM GAS  /tmp/ccTapALo.s 			page 3


  90:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider);
  91:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
  92:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* RCC_PLLSAI2_SUPPORT */
  93:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
  94:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(SAI1)
  95:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
  96:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** static uint32_t RCCEx_GetSAIxPeriphCLKFreq(uint32_t PeriphClk, uint32_t InputFrequency);
  97:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
  98:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* SAI1 */
  99:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** /**
 100:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @}
 101:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   */
 102:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 103:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** /* Exported functions --------------------------------------------------------*/
 104:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 105:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** /** @defgroup RCCEx_Exported_Functions RCCEx Exported Functions
 106:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @{
 107:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   */
 108:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 109:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** /** @defgroup RCCEx_Exported_Functions_Group1 Extended Peripheral Control functions
 110:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****  *  @brief  Extended Peripheral Control functions
 111:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****  *
 112:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** @verbatim
 113:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****  ===============================================================================
 114:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                 ##### Extended Peripheral Control functions  #####
 115:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****  ===============================================================================
 116:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     [..]
 117:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     This subsection provides a set of functions allowing to control the RCC Clocks
 118:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     frequencies.
 119:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     [..]
 120:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     (@) Important note: Care must be taken when HAL_RCCEx_PeriphCLKConfig() is used to
 121:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         select the RTC clock source; in this case the Backup domain will be reset in
 122:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         order to modify the RTC Clock source, as consequence RTC registers (including
 123:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         the backup registers) are set to their reset values.
 124:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 125:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** @endverbatim
 126:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @{
 127:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   */
 128:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** /**
 129:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @brief  Initialize the RCC extended peripherals clocks according to the specified
 130:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *         parameters in the RCC_PeriphCLKInitTypeDef.
 131:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @param  PeriphClkInit  pointer to an RCC_PeriphCLKInitTypeDef structure that
 132:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *         contains a field PeriphClockSelection which can be a combination of the following value
 133:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_RTC  RTC peripheral clock
 134:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_ADC  ADC peripheral clock
 135:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   @if STM32L462xx
 136:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_DFSDM1  DFSDM1 peripheral clock (only for devices with DFSDM
 137:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   @endif
 138:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   @if STM32L486xx
 139:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_DFSDM1  DFSDM1 peripheral clock (only for devices with DFSDM
 140:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   @endif
 141:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   @if STM32L4A6xx
 142:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_DFSDM1  DFSDM1 peripheral clock (only for devices with DFSDM
 143:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   @endif
 144:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_I2C1  I2C1 peripheral clock
 145:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_I2C2  I2C2 peripheral clock
 146:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_I2C3  I2C3 peripheral clock
ARM GAS  /tmp/ccTapALo.s 			page 4


 147:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   @if STM32L462xx
 148:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_I2C4  I2C4 peripheral clock (only for devices with I2C4)
 149:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   @endif
 150:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   @if STM32L4A6xx
 151:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_I2C4  I2C4 peripheral clock (only for devices with I2C4)
 152:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   @endif
 153:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   @if STM32L4S9xx
 154:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_I2C4  I2C4 peripheral clock (only for devices with I2C4)
 155:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   @endif
 156:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_LPTIM1  LPTIM1 peripheral clock
 157:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_LPTIM2  LPTIM2 peripheral clock
 158:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_LPUART1  LPUART1 peripheral clock
 159:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_RNG  RNG peripheral clock
 160:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_SAI1  SAI1 peripheral clock (only for devices with SAI1)
 161:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   @if STM32L486xx
 162:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_SAI2  SAI2 peripheral clock (only for devices with SAI2)
 163:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   @endif
 164:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   @if STM32L4A6xx
 165:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_SAI2  SAI2 peripheral clock (only for devices with SAI2)
 166:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   @endif
 167:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   @if STM32L4S9xx
 168:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_SAI2  SAI2 peripheral clock (only for devices with SAI2)
 169:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   @endif
 170:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_SDMMC1  SDMMC1 peripheral clock
 171:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   @if STM32L443xx
 172:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_SWPMI1  SWPMI1 peripheral clock (only for devices with SWPMI
 173:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   @endif
 174:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   @if STM32L486xx
 175:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_SWPMI1  SWPMI1 peripheral clock (only for devices with SWPMI
 176:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   @endif
 177:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   @if STM32L4A6xx
 178:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_SWPMI1  SWPMI1 peripheral clock (only for devices with SWPMI
 179:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   @endif
 180:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_USART1  USART1 peripheral clock
 181:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_USART2  USART1 peripheral clock
 182:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_USART3  USART1 peripheral clock
 183:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   @if STM32L462xx
 184:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_UART4  USART1 peripheral clock (only for devices with UART4)
 185:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   @endif
 186:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   @if STM32L486xx
 187:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_UART4  USART1 peripheral clock (only for devices with UART4)
 188:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_UART5  USART1 peripheral clock (only for devices with UART5)
 189:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_USB  USB peripheral clock (only for devices with USB)
 190:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   @endif
 191:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   @if STM32L4A6xx
 192:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_UART4  USART1 peripheral clock (only for devices with UART4)
 193:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_UART5  USART1 peripheral clock (only for devices with UART5)
 194:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_USB  USB peripheral clock (only for devices with USB)
 195:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   @endif
 196:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   @if STM32L4S9xx
 197:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_UART4  USART1 peripheral clock (only for devices with UART4)
 198:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_UART5  USART1 peripheral clock (only for devices with UART5)
 199:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_USB  USB peripheral clock (only for devices with USB)
 200:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_DFSDM1  DFSDM1 peripheral kernel clock (only for devices wit
 201:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_DFSDM1AUDIO  DFSDM1 peripheral audio clock (only for devices
 202:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_LTDC  LTDC peripheral clock (only for devices with LTDC)
 203:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_DSI  DSI peripheral clock (only for devices with DSI)
ARM GAS  /tmp/ccTapALo.s 			page 5


 204:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_OSPI  OctoSPI peripheral clock (only for devices with OctoSP
 205:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   @endif
 206:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *
 207:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @note   Care must be taken when HAL_RCCEx_PeriphCLKConfig() is used to select
 208:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *         the RTC clock source: in this case the access to Backup domain is enabled.
 209:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *
 210:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @retval HAL status
 211:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   */
 212:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
 213:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** {
 214:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   uint32_t tmpregister, tickstart;     /* no init needed */
 215:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 216:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 217:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 218:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Check the parameters */
 219:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
 220:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 221:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(SAI1)
 222:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 223:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /*-------------------------- SAI1 clock source configuration ---------------------*/
 224:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 225:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
 226:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Check the parameters */
 227:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));
 228:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 229:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     switch(PeriphClkInit->Sai1ClockSelection)
 230:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
 231:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
 232:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       /* Enable SAI Clock output generated form System PLL . */
 233:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(RCC_PLLSAI2_SUPPORT)
 234:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 235:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #else
 236:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
 237:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* RCC_PLLSAI2_SUPPORT */
 238:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       /* SAI1 clock source config set later after clock selection check */
 239:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       break;
 240:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 241:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
 242:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) 
 243:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 244:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       /* SAI1 clock source config set later after clock selection check */
 245:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       break;
 246:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 247:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(RCC_PLLSAI2_SUPPORT)
 248:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 249:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
 250:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
 251:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 252:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       /* SAI1 clock source config set later after clock selection check */
 253:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       break;
 254:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 255:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* RCC_PLLSAI2_SUPPORT */
 256:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 257:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     case RCC_SAI1CLKSOURCE_PIN:      /* External clock is used as source of SAI1 clock*/
 258:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) ||
 259:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     case RCC_SAI1CLKSOURCE_HSI:      /* HSI is used as source of SAI1 clock*/
 260:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
ARM GAS  /tmp/ccTapALo.s 			page 6


 261:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       /* SAI1 clock source config set later after clock selection check */
 262:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       break;
 263:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 264:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     default:
 265:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       ret = HAL_ERROR;
 266:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       break;
 267:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     }
 268:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 269:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     if(ret == HAL_OK)
 270:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
 271:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       /* Set the source of SAI1 clock*/
 272:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 273:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     }
 274:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     else
 275:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
 276:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       /* set overall return value */
 277:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       status = ret;
 278:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     }
 279:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   }
 280:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 281:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* SAI1 */
 282:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 283:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(SAI2)
 284:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 285:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /*-------------------------- SAI2 clock source configuration ---------------------*/
 286:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 287:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
 288:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Check the parameters */
 289:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));
 290:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 291:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     switch(PeriphClkInit->Sai2ClockSelection)
 292:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
 293:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
 294:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       /* Enable SAI Clock output generated form System PLL . */
 295:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 296:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       /* SAI2 clock source config set later after clock selection check */
 297:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       break;
 298:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 299:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
 300:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) 
 301:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 302:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       /* SAI2 clock source config set later after clock selection check */
 303:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       break;
 304:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 305:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
 306:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) 
 307:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 308:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       /* SAI2 clock source config set later after clock selection check */
 309:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       break;
 310:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 311:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     case RCC_SAI2CLKSOURCE_PIN:      /* External clock is used as source of SAI2 clock*/
 312:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) ||
 313:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     case RCC_SAI2CLKSOURCE_HSI:      /* HSI is used as source of SAI2 clock*/
 314:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
 315:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       /* SAI2 clock source config set later after clock selection check */
 316:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       break;
 317:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
ARM GAS  /tmp/ccTapALo.s 			page 7


 318:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     default:
 319:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       ret = HAL_ERROR;
 320:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       break;
 321:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     }
 322:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 323:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     if(ret == HAL_OK)
 324:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
 325:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       /* Set the source of SAI2 clock*/
 326:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 327:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     }
 328:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     else
 329:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
 330:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       /* set overall return value */
 331:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       status = ret;
 332:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     }
 333:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   }
 334:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* SAI2 */
 335:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 336:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /*-------------------------- RTC clock source configuration ----------------------*/
 337:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 338:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
 339:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     FlagStatus       pwrclkchanged = RESET;
 340:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 341:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Check for RTC Parameters used to output RTCCLK */
 342:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));
 343:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 344:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Enable Power Clock */
 345:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 346:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
 347:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       __HAL_RCC_PWR_CLK_ENABLE();
 348:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       pwrclkchanged = SET;
 349:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     }
 350:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 351:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Enable write access to Backup domain */
 352:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     SET_BIT(PWR->CR1, PWR_CR1_DBP);
 353:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 354:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Wait for Backup domain Write protection disable */
 355:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     tickstart = HAL_GetTick();
 356:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 357:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 358:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
 359:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 360:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
 361:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         ret = HAL_TIMEOUT;
 362:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         break;
 363:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
 364:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     }
 365:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 366:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     if(ret == HAL_OK)
 367:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
 368:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
 369:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 370:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 371:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection
 372:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
 373:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         /* Store the content of BDCR register before the reset of Backup Domain */
 374:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
ARM GAS  /tmp/ccTapALo.s 			page 8


 375:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         /* RTC Clock selection can be changed only if the Backup Domain is reset */
 376:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         __HAL_RCC_BACKUPRESET_FORCE();
 377:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         __HAL_RCC_BACKUPRESET_RELEASE();
 378:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         /* Restore the Content of BDCR register */
 379:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         RCC->BDCR = tmpregister;
 380:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
 381:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 382:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
 383:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 384:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
 385:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         /* Get Start Tick*/
 386:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         tickstart = HAL_GetTick();
 387:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 388:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         /* Wait till LSE is ready */
 389:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 390:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         {
 391:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 392:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
 393:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             ret = HAL_TIMEOUT;
 394:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             break;
 395:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           }
 396:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         }
 397:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
 398:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 399:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       if(ret == HAL_OK)
 400:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
 401:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         /* Apply new RTC clock source selection */
 402:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 403:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
 404:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       else
 405:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
 406:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         /* set overall return value */
 407:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         status = ret;
 408:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
 409:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     }
 410:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     else
 411:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
 412:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       /* set overall return value */
 413:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       status = ret;
 414:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     }
 415:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 416:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Restore clock configuration if changed */
 417:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     if(pwrclkchanged == SET)
 418:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
 419:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       __HAL_RCC_PWR_CLK_DISABLE();
 420:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     }
 421:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   }
 422:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 423:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /*-------------------------- USART1 clock source configuration -------------------*/
 424:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 425:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
 426:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Check the parameters */
 427:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
 428:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 429:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Configure the USART1 clock source */
 430:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 431:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   }
ARM GAS  /tmp/ccTapALo.s 			page 9


 432:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 433:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /*-------------------------- USART2 clock source configuration -------------------*/
 434:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 435:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
 436:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Check the parameters */
 437:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));
 438:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 439:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Configure the USART2 clock source */
 440:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 441:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   }
 442:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 443:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(USART3)
 444:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 445:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /*-------------------------- USART3 clock source configuration -------------------*/
 446:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 447:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
 448:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Check the parameters */
 449:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));
 450:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 451:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Configure the USART3 clock source */
 452:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 453:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   }
 454:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 455:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* USART3 */
 456:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 457:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(UART4)
 458:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 459:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /*-------------------------- UART4 clock source configuration --------------------*/
 460:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 461:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
 462:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Check the parameters */
 463:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));
 464:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 465:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Configure the UART4 clock source */
 466:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 467:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   }
 468:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 469:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* UART4 */
 470:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 471:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(UART5)
 472:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 473:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /*-------------------------- UART5 clock source configuration --------------------*/
 474:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 475:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
 476:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Check the parameters */
 477:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));
 478:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 479:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Configure the UART5 clock source */
 480:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 481:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   }
 482:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 483:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* UART5 */
 484:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 485:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /*-------------------------- LPUART1 clock source configuration ------------------*/
 486:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 487:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
 488:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Check the parameters */
ARM GAS  /tmp/ccTapALo.s 			page 10


 489:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));
 490:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 491:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Configure the LPUAR1 clock source */
 492:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 493:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   }
 494:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 495:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /*-------------------------- LPTIM1 clock source configuration -------------------*/
 496:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 497:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
 498:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
 499:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 500:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   }
 501:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 502:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /*-------------------------- LPTIM2 clock source configuration -------------------*/
 503:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 504:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
 505:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
 506:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 507:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   }
 508:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 509:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /*-------------------------- I2C1 clock source configuration ---------------------*/
 510:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 511:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
 512:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Check the parameters */
 513:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
 514:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 515:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Configure the I2C1 clock source */
 516:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 517:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   }
 518:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 519:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(I2C2)
 520:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 521:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /*-------------------------- I2C2 clock source configuration ---------------------*/
 522:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 523:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
 524:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Check the parameters */
 525:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));
 526:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 527:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Configure the I2C2 clock source */
 528:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 529:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   }
 530:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 531:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* I2C2 */
 532:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 533:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /*-------------------------- I2C3 clock source configuration ---------------------*/
 534:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 535:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
 536:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Check the parameters */
 537:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));
 538:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 539:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Configure the I2C3 clock source */
 540:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 541:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   }
 542:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 543:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(I2C4)
 544:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 545:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /*-------------------------- I2C4 clock source configuration ---------------------*/
ARM GAS  /tmp/ccTapALo.s 			page 11


 546:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 547:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
 548:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Check the parameters */
 549:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));
 550:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 551:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Configure the I2C4 clock source */
 552:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 553:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   }
 554:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 555:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* I2C4 */
 556:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 557:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(USB_OTG_FS) || defined(USB)
 558:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 559:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /*-------------------------- USB clock source configuration ----------------------*/
 560:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 561:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
 562:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
 563:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 564:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 565:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 566:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
 567:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       /* Enable PLL48M1CLK output */
 568:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 569:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     }
 570:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     else
 571:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
 572:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(RCC_PLLSAI1_SUPPORT)
 573:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 574:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
 575:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut
 576:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 577:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 578:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         if(ret != HAL_OK)
 579:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         {
 580:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           /* set overall return value */
 581:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           status = ret;
 582:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         }
 583:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
 584:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* RCC_PLLSAI1_SUPPORT */
 585:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     }
 586:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   }
 587:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 588:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* USB_OTG_FS || USB */
 589:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 590:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(SDMMC1)
 591:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 592:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /*-------------------------- SDMMC1 clock source configuration -------------------*/
 593:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 594:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
 595:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
 596:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 597:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 598:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 599:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
 600:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       /* Enable PLL48M1CLK output */
 601:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 602:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     }
ARM GAS  /tmp/ccTapALo.s 			page 12


 603:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(RCC_CCIPR2_SDMMCSEL)
 604:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLP) /* PLL "P" ? */
 605:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
 606:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       /* Enable PLLSAI3CLK output */
 607:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 608:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     }
 609:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif
 610:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 611:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
 612:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) 
 613:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 614:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 615:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       if(ret != HAL_OK)
 616:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
 617:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         /* set overall return value */
 618:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         status = ret;
 619:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
 620:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     }
 621:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     else
 622:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
 623:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       /* nothing to do */
 624:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     }
 625:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   }
 626:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 627:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* SDMMC1 */
 628:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 629:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /*-------------------------- RNG clock source configuration ----------------------*/
 630:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 631:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
 632:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
 633:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 634:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 635:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 636:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
 637:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       /* Enable PLL48M1CLK output */
 638:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 639:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     }
 640:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(RCC_PLLSAI1_SUPPORT)
 641:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 642:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
 643:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) 
 644:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 645:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 646:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       if(ret != HAL_OK)
 647:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
 648:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         /* set overall return value */
 649:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         status = ret;
 650:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
 651:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     }
 652:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* RCC_PLLSAI1_SUPPORT */
 653:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     else
 654:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
 655:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       /* nothing to do */
 656:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     }
 657:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   }
 658:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 659:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /*-------------------------- ADC clock source configuration ----------------------*/
ARM GAS  /tmp/ccTapALo.s 			page 13


 660:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if !defined(STM32L412xx) && !defined(STM32L422xx)
 661:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 662:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
 663:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Check the parameters */
 664:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));
 665:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 666:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Configure the ADC interface clock source */
 667:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 668:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 669:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(RCC_PLLSAI1_SUPPORT)
 670:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 671:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
 672:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) 
 673:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 674:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 675:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       if(ret != HAL_OK)
 676:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
 677:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         /* set overall return value */
 678:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         status = ret;
 679:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
 680:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     }
 681:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* RCC_PLLSAI1_SUPPORT */
 682:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 683:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) ||
 684:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 685:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 686:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
 687:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) 
 688:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 689:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 690:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       if(ret != HAL_OK)
 691:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
 692:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         /* set overall return value */
 693:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         status = ret;
 694:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
 695:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     }
 696:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 697:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx || STM32L496xx ||
 698:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 699:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   }
 700:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* !STM32L412xx && !STM32L422xx */
 701:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 702:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(SWPMI1)
 703:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 704:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /*-------------------------- SWPMI1 clock source configuration -------------------*/
 705:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 706:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
 707:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Check the parameters */
 708:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));
 709:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 710:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Configure the SWPMI1 clock source */
 711:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 712:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   }
 713:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 714:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* SWPMI1 */
 715:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 716:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(DFSDM1_Filter0)
ARM GAS  /tmp/ccTapALo.s 			page 14


 717:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 718:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /*-------------------------- DFSDM1 clock source configuration -------------------*/
 719:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 720:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
 721:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Check the parameters */
 722:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));
 723:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 724:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Configure the DFSDM1 interface clock source */
 725:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 726:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   }
 727:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 728:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) ||
 729:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /*-------------------------- DFSDM1 audio clock source configuration -------------*/
 730:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1AUDIO) == RCC_PERIPHCLK_DFSDM1AUD
 731:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
 732:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Check the parameters */
 733:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));
 734:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 735:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Configure the DFSDM1 interface audio clock source */
 736:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 737:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   }
 738:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 739:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
 740:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 741:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* DFSDM1_Filter0 */
 742:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 743:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(LTDC)
 744:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 745:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /*-------------------------- LTDC clock source configuration --------------------*/
 746:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 747:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
 748:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Check the parameters */
 749:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     assert_param(IS_RCC_LTDCCLKSOURCE(PeriphClkInit->LtdcClockSelection));
 750:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 751:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Disable the PLLSAI2 */
 752:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     __HAL_RCC_PLLSAI2_DISABLE();
 753:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 754:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Get Start Tick*/
 755:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     tickstart = HAL_GetTick();
 756:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 757:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Wait till PLLSAI2 is ready */
 758:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 759:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
 760:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 761:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
 762:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         ret = HAL_TIMEOUT;
 763:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         break;
 764:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
 765:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     }
 766:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 767:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     if(ret == HAL_OK)
 768:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
 769:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       /* Configure the LTDC clock source */
 770:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       __HAL_RCC_LTDC_CONFIG(PeriphClkInit->LtdcClockSelection);
 771:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 772:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) 
 773:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
ARM GAS  /tmp/ccTapALo.s 			page 15


 774:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     }
 775:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 776:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     if(ret != HAL_OK)
 777:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
 778:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       /* set overall return value */
 779:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       status = ret;
 780:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     }
 781:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   }
 782:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 783:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* LTDC */
 784:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 785:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(DSI)
 786:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 787:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /*-------------------------- DSI clock source configuration ---------------------*/
 788:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DSI) == RCC_PERIPHCLK_DSI)
 789:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
 790:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Check the parameters */
 791:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     assert_param(IS_RCC_DSICLKSOURCE(PeriphClkInit->DsiClockSelection));
 792:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 793:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Configure the DSI clock source */
 794:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     __HAL_RCC_DSI_CONFIG(PeriphClkInit->DsiClockSelection);
 795:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 796:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     if(PeriphClkInit->DsiClockSelection == RCC_DSICLKSOURCE_PLLSAI2)
 797:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
 798:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       /* PLLSAI2 input clock, parameters M, N & Q configuration and clock output (PLLSAI2ClockOut) 
 799:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_Q_UPDATE);
 800:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 801:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       if(ret != HAL_OK)
 802:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
 803:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         /* set overall return value */
 804:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         status = ret;
 805:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
 806:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     }
 807:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   }
 808:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 809:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* DSI */
 810:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 811:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(OCTOSPI1) || defined(OCTOSPI2)
 812:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 813:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /*-------------------------- OctoSPIx clock source configuration ----------------*/
 814:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 815:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
 816:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Check the parameters */
 817:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     assert_param(IS_RCC_OSPICLKSOURCE(PeriphClkInit->OspiClockSelection));
 818:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 819:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Configure the OctoSPI clock source */
 820:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     __HAL_RCC_OSPI_CONFIG(PeriphClkInit->OspiClockSelection);
 821:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 822:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     if(PeriphClkInit->OspiClockSelection == RCC_OSPICLKSOURCE_PLL)
 823:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
 824:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       /* Enable PLL48M1CLK output */
 825:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 826:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     }
 827:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   }
 828:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 829:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* OCTOSPI1 || OCTOSPI2 */
 830:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
ARM GAS  /tmp/ccTapALo.s 			page 16


 831:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   return status;
 832:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** }
 833:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 834:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** /**
 835:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @brief  Get the RCC_ClkInitStruct according to the internal RCC configuration registers.
 836:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @param  PeriphClkInit  pointer to an RCC_PeriphCLKInitTypeDef structure that
 837:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *         returns the configuration information for the Extended Peripherals
 838:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *         clocks(SAI1, SAI2, LPTIM1, LPTIM2, I2C1, I2C2, I2C3, I2C4, LPUART,
 839:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *         USART1, USART2, USART3, UART4, UART5, RTC, ADCx, DFSDMx, SWPMI1, USB, SDMMC1 and RNG).
 840:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @retval None
 841:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   */
 842:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** void HAL_RCCEx_GetPeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
 843:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** {
 844:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Set all possible values for the extended clock type parameter------------*/
 845:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 846:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(STM32L412xx) || defined(STM32L422xx)
 847:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 848:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   PeriphClkInit->PeriphClockSelection = RCC_PERIPHCLK_USART1  | RCC_PERIPHCLK_USART2 | RCC_PERIPHCL
 849:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                                         RCC_PERIPHCLK_LPUART1 | RCC_PERIPHCLK_I2C1   | RCC_PERIPHCL
 850:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                                         RCC_PERIPHCLK_LPTIM1  | RCC_PERIPHCLK_LPTIM2 |             
 851:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                                                                 RCC_PERIPHCLK_RNG    |             
 852:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                                         RCC_PERIPHCLK_RTC ;
 853:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 854:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #elif defined(STM32L431xx)
 855:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 856:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   PeriphClkInit->PeriphClockSelection = RCC_PERIPHCLK_USART1  | RCC_PERIPHCLK_USART2 | RCC_PERIPHCL
 857:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                                         RCC_PERIPHCLK_LPUART1 | RCC_PERIPHCLK_I2C1   | RCC_PERIPHCL
 858:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                                         RCC_PERIPHCLK_LPTIM1  | RCC_PERIPHCLK_LPTIM2 | RCC_PERIPHCL
 859:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                                         RCC_PERIPHCLK_SDMMC1  | RCC_PERIPHCLK_RNG    | RCC_PERIPHCL
 860:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                                         RCC_PERIPHCLK_RTC ;
 861:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 862:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #elif defined(STM32L432xx) || defined(STM32L442xx)
 863:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 864:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   PeriphClkInit->PeriphClockSelection = RCC_PERIPHCLK_USART1  | RCC_PERIPHCLK_USART2 |             
 865:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                                         RCC_PERIPHCLK_LPUART1 | RCC_PERIPHCLK_I2C1   |             
 866:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                                         RCC_PERIPHCLK_LPTIM1  | RCC_PERIPHCLK_LPTIM2 | RCC_PERIPHCL
 867:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                                                                 RCC_PERIPHCLK_RNG    | RCC_PERIPHCL
 868:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                                         RCC_PERIPHCLK_RTC ;
 869:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 870:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #elif defined(STM32L433xx) || defined(STM32L443xx)
 871:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 872:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   PeriphClkInit->PeriphClockSelection = RCC_PERIPHCLK_USART1  | RCC_PERIPHCLK_USART2 | RCC_PERIPHCL
 873:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                                         RCC_PERIPHCLK_LPUART1 | RCC_PERIPHCLK_I2C1   | RCC_PERIPHCL
 874:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                                         RCC_PERIPHCLK_LPTIM1  | RCC_PERIPHCLK_LPTIM2 | RCC_PERIPHCL
 875:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                                         RCC_PERIPHCLK_SDMMC1  | RCC_PERIPHCLK_RNG    | RCC_PERIPHCL
 876:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                                         RCC_PERIPHCLK_RTC ;
 877:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 878:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #elif defined(STM32L451xx)
 879:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 880:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   PeriphClkInit->PeriphClockSelection = RCC_PERIPHCLK_USART1  | RCC_PERIPHCLK_USART2 | RCC_PERIPHCL
 881:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                                         RCC_PERIPHCLK_LPUART1 | RCC_PERIPHCLK_I2C1   | RCC_PERIPHCL
 882:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                                         RCC_PERIPHCLK_LPTIM1  | RCC_PERIPHCLK_LPTIM2 | RCC_PERIPHCL
 883:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                                         RCC_PERIPHCLK_SDMMC1  | RCC_PERIPHCLK_RNG    | RCC_PERIPHCL
 884:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                                         RCC_PERIPHCLK_RTC ;
 885:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 886:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #elif defined(STM32L452xx) || defined(STM32L462xx)
 887:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
ARM GAS  /tmp/ccTapALo.s 			page 17


 888:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   PeriphClkInit->PeriphClockSelection = RCC_PERIPHCLK_USART1  | RCC_PERIPHCLK_USART2 | RCC_PERIPHCL
 889:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                                         RCC_PERIPHCLK_LPUART1 | RCC_PERIPHCLK_I2C1   | RCC_PERIPHCL
 890:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                                         RCC_PERIPHCLK_LPTIM1  | RCC_PERIPHCLK_LPTIM2 | RCC_PERIPHCL
 891:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                                         RCC_PERIPHCLK_SDMMC1  | RCC_PERIPHCLK_RNG    | RCC_PERIPHCL
 892:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                                         RCC_PERIPHCLK_RTC ;
 893:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 894:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #elif defined(STM32L471xx)
 895:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 896:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   PeriphClkInit->PeriphClockSelection = RCC_PERIPHCLK_USART1  | RCC_PERIPHCLK_USART2 | RCC_PERIPHCL
 897:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                                         RCC_PERIPHCLK_LPUART1 | RCC_PERIPHCLK_I2C1   | RCC_PERIPHCL
 898:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                                         RCC_PERIPHCLK_LPTIM1  | RCC_PERIPHCLK_LPTIM2 | RCC_PERIPHCL
 899:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                                         RCC_PERIPHCLK_SDMMC1  | RCC_PERIPHCLK_RNG    | RCC_PERIPHCL
 900:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                                         RCC_PERIPHCLK_RTC ;
 901:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 902:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #elif defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)
 903:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 904:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   PeriphClkInit->PeriphClockSelection = RCC_PERIPHCLK_USART1  | RCC_PERIPHCLK_USART2 | RCC_PERIPHCL
 905:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                                         RCC_PERIPHCLK_LPUART1 | RCC_PERIPHCLK_I2C1   | RCC_PERIPHCL
 906:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                                         RCC_PERIPHCLK_LPTIM1  | RCC_PERIPHCLK_LPTIM2 | RCC_PERIPHCL
 907:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                                         RCC_PERIPHCLK_SDMMC1  | RCC_PERIPHCLK_RNG    | RCC_PERIPHCL
 908:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                                         RCC_PERIPHCLK_RTC ;
 909:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 910:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #elif defined(STM32L496xx) || defined(STM32L4A6xx)
 911:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 912:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   PeriphClkInit->PeriphClockSelection = RCC_PERIPHCLK_USART1  | RCC_PERIPHCLK_USART2 | RCC_PERIPHCL
 913:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                                         RCC_PERIPHCLK_LPUART1 | RCC_PERIPHCLK_I2C1   | RCC_PERIPHCL
 914:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                                         RCC_PERIPHCLK_LPTIM1  | RCC_PERIPHCLK_LPTIM2 | RCC_PERIPHCL
 915:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                                         RCC_PERIPHCLK_SDMMC1  | RCC_PERIPHCLK_RNG    | RCC_PERIPHCL
 916:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                                         RCC_PERIPHCLK_RTC ;
 917:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 918:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #elif defined(STM32L4R5xx) || defined(STM32L4S5xx)
 919:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 920:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   PeriphClkInit->PeriphClockSelection = RCC_PERIPHCLK_USART1  | RCC_PERIPHCLK_USART2 | RCC_PERIPHCL
 921:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                                         RCC_PERIPHCLK_LPUART1 | RCC_PERIPHCLK_I2C1   | RCC_PERIPHCL
 922:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                                         RCC_PERIPHCLK_LPTIM1  | RCC_PERIPHCLK_LPTIM2 | RCC_PERIPHCL
 923:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                                         RCC_PERIPHCLK_SDMMC1  | RCC_PERIPHCLK_RNG    | RCC_PERIPHCL
 924:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                                         RCC_PERIPHCLK_DFSDM1AUDIO | RCC_PERIPHCLK_RTC | RCC_PERIPHC
 925:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 926:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #elif defined(STM32L4R7xx) || defined(STM32L4S7xx)
 927:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 928:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   PeriphClkInit->PeriphClockSelection = RCC_PERIPHCLK_USART1  | RCC_PERIPHCLK_USART2 | RCC_PERIPHCL
 929:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                                         RCC_PERIPHCLK_LPUART1 | RCC_PERIPHCLK_I2C1   | RCC_PERIPHCL
 930:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                                         RCC_PERIPHCLK_LPTIM1  | RCC_PERIPHCLK_LPTIM2 | RCC_PERIPHCL
 931:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                                         RCC_PERIPHCLK_SDMMC1  | RCC_PERIPHCLK_RNG    | RCC_PERIPHCL
 932:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                                         RCC_PERIPHCLK_DFSDM1AUDIO | RCC_PERIPHCLK_RTC | RCC_PERIPHC
 933:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 934:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #elif defined(STM32L4R9xx) || defined(STM32L4S9xx)
 935:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 936:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   PeriphClkInit->PeriphClockSelection = RCC_PERIPHCLK_USART1  | RCC_PERIPHCLK_USART2 | RCC_PERIPHCL
 937:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                                         RCC_PERIPHCLK_LPUART1 | RCC_PERIPHCLK_I2C1   | RCC_PERIPHCL
 938:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                                         RCC_PERIPHCLK_LPTIM1  | RCC_PERIPHCLK_LPTIM2 | RCC_PERIPHCL
 939:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                                         RCC_PERIPHCLK_SDMMC1  | RCC_PERIPHCLK_RNG    | RCC_PERIPHCL
 940:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                                         RCC_PERIPHCLK_DFSDM1AUDIO | RCC_PERIPHCLK_RTC | RCC_PERIPHC
 941:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 942:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* STM32L431xx */
 943:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 944:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(RCC_PLLSAI1_SUPPORT)
ARM GAS  /tmp/ccTapALo.s 			page 18


 945:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 946:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Get the PLLSAI1 Clock configuration -----------------------------------------------*/
 947:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 948:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   PeriphClkInit->PLLSAI1.PLLSAI1Source = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC) >> RCC_PLLCFGR_
 949:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
 950:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   PeriphClkInit->PLLSAI1.PLLSAI1M = (READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1M) >> RCC_PL
 951:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #else
 952:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   PeriphClkInit->PLLSAI1.PLLSAI1M = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_P
 953:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
 954:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   PeriphClkInit->PLLSAI1.PLLSAI1N = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1N) >> RCC_PLL
 955:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   PeriphClkInit->PLLSAI1.PLLSAI1P = ((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1P) >> RCC_P
 956:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   PeriphClkInit->PLLSAI1.PLLSAI1Q = ((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1Q) >> RCC_P
 957:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   PeriphClkInit->PLLSAI1.PLLSAI1R = ((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1R) >> RCC_P
 958:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 959:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* RCC_PLLSAI1_SUPPORT */
 960:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 961:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(RCC_PLLSAI2_SUPPORT)
 962:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 963:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Get the PLLSAI2 Clock configuration -----------------------------------------------*/
 964:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 965:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   PeriphClkInit->PLLSAI2.PLLSAI2Source = PeriphClkInit->PLLSAI1.PLLSAI1Source;
 966:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
 967:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   PeriphClkInit->PLLSAI2.PLLSAI2M = (READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2M) >> RCC_PL
 968:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #else
 969:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   PeriphClkInit->PLLSAI2.PLLSAI2M = PeriphClkInit->PLLSAI1.PLLSAI1M;
 970:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
 971:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   PeriphClkInit->PLLSAI2.PLLSAI2N = READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2N) >> RCC_PLL
 972:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   PeriphClkInit->PLLSAI2.PLLSAI2P = ((READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2P) >> RCC_P
 973:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(RCC_PLLSAI2Q_DIV_SUPPORT)
 974:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   PeriphClkInit->PLLSAI2.PLLSAI2Q = ((READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2Q) >> RCC_P
 975:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* RCC_PLLSAI2Q_DIV_SUPPORT */
 976:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   PeriphClkInit->PLLSAI2.PLLSAI2R = ((READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2R)>> RCC_PL
 977:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 978:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* RCC_PLLSAI2_SUPPORT */
 979:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 980:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Get the USART1 clock source ---------------------------------------------*/
 981:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   PeriphClkInit->Usart1ClockSelection  = __HAL_RCC_GET_USART1_SOURCE();
 982:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Get the USART2 clock source ---------------------------------------------*/
 983:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   PeriphClkInit->Usart2ClockSelection  = __HAL_RCC_GET_USART2_SOURCE();
 984:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 985:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(USART3)
 986:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Get the USART3 clock source ---------------------------------------------*/
 987:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   PeriphClkInit->Usart3ClockSelection  = __HAL_RCC_GET_USART3_SOURCE();
 988:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* USART3 */
 989:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 990:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(UART4)
 991:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Get the UART4 clock source ----------------------------------------------*/
 992:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   PeriphClkInit->Uart4ClockSelection   = __HAL_RCC_GET_UART4_SOURCE();
 993:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* UART4 */
 994:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 995:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(UART5)
 996:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Get the UART5 clock source ----------------------------------------------*/
 997:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   PeriphClkInit->Uart5ClockSelection   = __HAL_RCC_GET_UART5_SOURCE();
 998:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* UART5 */
 999:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1000:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Get the LPUART1 clock source --------------------------------------------*/
1001:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   PeriphClkInit->Lpuart1ClockSelection = __HAL_RCC_GET_LPUART1_SOURCE();
ARM GAS  /tmp/ccTapALo.s 			page 19


1002:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1003:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Get the I2C1 clock source -----------------------------------------------*/
1004:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   PeriphClkInit->I2c1ClockSelection    = __HAL_RCC_GET_I2C1_SOURCE();
1005:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1006:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(I2C2)
1007:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****    /* Get the I2C2 clock source ----------------------------------------------*/
1008:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   PeriphClkInit->I2c2ClockSelection    = __HAL_RCC_GET_I2C2_SOURCE();
1009:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* I2C2 */
1010:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1011:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Get the I2C3 clock source -----------------------------------------------*/
1012:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   PeriphClkInit->I2c3ClockSelection    = __HAL_RCC_GET_I2C3_SOURCE();
1013:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1014:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(I2C4)
1015:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Get the I2C4 clock source -----------------------------------------------*/
1016:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   PeriphClkInit->I2c4ClockSelection    = __HAL_RCC_GET_I2C4_SOURCE();
1017:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* I2C4 */
1018:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1019:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Get the LPTIM1 clock source ---------------------------------------------*/
1020:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   PeriphClkInit->Lptim1ClockSelection  = __HAL_RCC_GET_LPTIM1_SOURCE();
1021:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1022:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Get the LPTIM2 clock source ---------------------------------------------*/
1023:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   PeriphClkInit->Lptim2ClockSelection  = __HAL_RCC_GET_LPTIM2_SOURCE();
1024:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1025:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(SAI1)
1026:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Get the SAI1 clock source -----------------------------------------------*/
1027:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   PeriphClkInit->Sai1ClockSelection    = __HAL_RCC_GET_SAI1_SOURCE();
1028:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* SAI1 */
1029:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1030:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(SAI2)
1031:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Get the SAI2 clock source -----------------------------------------------*/
1032:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   PeriphClkInit->Sai2ClockSelection    = __HAL_RCC_GET_SAI2_SOURCE();
1033:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* SAI2 */
1034:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1035:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Get the RTC clock source ------------------------------------------------*/
1036:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   PeriphClkInit->RTCClockSelection     = __HAL_RCC_GET_RTC_SOURCE();
1037:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1038:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(USB_OTG_FS) || defined(USB)
1039:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Get the USB clock source ------------------------------------------------*/
1040:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   PeriphClkInit->UsbClockSelection   = __HAL_RCC_GET_USB_SOURCE();
1041:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* USB_OTG_FS || USB */
1042:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1043:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(SDMMC1)
1044:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Get the SDMMC1 clock source ---------------------------------------------*/
1045:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   PeriphClkInit->Sdmmc1ClockSelection   = __HAL_RCC_GET_SDMMC1_SOURCE();
1046:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* SDMMC1 */
1047:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1048:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Get the RNG clock source ------------------------------------------------*/
1049:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   PeriphClkInit->RngClockSelection   = __HAL_RCC_GET_RNG_SOURCE();
1050:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1051:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if !defined(STM32L412xx) && !defined(STM32L422xx)
1052:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Get the ADC clock source ------------------------------------------------*/
1053:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   PeriphClkInit->AdcClockSelection     = __HAL_RCC_GET_ADC_SOURCE();
1054:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* !STM32L412xx && !STM32L422xx */
1055:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1056:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(SWPMI1)
1057:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Get the SWPMI1 clock source ---------------------------------------------*/
1058:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   PeriphClkInit->Swpmi1ClockSelection  = __HAL_RCC_GET_SWPMI1_SOURCE();
ARM GAS  /tmp/ccTapALo.s 			page 20


1059:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* SWPMI1 */
1060:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1061:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(DFSDM1_Filter0)
1062:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Get the DFSDM1 clock source ---------------------------------------------*/
1063:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   PeriphClkInit->Dfsdm1ClockSelection  = __HAL_RCC_GET_DFSDM1_SOURCE();
1064:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1065:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) ||
1066:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Get the DFSDM1 audio clock source ---------------------------------------*/
1067:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   PeriphClkInit->Dfsdm1AudioClockSelection  = __HAL_RCC_GET_DFSDM1AUDIO_SOURCE();
1068:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
1069:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* DFSDM1_Filter0 */
1070:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1071:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(LTDC)
1072:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Get the LTDC clock source -----------------------------------------------*/
1073:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   PeriphClkInit->LtdcClockSelection = __HAL_RCC_GET_LTDC_SOURCE();
1074:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* LTDC */
1075:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1076:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(DSI)
1077:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Get the DSI clock source ------------------------------------------------*/
1078:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   PeriphClkInit->DsiClockSelection = __HAL_RCC_GET_DSI_SOURCE();
1079:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* DSI */
1080:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1081:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(OCTOSPI1) || defined(OCTOSPI2)
1082:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Get the OctoSPIclock source --------------------------------------------*/
1083:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   PeriphClkInit->OspiClockSelection = __HAL_RCC_GET_OSPI_SOURCE();
1084:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* OCTOSPI1 || OCTOSPI2 */
1085:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** }
1086:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1087:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** /**
1088:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @brief  Return the peripheral clock frequency for peripherals with clock source from PLLSAIs
1089:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @note   Return 0 if peripheral clock identifier not managed by this API
1090:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @param  PeriphClk  Peripheral clock identifier
1091:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *         This parameter can be one of the following values:
1092:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_RTC  RTC peripheral clock
1093:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_ADC  ADC peripheral clock
1094:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   @if STM32L462xx
1095:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_DFSDM1  DFSDM1 peripheral clock (only for devices with DFSDM
1096:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   @endif
1097:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   @if STM32L486xx
1098:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_DFSDM1  DFSDM1 peripheral clock (only for devices with DFSDM
1099:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   @endif
1100:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   @if STM32L4A6xx
1101:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_DFSDM1  DFSDM1 peripheral clock (only for devices with DFSDM
1102:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   @endif
1103:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_I2C1  I2C1 peripheral clock
1104:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_I2C2  I2C2 peripheral clock
1105:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_I2C3  I2C3 peripheral clock
1106:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   @if STM32L462xx
1107:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_I2C4  I2C4 peripheral clock (only for devices with I2C4)
1108:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   @endif
1109:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   @if STM32L4A6xx
1110:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_I2C4  I2C4 peripheral clock (only for devices with I2C4)
1111:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   @endif
1112:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   @if STM32L4S9xx
1113:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_I2C4  I2C4 peripheral clock (only for devices with I2C4)
1114:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   @endif
1115:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_LPTIM1  LPTIM1 peripheral clock
ARM GAS  /tmp/ccTapALo.s 			page 21


1116:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_LPTIM2  LPTIM2 peripheral clock
1117:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_LPUART1  LPUART1 peripheral clock
1118:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_RNG  RNG peripheral clock
1119:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_SAI1  SAI1 peripheral clock (only for devices with SAI1)
1120:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   @if STM32L486xx
1121:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_SAI2  SAI2 peripheral clock (only for devices with SAI2)
1122:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   @endif
1123:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   @if STM32L4A6xx
1124:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_SAI2  SAI2 peripheral clock (only for devices with SAI2)
1125:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   @endif
1126:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   @if STM32L4S9xx
1127:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_SAI2  SAI2 peripheral clock (only for devices with SAI2)
1128:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   @endif
1129:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_SDMMC1  SDMMC1 peripheral clock
1130:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   @if STM32L443xx
1131:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_SWPMI1  SWPMI1 peripheral clock (only for devices with SWPMI
1132:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   @endif
1133:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   @if STM32L486xx
1134:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_SWPMI1  SWPMI1 peripheral clock (only for devices with SWPMI
1135:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   @endif
1136:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   @if STM32L4A6xx
1137:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_SWPMI1  SWPMI1 peripheral clock (only for devices with SWPMI
1138:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   @endif
1139:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_USART1  USART1 peripheral clock
1140:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_USART2  USART1 peripheral clock
1141:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_USART3  USART1 peripheral clock
1142:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   @if STM32L462xx
1143:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_UART4  UART4 peripheral clock (only for devices with UART4)
1144:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_USB  USB peripheral clock (only for devices with USB)
1145:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   @endif
1146:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   @if STM32L486xx
1147:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_UART4  UART4 peripheral clock (only for devices with UART4)
1148:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_UART5  UART5 peripheral clock (only for devices with UART5)
1149:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_USB  USB peripheral clock (only for devices with USB)
1150:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   @endif
1151:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   @if STM32L4A6xx
1152:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_UART4  UART4 peripheral clock (only for devices with UART4)
1153:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_UART5  UART5 peripheral clock (only for devices with UART5)
1154:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_USB  USB peripheral clock (only for devices with USB)
1155:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   @endif
1156:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   @if STM32L4S9xx
1157:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_UART4  USART1 peripheral clock (only for devices with UART4)
1158:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_UART5  USART1 peripheral clock (only for devices with UART5)
1159:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_USB  USB peripheral clock (only for devices with USB)
1160:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_DFSDM1  DFSDM1 peripheral kernel clock (only for devices wit
1161:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_DFSDM1AUDIO  DFSDM1 peripheral audio clock (only for devices
1162:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_LTDC  LTDC peripheral clock (only for devices with LTDC)
1163:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_DSI  DSI peripheral clock (only for devices with DSI)
1164:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_OSPI  OctoSPI peripheral clock (only for devices with OctoSP
1165:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   @endif
1166:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @retval Frequency in Hz
1167:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   */
1168:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
1169:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** {
1170:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   uint32_t frequency = 0U;
1171:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   uint32_t srcclk, pll_oscsource, pllvco, plln;    /* no init needed */
1172:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(SDMMC1) && defined(RCC_CCIPR2_SDMMCSEL)
ARM GAS  /tmp/ccTapALo.s 			page 22


1173:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   uint32_t pllp;  /* no init needed */
1174:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif
1175:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1176:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Check the parameters */
1177:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));
1178:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1179:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   if(PeriphClk == RCC_PERIPHCLK_RTC)
1180:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
1181:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Get the current RTC source */
1182:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     srcclk = __HAL_RCC_GET_RTC_SOURCE();
1183:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1184:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     switch(srcclk)
1185:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
1186:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     case RCC_RTCCLKSOURCE_LSE:
1187:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       /* Check if LSE is ready */
1188:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
1189:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
1190:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         frequency = LSE_VALUE;
1191:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
1192:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       break;
1193:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     case RCC_RTCCLKSOURCE_LSI:
1194:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       /* Check if LSI is ready */
1195:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       if(HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY))
1196:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
1197:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         frequency = LSI_VALUE;
1198:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
1199:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       break;
1200:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     case RCC_RTCCLKSOURCE_HSE_DIV32:
1201:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       /* Check if HSE is ready */
1202:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
1203:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
1204:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         frequency = HSE_VALUE / 32U;
1205:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
1206:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       break;
1207:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     default:
1208:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       /* No clock source, frequency default init at 0 */
1209:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       break;
1210:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     }
1211:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   }
1212:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   else
1213:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
1214:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Other external peripheral clock source than RTC */
1215:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
1216:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1217:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Compute PLL clock input */
1218:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     switch(pll_oscsource)
1219:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
1220:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     case RCC_PLLSOURCE_MSI:   /* MSI ? */
1221:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIRDY))
1222:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
1223:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         /*MSI frequency range in HZ*/
1224:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         pllvco = MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> 4U)];
1225:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
1226:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       else
1227:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
1228:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         pllvco = 0U;
1229:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
ARM GAS  /tmp/ccTapALo.s 			page 23


1230:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       break;
1231:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     case RCC_PLLSOURCE_HSI:   /* HSI ? */
1232:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
1233:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
1234:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         pllvco = HSI_VALUE;
1235:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
1236:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       else
1237:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
1238:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         pllvco = 0U;
1239:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
1240:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       break;
1241:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     case RCC_PLLSOURCE_HSE:   /* HSE ? */
1242:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
1243:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
1244:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         pllvco = HSE_VALUE;
1245:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
1246:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       else
1247:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
1248:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         pllvco = 0U;
1249:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
1250:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       break;
1251:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     default:
1252:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       /* No source */
1253:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       pllvco = 0U;
1254:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       break;
1255:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     }
1256:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1257:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     switch(PeriphClk)
1258:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
1259:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(SAI1)
1260:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1261:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     case RCC_PERIPHCLK_SAI1:
1262:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       frequency = RCCEx_GetSAIxPeriphCLKFreq(RCC_PERIPHCLK_SAI1, pllvco);
1263:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       break;
1264:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1265:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif
1266:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1267:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(SAI2)
1268:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1269:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     case RCC_PERIPHCLK_SAI2:
1270:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       frequency = RCCEx_GetSAIxPeriphCLKFreq(RCC_PERIPHCLK_SAI2, pllvco);
1271:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       break;
1272:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1273:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif
1274:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1275:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(USB_OTG_FS) || defined(USB)
1276:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1277:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     case RCC_PERIPHCLK_USB:
1278:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1279:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* USB_OTG_FS || USB */
1280:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1281:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     case RCC_PERIPHCLK_RNG:
1282:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1283:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(SDMMC1) && !defined(RCC_CCIPR2_SDMMCSEL)
1284:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1285:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     case RCC_PERIPHCLK_SDMMC1:
1286:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
ARM GAS  /tmp/ccTapALo.s 			page 24


1287:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* SDMMC1 && !RCC_CCIPR2_SDMMCSEL */
1288:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
1289:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         srcclk = READ_BIT(RCC->CCIPR, RCC_CCIPR_CLK48SEL);
1290:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1291:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         switch(srcclk)
1292:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         {
1293:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_CCIPR_CLK48SEL:   /* MSI ? */
1294:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIRDY))
1295:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
1296:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             /*MSI frequency range in HZ*/
1297:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             frequency = MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> 4U)];
1298:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           }
1299:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
1300:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_CCIPR_CLK48SEL_1:  /* PLL ? */
1301:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY))
1302:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
1303:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             if(HAL_IS_BIT_SET(RCC->PLLCFGR, RCC_PLLCFGR_PLLQEN))
1304:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             {
1305:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****               /* f(PLL Source) / PLLM */
1306:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****               pllvco = (pllvco / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos
1307:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****               /* f(PLL48M1CLK) = f(VCO input) * PLLN / PLLQ */
1308:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****               plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
1309:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****               frequency = (pllvco * plln) / (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLQ) >> RCC_PLLC
1310:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             }
1311:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           }
1312:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
1313:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(RCC_PLLSAI1_SUPPORT)
1314:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_CCIPR_CLK48SEL_0:  /* PLLSAI1 ? */
1315:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI1RDY))
1316:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
1317:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             if(HAL_IS_BIT_SET(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1QEN))
1318:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             {
1319:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
1320:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****               /* PLLSAI1M exists: apply PLLSAI1M divider for PLLSAI1 output computation */
1321:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****               /* f(PLLSAI1 Source) / PLLSAI1M */
1322:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****               pllvco = (pllvco / ((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1M) >> RCC_PLLS
1323:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #else
1324:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****               /* f(PLL Source) / PLLM */
1325:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****               pllvco = (pllvco / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos
1326:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif
1327:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****               /* f(PLL48M2CLK) = f(VCOSAI1 input) * PLLSAI1N / PLLSAI1Q */
1328:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****               plln = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1N) >> RCC_PLLSAI1CFGR_PLLSAI
1329:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****               frequency = (pllvco * plln) / (((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1Q)
1330:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             }
1331:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           }
1332:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
1333:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* RCC_PLLSAI1_SUPPORT */
1334:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(RCC_HSI48_SUPPORT)
1335:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case 0U:
1336:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           if(HAL_IS_BIT_SET(RCC->CRRCR, RCC_CRRCR_HSI48RDY)) /* HSI48 ? */
1337:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
1338:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             frequency = HSI48_VALUE;
1339:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           }
1340:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
1341:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* RCC_HSI48_SUPPORT */
1342:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         default:
1343:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           /* No clock source, frequency default init at 0 */
ARM GAS  /tmp/ccTapALo.s 			page 25


1344:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
1345:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         } /* switch(srcclk) */
1346:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         break;
1347:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
1348:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1349:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(SDMMC1) && defined(RCC_CCIPR2_SDMMCSEL)
1350:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1351:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     case RCC_PERIPHCLK_SDMMC1:
1352:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1353:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       if(HAL_IS_BIT_SET(RCC->CCIPR2, RCC_CCIPR2_SDMMCSEL))  /* PLL "P" ? */
1354:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
1355:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY))
1356:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         {
1357:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           if(HAL_IS_BIT_SET(RCC->PLLCFGR, RCC_PLLCFGR_PLLPEN))
1358:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
1359:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             /* f(PLL Source) / PLLM */
1360:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             pllvco = (pllvco / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) 
1361:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             /* f(PLLSAI3CLK) = f(VCO input) * PLLN / PLLP */
1362:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
1363:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             pllp = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLPDIV) >> RCC_PLLCFGR_PLLPDIV_Pos;
1364:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             if(pllp == 0U)
1365:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             {
1366:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****               if(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLP) != 0U)
1367:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****               {
1368:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                 pllp = 17U;
1369:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****               }
1370:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****               else
1371:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****               {
1372:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                 pllp = 7U;
1373:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****               }
1374:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             }
1375:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             frequency = (pllvco * plln) / pllp;
1376:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           }
1377:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         }
1378:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
1379:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       else  /* 48MHz from PLL "Q" or MSI or PLLSAI1Q or HSI48 */
1380:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
1381:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         srcclk = READ_BIT(RCC->CCIPR, RCC_CCIPR_CLK48SEL);
1382:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1383:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         switch(srcclk)
1384:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         {
1385:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_CCIPR_CLK48SEL:   /* MSI ? */
1386:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIRDY))
1387:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
1388:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             /*MSI frequency range in HZ*/
1389:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             frequency = MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> 4U)];
1390:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           }
1391:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
1392:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_CCIPR_CLK48SEL_1:  /* PLL "Q" ? */
1393:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY))
1394:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
1395:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             if(HAL_IS_BIT_SET(RCC->PLLCFGR, RCC_PLLCFGR_PLLQEN))
1396:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             {
1397:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****               /* f(PLL Source) / PLLM */
1398:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****               pllvco = (pllvco / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos
1399:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****               /* f(PLL48M1CLK) = f(VCO input) * PLLN / PLLQ */
1400:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****               plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
ARM GAS  /tmp/ccTapALo.s 			page 26


1401:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****               frequency = (pllvco * plln) / (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLQ) >> RCC_PLLC
1402:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             }
1403:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           }
1404:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
1405:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_CCIPR_CLK48SEL_0:  /* PLLSAI1 ? */
1406:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLSAI1RDY))
1407:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
1408:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             if(HAL_IS_BIT_SET(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1QEN))
1409:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             {
1410:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****               /* f(PLLSAI1 Source) / PLLSAI1M */
1411:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****               pllvco = (pllvco / ((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1M) >> RCC_PLLS
1412:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****               /* f(PLL48M2CLK) = f(VCOSAI1 input) * PLLSAI1N / PLLSAI1Q */
1413:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****               plln = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1N) >> RCC_PLLSAI1CFGR_PLLSAI
1414:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****               frequency = (pllvco * plln) / (((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1Q)
1415:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             }
1416:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           }
1417:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
1418:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case 0U:
1419:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           if(HAL_IS_BIT_SET(RCC->CRRCR, RCC_CRRCR_HSI48RDY)) /* HSI48 ? */
1420:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
1421:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             frequency = HSI48_VALUE;
1422:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           }
1423:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
1424:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         default:
1425:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           /* No clock source, frequency default init at 0 */
1426:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
1427:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         } /* switch(srcclk) */
1428:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
1429:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       break;
1430:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1431:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* SDMMC1 && RCC_CCIPR2_SDMMCSEL */
1432:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1433:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     case RCC_PERIPHCLK_USART1:
1434:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
1435:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         /* Get the current USART1 source */
1436:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         srcclk = __HAL_RCC_GET_USART1_SOURCE();
1437:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1438:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         switch(srcclk)
1439:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         {
1440:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_USART1CLKSOURCE_PCLK2:
1441:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           frequency = HAL_RCC_GetPCLK2Freq();
1442:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
1443:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_USART1CLKSOURCE_SYSCLK:
1444:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           frequency = HAL_RCC_GetSysClockFreq();
1445:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
1446:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_USART1CLKSOURCE_HSI:
1447:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
1448:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
1449:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             frequency = HSI_VALUE;
1450:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           }
1451:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
1452:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_USART1CLKSOURCE_LSE:
1453:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
1454:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
1455:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             frequency = LSE_VALUE;
1456:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           }
1457:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
ARM GAS  /tmp/ccTapALo.s 			page 27


1458:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         default:
1459:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           /* No clock source, frequency default init at 0 */
1460:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
1461:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         }
1462:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1463:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         break;
1464:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
1465:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1466:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     case RCC_PERIPHCLK_USART2:
1467:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
1468:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         /* Get the current USART2 source */
1469:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         srcclk = __HAL_RCC_GET_USART2_SOURCE();
1470:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1471:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         switch(srcclk)
1472:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         {
1473:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_USART2CLKSOURCE_PCLK1:
1474:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           frequency = HAL_RCC_GetPCLK1Freq();
1475:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
1476:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_USART2CLKSOURCE_SYSCLK:
1477:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           frequency = HAL_RCC_GetSysClockFreq();
1478:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
1479:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_USART2CLKSOURCE_HSI:
1480:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
1481:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
1482:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             frequency = HSI_VALUE;
1483:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           }
1484:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
1485:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_USART2CLKSOURCE_LSE:
1486:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
1487:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
1488:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             frequency = LSE_VALUE;
1489:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           }
1490:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
1491:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         default:
1492:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           /* No clock source, frequency default init at 0 */
1493:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
1494:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         }
1495:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1496:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         break;
1497:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
1498:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1499:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(USART3)
1500:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1501:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     case RCC_PERIPHCLK_USART3:
1502:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
1503:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         /* Get the current USART3 source */
1504:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         srcclk = __HAL_RCC_GET_USART3_SOURCE();
1505:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1506:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         switch(srcclk)
1507:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         {
1508:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_USART3CLKSOURCE_PCLK1:
1509:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           frequency = HAL_RCC_GetPCLK1Freq();
1510:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
1511:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_USART3CLKSOURCE_SYSCLK:
1512:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           frequency = HAL_RCC_GetSysClockFreq();
1513:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
1514:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_USART3CLKSOURCE_HSI:
ARM GAS  /tmp/ccTapALo.s 			page 28


1515:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
1516:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
1517:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             frequency = HSI_VALUE;
1518:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           }
1519:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
1520:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_USART3CLKSOURCE_LSE:
1521:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
1522:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
1523:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             frequency = LSE_VALUE;
1524:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           }
1525:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
1526:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         default:
1527:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           /* No clock source, frequency default init at 0 */
1528:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
1529:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         }
1530:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1531:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         break;
1532:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
1533:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1534:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* USART3 */
1535:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1536:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(UART4)
1537:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1538:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     case RCC_PERIPHCLK_UART4:
1539:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
1540:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         /* Get the current UART4 source */
1541:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         srcclk = __HAL_RCC_GET_UART4_SOURCE();
1542:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1543:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         switch(srcclk)
1544:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         {
1545:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_UART4CLKSOURCE_PCLK1:
1546:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           frequency = HAL_RCC_GetPCLK1Freq();
1547:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
1548:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_UART4CLKSOURCE_SYSCLK:
1549:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           frequency = HAL_RCC_GetSysClockFreq();
1550:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
1551:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_UART4CLKSOURCE_HSI:
1552:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
1553:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
1554:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             frequency = HSI_VALUE;
1555:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           }
1556:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
1557:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_UART4CLKSOURCE_LSE:
1558:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
1559:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
1560:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             frequency = LSE_VALUE;
1561:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           }
1562:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
1563:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         default:
1564:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           /* No clock source, frequency default init at 0 */
1565:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
1566:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         }
1567:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1568:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         break;
1569:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
1570:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1571:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* UART4 */
ARM GAS  /tmp/ccTapALo.s 			page 29


1572:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1573:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(UART5)
1574:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1575:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     case RCC_PERIPHCLK_UART5:
1576:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
1577:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         /* Get the current UART5 source */
1578:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         srcclk = __HAL_RCC_GET_UART5_SOURCE();
1579:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1580:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         switch(srcclk)
1581:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         {
1582:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_UART5CLKSOURCE_PCLK1:
1583:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           frequency = HAL_RCC_GetPCLK1Freq();
1584:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
1585:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_UART5CLKSOURCE_SYSCLK:
1586:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           frequency = HAL_RCC_GetSysClockFreq();
1587:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
1588:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_UART5CLKSOURCE_HSI:
1589:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
1590:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
1591:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             frequency = HSI_VALUE;
1592:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           }
1593:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
1594:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_UART5CLKSOURCE_LSE:
1595:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
1596:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
1597:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             frequency = LSE_VALUE;
1598:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           }
1599:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
1600:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         default:
1601:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           /* No clock source, frequency default init at 0 */
1602:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
1603:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         }
1604:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1605:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         break;
1606:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
1607:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1608:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* UART5 */
1609:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1610:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     case RCC_PERIPHCLK_LPUART1:
1611:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
1612:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         /* Get the current LPUART1 source */
1613:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         srcclk = __HAL_RCC_GET_LPUART1_SOURCE();
1614:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1615:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         switch(srcclk)
1616:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         {
1617:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_LPUART1CLKSOURCE_PCLK1:
1618:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           frequency = HAL_RCC_GetPCLK1Freq();
1619:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
1620:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_LPUART1CLKSOURCE_SYSCLK:
1621:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           frequency = HAL_RCC_GetSysClockFreq();
1622:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
1623:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_LPUART1CLKSOURCE_HSI:
1624:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
1625:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
1626:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             frequency = HSI_VALUE;
1627:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           }
1628:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
ARM GAS  /tmp/ccTapALo.s 			page 30


1629:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_LPUART1CLKSOURCE_LSE:
1630:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
1631:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
1632:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             frequency = LSE_VALUE;
1633:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           }
1634:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
1635:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         default:
1636:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           /* No clock source, frequency default init at 0 */
1637:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
1638:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         }
1639:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1640:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         break;
1641:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
1642:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1643:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     case RCC_PERIPHCLK_ADC:
1644:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
1645:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         srcclk = __HAL_RCC_GET_ADC_SOURCE();
1646:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1647:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         switch(srcclk)
1648:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         {
1649:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_ADCCLKSOURCE_SYSCLK:
1650:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           frequency = HAL_RCC_GetSysClockFreq();
1651:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
1652:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(RCC_PLLSAI1_SUPPORT)
1653:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_ADCCLKSOURCE_PLLSAI1:
1654:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           if(__HAL_RCC_GET_PLLSAI1CLKOUT_CONFIG(RCC_PLLSAI1_ADC1CLK) != 0U)
1655:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
1656:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
1657:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             /* PLLSAI1M exists: apply PLLSAI1M divider for PLLSAI1 output computation */
1658:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             /* f(PLLSAI1 Source) / PLLSAI1M */
1659:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             pllvco = (pllvco / ((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1M) >> RCC_PLLSAI
1660:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #else
1661:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             /* f(PLL Source) / PLLM */
1662:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             pllvco = (pllvco / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) 
1663:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif
1664:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             /* f(PLLADC1CLK) = f(VCOSAI1 input) * PLLSAI1N / PLLSAI1R */
1665:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             plln = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1N) >> RCC_PLLSAI1CFGR_PLLSAI1N
1666:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             frequency = (pllvco * plln) / (((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1R) >
1667:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           }
1668:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
1669:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* RCC_PLLSAI1_SUPPORT */
1670:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) ||
1671:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_ADCCLKSOURCE_PLLSAI2:
1672:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           if(__HAL_RCC_GET_PLLSAI2CLKOUT_CONFIG(RCC_PLLSAI2_ADC2CLK) != 0U)
1673:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
1674:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
1675:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             /* PLLSAI2M exists: apply PLLSAI2M divider for PLLSAI2 output computation */
1676:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             /* f(PLLSAI2 Source) / PLLSAI2M */
1677:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             pllvco = (pllvco / ((READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2M) >> RCC_PLLSAI
1678:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #else
1679:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             /* f(PLL Source) / PLLM */
1680:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             pllvco = (pllvco / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) 
1681:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif
1682:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             /* f(PLLADC2CLK) = f(VCOSAI2 input) * PLLSAI2N / PLLSAI2R */
1683:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             plln = READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2N) >> RCC_PLLSAI2CFGR_PLLSAI2N
1684:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             frequency = (pllvco * plln) / (((READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2R) >
1685:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           }
ARM GAS  /tmp/ccTapALo.s 			page 31


1686:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
1687:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx || STM32L496xx ||
1688:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         default:
1689:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           /* No clock source, frequency default init at 0 */
1690:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
1691:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         }
1692:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1693:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         break;
1694:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
1695:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1696:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(DFSDM1_Filter0)
1697:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1698:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     case RCC_PERIPHCLK_DFSDM1:
1699:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
1700:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         /* Get the current DFSDM1 source */
1701:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         srcclk = __HAL_RCC_GET_DFSDM1_SOURCE();
1702:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1703:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         if(srcclk == RCC_DFSDM1CLKSOURCE_PCLK2)
1704:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         {
1705:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           frequency = HAL_RCC_GetPCLK2Freq();
1706:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         }
1707:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         else
1708:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         {
1709:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           frequency = HAL_RCC_GetSysClockFreq();
1710:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         }
1711:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1712:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         break;
1713:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
1714:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1715:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) ||
1716:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1717:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     case RCC_PERIPHCLK_DFSDM1AUDIO:
1718:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
1719:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         /* Get the current DFSDM1 audio source */
1720:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         srcclk = __HAL_RCC_GET_DFSDM1AUDIO_SOURCE();
1721:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1722:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         switch(srcclk)
1723:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         {
1724:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_DFSDM1AUDIOCLKSOURCE_SAI1:
1725:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           frequency = RCCEx_GetSAIxPeriphCLKFreq(RCC_PERIPHCLK_SAI1, pllvco);
1726:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
1727:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_DFSDM1AUDIOCLKSOURCE_MSI:
1728:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIRDY))
1729:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
1730:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             /*MSI frequency range in HZ*/
1731:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             frequency = MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> 4U)];
1732:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           }
1733:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
1734:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_DFSDM1AUDIOCLKSOURCE_HSI:
1735:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
1736:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
1737:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             frequency = HSI_VALUE;
1738:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           }
1739:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
1740:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         default:
1741:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           /* No clock source, frequency default init at 0 */
1742:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
ARM GAS  /tmp/ccTapALo.s 			page 32


1743:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         }
1744:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1745:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         break;
1746:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
1747:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1748:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
1749:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1750:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* DFSDM1_Filter0 */
1751:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1752:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     case RCC_PERIPHCLK_I2C1:
1753:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
1754:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         /* Get the current I2C1 source */
1755:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         srcclk = __HAL_RCC_GET_I2C1_SOURCE();
1756:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1757:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         switch(srcclk)
1758:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         {
1759:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_I2C1CLKSOURCE_PCLK1:
1760:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           frequency = HAL_RCC_GetPCLK1Freq();
1761:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
1762:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_I2C1CLKSOURCE_SYSCLK:
1763:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           frequency = HAL_RCC_GetSysClockFreq();
1764:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
1765:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_I2C1CLKSOURCE_HSI:
1766:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
1767:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
1768:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             frequency = HSI_VALUE;
1769:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           }
1770:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
1771:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         default:
1772:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           /* No clock source, frequency default init at 0 */
1773:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
1774:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         }
1775:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1776:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         break;
1777:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
1778:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1779:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(I2C2)
1780:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1781:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     case RCC_PERIPHCLK_I2C2:
1782:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
1783:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         /* Get the current I2C2 source */
1784:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         srcclk = __HAL_RCC_GET_I2C2_SOURCE();
1785:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1786:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         switch(srcclk)
1787:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         {
1788:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_I2C2CLKSOURCE_PCLK1:
1789:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           frequency = HAL_RCC_GetPCLK1Freq();
1790:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
1791:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_I2C2CLKSOURCE_SYSCLK:
1792:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           frequency = HAL_RCC_GetSysClockFreq();
1793:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
1794:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_I2C2CLKSOURCE_HSI:
1795:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
1796:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
1797:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             frequency = HSI_VALUE;
1798:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           }
1799:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
ARM GAS  /tmp/ccTapALo.s 			page 33


1800:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         default:
1801:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           /* No clock source, frequency default init at 0 */
1802:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
1803:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         }
1804:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1805:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         break;
1806:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
1807:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1808:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* I2C2 */
1809:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1810:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     case RCC_PERIPHCLK_I2C3:
1811:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
1812:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         /* Get the current I2C3 source */
1813:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         srcclk = __HAL_RCC_GET_I2C3_SOURCE();
1814:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1815:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         switch(srcclk)
1816:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         {
1817:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_I2C3CLKSOURCE_PCLK1:
1818:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           frequency = HAL_RCC_GetPCLK1Freq();
1819:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
1820:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_I2C3CLKSOURCE_SYSCLK:
1821:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           frequency = HAL_RCC_GetSysClockFreq();
1822:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
1823:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_I2C3CLKSOURCE_HSI:
1824:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
1825:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
1826:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             frequency = HSI_VALUE;
1827:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           }
1828:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
1829:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         default:
1830:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           /* No clock source, frequency default init at 0 */
1831:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
1832:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         }
1833:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1834:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         break;
1835:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
1836:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1837:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(I2C4)
1838:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1839:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     case RCC_PERIPHCLK_I2C4:
1840:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
1841:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         /* Get the current I2C4 source */
1842:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         srcclk = __HAL_RCC_GET_I2C4_SOURCE();
1843:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1844:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         switch(srcclk)
1845:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         {
1846:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_I2C4CLKSOURCE_PCLK1:
1847:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           frequency = HAL_RCC_GetPCLK1Freq();
1848:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
1849:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_I2C4CLKSOURCE_SYSCLK:
1850:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           frequency = HAL_RCC_GetSysClockFreq();
1851:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
1852:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_I2C4CLKSOURCE_HSI:
1853:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
1854:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
1855:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             frequency = HSI_VALUE;
1856:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           }
ARM GAS  /tmp/ccTapALo.s 			page 34


1857:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
1858:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         default:
1859:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           /* No clock source, frequency default init at 0 */
1860:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
1861:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         }
1862:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1863:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         break;
1864:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
1865:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1866:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* I2C4 */
1867:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1868:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     case RCC_PERIPHCLK_LPTIM1:
1869:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
1870:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         /* Get the current LPTIM1 source */
1871:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         srcclk = __HAL_RCC_GET_LPTIM1_SOURCE();
1872:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1873:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         switch(srcclk)
1874:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         {
1875:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_LPTIM1CLKSOURCE_PCLK1:
1876:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           frequency = HAL_RCC_GetPCLK1Freq();
1877:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
1878:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_LPTIM1CLKSOURCE_LSI:
1879:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           if(HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY))
1880:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
1881:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             frequency = LSI_VALUE;
1882:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           }
1883:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
1884:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_LPTIM1CLKSOURCE_HSI:
1885:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
1886:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
1887:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             frequency = HSI_VALUE;
1888:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           }
1889:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
1890:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_LPTIM1CLKSOURCE_LSE:
1891:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
1892:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
1893:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             frequency = LSE_VALUE;
1894:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           }
1895:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
1896:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         default:
1897:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           /* No clock source, frequency default init at 0 */
1898:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
1899:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         }
1900:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1901:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         break;
1902:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
1903:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1904:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     case RCC_PERIPHCLK_LPTIM2:
1905:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
1906:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         /* Get the current LPTIM2 source */
1907:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****        srcclk = __HAL_RCC_GET_LPTIM2_SOURCE();
1908:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1909:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         switch(srcclk)
1910:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         {
1911:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_LPTIM2CLKSOURCE_PCLK1:
1912:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           frequency = HAL_RCC_GetPCLK1Freq();
1913:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
ARM GAS  /tmp/ccTapALo.s 			page 35


1914:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_LPTIM2CLKSOURCE_LSI:
1915:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           if(HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY))
1916:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
1917:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             frequency = LSI_VALUE;
1918:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           }
1919:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
1920:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_LPTIM2CLKSOURCE_HSI:
1921:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
1922:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
1923:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             frequency = HSI_VALUE;
1924:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           }
1925:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
1926:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_LPTIM2CLKSOURCE_LSE:
1927:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY))
1928:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
1929:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             frequency = LSE_VALUE;
1930:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           }
1931:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
1932:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         default:
1933:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           /* No clock source, frequency default init at 0 */
1934:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
1935:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         }
1936:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1937:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         break;
1938:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
1939:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1940:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(SWPMI1)
1941:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1942:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     case RCC_PERIPHCLK_SWPMI1:
1943:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
1944:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         /* Get the current SWPMI1 source */
1945:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         srcclk = __HAL_RCC_GET_SWPMI1_SOURCE();
1946:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1947:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         switch(srcclk)
1948:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         {
1949:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_SWPMI1CLKSOURCE_PCLK1:
1950:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           frequency = HAL_RCC_GetPCLK1Freq();
1951:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
1952:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_SWPMI1CLKSOURCE_HSI:
1953:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
1954:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
1955:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             frequency = HSI_VALUE;
1956:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           }
1957:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
1958:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         default:
1959:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           /* No clock source, frequency default init at 0 */
1960:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
1961:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         }
1962:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1963:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         break;
1964:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
1965:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1966:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* SWPMI1 */
1967:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1968:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(OCTOSPI1) || defined(OCTOSPI2)
1969:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1970:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     case RCC_PERIPHCLK_OSPI:
ARM GAS  /tmp/ccTapALo.s 			page 36


1971:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
1972:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         /* Get the current OctoSPI clock source */
1973:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         srcclk = __HAL_RCC_GET_OSPI_SOURCE();
1974:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
1975:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         switch(srcclk)
1976:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         {
1977:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_OSPICLKSOURCE_SYSCLK:
1978:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           frequency = HAL_RCC_GetSysClockFreq();
1979:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
1980:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_OSPICLKSOURCE_MSI:
1981:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIRDY))
1982:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
1983:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             /*MSI frequency range in HZ*/
1984:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             frequency = MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> 4U)];
1985:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           }
1986:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
1987:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_OSPICLKSOURCE_PLL:
1988:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY))
1989:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
1990:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             if(HAL_IS_BIT_SET(RCC->PLLCFGR, RCC_PLLCFGR_PLLQEN))
1991:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             {
1992:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****               /* f(PLL Source) / PLLM */
1993:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****               pllvco = (pllvco / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos
1994:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****               /* f(PLL48M1CLK) = f(VCO input) * PLLN / PLLQ */
1995:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****               plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
1996:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****               frequency = (pllvco * plln) / (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLQ) >> RCC_PLLC
1997:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             }
1998:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           }
1999:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
2000:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         default:
2001:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           /* No clock source, frequency default init at 0 */
2002:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
2003:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         }
2004:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2005:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         break;
2006:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
2007:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2008:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* OCTOSPI1 || OCTOSPI2 */
2009:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2010:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     default:
2011:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       break;
2012:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     }
2013:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   }
2014:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2015:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   return(frequency);
2016:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** }
2017:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2018:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** /**
2019:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @}
2020:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   */
2021:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2022:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** /** @defgroup RCCEx_Exported_Functions_Group2 Extended Clock management functions
2023:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****  *  @brief  Extended Clock management functions
2024:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****  *
2025:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** @verbatim
2026:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****  ===============================================================================
2027:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                 ##### Extended clock management functions  #####
ARM GAS  /tmp/ccTapALo.s 			page 37


2028:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****  ===============================================================================
2029:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     [..]
2030:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     This subsection provides a set of functions allowing to control the
2031:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     activation or deactivation of MSI PLL-mode, PLLSAI1, PLLSAI2, LSE CSS,
2032:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     Low speed clock output and clock after wake-up from STOP mode.
2033:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** @endverbatim
2034:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @{
2035:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   */
2036:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2037:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(RCC_PLLSAI1_SUPPORT)
2038:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2039:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** /**
2040:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @brief  Enable PLLSAI1.
2041:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @param  PLLSAI1Init  pointer to an RCC_PLLSAI1InitTypeDef structure that
2042:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *         contains the configuration information for the PLLSAI1
2043:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @retval HAL status
2044:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   */
2045:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** HAL_StatusTypeDef HAL_RCCEx_EnablePLLSAI1(RCC_PLLSAI1InitTypeDef  *PLLSAI1Init)
2046:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** {
2047:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   uint32_t tickstart;
2048:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   HAL_StatusTypeDef status = HAL_OK;
2049:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2050:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* check for PLLSAI1 Parameters used to output PLLSAI1CLK */
2051:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   assert_param(IS_RCC_PLLSAI1SOURCE(PLLSAI1Init->PLLSAI1Source));
2052:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   assert_param(IS_RCC_PLLSAI1M_VALUE(PLLSAI1Init->PLLSAI1M));
2053:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   assert_param(IS_RCC_PLLSAI1N_VALUE(PLLSAI1Init->PLLSAI1N));
2054:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   assert_param(IS_RCC_PLLSAI1P_VALUE(PLLSAI1Init->PLLSAI1P));
2055:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   assert_param(IS_RCC_PLLSAI1Q_VALUE(PLLSAI1Init->PLLSAI1Q));
2056:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   assert_param(IS_RCC_PLLSAI1R_VALUE(PLLSAI1Init->PLLSAI1R));
2057:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PLLSAI1Init->PLLSAI1ClockOut));
2058:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2059:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Disable the PLLSAI1 */
2060:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   __HAL_RCC_PLLSAI1_DISABLE();
2061:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2062:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Get Start Tick*/
2063:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   tickstart = HAL_GetTick();
2064:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2065:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Wait till PLLSAI1 is ready to be updated */
2066:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
2067:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
2068:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
2069:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
2070:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       status = HAL_TIMEOUT;
2071:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       break;
2072:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     }
2073:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   }
2074:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2075:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   if(status == HAL_OK)
2076:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
2077:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
2078:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Configure the PLLSAI1 Multiplication factor N */
2079:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Configure the PLLSAI1 Division factors M, P, Q and R */
2080:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     __HAL_RCC_PLLSAI1_CONFIG(PLLSAI1Init->PLLSAI1M, PLLSAI1Init->PLLSAI1N, PLLSAI1Init->PLLSAI1P, P
2081:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #else
2082:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Configure the PLLSAI1 Multiplication factor N */
2083:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Configure the PLLSAI1 Division factors P, Q and R */
2084:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     __HAL_RCC_PLLSAI1_CONFIG(PLLSAI1Init->PLLSAI1N, PLLSAI1Init->PLLSAI1P, PLLSAI1Init->PLLSAI1Q, P
ARM GAS  /tmp/ccTapALo.s 			page 38


2085:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
2086:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Configure the PLLSAI1 Clock output(s) */
2087:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PLLSAI1Init->PLLSAI1ClockOut);
2088:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2089:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
2090:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     __HAL_RCC_PLLSAI1_ENABLE();
2091:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2092:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Get Start Tick*/
2093:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     tickstart = HAL_GetTick();
2094:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2095:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Wait till PLLSAI1 is ready */
2096:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
2097:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
2098:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
2099:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
2100:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         status = HAL_TIMEOUT;
2101:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         break;
2102:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
2103:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     }
2104:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   }
2105:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2106:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   return status;
2107:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** }
2108:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2109:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** /**
2110:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @brief  Disable PLLSAI1.
2111:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @retval HAL status
2112:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   */
2113:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** HAL_StatusTypeDef HAL_RCCEx_DisablePLLSAI1(void)
2114:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** {
2115:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   uint32_t tickstart;
2116:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   HAL_StatusTypeDef status = HAL_OK;
2117:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2118:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Disable the PLLSAI1 */
2119:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   __HAL_RCC_PLLSAI1_DISABLE();
2120:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2121:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Get Start Tick*/
2122:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   tickstart = HAL_GetTick();
2123:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2124:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Wait till PLLSAI1 is ready */
2125:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
2126:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
2127:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
2128:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
2129:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       status = HAL_TIMEOUT;
2130:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       break;
2131:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     }
2132:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   }
2133:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2134:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Disable the PLLSAI1 Clock outputs */
2135:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   __HAL_RCC_PLLSAI1CLKOUT_DISABLE(RCC_PLLSAI1CFGR_PLLSAI1PEN|RCC_PLLSAI1CFGR_PLLSAI1QEN|RCC_PLLSAI1
2136:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2137:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Reset PLL source to save power if no PLLs on */
2138:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(RCC_PLLSAI2_SUPPORT)
2139:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   if(READ_BIT(RCC->CR, (RCC_CR_PLLRDY | RCC_CR_PLLSAI2RDY)) == 0U)
2140:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
2141:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
ARM GAS  /tmp/ccTapALo.s 			page 39


2142:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   }
2143:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #else
2144:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
2145:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
2146:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
2147:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   }
2148:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* RCC_PLLSAI2_SUPPORT */
2149:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2150:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   return status;
2151:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** }
2152:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2153:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* RCC_PLLSAI1_SUPPORT */
2154:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2155:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(RCC_PLLSAI2_SUPPORT)
2156:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2157:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** /**
2158:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @brief  Enable PLLSAI2.
2159:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @param  PLLSAI2Init  pointer to an RCC_PLLSAI2InitTypeDef structure that
2160:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *         contains the configuration information for the PLLSAI2
2161:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @retval HAL status
2162:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   */
2163:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** HAL_StatusTypeDef HAL_RCCEx_EnablePLLSAI2(RCC_PLLSAI2InitTypeDef  *PLLSAI2Init)
2164:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** {
2165:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   uint32_t tickstart;
2166:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   HAL_StatusTypeDef status = HAL_OK;
2167:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2168:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* check for PLLSAI2 Parameters used to output PLLSAI2CLK */
2169:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   assert_param(IS_RCC_PLLSAI2SOURCE(PLLSAI2Init->PLLSAI2Source));
2170:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   assert_param(IS_RCC_PLLSAI2M_VALUE(PLLSAI2Init->PLLSAI2M));
2171:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   assert_param(IS_RCC_PLLSAI2N_VALUE(PLLSAI2Init->PLLSAI2N));
2172:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   assert_param(IS_RCC_PLLSAI2P_VALUE(PLLSAI2Init->PLLSAI2P));
2173:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(RCC_PLLSAI2Q_DIV_SUPPORT)
2174:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   assert_param(IS_RCC_PLLSAI2Q_VALUE(PLLSAI2Init->PLLSAI2Q));
2175:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* RCC_PLLSAI2Q_DIV_SUPPORT */
2176:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   assert_param(IS_RCC_PLLSAI2R_VALUE(PLLSAI2Init->PLLSAI2R));
2177:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PLLSAI2Init->PLLSAI2ClockOut));
2178:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2179:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Disable the PLLSAI2 */
2180:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   __HAL_RCC_PLLSAI2_DISABLE();
2181:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2182:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Get Start Tick*/
2183:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   tickstart = HAL_GetTick();
2184:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2185:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Wait till PLLSAI2 is ready to be updated */
2186:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
2187:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
2188:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
2189:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
2190:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       status = HAL_TIMEOUT;
2191:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       break;
2192:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     }
2193:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   }
2194:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2195:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   if(status == HAL_OK)
2196:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
2197:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT) && defined(RCC_PLLSAI2Q_DIV_SUPPORT)
2198:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Configure the PLLSAI2 Multiplication factor N */
ARM GAS  /tmp/ccTapALo.s 			page 40


2199:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Configure the PLLSAI2 Division factors M, P, Q and R */
2200:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     __HAL_RCC_PLLSAI2_CONFIG(PLLSAI2Init->PLLSAI2M, PLLSAI2Init->PLLSAI2N, PLLSAI2Init->PLLSAI2P, P
2201:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #elif defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
2202:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Configure the PLLSAI2 Multiplication factor N */
2203:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Configure the PLLSAI2 Division factors M, P and R */
2204:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     __HAL_RCC_PLLSAI2_CONFIG(PLLSAI2Init->PLLSAI2M, PLLSAI2Init->PLLSAI2N, PLLSAI2Init->PLLSAI2P, P
2205:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #elif defined(RCC_PLLSAI2Q_DIV_SUPPORT)
2206:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Configure the PLLSAI2 Multiplication factor N */
2207:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Configure the PLLSAI2 Division factors P, Q and R */
2208:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     __HAL_RCC_PLLSAI2_CONFIG(PLLSAI2Init->PLLSAI2N, PLLSAI2Init->PLLSAI2P, PLLSAI2Init->PLLSAI2Q, P
2209:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #else
2210:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Configure the PLLSAI2 Multiplication factor N */
2211:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Configure the PLLSAI2 Division factors P and R */
2212:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     __HAL_RCC_PLLSAI2_CONFIG(PLLSAI2Init->PLLSAI2N, PLLSAI2Init->PLLSAI2P, PLLSAI2Init->PLLSAI2R);
2213:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT && RCC_PLLSAI2Q_DIV_SUPPORT */
2214:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Configure the PLLSAI2 Clock output(s) */
2215:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PLLSAI2Init->PLLSAI2ClockOut);
2216:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2217:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
2218:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     __HAL_RCC_PLLSAI2_ENABLE();
2219:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2220:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Get Start Tick*/
2221:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     tickstart = HAL_GetTick();
2222:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2223:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Wait till PLLSAI2 is ready */
2224:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
2225:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
2226:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
2227:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
2228:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         status = HAL_TIMEOUT;
2229:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         break;
2230:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
2231:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     }
2232:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   }
2233:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2234:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   return status;
2235:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** }
2236:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2237:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** /**
2238:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @brief  Disable PLLISAI2.
2239:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @retval HAL status
2240:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   */
2241:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** HAL_StatusTypeDef HAL_RCCEx_DisablePLLSAI2(void)
2242:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** {
2243:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   uint32_t tickstart;
2244:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   HAL_StatusTypeDef status = HAL_OK;
2245:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2246:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Disable the PLLSAI2 */
2247:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   __HAL_RCC_PLLSAI2_DISABLE();
2248:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2249:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Get Start Tick*/
2250:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   tickstart = HAL_GetTick();
2251:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2252:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Wait till PLLSAI2 is ready */
2253:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
2254:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
2255:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
ARM GAS  /tmp/ccTapALo.s 			page 41


2256:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
2257:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       status = HAL_TIMEOUT;
2258:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       break;
2259:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     }
2260:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   }
2261:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2262:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Disable the PLLSAI2 Clock outputs */
2263:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(RCC_PLLSAI2Q_DIV_SUPPORT)
2264:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   __HAL_RCC_PLLSAI2CLKOUT_DISABLE(RCC_PLLSAI2CFGR_PLLSAI2PEN|RCC_PLLSAI2CFGR_PLLSAI2QEN|RCC_PLLSAI2
2265:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #else
2266:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   __HAL_RCC_PLLSAI2CLKOUT_DISABLE(RCC_PLLSAI2CFGR_PLLSAI2PEN|RCC_PLLSAI2CFGR_PLLSAI2REN);
2267:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT && RCC_PLLSAI2Q_DIV_SUPPORT */
2268:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2269:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Reset PLL source to save power if no PLLs on */
2270:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   if(READ_BIT(RCC->CR, (RCC_CR_PLLRDY | RCC_CR_PLLSAI1RDY)) == 0U)
2271:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
2272:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
2273:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   }
2274:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2275:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   return status;
2276:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** }
2277:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2278:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* RCC_PLLSAI2_SUPPORT */
2279:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2280:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** /**
2281:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @brief  Configure the oscillator clock source for wakeup from Stop and CSS backup clock.
2282:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @param  WakeUpClk  Wakeup clock
2283:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *         This parameter can be one of the following values:
2284:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_STOP_WAKEUPCLOCK_MSI  MSI oscillator selection
2285:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_STOP_WAKEUPCLOCK_HSI  HSI oscillator selection
2286:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @note   This function shall not be called after the Clock Security System on HSE has been
2287:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *         enabled.
2288:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @retval None
2289:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   */
2290:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** void HAL_RCCEx_WakeUpStopCLKConfig(uint32_t WakeUpClk)
2291:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** {
2292:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   assert_param(IS_RCC_STOP_WAKEUPCLOCK(WakeUpClk));
2293:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2294:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   __HAL_RCC_WAKEUPSTOP_CLK_CONFIG(WakeUpClk);
2295:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** }
2296:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2297:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** /**
2298:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @brief  Configure the MSI range after standby mode.
2299:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @note   After Standby its frequency can be selected between 4 possible values (1, 2, 4 or 8 MHz
2300:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @param  MSIRange  MSI range
2301:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *         This parameter can be one of the following values:
2302:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_MSIRANGE_4  Range 4 around 1 MHz
2303:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_MSIRANGE_5  Range 5 around 2 MHz
2304:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_MSIRANGE_6  Range 6 around 4 MHz (reset value)
2305:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_MSIRANGE_7  Range 7 around 8 MHz
2306:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @retval None
2307:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   */
2308:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** void HAL_RCCEx_StandbyMSIRangeConfig(uint32_t MSIRange)
2309:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** {
2310:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   assert_param(IS_RCC_MSI_STANDBY_CLOCK_RANGE(MSIRange));
2311:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2312:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   __HAL_RCC_MSI_STANDBY_RANGE_CONFIG(MSIRange);
ARM GAS  /tmp/ccTapALo.s 			page 42


2313:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** }
2314:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2315:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** /**
2316:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @brief  Enable the LSE Clock Security System.
2317:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @note   Prior to enable the LSE Clock Security System, LSE oscillator is to be enabled
2318:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *         with HAL_RCC_OscConfig() and the LSE oscillator clock is to be selected as RTC
2319:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *         clock with HAL_RCCEx_PeriphCLKConfig().
2320:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @retval None
2321:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   */
2322:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** void HAL_RCCEx_EnableLSECSS(void)
2323:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** {
2324:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   SET_BIT(RCC->BDCR, RCC_BDCR_LSECSSON) ;
2325:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** }
2326:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2327:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** /**
2328:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @brief  Disable the LSE Clock Security System.
2329:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @note   LSE Clock Security System can only be disabled after a LSE failure detection.
2330:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @retval None
2331:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   */
2332:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** void HAL_RCCEx_DisableLSECSS(void)
2333:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** {
2334:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSECSSON) ;
2335:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2336:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Disable LSE CSS IT if any */
2337:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   __HAL_RCC_DISABLE_IT(RCC_IT_LSECSS);
2338:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** }
2339:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2340:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** /**
2341:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @brief  Enable the LSE Clock Security System Interrupt & corresponding EXTI line.
2342:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @note   LSE Clock Security System Interrupt is mapped on RTC EXTI line 19
2343:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @retval None
2344:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   */
2345:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** void HAL_RCCEx_EnableLSECSS_IT(void)
2346:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** {
2347:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Enable LSE CSS */
2348:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   SET_BIT(RCC->BDCR, RCC_BDCR_LSECSSON) ;
2349:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2350:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Enable LSE CSS IT */
2351:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   __HAL_RCC_ENABLE_IT(RCC_IT_LSECSS);
2352:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2353:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Enable IT on EXTI Line 19 */
2354:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   __HAL_RCC_LSECSS_EXTI_ENABLE_IT();
2355:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   __HAL_RCC_LSECSS_EXTI_ENABLE_RISING_EDGE();
2356:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** }
2357:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2358:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** /**
2359:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @brief Handle the RCC LSE Clock Security System interrupt request.
2360:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @retval None
2361:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   */
2362:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** void HAL_RCCEx_LSECSS_IRQHandler(void)
2363:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** {
2364:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Check RCC LSE CSSF flag  */
2365:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   if(__HAL_RCC_GET_IT(RCC_IT_LSECSS))
2366:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
2367:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* RCC LSE Clock Security System interrupt user callback */
2368:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     HAL_RCCEx_LSECSS_Callback();
2369:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
ARM GAS  /tmp/ccTapALo.s 			page 43


2370:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Clear RCC LSE CSS pending bit */
2371:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     __HAL_RCC_CLEAR_IT(RCC_IT_LSECSS);
2372:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   }
2373:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** }
2374:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2375:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** /**
2376:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @brief  RCCEx LSE Clock Security System interrupt callback.
2377:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @retval none
2378:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   */
2379:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** __weak void HAL_RCCEx_LSECSS_Callback(void)
2380:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** {
2381:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* NOTE : This function should not be modified, when the callback is needed,
2382:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             the @ref HAL_RCCEx_LSECSS_Callback should be implemented in the user file
2383:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****    */
2384:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** }
2385:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2386:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** /**
2387:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @brief  Select the Low Speed clock source to output on LSCO pin (PA2).
2388:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @param  LSCOSource  specifies the Low Speed clock source to output.
2389:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *          This parameter can be one of the following values:
2390:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_LSCOSOURCE_LSI  LSI clock selected as LSCO source
2391:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *            @arg @ref RCC_LSCOSOURCE_LSE  LSE clock selected as LSCO source
2392:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @retval None
2393:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   */
2394:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** void HAL_RCCEx_EnableLSCO(uint32_t LSCOSource)
2395:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** {
2396:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   GPIO_InitTypeDef GPIO_InitStruct;
2397:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   FlagStatus       pwrclkchanged = RESET;
2398:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   FlagStatus       backupchanged = RESET;
2399:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2400:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Check the parameters */
2401:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   assert_param(IS_RCC_LSCOSOURCE(LSCOSource));
2402:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2403:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* LSCO Pin Clock Enable */
2404:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   __LSCO_CLK_ENABLE();
2405:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2406:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Configue the LSCO pin in analog mode */
2407:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   GPIO_InitStruct.Pin = LSCO_PIN;
2408:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
2409:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
2410:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
2411:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   HAL_GPIO_Init(LSCO_GPIO_PORT, &GPIO_InitStruct);
2412:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2413:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Update LSCOSEL clock source in Backup Domain control register */
2414:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   if(__HAL_RCC_PWR_IS_CLK_DISABLED())
2415:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
2416:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     __HAL_RCC_PWR_CLK_ENABLE();
2417:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     pwrclkchanged = SET;
2418:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   }
2419:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
2420:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
2421:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     HAL_PWR_EnableBkUpAccess();
2422:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     backupchanged = SET;
2423:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   }
2424:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2425:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   MODIFY_REG(RCC->BDCR, RCC_BDCR_LSCOSEL | RCC_BDCR_LSCOEN, LSCOSource | RCC_BDCR_LSCOEN);
2426:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
ARM GAS  /tmp/ccTapALo.s 			page 44


2427:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   if(backupchanged == SET)
2428:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
2429:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     HAL_PWR_DisableBkUpAccess();
2430:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   }
2431:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   if(pwrclkchanged == SET)
2432:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
2433:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     __HAL_RCC_PWR_CLK_DISABLE();
2434:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   }
2435:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** }
2436:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2437:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** /**
2438:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @brief  Disable the Low Speed clock output.
2439:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @retval None
2440:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   */
2441:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** void HAL_RCCEx_DisableLSCO(void)
2442:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** {
2443:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   FlagStatus       pwrclkchanged = RESET;
2444:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   FlagStatus       backupchanged = RESET;
2445:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2446:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Update LSCOEN bit in Backup Domain control register */
2447:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   if(__HAL_RCC_PWR_IS_CLK_DISABLED())
2448:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
2449:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     __HAL_RCC_PWR_CLK_ENABLE();
2450:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     pwrclkchanged = SET;
2451:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   }
2452:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
2453:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
2454:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Enable access to the backup domain */
2455:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     HAL_PWR_EnableBkUpAccess();
2456:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     backupchanged = SET;
2457:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   }
2458:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2459:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSCOEN);
2460:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2461:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Restore previous configuration */
2462:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   if(backupchanged == SET)
2463:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
2464:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Disable access to the backup domain */
2465:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     HAL_PWR_DisableBkUpAccess();
2466:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   }
2467:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   if(pwrclkchanged == SET)
2468:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
2469:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     __HAL_RCC_PWR_CLK_DISABLE();
2470:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   }
2471:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** }
2472:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2473:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** /**
2474:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @brief  Enable the PLL-mode of the MSI.
2475:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @note   Prior to enable the PLL-mode of the MSI for automatic hardware
2476:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *         calibration LSE oscillator is to be enabled with HAL_RCC_OscConfig().
2477:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @retval None
2478:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   */
2479:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** void HAL_RCCEx_EnableMSIPLLMode(void)
2480:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** {
2481:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   SET_BIT(RCC->CR, RCC_CR_MSIPLLEN) ;
2482:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** }
2483:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
ARM GAS  /tmp/ccTapALo.s 			page 45


2484:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** /**
2485:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @brief  Disable the PLL-mode of the MSI.
2486:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @note   PLL-mode of the MSI is automatically reset when LSE oscillator is disabled.
2487:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @retval None
2488:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   */
2489:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** void HAL_RCCEx_DisableMSIPLLMode(void)
2490:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** {
2491:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   CLEAR_BIT(RCC->CR, RCC_CR_MSIPLLEN) ;
2492:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** }
2493:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2494:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** /**
2495:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @}
2496:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   */
2497:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2498:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(CRS)
2499:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2500:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** /** @defgroup RCCEx_Exported_Functions_Group3 Extended Clock Recovery System Control functions
2501:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****  *  @brief  Extended Clock Recovery System Control functions
2502:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****  *
2503:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** @verbatim
2504:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****  ===============================================================================
2505:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                 ##### Extended Clock Recovery System Control functions  #####
2506:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****  ===============================================================================
2507:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     [..]
2508:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       For devices with Clock Recovery System feature (CRS), RCC Extention HAL driver can be used as
2509:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2510:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       (#) In System clock config, HSI48 needs to be enabled
2511:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2512:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       (#) Enable CRS clock in IP MSP init which will use CRS functions
2513:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2514:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       (#) Call CRS functions as follows:
2515:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           (##) Prepare synchronization configuration necessary for HSI48 calibration
2516:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****               (+++) Default values can be set for frequency Error Measurement (reload and error lim
2517:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                         and also HSI48 oscillator smooth trimming.
2518:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****               (+++) Macro __HAL_RCC_CRS_RELOADVALUE_CALCULATE can be also used to calculate
2519:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                         directly reload value with target and sychronization frequencies values
2520:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           (##) Call function HAL_RCCEx_CRSConfig which
2521:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****               (+++) Resets CRS registers to their default values.
2522:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****               (+++) Configures CRS registers with synchronization configuration
2523:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****               (+++) Enables automatic calibration and frequency error counter feature
2524:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****            Note: When using USB LPM (Link Power Management) and the device is in Sleep mode, the
2525:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****            periodic USB SOF will not be generated by the host. No SYNC signal will therefore be
2526:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****            provided to the CRS to calibrate the HSI48 on the run. To guarantee the required clock
2527:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****            precision after waking up from Sleep mode, the LSE or reference clock on the GPIOs
2528:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****            should be used as SYNC signal.
2529:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2530:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           (##) A polling function is provided to wait for complete synchronization
2531:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****               (+++) Call function HAL_RCCEx_CRSWaitSynchronization()
2532:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****               (+++) According to CRS status, user can decide to adjust again the calibration or con
2533:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                         application if synchronization is OK
2534:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2535:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       (#) User can retrieve information related to synchronization in calling function
2536:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             HAL_RCCEx_CRSGetSynchronizationInfo()
2537:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2538:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       (#) Regarding synchronization status and synchronization information, user can try a new cali
2539:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****            in changing synchronization configuration and call again HAL_RCCEx_CRSConfig.
2540:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****            Note: When the SYNC event is detected during the downcounting phase (before reaching the
ARM GAS  /tmp/ccTapALo.s 			page 46


2541:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****            it means that the actual frequency is lower than the target (and so, that the TRIM value
2542:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****            incremented), while when it is detected during the upcounting phase it means that the ac
2543:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****            is higher (and that the TRIM value should be decremented).
2544:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2545:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       (#) In interrupt mode, user can resort to the available macros (__HAL_RCC_CRS_XXX_IT). Interr
2546:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           through CRS Handler (CRS_IRQn/CRS_IRQHandler)
2547:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****               (++) Call function HAL_RCCEx_CRSConfig()
2548:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****               (++) Enable CRS_IRQn (thanks to NVIC functions)
2549:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****               (++) Enable CRS interrupt (__HAL_RCC_CRS_ENABLE_IT)
2550:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****               (++) Implement CRS status management in the following user callbacks called from
2551:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                    HAL_RCCEx_CRS_IRQHandler():
2552:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                    (+++) HAL_RCCEx_CRS_SyncOkCallback()
2553:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                    (+++) HAL_RCCEx_CRS_SyncWarnCallback()
2554:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                    (+++) HAL_RCCEx_CRS_ExpectedSyncCallback()
2555:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                    (+++) HAL_RCCEx_CRS_ErrorCallback()
2556:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2557:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       (#) To force a SYNC EVENT, user can use the function HAL_RCCEx_CRSSoftwareSynchronizationGene
2558:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           This function can be called before calling HAL_RCCEx_CRSConfig (for instance in Systick h
2559:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2560:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** @endverbatim
2561:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****  * @{
2562:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****  */
2563:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2564:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** /**
2565:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @brief  Start automatic synchronization for polling mode
2566:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @param  pInit Pointer on RCC_CRSInitTypeDef structure
2567:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @retval None
2568:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   */
2569:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** void HAL_RCCEx_CRSConfig(RCC_CRSInitTypeDef *pInit)
2570:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** {
2571:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   uint32_t value;  /* no init needed */
2572:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2573:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Check the parameters */
2574:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   assert_param(IS_RCC_CRS_SYNC_DIV(pInit->Prescaler));
2575:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   assert_param(IS_RCC_CRS_SYNC_SOURCE(pInit->Source));
2576:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   assert_param(IS_RCC_CRS_SYNC_POLARITY(pInit->Polarity));
2577:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   assert_param(IS_RCC_CRS_RELOADVALUE(pInit->ReloadValue));
2578:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   assert_param(IS_RCC_CRS_ERRORLIMIT(pInit->ErrorLimitValue));
2579:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   assert_param(IS_RCC_CRS_HSI48CALIBRATION(pInit->HSI48CalibrationValue));
2580:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2581:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* CONFIGURATION */
2582:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2583:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Before configuration, reset CRS registers to their default values*/
2584:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   __HAL_RCC_CRS_FORCE_RESET();
2585:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   __HAL_RCC_CRS_RELEASE_RESET();
2586:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2587:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Set the SYNCDIV[2:0] bits according to Prescaler value */
2588:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Set the SYNCSRC[1:0] bits according to Source value */
2589:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Set the SYNCSPOL bit according to Polarity value */
2590:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   value = (pInit->Prescaler | pInit->Source | pInit->Polarity);
2591:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Set the RELOAD[15:0] bits according to ReloadValue value */
2592:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   value |= pInit->ReloadValue;
2593:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Set the FELIM[7:0] bits according to ErrorLimitValue value */
2594:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   value |= (pInit->ErrorLimitValue << CRS_CFGR_FELIM_Pos);
2595:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   WRITE_REG(CRS->CFGR, value);
2596:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2597:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Adjust HSI48 oscillator smooth trimming */
ARM GAS  /tmp/ccTapALo.s 			page 47


2598:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Set the TRIM[6:0] bits for STM32L412xx/L422xx or TRIM[5:0] bits otherwise
2599:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****      according to RCC_CRS_HSI48CalibrationValue value */
2600:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   MODIFY_REG(CRS->CR, CRS_CR_TRIM, (pInit->HSI48CalibrationValue << CRS_CR_TRIM_Pos));
2601:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2602:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* START AUTOMATIC SYNCHRONIZATION*/
2603:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2604:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Enable Automatic trimming & Frequency error counter */
2605:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   SET_BIT(CRS->CR, CRS_CR_AUTOTRIMEN | CRS_CR_CEN);
2606:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** }
2607:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2608:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** /**
2609:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @brief  Generate the software synchronization event
2610:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @retval None
2611:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   */
2612:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** void HAL_RCCEx_CRSSoftwareSynchronizationGenerate(void)
2613:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** {
2614:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   SET_BIT(CRS->CR, CRS_CR_SWSYNC);
2615:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** }
2616:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2617:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** /**
2618:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @brief  Return synchronization info
2619:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @param  pSynchroInfo Pointer on RCC_CRSSynchroInfoTypeDef structure
2620:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @retval None
2621:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   */
2622:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** void HAL_RCCEx_CRSGetSynchronizationInfo(RCC_CRSSynchroInfoTypeDef *pSynchroInfo)
2623:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** {
2624:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Check the parameter */
2625:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   assert_param(pSynchroInfo != (void *)NULL);
2626:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2627:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Get the reload value */
2628:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   pSynchroInfo->ReloadValue = (READ_BIT(CRS->CFGR, CRS_CFGR_RELOAD));
2629:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2630:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Get HSI48 oscillator smooth trimming */
2631:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   pSynchroInfo->HSI48CalibrationValue = (READ_BIT(CRS->CR, CRS_CR_TRIM) >> CRS_CR_TRIM_Pos);
2632:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2633:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Get Frequency error capture */
2634:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   pSynchroInfo->FreqErrorCapture = (READ_BIT(CRS->ISR, CRS_ISR_FECAP) >> CRS_ISR_FECAP_Pos);
2635:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2636:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Get Frequency error direction */
2637:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   pSynchroInfo->FreqErrorDirection = (READ_BIT(CRS->ISR, CRS_ISR_FEDIR));
2638:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** }
2639:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2640:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** /**
2641:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** * @brief Wait for CRS Synchronization status.
2642:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** * @param Timeout  Duration of the timeout
2643:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** * @note  Timeout is based on the maximum time to receive a SYNC event based on synchronization
2644:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** *        frequency.
2645:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** * @note    If Timeout set to HAL_MAX_DELAY, HAL_TIMEOUT will be never returned.
2646:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** * @retval Combination of Synchronization status
2647:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** *          This parameter can be a combination of the following values:
2648:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** *            @arg @ref RCC_CRS_TIMEOUT
2649:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** *            @arg @ref RCC_CRS_SYNCOK
2650:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** *            @arg @ref RCC_CRS_SYNCWARN
2651:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** *            @arg @ref RCC_CRS_SYNCERR
2652:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** *            @arg @ref RCC_CRS_SYNCMISS
2653:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** *            @arg @ref RCC_CRS_TRIMOVF
2654:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** */
ARM GAS  /tmp/ccTapALo.s 			page 48


2655:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** uint32_t HAL_RCCEx_CRSWaitSynchronization(uint32_t Timeout)
2656:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** {
2657:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   uint32_t crsstatus = RCC_CRS_NONE;
2658:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   uint32_t tickstart;
2659:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2660:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Get timeout */
2661:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   tickstart = HAL_GetTick();
2662:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2663:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Wait for CRS flag or timeout detection */
2664:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   do
2665:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
2666:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     if(Timeout != HAL_MAX_DELAY)
2667:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
2668:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       if(((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
2669:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
2670:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         crsstatus = RCC_CRS_TIMEOUT;
2671:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
2672:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     }
2673:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Check CRS SYNCOK flag  */
2674:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     if(__HAL_RCC_CRS_GET_FLAG(RCC_CRS_FLAG_SYNCOK))
2675:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
2676:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       /* CRS SYNC event OK */
2677:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       crsstatus |= RCC_CRS_SYNCOK;
2678:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2679:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       /* Clear CRS SYNC event OK bit */
2680:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       __HAL_RCC_CRS_CLEAR_FLAG(RCC_CRS_FLAG_SYNCOK);
2681:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     }
2682:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2683:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Check CRS SYNCWARN flag  */
2684:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     if(__HAL_RCC_CRS_GET_FLAG(RCC_CRS_FLAG_SYNCWARN))
2685:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
2686:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       /* CRS SYNC warning */
2687:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       crsstatus |= RCC_CRS_SYNCWARN;
2688:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2689:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       /* Clear CRS SYNCWARN bit */
2690:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       __HAL_RCC_CRS_CLEAR_FLAG(RCC_CRS_FLAG_SYNCWARN);
2691:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     }
2692:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2693:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Check CRS TRIM overflow flag  */
2694:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     if(__HAL_RCC_CRS_GET_FLAG(RCC_CRS_FLAG_TRIMOVF))
2695:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
2696:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       /* CRS SYNC Error */
2697:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       crsstatus |= RCC_CRS_TRIMOVF;
2698:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2699:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       /* Clear CRS Error bit */
2700:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       __HAL_RCC_CRS_CLEAR_FLAG(RCC_CRS_FLAG_TRIMOVF);
2701:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     }
2702:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2703:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Check CRS Error flag  */
2704:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     if(__HAL_RCC_CRS_GET_FLAG(RCC_CRS_FLAG_SYNCERR))
2705:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
2706:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       /* CRS SYNC Error */
2707:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       crsstatus |= RCC_CRS_SYNCERR;
2708:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2709:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       /* Clear CRS Error bit */
2710:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       __HAL_RCC_CRS_CLEAR_FLAG(RCC_CRS_FLAG_SYNCERR);
2711:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     }
ARM GAS  /tmp/ccTapALo.s 			page 49


2712:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2713:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Check CRS SYNC Missed flag  */
2714:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     if(__HAL_RCC_CRS_GET_FLAG(RCC_CRS_FLAG_SYNCMISS))
2715:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
2716:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       /* CRS SYNC Missed */
2717:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       crsstatus |= RCC_CRS_SYNCMISS;
2718:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2719:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       /* Clear CRS SYNC Missed bit */
2720:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       __HAL_RCC_CRS_CLEAR_FLAG(RCC_CRS_FLAG_SYNCMISS);
2721:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     }
2722:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2723:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Check CRS Expected SYNC flag  */
2724:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     if(__HAL_RCC_CRS_GET_FLAG(RCC_CRS_FLAG_ESYNC))
2725:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
2726:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       /* frequency error counter reached a zero value */
2727:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       __HAL_RCC_CRS_CLEAR_FLAG(RCC_CRS_FLAG_ESYNC);
2728:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     }
2729:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   } while(RCC_CRS_NONE == crsstatus);
2730:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2731:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   return crsstatus;
2732:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** }
2733:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2734:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** /**
2735:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @brief Handle the Clock Recovery System interrupt request.
2736:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @retval None
2737:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   */
2738:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** void HAL_RCCEx_CRS_IRQHandler(void)
2739:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** {
2740:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   uint32_t crserror = RCC_CRS_NONE;
2741:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Get current IT flags and IT sources values */
2742:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   uint32_t itflags = READ_REG(CRS->ISR);
2743:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   uint32_t itsources = READ_REG(CRS->CR);
2744:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2745:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Check CRS SYNCOK flag  */
2746:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   if(((itflags & RCC_CRS_FLAG_SYNCOK) != 0U) && ((itsources & RCC_CRS_IT_SYNCOK) != 0U))
2747:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
2748:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Clear CRS SYNC event OK flag */
2749:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     WRITE_REG(CRS->ICR, CRS_ICR_SYNCOKC);
2750:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2751:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* user callback */
2752:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     HAL_RCCEx_CRS_SyncOkCallback();
2753:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   }
2754:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Check CRS SYNCWARN flag  */
2755:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   else if(((itflags & RCC_CRS_FLAG_SYNCWARN) != 0U) && ((itsources & RCC_CRS_IT_SYNCWARN) != 0U))
2756:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
2757:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Clear CRS SYNCWARN flag */
2758:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     WRITE_REG(CRS->ICR, CRS_ICR_SYNCWARNC);
2759:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2760:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* user callback */
2761:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     HAL_RCCEx_CRS_SyncWarnCallback();
2762:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   }
2763:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Check CRS Expected SYNC flag  */
2764:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   else if(((itflags & RCC_CRS_FLAG_ESYNC) != 0U) && ((itsources & RCC_CRS_IT_ESYNC) != 0U))
2765:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
2766:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* frequency error counter reached a zero value */
2767:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     WRITE_REG(CRS->ICR, CRS_ICR_ESYNCC);
2768:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
ARM GAS  /tmp/ccTapALo.s 			page 50


2769:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* user callback */
2770:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     HAL_RCCEx_CRS_ExpectedSyncCallback();
2771:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   }
2772:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Check CRS Error flags  */
2773:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   else
2774:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
2775:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     if(((itflags & RCC_CRS_FLAG_ERR) != 0U) && ((itsources & RCC_CRS_IT_ERR) != 0U))
2776:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
2777:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       if((itflags & RCC_CRS_FLAG_SYNCERR) != 0U)
2778:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
2779:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         crserror |= RCC_CRS_SYNCERR;
2780:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
2781:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       if((itflags & RCC_CRS_FLAG_SYNCMISS) != 0U)
2782:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
2783:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         crserror |= RCC_CRS_SYNCMISS;
2784:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
2785:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       if((itflags & RCC_CRS_FLAG_TRIMOVF) != 0U)
2786:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
2787:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         crserror |= RCC_CRS_TRIMOVF;
2788:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
2789:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2790:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       /* Clear CRS Error flags */
2791:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       WRITE_REG(CRS->ICR, CRS_ICR_ERRC);
2792:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2793:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       /* user error callback */
2794:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       HAL_RCCEx_CRS_ErrorCallback(crserror);
2795:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     }
2796:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   }
2797:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** }
2798:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2799:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** /**
2800:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @brief  RCCEx Clock Recovery System SYNCOK interrupt callback.
2801:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @retval none
2802:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   */
2803:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** __weak void HAL_RCCEx_CRS_SyncOkCallback(void)
2804:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** {
2805:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* NOTE : This function should not be modified, when the callback is needed,
2806:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             the @ref HAL_RCCEx_CRS_SyncOkCallback should be implemented in the user file
2807:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****    */
2808:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** }
2809:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2810:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** /**
2811:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @brief  RCCEx Clock Recovery System SYNCWARN interrupt callback.
2812:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @retval none
2813:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   */
2814:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** __weak void HAL_RCCEx_CRS_SyncWarnCallback(void)
2815:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** {
2816:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* NOTE : This function should not be modified, when the callback is needed,
2817:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             the @ref HAL_RCCEx_CRS_SyncWarnCallback should be implemented in the user file
2818:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****    */
2819:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** }
2820:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2821:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** /**
2822:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @brief  RCCEx Clock Recovery System Expected SYNC interrupt callback.
2823:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @retval none
2824:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   */
2825:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** __weak void HAL_RCCEx_CRS_ExpectedSyncCallback(void)
ARM GAS  /tmp/ccTapALo.s 			page 51


2826:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** {
2827:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* NOTE : This function should not be modified, when the callback is needed,
2828:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             the @ref HAL_RCCEx_CRS_ExpectedSyncCallback should be implemented in the user file
2829:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****    */
2830:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** }
2831:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2832:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** /**
2833:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @brief  RCCEx Clock Recovery System Error interrupt callback.
2834:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @param  Error Combination of Error status.
2835:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *         This parameter can be a combination of the following values:
2836:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *           @arg @ref RCC_CRS_SYNCERR
2837:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *           @arg @ref RCC_CRS_SYNCMISS
2838:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *           @arg @ref RCC_CRS_TRIMOVF
2839:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @retval none
2840:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   */
2841:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** __weak void HAL_RCCEx_CRS_ErrorCallback(uint32_t Error)
2842:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** {
2843:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Prevent unused argument(s) compilation warning */
2844:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   UNUSED(Error);
2845:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2846:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* NOTE : This function should not be modified, when the callback is needed,
2847:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             the @ref HAL_RCCEx_CRS_ErrorCallback should be implemented in the user file
2848:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****    */
2849:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** }
2850:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2851:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** /**
2852:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @}
2853:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   */
2854:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2855:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* CRS */
2856:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2857:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** /**
2858:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @}
2859:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   */
2860:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2861:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** /** @addtogroup RCCEx_Private_Functions
2862:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****  * @{
2863:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****  */
2864:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2865:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(RCC_PLLSAI1_SUPPORT)
2866:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2867:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** /**
2868:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @brief  Configure the parameters N & P & optionally M of PLLSAI1 and enable PLLSAI1 output cloc
2869:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @param  PllSai1  pointer to an RCC_PLLSAI1InitTypeDef structure that
2870:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *         contains the configuration parameters N & P & optionally M as well as PLLSAI1 output cl
2871:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @param  Divider  divider parameter to be updated
2872:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *
2873:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @note   PLLSAI1 is temporary disable to apply new parameters
2874:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *
2875:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @retval HAL status
2876:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   */
2877:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
2878:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** {
2879:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   uint32_t tickstart;
2880:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   HAL_StatusTypeDef status = HAL_OK;
2881:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2882:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* check for PLLSAI1 Parameters used to output PLLSAI1CLK */
ARM GAS  /tmp/ccTapALo.s 			page 52


2883:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* P, Q and R dividers are verified in each specific divider case below */
2884:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   assert_param(IS_RCC_PLLSAI1SOURCE(PllSai1->PLLSAI1Source));
2885:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
2886:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
2887:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));
2888:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2889:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Check that PLLSAI1 clock source and divider M can be applied */
2890:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
2891:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
2892:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* PLL clock source and divider M already set, check that no request for change  */
2893:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
2894:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****        ||
2895:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****        (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
2896:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
2897:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****        ||
2898:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****        (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSA
2899:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif
2900:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       )
2901:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
2902:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       status = HAL_ERROR;
2903:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     }
2904:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   }
2905:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   else
2906:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
2907:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Check PLLSAI1 clock source availability */
2908:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     switch(PllSai1->PLLSAI1Source)
2909:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
2910:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     case RCC_PLLSOURCE_MSI:
2911:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
2912:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
2913:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         status = HAL_ERROR;
2914:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
2915:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       break;
2916:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     case RCC_PLLSOURCE_HSI:
2917:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
2918:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
2919:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         status = HAL_ERROR;
2920:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
2921:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       break;
2922:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     case RCC_PLLSOURCE_HSE:
2923:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
2924:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
2925:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
2926:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         {
2927:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           status = HAL_ERROR;
2928:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         }
2929:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
2930:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       break;
2931:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     default:
2932:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       status = HAL_ERROR;
2933:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       break;
2934:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     }
2935:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2936:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     if(status == HAL_OK)
2937:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
2938:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
2939:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       /* Set PLLSAI1 clock source */
ARM GAS  /tmp/ccTapALo.s 			page 53


2940:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
2941:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #else
2942:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       /* Set PLLSAI1 clock source and divider M */
2943:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (Pll
2944:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif
2945:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     }
2946:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   }
2947:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2948:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   if(status == HAL_OK)
2949:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
2950:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Disable the PLLSAI1 */
2951:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     __HAL_RCC_PLLSAI1_DISABLE();
2952:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2953:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Get Start Tick*/
2954:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     tickstart = HAL_GetTick();
2955:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2956:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Wait till PLLSAI1 is ready to be updated */
2957:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
2958:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
2959:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
2960:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
2961:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         status = HAL_TIMEOUT;
2962:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         break;
2963:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
2964:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     }
2965:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2966:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     if(status == HAL_OK)
2967:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
2968:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       if(Divider == DIVIDER_P_UPDATE)
2969:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
2970:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         assert_param(IS_RCC_PLLSAI1P_VALUE(PllSai1->PLLSAI1P));
2971:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
2972:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2973:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         /* Configure the PLLSAI1 Division factor M, P and Multiplication factor N*/
2974:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
2975:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         MODIFY_REG(RCC->PLLSAI1CFGR,
2976:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                    RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV | RCC_PLLSAI1CFGR_PLLSAI1
2977:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                    (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
2978:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                    (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos) |
2979:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                    ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
2980:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #else
2981:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         MODIFY_REG(RCC->PLLSAI1CFGR,
2982:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                    RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1P | RCC_PLLSAI1CFGR_PLLSAI1M,
2983:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                    (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
2984:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                    ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos) |
2985:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                    ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
2986:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */
2987:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
2988:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #else
2989:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         /* Configure the PLLSAI1 Division factor P and Multiplication factor N*/
2990:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
2991:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         MODIFY_REG(RCC->PLLSAI1CFGR,
2992:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                    RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
2993:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                    (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
2994:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                    (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
2995:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #else
2996:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         MODIFY_REG(RCC->PLLSAI1CFGR,
ARM GAS  /tmp/ccTapALo.s 			page 54


2997:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                    RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1P,
2998:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                    (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
2999:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                    ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
3000:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */
3001:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
3002:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
3003:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
3004:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       else if(Divider == DIVIDER_Q_UPDATE)
3005:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
3006:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         assert_param(IS_RCC_PLLSAI1Q_VALUE(PllSai1->PLLSAI1Q));
3007:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
3008:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         /* Configure the PLLSAI1 Division factor M, Q and Multiplication factor N*/
3009:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         MODIFY_REG(RCC->PLLSAI1CFGR,
3010:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                    RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1Q | RCC_PLLSAI1CFGR_PLLSAI1M,
3011:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                    (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
3012:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                    (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
3013:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                    ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
3014:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #else
3015:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
3016:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         MODIFY_REG(RCC->PLLSAI1CFGR,
3017:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                    RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1Q,
3018:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                    (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
3019:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                    (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos));
3020:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
3021:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
3022:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       else
3023:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
3024:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         assert_param(IS_RCC_PLLSAI1R_VALUE(PllSai1->PLLSAI1R));
3025:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
3026:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         /* Configure the PLLSAI1 Division factor M, R and Multiplication factor N*/
3027:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         MODIFY_REG(RCC->PLLSAI1CFGR,
3028:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                    RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1R | RCC_PLLSAI1CFGR_PLLSAI1M,
3029:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                    (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
3030:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                    (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
3031:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                    ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
3032:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #else
3033:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
3034:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         MODIFY_REG(RCC->PLLSAI1CFGR,
3035:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                    RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1R,
3036:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                    (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
3037:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                    (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
3038:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
3039:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
3040:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
3041:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
3042:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       __HAL_RCC_PLLSAI1_ENABLE();
3043:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
3044:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       /* Get Start Tick*/
3045:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       tickstart = HAL_GetTick();
3046:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
3047:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       /* Wait till PLLSAI1 is ready */
3048:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
3049:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
3050:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
3051:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         {
3052:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           status = HAL_TIMEOUT;
3053:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
ARM GAS  /tmp/ccTapALo.s 			page 55


3054:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         }
3055:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
3056:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
3057:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       if(status == HAL_OK)
3058:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
3059:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         /* Configure the PLLSAI1 Clock output(s) */
3060:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
3061:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
3062:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     }
3063:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   }
3064:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
3065:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   return status;
3066:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** }
3067:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
3068:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* RCC_PLLSAI1_SUPPORT */
3069:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
3070:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(RCC_PLLSAI2_SUPPORT)
3071:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
3072:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** /**
3073:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @brief  Configure the parameters N & P & optionally M of PLLSAI2 and enable PLLSAI2 output cloc
3074:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @param  PllSai2  pointer to an RCC_PLLSAI2InitTypeDef structure that
3075:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *         contains the configuration parameters N & P & optionally M as well as PLLSAI2 output cl
3076:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @param  Divider  divider parameter to be updated
3077:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *
3078:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @note   PLLSAI2 is temporary disable to apply new parameters
3079:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   *
3080:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   * @retval HAL status
3081:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   */
3082:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
3083:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** {
3084:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   uint32_t tickstart;
3085:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   HAL_StatusTypeDef status = HAL_OK;
3086:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
3087:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* check for PLLSAI2 Parameters used to output PLLSAI2CLK */
3088:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* P, Q and R dividers are verified in each specific divider case below */
3089:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   assert_param(IS_RCC_PLLSAI2SOURCE(PllSai2->PLLSAI2Source));
3090:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
3091:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
3092:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));
3093:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
3094:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Check that PLLSAI2 clock source and divider M can be applied */
3095:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
3096:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
3097:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* PLL clock source and divider M already set, check that no request for change  */
3098:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
3099:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****        ||
3100:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****        (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
3101:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
3102:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****        ||
3103:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****        (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSA
3104:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif
3105:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       )
3106:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
3107:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       status = HAL_ERROR;
3108:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     }
3109:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   }
3110:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   else
ARM GAS  /tmp/ccTapALo.s 			page 56


3111:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
3112:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Check PLLSAI2 clock source availability */
3113:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     switch(PllSai2->PLLSAI2Source)
3114:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
3115:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     case RCC_PLLSOURCE_MSI:
3116:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
3117:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
3118:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         status = HAL_ERROR;
3119:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
3120:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       break;
3121:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     case RCC_PLLSOURCE_HSI:
3122:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
3123:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
3124:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         status = HAL_ERROR;
3125:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
3126:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       break;
3127:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     case RCC_PLLSOURCE_HSE:
3128:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
3129:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
3130:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
3131:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         {
3132:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           status = HAL_ERROR;
3133:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         }
3134:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
3135:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       break;
3136:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     default:
3137:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       status = HAL_ERROR;
3138:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       break;
3139:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     }
3140:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
3141:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     if(status == HAL_OK)
3142:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
3143:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
3144:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       /* Set PLLSAI2 clock source */
3145:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
3146:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #else
3147:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       /* Set PLLSAI2 clock source and divider M */
3148:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (Pll
3149:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif
3150:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     }
3151:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   }
3152:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
3153:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   if(status == HAL_OK)
3154:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
3155:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Disable the PLLSAI2 */
3156:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     __HAL_RCC_PLLSAI2_DISABLE();
3157:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
3158:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Get Start Tick*/
3159:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     tickstart = HAL_GetTick();
3160:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
3161:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Wait till PLLSAI2 is ready to be updated */
3162:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
3163:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
3164:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
3165:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
3166:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         status = HAL_TIMEOUT;
3167:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         break;
ARM GAS  /tmp/ccTapALo.s 			page 57


3168:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
3169:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     }
3170:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
3171:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     if(status == HAL_OK)
3172:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
3173:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       if(Divider == DIVIDER_P_UPDATE)
3174:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
3175:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         assert_param(IS_RCC_PLLSAI2P_VALUE(PllSai2->PLLSAI2P));
3176:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
3177:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
3178:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         /* Configure the PLLSAI2 Division factor M, P and Multiplication factor N*/
3179:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(RCC_PLLSAI2P_DIV_2_31_SUPPORT)
3180:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         MODIFY_REG(RCC->PLLSAI2CFGR,
3181:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                    RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV | RCC_PLLSAI2CFGR_PLLSAI2
3182:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                    (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
3183:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                    (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos) |
3184:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                    ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
3185:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #else
3186:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         MODIFY_REG(RCC->PLLSAI2CFGR,
3187:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                    RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2P | RCC_PLLSAI2CFGR_PLLSAI2M,
3188:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                    (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
3189:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                    ((PllSai2->PLLSAI2P >> 4U) << RCC_PLLSAI2CFGR_PLLSAI2P_Pos) |
3190:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                    ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
3191:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* RCC_PLLSAI2P_DIV_2_31_SUPPORT */
3192:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
3193:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #else
3194:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         /* Configure the PLLSAI2 Division factor P and Multiplication factor N*/
3195:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(RCC_PLLSAI2P_DIV_2_31_SUPPORT)
3196:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         MODIFY_REG(RCC->PLLSAI2CFGR,
3197:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                    RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
3198:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                    (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
3199:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                    (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
3200:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #else
3201:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         MODIFY_REG(RCC->PLLSAI2CFGR,
3202:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                    RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2P,
3203:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                    (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
3204:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                    ((PllSai2->PLLSAI2P >> 4U) << RCC_PLLSAI2CFGR_PLLSAI2P_Pos));
3205:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* RCC_PLLSAI2P_DIV_2_31_SUPPORT */
3206:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
3207:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
3208:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
3209:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(RCC_PLLSAI2Q_DIV_SUPPORT)
3210:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       else if(Divider == DIVIDER_Q_UPDATE)
3211:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
3212:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         assert_param(IS_RCC_PLLSAI2Q_VALUE(PllSai2->PLLSAI2Q));
3213:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
3214:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         /* Configure the PLLSAI2 Division factor M, Q and Multiplication factor N*/
3215:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         MODIFY_REG(RCC->PLLSAI2CFGR,
3216:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                    RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2Q | RCC_PLLSAI2CFGR_PLLSAI2M,
3217:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                    (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
3218:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                    (((PllSai2->PLLSAI2Q >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2Q_Pos) |
3219:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                    ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
3220:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #else
3221:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         /* Configure the PLLSAI2 Division factor Q and Multiplication factor N*/
3222:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         MODIFY_REG(RCC->PLLSAI2CFGR,
3223:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                    RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2Q,
3224:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                    (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
ARM GAS  /tmp/ccTapALo.s 			page 58


3225:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                    (((PllSai2->PLLSAI2Q >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2Q_Pos));
3226:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
3227:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
3228:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* RCC_PLLSAI2Q_DIV_SUPPORT */
3229:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       else
3230:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
3231:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         assert_param(IS_RCC_PLLSAI2R_VALUE(PllSai2->PLLSAI2R));
3232:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
3233:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         /* Configure the PLLSAI2 Division factor M, R and Multiplication factor N*/
3234:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         MODIFY_REG(RCC->PLLSAI2CFGR,
3235:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                    RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2R | RCC_PLLSAI2CFGR_PLLSAI2M,
3236:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                    (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
3237:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                    (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
3238:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                    ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
3239:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #else
3240:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
3241:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         MODIFY_REG(RCC->PLLSAI2CFGR,
3242:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                    RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2R,
3243:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                    (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
3244:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                    (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
3245:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
3246:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
3247:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
3248:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
3249:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       __HAL_RCC_PLLSAI2_ENABLE();
3250:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
3251:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       /* Get Start Tick*/
3252:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       tickstart = HAL_GetTick();
3253:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
3254:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       /* Wait till PLLSAI2 is ready */
3255:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
3256:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
3257:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
3258:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         {
3259:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           status = HAL_TIMEOUT;
3260:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
3261:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         }
3262:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
3263:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
3264:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       if(status == HAL_OK)
3265:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
3266:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         /* Configure the PLLSAI2 Clock output(s) */
3267:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
3268:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
3269:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     }
3270:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   }
3271:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
3272:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   return status;
3273:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** }
3274:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
3275:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* RCC_PLLSAI2_SUPPORT */
3276:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
3277:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(SAI1)
3278:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
3279:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** static uint32_t RCCEx_GetSAIxPeriphCLKFreq(uint32_t PeriphClk, uint32_t InputFrequency)
3280:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** {
  27              		.loc 1 3280 0
ARM GAS  /tmp/ccTapALo.s 			page 59


  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 0
  30              		@ frame_needed = 0, uses_anonymous_args = 0
  31              		@ link register save eliminated.
  32              	.LVL0:
3281:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   uint32_t frequency = 0U;
3282:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   uint32_t srcclk = 0U;
3283:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   uint32_t pllvco, plln;    /* no init needed */
3284:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(RCC_PLLP_SUPPORT)
3285:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   uint32_t pllp = 0U;
3286:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* RCC_PLLP_SUPPORT */
3287:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
3288:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Handle SAIs */
3289:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   if(PeriphClk == RCC_PERIPHCLK_SAI1)
  33              		.loc 1 3289 0
  34 0000 B0F5006F 		cmp	r0, #2048
  35 0004 28D0     		beq	.L21
3290:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
3291:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     srcclk = __HAL_RCC_GET_SAI1_SOURCE();
3292:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     if(srcclk == RCC_SAI1CLKSOURCE_PIN)
3293:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
3294:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       frequency = EXTERNAL_SAI1_CLOCK_VALUE;
3295:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     }
3296:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     /* Else, PLL clock output to check below */
3297:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   }
3298:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(SAI2)
3299:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   else
3300:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
3301:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     if(PeriphClk == RCC_PERIPHCLK_SAI2)
  36              		.loc 1 3301 0
  37 0006 B0F5805F 		cmp	r0, #4096
  38 000a 2FD0     		beq	.L22
3282:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   uint32_t pllvco, plln;    /* no init needed */
  39              		.loc 1 3282 0
  40 000c 0020     		movs	r0, #0
  41              	.LVL1:
  42              	.L4:
3302:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
3303:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       srcclk = __HAL_RCC_GET_SAI2_SOURCE();
3304:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       if(srcclk == RCC_SAI2CLKSOURCE_PIN)
3305:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
3306:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         frequency = EXTERNAL_SAI2_CLOCK_VALUE;
3307:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
3308:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       /* Else, PLL clock output to check below */
3309:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     }
3310:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   }
3311:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* SAI2 */
3312:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
3313:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   if(frequency == 0U)
3314:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
3315:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     pllvco = InputFrequency;
3316:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
3317:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(SAI2)
3318:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     if((srcclk == RCC_SAI1CLKSOURCE_PLL) || (srcclk == RCC_SAI2CLKSOURCE_PLL))
  43              		.loc 1 3318 0
  44 000e B0F5000F 		cmp	r0, #8388608
  45 0012 35D0     		beq	.L5
ARM GAS  /tmp/ccTapALo.s 			page 60


  46              		.loc 1 3318 0 is_stmt 0 discriminator 1
  47 0014 B0F1007F 		cmp	r0, #33554432
  48 0018 32D0     		beq	.L5
3319:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
3320:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       if(__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL_SAI3CLK) != 0U)
3321:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
3322:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         /* f(PLL Source) / PLLM */
3323:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         pllvco = (pllvco / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U
3324:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         /* f(PLLSAI3CLK) = f(VCO input) * PLLN / PLLP */
3325:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
3326:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(RCC_PLLP_DIV_2_31_SUPPORT)
3327:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         pllp = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLPDIV) >> RCC_PLLCFGR_PLLPDIV_Pos;
3328:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif
3329:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         if(pllp == 0U)
3330:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         {
3331:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           if(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLP) != 0U)
3332:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
3333:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             pllp = 17U;
3334:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           }
3335:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           else
3336:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
3337:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             pllp = 7U;
3338:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           }
3339:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         }
3340:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         frequency = (pllvco * plln) / pllp;
3341:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
3342:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     }
3343:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     else if(srcclk == 0U)  /* RCC_SAI1CLKSOURCE_PLLSAI1 || RCC_SAI2CLKSOURCE_PLLSAI1 */
  49              		.loc 1 3343 0 is_stmt 1
  50 001a 0028     		cmp	r0, #0
  51 001c 51D1     		bne	.L8
3344:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
3345:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       if(__HAL_RCC_GET_PLLSAI1CLKOUT_CONFIG(RCC_PLLSAI1_SAI1CLK) != 0U)
  52              		.loc 1 3345 0
  53 001e 3E4B     		ldr	r3, .L25
  54 0020 1B69     		ldr	r3, [r3, #16]
  55 0022 13F4803F 		tst	r3, #65536
  56 0026 76D0     		beq	.L1
3346:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
3347:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
3348:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         /* PLLSAI1M exists: apply PLLSAI1M divider for PLLSAI1 output computation */
3349:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         /* f(PLLSAI1 Source) / PLLSAI1M */
3350:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         pllvco = (pllvco / ((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1M) >> RCC_PLLSAI1CFG
3351:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #else
3352:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         /* f(PLL Source) / PLLM */
3353:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         pllvco = (pllvco / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U
  57              		.loc 1 3353 0
  58 0028 3B4B     		ldr	r3, .L25
  59 002a D868     		ldr	r0, [r3, #12]
  60 002c C0F30210 		ubfx	r0, r0, #4, #3
  61 0030 0130     		adds	r0, r0, #1
  62 0032 B1FBF0F1 		udiv	r1, r1, r0
  63              	.LVL2:
3354:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif
3355:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         /* f(PLLSAI1CLK) = f(VCOSAI1 input) * PLLSAI1N / PLLSAI1P */
3356:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         plln = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1N) >> RCC_PLLSAI1CFGR_PLLSAI1N_Pos
  64              		.loc 1 3356 0
ARM GAS  /tmp/ccTapALo.s 			page 61


  65 0036 1869     		ldr	r0, [r3, #16]
  66 0038 C0F30620 		ubfx	r0, r0, #8, #7
  67              	.LVL3:
3357:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
3358:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         pllp = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1PDIV) >> RCC_PLLSAI1CFGR_PLLSAI1PD
  68              		.loc 1 3358 0
  69 003c 1B69     		ldr	r3, [r3, #16]
  70              	.LVL4:
3359:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif
3360:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         if(pllp == 0U)
  71              		.loc 1 3360 0
  72 003e DB0E     		lsrs	r3, r3, #27
  73              	.LVL5:
  74 0040 05D1     		bne	.L9
3361:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         {
3362:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           if(READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1P) != 0U)
  75              		.loc 1 3362 0
  76 0042 354B     		ldr	r3, .L25
  77              	.LVL6:
  78 0044 1B69     		ldr	r3, [r3, #16]
  79 0046 13F4003F 		tst	r3, #131072
  80 004a 38D1     		bne	.L23
3363:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
3364:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             pllp = 17U;
3365:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           }
3366:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           else
3367:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
3368:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             pllp = 7U;
  81              		.loc 1 3368 0
  82 004c 0723     		movs	r3, #7
  83              	.L9:
  84              	.LVL7:
3369:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           }
3370:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         }
3371:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         frequency = (pllvco * plln) / pllp;
  85              		.loc 1 3371 0
  86 004e 00FB01F0 		mul	r0, r0, r1
  87              	.LVL8:
  88 0052 B0FBF3F0 		udiv	r0, r0, r3
  89              	.LVL9:
  90 0056 7047     		bx	lr
  91              	.LVL10:
  92              	.L21:
3291:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     if(srcclk == RCC_SAI1CLKSOURCE_PIN)
  93              		.loc 1 3291 0
  94 0058 2F4B     		ldr	r3, .L25
  95 005a D3F88800 		ldr	r0, [r3, #136]
  96              	.LVL11:
  97 005e 00F44000 		and	r0, r0, #12582912
  98              	.LVL12:
3292:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
  99              		.loc 1 3292 0
 100 0062 B0F5400F 		cmp	r0, #12582912
 101 0066 D2D1     		bne	.L4
3294:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     }
 102              		.loc 1 3294 0
 103 0068 2C48     		ldr	r0, .L25+4
ARM GAS  /tmp/ccTapALo.s 			page 62


 104              	.LVL13:
 105 006a 7047     		bx	lr
 106              	.LVL14:
 107              	.L22:
3303:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       if(srcclk == RCC_SAI2CLKSOURCE_PIN)
 108              		.loc 1 3303 0
 109 006c 2A4B     		ldr	r3, .L25
 110 006e D3F88800 		ldr	r0, [r3, #136]
 111              	.LVL15:
 112 0072 00F04070 		and	r0, r0, #50331648
 113              	.LVL16:
3304:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
 114              		.loc 1 3304 0
 115 0076 B0F1407F 		cmp	r0, #50331648
 116 007a C8D1     		bne	.L4
3306:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
 117              		.loc 1 3306 0
 118 007c 2748     		ldr	r0, .L25+4
 119              	.LVL17:
 120 007e 7047     		bx	lr
 121              	.LVL18:
 122              	.L5:
3320:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
 123              		.loc 1 3320 0
 124 0080 254B     		ldr	r3, .L25
 125 0082 DB68     		ldr	r3, [r3, #12]
 126 0084 13F4803F 		tst	r3, #65536
 127 0088 42D0     		beq	.L15
3323:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         /* f(PLLSAI3CLK) = f(VCO input) * PLLN / PLLP */
 128              		.loc 1 3323 0
 129 008a 234B     		ldr	r3, .L25
 130 008c D868     		ldr	r0, [r3, #12]
 131 008e C0F30210 		ubfx	r0, r0, #4, #3
 132 0092 0130     		adds	r0, r0, #1
 133 0094 B1FBF0F1 		udiv	r1, r1, r0
 134              	.LVL19:
3325:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(RCC_PLLP_DIV_2_31_SUPPORT)
 135              		.loc 1 3325 0
 136 0098 D868     		ldr	r0, [r3, #12]
 137 009a C0F30620 		ubfx	r0, r0, #8, #7
 138              	.LVL20:
3327:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif
 139              		.loc 1 3327 0
 140 009e DB68     		ldr	r3, [r3, #12]
 141              	.LVL21:
3329:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         {
 142              		.loc 1 3329 0
 143 00a0 DB0E     		lsrs	r3, r3, #27
 144              	.LVL22:
 145 00a2 05D1     		bne	.L7
3331:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
 146              		.loc 1 3331 0
 147 00a4 1C4B     		ldr	r3, .L25
 148              	.LVL23:
 149 00a6 DB68     		ldr	r3, [r3, #12]
 150 00a8 13F4003F 		tst	r3, #131072
 151 00ac 05D1     		bne	.L24
ARM GAS  /tmp/ccTapALo.s 			page 63


3337:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           }
 152              		.loc 1 3337 0
 153 00ae 0723     		movs	r3, #7
 154              	.L7:
 155              	.LVL24:
3340:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
 156              		.loc 1 3340 0
 157 00b0 00FB01F0 		mul	r0, r0, r1
 158              	.LVL25:
 159 00b4 B0FBF3F0 		udiv	r0, r0, r3
 160              	.LVL26:
 161 00b8 7047     		bx	lr
 162              	.LVL27:
 163              	.L24:
3333:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           }
 164              		.loc 1 3333 0
 165 00ba 1123     		movs	r3, #17
 166 00bc F8E7     		b	.L7
 167              	.L23:
3364:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           }
 168              		.loc 1 3364 0
 169 00be 1123     		movs	r3, #17
 170 00c0 C5E7     		b	.L9
 171              	.LVL28:
 172              	.L8:
3372:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
3373:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     }
3374:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) ||
3375:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     else if((srcclk == RCC_SAI1CLKSOURCE_HSI) || (srcclk == RCC_SAI2CLKSOURCE_HSI))
3376:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
3377:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
3378:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
3379:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         frequency = HSI_VALUE;
3380:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
3381:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     }
3382:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
3383:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
3384:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #else
3385:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     if(srcclk == RCC_SAI1CLKSOURCE_PLL)
3386:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
3387:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       if(__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL_SAI2CLK) != 0U)
3388:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
3389:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         /* f(PLL Source) / PLLM */
3390:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         pllvco = (pllvco / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U
3391:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         /* f(PLLSAI2CLK) = f(VCO input) * PLLN / PLLP */
3392:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
3393:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(RCC_PLLP_DIV_2_31_SUPPORT)
3394:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         pllp = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLPDIV) >> RCC_PLLCFGR_PLLPDIV_Pos;
3395:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif
3396:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         if(pllp == 0U)
3397:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         {
3398:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           if(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLP) != 0U)
3399:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
3400:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             pllp = 17U;
3401:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           }
3402:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           else
3403:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
ARM GAS  /tmp/ccTapALo.s 			page 64


3404:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             pllp = 7U;
3405:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           }
3406:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         }
3407:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         frequency = (pllvco * plln) / pllp;
3408:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
3409:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       else if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
3410:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
3411:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         /* HSI automatically selected as clock source if PLLs not enabled */
3412:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         frequency = HSI_VALUE;
3413:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
3414:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       else
3415:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
3416:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         /* No clock source, frequency default init at 0 */
3417:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
3418:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     }
3419:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     else if(srcclk == RCC_SAI1CLKSOURCE_PLLSAI1)
3420:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
3421:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       if(__HAL_RCC_GET_PLLSAI1CLKOUT_CONFIG(RCC_PLLSAI1_SAI1CLK) != 0U)
3422:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
3423:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
3424:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         /* PLLSAI1M exists: apply PLLSAI1M divider for PLLSAI1 output computation */
3425:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         /* f(PLLSAI1 Source) / PLLSAI1M */
3426:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         pllvco = (pllvco / ((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1M) >> RCC_PLLSAI1CFG
3427:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #else
3428:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         /* f(PLL Source) / PLLM */
3429:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         pllvco = (pllvco / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U
3430:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif
3431:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         /* f(PLLSAI1CLK) = f(VCOSAI1 input) * PLLSAI1N / PLLSAI1P */
3432:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         plln = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1N) >> RCC_PLLSAI1CFGR_PLLSAI1N_Pos
3433:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
3434:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         pllp = READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1PDIV) >> RCC_PLLSAI1CFGR_PLLSAI1PD
3435:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif
3436:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         if(pllp == 0U)
3437:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         {
3438:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           if(READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1P) != 0U)
3439:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
3440:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             pllp = 17U;
3441:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           }
3442:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           else
3443:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
3444:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             pllp = 7U;
3445:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           }
3446:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         }
3447:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         frequency = (pllvco * plln) / pllp;
3448:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
3449:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       else if(HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
3450:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
3451:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         /* HSI automatically selected as clock source if PLLs not enabled */
3452:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         frequency = HSI_VALUE;
3453:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
3454:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       else
3455:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
3456:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         /* No clock source, frequency default init at 0 */
3457:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
3458:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     }
3459:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* SAI2 */
3460:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
ARM GAS  /tmp/ccTapALo.s 			page 65


3461:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(RCC_PLLSAI2_SUPPORT)
3462:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
3463:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     else if((srcclk == RCC_SAI1CLKSOURCE_PLLSAI2) || (srcclk == RCC_SAI2CLKSOURCE_PLLSAI2))
 173              		.loc 1 3463 0
 174 00c2 B0F5800F 		cmp	r0, #4194304
 175 00c6 04D0     		beq	.L10
 176              		.loc 1 3463 0 is_stmt 0 discriminator 1
 177 00c8 B0F1807F 		cmp	r0, #16777216
 178 00cc 01D0     		beq	.L10
 179 00ce 0020     		movs	r0, #0
 180 00d0 7047     		bx	lr
 181              	.L10:
3464:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
3465:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       if(__HAL_RCC_GET_PLLSAI2CLKOUT_CONFIG(RCC_PLLSAI2_SAI2CLK) != 0U)
 182              		.loc 1 3465 0 is_stmt 1
 183 00d2 114B     		ldr	r3, .L25
 184 00d4 5B69     		ldr	r3, [r3, #20]
 185 00d6 13F4803F 		tst	r3, #65536
 186 00da 1BD0     		beq	.L19
3466:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
3467:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
3468:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         /* PLLSAI2M exists: apply PLLSAI2M divider for PLLSAI2 output computation */
3469:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         /* f(PLLSAI2 Source) / PLLSAI2M */
3470:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         pllvco = (pllvco / ((READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2M) >> RCC_PLLSAI2CFG
3471:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #else
3472:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         /* f(PLL Source) / PLLM */
3473:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         pllvco = (pllvco / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U
 187              		.loc 1 3473 0
 188 00dc 0E4B     		ldr	r3, .L25
 189 00de D868     		ldr	r0, [r3, #12]
 190 00e0 C0F30210 		ubfx	r0, r0, #4, #3
 191 00e4 0130     		adds	r0, r0, #1
 192 00e6 B1FBF0F1 		udiv	r1, r1, r0
 193              	.LVL29:
3474:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif
3475:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         /* f(PLLSAI2CLK) = f(VCOSAI2 input) * PLLSAI2N / PLLSAI2P */
3476:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         plln = READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2N) >> RCC_PLLSAI2CFGR_PLLSAI2N_Pos
 194              		.loc 1 3476 0
 195 00ea 5869     		ldr	r0, [r3, #20]
 196 00ec C0F30620 		ubfx	r0, r0, #8, #7
 197              	.LVL30:
3477:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(RCC_PLLSAI2P_DIV_2_31_SUPPORT)
3478:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         pllp = READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2PDIV) >> RCC_PLLSAI2CFGR_PLLSAI2PD
 198              		.loc 1 3478 0
 199 00f0 5B69     		ldr	r3, [r3, #20]
 200              	.LVL31:
3479:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif
3480:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         if(pllp == 0U)
 201              		.loc 1 3480 0
 202 00f2 DB0E     		lsrs	r3, r3, #27
 203              	.LVL32:
 204 00f4 05D1     		bne	.L11
3481:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         {
3482:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           if(READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2P) != 0U)
 205              		.loc 1 3482 0
 206 00f6 084B     		ldr	r3, .L25
 207              	.LVL33:
ARM GAS  /tmp/ccTapALo.s 			page 66


 208 00f8 5B69     		ldr	r3, [r3, #20]
 209 00fa 13F4003F 		tst	r3, #131072
 210 00fe 05D0     		beq	.L20
3483:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
3484:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             pllp = 17U;
 211              		.loc 1 3484 0
 212 0100 1123     		movs	r3, #17
 213              	.L11:
 214              	.LVL34:
3485:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           }
3486:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           else
3487:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
3488:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             pllp = 7U;
3489:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           }
3490:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         }
3491:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         frequency = (pllvco * plln) / pllp;
 215              		.loc 1 3491 0
 216 0102 00FB01F0 		mul	r0, r0, r1
 217              	.LVL35:
 218 0106 B0FBF3F0 		udiv	r0, r0, r3
 219              	.LVL36:
 220 010a 7047     		bx	lr
 221              	.LVL37:
 222              	.L20:
3488:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           }
 223              		.loc 1 3488 0
 224 010c 0723     		movs	r3, #7
 225 010e F8E7     		b	.L11
 226              	.LVL38:
 227              	.L15:
 228 0110 0020     		movs	r0, #0
 229 0112 7047     		bx	lr
 230              	.L19:
 231 0114 0020     		movs	r0, #0
 232              	.L1:
3492:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
3493:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     }
3494:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
3495:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* RCC_PLLSAI2_SUPPORT */
3496:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
3497:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     else
3498:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
3499:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       /* No clock source, frequency default init at 0 */
3500:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     }
3501:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   }
3502:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
3503:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
3504:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   return frequency;
3505:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** }
 233              		.loc 1 3505 0
 234 0116 7047     		bx	lr
 235              	.L26:
 236              		.align	2
 237              	.L25:
 238 0118 00100240 		.word	1073876992
 239 011c 68FF1F00 		.word	2097000
 240              		.cfi_endproc
ARM GAS  /tmp/ccTapALo.s 			page 67


 241              	.LFE152:
 243              		.section	.text.RCCEx_PLLSAI1_Config,"ax",%progbits
 244              		.align	1
 245              		.syntax unified
 246              		.thumb
 247              		.thumb_func
 248              		.fpu fpv4-sp-d16
 250              	RCCEx_PLLSAI1_Config:
 251              	.LFB150:
2878:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   uint32_t tickstart;
 252              		.loc 1 2878 0
 253              		.cfi_startproc
 254              		@ args = 0, pretend = 0, frame = 0
 255              		@ frame_needed = 0, uses_anonymous_args = 0
 256              	.LVL39:
 257 0000 F8B5     		push	{r3, r4, r5, r6, r7, lr}
 258              	.LCFI0:
 259              		.cfi_def_cfa_offset 24
 260              		.cfi_offset 3, -24
 261              		.cfi_offset 4, -20
 262              		.cfi_offset 5, -16
 263              		.cfi_offset 6, -12
 264              		.cfi_offset 7, -8
 265              		.cfi_offset 14, -4
 266              	.LVL40:
2890:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
 267              		.loc 1 2890 0
 268 0002 594B     		ldr	r3, .L60
 269 0004 DB68     		ldr	r3, [r3, #12]
 270 0006 13F0030F 		tst	r3, #3
 271 000a 18D0     		beq	.L28
2893:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****        ||
 272              		.loc 1 2893 0
 273 000c 564B     		ldr	r3, .L60
 274 000e DB68     		ldr	r3, [r3, #12]
 275 0010 03F00303 		and	r3, r3, #3
 276 0014 0268     		ldr	r2, [r0]
 277 0016 9342     		cmp	r3, r2
 278 0018 02D0     		beq	.L56
 279 001a 0125     		movs	r5, #1
 280              	.LVL41:
 281              	.L29:
3066:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 282              		.loc 1 3066 0
 283 001c 2846     		mov	r0, r5
 284 001e F8BD     		pop	{r3, r4, r5, r6, r7, pc}
 285              	.LVL42:
 286              	.L56:
2894:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****        (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 287              		.loc 1 2894 0
 288 0020 002A     		cmp	r2, #0
 289 0022 00F09F80 		beq	.L46
2898:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif
 290              		.loc 1 2898 0
 291 0026 504B     		ldr	r3, .L60
 292 0028 DB68     		ldr	r3, [r3, #12]
 293 002a C3F30213 		ubfx	r3, r3, #4, #3
ARM GAS  /tmp/ccTapALo.s 			page 68


 294 002e 0133     		adds	r3, r3, #1
 295 0030 4268     		ldr	r2, [r0, #4]
2897:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****        (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSA
 296              		.loc 1 2897 0
 297 0032 9342     		cmp	r3, r2
 298 0034 01D0     		beq	.L57
 299 0036 0125     		movs	r5, #1
 300 0038 F0E7     		b	.L29
 301              	.L57:
2880:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 302              		.loc 1 2880 0
 303 003a 0025     		movs	r5, #0
 304 003c 1AE0     		b	.L30
 305              	.L28:
2908:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
 306              		.loc 1 2908 0
 307 003e 0368     		ldr	r3, [r0]
 308 0040 022B     		cmp	r3, #2
 309 0042 58D0     		beq	.L32
 310 0044 032B     		cmp	r3, #3
 311 0046 5DD0     		beq	.L33
 312 0048 012B     		cmp	r3, #1
 313 004a 01D0     		beq	.L58
2932:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       break;
 314              		.loc 1 2932 0
 315 004c 0125     		movs	r5, #1
 316 004e 0FE0     		b	.L31
 317              	.L58:
2911:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
 318              		.loc 1 2911 0
 319 0050 454A     		ldr	r2, .L60
 320 0052 1268     		ldr	r2, [r2]
 321 0054 12F0020F 		tst	r2, #2
 322 0058 60D0     		beq	.L49
 323              	.L35:
2943:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif
 324              		.loc 1 2943 0
 325 005a 434D     		ldr	r5, .L60
 326 005c EA68     		ldr	r2, [r5, #12]
 327 005e 22F07302 		bic	r2, r2, #115
 328 0062 4468     		ldr	r4, [r0, #4]
 329 0064 013C     		subs	r4, r4, #1
 330 0066 43EA0413 		orr	r3, r3, r4, lsl #4
 331 006a 1343     		orrs	r3, r3, r2
 332 006c EB60     		str	r3, [r5, #12]
 333 006e 0025     		movs	r5, #0
 334              	.L31:
 335              	.LVL43:
2948:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
 336              		.loc 1 2948 0
 337 0070 002D     		cmp	r5, #0
 338 0072 D3D1     		bne	.L29
 339              	.LVL44:
 340              	.L30:
 341 0074 0F46     		mov	r7, r1
 342 0076 0446     		mov	r4, r0
2951:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
ARM GAS  /tmp/ccTapALo.s 			page 69


 343              		.loc 1 2951 0
 344 0078 3B4A     		ldr	r2, .L60
 345 007a 1368     		ldr	r3, [r2]
 346 007c 23F08063 		bic	r3, r3, #67108864
 347 0080 1360     		str	r3, [r2]
2954:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 348              		.loc 1 2954 0
 349 0082 FFF7FEFF 		bl	HAL_GetTick
 350              	.LVL45:
 351 0086 0646     		mov	r6, r0
 352              	.LVL46:
 353              	.L36:
2957:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
 354              		.loc 1 2957 0
 355 0088 374B     		ldr	r3, .L60
 356 008a 1B68     		ldr	r3, [r3]
 357 008c 13F0006F 		tst	r3, #134217728
 358 0090 05D0     		beq	.L37
2959:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
 359              		.loc 1 2959 0
 360 0092 FFF7FEFF 		bl	HAL_GetTick
 361              	.LVL47:
 362 0096 801B     		subs	r0, r0, r6
 363 0098 0228     		cmp	r0, #2
 364 009a F5D9     		bls	.L36
2961:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         break;
 365              		.loc 1 2961 0
 366 009c 0325     		movs	r5, #3
 367              	.L37:
 368              	.LVL48:
2966:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
 369              		.loc 1 2966 0
 370 009e 002D     		cmp	r5, #0
 371 00a0 BCD1     		bne	.L29
2968:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
 372              		.loc 1 2968 0
 373 00a2 002F     		cmp	r7, #0
 374 00a4 3CD1     		bne	.L39
2991:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                    RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
 375              		.loc 1 2991 0
 376 00a6 3049     		ldr	r1, .L60
 377 00a8 0B69     		ldr	r3, [r1, #16]
 378 00aa 23F07843 		bic	r3, r3, #-134217728
 379 00ae 23F4FE43 		bic	r3, r3, #32512
 380 00b2 A068     		ldr	r0, [r4, #8]
 381 00b4 E268     		ldr	r2, [r4, #12]
 382 00b6 D206     		lsls	r2, r2, #27
 383 00b8 42EA0022 		orr	r2, r2, r0, lsl #8
 384 00bc 1343     		orrs	r3, r3, r2
 385 00be 0B61     		str	r3, [r1, #16]
 386              	.L40:
3042:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 387              		.loc 1 3042 0
 388 00c0 294A     		ldr	r2, .L60
 389 00c2 1368     		ldr	r3, [r2]
 390 00c4 43F08063 		orr	r3, r3, #67108864
 391 00c8 1360     		str	r3, [r2]
ARM GAS  /tmp/ccTapALo.s 			page 70


3045:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 392              		.loc 1 3045 0
 393 00ca FFF7FEFF 		bl	HAL_GetTick
 394              	.LVL49:
 395 00ce 0646     		mov	r6, r0
 396              	.LVL50:
 397              	.L42:
3048:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
 398              		.loc 1 3048 0
 399 00d0 254B     		ldr	r3, .L60
 400 00d2 1B68     		ldr	r3, [r3]
 401 00d4 13F0006F 		tst	r3, #134217728
 402 00d8 05D1     		bne	.L43
3050:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         {
 403              		.loc 1 3050 0
 404 00da FFF7FEFF 		bl	HAL_GetTick
 405              	.LVL51:
 406 00de 801B     		subs	r0, r0, r6
 407 00e0 0228     		cmp	r0, #2
 408 00e2 F5D9     		bls	.L42
3052:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
 409              		.loc 1 3052 0
 410 00e4 0325     		movs	r5, #3
 411              	.LVL52:
 412              	.L43:
3057:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
 413              		.loc 1 3057 0
 414 00e6 002D     		cmp	r5, #0
 415 00e8 98D1     		bne	.L29
3060:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
 416              		.loc 1 3060 0
 417 00ea 1F4A     		ldr	r2, .L60
 418 00ec 1369     		ldr	r3, [r2, #16]
 419 00ee A169     		ldr	r1, [r4, #24]
 420 00f0 0B43     		orrs	r3, r3, r1
 421 00f2 1361     		str	r3, [r2, #16]
 422 00f4 92E7     		b	.L29
 423              	.LVL53:
 424              	.L32:
2917:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
 425              		.loc 1 2917 0
 426 00f6 1C4A     		ldr	r2, .L60
 427 00f8 1268     		ldr	r2, [r2]
 428 00fa 12F4806F 		tst	r2, #1024
 429 00fe ACD1     		bne	.L35
2919:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
 430              		.loc 1 2919 0
 431 0100 0125     		movs	r5, #1
 432 0102 B5E7     		b	.L31
 433              	.L33:
2923:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
 434              		.loc 1 2923 0
 435 0104 184A     		ldr	r2, .L60
 436 0106 1268     		ldr	r2, [r2]
 437 0108 12F4003F 		tst	r2, #131072
 438 010c A5D1     		bne	.L35
2925:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         {
ARM GAS  /tmp/ccTapALo.s 			page 71


 439              		.loc 1 2925 0
 440 010e 164A     		ldr	r2, .L60
 441 0110 1268     		ldr	r2, [r2]
 442 0112 12F4802F 		tst	r2, #262144
 443 0116 A0D1     		bne	.L35
2927:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         }
 444              		.loc 1 2927 0
 445 0118 0125     		movs	r5, #1
 446 011a A9E7     		b	.L31
 447              	.L49:
2913:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
 448              		.loc 1 2913 0
 449 011c 0125     		movs	r5, #1
 450 011e A7E7     		b	.L31
 451              	.LVL54:
 452              	.L39:
3004:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
 453              		.loc 1 3004 0
 454 0120 012F     		cmp	r7, #1
 455 0122 0FD0     		beq	.L59
3034:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                    RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1R,
 456              		.loc 1 3034 0
 457 0124 1048     		ldr	r0, .L60
 458 0126 0269     		ldr	r2, [r0, #16]
 459 0128 22F0C062 		bic	r2, r2, #100663296
 460 012c 22F4FE42 		bic	r2, r2, #32512
 461 0130 A168     		ldr	r1, [r4, #8]
 462 0132 6369     		ldr	r3, [r4, #20]
 463 0134 5B08     		lsrs	r3, r3, #1
 464 0136 013B     		subs	r3, r3, #1
 465 0138 5B06     		lsls	r3, r3, #25
 466 013a 43EA0123 		orr	r3, r3, r1, lsl #8
 467 013e 1343     		orrs	r3, r3, r2
 468 0140 0361     		str	r3, [r0, #16]
 469 0142 BDE7     		b	.L40
 470              	.L59:
3016:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                    RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1Q,
 471              		.loc 1 3016 0
 472 0144 0848     		ldr	r0, .L60
 473 0146 0269     		ldr	r2, [r0, #16]
 474 0148 22F4C002 		bic	r2, r2, #6291456
 475 014c 22F4FE42 		bic	r2, r2, #32512
 476 0150 A168     		ldr	r1, [r4, #8]
 477 0152 2369     		ldr	r3, [r4, #16]
 478 0154 5B08     		lsrs	r3, r3, #1
 479 0156 013B     		subs	r3, r3, #1
 480 0158 5B05     		lsls	r3, r3, #21
 481 015a 43EA0123 		orr	r3, r3, r1, lsl #8
 482 015e 1343     		orrs	r3, r3, r2
 483 0160 0361     		str	r3, [r0, #16]
 484 0162 ADE7     		b	.L40
 485              	.LVL55:
 486              	.L46:
 487 0164 0125     		movs	r5, #1
 488 0166 59E7     		b	.L29
 489              	.L61:
 490              		.align	2
ARM GAS  /tmp/ccTapALo.s 			page 72


 491              	.L60:
 492 0168 00100240 		.word	1073876992
 493              		.cfi_endproc
 494              	.LFE150:
 496              		.section	.text.RCCEx_PLLSAI2_Config,"ax",%progbits
 497              		.align	1
 498              		.syntax unified
 499              		.thumb
 500              		.thumb_func
 501              		.fpu fpv4-sp-d16
 503              	RCCEx_PLLSAI2_Config:
 504              	.LFB151:
3083:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   uint32_t tickstart;
 505              		.loc 1 3083 0
 506              		.cfi_startproc
 507              		@ args = 0, pretend = 0, frame = 0
 508              		@ frame_needed = 0, uses_anonymous_args = 0
 509              	.LVL56:
 510 0000 F8B5     		push	{r3, r4, r5, r6, r7, lr}
 511              	.LCFI1:
 512              		.cfi_def_cfa_offset 24
 513              		.cfi_offset 3, -24
 514              		.cfi_offset 4, -20
 515              		.cfi_offset 5, -16
 516              		.cfi_offset 6, -12
 517              		.cfi_offset 7, -8
 518              		.cfi_offset 14, -4
 519              	.LVL57:
3095:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
 520              		.loc 1 3095 0
 521 0002 504B     		ldr	r3, .L93
 522 0004 DB68     		ldr	r3, [r3, #12]
 523 0006 13F0030F 		tst	r3, #3
 524 000a 18D0     		beq	.L63
3098:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****        ||
 525              		.loc 1 3098 0
 526 000c 4D4B     		ldr	r3, .L93
 527 000e DB68     		ldr	r3, [r3, #12]
 528 0010 03F00303 		and	r3, r3, #3
 529 0014 0268     		ldr	r2, [r0]
 530 0016 9342     		cmp	r3, r2
 531 0018 02D0     		beq	.L90
 532 001a 0125     		movs	r5, #1
 533              	.LVL58:
 534              	.L64:
3273:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 535              		.loc 1 3273 0
 536 001c 2846     		mov	r0, r5
 537 001e F8BD     		pop	{r3, r4, r5, r6, r7, pc}
 538              	.LVL59:
 539              	.L90:
3099:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****        (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 540              		.loc 1 3099 0
 541 0020 002A     		cmp	r2, #0
 542 0022 00F08D80 		beq	.L80
3103:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif
 543              		.loc 1 3103 0
ARM GAS  /tmp/ccTapALo.s 			page 73


 544 0026 474B     		ldr	r3, .L93
 545 0028 DB68     		ldr	r3, [r3, #12]
 546 002a C3F30213 		ubfx	r3, r3, #4, #3
 547 002e 0133     		adds	r3, r3, #1
 548 0030 4268     		ldr	r2, [r0, #4]
3102:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****        (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSA
 549              		.loc 1 3102 0
 550 0032 9342     		cmp	r3, r2
 551 0034 01D0     		beq	.L91
 552 0036 0125     		movs	r5, #1
 553 0038 F0E7     		b	.L64
 554              	.L91:
3085:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 555              		.loc 1 3085 0
 556 003a 0025     		movs	r5, #0
 557 003c 1AE0     		b	.L65
 558              	.L63:
3113:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
 559              		.loc 1 3113 0
 560 003e 0368     		ldr	r3, [r0]
 561 0040 022B     		cmp	r3, #2
 562 0042 58D0     		beq	.L67
 563 0044 032B     		cmp	r3, #3
 564 0046 5DD0     		beq	.L68
 565 0048 012B     		cmp	r3, #1
 566 004a 01D0     		beq	.L92
3137:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       break;
 567              		.loc 1 3137 0
 568 004c 0125     		movs	r5, #1
 569 004e 0FE0     		b	.L66
 570              	.L92:
3116:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
 571              		.loc 1 3116 0
 572 0050 3C4A     		ldr	r2, .L93
 573 0052 1268     		ldr	r2, [r2]
 574 0054 12F0020F 		tst	r2, #2
 575 0058 60D0     		beq	.L83
 576              	.L70:
3148:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif
 577              		.loc 1 3148 0
 578 005a 3A4D     		ldr	r5, .L93
 579 005c EA68     		ldr	r2, [r5, #12]
 580 005e 22F07302 		bic	r2, r2, #115
 581 0062 4468     		ldr	r4, [r0, #4]
 582 0064 013C     		subs	r4, r4, #1
 583 0066 43EA0413 		orr	r3, r3, r4, lsl #4
 584 006a 1343     		orrs	r3, r3, r2
 585 006c EB60     		str	r3, [r5, #12]
 586 006e 0025     		movs	r5, #0
 587              	.L66:
 588              	.LVL60:
3153:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
 589              		.loc 1 3153 0
 590 0070 002D     		cmp	r5, #0
 591 0072 D3D1     		bne	.L64
 592              	.LVL61:
 593              	.L65:
ARM GAS  /tmp/ccTapALo.s 			page 74


 594 0074 0F46     		mov	r7, r1
 595 0076 0446     		mov	r4, r0
3156:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 596              		.loc 1 3156 0
 597 0078 324A     		ldr	r2, .L93
 598 007a 1368     		ldr	r3, [r2]
 599 007c 23F08053 		bic	r3, r3, #268435456
 600 0080 1360     		str	r3, [r2]
3159:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 601              		.loc 1 3159 0
 602 0082 FFF7FEFF 		bl	HAL_GetTick
 603              	.LVL62:
 604 0086 0646     		mov	r6, r0
 605              	.LVL63:
 606              	.L71:
3162:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
 607              		.loc 1 3162 0
 608 0088 2E4B     		ldr	r3, .L93
 609 008a 1B68     		ldr	r3, [r3]
 610 008c 13F0005F 		tst	r3, #536870912
 611 0090 05D0     		beq	.L72
3164:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
 612              		.loc 1 3164 0
 613 0092 FFF7FEFF 		bl	HAL_GetTick
 614              	.LVL64:
 615 0096 801B     		subs	r0, r0, r6
 616 0098 0228     		cmp	r0, #2
 617 009a F5D9     		bls	.L71
3166:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         break;
 618              		.loc 1 3166 0
 619 009c 0325     		movs	r5, #3
 620              	.L72:
 621              	.LVL65:
3171:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
 622              		.loc 1 3171 0
 623 009e 002D     		cmp	r5, #0
 624 00a0 BCD1     		bne	.L64
3173:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
 625              		.loc 1 3173 0
 626 00a2 002F     		cmp	r7, #0
 627 00a4 3CD1     		bne	.L74
3196:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                    RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
 628              		.loc 1 3196 0
 629 00a6 2749     		ldr	r1, .L93
 630 00a8 4B69     		ldr	r3, [r1, #20]
 631 00aa 23F07843 		bic	r3, r3, #-134217728
 632 00ae 23F4FE43 		bic	r3, r3, #32512
 633 00b2 A068     		ldr	r0, [r4, #8]
 634 00b4 E268     		ldr	r2, [r4, #12]
 635 00b6 D206     		lsls	r2, r2, #27
 636 00b8 42EA0022 		orr	r2, r2, r0, lsl #8
 637 00bc 1343     		orrs	r3, r3, r2
 638 00be 4B61     		str	r3, [r1, #20]
 639              	.L75:
3249:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 640              		.loc 1 3249 0
 641 00c0 204A     		ldr	r2, .L93
ARM GAS  /tmp/ccTapALo.s 			page 75


 642 00c2 1368     		ldr	r3, [r2]
 643 00c4 43F08053 		orr	r3, r3, #268435456
 644 00c8 1360     		str	r3, [r2]
3252:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 645              		.loc 1 3252 0
 646 00ca FFF7FEFF 		bl	HAL_GetTick
 647              	.LVL66:
 648 00ce 0646     		mov	r6, r0
 649              	.LVL67:
 650              	.L76:
3255:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
 651              		.loc 1 3255 0
 652 00d0 1C4B     		ldr	r3, .L93
 653 00d2 1B68     		ldr	r3, [r3]
 654 00d4 13F0005F 		tst	r3, #536870912
 655 00d8 05D1     		bne	.L77
3257:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         {
 656              		.loc 1 3257 0
 657 00da FFF7FEFF 		bl	HAL_GetTick
 658              	.LVL68:
 659 00de 801B     		subs	r0, r0, r6
 660 00e0 0228     		cmp	r0, #2
 661 00e2 F5D9     		bls	.L76
3259:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
 662              		.loc 1 3259 0
 663 00e4 0325     		movs	r5, #3
 664              	.LVL69:
 665              	.L77:
3264:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
 666              		.loc 1 3264 0
 667 00e6 002D     		cmp	r5, #0
 668 00e8 98D1     		bne	.L64
3267:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
 669              		.loc 1 3267 0
 670 00ea 164A     		ldr	r2, .L93
 671 00ec 5369     		ldr	r3, [r2, #20]
 672 00ee 6169     		ldr	r1, [r4, #20]
 673 00f0 0B43     		orrs	r3, r3, r1
 674 00f2 5361     		str	r3, [r2, #20]
 675 00f4 92E7     		b	.L64
 676              	.LVL70:
 677              	.L67:
3122:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
 678              		.loc 1 3122 0
 679 00f6 134A     		ldr	r2, .L93
 680 00f8 1268     		ldr	r2, [r2]
 681 00fa 12F4806F 		tst	r2, #1024
 682 00fe ACD1     		bne	.L70
3124:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
 683              		.loc 1 3124 0
 684 0100 0125     		movs	r5, #1
 685 0102 B5E7     		b	.L66
 686              	.L68:
3128:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
 687              		.loc 1 3128 0
 688 0104 0F4A     		ldr	r2, .L93
 689 0106 1268     		ldr	r2, [r2]
ARM GAS  /tmp/ccTapALo.s 			page 76


 690 0108 12F4003F 		tst	r2, #131072
 691 010c A5D1     		bne	.L70
3130:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         {
 692              		.loc 1 3130 0
 693 010e 0D4A     		ldr	r2, .L93
 694 0110 1268     		ldr	r2, [r2]
 695 0112 12F4802F 		tst	r2, #262144
 696 0116 A0D1     		bne	.L70
3132:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         }
 697              		.loc 1 3132 0
 698 0118 0125     		movs	r5, #1
 699 011a A9E7     		b	.L66
 700              	.L83:
3118:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
 701              		.loc 1 3118 0
 702 011c 0125     		movs	r5, #1
 703 011e A7E7     		b	.L66
 704              	.LVL71:
 705              	.L74:
3241:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                    RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2R,
 706              		.loc 1 3241 0
 707 0120 0848     		ldr	r0, .L93
 708 0122 4269     		ldr	r2, [r0, #20]
 709 0124 22F0C062 		bic	r2, r2, #100663296
 710 0128 22F4FE42 		bic	r2, r2, #32512
 711 012c A168     		ldr	r1, [r4, #8]
 712 012e 2369     		ldr	r3, [r4, #16]
 713 0130 5B08     		lsrs	r3, r3, #1
 714 0132 013B     		subs	r3, r3, #1
 715 0134 5B06     		lsls	r3, r3, #25
 716 0136 43EA0123 		orr	r3, r3, r1, lsl #8
 717 013a 1343     		orrs	r3, r3, r2
 718 013c 4361     		str	r3, [r0, #20]
 719 013e BFE7     		b	.L75
 720              	.LVL72:
 721              	.L80:
 722 0140 0125     		movs	r5, #1
 723 0142 6BE7     		b	.L64
 724              	.L94:
 725              		.align	2
 726              	.L93:
 727 0144 00100240 		.word	1073876992
 728              		.cfi_endproc
 729              	.LFE151:
 731              		.section	.text.HAL_RCCEx_PeriphCLKConfig,"ax",%progbits
 732              		.align	1
 733              		.global	HAL_RCCEx_PeriphCLKConfig
 734              		.syntax unified
 735              		.thumb
 736              		.thumb_func
 737              		.fpu fpv4-sp-d16
 739              	HAL_RCCEx_PeriphCLKConfig:
 740              	.LFB123:
 213:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   uint32_t tmpregister, tickstart;     /* no init needed */
 741              		.loc 1 213 0
 742              		.cfi_startproc
 743              		@ args = 0, pretend = 0, frame = 8
ARM GAS  /tmp/ccTapALo.s 			page 77


 744              		@ frame_needed = 0, uses_anonymous_args = 0
 745              	.LVL73:
 746 0000 2DE9F041 		push	{r4, r5, r6, r7, r8, lr}
 747              	.LCFI2:
 748              		.cfi_def_cfa_offset 24
 749              		.cfi_offset 4, -24
 750              		.cfi_offset 5, -20
 751              		.cfi_offset 6, -16
 752              		.cfi_offset 7, -12
 753              		.cfi_offset 8, -8
 754              		.cfi_offset 14, -4
 755 0004 82B0     		sub	sp, sp, #8
 756              	.LCFI3:
 757              		.cfi_def_cfa_offset 32
 758 0006 0446     		mov	r4, r0
 759              	.LVL74:
 224:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
 760              		.loc 1 224 0
 761 0008 0368     		ldr	r3, [r0]
 762 000a 13F4006F 		tst	r3, #2048
 763 000e 2FD0     		beq	.L141
 229:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
 764              		.loc 1 229 0
 765 0010 836E     		ldr	r3, [r0, #104]
 766 0012 B3F5800F 		cmp	r3, #4194304
 767 0016 25D0     		beq	.L97
 768 0018 08D9     		bls	.L158
 769 001a B3F5000F 		cmp	r3, #8388608
 770 001e 10D0     		beq	.L100
 771 0020 B3F5400F 		cmp	r3, #12582912
 772 0024 40F09980 		bne	.L142
 215:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 773              		.loc 1 215 0
 774 0028 0026     		movs	r6, #0
 775 002a 10E0     		b	.L101
 776              	.L158:
 229:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
 777              		.loc 1 229 0
 778 002c 002B     		cmp	r3, #0
 779 002e 40F09480 		bne	.L142
 243:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       /* SAI1 clock source config set later after clock selection check */
 780              		.loc 1 243 0
 781 0032 0021     		movs	r1, #0
 782 0034 0430     		adds	r0, r0, #4
 783              	.LVL75:
 784 0036 FFF7FEFF 		bl	RCCEx_PLLSAI1_Config
 785              	.LVL76:
 786 003a 0646     		mov	r6, r0
 787              	.LVL77:
 788              	.L102:
 269:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
 789              		.loc 1 269 0
 790 003c 3EB1     		cbz	r6, .L101
 791 003e 3746     		mov	r7, r6
 792 0040 18E0     		b	.L96
 793              	.LVL78:
 794              	.L100:
ARM GAS  /tmp/ccTapALo.s 			page 78


 234:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #else
 795              		.loc 1 234 0
 796 0042 5E4A     		ldr	r2, .L170
 797 0044 D368     		ldr	r3, [r2, #12]
 798 0046 43F48033 		orr	r3, r3, #65536
 799 004a D360     		str	r3, [r2, #12]
 215:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800              		.loc 1 215 0
 801 004c 0026     		movs	r6, #0
 802              	.LVL79:
 803              	.L101:
 272:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     }
 804              		.loc 1 272 0
 805 004e 5B4A     		ldr	r2, .L170
 806 0050 D2F88830 		ldr	r3, [r2, #136]
 807 0054 23F44003 		bic	r3, r3, #12582912
 808 0058 A16E     		ldr	r1, [r4, #104]
 809 005a 0B43     		orrs	r3, r3, r1
 810 005c C2F88830 		str	r3, [r2, #136]
 216:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 811              		.loc 1 216 0
 812 0060 0027     		movs	r7, #0
 813 0062 07E0     		b	.L96
 814              	.LVL80:
 815              	.L97:
 251:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       /* SAI1 clock source config set later after clock selection check */
 816              		.loc 1 251 0
 817 0064 0021     		movs	r1, #0
 818 0066 2030     		adds	r0, r0, #32
 819              	.LVL81:
 820 0068 FFF7FEFF 		bl	RCCEx_PLLSAI2_Config
 821              	.LVL82:
 822 006c 0646     		mov	r6, r0
 823              	.LVL83:
 253:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 824              		.loc 1 253 0
 825 006e E5E7     		b	.L102
 826              	.LVL84:
 827              	.L141:
 216:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 828              		.loc 1 216 0
 829 0070 0027     		movs	r7, #0
 215:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 830              		.loc 1 215 0
 831 0072 3E46     		mov	r6, r7
 832              	.LVL85:
 833              	.L96:
 286:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
 834              		.loc 1 286 0
 835 0074 2368     		ldr	r3, [r4]
 836 0076 13F4805F 		tst	r3, #4096
 837 007a 15D0     		beq	.L103
 291:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
 838              		.loc 1 291 0
 839 007c E36E     		ldr	r3, [r4, #108]
 840 007e B3F1807F 		cmp	r3, #16777216
 841 0082 7AD0     		beq	.L104
ARM GAS  /tmp/ccTapALo.s 			page 79


 842 0084 6CD9     		bls	.L159
 843 0086 B3F1007F 		cmp	r3, #33554432
 844 008a 70D0     		beq	.L107
 845 008c B3F1407F 		cmp	r3, #50331648
 846 0090 7AD1     		bne	.L145
 847              	.L108:
 323:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
 848              		.loc 1 323 0
 849 0092 002E     		cmp	r6, #0
 850 0094 7BD1     		bne	.L146
 326:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     }
 851              		.loc 1 326 0
 852 0096 494A     		ldr	r2, .L170
 853 0098 D2F88830 		ldr	r3, [r2, #136]
 854 009c 23F04073 		bic	r3, r3, #50331648
 855 00a0 E16E     		ldr	r1, [r4, #108]
 856 00a2 0B43     		orrs	r3, r3, r1
 857 00a4 C2F88830 		str	r3, [r2, #136]
 858              	.LVL86:
 859              	.L103:
 337:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
 860              		.loc 1 337 0
 861 00a8 2368     		ldr	r3, [r4]
 862 00aa 13F4003F 		tst	r3, #131072
 863 00ae 00F08E80 		beq	.L109
 864              	.LVL87:
 865              	.LBB2:
 345:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
 866              		.loc 1 345 0
 867 00b2 424B     		ldr	r3, .L170
 868 00b4 9B6D     		ldr	r3, [r3, #88]
 869 00b6 13F0805F 		tst	r3, #268435456
 870 00ba 6AD1     		bne	.L147
 871              	.LBB3:
 347:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       pwrclkchanged = SET;
 872              		.loc 1 347 0
 873 00bc 3F4B     		ldr	r3, .L170
 874 00be 9A6D     		ldr	r2, [r3, #88]
 875 00c0 42F08052 		orr	r2, r2, #268435456
 876 00c4 9A65     		str	r2, [r3, #88]
 877 00c6 9B6D     		ldr	r3, [r3, #88]
 878 00c8 03F08053 		and	r3, r3, #268435456
 879 00cc 0193     		str	r3, [sp, #4]
 880 00ce 019B     		ldr	r3, [sp, #4]
 881              	.LVL88:
 882              	.LBE3:
 348:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     }
 883              		.loc 1 348 0
 884 00d0 4FF00108 		mov	r8, #1
 885              	.LVL89:
 886              	.L110:
 352:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 887              		.loc 1 352 0
 888 00d4 3A4A     		ldr	r2, .L170+4
 889 00d6 1368     		ldr	r3, [r2]
 890 00d8 43F48073 		orr	r3, r3, #256
 891 00dc 1360     		str	r3, [r2]
ARM GAS  /tmp/ccTapALo.s 			page 80


 355:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 892              		.loc 1 355 0
 893 00de FFF7FEFF 		bl	HAL_GetTick
 894              	.LVL90:
 895 00e2 0546     		mov	r5, r0
 896              	.LVL91:
 897              	.L111:
 357:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
 898              		.loc 1 357 0
 899 00e4 364B     		ldr	r3, .L170+4
 900 00e6 1B68     		ldr	r3, [r3]
 901 00e8 13F4807F 		tst	r3, #256
 902 00ec 05D1     		bne	.L112
 359:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
 903              		.loc 1 359 0
 904 00ee FFF7FEFF 		bl	HAL_GetTick
 905              	.LVL92:
 906 00f2 401B     		subs	r0, r0, r5
 907 00f4 0228     		cmp	r0, #2
 908 00f6 F5D9     		bls	.L111
 361:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         break;
 909              		.loc 1 361 0
 910 00f8 0326     		movs	r6, #3
 911              	.LVL93:
 912              	.L112:
 366:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
 913              		.loc 1 366 0
 914 00fa 002E     		cmp	r6, #0
 915 00fc 62D1     		bne	.L149
 369:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 916              		.loc 1 369 0
 917 00fe 2F4B     		ldr	r3, .L170
 918 0100 D3F89030 		ldr	r3, [r3, #144]
 919              	.LVL94:
 371:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
 920              		.loc 1 371 0
 921 0104 13F44073 		ands	r3, r3, #768
 922              	.LVL95:
 923 0108 16D0     		beq	.L115
 371:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
 924              		.loc 1 371 0 is_stmt 0 discriminator 1
 925 010a D4F88820 		ldr	r2, [r4, #136]
 926 010e 9A42     		cmp	r2, r3
 927 0110 12D0     		beq	.L115
 374:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         /* RTC Clock selection can be changed only if the Backup Domain is reset */
 928              		.loc 1 374 0 is_stmt 1
 929 0112 2A4A     		ldr	r2, .L170
 930 0114 D2F89030 		ldr	r3, [r2, #144]
 931              	.LVL96:
 932 0118 23F44073 		bic	r3, r3, #768
 933              	.LVL97:
 376:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         __HAL_RCC_BACKUPRESET_RELEASE();
 934              		.loc 1 376 0
 935 011c D2F89010 		ldr	r1, [r2, #144]
 936 0120 41F48031 		orr	r1, r1, #65536
 937 0124 C2F89010 		str	r1, [r2, #144]
 377:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         /* Restore the Content of BDCR register */
ARM GAS  /tmp/ccTapALo.s 			page 81


 938              		.loc 1 377 0
 939 0128 D2F89010 		ldr	r1, [r2, #144]
 940 012c 21F48031 		bic	r1, r1, #65536
 941 0130 C2F89010 		str	r1, [r2, #144]
 379:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
 942              		.loc 1 379 0
 943 0134 C2F89030 		str	r3, [r2, #144]
 944              	.L115:
 383:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
 945              		.loc 1 383 0
 946 0138 13F0010F 		tst	r3, #1
 947 013c 2CD1     		bne	.L160
 948              	.LVL98:
 949              	.L116:
 399:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
 950              		.loc 1 399 0
 951 013e 002E     		cmp	r6, #0
 952 0140 40F05181 		bne	.L151
 402:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
 953              		.loc 1 402 0
 954 0144 1D4A     		ldr	r2, .L170
 955 0146 D2F89030 		ldr	r3, [r2, #144]
 956 014a 23F44073 		bic	r3, r3, #768
 957 014e D4F88810 		ldr	r1, [r4, #136]
 958 0152 0B43     		orrs	r3, r3, r1
 959 0154 C2F89030 		str	r3, [r2, #144]
 960 0158 35E0     		b	.L114
 961              	.LVL99:
 962              	.L142:
 963              	.LBE2:
 265:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       break;
 964              		.loc 1 265 0
 965 015a 0127     		movs	r7, #1
 966 015c 3E46     		mov	r6, r7
 967 015e 89E7     		b	.L96
 968              	.LVL100:
 969              	.L159:
 291:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
 970              		.loc 1 291 0
 971 0160 93B9     		cbnz	r3, .L145
 301:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       /* SAI2 clock source config set later after clock selection check */
 972              		.loc 1 301 0
 973 0162 0021     		movs	r1, #0
 974 0164 201D     		adds	r0, r4, #4
 975 0166 FFF7FEFF 		bl	RCCEx_PLLSAI1_Config
 976              	.LVL101:
 977 016a 0646     		mov	r6, r0
 978              	.LVL102:
 303:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 979              		.loc 1 303 0
 980 016c 91E7     		b	.L108
 981              	.L107:
 295:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       /* SAI2 clock source config set later after clock selection check */
 982              		.loc 1 295 0
 983 016e 134A     		ldr	r2, .L170
 984 0170 D368     		ldr	r3, [r2, #12]
 985 0172 43F48033 		orr	r3, r3, #65536
ARM GAS  /tmp/ccTapALo.s 			page 82


 986 0176 D360     		str	r3, [r2, #12]
 297:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 987              		.loc 1 297 0
 988 0178 8BE7     		b	.L108
 989              	.L104:
 307:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       /* SAI2 clock source config set later after clock selection check */
 990              		.loc 1 307 0
 991 017a 0021     		movs	r1, #0
 992 017c 04F12000 		add	r0, r4, #32
 993 0180 FFF7FEFF 		bl	RCCEx_PLLSAI2_Config
 994              	.LVL103:
 995 0184 0646     		mov	r6, r0
 996              	.LVL104:
 309:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 997              		.loc 1 309 0
 998 0186 84E7     		b	.L108
 999              	.L145:
 319:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       break;
 1000              		.loc 1 319 0
 1001 0188 0127     		movs	r7, #1
 1002              	.LVL105:
 1003 018a 3E46     		mov	r6, r7
 1004              	.LVL106:
 1005 018c 8CE7     		b	.L103
 1006              	.LVL107:
 1007              	.L146:
 1008 018e 3746     		mov	r7, r6
 1009              	.LVL108:
 1010 0190 8AE7     		b	.L103
 1011              	.LVL109:
 1012              	.L147:
 1013              	.LBB4:
 339:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 1014              		.loc 1 339 0
 1015 0192 4FF00008 		mov	r8, #0
 1016 0196 9DE7     		b	.L110
 1017              	.LVL110:
 1018              	.L160:
 386:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 1019              		.loc 1 386 0
 1020 0198 FFF7FEFF 		bl	HAL_GetTick
 1021              	.LVL111:
 1022 019c 0546     		mov	r5, r0
 1023              	.LVL112:
 1024              	.L117:
 389:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         {
 1025              		.loc 1 389 0
 1026 019e 074B     		ldr	r3, .L170
 1027 01a0 D3F89030 		ldr	r3, [r3, #144]
 1028 01a4 13F0020F 		tst	r3, #2
 1029 01a8 C9D1     		bne	.L116
 391:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
 1030              		.loc 1 391 0
 1031 01aa FFF7FEFF 		bl	HAL_GetTick
 1032              	.LVL113:
 1033 01ae 401B     		subs	r0, r0, r5
 1034 01b0 41F28833 		movw	r3, #5000
ARM GAS  /tmp/ccTapALo.s 			page 83


 1035 01b4 9842     		cmp	r0, r3
 1036 01b6 F2D9     		bls	.L117
 393:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             break;
 1037              		.loc 1 393 0
 1038 01b8 0326     		movs	r6, #3
 1039              	.LVL114:
 1040 01ba C0E7     		b	.L116
 1041              	.L171:
 1042              		.align	2
 1043              	.L170:
 1044 01bc 00100240 		.word	1073876992
 1045 01c0 00700040 		.word	1073770496
 1046              	.LVL115:
 1047              	.L149:
 413:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     }
 1048              		.loc 1 413 0
 1049 01c4 3746     		mov	r7, r6
 1050              	.LVL116:
 1051              	.L114:
 417:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
 1052              		.loc 1 417 0
 1053 01c6 B8F1000F 		cmp	r8, #0
 1054 01ca 40F00E81 		bne	.L161
 1055              	.LVL117:
 1056              	.L109:
 1057              	.LBE4:
 424:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
 1058              		.loc 1 424 0
 1059 01ce 2368     		ldr	r3, [r4]
 1060 01d0 13F0010F 		tst	r3, #1
 1061 01d4 08D0     		beq	.L119
 430:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   }
 1062              		.loc 1 430 0
 1063 01d6 A44A     		ldr	r2, .L172
 1064 01d8 D2F88830 		ldr	r3, [r2, #136]
 1065 01dc 23F00303 		bic	r3, r3, #3
 1066 01e0 A16B     		ldr	r1, [r4, #56]
 1067 01e2 0B43     		orrs	r3, r3, r1
 1068 01e4 C2F88830 		str	r3, [r2, #136]
 1069              	.L119:
 434:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
 1070              		.loc 1 434 0
 1071 01e8 2368     		ldr	r3, [r4]
 1072 01ea 13F0020F 		tst	r3, #2
 1073 01ee 08D0     		beq	.L120
 440:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   }
 1074              		.loc 1 440 0
 1075 01f0 9D4A     		ldr	r2, .L172
 1076 01f2 D2F88830 		ldr	r3, [r2, #136]
 1077 01f6 23F00C03 		bic	r3, r3, #12
 1078 01fa E16B     		ldr	r1, [r4, #60]
 1079 01fc 0B43     		orrs	r3, r3, r1
 1080 01fe C2F88830 		str	r3, [r2, #136]
 1081              	.L120:
 446:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
 1082              		.loc 1 446 0
 1083 0202 2368     		ldr	r3, [r4]
ARM GAS  /tmp/ccTapALo.s 			page 84


 1084 0204 13F0040F 		tst	r3, #4
 1085 0208 08D0     		beq	.L121
 452:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   }
 1086              		.loc 1 452 0
 1087 020a 974A     		ldr	r2, .L172
 1088 020c D2F88830 		ldr	r3, [r2, #136]
 1089 0210 23F03003 		bic	r3, r3, #48
 1090 0214 216C     		ldr	r1, [r4, #64]
 1091 0216 0B43     		orrs	r3, r3, r1
 1092 0218 C2F88830 		str	r3, [r2, #136]
 1093              	.L121:
 460:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
 1094              		.loc 1 460 0
 1095 021c 2368     		ldr	r3, [r4]
 1096 021e 13F0080F 		tst	r3, #8
 1097 0222 08D0     		beq	.L122
 466:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   }
 1098              		.loc 1 466 0
 1099 0224 904A     		ldr	r2, .L172
 1100 0226 D2F88830 		ldr	r3, [r2, #136]
 1101 022a 23F0C003 		bic	r3, r3, #192
 1102 022e 616C     		ldr	r1, [r4, #68]
 1103 0230 0B43     		orrs	r3, r3, r1
 1104 0232 C2F88830 		str	r3, [r2, #136]
 1105              	.L122:
 474:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
 1106              		.loc 1 474 0
 1107 0236 2368     		ldr	r3, [r4]
 1108 0238 13F0100F 		tst	r3, #16
 1109 023c 08D0     		beq	.L123
 480:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   }
 1110              		.loc 1 480 0
 1111 023e 8A4A     		ldr	r2, .L172
 1112 0240 D2F88830 		ldr	r3, [r2, #136]
 1113 0244 23F44073 		bic	r3, r3, #768
 1114 0248 A16C     		ldr	r1, [r4, #72]
 1115 024a 0B43     		orrs	r3, r3, r1
 1116 024c C2F88830 		str	r3, [r2, #136]
 1117              	.L123:
 486:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
 1118              		.loc 1 486 0
 1119 0250 2368     		ldr	r3, [r4]
 1120 0252 13F0200F 		tst	r3, #32
 1121 0256 08D0     		beq	.L124
 492:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   }
 1122              		.loc 1 492 0
 1123 0258 834A     		ldr	r2, .L172
 1124 025a D2F88830 		ldr	r3, [r2, #136]
 1125 025e 23F44063 		bic	r3, r3, #3072
 1126 0262 E16C     		ldr	r1, [r4, #76]
 1127 0264 0B43     		orrs	r3, r3, r1
 1128 0266 C2F88830 		str	r3, [r2, #136]
 1129              	.L124:
 496:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
 1130              		.loc 1 496 0
 1131 026a 2368     		ldr	r3, [r4]
 1132 026c 13F4007F 		tst	r3, #512
ARM GAS  /tmp/ccTapALo.s 			page 85


 1133 0270 08D0     		beq	.L125
 499:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   }
 1134              		.loc 1 499 0
 1135 0272 7D4A     		ldr	r2, .L172
 1136 0274 D2F88830 		ldr	r3, [r2, #136]
 1137 0278 23F44023 		bic	r3, r3, #786432
 1138 027c 216E     		ldr	r1, [r4, #96]
 1139 027e 0B43     		orrs	r3, r3, r1
 1140 0280 C2F88830 		str	r3, [r2, #136]
 1141              	.L125:
 503:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
 1142              		.loc 1 503 0
 1143 0284 2368     		ldr	r3, [r4]
 1144 0286 13F4806F 		tst	r3, #1024
 1145 028a 08D0     		beq	.L126
 506:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   }
 1146              		.loc 1 506 0
 1147 028c 764A     		ldr	r2, .L172
 1148 028e D2F88830 		ldr	r3, [r2, #136]
 1149 0292 23F44013 		bic	r3, r3, #3145728
 1150 0296 616E     		ldr	r1, [r4, #100]
 1151 0298 0B43     		orrs	r3, r3, r1
 1152 029a C2F88830 		str	r3, [r2, #136]
 1153              	.L126:
 510:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
 1154              		.loc 1 510 0
 1155 029e 2368     		ldr	r3, [r4]
 1156 02a0 13F0400F 		tst	r3, #64
 1157 02a4 08D0     		beq	.L127
 516:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   }
 1158              		.loc 1 516 0
 1159 02a6 704A     		ldr	r2, .L172
 1160 02a8 D2F88830 		ldr	r3, [r2, #136]
 1161 02ac 23F44053 		bic	r3, r3, #12288
 1162 02b0 216D     		ldr	r1, [r4, #80]
 1163 02b2 0B43     		orrs	r3, r3, r1
 1164 02b4 C2F88830 		str	r3, [r2, #136]
 1165              	.L127:
 522:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
 1166              		.loc 1 522 0
 1167 02b8 2368     		ldr	r3, [r4]
 1168 02ba 13F0800F 		tst	r3, #128
 1169 02be 08D0     		beq	.L128
 528:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   }
 1170              		.loc 1 528 0
 1171 02c0 694A     		ldr	r2, .L172
 1172 02c2 D2F88830 		ldr	r3, [r2, #136]
 1173 02c6 23F44043 		bic	r3, r3, #49152
 1174 02ca 616D     		ldr	r1, [r4, #84]
 1175 02cc 0B43     		orrs	r3, r3, r1
 1176 02ce C2F88830 		str	r3, [r2, #136]
 1177              	.L128:
 534:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
 1178              		.loc 1 534 0
 1179 02d2 2368     		ldr	r3, [r4]
 1180 02d4 13F4807F 		tst	r3, #256
 1181 02d8 08D0     		beq	.L129
ARM GAS  /tmp/ccTapALo.s 			page 86


 540:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   }
 1182              		.loc 1 540 0
 1183 02da 634A     		ldr	r2, .L172
 1184 02dc D2F88830 		ldr	r3, [r2, #136]
 1185 02e0 23F44033 		bic	r3, r3, #196608
 1186 02e4 A16D     		ldr	r1, [r4, #88]
 1187 02e6 0B43     		orrs	r3, r3, r1
 1188 02e8 C2F88830 		str	r3, [r2, #136]
 1189              	.L129:
 546:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
 1190              		.loc 1 546 0
 1191 02ec 2368     		ldr	r3, [r4]
 1192 02ee 13F4801F 		tst	r3, #1048576
 1193 02f2 08D0     		beq	.L130
 552:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   }
 1194              		.loc 1 552 0
 1195 02f4 5C4A     		ldr	r2, .L172
 1196 02f6 D2F89C30 		ldr	r3, [r2, #156]
 1197 02fa 23F00303 		bic	r3, r3, #3
 1198 02fe E16D     		ldr	r1, [r4, #92]
 1199 0300 0B43     		orrs	r3, r3, r1
 1200 0302 C2F89C30 		str	r3, [r2, #156]
 1201              	.L130:
 560:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
 1202              		.loc 1 560 0
 1203 0306 2368     		ldr	r3, [r4]
 1204 0308 13F4005F 		tst	r3, #8192
 1205 030c 0FD0     		beq	.L131
 563:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 1206              		.loc 1 563 0
 1207 030e 564A     		ldr	r2, .L172
 1208 0310 D2F88830 		ldr	r3, [r2, #136]
 1209 0314 23F04063 		bic	r3, r3, #201326592
 1210 0318 216F     		ldr	r1, [r4, #112]
 1211 031a 0B43     		orrs	r3, r3, r1
 1212 031c C2F88830 		str	r3, [r2, #136]
 565:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
 1213              		.loc 1 565 0
 1214 0320 236F     		ldr	r3, [r4, #112]
 1215 0322 B3F1006F 		cmp	r3, #134217728
 1216 0326 66D0     		beq	.L162
 573:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
 1217              		.loc 1 573 0
 1218 0328 B3F1806F 		cmp	r3, #67108864
 1219 032c 68D0     		beq	.L163
 1220              	.LVL118:
 1221              	.L131:
 593:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
 1222              		.loc 1 593 0
 1223 032e 2368     		ldr	r3, [r4]
 1224 0330 13F4002F 		tst	r3, #524288
 1225 0334 0FD0     		beq	.L133
 596:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 1226              		.loc 1 596 0
 1227 0336 4C4A     		ldr	r2, .L172
 1228 0338 D2F88830 		ldr	r3, [r2, #136]
 1229 033c 23F04063 		bic	r3, r3, #201326592
ARM GAS  /tmp/ccTapALo.s 			page 87


 1230 0340 616F     		ldr	r1, [r4, #116]
 1231 0342 0B43     		orrs	r3, r3, r1
 1232 0344 C2F88830 		str	r3, [r2, #136]
 598:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
 1233              		.loc 1 598 0
 1234 0348 636F     		ldr	r3, [r4, #116]
 1235 034a B3F1006F 		cmp	r3, #134217728
 1236 034e 5FD0     		beq	.L164
 610:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
 1237              		.loc 1 610 0
 1238 0350 B3F1806F 		cmp	r3, #67108864
 1239 0354 61D0     		beq	.L165
 1240              	.LVL119:
 1241              	.L133:
 630:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
 1242              		.loc 1 630 0
 1243 0356 2368     		ldr	r3, [r4]
 1244 0358 13F4802F 		tst	r3, #262144
 1245 035c 0FD0     		beq	.L135
 633:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 1246              		.loc 1 633 0
 1247 035e 424A     		ldr	r2, .L172
 1248 0360 D2F88830 		ldr	r3, [r2, #136]
 1249 0364 23F04063 		bic	r3, r3, #201326592
 1250 0368 A16F     		ldr	r1, [r4, #120]
 1251 036a 0B43     		orrs	r3, r3, r1
 1252 036c C2F88830 		str	r3, [r2, #136]
 635:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
 1253              		.loc 1 635 0
 1254 0370 A36F     		ldr	r3, [r4, #120]
 1255 0372 B3F1006F 		cmp	r3, #134217728
 1256 0376 58D0     		beq	.L166
 641:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
 1257              		.loc 1 641 0
 1258 0378 B3F1806F 		cmp	r3, #67108864
 1259 037c 5AD0     		beq	.L167
 1260              	.LVL120:
 1261              	.L135:
 661:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
 1262              		.loc 1 661 0
 1263 037e 2368     		ldr	r3, [r4]
 1264 0380 13F4804F 		tst	r3, #16384
 1265 0384 0FD0     		beq	.L137
 667:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 1266              		.loc 1 667 0
 1267 0386 384A     		ldr	r2, .L172
 1268 0388 D2F88830 		ldr	r3, [r2, #136]
 1269 038c 23F04053 		bic	r3, r3, #805306368
 1270 0390 E16F     		ldr	r1, [r4, #124]
 1271 0392 0B43     		orrs	r3, r3, r1
 1272 0394 C2F88830 		str	r3, [r2, #136]
 670:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
 1273              		.loc 1 670 0
 1274 0398 E36F     		ldr	r3, [r4, #124]
 1275 039a B3F1805F 		cmp	r3, #268435456
 1276 039e 51D0     		beq	.L168
 685:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
ARM GAS  /tmp/ccTapALo.s 			page 88


 1277              		.loc 1 685 0
 1278 03a0 B3F1005F 		cmp	r3, #536870912
 1279 03a4 56D0     		beq	.L169
 1280              	.LVL121:
 1281              	.L137:
 705:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
 1282              		.loc 1 705 0
 1283 03a6 2368     		ldr	r3, [r4]
 1284 03a8 13F4004F 		tst	r3, #32768
 1285 03ac 09D0     		beq	.L139
 711:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   }
 1286              		.loc 1 711 0
 1287 03ae 2E4A     		ldr	r2, .L172
 1288 03b0 D2F88830 		ldr	r3, [r2, #136]
 1289 03b4 23F08043 		bic	r3, r3, #1073741824
 1290 03b8 D4F88010 		ldr	r1, [r4, #128]
 1291 03bc 0B43     		orrs	r3, r3, r1
 1292 03be C2F88830 		str	r3, [r2, #136]
 1293              	.L139:
 719:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
 1294              		.loc 1 719 0
 1295 03c2 2368     		ldr	r3, [r4]
 1296 03c4 13F4803F 		tst	r3, #65536
 1297 03c8 09D0     		beq	.L140
 725:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   }
 1298              		.loc 1 725 0
 1299 03ca 274A     		ldr	r2, .L172
 1300 03cc D2F88830 		ldr	r3, [r2, #136]
 1301 03d0 23F00043 		bic	r3, r3, #-2147483648
 1302 03d4 D4F88410 		ldr	r1, [r4, #132]
 1303 03d8 0B43     		orrs	r3, r3, r1
 1304 03da C2F88830 		str	r3, [r2, #136]
 1305              	.L140:
 832:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 1306              		.loc 1 832 0
 1307 03de 3846     		mov	r0, r7
 1308 03e0 02B0     		add	sp, sp, #8
 1309              	.LCFI4:
 1310              		.cfi_remember_state
 1311              		.cfi_def_cfa_offset 24
 1312              		@ sp needed
 1313 03e2 BDE8F081 		pop	{r4, r5, r6, r7, r8, pc}
 1314              	.LVL122:
 1315              	.L151:
 1316              	.LCFI5:
 1317              		.cfi_restore_state
 1318              	.LBB5:
 407:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
 1319              		.loc 1 407 0
 1320 03e6 3746     		mov	r7, r6
 1321              	.LVL123:
 1322 03e8 EDE6     		b	.L114
 1323              	.LVL124:
 1324              	.L161:
 419:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     }
 1325              		.loc 1 419 0
 1326 03ea 1F4A     		ldr	r2, .L172
ARM GAS  /tmp/ccTapALo.s 			page 89


 1327 03ec 936D     		ldr	r3, [r2, #88]
 1328 03ee 23F08053 		bic	r3, r3, #268435456
 1329 03f2 9365     		str	r3, [r2, #88]
 1330 03f4 EBE6     		b	.L109
 1331              	.LVL125:
 1332              	.L162:
 1333              	.LBE5:
 568:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     }
 1334              		.loc 1 568 0
 1335 03f6 D368     		ldr	r3, [r2, #12]
 1336 03f8 43F48013 		orr	r3, r3, #1048576
 1337 03fc D360     		str	r3, [r2, #12]
 1338 03fe 96E7     		b	.L131
 1339              	.L163:
 576:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 1340              		.loc 1 576 0
 1341 0400 0121     		movs	r1, #1
 1342 0402 201D     		adds	r0, r4, #4
 1343 0404 FFF7FEFF 		bl	RCCEx_PLLSAI1_Config
 1344              	.LVL126:
 578:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         {
 1345              		.loc 1 578 0
 1346 0408 0028     		cmp	r0, #0
 1347 040a 90D0     		beq	.L131
 581:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         }
 1348              		.loc 1 581 0
 1349 040c 0746     		mov	r7, r0
 1350              	.LVL127:
 1351 040e 8EE7     		b	.L131
 1352              	.LVL128:
 1353              	.L164:
 601:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     }
 1354              		.loc 1 601 0
 1355 0410 D368     		ldr	r3, [r2, #12]
 1356 0412 43F48013 		orr	r3, r3, #1048576
 1357 0416 D360     		str	r3, [r2, #12]
 1358 0418 9DE7     		b	.L133
 1359              	.L165:
 613:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 1360              		.loc 1 613 0
 1361 041a 0121     		movs	r1, #1
 1362 041c 201D     		adds	r0, r4, #4
 1363 041e FFF7FEFF 		bl	RCCEx_PLLSAI1_Config
 1364              	.LVL129:
 615:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
 1365              		.loc 1 615 0
 1366 0422 0028     		cmp	r0, #0
 1367 0424 97D0     		beq	.L133
 618:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
 1368              		.loc 1 618 0
 1369 0426 0746     		mov	r7, r0
 1370              	.LVL130:
 1371 0428 95E7     		b	.L133
 1372              	.LVL131:
 1373              	.L166:
 638:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     }
 1374              		.loc 1 638 0
ARM GAS  /tmp/ccTapALo.s 			page 90


 1375 042a D368     		ldr	r3, [r2, #12]
 1376 042c 43F48013 		orr	r3, r3, #1048576
 1377 0430 D360     		str	r3, [r2, #12]
 1378 0432 A4E7     		b	.L135
 1379              	.L167:
 644:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 1380              		.loc 1 644 0
 1381 0434 0121     		movs	r1, #1
 1382 0436 201D     		adds	r0, r4, #4
 1383 0438 FFF7FEFF 		bl	RCCEx_PLLSAI1_Config
 1384              	.LVL132:
 646:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
 1385              		.loc 1 646 0
 1386 043c 0028     		cmp	r0, #0
 1387 043e 9ED0     		beq	.L135
 649:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
 1388              		.loc 1 649 0
 1389 0440 0746     		mov	r7, r0
 1390              	.LVL133:
 1391 0442 9CE7     		b	.L135
 1392              	.LVL134:
 1393              	.L168:
 673:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 1394              		.loc 1 673 0
 1395 0444 0221     		movs	r1, #2
 1396 0446 201D     		adds	r0, r4, #4
 1397 0448 FFF7FEFF 		bl	RCCEx_PLLSAI1_Config
 1398              	.LVL135:
 675:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
 1399              		.loc 1 675 0
 1400 044c 0028     		cmp	r0, #0
 1401 044e AAD0     		beq	.L137
 678:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
 1402              		.loc 1 678 0
 1403 0450 0746     		mov	r7, r0
 1404              	.LVL136:
 1405 0452 A8E7     		b	.L137
 1406              	.LVL137:
 1407              	.L169:
 688:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 1408              		.loc 1 688 0
 1409 0454 0221     		movs	r1, #2
 1410 0456 04F12000 		add	r0, r4, #32
 1411 045a FFF7FEFF 		bl	RCCEx_PLLSAI2_Config
 1412              	.LVL138:
 690:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
 1413              		.loc 1 690 0
 1414 045e 0028     		cmp	r0, #0
 1415 0460 A1D0     		beq	.L137
 693:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
 1416              		.loc 1 693 0
 1417 0462 0746     		mov	r7, r0
 1418              	.LVL139:
 1419 0464 9FE7     		b	.L137
 1420              	.L173:
 1421 0466 00BF     		.align	2
 1422              	.L172:
ARM GAS  /tmp/ccTapALo.s 			page 91


 1423 0468 00100240 		.word	1073876992
 1424              		.cfi_endproc
 1425              	.LFE123:
 1427              		.section	.text.HAL_RCCEx_GetPeriphCLKConfig,"ax",%progbits
 1428              		.align	1
 1429              		.global	HAL_RCCEx_GetPeriphCLKConfig
 1430              		.syntax unified
 1431              		.thumb
 1432              		.thumb_func
 1433              		.fpu fpv4-sp-d16
 1435              	HAL_RCCEx_GetPeriphCLKConfig:
 1436              	.LFB124:
 843:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Set all possible values for the extended clock type parameter------------*/
 1437              		.loc 1 843 0
 1438              		.cfi_startproc
 1439              		@ args = 0, pretend = 0, frame = 0
 1440              		@ frame_needed = 0, uses_anonymous_args = 0
 1441              		@ link register save eliminated.
 1442              	.LVL140:
 1443 0000 10B4     		push	{r4}
 1444              	.LCFI6:
 1445              		.cfi_def_cfa_offset 4
 1446              		.cfi_offset 4, -4
 912:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****                                         RCC_PERIPHCLK_LPUART1 | RCC_PERIPHCLK_I2C1   | RCC_PERIPHCL
 1447              		.loc 1 912 0
 1448 0002 524B     		ldr	r3, .L176
 1449 0004 0360     		str	r3, [r0]
 948:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
 1450              		.loc 1 948 0
 1451 0006 524B     		ldr	r3, .L176+4
 1452 0008 DC68     		ldr	r4, [r3, #12]
 1453 000a 04F00304 		and	r4, r4, #3
 1454 000e 4460     		str	r4, [r0, #4]
 952:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
 1455              		.loc 1 952 0
 1456 0010 D968     		ldr	r1, [r3, #12]
 1457 0012 C1F30211 		ubfx	r1, r1, #4, #3
 1458 0016 0131     		adds	r1, r1, #1
 1459 0018 8160     		str	r1, [r0, #8]
 954:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   PeriphClkInit->PLLSAI1.PLLSAI1P = ((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1P) >> RCC_P
 1460              		.loc 1 954 0
 1461 001a 1A69     		ldr	r2, [r3, #16]
 1462 001c C2F30622 		ubfx	r2, r2, #8, #7
 1463 0020 C260     		str	r2, [r0, #12]
 955:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   PeriphClkInit->PLLSAI1.PLLSAI1Q = ((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1Q) >> RCC_P
 1464              		.loc 1 955 0
 1465 0022 1A69     		ldr	r2, [r3, #16]
 1466 0024 520C     		lsrs	r2, r2, #17
 1467 0026 1201     		lsls	r2, r2, #4
 1468 0028 02F01002 		and	r2, r2, #16
 1469 002c 0732     		adds	r2, r2, #7
 1470 002e 0261     		str	r2, [r0, #16]
 956:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   PeriphClkInit->PLLSAI1.PLLSAI1R = ((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1R) >> RCC_P
 1471              		.loc 1 956 0
 1472 0030 1A69     		ldr	r2, [r3, #16]
 1473 0032 C2F34152 		ubfx	r2, r2, #21, #2
 1474 0036 0132     		adds	r2, r2, #1
ARM GAS  /tmp/ccTapALo.s 			page 92


 1475 0038 5200     		lsls	r2, r2, #1
 1476 003a 4261     		str	r2, [r0, #20]
 957:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 1477              		.loc 1 957 0
 1478 003c 1A69     		ldr	r2, [r3, #16]
 1479 003e C2F34162 		ubfx	r2, r2, #25, #2
 1480 0042 0132     		adds	r2, r2, #1
 1481 0044 5200     		lsls	r2, r2, #1
 1482 0046 8261     		str	r2, [r0, #24]
 965:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
 1483              		.loc 1 965 0
 1484 0048 0462     		str	r4, [r0, #32]
 969:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
 1485              		.loc 1 969 0
 1486 004a 4162     		str	r1, [r0, #36]
 971:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   PeriphClkInit->PLLSAI2.PLLSAI2P = ((READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2P) >> RCC_P
 1487              		.loc 1 971 0
 1488 004c 5A69     		ldr	r2, [r3, #20]
 1489 004e C2F30622 		ubfx	r2, r2, #8, #7
 1490 0052 8262     		str	r2, [r0, #40]
 972:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(RCC_PLLSAI2Q_DIV_SUPPORT)
 1491              		.loc 1 972 0
 1492 0054 5A69     		ldr	r2, [r3, #20]
 1493 0056 520C     		lsrs	r2, r2, #17
 1494 0058 1201     		lsls	r2, r2, #4
 1495 005a 02F01002 		and	r2, r2, #16
 1496 005e 0732     		adds	r2, r2, #7
 1497 0060 C262     		str	r2, [r0, #44]
 976:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 1498              		.loc 1 976 0
 1499 0062 5A69     		ldr	r2, [r3, #20]
 1500 0064 C2F34162 		ubfx	r2, r2, #25, #2
 1501 0068 0132     		adds	r2, r2, #1
 1502 006a 5200     		lsls	r2, r2, #1
 1503 006c 0263     		str	r2, [r0, #48]
 981:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Get the USART2 clock source ---------------------------------------------*/
 1504              		.loc 1 981 0
 1505 006e D3F88820 		ldr	r2, [r3, #136]
 1506 0072 02F00302 		and	r2, r2, #3
 1507 0076 8263     		str	r2, [r0, #56]
 983:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 1508              		.loc 1 983 0
 1509 0078 D3F88820 		ldr	r2, [r3, #136]
 1510 007c 02F00C02 		and	r2, r2, #12
 1511 0080 C263     		str	r2, [r0, #60]
 987:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* USART3 */
 1512              		.loc 1 987 0
 1513 0082 D3F88820 		ldr	r2, [r3, #136]
 1514 0086 02F03002 		and	r2, r2, #48
 1515 008a 0264     		str	r2, [r0, #64]
 992:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* UART4 */
 1516              		.loc 1 992 0
 1517 008c D3F88820 		ldr	r2, [r3, #136]
 1518 0090 02F0C002 		and	r2, r2, #192
 1519 0094 4264     		str	r2, [r0, #68]
 997:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* UART5 */
 1520              		.loc 1 997 0
ARM GAS  /tmp/ccTapALo.s 			page 93


 1521 0096 D3F88820 		ldr	r2, [r3, #136]
 1522 009a 02F44072 		and	r2, r2, #768
 1523 009e 8264     		str	r2, [r0, #72]
1001:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 1524              		.loc 1 1001 0
 1525 00a0 D3F88820 		ldr	r2, [r3, #136]
 1526 00a4 02F44062 		and	r2, r2, #3072
 1527 00a8 C264     		str	r2, [r0, #76]
1004:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 1528              		.loc 1 1004 0
 1529 00aa D3F88820 		ldr	r2, [r3, #136]
 1530 00ae 02F44052 		and	r2, r2, #12288
 1531 00b2 0265     		str	r2, [r0, #80]
1008:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* I2C2 */
 1532              		.loc 1 1008 0
 1533 00b4 D3F88820 		ldr	r2, [r3, #136]
 1534 00b8 02F44042 		and	r2, r2, #49152
 1535 00bc 4265     		str	r2, [r0, #84]
1012:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 1536              		.loc 1 1012 0
 1537 00be D3F88820 		ldr	r2, [r3, #136]
 1538 00c2 02F44032 		and	r2, r2, #196608
 1539 00c6 8265     		str	r2, [r0, #88]
1016:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* I2C4 */
 1540              		.loc 1 1016 0
 1541 00c8 D3F89C20 		ldr	r2, [r3, #156]
 1542 00cc 02F00302 		and	r2, r2, #3
 1543 00d0 C265     		str	r2, [r0, #92]
1020:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 1544              		.loc 1 1020 0
 1545 00d2 D3F88820 		ldr	r2, [r3, #136]
 1546 00d6 02F44022 		and	r2, r2, #786432
 1547 00da 0266     		str	r2, [r0, #96]
1023:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 1548              		.loc 1 1023 0
 1549 00dc D3F88820 		ldr	r2, [r3, #136]
 1550 00e0 02F44012 		and	r2, r2, #3145728
 1551 00e4 4266     		str	r2, [r0, #100]
1027:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* SAI1 */
 1552              		.loc 1 1027 0
 1553 00e6 D3F88820 		ldr	r2, [r3, #136]
 1554 00ea 02F44002 		and	r2, r2, #12582912
 1555 00ee 8266     		str	r2, [r0, #104]
1032:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* SAI2 */
 1556              		.loc 1 1032 0
 1557 00f0 D3F88820 		ldr	r2, [r3, #136]
 1558 00f4 02F04072 		and	r2, r2, #50331648
 1559 00f8 C266     		str	r2, [r0, #108]
1036:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 1560              		.loc 1 1036 0
 1561 00fa D3F89020 		ldr	r2, [r3, #144]
 1562 00fe 02F44072 		and	r2, r2, #768
 1563 0102 C0F88820 		str	r2, [r0, #136]
1040:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* USB_OTG_FS || USB */
 1564              		.loc 1 1040 0
 1565 0106 D3F88820 		ldr	r2, [r3, #136]
 1566 010a 02F04062 		and	r2, r2, #201326592
ARM GAS  /tmp/ccTapALo.s 			page 94


 1567 010e 0267     		str	r2, [r0, #112]
1045:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* SDMMC1 */
 1568              		.loc 1 1045 0
 1569 0110 D3F88820 		ldr	r2, [r3, #136]
 1570 0114 02F04062 		and	r2, r2, #201326592
 1571 0118 4267     		str	r2, [r0, #116]
1049:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 1572              		.loc 1 1049 0
 1573 011a D3F88820 		ldr	r2, [r3, #136]
 1574 011e 02F04062 		and	r2, r2, #201326592
 1575 0122 8267     		str	r2, [r0, #120]
1053:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* !STM32L412xx && !STM32L422xx */
 1576              		.loc 1 1053 0
 1577 0124 D3F88820 		ldr	r2, [r3, #136]
 1578 0128 02F04052 		and	r2, r2, #805306368
 1579 012c C267     		str	r2, [r0, #124]
1058:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* SWPMI1 */
 1580              		.loc 1 1058 0
 1581 012e D3F88820 		ldr	r2, [r3, #136]
 1582 0132 02F08042 		and	r2, r2, #1073741824
 1583 0136 C0F88020 		str	r2, [r0, #128]
1063:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 1584              		.loc 1 1063 0
 1585 013a D3F88830 		ldr	r3, [r3, #136]
 1586 013e 03F00043 		and	r3, r3, #-2147483648
 1587 0142 C0F88430 		str	r3, [r0, #132]
1085:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 1588              		.loc 1 1085 0
 1589 0146 5DF8044B 		ldr	r4, [sp], #4
 1590              	.LCFI7:
 1591              		.cfi_restore 4
 1592              		.cfi_def_cfa_offset 0
 1593 014a 7047     		bx	lr
 1594              	.L177:
 1595              		.align	2
 1596              	.L176:
 1597 014c FFFF1F00 		.word	2097151
 1598 0150 00100240 		.word	1073876992
 1599              		.cfi_endproc
 1600              	.LFE124:
 1602              		.section	.text.HAL_RCCEx_GetPeriphCLKFreq,"ax",%progbits
 1603              		.align	1
 1604              		.global	HAL_RCCEx_GetPeriphCLKFreq
 1605              		.syntax unified
 1606              		.thumb
 1607              		.thumb_func
 1608              		.fpu fpv4-sp-d16
 1610              	HAL_RCCEx_GetPeriphCLKFreq:
 1611              	.LFB125:
1169:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   uint32_t frequency = 0U;
 1612              		.loc 1 1169 0
 1613              		.cfi_startproc
 1614              		@ args = 0, pretend = 0, frame = 0
 1615              		@ frame_needed = 0, uses_anonymous_args = 0
 1616              	.LVL141:
 1617 0000 08B5     		push	{r3, lr}
 1618              	.LCFI8:
ARM GAS  /tmp/ccTapALo.s 			page 95


 1619              		.cfi_def_cfa_offset 8
 1620              		.cfi_offset 3, -8
 1621              		.cfi_offset 14, -4
 1622              	.LVL142:
1179:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
 1623              		.loc 1 1179 0
 1624 0002 B0F5003F 		cmp	r0, #131072
 1625 0006 38D0     		beq	.L344
1215:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 1626              		.loc 1 1215 0
 1627 0008 BB4B     		ldr	r3, .L363
 1628 000a DB68     		ldr	r3, [r3, #12]
 1629 000c 03F00303 		and	r3, r3, #3
 1630              	.LVL143:
1218:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
 1631              		.loc 1 1218 0
 1632 0010 022B     		cmp	r3, #2
 1633 0012 74D0     		beq	.L185
 1634 0014 032B     		cmp	r3, #3
 1635 0016 79D0     		beq	.L186
 1636 0018 012B     		cmp	r3, #1
 1637 001a 58D0     		beq	.L345
1253:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       break;
 1638              		.loc 1 1253 0
 1639 001c 0021     		movs	r1, #0
 1640              	.LVL144:
 1641              	.L184:
1257:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
 1642              		.loc 1 1257 0
 1643 001e B0F5007F 		cmp	r0, #512
 1644 0022 00F00B83 		beq	.L190
 1645 0026 00F2CB80 		bhi	.L191
 1646 002a 1028     		cmp	r0, #16
 1647 002c 00F02B82 		beq	.L192
 1648 0030 00F28A80 		bhi	.L193
 1649 0034 0228     		cmp	r0, #2
 1650 0036 00F0C081 		beq	.L194
 1651 003a 74D9     		bls	.L346
 1652 003c 0428     		cmp	r0, #4
 1653 003e 00F0EA81 		beq	.L197
 1654 0042 0828     		cmp	r0, #8
 1655 0044 40F05783 		bne	.L288
1541:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 1656              		.loc 1 1541 0
 1657 0048 AB4B     		ldr	r3, .L363
 1658 004a D3F88830 		ldr	r3, [r3, #136]
 1659 004e 03F0C003 		and	r3, r3, #192
 1660              	.LVL145:
1543:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         {
 1661              		.loc 1 1543 0
 1662 0052 402B     		cmp	r3, #64
 1663 0054 00F00C82 		beq	.L237
 1664 0058 40F20482 		bls	.L347
 1665 005c 802B     		cmp	r3, #128
 1666 005e 00F00A82 		beq	.L240
 1667 0062 C02B     		cmp	r3, #192
 1668 0064 40F06A83 		bne	.L305
ARM GAS  /tmp/ccTapALo.s 			page 96


1558:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
 1669              		.loc 1 1558 0
 1670 0068 A34B     		ldr	r3, .L363
 1671              	.LVL146:
 1672 006a D3F89030 		ldr	r3, [r3, #144]
 1673 006e 13F0020F 		tst	r3, #2
 1674 0072 40F06783 		bne	.L307
1170:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   uint32_t srcclk, pll_oscsource, pllvco, plln;    /* no init needed */
 1675              		.loc 1 1170 0
 1676 0076 0020     		movs	r0, #0
 1677              	.LVL147:
 1678 0078 0EE0     		b	.L178
 1679              	.LVL148:
 1680              	.L344:
1182:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 1681              		.loc 1 1182 0
 1682 007a 9F4B     		ldr	r3, .L363
 1683 007c D3F89030 		ldr	r3, [r3, #144]
 1684 0080 03F44073 		and	r3, r3, #768
 1685              	.LVL149:
1184:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
 1686              		.loc 1 1184 0
 1687 0084 B3F5007F 		cmp	r3, #512
 1688 0088 10D0     		beq	.L181
 1689 008a B3F5407F 		cmp	r3, #768
 1690 008e 16D0     		beq	.L182
 1691 0090 B3F5807F 		cmp	r3, #256
 1692 0094 01D0     		beq	.L348
1170:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   uint32_t srcclk, pll_oscsource, pllvco, plln;    /* no init needed */
 1693              		.loc 1 1170 0
 1694 0096 0020     		movs	r0, #0
 1695              	.LVL150:
 1696              	.L178:
2016:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 1697              		.loc 1 2016 0
 1698 0098 08BD     		pop	{r3, pc}
 1699              	.LVL151:
 1700              	.L348:
1188:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
 1701              		.loc 1 1188 0
 1702 009a 974B     		ldr	r3, .L363
 1703              	.LVL152:
 1704 009c D3F89030 		ldr	r3, [r3, #144]
 1705 00a0 13F0020F 		tst	r3, #2
 1706 00a4 40F01F83 		bne	.L281
1170:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   uint32_t srcclk, pll_oscsource, pllvco, plln;    /* no init needed */
 1707              		.loc 1 1170 0
 1708 00a8 0020     		movs	r0, #0
 1709              	.LVL153:
 1710 00aa F5E7     		b	.L178
 1711              	.LVL154:
 1712              	.L181:
1195:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
 1713              		.loc 1 1195 0
 1714 00ac 924B     		ldr	r3, .L363
 1715              	.LVL155:
 1716 00ae D3F89430 		ldr	r3, [r3, #148]
ARM GAS  /tmp/ccTapALo.s 			page 97


 1717 00b2 13F0020F 		tst	r3, #2
 1718 00b6 40F01983 		bne	.L282
1170:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   uint32_t srcclk, pll_oscsource, pllvco, plln;    /* no init needed */
 1719              		.loc 1 1170 0
 1720 00ba 0020     		movs	r0, #0
 1721              	.LVL156:
 1722 00bc ECE7     		b	.L178
 1723              	.LVL157:
 1724              	.L182:
1202:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
 1725              		.loc 1 1202 0
 1726 00be 8E4B     		ldr	r3, .L363
 1727              	.LVL158:
 1728 00c0 1B68     		ldr	r3, [r3]
 1729 00c2 13F4003F 		tst	r3, #131072
 1730 00c6 40F01483 		bne	.L283
1170:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   uint32_t srcclk, pll_oscsource, pllvco, plln;    /* no init needed */
 1731              		.loc 1 1170 0
 1732 00ca 0020     		movs	r0, #0
 1733              	.LVL159:
 1734 00cc E4E7     		b	.L178
 1735              	.LVL160:
 1736              	.L345:
1221:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
 1737              		.loc 1 1221 0
 1738 00ce 8A4B     		ldr	r3, .L363
 1739              	.LVL161:
 1740 00d0 1B68     		ldr	r3, [r3]
 1741 00d2 13F0020F 		tst	r3, #2
 1742 00d6 20D0     		beq	.L285
1224:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
 1743              		.loc 1 1224 0
 1744 00d8 874B     		ldr	r3, .L363
 1745 00da 1B68     		ldr	r3, [r3]
 1746 00dc 13F0080F 		tst	r3, #8
 1747 00e0 07D0     		beq	.L188
1224:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
 1748              		.loc 1 1224 0 is_stmt 0 discriminator 1
 1749 00e2 854B     		ldr	r3, .L363
 1750 00e4 1B68     		ldr	r3, [r3]
 1751 00e6 C3F30313 		ubfx	r3, r3, #4, #4
 1752              	.L189:
1224:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
 1753              		.loc 1 1224 0 discriminator 4
 1754 00ea 844A     		ldr	r2, .L363+4
 1755 00ec 52F82310 		ldr	r1, [r2, r3, lsl #2]
 1756              	.LVL162:
 1757 00f0 95E7     		b	.L184
 1758              	.LVL163:
 1759              	.L188:
1224:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
 1760              		.loc 1 1224 0 discriminator 2
 1761 00f2 814B     		ldr	r3, .L363
 1762 00f4 D3F89430 		ldr	r3, [r3, #148]
 1763 00f8 C3F30323 		ubfx	r3, r3, #8, #4
 1764 00fc F5E7     		b	.L189
 1765              	.LVL164:
ARM GAS  /tmp/ccTapALo.s 			page 98


 1766              	.L185:
1232:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
 1767              		.loc 1 1232 0 is_stmt 1
 1768 00fe 7E4B     		ldr	r3, .L363
 1769              	.LVL165:
 1770 0100 1B68     		ldr	r3, [r3]
 1771 0102 13F4806F 		tst	r3, #1024
 1772 0106 0AD0     		beq	.L286
1234:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
 1773              		.loc 1 1234 0
 1774 0108 7D49     		ldr	r1, .L363+8
 1775 010a 88E7     		b	.L184
 1776              	.LVL166:
 1777              	.L186:
1242:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
 1778              		.loc 1 1242 0
 1779 010c 7A4B     		ldr	r3, .L363
 1780              	.LVL167:
 1781 010e 1B68     		ldr	r3, [r3]
 1782 0110 13F4003F 		tst	r3, #131072
 1783 0114 05D0     		beq	.L287
1244:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
 1784              		.loc 1 1244 0
 1785 0116 7B49     		ldr	r1, .L363+12
 1786 0118 81E7     		b	.L184
 1787              	.L285:
1228:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
 1788              		.loc 1 1228 0
 1789 011a 0021     		movs	r1, #0
 1790 011c 7FE7     		b	.L184
 1791              	.L286:
1238:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
 1792              		.loc 1 1238 0
 1793 011e 0021     		movs	r1, #0
 1794 0120 7DE7     		b	.L184
 1795              	.L287:
1248:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
 1796              		.loc 1 1248 0
 1797 0122 0021     		movs	r1, #0
 1798 0124 7BE7     		b	.L184
 1799              	.LVL168:
 1800              	.L346:
1257:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
 1801              		.loc 1 1257 0
 1802 0126 0128     		cmp	r0, #1
 1803 0128 40F0E582 		bne	.L288
1436:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 1804              		.loc 1 1436 0
 1805 012c 724B     		ldr	r3, .L363
 1806 012e D3F88830 		ldr	r3, [r3, #136]
 1807 0132 03F00303 		and	r3, r3, #3
 1808              	.LVL169:
1438:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         {
 1809              		.loc 1 1438 0
 1810 0136 032B     		cmp	r3, #3
 1811 0138 00F2EB82 		bhi	.L296
 1812 013c DFE813F0 		tbh	[pc, r3, lsl #1]
ARM GAS  /tmp/ccTapALo.s 			page 99


 1813              	.L223:
 1814 0140 2601     		.2byte	(.L222-.L223)/2
 1815 0142 2901     		.2byte	(.L224-.L223)/2
 1816 0144 2C01     		.2byte	(.L225-.L223)/2
 1817 0146 3401     		.2byte	(.L226-.L223)/2
 1818              	.LVL170:
 1819              		.p2align 1
 1820              	.L193:
1257:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
 1821              		.loc 1 1257 0
 1822 0148 4028     		cmp	r0, #64
 1823 014a 00F02182 		beq	.L199
 1824 014e 18D9     		bls	.L349
 1825 0150 8028     		cmp	r0, #128
 1826 0152 00F03982 		beq	.L202
 1827 0156 B0F5807F 		cmp	r0, #256
 1828 015a 40F0CC82 		bne	.L288
1813:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 1829              		.loc 1 1813 0
 1830 015e 664B     		ldr	r3, .L363
 1831 0160 D3F88830 		ldr	r3, [r3, #136]
 1832 0164 03F44033 		and	r3, r3, #196608
 1833              	.LVL171:
1815:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         {
 1834              		.loc 1 1815 0
 1835 0168 B3F5803F 		cmp	r3, #65536
 1836 016c 00F04D82 		beq	.L262
 1837 0170 B3F5003F 		cmp	r3, #131072
 1838 0174 00F04C82 		beq	.L263
 1839 0178 002B     		cmp	r3, #0
 1840 017a 00F04382 		beq	.L350
1170:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   uint32_t srcclk, pll_oscsource, pllvco, plln;    /* no init needed */
 1841              		.loc 1 1170 0
 1842 017e 0020     		movs	r0, #0
 1843              	.LVL172:
 1844 0180 8AE7     		b	.L178
 1845              	.LVL173:
 1846              	.L349:
1257:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
 1847              		.loc 1 1257 0
 1848 0182 2028     		cmp	r0, #32
 1849 0184 40F0B782 		bne	.L288
1613:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 1850              		.loc 1 1613 0
 1851 0188 5B4B     		ldr	r3, .L363
 1852 018a D3F88830 		ldr	r3, [r3, #136]
 1853 018e 03F44063 		and	r3, r3, #3072
 1854              	.LVL174:
1615:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         {
 1855              		.loc 1 1615 0
 1856 0192 B3F5806F 		cmp	r3, #1024
 1857 0196 00F0A681 		beq	.L247
 1858 019a 40F29E81 		bls	.L351
 1859 019e B3F5006F 		cmp	r3, #2048
 1860 01a2 00F0A381 		beq	.L250
 1861 01a6 B3F5406F 		cmp	r3, #3072
 1862 01aa 40F0D582 		bne	.L311
ARM GAS  /tmp/ccTapALo.s 			page 100


1630:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
 1863              		.loc 1 1630 0
 1864 01ae 524B     		ldr	r3, .L363
 1865              	.LVL175:
 1866 01b0 D3F89030 		ldr	r3, [r3, #144]
 1867 01b4 13F0020F 		tst	r3, #2
 1868 01b8 40F0D282 		bne	.L313
1170:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   uint32_t srcclk, pll_oscsource, pllvco, plln;    /* no init needed */
 1869              		.loc 1 1170 0
 1870 01bc 0020     		movs	r0, #0
 1871              	.LVL176:
 1872 01be 6BE7     		b	.L178
 1873              	.LVL177:
 1874              	.L191:
1257:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
 1875              		.loc 1 1257 0
 1876 01c0 B0F5804F 		cmp	r0, #16384
 1877 01c4 00F09A81 		beq	.L204
 1878 01c8 14D9     		bls	.L352
 1879 01ca B0F5802F 		cmp	r0, #262144
 1880 01ce 41D0     		beq	.L210
 1881 01d0 63D8     		bhi	.L211
 1882 01d2 B0F5004F 		cmp	r0, #32768
 1883 01d6 00F07382 		beq	.L212
 1884 01da B0F5803F 		cmp	r0, #65536
 1885 01de 40F08A82 		bne	.L288
1701:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 1886              		.loc 1 1701 0
 1887 01e2 454B     		ldr	r3, .L363
 1888 01e4 D3F88830 		ldr	r3, [r3, #136]
 1889              	.LVL178:
1703:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         {
 1890              		.loc 1 1703 0
 1891 01e8 002B     		cmp	r3, #0
 1892 01ea C0F2CE81 		blt	.L255
1705:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         }
 1893              		.loc 1 1705 0
 1894 01ee FFF7FEFF 		bl	HAL_RCC_GetPCLK2Freq
 1895              	.LVL179:
 1896 01f2 51E7     		b	.L178
 1897              	.LVL180:
 1898              	.L352:
1257:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
 1899              		.loc 1 1257 0
 1900 01f4 B0F5006F 		cmp	r0, #2048
 1901 01f8 66D0     		beq	.L206
 1902 01fa 07D9     		bls	.L353
 1903 01fc B0F5805F 		cmp	r0, #4096
 1904 0200 24D1     		bne	.L354
1270:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       break;
 1905              		.loc 1 1270 0
 1906 0202 4FF48050 		mov	r0, #4096
 1907              	.LVL181:
 1908 0206 FFF7FEFF 		bl	RCCEx_GetSAIxPeriphCLKFreq
 1909              	.LVL182:
1271:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 1910              		.loc 1 1271 0
ARM GAS  /tmp/ccTapALo.s 			page 101


 1911 020a 45E7     		b	.L178
 1912              	.LVL183:
 1913              	.L353:
1257:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
 1914              		.loc 1 1257 0
 1915 020c B0F5806F 		cmp	r0, #1024
 1916 0210 40F07182 		bne	.L288
1907:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 1917              		.loc 1 1907 0
 1918 0214 384B     		ldr	r3, .L363
 1919 0216 D3F88830 		ldr	r3, [r3, #136]
 1920 021a 03F44013 		and	r3, r3, #3145728
 1921              	.LVL184:
1909:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         {
 1922              		.loc 1 1909 0
 1923 021e B3F5801F 		cmp	r3, #1048576
 1924 0222 00F03E82 		beq	.L273
 1925 0226 40F23782 		bls	.L355
 1926 022a B3F5001F 		cmp	r3, #2097152
 1927 022e 00F04082 		beq	.L276
 1928 0232 B3F5401F 		cmp	r3, #3145728
 1929 0236 40F0AC82 		bne	.L329
1927:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
 1930              		.loc 1 1927 0
 1931 023a 2F4B     		ldr	r3, .L363
 1932              	.LVL185:
 1933 023c D3F89030 		ldr	r3, [r3, #144]
 1934 0240 13F0020F 		tst	r3, #2
 1935 0244 40F0AC82 		bne	.L332
1170:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   uint32_t srcclk, pll_oscsource, pllvco, plln;    /* no init needed */
 1936              		.loc 1 1170 0
 1937 0248 0020     		movs	r0, #0
 1938              	.LVL186:
 1939 024a 25E7     		b	.L178
 1940              	.LVL187:
 1941              	.L354:
1257:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
 1942              		.loc 1 1257 0
 1943 024c B0F5005F 		cmp	r0, #8192
 1944 0250 40F05182 		bne	.L288
 1945              	.L210:
1289:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 1946              		.loc 1 1289 0
 1947 0254 284B     		ldr	r3, .L363
 1948 0256 D3F88800 		ldr	r0, [r3, #136]
 1949              	.LVL188:
 1950 025a 00F04060 		and	r0, r0, #201326592
 1951              	.LVL189:
1291:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         {
 1952              		.loc 1 1291 0
 1953 025e B0F1806F 		cmp	r0, #67108864
 1954 0262 73D0     		beq	.L215
 1955 0264 35D9     		bls	.L356
 1956 0266 B0F1006F 		cmp	r0, #134217728
 1957 026a 4FD0     		beq	.L218
 1958 026c B0F1406F 		cmp	r0, #201326592
 1959 0270 40F04382 		bne	.L289
ARM GAS  /tmp/ccTapALo.s 			page 102


1294:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
 1960              		.loc 1 1294 0
 1961 0274 204B     		ldr	r3, .L363
 1962 0276 1B68     		ldr	r3, [r3]
 1963 0278 13F0020F 		tst	r3, #2
 1964 027c 00F03F82 		beq	.L290
1297:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           }
 1965              		.loc 1 1297 0
 1966 0280 1D4B     		ldr	r3, .L363
 1967 0282 1B68     		ldr	r3, [r3]
 1968 0284 13F0080F 		tst	r3, #8
 1969 0288 2FD0     		beq	.L220
1297:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           }
 1970              		.loc 1 1297 0 is_stmt 0 discriminator 1
 1971 028a 1B4B     		ldr	r3, .L363
 1972 028c 1B68     		ldr	r3, [r3]
 1973 028e C3F30313 		ubfx	r3, r3, #4, #4
 1974              	.L221:
1297:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           }
 1975              		.loc 1 1297 0 discriminator 4
 1976 0292 1A4A     		ldr	r2, .L363+4
 1977 0294 52F82300 		ldr	r0, [r2, r3, lsl #2]
 1978              	.LVL190:
 1979 0298 FEE6     		b	.L178
 1980              	.LVL191:
 1981              	.L211:
1257:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
 1982              		.loc 1 1257 0 is_stmt 1
 1983 029a B0F5002F 		cmp	r0, #524288
 1984 029e D9D0     		beq	.L210
 1985 02a0 B0F5801F 		cmp	r0, #1048576
 1986 02a4 40F02782 		bne	.L288
1842:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 1987              		.loc 1 1842 0
 1988 02a8 134B     		ldr	r3, .L363
 1989 02aa D3F89C30 		ldr	r3, [r3, #156]
 1990 02ae 03F00303 		and	r3, r3, #3
 1991              	.LVL192:
1844:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         {
 1992              		.loc 1 1844 0
 1993 02b2 012B     		cmp	r3, #1
 1994 02b4 00F0B781 		beq	.L265
 1995 02b8 002B     		cmp	r3, #0
 1996 02ba 00F0B181 		beq	.L266
 1997 02be 022B     		cmp	r3, #2
 1998 02c0 00F0B481 		beq	.L267
1170:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   uint32_t srcclk, pll_oscsource, pllvco, plln;    /* no init needed */
 1999              		.loc 1 1170 0
 2000 02c4 0020     		movs	r0, #0
 2001              	.LVL193:
 2002 02c6 E7E6     		b	.L178
 2003              	.LVL194:
 2004              	.L206:
1262:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       break;
 2005              		.loc 1 1262 0
 2006 02c8 4FF40060 		mov	r0, #2048
 2007              	.LVL195:
ARM GAS  /tmp/ccTapALo.s 			page 103


 2008 02cc FFF7FEFF 		bl	RCCEx_GetSAIxPeriphCLKFreq
 2009              	.LVL196:
1263:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 2010              		.loc 1 1263 0
 2011 02d0 E2E6     		b	.L178
 2012              	.LVL197:
 2013              	.L356:
1291:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         {
 2014              		.loc 1 1291 0
 2015 02d2 0028     		cmp	r0, #0
 2016 02d4 40F01182 		bne	.L289
1336:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
 2017              		.loc 1 1336 0
 2018 02d8 074B     		ldr	r3, .L363
 2019 02da D3F89830 		ldr	r3, [r3, #152]
 2020 02de 13F0020F 		tst	r3, #2
 2021 02e2 3FF4D9AE 		beq	.L178
1338:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           }
 2022              		.loc 1 1338 0
 2023 02e6 0848     		ldr	r0, .L363+16
 2024              	.LVL198:
 2025 02e8 D6E6     		b	.L178
 2026              	.LVL199:
 2027              	.L220:
1297:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           }
 2028              		.loc 1 1297 0 discriminator 2
 2029 02ea 034B     		ldr	r3, .L363
 2030 02ec D3F89430 		ldr	r3, [r3, #148]
 2031 02f0 C3F30323 		ubfx	r3, r3, #8, #4
 2032 02f4 CDE7     		b	.L221
 2033              	.L364:
 2034 02f6 00BF     		.align	2
 2035              	.L363:
 2036 02f8 00100240 		.word	1073876992
 2037 02fc 00000000 		.word	MSIRangeTable
 2038 0300 0024F400 		.word	16000000
 2039 0304 00127A00 		.word	8000000
 2040 0308 006CDC02 		.word	48000000
 2041              	.L218:
1301:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
 2042              		.loc 1 1301 0
 2043 030c B84B     		ldr	r3, .L365
 2044 030e 1B68     		ldr	r3, [r3]
 2045 0310 13F0007F 		tst	r3, #33554432
 2046 0314 00F0F581 		beq	.L291
1303:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             {
 2047              		.loc 1 1303 0
 2048 0318 B54B     		ldr	r3, .L365
 2049 031a DB68     		ldr	r3, [r3, #12]
 2050 031c 13F4801F 		tst	r3, #1048576
 2051 0320 00F0F181 		beq	.L292
1306:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****               /* f(PLL48M1CLK) = f(VCO input) * PLLN / PLLQ */
 2052              		.loc 1 1306 0
 2053 0324 B24B     		ldr	r3, .L365
 2054 0326 D868     		ldr	r0, [r3, #12]
 2055              	.LVL200:
 2056 0328 C0F30210 		ubfx	r0, r0, #4, #3
ARM GAS  /tmp/ccTapALo.s 			page 104


 2057 032c 0130     		adds	r0, r0, #1
 2058 032e B1FBF0F1 		udiv	r1, r1, r0
 2059              	.LVL201:
1308:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****               frequency = (pllvco * plln) / (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLQ) >> RCC_PLLC
 2060              		.loc 1 1308 0
 2061 0332 D868     		ldr	r0, [r3, #12]
 2062 0334 C0F30620 		ubfx	r0, r0, #8, #7
 2063              	.LVL202:
1309:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             }
 2064              		.loc 1 1309 0
 2065 0338 00FB01F0 		mul	r0, r0, r1
 2066              	.LVL203:
 2067 033c DB68     		ldr	r3, [r3, #12]
 2068 033e C3F34153 		ubfx	r3, r3, #21, #2
 2069 0342 0133     		adds	r3, r3, #1
 2070 0344 5B00     		lsls	r3, r3, #1
 2071 0346 B0FBF3F0 		udiv	r0, r0, r3
 2072              	.LVL204:
 2073 034a A5E6     		b	.L178
 2074              	.LVL205:
 2075              	.L215:
1315:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
 2076              		.loc 1 1315 0
 2077 034c A84B     		ldr	r3, .L365
 2078 034e 1B68     		ldr	r3, [r3]
 2079 0350 13F0006F 		tst	r3, #134217728
 2080 0354 00F0D981 		beq	.L293
1317:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             {
 2081              		.loc 1 1317 0
 2082 0358 A54B     		ldr	r3, .L365
 2083 035a 1B69     		ldr	r3, [r3, #16]
 2084 035c 13F4801F 		tst	r3, #1048576
 2085 0360 00F0D581 		beq	.L294
1325:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif
 2086              		.loc 1 1325 0
 2087 0364 A24B     		ldr	r3, .L365
 2088 0366 D868     		ldr	r0, [r3, #12]
 2089              	.LVL206:
 2090 0368 C0F30210 		ubfx	r0, r0, #4, #3
 2091 036c 0130     		adds	r0, r0, #1
 2092 036e B1FBF0F1 		udiv	r1, r1, r0
 2093              	.LVL207:
1328:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****               frequency = (pllvco * plln) / (((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1Q)
 2094              		.loc 1 1328 0
 2095 0372 1869     		ldr	r0, [r3, #16]
 2096 0374 C0F30620 		ubfx	r0, r0, #8, #7
 2097              	.LVL208:
1329:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             }
 2098              		.loc 1 1329 0
 2099 0378 00FB01F0 		mul	r0, r0, r1
 2100              	.LVL209:
 2101 037c 1B69     		ldr	r3, [r3, #16]
 2102 037e C3F34153 		ubfx	r3, r3, #21, #2
 2103 0382 0133     		adds	r3, r3, #1
 2104 0384 5B00     		lsls	r3, r3, #1
 2105 0386 B0FBF3F0 		udiv	r0, r0, r3
 2106              	.LVL210:
ARM GAS  /tmp/ccTapALo.s 			page 105


 2107 038a 85E6     		b	.L178
 2108              	.LVL211:
 2109              	.L222:
1441:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
 2110              		.loc 1 1441 0
 2111 038c FFF7FEFF 		bl	HAL_RCC_GetPCLK2Freq
 2112              	.LVL212:
1442:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_USART1CLKSOURCE_SYSCLK:
 2113              		.loc 1 1442 0
 2114 0390 82E6     		b	.L178
 2115              	.LVL213:
 2116              	.L224:
1444:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
 2117              		.loc 1 1444 0
 2118 0392 FFF7FEFF 		bl	HAL_RCC_GetSysClockFreq
 2119              	.LVL214:
1445:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_USART1CLKSOURCE_HSI:
 2120              		.loc 1 1445 0
 2121 0396 7FE6     		b	.L178
 2122              	.LVL215:
 2123              	.L225:
1447:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
 2124              		.loc 1 1447 0
 2125 0398 954B     		ldr	r3, .L365
 2126              	.LVL216:
 2127 039a 1B68     		ldr	r3, [r3]
 2128 039c 13F4806F 		tst	r3, #1024
 2129 03a0 40F0B981 		bne	.L297
1170:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   uint32_t srcclk, pll_oscsource, pllvco, plln;    /* no init needed */
 2130              		.loc 1 1170 0
 2131 03a4 0020     		movs	r0, #0
 2132              	.LVL217:
 2133 03a6 77E6     		b	.L178
 2134              	.LVL218:
 2135              	.L226:
1453:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
 2136              		.loc 1 1453 0
 2137 03a8 914B     		ldr	r3, .L365
 2138              	.LVL219:
 2139 03aa D3F89030 		ldr	r3, [r3, #144]
 2140 03ae 13F0020F 		tst	r3, #2
 2141 03b2 40F0B281 		bne	.L298
1170:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   uint32_t srcclk, pll_oscsource, pllvco, plln;    /* no init needed */
 2142              		.loc 1 1170 0
 2143 03b6 0020     		movs	r0, #0
 2144              	.LVL220:
 2145 03b8 6EE6     		b	.L178
 2146              	.LVL221:
 2147              	.L194:
1469:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 2148              		.loc 1 1469 0
 2149 03ba 8D4B     		ldr	r3, .L365
 2150 03bc D3F88830 		ldr	r3, [r3, #136]
 2151 03c0 03F00C03 		and	r3, r3, #12
 2152              	.LVL222:
1471:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         {
 2153              		.loc 1 1471 0
ARM GAS  /tmp/ccTapALo.s 			page 106


 2154 03c4 0C2B     		cmp	r3, #12
 2155 03c6 00F2AB81 		bhi	.L299
 2156 03ca DFE813F0 		tbh	[pc, r3, lsl #1]
 2157              	.L228:
 2158 03ce 0D00     		.2byte	(.L227-.L228)/2
 2159 03d0 A901     		.2byte	(.L299-.L228)/2
 2160 03d2 A901     		.2byte	(.L299-.L228)/2
 2161 03d4 A901     		.2byte	(.L299-.L228)/2
 2162 03d6 1000     		.2byte	(.L229-.L228)/2
 2163 03d8 A901     		.2byte	(.L299-.L228)/2
 2164 03da A901     		.2byte	(.L299-.L228)/2
 2165 03dc A901     		.2byte	(.L299-.L228)/2
 2166 03de 1300     		.2byte	(.L230-.L228)/2
 2167 03e0 A901     		.2byte	(.L299-.L228)/2
 2168 03e2 A901     		.2byte	(.L299-.L228)/2
 2169 03e4 A901     		.2byte	(.L299-.L228)/2
 2170 03e6 1B00     		.2byte	(.L231-.L228)/2
 2171              		.p2align 1
 2172              	.L227:
1474:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
 2173              		.loc 1 1474 0
 2174 03e8 FFF7FEFF 		bl	HAL_RCC_GetPCLK1Freq
 2175              	.LVL223:
1475:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_USART2CLKSOURCE_SYSCLK:
 2176              		.loc 1 1475 0
 2177 03ec 54E6     		b	.L178
 2178              	.LVL224:
 2179              	.L229:
1477:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
 2180              		.loc 1 1477 0
 2181 03ee FFF7FEFF 		bl	HAL_RCC_GetSysClockFreq
 2182              	.LVL225:
1478:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_USART2CLKSOURCE_HSI:
 2183              		.loc 1 1478 0
 2184 03f2 51E6     		b	.L178
 2185              	.LVL226:
 2186              	.L230:
1480:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
 2187              		.loc 1 1480 0
 2188 03f4 7E4B     		ldr	r3, .L365
 2189              	.LVL227:
 2190 03f6 1B68     		ldr	r3, [r3]
 2191 03f8 13F4806F 		tst	r3, #1024
 2192 03fc 40F09281 		bne	.L300
1170:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   uint32_t srcclk, pll_oscsource, pllvco, plln;    /* no init needed */
 2193              		.loc 1 1170 0
 2194 0400 0020     		movs	r0, #0
 2195              	.LVL228:
 2196 0402 49E6     		b	.L178
 2197              	.LVL229:
 2198              	.L231:
1486:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
 2199              		.loc 1 1486 0
 2200 0404 7A4B     		ldr	r3, .L365
 2201              	.LVL230:
 2202 0406 D3F89030 		ldr	r3, [r3, #144]
 2203 040a 13F0020F 		tst	r3, #2
ARM GAS  /tmp/ccTapALo.s 			page 107


 2204 040e 40F08B81 		bne	.L301
1170:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   uint32_t srcclk, pll_oscsource, pllvco, plln;    /* no init needed */
 2205              		.loc 1 1170 0
 2206 0412 0020     		movs	r0, #0
 2207              	.LVL231:
 2208 0414 40E6     		b	.L178
 2209              	.LVL232:
 2210              	.L197:
1504:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 2211              		.loc 1 1504 0
 2212 0416 764B     		ldr	r3, .L365
 2213 0418 D3F88830 		ldr	r3, [r3, #136]
 2214 041c 03F03003 		and	r3, r3, #48
 2215              	.LVL233:
1506:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         {
 2216              		.loc 1 1506 0
 2217 0420 102B     		cmp	r3, #16
 2218 0422 14D0     		beq	.L232
 2219 0424 0DD9     		bls	.L357
 2220 0426 202B     		cmp	r3, #32
 2221 0428 14D0     		beq	.L235
 2222 042a 302B     		cmp	r3, #48
 2223 042c 40F07F81 		bne	.L302
1521:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
 2224              		.loc 1 1521 0
 2225 0430 6F4B     		ldr	r3, .L365
 2226              	.LVL234:
 2227 0432 D3F89030 		ldr	r3, [r3, #144]
 2228 0436 13F0020F 		tst	r3, #2
 2229 043a 40F07C81 		bne	.L304
1170:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   uint32_t srcclk, pll_oscsource, pllvco, plln;    /* no init needed */
 2230              		.loc 1 1170 0
 2231 043e 0020     		movs	r0, #0
 2232              	.LVL235:
 2233 0440 2AE6     		b	.L178
 2234              	.LVL236:
 2235              	.L357:
1506:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         {
 2236              		.loc 1 1506 0
 2237 0442 002B     		cmp	r3, #0
 2238 0444 40F07381 		bne	.L302
1509:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
 2239              		.loc 1 1509 0
 2240 0448 FFF7FEFF 		bl	HAL_RCC_GetPCLK1Freq
 2241              	.LVL237:
1510:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_USART3CLKSOURCE_SYSCLK:
 2242              		.loc 1 1510 0
 2243 044c 24E6     		b	.L178
 2244              	.LVL238:
 2245              	.L232:
1512:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
 2246              		.loc 1 1512 0
 2247 044e FFF7FEFF 		bl	HAL_RCC_GetSysClockFreq
 2248              	.LVL239:
1513:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_USART3CLKSOURCE_HSI:
 2249              		.loc 1 1513 0
 2250 0452 21E6     		b	.L178
ARM GAS  /tmp/ccTapALo.s 			page 108


 2251              	.LVL240:
 2252              	.L235:
1515:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
 2253              		.loc 1 1515 0
 2254 0454 664B     		ldr	r3, .L365
 2255              	.LVL241:
 2256 0456 1B68     		ldr	r3, [r3]
 2257 0458 13F4806F 		tst	r3, #1024
 2258 045c 40F06981 		bne	.L303
1170:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   uint32_t srcclk, pll_oscsource, pllvco, plln;    /* no init needed */
 2259              		.loc 1 1170 0
 2260 0460 0020     		movs	r0, #0
 2261              	.LVL242:
 2262 0462 19E6     		b	.L178
 2263              	.LVL243:
 2264              	.L347:
1543:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         {
 2265              		.loc 1 1543 0
 2266 0464 002B     		cmp	r3, #0
 2267 0466 40F06981 		bne	.L305
1546:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
 2268              		.loc 1 1546 0
 2269 046a FFF7FEFF 		bl	HAL_RCC_GetPCLK1Freq
 2270              	.LVL244:
1547:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_UART4CLKSOURCE_SYSCLK:
 2271              		.loc 1 1547 0
 2272 046e 13E6     		b	.L178
 2273              	.LVL245:
 2274              	.L237:
1549:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
 2275              		.loc 1 1549 0
 2276 0470 FFF7FEFF 		bl	HAL_RCC_GetSysClockFreq
 2277              	.LVL246:
1550:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_UART4CLKSOURCE_HSI:
 2278              		.loc 1 1550 0
 2279 0474 10E6     		b	.L178
 2280              	.LVL247:
 2281              	.L240:
1552:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
 2282              		.loc 1 1552 0
 2283 0476 5E4B     		ldr	r3, .L365
 2284              	.LVL248:
 2285 0478 1B68     		ldr	r3, [r3]
 2286 047a 13F4806F 		tst	r3, #1024
 2287 047e 40F05F81 		bne	.L306
1170:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   uint32_t srcclk, pll_oscsource, pllvco, plln;    /* no init needed */
 2288              		.loc 1 1170 0
 2289 0482 0020     		movs	r0, #0
 2290              	.LVL249:
 2291 0484 08E6     		b	.L178
 2292              	.LVL250:
 2293              	.L192:
1578:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 2294              		.loc 1 1578 0
 2295 0486 5A4B     		ldr	r3, .L365
 2296 0488 D3F88830 		ldr	r3, [r3, #136]
 2297 048c 03F44073 		and	r3, r3, #768
ARM GAS  /tmp/ccTapALo.s 			page 109


 2298              	.LVL251:
1580:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         {
 2299              		.loc 1 1580 0
 2300 0490 B3F5807F 		cmp	r3, #256
 2301 0494 16D0     		beq	.L242
 2302 0496 0FD9     		bls	.L358
 2303 0498 B3F5007F 		cmp	r3, #512
 2304 049c 15D0     		beq	.L245
 2305 049e B3F5407F 		cmp	r3, #768
 2306 04a2 40F05281 		bne	.L308
1595:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
 2307              		.loc 1 1595 0
 2308 04a6 524B     		ldr	r3, .L365
 2309              	.LVL252:
 2310 04a8 D3F89030 		ldr	r3, [r3, #144]
 2311 04ac 13F0020F 		tst	r3, #2
 2312 04b0 40F04F81 		bne	.L310
1170:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   uint32_t srcclk, pll_oscsource, pllvco, plln;    /* no init needed */
 2313              		.loc 1 1170 0
 2314 04b4 0020     		movs	r0, #0
 2315              	.LVL253:
 2316 04b6 EFE5     		b	.L178
 2317              	.LVL254:
 2318              	.L358:
1580:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         {
 2319              		.loc 1 1580 0
 2320 04b8 002B     		cmp	r3, #0
 2321 04ba 40F04681 		bne	.L308
1583:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
 2322              		.loc 1 1583 0
 2323 04be FFF7FEFF 		bl	HAL_RCC_GetPCLK1Freq
 2324              	.LVL255:
1584:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_UART5CLKSOURCE_SYSCLK:
 2325              		.loc 1 1584 0
 2326 04c2 E9E5     		b	.L178
 2327              	.LVL256:
 2328              	.L242:
1586:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
 2329              		.loc 1 1586 0
 2330 04c4 FFF7FEFF 		bl	HAL_RCC_GetSysClockFreq
 2331              	.LVL257:
1587:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_UART5CLKSOURCE_HSI:
 2332              		.loc 1 1587 0
 2333 04c8 E6E5     		b	.L178
 2334              	.LVL258:
 2335              	.L245:
1589:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
 2336              		.loc 1 1589 0
 2337 04ca 494B     		ldr	r3, .L365
 2338              	.LVL259:
 2339 04cc 1B68     		ldr	r3, [r3]
 2340 04ce 13F4806F 		tst	r3, #1024
 2341 04d2 40F03C81 		bne	.L309
1170:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   uint32_t srcclk, pll_oscsource, pllvco, plln;    /* no init needed */
 2342              		.loc 1 1170 0
 2343 04d6 0020     		movs	r0, #0
 2344              	.LVL260:
ARM GAS  /tmp/ccTapALo.s 			page 110


 2345 04d8 DEE5     		b	.L178
 2346              	.LVL261:
 2347              	.L351:
1615:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         {
 2348              		.loc 1 1615 0
 2349 04da 002B     		cmp	r3, #0
 2350 04dc 40F03C81 		bne	.L311
1618:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
 2351              		.loc 1 1618 0
 2352 04e0 FFF7FEFF 		bl	HAL_RCC_GetPCLK1Freq
 2353              	.LVL262:
1619:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_LPUART1CLKSOURCE_SYSCLK:
 2354              		.loc 1 1619 0
 2355 04e4 D8E5     		b	.L178
 2356              	.LVL263:
 2357              	.L247:
1621:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
 2358              		.loc 1 1621 0
 2359 04e6 FFF7FEFF 		bl	HAL_RCC_GetSysClockFreq
 2360              	.LVL264:
1622:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_LPUART1CLKSOURCE_HSI:
 2361              		.loc 1 1622 0
 2362 04ea D5E5     		b	.L178
 2363              	.LVL265:
 2364              	.L250:
1624:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
 2365              		.loc 1 1624 0
 2366 04ec 404B     		ldr	r3, .L365
 2367              	.LVL266:
 2368 04ee 1B68     		ldr	r3, [r3]
 2369 04f0 13F4806F 		tst	r3, #1024
 2370 04f4 40F03281 		bne	.L312
1170:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   uint32_t srcclk, pll_oscsource, pllvco, plln;    /* no init needed */
 2371              		.loc 1 1170 0
 2372 04f8 0020     		movs	r0, #0
 2373              	.LVL267:
 2374 04fa CDE5     		b	.L178
 2375              	.LVL268:
 2376              	.L204:
1645:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 2377              		.loc 1 1645 0
 2378 04fc 3C4B     		ldr	r3, .L365
 2379 04fe D3F88830 		ldr	r3, [r3, #136]
 2380 0502 03F04053 		and	r3, r3, #805306368
 2381              	.LVL269:
1647:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         {
 2382              		.loc 1 1647 0
 2383 0506 B3F1005F 		cmp	r3, #536870912
 2384 050a 24D0     		beq	.L252
 2385 050c B3F1405F 		cmp	r3, #805306368
 2386 0510 04D0     		beq	.L253
 2387 0512 B3F1805F 		cmp	r3, #268435456
 2388 0516 04D0     		beq	.L359
1170:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   uint32_t srcclk, pll_oscsource, pllvco, plln;    /* no init needed */
 2389              		.loc 1 1170 0
 2390 0518 0020     		movs	r0, #0
 2391              	.LVL270:
ARM GAS  /tmp/ccTapALo.s 			page 111


 2392 051a BDE5     		b	.L178
 2393              	.LVL271:
 2394              	.L253:
1650:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
 2395              		.loc 1 1650 0
 2396 051c FFF7FEFF 		bl	HAL_RCC_GetSysClockFreq
 2397              	.LVL272:
1651:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #if defined(RCC_PLLSAI1_SUPPORT)
 2398              		.loc 1 1651 0
 2399 0520 BAE5     		b	.L178
 2400              	.LVL273:
 2401              	.L359:
1654:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
 2402              		.loc 1 1654 0
 2403 0522 334B     		ldr	r3, .L365
 2404              	.LVL274:
 2405 0524 1B69     		ldr	r3, [r3, #16]
 2406 0526 13F0807F 		tst	r3, #16777216
 2407 052a 00F01C81 		beq	.L315
1662:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif
 2408              		.loc 1 1662 0
 2409 052e 304B     		ldr	r3, .L365
 2410 0530 D868     		ldr	r0, [r3, #12]
 2411              	.LVL275:
 2412 0532 C0F30210 		ubfx	r0, r0, #4, #3
 2413 0536 0130     		adds	r0, r0, #1
 2414 0538 B1FBF0F1 		udiv	r1, r1, r0
 2415              	.LVL276:
1665:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             frequency = (pllvco * plln) / (((READ_BIT(RCC->PLLSAI1CFGR, RCC_PLLSAI1CFGR_PLLSAI1R) >
 2416              		.loc 1 1665 0
 2417 053c 1869     		ldr	r0, [r3, #16]
 2418 053e C0F30620 		ubfx	r0, r0, #8, #7
 2419              	.LVL277:
1666:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           }
 2420              		.loc 1 1666 0
 2421 0542 00FB01F0 		mul	r0, r0, r1
 2422              	.LVL278:
 2423 0546 1B69     		ldr	r3, [r3, #16]
 2424 0548 C3F34163 		ubfx	r3, r3, #25, #2
 2425 054c 0133     		adds	r3, r3, #1
 2426 054e 5B00     		lsls	r3, r3, #1
 2427 0550 B0FBF3F0 		udiv	r0, r0, r3
 2428              	.LVL279:
 2429 0554 A0E5     		b	.L178
 2430              	.LVL280:
 2431              	.L252:
1672:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
 2432              		.loc 1 1672 0
 2433 0556 264B     		ldr	r3, .L365
 2434              	.LVL281:
 2435 0558 5B69     		ldr	r3, [r3, #20]
 2436 055a 13F0807F 		tst	r3, #16777216
 2437 055e 00F00481 		beq	.L316
1680:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif
 2438              		.loc 1 1680 0
 2439 0562 234B     		ldr	r3, .L365
 2440 0564 D868     		ldr	r0, [r3, #12]
ARM GAS  /tmp/ccTapALo.s 			page 112


 2441              	.LVL282:
 2442 0566 C0F30210 		ubfx	r0, r0, #4, #3
 2443 056a 0130     		adds	r0, r0, #1
 2444 056c B1FBF0F1 		udiv	r1, r1, r0
 2445              	.LVL283:
1683:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****             frequency = (pllvco * plln) / (((READ_BIT(RCC->PLLSAI2CFGR, RCC_PLLSAI2CFGR_PLLSAI2R) >
 2446              		.loc 1 1683 0
 2447 0570 5869     		ldr	r0, [r3, #20]
 2448 0572 C0F30620 		ubfx	r0, r0, #8, #7
 2449              	.LVL284:
1684:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           }
 2450              		.loc 1 1684 0
 2451 0576 00FB01F0 		mul	r0, r0, r1
 2452              	.LVL285:
 2453 057a 5B69     		ldr	r3, [r3, #20]
 2454 057c C3F34163 		ubfx	r3, r3, #25, #2
 2455 0580 0133     		adds	r3, r3, #1
 2456 0582 5B00     		lsls	r3, r3, #1
 2457 0584 B0FBF3F0 		udiv	r0, r0, r3
 2458              	.LVL286:
 2459 0588 86E5     		b	.L178
 2460              	.LVL287:
 2461              	.L255:
1709:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         }
 2462              		.loc 1 1709 0
 2463 058a FFF7FEFF 		bl	HAL_RCC_GetSysClockFreq
 2464              	.LVL288:
 2465 058e 83E5     		b	.L178
 2466              	.LVL289:
 2467              	.L199:
1755:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 2468              		.loc 1 1755 0
 2469 0590 174B     		ldr	r3, .L365
 2470 0592 D3F88830 		ldr	r3, [r3, #136]
 2471 0596 03F44053 		and	r3, r3, #12288
 2472              	.LVL290:
1757:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         {
 2473              		.loc 1 1757 0
 2474 059a B3F5805F 		cmp	r3, #4096
 2475 059e 08D0     		beq	.L256
 2476 05a0 B3F5005F 		cmp	r3, #8192
 2477 05a4 08D0     		beq	.L257
 2478 05a6 0BB1     		cbz	r3, .L360
1170:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   uint32_t srcclk, pll_oscsource, pllvco, plln;    /* no init needed */
 2479              		.loc 1 1170 0
 2480 05a8 0020     		movs	r0, #0
 2481              	.LVL291:
 2482 05aa 75E5     		b	.L178
 2483              	.LVL292:
 2484              	.L360:
1760:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
 2485              		.loc 1 1760 0
 2486 05ac FFF7FEFF 		bl	HAL_RCC_GetPCLK1Freq
 2487              	.LVL293:
1761:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_I2C1CLKSOURCE_SYSCLK:
 2488              		.loc 1 1761 0
 2489 05b0 72E5     		b	.L178
ARM GAS  /tmp/ccTapALo.s 			page 113


 2490              	.LVL294:
 2491              	.L256:
1763:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
 2492              		.loc 1 1763 0
 2493 05b2 FFF7FEFF 		bl	HAL_RCC_GetSysClockFreq
 2494              	.LVL295:
1764:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_I2C1CLKSOURCE_HSI:
 2495              		.loc 1 1764 0
 2496 05b6 6FE5     		b	.L178
 2497              	.LVL296:
 2498              	.L257:
1766:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
 2499              		.loc 1 1766 0
 2500 05b8 0D4B     		ldr	r3, .L365
 2501              	.LVL297:
 2502 05ba 1B68     		ldr	r3, [r3]
 2503 05bc 13F4806F 		tst	r3, #1024
 2504 05c0 40F0D580 		bne	.L318
1170:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   uint32_t srcclk, pll_oscsource, pllvco, plln;    /* no init needed */
 2505              		.loc 1 1170 0
 2506 05c4 0020     		movs	r0, #0
 2507              	.LVL298:
 2508 05c6 67E5     		b	.L178
 2509              	.LVL299:
 2510              	.L202:
1784:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 2511              		.loc 1 1784 0
 2512 05c8 094B     		ldr	r3, .L365
 2513 05ca D3F88830 		ldr	r3, [r3, #136]
 2514 05ce 03F44043 		and	r3, r3, #49152
 2515              	.LVL300:
1786:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         {
 2516              		.loc 1 1786 0
 2517 05d2 B3F5804F 		cmp	r3, #16384
 2518 05d6 08D0     		beq	.L259
 2519 05d8 B3F5004F 		cmp	r3, #32768
 2520 05dc 0AD0     		beq	.L260
 2521 05de 0BB1     		cbz	r3, .L361
1170:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   uint32_t srcclk, pll_oscsource, pllvco, plln;    /* no init needed */
 2522              		.loc 1 1170 0
 2523 05e0 0020     		movs	r0, #0
 2524              	.LVL301:
 2525 05e2 59E5     		b	.L178
 2526              	.LVL302:
 2527              	.L361:
1789:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
 2528              		.loc 1 1789 0
 2529 05e4 FFF7FEFF 		bl	HAL_RCC_GetPCLK1Freq
 2530              	.LVL303:
1790:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_I2C2CLKSOURCE_SYSCLK:
 2531              		.loc 1 1790 0
 2532 05e8 56E5     		b	.L178
 2533              	.LVL304:
 2534              	.L259:
1792:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
 2535              		.loc 1 1792 0
 2536 05ea FFF7FEFF 		bl	HAL_RCC_GetSysClockFreq
ARM GAS  /tmp/ccTapALo.s 			page 114


 2537              	.LVL305:
1793:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_I2C2CLKSOURCE_HSI:
 2538              		.loc 1 1793 0
 2539 05ee 53E5     		b	.L178
 2540              	.L366:
 2541              		.align	2
 2542              	.L365:
 2543 05f0 00100240 		.word	1073876992
 2544              	.LVL306:
 2545              	.L260:
1795:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
 2546              		.loc 1 1795 0
 2547 05f4 6D4B     		ldr	r3, .L367
 2548              	.LVL307:
 2549 05f6 1B68     		ldr	r3, [r3]
 2550 05f8 13F4806F 		tst	r3, #1024
 2551 05fc 40F0B980 		bne	.L320
1170:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   uint32_t srcclk, pll_oscsource, pllvco, plln;    /* no init needed */
 2552              		.loc 1 1170 0
 2553 0600 0020     		movs	r0, #0
 2554              	.LVL308:
 2555 0602 49E5     		b	.L178
 2556              	.LVL309:
 2557              	.L350:
1818:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
 2558              		.loc 1 1818 0
 2559 0604 FFF7FEFF 		bl	HAL_RCC_GetPCLK1Freq
 2560              	.LVL310:
1819:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_I2C3CLKSOURCE_SYSCLK:
 2561              		.loc 1 1819 0
 2562 0608 46E5     		b	.L178
 2563              	.LVL311:
 2564              	.L262:
1821:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
 2565              		.loc 1 1821 0
 2566 060a FFF7FEFF 		bl	HAL_RCC_GetSysClockFreq
 2567              	.LVL312:
1822:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_I2C3CLKSOURCE_HSI:
 2568              		.loc 1 1822 0
 2569 060e 43E5     		b	.L178
 2570              	.LVL313:
 2571              	.L263:
1824:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
 2572              		.loc 1 1824 0
 2573 0610 664B     		ldr	r3, .L367
 2574              	.LVL314:
 2575 0612 1B68     		ldr	r3, [r3]
 2576 0614 13F4806F 		tst	r3, #1024
 2577 0618 40F0AD80 		bne	.L322
1170:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   uint32_t srcclk, pll_oscsource, pllvco, plln;    /* no init needed */
 2578              		.loc 1 1170 0
 2579 061c 0020     		movs	r0, #0
 2580              	.LVL315:
 2581 061e 3BE5     		b	.L178
 2582              	.LVL316:
 2583              	.L266:
1847:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
ARM GAS  /tmp/ccTapALo.s 			page 115


 2584              		.loc 1 1847 0
 2585 0620 FFF7FEFF 		bl	HAL_RCC_GetPCLK1Freq
 2586              	.LVL317:
1848:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_I2C4CLKSOURCE_SYSCLK:
 2587              		.loc 1 1848 0
 2588 0624 38E5     		b	.L178
 2589              	.LVL318:
 2590              	.L265:
1850:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
 2591              		.loc 1 1850 0
 2592 0626 FFF7FEFF 		bl	HAL_RCC_GetSysClockFreq
 2593              	.LVL319:
1851:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_I2C4CLKSOURCE_HSI:
 2594              		.loc 1 1851 0
 2595 062a 35E5     		b	.L178
 2596              	.LVL320:
 2597              	.L267:
1853:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
 2598              		.loc 1 1853 0
 2599 062c 5F4B     		ldr	r3, .L367
 2600              	.LVL321:
 2601 062e 1B68     		ldr	r3, [r3]
 2602 0630 13F4806F 		tst	r3, #1024
 2603 0634 40F0A180 		bne	.L324
1170:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   uint32_t srcclk, pll_oscsource, pllvco, plln;    /* no init needed */
 2604              		.loc 1 1170 0
 2605 0638 0020     		movs	r0, #0
 2606              	.LVL322:
 2607 063a 2DE5     		b	.L178
 2608              	.LVL323:
 2609              	.L190:
1871:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 2610              		.loc 1 1871 0
 2611 063c 5B4B     		ldr	r3, .L367
 2612 063e D3F88830 		ldr	r3, [r3, #136]
 2613 0642 03F44023 		and	r3, r3, #786432
 2614              	.LVL324:
1873:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         {
 2615              		.loc 1 1873 0
 2616 0646 B3F5802F 		cmp	r3, #262144
 2617 064a 16D0     		beq	.L268
 2618 064c 0FD9     		bls	.L362
 2619 064e B3F5002F 		cmp	r3, #524288
 2620 0652 1AD0     		beq	.L271
 2621 0654 B3F5402F 		cmp	r3, #786432
 2622 0658 40F09180 		bne	.L325
1891:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
 2623              		.loc 1 1891 0
 2624 065c 534B     		ldr	r3, .L367
 2625              	.LVL325:
 2626 065e D3F89030 		ldr	r3, [r3, #144]
 2627 0662 13F0020F 		tst	r3, #2
 2628 0666 40F09180 		bne	.L328
1170:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   uint32_t srcclk, pll_oscsource, pllvco, plln;    /* no init needed */
 2629              		.loc 1 1170 0
 2630 066a 0020     		movs	r0, #0
 2631              	.LVL326:
ARM GAS  /tmp/ccTapALo.s 			page 116


 2632 066c 14E5     		b	.L178
 2633              	.LVL327:
 2634              	.L362:
1873:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         {
 2635              		.loc 1 1873 0
 2636 066e 002B     		cmp	r3, #0
 2637 0670 40F08580 		bne	.L325
1876:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
 2638              		.loc 1 1876 0
 2639 0674 FFF7FEFF 		bl	HAL_RCC_GetPCLK1Freq
 2640              	.LVL328:
1877:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_LPTIM1CLKSOURCE_LSI:
 2641              		.loc 1 1877 0
 2642 0678 0EE5     		b	.L178
 2643              	.LVL329:
 2644              	.L268:
1879:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
 2645              		.loc 1 1879 0
 2646 067a 4C4B     		ldr	r3, .L367
 2647              	.LVL330:
 2648 067c D3F89430 		ldr	r3, [r3, #148]
 2649 0680 13F0020F 		tst	r3, #2
 2650 0684 7DD1     		bne	.L326
1170:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   uint32_t srcclk, pll_oscsource, pllvco, plln;    /* no init needed */
 2651              		.loc 1 1170 0
 2652 0686 0020     		movs	r0, #0
 2653              	.LVL331:
 2654 0688 06E5     		b	.L178
 2655              	.LVL332:
 2656              	.L271:
1885:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
 2657              		.loc 1 1885 0
 2658 068a 484B     		ldr	r3, .L367
 2659              	.LVL333:
 2660 068c 1B68     		ldr	r3, [r3]
 2661 068e 13F4806F 		tst	r3, #1024
 2662 0692 79D1     		bne	.L327
1170:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   uint32_t srcclk, pll_oscsource, pllvco, plln;    /* no init needed */
 2663              		.loc 1 1170 0
 2664 0694 0020     		movs	r0, #0
 2665              	.LVL334:
 2666 0696 FFE4     		b	.L178
 2667              	.LVL335:
 2668              	.L355:
1909:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         {
 2669              		.loc 1 1909 0
 2670 0698 002B     		cmp	r3, #0
 2671 069a 7AD1     		bne	.L329
1912:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
 2672              		.loc 1 1912 0
 2673 069c FFF7FEFF 		bl	HAL_RCC_GetPCLK1Freq
 2674              	.LVL336:
1913:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_LPTIM2CLKSOURCE_LSI:
 2675              		.loc 1 1913 0
 2676 06a0 FAE4     		b	.L178
 2677              	.LVL337:
 2678              	.L273:
ARM GAS  /tmp/ccTapALo.s 			page 117


1915:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
 2679              		.loc 1 1915 0
 2680 06a2 424B     		ldr	r3, .L367
 2681              	.LVL338:
 2682 06a4 D3F89430 		ldr	r3, [r3, #148]
 2683 06a8 13F0020F 		tst	r3, #2
 2684 06ac 73D1     		bne	.L330
1170:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   uint32_t srcclk, pll_oscsource, pllvco, plln;    /* no init needed */
 2685              		.loc 1 1170 0
 2686 06ae 0020     		movs	r0, #0
 2687              	.LVL339:
 2688 06b0 F2E4     		b	.L178
 2689              	.LVL340:
 2690              	.L276:
1921:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
 2691              		.loc 1 1921 0
 2692 06b2 3E4B     		ldr	r3, .L367
 2693              	.LVL341:
 2694 06b4 1B68     		ldr	r3, [r3]
 2695 06b6 13F4806F 		tst	r3, #1024
 2696 06ba 6FD1     		bne	.L331
1170:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   uint32_t srcclk, pll_oscsource, pllvco, plln;    /* no init needed */
 2697              		.loc 1 1170 0
 2698 06bc 0020     		movs	r0, #0
 2699              	.LVL342:
 2700 06be EBE4     		b	.L178
 2701              	.LVL343:
 2702              	.L212:
1945:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 2703              		.loc 1 1945 0
 2704 06c0 3A4B     		ldr	r3, .L367
 2705 06c2 D3F88830 		ldr	r3, [r3, #136]
 2706              	.LVL344:
1947:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         {
 2707              		.loc 1 1947 0
 2708 06c6 13F08043 		ands	r3, r3, #1073741824
 2709              	.LVL345:
 2710 06ca 02D0     		beq	.L278
 2711 06cc 23B9     		cbnz	r3, .L279
1170:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   uint32_t srcclk, pll_oscsource, pllvco, plln;    /* no init needed */
 2712              		.loc 1 1170 0
 2713 06ce 0020     		movs	r0, #0
 2714              	.LVL346:
 2715 06d0 E2E4     		b	.L178
 2716              	.LVL347:
 2717              	.L278:
1950:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           break;
 2718              		.loc 1 1950 0
 2719 06d2 FFF7FEFF 		bl	HAL_RCC_GetPCLK1Freq
 2720              	.LVL348:
1951:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         case RCC_SWPMI1CLKSOURCE_HSI:
 2721              		.loc 1 1951 0
 2722 06d6 DFE4     		b	.L178
 2723              	.LVL349:
 2724              	.L279:
1953:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           {
 2725              		.loc 1 1953 0
ARM GAS  /tmp/ccTapALo.s 			page 118


 2726 06d8 344B     		ldr	r3, .L367
 2727              	.LVL350:
 2728 06da 1B68     		ldr	r3, [r3]
 2729 06dc 13F4806F 		tst	r3, #1024
 2730 06e0 61D1     		bne	.L334
1170:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   uint32_t srcclk, pll_oscsource, pllvco, plln;    /* no init needed */
 2731              		.loc 1 1170 0
 2732 06e2 0020     		movs	r0, #0
 2733              	.LVL351:
 2734 06e4 D8E4     		b	.L178
 2735              	.LVL352:
 2736              	.L281:
1190:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
 2737              		.loc 1 1190 0
 2738 06e6 4FF40040 		mov	r0, #32768
 2739              	.LVL353:
 2740 06ea D5E4     		b	.L178
 2741              	.LVL354:
 2742              	.L282:
1197:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
 2743              		.loc 1 1197 0
 2744 06ec 4FF4FA40 		mov	r0, #32000
 2745              	.LVL355:
 2746 06f0 D2E4     		b	.L178
 2747              	.LVL356:
 2748              	.L283:
1204:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
 2749              		.loc 1 1204 0
 2750 06f2 2F48     		ldr	r0, .L367+4
 2751              	.LVL357:
 2752 06f4 D0E4     		b	.L178
 2753              	.LVL358:
 2754              	.L288:
1170:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   uint32_t srcclk, pll_oscsource, pllvco, plln;    /* no init needed */
 2755              		.loc 1 1170 0
 2756 06f6 0020     		movs	r0, #0
 2757              	.LVL359:
 2758 06f8 CEE4     		b	.L178
 2759              	.LVL360:
 2760              	.L289:
 2761 06fa 0020     		movs	r0, #0
 2762              	.LVL361:
 2763 06fc CCE4     		b	.L178
 2764              	.LVL362:
 2765              	.L290:
 2766 06fe 0020     		movs	r0, #0
 2767              	.LVL363:
 2768 0700 CAE4     		b	.L178
 2769              	.LVL364:
 2770              	.L291:
 2771 0702 0020     		movs	r0, #0
 2772              	.LVL365:
 2773 0704 C8E4     		b	.L178
 2774              	.LVL366:
 2775              	.L292:
 2776 0706 0020     		movs	r0, #0
 2777              	.LVL367:
ARM GAS  /tmp/ccTapALo.s 			page 119


 2778 0708 C6E4     		b	.L178
 2779              	.LVL368:
 2780              	.L293:
 2781 070a 0020     		movs	r0, #0
 2782              	.LVL369:
 2783 070c C4E4     		b	.L178
 2784              	.LVL370:
 2785              	.L294:
 2786 070e 0020     		movs	r0, #0
 2787              	.LVL371:
 2788 0710 C2E4     		b	.L178
 2789              	.LVL372:
 2790              	.L296:
 2791 0712 0020     		movs	r0, #0
 2792              	.LVL373:
 2793 0714 C0E4     		b	.L178
 2794              	.LVL374:
 2795              	.L297:
1449:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           }
 2796              		.loc 1 1449 0
 2797 0716 2748     		ldr	r0, .L367+8
 2798              	.LVL375:
 2799 0718 BEE4     		b	.L178
 2800              	.LVL376:
 2801              	.L298:
1455:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           }
 2802              		.loc 1 1455 0
 2803 071a 4FF40040 		mov	r0, #32768
 2804              	.LVL377:
 2805 071e BBE4     		b	.L178
 2806              	.LVL378:
 2807              	.L299:
1170:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   uint32_t srcclk, pll_oscsource, pllvco, plln;    /* no init needed */
 2808              		.loc 1 1170 0
 2809 0720 0020     		movs	r0, #0
 2810              	.LVL379:
 2811 0722 B9E4     		b	.L178
 2812              	.LVL380:
 2813              	.L300:
1482:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           }
 2814              		.loc 1 1482 0
 2815 0724 2348     		ldr	r0, .L367+8
 2816              	.LVL381:
 2817 0726 B7E4     		b	.L178
 2818              	.LVL382:
 2819              	.L301:
1488:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           }
 2820              		.loc 1 1488 0
 2821 0728 4FF40040 		mov	r0, #32768
 2822              	.LVL383:
 2823 072c B4E4     		b	.L178
 2824              	.LVL384:
 2825              	.L302:
1170:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   uint32_t srcclk, pll_oscsource, pllvco, plln;    /* no init needed */
 2826              		.loc 1 1170 0
 2827 072e 0020     		movs	r0, #0
 2828              	.LVL385:
ARM GAS  /tmp/ccTapALo.s 			page 120


 2829 0730 B2E4     		b	.L178
 2830              	.LVL386:
 2831              	.L303:
1517:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           }
 2832              		.loc 1 1517 0
 2833 0732 2048     		ldr	r0, .L367+8
 2834              	.LVL387:
 2835 0734 B0E4     		b	.L178
 2836              	.LVL388:
 2837              	.L304:
1523:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           }
 2838              		.loc 1 1523 0
 2839 0736 4FF40040 		mov	r0, #32768
 2840              	.LVL389:
 2841 073a ADE4     		b	.L178
 2842              	.LVL390:
 2843              	.L305:
1170:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   uint32_t srcclk, pll_oscsource, pllvco, plln;    /* no init needed */
 2844              		.loc 1 1170 0
 2845 073c 0020     		movs	r0, #0
 2846              	.LVL391:
 2847 073e ABE4     		b	.L178
 2848              	.LVL392:
 2849              	.L306:
1554:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           }
 2850              		.loc 1 1554 0
 2851 0740 1C48     		ldr	r0, .L367+8
 2852              	.LVL393:
 2853 0742 A9E4     		b	.L178
 2854              	.LVL394:
 2855              	.L307:
1560:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           }
 2856              		.loc 1 1560 0
 2857 0744 4FF40040 		mov	r0, #32768
 2858              	.LVL395:
 2859 0748 A6E4     		b	.L178
 2860              	.LVL396:
 2861              	.L308:
1170:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   uint32_t srcclk, pll_oscsource, pllvco, plln;    /* no init needed */
 2862              		.loc 1 1170 0
 2863 074a 0020     		movs	r0, #0
 2864              	.LVL397:
 2865 074c A4E4     		b	.L178
 2866              	.LVL398:
 2867              	.L309:
1591:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           }
 2868              		.loc 1 1591 0
 2869 074e 1948     		ldr	r0, .L367+8
 2870              	.LVL399:
 2871 0750 A2E4     		b	.L178
 2872              	.LVL400:
 2873              	.L310:
1597:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           }
 2874              		.loc 1 1597 0
 2875 0752 4FF40040 		mov	r0, #32768
 2876              	.LVL401:
 2877 0756 9FE4     		b	.L178
ARM GAS  /tmp/ccTapALo.s 			page 121


 2878              	.LVL402:
 2879              	.L311:
1170:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   uint32_t srcclk, pll_oscsource, pllvco, plln;    /* no init needed */
 2880              		.loc 1 1170 0
 2881 0758 0020     		movs	r0, #0
 2882              	.LVL403:
 2883 075a 9DE4     		b	.L178
 2884              	.LVL404:
 2885              	.L312:
1626:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           }
 2886              		.loc 1 1626 0
 2887 075c 1548     		ldr	r0, .L367+8
 2888              	.LVL405:
 2889 075e 9BE4     		b	.L178
 2890              	.LVL406:
 2891              	.L313:
1632:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           }
 2892              		.loc 1 1632 0
 2893 0760 4FF40040 		mov	r0, #32768
 2894              	.LVL407:
 2895 0764 98E4     		b	.L178
 2896              	.LVL408:
 2897              	.L315:
1170:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   uint32_t srcclk, pll_oscsource, pllvco, plln;    /* no init needed */
 2898              		.loc 1 1170 0
 2899 0766 0020     		movs	r0, #0
 2900              	.LVL409:
 2901 0768 96E4     		b	.L178
 2902              	.LVL410:
 2903              	.L316:
 2904 076a 0020     		movs	r0, #0
 2905              	.LVL411:
 2906 076c 94E4     		b	.L178
 2907              	.LVL412:
 2908              	.L318:
1768:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           }
 2909              		.loc 1 1768 0
 2910 076e 1148     		ldr	r0, .L367+8
 2911              	.LVL413:
 2912 0770 92E4     		b	.L178
 2913              	.LVL414:
 2914              	.L320:
1797:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           }
 2915              		.loc 1 1797 0
 2916 0772 1048     		ldr	r0, .L367+8
 2917              	.LVL415:
 2918 0774 90E4     		b	.L178
 2919              	.LVL416:
 2920              	.L322:
1826:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           }
 2921              		.loc 1 1826 0
 2922 0776 0F48     		ldr	r0, .L367+8
 2923              	.LVL417:
 2924 0778 8EE4     		b	.L178
 2925              	.LVL418:
 2926              	.L324:
1855:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           }
ARM GAS  /tmp/ccTapALo.s 			page 122


 2927              		.loc 1 1855 0
 2928 077a 0E48     		ldr	r0, .L367+8
 2929              	.LVL419:
 2930 077c 8CE4     		b	.L178
 2931              	.LVL420:
 2932              	.L325:
1170:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   uint32_t srcclk, pll_oscsource, pllvco, plln;    /* no init needed */
 2933              		.loc 1 1170 0
 2934 077e 0020     		movs	r0, #0
 2935              	.LVL421:
 2936 0780 8AE4     		b	.L178
 2937              	.LVL422:
 2938              	.L326:
1881:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           }
 2939              		.loc 1 1881 0
 2940 0782 4FF4FA40 		mov	r0, #32000
 2941              	.LVL423:
 2942 0786 87E4     		b	.L178
 2943              	.LVL424:
 2944              	.L327:
1887:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           }
 2945              		.loc 1 1887 0
 2946 0788 0A48     		ldr	r0, .L367+8
 2947              	.LVL425:
 2948 078a 85E4     		b	.L178
 2949              	.LVL426:
 2950              	.L328:
1893:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           }
 2951              		.loc 1 1893 0
 2952 078c 4FF40040 		mov	r0, #32768
 2953              	.LVL427:
 2954 0790 82E4     		b	.L178
 2955              	.LVL428:
 2956              	.L329:
1170:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   uint32_t srcclk, pll_oscsource, pllvco, plln;    /* no init needed */
 2957              		.loc 1 1170 0
 2958 0792 0020     		movs	r0, #0
 2959              	.LVL429:
 2960 0794 80E4     		b	.L178
 2961              	.LVL430:
 2962              	.L330:
1917:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           }
 2963              		.loc 1 1917 0
 2964 0796 4FF4FA40 		mov	r0, #32000
 2965              	.LVL431:
 2966 079a 7DE4     		b	.L178
 2967              	.LVL432:
 2968              	.L331:
1923:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           }
 2969              		.loc 1 1923 0
 2970 079c 0548     		ldr	r0, .L367+8
 2971              	.LVL433:
 2972 079e 7BE4     		b	.L178
 2973              	.LVL434:
 2974              	.L332:
1929:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           }
 2975              		.loc 1 1929 0
ARM GAS  /tmp/ccTapALo.s 			page 123


 2976 07a0 4FF40040 		mov	r0, #32768
 2977              	.LVL435:
 2978 07a4 78E4     		b	.L178
 2979              	.LVL436:
 2980              	.L334:
1955:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****           }
 2981              		.loc 1 1955 0
 2982 07a6 0348     		ldr	r0, .L367+8
 2983              	.LVL437:
2015:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** }
 2984              		.loc 1 2015 0
 2985 07a8 76E4     		b	.L178
 2986              	.L368:
 2987 07aa 00BF     		.align	2
 2988              	.L367:
 2989 07ac 00100240 		.word	1073876992
 2990 07b0 90D00300 		.word	250000
 2991 07b4 0024F400 		.word	16000000
 2992              		.cfi_endproc
 2993              	.LFE125:
 2995              		.section	.text.HAL_RCCEx_EnablePLLSAI1,"ax",%progbits
 2996              		.align	1
 2997              		.global	HAL_RCCEx_EnablePLLSAI1
 2998              		.syntax unified
 2999              		.thumb
 3000              		.thumb_func
 3001              		.fpu fpv4-sp-d16
 3003              	HAL_RCCEx_EnablePLLSAI1:
 3004              	.LFB126:
2046:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   uint32_t tickstart;
 3005              		.loc 1 2046 0
 3006              		.cfi_startproc
 3007              		@ args = 0, pretend = 0, frame = 0
 3008              		@ frame_needed = 0, uses_anonymous_args = 0
 3009              	.LVL438:
 3010 0000 38B5     		push	{r3, r4, r5, lr}
 3011              	.LCFI9:
 3012              		.cfi_def_cfa_offset 16
 3013              		.cfi_offset 3, -16
 3014              		.cfi_offset 4, -12
 3015              		.cfi_offset 5, -8
 3016              		.cfi_offset 14, -4
 3017 0002 0546     		mov	r5, r0
 3018              	.LVL439:
2060:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 3019              		.loc 1 2060 0
 3020 0004 1F4A     		ldr	r2, .L381
 3021 0006 1368     		ldr	r3, [r2]
 3022 0008 23F08063 		bic	r3, r3, #67108864
 3023 000c 1360     		str	r3, [r2]
2063:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 3024              		.loc 1 2063 0
 3025 000e FFF7FEFF 		bl	HAL_GetTick
 3026              	.LVL440:
 3027 0012 0446     		mov	r4, r0
 3028              	.LVL441:
 3029              	.L370:
ARM GAS  /tmp/ccTapALo.s 			page 124


2066:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
 3030              		.loc 1 2066 0
 3031 0014 1B4B     		ldr	r3, .L381
 3032 0016 1B68     		ldr	r3, [r3]
 3033 0018 13F0006F 		tst	r3, #134217728
 3034 001c 06D0     		beq	.L379
2068:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
 3035              		.loc 1 2068 0
 3036 001e FFF7FEFF 		bl	HAL_GetTick
 3037              	.LVL442:
 3038 0022 001B     		subs	r0, r0, r4
 3039 0024 0228     		cmp	r0, #2
 3040 0026 F5D9     		bls	.L370
2070:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       break;
 3041              		.loc 1 2070 0
 3042 0028 0324     		movs	r4, #3
 3043              	.LVL443:
 3044 002a 00E0     		b	.L371
 3045              	.LVL444:
 3046              	.L379:
2048:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 3047              		.loc 1 2048 0
 3048 002c 0024     		movs	r4, #0
 3049              	.LVL445:
 3050              	.L371:
2075:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
 3051              		.loc 1 2075 0
 3052 002e 0CB1     		cbz	r4, .L380
 3053              	.LVL446:
 3054              	.L373:
2107:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 3055              		.loc 1 2107 0
 3056 0030 2046     		mov	r0, r4
 3057 0032 38BD     		pop	{r3, r4, r5, pc}
 3058              	.LVL447:
 3059              	.L380:
2084:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
 3060              		.loc 1 2084 0
 3061 0034 AA68     		ldr	r2, [r5, #8]
 3062 0036 2B69     		ldr	r3, [r5, #16]
 3063 0038 5B08     		lsrs	r3, r3, #1
 3064 003a 013B     		subs	r3, r3, #1
 3065 003c 5B05     		lsls	r3, r3, #21
 3066 003e 43EA0223 		orr	r3, r3, r2, lsl #8
 3067 0042 6A69     		ldr	r2, [r5, #20]
 3068 0044 5208     		lsrs	r2, r2, #1
 3069 0046 013A     		subs	r2, r2, #1
 3070 0048 43EA4263 		orr	r3, r3, r2, lsl #25
 3071 004c EA68     		ldr	r2, [r5, #12]
 3072 004e 43EAC263 		orr	r3, r3, r2, lsl #27
 3073 0052 0C4A     		ldr	r2, .L381
 3074 0054 1361     		str	r3, [r2, #16]
2087:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 3075              		.loc 1 2087 0
 3076 0056 1369     		ldr	r3, [r2, #16]
 3077 0058 A969     		ldr	r1, [r5, #24]
 3078 005a 0B43     		orrs	r3, r3, r1
ARM GAS  /tmp/ccTapALo.s 			page 125


 3079 005c 1361     		str	r3, [r2, #16]
2090:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 3080              		.loc 1 2090 0
 3081 005e 1368     		ldr	r3, [r2]
 3082 0060 43F08063 		orr	r3, r3, #67108864
 3083 0064 1360     		str	r3, [r2]
2093:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 3084              		.loc 1 2093 0
 3085 0066 FFF7FEFF 		bl	HAL_GetTick
 3086              	.LVL448:
 3087 006a 0546     		mov	r5, r0
 3088              	.LVL449:
 3089              	.L374:
2096:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
 3090              		.loc 1 2096 0
 3091 006c 054B     		ldr	r3, .L381
 3092 006e 1B68     		ldr	r3, [r3]
 3093 0070 13F0006F 		tst	r3, #134217728
 3094 0074 DCD1     		bne	.L373
2098:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
 3095              		.loc 1 2098 0
 3096 0076 FFF7FEFF 		bl	HAL_GetTick
 3097              	.LVL450:
 3098 007a 401B     		subs	r0, r0, r5
 3099 007c 0228     		cmp	r0, #2
 3100 007e F5D9     		bls	.L374
2100:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         break;
 3101              		.loc 1 2100 0
 3102 0080 0324     		movs	r4, #3
 3103              	.LVL451:
 3104 0082 D5E7     		b	.L373
 3105              	.L382:
 3106              		.align	2
 3107              	.L381:
 3108 0084 00100240 		.word	1073876992
 3109              		.cfi_endproc
 3110              	.LFE126:
 3112              		.section	.text.HAL_RCCEx_DisablePLLSAI1,"ax",%progbits
 3113              		.align	1
 3114              		.global	HAL_RCCEx_DisablePLLSAI1
 3115              		.syntax unified
 3116              		.thumb
 3117              		.thumb_func
 3118              		.fpu fpv4-sp-d16
 3120              	HAL_RCCEx_DisablePLLSAI1:
 3121              	.LFB127:
2114:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   uint32_t tickstart;
 3122              		.loc 1 2114 0
 3123              		.cfi_startproc
 3124              		@ args = 0, pretend = 0, frame = 0
 3125              		@ frame_needed = 0, uses_anonymous_args = 0
 3126 0000 10B5     		push	{r4, lr}
 3127              	.LCFI10:
 3128              		.cfi_def_cfa_offset 8
 3129              		.cfi_offset 4, -8
 3130              		.cfi_offset 14, -4
 3131              	.LVL452:
ARM GAS  /tmp/ccTapALo.s 			page 126


2119:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 3132              		.loc 1 2119 0
 3133 0002 124A     		ldr	r2, .L391
 3134 0004 1368     		ldr	r3, [r2]
 3135 0006 23F08063 		bic	r3, r3, #67108864
 3136 000a 1360     		str	r3, [r2]
2122:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 3137              		.loc 1 2122 0
 3138 000c FFF7FEFF 		bl	HAL_GetTick
 3139              	.LVL453:
 3140 0010 0446     		mov	r4, r0
 3141              	.LVL454:
 3142              	.L384:
2125:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
 3143              		.loc 1 2125 0
 3144 0012 0E4B     		ldr	r3, .L391
 3145 0014 1B68     		ldr	r3, [r3]
 3146 0016 13F0006F 		tst	r3, #134217728
 3147 001a 06D0     		beq	.L390
2127:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
 3148              		.loc 1 2127 0
 3149 001c FFF7FEFF 		bl	HAL_GetTick
 3150              	.LVL455:
 3151 0020 001B     		subs	r0, r0, r4
 3152 0022 0228     		cmp	r0, #2
 3153 0024 F5D9     		bls	.L384
2129:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       break;
 3154              		.loc 1 2129 0
 3155 0026 0320     		movs	r0, #3
 3156 0028 00E0     		b	.L385
 3157              	.L390:
2116:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 3158              		.loc 1 2116 0
 3159 002a 0020     		movs	r0, #0
 3160              	.L385:
 3161              	.LVL456:
2135:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 3162              		.loc 1 2135 0
 3163 002c 074A     		ldr	r2, .L391
 3164 002e 1369     		ldr	r3, [r2, #16]
 3165 0030 23F08873 		bic	r3, r3, #17825792
 3166 0034 23F48033 		bic	r3, r3, #65536
 3167 0038 1361     		str	r3, [r2, #16]
2139:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
 3168              		.loc 1 2139 0
 3169 003a 1368     		ldr	r3, [r2]
 3170 003c 13F0085F 		tst	r3, #570425344
 3171 0040 03D1     		bne	.L387
2141:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   }
 3172              		.loc 1 2141 0
 3173 0042 D368     		ldr	r3, [r2, #12]
 3174 0044 23F00303 		bic	r3, r3, #3
 3175 0048 D360     		str	r3, [r2, #12]
 3176              	.L387:
2151:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 3177              		.loc 1 2151 0
 3178 004a 10BD     		pop	{r4, pc}
ARM GAS  /tmp/ccTapALo.s 			page 127


 3179              	.LVL457:
 3180              	.L392:
 3181              		.align	2
 3182              	.L391:
 3183 004c 00100240 		.word	1073876992
 3184              		.cfi_endproc
 3185              	.LFE127:
 3187              		.section	.text.HAL_RCCEx_EnablePLLSAI2,"ax",%progbits
 3188              		.align	1
 3189              		.global	HAL_RCCEx_EnablePLLSAI2
 3190              		.syntax unified
 3191              		.thumb
 3192              		.thumb_func
 3193              		.fpu fpv4-sp-d16
 3195              	HAL_RCCEx_EnablePLLSAI2:
 3196              	.LFB128:
2164:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   uint32_t tickstart;
 3197              		.loc 1 2164 0
 3198              		.cfi_startproc
 3199              		@ args = 0, pretend = 0, frame = 0
 3200              		@ frame_needed = 0, uses_anonymous_args = 0
 3201              	.LVL458:
 3202 0000 38B5     		push	{r3, r4, r5, lr}
 3203              	.LCFI11:
 3204              		.cfi_def_cfa_offset 16
 3205              		.cfi_offset 3, -16
 3206              		.cfi_offset 4, -12
 3207              		.cfi_offset 5, -8
 3208              		.cfi_offset 14, -4
 3209 0002 0546     		mov	r5, r0
 3210              	.LVL459:
2180:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 3211              		.loc 1 2180 0
 3212 0004 1D4A     		ldr	r2, .L405
 3213 0006 1368     		ldr	r3, [r2]
 3214 0008 23F08053 		bic	r3, r3, #268435456
 3215 000c 1360     		str	r3, [r2]
2183:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 3216              		.loc 1 2183 0
 3217 000e FFF7FEFF 		bl	HAL_GetTick
 3218              	.LVL460:
 3219 0012 0446     		mov	r4, r0
 3220              	.LVL461:
 3221              	.L394:
2186:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
 3222              		.loc 1 2186 0
 3223 0014 194B     		ldr	r3, .L405
 3224 0016 1B68     		ldr	r3, [r3]
 3225 0018 13F0005F 		tst	r3, #536870912
 3226 001c 06D0     		beq	.L403
2188:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
 3227              		.loc 1 2188 0
 3228 001e FFF7FEFF 		bl	HAL_GetTick
 3229              	.LVL462:
 3230 0022 001B     		subs	r0, r0, r4
 3231 0024 0228     		cmp	r0, #2
 3232 0026 F5D9     		bls	.L394
ARM GAS  /tmp/ccTapALo.s 			page 128


2190:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       break;
 3233              		.loc 1 2190 0
 3234 0028 0324     		movs	r4, #3
 3235              	.LVL463:
 3236 002a 00E0     		b	.L395
 3237              	.LVL464:
 3238              	.L403:
2166:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 3239              		.loc 1 2166 0
 3240 002c 0024     		movs	r4, #0
 3241              	.LVL465:
 3242              	.L395:
2195:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
 3243              		.loc 1 2195 0
 3244 002e 0CB1     		cbz	r4, .L404
 3245              	.LVL466:
 3246              	.L397:
2235:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 3247              		.loc 1 2235 0
 3248 0030 2046     		mov	r0, r4
 3249 0032 38BD     		pop	{r3, r4, r5, pc}
 3250              	.LVL467:
 3251              	.L404:
2212:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT && RCC_PLLSAI2Q_DIV_SUPPORT */
 3252              		.loc 1 2212 0
 3253 0034 AA68     		ldr	r2, [r5, #8]
 3254 0036 2B69     		ldr	r3, [r5, #16]
 3255 0038 5B08     		lsrs	r3, r3, #1
 3256 003a 013B     		subs	r3, r3, #1
 3257 003c 5B06     		lsls	r3, r3, #25
 3258 003e 43EA0223 		orr	r3, r3, r2, lsl #8
 3259 0042 EA68     		ldr	r2, [r5, #12]
 3260 0044 43EAC263 		orr	r3, r3, r2, lsl #27
 3261 0048 0C4A     		ldr	r2, .L405
 3262 004a 5361     		str	r3, [r2, #20]
2215:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 3263              		.loc 1 2215 0
 3264 004c 5369     		ldr	r3, [r2, #20]
 3265 004e 6969     		ldr	r1, [r5, #20]
 3266 0050 0B43     		orrs	r3, r3, r1
 3267 0052 5361     		str	r3, [r2, #20]
2218:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 3268              		.loc 1 2218 0
 3269 0054 1368     		ldr	r3, [r2]
 3270 0056 43F08053 		orr	r3, r3, #268435456
 3271 005a 1360     		str	r3, [r2]
2221:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 3272              		.loc 1 2221 0
 3273 005c FFF7FEFF 		bl	HAL_GetTick
 3274              	.LVL468:
 3275 0060 0546     		mov	r5, r0
 3276              	.LVL469:
 3277              	.L398:
2224:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
 3278              		.loc 1 2224 0
 3279 0062 064B     		ldr	r3, .L405
 3280 0064 1B68     		ldr	r3, [r3]
ARM GAS  /tmp/ccTapALo.s 			page 129


 3281 0066 13F0005F 		tst	r3, #536870912
 3282 006a E1D1     		bne	.L397
2226:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
 3283              		.loc 1 2226 0
 3284 006c FFF7FEFF 		bl	HAL_GetTick
 3285              	.LVL470:
 3286 0070 401B     		subs	r0, r0, r5
 3287 0072 0228     		cmp	r0, #2
 3288 0074 F5D9     		bls	.L398
2228:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****         break;
 3289              		.loc 1 2228 0
 3290 0076 0324     		movs	r4, #3
 3291              	.LVL471:
 3292 0078 DAE7     		b	.L397
 3293              	.L406:
 3294 007a 00BF     		.align	2
 3295              	.L405:
 3296 007c 00100240 		.word	1073876992
 3297              		.cfi_endproc
 3298              	.LFE128:
 3300              		.section	.text.HAL_RCCEx_DisablePLLSAI2,"ax",%progbits
 3301              		.align	1
 3302              		.global	HAL_RCCEx_DisablePLLSAI2
 3303              		.syntax unified
 3304              		.thumb
 3305              		.thumb_func
 3306              		.fpu fpv4-sp-d16
 3308              	HAL_RCCEx_DisablePLLSAI2:
 3309              	.LFB129:
2242:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   uint32_t tickstart;
 3310              		.loc 1 2242 0
 3311              		.cfi_startproc
 3312              		@ args = 0, pretend = 0, frame = 0
 3313              		@ frame_needed = 0, uses_anonymous_args = 0
 3314 0000 10B5     		push	{r4, lr}
 3315              	.LCFI12:
 3316              		.cfi_def_cfa_offset 8
 3317              		.cfi_offset 4, -8
 3318              		.cfi_offset 14, -4
 3319              	.LVL472:
2247:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 3320              		.loc 1 2247 0
 3321 0002 124A     		ldr	r2, .L415
 3322 0004 1368     		ldr	r3, [r2]
 3323 0006 23F08053 		bic	r3, r3, #268435456
 3324 000a 1360     		str	r3, [r2]
2250:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 3325              		.loc 1 2250 0
 3326 000c FFF7FEFF 		bl	HAL_GetTick
 3327              	.LVL473:
 3328 0010 0446     		mov	r4, r0
 3329              	.LVL474:
 3330              	.L408:
2253:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
 3331              		.loc 1 2253 0
 3332 0012 0E4B     		ldr	r3, .L415
 3333 0014 1B68     		ldr	r3, [r3]
ARM GAS  /tmp/ccTapALo.s 			page 130


 3334 0016 13F0005F 		tst	r3, #536870912
 3335 001a 06D0     		beq	.L414
2255:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
 3336              		.loc 1 2255 0
 3337 001c FFF7FEFF 		bl	HAL_GetTick
 3338              	.LVL475:
 3339 0020 001B     		subs	r0, r0, r4
 3340 0022 0228     		cmp	r0, #2
 3341 0024 F5D9     		bls	.L408
2257:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       break;
 3342              		.loc 1 2257 0
 3343 0026 0320     		movs	r0, #3
 3344 0028 00E0     		b	.L409
 3345              	.L414:
2244:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 3346              		.loc 1 2244 0
 3347 002a 0020     		movs	r0, #0
 3348              	.L409:
 3349              	.LVL476:
2266:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** #endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT && RCC_PLLSAI2Q_DIV_SUPPORT */
 3350              		.loc 1 2266 0
 3351 002c 074A     		ldr	r2, .L415
 3352 002e 5369     		ldr	r3, [r2, #20]
 3353 0030 23F08073 		bic	r3, r3, #16777216
 3354 0034 23F48033 		bic	r3, r3, #65536
 3355 0038 5361     		str	r3, [r2, #20]
2270:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
 3356              		.loc 1 2270 0
 3357 003a 1368     		ldr	r3, [r2]
 3358 003c 13F0206F 		tst	r3, #167772160
 3359 0040 03D1     		bne	.L411
2272:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   }
 3360              		.loc 1 2272 0
 3361 0042 D368     		ldr	r3, [r2, #12]
 3362 0044 23F00303 		bic	r3, r3, #3
 3363 0048 D360     		str	r3, [r2, #12]
 3364              	.L411:
2276:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 3365              		.loc 1 2276 0
 3366 004a 10BD     		pop	{r4, pc}
 3367              	.LVL477:
 3368              	.L416:
 3369              		.align	2
 3370              	.L415:
 3371 004c 00100240 		.word	1073876992
 3372              		.cfi_endproc
 3373              	.LFE129:
 3375              		.section	.text.HAL_RCCEx_WakeUpStopCLKConfig,"ax",%progbits
 3376              		.align	1
 3377              		.global	HAL_RCCEx_WakeUpStopCLKConfig
 3378              		.syntax unified
 3379              		.thumb
 3380              		.thumb_func
 3381              		.fpu fpv4-sp-d16
 3383              	HAL_RCCEx_WakeUpStopCLKConfig:
 3384              	.LFB130:
2291:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   assert_param(IS_RCC_STOP_WAKEUPCLOCK(WakeUpClk));
ARM GAS  /tmp/ccTapALo.s 			page 131


 3385              		.loc 1 2291 0
 3386              		.cfi_startproc
 3387              		@ args = 0, pretend = 0, frame = 0
 3388              		@ frame_needed = 0, uses_anonymous_args = 0
 3389              		@ link register save eliminated.
 3390              	.LVL478:
2294:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** }
 3391              		.loc 1 2294 0
 3392 0000 034A     		ldr	r2, .L418
 3393 0002 9368     		ldr	r3, [r2, #8]
 3394 0004 23F40043 		bic	r3, r3, #32768
 3395 0008 1843     		orrs	r0, r0, r3
 3396              	.LVL479:
 3397 000a 9060     		str	r0, [r2, #8]
2295:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 3398              		.loc 1 2295 0
 3399 000c 7047     		bx	lr
 3400              	.L419:
 3401 000e 00BF     		.align	2
 3402              	.L418:
 3403 0010 00100240 		.word	1073876992
 3404              		.cfi_endproc
 3405              	.LFE130:
 3407              		.section	.text.HAL_RCCEx_StandbyMSIRangeConfig,"ax",%progbits
 3408              		.align	1
 3409              		.global	HAL_RCCEx_StandbyMSIRangeConfig
 3410              		.syntax unified
 3411              		.thumb
 3412              		.thumb_func
 3413              		.fpu fpv4-sp-d16
 3415              	HAL_RCCEx_StandbyMSIRangeConfig:
 3416              	.LFB131:
2309:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   assert_param(IS_RCC_MSI_STANDBY_CLOCK_RANGE(MSIRange));
 3417              		.loc 1 2309 0
 3418              		.cfi_startproc
 3419              		@ args = 0, pretend = 0, frame = 0
 3420              		@ frame_needed = 0, uses_anonymous_args = 0
 3421              		@ link register save eliminated.
 3422              	.LVL480:
2312:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** }
 3423              		.loc 1 2312 0
 3424 0000 044A     		ldr	r2, .L421
 3425 0002 D2F89430 		ldr	r3, [r2, #148]
 3426 0006 23F47063 		bic	r3, r3, #3840
 3427 000a 43EA0010 		orr	r0, r3, r0, lsl #4
 3428              	.LVL481:
 3429 000e C2F89400 		str	r0, [r2, #148]
2313:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 3430              		.loc 1 2313 0
 3431 0012 7047     		bx	lr
 3432              	.L422:
 3433              		.align	2
 3434              	.L421:
 3435 0014 00100240 		.word	1073876992
 3436              		.cfi_endproc
 3437              	.LFE131:
 3439              		.section	.text.HAL_RCCEx_EnableLSECSS,"ax",%progbits
ARM GAS  /tmp/ccTapALo.s 			page 132


 3440              		.align	1
 3441              		.global	HAL_RCCEx_EnableLSECSS
 3442              		.syntax unified
 3443              		.thumb
 3444              		.thumb_func
 3445              		.fpu fpv4-sp-d16
 3447              	HAL_RCCEx_EnableLSECSS:
 3448              	.LFB132:
2323:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   SET_BIT(RCC->BDCR, RCC_BDCR_LSECSSON) ;
 3449              		.loc 1 2323 0
 3450              		.cfi_startproc
 3451              		@ args = 0, pretend = 0, frame = 0
 3452              		@ frame_needed = 0, uses_anonymous_args = 0
 3453              		@ link register save eliminated.
2324:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** }
 3454              		.loc 1 2324 0
 3455 0000 034A     		ldr	r2, .L424
 3456 0002 D2F89030 		ldr	r3, [r2, #144]
 3457 0006 43F02003 		orr	r3, r3, #32
 3458 000a C2F89030 		str	r3, [r2, #144]
2325:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 3459              		.loc 1 2325 0
 3460 000e 7047     		bx	lr
 3461              	.L425:
 3462              		.align	2
 3463              	.L424:
 3464 0010 00100240 		.word	1073876992
 3465              		.cfi_endproc
 3466              	.LFE132:
 3468              		.section	.text.HAL_RCCEx_DisableLSECSS,"ax",%progbits
 3469              		.align	1
 3470              		.global	HAL_RCCEx_DisableLSECSS
 3471              		.syntax unified
 3472              		.thumb
 3473              		.thumb_func
 3474              		.fpu fpv4-sp-d16
 3476              	HAL_RCCEx_DisableLSECSS:
 3477              	.LFB133:
2333:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSECSSON) ;
 3478              		.loc 1 2333 0
 3479              		.cfi_startproc
 3480              		@ args = 0, pretend = 0, frame = 0
 3481              		@ frame_needed = 0, uses_anonymous_args = 0
 3482              		@ link register save eliminated.
2334:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 3483              		.loc 1 2334 0
 3484 0000 054B     		ldr	r3, .L427
 3485 0002 D3F89020 		ldr	r2, [r3, #144]
 3486 0006 22F02002 		bic	r2, r2, #32
 3487 000a C3F89020 		str	r2, [r3, #144]
2337:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** }
 3488              		.loc 1 2337 0
 3489 000e 9A69     		ldr	r2, [r3, #24]
 3490 0010 22F40072 		bic	r2, r2, #512
 3491 0014 9A61     		str	r2, [r3, #24]
2338:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 3492              		.loc 1 2338 0
ARM GAS  /tmp/ccTapALo.s 			page 133


 3493 0016 7047     		bx	lr
 3494              	.L428:
 3495              		.align	2
 3496              	.L427:
 3497 0018 00100240 		.word	1073876992
 3498              		.cfi_endproc
 3499              	.LFE133:
 3501              		.section	.text.HAL_RCCEx_EnableLSECSS_IT,"ax",%progbits
 3502              		.align	1
 3503              		.global	HAL_RCCEx_EnableLSECSS_IT
 3504              		.syntax unified
 3505              		.thumb
 3506              		.thumb_func
 3507              		.fpu fpv4-sp-d16
 3509              	HAL_RCCEx_EnableLSECSS_IT:
 3510              	.LFB134:
2346:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Enable LSE CSS */
 3511              		.loc 1 2346 0
 3512              		.cfi_startproc
 3513              		@ args = 0, pretend = 0, frame = 0
 3514              		@ frame_needed = 0, uses_anonymous_args = 0
 3515              		@ link register save eliminated.
2348:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 3516              		.loc 1 2348 0
 3517 0000 0A4B     		ldr	r3, .L430
 3518 0002 D3F89020 		ldr	r2, [r3, #144]
 3519 0006 42F02002 		orr	r2, r2, #32
 3520 000a C3F89020 		str	r2, [r3, #144]
2351:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 3521              		.loc 1 2351 0
 3522 000e 9A69     		ldr	r2, [r3, #24]
 3523 0010 42F40072 		orr	r2, r2, #512
 3524 0014 9A61     		str	r2, [r3, #24]
2354:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   __HAL_RCC_LSECSS_EXTI_ENABLE_RISING_EDGE();
 3525              		.loc 1 2354 0
 3526 0016 A3F58633 		sub	r3, r3, #68608
 3527 001a 1A68     		ldr	r2, [r3]
 3528 001c 42F40022 		orr	r2, r2, #524288
 3529 0020 1A60     		str	r2, [r3]
2355:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** }
 3530              		.loc 1 2355 0
 3531 0022 9A68     		ldr	r2, [r3, #8]
 3532 0024 42F40022 		orr	r2, r2, #524288
 3533 0028 9A60     		str	r2, [r3, #8]
2356:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 3534              		.loc 1 2356 0
 3535 002a 7047     		bx	lr
 3536              	.L431:
 3537              		.align	2
 3538              	.L430:
 3539 002c 00100240 		.word	1073876992
 3540              		.cfi_endproc
 3541              	.LFE134:
 3543              		.section	.text.HAL_RCCEx_LSECSS_Callback,"ax",%progbits
 3544              		.align	1
 3545              		.weak	HAL_RCCEx_LSECSS_Callback
 3546              		.syntax unified
ARM GAS  /tmp/ccTapALo.s 			page 134


 3547              		.thumb
 3548              		.thumb_func
 3549              		.fpu fpv4-sp-d16
 3551              	HAL_RCCEx_LSECSS_Callback:
 3552              	.LFB136:
2380:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* NOTE : This function should not be modified, when the callback is needed,
 3553              		.loc 1 2380 0
 3554              		.cfi_startproc
 3555              		@ args = 0, pretend = 0, frame = 0
 3556              		@ frame_needed = 0, uses_anonymous_args = 0
 3557              		@ link register save eliminated.
2384:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 3558              		.loc 1 2384 0
 3559 0000 7047     		bx	lr
 3560              		.cfi_endproc
 3561              	.LFE136:
 3563              		.section	.text.HAL_RCCEx_LSECSS_IRQHandler,"ax",%progbits
 3564              		.align	1
 3565              		.global	HAL_RCCEx_LSECSS_IRQHandler
 3566              		.syntax unified
 3567              		.thumb
 3568              		.thumb_func
 3569              		.fpu fpv4-sp-d16
 3571              	HAL_RCCEx_LSECSS_IRQHandler:
 3572              	.LFB135:
2363:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Check RCC LSE CSSF flag  */
 3573              		.loc 1 2363 0
 3574              		.cfi_startproc
 3575              		@ args = 0, pretend = 0, frame = 0
 3576              		@ frame_needed = 0, uses_anonymous_args = 0
 3577 0000 08B5     		push	{r3, lr}
 3578              	.LCFI13:
 3579              		.cfi_def_cfa_offset 8
 3580              		.cfi_offset 3, -8
 3581              		.cfi_offset 14, -4
2365:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
 3582              		.loc 1 2365 0
 3583 0002 064B     		ldr	r3, .L437
 3584 0004 DB69     		ldr	r3, [r3, #28]
 3585 0006 13F4007F 		tst	r3, #512
 3586 000a 00D1     		bne	.L436
 3587              	.L433:
2373:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 3588              		.loc 1 2373 0
 3589 000c 08BD     		pop	{r3, pc}
 3590              	.L436:
2368:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 3591              		.loc 1 2368 0
 3592 000e FFF7FEFF 		bl	HAL_RCCEx_LSECSS_Callback
 3593              	.LVL482:
2371:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   }
 3594              		.loc 1 2371 0
 3595 0012 024B     		ldr	r3, .L437
 3596 0014 4FF40072 		mov	r2, #512
 3597 0018 1A62     		str	r2, [r3, #32]
2373:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 3598              		.loc 1 2373 0
ARM GAS  /tmp/ccTapALo.s 			page 135


 3599 001a F7E7     		b	.L433
 3600              	.L438:
 3601              		.align	2
 3602              	.L437:
 3603 001c 00100240 		.word	1073876992
 3604              		.cfi_endproc
 3605              	.LFE135:
 3607              		.section	.text.HAL_RCCEx_EnableLSCO,"ax",%progbits
 3608              		.align	1
 3609              		.global	HAL_RCCEx_EnableLSCO
 3610              		.syntax unified
 3611              		.thumb
 3612              		.thumb_func
 3613              		.fpu fpv4-sp-d16
 3615              	HAL_RCCEx_EnableLSCO:
 3616              	.LFB137:
2395:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   GPIO_InitTypeDef GPIO_InitStruct;
 3617              		.loc 1 2395 0
 3618              		.cfi_startproc
 3619              		@ args = 0, pretend = 0, frame = 32
 3620              		@ frame_needed = 0, uses_anonymous_args = 0
 3621              	.LVL483:
 3622 0000 30B5     		push	{r4, r5, lr}
 3623              	.LCFI14:
 3624              		.cfi_def_cfa_offset 12
 3625              		.cfi_offset 4, -12
 3626              		.cfi_offset 5, -8
 3627              		.cfi_offset 14, -4
 3628 0002 89B0     		sub	sp, sp, #36
 3629              	.LCFI15:
 3630              		.cfi_def_cfa_offset 48
 3631 0004 0546     		mov	r5, r0
 3632              	.LVL484:
 3633              	.LBB6:
2404:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 3634              		.loc 1 2404 0
 3635 0006 244C     		ldr	r4, .L450
 3636 0008 E36C     		ldr	r3, [r4, #76]
 3637 000a 43F00103 		orr	r3, r3, #1
 3638 000e E364     		str	r3, [r4, #76]
 3639 0010 E36C     		ldr	r3, [r4, #76]
 3640 0012 03F00103 		and	r3, r3, #1
 3641 0016 0193     		str	r3, [sp, #4]
 3642 0018 019B     		ldr	r3, [sp, #4]
 3643              	.LBE6:
2407:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 3644              		.loc 1 2407 0
 3645 001a 0423     		movs	r3, #4
 3646 001c 0393     		str	r3, [sp, #12]
2408:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 3647              		.loc 1 2408 0
 3648 001e 0323     		movs	r3, #3
 3649 0020 0493     		str	r3, [sp, #16]
2409:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 3650              		.loc 1 2409 0
 3651 0022 0223     		movs	r3, #2
 3652 0024 0693     		str	r3, [sp, #24]
ARM GAS  /tmp/ccTapALo.s 			page 136


2410:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   HAL_GPIO_Init(LSCO_GPIO_PORT, &GPIO_InitStruct);
 3653              		.loc 1 2410 0
 3654 0026 0023     		movs	r3, #0
 3655 0028 0593     		str	r3, [sp, #20]
2411:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 3656              		.loc 1 2411 0
 3657 002a 03A9     		add	r1, sp, #12
 3658 002c 4FF09040 		mov	r0, #1207959552
 3659              	.LVL485:
 3660 0030 FFF7FEFF 		bl	HAL_GPIO_Init
 3661              	.LVL486:
2414:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
 3662              		.loc 1 2414 0
 3663 0034 A36D     		ldr	r3, [r4, #88]
 3664 0036 13F0805F 		tst	r3, #268435456
 3665 003a 1DD1     		bne	.L444
 3666              	.LBB7:
2416:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     pwrclkchanged = SET;
 3667              		.loc 1 2416 0
 3668 003c A26D     		ldr	r2, [r4, #88]
 3669 003e 42F08052 		orr	r2, r2, #268435456
 3670 0042 A265     		str	r2, [r4, #88]
 3671 0044 A36D     		ldr	r3, [r4, #88]
 3672 0046 03F08053 		and	r3, r3, #268435456
 3673 004a 0293     		str	r3, [sp, #8]
 3674 004c 029B     		ldr	r3, [sp, #8]
 3675              	.LVL487:
 3676              	.LBE7:
2417:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   }
 3677              		.loc 1 2417 0
 3678 004e 0124     		movs	r4, #1
 3679              	.LVL488:
 3680              	.L440:
2419:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
 3681              		.loc 1 2419 0
 3682 0050 124B     		ldr	r3, .L450+4
 3683 0052 1B68     		ldr	r3, [r3]
 3684 0054 13F4807F 		tst	r3, #256
 3685 0058 10D0     		beq	.L447
2398:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 3686              		.loc 1 2398 0
 3687 005a 0022     		movs	r2, #0
 3688              	.LVL489:
 3689              	.L441:
2425:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 3690              		.loc 1 2425 0
 3691 005c 0E4B     		ldr	r3, .L450
 3692 005e D3F89000 		ldr	r0, [r3, #144]
 3693 0062 20F04070 		bic	r0, r0, #50331648
 3694 0066 2843     		orrs	r0, r0, r5
 3695 0068 40F08070 		orr	r0, r0, #16777216
 3696 006c C3F89000 		str	r0, [r3, #144]
2427:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
 3697              		.loc 1 2427 0
 3698 0070 42B9     		cbnz	r2, .L448
 3699              	.LVL490:
 3700              	.L442:
ARM GAS  /tmp/ccTapALo.s 			page 137


2431:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
 3701              		.loc 1 2431 0
 3702 0072 54B9     		cbnz	r4, .L449
 3703              	.L439:
2435:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 3704              		.loc 1 2435 0
 3705 0074 09B0     		add	sp, sp, #36
 3706              	.LCFI16:
 3707              		.cfi_remember_state
 3708              		.cfi_def_cfa_offset 12
 3709              		@ sp needed
 3710 0076 30BD     		pop	{r4, r5, pc}
 3711              	.LVL491:
 3712              	.L444:
 3713              	.LCFI17:
 3714              		.cfi_restore_state
2397:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   FlagStatus       backupchanged = RESET;
 3715              		.loc 1 2397 0
 3716 0078 0024     		movs	r4, #0
 3717 007a E9E7     		b	.L440
 3718              	.LVL492:
 3719              	.L447:
2421:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     backupchanged = SET;
 3720              		.loc 1 2421 0
 3721 007c FFF7FEFF 		bl	HAL_PWR_EnableBkUpAccess
 3722              	.LVL493:
2422:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   }
 3723              		.loc 1 2422 0
 3724 0080 0122     		movs	r2, #1
 3725 0082 EBE7     		b	.L441
 3726              	.LVL494:
 3727              	.L448:
2429:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   }
 3728              		.loc 1 2429 0
 3729 0084 FFF7FEFF 		bl	HAL_PWR_DisableBkUpAccess
 3730              	.LVL495:
 3731 0088 F3E7     		b	.L442
 3732              	.L449:
2433:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   }
 3733              		.loc 1 2433 0
 3734 008a 034A     		ldr	r2, .L450
 3735 008c 936D     		ldr	r3, [r2, #88]
 3736 008e 23F08053 		bic	r3, r3, #268435456
 3737 0092 9365     		str	r3, [r2, #88]
2435:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 3738              		.loc 1 2435 0
 3739 0094 EEE7     		b	.L439
 3740              	.L451:
 3741 0096 00BF     		.align	2
 3742              	.L450:
 3743 0098 00100240 		.word	1073876992
 3744 009c 00700040 		.word	1073770496
 3745              		.cfi_endproc
 3746              	.LFE137:
 3748              		.section	.text.HAL_RCCEx_DisableLSCO,"ax",%progbits
 3749              		.align	1
 3750              		.global	HAL_RCCEx_DisableLSCO
ARM GAS  /tmp/ccTapALo.s 			page 138


 3751              		.syntax unified
 3752              		.thumb
 3753              		.thumb_func
 3754              		.fpu fpv4-sp-d16
 3756              	HAL_RCCEx_DisableLSCO:
 3757              	.LFB138:
2442:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   FlagStatus       pwrclkchanged = RESET;
 3758              		.loc 1 2442 0
 3759              		.cfi_startproc
 3760              		@ args = 0, pretend = 0, frame = 8
 3761              		@ frame_needed = 0, uses_anonymous_args = 0
 3762 0000 10B5     		push	{r4, lr}
 3763              	.LCFI18:
 3764              		.cfi_def_cfa_offset 8
 3765              		.cfi_offset 4, -8
 3766              		.cfi_offset 14, -4
 3767 0002 82B0     		sub	sp, sp, #8
 3768              	.LCFI19:
 3769              		.cfi_def_cfa_offset 16
 3770              	.LVL496:
2447:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
 3771              		.loc 1 2447 0
 3772 0004 174B     		ldr	r3, .L463
 3773 0006 9B6D     		ldr	r3, [r3, #88]
 3774 0008 13F0805F 		tst	r3, #268435456
 3775 000c 1BD1     		bne	.L457
 3776              	.LBB8:
2449:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     pwrclkchanged = SET;
 3777              		.loc 1 2449 0
 3778 000e 154B     		ldr	r3, .L463
 3779 0010 9A6D     		ldr	r2, [r3, #88]
 3780 0012 42F08052 		orr	r2, r2, #268435456
 3781 0016 9A65     		str	r2, [r3, #88]
 3782 0018 9B6D     		ldr	r3, [r3, #88]
 3783 001a 03F08053 		and	r3, r3, #268435456
 3784 001e 0193     		str	r3, [sp, #4]
 3785 0020 019B     		ldr	r3, [sp, #4]
 3786              	.LVL497:
 3787              	.LBE8:
2450:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   }
 3788              		.loc 1 2450 0
 3789 0022 0124     		movs	r4, #1
 3790              	.LVL498:
 3791              	.L453:
2452:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
 3792              		.loc 1 2452 0
 3793 0024 104B     		ldr	r3, .L463+4
 3794 0026 1B68     		ldr	r3, [r3]
 3795 0028 13F4807F 		tst	r3, #256
 3796 002c 0DD0     		beq	.L460
2444:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 3797              		.loc 1 2444 0
 3798 002e 0021     		movs	r1, #0
 3799              	.LVL499:
 3800              	.L454:
2459:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 3801              		.loc 1 2459 0
ARM GAS  /tmp/ccTapALo.s 			page 139


 3802 0030 0C4A     		ldr	r2, .L463
 3803 0032 D2F89030 		ldr	r3, [r2, #144]
 3804 0036 23F08073 		bic	r3, r3, #16777216
 3805 003a C2F89030 		str	r3, [r2, #144]
2462:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
 3806              		.loc 1 2462 0
 3807 003e 41B9     		cbnz	r1, .L461
 3808              	.LVL500:
 3809              	.L455:
2467:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
 3810              		.loc 1 2467 0
 3811 0040 54B9     		cbnz	r4, .L462
 3812              	.L452:
2471:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 3813              		.loc 1 2471 0
 3814 0042 02B0     		add	sp, sp, #8
 3815              	.LCFI20:
 3816              		.cfi_remember_state
 3817              		.cfi_def_cfa_offset 8
 3818              		@ sp needed
 3819 0044 10BD     		pop	{r4, pc}
 3820              	.LVL501:
 3821              	.L457:
 3822              	.LCFI21:
 3823              		.cfi_restore_state
2443:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   FlagStatus       backupchanged = RESET;
 3824              		.loc 1 2443 0
 3825 0046 0024     		movs	r4, #0
 3826 0048 ECE7     		b	.L453
 3827              	.LVL502:
 3828              	.L460:
2455:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     backupchanged = SET;
 3829              		.loc 1 2455 0
 3830 004a FFF7FEFF 		bl	HAL_PWR_EnableBkUpAccess
 3831              	.LVL503:
2456:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   }
 3832              		.loc 1 2456 0
 3833 004e 0121     		movs	r1, #1
 3834 0050 EEE7     		b	.L454
 3835              	.LVL504:
 3836              	.L461:
2465:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   }
 3837              		.loc 1 2465 0
 3838 0052 FFF7FEFF 		bl	HAL_PWR_DisableBkUpAccess
 3839              	.LVL505:
 3840 0056 F3E7     		b	.L455
 3841              	.L462:
2469:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   }
 3842              		.loc 1 2469 0
 3843 0058 024A     		ldr	r2, .L463
 3844 005a 936D     		ldr	r3, [r2, #88]
 3845 005c 23F08053 		bic	r3, r3, #268435456
 3846 0060 9365     		str	r3, [r2, #88]
2471:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 3847              		.loc 1 2471 0
 3848 0062 EEE7     		b	.L452
 3849              	.L464:
ARM GAS  /tmp/ccTapALo.s 			page 140


 3850              		.align	2
 3851              	.L463:
 3852 0064 00100240 		.word	1073876992
 3853 0068 00700040 		.word	1073770496
 3854              		.cfi_endproc
 3855              	.LFE138:
 3857              		.section	.text.HAL_RCCEx_EnableMSIPLLMode,"ax",%progbits
 3858              		.align	1
 3859              		.global	HAL_RCCEx_EnableMSIPLLMode
 3860              		.syntax unified
 3861              		.thumb
 3862              		.thumb_func
 3863              		.fpu fpv4-sp-d16
 3865              	HAL_RCCEx_EnableMSIPLLMode:
 3866              	.LFB139:
2480:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   SET_BIT(RCC->CR, RCC_CR_MSIPLLEN) ;
 3867              		.loc 1 2480 0
 3868              		.cfi_startproc
 3869              		@ args = 0, pretend = 0, frame = 0
 3870              		@ frame_needed = 0, uses_anonymous_args = 0
 3871              		@ link register save eliminated.
2481:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** }
 3872              		.loc 1 2481 0
 3873 0000 024A     		ldr	r2, .L466
 3874 0002 1368     		ldr	r3, [r2]
 3875 0004 43F00403 		orr	r3, r3, #4
 3876 0008 1360     		str	r3, [r2]
2482:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 3877              		.loc 1 2482 0
 3878 000a 7047     		bx	lr
 3879              	.L467:
 3880              		.align	2
 3881              	.L466:
 3882 000c 00100240 		.word	1073876992
 3883              		.cfi_endproc
 3884              	.LFE139:
 3886              		.section	.text.HAL_RCCEx_DisableMSIPLLMode,"ax",%progbits
 3887              		.align	1
 3888              		.global	HAL_RCCEx_DisableMSIPLLMode
 3889              		.syntax unified
 3890              		.thumb
 3891              		.thumb_func
 3892              		.fpu fpv4-sp-d16
 3894              	HAL_RCCEx_DisableMSIPLLMode:
 3895              	.LFB140:
2490:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   CLEAR_BIT(RCC->CR, RCC_CR_MSIPLLEN) ;
 3896              		.loc 1 2490 0
 3897              		.cfi_startproc
 3898              		@ args = 0, pretend = 0, frame = 0
 3899              		@ frame_needed = 0, uses_anonymous_args = 0
 3900              		@ link register save eliminated.
2491:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** }
 3901              		.loc 1 2491 0
 3902 0000 024A     		ldr	r2, .L469
 3903 0002 1368     		ldr	r3, [r2]
 3904 0004 23F00403 		bic	r3, r3, #4
 3905 0008 1360     		str	r3, [r2]
ARM GAS  /tmp/ccTapALo.s 			page 141


2492:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 3906              		.loc 1 2492 0
 3907 000a 7047     		bx	lr
 3908              	.L470:
 3909              		.align	2
 3910              	.L469:
 3911 000c 00100240 		.word	1073876992
 3912              		.cfi_endproc
 3913              	.LFE140:
 3915              		.section	.text.HAL_RCCEx_CRSConfig,"ax",%progbits
 3916              		.align	1
 3917              		.global	HAL_RCCEx_CRSConfig
 3918              		.syntax unified
 3919              		.thumb
 3920              		.thumb_func
 3921              		.fpu fpv4-sp-d16
 3923              	HAL_RCCEx_CRSConfig:
 3924              	.LFB141:
2570:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   uint32_t value;  /* no init needed */
 3925              		.loc 1 2570 0
 3926              		.cfi_startproc
 3927              		@ args = 0, pretend = 0, frame = 0
 3928              		@ frame_needed = 0, uses_anonymous_args = 0
 3929              		@ link register save eliminated.
 3930              	.LVL506:
2584:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   __HAL_RCC_CRS_RELEASE_RESET();
 3931              		.loc 1 2584 0
 3932 0000 104B     		ldr	r3, .L472
 3933 0002 9A6B     		ldr	r2, [r3, #56]
 3934 0004 42F08072 		orr	r2, r2, #16777216
 3935 0008 9A63     		str	r2, [r3, #56]
2585:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 3936              		.loc 1 2585 0
 3937 000a 9A6B     		ldr	r2, [r3, #56]
 3938 000c 22F08072 		bic	r2, r2, #16777216
 3939 0010 9A63     		str	r2, [r3, #56]
2590:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Set the RELOAD[15:0] bits according to ReloadValue value */
 3940              		.loc 1 2590 0
 3941 0012 0368     		ldr	r3, [r0]
 3942 0014 4268     		ldr	r2, [r0, #4]
 3943 0016 1343     		orrs	r3, r3, r2
 3944 0018 8268     		ldr	r2, [r0, #8]
 3945 001a 1A43     		orrs	r2, r2, r3
 3946              	.LVL507:
2592:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Set the FELIM[7:0] bits according to ErrorLimitValue value */
 3947              		.loc 1 2592 0
 3948 001c C368     		ldr	r3, [r0, #12]
 3949 001e 1343     		orrs	r3, r3, r2
 3950              	.LVL508:
2594:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   WRITE_REG(CRS->CFGR, value);
 3951              		.loc 1 2594 0
 3952 0020 0269     		ldr	r2, [r0, #16]
 3953 0022 43EA0242 		orr	r2, r3, r2, lsl #16
 3954              	.LVL509:
2595:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 3955              		.loc 1 2595 0
 3956 0026 084B     		ldr	r3, .L472+4
ARM GAS  /tmp/ccTapALo.s 			page 142


 3957 0028 5A60     		str	r2, [r3, #4]
2600:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 3958              		.loc 1 2600 0
 3959 002a 1A68     		ldr	r2, [r3]
 3960              	.LVL510:
 3961 002c 22F47C52 		bic	r2, r2, #16128
 3962 0030 4169     		ldr	r1, [r0, #20]
 3963 0032 42EA0122 		orr	r2, r2, r1, lsl #8
 3964 0036 1A60     		str	r2, [r3]
 3965              	.LVL511:
2605:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** }
 3966              		.loc 1 2605 0
 3967 0038 1A68     		ldr	r2, [r3]
 3968 003a 42F06002 		orr	r2, r2, #96
 3969 003e 1A60     		str	r2, [r3]
2606:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 3970              		.loc 1 2606 0
 3971 0040 7047     		bx	lr
 3972              	.L473:
 3973 0042 00BF     		.align	2
 3974              	.L472:
 3975 0044 00100240 		.word	1073876992
 3976 0048 00600040 		.word	1073766400
 3977              		.cfi_endproc
 3978              	.LFE141:
 3980              		.section	.text.HAL_RCCEx_CRSSoftwareSynchronizationGenerate,"ax",%progbits
 3981              		.align	1
 3982              		.global	HAL_RCCEx_CRSSoftwareSynchronizationGenerate
 3983              		.syntax unified
 3984              		.thumb
 3985              		.thumb_func
 3986              		.fpu fpv4-sp-d16
 3988              	HAL_RCCEx_CRSSoftwareSynchronizationGenerate:
 3989              	.LFB142:
2613:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   SET_BIT(CRS->CR, CRS_CR_SWSYNC);
 3990              		.loc 1 2613 0
 3991              		.cfi_startproc
 3992              		@ args = 0, pretend = 0, frame = 0
 3993              		@ frame_needed = 0, uses_anonymous_args = 0
 3994              		@ link register save eliminated.
2614:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** }
 3995              		.loc 1 2614 0
 3996 0000 024A     		ldr	r2, .L475
 3997 0002 1368     		ldr	r3, [r2]
 3998 0004 43F08003 		orr	r3, r3, #128
 3999 0008 1360     		str	r3, [r2]
2615:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 4000              		.loc 1 2615 0
 4001 000a 7047     		bx	lr
 4002              	.L476:
 4003              		.align	2
 4004              	.L475:
 4005 000c 00600040 		.word	1073766400
 4006              		.cfi_endproc
 4007              	.LFE142:
 4009              		.section	.text.HAL_RCCEx_CRSGetSynchronizationInfo,"ax",%progbits
 4010              		.align	1
ARM GAS  /tmp/ccTapALo.s 			page 143


 4011              		.global	HAL_RCCEx_CRSGetSynchronizationInfo
 4012              		.syntax unified
 4013              		.thumb
 4014              		.thumb_func
 4015              		.fpu fpv4-sp-d16
 4017              	HAL_RCCEx_CRSGetSynchronizationInfo:
 4018              	.LFB143:
2623:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Check the parameter */
 4019              		.loc 1 2623 0
 4020              		.cfi_startproc
 4021              		@ args = 0, pretend = 0, frame = 0
 4022              		@ frame_needed = 0, uses_anonymous_args = 0
 4023              		@ link register save eliminated.
 4024              	.LVL512:
2628:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 4025              		.loc 1 2628 0
 4026 0000 074B     		ldr	r3, .L478
 4027 0002 5A68     		ldr	r2, [r3, #4]
 4028 0004 92B2     		uxth	r2, r2
 4029 0006 0260     		str	r2, [r0]
2631:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 4030              		.loc 1 2631 0
 4031 0008 1A68     		ldr	r2, [r3]
 4032 000a C2F30522 		ubfx	r2, r2, #8, #6
 4033 000e 4260     		str	r2, [r0, #4]
2634:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 4034              		.loc 1 2634 0
 4035 0010 9A68     		ldr	r2, [r3, #8]
 4036 0012 120C     		lsrs	r2, r2, #16
 4037 0014 8260     		str	r2, [r0, #8]
2637:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** }
 4038              		.loc 1 2637 0
 4039 0016 9B68     		ldr	r3, [r3, #8]
 4040 0018 03F40043 		and	r3, r3, #32768
 4041 001c C360     		str	r3, [r0, #12]
2638:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 4042              		.loc 1 2638 0
 4043 001e 7047     		bx	lr
 4044              	.L479:
 4045              		.align	2
 4046              	.L478:
 4047 0020 00600040 		.word	1073766400
 4048              		.cfi_endproc
 4049              	.LFE143:
 4051              		.section	.text.HAL_RCCEx_CRSWaitSynchronization,"ax",%progbits
 4052              		.align	1
 4053              		.global	HAL_RCCEx_CRSWaitSynchronization
 4054              		.syntax unified
 4055              		.thumb
 4056              		.thumb_func
 4057              		.fpu fpv4-sp-d16
 4059              	HAL_RCCEx_CRSWaitSynchronization:
 4060              	.LFB144:
2656:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   uint32_t crsstatus = RCC_CRS_NONE;
 4061              		.loc 1 2656 0
 4062              		.cfi_startproc
 4063              		@ args = 0, pretend = 0, frame = 0
ARM GAS  /tmp/ccTapALo.s 			page 144


 4064              		@ frame_needed = 0, uses_anonymous_args = 0
 4065              	.LVL513:
 4066 0000 70B5     		push	{r4, r5, r6, lr}
 4067              	.LCFI22:
 4068              		.cfi_def_cfa_offset 16
 4069              		.cfi_offset 4, -16
 4070              		.cfi_offset 5, -12
 4071              		.cfi_offset 6, -8
 4072              		.cfi_offset 14, -4
 4073 0002 0546     		mov	r5, r0
 4074              	.LVL514:
2661:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 4075              		.loc 1 2661 0
 4076 0004 FFF7FEFF 		bl	HAL_GetTick
 4077              	.LVL515:
 4078 0008 0646     		mov	r6, r0
 4079              	.LVL516:
2657:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   uint32_t tickstart;
 4080              		.loc 1 2657 0
 4081 000a 0024     		movs	r4, #0
 4082 000c 0BE0     		b	.L488
 4083              	.LVL517:
 4084              	.L493:
2668:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
 4085              		.loc 1 2668 0
 4086 000e FFF7FEFF 		bl	HAL_GetTick
 4087              	.LVL518:
 4088 0012 801B     		subs	r0, r0, r6
 4089 0014 A842     		cmp	r0, r5
 4090 0016 02D8     		bhi	.L489
2668:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
 4091              		.loc 1 2668 0 is_stmt 0 discriminator 1
 4092 0018 45B9     		cbnz	r5, .L481
2670:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
 4093              		.loc 1 2670 0 is_stmt 1
 4094 001a 0124     		movs	r4, #1
 4095              	.LVL519:
 4096 001c 06E0     		b	.L481
 4097              	.LVL520:
 4098              	.L489:
 4099 001e 0124     		movs	r4, #1
 4100              	.LVL521:
 4101 0020 04E0     		b	.L481
 4102              	.LVL522:
 4103              	.L487:
2729:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 4104              		.loc 1 2729 0
 4105 0022 002C     		cmp	r4, #0
 4106 0024 3DD1     		bne	.L492
 4107              	.LVL523:
 4108              	.L488:
2666:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
 4109              		.loc 1 2666 0
 4110 0026 B5F1FF3F 		cmp	r5, #-1
 4111 002a F0D1     		bne	.L493
 4112              	.LVL524:
 4113              	.L481:
ARM GAS  /tmp/ccTapALo.s 			page 145


2674:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
 4114              		.loc 1 2674 0
 4115 002c 1E4B     		ldr	r3, .L494
 4116 002e 9B68     		ldr	r3, [r3, #8]
 4117 0030 13F0010F 		tst	r3, #1
 4118 0034 04D0     		beq	.L482
2677:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 4119              		.loc 1 2677 0
 4120 0036 44F00204 		orr	r4, r4, #2
 4121              	.LVL525:
2680:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     }
 4122              		.loc 1 2680 0
 4123 003a 1B4B     		ldr	r3, .L494
 4124 003c 0122     		movs	r2, #1
 4125 003e DA60     		str	r2, [r3, #12]
 4126              	.L482:
2684:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
 4127              		.loc 1 2684 0
 4128 0040 194B     		ldr	r3, .L494
 4129 0042 9B68     		ldr	r3, [r3, #8]
 4130 0044 13F0020F 		tst	r3, #2
 4131 0048 04D0     		beq	.L483
2687:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 4132              		.loc 1 2687 0
 4133 004a 44F00404 		orr	r4, r4, #4
 4134              	.LVL526:
2690:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     }
 4135              		.loc 1 2690 0
 4136 004e 164B     		ldr	r3, .L494
 4137 0050 0222     		movs	r2, #2
 4138 0052 DA60     		str	r2, [r3, #12]
 4139              	.L483:
2694:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
 4140              		.loc 1 2694 0
 4141 0054 144B     		ldr	r3, .L494
 4142 0056 9B68     		ldr	r3, [r3, #8]
 4143 0058 13F4806F 		tst	r3, #1024
 4144 005c 04D0     		beq	.L484
2697:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 4145              		.loc 1 2697 0
 4146 005e 44F02004 		orr	r4, r4, #32
 4147              	.LVL527:
2700:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     }
 4148              		.loc 1 2700 0
 4149 0062 114B     		ldr	r3, .L494
 4150 0064 0422     		movs	r2, #4
 4151 0066 DA60     		str	r2, [r3, #12]
 4152              	.L484:
2704:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
 4153              		.loc 1 2704 0
 4154 0068 0F4B     		ldr	r3, .L494
 4155 006a 9B68     		ldr	r3, [r3, #8]
 4156 006c 13F4807F 		tst	r3, #256
 4157 0070 04D0     		beq	.L485
2707:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 4158              		.loc 1 2707 0
 4159 0072 44F00804 		orr	r4, r4, #8
ARM GAS  /tmp/ccTapALo.s 			page 146


 4160              	.LVL528:
2710:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     }
 4161              		.loc 1 2710 0
 4162 0076 0C4B     		ldr	r3, .L494
 4163 0078 0422     		movs	r2, #4
 4164 007a DA60     		str	r2, [r3, #12]
 4165              	.L485:
2714:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
 4166              		.loc 1 2714 0
 4167 007c 0A4B     		ldr	r3, .L494
 4168 007e 9B68     		ldr	r3, [r3, #8]
 4169 0080 13F4007F 		tst	r3, #512
 4170 0084 04D0     		beq	.L486
2717:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 4171              		.loc 1 2717 0
 4172 0086 44F01004 		orr	r4, r4, #16
 4173              	.LVL529:
2720:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     }
 4174              		.loc 1 2720 0
 4175 008a 074B     		ldr	r3, .L494
 4176 008c 0422     		movs	r2, #4
 4177 008e DA60     		str	r2, [r3, #12]
 4178              	.L486:
2724:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
 4179              		.loc 1 2724 0
 4180 0090 054B     		ldr	r3, .L494
 4181 0092 9B68     		ldr	r3, [r3, #8]
 4182 0094 13F0080F 		tst	r3, #8
 4183 0098 C3D0     		beq	.L487
2727:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     }
 4184              		.loc 1 2727 0 discriminator 2
 4185 009a 034B     		ldr	r3, .L494
 4186 009c 0822     		movs	r2, #8
 4187 009e DA60     		str	r2, [r3, #12]
 4188 00a0 BFE7     		b	.L487
 4189              	.L492:
2732:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 4190              		.loc 1 2732 0
 4191 00a2 2046     		mov	r0, r4
 4192 00a4 70BD     		pop	{r4, r5, r6, pc}
 4193              	.LVL530:
 4194              	.L495:
 4195 00a6 00BF     		.align	2
 4196              	.L494:
 4197 00a8 00600040 		.word	1073766400
 4198              		.cfi_endproc
 4199              	.LFE144:
 4201              		.section	.text.HAL_RCCEx_CRS_SyncOkCallback,"ax",%progbits
 4202              		.align	1
 4203              		.weak	HAL_RCCEx_CRS_SyncOkCallback
 4204              		.syntax unified
 4205              		.thumb
 4206              		.thumb_func
 4207              		.fpu fpv4-sp-d16
 4209              	HAL_RCCEx_CRS_SyncOkCallback:
 4210              	.LFB146:
2804:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* NOTE : This function should not be modified, when the callback is needed,
ARM GAS  /tmp/ccTapALo.s 			page 147


 4211              		.loc 1 2804 0
 4212              		.cfi_startproc
 4213              		@ args = 0, pretend = 0, frame = 0
 4214              		@ frame_needed = 0, uses_anonymous_args = 0
 4215              		@ link register save eliminated.
2808:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 4216              		.loc 1 2808 0
 4217 0000 7047     		bx	lr
 4218              		.cfi_endproc
 4219              	.LFE146:
 4221              		.section	.text.HAL_RCCEx_CRS_SyncWarnCallback,"ax",%progbits
 4222              		.align	1
 4223              		.weak	HAL_RCCEx_CRS_SyncWarnCallback
 4224              		.syntax unified
 4225              		.thumb
 4226              		.thumb_func
 4227              		.fpu fpv4-sp-d16
 4229              	HAL_RCCEx_CRS_SyncWarnCallback:
 4230              	.LFB147:
2815:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* NOTE : This function should not be modified, when the callback is needed,
 4231              		.loc 1 2815 0
 4232              		.cfi_startproc
 4233              		@ args = 0, pretend = 0, frame = 0
 4234              		@ frame_needed = 0, uses_anonymous_args = 0
 4235              		@ link register save eliminated.
2819:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 4236              		.loc 1 2819 0
 4237 0000 7047     		bx	lr
 4238              		.cfi_endproc
 4239              	.LFE147:
 4241              		.section	.text.HAL_RCCEx_CRS_ExpectedSyncCallback,"ax",%progbits
 4242              		.align	1
 4243              		.weak	HAL_RCCEx_CRS_ExpectedSyncCallback
 4244              		.syntax unified
 4245              		.thumb
 4246              		.thumb_func
 4247              		.fpu fpv4-sp-d16
 4249              	HAL_RCCEx_CRS_ExpectedSyncCallback:
 4250              	.LFB148:
2826:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* NOTE : This function should not be modified, when the callback is needed,
 4251              		.loc 1 2826 0
 4252              		.cfi_startproc
 4253              		@ args = 0, pretend = 0, frame = 0
 4254              		@ frame_needed = 0, uses_anonymous_args = 0
 4255              		@ link register save eliminated.
2830:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 4256              		.loc 1 2830 0
 4257 0000 7047     		bx	lr
 4258              		.cfi_endproc
 4259              	.LFE148:
 4261              		.section	.text.HAL_RCCEx_CRS_ErrorCallback,"ax",%progbits
 4262              		.align	1
 4263              		.weak	HAL_RCCEx_CRS_ErrorCallback
 4264              		.syntax unified
 4265              		.thumb
 4266              		.thumb_func
 4267              		.fpu fpv4-sp-d16
ARM GAS  /tmp/ccTapALo.s 			page 148


 4269              	HAL_RCCEx_CRS_ErrorCallback:
 4270              	.LFB149:
2842:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Prevent unused argument(s) compilation warning */
 4271              		.loc 1 2842 0
 4272              		.cfi_startproc
 4273              		@ args = 0, pretend = 0, frame = 0
 4274              		@ frame_needed = 0, uses_anonymous_args = 0
 4275              		@ link register save eliminated.
 4276              	.LVL531:
2849:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 4277              		.loc 1 2849 0
 4278 0000 7047     		bx	lr
 4279              		.cfi_endproc
 4280              	.LFE149:
 4282              		.section	.text.HAL_RCCEx_CRS_IRQHandler,"ax",%progbits
 4283              		.align	1
 4284              		.global	HAL_RCCEx_CRS_IRQHandler
 4285              		.syntax unified
 4286              		.thumb
 4287              		.thumb_func
 4288              		.fpu fpv4-sp-d16
 4290              	HAL_RCCEx_CRS_IRQHandler:
 4291              	.LFB145:
2739:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   uint32_t crserror = RCC_CRS_NONE;
 4292              		.loc 1 2739 0
 4293              		.cfi_startproc
 4294              		@ args = 0, pretend = 0, frame = 0
 4295              		@ frame_needed = 0, uses_anonymous_args = 0
 4296 0000 08B5     		push	{r3, lr}
 4297              	.LCFI23:
 4298              		.cfi_def_cfa_offset 8
 4299              		.cfi_offset 3, -8
 4300              		.cfi_offset 14, -4
 4301              	.LVL532:
2742:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   uint32_t itsources = READ_REG(CRS->CR);
 4302              		.loc 1 2742 0
 4303 0002 214A     		ldr	r2, .L513
 4304 0004 9368     		ldr	r3, [r2, #8]
 4305              	.LVL533:
2743:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 4306              		.loc 1 2743 0
 4307 0006 1268     		ldr	r2, [r2]
 4308              	.LVL534:
2746:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
 4309              		.loc 1 2746 0
 4310 0008 13F0010F 		tst	r3, #1
 4311 000c 02D0     		beq	.L501
2746:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
 4312              		.loc 1 2746 0 is_stmt 0 discriminator 1
 4313 000e 12F0010F 		tst	r2, #1
 4314 0012 25D1     		bne	.L510
 4315              	.L501:
2755:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
 4316              		.loc 1 2755 0 is_stmt 1
 4317 0014 13F0020F 		tst	r3, #2
 4318 0018 02D0     		beq	.L503
2755:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
ARM GAS  /tmp/ccTapALo.s 			page 149


 4319              		.loc 1 2755 0 is_stmt 0 discriminator 1
 4320 001a 12F0020F 		tst	r2, #2
 4321 001e 25D1     		bne	.L511
 4322              	.L503:
2764:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
 4323              		.loc 1 2764 0 is_stmt 1
 4324 0020 13F0080F 		tst	r3, #8
 4325 0024 02D0     		beq	.L504
2764:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   {
 4326              		.loc 1 2764 0 is_stmt 0 discriminator 1
 4327 0026 12F0080F 		tst	r2, #8
 4328 002a 25D1     		bne	.L512
 4329              	.L504:
2775:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
 4330              		.loc 1 2775 0 is_stmt 1
 4331 002c 13F0040F 		tst	r3, #4
 4332 0030 15D0     		beq	.L500
2775:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     {
 4333              		.loc 1 2775 0 is_stmt 0 discriminator 1
 4334 0032 12F0040F 		tst	r2, #4
 4335 0036 12D0     		beq	.L500
2777:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
 4336              		.loc 1 2777 0 is_stmt 1
 4337 0038 13F4807F 		tst	r3, #256
 4338 003c 22D1     		bne	.L508
2740:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   /* Get current IT flags and IT sources values */
 4339              		.loc 1 2740 0
 4340 003e 0020     		movs	r0, #0
 4341              	.L505:
 4342              	.LVL535:
2781:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
 4343              		.loc 1 2781 0
 4344 0040 13F4007F 		tst	r3, #512
 4345 0044 01D0     		beq	.L506
2783:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
 4346              		.loc 1 2783 0
 4347 0046 40F01000 		orr	r0, r0, #16
 4348              	.LVL536:
 4349              	.L506:
2785:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       {
 4350              		.loc 1 2785 0
 4351 004a 13F4806F 		tst	r3, #1024
 4352 004e 01D0     		beq	.L507
2787:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
 4353              		.loc 1 2787 0
 4354 0050 40F02000 		orr	r0, r0, #32
 4355              	.LVL537:
 4356              	.L507:
2791:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 4357              		.loc 1 2791 0
 4358 0054 0C4B     		ldr	r3, .L513
 4359              	.LVL538:
 4360 0056 0422     		movs	r2, #4
 4361              	.LVL539:
 4362 0058 DA60     		str	r2, [r3, #12]
2794:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****     }
 4363              		.loc 1 2794 0
ARM GAS  /tmp/ccTapALo.s 			page 150


 4364 005a FFF7FEFF 		bl	HAL_RCCEx_CRS_ErrorCallback
 4365              	.LVL540:
 4366              	.L500:
2797:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 4367              		.loc 1 2797 0
 4368 005e 08BD     		pop	{r3, pc}
 4369              	.LVL541:
 4370              	.L510:
2749:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 4371              		.loc 1 2749 0
 4372 0060 094B     		ldr	r3, .L513
 4373              	.LVL542:
 4374 0062 0122     		movs	r2, #1
 4375              	.LVL543:
 4376 0064 DA60     		str	r2, [r3, #12]
2752:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   }
 4377              		.loc 1 2752 0
 4378 0066 FFF7FEFF 		bl	HAL_RCCEx_CRS_SyncOkCallback
 4379              	.LVL544:
 4380 006a F8E7     		b	.L500
 4381              	.LVL545:
 4382              	.L511:
2758:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 4383              		.loc 1 2758 0
 4384 006c 064B     		ldr	r3, .L513
 4385              	.LVL546:
 4386 006e 0222     		movs	r2, #2
 4387              	.LVL547:
 4388 0070 DA60     		str	r2, [r3, #12]
2761:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   }
 4389              		.loc 1 2761 0
 4390 0072 FFF7FEFF 		bl	HAL_RCCEx_CRS_SyncWarnCallback
 4391              	.LVL548:
 4392 0076 F2E7     		b	.L500
 4393              	.LVL549:
 4394              	.L512:
2767:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c **** 
 4395              		.loc 1 2767 0
 4396 0078 034B     		ldr	r3, .L513
 4397              	.LVL550:
 4398 007a 0822     		movs	r2, #8
 4399              	.LVL551:
 4400 007c DA60     		str	r2, [r3, #12]
2770:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****   }
 4401              		.loc 1 2770 0
 4402 007e FFF7FEFF 		bl	HAL_RCCEx_CRS_ExpectedSyncCallback
 4403              	.LVL552:
 4404 0082 ECE7     		b	.L500
 4405              	.LVL553:
 4406              	.L508:
2779:../../core/ST/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_rcc_ex.c ****       }
 4407              		.loc 1 2779 0
 4408 0084 0820     		movs	r0, #8
 4409 0086 DBE7     		b	.L505
 4410              	.L514:
 4411              		.align	2
 4412              	.L513:
ARM GAS  /tmp/ccTapALo.s 			page 151


 4413 0088 00600040 		.word	1073766400
 4414              		.cfi_endproc
 4415              	.LFE145:
 4417              		.text
 4418              	.Letext0:
 4419              		.file 2 "/home/mats/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/machine/_default_type
 4420              		.file 3 "/home/mats/gcc-arm-none-eabi-7-2018-q2-update/arm-none-eabi/include/sys/_stdint.h"
 4421              		.file 4 "../../core/ST/CMSIS/Include/core_cm4.h"
 4422              		.file 5 "../../core/ST/CMSIS/Device/ST/STM32L4xx/Include/system_stm32l4xx.h"
 4423              		.file 6 "../../core/ST/CMSIS/Device/ST/STM32L4xx/Include/stm32l496xx.h"
 4424              		.file 7 "../../core/ST/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h"
 4425              		.file 8 "../../core/ST/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_def.h"
 4426              		.file 9 "../../core/ST/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_rcc_ex.h"
 4427              		.file 10 "../../core/ST/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_gpio.h"
 4428              		.file 11 "../../core/ST/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal.h"
 4429              		.file 12 "../../core/ST/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_pwr.h"
 4430              		.file 13 "../../core/ST/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_rcc.h"
ARM GAS  /tmp/ccTapALo.s 			page 152


DEFINED SYMBOLS
                            *ABS*:0000000000000000 stm32l4xx_hal_rcc_ex.c
     /tmp/ccTapALo.s:18     .text.RCCEx_GetSAIxPeriphCLKFreq:0000000000000000 $t
     /tmp/ccTapALo.s:24     .text.RCCEx_GetSAIxPeriphCLKFreq:0000000000000000 RCCEx_GetSAIxPeriphCLKFreq
     /tmp/ccTapALo.s:238    .text.RCCEx_GetSAIxPeriphCLKFreq:0000000000000118 $d
     /tmp/ccTapALo.s:244    .text.RCCEx_PLLSAI1_Config:0000000000000000 $t
     /tmp/ccTapALo.s:250    .text.RCCEx_PLLSAI1_Config:0000000000000000 RCCEx_PLLSAI1_Config
     /tmp/ccTapALo.s:492    .text.RCCEx_PLLSAI1_Config:0000000000000168 $d
     /tmp/ccTapALo.s:497    .text.RCCEx_PLLSAI2_Config:0000000000000000 $t
     /tmp/ccTapALo.s:503    .text.RCCEx_PLLSAI2_Config:0000000000000000 RCCEx_PLLSAI2_Config
     /tmp/ccTapALo.s:727    .text.RCCEx_PLLSAI2_Config:0000000000000144 $d
     /tmp/ccTapALo.s:732    .text.HAL_RCCEx_PeriphCLKConfig:0000000000000000 $t
     /tmp/ccTapALo.s:739    .text.HAL_RCCEx_PeriphCLKConfig:0000000000000000 HAL_RCCEx_PeriphCLKConfig
     /tmp/ccTapALo.s:1044   .text.HAL_RCCEx_PeriphCLKConfig:00000000000001bc $d
     /tmp/ccTapALo.s:1049   .text.HAL_RCCEx_PeriphCLKConfig:00000000000001c4 $t
     /tmp/ccTapALo.s:1423   .text.HAL_RCCEx_PeriphCLKConfig:0000000000000468 $d
     /tmp/ccTapALo.s:1428   .text.HAL_RCCEx_GetPeriphCLKConfig:0000000000000000 $t
     /tmp/ccTapALo.s:1435   .text.HAL_RCCEx_GetPeriphCLKConfig:0000000000000000 HAL_RCCEx_GetPeriphCLKConfig
     /tmp/ccTapALo.s:1597   .text.HAL_RCCEx_GetPeriphCLKConfig:000000000000014c $d
     /tmp/ccTapALo.s:1603   .text.HAL_RCCEx_GetPeriphCLKFreq:0000000000000000 $t
     /tmp/ccTapALo.s:1610   .text.HAL_RCCEx_GetPeriphCLKFreq:0000000000000000 HAL_RCCEx_GetPeriphCLKFreq
     /tmp/ccTapALo.s:1814   .text.HAL_RCCEx_GetPeriphCLKFreq:0000000000000140 $d
     /tmp/ccTapALo.s:1819   .text.HAL_RCCEx_GetPeriphCLKFreq:0000000000000148 $t
     /tmp/ccTapALo.s:2036   .text.HAL_RCCEx_GetPeriphCLKFreq:00000000000002f8 $d
     /tmp/ccTapALo.s:2043   .text.HAL_RCCEx_GetPeriphCLKFreq:000000000000030c $t
     /tmp/ccTapALo.s:2158   .text.HAL_RCCEx_GetPeriphCLKFreq:00000000000003ce $d
     /tmp/ccTapALo.s:2171   .text.HAL_RCCEx_GetPeriphCLKFreq:00000000000003e8 $t
     /tmp/ccTapALo.s:2543   .text.HAL_RCCEx_GetPeriphCLKFreq:00000000000005f0 $d
     /tmp/ccTapALo.s:2547   .text.HAL_RCCEx_GetPeriphCLKFreq:00000000000005f4 $t
     /tmp/ccTapALo.s:2989   .text.HAL_RCCEx_GetPeriphCLKFreq:00000000000007ac $d
     /tmp/ccTapALo.s:2996   .text.HAL_RCCEx_EnablePLLSAI1:0000000000000000 $t
     /tmp/ccTapALo.s:3003   .text.HAL_RCCEx_EnablePLLSAI1:0000000000000000 HAL_RCCEx_EnablePLLSAI1
     /tmp/ccTapALo.s:3108   .text.HAL_RCCEx_EnablePLLSAI1:0000000000000084 $d
     /tmp/ccTapALo.s:3113   .text.HAL_RCCEx_DisablePLLSAI1:0000000000000000 $t
     /tmp/ccTapALo.s:3120   .text.HAL_RCCEx_DisablePLLSAI1:0000000000000000 HAL_RCCEx_DisablePLLSAI1
     /tmp/ccTapALo.s:3183   .text.HAL_RCCEx_DisablePLLSAI1:000000000000004c $d
     /tmp/ccTapALo.s:3188   .text.HAL_RCCEx_EnablePLLSAI2:0000000000000000 $t
     /tmp/ccTapALo.s:3195   .text.HAL_RCCEx_EnablePLLSAI2:0000000000000000 HAL_RCCEx_EnablePLLSAI2
     /tmp/ccTapALo.s:3296   .text.HAL_RCCEx_EnablePLLSAI2:000000000000007c $d
     /tmp/ccTapALo.s:3301   .text.HAL_RCCEx_DisablePLLSAI2:0000000000000000 $t
     /tmp/ccTapALo.s:3308   .text.HAL_RCCEx_DisablePLLSAI2:0000000000000000 HAL_RCCEx_DisablePLLSAI2
     /tmp/ccTapALo.s:3371   .text.HAL_RCCEx_DisablePLLSAI2:000000000000004c $d
     /tmp/ccTapALo.s:3376   .text.HAL_RCCEx_WakeUpStopCLKConfig:0000000000000000 $t
     /tmp/ccTapALo.s:3383   .text.HAL_RCCEx_WakeUpStopCLKConfig:0000000000000000 HAL_RCCEx_WakeUpStopCLKConfig
     /tmp/ccTapALo.s:3403   .text.HAL_RCCEx_WakeUpStopCLKConfig:0000000000000010 $d
     /tmp/ccTapALo.s:3408   .text.HAL_RCCEx_StandbyMSIRangeConfig:0000000000000000 $t
     /tmp/ccTapALo.s:3415   .text.HAL_RCCEx_StandbyMSIRangeConfig:0000000000000000 HAL_RCCEx_StandbyMSIRangeConfig
     /tmp/ccTapALo.s:3435   .text.HAL_RCCEx_StandbyMSIRangeConfig:0000000000000014 $d
     /tmp/ccTapALo.s:3440   .text.HAL_RCCEx_EnableLSECSS:0000000000000000 $t
     /tmp/ccTapALo.s:3447   .text.HAL_RCCEx_EnableLSECSS:0000000000000000 HAL_RCCEx_EnableLSECSS
     /tmp/ccTapALo.s:3464   .text.HAL_RCCEx_EnableLSECSS:0000000000000010 $d
     /tmp/ccTapALo.s:3469   .text.HAL_RCCEx_DisableLSECSS:0000000000000000 $t
     /tmp/ccTapALo.s:3476   .text.HAL_RCCEx_DisableLSECSS:0000000000000000 HAL_RCCEx_DisableLSECSS
     /tmp/ccTapALo.s:3497   .text.HAL_RCCEx_DisableLSECSS:0000000000000018 $d
     /tmp/ccTapALo.s:3502   .text.HAL_RCCEx_EnableLSECSS_IT:0000000000000000 $t
     /tmp/ccTapALo.s:3509   .text.HAL_RCCEx_EnableLSECSS_IT:0000000000000000 HAL_RCCEx_EnableLSECSS_IT
     /tmp/ccTapALo.s:3539   .text.HAL_RCCEx_EnableLSECSS_IT:000000000000002c $d
ARM GAS  /tmp/ccTapALo.s 			page 153


     /tmp/ccTapALo.s:3544   .text.HAL_RCCEx_LSECSS_Callback:0000000000000000 $t
     /tmp/ccTapALo.s:3551   .text.HAL_RCCEx_LSECSS_Callback:0000000000000000 HAL_RCCEx_LSECSS_Callback
     /tmp/ccTapALo.s:3564   .text.HAL_RCCEx_LSECSS_IRQHandler:0000000000000000 $t
     /tmp/ccTapALo.s:3571   .text.HAL_RCCEx_LSECSS_IRQHandler:0000000000000000 HAL_RCCEx_LSECSS_IRQHandler
     /tmp/ccTapALo.s:3603   .text.HAL_RCCEx_LSECSS_IRQHandler:000000000000001c $d
     /tmp/ccTapALo.s:3608   .text.HAL_RCCEx_EnableLSCO:0000000000000000 $t
     /tmp/ccTapALo.s:3615   .text.HAL_RCCEx_EnableLSCO:0000000000000000 HAL_RCCEx_EnableLSCO
     /tmp/ccTapALo.s:3743   .text.HAL_RCCEx_EnableLSCO:0000000000000098 $d
     /tmp/ccTapALo.s:3749   .text.HAL_RCCEx_DisableLSCO:0000000000000000 $t
     /tmp/ccTapALo.s:3756   .text.HAL_RCCEx_DisableLSCO:0000000000000000 HAL_RCCEx_DisableLSCO
     /tmp/ccTapALo.s:3852   .text.HAL_RCCEx_DisableLSCO:0000000000000064 $d
     /tmp/ccTapALo.s:3858   .text.HAL_RCCEx_EnableMSIPLLMode:0000000000000000 $t
     /tmp/ccTapALo.s:3865   .text.HAL_RCCEx_EnableMSIPLLMode:0000000000000000 HAL_RCCEx_EnableMSIPLLMode
     /tmp/ccTapALo.s:3882   .text.HAL_RCCEx_EnableMSIPLLMode:000000000000000c $d
     /tmp/ccTapALo.s:3887   .text.HAL_RCCEx_DisableMSIPLLMode:0000000000000000 $t
     /tmp/ccTapALo.s:3894   .text.HAL_RCCEx_DisableMSIPLLMode:0000000000000000 HAL_RCCEx_DisableMSIPLLMode
     /tmp/ccTapALo.s:3911   .text.HAL_RCCEx_DisableMSIPLLMode:000000000000000c $d
     /tmp/ccTapALo.s:3916   .text.HAL_RCCEx_CRSConfig:0000000000000000 $t
     /tmp/ccTapALo.s:3923   .text.HAL_RCCEx_CRSConfig:0000000000000000 HAL_RCCEx_CRSConfig
     /tmp/ccTapALo.s:3975   .text.HAL_RCCEx_CRSConfig:0000000000000044 $d
     /tmp/ccTapALo.s:3981   .text.HAL_RCCEx_CRSSoftwareSynchronizationGenerate:0000000000000000 $t
     /tmp/ccTapALo.s:3988   .text.HAL_RCCEx_CRSSoftwareSynchronizationGenerate:0000000000000000 HAL_RCCEx_CRSSoftwareSynchronizationGenerate
     /tmp/ccTapALo.s:4005   .text.HAL_RCCEx_CRSSoftwareSynchronizationGenerate:000000000000000c $d
     /tmp/ccTapALo.s:4010   .text.HAL_RCCEx_CRSGetSynchronizationInfo:0000000000000000 $t
     /tmp/ccTapALo.s:4017   .text.HAL_RCCEx_CRSGetSynchronizationInfo:0000000000000000 HAL_RCCEx_CRSGetSynchronizationInfo
     /tmp/ccTapALo.s:4047   .text.HAL_RCCEx_CRSGetSynchronizationInfo:0000000000000020 $d
     /tmp/ccTapALo.s:4052   .text.HAL_RCCEx_CRSWaitSynchronization:0000000000000000 $t
     /tmp/ccTapALo.s:4059   .text.HAL_RCCEx_CRSWaitSynchronization:0000000000000000 HAL_RCCEx_CRSWaitSynchronization
     /tmp/ccTapALo.s:4197   .text.HAL_RCCEx_CRSWaitSynchronization:00000000000000a8 $d
     /tmp/ccTapALo.s:4202   .text.HAL_RCCEx_CRS_SyncOkCallback:0000000000000000 $t
     /tmp/ccTapALo.s:4209   .text.HAL_RCCEx_CRS_SyncOkCallback:0000000000000000 HAL_RCCEx_CRS_SyncOkCallback
     /tmp/ccTapALo.s:4222   .text.HAL_RCCEx_CRS_SyncWarnCallback:0000000000000000 $t
     /tmp/ccTapALo.s:4229   .text.HAL_RCCEx_CRS_SyncWarnCallback:0000000000000000 HAL_RCCEx_CRS_SyncWarnCallback
     /tmp/ccTapALo.s:4242   .text.HAL_RCCEx_CRS_ExpectedSyncCallback:0000000000000000 $t
     /tmp/ccTapALo.s:4249   .text.HAL_RCCEx_CRS_ExpectedSyncCallback:0000000000000000 HAL_RCCEx_CRS_ExpectedSyncCallback
     /tmp/ccTapALo.s:4262   .text.HAL_RCCEx_CRS_ErrorCallback:0000000000000000 $t
     /tmp/ccTapALo.s:4269   .text.HAL_RCCEx_CRS_ErrorCallback:0000000000000000 HAL_RCCEx_CRS_ErrorCallback
     /tmp/ccTapALo.s:4283   .text.HAL_RCCEx_CRS_IRQHandler:0000000000000000 $t
     /tmp/ccTapALo.s:4290   .text.HAL_RCCEx_CRS_IRQHandler:0000000000000000 HAL_RCCEx_CRS_IRQHandler
     /tmp/ccTapALo.s:4413   .text.HAL_RCCEx_CRS_IRQHandler:0000000000000088 $d

UNDEFINED SYMBOLS
HAL_GetTick
HAL_RCC_GetPCLK2Freq
MSIRangeTable
HAL_RCC_GetSysClockFreq
HAL_RCC_GetPCLK1Freq
HAL_GPIO_Init
HAL_PWR_EnableBkUpAccess
HAL_PWR_DisableBkUpAccess
