// Seed: 2068847899
module module_0;
  wire id_1;
  logic [7:0] id_6, id_7;
  logic [7:0] id_8 = id_7;
  always {1, 1} <= id_6[1];
endmodule
module module_1 (
    input supply1 id_0,
    inout wor id_1,
    input wor id_2,
    output tri0 id_3,
    input tri1 id_4,
    output tri id_5,
    input wor id_6,
    input uwire id_7,
    input wire id_8,
    input tri1 id_9,
    output tri0 id_10,
    input wire id_11,
    input wire id_12,
    output supply1 id_13,
    input tri1 id_14,
    output tri1 id_15,
    input wor id_16,
    input tri1 id_17,
    input tri0 id_18,
    input uwire id_19,
    input tri1 id_20,
    input wand id_21,
    input supply1 id_22,
    input tri1 id_23,
    input uwire id_24,
    input supply1 id_25,
    output wand id_26
);
  tri id_28 = id_18 | id_25;
  assign id_3 = 1;
  module_0 modCall_1 ();
endmodule
