-intstyle "ise" -incremental -lib "unisims_ver" -lib "unimacro_ver" -lib "xilinxcorelib_ver" -o "/mnt/sda2/DOC/NH_2024_2025_HK_01/ICSL316764/TT_FPGA/INFO/testbench_isim_beh.exe" -prj "/mnt/sda2/DOC/NH_2024_2025_HK_01/ICSL316764/TT_FPGA/INFO/testbench_beh.prj" "work.testbench" "work.glbl" 
