Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Sun Aug 27 15:47:27 2023
| Host         : binhkieudo-hotswap running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_vc707_timing_summary_routed.rpt -pb top_vc707_timing_summary_routed.pb -rpx top_vc707_timing_summary_routed.rpx -warn_on_violation
| Design       : top_vc707
| Device       : 7vx485t-ffg1761
| Speed File   : -2  PRODUCTION 1.12 2014-09-11
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                                  Violations  
---------  --------  -----------------------------------------------------------  ----------  
TIMING-18  Warning   Missing input or output delay                                15          
TIMING-20  Warning   Non-clocked latch                                            2           
XDCB-4     Warning   create_clock constraint set on both sides of diff pair port  1           
XDCC-4     Warning   User Clock constraint overwritten with the same name         1           
LATCH-1    Advisory  Existing latches in the design                               1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (4)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (2)
5. checking no_input_delay (8)
6. checking no_output_delay (7)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (4)
------------------------
 There are 2 register/latch pins with no clock driven by root clock pin: u0/spi_inst0/FSM_sequential_spi_seq_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: u0/spi_inst0/FSM_sequential_spi_seq_reg[1]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (2)
------------------------------------------------
 There are 2 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (8)
------------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (7)
-------------------------------
 There are 7 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.850        0.000                      0                 2143        0.115        0.000                      0                 2143        1.732        0.000                       0                   803  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.850        0.000                      0                 2143        0.115        0.000                      0                 2143        1.732        0.000                       0                   803  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.850ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.115ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.732ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.850ns  (required time - arrival time)
  Source:                 u0/serv_dm/dm_reg_dmcontrol_dmactive_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u0/serv_dm/data_buf_reg[22]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@7.500ns - sys_clk_pin fall@2.500ns)
  Data Path Delay:        3.868ns  (logic 0.533ns (13.778%)  route 3.335ns (86.222%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.063ns = ( 11.563 - 7.500 ) 
    Source Clock Delay      (SCD):    4.441ns = ( 6.941 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.333ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    E18                                               0.000     2.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.954     3.454 r  IBUFDS_inst/O
                         net (fo=1, routed)           1.866     5.320    i_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     5.413 r  i_clk_BUFG_inst/O
                         net (fo=802, routed)         1.528     6.941    u0/serv_dm/i_clk_BUFG
    SLICE_X55Y109        FDRE                                         r  u0/serv_dm/dm_reg_dmcontrol_dmactive_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y109        FDRE (Prop_fdre_C_Q)         0.223     7.164 f  u0/serv_dm/dm_reg_dmcontrol_dmactive_reg/Q
                         net (fo=30, routed)          0.966     8.129    u0/serv_dm/dm_reg_dmcontrol_dmactive
    SLICE_X44Y103        LUT3 (Prop_lut3_I1_O)        0.043     8.172 f  u0/serv_dm/o_cnt_r[3]_i_1/O
                         net (fo=198, routed)         0.495     8.667    u0/cpu/cpu/state/o_cnt_reg[2]_1
    SLICE_X42Y105        LUT2 (Prop_lut2_I1_O)        0.047     8.714 r  u0/cpu/cpu/state/mem_reg_1_i_3/O
                         net (fo=15, routed)          0.314     9.028    u0/cpu/cpu/ctrl/o_sbus_rdt_reg[31]
    SLICE_X40Y103        LUT6 (Prop_lut6_I4_O)        0.134     9.162 f  u0/cpu/cpu/ctrl/o_sbus_rdt[31]_i_4/O
                         net (fo=2, routed)           0.355     9.517    u0/cpu/cpu/state/o_sbus_ack_reg_0
    SLICE_X41Y103        LUT6 (Prop_lut6_I4_O)        0.043     9.560 r  u0/cpu/cpu/state/o_sbus_ack_i_1/O
                         net (fo=6, routed)           0.714    10.275    u0/cpu/cpu/state/ibus_cyc_reg_1
    SLICE_X48Y103        LUT6 (Prop_lut6_I1_O)        0.043    10.318 r  u0/cpu/cpu/state/data_buf[31]_i_1/O
                         net (fo=32, routed)          0.492    10.809    u0/serv_dm/data_buf_reg[31]_1[0]
    SLICE_X49Y110        FDRE                                         r  u0/serv_dm/data_buf_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      7.500     7.500 f  
    E18                                               0.000     7.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     7.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.851     8.351 r  IBUFDS_inst/O
                         net (fo=1, routed)           1.734    10.085    i_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    10.168 r  i_clk_BUFG_inst/O
                         net (fo=802, routed)         1.395    11.563    u0/serv_dm/i_clk_BUFG
    SLICE_X49Y110        FDRE                                         r  u0/serv_dm/data_buf_reg[22]/C
                         clock pessimism              0.333    11.896    
                         clock uncertainty           -0.035    11.860    
    SLICE_X49Y110        FDRE (Setup_fdre_C_CE)      -0.201    11.659    u0/serv_dm/data_buf_reg[22]
  -------------------------------------------------------------------
                         required time                         11.659    
                         arrival time                         -10.809    
  -------------------------------------------------------------------
                         slack                                  0.850    

Slack (MET) :             0.850ns  (required time - arrival time)
  Source:                 u0/serv_dm/dm_reg_dmcontrol_dmactive_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u0/serv_dm/data_buf_reg[23]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@7.500ns - sys_clk_pin fall@2.500ns)
  Data Path Delay:        3.868ns  (logic 0.533ns (13.778%)  route 3.335ns (86.222%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.063ns = ( 11.563 - 7.500 ) 
    Source Clock Delay      (SCD):    4.441ns = ( 6.941 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.333ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    E18                                               0.000     2.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.954     3.454 r  IBUFDS_inst/O
                         net (fo=1, routed)           1.866     5.320    i_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     5.413 r  i_clk_BUFG_inst/O
                         net (fo=802, routed)         1.528     6.941    u0/serv_dm/i_clk_BUFG
    SLICE_X55Y109        FDRE                                         r  u0/serv_dm/dm_reg_dmcontrol_dmactive_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y109        FDRE (Prop_fdre_C_Q)         0.223     7.164 f  u0/serv_dm/dm_reg_dmcontrol_dmactive_reg/Q
                         net (fo=30, routed)          0.966     8.129    u0/serv_dm/dm_reg_dmcontrol_dmactive
    SLICE_X44Y103        LUT3 (Prop_lut3_I1_O)        0.043     8.172 f  u0/serv_dm/o_cnt_r[3]_i_1/O
                         net (fo=198, routed)         0.495     8.667    u0/cpu/cpu/state/o_cnt_reg[2]_1
    SLICE_X42Y105        LUT2 (Prop_lut2_I1_O)        0.047     8.714 r  u0/cpu/cpu/state/mem_reg_1_i_3/O
                         net (fo=15, routed)          0.314     9.028    u0/cpu/cpu/ctrl/o_sbus_rdt_reg[31]
    SLICE_X40Y103        LUT6 (Prop_lut6_I4_O)        0.134     9.162 f  u0/cpu/cpu/ctrl/o_sbus_rdt[31]_i_4/O
                         net (fo=2, routed)           0.355     9.517    u0/cpu/cpu/state/o_sbus_ack_reg_0
    SLICE_X41Y103        LUT6 (Prop_lut6_I4_O)        0.043     9.560 r  u0/cpu/cpu/state/o_sbus_ack_i_1/O
                         net (fo=6, routed)           0.714    10.275    u0/cpu/cpu/state/ibus_cyc_reg_1
    SLICE_X48Y103        LUT6 (Prop_lut6_I1_O)        0.043    10.318 r  u0/cpu/cpu/state/data_buf[31]_i_1/O
                         net (fo=32, routed)          0.492    10.809    u0/serv_dm/data_buf_reg[31]_1[0]
    SLICE_X49Y110        FDRE                                         r  u0/serv_dm/data_buf_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      7.500     7.500 f  
    E18                                               0.000     7.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     7.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.851     8.351 r  IBUFDS_inst/O
                         net (fo=1, routed)           1.734    10.085    i_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    10.168 r  i_clk_BUFG_inst/O
                         net (fo=802, routed)         1.395    11.563    u0/serv_dm/i_clk_BUFG
    SLICE_X49Y110        FDRE                                         r  u0/serv_dm/data_buf_reg[23]/C
                         clock pessimism              0.333    11.896    
                         clock uncertainty           -0.035    11.860    
    SLICE_X49Y110        FDRE (Setup_fdre_C_CE)      -0.201    11.659    u0/serv_dm/data_buf_reg[23]
  -------------------------------------------------------------------
                         required time                         11.659    
                         arrival time                         -10.809    
  -------------------------------------------------------------------
                         slack                                  0.850    

Slack (MET) :             0.850ns  (required time - arrival time)
  Source:                 u0/serv_dm/dm_reg_dmcontrol_dmactive_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u0/serv_dm/data_buf_reg[26]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@7.500ns - sys_clk_pin fall@2.500ns)
  Data Path Delay:        3.868ns  (logic 0.533ns (13.778%)  route 3.335ns (86.222%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.063ns = ( 11.563 - 7.500 ) 
    Source Clock Delay      (SCD):    4.441ns = ( 6.941 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.333ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    E18                                               0.000     2.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.954     3.454 r  IBUFDS_inst/O
                         net (fo=1, routed)           1.866     5.320    i_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     5.413 r  i_clk_BUFG_inst/O
                         net (fo=802, routed)         1.528     6.941    u0/serv_dm/i_clk_BUFG
    SLICE_X55Y109        FDRE                                         r  u0/serv_dm/dm_reg_dmcontrol_dmactive_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y109        FDRE (Prop_fdre_C_Q)         0.223     7.164 f  u0/serv_dm/dm_reg_dmcontrol_dmactive_reg/Q
                         net (fo=30, routed)          0.966     8.129    u0/serv_dm/dm_reg_dmcontrol_dmactive
    SLICE_X44Y103        LUT3 (Prop_lut3_I1_O)        0.043     8.172 f  u0/serv_dm/o_cnt_r[3]_i_1/O
                         net (fo=198, routed)         0.495     8.667    u0/cpu/cpu/state/o_cnt_reg[2]_1
    SLICE_X42Y105        LUT2 (Prop_lut2_I1_O)        0.047     8.714 r  u0/cpu/cpu/state/mem_reg_1_i_3/O
                         net (fo=15, routed)          0.314     9.028    u0/cpu/cpu/ctrl/o_sbus_rdt_reg[31]
    SLICE_X40Y103        LUT6 (Prop_lut6_I4_O)        0.134     9.162 f  u0/cpu/cpu/ctrl/o_sbus_rdt[31]_i_4/O
                         net (fo=2, routed)           0.355     9.517    u0/cpu/cpu/state/o_sbus_ack_reg_0
    SLICE_X41Y103        LUT6 (Prop_lut6_I4_O)        0.043     9.560 r  u0/cpu/cpu/state/o_sbus_ack_i_1/O
                         net (fo=6, routed)           0.714    10.275    u0/cpu/cpu/state/ibus_cyc_reg_1
    SLICE_X48Y103        LUT6 (Prop_lut6_I1_O)        0.043    10.318 r  u0/cpu/cpu/state/data_buf[31]_i_1/O
                         net (fo=32, routed)          0.492    10.809    u0/serv_dm/data_buf_reg[31]_1[0]
    SLICE_X49Y110        FDRE                                         r  u0/serv_dm/data_buf_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      7.500     7.500 f  
    E18                                               0.000     7.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     7.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.851     8.351 r  IBUFDS_inst/O
                         net (fo=1, routed)           1.734    10.085    i_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    10.168 r  i_clk_BUFG_inst/O
                         net (fo=802, routed)         1.395    11.563    u0/serv_dm/i_clk_BUFG
    SLICE_X49Y110        FDRE                                         r  u0/serv_dm/data_buf_reg[26]/C
                         clock pessimism              0.333    11.896    
                         clock uncertainty           -0.035    11.860    
    SLICE_X49Y110        FDRE (Setup_fdre_C_CE)      -0.201    11.659    u0/serv_dm/data_buf_reg[26]
  -------------------------------------------------------------------
                         required time                         11.659    
                         arrival time                         -10.809    
  -------------------------------------------------------------------
                         slack                                  0.850    

Slack (MET) :             0.850ns  (required time - arrival time)
  Source:                 u0/serv_dm/dm_reg_dmcontrol_dmactive_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u0/serv_dm/data_buf_reg[27]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@7.500ns - sys_clk_pin fall@2.500ns)
  Data Path Delay:        3.868ns  (logic 0.533ns (13.778%)  route 3.335ns (86.222%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.063ns = ( 11.563 - 7.500 ) 
    Source Clock Delay      (SCD):    4.441ns = ( 6.941 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.333ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    E18                                               0.000     2.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.954     3.454 r  IBUFDS_inst/O
                         net (fo=1, routed)           1.866     5.320    i_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     5.413 r  i_clk_BUFG_inst/O
                         net (fo=802, routed)         1.528     6.941    u0/serv_dm/i_clk_BUFG
    SLICE_X55Y109        FDRE                                         r  u0/serv_dm/dm_reg_dmcontrol_dmactive_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y109        FDRE (Prop_fdre_C_Q)         0.223     7.164 f  u0/serv_dm/dm_reg_dmcontrol_dmactive_reg/Q
                         net (fo=30, routed)          0.966     8.129    u0/serv_dm/dm_reg_dmcontrol_dmactive
    SLICE_X44Y103        LUT3 (Prop_lut3_I1_O)        0.043     8.172 f  u0/serv_dm/o_cnt_r[3]_i_1/O
                         net (fo=198, routed)         0.495     8.667    u0/cpu/cpu/state/o_cnt_reg[2]_1
    SLICE_X42Y105        LUT2 (Prop_lut2_I1_O)        0.047     8.714 r  u0/cpu/cpu/state/mem_reg_1_i_3/O
                         net (fo=15, routed)          0.314     9.028    u0/cpu/cpu/ctrl/o_sbus_rdt_reg[31]
    SLICE_X40Y103        LUT6 (Prop_lut6_I4_O)        0.134     9.162 f  u0/cpu/cpu/ctrl/o_sbus_rdt[31]_i_4/O
                         net (fo=2, routed)           0.355     9.517    u0/cpu/cpu/state/o_sbus_ack_reg_0
    SLICE_X41Y103        LUT6 (Prop_lut6_I4_O)        0.043     9.560 r  u0/cpu/cpu/state/o_sbus_ack_i_1/O
                         net (fo=6, routed)           0.714    10.275    u0/cpu/cpu/state/ibus_cyc_reg_1
    SLICE_X48Y103        LUT6 (Prop_lut6_I1_O)        0.043    10.318 r  u0/cpu/cpu/state/data_buf[31]_i_1/O
                         net (fo=32, routed)          0.492    10.809    u0/serv_dm/data_buf_reg[31]_1[0]
    SLICE_X49Y110        FDRE                                         r  u0/serv_dm/data_buf_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      7.500     7.500 f  
    E18                                               0.000     7.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     7.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.851     8.351 r  IBUFDS_inst/O
                         net (fo=1, routed)           1.734    10.085    i_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    10.168 r  i_clk_BUFG_inst/O
                         net (fo=802, routed)         1.395    11.563    u0/serv_dm/i_clk_BUFG
    SLICE_X49Y110        FDRE                                         r  u0/serv_dm/data_buf_reg[27]/C
                         clock pessimism              0.333    11.896    
                         clock uncertainty           -0.035    11.860    
    SLICE_X49Y110        FDRE (Setup_fdre_C_CE)      -0.201    11.659    u0/serv_dm/data_buf_reg[27]
  -------------------------------------------------------------------
                         required time                         11.659    
                         arrival time                         -10.809    
  -------------------------------------------------------------------
                         slack                                  0.850    

Slack (MET) :             0.874ns  (required time - arrival time)
  Source:                 u0/serv_dm/dm_reg_dmcontrol_dmactive_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u0/serv_dm/data_buf_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@7.500ns - sys_clk_pin fall@2.500ns)
  Data Path Delay:        3.843ns  (logic 0.533ns (13.868%)  route 3.310ns (86.132%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.062ns = ( 11.562 - 7.500 ) 
    Source Clock Delay      (SCD):    4.441ns = ( 6.941 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.333ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    E18                                               0.000     2.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.954     3.454 r  IBUFDS_inst/O
                         net (fo=1, routed)           1.866     5.320    i_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     5.413 r  i_clk_BUFG_inst/O
                         net (fo=802, routed)         1.528     6.941    u0/serv_dm/i_clk_BUFG
    SLICE_X55Y109        FDRE                                         r  u0/serv_dm/dm_reg_dmcontrol_dmactive_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y109        FDRE (Prop_fdre_C_Q)         0.223     7.164 f  u0/serv_dm/dm_reg_dmcontrol_dmactive_reg/Q
                         net (fo=30, routed)          0.966     8.129    u0/serv_dm/dm_reg_dmcontrol_dmactive
    SLICE_X44Y103        LUT3 (Prop_lut3_I1_O)        0.043     8.172 f  u0/serv_dm/o_cnt_r[3]_i_1/O
                         net (fo=198, routed)         0.495     8.667    u0/cpu/cpu/state/o_cnt_reg[2]_1
    SLICE_X42Y105        LUT2 (Prop_lut2_I1_O)        0.047     8.714 r  u0/cpu/cpu/state/mem_reg_1_i_3/O
                         net (fo=15, routed)          0.314     9.028    u0/cpu/cpu/ctrl/o_sbus_rdt_reg[31]
    SLICE_X40Y103        LUT6 (Prop_lut6_I4_O)        0.134     9.162 f  u0/cpu/cpu/ctrl/o_sbus_rdt[31]_i_4/O
                         net (fo=2, routed)           0.355     9.517    u0/cpu/cpu/state/o_sbus_ack_reg_0
    SLICE_X41Y103        LUT6 (Prop_lut6_I4_O)        0.043     9.560 r  u0/cpu/cpu/state/o_sbus_ack_i_1/O
                         net (fo=6, routed)           0.714    10.275    u0/cpu/cpu/state/ibus_cyc_reg_1
    SLICE_X48Y103        LUT6 (Prop_lut6_I1_O)        0.043    10.318 r  u0/cpu/cpu/state/data_buf[31]_i_1/O
                         net (fo=32, routed)          0.466    10.784    u0/serv_dm/data_buf_reg[31]_1[0]
    SLICE_X49Y111        FDRE                                         r  u0/serv_dm/data_buf_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      7.500     7.500 f  
    E18                                               0.000     7.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     7.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.851     8.351 r  IBUFDS_inst/O
                         net (fo=1, routed)           1.734    10.085    i_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    10.168 r  i_clk_BUFG_inst/O
                         net (fo=802, routed)         1.394    11.562    u0/serv_dm/i_clk_BUFG
    SLICE_X49Y111        FDRE                                         r  u0/serv_dm/data_buf_reg[24]/C
                         clock pessimism              0.333    11.895    
                         clock uncertainty           -0.035    11.859    
    SLICE_X49Y111        FDRE (Setup_fdre_C_CE)      -0.201    11.658    u0/serv_dm/data_buf_reg[24]
  -------------------------------------------------------------------
                         required time                         11.658    
                         arrival time                         -10.784    
  -------------------------------------------------------------------
                         slack                                  0.874    

Slack (MET) :             0.874ns  (required time - arrival time)
  Source:                 u0/serv_dm/dm_reg_dmcontrol_dmactive_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u0/serv_dm/data_buf_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@7.500ns - sys_clk_pin fall@2.500ns)
  Data Path Delay:        3.843ns  (logic 0.533ns (13.868%)  route 3.310ns (86.132%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.062ns = ( 11.562 - 7.500 ) 
    Source Clock Delay      (SCD):    4.441ns = ( 6.941 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.333ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    E18                                               0.000     2.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.954     3.454 r  IBUFDS_inst/O
                         net (fo=1, routed)           1.866     5.320    i_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     5.413 r  i_clk_BUFG_inst/O
                         net (fo=802, routed)         1.528     6.941    u0/serv_dm/i_clk_BUFG
    SLICE_X55Y109        FDRE                                         r  u0/serv_dm/dm_reg_dmcontrol_dmactive_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y109        FDRE (Prop_fdre_C_Q)         0.223     7.164 f  u0/serv_dm/dm_reg_dmcontrol_dmactive_reg/Q
                         net (fo=30, routed)          0.966     8.129    u0/serv_dm/dm_reg_dmcontrol_dmactive
    SLICE_X44Y103        LUT3 (Prop_lut3_I1_O)        0.043     8.172 f  u0/serv_dm/o_cnt_r[3]_i_1/O
                         net (fo=198, routed)         0.495     8.667    u0/cpu/cpu/state/o_cnt_reg[2]_1
    SLICE_X42Y105        LUT2 (Prop_lut2_I1_O)        0.047     8.714 r  u0/cpu/cpu/state/mem_reg_1_i_3/O
                         net (fo=15, routed)          0.314     9.028    u0/cpu/cpu/ctrl/o_sbus_rdt_reg[31]
    SLICE_X40Y103        LUT6 (Prop_lut6_I4_O)        0.134     9.162 f  u0/cpu/cpu/ctrl/o_sbus_rdt[31]_i_4/O
                         net (fo=2, routed)           0.355     9.517    u0/cpu/cpu/state/o_sbus_ack_reg_0
    SLICE_X41Y103        LUT6 (Prop_lut6_I4_O)        0.043     9.560 r  u0/cpu/cpu/state/o_sbus_ack_i_1/O
                         net (fo=6, routed)           0.714    10.275    u0/cpu/cpu/state/ibus_cyc_reg_1
    SLICE_X48Y103        LUT6 (Prop_lut6_I1_O)        0.043    10.318 r  u0/cpu/cpu/state/data_buf[31]_i_1/O
                         net (fo=32, routed)          0.466    10.784    u0/serv_dm/data_buf_reg[31]_1[0]
    SLICE_X49Y111        FDRE                                         r  u0/serv_dm/data_buf_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      7.500     7.500 f  
    E18                                               0.000     7.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     7.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.851     8.351 r  IBUFDS_inst/O
                         net (fo=1, routed)           1.734    10.085    i_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    10.168 r  i_clk_BUFG_inst/O
                         net (fo=802, routed)         1.394    11.562    u0/serv_dm/i_clk_BUFG
    SLICE_X49Y111        FDRE                                         r  u0/serv_dm/data_buf_reg[25]/C
                         clock pessimism              0.333    11.895    
                         clock uncertainty           -0.035    11.859    
    SLICE_X49Y111        FDRE (Setup_fdre_C_CE)      -0.201    11.658    u0/serv_dm/data_buf_reg[25]
  -------------------------------------------------------------------
                         required time                         11.658    
                         arrival time                         -10.784    
  -------------------------------------------------------------------
                         slack                                  0.874    

Slack (MET) :             0.897ns  (required time - arrival time)
  Source:                 u0/serv_dm/dm_reg_dmcontrol_dmactive_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u0/serv_dm/data_buf_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@7.500ns - sys_clk_pin fall@2.500ns)
  Data Path Delay:        3.844ns  (logic 0.533ns (13.866%)  route 3.311ns (86.134%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.061ns = ( 11.561 - 7.500 ) 
    Source Clock Delay      (SCD):    4.441ns = ( 6.941 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.357ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    E18                                               0.000     2.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.954     3.454 r  IBUFDS_inst/O
                         net (fo=1, routed)           1.866     5.320    i_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     5.413 r  i_clk_BUFG_inst/O
                         net (fo=802, routed)         1.528     6.941    u0/serv_dm/i_clk_BUFG
    SLICE_X55Y109        FDRE                                         r  u0/serv_dm/dm_reg_dmcontrol_dmactive_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y109        FDRE (Prop_fdre_C_Q)         0.223     7.164 f  u0/serv_dm/dm_reg_dmcontrol_dmactive_reg/Q
                         net (fo=30, routed)          0.966     8.129    u0/serv_dm/dm_reg_dmcontrol_dmactive
    SLICE_X44Y103        LUT3 (Prop_lut3_I1_O)        0.043     8.172 f  u0/serv_dm/o_cnt_r[3]_i_1/O
                         net (fo=198, routed)         0.495     8.667    u0/cpu/cpu/state/o_cnt_reg[2]_1
    SLICE_X42Y105        LUT2 (Prop_lut2_I1_O)        0.047     8.714 r  u0/cpu/cpu/state/mem_reg_1_i_3/O
                         net (fo=15, routed)          0.314     9.028    u0/cpu/cpu/ctrl/o_sbus_rdt_reg[31]
    SLICE_X40Y103        LUT6 (Prop_lut6_I4_O)        0.134     9.162 f  u0/cpu/cpu/ctrl/o_sbus_rdt[31]_i_4/O
                         net (fo=2, routed)           0.355     9.517    u0/cpu/cpu/state/o_sbus_ack_reg_0
    SLICE_X41Y103        LUT6 (Prop_lut6_I4_O)        0.043     9.560 r  u0/cpu/cpu/state/o_sbus_ack_i_1/O
                         net (fo=6, routed)           0.714    10.275    u0/cpu/cpu/state/ibus_cyc_reg_1
    SLICE_X48Y103        LUT6 (Prop_lut6_I1_O)        0.043    10.318 r  u0/cpu/cpu/state/data_buf[31]_i_1/O
                         net (fo=32, routed)          0.467    10.785    u0/serv_dm/data_buf_reg[31]_1[0]
    SLICE_X55Y103        FDRE                                         r  u0/serv_dm/data_buf_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      7.500     7.500 f  
    E18                                               0.000     7.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     7.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.851     8.351 r  IBUFDS_inst/O
                         net (fo=1, routed)           1.734    10.085    i_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    10.168 r  i_clk_BUFG_inst/O
                         net (fo=802, routed)         1.393    11.561    u0/serv_dm/i_clk_BUFG
    SLICE_X55Y103        FDRE                                         r  u0/serv_dm/data_buf_reg[0]/C
                         clock pessimism              0.357    11.918    
                         clock uncertainty           -0.035    11.882    
    SLICE_X55Y103        FDRE (Setup_fdre_C_CE)      -0.201    11.681    u0/serv_dm/data_buf_reg[0]
  -------------------------------------------------------------------
                         required time                         11.681    
                         arrival time                         -10.785    
  -------------------------------------------------------------------
                         slack                                  0.897    

Slack (MET) :             0.905ns  (required time - arrival time)
  Source:                 u0/serv_dm/dm_reg_dmcontrol_dmactive_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u0/serv_dm/data_buf_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@7.500ns - sys_clk_pin fall@2.500ns)
  Data Path Delay:        3.814ns  (logic 0.533ns (13.976%)  route 3.281ns (86.024%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.063ns = ( 11.563 - 7.500 ) 
    Source Clock Delay      (SCD):    4.441ns = ( 6.941 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.333ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    E18                                               0.000     2.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.954     3.454 r  IBUFDS_inst/O
                         net (fo=1, routed)           1.866     5.320    i_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     5.413 r  i_clk_BUFG_inst/O
                         net (fo=802, routed)         1.528     6.941    u0/serv_dm/i_clk_BUFG
    SLICE_X55Y109        FDRE                                         r  u0/serv_dm/dm_reg_dmcontrol_dmactive_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y109        FDRE (Prop_fdre_C_Q)         0.223     7.164 f  u0/serv_dm/dm_reg_dmcontrol_dmactive_reg/Q
                         net (fo=30, routed)          0.966     8.129    u0/serv_dm/dm_reg_dmcontrol_dmactive
    SLICE_X44Y103        LUT3 (Prop_lut3_I1_O)        0.043     8.172 f  u0/serv_dm/o_cnt_r[3]_i_1/O
                         net (fo=198, routed)         0.495     8.667    u0/cpu/cpu/state/o_cnt_reg[2]_1
    SLICE_X42Y105        LUT2 (Prop_lut2_I1_O)        0.047     8.714 r  u0/cpu/cpu/state/mem_reg_1_i_3/O
                         net (fo=15, routed)          0.314     9.028    u0/cpu/cpu/ctrl/o_sbus_rdt_reg[31]
    SLICE_X40Y103        LUT6 (Prop_lut6_I4_O)        0.134     9.162 f  u0/cpu/cpu/ctrl/o_sbus_rdt[31]_i_4/O
                         net (fo=2, routed)           0.355     9.517    u0/cpu/cpu/state/o_sbus_ack_reg_0
    SLICE_X41Y103        LUT6 (Prop_lut6_I4_O)        0.043     9.560 r  u0/cpu/cpu/state/o_sbus_ack_i_1/O
                         net (fo=6, routed)           0.714    10.275    u0/cpu/cpu/state/ibus_cyc_reg_1
    SLICE_X48Y103        LUT6 (Prop_lut6_I1_O)        0.043    10.318 r  u0/cpu/cpu/state/data_buf[31]_i_1/O
                         net (fo=32, routed)          0.437    10.754    u0/serv_dm/data_buf_reg[31]_1[0]
    SLICE_X53Y105        FDRE                                         r  u0/serv_dm/data_buf_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      7.500     7.500 f  
    E18                                               0.000     7.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     7.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.851     8.351 r  IBUFDS_inst/O
                         net (fo=1, routed)           1.734    10.085    i_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    10.168 r  i_clk_BUFG_inst/O
                         net (fo=802, routed)         1.395    11.563    u0/serv_dm/i_clk_BUFG
    SLICE_X53Y105        FDRE                                         r  u0/serv_dm/data_buf_reg[13]/C
                         clock pessimism              0.333    11.896    
                         clock uncertainty           -0.035    11.860    
    SLICE_X53Y105        FDRE (Setup_fdre_C_CE)      -0.201    11.659    u0/serv_dm/data_buf_reg[13]
  -------------------------------------------------------------------
                         required time                         11.659    
                         arrival time                         -10.754    
  -------------------------------------------------------------------
                         slack                                  0.905    

Slack (MET) :             0.905ns  (required time - arrival time)
  Source:                 u0/serv_dm/dm_reg_dmcontrol_dmactive_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u0/serv_dm/data_buf_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@7.500ns - sys_clk_pin fall@2.500ns)
  Data Path Delay:        3.814ns  (logic 0.533ns (13.976%)  route 3.281ns (86.024%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.063ns = ( 11.563 - 7.500 ) 
    Source Clock Delay      (SCD):    4.441ns = ( 6.941 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.333ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    E18                                               0.000     2.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.954     3.454 r  IBUFDS_inst/O
                         net (fo=1, routed)           1.866     5.320    i_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     5.413 r  i_clk_BUFG_inst/O
                         net (fo=802, routed)         1.528     6.941    u0/serv_dm/i_clk_BUFG
    SLICE_X55Y109        FDRE                                         r  u0/serv_dm/dm_reg_dmcontrol_dmactive_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y109        FDRE (Prop_fdre_C_Q)         0.223     7.164 f  u0/serv_dm/dm_reg_dmcontrol_dmactive_reg/Q
                         net (fo=30, routed)          0.966     8.129    u0/serv_dm/dm_reg_dmcontrol_dmactive
    SLICE_X44Y103        LUT3 (Prop_lut3_I1_O)        0.043     8.172 f  u0/serv_dm/o_cnt_r[3]_i_1/O
                         net (fo=198, routed)         0.495     8.667    u0/cpu/cpu/state/o_cnt_reg[2]_1
    SLICE_X42Y105        LUT2 (Prop_lut2_I1_O)        0.047     8.714 r  u0/cpu/cpu/state/mem_reg_1_i_3/O
                         net (fo=15, routed)          0.314     9.028    u0/cpu/cpu/ctrl/o_sbus_rdt_reg[31]
    SLICE_X40Y103        LUT6 (Prop_lut6_I4_O)        0.134     9.162 f  u0/cpu/cpu/ctrl/o_sbus_rdt[31]_i_4/O
                         net (fo=2, routed)           0.355     9.517    u0/cpu/cpu/state/o_sbus_ack_reg_0
    SLICE_X41Y103        LUT6 (Prop_lut6_I4_O)        0.043     9.560 r  u0/cpu/cpu/state/o_sbus_ack_i_1/O
                         net (fo=6, routed)           0.714    10.275    u0/cpu/cpu/state/ibus_cyc_reg_1
    SLICE_X48Y103        LUT6 (Prop_lut6_I1_O)        0.043    10.318 r  u0/cpu/cpu/state/data_buf[31]_i_1/O
                         net (fo=32, routed)          0.437    10.754    u0/serv_dm/data_buf_reg[31]_1[0]
    SLICE_X53Y105        FDRE                                         r  u0/serv_dm/data_buf_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      7.500     7.500 f  
    E18                                               0.000     7.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     7.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.851     8.351 r  IBUFDS_inst/O
                         net (fo=1, routed)           1.734    10.085    i_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    10.168 r  i_clk_BUFG_inst/O
                         net (fo=802, routed)         1.395    11.563    u0/serv_dm/i_clk_BUFG
    SLICE_X53Y105        FDRE                                         r  u0/serv_dm/data_buf_reg[14]/C
                         clock pessimism              0.333    11.896    
                         clock uncertainty           -0.035    11.860    
    SLICE_X53Y105        FDRE (Setup_fdre_C_CE)      -0.201    11.659    u0/serv_dm/data_buf_reg[14]
  -------------------------------------------------------------------
                         required time                         11.659    
                         arrival time                         -10.754    
  -------------------------------------------------------------------
                         slack                                  0.905    

Slack (MET) :             0.905ns  (required time - arrival time)
  Source:                 u0/serv_dm/dm_reg_dmcontrol_dmactive_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u0/serv_dm/data_buf_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@7.500ns - sys_clk_pin fall@2.500ns)
  Data Path Delay:        3.814ns  (logic 0.533ns (13.976%)  route 3.281ns (86.024%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.063ns = ( 11.563 - 7.500 ) 
    Source Clock Delay      (SCD):    4.441ns = ( 6.941 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.333ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    E18                                               0.000     2.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.954     3.454 r  IBUFDS_inst/O
                         net (fo=1, routed)           1.866     5.320    i_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     5.413 r  i_clk_BUFG_inst/O
                         net (fo=802, routed)         1.528     6.941    u0/serv_dm/i_clk_BUFG
    SLICE_X55Y109        FDRE                                         r  u0/serv_dm/dm_reg_dmcontrol_dmactive_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y109        FDRE (Prop_fdre_C_Q)         0.223     7.164 f  u0/serv_dm/dm_reg_dmcontrol_dmactive_reg/Q
                         net (fo=30, routed)          0.966     8.129    u0/serv_dm/dm_reg_dmcontrol_dmactive
    SLICE_X44Y103        LUT3 (Prop_lut3_I1_O)        0.043     8.172 f  u0/serv_dm/o_cnt_r[3]_i_1/O
                         net (fo=198, routed)         0.495     8.667    u0/cpu/cpu/state/o_cnt_reg[2]_1
    SLICE_X42Y105        LUT2 (Prop_lut2_I1_O)        0.047     8.714 r  u0/cpu/cpu/state/mem_reg_1_i_3/O
                         net (fo=15, routed)          0.314     9.028    u0/cpu/cpu/ctrl/o_sbus_rdt_reg[31]
    SLICE_X40Y103        LUT6 (Prop_lut6_I4_O)        0.134     9.162 f  u0/cpu/cpu/ctrl/o_sbus_rdt[31]_i_4/O
                         net (fo=2, routed)           0.355     9.517    u0/cpu/cpu/state/o_sbus_ack_reg_0
    SLICE_X41Y103        LUT6 (Prop_lut6_I4_O)        0.043     9.560 r  u0/cpu/cpu/state/o_sbus_ack_i_1/O
                         net (fo=6, routed)           0.714    10.275    u0/cpu/cpu/state/ibus_cyc_reg_1
    SLICE_X48Y103        LUT6 (Prop_lut6_I1_O)        0.043    10.318 r  u0/cpu/cpu/state/data_buf[31]_i_1/O
                         net (fo=32, routed)          0.437    10.754    u0/serv_dm/data_buf_reg[31]_1[0]
    SLICE_X53Y105        FDRE                                         r  u0/serv_dm/data_buf_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      7.500     7.500 f  
    E18                                               0.000     7.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     7.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.851     8.351 r  IBUFDS_inst/O
                         net (fo=1, routed)           1.734    10.085    i_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    10.168 r  i_clk_BUFG_inst/O
                         net (fo=802, routed)         1.395    11.563    u0/serv_dm/i_clk_BUFG
    SLICE_X53Y105        FDRE                                         r  u0/serv_dm/data_buf_reg[17]/C
                         clock pessimism              0.333    11.896    
                         clock uncertainty           -0.035    11.860    
    SLICE_X53Y105        FDRE (Setup_fdre_C_CE)      -0.201    11.659    u0/serv_dm/data_buf_reg[17]
  -------------------------------------------------------------------
                         required time                         11.659    
                         arrival time                         -10.754    
  -------------------------------------------------------------------
                         slack                                  0.905    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 u0/serv_dm/o_dmi_rsp_data_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u0/serv_dtm/dmi_rdata_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@2.500ns - sys_clk_pin fall@2.500ns)
  Data Path Delay:        0.204ns  (logic 0.100ns (48.933%)  route 0.104ns (51.067%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.419ns = ( 4.919 - 2.500 ) 
    Source Clock Delay      (SCD):    2.046ns = ( 4.546 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.343ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    E18                                               0.000     2.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.436     2.936 r  IBUFDS_inst/O
                         net (fo=1, routed)           0.912     3.848    i_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     3.874 r  i_clk_BUFG_inst/O
                         net (fo=802, routed)         0.672     4.546    u0/serv_dm/i_clk_BUFG
    SLICE_X53Y113        FDRE                                         r  u0/serv_dm/o_dmi_rsp_data_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y113        FDRE (Prop_fdre_C_Q)         0.100     4.646 r  u0/serv_dm/o_dmi_rsp_data_reg[23]/Q
                         net (fo=1, routed)           0.104     4.750    u0/serv_dtm/dmi_rdata_reg[31]_0[23]
    SLICE_X54Y113        FDRE                                         r  u0/serv_dtm/dmi_rdata_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    E18                                               0.000     2.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.518     3.018 r  IBUFDS_inst/O
                         net (fo=1, routed)           0.981     3.999    i_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     4.029 r  i_clk_BUFG_inst/O
                         net (fo=802, routed)         0.890     4.919    u0/serv_dtm/i_clk_BUFG
    SLICE_X54Y113        FDRE                                         r  u0/serv_dtm/dmi_rdata_reg[23]/C
                         clock pessimism             -0.343     4.576    
    SLICE_X54Y113        FDRE (Hold_fdre_C_D)         0.059     4.635    u0/serv_dtm/dmi_rdata_reg[23]
  -------------------------------------------------------------------
                         required time                         -4.635    
                         arrival time                           4.750    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 u0/serv_dm/data_buf_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u0/serv_dm/o_sbus_rdt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@2.500ns - sys_clk_pin fall@2.500ns)
  Data Path Delay:        0.216ns  (logic 0.128ns (59.274%)  route 0.088ns (40.726%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.429ns = ( 4.929 - 2.500 ) 
    Source Clock Delay      (SCD):    2.053ns = ( 4.553 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.365ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    E18                                               0.000     2.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.436     2.936 r  IBUFDS_inst/O
                         net (fo=1, routed)           0.912     3.848    i_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     3.874 r  i_clk_BUFG_inst/O
                         net (fo=802, routed)         0.679     4.553    u0/serv_dm/i_clk_BUFG
    SLICE_X49Y103        FDRE                                         r  u0/serv_dm/data_buf_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y103        FDRE (Prop_fdre_C_Q)         0.100     4.653 r  u0/serv_dm/data_buf_reg[1]/Q
                         net (fo=2, routed)           0.088     4.741    u0/cpu/cpu/ctrl/o_sbus_rdt_reg[30]_1[1]
    SLICE_X48Y103        LUT6 (Prop_lut6_I5_O)        0.028     4.769 r  u0/cpu/cpu/ctrl/o_sbus_rdt[1]_i_1/O
                         net (fo=1, routed)           0.000     4.769    u0/serv_dm/o_sbus_rdt_reg[31]_1[1]
    SLICE_X48Y103        FDRE                                         r  u0/serv_dm/o_sbus_rdt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    E18                                               0.000     2.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.518     3.018 r  IBUFDS_inst/O
                         net (fo=1, routed)           0.981     3.999    i_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     4.029 r  i_clk_BUFG_inst/O
                         net (fo=802, routed)         0.900     4.929    u0/serv_dm/i_clk_BUFG
    SLICE_X48Y103        FDRE                                         r  u0/serv_dm/o_sbus_rdt_reg[1]/C
                         clock pessimism             -0.365     4.564    
    SLICE_X48Y103        FDRE (Hold_fdre_C_D)         0.087     4.651    u0/serv_dm/o_sbus_rdt_reg[1]
  -------------------------------------------------------------------
                         required time                         -4.651    
                         arrival time                           4.769    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 u0/serv_dm/o_dmi_rsp_data_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u0/serv_dtm/dmi_rdata_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@2.500ns - sys_clk_pin fall@2.500ns)
  Data Path Delay:        0.209ns  (logic 0.100ns (47.827%)  route 0.109ns (52.173%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.422ns = ( 4.922 - 2.500 ) 
    Source Clock Delay      (SCD):    2.047ns = ( 4.547 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.343ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    E18                                               0.000     2.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.436     2.936 r  IBUFDS_inst/O
                         net (fo=1, routed)           0.912     3.848    i_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     3.874 r  i_clk_BUFG_inst/O
                         net (fo=802, routed)         0.673     4.547    u0/serv_dm/i_clk_BUFG
    SLICE_X53Y112        FDRE                                         r  u0/serv_dm/o_dmi_rsp_data_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y112        FDRE (Prop_fdre_C_Q)         0.100     4.647 r  u0/serv_dm/o_dmi_rsp_data_reg[22]/Q
                         net (fo=1, routed)           0.109     4.756    u0/serv_dtm/dmi_rdata_reg[31]_0[22]
    SLICE_X54Y111        FDRE                                         r  u0/serv_dtm/dmi_rdata_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    E18                                               0.000     2.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.518     3.018 r  IBUFDS_inst/O
                         net (fo=1, routed)           0.981     3.999    i_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     4.029 r  i_clk_BUFG_inst/O
                         net (fo=802, routed)         0.893     4.922    u0/serv_dtm/i_clk_BUFG
    SLICE_X54Y111        FDRE                                         r  u0/serv_dtm/dmi_rdata_reg[22]/C
                         clock pessimism             -0.343     4.579    
    SLICE_X54Y111        FDRE (Hold_fdre_C_D)         0.059     4.638    u0/serv_dtm/dmi_rdata_reg[22]
  -------------------------------------------------------------------
                         required time                         -4.638    
                         arrival time                           4.756    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 u0/serv_dtm/tap_reg_dtmcs_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u0/serv_dtm/tap_reg_dtmcs_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@2.500ns - sys_clk_pin fall@2.500ns)
  Data Path Delay:        0.218ns  (logic 0.128ns (58.699%)  route 0.090ns (41.301%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.430ns = ( 4.930 - 2.500 ) 
    Source Clock Delay      (SCD):    2.054ns = ( 4.554 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.365ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    E18                                               0.000     2.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.436     2.936 r  IBUFDS_inst/O
                         net (fo=1, routed)           0.912     3.848    i_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     3.874 r  i_clk_BUFG_inst/O
                         net (fo=802, routed)         0.680     4.554    u0/serv_dtm/i_clk_BUFG
    SLICE_X51Y100        FDRE                                         r  u0/serv_dtm/tap_reg_dtmcs_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y100        FDRE (Prop_fdre_C_Q)         0.100     4.654 r  u0/serv_dtm/tap_reg_dtmcs_reg[5]/Q
                         net (fo=2, routed)           0.090     4.744    u0/serv_dtm/tap_reg_dtmcs_reg_n_0_[5]
    SLICE_X50Y100        LUT2 (Prop_lut2_I0_O)        0.028     4.772 r  u0/serv_dtm/tap_reg_dtmcs[4]_i_1/O
                         net (fo=1, routed)           0.000     4.772    u0/serv_dtm/tap_reg_dtmcs[4]
    SLICE_X50Y100        FDRE                                         r  u0/serv_dtm/tap_reg_dtmcs_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    E18                                               0.000     2.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.518     3.018 r  IBUFDS_inst/O
                         net (fo=1, routed)           0.981     3.999    i_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     4.029 r  i_clk_BUFG_inst/O
                         net (fo=802, routed)         0.901     4.930    u0/serv_dtm/i_clk_BUFG
    SLICE_X50Y100        FDRE                                         r  u0/serv_dtm/tap_reg_dtmcs_reg[4]/C
                         clock pessimism             -0.365     4.565    
    SLICE_X50Y100        FDRE (Hold_fdre_C_D)         0.087     4.652    u0/serv_dtm/tap_reg_dtmcs_reg[4]
  -------------------------------------------------------------------
                         required time                         -4.652    
                         arrival time                           4.772    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 u0/serv_dtm/FSM_sequential_dmi_ctrl_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u0/serv_dtm/tap_reg_dmi_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@2.500ns - sys_clk_pin fall@2.500ns)
  Data Path Delay:        0.324ns  (logic 0.146ns (45.059%)  route 0.178ns (54.941%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.141ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.425ns = ( 4.925 - 2.500 ) 
    Source Clock Delay      (SCD):    2.101ns = ( 4.601 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.183ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    E18                                               0.000     2.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.436     2.936 r  IBUFDS_inst/O
                         net (fo=1, routed)           0.912     3.848    i_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     3.874 r  i_clk_BUFG_inst/O
                         net (fo=802, routed)         0.727     4.601    u0/serv_dtm/i_clk_BUFG
    SLICE_X54Y99         FDRE                                         r  u0/serv_dtm/FSM_sequential_dmi_ctrl_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y99         FDRE (Prop_fdre_C_Q)         0.118     4.719 r  u0/serv_dtm/FSM_sequential_dmi_ctrl_state_reg[2]/Q
                         net (fo=15, routed)          0.178     4.897    u0/serv_dtm/dmi_ctrl_state__0[2]
    SLICE_X55Y100        LUT6 (Prop_lut6_I2_O)        0.028     4.925 r  u0/serv_dtm/tap_reg_dmi[0]_i_1/O
                         net (fo=1, routed)           0.000     4.925    u0/serv_dtm/tap_reg_dmi[0]
    SLICE_X55Y100        FDRE                                         r  u0/serv_dtm/tap_reg_dmi_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    E18                                               0.000     2.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.518     3.018 r  IBUFDS_inst/O
                         net (fo=1, routed)           0.981     3.999    i_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     4.029 r  i_clk_BUFG_inst/O
                         net (fo=802, routed)         0.896     4.925    u0/serv_dtm/i_clk_BUFG
    SLICE_X55Y100        FDRE                                         r  u0/serv_dtm/tap_reg_dmi_reg[0]/C
                         clock pessimism             -0.183     4.742    
    SLICE_X55Y100        FDRE (Hold_fdre_C_D)         0.060     4.802    u0/serv_dtm/tap_reg_dmi_reg[0]
  -------------------------------------------------------------------
                         required time                         -4.802    
                         arrival time                           4.925    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 u0/serv_dtm/FSM_sequential_dmi_ctrl_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u0/serv_dtm/tap_reg_dmi_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@2.500ns - sys_clk_pin fall@2.500ns)
  Data Path Delay:        0.353ns  (logic 0.146ns (41.368%)  route 0.207ns (58.632%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.141ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.425ns = ( 4.925 - 2.500 ) 
    Source Clock Delay      (SCD):    2.101ns = ( 4.601 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.183ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    E18                                               0.000     2.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.436     2.936 r  IBUFDS_inst/O
                         net (fo=1, routed)           0.912     3.848    i_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     3.874 r  i_clk_BUFG_inst/O
                         net (fo=802, routed)         0.727     4.601    u0/serv_dtm/i_clk_BUFG
    SLICE_X54Y99         FDRE                                         r  u0/serv_dtm/FSM_sequential_dmi_ctrl_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y99         FDRE (Prop_fdre_C_Q)         0.118     4.719 r  u0/serv_dtm/FSM_sequential_dmi_ctrl_state_reg[1]/Q
                         net (fo=15, routed)          0.207     4.926    u0/serv_dtm/dmi_ctrl_state__0[1]
    SLICE_X54Y101        LUT6 (Prop_lut6_I1_O)        0.028     4.954 r  u0/serv_dtm/tap_reg_dmi[1]_i_1/O
                         net (fo=1, routed)           0.000     4.954    u0/serv_dtm/tap_reg_dmi[1]
    SLICE_X54Y101        FDRE                                         r  u0/serv_dtm/tap_reg_dmi_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    E18                                               0.000     2.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.518     3.018 r  IBUFDS_inst/O
                         net (fo=1, routed)           0.981     3.999    i_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     4.029 r  i_clk_BUFG_inst/O
                         net (fo=802, routed)         0.896     4.925    u0/serv_dtm/i_clk_BUFG
    SLICE_X54Y101        FDRE                                         r  u0/serv_dtm/tap_reg_dmi_reg[1]/C
                         clock pessimism             -0.183     4.742    
    SLICE_X54Y101        FDRE (Hold_fdre_C_D)         0.087     4.829    u0/serv_dtm/tap_reg_dmi_reg[1]
  -------------------------------------------------------------------
                         required time                         -4.829    
                         arrival time                           4.954    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 u0/serv_dm/o_dmi_rsp_data_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u0/serv_dtm/dmi_rdata_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@2.500ns - sys_clk_pin fall@2.500ns)
  Data Path Delay:        0.205ns  (logic 0.100ns (48.706%)  route 0.105ns (51.294%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.422ns = ( 4.922 - 2.500 ) 
    Source Clock Delay      (SCD):    2.047ns = ( 4.547 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.343ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    E18                                               0.000     2.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.436     2.936 r  IBUFDS_inst/O
                         net (fo=1, routed)           0.912     3.848    i_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     3.874 r  i_clk_BUFG_inst/O
                         net (fo=802, routed)         0.673     4.547    u0/serv_dm/i_clk_BUFG
    SLICE_X53Y112        FDRE                                         r  u0/serv_dm/o_dmi_rsp_data_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y112        FDRE (Prop_fdre_C_Q)         0.100     4.647 r  u0/serv_dm/o_dmi_rsp_data_reg[31]/Q
                         net (fo=1, routed)           0.105     4.752    u0/serv_dtm/dmi_rdata_reg[31]_0[31]
    SLICE_X54Y111        FDRE                                         r  u0/serv_dtm/dmi_rdata_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    E18                                               0.000     2.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.518     3.018 r  IBUFDS_inst/O
                         net (fo=1, routed)           0.981     3.999    i_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     4.029 r  i_clk_BUFG_inst/O
                         net (fo=802, routed)         0.893     4.922    u0/serv_dtm/i_clk_BUFG
    SLICE_X54Y111        FDRE                                         r  u0/serv_dtm/dmi_rdata_reg[31]/C
                         clock pessimism             -0.343     4.579    
    SLICE_X54Y111        FDRE (Hold_fdre_C_D)         0.045     4.624    u0/serv_dtm/dmi_rdata_reg[31]
  -------------------------------------------------------------------
                         required time                         -4.624    
                         arrival time                           4.752    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 u0/serv_dtm/tap_reg_dmi_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u0/serv_dtm/dmi_wdata_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@2.500ns - sys_clk_pin fall@2.500ns)
  Data Path Delay:        0.220ns  (logic 0.100ns (45.534%)  route 0.120ns (54.466%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.425ns = ( 4.925 - 2.500 ) 
    Source Clock Delay      (SCD):    2.050ns = ( 4.550 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.343ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    E18                                               0.000     2.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.436     2.936 r  IBUFDS_inst/O
                         net (fo=1, routed)           0.912     3.848    i_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     3.874 r  i_clk_BUFG_inst/O
                         net (fo=802, routed)         0.676     4.550    u0/serv_dtm/i_clk_BUFG
    SLICE_X53Y103        FDRE                                         r  u0/serv_dtm/tap_reg_dmi_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y103        FDRE (Prop_fdre_C_Q)         0.100     4.650 r  u0/serv_dtm/tap_reg_dmi_reg[5]/Q
                         net (fo=2, routed)           0.120     4.770    u0/serv_dtm/tap_reg_dmi_reg_n_0_[5]
    SLICE_X54Y102        FDRE                                         r  u0/serv_dtm/dmi_wdata_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    E18                                               0.000     2.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.518     3.018 r  IBUFDS_inst/O
                         net (fo=1, routed)           0.981     3.999    i_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     4.029 r  i_clk_BUFG_inst/O
                         net (fo=802, routed)         0.896     4.925    u0/serv_dtm/i_clk_BUFG
    SLICE_X54Y102        FDRE                                         r  u0/serv_dtm/dmi_wdata_reg[3]/C
                         clock pessimism             -0.343     4.582    
    SLICE_X54Y102        FDRE (Hold_fdre_C_D)         0.059     4.641    u0/serv_dtm/dmi_wdata_reg[3]
  -------------------------------------------------------------------
                         required time                         -4.641    
                         arrival time                           4.770    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 u0/serv_dm/dm_reg_progbuf1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u0/serv_dm/o_sbus_rdt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@2.500ns - sys_clk_pin fall@2.500ns)
  Data Path Delay:        0.231ns  (logic 0.128ns (55.447%)  route 0.103ns (44.553%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.429ns = ( 4.929 - 2.500 ) 
    Source Clock Delay      (SCD):    2.052ns = ( 4.552 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.362ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    E18                                               0.000     2.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.436     2.936 r  IBUFDS_inst/O
                         net (fo=1, routed)           0.912     3.848    i_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     3.874 r  i_clk_BUFG_inst/O
                         net (fo=802, routed)         0.678     4.552    u0/serv_dm/i_clk_BUFG
    SLICE_X49Y107        FDRE                                         r  u0/serv_dm/dm_reg_progbuf1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y107        FDRE (Prop_fdre_C_Q)         0.100     4.652 r  u0/serv_dm/dm_reg_progbuf1_reg[5]/Q
                         net (fo=2, routed)           0.103     4.755    u0/serv_dm/dm_reg_progbuf1_reg_n_0_[5]
    SLICE_X48Y106        LUT6 (Prop_lut6_I2_O)        0.028     4.783 r  u0/serv_dm/o_sbus_rdt[5]_i_1/O
                         net (fo=1, routed)           0.000     4.783    u0/serv_dm/o_sbus_rdt[5]_i_1_n_0
    SLICE_X48Y106        FDRE                                         r  u0/serv_dm/o_sbus_rdt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    E18                                               0.000     2.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.518     3.018 r  IBUFDS_inst/O
                         net (fo=1, routed)           0.981     3.999    i_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     4.029 r  i_clk_BUFG_inst/O
                         net (fo=802, routed)         0.900     4.929    u0/serv_dm/i_clk_BUFG
    SLICE_X48Y106        FDRE                                         r  u0/serv_dm/o_sbus_rdt_reg[5]/C
                         clock pessimism             -0.362     4.567    
    SLICE_X48Y106        FDRE (Hold_fdre_C_D)         0.087     4.654    u0/serv_dm/o_sbus_rdt_reg[5]
  -------------------------------------------------------------------
                         required time                         -4.654    
                         arrival time                           4.783    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 u0/serv_dtm/tap_reg_dmi_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u0/serv_dtm/dmi_wdata_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@2.500ns - sys_clk_pin fall@2.500ns)
  Data Path Delay:        0.211ns  (logic 0.100ns (47.333%)  route 0.111ns (52.667%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.425ns = ( 4.925 - 2.500 ) 
    Source Clock Delay      (SCD):    2.050ns = ( 4.550 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.343ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    E18                                               0.000     2.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.436     2.936 r  IBUFDS_inst/O
                         net (fo=1, routed)           0.912     3.848    i_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     3.874 r  i_clk_BUFG_inst/O
                         net (fo=802, routed)         0.676     4.550    u0/serv_dtm/i_clk_BUFG
    SLICE_X53Y103        FDRE                                         r  u0/serv_dtm/tap_reg_dmi_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y103        FDRE (Prop_fdre_C_Q)         0.100     4.650 r  u0/serv_dtm/tap_reg_dmi_reg[3]/Q
                         net (fo=2, routed)           0.111     4.761    u0/serv_dtm/tap_reg_dmi_reg_n_0_[3]
    SLICE_X55Y102        FDRE                                         r  u0/serv_dtm/dmi_wdata_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    E18                                               0.000     2.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.518     3.018 r  IBUFDS_inst/O
                         net (fo=1, routed)           0.981     3.999    i_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     4.029 r  i_clk_BUFG_inst/O
                         net (fo=802, routed)         0.896     4.925    u0/serv_dtm/i_clk_BUFG
    SLICE_X55Y102        FDRE                                         r  u0/serv_dtm/dmi_wdata_reg[1]/C
                         clock pessimism             -0.343     4.582    
    SLICE_X55Y102        FDRE (Hold_fdre_C_D)         0.047     4.629    u0/serv_dtm/dmi_wdata_reg[1]
  -------------------------------------------------------------------
                         required time                         -4.629    
                         arrival time                           4.761    
  -------------------------------------------------------------------
                         slack                                  0.132    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { SYSCLK_N }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         5.000       3.161      RAMB36_X3Y20    u0/ram/mem_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         5.000       3.161      RAMB36_X3Y21    u0/ram/mem_reg_1/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            1.408         5.000       3.591      BUFGCTRL_X0Y16  i_clk_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            0.750         5.000       4.250      SLICE_X39Y100   u0/cpu/cpu/bufreg/data_reg[24]/C
Min Period        n/a     FDRE/C              n/a            0.750         5.000       4.250      SLICE_X38Y100   u0/cpu/cpu/bufreg/data_reg[25]/C
Min Period        n/a     FDRE/C              n/a            0.750         5.000       4.250      SLICE_X38Y100   u0/cpu/cpu/bufreg/data_reg[26]/C
Min Period        n/a     FDRE/C              n/a            0.750         5.000       4.250      SLICE_X38Y100   u0/cpu/cpu/bufreg/data_reg[27]/C
Min Period        n/a     FDRE/C              n/a            0.750         5.000       4.250      SLICE_X39Y100   u0/cpu/cpu/bufreg/data_reg[28]/C
Min Period        n/a     FDRE/C              n/a            0.750         5.000       4.250      SLICE_X47Y104   u0/cpu/cpu/bufreg/data_reg[6]/C
Min Period        n/a     FDRE/C              n/a            0.750         5.000       4.250      SLICE_X40Y103   u0/cpu/cpu/bufreg/data_reg[9]/C
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.768         2.500       1.732      SLICE_X42Y112   u0/cpu/rf_ram/memory_reg_0_63_0_2/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            0.768         2.500       1.732      SLICE_X42Y112   u0/cpu/rf_ram/memory_reg_0_63_0_2/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.768         2.500       1.732      SLICE_X42Y112   u0/cpu/rf_ram/memory_reg_0_63_0_2/RAMB/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            0.768         2.500       1.732      SLICE_X42Y112   u0/cpu/rf_ram/memory_reg_0_63_0_2/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.768         2.500       1.732      SLICE_X42Y112   u0/cpu/rf_ram/memory_reg_0_63_0_2/RAMC/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            0.768         2.500       1.732      SLICE_X42Y112   u0/cpu/rf_ram/memory_reg_0_63_0_2/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.768         2.500       1.732      SLICE_X42Y112   u0/cpu/rf_ram/memory_reg_0_63_0_2/RAMD/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            0.768         2.500       1.732      SLICE_X42Y112   u0/cpu/rf_ram/memory_reg_0_63_0_2/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.768         2.500       1.732      SLICE_X38Y112   u0/cpu/rf_ram/memory_reg_0_63_3_5/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            0.768         2.500       1.732      SLICE_X38Y112   u0/cpu/rf_ram/memory_reg_0_63_3_5/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.768         2.500       1.732      SLICE_X42Y112   u0/cpu/rf_ram/memory_reg_0_63_0_2/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.768         2.500       1.732      SLICE_X42Y112   u0/cpu/rf_ram/memory_reg_0_63_0_2/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.768         2.500       1.732      SLICE_X42Y112   u0/cpu/rf_ram/memory_reg_0_63_0_2/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.768         2.500       1.732      SLICE_X42Y112   u0/cpu/rf_ram/memory_reg_0_63_0_2/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.768         2.500       1.732      SLICE_X42Y112   u0/cpu/rf_ram/memory_reg_0_63_0_2/RAMC/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.768         2.500       1.732      SLICE_X42Y112   u0/cpu/rf_ram/memory_reg_0_63_0_2/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.768         2.500       1.732      SLICE_X42Y112   u0/cpu/rf_ram/memory_reg_0_63_0_2/RAMD/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.768         2.500       1.732      SLICE_X42Y112   u0/cpu/rf_ram/memory_reg_0_63_0_2/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.768         2.500       1.732      SLICE_X38Y112   u0/cpu/rf_ram/memory_reg_0_63_3_5/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.768         2.500       1.732      SLICE_X38Y112   u0/cpu/rf_ram/memory_reg_0_63_3_5/RAMA/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 boot_mode
                            (input port)
  Destination:            boot_led
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.972ns  (logic 2.746ns (39.379%)  route 4.226ns (60.621%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AV30                                              0.000     0.000 r  boot_mode (IN)
                         net (fo=0)                   0.000     0.000    boot_mode
    AV30                 IBUF (Prop_ibuf_I_O)         0.640     0.640 r  boot_mode_IBUF_inst/O
                         net (fo=2, routed)           4.226     4.867    boot_led_OBUF
    AR37                 OBUF (Prop_obuf_I_O)         2.105     6.972 r  boot_led_OBUF_inst/O
                         net (fo=0)                   0.000     6.972    boot_led
    AR37                                                              r  boot_led (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 boot_mode
                            (input port)
  Destination:            boot_led
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.570ns  (logic 1.344ns (37.654%)  route 2.225ns (62.346%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AV30                                              0.000     0.000 r  boot_mode (IN)
                         net (fo=0)                   0.000     0.000    boot_mode
    AV30                 IBUF (Prop_ibuf_I_O)         0.147     0.147 r  boot_mode_IBUF_inst/O
                         net (fo=2, routed)           2.225     2.372    boot_led_OBUF
    AR37                 OBUF (Prop_obuf_I_O)         1.197     3.570 r  boot_led_OBUF_inst/O
                         net (fo=0)                   0.000     3.570    boot_led
    AR37                                                              r  boot_led (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             9 Endpoints
Min Delay             9 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u0/serv_dtm/r_tdo_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            jtag_tdo
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.980ns  (logic 2.394ns (34.296%)  route 4.586ns (65.704%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    E18                                               0.000     2.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.954     3.454 r  IBUFDS_inst/O
                         net (fo=1, routed)           1.866     5.320    i_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     5.413 r  i_clk_BUFG_inst/O
                         net (fo=802, routed)         1.702     7.115    u0/serv_dtm/i_clk_BUFG
    SLICE_X55Y98         FDRE                                         r  u0/serv_dtm/r_tdo_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y98         FDRE (Prop_fdre_C_Q)         0.223     7.338 r  u0/serv_dtm/r_tdo_reg/Q
                         net (fo=1, routed)           4.586    11.924    jtag_tdo_OBUF
    J30                  OBUF (Prop_obuf_I_O)         2.171    14.095 r  jtag_tdo_OBUF_inst/O
                         net (fo=0)                   0.000    14.095    jtag_tdo
    J30                                                               r  jtag_tdo (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u0/spi_inst0/FSM_sequential_spi_seq_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SCK
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.465ns  (logic 2.307ns (35.681%)  route 4.158ns (64.319%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    E18                                               0.000     2.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.954     3.454 r  IBUFDS_inst/O
                         net (fo=1, routed)           1.866     5.320    i_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     5.413 r  i_clk_BUFG_inst/O
                         net (fo=802, routed)         1.780     7.193    u0/spi_inst0/i_clk_BUFG
    SLICE_X41Y99         FDRE                                         r  u0/spi_inst0/FSM_sequential_spi_seq_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y99         FDRE (Prop_fdre_C_Q)         0.223     7.416 r  u0/spi_inst0/FSM_sequential_spi_seq_reg[1]/Q
                         net (fo=12, routed)          0.481     7.897    u0/spi_inst0/spi_seq[1]
    SLICE_X42Y100        LUT2 (Prop_lut2_I0_O)        0.043     7.940 r  u0/spi_inst0/SCK_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.677    11.617    SCK_OBUF
    V35                  OBUF (Prop_obuf_I_O)         2.041    13.658 r  SCK_OBUF_inst/O
                         net (fo=0)                   0.000    13.658    SCK
    V35                                                               r  SCK (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u0/spi_inst0/sr8_reg[7]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MOSI
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.684ns  (logic 2.268ns (33.934%)  route 4.416ns (66.066%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    E18                                               0.000     2.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.954     3.454 r  IBUFDS_inst/O
                         net (fo=1, routed)           1.866     5.320    i_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     5.413 r  i_clk_BUFG_inst/O
                         net (fo=802, routed)         1.549     6.962    u0/spi_inst0/i_clk_BUFG
    SLICE_X44Y100        FDRE                                         r  u0/spi_inst0/sr8_reg[7]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y100        FDRE (Prop_fdre_C_Q)         0.223     7.185 r  u0/spi_inst0/sr8_reg[7]_lopt_replica/Q
                         net (fo=1, routed)           4.416    11.600    lopt
    W36                  OBUF (Prop_obuf_I_O)         2.045    13.645 r  MOSI_OBUF_inst/O
                         net (fo=0)                   0.000    13.645    MOSI
    W36                                                               r  MOSI (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u0/spi_inst0/CSn_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            CSn
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.882ns  (logic 2.264ns (38.490%)  route 3.618ns (61.510%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    E18                                               0.000     2.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.954     3.454 r  IBUFDS_inst/O
                         net (fo=1, routed)           1.866     5.320    i_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     5.413 r  i_clk_BUFG_inst/O
                         net (fo=802, routed)         1.549     6.962    u0/spi_inst0/i_clk_BUFG
    SLICE_X44Y101        FDSE                                         r  u0/spi_inst0/CSn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y101        FDSE (Prop_fdse_C_Q)         0.223     7.185 r  u0/spi_inst0/CSn_reg/Q
                         net (fo=1, routed)           3.618    10.803    CSn_OBUF
    V36                  OBUF (Prop_obuf_I_O)         2.041    12.843 r  CSn_OBUF_inst/O
                         net (fo=0)                   0.000    12.843    CSn
    V36                                                               r  CSn (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u0/gpio/o_gpio_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            q
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.505ns  (logic 2.337ns (51.886%)  route 2.167ns (48.114%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    E18                                               0.000     2.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.954     3.454 r  IBUFDS_inst/O
                         net (fo=1, routed)           1.866     5.320    i_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     5.413 r  i_clk_BUFG_inst/O
                         net (fo=802, routed)         1.549     6.962    u0/gpio/i_clk_BUFG
    SLICE_X45Y104        FDRE                                         r  u0/gpio/o_gpio_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y104        FDRE (Prop_fdre_C_Q)         0.223     7.185 r  u0/gpio/o_gpio_reg/Q
                         net (fo=3, routed)           2.167     9.352    q_OBUF
    AT37                 OBUF (Prop_obuf_I_O)         2.114    11.467 r  q_OBUF_inst/O
                         net (fo=0)                   0.000    11.467    q
    AT37                                                              r  q (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u0/setup_reg0/status_reg[18]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            o_prog_cmplt
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.386ns  (logic 2.313ns (52.720%)  route 2.074ns (47.280%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    E18                                               0.000     2.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.954     3.454 r  IBUFDS_inst/O
                         net (fo=1, routed)           1.866     5.320    i_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     5.413 r  i_clk_BUFG_inst/O
                         net (fo=802, routed)         1.548     6.961    u0/setup_reg0/i_clk_BUFG
    SLICE_X45Y106        FDRE                                         r  u0/setup_reg0/status_reg[18]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y106        FDRE (Prop_fdre_C_Q)         0.223     7.184 r  u0/setup_reg0/status_reg[18]_lopt_replica/Q
                         net (fo=1, routed)           2.074     9.258    lopt_1
    AM39                 OBUF (Prop_obuf_I_O)         2.090    11.347 r  o_prog_cmplt_OBUF_inst/O
                         net (fo=0)                   0.000    11.347    o_prog_cmplt
    AM39                                                              r  o_prog_cmplt (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u0/setup_reg0/status_reg[19]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            o_prog_flash
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.338ns  (logic 2.324ns (53.573%)  route 2.014ns (46.427%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    E18                                               0.000     2.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.954     3.454 r  IBUFDS_inst/O
                         net (fo=1, routed)           1.866     5.320    i_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     5.413 r  i_clk_BUFG_inst/O
                         net (fo=802, routed)         1.547     6.960    u0/setup_reg0/i_clk_BUFG
    SLICE_X45Y108        FDRE                                         r  u0/setup_reg0/status_reg[19]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y108        FDRE (Prop_fdre_C_Q)         0.223     7.183 r  u0/setup_reg0/status_reg[19]_lopt_replica/Q
                         net (fo=1, routed)           2.014     9.197    lopt_2
    AN39                 OBUF (Prop_obuf_I_O)         2.101    11.298 r  o_prog_flash_OBUF_inst/O
                         net (fo=0)                   0.000    11.298    o_prog_flash
    AN39                                                              r  o_prog_flash (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u0/cpu/cpu/state/o_cnt_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u0/spi_inst0/FSM_sequential_spi_seq_next_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.082ns  (logic 0.431ns (13.984%)  route 2.651ns (86.015%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    E18                                               0.000     2.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.954     3.454 r  IBUFDS_inst/O
                         net (fo=1, routed)           1.866     5.320    i_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     5.413 r  i_clk_BUFG_inst/O
                         net (fo=802, routed)         1.609     7.022    u0/cpu/cpu/state/i_clk_BUFG
    SLICE_X36Y106        FDRE                                         r  u0/cpu/cpu/state/o_cnt_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y106        FDRE (Prop_fdre_C_Q)         0.259     7.281 f  u0/cpu/cpu/state/o_cnt_r_reg[0]/Q
                         net (fo=11, routed)          0.493     7.773    u0/cpu/cpu/state/o_cnt_r_reg_n_0_[0]
    SLICE_X37Y106        LUT4 (Prop_lut4_I2_O)        0.043     7.816 f  u0/cpu/cpu/state/o_cnt_r[0]_i_4/O
                         net (fo=21, routed)          0.358     8.174    u0/cpu/cpu/state/cnt_en
    SLICE_X39Y104        LUT5 (Prop_lut5_I1_O)        0.043     8.217 f  u0/cpu/cpu/state/o_wb_cpu_ack_i_3/O
                         net (fo=9, routed)           0.625     8.842    u0/cpu/cpu/bufreg/CSn_reg
    SLICE_X44Y101        LUT6 (Prop_lut6_I5_O)        0.043     8.885 r  u0/cpu/cpu/bufreg/FSM_sequential_spi_seq_next_reg[0]_i_4/O
                         net (fo=12, routed)          0.974     9.859    u0/spi_inst0/bc_reg[0]_0
    SLICE_X41Y98         LUT6 (Prop_lut6_I5_O)        0.043     9.902 r  u0/spi_inst0/FSM_sequential_spi_seq_next_reg[0]_i_1/O
                         net (fo=1, routed)           0.202    10.104    u0/spi_inst0/spi_seq_next__0[0]
    SLICE_X40Y98         LDCE                                         r  u0/spi_inst0/FSM_sequential_spi_seq_next_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u0/spi_inst0/cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u0/spi_inst0/FSM_sequential_spi_seq_next_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.150ns  (logic 0.362ns (31.465%)  route 0.788ns (68.535%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    E18                                               0.000     2.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.954     3.454 r  IBUFDS_inst/O
                         net (fo=1, routed)           1.866     5.320    i_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     5.413 r  i_clk_BUFG_inst/O
                         net (fo=802, routed)         1.778     7.191    u0/spi_inst0/i_clk_BUFG
    SLICE_X42Y98         FDRE                                         r  u0/spi_inst0/cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y98         FDRE (Prop_fdre_C_Q)         0.236     7.427 r  u0/spi_inst0/cc_reg[1]/Q
                         net (fo=6, routed)           0.497     7.924    u0/spi_inst0/cc[1]
    SLICE_X42Y98         LUT4 (Prop_lut4_I1_O)        0.126     8.050 r  u0/spi_inst0/FSM_sequential_spi_seq_next_reg[1]_i_1/O
                         net (fo=1, routed)           0.291     8.341    u0/spi_inst0/spi_seq_next__0[1]
    SLICE_X40Y98         LDCE                                         r  u0/spi_inst0/FSM_sequential_spi_seq_next_reg[1]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u0/spi_inst0/FSM_sequential_spi_seq_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u0/spi_inst0/FSM_sequential_spi_seq_next_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.349ns  (logic 0.128ns (36.688%)  route 0.221ns (63.312%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    E18                                               0.000     2.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.436     2.936 r  IBUFDS_inst/O
                         net (fo=1, routed)           0.912     3.848    i_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     3.874 r  i_clk_BUFG_inst/O
                         net (fo=802, routed)         0.777     4.651    u0/spi_inst0/i_clk_BUFG
    SLICE_X41Y99         FDRE                                         r  u0/spi_inst0/FSM_sequential_spi_seq_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y99         FDRE (Prop_fdre_C_Q)         0.100     4.751 r  u0/spi_inst0/FSM_sequential_spi_seq_reg[1]/Q
                         net (fo=12, routed)          0.122     4.873    u0/spi_inst0/spi_seq[1]
    SLICE_X41Y98         LUT6 (Prop_lut6_I1_O)        0.028     4.901 r  u0/spi_inst0/FSM_sequential_spi_seq_next_reg[0]_i_1/O
                         net (fo=1, routed)           0.099     5.000    u0/spi_inst0/spi_seq_next__0[0]
    SLICE_X40Y98         LDCE                                         r  u0/spi_inst0/FSM_sequential_spi_seq_next_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u0/spi_inst0/FSM_sequential_spi_seq_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            u0/spi_inst0/FSM_sequential_spi_seq_next_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.480ns  (logic 0.126ns (26.233%)  route 0.354ns (73.767%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    E18                                               0.000     2.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.436     2.936 r  IBUFDS_inst/O
                         net (fo=1, routed)           0.912     3.848    i_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     3.874 r  i_clk_BUFG_inst/O
                         net (fo=802, routed)         0.777     4.651    u0/spi_inst0/i_clk_BUFG
    SLICE_X41Y99         FDRE                                         r  u0/spi_inst0/FSM_sequential_spi_seq_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y99         FDRE (Prop_fdre_C_Q)         0.100     4.751 r  u0/spi_inst0/FSM_sequential_spi_seq_reg[0]/Q
                         net (fo=12, routed)          0.208     4.959    u0/spi_inst0/spi_seq[0]
    SLICE_X42Y98         LUT4 (Prop_lut4_I3_O)        0.026     4.985 r  u0/spi_inst0/FSM_sequential_spi_seq_next_reg[1]_i_1/O
                         net (fo=1, routed)           0.146     5.131    u0/spi_inst0/spi_seq_next__0[1]
    SLICE_X40Y98         LDCE                                         r  u0/spi_inst0/FSM_sequential_spi_seq_next_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u0/setup_reg0/status_reg[19]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            o_prog_flash
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.180ns  (logic 1.293ns (59.313%)  route 0.887ns (40.687%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    E18                                               0.000     2.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.436     2.936 r  IBUFDS_inst/O
                         net (fo=1, routed)           0.912     3.848    i_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     3.874 r  i_clk_BUFG_inst/O
                         net (fo=802, routed)         0.690     4.564    u0/setup_reg0/i_clk_BUFG
    SLICE_X45Y108        FDRE                                         r  u0/setup_reg0/status_reg[19]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y108        FDRE (Prop_fdre_C_Q)         0.100     4.664 r  u0/setup_reg0/status_reg[19]_lopt_replica/Q
                         net (fo=1, routed)           0.887     5.551    lopt_2
    AN39                 OBUF (Prop_obuf_I_O)         1.193     6.744 r  o_prog_flash_OBUF_inst/O
                         net (fo=0)                   0.000     6.744    o_prog_flash
    AN39                                                              r  o_prog_flash (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u0/setup_reg0/status_reg[18]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            o_prog_cmplt
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.182ns  (logic 1.282ns (58.751%)  route 0.900ns (41.249%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    E18                                               0.000     2.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.436     2.936 r  IBUFDS_inst/O
                         net (fo=1, routed)           0.912     3.848    i_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     3.874 r  i_clk_BUFG_inst/O
                         net (fo=802, routed)         0.691     4.565    u0/setup_reg0/i_clk_BUFG
    SLICE_X45Y106        FDRE                                         r  u0/setup_reg0/status_reg[18]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y106        FDRE (Prop_fdre_C_Q)         0.100     4.665 r  u0/setup_reg0/status_reg[18]_lopt_replica/Q
                         net (fo=1, routed)           0.900     5.565    lopt_1
    AM39                 OBUF (Prop_obuf_I_O)         1.182     6.747 r  o_prog_cmplt_OBUF_inst/O
                         net (fo=0)                   0.000     6.747    o_prog_cmplt
    AM39                                                              r  o_prog_cmplt (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u0/gpio/o_gpio_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            q
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.283ns  (logic 1.306ns (57.225%)  route 0.976ns (42.775%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    E18                                               0.000     2.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.436     2.936 r  IBUFDS_inst/O
                         net (fo=1, routed)           0.912     3.848    i_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     3.874 r  i_clk_BUFG_inst/O
                         net (fo=802, routed)         0.691     4.565    u0/gpio/i_clk_BUFG
    SLICE_X45Y104        FDRE                                         r  u0/gpio/o_gpio_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y104        FDRE (Prop_fdre_C_Q)         0.100     4.665 r  u0/gpio/o_gpio_reg/Q
                         net (fo=3, routed)           0.976     5.642    q_OBUF
    AT37                 OBUF (Prop_obuf_I_O)         1.206     6.848 r  q_OBUF_inst/O
                         net (fo=0)                   0.000     6.848    q
    AT37                                                              r  q (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u0/spi_inst0/CSn_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            CSn
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.914ns  (logic 1.233ns (42.326%)  route 1.681ns (57.674%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    E18                                               0.000     2.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.436     2.936 r  IBUFDS_inst/O
                         net (fo=1, routed)           0.912     3.848    i_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     3.874 r  i_clk_BUFG_inst/O
                         net (fo=802, routed)         0.692     4.566    u0/spi_inst0/i_clk_BUFG
    SLICE_X44Y101        FDSE                                         r  u0/spi_inst0/CSn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y101        FDSE (Prop_fdse_C_Q)         0.100     4.666 r  u0/spi_inst0/CSn_reg/Q
                         net (fo=1, routed)           1.681     6.347    CSn_OBUF
    V36                  OBUF (Prop_obuf_I_O)         1.133     7.480 r  CSn_OBUF_inst/O
                         net (fo=0)                   0.000     7.480    CSn
    V36                                                               r  CSn (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u0/spi_inst0/sr8_reg[7]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MOSI
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.267ns  (logic 1.238ns (37.880%)  route 2.030ns (62.120%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    E18                                               0.000     2.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.436     2.936 r  IBUFDS_inst/O
                         net (fo=1, routed)           0.912     3.848    i_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     3.874 r  i_clk_BUFG_inst/O
                         net (fo=802, routed)         0.692     4.566    u0/spi_inst0/i_clk_BUFG
    SLICE_X44Y100        FDRE                                         r  u0/spi_inst0/sr8_reg[7]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y100        FDRE (Prop_fdre_C_Q)         0.100     4.666 r  u0/spi_inst0/sr8_reg[7]_lopt_replica/Q
                         net (fo=1, routed)           2.030     6.696    lopt
    W36                  OBUF (Prop_obuf_I_O)         1.138     7.833 r  MOSI_OBUF_inst/O
                         net (fo=0)                   0.000     7.833    MOSI
    W36                                                               r  MOSI (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u0/spi_inst0/FSM_sequential_spi_seq_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            SCK
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.232ns  (logic 1.261ns (39.025%)  route 1.971ns (60.975%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    E18                                               0.000     2.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.436     2.936 r  IBUFDS_inst/O
                         net (fo=1, routed)           0.912     3.848    i_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     3.874 r  i_clk_BUFG_inst/O
                         net (fo=802, routed)         0.777     4.651    u0/spi_inst0/i_clk_BUFG
    SLICE_X41Y99         FDRE                                         r  u0/spi_inst0/FSM_sequential_spi_seq_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y99         FDRE (Prop_fdre_C_Q)         0.100     4.751 f  u0/spi_inst0/FSM_sequential_spi_seq_reg[0]/Q
                         net (fo=12, routed)          0.220     4.971    u0/spi_inst0/spi_seq[0]
    SLICE_X42Y100        LUT2 (Prop_lut2_I1_O)        0.028     4.999 r  u0/spi_inst0/SCK_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.751     6.750    SCK_OBUF
    V35                  OBUF (Prop_obuf_I_O)         1.133     7.883 r  SCK_OBUF_inst/O
                         net (fo=0)                   0.000     7.883    SCK
    V35                                                               r  SCK (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u0/serv_dtm/r_tdo_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            jtag_tdo
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.782ns  (logic 1.362ns (36.015%)  route 2.420ns (63.985%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    E18                                               0.000     2.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.436     2.936 r  IBUFDS_inst/O
                         net (fo=1, routed)           0.912     3.848    i_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     3.874 r  i_clk_BUFG_inst/O
                         net (fo=802, routed)         0.727     4.601    u0/serv_dtm/i_clk_BUFG
    SLICE_X55Y98         FDRE                                         r  u0/serv_dtm/r_tdo_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y98         FDRE (Prop_fdre_C_Q)         0.100     4.701 r  u0/serv_dtm/r_tdo_reg/Q
                         net (fo=1, routed)           2.420     7.121    jtag_tdo_OBUF
    J30                  OBUF (Prop_obuf_I_O)         1.262     8.383 r  jtag_tdo_OBUF_inst/O
                         net (fo=0)                   0.000     8.383    jtag_tdo
    J30                                                               r  jtag_tdo (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            13 Endpoints
Min Delay            13 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 jtag_trst
                            (input port)
  Destination:            u0/serv_dtm/tap_sync_trst_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.350ns  (logic 0.757ns (17.408%)  route 3.593ns (82.592%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.236ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.236ns = ( 6.736 - 2.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R30                                               0.000     0.000 r  jtag_trst (IN)
                         net (fo=0)                   0.000     0.000    jtag_trst
    R30                  IBUF (Prop_ibuf_I_O)         0.757     0.757 r  jtag_trst_IBUF_inst/O
                         net (fo=1, routed)           3.593     4.350    u0/serv_dtm/tap_sync_trst_r_reg[0]_0[0]
    SLICE_X49Y98         FDRE                                         r  u0/serv_dtm/tap_sync_trst_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    E18                                               0.000     2.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.851     3.351 r  IBUFDS_inst/O
                         net (fo=1, routed)           1.734     5.085    i_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     5.168 r  i_clk_BUFG_inst/O
                         net (fo=802, routed)         1.568     6.736    u0/serv_dtm/i_clk_BUFG
    SLICE_X49Y98         FDRE                                         r  u0/serv_dtm/tap_sync_trst_r_reg[0]/C

Slack:                    inf
  Source:                 MISO
                            (input port)
  Destination:            u0/spi_inst0/sr8_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.012ns  (logic 0.681ns (16.987%)  route 3.330ns (83.013%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.080ns = ( 6.580 - 2.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W37                                               0.000     0.000 r  MISO (IN)
                         net (fo=0)                   0.000     0.000    MISO
    W37                  IBUF (Prop_ibuf_I_O)         0.629     0.629 r  MISO_IBUF_inst/O
                         net (fo=1, routed)           2.981     3.610    u0/cpu/cpu/bufreg2/MISO_IBUF
    SLICE_X44Y101        LUT3 (Prop_lut3_I2_O)        0.052     3.662 r  u0/cpu/cpu/bufreg2/sr8[0]_i_1/O
                         net (fo=1, routed)           0.349     4.012    u0/spi_inst0/D[0]
    SLICE_X45Y100        FDRE                                         r  u0/spi_inst0/sr8_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    E18                                               0.000     2.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.851     3.351 r  IBUFDS_inst/O
                         net (fo=1, routed)           1.734     5.085    i_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     5.168 r  i_clk_BUFG_inst/O
                         net (fo=802, routed)         1.412     6.580    u0/spi_inst0/i_clk_BUFG
    SLICE_X45Y100        FDRE                                         r  u0/spi_inst0/sr8_reg[0]/C

Slack:                    inf
  Source:                 boot_mode
                            (input port)
  Destination:            u0/setup_reg0/status_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.679ns  (logic 0.640ns (17.404%)  route 3.038ns (82.596%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.079ns = ( 6.579 - 2.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AV30                                              0.000     0.000 r  boot_mode (IN)
                         net (fo=0)                   0.000     0.000    boot_mode
    AV30                 IBUF (Prop_ibuf_I_O)         0.640     0.640 r  boot_mode_IBUF_inst/O
                         net (fo=2, routed)           3.038     3.679    u0/setup_reg0/status_reg[17]_0[1]
    SLICE_X47Y106        FDRE                                         r  u0/setup_reg0/status_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    E18                                               0.000     2.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.851     3.351 r  IBUFDS_inst/O
                         net (fo=1, routed)           1.734     5.085    i_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     5.168 r  i_clk_BUFG_inst/O
                         net (fo=802, routed)         1.411     6.579    u0/setup_reg0/i_clk_BUFG
    SLICE_X47Y106        FDRE                                         r  u0/setup_reg0/status_reg[16]/C

Slack:                    inf
  Source:                 jtag_tck
                            (input port)
  Destination:            u0/serv_dtm/tap_sync_tck_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.639ns  (logic 0.736ns (20.222%)  route 2.903ns (79.778%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.231ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.231ns = ( 6.731 - 2.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K30                                               0.000     0.000 r  jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    jtag_tck
    K30                  IBUF (Prop_ibuf_I_O)         0.736     0.736 r  jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           2.903     3.639    u0/serv_dtm/tap_sync_tck_r_reg[0]_0[0]
    SLICE_X55Y97         FDRE                                         r  u0/serv_dtm/tap_sync_tck_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    E18                                               0.000     2.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.851     3.351 r  IBUFDS_inst/O
                         net (fo=1, routed)           1.734     5.085    i_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     5.168 r  i_clk_BUFG_inst/O
                         net (fo=802, routed)         1.563     6.731    u0/serv_dtm/i_clk_BUFG
    SLICE_X55Y97         FDRE                                         r  u0/serv_dtm/tap_sync_tck_r_reg[0]/C

Slack:                    inf
  Source:                 jtag_tdi
                            (input port)
  Destination:            u0/serv_dtm/tap_sync_tdi_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.504ns  (logic 0.754ns (21.506%)  route 2.751ns (78.494%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.174ns = ( 6.674 - 2.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P31                                               0.000     0.000 r  jtag_tdi (IN)
                         net (fo=0)                   0.000     0.000    jtag_tdi
    P31                  IBUF (Prop_ibuf_I_O)         0.754     0.754 r  jtag_tdi_IBUF_inst/O
                         net (fo=1, routed)           2.751     3.504    u0/serv_dtm/tap_sync_tdi_r_reg[0]_0[0]
    SLICE_X57Y97         FDRE                                         r  u0/serv_dtm/tap_sync_tdi_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    E18                                               0.000     2.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.851     3.351 r  IBUFDS_inst/O
                         net (fo=1, routed)           1.734     5.085    i_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     5.168 r  i_clk_BUFG_inst/O
                         net (fo=802, routed)         1.506     6.674    u0/serv_dtm/i_clk_BUFG
    SLICE_X57Y97         FDRE                                         r  u0/serv_dtm/tap_sync_tdi_r_reg[0]/C

Slack:                    inf
  Source:                 jtag_tms
                            (input port)
  Destination:            u0/serv_dtm/tap_sync_tms_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.407ns  (logic 0.733ns (21.515%)  route 2.674ns (78.485%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.174ns = ( 6.674 - 2.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K29                                               0.000     0.000 r  jtag_tms (IN)
                         net (fo=0)                   0.000     0.000    jtag_tms
    K29                  IBUF (Prop_ibuf_I_O)         0.733     0.733 r  jtag_tms_IBUF_inst/O
                         net (fo=1, routed)           2.674     3.407    u0/serv_dtm/tap_sync_tms_r_reg[0]_0[0]
    SLICE_X56Y97         FDRE                                         r  u0/serv_dtm/tap_sync_tms_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    E18                                               0.000     2.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.851     3.351 r  IBUFDS_inst/O
                         net (fo=1, routed)           1.734     5.085    i_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     5.168 r  i_clk_BUFG_inst/O
                         net (fo=802, routed)         1.506     6.674    u0/serv_dtm/i_clk_BUFG
    SLICE_X56Y97         FDRE                                         r  u0/serv_dtm/tap_sync_tms_r_reg[0]/C

Slack:                    inf
  Source:                 prog_mode
                            (input port)
  Destination:            u0/setup_reg0/status_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.739ns  (logic 0.657ns (23.986%)  route 2.082ns (76.014%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.250ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.250ns = ( 6.750 - 2.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AY33                                              0.000     0.000 r  prog_mode (IN)
                         net (fo=0)                   0.000     0.000    prog_mode
    AY33                 IBUF (Prop_ibuf_I_O)         0.657     0.657 r  prog_mode_IBUF_inst/O
                         net (fo=1, routed)           2.082     2.739    u0/setup_reg0/status_reg[17]_0[2]
    SLICE_X44Y98         FDRE                                         r  u0/setup_reg0/status_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    E18                                               0.000     2.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.851     3.351 r  IBUFDS_inst/O
                         net (fo=1, routed)           1.734     5.085    i_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     5.168 r  i_clk_BUFG_inst/O
                         net (fo=802, routed)         1.582     6.750    u0/setup_reg0/i_clk_BUFG
    SLICE_X44Y98         FDRE                                         r  u0/setup_reg0/status_reg[17]/C

Slack:                    inf
  Source:                 i_rst
                            (input port)
  Destination:            r_rstn_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.409ns  (logic 0.710ns (29.458%)  route 1.699ns (70.542%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.080ns = ( 6.580 - 2.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AR40                                              0.000     0.000 r  i_rst (IN)
                         net (fo=0)                   0.000     0.000    i_rst
    AR40                 IBUF (Prop_ibuf_I_O)         0.710     0.710 r  i_rst_IBUF_inst/O
                         net (fo=4, routed)           1.699     2.409    i_rst_IBUF
    SLICE_X47Y101        FDRE                                         r  r_rstn_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    E18                                               0.000     2.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.851     3.351 r  IBUFDS_inst/O
                         net (fo=1, routed)           1.734     5.085    i_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     5.168 r  i_clk_BUFG_inst/O
                         net (fo=802, routed)         1.412     6.580    i_clk_BUFG
    SLICE_X47Y101        FDRE                                         r  r_rstn_reg[0]/C

Slack:                    inf
  Source:                 i_rst
                            (input port)
  Destination:            r_rstn_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.409ns  (logic 0.710ns (29.458%)  route 1.699ns (70.542%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.080ns = ( 6.580 - 2.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AR40                                              0.000     0.000 r  i_rst (IN)
                         net (fo=0)                   0.000     0.000    i_rst
    AR40                 IBUF (Prop_ibuf_I_O)         0.710     0.710 r  i_rst_IBUF_inst/O
                         net (fo=4, routed)           1.699     2.409    i_rst_IBUF
    SLICE_X47Y101        FDRE                                         r  r_rstn_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    E18                                               0.000     2.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.851     3.351 r  IBUFDS_inst/O
                         net (fo=1, routed)           1.734     5.085    i_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     5.168 r  i_clk_BUFG_inst/O
                         net (fo=802, routed)         1.412     6.580    i_clk_BUFG
    SLICE_X47Y101        FDRE                                         r  r_rstn_reg[1]/C

Slack:                    inf
  Source:                 i_rst
                            (input port)
  Destination:            r_rstn_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.409ns  (logic 0.710ns (29.458%)  route 1.699ns (70.542%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.080ns = ( 6.580 - 2.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AR40                                              0.000     0.000 r  i_rst (IN)
                         net (fo=0)                   0.000     0.000    i_rst
    AR40                 IBUF (Prop_ibuf_I_O)         0.710     0.710 r  i_rst_IBUF_inst/O
                         net (fo=4, routed)           1.699     2.409    i_rst_IBUF
    SLICE_X47Y101        FDRE                                         r  r_rstn_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    E18                                               0.000     2.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.851     3.351 r  IBUFDS_inst/O
                         net (fo=1, routed)           1.734     5.085    i_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     5.168 r  i_clk_BUFG_inst/O
                         net (fo=802, routed)         1.412     6.580    i_clk_BUFG
    SLICE_X47Y101        FDRE                                         r  r_rstn_reg[2]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u0/spi_inst0/FSM_sequential_spi_seq_next_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            u0/spi_inst0/FSM_sequential_spi_seq_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.239ns  (logic 0.143ns (59.865%)  route 0.096ns (40.135%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y98         LDCE                         0.000     0.000 r  u0/spi_inst0/FSM_sequential_spi_seq_next_reg[0]/G
    SLICE_X40Y98         LDCE (EnToQ_ldce_G_Q)        0.143     0.143 r  u0/spi_inst0/FSM_sequential_spi_seq_next_reg[0]/Q
                         net (fo=1, routed)           0.096     0.239    u0/spi_inst0/spi_seq_next[0]
    SLICE_X41Y99         FDRE                                         r  u0/spi_inst0/FSM_sequential_spi_seq_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    E18                                               0.000     2.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.518     3.018 r  IBUFDS_inst/O
                         net (fo=1, routed)           0.981     3.999    i_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     4.029 r  i_clk_BUFG_inst/O
                         net (fo=802, routed)         1.019     5.048    u0/spi_inst0/i_clk_BUFG
    SLICE_X41Y99         FDRE                                         r  u0/spi_inst0/FSM_sequential_spi_seq_reg[0]/C

Slack:                    inf
  Source:                 u0/spi_inst0/FSM_sequential_spi_seq_next_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            u0/spi_inst0/FSM_sequential_spi_seq_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.239ns  (logic 0.143ns (59.865%)  route 0.096ns (40.135%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y98         LDCE                         0.000     0.000 r  u0/spi_inst0/FSM_sequential_spi_seq_next_reg[1]/G
    SLICE_X40Y98         LDCE (EnToQ_ldce_G_Q)        0.143     0.143 r  u0/spi_inst0/FSM_sequential_spi_seq_next_reg[1]/Q
                         net (fo=1, routed)           0.096     0.239    u0/spi_inst0/spi_seq_next[1]
    SLICE_X41Y99         FDRE                                         r  u0/spi_inst0/FSM_sequential_spi_seq_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    E18                                               0.000     2.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.518     3.018 r  IBUFDS_inst/O
                         net (fo=1, routed)           0.981     3.999    i_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     4.029 r  i_clk_BUFG_inst/O
                         net (fo=802, routed)         1.019     5.048    u0/spi_inst0/i_clk_BUFG
    SLICE_X41Y99         FDRE                                         r  u0/spi_inst0/FSM_sequential_spi_seq_reg[1]/C

Slack:                    inf
  Source:                 i_rst
                            (input port)
  Destination:            r_rstn_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.193ns  (logic 0.215ns (18.065%)  route 0.977ns (81.935%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.443ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.443ns = ( 4.943 - 2.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AR40                                              0.000     0.000 r  i_rst (IN)
                         net (fo=0)                   0.000     0.000    i_rst
    AR40                 IBUF (Prop_ibuf_I_O)         0.215     0.215 r  i_rst_IBUF_inst/O
                         net (fo=4, routed)           0.977     1.193    i_rst_IBUF
    SLICE_X47Y101        FDRE                                         r  r_rstn_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    E18                                               0.000     2.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.518     3.018 r  IBUFDS_inst/O
                         net (fo=1, routed)           0.981     3.999    i_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     4.029 r  i_clk_BUFG_inst/O
                         net (fo=802, routed)         0.914     4.943    i_clk_BUFG
    SLICE_X47Y101        FDRE                                         r  r_rstn_reg[0]/C

Slack:                    inf
  Source:                 i_rst
                            (input port)
  Destination:            r_rstn_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.193ns  (logic 0.215ns (18.065%)  route 0.977ns (81.935%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.443ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.443ns = ( 4.943 - 2.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AR40                                              0.000     0.000 r  i_rst (IN)
                         net (fo=0)                   0.000     0.000    i_rst
    AR40                 IBUF (Prop_ibuf_I_O)         0.215     0.215 r  i_rst_IBUF_inst/O
                         net (fo=4, routed)           0.977     1.193    i_rst_IBUF
    SLICE_X47Y101        FDRE                                         r  r_rstn_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    E18                                               0.000     2.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.518     3.018 r  IBUFDS_inst/O
                         net (fo=1, routed)           0.981     3.999    i_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     4.029 r  i_clk_BUFG_inst/O
                         net (fo=802, routed)         0.914     4.943    i_clk_BUFG
    SLICE_X47Y101        FDRE                                         r  r_rstn_reg[1]/C

Slack:                    inf
  Source:                 i_rst
                            (input port)
  Destination:            r_rstn_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.193ns  (logic 0.215ns (18.065%)  route 0.977ns (81.935%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.443ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.443ns = ( 4.943 - 2.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AR40                                              0.000     0.000 r  i_rst (IN)
                         net (fo=0)                   0.000     0.000    i_rst
    AR40                 IBUF (Prop_ibuf_I_O)         0.215     0.215 r  i_rst_IBUF_inst/O
                         net (fo=4, routed)           0.977     1.193    i_rst_IBUF
    SLICE_X47Y101        FDRE                                         r  r_rstn_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    E18                                               0.000     2.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.518     3.018 r  IBUFDS_inst/O
                         net (fo=1, routed)           0.981     3.999    i_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     4.029 r  i_clk_BUFG_inst/O
                         net (fo=802, routed)         0.914     4.943    i_clk_BUFG
    SLICE_X47Y101        FDRE                                         r  r_rstn_reg[2]/C

Slack:                    inf
  Source:                 i_rst
                            (input port)
  Destination:            r_rstn_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.193ns  (logic 0.215ns (18.065%)  route 0.977ns (81.935%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.443ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.443ns = ( 4.943 - 2.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AR40                                              0.000     0.000 r  i_rst (IN)
                         net (fo=0)                   0.000     0.000    i_rst
    AR40                 IBUF (Prop_ibuf_I_O)         0.215     0.215 r  i_rst_IBUF_inst/O
                         net (fo=4, routed)           0.977     1.193    i_rst_IBUF
    SLICE_X47Y101        FDRE                                         r  r_rstn_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    E18                                               0.000     2.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.518     3.018 r  IBUFDS_inst/O
                         net (fo=1, routed)           0.981     3.999    i_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     4.029 r  i_clk_BUFG_inst/O
                         net (fo=802, routed)         0.914     4.943    i_clk_BUFG
    SLICE_X47Y101        FDRE                                         r  r_rstn_reg[3]/C

Slack:                    inf
  Source:                 prog_mode
                            (input port)
  Destination:            u0/setup_reg0/status_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.371ns  (logic 0.163ns (11.908%)  route 1.208ns (88.092%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.515ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.515ns = ( 5.015 - 2.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AY33                                              0.000     0.000 r  prog_mode (IN)
                         net (fo=0)                   0.000     0.000    prog_mode
    AY33                 IBUF (Prop_ibuf_I_O)         0.163     0.163 r  prog_mode_IBUF_inst/O
                         net (fo=1, routed)           1.208     1.371    u0/setup_reg0/status_reg[17]_0[2]
    SLICE_X44Y98         FDRE                                         r  u0/setup_reg0/status_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    E18                                               0.000     2.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.518     3.018 r  IBUFDS_inst/O
                         net (fo=1, routed)           0.981     3.999    i_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     4.029 r  i_clk_BUFG_inst/O
                         net (fo=802, routed)         0.986     5.015    u0/setup_reg0/i_clk_BUFG
    SLICE_X44Y98         FDRE                                         r  u0/setup_reg0/status_reg[17]/C

Slack:                    inf
  Source:                 jtag_tdi
                            (input port)
  Destination:            u0/serv_dtm/tap_sync_tdi_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.749ns  (logic 0.259ns (14.813%)  route 1.490ns (85.187%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.466ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.466ns = ( 4.966 - 2.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P31                                               0.000     0.000 r  jtag_tdi (IN)
                         net (fo=0)                   0.000     0.000    jtag_tdi
    P31                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  jtag_tdi_IBUF_inst/O
                         net (fo=1, routed)           1.490     1.749    u0/serv_dtm/tap_sync_tdi_r_reg[0]_0[0]
    SLICE_X57Y97         FDRE                                         r  u0/serv_dtm/tap_sync_tdi_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    E18                                               0.000     2.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.518     3.018 r  IBUFDS_inst/O
                         net (fo=1, routed)           0.981     3.999    i_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     4.029 r  i_clk_BUFG_inst/O
                         net (fo=802, routed)         0.937     4.966    u0/serv_dtm/i_clk_BUFG
    SLICE_X57Y97         FDRE                                         r  u0/serv_dtm/tap_sync_tdi_r_reg[0]/C

Slack:                    inf
  Source:                 jtag_tms
                            (input port)
  Destination:            u0/serv_dtm/tap_sync_tms_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.754ns  (logic 0.239ns (13.608%)  route 1.515ns (86.392%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.466ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.466ns = ( 4.966 - 2.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K29                                               0.000     0.000 r  jtag_tms (IN)
                         net (fo=0)                   0.000     0.000    jtag_tms
    K29                  IBUF (Prop_ibuf_I_O)         0.239     0.239 r  jtag_tms_IBUF_inst/O
                         net (fo=1, routed)           1.515     1.754    u0/serv_dtm/tap_sync_tms_r_reg[0]_0[0]
    SLICE_X56Y97         FDRE                                         r  u0/serv_dtm/tap_sync_tms_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    E18                                               0.000     2.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.518     3.018 r  IBUFDS_inst/O
                         net (fo=1, routed)           0.981     3.999    i_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     4.029 r  i_clk_BUFG_inst/O
                         net (fo=802, routed)         0.937     4.966    u0/serv_dtm/i_clk_BUFG
    SLICE_X56Y97         FDRE                                         r  u0/serv_dtm/tap_sync_tms_r_reg[0]/C

Slack:                    inf
  Source:                 jtag_tck
                            (input port)
  Destination:            u0/serv_dtm/tap_sync_tck_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.896ns  (logic 0.241ns (12.730%)  route 1.655ns (87.270%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.497ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.497ns = ( 4.997 - 2.500 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K30                                               0.000     0.000 r  jtag_tck (IN)
                         net (fo=0)                   0.000     0.000    jtag_tck
    K30                  IBUF (Prop_ibuf_I_O)         0.241     0.241 r  jtag_tck_IBUF_inst/O
                         net (fo=1, routed)           1.655     1.896    u0/serv_dtm/tap_sync_tck_r_reg[0]_0[0]
    SLICE_X55Y97         FDRE                                         r  u0/serv_dtm/tap_sync_tck_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      2.500     2.500 f  
    E18                                               0.000     2.500 f  SYSCLK_N (IN)
                         net (fo=0)                   0.000     2.500    SYSCLK_N
    E19                  IBUFDS (Prop_ibufds_IB_O)    0.518     3.018 r  IBUFDS_inst/O
                         net (fo=1, routed)           0.981     3.999    i_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     4.029 r  i_clk_BUFG_inst/O
                         net (fo=802, routed)         0.968     4.997    u0/serv_dtm/i_clk_BUFG
    SLICE_X55Y97         FDRE                                         r  u0/serv_dtm/tap_sync_tck_r_reg[0]/C





