#! /usr/local/Cellar/icarus-verilog/10.0/bin/vvp
:ivl_version "10.0 (stable)" "(v10_0)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7ff8d7e51b80 .scope module, "test" "test" 2 3;
 .timescale 0 0;
v0x7ff8d7edab90_0 .var "clk", 0 0;
v0x7ff8d7edac30_0 .net "debug", 31 0, v0x7ff8d7ed8860_0;  1 drivers
v0x7ff8d7e82170_0 .net "debug2", 31 0, v0x7ff8d7ed8910_0;  1 drivers
v0x7ff8d7edacf0_0 .net "debug3", 8 0, v0x7ff8d7ed8a00_0;  1 drivers
v0x7ff8d7edada0_0 .var "fileFound", 0 0;
v0x7ff8d7edae70 .array "fileRam", 2047 0, 7 0;
v0x7ff8d7edaf00_0 .net "iPointer", 31 0, v0x7ff8d7ed91e0_0;  1 drivers
v0x7ff8d7edafa0_0 .net "opCode", 7 0, v0x7ff8d7ed9440_0;  1 drivers
v0x7ff8d7edb050_0 .net "r0", 31 0, v0x7ff8d7ed95a0_0;  1 drivers
v0x7ff8d7edb180_0 .net "r1", 31 0, v0x7ff8d7ed9650_0;  1 drivers
v0x7ff8d7edb210_0 .net "r2", 31 0, v0x7ff8d7ed9700_0;  1 drivers
v0x7ff8d7edb2a0_0 .net "r3", 31 0, v0x7ff8d7ed97b0_0;  1 drivers
v0x7ff8d7edb350_0 .net "r4", 31 0, v0x7ff8d7ed9860_0;  1 drivers
v0x7ff8d7edb400_0 .net "r5", 31 0, v0x7ff8d7ed9910_0;  1 drivers
v0x7ff8d7edb4b0_0 .net "rPos", 7 0, v0x7ff8d7ed99c0_0;  1 drivers
v0x7ff8d7edb560_0 .net "ramAddress", 31 0, v0x7ff8d7ed9a70_0;  1 drivers
v0x7ff8d7edb610_0 .net "ramOut", 31 0, v0x7ff8d7ed9bd0_0;  1 drivers
v0x7ff8d7edb7c0_0 .var "ramValue", 31 0;
v0x7ff8d7edb850_0 .net "readReq", 0 0, v0x7ff8d7ed9d30_0;  1 drivers
v0x7ff8d7edb8e0_0 .var "reset", 0 0;
v0x7ff8d7edb970_0 .var "testname", 511 0;
v0x7ff8d7edba00_0 .var "uartData", 7 0;
v0x7ff8d7edbab0_0 .var "uartReadAck", 0 0;
v0x7ff8d7edbb60_0 .net "uartReadReq", 0 0, v0x7ff8d7eda5e0_0;  1 drivers
v0x7ff8d7edbc10_0 .net "uartWriteData", 7 0, v0x7ff8d7eda690_0;  1 drivers
v0x7ff8d7edbcc0_0 .var "uartWriteReady", 0 0;
v0x7ff8d7edbd70_0 .net "uartWriteReq", 0 0, v0x7ff8d7eda7e0_0;  1 drivers
v0x7ff8d7edbe20_0 .net "writeReq", 0 0, v0x7ff8d7eda880_0;  1 drivers
S_0x7ff8d7e306d0 .scope module, "alu" "ALU" 2 55, 3 1 0, S_0x7ff8d7e51b80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 32 "ramIn"
    .port_info 3 /OUTPUT 32 "ramAddress"
    .port_info 4 /OUTPUT 32 "ramOut"
    .port_info 5 /OUTPUT 1 "readReq"
    .port_info 6 /OUTPUT 1 "writeReq"
    .port_info 7 /OUTPUT 1 "uartReadReq"
    .port_info 8 /INPUT 1 "uartReadAck"
    .port_info 9 /INPUT 8 "uartReadData"
    .port_info 10 /OUTPUT 1 "uartWriteReq"
    .port_info 11 /OUTPUT 8 "uartWriteData"
    .port_info 12 /INPUT 1 "uartWriteReady"
    .port_info 13 /OUTPUT 32 "ipointer"
    .port_info 14 /OUTPUT 8 "opCode"
    .port_info 15 /OUTPUT 32 "r0"
    .port_info 16 /OUTPUT 32 "r1"
    .port_info 17 /OUTPUT 32 "r2"
    .port_info 18 /OUTPUT 32 "r3"
    .port_info 19 /OUTPUT 32 "r4"
    .port_info 20 /OUTPUT 32 "r5"
    .port_info 21 /OUTPUT 8 "rPos"
    .port_info 22 /OUTPUT 32 "debug"
    .port_info 23 /OUTPUT 32 "debug2"
    .port_info 24 /OUTPUT 9 "debug3"
v0x7ff8d7ed8690_0 .net "clk", 0 0, v0x7ff8d7edab90_0;  1 drivers
v0x7ff8d7ed8730_0 .var "condJump", 0 0;
v0x7ff8d7ed87d0_0 .var "counter", 31 0;
v0x7ff8d7ed8860_0 .var "debug", 31 0;
v0x7ff8d7ed8910_0 .var "debug2", 31 0;
v0x7ff8d7ed8a00_0 .var "debug3", 8 0;
v0x7ff8d7ed8ab0 .array "fAddResult", 3 0;
v0x7ff8d7ed8ab0_0 .net v0x7ff8d7ed8ab0 0, 31 0, v0x7ff8d7ec5d70_0; 1 drivers
v0x7ff8d7ed8ab0_1 .net v0x7ff8d7ed8ab0 1, 31 0, v0x7ff8d7ec7da0_0; 1 drivers
v0x7ff8d7ed8ab0_2 .net v0x7ff8d7ed8ab0 2, 31 0, v0x7ff8d7ec9e70_0; 1 drivers
v0x7ff8d7ed8ab0_3 .net v0x7ff8d7ed8ab0 3, 31 0, v0x7ff8d7ecbee0_0; 1 drivers
v0x7ff8d7ed8bd0_0 .net "fCompareResult", 1 0, v0x7ff8d7ecde30_0;  1 drivers
v0x7ff8d7ed8c80_0 .net "fConvResult", 31 0, v0x7ff8d7ecf990_0;  1 drivers
v0x7ff8d7ed8db0_0 .net "fDivResult", 31 0, v0x7ff8d7ed18f0_0;  1 drivers
v0x7ff8d7ed8e40_0 .net "fMulAddResult", 31 0, v0x7ff8d7ed65a0_0;  1 drivers
v0x7ff8d7ed8ed0_0 .net "fMulResult", 31 0, v0x7ff8d7ed39e0_0;  1 drivers
v0x7ff8d7ed8f80_0 .var "fOpEnable", 6 0;
v0x7ff8d7ed9010_0 .net "fSubResult", 31 0, v0x7ff8d7ed8410_0;  1 drivers
RS_0x108e23548 .resolv tri, v0x7ff8d7ec5a50_0, v0x7ff8d7ec7aa0_0, v0x7ff8d7ec9b60_0, v0x7ff8d7ecbbd0_0, v0x7ff8d7ecdc10_0, v0x7ff8d7ecf840_0, v0x7ff8d7ed17b0_0, v0x7ff8d7ed38a0_0, v0x7ff8d7ed60b0_0, v0x7ff8d7ed8100_0;
v0x7ff8d7ed90c0_0 .net8 "floatDebug", 31 0, RS_0x108e23548;  10 drivers
v0x7ff8d7ed9150_0 .var "initComplete", 0 0;
v0x7ff8d7ed91e0_0 .var "ipointer", 31 0;
v0x7ff8d7ed9390_0 .var "mode", 7 0;
v0x7ff8d7ed9440_0 .var "opCode", 7 0;
v0x7ff8d7ed94f0_0 .var "opDataWord", 31 0;
v0x7ff8d7ed95a0_0 .var "r0", 31 0;
v0x7ff8d7ed9650_0 .var "r1", 31 0;
v0x7ff8d7ed9700_0 .var "r2", 31 0;
v0x7ff8d7ed97b0_0 .var "r3", 31 0;
v0x7ff8d7ed9860_0 .var "r4", 31 0;
v0x7ff8d7ed9910_0 .var "r5", 31 0;
v0x7ff8d7ed99c0_0 .var "rPos", 7 0;
v0x7ff8d7ed9a70_0 .var "ramAddress", 31 0;
v0x7ff8d7ed9b20_0 .net "ramIn", 31 0, v0x7ff8d7edb7c0_0;  1 drivers
v0x7ff8d7ed9bd0_0 .var "ramOut", 31 0;
v0x7ff8d7ed9c80_0 .var "ramValue", 31 0;
v0x7ff8d7ed9d30_0 .var "readReq", 0 0;
v0x7ff8d7ed9de0_0 .var "regAddress", 7 0;
v0x7ff8d7ed9290_0 .var "regAddress2", 7 0;
v0x7ff8d7eda070_0 .var "regAddress3", 7 0;
v0x7ff8d7eda100 .array "regValue", 3 0, 31 0;
v0x7ff8d7eda1e0 .array "regValue2", 3 0, 31 0;
v0x7ff8d7eda2c0 .array "regValue3", 3 0, 31 0;
v0x7ff8d7eda390 .array "regarray", 67 0, 31 0;
v0x7ff8d7eda420_0 .net "reset", 0 0, v0x7ff8d7edb8e0_0;  1 drivers
v0x7ff8d7eda4b0_0 .net "uartReadAck", 0 0, v0x7ff8d7edbab0_0;  1 drivers
v0x7ff8d7eda540_0 .net "uartReadData", 7 0, v0x7ff8d7edba00_0;  1 drivers
v0x7ff8d7eda5e0_0 .var "uartReadReq", 0 0;
v0x7ff8d7eda690_0 .var "uartWriteData", 7 0;
v0x7ff8d7eda740_0 .net "uartWriteReady", 0 0, v0x7ff8d7edbcc0_0;  1 drivers
v0x7ff8d7eda7e0_0 .var "uartWriteReq", 0 0;
v0x7ff8d7eda880_0 .var "writeReq", 0 0;
E_0x7ff8d7e00600 .event posedge, v0x7ff8d7eda420_0, v0x7ff8d7ec5900_0;
L_0x7ff8d7edbef0 .part v0x7ff8d7ed8f80_0, 0, 1;
L_0x7ff8d7edbff0 .part v0x7ff8d7ed8f80_0, 0, 1;
L_0x7ff8d7edc110 .part v0x7ff8d7ed8f80_0, 0, 1;
L_0x7ff8d7edc210 .part v0x7ff8d7ed8f80_0, 0, 1;
L_0x7ff8d7edc370 .part v0x7ff8d7ed8f80_0, 1, 1;
L_0x7ff8d7edc440 .part v0x7ff8d7ed8f80_0, 2, 1;
L_0x7ff8d7edc4e0 .part v0x7ff8d7ed8f80_0, 3, 1;
L_0x7ff8d7edc5e0 .part v0x7ff8d7ed8f80_0, 4, 1;
L_0x7ff8d7edc7a0 .part v0x7ff8d7ed8f80_0, 5, 1;
L_0x7ff8d7edc840 .part v0x7ff8d7ed8f80_0, 6, 1;
S_0x7ff8d7e3b320 .scope function, "Is8ByteOpcode" "Is8ByteOpcode" 4 54, 4 54 0, S_0x7ff8d7e306d0;
 .timescale 0 0;
v0x7ff8d7e499c0_0 .var "Is8ByteOpcode", 0 0;
v0x7ff8d7ec3b30_0 .var "opCodeParam", 7 0;
TD_test.alu.Is8ByteOpcode ;
    %load/vec4 v0x7ff8d7ec3b30_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %flag_mov 8, 4;
    %load/vec4 v0x7ff8d7ec3b30_0;
    %pad/u 32;
    %cmpi/e 4, 0, 32;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x7ff8d7ec3b30_0;
    %pad/u 32;
    %cmpi/e 5, 0, 32;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x7ff8d7ec3b30_0;
    %pad/u 32;
    %cmpi/e 6, 0, 32;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x7ff8d7ec3b30_0;
    %pad/u 32;
    %cmpi/e 7, 0, 32;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x7ff8d7ec3b30_0;
    %pad/u 32;
    %cmpi/e 8, 0, 32;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x7ff8d7ec3b30_0;
    %pad/u 32;
    %cmpi/e 9, 0, 32;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x7ff8d7ec3b30_0;
    %pad/u 32;
    %cmpi/e 14, 0, 32;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x7ff8d7ec3b30_0;
    %pad/u 32;
    %cmpi/e 19, 0, 32;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x7ff8d7ec3b30_0;
    %pad/u 32;
    %cmpi/e 20, 0, 32;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x7ff8d7ec3b30_0;
    %pad/u 32;
    %cmpi/e 21, 0, 32;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x7ff8d7ec3b30_0;
    %pad/u 32;
    %cmpi/e 22, 0, 32;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x7ff8d7ec3b30_0;
    %pad/u 32;
    %cmpi/e 23, 0, 32;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x7ff8d7ec3b30_0;
    %pad/u 32;
    %cmpi/e 26, 0, 32;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x7ff8d7ec3b30_0;
    %pad/u 32;
    %cmpi/e 28, 0, 32;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x7ff8d7ec3b30_0;
    %pad/u 32;
    %cmpi/e 30, 0, 32;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x7ff8d7ec3b30_0;
    %pad/u 32;
    %cmpi/e 32, 0, 32;
    %flag_or 4, 8;
    %jmp/0xz  T_0.0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ff8d7e499c0_0, 0, 1;
    %jmp T_0.1;
T_0.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff8d7e499c0_0, 0, 1;
T_0.1 ;
    %end;
S_0x7ff8d7ec3bd0 .scope function, "IsRAMOpcode" "IsRAMOpcode" 4 78, 4 78 0, S_0x7ff8d7e306d0;
 .timescale 0 0;
v0x7ff8d7ec3d80_0 .var "IsRAMOpcode", 0 0;
v0x7ff8d7ec3e30_0 .var "opCodeParam", 7 0;
TD_test.alu.IsRAMOpcode ;
    %load/vec4 v0x7ff8d7ec3e30_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %flag_mov 8, 4;
    %load/vec4 v0x7ff8d7ec3e30_0;
    %pad/u 32;
    %cmpi/e 4, 0, 32;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x7ff8d7ec3e30_0;
    %pad/u 32;
    %cmpi/e 5, 0, 32;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x7ff8d7ec3e30_0;
    %pad/u 32;
    %cmpi/e 6, 0, 32;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x7ff8d7ec3e30_0;
    %pad/u 32;
    %cmpi/e 7, 0, 32;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x7ff8d7ec3e30_0;
    %pad/u 32;
    %cmpi/e 8, 0, 32;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x7ff8d7ec3e30_0;
    %pad/u 32;
    %cmpi/e 9, 0, 32;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x7ff8d7ec3e30_0;
    %pad/u 32;
    %cmpi/e 11, 0, 32;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x7ff8d7ec3e30_0;
    %pad/u 32;
    %cmpi/e 12, 0, 32;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x7ff8d7ec3e30_0;
    %pad/u 32;
    %cmpi/e 24, 0, 32;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x7ff8d7ec3e30_0;
    %pad/u 32;
    %cmpi/e 25, 0, 32;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x7ff8d7ec3e30_0;
    %pad/u 32;
    %cmpi/e 48, 0, 32;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x7ff8d7ec3e30_0;
    %pad/u 32;
    %cmpi/e 49, 0, 32;
    %flag_or 4, 8;
    %jmp/0xz  T_1.2, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ff8d7ec3d80_0, 0, 1;
    %jmp T_1.3;
T_1.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff8d7ec3d80_0, 0, 1;
T_1.3 ;
    %end;
S_0x7ff8d7ec3ee0 .scope module, "fAdd0" "FloatingAdd" 3 105, 5 1 0, S_0x7ff8d7e306d0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a"
    .port_info 1 /INPUT 32 "b"
    .port_info 2 /INPUT 1 "negate"
    .port_info 3 /OUTPUT 32 "out"
    .port_info 4 /OUTPUT 32 "debug"
    .port_info 5 /INPUT 1 "clk"
    .port_info 6 /INPUT 1 "enable"
v0x7ff8d7eda1e0_0 .array/port v0x7ff8d7eda1e0, 0;
v0x7ff8d7ec54a0_0 .net "a", 31 0, v0x7ff8d7eda1e0_0;  1 drivers
v0x7ff8d7ec5560_0 .var "aExp", 7 0;
v0x7ff8d7ec5600_0 .var "aMant", 31 0;
v0x7ff8d7eda2c0_0 .array/port v0x7ff8d7eda2c0, 0;
v0x7ff8d7ec56b0_0 .net "b", 31 0, v0x7ff8d7eda2c0_0;  1 drivers
v0x7ff8d7ec5760_0 .var "bExp", 7 0;
v0x7ff8d7ec5850_0 .var "bMant", 31 0;
v0x7ff8d7ec5900_0 .net "clk", 0 0, v0x7ff8d7edab90_0;  alias, 1 drivers
v0x7ff8d7ec59a0_0 .var "clz", 31 0;
v0x7ff8d7ec5a50_0 .var "debug", 31 0;
v0x7ff8d7ec5b60_0 .net "enable", 0 0, L_0x7ff8d7edbef0;  1 drivers
L_0x108e54008 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7ff8d7ec5c10_0 .net "negate", 0 0, L_0x108e54008;  1 drivers
v0x7ff8d7ec5cc0_0 .var "normMant", 31 0;
v0x7ff8d7ec5d70_0 .var "out", 31 0;
v0x7ff8d7ec5e20_0 .var "sign", 1 0;
v0x7ff8d7ec5ed0_0 .var "totalMant", 31 0;
E_0x7ff8d7ec41a0 .event posedge, v0x7ff8d7ec5900_0;
S_0x7ff8d7ec41e0 .scope task, "CLZ" "CLZ" 6 44, 6 44 0, S_0x7ff8d7ec3ee0;
 .timescale 0 0;
v0x7ff8d7ec43a0_0 .var "inter", 31 0;
v0x7ff8d7ec4460_0 .var "num", 31 0;
v0x7ff8d7ec4510_0 .var "res", 31 0;
TD_test.alu.fAdd0.CLZ ;
    %load/vec4 v0x7ff8d7ec4460_0;
    %store/vec4 v0x7ff8d7ec43a0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7ff8d7ec4510_0, 0, 32;
    %load/vec4 v0x7ff8d7ec43a0_0;
    %parti/s 16, 16, 6;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_2.4, 4;
    %load/vec4 v0x7ff8d7ec4510_0;
    %addi 16, 0, 32;
    %store/vec4 v0x7ff8d7ec4510_0, 0, 32;
    %load/vec4 v0x7ff8d7ec43a0_0;
    %parti/s 16, 0, 2;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7ff8d7ec43a0_0, 4, 16;
T_2.4 ;
    %load/vec4 v0x7ff8d7ec43a0_0;
    %parti/s 8, 24, 6;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_2.6, 4;
    %load/vec4 v0x7ff8d7ec4510_0;
    %addi 8, 0, 32;
    %store/vec4 v0x7ff8d7ec4510_0, 0, 32;
    %load/vec4 v0x7ff8d7ec43a0_0;
    %parti/s 8, 16, 6;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7ff8d7ec43a0_0, 4, 8;
T_2.6 ;
    %load/vec4 v0x7ff8d7ec43a0_0;
    %parti/s 4, 28, 6;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_2.8, 4;
    %load/vec4 v0x7ff8d7ec4510_0;
    %addi 4, 0, 32;
    %store/vec4 v0x7ff8d7ec4510_0, 0, 32;
    %load/vec4 v0x7ff8d7ec43a0_0;
    %parti/s 4, 24, 6;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7ff8d7ec43a0_0, 4, 4;
T_2.8 ;
    %load/vec4 v0x7ff8d7ec43a0_0;
    %parti/s 2, 30, 6;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_2.10, 4;
    %load/vec4 v0x7ff8d7ec4510_0;
    %addi 2, 0, 32;
    %store/vec4 v0x7ff8d7ec4510_0, 0, 32;
    %load/vec4 v0x7ff8d7ec43a0_0;
    %parti/s 2, 28, 6;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7ff8d7ec43a0_0, 4, 2;
T_2.10 ;
    %load/vec4 v0x7ff8d7ec43a0_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_2.12, 4;
    %load/vec4 v0x7ff8d7ec4510_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7ff8d7ec4510_0, 0, 32;
    %load/vec4 v0x7ff8d7ec43a0_0;
    %parti/s 1, 30, 6;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7ff8d7ec43a0_0, 4, 1;
T_2.12 ;
    %load/vec4 v0x7ff8d7ec43a0_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_2.14, 4;
    %load/vec4 v0x7ff8d7ec4510_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7ff8d7ec4510_0, 0, 32;
T_2.14 ;
    %end;
S_0x7ff8d7ec45d0 .scope task, "NormalizeMantissa" "NormalizeMantissa" 6 83, 6 83 0, S_0x7ff8d7ec3ee0;
 .timescale 0 0;
v0x7ff8d7ec4790_0 .var "nmClz", 31 0;
v0x7ff8d7ec4840_0 .var "nmMant", 31 0;
v0x7ff8d7ec48f0_0 .var "nmNorm", 31 0;
TD_test.alu.fAdd0.NormalizeMantissa ;
    %pushi/vec4 8, 0, 32;
    %load/vec4 v0x7ff8d7ec4790_0;
    %cmp/u;
    %jmp/0xz  T_3.16, 5;
    %load/vec4 v0x7ff8d7ec4840_0;
    %load/vec4 v0x7ff8d7ec4790_0;
    %subi 8, 0, 32;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x7ff8d7ec48f0_0, 0, 32;
    %jmp T_3.17;
T_3.16 ;
    %load/vec4 v0x7ff8d7ec4840_0;
    %pushi/vec4 8, 0, 32;
    %load/vec4 v0x7ff8d7ec4790_0;
    %sub;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x7ff8d7ec48f0_0, 0, 32;
T_3.17 ;
    %end;
S_0x7ff8d7ec49b0 .scope task, "SignedShiftRight" "SignedShiftRight" 6 23, 6 23 0, S_0x7ff8d7ec3ee0;
 .timescale 0 0;
v0x7ff8d7ec4b80_0 .var "leading", 31 0;
v0x7ff8d7ec4c30_0 .var "mask", 31 0;
v0x7ff8d7ec4ce0_0 .var "ssin", 31 0;
v0x7ff8d7ec4da0_0 .var "ssout", 31 0;
v0x7ff8d7ec4e50_0 .var "ssshift", 31 0;
TD_test.alu.fAdd0.SignedShiftRight ;
    %load/vec4 v0x7ff8d7ec4ce0_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_4.18, 4;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v0x7ff8d7ec4b80_0, 0, 32;
    %jmp T_4.19;
T_4.18 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7ff8d7ec4b80_0, 0, 32;
T_4.19 ;
    %pushi/vec4 4294967295, 0, 32;
    %pushi/vec4 32, 0, 32;
    %load/vec4 v0x7ff8d7ec4e50_0;
    %sub;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x7ff8d7ec4c30_0, 0, 32;
    %load/vec4 v0x7ff8d7ec4c30_0;
    %load/vec4 v0x7ff8d7ec4b80_0;
    %and;
    %load/vec4 v0x7ff8d7ec4c30_0;
    %inv;
    %load/vec4 v0x7ff8d7ec4ce0_0;
    %ix/getv 4, v0x7ff8d7ec4e50_0;
    %shiftr 4;
    %and;
    %or;
    %store/vec4 v0x7ff8d7ec4da0_0, 0, 32;
    %end;
S_0x7ff8d7ec4f40 .scope task, "UnpackFloat" "UnpackFloat" 6 1, 6 1 0, S_0x7ff8d7ec3ee0;
 .timescale 0 0;
v0x7ff8d7ec50f0_0 .var "exp", 7 0;
v0x7ff8d7ec51b0_0 .var "mant", 31 0;
v0x7ff8d7ec5250_0 .var "neg", 0 0;
v0x7ff8d7ec5300_0 .var "num", 31 0;
v0x7ff8d7ec53b0_0 .var "unsignedMant", 31 0;
TD_test.alu.fAdd0.UnpackFloat ;
    %pushi/vec4 1, 0, 9;
    %load/vec4 v0x7ff8d7ec5300_0;
    %parti/s 23, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7ff8d7ec53b0_0, 0, 32;
    %load/vec4 v0x7ff8d7ec5300_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %load/vec4 v0x7ff8d7ec5250_0;
    %pad/u 32;
    %xor;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_5.20, 4;
    %pushi/vec4 1, 0, 32;
    %load/vec4 v0x7ff8d7ec53b0_0;
    %inv;
    %add;
    %store/vec4 v0x7ff8d7ec51b0_0, 0, 32;
    %jmp T_5.21;
T_5.20 ;
    %load/vec4 v0x7ff8d7ec53b0_0;
    %store/vec4 v0x7ff8d7ec51b0_0, 0, 32;
T_5.21 ;
    %load/vec4 v0x7ff8d7ec5300_0;
    %parti/s 8, 23, 6;
    %store/vec4 v0x7ff8d7ec50f0_0, 0, 8;
    %end;
S_0x7ff8d7ec5ff0 .scope module, "fAdd1" "FloatingAdd" 3 106, 5 1 0, S_0x7ff8d7e306d0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a"
    .port_info 1 /INPUT 32 "b"
    .port_info 2 /INPUT 1 "negate"
    .port_info 3 /OUTPUT 32 "out"
    .port_info 4 /OUTPUT 32 "debug"
    .port_info 5 /INPUT 1 "clk"
    .port_info 6 /INPUT 1 "enable"
v0x7ff8d7eda1e0_1 .array/port v0x7ff8d7eda1e0, 1;
v0x7ff8d7ec7510_0 .net "a", 31 0, v0x7ff8d7eda1e0_1;  1 drivers
v0x7ff8d7ec75d0_0 .var "aExp", 7 0;
v0x7ff8d7ec7670_0 .var "aMant", 31 0;
v0x7ff8d7eda2c0_1 .array/port v0x7ff8d7eda2c0, 1;
v0x7ff8d7ec7720_0 .net "b", 31 0, v0x7ff8d7eda2c0_1;  1 drivers
v0x7ff8d7ec77d0_0 .var "bExp", 7 0;
v0x7ff8d7ec78c0_0 .var "bMant", 31 0;
v0x7ff8d7ec7970_0 .net "clk", 0 0, v0x7ff8d7edab90_0;  alias, 1 drivers
v0x7ff8d7ec7a00_0 .var "clz", 31 0;
v0x7ff8d7ec7aa0_0 .var "debug", 31 0;
v0x7ff8d7ec7be0_0 .net "enable", 0 0, L_0x7ff8d7edbff0;  1 drivers
L_0x108e54050 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7ff8d7ec7c70_0 .net "negate", 0 0, L_0x108e54050;  1 drivers
v0x7ff8d7ec7d00_0 .var "normMant", 31 0;
v0x7ff8d7ec7da0_0 .var "out", 31 0;
v0x7ff8d7ec7e50_0 .var "sign", 1 0;
v0x7ff8d7ec7f00_0 .var "totalMant", 31 0;
S_0x7ff8d7ec6250 .scope task, "CLZ" "CLZ" 6 44, 6 44 0, S_0x7ff8d7ec5ff0;
 .timescale 0 0;
v0x7ff8d7ec6410_0 .var "inter", 31 0;
v0x7ff8d7ec64d0_0 .var "num", 31 0;
v0x7ff8d7ec6580_0 .var "res", 31 0;
TD_test.alu.fAdd1.CLZ ;
    %load/vec4 v0x7ff8d7ec64d0_0;
    %store/vec4 v0x7ff8d7ec6410_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7ff8d7ec6580_0, 0, 32;
    %load/vec4 v0x7ff8d7ec6410_0;
    %parti/s 16, 16, 6;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.22, 4;
    %load/vec4 v0x7ff8d7ec6580_0;
    %addi 16, 0, 32;
    %store/vec4 v0x7ff8d7ec6580_0, 0, 32;
    %load/vec4 v0x7ff8d7ec6410_0;
    %parti/s 16, 0, 2;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7ff8d7ec6410_0, 4, 16;
T_6.22 ;
    %load/vec4 v0x7ff8d7ec6410_0;
    %parti/s 8, 24, 6;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.24, 4;
    %load/vec4 v0x7ff8d7ec6580_0;
    %addi 8, 0, 32;
    %store/vec4 v0x7ff8d7ec6580_0, 0, 32;
    %load/vec4 v0x7ff8d7ec6410_0;
    %parti/s 8, 16, 6;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7ff8d7ec6410_0, 4, 8;
T_6.24 ;
    %load/vec4 v0x7ff8d7ec6410_0;
    %parti/s 4, 28, 6;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.26, 4;
    %load/vec4 v0x7ff8d7ec6580_0;
    %addi 4, 0, 32;
    %store/vec4 v0x7ff8d7ec6580_0, 0, 32;
    %load/vec4 v0x7ff8d7ec6410_0;
    %parti/s 4, 24, 6;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7ff8d7ec6410_0, 4, 4;
T_6.26 ;
    %load/vec4 v0x7ff8d7ec6410_0;
    %parti/s 2, 30, 6;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_6.28, 4;
    %load/vec4 v0x7ff8d7ec6580_0;
    %addi 2, 0, 32;
    %store/vec4 v0x7ff8d7ec6580_0, 0, 32;
    %load/vec4 v0x7ff8d7ec6410_0;
    %parti/s 2, 28, 6;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7ff8d7ec6410_0, 4, 2;
T_6.28 ;
    %load/vec4 v0x7ff8d7ec6410_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.30, 4;
    %load/vec4 v0x7ff8d7ec6580_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7ff8d7ec6580_0, 0, 32;
    %load/vec4 v0x7ff8d7ec6410_0;
    %parti/s 1, 30, 6;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7ff8d7ec6410_0, 4, 1;
T_6.30 ;
    %load/vec4 v0x7ff8d7ec6410_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.32, 4;
    %load/vec4 v0x7ff8d7ec6580_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7ff8d7ec6580_0, 0, 32;
T_6.32 ;
    %end;
S_0x7ff8d7ec6640 .scope task, "NormalizeMantissa" "NormalizeMantissa" 6 83, 6 83 0, S_0x7ff8d7ec5ff0;
 .timescale 0 0;
v0x7ff8d7ec6800_0 .var "nmClz", 31 0;
v0x7ff8d7ec68b0_0 .var "nmMant", 31 0;
v0x7ff8d7ec6960_0 .var "nmNorm", 31 0;
TD_test.alu.fAdd1.NormalizeMantissa ;
    %pushi/vec4 8, 0, 32;
    %load/vec4 v0x7ff8d7ec6800_0;
    %cmp/u;
    %jmp/0xz  T_7.34, 5;
    %load/vec4 v0x7ff8d7ec68b0_0;
    %load/vec4 v0x7ff8d7ec6800_0;
    %subi 8, 0, 32;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x7ff8d7ec6960_0, 0, 32;
    %jmp T_7.35;
T_7.34 ;
    %load/vec4 v0x7ff8d7ec68b0_0;
    %pushi/vec4 8, 0, 32;
    %load/vec4 v0x7ff8d7ec6800_0;
    %sub;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x7ff8d7ec6960_0, 0, 32;
T_7.35 ;
    %end;
S_0x7ff8d7ec6a20 .scope task, "SignedShiftRight" "SignedShiftRight" 6 23, 6 23 0, S_0x7ff8d7ec5ff0;
 .timescale 0 0;
v0x7ff8d7ec6bf0_0 .var "leading", 31 0;
v0x7ff8d7ec6ca0_0 .var "mask", 31 0;
v0x7ff8d7ec6d50_0 .var "ssin", 31 0;
v0x7ff8d7ec6e10_0 .var "ssout", 31 0;
v0x7ff8d7ec6ec0_0 .var "ssshift", 31 0;
TD_test.alu.fAdd1.SignedShiftRight ;
    %load/vec4 v0x7ff8d7ec6d50_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_8.36, 4;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v0x7ff8d7ec6bf0_0, 0, 32;
    %jmp T_8.37;
T_8.36 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7ff8d7ec6bf0_0, 0, 32;
T_8.37 ;
    %pushi/vec4 4294967295, 0, 32;
    %pushi/vec4 32, 0, 32;
    %load/vec4 v0x7ff8d7ec6ec0_0;
    %sub;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x7ff8d7ec6ca0_0, 0, 32;
    %load/vec4 v0x7ff8d7ec6ca0_0;
    %load/vec4 v0x7ff8d7ec6bf0_0;
    %and;
    %load/vec4 v0x7ff8d7ec6ca0_0;
    %inv;
    %load/vec4 v0x7ff8d7ec6d50_0;
    %ix/getv 4, v0x7ff8d7ec6ec0_0;
    %shiftr 4;
    %and;
    %or;
    %store/vec4 v0x7ff8d7ec6e10_0, 0, 32;
    %end;
S_0x7ff8d7ec6fb0 .scope task, "UnpackFloat" "UnpackFloat" 6 1, 6 1 0, S_0x7ff8d7ec5ff0;
 .timescale 0 0;
v0x7ff8d7ec7160_0 .var "exp", 7 0;
v0x7ff8d7ec7220_0 .var "mant", 31 0;
v0x7ff8d7ec72c0_0 .var "neg", 0 0;
v0x7ff8d7ec7370_0 .var "num", 31 0;
v0x7ff8d7ec7420_0 .var "unsignedMant", 31 0;
TD_test.alu.fAdd1.UnpackFloat ;
    %pushi/vec4 1, 0, 9;
    %load/vec4 v0x7ff8d7ec7370_0;
    %parti/s 23, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7ff8d7ec7420_0, 0, 32;
    %load/vec4 v0x7ff8d7ec7370_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %load/vec4 v0x7ff8d7ec72c0_0;
    %pad/u 32;
    %xor;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_9.38, 4;
    %pushi/vec4 1, 0, 32;
    %load/vec4 v0x7ff8d7ec7420_0;
    %inv;
    %add;
    %store/vec4 v0x7ff8d7ec7220_0, 0, 32;
    %jmp T_9.39;
T_9.38 ;
    %load/vec4 v0x7ff8d7ec7420_0;
    %store/vec4 v0x7ff8d7ec7220_0, 0, 32;
T_9.39 ;
    %load/vec4 v0x7ff8d7ec7370_0;
    %parti/s 8, 23, 6;
    %store/vec4 v0x7ff8d7ec7160_0, 0, 8;
    %end;
S_0x7ff8d7ec8060 .scope module, "fAdd2" "FloatingAdd" 3 107, 5 1 0, S_0x7ff8d7e306d0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a"
    .port_info 1 /INPUT 32 "b"
    .port_info 2 /INPUT 1 "negate"
    .port_info 3 /OUTPUT 32 "out"
    .port_info 4 /OUTPUT 32 "debug"
    .port_info 5 /INPUT 1 "clk"
    .port_info 6 /INPUT 1 "enable"
v0x7ff8d7eda1e0_2 .array/port v0x7ff8d7eda1e0, 2;
v0x7ff8d7ec95a0_0 .net "a", 31 0, v0x7ff8d7eda1e0_2;  1 drivers
v0x7ff8d7ec9660_0 .var "aExp", 7 0;
v0x7ff8d7ec9700_0 .var "aMant", 31 0;
v0x7ff8d7eda2c0_2 .array/port v0x7ff8d7eda2c0, 2;
v0x7ff8d7ec97b0_0 .net "b", 31 0, v0x7ff8d7eda2c0_2;  1 drivers
v0x7ff8d7ec9860_0 .var "bExp", 7 0;
v0x7ff8d7ec9950_0 .var "bMant", 31 0;
v0x7ff8d7ec9a00_0 .net "clk", 0 0, v0x7ff8d7edab90_0;  alias, 1 drivers
v0x7ff8d7ec9ad0_0 .var "clz", 31 0;
v0x7ff8d7ec9b60_0 .var "debug", 31 0;
v0x7ff8d7ec9c70_0 .net "enable", 0 0, L_0x7ff8d7edc110;  1 drivers
L_0x108e54098 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7ff8d7ec9d10_0 .net "negate", 0 0, L_0x108e54098;  1 drivers
v0x7ff8d7ec9dc0_0 .var "normMant", 31 0;
v0x7ff8d7ec9e70_0 .var "out", 31 0;
v0x7ff8d7ec9f20_0 .var "sign", 1 0;
v0x7ff8d7ec9fd0_0 .var "totalMant", 31 0;
S_0x7ff8d7ec8300 .scope task, "CLZ" "CLZ" 6 44, 6 44 0, S_0x7ff8d7ec8060;
 .timescale 0 0;
v0x7ff8d7ec84c0_0 .var "inter", 31 0;
v0x7ff8d7ec8580_0 .var "num", 31 0;
v0x7ff8d7ec8620_0 .var "res", 31 0;
TD_test.alu.fAdd2.CLZ ;
    %load/vec4 v0x7ff8d7ec8580_0;
    %store/vec4 v0x7ff8d7ec84c0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7ff8d7ec8620_0, 0, 32;
    %load/vec4 v0x7ff8d7ec84c0_0;
    %parti/s 16, 16, 6;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.40, 4;
    %load/vec4 v0x7ff8d7ec8620_0;
    %addi 16, 0, 32;
    %store/vec4 v0x7ff8d7ec8620_0, 0, 32;
    %load/vec4 v0x7ff8d7ec84c0_0;
    %parti/s 16, 0, 2;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7ff8d7ec84c0_0, 4, 16;
T_10.40 ;
    %load/vec4 v0x7ff8d7ec84c0_0;
    %parti/s 8, 24, 6;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.42, 4;
    %load/vec4 v0x7ff8d7ec8620_0;
    %addi 8, 0, 32;
    %store/vec4 v0x7ff8d7ec8620_0, 0, 32;
    %load/vec4 v0x7ff8d7ec84c0_0;
    %parti/s 8, 16, 6;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7ff8d7ec84c0_0, 4, 8;
T_10.42 ;
    %load/vec4 v0x7ff8d7ec84c0_0;
    %parti/s 4, 28, 6;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.44, 4;
    %load/vec4 v0x7ff8d7ec8620_0;
    %addi 4, 0, 32;
    %store/vec4 v0x7ff8d7ec8620_0, 0, 32;
    %load/vec4 v0x7ff8d7ec84c0_0;
    %parti/s 4, 24, 6;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7ff8d7ec84c0_0, 4, 4;
T_10.44 ;
    %load/vec4 v0x7ff8d7ec84c0_0;
    %parti/s 2, 30, 6;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_10.46, 4;
    %load/vec4 v0x7ff8d7ec8620_0;
    %addi 2, 0, 32;
    %store/vec4 v0x7ff8d7ec8620_0, 0, 32;
    %load/vec4 v0x7ff8d7ec84c0_0;
    %parti/s 2, 28, 6;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7ff8d7ec84c0_0, 4, 2;
T_10.46 ;
    %load/vec4 v0x7ff8d7ec84c0_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.48, 4;
    %load/vec4 v0x7ff8d7ec8620_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7ff8d7ec8620_0, 0, 32;
    %load/vec4 v0x7ff8d7ec84c0_0;
    %parti/s 1, 30, 6;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7ff8d7ec84c0_0, 4, 1;
T_10.48 ;
    %load/vec4 v0x7ff8d7ec84c0_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.50, 4;
    %load/vec4 v0x7ff8d7ec8620_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7ff8d7ec8620_0, 0, 32;
T_10.50 ;
    %end;
S_0x7ff8d7ec86d0 .scope task, "NormalizeMantissa" "NormalizeMantissa" 6 83, 6 83 0, S_0x7ff8d7ec8060;
 .timescale 0 0;
v0x7ff8d7ec8890_0 .var "nmClz", 31 0;
v0x7ff8d7ec8940_0 .var "nmMant", 31 0;
v0x7ff8d7ec89f0_0 .var "nmNorm", 31 0;
TD_test.alu.fAdd2.NormalizeMantissa ;
    %pushi/vec4 8, 0, 32;
    %load/vec4 v0x7ff8d7ec8890_0;
    %cmp/u;
    %jmp/0xz  T_11.52, 5;
    %load/vec4 v0x7ff8d7ec8940_0;
    %load/vec4 v0x7ff8d7ec8890_0;
    %subi 8, 0, 32;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x7ff8d7ec89f0_0, 0, 32;
    %jmp T_11.53;
T_11.52 ;
    %load/vec4 v0x7ff8d7ec8940_0;
    %pushi/vec4 8, 0, 32;
    %load/vec4 v0x7ff8d7ec8890_0;
    %sub;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x7ff8d7ec89f0_0, 0, 32;
T_11.53 ;
    %end;
S_0x7ff8d7ec8ab0 .scope task, "SignedShiftRight" "SignedShiftRight" 6 23, 6 23 0, S_0x7ff8d7ec8060;
 .timescale 0 0;
v0x7ff8d7ec8c80_0 .var "leading", 31 0;
v0x7ff8d7ec8d30_0 .var "mask", 31 0;
v0x7ff8d7ec8de0_0 .var "ssin", 31 0;
v0x7ff8d7ec8ea0_0 .var "ssout", 31 0;
v0x7ff8d7ec8f50_0 .var "ssshift", 31 0;
TD_test.alu.fAdd2.SignedShiftRight ;
    %load/vec4 v0x7ff8d7ec8de0_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_12.54, 4;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v0x7ff8d7ec8c80_0, 0, 32;
    %jmp T_12.55;
T_12.54 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7ff8d7ec8c80_0, 0, 32;
T_12.55 ;
    %pushi/vec4 4294967295, 0, 32;
    %pushi/vec4 32, 0, 32;
    %load/vec4 v0x7ff8d7ec8f50_0;
    %sub;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x7ff8d7ec8d30_0, 0, 32;
    %load/vec4 v0x7ff8d7ec8d30_0;
    %load/vec4 v0x7ff8d7ec8c80_0;
    %and;
    %load/vec4 v0x7ff8d7ec8d30_0;
    %inv;
    %load/vec4 v0x7ff8d7ec8de0_0;
    %ix/getv 4, v0x7ff8d7ec8f50_0;
    %shiftr 4;
    %and;
    %or;
    %store/vec4 v0x7ff8d7ec8ea0_0, 0, 32;
    %end;
S_0x7ff8d7ec9040 .scope task, "UnpackFloat" "UnpackFloat" 6 1, 6 1 0, S_0x7ff8d7ec8060;
 .timescale 0 0;
v0x7ff8d7ec91f0_0 .var "exp", 7 0;
v0x7ff8d7ec92b0_0 .var "mant", 31 0;
v0x7ff8d7ec9350_0 .var "neg", 0 0;
v0x7ff8d7ec9400_0 .var "num", 31 0;
v0x7ff8d7ec94b0_0 .var "unsignedMant", 31 0;
TD_test.alu.fAdd2.UnpackFloat ;
    %pushi/vec4 1, 0, 9;
    %load/vec4 v0x7ff8d7ec9400_0;
    %parti/s 23, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7ff8d7ec94b0_0, 0, 32;
    %load/vec4 v0x7ff8d7ec9400_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %load/vec4 v0x7ff8d7ec9350_0;
    %pad/u 32;
    %xor;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_13.56, 4;
    %pushi/vec4 1, 0, 32;
    %load/vec4 v0x7ff8d7ec94b0_0;
    %inv;
    %add;
    %store/vec4 v0x7ff8d7ec92b0_0, 0, 32;
    %jmp T_13.57;
T_13.56 ;
    %load/vec4 v0x7ff8d7ec94b0_0;
    %store/vec4 v0x7ff8d7ec92b0_0, 0, 32;
T_13.57 ;
    %load/vec4 v0x7ff8d7ec9400_0;
    %parti/s 8, 23, 6;
    %store/vec4 v0x7ff8d7ec91f0_0, 0, 8;
    %end;
S_0x7ff8d7eca130 .scope module, "fAdd3" "FloatingAdd" 3 108, 5 1 0, S_0x7ff8d7e306d0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a"
    .port_info 1 /INPUT 32 "b"
    .port_info 2 /INPUT 1 "negate"
    .port_info 3 /OUTPUT 32 "out"
    .port_info 4 /OUTPUT 32 "debug"
    .port_info 5 /INPUT 1 "clk"
    .port_info 6 /INPUT 1 "enable"
v0x7ff8d7eda1e0_3 .array/port v0x7ff8d7eda1e0, 3;
v0x7ff8d7ecb630_0 .net "a", 31 0, v0x7ff8d7eda1e0_3;  1 drivers
v0x7ff8d7ecb6f0_0 .var "aExp", 7 0;
v0x7ff8d7ecb790_0 .var "aMant", 31 0;
v0x7ff8d7eda2c0_3 .array/port v0x7ff8d7eda2c0, 3;
v0x7ff8d7ecb840_0 .net "b", 31 0, v0x7ff8d7eda2c0_3;  1 drivers
v0x7ff8d7ecb8f0_0 .var "bExp", 7 0;
v0x7ff8d7ecb9e0_0 .var "bMant", 31 0;
v0x7ff8d7ecba90_0 .net "clk", 0 0, v0x7ff8d7edab90_0;  alias, 1 drivers
v0x7ff8d7ecbb20_0 .var "clz", 31 0;
v0x7ff8d7ecbbd0_0 .var "debug", 31 0;
v0x7ff8d7ecbce0_0 .net "enable", 0 0, L_0x7ff8d7edc210;  1 drivers
L_0x108e540e0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7ff8d7ecbd80_0 .net "negate", 0 0, L_0x108e540e0;  1 drivers
v0x7ff8d7ecbe30_0 .var "normMant", 31 0;
v0x7ff8d7ecbee0_0 .var "out", 31 0;
v0x7ff8d7ecbf90_0 .var "sign", 1 0;
v0x7ff8d7ecc040_0 .var "totalMant", 31 0;
S_0x7ff8d7eca390 .scope task, "CLZ" "CLZ" 6 44, 6 44 0, S_0x7ff8d7eca130;
 .timescale 0 0;
v0x7ff8d7eca540_0 .var "inter", 31 0;
v0x7ff8d7eca5f0_0 .var "num", 31 0;
v0x7ff8d7eca6a0_0 .var "res", 31 0;
TD_test.alu.fAdd3.CLZ ;
    %load/vec4 v0x7ff8d7eca5f0_0;
    %store/vec4 v0x7ff8d7eca540_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7ff8d7eca6a0_0, 0, 32;
    %load/vec4 v0x7ff8d7eca540_0;
    %parti/s 16, 16, 6;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_14.58, 4;
    %load/vec4 v0x7ff8d7eca6a0_0;
    %addi 16, 0, 32;
    %store/vec4 v0x7ff8d7eca6a0_0, 0, 32;
    %load/vec4 v0x7ff8d7eca540_0;
    %parti/s 16, 0, 2;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7ff8d7eca540_0, 4, 16;
T_14.58 ;
    %load/vec4 v0x7ff8d7eca540_0;
    %parti/s 8, 24, 6;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_14.60, 4;
    %load/vec4 v0x7ff8d7eca6a0_0;
    %addi 8, 0, 32;
    %store/vec4 v0x7ff8d7eca6a0_0, 0, 32;
    %load/vec4 v0x7ff8d7eca540_0;
    %parti/s 8, 16, 6;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7ff8d7eca540_0, 4, 8;
T_14.60 ;
    %load/vec4 v0x7ff8d7eca540_0;
    %parti/s 4, 28, 6;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_14.62, 4;
    %load/vec4 v0x7ff8d7eca6a0_0;
    %addi 4, 0, 32;
    %store/vec4 v0x7ff8d7eca6a0_0, 0, 32;
    %load/vec4 v0x7ff8d7eca540_0;
    %parti/s 4, 24, 6;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7ff8d7eca540_0, 4, 4;
T_14.62 ;
    %load/vec4 v0x7ff8d7eca540_0;
    %parti/s 2, 30, 6;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_14.64, 4;
    %load/vec4 v0x7ff8d7eca6a0_0;
    %addi 2, 0, 32;
    %store/vec4 v0x7ff8d7eca6a0_0, 0, 32;
    %load/vec4 v0x7ff8d7eca540_0;
    %parti/s 2, 28, 6;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7ff8d7eca540_0, 4, 2;
T_14.64 ;
    %load/vec4 v0x7ff8d7eca540_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_14.66, 4;
    %load/vec4 v0x7ff8d7eca6a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7ff8d7eca6a0_0, 0, 32;
    %load/vec4 v0x7ff8d7eca540_0;
    %parti/s 1, 30, 6;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7ff8d7eca540_0, 4, 1;
T_14.66 ;
    %load/vec4 v0x7ff8d7eca540_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_14.68, 4;
    %load/vec4 v0x7ff8d7eca6a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7ff8d7eca6a0_0, 0, 32;
T_14.68 ;
    %end;
S_0x7ff8d7eca760 .scope task, "NormalizeMantissa" "NormalizeMantissa" 6 83, 6 83 0, S_0x7ff8d7eca130;
 .timescale 0 0;
v0x7ff8d7eca920_0 .var "nmClz", 31 0;
v0x7ff8d7eca9d0_0 .var "nmMant", 31 0;
v0x7ff8d7ecaa80_0 .var "nmNorm", 31 0;
TD_test.alu.fAdd3.NormalizeMantissa ;
    %pushi/vec4 8, 0, 32;
    %load/vec4 v0x7ff8d7eca920_0;
    %cmp/u;
    %jmp/0xz  T_15.70, 5;
    %load/vec4 v0x7ff8d7eca9d0_0;
    %load/vec4 v0x7ff8d7eca920_0;
    %subi 8, 0, 32;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x7ff8d7ecaa80_0, 0, 32;
    %jmp T_15.71;
T_15.70 ;
    %load/vec4 v0x7ff8d7eca9d0_0;
    %pushi/vec4 8, 0, 32;
    %load/vec4 v0x7ff8d7eca920_0;
    %sub;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x7ff8d7ecaa80_0, 0, 32;
T_15.71 ;
    %end;
S_0x7ff8d7ecab40 .scope task, "SignedShiftRight" "SignedShiftRight" 6 23, 6 23 0, S_0x7ff8d7eca130;
 .timescale 0 0;
v0x7ff8d7ecad10_0 .var "leading", 31 0;
v0x7ff8d7ecadc0_0 .var "mask", 31 0;
v0x7ff8d7ecae70_0 .var "ssin", 31 0;
v0x7ff8d7ecaf30_0 .var "ssout", 31 0;
v0x7ff8d7ecafe0_0 .var "ssshift", 31 0;
TD_test.alu.fAdd3.SignedShiftRight ;
    %load/vec4 v0x7ff8d7ecae70_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_16.72, 4;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v0x7ff8d7ecad10_0, 0, 32;
    %jmp T_16.73;
T_16.72 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7ff8d7ecad10_0, 0, 32;
T_16.73 ;
    %pushi/vec4 4294967295, 0, 32;
    %pushi/vec4 32, 0, 32;
    %load/vec4 v0x7ff8d7ecafe0_0;
    %sub;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x7ff8d7ecadc0_0, 0, 32;
    %load/vec4 v0x7ff8d7ecadc0_0;
    %load/vec4 v0x7ff8d7ecad10_0;
    %and;
    %load/vec4 v0x7ff8d7ecadc0_0;
    %inv;
    %load/vec4 v0x7ff8d7ecae70_0;
    %ix/getv 4, v0x7ff8d7ecafe0_0;
    %shiftr 4;
    %and;
    %or;
    %store/vec4 v0x7ff8d7ecaf30_0, 0, 32;
    %end;
S_0x7ff8d7ecb0d0 .scope task, "UnpackFloat" "UnpackFloat" 6 1, 6 1 0, S_0x7ff8d7eca130;
 .timescale 0 0;
v0x7ff8d7ecb280_0 .var "exp", 7 0;
v0x7ff8d7ecb340_0 .var "mant", 31 0;
v0x7ff8d7ecb3e0_0 .var "neg", 0 0;
v0x7ff8d7ecb490_0 .var "num", 31 0;
v0x7ff8d7ecb540_0 .var "unsignedMant", 31 0;
TD_test.alu.fAdd3.UnpackFloat ;
    %pushi/vec4 1, 0, 9;
    %load/vec4 v0x7ff8d7ecb490_0;
    %parti/s 23, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7ff8d7ecb540_0, 0, 32;
    %load/vec4 v0x7ff8d7ecb490_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %load/vec4 v0x7ff8d7ecb3e0_0;
    %pad/u 32;
    %xor;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_17.74, 4;
    %pushi/vec4 1, 0, 32;
    %load/vec4 v0x7ff8d7ecb540_0;
    %inv;
    %add;
    %store/vec4 v0x7ff8d7ecb340_0, 0, 32;
    %jmp T_17.75;
T_17.74 ;
    %load/vec4 v0x7ff8d7ecb540_0;
    %store/vec4 v0x7ff8d7ecb340_0, 0, 32;
T_17.75 ;
    %load/vec4 v0x7ff8d7ecb490_0;
    %parti/s 8, 23, 6;
    %store/vec4 v0x7ff8d7ecb280_0, 0, 8;
    %end;
S_0x7ff8d7ecc160 .scope module, "fComp" "FloatingCompare" 3 113, 7 1 0, S_0x7ff8d7e306d0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a"
    .port_info 1 /INPUT 32 "b"
    .port_info 2 /OUTPUT 2 "out"
    .port_info 3 /OUTPUT 32 "debug"
    .port_info 4 /INPUT 1 "clk"
    .port_info 5 /INPUT 1 "enable"
v0x7ff8d7eda100_0 .array/port v0x7ff8d7eda100, 0;
v0x7ff8d7ecd6a0_0 .net "a", 31 0, v0x7ff8d7eda100_0;  1 drivers
v0x7ff8d7ecd760_0 .var "aExp", 7 0;
v0x7ff8d7ecd800_0 .var "aMant", 31 0;
v0x7ff8d7ecd8b0_0 .net "b", 31 0, v0x7ff8d7eda1e0_0;  alias, 1 drivers
v0x7ff8d7ecd970_0 .var "bExp", 7 0;
v0x7ff8d7ecda50_0 .var "bMant", 31 0;
v0x7ff8d7ecdb00_0 .net "clk", 0 0, v0x7ff8d7edab90_0;  alias, 1 drivers
v0x7ff8d7ecdc10_0 .var "debug", 31 0;
v0x7ff8d7ecdd20_0 .net "enable", 0 0, L_0x7ff8d7edc7a0;  1 drivers
v0x7ff8d7ecde30_0 .var "out", 1 0;
v0x7ff8d7ecdec0_0 .var "totalMant", 31 0;
E_0x7ff8d7ecc3d0 .event posedge, v0x7ff8d7ecdd20_0, v0x7ff8d7ec5900_0;
S_0x7ff8d7ecc420 .scope task, "CLZ" "CLZ" 6 44, 6 44 0, S_0x7ff8d7ecc160;
 .timescale 0 0;
v0x7ff8d7ecc5e0_0 .var "inter", 31 0;
v0x7ff8d7ecc6a0_0 .var "num", 31 0;
v0x7ff8d7ecc740_0 .var "res", 31 0;
TD_test.alu.fComp.CLZ ;
    %load/vec4 v0x7ff8d7ecc6a0_0;
    %store/vec4 v0x7ff8d7ecc5e0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7ff8d7ecc740_0, 0, 32;
    %load/vec4 v0x7ff8d7ecc5e0_0;
    %parti/s 16, 16, 6;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_18.76, 4;
    %load/vec4 v0x7ff8d7ecc740_0;
    %addi 16, 0, 32;
    %store/vec4 v0x7ff8d7ecc740_0, 0, 32;
    %load/vec4 v0x7ff8d7ecc5e0_0;
    %parti/s 16, 0, 2;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7ff8d7ecc5e0_0, 4, 16;
T_18.76 ;
    %load/vec4 v0x7ff8d7ecc5e0_0;
    %parti/s 8, 24, 6;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_18.78, 4;
    %load/vec4 v0x7ff8d7ecc740_0;
    %addi 8, 0, 32;
    %store/vec4 v0x7ff8d7ecc740_0, 0, 32;
    %load/vec4 v0x7ff8d7ecc5e0_0;
    %parti/s 8, 16, 6;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7ff8d7ecc5e0_0, 4, 8;
T_18.78 ;
    %load/vec4 v0x7ff8d7ecc5e0_0;
    %parti/s 4, 28, 6;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_18.80, 4;
    %load/vec4 v0x7ff8d7ecc740_0;
    %addi 4, 0, 32;
    %store/vec4 v0x7ff8d7ecc740_0, 0, 32;
    %load/vec4 v0x7ff8d7ecc5e0_0;
    %parti/s 4, 24, 6;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7ff8d7ecc5e0_0, 4, 4;
T_18.80 ;
    %load/vec4 v0x7ff8d7ecc5e0_0;
    %parti/s 2, 30, 6;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_18.82, 4;
    %load/vec4 v0x7ff8d7ecc740_0;
    %addi 2, 0, 32;
    %store/vec4 v0x7ff8d7ecc740_0, 0, 32;
    %load/vec4 v0x7ff8d7ecc5e0_0;
    %parti/s 2, 28, 6;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7ff8d7ecc5e0_0, 4, 2;
T_18.82 ;
    %load/vec4 v0x7ff8d7ecc5e0_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_18.84, 4;
    %load/vec4 v0x7ff8d7ecc740_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7ff8d7ecc740_0, 0, 32;
    %load/vec4 v0x7ff8d7ecc5e0_0;
    %parti/s 1, 30, 6;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7ff8d7ecc5e0_0, 4, 1;
T_18.84 ;
    %load/vec4 v0x7ff8d7ecc5e0_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_18.86, 4;
    %load/vec4 v0x7ff8d7ecc740_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7ff8d7ecc740_0, 0, 32;
T_18.86 ;
    %end;
S_0x7ff8d7ecc7d0 .scope task, "NormalizeMantissa" "NormalizeMantissa" 6 83, 6 83 0, S_0x7ff8d7ecc160;
 .timescale 0 0;
v0x7ff8d7ecc990_0 .var "nmClz", 31 0;
v0x7ff8d7ecca40_0 .var "nmMant", 31 0;
v0x7ff8d7eccaf0_0 .var "nmNorm", 31 0;
TD_test.alu.fComp.NormalizeMantissa ;
    %pushi/vec4 8, 0, 32;
    %load/vec4 v0x7ff8d7ecc990_0;
    %cmp/u;
    %jmp/0xz  T_19.88, 5;
    %load/vec4 v0x7ff8d7ecca40_0;
    %load/vec4 v0x7ff8d7ecc990_0;
    %subi 8, 0, 32;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x7ff8d7eccaf0_0, 0, 32;
    %jmp T_19.89;
T_19.88 ;
    %load/vec4 v0x7ff8d7ecca40_0;
    %pushi/vec4 8, 0, 32;
    %load/vec4 v0x7ff8d7ecc990_0;
    %sub;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x7ff8d7eccaf0_0, 0, 32;
T_19.89 ;
    %end;
S_0x7ff8d7eccbb0 .scope task, "SignedShiftRight" "SignedShiftRight" 6 23, 6 23 0, S_0x7ff8d7ecc160;
 .timescale 0 0;
v0x7ff8d7eccd80_0 .var "leading", 31 0;
v0x7ff8d7ecce30_0 .var "mask", 31 0;
v0x7ff8d7eccee0_0 .var "ssin", 31 0;
v0x7ff8d7eccfa0_0 .var "ssout", 31 0;
v0x7ff8d7ecd050_0 .var "ssshift", 31 0;
TD_test.alu.fComp.SignedShiftRight ;
    %load/vec4 v0x7ff8d7eccee0_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_20.90, 4;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v0x7ff8d7eccd80_0, 0, 32;
    %jmp T_20.91;
T_20.90 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7ff8d7eccd80_0, 0, 32;
T_20.91 ;
    %pushi/vec4 4294967295, 0, 32;
    %pushi/vec4 32, 0, 32;
    %load/vec4 v0x7ff8d7ecd050_0;
    %sub;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x7ff8d7ecce30_0, 0, 32;
    %load/vec4 v0x7ff8d7ecce30_0;
    %load/vec4 v0x7ff8d7eccd80_0;
    %and;
    %load/vec4 v0x7ff8d7ecce30_0;
    %inv;
    %load/vec4 v0x7ff8d7eccee0_0;
    %ix/getv 4, v0x7ff8d7ecd050_0;
    %shiftr 4;
    %and;
    %or;
    %store/vec4 v0x7ff8d7eccfa0_0, 0, 32;
    %end;
S_0x7ff8d7ecd140 .scope task, "UnpackFloat" "UnpackFloat" 6 1, 6 1 0, S_0x7ff8d7ecc160;
 .timescale 0 0;
v0x7ff8d7ecd2f0_0 .var "exp", 7 0;
v0x7ff8d7ecd3b0_0 .var "mant", 31 0;
v0x7ff8d7ecd450_0 .var "neg", 0 0;
v0x7ff8d7ecd500_0 .var "num", 31 0;
v0x7ff8d7ecd5b0_0 .var "unsignedMant", 31 0;
TD_test.alu.fComp.UnpackFloat ;
    %pushi/vec4 1, 0, 9;
    %load/vec4 v0x7ff8d7ecd500_0;
    %parti/s 23, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7ff8d7ecd5b0_0, 0, 32;
    %load/vec4 v0x7ff8d7ecd500_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %load/vec4 v0x7ff8d7ecd450_0;
    %pad/u 32;
    %xor;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_21.92, 4;
    %pushi/vec4 1, 0, 32;
    %load/vec4 v0x7ff8d7ecd5b0_0;
    %inv;
    %add;
    %store/vec4 v0x7ff8d7ecd3b0_0, 0, 32;
    %jmp T_21.93;
T_21.92 ;
    %load/vec4 v0x7ff8d7ecd5b0_0;
    %store/vec4 v0x7ff8d7ecd3b0_0, 0, 32;
T_21.93 ;
    %load/vec4 v0x7ff8d7ecd500_0;
    %parti/s 8, 23, 6;
    %store/vec4 v0x7ff8d7ecd2f0_0, 0, 8;
    %end;
S_0x7ff8d7ecdfb0 .scope module, "fConv" "FloatingFromInt" 3 110, 8 1 0, S_0x7ff8d7e306d0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "aSigned"
    .port_info 1 /OUTPUT 32 "out"
    .port_info 2 /OUTPUT 32 "debug"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "enable"
v0x7ff8d7ecf4b0_0 .var "a", 31 0;
v0x7ff8d7ecf570_0 .var "aBeforeMant", 63 0;
v0x7ff8d7ecf610_0 .net "aSigned", 31 0, v0x7ff8d7eda100_0;  alias, 1 drivers
v0x7ff8d7ecf6e0_0 .net "clk", 0 0, v0x7ff8d7edab90_0;  alias, 1 drivers
v0x7ff8d7ecf770_0 .var "clz", 31 0;
v0x7ff8d7ecf840_0 .var "debug", 31 0;
v0x7ff8d7ecf8e0_0 .net "enable", 0 0, L_0x7ff8d7edc440;  1 drivers
v0x7ff8d7ecf990_0 .var "out", 31 0;
E_0x7ff8d7ecda00 .event posedge, v0x7ff8d7ecf8e0_0, v0x7ff8d7ec5900_0;
S_0x7ff8d7ece1f0 .scope task, "CLZ" "CLZ" 6 44, 6 44 0, S_0x7ff8d7ecdfb0;
 .timescale 0 0;
v0x7ff8d7ece3b0_0 .var "inter", 31 0;
v0x7ff8d7ece470_0 .var "num", 31 0;
v0x7ff8d7ece520_0 .var "res", 31 0;
TD_test.alu.fConv.CLZ ;
    %load/vec4 v0x7ff8d7ece470_0;
    %store/vec4 v0x7ff8d7ece3b0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7ff8d7ece520_0, 0, 32;
    %load/vec4 v0x7ff8d7ece3b0_0;
    %parti/s 16, 16, 6;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_22.94, 4;
    %load/vec4 v0x7ff8d7ece520_0;
    %addi 16, 0, 32;
    %store/vec4 v0x7ff8d7ece520_0, 0, 32;
    %load/vec4 v0x7ff8d7ece3b0_0;
    %parti/s 16, 0, 2;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7ff8d7ece3b0_0, 4, 16;
T_22.94 ;
    %load/vec4 v0x7ff8d7ece3b0_0;
    %parti/s 8, 24, 6;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_22.96, 4;
    %load/vec4 v0x7ff8d7ece520_0;
    %addi 8, 0, 32;
    %store/vec4 v0x7ff8d7ece520_0, 0, 32;
    %load/vec4 v0x7ff8d7ece3b0_0;
    %parti/s 8, 16, 6;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7ff8d7ece3b0_0, 4, 8;
T_22.96 ;
    %load/vec4 v0x7ff8d7ece3b0_0;
    %parti/s 4, 28, 6;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_22.98, 4;
    %load/vec4 v0x7ff8d7ece520_0;
    %addi 4, 0, 32;
    %store/vec4 v0x7ff8d7ece520_0, 0, 32;
    %load/vec4 v0x7ff8d7ece3b0_0;
    %parti/s 4, 24, 6;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7ff8d7ece3b0_0, 4, 4;
T_22.98 ;
    %load/vec4 v0x7ff8d7ece3b0_0;
    %parti/s 2, 30, 6;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_22.100, 4;
    %load/vec4 v0x7ff8d7ece520_0;
    %addi 2, 0, 32;
    %store/vec4 v0x7ff8d7ece520_0, 0, 32;
    %load/vec4 v0x7ff8d7ece3b0_0;
    %parti/s 2, 28, 6;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7ff8d7ece3b0_0, 4, 2;
T_22.100 ;
    %load/vec4 v0x7ff8d7ece3b0_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_22.102, 4;
    %load/vec4 v0x7ff8d7ece520_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7ff8d7ece520_0, 0, 32;
    %load/vec4 v0x7ff8d7ece3b0_0;
    %parti/s 1, 30, 6;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7ff8d7ece3b0_0, 4, 1;
T_22.102 ;
    %load/vec4 v0x7ff8d7ece3b0_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_22.104, 4;
    %load/vec4 v0x7ff8d7ece520_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7ff8d7ece520_0, 0, 32;
T_22.104 ;
    %end;
S_0x7ff8d7ece5e0 .scope task, "NormalizeMantissa" "NormalizeMantissa" 6 83, 6 83 0, S_0x7ff8d7ecdfb0;
 .timescale 0 0;
v0x7ff8d7ece7a0_0 .var "nmClz", 31 0;
v0x7ff8d7ece850_0 .var "nmMant", 31 0;
v0x7ff8d7ece900_0 .var "nmNorm", 31 0;
TD_test.alu.fConv.NormalizeMantissa ;
    %pushi/vec4 8, 0, 32;
    %load/vec4 v0x7ff8d7ece7a0_0;
    %cmp/u;
    %jmp/0xz  T_23.106, 5;
    %load/vec4 v0x7ff8d7ece850_0;
    %load/vec4 v0x7ff8d7ece7a0_0;
    %subi 8, 0, 32;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x7ff8d7ece900_0, 0, 32;
    %jmp T_23.107;
T_23.106 ;
    %load/vec4 v0x7ff8d7ece850_0;
    %pushi/vec4 8, 0, 32;
    %load/vec4 v0x7ff8d7ece7a0_0;
    %sub;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x7ff8d7ece900_0, 0, 32;
T_23.107 ;
    %end;
S_0x7ff8d7ece9c0 .scope task, "SignedShiftRight" "SignedShiftRight" 6 23, 6 23 0, S_0x7ff8d7ecdfb0;
 .timescale 0 0;
v0x7ff8d7eceb90_0 .var "leading", 31 0;
v0x7ff8d7ecec40_0 .var "mask", 31 0;
v0x7ff8d7ececf0_0 .var "ssin", 31 0;
v0x7ff8d7ecedb0_0 .var "ssout", 31 0;
v0x7ff8d7ecee60_0 .var "ssshift", 31 0;
TD_test.alu.fConv.SignedShiftRight ;
    %load/vec4 v0x7ff8d7ececf0_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_24.108, 4;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v0x7ff8d7eceb90_0, 0, 32;
    %jmp T_24.109;
T_24.108 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7ff8d7eceb90_0, 0, 32;
T_24.109 ;
    %pushi/vec4 4294967295, 0, 32;
    %pushi/vec4 32, 0, 32;
    %load/vec4 v0x7ff8d7ecee60_0;
    %sub;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x7ff8d7ecec40_0, 0, 32;
    %load/vec4 v0x7ff8d7ecec40_0;
    %load/vec4 v0x7ff8d7eceb90_0;
    %and;
    %load/vec4 v0x7ff8d7ecec40_0;
    %inv;
    %load/vec4 v0x7ff8d7ececf0_0;
    %ix/getv 4, v0x7ff8d7ecee60_0;
    %shiftr 4;
    %and;
    %or;
    %store/vec4 v0x7ff8d7ecedb0_0, 0, 32;
    %end;
S_0x7ff8d7ecef50 .scope task, "UnpackFloat" "UnpackFloat" 6 1, 6 1 0, S_0x7ff8d7ecdfb0;
 .timescale 0 0;
v0x7ff8d7ecf100_0 .var "exp", 7 0;
v0x7ff8d7ecf1c0_0 .var "mant", 31 0;
v0x7ff8d7ecf260_0 .var "neg", 0 0;
v0x7ff8d7ecf310_0 .var "num", 31 0;
v0x7ff8d7ecf3c0_0 .var "unsignedMant", 31 0;
TD_test.alu.fConv.UnpackFloat ;
    %pushi/vec4 1, 0, 9;
    %load/vec4 v0x7ff8d7ecf310_0;
    %parti/s 23, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7ff8d7ecf3c0_0, 0, 32;
    %load/vec4 v0x7ff8d7ecf310_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %load/vec4 v0x7ff8d7ecf260_0;
    %pad/u 32;
    %xor;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_25.110, 4;
    %pushi/vec4 1, 0, 32;
    %load/vec4 v0x7ff8d7ecf3c0_0;
    %inv;
    %add;
    %store/vec4 v0x7ff8d7ecf1c0_0, 0, 32;
    %jmp T_25.111;
T_25.110 ;
    %load/vec4 v0x7ff8d7ecf3c0_0;
    %store/vec4 v0x7ff8d7ecf1c0_0, 0, 32;
T_25.111 ;
    %load/vec4 v0x7ff8d7ecf310_0;
    %parti/s 8, 23, 6;
    %store/vec4 v0x7ff8d7ecf100_0, 0, 8;
    %end;
S_0x7ff8d7ecfac0 .scope module, "fDiv" "FloatingDivide" 3 114, 9 1 0, S_0x7ff8d7e306d0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a"
    .port_info 1 /INPUT 32 "b"
    .port_info 2 /OUTPUT 32 "out"
    .port_info 3 /OUTPUT 32 "debug"
    .port_info 4 /INPUT 1 "clk"
    .port_info 5 /INPUT 1 "enable"
v0x7ff8d7ed1030_0 .net "a", 31 0, v0x7ff8d7eda100_0;  alias, 1 drivers
v0x7ff8d7ed1120_0 .var "aExp", 7 0;
v0x7ff8d7ed11b0_0 .var "aMant", 31 0;
v0x7ff8d7ed1250_0 .var "aNormMant", 31 0;
v0x7ff8d7ed1300_0 .var "aPrimeMant", 31 0;
v0x7ff8d7ed13f0_0 .net "b", 31 0, v0x7ff8d7eda1e0_0;  alias, 1 drivers
v0x7ff8d7ed14d0_0 .var "bExp", 7 0;
v0x7ff8d7ed1560_0 .var "bMant", 31 0;
v0x7ff8d7ed1610_0 .net "clk", 0 0, v0x7ff8d7edab90_0;  alias, 1 drivers
v0x7ff8d7ed1720_0 .var "clz", 31 0;
v0x7ff8d7ed17b0_0 .var "debug", 31 0;
v0x7ff8d7ed1850_0 .net "enable", 0 0, L_0x7ff8d7edc840;  1 drivers
v0x7ff8d7ed18f0_0 .var "out", 31 0;
v0x7ff8d7ed19a0_0 .var "sign", 1 0;
v0x7ff8d7ed1a50_0 .var "totalExp", 15 0;
v0x7ff8d7ed1b00_0 .var "totalMant", 63 0;
E_0x7ff8d7ecfd80 .event posedge, v0x7ff8d7ed1850_0, v0x7ff8d7ec5900_0;
S_0x7ff8d7ecfdb0 .scope task, "CLZ" "CLZ" 6 44, 6 44 0, S_0x7ff8d7ecfac0;
 .timescale 0 0;
v0x7ff8d7ecff70_0 .var "inter", 31 0;
v0x7ff8d7ed0030_0 .var "num", 31 0;
v0x7ff8d7ed00d0_0 .var "res", 31 0;
TD_test.alu.fDiv.CLZ ;
    %load/vec4 v0x7ff8d7ed0030_0;
    %store/vec4 v0x7ff8d7ecff70_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7ff8d7ed00d0_0, 0, 32;
    %load/vec4 v0x7ff8d7ecff70_0;
    %parti/s 16, 16, 6;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_26.112, 4;
    %load/vec4 v0x7ff8d7ed00d0_0;
    %addi 16, 0, 32;
    %store/vec4 v0x7ff8d7ed00d0_0, 0, 32;
    %load/vec4 v0x7ff8d7ecff70_0;
    %parti/s 16, 0, 2;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7ff8d7ecff70_0, 4, 16;
T_26.112 ;
    %load/vec4 v0x7ff8d7ecff70_0;
    %parti/s 8, 24, 6;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_26.114, 4;
    %load/vec4 v0x7ff8d7ed00d0_0;
    %addi 8, 0, 32;
    %store/vec4 v0x7ff8d7ed00d0_0, 0, 32;
    %load/vec4 v0x7ff8d7ecff70_0;
    %parti/s 8, 16, 6;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7ff8d7ecff70_0, 4, 8;
T_26.114 ;
    %load/vec4 v0x7ff8d7ecff70_0;
    %parti/s 4, 28, 6;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_26.116, 4;
    %load/vec4 v0x7ff8d7ed00d0_0;
    %addi 4, 0, 32;
    %store/vec4 v0x7ff8d7ed00d0_0, 0, 32;
    %load/vec4 v0x7ff8d7ecff70_0;
    %parti/s 4, 24, 6;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7ff8d7ecff70_0, 4, 4;
T_26.116 ;
    %load/vec4 v0x7ff8d7ecff70_0;
    %parti/s 2, 30, 6;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_26.118, 4;
    %load/vec4 v0x7ff8d7ed00d0_0;
    %addi 2, 0, 32;
    %store/vec4 v0x7ff8d7ed00d0_0, 0, 32;
    %load/vec4 v0x7ff8d7ecff70_0;
    %parti/s 2, 28, 6;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7ff8d7ecff70_0, 4, 2;
T_26.118 ;
    %load/vec4 v0x7ff8d7ecff70_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_26.120, 4;
    %load/vec4 v0x7ff8d7ed00d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7ff8d7ed00d0_0, 0, 32;
    %load/vec4 v0x7ff8d7ecff70_0;
    %parti/s 1, 30, 6;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7ff8d7ecff70_0, 4, 1;
T_26.120 ;
    %load/vec4 v0x7ff8d7ecff70_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_26.122, 4;
    %load/vec4 v0x7ff8d7ed00d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7ff8d7ed00d0_0, 0, 32;
T_26.122 ;
    %end;
S_0x7ff8d7ed0160 .scope task, "NormalizeMantissa" "NormalizeMantissa" 6 83, 6 83 0, S_0x7ff8d7ecfac0;
 .timescale 0 0;
v0x7ff8d7ed0320_0 .var "nmClz", 31 0;
v0x7ff8d7ed03d0_0 .var "nmMant", 31 0;
v0x7ff8d7ed0480_0 .var "nmNorm", 31 0;
TD_test.alu.fDiv.NormalizeMantissa ;
    %pushi/vec4 8, 0, 32;
    %load/vec4 v0x7ff8d7ed0320_0;
    %cmp/u;
    %jmp/0xz  T_27.124, 5;
    %load/vec4 v0x7ff8d7ed03d0_0;
    %load/vec4 v0x7ff8d7ed0320_0;
    %subi 8, 0, 32;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x7ff8d7ed0480_0, 0, 32;
    %jmp T_27.125;
T_27.124 ;
    %load/vec4 v0x7ff8d7ed03d0_0;
    %pushi/vec4 8, 0, 32;
    %load/vec4 v0x7ff8d7ed0320_0;
    %sub;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x7ff8d7ed0480_0, 0, 32;
T_27.125 ;
    %end;
S_0x7ff8d7ed0540 .scope task, "SignedShiftRight" "SignedShiftRight" 6 23, 6 23 0, S_0x7ff8d7ecfac0;
 .timescale 0 0;
v0x7ff8d7ed0710_0 .var "leading", 31 0;
v0x7ff8d7ed07c0_0 .var "mask", 31 0;
v0x7ff8d7ed0870_0 .var "ssin", 31 0;
v0x7ff8d7ed0930_0 .var "ssout", 31 0;
v0x7ff8d7ed09e0_0 .var "ssshift", 31 0;
TD_test.alu.fDiv.SignedShiftRight ;
    %load/vec4 v0x7ff8d7ed0870_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_28.126, 4;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v0x7ff8d7ed0710_0, 0, 32;
    %jmp T_28.127;
T_28.126 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7ff8d7ed0710_0, 0, 32;
T_28.127 ;
    %pushi/vec4 4294967295, 0, 32;
    %pushi/vec4 32, 0, 32;
    %load/vec4 v0x7ff8d7ed09e0_0;
    %sub;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x7ff8d7ed07c0_0, 0, 32;
    %load/vec4 v0x7ff8d7ed07c0_0;
    %load/vec4 v0x7ff8d7ed0710_0;
    %and;
    %load/vec4 v0x7ff8d7ed07c0_0;
    %inv;
    %load/vec4 v0x7ff8d7ed0870_0;
    %ix/getv 4, v0x7ff8d7ed09e0_0;
    %shiftr 4;
    %and;
    %or;
    %store/vec4 v0x7ff8d7ed0930_0, 0, 32;
    %end;
S_0x7ff8d7ed0ad0 .scope task, "UnpackFloat" "UnpackFloat" 6 1, 6 1 0, S_0x7ff8d7ecfac0;
 .timescale 0 0;
v0x7ff8d7ed0c80_0 .var "exp", 7 0;
v0x7ff8d7ed0d40_0 .var "mant", 31 0;
v0x7ff8d7ed0de0_0 .var "neg", 0 0;
v0x7ff8d7ed0e90_0 .var "num", 31 0;
v0x7ff8d7ed0f40_0 .var "unsignedMant", 31 0;
TD_test.alu.fDiv.UnpackFloat ;
    %pushi/vec4 1, 0, 9;
    %load/vec4 v0x7ff8d7ed0e90_0;
    %parti/s 23, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7ff8d7ed0f40_0, 0, 32;
    %load/vec4 v0x7ff8d7ed0e90_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %load/vec4 v0x7ff8d7ed0de0_0;
    %pad/u 32;
    %xor;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_29.128, 4;
    %pushi/vec4 1, 0, 32;
    %load/vec4 v0x7ff8d7ed0f40_0;
    %inv;
    %add;
    %store/vec4 v0x7ff8d7ed0d40_0, 0, 32;
    %jmp T_29.129;
T_29.128 ;
    %load/vec4 v0x7ff8d7ed0f40_0;
    %store/vec4 v0x7ff8d7ed0d40_0, 0, 32;
T_29.129 ;
    %load/vec4 v0x7ff8d7ed0e90_0;
    %parti/s 8, 23, 6;
    %store/vec4 v0x7ff8d7ed0c80_0, 0, 8;
    %end;
S_0x7ff8d7ed1c40 .scope module, "fMul" "FloatingMultiply" 3 111, 10 1 0, S_0x7ff8d7e306d0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a"
    .port_info 1 /INPUT 32 "b"
    .port_info 2 /OUTPUT 32 "out"
    .port_info 3 /OUTPUT 32 "debug"
    .port_info 4 /INPUT 1 "clk"
    .port_info 5 /INPUT 1 "enable"
v0x7ff8d7ed3150_0 .net "a", 31 0, v0x7ff8d7eda1e0_0;  alias, 1 drivers
v0x7ff8d7ed3200_0 .var "aExp", 7 0;
v0x7ff8d7ed32a0_0 .var "aMant", 31 0;
v0x7ff8d7ed3350_0 .var "aNormMant", 31 0;
v0x7ff8d7ed3400_0 .var "aPrimeMant", 31 0;
v0x7ff8d7ed34f0_0 .net "b", 31 0, v0x7ff8d7eda2c0_0;  alias, 1 drivers
v0x7ff8d7ed3590_0 .var "bExp", 7 0;
v0x7ff8d7ed3630_0 .var "bMant", 31 0;
v0x7ff8d7ed36e0_0 .net "clk", 0 0, v0x7ff8d7edab90_0;  alias, 1 drivers
v0x7ff8d7ed37f0_0 .var "clz", 31 0;
v0x7ff8d7ed38a0_0 .var "debug", 31 0;
v0x7ff8d7ed3940_0 .net "enable", 0 0, L_0x7ff8d7edc4e0;  1 drivers
v0x7ff8d7ed39e0_0 .var "out", 31 0;
v0x7ff8d7ed3a90_0 .var "sign", 1 0;
v0x7ff8d7ed3b40_0 .var "totalExp", 15 0;
v0x7ff8d7ed3bf0_0 .var "totalMant", 63 0;
E_0x7ff8d7ed1390 .event posedge, v0x7ff8d7ed3940_0, v0x7ff8d7ec5900_0;
S_0x7ff8d7ed1e90 .scope task, "CLZ" "CLZ" 6 44, 6 44 0, S_0x7ff8d7ed1c40;
 .timescale 0 0;
v0x7ff8d7ed2050_0 .var "inter", 31 0;
v0x7ff8d7ed2110_0 .var "num", 31 0;
v0x7ff8d7ed21c0_0 .var "res", 31 0;
TD_test.alu.fMul.CLZ ;
    %load/vec4 v0x7ff8d7ed2110_0;
    %store/vec4 v0x7ff8d7ed2050_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7ff8d7ed21c0_0, 0, 32;
    %load/vec4 v0x7ff8d7ed2050_0;
    %parti/s 16, 16, 6;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_30.130, 4;
    %load/vec4 v0x7ff8d7ed21c0_0;
    %addi 16, 0, 32;
    %store/vec4 v0x7ff8d7ed21c0_0, 0, 32;
    %load/vec4 v0x7ff8d7ed2050_0;
    %parti/s 16, 0, 2;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7ff8d7ed2050_0, 4, 16;
T_30.130 ;
    %load/vec4 v0x7ff8d7ed2050_0;
    %parti/s 8, 24, 6;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_30.132, 4;
    %load/vec4 v0x7ff8d7ed21c0_0;
    %addi 8, 0, 32;
    %store/vec4 v0x7ff8d7ed21c0_0, 0, 32;
    %load/vec4 v0x7ff8d7ed2050_0;
    %parti/s 8, 16, 6;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7ff8d7ed2050_0, 4, 8;
T_30.132 ;
    %load/vec4 v0x7ff8d7ed2050_0;
    %parti/s 4, 28, 6;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_30.134, 4;
    %load/vec4 v0x7ff8d7ed21c0_0;
    %addi 4, 0, 32;
    %store/vec4 v0x7ff8d7ed21c0_0, 0, 32;
    %load/vec4 v0x7ff8d7ed2050_0;
    %parti/s 4, 24, 6;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7ff8d7ed2050_0, 4, 4;
T_30.134 ;
    %load/vec4 v0x7ff8d7ed2050_0;
    %parti/s 2, 30, 6;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_30.136, 4;
    %load/vec4 v0x7ff8d7ed21c0_0;
    %addi 2, 0, 32;
    %store/vec4 v0x7ff8d7ed21c0_0, 0, 32;
    %load/vec4 v0x7ff8d7ed2050_0;
    %parti/s 2, 28, 6;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7ff8d7ed2050_0, 4, 2;
T_30.136 ;
    %load/vec4 v0x7ff8d7ed2050_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_30.138, 4;
    %load/vec4 v0x7ff8d7ed21c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7ff8d7ed21c0_0, 0, 32;
    %load/vec4 v0x7ff8d7ed2050_0;
    %parti/s 1, 30, 6;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7ff8d7ed2050_0, 4, 1;
T_30.138 ;
    %load/vec4 v0x7ff8d7ed2050_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_30.140, 4;
    %load/vec4 v0x7ff8d7ed21c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7ff8d7ed21c0_0, 0, 32;
T_30.140 ;
    %end;
S_0x7ff8d7ed2280 .scope task, "NormalizeMantissa" "NormalizeMantissa" 6 83, 6 83 0, S_0x7ff8d7ed1c40;
 .timescale 0 0;
v0x7ff8d7ed2440_0 .var "nmClz", 31 0;
v0x7ff8d7ed24f0_0 .var "nmMant", 31 0;
v0x7ff8d7ed25a0_0 .var "nmNorm", 31 0;
TD_test.alu.fMul.NormalizeMantissa ;
    %pushi/vec4 8, 0, 32;
    %load/vec4 v0x7ff8d7ed2440_0;
    %cmp/u;
    %jmp/0xz  T_31.142, 5;
    %load/vec4 v0x7ff8d7ed24f0_0;
    %load/vec4 v0x7ff8d7ed2440_0;
    %subi 8, 0, 32;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x7ff8d7ed25a0_0, 0, 32;
    %jmp T_31.143;
T_31.142 ;
    %load/vec4 v0x7ff8d7ed24f0_0;
    %pushi/vec4 8, 0, 32;
    %load/vec4 v0x7ff8d7ed2440_0;
    %sub;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x7ff8d7ed25a0_0, 0, 32;
T_31.143 ;
    %end;
S_0x7ff8d7ed2660 .scope task, "SignedShiftRight" "SignedShiftRight" 6 23, 6 23 0, S_0x7ff8d7ed1c40;
 .timescale 0 0;
v0x7ff8d7ed2830_0 .var "leading", 31 0;
v0x7ff8d7ed28e0_0 .var "mask", 31 0;
v0x7ff8d7ed2990_0 .var "ssin", 31 0;
v0x7ff8d7ed2a50_0 .var "ssout", 31 0;
v0x7ff8d7ed2b00_0 .var "ssshift", 31 0;
TD_test.alu.fMul.SignedShiftRight ;
    %load/vec4 v0x7ff8d7ed2990_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_32.144, 4;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v0x7ff8d7ed2830_0, 0, 32;
    %jmp T_32.145;
T_32.144 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7ff8d7ed2830_0, 0, 32;
T_32.145 ;
    %pushi/vec4 4294967295, 0, 32;
    %pushi/vec4 32, 0, 32;
    %load/vec4 v0x7ff8d7ed2b00_0;
    %sub;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x7ff8d7ed28e0_0, 0, 32;
    %load/vec4 v0x7ff8d7ed28e0_0;
    %load/vec4 v0x7ff8d7ed2830_0;
    %and;
    %load/vec4 v0x7ff8d7ed28e0_0;
    %inv;
    %load/vec4 v0x7ff8d7ed2990_0;
    %ix/getv 4, v0x7ff8d7ed2b00_0;
    %shiftr 4;
    %and;
    %or;
    %store/vec4 v0x7ff8d7ed2a50_0, 0, 32;
    %end;
S_0x7ff8d7ed2bf0 .scope task, "UnpackFloat" "UnpackFloat" 6 1, 6 1 0, S_0x7ff8d7ed1c40;
 .timescale 0 0;
v0x7ff8d7ed2da0_0 .var "exp", 7 0;
v0x7ff8d7ed2e60_0 .var "mant", 31 0;
v0x7ff8d7ed2f00_0 .var "neg", 0 0;
v0x7ff8d7ed2fb0_0 .var "num", 31 0;
v0x7ff8d7ed3060_0 .var "unsignedMant", 31 0;
TD_test.alu.fMul.UnpackFloat ;
    %pushi/vec4 1, 0, 9;
    %load/vec4 v0x7ff8d7ed2fb0_0;
    %parti/s 23, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7ff8d7ed3060_0, 0, 32;
    %load/vec4 v0x7ff8d7ed2fb0_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %load/vec4 v0x7ff8d7ed2f00_0;
    %pad/u 32;
    %xor;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_33.146, 4;
    %pushi/vec4 1, 0, 32;
    %load/vec4 v0x7ff8d7ed3060_0;
    %inv;
    %add;
    %store/vec4 v0x7ff8d7ed2e60_0, 0, 32;
    %jmp T_33.147;
T_33.146 ;
    %load/vec4 v0x7ff8d7ed3060_0;
    %store/vec4 v0x7ff8d7ed2e60_0, 0, 32;
T_33.147 ;
    %load/vec4 v0x7ff8d7ed2fb0_0;
    %parti/s 8, 23, 6;
    %store/vec4 v0x7ff8d7ed2da0_0, 0, 8;
    %end;
S_0x7ff8d7ed3d30 .scope module, "fMulAdd" "FloatingMultiplyAdd" 3 112, 11 1 0, S_0x7ff8d7e306d0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a"
    .port_info 1 /INPUT 32 "b"
    .port_info 2 /INPUT 32 "c"
    .port_info 3 /OUTPUT 32 "out"
    .port_info 4 /OUTPUT 32 "debug"
    .port_info 5 /INPUT 1 "clk"
    .port_info 6 /INPUT 1 "enable"
v0x7ff8d7ed5270_0 .net "a", 31 0, v0x7ff8d7eda100_0;  alias, 1 drivers
v0x7ff8d7ed5320_0 .var "aExp", 7 0;
v0x7ff8d7ed53c0_0 .var "aMant", 31 0;
v0x7ff8d7ed5470_0 .var "abClz", 31 0;
v0x7ff8d7ed5520_0 .var "abExp", 15 0;
v0x7ff8d7ed5610_0 .var "abMant", 31 0;
v0x7ff8d7ed56c0_0 .var "abNormMant", 31 0;
v0x7ff8d7ed5770_0 .var "abSign", 1 0;
v0x7ff8d7ed5820_0 .var "alphaExp", 7 0;
v0x7ff8d7ed5930_0 .var "alphaMant", 31 0;
v0x7ff8d7ed59e0_0 .net "b", 31 0, v0x7ff8d7eda1e0_0;  alias, 1 drivers
v0x7ff8d7ed5b00_0 .var "bExp", 7 0;
v0x7ff8d7ed5b90_0 .var "bMant", 31 0;
v0x7ff8d7ed5c20_0 .var "betaExp", 7 0;
v0x7ff8d7ed5cd0_0 .var "betaMant", 31 0;
v0x7ff8d7ed5d80_0 .net "c", 31 0, v0x7ff8d7eda2c0_0;  alias, 1 drivers
v0x7ff8d7ed5e20_0 .net "clk", 0 0, v0x7ff8d7edab90_0;  alias, 1 drivers
v0x7ff8d7ed60b0_0 .var "debug", 31 0;
v0x7ff8d7ed6240_0 .net "enable", 0 0, L_0x7ff8d7edc5e0;  1 drivers
v0x7ff8d7ed62d0_0 .var "finalClz", 31 0;
v0x7ff8d7ed6360_0 .var "finalMant", 31 0;
v0x7ff8d7ed63f0_0 .var "finalSign", 1 0;
v0x7ff8d7ed6480_0 .var "mulMant", 63 0;
v0x7ff8d7ed6510_0 .var "normFinalMant", 31 0;
v0x7ff8d7ed65a0_0 .var "out", 31 0;
E_0x7ff8d7ecc310 .event posedge, v0x7ff8d7ed6240_0, v0x7ff8d7ec5900_0;
S_0x7ff8d7ed3fb0 .scope task, "CLZ" "CLZ" 6 44, 6 44 0, S_0x7ff8d7ed3d30;
 .timescale 0 0;
v0x7ff8d7ed4170_0 .var "inter", 31 0;
v0x7ff8d7ed4230_0 .var "num", 31 0;
v0x7ff8d7ed42e0_0 .var "res", 31 0;
TD_test.alu.fMulAdd.CLZ ;
    %load/vec4 v0x7ff8d7ed4230_0;
    %store/vec4 v0x7ff8d7ed4170_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7ff8d7ed42e0_0, 0, 32;
    %load/vec4 v0x7ff8d7ed4170_0;
    %parti/s 16, 16, 6;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_34.148, 4;
    %load/vec4 v0x7ff8d7ed42e0_0;
    %addi 16, 0, 32;
    %store/vec4 v0x7ff8d7ed42e0_0, 0, 32;
    %load/vec4 v0x7ff8d7ed4170_0;
    %parti/s 16, 0, 2;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7ff8d7ed4170_0, 4, 16;
T_34.148 ;
    %load/vec4 v0x7ff8d7ed4170_0;
    %parti/s 8, 24, 6;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_34.150, 4;
    %load/vec4 v0x7ff8d7ed42e0_0;
    %addi 8, 0, 32;
    %store/vec4 v0x7ff8d7ed42e0_0, 0, 32;
    %load/vec4 v0x7ff8d7ed4170_0;
    %parti/s 8, 16, 6;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7ff8d7ed4170_0, 4, 8;
T_34.150 ;
    %load/vec4 v0x7ff8d7ed4170_0;
    %parti/s 4, 28, 6;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_34.152, 4;
    %load/vec4 v0x7ff8d7ed42e0_0;
    %addi 4, 0, 32;
    %store/vec4 v0x7ff8d7ed42e0_0, 0, 32;
    %load/vec4 v0x7ff8d7ed4170_0;
    %parti/s 4, 24, 6;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7ff8d7ed4170_0, 4, 4;
T_34.152 ;
    %load/vec4 v0x7ff8d7ed4170_0;
    %parti/s 2, 30, 6;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_34.154, 4;
    %load/vec4 v0x7ff8d7ed42e0_0;
    %addi 2, 0, 32;
    %store/vec4 v0x7ff8d7ed42e0_0, 0, 32;
    %load/vec4 v0x7ff8d7ed4170_0;
    %parti/s 2, 28, 6;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7ff8d7ed4170_0, 4, 2;
T_34.154 ;
    %load/vec4 v0x7ff8d7ed4170_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_34.156, 4;
    %load/vec4 v0x7ff8d7ed42e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7ff8d7ed42e0_0, 0, 32;
    %load/vec4 v0x7ff8d7ed4170_0;
    %parti/s 1, 30, 6;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7ff8d7ed4170_0, 4, 1;
T_34.156 ;
    %load/vec4 v0x7ff8d7ed4170_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_34.158, 4;
    %load/vec4 v0x7ff8d7ed42e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7ff8d7ed42e0_0, 0, 32;
T_34.158 ;
    %end;
S_0x7ff8d7ed43a0 .scope task, "NormalizeMantissa" "NormalizeMantissa" 6 83, 6 83 0, S_0x7ff8d7ed3d30;
 .timescale 0 0;
v0x7ff8d7ed4560_0 .var "nmClz", 31 0;
v0x7ff8d7ed4610_0 .var "nmMant", 31 0;
v0x7ff8d7ed46c0_0 .var "nmNorm", 31 0;
TD_test.alu.fMulAdd.NormalizeMantissa ;
    %pushi/vec4 8, 0, 32;
    %load/vec4 v0x7ff8d7ed4560_0;
    %cmp/u;
    %jmp/0xz  T_35.160, 5;
    %load/vec4 v0x7ff8d7ed4610_0;
    %load/vec4 v0x7ff8d7ed4560_0;
    %subi 8, 0, 32;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x7ff8d7ed46c0_0, 0, 32;
    %jmp T_35.161;
T_35.160 ;
    %load/vec4 v0x7ff8d7ed4610_0;
    %pushi/vec4 8, 0, 32;
    %load/vec4 v0x7ff8d7ed4560_0;
    %sub;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x7ff8d7ed46c0_0, 0, 32;
T_35.161 ;
    %end;
S_0x7ff8d7ed4780 .scope task, "SignedShiftRight" "SignedShiftRight" 6 23, 6 23 0, S_0x7ff8d7ed3d30;
 .timescale 0 0;
v0x7ff8d7ed4950_0 .var "leading", 31 0;
v0x7ff8d7ed4a00_0 .var "mask", 31 0;
v0x7ff8d7ed4ab0_0 .var "ssin", 31 0;
v0x7ff8d7ed4b70_0 .var "ssout", 31 0;
v0x7ff8d7ed4c20_0 .var "ssshift", 31 0;
TD_test.alu.fMulAdd.SignedShiftRight ;
    %load/vec4 v0x7ff8d7ed4ab0_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_36.162, 4;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v0x7ff8d7ed4950_0, 0, 32;
    %jmp T_36.163;
T_36.162 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7ff8d7ed4950_0, 0, 32;
T_36.163 ;
    %pushi/vec4 4294967295, 0, 32;
    %pushi/vec4 32, 0, 32;
    %load/vec4 v0x7ff8d7ed4c20_0;
    %sub;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x7ff8d7ed4a00_0, 0, 32;
    %load/vec4 v0x7ff8d7ed4a00_0;
    %load/vec4 v0x7ff8d7ed4950_0;
    %and;
    %load/vec4 v0x7ff8d7ed4a00_0;
    %inv;
    %load/vec4 v0x7ff8d7ed4ab0_0;
    %ix/getv 4, v0x7ff8d7ed4c20_0;
    %shiftr 4;
    %and;
    %or;
    %store/vec4 v0x7ff8d7ed4b70_0, 0, 32;
    %end;
S_0x7ff8d7ed4d10 .scope task, "UnpackFloat" "UnpackFloat" 6 1, 6 1 0, S_0x7ff8d7ed3d30;
 .timescale 0 0;
v0x7ff8d7ed4ec0_0 .var "exp", 7 0;
v0x7ff8d7ed4f80_0 .var "mant", 31 0;
v0x7ff8d7ed5020_0 .var "neg", 0 0;
v0x7ff8d7ed50d0_0 .var "num", 31 0;
v0x7ff8d7ed5180_0 .var "unsignedMant", 31 0;
TD_test.alu.fMulAdd.UnpackFloat ;
    %pushi/vec4 1, 0, 9;
    %load/vec4 v0x7ff8d7ed50d0_0;
    %parti/s 23, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7ff8d7ed5180_0, 0, 32;
    %load/vec4 v0x7ff8d7ed50d0_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %load/vec4 v0x7ff8d7ed5020_0;
    %pad/u 32;
    %xor;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_37.164, 4;
    %pushi/vec4 1, 0, 32;
    %load/vec4 v0x7ff8d7ed5180_0;
    %inv;
    %add;
    %store/vec4 v0x7ff8d7ed4f80_0, 0, 32;
    %jmp T_37.165;
T_37.164 ;
    %load/vec4 v0x7ff8d7ed5180_0;
    %store/vec4 v0x7ff8d7ed4f80_0, 0, 32;
T_37.165 ;
    %load/vec4 v0x7ff8d7ed50d0_0;
    %parti/s 8, 23, 6;
    %store/vec4 v0x7ff8d7ed4ec0_0, 0, 8;
    %end;
S_0x7ff8d7ed66a0 .scope module, "fSub" "FloatingAdd" 3 109, 5 1 0, S_0x7ff8d7e306d0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a"
    .port_info 1 /INPUT 32 "b"
    .port_info 2 /INPUT 1 "negate"
    .port_info 3 /OUTPUT 32 "out"
    .port_info 4 /OUTPUT 32 "debug"
    .port_info 5 /INPUT 1 "clk"
    .port_info 6 /INPUT 1 "enable"
v0x7ff8d7ed7b40_0 .net "a", 31 0, v0x7ff8d7eda100_0;  alias, 1 drivers
v0x7ff8d7ed7c70_0 .var "aExp", 7 0;
v0x7ff8d7ed7d00_0 .var "aMant", 31 0;
v0x7ff8d7ed7d90_0 .net "b", 31 0, v0x7ff8d7eda1e0_0;  alias, 1 drivers
v0x7ff8d7ed7e20_0 .var "bExp", 7 0;
v0x7ff8d7ed7f10_0 .var "bMant", 31 0;
v0x7ff8d7ed7fc0_0 .net "clk", 0 0, v0x7ff8d7edab90_0;  alias, 1 drivers
v0x7ff8d7ed8050_0 .var "clz", 31 0;
v0x7ff8d7ed8100_0 .var "debug", 31 0;
v0x7ff8d7ed8210_0 .net "enable", 0 0, L_0x7ff8d7edc370;  1 drivers
L_0x108e54128 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x7ff8d7ed82b0_0 .net "negate", 0 0, L_0x108e54128;  1 drivers
v0x7ff8d7ed8360_0 .var "normMant", 31 0;
v0x7ff8d7ed8410_0 .var "out", 31 0;
v0x7ff8d7ed84c0_0 .var "sign", 1 0;
v0x7ff8d7ed8570_0 .var "totalMant", 31 0;
S_0x7ff8d7ed68b0 .scope task, "CLZ" "CLZ" 6 44, 6 44 0, S_0x7ff8d7ed66a0;
 .timescale 0 0;
v0x7ff8d7ed6a60_0 .var "inter", 31 0;
v0x7ff8d7ed6b00_0 .var "num", 31 0;
v0x7ff8d7ed6bb0_0 .var "res", 31 0;
TD_test.alu.fSub.CLZ ;
    %load/vec4 v0x7ff8d7ed6b00_0;
    %store/vec4 v0x7ff8d7ed6a60_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7ff8d7ed6bb0_0, 0, 32;
    %load/vec4 v0x7ff8d7ed6a60_0;
    %parti/s 16, 16, 6;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_38.166, 4;
    %load/vec4 v0x7ff8d7ed6bb0_0;
    %addi 16, 0, 32;
    %store/vec4 v0x7ff8d7ed6bb0_0, 0, 32;
    %load/vec4 v0x7ff8d7ed6a60_0;
    %parti/s 16, 0, 2;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7ff8d7ed6a60_0, 4, 16;
T_38.166 ;
    %load/vec4 v0x7ff8d7ed6a60_0;
    %parti/s 8, 24, 6;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_38.168, 4;
    %load/vec4 v0x7ff8d7ed6bb0_0;
    %addi 8, 0, 32;
    %store/vec4 v0x7ff8d7ed6bb0_0, 0, 32;
    %load/vec4 v0x7ff8d7ed6a60_0;
    %parti/s 8, 16, 6;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7ff8d7ed6a60_0, 4, 8;
T_38.168 ;
    %load/vec4 v0x7ff8d7ed6a60_0;
    %parti/s 4, 28, 6;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_38.170, 4;
    %load/vec4 v0x7ff8d7ed6bb0_0;
    %addi 4, 0, 32;
    %store/vec4 v0x7ff8d7ed6bb0_0, 0, 32;
    %load/vec4 v0x7ff8d7ed6a60_0;
    %parti/s 4, 24, 6;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7ff8d7ed6a60_0, 4, 4;
T_38.170 ;
    %load/vec4 v0x7ff8d7ed6a60_0;
    %parti/s 2, 30, 6;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_38.172, 4;
    %load/vec4 v0x7ff8d7ed6bb0_0;
    %addi 2, 0, 32;
    %store/vec4 v0x7ff8d7ed6bb0_0, 0, 32;
    %load/vec4 v0x7ff8d7ed6a60_0;
    %parti/s 2, 28, 6;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7ff8d7ed6a60_0, 4, 2;
T_38.172 ;
    %load/vec4 v0x7ff8d7ed6a60_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_38.174, 4;
    %load/vec4 v0x7ff8d7ed6bb0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7ff8d7ed6bb0_0, 0, 32;
    %load/vec4 v0x7ff8d7ed6a60_0;
    %parti/s 1, 30, 6;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7ff8d7ed6a60_0, 4, 1;
T_38.174 ;
    %load/vec4 v0x7ff8d7ed6a60_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_38.176, 4;
    %load/vec4 v0x7ff8d7ed6bb0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7ff8d7ed6bb0_0, 0, 32;
T_38.176 ;
    %end;
S_0x7ff8d7ed6c70 .scope task, "NormalizeMantissa" "NormalizeMantissa" 6 83, 6 83 0, S_0x7ff8d7ed66a0;
 .timescale 0 0;
v0x7ff8d7ed6e30_0 .var "nmClz", 31 0;
v0x7ff8d7ed6ee0_0 .var "nmMant", 31 0;
v0x7ff8d7ed6f90_0 .var "nmNorm", 31 0;
TD_test.alu.fSub.NormalizeMantissa ;
    %pushi/vec4 8, 0, 32;
    %load/vec4 v0x7ff8d7ed6e30_0;
    %cmp/u;
    %jmp/0xz  T_39.178, 5;
    %load/vec4 v0x7ff8d7ed6ee0_0;
    %load/vec4 v0x7ff8d7ed6e30_0;
    %subi 8, 0, 32;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x7ff8d7ed6f90_0, 0, 32;
    %jmp T_39.179;
T_39.178 ;
    %load/vec4 v0x7ff8d7ed6ee0_0;
    %pushi/vec4 8, 0, 32;
    %load/vec4 v0x7ff8d7ed6e30_0;
    %sub;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x7ff8d7ed6f90_0, 0, 32;
T_39.179 ;
    %end;
S_0x7ff8d7ed7050 .scope task, "SignedShiftRight" "SignedShiftRight" 6 23, 6 23 0, S_0x7ff8d7ed66a0;
 .timescale 0 0;
v0x7ff8d7ed7220_0 .var "leading", 31 0;
v0x7ff8d7ed72d0_0 .var "mask", 31 0;
v0x7ff8d7ed7380_0 .var "ssin", 31 0;
v0x7ff8d7ed7440_0 .var "ssout", 31 0;
v0x7ff8d7ed74f0_0 .var "ssshift", 31 0;
TD_test.alu.fSub.SignedShiftRight ;
    %load/vec4 v0x7ff8d7ed7380_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_40.180, 4;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v0x7ff8d7ed7220_0, 0, 32;
    %jmp T_40.181;
T_40.180 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7ff8d7ed7220_0, 0, 32;
T_40.181 ;
    %pushi/vec4 4294967295, 0, 32;
    %pushi/vec4 32, 0, 32;
    %load/vec4 v0x7ff8d7ed74f0_0;
    %sub;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x7ff8d7ed72d0_0, 0, 32;
    %load/vec4 v0x7ff8d7ed72d0_0;
    %load/vec4 v0x7ff8d7ed7220_0;
    %and;
    %load/vec4 v0x7ff8d7ed72d0_0;
    %inv;
    %load/vec4 v0x7ff8d7ed7380_0;
    %ix/getv 4, v0x7ff8d7ed74f0_0;
    %shiftr 4;
    %and;
    %or;
    %store/vec4 v0x7ff8d7ed7440_0, 0, 32;
    %end;
S_0x7ff8d7ed75e0 .scope task, "UnpackFloat" "UnpackFloat" 6 1, 6 1 0, S_0x7ff8d7ed66a0;
 .timescale 0 0;
v0x7ff8d7ed7790_0 .var "exp", 7 0;
v0x7ff8d7ed7850_0 .var "mant", 31 0;
v0x7ff8d7ed78f0_0 .var "neg", 0 0;
v0x7ff8d7ed79a0_0 .var "num", 31 0;
v0x7ff8d7ed7a50_0 .var "unsignedMant", 31 0;
TD_test.alu.fSub.UnpackFloat ;
    %pushi/vec4 1, 0, 9;
    %load/vec4 v0x7ff8d7ed79a0_0;
    %parti/s 23, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7ff8d7ed7a50_0, 0, 32;
    %load/vec4 v0x7ff8d7ed79a0_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %load/vec4 v0x7ff8d7ed78f0_0;
    %pad/u 32;
    %xor;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_41.182, 4;
    %pushi/vec4 1, 0, 32;
    %load/vec4 v0x7ff8d7ed7a50_0;
    %inv;
    %add;
    %store/vec4 v0x7ff8d7ed7850_0, 0, 32;
    %jmp T_41.183;
T_41.182 ;
    %load/vec4 v0x7ff8d7ed7a50_0;
    %store/vec4 v0x7ff8d7ed7850_0, 0, 32;
T_41.183 ;
    %load/vec4 v0x7ff8d7ed79a0_0;
    %parti/s 8, 23, 6;
    %store/vec4 v0x7ff8d7ed7790_0, 0, 8;
    %end;
    .scope S_0x7ff8d7ec3ee0;
T_42 ;
    %wait E_0x7ff8d7ec41a0;
    %load/vec4 v0x7ff8d7ec5b60_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_42.0, 4;
    %load/vec4 v0x7ff8d7ec54a0_0;
    %parti/s 8, 23, 6;
    %load/vec4 v0x7ff8d7ec56b0_0;
    %parti/s 8, 23, 6;
    %cmp/u;
    %jmp/0xz  T_42.2, 5;
    %load/vec4 v0x7ff8d7ec54a0_0;
    %store/vec4 v0x7ff8d7ec5300_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff8d7ec5250_0, 0, 1;
    %fork TD_test.alu.fAdd0.UnpackFloat, S_0x7ff8d7ec4f40;
    %join;
    %load/vec4 v0x7ff8d7ec51b0_0;
    %store/vec4 v0x7ff8d7ec5600_0, 0, 32;
    %load/vec4 v0x7ff8d7ec50f0_0;
    %store/vec4 v0x7ff8d7ec5560_0, 0, 8;
    %load/vec4 v0x7ff8d7ec56b0_0;
    %store/vec4 v0x7ff8d7ec5300_0, 0, 32;
    %load/vec4 v0x7ff8d7ec5c10_0;
    %store/vec4 v0x7ff8d7ec5250_0, 0, 1;
    %fork TD_test.alu.fAdd0.UnpackFloat, S_0x7ff8d7ec4f40;
    %join;
    %load/vec4 v0x7ff8d7ec51b0_0;
    %store/vec4 v0x7ff8d7ec5850_0, 0, 32;
    %load/vec4 v0x7ff8d7ec50f0_0;
    %store/vec4 v0x7ff8d7ec5760_0, 0, 8;
    %jmp T_42.3;
T_42.2 ;
    %load/vec4 v0x7ff8d7ec56b0_0;
    %store/vec4 v0x7ff8d7ec5300_0, 0, 32;
    %load/vec4 v0x7ff8d7ec5c10_0;
    %store/vec4 v0x7ff8d7ec5250_0, 0, 1;
    %fork TD_test.alu.fAdd0.UnpackFloat, S_0x7ff8d7ec4f40;
    %join;
    %load/vec4 v0x7ff8d7ec51b0_0;
    %store/vec4 v0x7ff8d7ec5600_0, 0, 32;
    %load/vec4 v0x7ff8d7ec50f0_0;
    %store/vec4 v0x7ff8d7ec5560_0, 0, 8;
    %load/vec4 v0x7ff8d7ec54a0_0;
    %store/vec4 v0x7ff8d7ec5300_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff8d7ec5250_0, 0, 1;
    %fork TD_test.alu.fAdd0.UnpackFloat, S_0x7ff8d7ec4f40;
    %join;
    %load/vec4 v0x7ff8d7ec51b0_0;
    %store/vec4 v0x7ff8d7ec5850_0, 0, 32;
    %load/vec4 v0x7ff8d7ec50f0_0;
    %store/vec4 v0x7ff8d7ec5760_0, 0, 8;
T_42.3 ;
    %load/vec4 v0x7ff8d7ec5600_0;
    %store/vec4 v0x7ff8d7ec4ce0_0, 0, 32;
    %load/vec4 v0x7ff8d7ec5760_0;
    %pad/u 32;
    %load/vec4 v0x7ff8d7ec5560_0;
    %pad/u 32;
    %sub;
    %store/vec4 v0x7ff8d7ec4e50_0, 0, 32;
    %fork TD_test.alu.fAdd0.SignedShiftRight, S_0x7ff8d7ec49b0;
    %join;
    %load/vec4 v0x7ff8d7ec4da0_0;
    %store/vec4 v0x7ff8d7ec5ed0_0, 0, 32;
    %load/vec4 v0x7ff8d7ec5ed0_0;
    %load/vec4 v0x7ff8d7ec5850_0;
    %add;
    %store/vec4 v0x7ff8d7ec5ed0_0, 0, 32;
    %load/vec4 v0x7ff8d7ec5ed0_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_42.4, 4;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7ff8d7ec5e20_0, 0, 2;
    %load/vec4 v0x7ff8d7ec5ed0_0;
    %inv;
    %addi 1, 0, 32;
    %store/vec4 v0x7ff8d7ec5ed0_0, 0, 32;
    %jmp T_42.5;
T_42.4 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7ff8d7ec5e20_0, 0, 2;
T_42.5 ;
    %load/vec4 v0x7ff8d7ec5ed0_0;
    %store/vec4 v0x7ff8d7ec4460_0, 0, 32;
    %fork TD_test.alu.fAdd0.CLZ, S_0x7ff8d7ec41e0;
    %join;
    %load/vec4 v0x7ff8d7ec4510_0;
    %store/vec4 v0x7ff8d7ec59a0_0, 0, 32;
    %load/vec4 v0x7ff8d7ec5ed0_0;
    %store/vec4 v0x7ff8d7ec4840_0, 0, 32;
    %load/vec4 v0x7ff8d7ec59a0_0;
    %store/vec4 v0x7ff8d7ec4790_0, 0, 32;
    %fork TD_test.alu.fAdd0.NormalizeMantissa, S_0x7ff8d7ec45d0;
    %join;
    %load/vec4 v0x7ff8d7ec48f0_0;
    %store/vec4 v0x7ff8d7ec5cc0_0, 0, 32;
    %load/vec4 v0x7ff8d7ec5e20_0;
    %pad/u 1;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7ff8d7ec5d70_0, 4, 1;
    %load/vec4 v0x7ff8d7ec5760_0;
    %pad/u 32;
    %pushi/vec4 8, 0, 32;
    %load/vec4 v0x7ff8d7ec59a0_0;
    %sub;
    %add;
    %pad/u 8;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7ff8d7ec5d70_0, 4, 8;
    %load/vec4 v0x7ff8d7ec5cc0_0;
    %parti/s 23, 0, 2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7ff8d7ec5d70_0, 4, 23;
    %jmp T_42.1;
T_42.0 ;
    %pushi/vec4 2748, 0, 32;
    %assign/vec4 v0x7ff8d7ec5d70_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7ff8d7ec5a50_0, 0;
T_42.1 ;
    %jmp T_42;
    .thread T_42;
    .scope S_0x7ff8d7ec5ff0;
T_43 ;
    %wait E_0x7ff8d7ec41a0;
    %load/vec4 v0x7ff8d7ec7be0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_43.0, 4;
    %load/vec4 v0x7ff8d7ec7510_0;
    %parti/s 8, 23, 6;
    %load/vec4 v0x7ff8d7ec7720_0;
    %parti/s 8, 23, 6;
    %cmp/u;
    %jmp/0xz  T_43.2, 5;
    %load/vec4 v0x7ff8d7ec7510_0;
    %store/vec4 v0x7ff8d7ec7370_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff8d7ec72c0_0, 0, 1;
    %fork TD_test.alu.fAdd1.UnpackFloat, S_0x7ff8d7ec6fb0;
    %join;
    %load/vec4 v0x7ff8d7ec7220_0;
    %store/vec4 v0x7ff8d7ec7670_0, 0, 32;
    %load/vec4 v0x7ff8d7ec7160_0;
    %store/vec4 v0x7ff8d7ec75d0_0, 0, 8;
    %load/vec4 v0x7ff8d7ec7720_0;
    %store/vec4 v0x7ff8d7ec7370_0, 0, 32;
    %load/vec4 v0x7ff8d7ec7c70_0;
    %store/vec4 v0x7ff8d7ec72c0_0, 0, 1;
    %fork TD_test.alu.fAdd1.UnpackFloat, S_0x7ff8d7ec6fb0;
    %join;
    %load/vec4 v0x7ff8d7ec7220_0;
    %store/vec4 v0x7ff8d7ec78c0_0, 0, 32;
    %load/vec4 v0x7ff8d7ec7160_0;
    %store/vec4 v0x7ff8d7ec77d0_0, 0, 8;
    %jmp T_43.3;
T_43.2 ;
    %load/vec4 v0x7ff8d7ec7720_0;
    %store/vec4 v0x7ff8d7ec7370_0, 0, 32;
    %load/vec4 v0x7ff8d7ec7c70_0;
    %store/vec4 v0x7ff8d7ec72c0_0, 0, 1;
    %fork TD_test.alu.fAdd1.UnpackFloat, S_0x7ff8d7ec6fb0;
    %join;
    %load/vec4 v0x7ff8d7ec7220_0;
    %store/vec4 v0x7ff8d7ec7670_0, 0, 32;
    %load/vec4 v0x7ff8d7ec7160_0;
    %store/vec4 v0x7ff8d7ec75d0_0, 0, 8;
    %load/vec4 v0x7ff8d7ec7510_0;
    %store/vec4 v0x7ff8d7ec7370_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff8d7ec72c0_0, 0, 1;
    %fork TD_test.alu.fAdd1.UnpackFloat, S_0x7ff8d7ec6fb0;
    %join;
    %load/vec4 v0x7ff8d7ec7220_0;
    %store/vec4 v0x7ff8d7ec78c0_0, 0, 32;
    %load/vec4 v0x7ff8d7ec7160_0;
    %store/vec4 v0x7ff8d7ec77d0_0, 0, 8;
T_43.3 ;
    %load/vec4 v0x7ff8d7ec7670_0;
    %store/vec4 v0x7ff8d7ec6d50_0, 0, 32;
    %load/vec4 v0x7ff8d7ec77d0_0;
    %pad/u 32;
    %load/vec4 v0x7ff8d7ec75d0_0;
    %pad/u 32;
    %sub;
    %store/vec4 v0x7ff8d7ec6ec0_0, 0, 32;
    %fork TD_test.alu.fAdd1.SignedShiftRight, S_0x7ff8d7ec6a20;
    %join;
    %load/vec4 v0x7ff8d7ec6e10_0;
    %store/vec4 v0x7ff8d7ec7f00_0, 0, 32;
    %load/vec4 v0x7ff8d7ec7f00_0;
    %load/vec4 v0x7ff8d7ec78c0_0;
    %add;
    %store/vec4 v0x7ff8d7ec7f00_0, 0, 32;
    %load/vec4 v0x7ff8d7ec7f00_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_43.4, 4;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7ff8d7ec7e50_0, 0, 2;
    %load/vec4 v0x7ff8d7ec7f00_0;
    %inv;
    %addi 1, 0, 32;
    %store/vec4 v0x7ff8d7ec7f00_0, 0, 32;
    %jmp T_43.5;
T_43.4 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7ff8d7ec7e50_0, 0, 2;
T_43.5 ;
    %load/vec4 v0x7ff8d7ec7f00_0;
    %store/vec4 v0x7ff8d7ec64d0_0, 0, 32;
    %fork TD_test.alu.fAdd1.CLZ, S_0x7ff8d7ec6250;
    %join;
    %load/vec4 v0x7ff8d7ec6580_0;
    %store/vec4 v0x7ff8d7ec7a00_0, 0, 32;
    %load/vec4 v0x7ff8d7ec7f00_0;
    %store/vec4 v0x7ff8d7ec68b0_0, 0, 32;
    %load/vec4 v0x7ff8d7ec7a00_0;
    %store/vec4 v0x7ff8d7ec6800_0, 0, 32;
    %fork TD_test.alu.fAdd1.NormalizeMantissa, S_0x7ff8d7ec6640;
    %join;
    %load/vec4 v0x7ff8d7ec6960_0;
    %store/vec4 v0x7ff8d7ec7d00_0, 0, 32;
    %load/vec4 v0x7ff8d7ec7e50_0;
    %pad/u 1;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7ff8d7ec7da0_0, 4, 1;
    %load/vec4 v0x7ff8d7ec77d0_0;
    %pad/u 32;
    %pushi/vec4 8, 0, 32;
    %load/vec4 v0x7ff8d7ec7a00_0;
    %sub;
    %add;
    %pad/u 8;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7ff8d7ec7da0_0, 4, 8;
    %load/vec4 v0x7ff8d7ec7d00_0;
    %parti/s 23, 0, 2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7ff8d7ec7da0_0, 4, 23;
    %jmp T_43.1;
T_43.0 ;
    %pushi/vec4 2748, 0, 32;
    %assign/vec4 v0x7ff8d7ec7da0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7ff8d7ec7aa0_0, 0;
T_43.1 ;
    %jmp T_43;
    .thread T_43;
    .scope S_0x7ff8d7ec8060;
T_44 ;
    %wait E_0x7ff8d7ec41a0;
    %load/vec4 v0x7ff8d7ec9c70_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_44.0, 4;
    %load/vec4 v0x7ff8d7ec95a0_0;
    %parti/s 8, 23, 6;
    %load/vec4 v0x7ff8d7ec97b0_0;
    %parti/s 8, 23, 6;
    %cmp/u;
    %jmp/0xz  T_44.2, 5;
    %load/vec4 v0x7ff8d7ec95a0_0;
    %store/vec4 v0x7ff8d7ec9400_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff8d7ec9350_0, 0, 1;
    %fork TD_test.alu.fAdd2.UnpackFloat, S_0x7ff8d7ec9040;
    %join;
    %load/vec4 v0x7ff8d7ec92b0_0;
    %store/vec4 v0x7ff8d7ec9700_0, 0, 32;
    %load/vec4 v0x7ff8d7ec91f0_0;
    %store/vec4 v0x7ff8d7ec9660_0, 0, 8;
    %load/vec4 v0x7ff8d7ec97b0_0;
    %store/vec4 v0x7ff8d7ec9400_0, 0, 32;
    %load/vec4 v0x7ff8d7ec9d10_0;
    %store/vec4 v0x7ff8d7ec9350_0, 0, 1;
    %fork TD_test.alu.fAdd2.UnpackFloat, S_0x7ff8d7ec9040;
    %join;
    %load/vec4 v0x7ff8d7ec92b0_0;
    %store/vec4 v0x7ff8d7ec9950_0, 0, 32;
    %load/vec4 v0x7ff8d7ec91f0_0;
    %store/vec4 v0x7ff8d7ec9860_0, 0, 8;
    %jmp T_44.3;
T_44.2 ;
    %load/vec4 v0x7ff8d7ec97b0_0;
    %store/vec4 v0x7ff8d7ec9400_0, 0, 32;
    %load/vec4 v0x7ff8d7ec9d10_0;
    %store/vec4 v0x7ff8d7ec9350_0, 0, 1;
    %fork TD_test.alu.fAdd2.UnpackFloat, S_0x7ff8d7ec9040;
    %join;
    %load/vec4 v0x7ff8d7ec92b0_0;
    %store/vec4 v0x7ff8d7ec9700_0, 0, 32;
    %load/vec4 v0x7ff8d7ec91f0_0;
    %store/vec4 v0x7ff8d7ec9660_0, 0, 8;
    %load/vec4 v0x7ff8d7ec95a0_0;
    %store/vec4 v0x7ff8d7ec9400_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff8d7ec9350_0, 0, 1;
    %fork TD_test.alu.fAdd2.UnpackFloat, S_0x7ff8d7ec9040;
    %join;
    %load/vec4 v0x7ff8d7ec92b0_0;
    %store/vec4 v0x7ff8d7ec9950_0, 0, 32;
    %load/vec4 v0x7ff8d7ec91f0_0;
    %store/vec4 v0x7ff8d7ec9860_0, 0, 8;
T_44.3 ;
    %load/vec4 v0x7ff8d7ec9700_0;
    %store/vec4 v0x7ff8d7ec8de0_0, 0, 32;
    %load/vec4 v0x7ff8d7ec9860_0;
    %pad/u 32;
    %load/vec4 v0x7ff8d7ec9660_0;
    %pad/u 32;
    %sub;
    %store/vec4 v0x7ff8d7ec8f50_0, 0, 32;
    %fork TD_test.alu.fAdd2.SignedShiftRight, S_0x7ff8d7ec8ab0;
    %join;
    %load/vec4 v0x7ff8d7ec8ea0_0;
    %store/vec4 v0x7ff8d7ec9fd0_0, 0, 32;
    %load/vec4 v0x7ff8d7ec9fd0_0;
    %load/vec4 v0x7ff8d7ec9950_0;
    %add;
    %store/vec4 v0x7ff8d7ec9fd0_0, 0, 32;
    %load/vec4 v0x7ff8d7ec9fd0_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_44.4, 4;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7ff8d7ec9f20_0, 0, 2;
    %load/vec4 v0x7ff8d7ec9fd0_0;
    %inv;
    %addi 1, 0, 32;
    %store/vec4 v0x7ff8d7ec9fd0_0, 0, 32;
    %jmp T_44.5;
T_44.4 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7ff8d7ec9f20_0, 0, 2;
T_44.5 ;
    %load/vec4 v0x7ff8d7ec9fd0_0;
    %store/vec4 v0x7ff8d7ec8580_0, 0, 32;
    %fork TD_test.alu.fAdd2.CLZ, S_0x7ff8d7ec8300;
    %join;
    %load/vec4 v0x7ff8d7ec8620_0;
    %store/vec4 v0x7ff8d7ec9ad0_0, 0, 32;
    %load/vec4 v0x7ff8d7ec9fd0_0;
    %store/vec4 v0x7ff8d7ec8940_0, 0, 32;
    %load/vec4 v0x7ff8d7ec9ad0_0;
    %store/vec4 v0x7ff8d7ec8890_0, 0, 32;
    %fork TD_test.alu.fAdd2.NormalizeMantissa, S_0x7ff8d7ec86d0;
    %join;
    %load/vec4 v0x7ff8d7ec89f0_0;
    %store/vec4 v0x7ff8d7ec9dc0_0, 0, 32;
    %load/vec4 v0x7ff8d7ec9f20_0;
    %pad/u 1;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7ff8d7ec9e70_0, 4, 1;
    %load/vec4 v0x7ff8d7ec9860_0;
    %pad/u 32;
    %pushi/vec4 8, 0, 32;
    %load/vec4 v0x7ff8d7ec9ad0_0;
    %sub;
    %add;
    %pad/u 8;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7ff8d7ec9e70_0, 4, 8;
    %load/vec4 v0x7ff8d7ec9dc0_0;
    %parti/s 23, 0, 2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7ff8d7ec9e70_0, 4, 23;
    %jmp T_44.1;
T_44.0 ;
    %pushi/vec4 2748, 0, 32;
    %assign/vec4 v0x7ff8d7ec9e70_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7ff8d7ec9b60_0, 0;
T_44.1 ;
    %jmp T_44;
    .thread T_44;
    .scope S_0x7ff8d7eca130;
T_45 ;
    %wait E_0x7ff8d7ec41a0;
    %load/vec4 v0x7ff8d7ecbce0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_45.0, 4;
    %load/vec4 v0x7ff8d7ecb630_0;
    %parti/s 8, 23, 6;
    %load/vec4 v0x7ff8d7ecb840_0;
    %parti/s 8, 23, 6;
    %cmp/u;
    %jmp/0xz  T_45.2, 5;
    %load/vec4 v0x7ff8d7ecb630_0;
    %store/vec4 v0x7ff8d7ecb490_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff8d7ecb3e0_0, 0, 1;
    %fork TD_test.alu.fAdd3.UnpackFloat, S_0x7ff8d7ecb0d0;
    %join;
    %load/vec4 v0x7ff8d7ecb340_0;
    %store/vec4 v0x7ff8d7ecb790_0, 0, 32;
    %load/vec4 v0x7ff8d7ecb280_0;
    %store/vec4 v0x7ff8d7ecb6f0_0, 0, 8;
    %load/vec4 v0x7ff8d7ecb840_0;
    %store/vec4 v0x7ff8d7ecb490_0, 0, 32;
    %load/vec4 v0x7ff8d7ecbd80_0;
    %store/vec4 v0x7ff8d7ecb3e0_0, 0, 1;
    %fork TD_test.alu.fAdd3.UnpackFloat, S_0x7ff8d7ecb0d0;
    %join;
    %load/vec4 v0x7ff8d7ecb340_0;
    %store/vec4 v0x7ff8d7ecb9e0_0, 0, 32;
    %load/vec4 v0x7ff8d7ecb280_0;
    %store/vec4 v0x7ff8d7ecb8f0_0, 0, 8;
    %jmp T_45.3;
T_45.2 ;
    %load/vec4 v0x7ff8d7ecb840_0;
    %store/vec4 v0x7ff8d7ecb490_0, 0, 32;
    %load/vec4 v0x7ff8d7ecbd80_0;
    %store/vec4 v0x7ff8d7ecb3e0_0, 0, 1;
    %fork TD_test.alu.fAdd3.UnpackFloat, S_0x7ff8d7ecb0d0;
    %join;
    %load/vec4 v0x7ff8d7ecb340_0;
    %store/vec4 v0x7ff8d7ecb790_0, 0, 32;
    %load/vec4 v0x7ff8d7ecb280_0;
    %store/vec4 v0x7ff8d7ecb6f0_0, 0, 8;
    %load/vec4 v0x7ff8d7ecb630_0;
    %store/vec4 v0x7ff8d7ecb490_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff8d7ecb3e0_0, 0, 1;
    %fork TD_test.alu.fAdd3.UnpackFloat, S_0x7ff8d7ecb0d0;
    %join;
    %load/vec4 v0x7ff8d7ecb340_0;
    %store/vec4 v0x7ff8d7ecb9e0_0, 0, 32;
    %load/vec4 v0x7ff8d7ecb280_0;
    %store/vec4 v0x7ff8d7ecb8f0_0, 0, 8;
T_45.3 ;
    %load/vec4 v0x7ff8d7ecb790_0;
    %store/vec4 v0x7ff8d7ecae70_0, 0, 32;
    %load/vec4 v0x7ff8d7ecb8f0_0;
    %pad/u 32;
    %load/vec4 v0x7ff8d7ecb6f0_0;
    %pad/u 32;
    %sub;
    %store/vec4 v0x7ff8d7ecafe0_0, 0, 32;
    %fork TD_test.alu.fAdd3.SignedShiftRight, S_0x7ff8d7ecab40;
    %join;
    %load/vec4 v0x7ff8d7ecaf30_0;
    %store/vec4 v0x7ff8d7ecc040_0, 0, 32;
    %load/vec4 v0x7ff8d7ecc040_0;
    %load/vec4 v0x7ff8d7ecb9e0_0;
    %add;
    %store/vec4 v0x7ff8d7ecc040_0, 0, 32;
    %load/vec4 v0x7ff8d7ecc040_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_45.4, 4;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7ff8d7ecbf90_0, 0, 2;
    %load/vec4 v0x7ff8d7ecc040_0;
    %inv;
    %addi 1, 0, 32;
    %store/vec4 v0x7ff8d7ecc040_0, 0, 32;
    %jmp T_45.5;
T_45.4 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7ff8d7ecbf90_0, 0, 2;
T_45.5 ;
    %load/vec4 v0x7ff8d7ecc040_0;
    %store/vec4 v0x7ff8d7eca5f0_0, 0, 32;
    %fork TD_test.alu.fAdd3.CLZ, S_0x7ff8d7eca390;
    %join;
    %load/vec4 v0x7ff8d7eca6a0_0;
    %store/vec4 v0x7ff8d7ecbb20_0, 0, 32;
    %load/vec4 v0x7ff8d7ecc040_0;
    %store/vec4 v0x7ff8d7eca9d0_0, 0, 32;
    %load/vec4 v0x7ff8d7ecbb20_0;
    %store/vec4 v0x7ff8d7eca920_0, 0, 32;
    %fork TD_test.alu.fAdd3.NormalizeMantissa, S_0x7ff8d7eca760;
    %join;
    %load/vec4 v0x7ff8d7ecaa80_0;
    %store/vec4 v0x7ff8d7ecbe30_0, 0, 32;
    %load/vec4 v0x7ff8d7ecbf90_0;
    %pad/u 1;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7ff8d7ecbee0_0, 4, 1;
    %load/vec4 v0x7ff8d7ecb8f0_0;
    %pad/u 32;
    %pushi/vec4 8, 0, 32;
    %load/vec4 v0x7ff8d7ecbb20_0;
    %sub;
    %add;
    %pad/u 8;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7ff8d7ecbee0_0, 4, 8;
    %load/vec4 v0x7ff8d7ecbe30_0;
    %parti/s 23, 0, 2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7ff8d7ecbee0_0, 4, 23;
    %jmp T_45.1;
T_45.0 ;
    %pushi/vec4 2748, 0, 32;
    %assign/vec4 v0x7ff8d7ecbee0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7ff8d7ecbbd0_0, 0;
T_45.1 ;
    %jmp T_45;
    .thread T_45;
    .scope S_0x7ff8d7ed66a0;
T_46 ;
    %wait E_0x7ff8d7ec41a0;
    %load/vec4 v0x7ff8d7ed8210_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_46.0, 4;
    %load/vec4 v0x7ff8d7ed7b40_0;
    %parti/s 8, 23, 6;
    %load/vec4 v0x7ff8d7ed7d90_0;
    %parti/s 8, 23, 6;
    %cmp/u;
    %jmp/0xz  T_46.2, 5;
    %load/vec4 v0x7ff8d7ed7b40_0;
    %store/vec4 v0x7ff8d7ed79a0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff8d7ed78f0_0, 0, 1;
    %fork TD_test.alu.fSub.UnpackFloat, S_0x7ff8d7ed75e0;
    %join;
    %load/vec4 v0x7ff8d7ed7850_0;
    %store/vec4 v0x7ff8d7ed7d00_0, 0, 32;
    %load/vec4 v0x7ff8d7ed7790_0;
    %store/vec4 v0x7ff8d7ed7c70_0, 0, 8;
    %load/vec4 v0x7ff8d7ed7d90_0;
    %store/vec4 v0x7ff8d7ed79a0_0, 0, 32;
    %load/vec4 v0x7ff8d7ed82b0_0;
    %store/vec4 v0x7ff8d7ed78f0_0, 0, 1;
    %fork TD_test.alu.fSub.UnpackFloat, S_0x7ff8d7ed75e0;
    %join;
    %load/vec4 v0x7ff8d7ed7850_0;
    %store/vec4 v0x7ff8d7ed7f10_0, 0, 32;
    %load/vec4 v0x7ff8d7ed7790_0;
    %store/vec4 v0x7ff8d7ed7e20_0, 0, 8;
    %jmp T_46.3;
T_46.2 ;
    %load/vec4 v0x7ff8d7ed7d90_0;
    %store/vec4 v0x7ff8d7ed79a0_0, 0, 32;
    %load/vec4 v0x7ff8d7ed82b0_0;
    %store/vec4 v0x7ff8d7ed78f0_0, 0, 1;
    %fork TD_test.alu.fSub.UnpackFloat, S_0x7ff8d7ed75e0;
    %join;
    %load/vec4 v0x7ff8d7ed7850_0;
    %store/vec4 v0x7ff8d7ed7d00_0, 0, 32;
    %load/vec4 v0x7ff8d7ed7790_0;
    %store/vec4 v0x7ff8d7ed7c70_0, 0, 8;
    %load/vec4 v0x7ff8d7ed7b40_0;
    %store/vec4 v0x7ff8d7ed79a0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff8d7ed78f0_0, 0, 1;
    %fork TD_test.alu.fSub.UnpackFloat, S_0x7ff8d7ed75e0;
    %join;
    %load/vec4 v0x7ff8d7ed7850_0;
    %store/vec4 v0x7ff8d7ed7f10_0, 0, 32;
    %load/vec4 v0x7ff8d7ed7790_0;
    %store/vec4 v0x7ff8d7ed7e20_0, 0, 8;
T_46.3 ;
    %load/vec4 v0x7ff8d7ed7d00_0;
    %store/vec4 v0x7ff8d7ed7380_0, 0, 32;
    %load/vec4 v0x7ff8d7ed7e20_0;
    %pad/u 32;
    %load/vec4 v0x7ff8d7ed7c70_0;
    %pad/u 32;
    %sub;
    %store/vec4 v0x7ff8d7ed74f0_0, 0, 32;
    %fork TD_test.alu.fSub.SignedShiftRight, S_0x7ff8d7ed7050;
    %join;
    %load/vec4 v0x7ff8d7ed7440_0;
    %store/vec4 v0x7ff8d7ed8570_0, 0, 32;
    %load/vec4 v0x7ff8d7ed8570_0;
    %load/vec4 v0x7ff8d7ed7f10_0;
    %add;
    %store/vec4 v0x7ff8d7ed8570_0, 0, 32;
    %load/vec4 v0x7ff8d7ed8570_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_46.4, 4;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7ff8d7ed84c0_0, 0, 2;
    %load/vec4 v0x7ff8d7ed8570_0;
    %inv;
    %addi 1, 0, 32;
    %store/vec4 v0x7ff8d7ed8570_0, 0, 32;
    %jmp T_46.5;
T_46.4 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7ff8d7ed84c0_0, 0, 2;
T_46.5 ;
    %load/vec4 v0x7ff8d7ed8570_0;
    %store/vec4 v0x7ff8d7ed6b00_0, 0, 32;
    %fork TD_test.alu.fSub.CLZ, S_0x7ff8d7ed68b0;
    %join;
    %load/vec4 v0x7ff8d7ed6bb0_0;
    %store/vec4 v0x7ff8d7ed8050_0, 0, 32;
    %load/vec4 v0x7ff8d7ed8570_0;
    %store/vec4 v0x7ff8d7ed6ee0_0, 0, 32;
    %load/vec4 v0x7ff8d7ed8050_0;
    %store/vec4 v0x7ff8d7ed6e30_0, 0, 32;
    %fork TD_test.alu.fSub.NormalizeMantissa, S_0x7ff8d7ed6c70;
    %join;
    %load/vec4 v0x7ff8d7ed6f90_0;
    %store/vec4 v0x7ff8d7ed8360_0, 0, 32;
    %load/vec4 v0x7ff8d7ed84c0_0;
    %pad/u 1;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7ff8d7ed8410_0, 4, 1;
    %load/vec4 v0x7ff8d7ed7e20_0;
    %pad/u 32;
    %pushi/vec4 8, 0, 32;
    %load/vec4 v0x7ff8d7ed8050_0;
    %sub;
    %add;
    %pad/u 8;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7ff8d7ed8410_0, 4, 8;
    %load/vec4 v0x7ff8d7ed8360_0;
    %parti/s 23, 0, 2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7ff8d7ed8410_0, 4, 23;
    %jmp T_46.1;
T_46.0 ;
    %pushi/vec4 2748, 0, 32;
    %assign/vec4 v0x7ff8d7ed8410_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7ff8d7ed8100_0, 0;
T_46.1 ;
    %jmp T_46;
    .thread T_46;
    .scope S_0x7ff8d7ecdfb0;
T_47 ;
    %wait E_0x7ff8d7ecda00;
    %load/vec4 v0x7ff8d7ecf8e0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_47.0, 4;
    %load/vec4 v0x7ff8d7ecf610_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_47.2, 4;
    %load/vec4 v0x7ff8d7ecf610_0;
    %inv;
    %addi 1, 0, 32;
    %store/vec4 v0x7ff8d7ecf4b0_0, 0, 32;
    %jmp T_47.3;
T_47.2 ;
    %load/vec4 v0x7ff8d7ecf610_0;
    %store/vec4 v0x7ff8d7ecf4b0_0, 0, 32;
T_47.3 ;
    %load/vec4 v0x7ff8d7ecf4b0_0;
    %store/vec4 v0x7ff8d7ecf840_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7ff8d7ecf570_0, 4, 32;
    %load/vec4 v0x7ff8d7ecf4b0_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7ff8d7ecf570_0, 4, 32;
    %load/vec4 v0x7ff8d7ecf570_0;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x7ff8d7ecf570_0, 0, 64;
    %load/vec4 v0x7ff8d7ecf4b0_0;
    %store/vec4 v0x7ff8d7ece470_0, 0, 32;
    %fork TD_test.alu.fConv.CLZ, S_0x7ff8d7ece1f0;
    %join;
    %load/vec4 v0x7ff8d7ece520_0;
    %store/vec4 v0x7ff8d7ecf770_0, 0, 32;
    %load/vec4 v0x7ff8d7ecf770_0;
    %addi 9, 0, 32;
    %store/vec4 v0x7ff8d7ecf770_0, 0, 32;
    %load/vec4 v0x7ff8d7ecf570_0;
    %pushi/vec4 40, 0, 32;
    %load/vec4 v0x7ff8d7ecf770_0;
    %sub;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x7ff8d7ecf570_0, 0, 64;
    %load/vec4 v0x7ff8d7ecf610_0;
    %parti/s 1, 31, 6;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7ff8d7ecf990_0, 4, 1;
    %pushi/vec4 127, 0, 32;
    %pushi/vec4 40, 0, 32;
    %load/vec4 v0x7ff8d7ecf770_0;
    %sub;
    %add;
    %pad/u 8;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7ff8d7ecf990_0, 4, 8;
    %load/vec4 v0x7ff8d7ecf570_0;
    %parti/s 23, 0, 2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7ff8d7ecf990_0, 4, 23;
    %jmp T_47.1;
T_47.0 ;
    %pushi/vec4 2748, 0, 32;
    %store/vec4 v0x7ff8d7ecf990_0, 0, 32;
T_47.1 ;
    %jmp T_47;
    .thread T_47;
    .scope S_0x7ff8d7ed1c40;
T_48 ;
    %wait E_0x7ff8d7ed1390;
    %load/vec4 v0x7ff8d7ed3940_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_48.0, 4;
    %load/vec4 v0x7ff8d7ed3150_0;
    %store/vec4 v0x7ff8d7ed2fb0_0, 0, 32;
    %load/vec4 v0x7ff8d7ed3150_0;
    %parti/s 1, 31, 6;
    %store/vec4 v0x7ff8d7ed2f00_0, 0, 1;
    %fork TD_test.alu.fMul.UnpackFloat, S_0x7ff8d7ed2bf0;
    %join;
    %load/vec4 v0x7ff8d7ed2e60_0;
    %store/vec4 v0x7ff8d7ed32a0_0, 0, 32;
    %load/vec4 v0x7ff8d7ed2da0_0;
    %store/vec4 v0x7ff8d7ed3200_0, 0, 8;
    %load/vec4 v0x7ff8d7ed34f0_0;
    %store/vec4 v0x7ff8d7ed2fb0_0, 0, 32;
    %load/vec4 v0x7ff8d7ed34f0_0;
    %parti/s 1, 31, 6;
    %store/vec4 v0x7ff8d7ed2f00_0, 0, 1;
    %fork TD_test.alu.fMul.UnpackFloat, S_0x7ff8d7ed2bf0;
    %join;
    %load/vec4 v0x7ff8d7ed2e60_0;
    %store/vec4 v0x7ff8d7ed3630_0, 0, 32;
    %load/vec4 v0x7ff8d7ed2da0_0;
    %store/vec4 v0x7ff8d7ed3590_0, 0, 8;
    %load/vec4 v0x7ff8d7ed32a0_0;
    %pad/u 64;
    %load/vec4 v0x7ff8d7ed3630_0;
    %pad/u 64;
    %mul;
    %store/vec4 v0x7ff8d7ed3bf0_0, 0, 64;
    %load/vec4 v0x7ff8d7ed3bf0_0;
    %parti/s 32, 23, 6;
    %store/vec4 v0x7ff8d7ed3400_0, 0, 32;
    %load/vec4 v0x7ff8d7ed3150_0;
    %parti/s 1, 31, 6;
    %pad/u 2;
    %load/vec4 v0x7ff8d7ed34f0_0;
    %parti/s 1, 31, 6;
    %pad/u 2;
    %xor;
    %store/vec4 v0x7ff8d7ed3a90_0, 0, 2;
    %load/vec4 v0x7ff8d7ed3400_0;
    %store/vec4 v0x7ff8d7ed2110_0, 0, 32;
    %fork TD_test.alu.fMul.CLZ, S_0x7ff8d7ed1e90;
    %join;
    %load/vec4 v0x7ff8d7ed21c0_0;
    %store/vec4 v0x7ff8d7ed37f0_0, 0, 32;
    %load/vec4 v0x7ff8d7ed3400_0;
    %store/vec4 v0x7ff8d7ed24f0_0, 0, 32;
    %load/vec4 v0x7ff8d7ed37f0_0;
    %store/vec4 v0x7ff8d7ed2440_0, 0, 32;
    %fork TD_test.alu.fMul.NormalizeMantissa, S_0x7ff8d7ed2280;
    %join;
    %load/vec4 v0x7ff8d7ed25a0_0;
    %store/vec4 v0x7ff8d7ed3350_0, 0, 32;
    %load/vec4 v0x7ff8d7ed3200_0;
    %pad/u 32;
    %load/vec4 v0x7ff8d7ed3590_0;
    %pad/u 32;
    %add;
    %pushi/vec4 8, 0, 32;
    %load/vec4 v0x7ff8d7ed37f0_0;
    %sub;
    %add;
    %subi 127, 0, 32;
    %pad/u 16;
    %store/vec4 v0x7ff8d7ed3b40_0, 0, 16;
    %load/vec4 v0x7ff8d7ed3b40_0;
    %pad/u 32;
    %store/vec4 v0x7ff8d7ed38a0_0, 0, 32;
    %load/vec4 v0x7ff8d7ed3a90_0;
    %pad/u 1;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7ff8d7ed39e0_0, 4, 1;
    %load/vec4 v0x7ff8d7ed3b40_0;
    %parti/s 8, 0, 2;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7ff8d7ed39e0_0, 4, 8;
    %load/vec4 v0x7ff8d7ed3350_0;
    %parti/s 23, 0, 2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7ff8d7ed39e0_0, 4, 23;
    %jmp T_48.1;
T_48.0 ;
    %pushi/vec4 3567, 0, 32;
    %store/vec4 v0x7ff8d7ed39e0_0, 0, 32;
T_48.1 ;
    %jmp T_48;
    .thread T_48;
    .scope S_0x7ff8d7ed3d30;
T_49 ;
    %wait E_0x7ff8d7ecc310;
    %load/vec4 v0x7ff8d7ed6240_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_49.0, 4;
    %load/vec4 v0x7ff8d7ed5270_0;
    %store/vec4 v0x7ff8d7ed50d0_0, 0, 32;
    %load/vec4 v0x7ff8d7ed5270_0;
    %parti/s 1, 31, 6;
    %store/vec4 v0x7ff8d7ed5020_0, 0, 1;
    %fork TD_test.alu.fMulAdd.UnpackFloat, S_0x7ff8d7ed4d10;
    %join;
    %load/vec4 v0x7ff8d7ed4f80_0;
    %store/vec4 v0x7ff8d7ed53c0_0, 0, 32;
    %load/vec4 v0x7ff8d7ed4ec0_0;
    %store/vec4 v0x7ff8d7ed5320_0, 0, 8;
    %load/vec4 v0x7ff8d7ed59e0_0;
    %store/vec4 v0x7ff8d7ed50d0_0, 0, 32;
    %load/vec4 v0x7ff8d7ed59e0_0;
    %parti/s 1, 31, 6;
    %store/vec4 v0x7ff8d7ed5020_0, 0, 1;
    %fork TD_test.alu.fMulAdd.UnpackFloat, S_0x7ff8d7ed4d10;
    %join;
    %load/vec4 v0x7ff8d7ed4f80_0;
    %store/vec4 v0x7ff8d7ed5b90_0, 0, 32;
    %load/vec4 v0x7ff8d7ed4ec0_0;
    %store/vec4 v0x7ff8d7ed5b00_0, 0, 8;
    %load/vec4 v0x7ff8d7ed53c0_0;
    %pad/u 64;
    %load/vec4 v0x7ff8d7ed5b90_0;
    %pad/u 64;
    %mul;
    %store/vec4 v0x7ff8d7ed6480_0, 0, 64;
    %load/vec4 v0x7ff8d7ed6480_0;
    %parti/s 32, 23, 6;
    %store/vec4 v0x7ff8d7ed5610_0, 0, 32;
    %load/vec4 v0x7ff8d7ed5610_0;
    %store/vec4 v0x7ff8d7ed4230_0, 0, 32;
    %fork TD_test.alu.fMulAdd.CLZ, S_0x7ff8d7ed3fb0;
    %join;
    %load/vec4 v0x7ff8d7ed42e0_0;
    %store/vec4 v0x7ff8d7ed5470_0, 0, 32;
    %load/vec4 v0x7ff8d7ed5610_0;
    %store/vec4 v0x7ff8d7ed4610_0, 0, 32;
    %load/vec4 v0x7ff8d7ed5470_0;
    %store/vec4 v0x7ff8d7ed4560_0, 0, 32;
    %fork TD_test.alu.fMulAdd.NormalizeMantissa, S_0x7ff8d7ed43a0;
    %join;
    %load/vec4 v0x7ff8d7ed46c0_0;
    %store/vec4 v0x7ff8d7ed56c0_0, 0, 32;
    %load/vec4 v0x7ff8d7ed5320_0;
    %pad/u 32;
    %load/vec4 v0x7ff8d7ed5b00_0;
    %pad/u 32;
    %add;
    %pushi/vec4 8, 0, 32;
    %load/vec4 v0x7ff8d7ed5470_0;
    %sub;
    %add;
    %subi 127, 0, 32;
    %pad/u 16;
    %store/vec4 v0x7ff8d7ed5520_0, 0, 16;
    %load/vec4 v0x7ff8d7ed5270_0;
    %parti/s 1, 31, 6;
    %pad/u 2;
    %load/vec4 v0x7ff8d7ed59e0_0;
    %parti/s 1, 31, 6;
    %pad/u 2;
    %xor;
    %store/vec4 v0x7ff8d7ed5770_0, 0, 2;
    %load/vec4 v0x7ff8d7ed5770_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_49.2, 4;
    %load/vec4 v0x7ff8d7ed56c0_0;
    %inv;
    %addi 1, 0, 32;
    %store/vec4 v0x7ff8d7ed56c0_0, 0, 32;
T_49.2 ;
    %load/vec4 v0x7ff8d7ed5520_0;
    %load/vec4 v0x7ff8d7ed5d80_0;
    %parti/s 8, 23, 6;
    %pad/u 16;
    %cmp/u;
    %jmp/0xz  T_49.4, 5;
    %load/vec4 v0x7ff8d7ed5520_0;
    %pad/u 8;
    %store/vec4 v0x7ff8d7ed5820_0, 0, 8;
    %load/vec4 v0x7ff8d7ed56c0_0;
    %store/vec4 v0x7ff8d7ed5930_0, 0, 32;
    %load/vec4 v0x7ff8d7ed5d80_0;
    %store/vec4 v0x7ff8d7ed50d0_0, 0, 32;
    %load/vec4 v0x7ff8d7ed5d80_0;
    %parti/s 1, 31, 6;
    %store/vec4 v0x7ff8d7ed5020_0, 0, 1;
    %fork TD_test.alu.fMulAdd.UnpackFloat, S_0x7ff8d7ed4d10;
    %join;
    %load/vec4 v0x7ff8d7ed4f80_0;
    %store/vec4 v0x7ff8d7ed5cd0_0, 0, 32;
    %load/vec4 v0x7ff8d7ed4ec0_0;
    %store/vec4 v0x7ff8d7ed5c20_0, 0, 8;
    %jmp T_49.5;
T_49.4 ;
    %load/vec4 v0x7ff8d7ed5520_0;
    %pad/u 8;
    %store/vec4 v0x7ff8d7ed5c20_0, 0, 8;
    %load/vec4 v0x7ff8d7ed56c0_0;
    %store/vec4 v0x7ff8d7ed5cd0_0, 0, 32;
    %load/vec4 v0x7ff8d7ed5d80_0;
    %store/vec4 v0x7ff8d7ed50d0_0, 0, 32;
    %load/vec4 v0x7ff8d7ed5d80_0;
    %parti/s 1, 31, 6;
    %store/vec4 v0x7ff8d7ed5020_0, 0, 1;
    %fork TD_test.alu.fMulAdd.UnpackFloat, S_0x7ff8d7ed4d10;
    %join;
    %load/vec4 v0x7ff8d7ed4f80_0;
    %store/vec4 v0x7ff8d7ed5930_0, 0, 32;
    %load/vec4 v0x7ff8d7ed4ec0_0;
    %store/vec4 v0x7ff8d7ed5820_0, 0, 8;
T_49.5 ;
    %load/vec4 v0x7ff8d7ed5930_0;
    %store/vec4 v0x7ff8d7ed4ab0_0, 0, 32;
    %load/vec4 v0x7ff8d7ed5c20_0;
    %pad/u 32;
    %load/vec4 v0x7ff8d7ed5820_0;
    %pad/u 32;
    %sub;
    %store/vec4 v0x7ff8d7ed4c20_0, 0, 32;
    %fork TD_test.alu.fMulAdd.SignedShiftRight, S_0x7ff8d7ed4780;
    %join;
    %load/vec4 v0x7ff8d7ed4b70_0;
    %store/vec4 v0x7ff8d7ed6360_0, 0, 32;
    %load/vec4 v0x7ff8d7ed6360_0;
    %load/vec4 v0x7ff8d7ed5cd0_0;
    %add;
    %store/vec4 v0x7ff8d7ed6360_0, 0, 32;
    %load/vec4 v0x7ff8d7ed6360_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_49.6, 4;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7ff8d7ed63f0_0, 0, 2;
    %load/vec4 v0x7ff8d7ed6360_0;
    %inv;
    %addi 1, 0, 32;
    %store/vec4 v0x7ff8d7ed6360_0, 0, 32;
    %jmp T_49.7;
T_49.6 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7ff8d7ed63f0_0, 0, 2;
T_49.7 ;
    %load/vec4 v0x7ff8d7ed6360_0;
    %store/vec4 v0x7ff8d7ed4230_0, 0, 32;
    %fork TD_test.alu.fMulAdd.CLZ, S_0x7ff8d7ed3fb0;
    %join;
    %load/vec4 v0x7ff8d7ed42e0_0;
    %store/vec4 v0x7ff8d7ed62d0_0, 0, 32;
    %load/vec4 v0x7ff8d7ed6360_0;
    %store/vec4 v0x7ff8d7ed4610_0, 0, 32;
    %load/vec4 v0x7ff8d7ed62d0_0;
    %store/vec4 v0x7ff8d7ed4560_0, 0, 32;
    %fork TD_test.alu.fMulAdd.NormalizeMantissa, S_0x7ff8d7ed43a0;
    %join;
    %load/vec4 v0x7ff8d7ed46c0_0;
    %store/vec4 v0x7ff8d7ed6510_0, 0, 32;
    %load/vec4 v0x7ff8d7ed63f0_0;
    %pad/u 1;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7ff8d7ed65a0_0, 4, 1;
    %load/vec4 v0x7ff8d7ed5c20_0;
    %pad/u 32;
    %pushi/vec4 8, 0, 32;
    %load/vec4 v0x7ff8d7ed62d0_0;
    %sub;
    %add;
    %pad/u 8;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7ff8d7ed65a0_0, 4, 8;
    %load/vec4 v0x7ff8d7ed6510_0;
    %parti/s 23, 0, 2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7ff8d7ed65a0_0, 4, 23;
    %jmp T_49.1;
T_49.0 ;
    %pushi/vec4 14610723, 0, 32;
    %store/vec4 v0x7ff8d7ed65a0_0, 0, 32;
T_49.1 ;
    %jmp T_49;
    .thread T_49;
    .scope S_0x7ff8d7ecc160;
T_50 ;
    %wait E_0x7ff8d7ecc3d0;
    %load/vec4 v0x7ff8d7ecdd20_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_50.0, 4;
    %load/vec4 v0x7ff8d7ecd6a0_0;
    %parti/s 8, 23, 6;
    %load/vec4 v0x7ff8d7ecd8b0_0;
    %parti/s 8, 23, 6;
    %cmp/u;
    %jmp/0xz  T_50.2, 5;
    %load/vec4 v0x7ff8d7ecd6a0_0;
    %store/vec4 v0x7ff8d7ecd500_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff8d7ecd450_0, 0, 1;
    %fork TD_test.alu.fComp.UnpackFloat, S_0x7ff8d7ecd140;
    %join;
    %load/vec4 v0x7ff8d7ecd3b0_0;
    %store/vec4 v0x7ff8d7ecd800_0, 0, 32;
    %load/vec4 v0x7ff8d7ecd2f0_0;
    %store/vec4 v0x7ff8d7ecd760_0, 0, 8;
    %load/vec4 v0x7ff8d7ecd8b0_0;
    %store/vec4 v0x7ff8d7ecd500_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ff8d7ecd450_0, 0, 1;
    %fork TD_test.alu.fComp.UnpackFloat, S_0x7ff8d7ecd140;
    %join;
    %load/vec4 v0x7ff8d7ecd3b0_0;
    %store/vec4 v0x7ff8d7ecda50_0, 0, 32;
    %load/vec4 v0x7ff8d7ecd2f0_0;
    %store/vec4 v0x7ff8d7ecd970_0, 0, 8;
    %jmp T_50.3;
T_50.2 ;
    %load/vec4 v0x7ff8d7ecd8b0_0;
    %store/vec4 v0x7ff8d7ecd500_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ff8d7ecd450_0, 0, 1;
    %fork TD_test.alu.fComp.UnpackFloat, S_0x7ff8d7ecd140;
    %join;
    %load/vec4 v0x7ff8d7ecd3b0_0;
    %store/vec4 v0x7ff8d7ecd800_0, 0, 32;
    %load/vec4 v0x7ff8d7ecd2f0_0;
    %store/vec4 v0x7ff8d7ecd760_0, 0, 8;
    %load/vec4 v0x7ff8d7ecd6a0_0;
    %store/vec4 v0x7ff8d7ecd500_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff8d7ecd450_0, 0, 1;
    %fork TD_test.alu.fComp.UnpackFloat, S_0x7ff8d7ecd140;
    %join;
    %load/vec4 v0x7ff8d7ecd3b0_0;
    %store/vec4 v0x7ff8d7ecda50_0, 0, 32;
    %load/vec4 v0x7ff8d7ecd2f0_0;
    %store/vec4 v0x7ff8d7ecd970_0, 0, 8;
T_50.3 ;
    %load/vec4 v0x7ff8d7ecd800_0;
    %store/vec4 v0x7ff8d7eccee0_0, 0, 32;
    %load/vec4 v0x7ff8d7ecd970_0;
    %pad/u 32;
    %load/vec4 v0x7ff8d7ecd760_0;
    %pad/u 32;
    %sub;
    %store/vec4 v0x7ff8d7ecd050_0, 0, 32;
    %fork TD_test.alu.fComp.SignedShiftRight, S_0x7ff8d7eccbb0;
    %join;
    %load/vec4 v0x7ff8d7eccfa0_0;
    %store/vec4 v0x7ff8d7ecdec0_0, 0, 32;
    %load/vec4 v0x7ff8d7ecdec0_0;
    %load/vec4 v0x7ff8d7ecda50_0;
    %add;
    %store/vec4 v0x7ff8d7ecdec0_0, 0, 32;
    %load/vec4 v0x7ff8d7ecdec0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_50.4, 4;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7ff8d7ecde30_0, 0, 2;
    %jmp T_50.5;
T_50.4 ;
    %load/vec4 v0x7ff8d7ecdec0_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_50.6, 4;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x7ff8d7ecde30_0, 0, 2;
    %jmp T_50.7;
T_50.6 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7ff8d7ecde30_0, 0, 2;
T_50.7 ;
T_50.5 ;
T_50.0 ;
    %jmp T_50;
    .thread T_50;
    .scope S_0x7ff8d7ecfac0;
T_51 ;
    %wait E_0x7ff8d7ecfd80;
    %load/vec4 v0x7ff8d7ed1850_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_51.0, 4;
    %load/vec4 v0x7ff8d7ed1030_0;
    %store/vec4 v0x7ff8d7ed0e90_0, 0, 32;
    %load/vec4 v0x7ff8d7ed1030_0;
    %parti/s 1, 31, 6;
    %store/vec4 v0x7ff8d7ed0de0_0, 0, 1;
    %fork TD_test.alu.fDiv.UnpackFloat, S_0x7ff8d7ed0ad0;
    %join;
    %load/vec4 v0x7ff8d7ed0d40_0;
    %store/vec4 v0x7ff8d7ed11b0_0, 0, 32;
    %load/vec4 v0x7ff8d7ed0c80_0;
    %store/vec4 v0x7ff8d7ed1120_0, 0, 8;
    %load/vec4 v0x7ff8d7ed13f0_0;
    %store/vec4 v0x7ff8d7ed0e90_0, 0, 32;
    %load/vec4 v0x7ff8d7ed13f0_0;
    %parti/s 1, 31, 6;
    %store/vec4 v0x7ff8d7ed0de0_0, 0, 1;
    %fork TD_test.alu.fDiv.UnpackFloat, S_0x7ff8d7ed0ad0;
    %join;
    %load/vec4 v0x7ff8d7ed0d40_0;
    %store/vec4 v0x7ff8d7ed1560_0, 0, 32;
    %load/vec4 v0x7ff8d7ed0c80_0;
    %store/vec4 v0x7ff8d7ed14d0_0, 0, 8;
    %load/vec4 v0x7ff8d7ed11b0_0;
    %pad/u 64;
    %store/vec4 v0x7ff8d7ed1b00_0, 0, 64;
    %load/vec4 v0x7ff8d7ed1b00_0;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x7ff8d7ed1b00_0, 0, 64;
    %load/vec4 v0x7ff8d7ed1b00_0;
    %load/vec4 v0x7ff8d7ed1560_0;
    %pad/u 64;
    %div;
    %pad/u 32;
    %store/vec4 v0x7ff8d7ed1300_0, 0, 32;
    %load/vec4 v0x7ff8d7ed1030_0;
    %parti/s 1, 31, 6;
    %pad/u 2;
    %load/vec4 v0x7ff8d7ed13f0_0;
    %parti/s 1, 31, 6;
    %pad/u 2;
    %xor;
    %store/vec4 v0x7ff8d7ed19a0_0, 0, 2;
    %load/vec4 v0x7ff8d7ed1300_0;
    %store/vec4 v0x7ff8d7ed0030_0, 0, 32;
    %fork TD_test.alu.fDiv.CLZ, S_0x7ff8d7ecfdb0;
    %join;
    %load/vec4 v0x7ff8d7ed00d0_0;
    %store/vec4 v0x7ff8d7ed1720_0, 0, 32;
    %load/vec4 v0x7ff8d7ed1300_0;
    %store/vec4 v0x7ff8d7ed03d0_0, 0, 32;
    %load/vec4 v0x7ff8d7ed1720_0;
    %store/vec4 v0x7ff8d7ed0320_0, 0, 32;
    %fork TD_test.alu.fDiv.NormalizeMantissa, S_0x7ff8d7ed0160;
    %join;
    %load/vec4 v0x7ff8d7ed0480_0;
    %store/vec4 v0x7ff8d7ed1250_0, 0, 32;
    %load/vec4 v0x7ff8d7ed1120_0;
    %pad/u 32;
    %load/vec4 v0x7ff8d7ed14d0_0;
    %pad/u 32;
    %sub;
    %pushi/vec4 8, 0, 32;
    %load/vec4 v0x7ff8d7ed1720_0;
    %sub;
    %add;
    %addi 127, 0, 32;
    %pad/u 16;
    %store/vec4 v0x7ff8d7ed1a50_0, 0, 16;
    %load/vec4 v0x7ff8d7ed1a50_0;
    %pad/u 32;
    %store/vec4 v0x7ff8d7ed17b0_0, 0, 32;
    %load/vec4 v0x7ff8d7ed19a0_0;
    %pad/u 1;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7ff8d7ed18f0_0, 4, 1;
    %load/vec4 v0x7ff8d7ed1a50_0;
    %parti/s 8, 0, 2;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7ff8d7ed18f0_0, 4, 8;
    %load/vec4 v0x7ff8d7ed1250_0;
    %parti/s 23, 0, 2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7ff8d7ed18f0_0, 4, 23;
T_51.0 ;
    %jmp T_51;
    .thread T_51;
    .scope S_0x7ff8d7e306d0;
T_52 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7ff8d7ed9390_0, 0, 8;
    %end;
    .thread T_52;
    .scope S_0x7ff8d7e306d0;
T_53 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7ff8d7ed87d0_0, 0, 32;
    %end;
    .thread T_53;
    .scope S_0x7ff8d7e306d0;
T_54 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff8d7ed9150_0, 0, 1;
    %end;
    .thread T_54;
    .scope S_0x7ff8d7e306d0;
T_55 ;
    %wait E_0x7ff8d7e00600;
    %load/vec4 v0x7ff8d7eda420_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_55.0, 4;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7ff8d7ed9390_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff8d7ed9150_0, 0;
    %jmp T_55.1;
T_55.0 ;
    %load/vec4 v0x7ff8d7ed9390_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_55.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_55.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_55.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_55.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_55.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 8;
    %cmp/u;
    %jmp/1 T_55.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 8;
    %cmp/u;
    %jmp/1 T_55.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 8;
    %cmp/u;
    %jmp/1 T_55.9, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 8;
    %cmp/u;
    %jmp/1 T_55.10, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 8;
    %cmp/u;
    %jmp/1 T_55.11, 6;
    %jmp T_55.13;
T_55.2 ;
    %load/vec4 v0x7ff8d7ed9150_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_55.14, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7ff8d7ed8860_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7ff8d7ed8910_0, 0;
    %pushi/vec4 1, 0, 9;
    %assign/vec4 v0x7ff8d7ed8a00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff8d7eda880_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff8d7eda5e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff8d7ed9d30_0, 0;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v0x7ff8d7ed94f0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7ff8d7ed9440_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x7ff8d7ed8f80_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7ff8d7ed91e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff8d7ed8730_0, 0;
    %pushi/vec4 3, 0, 8;
    %assign/vec4 v0x7ff8d7ed99c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ff8d7eda390, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ff8d7eda390, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ff8d7eda390, 0, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7ff8d7ed9150_0, 0;
    %jmp T_55.15;
T_55.14 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7ff8d7ed9d30_0, 0;
    %load/vec4 v0x7ff8d7ed91e0_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7ff8d7eda390, 4;
    %add;
    %assign/vec4 v0x7ff8d7ed9a70_0, 0;
    %pushi/vec4 195948557, 0, 32;
    %assign/vec4 v0x7ff8d7ed94f0_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x7ff8d7ed8f80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff8d7ed8730_0, 0;
    %pushi/vec4 1, 0, 8;
    %assign/vec4 v0x7ff8d7ed9390_0, 0;
T_55.15 ;
    %jmp T_55.13;
T_55.3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff8d7ed9d30_0, 0;
    %pushi/vec4 2, 0, 8;
    %assign/vec4 v0x7ff8d7ed9390_0, 0;
    %jmp T_55.13;
T_55.4 ;
    %load/vec4 v0x7ff8d7ed9b20_0;
    %parti/s 8, 0, 2;
    %assign/vec4 v0x7ff8d7ed9440_0, 0;
    %pushi/vec4 64, 0, 32;
    %load/vec4 v0x7ff8d7ed9b20_0;
    %parti/s 8, 8, 5;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %flag_mov 8, 5;
    %jmp/0 T_55.16, 8;
    %load/vec4 v0x7ff8d7ed9b20_0;
    %parti/s 8, 8, 5;
    %subi 64, 0, 8;
    %jmp/1 T_55.17, 8;
T_55.16 ; End of true expr.
    %load/vec4 v0x7ff8d7ed9b20_0;
    %parti/s 8, 8, 5;
    %load/vec4 v0x7ff8d7ed99c0_0;
    %add;
    %jmp/0 T_55.17, 8;
 ; End of false expr.
    %blend;
T_55.17;
    %assign/vec4 v0x7ff8d7ed9de0_0, 0;
    %pushi/vec4 64, 0, 32;
    %load/vec4 v0x7ff8d7ed9b20_0;
    %parti/s 8, 16, 6;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %flag_mov 8, 5;
    %jmp/0 T_55.18, 8;
    %load/vec4 v0x7ff8d7ed9b20_0;
    %parti/s 8, 16, 6;
    %subi 64, 0, 8;
    %jmp/1 T_55.19, 8;
T_55.18 ; End of true expr.
    %load/vec4 v0x7ff8d7ed9b20_0;
    %parti/s 8, 16, 6;
    %load/vec4 v0x7ff8d7ed99c0_0;
    %add;
    %jmp/0 T_55.19, 8;
 ; End of false expr.
    %blend;
T_55.19;
    %assign/vec4 v0x7ff8d7ed9290_0, 0;
    %pushi/vec4 64, 0, 32;
    %load/vec4 v0x7ff8d7ed9b20_0;
    %parti/s 8, 24, 6;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %flag_mov 8, 5;
    %jmp/0 T_55.20, 8;
    %load/vec4 v0x7ff8d7ed9b20_0;
    %parti/s 8, 24, 6;
    %subi 64, 0, 8;
    %jmp/1 T_55.21, 8;
T_55.20 ; End of true expr.
    %load/vec4 v0x7ff8d7ed9b20_0;
    %parti/s 8, 24, 6;
    %load/vec4 v0x7ff8d7ed99c0_0;
    %add;
    %jmp/0 T_55.21, 8;
 ; End of false expr.
    %blend;
T_55.21;
    %assign/vec4 v0x7ff8d7eda070_0, 0;
    %pushi/vec4 3, 0, 8;
    %assign/vec4 v0x7ff8d7ed9390_0, 0;
    %jmp T_55.13;
T_55.5 ;
    %ix/getv 4, v0x7ff8d7ed9de0_0;
    %load/vec4a v0x7ff8d7eda390, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ff8d7eda100, 0, 4;
    %load/vec4 v0x7ff8d7ed9440_0;
    %pad/u 32;
    %cmpi/e 46, 0, 32;
    %jmp/0xz  T_55.22, 4;
    %load/vec4 v0x7ff8d7ed9de0_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x7ff8d7eda390, 4;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ff8d7eda100, 0, 4;
    %load/vec4 v0x7ff8d7ed9de0_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x7ff8d7eda390, 4;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ff8d7eda100, 0, 4;
    %load/vec4 v0x7ff8d7ed9de0_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x7ff8d7eda390, 4;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ff8d7eda100, 0, 4;
T_55.22 ;
    %ix/getv 4, v0x7ff8d7ed9290_0;
    %load/vec4a v0x7ff8d7eda390, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ff8d7eda1e0, 0, 4;
    %load/vec4 v0x7ff8d7ed9440_0;
    %pad/u 32;
    %cmpi/e 46, 0, 32;
    %jmp/0xz  T_55.24, 4;
    %load/vec4 v0x7ff8d7ed9290_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x7ff8d7eda390, 4;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ff8d7eda1e0, 0, 4;
    %load/vec4 v0x7ff8d7ed9290_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x7ff8d7eda390, 4;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ff8d7eda1e0, 0, 4;
    %load/vec4 v0x7ff8d7ed9290_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x7ff8d7eda390, 4;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ff8d7eda1e0, 0, 4;
T_55.24 ;
    %ix/getv 4, v0x7ff8d7eda070_0;
    %load/vec4a v0x7ff8d7eda390, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ff8d7eda2c0, 0, 4;
    %load/vec4 v0x7ff8d7ed9440_0;
    %pad/u 32;
    %cmpi/e 46, 0, 32;
    %jmp/0xz  T_55.26, 4;
    %load/vec4 v0x7ff8d7eda070_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x7ff8d7eda390, 4;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ff8d7eda2c0, 0, 4;
    %load/vec4 v0x7ff8d7eda070_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x7ff8d7eda390, 4;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ff8d7eda2c0, 0, 4;
    %load/vec4 v0x7ff8d7eda070_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x7ff8d7eda390, 4;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ff8d7eda2c0, 0, 4;
T_55.26 ;
    %load/vec4 v0x7ff8d7ed9440_0;
    %pad/u 32;
    %cmpi/e 38, 0, 32;
    %flag_mov 8, 4;
    %load/vec4 v0x7ff8d7ed9440_0;
    %pad/u 32;
    %cmpi/e 46, 0, 32;
    %flag_or 4, 8;
    %jmp/0xz  T_55.28, 4;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7ff8d7ed8f80_0, 4, 5;
T_55.28 ;
    %load/vec4 v0x7ff8d7ed9440_0;
    %pad/u 32;
    %cmpi/e 39, 0, 32;
    %jmp/0xz  T_55.30, 4;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7ff8d7ed8f80_0, 4, 5;
T_55.30 ;
    %load/vec4 v0x7ff8d7ed9440_0;
    %pad/u 32;
    %cmpi/e 40, 0, 32;
    %jmp/0xz  T_55.32, 4;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7ff8d7ed8f80_0, 4, 5;
T_55.32 ;
    %load/vec4 v0x7ff8d7ed9440_0;
    %pad/u 32;
    %cmpi/e 41, 0, 32;
    %jmp/0xz  T_55.34, 4;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7ff8d7ed8f80_0, 4, 5;
T_55.34 ;
    %load/vec4 v0x7ff8d7ed9440_0;
    %pad/u 32;
    %cmpi/e 43, 0, 32;
    %jmp/0xz  T_55.36, 4;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 4, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7ff8d7ed8f80_0, 4, 5;
T_55.36 ;
    %load/vec4 v0x7ff8d7ed9440_0;
    %pad/u 32;
    %cmpi/e 44, 0, 32;
    %jmp/0xz  T_55.38, 4;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 5, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7ff8d7ed8f80_0, 4, 5;
T_55.38 ;
    %load/vec4 v0x7ff8d7ed9440_0;
    %pad/u 32;
    %cmpi/e 45, 0, 32;
    %jmp/0xz  T_55.40, 4;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 5, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7ff8d7ed8f80_0, 4, 5;
T_55.40 ;
    %load/vec4 v0x7ff8d7ed9440_0;
    %pad/u 32;
    %cmpi/e 42, 0, 32;
    %jmp/0xz  T_55.42, 4;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 6, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7ff8d7ed8f80_0, 4, 5;
T_55.42 ;
    %load/vec4 v0x7ff8d7ed9440_0;
    %pad/u 32;
    %pushi/vec4 20, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7ff8d7eda390, 4;
    %parti/s 1, 0, 2;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.44, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7ff8d7ed8730_0, 0;
T_55.44 ;
    %load/vec4 v0x7ff8d7ed9440_0;
    %pad/u 32;
    %pushi/vec4 21, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7ff8d7eda390, 4;
    %parti/s 1, 0, 2;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.46, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7ff8d7ed8730_0, 0;
T_55.46 ;
    %load/vec4 v0x7ff8d7ed9440_0;
    %pad/u 32;
    %pushi/vec4 22, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %ix/getv 4, v0x7ff8d7eda070_0;
    %load/vec4a v0x7ff8d7eda390, 4;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.48, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7ff8d7ed8730_0, 0;
T_55.48 ;
    %load/vec4 v0x7ff8d7ed9440_0;
    %pad/u 32;
    %pushi/vec4 23, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %ix/getv 4, v0x7ff8d7eda070_0;
    %load/vec4a v0x7ff8d7eda390, 4;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.50, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7ff8d7ed8730_0, 0;
T_55.50 ;
    %load/vec4 v0x7ff8d7ed9440_0;
    %store/vec4 v0x7ff8d7ec3b30_0, 0, 8;
    %fork TD_test.alu.Is8ByteOpcode, S_0x7ff8d7e3b320;
    %join;
    %load/vec4  v0x7ff8d7e499c0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_55.52, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7ff8d7ed9d30_0, 0;
    %load/vec4 v0x7ff8d7ed91e0_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7ff8d7eda390, 4;
    %add;
    %addi 4, 0, 32;
    %assign/vec4 v0x7ff8d7ed9a70_0, 0;
    %pushi/vec4 4, 0, 8;
    %assign/vec4 v0x7ff8d7ed9390_0, 0;
    %jmp T_55.53;
T_55.52 ;
    %load/vec4 v0x7ff8d7ed9440_0;
    %store/vec4 v0x7ff8d7ec3e30_0, 0, 8;
    %fork TD_test.alu.IsRAMOpcode, S_0x7ff8d7ec3bd0;
    %join;
    %load/vec4  v0x7ff8d7ec3d80_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_55.54, 4;
    %pushi/vec4 6, 0, 8;
    %assign/vec4 v0x7ff8d7ed9390_0, 0;
    %jmp T_55.55;
T_55.54 ;
    %pushi/vec4 9, 0, 8;
    %assign/vec4 v0x7ff8d7ed9390_0, 0;
T_55.55 ;
T_55.53 ;
    %jmp T_55.13;
T_55.6 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff8d7ed9d30_0, 0;
    %pushi/vec4 5, 0, 8;
    %assign/vec4 v0x7ff8d7ed9390_0, 0;
    %jmp T_55.13;
T_55.7 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff8d7ed9d30_0, 0;
    %load/vec4 v0x7ff8d7ed9b20_0;
    %assign/vec4 v0x7ff8d7ed94f0_0, 0;
    %load/vec4 v0x7ff8d7ed9440_0;
    %store/vec4 v0x7ff8d7ec3e30_0, 0, 8;
    %fork TD_test.alu.IsRAMOpcode, S_0x7ff8d7ec3bd0;
    %join;
    %load/vec4  v0x7ff8d7ec3d80_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_55.56, 4;
    %pushi/vec4 6, 0, 8;
    %assign/vec4 v0x7ff8d7ed9390_0, 0;
    %jmp T_55.57;
T_55.56 ;
    %pushi/vec4 9, 0, 8;
    %assign/vec4 v0x7ff8d7ed9390_0, 0;
T_55.57 ;
    %jmp T_55.13;
T_55.8 ;
    %load/vec4 v0x7ff8d7ed9440_0;
    %pad/u 32;
    %cmpi/e 6, 0, 32;
    %jmp/0xz  T_55.58, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7ff8d7ed9d30_0, 0;
    %load/vec4 v0x7ff8d7ed94f0_0;
    %assign/vec4 v0x7ff8d7ed9a70_0, 0;
T_55.58 ;
    %load/vec4 v0x7ff8d7ed9440_0;
    %pad/u 32;
    %cmpi/e 4, 0, 32;
    %jmp/0xz  T_55.60, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7ff8d7ed9d30_0, 0;
    %load/vec4 v0x7ff8d7ed94f0_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7ff8d7eda1e0, 4;
    %add;
    %assign/vec4 v0x7ff8d7ed9a70_0, 0;
T_55.60 ;
    %load/vec4 v0x7ff8d7ed9440_0;
    %pad/u 32;
    %cmpi/e 5, 0, 32;
    %jmp/0xz  T_55.62, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7ff8d7ed9d30_0, 0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7ff8d7eda1e0, 4;
    %load/vec4 v0x7ff8d7ed94f0_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7ff8d7eda2c0, 4;
    %mul;
    %add;
    %assign/vec4 v0x7ff8d7ed9a70_0, 0;
T_55.62 ;
    %load/vec4 v0x7ff8d7ed9440_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_55.64, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7ff8d7ed9d30_0, 0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7ff8d7eda1e0, 4;
    %assign/vec4 v0x7ff8d7ed9a70_0, 0;
T_55.64 ;
    %load/vec4 v0x7ff8d7ed9440_0;
    %pad/u 32;
    %cmpi/e 12, 0, 32;
    %flag_mov 8, 4;
    %load/vec4 v0x7ff8d7ed9440_0;
    %pad/u 32;
    %cmpi/e 25, 0, 32;
    %flag_or 4, 8;
    %jmp/0xz  T_55.66, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7ff8d7ed9d30_0, 0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7ff8d7eda390, 4;
    %subi 4, 0, 32;
    %assign/vec4 v0x7ff8d7ed9a70_0, 0;
T_55.66 ;
    %load/vec4 v0x7ff8d7ed9440_0;
    %pad/u 32;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_55.68, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7ff8d7eda880_0, 0;
    %load/vec4 v0x7ff8d7ed94f0_0;
    %assign/vec4 v0x7ff8d7ed9a70_0, 0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7ff8d7eda1e0, 4;
    %assign/vec4 v0x7ff8d7ed9bd0_0, 0;
T_55.68 ;
    %load/vec4 v0x7ff8d7ed9440_0;
    %pad/u 32;
    %cmpi/e 8, 0, 32;
    %jmp/0xz  T_55.70, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7ff8d7eda880_0, 0;
    %load/vec4 v0x7ff8d7ed94f0_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7ff8d7eda100, 4;
    %add;
    %assign/vec4 v0x7ff8d7ed9a70_0, 0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7ff8d7eda1e0, 4;
    %assign/vec4 v0x7ff8d7ed9bd0_0, 0;
T_55.70 ;
    %load/vec4 v0x7ff8d7ed9440_0;
    %pad/u 32;
    %cmpi/e 9, 0, 32;
    %jmp/0xz  T_55.72, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7ff8d7eda880_0, 0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7ff8d7eda100, 4;
    %load/vec4 v0x7ff8d7ed94f0_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7ff8d7eda1e0, 4;
    %mul;
    %add;
    %assign/vec4 v0x7ff8d7ed9a70_0, 0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7ff8d7eda2c0, 4;
    %assign/vec4 v0x7ff8d7ed9bd0_0, 0;
T_55.72 ;
    %load/vec4 v0x7ff8d7ed9440_0;
    %pad/u 32;
    %cmpi/e 11, 0, 32;
    %jmp/0xz  T_55.74, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7ff8d7eda880_0, 0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7ff8d7eda390, 4;
    %assign/vec4 v0x7ff8d7ed9a70_0, 0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7ff8d7eda100, 4;
    %assign/vec4 v0x7ff8d7ed9bd0_0, 0;
T_55.74 ;
    %load/vec4 v0x7ff8d7ed9440_0;
    %pad/u 32;
    %cmpi/e 24, 0, 32;
    %jmp/0xz  T_55.76, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7ff8d7eda880_0, 0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7ff8d7eda390, 4;
    %assign/vec4 v0x7ff8d7ed9a70_0, 0;
    %load/vec4 v0x7ff8d7ed91e0_0;
    %assign/vec4 v0x7ff8d7ed9bd0_0, 0;
T_55.76 ;
    %load/vec4 v0x7ff8d7ed9440_0;
    %pad/u 32;
    %cmpi/e 48, 0, 32;
    %jmp/0xz  T_55.78, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7ff8d7eda1e0, 4;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %cmp/u;
    %jmp/1 T_55.80, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 32;
    %cmp/u;
    %jmp/1 T_55.81, 6;
    %vpi_call 3 434 "$display", "Unknown port %h being read", &A<v0x7ff8d7eda100, 0> {0 0 0};
    %jmp T_55.83;
T_55.80 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7ff8d7eda5e0_0, 0;
    %jmp T_55.83;
T_55.81 ;
    %jmp T_55.83;
T_55.83 ;
    %pop/vec4 1;
T_55.78 ;
    %load/vec4 v0x7ff8d7ed9440_0;
    %pad/u 32;
    %cmpi/e 49, 0, 32;
    %jmp/0xz  T_55.84, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7ff8d7eda7e0_0, 0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7ff8d7eda1e0, 4;
    %parti/s 8, 0, 2;
    %assign/vec4 v0x7ff8d7eda690_0, 0;
T_55.84 ;
    %pushi/vec4 7, 0, 8;
    %assign/vec4 v0x7ff8d7ed9390_0, 0;
    %jmp T_55.13;
T_55.9 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff8d7ed9d30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff8d7eda880_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff8d7eda5e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7ff8d7eda7e0_0, 0;
    %pushi/vec4 8, 0, 8;
    %assign/vec4 v0x7ff8d7ed9390_0, 0;
    %jmp T_55.13;
T_55.10 ;
    %load/vec4 v0x7ff8d7ed9440_0;
    %pad/u 32;
    %cmpi/e 6, 0, 32;
    %flag_mov 8, 4;
    %load/vec4 v0x7ff8d7ed9440_0;
    %pad/u 32;
    %cmpi/e 4, 0, 32;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x7ff8d7ed9440_0;
    %pad/u 32;
    %cmpi/e 5, 0, 32;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x7ff8d7ed9440_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x7ff8d7ed9440_0;
    %pad/u 32;
    %cmpi/e 12, 0, 32;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x7ff8d7ed9440_0;
    %pad/u 32;
    %cmpi/e 25, 0, 32;
    %flag_or 4, 8;
    %jmp/0xz  T_55.86, 4;
    %load/vec4 v0x7ff8d7ed9b20_0;
    %assign/vec4 v0x7ff8d7ed9c80_0, 0;
    %jmp T_55.87;
T_55.86 ;
    %load/vec4 v0x7ff8d7ed9440_0;
    %pad/u 32;
    %cmpi/e 48, 0, 32;
    %jmp/0xz  T_55.88, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7ff8d7eda1e0, 4;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %cmp/u;
    %jmp/1 T_55.90, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 32;
    %cmp/u;
    %jmp/1 T_55.91, 6;
    %vpi_call 3 498 "$display", "Unknown port %h being read", &A<v0x7ff8d7eda100, 0> {0 0 0};
    %jmp T_55.93;
T_55.90 ;
    %load/vec4 v0x7ff8d7eda4b0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_55.94, 4;
    %load/vec4 v0x7ff8d7eda540_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7ff8d7ed9c80_0, 4, 5;
    %pushi/vec4 1, 0, 24;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7ff8d7ed9c80_0, 4, 5;
    %jmp T_55.95;
T_55.94 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7ff8d7ed9c80_0, 0;
T_55.95 ;
    %jmp T_55.93;
T_55.91 ;
    %load/vec4 v0x7ff8d7eda740_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7ff8d7ed9c80_0, 4, 5;
    %pushi/vec4 0, 0, 31;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7ff8d7ed9c80_0, 4, 5;
    %jmp T_55.93;
T_55.93 ;
    %pop/vec4 1;
T_55.88 ;
T_55.87 ;
    %pushi/vec4 9, 0, 8;
    %assign/vec4 v0x7ff8d7ed9390_0, 0;
    %jmp T_55.13;
T_55.11 ;
    %load/vec4 v0x7ff8d7ed9440_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_55.96, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 8;
    %cmp/u;
    %jmp/1 T_55.97, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_55.98, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 8;
    %cmp/u;
    %jmp/1 T_55.99, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_55.100, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 8;
    %cmp/u;
    %jmp/1 T_55.101, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_55.102, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 8;
    %cmp/u;
    %jmp/1 T_55.103, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 8;
    %cmp/u;
    %jmp/1 T_55.104, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 8;
    %cmp/u;
    %jmp/1 T_55.105, 6;
    %dup/vec4;
    %pushi/vec4 48, 0, 8;
    %cmp/u;
    %jmp/1 T_55.106, 6;
    %dup/vec4;
    %pushi/vec4 49, 0, 8;
    %cmp/u;
    %jmp/1 T_55.107, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 8;
    %cmp/u;
    %jmp/1 T_55.108, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 8;
    %cmp/u;
    %jmp/1 T_55.109, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 8;
    %cmp/u;
    %jmp/1 T_55.110, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 8;
    %cmp/u;
    %jmp/1 T_55.111, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 8;
    %cmp/u;
    %jmp/1 T_55.112, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 8;
    %cmp/u;
    %jmp/1 T_55.113, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 8;
    %cmp/u;
    %jmp/1 T_55.114, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 8;
    %cmp/u;
    %jmp/1 T_55.115, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 8;
    %cmp/u;
    %jmp/1 T_55.116, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_55.117, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_55.118, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 8;
    %cmp/u;
    %jmp/1 T_55.119, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 8;
    %cmp/u;
    %jmp/1 T_55.120, 6;
    %dup/vec4;
    %pushi/vec4 20, 0, 8;
    %cmp/u;
    %jmp/1 T_55.121, 6;
    %dup/vec4;
    %pushi/vec4 21, 0, 8;
    %cmp/u;
    %jmp/1 T_55.122, 6;
    %dup/vec4;
    %pushi/vec4 22, 0, 8;
    %cmp/u;
    %jmp/1 T_55.123, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 8;
    %cmp/u;
    %jmp/1 T_55.124, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 8;
    %cmp/u;
    %jmp/1 T_55.125, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 8;
    %cmp/u;
    %jmp/1 T_55.126, 6;
    %dup/vec4;
    %pushi/vec4 40, 0, 8;
    %cmp/u;
    %jmp/1 T_55.127, 6;
    %dup/vec4;
    %pushi/vec4 41, 0, 8;
    %cmp/u;
    %jmp/1 T_55.128, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 8;
    %cmp/u;
    %jmp/1 T_55.129, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 8;
    %cmp/u;
    %jmp/1 T_55.130, 6;
    %dup/vec4;
    %pushi/vec4 44, 0, 8;
    %cmp/u;
    %jmp/1 T_55.131, 6;
    %dup/vec4;
    %pushi/vec4 45, 0, 8;
    %cmp/u;
    %jmp/1 T_55.132, 6;
    %dup/vec4;
    %pushi/vec4 46, 0, 8;
    %cmp/u;
    %jmp/1 T_55.133, 6;
    %dup/vec4;
    %pushi/vec4 28, 0, 8;
    %cmp/u;
    %jmp/1 T_55.134, 6;
    %dup/vec4;
    %pushi/vec4 29, 0, 8;
    %cmp/u;
    %jmp/1 T_55.135, 6;
    %dup/vec4;
    %pushi/vec4 30, 0, 8;
    %cmp/u;
    %jmp/1 T_55.136, 6;
    %dup/vec4;
    %pushi/vec4 31, 0, 8;
    %cmp/u;
    %jmp/1 T_55.137, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 8;
    %cmp/u;
    %jmp/1 T_55.138, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 8;
    %cmp/u;
    %jmp/1 T_55.139, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 8;
    %cmp/u;
    %jmp/1 T_55.140, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 8;
    %cmp/u;
    %jmp/1 T_55.141, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 8;
    %cmp/u;
    %jmp/1 T_55.142, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 8;
    %cmp/u;
    %jmp/1 T_55.143, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_55.144, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_55.145, 6;
    %dup/vec4;
    %pushi/vec4 47, 0, 8;
    %cmp/u;
    %jmp/1 T_55.146, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_55.147, 6;
    %vpi_call 3 693 "$display", "Unknown instruction %h", v0x7ff8d7ed9440_0 {0 0 0};
    %jmp T_55.149;
T_55.96 ;
    %load/vec4 v0x7ff8d7ed94f0_0;
    %ix/getv 3, v0x7ff8d7ed9de0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ff8d7eda390, 0, 4;
    %jmp T_55.149;
T_55.97 ;
    %load/vec4 v0x7ff8d7ed9c80_0;
    %ix/getv 3, v0x7ff8d7ed9de0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ff8d7eda390, 0, 4;
    %jmp T_55.149;
T_55.98 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7ff8d7eda1e0, 4;
    %ix/getv 3, v0x7ff8d7ed9de0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ff8d7eda390, 0, 4;
    %jmp T_55.149;
T_55.99 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7ff8d7eda2c0, 4;
    %parti/s 2, 0, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_55.150, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_55.151, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_55.152, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_55.153, 6;
    %vpi_call 3 526 "$display", "Out of range byte position" {0 0 0};
    %jmp T_55.155;
T_55.150 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7ff8d7eda1e0, 4;
    %parti/s 8, 0, 2;
    %ix/getv 3, v0x7ff8d7ed9de0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ff8d7eda390, 0, 4;
    %jmp T_55.155;
T_55.151 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7ff8d7eda1e0, 4;
    %parti/s 8, 0, 2;
    %ix/getv 3, v0x7ff8d7ed9de0_0;
    %ix/load 4, 8, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ff8d7eda390, 4, 5;
    %jmp T_55.155;
T_55.152 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7ff8d7eda1e0, 4;
    %parti/s 8, 0, 2;
    %ix/getv 3, v0x7ff8d7ed9de0_0;
    %ix/load 4, 16, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ff8d7eda390, 4, 5;
    %jmp T_55.155;
T_55.153 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7ff8d7eda1e0, 4;
    %parti/s 8, 0, 2;
    %ix/getv 3, v0x7ff8d7ed9de0_0;
    %ix/load 4, 24, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ff8d7eda390, 4, 5;
    %jmp T_55.155;
T_55.155 ;
    %pop/vec4 1;
    %jmp T_55.149;
T_55.100 ;
    %load/vec4 v0x7ff8d7ed9c80_0;
    %ix/getv 3, v0x7ff8d7ed9de0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ff8d7eda390, 0, 4;
    %jmp T_55.149;
T_55.101 ;
    %load/vec4 v0x7ff8d7ed9c80_0;
    %ix/getv 3, v0x7ff8d7ed9de0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ff8d7eda390, 0, 4;
    %jmp T_55.149;
T_55.102 ;
    %load/vec4 v0x7ff8d7ed9c80_0;
    %ix/getv 3, v0x7ff8d7ed9de0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ff8d7eda390, 0, 4;
    %jmp T_55.149;
T_55.103 ;
    %jmp T_55.149;
T_55.104 ;
    %jmp T_55.149;
T_55.105 ;
    %jmp T_55.149;
T_55.106 ;
    %load/vec4 v0x7ff8d7ed9c80_0;
    %ix/getv 3, v0x7ff8d7ed9de0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ff8d7eda390, 0, 4;
    %jmp T_55.149;
T_55.107 ;
    %jmp T_55.149;
T_55.108 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7ff8d7eda390, 4;
    %addi 4, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ff8d7eda390, 0, 4;
    %jmp T_55.149;
T_55.109 ;
    %load/vec4 v0x7ff8d7ed9c80_0;
    %ix/getv 3, v0x7ff8d7ed9de0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ff8d7eda390, 0, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7ff8d7eda390, 4;
    %subi 4, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ff8d7eda390, 0, 4;
    %jmp T_55.149;
T_55.110 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7ff8d7eda390, 4;
    %addi 4, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ff8d7eda390, 0, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7ff8d7eda100, 4;
    %assign/vec4 v0x7ff8d7ed91e0_0, 0;
    %pushi/vec4 3, 0, 9;
    %assign/vec4 v0x7ff8d7ed8a00_0, 0;
    %jmp T_55.149;
T_55.111 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7ff8d7eda390, 4;
    %subi 4, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ff8d7eda390, 0, 4;
    %load/vec4 v0x7ff8d7ed9c80_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x7ff8d7ed91e0_0, 0;
    %pushi/vec4 4, 0, 9;
    %assign/vec4 v0x7ff8d7ed8a00_0, 0;
    %jmp T_55.149;
T_55.112 ;
    %load/vec4 v0x7ff8d7ed91e0_0;
    %load/vec4 v0x7ff8d7ed99c0_0;
    %pad/u 33;
    %load/vec4 v0x7ff8d7ed94f0_0;
    %pad/u 33;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ff8d7eda390, 0, 4;
    %load/vec4 v0x7ff8d7ed94f0_0;
    %load/vec4 v0x7ff8d7ed99c0_0;
    %pad/u 34;
    %load/vec4 v0x7ff8d7ed94f0_0;
    %pad/u 34;
    %add;
    %addi 1, 0, 34;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ff8d7eda390, 0, 4;
    %load/vec4 v0x7ff8d7ed99c0_0;
    %pad/u 32;
    %load/vec4 v0x7ff8d7ed94f0_0;
    %add;
    %addi 2, 0, 32;
    %pad/u 8;
    %assign/vec4 v0x7ff8d7ed99c0_0, 0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7ff8d7eda100, 4;
    %assign/vec4 v0x7ff8d7ed91e0_0, 0;
    %pushi/vec4 5, 0, 9;
    %assign/vec4 v0x7ff8d7ed8a00_0, 0;
    %jmp T_55.149;
T_55.113 ;
    %load/vec4 v0x7ff8d7ed99c0_0;
    %pad/u 33;
    %subi 2, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x7ff8d7eda390, 4;
    %addi 8, 0, 32;
    %assign/vec4 v0x7ff8d7ed91e0_0, 0;
    %pushi/vec4 6, 0, 9;
    %assign/vec4 v0x7ff8d7ed8a00_0, 0;
    %load/vec4 v0x7ff8d7ed99c0_0;
    %pad/u 32;
    %load/vec4 v0x7ff8d7ed99c0_0;
    %pad/u 33;
    %subi 1, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x7ff8d7eda390, 4;
    %addi 2, 0, 32;
    %sub;
    %pad/u 8;
    %assign/vec4 v0x7ff8d7ed99c0_0, 0;
    %jmp T_55.149;
T_55.114 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7ff8d7eda100, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7ff8d7eda1e0, 4;
    %cmp/e;
    %flag_mov 8, 4;
    %jmp/0 T_55.156, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_55.157, 8;
T_55.156 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_55.157, 8;
 ; End of false expr.
    %blend;
T_55.157;
    %pad/s 1;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ff8d7eda390, 0, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7ff8d7eda100, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7ff8d7eda1e0, 4;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_55.158, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_55.159, 8;
T_55.158 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_55.159, 8;
 ; End of false expr.
    %blend;
T_55.159;
    %pad/s 1;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 1, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ff8d7eda390, 4, 5;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7ff8d7eda1e0, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7ff8d7eda100, 4;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_55.160, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_55.161, 8;
T_55.160 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_55.161, 8;
 ; End of false expr.
    %blend;
T_55.161;
    %pad/s 1;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 2, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ff8d7eda390, 4, 5;
    %jmp T_55.149;
T_55.115 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7ff8d7eda100, 4;
    %load/vec4 v0x7ff8d7ed94f0_0;
    %cmp/e;
    %flag_mov 8, 4;
    %jmp/0 T_55.162, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_55.163, 8;
T_55.162 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_55.163, 8;
 ; End of false expr.
    %blend;
T_55.163;
    %pad/s 1;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ff8d7eda390, 0, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7ff8d7eda100, 4;
    %load/vec4 v0x7ff8d7ed94f0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_55.164, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_55.165, 8;
T_55.164 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_55.165, 8;
 ; End of false expr.
    %blend;
T_55.165;
    %pad/s 1;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 1, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ff8d7eda390, 4, 5;
    %load/vec4 v0x7ff8d7ed94f0_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7ff8d7eda100, 4;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_55.166, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_55.167, 8;
T_55.166 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_55.167, 8;
 ; End of false expr.
    %blend;
T_55.167;
    %pad/s 1;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 2, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ff8d7eda390, 4, 5;
    %jmp T_55.149;
T_55.116 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7ff8d7eda1e0, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7ff8d7eda2c0, 4;
    %cmp/e;
    %flag_mov 8, 4;
    %jmp/0 T_55.168, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_55.169, 8;
T_55.168 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_55.169, 8;
 ; End of false expr.
    %blend;
T_55.169;
    %ix/getv 3, v0x7ff8d7ed9de0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ff8d7eda390, 0, 4;
    %jmp T_55.149;
T_55.117 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7ff8d7eda1e0, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7ff8d7eda2c0, 4;
    %cmp/ne;
    %flag_mov 8, 4;
    %jmp/0 T_55.170, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_55.171, 8;
T_55.170 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_55.171, 8;
 ; End of false expr.
    %blend;
T_55.171;
    %ix/getv 3, v0x7ff8d7ed9de0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ff8d7eda390, 0, 4;
    %jmp T_55.149;
T_55.118 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7ff8d7eda1e0, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7ff8d7eda2c0, 4;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_55.172, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_55.173, 8;
T_55.172 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_55.173, 8;
 ; End of false expr.
    %blend;
T_55.173;
    %ix/getv 3, v0x7ff8d7ed9de0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ff8d7eda390, 0, 4;
    %jmp T_55.149;
T_55.119 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7ff8d7eda2c0, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7ff8d7eda1e0, 4;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_55.174, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_55.175, 8;
T_55.174 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_55.175, 8;
 ; End of false expr.
    %blend;
T_55.175;
    %ix/getv 3, v0x7ff8d7ed9de0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ff8d7eda390, 0, 4;
    %jmp T_55.149;
T_55.120 ;
    %load/vec4 v0x7ff8d7ed94f0_0;
    %assign/vec4 v0x7ff8d7ed91e0_0, 0;
    %pushi/vec4 7, 0, 9;
    %assign/vec4 v0x7ff8d7ed8a00_0, 0;
    %jmp T_55.149;
T_55.121 ;
    %jmp T_55.149;
T_55.122 ;
    %jmp T_55.149;
T_55.123 ;
    %jmp T_55.149;
T_55.124 ;
    %jmp T_55.149;
T_55.125 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7ff8d7ed8ab0, 4;
    %ix/getv 3, v0x7ff8d7ed9de0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ff8d7eda390, 0, 4;
    %jmp T_55.149;
T_55.126 ;
    %load/vec4 v0x7ff8d7ed9010_0;
    %ix/getv 3, v0x7ff8d7ed9de0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ff8d7eda390, 0, 4;
    %jmp T_55.149;
T_55.127 ;
    %load/vec4 v0x7ff8d7ed8c80_0;
    %ix/getv 3, v0x7ff8d7ed9de0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ff8d7eda390, 0, 4;
    %jmp T_55.149;
T_55.128 ;
    %load/vec4 v0x7ff8d7ed8ed0_0;
    %ix/getv 3, v0x7ff8d7ed9de0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ff8d7eda390, 0, 4;
    %jmp T_55.149;
T_55.129 ;
    %load/vec4 v0x7ff8d7ed8db0_0;
    %ix/getv 3, v0x7ff8d7ed9de0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ff8d7eda390, 0, 4;
    %jmp T_55.149;
T_55.130 ;
    %load/vec4 v0x7ff8d7ed8e40_0;
    %ix/getv 3, v0x7ff8d7ed9de0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ff8d7eda390, 0, 4;
    %jmp T_55.149;
T_55.131 ;
    %load/vec4 v0x7ff8d7ed8bd0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_55.176, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7ff8d7eda1e0, 4;
    %jmp/1 T_55.177, 8;
T_55.176 ; End of true expr.
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7ff8d7eda100, 4;
    %jmp/0 T_55.177, 8;
 ; End of false expr.
    %blend;
T_55.177;
    %ix/getv 3, v0x7ff8d7ed9de0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ff8d7eda390, 0, 4;
    %jmp T_55.149;
T_55.132 ;
    %load/vec4 v0x7ff8d7ed8bd0_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_55.178, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7ff8d7eda1e0, 4;
    %jmp/1 T_55.179, 8;
T_55.178 ; End of true expr.
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7ff8d7eda100, 4;
    %jmp/0 T_55.179, 8;
 ; End of false expr.
    %blend;
T_55.179;
    %ix/getv 3, v0x7ff8d7ed9de0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ff8d7eda390, 0, 4;
    %jmp T_55.149;
T_55.133 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7ff8d7ed8ab0, 4;
    %ix/getv 3, v0x7ff8d7ed9de0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ff8d7eda390, 0, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7ff8d7ed8ab0, 4;
    %load/vec4 v0x7ff8d7ed9de0_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ff8d7eda390, 0, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7ff8d7ed8ab0, 4;
    %load/vec4 v0x7ff8d7ed9de0_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ff8d7eda390, 0, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7ff8d7ed8ab0, 4;
    %load/vec4 v0x7ff8d7ed9de0_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ff8d7eda390, 0, 4;
    %jmp T_55.149;
T_55.134 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7ff8d7eda1e0, 4;
    %load/vec4 v0x7ff8d7ed94f0_0;
    %add;
    %ix/getv 3, v0x7ff8d7ed9de0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ff8d7eda390, 0, 4;
    %jmp T_55.149;
T_55.135 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7ff8d7eda1e0, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7ff8d7eda2c0, 4;
    %add;
    %ix/getv 3, v0x7ff8d7ed9de0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ff8d7eda390, 0, 4;
    %jmp T_55.149;
T_55.136 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7ff8d7eda1e0, 4;
    %load/vec4 v0x7ff8d7ed94f0_0;
    %sub;
    %ix/getv 3, v0x7ff8d7ed9de0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ff8d7eda390, 0, 4;
    %jmp T_55.149;
T_55.137 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7ff8d7eda1e0, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7ff8d7eda2c0, 4;
    %sub;
    %ix/getv 3, v0x7ff8d7ed9de0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ff8d7eda390, 0, 4;
    %jmp T_55.149;
T_55.138 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7ff8d7eda100, 4;
    %addi 1, 0, 32;
    %ix/getv 3, v0x7ff8d7ed9de0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ff8d7eda390, 0, 4;
    %jmp T_55.149;
T_55.139 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7ff8d7eda100, 4;
    %subi 1, 0, 32;
    %ix/getv 3, v0x7ff8d7ed9de0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ff8d7eda390, 0, 4;
    %jmp T_55.149;
T_55.140 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7ff8d7eda1e0, 4;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7ff8d7eda2c0, 5;
    %ix/vec4 4;
    %shiftl 4;
    %ix/getv 3, v0x7ff8d7ed9de0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ff8d7eda390, 0, 4;
    %jmp T_55.149;
T_55.141 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7ff8d7eda1e0, 4;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7ff8d7eda2c0, 5;
    %ix/vec4 4;
    %shiftr 4;
    %ix/getv 3, v0x7ff8d7ed9de0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ff8d7eda390, 0, 4;
    %jmp T_55.149;
T_55.142 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7ff8d7eda1e0, 4;
    %inv;
    %pushi/vec4 1, 0, 32;
    %add;
    %ix/getv 3, v0x7ff8d7ed9de0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ff8d7eda390, 0, 4;
    %jmp T_55.149;
T_55.143 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7ff8d7eda100, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7ff8d7eda1e0, 4;
    %load/vec4 v0x7ff8d7ed94f0_0;
    %mul;
    %add;
    %ix/getv 3, v0x7ff8d7ed9de0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ff8d7eda390, 0, 4;
    %jmp T_55.149;
T_55.144 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7ff8d7eda100, 4;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ff8d7eda390, 0, 4;
    %load/vec4 v0x7ff8d7ed91e0_0;
    %addi 4, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ff8d7eda390, 0, 4;
    %jmp T_55.149;
T_55.145 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ff8d7eda390, 0, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7ff8d7eda390, 4;
    %assign/vec4 v0x7ff8d7ed91e0_0, 0;
    %jmp T_55.149;
T_55.146 ;
    %vpi_call 3 684 "$display", "DebugOut %h", &A<v0x7ff8d7eda100, 0> {0 0 0};
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7ff8d7eda100, 4;
    %assign/vec4 v0x7ff8d7ed8860_0, 0;
    %jmp T_55.149;
T_55.147 ;
    %jmp T_55.149;
T_55.149 ;
    %pop/vec4 1;
    %load/vec4 v0x7ff8d7ed8730_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_55.180, 4;
    %load/vec4 v0x7ff8d7ed94f0_0;
    %assign/vec4 v0x7ff8d7ed91e0_0, 0;
    %pushi/vec4 8, 0, 9;
    %assign/vec4 v0x7ff8d7ed8a00_0, 0;
    %jmp T_55.181;
T_55.180 ;
    %load/vec4 v0x7ff8d7ed9440_0;
    %pad/u 32;
    %pushi/vec4 19, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %load/vec4 v0x7ff8d7ed9440_0;
    %pad/u 32;
    %pushi/vec4 24, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %load/vec4 v0x7ff8d7ed9440_0;
    %pad/u 32;
    %pushi/vec4 25, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %load/vec4 v0x7ff8d7ed9440_0;
    %pad/u 32;
    %pushi/vec4 26, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %load/vec4 v0x7ff8d7ed9440_0;
    %pad/u 32;
    %pushi/vec4 27, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %load/vec4 v0x7ff8d7ed9440_0;
    %pad/u 32;
    %pushi/vec4 50, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %load/vec4 v0x7ff8d7ed9440_0;
    %pad/u 32;
    %pushi/vec4 51, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %load/vec4 v0x7ff8d7ed9440_0;
    %pad/u 32;
    %pushi/vec4 52, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.182, 8;
    %load/vec4 v0x7ff8d7ed9440_0;
    %store/vec4 v0x7ff8d7ec3b30_0, 0, 8;
    %fork TD_test.alu.Is8ByteOpcode, S_0x7ff8d7e3b320;
    %join;
    %load/vec4  v0x7ff8d7e499c0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_55.184, 4;
    %load/vec4 v0x7ff8d7ed91e0_0;
    %addi 8, 0, 32;
    %assign/vec4 v0x7ff8d7ed91e0_0, 0;
    %pushi/vec4 9, 0, 9;
    %assign/vec4 v0x7ff8d7ed8a00_0, 0;
    %jmp T_55.185;
T_55.184 ;
    %load/vec4 v0x7ff8d7ed91e0_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x7ff8d7ed91e0_0, 0;
    %pushi/vec4 10, 0, 9;
    %assign/vec4 v0x7ff8d7ed8a00_0, 0;
T_55.185 ;
T_55.182 ;
T_55.181 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7ff8d7ed9390_0, 0;
    %jmp T_55.13;
T_55.13 ;
    %pop/vec4 1;
    %ix/getv 4, v0x7ff8d7ed99c0_0;
    %load/vec4a v0x7ff8d7eda390, 4;
    %assign/vec4 v0x7ff8d7ed95a0_0, 0;
    %load/vec4 v0x7ff8d7ed99c0_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x7ff8d7eda390, 4;
    %assign/vec4 v0x7ff8d7ed9650_0, 0;
    %load/vec4 v0x7ff8d7ed99c0_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x7ff8d7eda390, 4;
    %assign/vec4 v0x7ff8d7ed9700_0, 0;
    %load/vec4 v0x7ff8d7ed99c0_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x7ff8d7eda390, 4;
    %assign/vec4 v0x7ff8d7ed97b0_0, 0;
    %load/vec4 v0x7ff8d7ed99c0_0;
    %pad/u 33;
    %addi 4, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x7ff8d7eda390, 4;
    %assign/vec4 v0x7ff8d7ed9860_0, 0;
    %load/vec4 v0x7ff8d7ed99c0_0;
    %pad/u 33;
    %addi 5, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x7ff8d7eda390, 4;
    %assign/vec4 v0x7ff8d7ed9910_0, 0;
    %load/vec4 v0x7ff8d7ed91e0_0;
    %pad/u 12;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7ff8d7ed8910_0, 4, 5;
    %load/vec4 v0x7ff8d7ed9440_0;
    %pad/u 20;
    %ix/load 4, 12, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7ff8d7ed8910_0, 4, 5;
T_55.1 ;
    %jmp T_55;
    .thread T_55;
    .scope S_0x7ff8d7e51b80;
T_56 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff8d7edb8e0_0, 0, 1;
    %end;
    .thread T_56;
    .scope S_0x7ff8d7e51b80;
T_57 ;
    %delay 0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ff8d7edb8e0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff8d7edb8e0_0, 0, 1;
    %delay 20000, 0;
    %vpi_call 2 10 "$finish" {0 0 0};
    %end;
    .thread T_57;
    .scope S_0x7ff8d7e51b80;
T_58 ;
    %vpi_func 2 19 "$value$plusargs" 32, "ROMFILE=%s", v0x7ff8d7edb970_0 {0 0 0};
    %pad/u 1;
    %store/vec4 v0x7ff8d7edada0_0, 0, 1;
    %vpi_call 2 20 "$readmemh", v0x7ff8d7edb970_0, v0x7ff8d7edae70, 32'sb00000000000000000000000000000000 {0 0 0};
    %end;
    .thread T_58;
    .scope S_0x7ff8d7e51b80;
T_59 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff8d7edab90_0, 0, 1;
    %end;
    .thread T_59;
    .scope S_0x7ff8d7e51b80;
T_60 ;
    %delay 5, 0;
    %load/vec4 v0x7ff8d7edab90_0;
    %nor/r;
    %store/vec4 v0x7ff8d7edab90_0, 0, 1;
    %jmp T_60;
    .thread T_60;
    .scope S_0x7ff8d7e51b80;
T_61 ;
    %pushi/vec4 171, 0, 8;
    %store/vec4 v0x7ff8d7edba00_0, 0, 8;
    %end;
    .thread T_61;
    .scope S_0x7ff8d7e51b80;
T_62 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff8d7edbab0_0, 0, 1;
    %end;
    .thread T_62;
    .scope S_0x7ff8d7e51b80;
T_63 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ff8d7edbcc0_0, 0, 1;
    %end;
    .thread T_63;
    .scope S_0x7ff8d7e51b80;
T_64 ;
    %wait E_0x7ff8d7ec41a0;
    %load/vec4 v0x7ff8d7edb850_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_64.0, 4;
    %ix/getv 4, v0x7ff8d7edb560_0;
    %load/vec4a v0x7ff8d7edae70, 4;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7ff8d7edb7c0_0, 4, 5;
    %load/vec4 v0x7ff8d7edb560_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x7ff8d7edae70, 4;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7ff8d7edb7c0_0, 4, 5;
    %load/vec4 v0x7ff8d7edb560_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x7ff8d7edae70, 4;
    %ix/load 4, 16, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7ff8d7edb7c0_0, 4, 5;
    %load/vec4 v0x7ff8d7edb560_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x7ff8d7edae70, 4;
    %ix/load 4, 24, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x7ff8d7edb7c0_0, 4, 5;
T_64.0 ;
    %load/vec4 v0x7ff8d7edbe20_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_64.2, 4;
    %load/vec4 v0x7ff8d7edb610_0;
    %parti/s 8, 0, 2;
    %ix/getv 3, v0x7ff8d7edb560_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ff8d7edae70, 0, 4;
    %load/vec4 v0x7ff8d7edb610_0;
    %parti/s 8, 8, 5;
    %load/vec4 v0x7ff8d7edb560_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ff8d7edae70, 0, 4;
    %load/vec4 v0x7ff8d7edb610_0;
    %parti/s 8, 16, 6;
    %load/vec4 v0x7ff8d7edb560_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ff8d7edae70, 0, 4;
    %load/vec4 v0x7ff8d7edb610_0;
    %parti/s 8, 24, 6;
    %load/vec4 v0x7ff8d7edb560_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ff8d7edae70, 0, 4;
T_64.2 ;
    %jmp T_64;
    .thread T_64;
    .scope S_0x7ff8d7e51b80;
T_65 ;
    %wait E_0x7ff8d7ec41a0;
    %load/vec4 v0x7ff8d7edbb60_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_65.0, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7ff8d7edbab0_0, 0;
T_65.0 ;
    %jmp T_65;
    .thread T_65;
    .scope S_0x7ff8d7e51b80;
T_66 ;
    %wait E_0x7ff8d7ec41a0;
    %load/vec4 v0x7ff8d7edbd70_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_66.0, 4;
    %vpi_call 2 123 "$display", "UART send with data %h", v0x7ff8d7edbc10_0 {0 0 0};
T_66.0 ;
    %jmp T_66;
    .thread T_66;
# The file index is used to find the file name in the following table.
:file_names 12;
    "N/A";
    "<interactive>";
    "ALU_tb.sv";
    "ALU.sv";
    "./../PhaethonISA/Generated/PhaethonOpCode.v";
    "FloatingAdd.sv";
    "./FloatingHelper.sv";
    "FloatingCompare.sv";
    "FloatingFromInt.sv";
    "FloatingDivide.sv";
    "FloatingMultiply.sv";
    "FloatingMultiplyAdd.sv";
