read -sv run_verilog_mid/adder_32b_9_90_2ea96cbdd126dfddb3374ee2eb5bb889.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_9_90_2ea96cbdd126dfddb3374ee2eb5bb889_yosys.v
