#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Mon Jan 27 05:12:42 2025
# Process ID: 4448
# Current directory: D:/FPGA_Learning_Journey/Pro/FIFO/project/project.runs/synth_1
# Command line: vivado.exe -log fifo_sum.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source fifo_sum.tcl
# Log file: D:/FPGA_Learning_Journey/Pro/FIFO/project/project.runs/synth_1/fifo_sum.vds
# Journal file: D:/FPGA_Learning_Journey/Pro/FIFO/project/project.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source fifo_sum.tcl -notrace
