#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Tue Mar 17 14:34:48 2020
# Process ID: 14116
# Current directory: E:/WorkSpace/project/FPGA/prj_modelsim/prj_ipdevelop
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent6384 E:\WorkSpace\project\FPGA\prj_modelsim\prj_ipdevelop\prj_ipdevelop.xpr
# Log file: E:/WorkSpace/project/FPGA/prj_modelsim/prj_ipdevelop/vivado.log
# Journal file: E:/WorkSpace/project/FPGA/prj_modelsim/prj_ipdevelop\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/WorkSpace/project/FPGA/prj_modelsim/prj_ipdevelop/prj_ipdevelop.xpr
update_compile_order -fileset sources_1
add_files -norecurse E:/WorkSpace/project/FPGA/prj_modelsim/prj_modelsim/src/imgProcess/video_caputure.v
update_compile_order -fileset sources_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top video_caputure [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
open_run synth_1 -name synth_1
write_verilog -m
write_verilog -mode synth_stub E:\WorkSpace\project\FPGA\prj_modelsim\ip_repo\video_capture\video_capture.v
write_verilog -mode synth_stub E:/WorkSpace/project/FPGA/prj_modelsim/ip_repo/video_capture/video_capture.v
write_edif e:/WorkSpace/project/FPGA/prj_modelsim/ip_repo/video_capture/video_capture.edf
ipx::infer_core -vendor xilinx.com -library user -taxonomy /UserIP E:/WorkSpace/project/FPGA/prj_modelsim/ip_repo/video_capture
ipx::infer_core -vendor xilinx.com -library user -taxonomy /UserIP E:/WorkSpace/project/FPGA/prj_modelsim/ip_repo/video_capture
ipx::infer_core -vendor xilinx.com -library user -taxonomy /UserIP E:/WorkSpace/project/FPGA/prj_modelsim/ip_repo/video_capture
ipx::infer_core -vendor xilinx.com -library user -taxonomy /UserIP E:/WorkSpace/project/FPGA/prj_modelsim/ip_repo/video_capture
ipx::infer_core -vendor xilinx.com -library user -taxonomy /UserIP E:/WorkSpace/project/FPGA/prj_modelsim/ip_repo/video_capture
ipx::infer_core -vendor xilinx.com -library user -taxonomy /UserIP E:/WorkSpace/project/FPGA/prj_modelsim/ip_repo/lvds
ipx::edit_ip_in_project -upgrade true -name edit_ip_project -directory E:/WorkSpace/project/FPGA/prj_modelsim/prj_ipdevelop/prj_ipdevelop.tmp e:/WorkSpace/project/FPGA/prj_modelsim/ip_repo/lvds/component.xml
ipx::current_core e:/WorkSpace/project/FPGA/prj_modelsim/ip_repo/lvds/component.xml
update_compile_order -fileset sources_1
close_project
ipx::infer_core -vendor xilinx.com -library user -taxonomy /UserIP E:/WorkSpace/project/FPGA/prj_modelsim/ip_repo/video_capture
ipx::infer_core -vendor xilinx.com -library user -taxonomy /UserIP E:/WorkSpace/project/FPGA/prj_modelsim/ip_repo/videoCapture
ipx::infer_core -vendor xilinx.com -library user -taxonomy /UserIP E:/WorkSpace/project/FPGA/prj_modelsim/ip_repo/11
write_verilog -mode synth_stub e:/WorkSpace/project/FPGA/prj_modelsim/ip_repo/videoCapture/videoCapture.v
write_edif e:/WorkSpace/project/FPGA/prj_modelsim/ip_repo/videoCapture/videoCapture.edf
ipx::infer_core -vendor xilinx.com -library user -taxonomy /UserIP E:/WorkSpace/project/FPGA/prj_modelsim/ip_repo/videoCapture
ipx::infer_core -vendor xilinx.com -library user -taxonomy /UserIP E:/WorkSpace/project/FPGA/prj_modelsim/ip_repo/lvds
ipx::edit_ip_in_project -upgrade true -name edit_ip_project -directory E:/WorkSpace/project/FPGA/prj_modelsim/prj_ipdevelop/prj_ipdevelop.tmp e:/WorkSpace/project/FPGA/prj_modelsim/ip_repo/lvds/component.xml
ipx::current_core e:/WorkSpace/project/FPGA/prj_modelsim/ip_repo/lvds/component.xml
update_compile_order -fileset sources_1
close_project
add_files -norecurse {E:/WorkSpace/project/FPGA/prj_modelsim/prj_modelsim/src/CCD/TCD1290D/AD9945_driver.v E:/WorkSpace/project/FPGA/prj_modelsim/prj_modelsim/src/CCD/TCD1290D/TCD1209D.v E:/WorkSpace/project/FPGA/prj_modelsim/prj_modelsim/src/CCD/TCD1290D/TCD1209D_driver.v E:/WorkSpace/project/FPGA/prj_modelsim/prj_modelsim/src/CCD/TCD1290D/AD9945_cfg.v}
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
write_verilog -mode synth_stub e:/WorkSpace/project/FPGA/prj_modelsim/ip_repo/TCD1209D/ TCD1209D.v
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top TCD1209D [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
close_design
open_run synth_1 -name synth_1
write_verilog -mode synth_stub e:/WorkSpace/project/FPGA/prj_modelsim/ip_repo/TCD1209D/ TCD1209D.v
write_verilog -mode synth_stub e:/WorkSpace/project/FPGA/prj_modelsim/ip_repo/TCD1209D/TCD1209D.v
write_edif e:/WorkSpace/project/FPGA/prj_modelsim/ip_repo/TCD1209D/TCD1209D.edf
