// Seed: 3598089615
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  input wire id_5;
  output wire id_4;
  assign module_1.id_8 = 0;
  input wire id_3;
  input wire id_2;
  input wire id_1;
  assign id_4 = id_2;
  wire [-1 : 1] id_7;
endmodule
module module_1 (
    output supply1 id_0,
    output tri0 id_1,
    input wire id_2,
    input tri id_3,
    input tri id_4,
    input wire id_5,
    output wand id_6,
    input supply1 id_7,
    output tri1 id_8,
    output supply1 id_9,
    input supply0 id_10,
    input tri id_11,
    input tri1 id_12,
    input tri0 id_13,
    input tri1 id_14,
    input tri1 id_15,
    input uwire id_16,
    output supply1 id_17
    , id_20,
    input wand id_18
);
  assign id_0 = "" == -1'b0;
  module_0 modCall_1 (
      id_20,
      id_20,
      id_20,
      id_20,
      id_20,
      id_20
  );
  assign id_20 = -1;
  logic id_21 = -1;
endmodule
