
--- a/drivers/mtd/devices/nand_device/xtx_mid2c_nand.c	1969-12-31 19:00:00.000000000 -0500
+++ b/drivers/mtd/devices/nand_device/xtx_mid2c_nand.c	2023-07-26 11:31:38.000000000 -0400
@@ -0,0 +1,221 @@
+#include <errno.h>
+#include <malloc.h>
+#include <linux/mtd/partitions.h>
+#include "../jz_sfc_nand.h"
+#include "nand_common.h"
+
+#define XTX_MID2C_DEVICES_NUM         1
+#define TSETUP		5
+#define THOLD		5
+#define	TSHSL_R		20
+#define	TSHSL_W		20
+
+static struct jz_nand_base_param xtx_mid2c_param[XTX_MID2C_DEVICES_NUM] = {
+
+	[0] = {
+		/*XT26G02E*/
+		.pagesize = 2 * 1024,
+		.blocksize = 2 * 1024 * 64,
+		.oobsize = 128,
+		.flashsize = 2 * 1024 * 64 * 2048,
+
+		.tSETUP  = 40,
+		.tHOLD   = 40,
+		.tSHSL_R = 20,
+		.tSHSL_W = 50,
+
+		.ecc_max = 0x8,
+#ifdef CONFIG_SPI_STANDARD
+		.need_quad = 0,
+#else
+		.need_quad = 1,
+#endif
+	},
+
+};
+
+static struct device_id_struct device_id[XTX_MID2C_DEVICES_NUM] = {
+	DEVICE_ID_STRUCT(0x24, "XT26G02E", &xtx_mid2c_param[0]),
+};
+
+static void xtx_mid2c_single_read(struct sfc_transfer *transfer, struct cmd_info *cmd, struct flash_operation_message *op_info) {
+
+	uint8_t plane_flag = 0;
+
+	plane_flag = (op_info->pageaddr >> 6) & 1;
+	op_info->columnaddr |= (plane_flag << 12);
+
+	cmd->cmd = SPINAND_CMD_FRCH;
+	transfer->sfc_mode = TM_STD_SPI;
+
+	transfer->addr = op_info->columnaddr;
+	transfer->addr_len = 2;
+
+	cmd->dataen = ENABLE;
+	transfer->data = op_info->buffer;
+	transfer->len = op_info->len;
+	transfer->direction = GLB_TRAN_DIR_READ;
+
+	transfer->data_dummy_bits = 8;
+	transfer->cmd_info = cmd;
+	transfer->ops_mode = CPU_OPS;
+	return;
+}
+
+
+static void xtx_mid2c_quad_read(struct sfc_transfer *transfer, struct cmd_info *cmd, struct flash_operation_message *op_info) {
+
+	uint8_t plane_flag = 0;
+
+	plane_flag = (op_info->pageaddr >> 6) & 1;
+	op_info->columnaddr |= (plane_flag << 12);
+
+	cmd->cmd = SPINAND_CMD_RDCH_X4;
+	transfer->sfc_mode = TM_QI_QO_SPI;
+
+	transfer->addr = op_info->columnaddr;
+	transfer->addr_len = 2;
+
+	cmd->dataen = ENABLE;
+	transfer->data = op_info->buffer;
+	transfer->len = op_info->len;
+	transfer->direction = GLB_TRAN_DIR_READ;
+
+	transfer->data_dummy_bits = 8;
+	transfer->cmd_info = cmd;
+	transfer->ops_mode = CPU_OPS;
+	return;
+
+
+}
+
+static void xtx_mid2c_single_load(struct sfc_transfer *transfer, struct cmd_info *cmd, struct flash_operation_message *op_info) {
+
+	uint8_t plane_flag = 0;
+
+	plane_flag = (op_info->pageaddr >> 6) & 1;
+	op_info->columnaddr |= (plane_flag << 12);
+
+	cmd->cmd = SPINAND_CMD_PRO_LOAD;
+	transfer->sfc_mode = TM_STD_SPI;
+
+	transfer->addr = op_info->columnaddr;
+	transfer->addr_len = 2;
+
+	cmd->dataen = ENABLE;
+	transfer->data = op_info->buffer;
+	transfer->len = op_info->len;
+	transfer->direction = GLB_TRAN_DIR_WRITE;
+
+	transfer->data_dummy_bits = 0;
+	transfer->cmd_info = cmd;
+	transfer->ops_mode = CPU_OPS;
+	return;
+}
+
+static void xtx_mid2c_quad_load(struct sfc_transfer *transfer, struct cmd_info *cmd, struct flash_operation_message *op_info) {
+
+	uint8_t plane_flag = 0;
+
+	plane_flag = (op_info->pageaddr >> 6) & 1;
+	op_info->columnaddr |= (plane_flag << 12);
+
+	cmd->cmd = SPINAND_CMD_PRO_LOAD_X4;
+	transfer->sfc_mode = TM_QI_QO_SPI;
+
+	transfer->addr = op_info->columnaddr;
+	transfer->addr_len = 2;
+
+	cmd->dataen = ENABLE;
+	transfer->data = op_info->buffer;
+	transfer->len = op_info->len;
+	transfer->direction = GLB_TRAN_DIR_WRITE;
+
+	transfer->data_dummy_bits = 0;
+	transfer->cmd_info = cmd;
+	transfer->ops_mode = CPU_OPS;
+	return;
+}
+
+static int32_t xtx_mid2c_get_read_feature(struct flash_operation_message *op_info) {
+
+	struct sfc_flash *flash = op_info->flash;
+	struct jz_nand_descriptor *nand_desc = flash->flash_info;
+	struct sfc_transfer transfer;
+	struct sfc_message message;
+	struct cmd_info cmd;
+	uint8_t device_id = nand_desc->id_device;
+	uint8_t ecc_status = 0;
+	int32_t ret = 0;
+
+	memset(&transfer, 0, sizeof(transfer));
+	memset(&cmd, 0, sizeof(cmd));
+	sfc_message_init(&message);
+
+	cmd.cmd = SPINAND_CMD_GET_FEATURE;
+	transfer.sfc_mode = TM_STD_SPI;
+
+	transfer.addr = SPINAND_ADDR_STATUS;
+	transfer.addr_len = 1;
+
+	cmd.dataen = DISABLE;
+	transfer.len = 0;
+
+	transfer.data_dummy_bits = 0;
+	cmd.sta_exp = (0 << 0);
+	cmd.sta_msk = SPINAND_IS_BUSY;
+	transfer.cmd_info = &cmd;
+	transfer.ops_mode = CPU_OPS;
+
+	sfc_message_add_tail(&transfer, &message);
+	if(sfc_sync(flash->sfc, &message)) {
+	        printf("sfc_sync error ! %s %s %d\n",__FILE__,__func__,__LINE__);
+		return -EIO;
+	}
+
+	ecc_status = sfc_get_sta_rt(flash->sfc);
+
+	switch(device_id) {
+		case 0x24:
+			switch((ecc_status >> 4) & 0x7) {
+				case 0x0:
+					ret = 0x0;
+					break;
+				case 0x1:
+					ret = 0x3;
+					break;
+				default:
+					ret = -EBADMSG;
+					break;
+			}
+			break;
+		default:
+			printf("device_id err, it maybe don`t support this device, check your device id: device_id = 0x%02x\n", device_id);
+			ret = -EIO;   //notice!!!
+
+	}
+	return ret;
+}
+
+int xtx_mid2c_nand_init(void) {
+	struct jz_nand_device *xtx_mid2c_nand;
+	xtx_mid2c_nand = kzalloc(sizeof(*xtx_mid2c_nand), GFP_KERNEL);
+	if(!xtx_mid2c_nand) {
+		pr_err("alloc xtx_mid2c_nand struct fail\n");
+		return -ENOMEM;
+	}
+
+	xtx_mid2c_nand->id_manufactory = 0x2C;
+	xtx_mid2c_nand->id_device_list = device_id;
+	xtx_mid2c_nand->id_device_count = XTX_MID2C_DEVICES_NUM;
+
+	xtx_mid2c_nand->ops.nand_read_ops.get_feature = xtx_mid2c_get_read_feature;
+	xtx_mid2c_nand->ops.nand_read_ops.single_read = xtx_mid2c_single_read;
+	xtx_mid2c_nand->ops.nand_read_ops.quad_read = xtx_mid2c_quad_read;
+
+	xtx_mid2c_nand->ops.nand_write_ops.single_load = xtx_mid2c_single_load;
+	xtx_mid2c_nand->ops.nand_write_ops.quad_load = xtx_mid2c_quad_load;
+
+	return jz_spinand_register(xtx_mid2c_nand);
+}
+SPINAND_MOUDLE_INIT(xtx_mid2c_nand_init);
