design myDesign2 is

	// these are ports
	in[7:0] addr;
	out[7:0] data;
	
	// resitor device declaration
	device res_array is
		refprefix = "R";
		name = "";
		value = "10K";
		package = "R0207";
		tolerance = "10%";
	begin
		passive[3:0] a = {1,2,3,4};
		passive[3:0] b = {8,7,6,5};
	end;

	net gnd;
	net +vcc;
	net -vcc;
	
	net[1:2] test;
	net[4:3] test;
	net test;

begin

	inst myres : res_array[1:2] is
		value = "20K";
		tolerance = "1%";
	begin
		a(1){3,2,1,0} = +vcc;
		a(2)[3:0] = -vcc;
		b[1:2][3:0] = gnd;
	end;
	
end;
