
*** Running vivado
    with args -log KittCarPWM.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source KittCarPWM.tcl -notrace


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source KittCarPWM.tcl -notrace
Command: link_design -top KittCarPWM -part xc7a35tcpg236-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1650.000 ; gain = 0.000 ; free physical = 4273 ; free virtual = 15870
INFO: [Netlist 29-17] Analyzing 12 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/pc-fisso/Downloads/KittCarPWM/KittCarPWM.srcs/constrs_1/new/basys3.xdc]
Finished Parsing XDC File [/home/pc-fisso/Downloads/KittCarPWM/KittCarPWM.srcs/constrs_1/new/basys3.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1799.410 ; gain = 0.000 ; free physical = 4179 ; free virtual = 15776
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

7 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 1803.379 ; gain = 367.691 ; free physical = 4179 ; free virtual = 15776
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1901.098 ; gain = 97.719 ; free physical = 4174 ; free virtual = 15771

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 268e7e4a4

Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 2337.949 ; gain = 436.852 ; free physical = 3798 ; free virtual = 15395

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 268e7e4a4

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2493.887 ; gain = 0.000 ; free physical = 3644 ; free virtual = 15241
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 268e7e4a4

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2493.887 ; gain = 0.000 ; free physical = 3644 ; free virtual = 15241
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 27cdc44a9

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2493.887 ; gain = 0.000 ; free physical = 3644 ; free virtual = 15241
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common MMCM/DPLL/XPLL driver.
INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common driver.
INFO: [Opt 31-1092] Phase BUFG optimization transformed 0 BUFG(s) to MBUFG(s).
Phase 4 BUFG optimization | Checksum: 27cdc44a9

Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2493.887 ; gain = 0.000 ; free physical = 3644 ; free virtual = 15241
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 27cdc44a9

Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2493.887 ; gain = 0.000 ; free physical = 3644 ; free virtual = 15241
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 27cdc44a9

Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2493.887 ; gain = 0.000 ; free physical = 3644 ; free virtual = 15241
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2493.887 ; gain = 0.000 ; free physical = 3644 ; free virtual = 15241
Ending Logic Optimization Task | Checksum: 21d76f00e

Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2493.887 ; gain = 0.000 ; free physical = 3644 ; free virtual = 15241

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 21d76f00e

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2493.887 ; gain = 0.000 ; free physical = 3643 ; free virtual = 15240

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 21d76f00e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2493.887 ; gain = 0.000 ; free physical = 3643 ; free virtual = 15240

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2493.887 ; gain = 0.000 ; free physical = 3643 ; free virtual = 15240
Ending Netlist Obfuscation Task | Checksum: 21d76f00e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2493.887 ; gain = 0.000 ; free physical = 3643 ; free virtual = 15240
INFO: [Common 17-83] Releasing license: Implementation
27 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 2493.887 ; gain = 690.508 ; free physical = 3643 ; free virtual = 15240
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2493.887 ; gain = 0.000 ; free physical = 3643 ; free virtual = 15240
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2525.902 ; gain = 0.000 ; free physical = 3639 ; free virtual = 15237
INFO: [Common 17-1381] The checkpoint '/home/pc-fisso/Downloads/KittCarPWM/KittCarPWM.runs/impl_1/KittCarPWM_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file KittCarPWM_drc_opted.rpt -pb KittCarPWM_drc_opted.pb -rpx KittCarPWM_drc_opted.rpx
Command: report_drc -file KittCarPWM_drc_opted.rpt -pb KittCarPWM_drc_opted.pb -rpx KittCarPWM_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2019.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/pc-fisso/Downloads/KittCarPWM/KittCarPWM.runs/impl_1/KittCarPWM_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2633.758 ; gain = 0.000 ; free physical = 3618 ; free virtual = 15218
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 188476048

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2633.758 ; gain = 0.000 ; free physical = 3618 ; free virtual = 15218
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2633.758 ; gain = 0.000 ; free physical = 3618 ; free virtual = 15218

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: ad5c178e

Time (s): cpu = 00:00:00.59 ; elapsed = 00:00:00.33 . Memory (MB): peak = 2633.758 ; gain = 0.000 ; free physical = 3600 ; free virtual = 15200

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1173320f8

Time (s): cpu = 00:00:00.79 ; elapsed = 00:00:00.45 . Memory (MB): peak = 2633.758 ; gain = 0.000 ; free physical = 3616 ; free virtual = 15216

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1173320f8

Time (s): cpu = 00:00:00.79 ; elapsed = 00:00:00.45 . Memory (MB): peak = 2633.758 ; gain = 0.000 ; free physical = 3616 ; free virtual = 15216
Phase 1 Placer Initialization | Checksum: 1173320f8

Time (s): cpu = 00:00:00.80 ; elapsed = 00:00:00.46 . Memory (MB): peak = 2633.758 ; gain = 0.000 ; free physical = 3616 ; free virtual = 15216

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: ee823095

Time (s): cpu = 00:00:00.90 ; elapsed = 00:00:00.49 . Memory (MB): peak = 2633.758 ; gain = 0.000 ; free physical = 3612 ; free virtual = 15212

Phase 2.2 Global Placement Core

Phase 2.2.1 Physical Synthesis In Placer
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2633.758 ; gain = 0.000 ; free physical = 3604 ; free virtual = 15202

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |              0  |                     0  |           0  |           3  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2.1 Physical Synthesis In Placer | Checksum: e620d01d

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2633.758 ; gain = 0.000 ; free physical = 3604 ; free virtual = 15202
Phase 2.2 Global Placement Core | Checksum: c8c2f03f

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2633.758 ; gain = 0.000 ; free physical = 3604 ; free virtual = 15202
Phase 2 Global Placement | Checksum: c8c2f03f

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2633.758 ; gain = 0.000 ; free physical = 3604 ; free virtual = 15202

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1a3e0a1b9

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2633.758 ; gain = 0.000 ; free physical = 3604 ; free virtual = 15201

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1925c6110

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2633.758 ; gain = 0.000 ; free physical = 3604 ; free virtual = 15201

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 244c91fc1

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2633.758 ; gain = 0.000 ; free physical = 3604 ; free virtual = 15201

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1c37528b0

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2633.758 ; gain = 0.000 ; free physical = 3604 ; free virtual = 15201

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: dfab2d46

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2633.758 ; gain = 0.000 ; free physical = 3602 ; free virtual = 15199

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1620718cb

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2633.758 ; gain = 0.000 ; free physical = 3602 ; free virtual = 15199

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1f9231fbc

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2633.758 ; gain = 0.000 ; free physical = 3602 ; free virtual = 15199
Phase 3 Detail Placement | Checksum: 1f9231fbc

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2633.758 ; gain = 0.000 ; free physical = 3602 ; free virtual = 15199

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1fe03c770

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Phase 4.1.1.1 BUFG Insertion | Checksum: 1fe03c770

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2633.758 ; gain = 0.000 ; free physical = 3606 ; free virtual = 15203
INFO: [Place 30-746] Post Placement Timing Summary WNS=5.593. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1b99482ed

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2633.758 ; gain = 0.000 ; free physical = 3606 ; free virtual = 15203
Phase 4.1 Post Commit Optimization | Checksum: 1b99482ed

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2633.758 ; gain = 0.000 ; free physical = 3606 ; free virtual = 15203

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1b99482ed

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2633.758 ; gain = 0.000 ; free physical = 3606 ; free virtual = 15203

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1b99482ed

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2633.758 ; gain = 0.000 ; free physical = 3606 ; free virtual = 15203

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2633.758 ; gain = 0.000 ; free physical = 3606 ; free virtual = 15203
Phase 4.4 Final Placement Cleanup | Checksum: 155ff0010

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2633.758 ; gain = 0.000 ; free physical = 3606 ; free virtual = 15203
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 155ff0010

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2633.758 ; gain = 0.000 ; free physical = 3606 ; free virtual = 15203
Ending Placer Task | Checksum: 150c8a655

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2633.758 ; gain = 0.000 ; free physical = 3606 ; free virtual = 15203
INFO: [Common 17-83] Releasing license: Implementation
58 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2633.758 ; gain = 0.000 ; free physical = 3615 ; free virtual = 15212
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.20 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2633.758 ; gain = 0.000 ; free physical = 3613 ; free virtual = 15212
INFO: [Common 17-1381] The checkpoint '/home/pc-fisso/Downloads/KittCarPWM/KittCarPWM.runs/impl_1/KittCarPWM_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file KittCarPWM_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2633.758 ; gain = 0.000 ; free physical = 3607 ; free virtual = 15205
INFO: [runtcl-4] Executing : report_utilization -file KittCarPWM_utilization_placed.rpt -pb KittCarPWM_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file KittCarPWM_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2633.758 ; gain = 0.000 ; free physical = 3613 ; free virtual = 15210
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: c621d097 ConstDB: 0 ShapeSum: 8aa6d5be RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 14da49464

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2657.137 ; gain = 0.000 ; free physical = 3505 ; free virtual = 15103
Post Restoration Checksum: NetGraph: cade0169 NumContArr: 82c692fb Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 14da49464

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2657.137 ; gain = 0.000 ; free physical = 3474 ; free virtual = 15072

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 14da49464

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2676.121 ; gain = 18.984 ; free physical = 3441 ; free virtual = 15039

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 14da49464

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2676.121 ; gain = 18.984 ; free physical = 3441 ; free virtual = 15039
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 2409a2ae3

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 2690.121 ; gain = 32.984 ; free physical = 3432 ; free virtual = 15030
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.644  | TNS=0.000  | WHS=-0.145 | THS=-9.359 |

Phase 2 Router Initialization | Checksum: 2cb9e5bbe

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 2690.121 ; gain = 32.984 ; free physical = 3432 ; free virtual = 15030

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 431
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 431
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: f526e030

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 2690.121 ; gain = 32.984 ; free physical = 3433 ; free virtual = 15031

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 49
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.168  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1c6f28778

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 2690.121 ; gain = 32.984 ; free physical = 3433 ; free virtual = 15030

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.168  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: ff118213

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 2690.121 ; gain = 32.984 ; free physical = 3433 ; free virtual = 15030
Phase 4 Rip-up And Reroute | Checksum: ff118213

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 2690.121 ; gain = 32.984 ; free physical = 3433 ; free virtual = 15030

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: ff118213

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 2690.121 ; gain = 32.984 ; free physical = 3433 ; free virtual = 15030

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: ff118213

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 2690.121 ; gain = 32.984 ; free physical = 3433 ; free virtual = 15030
Phase 5 Delay and Skew Optimization | Checksum: ff118213

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 2690.121 ; gain = 32.984 ; free physical = 3433 ; free virtual = 15030

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: e029c04f

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 2690.121 ; gain = 32.984 ; free physical = 3433 ; free virtual = 15030
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.261  | TNS=0.000  | WHS=0.039  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 13a0d03c9

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 2690.121 ; gain = 32.984 ; free physical = 3433 ; free virtual = 15030
Phase 6 Post Hold Fix | Checksum: 13a0d03c9

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 2690.121 ; gain = 32.984 ; free physical = 3433 ; free virtual = 15030

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.111536 %
  Global Horizontal Routing Utilization  = 0.117907 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 160dfdd3b

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 2690.121 ; gain = 32.984 ; free physical = 3433 ; free virtual = 15030

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 160dfdd3b

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 2692.121 ; gain = 34.984 ; free physical = 3430 ; free virtual = 15028

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1893e4733

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 2692.121 ; gain = 34.984 ; free physical = 3431 ; free virtual = 15029

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=5.261  | TNS=0.000  | WHS=0.039  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1893e4733

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 2692.121 ; gain = 34.984 ; free physical = 3431 ; free virtual = 15029
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 2692.121 ; gain = 34.984 ; free physical = 3463 ; free virtual = 15061

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
76 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 2692.121 ; gain = 58.363 ; free physical = 3463 ; free virtual = 15061
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2692.121 ; gain = 0.000 ; free physical = 3463 ; free virtual = 15061
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.24 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2692.121 ; gain = 0.000 ; free physical = 3460 ; free virtual = 15060
INFO: [Common 17-1381] The checkpoint '/home/pc-fisso/Downloads/KittCarPWM/KittCarPWM.runs/impl_1/KittCarPWM_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file KittCarPWM_drc_routed.rpt -pb KittCarPWM_drc_routed.pb -rpx KittCarPWM_drc_routed.rpx
Command: report_drc -file KittCarPWM_drc_routed.rpt -pb KittCarPWM_drc_routed.pb -rpx KittCarPWM_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/pc-fisso/Downloads/KittCarPWM/KittCarPWM.runs/impl_1/KittCarPWM_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file KittCarPWM_methodology_drc_routed.rpt -pb KittCarPWM_methodology_drc_routed.pb -rpx KittCarPWM_methodology_drc_routed.rpx
Command: report_methodology -file KittCarPWM_methodology_drc_routed.rpt -pb KittCarPWM_methodology_drc_routed.pb -rpx KittCarPWM_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/pc-fisso/Downloads/KittCarPWM/KittCarPWM.runs/impl_1/KittCarPWM_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file KittCarPWM_power_routed.rpt -pb KittCarPWM_power_summary_routed.pb -rpx KittCarPWM_power_routed.rpx
Command: report_power -file KittCarPWM_power_routed.rpt -pb KittCarPWM_power_summary_routed.pb -rpx KittCarPWM_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
88 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file KittCarPWM_route_status.rpt -pb KittCarPWM_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file KittCarPWM_timing_summary_routed.rpt -pb KittCarPWM_timing_summary_routed.pb -rpx KittCarPWM_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file KittCarPWM_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file KittCarPWM_clock_utilization_routed.rpt
Command: write_bitstream -force KittCarPWM.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC CFGBVS-1] Missing CFGBVS and CONFIG_VOLTAGE Design Properties: Neither the CFGBVS nor CONFIG_VOLTAGE voltage property is set in the current_design.  Configuration bank voltage select (CFGBVS) must be set to VCCO or GND, and CONFIG_VOLTAGE must be set to the correct configuration voltage, in order to determine the I/O voltage support for the pins in bank 0.  It is suggested to specify these either using the 'Edit Device Properties' function in the GUI or directly in the XDC file using the following syntax:

 set_property CFGBVS value1 [current_design]
 #where value1 is either VCCO or GND

 set_property CONFIG_VOLTAGE value2 [current_design]
 #where value2 is the voltage provided to configuration bank 0

Refer to the device configuration user guide for more information.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./KittCarPWM.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-186] '/home/pc-fisso/Downloads/KittCarPWM/KittCarPWM.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Fri Mar 27 16:06:39 2020. For additional details about this file, please refer to the WebTalk help file at /opt/Xilinx/Vivado/2019.2/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
105 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:11 ; elapsed = 00:00:16 . Memory (MB): peak = 3029.797 ; gain = 170.289 ; free physical = 3422 ; free virtual = 15023
INFO: [Common 17-206] Exiting Vivado at Fri Mar 27 16:06:39 2020...
