 
module tb_day16();
  reg [3:0] d;
  wire [15:0] y;
  day16 DUT(y,d);
  integer i;
  initial
    begin
      $monitor("input = %b, output = %b",d,y);
      for(i = 0;i < 16; i=i+1)
        begin
          d = i;
          #5;
        end
      $finish;
    end
      initial
        begin
          $dumpfile("dump.vcd");
          $dumpvars(1);
        end
endmodule
        
