{
  "id": "00003",
  "version": "version_1",
  "verilog_file": "module.v",
  "sva_file": "sva.sv",
  "created_at": "2025-11-11T13:56:15.230618",
  "source": "preexisting_generated",
  "model_used": null,
  "module_name": "four_bit_adder",
  "original_dataset": null,
  "prompt_hash": null,
  "validation": {
    "syntax_check": true,
    "compiles_with_sv_linter": false,
    "num_assertions": 2
  },
  "judging": {
    "status": "unjudged",
    "llm_scores": [],
    "aggregate_score": null,
    "accepted": null
  }
}