
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003808                       # Number of seconds simulated
sim_ticks                                  3807916398                       # Number of ticks simulated
final_tick                               533372296335                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 293365                       # Simulator instruction rate (inst/s)
host_op_rate                                   379776                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 281894                       # Simulator tick rate (ticks/s)
host_mem_usage                               16927748                       # Number of bytes of host memory used
host_seconds                                 13508.31                       # Real time elapsed on the host
sim_insts                                  3962865025                       # Number of instructions simulated
sim_ops                                    5130138689                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1408                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       391296                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       276992                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         2048                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       114048                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data       225408                       # Number of bytes read from this memory
system.physmem.bytes_read::total              1014784                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1408                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1920                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         2048                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            7040                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       310528                       # Number of bytes written to this memory
system.physmem.bytes_written::total            310528                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           11                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         3057                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           15                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         2164                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           16                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data          891                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data         1761                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  7928                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            2426                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 2426                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst       369756                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data    102758559                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst       504213                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     72741093                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst       537827                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     29950237                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst       436984                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     59194577                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               266493246                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst       369756                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst       504213                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst       537827                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst       436984                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            1848780                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          81548009                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               81548009                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          81548009                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst       369756                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data    102758559                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst       504213                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     72741093                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst       537827                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     29950237                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst       436984                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     59194577                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              348041254                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                 9131695                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         3108183                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      2551973                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       202688                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1262222                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1204302                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          314004                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         8843                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      3200004                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              17054912                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            3108183                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1518306                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              3660776                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        1083059                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        946596                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles            1                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines          1565095                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        80774                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      8684713                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.413660                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.313195                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         5023937     57.85%     57.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          365700      4.21%     62.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          318495      3.67%     65.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          342331      3.94%     69.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          301028      3.47%     73.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          154580      1.78%     74.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          101492      1.17%     76.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          270902      3.12%     79.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1806248     20.80%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      8684713                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.340373                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.867661                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         3369063                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       902946                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          3479483                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        56719                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        876493                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       506596                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          884                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      20225165                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         6338                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        876493                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         3537389                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         514833                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       108584                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          3363906                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       283500                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      19535823                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents          531                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        179133                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        76548                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents            7                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands     27123172                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     91071209                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     91071209                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     16806914                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        10316181                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         3308                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         1710                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           750545                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      1936876                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      1007574                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        25919                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       372451                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          18413853                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         3304                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         14759922                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        28504                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      6139876                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     18800748                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved          108                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      8684713                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.699529                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.898440                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      3258103     37.52%     37.52% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1776466     20.46%     57.97% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1223807     14.09%     72.06% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       765733      8.82%     80.88% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       740651      8.53%     89.41% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       446203      5.14%     94.55% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       335558      3.86%     98.41% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        73860      0.85%     99.26% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        64332      0.74%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      8684713                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         108044     69.47%     69.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             5      0.00%     69.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     69.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     69.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     69.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     69.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     69.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     69.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     69.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     69.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     69.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     69.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     69.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     69.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     69.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     69.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     69.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     69.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     69.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     69.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     69.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     69.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     69.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     69.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     69.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     69.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     69.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     69.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         21216     13.64%     83.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        26272     16.89%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     12136048     82.22%     82.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       200809      1.36%     83.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     83.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     83.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     83.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     83.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     83.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     83.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     83.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     83.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     83.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     83.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     83.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     83.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     83.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     83.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     83.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     83.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     83.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     83.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     83.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     83.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     83.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     83.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     83.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         1597      0.01%     83.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     83.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      1577115     10.69%     94.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       844353      5.72%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      14759922                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.616340                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             155537                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.010538                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     38388596                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     24557157                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     14349113                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      14915459                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        26301                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       707673                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           39                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          127                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       227674                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads           67                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        876493                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         436556                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        17153                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     18417157                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        28276                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      1936876                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      1007574                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         1706                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         11963                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents          748                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          127                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       122348                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       114937                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       237285                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     14505042                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      1484544                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       254878                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2306506                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         2056328                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            821962                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.588428                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              14363317                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             14349113                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          9357776                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         26126802                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.571353                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.358168                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     12239327                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      6178300                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         3196                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       204792                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      7808220                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.567493                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.154077                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      3283216     42.05%     42.05% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      2040934     26.14%     68.19% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       833869     10.68%     78.87% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       428086      5.48%     84.35% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       369344      4.73%     89.08% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       181981      2.33%     91.41% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       202424      2.59%     94.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       102356      1.31%     95.31% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       366010      4.69%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      7808220                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      12239327                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               2009100                       # Number of memory references committed
system.switch_cpus0.commit.loads              1229200                       # Number of loads committed
system.switch_cpus0.commit.membars               1598                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1755939                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         11011698                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       240662                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       366010                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            25859837                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           37712728                       # The number of ROB writes
system.switch_cpus0.timesIdled                   4554                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 446982                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             12239327                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.913169                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.913169                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.095087                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.095087                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        65499152                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       19675136                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       18975695                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          3196                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                 9131695                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         3172644                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      2770231                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       202218                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1572711                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1516005                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          228885                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         6510                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      3717137                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              17624982                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            3172644                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1744890                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              3634324                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles         993735                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        490061                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           30                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines          1832145                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        80639                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      8631912                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.355063                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.170839                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         4997588     57.90%     57.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          181648      2.10%     60.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          332303      3.85%     63.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          312021      3.61%     67.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          504047      5.84%     73.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          519403      6.02%     79.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          125258      1.45%     80.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7           95526      1.11%     81.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1564118     18.12%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      8631912                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.347432                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.930089                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         3837974                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       475315                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          3514851                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        14181                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        789590                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       349671                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          781                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      19742347                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1317                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        789590                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         4003767                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         197313                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles        50751                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          3361834                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       228656                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      19205340                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents            6                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents         76892                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents        94071                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands     25541350                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     87455145                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     87455145                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     16566594                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps         8974718                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         2292                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         1116                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           611842                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      2928299                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       646028                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        11444                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       302093                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          18175279                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         2230                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         15304421                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        20483                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      5484506                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     15128294                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved            2                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      8631912                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.773005                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.835208                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      3021792     35.01%     35.01% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1582302     18.33%     53.34% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1439802     16.68%     70.02% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       850685      9.86%     79.87% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       878163     10.17%     90.05% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       523905      6.07%     96.12% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       230776      2.67%     98.79% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        62269      0.72%     99.51% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        42218      0.49%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      8631912                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          60852     66.62%     66.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     66.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     66.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     66.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     66.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     66.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     66.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     66.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     66.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     66.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     66.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     66.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     66.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     66.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     66.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     66.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     66.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     66.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     66.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     66.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     66.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     66.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     66.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     66.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     66.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     66.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     66.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     66.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     66.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         19530     21.38%     88.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        10954     11.99%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     12027276     78.59%     78.59% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       121967      0.80%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1116      0.01%     79.39% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     79.39% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.39% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.39% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      2609411     17.05%     96.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       544651      3.56%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      15304421                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.675967                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt              91336                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.005968                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     39352573                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     23662068                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     14810917                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      15395757                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        38077                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       844724                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           85                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation           54                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       157817                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        789590                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         127450                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         6929                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     18177513                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        22245                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      2928299                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       646028                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         1116                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          3407                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents           23                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents           54                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       107524                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       119706                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       227230                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     15021544                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      2507366                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       282877                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    4                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             3039575                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         2269299                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            532209                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.644990                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              14827218                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             14810917                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          9104760                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         22311269                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.621924                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.408079                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     11092197                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     12623182                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      5554394                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         2228                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       202564                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      7842322                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.609623                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.308742                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      3631894     46.31%     46.31% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      1657859     21.14%     67.45% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       917670     11.70%     79.15% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       314606      4.01%     83.16% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       304262      3.88%     87.04% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       130277      1.66%     88.71% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       335762      4.28%     92.99% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7        96776      1.23%     94.22% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       453216      5.78%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      7842322                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     11092197                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      12623182                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               2571773                       # Number of memory references committed
system.switch_cpus1.commit.loads              2083563                       # Number of loads committed
system.switch_cpus1.commit.membars               1114                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1973701                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         11026132                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       172320                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       453216                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            25566682                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           37145420                       # The number of ROB writes
system.switch_cpus1.timesIdled                   3894                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 499783                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           11092197                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             12623182                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     11092197                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.823254                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.823254                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.214692                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.214692                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        69437736                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       19445589                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       20296763                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          2228                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles                 9131695                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups         3350796                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted      2734600                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect       224879                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      1421625                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         1318377                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS          346199                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect         9972                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles      3473358                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts              18205595                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches            3350796                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches      1664576                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles              3947066                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        1171048                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles        734061                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.PendingTrapStallCycles            8                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines          1691140                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes        87026                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples      9098818                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.475106                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.320817                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0         5151752     56.62%     56.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1          324320      3.56%     60.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2          482572      5.30%     65.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3          336173      3.69%     69.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4          235608      2.59%     71.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5          229716      2.52%     74.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          140392      1.54%     75.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          297084      3.27%     79.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8         1901201     20.90%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total      9098818                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.366941                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               1.993671                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles         3571481                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles       759738                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles          3768175                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        55265                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles        944153                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved       563389                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          202                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts      21809428                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1012                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles        944153                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles         3772772                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles          52438                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles       419217                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles          3618119                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles       292114                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts      21154214                       # Number of instructions processed by rename
system.switch_cpus2.rename.IQFullEvents        120968                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents        99758                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands     29670375                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups     98478567                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups     98478567                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps     18230693                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        11439671                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts         3799                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts         1817                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts           872637                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads      1942854                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores       990822                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads        11800                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores       319960                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded          19708200                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded         3629                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued         15732598                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        31194                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined      6591463                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     20177112                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved            5                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples      9098818                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.729082                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.911482                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0      3401593     37.38%     37.38% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1      1764531     19.39%     56.78% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2      1295561     14.24%     71.02% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3       854073      9.39%     80.40% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4       853146      9.38%     89.78% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5       412768      4.54%     94.32% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6       365274      4.01%     98.33% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7        68318      0.75%     99.08% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8        83554      0.92%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total      9098818                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu          85654     71.22%     71.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead         16944     14.09%     85.31% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite        17668     14.69%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu     13158737     83.64%     83.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult       198377      1.26%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc         1811      0.01%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead      1548810      9.84%     94.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite       824863      5.24%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total      15732598                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.722856                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             120266                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.007644                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads     40715474                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes     26303334                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses     15294102                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses      15852864                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads        49307                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads       758114                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses          706                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation           42                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       237415                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles        944153                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles          27317                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles         5200                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts     19711831                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts        68401                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts      1942854                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts       990822                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts         1817                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents          4350                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents           42                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect       136704                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect       122105                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts       258809                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts     15441454                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts      1445675                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts       291144                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs             2250583                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches         2193143                       # Number of branches executed
system.switch_cpus2.iew.exec_stores            804908                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.690973                       # Inst execution rate
system.switch_cpus2.iew.wb_sent              15300942                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count             15294102                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers          9908135                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers         28158788                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.674837                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.351867                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts     10599796                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps     13065934                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts      6645931                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls         3624                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts       226524                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples      8154665                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.602265                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.160538                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0      3264313     40.03%     40.03% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1      2267685     27.81%     67.84% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2       857198     10.51%     78.35% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3       478953      5.87%     84.22% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4       407488      5.00%     89.22% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5       182491      2.24%     91.46% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6       174290      2.14%     93.60% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       119129      1.46%     95.06% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8       403118      4.94%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total      8154665                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts     10599796                       # Number of instructions committed
system.switch_cpus2.commit.committedOps      13065934                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs               1938147                       # Number of memory references committed
system.switch_cpus2.commit.loads              1184740                       # Number of loads committed
system.switch_cpus2.commit.membars               1812                       # Number of memory barriers committed
system.switch_cpus2.commit.branches           1895727                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts         11762722                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls       270244                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events       403118                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads            27463412                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes           40368484                       # The number of ROB writes
system.switch_cpus2.timesIdled                   1813                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                  32877                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts           10599796                       # Number of Instructions Simulated
system.switch_cpus2.committedOps             13065934                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total     10599796                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.861497                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.861497                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.160770                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.160770                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads        69352269                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes       21276063                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads       20038133                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes          3624                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus3.numCycles                 9131695                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups         3173484                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted      2584490                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect       213271                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups      1349796                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits         1247842                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS          325708                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect         9475                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles      3504328                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts              17326859                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches            3173484                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches      1573550                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles              3638979                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        1091958                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles        698676                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.PendingTrapStallCycles           31                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.CacheLines          1712711                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes        85540                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples      8717223                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     2.448176                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     3.287660                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0         5078244     58.26%     58.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1          195698      2.24%     60.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2          256578      2.94%     63.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3          384415      4.41%     67.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4          373372      4.28%     72.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5          284782      3.27%     75.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6          169219      1.94%     77.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7          252834      2.90%     80.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8         1722081     19.75%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total      8717223                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.347524                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               1.897442                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles         3620029                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles       687389                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles          3507069                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles        27705                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles        875030                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved       535484                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          196                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts      20725989                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1077                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles        875030                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles         3813666                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles         126010                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles       280291                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles          3336467                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles       285753                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts      20118627                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents          116                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents        123086                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents        89997                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands     28037140                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups     93683683                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups     93683683                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps     17383381                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps        10653759                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts         4153                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts         2294                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts           812035                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads      1865363                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores       984182                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads        19200                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores       330887                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded          18688839                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded         3939                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued         15036860                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued        28943                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined      6102284                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined     18553550                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved          547                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples      8717223                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     1.724960                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.893996                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0      3130023     35.91%     35.91% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1      1882526     21.60%     57.50% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2      1218196     13.97%     71.48% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3       827479      9.49%     80.97% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4       774113      8.88%     89.85% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5       413070      4.74%     94.59% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6       304778      3.50%     98.08% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7        91269      1.05%     99.13% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8        75769      0.87%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total      8717223                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu          73815     69.32%     69.32% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     69.32% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     69.32% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     69.32% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     69.32% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     69.32% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     69.32% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     69.32% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     69.32% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     69.32% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     69.32% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     69.32% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     69.32% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     69.32% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     69.32% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     69.32% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     69.32% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     69.32% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     69.32% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     69.32% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     69.32% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     69.32% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     69.32% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     69.32% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     69.32% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     69.32% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     69.32% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.32% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     69.32% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead         15040     14.12%     83.45% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite        17627     16.55%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu     12513432     83.22%     83.22% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult       212267      1.41%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc         1697      0.01%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.64% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead      1485076      9.88%     94.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite       824388      5.48%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total      15036860                       # Type of FU issued
system.switch_cpus3.iq.rate                  1.646667                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt             106482                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.007081                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads     38926368                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes     24795146                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses     14613306                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses      15143342                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads        51403                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads       718043                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses          236                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation           88                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores       248845                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked           17                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles        875030                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles          81947                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles        10204                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts     18692783                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts       129839                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts      1865363                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts       984182                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts         2243                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents          7716                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents           88                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect       129888                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect       120738                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts       250626                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts     14747936                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts      1397797                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts       288924                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs             2204000                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches         2065399                       # Number of branches executed
system.switch_cpus3.iew.exec_stores            806203                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            1.615027                       # Inst execution rate
system.switch_cpus3.iew.wb_sent              14617390                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count             14613306                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers          9386607                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers         26361178                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              1.600284                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.356077                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts     10180435                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps     12513081                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts      6179771                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls         3392                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts       216491                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples      7842193                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     1.595610                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     2.141980                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0      3120484     39.79%     39.79% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1      2209013     28.17%     67.96% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2       812337     10.36%     78.32% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3       466012      5.94%     84.26% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4       388102      4.95%     89.21% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5       193511      2.47%     91.68% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6       189448      2.42%     94.09% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7        81581      1.04%     95.13% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8       381705      4.87%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total      7842193                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts     10180435                       # Number of instructions committed
system.switch_cpus3.commit.committedOps      12513081                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs               1882657                       # Number of memory references committed
system.switch_cpus3.commit.loads              1147320                       # Number of loads committed
system.switch_cpus3.commit.membars               1696                       # Number of memory barriers committed
system.switch_cpus3.commit.branches           1794906                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts         11278738                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls       255375                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events       381705                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads            26153340                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes           38261198                       # The number of ROB writes
system.switch_cpus3.timesIdled                   3622                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                 414472                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts           10180435                       # Number of Instructions Simulated
system.switch_cpus3.committedOps             12513081                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total     10180435                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      0.896985                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.896985                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      1.114846                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                1.114846                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads        66367216                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes       20186883                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads       19140934                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes          3392                       # number of misc regfile writes
system.l20.replacements                          3068                       # number of replacements
system.l20.tagsinuse                             2048                       # Cycle average of tags in use
system.l20.total_refs                          289356                       # Total number of references to valid blocks.
system.l20.sampled_refs                          5116                       # Sample count of references to valid blocks.
system.l20.avg_refs                         56.559030                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks            3.745355                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     4.568103                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  1109.436360                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data           930.250181                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.001829                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.002231                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.541717                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.454224                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data         6877                       # number of ReadReq hits
system.l20.ReadReq_hits::total                   6877                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks            1111                       # number of Writeback hits
system.l20.Writeback_hits::total                 1111                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data         6877                       # number of demand (read+write) hits
system.l20.demand_hits::total                    6877                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data         6877                       # number of overall hits
system.l20.overall_hits::total                   6877                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           11                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data         3057                       # number of ReadReq misses
system.l20.ReadReq_misses::total                 3068                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           11                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data         3057                       # number of demand (read+write) misses
system.l20.demand_misses::total                  3068                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           11                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data         3057                       # number of overall misses
system.l20.overall_misses::total                 3068                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      1418468                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data    508742577                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total      510161045                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      1418468                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data    508742577                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total       510161045                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      1418468                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data    508742577                       # number of overall miss cycles
system.l20.overall_miss_latency::total      510161045                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           11                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data         9934                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total               9945                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks         1111                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total             1111                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           11                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data         9934                       # number of demand (read+write) accesses
system.l20.demand_accesses::total                9945                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           11                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data         9934                       # number of overall (read+write) accesses
system.l20.overall_accesses::total               9945                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.307731                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.308497                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.307731                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.308497                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.307731                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.308497                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 128951.636364                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 166418.899902                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 166284.564863                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 128951.636364                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 166418.899902                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 166284.564863                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 128951.636364                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 166418.899902                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 166284.564863                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                 580                       # number of writebacks
system.l20.writebacks::total                      580                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           11                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data         3057                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total            3068                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           11                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data         3057                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total             3068                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           11                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data         3057                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total            3068                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      1293838                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data    473964826                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total    475258664                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      1293838                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data    473964826                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total    475258664                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      1293838                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data    473964826                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total    475258664                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.307731                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.308497                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.307731                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.308497                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.307731                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.308497                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 117621.636364                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 155042.468433                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 154908.299870                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 117621.636364                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 155042.468433                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 154908.299870                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 117621.636364                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 155042.468433                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 154908.299870                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                          2179                       # number of replacements
system.l21.tagsinuse                             2048                       # Cycle average of tags in use
system.l21.total_refs                           80617                       # Total number of references to valid blocks.
system.l21.sampled_refs                          4227                       # Sample count of references to valid blocks.
system.l21.avg_refs                         19.071919                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks                  30                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    10.719970                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  1042.243435                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data           965.036594                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.014648                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.005234                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.508908                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.471209                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data         3312                       # number of ReadReq hits
system.l21.ReadReq_hits::total                   3312                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks             797                       # number of Writeback hits
system.l21.Writeback_hits::total                  797                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data         3312                       # number of demand (read+write) hits
system.l21.demand_hits::total                    3312                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data         3312                       # number of overall hits
system.l21.overall_hits::total                   3312                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           15                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data         2164                       # number of ReadReq misses
system.l21.ReadReq_misses::total                 2179                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           15                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data         2164                       # number of demand (read+write) misses
system.l21.demand_misses::total                  2179                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           15                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data         2164                       # number of overall misses
system.l21.overall_misses::total                 2179                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      2142218                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data    301252520                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total      303394738                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      2142218                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data    301252520                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total       303394738                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      2142218                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data    301252520                       # number of overall miss cycles
system.l21.overall_miss_latency::total      303394738                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           15                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data         5476                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total               5491                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks          797                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total              797                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           15                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data         5476                       # number of demand (read+write) accesses
system.l21.demand_accesses::total                5491                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           15                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data         5476                       # number of overall (read+write) accesses
system.l21.overall_accesses::total               5491                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.395179                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.396831                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.395179                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.396831                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.395179                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.396831                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 142814.533333                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 139210.961183                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 139235.767783                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 142814.533333                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 139210.961183                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 139235.767783                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 142814.533333                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 139210.961183                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 139235.767783                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                 324                       # number of writebacks
system.l21.writebacks::total                      324                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           15                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data         2164                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total            2179                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           15                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data         2164                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total             2179                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           15                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data         2164                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total            2179                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      1966268                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data    275561957                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total    277528225                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      1966268                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data    275561957                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total    277528225                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      1966268                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data    275561957                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total    277528225                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.395179                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.396831                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.395179                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.396831                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.395179                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.396831                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 131084.533333                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 127339.166821                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 127364.949518                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 131084.533333                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 127339.166821                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 127364.949518                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 131084.533333                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 127339.166821                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 127364.949518                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                           907                       # number of replacements
system.l22.tagsinuse                             2048                       # Cycle average of tags in use
system.l22.total_refs                          168867                       # Total number of references to valid blocks.
system.l22.sampled_refs                          2955                       # Sample count of references to valid blocks.
system.l22.avg_refs                         57.146193                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks                  36                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst    15.404759                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data   446.004700                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data          1550.590540                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.017578                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.007522                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.217776                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.757124                       # Average percentage of cache occupancy
system.l22.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.data         2674                       # number of ReadReq hits
system.l22.ReadReq_hits::total                   2674                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks             877                       # number of Writeback hits
system.l22.Writeback_hits::total                  877                       # number of Writeback hits
system.l22.demand_hits::switch_cpus2.data         2674                       # number of demand (read+write) hits
system.l22.demand_hits::total                    2674                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.data         2674                       # number of overall hits
system.l22.overall_hits::total                   2674                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           16                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data          891                       # number of ReadReq misses
system.l22.ReadReq_misses::total                  907                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           16                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data          891                       # number of demand (read+write) misses
system.l22.demand_misses::total                   907                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           16                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data          891                       # number of overall misses
system.l22.overall_misses::total                  907                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst      3501115                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data    141925747                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total      145426862                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst      3501115                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data    141925747                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total       145426862                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst      3501115                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data    141925747                       # number of overall miss cycles
system.l22.overall_miss_latency::total      145426862                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           16                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data         3565                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total               3581                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks          877                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total              877                       # number of Writeback accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           16                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data         3565                       # number of demand (read+write) accesses
system.l22.demand_accesses::total                3581                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           16                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data         3565                       # number of overall (read+write) accesses
system.l22.overall_accesses::total               3581                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.249930                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.253281                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.249930                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.253281                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.249930                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.253281                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 218819.687500                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 159288.156004                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 160338.326351                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 218819.687500                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 159288.156004                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 160338.326351                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 218819.687500                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 159288.156004                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 160338.326351                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                 496                       # number of writebacks
system.l22.writebacks::total                      496                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           16                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data          891                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total             907                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           16                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data          891                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total              907                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           16                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data          891                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total             907                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst      3318602                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data    131774867                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total    135093469                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst      3318602                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data    131774867                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total    135093469                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst      3318602                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data    131774867                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total    135093469                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.249930                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.253281                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.249930                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.253281                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.249930                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.253281                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 207412.625000                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 147895.473625                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 148945.390298                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 207412.625000                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 147895.473625                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 148945.390298                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 207412.625000                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 147895.473625                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 148945.390298                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l23.replacements                          1775                       # number of replacements
system.l23.tagsinuse                      2047.939802                       # Cycle average of tags in use
system.l23.total_refs                          159260                       # Total number of references to valid blocks.
system.l23.sampled_refs                          3823                       # Sample count of references to valid blocks.
system.l23.avg_refs                         41.658383                       # Average number of references to valid blocks.
system.l23.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l23.occ_blocks::writebacks           29.705678                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.inst    10.423037                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.data   845.945614                       # Average occupied blocks per requestor
system.l23.occ_blocks::cpu3.data          1161.865473                       # Average occupied blocks per requestor
system.l23.occ_percent::writebacks           0.014505                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.inst     0.005089                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.data     0.413059                       # Average percentage of cache occupancy
system.l23.occ_percent::cpu3.data            0.567317                       # Average percentage of cache occupancy
system.l23.occ_percent::total                0.999971                       # Average percentage of cache occupancy
system.l23.ReadReq_hits::switch_cpus3.data         3430                       # number of ReadReq hits
system.l23.ReadReq_hits::total                   3430                       # number of ReadReq hits
system.l23.Writeback_hits::writebacks            1929                       # number of Writeback hits
system.l23.Writeback_hits::total                 1929                       # number of Writeback hits
system.l23.demand_hits::switch_cpus3.data         3430                       # number of demand (read+write) hits
system.l23.demand_hits::total                    3430                       # number of demand (read+write) hits
system.l23.overall_hits::switch_cpus3.data         3430                       # number of overall hits
system.l23.overall_hits::total                   3430                       # number of overall hits
system.l23.ReadReq_misses::switch_cpus3.inst           13                       # number of ReadReq misses
system.l23.ReadReq_misses::switch_cpus3.data         1760                       # number of ReadReq misses
system.l23.ReadReq_misses::total                 1773                       # number of ReadReq misses
system.l23.ReadExReq_misses::switch_cpus3.data            1                       # number of ReadExReq misses
system.l23.ReadExReq_misses::total                  1                       # number of ReadExReq misses
system.l23.demand_misses::switch_cpus3.inst           13                       # number of demand (read+write) misses
system.l23.demand_misses::switch_cpus3.data         1761                       # number of demand (read+write) misses
system.l23.demand_misses::total                  1774                       # number of demand (read+write) misses
system.l23.overall_misses::switch_cpus3.inst           13                       # number of overall misses
system.l23.overall_misses::switch_cpus3.data         1761                       # number of overall misses
system.l23.overall_misses::total                 1774                       # number of overall misses
system.l23.ReadReq_miss_latency::switch_cpus3.inst      3180514                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::switch_cpus3.data    259021764                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::total      262202278                       # number of ReadReq miss cycles
system.l23.ReadExReq_miss_latency::switch_cpus3.data        43851                       # number of ReadExReq miss cycles
system.l23.ReadExReq_miss_latency::total        43851                       # number of ReadExReq miss cycles
system.l23.demand_miss_latency::switch_cpus3.inst      3180514                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::switch_cpus3.data    259065615                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::total       262246129                       # number of demand (read+write) miss cycles
system.l23.overall_miss_latency::switch_cpus3.inst      3180514                       # number of overall miss cycles
system.l23.overall_miss_latency::switch_cpus3.data    259065615                       # number of overall miss cycles
system.l23.overall_miss_latency::total      262246129                       # number of overall miss cycles
system.l23.ReadReq_accesses::switch_cpus3.inst           13                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::switch_cpus3.data         5190                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::total               5203                       # number of ReadReq accesses(hits+misses)
system.l23.Writeback_accesses::writebacks         1929                       # number of Writeback accesses(hits+misses)
system.l23.Writeback_accesses::total             1929                       # number of Writeback accesses(hits+misses)
system.l23.ReadExReq_accesses::switch_cpus3.data            1                       # number of ReadExReq accesses(hits+misses)
system.l23.ReadExReq_accesses::total                1                       # number of ReadExReq accesses(hits+misses)
system.l23.demand_accesses::switch_cpus3.inst           13                       # number of demand (read+write) accesses
system.l23.demand_accesses::switch_cpus3.data         5191                       # number of demand (read+write) accesses
system.l23.demand_accesses::total                5204                       # number of demand (read+write) accesses
system.l23.overall_accesses::switch_cpus3.inst           13                       # number of overall (read+write) accesses
system.l23.overall_accesses::switch_cpus3.data         5191                       # number of overall (read+write) accesses
system.l23.overall_accesses::total               5204                       # number of overall (read+write) accesses
system.l23.ReadReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::switch_cpus3.data     0.339114                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::total          0.340765                       # miss rate for ReadReq accesses
system.l23.ReadExReq_miss_rate::switch_cpus3.data            1                       # miss rate for ReadExReq accesses
system.l23.ReadExReq_miss_rate::total               1                       # miss rate for ReadExReq accesses
system.l23.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.l23.demand_miss_rate::switch_cpus3.data     0.339241                       # miss rate for demand accesses
system.l23.demand_miss_rate::total           0.340892                       # miss rate for demand accesses
system.l23.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.l23.overall_miss_rate::switch_cpus3.data     0.339241                       # miss rate for overall accesses
system.l23.overall_miss_rate::total          0.340892                       # miss rate for overall accesses
system.l23.ReadReq_avg_miss_latency::switch_cpus3.inst 244654.923077                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::switch_cpus3.data 147171.456818                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::total 147886.225606                       # average ReadReq miss latency
system.l23.ReadExReq_avg_miss_latency::switch_cpus3.data        43851                       # average ReadExReq miss latency
system.l23.ReadExReq_avg_miss_latency::total        43851                       # average ReadExReq miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.inst 244654.923077                       # average overall miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.data 147112.785349                       # average overall miss latency
system.l23.demand_avg_miss_latency::total 147827.581172                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.inst 244654.923077                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.data 147112.785349                       # average overall miss latency
system.l23.overall_avg_miss_latency::total 147827.581172                       # average overall miss latency
system.l23.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l23.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l23.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l23.blocked::no_targets                      0                       # number of cycles access was blocked
system.l23.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l23.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l23.fast_writes                              0                       # number of fast writes performed
system.l23.cache_copies                             0                       # number of cache copies performed
system.l23.writebacks::writebacks                1026                       # number of writebacks
system.l23.writebacks::total                     1026                       # number of writebacks
system.l23.ReadReq_mshr_misses::switch_cpus3.inst           13                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::switch_cpus3.data         1760                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::total            1773                       # number of ReadReq MSHR misses
system.l23.ReadExReq_mshr_misses::switch_cpus3.data            1                       # number of ReadExReq MSHR misses
system.l23.ReadExReq_mshr_misses::total             1                       # number of ReadExReq MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.inst           13                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.data         1761                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::total             1774                       # number of demand (read+write) MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.inst           13                       # number of overall MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.data         1761                       # number of overall MSHR misses
system.l23.overall_mshr_misses::total            1774                       # number of overall MSHR misses
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.inst      3032566                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.data    238913405                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::total    241945971                       # number of ReadReq MSHR miss cycles
system.l23.ReadExReq_mshr_miss_latency::switch_cpus3.data        32521                       # number of ReadExReq MSHR miss cycles
system.l23.ReadExReq_mshr_miss_latency::total        32521                       # number of ReadExReq MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.inst      3032566                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.data    238945926                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::total    241978492                       # number of demand (read+write) MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.inst      3032566                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.data    238945926                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::total    241978492                       # number of overall MSHR miss cycles
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.data     0.339114                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::total     0.340765                       # mshr miss rate for ReadReq accesses
system.l23.ReadExReq_mshr_miss_rate::switch_cpus3.data            1                       # mshr miss rate for ReadExReq accesses
system.l23.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.data     0.339241                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::total      0.340892                       # mshr miss rate for demand accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.data     0.339241                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::total     0.340892                       # mshr miss rate for overall accesses
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 233274.307692                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 135746.252841                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::total 136461.348562                       # average ReadReq mshr miss latency
system.l23.ReadExReq_avg_mshr_miss_latency::switch_cpus3.data        32521                       # average ReadExReq mshr miss latency
system.l23.ReadExReq_avg_mshr_miss_latency::total        32521                       # average ReadExReq mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.inst 233274.307692                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.data 135687.635434                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::total 136402.757610                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.inst 233274.307692                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.data 135687.635434                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::total 136402.757610                       # average overall mshr miss latency
system.l23.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               550.964931                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001572745                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   551                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1817736.379310                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    10.964931                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          540                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.017572                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.865385                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.882957                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1565084                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1565084                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1565084                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1565084                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1565084                       # number of overall hits
system.cpu0.icache.overall_hits::total        1565084                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           11                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           11                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           11                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            11                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           11                       # number of overall misses
system.cpu0.icache.overall_misses::total           11                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      1469838                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      1469838                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      1469838                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      1469838                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      1469838                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      1469838                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1565095                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1565095                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1565095                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1565095                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1565095                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1565095                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000007                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000007                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000007                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000007                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000007                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000007                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 133621.636364                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 133621.636364                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 133621.636364                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 133621.636364                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 133621.636364                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 133621.636364                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           11                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           11                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           11                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           11                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           11                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           11                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      1429468                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      1429468                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      1429468                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      1429468                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      1429468                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      1429468                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000007                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000007                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000007                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000007                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000007                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000007                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 129951.636364                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 129951.636364                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 129951.636364                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 129951.636364                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 129951.636364                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 129951.636364                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                  9934                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               174467419                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 10190                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              17121.434642                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   229.914477                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    26.085523                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.898103                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.101897                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      1165679                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        1165679                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       776677                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        776677                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1643                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1643                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1598                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1598                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      1942356                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1942356                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      1942356                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1942356                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        38907                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        38907                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           15                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           15                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        38922                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         38922                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        38922                       # number of overall misses
system.cpu0.dcache.overall_misses::total        38922                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   2406470911                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   2406470911                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data       581083                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total       581083                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   2407051994                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   2407051994                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   2407051994                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   2407051994                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      1204586                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      1204586                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       776692                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       776692                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1643                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1643                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1598                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1598                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      1981278                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      1981278                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      1981278                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      1981278                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.032299                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.032299                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000019                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000019                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.019645                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.019645                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.019645                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.019645                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 61851.875267                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 61851.875267                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 38738.866667                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 38738.866667                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 61842.967833                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 61842.967833                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 61842.967833                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 61842.967833                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         1111                       # number of writebacks
system.cpu0.dcache.writebacks::total             1111                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        28973                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        28973                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           15                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           15                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        28988                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        28988                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        28988                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        28988                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         9934                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         9934                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         9934                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         9934                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         9934                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         9934                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    563856885                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    563856885                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    563856885                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    563856885                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    563856885                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    563856885                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.008247                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008247                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.005014                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.005014                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.005014                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.005014                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 56760.306523                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 56760.306523                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 56760.306523                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 56760.306523                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 56760.306523                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 56760.306523                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               541.939336                       # Cycle average of tags in use
system.cpu1.icache.total_refs               913298119                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   542                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1685051.880074                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    14.939336                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          527                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.023941                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.844551                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.868493                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1832129                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1832129                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1832129                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1832129                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1832129                       # number of overall hits
system.cpu1.icache.overall_hits::total        1832129                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           16                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           16                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           16                       # number of overall misses
system.cpu1.icache.overall_misses::total           16                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      2314733                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      2314733                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      2314733                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      2314733                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      2314733                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      2314733                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1832145                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1832145                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1832145                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1832145                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1832145                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1832145                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000009                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000009                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000009                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000009                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000009                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000009                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 144670.812500                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 144670.812500                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 144670.812500                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 144670.812500                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 144670.812500                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 144670.812500                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            1                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            1                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           15                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           15                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           15                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           15                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           15                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           15                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2176232                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2176232                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2176232                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2176232                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2176232                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2176232                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000008                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000008                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000008                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000008                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000008                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000008                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 145082.133333                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 145082.133333                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 145082.133333                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 145082.133333                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 145082.133333                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 145082.133333                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  5476                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               207727933                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  5732                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              36240.044138                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   199.677442                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    56.322558                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.779990                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.220010                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      2270520                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        2270520                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       485980                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        485980                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         1115                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1115                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1114                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1114                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      2756500                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         2756500                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      2756500                       # number of overall hits
system.cpu1.dcache.overall_hits::total        2756500                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        18605                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        18605                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        18605                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         18605                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        18605                       # number of overall misses
system.cpu1.dcache.overall_misses::total        18605                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   1809581400                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   1809581400                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   1809581400                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   1809581400                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   1809581400                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   1809581400                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      2289125                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      2289125                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       485980                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       485980                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         1115                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1115                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1114                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1114                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      2775105                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      2775105                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      2775105                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      2775105                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.008128                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.008128                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.006704                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.006704                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.006704                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.006704                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 97263.176565                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 97263.176565                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 97263.176565                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 97263.176565                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 97263.176565                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 97263.176565                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks          797                       # number of writebacks
system.cpu1.dcache.writebacks::total              797                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        13129                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        13129                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        13129                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        13129                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        13129                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        13129                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         5476                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         5476                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         5476                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         5476                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         5476                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         5476                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    326834861                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    326834861                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    326834861                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    326834861                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    326834861                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    326834861                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.002392                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.002392                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.001973                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.001973                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.001973                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.001973                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 59684.963660                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 59684.963660                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 59684.963660                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 59684.963660                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 59684.963660                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 59684.963660                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               461.963425                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1008041687                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   462                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2181908.413420                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    15.963425                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          446                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.025582                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.714744                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.740326                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst      1691122                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        1691122                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst      1691122                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         1691122                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst      1691122                       # number of overall hits
system.cpu2.icache.overall_hits::total        1691122                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           18                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           18                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           18                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            18                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           18                       # number of overall misses
system.cpu2.icache.overall_misses::total           18                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      3864279                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      3864279                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      3864279                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      3864279                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      3864279                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      3864279                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst      1691140                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      1691140                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst      1691140                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      1691140                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst      1691140                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      1691140                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000011                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000011                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000011                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000011                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000011                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000011                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 214682.166667                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 214682.166667                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 214682.166667                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 214682.166667                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 214682.166667                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 214682.166667                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            2                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            2                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            2                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           16                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           16                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           16                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           16                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           16                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           16                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      3517436                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      3517436                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      3517436                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      3517436                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      3517436                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      3517436                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000009                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000009                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000009                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000009                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 219839.750000                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 219839.750000                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 219839.750000                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 219839.750000                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 219839.750000                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 219839.750000                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                  3565                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               148994836                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                  3821                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs              38993.676001                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   215.122471                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    40.877529                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.840322                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.159678                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      1100724                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        1100724                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data       749784                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        749784                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data         1814                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         1814                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data         1812                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         1812                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data      1850508                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         1850508                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data      1850508                       # number of overall hits
system.cpu2.dcache.overall_hits::total        1850508                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data         7228                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total         7228                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data         7228                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total          7228                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data         7228                       # number of overall misses
system.cpu2.dcache.overall_misses::total         7228                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data    399419334                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total    399419334                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data    399419334                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total    399419334                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data    399419334                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total    399419334                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      1107952                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      1107952                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data       749784                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       749784                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data         1814                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         1814                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data         1812                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         1812                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data      1857736                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      1857736                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data      1857736                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      1857736                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.006524                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.006524                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.003891                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.003891                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.003891                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.003891                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 55260.007471                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 55260.007471                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 55260.007471                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 55260.007471                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 55260.007471                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 55260.007471                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks          877                       # number of writebacks
system.cpu2.dcache.writebacks::total              877                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data         3663                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total         3663                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data         3663                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total         3663                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data         3663                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total         3663                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data         3565                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total         3565                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data         3565                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total         3565                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data         3565                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total         3565                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data    162318568                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    162318568                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data    162318568                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total    162318568                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data    162318568                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total    162318568                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.003218                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003218                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.001919                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.001919                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.001919                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.001919                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 45531.155119                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 45531.155119                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 45531.155119                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 45531.155119                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 45531.155119                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 45531.155119                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               495.971061                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1004936115                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              2026080.877016                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    12.971061                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          483                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.020787                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.774038                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.794825                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst      1712694                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        1712694                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst      1712694                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         1712694                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst      1712694                       # number of overall hits
system.cpu3.icache.overall_hits::total        1712694                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           17                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           17                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           17                       # number of overall misses
system.cpu3.icache.overall_misses::total           17                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      4287513                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      4287513                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      4287513                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      4287513                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      4287513                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      4287513                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst      1712711                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      1712711                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst      1712711                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      1712711                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst      1712711                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      1712711                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000010                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000010                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000010                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000010                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000010                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000010                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 252206.647059                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 252206.647059                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 252206.647059                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 252206.647059                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 252206.647059                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 252206.647059                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            4                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            4                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            4                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           13                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           13                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           13                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      3193990                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      3193990                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      3193990                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      3193990                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      3193990                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      3193990                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000008                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000008                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000008                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000008                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000008                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000008                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 245691.538462                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 245691.538462                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 245691.538462                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 245691.538462                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 245691.538462                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 245691.538462                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                  5191                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               158267791                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                  5447                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs              29055.955755                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   226.347380                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    29.652620                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.884169                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.115831                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data      1063741                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        1063741                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data       731434                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        731434                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data         1759                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         1759                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data         1696                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         1696                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data      1795175                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         1795175                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data      1795175                       # number of overall hits
system.cpu3.dcache.overall_hits::total        1795175                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data        13055                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total        13055                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data          406                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total          406                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data        13461                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         13461                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data        13461                       # number of overall misses
system.cpu3.dcache.overall_misses::total        13461                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data   1061350424                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total   1061350424                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data     53556618                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total     53556618                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data   1114907042                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total   1114907042                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data   1114907042                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total   1114907042                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data      1076796                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      1076796                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data       731840                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       731840                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data         1759                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         1759                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data         1696                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         1696                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data      1808636                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      1808636                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data      1808636                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      1808636                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.012124                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.012124                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000555                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000555                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.007443                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.007443                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.007443                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.007443                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 81298.385599                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 81298.385599                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 131912.852217                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 131912.852217                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 82824.978976                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 82824.978976                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 82824.978976                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 82824.978976                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets        66130                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              2                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets        33065                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         1929                       # number of writebacks
system.cpu3.dcache.writebacks::total             1929                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data         7865                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total         7865                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data          405                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total          405                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data         8270                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total         8270                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data         8270                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total         8270                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data         5190                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total         5190                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data            1                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total            1                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data         5191                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total         5191                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data         5191                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total         5191                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data    288266908                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total    288266908                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data        44851                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total        44851                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data    288311759                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total    288311759                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data    288311759                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total    288311759                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.004820                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.004820                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.002870                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.002870                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.002870                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.002870                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 55542.756840                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 55542.756840                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data        44851                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total        44851                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 55540.697168                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 55540.697168                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 55540.697168                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 55540.697168                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
