Analysis & Synthesis report for step
Thu Nov 07 14:36:42 2024
Quartus Prime Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |step|step_CPU:cpu|step_CPU_cpu:cpu|step_CPU_cpu_nios2_oci:the_step_CPU_cpu_nios2_oci|step_CPU_cpu_debug_slave_wrapper:the_step_CPU_cpu_debug_slave_wrapper|step_CPU_cpu_debug_slave_tck:the_step_CPU_cpu_debug_slave_tck|DRsize
 11. Registers Protected by Synthesis
 12. Registers Removed During Synthesis
 13. Removed Registers Triggering Further Register Optimizations
 14. General Register Statistics
 15. Inverted Register Statistics
 16. Multiplexer Restructuring Statistics (Restructuring Performed)
 17. Source assignments for step_CPU:cpu|step_CPU_cpu:cpu|step_CPU_cpu_register_bank_a_module:step_CPU_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated
 18. Source assignments for step_CPU:cpu|step_CPU_cpu:cpu|step_CPU_cpu_register_bank_b_module:step_CPU_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated
 19. Source assignments for step_CPU:cpu|step_CPU_cpu:cpu|step_CPU_cpu_nios2_oci:the_step_CPU_cpu_nios2_oci|step_CPU_cpu_nios2_oci_debug:the_step_CPU_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer
 20. Source assignments for step_CPU:cpu|step_CPU_cpu:cpu|step_CPU_cpu_nios2_oci:the_step_CPU_cpu_nios2_oci|step_CPU_cpu_nios2_ocimem:the_step_CPU_cpu_nios2_ocimem|step_CPU_cpu_ociram_sp_ram_module:step_CPU_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ac71:auto_generated
 21. Source assignments for step_CPU:cpu|step_CPU_cpu:cpu|step_CPU_cpu_nios2_oci:the_step_CPU_cpu_nios2_oci|step_CPU_cpu_debug_slave_wrapper:the_step_CPU_cpu_debug_slave_wrapper|step_CPU_cpu_debug_slave_tck:the_step_CPU_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1
 22. Source assignments for step_CPU:cpu|step_CPU_cpu:cpu|step_CPU_cpu_nios2_oci:the_step_CPU_cpu_nios2_oci|step_CPU_cpu_debug_slave_wrapper:the_step_CPU_cpu_debug_slave_wrapper|step_CPU_cpu_debug_slave_tck:the_step_CPU_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2
 23. Source assignments for step_CPU:cpu|step_CPU_cpu:cpu|step_CPU_cpu_nios2_oci:the_step_CPU_cpu_nios2_oci|step_CPU_cpu_debug_slave_wrapper:the_step_CPU_cpu_debug_slave_wrapper|step_CPU_cpu_debug_slave_sysclk:the_step_CPU_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3
 24. Source assignments for step_CPU:cpu|step_CPU_cpu:cpu|step_CPU_cpu_nios2_oci:the_step_CPU_cpu_nios2_oci|step_CPU_cpu_debug_slave_wrapper:the_step_CPU_cpu_debug_slave_wrapper|step_CPU_cpu_debug_slave_sysclk:the_step_CPU_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4
 25. Source assignments for step_DEBUG:debug|step_DEBUG_scfifo_w:the_step_DEBUG_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram
 26. Source assignments for step_DEBUG:debug|step_DEBUG_scfifo_r:the_step_DEBUG_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram
 27. Source assignments for step_RAM:ram|altsyncram:the_altsyncram|altsyncram_gmf1:auto_generated
 28. Source assignments for step_mm_interconnect_0:mm_interconnect_0|step_mm_interconnect_0_cmd_demux:cmd_demux
 29. Source assignments for step_mm_interconnect_0:mm_interconnect_0|step_mm_interconnect_0_cmd_demux:cmd_demux_001
 30. Source assignments for step_mm_interconnect_0:mm_interconnect_0|step_mm_interconnect_0_rsp_demux:rsp_demux
 31. Source assignments for step_mm_interconnect_0:mm_interconnect_0|step_mm_interconnect_0_rsp_demux:rsp_demux_001
 32. Source assignments for step_mm_interconnect_0:mm_interconnect_0|step_mm_interconnect_0_rsp_demux:rsp_demux_002
 33. Source assignments for step_mm_interconnect_0:mm_interconnect_0|step_mm_interconnect_0_rsp_demux:rsp_demux_003
 34. Source assignments for step_mm_interconnect_0:mm_interconnect_0|step_mm_interconnect_0_rsp_demux:rsp_demux_004
 35. Source assignments for step_mm_interconnect_0:mm_interconnect_0|step_mm_interconnect_0_rsp_demux:rsp_demux_005
 36. Source assignments for step_mm_interconnect_0:mm_interconnect_0|step_mm_interconnect_0_rsp_demux:rsp_demux_006
 37. Source assignments for altera_reset_controller:rst_controller
 38. Source assignments for altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 39. Source assignments for altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 40. Parameter Settings for User Entity Instance: step_CPU:cpu|step_CPU_cpu:cpu|step_CPU_cpu_register_bank_a_module:step_CPU_cpu_register_bank_a
 41. Parameter Settings for User Entity Instance: step_CPU:cpu|step_CPU_cpu:cpu|step_CPU_cpu_register_bank_a_module:step_CPU_cpu_register_bank_a|altsyncram:the_altsyncram
 42. Parameter Settings for User Entity Instance: step_CPU:cpu|step_CPU_cpu:cpu|step_CPU_cpu_register_bank_b_module:step_CPU_cpu_register_bank_b
 43. Parameter Settings for User Entity Instance: step_CPU:cpu|step_CPU_cpu:cpu|step_CPU_cpu_register_bank_b_module:step_CPU_cpu_register_bank_b|altsyncram:the_altsyncram
 44. Parameter Settings for User Entity Instance: step_CPU:cpu|step_CPU_cpu:cpu|step_CPU_cpu_nios2_oci:the_step_CPU_cpu_nios2_oci|step_CPU_cpu_nios2_oci_debug:the_step_CPU_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer
 45. Parameter Settings for User Entity Instance: step_CPU:cpu|step_CPU_cpu:cpu|step_CPU_cpu_nios2_oci:the_step_CPU_cpu_nios2_oci|step_CPU_cpu_nios2_ocimem:the_step_CPU_cpu_nios2_ocimem|step_CPU_cpu_ociram_sp_ram_module:step_CPU_cpu_ociram_sp_ram
 46. Parameter Settings for User Entity Instance: step_CPU:cpu|step_CPU_cpu:cpu|step_CPU_cpu_nios2_oci:the_step_CPU_cpu_nios2_oci|step_CPU_cpu_nios2_ocimem:the_step_CPU_cpu_nios2_ocimem|step_CPU_cpu_ociram_sp_ram_module:step_CPU_cpu_ociram_sp_ram|altsyncram:the_altsyncram
 47. Parameter Settings for User Entity Instance: step_CPU:cpu|step_CPU_cpu:cpu|step_CPU_cpu_nios2_oci:the_step_CPU_cpu_nios2_oci|step_CPU_cpu_debug_slave_wrapper:the_step_CPU_cpu_debug_slave_wrapper|step_CPU_cpu_debug_slave_tck:the_step_CPU_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1
 48. Parameter Settings for User Entity Instance: step_CPU:cpu|step_CPU_cpu:cpu|step_CPU_cpu_nios2_oci:the_step_CPU_cpu_nios2_oci|step_CPU_cpu_debug_slave_wrapper:the_step_CPU_cpu_debug_slave_wrapper|step_CPU_cpu_debug_slave_tck:the_step_CPU_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2
 49. Parameter Settings for User Entity Instance: step_CPU:cpu|step_CPU_cpu:cpu|step_CPU_cpu_nios2_oci:the_step_CPU_cpu_nios2_oci|step_CPU_cpu_debug_slave_wrapper:the_step_CPU_cpu_debug_slave_wrapper|step_CPU_cpu_debug_slave_sysclk:the_step_CPU_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3
 50. Parameter Settings for User Entity Instance: step_CPU:cpu|step_CPU_cpu:cpu|step_CPU_cpu_nios2_oci:the_step_CPU_cpu_nios2_oci|step_CPU_cpu_debug_slave_wrapper:the_step_CPU_cpu_debug_slave_wrapper|step_CPU_cpu_debug_slave_sysclk:the_step_CPU_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4
 51. Parameter Settings for User Entity Instance: step_CPU:cpu|step_CPU_cpu:cpu|step_CPU_cpu_nios2_oci:the_step_CPU_cpu_nios2_oci|step_CPU_cpu_debug_slave_wrapper:the_step_CPU_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:step_CPU_cpu_debug_slave_phy
 52. Parameter Settings for User Entity Instance: step_DEBUG:debug|step_DEBUG_scfifo_w:the_step_DEBUG_scfifo_w|scfifo:wfifo
 53. Parameter Settings for User Entity Instance: step_DEBUG:debug|step_DEBUG_scfifo_r:the_step_DEBUG_scfifo_r|scfifo:rfifo
 54. Parameter Settings for User Entity Instance: step_RAM:ram
 55. Parameter Settings for User Entity Instance: step_RAM:ram|altsyncram:the_altsyncram
 56. Parameter Settings for User Entity Instance: step_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator
 57. Parameter Settings for User Entity Instance: step_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_instruction_master_translator
 58. Parameter Settings for User Entity Instance: step_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:debug_avalon_jtag_slave_translator
 59. Parameter Settings for User Entity Instance: step_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_debug_mem_slave_translator
 60. Parameter Settings for User Entity Instance: step_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:out4_s1_translator
 61. Parameter Settings for User Entity Instance: step_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:out3_s1_translator
 62. Parameter Settings for User Entity Instance: step_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:out2_s1_translator
 63. Parameter Settings for User Entity Instance: step_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:out1_s1_translator
 64. Parameter Settings for User Entity Instance: step_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ram_s1_translator
 65. Parameter Settings for User Entity Instance: step_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_data_master_agent
 66. Parameter Settings for User Entity Instance: step_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_instruction_master_agent
 67. Parameter Settings for User Entity Instance: step_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:debug_avalon_jtag_slave_agent
 68. Parameter Settings for User Entity Instance: step_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:debug_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor
 69. Parameter Settings for User Entity Instance: step_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:debug_avalon_jtag_slave_agent_rsp_fifo
 70. Parameter Settings for User Entity Instance: step_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_debug_mem_slave_agent
 71. Parameter Settings for User Entity Instance: step_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor
 72. Parameter Settings for User Entity Instance: step_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo
 73. Parameter Settings for User Entity Instance: step_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:out4_s1_agent
 74. Parameter Settings for User Entity Instance: step_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:out4_s1_agent|altera_merlin_burst_uncompressor:uncompressor
 75. Parameter Settings for User Entity Instance: step_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:out4_s1_agent_rsp_fifo
 76. Parameter Settings for User Entity Instance: step_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:out3_s1_agent
 77. Parameter Settings for User Entity Instance: step_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:out3_s1_agent|altera_merlin_burst_uncompressor:uncompressor
 78. Parameter Settings for User Entity Instance: step_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:out3_s1_agent_rsp_fifo
 79. Parameter Settings for User Entity Instance: step_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:out2_s1_agent
 80. Parameter Settings for User Entity Instance: step_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:out2_s1_agent|altera_merlin_burst_uncompressor:uncompressor
 81. Parameter Settings for User Entity Instance: step_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:out2_s1_agent_rsp_fifo
 82. Parameter Settings for User Entity Instance: step_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:out1_s1_agent
 83. Parameter Settings for User Entity Instance: step_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:out1_s1_agent|altera_merlin_burst_uncompressor:uncompressor
 84. Parameter Settings for User Entity Instance: step_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:out1_s1_agent_rsp_fifo
 85. Parameter Settings for User Entity Instance: step_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ram_s1_agent
 86. Parameter Settings for User Entity Instance: step_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ram_s1_agent|altera_merlin_burst_uncompressor:uncompressor
 87. Parameter Settings for User Entity Instance: step_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo
 88. Parameter Settings for User Entity Instance: step_mm_interconnect_0:mm_interconnect_0|step_mm_interconnect_0_router:router|step_mm_interconnect_0_router_default_decode:the_default_decode
 89. Parameter Settings for User Entity Instance: step_mm_interconnect_0:mm_interconnect_0|step_mm_interconnect_0_router:router_001|step_mm_interconnect_0_router_default_decode:the_default_decode
 90. Parameter Settings for User Entity Instance: step_mm_interconnect_0:mm_interconnect_0|step_mm_interconnect_0_router_002:router_002|step_mm_interconnect_0_router_002_default_decode:the_default_decode
 91. Parameter Settings for User Entity Instance: step_mm_interconnect_0:mm_interconnect_0|step_mm_interconnect_0_router_002:router_003|step_mm_interconnect_0_router_002_default_decode:the_default_decode
 92. Parameter Settings for User Entity Instance: step_mm_interconnect_0:mm_interconnect_0|step_mm_interconnect_0_router_002:router_004|step_mm_interconnect_0_router_002_default_decode:the_default_decode
 93. Parameter Settings for User Entity Instance: step_mm_interconnect_0:mm_interconnect_0|step_mm_interconnect_0_router_002:router_005|step_mm_interconnect_0_router_002_default_decode:the_default_decode
 94. Parameter Settings for User Entity Instance: step_mm_interconnect_0:mm_interconnect_0|step_mm_interconnect_0_router_002:router_006|step_mm_interconnect_0_router_002_default_decode:the_default_decode
 95. Parameter Settings for User Entity Instance: step_mm_interconnect_0:mm_interconnect_0|step_mm_interconnect_0_router_002:router_007|step_mm_interconnect_0_router_002_default_decode:the_default_decode
 96. Parameter Settings for User Entity Instance: step_mm_interconnect_0:mm_interconnect_0|step_mm_interconnect_0_router_002:router_008|step_mm_interconnect_0_router_002_default_decode:the_default_decode
 97. Parameter Settings for User Entity Instance: step_mm_interconnect_0:mm_interconnect_0|step_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb
 98. Parameter Settings for User Entity Instance: step_mm_interconnect_0:mm_interconnect_0|step_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
 99. Parameter Settings for User Entity Instance: step_mm_interconnect_0:mm_interconnect_0|step_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb
100. Parameter Settings for User Entity Instance: step_mm_interconnect_0:mm_interconnect_0|step_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
101. Parameter Settings for User Entity Instance: step_mm_interconnect_0:mm_interconnect_0|step_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb
102. Parameter Settings for User Entity Instance: step_mm_interconnect_0:mm_interconnect_0|step_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
103. Parameter Settings for User Entity Instance: step_mm_interconnect_0:mm_interconnect_0|step_mm_interconnect_0_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb
104. Parameter Settings for User Entity Instance: step_mm_interconnect_0:mm_interconnect_0|step_mm_interconnect_0_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
105. Parameter Settings for User Entity Instance: step_mm_interconnect_0:mm_interconnect_0|step_mm_interconnect_0_cmd_mux:cmd_mux_004|altera_merlin_arbitrator:arb
106. Parameter Settings for User Entity Instance: step_mm_interconnect_0:mm_interconnect_0|step_mm_interconnect_0_cmd_mux:cmd_mux_004|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
107. Parameter Settings for User Entity Instance: step_mm_interconnect_0:mm_interconnect_0|step_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb
108. Parameter Settings for User Entity Instance: step_mm_interconnect_0:mm_interconnect_0|step_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
109. Parameter Settings for User Entity Instance: step_mm_interconnect_0:mm_interconnect_0|step_mm_interconnect_0_cmd_mux:cmd_mux_006|altera_merlin_arbitrator:arb
110. Parameter Settings for User Entity Instance: step_mm_interconnect_0:mm_interconnect_0|step_mm_interconnect_0_cmd_mux:cmd_mux_006|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
111. Parameter Settings for User Entity Instance: step_mm_interconnect_0:mm_interconnect_0|step_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb
112. Parameter Settings for User Entity Instance: step_mm_interconnect_0:mm_interconnect_0|step_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
113. Parameter Settings for User Entity Instance: step_mm_interconnect_0:mm_interconnect_0|step_mm_interconnect_0_rsp_mux:rsp_mux_001|altera_merlin_arbitrator:arb
114. Parameter Settings for User Entity Instance: step_mm_interconnect_0:mm_interconnect_0|step_mm_interconnect_0_rsp_mux:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
115. Parameter Settings for User Entity Instance: step_mm_interconnect_0:mm_interconnect_0|step_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter
116. Parameter Settings for User Entity Instance: step_mm_interconnect_0:mm_interconnect_0|step_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001
117. Parameter Settings for User Entity Instance: step_mm_interconnect_0:mm_interconnect_0|step_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002
118. Parameter Settings for User Entity Instance: step_mm_interconnect_0:mm_interconnect_0|step_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003
119. Parameter Settings for User Entity Instance: step_mm_interconnect_0:mm_interconnect_0|step_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004
120. Parameter Settings for User Entity Instance: step_mm_interconnect_0:mm_interconnect_0|step_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_005
121. Parameter Settings for User Entity Instance: step_mm_interconnect_0:mm_interconnect_0|step_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_006
122. Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller
123. Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
124. Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
125. altsyncram Parameter Settings by Entity Instance
126. scfifo Parameter Settings by Entity Instance
127. Port Connectivity Checks: "altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
128. Port Connectivity Checks: "altera_reset_controller:rst_controller"
129. Port Connectivity Checks: "step_mm_interconnect_0:mm_interconnect_0|step_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
130. Port Connectivity Checks: "step_mm_interconnect_0:mm_interconnect_0|step_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
131. Port Connectivity Checks: "step_mm_interconnect_0:mm_interconnect_0|step_mm_interconnect_0_router_002:router_002|step_mm_interconnect_0_router_002_default_decode:the_default_decode"
132. Port Connectivity Checks: "step_mm_interconnect_0:mm_interconnect_0|step_mm_interconnect_0_router:router|step_mm_interconnect_0_router_default_decode:the_default_decode"
133. Port Connectivity Checks: "step_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo"
134. Port Connectivity Checks: "step_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ram_s1_agent"
135. Port Connectivity Checks: "step_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:out1_s1_agent_rsp_fifo"
136. Port Connectivity Checks: "step_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:out1_s1_agent"
137. Port Connectivity Checks: "step_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:out2_s1_agent_rsp_fifo"
138. Port Connectivity Checks: "step_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:out2_s1_agent"
139. Port Connectivity Checks: "step_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:out3_s1_agent_rsp_fifo"
140. Port Connectivity Checks: "step_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:out3_s1_agent"
141. Port Connectivity Checks: "step_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:out4_s1_agent_rsp_fifo"
142. Port Connectivity Checks: "step_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:out4_s1_agent"
143. Port Connectivity Checks: "step_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo"
144. Port Connectivity Checks: "step_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_debug_mem_slave_agent"
145. Port Connectivity Checks: "step_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:debug_avalon_jtag_slave_agent_rsp_fifo"
146. Port Connectivity Checks: "step_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:debug_avalon_jtag_slave_agent"
147. Port Connectivity Checks: "step_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_instruction_master_agent"
148. Port Connectivity Checks: "step_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_data_master_agent"
149. Port Connectivity Checks: "step_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ram_s1_translator"
150. Port Connectivity Checks: "step_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:out1_s1_translator"
151. Port Connectivity Checks: "step_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:out2_s1_translator"
152. Port Connectivity Checks: "step_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:out3_s1_translator"
153. Port Connectivity Checks: "step_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:out4_s1_translator"
154. Port Connectivity Checks: "step_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_debug_mem_slave_translator"
155. Port Connectivity Checks: "step_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:debug_avalon_jtag_slave_translator"
156. Port Connectivity Checks: "step_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_instruction_master_translator"
157. Port Connectivity Checks: "step_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator"
158. Port Connectivity Checks: "step_RAM:ram"
159. Port Connectivity Checks: "step_DEBUG:debug"
160. Port Connectivity Checks: "step_CPU:cpu|step_CPU_cpu:cpu|step_CPU_cpu_nios2_oci:the_step_CPU_cpu_nios2_oci|step_CPU_cpu_debug_slave_wrapper:the_step_CPU_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:step_CPU_cpu_debug_slave_phy"
161. Port Connectivity Checks: "step_CPU:cpu|step_CPU_cpu:cpu|step_CPU_cpu_nios2_oci:the_step_CPU_cpu_nios2_oci|step_CPU_cpu_debug_slave_wrapper:the_step_CPU_cpu_debug_slave_wrapper|step_CPU_cpu_debug_slave_sysclk:the_step_CPU_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4"
162. Port Connectivity Checks: "step_CPU:cpu|step_CPU_cpu:cpu|step_CPU_cpu_nios2_oci:the_step_CPU_cpu_nios2_oci|step_CPU_cpu_debug_slave_wrapper:the_step_CPU_cpu_debug_slave_wrapper|step_CPU_cpu_debug_slave_sysclk:the_step_CPU_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3"
163. Port Connectivity Checks: "step_CPU:cpu|step_CPU_cpu:cpu|step_CPU_cpu_nios2_oci:the_step_CPU_cpu_nios2_oci|step_CPU_cpu_nios2_oci_pib:the_step_CPU_cpu_nios2_oci_pib"
164. Port Connectivity Checks: "step_CPU:cpu|step_CPU_cpu:cpu|step_CPU_cpu_nios2_oci:the_step_CPU_cpu_nios2_oci|step_CPU_cpu_nios2_oci_fifo:the_step_CPU_cpu_nios2_oci_fifo|step_CPU_cpu_nios2_oci_fifo_wrptr_inc:the_step_CPU_cpu_nios2_oci_fifo_wrptr_inc"
165. Port Connectivity Checks: "step_CPU:cpu|step_CPU_cpu:cpu|step_CPU_cpu_nios2_oci:the_step_CPU_cpu_nios2_oci|step_CPU_cpu_nios2_oci_dtrace:the_step_CPU_cpu_nios2_oci_dtrace|step_CPU_cpu_nios2_oci_td_mode:step_CPU_cpu_nios2_oci_trc_ctrl_td_mode"
166. Port Connectivity Checks: "step_CPU:cpu|step_CPU_cpu:cpu|step_CPU_cpu_nios2_oci:the_step_CPU_cpu_nios2_oci|step_CPU_cpu_nios2_oci_itrace:the_step_CPU_cpu_nios2_oci_itrace"
167. Port Connectivity Checks: "step_CPU:cpu|step_CPU_cpu:cpu|step_CPU_cpu_nios2_oci:the_step_CPU_cpu_nios2_oci|step_CPU_cpu_nios2_oci_dbrk:the_step_CPU_cpu_nios2_oci_dbrk"
168. Port Connectivity Checks: "step_CPU:cpu|step_CPU_cpu:cpu|step_CPU_cpu_nios2_oci:the_step_CPU_cpu_nios2_oci|step_CPU_cpu_nios2_oci_xbrk:the_step_CPU_cpu_nios2_oci_xbrk"
169. Port Connectivity Checks: "step_CPU:cpu|step_CPU_cpu:cpu|step_CPU_cpu_nios2_oci:the_step_CPU_cpu_nios2_oci|step_CPU_cpu_nios2_oci_debug:the_step_CPU_cpu_nios2_oci_debug"
170. Port Connectivity Checks: "step_CPU:cpu|step_CPU_cpu:cpu|step_CPU_cpu_nios2_oci:the_step_CPU_cpu_nios2_oci"
171. Port Connectivity Checks: "step_CPU:cpu|step_CPU_cpu:cpu|step_CPU_cpu_test_bench:the_step_CPU_cpu_test_bench"
172. Port Connectivity Checks: "step_CPU:cpu"
173. Post-Synthesis Netlist Statistics for Top Partition
174. Elapsed Time Per Partition
175. Analysis & Synthesis Messages
176. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Thu Nov 07 14:36:42 2024       ;
; Quartus Prime Version              ; 17.1.0 Build 590 10/25/2017 SJ Lite Edition ;
; Revision Name                      ; step                                        ;
; Top-level Entity Name              ; step                                        ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 2,048                                       ;
;     Total combinational functions  ; 1,867                                       ;
;     Dedicated logic registers      ; 951                                         ;
; Total registers                    ; 951                                         ;
; Total pins                         ; 6                                           ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 1,649,664                                   ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                                      ; step               ; step               ;
; Family name                                                                ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                              ; Enable             ; Enable             ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; Power Optimization During Synthesis                                        ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                                ;
+---------------------------------------------------------------------------------------+-----------------+----------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                                      ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                                   ; Library     ;
+---------------------------------------------------------------------------------------+-----------------+----------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+-------------+
; step/synthesis/step.v                                                                 ; yes             ; User Verilog HDL File                        ; D:/2024/FPGA/codeFPGA_NIOS2/Bai2_Stepper/step/synthesis/step.v                                                                 ; step        ;
; step/synthesis/submodules/altera_reset_controller.v                                   ; yes             ; User Verilog HDL File                        ; D:/2024/FPGA/codeFPGA_NIOS2/Bai2_Stepper/step/synthesis/submodules/altera_reset_controller.v                                   ; step        ;
; step/synthesis/submodules/altera_reset_synchronizer.v                                 ; yes             ; User Verilog HDL File                        ; D:/2024/FPGA/codeFPGA_NIOS2/Bai2_Stepper/step/synthesis/submodules/altera_reset_synchronizer.v                                 ; step        ;
; step/synthesis/submodules/step_irq_mapper.sv                                          ; yes             ; User SystemVerilog HDL File                  ; D:/2024/FPGA/codeFPGA_NIOS2/Bai2_Stepper/step/synthesis/submodules/step_irq_mapper.sv                                          ; step        ;
; step/synthesis/submodules/step_mm_interconnect_0.v                                    ; yes             ; User Verilog HDL File                        ; D:/2024/FPGA/codeFPGA_NIOS2/Bai2_Stepper/step/synthesis/submodules/step_mm_interconnect_0.v                                    ; step        ;
; step/synthesis/submodules/step_mm_interconnect_0_avalon_st_adapter.v                  ; yes             ; User Verilog HDL File                        ; D:/2024/FPGA/codeFPGA_NIOS2/Bai2_Stepper/step/synthesis/submodules/step_mm_interconnect_0_avalon_st_adapter.v                  ; step        ;
; step/synthesis/submodules/step_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv ; yes             ; User SystemVerilog HDL File                  ; D:/2024/FPGA/codeFPGA_NIOS2/Bai2_Stepper/step/synthesis/submodules/step_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv ; step        ;
; step/synthesis/submodules/step_mm_interconnect_0_rsp_mux.sv                           ; yes             ; User SystemVerilog HDL File                  ; D:/2024/FPGA/codeFPGA_NIOS2/Bai2_Stepper/step/synthesis/submodules/step_mm_interconnect_0_rsp_mux.sv                           ; step        ;
; step/synthesis/submodules/altera_merlin_arbitrator.sv                                 ; yes             ; User SystemVerilog HDL File                  ; D:/2024/FPGA/codeFPGA_NIOS2/Bai2_Stepper/step/synthesis/submodules/altera_merlin_arbitrator.sv                                 ; step        ;
; step/synthesis/submodules/step_mm_interconnect_0_rsp_demux.sv                         ; yes             ; User SystemVerilog HDL File                  ; D:/2024/FPGA/codeFPGA_NIOS2/Bai2_Stepper/step/synthesis/submodules/step_mm_interconnect_0_rsp_demux.sv                         ; step        ;
; step/synthesis/submodules/step_mm_interconnect_0_cmd_mux.sv                           ; yes             ; User SystemVerilog HDL File                  ; D:/2024/FPGA/codeFPGA_NIOS2/Bai2_Stepper/step/synthesis/submodules/step_mm_interconnect_0_cmd_mux.sv                           ; step        ;
; step/synthesis/submodules/step_mm_interconnect_0_cmd_demux.sv                         ; yes             ; User SystemVerilog HDL File                  ; D:/2024/FPGA/codeFPGA_NIOS2/Bai2_Stepper/step/synthesis/submodules/step_mm_interconnect_0_cmd_demux.sv                         ; step        ;
; step/synthesis/submodules/step_mm_interconnect_0_router_002.sv                        ; yes             ; User SystemVerilog HDL File                  ; D:/2024/FPGA/codeFPGA_NIOS2/Bai2_Stepper/step/synthesis/submodules/step_mm_interconnect_0_router_002.sv                        ; step        ;
; step/synthesis/submodules/step_mm_interconnect_0_router.sv                            ; yes             ; User SystemVerilog HDL File                  ; D:/2024/FPGA/codeFPGA_NIOS2/Bai2_Stepper/step/synthesis/submodules/step_mm_interconnect_0_router.sv                            ; step        ;
; step/synthesis/submodules/altera_avalon_sc_fifo.v                                     ; yes             ; User Verilog HDL File                        ; D:/2024/FPGA/codeFPGA_NIOS2/Bai2_Stepper/step/synthesis/submodules/altera_avalon_sc_fifo.v                                     ; step        ;
; step/synthesis/submodules/altera_merlin_slave_agent.sv                                ; yes             ; User SystemVerilog HDL File                  ; D:/2024/FPGA/codeFPGA_NIOS2/Bai2_Stepper/step/synthesis/submodules/altera_merlin_slave_agent.sv                                ; step        ;
; step/synthesis/submodules/altera_merlin_burst_uncompressor.sv                         ; yes             ; User SystemVerilog HDL File                  ; D:/2024/FPGA/codeFPGA_NIOS2/Bai2_Stepper/step/synthesis/submodules/altera_merlin_burst_uncompressor.sv                         ; step        ;
; step/synthesis/submodules/altera_merlin_master_agent.sv                               ; yes             ; User SystemVerilog HDL File                  ; D:/2024/FPGA/codeFPGA_NIOS2/Bai2_Stepper/step/synthesis/submodules/altera_merlin_master_agent.sv                               ; step        ;
; step/synthesis/submodules/altera_merlin_slave_translator.sv                           ; yes             ; User SystemVerilog HDL File                  ; D:/2024/FPGA/codeFPGA_NIOS2/Bai2_Stepper/step/synthesis/submodules/altera_merlin_slave_translator.sv                           ; step        ;
; step/synthesis/submodules/altera_merlin_master_translator.sv                          ; yes             ; User SystemVerilog HDL File                  ; D:/2024/FPGA/codeFPGA_NIOS2/Bai2_Stepper/step/synthesis/submodules/altera_merlin_master_translator.sv                          ; step        ;
; step/synthesis/submodules/step_RAM.hex                                                ; yes             ; User Hexadecimal (Intel-Format) File         ; D:/2024/FPGA/codeFPGA_NIOS2/Bai2_Stepper/step/synthesis/submodules/step_RAM.hex                                                ; step        ;
; step/synthesis/submodules/step_RAM.v                                                  ; yes             ; User Verilog HDL File                        ; D:/2024/FPGA/codeFPGA_NIOS2/Bai2_Stepper/step/synthesis/submodules/step_RAM.v                                                  ; step        ;
; step/synthesis/submodules/step_OUT1.v                                                 ; yes             ; User Verilog HDL File                        ; D:/2024/FPGA/codeFPGA_NIOS2/Bai2_Stepper/step/synthesis/submodules/step_OUT1.v                                                 ; step        ;
; step/synthesis/submodules/step_DEBUG.v                                                ; yes             ; User Verilog HDL File                        ; D:/2024/FPGA/codeFPGA_NIOS2/Bai2_Stepper/step/synthesis/submodules/step_DEBUG.v                                                ; step        ;
; step/synthesis/submodules/step_CPU.v                                                  ; yes             ; User Verilog HDL File                        ; D:/2024/FPGA/codeFPGA_NIOS2/Bai2_Stepper/step/synthesis/submodules/step_CPU.v                                                  ; step        ;
; step/synthesis/submodules/step_CPU_cpu.v                                              ; yes             ; User Verilog HDL File                        ; D:/2024/FPGA/codeFPGA_NIOS2/Bai2_Stepper/step/synthesis/submodules/step_CPU_cpu.v                                              ; step        ;
; step/synthesis/submodules/step_CPU_cpu_debug_slave_sysclk.v                           ; yes             ; User Verilog HDL File                        ; D:/2024/FPGA/codeFPGA_NIOS2/Bai2_Stepper/step/synthesis/submodules/step_CPU_cpu_debug_slave_sysclk.v                           ; step        ;
; step/synthesis/submodules/step_CPU_cpu_debug_slave_tck.v                              ; yes             ; User Verilog HDL File                        ; D:/2024/FPGA/codeFPGA_NIOS2/Bai2_Stepper/step/synthesis/submodules/step_CPU_cpu_debug_slave_tck.v                              ; step        ;
; step/synthesis/submodules/step_CPU_cpu_debug_slave_wrapper.v                          ; yes             ; User Verilog HDL File                        ; D:/2024/FPGA/codeFPGA_NIOS2/Bai2_Stepper/step/synthesis/submodules/step_CPU_cpu_debug_slave_wrapper.v                          ; step        ;
; step/synthesis/submodules/step_CPU_cpu_test_bench.v                                   ; yes             ; User Verilog HDL File                        ; D:/2024/FPGA/codeFPGA_NIOS2/Bai2_Stepper/step/synthesis/submodules/step_CPU_cpu_test_bench.v                                   ; step        ;
; altsyncram.tdf                                                                        ; yes             ; Megafunction                                 ; d:/fpga/quartus/libraries/megafunctions/altsyncram.tdf                                                                         ;             ;
; stratix_ram_block.inc                                                                 ; yes             ; Megafunction                                 ; d:/fpga/quartus/libraries/megafunctions/stratix_ram_block.inc                                                                  ;             ;
; lpm_mux.inc                                                                           ; yes             ; Megafunction                                 ; d:/fpga/quartus/libraries/megafunctions/lpm_mux.inc                                                                            ;             ;
; lpm_decode.inc                                                                        ; yes             ; Megafunction                                 ; d:/fpga/quartus/libraries/megafunctions/lpm_decode.inc                                                                         ;             ;
; aglobal171.inc                                                                        ; yes             ; Megafunction                                 ; d:/fpga/quartus/libraries/megafunctions/aglobal171.inc                                                                         ;             ;
; a_rdenreg.inc                                                                         ; yes             ; Megafunction                                 ; d:/fpga/quartus/libraries/megafunctions/a_rdenreg.inc                                                                          ;             ;
; altrom.inc                                                                            ; yes             ; Megafunction                                 ; d:/fpga/quartus/libraries/megafunctions/altrom.inc                                                                             ;             ;
; altram.inc                                                                            ; yes             ; Megafunction                                 ; d:/fpga/quartus/libraries/megafunctions/altram.inc                                                                             ;             ;
; altdpram.inc                                                                          ; yes             ; Megafunction                                 ; d:/fpga/quartus/libraries/megafunctions/altdpram.inc                                                                           ;             ;
; db/altsyncram_6mc1.tdf                                                                ; yes             ; Auto-Generated Megafunction                  ; D:/2024/FPGA/codeFPGA_NIOS2/Bai2_Stepper/db/altsyncram_6mc1.tdf                                                                ;             ;
; altera_std_synchronizer.v                                                             ; yes             ; Megafunction                                 ; d:/fpga/quartus/libraries/megafunctions/altera_std_synchronizer.v                                                              ;             ;
; db/altsyncram_ac71.tdf                                                                ; yes             ; Auto-Generated Megafunction                  ; D:/2024/FPGA/codeFPGA_NIOS2/Bai2_Stepper/db/altsyncram_ac71.tdf                                                                ;             ;
; sld_virtual_jtag_basic.v                                                              ; yes             ; Megafunction                                 ; d:/fpga/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v                                                               ;             ;
; sld_jtag_endpoint_adapter.vhd                                                         ; yes             ; Encrypted Megafunction                       ; d:/fpga/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                                          ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                                     ; yes             ; Encrypted Megafunction                       ; d:/fpga/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                                                      ;             ;
; scfifo.tdf                                                                            ; yes             ; Megafunction                                 ; d:/fpga/quartus/libraries/megafunctions/scfifo.tdf                                                                             ;             ;
; a_regfifo.inc                                                                         ; yes             ; Megafunction                                 ; d:/fpga/quartus/libraries/megafunctions/a_regfifo.inc                                                                          ;             ;
; a_dpfifo.inc                                                                          ; yes             ; Megafunction                                 ; d:/fpga/quartus/libraries/megafunctions/a_dpfifo.inc                                                                           ;             ;
; a_i2fifo.inc                                                                          ; yes             ; Megafunction                                 ; d:/fpga/quartus/libraries/megafunctions/a_i2fifo.inc                                                                           ;             ;
; a_fffifo.inc                                                                          ; yes             ; Megafunction                                 ; d:/fpga/quartus/libraries/megafunctions/a_fffifo.inc                                                                           ;             ;
; a_f2fifo.inc                                                                          ; yes             ; Megafunction                                 ; d:/fpga/quartus/libraries/megafunctions/a_f2fifo.inc                                                                           ;             ;
; db/scfifo_jr21.tdf                                                                    ; yes             ; Auto-Generated Megafunction                  ; D:/2024/FPGA/codeFPGA_NIOS2/Bai2_Stepper/db/scfifo_jr21.tdf                                                                    ;             ;
; db/a_dpfifo_l011.tdf                                                                  ; yes             ; Auto-Generated Megafunction                  ; D:/2024/FPGA/codeFPGA_NIOS2/Bai2_Stepper/db/a_dpfifo_l011.tdf                                                                  ;             ;
; db/a_fefifo_7cf.tdf                                                                   ; yes             ; Auto-Generated Megafunction                  ; D:/2024/FPGA/codeFPGA_NIOS2/Bai2_Stepper/db/a_fefifo_7cf.tdf                                                                   ;             ;
; db/cntr_do7.tdf                                                                       ; yes             ; Auto-Generated Megafunction                  ; D:/2024/FPGA/codeFPGA_NIOS2/Bai2_Stepper/db/cntr_do7.tdf                                                                       ;             ;
; db/altsyncram_nio1.tdf                                                                ; yes             ; Auto-Generated Megafunction                  ; D:/2024/FPGA/codeFPGA_NIOS2/Bai2_Stepper/db/altsyncram_nio1.tdf                                                                ;             ;
; db/cntr_1ob.tdf                                                                       ; yes             ; Auto-Generated Megafunction                  ; D:/2024/FPGA/codeFPGA_NIOS2/Bai2_Stepper/db/cntr_1ob.tdf                                                                       ;             ;
; alt_jtag_atlantic.v                                                                   ; yes             ; Encrypted Megafunction                       ; d:/fpga/quartus/libraries/megafunctions/alt_jtag_atlantic.v                                                                    ;             ;
; altera_sld_agent_endpoint.vhd                                                         ; yes             ; Megafunction                                 ; d:/fpga/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd                                                          ;             ;
; altera_fabric_endpoint.vhd                                                            ; yes             ; Megafunction                                 ; d:/fpga/quartus/libraries/megafunctions/altera_fabric_endpoint.vhd                                                             ;             ;
; db/altsyncram_gmf1.tdf                                                                ; yes             ; Auto-Generated Megafunction                  ; D:/2024/FPGA/codeFPGA_NIOS2/Bai2_Stepper/db/altsyncram_gmf1.tdf                                                                ;             ;
; db/decode_qsa.tdf                                                                     ; yes             ; Auto-Generated Megafunction                  ; D:/2024/FPGA/codeFPGA_NIOS2/Bai2_Stepper/db/decode_qsa.tdf                                                                     ;             ;
; db/mux_nob.tdf                                                                        ; yes             ; Auto-Generated Megafunction                  ; D:/2024/FPGA/codeFPGA_NIOS2/Bai2_Stepper/db/mux_nob.tdf                                                                        ;             ;
; sld_hub.vhd                                                                           ; yes             ; Encrypted Megafunction                       ; d:/fpga/quartus/libraries/megafunctions/sld_hub.vhd                                                                            ; altera_sld  ;
; db/ip/sld80cbc395/alt_sld_fab.v                                                       ; yes             ; Encrypted Auto-Found Verilog HDL File        ; D:/2024/FPGA/codeFPGA_NIOS2/Bai2_Stepper/db/ip/sld80cbc395/alt_sld_fab.v                                                       ; alt_sld_fab ;
; db/ip/sld80cbc395/submodules/alt_sld_fab_alt_sld_fab.v                                ; yes             ; Encrypted Auto-Found Verilog HDL File        ; D:/2024/FPGA/codeFPGA_NIOS2/Bai2_Stepper/db/ip/sld80cbc395/submodules/alt_sld_fab_alt_sld_fab.v                                ; alt_sld_fab ;
; db/ip/sld80cbc395/submodules/alt_sld_fab_alt_sld_fab_ident.sv                         ; yes             ; Auto-Found SystemVerilog HDL File            ; D:/2024/FPGA/codeFPGA_NIOS2/Bai2_Stepper/db/ip/sld80cbc395/submodules/alt_sld_fab_alt_sld_fab_ident.sv                         ; alt_sld_fab ;
; db/ip/sld80cbc395/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                      ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; D:/2024/FPGA/codeFPGA_NIOS2/Bai2_Stepper/db/ip/sld80cbc395/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                      ; alt_sld_fab ;
; db/ip/sld80cbc395/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                    ; yes             ; Encrypted Auto-Found VHDL File               ; D:/2024/FPGA/codeFPGA_NIOS2/Bai2_Stepper/db/ip/sld80cbc395/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                    ; alt_sld_fab ;
; db/ip/sld80cbc395/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                      ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; D:/2024/FPGA/codeFPGA_NIOS2/Bai2_Stepper/db/ip/sld80cbc395/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                      ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                                      ; yes             ; Encrypted Megafunction                       ; d:/fpga/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                                       ;             ;
; sld_rom_sr.vhd                                                                        ; yes             ; Encrypted Megafunction                       ; d:/fpga/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                                         ;             ;
+---------------------------------------------------------------------------------------+-----------------+----------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+-------------+


+-------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                 ;
+---------------------------------------------+---------------+
; Resource                                    ; Usage         ;
+---------------------------------------------+---------------+
; Estimated Total logic elements              ; 2,048         ;
;                                             ;               ;
; Total combinational functions               ; 1867          ;
; Logic element usage by number of LUT inputs ;               ;
;     -- 4 input functions                    ; 1019          ;
;     -- 3 input functions                    ; 515           ;
;     -- <=2 input functions                  ; 333           ;
;                                             ;               ;
; Logic elements by mode                      ;               ;
;     -- normal mode                          ; 1755          ;
;     -- arithmetic mode                      ; 112           ;
;                                             ;               ;
; Total registers                             ; 951           ;
;     -- Dedicated logic registers            ; 951           ;
;     -- I/O registers                        ; 0             ;
;                                             ;               ;
; I/O pins                                    ; 6             ;
; Total memory bits                           ; 1649664       ;
;                                             ;               ;
; Embedded Multiplier 9-bit elements          ; 0             ;
;                                             ;               ;
; Maximum fan-out node                        ; clk_clk~input ;
; Maximum fan-out                             ; 1116          ;
; Total fan-out                               ; 15253         ;
; Average fan-out                             ; 4.80          ;
+---------------------------------------------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                              ; Entity Name                         ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------+--------------+
; |step                                                                                                                                   ; 1867 (1)            ; 951 (0)                   ; 1649664     ; 0            ; 0       ; 0         ; 6    ; 0            ; |step                                                                                                                                                                                                                                                                                                                                            ; step                                ; step         ;
;    |altera_reset_controller:rst_controller|                                                                                             ; 6 (5)               ; 16 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |step|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                                     ; altera_reset_controller             ; step         ;
;       |altera_reset_synchronizer:alt_rst_req_sync_uq1|                                                                                  ; 1 (1)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |step|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1                                                                                                                                                                                                                                                      ; altera_reset_synchronizer           ; step         ;
;       |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                      ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |step|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                          ; altera_reset_synchronizer           ; step         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 150 (1)             ; 85 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |step|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                             ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 149 (0)             ; 85 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |step|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input         ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 149 (0)             ; 85 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |step|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                         ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 149 (1)             ; 85 (6)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |step|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab             ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 148 (0)             ; 79 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |step|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric   ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 148 (106)           ; 79 (51)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |step|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                        ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 24 (24)             ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |step|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                          ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)             ; 19 (19)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |step|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                      ; altera_sld   ;
;    |step_CPU:cpu|                                                                                                                       ; 975 (0)             ; 576 (0)                   ; 10240       ; 0            ; 0       ; 0         ; 0    ; 0            ; |step|step_CPU:cpu                                                                                                                                                                                                                                                                                                                               ; step_CPU                            ; step         ;
;       |step_CPU_cpu:cpu|                                                                                                                ; 975 (687)           ; 576 (308)                 ; 10240       ; 0            ; 0       ; 0         ; 0    ; 0            ; |step|step_CPU:cpu|step_CPU_cpu:cpu                                                                                                                                                                                                                                                                                                              ; step_CPU_cpu                        ; step         ;
;          |step_CPU_cpu_nios2_oci:the_step_CPU_cpu_nios2_oci|                                                                            ; 288 (34)            ; 268 (80)                  ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |step|step_CPU:cpu|step_CPU_cpu:cpu|step_CPU_cpu_nios2_oci:the_step_CPU_cpu_nios2_oci                                                                                                                                                                                                                                                            ; step_CPU_cpu_nios2_oci              ; step         ;
;             |step_CPU_cpu_debug_slave_wrapper:the_step_CPU_cpu_debug_slave_wrapper|                                                     ; 91 (0)              ; 96 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |step|step_CPU:cpu|step_CPU_cpu:cpu|step_CPU_cpu_nios2_oci:the_step_CPU_cpu_nios2_oci|step_CPU_cpu_debug_slave_wrapper:the_step_CPU_cpu_debug_slave_wrapper                                                                                                                                                                                      ; step_CPU_cpu_debug_slave_wrapper    ; step         ;
;                |sld_virtual_jtag_basic:step_CPU_cpu_debug_slave_phy|                                                                    ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |step|step_CPU:cpu|step_CPU_cpu:cpu|step_CPU_cpu_nios2_oci:the_step_CPU_cpu_nios2_oci|step_CPU_cpu_debug_slave_wrapper:the_step_CPU_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:step_CPU_cpu_debug_slave_phy                                                                                                                                  ; sld_virtual_jtag_basic              ; work         ;
;                |step_CPU_cpu_debug_slave_sysclk:the_step_CPU_cpu_debug_slave_sysclk|                                                    ; 6 (6)               ; 49 (45)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |step|step_CPU:cpu|step_CPU_cpu:cpu|step_CPU_cpu_nios2_oci:the_step_CPU_cpu_nios2_oci|step_CPU_cpu_debug_slave_wrapper:the_step_CPU_cpu_debug_slave_wrapper|step_CPU_cpu_debug_slave_sysclk:the_step_CPU_cpu_debug_slave_sysclk                                                                                                                  ; step_CPU_cpu_debug_slave_sysclk     ; step         ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer3|                                                                ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |step|step_CPU:cpu|step_CPU_cpu:cpu|step_CPU_cpu_nios2_oci:the_step_CPU_cpu_nios2_oci|step_CPU_cpu_debug_slave_wrapper:the_step_CPU_cpu_debug_slave_wrapper|step_CPU_cpu_debug_slave_sysclk:the_step_CPU_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3                                                             ; altera_std_synchronizer             ; work         ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer4|                                                                ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |step|step_CPU:cpu|step_CPU_cpu:cpu|step_CPU_cpu_nios2_oci:the_step_CPU_cpu_nios2_oci|step_CPU_cpu_debug_slave_wrapper:the_step_CPU_cpu_debug_slave_wrapper|step_CPU_cpu_debug_slave_sysclk:the_step_CPU_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4                                                             ; altera_std_synchronizer             ; work         ;
;                |step_CPU_cpu_debug_slave_tck:the_step_CPU_cpu_debug_slave_tck|                                                          ; 81 (81)             ; 47 (43)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |step|step_CPU:cpu|step_CPU_cpu:cpu|step_CPU_cpu_nios2_oci:the_step_CPU_cpu_nios2_oci|step_CPU_cpu_debug_slave_wrapper:the_step_CPU_cpu_debug_slave_wrapper|step_CPU_cpu_debug_slave_tck:the_step_CPU_cpu_debug_slave_tck                                                                                                                        ; step_CPU_cpu_debug_slave_tck        ; step         ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer1|                                                                ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |step|step_CPU:cpu|step_CPU_cpu:cpu|step_CPU_cpu_nios2_oci:the_step_CPU_cpu_nios2_oci|step_CPU_cpu_debug_slave_wrapper:the_step_CPU_cpu_debug_slave_wrapper|step_CPU_cpu_debug_slave_tck:the_step_CPU_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1                                                                   ; altera_std_synchronizer             ; work         ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer2|                                                                ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |step|step_CPU:cpu|step_CPU_cpu:cpu|step_CPU_cpu_nios2_oci:the_step_CPU_cpu_nios2_oci|step_CPU_cpu_debug_slave_wrapper:the_step_CPU_cpu_debug_slave_wrapper|step_CPU_cpu_debug_slave_tck:the_step_CPU_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2                                                                   ; altera_std_synchronizer             ; work         ;
;             |step_CPU_cpu_nios2_avalon_reg:the_step_CPU_cpu_nios2_avalon_reg|                                                           ; 9 (9)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |step|step_CPU:cpu|step_CPU_cpu:cpu|step_CPU_cpu_nios2_oci:the_step_CPU_cpu_nios2_oci|step_CPU_cpu_nios2_avalon_reg:the_step_CPU_cpu_nios2_avalon_reg                                                                                                                                                                                            ; step_CPU_cpu_nios2_avalon_reg       ; step         ;
;             |step_CPU_cpu_nios2_oci_break:the_step_CPU_cpu_nios2_oci_break|                                                             ; 33 (33)             ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |step|step_CPU:cpu|step_CPU_cpu:cpu|step_CPU_cpu_nios2_oci:the_step_CPU_cpu_nios2_oci|step_CPU_cpu_nios2_oci_break:the_step_CPU_cpu_nios2_oci_break                                                                                                                                                                                              ; step_CPU_cpu_nios2_oci_break        ; step         ;
;             |step_CPU_cpu_nios2_oci_debug:the_step_CPU_cpu_nios2_oci_debug|                                                             ; 8 (8)               ; 8 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |step|step_CPU:cpu|step_CPU_cpu:cpu|step_CPU_cpu_nios2_oci:the_step_CPU_cpu_nios2_oci|step_CPU_cpu_nios2_oci_debug:the_step_CPU_cpu_nios2_oci_debug                                                                                                                                                                                              ; step_CPU_cpu_nios2_oci_debug        ; step         ;
;                |altera_std_synchronizer:the_altera_std_synchronizer|                                                                    ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |step|step_CPU:cpu|step_CPU_cpu:cpu|step_CPU_cpu_nios2_oci:the_step_CPU_cpu_nios2_oci|step_CPU_cpu_nios2_oci_debug:the_step_CPU_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer                                                                                                                                          ; altera_std_synchronizer             ; work         ;
;             |step_CPU_cpu_nios2_ocimem:the_step_CPU_cpu_nios2_ocimem|                                                                   ; 113 (113)           ; 49 (49)                   ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |step|step_CPU:cpu|step_CPU_cpu:cpu|step_CPU_cpu_nios2_oci:the_step_CPU_cpu_nios2_oci|step_CPU_cpu_nios2_ocimem:the_step_CPU_cpu_nios2_ocimem                                                                                                                                                                                                    ; step_CPU_cpu_nios2_ocimem           ; step         ;
;                |step_CPU_cpu_ociram_sp_ram_module:step_CPU_cpu_ociram_sp_ram|                                                           ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |step|step_CPU:cpu|step_CPU_cpu:cpu|step_CPU_cpu_nios2_oci:the_step_CPU_cpu_nios2_oci|step_CPU_cpu_nios2_ocimem:the_step_CPU_cpu_nios2_ocimem|step_CPU_cpu_ociram_sp_ram_module:step_CPU_cpu_ociram_sp_ram                                                                                                                                       ; step_CPU_cpu_ociram_sp_ram_module   ; step         ;
;                   |altsyncram:the_altsyncram|                                                                                           ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |step|step_CPU:cpu|step_CPU_cpu:cpu|step_CPU_cpu_nios2_oci:the_step_CPU_cpu_nios2_oci|step_CPU_cpu_nios2_ocimem:the_step_CPU_cpu_nios2_ocimem|step_CPU_cpu_ociram_sp_ram_module:step_CPU_cpu_ociram_sp_ram|altsyncram:the_altsyncram                                                                                                             ; altsyncram                          ; work         ;
;                      |altsyncram_ac71:auto_generated|                                                                                   ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |step|step_CPU:cpu|step_CPU_cpu:cpu|step_CPU_cpu_nios2_oci:the_step_CPU_cpu_nios2_oci|step_CPU_cpu_nios2_ocimem:the_step_CPU_cpu_nios2_ocimem|step_CPU_cpu_ociram_sp_ram_module:step_CPU_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ac71:auto_generated                                                                              ; altsyncram_ac71                     ; work         ;
;          |step_CPU_cpu_register_bank_a_module:step_CPU_cpu_register_bank_a|                                                             ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |step|step_CPU:cpu|step_CPU_cpu:cpu|step_CPU_cpu_register_bank_a_module:step_CPU_cpu_register_bank_a                                                                                                                                                                                                                                             ; step_CPU_cpu_register_bank_a_module ; step         ;
;             |altsyncram:the_altsyncram|                                                                                                 ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |step|step_CPU:cpu|step_CPU_cpu:cpu|step_CPU_cpu_register_bank_a_module:step_CPU_cpu_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                                                                                   ; altsyncram                          ; work         ;
;                |altsyncram_6mc1:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |step|step_CPU:cpu|step_CPU_cpu:cpu|step_CPU_cpu_register_bank_a_module:step_CPU_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated                                                                                                                                                                                    ; altsyncram_6mc1                     ; work         ;
;          |step_CPU_cpu_register_bank_b_module:step_CPU_cpu_register_bank_b|                                                             ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |step|step_CPU:cpu|step_CPU_cpu:cpu|step_CPU_cpu_register_bank_b_module:step_CPU_cpu_register_bank_b                                                                                                                                                                                                                                             ; step_CPU_cpu_register_bank_b_module ; step         ;
;             |altsyncram:the_altsyncram|                                                                                                 ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |step|step_CPU:cpu|step_CPU_cpu:cpu|step_CPU_cpu_register_bank_b_module:step_CPU_cpu_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                                                                                   ; altsyncram                          ; work         ;
;                |altsyncram_6mc1:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |step|step_CPU:cpu|step_CPU_cpu:cpu|step_CPU_cpu_register_bank_b_module:step_CPU_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated                                                                                                                                                                                    ; altsyncram_6mc1                     ; work         ;
;    |step_DEBUG:debug|                                                                                                                   ; 142 (36)            ; 113 (13)                  ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |step|step_DEBUG:debug                                                                                                                                                                                                                                                                                                                           ; step_DEBUG                          ; step         ;
;       |alt_jtag_atlantic:step_DEBUG_alt_jtag_atlantic|                                                                                  ; 55 (55)             ; 60 (60)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |step|step_DEBUG:debug|alt_jtag_atlantic:step_DEBUG_alt_jtag_atlantic                                                                                                                                                                                                                                                                            ; alt_jtag_atlantic                   ; work         ;
;       |step_DEBUG_scfifo_r:the_step_DEBUG_scfifo_r|                                                                                     ; 26 (0)              ; 20 (0)                    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |step|step_DEBUG:debug|step_DEBUG_scfifo_r:the_step_DEBUG_scfifo_r                                                                                                                                                                                                                                                                               ; step_DEBUG_scfifo_r                 ; step         ;
;          |scfifo:rfifo|                                                                                                                 ; 26 (0)              ; 20 (0)                    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |step|step_DEBUG:debug|step_DEBUG_scfifo_r:the_step_DEBUG_scfifo_r|scfifo:rfifo                                                                                                                                                                                                                                                                  ; scfifo                              ; work         ;
;             |scfifo_jr21:auto_generated|                                                                                                ; 26 (0)              ; 20 (0)                    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |step|step_DEBUG:debug|step_DEBUG_scfifo_r:the_step_DEBUG_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated                                                                                                                                                                                                                                       ; scfifo_jr21                         ; work         ;
;                |a_dpfifo_l011:dpfifo|                                                                                                   ; 26 (0)              ; 20 (0)                    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |step|step_DEBUG:debug|step_DEBUG_scfifo_r:the_step_DEBUG_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo                                                                                                                                                                                                                  ; a_dpfifo_l011                       ; work         ;
;                   |a_fefifo_7cf:fifo_state|                                                                                             ; 14 (8)              ; 8 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |step|step_DEBUG:debug|step_DEBUG_scfifo_r:the_step_DEBUG_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                                          ; a_fefifo_7cf                        ; work         ;
;                      |cntr_do7:count_usedw|                                                                                             ; 6 (6)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |step|step_DEBUG:debug|step_DEBUG_scfifo_r:the_step_DEBUG_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw                                                                                                                                                                     ; cntr_do7                            ; work         ;
;                   |altsyncram_nio1:FIFOram|                                                                                             ; 0 (0)               ; 0 (0)                     ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |step|step_DEBUG:debug|step_DEBUG_scfifo_r:the_step_DEBUG_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram                                                                                                                                                                                          ; altsyncram_nio1                     ; work         ;
;                   |cntr_1ob:rd_ptr_count|                                                                                               ; 6 (6)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |step|step_DEBUG:debug|step_DEBUG_scfifo_r:the_step_DEBUG_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count                                                                                                                                                                                            ; cntr_1ob                            ; work         ;
;                   |cntr_1ob:wr_ptr|                                                                                                     ; 6 (6)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |step|step_DEBUG:debug|step_DEBUG_scfifo_r:the_step_DEBUG_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr                                                                                                                                                                                                  ; cntr_1ob                            ; work         ;
;       |step_DEBUG_scfifo_w:the_step_DEBUG_scfifo_w|                                                                                     ; 25 (0)              ; 20 (0)                    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |step|step_DEBUG:debug|step_DEBUG_scfifo_w:the_step_DEBUG_scfifo_w                                                                                                                                                                                                                                                                               ; step_DEBUG_scfifo_w                 ; step         ;
;          |scfifo:wfifo|                                                                                                                 ; 25 (0)              ; 20 (0)                    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |step|step_DEBUG:debug|step_DEBUG_scfifo_w:the_step_DEBUG_scfifo_w|scfifo:wfifo                                                                                                                                                                                                                                                                  ; scfifo                              ; work         ;
;             |scfifo_jr21:auto_generated|                                                                                                ; 25 (0)              ; 20 (0)                    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |step|step_DEBUG:debug|step_DEBUG_scfifo_w:the_step_DEBUG_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated                                                                                                                                                                                                                                       ; scfifo_jr21                         ; work         ;
;                |a_dpfifo_l011:dpfifo|                                                                                                   ; 25 (0)              ; 20 (0)                    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |step|step_DEBUG:debug|step_DEBUG_scfifo_w:the_step_DEBUG_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo                                                                                                                                                                                                                  ; a_dpfifo_l011                       ; work         ;
;                   |a_fefifo_7cf:fifo_state|                                                                                             ; 13 (7)              ; 8 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |step|step_DEBUG:debug|step_DEBUG_scfifo_w:the_step_DEBUG_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                                          ; a_fefifo_7cf                        ; work         ;
;                      |cntr_do7:count_usedw|                                                                                             ; 6 (6)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |step|step_DEBUG:debug|step_DEBUG_scfifo_w:the_step_DEBUG_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw                                                                                                                                                                     ; cntr_do7                            ; work         ;
;                   |altsyncram_nio1:FIFOram|                                                                                             ; 0 (0)               ; 0 (0)                     ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |step|step_DEBUG:debug|step_DEBUG_scfifo_w:the_step_DEBUG_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram                                                                                                                                                                                          ; altsyncram_nio1                     ; work         ;
;                   |cntr_1ob:rd_ptr_count|                                                                                               ; 6 (6)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |step|step_DEBUG:debug|step_DEBUG_scfifo_w:the_step_DEBUG_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count                                                                                                                                                                                            ; cntr_1ob                            ; work         ;
;                   |cntr_1ob:wr_ptr|                                                                                                     ; 6 (6)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |step|step_DEBUG:debug|step_DEBUG_scfifo_w:the_step_DEBUG_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr                                                                                                                                                                                                  ; cntr_1ob                            ; work         ;
;    |step_OUT1:out1|                                                                                                                     ; 8 (8)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |step|step_OUT1:out1                                                                                                                                                                                                                                                                                                                             ; step_OUT1                           ; step         ;
;    |step_OUT1:out2|                                                                                                                     ; 6 (6)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |step|step_OUT1:out2                                                                                                                                                                                                                                                                                                                             ; step_OUT1                           ; step         ;
;    |step_OUT1:out3|                                                                                                                     ; 6 (6)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |step|step_OUT1:out3                                                                                                                                                                                                                                                                                                                             ; step_OUT1                           ; step         ;
;    |step_OUT1:out4|                                                                                                                     ; 6 (6)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |step|step_OUT1:out4                                                                                                                                                                                                                                                                                                                             ; step_OUT1                           ; step         ;
;    |step_RAM:ram|                                                                                                                       ; 168 (1)             ; 3 (0)                     ; 1638400     ; 0            ; 0       ; 0         ; 0    ; 0            ; |step|step_RAM:ram                                                                                                                                                                                                                                                                                                                               ; step_RAM                            ; step         ;
;       |altsyncram:the_altsyncram|                                                                                                       ; 167 (0)             ; 3 (0)                     ; 1638400     ; 0            ; 0       ; 0         ; 0    ; 0            ; |step|step_RAM:ram|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                                     ; altsyncram                          ; work         ;
;          |altsyncram_gmf1:auto_generated|                                                                                               ; 167 (0)             ; 3 (3)                     ; 1638400     ; 0            ; 0       ; 0         ; 0    ; 0            ; |step|step_RAM:ram|altsyncram:the_altsyncram|altsyncram_gmf1:auto_generated                                                                                                                                                                                                                                                                      ; altsyncram_gmf1                     ; work         ;
;             |decode_qsa:decode3|                                                                                                        ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |step|step_RAM:ram|altsyncram:the_altsyncram|altsyncram_gmf1:auto_generated|decode_qsa:decode3                                                                                                                                                                                                                                                   ; decode_qsa                          ; work         ;
;             |mux_nob:mux2|                                                                                                              ; 160 (160)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |step|step_RAM:ram|altsyncram:the_altsyncram|altsyncram_gmf1:auto_generated|mux_nob:mux2                                                                                                                                                                                                                                                         ; mux_nob                             ; work         ;
;    |step_mm_interconnect_0:mm_interconnect_0|                                                                                           ; 399 (0)             ; 154 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |step|step_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                                                                   ; step_mm_interconnect_0              ; step         ;
;       |altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|                                                                        ; 8 (8)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |step|step_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo                                                                                                                                                                                                                                          ; altera_avalon_sc_fifo               ; step         ;
;       |altera_avalon_sc_fifo:debug_avalon_jtag_slave_agent_rsp_fifo|                                                                    ; 7 (7)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |step|step_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:debug_avalon_jtag_slave_agent_rsp_fifo                                                                                                                                                                                                                                      ; altera_avalon_sc_fifo               ; step         ;
;       |altera_avalon_sc_fifo:out1_s1_agent_rsp_fifo|                                                                                    ; 7 (7)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |step|step_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:out1_s1_agent_rsp_fifo                                                                                                                                                                                                                                                      ; altera_avalon_sc_fifo               ; step         ;
;       |altera_avalon_sc_fifo:out2_s1_agent_rsp_fifo|                                                                                    ; 8 (8)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |step|step_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:out2_s1_agent_rsp_fifo                                                                                                                                                                                                                                                      ; altera_avalon_sc_fifo               ; step         ;
;       |altera_avalon_sc_fifo:out3_s1_agent_rsp_fifo|                                                                                    ; 8 (8)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |step|step_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:out3_s1_agent_rsp_fifo                                                                                                                                                                                                                                                      ; altera_avalon_sc_fifo               ; step         ;
;       |altera_avalon_sc_fifo:out4_s1_agent_rsp_fifo|                                                                                    ; 7 (7)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |step|step_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:out4_s1_agent_rsp_fifo                                                                                                                                                                                                                                                      ; altera_avalon_sc_fifo               ; step         ;
;       |altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|                                                                                     ; 7 (7)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |step|step_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo                                                                                                                                                                                                                                                       ; altera_avalon_sc_fifo               ; step         ;
;       |altera_merlin_master_agent:cpu_data_master_agent|                                                                                ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |step|step_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_data_master_agent                                                                                                                                                                                                                                                  ; altera_merlin_master_agent          ; step         ;
;       |altera_merlin_master_agent:cpu_instruction_master_agent|                                                                         ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |step|step_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_instruction_master_agent                                                                                                                                                                                                                                           ; altera_merlin_master_agent          ; step         ;
;       |altera_merlin_master_translator:cpu_data_master_translator|                                                                      ; 8 (8)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |step|step_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator                                                                                                                                                                                                                                        ; altera_merlin_master_translator     ; step         ;
;       |altera_merlin_master_translator:cpu_instruction_master_translator|                                                               ; 12 (12)             ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |step|step_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_instruction_master_translator                                                                                                                                                                                                                                 ; altera_merlin_master_translator     ; step         ;
;       |altera_merlin_slave_agent:cpu_debug_mem_slave_agent|                                                                             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |step|step_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_debug_mem_slave_agent                                                                                                                                                                                                                                               ; altera_merlin_slave_agent           ; step         ;
;       |altera_merlin_slave_agent:out1_s1_agent|                                                                                         ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |step|step_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:out1_s1_agent                                                                                                                                                                                                                                                           ; altera_merlin_slave_agent           ; step         ;
;       |altera_merlin_slave_agent:out2_s1_agent|                                                                                         ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |step|step_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:out2_s1_agent                                                                                                                                                                                                                                                           ; altera_merlin_slave_agent           ; step         ;
;       |altera_merlin_slave_agent:out3_s1_agent|                                                                                         ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |step|step_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:out3_s1_agent                                                                                                                                                                                                                                                           ; altera_merlin_slave_agent           ; step         ;
;       |altera_merlin_slave_agent:out4_s1_agent|                                                                                         ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |step|step_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:out4_s1_agent                                                                                                                                                                                                                                                           ; altera_merlin_slave_agent           ; step         ;
;       |altera_merlin_slave_translator:cpu_debug_mem_slave_translator|                                                                   ; 1 (1)               ; 33 (33)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |step|step_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_debug_mem_slave_translator                                                                                                                                                                                                                                     ; altera_merlin_slave_translator      ; step         ;
;       |altera_merlin_slave_translator:debug_avalon_jtag_slave_translator|                                                               ; 9 (9)               ; 23 (23)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |step|step_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:debug_avalon_jtag_slave_translator                                                                                                                                                                                                                                 ; altera_merlin_slave_translator      ; step         ;
;       |altera_merlin_slave_translator:out1_s1_translator|                                                                               ; 6 (6)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |step|step_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:out1_s1_translator                                                                                                                                                                                                                                                 ; altera_merlin_slave_translator      ; step         ;
;       |altera_merlin_slave_translator:out2_s1_translator|                                                                               ; 5 (5)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |step|step_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:out2_s1_translator                                                                                                                                                                                                                                                 ; altera_merlin_slave_translator      ; step         ;
;       |altera_merlin_slave_translator:out3_s1_translator|                                                                               ; 5 (5)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |step|step_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:out3_s1_translator                                                                                                                                                                                                                                                 ; altera_merlin_slave_translator      ; step         ;
;       |altera_merlin_slave_translator:out4_s1_translator|                                                                               ; 5 (5)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |step|step_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:out4_s1_translator                                                                                                                                                                                                                                                 ; altera_merlin_slave_translator      ; step         ;
;       |altera_merlin_slave_translator:ram_s1_translator|                                                                                ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |step|step_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ram_s1_translator                                                                                                                                                                                                                                                  ; altera_merlin_slave_translator      ; step         ;
;       |step_mm_interconnect_0_cmd_demux:cmd_demux_001|                                                                                  ; 8 (8)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |step|step_mm_interconnect_0:mm_interconnect_0|step_mm_interconnect_0_cmd_demux:cmd_demux_001                                                                                                                                                                                                                                                    ; step_mm_interconnect_0_cmd_demux    ; step         ;
;       |step_mm_interconnect_0_cmd_demux:cmd_demux|                                                                                      ; 17 (17)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |step|step_mm_interconnect_0:mm_interconnect_0|step_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                                                                                                                        ; step_mm_interconnect_0_cmd_demux    ; step         ;
;       |step_mm_interconnect_0_cmd_mux:cmd_mux_001|                                                                                      ; 55 (51)             ; 5 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |step|step_mm_interconnect_0:mm_interconnect_0|step_mm_interconnect_0_cmd_mux:cmd_mux_001                                                                                                                                                                                                                                                        ; step_mm_interconnect_0_cmd_mux      ; step         ;
;          |altera_merlin_arbitrator:arb|                                                                                                 ; 4 (4)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |step|step_mm_interconnect_0:mm_interconnect_0|step_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb                                                                                                                                                                                                                           ; altera_merlin_arbitrator            ; step         ;
;       |step_mm_interconnect_0_cmd_mux:cmd_mux_002|                                                                                      ; 10 (6)              ; 5 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |step|step_mm_interconnect_0:mm_interconnect_0|step_mm_interconnect_0_cmd_mux:cmd_mux_002                                                                                                                                                                                                                                                        ; step_mm_interconnect_0_cmd_mux      ; step         ;
;          |altera_merlin_arbitrator:arb|                                                                                                 ; 4 (4)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |step|step_mm_interconnect_0:mm_interconnect_0|step_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb                                                                                                                                                                                                                           ; altera_merlin_arbitrator            ; step         ;
;       |step_mm_interconnect_0_cmd_mux:cmd_mux_003|                                                                                      ; 10 (6)              ; 5 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |step|step_mm_interconnect_0:mm_interconnect_0|step_mm_interconnect_0_cmd_mux:cmd_mux_003                                                                                                                                                                                                                                                        ; step_mm_interconnect_0_cmd_mux      ; step         ;
;          |altera_merlin_arbitrator:arb|                                                                                                 ; 4 (4)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |step|step_mm_interconnect_0:mm_interconnect_0|step_mm_interconnect_0_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb                                                                                                                                                                                                                           ; altera_merlin_arbitrator            ; step         ;
;       |step_mm_interconnect_0_cmd_mux:cmd_mux_004|                                                                                      ; 11 (7)              ; 5 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |step|step_mm_interconnect_0:mm_interconnect_0|step_mm_interconnect_0_cmd_mux:cmd_mux_004                                                                                                                                                                                                                                                        ; step_mm_interconnect_0_cmd_mux      ; step         ;
;          |altera_merlin_arbitrator:arb|                                                                                                 ; 4 (4)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |step|step_mm_interconnect_0:mm_interconnect_0|step_mm_interconnect_0_cmd_mux:cmd_mux_004|altera_merlin_arbitrator:arb                                                                                                                                                                                                                           ; altera_merlin_arbitrator            ; step         ;
;       |step_mm_interconnect_0_cmd_mux:cmd_mux_005|                                                                                      ; 10 (6)              ; 5 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |step|step_mm_interconnect_0:mm_interconnect_0|step_mm_interconnect_0_cmd_mux:cmd_mux_005                                                                                                                                                                                                                                                        ; step_mm_interconnect_0_cmd_mux      ; step         ;
;          |altera_merlin_arbitrator:arb|                                                                                                 ; 4 (4)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |step|step_mm_interconnect_0:mm_interconnect_0|step_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb                                                                                                                                                                                                                           ; altera_merlin_arbitrator            ; step         ;
;       |step_mm_interconnect_0_cmd_mux:cmd_mux_006|                                                                                      ; 60 (56)             ; 5 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |step|step_mm_interconnect_0:mm_interconnect_0|step_mm_interconnect_0_cmd_mux:cmd_mux_006                                                                                                                                                                                                                                                        ; step_mm_interconnect_0_cmd_mux      ; step         ;
;          |altera_merlin_arbitrator:arb|                                                                                                 ; 4 (4)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |step|step_mm_interconnect_0:mm_interconnect_0|step_mm_interconnect_0_cmd_mux:cmd_mux_006|altera_merlin_arbitrator:arb                                                                                                                                                                                                                           ; altera_merlin_arbitrator            ; step         ;
;       |step_mm_interconnect_0_cmd_mux:cmd_mux|                                                                                          ; 19 (15)             ; 5 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |step|step_mm_interconnect_0:mm_interconnect_0|step_mm_interconnect_0_cmd_mux:cmd_mux                                                                                                                                                                                                                                                            ; step_mm_interconnect_0_cmd_mux      ; step         ;
;          |altera_merlin_arbitrator:arb|                                                                                                 ; 4 (4)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |step|step_mm_interconnect_0:mm_interconnect_0|step_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb                                                                                                                                                                                                                               ; altera_merlin_arbitrator            ; step         ;
;       |step_mm_interconnect_0_router:router_001|                                                                                        ; 13 (13)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |step|step_mm_interconnect_0:mm_interconnect_0|step_mm_interconnect_0_router:router_001                                                                                                                                                                                                                                                          ; step_mm_interconnect_0_router       ; step         ;
;       |step_mm_interconnect_0_router:router|                                                                                            ; 10 (10)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |step|step_mm_interconnect_0:mm_interconnect_0|step_mm_interconnect_0_router:router                                                                                                                                                                                                                                                              ; step_mm_interconnect_0_router       ; step         ;
;       |step_mm_interconnect_0_rsp_demux:rsp_demux_001|                                                                                  ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |step|step_mm_interconnect_0:mm_interconnect_0|step_mm_interconnect_0_rsp_demux:rsp_demux_001                                                                                                                                                                                                                                                    ; step_mm_interconnect_0_rsp_demux    ; step         ;
;       |step_mm_interconnect_0_rsp_demux:rsp_demux_002|                                                                                  ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |step|step_mm_interconnect_0:mm_interconnect_0|step_mm_interconnect_0_rsp_demux:rsp_demux_002                                                                                                                                                                                                                                                    ; step_mm_interconnect_0_rsp_demux    ; step         ;
;       |step_mm_interconnect_0_rsp_demux:rsp_demux_003|                                                                                  ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |step|step_mm_interconnect_0:mm_interconnect_0|step_mm_interconnect_0_rsp_demux:rsp_demux_003                                                                                                                                                                                                                                                    ; step_mm_interconnect_0_rsp_demux    ; step         ;
;       |step_mm_interconnect_0_rsp_demux:rsp_demux_004|                                                                                  ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |step|step_mm_interconnect_0:mm_interconnect_0|step_mm_interconnect_0_rsp_demux:rsp_demux_004                                                                                                                                                                                                                                                    ; step_mm_interconnect_0_rsp_demux    ; step         ;
;       |step_mm_interconnect_0_rsp_demux:rsp_demux_005|                                                                                  ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |step|step_mm_interconnect_0:mm_interconnect_0|step_mm_interconnect_0_rsp_demux:rsp_demux_005                                                                                                                                                                                                                                                    ; step_mm_interconnect_0_rsp_demux    ; step         ;
;       |step_mm_interconnect_0_rsp_demux:rsp_demux_006|                                                                                  ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |step|step_mm_interconnect_0:mm_interconnect_0|step_mm_interconnect_0_rsp_demux:rsp_demux_006                                                                                                                                                                                                                                                    ; step_mm_interconnect_0_rsp_demux    ; step         ;
;       |step_mm_interconnect_0_rsp_demux:rsp_demux|                                                                                      ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |step|step_mm_interconnect_0:mm_interconnect_0|step_mm_interconnect_0_rsp_demux:rsp_demux                                                                                                                                                                                                                                                        ; step_mm_interconnect_0_rsp_demux    ; step         ;
;       |step_mm_interconnect_0_rsp_mux:rsp_mux_001|                                                                                      ; 14 (14)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |step|step_mm_interconnect_0:mm_interconnect_0|step_mm_interconnect_0_rsp_mux:rsp_mux_001                                                                                                                                                                                                                                                        ; step_mm_interconnect_0_rsp_mux      ; step         ;
;       |step_mm_interconnect_0_rsp_mux:rsp_mux|                                                                                          ; 33 (33)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |step|step_mm_interconnect_0:mm_interconnect_0|step_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                                                                                                                            ; step_mm_interconnect_0_rsp_mux      ; step         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                                                        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+--------------+
; Name                                                                                                                                                                                                                                                                     ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size    ; MIF          ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+--------------+
; step_CPU:cpu|step_CPU_cpu:cpu|step_CPU_cpu_nios2_oci:the_step_CPU_cpu_nios2_oci|step_CPU_cpu_nios2_ocimem:the_step_CPU_cpu_nios2_ocimem|step_CPU_cpu_ociram_sp_ram_module:step_CPU_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ac71:auto_generated|ALTSYNCRAM ; AUTO ; Single Port      ; 256          ; 32           ; --           ; --           ; 8192    ; None         ;
; step_CPU:cpu|step_CPU_cpu:cpu|step_CPU_cpu_register_bank_a_module:step_CPU_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ALTSYNCRAM                                                                                                       ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024    ; None         ;
; step_CPU:cpu|step_CPU_cpu:cpu|step_CPU_cpu_register_bank_b_module:step_CPU_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ALTSYNCRAM                                                                                                       ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024    ; None         ;
; step_DEBUG:debug|step_DEBUG_scfifo_r:the_step_DEBUG_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ALTSYNCRAM                                                                                                             ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512     ; None         ;
; step_DEBUG:debug|step_DEBUG_scfifo_w:the_step_DEBUG_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ALTSYNCRAM                                                                                                             ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512     ; None         ;
; step_RAM:ram|altsyncram:the_altsyncram|altsyncram_gmf1:auto_generated|ALTSYNCRAM                                                                                                                                                                                         ; AUTO ; Single Port      ; 51200        ; 32           ; --           ; --           ; 1638400 ; step_RAM.hex ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+--------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                          ;
+--------+---------------------------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name                    ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                           ; IP Include File ;
+--------+---------------------------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; N/A    ; Qsys                            ; 17.1    ; N/A          ; N/A          ; |step                                                                                                                                                                                                                                                                     ; step.qsys       ;
; Altera ; Signal Tap                      ; N/A     ; N/A          ; Licensed     ; |step|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                 ;
; Altera ; Signal Tap                      ; N/A     ; N/A          ; Licensed     ; |step|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                 ;
; Altera ; Signal Tap                      ; N/A     ; N/A          ; Licensed     ; |step|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                 ;
; Altera ; Signal Tap                      ; N/A     ; N/A          ; Licensed     ; |step|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                 ;
; Altera ; Signal Tap                      ; N/A     ; N/A          ; Licensed     ; |step|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                 ;
; Altera ; altera_nios2_gen2               ; 17.1    ; N/A          ; N/A          ; |step|step_CPU:cpu                                                                                                                                                                                                                                                        ; step.qsys       ;
; Altera ; altera_nios2_gen2_unit          ; 17.1    ; N/A          ; N/A          ; |step|step_CPU:cpu|step_CPU_cpu:cpu                                                                                                                                                                                                                                       ; step.qsys       ;
; Altera ; altera_avalon_jtag_uart         ; 17.1    ; N/A          ; N/A          ; |step|step_DEBUG:debug                                                                                                                                                                                                                                                    ; step.qsys       ;
; Altera ; altera_irq_mapper               ; 17.1    ; N/A          ; N/A          ; |step|step_irq_mapper:irq_mapper                                                                                                                                                                                                                                          ; step.qsys       ;
; Altera ; altera_mm_interconnect          ; 17.1    ; N/A          ; N/A          ; |step|step_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                            ; step.qsys       ;
; Altera ; altera_avalon_st_adapter        ; 17.1    ; N/A          ; N/A          ; |step|step_mm_interconnect_0:mm_interconnect_0|step_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter                                                                                                                                                                 ; step.qsys       ;
; Altera ; error_adapter                   ; 17.1    ; N/A          ; N/A          ; |step|step_mm_interconnect_0:mm_interconnect_0|step_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|step_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                        ; step.qsys       ;
; Altera ; altera_avalon_st_adapter        ; 17.1    ; N/A          ; N/A          ; |step|step_mm_interconnect_0:mm_interconnect_0|step_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001                                                                                                                                                             ; step.qsys       ;
; Altera ; error_adapter                   ; 17.1    ; N/A          ; N/A          ; |step|step_mm_interconnect_0:mm_interconnect_0|step_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001|step_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                    ; step.qsys       ;
; Altera ; altera_avalon_st_adapter        ; 17.1    ; N/A          ; N/A          ; |step|step_mm_interconnect_0:mm_interconnect_0|step_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002                                                                                                                                                             ; step.qsys       ;
; Altera ; error_adapter                   ; 17.1    ; N/A          ; N/A          ; |step|step_mm_interconnect_0:mm_interconnect_0|step_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002|step_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                    ; step.qsys       ;
; Altera ; altera_avalon_st_adapter        ; 17.1    ; N/A          ; N/A          ; |step|step_mm_interconnect_0:mm_interconnect_0|step_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003                                                                                                                                                             ; step.qsys       ;
; Altera ; error_adapter                   ; 17.1    ; N/A          ; N/A          ; |step|step_mm_interconnect_0:mm_interconnect_0|step_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003|step_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                    ; step.qsys       ;
; Altera ; altera_avalon_st_adapter        ; 17.1    ; N/A          ; N/A          ; |step|step_mm_interconnect_0:mm_interconnect_0|step_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004                                                                                                                                                             ; step.qsys       ;
; Altera ; error_adapter                   ; 17.1    ; N/A          ; N/A          ; |step|step_mm_interconnect_0:mm_interconnect_0|step_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004|step_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                    ; step.qsys       ;
; Altera ; altera_avalon_st_adapter        ; 17.1    ; N/A          ; N/A          ; |step|step_mm_interconnect_0:mm_interconnect_0|step_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_005                                                                                                                                                             ; step.qsys       ;
; Altera ; error_adapter                   ; 17.1    ; N/A          ; N/A          ; |step|step_mm_interconnect_0:mm_interconnect_0|step_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_005|step_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                    ; step.qsys       ;
; Altera ; altera_avalon_st_adapter        ; 17.1    ; N/A          ; N/A          ; |step|step_mm_interconnect_0:mm_interconnect_0|step_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_006                                                                                                                                                             ; step.qsys       ;
; Altera ; error_adapter                   ; 17.1    ; N/A          ; N/A          ; |step|step_mm_interconnect_0:mm_interconnect_0|step_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_006|step_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                    ; step.qsys       ;
; Altera ; altera_merlin_demultiplexer     ; 17.1    ; N/A          ; N/A          ; |step|step_mm_interconnect_0:mm_interconnect_0|step_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                                                 ; step.qsys       ;
; Altera ; altera_merlin_demultiplexer     ; 17.1    ; N/A          ; N/A          ; |step|step_mm_interconnect_0:mm_interconnect_0|step_mm_interconnect_0_cmd_demux:cmd_demux_001                                                                                                                                                                             ; step.qsys       ;
; Altera ; altera_merlin_multiplexer       ; 17.1    ; N/A          ; N/A          ; |step|step_mm_interconnect_0:mm_interconnect_0|step_mm_interconnect_0_cmd_mux:cmd_mux                                                                                                                                                                                     ; step.qsys       ;
; Altera ; altera_merlin_multiplexer       ; 17.1    ; N/A          ; N/A          ; |step|step_mm_interconnect_0:mm_interconnect_0|step_mm_interconnect_0_cmd_mux:cmd_mux_001                                                                                                                                                                                 ; step.qsys       ;
; Altera ; altera_merlin_multiplexer       ; 17.1    ; N/A          ; N/A          ; |step|step_mm_interconnect_0:mm_interconnect_0|step_mm_interconnect_0_cmd_mux:cmd_mux_002                                                                                                                                                                                 ; step.qsys       ;
; Altera ; altera_merlin_multiplexer       ; 17.1    ; N/A          ; N/A          ; |step|step_mm_interconnect_0:mm_interconnect_0|step_mm_interconnect_0_cmd_mux:cmd_mux_003                                                                                                                                                                                 ; step.qsys       ;
; Altera ; altera_merlin_multiplexer       ; 17.1    ; N/A          ; N/A          ; |step|step_mm_interconnect_0:mm_interconnect_0|step_mm_interconnect_0_cmd_mux:cmd_mux_004                                                                                                                                                                                 ; step.qsys       ;
; Altera ; altera_merlin_multiplexer       ; 17.1    ; N/A          ; N/A          ; |step|step_mm_interconnect_0:mm_interconnect_0|step_mm_interconnect_0_cmd_mux:cmd_mux_005                                                                                                                                                                                 ; step.qsys       ;
; Altera ; altera_merlin_multiplexer       ; 17.1    ; N/A          ; N/A          ; |step|step_mm_interconnect_0:mm_interconnect_0|step_mm_interconnect_0_cmd_mux:cmd_mux_006                                                                                                                                                                                 ; step.qsys       ;
; Altera ; altera_merlin_master_agent      ; 17.1    ; N/A          ; N/A          ; |step|step_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_data_master_agent                                                                                                                                                                           ; step.qsys       ;
; Altera ; altera_merlin_master_translator ; 17.1    ; N/A          ; N/A          ; |step|step_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator                                                                                                                                                                 ; step.qsys       ;
; Altera ; altera_merlin_slave_agent       ; 17.1    ; N/A          ; N/A          ; |step|step_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_debug_mem_slave_agent                                                                                                                                                                        ; step.qsys       ;
; Altera ; altera_avalon_sc_fifo           ; 17.1    ; N/A          ; N/A          ; |step|step_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo                                                                                                                                                                   ; step.qsys       ;
; Altera ; altera_merlin_slave_translator  ; 17.1    ; N/A          ; N/A          ; |step|step_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_debug_mem_slave_translator                                                                                                                                                              ; step.qsys       ;
; Altera ; altera_merlin_master_agent      ; 17.1    ; N/A          ; N/A          ; |step|step_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_instruction_master_agent                                                                                                                                                                    ; step.qsys       ;
; Altera ; altera_merlin_master_translator ; 17.1    ; N/A          ; N/A          ; |step|step_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_instruction_master_translator                                                                                                                                                          ; step.qsys       ;
; Altera ; altera_merlin_slave_agent       ; 17.1    ; N/A          ; N/A          ; |step|step_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:debug_avalon_jtag_slave_agent                                                                                                                                                                    ; step.qsys       ;
; Altera ; altera_avalon_sc_fifo           ; 17.1    ; N/A          ; N/A          ; |step|step_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:debug_avalon_jtag_slave_agent_rsp_fifo                                                                                                                                                               ; step.qsys       ;
; Altera ; altera_merlin_slave_translator  ; 17.1    ; N/A          ; N/A          ; |step|step_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:debug_avalon_jtag_slave_translator                                                                                                                                                          ; step.qsys       ;
; Altera ; altera_merlin_slave_agent       ; 17.1    ; N/A          ; N/A          ; |step|step_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:out1_s1_agent                                                                                                                                                                                    ; step.qsys       ;
; Altera ; altera_avalon_sc_fifo           ; 17.1    ; N/A          ; N/A          ; |step|step_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:out1_s1_agent_rsp_fifo                                                                                                                                                                               ; step.qsys       ;
; Altera ; altera_merlin_slave_translator  ; 17.1    ; N/A          ; N/A          ; |step|step_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:out1_s1_translator                                                                                                                                                                          ; step.qsys       ;
; Altera ; altera_merlin_slave_agent       ; 17.1    ; N/A          ; N/A          ; |step|step_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:out2_s1_agent                                                                                                                                                                                    ; step.qsys       ;
; Altera ; altera_avalon_sc_fifo           ; 17.1    ; N/A          ; N/A          ; |step|step_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:out2_s1_agent_rsp_fifo                                                                                                                                                                               ; step.qsys       ;
; Altera ; altera_merlin_slave_translator  ; 17.1    ; N/A          ; N/A          ; |step|step_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:out2_s1_translator                                                                                                                                                                          ; step.qsys       ;
; Altera ; altera_merlin_slave_agent       ; 17.1    ; N/A          ; N/A          ; |step|step_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:out3_s1_agent                                                                                                                                                                                    ; step.qsys       ;
; Altera ; altera_avalon_sc_fifo           ; 17.1    ; N/A          ; N/A          ; |step|step_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:out3_s1_agent_rsp_fifo                                                                                                                                                                               ; step.qsys       ;
; Altera ; altera_merlin_slave_translator  ; 17.1    ; N/A          ; N/A          ; |step|step_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:out3_s1_translator                                                                                                                                                                          ; step.qsys       ;
; Altera ; altera_merlin_slave_agent       ; 17.1    ; N/A          ; N/A          ; |step|step_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:out4_s1_agent                                                                                                                                                                                    ; step.qsys       ;
; Altera ; altera_avalon_sc_fifo           ; 17.1    ; N/A          ; N/A          ; |step|step_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:out4_s1_agent_rsp_fifo                                                                                                                                                                               ; step.qsys       ;
; Altera ; altera_merlin_slave_translator  ; 17.1    ; N/A          ; N/A          ; |step|step_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:out4_s1_translator                                                                                                                                                                          ; step.qsys       ;
; Altera ; altera_merlin_slave_agent       ; 17.1    ; N/A          ; N/A          ; |step|step_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ram_s1_agent                                                                                                                                                                                     ; step.qsys       ;
; Altera ; altera_avalon_sc_fifo           ; 17.1    ; N/A          ; N/A          ; |step|step_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo                                                                                                                                                                                ; step.qsys       ;
; Altera ; altera_merlin_slave_translator  ; 17.1    ; N/A          ; N/A          ; |step|step_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ram_s1_translator                                                                                                                                                                           ; step.qsys       ;
; Altera ; altera_merlin_router            ; 17.1    ; N/A          ; N/A          ; |step|step_mm_interconnect_0:mm_interconnect_0|step_mm_interconnect_0_router:router                                                                                                                                                                                       ; step.qsys       ;
; Altera ; altera_merlin_router            ; 17.1    ; N/A          ; N/A          ; |step|step_mm_interconnect_0:mm_interconnect_0|step_mm_interconnect_0_router:router_001                                                                                                                                                                                   ; step.qsys       ;
; Altera ; altera_merlin_router            ; 17.1    ; N/A          ; N/A          ; |step|step_mm_interconnect_0:mm_interconnect_0|step_mm_interconnect_0_router_002:router_002                                                                                                                                                                               ; step.qsys       ;
; Altera ; altera_merlin_router            ; 17.1    ; N/A          ; N/A          ; |step|step_mm_interconnect_0:mm_interconnect_0|step_mm_interconnect_0_router_002:router_003                                                                                                                                                                               ; step.qsys       ;
; Altera ; altera_merlin_router            ; 17.1    ; N/A          ; N/A          ; |step|step_mm_interconnect_0:mm_interconnect_0|step_mm_interconnect_0_router_002:router_004                                                                                                                                                                               ; step.qsys       ;
; Altera ; altera_merlin_router            ; 17.1    ; N/A          ; N/A          ; |step|step_mm_interconnect_0:mm_interconnect_0|step_mm_interconnect_0_router_002:router_005                                                                                                                                                                               ; step.qsys       ;
; Altera ; altera_merlin_router            ; 17.1    ; N/A          ; N/A          ; |step|step_mm_interconnect_0:mm_interconnect_0|step_mm_interconnect_0_router_002:router_006                                                                                                                                                                               ; step.qsys       ;
; Altera ; altera_merlin_router            ; 17.1    ; N/A          ; N/A          ; |step|step_mm_interconnect_0:mm_interconnect_0|step_mm_interconnect_0_router_002:router_007                                                                                                                                                                               ; step.qsys       ;
; Altera ; altera_merlin_router            ; 17.1    ; N/A          ; N/A          ; |step|step_mm_interconnect_0:mm_interconnect_0|step_mm_interconnect_0_router_002:router_008                                                                                                                                                                               ; step.qsys       ;
; Altera ; altera_merlin_demultiplexer     ; 17.1    ; N/A          ; N/A          ; |step|step_mm_interconnect_0:mm_interconnect_0|step_mm_interconnect_0_rsp_demux:rsp_demux                                                                                                                                                                                 ; step.qsys       ;
; Altera ; altera_merlin_demultiplexer     ; 17.1    ; N/A          ; N/A          ; |step|step_mm_interconnect_0:mm_interconnect_0|step_mm_interconnect_0_rsp_demux:rsp_demux_001                                                                                                                                                                             ; step.qsys       ;
; Altera ; altera_merlin_demultiplexer     ; 17.1    ; N/A          ; N/A          ; |step|step_mm_interconnect_0:mm_interconnect_0|step_mm_interconnect_0_rsp_demux:rsp_demux_002                                                                                                                                                                             ; step.qsys       ;
; Altera ; altera_merlin_demultiplexer     ; 17.1    ; N/A          ; N/A          ; |step|step_mm_interconnect_0:mm_interconnect_0|step_mm_interconnect_0_rsp_demux:rsp_demux_003                                                                                                                                                                             ; step.qsys       ;
; Altera ; altera_merlin_demultiplexer     ; 17.1    ; N/A          ; N/A          ; |step|step_mm_interconnect_0:mm_interconnect_0|step_mm_interconnect_0_rsp_demux:rsp_demux_004                                                                                                                                                                             ; step.qsys       ;
; Altera ; altera_merlin_demultiplexer     ; 17.1    ; N/A          ; N/A          ; |step|step_mm_interconnect_0:mm_interconnect_0|step_mm_interconnect_0_rsp_demux:rsp_demux_005                                                                                                                                                                             ; step.qsys       ;
; Altera ; altera_merlin_demultiplexer     ; 17.1    ; N/A          ; N/A          ; |step|step_mm_interconnect_0:mm_interconnect_0|step_mm_interconnect_0_rsp_demux:rsp_demux_006                                                                                                                                                                             ; step.qsys       ;
; Altera ; altera_merlin_multiplexer       ; 17.1    ; N/A          ; N/A          ; |step|step_mm_interconnect_0:mm_interconnect_0|step_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                                                     ; step.qsys       ;
; Altera ; altera_merlin_multiplexer       ; 17.1    ; N/A          ; N/A          ; |step|step_mm_interconnect_0:mm_interconnect_0|step_mm_interconnect_0_rsp_mux:rsp_mux_001                                                                                                                                                                                 ; step.qsys       ;
; Altera ; altera_avalon_pio               ; 17.1    ; N/A          ; N/A          ; |step|step_OUT1:out1                                                                                                                                                                                                                                                      ; step.qsys       ;
; Altera ; altera_avalon_pio               ; 17.1    ; N/A          ; N/A          ; |step|step_OUT1:out2                                                                                                                                                                                                                                                      ; step.qsys       ;
; Altera ; altera_avalon_pio               ; 17.1    ; N/A          ; N/A          ; |step|step_OUT1:out3                                                                                                                                                                                                                                                      ; step.qsys       ;
; Altera ; altera_avalon_pio               ; 17.1    ; N/A          ; N/A          ; |step|step_OUT1:out4                                                                                                                                                                                                                                                      ; step.qsys       ;
; Altera ; altera_avalon_onchip_memory2    ; 17.1    ; N/A          ; N/A          ; |step|step_RAM:ram                                                                                                                                                                                                                                                        ; step.qsys       ;
; Altera ; altera_reset_controller         ; 17.1    ; N/A          ; N/A          ; |step|altera_reset_controller:rst_controller                                                                                                                                                                                                                              ; step.qsys       ;
+--------+---------------------------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |step|step_CPU:cpu|step_CPU_cpu:cpu|step_CPU_cpu_nios2_oci:the_step_CPU_cpu_nios2_oci|step_CPU_cpu_debug_slave_wrapper:the_step_CPU_cpu_debug_slave_wrapper|step_CPU_cpu_debug_slave_tck:the_step_CPU_cpu_debug_slave_tck|DRsize ;
+------------+------------+------------+------------+------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name       ; DRsize.101 ; DRsize.100 ; DRsize.011 ; DRsize.010 ; DRsize.001 ; DRsize.000                                                                                                                                                         ;
+------------+------------+------------+------------+------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DRsize.000 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0                                                                                                                                                                  ;
; DRsize.001 ; 0          ; 0          ; 0          ; 0          ; 1          ; 1                                                                                                                                                                  ;
; DRsize.010 ; 0          ; 0          ; 0          ; 1          ; 0          ; 1                                                                                                                                                                  ;
; DRsize.011 ; 0          ; 0          ; 1          ; 0          ; 0          ; 1                                                                                                                                                                  ;
; DRsize.100 ; 0          ; 1          ; 0          ; 0          ; 0          ; 1                                                                                                                                                                  ;
; DRsize.101 ; 1          ; 0          ; 0          ; 0          ; 0          ; 1                                                                                                                                                                  ;
+------------+------------+------------+------------+------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                                                                                                                                                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                                                                                                                                                          ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; step_CPU:cpu|step_CPU_cpu:cpu|step_CPU_cpu_nios2_oci:the_step_CPU_cpu_nios2_oci|step_CPU_cpu_debug_slave_wrapper:the_step_CPU_cpu_debug_slave_wrapper|step_CPU_cpu_debug_slave_tck:the_step_CPU_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]       ; yes                                                              ; yes                                        ;
; step_CPU:cpu|step_CPU_cpu:cpu|step_CPU_cpu_nios2_oci:the_step_CPU_cpu_nios2_oci|step_CPU_cpu_debug_slave_wrapper:the_step_CPU_cpu_debug_slave_wrapper|step_CPU_cpu_debug_slave_tck:the_step_CPU_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0]       ; yes                                                              ; yes                                        ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[4]                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; step_CPU:cpu|step_CPU_cpu:cpu|step_CPU_cpu_nios2_oci:the_step_CPU_cpu_nios2_oci|step_CPU_cpu_debug_slave_wrapper:the_step_CPU_cpu_debug_slave_wrapper|step_CPU_cpu_debug_slave_tck:the_step_CPU_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1        ; yes                                                              ; yes                                        ;
; step_CPU:cpu|step_CPU_cpu:cpu|step_CPU_cpu_nios2_oci:the_step_CPU_cpu_nios2_oci|step_CPU_cpu_debug_slave_wrapper:the_step_CPU_cpu_debug_slave_wrapper|step_CPU_cpu_debug_slave_tck:the_step_CPU_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1        ; yes                                                              ; yes                                        ;
; step_DEBUG:debug|alt_jtag_atlantic:step_DEBUG_alt_jtag_atlantic|rvalid                                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; step_DEBUG:debug|alt_jtag_atlantic:step_DEBUG_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; step_DEBUG:debug|alt_jtag_atlantic:step_DEBUG_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[3]                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; step_DEBUG:debug|alt_jtag_atlantic:step_DEBUG_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; step_DEBUG:debug|alt_jtag_atlantic:step_DEBUG_alt_jtag_atlantic|rdata[7]                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; step_DEBUG:debug|alt_jtag_atlantic:step_DEBUG_alt_jtag_atlantic|rdata[0]                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; step_DEBUG:debug|alt_jtag_atlantic:step_DEBUG_alt_jtag_atlantic|read_req                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; step_CPU:cpu|step_CPU_cpu:cpu|step_CPU_cpu_nios2_oci:the_step_CPU_cpu_nios2_oci|step_CPU_cpu_nios2_oci_debug:the_step_CPU_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                                                                              ; yes                                                              ; yes                                        ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; step_CPU:cpu|step_CPU_cpu:cpu|step_CPU_cpu_nios2_oci:the_step_CPU_cpu_nios2_oci|step_CPU_cpu_debug_slave_wrapper:the_step_CPU_cpu_debug_slave_wrapper|step_CPU_cpu_debug_slave_sysclk:the_step_CPU_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|dreg[0] ; yes                                                              ; yes                                        ;
; step_CPU:cpu|step_CPU_cpu:cpu|step_CPU_cpu_nios2_oci:the_step_CPU_cpu_nios2_oci|step_CPU_cpu_debug_slave_wrapper:the_step_CPU_cpu_debug_slave_wrapper|step_CPU_cpu_debug_slave_sysclk:the_step_CPU_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ; yes                                                              ; yes                                        ;
; step_DEBUG:debug|alt_jtag_atlantic:step_DEBUG_alt_jtag_atlantic|rdata[1]                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; step_DEBUG:debug|alt_jtag_atlantic:step_DEBUG_alt_jtag_atlantic|read                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; step_DEBUG:debug|alt_jtag_atlantic:step_DEBUG_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; step_CPU:cpu|step_CPU_cpu:cpu|step_CPU_cpu_nios2_oci:the_step_CPU_cpu_nios2_oci|step_CPU_cpu_nios2_oci_debug:the_step_CPU_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                               ; yes                                                              ; yes                                        ;
; step_DEBUG:debug|alt_jtag_atlantic:step_DEBUG_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; step_DEBUG:debug|alt_jtag_atlantic:step_DEBUG_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; step_DEBUG:debug|alt_jtag_atlantic:step_DEBUG_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; step_DEBUG:debug|alt_jtag_atlantic:step_DEBUG_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; step_DEBUG:debug|alt_jtag_atlantic:step_DEBUG_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; step_DEBUG:debug|alt_jtag_atlantic:step_DEBUG_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; step_DEBUG:debug|alt_jtag_atlantic:step_DEBUG_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; step_CPU:cpu|step_CPU_cpu:cpu|step_CPU_cpu_nios2_oci:the_step_CPU_cpu_nios2_oci|step_CPU_cpu_debug_slave_wrapper:the_step_CPU_cpu_debug_slave_wrapper|step_CPU_cpu_debug_slave_sysclk:the_step_CPU_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1  ; yes                                                              ; yes                                        ;
; step_CPU:cpu|step_CPU_cpu:cpu|step_CPU_cpu_nios2_oci:the_step_CPU_cpu_nios2_oci|step_CPU_cpu_debug_slave_wrapper:the_step_CPU_cpu_debug_slave_wrapper|step_CPU_cpu_debug_slave_sysclk:the_step_CPU_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1  ; yes                                                              ; yes                                        ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                           ; yes                                                              ; yes                                        ;
; step_DEBUG:debug|alt_jtag_atlantic:step_DEBUG_alt_jtag_atlantic|rdata[2]                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; step_DEBUG:debug|alt_jtag_atlantic:step_DEBUG_alt_jtag_atlantic|write_valid                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                               ; yes                                                              ; yes                                        ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                           ; yes                                                              ; yes                                        ;
; step_DEBUG:debug|alt_jtag_atlantic:step_DEBUG_alt_jtag_atlantic|rdata[3]                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; step_DEBUG:debug|alt_jtag_atlantic:step_DEBUG_alt_jtag_atlantic|write                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; step_DEBUG:debug|alt_jtag_atlantic:step_DEBUG_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; step_DEBUG:debug|alt_jtag_atlantic:step_DEBUG_alt_jtag_atlantic|rdata[6]                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; step_DEBUG:debug|alt_jtag_atlantic:step_DEBUG_alt_jtag_atlantic|rdata[5]                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; step_DEBUG:debug|alt_jtag_atlantic:step_DEBUG_alt_jtag_atlantic|rdata[4]                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                               ; yes                                                              ; yes                                        ;
; Total number of protected registers is 44                                                                                                                                                                                                                                              ;                                                                  ;                                            ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                  ; Reason for Removal                                                                                                                                                                                                                         ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; step_mm_interconnect_0:mm_interconnect_0|step_mm_interconnect_0_cmd_mux:cmd_mux_006|locked[0,1]                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                     ;
; step_mm_interconnect_0:mm_interconnect_0|step_mm_interconnect_0_cmd_mux:cmd_mux_005|locked[0,1]                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                     ;
; step_mm_interconnect_0:mm_interconnect_0|step_mm_interconnect_0_cmd_mux:cmd_mux_004|locked[0,1]                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                     ;
; step_mm_interconnect_0:mm_interconnect_0|step_mm_interconnect_0_cmd_mux:cmd_mux_003|locked[0,1]                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                     ;
; step_mm_interconnect_0:mm_interconnect_0|step_mm_interconnect_0_cmd_mux:cmd_mux_002|locked[0,1]                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                     ;
; step_mm_interconnect_0:mm_interconnect_0|step_mm_interconnect_0_cmd_mux:cmd_mux_001|locked[0,1]                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                     ;
; step_mm_interconnect_0:mm_interconnect_0|step_mm_interconnect_0_cmd_mux:cmd_mux|locked[0,1]                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                     ;
; step_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ram_s1_translator|av_chipselect_pre                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                     ;
; step_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:out1_s1_translator|av_readdata_pre[1..31]                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                     ;
; step_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:out1_s1_translator|av_chipselect_pre                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                     ;
; step_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:out2_s1_translator|av_readdata_pre[1..31]                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                     ;
; step_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:out2_s1_translator|av_chipselect_pre                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                     ;
; step_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:out3_s1_translator|av_readdata_pre[1..31]                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                     ;
; step_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:out3_s1_translator|av_chipselect_pre                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                     ;
; step_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:out4_s1_translator|av_readdata_pre[1..31]                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                     ;
; step_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:out4_s1_translator|av_chipselect_pre                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                     ;
; step_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:debug_avalon_jtag_slave_translator|av_readdata_pre[11,23..31]                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                     ;
; step_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:debug_avalon_jtag_slave_translator|av_chipselect_pre                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                     ;
; step_CPU:cpu|step_CPU_cpu:cpu|W_rf_ecc_recoverable_valid                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                     ;
; step_CPU:cpu|step_CPU_cpu:cpu|W1_rf_ecc_recoverable_valid                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                     ;
; step_CPU:cpu|step_CPU_cpu:cpu|W_rf_ecc_unrecoverable_valid                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                     ;
; step_CPU:cpu|step_CPU_cpu:cpu|W_ienable_reg[1..31]                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                     ;
; step_CPU:cpu|step_CPU_cpu:cpu|W_ipending_reg[1..31]                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                     ;
; step_CPU:cpu|step_CPU_cpu:cpu|W_cdsr_reg[0..31]                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                     ;
; step_CPU:cpu|step_CPU_cpu:cpu|R_ctrl_custom                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                     ;
; step_CPU:cpu|step_CPU_cpu:cpu|R_ctrl_crst                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                     ;
; step_CPU:cpu|step_CPU_cpu:cpu|R_ctrl_ld_ex                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                     ;
; step_CPU:cpu|step_CPU_cpu:cpu|R_ctrl_st_ex                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                     ;
; step_CPU:cpu|step_CPU_cpu:cpu|step_CPU_cpu_nios2_oci:the_step_CPU_cpu_nios2_oci|step_CPU_cpu_nios2_oci_im:the_step_CPU_cpu_nios2_oci_im|trc_wrap                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                     ;
; step_CPU:cpu|step_CPU_cpu:cpu|step_CPU_cpu_nios2_oci:the_step_CPU_cpu_nios2_oci|step_CPU_cpu_nios2_oci_im:the_step_CPU_cpu_nios2_oci_im|trc_im_addr[0..6]                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                     ;
; step_CPU:cpu|step_CPU_cpu:cpu|step_CPU_cpu_nios2_oci:the_step_CPU_cpu_nios2_oci|step_CPU_cpu_nios2_oci_dbrk:the_step_CPU_cpu_nios2_oci_dbrk|dbrk_goto1                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                     ;
; step_CPU:cpu|step_CPU_cpu:cpu|step_CPU_cpu_nios2_oci:the_step_CPU_cpu_nios2_oci|step_CPU_cpu_nios2_oci_dbrk:the_step_CPU_cpu_nios2_oci_dbrk|dbrk_break_pulse                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                     ;
; step_CPU:cpu|step_CPU_cpu:cpu|step_CPU_cpu_nios2_oci:the_step_CPU_cpu_nios2_oci|step_CPU_cpu_nios2_oci_dbrk:the_step_CPU_cpu_nios2_oci_dbrk|dbrk_goto0                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                     ;
; step_CPU:cpu|step_CPU_cpu:cpu|step_CPU_cpu_nios2_oci:the_step_CPU_cpu_nios2_oci|step_CPU_cpu_nios2_oci_xbrk:the_step_CPU_cpu_nios2_oci_xbrk|xbrk_break                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                     ;
; step_CPU:cpu|step_CPU_cpu:cpu|W_control_rd_data[1..31]                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                     ;
; step_CPU:cpu|step_CPU_cpu:cpu|W_up_ex_mon_state                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                ;
; step_CPU:cpu|step_CPU_cpu:cpu|step_CPU_cpu_nios2_oci:the_step_CPU_cpu_nios2_oci|step_CPU_cpu_nios2_avalon_reg:the_step_CPU_cpu_nios2_avalon_reg|oci_ienable[1]                                                                 ; Merged with step_CPU:cpu|step_CPU_cpu:cpu|step_CPU_cpu_nios2_oci:the_step_CPU_cpu_nios2_oci|step_CPU_cpu_nios2_avalon_reg:the_step_CPU_cpu_nios2_avalon_reg|oci_ienable[2]                                                                 ;
; step_CPU:cpu|step_CPU_cpu:cpu|step_CPU_cpu_nios2_oci:the_step_CPU_cpu_nios2_oci|step_CPU_cpu_nios2_avalon_reg:the_step_CPU_cpu_nios2_avalon_reg|oci_ienable[2]                                                                 ; Merged with step_CPU:cpu|step_CPU_cpu:cpu|step_CPU_cpu_nios2_oci:the_step_CPU_cpu_nios2_oci|step_CPU_cpu_nios2_avalon_reg:the_step_CPU_cpu_nios2_avalon_reg|oci_ienable[3]                                                                 ;
; step_CPU:cpu|step_CPU_cpu:cpu|step_CPU_cpu_nios2_oci:the_step_CPU_cpu_nios2_oci|step_CPU_cpu_nios2_avalon_reg:the_step_CPU_cpu_nios2_avalon_reg|oci_ienable[3]                                                                 ; Merged with step_CPU:cpu|step_CPU_cpu:cpu|step_CPU_cpu_nios2_oci:the_step_CPU_cpu_nios2_oci|step_CPU_cpu_nios2_avalon_reg:the_step_CPU_cpu_nios2_avalon_reg|oci_ienable[4]                                                                 ;
; step_CPU:cpu|step_CPU_cpu:cpu|step_CPU_cpu_nios2_oci:the_step_CPU_cpu_nios2_oci|step_CPU_cpu_nios2_avalon_reg:the_step_CPU_cpu_nios2_avalon_reg|oci_ienable[4]                                                                 ; Merged with step_CPU:cpu|step_CPU_cpu:cpu|step_CPU_cpu_nios2_oci:the_step_CPU_cpu_nios2_oci|step_CPU_cpu_nios2_avalon_reg:the_step_CPU_cpu_nios2_avalon_reg|oci_ienable[5]                                                                 ;
; step_CPU:cpu|step_CPU_cpu:cpu|step_CPU_cpu_nios2_oci:the_step_CPU_cpu_nios2_oci|step_CPU_cpu_nios2_avalon_reg:the_step_CPU_cpu_nios2_avalon_reg|oci_ienable[5]                                                                 ; Merged with step_CPU:cpu|step_CPU_cpu:cpu|step_CPU_cpu_nios2_oci:the_step_CPU_cpu_nios2_oci|step_CPU_cpu_nios2_avalon_reg:the_step_CPU_cpu_nios2_avalon_reg|oci_ienable[6]                                                                 ;
; step_CPU:cpu|step_CPU_cpu:cpu|step_CPU_cpu_nios2_oci:the_step_CPU_cpu_nios2_oci|step_CPU_cpu_nios2_avalon_reg:the_step_CPU_cpu_nios2_avalon_reg|oci_ienable[6]                                                                 ; Merged with step_CPU:cpu|step_CPU_cpu:cpu|step_CPU_cpu_nios2_oci:the_step_CPU_cpu_nios2_oci|step_CPU_cpu_nios2_avalon_reg:the_step_CPU_cpu_nios2_avalon_reg|oci_ienable[7]                                                                 ;
; step_CPU:cpu|step_CPU_cpu:cpu|step_CPU_cpu_nios2_oci:the_step_CPU_cpu_nios2_oci|step_CPU_cpu_nios2_avalon_reg:the_step_CPU_cpu_nios2_avalon_reg|oci_ienable[7]                                                                 ; Merged with step_CPU:cpu|step_CPU_cpu:cpu|step_CPU_cpu_nios2_oci:the_step_CPU_cpu_nios2_oci|step_CPU_cpu_nios2_avalon_reg:the_step_CPU_cpu_nios2_avalon_reg|oci_ienable[8]                                                                 ;
; step_CPU:cpu|step_CPU_cpu:cpu|step_CPU_cpu_nios2_oci:the_step_CPU_cpu_nios2_oci|step_CPU_cpu_nios2_avalon_reg:the_step_CPU_cpu_nios2_avalon_reg|oci_ienable[8]                                                                 ; Merged with step_CPU:cpu|step_CPU_cpu:cpu|step_CPU_cpu_nios2_oci:the_step_CPU_cpu_nios2_oci|step_CPU_cpu_nios2_avalon_reg:the_step_CPU_cpu_nios2_avalon_reg|oci_ienable[9]                                                                 ;
; step_CPU:cpu|step_CPU_cpu:cpu|step_CPU_cpu_nios2_oci:the_step_CPU_cpu_nios2_oci|step_CPU_cpu_nios2_avalon_reg:the_step_CPU_cpu_nios2_avalon_reg|oci_ienable[9]                                                                 ; Merged with step_CPU:cpu|step_CPU_cpu:cpu|step_CPU_cpu_nios2_oci:the_step_CPU_cpu_nios2_oci|step_CPU_cpu_nios2_avalon_reg:the_step_CPU_cpu_nios2_avalon_reg|oci_ienable[10]                                                                ;
; step_CPU:cpu|step_CPU_cpu:cpu|step_CPU_cpu_nios2_oci:the_step_CPU_cpu_nios2_oci|step_CPU_cpu_nios2_avalon_reg:the_step_CPU_cpu_nios2_avalon_reg|oci_ienable[10]                                                                ; Merged with step_CPU:cpu|step_CPU_cpu:cpu|step_CPU_cpu_nios2_oci:the_step_CPU_cpu_nios2_oci|step_CPU_cpu_nios2_avalon_reg:the_step_CPU_cpu_nios2_avalon_reg|oci_ienable[11]                                                                ;
; step_CPU:cpu|step_CPU_cpu:cpu|step_CPU_cpu_nios2_oci:the_step_CPU_cpu_nios2_oci|step_CPU_cpu_nios2_avalon_reg:the_step_CPU_cpu_nios2_avalon_reg|oci_ienable[11]                                                                ; Merged with step_CPU:cpu|step_CPU_cpu:cpu|step_CPU_cpu_nios2_oci:the_step_CPU_cpu_nios2_oci|step_CPU_cpu_nios2_avalon_reg:the_step_CPU_cpu_nios2_avalon_reg|oci_ienable[12]                                                                ;
; step_CPU:cpu|step_CPU_cpu:cpu|step_CPU_cpu_nios2_oci:the_step_CPU_cpu_nios2_oci|step_CPU_cpu_nios2_avalon_reg:the_step_CPU_cpu_nios2_avalon_reg|oci_ienable[12]                                                                ; Merged with step_CPU:cpu|step_CPU_cpu:cpu|step_CPU_cpu_nios2_oci:the_step_CPU_cpu_nios2_oci|step_CPU_cpu_nios2_avalon_reg:the_step_CPU_cpu_nios2_avalon_reg|oci_ienable[13]                                                                ;
; step_CPU:cpu|step_CPU_cpu:cpu|step_CPU_cpu_nios2_oci:the_step_CPU_cpu_nios2_oci|step_CPU_cpu_nios2_avalon_reg:the_step_CPU_cpu_nios2_avalon_reg|oci_ienable[13]                                                                ; Merged with step_CPU:cpu|step_CPU_cpu:cpu|step_CPU_cpu_nios2_oci:the_step_CPU_cpu_nios2_oci|step_CPU_cpu_nios2_avalon_reg:the_step_CPU_cpu_nios2_avalon_reg|oci_ienable[14]                                                                ;
; step_CPU:cpu|step_CPU_cpu:cpu|step_CPU_cpu_nios2_oci:the_step_CPU_cpu_nios2_oci|step_CPU_cpu_nios2_avalon_reg:the_step_CPU_cpu_nios2_avalon_reg|oci_ienable[14]                                                                ; Merged with step_CPU:cpu|step_CPU_cpu:cpu|step_CPU_cpu_nios2_oci:the_step_CPU_cpu_nios2_oci|step_CPU_cpu_nios2_avalon_reg:the_step_CPU_cpu_nios2_avalon_reg|oci_ienable[15]                                                                ;
; step_CPU:cpu|step_CPU_cpu:cpu|step_CPU_cpu_nios2_oci:the_step_CPU_cpu_nios2_oci|step_CPU_cpu_nios2_avalon_reg:the_step_CPU_cpu_nios2_avalon_reg|oci_ienable[15]                                                                ; Merged with step_CPU:cpu|step_CPU_cpu:cpu|step_CPU_cpu_nios2_oci:the_step_CPU_cpu_nios2_oci|step_CPU_cpu_nios2_avalon_reg:the_step_CPU_cpu_nios2_avalon_reg|oci_ienable[16]                                                                ;
; step_CPU:cpu|step_CPU_cpu:cpu|step_CPU_cpu_nios2_oci:the_step_CPU_cpu_nios2_oci|step_CPU_cpu_nios2_avalon_reg:the_step_CPU_cpu_nios2_avalon_reg|oci_ienable[16]                                                                ; Merged with step_CPU:cpu|step_CPU_cpu:cpu|step_CPU_cpu_nios2_oci:the_step_CPU_cpu_nios2_oci|step_CPU_cpu_nios2_avalon_reg:the_step_CPU_cpu_nios2_avalon_reg|oci_ienable[17]                                                                ;
; step_CPU:cpu|step_CPU_cpu:cpu|step_CPU_cpu_nios2_oci:the_step_CPU_cpu_nios2_oci|step_CPU_cpu_nios2_avalon_reg:the_step_CPU_cpu_nios2_avalon_reg|oci_ienable[17]                                                                ; Merged with step_CPU:cpu|step_CPU_cpu:cpu|step_CPU_cpu_nios2_oci:the_step_CPU_cpu_nios2_oci|step_CPU_cpu_nios2_avalon_reg:the_step_CPU_cpu_nios2_avalon_reg|oci_ienable[18]                                                                ;
; step_CPU:cpu|step_CPU_cpu:cpu|step_CPU_cpu_nios2_oci:the_step_CPU_cpu_nios2_oci|step_CPU_cpu_nios2_avalon_reg:the_step_CPU_cpu_nios2_avalon_reg|oci_ienable[18]                                                                ; Merged with step_CPU:cpu|step_CPU_cpu:cpu|step_CPU_cpu_nios2_oci:the_step_CPU_cpu_nios2_oci|step_CPU_cpu_nios2_avalon_reg:the_step_CPU_cpu_nios2_avalon_reg|oci_ienable[19]                                                                ;
; step_CPU:cpu|step_CPU_cpu:cpu|step_CPU_cpu_nios2_oci:the_step_CPU_cpu_nios2_oci|step_CPU_cpu_nios2_avalon_reg:the_step_CPU_cpu_nios2_avalon_reg|oci_ienable[19]                                                                ; Merged with step_CPU:cpu|step_CPU_cpu:cpu|step_CPU_cpu_nios2_oci:the_step_CPU_cpu_nios2_oci|step_CPU_cpu_nios2_avalon_reg:the_step_CPU_cpu_nios2_avalon_reg|oci_ienable[20]                                                                ;
; step_CPU:cpu|step_CPU_cpu:cpu|step_CPU_cpu_nios2_oci:the_step_CPU_cpu_nios2_oci|step_CPU_cpu_nios2_avalon_reg:the_step_CPU_cpu_nios2_avalon_reg|oci_ienable[20]                                                                ; Merged with step_CPU:cpu|step_CPU_cpu:cpu|step_CPU_cpu_nios2_oci:the_step_CPU_cpu_nios2_oci|step_CPU_cpu_nios2_avalon_reg:the_step_CPU_cpu_nios2_avalon_reg|oci_ienable[21]                                                                ;
; step_CPU:cpu|step_CPU_cpu:cpu|step_CPU_cpu_nios2_oci:the_step_CPU_cpu_nios2_oci|step_CPU_cpu_nios2_avalon_reg:the_step_CPU_cpu_nios2_avalon_reg|oci_ienable[21]                                                                ; Merged with step_CPU:cpu|step_CPU_cpu:cpu|step_CPU_cpu_nios2_oci:the_step_CPU_cpu_nios2_oci|step_CPU_cpu_nios2_avalon_reg:the_step_CPU_cpu_nios2_avalon_reg|oci_ienable[22]                                                                ;
; step_CPU:cpu|step_CPU_cpu:cpu|step_CPU_cpu_nios2_oci:the_step_CPU_cpu_nios2_oci|step_CPU_cpu_nios2_avalon_reg:the_step_CPU_cpu_nios2_avalon_reg|oci_ienable[22]                                                                ; Merged with step_CPU:cpu|step_CPU_cpu:cpu|step_CPU_cpu_nios2_oci:the_step_CPU_cpu_nios2_oci|step_CPU_cpu_nios2_avalon_reg:the_step_CPU_cpu_nios2_avalon_reg|oci_ienable[23]                                                                ;
; step_CPU:cpu|step_CPU_cpu:cpu|step_CPU_cpu_nios2_oci:the_step_CPU_cpu_nios2_oci|step_CPU_cpu_nios2_avalon_reg:the_step_CPU_cpu_nios2_avalon_reg|oci_ienable[23]                                                                ; Merged with step_CPU:cpu|step_CPU_cpu:cpu|step_CPU_cpu_nios2_oci:the_step_CPU_cpu_nios2_oci|step_CPU_cpu_nios2_avalon_reg:the_step_CPU_cpu_nios2_avalon_reg|oci_ienable[24]                                                                ;
; step_CPU:cpu|step_CPU_cpu:cpu|step_CPU_cpu_nios2_oci:the_step_CPU_cpu_nios2_oci|step_CPU_cpu_nios2_avalon_reg:the_step_CPU_cpu_nios2_avalon_reg|oci_ienable[24]                                                                ; Merged with step_CPU:cpu|step_CPU_cpu:cpu|step_CPU_cpu_nios2_oci:the_step_CPU_cpu_nios2_oci|step_CPU_cpu_nios2_avalon_reg:the_step_CPU_cpu_nios2_avalon_reg|oci_ienable[25]                                                                ;
; step_CPU:cpu|step_CPU_cpu:cpu|step_CPU_cpu_nios2_oci:the_step_CPU_cpu_nios2_oci|step_CPU_cpu_nios2_avalon_reg:the_step_CPU_cpu_nios2_avalon_reg|oci_ienable[25]                                                                ; Merged with step_CPU:cpu|step_CPU_cpu:cpu|step_CPU_cpu_nios2_oci:the_step_CPU_cpu_nios2_oci|step_CPU_cpu_nios2_avalon_reg:the_step_CPU_cpu_nios2_avalon_reg|oci_ienable[26]                                                                ;
; step_CPU:cpu|step_CPU_cpu:cpu|step_CPU_cpu_nios2_oci:the_step_CPU_cpu_nios2_oci|step_CPU_cpu_nios2_avalon_reg:the_step_CPU_cpu_nios2_avalon_reg|oci_ienable[26]                                                                ; Merged with step_CPU:cpu|step_CPU_cpu:cpu|step_CPU_cpu_nios2_oci:the_step_CPU_cpu_nios2_oci|step_CPU_cpu_nios2_avalon_reg:the_step_CPU_cpu_nios2_avalon_reg|oci_ienable[27]                                                                ;
; step_CPU:cpu|step_CPU_cpu:cpu|step_CPU_cpu_nios2_oci:the_step_CPU_cpu_nios2_oci|step_CPU_cpu_nios2_avalon_reg:the_step_CPU_cpu_nios2_avalon_reg|oci_ienable[27]                                                                ; Merged with step_CPU:cpu|step_CPU_cpu:cpu|step_CPU_cpu_nios2_oci:the_step_CPU_cpu_nios2_oci|step_CPU_cpu_nios2_avalon_reg:the_step_CPU_cpu_nios2_avalon_reg|oci_ienable[28]                                                                ;
; step_CPU:cpu|step_CPU_cpu:cpu|step_CPU_cpu_nios2_oci:the_step_CPU_cpu_nios2_oci|step_CPU_cpu_nios2_avalon_reg:the_step_CPU_cpu_nios2_avalon_reg|oci_ienable[28]                                                                ; Merged with step_CPU:cpu|step_CPU_cpu:cpu|step_CPU_cpu_nios2_oci:the_step_CPU_cpu_nios2_oci|step_CPU_cpu_nios2_avalon_reg:the_step_CPU_cpu_nios2_avalon_reg|oci_ienable[29]                                                                ;
; step_CPU:cpu|step_CPU_cpu:cpu|step_CPU_cpu_nios2_oci:the_step_CPU_cpu_nios2_oci|step_CPU_cpu_nios2_avalon_reg:the_step_CPU_cpu_nios2_avalon_reg|oci_ienable[29]                                                                ; Merged with step_CPU:cpu|step_CPU_cpu:cpu|step_CPU_cpu_nios2_oci:the_step_CPU_cpu_nios2_oci|step_CPU_cpu_nios2_avalon_reg:the_step_CPU_cpu_nios2_avalon_reg|oci_ienable[30]                                                                ;
; step_CPU:cpu|step_CPU_cpu:cpu|step_CPU_cpu_nios2_oci:the_step_CPU_cpu_nios2_oci|step_CPU_cpu_nios2_avalon_reg:the_step_CPU_cpu_nios2_avalon_reg|oci_ienable[30]                                                                ; Merged with step_CPU:cpu|step_CPU_cpu:cpu|step_CPU_cpu_nios2_oci:the_step_CPU_cpu_nios2_oci|step_CPU_cpu_nios2_avalon_reg:the_step_CPU_cpu_nios2_avalon_reg|oci_ienable[31]                                                                ;
; step_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[1][78]                                                                                                                                ; Merged with step_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[1][79]                                                                                                                                ;
; step_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[1][62]                                                                                                                                ; Merged with step_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[1][79]                                                                                                                                ;
; step_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[1][63]                                                                                                                                ; Merged with step_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[1][79]                                                                                                                                ;
; step_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[1][56]                                                                                                                                ; Merged with step_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[1][79]                                                                                                                                ;
; step_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:out1_s1_agent_rsp_fifo|mem[1][78]                                                                                                                               ; Merged with step_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:out1_s1_agent_rsp_fifo|mem[1][79]                                                                                                                               ;
; step_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:out1_s1_agent_rsp_fifo|mem[1][63]                                                                                                                               ; Merged with step_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:out1_s1_agent_rsp_fifo|mem[1][79]                                                                                                                               ;
; step_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:out1_s1_agent_rsp_fifo|mem[1][56]                                                                                                                               ; Merged with step_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:out1_s1_agent_rsp_fifo|mem[1][79]                                                                                                                               ;
; step_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:out1_s1_agent_rsp_fifo|mem[1][62]                                                                                                                               ; Merged with step_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:out1_s1_agent_rsp_fifo|mem[1][79]                                                                                                                               ;
; step_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:out2_s1_agent_rsp_fifo|mem[1][62]                                                                                                                               ; Merged with step_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:out2_s1_agent_rsp_fifo|mem[1][79]                                                                                                                               ;
; step_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:out2_s1_agent_rsp_fifo|mem[1][63]                                                                                                                               ; Merged with step_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:out2_s1_agent_rsp_fifo|mem[1][79]                                                                                                                               ;
; step_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:out2_s1_agent_rsp_fifo|mem[1][78]                                                                                                                               ; Merged with step_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:out2_s1_agent_rsp_fifo|mem[1][79]                                                                                                                               ;
; step_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:out2_s1_agent_rsp_fifo|mem[1][56]                                                                                                                               ; Merged with step_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:out2_s1_agent_rsp_fifo|mem[1][79]                                                                                                                               ;
; step_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:out3_s1_agent_rsp_fifo|mem[1][56]                                                                                                                               ; Merged with step_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:out3_s1_agent_rsp_fifo|mem[1][79]                                                                                                                               ;
; step_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:out3_s1_agent_rsp_fifo|mem[1][62]                                                                                                                               ; Merged with step_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:out3_s1_agent_rsp_fifo|mem[1][79]                                                                                                                               ;
; step_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:out3_s1_agent_rsp_fifo|mem[1][78]                                                                                                                               ; Merged with step_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:out3_s1_agent_rsp_fifo|mem[1][79]                                                                                                                               ;
; step_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:out3_s1_agent_rsp_fifo|mem[1][63]                                                                                                                               ; Merged with step_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:out3_s1_agent_rsp_fifo|mem[1][79]                                                                                                                               ;
; step_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:out4_s1_agent_rsp_fifo|mem[1][63]                                                                                                                               ; Merged with step_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:out4_s1_agent_rsp_fifo|mem[1][79]                                                                                                                               ;
; step_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:out4_s1_agent_rsp_fifo|mem[1][62]                                                                                                                               ; Merged with step_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:out4_s1_agent_rsp_fifo|mem[1][79]                                                                                                                               ;
; step_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:out4_s1_agent_rsp_fifo|mem[1][56]                                                                                                                               ; Merged with step_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:out4_s1_agent_rsp_fifo|mem[1][79]                                                                                                                               ;
; step_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:out4_s1_agent_rsp_fifo|mem[1][78]                                                                                                                               ; Merged with step_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:out4_s1_agent_rsp_fifo|mem[1][79]                                                                                                                               ;
; step_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][56]                                                                                                                   ; Merged with step_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][79]                                                                                                                   ;
; step_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][62]                                                                                                                   ; Merged with step_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][79]                                                                                                                   ;
; step_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][63]                                                                                                                   ; Merged with step_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][79]                                                                                                                   ;
; step_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][78]                                                                                                                   ; Merged with step_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][79]                                                                                                                   ;
; step_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:debug_avalon_jtag_slave_agent_rsp_fifo|mem[1][56]                                                                                                               ; Merged with step_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:debug_avalon_jtag_slave_agent_rsp_fifo|mem[1][79]                                                                                                               ;
; step_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:debug_avalon_jtag_slave_agent_rsp_fifo|mem[1][63]                                                                                                               ; Merged with step_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:debug_avalon_jtag_slave_agent_rsp_fifo|mem[1][79]                                                                                                               ;
; step_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:debug_avalon_jtag_slave_agent_rsp_fifo|mem[1][62]                                                                                                               ; Merged with step_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:debug_avalon_jtag_slave_agent_rsp_fifo|mem[1][79]                                                                                                               ;
; step_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:debug_avalon_jtag_slave_agent_rsp_fifo|mem[1][78]                                                                                                               ; Merged with step_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:debug_avalon_jtag_slave_agent_rsp_fifo|mem[1][79]                                                                                                               ;
; step_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_data_master_agent|hold_waitrequest                                                                                                                     ; Merged with step_DEBUG:debug|alt_jtag_atlantic:step_DEBUG_alt_jtag_atlantic|rst1                                                                                                                                                           ;
; step_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_instruction_master_agent|hold_waitrequest                                                                                                              ; Merged with step_DEBUG:debug|alt_jtag_atlantic:step_DEBUG_alt_jtag_atlantic|rst1                                                                                                                                                           ;
; step_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_debug_mem_slave_translator|waitrequest_reset_override                                                                                              ; Merged with step_DEBUG:debug|alt_jtag_atlantic:step_DEBUG_alt_jtag_atlantic|rst1                                                                                                                                                           ;
; step_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:debug_avalon_jtag_slave_translator|waitrequest_reset_override                                                                                          ; Merged with step_DEBUG:debug|alt_jtag_atlantic:step_DEBUG_alt_jtag_atlantic|rst1                                                                                                                                                           ;
; step_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:out1_s1_translator|waitrequest_reset_override                                                                                                          ; Merged with step_DEBUG:debug|alt_jtag_atlantic:step_DEBUG_alt_jtag_atlantic|rst1                                                                                                                                                           ;
; step_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:out2_s1_translator|waitrequest_reset_override                                                                                                          ; Merged with step_DEBUG:debug|alt_jtag_atlantic:step_DEBUG_alt_jtag_atlantic|rst1                                                                                                                                                           ;
; step_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:out3_s1_translator|waitrequest_reset_override                                                                                                          ; Merged with step_DEBUG:debug|alt_jtag_atlantic:step_DEBUG_alt_jtag_atlantic|rst1                                                                                                                                                           ;
; step_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:out4_s1_translator|waitrequest_reset_override                                                                                                          ; Merged with step_DEBUG:debug|alt_jtag_atlantic:step_DEBUG_alt_jtag_atlantic|rst1                                                                                                                                                           ;
; step_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ram_s1_translator|waitrequest_reset_override                                                                                                           ; Merged with step_DEBUG:debug|alt_jtag_atlantic:step_DEBUG_alt_jtag_atlantic|rst1                                                                                                                                                           ;
; step_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:debug_avalon_jtag_slave_agent_rsp_fifo|mem[0][62]                                                                                                               ; Merged with step_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:debug_avalon_jtag_slave_agent_rsp_fifo|mem[0][56]                                                                                                               ;
; step_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:debug_avalon_jtag_slave_agent_rsp_fifo|mem[0][63]                                                                                                               ; Merged with step_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:debug_avalon_jtag_slave_agent_rsp_fifo|mem[0][56]                                                                                                               ;
; step_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:debug_avalon_jtag_slave_agent_rsp_fifo|mem[0][78]                                                                                                               ; Merged with step_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:debug_avalon_jtag_slave_agent_rsp_fifo|mem[0][56]                                                                                                               ;
; step_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:debug_avalon_jtag_slave_agent_rsp_fifo|mem[0][79]                                                                                                               ; Merged with step_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:debug_avalon_jtag_slave_agent_rsp_fifo|mem[0][56]                                                                                                               ;
; step_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[0][62]                                                                                                                   ; Merged with step_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[0][56]                                                                                                                   ;
; step_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[0][63]                                                                                                                   ; Merged with step_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[0][56]                                                                                                                   ;
; step_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[0][78]                                                                                                                   ; Merged with step_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[0][56]                                                                                                                   ;
; step_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[0][79]                                                                                                                   ; Merged with step_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[0][56]                                                                                                                   ;
; step_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:out4_s1_agent_rsp_fifo|mem[0][62]                                                                                                                               ; Merged with step_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:out4_s1_agent_rsp_fifo|mem[0][56]                                                                                                                               ;
; step_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:out4_s1_agent_rsp_fifo|mem[0][63]                                                                                                                               ; Merged with step_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:out4_s1_agent_rsp_fifo|mem[0][56]                                                                                                                               ;
; step_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:out4_s1_agent_rsp_fifo|mem[0][78]                                                                                                                               ; Merged with step_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:out4_s1_agent_rsp_fifo|mem[0][56]                                                                                                                               ;
; step_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:out4_s1_agent_rsp_fifo|mem[0][79]                                                                                                                               ; Merged with step_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:out4_s1_agent_rsp_fifo|mem[0][56]                                                                                                                               ;
; step_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:out3_s1_agent_rsp_fifo|mem[0][62]                                                                                                                               ; Merged with step_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:out3_s1_agent_rsp_fifo|mem[0][56]                                                                                                                               ;
; step_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:out3_s1_agent_rsp_fifo|mem[0][63]                                                                                                                               ; Merged with step_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:out3_s1_agent_rsp_fifo|mem[0][56]                                                                                                                               ;
; step_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:out3_s1_agent_rsp_fifo|mem[0][78]                                                                                                                               ; Merged with step_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:out3_s1_agent_rsp_fifo|mem[0][56]                                                                                                                               ;
; step_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:out3_s1_agent_rsp_fifo|mem[0][79]                                                                                                                               ; Merged with step_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:out3_s1_agent_rsp_fifo|mem[0][56]                                                                                                                               ;
; step_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:out2_s1_agent_rsp_fifo|mem[0][62]                                                                                                                               ; Merged with step_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:out2_s1_agent_rsp_fifo|mem[0][56]                                                                                                                               ;
; step_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:out2_s1_agent_rsp_fifo|mem[0][63]                                                                                                                               ; Merged with step_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:out2_s1_agent_rsp_fifo|mem[0][56]                                                                                                                               ;
; step_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:out2_s1_agent_rsp_fifo|mem[0][78]                                                                                                                               ; Merged with step_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:out2_s1_agent_rsp_fifo|mem[0][56]                                                                                                                               ;
; step_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:out2_s1_agent_rsp_fifo|mem[0][79]                                                                                                                               ; Merged with step_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:out2_s1_agent_rsp_fifo|mem[0][56]                                                                                                                               ;
; step_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:out1_s1_agent_rsp_fifo|mem[0][62]                                                                                                                               ; Merged with step_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:out1_s1_agent_rsp_fifo|mem[0][56]                                                                                                                               ;
; step_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:out1_s1_agent_rsp_fifo|mem[0][63]                                                                                                                               ; Merged with step_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:out1_s1_agent_rsp_fifo|mem[0][56]                                                                                                                               ;
; step_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:out1_s1_agent_rsp_fifo|mem[0][78]                                                                                                                               ; Merged with step_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:out1_s1_agent_rsp_fifo|mem[0][56]                                                                                                                               ;
; step_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:out1_s1_agent_rsp_fifo|mem[0][79]                                                                                                                               ; Merged with step_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:out1_s1_agent_rsp_fifo|mem[0][56]                                                                                                                               ;
; step_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[0][62]                                                                                                                                ; Merged with step_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[0][56]                                                                                                                                ;
; step_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[0][63]                                                                                                                                ; Merged with step_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[0][56]                                                                                                                                ;
; step_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[0][78]                                                                                                                                ; Merged with step_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[0][56]                                                                                                                                ;
; step_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[0][79]                                                                                                                                ; Merged with step_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[0][56]                                                                                                                                ;
; step_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[1][79]                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                     ;
; step_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:out1_s1_agent_rsp_fifo|mem[1][79]                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                     ;
; step_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:out2_s1_agent_rsp_fifo|mem[1][79]                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                     ;
; step_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:out3_s1_agent_rsp_fifo|mem[1][79]                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                     ;
; step_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:out4_s1_agent_rsp_fifo|mem[1][79]                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                     ;
; step_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][79]                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                     ;
; step_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:debug_avalon_jtag_slave_agent_rsp_fifo|mem[1][79]                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                     ;
; step_CPU:cpu|step_CPU_cpu:cpu|step_CPU_cpu_nios2_oci:the_step_CPU_cpu_nios2_oci|step_CPU_cpu_nios2_oci_break:the_step_CPU_cpu_nios2_oci_break|trigger_state                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                     ;
; step_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[0][56]                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                     ;
; step_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                     ;
; step_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                     ;
; step_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:out1_s1_agent_rsp_fifo|mem[0][56]                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                     ;
; step_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:out1_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                     ;
; step_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:out1_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                     ;
; step_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:out2_s1_agent_rsp_fifo|mem[0][56]                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                     ;
; step_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:out2_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                     ;
; step_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:out2_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                     ;
; step_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:out3_s1_agent_rsp_fifo|mem[0][56]                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                     ;
; step_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:out3_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                     ;
; step_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:out3_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                     ;
; step_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:out4_s1_agent_rsp_fifo|mem[0][56]                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                     ;
; step_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:out4_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                     ;
; step_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:out4_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                     ;
; step_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[0][56]                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                     ;
; step_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                     ;
; step_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                     ;
; step_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:debug_avalon_jtag_slave_agent_rsp_fifo|mem[0][56]                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                     ;
; step_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:debug_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                     ;
; step_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:debug_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                     ;
; step_CPU:cpu|step_CPU_cpu:cpu|step_CPU_cpu_nios2_oci:the_step_CPU_cpu_nios2_oci|step_CPU_cpu_nios2_oci_dbrk:the_step_CPU_cpu_nios2_oci_dbrk|dbrk_break                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                     ;
; step_CPU:cpu|step_CPU_cpu:cpu|step_CPU_cpu_nios2_oci:the_step_CPU_cpu_nios2_oci|step_CPU_cpu_nios2_oci_break:the_step_CPU_cpu_nios2_oci_break|trigbrktype                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                     ;
; step_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[1][64]                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                ;
; step_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:out1_s1_agent_rsp_fifo|mem[1][64]                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                ;
; step_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:out2_s1_agent_rsp_fifo|mem[1][64]                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                ;
; step_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:out3_s1_agent_rsp_fifo|mem[1][64]                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                ;
; step_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:out4_s1_agent_rsp_fifo|mem[1][64]                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                ;
; step_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][64]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                ;
; step_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:debug_avalon_jtag_slave_agent_rsp_fifo|mem[1][64]                                                                                                               ; Lost fanout                                                                                                                                                                                                                                ;
; step_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:debug_avalon_jtag_slave_agent_rsp_fifo|mem[1][96]                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                     ;
; step_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][96]                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                     ;
; step_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:out4_s1_agent_rsp_fifo|mem[1][96]                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                     ;
; step_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:out3_s1_agent_rsp_fifo|mem[1][96]                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                     ;
; step_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:out2_s1_agent_rsp_fifo|mem[1][96]                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                     ;
; step_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:out1_s1_agent_rsp_fifo|mem[1][96]                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                     ;
; step_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[1][96]                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                     ;
; step_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:debug_avalon_jtag_slave_agent_rsp_fifo|mem[0][96]                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                     ;
; step_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[0][96]                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                     ;
; step_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:out4_s1_agent_rsp_fifo|mem[0][96]                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                     ;
; step_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:out3_s1_agent_rsp_fifo|mem[0][96]                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                     ;
; step_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:out2_s1_agent_rsp_fifo|mem[0][96]                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                     ;
; step_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:out1_s1_agent_rsp_fifo|mem[0][96]                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                     ;
; step_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[0][96]                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                     ;
; step_mm_interconnect_0:mm_interconnect_0|step_mm_interconnect_0_cmd_mux:cmd_mux_005|share_count_zero_flag                                                                                                                      ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                     ;
; step_mm_interconnect_0:mm_interconnect_0|step_mm_interconnect_0_cmd_mux:cmd_mux_004|share_count_zero_flag                                                                                                                      ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                     ;
; step_mm_interconnect_0:mm_interconnect_0|step_mm_interconnect_0_cmd_mux:cmd_mux_003|share_count_zero_flag                                                                                                                      ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                     ;
; step_mm_interconnect_0:mm_interconnect_0|step_mm_interconnect_0_cmd_mux:cmd_mux_002|share_count_zero_flag                                                                                                                      ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                     ;
; step_mm_interconnect_0:mm_interconnect_0|step_mm_interconnect_0_cmd_mux:cmd_mux|share_count_zero_flag                                                                                                                          ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                     ;
; step_mm_interconnect_0:mm_interconnect_0|step_mm_interconnect_0_cmd_mux:cmd_mux_001|share_count_zero_flag                                                                                                                      ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                     ;
; step_mm_interconnect_0:mm_interconnect_0|step_mm_interconnect_0_cmd_mux:cmd_mux_006|share_count_zero_flag                                                                                                                      ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                     ;
; step_mm_interconnect_0:mm_interconnect_0|step_mm_interconnect_0_cmd_mux:cmd_mux_005|share_count[0]                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                     ;
; step_mm_interconnect_0:mm_interconnect_0|step_mm_interconnect_0_cmd_mux:cmd_mux_004|share_count[0]                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                     ;
; step_mm_interconnect_0:mm_interconnect_0|step_mm_interconnect_0_cmd_mux:cmd_mux_003|share_count[0]                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                     ;
; step_mm_interconnect_0:mm_interconnect_0|step_mm_interconnect_0_cmd_mux:cmd_mux_002|share_count[0]                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                     ;
; step_mm_interconnect_0:mm_interconnect_0|step_mm_interconnect_0_cmd_mux:cmd_mux|share_count[0]                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                     ;
; step_mm_interconnect_0:mm_interconnect_0|step_mm_interconnect_0_cmd_mux:cmd_mux_001|share_count[0]                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                     ;
; step_mm_interconnect_0:mm_interconnect_0|step_mm_interconnect_0_cmd_mux:cmd_mux_006|share_count[0]                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                     ;
; step_CPU:cpu|step_CPU_cpu:cpu|step_CPU_cpu_nios2_oci:the_step_CPU_cpu_nios2_oci|step_CPU_cpu_debug_slave_wrapper:the_step_CPU_cpu_debug_slave_wrapper|step_CPU_cpu_debug_slave_tck:the_step_CPU_cpu_debug_slave_tck|DRsize~3   ; Lost fanout                                                                                                                                                                                                                                ;
; step_CPU:cpu|step_CPU_cpu:cpu|step_CPU_cpu_nios2_oci:the_step_CPU_cpu_nios2_oci|step_CPU_cpu_debug_slave_wrapper:the_step_CPU_cpu_debug_slave_wrapper|step_CPU_cpu_debug_slave_tck:the_step_CPU_cpu_debug_slave_tck|DRsize~4   ; Lost fanout                                                                                                                                                                                                                                ;
; step_CPU:cpu|step_CPU_cpu:cpu|step_CPU_cpu_nios2_oci:the_step_CPU_cpu_nios2_oci|step_CPU_cpu_debug_slave_wrapper:the_step_CPU_cpu_debug_slave_wrapper|step_CPU_cpu_debug_slave_tck:the_step_CPU_cpu_debug_slave_tck|DRsize~5   ; Lost fanout                                                                                                                                                                                                                                ;
; step_CPU:cpu|step_CPU_cpu:cpu|step_CPU_cpu_nios2_oci:the_step_CPU_cpu_nios2_oci|step_CPU_cpu_debug_slave_wrapper:the_step_CPU_cpu_debug_slave_wrapper|step_CPU_cpu_debug_slave_tck:the_step_CPU_cpu_debug_slave_tck|DRsize.101 ; Lost fanout                                                                                                                                                                                                                                ;
; step_CPU:cpu|step_CPU_cpu:cpu|step_CPU_cpu_nios2_oci:the_step_CPU_cpu_nios2_oci|step_CPU_cpu_debug_slave_wrapper:the_step_CPU_cpu_debug_slave_wrapper|step_CPU_cpu_debug_slave_tck:the_step_CPU_cpu_debug_slave_tck|DRsize.011 ; Merged with step_CPU:cpu|step_CPU_cpu:cpu|step_CPU_cpu_nios2_oci:the_step_CPU_cpu_nios2_oci|step_CPU_cpu_debug_slave_wrapper:the_step_CPU_cpu_debug_slave_wrapper|step_CPU_cpu_debug_slave_tck:the_step_CPU_cpu_debug_slave_tck|DRsize.001 ;
; step_CPU:cpu|step_CPU_cpu:cpu|step_CPU_cpu_nios2_oci:the_step_CPU_cpu_nios2_oci|step_CPU_cpu_debug_slave_wrapper:the_step_CPU_cpu_debug_slave_wrapper|step_CPU_cpu_debug_slave_tck:the_step_CPU_cpu_debug_slave_tck|DRsize.001 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                     ;
; Total Number of Removed Registers = 487                                                                                                                                                                                        ;                                                                                                                                                                                                                                            ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                ; Reason for Removal        ; Registers Removed due to This Register                                                                                                                                                                                         ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; step_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:out1_s1_agent_rsp_fifo|mem[1][79]                                                                                                                             ; Stuck at GND              ; step_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:out1_s1_agent_rsp_fifo|mem[0][56],                                                                                                                              ;
;                                                                                                                                                                                                                              ; due to stuck port data_in ; step_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:out1_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                               ;
;                                                                                                                                                                                                                              ;                           ; step_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:out1_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                               ;
;                                                                                                                                                                                                                              ;                           ; step_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:out1_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                               ;
;                                                                                                                                                                                                                              ;                           ; step_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:out1_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                ;
; step_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[1][79]                                                                                                                              ; Stuck at GND              ; step_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[0][56],                                                                                                                               ;
;                                                                                                                                                                                                                              ; due to stuck port data_in ; step_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                ;
;                                                                                                                                                                                                                              ;                           ; step_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                ;
;                                                                                                                                                                                                                              ;                           ; step_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                ;
;                                                                                                                                                                                                                              ;                           ; step_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                 ;
; step_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:out2_s1_agent_rsp_fifo|mem[1][79]                                                                                                                             ; Stuck at GND              ; step_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:out2_s1_agent_rsp_fifo|mem[0][56],                                                                                                                              ;
;                                                                                                                                                                                                                              ; due to stuck port data_in ; step_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:out2_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                               ;
;                                                                                                                                                                                                                              ;                           ; step_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:out2_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                               ;
;                                                                                                                                                                                                                              ;                           ; step_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:out2_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                               ;
;                                                                                                                                                                                                                              ;                           ; step_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:out2_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                ;
; step_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:out3_s1_agent_rsp_fifo|mem[1][79]                                                                                                                             ; Stuck at GND              ; step_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:out3_s1_agent_rsp_fifo|mem[0][56],                                                                                                                              ;
;                                                                                                                                                                                                                              ; due to stuck port data_in ; step_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:out3_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                               ;
;                                                                                                                                                                                                                              ;                           ; step_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:out3_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                               ;
;                                                                                                                                                                                                                              ;                           ; step_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:out3_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                               ;
;                                                                                                                                                                                                                              ;                           ; step_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:out3_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                ;
; step_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:out4_s1_agent_rsp_fifo|mem[1][79]                                                                                                                             ; Stuck at GND              ; step_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:out4_s1_agent_rsp_fifo|mem[0][56],                                                                                                                              ;
;                                                                                                                                                                                                                              ; due to stuck port data_in ; step_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:out4_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                               ;
;                                                                                                                                                                                                                              ;                           ; step_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:out4_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                               ;
;                                                                                                                                                                                                                              ;                           ; step_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:out4_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                               ;
;                                                                                                                                                                                                                              ;                           ; step_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:out4_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                ;
; step_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][79]                                                                                                                 ; Stuck at GND              ; step_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[0][56],                                                                                                                  ;
;                                                                                                                                                                                                                              ; due to stuck port data_in ; step_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                   ;
;                                                                                                                                                                                                                              ;                           ; step_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                   ;
;                                                                                                                                                                                                                              ;                           ; step_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                   ;
;                                                                                                                                                                                                                              ;                           ; step_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                    ;
; step_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:debug_avalon_jtag_slave_agent_rsp_fifo|mem[1][79]                                                                                                             ; Stuck at GND              ; step_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:debug_avalon_jtag_slave_agent_rsp_fifo|mem[0][56],                                                                                                              ;
;                                                                                                                                                                                                                              ; due to stuck port data_in ; step_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:debug_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                               ;
;                                                                                                                                                                                                                              ;                           ; step_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:debug_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                               ;
;                                                                                                                                                                                                                              ;                           ; step_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:debug_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                               ;
;                                                                                                                                                                                                                              ;                           ; step_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:debug_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                ;
; step_CPU:cpu|step_CPU_cpu:cpu|step_CPU_cpu_nios2_oci:the_step_CPU_cpu_nios2_oci|step_CPU_cpu_nios2_oci_dbrk:the_step_CPU_cpu_nios2_oci_dbrk|dbrk_break_pulse                                                                 ; Stuck at GND              ; step_CPU:cpu|step_CPU_cpu:cpu|step_CPU_cpu_nios2_oci:the_step_CPU_cpu_nios2_oci|step_CPU_cpu_nios2_oci_dbrk:the_step_CPU_cpu_nios2_oci_dbrk|dbrk_break,                                                                        ;
;                                                                                                                                                                                                                              ; due to stuck port data_in ; step_CPU:cpu|step_CPU_cpu:cpu|step_CPU_cpu_nios2_oci:the_step_CPU_cpu_nios2_oci|step_CPU_cpu_nios2_oci_break:the_step_CPU_cpu_nios2_oci_break|trigbrktype                                                                      ;
; step_CPU:cpu|step_CPU_cpu:cpu|W_ienable_reg[25]                                                                                                                                                                              ; Stuck at GND              ; step_CPU:cpu|step_CPU_cpu:cpu|W_control_rd_data[25]                                                                                                                                                                            ;
;                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                ;
; step_CPU:cpu|step_CPU_cpu:cpu|W_ienable_reg[24]                                                                                                                                                                              ; Stuck at GND              ; step_CPU:cpu|step_CPU_cpu:cpu|W_control_rd_data[24]                                                                                                                                                                            ;
;                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                ;
; step_CPU:cpu|step_CPU_cpu:cpu|W_ienable_reg[23]                                                                                                                                                                              ; Stuck at GND              ; step_CPU:cpu|step_CPU_cpu:cpu|W_control_rd_data[23]                                                                                                                                                                            ;
;                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                ;
; step_CPU:cpu|step_CPU_cpu:cpu|W_ienable_reg[22]                                                                                                                                                                              ; Stuck at GND              ; step_CPU:cpu|step_CPU_cpu:cpu|W_control_rd_data[22]                                                                                                                                                                            ;
;                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                ;
; step_CPU:cpu|step_CPU_cpu:cpu|W_ienable_reg[21]                                                                                                                                                                              ; Stuck at GND              ; step_CPU:cpu|step_CPU_cpu:cpu|W_control_rd_data[21]                                                                                                                                                                            ;
;                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                ;
; step_CPU:cpu|step_CPU_cpu:cpu|W_ienable_reg[20]                                                                                                                                                                              ; Stuck at GND              ; step_CPU:cpu|step_CPU_cpu:cpu|W_control_rd_data[20]                                                                                                                                                                            ;
;                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                ;
; step_CPU:cpu|step_CPU_cpu:cpu|W_ienable_reg[19]                                                                                                                                                                              ; Stuck at GND              ; step_CPU:cpu|step_CPU_cpu:cpu|W_control_rd_data[19]                                                                                                                                                                            ;
;                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                ;
; step_CPU:cpu|step_CPU_cpu:cpu|W_ienable_reg[18]                                                                                                                                                                              ; Stuck at GND              ; step_CPU:cpu|step_CPU_cpu:cpu|W_control_rd_data[18]                                                                                                                                                                            ;
;                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                ;
; step_CPU:cpu|step_CPU_cpu:cpu|W_ienable_reg[17]                                                                                                                                                                              ; Stuck at GND              ; step_CPU:cpu|step_CPU_cpu:cpu|W_control_rd_data[17]                                                                                                                                                                            ;
;                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                ;
; step_CPU:cpu|step_CPU_cpu:cpu|W_ienable_reg[16]                                                                                                                                                                              ; Stuck at GND              ; step_CPU:cpu|step_CPU_cpu:cpu|W_control_rd_data[16]                                                                                                                                                                            ;
;                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                ;
; step_CPU:cpu|step_CPU_cpu:cpu|W_ienable_reg[15]                                                                                                                                                                              ; Stuck at GND              ; step_CPU:cpu|step_CPU_cpu:cpu|W_control_rd_data[15]                                                                                                                                                                            ;
;                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                ;
; step_CPU:cpu|step_CPU_cpu:cpu|W_ienable_reg[14]                                                                                                                                                                              ; Stuck at GND              ; step_CPU:cpu|step_CPU_cpu:cpu|W_control_rd_data[14]                                                                                                                                                                            ;
;                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                ;
; step_CPU:cpu|step_CPU_cpu:cpu|W_ienable_reg[13]                                                                                                                                                                              ; Stuck at GND              ; step_CPU:cpu|step_CPU_cpu:cpu|W_control_rd_data[13]                                                                                                                                                                            ;
;                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                ;
; step_CPU:cpu|step_CPU_cpu:cpu|W_ienable_reg[12]                                                                                                                                                                              ; Stuck at GND              ; step_CPU:cpu|step_CPU_cpu:cpu|W_control_rd_data[12]                                                                                                                                                                            ;
;                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                ;
; step_CPU:cpu|step_CPU_cpu:cpu|W_ienable_reg[10]                                                                                                                                                                              ; Stuck at GND              ; step_CPU:cpu|step_CPU_cpu:cpu|W_control_rd_data[10]                                                                                                                                                                            ;
;                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                ;
; step_CPU:cpu|step_CPU_cpu:cpu|W_ienable_reg[9]                                                                                                                                                                               ; Stuck at GND              ; step_CPU:cpu|step_CPU_cpu:cpu|W_control_rd_data[9]                                                                                                                                                                             ;
;                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                ;
; step_CPU:cpu|step_CPU_cpu:cpu|W_ienable_reg[8]                                                                                                                                                                               ; Stuck at GND              ; step_CPU:cpu|step_CPU_cpu:cpu|W_control_rd_data[8]                                                                                                                                                                             ;
;                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                ;
; step_CPU:cpu|step_CPU_cpu:cpu|W_ienable_reg[7]                                                                                                                                                                               ; Stuck at GND              ; step_CPU:cpu|step_CPU_cpu:cpu|W_control_rd_data[7]                                                                                                                                                                             ;
;                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                ;
; step_CPU:cpu|step_CPU_cpu:cpu|W_ienable_reg[6]                                                                                                                                                                               ; Stuck at GND              ; step_CPU:cpu|step_CPU_cpu:cpu|W_control_rd_data[6]                                                                                                                                                                             ;
;                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                ;
; step_CPU:cpu|step_CPU_cpu:cpu|W_ienable_reg[5]                                                                                                                                                                               ; Stuck at GND              ; step_CPU:cpu|step_CPU_cpu:cpu|W_control_rd_data[5]                                                                                                                                                                             ;
;                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                ;
; step_CPU:cpu|step_CPU_cpu:cpu|W_ienable_reg[11]                                                                                                                                                                              ; Stuck at GND              ; step_CPU:cpu|step_CPU_cpu:cpu|W_control_rd_data[11]                                                                                                                                                                            ;
;                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                ;
; step_CPU:cpu|step_CPU_cpu:cpu|W_ienable_reg[3]                                                                                                                                                                               ; Stuck at GND              ; step_CPU:cpu|step_CPU_cpu:cpu|W_control_rd_data[3]                                                                                                                                                                             ;
;                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                ;
; step_CPU:cpu|step_CPU_cpu:cpu|W_ienable_reg[2]                                                                                                                                                                               ; Stuck at GND              ; step_CPU:cpu|step_CPU_cpu:cpu|W_control_rd_data[2]                                                                                                                                                                             ;
;                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                ;
; step_CPU:cpu|step_CPU_cpu:cpu|W_ienable_reg[1]                                                                                                                                                                               ; Stuck at GND              ; step_CPU:cpu|step_CPU_cpu:cpu|W_control_rd_data[1]                                                                                                                                                                             ;
;                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                ;
; step_CPU:cpu|step_CPU_cpu:cpu|step_CPU_cpu_nios2_oci:the_step_CPU_cpu_nios2_oci|step_CPU_cpu_nios2_oci_dbrk:the_step_CPU_cpu_nios2_oci_dbrk|dbrk_goto1                                                                       ; Stuck at GND              ; step_CPU:cpu|step_CPU_cpu:cpu|step_CPU_cpu_nios2_oci:the_step_CPU_cpu_nios2_oci|step_CPU_cpu_nios2_oci_break:the_step_CPU_cpu_nios2_oci_break|trigger_state                                                                    ;
;                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                ;
; step_CPU:cpu|step_CPU_cpu:cpu|W1_rf_ecc_recoverable_valid                                                                                                                                                                    ; Stuck at GND              ; step_CPU:cpu|step_CPU_cpu:cpu|W_up_ex_mon_state                                                                                                                                                                                ;
;                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                ;
; step_CPU:cpu|step_CPU_cpu:cpu|W_ienable_reg[31]                                                                                                                                                                              ; Stuck at GND              ; step_CPU:cpu|step_CPU_cpu:cpu|W_control_rd_data[31]                                                                                                                                                                            ;
;                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                ;
; step_CPU:cpu|step_CPU_cpu:cpu|W_ienable_reg[4]                                                                                                                                                                               ; Stuck at GND              ; step_CPU:cpu|step_CPU_cpu:cpu|W_control_rd_data[4]                                                                                                                                                                             ;
;                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                ;
; step_CPU:cpu|step_CPU_cpu:cpu|W_ienable_reg[30]                                                                                                                                                                              ; Stuck at GND              ; step_CPU:cpu|step_CPU_cpu:cpu|W_control_rd_data[30]                                                                                                                                                                            ;
;                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                ;
; step_CPU:cpu|step_CPU_cpu:cpu|W_ienable_reg[29]                                                                                                                                                                              ; Stuck at GND              ; step_CPU:cpu|step_CPU_cpu:cpu|W_control_rd_data[29]                                                                                                                                                                            ;
;                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                ;
; step_CPU:cpu|step_CPU_cpu:cpu|W_ienable_reg[28]                                                                                                                                                                              ; Stuck at GND              ; step_CPU:cpu|step_CPU_cpu:cpu|W_control_rd_data[28]                                                                                                                                                                            ;
;                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                ;
; step_CPU:cpu|step_CPU_cpu:cpu|W_ienable_reg[27]                                                                                                                                                                              ; Stuck at GND              ; step_CPU:cpu|step_CPU_cpu:cpu|W_control_rd_data[27]                                                                                                                                                                            ;
;                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                ;
; step_CPU:cpu|step_CPU_cpu:cpu|W_ienable_reg[26]                                                                                                                                                                              ; Stuck at GND              ; step_CPU:cpu|step_CPU_cpu:cpu|W_control_rd_data[26]                                                                                                                                                                            ;
;                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                ;
; step_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:debug_avalon_jtag_slave_agent_rsp_fifo|mem[1][96]                                                                                                             ; Stuck at GND              ; step_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:debug_avalon_jtag_slave_agent_rsp_fifo|mem[0][96]                                                                                                               ;
;                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                ;
; step_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][96]                                                                                                                 ; Stuck at GND              ; step_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[0][96]                                                                                                                   ;
;                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                ;
; step_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:out4_s1_agent_rsp_fifo|mem[1][96]                                                                                                                             ; Stuck at GND              ; step_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:out4_s1_agent_rsp_fifo|mem[0][96]                                                                                                                               ;
;                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                ;
; step_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:out3_s1_agent_rsp_fifo|mem[1][96]                                                                                                                             ; Stuck at GND              ; step_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:out3_s1_agent_rsp_fifo|mem[0][96]                                                                                                                               ;
;                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                ;
; step_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:out2_s1_agent_rsp_fifo|mem[1][96]                                                                                                                             ; Stuck at GND              ; step_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:out2_s1_agent_rsp_fifo|mem[0][96]                                                                                                                               ;
;                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                ;
; step_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:out1_s1_agent_rsp_fifo|mem[1][96]                                                                                                                             ; Stuck at GND              ; step_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:out1_s1_agent_rsp_fifo|mem[0][96]                                                                                                                               ;
;                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                ;
; step_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[1][96]                                                                                                                              ; Stuck at GND              ; step_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo|mem[0][96]                                                                                                                                ;
;                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                ;
; step_mm_interconnect_0:mm_interconnect_0|step_mm_interconnect_0_cmd_mux:cmd_mux_005|share_count_zero_flag                                                                                                                    ; Stuck at VCC              ; step_mm_interconnect_0:mm_interconnect_0|step_mm_interconnect_0_cmd_mux:cmd_mux_005|share_count[0]                                                                                                                             ;
;                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                ;
; step_mm_interconnect_0:mm_interconnect_0|step_mm_interconnect_0_cmd_mux:cmd_mux_004|share_count_zero_flag                                                                                                                    ; Stuck at VCC              ; step_mm_interconnect_0:mm_interconnect_0|step_mm_interconnect_0_cmd_mux:cmd_mux_004|share_count[0]                                                                                                                             ;
;                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                ;
; step_mm_interconnect_0:mm_interconnect_0|step_mm_interconnect_0_cmd_mux:cmd_mux_003|share_count_zero_flag                                                                                                                    ; Stuck at VCC              ; step_mm_interconnect_0:mm_interconnect_0|step_mm_interconnect_0_cmd_mux:cmd_mux_003|share_count[0]                                                                                                                             ;
;                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                ;
; step_mm_interconnect_0:mm_interconnect_0|step_mm_interconnect_0_cmd_mux:cmd_mux_002|share_count_zero_flag                                                                                                                    ; Stuck at VCC              ; step_mm_interconnect_0:mm_interconnect_0|step_mm_interconnect_0_cmd_mux:cmd_mux_002|share_count[0]                                                                                                                             ;
;                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                ;
; step_mm_interconnect_0:mm_interconnect_0|step_mm_interconnect_0_cmd_mux:cmd_mux|share_count_zero_flag                                                                                                                        ; Stuck at VCC              ; step_mm_interconnect_0:mm_interconnect_0|step_mm_interconnect_0_cmd_mux:cmd_mux|share_count[0]                                                                                                                                 ;
;                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                ;
; step_mm_interconnect_0:mm_interconnect_0|step_mm_interconnect_0_cmd_mux:cmd_mux_001|share_count_zero_flag                                                                                                                    ; Stuck at VCC              ; step_mm_interconnect_0:mm_interconnect_0|step_mm_interconnect_0_cmd_mux:cmd_mux_001|share_count[0]                                                                                                                             ;
;                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                ;
; step_mm_interconnect_0:mm_interconnect_0|step_mm_interconnect_0_cmd_mux:cmd_mux_006|share_count_zero_flag                                                                                                                    ; Stuck at VCC              ; step_mm_interconnect_0:mm_interconnect_0|step_mm_interconnect_0_cmd_mux:cmd_mux_006|share_count[0]                                                                                                                             ;
;                                                                                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                                                                                                ;
; step_CPU:cpu|step_CPU_cpu:cpu|step_CPU_cpu_nios2_oci:the_step_CPU_cpu_nios2_oci|step_CPU_cpu_debug_slave_wrapper:the_step_CPU_cpu_debug_slave_wrapper|step_CPU_cpu_debug_slave_tck:the_step_CPU_cpu_debug_slave_tck|DRsize~3 ; Lost Fanouts              ; step_CPU:cpu|step_CPU_cpu:cpu|step_CPU_cpu_nios2_oci:the_step_CPU_cpu_nios2_oci|step_CPU_cpu_debug_slave_wrapper:the_step_CPU_cpu_debug_slave_wrapper|step_CPU_cpu_debug_slave_tck:the_step_CPU_cpu_debug_slave_tck|DRsize.101 ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 951   ;
; Number of registers using Synchronous Clear  ; 63    ;
; Number of registers using Synchronous Load   ; 162   ;
; Number of registers using Asynchronous Clear ; 617   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 411   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; step_DEBUG:debug|alt_jtag_atlantic:step_DEBUG_alt_jtag_atlantic|rst1                                                                                                                                                                                                                                                            ; 27      ;
; step_CPU:cpu|step_CPU_cpu:cpu|i_read                                                                                                                                                                                                                                                                                            ; 7       ;
; step_CPU:cpu|step_CPU_cpu:cpu|F_pc[16]                                                                                                                                                                                                                                                                                          ; 2       ;
; step_mm_interconnect_0:mm_interconnect_0|step_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                                            ; 2       ;
; step_DEBUG:debug|av_waitrequest                                                                                                                                                                                                                                                                                                 ; 4       ;
; altera_reset_controller:rst_controller|r_sync_rst_chain[1]                                                                                                                                                                                                                                                                      ; 1       ;
; step_mm_interconnect_0:mm_interconnect_0|step_mm_interconnect_0_cmd_mux:cmd_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                                            ; 2       ;
; step_mm_interconnect_0:mm_interconnect_0|step_mm_interconnect_0_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                                            ; 2       ;
; step_mm_interconnect_0:mm_interconnect_0|step_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                                            ; 2       ;
; step_DEBUG:debug|alt_jtag_atlantic:step_DEBUG_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                                                        ; 11      ;
; step_mm_interconnect_0:mm_interconnect_0|step_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                                                ; 2       ;
; step_mm_interconnect_0:mm_interconnect_0|step_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                                            ; 2       ;
; step_mm_interconnect_0:mm_interconnect_0|step_mm_interconnect_0_cmd_mux:cmd_mux_006|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                                            ; 2       ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[3]                                                                                                                                                                                                                                                   ; 1       ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                                                                                   ; 4       ;
; altera_reset_controller:rst_controller|r_sync_rst_chain[2]                                                                                                                                                                                                                                                                      ; 2       ;
; step_CPU:cpu|step_CPU_cpu:cpu|hbreak_enabled                                                                                                                                                                                                                                                                                    ; 9       ;
; step_DEBUG:debug|t_dav                                                                                                                                                                                                                                                                                                          ; 3       ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                   ; 1       ;
; altera_reset_controller:rst_controller|r_sync_rst_chain[3]                                                                                                                                                                                                                                                                      ; 1       ;
; step_DEBUG:debug|alt_jtag_atlantic:step_DEBUG_alt_jtag_atlantic|rst2                                                                                                                                                                                                                                                            ; 3       ;
; step_CPU:cpu|step_CPU_cpu:cpu|step_CPU_cpu_nios2_oci:the_step_CPU_cpu_nios2_oci|step_CPU_cpu_nios2_avalon_reg:the_step_CPU_cpu_nios2_avalon_reg|oci_ienable[0]                                                                                                                                                                  ; 2       ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                   ; 1       ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                       ; 1       ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                        ; 1       ;
; altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                        ; 1       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 2       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; Total number of inverted registers = 28                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |step|step_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:out1_s1_translator|wait_latency_counter[1]                                                                                                         ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |step|step_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:out2_s1_translator|wait_latency_counter[1]                                                                                                         ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |step|step_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:out3_s1_translator|wait_latency_counter[0]                                                                                                         ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |step|step_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:out4_s1_translator|wait_latency_counter[0]                                                                                                         ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |step|step_DEBUG:debug|alt_jtag_atlantic:step_DEBUG_alt_jtag_atlantic|count[2]                                                                                                                                                   ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |step|step_CPU:cpu|step_CPU_cpu:cpu|E_src2[3]                                                                                                                                                                                    ;
; 3:1                ; 14 bits   ; 28 LEs        ; 14 LEs               ; 14 LEs                 ; Yes        ; |step|step_CPU:cpu|step_CPU_cpu:cpu|E_src1[23]                                                                                                                                                                                   ;
; 3:1                ; 18 bits   ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; Yes        ; |step|step_CPU:cpu|step_CPU_cpu:cpu|E_src1[10]                                                                                                                                                                                   ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |step|step_CPU:cpu|step_CPU_cpu:cpu|E_shift_rot_result[23]                                                                                                                                                                       ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |step|step_CPU:cpu|step_CPU_cpu:cpu|av_ld_byte0_data[4]                                                                                                                                                                          ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |step|step_CPU:cpu|step_CPU_cpu:cpu|av_ld_byte1_data[3]                                                                                                                                                                          ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |step|step_CPU:cpu|step_CPU_cpu:cpu|D_iw[20]                                                                                                                                                                                     ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |step|step_CPU:cpu|step_CPU_cpu:cpu|step_CPU_cpu_nios2_oci:the_step_CPU_cpu_nios2_oci|readdata[2]                                                                                                                                ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |step|step_CPU:cpu|step_CPU_cpu:cpu|d_byteenable[0]                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |step|step_CPU:cpu|step_CPU_cpu:cpu|d_writedata[26]                                                                                                                                                                              ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |step|step_CPU:cpu|step_CPU_cpu:cpu|W_alu_result[18]                                                                                                                                                                             ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |step|step_DEBUG:debug|alt_jtag_atlantic:step_DEBUG_alt_jtag_atlantic|td_shift[9]                                                                                                                                                ;
; 4:1                ; 11 bits   ; 22 LEs        ; 22 LEs               ; 0 LEs                  ; Yes        ; |step|step_CPU:cpu|step_CPU_cpu:cpu|E_src2[15]                                                                                                                                                                                   ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; Yes        ; |step|step_CPU:cpu|step_CPU_cpu:cpu|E_src2[21]                                                                                                                                                                                   ;
; 4:1                ; 24 bits   ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; Yes        ; |step|step_CPU:cpu|step_CPU_cpu:cpu|step_CPU_cpu_nios2_oci:the_step_CPU_cpu_nios2_oci|step_CPU_cpu_nios2_ocimem:the_step_CPU_cpu_nios2_ocimem|MonDReg[11]                                                                        ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |step|step_CPU:cpu|step_CPU_cpu:cpu|step_CPU_cpu_nios2_oci:the_step_CPU_cpu_nios2_oci|step_CPU_cpu_nios2_ocimem:the_step_CPU_cpu_nios2_ocimem|MonDReg[4]                                                                         ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |step|step_CPU:cpu|step_CPU_cpu:cpu|step_CPU_cpu_nios2_oci:the_step_CPU_cpu_nios2_oci|step_CPU_cpu_nios2_oci_break:the_step_CPU_cpu_nios2_oci_break|break_readreg[0]                                                             ;
; 6:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |step|step_CPU:cpu|step_CPU_cpu:cpu|step_CPU_cpu_nios2_oci:the_step_CPU_cpu_nios2_oci|step_CPU_cpu_debug_slave_wrapper:the_step_CPU_cpu_debug_slave_wrapper|step_CPU_cpu_debug_slave_tck:the_step_CPU_cpu_debug_slave_tck|sr[36] ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |step|step_CPU:cpu|step_CPU_cpu:cpu|step_CPU_cpu_nios2_oci:the_step_CPU_cpu_nios2_oci|step_CPU_cpu_debug_slave_wrapper:the_step_CPU_cpu_debug_slave_wrapper|step_CPU_cpu_debug_slave_tck:the_step_CPU_cpu_debug_slave_tck|sr[34] ;
; 6:1                ; 13 bits   ; 52 LEs        ; 26 LEs               ; 26 LEs                 ; Yes        ; |step|step_CPU:cpu|step_CPU_cpu:cpu|step_CPU_cpu_nios2_oci:the_step_CPU_cpu_nios2_oci|step_CPU_cpu_debug_slave_wrapper:the_step_CPU_cpu_debug_slave_wrapper|step_CPU_cpu_debug_slave_tck:the_step_CPU_cpu_debug_slave_tck|sr[6]  ;
; 6:1                ; 16 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |step|step_CPU:cpu|step_CPU_cpu:cpu|step_CPU_cpu_nios2_oci:the_step_CPU_cpu_nios2_oci|step_CPU_cpu_debug_slave_wrapper:the_step_CPU_cpu_debug_slave_wrapper|step_CPU_cpu_debug_slave_tck:the_step_CPU_cpu_debug_slave_tck|sr[17] ;
; 4:1                ; 17 bits   ; 34 LEs        ; 34 LEs               ; 0 LEs                  ; Yes        ; |step|step_CPU:cpu|step_CPU_cpu:cpu|F_pc[7]                                                                                                                                                                                      ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |step|step_DEBUG:debug|alt_jtag_atlantic:step_DEBUG_alt_jtag_atlantic|td_shift[7]                                                                                                                                                ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |step|step_DEBUG:debug|alt_jtag_atlantic:step_DEBUG_alt_jtag_atlantic|td_shift[6]                                                                                                                                                ;
; 4:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |step|step_CPU:cpu|step_CPU_cpu:cpu|step_CPU_cpu_nios2_oci:the_step_CPU_cpu_nios2_oci|step_CPU_cpu_nios2_ocimem:the_step_CPU_cpu_nios2_ocimem|MonAReg[7]                                                                         ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |step|step_CPU:cpu|step_CPU_cpu:cpu|d_byteenable[2]                                                                                                                                                                              ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |step|step_CPU:cpu|step_CPU_cpu:cpu|E_logic_result[11]                                                                                                                                                                           ;
; 4:1                ; 31 bits   ; 62 LEs        ; 62 LEs               ; 0 LEs                  ; No         ; |step|step_CPU:cpu|step_CPU_cpu:cpu|W_rf_wr_data[29]                                                                                                                                                                             ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |step|step_CPU:cpu|step_CPU_cpu:cpu|D_dst_regnum[3]                                                                                                                                                                              ;
; 6:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; No         ; |step|step_mm_interconnect_0:mm_interconnect_0|step_mm_interconnect_0_router:router|src_channel[1]                                                                                                                               ;
; 6:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; No         ; |step|step_mm_interconnect_0:mm_interconnect_0|step_mm_interconnect_0_router:router_001|src_channel[1]                                                                                                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for step_CPU:cpu|step_CPU_cpu:cpu|step_CPU_cpu_register_bank_a_module:step_CPU_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                               ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for step_CPU:cpu|step_CPU_cpu:cpu|step_CPU_cpu_register_bank_b_module:step_CPU_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                               ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for step_CPU:cpu|step_CPU_cpu:cpu|step_CPU_cpu_nios2_oci:the_step_CPU_cpu_nios2_oci|step_CPU_cpu_nios2_oci_debug:the_step_CPU_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                         ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                    ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                    ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                     ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                     ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for step_CPU:cpu|step_CPU_cpu:cpu|step_CPU_cpu_nios2_oci:the_step_CPU_cpu_nios2_oci|step_CPU_cpu_nios2_ocimem:the_step_CPU_cpu_nios2_ocimem|step_CPU_cpu_ociram_sp_ram_module:step_CPU_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ac71:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                     ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                      ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for step_CPU:cpu|step_CPU_cpu:cpu|step_CPU_cpu_nios2_oci:the_step_CPU_cpu_nios2_oci|step_CPU_cpu_debug_slave_wrapper:the_step_CPU_cpu_debug_slave_wrapper|step_CPU_cpu_debug_slave_tck:the_step_CPU_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                           ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                            ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for step_CPU:cpu|step_CPU_cpu:cpu|step_CPU_cpu_nios2_oci:the_step_CPU_cpu_nios2_oci|step_CPU_cpu_debug_slave_wrapper:the_step_CPU_cpu_debug_slave_wrapper|step_CPU_cpu_debug_slave_tck:the_step_CPU_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                           ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                            ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for step_CPU:cpu|step_CPU_cpu:cpu|step_CPU_cpu_nios2_oci:the_step_CPU_cpu_nios2_oci|step_CPU_cpu_debug_slave_wrapper:the_step_CPU_cpu_debug_slave_wrapper|step_CPU_cpu_debug_slave_sysclk:the_step_CPU_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                      ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                  ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for step_CPU:cpu|step_CPU_cpu:cpu|step_CPU_cpu_nios2_oci:the_step_CPU_cpu_nios2_oci|step_CPU_cpu_debug_slave_wrapper:the_step_CPU_cpu_debug_slave_wrapper|step_CPU_cpu_debug_slave_sysclk:the_step_CPU_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                      ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                  ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for step_DEBUG:debug|step_DEBUG_scfifo_w:the_step_DEBUG_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                         ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                          ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for step_DEBUG:debug|step_DEBUG_scfifo_r:the_step_DEBUG_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                         ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                          ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Source assignments for step_RAM:ram|altsyncram:the_altsyncram|altsyncram_gmf1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------+
; Assignment                      ; Value              ; From ; To                             ;
+---------------------------------+--------------------+------+--------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                              ;
+---------------------------------+--------------------+------+--------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Source assignments for step_mm_interconnect_0:mm_interconnect_0|step_mm_interconnect_0_cmd_demux:cmd_demux ;
+-----------------+-------+------+---------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                        ;
+-----------------+-------+------+---------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                       ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                     ;
+-----------------+-------+------+---------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Source assignments for step_mm_interconnect_0:mm_interconnect_0|step_mm_interconnect_0_cmd_demux:cmd_demux_001 ;
+-----------------+-------+------+-------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                            ;
+-----------------+-------+------+-------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                           ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                         ;
+-----------------+-------+------+-------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Source assignments for step_mm_interconnect_0:mm_interconnect_0|step_mm_interconnect_0_rsp_demux:rsp_demux ;
+-----------------+-------+------+---------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                        ;
+-----------------+-------+------+---------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                       ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                     ;
+-----------------+-------+------+---------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Source assignments for step_mm_interconnect_0:mm_interconnect_0|step_mm_interconnect_0_rsp_demux:rsp_demux_001 ;
+-----------------+-------+------+-------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                            ;
+-----------------+-------+------+-------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                           ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                         ;
+-----------------+-------+------+-------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Source assignments for step_mm_interconnect_0:mm_interconnect_0|step_mm_interconnect_0_rsp_demux:rsp_demux_002 ;
+-----------------+-------+------+-------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                            ;
+-----------------+-------+------+-------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                           ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                         ;
+-----------------+-------+------+-------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Source assignments for step_mm_interconnect_0:mm_interconnect_0|step_mm_interconnect_0_rsp_demux:rsp_demux_003 ;
+-----------------+-------+------+-------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                            ;
+-----------------+-------+------+-------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                           ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                         ;
+-----------------+-------+------+-------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Source assignments for step_mm_interconnect_0:mm_interconnect_0|step_mm_interconnect_0_rsp_demux:rsp_demux_004 ;
+-----------------+-------+------+-------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                            ;
+-----------------+-------+------+-------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                           ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                         ;
+-----------------+-------+------+-------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Source assignments for step_mm_interconnect_0:mm_interconnect_0|step_mm_interconnect_0_rsp_demux:rsp_demux_005 ;
+-----------------+-------+------+-------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                            ;
+-----------------+-------+------+-------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                           ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                         ;
+-----------------+-------+------+-------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Source assignments for step_mm_interconnect_0:mm_interconnect_0|step_mm_interconnect_0_rsp_demux:rsp_demux_006 ;
+-----------------+-------+------+-------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                            ;
+-----------------+-------+------+-------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                           ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                         ;
+-----------------+-------+------+-------------------------------------------------------------------------------+


+---------------------------------------------------------------------------+
; Source assignments for altera_reset_controller:rst_controller             ;
+-------------------+-------+------+----------------------------------------+
; Assignment        ; Value ; From ; To                                     ;
+-------------------+-------+------+----------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[4] ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[3] ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[2] ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1] ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0] ;
+-------------------+-------+------+----------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Source assignments for altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+-----------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                    ;
+-------------------+-------+------+-----------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                ;
+-------------------+-------+------+-----------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Source assignments for altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+---------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                        ;
+-------------------+-------+------+---------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                    ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                    ;
+-------------------+-------+------+---------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: step_CPU:cpu|step_CPU_cpu:cpu|step_CPU_cpu_register_bank_a_module:step_CPU_cpu_register_bank_a ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                              ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; UNUSED ; String                                                                                                            ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: step_CPU:cpu|step_CPU_cpu:cpu|step_CPU_cpu_register_bank_a_module:step_CPU_cpu_register_bank_a|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                      ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                   ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                              ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                            ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                   ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                   ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                            ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                                                                            ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                                                                                            ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                   ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                   ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                   ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                   ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                   ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                   ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                                                            ;
; WIDTHAD_B                          ; 5                    ; Signed Integer                                                                                            ;
; NUMWORDS_B                         ; 32                   ; Signed Integer                                                                                            ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                   ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                                                   ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                   ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                   ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                   ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                   ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                   ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                   ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                   ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                   ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                   ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                   ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                   ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                   ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                   ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                   ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                            ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                   ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                   ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                   ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                   ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                                   ;
; CBXI_PARAMETER                     ; altsyncram_6mc1      ; Untyped                                                                                                   ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: step_CPU:cpu|step_CPU_cpu:cpu|step_CPU_cpu_register_bank_b_module:step_CPU_cpu_register_bank_b ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                              ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; UNUSED ; String                                                                                                            ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: step_CPU:cpu|step_CPU_cpu:cpu|step_CPU_cpu_register_bank_b_module:step_CPU_cpu_register_bank_b|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                      ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                   ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                              ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                            ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                   ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                   ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                            ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                                                                            ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                                                                                            ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                   ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                   ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                   ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                   ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                   ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                   ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                                                            ;
; WIDTHAD_B                          ; 5                    ; Signed Integer                                                                                            ;
; NUMWORDS_B                         ; 32                   ; Signed Integer                                                                                            ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                   ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                                                   ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                   ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                   ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                   ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                   ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                   ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                   ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                   ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                   ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                   ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                   ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                   ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                   ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                   ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                   ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                            ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                   ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                   ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                   ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                   ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                                   ;
; CBXI_PARAMETER                     ; altsyncram_6mc1      ; Untyped                                                                                                   ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: step_CPU:cpu|step_CPU_cpu:cpu|step_CPU_cpu_nios2_oci:the_step_CPU_cpu_nios2_oci|step_CPU_cpu_nios2_oci_debug:the_step_CPU_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: step_CPU:cpu|step_CPU_cpu:cpu|step_CPU_cpu_nios2_oci:the_step_CPU_cpu_nios2_oci|step_CPU_cpu_nios2_ocimem:the_step_CPU_cpu_nios2_ocimem|step_CPU_cpu_ociram_sp_ram_module:step_CPU_cpu_ociram_sp_ram ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                                                                    ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; UNUSED ; String                                                                                                                                                                                                                  ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: step_CPU:cpu|step_CPU_cpu:cpu|step_CPU_cpu_nios2_oci:the_step_CPU_cpu_nios2_oci|step_CPU_cpu_nios2_ocimem:the_step_CPU_cpu_nios2_ocimem|step_CPU_cpu_ociram_sp_ram_module:step_CPU_cpu_ociram_sp_ram|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                                                                            ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                                                                         ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                                                                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                                                                    ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                                                                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                                                                  ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                                                                         ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                                                                                                                                                                         ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                                                                                                                                  ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                                                                                                                                                                  ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                                                                                                                                                                  ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                         ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                         ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                         ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                                                                         ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                                                                         ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                         ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                                                                                                                                         ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                                                                                                                                         ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                                                                                                                                         ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                                                                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                                                                         ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                                                                                                         ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                                         ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                         ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                                         ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                                                                         ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                         ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                         ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                         ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                         ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                         ;
; WIDTH_BYTEENA_A                    ; 4                    ; Signed Integer                                                                                                                                                                                                  ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                                                                         ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                                                                         ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                                                                                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                                                                                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; DONT_CARE            ; Untyped                                                                                                                                                                                                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                         ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                                                                         ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                                                                         ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                                                                                                                                  ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                                                                         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                                                                         ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                                                                         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                                                                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                         ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                                                                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                                                                                         ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                                                                                         ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                                                                                                                                         ;
; CBXI_PARAMETER                     ; altsyncram_ac71      ; Untyped                                                                                                                                                                                                         ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: step_CPU:cpu|step_CPU_cpu:cpu|step_CPU_cpu_nios2_oci:the_step_CPU_cpu_nios2_oci|step_CPU_cpu_debug_slave_wrapper:the_step_CPU_cpu_debug_slave_wrapper|step_CPU_cpu_debug_slave_tck:the_step_CPU_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: step_CPU:cpu|step_CPU_cpu:cpu|step_CPU_cpu_nios2_oci:the_step_CPU_cpu_nios2_oci|step_CPU_cpu_debug_slave_wrapper:the_step_CPU_cpu_debug_slave_wrapper|step_CPU_cpu_debug_slave_tck:the_step_CPU_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: step_CPU:cpu|step_CPU_cpu:cpu|step_CPU_cpu_nios2_oci:the_step_CPU_cpu_nios2_oci|step_CPU_cpu_debug_slave_wrapper:the_step_CPU_cpu_debug_slave_wrapper|step_CPU_cpu_debug_slave_sysclk:the_step_CPU_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: step_CPU:cpu|step_CPU_cpu:cpu|step_CPU_cpu_nios2_oci:the_step_CPU_cpu_nios2_oci|step_CPU_cpu_debug_slave_wrapper:the_step_CPU_cpu_debug_slave_wrapper|step_CPU_cpu_debug_slave_sysclk:the_step_CPU_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: step_CPU:cpu|step_CPU_cpu:cpu|step_CPU_cpu_nios2_oci:the_step_CPU_cpu_nios2_oci|step_CPU_cpu_debug_slave_wrapper:the_step_CPU_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:step_CPU_cpu_debug_slave_phy ;
+-------------------------+------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value                  ; Type                                                                                                                                                                                                ;
+-------------------------+------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sld_mfg_id              ; 70                     ; Signed Integer                                                                                                                                                                                      ;
; sld_type_id             ; 34                     ; Signed Integer                                                                                                                                                                                      ;
; sld_version             ; 3                      ; Signed Integer                                                                                                                                                                                      ;
; sld_instance_index      ; 0                      ; Signed Integer                                                                                                                                                                                      ;
; sld_auto_instance_index ; YES                    ; String                                                                                                                                                                                              ;
; sld_ir_width            ; 2                      ; Signed Integer                                                                                                                                                                                      ;
; sld_sim_n_scan          ; 0                      ; Signed Integer                                                                                                                                                                                      ;
; sld_sim_action          ;                        ; String                                                                                                                                                                                              ;
; sld_sim_total_length    ; 0                      ; Signed Integer                                                                                                                                                                                      ;
; lpm_type                ; sld_virtual_jtag_basic ; String                                                                                                                                                                                              ;
; lpm_hint                ; UNUSED                 ; String                                                                                                                                                                                              ;
+-------------------------+------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: step_DEBUG:debug|step_DEBUG_scfifo_w:the_step_DEBUG_scfifo_w|scfifo:wfifo ;
+-------------------------+--------------+-------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                          ;
+-------------------------+--------------+-------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                    ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                  ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                  ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                ;
; lpm_width               ; 8            ; Signed Integer                                                                ;
; LPM_NUMWORDS            ; 64           ; Signed Integer                                                                ;
; LPM_WIDTHU              ; 6            ; Signed Integer                                                                ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                                       ;
; UNDERFLOW_CHECKING      ; OFF          ; Untyped                                                                       ;
; OVERFLOW_CHECKING       ; OFF          ; Untyped                                                                       ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF          ; Untyped                                                                       ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                       ;
; ALMOST_FULL_VALUE       ; 0            ; Untyped                                                                       ;
; ALMOST_EMPTY_VALUE      ; 0            ; Untyped                                                                       ;
; ENABLE_ECC              ; FALSE        ; Untyped                                                                       ;
; USE_EAB                 ; ON           ; Untyped                                                                       ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                       ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                       ;
; OPTIMIZE_FOR_SPEED      ; 5            ; Untyped                                                                       ;
; CBXI_PARAMETER          ; scfifo_jr21  ; Untyped                                                                       ;
+-------------------------+--------------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: step_DEBUG:debug|step_DEBUG_scfifo_r:the_step_DEBUG_scfifo_r|scfifo:rfifo ;
+-------------------------+--------------+-------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                          ;
+-------------------------+--------------+-------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                    ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                  ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                  ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                ;
; lpm_width               ; 8            ; Signed Integer                                                                ;
; LPM_NUMWORDS            ; 64           ; Signed Integer                                                                ;
; LPM_WIDTHU              ; 6            ; Signed Integer                                                                ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                                       ;
; UNDERFLOW_CHECKING      ; OFF          ; Untyped                                                                       ;
; OVERFLOW_CHECKING       ; OFF          ; Untyped                                                                       ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF          ; Untyped                                                                       ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                       ;
; ALMOST_FULL_VALUE       ; 0            ; Untyped                                                                       ;
; ALMOST_EMPTY_VALUE      ; 0            ; Untyped                                                                       ;
; ENABLE_ECC              ; FALSE        ; Untyped                                                                       ;
; USE_EAB                 ; ON           ; Untyped                                                                       ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                       ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                       ;
; OPTIMIZE_FOR_SPEED      ; 5            ; Untyped                                                                       ;
; CBXI_PARAMETER          ; scfifo_jr21  ; Untyped                                                                       ;
+-------------------------+--------------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------+
; Parameter Settings for User Entity Instance: step_RAM:ram ;
+----------------+--------------+---------------------------+
; Parameter Name ; Value        ; Type                      ;
+----------------+--------------+---------------------------+
; INIT_FILE      ; step_RAM.hex ; String                    ;
+----------------+--------------+---------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: step_RAM:ram|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+-------------------------+
; Parameter Name                     ; Value                ; Type                    ;
+------------------------------------+----------------------+-------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                 ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                 ;
; WIDTH_A                            ; 32                   ; Signed Integer          ;
; WIDTHAD_A                          ; 16                   ; Signed Integer          ;
; NUMWORDS_A                         ; 51200                ; Signed Integer          ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                 ;
; WIDTH_B                            ; 1                    ; Untyped                 ;
; WIDTHAD_B                          ; 1                    ; Untyped                 ;
; NUMWORDS_B                         ; 1                    ; Untyped                 ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                 ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                 ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                 ;
; WIDTH_BYTEENA_A                    ; 4                    ; Signed Integer          ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                 ;
; BYTE_SIZE                          ; 8                    ; Signed Integer          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; DONT_CARE            ; Untyped                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                 ;
; INIT_FILE                          ; step_RAM.hex         ; Untyped                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                 ;
; MAXIMUM_DEPTH                      ; 51200                ; Signed Integer          ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                 ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                 ;
; CBXI_PARAMETER                     ; altsyncram_gmf1      ; Untyped                 ;
+------------------------------------+----------------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: step_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator ;
+-----------------------------+-------+------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                       ;
+-----------------------------+-------+------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 20    ; Signed Integer                                                                                             ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                             ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                             ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                             ;
; UAV_ADDRESS_W               ; 20    ; Signed Integer                                                                                             ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                             ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                             ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                             ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                             ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                             ;
; USE_READ                    ; 1     ; Signed Integer                                                                                             ;
; USE_READDATAVALID           ; 0     ; Signed Integer                                                                                             ;
; USE_WRITE                   ; 1     ; Signed Integer                                                                                             ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                             ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                             ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                             ;
; AV_REGISTERINCOMINGSIGNALS  ; 1     ; Signed Integer                                                                                             ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                             ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                             ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                             ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                             ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                             ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                                                             ;
+-----------------------------+-------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: step_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_instruction_master_translator ;
+-----------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                              ;
+-----------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 20    ; Signed Integer                                                                                                    ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                    ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                    ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                    ;
; UAV_ADDRESS_W               ; 20    ; Signed Integer                                                                                                    ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                    ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                    ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                    ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                    ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                    ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                    ;
; USE_READDATAVALID           ; 0     ; Signed Integer                                                                                                    ;
; USE_WRITE                   ; 0     ; Signed Integer                                                                                                    ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                    ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                    ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                    ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                    ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                    ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                    ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                    ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                    ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                    ;
; AV_LINEWRAPBURSTS           ; 1     ; Signed Integer                                                                                                    ;
+-----------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: step_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:debug_avalon_jtag_slave_translator ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                           ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 1     ; Signed Integer                                                                                                 ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                 ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                 ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                 ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                 ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                 ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                 ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                 ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                 ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                 ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                 ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                 ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                 ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                 ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                 ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                 ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                 ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                 ;
; UAV_ADDRESS_W                  ; 20    ; Signed Integer                                                                                                 ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                 ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                 ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                 ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                 ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                 ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                 ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                 ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: step_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_debug_mem_slave_translator ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                       ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 9     ; Signed Integer                                                                                             ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                             ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                             ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                             ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                             ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                             ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                             ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                             ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                             ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                             ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                             ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                             ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                             ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                             ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                             ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                             ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                             ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                             ;
; UAV_ADDRESS_W                  ; 20    ; Signed Integer                                                                                             ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                             ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                             ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                             ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                             ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                             ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                             ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                             ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: step_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:out4_s1_translator ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                           ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                 ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                 ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                 ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                 ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                 ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                 ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                 ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                 ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                 ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                 ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                 ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                 ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                 ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                 ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                 ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                 ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                 ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                 ;
; UAV_ADDRESS_W                  ; 20    ; Signed Integer                                                                                 ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                 ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                 ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                 ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                 ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                 ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                 ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                 ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: step_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:out3_s1_translator ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                           ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                 ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                 ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                 ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                 ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                 ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                 ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                 ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                 ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                 ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                 ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                 ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                 ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                 ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                 ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                 ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                 ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                 ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                 ;
; UAV_ADDRESS_W                  ; 20    ; Signed Integer                                                                                 ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                 ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                 ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                 ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                 ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                 ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                 ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                 ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: step_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:out2_s1_translator ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                           ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                 ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                 ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                 ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                 ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                 ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                 ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                 ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                 ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                 ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                 ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                 ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                 ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                 ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                 ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                 ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                 ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                 ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                 ;
; UAV_ADDRESS_W                  ; 20    ; Signed Integer                                                                                 ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                 ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                 ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                 ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                 ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                 ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                 ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                 ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: step_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:out1_s1_translator ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                           ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                 ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                 ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                 ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                 ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                 ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                 ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                 ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                 ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                 ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                 ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                 ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                 ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                 ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                 ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                 ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                 ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                 ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                 ;
; UAV_ADDRESS_W                  ; 20    ; Signed Integer                                                                                 ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                 ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                 ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                 ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                 ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                 ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                 ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                 ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: step_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ram_s1_translator ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                          ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 16    ; Signed Integer                                                                                ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                ;
; AV_READLATENCY                 ; 1     ; Signed Integer                                                                                ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                                ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                ;
; UAV_ADDRESS_W                  ; 20    ; Signed Integer                                                                                ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: step_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_data_master_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                               ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 76    ; Signed Integer                                                                                     ;
; PKT_QOS_L                 ; 76    ; Signed Integer                                                                                     ;
; PKT_DATA_SIDEBAND_H       ; 74    ; Signed Integer                                                                                     ;
; PKT_DATA_SIDEBAND_L       ; 74    ; Signed Integer                                                                                     ;
; PKT_ADDR_SIDEBAND_H       ; 73    ; Signed Integer                                                                                     ;
; PKT_ADDR_SIDEBAND_L       ; 73    ; Signed Integer                                                                                     ;
; PKT_CACHE_H               ; 90    ; Signed Integer                                                                                     ;
; PKT_CACHE_L               ; 87    ; Signed Integer                                                                                     ;
; PKT_THREAD_ID_H           ; 83    ; Signed Integer                                                                                     ;
; PKT_THREAD_ID_L           ; 83    ; Signed Integer                                                                                     ;
; PKT_BEGIN_BURST           ; 75    ; Signed Integer                                                                                     ;
; PKT_PROTECTION_H          ; 86    ; Signed Integer                                                                                     ;
; PKT_PROTECTION_L          ; 84    ; Signed Integer                                                                                     ;
; PKT_BURSTWRAP_H           ; 67    ; Signed Integer                                                                                     ;
; PKT_BURSTWRAP_L           ; 65    ; Signed Integer                                                                                     ;
; PKT_BYTE_CNT_H            ; 64    ; Signed Integer                                                                                     ;
; PKT_BYTE_CNT_L            ; 62    ; Signed Integer                                                                                     ;
; PKT_ADDR_H                ; 55    ; Signed Integer                                                                                     ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                     ;
; PKT_BURST_SIZE_H          ; 70    ; Signed Integer                                                                                     ;
; PKT_BURST_SIZE_L          ; 68    ; Signed Integer                                                                                     ;
; PKT_BURST_TYPE_H          ; 72    ; Signed Integer                                                                                     ;
; PKT_BURST_TYPE_L          ; 71    ; Signed Integer                                                                                     ;
; PKT_TRANS_EXCLUSIVE       ; 61    ; Signed Integer                                                                                     ;
; PKT_TRANS_LOCK            ; 60    ; Signed Integer                                                                                     ;
; PKT_TRANS_COMPRESSED_READ ; 56    ; Signed Integer                                                                                     ;
; PKT_TRANS_POSTED          ; 57    ; Signed Integer                                                                                     ;
; PKT_TRANS_WRITE           ; 58    ; Signed Integer                                                                                     ;
; PKT_TRANS_READ            ; 59    ; Signed Integer                                                                                     ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                     ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                     ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                     ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                     ;
; PKT_SRC_ID_H              ; 79    ; Signed Integer                                                                                     ;
; PKT_SRC_ID_L              ; 77    ; Signed Integer                                                                                     ;
; PKT_DEST_ID_H             ; 82    ; Signed Integer                                                                                     ;
; PKT_DEST_ID_L             ; 80    ; Signed Integer                                                                                     ;
; PKT_RESPONSE_STATUS_L     ; 91    ; Signed Integer                                                                                     ;
; PKT_RESPONSE_STATUS_H     ; 92    ; Signed Integer                                                                                     ;
; PKT_ORI_BURST_SIZE_L      ; 93    ; Signed Integer                                                                                     ;
; PKT_ORI_BURST_SIZE_H      ; 95    ; Signed Integer                                                                                     ;
; ST_DATA_W                 ; 96    ; Signed Integer                                                                                     ;
; ST_CHANNEL_W              ; 7     ; Signed Integer                                                                                     ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                     ;
; ID                        ; 0     ; Signed Integer                                                                                     ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                     ;
; BURSTWRAP_VALUE           ; 7     ; Signed Integer                                                                                     ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                     ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                     ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                     ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                     ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                     ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                     ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                     ;
; PKT_ADDR_W                ; 20    ; Signed Integer                                                                                     ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                     ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                     ;
; PKT_SRC_ID_W              ; 3     ; Signed Integer                                                                                     ;
; PKT_DEST_ID_W             ; 3     ; Signed Integer                                                                                     ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                     ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: step_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_instruction_master_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                      ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 76    ; Signed Integer                                                                                            ;
; PKT_QOS_L                 ; 76    ; Signed Integer                                                                                            ;
; PKT_DATA_SIDEBAND_H       ; 74    ; Signed Integer                                                                                            ;
; PKT_DATA_SIDEBAND_L       ; 74    ; Signed Integer                                                                                            ;
; PKT_ADDR_SIDEBAND_H       ; 73    ; Signed Integer                                                                                            ;
; PKT_ADDR_SIDEBAND_L       ; 73    ; Signed Integer                                                                                            ;
; PKT_CACHE_H               ; 90    ; Signed Integer                                                                                            ;
; PKT_CACHE_L               ; 87    ; Signed Integer                                                                                            ;
; PKT_THREAD_ID_H           ; 83    ; Signed Integer                                                                                            ;
; PKT_THREAD_ID_L           ; 83    ; Signed Integer                                                                                            ;
; PKT_BEGIN_BURST           ; 75    ; Signed Integer                                                                                            ;
; PKT_PROTECTION_H          ; 86    ; Signed Integer                                                                                            ;
; PKT_PROTECTION_L          ; 84    ; Signed Integer                                                                                            ;
; PKT_BURSTWRAP_H           ; 67    ; Signed Integer                                                                                            ;
; PKT_BURSTWRAP_L           ; 65    ; Signed Integer                                                                                            ;
; PKT_BYTE_CNT_H            ; 64    ; Signed Integer                                                                                            ;
; PKT_BYTE_CNT_L            ; 62    ; Signed Integer                                                                                            ;
; PKT_ADDR_H                ; 55    ; Signed Integer                                                                                            ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                            ;
; PKT_BURST_SIZE_H          ; 70    ; Signed Integer                                                                                            ;
; PKT_BURST_SIZE_L          ; 68    ; Signed Integer                                                                                            ;
; PKT_BURST_TYPE_H          ; 72    ; Signed Integer                                                                                            ;
; PKT_BURST_TYPE_L          ; 71    ; Signed Integer                                                                                            ;
; PKT_TRANS_EXCLUSIVE       ; 61    ; Signed Integer                                                                                            ;
; PKT_TRANS_LOCK            ; 60    ; Signed Integer                                                                                            ;
; PKT_TRANS_COMPRESSED_READ ; 56    ; Signed Integer                                                                                            ;
; PKT_TRANS_POSTED          ; 57    ; Signed Integer                                                                                            ;
; PKT_TRANS_WRITE           ; 58    ; Signed Integer                                                                                            ;
; PKT_TRANS_READ            ; 59    ; Signed Integer                                                                                            ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                            ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                            ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                            ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                            ;
; PKT_SRC_ID_H              ; 79    ; Signed Integer                                                                                            ;
; PKT_SRC_ID_L              ; 77    ; Signed Integer                                                                                            ;
; PKT_DEST_ID_H             ; 82    ; Signed Integer                                                                                            ;
; PKT_DEST_ID_L             ; 80    ; Signed Integer                                                                                            ;
; PKT_RESPONSE_STATUS_L     ; 91    ; Signed Integer                                                                                            ;
; PKT_RESPONSE_STATUS_H     ; 92    ; Signed Integer                                                                                            ;
; PKT_ORI_BURST_SIZE_L      ; 93    ; Signed Integer                                                                                            ;
; PKT_ORI_BURST_SIZE_H      ; 95    ; Signed Integer                                                                                            ;
; ST_DATA_W                 ; 96    ; Signed Integer                                                                                            ;
; ST_CHANNEL_W              ; 7     ; Signed Integer                                                                                            ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                            ;
; ID                        ; 1     ; Signed Integer                                                                                            ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                            ;
; BURSTWRAP_VALUE           ; 3     ; Signed Integer                                                                                            ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                            ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                            ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                            ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                            ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                            ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                            ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                            ;
; PKT_ADDR_W                ; 20    ; Signed Integer                                                                                            ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                            ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                            ;
; PKT_SRC_ID_W              ; 3     ; Signed Integer                                                                                            ;
; PKT_DEST_ID_W             ; 3     ; Signed Integer                                                                                            ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                            ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: step_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:debug_avalon_jtag_slave_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                      ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 75    ; Signed Integer                                                                                            ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                            ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                            ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                            ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                            ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                            ;
; PKT_ADDR_H                ; 55    ; Signed Integer                                                                                            ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                            ;
; PKT_TRANS_LOCK            ; 60    ; Signed Integer                                                                                            ;
; PKT_TRANS_COMPRESSED_READ ; 56    ; Signed Integer                                                                                            ;
; PKT_TRANS_POSTED          ; 57    ; Signed Integer                                                                                            ;
; PKT_TRANS_WRITE           ; 58    ; Signed Integer                                                                                            ;
; PKT_TRANS_READ            ; 59    ; Signed Integer                                                                                            ;
; PKT_SRC_ID_H              ; 79    ; Signed Integer                                                                                            ;
; PKT_SRC_ID_L              ; 77    ; Signed Integer                                                                                            ;
; PKT_DEST_ID_H             ; 82    ; Signed Integer                                                                                            ;
; PKT_DEST_ID_L             ; 80    ; Signed Integer                                                                                            ;
; PKT_BURSTWRAP_H           ; 67    ; Signed Integer                                                                                            ;
; PKT_BURSTWRAP_L           ; 65    ; Signed Integer                                                                                            ;
; PKT_BYTE_CNT_H            ; 64    ; Signed Integer                                                                                            ;
; PKT_BYTE_CNT_L            ; 62    ; Signed Integer                                                                                            ;
; PKT_PROTECTION_H          ; 86    ; Signed Integer                                                                                            ;
; PKT_PROTECTION_L          ; 84    ; Signed Integer                                                                                            ;
; PKT_RESPONSE_STATUS_H     ; 92    ; Signed Integer                                                                                            ;
; PKT_RESPONSE_STATUS_L     ; 91    ; Signed Integer                                                                                            ;
; PKT_BURST_SIZE_H          ; 70    ; Signed Integer                                                                                            ;
; PKT_BURST_SIZE_L          ; 68    ; Signed Integer                                                                                            ;
; PKT_ORI_BURST_SIZE_L      ; 93    ; Signed Integer                                                                                            ;
; PKT_ORI_BURST_SIZE_H      ; 95    ; Signed Integer                                                                                            ;
; ST_DATA_W                 ; 96    ; Signed Integer                                                                                            ;
; ST_CHANNEL_W              ; 7     ; Signed Integer                                                                                            ;
; ADDR_W                    ; 20    ; Signed Integer                                                                                            ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                            ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                            ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                            ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                            ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                            ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                            ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                            ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                            ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                            ;
; FIFO_DATA_W               ; 97    ; Signed Integer                                                                                            ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                            ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: step_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:debug_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 20    ; Signed Integer                                                                                                                                                     ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                     ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                     ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                     ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: step_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:debug_avalon_jtag_slave_agent_rsp_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                 ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                       ;
; BITS_PER_SYMBOL     ; 97    ; Signed Integer                                                                                                       ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                       ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                       ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                       ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                       ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                       ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                       ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                       ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                       ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                       ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                       ;
; DATA_WIDTH          ; 97    ; Signed Integer                                                                                                       ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                       ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: step_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_debug_mem_slave_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                  ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 75    ; Signed Integer                                                                                        ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                        ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                        ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                        ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                        ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                        ;
; PKT_ADDR_H                ; 55    ; Signed Integer                                                                                        ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                        ;
; PKT_TRANS_LOCK            ; 60    ; Signed Integer                                                                                        ;
; PKT_TRANS_COMPRESSED_READ ; 56    ; Signed Integer                                                                                        ;
; PKT_TRANS_POSTED          ; 57    ; Signed Integer                                                                                        ;
; PKT_TRANS_WRITE           ; 58    ; Signed Integer                                                                                        ;
; PKT_TRANS_READ            ; 59    ; Signed Integer                                                                                        ;
; PKT_SRC_ID_H              ; 79    ; Signed Integer                                                                                        ;
; PKT_SRC_ID_L              ; 77    ; Signed Integer                                                                                        ;
; PKT_DEST_ID_H             ; 82    ; Signed Integer                                                                                        ;
; PKT_DEST_ID_L             ; 80    ; Signed Integer                                                                                        ;
; PKT_BURSTWRAP_H           ; 67    ; Signed Integer                                                                                        ;
; PKT_BURSTWRAP_L           ; 65    ; Signed Integer                                                                                        ;
; PKT_BYTE_CNT_H            ; 64    ; Signed Integer                                                                                        ;
; PKT_BYTE_CNT_L            ; 62    ; Signed Integer                                                                                        ;
; PKT_PROTECTION_H          ; 86    ; Signed Integer                                                                                        ;
; PKT_PROTECTION_L          ; 84    ; Signed Integer                                                                                        ;
; PKT_RESPONSE_STATUS_H     ; 92    ; Signed Integer                                                                                        ;
; PKT_RESPONSE_STATUS_L     ; 91    ; Signed Integer                                                                                        ;
; PKT_BURST_SIZE_H          ; 70    ; Signed Integer                                                                                        ;
; PKT_BURST_SIZE_L          ; 68    ; Signed Integer                                                                                        ;
; PKT_ORI_BURST_SIZE_L      ; 93    ; Signed Integer                                                                                        ;
; PKT_ORI_BURST_SIZE_H      ; 95    ; Signed Integer                                                                                        ;
; ST_DATA_W                 ; 96    ; Signed Integer                                                                                        ;
; ST_CHANNEL_W              ; 7     ; Signed Integer                                                                                        ;
; ADDR_W                    ; 20    ; Signed Integer                                                                                        ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                        ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                        ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                        ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                        ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                        ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                        ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                        ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                        ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                        ;
; FIFO_DATA_W               ; 97    ; Signed Integer                                                                                        ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                        ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: step_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 20    ; Signed Integer                                                                                                                                                 ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                 ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                 ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                 ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: step_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                             ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                   ;
; BITS_PER_SYMBOL     ; 97    ; Signed Integer                                                                                                   ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                   ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                   ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                   ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                   ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                   ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                   ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                   ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                   ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                   ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                   ;
; DATA_WIDTH          ; 97    ; Signed Integer                                                                                                   ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                   ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: step_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:out4_s1_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                      ;
+---------------------------+-------+-------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 75    ; Signed Integer                                                                            ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                            ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                            ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                            ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                            ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                            ;
; PKT_ADDR_H                ; 55    ; Signed Integer                                                                            ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                            ;
; PKT_TRANS_LOCK            ; 60    ; Signed Integer                                                                            ;
; PKT_TRANS_COMPRESSED_READ ; 56    ; Signed Integer                                                                            ;
; PKT_TRANS_POSTED          ; 57    ; Signed Integer                                                                            ;
; PKT_TRANS_WRITE           ; 58    ; Signed Integer                                                                            ;
; PKT_TRANS_READ            ; 59    ; Signed Integer                                                                            ;
; PKT_SRC_ID_H              ; 79    ; Signed Integer                                                                            ;
; PKT_SRC_ID_L              ; 77    ; Signed Integer                                                                            ;
; PKT_DEST_ID_H             ; 82    ; Signed Integer                                                                            ;
; PKT_DEST_ID_L             ; 80    ; Signed Integer                                                                            ;
; PKT_BURSTWRAP_H           ; 67    ; Signed Integer                                                                            ;
; PKT_BURSTWRAP_L           ; 65    ; Signed Integer                                                                            ;
; PKT_BYTE_CNT_H            ; 64    ; Signed Integer                                                                            ;
; PKT_BYTE_CNT_L            ; 62    ; Signed Integer                                                                            ;
; PKT_PROTECTION_H          ; 86    ; Signed Integer                                                                            ;
; PKT_PROTECTION_L          ; 84    ; Signed Integer                                                                            ;
; PKT_RESPONSE_STATUS_H     ; 92    ; Signed Integer                                                                            ;
; PKT_RESPONSE_STATUS_L     ; 91    ; Signed Integer                                                                            ;
; PKT_BURST_SIZE_H          ; 70    ; Signed Integer                                                                            ;
; PKT_BURST_SIZE_L          ; 68    ; Signed Integer                                                                            ;
; PKT_ORI_BURST_SIZE_L      ; 93    ; Signed Integer                                                                            ;
; PKT_ORI_BURST_SIZE_H      ; 95    ; Signed Integer                                                                            ;
; ST_DATA_W                 ; 96    ; Signed Integer                                                                            ;
; ST_CHANNEL_W              ; 7     ; Signed Integer                                                                            ;
; ADDR_W                    ; 20    ; Signed Integer                                                                            ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                            ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                            ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                            ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                            ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                            ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                            ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                            ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                            ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                            ;
; FIFO_DATA_W               ; 97    ; Signed Integer                                                                            ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                            ;
+---------------------------+-------+-------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: step_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:out4_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 20    ; Signed Integer                                                                                                                                     ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                     ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                     ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                     ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: step_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:out4_s1_agent_rsp_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                 ;
+---------------------+-------+------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                       ;
; BITS_PER_SYMBOL     ; 97    ; Signed Integer                                                                                       ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                       ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                       ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                       ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                       ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                       ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                       ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                       ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                       ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                       ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                       ;
; DATA_WIDTH          ; 97    ; Signed Integer                                                                                       ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                       ;
+---------------------+-------+------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: step_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:out3_s1_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                      ;
+---------------------------+-------+-------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 75    ; Signed Integer                                                                            ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                            ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                            ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                            ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                            ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                            ;
; PKT_ADDR_H                ; 55    ; Signed Integer                                                                            ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                            ;
; PKT_TRANS_LOCK            ; 60    ; Signed Integer                                                                            ;
; PKT_TRANS_COMPRESSED_READ ; 56    ; Signed Integer                                                                            ;
; PKT_TRANS_POSTED          ; 57    ; Signed Integer                                                                            ;
; PKT_TRANS_WRITE           ; 58    ; Signed Integer                                                                            ;
; PKT_TRANS_READ            ; 59    ; Signed Integer                                                                            ;
; PKT_SRC_ID_H              ; 79    ; Signed Integer                                                                            ;
; PKT_SRC_ID_L              ; 77    ; Signed Integer                                                                            ;
; PKT_DEST_ID_H             ; 82    ; Signed Integer                                                                            ;
; PKT_DEST_ID_L             ; 80    ; Signed Integer                                                                            ;
; PKT_BURSTWRAP_H           ; 67    ; Signed Integer                                                                            ;
; PKT_BURSTWRAP_L           ; 65    ; Signed Integer                                                                            ;
; PKT_BYTE_CNT_H            ; 64    ; Signed Integer                                                                            ;
; PKT_BYTE_CNT_L            ; 62    ; Signed Integer                                                                            ;
; PKT_PROTECTION_H          ; 86    ; Signed Integer                                                                            ;
; PKT_PROTECTION_L          ; 84    ; Signed Integer                                                                            ;
; PKT_RESPONSE_STATUS_H     ; 92    ; Signed Integer                                                                            ;
; PKT_RESPONSE_STATUS_L     ; 91    ; Signed Integer                                                                            ;
; PKT_BURST_SIZE_H          ; 70    ; Signed Integer                                                                            ;
; PKT_BURST_SIZE_L          ; 68    ; Signed Integer                                                                            ;
; PKT_ORI_BURST_SIZE_L      ; 93    ; Signed Integer                                                                            ;
; PKT_ORI_BURST_SIZE_H      ; 95    ; Signed Integer                                                                            ;
; ST_DATA_W                 ; 96    ; Signed Integer                                                                            ;
; ST_CHANNEL_W              ; 7     ; Signed Integer                                                                            ;
; ADDR_W                    ; 20    ; Signed Integer                                                                            ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                            ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                            ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                            ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                            ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                            ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                            ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                            ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                            ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                            ;
; FIFO_DATA_W               ; 97    ; Signed Integer                                                                            ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                            ;
+---------------------------+-------+-------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: step_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:out3_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 20    ; Signed Integer                                                                                                                                     ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                     ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                     ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                     ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: step_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:out3_s1_agent_rsp_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                 ;
+---------------------+-------+------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                       ;
; BITS_PER_SYMBOL     ; 97    ; Signed Integer                                                                                       ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                       ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                       ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                       ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                       ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                       ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                       ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                       ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                       ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                       ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                       ;
; DATA_WIDTH          ; 97    ; Signed Integer                                                                                       ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                       ;
+---------------------+-------+------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: step_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:out2_s1_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                      ;
+---------------------------+-------+-------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 75    ; Signed Integer                                                                            ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                            ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                            ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                            ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                            ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                            ;
; PKT_ADDR_H                ; 55    ; Signed Integer                                                                            ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                            ;
; PKT_TRANS_LOCK            ; 60    ; Signed Integer                                                                            ;
; PKT_TRANS_COMPRESSED_READ ; 56    ; Signed Integer                                                                            ;
; PKT_TRANS_POSTED          ; 57    ; Signed Integer                                                                            ;
; PKT_TRANS_WRITE           ; 58    ; Signed Integer                                                                            ;
; PKT_TRANS_READ            ; 59    ; Signed Integer                                                                            ;
; PKT_SRC_ID_H              ; 79    ; Signed Integer                                                                            ;
; PKT_SRC_ID_L              ; 77    ; Signed Integer                                                                            ;
; PKT_DEST_ID_H             ; 82    ; Signed Integer                                                                            ;
; PKT_DEST_ID_L             ; 80    ; Signed Integer                                                                            ;
; PKT_BURSTWRAP_H           ; 67    ; Signed Integer                                                                            ;
; PKT_BURSTWRAP_L           ; 65    ; Signed Integer                                                                            ;
; PKT_BYTE_CNT_H            ; 64    ; Signed Integer                                                                            ;
; PKT_BYTE_CNT_L            ; 62    ; Signed Integer                                                                            ;
; PKT_PROTECTION_H          ; 86    ; Signed Integer                                                                            ;
; PKT_PROTECTION_L          ; 84    ; Signed Integer                                                                            ;
; PKT_RESPONSE_STATUS_H     ; 92    ; Signed Integer                                                                            ;
; PKT_RESPONSE_STATUS_L     ; 91    ; Signed Integer                                                                            ;
; PKT_BURST_SIZE_H          ; 70    ; Signed Integer                                                                            ;
; PKT_BURST_SIZE_L          ; 68    ; Signed Integer                                                                            ;
; PKT_ORI_BURST_SIZE_L      ; 93    ; Signed Integer                                                                            ;
; PKT_ORI_BURST_SIZE_H      ; 95    ; Signed Integer                                                                            ;
; ST_DATA_W                 ; 96    ; Signed Integer                                                                            ;
; ST_CHANNEL_W              ; 7     ; Signed Integer                                                                            ;
; ADDR_W                    ; 20    ; Signed Integer                                                                            ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                            ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                            ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                            ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                            ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                            ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                            ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                            ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                            ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                            ;
; FIFO_DATA_W               ; 97    ; Signed Integer                                                                            ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                            ;
+---------------------------+-------+-------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: step_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:out2_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 20    ; Signed Integer                                                                                                                                     ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                     ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                     ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                     ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: step_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:out2_s1_agent_rsp_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                 ;
+---------------------+-------+------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                       ;
; BITS_PER_SYMBOL     ; 97    ; Signed Integer                                                                                       ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                       ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                       ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                       ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                       ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                       ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                       ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                       ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                       ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                       ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                       ;
; DATA_WIDTH          ; 97    ; Signed Integer                                                                                       ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                       ;
+---------------------+-------+------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: step_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:out1_s1_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                      ;
+---------------------------+-------+-------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 75    ; Signed Integer                                                                            ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                            ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                            ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                            ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                            ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                            ;
; PKT_ADDR_H                ; 55    ; Signed Integer                                                                            ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                            ;
; PKT_TRANS_LOCK            ; 60    ; Signed Integer                                                                            ;
; PKT_TRANS_COMPRESSED_READ ; 56    ; Signed Integer                                                                            ;
; PKT_TRANS_POSTED          ; 57    ; Signed Integer                                                                            ;
; PKT_TRANS_WRITE           ; 58    ; Signed Integer                                                                            ;
; PKT_TRANS_READ            ; 59    ; Signed Integer                                                                            ;
; PKT_SRC_ID_H              ; 79    ; Signed Integer                                                                            ;
; PKT_SRC_ID_L              ; 77    ; Signed Integer                                                                            ;
; PKT_DEST_ID_H             ; 82    ; Signed Integer                                                                            ;
; PKT_DEST_ID_L             ; 80    ; Signed Integer                                                                            ;
; PKT_BURSTWRAP_H           ; 67    ; Signed Integer                                                                            ;
; PKT_BURSTWRAP_L           ; 65    ; Signed Integer                                                                            ;
; PKT_BYTE_CNT_H            ; 64    ; Signed Integer                                                                            ;
; PKT_BYTE_CNT_L            ; 62    ; Signed Integer                                                                            ;
; PKT_PROTECTION_H          ; 86    ; Signed Integer                                                                            ;
; PKT_PROTECTION_L          ; 84    ; Signed Integer                                                                            ;
; PKT_RESPONSE_STATUS_H     ; 92    ; Signed Integer                                                                            ;
; PKT_RESPONSE_STATUS_L     ; 91    ; Signed Integer                                                                            ;
; PKT_BURST_SIZE_H          ; 70    ; Signed Integer                                                                            ;
; PKT_BURST_SIZE_L          ; 68    ; Signed Integer                                                                            ;
; PKT_ORI_BURST_SIZE_L      ; 93    ; Signed Integer                                                                            ;
; PKT_ORI_BURST_SIZE_H      ; 95    ; Signed Integer                                                                            ;
; ST_DATA_W                 ; 96    ; Signed Integer                                                                            ;
; ST_CHANNEL_W              ; 7     ; Signed Integer                                                                            ;
; ADDR_W                    ; 20    ; Signed Integer                                                                            ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                            ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                            ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                            ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                            ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                            ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                            ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                            ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                            ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                            ;
; FIFO_DATA_W               ; 97    ; Signed Integer                                                                            ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                            ;
+---------------------------+-------+-------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: step_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:out1_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 20    ; Signed Integer                                                                                                                                     ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                     ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                     ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                     ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: step_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:out1_s1_agent_rsp_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                 ;
+---------------------+-------+------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                       ;
; BITS_PER_SYMBOL     ; 97    ; Signed Integer                                                                                       ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                       ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                       ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                       ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                       ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                       ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                       ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                       ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                       ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                       ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                       ;
; DATA_WIDTH          ; 97    ; Signed Integer                                                                                       ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                       ;
+---------------------+-------+------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: step_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ram_s1_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                     ;
+---------------------------+-------+------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 75    ; Signed Integer                                                                           ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                           ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                           ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                           ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                           ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                           ;
; PKT_ADDR_H                ; 55    ; Signed Integer                                                                           ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                           ;
; PKT_TRANS_LOCK            ; 60    ; Signed Integer                                                                           ;
; PKT_TRANS_COMPRESSED_READ ; 56    ; Signed Integer                                                                           ;
; PKT_TRANS_POSTED          ; 57    ; Signed Integer                                                                           ;
; PKT_TRANS_WRITE           ; 58    ; Signed Integer                                                                           ;
; PKT_TRANS_READ            ; 59    ; Signed Integer                                                                           ;
; PKT_SRC_ID_H              ; 79    ; Signed Integer                                                                           ;
; PKT_SRC_ID_L              ; 77    ; Signed Integer                                                                           ;
; PKT_DEST_ID_H             ; 82    ; Signed Integer                                                                           ;
; PKT_DEST_ID_L             ; 80    ; Signed Integer                                                                           ;
; PKT_BURSTWRAP_H           ; 67    ; Signed Integer                                                                           ;
; PKT_BURSTWRAP_L           ; 65    ; Signed Integer                                                                           ;
; PKT_BYTE_CNT_H            ; 64    ; Signed Integer                                                                           ;
; PKT_BYTE_CNT_L            ; 62    ; Signed Integer                                                                           ;
; PKT_PROTECTION_H          ; 86    ; Signed Integer                                                                           ;
; PKT_PROTECTION_L          ; 84    ; Signed Integer                                                                           ;
; PKT_RESPONSE_STATUS_H     ; 92    ; Signed Integer                                                                           ;
; PKT_RESPONSE_STATUS_L     ; 91    ; Signed Integer                                                                           ;
; PKT_BURST_SIZE_H          ; 70    ; Signed Integer                                                                           ;
; PKT_BURST_SIZE_L          ; 68    ; Signed Integer                                                                           ;
; PKT_ORI_BURST_SIZE_L      ; 93    ; Signed Integer                                                                           ;
; PKT_ORI_BURST_SIZE_H      ; 95    ; Signed Integer                                                                           ;
; ST_DATA_W                 ; 96    ; Signed Integer                                                                           ;
; ST_CHANNEL_W              ; 7     ; Signed Integer                                                                           ;
; ADDR_W                    ; 20    ; Signed Integer                                                                           ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                           ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                           ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                           ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                           ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                           ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                           ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                           ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                           ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                           ;
; FIFO_DATA_W               ; 97    ; Signed Integer                                                                           ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                           ;
+---------------------------+-------+------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: step_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ram_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 20    ; Signed Integer                                                                                                                                    ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                    ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                    ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                    ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: step_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                      ;
; BITS_PER_SYMBOL     ; 97    ; Signed Integer                                                                                      ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                      ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                      ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                      ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                      ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                      ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                      ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                      ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                      ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                      ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                      ;
; DATA_WIDTH          ; 97    ; Signed Integer                                                                                      ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                      ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: step_mm_interconnect_0:mm_interconnect_0|step_mm_interconnect_0_router:router|step_mm_interconnect_0_router_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                          ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 6     ; Signed Integer                                                                                                                                                ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                ;
; DEFAULT_DESTID     ; 6     ; Signed Integer                                                                                                                                                ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: step_mm_interconnect_0:mm_interconnect_0|step_mm_interconnect_0_router:router_001|step_mm_interconnect_0_router_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                              ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 6     ; Signed Integer                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                    ;
; DEFAULT_DESTID     ; 6     ; Signed Integer                                                                                                                                                    ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: step_mm_interconnect_0:mm_interconnect_0|step_mm_interconnect_0_router_002:router_002|step_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                      ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                            ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                            ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: step_mm_interconnect_0:mm_interconnect_0|step_mm_interconnect_0_router_002:router_003|step_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                      ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                            ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                            ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: step_mm_interconnect_0:mm_interconnect_0|step_mm_interconnect_0_router_002:router_004|step_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                      ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                            ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                            ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: step_mm_interconnect_0:mm_interconnect_0|step_mm_interconnect_0_router_002:router_005|step_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                      ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                            ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                            ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: step_mm_interconnect_0:mm_interconnect_0|step_mm_interconnect_0_router_002:router_006|step_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                      ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                            ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                            ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: step_mm_interconnect_0:mm_interconnect_0|step_mm_interconnect_0_router_002:router_007|step_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                      ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                            ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                            ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: step_mm_interconnect_0:mm_interconnect_0|step_mm_interconnect_0_router_002:router_008|step_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                      ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                            ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                            ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: step_mm_interconnect_0:mm_interconnect_0|step_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                       ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                             ;
; SCHEME         ; round-robin ; String                                                                                                                     ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                             ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: step_mm_interconnect_0:mm_interconnect_0|step_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: step_mm_interconnect_0:mm_interconnect_0|step_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                           ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                 ;
; SCHEME         ; round-robin ; String                                                                                                                         ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                 ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: step_mm_interconnect_0:mm_interconnect_0|step_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: step_mm_interconnect_0:mm_interconnect_0|step_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                           ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                 ;
; SCHEME         ; round-robin ; String                                                                                                                         ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                 ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: step_mm_interconnect_0:mm_interconnect_0|step_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: step_mm_interconnect_0:mm_interconnect_0|step_mm_interconnect_0_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                           ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                 ;
; SCHEME         ; round-robin ; String                                                                                                                         ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                 ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: step_mm_interconnect_0:mm_interconnect_0|step_mm_interconnect_0_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: step_mm_interconnect_0:mm_interconnect_0|step_mm_interconnect_0_cmd_mux:cmd_mux_004|altera_merlin_arbitrator:arb ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                           ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                 ;
; SCHEME         ; round-robin ; String                                                                                                                         ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                 ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: step_mm_interconnect_0:mm_interconnect_0|step_mm_interconnect_0_cmd_mux:cmd_mux_004|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: step_mm_interconnect_0:mm_interconnect_0|step_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                           ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                 ;
; SCHEME         ; round-robin ; String                                                                                                                         ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                 ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: step_mm_interconnect_0:mm_interconnect_0|step_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: step_mm_interconnect_0:mm_interconnect_0|step_mm_interconnect_0_cmd_mux:cmd_mux_006|altera_merlin_arbitrator:arb ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                           ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                 ;
; SCHEME         ; round-robin ; String                                                                                                                         ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                 ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: step_mm_interconnect_0:mm_interconnect_0|step_mm_interconnect_0_cmd_mux:cmd_mux_006|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: step_mm_interconnect_0:mm_interconnect_0|step_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                            ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 7      ; Signed Integer                                                                                                                  ;
; SCHEME         ; no-arb ; String                                                                                                                          ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                  ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: step_mm_interconnect_0:mm_interconnect_0|step_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 14    ; Signed Integer                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: step_mm_interconnect_0:mm_interconnect_0|step_mm_interconnect_0_rsp_mux:rsp_mux_001|altera_merlin_arbitrator:arb ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 7      ; Signed Integer                                                                                                                      ;
; SCHEME         ; no-arb ; String                                                                                                                              ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                      ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: step_mm_interconnect_0:mm_interconnect_0|step_mm_interconnect_0_rsp_mux:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 14    ; Signed Integer                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: step_mm_interconnect_0:mm_interconnect_0|step_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                   ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                         ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                         ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                         ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                         ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                         ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                         ;
; inUseValid      ; 1     ; Signed Integer                                                                                                         ;
; inUseReady      ; 1     ; Signed Integer                                                                                                         ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                         ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                         ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                         ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                         ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                         ;
; outUseValid     ; 1     ; Signed Integer                                                                                                         ;
; outUseReady     ; 1     ; Signed Integer                                                                                                         ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                         ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: step_mm_interconnect_0:mm_interconnect_0|step_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001 ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                       ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                             ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                             ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                             ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                             ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                             ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                             ;
; inUseValid      ; 1     ; Signed Integer                                                                                                             ;
; inUseReady      ; 1     ; Signed Integer                                                                                                             ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                             ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                             ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                             ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                             ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                             ;
; outUseValid     ; 1     ; Signed Integer                                                                                                             ;
; outUseReady     ; 1     ; Signed Integer                                                                                                             ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                             ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: step_mm_interconnect_0:mm_interconnect_0|step_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002 ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                       ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                             ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                             ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                             ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                             ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                             ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                             ;
; inUseValid      ; 1     ; Signed Integer                                                                                                             ;
; inUseReady      ; 1     ; Signed Integer                                                                                                             ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                             ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                             ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                             ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                             ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                             ;
; outUseValid     ; 1     ; Signed Integer                                                                                                             ;
; outUseReady     ; 1     ; Signed Integer                                                                                                             ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                             ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: step_mm_interconnect_0:mm_interconnect_0|step_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003 ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                       ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                             ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                             ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                             ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                             ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                             ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                             ;
; inUseValid      ; 1     ; Signed Integer                                                                                                             ;
; inUseReady      ; 1     ; Signed Integer                                                                                                             ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                             ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                             ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                             ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                             ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                             ;
; outUseValid     ; 1     ; Signed Integer                                                                                                             ;
; outUseReady     ; 1     ; Signed Integer                                                                                                             ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                             ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: step_mm_interconnect_0:mm_interconnect_0|step_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004 ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                       ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                             ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                             ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                             ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                             ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                             ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                             ;
; inUseValid      ; 1     ; Signed Integer                                                                                                             ;
; inUseReady      ; 1     ; Signed Integer                                                                                                             ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                             ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                             ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                             ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                             ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                             ;
; outUseValid     ; 1     ; Signed Integer                                                                                                             ;
; outUseReady     ; 1     ; Signed Integer                                                                                                             ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                             ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: step_mm_interconnect_0:mm_interconnect_0|step_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_005 ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                       ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                             ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                             ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                             ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                             ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                             ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                             ;
; inUseValid      ; 1     ; Signed Integer                                                                                                             ;
; inUseReady      ; 1     ; Signed Integer                                                                                                             ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                             ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                             ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                             ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                             ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                             ;
; outUseValid     ; 1     ; Signed Integer                                                                                                             ;
; outUseReady     ; 1     ; Signed Integer                                                                                                             ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                             ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: step_mm_interconnect_0:mm_interconnect_0|step_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_006 ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                       ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                             ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                             ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                             ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                             ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                             ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                             ;
; inUseValid      ; 1     ; Signed Integer                                                                                                             ;
; inUseReady      ; 1     ; Signed Integer                                                                                                             ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                             ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                             ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                             ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                             ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                             ;
; outUseValid     ; 1     ; Signed Integer                                                                                                             ;
; outUseReady     ; 1     ; Signed Integer                                                                                                             ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                             ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller ;
+---------------------------+----------+----------------------------------------------+
; Parameter Name            ; Value    ; Type                                         ;
+---------------------------+----------+----------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                               ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                               ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                       ;
; SYNC_DEPTH                ; 2        ; Signed Integer                               ;
; RESET_REQUEST_PRESENT     ; 1        ; Signed Integer                               ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                               ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                               ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                               ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                               ;
+---------------------------+----------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                       ;
; DEPTH          ; 2     ; Signed Integer                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                            ;
; DEPTH          ; 2     ; Signed Integer                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                                                                                                                                           ;
+-------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                                                                                                                                          ;
+-------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 4                                                                                                                                                                                                                              ;
; Entity Instance                           ; step_CPU:cpu|step_CPU_cpu:cpu|step_CPU_cpu_register_bank_a_module:step_CPU_cpu_register_bank_a|altsyncram:the_altsyncram                                                                                                       ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                      ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                             ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                                                                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                   ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                                             ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                                                                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                      ;
; Entity Instance                           ; step_CPU:cpu|step_CPU_cpu:cpu|step_CPU_cpu_register_bank_b_module:step_CPU_cpu_register_bank_b|altsyncram:the_altsyncram                                                                                                       ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                      ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                             ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                                                                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                   ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                                             ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                                                                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                      ;
; Entity Instance                           ; step_CPU:cpu|step_CPU_cpu:cpu|step_CPU_cpu_nios2_oci:the_step_CPU_cpu_nios2_oci|step_CPU_cpu_nios2_ocimem:the_step_CPU_cpu_nios2_ocimem|step_CPU_cpu_ociram_sp_ram_module:step_CPU_cpu_ociram_sp_ram|altsyncram:the_altsyncram ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                                                                                                                    ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                             ;
;     -- NUMWORDS_A                         ; 256                                                                                                                                                                                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                   ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                              ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                      ;
; Entity Instance                           ; step_RAM:ram|altsyncram:the_altsyncram                                                                                                                                                                                         ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                                                                                                                    ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                             ;
;     -- NUMWORDS_A                         ; 51200                                                                                                                                                                                                                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                   ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                              ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                      ;
+-------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                                           ;
+----------------------------+---------------------------------------------------------------------------+
; Name                       ; Value                                                                     ;
+----------------------------+---------------------------------------------------------------------------+
; Number of entity instances ; 2                                                                         ;
; Entity Instance            ; step_DEBUG:debug|step_DEBUG_scfifo_w:the_step_DEBUG_scfifo_w|scfifo:wfifo ;
;     -- FIFO Type           ; Single Clock                                                              ;
;     -- lpm_width           ; 8                                                                         ;
;     -- LPM_NUMWORDS        ; 64                                                                        ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                       ;
;     -- USE_EAB             ; ON                                                                        ;
; Entity Instance            ; step_DEBUG:debug|step_DEBUG_scfifo_r:the_step_DEBUG_scfifo_r|scfifo:rfifo ;
;     -- FIFO Type           ; Single Clock                                                              ;
;     -- lpm_width           ; 8                                                                         ;
;     -- LPM_NUMWORDS        ; 64                                                                        ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                       ;
;     -- USE_EAB             ; ON                                                                        ;
+----------------------------+---------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                             ;
+----------+-------+----------+-------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                        ;
+----------+-------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------+
; Port Connectivity Checks: "altera_reset_controller:rst_controller" ;
+----------------+-------+----------+--------------------------------+
; Port           ; Type  ; Severity ; Details                        ;
+----------------+-------+----------+--------------------------------+
; reset_req_in0  ; Input ; Info     ; Stuck at GND                   ;
; reset_in1      ; Input ; Info     ; Stuck at GND                   ;
; reset_req_in1  ; Input ; Info     ; Stuck at GND                   ;
; reset_in2      ; Input ; Info     ; Stuck at GND                   ;
; reset_req_in2  ; Input ; Info     ; Stuck at GND                   ;
; reset_in3      ; Input ; Info     ; Stuck at GND                   ;
; reset_req_in3  ; Input ; Info     ; Stuck at GND                   ;
; reset_in4      ; Input ; Info     ; Stuck at GND                   ;
; reset_req_in4  ; Input ; Info     ; Stuck at GND                   ;
; reset_in5      ; Input ; Info     ; Stuck at GND                   ;
; reset_req_in5  ; Input ; Info     ; Stuck at GND                   ;
; reset_in6      ; Input ; Info     ; Stuck at GND                   ;
; reset_req_in6  ; Input ; Info     ; Stuck at GND                   ;
; reset_in7      ; Input ; Info     ; Stuck at GND                   ;
; reset_req_in7  ; Input ; Info     ; Stuck at GND                   ;
; reset_in8      ; Input ; Info     ; Stuck at GND                   ;
; reset_req_in8  ; Input ; Info     ; Stuck at GND                   ;
; reset_in9      ; Input ; Info     ; Stuck at GND                   ;
; reset_req_in9  ; Input ; Info     ; Stuck at GND                   ;
; reset_in10     ; Input ; Info     ; Stuck at GND                   ;
; reset_req_in10 ; Input ; Info     ; Stuck at GND                   ;
; reset_in11     ; Input ; Info     ; Stuck at GND                   ;
; reset_req_in11 ; Input ; Info     ; Stuck at GND                   ;
; reset_in12     ; Input ; Info     ; Stuck at GND                   ;
; reset_req_in12 ; Input ; Info     ; Stuck at GND                   ;
; reset_in13     ; Input ; Info     ; Stuck at GND                   ;
; reset_req_in13 ; Input ; Info     ; Stuck at GND                   ;
; reset_in14     ; Input ; Info     ; Stuck at GND                   ;
; reset_req_in14 ; Input ; Info     ; Stuck at GND                   ;
; reset_in15     ; Input ; Info     ; Stuck at GND                   ;
; reset_req_in15 ; Input ; Info     ; Stuck at GND                   ;
+----------------+-------+----------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "step_mm_interconnect_0:mm_interconnect_0|step_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                                 ;
+----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------+
; b[13..1] ; Input  ; Info     ; Stuck at GND                                                                                                                            ;
; b[0]     ; Input  ; Info     ; Stuck at VCC                                                                                                                            ;
; sum      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                     ;
+----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "step_mm_interconnect_0:mm_interconnect_0|step_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                   ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+
; b[3..2] ; Input ; Info     ; Stuck at GND                                                                                                                              ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "step_mm_interconnect_0:mm_interconnect_0|step_mm_interconnect_0_router_002:router_002|step_mm_interconnect_0_router_002_default_decode:the_default_decode" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                  ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                   ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                   ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                   ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "step_mm_interconnect_0:mm_interconnect_0|step_mm_interconnect_0_router:router|step_mm_interconnect_0_router_default_decode:the_default_decode" ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                          ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                           ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                           ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "step_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:ram_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                  ;
+-------------------+--------+----------+--------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                             ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                             ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                             ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                   ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                             ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                   ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                   ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                             ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                   ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                             ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                   ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                             ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                   ;
+-------------------+--------+----------+--------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "step_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:ram_s1_agent" ;
+-----------------------+-------+----------+------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                          ;
+-----------------------+-------+----------+------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                     ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                     ;
+-----------------------+-------+----------+------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "step_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:out1_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                   ;
+-------------------+--------+----------+---------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                              ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                              ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                              ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                    ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                              ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                    ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                    ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                              ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                    ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                              ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                    ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                              ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                    ;
+-------------------+--------+----------+---------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "step_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:out1_s1_agent" ;
+-----------------------+-------+----------+-------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                           ;
+-----------------------+-------+----------+-------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                      ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                      ;
+-----------------------+-------+----------+-------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "step_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:out2_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                   ;
+-------------------+--------+----------+---------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                              ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                              ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                              ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                    ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                              ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                    ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                    ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                              ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                    ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                              ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                    ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                              ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                    ;
+-------------------+--------+----------+---------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "step_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:out2_s1_agent" ;
+-----------------------+-------+----------+-------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                           ;
+-----------------------+-------+----------+-------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                      ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                      ;
+-----------------------+-------+----------+-------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "step_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:out3_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                   ;
+-------------------+--------+----------+---------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                              ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                              ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                              ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                    ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                              ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                    ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                    ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                              ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                    ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                              ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                    ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                              ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                    ;
+-------------------+--------+----------+---------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "step_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:out3_s1_agent" ;
+-----------------------+-------+----------+-------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                           ;
+-----------------------+-------+----------+-------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                      ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                      ;
+-----------------------+-------+----------+-------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "step_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:out4_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                   ;
+-------------------+--------+----------+---------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                              ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                              ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                              ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                    ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                              ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                    ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                    ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                              ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                    ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                              ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                    ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                              ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                    ;
+-------------------+--------+----------+---------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "step_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:out4_s1_agent" ;
+-----------------------+-------+----------+-------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                           ;
+-----------------------+-------+----------+-------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                      ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                      ;
+-----------------------+-------+----------+-------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "step_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                               ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                          ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                          ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                          ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                          ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                          ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                          ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                          ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "step_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_debug_mem_slave_agent" ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                       ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                  ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                  ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "step_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:debug_avalon_jtag_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                   ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                              ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                              ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                              ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                    ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                              ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                    ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                    ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                              ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                    ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                              ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                    ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                              ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                    ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "step_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:debug_avalon_jtag_slave_agent" ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                           ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                      ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                      ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "step_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_instruction_master_agent" ;
+-----------------------+--------+----------+----------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                          ;
+-----------------------+--------+----------+----------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                           ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                           ;
+-----------------------+--------+----------+----------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "step_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_data_master_agent" ;
+-----------------------+--------+----------+---------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                   ;
+-----------------------+--------+----------+---------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                    ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                    ;
+-----------------------+--------+----------+---------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "step_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ram_s1_translator" ;
+------------------------+--------+----------+--------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                  ;
+------------------------+--------+----------+--------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                   ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                   ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                   ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                   ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                             ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                             ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                   ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                   ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                             ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                   ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                   ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                   ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                             ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                   ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                             ;
+------------------------+--------+----------+--------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "step_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:out1_s1_translator" ;
+------------------------+--------+----------+---------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                   ;
+------------------------+--------+----------+---------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                    ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                    ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                    ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                    ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                    ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                              ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                              ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                    ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                    ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                    ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                              ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                    ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                    ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                    ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                              ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                    ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                              ;
+------------------------+--------+----------+---------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "step_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:out2_s1_translator" ;
+------------------------+--------+----------+---------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                   ;
+------------------------+--------+----------+---------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                    ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                    ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                    ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                    ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                    ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                              ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                              ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                    ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                    ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                    ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                              ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                    ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                    ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                    ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                              ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                    ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                              ;
+------------------------+--------+----------+---------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "step_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:out3_s1_translator" ;
+------------------------+--------+----------+---------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                   ;
+------------------------+--------+----------+---------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                    ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                    ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                    ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                    ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                    ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                              ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                              ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                    ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                    ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                    ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                              ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                    ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                    ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                    ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                              ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                    ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                              ;
+------------------------+--------+----------+---------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "step_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:out4_s1_translator" ;
+------------------------+--------+----------+---------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                   ;
+------------------------+--------+----------+---------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                    ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                    ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                    ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                    ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                    ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                              ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                              ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                    ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                    ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                    ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                              ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                    ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                    ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                    ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                              ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                    ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                              ;
+------------------------+--------+----------+---------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "step_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_debug_mem_slave_translator" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                               ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                          ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                          ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                          ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                          ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "step_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:debug_avalon_jtag_slave_translator" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                   ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                    ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                    ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                    ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                    ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                              ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                    ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                    ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                    ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                              ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                    ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                    ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                    ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                              ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                    ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                              ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "step_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_instruction_master_translator" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                   ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                              ;
; av_byteenable          ; Input  ; Info     ; Stuck at VCC                                                                              ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                              ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                              ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                              ;
; av_readdatavalid       ; Output ; Info     ; Explicitly unconnected                                                                    ;
; av_write               ; Input  ; Info     ; Stuck at GND                                                                              ;
; av_writedata           ; Input  ; Info     ; Stuck at GND                                                                              ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                              ;
; av_debugaccess         ; Input  ; Info     ; Stuck at GND                                                                              ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                    ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                              ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                              ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                    ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                              ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                    ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "step_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                            ;
+------------------------+--------+----------+------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                       ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                       ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                       ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                       ;
; av_readdatavalid       ; Output ; Info     ; Explicitly unconnected                                                             ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                       ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                             ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                       ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                       ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                             ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                       ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                             ;
+------------------------+--------+----------+------------------------------------------------------------------------------------+


+------------------------------------------+
; Port Connectivity Checks: "step_RAM:ram" ;
+--------+-------+----------+--------------+
; Port   ; Type  ; Severity ; Details      ;
+--------+-------+----------+--------------+
; freeze ; Input ; Info     ; Stuck at GND ;
+--------+-------+----------+--------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "step_DEBUG:debug"                                                                                                 ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                  ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; dataavailable ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; readyfordata  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "step_CPU:cpu|step_CPU_cpu:cpu|step_CPU_cpu_nios2_oci:the_step_CPU_cpu_nios2_oci|step_CPU_cpu_debug_slave_wrapper:the_step_CPU_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:step_CPU_cpu_debug_slave_phy" ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                                      ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; virtual_state_e1dr ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                     ;
; virtual_state_pdr  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                     ;
; virtual_state_e2dr ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                     ;
; virtual_state_cir  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                     ;
; tms                ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                     ;
; jtag_state_tlr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                     ;
; jtag_state_sdrs    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                     ;
; jtag_state_cdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                     ;
; jtag_state_sdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                     ;
; jtag_state_e1dr    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                     ;
; jtag_state_pdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                     ;
; jtag_state_e2dr    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                     ;
; jtag_state_udr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                     ;
; jtag_state_sirs    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                     ;
; jtag_state_cir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                     ;
; jtag_state_sir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                     ;
; jtag_state_e1ir    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                     ;
; jtag_state_pir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                     ;
; jtag_state_e2ir    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                     ;
; jtag_state_uir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                     ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "step_CPU:cpu|step_CPU_cpu:cpu|step_CPU_cpu_nios2_oci:the_step_CPU_cpu_nios2_oci|step_CPU_cpu_debug_slave_wrapper:the_step_CPU_cpu_debug_slave_wrapper|step_CPU_cpu_debug_slave_sysclk:the_step_CPU_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4" ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                       ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                  ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "step_CPU:cpu|step_CPU_cpu:cpu|step_CPU_cpu_nios2_oci:the_step_CPU_cpu_nios2_oci|step_CPU_cpu_debug_slave_wrapper:the_step_CPU_cpu_debug_slave_wrapper|step_CPU_cpu_debug_slave_sysclk:the_step_CPU_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3" ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                       ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                  ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "step_CPU:cpu|step_CPU_cpu:cpu|step_CPU_cpu_nios2_oci:the_step_CPU_cpu_nios2_oci|step_CPU_cpu_nios2_oci_pib:the_step_CPU_cpu_nios2_oci_pib" ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                 ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------+
; tr_data ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                     ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "step_CPU:cpu|step_CPU_cpu:cpu|step_CPU_cpu_nios2_oci:the_step_CPU_cpu_nios2_oci|step_CPU_cpu_nios2_oci_fifo:the_step_CPU_cpu_nios2_oci_fifo|step_CPU_cpu_nios2_oci_fifo_wrptr_inc:the_step_CPU_cpu_nios2_oci_fifo_wrptr_inc" ;
+----------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                                                                                            ;
+----------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; fifo_wrptr_inc ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                ;
+----------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "step_CPU:cpu|step_CPU_cpu:cpu|step_CPU_cpu_nios2_oci:the_step_CPU_cpu_nios2_oci|step_CPU_cpu_nios2_oci_dtrace:the_step_CPU_cpu_nios2_oci_dtrace|step_CPU_cpu_nios2_oci_td_mode:step_CPU_cpu_nios2_oci_trc_ctrl_td_mode" ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                              ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; td_mode ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                  ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "step_CPU:cpu|step_CPU_cpu:cpu|step_CPU_cpu_nios2_oci:the_step_CPU_cpu_nios2_oci|step_CPU_cpu_nios2_oci_itrace:the_step_CPU_cpu_nios2_oci_itrace"                                   ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                             ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; jdo  ; Input ; Warning  ; Input port expression (38 bits) is wider than the input port (16 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "step_CPU:cpu|step_CPU_cpu:cpu|step_CPU_cpu_nios2_oci:the_step_CPU_cpu_nios2_oci|step_CPU_cpu_nios2_oci_dbrk:the_step_CPU_cpu_nios2_oci_dbrk" ;
+--------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                              ;
+--------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------+
; dbrk_trigout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                  ;
+--------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "step_CPU:cpu|step_CPU_cpu:cpu|step_CPU_cpu_nios2_oci:the_step_CPU_cpu_nios2_oci|step_CPU_cpu_nios2_oci_xbrk:the_step_CPU_cpu_nios2_oci_xbrk" ;
+--------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                              ;
+--------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------+
; xbrk_trigout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                  ;
+--------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "step_CPU:cpu|step_CPU_cpu:cpu|step_CPU_cpu_nios2_oci:the_step_CPU_cpu_nios2_oci|step_CPU_cpu_nios2_oci_debug:the_step_CPU_cpu_nios2_oci_debug" ;
+----------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                     ;
+----------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+
; debugreq ; Input ; Info     ; Stuck at GND                                                                                                                                ;
+----------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "step_CPU:cpu|step_CPU_cpu:cpu|step_CPU_cpu_nios2_oci:the_step_CPU_cpu_nios2_oci"                  ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                             ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+
; oci_ienable[31..1] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "step_CPU:cpu|step_CPU_cpu:cpu|step_CPU_cpu_test_bench:the_step_CPU_cpu_test_bench"             ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                             ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; F_pcb[1..0]     ; Input  ; Info     ; Stuck at GND                                                                        ;
; i_address[1..0] ; Input  ; Info     ; Stuck at GND                                                                        ;
; test_has_ended  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------+
; Port Connectivity Checks: "step_CPU:cpu"                         ;
+---------------------+--------+----------+------------------------+
; Port                ; Type   ; Severity ; Details                ;
+---------------------+--------+----------+------------------------+
; debug_reset_request ; Output ; Info     ; Explicitly unconnected ;
; dummy_ci_port       ; Output ; Info     ; Explicitly unconnected ;
+---------------------+--------+----------+------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 60                          ;
; cycloneiii_ff         ; 866                         ;
;     CLR               ; 257                         ;
;     CLR SCLR          ; 1                           ;
;     CLR SCLR SLD      ; 47                          ;
;     CLR SLD           ; 78                          ;
;     ENA               ; 145                         ;
;     ENA CLR           ; 191                         ;
;     ENA CLR SCLR      ; 3                           ;
;     ENA CLR SLD       ; 8                           ;
;     ENA SLD           ; 8                           ;
;     SLD               ; 10                          ;
;     plain             ; 118                         ;
; cycloneiii_lcell_comb ; 1717                        ;
;     arith             ; 104                         ;
;         2 data inputs ; 61                          ;
;         3 data inputs ; 43                          ;
;     normal            ; 1613                        ;
;         0 data inputs ; 3                           ;
;         1 data inputs ; 31                          ;
;         2 data inputs ; 196                         ;
;         3 data inputs ; 437                         ;
;         4 data inputs ; 946                         ;
; cycloneiii_ram_block  ; 336                         ;
;                       ;                             ;
; Max LUT depth         ; 11.00                       ;
; Average LUT depth     ; 3.43                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:06     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition
    Info: Processing started: Thu Nov 07 14:36:01 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off step -c step
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file step/synthesis/step.v
    Info (12023): Found entity 1: step File: D:/2024/FPGA/codeFPGA_NIOS2/Bai2_Stepper/step/synthesis/step.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file step/synthesis/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller File: D:/2024/FPGA/codeFPGA_NIOS2/Bai2_Stepper/step/synthesis/submodules/altera_reset_controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file step/synthesis/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer File: D:/2024/FPGA/codeFPGA_NIOS2/Bai2_Stepper/step/synthesis/submodules/altera_reset_synchronizer.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file step/synthesis/submodules/step_irq_mapper.sv
    Info (12023): Found entity 1: step_irq_mapper File: D:/2024/FPGA/codeFPGA_NIOS2/Bai2_Stepper/step/synthesis/submodules/step_irq_mapper.sv Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file step/synthesis/submodules/step_mm_interconnect_0.v
    Info (12023): Found entity 1: step_mm_interconnect_0 File: D:/2024/FPGA/codeFPGA_NIOS2/Bai2_Stepper/step/synthesis/submodules/step_mm_interconnect_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file step/synthesis/submodules/step_mm_interconnect_0_avalon_st_adapter.v
    Info (12023): Found entity 1: step_mm_interconnect_0_avalon_st_adapter File: D:/2024/FPGA/codeFPGA_NIOS2/Bai2_Stepper/step/synthesis/submodules/step_mm_interconnect_0_avalon_st_adapter.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file step/synthesis/submodules/step_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
    Info (12023): Found entity 1: step_mm_interconnect_0_avalon_st_adapter_error_adapter_0 File: D:/2024/FPGA/codeFPGA_NIOS2/Bai2_Stepper/step/synthesis/submodules/step_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file step/synthesis/submodules/step_mm_interconnect_0_rsp_mux.sv
    Info (12023): Found entity 1: step_mm_interconnect_0_rsp_mux File: D:/2024/FPGA/codeFPGA_NIOS2/Bai2_Stepper/step/synthesis/submodules/step_mm_interconnect_0_rsp_mux.sv Line: 51
Info (12021): Found 2 design units, including 2 entities, in source file step/synthesis/submodules/altera_merlin_arbitrator.sv
    Info (12023): Found entity 1: altera_merlin_arbitrator File: D:/2024/FPGA/codeFPGA_NIOS2/Bai2_Stepper/step/synthesis/submodules/altera_merlin_arbitrator.sv Line: 103
    Info (12023): Found entity 2: altera_merlin_arb_adder File: D:/2024/FPGA/codeFPGA_NIOS2/Bai2_Stepper/step/synthesis/submodules/altera_merlin_arbitrator.sv Line: 228
Info (12021): Found 1 design units, including 1 entities, in source file step/synthesis/submodules/step_mm_interconnect_0_rsp_demux.sv
    Info (12023): Found entity 1: step_mm_interconnect_0_rsp_demux File: D:/2024/FPGA/codeFPGA_NIOS2/Bai2_Stepper/step/synthesis/submodules/step_mm_interconnect_0_rsp_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file step/synthesis/submodules/step_mm_interconnect_0_cmd_mux.sv
    Info (12023): Found entity 1: step_mm_interconnect_0_cmd_mux File: D:/2024/FPGA/codeFPGA_NIOS2/Bai2_Stepper/step/synthesis/submodules/step_mm_interconnect_0_cmd_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file step/synthesis/submodules/step_mm_interconnect_0_cmd_demux.sv
    Info (12023): Found entity 1: step_mm_interconnect_0_cmd_demux File: D:/2024/FPGA/codeFPGA_NIOS2/Bai2_Stepper/step/synthesis/submodules/step_mm_interconnect_0_cmd_demux.sv Line: 43
Info (12021): Found 2 design units, including 2 entities, in source file step/synthesis/submodules/step_mm_interconnect_0_router_002.sv
    Info (12023): Found entity 1: step_mm_interconnect_0_router_002_default_decode File: D:/2024/FPGA/codeFPGA_NIOS2/Bai2_Stepper/step/synthesis/submodules/step_mm_interconnect_0_router_002.sv Line: 45
    Info (12023): Found entity 2: step_mm_interconnect_0_router_002 File: D:/2024/FPGA/codeFPGA_NIOS2/Bai2_Stepper/step/synthesis/submodules/step_mm_interconnect_0_router_002.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file step/synthesis/submodules/step_mm_interconnect_0_router.sv
    Info (12023): Found entity 1: step_mm_interconnect_0_router_default_decode File: D:/2024/FPGA/codeFPGA_NIOS2/Bai2_Stepper/step/synthesis/submodules/step_mm_interconnect_0_router.sv Line: 45
    Info (12023): Found entity 2: step_mm_interconnect_0_router File: D:/2024/FPGA/codeFPGA_NIOS2/Bai2_Stepper/step/synthesis/submodules/step_mm_interconnect_0_router.sv Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file step/synthesis/submodules/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo File: D:/2024/FPGA/codeFPGA_NIOS2/Bai2_Stepper/step/synthesis/submodules/altera_avalon_sc_fifo.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file step/synthesis/submodules/altera_merlin_slave_agent.sv
    Info (12023): Found entity 1: altera_merlin_slave_agent File: D:/2024/FPGA/codeFPGA_NIOS2/Bai2_Stepper/step/synthesis/submodules/altera_merlin_slave_agent.sv Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file step/synthesis/submodules/altera_merlin_burst_uncompressor.sv
    Info (12023): Found entity 1: altera_merlin_burst_uncompressor File: D:/2024/FPGA/codeFPGA_NIOS2/Bai2_Stepper/step/synthesis/submodules/altera_merlin_burst_uncompressor.sv Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file step/synthesis/submodules/altera_merlin_master_agent.sv
    Info (12023): Found entity 1: altera_merlin_master_agent File: D:/2024/FPGA/codeFPGA_NIOS2/Bai2_Stepper/step/synthesis/submodules/altera_merlin_master_agent.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file step/synthesis/submodules/altera_merlin_slave_translator.sv
    Info (12023): Found entity 1: altera_merlin_slave_translator File: D:/2024/FPGA/codeFPGA_NIOS2/Bai2_Stepper/step/synthesis/submodules/altera_merlin_slave_translator.sv Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file step/synthesis/submodules/altera_merlin_master_translator.sv
    Info (12023): Found entity 1: altera_merlin_master_translator File: D:/2024/FPGA/codeFPGA_NIOS2/Bai2_Stepper/step/synthesis/submodules/altera_merlin_master_translator.sv Line: 32
Info (12021): Found 1 design units, including 1 entities, in source file step/synthesis/submodules/step_ram.v
    Info (12023): Found entity 1: step_RAM File: D:/2024/FPGA/codeFPGA_NIOS2/Bai2_Stepper/step/synthesis/submodules/step_RAM.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file step/synthesis/submodules/step_out1.v
    Info (12023): Found entity 1: step_OUT1 File: D:/2024/FPGA/codeFPGA_NIOS2/Bai2_Stepper/step/synthesis/submodules/step_OUT1.v Line: 21
Info (12021): Found 5 design units, including 5 entities, in source file step/synthesis/submodules/step_debug.v
    Info (12023): Found entity 1: step_DEBUG_sim_scfifo_w File: D:/2024/FPGA/codeFPGA_NIOS2/Bai2_Stepper/step/synthesis/submodules/step_DEBUG.v Line: 21
    Info (12023): Found entity 2: step_DEBUG_scfifo_w File: D:/2024/FPGA/codeFPGA_NIOS2/Bai2_Stepper/step/synthesis/submodules/step_DEBUG.v Line: 78
    Info (12023): Found entity 3: step_DEBUG_sim_scfifo_r File: D:/2024/FPGA/codeFPGA_NIOS2/Bai2_Stepper/step/synthesis/submodules/step_DEBUG.v Line: 164
    Info (12023): Found entity 4: step_DEBUG_scfifo_r File: D:/2024/FPGA/codeFPGA_NIOS2/Bai2_Stepper/step/synthesis/submodules/step_DEBUG.v Line: 243
    Info (12023): Found entity 5: step_DEBUG File: D:/2024/FPGA/codeFPGA_NIOS2/Bai2_Stepper/step/synthesis/submodules/step_DEBUG.v Line: 331
Info (12021): Found 1 design units, including 1 entities, in source file step/synthesis/submodules/step_cpu.v
    Info (12023): Found entity 1: step_CPU File: D:/2024/FPGA/codeFPGA_NIOS2/Bai2_Stepper/step/synthesis/submodules/step_CPU.v Line: 9
Info (12021): Found 21 design units, including 21 entities, in source file step/synthesis/submodules/step_cpu_cpu.v
    Info (12023): Found entity 1: step_CPU_cpu_register_bank_a_module File: D:/2024/FPGA/codeFPGA_NIOS2/Bai2_Stepper/step/synthesis/submodules/step_CPU_cpu.v Line: 21
    Info (12023): Found entity 2: step_CPU_cpu_register_bank_b_module File: D:/2024/FPGA/codeFPGA_NIOS2/Bai2_Stepper/step/synthesis/submodules/step_CPU_cpu.v Line: 87
    Info (12023): Found entity 3: step_CPU_cpu_nios2_oci_debug File: D:/2024/FPGA/codeFPGA_NIOS2/Bai2_Stepper/step/synthesis/submodules/step_CPU_cpu.v Line: 153
    Info (12023): Found entity 4: step_CPU_cpu_nios2_oci_break File: D:/2024/FPGA/codeFPGA_NIOS2/Bai2_Stepper/step/synthesis/submodules/step_CPU_cpu.v Line: 295
    Info (12023): Found entity 5: step_CPU_cpu_nios2_oci_xbrk File: D:/2024/FPGA/codeFPGA_NIOS2/Bai2_Stepper/step/synthesis/submodules/step_CPU_cpu.v Line: 588
    Info (12023): Found entity 6: step_CPU_cpu_nios2_oci_dbrk File: D:/2024/FPGA/codeFPGA_NIOS2/Bai2_Stepper/step/synthesis/submodules/step_CPU_cpu.v Line: 795
    Info (12023): Found entity 7: step_CPU_cpu_nios2_oci_itrace File: D:/2024/FPGA/codeFPGA_NIOS2/Bai2_Stepper/step/synthesis/submodules/step_CPU_cpu.v Line: 982
    Info (12023): Found entity 8: step_CPU_cpu_nios2_oci_td_mode File: D:/2024/FPGA/codeFPGA_NIOS2/Bai2_Stepper/step/synthesis/submodules/step_CPU_cpu.v Line: 1115
    Info (12023): Found entity 9: step_CPU_cpu_nios2_oci_dtrace File: D:/2024/FPGA/codeFPGA_NIOS2/Bai2_Stepper/step/synthesis/submodules/step_CPU_cpu.v Line: 1183
    Info (12023): Found entity 10: step_CPU_cpu_nios2_oci_compute_input_tm_cnt File: D:/2024/FPGA/codeFPGA_NIOS2/Bai2_Stepper/step/synthesis/submodules/step_CPU_cpu.v Line: 1265
    Info (12023): Found entity 11: step_CPU_cpu_nios2_oci_fifo_wrptr_inc File: D:/2024/FPGA/codeFPGA_NIOS2/Bai2_Stepper/step/synthesis/submodules/step_CPU_cpu.v Line: 1337
    Info (12023): Found entity 12: step_CPU_cpu_nios2_oci_fifo_cnt_inc File: D:/2024/FPGA/codeFPGA_NIOS2/Bai2_Stepper/step/synthesis/submodules/step_CPU_cpu.v Line: 1380
    Info (12023): Found entity 13: step_CPU_cpu_nios2_oci_fifo File: D:/2024/FPGA/codeFPGA_NIOS2/Bai2_Stepper/step/synthesis/submodules/step_CPU_cpu.v Line: 1427
    Info (12023): Found entity 14: step_CPU_cpu_nios2_oci_pib File: D:/2024/FPGA/codeFPGA_NIOS2/Bai2_Stepper/step/synthesis/submodules/step_CPU_cpu.v Line: 1913
    Info (12023): Found entity 15: step_CPU_cpu_nios2_oci_im File: D:/2024/FPGA/codeFPGA_NIOS2/Bai2_Stepper/step/synthesis/submodules/step_CPU_cpu.v Line: 1936
    Info (12023): Found entity 16: step_CPU_cpu_nios2_performance_monitors File: D:/2024/FPGA/codeFPGA_NIOS2/Bai2_Stepper/step/synthesis/submodules/step_CPU_cpu.v Line: 2006
    Info (12023): Found entity 17: step_CPU_cpu_nios2_avalon_reg File: D:/2024/FPGA/codeFPGA_NIOS2/Bai2_Stepper/step/synthesis/submodules/step_CPU_cpu.v Line: 2023
    Info (12023): Found entity 18: step_CPU_cpu_ociram_sp_ram_module File: D:/2024/FPGA/codeFPGA_NIOS2/Bai2_Stepper/step/synthesis/submodules/step_CPU_cpu.v Line: 2116
    Info (12023): Found entity 19: step_CPU_cpu_nios2_ocimem File: D:/2024/FPGA/codeFPGA_NIOS2/Bai2_Stepper/step/synthesis/submodules/step_CPU_cpu.v Line: 2181
    Info (12023): Found entity 20: step_CPU_cpu_nios2_oci File: D:/2024/FPGA/codeFPGA_NIOS2/Bai2_Stepper/step/synthesis/submodules/step_CPU_cpu.v Line: 2362
    Info (12023): Found entity 21: step_CPU_cpu File: D:/2024/FPGA/codeFPGA_NIOS2/Bai2_Stepper/step/synthesis/submodules/step_CPU_cpu.v Line: 2834
Info (12021): Found 1 design units, including 1 entities, in source file step/synthesis/submodules/step_cpu_cpu_debug_slave_sysclk.v
    Info (12023): Found entity 1: step_CPU_cpu_debug_slave_sysclk File: D:/2024/FPGA/codeFPGA_NIOS2/Bai2_Stepper/step/synthesis/submodules/step_CPU_cpu_debug_slave_sysclk.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file step/synthesis/submodules/step_cpu_cpu_debug_slave_tck.v
    Info (12023): Found entity 1: step_CPU_cpu_debug_slave_tck File: D:/2024/FPGA/codeFPGA_NIOS2/Bai2_Stepper/step/synthesis/submodules/step_CPU_cpu_debug_slave_tck.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file step/synthesis/submodules/step_cpu_cpu_debug_slave_wrapper.v
    Info (12023): Found entity 1: step_CPU_cpu_debug_slave_wrapper File: D:/2024/FPGA/codeFPGA_NIOS2/Bai2_Stepper/step/synthesis/submodules/step_CPU_cpu_debug_slave_wrapper.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file step/synthesis/submodules/step_cpu_cpu_test_bench.v
    Info (12023): Found entity 1: step_CPU_cpu_test_bench File: D:/2024/FPGA/codeFPGA_NIOS2/Bai2_Stepper/step/synthesis/submodules/step_CPU_cpu_test_bench.v Line: 21
Info (12127): Elaborating entity "step" for the top level hierarchy
Info (12128): Elaborating entity "step_CPU" for hierarchy "step_CPU:cpu" File: D:/2024/FPGA/codeFPGA_NIOS2/Bai2_Stepper/step/synthesis/step.v Line: 101
Info (12128): Elaborating entity "step_CPU_cpu" for hierarchy "step_CPU:cpu|step_CPU_cpu:cpu" File: D:/2024/FPGA/codeFPGA_NIOS2/Bai2_Stepper/step/synthesis/submodules/step_CPU.v Line: 65
Info (12128): Elaborating entity "step_CPU_cpu_test_bench" for hierarchy "step_CPU:cpu|step_CPU_cpu:cpu|step_CPU_cpu_test_bench:the_step_CPU_cpu_test_bench" File: D:/2024/FPGA/codeFPGA_NIOS2/Bai2_Stepper/step/synthesis/submodules/step_CPU_cpu.v Line: 3545
Info (12128): Elaborating entity "step_CPU_cpu_register_bank_a_module" for hierarchy "step_CPU:cpu|step_CPU_cpu:cpu|step_CPU_cpu_register_bank_a_module:step_CPU_cpu_register_bank_a" File: D:/2024/FPGA/codeFPGA_NIOS2/Bai2_Stepper/step/synthesis/submodules/step_CPU_cpu.v Line: 4061
Info (12128): Elaborating entity "altsyncram" for hierarchy "step_CPU:cpu|step_CPU_cpu:cpu|step_CPU_cpu_register_bank_a_module:step_CPU_cpu_register_bank_a|altsyncram:the_altsyncram" File: D:/2024/FPGA/codeFPGA_NIOS2/Bai2_Stepper/step/synthesis/submodules/step_CPU_cpu.v Line: 58
Info (12130): Elaborated megafunction instantiation "step_CPU:cpu|step_CPU_cpu:cpu|step_CPU_cpu_register_bank_a_module:step_CPU_cpu_register_bank_a|altsyncram:the_altsyncram" File: D:/2024/FPGA/codeFPGA_NIOS2/Bai2_Stepper/step/synthesis/submodules/step_CPU_cpu.v Line: 58
Info (12133): Instantiated megafunction "step_CPU:cpu|step_CPU_cpu:cpu|step_CPU_cpu_register_bank_a_module:step_CPU_cpu_register_bank_a|altsyncram:the_altsyncram" with the following parameter: File: D:/2024/FPGA/codeFPGA_NIOS2/Bai2_Stepper/step/synthesis/submodules/step_CPU_cpu.v Line: 58
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "32"
    Info (12134): Parameter "numwords_b" = "32"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "widthad_a" = "5"
    Info (12134): Parameter "widthad_b" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_6mc1.tdf
    Info (12023): Found entity 1: altsyncram_6mc1 File: D:/2024/FPGA/codeFPGA_NIOS2/Bai2_Stepper/db/altsyncram_6mc1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_6mc1" for hierarchy "step_CPU:cpu|step_CPU_cpu:cpu|step_CPU_cpu_register_bank_a_module:step_CPU_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated" File: d:/fpga/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "step_CPU_cpu_register_bank_b_module" for hierarchy "step_CPU:cpu|step_CPU_cpu:cpu|step_CPU_cpu_register_bank_b_module:step_CPU_cpu_register_bank_b" File: D:/2024/FPGA/codeFPGA_NIOS2/Bai2_Stepper/step/synthesis/submodules/step_CPU_cpu.v Line: 4079
Info (12128): Elaborating entity "step_CPU_cpu_nios2_oci" for hierarchy "step_CPU:cpu|step_CPU_cpu:cpu|step_CPU_cpu_nios2_oci:the_step_CPU_cpu_nios2_oci" File: D:/2024/FPGA/codeFPGA_NIOS2/Bai2_Stepper/step/synthesis/submodules/step_CPU_cpu.v Line: 4575
Info (12128): Elaborating entity "step_CPU_cpu_nios2_oci_debug" for hierarchy "step_CPU:cpu|step_CPU_cpu:cpu|step_CPU_cpu_nios2_oci:the_step_CPU_cpu_nios2_oci|step_CPU_cpu_nios2_oci_debug:the_step_CPU_cpu_nios2_oci_debug" File: D:/2024/FPGA/codeFPGA_NIOS2/Bai2_Stepper/step/synthesis/submodules/step_CPU_cpu.v Line: 2531
Info (12128): Elaborating entity "altera_std_synchronizer" for hierarchy "step_CPU:cpu|step_CPU_cpu:cpu|step_CPU_cpu_nios2_oci:the_step_CPU_cpu_nios2_oci|step_CPU_cpu_nios2_oci_debug:the_step_CPU_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" File: D:/2024/FPGA/codeFPGA_NIOS2/Bai2_Stepper/step/synthesis/submodules/step_CPU_cpu.v Line: 220
Info (12130): Elaborated megafunction instantiation "step_CPU:cpu|step_CPU_cpu:cpu|step_CPU_cpu_nios2_oci:the_step_CPU_cpu_nios2_oci|step_CPU_cpu_nios2_oci_debug:the_step_CPU_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" File: D:/2024/FPGA/codeFPGA_NIOS2/Bai2_Stepper/step/synthesis/submodules/step_CPU_cpu.v Line: 220
Info (12133): Instantiated megafunction "step_CPU:cpu|step_CPU_cpu:cpu|step_CPU_cpu_nios2_oci:the_step_CPU_cpu_nios2_oci|step_CPU_cpu_nios2_oci_debug:the_step_CPU_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" with the following parameter: File: D:/2024/FPGA/codeFPGA_NIOS2/Bai2_Stepper/step/synthesis/submodules/step_CPU_cpu.v Line: 220
    Info (12134): Parameter "depth" = "2"
Info (12128): Elaborating entity "step_CPU_cpu_nios2_oci_break" for hierarchy "step_CPU:cpu|step_CPU_cpu:cpu|step_CPU_cpu_nios2_oci:the_step_CPU_cpu_nios2_oci|step_CPU_cpu_nios2_oci_break:the_step_CPU_cpu_nios2_oci_break" File: D:/2024/FPGA/codeFPGA_NIOS2/Bai2_Stepper/step/synthesis/submodules/step_CPU_cpu.v Line: 2561
Info (12128): Elaborating entity "step_CPU_cpu_nios2_oci_xbrk" for hierarchy "step_CPU:cpu|step_CPU_cpu:cpu|step_CPU_cpu_nios2_oci:the_step_CPU_cpu_nios2_oci|step_CPU_cpu_nios2_oci_xbrk:the_step_CPU_cpu_nios2_oci_xbrk" File: D:/2024/FPGA/codeFPGA_NIOS2/Bai2_Stepper/step/synthesis/submodules/step_CPU_cpu.v Line: 2582
Info (12128): Elaborating entity "step_CPU_cpu_nios2_oci_dbrk" for hierarchy "step_CPU:cpu|step_CPU_cpu:cpu|step_CPU_cpu_nios2_oci:the_step_CPU_cpu_nios2_oci|step_CPU_cpu_nios2_oci_dbrk:the_step_CPU_cpu_nios2_oci_dbrk" File: D:/2024/FPGA/codeFPGA_NIOS2/Bai2_Stepper/step/synthesis/submodules/step_CPU_cpu.v Line: 2608
Info (12128): Elaborating entity "step_CPU_cpu_nios2_oci_itrace" for hierarchy "step_CPU:cpu|step_CPU_cpu:cpu|step_CPU_cpu_nios2_oci:the_step_CPU_cpu_nios2_oci|step_CPU_cpu_nios2_oci_itrace:the_step_CPU_cpu_nios2_oci_itrace" File: D:/2024/FPGA/codeFPGA_NIOS2/Bai2_Stepper/step/synthesis/submodules/step_CPU_cpu.v Line: 2624
Info (12128): Elaborating entity "step_CPU_cpu_nios2_oci_dtrace" for hierarchy "step_CPU:cpu|step_CPU_cpu:cpu|step_CPU_cpu_nios2_oci:the_step_CPU_cpu_nios2_oci|step_CPU_cpu_nios2_oci_dtrace:the_step_CPU_cpu_nios2_oci_dtrace" File: D:/2024/FPGA/codeFPGA_NIOS2/Bai2_Stepper/step/synthesis/submodules/step_CPU_cpu.v Line: 2639
Info (12128): Elaborating entity "step_CPU_cpu_nios2_oci_td_mode" for hierarchy "step_CPU:cpu|step_CPU_cpu:cpu|step_CPU_cpu_nios2_oci:the_step_CPU_cpu_nios2_oci|step_CPU_cpu_nios2_oci_dtrace:the_step_CPU_cpu_nios2_oci_dtrace|step_CPU_cpu_nios2_oci_td_mode:step_CPU_cpu_nios2_oci_trc_ctrl_td_mode" File: D:/2024/FPGA/codeFPGA_NIOS2/Bai2_Stepper/step/synthesis/submodules/step_CPU_cpu.v Line: 1233
Info (12128): Elaborating entity "step_CPU_cpu_nios2_oci_fifo" for hierarchy "step_CPU:cpu|step_CPU_cpu:cpu|step_CPU_cpu_nios2_oci:the_step_CPU_cpu_nios2_oci|step_CPU_cpu_nios2_oci_fifo:the_step_CPU_cpu_nios2_oci_fifo" File: D:/2024/FPGA/codeFPGA_NIOS2/Bai2_Stepper/step/synthesis/submodules/step_CPU_cpu.v Line: 2654
Info (12128): Elaborating entity "step_CPU_cpu_nios2_oci_compute_input_tm_cnt" for hierarchy "step_CPU:cpu|step_CPU_cpu:cpu|step_CPU_cpu_nios2_oci:the_step_CPU_cpu_nios2_oci|step_CPU_cpu_nios2_oci_fifo:the_step_CPU_cpu_nios2_oci_fifo|step_CPU_cpu_nios2_oci_compute_input_tm_cnt:the_step_CPU_cpu_nios2_oci_compute_input_tm_cnt" File: D:/2024/FPGA/codeFPGA_NIOS2/Bai2_Stepper/step/synthesis/submodules/step_CPU_cpu.v Line: 1546
Info (12128): Elaborating entity "step_CPU_cpu_nios2_oci_fifo_wrptr_inc" for hierarchy "step_CPU:cpu|step_CPU_cpu:cpu|step_CPU_cpu_nios2_oci:the_step_CPU_cpu_nios2_oci|step_CPU_cpu_nios2_oci_fifo:the_step_CPU_cpu_nios2_oci_fifo|step_CPU_cpu_nios2_oci_fifo_wrptr_inc:the_step_CPU_cpu_nios2_oci_fifo_wrptr_inc" File: D:/2024/FPGA/codeFPGA_NIOS2/Bai2_Stepper/step/synthesis/submodules/step_CPU_cpu.v Line: 1555
Info (12128): Elaborating entity "step_CPU_cpu_nios2_oci_fifo_cnt_inc" for hierarchy "step_CPU:cpu|step_CPU_cpu:cpu|step_CPU_cpu_nios2_oci:the_step_CPU_cpu_nios2_oci|step_CPU_cpu_nios2_oci_fifo:the_step_CPU_cpu_nios2_oci_fifo|step_CPU_cpu_nios2_oci_fifo_cnt_inc:the_step_CPU_cpu_nios2_oci_fifo_cnt_inc" File: D:/2024/FPGA/codeFPGA_NIOS2/Bai2_Stepper/step/synthesis/submodules/step_CPU_cpu.v Line: 1564
Info (12128): Elaborating entity "step_CPU_cpu_nios2_oci_pib" for hierarchy "step_CPU:cpu|step_CPU_cpu:cpu|step_CPU_cpu_nios2_oci:the_step_CPU_cpu_nios2_oci|step_CPU_cpu_nios2_oci_pib:the_step_CPU_cpu_nios2_oci_pib" File: D:/2024/FPGA/codeFPGA_NIOS2/Bai2_Stepper/step/synthesis/submodules/step_CPU_cpu.v Line: 2659
Info (12128): Elaborating entity "step_CPU_cpu_nios2_oci_im" for hierarchy "step_CPU:cpu|step_CPU_cpu:cpu|step_CPU_cpu_nios2_oci:the_step_CPU_cpu_nios2_oci|step_CPU_cpu_nios2_oci_im:the_step_CPU_cpu_nios2_oci_im" File: D:/2024/FPGA/codeFPGA_NIOS2/Bai2_Stepper/step/synthesis/submodules/step_CPU_cpu.v Line: 2673
Info (12128): Elaborating entity "step_CPU_cpu_nios2_avalon_reg" for hierarchy "step_CPU:cpu|step_CPU_cpu:cpu|step_CPU_cpu_nios2_oci:the_step_CPU_cpu_nios2_oci|step_CPU_cpu_nios2_avalon_reg:the_step_CPU_cpu_nios2_avalon_reg" File: D:/2024/FPGA/codeFPGA_NIOS2/Bai2_Stepper/step/synthesis/submodules/step_CPU_cpu.v Line: 2692
Info (12128): Elaborating entity "step_CPU_cpu_nios2_ocimem" for hierarchy "step_CPU:cpu|step_CPU_cpu:cpu|step_CPU_cpu_nios2_oci:the_step_CPU_cpu_nios2_oci|step_CPU_cpu_nios2_ocimem:the_step_CPU_cpu_nios2_ocimem" File: D:/2024/FPGA/codeFPGA_NIOS2/Bai2_Stepper/step/synthesis/submodules/step_CPU_cpu.v Line: 2712
Info (12128): Elaborating entity "step_CPU_cpu_ociram_sp_ram_module" for hierarchy "step_CPU:cpu|step_CPU_cpu:cpu|step_CPU_cpu_nios2_oci:the_step_CPU_cpu_nios2_oci|step_CPU_cpu_nios2_ocimem:the_step_CPU_cpu_nios2_ocimem|step_CPU_cpu_ociram_sp_ram_module:step_CPU_cpu_ociram_sp_ram" File: D:/2024/FPGA/codeFPGA_NIOS2/Bai2_Stepper/step/synthesis/submodules/step_CPU_cpu.v Line: 2332
Info (12128): Elaborating entity "altsyncram" for hierarchy "step_CPU:cpu|step_CPU_cpu:cpu|step_CPU_cpu_nios2_oci:the_step_CPU_cpu_nios2_oci|step_CPU_cpu_nios2_ocimem:the_step_CPU_cpu_nios2_ocimem|step_CPU_cpu_ociram_sp_ram_module:step_CPU_cpu_ociram_sp_ram|altsyncram:the_altsyncram" File: D:/2024/FPGA/codeFPGA_NIOS2/Bai2_Stepper/step/synthesis/submodules/step_CPU_cpu.v Line: 2156
Info (12130): Elaborated megafunction instantiation "step_CPU:cpu|step_CPU_cpu:cpu|step_CPU_cpu_nios2_oci:the_step_CPU_cpu_nios2_oci|step_CPU_cpu_nios2_ocimem:the_step_CPU_cpu_nios2_ocimem|step_CPU_cpu_ociram_sp_ram_module:step_CPU_cpu_ociram_sp_ram|altsyncram:the_altsyncram" File: D:/2024/FPGA/codeFPGA_NIOS2/Bai2_Stepper/step/synthesis/submodules/step_CPU_cpu.v Line: 2156
Info (12133): Instantiated megafunction "step_CPU:cpu|step_CPU_cpu:cpu|step_CPU_cpu_nios2_oci:the_step_CPU_cpu_nios2_oci|step_CPU_cpu_nios2_ocimem:the_step_CPU_cpu_nios2_ocimem|step_CPU_cpu_ociram_sp_ram_module:step_CPU_cpu_ociram_sp_ram|altsyncram:the_altsyncram" with the following parameter: File: D:/2024/FPGA/codeFPGA_NIOS2/Bai2_Stepper/step/synthesis/submodules/step_CPU_cpu.v Line: 2156
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_port_a" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "8"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ac71.tdf
    Info (12023): Found entity 1: altsyncram_ac71 File: D:/2024/FPGA/codeFPGA_NIOS2/Bai2_Stepper/db/altsyncram_ac71.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_ac71" for hierarchy "step_CPU:cpu|step_CPU_cpu:cpu|step_CPU_cpu_nios2_oci:the_step_CPU_cpu_nios2_oci|step_CPU_cpu_nios2_ocimem:the_step_CPU_cpu_nios2_ocimem|step_CPU_cpu_ociram_sp_ram_module:step_CPU_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ac71:auto_generated" File: d:/fpga/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "step_CPU_cpu_debug_slave_wrapper" for hierarchy "step_CPU:cpu|step_CPU_cpu:cpu|step_CPU_cpu_nios2_oci:the_step_CPU_cpu_nios2_oci|step_CPU_cpu_debug_slave_wrapper:the_step_CPU_cpu_debug_slave_wrapper" File: D:/2024/FPGA/codeFPGA_NIOS2/Bai2_Stepper/step/synthesis/submodules/step_CPU_cpu.v Line: 2814
Info (12128): Elaborating entity "step_CPU_cpu_debug_slave_tck" for hierarchy "step_CPU:cpu|step_CPU_cpu:cpu|step_CPU_cpu_nios2_oci:the_step_CPU_cpu_nios2_oci|step_CPU_cpu_debug_slave_wrapper:the_step_CPU_cpu_debug_slave_wrapper|step_CPU_cpu_debug_slave_tck:the_step_CPU_cpu_debug_slave_tck" File: D:/2024/FPGA/codeFPGA_NIOS2/Bai2_Stepper/step/synthesis/submodules/step_CPU_cpu_debug_slave_wrapper.v Line: 157
Info (12128): Elaborating entity "step_CPU_cpu_debug_slave_sysclk" for hierarchy "step_CPU:cpu|step_CPU_cpu:cpu|step_CPU_cpu_nios2_oci:the_step_CPU_cpu_nios2_oci|step_CPU_cpu_debug_slave_wrapper:the_step_CPU_cpu_debug_slave_wrapper|step_CPU_cpu_debug_slave_sysclk:the_step_CPU_cpu_debug_slave_sysclk" File: D:/2024/FPGA/codeFPGA_NIOS2/Bai2_Stepper/step/synthesis/submodules/step_CPU_cpu_debug_slave_wrapper.v Line: 177
Info (12128): Elaborating entity "sld_virtual_jtag_basic" for hierarchy "step_CPU:cpu|step_CPU_cpu:cpu|step_CPU_cpu_nios2_oci:the_step_CPU_cpu_nios2_oci|step_CPU_cpu_debug_slave_wrapper:the_step_CPU_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:step_CPU_cpu_debug_slave_phy" File: D:/2024/FPGA/codeFPGA_NIOS2/Bai2_Stepper/step/synthesis/submodules/step_CPU_cpu_debug_slave_wrapper.v Line: 207
Info (12130): Elaborated megafunction instantiation "step_CPU:cpu|step_CPU_cpu:cpu|step_CPU_cpu_nios2_oci:the_step_CPU_cpu_nios2_oci|step_CPU_cpu_debug_slave_wrapper:the_step_CPU_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:step_CPU_cpu_debug_slave_phy" File: D:/2024/FPGA/codeFPGA_NIOS2/Bai2_Stepper/step/synthesis/submodules/step_CPU_cpu_debug_slave_wrapper.v Line: 207
Info (12133): Instantiated megafunction "step_CPU:cpu|step_CPU_cpu:cpu|step_CPU_cpu_nios2_oci:the_step_CPU_cpu_nios2_oci|step_CPU_cpu_debug_slave_wrapper:the_step_CPU_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:step_CPU_cpu_debug_slave_phy" with the following parameter: File: D:/2024/FPGA/codeFPGA_NIOS2/Bai2_Stepper/step/synthesis/submodules/step_CPU_cpu_debug_slave_wrapper.v Line: 207
    Info (12134): Parameter "sld_auto_instance_index" = "YES"
    Info (12134): Parameter "sld_instance_index" = "0"
    Info (12134): Parameter "sld_ir_width" = "2"
    Info (12134): Parameter "sld_mfg_id" = "70"
    Info (12134): Parameter "sld_sim_action" = ""
    Info (12134): Parameter "sld_sim_n_scan" = "0"
    Info (12134): Parameter "sld_sim_total_length" = "0"
    Info (12134): Parameter "sld_type_id" = "34"
    Info (12134): Parameter "sld_version" = "3"
Info (12128): Elaborating entity "sld_virtual_jtag_impl" for hierarchy "step_CPU:cpu|step_CPU_cpu:cpu|step_CPU_cpu_nios2_oci:the_step_CPU_cpu_nios2_oci|step_CPU_cpu_debug_slave_wrapper:the_step_CPU_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:step_CPU_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst" File: d:/fpga/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 151
Info (12131): Elaborated megafunction instantiation "step_CPU:cpu|step_CPU_cpu:cpu|step_CPU_cpu_nios2_oci:the_step_CPU_cpu_nios2_oci|step_CPU_cpu_debug_slave_wrapper:the_step_CPU_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:step_CPU_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst", which is child of megafunction instantiation "step_CPU:cpu|step_CPU_cpu:cpu|step_CPU_cpu_nios2_oci:the_step_CPU_cpu_nios2_oci|step_CPU_cpu_debug_slave_wrapper:the_step_CPU_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:step_CPU_cpu_debug_slave_phy" File: d:/fpga/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 151
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "step_CPU:cpu|step_CPU_cpu:cpu|step_CPU_cpu_nios2_oci:the_step_CPU_cpu_nios2_oci|step_CPU_cpu_debug_slave_wrapper:the_step_CPU_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:step_CPU_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter" File: d:/fpga/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 414
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "step_CPU:cpu|step_CPU_cpu:cpu|step_CPU_cpu_nios2_oci:the_step_CPU_cpu_nios2_oci|step_CPU_cpu_debug_slave_wrapper:the_step_CPU_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:step_CPU_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: d:/fpga/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "step_DEBUG" for hierarchy "step_DEBUG:debug" File: D:/2024/FPGA/codeFPGA_NIOS2/Bai2_Stepper/step/synthesis/step.v Line: 114
Info (12128): Elaborating entity "step_DEBUG_scfifo_w" for hierarchy "step_DEBUG:debug|step_DEBUG_scfifo_w:the_step_DEBUG_scfifo_w" File: D:/2024/FPGA/codeFPGA_NIOS2/Bai2_Stepper/step/synthesis/submodules/step_DEBUG.v Line: 420
Info (12128): Elaborating entity "scfifo" for hierarchy "step_DEBUG:debug|step_DEBUG_scfifo_w:the_step_DEBUG_scfifo_w|scfifo:wfifo" File: D:/2024/FPGA/codeFPGA_NIOS2/Bai2_Stepper/step/synthesis/submodules/step_DEBUG.v Line: 139
Info (12130): Elaborated megafunction instantiation "step_DEBUG:debug|step_DEBUG_scfifo_w:the_step_DEBUG_scfifo_w|scfifo:wfifo" File: D:/2024/FPGA/codeFPGA_NIOS2/Bai2_Stepper/step/synthesis/submodules/step_DEBUG.v Line: 139
Info (12133): Instantiated megafunction "step_DEBUG:debug|step_DEBUG_scfifo_w:the_step_DEBUG_scfifo_w|scfifo:wfifo" with the following parameter: File: D:/2024/FPGA/codeFPGA_NIOS2/Bai2_Stepper/step/synthesis/submodules/step_DEBUG.v Line: 139
    Info (12134): Parameter "lpm_hint" = "RAM_BLOCK_TYPE=AUTO"
    Info (12134): Parameter "lpm_numwords" = "64"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_widthu" = "6"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "underflow_checking" = "OFF"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_jr21.tdf
    Info (12023): Found entity 1: scfifo_jr21 File: D:/2024/FPGA/codeFPGA_NIOS2/Bai2_Stepper/db/scfifo_jr21.tdf Line: 24
Info (12128): Elaborating entity "scfifo_jr21" for hierarchy "step_DEBUG:debug|step_DEBUG_scfifo_w:the_step_DEBUG_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated" File: d:/fpga/quartus/libraries/megafunctions/scfifo.tdf Line: 299
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_l011.tdf
    Info (12023): Found entity 1: a_dpfifo_l011 File: D:/2024/FPGA/codeFPGA_NIOS2/Bai2_Stepper/db/a_dpfifo_l011.tdf Line: 28
Info (12128): Elaborating entity "a_dpfifo_l011" for hierarchy "step_DEBUG:debug|step_DEBUG_scfifo_w:the_step_DEBUG_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo" File: D:/2024/FPGA/codeFPGA_NIOS2/Bai2_Stepper/db/scfifo_jr21.tdf Line: 37
Info (12021): Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf
    Info (12023): Found entity 1: a_fefifo_7cf File: D:/2024/FPGA/codeFPGA_NIOS2/Bai2_Stepper/db/a_fefifo_7cf.tdf Line: 24
Info (12128): Elaborating entity "a_fefifo_7cf" for hierarchy "step_DEBUG:debug|step_DEBUG_scfifo_w:the_step_DEBUG_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state" File: D:/2024/FPGA/codeFPGA_NIOS2/Bai2_Stepper/db/a_dpfifo_l011.tdf Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_do7.tdf
    Info (12023): Found entity 1: cntr_do7 File: D:/2024/FPGA/codeFPGA_NIOS2/Bai2_Stepper/db/cntr_do7.tdf Line: 25
Info (12128): Elaborating entity "cntr_do7" for hierarchy "step_DEBUG:debug|step_DEBUG_scfifo_w:the_step_DEBUG_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw" File: D:/2024/FPGA/codeFPGA_NIOS2/Bai2_Stepper/db/a_fefifo_7cf.tdf Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_nio1.tdf
    Info (12023): Found entity 1: altsyncram_nio1 File: D:/2024/FPGA/codeFPGA_NIOS2/Bai2_Stepper/db/altsyncram_nio1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_nio1" for hierarchy "step_DEBUG:debug|step_DEBUG_scfifo_w:the_step_DEBUG_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram" File: D:/2024/FPGA/codeFPGA_NIOS2/Bai2_Stepper/db/a_dpfifo_l011.tdf Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_1ob.tdf
    Info (12023): Found entity 1: cntr_1ob File: D:/2024/FPGA/codeFPGA_NIOS2/Bai2_Stepper/db/cntr_1ob.tdf Line: 25
Info (12128): Elaborating entity "cntr_1ob" for hierarchy "step_DEBUG:debug|step_DEBUG_scfifo_w:the_step_DEBUG_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count" File: D:/2024/FPGA/codeFPGA_NIOS2/Bai2_Stepper/db/a_dpfifo_l011.tdf Line: 44
Info (12128): Elaborating entity "step_DEBUG_scfifo_r" for hierarchy "step_DEBUG:debug|step_DEBUG_scfifo_r:the_step_DEBUG_scfifo_r" File: D:/2024/FPGA/codeFPGA_NIOS2/Bai2_Stepper/step/synthesis/submodules/step_DEBUG.v Line: 434
Info (12128): Elaborating entity "alt_jtag_atlantic" for hierarchy "step_DEBUG:debug|alt_jtag_atlantic:step_DEBUG_alt_jtag_atlantic" File: D:/2024/FPGA/codeFPGA_NIOS2/Bai2_Stepper/step/synthesis/submodules/step_DEBUG.v Line: 569
Info (12130): Elaborated megafunction instantiation "step_DEBUG:debug|alt_jtag_atlantic:step_DEBUG_alt_jtag_atlantic" File: D:/2024/FPGA/codeFPGA_NIOS2/Bai2_Stepper/step/synthesis/submodules/step_DEBUG.v Line: 569
Info (12133): Instantiated megafunction "step_DEBUG:debug|alt_jtag_atlantic:step_DEBUG_alt_jtag_atlantic" with the following parameter: File: D:/2024/FPGA/codeFPGA_NIOS2/Bai2_Stepper/step/synthesis/submodules/step_DEBUG.v Line: 569
    Info (12134): Parameter "INSTANCE_ID" = "0"
    Info (12134): Parameter "LOG2_RXFIFO_DEPTH" = "6"
    Info (12134): Parameter "LOG2_TXFIFO_DEPTH" = "6"
    Info (12134): Parameter "SLD_AUTO_INSTANCE_INDEX" = "YES"
Info (12128): Elaborating entity "altera_sld_agent_endpoint" for hierarchy "step_DEBUG:debug|alt_jtag_atlantic:step_DEBUG_alt_jtag_atlantic|altera_sld_agent_endpoint:inst" File: d:/fpga/quartus/libraries/megafunctions/alt_jtag_atlantic.v Line: 240
Info (12131): Elaborated megafunction instantiation "step_DEBUG:debug|alt_jtag_atlantic:step_DEBUG_alt_jtag_atlantic|altera_sld_agent_endpoint:inst", which is child of megafunction instantiation "step_DEBUG:debug|alt_jtag_atlantic:step_DEBUG_alt_jtag_atlantic" File: d:/fpga/quartus/libraries/megafunctions/alt_jtag_atlantic.v Line: 240
Info (12128): Elaborating entity "altera_fabric_endpoint" for hierarchy "step_DEBUG:debug|alt_jtag_atlantic:step_DEBUG_alt_jtag_atlantic|altera_sld_agent_endpoint:inst|altera_fabric_endpoint:ep" File: d:/fpga/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd Line: 254
Info (12131): Elaborated megafunction instantiation "step_DEBUG:debug|alt_jtag_atlantic:step_DEBUG_alt_jtag_atlantic|altera_sld_agent_endpoint:inst|altera_fabric_endpoint:ep", which is child of megafunction instantiation "step_DEBUG:debug|alt_jtag_atlantic:step_DEBUG_alt_jtag_atlantic" File: d:/fpga/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd Line: 254
Info (12128): Elaborating entity "step_OUT1" for hierarchy "step_OUT1:out1" File: D:/2024/FPGA/codeFPGA_NIOS2/Bai2_Stepper/step/synthesis/step.v Line: 125
Info (12128): Elaborating entity "step_RAM" for hierarchy "step_RAM:ram" File: D:/2024/FPGA/codeFPGA_NIOS2/Bai2_Stepper/step/synthesis/step.v Line: 172
Info (12128): Elaborating entity "altsyncram" for hierarchy "step_RAM:ram|altsyncram:the_altsyncram" File: D:/2024/FPGA/codeFPGA_NIOS2/Bai2_Stepper/step/synthesis/submodules/step_RAM.v Line: 69
Info (12130): Elaborated megafunction instantiation "step_RAM:ram|altsyncram:the_altsyncram" File: D:/2024/FPGA/codeFPGA_NIOS2/Bai2_Stepper/step/synthesis/submodules/step_RAM.v Line: 69
Info (12133): Instantiated megafunction "step_RAM:ram|altsyncram:the_altsyncram" with the following parameter: File: D:/2024/FPGA/codeFPGA_NIOS2/Bai2_Stepper/step/synthesis/submodules/step_RAM.v Line: 69
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "init_file" = "step_RAM.hex"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "maximum_depth" = "51200"
    Info (12134): Parameter "numwords_a" = "51200"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "16"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_gmf1.tdf
    Info (12023): Found entity 1: altsyncram_gmf1 File: D:/2024/FPGA/codeFPGA_NIOS2/Bai2_Stepper/db/altsyncram_gmf1.tdf Line: 31
Info (12128): Elaborating entity "altsyncram_gmf1" for hierarchy "step_RAM:ram|altsyncram:the_altsyncram|altsyncram_gmf1:auto_generated" File: d:/fpga/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_qsa.tdf
    Info (12023): Found entity 1: decode_qsa File: D:/2024/FPGA/codeFPGA_NIOS2/Bai2_Stepper/db/decode_qsa.tdf Line: 22
Info (12128): Elaborating entity "decode_qsa" for hierarchy "step_RAM:ram|altsyncram:the_altsyncram|altsyncram_gmf1:auto_generated|decode_qsa:decode3" File: D:/2024/FPGA/codeFPGA_NIOS2/Bai2_Stepper/db/altsyncram_gmf1.tdf Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_nob.tdf
    Info (12023): Found entity 1: mux_nob File: D:/2024/FPGA/codeFPGA_NIOS2/Bai2_Stepper/db/mux_nob.tdf Line: 22
Info (12128): Elaborating entity "mux_nob" for hierarchy "step_RAM:ram|altsyncram:the_altsyncram|altsyncram_gmf1:auto_generated|mux_nob:mux2" File: D:/2024/FPGA/codeFPGA_NIOS2/Bai2_Stepper/db/altsyncram_gmf1.tdf Line: 44
Info (12128): Elaborating entity "step_mm_interconnect_0" for hierarchy "step_mm_interconnect_0:mm_interconnect_0" File: D:/2024/FPGA/codeFPGA_NIOS2/Bai2_Stepper/step/synthesis/step.v Line: 231
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "step_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator" File: D:/2024/FPGA/codeFPGA_NIOS2/Bai2_Stepper/step/synthesis/submodules/step_mm_interconnect_0.v Line: 666
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "step_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_instruction_master_translator" File: D:/2024/FPGA/codeFPGA_NIOS2/Bai2_Stepper/step/synthesis/submodules/step_mm_interconnect_0.v Line: 726
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "step_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:debug_avalon_jtag_slave_translator" File: D:/2024/FPGA/codeFPGA_NIOS2/Bai2_Stepper/step/synthesis/submodules/step_mm_interconnect_0.v Line: 790
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "step_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_debug_mem_slave_translator" File: D:/2024/FPGA/codeFPGA_NIOS2/Bai2_Stepper/step/synthesis/submodules/step_mm_interconnect_0.v Line: 854
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "step_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:out4_s1_translator" File: D:/2024/FPGA/codeFPGA_NIOS2/Bai2_Stepper/step/synthesis/submodules/step_mm_interconnect_0.v Line: 918
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "step_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:ram_s1_translator" File: D:/2024/FPGA/codeFPGA_NIOS2/Bai2_Stepper/step/synthesis/submodules/step_mm_interconnect_0.v Line: 1174
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "step_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_data_master_agent" File: D:/2024/FPGA/codeFPGA_NIOS2/Bai2_Stepper/step/synthesis/submodules/step_mm_interconnect_0.v Line: 1255
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "step_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_instruction_master_agent" File: D:/2024/FPGA/codeFPGA_NIOS2/Bai2_Stepper/step/synthesis/submodules/step_mm_interconnect_0.v Line: 1336
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "step_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:debug_avalon_jtag_slave_agent" File: D:/2024/FPGA/codeFPGA_NIOS2/Bai2_Stepper/step/synthesis/submodules/step_mm_interconnect_0.v Line: 1420
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "step_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:debug_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor" File: D:/2024/FPGA/codeFPGA_NIOS2/Bai2_Stepper/step/synthesis/submodules/altera_merlin_slave_agent.sv Line: 608
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "step_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:debug_avalon_jtag_slave_agent_rsp_fifo" File: D:/2024/FPGA/codeFPGA_NIOS2/Bai2_Stepper/step/synthesis/submodules/step_mm_interconnect_0.v Line: 1461
Info (12128): Elaborating entity "step_mm_interconnect_0_router" for hierarchy "step_mm_interconnect_0:mm_interconnect_0|step_mm_interconnect_0_router:router" File: D:/2024/FPGA/codeFPGA_NIOS2/Bai2_Stepper/step/synthesis/submodules/step_mm_interconnect_0.v Line: 2227
Info (12128): Elaborating entity "step_mm_interconnect_0_router_default_decode" for hierarchy "step_mm_interconnect_0:mm_interconnect_0|step_mm_interconnect_0_router:router|step_mm_interconnect_0_router_default_decode:the_default_decode" File: D:/2024/FPGA/codeFPGA_NIOS2/Bai2_Stepper/step/synthesis/submodules/step_mm_interconnect_0_router.sv Line: 185
Info (12128): Elaborating entity "step_mm_interconnect_0_router_002" for hierarchy "step_mm_interconnect_0:mm_interconnect_0|step_mm_interconnect_0_router_002:router_002" File: D:/2024/FPGA/codeFPGA_NIOS2/Bai2_Stepper/step/synthesis/submodules/step_mm_interconnect_0.v Line: 2259
Info (12128): Elaborating entity "step_mm_interconnect_0_router_002_default_decode" for hierarchy "step_mm_interconnect_0:mm_interconnect_0|step_mm_interconnect_0_router_002:router_002|step_mm_interconnect_0_router_002_default_decode:the_default_decode" File: D:/2024/FPGA/codeFPGA_NIOS2/Bai2_Stepper/step/synthesis/submodules/step_mm_interconnect_0_router_002.sv Line: 178
Info (12128): Elaborating entity "step_mm_interconnect_0_cmd_demux" for hierarchy "step_mm_interconnect_0:mm_interconnect_0|step_mm_interconnect_0_cmd_demux:cmd_demux" File: D:/2024/FPGA/codeFPGA_NIOS2/Bai2_Stepper/step/synthesis/submodules/step_mm_interconnect_0.v Line: 2408
Info (12128): Elaborating entity "step_mm_interconnect_0_cmd_mux" for hierarchy "step_mm_interconnect_0:mm_interconnect_0|step_mm_interconnect_0_cmd_mux:cmd_mux" File: D:/2024/FPGA/codeFPGA_NIOS2/Bai2_Stepper/step/synthesis/submodules/step_mm_interconnect_0.v Line: 2484
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "step_mm_interconnect_0:mm_interconnect_0|step_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb" File: D:/2024/FPGA/codeFPGA_NIOS2/Bai2_Stepper/step/synthesis/submodules/step_mm_interconnect_0_cmd_mux.sv Line: 287
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "step_mm_interconnect_0:mm_interconnect_0|step_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: D:/2024/FPGA/codeFPGA_NIOS2/Bai2_Stepper/step/synthesis/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "step_mm_interconnect_0_rsp_demux" for hierarchy "step_mm_interconnect_0:mm_interconnect_0|step_mm_interconnect_0_rsp_demux:rsp_demux" File: D:/2024/FPGA/codeFPGA_NIOS2/Bai2_Stepper/step/synthesis/submodules/step_mm_interconnect_0.v Line: 2645
Info (12128): Elaborating entity "step_mm_interconnect_0_rsp_mux" for hierarchy "step_mm_interconnect_0:mm_interconnect_0|step_mm_interconnect_0_rsp_mux:rsp_mux" File: D:/2024/FPGA/codeFPGA_NIOS2/Bai2_Stepper/step/synthesis/submodules/step_mm_interconnect_0.v Line: 2836
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "step_mm_interconnect_0:mm_interconnect_0|step_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb" File: D:/2024/FPGA/codeFPGA_NIOS2/Bai2_Stepper/step/synthesis/submodules/step_mm_interconnect_0_rsp_mux.sv Line: 390
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "step_mm_interconnect_0:mm_interconnect_0|step_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: D:/2024/FPGA/codeFPGA_NIOS2/Bai2_Stepper/step/synthesis/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "step_mm_interconnect_0_avalon_st_adapter" for hierarchy "step_mm_interconnect_0:mm_interconnect_0|step_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter" File: D:/2024/FPGA/codeFPGA_NIOS2/Bai2_Stepper/step/synthesis/submodules/step_mm_interconnect_0.v Line: 2918
Info (12128): Elaborating entity "step_mm_interconnect_0_avalon_st_adapter_error_adapter_0" for hierarchy "step_mm_interconnect_0:mm_interconnect_0|step_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|step_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0" File: D:/2024/FPGA/codeFPGA_NIOS2/Bai2_Stepper/step/synthesis/submodules/step_mm_interconnect_0_avalon_st_adapter.v Line: 200
Info (12128): Elaborating entity "step_irq_mapper" for hierarchy "step_irq_mapper:irq_mapper" File: D:/2024/FPGA/codeFPGA_NIOS2/Bai2_Stepper/step/synthesis/step.v Line: 238
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "altera_reset_controller:rst_controller" File: D:/2024/FPGA/codeFPGA_NIOS2/Bai2_Stepper/step/synthesis/step.v Line: 301
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1" File: D:/2024/FPGA/codeFPGA_NIOS2/Bai2_Stepper/step/synthesis/submodules/altera_reset_controller.v Line: 208
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" File: D:/2024/FPGA/codeFPGA_NIOS2/Bai2_Stepper/step/synthesis/submodules/altera_reset_controller.v Line: 220
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2024.11.07.14:36:22 Progress: Loading sld80cbc395/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld80cbc395/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: D:/2024/FPGA/codeFPGA_NIOS2/Bai2_Stepper/db/ip/sld80cbc395/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld80cbc395/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: D:/2024/FPGA/codeFPGA_NIOS2/Bai2_Stepper/db/ip/sld80cbc395/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld80cbc395/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: D:/2024/FPGA/codeFPGA_NIOS2/Bai2_Stepper/db/ip/sld80cbc395/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld80cbc395/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: D:/2024/FPGA/codeFPGA_NIOS2/Bai2_Stepper/db/ip/sld80cbc395/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld80cbc395/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: D:/2024/FPGA/codeFPGA_NIOS2/Bai2_Stepper/db/ip/sld80cbc395/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 142
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: D:/2024/FPGA/codeFPGA_NIOS2/Bai2_Stepper/db/ip/sld80cbc395/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld80cbc395/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: D:/2024/FPGA/codeFPGA_NIOS2/Bai2_Stepper/db/ip/sld80cbc395/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Warning (12241): 3 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13000): Registers with preset signals will power-up high File: d:/fpga/quartus/libraries/megafunctions/alt_jtag_atlantic.v Line: 193
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 12 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file D:/2024/FPGA/codeFPGA_NIOS2/Bai2_Stepper/output_files/step.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 2455 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 5 input pins
    Info (21059): Implemented 5 output pins
    Info (21061): Implemented 2108 logic cells
    Info (21064): Implemented 336 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 4916 megabytes
    Info: Processing ended: Thu Nov 07 14:36:43 2024
    Info: Elapsed time: 00:00:42
    Info: Total CPU time (on all processors): 00:00:27


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in D:/2024/FPGA/codeFPGA_NIOS2/Bai2_Stepper/output_files/step.map.smsg.


