SIM             = icarus
WAVE            = False
TOPLEVEL_LANG   = verilog
VERILOG_SOURCES = /code/rtl/SR_flipflop.sv
TOPLEVEL        = SR_flipflop
MODULE          = test_SR_flipflop
PYTHONPATH      = /src
HASH            = 1-rtl-design