<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.9.1"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>SPR23e BMU firmware: ADC_Type Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">SPR23e BMU firmware
   </div>
   <div id="projectbrief">Firmware for the Battery Management System of the SPR23e</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.1 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('struct_a_d_c___type.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle">
<div class="title">ADC_Type Struct Reference<div class="ingroups"><a class="el" href="group___peripheral__access__layer___s32_k148.html">Device Peripheral Access Layer for S32K148</a> &raquo; <a class="el" href="group___a_d_c___peripheral___access___layer.html">ADC Peripheral Access Layer</a></div></div>  </div>
</div><!--header-->
<div class="contents">

<p>ADC - Register Layout Typedef.  
 <a href="struct_a_d_c___type.html#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="_s32_k148_8h_source.html">S32K148.h</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:a1d6368ee89d9a8c206c04e9f232832f9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_a_d_c___type.html#a1d6368ee89d9a8c206c04e9f232832f9">SC1</a> [<a class="el" href="group___a_d_c___peripheral___access___layer.html#gad1b5275cc9fbdba08614fca93c5e30ef">ADC_SC1_COUNT</a>]</td></tr>
<tr class="memdesc:a1d6368ee89d9a8c206c04e9f232832f9"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC Status and Control Register 1, array offset: 0x0, array step: 0x4.  <a href="struct_a_d_c___type.html#a1d6368ee89d9a8c206c04e9f232832f9">More...</a><br /></td></tr>
<tr class="separator:a1d6368ee89d9a8c206c04e9f232832f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abecccecd01b0d465123a2dc166db4141"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_a_d_c___type.html#abecccecd01b0d465123a2dc166db4141">CFG1</a></td></tr>
<tr class="memdesc:abecccecd01b0d465123a2dc166db4141"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC Configuration Register 1, offset: 0x40.  <a href="struct_a_d_c___type.html#abecccecd01b0d465123a2dc166db4141">More...</a><br /></td></tr>
<tr class="separator:abecccecd01b0d465123a2dc166db4141"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a722c7bd03a5d7b185bf43bdb5f846d43"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_a_d_c___type.html#a722c7bd03a5d7b185bf43bdb5f846d43">CFG2</a></td></tr>
<tr class="memdesc:a722c7bd03a5d7b185bf43bdb5f846d43"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC Configuration Register 2, offset: 0x44.  <a href="struct_a_d_c___type.html#a722c7bd03a5d7b185bf43bdb5f846d43">More...</a><br /></td></tr>
<tr class="separator:a722c7bd03a5d7b185bf43bdb5f846d43"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afaf6701c855d98130292ee26d5738446"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_a_d_c___type.html#afaf6701c855d98130292ee26d5738446">R</a> [<a class="el" href="group___a_d_c___peripheral___access___layer.html#ga2017fd646769acfc9ad3fab489690612">ADC_R_COUNT</a>]</td></tr>
<tr class="memdesc:afaf6701c855d98130292ee26d5738446"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC Data Result Registers, array offset: 0x48, array step: 0x4.  <a href="struct_a_d_c___type.html#afaf6701c855d98130292ee26d5738446">More...</a><br /></td></tr>
<tr class="separator:afaf6701c855d98130292ee26d5738446"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa05eda2e0e19c5d8a87bd87bd1d4848c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_a_d_c___type.html#aa05eda2e0e19c5d8a87bd87bd1d4848c">CV</a> [<a class="el" href="group___a_d_c___peripheral___access___layer.html#ga2ef8fd71cc55a49d26442b33afccd6d4">ADC_CV_COUNT</a>]</td></tr>
<tr class="memdesc:aa05eda2e0e19c5d8a87bd87bd1d4848c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Compare Value Registers, array offset: 0x88, array step: 0x4.  <a href="struct_a_d_c___type.html#aa05eda2e0e19c5d8a87bd87bd1d4848c">More...</a><br /></td></tr>
<tr class="separator:aa05eda2e0e19c5d8a87bd87bd1d4848c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab3540714d43d0b62818c72e8dc20d90a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_a_d_c___type.html#ab3540714d43d0b62818c72e8dc20d90a">SC2</a></td></tr>
<tr class="memdesc:ab3540714d43d0b62818c72e8dc20d90a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Status and Control Register 2, offset: 0x90.  <a href="struct_a_d_c___type.html#ab3540714d43d0b62818c72e8dc20d90a">More...</a><br /></td></tr>
<tr class="separator:ab3540714d43d0b62818c72e8dc20d90a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac9553a6641fb9da34cb7a0b63c7b2d4e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_a_d_c___type.html#ac9553a6641fb9da34cb7a0b63c7b2d4e">SC3</a></td></tr>
<tr class="memdesc:ac9553a6641fb9da34cb7a0b63c7b2d4e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Status and Control Register 3, offset: 0x94.  <a href="struct_a_d_c___type.html#ac9553a6641fb9da34cb7a0b63c7b2d4e">More...</a><br /></td></tr>
<tr class="separator:ac9553a6641fb9da34cb7a0b63c7b2d4e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a41685226eb072151f6bfcbedaaa378da"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_a_d_c___type.html#a41685226eb072151f6bfcbedaaa378da">BASE_OFS</a></td></tr>
<tr class="memdesc:a41685226eb072151f6bfcbedaaa378da"><td class="mdescLeft">&#160;</td><td class="mdescRight">BASE Offset Register, offset: 0x98.  <a href="struct_a_d_c___type.html#a41685226eb072151f6bfcbedaaa378da">More...</a><br /></td></tr>
<tr class="separator:a41685226eb072151f6bfcbedaaa378da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9c229965c5de3a76f0f694f7f008bd27"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_a_d_c___type.html#a9c229965c5de3a76f0f694f7f008bd27">OFS</a></td></tr>
<tr class="memdesc:a9c229965c5de3a76f0f694f7f008bd27"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC Offset Correction Register, offset: 0x9C.  <a href="struct_a_d_c___type.html#a9c229965c5de3a76f0f694f7f008bd27">More...</a><br /></td></tr>
<tr class="separator:a9c229965c5de3a76f0f694f7f008bd27"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aab93507c41fe66c77f56c0668a3e89a5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_a_d_c___type.html#aab93507c41fe66c77f56c0668a3e89a5">USR_OFS</a></td></tr>
<tr class="memdesc:aab93507c41fe66c77f56c0668a3e89a5"><td class="mdescLeft">&#160;</td><td class="mdescRight">USER Offset Correction Register, offset: 0xA0.  <a href="struct_a_d_c___type.html#aab93507c41fe66c77f56c0668a3e89a5">More...</a><br /></td></tr>
<tr class="separator:aab93507c41fe66c77f56c0668a3e89a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a64b099d30a5f2caccaaa9d6dc7cd7f79"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_a_d_c___type.html#a64b099d30a5f2caccaaa9d6dc7cd7f79">XOFS</a></td></tr>
<tr class="memdesc:a64b099d30a5f2caccaaa9d6dc7cd7f79"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC X Offset Correction Register, offset: 0xA4.  <a href="struct_a_d_c___type.html#a64b099d30a5f2caccaaa9d6dc7cd7f79">More...</a><br /></td></tr>
<tr class="separator:a64b099d30a5f2caccaaa9d6dc7cd7f79"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a909abf44af7556d037012591921f7aca"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_a_d_c___type.html#a909abf44af7556d037012591921f7aca">YOFS</a></td></tr>
<tr class="memdesc:a909abf44af7556d037012591921f7aca"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC Y Offset Correction Register, offset: 0xA8.  <a href="struct_a_d_c___type.html#a909abf44af7556d037012591921f7aca">More...</a><br /></td></tr>
<tr class="separator:a909abf44af7556d037012591921f7aca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a15f874ab0973cd3405834e3dffc172dd"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_a_d_c___type.html#a15f874ab0973cd3405834e3dffc172dd">G</a></td></tr>
<tr class="memdesc:a15f874ab0973cd3405834e3dffc172dd"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC Gain Register, offset: 0xAC.  <a href="struct_a_d_c___type.html#a15f874ab0973cd3405834e3dffc172dd">More...</a><br /></td></tr>
<tr class="separator:a15f874ab0973cd3405834e3dffc172dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9831667aad2400968861c2e5fa26423c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_a_d_c___type.html#a9831667aad2400968861c2e5fa26423c">UG</a></td></tr>
<tr class="memdesc:a9831667aad2400968861c2e5fa26423c"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC User Gain Register, offset: 0xB0.  <a href="struct_a_d_c___type.html#a9831667aad2400968861c2e5fa26423c">More...</a><br /></td></tr>
<tr class="separator:a9831667aad2400968861c2e5fa26423c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae959a34b13cf9ea0076fda72fcf4cf70"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_a_d_c___type.html#ae959a34b13cf9ea0076fda72fcf4cf70">CLPS</a></td></tr>
<tr class="memdesc:ae959a34b13cf9ea0076fda72fcf4cf70"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC General Calibration Value Register S, offset: 0xB4.  <a href="struct_a_d_c___type.html#ae959a34b13cf9ea0076fda72fcf4cf70">More...</a><br /></td></tr>
<tr class="separator:ae959a34b13cf9ea0076fda72fcf4cf70"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acc34fda0519e96304c90539eaa110979"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_a_d_c___type.html#acc34fda0519e96304c90539eaa110979">CLP3</a></td></tr>
<tr class="memdesc:acc34fda0519e96304c90539eaa110979"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC Plus-Side General Calibration Value Register 3, offset: 0xB8.  <a href="struct_a_d_c___type.html#acc34fda0519e96304c90539eaa110979">More...</a><br /></td></tr>
<tr class="separator:acc34fda0519e96304c90539eaa110979"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a07deba1a9895548e459d751b6d4a9a9b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_a_d_c___type.html#a07deba1a9895548e459d751b6d4a9a9b">CLP2</a></td></tr>
<tr class="memdesc:a07deba1a9895548e459d751b6d4a9a9b"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC Plus-Side General Calibration Value Register 2, offset: 0xBC.  <a href="struct_a_d_c___type.html#a07deba1a9895548e459d751b6d4a9a9b">More...</a><br /></td></tr>
<tr class="separator:a07deba1a9895548e459d751b6d4a9a9b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa7869ef75cfd5cd705846e5ab901e275"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_a_d_c___type.html#aa7869ef75cfd5cd705846e5ab901e275">CLP1</a></td></tr>
<tr class="memdesc:aa7869ef75cfd5cd705846e5ab901e275"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC Plus-Side General Calibration Value Register 1, offset: 0xC0.  <a href="struct_a_d_c___type.html#aa7869ef75cfd5cd705846e5ab901e275">More...</a><br /></td></tr>
<tr class="separator:aa7869ef75cfd5cd705846e5ab901e275"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a01995af9e111222e08476c9aee76677c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_a_d_c___type.html#a01995af9e111222e08476c9aee76677c">CLP0</a></td></tr>
<tr class="memdesc:a01995af9e111222e08476c9aee76677c"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC Plus-Side General Calibration Value Register 0, offset: 0xC4.  <a href="struct_a_d_c___type.html#a01995af9e111222e08476c9aee76677c">More...</a><br /></td></tr>
<tr class="separator:a01995af9e111222e08476c9aee76677c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab13ee71bf26f9ca755a1d89bb0849dd4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_a_d_c___type.html#ab13ee71bf26f9ca755a1d89bb0849dd4">CLPX</a></td></tr>
<tr class="memdesc:ab13ee71bf26f9ca755a1d89bb0849dd4"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC Plus-Side General Calibration Value Register X, offset: 0xC8.  <a href="struct_a_d_c___type.html#ab13ee71bf26f9ca755a1d89bb0849dd4">More...</a><br /></td></tr>
<tr class="separator:ab13ee71bf26f9ca755a1d89bb0849dd4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a12a348b4e6f4287a0230b005953f861a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_a_d_c___type.html#a12a348b4e6f4287a0230b005953f861a">CLP9</a></td></tr>
<tr class="memdesc:a12a348b4e6f4287a0230b005953f861a"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC Plus-Side General Calibration Value Register 9, offset: 0xCC.  <a href="struct_a_d_c___type.html#a12a348b4e6f4287a0230b005953f861a">More...</a><br /></td></tr>
<tr class="separator:a12a348b4e6f4287a0230b005953f861a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5c0dc152bdb1c4da81ec36d437d1e149"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_a_d_c___type.html#a5c0dc152bdb1c4da81ec36d437d1e149">CLPS_OFS</a></td></tr>
<tr class="memdesc:a5c0dc152bdb1c4da81ec36d437d1e149"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC General Calibration Offset Value Register S, offset: 0xD0.  <a href="struct_a_d_c___type.html#a5c0dc152bdb1c4da81ec36d437d1e149">More...</a><br /></td></tr>
<tr class="separator:a5c0dc152bdb1c4da81ec36d437d1e149"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a55da0a5df9196abf2c9839458601637a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_a_d_c___type.html#a55da0a5df9196abf2c9839458601637a">CLP3_OFS</a></td></tr>
<tr class="memdesc:a55da0a5df9196abf2c9839458601637a"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC Plus-Side General Calibration Offset Value Register 3, offset: 0xD4.  <a href="struct_a_d_c___type.html#a55da0a5df9196abf2c9839458601637a">More...</a><br /></td></tr>
<tr class="separator:a55da0a5df9196abf2c9839458601637a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa2ca59cdf3349e9935a9cca2cd57cd1f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_a_d_c___type.html#aa2ca59cdf3349e9935a9cca2cd57cd1f">CLP2_OFS</a></td></tr>
<tr class="memdesc:aa2ca59cdf3349e9935a9cca2cd57cd1f"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC Plus-Side General Calibration Offset Value Register 2, offset: 0xD8.  <a href="struct_a_d_c___type.html#aa2ca59cdf3349e9935a9cca2cd57cd1f">More...</a><br /></td></tr>
<tr class="separator:aa2ca59cdf3349e9935a9cca2cd57cd1f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6f1db243b2da0d84410ae6e6c0e63f50"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_a_d_c___type.html#a6f1db243b2da0d84410ae6e6c0e63f50">CLP1_OFS</a></td></tr>
<tr class="memdesc:a6f1db243b2da0d84410ae6e6c0e63f50"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC Plus-Side General Calibration Offset Value Register 1, offset: 0xDC.  <a href="struct_a_d_c___type.html#a6f1db243b2da0d84410ae6e6c0e63f50">More...</a><br /></td></tr>
<tr class="separator:a6f1db243b2da0d84410ae6e6c0e63f50"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a76599aad4a390d6c50d633921a9594eb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_a_d_c___type.html#a76599aad4a390d6c50d633921a9594eb">CLP0_OFS</a></td></tr>
<tr class="memdesc:a76599aad4a390d6c50d633921a9594eb"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC Plus-Side General Calibration Offset Value Register 0, offset: 0xE0.  <a href="struct_a_d_c___type.html#a76599aad4a390d6c50d633921a9594eb">More...</a><br /></td></tr>
<tr class="separator:a76599aad4a390d6c50d633921a9594eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af4b6e1f32c98c9cae8cffe26b93a31ed"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_a_d_c___type.html#af4b6e1f32c98c9cae8cffe26b93a31ed">CLPX_OFS</a></td></tr>
<tr class="memdesc:af4b6e1f32c98c9cae8cffe26b93a31ed"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC Plus-Side General Calibration Offset Value Register X, offset: 0xE4.  <a href="struct_a_d_c___type.html#af4b6e1f32c98c9cae8cffe26b93a31ed">More...</a><br /></td></tr>
<tr class="separator:af4b6e1f32c98c9cae8cffe26b93a31ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3d0f7ffea46bc91fef7c94b00c1fa811"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_a_d_c___type.html#a3d0f7ffea46bc91fef7c94b00c1fa811">CLP9_OFS</a></td></tr>
<tr class="memdesc:a3d0f7ffea46bc91fef7c94b00c1fa811"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC Plus-Side General Calibration Offset Value Register 9, offset: 0xE8.  <a href="struct_a_d_c___type.html#a3d0f7ffea46bc91fef7c94b00c1fa811">More...</a><br /></td></tr>
<tr class="separator:a3d0f7ffea46bc91fef7c94b00c1fa811"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abc36545658b11a98b00c51de3a3c5d42"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_a_d_c___type.html#abc36545658b11a98b00c51de3a3c5d42">RESERVED_0</a> [28]</td></tr>
<tr class="separator:abc36545658b11a98b00c51de3a3c5d42"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a435c7793b3fea755d48dd570d5e50ca4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_a_d_c___type.html#a435c7793b3fea755d48dd570d5e50ca4">aSC1</a> [<a class="el" href="group___a_d_c___peripheral___access___layer.html#ga4461adf358d1eb810b6ae170c5052823">ADC_aSC1_COUNT</a>]</td></tr>
<tr class="memdesc:a435c7793b3fea755d48dd570d5e50ca4"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC Status and Control Register 1 (alias)..ADC Status and Control Register 1, array offset: 0x108, array step: 0x4.  <a href="struct_a_d_c___type.html#a435c7793b3fea755d48dd570d5e50ca4">More...</a><br /></td></tr>
<tr class="separator:a435c7793b3fea755d48dd570d5e50ca4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7cfe22443df58f76a56f15d7a648b77e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_a_d_c___type.html#a7cfe22443df58f76a56f15d7a648b77e">aR</a> [<a class="el" href="group___a_d_c___peripheral___access___layer.html#ga27079677cc830a2a398830bbdd2383a8">ADC_aR_COUNT</a>]</td></tr>
<tr class="memdesc:a7cfe22443df58f76a56f15d7a648b77e"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC Data Result Registers (alias)..ADC Data Result Registers, array offset: 0x188, array step: 0x4.  <a href="struct_a_d_c___type.html#a7cfe22443df58f76a56f15d7a648b77e">More...</a><br /></td></tr>
<tr class="separator:a7cfe22443df58f76a56f15d7a648b77e"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>ADC - Register Layout Typedef. </p>
</div><h2 class="groupheader">Field Documentation</h2>
<a id="a7cfe22443df58f76a56f15d7a648b77e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7cfe22443df58f76a56f15d7a648b77e">&#9670;&nbsp;</a></span>aR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t aR[<a class="el" href="group___a_d_c___peripheral___access___layer.html#ga27079677cc830a2a398830bbdd2383a8">ADC_aR_COUNT</a>]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADC Data Result Registers (alias)..ADC Data Result Registers, array offset: 0x188, array step: 0x4. </p>

</div>
</div>
<a id="a435c7793b3fea755d48dd570d5e50ca4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a435c7793b3fea755d48dd570d5e50ca4">&#9670;&nbsp;</a></span>aSC1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t aSC1[<a class="el" href="group___a_d_c___peripheral___access___layer.html#ga4461adf358d1eb810b6ae170c5052823">ADC_aSC1_COUNT</a>]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADC Status and Control Register 1 (alias)..ADC Status and Control Register 1, array offset: 0x108, array step: 0x4. </p>

</div>
</div>
<a id="a41685226eb072151f6bfcbedaaa378da"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a41685226eb072151f6bfcbedaaa378da">&#9670;&nbsp;</a></span>BASE_OFS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t BASE_OFS</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>BASE Offset Register, offset: 0x98. </p>

</div>
</div>
<a id="abecccecd01b0d465123a2dc166db4141"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abecccecd01b0d465123a2dc166db4141">&#9670;&nbsp;</a></span>CFG1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CFG1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADC Configuration Register 1, offset: 0x40. </p>

</div>
</div>
<a id="a722c7bd03a5d7b185bf43bdb5f846d43"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a722c7bd03a5d7b185bf43bdb5f846d43">&#9670;&nbsp;</a></span>CFG2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CFG2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADC Configuration Register 2, offset: 0x44. </p>

</div>
</div>
<a id="a01995af9e111222e08476c9aee76677c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a01995af9e111222e08476c9aee76677c">&#9670;&nbsp;</a></span>CLP0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CLP0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADC Plus-Side General Calibration Value Register 0, offset: 0xC4. </p>

</div>
</div>
<a id="a76599aad4a390d6c50d633921a9594eb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a76599aad4a390d6c50d633921a9594eb">&#9670;&nbsp;</a></span>CLP0_OFS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CLP0_OFS</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADC Plus-Side General Calibration Offset Value Register 0, offset: 0xE0. </p>

</div>
</div>
<a id="aa7869ef75cfd5cd705846e5ab901e275"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa7869ef75cfd5cd705846e5ab901e275">&#9670;&nbsp;</a></span>CLP1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CLP1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADC Plus-Side General Calibration Value Register 1, offset: 0xC0. </p>

</div>
</div>
<a id="a6f1db243b2da0d84410ae6e6c0e63f50"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6f1db243b2da0d84410ae6e6c0e63f50">&#9670;&nbsp;</a></span>CLP1_OFS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CLP1_OFS</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADC Plus-Side General Calibration Offset Value Register 1, offset: 0xDC. </p>

</div>
</div>
<a id="a07deba1a9895548e459d751b6d4a9a9b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a07deba1a9895548e459d751b6d4a9a9b">&#9670;&nbsp;</a></span>CLP2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CLP2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADC Plus-Side General Calibration Value Register 2, offset: 0xBC. </p>

</div>
</div>
<a id="aa2ca59cdf3349e9935a9cca2cd57cd1f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa2ca59cdf3349e9935a9cca2cd57cd1f">&#9670;&nbsp;</a></span>CLP2_OFS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CLP2_OFS</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADC Plus-Side General Calibration Offset Value Register 2, offset: 0xD8. </p>

</div>
</div>
<a id="acc34fda0519e96304c90539eaa110979"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acc34fda0519e96304c90539eaa110979">&#9670;&nbsp;</a></span>CLP3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CLP3</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADC Plus-Side General Calibration Value Register 3, offset: 0xB8. </p>

</div>
</div>
<a id="a55da0a5df9196abf2c9839458601637a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a55da0a5df9196abf2c9839458601637a">&#9670;&nbsp;</a></span>CLP3_OFS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CLP3_OFS</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADC Plus-Side General Calibration Offset Value Register 3, offset: 0xD4. </p>

</div>
</div>
<a id="a12a348b4e6f4287a0230b005953f861a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a12a348b4e6f4287a0230b005953f861a">&#9670;&nbsp;</a></span>CLP9</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CLP9</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADC Plus-Side General Calibration Value Register 9, offset: 0xCC. </p>

</div>
</div>
<a id="a3d0f7ffea46bc91fef7c94b00c1fa811"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3d0f7ffea46bc91fef7c94b00c1fa811">&#9670;&nbsp;</a></span>CLP9_OFS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CLP9_OFS</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADC Plus-Side General Calibration Offset Value Register 9, offset: 0xE8. </p>

</div>
</div>
<a id="ae959a34b13cf9ea0076fda72fcf4cf70"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae959a34b13cf9ea0076fda72fcf4cf70">&#9670;&nbsp;</a></span>CLPS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CLPS</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADC General Calibration Value Register S, offset: 0xB4. </p>

</div>
</div>
<a id="a5c0dc152bdb1c4da81ec36d437d1e149"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5c0dc152bdb1c4da81ec36d437d1e149">&#9670;&nbsp;</a></span>CLPS_OFS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CLPS_OFS</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADC General Calibration Offset Value Register S, offset: 0xD0. </p>

</div>
</div>
<a id="ab13ee71bf26f9ca755a1d89bb0849dd4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab13ee71bf26f9ca755a1d89bb0849dd4">&#9670;&nbsp;</a></span>CLPX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CLPX</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADC Plus-Side General Calibration Value Register X, offset: 0xC8. </p>

</div>
</div>
<a id="af4b6e1f32c98c9cae8cffe26b93a31ed"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af4b6e1f32c98c9cae8cffe26b93a31ed">&#9670;&nbsp;</a></span>CLPX_OFS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CLPX_OFS</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADC Plus-Side General Calibration Offset Value Register X, offset: 0xE4. </p>

</div>
</div>
<a id="aa05eda2e0e19c5d8a87bd87bd1d4848c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa05eda2e0e19c5d8a87bd87bd1d4848c">&#9670;&nbsp;</a></span>CV</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CV[<a class="el" href="group___a_d_c___peripheral___access___layer.html#ga2ef8fd71cc55a49d26442b33afccd6d4">ADC_CV_COUNT</a>]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Compare Value Registers, array offset: 0x88, array step: 0x4. </p>

</div>
</div>
<a id="a15f874ab0973cd3405834e3dffc172dd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a15f874ab0973cd3405834e3dffc172dd">&#9670;&nbsp;</a></span>G</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t G</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADC Gain Register, offset: 0xAC. </p>

</div>
</div>
<a id="a9c229965c5de3a76f0f694f7f008bd27"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9c229965c5de3a76f0f694f7f008bd27">&#9670;&nbsp;</a></span>OFS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t OFS</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADC Offset Correction Register, offset: 0x9C. </p>

</div>
</div>
<a id="afaf6701c855d98130292ee26d5738446"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afaf6701c855d98130292ee26d5738446">&#9670;&nbsp;</a></span>R</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_s32_k148_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t R[<a class="el" href="group___a_d_c___peripheral___access___layer.html#ga2017fd646769acfc9ad3fab489690612">ADC_R_COUNT</a>]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADC Data Result Registers, array offset: 0x48, array step: 0x4. </p>

</div>
</div>
<a id="abc36545658b11a98b00c51de3a3c5d42"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abc36545658b11a98b00c51de3a3c5d42">&#9670;&nbsp;</a></span>RESERVED_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t RESERVED_0[28]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1d6368ee89d9a8c206c04e9f232832f9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1d6368ee89d9a8c206c04e9f232832f9">&#9670;&nbsp;</a></span>SC1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SC1[<a class="el" href="group___a_d_c___peripheral___access___layer.html#gad1b5275cc9fbdba08614fca93c5e30ef">ADC_SC1_COUNT</a>]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADC Status and Control Register 1, array offset: 0x0, array step: 0x4. </p>

</div>
</div>
<a id="ab3540714d43d0b62818c72e8dc20d90a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab3540714d43d0b62818c72e8dc20d90a">&#9670;&nbsp;</a></span>SC2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SC2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Status and Control Register 2, offset: 0x90. </p>

</div>
</div>
<a id="ac9553a6641fb9da34cb7a0b63c7b2d4e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac9553a6641fb9da34cb7a0b63c7b2d4e">&#9670;&nbsp;</a></span>SC3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SC3</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Status and Control Register 3, offset: 0x94. </p>

</div>
</div>
<a id="a9831667aad2400968861c2e5fa26423c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9831667aad2400968861c2e5fa26423c">&#9670;&nbsp;</a></span>UG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t UG</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADC User Gain Register, offset: 0xB0. </p>

</div>
</div>
<a id="aab93507c41fe66c77f56c0668a3e89a5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aab93507c41fe66c77f56c0668a3e89a5">&#9670;&nbsp;</a></span>USR_OFS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t USR_OFS</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>USER Offset Correction Register, offset: 0xA0. </p>

</div>
</div>
<a id="a64b099d30a5f2caccaaa9d6dc7cd7f79"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a64b099d30a5f2caccaaa9d6dc7cd7f79">&#9670;&nbsp;</a></span>XOFS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t XOFS</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADC X Offset Correction Register, offset: 0xA4. </p>

</div>
</div>
<a id="a909abf44af7556d037012591921f7aca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a909abf44af7556d037012591921f7aca">&#9670;&nbsp;</a></span>YOFS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_s32_k148_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t YOFS</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADC Y Offset Correction Register, offset: 0xA8. </p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li>include/<a class="el" href="_s32_k148_8h_source.html">S32K148.h</a></li>
</ul>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="struct_a_d_c___type.html">ADC_Type</a></li>
    <li class="footer">Generated by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.1 </li>
  </ul>
</div>
</body>
</html>
