{"sha": "0197d76bfafb3d84b4df1b80b5e01f02a9272a37", "node_id": "MDY6Q29tbWl0MTM2NTMxMDA6MDE5N2Q3NmJmYWZiM2Q4NGI0ZGYxYjgwYjVlMDFmMDJhOTI3MmEzNw==", "commit": {"author": {"name": "Vladimir Makarov", "email": "vmakarov@gcc.gnu.org", "date": "1998-12-18T10:46:41Z"}, "committer": {"name": "Vladimir Makarov", "email": "vmakarov@gcc.gnu.org", "date": "1998-12-18T10:46:41Z"}, "message": "[multiple changes]\n\n1998-12-17  Vladimir N. Makarov  <vmakarov@cygnus.com>\n\t* config/i60/i960.md (extendqihi2): Fix typo (usage ',' instead of\n\t';').\n1998-12-17  Michael Tiemann  <tiemann@axon.cygnus.com>\n\t* i960.md (extend*, zero_extend*): Don't generate rtl that looks\n\tlike (subreg:SI (reg:SI N) 0), because it's wrong, and it hides\n\toptimizations from the combiner.\n\nFrom-SVN: r24371", "tree": {"sha": "2810c501168f10f075a65cce45537d7f543d97cf", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/2810c501168f10f075a65cce45537d7f543d97cf"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/0197d76bfafb3d84b4df1b80b5e01f02a9272a37", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/0197d76bfafb3d84b4df1b80b5e01f02a9272a37", "html_url": "https://github.com/Rust-GCC/gccrs/commit/0197d76bfafb3d84b4df1b80b5e01f02a9272a37", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/0197d76bfafb3d84b4df1b80b5e01f02a9272a37/comments", "author": null, "committer": null, "parents": [{"sha": "847fe79126aff98c81d1c6c4e281954c172a74de", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/847fe79126aff98c81d1c6c4e281954c172a74de", "html_url": "https://github.com/Rust-GCC/gccrs/commit/847fe79126aff98c81d1c6c4e281954c172a74de"}], "stats": {"total": 29, "additions": 23, "deletions": 6}, "files": [{"sha": "7cfdd145cfbb8aceec21a681846710bb348330d0", "filename": "gcc/ChangeLog", "status": "modified", "additions": 11, "deletions": 0, "changes": 11, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/0197d76bfafb3d84b4df1b80b5e01f02a9272a37/gcc%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/0197d76bfafb3d84b4df1b80b5e01f02a9272a37/gcc%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2FChangeLog?ref=0197d76bfafb3d84b4df1b80b5e01f02a9272a37", "patch": "@@ -25,6 +25,17 @@ Thu Dec 17 12:31:12 1998  Jim Wilson  <wilson@cygnus.com>\n \t* Makefile.in (INTERNAL_CFLAGS): Add SCHED_CFLAGS.\n \t(ALL_CFLAGS): Delete SCHED_CFLAGS.\n \n+1998-12-17  Vladimir N. Makarov  <vmakarov@cygnus.com>\n+\n+\t* config/i60/i960.md (extendqihi2): Fix typo (usage ',' instead of\n+\t';').\n+\n+1998-12-17  Michael Tiemann  <tiemann@axon.cygnus.com>\n+\n+\t* i960.md (extend*, zero_extend*): Don't generate rtl that looks\n+\tlike (subreg:SI (reg:SI N) 0), because it's wrong, and it hides\n+\toptimizations from the combiner.\n+\n Thu Dec 17 08:27:03 1998  J\"orn Rennecke <amylaar@cygnus.co.uk>\n \n \t* loop.c (combine_givs_used_by_other): Don't depend on n_times_set."}, {"sha": "ff73bd78fd293ce8d10b63390d742ba50ccbdbea", "filename": "gcc/config/i960/i960.md", "status": "modified", "additions": 12, "deletions": 6, "changes": 18, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/0197d76bfafb3d84b4df1b80b5e01f02a9272a37/gcc%2Fconfig%2Fi960%2Fi960.md", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/0197d76bfafb3d84b4df1b80b5e01f02a9272a37/gcc%2Fconfig%2Fi960%2Fi960.md", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Fi960%2Fi960.md?ref=0197d76bfafb3d84b4df1b80b5e01f02a9272a37", "patch": "@@ -1193,7 +1193,8 @@\n \t  op1_subreg_word = SUBREG_WORD (operand1);\n \t  operand1 = SUBREG_REG (operand1);\n \t}\n-      operand1 = gen_rtx (SUBREG, SImode, operand1, op1_subreg_word);\n+      if (GET_MODE (operand1) != SImode)\n+\toperand1 = gen_rtx (SUBREG, SImode, operand1, op1_subreg_word);\n \n       emit_insn (gen_ashlsi3 (temp, operand1, shift_16));\n       emit_insn (gen_ashrsi3 (operand0, temp, shift_16));\n@@ -1227,7 +1228,8 @@\n \t  op1_subreg_word = SUBREG_WORD (operand1);\n \t  operand1 = SUBREG_REG (operand1);\n \t}\n-      operand1 = gen_rtx (SUBREG, SImode, operand1, op1_subreg_word),\n+      if (GET_MODE (operand1) != SImode)\n+\toperand1 = gen_rtx (SUBREG, SImode, operand1, op1_subreg_word);\n \n       emit_insn (gen_ashlsi3 (temp, operand1, shift_24));\n       emit_insn (gen_ashrsi3 (operand0, temp, shift_24));\n@@ -1263,7 +1265,8 @@\n \t  op1_subreg_word = SUBREG_WORD (operand1);\n \t  operand1 = SUBREG_REG (operand1);\n \t}\n-      operand1 = gen_rtx (SUBREG, SImode, operand1, op1_subreg_word);\n+      if (GET_MODE (operand1) != SImode)\n+\toperand1 = gen_rtx (SUBREG, SImode, operand1, op1_subreg_word);\n \n       if (GET_CODE (operand0) == SUBREG)\n \t{\n@@ -1306,7 +1309,8 @@\n \t  op1_subreg_word = SUBREG_WORD (operand1);\n \t  operand1 = SUBREG_REG (operand1);\n \t}\n-      operand1 = gen_rtx (SUBREG, SImode, operand1, op1_subreg_word);\n+      if (GET_MODE (operand1) != SImode)\n+\toperand1 = gen_rtx (SUBREG, SImode, operand1, op1_subreg_word);\n \n       emit_insn (gen_ashlsi3 (temp, operand1, shift_16));\n       emit_insn (gen_lshrsi3 (operand0, temp, shift_16));\n@@ -1345,7 +1349,8 @@\n \t  op1_subreg_word = SUBREG_WORD (operand1);\n \t  operand1 = SUBREG_REG (operand1);\n \t}\n-      operand1 = gen_rtx (SUBREG, SImode, operand1, op1_subreg_word);\n+      if (GET_MODE (operand1) != SImode)\n+\toperand1 = gen_rtx (SUBREG, SImode, operand1, op1_subreg_word);\n \n       emit_insn (gen_ashlsi3 (temp, operand1, shift_24));\n       emit_insn (gen_lshrsi3 (operand0, temp, shift_24));\n@@ -1381,7 +1386,8 @@\n \t  op1_subreg_word = SUBREG_WORD (operand1);\n \t  operand1 = SUBREG_REG (operand1);\n \t}\n-      operand1 = gen_rtx (SUBREG, SImode, operand1, op1_subreg_word);\n+      if (GET_MODE (operand1) != SImode)\n+\toperand1 = gen_rtx (SUBREG, SImode, operand1, op1_subreg_word);\n \n       if (GET_CODE (operand0) == SUBREG)\n \t{"}]}