[Rocket](Readme.md)/[util](https://github.com/freechipsproject/rocket-chip/tree/master/src/main/scala/util)
========================
*This utility package provides a variety of common Scala and Chisel constructs that are re-used across multiple other packages.*

**********************

+ **[Arbiters](util/Arbiters.md)**
  Rocket extended arbiters.
+ **[AsyncBundle](util/AsyncBundle.md)**
  unified cross clock-domain queue interface.
+ **[AsyncQueue](util/AsyncQueue.md)**
  a cross clock-domain queue.
+ **[BlackBoxRegs](util/BlackBoxRegs.md)**
  asynchronous reset registers.
+ **[ClockDivider](util/ClockDivider.md)**
  Verilog blackbox of clock divider.
+ **[Counters](util/Counters.md)**
  counters.
+ **[Crossing](util/Crossing.md)**
+ **[GeneratorUtils](util/GeneratorUtils.md)**
  utilities used when generating FIRRTL for a LazyModule.
+ **[Repeater](util/Repeater.md)**


<br><br><br><p align="right">
<sub>
Last updated: 08/08/2017<br>
[CC BY-NC-SA 4.0](https://creativecommons.org/licenses/by-nc-sa/4.0/), &copy; (2017) [Wei Song](mailto:wsong83@gmail.com)<br>
[Apache 2.0](https://github.com/freechipsproject/rocket-chip/blob/master/LICENSE.SiFive), &copy; (2016-2017) SiFive, Inc<br>
[BSD](https://github.com/freechipsproject/rocket-chip/blob/master/LICENSE.Berkeley), &copy; (2012-2014, 2016) The Regents of the University of California (Regents)
</sub>
</p>
