============================================================
  Generated by:           Genus(TM) Synthesis Solution GENUS15.22 - 15.20-s024_1
  Generated on:           Jan 23 2023  11:03:13 pm
  Module:                 minimips
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: VIOLATED (-230 ps) Setup Check with Pin U4_ex_U1_alu_hilo_reg[52]/C->D
          Group: C2C
     Startpoint: (R) U3_di_DI_op2_reg[27]/C
          Clock: (R) clock
       Endpoint: (F) U4_ex_U1_alu_hilo_reg[52]/D
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+    4000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4000            0     
                                              
             Setup:-     157                  
     Required Time:=    3843                  
      Launch Clock:-       0                  
         Data Path:-    4073                  
             Slack:=    -230                  

#--------------------------------------------------------------------------------------------------
#          Timing Point            Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                         (fF)  (ps)  (ps)   (ps)  
#--------------------------------------------------------------------------------------------------
  U3_di_DI_op2_reg[27]/C           -       -      R     (arrival)    174     -     0     -       0 
  U3_di_DI_op2_reg[27]/Q           -       C->Q   F     DFRQX4         1  22.0    84   249     249 
  U3_di_g7905/Q                    -       A->Q   F     BUX6           8 134.7   114   140     390 
  U4_ex_U1_alu_mul_139_47/g83457/Q -       A->Q   R     INX20         11 157.9    61   162     552 
  U4_ex_U1_alu_mul_139_47/g82069/Q -       B->Q   R     AND2X1         1  15.5   159   152     704 
  U4_ex_U1_alu_mul_139_47/g81174/Q -       B->Q   F     NO2X2          2  17.6    80    72     775 
  U4_ex_U1_alu_mul_139_47/g84541/Q -       AN->Q  F     NA2I1X1        1  18.0   134   179     954 
  U4_ex_U1_alu_mul_139_47/g78758/Q -       A->Q   R     NA2X4          2  32.8   121    91    1045 
  U4_ex_U1_alu_mul_139_47/g78403/Q -       A->Q   F     INX3           3  38.0    82    70    1115 
  U4_ex_U1_alu_mul_139_47/g76825/Q -       B->Q   R     NA2X1          1  15.0   170   121    1236 
  U4_ex_U1_alu_mul_139_47/g76565/Q -       B->Q   F     NA2X2          2  21.1    94    73    1309 
  U4_ex_U1_alu_mul_139_47/g75866/Q -       A->Q   R     NO2X2          1  14.2   125    88    1396 
  U4_ex_U1_alu_mul_139_47/g75491/Q -       AN->Q  R     NA2I1X4        2  24.3    96   105    1501 
  U4_ex_U1_alu_mul_139_47/g73891/Q -       AN->Q  R     NO2I1X2        1  14.2   125   147    1648 
  U4_ex_U1_alu_mul_139_47/g73736/Q -       AN->Q  R     NA2I1X4        2  40.1   129   121    1769 
  U4_ex_U1_alu_mul_139_47/g86073/Q -       A->Q   F     INX2           1  24.0    72    62    1831 
  U4_ex_U1_alu_mul_139_47/g73288/Q -       IN1->Q R     MU2IX4         4  40.8   212   153    1984 
  U4_ex_U1_alu_mul_139_47/g72930/Q -       B->Q   F     NO2X2          1  14.2    84    71    2056 
  U4_ex_U1_alu_mul_139_47/g72850/Q -       AN->Q  F     NA2I1X4        2  31.2    78   123    2178 
  U4_ex_U1_alu_mul_139_47/g85783/Q -       A->Q   R     INX2           1  18.0    64    52    2230 
  U4_ex_U1_alu_mul_139_47/g72478/Q -       A->Q   F     NA2X4          1  18.0    58    41    2271 
  U4_ex_U1_alu_mul_139_47/g72414/Q -       A->Q   R     NA2X4          4  53.1   152    94    2366 
  U4_ex_U1_alu_mul_139_47/g72202/Q -       B->Q   F     NO2X4          1  14.2    59    54    2420 
  U4_ex_U1_alu_mul_139_47/g72180/Q -       AN->Q  F     NA2I1X4        2  21.0    64   107    2527 
  U4_ex_U1_alu_mul_139_47/g83913/Q -       A->Q   F     OR2X4          2  34.0    69   131    2658 
  U4_ex_U1_alu_mul_139_47/g71903/Q -       B->Q   R     NA2X4          2  24.3    97    78    2736 
  U4_ex_U1_alu_mul_139_47/g71838/Q -       A->Q   F     NA2X4          1  20.2    60    48    2784 
  U4_ex_U1_alu_mul_139_47/g71802/Q -       B->Q   R     NA2I1X4        1  18.0    83    65    2849 
  U4_ex_U1_alu_mul_139_47/g71783/Q -       A->Q   F     NA2X4          2  19.9    63    45    2894 
  U4_ex_U1_alu_mul_139_47/g71767/Q -       A->Q   R     NA2X2          1  18.0   119    77    2971 
  U4_ex_U1_alu_mul_139_47/g71754/Q -       A->Q   F     NA2X4          2  30.8    76    59    3030 
  U4_ex_U1_alu_mul_139_47/g71738/Q -       B->Q   R     NO2X4          1  20.8   106    86    3116 
  U4_ex_U1_alu_mul_139_47/g71728/Q -       B->Q   F     NA2X4          2  26.8    68    55    3172 
  U4_ex_U1_alu_mul_139_47/g71712/Q -       A->Q   R     NA2X4          2  43.1   133    86    3258 
  U4_ex_U1_alu_mul_139_47/g71708/Q -       A->Q   F     INX4           2  26.8    55    46    3304 
  U4_ex_U1_alu_mul_139_47/g71699/Q -       A->Q   R     NO2X4          2  22.0   110    70    3374 
  U4_ex_U1_alu_mul_139_47/g71688/Q -       A->Q   F     NO2X2          1  12.4    82    48    3422 
  U4_ex_U1_alu_mul_139_47/g71676/Q -       A->Q   R     NO2X2          1  12.4   118    80    3502 
  U4_ex_U1_alu_mul_139_47/g71654/Q -       A->Q   F     NO2X2          1  18.1    68    58    3560 
  U4_ex_U1_alu_mul_139_47/g71640/Q -       B->Q   R     NO2I1X4        3  30.6   131    85    3645 
  U4_ex_U1_alu_mul_139_47/g71623/Q -       A->Q   F     NO2X4          2  25.5    58    50    3695 
  U4_ex_U1_alu_mul_139_47/g71606/Q -       B->Q   R     NO2I1X4        1  12.4    86    57    3752 
  U4_ex_U1_alu_mul_139_47/g71594/Q -       A->Q   F     NO2X2          1  14.2    92    48    3800 
  U4_ex_U1_alu_mul_139_47/g71586/Q -       AN->Q  F     NA2I1X4        1  12.3    59   108    3908 
  U4_ex_U1_alu_g18716/Q            -       A->Q   R     NA2X2          1  10.6   151    60    3969 
  U4_ex_U1_alu_g18405/Q            -       C->Q   F     AN31X1         1   8.9   395   104    4073 
  U4_ex_U1_alu_hilo_reg[52]/D      -       -      F     DFRQX0         1     -     -     0    4073 
#--------------------------------------------------------------------------------------------------



Path 2: VIOLATED (-224 ps) Setup Check with Pin U4_ex_U1_alu_hilo_reg[55]/C->D
          Group: C2C
     Startpoint: (R) U3_di_DI_op2_reg[27]/C
          Clock: (R) clock
       Endpoint: (F) U4_ex_U1_alu_hilo_reg[55]/D
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+    4000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4000            0     
                                              
             Setup:-     157                  
     Required Time:=    3843                  
      Launch Clock:-       0                  
         Data Path:-    4066                  
             Slack:=    -224                  

#--------------------------------------------------------------------------------------------------
#          Timing Point            Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                         (fF)  (ps)  (ps)   (ps)  
#--------------------------------------------------------------------------------------------------
  U3_di_DI_op2_reg[27]/C           -       -      R     (arrival)    174     -     0     -       0 
  U3_di_DI_op2_reg[27]/Q           -       C->Q   F     DFRQX4         1  22.0    84   249     249 
  U3_di_g7905/Q                    -       A->Q   F     BUX6           8 134.7   114   140     390 
  U4_ex_U1_alu_mul_139_47/g83457/Q -       A->Q   R     INX20         11 157.9    61   162     552 
  U4_ex_U1_alu_mul_139_47/g82069/Q -       B->Q   R     AND2X1         1  15.5   159   152     704 
  U4_ex_U1_alu_mul_139_47/g81174/Q -       B->Q   F     NO2X2          2  17.6    80    72     775 
  U4_ex_U1_alu_mul_139_47/g84541/Q -       AN->Q  F     NA2I1X1        1  18.0   134   179     954 
  U4_ex_U1_alu_mul_139_47/g78758/Q -       A->Q   R     NA2X4          2  32.8   121    91    1045 
  U4_ex_U1_alu_mul_139_47/g78403/Q -       A->Q   F     INX3           3  38.0    82    70    1115 
  U4_ex_U1_alu_mul_139_47/g76825/Q -       B->Q   R     NA2X1          1  15.0   170   121    1236 
  U4_ex_U1_alu_mul_139_47/g76565/Q -       B->Q   F     NA2X2          2  21.1    94    73    1309 
  U4_ex_U1_alu_mul_139_47/g75866/Q -       A->Q   R     NO2X2          1  14.2   125    88    1396 
  U4_ex_U1_alu_mul_139_47/g75491/Q -       AN->Q  R     NA2I1X4        2  24.3    96   105    1501 
  U4_ex_U1_alu_mul_139_47/g73891/Q -       AN->Q  R     NO2I1X2        1  14.2   125   147    1648 
  U4_ex_U1_alu_mul_139_47/g73736/Q -       AN->Q  R     NA2I1X4        2  40.1   129   121    1769 
  U4_ex_U1_alu_mul_139_47/g86073/Q -       A->Q   F     INX2           1  24.0    72    62    1831 
  U4_ex_U1_alu_mul_139_47/g73288/Q -       IN1->Q R     MU2IX4         4  40.8   212   153    1984 
  U4_ex_U1_alu_mul_139_47/g72930/Q -       B->Q   F     NO2X2          1  14.2    84    71    2056 
  U4_ex_U1_alu_mul_139_47/g72850/Q -       AN->Q  F     NA2I1X4        2  31.2    78   123    2178 
  U4_ex_U1_alu_mul_139_47/g85783/Q -       A->Q   R     INX2           1  18.0    64    52    2230 
  U4_ex_U1_alu_mul_139_47/g72478/Q -       A->Q   F     NA2X4          1  18.0    58    41    2271 
  U4_ex_U1_alu_mul_139_47/g72414/Q -       A->Q   R     NA2X4          4  53.1   152    94    2366 
  U4_ex_U1_alu_mul_139_47/g72202/Q -       B->Q   F     NO2X4          1  14.2    59    54    2420 
  U4_ex_U1_alu_mul_139_47/g72180/Q -       AN->Q  F     NA2I1X4        2  21.0    64   107    2527 
  U4_ex_U1_alu_mul_139_47/g83913/Q -       A->Q   F     OR2X4          2  34.0    69   131    2658 
  U4_ex_U1_alu_mul_139_47/g71903/Q -       B->Q   R     NA2X4          2  24.3    97    78    2736 
  U4_ex_U1_alu_mul_139_47/g71838/Q -       A->Q   F     NA2X4          1  20.2    60    48    2784 
  U4_ex_U1_alu_mul_139_47/g71802/Q -       B->Q   R     NA2I1X4        1  18.0    83    65    2849 
  U4_ex_U1_alu_mul_139_47/g71783/Q -       A->Q   F     NA2X4          2  19.9    63    45    2894 
  U4_ex_U1_alu_mul_139_47/g71767/Q -       A->Q   R     NA2X2          1  18.0   119    77    2971 
  U4_ex_U1_alu_mul_139_47/g71754/Q -       A->Q   F     NA2X4          2  30.8    76    59    3030 
  U4_ex_U1_alu_mul_139_47/g71738/Q -       B->Q   R     NO2X4          1  20.8   106    86    3116 
  U4_ex_U1_alu_mul_139_47/g71728/Q -       B->Q   F     NA2X4          2  26.8    68    55    3172 
  U4_ex_U1_alu_mul_139_47/g71712/Q -       A->Q   R     NA2X4          2  43.1   133    86    3258 
  U4_ex_U1_alu_mul_139_47/g71708/Q -       A->Q   F     INX4           2  26.8    55    46    3304 
  U4_ex_U1_alu_mul_139_47/g71702/Q -       A->Q   R     NA2X2          1  18.7   130    77    3381 
  U4_ex_U1_alu_mul_139_47/g71685/Q -       A->Q   F     NA3X4          2  27.5    96    67    3448 
  U4_ex_U1_alu_mul_139_47/g71673/Q -       A->Q   R     NA2X4          1  12.3    76    60    3508 
  U4_ex_U1_alu_mul_139_47/g71658/Q -       A->Q   F     NA2X2          2  21.8    92    64    3572 
  U4_ex_U1_alu_mul_139_47/g71635/Q -       A->Q   R     NA2X2          2  18.7   122    86    3658 
  U4_ex_U1_alu_mul_139_47/g71631/Q -       A->Q   F     NA2X2          1  10.6    70    50    3708 
  U4_ex_U1_alu_mul_139_47/g83963/Q -       B->Q   R     NA2I1X1        1  12.3   151   107    3815 
  U4_ex_U1_alu_mul_139_47/g71598/Q -       A->Q   F     NA2X2          1   9.9    74    50    3865 
  U4_ex_U1_alu_g18705/Q            -       A->Q   R     NA2X1          1  10.6   198    90    3955 
  U4_ex_U1_alu_g18403/Q            -       C->Q   F     AN31X1         1   8.9   395   111    4066 
  U4_ex_U1_alu_hilo_reg[55]/D      -       -      F     DFRQX0         1     -     -     0    4066 
#--------------------------------------------------------------------------------------------------



Path 3: VIOLATED (-220 ps) Setup Check with Pin U4_ex_U1_alu_hilo_reg[51]/C->D
          Group: C2C
     Startpoint: (R) U3_di_DI_op2_reg[27]/C
          Clock: (R) clock
       Endpoint: (F) U4_ex_U1_alu_hilo_reg[51]/D
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+    4000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4000            0     
                                              
             Setup:-     157                  
     Required Time:=    3843                  
      Launch Clock:-       0                  
         Data Path:-    4063                  
             Slack:=    -220                  

#-------------------------------------------------------------------------------------------------
#          Timing Point            Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                        (fF)  (ps)  (ps)   (ps)  
#-------------------------------------------------------------------------------------------------
  U3_di_DI_op2_reg[27]/C           -       -     R     (arrival)    174     -     0     -       0 
  U3_di_DI_op2_reg[27]/Q           -       C->Q  F     DFRQX4         1  22.0    84   249     249 
  U3_di_g7905/Q                    -       A->Q  F     BUX6           8 134.7   114   140     390 
  U4_ex_U1_alu_mul_139_47/g83457/Q -       A->Q  R     INX20         11 157.9    61   162     552 
  U4_ex_U1_alu_mul_139_47/g82360/Q -       B->Q  F     NA2X2          1  15.0    95    54     606 
  U4_ex_U1_alu_mul_139_47/g81366/Q -       B->Q  R     NA2X2          2  18.1   120    98     704 
  U4_ex_U1_alu_mul_139_47/g84931/Q -       AN->Q R     NO2I1X2        1  23.4   171   176     879 
  U4_ex_U1_alu_mul_139_47/g78894/Q -       B->Q  F     NO2X4          3  30.6    78    69     949 
  U4_ex_U1_alu_mul_139_47/g78597/Q -       A->Q  F     BUX2           2  16.5    55   103    1052 
  U4_ex_U1_alu_mul_139_47/g84454/Q -       AN->Q F     NA2I1X1        1  20.8   148   181    1233 
  U4_ex_U1_alu_mul_139_47/g76246/Q -       B->Q  R     NA2X4          3  39.2   133   114    1348 
  U4_ex_U1_alu_mul_139_47/g75598/Q -       A->Q  F     INX2           2  26.4    78    66    1414 
  U4_ex_U1_alu_mul_139_47/g75359/Q -       B->Q  R     NA2X2          1  20.8   130    99    1513 
  U4_ex_U1_alu_mul_139_47/g75063/Q -       B->Q  F     NA2X4          2  26.8    71    56    1569 
  U4_ex_U1_alu_mul_139_47/g74786/Q -       A->Q  R     NO2X4          1  14.2    94    63    1632 
  U4_ex_U1_alu_mul_139_47/g74520/Q -       AN->Q R     NA2I1X4        3  36.8   117   114    1746 
  U4_ex_U1_alu_mul_139_47/g85669/Q -       A->Q  F     INX2           2  18.7    61    52    1798 
  U4_ex_U1_alu_mul_139_47/g73793/Q -       A->Q  R     NO2X2          1  18.1   144    91    1889 
  U4_ex_U1_alu_mul_139_47/g73734/Q -       A->Q  F     NO2X4          2  25.4    73    50    1940 
  U4_ex_U1_alu_mul_139_47/g84093/Q -       B->Q  R     NA2I1X2        1  20.8   132    98    2038 
  U4_ex_U1_alu_mul_139_47/g73358/Q -       B->Q  F     NA2X4          3  36.8    82    65    2103 
  U4_ex_U1_alu_mul_139_47/g72838/Q -       A->Q  R     NA2X4          1  18.0    86    62    2165 
  U4_ex_U1_alu_mul_139_47/g72753/Q -       A->Q  F     NA2X4          3  38.4    85    62    2227 
  U4_ex_U1_alu_mul_139_47/g83961/Q -       AN->Q F     NA2I1X4        1  18.0    58   111    2338 
  U4_ex_U1_alu_mul_139_47/g72388/Q -       A->Q  R     NA2X4          3  29.8   108    69    2408 
  U4_ex_U1_alu_mul_139_47/g72213/Q -       A->Q  F     NO2X2          1  14.2    74    51    2459 
  U4_ex_U1_alu_mul_139_47/g72149/Q -       AN->Q F     NA2I1X4        2  29.6    75   119    2578 
  U4_ex_U1_alu_mul_139_47/g72133/Q -       A->Q  R     INX3           1  18.0    52    43    2620 
  U4_ex_U1_alu_mul_139_47/g72093/Q -       A->Q  F     NA2X4          1  20.8    58    41    2662 
  U4_ex_U1_alu_mul_139_47/g72028/Q -       B->Q  R     NA2X4          2  26.8   102    78    2739 
  U4_ex_U1_alu_mul_139_47/g71935/Q -       A->Q  F     NA2X4          3  34.1    76    60    2800 
  U4_ex_U1_alu_mul_139_47/g71814/Q -       B->Q  R     NA2X4          1  18.0    86    73    2873 
  U4_ex_U1_alu_mul_139_47/g71795/Q -       A->Q  F     NA2X4          2  24.3    80    49    2922 
  U4_ex_U1_alu_mul_139_47/g71772/Q -       A->Q  R     NA2X4          1  18.0    87    62    2984 
  U4_ex_U1_alu_mul_139_47/g71760/Q -       A->Q  F     NA2X4          1  18.0    60    44    3028 
  U4_ex_U1_alu_mul_139_47/g71746/Q -       A->Q  R     NA2X4          2  21.1    93    60    3088 
  U4_ex_U1_alu_mul_139_47/g71734/Q -       A->Q  F     NA2X2          1  18.0    83    61    3149 
  U4_ex_U1_alu_mul_139_47/g71721/Q -       A->Q  R     NA2X4          3  49.4   145    97    3246 
  U4_ex_U1_alu_mul_139_47/g71720/Q -       A->Q  F     INX3           1  18.0    60    50    3295 
  U4_ex_U1_alu_mul_139_47/g71698/Q -       A->Q  R     NA2X4          2  26.7   103    66    3362 
  U4_ex_U1_alu_mul_139_47/g71687/Q -       A->Q  F     NA2X4          1  18.0    60    46    3408 
  U4_ex_U1_alu_mul_139_47/g71675/Q -       A->Q  R     NA2X4          3  30.5   110    70    3478 
  U4_ex_U1_alu_mul_139_47/g71655/Q -       A->Q  F     NA2X2          1  12.3    67    52    3531 
  U4_ex_U1_alu_mul_139_47/g71641/Q -       A->Q  R     NA2X2          1  12.3   101    66    3596 
  U4_ex_U1_alu_mul_139_47/g71616/Q -       A->Q  F     NA2X2          1  18.0    80    62    3659 
  U4_ex_U1_alu_mul_139_47/g71605/Q -       A->Q  R     NA2X4          2  18.7    90    63    3721 
  U4_ex_U1_alu_mul_139_47/g71596/Q -       A->Q  F     NO2X2          1  11.2    82    44    3765 
  U4_ex_U1_alu_mul_139_47/g71587/Q -       AN->Q F     NA2I1X2        1  12.3    76   129    3894 
  U4_ex_U1_alu_g18708/Q            -       A->Q  R     NA2X2          1  10.6   151    64    3959 
  U4_ex_U1_alu_g18406/Q            -       C->Q  F     AN31X1         1   8.9   395   104    4063 
  U4_ex_U1_alu_hilo_reg[51]/D      -       -     F     DFRQX0         1     -     -     0    4063 
#-------------------------------------------------------------------------------------------------



Path 4: VIOLATED (-218 ps) Setup Check with Pin U4_ex_U1_alu_hilo_reg[63]/C->D
          Group: C2C
     Startpoint: (R) U3_di_DI_op2_reg[27]/C
          Clock: (R) clock
       Endpoint: (F) U4_ex_U1_alu_hilo_reg[63]/D
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+    4000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4000            0     
                                              
             Setup:-     157                  
     Required Time:=    3843                  
      Launch Clock:-       0                  
         Data Path:-    4061                  
             Slack:=    -218                  

#-------------------------------------------------------------------------------------------------
#          Timing Point            Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                        (fF)  (ps)  (ps)   (ps)  
#-------------------------------------------------------------------------------------------------
  U3_di_DI_op2_reg[27]/C           -       -     R     (arrival)    174     -     0     -       0 
  U3_di_DI_op2_reg[27]/Q           -       C->Q  F     DFRQX4         1  22.0    84   249     249 
  U3_di_g7905/Q                    -       A->Q  F     BUX6           8 134.7   114   140     390 
  U4_ex_U1_alu_mul_139_47/g83457/Q -       A->Q  R     INX20         11 157.9    61   162     552 
  U4_ex_U1_alu_mul_139_47/g83441/Q -       A->Q  F     INX8           8  82.3    59    48     600 
  U4_ex_U1_alu_mul_139_47/g83439/Q -       A->Q  R     INX6          11  95.6    93    66     666 
  U4_ex_U1_alu_mul_139_47/g83438/Q -       A->Q  F     INX4          12  99.6   115    90     756 
  U4_ex_U1_alu_mul_139_47/g81626/Q -       B->Q  R     NA2X1          1  12.3   151   118     875 
  U4_ex_U1_alu_mul_139_47/g80539/Q -       A->Q  F     NA2X2          2  19.4    91    69     944 
  U4_ex_U1_alu_mul_139_47/g79589/Q -       B->Q  R     NA2X1          1  20.8   216   148    1092 
  U4_ex_U1_alu_mul_139_47/g78873/Q -       B->Q  F     NA2X4          3  36.8    95    69    1161 
  U4_ex_U1_alu_mul_139_47/g85275/Q -       A->Q  R     INX2           2  26.8    84    69    1229 
  U4_ex_U1_alu_mul_139_47/g77328/Q -       A->Q  F     NA2X2          1  12.3    73    49    1279 
  U4_ex_U1_alu_mul_139_47/g76995/Q -       A->Q  R     NA2X2          2  18.6   122    81    1360 
  U4_ex_U1_alu_mul_139_47/g76682/Q -       A->Q  F     NA2X1          1  18.0   128    95    1455 
  U4_ex_U1_alu_mul_139_47/g76407/Q -       A->Q  R     NA2X4          1  23.0    94    78    1533 
  U4_ex_U1_alu_mul_139_47/g74326/S -       B->S  R     FAX2           2  28.7   152   388    1921 
  U4_ex_U1_alu_mul_139_47/g85595/Q -       A->Q  F     INX2           2  26.1    81    67    1988 
  U4_ex_U1_alu_mul_139_47/g84099/Q -       AN->Q F     NA2I1X4        1  18.0    61   110    2099 
  U4_ex_U1_alu_mul_139_47/g72852/Q -       A->Q  R     NA2X4          3  34.3   116    75    2174 
  U4_ex_U1_alu_mul_139_47/g72557/Q -       AN->Q R     NA2I1X4        1  20.8    89   100    2274 
  U4_ex_U1_alu_mul_139_47/g72496/Q -       B->Q  F     NA2X4          3  27.4    72    54    2329 
  U4_ex_U1_alu_mul_139_47/g72317/Q -       A->Q  R     NO2X2          1  14.2   125    83    2411 
  U4_ex_U1_alu_mul_139_47/g72262/Q -       AN->Q R     NA2I1X4        2  31.2   107   112    2523 
  U4_ex_U1_alu_mul_139_47/g86121/Q -       A->Q  F     INX2           1  18.0    58    50    2574 
  U4_ex_U1_alu_mul_139_47/g72111/Q -       A->Q  R     NA2X4          1  20.8    93    59    2633 
  U4_ex_U1_alu_mul_139_47/g72059/Q -       B->Q  F     NA2X4          2  32.5    73    59    2692 
  U4_ex_U1_alu_mul_139_47/g71958/Q -       A->Q  R     NA2X4          4  47.2   141    92    2784 
  U4_ex_U1_alu_mul_139_47/g71839/Q -       B->Q  F     NA2X2          1  15.5    77    61    2845 
  U4_ex_U1_alu_mul_139_47/g71804/Q -       B->Q  R     NO2X2          1  18.1   144   109    2954 
  U4_ex_U1_alu_mul_139_47/g71782/Q -       A->Q  F     NO2X4          1  18.1    53    44    2997 
  U4_ex_U1_alu_mul_139_47/g71768/Q -       A->Q  R     NO2X4          2  35.3   142    89    3086 
  U4_ex_U1_alu_mul_139_47/g71753/Q -       A->Q  F     NO2X4          1  18.1    75    44    3130 
  U4_ex_U1_alu_mul_139_47/g71740/Q -       A->Q  R     NO2X4          1  18.1   102    69    3199 
  U4_ex_U1_alu_mul_139_47/g71731/Q -       A->Q  F     NO2X4          1  18.1    58    42    3241 
  U4_ex_U1_alu_mul_139_47/g71719/Q -       A->Q  R     NO2X4          1  22.7   110    72    3313 
  U4_ex_U1_alu_mul_139_47/g71695/Q -       C->Q  F     NA3X4          2  29.1    97    75    3388 
  U4_ex_U1_alu_mul_139_47/g71694/Q -       A->Q  F     BUX3           4  34.5    74   120    3508 
  U4_ex_U1_alu_mul_139_47/g71677/Q -       A->Q  R     NA2X2          1  18.0   123    80    3588 
  U4_ex_U1_alu_mul_139_47/g71665/Q -       A->Q  F     NA2X4          2  27.8    84    56    3644 
  U4_ex_U1_alu_mul_139_47/g71643/Q -       A->Q  R     NA2X4          2  21.3   111    66    3711 
  U4_ex_U1_alu_mul_139_47/g71632/Q -       A->Q  F     NA2X2          1  12.3    92    52    3763 
  U4_ex_U1_alu_mul_139_47/g71601/Q -       A->Q  R     NA2X2          1  12.3   104    72    3835 
  U4_ex_U1_alu_mul_139_47/g71591/Q -       A->Q  F     NA2X2          1  12.3    71    52    3887 
  U4_ex_U1_alu_g18709/Q            -       A->Q  R     NA2X2          1  11.3   154    65    3952 
  U4_ex_U1_alu_g18402/Q            -       B->Q  F     AN31X1         1   8.9   395   108    4060 
  U4_ex_U1_alu_hilo_reg[63]/D      -       -     F     DFRQX0         1     -     -     0    4061 
#-------------------------------------------------------------------------------------------------



Path 5: VIOLATED (-214 ps) Setup Check with Pin U4_ex_U1_alu_hilo_reg[61]/C->D
          Group: C2C
     Startpoint: (R) U3_di_DI_op2_reg[27]/C
          Clock: (R) clock
       Endpoint: (F) U4_ex_U1_alu_hilo_reg[61]/D
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+    4000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4000            0     
                                              
             Setup:-     157                  
     Required Time:=    3843                  
      Launch Clock:-       0                  
         Data Path:-    4057                  
             Slack:=    -214                  

#-------------------------------------------------------------------------------------------------
#          Timing Point            Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                        (fF)  (ps)  (ps)   (ps)  
#-------------------------------------------------------------------------------------------------
  U3_di_DI_op2_reg[27]/C           -       -     R     (arrival)    174     -     0     -       0 
  U3_di_DI_op2_reg[27]/Q           -       C->Q  F     DFRQX4         1  22.0    84   249     249 
  U3_di_g7905/Q                    -       A->Q  F     BUX6           8 134.7   114   140     390 
  U4_ex_U1_alu_mul_139_47/g83457/Q -       A->Q  R     INX20         11 157.9    61   162     552 
  U4_ex_U1_alu_mul_139_47/g83441/Q -       A->Q  F     INX8           8  82.3    59    48     600 
  U4_ex_U1_alu_mul_139_47/g83439/Q -       A->Q  R     INX6          11  95.6    93    66     666 
  U4_ex_U1_alu_mul_139_47/g83438/Q -       A->Q  F     INX4          12  99.6   115    90     756 
  U4_ex_U1_alu_mul_139_47/g81626/Q -       B->Q  R     NA2X1          1  12.3   151   118     875 
  U4_ex_U1_alu_mul_139_47/g80539/Q -       A->Q  F     NA2X2          2  19.4    91    69     944 
  U4_ex_U1_alu_mul_139_47/g79589/Q -       B->Q  R     NA2X1          1  20.8   216   148    1092 
  U4_ex_U1_alu_mul_139_47/g78873/Q -       B->Q  F     NA2X4          3  36.8    95    69    1161 
  U4_ex_U1_alu_mul_139_47/g85275/Q -       A->Q  R     INX2           2  26.8    84    69    1229 
  U4_ex_U1_alu_mul_139_47/g77328/Q -       A->Q  F     NA2X2          1  12.3    73    49    1279 
  U4_ex_U1_alu_mul_139_47/g76995/Q -       A->Q  R     NA2X2          2  18.6   122    81    1360 
  U4_ex_U1_alu_mul_139_47/g76682/Q -       A->Q  F     NA2X1          1  18.0   128    95    1455 
  U4_ex_U1_alu_mul_139_47/g76407/Q -       A->Q  R     NA2X4          1  23.0    94    78    1533 
  U4_ex_U1_alu_mul_139_47/g74326/S -       B->S  R     FAX2           2  28.7   152   388    1921 
  U4_ex_U1_alu_mul_139_47/g85595/Q -       A->Q  F     INX2           2  26.1    81    67    1988 
  U4_ex_U1_alu_mul_139_47/g84099/Q -       AN->Q F     NA2I1X4        1  18.0    61   110    2099 
  U4_ex_U1_alu_mul_139_47/g72852/Q -       A->Q  R     NA2X4          3  34.3   116    75    2174 
  U4_ex_U1_alu_mul_139_47/g72557/Q -       AN->Q R     NA2I1X4        1  20.8    89   100    2274 
  U4_ex_U1_alu_mul_139_47/g72496/Q -       B->Q  F     NA2X4          3  27.4    72    54    2329 
  U4_ex_U1_alu_mul_139_47/g72317/Q -       A->Q  R     NO2X2          1  14.2   125    83    2411 
  U4_ex_U1_alu_mul_139_47/g72262/Q -       AN->Q R     NA2I1X4        2  31.2   107   112    2523 
  U4_ex_U1_alu_mul_139_47/g86121/Q -       A->Q  F     INX2           1  18.0    58    50    2574 
  U4_ex_U1_alu_mul_139_47/g72111/Q -       A->Q  R     NA2X4          1  20.8    93    59    2633 
  U4_ex_U1_alu_mul_139_47/g72059/Q -       B->Q  F     NA2X4          2  32.5    73    59    2692 
  U4_ex_U1_alu_mul_139_47/g71958/Q -       A->Q  R     NA2X4          4  47.2   141    92    2784 
  U4_ex_U1_alu_mul_139_47/g71839/Q -       B->Q  F     NA2X2          1  15.5    77    61    2845 
  U4_ex_U1_alu_mul_139_47/g71804/Q -       B->Q  R     NO2X2          1  18.1   144   109    2954 
  U4_ex_U1_alu_mul_139_47/g71782/Q -       A->Q  F     NO2X4          1  18.1    53    44    2997 
  U4_ex_U1_alu_mul_139_47/g71768/Q -       A->Q  R     NO2X4          2  35.3   142    89    3086 
  U4_ex_U1_alu_mul_139_47/g71753/Q -       A->Q  F     NO2X4          1  18.1    75    44    3130 
  U4_ex_U1_alu_mul_139_47/g71740/Q -       A->Q  R     NO2X4          1  18.1   102    69    3199 
  U4_ex_U1_alu_mul_139_47/g71731/Q -       A->Q  F     NO2X4          1  18.1    58    42    3241 
  U4_ex_U1_alu_mul_139_47/g71719/Q -       A->Q  R     NO2X4          1  22.7   110    72    3313 
  U4_ex_U1_alu_mul_139_47/g71695/Q -       C->Q  F     NA3X4          2  29.1    97    75    3388 
  U4_ex_U1_alu_mul_139_47/g71680/Q -       A->Q  R     NA2X4          1  18.0    86    66    3454 
  U4_ex_U1_alu_mul_139_47/g71666/Q -       A->Q  F     NA2X4          2  27.8    80    52    3506 
  U4_ex_U1_alu_mul_139_47/g71646/Q -       A->Q  R     NA2X4          1  18.0   104    62    3568 
  U4_ex_U1_alu_mul_139_47/g71633/Q -       A->Q  F     NA2X4          2  27.8    75    55    3623 
  U4_ex_U1_alu_mul_139_47/g71612/Q -       A->Q  R     NA2X4          2  27.0   125    70    3694 
  U4_ex_U1_alu_mul_139_47/g71602/Q -       A->Q  F     NA2X4          1  20.2   100    49    3743 
  U4_ex_U1_alu_mul_139_47/g84041/Q -       B->Q  R     NA2I1X4        1  12.3    76    70    3813 
  U4_ex_U1_alu_mul_139_47/g71585/Q -       A->Q  F     NA2X2          1   9.9    65    44    3857 
  U4_ex_U1_alu_g18711/Q            -       A->Q  R     NA2X1          1  10.6   198    88    3945 
  U4_ex_U1_alu_g18411/Q            -       C->Q  F     AN31X1         1   8.9   395   111    4057 
  U4_ex_U1_alu_hilo_reg[61]/D      -       -     F     DFRQX0         1     -     -     0    4057 
#-------------------------------------------------------------------------------------------------



Path 6: VIOLATED (-198 ps) Setup Check with Pin U4_ex_U1_alu_hilo_reg[46]/C->D
          Group: C2C
     Startpoint: (R) U3_di_DI_op2_reg[27]/C
          Clock: (R) clock
       Endpoint: (F) U4_ex_U1_alu_hilo_reg[46]/D
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+    4000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4000            0     
                                              
             Setup:-     157                  
     Required Time:=    3843                  
      Launch Clock:-       0                  
         Data Path:-    4040                  
             Slack:=    -198                  

#-------------------------------------------------------------------------------------------------
#          Timing Point            Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                        (fF)  (ps)  (ps)   (ps)  
#-------------------------------------------------------------------------------------------------
  U3_di_DI_op2_reg[27]/C           -       -     R     (arrival)    174     -     0     -       0 
  U3_di_DI_op2_reg[27]/Q           -       C->Q  F     DFRQX4         1  22.0    84   249     249 
  U3_di_g7905/Q                    -       A->Q  F     BUX6           8 134.7   114   140     390 
  U4_ex_U1_alu_mul_139_47/g83457/Q -       A->Q  R     INX20         11 157.9    61   162     552 
  U4_ex_U1_alu_mul_139_47/g82360/Q -       B->Q  F     NA2X2          1  15.0    95    54     606 
  U4_ex_U1_alu_mul_139_47/g81366/Q -       B->Q  R     NA2X2          2  18.1   120    98     704 
  U4_ex_U1_alu_mul_139_47/g84931/Q -       AN->Q R     NO2I1X2        1  23.4   171   176     879 
  U4_ex_U1_alu_mul_139_47/g78894/Q -       B->Q  F     NO2X4          3  30.6    78    69     949 
  U4_ex_U1_alu_mul_139_47/g78597/Q -       A->Q  F     BUX2           2  16.5    55   103    1052 
  U4_ex_U1_alu_mul_139_47/g84454/Q -       AN->Q F     NA2I1X1        1  20.8   148   181    1233 
  U4_ex_U1_alu_mul_139_47/g76246/Q -       B->Q  R     NA2X4          3  39.2   133   114    1348 
  U4_ex_U1_alu_mul_139_47/g75598/Q -       A->Q  F     INX2           2  26.4    78    66    1414 
  U4_ex_U1_alu_mul_139_47/g75359/Q -       B->Q  R     NA2X2          1  20.8   130    99    1513 
  U4_ex_U1_alu_mul_139_47/g75063/Q -       B->Q  F     NA2X4          2  26.8    71    56    1569 
  U4_ex_U1_alu_mul_139_47/g74786/Q -       A->Q  R     NO2X4          1  14.2    94    63    1632 
  U4_ex_U1_alu_mul_139_47/g74520/Q -       AN->Q R     NA2I1X4        3  36.8   117   114    1746 
  U4_ex_U1_alu_mul_139_47/g85669/Q -       A->Q  F     INX2           2  18.7    61    52    1798 
  U4_ex_U1_alu_mul_139_47/g73793/Q -       A->Q  R     NO2X2          1  18.1   144    91    1889 
  U4_ex_U1_alu_mul_139_47/g73734/Q -       A->Q  F     NO2X4          2  25.4    73    50    1940 
  U4_ex_U1_alu_mul_139_47/g84093/Q -       B->Q  R     NA2I1X2        1  20.8   132    98    2038 
  U4_ex_U1_alu_mul_139_47/g73358/Q -       B->Q  F     NA2X4          3  36.8    82    65    2103 
  U4_ex_U1_alu_mul_139_47/g72838/Q -       A->Q  R     NA2X4          1  18.0    86    62    2165 
  U4_ex_U1_alu_mul_139_47/g72753/Q -       A->Q  F     NA2X4          3  38.4    85    62    2227 
  U4_ex_U1_alu_mul_139_47/g83961/Q -       AN->Q F     NA2I1X4        1  18.0    58   111    2338 
  U4_ex_U1_alu_mul_139_47/g72388/Q -       A->Q  R     NA2X4          3  29.8   108    69    2408 
  U4_ex_U1_alu_mul_139_47/g72213/Q -       A->Q  F     NO2X2          1  14.2    74    51    2459 
  U4_ex_U1_alu_mul_139_47/g72149/Q -       AN->Q F     NA2I1X4        2  29.6    75   119    2578 
  U4_ex_U1_alu_mul_139_47/g72133/Q -       A->Q  R     INX3           1  18.0    52    43    2620 
  U4_ex_U1_alu_mul_139_47/g72093/Q -       A->Q  F     NA2X4          1  20.8    58    41    2662 
  U4_ex_U1_alu_mul_139_47/g72028/Q -       B->Q  R     NA2X4          2  26.8   102    78    2739 
  U4_ex_U1_alu_mul_139_47/g71935/Q -       A->Q  F     NA2X4          3  34.1    76    60    2800 
  U4_ex_U1_alu_mul_139_47/g71814/Q -       B->Q  R     NA2X4          1  18.0    86    73    2873 
  U4_ex_U1_alu_mul_139_47/g71795/Q -       A->Q  F     NA2X4          2  24.3    80    49    2922 
  U4_ex_U1_alu_mul_139_47/g71772/Q -       A->Q  R     NA2X4          1  18.0    87    62    2984 
  U4_ex_U1_alu_mul_139_47/g71760/Q -       A->Q  F     NA2X4          1  18.0    60    44    3028 
  U4_ex_U1_alu_mul_139_47/g71746/Q -       A->Q  R     NA2X4          2  21.1    93    60    3088 
  U4_ex_U1_alu_mul_139_47/g71734/Q -       A->Q  F     NA2X2          1  18.0    83    61    3149 
  U4_ex_U1_alu_mul_139_47/g71721/Q -       A->Q  R     NA2X4          3  49.4   145    97    3246 
  U4_ex_U1_alu_mul_139_47/g71720/Q -       A->Q  F     INX3           1  18.0    60    50    3295 
  U4_ex_U1_alu_mul_139_47/g71698/Q -       A->Q  R     NA2X4          2  26.7   103    66    3362 
  U4_ex_U1_alu_mul_139_47/g71686/Q -       A->Q  F     NA2X2          1  12.3    67    52    3414 
  U4_ex_U1_alu_mul_139_47/g71674/Q -       A->Q  R     NA2X2          2  21.1   132    85    3499 
  U4_ex_U1_alu_mul_139_47/g71650/Q -       A->Q  F     NA2X2          1  12.3    70    54    3552 
  U4_ex_U1_alu_mul_139_47/g71649/Q -       A->Q  R     NA2X2          2  16.5   114    76    3628 
  U4_ex_U1_alu_mul_139_47/g83878/Q -       AN->Q R     NA2I1X1        1  15.0   172   161    3789 
  U4_ex_U1_alu_mul_139_47/g71609/Q -       B->Q  F     NA2X2          1   9.9    68    51    3840 
  U4_ex_U1_alu_g18745/Q            -       A->Q  R     NA2X1          1  10.6   198    89    3929 
  U4_ex_U1_alu_g18422/Q            -       C->Q  F     AN31X1         1   8.9   395   111    4040 
  U4_ex_U1_alu_hilo_reg[46]/D      -       -     F     DFRQX0         1     -     -     0    4040 
#-------------------------------------------------------------------------------------------------



Path 7: VIOLATED (-194 ps) Setup Check with Pin U4_ex_U1_alu_hilo_reg[58]/C->D
          Group: C2C
     Startpoint: (R) U3_di_DI_op2_reg[13]/C
          Clock: (R) clock
       Endpoint: (F) U4_ex_U1_alu_hilo_reg[58]/D
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+    4000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4000            0     
                                              
             Setup:-     157                  
     Required Time:=    3843                  
      Launch Clock:-       0                  
         Data Path:-    4037                  
             Slack:=    -194                  

#------------------------------------------------------------------------------------------------
#          Timing Point            Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                                       (fF)  (ps)  (ps)   (ps)  
#------------------------------------------------------------------------------------------------
  U3_di_DI_op2_reg[13]/C           -       -     R     (arrival)    174    -     0     -       0 
  U3_di_DI_op2_reg[13]/Q           -       C->Q  F     DFRQX4         1 22.0    84   249     249 
  U3_di_g7913/Q                    -       A->Q  F     BUX6           5 74.9    73   114     364 
  U4_ex_U1_alu_g3776/Q             -       A->Q  F     BUX4           5 82.3   101   129     493 
  U4_ex_U1_alu_mul_138_45/g81807/Q -       A->Q  R     INX4           3 68.7    98    79     572 
  U4_ex_U1_alu_mul_138_45/g81806/Q -       A->Q  F     INX8           6 96.7    69    60     632 
  U4_ex_U1_alu_mul_138_45/g81778/Q -       A->Q  R     INX3           2 37.0    77    59     691 
  U4_ex_U1_alu_mul_138_45/g81777/Q -       A->Q  F     INX4           6 56.0    73    61     752 
  U4_ex_U1_alu_mul_138_45/g80522/Q -       B->Q  F     OR2X2          1 15.0    63   148     900 
  U4_ex_U1_alu_mul_138_45/g79295/Q -       B->Q  R     NA2X2          2 16.3   113    86     986 
  U4_ex_U1_alu_mul_138_45/g78188/Q -       B->Q  F     NA2X1          1 12.3    98    76    1061 
  U4_ex_U1_alu_mul_138_45/g77646/Q -       A->Q  R     NA2X2          1 23.1   142    97    1158 
  U4_ex_U1_alu_mul_138_45/g75370/S -       B->S  R     FAX4           3 26.8    97   453    1612 
  U4_ex_U1_alu_mul_138_45/g83446/Q -       A->Q  F     INX1           2 34.8   156   117    1728 
  U4_ex_U1_alu_mul_138_45/g74358/Q -       B->Q  R     NO2X4          1 14.2    97    88    1817 
  U4_ex_U1_alu_mul_138_45/g74188/Q -       AN->Q R     NA2I1X4        3 49.2   138   128    1944 
  U4_ex_U1_alu_mul_138_45/g74004/Q -       A->Q  F     INX4           2 26.9    56    46    1991 
  U4_ex_U1_alu_mul_138_45/g73580/Q -       B->Q  R     NA2X2          1 18.0   119    88    2078 
  U4_ex_U1_alu_mul_138_45/g73457/Q -       A->Q  F     NA2X4          2 21.1    64    50    2128 
  U4_ex_U1_alu_mul_138_45/g72924/Q -       A->Q  R     NO2X2          1 14.2   125    81    2209 
  U4_ex_U1_alu_mul_138_45/g72870/Q -       AN->Q R     NA2I1X4        3 48.7   137   130    2338 
  U4_ex_U1_alu_mul_138_45/g72681/Q -       A->Q  F     INX4           2 26.4    56    46    2384 
  U4_ex_U1_alu_mul_138_45/g72451/Q -       B->Q  R     NA2X2          1 20.8   130    93    2478 
  U4_ex_U1_alu_mul_138_45/g72386/Q -       B->Q  F     NA2X4          2 28.2    73    57    2535 
  U4_ex_U1_alu_mul_138_45/g72370/Q -       A->Q  R     INX2           1 12.3    52    42    2577 
  U4_ex_U1_alu_mul_138_45/g72283/Q -       A->Q  F     NA2X2          1 18.0    75    54    2631 
  U4_ex_U1_alu_mul_138_45/g72222/Q -       A->Q  R     NA2X4          2 24.2    98    67    2698 
  U4_ex_U1_alu_mul_138_45/g72093/Q -       A->Q  F     NA2X4          3 29.0    70    56    2754 
  U4_ex_U1_alu_mul_138_45/g71973/Q -       B->Q  R     NA2X2          1 18.0   119    91    2845 
  U4_ex_U1_alu_mul_138_45/g71932/Q -       A->Q  F     NA2X4          2 21.9    65    50    2895 
  U4_ex_U1_alu_mul_138_45/g71871/Q -       A->Q  R     NA2X2          1 18.0   119    78    2973 
  U4_ex_U1_alu_mul_138_45/g71847/Q -       A->Q  F     NA2X4          1 18.0    61    47    3020 
  U4_ex_U1_alu_mul_138_45/g71837/Q -       A->Q  R     NA2X4          2 26.8   103    67    3086 
  U4_ex_U1_alu_mul_138_45/g71818/Q -       A->Q  F     NA2X4          1 22.8    69    50    3137 
  U4_ex_U1_alu_mul_138_45/g71799/Q -       B->Q  R     NA3X4          6 55.4   190   123    3260 
  U4_ex_U1_alu_mul_138_45/g71785/Q -       A->Q  F     NA2X2          1 18.0    95    69    3329 
  U4_ex_U1_alu_mul_138_45/g71776/Q -       A->Q  R     NA2X4          3 29.8   108    78    3408 
  U4_ex_U1_alu_mul_138_45/g71770/Q -       A->Q  R     BUX2           3 27.6    83   111    3518 
  U4_ex_U1_alu_mul_138_45/g71735/Q -       A->Q  F     NA3X2          1 20.2   135    73    3592 
  U4_ex_U1_alu_mul_138_45/g82245/Q -       B->Q  R     NA2I1X4        2 21.1    96    87    3679 
  U4_ex_U1_alu_mul_138_45/g71712/Q -       A->Q  F     NO2X2          1 14.2    96    50    3728 
  U4_ex_U1_alu_mul_138_45/g71693/Q -       AN->Q F     NA2I1X4        1  9.9    53   107    3836 
  U4_ex_U1_alu_g18728/Q            -       A->Q  R     NA2X1          1 11.3   203    88    3924 
  U4_ex_U1_alu_g18409/Q            -       B->Q  F     AN31X1         1  8.9   395   113    4037 
  U4_ex_U1_alu_hilo_reg[58]/D      -       -     F     DFRQX0         1    -     -     0    4037 
#------------------------------------------------------------------------------------------------



Path 8: VIOLATED (-193 ps) Setup Check with Pin U4_ex_U1_alu_hilo_reg[54]/C->D
          Group: C2C
     Startpoint: (R) U3_di_DI_op2_reg[13]/C
          Clock: (R) clock
       Endpoint: (F) U4_ex_U1_alu_hilo_reg[54]/D
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+    4000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4000            0     
                                              
             Setup:-     157                  
     Required Time:=    3843                  
      Launch Clock:-       0                  
         Data Path:-    4036                  
             Slack:=    -193                  

#-------------------------------------------------------------------------------------------------
#           Timing Point            Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                                        (fF)  (ps)  (ps)   (ps)  
#-------------------------------------------------------------------------------------------------
  U3_di_DI_op2_reg[13]/C            -       -     R     (arrival)    174    -     0     -       0 
  U3_di_DI_op2_reg[13]/Q            -       C->Q  F     DFRQX4         1 22.0    84   249     249 
  U3_di_g7913/Q                     -       A->Q  F     BUX6           5 74.9    73   114     364 
  U4_ex_U1_alu_g3776/Q              -       A->Q  F     BUX4           5 82.3   101   129     493 
  U4_ex_U1_alu_mul_138_45/g81807/Q  -       A->Q  R     INX4           3 68.7    98    79     572 
  U4_ex_U1_alu_mul_138_45/g81806/Q  -       A->Q  F     INX8           6 96.7    69    60     632 
  U4_ex_U1_alu_mul_138_45/g81805/Q  -       A->Q  R     INX6           4 80.4    82    62     694 
  U4_ex_U1_alu_mul_138_45/g81801/Q  -       A->Q  F     INX8          10 88.2    64    54     748 
  U4_ex_U1_alu_mul_138_45/g80283/Q  -       B->Q  R     NA2X1          1  9.9   130    95     842 
  U4_ex_U1_alu_mul_138_45/g79292/Q  -       A->Q  F     NA2X1          2 17.6   128    95     937 
  U4_ex_U1_alu_mul_138_45/g78499/Q  -       B->Q  R     NA2X1          1 15.0   174   133    1071 
  U4_ex_U1_alu_mul_138_45/g77677/Q  -       B->Q  F     NA2X2          1 23.0    99    76    1147 
  U4_ex_U1_alu_mul_138_45/g75589/CO -       B->CO F     FAX2           2 18.6    97   245    1392 
  U4_ex_U1_alu_mul_138_45/g83436/Q  -       A->Q  R     INX1           3 28.7   157   112    1504 
  U4_ex_U1_alu_mul_138_45/g82502/Q  -       BN->Q R     NA3I2X2        1 20.8   167   160    1663 
  U4_ex_U1_alu_mul_138_45/g74189/Q  -       B->Q  F     NA2X4          2 31.3    81    62    1725 
  U4_ex_U1_alu_mul_138_45/g83997/Q  -       A->Q  R     INX2           2 21.2    71    57    1782 
  U4_ex_U1_alu_mul_138_45/g74014/Q  -       A->Q  R     BUX2           2 25.1    78   101    1883 
  U4_ex_U1_alu_mul_138_45/g73356/Q  -       AN->Q R     NO2I1X4        1 12.4    88   124    2007 
  U4_ex_U1_alu_mul_138_45/g73235/Q  -       A->Q  F     NO2X2          1 18.1    68    54    2061 
  U4_ex_U1_alu_mul_138_45/g73095/Q  -       A->Q  R     NO2X4          4 39.8   153    98    2159 
  U4_ex_U1_alu_mul_138_45/g72706/Q  -       A->Q  F     AN21X1         1 18.1   162   126    2284 
  U4_ex_U1_alu_mul_138_45/g72650/Q  -       A->Q  R     NO2X4          3 36.4   153   115    2399 
  U4_ex_U1_alu_mul_138_45/g83804/Q  -       A->Q  F     INX2           2 22.3    74    61    2460 
  U4_ex_U1_alu_mul_138_45/g72304/Q  -       B->Q  R     NO2X1          1 11.0   171   122    2582 
  U4_ex_U1_alu_mul_138_45/g72050/Q  -       B->Q  R     OA22X4         2 34.0   101   194    2776 
  U4_ex_U1_alu_mul_138_45/g83820/Q  -       A->Q  F     INX2           1 20.8    62    54    2830 
  U4_ex_U1_alu_mul_138_45/g71931/Q  -       B->Q  R     NA2X4          2 24.3    97    76    2906 
  U4_ex_U1_alu_mul_138_45/g71880/Q  -       A->Q  F     NA2X4          2 21.1    63    48    2954 
  U4_ex_U1_alu_mul_138_45/g71849/Q  -       A->Q  R     NA2X2          1 18.1   120    77    3032 
  U4_ex_U1_alu_mul_138_45/g71840/Q  -       A->Q  F     NO2X4          1 18.1    60    43    3075 
  U4_ex_U1_alu_mul_138_45/g71820/Q  -       A->Q  R     NO2X4          1 22.7   110    72    3147 
  U4_ex_U1_alu_mul_138_45/g71799/Q  -       C->Q  F     NA3X4          6 55.4   132    98    3246 
  U4_ex_U1_alu_mul_138_45/g71785/Q  -       A->Q  R     NA2X2          1 18.0   119    94    3340 
  U4_ex_U1_alu_mul_138_45/g71776/Q  -       A->Q  F     NA2X4          3 29.8    74    58    3397 
  U4_ex_U1_alu_mul_138_45/g71752/Q  -       A->Q  R     NA2X2          1 18.0   119    80    3478 
  U4_ex_U1_alu_mul_138_45/g71741/Q  -       A->Q  F     NA2X4          4 39.5    90    67    3544 
  U4_ex_U1_alu_mul_138_45/g71720/Q  -       A->Q  R     NA2X2          1 18.0   120    84    3628 
  U4_ex_U1_alu_mul_138_45/g71704/Q  -       A->Q  F     NA2X4          2 20.5    64    49    3677 
  U4_ex_U1_alu_mul_138_45/g71688/Q  -       A->Q  R     NA2X1          1 18.0   195   119    3796 
  U4_ex_U1_alu_mul_138_45/g71675/Q  -       A->Q  F     NA2X4          1  9.9    62    41    3837 
  U4_ex_U1_alu_g18718/Q             -       A->Q  R     NA2X1          1 10.6   198    87    3924 
  U4_ex_U1_alu_g18413/Q             -       C->Q  F     AN31X1         1  8.9   395   111    4036 
  U4_ex_U1_alu_hilo_reg[54]/D       -       -     F     DFRQX0         1    -     -     0    4036 
#-------------------------------------------------------------------------------------------------



Path 9: VIOLATED (-187 ps) Setup Check with Pin U4_ex_U1_alu_hilo_reg[43]/C->D
          Group: C2C
     Startpoint: (R) U3_di_DI_op2_reg[27]/C
          Clock: (R) clock
       Endpoint: (F) U4_ex_U1_alu_hilo_reg[43]/D
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+    4000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4000            0     
                                              
             Setup:-     157                  
     Required Time:=    3843                  
      Launch Clock:-       0                  
         Data Path:-    4030                  
             Slack:=    -187                  

#-------------------------------------------------------------------------------------------------
#          Timing Point            Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                        (fF)  (ps)  (ps)   (ps)  
#-------------------------------------------------------------------------------------------------
  U3_di_DI_op2_reg[27]/C           -       -     R     (arrival)    174     -     0     -       0 
  U3_di_DI_op2_reg[27]/Q           -       C->Q  F     DFRQX4         1  22.0    84   249     249 
  U3_di_g7905/Q                    -       A->Q  F     BUX6           8 134.7   114   140     390 
  U4_ex_U1_alu_mul_139_47/g83457/Q -       A->Q  R     INX20         11 157.9    61   162     552 
  U4_ex_U1_alu_mul_139_47/g83448/Q -       A->Q  F     INX8           6  72.3    54    45     597 
  U4_ex_U1_alu_mul_139_47/g83447/Q -       A->Q  R     INX4           5  43.5    69    51     648 
  U4_ex_U1_alu_mul_139_47/g81462/Q -       B->Q  F     NO2X2          1  15.5    62    56     704 
  U4_ex_U1_alu_mul_139_47/g80414/Q -       B->Q  R     NO2X2          2  19.1   149   109     812 
  U4_ex_U1_alu_mul_139_47/g78746/Q -       B->Q  R     OA22X4         2  28.2    91   183     995 
  U4_ex_U1_alu_mul_139_47/g78386/Q -       A->Q  F     INX2           3  29.3    76    65    1060 
  U4_ex_U1_alu_mul_139_47/g77343/Q -       B->Q  R     NO2X1          1  14.2   204   140    1200 
  U4_ex_U1_alu_mul_139_47/g76982/Q -       AN->Q R     NA2I1X4        2  21.1    97   108    1307 
  U4_ex_U1_alu_mul_139_47/g76363/Q -       A->Q  F     NO2X2          1  14.2    72    50    1357 
  U4_ex_U1_alu_mul_139_47/g76098/Q -       AN->Q F     NA2I1X4        3  29.6    76   118    1476 
  U4_ex_U1_alu_mul_139_47/g75183/Q -       B->Q  R     NA2I1X1        1  15.0   172   120    1595 
  U4_ex_U1_alu_mul_139_47/g74974/Q -       B->Q  F     NA2X2          2  21.1    95    73    1668 
  U4_ex_U1_alu_mul_139_47/g74682/Q -       A->Q  R     NO2X2          1  14.2   128    88    1756 
  U4_ex_U1_alu_mul_139_47/g74546/Q -       AN->Q R     NA2I1X4        4  42.2   126   123    1879 
  U4_ex_U1_alu_mul_139_47/g73346/Q -       S->Q  R     MU2IX1         1  12.3   226   165    2044 
  U4_ex_U1_alu_mul_139_47/g73053/Q -       A->Q  F     NA2X2          1  20.8   109    79    2122 
  U4_ex_U1_alu_mul_139_47/g72920/Q -       B->Q  R     NA2X4          4  44.6   137   110    2232 
  U4_ex_U1_alu_mul_139_47/g72486/Q -       AN->Q R     NA2I1X4        1  20.8    88   102    2334 
  U4_ex_U1_alu_mul_139_47/g72404/Q -       B->Q  F     NA2X4          2  21.2    64    49    2384 
  U4_ex_U1_alu_mul_139_47/g83942/Q -       A->Q  F     OR2X2          1  18.0    70   138    2521 
  U4_ex_U1_alu_mul_139_47/g72259/Q -       A->Q  R     NA2X4          2  26.8   103    69    2590 
  U4_ex_U1_alu_mul_139_47/g72067/Q -       A->Q  F     NA2X4          2  27.1    69    54    2644 
  U4_ex_U1_alu_mul_139_47/g71947/Q -       B->Q  R     NA2X4          1  18.0    86    71    2715 
  U4_ex_U1_alu_mul_139_47/g71903/Q -       A->Q  F     NA2X4          2  24.3    63    49    2764 
  U4_ex_U1_alu_mul_139_47/g71838/Q -       A->Q  R     NA2X4          1  20.2    90    60    2824 
  U4_ex_U1_alu_mul_139_47/g71802/Q -       B->Q  F     NA2I1X4        1  18.0    58    50    2874 
  U4_ex_U1_alu_mul_139_47/g71783/Q -       A->Q  R     NA2X4          2  19.9    90    58    2933 
  U4_ex_U1_alu_mul_139_47/g71767/Q -       A->Q  F     NA2X2          1  18.0    85    60    2993 
  U4_ex_U1_alu_mul_139_47/g71754/Q -       A->Q  R     NA2X4          2  30.8   110    77    3070 
  U4_ex_U1_alu_mul_139_47/g71738/Q -       B->Q  F     NO2X4          1  20.8    58    56    3126 
  U4_ex_U1_alu_mul_139_47/g71728/Q -       B->Q  R     NA2X4          2  26.8   102    78    3204 
  U4_ex_U1_alu_mul_139_47/g71727/Q -       A->Q  R     BUX2           4  39.6   110   125    3329 
  U4_ex_U1_alu_mul_139_47/g71715/Q -       A->Q  F     NA2X4          1  18.0    59    46    3375 
  U4_ex_U1_alu_mul_139_47/g71706/Q -       A->Q  R     NA2X4          3  38.4   125    79    3454 
  U4_ex_U1_alu_mul_139_47/g83887/Q -       B->Q  F     NA2I1X4        1  18.0    60    51    3505 
  U4_ex_U1_alu_mul_139_47/g71684/Q -       A->Q  R     NA2X4          2  27.5   107    67    3572 
  U4_ex_U1_alu_mul_139_47/g71657/Q -       A->Q  F     NA2X4          1  18.0    59    46    3618 
  U4_ex_U1_alu_mul_139_47/g71648/Q -       A->Q  R     NA2X4          2  21.1    92    60    3678 
  U4_ex_U1_alu_mul_139_47/g71627/Q -       A->Q  F     NO2X2          1  14.2    74    49    3727 
  U4_ex_U1_alu_mul_139_47/g71611/Q -       AN->Q F     NA2I1X4        1   9.9    51   101    3828 
  U4_ex_U1_alu_g18741/Q            -       A->Q  R     NA2X1          1  11.3   203    87    3916 
  U4_ex_U1_alu_g18419/Q            -       B->Q  F     AN31X1         1   8.9   395   114    4029 
  U4_ex_U1_alu_hilo_reg[43]/D      -       -     F     DFRX0          1     -     -     0    4030 
#-------------------------------------------------------------------------------------------------



Path 10: VIOLATED (-182 ps) Setup Check with Pin U4_ex_U1_alu_hilo_reg[56]/C->D
          Group: C2C
     Startpoint: (R) U3_di_DI_op2_reg[13]/C
          Clock: (R) clock
       Endpoint: (F) U4_ex_U1_alu_hilo_reg[56]/D
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+    4000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4000            0     
                                              
             Setup:-     157                  
     Required Time:=    3843                  
      Launch Clock:-       0                  
         Data Path:-    4024                  
             Slack:=    -182                  

#-------------------------------------------------------------------------------------------------
#           Timing Point            Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                                        (fF)  (ps)  (ps)   (ps)  
#-------------------------------------------------------------------------------------------------
  U3_di_DI_op2_reg[13]/C            -       -     R     (arrival)    174    -     0     -       0 
  U3_di_DI_op2_reg[13]/Q            -       C->Q  F     DFRQX4         1 22.0    84   249     249 
  U3_di_g7913/Q                     -       A->Q  F     BUX6           5 74.9    73   114     364 
  U4_ex_U1_alu_g3776/Q              -       A->Q  F     BUX4           5 82.3   101   129     493 
  U4_ex_U1_alu_mul_138_45/g81807/Q  -       A->Q  R     INX4           3 68.7    98    79     572 
  U4_ex_U1_alu_mul_138_45/g81806/Q  -       A->Q  F     INX8           6 96.7    69    60     632 
  U4_ex_U1_alu_mul_138_45/g81805/Q  -       A->Q  R     INX6           4 80.4    82    62     694 
  U4_ex_U1_alu_mul_138_45/g81801/Q  -       A->Q  F     INX8          10 88.2    64    54     748 
  U4_ex_U1_alu_mul_138_45/g80283/Q  -       B->Q  R     NA2X1          1  9.9   130    95     842 
  U4_ex_U1_alu_mul_138_45/g79292/Q  -       A->Q  F     NA2X1          2 17.6   128    95     937 
  U4_ex_U1_alu_mul_138_45/g78499/Q  -       B->Q  R     NA2X1          1 15.0   174   133    1071 
  U4_ex_U1_alu_mul_138_45/g77677/Q  -       B->Q  F     NA2X2          1 23.0    99    76    1147 
  U4_ex_U1_alu_mul_138_45/g75589/CO -       B->CO F     FAX2           2 18.6    97   245    1392 
  U4_ex_U1_alu_mul_138_45/g83436/Q  -       A->Q  R     INX1           3 28.7   157   112    1504 
  U4_ex_U1_alu_mul_138_45/g82502/Q  -       BN->Q R     NA3I2X2        1 20.8   167   160    1663 
  U4_ex_U1_alu_mul_138_45/g74189/Q  -       B->Q  F     NA2X4          2 31.3    81    62    1725 
  U4_ex_U1_alu_mul_138_45/g83997/Q  -       A->Q  R     INX2           2 21.2    71    57    1782 
  U4_ex_U1_alu_mul_138_45/g74014/Q  -       A->Q  R     BUX2           2 25.1    78   101    1883 
  U4_ex_U1_alu_mul_138_45/g73356/Q  -       AN->Q R     NO2I1X4        1 12.4    88   124    2007 
  U4_ex_U1_alu_mul_138_45/g73235/Q  -       A->Q  F     NO2X2          1 18.1    68    54    2061 
  U4_ex_U1_alu_mul_138_45/g73095/Q  -       A->Q  R     NO2X4          4 39.8   153    98    2159 
  U4_ex_U1_alu_mul_138_45/g72706/Q  -       A->Q  F     AN21X1         1 18.1   162   126    2284 
  U4_ex_U1_alu_mul_138_45/g72650/Q  -       A->Q  R     NO2X4          3 36.4   153   115    2399 
  U4_ex_U1_alu_mul_138_45/g83804/Q  -       A->Q  F     INX2           2 22.3    74    61    2460 
  U4_ex_U1_alu_mul_138_45/g72304/Q  -       B->Q  R     NO2X1          1 11.0   171   122    2582 
  U4_ex_U1_alu_mul_138_45/g72050/Q  -       B->Q  R     OA22X4         2 34.0   101   194    2776 
  U4_ex_U1_alu_mul_138_45/g83820/Q  -       A->Q  F     INX2           1 20.8    62    54    2830 
  U4_ex_U1_alu_mul_138_45/g71931/Q  -       B->Q  R     NA2X4          2 24.3    97    76    2906 
  U4_ex_U1_alu_mul_138_45/g71880/Q  -       A->Q  F     NA2X4          2 21.1    63    48    2954 
  U4_ex_U1_alu_mul_138_45/g71849/Q  -       A->Q  R     NA2X2          1 18.1   120    77    3032 
  U4_ex_U1_alu_mul_138_45/g71840/Q  -       A->Q  F     NO2X4          1 18.1    60    43    3075 
  U4_ex_U1_alu_mul_138_45/g71820/Q  -       A->Q  R     NO2X4          1 22.7   110    72    3147 
  U4_ex_U1_alu_mul_138_45/g71799/Q  -       C->Q  F     NA3X4          6 55.4   132    98    3246 
  U4_ex_U1_alu_mul_138_45/g71785/Q  -       A->Q  R     NA2X2          1 18.0   119    94    3340 
  U4_ex_U1_alu_mul_138_45/g71776/Q  -       A->Q  F     NA2X4          3 29.8    74    58    3397 
  U4_ex_U1_alu_mul_138_45/g71752/Q  -       A->Q  R     NA2X2          1 18.0   119    80    3478 
  U4_ex_U1_alu_mul_138_45/g71741/Q  -       A->Q  F     NA2X4          4 39.5    90    67    3544 
  U4_ex_U1_alu_mul_138_45/g71724/Q  -       A->Q  R     NA2X2          2 16.3   113    80    3624 
  U4_ex_U1_alu_mul_138_45/g71706/Q  -       A->Q  F     NA2X1          1 12.3   101    76    3701 
  U4_ex_U1_alu_mul_138_45/g71684/Q  -       A->Q  R     NA2X2          1 12.3    99    74    3775 
  U4_ex_U1_alu_mul_138_45/g71674/Q  -       A->Q  F     NA2X2          1  9.9    74    48    3823 
  U4_ex_U1_alu_g18704/Q             -       A->Q  R     NA2X1          1 10.6   198    90    3913 
  U4_ex_U1_alu_g18401/Q             -       C->Q  F     AN31X1         1  8.9   395   111    4024 
  U4_ex_U1_alu_hilo_reg[56]/D       -       -     F     DFRQX0         1    -     -     0    4024 
#-------------------------------------------------------------------------------------------------



Path 11: VIOLATED (-180 ps) Setup Check with Pin U4_ex_U1_alu_hilo_reg[49]/C->D
          Group: C2C
     Startpoint: (R) U3_di_DI_op2_reg[27]/C
          Clock: (R) clock
       Endpoint: (F) U4_ex_U1_alu_hilo_reg[49]/D
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+    4000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4000            0     
                                              
             Setup:-     157                  
     Required Time:=    3843                  
      Launch Clock:-       0                  
         Data Path:-    4023                  
             Slack:=    -180                  

#-------------------------------------------------------------------------------------------------
#          Timing Point            Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                        (fF)  (ps)  (ps)   (ps)  
#-------------------------------------------------------------------------------------------------
  U3_di_DI_op2_reg[27]/C           -       -     R     (arrival)    174     -     0     -       0 
  U3_di_DI_op2_reg[27]/Q           -       C->Q  F     DFRQX4         1  22.0    84   249     249 
  U3_di_g7905/Q                    -       A->Q  F     BUX6           8 134.7   114   140     390 
  U4_ex_U1_alu_mul_139_47/g83457/Q -       A->Q  R     INX20         11 157.9    61   162     552 
  U4_ex_U1_alu_mul_139_47/g82360/Q -       B->Q  F     NA2X2          1  15.0    95    54     606 
  U4_ex_U1_alu_mul_139_47/g81366/Q -       B->Q  R     NA2X2          2  18.1   120    98     704 
  U4_ex_U1_alu_mul_139_47/g84931/Q -       AN->Q R     NO2I1X2        1  23.4   171   176     879 
  U4_ex_U1_alu_mul_139_47/g78894/Q -       B->Q  F     NO2X4          3  30.6    78    69     949 
  U4_ex_U1_alu_mul_139_47/g78597/Q -       A->Q  F     BUX2           2  16.5    55   103    1052 
  U4_ex_U1_alu_mul_139_47/g84454/Q -       AN->Q F     NA2I1X1        1  20.8   148   181    1233 
  U4_ex_U1_alu_mul_139_47/g76246/Q -       B->Q  R     NA2X4          3  39.2   133   114    1348 
  U4_ex_U1_alu_mul_139_47/g75598/Q -       A->Q  F     INX2           2  26.4    78    66    1414 
  U4_ex_U1_alu_mul_139_47/g75359/Q -       B->Q  R     NA2X2          1  20.8   130    99    1513 
  U4_ex_U1_alu_mul_139_47/g75063/Q -       B->Q  F     NA2X4          2  26.8    71    56    1569 
  U4_ex_U1_alu_mul_139_47/g74786/Q -       A->Q  R     NO2X4          1  14.2    94    63    1632 
  U4_ex_U1_alu_mul_139_47/g74520/Q -       AN->Q R     NA2I1X4        3  36.8   117   114    1746 
  U4_ex_U1_alu_mul_139_47/g85669/Q -       A->Q  F     INX2           2  18.7    61    52    1798 
  U4_ex_U1_alu_mul_139_47/g73793/Q -       A->Q  R     NO2X2          1  18.1   144    91    1889 
  U4_ex_U1_alu_mul_139_47/g73734/Q -       A->Q  F     NO2X4          2  25.4    73    50    1940 
  U4_ex_U1_alu_mul_139_47/g84044/Q -       AN->Q F     NA2I1X4        1  18.0    65   108    2048 
  U4_ex_U1_alu_mul_139_47/g73358/Q -       A->Q  R     NA2X4          3  36.8   121    79    2127 
  U4_ex_U1_alu_mul_139_47/g72838/Q -       A->Q  F     NA2X4          1  18.0    61    47    2174 
  U4_ex_U1_alu_mul_139_47/g72753/Q -       A->Q  R     NA2X4          3  38.4   124    79    2253 
  U4_ex_U1_alu_mul_139_47/g83961/Q -       AN->Q R     NA2I1X4        1  18.0    84    98    2351 
  U4_ex_U1_alu_mul_139_47/g72388/Q -       A->Q  F     NA2X4          3  29.8    70    54    2405 
  U4_ex_U1_alu_mul_139_47/g72213/Q -       A->Q  R     NO2X2          1  14.2   125    82    2488 
  U4_ex_U1_alu_mul_139_47/g72149/Q -       AN->Q R     NA2I1X4        2  29.6   104   110    2598 
  U4_ex_U1_alu_mul_139_47/g72133/Q -       A->Q  F     INX3           1  18.0    53    47    2645 
  U4_ex_U1_alu_mul_139_47/g72093/Q -       A->Q  R     NA2X4          1  20.8    92    58    2703 
  U4_ex_U1_alu_mul_139_47/g72028/Q -       B->Q  F     NA2X4          2  26.8    71    54    2757 
  U4_ex_U1_alu_mul_139_47/g71935/Q -       A->Q  R     NA2X4          3  34.1   116    77    2834 
  U4_ex_U1_alu_mul_139_47/g71814/Q -       B->Q  F     NA2X4          1  18.0    58    48    2882 
  U4_ex_U1_alu_mul_139_47/g71795/Q -       A->Q  R     NA2X4          2  24.3   106    63    2945 
  U4_ex_U1_alu_mul_139_47/g71772/Q -       A->Q  F     NA2X4          1  18.0    61    46    2991 
  U4_ex_U1_alu_mul_139_47/g71760/Q -       A->Q  R     NA2X4          1  18.0    86    57    3048 
  U4_ex_U1_alu_mul_139_47/g71746/Q -       A->Q  F     NA2X4          2  21.1    67    47    3095 
  U4_ex_U1_alu_mul_139_47/g71734/Q -       A->Q  R     NA2X2          1  18.0   119    78    3173 
  U4_ex_U1_alu_mul_139_47/g71721/Q -       A->Q  F     NA2X4          3  49.4    99    75    3248 
  U4_ex_U1_alu_mul_139_47/g71720/Q -       A->Q  R     INX3           1  18.0    55    48    3296 
  U4_ex_U1_alu_mul_139_47/g71698/Q -       A->Q  F     NA2X4          2  26.7    70    47    3343 
  U4_ex_U1_alu_mul_139_47/g71687/Q -       A->Q  R     NA2X4          1  18.0    91    59    3402 
  U4_ex_U1_alu_mul_139_47/g71675/Q -       A->Q  F     NA2X4          3  30.5    71    56    3458 
  U4_ex_U1_alu_mul_139_47/g71651/Q -       A->Q  R     NA2X2          1  18.0   120    79    3537 
  U4_ex_U1_alu_mul_139_47/g71639/Q -       A->Q  F     NA2X4          3  30.5    78    58    3595 
  U4_ex_U1_alu_mul_139_47/g71619/Q -       A->Q  R     NA2X4          2  21.3    93    65    3660 
  U4_ex_U1_alu_mul_139_47/g71607/Q -       A->Q  F     NA2X2          1  12.3    64    51    3711 
  U4_ex_U1_alu_mul_139_47/g71592/Q -       A->Q  R     NA2X2          1  12.3   108    65    3776 
  U4_ex_U1_alu_mul_139_47/g71588/Q -       A->Q  F     NA2X2          1   9.9    63    48    3824 
  U4_ex_U1_alu_g18720/Q            -       A->Q  R     NA2X1          1  10.6   198    88    3912 
  U4_ex_U1_alu_g18407/Q            -       C->Q  F     AN31X1         1   8.9   395   111    4023 
  U4_ex_U1_alu_hilo_reg[49]/D      -       -     F     DFRQX0         1     -     -     0    4023 
#-------------------------------------------------------------------------------------------------



Path 12: VIOLATED (-170 ps) Setup Check with Pin U4_ex_U1_alu_hilo_reg[50]/C->D
          Group: C2C
     Startpoint: (R) U3_di_DI_op2_reg[27]/C
          Clock: (R) clock
       Endpoint: (F) U4_ex_U1_alu_hilo_reg[50]/D
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+    4000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4000            0     
                                              
             Setup:-     157                  
     Required Time:=    3843                  
      Launch Clock:-       0                  
         Data Path:-    4013                  
             Slack:=    -170                  

#--------------------------------------------------------------------------------------------------
#          Timing Point            Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                         (fF)  (ps)  (ps)   (ps)  
#--------------------------------------------------------------------------------------------------
  U3_di_DI_op2_reg[27]/C           -       -      R     (arrival)    174     -     0     -       0 
  U3_di_DI_op2_reg[27]/Q           -       C->Q   F     DFRQX4         1  22.0    84   249     249 
  U3_di_g7905/Q                    -       A->Q   F     BUX6           8 134.7   114   140     390 
  U4_ex_U1_alu_mul_139_47/g83457/Q -       A->Q   R     INX20         11 157.9    61   162     552 
  U4_ex_U1_alu_mul_139_47/g82069/Q -       B->Q   R     AND2X1         1  15.5   159   152     704 
  U4_ex_U1_alu_mul_139_47/g81174/Q -       B->Q   F     NO2X2          2  17.6    80    72     775 
  U4_ex_U1_alu_mul_139_47/g84541/Q -       AN->Q  F     NA2I1X1        1  18.0   134   179     954 
  U4_ex_U1_alu_mul_139_47/g78758/Q -       A->Q   R     NA2X4          2  32.8   121    91    1045 
  U4_ex_U1_alu_mul_139_47/g78403/Q -       A->Q   F     INX3           3  38.0    82    70    1115 
  U4_ex_U1_alu_mul_139_47/g76825/Q -       B->Q   R     NA2X1          1  15.0   170   121    1236 
  U4_ex_U1_alu_mul_139_47/g76565/Q -       B->Q   F     NA2X2          2  21.1    94    73    1309 
  U4_ex_U1_alu_mul_139_47/g75866/Q -       A->Q   R     NO2X2          1  14.2   125    88    1396 
  U4_ex_U1_alu_mul_139_47/g75491/Q -       AN->Q  R     NA2I1X4        2  24.3    96   105    1501 
  U4_ex_U1_alu_mul_139_47/g73891/Q -       AN->Q  R     NO2I1X2        1  14.2   125   147    1648 
  U4_ex_U1_alu_mul_139_47/g73736/Q -       AN->Q  R     NA2I1X4        2  40.1   129   121    1769 
  U4_ex_U1_alu_mul_139_47/g86073/Q -       A->Q   F     INX2           1  24.0    72    62    1831 
  U4_ex_U1_alu_mul_139_47/g73288/Q -       IN1->Q R     MU2IX4         4  40.8   212   153    1984 
  U4_ex_U1_alu_mul_139_47/g72930/Q -       B->Q   F     NO2X2          1  14.2    84    71    2056 
  U4_ex_U1_alu_mul_139_47/g72850/Q -       AN->Q  F     NA2I1X4        2  31.2    78   123    2178 
  U4_ex_U1_alu_mul_139_47/g85783/Q -       A->Q   R     INX2           1  18.0    64    52    2230 
  U4_ex_U1_alu_mul_139_47/g72478/Q -       A->Q   F     NA2X4          1  18.0    58    41    2271 
  U4_ex_U1_alu_mul_139_47/g72414/Q -       A->Q   R     NA2X4          4  53.1   152    94    2366 
  U4_ex_U1_alu_mul_139_47/g72202/Q -       B->Q   F     NO2X4          1  14.2    59    54    2420 
  U4_ex_U1_alu_mul_139_47/g72180/Q -       AN->Q  F     NA2I1X4        2  21.0    64   107    2527 
  U4_ex_U1_alu_mul_139_47/g83913/Q -       A->Q   F     OR2X4          2  34.0    69   131    2658 
  U4_ex_U1_alu_mul_139_47/g71903/Q -       B->Q   R     NA2X4          2  24.3    97    78    2736 
  U4_ex_U1_alu_mul_139_47/g71838/Q -       A->Q   F     NA2X4          1  20.2    60    48    2784 
  U4_ex_U1_alu_mul_139_47/g71802/Q -       B->Q   R     NA2I1X4        1  18.0    83    65    2849 
  U4_ex_U1_alu_mul_139_47/g71783/Q -       A->Q   F     NA2X4          2  19.9    63    45    2894 
  U4_ex_U1_alu_mul_139_47/g71767/Q -       A->Q   R     NA2X2          1  18.0   119    77    2971 
  U4_ex_U1_alu_mul_139_47/g71754/Q -       A->Q   F     NA2X4          2  30.8    76    59    3030 
  U4_ex_U1_alu_mul_139_47/g71738/Q -       B->Q   R     NO2X4          1  20.8   106    86    3116 
  U4_ex_U1_alu_mul_139_47/g71728/Q -       B->Q   F     NA2X4          2  26.8    68    55    3172 
  U4_ex_U1_alu_mul_139_47/g71712/Q -       A->Q   R     NA2X4          2  43.1   133    86    3258 
  U4_ex_U1_alu_mul_139_47/g71708/Q -       A->Q   F     INX4           2  26.8    55    46    3304 
  U4_ex_U1_alu_mul_139_47/g71699/Q -       A->Q   R     NO2X4          2  22.0   110    70    3374 
  U4_ex_U1_alu_mul_139_47/g71688/Q -       A->Q   F     NO2X2          1  12.4    82    48    3422 
  U4_ex_U1_alu_mul_139_47/g71676/Q -       A->Q   R     NO2X2          1  12.4   118    80    3502 
  U4_ex_U1_alu_mul_139_47/g71654/Q -       A->Q   F     NO2X2          1  18.1    68    58    3560 
  U4_ex_U1_alu_mul_139_47/g71640/Q -       B->Q   R     NO2I1X4        3  30.6   131    85    3645 
  U4_ex_U1_alu_mul_139_47/g71617/Q -       A->Q   F     NO2X1          1  11.2    96    67    3712 
  U4_ex_U1_alu_mul_139_47/g71603/Q -       AN->Q  F     NA2I1X2        1  12.3    75   133    3844 
  U4_ex_U1_alu_g18723/Q            -       A->Q   R     NA2X2          1  10.6   151    64    3908 
  U4_ex_U1_alu_g18415/Q            -       C->Q   F     AN31X1         1   8.9   395   104    4013 
  U4_ex_U1_alu_hilo_reg[50]/D      -       -      F     DFRQX0         1     -     -     0    4013 
#--------------------------------------------------------------------------------------------------



Path 13: VIOLATED (-168 ps) Setup Check with Pin U4_ex_U1_alu_hilo_reg[48]/C->D
          Group: C2C
     Startpoint: (R) U3_di_DI_op2_reg[27]/C
          Clock: (R) clock
       Endpoint: (F) U4_ex_U1_alu_hilo_reg[48]/D
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+    4000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4000            0     
                                              
             Setup:-     157                  
     Required Time:=    3843                  
      Launch Clock:-       0                  
         Data Path:-    4011                  
             Slack:=    -168                  

#-------------------------------------------------------------------------------------------------
#          Timing Point            Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                        (fF)  (ps)  (ps)   (ps)  
#-------------------------------------------------------------------------------------------------
  U3_di_DI_op2_reg[27]/C           -       -     R     (arrival)    174     -     0     -       0 
  U3_di_DI_op2_reg[27]/Q           -       C->Q  F     DFRQX4         1  22.0    84   249     249 
  U3_di_g7905/Q                    -       A->Q  F     BUX6           8 134.7   114   140     390 
  U4_ex_U1_alu_mul_139_47/g83457/Q -       A->Q  R     INX20         11 157.9    61   162     552 
  U4_ex_U1_alu_mul_139_47/g82360/Q -       B->Q  F     NA2X2          1  15.0    95    54     606 
  U4_ex_U1_alu_mul_139_47/g81366/Q -       B->Q  R     NA2X2          2  18.1   120    98     704 
  U4_ex_U1_alu_mul_139_47/g84931/Q -       AN->Q R     NO2I1X2        1  23.4   171   176     879 
  U4_ex_U1_alu_mul_139_47/g78894/Q -       B->Q  F     NO2X4          3  30.6    78    69     949 
  U4_ex_U1_alu_mul_139_47/g78597/Q -       A->Q  F     BUX2           2  16.5    55   103    1052 
  U4_ex_U1_alu_mul_139_47/g84454/Q -       AN->Q F     NA2I1X1        1  20.8   148   181    1233 
  U4_ex_U1_alu_mul_139_47/g76246/Q -       B->Q  R     NA2X4          3  39.2   133   114    1348 
  U4_ex_U1_alu_mul_139_47/g75598/Q -       A->Q  F     INX2           2  26.4    78    66    1414 
  U4_ex_U1_alu_mul_139_47/g75359/Q -       B->Q  R     NA2X2          1  20.8   130    99    1513 
  U4_ex_U1_alu_mul_139_47/g75063/Q -       B->Q  F     NA2X4          2  26.8    71    56    1569 
  U4_ex_U1_alu_mul_139_47/g74786/Q -       A->Q  R     NO2X4          1  14.2    94    63    1632 
  U4_ex_U1_alu_mul_139_47/g74520/Q -       AN->Q R     NA2I1X4        3  36.8   117   114    1746 
  U4_ex_U1_alu_mul_139_47/g85669/Q -       A->Q  F     INX2           2  18.7    61    52    1798 
  U4_ex_U1_alu_mul_139_47/g73793/Q -       A->Q  R     NO2X2          1  18.1   144    91    1889 
  U4_ex_U1_alu_mul_139_47/g73734/Q -       A->Q  F     NO2X4          2  25.4    73    50    1940 
  U4_ex_U1_alu_mul_139_47/g84093/Q -       B->Q  R     NA2I1X2        1  20.8   132    98    2038 
  U4_ex_U1_alu_mul_139_47/g73358/Q -       B->Q  F     NA2X4          3  36.8    82    65    2103 
  U4_ex_U1_alu_mul_139_47/g72838/Q -       A->Q  R     NA2X4          1  18.0    86    62    2165 
  U4_ex_U1_alu_mul_139_47/g72753/Q -       A->Q  F     NA2X4          3  38.4    85    62    2227 
  U4_ex_U1_alu_mul_139_47/g83961/Q -       AN->Q F     NA2I1X4        1  18.0    58   111    2338 
  U4_ex_U1_alu_mul_139_47/g72388/Q -       A->Q  R     NA2X4          3  29.8   108    69    2408 
  U4_ex_U1_alu_mul_139_47/g72213/Q -       A->Q  F     NO2X2          1  14.2    74    51    2459 
  U4_ex_U1_alu_mul_139_47/g72149/Q -       AN->Q F     NA2I1X4        2  29.6    75   119    2578 
  U4_ex_U1_alu_mul_139_47/g72133/Q -       A->Q  R     INX3           1  18.0    52    43    2620 
  U4_ex_U1_alu_mul_139_47/g72093/Q -       A->Q  F     NA2X4          1  20.8    58    41    2662 
  U4_ex_U1_alu_mul_139_47/g72028/Q -       B->Q  R     NA2X4          2  26.8   102    78    2739 
  U4_ex_U1_alu_mul_139_47/g71935/Q -       A->Q  F     NA2X4          3  34.1    76    60    2800 
  U4_ex_U1_alu_mul_139_47/g71814/Q -       B->Q  R     NA2X4          1  18.0    86    73    2873 
  U4_ex_U1_alu_mul_139_47/g71795/Q -       A->Q  F     NA2X4          2  24.3    80    49    2922 
  U4_ex_U1_alu_mul_139_47/g71772/Q -       A->Q  R     NA2X4          1  18.0    87    62    2984 
  U4_ex_U1_alu_mul_139_47/g71760/Q -       A->Q  F     NA2X4          1  18.0    60    44    3028 
  U4_ex_U1_alu_mul_139_47/g71746/Q -       A->Q  R     NA2X4          2  21.1    93    60    3088 
  U4_ex_U1_alu_mul_139_47/g71734/Q -       A->Q  F     NA2X2          1  18.0    83    61    3149 
  U4_ex_U1_alu_mul_139_47/g71721/Q -       A->Q  R     NA2X4          3  49.4   145    97    3246 
  U4_ex_U1_alu_mul_139_47/g71720/Q -       A->Q  F     INX3           1  18.0    60    50    3295 
  U4_ex_U1_alu_mul_139_47/g71698/Q -       A->Q  R     NA2X4          2  26.7   103    66    3362 
  U4_ex_U1_alu_mul_139_47/g71687/Q -       A->Q  F     NA2X4          1  18.0    60    46    3408 
  U4_ex_U1_alu_mul_139_47/g71675/Q -       A->Q  R     NA2X4          3  30.5   110    70    3478 
  U4_ex_U1_alu_mul_139_47/g71651/Q -       A->Q  F     NA2X2          1  18.0    80    63    3541 
  U4_ex_U1_alu_mul_139_47/g71639/Q -       A->Q  R     NA2X4          3  30.5   115    76    3616 
  U4_ex_U1_alu_mul_139_47/g71621/Q -       A->Q  F     NO2X1          1  11.2    99    65    3682 
  U4_ex_U1_alu_mul_139_47/g71604/Q -       AN->Q F     NA2I1X2        1   9.9    70   129    3811 
  U4_ex_U1_alu_g18735/Q            -       A->Q  R     NA2X1          1  10.6   198    89    3900 
  U4_ex_U1_alu_g18417/Q            -       C->Q  F     AN31X1         1   8.9   395   111    4011 
  U4_ex_U1_alu_hilo_reg[48]/D      -       -     F     DFRQX0         1     -     -     0    4011 
#-------------------------------------------------------------------------------------------------



Path 14: VIOLATED (-163 ps) Setup Check with Pin U4_ex_U1_alu_hilo_reg[42]/C->D
          Group: C2C
     Startpoint: (R) U3_di_DI_op2_reg[13]/C
          Clock: (R) clock
       Endpoint: (R) U4_ex_U1_alu_hilo_reg[42]/D
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+    4000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4000            0     
                                              
             Setup:-      93                  
     Required Time:=    3907                  
      Launch Clock:-       0                  
         Data Path:-    4070                  
             Slack:=    -163                  

#-------------------------------------------------------------------------------------------------
#           Timing Point            Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                                        (fF)  (ps)  (ps)   (ps)  
#-------------------------------------------------------------------------------------------------
  U3_di_DI_op2_reg[13]/C            -       -     R     (arrival)    174    -     0     -       0 
  U3_di_DI_op2_reg[13]/Q            -       C->Q  F     DFRQX4         1 22.0    84   249     249 
  U3_di_g7913/Q                     -       A->Q  F     BUX6           5 74.9    73   114     364 
  U4_ex_U1_alu_g3776/Q              -       A->Q  F     BUX4           5 82.3   101   129     493 
  U4_ex_U1_alu_mul_138_45/g81807/Q  -       A->Q  R     INX4           3 68.7    98    79     572 
  U4_ex_U1_alu_mul_138_45/g81806/Q  -       A->Q  F     INX8           6 96.7    69    60     632 
  U4_ex_U1_alu_mul_138_45/g81805/Q  -       A->Q  R     INX6           4 80.4    82    62     694 
  U4_ex_U1_alu_mul_138_45/g81801/Q  -       A->Q  F     INX8          10 88.2    64    54     748 
  U4_ex_U1_alu_mul_138_45/g80283/Q  -       B->Q  R     NA2X1          1  9.9   130    95     842 
  U4_ex_U1_alu_mul_138_45/g79292/Q  -       A->Q  F     NA2X1          2 17.6   128    95     937 
  U4_ex_U1_alu_mul_138_45/g78499/Q  -       B->Q  R     NA2X1          1 15.0   174   133    1071 
  U4_ex_U1_alu_mul_138_45/g77677/Q  -       B->Q  F     NA2X2          1 23.0    99    76    1147 
  U4_ex_U1_alu_mul_138_45/g75589/CO -       B->CO F     FAX2           2 18.6    97   245    1392 
  U4_ex_U1_alu_mul_138_45/g83436/Q  -       A->Q  R     INX1           3 28.7   157   112    1504 
  U4_ex_U1_alu_mul_138_45/g82502/Q  -       BN->Q R     NA3I2X2        1 20.8   167   160    1663 
  U4_ex_U1_alu_mul_138_45/g74189/Q  -       B->Q  F     NA2X4          2 31.3    81    62    1725 
  U4_ex_U1_alu_mul_138_45/g83997/Q  -       A->Q  R     INX2           2 21.2    71    57    1782 
  U4_ex_U1_alu_mul_138_45/g74014/Q  -       A->Q  R     BUX2           2 25.1    78   101    1883 
  U4_ex_U1_alu_mul_138_45/g73356/Q  -       AN->Q R     NO2I1X4        1 12.4    88   124    2007 
  U4_ex_U1_alu_mul_138_45/g73235/Q  -       A->Q  F     NO2X2          1 18.1    68    54    2061 
  U4_ex_U1_alu_mul_138_45/g73095/Q  -       A->Q  R     NO2X4          4 39.8   153    98    2159 
  U4_ex_U1_alu_mul_138_45/g72706/Q  -       A->Q  F     AN21X1         1 18.1   162   126    2284 
  U4_ex_U1_alu_mul_138_45/g72650/Q  -       A->Q  R     NO2X4          3 36.4   153   115    2399 
  U4_ex_U1_alu_mul_138_45/g83804/Q  -       A->Q  F     INX2           2 22.3    74    61    2460 
  U4_ex_U1_alu_mul_138_45/g72304/Q  -       B->Q  R     NO2X1          1 11.0   171   122    2582 
  U4_ex_U1_alu_mul_138_45/g72050/Q  -       B->Q  R     OA22X4         2 34.0   101   194    2776 
  U4_ex_U1_alu_mul_138_45/g83820/Q  -       A->Q  F     INX2           1 20.8    62    54    2830 
  U4_ex_U1_alu_mul_138_45/g71931/Q  -       B->Q  R     NA2X4          2 24.3    97    76    2906 
  U4_ex_U1_alu_mul_138_45/g71880/Q  -       A->Q  F     NA2X4          2 21.1    63    48    2954 
  U4_ex_U1_alu_mul_138_45/g71849/Q  -       A->Q  R     NA2X2          1 18.1   120    77    3032 
  U4_ex_U1_alu_mul_138_45/g71840/Q  -       A->Q  F     NO2X4          1 18.1    60    43    3075 
  U4_ex_U1_alu_mul_138_45/g71820/Q  -       A->Q  R     NO2X4          1 22.7   110    72    3147 
  U4_ex_U1_alu_mul_138_45/g71799/Q  -       C->Q  F     NA3X4          6 55.4   132    98    3246 
  U4_ex_U1_alu_mul_138_45/g71786/Q  -       A->Q  R     NA2X2          1 18.0   119    94    3340 
  U4_ex_U1_alu_mul_138_45/g71774/Q  -       A->Q  F     NA2X4          3 36.2    82    64    3403 
  U4_ex_U1_alu_mul_138_45/g71755/Q  -       A->Q  R     NA2X4          1 18.0    86    62    3465 
  U4_ex_U1_alu_mul_138_45/g71750/Q  -       A->Q  F     NA2X4          3 29.5    72    54    3519 
  U4_ex_U1_alu_mul_138_45/g71702/Q  -       A->Q  F     AO21X4         1 13.4    58   171    3690 
  U4_ex_U1_alu_mul_138_45/g71678/Q  -       S->Q  R     MU2IX1         1  9.9   203   139    3829 
  U4_ex_U1_alu_g18739/Q             -       A->Q  F     NA2X1          1 10.6   209    80    3909 
  U4_ex_U1_alu_g18418/Q             -       C->Q  R     AN31X1         1  8.9   383   161    4070 
  U4_ex_U1_alu_hilo_reg[42]/D       -       -     R     DFRQX0         1    -     -     0    4070 
#-------------------------------------------------------------------------------------------------



Path 15: VIOLATED (-157 ps) Setup Check with Pin U4_ex_U1_alu_hilo_reg[39]/C->D
          Group: C2C
     Startpoint: (R) U3_di_DI_op2_reg[27]/C
          Clock: (R) clock
       Endpoint: (F) U4_ex_U1_alu_hilo_reg[39]/D
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+    4000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4000            0     
                                              
             Setup:-     157                  
     Required Time:=    3843                  
      Launch Clock:-       0                  
         Data Path:-    4000                  
             Slack:=    -157                  

#-------------------------------------------------------------------------------------------------
#          Timing Point            Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                        (fF)  (ps)  (ps)   (ps)  
#-------------------------------------------------------------------------------------------------
  U3_di_DI_op2_reg[27]/C           -       -     R     (arrival)    174     -     0     -       0 
  U3_di_DI_op2_reg[27]/Q           -       C->Q  F     DFRQX4         1  22.0    84   249     249 
  U3_di_g7905/Q                    -       A->Q  F     BUX6           8 134.7   114   140     390 
  U4_ex_U1_alu_mul_139_47/g83457/Q -       A->Q  R     INX20         11 157.9    61   162     552 
  U4_ex_U1_alu_mul_139_47/g83448/Q -       A->Q  F     INX8           6  72.3    54    45     597 
  U4_ex_U1_alu_mul_139_47/g83447/Q -       A->Q  R     INX4           5  43.5    69    51     648 
  U4_ex_U1_alu_mul_139_47/g81462/Q -       B->Q  F     NO2X2          1  15.5    62    56     704 
  U4_ex_U1_alu_mul_139_47/g80414/Q -       B->Q  R     NO2X2          2  19.1   149   109     812 
  U4_ex_U1_alu_mul_139_47/g78746/Q -       B->Q  R     OA22X4         2  28.2    91   183     995 
  U4_ex_U1_alu_mul_139_47/g78386/Q -       A->Q  F     INX2           3  29.3    76    65    1060 
  U4_ex_U1_alu_mul_139_47/g77343/Q -       B->Q  R     NO2X1          1  14.2   204   140    1200 
  U4_ex_U1_alu_mul_139_47/g76982/Q -       AN->Q R     NA2I1X4        2  21.1    97   108    1307 
  U4_ex_U1_alu_mul_139_47/g76363/Q -       A->Q  F     NO2X2          1  14.2    72    50    1357 
  U4_ex_U1_alu_mul_139_47/g76098/Q -       AN->Q F     NA2I1X4        3  29.6    76   118    1476 
  U4_ex_U1_alu_mul_139_47/g75183/Q -       B->Q  R     NA2I1X1        1  15.0   172   120    1595 
  U4_ex_U1_alu_mul_139_47/g74974/Q -       B->Q  F     NA2X2          2  21.1    95    73    1668 
  U4_ex_U1_alu_mul_139_47/g74682/Q -       A->Q  R     NO2X2          1  14.2   128    88    1756 
  U4_ex_U1_alu_mul_139_47/g74546/Q -       AN->Q R     NA2I1X4        4  42.2   126   123    1879 
  U4_ex_U1_alu_mul_139_47/g73346/Q -       S->Q  R     MU2IX1         1  12.3   226   165    2044 
  U4_ex_U1_alu_mul_139_47/g73053/Q -       A->Q  F     NA2X2          1  20.8   109    79    2122 
  U4_ex_U1_alu_mul_139_47/g72920/Q -       B->Q  R     NA2X4          4  44.6   137   110    2232 
  U4_ex_U1_alu_mul_139_47/g72486/Q -       AN->Q R     NA2I1X4        1  20.8    88   102    2334 
  U4_ex_U1_alu_mul_139_47/g72404/Q -       B->Q  F     NA2X4          2  21.2    64    49    2384 
  U4_ex_U1_alu_mul_139_47/g83942/Q -       A->Q  F     OR2X2          1  18.0    70   138    2521 
  U4_ex_U1_alu_mul_139_47/g72259/Q -       A->Q  R     NA2X4          2  26.8   103    69    2590 
  U4_ex_U1_alu_mul_139_47/g72067/Q -       A->Q  F     NA2X4          2  27.1    69    54    2644 
  U4_ex_U1_alu_mul_139_47/g71947/Q -       B->Q  R     NA2X4          1  18.0    86    71    2715 
  U4_ex_U1_alu_mul_139_47/g71903/Q -       A->Q  F     NA2X4          2  24.3    63    49    2764 
  U4_ex_U1_alu_mul_139_47/g71838/Q -       A->Q  R     NA2X4          1  20.2    90    60    2824 
  U4_ex_U1_alu_mul_139_47/g71802/Q -       B->Q  F     NA2I1X4        1  18.0    58    50    2874 
  U4_ex_U1_alu_mul_139_47/g71783/Q -       A->Q  R     NA2X4          2  19.9    90    58    2933 
  U4_ex_U1_alu_mul_139_47/g71767/Q -       A->Q  F     NA2X2          1  18.0    85    60    2993 
  U4_ex_U1_alu_mul_139_47/g71754/Q -       A->Q  R     NA2X4          2  30.8   110    77    3070 
  U4_ex_U1_alu_mul_139_47/g71738/Q -       B->Q  F     NO2X4          1  20.8    58    56    3126 
  U4_ex_U1_alu_mul_139_47/g71728/Q -       B->Q  R     NA2X4          2  26.8   102    78    3204 
  U4_ex_U1_alu_mul_139_47/g71727/Q -       A->Q  R     BUX2           4  39.6   110   125    3329 
  U4_ex_U1_alu_mul_139_47/g71703/Q -       A->Q  F     NA3X2          1  18.0   106    73    3402 
  U4_ex_U1_alu_mul_139_47/g71693/Q -       A->Q  R     NA2X4          2  21.8    95    72    3474 
  U4_ex_U1_alu_mul_139_47/g71669/Q -       A->Q  F     NA2X2          1  18.0    80    61    3535 
  U4_ex_U1_alu_mul_139_47/g71663/Q -       A->Q  R     NA2X4          1  13.2    78    56    3592 
  U4_ex_U1_alu_mul_139_47/g83893/Q -       A->Q  F     EO2X1          1   9.9   124   189    3780 
  U4_ex_U1_alu_g18736/Q            -       A->Q  R     NA2X1          1  11.3   203   106    3886 
  U4_ex_U1_alu_g18416/Q            -       B->Q  F     AN31X1         1   8.9   395   114    4000 
  U4_ex_U1_alu_hilo_reg[39]/D      -       -     F     DFRQX0         1     -     -     0    4000 
#-------------------------------------------------------------------------------------------------



Path 16: VIOLATED (-144 ps) Setup Check with Pin U4_ex_U1_alu_hilo_reg[44]/C->D
          Group: C2C
     Startpoint: (R) U3_di_DI_op2_reg[13]/C
          Clock: (R) clock
       Endpoint: (R) U4_ex_U1_alu_hilo_reg[44]/D
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+    4000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4000            0     
                                              
             Setup:-      93                  
     Required Time:=    3907                  
      Launch Clock:-       0                  
         Data Path:-    4051                  
             Slack:=    -144                  

#-------------------------------------------------------------------------------------------------
#           Timing Point            Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                                        (fF)  (ps)  (ps)   (ps)  
#-------------------------------------------------------------------------------------------------
  U3_di_DI_op2_reg[13]/C            -       -     R     (arrival)    174    -     0     -       0 
  U3_di_DI_op2_reg[13]/Q            -       C->Q  F     DFRQX4         1 22.0    84   249     249 
  U3_di_g7913/Q                     -       A->Q  F     BUX6           5 74.9    73   114     364 
  U4_ex_U1_alu_g3776/Q              -       A->Q  F     BUX4           5 82.3   101   129     493 
  U4_ex_U1_alu_mul_138_45/g81807/Q  -       A->Q  R     INX4           3 68.7    98    79     572 
  U4_ex_U1_alu_mul_138_45/g81806/Q  -       A->Q  F     INX8           6 96.7    69    60     632 
  U4_ex_U1_alu_mul_138_45/g81805/Q  -       A->Q  R     INX6           4 80.4    82    62     694 
  U4_ex_U1_alu_mul_138_45/g81801/Q  -       A->Q  F     INX8          10 88.2    64    54     748 
  U4_ex_U1_alu_mul_138_45/g80283/Q  -       B->Q  R     NA2X1          1  9.9   130    95     842 
  U4_ex_U1_alu_mul_138_45/g79292/Q  -       A->Q  F     NA2X1          2 17.6   128    95     937 
  U4_ex_U1_alu_mul_138_45/g78499/Q  -       B->Q  R     NA2X1          1 15.0   174   133    1071 
  U4_ex_U1_alu_mul_138_45/g77677/Q  -       B->Q  F     NA2X2          1 23.0    99    76    1147 
  U4_ex_U1_alu_mul_138_45/g75589/CO -       B->CO F     FAX2           2 18.6    97   245    1392 
  U4_ex_U1_alu_mul_138_45/g83436/Q  -       A->Q  R     INX1           3 28.7   157   112    1504 
  U4_ex_U1_alu_mul_138_45/g82502/Q  -       BN->Q R     NA3I2X2        1 20.8   167   160    1663 
  U4_ex_U1_alu_mul_138_45/g74189/Q  -       B->Q  F     NA2X4          2 31.3    81    62    1725 
  U4_ex_U1_alu_mul_138_45/g83997/Q  -       A->Q  R     INX2           2 21.2    71    57    1782 
  U4_ex_U1_alu_mul_138_45/g74014/Q  -       A->Q  R     BUX2           2 25.1    78   101    1883 
  U4_ex_U1_alu_mul_138_45/g73356/Q  -       AN->Q R     NO2I1X4        1 12.4    88   124    2007 
  U4_ex_U1_alu_mul_138_45/g73235/Q  -       A->Q  F     NO2X2          1 18.1    68    54    2061 
  U4_ex_U1_alu_mul_138_45/g73095/Q  -       A->Q  R     NO2X4          4 39.8   153    98    2159 
  U4_ex_U1_alu_mul_138_45/g72706/Q  -       A->Q  F     AN21X1         1 18.1   162   126    2284 
  U4_ex_U1_alu_mul_138_45/g72650/Q  -       A->Q  R     NO2X4          3 36.4   153   115    2399 
  U4_ex_U1_alu_mul_138_45/g83804/Q  -       A->Q  F     INX2           2 22.3    74    61    2460 
  U4_ex_U1_alu_mul_138_45/g72304/Q  -       B->Q  R     NO2X1          1 11.0   171   122    2582 
  U4_ex_U1_alu_mul_138_45/g72050/Q  -       B->Q  R     OA22X4         2 34.0   101   194    2776 
  U4_ex_U1_alu_mul_138_45/g83820/Q  -       A->Q  F     INX2           1 20.8    62    54    2830 
  U4_ex_U1_alu_mul_138_45/g71931/Q  -       B->Q  R     NA2X4          2 24.3    97    76    2906 
  U4_ex_U1_alu_mul_138_45/g71880/Q  -       A->Q  F     NA2X4          2 21.1    63    48    2954 
  U4_ex_U1_alu_mul_138_45/g71849/Q  -       A->Q  R     NA2X2          1 18.1   120    77    3032 
  U4_ex_U1_alu_mul_138_45/g71840/Q  -       A->Q  F     NO2X4          1 18.1    60    43    3075 
  U4_ex_U1_alu_mul_138_45/g71820/Q  -       A->Q  R     NO2X4          1 22.7   110    72    3147 
  U4_ex_U1_alu_mul_138_45/g71799/Q  -       C->Q  F     NA3X4          6 55.4   132    98    3246 
  U4_ex_U1_alu_mul_138_45/g71785/Q  -       A->Q  R     NA2X2          1 18.0   119    94    3340 
  U4_ex_U1_alu_mul_138_45/g71776/Q  -       A->Q  F     NA2X4          3 29.8    74    58    3397 
  U4_ex_U1_alu_mul_138_45/g71770/Q  -       A->Q  F     BUX2           3 27.6    76   118    3515 
  U4_ex_U1_alu_mul_138_45/g71769/Q  -       A->Q  F     BUX1           1 13.4    80   128    3643 
  U4_ex_U1_alu_mul_138_45/g71736/Q  -       S->Q  R     MU2IX1         1  9.9   203   143    3786 
  U4_ex_U1_alu_g18748/Q             -       A->Q  F     NA2X1          1 11.3   213    83    3869 
  U4_ex_U1_alu_g18421/Q             -       B->Q  R     AN31X1         1  8.9   383   182    4051 
  U4_ex_U1_alu_hilo_reg[44]/D       -       -     R     DFRX0          1    -     -     0    4051 
#-------------------------------------------------------------------------------------------------



Path 17: VIOLATED (-143 ps) Setup Check with Pin U4_ex_U1_alu_hilo_reg[57]/C->D
          Group: C2C
     Startpoint: (R) U3_di_DI_op2_reg[13]/C
          Clock: (R) clock
       Endpoint: (R) U4_ex_U1_alu_hilo_reg[57]/D
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+    4000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4000            0     
                                              
             Setup:-      93                  
     Required Time:=    3907                  
      Launch Clock:-       0                  
         Data Path:-    4050                  
             Slack:=    -143                  

#------------------------------------------------------------------------------------------------
#          Timing Point            Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                                       (fF)  (ps)  (ps)   (ps)  
#------------------------------------------------------------------------------------------------
  U3_di_DI_op2_reg[13]/C           -       -     R     (arrival)    174    -     0     -       0 
  U3_di_DI_op2_reg[13]/Q           -       C->Q  F     DFRQX4         1 22.0    84   249     249 
  U3_di_g7913/Q                    -       A->Q  F     BUX6           5 74.9    73   114     364 
  U4_ex_U1_alu_g3776/Q             -       A->Q  F     BUX4           5 82.3   101   129     493 
  U4_ex_U1_alu_mul_138_45/g81807/Q -       A->Q  R     INX4           3 68.7    98    79     572 
  U4_ex_U1_alu_mul_138_45/g81806/Q -       A->Q  F     INX8           6 96.7    69    60     632 
  U4_ex_U1_alu_mul_138_45/g81778/Q -       A->Q  R     INX3           2 37.0    77    59     691 
  U4_ex_U1_alu_mul_138_45/g81777/Q -       A->Q  F     INX4           6 56.0    73    61     752 
  U4_ex_U1_alu_mul_138_45/g80522/Q -       B->Q  F     OR2X2          1 15.0    63   148     900 
  U4_ex_U1_alu_mul_138_45/g79295/Q -       B->Q  R     NA2X2          2 16.3   113    86     986 
  U4_ex_U1_alu_mul_138_45/g78188/Q -       B->Q  F     NA2X1          1 12.3    98    76    1061 
  U4_ex_U1_alu_mul_138_45/g77646/Q -       A->Q  R     NA2X2          1 23.1   142    97    1158 
  U4_ex_U1_alu_mul_138_45/g75370/S -       B->S  R     FAX4           3 26.8    97   453    1612 
  U4_ex_U1_alu_mul_138_45/g83446/Q -       A->Q  F     INX1           2 34.8   156   117    1728 
  U4_ex_U1_alu_mul_138_45/g74358/Q -       B->Q  R     NO2X4          1 14.2    97    88    1817 
  U4_ex_U1_alu_mul_138_45/g74188/Q -       AN->Q R     NA2I1X4        3 49.2   138   128    1944 
  U4_ex_U1_alu_mul_138_45/g74004/Q -       A->Q  F     INX4           2 26.9    56    46    1991 
  U4_ex_U1_alu_mul_138_45/g73580/Q -       B->Q  R     NA2X2          1 18.0   119    88    2078 
  U4_ex_U1_alu_mul_138_45/g73457/Q -       A->Q  F     NA2X4          2 21.1    64    50    2128 
  U4_ex_U1_alu_mul_138_45/g72924/Q -       A->Q  R     NO2X2          1 14.2   125    81    2209 
  U4_ex_U1_alu_mul_138_45/g72870/Q -       AN->Q R     NA2I1X4        3 48.7   137   130    2338 
  U4_ex_U1_alu_mul_138_45/g72681/Q -       A->Q  F     INX4           2 26.4    56    46    2384 
  U4_ex_U1_alu_mul_138_45/g72451/Q -       B->Q  R     NA2X2          1 20.8   130    93    2478 
  U4_ex_U1_alu_mul_138_45/g72386/Q -       B->Q  F     NA2X4          2 28.2    73    57    2535 
  U4_ex_U1_alu_mul_138_45/g72370/Q -       A->Q  R     INX2           1 12.3    52    42    2577 
  U4_ex_U1_alu_mul_138_45/g72283/Q -       A->Q  F     NA2X2          1 18.0    75    54    2631 
  U4_ex_U1_alu_mul_138_45/g72222/Q -       A->Q  R     NA2X4          2 24.2    98    67    2698 
  U4_ex_U1_alu_mul_138_45/g72093/Q -       A->Q  F     NA2X4          3 29.0    70    56    2754 
  U4_ex_U1_alu_mul_138_45/g71973/Q -       B->Q  R     NA2X2          1 18.0   119    91    2845 
  U4_ex_U1_alu_mul_138_45/g71932/Q -       A->Q  F     NA2X4          2 21.9    65    50    2895 
  U4_ex_U1_alu_mul_138_45/g71871/Q -       A->Q  R     NA2X2          1 18.0   119    78    2973 
  U4_ex_U1_alu_mul_138_45/g71847/Q -       A->Q  F     NA2X4          1 18.0    61    47    3020 
  U4_ex_U1_alu_mul_138_45/g71837/Q -       A->Q  R     NA2X4          2 26.8   103    67    3086 
  U4_ex_U1_alu_mul_138_45/g71818/Q -       A->Q  F     NA2X4          1 22.8    69    50    3137 
  U4_ex_U1_alu_mul_138_45/g71799/Q -       B->Q  R     NA3X4          6 55.4   190   123    3260 
  U4_ex_U1_alu_mul_138_45/g71785/Q -       A->Q  F     NA2X2          1 18.0    95    69    3329 
  U4_ex_U1_alu_mul_138_45/g71776/Q -       A->Q  R     NA2X4          3 29.8   108    78    3408 
  U4_ex_U1_alu_mul_138_45/g71770/Q -       A->Q  R     BUX2           3 27.6    83   111    3518 
  U4_ex_U1_alu_mul_138_45/g71758/Q -       A->Q  F     NA2X2          1 12.3    70    49    3568 
  U4_ex_U1_alu_mul_138_45/g71737/Q -       A->Q  R     NA2X2          1 13.4   105    69    3637 
  U4_ex_U1_alu_mul_138_45/g71698/Q -       S->Q  R     MU2IX1         1  9.9   206   148    3785 
  U4_ex_U1_alu_g18730/Q            -       A->Q  F     NA2X1          1 11.3   213    83    3868 
  U4_ex_U1_alu_g18408/Q            -       B->Q  R     AN31X1         1  8.9   383   182    4050 
  U4_ex_U1_alu_hilo_reg[57]/D      -       -     R     DFRQX0         1    -     -     0    4050 
#------------------------------------------------------------------------------------------------



Path 18: VIOLATED (-140 ps) Setup Check with Pin U4_ex_U1_alu_hilo_reg[35]/C->D
          Group: C2C
     Startpoint: (R) U3_di_DI_op2_reg[7]/C
          Clock: (R) clock
       Endpoint: (F) U4_ex_U1_alu_hilo_reg[35]/D
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+    4000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4000            0     
                                              
             Setup:-     157                  
     Required Time:=    3843                  
      Launch Clock:-       0                  
         Data Path:-    3983                  
             Slack:=    -140                  

#--------------------------------------------------------------------------------------------------
#           Timing Point            Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                         (fF)  (ps)  (ps)   (ps)  
#--------------------------------------------------------------------------------------------------
  U3_di_DI_op2_reg[7]/C             -       -     R     (arrival)    174     -     0     -       0 
  U3_di_DI_op2_reg[7]/Q             -       C->Q  F     DFRQX4         1  22.0    84   249     249 
  U3_di_g7909/Q                     -       A->Q  F     BUX6           7  92.9    86   123     372 
  U4_ex_U1_alu_mul_139_47/g83487/Q  -       A->Q  F     BUX4           2  34.6    56   101     474 
  U4_ex_U1_alu_mul_139_47/g83486/Q  -       A->Q  R     INX4           2  51.1    77    56     530 
  U4_ex_U1_alu_mul_139_47/g83485/Q  -       A->Q  F     INX8          12 125.7    80    66     596 
  U4_ex_U1_alu_mul_139_47/g81822/Q  -       B->Q  R     NA2X1          1  12.3   148   109     705 
  U4_ex_U1_alu_mul_139_47/g81203/Q  -       A->Q  F     NA2X2          2  18.6    88    67     772 
  U4_ex_U1_alu_mul_139_47/g84879/Q  -       A->Q  R     INX1           1  12.4    84    68     840 
  U4_ex_U1_alu_mul_139_47/g79695/Q  -       A->Q  F     NO2X2          1  23.4    80    60     900 
  U4_ex_U1_alu_mul_139_47/g78807/Q  -       B->Q  R     NO2X4          3  42.1   159   117    1017 
  U4_ex_U1_alu_mul_139_47/g77710/Q  -       A->Q  F     NA2X2          1  14.8    89    60    1077 
  U4_ex_U1_alu_mul_139_47/g84402/Q  -       B->Q  R     NA2I1X2        1  18.0   122    96    1173 
  U4_ex_U1_alu_mul_139_47/g76870/Q  -       A->Q  F     NA2X4          1  23.7    68    52    1225 
  U4_ex_U1_alu_mul_139_47/g74053/CO -       A->CO F     FAX2           3  41.2   149   288    1514 
  U4_ex_U1_alu_mul_139_47/g73883/Q  -       A->Q  R     NA2X1          1  18.0   194   141    1655 
  U4_ex_U1_alu_mul_139_47/g73724/Q  -       A->Q  F     NA2X4          1  18.0    72    50    1704 
  U4_ex_U1_alu_mul_139_47/g73526/Q  -       A->Q  R     NA2X4          1  18.0    86    60    1764 
  U4_ex_U1_alu_mul_139_47/g73422/Q  -       A->Q  F     NA2X4          4  38.6    84    62    1826 
  U4_ex_U1_alu_mul_139_47/g73139/Q  -       A->Q  R     NO2X2          1  14.2   125    85    1912 
  U4_ex_U1_alu_mul_139_47/g72960/Q  -       AN->Q R     NA2I1X4        2  29.6   104   110    2022 
  U4_ex_U1_alu_mul_139_47/g72766/Q  -       A->Q  F     INX3           1  20.2    56    49    2071 
  U4_ex_U1_alu_mul_139_47/g72736/Q  -       B->Q  R     NA2I1X4        1  18.0    83    64    2135 
  U4_ex_U1_alu_mul_139_47/g72646/Q  -       A->Q  F     NA2X4          4  38.6    84    61    2196 
  U4_ex_U1_alu_mul_139_47/g72468/Q  -       A->Q  R     NO2X2          1  14.2   125    85    2282 
  U4_ex_U1_alu_mul_139_47/g72396/Q  -       AN->Q R     NA2I1X4        2  18.6    86    99    2381 
  U4_ex_U1_alu_mul_139_47/g72237/Q  -       A->Q  F     NA2X1          1  18.0   123    89    2470 
  U4_ex_U1_alu_mul_139_47/g72175/Q  -       A->Q  R     NA2X4          2  32.5   112    88    2558 
  U4_ex_U1_alu_mul_139_47/g72033/Q  -       A->Q  F     NA2X4          3  31.4    80    59    2617 
  U4_ex_U1_alu_mul_139_47/g71970/Q  -       A->Q  R     NO2X4          1  18.1   100    70    2687 
  U4_ex_U1_alu_mul_139_47/g71951/Q  -       A->Q  F     NO2X4          2  25.1    65    48    2735 
  U4_ex_U1_alu_mul_139_47/g71865/Q  -       B->Q  R     NO2I1X4        1  18.1   100    67    2802 
  U4_ex_U1_alu_mul_139_47/g71815/Q  -       A->Q  F     NO2X4          1  18.1    75    42    2844 
  U4_ex_U1_alu_mul_139_47/g71800/Q  -       A->Q  R     NO2X4          1  18.1   104    69    2913 
  U4_ex_U1_alu_mul_139_47/g71785/Q  -       A->Q  F     NO2X4          2  29.9    85    52    2966 
  U4_ex_U1_alu_mul_139_47/g71770/Q  -       A->Q  R     NA2X4          4  34.4   117    81    3046 
  U4_ex_U1_alu_mul_139_47/g71748/Q  -       A->Q  F     NA2X2          1  14.8    74    57    3104 
  U4_ex_U1_alu_mul_139_47/g83882/Q  -       B->Q  R     NA2I1X2        2  21.8   136   100    3204 
  U4_ex_U1_alu_mul_139_47/g71722/Q  -       A->Q  F     NA2X2          2  21.1    92    71    3275 
  U4_ex_U1_alu_mul_139_47/g83894/Q  -       B->Q  R     NA2I1X2        1  12.3   101    84    3359 
  U4_ex_U1_alu_mul_139_47/g71701/Q  -       A->Q  F     NA2X2          2  21.9    89    69    3428 
  U4_ex_U1_alu_mul_139_47/g71689/Q  -       A->Q  R     NO2X2          1   9.8   105    74    3503 
  U4_ex_U1_alu_mul_139_47/g71681/Q  -       A->Q  F     NO2X1          2  17.5   104    79    3582 
  U4_ex_U1_alu_mul_139_47/g71659/Q  -       A->Q  R     NA2X1          1   9.8   130    94    3676 
  U4_ex_U1_alu_mul_139_47/g71638/Q  -       C->Q  F     ON21X1         1   9.9   115    90    3766 
  U4_ex_U1_alu_g18756/Q             -       A->Q  R     NA2X1          1  11.3   203   104    3870 
  U4_ex_U1_alu_g18427/Q             -       B->Q  F     AN31X1         1   8.9   395   114    3983 
  U4_ex_U1_alu_hilo_reg[35]/D       -       -     F     DFRQX0         1     -     -     0    3983 
#--------------------------------------------------------------------------------------------------



Path 19: VIOLATED (-137 ps) Setup Check with Pin U4_ex_U1_alu_hilo_reg[62]/C->D
          Group: C2C
     Startpoint: (R) U3_di_DI_op2_reg[13]/C
          Clock: (R) clock
       Endpoint: (F) U4_ex_U1_alu_hilo_reg[62]/D
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+    4000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4000            0     
                                              
             Setup:-     157                  
     Required Time:=    3843                  
      Launch Clock:-       0                  
         Data Path:-    3980                  
             Slack:=    -137                  

#------------------------------------------------------------------------------------------------
#          Timing Point            Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                                       (fF)  (ps)  (ps)   (ps)  
#------------------------------------------------------------------------------------------------
  U3_di_DI_op2_reg[13]/C           -       -     R     (arrival)    174    -     0     -       0 
  U3_di_DI_op2_reg[13]/Q           -       C->Q  F     DFRQX4         1 22.0    84   249     249 
  U3_di_g7913/Q                    -       A->Q  F     BUX6           5 74.9    73   114     364 
  U4_ex_U1_alu_g3776/Q             -       A->Q  F     BUX4           5 82.3   101   129     493 
  U4_ex_U1_alu_mul_138_45/g81807/Q -       A->Q  R     INX4           3 68.7    98    79     572 
  U4_ex_U1_alu_mul_138_45/g81806/Q -       A->Q  F     INX8           6 96.7    69    60     632 
  U4_ex_U1_alu_mul_138_45/g82882/Q -       AN->Q F     NA2I1X2        1 20.8    91   141     774 
  U4_ex_U1_alu_mul_138_45/g79830/Q -       B->Q  R     NA2X4          2 23.8    97    83     857 
  U4_ex_U1_alu_mul_138_45/g83212/Q -       A->Q  F     INX2           1 15.5    52    46     903 
  U4_ex_U1_alu_mul_138_45/g78009/Q -       B->Q  R     NO2X2          1 18.1   144   104    1007 
  U4_ex_U1_alu_mul_138_45/g77310/Q -       A->Q  F     NO2X4          5 54.4   101    72    1079 
  U4_ex_U1_alu_mul_138_45/g82673/Q -       AN->Q F     NA2I1X2        1 18.0    84   144    1223 
  U4_ex_U1_alu_mul_138_45/g76288/Q -       A->Q  R     NA2X4          2 18.7    96    64    1287 
  U4_ex_U1_alu_mul_138_45/g75044/Q -       AN->Q R     NO2I1X2        1 14.2   129   147    1434 
  U4_ex_U1_alu_mul_138_45/g74770/Q -       AN->Q R     NA2I1X4        4 49.8   139   131    1565 
  U4_ex_U1_alu_mul_138_45/g73930/Q -       B->Q  F     NO2X2          1 14.2    70    64    1629 
  U4_ex_U1_alu_mul_138_45/g73704/Q -       AN->Q F     NA2I1X4        2 18.5    61   108    1737 
  U4_ex_U1_alu_mul_138_45/g82395/Q -       A->Q  F     OR2X2          1 18.0    70   137    1874 
  U4_ex_U1_alu_mul_138_45/g73376/Q -       A->Q  R     NA2X4          4 38.7   125    82    1956 
  U4_ex_U1_alu_mul_138_45/g73170/Q -       A->Q  F     INX1           1  9.8    69    59    2015 
  U4_ex_U1_alu_mul_138_45/g72976/Q -       A->Q  R     NO2X1          1 23.4   298   177    2192 
  U4_ex_U1_alu_mul_138_45/g72591/Q -       B->Q  F     NO2X4          1 23.0    94    74    2266 
  U4_ex_U1_alu_mul_138_45/g72078/S -       B->S  F     FAX2           2 24.2   118   330    2596 
  U4_ex_U1_alu_mul_138_45/g72039/Q -       A->Q  R     NA2X4          3 50.1   147   106    2702 
  U4_ex_U1_alu_mul_138_45/g72023/Q -       A->Q  F     INX4           1 18.1    49    40    2742 
  U4_ex_U1_alu_mul_138_45/g71948/Q -       A->Q  R     NO2X4          2 29.4   127    79    2821 
  U4_ex_U1_alu_mul_138_45/g71906/Q -       A->Q  F     NA2X4          2 26.1    71    55    2876 
  U4_ex_U1_alu_mul_138_45/g82253/Q -       AN->Q F     NA2I1X4        2 36.6    87   124    3000 
  U4_ex_U1_alu_mul_138_45/g71819/Q -       B->Q  R     NO2X4          2 31.3   132   103    3104 
  U4_ex_U1_alu_mul_138_45/g71815/Q -       A->Q  F     INX2           1 18.0    62    52    3156 
  U4_ex_U1_alu_mul_138_45/g71810/Q -       A->Q  R     NA2X4          1 12.3    75    51    3207 
  U4_ex_U1_alu_mul_138_45/g71796/Q -       A->Q  F     NA2X2          1 18.0    80    58    3265 
  U4_ex_U1_alu_mul_138_45/g71790/Q -       A->Q  R     NA2X4          2 23.1   104    67    3332 
  U4_ex_U1_alu_mul_138_45/g82244/Q -       A->Q  R     AND2X4         1 12.3    57    96    3428 
  U4_ex_U1_alu_mul_138_45/g83828/Q -       B->Q  F     NO2I1X2        1 14.7    74    43    3471 
  U4_ex_U1_alu_mul_138_45/g71732/Q -       B->Q  R     NA3X2          2 19.0   159   105    3576 
  U4_ex_U1_alu_mul_138_45/g82622/Q -       A->Q  F     EN2X1          1  9.9   122   185    3761 
  U4_ex_U1_alu_g18729/Q            -       A->Q  R     NA2X1          1 11.3   203   105    3866 
  U4_ex_U1_alu_g18412/Q            -       B->Q  F     AN31X1         1  8.9   395   113    3980 
  U4_ex_U1_alu_hilo_reg[62]/D      -       -     F     DFRQX0         1    -     -     0    3980 
#------------------------------------------------------------------------------------------------



Path 20: VIOLATED (-108 ps) Setup Check with Pin U4_ex_U1_alu_hilo_reg[45]/C->D
          Group: C2C
     Startpoint: (R) U3_di_DI_op2_reg[27]/C
          Clock: (R) clock
       Endpoint: (F) U4_ex_U1_alu_hilo_reg[45]/D
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+    4000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4000            0     
                                              
             Setup:-     157                  
     Required Time:=    3843                  
      Launch Clock:-       0                  
         Data Path:-    3951                  
             Slack:=    -108                  

#-------------------------------------------------------------------------------------------------
#          Timing Point            Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                        (fF)  (ps)  (ps)   (ps)  
#-------------------------------------------------------------------------------------------------
  U3_di_DI_op2_reg[27]/C           -       -     R     (arrival)    174     -     0     -       0 
  U3_di_DI_op2_reg[27]/Q           -       C->Q  F     DFRQX4         1  22.0    84   249     249 
  U3_di_g7905/Q                    -       A->Q  F     BUX6           8 134.7   114   140     390 
  U4_ex_U1_alu_mul_139_47/g83457/Q -       A->Q  R     INX20         11 157.9    61   162     552 
  U4_ex_U1_alu_mul_139_47/g82360/Q -       B->Q  F     NA2X2          1  15.0    95    54     606 
  U4_ex_U1_alu_mul_139_47/g81366/Q -       B->Q  R     NA2X2          2  18.1   120    98     704 
  U4_ex_U1_alu_mul_139_47/g84931/Q -       AN->Q R     NO2I1X2        1  23.4   171   176     879 
  U4_ex_U1_alu_mul_139_47/g78894/Q -       B->Q  F     NO2X4          3  30.6    78    69     949 
  U4_ex_U1_alu_mul_139_47/g78597/Q -       A->Q  F     BUX2           2  16.5    55   103    1052 
  U4_ex_U1_alu_mul_139_47/g84454/Q -       AN->Q F     NA2I1X1        1  20.8   148   181    1233 
  U4_ex_U1_alu_mul_139_47/g76246/Q -       B->Q  R     NA2X4          3  39.2   133   114    1348 
  U4_ex_U1_alu_mul_139_47/g75598/Q -       A->Q  F     INX2           2  26.4    78    66    1414 
  U4_ex_U1_alu_mul_139_47/g75359/Q -       B->Q  R     NA2X2          1  20.8   130    99    1513 
  U4_ex_U1_alu_mul_139_47/g75063/Q -       B->Q  F     NA2X4          2  26.8    71    56    1569 
  U4_ex_U1_alu_mul_139_47/g74786/Q -       A->Q  R     NO2X4          1  14.2    94    63    1632 
  U4_ex_U1_alu_mul_139_47/g74520/Q -       AN->Q R     NA2I1X4        3  36.8   117   114    1746 
  U4_ex_U1_alu_mul_139_47/g85669/Q -       A->Q  F     INX2           2  18.7    61    52    1798 
  U4_ex_U1_alu_mul_139_47/g73793/Q -       A->Q  R     NO2X2          1  18.1   144    91    1889 
  U4_ex_U1_alu_mul_139_47/g73734/Q -       A->Q  F     NO2X4          2  25.4    73    50    1940 
  U4_ex_U1_alu_mul_139_47/g84093/Q -       B->Q  R     NA2I1X2        1  20.8   132    98    2038 
  U4_ex_U1_alu_mul_139_47/g73358/Q -       B->Q  F     NA2X4          3  36.8    82    65    2103 
  U4_ex_U1_alu_mul_139_47/g72838/Q -       A->Q  R     NA2X4          1  18.0    86    62    2165 
  U4_ex_U1_alu_mul_139_47/g72753/Q -       A->Q  F     NA2X4          3  38.4    85    62    2227 
  U4_ex_U1_alu_mul_139_47/g83961/Q -       AN->Q F     NA2I1X4        1  18.0    58   111    2338 
  U4_ex_U1_alu_mul_139_47/g72388/Q -       A->Q  R     NA2X4          3  29.8   108    69    2408 
  U4_ex_U1_alu_mul_139_47/g72213/Q -       A->Q  F     NO2X2          1  14.2    74    51    2459 
  U4_ex_U1_alu_mul_139_47/g72149/Q -       AN->Q F     NA2I1X4        2  29.6    75   119    2578 
  U4_ex_U1_alu_mul_139_47/g72133/Q -       A->Q  R     INX3           1  18.0    52    43    2620 
  U4_ex_U1_alu_mul_139_47/g72093/Q -       A->Q  F     NA2X4          1  20.8    58    41    2662 
  U4_ex_U1_alu_mul_139_47/g72028/Q -       B->Q  R     NA2X4          2  26.8   102    78    2739 
  U4_ex_U1_alu_mul_139_47/g71935/Q -       A->Q  F     NA2X4          3  34.1    76    60    2800 
  U4_ex_U1_alu_mul_139_47/g71814/Q -       B->Q  R     NA2X4          1  18.0    86    73    2873 
  U4_ex_U1_alu_mul_139_47/g71795/Q -       A->Q  F     NA2X4          2  24.3    80    49    2922 
  U4_ex_U1_alu_mul_139_47/g71772/Q -       A->Q  R     NA2X4          1  18.0    87    62    2984 
  U4_ex_U1_alu_mul_139_47/g71760/Q -       A->Q  F     NA2X4          1  18.0    60    44    3028 
  U4_ex_U1_alu_mul_139_47/g71746/Q -       A->Q  R     NA2X4          2  21.1    93    60    3088 
  U4_ex_U1_alu_mul_139_47/g71734/Q -       A->Q  F     NA2X2          1  18.0    83    61    3149 
  U4_ex_U1_alu_mul_139_47/g71721/Q -       A->Q  R     NA2X4          3  49.4   145    97    3246 
  U4_ex_U1_alu_mul_139_47/g71720/Q -       A->Q  F     INX3           1  18.0    60    50    3295 
  U4_ex_U1_alu_mul_139_47/g71698/Q -       A->Q  R     NA2X4          2  26.7   103    66    3362 
  U4_ex_U1_alu_mul_139_47/g71686/Q -       A->Q  F     NA2X2          1  12.3    67    52    3414 
  U4_ex_U1_alu_mul_139_47/g71674/Q -       A->Q  R     NA2X2          2  21.1   132    85    3499 
  U4_ex_U1_alu_mul_139_47/g71667/Q -       A->Q  F     INX1           2  18.7   102    85    3583 
  U4_ex_U1_alu_mul_139_47/g71652/Q -       A->Q  R     NA2X1          1  14.8   171   115    3698 
  U4_ex_U1_alu_mul_139_47/g71637/Q -       B->Q  F     NA2I1X2        1   9.9    69    52    3750 
  U4_ex_U1_alu_g18747/Q            -       A->Q  R     NA2X1          1  10.6   198    89    3840 
  U4_ex_U1_alu_g18424/Q            -       C->Q  F     AN31X1         1   8.9   395   111    3951 
  U4_ex_U1_alu_hilo_reg[45]/D      -       -     F     DFRQX0         1     -     -     0    3951 
#-------------------------------------------------------------------------------------------------



Path 21: VIOLATED (-104 ps) Setup Check with Pin U4_ex_U1_alu_hilo_reg[31]/C->D
          Group: C2C
     Startpoint: (R) U3_di_DI_op2_reg[13]/C
          Clock: (R) clock
       Endpoint: (F) U4_ex_U1_alu_hilo_reg[31]/D
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+    4000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4000            0     
                                              
             Setup:-     157                  
     Required Time:=    3843                  
      Launch Clock:-       0                  
         Data Path:-    3947                  
             Slack:=    -104                  

#-------------------------------------------------------------------------------------------------
#           Timing Point            Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                                        (fF)  (ps)  (ps)   (ps)  
#-------------------------------------------------------------------------------------------------
  U3_di_DI_op2_reg[13]/C            -       -     R     (arrival)    174    -     0     -       0 
  U3_di_DI_op2_reg[13]/Q            -       C->Q  F     DFRQX4         1 22.0    84   249     249 
  U3_di_g7913/Q                     -       A->Q  F     BUX6           5 74.9    73   114     364 
  U4_ex_U1_alu_g3776/Q              -       A->Q  F     BUX4           5 82.3   101   129     493 
  U4_ex_U1_alu_mul_138_45/g81770/Q  -       A->Q  R     INX4           2 31.6    62    53     546 
  U4_ex_U1_alu_mul_138_45/g81035/Q  -       B->Q  F     NA2X2          1 18.0    76    59     605 
  U4_ex_U1_alu_mul_138_45/g80057/Q  -       A->Q  R     NA2X4          4 57.7   162   104     708 
  U4_ex_U1_alu_mul_138_45/g79609/Q  -       A->Q  F     INX4           2 40.3    72    59     768 
  U4_ex_U1_alu_mul_138_45/g79608/Q  -       A->Q  R     INX4           8 98.7   130    90     858 
  U4_ex_U1_alu_mul_138_45/g79599/Q  -       A->Q  F     INX6           5 49.4    67    56     914 
  U4_ex_U1_alu_mul_138_45/g77779/Q  -       D->Q  F     OA22X2         1 23.0   113   267    1181 
  U4_ex_U1_alu_mul_138_45/g75354/CO -       B->CO F     FAX2           3 33.0   131   276    1457 
  U4_ex_U1_alu_mul_138_45/g74978/Q  -       A->Q  R     NA2X2          1 20.2   137    99    1556 
  U4_ex_U1_alu_mul_138_45/g74727/Q  -       B->Q  F     NA2I1X4        2 25.4    71    58    1614 
  U4_ex_U1_alu_mul_138_45/g82482/Q  -       AN->Q F     NA2I1X4        1 20.8    64   110    1725 
  U4_ex_U1_alu_mul_138_45/g74202/Q  -       B->Q  R     NA2X4          4 34.9   117    88    1812 
  U4_ex_U1_alu_mul_138_45/g82418/Q  -       AN->Q R     NA2I1X2        1 12.3   100   115    1927 
  U4_ex_U1_alu_mul_138_45/g73347/Q  -       A->Q  F     NA2X2          1 18.0    78    62    1989 
  U4_ex_U1_alu_mul_138_45/g73208/Q  -       A->Q  R     NA2X4          3 34.3   117    79    2068 
  U4_ex_U1_alu_mul_138_45/g72915/Q  -       A->Q  F     NO2X2          1 14.2    81    52    2120 
  U4_ex_U1_alu_mul_138_45/g72859/Q  -       AN->Q F     NA2I1X4        2 21.1    65   113    2233 
  U4_ex_U1_alu_mul_138_45/g72699/Q  -       A->Q  R     NO2X2          1 14.2   128    81    2314 
  U4_ex_U1_alu_mul_138_45/g72647/Q  -       AN->Q R     NA2I1X4        2 28.0   102   109    2423 
  U4_ex_U1_alu_mul_138_45/g83802/Q  -       A->Q  F     INX2           2 21.1    62    55    2478 
  U4_ex_U1_alu_mul_138_45/g72206/Q  -       A->Q  R     NA2X2          1 18.0   119    77    2555 
  U4_ex_U1_alu_mul_138_45/g72153/Q  -       A->Q  F     NA2X4          2 26.8    71    55    2610 
  U4_ex_U1_alu_mul_138_45/g72057/Q  -       A->Q  R     NO2X4          2 36.6   145    94    2704 
  U4_ex_U1_alu_mul_138_45/g72043/Q  -       A->Q  F     INX2           2 29.6    86    72    2776 
  U4_ex_U1_alu_mul_138_45/g72002/Q  -       B->Q  R     NA2X4          2 29.3   107    88    2864 
  U4_ex_U1_alu_mul_138_45/g71930/Q  -       B->Q  F     NO2X4          2 35.2    70    66    2930 
  U4_ex_U1_alu_mul_138_45/g71872/Q  -       A->Q  R     NA2X4          1 22.8    94    64    2994 
  U4_ex_U1_alu_mul_138_45/g71831/Q  -       B->Q  F     NA3X4          2 27.5    89    71    3065 
  U4_ex_U1_alu_mul_138_45/g71825/Q  -       A->Q  F     BUX2           3 34.2    89   130    3195 
  U4_ex_U1_alu_mul_138_45/g71813/Q  -       A->Q  R     NA2X2          2 18.7   122    85    3280 
  U4_ex_U1_alu_mul_138_45/g71801/Q  -       A->Q  F     NO2X2          1 18.1    74    58    3339 
  U4_ex_U1_alu_mul_138_45/g82257/Q  -       B->Q  R     NO2I1X4        2 27.7   124    82    3421 
  U4_ex_U1_alu_mul_138_45/g71780/Q  -       B->Q  F     NO2I1X4        1 12.3    55    38    3459 
  U4_ex_U1_alu_mul_138_45/g83830/Q  -       B->Q  R     NO2I1X2        1 13.2   120    76    3535 
  U4_ex_U1_alu_mul_138_45/g82254/Q  -       A->Q  F     EO2X1          1  9.9   119   199    3734 
  U4_ex_U1_alu_g18760/Q             -       A->Q  R     NA2X1          1 10.6   198   102    3835 
  U4_ex_U1_alu_g18429/Q             -       C->Q  F     AN31X1         1  8.9   395   111    3947 
  U4_ex_U1_alu_hilo_reg[31]/D       -       -     F     DFRX0          1    -     -     0    3947 
#-------------------------------------------------------------------------------------------------



Path 22: VIOLATED (-99 ps) Setup Check with Pin U4_ex_U1_alu_hilo_reg[60]/C->D
          Group: C2C
     Startpoint: (R) U3_di_DI_op2_reg[27]/C
          Clock: (R) clock
       Endpoint: (R) U4_ex_U1_alu_hilo_reg[60]/D
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+    4000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4000            0     
                                              
             Setup:-      93                  
     Required Time:=    3907                  
      Launch Clock:-       0                  
         Data Path:-    4006                  
             Slack:=     -99                  

#-------------------------------------------------------------------------------------------------
#          Timing Point            Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                        (fF)  (ps)  (ps)   (ps)  
#-------------------------------------------------------------------------------------------------
  U3_di_DI_op2_reg[27]/C           -       -     R     (arrival)    174     -     0     -       0 
  U3_di_DI_op2_reg[27]/Q           -       C->Q  F     DFRQX4         1  22.0    84   249     249 
  U3_di_g7905/Q                    -       A->Q  F     BUX6           8 134.7   114   140     390 
  U4_ex_U1_alu_mul_139_47/g83457/Q -       A->Q  R     INX20         11 157.9    61   162     552 
  U4_ex_U1_alu_mul_139_47/g85657/Q -       B->Q  R     AND2X2         1  15.5    91   120     672 
  U4_ex_U1_alu_mul_139_47/g81363/Q -       B->Q  F     NO2X2          2  22.9    78    70     742 
  U4_ex_U1_alu_mul_139_47/g84587/Q -       B->Q  F     OR2X2          1  20.8    76   160     902 
  U4_ex_U1_alu_mul_139_47/g78870/Q -       B->Q  R     NA2X4          4  46.2   139   103    1005 
  U4_ex_U1_alu_mul_139_47/g85023/Q -       A->Q  F     INX2           2  24.2    75    63    1068 
  U4_ex_U1_alu_mul_139_47/g77688/Q -       B->Q  R     NO2X2          1  11.1   111    88    1157 
  U4_ex_U1_alu_mul_139_47/g84351/Q -       BN->Q R     NA3I2X2        1  18.0   154   149    1306 
  U4_ex_U1_alu_mul_139_47/g76162/Q -       A->Q  F     NA2X4          4  65.2   124    92    1398 
  U4_ex_U1_alu_mul_139_47/g75332/Q -       B->Q  F     AND2X4         2  35.8    62   144    1541 
  U4_ex_U1_alu_mul_139_47/g74852/Q -       B->Q  R     NO2X4          2  21.2   107    84    1626 
  U4_ex_U1_alu_mul_139_47/g74172/Q -       A->Q  F     NO2X2          1  23.4    78    63    1689 
  U4_ex_U1_alu_mul_139_47/g73942/Q -       B->Q  R     NO2X4          2  26.8   122    95    1784 
  U4_ex_U1_alu_mul_139_47/g84053/Q -       A->Q  R     AND2X4         1  18.1    64   104    1888 
  U4_ex_U1_alu_mul_139_47/g73510/Q -       A->Q  F     NO2X4          4  49.1    83    57    1945 
  U4_ex_U1_alu_mul_139_47/g73244/Q -       B->Q  R     NA2I1X4        1  12.3    75    66    2011 
  U4_ex_U1_alu_mul_139_47/g73065/Q -       A->Q  F     NA2X2          1  18.0    86    58    2069 
  U4_ex_U1_alu_mul_139_47/g72914/Q -       A->Q  R     NA2X4          2  28.5   105    75    2144 
  U4_ex_U1_alu_mul_139_47/g86117/Q -       A->Q  F     INX2           2  21.2    63    55    2199 
  U4_ex_U1_alu_mul_139_47/g72489/Q -       A->Q  R     NO2X1          1  18.1   243   146    2345 
  U4_ex_U1_alu_mul_139_47/g72412/Q -       A->Q  F     NO2X4          3  34.5    92    66    2411 
  U4_ex_U1_alu_mul_139_47/g72253/Q -       A->Q  R     NA2X1          1  15.0   170   113    2524 
  U4_ex_U1_alu_mul_139_47/g72135/Q -       B->Q  F     NA2X2          1  12.3    73    55    2580 
  U4_ex_U1_alu_mul_139_47/g72120/Q -       A->Q  R     NA2X2          2  28.2   159   102    2681 
  U4_ex_U1_alu_mul_139_47/g83904/Q -       AN->Q R     NA3I1X2        2  34.0   215   173    2854 
  U4_ex_U1_alu_mul_139_47/g71860/Q -       A->Q  F     INX2           2  21.2    83    65    2919 
  U4_ex_U1_alu_mul_139_47/g71816/Q -       A->Q  R     NO2X2          1  12.3   116    80    2999 
  U4_ex_U1_alu_mul_139_47/g71796/Q -       A->Q  F     NA2X2          2  21.1    89    69    3068 
  U4_ex_U1_alu_mul_139_47/g71788/Q -       A->Q  F     BUX2           2  26.9    75   120    3188 
  U4_ex_U1_alu_mul_139_47/g71765/Q -       A->Q  R     NO2X4          1  20.8   106    73    3261 
  U4_ex_U1_alu_mul_139_47/g71718/Q -       B->Q  F     NA2X4          1  18.7    67    48    3309 
  U4_ex_U1_alu_mul_139_47/g71695/Q -       A->Q  R     NA3X4          2  29.1   138    80    3389 
  U4_ex_U1_alu_mul_139_47/g71680/Q -       A->Q  F     NA2X4          1  18.0    64    48    3436 
  U4_ex_U1_alu_mul_139_47/g71666/Q -       A->Q  R     NA2X4          2  27.8   108    68    3505 
  U4_ex_U1_alu_mul_139_47/g71646/Q -       A->Q  F     NA2X4          1  18.0    87    46    3551 
  U4_ex_U1_alu_mul_139_47/g71633/Q -       A->Q  R     NA2X4          2  27.8   105    74    3625 
  U4_ex_U1_alu_mul_139_47/g71600/Q -       S->Q  R     MU2IX1         1   9.9   207   148    3773 
  U4_ex_U1_alu_g18706/Q            -       A->Q  F     NA2X1          1  10.6   159    80    3854 
  U4_ex_U1_alu_g18404/Q            -       C->Q  R     AN31X1         1   8.9   383   153    4006 
  U4_ex_U1_alu_hilo_reg[60]/D      -       -     R     DFRQX0         1     -     -     0    4006 
#-------------------------------------------------------------------------------------------------



Path 23: VIOLATED (-87 ps) Setup Check with Pin U4_ex_U1_alu_hilo_reg[37]/C->D
          Group: C2C
     Startpoint: (R) U3_di_DI_op2_reg[27]/C
          Clock: (R) clock
       Endpoint: (F) U4_ex_U1_alu_hilo_reg[37]/D
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+    4000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4000            0     
                                              
             Setup:-     157                  
     Required Time:=    3843                  
      Launch Clock:-       0                  
         Data Path:-    3930                  
             Slack:=     -87                  

#-------------------------------------------------------------------------------------------------
#          Timing Point            Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                        (fF)  (ps)  (ps)   (ps)  
#-------------------------------------------------------------------------------------------------
  U3_di_DI_op2_reg[27]/C           -       -     R     (arrival)    174     -     0     -       0 
  U3_di_DI_op2_reg[27]/Q           -       C->Q  F     DFRQX4         1  22.0    84   249     249 
  U3_di_g7905/Q                    -       A->Q  F     BUX6           8 134.7   114   140     390 
  U4_ex_U1_alu_mul_139_47/g83457/Q -       A->Q  R     INX20         11 157.9    61   162     552 
  U4_ex_U1_alu_mul_139_47/g83448/Q -       A->Q  F     INX8           6  72.3    54    45     597 
  U4_ex_U1_alu_mul_139_47/g83447/Q -       A->Q  R     INX4           5  43.5    69    51     648 
  U4_ex_U1_alu_mul_139_47/g81462/Q -       B->Q  F     NO2X2          1  15.5    62    56     704 
  U4_ex_U1_alu_mul_139_47/g80414/Q -       B->Q  R     NO2X2          2  19.1   149   109     812 
  U4_ex_U1_alu_mul_139_47/g78746/Q -       B->Q  R     OA22X4         2  28.2    91   183     995 
  U4_ex_U1_alu_mul_139_47/g78386/Q -       A->Q  F     INX2           3  29.3    76    65    1060 
  U4_ex_U1_alu_mul_139_47/g77343/Q -       B->Q  R     NO2X1          1  14.2   204   140    1200 
  U4_ex_U1_alu_mul_139_47/g76982/Q -       AN->Q R     NA2I1X4        2  21.1    97   108    1307 
  U4_ex_U1_alu_mul_139_47/g76363/Q -       A->Q  F     NO2X2          1  14.2    72    50    1357 
  U4_ex_U1_alu_mul_139_47/g76098/Q -       AN->Q F     NA2I1X4        3  29.6    76   118    1476 
  U4_ex_U1_alu_mul_139_47/g75183/Q -       B->Q  R     NA2I1X1        1  15.0   172   120    1595 
  U4_ex_U1_alu_mul_139_47/g74974/Q -       B->Q  F     NA2X2          2  21.1    95    73    1668 
  U4_ex_U1_alu_mul_139_47/g74682/Q -       A->Q  R     NO2X2          1  14.2   128    88    1756 
  U4_ex_U1_alu_mul_139_47/g74546/Q -       AN->Q R     NA2I1X4        4  42.2   126   123    1879 
  U4_ex_U1_alu_mul_139_47/g73346/Q -       S->Q  R     MU2IX1         1  12.3   226   165    2044 
  U4_ex_U1_alu_mul_139_47/g73053/Q -       A->Q  F     NA2X2          1  20.8   109    79    2122 
  U4_ex_U1_alu_mul_139_47/g72920/Q -       B->Q  R     NA2X4          4  44.6   137   110    2232 
  U4_ex_U1_alu_mul_139_47/g72486/Q -       AN->Q R     NA2I1X4        1  20.8    88   102    2334 
  U4_ex_U1_alu_mul_139_47/g72404/Q -       B->Q  F     NA2X4          2  21.2    64    49    2384 
  U4_ex_U1_alu_mul_139_47/g83942/Q -       A->Q  F     OR2X2          1  18.0    70   138    2521 
  U4_ex_U1_alu_mul_139_47/g72259/Q -       A->Q  R     NA2X4          2  26.8   103    69    2590 
  U4_ex_U1_alu_mul_139_47/g72067/Q -       A->Q  F     NA2X4          2  27.1    69    54    2644 
  U4_ex_U1_alu_mul_139_47/g71947/Q -       B->Q  R     NA2X4          1  18.0    86    71    2715 
  U4_ex_U1_alu_mul_139_47/g71903/Q -       A->Q  F     NA2X4          2  24.3    63    49    2764 
  U4_ex_U1_alu_mul_139_47/g71838/Q -       A->Q  R     NA2X4          1  20.2    90    60    2824 
  U4_ex_U1_alu_mul_139_47/g71802/Q -       B->Q  F     NA2I1X4        1  18.0    58    50    2874 
  U4_ex_U1_alu_mul_139_47/g71783/Q -       A->Q  R     NA2X4          2  19.9    90    58    2933 
  U4_ex_U1_alu_mul_139_47/g71767/Q -       A->Q  F     NA2X2          1  18.0    85    60    2993 
  U4_ex_U1_alu_mul_139_47/g71754/Q -       A->Q  R     NA2X4          2  30.8   110    77    3070 
  U4_ex_U1_alu_mul_139_47/g71738/Q -       B->Q  F     NO2X4          1  20.8    58    56    3126 
  U4_ex_U1_alu_mul_139_47/g71728/Q -       B->Q  R     NA2X4          2  26.8   102    78    3204 
  U4_ex_U1_alu_mul_139_47/g71727/Q -       A->Q  R     BUX2           4  39.6   110   125    3329 
  U4_ex_U1_alu_mul_139_47/g71711/Q -       A->Q  F     NA2X1          1   9.9    92    68    3397 
  U4_ex_U1_alu_mul_139_47/g71700/Q -       A->Q  R     NA2X1          1  13.2   156   106    3502 
  U4_ex_U1_alu_mul_139_47/g83883/Q -       A->Q  F     EO2X1          1   9.9   120   208    3711 
  U4_ex_U1_alu_g18757/Q            -       A->Q  R     NA2X1          1  11.3   203   105    3816 
  U4_ex_U1_alu_g18426/Q            -       B->Q  F     AN31X1         1   8.9   395   114    3929 
  U4_ex_U1_alu_hilo_reg[37]/D      -       -     F     DFRQX0         1     -     -     0    3930 
#-------------------------------------------------------------------------------------------------



Path 24: VIOLATED (-65 ps) Setup Check with Pin U4_ex_U1_alu_hilo_reg[53]/C->D
          Group: C2C
     Startpoint: (R) U3_di_DI_op2_reg[13]/C
          Clock: (R) clock
       Endpoint: (R) U4_ex_U1_alu_hilo_reg[53]/D
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+    4000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4000            0     
                                              
             Setup:-      93                  
     Required Time:=    3907                  
      Launch Clock:-       0                  
         Data Path:-    3973                  
             Slack:=     -65                  

#------------------------------------------------------------------------------------------------
#          Timing Point            Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                                       (fF)  (ps)  (ps)   (ps)  
#------------------------------------------------------------------------------------------------
  U3_di_DI_op2_reg[13]/C           -       -     R     (arrival)    174    -     0     -       0 
  U3_di_DI_op2_reg[13]/Q           -       C->Q  F     DFRQX4         1 22.0    84   249     249 
  U3_di_g7913/Q                    -       A->Q  F     BUX6           5 74.9    73   114     364 
  U4_ex_U1_alu_g3776/Q             -       A->Q  F     BUX4           5 82.3   101   129     493 
  U4_ex_U1_alu_mul_138_45/g81807/Q -       A->Q  R     INX4           3 68.7    98    79     572 
  U4_ex_U1_alu_mul_138_45/g81806/Q -       A->Q  F     INX8           6 96.7    69    60     632 
  U4_ex_U1_alu_mul_138_45/g81778/Q -       A->Q  R     INX3           2 37.0    77    59     691 
  U4_ex_U1_alu_mul_138_45/g81777/Q -       A->Q  F     INX4           6 56.0    73    61     752 
  U4_ex_U1_alu_mul_138_45/g80522/Q -       B->Q  F     OR2X2          1 15.0    63   148     900 
  U4_ex_U1_alu_mul_138_45/g79295/Q -       B->Q  R     NA2X2          2 16.3   113    86     986 
  U4_ex_U1_alu_mul_138_45/g78188/Q -       B->Q  F     NA2X1          1 12.3    98    76    1061 
  U4_ex_U1_alu_mul_138_45/g77646/Q -       A->Q  R     NA2X2          1 23.1   142    97    1158 
  U4_ex_U1_alu_mul_138_45/g75370/S -       B->S  R     FAX4           3 26.8    97   453    1612 
  U4_ex_U1_alu_mul_138_45/g83446/Q -       A->Q  F     INX1           2 34.8   156   117    1728 
  U4_ex_U1_alu_mul_138_45/g74358/Q -       B->Q  R     NO2X4          1 14.2    97    88    1817 
  U4_ex_U1_alu_mul_138_45/g74188/Q -       AN->Q R     NA2I1X4        3 49.2   138   128    1944 
  U4_ex_U1_alu_mul_138_45/g74004/Q -       A->Q  F     INX4           2 26.9    56    46    1991 
  U4_ex_U1_alu_mul_138_45/g73580/Q -       B->Q  R     NA2X2          1 18.0   119    88    2078 
  U4_ex_U1_alu_mul_138_45/g73457/Q -       A->Q  F     NA2X4          2 21.1    64    50    2128 
  U4_ex_U1_alu_mul_138_45/g72924/Q -       A->Q  R     NO2X2          1 14.2   125    81    2209 
  U4_ex_U1_alu_mul_138_45/g72870/Q -       AN->Q R     NA2I1X4        3 48.7   137   130    2338 
  U4_ex_U1_alu_mul_138_45/g72681/Q -       A->Q  F     INX4           2 26.4    56    46    2384 
  U4_ex_U1_alu_mul_138_45/g72451/Q -       B->Q  R     NA2X2          1 20.8   130    93    2478 
  U4_ex_U1_alu_mul_138_45/g72386/Q -       B->Q  F     NA2X4          2 28.2    73    57    2535 
  U4_ex_U1_alu_mul_138_45/g72370/Q -       A->Q  R     INX2           1 12.3    52    42    2577 
  U4_ex_U1_alu_mul_138_45/g72283/Q -       A->Q  F     NA2X2          1 18.0    75    54    2631 
  U4_ex_U1_alu_mul_138_45/g72222/Q -       A->Q  R     NA2X4          2 24.2    98    67    2698 
  U4_ex_U1_alu_mul_138_45/g72093/Q -       A->Q  F     NA2X4          3 29.0    70    56    2754 
  U4_ex_U1_alu_mul_138_45/g71973/Q -       B->Q  R     NA2X2          1 18.0   119    91    2845 
  U4_ex_U1_alu_mul_138_45/g71932/Q -       A->Q  F     NA2X4          2 21.9    65    50    2895 
  U4_ex_U1_alu_mul_138_45/g71871/Q -       A->Q  R     NA2X2          1 18.0   119    78    2973 
  U4_ex_U1_alu_mul_138_45/g71847/Q -       A->Q  F     NA2X4          1 18.0    61    47    3020 
  U4_ex_U1_alu_mul_138_45/g71837/Q -       A->Q  R     NA2X4          2 26.8   103    67    3086 
  U4_ex_U1_alu_mul_138_45/g71818/Q -       A->Q  F     NA2X4          1 22.8    69    50    3137 
  U4_ex_U1_alu_mul_138_45/g71799/Q -       B->Q  R     NA3X4          6 55.4   190   123    3260 
  U4_ex_U1_alu_mul_138_45/g71785/Q -       A->Q  F     NA2X2          1 18.0    95    69    3329 
  U4_ex_U1_alu_mul_138_45/g71776/Q -       A->Q  R     NA2X4          3 29.8   108    78    3408 
  U4_ex_U1_alu_mul_138_45/g71752/Q -       A->Q  F     NA2X2          1 18.0    81    63    3470 
  U4_ex_U1_alu_mul_138_45/g71741/Q -       A->Q  R     NA2X4          4 39.5   126    86    3556 
  U4_ex_U1_alu_mul_138_45/g71697/Q -       S->Q  R     MU2IX1         1  9.9   203   152    3708 
  U4_ex_U1_alu_g18731/Q            -       A->Q  F     NA2X1          1 11.3   213    82    3790 
  U4_ex_U1_alu_g18414/Q            -       B->Q  R     AN31X1         1  8.9   383   182    3973 
  U4_ex_U1_alu_hilo_reg[53]/D      -       -     R     DFRQX0         1    -     -     0    3973 
#------------------------------------------------------------------------------------------------



Path 25: VIOLATED (-54 ps) Setup Check with Pin U4_ex_U1_alu_hilo_reg[38]/C->D
          Group: C2C
     Startpoint: (R) U3_di_DI_op2_reg[13]/C
          Clock: (R) clock
       Endpoint: (R) U4_ex_U1_alu_hilo_reg[38]/D
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+    4000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4000            0     
                                              
             Setup:-      93                  
     Required Time:=    3907                  
      Launch Clock:-       0                  
         Data Path:-    3962                  
             Slack:=     -54                  

#-------------------------------------------------------------------------------------------------
#           Timing Point            Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                                        (fF)  (ps)  (ps)   (ps)  
#-------------------------------------------------------------------------------------------------
  U3_di_DI_op2_reg[13]/C            -       -     R     (arrival)    174    -     0     -       0 
  U3_di_DI_op2_reg[13]/Q            -       C->Q  F     DFRQX4         1 22.0    84   249     249 
  U3_di_g7913/Q                     -       A->Q  F     BUX6           5 74.9    73   114     364 
  U4_ex_U1_alu_g3776/Q              -       A->Q  F     BUX4           5 82.3   101   129     493 
  U4_ex_U1_alu_mul_138_45/g81807/Q  -       A->Q  R     INX4           3 68.7    98    79     572 
  U4_ex_U1_alu_mul_138_45/g81806/Q  -       A->Q  F     INX8           6 96.7    69    60     632 
  U4_ex_U1_alu_mul_138_45/g81805/Q  -       A->Q  R     INX6           4 80.4    82    62     694 
  U4_ex_U1_alu_mul_138_45/g81801/Q  -       A->Q  F     INX8          10 88.2    64    54     748 
  U4_ex_U1_alu_mul_138_45/g80283/Q  -       B->Q  R     NA2X1          1  9.9   130    95     842 
  U4_ex_U1_alu_mul_138_45/g79292/Q  -       A->Q  F     NA2X1          2 17.6   128    95     937 
  U4_ex_U1_alu_mul_138_45/g78499/Q  -       B->Q  R     NA2X1          1 15.0   174   133    1071 
  U4_ex_U1_alu_mul_138_45/g77677/Q  -       B->Q  F     NA2X2          1 23.0    99    76    1147 
  U4_ex_U1_alu_mul_138_45/g75589/CO -       B->CO F     FAX2           2 18.6    97   245    1392 
  U4_ex_U1_alu_mul_138_45/g83436/Q  -       A->Q  R     INX1           3 28.7   157   112    1504 
  U4_ex_U1_alu_mul_138_45/g82502/Q  -       BN->Q R     NA3I2X2        1 20.8   167   160    1663 
  U4_ex_U1_alu_mul_138_45/g74189/Q  -       B->Q  F     NA2X4          2 31.3    81    62    1725 
  U4_ex_U1_alu_mul_138_45/g83997/Q  -       A->Q  R     INX2           2 21.2    71    57    1782 
  U4_ex_U1_alu_mul_138_45/g74014/Q  -       A->Q  R     BUX2           2 25.1    78   101    1883 
  U4_ex_U1_alu_mul_138_45/g73356/Q  -       AN->Q R     NO2I1X4        1 12.4    88   124    2007 
  U4_ex_U1_alu_mul_138_45/g73235/Q  -       A->Q  F     NO2X2          1 18.1    68    54    2061 
  U4_ex_U1_alu_mul_138_45/g73095/Q  -       A->Q  R     NO2X4          4 39.8   153    98    2159 
  U4_ex_U1_alu_mul_138_45/g72706/Q  -       A->Q  F     AN21X1         1 18.1   162   126    2284 
  U4_ex_U1_alu_mul_138_45/g72650/Q  -       A->Q  R     NO2X4          3 36.4   153   115    2399 
  U4_ex_U1_alu_mul_138_45/g83804/Q  -       A->Q  F     INX2           2 22.3    74    61    2460 
  U4_ex_U1_alu_mul_138_45/g72304/Q  -       B->Q  R     NO2X1          1 11.0   171   122    2582 
  U4_ex_U1_alu_mul_138_45/g72050/Q  -       B->Q  R     OA22X4         2 34.0   101   194    2776 
  U4_ex_U1_alu_mul_138_45/g83820/Q  -       A->Q  F     INX2           1 20.8    62    54    2830 
  U4_ex_U1_alu_mul_138_45/g71931/Q  -       B->Q  R     NA2X4          2 24.3    97    76    2906 
  U4_ex_U1_alu_mul_138_45/g71880/Q  -       A->Q  F     NA2X4          2 21.1    63    48    2954 
  U4_ex_U1_alu_mul_138_45/g71849/Q  -       A->Q  R     NA2X2          1 18.1   120    77    3032 
  U4_ex_U1_alu_mul_138_45/g71840/Q  -       A->Q  F     NO2X4          1 18.1    60    43    3075 
  U4_ex_U1_alu_mul_138_45/g71820/Q  -       A->Q  R     NO2X4          1 22.7   110    72    3147 
  U4_ex_U1_alu_mul_138_45/g71799/Q  -       C->Q  F     NA3X4          6 55.4   132    98    3246 
  U4_ex_U1_alu_mul_138_45/g71773/Q  -       A->Q  F     AO21X4         2 21.8    67   190    3436 
  U4_ex_U1_alu_mul_138_45/g71757/Q  -       A->Q  R     NA2X2          1 12.3    98    66    3502 
  U4_ex_U1_alu_mul_138_45/g71749/Q  -       A->Q  F     NA2X2          1 13.4    69    54    3555 
  U4_ex_U1_alu_mul_138_45/g71710/Q  -       S->Q  R     MU2IX1         1  9.9   203   141    3696 
  U4_ex_U1_alu_g18753/Q             -       A->Q  F     NA2X1          1 11.3   213    82    3779 
  U4_ex_U1_alu_g18425/Q             -       B->Q  R     AN31X1         1  8.9   383   182    3961 
  U4_ex_U1_alu_hilo_reg[38]/D       -       -     R     DFRQX0         1    -     -     0    3962 
#-------------------------------------------------------------------------------------------------



Path 26: VIOLATED (-49 ps) Setup Check with Pin U4_ex_U1_alu_hilo_reg[41]/C->D
          Group: C2C
     Startpoint: (R) U3_di_DI_op2_reg[27]/C
          Clock: (R) clock
       Endpoint: (R) U4_ex_U1_alu_hilo_reg[41]/D
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+    4000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4000            0     
                                              
             Setup:-      93                  
     Required Time:=    3907                  
      Launch Clock:-       0                  
         Data Path:-    3956                  
             Slack:=     -49                  

#-------------------------------------------------------------------------------------------------
#          Timing Point            Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                        (fF)  (ps)  (ps)   (ps)  
#-------------------------------------------------------------------------------------------------
  U3_di_DI_op2_reg[27]/C           -       -     R     (arrival)    174     -     0     -       0 
  U3_di_DI_op2_reg[27]/Q           -       C->Q  F     DFRQX4         1  22.0    84   249     249 
  U3_di_g7905/Q                    -       A->Q  F     BUX6           8 134.7   114   140     390 
  U4_ex_U1_alu_mul_139_47/g83457/Q -       A->Q  R     INX20         11 157.9    61   162     552 
  U4_ex_U1_alu_mul_139_47/g83448/Q -       A->Q  F     INX8           6  72.3    54    45     597 
  U4_ex_U1_alu_mul_139_47/g83447/Q -       A->Q  R     INX4           5  43.5    69    51     648 
  U4_ex_U1_alu_mul_139_47/g81462/Q -       B->Q  F     NO2X2          1  15.5    62    56     704 
  U4_ex_U1_alu_mul_139_47/g80414/Q -       B->Q  R     NO2X2          2  19.1   149   109     812 
  U4_ex_U1_alu_mul_139_47/g78746/Q -       B->Q  R     OA22X4         2  28.2    91   183     995 
  U4_ex_U1_alu_mul_139_47/g78386/Q -       A->Q  F     INX2           3  29.3    76    65    1060 
  U4_ex_U1_alu_mul_139_47/g77343/Q -       B->Q  R     NO2X1          1  14.2   204   140    1200 
  U4_ex_U1_alu_mul_139_47/g76982/Q -       AN->Q R     NA2I1X4        2  21.1    97   108    1307 
  U4_ex_U1_alu_mul_139_47/g76363/Q -       A->Q  F     NO2X2          1  14.2    72    50    1357 
  U4_ex_U1_alu_mul_139_47/g76098/Q -       AN->Q F     NA2I1X4        3  29.6    76   118    1476 
  U4_ex_U1_alu_mul_139_47/g75183/Q -       B->Q  R     NA2I1X1        1  15.0   172   120    1595 
  U4_ex_U1_alu_mul_139_47/g74974/Q -       B->Q  F     NA2X2          2  21.1    95    73    1668 
  U4_ex_U1_alu_mul_139_47/g74682/Q -       A->Q  R     NO2X2          1  14.2   128    88    1756 
  U4_ex_U1_alu_mul_139_47/g74546/Q -       AN->Q R     NA2I1X4        4  42.2   126   123    1879 
  U4_ex_U1_alu_mul_139_47/g73346/Q -       S->Q  R     MU2IX1         1  12.3   226   165    2044 
  U4_ex_U1_alu_mul_139_47/g73053/Q -       A->Q  F     NA2X2          1  20.8   109    79    2122 
  U4_ex_U1_alu_mul_139_47/g72920/Q -       B->Q  R     NA2X4          4  44.6   137   110    2232 
  U4_ex_U1_alu_mul_139_47/g72486/Q -       AN->Q R     NA2I1X4        1  20.8    88   102    2334 
  U4_ex_U1_alu_mul_139_47/g72404/Q -       B->Q  F     NA2X4          2  21.2    64    49    2384 
  U4_ex_U1_alu_mul_139_47/g83942/Q -       A->Q  F     OR2X2          1  18.0    70   138    2521 
  U4_ex_U1_alu_mul_139_47/g72259/Q -       A->Q  R     NA2X4          2  26.8   103    69    2590 
  U4_ex_U1_alu_mul_139_47/g72067/Q -       A->Q  F     NA2X4          2  27.1    69    54    2644 
  U4_ex_U1_alu_mul_139_47/g71947/Q -       B->Q  R     NA2X4          1  18.0    86    71    2715 
  U4_ex_U1_alu_mul_139_47/g71903/Q -       A->Q  F     NA2X4          2  24.3    63    49    2764 
  U4_ex_U1_alu_mul_139_47/g71838/Q -       A->Q  R     NA2X4          1  20.2    90    60    2824 
  U4_ex_U1_alu_mul_139_47/g71802/Q -       B->Q  F     NA2I1X4        1  18.0    58    50    2874 
  U4_ex_U1_alu_mul_139_47/g71783/Q -       A->Q  R     NA2X4          2  19.9    90    58    2933 
  U4_ex_U1_alu_mul_139_47/g71767/Q -       A->Q  F     NA2X2          1  18.0    85    60    2993 
  U4_ex_U1_alu_mul_139_47/g71754/Q -       A->Q  R     NA2X4          2  30.8   110    77    3070 
  U4_ex_U1_alu_mul_139_47/g71738/Q -       B->Q  F     NO2X4          1  20.8    58    56    3126 
  U4_ex_U1_alu_mul_139_47/g71728/Q -       B->Q  R     NA2X4          2  26.8   102    78    3204 
  U4_ex_U1_alu_mul_139_47/g71727/Q -       A->Q  R     BUX2           4  39.6   110   125    3329 
  U4_ex_U1_alu_mul_139_47/g71715/Q -       A->Q  F     NA2X4          1  18.0    59    46    3375 
  U4_ex_U1_alu_mul_139_47/g71706/Q -       A->Q  R     NA2X4          3  38.4   125    79    3454 
  U4_ex_U1_alu_mul_139_47/g71692/Q -       A->Q  F     NA2X2          1  12.3    69    53    3507 
  U4_ex_U1_alu_mul_139_47/g71682/Q -       A->Q  R     NA2X2          1  13.4   105    69    3576 
  U4_ex_U1_alu_mul_139_47/g71644/Q -       S->Q  R     MU2IX1         1   9.9   201   148    3724 
  U4_ex_U1_alu_g18744/Q            -       A->Q  F     NA2X1          1  10.6   159    80    3803 
  U4_ex_U1_alu_g18423/Q            -       C->Q  R     AN31X1         1   8.9   383   153    3956 
  U4_ex_U1_alu_hilo_reg[41]/D      -       -     R     DFRQX0         1     -     -     0    3956 
#-------------------------------------------------------------------------------------------------



Path 27: VIOLATED (-42 ps) Setup Check with Pin U4_ex_U1_alu_hilo_reg[40]/C->D
          Group: C2C
     Startpoint: (R) U3_di_DI_op2_reg[13]/C
          Clock: (R) clock
       Endpoint: (R) U4_ex_U1_alu_hilo_reg[40]/D
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+    4000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4000            0     
                                              
             Setup:-      93                  
     Required Time:=    3907                  
      Launch Clock:-       0                  
         Data Path:-    3949                  
             Slack:=     -42                  

#------------------------------------------------------------------------------------------------
#          Timing Point            Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                                       (fF)  (ps)  (ps)   (ps)  
#------------------------------------------------------------------------------------------------
  U3_di_DI_op2_reg[13]/C           -       -     R     (arrival)    174    -     0     -       0 
  U3_di_DI_op2_reg[13]/Q           -       C->Q  F     DFRQX4         1 22.0    84   249     249 
  U3_di_g7913/Q                    -       A->Q  F     BUX6           5 74.9    73   114     364 
  U4_ex_U1_alu_g3776/Q             -       A->Q  F     BUX4           5 82.3   101   129     493 
  U4_ex_U1_alu_mul_138_45/g81807/Q -       A->Q  R     INX4           3 68.7    98    79     572 
  U4_ex_U1_alu_mul_138_45/g81806/Q -       A->Q  F     INX8           6 96.7    69    60     632 
  U4_ex_U1_alu_mul_138_45/g81778/Q -       A->Q  R     INX3           2 37.0    77    59     691 
  U4_ex_U1_alu_mul_138_45/g81777/Q -       A->Q  F     INX4           6 56.0    73    61     752 
  U4_ex_U1_alu_mul_138_45/g80522/Q -       B->Q  F     OR2X2          1 15.0    63   148     900 
  U4_ex_U1_alu_mul_138_45/g79295/Q -       B->Q  R     NA2X2          2 16.3   113    86     986 
  U4_ex_U1_alu_mul_138_45/g78188/Q -       B->Q  F     NA2X1          1 12.3    98    76    1061 
  U4_ex_U1_alu_mul_138_45/g77646/Q -       A->Q  R     NA2X2          1 23.1   142    97    1158 
  U4_ex_U1_alu_mul_138_45/g75370/S -       B->S  R     FAX4           3 26.8    97   453    1612 
  U4_ex_U1_alu_mul_138_45/g83446/Q -       A->Q  F     INX1           2 34.8   156   117    1728 
  U4_ex_U1_alu_mul_138_45/g74358/Q -       B->Q  R     NO2X4          1 14.2    97    88    1817 
  U4_ex_U1_alu_mul_138_45/g74188/Q -       AN->Q R     NA2I1X4        3 49.2   138   128    1944 
  U4_ex_U1_alu_mul_138_45/g74004/Q -       A->Q  F     INX4           2 26.9    56    46    1991 
  U4_ex_U1_alu_mul_138_45/g73580/Q -       B->Q  R     NA2X2          1 18.0   119    88    2078 
  U4_ex_U1_alu_mul_138_45/g73457/Q -       A->Q  F     NA2X4          2 21.1    64    50    2128 
  U4_ex_U1_alu_mul_138_45/g72924/Q -       A->Q  R     NO2X2          1 14.2   125    81    2209 
  U4_ex_U1_alu_mul_138_45/g72870/Q -       AN->Q R     NA2I1X4        3 48.7   137   130    2338 
  U4_ex_U1_alu_mul_138_45/g72681/Q -       A->Q  F     INX4           2 26.4    56    46    2384 
  U4_ex_U1_alu_mul_138_45/g72451/Q -       B->Q  R     NA2X2          1 20.8   130    93    2478 
  U4_ex_U1_alu_mul_138_45/g72386/Q -       B->Q  F     NA2X4          2 28.2    73    57    2535 
  U4_ex_U1_alu_mul_138_45/g72370/Q -       A->Q  R     INX2           1 12.3    52    42    2577 
  U4_ex_U1_alu_mul_138_45/g72283/Q -       A->Q  F     NA2X2          1 18.0    75    54    2631 
  U4_ex_U1_alu_mul_138_45/g72222/Q -       A->Q  R     NA2X4          2 24.2    98    67    2698 
  U4_ex_U1_alu_mul_138_45/g72093/Q -       A->Q  F     NA2X4          3 29.0    70    56    2754 
  U4_ex_U1_alu_mul_138_45/g71973/Q -       B->Q  R     NA2X2          1 18.0   119    91    2845 
  U4_ex_U1_alu_mul_138_45/g71932/Q -       A->Q  F     NA2X4          2 21.9    65    50    2895 
  U4_ex_U1_alu_mul_138_45/g71871/Q -       A->Q  R     NA2X2          1 18.0   119    78    2973 
  U4_ex_U1_alu_mul_138_45/g71847/Q -       A->Q  F     NA2X4          1 18.0    61    47    3020 
  U4_ex_U1_alu_mul_138_45/g71837/Q -       A->Q  R     NA2X4          2 26.8   103    67    3086 
  U4_ex_U1_alu_mul_138_45/g71818/Q -       A->Q  F     NA2X4          1 22.8    69    50    3137 
  U4_ex_U1_alu_mul_138_45/g71799/Q -       B->Q  R     NA3X4          6 55.4   190   123    3260 
  U4_ex_U1_alu_mul_138_45/g71786/Q -       A->Q  F     NA2X2          1 18.0    95    69    3329 
  U4_ex_U1_alu_mul_138_45/g71774/Q -       A->Q  R     NA2X4          3 36.2   122    86    3415 
  U4_ex_U1_alu_mul_138_45/g71760/Q -       A->Q  F     NA2X2          1 12.3    69    53    3468 
  U4_ex_U1_alu_mul_138_45/g71748/Q -       A->Q  R     NA2X2          1 13.4   104    69    3537 
  U4_ex_U1_alu_mul_138_45/g71713/Q -       S->Q  R     MU2IX1         1  9.9   202   148    3684 
  U4_ex_U1_alu_g18759/Q            -       A->Q  F     NA2X1          1 11.3   213    82    3767 
  U4_ex_U1_alu_g18428/Q            -       B->Q  R     AN31X1         1  8.9   383   182    3949 
  U4_ex_U1_alu_hilo_reg[40]/D      -       -     R     DFRX0          1    -     -     0    3949 
#------------------------------------------------------------------------------------------------



Path 28: VIOLATED (-40 ps) Setup Check with Pin U4_ex_U1_alu_hilo_reg[27]/C->D
          Group: C2C
     Startpoint: (R) U3_di_DI_op1_reg[0]/C
          Clock: (R) clock
       Endpoint: (F) U4_ex_U1_alu_hilo_reg[27]/D
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+    4000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4000            0     
                                              
             Setup:-     185                  
     Required Time:=    3815                  
      Launch Clock:-       0                  
         Data Path:-    3854                  
             Slack:=     -40                  

#-------------------------------------------------------------------------------------------------
#          Timing Point            Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                        (fF)  (ps)  (ps)   (ps)  
#-------------------------------------------------------------------------------------------------
  U3_di_DI_op1_reg[0]/C            -       -     R     (arrival)    174     -     0     -       0 
  U3_di_DI_op1_reg[0]/Q            -       C->Q  R     DFRQX2         1  17.1   113   278     278 
  U3_di_g7904/Q                    -       A->Q  R     BUX4           6 113.8   148   142     420 
  U4_ex_U1_alu_mul_139_47/g83068/Q -       A->Q  F     INX6          22 187.2   169   129     549 
  U4_ex_U1_alu_mul_139_47/g83049/Q -       A->Q  R     INX4          16 117.8   163   126     675 
  U4_ex_U1_alu_mul_139_47/g81457/Q -       A->Q  F     NA2X1          1  10.6   100    76     751 
  U4_ex_U1_alu_mul_139_47/g80391/Q -       B->Q  R     NA2X1          1  15.0   170   126     877 
  U4_ex_U1_alu_mul_139_47/g79268/Q -       B->Q  F     NA2X2          1  18.0    87    67     943 
  U4_ex_U1_alu_mul_139_47/g78814/Q -       A->Q  R     NA2X4          3  30.8   110    78    1021 
  U4_ex_U1_alu_mul_139_47/g77477/Q -       B->Q  F     NA2X1          1  20.8   143   101    1122 
  U4_ex_U1_alu_mul_139_47/g77117/Q -       B->Q  R     NA2X4          2  25.5   107    98    1220 
  U4_ex_U1_alu_mul_139_47/g86029/Q -       A->Q  F     INX2           1  18.0    58    50    1270 
  U4_ex_U1_alu_mul_139_47/g76429/Q -       A->Q  R     NA2X4          1  20.8    95    59    1330 
  U4_ex_U1_alu_mul_139_47/g76109/Q -       B->Q  F     NA2X4          3  27.4    72    55    1385 
  U4_ex_U1_alu_mul_139_47/g74817/Q -       A->Q  R     NA2X1          1  18.0   194   121    1506 
  U4_ex_U1_alu_mul_139_47/g74616/Q -       A->Q  F     NA2X4          2  26.8    84    59    1565 
  U4_ex_U1_alu_mul_139_47/g74378/Q -       A->Q  R     NO2X4          1  14.2    91    66    1631 
  U4_ex_U1_alu_mul_139_47/g74206/Q -       AN->Q R     NA2I1X4        2  34.7   113   112    1742 
  U4_ex_U1_alu_mul_139_47/g73760/Q -       A->Q  F     INX4           3  24.1    50    43    1785 
  U4_ex_U1_alu_mul_139_47/g73654/Q -       B->Q  R     NO2I1X2        1  18.1   145    88    1873 
  U4_ex_U1_alu_mul_139_47/g73570/Q -       A->Q  F     NO2X4          2  16.8    65    43    1916 
  U4_ex_U1_alu_mul_139_47/g73095/Q -       A->Q  R     NO2X1          1  14.2   204   125    2041 
  U4_ex_U1_alu_mul_139_47/g72965/Q -       AN->Q R     NA2I1X4        3  32.1   114   119    2160 
  U4_ex_U1_alu_mul_139_47/g72678/Q -       A->Q  F     NO2X2          1  14.2    78    51    2211 
  U4_ex_U1_alu_mul_139_47/g72620/Q -       AN->Q F     NA2I1X4        2  26.8    72   118    2329 
  U4_ex_U1_alu_mul_139_47/g85890/Q -       A->Q  F     AND2X4         1  18.1    45   103    2431 
  U4_ex_U1_alu_mul_139_47/g72452/Q -       A->Q  R     NO2X4          2  26.8   120    75    2506 
  U4_ex_U1_alu_mul_139_47/g72228/Q -       A->Q  F     NA2X4          3  36.8    95    64    2570 
  U4_ex_U1_alu_mul_139_47/g72104/Q -       B->Q  R     NA3X4          2  31.3   143   104    2674 
  U4_ex_U1_alu_mul_139_47/g85837/Q -       A->Q  F     INX2           1  18.7    65    54    2729 
  U4_ex_U1_alu_mul_139_47/g71972/Q -       A->Q  R     NA3X4          1  22.7   130    72    2801 
  U4_ex_U1_alu_mul_139_47/g71879/Q -       C->Q  F     NA3X4          2  24.3    86    71    2872 
  U4_ex_U1_alu_mul_139_47/g71862/Q -       A->Q  F     BUX1           3  25.8   127   161    3033 
  U4_ex_U1_alu_mul_139_47/g71789/Q -       A->Q  R     NA3X1          1   9.9   174   116    3149 
  U4_ex_U1_alu_mul_139_47/g71776/Q -       A->Q  F     NA2X1          2  19.4   145   107    3256 
  U4_ex_U1_alu_mul_139_47/g71757/Q -       A->Q  R     NA2X1          1   9.9   130   105    3360 
  U4_ex_U1_alu_mul_139_47/g71752/Q -       A->Q  F     NA2X1          1  13.2   106    81    3441 
  U4_ex_U1_alu_mul_139_47/g83912/Q -       A->Q  F     EO2X1          1   9.9   125   195    3636 
  U4_ex_U1_alu_g18773/Q            -       A->Q  R     NA2X1          1  10.6   198   103    3739 
  U4_ex_U1_alu_g18436/Q            -       C->Q  F     AN31X1         1   9.7   400   115    3854 
  U4_ex_U1_alu_hilo_reg[27]/D      -       -     F     DFRQX1         1     -     -     0    3854 
#-------------------------------------------------------------------------------------------------



Path 29: VIOLATED (-36 ps) Setup Check with Pin U4_ex_EX_ecr_reg_reg/C->D
          Group: C2C
     Startpoint: (R) U3_di_DI_op1_reg[0]/C
          Clock: (R) clock
       Endpoint: (R) U4_ex_EX_ecr_reg_reg/D
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+    4000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4000            0     
                                              
             Setup:-     125                  
     Required Time:=    3875                  
      Launch Clock:-       0                  
         Data Path:-    3910                  
             Slack:=     -36                  

#----------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                               (fF)  (ps)  (ps)   (ps)  
#----------------------------------------------------------------------------------------
  U3_di_DI_op1_reg[0]/C  -       -      R     (arrival)    174     -     0     -       0 
  U3_di_DI_op1_reg[0]/Q  -       C->Q   R     DFRQX2         1  17.1   113   278     278 
  U3_di_g7904/Q          -       A->Q   R     BUX4           6 113.8   148   142     420 
  U4_ex_U1_alu_g3751/Q   -       A->Q   R     BUX1           2  18.7   110   131     551 
  U4_ex_U1_alu_g3750/Q   -       A->Q   R     BUX2           7  61.3   158   152     704 
  U4_ex_U1_alu_g18922/Q  -       A->Q   F     INX1          14 119.5   495   325    1029 
  U4_ex_U1_alu_g18858/Q  -       A->Q   R     NO2X2         23 170.2   927   616    1644 
  U4_ex_U1_alu_g18950/Q  -       A->Q   F     INX2          20 130.4   422   329    1974 
  U4_ex_U1_alu_g18946/Q  -       C->Q   F     OA22X1         1  10.0   110   342    2315 
  U4_ex_U1_alu_g18493/Q  -       E->Q   R     ON221X1        2  19.2   436   153    2469 
  U4_ex_U1_alu_g18275/Q  -       IN1->Q F     MU2IX1         2  20.1   317   159    2628 
  U4_ex_U1_alu_g18065/Q  -       A->Q   R     ON222X1        1  10.0   371   273    2900 
  U4_ex_U1_alu_g17952/Q  -       C->Q   F     AN211X1        1  10.0   351   112    3012 
  U4_ex_U1_alu_g17921/Q  -       E->Q   R     ON221X1        1  10.9   342   181    3193 
  U4_ex_U1_alu_g17918/Q  -       B->Q   F     NO2X1          1  10.6   127   101    3294 
  U4_ex_U1_alu_g17914/Q  -       B->Q   R     NA3X1          2  17.0   266   161    3455 
  g3537/Q                -       A->Q   F     NA2X1          2  16.3   148   108    3563 
  g3497/Q                -       A->Q   R     NO2X1          1  10.0   176   121    3683 
  g3425/Q                -       C->Q   F     AN21X1         1   9.8   315    67    3751 
  g3282/Q                -       A->Q   R     NO2X1          1   9.7   219   159    3910 
  U4_ex_EX_ecr_reg_reg/D -       -      R     DFRQX1         1     -     -     0    3910 
#----------------------------------------------------------------------------------------



Path 30: VIOLATED (-32 ps) Setup Check with Pin U4_ex_U1_alu_hilo_reg[33]/C->D
          Group: C2C
     Startpoint: (R) U3_di_DI_op2_reg[13]/C
          Clock: (R) clock
       Endpoint: (R) U4_ex_U1_alu_hilo_reg[33]/D
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+    4000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4000            0     
                                              
             Setup:-     131                  
     Required Time:=    3869                  
      Launch Clock:-       0                  
         Data Path:-    3902                  
             Slack:=     -32                  

#-------------------------------------------------------------------------------------------------
#           Timing Point            Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                                        (fF)  (ps)  (ps)   (ps)  
#-------------------------------------------------------------------------------------------------
  U3_di_DI_op2_reg[13]/C            -       -     R     (arrival)    174    -     0     -       0 
  U3_di_DI_op2_reg[13]/Q            -       C->Q  F     DFRQX4         1 22.0    84   249     249 
  U3_di_g7913/Q                     -       A->Q  F     BUX6           5 74.9    73   114     364 
  U4_ex_U1_alu_g3776/Q              -       A->Q  F     BUX4           5 82.3   101   129     493 
  U4_ex_U1_alu_mul_138_45/g81770/Q  -       A->Q  R     INX4           2 31.6    62    53     546 
  U4_ex_U1_alu_mul_138_45/g81035/Q  -       B->Q  F     NA2X2          1 18.0    76    59     605 
  U4_ex_U1_alu_mul_138_45/g80057/Q  -       A->Q  R     NA2X4          4 57.7   162   104     708 
  U4_ex_U1_alu_mul_138_45/g79609/Q  -       A->Q  F     INX4           2 40.3    72    59     768 
  U4_ex_U1_alu_mul_138_45/g79608/Q  -       A->Q  R     INX4           8 98.7   130    90     858 
  U4_ex_U1_alu_mul_138_45/g79599/Q  -       A->Q  F     INX6           5 49.4    67    56     914 
  U4_ex_U1_alu_mul_138_45/g77779/Q  -       D->Q  F     OA22X2         1 23.0   113   267    1181 
  U4_ex_U1_alu_mul_138_45/g75354/CO -       B->CO F     FAX2           3 33.0   131   276    1457 
  U4_ex_U1_alu_mul_138_45/g74978/Q  -       A->Q  R     NA2X2          1 20.2   137    99    1556 
  U4_ex_U1_alu_mul_138_45/g74727/Q  -       B->Q  F     NA2I1X4        2 25.4    71    58    1614 
  U4_ex_U1_alu_mul_138_45/g82482/Q  -       AN->Q F     NA2I1X4        1 20.8    64   110    1725 
  U4_ex_U1_alu_mul_138_45/g74202/Q  -       B->Q  R     NA2X4          4 34.9   117    88    1812 
  U4_ex_U1_alu_mul_138_45/g82418/Q  -       AN->Q R     NA2I1X2        1 12.3   100   115    1927 
  U4_ex_U1_alu_mul_138_45/g73347/Q  -       A->Q  F     NA2X2          1 18.0    78    62    1989 
  U4_ex_U1_alu_mul_138_45/g73208/Q  -       A->Q  R     NA2X4          3 34.3   117    79    2068 
  U4_ex_U1_alu_mul_138_45/g72915/Q  -       A->Q  F     NO2X2          1 14.2    81    52    2120 
  U4_ex_U1_alu_mul_138_45/g72859/Q  -       AN->Q F     NA2I1X4        2 21.1    65   113    2233 
  U4_ex_U1_alu_mul_138_45/g72699/Q  -       A->Q  R     NO2X2          1 14.2   128    81    2314 
  U4_ex_U1_alu_mul_138_45/g72647/Q  -       AN->Q R     NA2I1X4        2 28.0   102   109    2423 
  U4_ex_U1_alu_mul_138_45/g83802/Q  -       A->Q  F     INX2           2 21.1    62    55    2478 
  U4_ex_U1_alu_mul_138_45/g72206/Q  -       A->Q  R     NA2X2          1 18.0   119    77    2555 
  U4_ex_U1_alu_mul_138_45/g72153/Q  -       A->Q  F     NA2X4          2 26.8    71    55    2610 
  U4_ex_U1_alu_mul_138_45/g72057/Q  -       A->Q  R     NO2X4          2 36.6   145    94    2704 
  U4_ex_U1_alu_mul_138_45/g72043/Q  -       A->Q  F     INX2           2 29.6    86    72    2776 
  U4_ex_U1_alu_mul_138_45/g72002/Q  -       B->Q  R     NA2X4          2 29.3   107    88    2864 
  U4_ex_U1_alu_mul_138_45/g71930/Q  -       B->Q  F     NO2X4          2 35.2    70    66    2930 
  U4_ex_U1_alu_mul_138_45/g71872/Q  -       A->Q  R     NA2X4          1 22.8    94    64    2994 
  U4_ex_U1_alu_mul_138_45/g71831/Q  -       B->Q  F     NA3X4          2 27.5    89    71    3065 
  U4_ex_U1_alu_mul_138_45/g71825/Q  -       A->Q  F     BUX2           3 34.2    89   130    3195 
  U4_ex_U1_alu_mul_138_45/g71812/Q  -       A->Q  R     NA2X4          1 18.0    86    64    3259 
  U4_ex_U1_alu_mul_138_45/g71806/Q  -       A->Q  F     NA2X4          2 27.5    70    52    3311 
  U4_ex_U1_alu_mul_138_45/g71792/Q  -       A->Q  R     NA2X4          2 21.0    91    62    3374 
  U4_ex_U1_alu_mul_138_45/g71784/Q  -       A->Q  F     NA2X2          2 18.2    80    61    3435 
  U4_ex_U1_alu_mul_138_45/g82243/Q  -       AN->Q F     NA2I1X2        1 15.0    76   134    3568 
  U4_ex_U1_alu_mul_138_45/g71742/Q  -       B->Q  R     NA2X2          1  9.9    89    76    3644 
  U4_ex_U1_alu_g18767/Q             -       A->Q  F     NA2X1          1 11.3   213    70    3714 
  U4_ex_U1_alu_g18432/Q             -       B->Q  R     AN31X1         1  9.7   394   188    3902 
  U4_ex_U1_alu_hilo_reg[33]/D       -       -     R     DFRQX1         1    -     -     0    3902 
#-------------------------------------------------------------------------------------------------



Path 31: VIOLATED (-26 ps) Setup Check with Pin U4_ex_U1_alu_hilo_reg[23]/C->D
          Group: C2C
     Startpoint: (R) U3_di_DI_op2_reg[3]/C
          Clock: (R) clock
       Endpoint: (F) U4_ex_U1_alu_hilo_reg[23]/D
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+    4000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4000            0     
                                              
             Setup:-     176                  
     Required Time:=    3824                  
      Launch Clock:-       0                  
         Data Path:-    3850                  
             Slack:=     -26                  

#-------------------------------------------------------------------------------------------------
#          Timing Point            Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                        (fF)  (ps)  (ps)   (ps)  
#-------------------------------------------------------------------------------------------------
  U3_di_DI_op2_reg[3]/C            -       -     R     (arrival)    174     -     0     -       0 
  U3_di_DI_op2_reg[3]/Q            -       C->Q  F     DFRQX4         1  26.7    90   256     256 
  U3_di_g7914/Q                    -       A->Q  F     BUX8           6  86.8    64   109     364 
  U4_ex_U1_alu_g3805/Q             -       A->Q  F     BUX4           2  39.5    60    99     464 
  U4_ex_U1_alu_mul_138_45/g82003/Q -       A->Q  R     INX6           4  67.9    73    54     517 
  U4_ex_U1_alu_mul_138_45/g82002/Q -       A->Q  F     INX8           3  67.2    53    45     563 
  U4_ex_U1_alu_mul_138_45/g82001/Q -       A->Q  R     INX8           8 148.5   101    70     632 
  U4_ex_U1_alu_mul_138_45/g81999/Q -       A->Q  R     BUX16         13 146.8    62    92     724 
  U4_ex_U1_alu_mul_138_45/g81996/Q -       A->Q  F     INX3           7  58.9   105    79     803 
  U4_ex_U1_alu_mul_138_45/g80326/Q -       B->Q  R     NA2X1          1  12.3   149   116     919 
  U4_ex_U1_alu_mul_138_45/g79356/Q -       A->Q  F     NA2X2          2  17.6    86    65     984 
  U4_ex_U1_alu_mul_138_45/g77979/Q -       B->Q  R     NA2X1          1  12.3   148   111    1095 
  U4_ex_U1_alu_mul_138_45/g77688/Q -       A->Q  F     NA2X2          4  32.9   123    91    1186 
  U4_ex_U1_alu_mul_138_45/g76697/Q -       A->Q  R     NO2X1          1   9.8   164   114    1300 
  U4_ex_U1_alu_mul_138_45/g75959/Q -       A->Q  F     NO2X1          1  12.4   101    73    1373 
  U4_ex_U1_alu_mul_138_45/g75757/Q -       A->Q  R     NO2X2          1  23.0   169   114    1486 
  U4_ex_U1_alu_mul_138_45/g73791/S -       B->S  R     FAX2           2  37.3   185   425    1911 
  U4_ex_U1_alu_mul_138_45/g73780/Q -       A->Q  F     INX4           3  29.6    66    52    1963 
  U4_ex_U1_alu_mul_138_45/g73618/Q -       B->Q  R     NA2X2          1  18.0   119    90    2053 
  U4_ex_U1_alu_mul_138_45/g73518/Q -       A->Q  F     NA2X4          2  28.0    73    56    2109 
  U4_ex_U1_alu_mul_138_45/g73478/Q -       A->Q  R     INX2           1  12.3    52    42    2151 
  U4_ex_U1_alu_mul_138_45/g73297/Q -       A->Q  F     NA2X2          1  20.8    86    58    2209 
  U4_ex_U1_alu_mul_138_45/g73206/Q -       B->Q  R     NA2X4          2  32.5   113    91    2300 
  U4_ex_U1_alu_mul_138_45/g72948/Q -       A->Q  F     NA2X4          3  27.6    83    55    2356 
  U4_ex_U1_alu_mul_138_45/g72566/Q -       B->Q  F     OA21X4         1  20.8    69   203    2559 
  U4_ex_U1_alu_mul_138_45/g72276/Q -       B->Q  R     NA2X4          3  33.9   115    88    2647 
  U4_ex_U1_alu_mul_138_45/g72149/Q -       A->Q  F     NA2X4          1  18.7    65    47    2694 
  U4_ex_U1_alu_mul_138_45/g72094/Q -       A->Q  R     NA3X4          5  46.4   175    98    2792 
  U4_ex_U1_alu_mul_138_45/g72028/Q -       A->Q  F     NA2X1          1  12.3   110    83    2874 
  U4_ex_U1_alu_mul_138_45/g71982/Q -       A->Q  R     NA2X2          2  19.4   125    92    2967 
  U4_ex_U1_alu_mul_138_45/g71927/Q -       A->Q  F     NA2X1          2  17.5   126    94    3060 
  U4_ex_U1_alu_mul_138_45/g71862/Q -       A->Q  R     ON21X1         1  13.2   226   158    3219 
  U4_ex_U1_alu_mul_138_45/g82283/Q -       A->Q  F     EO2X1          1   9.0   128   225    3444 
  U4_ex_U1_alu_g18627/Q            -       C->Q  F     AO22X1         1  10.0    98   208    3652 
  U4_ex_U1_alu_g18548/Q            -       C->Q  R     AN21X1         1   9.8   226   128    3780 
  U4_ex_U1_alu_g18440/Q            -       A->Q  F     NO2X1          1   9.6   345    70    3850 
  U4_ex_U1_alu_hilo_reg[23]/D      -       -     F     DFRX1          1     -     -     0    3850 
#-------------------------------------------------------------------------------------------------



Path 32: VIOLATED (-26 ps) Setup Check with Pin U4_ex_U1_alu_hilo_reg[47]/C->D
          Group: C2C
     Startpoint: (R) U3_di_DI_op2_reg[27]/C
          Clock: (R) clock
       Endpoint: (F) U4_ex_U1_alu_hilo_reg[47]/D
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+    4000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4000            0     
                                              
             Setup:-     157                  
     Required Time:=    3843                  
      Launch Clock:-       0                  
         Data Path:-    3869                  
             Slack:=     -26                  

#-------------------------------------------------------------------------------------------------
#          Timing Point            Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                        (fF)  (ps)  (ps)   (ps)  
#-------------------------------------------------------------------------------------------------
  U3_di_DI_op2_reg[27]/C           -       -     R     (arrival)    174     -     0     -       0 
  U3_di_DI_op2_reg[27]/Q           -       C->Q  F     DFRQX4         1  22.0    84   249     249 
  U3_di_g7905/Q                    -       A->Q  F     BUX6           8 134.7   114   140     390 
  U4_ex_U1_alu_mul_139_47/g83457/Q -       A->Q  R     INX20         11 157.9    61   162     552 
  U4_ex_U1_alu_mul_139_47/g82360/Q -       B->Q  F     NA2X2          1  15.0    95    54     606 
  U4_ex_U1_alu_mul_139_47/g81366/Q -       B->Q  R     NA2X2          2  18.1   120    98     704 
  U4_ex_U1_alu_mul_139_47/g84931/Q -       AN->Q R     NO2I1X2        1  23.4   171   176     879 
  U4_ex_U1_alu_mul_139_47/g78894/Q -       B->Q  F     NO2X4          3  30.6    78    69     949 
  U4_ex_U1_alu_mul_139_47/g78597/Q -       A->Q  F     BUX2           2  16.5    55   103    1052 
  U4_ex_U1_alu_mul_139_47/g84454/Q -       AN->Q F     NA2I1X1        1  20.8   148   181    1233 
  U4_ex_U1_alu_mul_139_47/g76246/Q -       B->Q  R     NA2X4          3  39.2   133   114    1348 
  U4_ex_U1_alu_mul_139_47/g75598/Q -       A->Q  F     INX2           2  26.4    78    66    1414 
  U4_ex_U1_alu_mul_139_47/g75359/Q -       B->Q  R     NA2X2          1  20.8   130    99    1513 
  U4_ex_U1_alu_mul_139_47/g75063/Q -       B->Q  F     NA2X4          2  26.8    71    56    1569 
  U4_ex_U1_alu_mul_139_47/g74786/Q -       A->Q  R     NO2X4          1  14.2    94    63    1632 
  U4_ex_U1_alu_mul_139_47/g74520/Q -       AN->Q R     NA2I1X4        3  36.8   117   114    1746 
  U4_ex_U1_alu_mul_139_47/g85669/Q -       A->Q  F     INX2           2  18.7    61    52    1798 
  U4_ex_U1_alu_mul_139_47/g73793/Q -       A->Q  R     NO2X2          1  18.1   144    91    1889 
  U4_ex_U1_alu_mul_139_47/g73734/Q -       A->Q  F     NO2X4          2  25.4    73    50    1940 
  U4_ex_U1_alu_mul_139_47/g84093/Q -       B->Q  R     NA2I1X2        1  20.8   132    98    2038 
  U4_ex_U1_alu_mul_139_47/g73358/Q -       B->Q  F     NA2X4          3  36.8    82    65    2103 
  U4_ex_U1_alu_mul_139_47/g72838/Q -       A->Q  R     NA2X4          1  18.0    86    62    2165 
  U4_ex_U1_alu_mul_139_47/g72753/Q -       A->Q  F     NA2X4          3  38.4    85    62    2227 
  U4_ex_U1_alu_mul_139_47/g83961/Q -       AN->Q F     NA2I1X4        1  18.0    58   111    2338 
  U4_ex_U1_alu_mul_139_47/g72388/Q -       A->Q  R     NA2X4          3  29.8   108    69    2408 
  U4_ex_U1_alu_mul_139_47/g72213/Q -       A->Q  F     NO2X2          1  14.2    74    51    2459 
  U4_ex_U1_alu_mul_139_47/g72149/Q -       AN->Q F     NA2I1X4        2  29.6    75   119    2578 
  U4_ex_U1_alu_mul_139_47/g72133/Q -       A->Q  R     INX3           1  18.0    52    43    2620 
  U4_ex_U1_alu_mul_139_47/g72093/Q -       A->Q  F     NA2X4          1  20.8    58    41    2662 
  U4_ex_U1_alu_mul_139_47/g72028/Q -       B->Q  R     NA2X4          2  26.8   102    78    2739 
  U4_ex_U1_alu_mul_139_47/g71935/Q -       A->Q  F     NA2X4          3  34.1    76    60    2800 
  U4_ex_U1_alu_mul_139_47/g71814/Q -       B->Q  R     NA2X4          1  18.0    86    73    2873 
  U4_ex_U1_alu_mul_139_47/g71795/Q -       A->Q  F     NA2X4          2  24.3    80    49    2922 
  U4_ex_U1_alu_mul_139_47/g71772/Q -       A->Q  R     NA2X4          1  18.0    87    62    2984 
  U4_ex_U1_alu_mul_139_47/g71760/Q -       A->Q  F     NA2X4          1  18.0    60    44    3028 
  U4_ex_U1_alu_mul_139_47/g71746/Q -       A->Q  R     NA2X4          2  21.1    93    60    3088 
  U4_ex_U1_alu_mul_139_47/g71734/Q -       A->Q  F     NA2X2          1  18.0    83    61    3149 
  U4_ex_U1_alu_mul_139_47/g71721/Q -       A->Q  R     NA2X4          3  49.4   145    97    3246 
  U4_ex_U1_alu_mul_139_47/g71720/Q -       A->Q  F     INX3           1  18.0    60    50    3295 
  U4_ex_U1_alu_mul_139_47/g71698/Q -       A->Q  R     NA2X4          2  26.7   103    66    3362 
  U4_ex_U1_alu_mul_139_47/g71687/Q -       A->Q  F     NA2X4          1  18.0    60    46    3408 
  U4_ex_U1_alu_mul_139_47/g71675/Q -       A->Q  R     NA2X4          3  30.5   110    70    3478 
  U4_ex_U1_alu_mul_139_47/g83911/Q -       A->Q  F     EN2X1          1   9.9   122   172    3650 
  U4_ex_U1_alu_g18743/Q            -       A->Q  R     NA2X1          1  11.3   203   105    3755 
  U4_ex_U1_alu_g18420/Q            -       B->Q  F     AN31X1         1   8.9   395   114    3869 
  U4_ex_U1_alu_hilo_reg[47]/D      -       -     F     DFRQX0         1     -     -     0    3869 
#-------------------------------------------------------------------------------------------------



Path 33: VIOLATED (-23 ps) Setup Check with Pin U4_ex_U1_alu_hilo_reg[25]/C->D
          Group: C2C
     Startpoint: (R) U3_di_DI_op2_reg[13]/C
          Clock: (R) clock
       Endpoint: (F) U4_ex_U1_alu_hilo_reg[25]/D
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+    4000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4000            0     
                                              
             Setup:-     177                  
     Required Time:=    3823                  
      Launch Clock:-       0                  
         Data Path:-    3846                  
             Slack:=     -23                  

#------------------------------------------------------------------------------------------------
#          Timing Point            Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                                       (fF)  (ps)  (ps)   (ps)  
#------------------------------------------------------------------------------------------------
  U3_di_DI_op2_reg[13]/C           -       -     R     (arrival)    174    -     0     -       0 
  U3_di_DI_op2_reg[13]/Q           -       C->Q  F     DFRQX4         1 22.0    84   249     249 
  U3_di_g7913/Q                    -       A->Q  F     BUX6           5 74.9    73   114     364 
  U4_ex_U1_alu_g3776/Q             -       A->Q  F     BUX4           5 82.3   101   129     493 
  U4_ex_U1_alu_mul_138_45/g81807/Q -       A->Q  R     INX4           3 68.7    98    79     572 
  U4_ex_U1_alu_mul_138_45/g81806/Q -       A->Q  F     INX8           6 96.7    69    60     632 
  U4_ex_U1_alu_mul_138_45/g81789/Q -       A->Q  F     BUX6           4 46.9    55    96     729 
  U4_ex_U1_alu_mul_138_45/g81785/Q -       A->Q  R     INX4           5 45.1    71    52     780 
  U4_ex_U1_alu_mul_138_45/g83182/Q -       A->Q  F     INX2           5 46.3   106    81     861 
  U4_ex_U1_alu_mul_138_45/g80489/Q -       B->Q  R     NO2X2          1 12.4   117    98     959 
  U4_ex_U1_alu_mul_138_45/g79258/Q -       A->Q  F     NO2X2          2 19.7    78    60    1019 
  U4_ex_U1_alu_mul_138_45/g78451/Q -       A->Q  R     NO2X2          1 15.5   131    88    1106 
  U4_ex_U1_alu_mul_138_45/g77162/Q -       B->Q  F     NO2X2          3 34.1   106    90    1196 
  U4_ex_U1_alu_mul_138_45/g76003/Q -       AN->Q F     NA2I1X2        1 18.0    89   146    1342 
  U4_ex_U1_alu_mul_138_45/g75715/Q -       A->Q  R     NA2X4          3 25.4   108    72    1414 
  U4_ex_U1_alu_mul_138_45/g75064/Q -       B->Q  F     NO2X1          1 11.2    81    73    1487 
  U4_ex_U1_alu_mul_138_45/g74722/Q -       AN->Q F     NA2I1X2        2 15.4    83   135    1622 
  U4_ex_U1_alu_mul_138_45/g74449/Q -       A->Q  R     NO2X1          1 23.4   298   180    1802 
  U4_ex_U1_alu_mul_138_45/g74284/Q -       B->Q  F     NO2X4          4 42.0   115    93    1894 
  U4_ex_U1_alu_mul_138_45/g73801/Q -       AN->Q F     NO2I1X2        1 18.1    79   159    2053 
  U4_ex_U1_alu_mul_138_45/g73638/Q -       A->Q  R     NO2X4          2 18.5   101    70    2124 
  U4_ex_U1_alu_mul_138_45/g82348/Q -       A->Q  R     OR2X2          1 18.0    98   120    2244 
  U4_ex_U1_alu_mul_138_45/g72872/Q -       A->Q  F     NA2X4          4 37.1    82    63    2306 
  U4_ex_U1_alu_mul_138_45/g72627/Q -       B->Q  R     NO2X2          1 23.4   171   124    2431 
  U4_ex_U1_alu_mul_138_45/g72578/Q -       B->Q  F     NO2X4          2 21.1    69    61    2492 
  U4_ex_U1_alu_mul_138_45/g72367/Q -       A->Q  F     AND2X4         3 40.9    67   121    2613 
  U4_ex_U1_alu_mul_138_45/g72108/Q -       B->Q  R     NO2X4          1 18.1    99    81    2694 
  U4_ex_U1_alu_mul_138_45/g72049/Q -       A->Q  F     NO2X4          2 34.8    87    56    2749 
  U4_ex_U1_alu_mul_138_45/g71998/Q -       B->Q  R     NO2X4          1 18.1   100    85    2834 
  U4_ex_U1_alu_mul_138_45/g71944/Q -       A->Q  F     NO2X4          1 20.8    76    45    2878 
  U4_ex_U1_alu_mul_138_45/g71900/Q -       B->Q  R     NA2X4          2 24.2    97    80    2958 
  U4_ex_U1_alu_mul_138_45/g82250/Q -       A->Q  R     OR2X2          3 26.5   131   138    3096 
  U4_ex_U1_alu_mul_138_45/g71834/Q -       A->Q  F     NA2X1          1  9.9    90    70    3166 
  U4_ex_U1_alu_mul_138_45/g71829/Q -       A->Q  R     NA2X1          1 13.2   156   105    3272 
  U4_ex_U1_alu_mul_138_45/g82264/Q -       A->Q  F     EO2X1          1  9.9   124   208    3480 
  U4_ex_U1_alu_g18793/Q            -       A->Q  R     NA2X1          1  9.9   192   100    3580 
  U4_ex_U1_alu_g18628/Q            -       A->Q  F     NA2X1          1 10.9   107    80    3660 
  U4_ex_U1_alu_g18547/Q            -       B->Q  R     NO2X1          1  9.8   160   121    3781 
  U4_ex_U1_alu_g18439/Q            -       A->Q  F     NO2X1          1  9.7   346    65    3846 
  U4_ex_U1_alu_hilo_reg[25]/D      -       -     F     DFRQX1         1    -     -     0    3846 
#------------------------------------------------------------------------------------------------



Path 34: VIOLATED (-22 ps) Setup Check with Pin U4_ex_U1_alu_hilo_reg[30]/C->D
          Group: C2C
     Startpoint: (R) U3_di_DI_op2_reg[13]/C
          Clock: (R) clock
       Endpoint: (F) U4_ex_U1_alu_hilo_reg[30]/D
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+    4000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4000            0     
                                              
             Setup:-     185                  
     Required Time:=    3815                  
      Launch Clock:-       0                  
         Data Path:-    3837                  
             Slack:=     -22                  

#-------------------------------------------------------------------------------------------------
#           Timing Point            Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                                        (fF)  (ps)  (ps)   (ps)  
#-------------------------------------------------------------------------------------------------
  U3_di_DI_op2_reg[13]/C            -       -     R     (arrival)    174    -     0     -       0 
  U3_di_DI_op2_reg[13]/Q            -       C->Q  F     DFRQX4         1 22.0    84   249     249 
  U3_di_g7913/Q                     -       A->Q  F     BUX6           5 74.9    73   114     364 
  U4_ex_U1_alu_g3776/Q              -       A->Q  F     BUX4           5 82.3   101   129     493 
  U4_ex_U1_alu_mul_138_45/g81770/Q  -       A->Q  R     INX4           2 31.6    62    53     546 
  U4_ex_U1_alu_mul_138_45/g81035/Q  -       B->Q  F     NA2X2          1 18.0    76    59     605 
  U4_ex_U1_alu_mul_138_45/g80057/Q  -       A->Q  R     NA2X4          4 57.7   162   104     708 
  U4_ex_U1_alu_mul_138_45/g79609/Q  -       A->Q  F     INX4           2 40.3    72    59     768 
  U4_ex_U1_alu_mul_138_45/g79608/Q  -       A->Q  R     INX4           8 98.7   130    90     858 
  U4_ex_U1_alu_mul_138_45/g79599/Q  -       A->Q  F     INX6           5 49.4    67    56     914 
  U4_ex_U1_alu_mul_138_45/g77779/Q  -       D->Q  F     OA22X2         1 23.0   113   267    1181 
  U4_ex_U1_alu_mul_138_45/g75354/CO -       B->CO F     FAX2           3 33.0   131   276    1457 
  U4_ex_U1_alu_mul_138_45/g74978/Q  -       A->Q  R     NA2X2          1 20.2   137    99    1556 
  U4_ex_U1_alu_mul_138_45/g74727/Q  -       B->Q  F     NA2I1X4        2 25.4    71    58    1614 
  U4_ex_U1_alu_mul_138_45/g82482/Q  -       AN->Q F     NA2I1X4        1 20.8    64   110    1725 
  U4_ex_U1_alu_mul_138_45/g74202/Q  -       B->Q  R     NA2X4          4 34.9   117    88    1812 
  U4_ex_U1_alu_mul_138_45/g82418/Q  -       AN->Q R     NA2I1X2        1 12.3   100   115    1927 
  U4_ex_U1_alu_mul_138_45/g73347/Q  -       A->Q  F     NA2X2          1 18.0    78    62    1989 
  U4_ex_U1_alu_mul_138_45/g73208/Q  -       A->Q  R     NA2X4          3 34.3   117    79    2068 
  U4_ex_U1_alu_mul_138_45/g72915/Q  -       A->Q  F     NO2X2          1 14.2    81    52    2120 
  U4_ex_U1_alu_mul_138_45/g72859/Q  -       AN->Q F     NA2I1X4        2 21.1    65   113    2233 
  U4_ex_U1_alu_mul_138_45/g72699/Q  -       A->Q  R     NO2X2          1 14.2   128    81    2314 
  U4_ex_U1_alu_mul_138_45/g72647/Q  -       AN->Q R     NA2I1X4        2 28.0   102   109    2423 
  U4_ex_U1_alu_mul_138_45/g83802/Q  -       A->Q  F     INX2           2 21.1    62    55    2478 
  U4_ex_U1_alu_mul_138_45/g72206/Q  -       A->Q  R     NA2X2          1 18.0   119    77    2555 
  U4_ex_U1_alu_mul_138_45/g72153/Q  -       A->Q  F     NA2X4          2 26.8    71    55    2610 
  U4_ex_U1_alu_mul_138_45/g72057/Q  -       A->Q  R     NO2X4          2 36.6   145    94    2704 
  U4_ex_U1_alu_mul_138_45/g72043/Q  -       A->Q  F     INX2           2 29.6    86    72    2776 
  U4_ex_U1_alu_mul_138_45/g72002/Q  -       B->Q  R     NA2X4          2 29.3   107    88    2864 
  U4_ex_U1_alu_mul_138_45/g71930/Q  -       B->Q  F     NO2X4          2 35.2    70    66    2930 
  U4_ex_U1_alu_mul_138_45/g71872/Q  -       A->Q  R     NA2X4          1 22.8    94    64    2994 
  U4_ex_U1_alu_mul_138_45/g71831/Q  -       B->Q  F     NA3X4          2 27.5    89    71    3065 
  U4_ex_U1_alu_mul_138_45/g71825/Q  -       A->Q  F     BUX2           3 34.2    89   130    3195 
  U4_ex_U1_alu_mul_138_45/g71813/Q  -       A->Q  R     NA2X2          2 18.7   122    85    3280 
  U4_ex_U1_alu_mul_138_45/g71801/Q  -       A->Q  F     NO2X2          1 18.1    74    58    3339 
  U4_ex_U1_alu_mul_138_45/g82257/Q  -       B->Q  R     NO2I1X4        2 27.7   124    82    3421 
  U4_ex_U1_alu_mul_138_45/g82255/Q  -       A->Q  F     EO2X1          1  9.9   119   200    3621 
  U4_ex_U1_alu_g18768/Q             -       A->Q  R     NA2X1          1 10.6   198   102    3722 
  U4_ex_U1_alu_g18433/Q             -       C->Q  F     AN31X1         1  9.7   400   115    3837 
  U4_ex_U1_alu_hilo_reg[30]/D       -       -     F     DFRQX1         1    -     -     0    3837 
#-------------------------------------------------------------------------------------------------



Path 35: VIOLATED (-22 ps) Setup Check with Pin U4_ex_U1_alu_hilo_reg[59]/C->D
          Group: C2C
     Startpoint: (R) U3_di_DI_op2_reg[27]/C
          Clock: (R) clock
       Endpoint: (R) U4_ex_U1_alu_hilo_reg[59]/D
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+    4000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4000            0     
                                              
             Setup:-     131                  
     Required Time:=    3869                  
      Launch Clock:-       0                  
         Data Path:-    3891                  
             Slack:=     -22                  

#-------------------------------------------------------------------------------------------------
#          Timing Point            Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                        (fF)  (ps)  (ps)   (ps)  
#-------------------------------------------------------------------------------------------------
  U3_di_DI_op2_reg[27]/C           -       -     R     (arrival)    174     -     0     -       0 
  U3_di_DI_op2_reg[27]/Q           -       C->Q  F     DFRQX4         1  22.0    84   249     249 
  U3_di_g7905/Q                    -       A->Q  F     BUX6           8 134.7   114   140     390 
  U4_ex_U1_alu_mul_139_47/g83457/Q -       A->Q  R     INX20         11 157.9    61   162     552 
  U4_ex_U1_alu_mul_139_47/g85657/Q -       B->Q  R     AND2X2         1  15.5    91   120     672 
  U4_ex_U1_alu_mul_139_47/g81363/Q -       B->Q  F     NO2X2          2  22.9    78    70     742 
  U4_ex_U1_alu_mul_139_47/g84587/Q -       B->Q  F     OR2X2          1  20.8    76   160     902 
  U4_ex_U1_alu_mul_139_47/g78870/Q -       B->Q  R     NA2X4          4  46.2   139   103    1005 
  U4_ex_U1_alu_mul_139_47/g85023/Q -       A->Q  F     INX2           2  24.2    75    63    1068 
  U4_ex_U1_alu_mul_139_47/g77688/Q -       B->Q  R     NO2X2          1  11.1   111    88    1157 
  U4_ex_U1_alu_mul_139_47/g84351/Q -       BN->Q R     NA3I2X2        1  18.0   154   149    1306 
  U4_ex_U1_alu_mul_139_47/g76162/Q -       A->Q  F     NA2X4          4  65.2   124    92    1398 
  U4_ex_U1_alu_mul_139_47/g75332/Q -       B->Q  F     AND2X4         2  35.8    62   144    1541 
  U4_ex_U1_alu_mul_139_47/g74852/Q -       B->Q  R     NO2X4          2  21.2   107    84    1626 
  U4_ex_U1_alu_mul_139_47/g74172/Q -       A->Q  F     NO2X2          1  23.4    78    63    1689 
  U4_ex_U1_alu_mul_139_47/g73942/Q -       B->Q  R     NO2X4          2  26.8   122    95    1784 
  U4_ex_U1_alu_mul_139_47/g84053/Q -       A->Q  R     AND2X4         1  18.1    64   104    1888 
  U4_ex_U1_alu_mul_139_47/g73510/Q -       A->Q  F     NO2X4          4  49.1    83    57    1945 
  U4_ex_U1_alu_mul_139_47/g73244/Q -       B->Q  R     NA2I1X4        1  12.3    75    66    2011 
  U4_ex_U1_alu_mul_139_47/g73065/Q -       A->Q  F     NA2X2          1  18.0    86    58    2069 
  U4_ex_U1_alu_mul_139_47/g72914/Q -       A->Q  R     NA2X4          2  28.5   105    75    2144 
  U4_ex_U1_alu_mul_139_47/g86117/Q -       A->Q  F     INX2           2  21.2    63    55    2199 
  U4_ex_U1_alu_mul_139_47/g72489/Q -       A->Q  R     NO2X1          1  18.1   243   146    2345 
  U4_ex_U1_alu_mul_139_47/g72412/Q -       A->Q  F     NO2X4          3  34.5    92    66    2411 
  U4_ex_U1_alu_mul_139_47/g72253/Q -       A->Q  R     NA2X1          1  15.0   170   113    2524 
  U4_ex_U1_alu_mul_139_47/g72135/Q -       B->Q  F     NA2X2          1  12.3    73    55    2580 
  U4_ex_U1_alu_mul_139_47/g72120/Q -       A->Q  R     NA2X2          2  28.2   159   102    2681 
  U4_ex_U1_alu_mul_139_47/g83904/Q -       AN->Q R     NA3I1X2        2  34.0   215   173    2854 
  U4_ex_U1_alu_mul_139_47/g71860/Q -       A->Q  F     INX2           2  21.2    83    65    2919 
  U4_ex_U1_alu_mul_139_47/g71816/Q -       A->Q  R     NO2X2          1  12.3   116    80    2999 
  U4_ex_U1_alu_mul_139_47/g71796/Q -       A->Q  F     NA2X2          2  21.1    89    69    3068 
  U4_ex_U1_alu_mul_139_47/g71788/Q -       A->Q  F     BUX2           2  26.9    75   120    3188 
  U4_ex_U1_alu_mul_139_47/g71765/Q -       A->Q  R     NO2X4          1  20.8   106    73    3261 
  U4_ex_U1_alu_mul_139_47/g71718/Q -       B->Q  F     NA2X4          1  18.7    67    48    3309 
  U4_ex_U1_alu_mul_139_47/g71695/Q -       A->Q  R     NA3X4          2  29.1   138    80    3389 
  U4_ex_U1_alu_mul_139_47/g71680/Q -       A->Q  F     NA2X4          1  18.0    64    48    3436 
  U4_ex_U1_alu_mul_139_47/g71666/Q -       A->Q  R     NA2X4          2  27.8   108    68    3505 
  U4_ex_U1_alu_mul_139_47/g71629/Q -       S->Q  R     MU2IX1         1   9.9   206   148    3653 
  U4_ex_U1_alu_g18715/Q            -       A->Q  F     NA2X1          1  10.6   159    80    3733 
  U4_ex_U1_alu_g18410/Q            -       C->Q  R     AN31X1         1   9.7   394   158    3891 
  U4_ex_U1_alu_hilo_reg[59]/D      -       -     R     DFRQX1         1     -     -     0    3891 
#-------------------------------------------------------------------------------------------------



Path 36: VIOLATED (-4 ps) Setup Check with Pin U4_ex_U1_alu_hilo_reg[34]/C->D
          Group: C2C
     Startpoint: (R) U3_di_DI_op2_reg[13]/C
          Clock: (R) clock
       Endpoint: (R) U4_ex_U1_alu_hilo_reg[34]/D
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+    4000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    4000            0     
                                              
             Setup:-      93                  
     Required Time:=    3907                  
      Launch Clock:-       0                  
         Data Path:-    3911                  
             Slack:=      -4                  

#-------------------------------------------------------------------------------------------------
#           Timing Point            Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                                        (fF)  (ps)  (ps)   (ps)  
#-------------------------------------------------------------------------------------------------
  U3_di_DI_op2_reg[13]/C            -       -     R     (arrival)    174    -     0     -       0 
  U3_di_DI_op2_reg[13]/Q            -       C->Q  F     DFRQX4         1 22.0    84   249     249 
  U3_di_g7913/Q                     -       A->Q  F     BUX6           5 74.9    73   114     364 
  U4_ex_U1_alu_g3776/Q              -       A->Q  F     BUX4           5 82.3   101   129     493 
  U4_ex_U1_alu_mul_138_45/g81770/Q  -       A->Q  R     INX4           2 31.6    62    53     546 
  U4_ex_U1_alu_mul_138_45/g81035/Q  -       B->Q  F     NA2X2          1 18.0    76    59     605 
  U4_ex_U1_alu_mul_138_45/g80057/Q  -       A->Q  R     NA2X4          4 57.7   162   104     708 
  U4_ex_U1_alu_mul_138_45/g79609/Q  -       A->Q  F     INX4           2 40.3    72    59     768 
  U4_ex_U1_alu_mul_138_45/g79608/Q  -       A->Q  R     INX4           8 98.7   130    90     858 
  U4_ex_U1_alu_mul_138_45/g79599/Q  -       A->Q  F     INX6           5 49.4    67    56     914 
  U4_ex_U1_alu_mul_138_45/g77779/Q  -       D->Q  F     OA22X2         1 23.0   113   267    1181 
  U4_ex_U1_alu_mul_138_45/g75354/CO -       B->CO F     FAX2           3 33.0   131   276    1457 
  U4_ex_U1_alu_mul_138_45/g74978/Q  -       A->Q  R     NA2X2          1 20.2   137    99    1556 
  U4_ex_U1_alu_mul_138_45/g74727/Q  -       B->Q  F     NA2I1X4        2 25.4    71    58    1614 
  U4_ex_U1_alu_mul_138_45/g82482/Q  -       AN->Q F     NA2I1X4        1 20.8    64   110    1725 
  U4_ex_U1_alu_mul_138_45/g74202/Q  -       B->Q  R     NA2X4          4 34.9   117    88    1812 
  U4_ex_U1_alu_mul_138_45/g82418/Q  -       AN->Q R     NA2I1X2        1 12.3   100   115    1927 
  U4_ex_U1_alu_mul_138_45/g73347/Q  -       A->Q  F     NA2X2          1 18.0    78    62    1989 
  U4_ex_U1_alu_mul_138_45/g73208/Q  -       A->Q  R     NA2X4          3 34.3   117    79    2068 
  U4_ex_U1_alu_mul_138_45/g72915/Q  -       A->Q  F     NO2X2          1 14.2    81    52    2120 
  U4_ex_U1_alu_mul_138_45/g72859/Q  -       AN->Q F     NA2I1X4        2 21.1    65   113    2233 
  U4_ex_U1_alu_mul_138_45/g72699/Q  -       A->Q  R     NO2X2          1 14.2   128    81    2314 
  U4_ex_U1_alu_mul_138_45/g72647/Q  -       AN->Q R     NA2I1X4        2 28.0   102   109    2423 
  U4_ex_U1_alu_mul_138_45/g83802/Q  -       A->Q  F     INX2           2 21.1    62    55    2478 
  U4_ex_U1_alu_mul_138_45/g72206/Q  -       A->Q  R     NA2X2          1 18.0   119    77    2555 
  U4_ex_U1_alu_mul_138_45/g72153/Q  -       A->Q  F     NA2X4          2 26.8    71    55    2610 
  U4_ex_U1_alu_mul_138_45/g72057/Q  -       A->Q  R     NO2X4          2 36.6   145    94    2704 
  U4_ex_U1_alu_mul_138_45/g72043/Q  -       A->Q  F     INX2           2 29.6    86    72    2776 
  U4_ex_U1_alu_mul_138_45/g72002/Q  -       B->Q  R     NA2X4          2 29.3   107    88    2864 
  U4_ex_U1_alu_mul_138_45/g71930/Q  -       B->Q  F     NO2X4          2 35.2    70    66    2930 
  U4_ex_U1_alu_mul_138_45/g71872/Q  -       A->Q  R     NA2X4          1 22.8    94    64    2994 
  U4_ex_U1_alu_mul_138_45/g71831/Q  -       B->Q  F     NA3X4          2 27.5    89    71    3065 
  U4_ex_U1_alu_mul_138_45/g71825/Q  -       A->Q  F     BUX2           3 34.2    89   130    3195 
  U4_ex_U1_alu_mul_138_45/g71812/Q  -       A->Q  R     NA2X4          1 18.0    86    64    3259 
  U4_ex_U1_alu_mul_138_45/g71806/Q  -       A->Q  F     NA2X4          2 27.5    70    52    3311 
  U4_ex_U1_alu_mul_138_45/g71792/Q  -       A->Q  R     NA2X4          2 21.0    91    62    3374 
  U4_ex_U1_alu_mul_138_45/g71783/Q  -       A->Q  F     NA2X2          1 18.0    77    61    3434 
  U4_ex_U1_alu_mul_138_45/g71766/Q  -       A->Q  R     NA2X4          2 22.2    94    66    3500 
  U4_ex_U1_alu_mul_138_45/g71728/Q  -       S->Q  R     MU2IX1         1  9.9   201   146    3646 
  U4_ex_U1_alu_g18765/Q             -       A->Q  F     NA2X1          1 11.3   213    82    3728 
  U4_ex_U1_alu_g18430/Q             -       B->Q  R     AN31X1         1  8.9   383   182    3911 
  U4_ex_U1_alu_hilo_reg[34]/D       -       -     R     DFRX0          1    -     -     0    3911 
#-------------------------------------------------------------------------------------------------



Path 37: MET (0 ps)
          Group: cg_enable_group_clock
     Startpoint: (R) it_mat_clk_reg/C
          Clock: (R) clock
       Endpoint: (R) U7_banc_RC_CG_HIER_INST39/enl_reg/D
          Clock: (F) clock

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
     Required Time:=    2000                  
      Launch Clock:-       0                  
         Data Path:-    2248                  
             Slack:=       0                  

#----------------------------------------------------------------------------------------------------
#            Timing Point             Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                           (fF)  (ps)  (ps)   (ps)  
#----------------------------------------------------------------------------------------------------
  it_mat_clk_reg/C                    -       -     R     (arrival)    153     -     0     -       0 
  it_mat_clk_reg/Q                    -       C->Q  F     DFRQX1         1  10.9   120   267     267 
  U8_syscop_g2608/Q                   -       C->Q  R     NA3X1          2  19.4   253   182     448 
  U8_syscop_g2605/Q                   -       B->Q  F     NA3X1          1  26.7   232   162     610 
  U8_syscop_g2604/Q                   -       A->Q  F     BUX8          89 620.3   326   294     904 
  g4417/Q                             -       A->Q  R     INX6          61 369.1   321   251    1155 
  g4391/Q                             -       A->Q  R     AND3X1         1   9.3   121   185    1341 
  U7_banc_g6116/Q                     -       AN->Q R     NO2I1X1        2  32.3   389   279    1620 
  U7_banc_g6006/Q                     -       A->Q  F     INX4          30 246.5   290   240    1860 
  U7_banc_g5991/Q                     -       B->Q  R     ON31X1         1   8.7   364   227    2087 
  U7_banc_RC_CG_HIER_INST39/g7/Q      -       A->Q  R     OR2X1          1   9.4   113   161    2248 
  U7_banc_RC_CG_HIER_INST39/enl_reg/D -       -     R     DLLQX1         1     -     -     0    2248 
#----------------------------------------------------------------------------------------------------



Path 38: MET (0 ps)
          Group: cg_enable_group_clock
     Startpoint: (R) it_mat_clk_reg/C
          Clock: (R) clock
       Endpoint: (R) U7_banc_RC_CG_HIER_INST38/enl_reg/D
          Clock: (F) clock

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
     Required Time:=    2000                  
      Launch Clock:-       0                  
         Data Path:-    2248                  
             Slack:=       0                  

#----------------------------------------------------------------------------------------------------
#            Timing Point             Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                           (fF)  (ps)  (ps)   (ps)  
#----------------------------------------------------------------------------------------------------
  it_mat_clk_reg/C                    -       -     R     (arrival)    153     -     0     -       0 
  it_mat_clk_reg/Q                    -       C->Q  F     DFRQX1         1  10.9   120   267     267 
  U8_syscop_g2608/Q                   -       C->Q  R     NA3X1          2  19.4   253   182     448 
  U8_syscop_g2605/Q                   -       B->Q  F     NA3X1          1  26.7   232   162     610 
  U8_syscop_g2604/Q                   -       A->Q  F     BUX8          89 620.3   326   294     904 
  g4417/Q                             -       A->Q  R     INX6          61 369.1   321   251    1155 
  g4391/Q                             -       A->Q  R     AND3X1         1   9.3   121   185    1341 
  U7_banc_g6116/Q                     -       AN->Q R     NO2I1X1        2  32.3   389   279    1620 
  U7_banc_g6006/Q                     -       A->Q  F     INX4          30 246.5   290   240    1860 
  U7_banc_g5989/Q                     -       B->Q  R     ON31X1         1   8.7   364   227    2087 
  U7_banc_RC_CG_HIER_INST38/g7/Q      -       A->Q  R     OR2X1          1   9.4   113   161    2248 
  U7_banc_RC_CG_HIER_INST38/enl_reg/D -       -     R     DLLQX1         1     -     -     0    2248 
#----------------------------------------------------------------------------------------------------



Path 39: MET (0 ps)
          Group: cg_enable_group_clock
     Startpoint: (R) it_mat_clk_reg/C
          Clock: (R) clock
       Endpoint: (R) U7_banc_RC_CG_HIER_INST37/enl_reg/D
          Clock: (F) clock

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
     Required Time:=    2000                  
      Launch Clock:-       0                  
         Data Path:-    2248                  
             Slack:=       0                  

#----------------------------------------------------------------------------------------------------
#            Timing Point             Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                           (fF)  (ps)  (ps)   (ps)  
#----------------------------------------------------------------------------------------------------
  it_mat_clk_reg/C                    -       -     R     (arrival)    153     -     0     -       0 
  it_mat_clk_reg/Q                    -       C->Q  F     DFRQX1         1  10.9   120   267     267 
  U8_syscop_g2608/Q                   -       C->Q  R     NA3X1          2  19.4   253   182     448 
  U8_syscop_g2605/Q                   -       B->Q  F     NA3X1          1  26.7   232   162     610 
  U8_syscop_g2604/Q                   -       A->Q  F     BUX8          89 620.3   326   294     904 
  g4417/Q                             -       A->Q  R     INX6          61 369.1   321   251    1155 
  g4391/Q                             -       A->Q  R     AND3X1         1   9.3   121   185    1341 
  U7_banc_g6116/Q                     -       AN->Q R     NO2I1X1        2  32.3   389   279    1620 
  U7_banc_g6006/Q                     -       A->Q  F     INX4          30 246.5   290   240    1860 
  U7_banc_g5975/Q                     -       B->Q  R     ON31X1         1   8.7   364   227    2087 
  U7_banc_RC_CG_HIER_INST37/g7/Q      -       A->Q  R     OR2X1          1   9.4   113   161    2248 
  U7_banc_RC_CG_HIER_INST37/enl_reg/D -       -     R     DLLQX1         1     -     -     0    2248 
#----------------------------------------------------------------------------------------------------



Path 40: MET (0 ps)
          Group: cg_enable_group_clock
     Startpoint: (R) it_mat_clk_reg/C
          Clock: (R) clock
       Endpoint: (R) U7_banc_RC_CG_HIER_INST36/enl_reg/D
          Clock: (F) clock

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
     Required Time:=    2000                  
      Launch Clock:-       0                  
         Data Path:-    2248                  
             Slack:=       0                  

#----------------------------------------------------------------------------------------------------
#            Timing Point             Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                           (fF)  (ps)  (ps)   (ps)  
#----------------------------------------------------------------------------------------------------
  it_mat_clk_reg/C                    -       -     R     (arrival)    153     -     0     -       0 
  it_mat_clk_reg/Q                    -       C->Q  F     DFRQX1         1  10.9   120   267     267 
  U8_syscop_g2608/Q                   -       C->Q  R     NA3X1          2  19.4   253   182     448 
  U8_syscop_g2605/Q                   -       B->Q  F     NA3X1          1  26.7   232   162     610 
  U8_syscop_g2604/Q                   -       A->Q  F     BUX8          89 620.3   326   294     904 
  g4417/Q                             -       A->Q  R     INX6          61 369.1   321   251    1155 
  g4391/Q                             -       A->Q  R     AND3X1         1   9.3   121   185    1341 
  U7_banc_g6116/Q                     -       AN->Q R     NO2I1X1        2  32.3   389   279    1620 
  U7_banc_g6006/Q                     -       A->Q  F     INX4          30 246.5   290   240    1860 
  U7_banc_g5993/Q                     -       B->Q  R     ON31X1         1   8.7   364   227    2087 
  U7_banc_RC_CG_HIER_INST36/g7/Q      -       A->Q  R     OR2X1          1   9.4   113   161    2248 
  U7_banc_RC_CG_HIER_INST36/enl_reg/D -       -     R     DLLQX1         1     -     -     0    2248 
#----------------------------------------------------------------------------------------------------



Path 41: MET (0 ps)
          Group: cg_enable_group_clock
     Startpoint: (R) it_mat_clk_reg/C
          Clock: (R) clock
       Endpoint: (R) U7_banc_RC_CG_HIER_INST35/enl_reg/D
          Clock: (F) clock

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
     Required Time:=    2000                  
      Launch Clock:-       0                  
         Data Path:-    2248                  
             Slack:=       0                  

#----------------------------------------------------------------------------------------------------
#            Timing Point             Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                           (fF)  (ps)  (ps)   (ps)  
#----------------------------------------------------------------------------------------------------
  it_mat_clk_reg/C                    -       -     R     (arrival)    153     -     0     -       0 
  it_mat_clk_reg/Q                    -       C->Q  F     DFRQX1         1  10.9   120   267     267 
  U8_syscop_g2608/Q                   -       C->Q  R     NA3X1          2  19.4   253   182     448 
  U8_syscop_g2605/Q                   -       B->Q  F     NA3X1          1  26.7   232   162     610 
  U8_syscop_g2604/Q                   -       A->Q  F     BUX8          89 620.3   326   294     904 
  g4417/Q                             -       A->Q  R     INX6          61 369.1   321   251    1155 
  g4391/Q                             -       A->Q  R     AND3X1         1   9.3   121   185    1341 
  U7_banc_g6116/Q                     -       AN->Q R     NO2I1X1        2  32.3   389   279    1620 
  U7_banc_g6006/Q                     -       A->Q  F     INX4          30 246.5   290   240    1860 
  U7_banc_g6138/Q                     -       B->Q  R     ON31X1         1   8.7   364   227    2087 
  U7_banc_RC_CG_HIER_INST35/g7/Q      -       A->Q  R     OR2X1          1   9.4   113   161    2248 
  U7_banc_RC_CG_HIER_INST35/enl_reg/D -       -     R     DLLQX1         1     -     -     0    2248 
#----------------------------------------------------------------------------------------------------



Path 42: MET (0 ps)
          Group: cg_enable_group_clock
     Startpoint: (R) it_mat_clk_reg/C
          Clock: (R) clock
       Endpoint: (R) U7_banc_RC_CG_HIER_INST34/enl_reg/D
          Clock: (F) clock

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
     Required Time:=    2000                  
      Launch Clock:-       0                  
         Data Path:-    2248                  
             Slack:=       0                  

#----------------------------------------------------------------------------------------------------
#            Timing Point             Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                           (fF)  (ps)  (ps)   (ps)  
#----------------------------------------------------------------------------------------------------
  it_mat_clk_reg/C                    -       -     R     (arrival)    153     -     0     -       0 
  it_mat_clk_reg/Q                    -       C->Q  F     DFRQX1         1  10.9   120   267     267 
  U8_syscop_g2608/Q                   -       C->Q  R     NA3X1          2  19.4   253   182     448 
  U8_syscop_g2605/Q                   -       B->Q  F     NA3X1          1  26.7   232   162     610 
  U8_syscop_g2604/Q                   -       A->Q  F     BUX8          89 620.3   326   294     904 
  g4417/Q                             -       A->Q  R     INX6          61 369.1   321   251    1155 
  g4391/Q                             -       A->Q  R     AND3X1         1   9.3   121   185    1341 
  U7_banc_g6116/Q                     -       AN->Q R     NO2I1X1        2  32.3   389   279    1620 
  U7_banc_g6006/Q                     -       A->Q  F     INX4          30 246.5   290   240    1860 
  U7_banc_g6148/Q                     -       B->Q  R     ON31X1         1   8.7   364   227    2087 
  U7_banc_RC_CG_HIER_INST34/g7/Q      -       A->Q  R     OR2X1          1   9.4   113   161    2248 
  U7_banc_RC_CG_HIER_INST34/enl_reg/D -       -     R     DLLQX1         1     -     -     0    2248 
#----------------------------------------------------------------------------------------------------



Path 43: MET (0 ps)
          Group: cg_enable_group_clock
     Startpoint: (R) it_mat_clk_reg/C
          Clock: (R) clock
       Endpoint: (R) U7_banc_RC_CG_HIER_INST33/enl_reg/D
          Clock: (F) clock

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
     Required Time:=    2000                  
      Launch Clock:-       0                  
         Data Path:-    2248                  
             Slack:=       0                  

#----------------------------------------------------------------------------------------------------
#            Timing Point             Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                           (fF)  (ps)  (ps)   (ps)  
#----------------------------------------------------------------------------------------------------
  it_mat_clk_reg/C                    -       -     R     (arrival)    153     -     0     -       0 
  it_mat_clk_reg/Q                    -       C->Q  F     DFRQX1         1  10.9   120   267     267 
  U8_syscop_g2608/Q                   -       C->Q  R     NA3X1          2  19.4   253   182     448 
  U8_syscop_g2605/Q                   -       B->Q  F     NA3X1          1  26.7   232   162     610 
  U8_syscop_g2604/Q                   -       A->Q  F     BUX8          89 620.3   326   294     904 
  g4417/Q                             -       A->Q  R     INX6          61 369.1   321   251    1155 
  g4391/Q                             -       A->Q  R     AND3X1         1   9.3   121   185    1341 
  U7_banc_g6116/Q                     -       AN->Q R     NO2I1X1        2  32.3   389   279    1620 
  U7_banc_g6006/Q                     -       A->Q  F     INX4          30 246.5   290   240    1860 
  U7_banc_g5977/Q                     -       B->Q  R     ON31X1         1   8.7   364   227    2087 
  U7_banc_RC_CG_HIER_INST33/g7/Q      -       A->Q  R     OR2X1          1   9.4   113   161    2248 
  U7_banc_RC_CG_HIER_INST33/enl_reg/D -       -     R     DLLQX1         1     -     -     0    2248 
#----------------------------------------------------------------------------------------------------



Path 44: MET (0 ps)
          Group: cg_enable_group_clock
     Startpoint: (R) it_mat_clk_reg/C
          Clock: (R) clock
       Endpoint: (R) U7_banc_RC_CG_HIER_INST32/enl_reg/D
          Clock: (F) clock

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
     Required Time:=    2000                  
      Launch Clock:-       0                  
         Data Path:-    2248                  
             Slack:=       0                  

#----------------------------------------------------------------------------------------------------
#            Timing Point             Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                           (fF)  (ps)  (ps)   (ps)  
#----------------------------------------------------------------------------------------------------
  it_mat_clk_reg/C                    -       -     R     (arrival)    153     -     0     -       0 
  it_mat_clk_reg/Q                    -       C->Q  F     DFRQX1         1  10.9   120   267     267 
  U8_syscop_g2608/Q                   -       C->Q  R     NA3X1          2  19.4   253   182     448 
  U8_syscop_g2605/Q                   -       B->Q  F     NA3X1          1  26.7   232   162     610 
  U8_syscop_g2604/Q                   -       A->Q  F     BUX8          89 620.3   326   294     904 
  g4417/Q                             -       A->Q  R     INX6          61 369.1   321   251    1155 
  g4391/Q                             -       A->Q  R     AND3X1         1   9.3   121   185    1341 
  U7_banc_g6116/Q                     -       AN->Q R     NO2I1X1        2  32.3   389   279    1620 
  U7_banc_g6006/Q                     -       A->Q  F     INX4          30 246.5   290   240    1860 
  U7_banc_g5995/Q                     -       B->Q  R     ON31X1         1   8.7   364   227    2087 
  U7_banc_RC_CG_HIER_INST32/g7/Q      -       A->Q  R     OR2X1          1   9.4   113   161    2248 
  U7_banc_RC_CG_HIER_INST32/enl_reg/D -       -     R     DLLQX1         1     -     -     0    2248 
#----------------------------------------------------------------------------------------------------



Path 45: MET (0 ps)
          Group: cg_enable_group_clock
     Startpoint: (R) it_mat_clk_reg/C
          Clock: (R) clock
       Endpoint: (R) U7_banc_RC_CG_HIER_INST31/enl_reg/D
          Clock: (F) clock

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
     Required Time:=    2000                  
      Launch Clock:-       0                  
         Data Path:-    2248                  
             Slack:=       0                  

#----------------------------------------------------------------------------------------------------
#            Timing Point             Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                           (fF)  (ps)  (ps)   (ps)  
#----------------------------------------------------------------------------------------------------
  it_mat_clk_reg/C                    -       -     R     (arrival)    153     -     0     -       0 
  it_mat_clk_reg/Q                    -       C->Q  F     DFRQX1         1  10.9   120   267     267 
  U8_syscop_g2608/Q                   -       C->Q  R     NA3X1          2  19.4   253   182     448 
  U8_syscop_g2605/Q                   -       B->Q  F     NA3X1          1  26.7   232   162     610 
  U8_syscop_g2604/Q                   -       A->Q  F     BUX8          89 620.3   326   294     904 
  g4417/Q                             -       A->Q  R     INX6          61 369.1   321   251    1155 
  g4391/Q                             -       A->Q  R     AND3X1         1   9.3   121   185    1341 
  U7_banc_g6116/Q                     -       AN->Q R     NO2I1X1        2  32.3   389   279    1620 
  U7_banc_g6006/Q                     -       A->Q  F     INX4          30 246.5   290   240    1860 
  U7_banc_g6141/Q                     -       B->Q  R     ON31X1         1   8.7   364   227    2087 
  U7_banc_RC_CG_HIER_INST31/g7/Q      -       A->Q  R     OR2X1          1   9.4   113   161    2248 
  U7_banc_RC_CG_HIER_INST31/enl_reg/D -       -     R     DLLQX1         1     -     -     0    2248 
#----------------------------------------------------------------------------------------------------



Path 46: MET (0 ps)
          Group: cg_enable_group_clock
     Startpoint: (R) it_mat_clk_reg/C
          Clock: (R) clock
       Endpoint: (R) U7_banc_RC_CG_HIER_INST30/enl_reg/D
          Clock: (F) clock

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
     Required Time:=    2000                  
      Launch Clock:-       0                  
         Data Path:-    2248                  
             Slack:=       0                  

#----------------------------------------------------------------------------------------------------
#            Timing Point             Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                           (fF)  (ps)  (ps)   (ps)  
#----------------------------------------------------------------------------------------------------
  it_mat_clk_reg/C                    -       -     R     (arrival)    153     -     0     -       0 
  it_mat_clk_reg/Q                    -       C->Q  F     DFRQX1         1  10.9   120   267     267 
  U8_syscop_g2608/Q                   -       C->Q  R     NA3X1          2  19.4   253   182     448 
  U8_syscop_g2605/Q                   -       B->Q  F     NA3X1          1  26.7   232   162     610 
  U8_syscop_g2604/Q                   -       A->Q  F     BUX8          89 620.3   326   294     904 
  g4417/Q                             -       A->Q  R     INX6          61 369.1   321   251    1155 
  g4391/Q                             -       A->Q  R     AND3X1         1   9.3   121   185    1341 
  U7_banc_g6116/Q                     -       AN->Q R     NO2I1X1        2  32.3   389   279    1620 
  U7_banc_g6006/Q                     -       A->Q  F     INX4          30 246.5   290   240    1860 
  U7_banc_g5979/Q                     -       B->Q  R     ON31X1         1   8.7   364   227    2087 
  U7_banc_RC_CG_HIER_INST30/g7/Q      -       A->Q  R     OR2X1          1   9.4   113   161    2248 
  U7_banc_RC_CG_HIER_INST30/enl_reg/D -       -     R     DLLQX1         1     -     -     0    2248 
#----------------------------------------------------------------------------------------------------



Path 47: MET (0 ps)
          Group: cg_enable_group_clock
     Startpoint: (R) it_mat_clk_reg/C
          Clock: (R) clock
       Endpoint: (R) U7_banc_RC_CG_HIER_INST29/enl_reg/D
          Clock: (F) clock

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
     Required Time:=    2000                  
      Launch Clock:-       0                  
         Data Path:-    2248                  
             Slack:=       0                  

#----------------------------------------------------------------------------------------------------
#            Timing Point             Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                           (fF)  (ps)  (ps)   (ps)  
#----------------------------------------------------------------------------------------------------
  it_mat_clk_reg/C                    -       -     R     (arrival)    153     -     0     -       0 
  it_mat_clk_reg/Q                    -       C->Q  F     DFRQX1         1  10.9   120   267     267 
  U8_syscop_g2608/Q                   -       C->Q  R     NA3X1          2  19.4   253   182     448 
  U8_syscop_g2605/Q                   -       B->Q  F     NA3X1          1  26.7   232   162     610 
  U8_syscop_g2604/Q                   -       A->Q  F     BUX8          89 620.3   326   294     904 
  g4417/Q                             -       A->Q  R     INX6          61 369.1   321   251    1155 
  g4391/Q                             -       A->Q  R     AND3X1         1   9.3   121   185    1341 
  U7_banc_g6116/Q                     -       AN->Q R     NO2I1X1        2  32.3   389   279    1620 
  U7_banc_g6006/Q                     -       A->Q  F     INX4          30 246.5   290   240    1860 
  U7_banc_g5990/Q                     -       B->Q  R     ON31X1         1   8.7   364   227    2087 
  U7_banc_RC_CG_HIER_INST29/g7/Q      -       A->Q  R     OR2X1          1   9.4   113   161    2248 
  U7_banc_RC_CG_HIER_INST29/enl_reg/D -       -     R     DLLQX1         1     -     -     0    2248 
#----------------------------------------------------------------------------------------------------



Path 48: MET (0 ps)
          Group: cg_enable_group_clock
     Startpoint: (R) it_mat_clk_reg/C
          Clock: (R) clock
       Endpoint: (R) U7_banc_RC_CG_HIER_INST28/enl_reg/D
          Clock: (F) clock

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
     Required Time:=    2000                  
      Launch Clock:-       0                  
         Data Path:-    2248                  
             Slack:=       0                  

#----------------------------------------------------------------------------------------------------
#            Timing Point             Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                           (fF)  (ps)  (ps)   (ps)  
#----------------------------------------------------------------------------------------------------
  it_mat_clk_reg/C                    -       -     R     (arrival)    153     -     0     -       0 
  it_mat_clk_reg/Q                    -       C->Q  F     DFRQX1         1  10.9   120   267     267 
  U8_syscop_g2608/Q                   -       C->Q  R     NA3X1          2  19.4   253   182     448 
  U8_syscop_g2605/Q                   -       B->Q  F     NA3X1          1  26.7   232   162     610 
  U8_syscop_g2604/Q                   -       A->Q  F     BUX8          89 620.3   326   294     904 
  g4417/Q                             -       A->Q  R     INX6          61 369.1   321   251    1155 
  g4391/Q                             -       A->Q  R     AND3X1         1   9.3   121   185    1341 
  U7_banc_g6116/Q                     -       AN->Q R     NO2I1X1        2  32.3   389   279    1620 
  U7_banc_g6006/Q                     -       A->Q  F     INX4          30 246.5   290   240    1860 
  U7_banc_g6142/Q                     -       B->Q  R     ON31X1         1   8.7   364   227    2087 
  U7_banc_RC_CG_HIER_INST28/g7/Q      -       A->Q  R     OR2X1          1   9.4   113   161    2248 
  U7_banc_RC_CG_HIER_INST28/enl_reg/D -       -     R     DLLQX1         1     -     -     0    2248 
#----------------------------------------------------------------------------------------------------



Path 49: MET (0 ps)
          Group: cg_enable_group_clock
     Startpoint: (R) it_mat_clk_reg/C
          Clock: (R) clock
       Endpoint: (R) U7_banc_RC_CG_HIER_INST27/enl_reg/D
          Clock: (F) clock

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
     Required Time:=    2000                  
      Launch Clock:-       0                  
         Data Path:-    2248                  
             Slack:=       0                  

#----------------------------------------------------------------------------------------------------
#            Timing Point             Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                           (fF)  (ps)  (ps)   (ps)  
#----------------------------------------------------------------------------------------------------
  it_mat_clk_reg/C                    -       -     R     (arrival)    153     -     0     -       0 
  it_mat_clk_reg/Q                    -       C->Q  F     DFRQX1         1  10.9   120   267     267 
  U8_syscop_g2608/Q                   -       C->Q  R     NA3X1          2  19.4   253   182     448 
  U8_syscop_g2605/Q                   -       B->Q  F     NA3X1          1  26.7   232   162     610 
  U8_syscop_g2604/Q                   -       A->Q  F     BUX8          89 620.3   326   294     904 
  g4417/Q                             -       A->Q  R     INX6          61 369.1   321   251    1155 
  g4391/Q                             -       A->Q  R     AND3X1         1   9.3   121   185    1341 
  U7_banc_g6116/Q                     -       AN->Q R     NO2I1X1        2  32.3   389   279    1620 
  U7_banc_g6006/Q                     -       A->Q  F     INX4          30 246.5   290   240    1860 
  U7_banc_g6149/Q                     -       B->Q  R     ON31X1         1   8.7   364   227    2087 
  U7_banc_RC_CG_HIER_INST27/g7/Q      -       A->Q  R     OR2X1          1   9.4   113   161    2248 
  U7_banc_RC_CG_HIER_INST27/enl_reg/D -       -     R     DLLQX1         1     -     -     0    2248 
#----------------------------------------------------------------------------------------------------



Path 50: MET (0 ps)
          Group: cg_enable_group_clock
     Startpoint: (R) it_mat_clk_reg/C
          Clock: (R) clock
       Endpoint: (R) U7_banc_RC_CG_HIER_INST26/enl_reg/D
          Clock: (F) clock

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
     Required Time:=    2000                  
      Launch Clock:-       0                  
         Data Path:-    2248                  
             Slack:=       0                  

#----------------------------------------------------------------------------------------------------
#            Timing Point             Flags   Arc   Edge   Cell     Fanout  Load Trans Delay Arrival 
#                                                                           (fF)  (ps)  (ps)   (ps)  
#----------------------------------------------------------------------------------------------------
  it_mat_clk_reg/C                    -       -     R     (arrival)    153     -     0     -       0 
  it_mat_clk_reg/Q                    -       C->Q  F     DFRQX1         1  10.9   120   267     267 
  U8_syscop_g2608/Q                   -       C->Q  R     NA3X1          2  19.4   253   182     448 
  U8_syscop_g2605/Q                   -       B->Q  F     NA3X1          1  26.7   232   162     610 
  U8_syscop_g2604/Q                   -       A->Q  F     BUX8          89 620.3   326   294     904 
  g4417/Q                             -       A->Q  R     INX6          61 369.1   321   251    1155 
  g4391/Q                             -       A->Q  R     AND3X1         1   9.3   121   185    1341 
  U7_banc_g6116/Q                     -       AN->Q R     NO2I1X1        2  32.3   389   279    1620 
  U7_banc_g6006/Q                     -       A->Q  F     INX4          30 246.5   290   240    1860 
  U7_banc_g6018/Q                     -       B->Q  R     ON31X1         1   8.7   364   227    2087 
  U7_banc_RC_CG_HIER_INST26/g7/Q      -       A->Q  R     OR2X1          1   9.4   113   161    2248 
  U7_banc_RC_CG_HIER_INST26/enl_reg/D -       -     R     DLLQX1         1     -     -     0    2248 
#----------------------------------------------------------------------------------------------------

