Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Wed May 24 10:30:21 2023
| Host         : Melmaphother running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file MAIN_timing_summary_routed.rpt -pb MAIN_timing_summary_routed.pb -rpx MAIN_timing_summary_routed.rpx -warn_on_violation
| Design       : MAIN
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     1000        
LUTAR-1    Warning           LUT drives async reset alert    1           
TIMING-18  Warning           Missing input or output delay   1           
TIMING-20  Warning           Non-clocked latch               4           
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (5524)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (18448)
5. checking no_input_delay (2)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (5524)
---------------------------
 There are 228 register/latch pins with no clock driven by root clock pin: fd/y_reg/Q (HIGH)

 There are 2646 register/latch pins with no clock driven by root clock pin: sdu/dcp/FSM_onehot_cs_reg[23]/Q (HIGH)

 There are 2646 register/latch pins with no clock driven by root clock pin: sdu/dcp/FSM_onehot_cs_reg[4]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: sdu/dcp/print/FSM_onehot_cs_reg[5]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (18448)
----------------------------------------------------
 There are 18448 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.542        0.000                      0                   65        0.264        0.000                      0                   65        4.500        0.000                       0                    34  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.542        0.000                      0                   65        0.264        0.000                      0                   65        4.500        0.000                       0                    34  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.542ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.542ns  (required time - arrival time)
  Source:                 fd/counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fd/counter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.429ns  (logic 2.713ns (49.968%)  route 2.716ns (50.032%))
  Logic Levels:           11  (CARRY4=8 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.931ns = ( 14.931 - 10.000 ) 
    Source Clock Delay      (SCD):    5.231ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.628     5.231    fd/CLK
    SLICE_X69Y86         FDCE                                         r  fd/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y86         FDCE (Prop_fdce_C_Q)         0.456     5.687 r  fd/counter_reg[2]/Q
                         net (fo=3, routed)           0.490     6.177    fd/counter_reg_n_0_[2]
    SLICE_X69Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.851 r  fd/counter2_carry/CO[3]
                         net (fo=1, routed)           0.000     6.851    fd/counter2_carry_n_0
    SLICE_X69Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.965 r  fd/counter2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.965    fd/counter2_carry__0_n_0
    SLICE_X69Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.079 r  fd/counter2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.079    fd/counter2_carry__1_n_0
    SLICE_X69Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.193 r  fd/counter2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.193    fd/counter2_carry__2_n_0
    SLICE_X69Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.307 r  fd/counter2_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.307    fd/counter2_carry__3_n_0
    SLICE_X69Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.421 r  fd/counter2_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.421    fd/counter2_carry__4_n_0
    SLICE_X69Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.535 r  fd/counter2_carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.535    fd/counter2_carry__5_n_0
    SLICE_X69Y93         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     7.883 r  fd/counter2_carry__6/O[1]
                         net (fo=2, routed)           0.802     8.685    fd/counter2[30]
    SLICE_X68Y93         LUT4 (Prop_lut4_I2_O)        0.303     8.988 r  fd/counter[9]_i_6/O
                         net (fo=1, routed)           0.300     9.288    fd/counter[9]_i_6_n_0
    SLICE_X68Y92         LUT5 (Prop_lut5_I4_O)        0.124     9.412 r  fd/counter[9]_i_2/O
                         net (fo=5, routed)           1.124    10.536    fd/counter[9]_i_2_n_0
    SLICE_X68Y87         LUT5 (Prop_lut5_I0_O)        0.124    10.660 r  fd/counter[3]_i_1/O
                         net (fo=1, routed)           0.000    10.660    fd/counter[3]
    SLICE_X68Y87         FDCE                                         r  fd/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.508    14.931    fd/CLK
    SLICE_X68Y87         FDCE                                         r  fd/counter_reg[3]/C
                         clock pessimism              0.276    15.207    
                         clock uncertainty           -0.035    15.171    
    SLICE_X68Y87         FDCE (Setup_fdce_C_D)        0.031    15.202    fd/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         15.202    
                         arrival time                         -10.660    
  -------------------------------------------------------------------
                         slack                                  4.542    

Slack (MET) :             4.543ns  (required time - arrival time)
  Source:                 fd/counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fd/counter_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.427ns  (logic 2.713ns (49.993%)  route 2.714ns (50.007%))
  Logic Levels:           11  (CARRY4=8 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.931ns = ( 14.931 - 10.000 ) 
    Source Clock Delay      (SCD):    5.231ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.628     5.231    fd/CLK
    SLICE_X69Y86         FDCE                                         r  fd/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y86         FDCE (Prop_fdce_C_Q)         0.456     5.687 r  fd/counter_reg[2]/Q
                         net (fo=3, routed)           0.490     6.177    fd/counter_reg_n_0_[2]
    SLICE_X69Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.851 r  fd/counter2_carry/CO[3]
                         net (fo=1, routed)           0.000     6.851    fd/counter2_carry_n_0
    SLICE_X69Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.965 r  fd/counter2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.965    fd/counter2_carry__0_n_0
    SLICE_X69Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.079 r  fd/counter2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.079    fd/counter2_carry__1_n_0
    SLICE_X69Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.193 r  fd/counter2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.193    fd/counter2_carry__2_n_0
    SLICE_X69Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.307 r  fd/counter2_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.307    fd/counter2_carry__3_n_0
    SLICE_X69Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.421 r  fd/counter2_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.421    fd/counter2_carry__4_n_0
    SLICE_X69Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.535 r  fd/counter2_carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.535    fd/counter2_carry__5_n_0
    SLICE_X69Y93         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     7.883 r  fd/counter2_carry__6/O[1]
                         net (fo=2, routed)           0.802     8.685    fd/counter2[30]
    SLICE_X68Y93         LUT4 (Prop_lut4_I2_O)        0.303     8.988 r  fd/counter[9]_i_6/O
                         net (fo=1, routed)           0.300     9.288    fd/counter[9]_i_6_n_0
    SLICE_X68Y92         LUT5 (Prop_lut5_I4_O)        0.124     9.412 r  fd/counter[9]_i_2/O
                         net (fo=5, routed)           1.122    10.533    fd/counter[9]_i_2_n_0
    SLICE_X68Y87         LUT5 (Prop_lut5_I0_O)        0.124    10.657 r  fd/counter[1]_i_1/O
                         net (fo=1, routed)           0.000    10.657    fd/counter[1]
    SLICE_X68Y87         FDCE                                         r  fd/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.508    14.931    fd/CLK
    SLICE_X68Y87         FDCE                                         r  fd/counter_reg[1]/C
                         clock pessimism              0.276    15.207    
                         clock uncertainty           -0.035    15.171    
    SLICE_X68Y87         FDCE (Setup_fdce_C_D)        0.029    15.200    fd/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         15.200    
                         arrival time                         -10.657    
  -------------------------------------------------------------------
                         slack                                  4.543    

Slack (MET) :             4.718ns  (required time - arrival time)
  Source:                 fd/counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fd/counter_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.254ns  (logic 2.254ns (42.900%)  route 3.000ns (57.100%))
  Logic Levels:           8  (CARRY4=5 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.931ns = ( 14.931 - 10.000 ) 
    Source Clock Delay      (SCD):    5.231ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.628     5.231    fd/CLK
    SLICE_X69Y86         FDCE                                         r  fd/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y86         FDCE (Prop_fdce_C_Q)         0.456     5.687 r  fd/counter_reg[2]/Q
                         net (fo=3, routed)           0.490     6.177    fd/counter_reg_n_0_[2]
    SLICE_X69Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.851 r  fd/counter2_carry/CO[3]
                         net (fo=1, routed)           0.000     6.851    fd/counter2_carry_n_0
    SLICE_X69Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.965 r  fd/counter2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.965    fd/counter2_carry__0_n_0
    SLICE_X69Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.079 r  fd/counter2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.079    fd/counter2_carry__1_n_0
    SLICE_X69Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.193 r  fd/counter2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.193    fd/counter2_carry__2_n_0
    SLICE_X69Y90         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235     7.428 r  fd/counter2_carry__3/O[0]
                         net (fo=2, routed)           0.860     8.288    fd/counter2[17]
    SLICE_X68Y90         LUT4 (Prop_lut4_I3_O)        0.299     8.587 r  fd/counter[9]_i_7/O
                         net (fo=1, routed)           0.519     9.106    fd/counter[9]_i_7_n_0
    SLICE_X68Y91         LUT5 (Prop_lut5_I4_O)        0.124     9.230 f  fd/counter[9]_i_3/O
                         net (fo=5, routed)           1.131    10.361    fd/counter[9]_i_3_n_0
    SLICE_X68Y87         LUT5 (Prop_lut5_I1_O)        0.124    10.485 r  fd/counter[7]_i_1/O
                         net (fo=1, routed)           0.000    10.485    fd/counter[7]
    SLICE_X68Y87         FDCE                                         r  fd/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.508    14.931    fd/CLK
    SLICE_X68Y87         FDCE                                         r  fd/counter_reg[7]/C
                         clock pessimism              0.276    15.207    
                         clock uncertainty           -0.035    15.171    
    SLICE_X68Y87         FDCE (Setup_fdce_C_D)        0.031    15.202    fd/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         15.202    
                         arrival time                         -10.485    
  -------------------------------------------------------------------
                         slack                                  4.718    

Slack (MET) :             4.914ns  (required time - arrival time)
  Source:                 fd/counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fd/counter_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.057ns  (logic 2.713ns (53.651%)  route 2.344ns (46.349%))
  Logic Levels:           11  (CARRY4=8 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.932ns = ( 14.932 - 10.000 ) 
    Source Clock Delay      (SCD):    5.231ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.628     5.231    fd/CLK
    SLICE_X69Y86         FDCE                                         r  fd/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y86         FDCE (Prop_fdce_C_Q)         0.456     5.687 r  fd/counter_reg[2]/Q
                         net (fo=3, routed)           0.490     6.177    fd/counter_reg_n_0_[2]
    SLICE_X69Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.851 r  fd/counter2_carry/CO[3]
                         net (fo=1, routed)           0.000     6.851    fd/counter2_carry_n_0
    SLICE_X69Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.965 r  fd/counter2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.965    fd/counter2_carry__0_n_0
    SLICE_X69Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.079 r  fd/counter2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.079    fd/counter2_carry__1_n_0
    SLICE_X69Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.193 r  fd/counter2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.193    fd/counter2_carry__2_n_0
    SLICE_X69Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.307 r  fd/counter2_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.307    fd/counter2_carry__3_n_0
    SLICE_X69Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.421 r  fd/counter2_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.421    fd/counter2_carry__4_n_0
    SLICE_X69Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.535 r  fd/counter2_carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.535    fd/counter2_carry__5_n_0
    SLICE_X69Y93         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     7.883 r  fd/counter2_carry__6/O[1]
                         net (fo=2, routed)           0.802     8.685    fd/counter2[30]
    SLICE_X68Y93         LUT4 (Prop_lut4_I2_O)        0.303     8.988 r  fd/counter[9]_i_6/O
                         net (fo=1, routed)           0.300     9.288    fd/counter[9]_i_6_n_0
    SLICE_X68Y92         LUT5 (Prop_lut5_I4_O)        0.124     9.412 r  fd/counter[9]_i_2/O
                         net (fo=5, routed)           0.752    10.163    fd/counter[9]_i_2_n_0
    SLICE_X68Y88         LUT5 (Prop_lut5_I0_O)        0.124    10.287 r  fd/counter[9]_i_1/O
                         net (fo=1, routed)           0.000    10.287    fd/counter[9]
    SLICE_X68Y88         FDCE                                         r  fd/counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.509    14.932    fd/CLK
    SLICE_X68Y88         FDCE                                         r  fd/counter_reg[9]/C
                         clock pessimism              0.276    15.208    
                         clock uncertainty           -0.035    15.172    
    SLICE_X68Y88         FDCE (Setup_fdce_C_D)        0.029    15.201    fd/counter_reg[9]
  -------------------------------------------------------------------
                         required time                         15.201    
                         arrival time                         -10.287    
  -------------------------------------------------------------------
                         slack                                  4.914    

Slack (MET) :             5.048ns  (required time - arrival time)
  Source:                 fd/counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fd/counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.924ns  (logic 2.254ns (45.773%)  route 2.670ns (54.227%))
  Logic Levels:           8  (CARRY4=5 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.932ns = ( 14.932 - 10.000 ) 
    Source Clock Delay      (SCD):    5.231ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.628     5.231    fd/CLK
    SLICE_X69Y86         FDCE                                         r  fd/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y86         FDCE (Prop_fdce_C_Q)         0.456     5.687 r  fd/counter_reg[2]/Q
                         net (fo=3, routed)           0.490     6.177    fd/counter_reg_n_0_[2]
    SLICE_X69Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.851 r  fd/counter2_carry/CO[3]
                         net (fo=1, routed)           0.000     6.851    fd/counter2_carry_n_0
    SLICE_X69Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.965 r  fd/counter2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.965    fd/counter2_carry__0_n_0
    SLICE_X69Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.079 r  fd/counter2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.079    fd/counter2_carry__1_n_0
    SLICE_X69Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.193 r  fd/counter2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.193    fd/counter2_carry__2_n_0
    SLICE_X69Y90         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235     7.428 r  fd/counter2_carry__3/O[0]
                         net (fo=2, routed)           0.860     8.288    fd/counter2[17]
    SLICE_X68Y90         LUT4 (Prop_lut4_I3_O)        0.299     8.587 r  fd/counter[9]_i_7/O
                         net (fo=1, routed)           0.519     9.106    fd/counter[9]_i_7_n_0
    SLICE_X68Y91         LUT5 (Prop_lut5_I4_O)        0.124     9.230 f  fd/counter[9]_i_3/O
                         net (fo=5, routed)           0.801    10.031    fd/counter[9]_i_3_n_0
    SLICE_X68Y88         LUT5 (Prop_lut5_I1_O)        0.124    10.155 r  fd/counter[0]_i_1/O
                         net (fo=1, routed)           0.000    10.155    fd/counter[0]_i_1_n_0
    SLICE_X68Y88         FDCE                                         r  fd/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.509    14.932    fd/CLK
    SLICE_X68Y88         FDCE                                         r  fd/counter_reg[0]/C
                         clock pessimism              0.276    15.208    
                         clock uncertainty           -0.035    15.172    
    SLICE_X68Y88         FDCE (Setup_fdce_C_D)        0.031    15.203    fd/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         15.203    
                         arrival time                         -10.155    
  -------------------------------------------------------------------
                         slack                                  5.048    

Slack (MET) :             5.156ns  (required time - arrival time)
  Source:                 fd/counter_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fd/counter_reg[29]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.580ns  (logic 0.952ns (20.784%)  route 3.628ns (79.216%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 14.935 - 10.000 ) 
    Source Clock Delay      (SCD):    5.234ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.631     5.234    fd/CLK
    SLICE_X69Y90         FDCE                                         r  fd/counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y90         FDCE (Prop_fdce_C_Q)         0.456     5.690 f  fd/counter_reg[20]/Q
                         net (fo=2, routed)           0.820     6.510    fd/counter_reg_n_0_[20]
    SLICE_X68Y91         LUT4 (Prop_lut4_I2_O)        0.124     6.634 f  fd/counter[31]_i_8/O
                         net (fo=1, routed)           0.585     7.219    fd/counter[31]_i_8_n_0
    SLICE_X68Y90         LUT5 (Prop_lut5_I4_O)        0.124     7.343 f  fd/counter[31]_i_7/O
                         net (fo=1, routed)           0.647     7.991    fd/counter[31]_i_7_n_0
    SLICE_X68Y92         LUT6 (Prop_lut6_I5_O)        0.124     8.115 f  fd/counter[31]_i_4/O
                         net (fo=1, routed)           0.585     8.699    fd/counter[31]_i_4_n_0
    SLICE_X68Y88         LUT6 (Prop_lut6_I5_O)        0.124     8.823 r  fd/counter[31]_i_1/O
                         net (fo=33, routed)          0.991     9.814    fd/counter[31]_i_1_n_0
    SLICE_X69Y93         FDCE                                         r  fd/counter_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.512    14.935    fd/CLK
    SLICE_X69Y93         FDCE                                         r  fd/counter_reg[29]/C
                         clock pessimism              0.276    15.211    
                         clock uncertainty           -0.035    15.175    
    SLICE_X69Y93         FDCE (Setup_fdce_C_CE)      -0.205    14.970    fd/counter_reg[29]
  -------------------------------------------------------------------
                         required time                         14.970    
                         arrival time                          -9.814    
  -------------------------------------------------------------------
                         slack                                  5.156    

Slack (MET) :             5.156ns  (required time - arrival time)
  Source:                 fd/counter_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fd/counter_reg[30]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.580ns  (logic 0.952ns (20.784%)  route 3.628ns (79.216%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 14.935 - 10.000 ) 
    Source Clock Delay      (SCD):    5.234ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.631     5.234    fd/CLK
    SLICE_X69Y90         FDCE                                         r  fd/counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y90         FDCE (Prop_fdce_C_Q)         0.456     5.690 f  fd/counter_reg[20]/Q
                         net (fo=2, routed)           0.820     6.510    fd/counter_reg_n_0_[20]
    SLICE_X68Y91         LUT4 (Prop_lut4_I2_O)        0.124     6.634 f  fd/counter[31]_i_8/O
                         net (fo=1, routed)           0.585     7.219    fd/counter[31]_i_8_n_0
    SLICE_X68Y90         LUT5 (Prop_lut5_I4_O)        0.124     7.343 f  fd/counter[31]_i_7/O
                         net (fo=1, routed)           0.647     7.991    fd/counter[31]_i_7_n_0
    SLICE_X68Y92         LUT6 (Prop_lut6_I5_O)        0.124     8.115 f  fd/counter[31]_i_4/O
                         net (fo=1, routed)           0.585     8.699    fd/counter[31]_i_4_n_0
    SLICE_X68Y88         LUT6 (Prop_lut6_I5_O)        0.124     8.823 r  fd/counter[31]_i_1/O
                         net (fo=33, routed)          0.991     9.814    fd/counter[31]_i_1_n_0
    SLICE_X69Y93         FDCE                                         r  fd/counter_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.512    14.935    fd/CLK
    SLICE_X69Y93         FDCE                                         r  fd/counter_reg[30]/C
                         clock pessimism              0.276    15.211    
                         clock uncertainty           -0.035    15.175    
    SLICE_X69Y93         FDCE (Setup_fdce_C_CE)      -0.205    14.970    fd/counter_reg[30]
  -------------------------------------------------------------------
                         required time                         14.970    
                         arrival time                          -9.814    
  -------------------------------------------------------------------
                         slack                                  5.156    

Slack (MET) :             5.156ns  (required time - arrival time)
  Source:                 fd/counter_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fd/counter_reg[31]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.580ns  (logic 0.952ns (20.784%)  route 3.628ns (79.216%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 14.935 - 10.000 ) 
    Source Clock Delay      (SCD):    5.234ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.631     5.234    fd/CLK
    SLICE_X69Y90         FDCE                                         r  fd/counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y90         FDCE (Prop_fdce_C_Q)         0.456     5.690 f  fd/counter_reg[20]/Q
                         net (fo=2, routed)           0.820     6.510    fd/counter_reg_n_0_[20]
    SLICE_X68Y91         LUT4 (Prop_lut4_I2_O)        0.124     6.634 f  fd/counter[31]_i_8/O
                         net (fo=1, routed)           0.585     7.219    fd/counter[31]_i_8_n_0
    SLICE_X68Y90         LUT5 (Prop_lut5_I4_O)        0.124     7.343 f  fd/counter[31]_i_7/O
                         net (fo=1, routed)           0.647     7.991    fd/counter[31]_i_7_n_0
    SLICE_X68Y92         LUT6 (Prop_lut6_I5_O)        0.124     8.115 f  fd/counter[31]_i_4/O
                         net (fo=1, routed)           0.585     8.699    fd/counter[31]_i_4_n_0
    SLICE_X68Y88         LUT6 (Prop_lut6_I5_O)        0.124     8.823 r  fd/counter[31]_i_1/O
                         net (fo=33, routed)          0.991     9.814    fd/counter[31]_i_1_n_0
    SLICE_X69Y93         FDCE                                         r  fd/counter_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.512    14.935    fd/CLK
    SLICE_X69Y93         FDCE                                         r  fd/counter_reg[31]/C
                         clock pessimism              0.276    15.211    
                         clock uncertainty           -0.035    15.175    
    SLICE_X69Y93         FDCE (Setup_fdce_C_CE)      -0.205    14.970    fd/counter_reg[31]
  -------------------------------------------------------------------
                         required time                         14.970    
                         arrival time                          -9.814    
  -------------------------------------------------------------------
                         slack                                  5.156    

Slack (MET) :             5.296ns  (required time - arrival time)
  Source:                 fd/counter_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fd/counter_reg[25]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.440ns  (logic 0.952ns (21.444%)  route 3.488ns (78.556%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.934ns = ( 14.934 - 10.000 ) 
    Source Clock Delay      (SCD):    5.234ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.631     5.234    fd/CLK
    SLICE_X69Y90         FDCE                                         r  fd/counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y90         FDCE (Prop_fdce_C_Q)         0.456     5.690 f  fd/counter_reg[20]/Q
                         net (fo=2, routed)           0.820     6.510    fd/counter_reg_n_0_[20]
    SLICE_X68Y91         LUT4 (Prop_lut4_I2_O)        0.124     6.634 f  fd/counter[31]_i_8/O
                         net (fo=1, routed)           0.585     7.219    fd/counter[31]_i_8_n_0
    SLICE_X68Y90         LUT5 (Prop_lut5_I4_O)        0.124     7.343 f  fd/counter[31]_i_7/O
                         net (fo=1, routed)           0.647     7.991    fd/counter[31]_i_7_n_0
    SLICE_X68Y92         LUT6 (Prop_lut6_I5_O)        0.124     8.115 f  fd/counter[31]_i_4/O
                         net (fo=1, routed)           0.585     8.699    fd/counter[31]_i_4_n_0
    SLICE_X68Y88         LUT6 (Prop_lut6_I5_O)        0.124     8.823 r  fd/counter[31]_i_1/O
                         net (fo=33, routed)          0.850     9.673    fd/counter[31]_i_1_n_0
    SLICE_X69Y92         FDCE                                         r  fd/counter_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.511    14.934    fd/CLK
    SLICE_X69Y92         FDCE                                         r  fd/counter_reg[25]/C
                         clock pessimism              0.276    15.210    
                         clock uncertainty           -0.035    15.174    
    SLICE_X69Y92         FDCE (Setup_fdce_C_CE)      -0.205    14.969    fd/counter_reg[25]
  -------------------------------------------------------------------
                         required time                         14.969    
                         arrival time                          -9.673    
  -------------------------------------------------------------------
                         slack                                  5.296    

Slack (MET) :             5.296ns  (required time - arrival time)
  Source:                 fd/counter_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fd/counter_reg[26]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.440ns  (logic 0.952ns (21.444%)  route 3.488ns (78.556%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.934ns = ( 14.934 - 10.000 ) 
    Source Clock Delay      (SCD):    5.234ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.631     5.234    fd/CLK
    SLICE_X69Y90         FDCE                                         r  fd/counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y90         FDCE (Prop_fdce_C_Q)         0.456     5.690 f  fd/counter_reg[20]/Q
                         net (fo=2, routed)           0.820     6.510    fd/counter_reg_n_0_[20]
    SLICE_X68Y91         LUT4 (Prop_lut4_I2_O)        0.124     6.634 f  fd/counter[31]_i_8/O
                         net (fo=1, routed)           0.585     7.219    fd/counter[31]_i_8_n_0
    SLICE_X68Y90         LUT5 (Prop_lut5_I4_O)        0.124     7.343 f  fd/counter[31]_i_7/O
                         net (fo=1, routed)           0.647     7.991    fd/counter[31]_i_7_n_0
    SLICE_X68Y92         LUT6 (Prop_lut6_I5_O)        0.124     8.115 f  fd/counter[31]_i_4/O
                         net (fo=1, routed)           0.585     8.699    fd/counter[31]_i_4_n_0
    SLICE_X68Y88         LUT6 (Prop_lut6_I5_O)        0.124     8.823 r  fd/counter[31]_i_1/O
                         net (fo=33, routed)          0.850     9.673    fd/counter[31]_i_1_n_0
    SLICE_X69Y92         FDCE                                         r  fd/counter_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.511    14.934    fd/CLK
    SLICE_X69Y92         FDCE                                         r  fd/counter_reg[26]/C
                         clock pessimism              0.276    15.210    
                         clock uncertainty           -0.035    15.174    
    SLICE_X69Y92         FDCE (Setup_fdce_C_CE)      -0.205    14.969    fd/counter_reg[26]
  -------------------------------------------------------------------
                         required time                         14.969    
                         arrival time                          -9.673    
  -------------------------------------------------------------------
                         slack                                  5.296    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 fd/counter_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fd/counter_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.567     1.486    fd/CLK
    SLICE_X69Y92         FDCE                                         r  fd/counter_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y92         FDCE (Prop_fdce_C_Q)         0.141     1.627 r  fd/counter_reg[28]/Q
                         net (fo=2, routed)           0.117     1.745    fd/counter_reg_n_0_[28]
    SLICE_X69Y92         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.853 r  fd/counter2_carry__5/O[3]
                         net (fo=2, routed)           0.000     1.853    fd/counter2[28]
    SLICE_X69Y92         FDCE                                         r  fd/counter_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.839     2.004    fd/CLK
    SLICE_X69Y92         FDCE                                         r  fd/counter_reg[28]/C
                         clock pessimism             -0.517     1.486    
    SLICE_X69Y92         FDCE (Hold_fdce_C_D)         0.102     1.588    fd/counter_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.853    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 fd/y_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fd/y_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.209ns (54.079%)  route 0.177ns (45.921%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.567     1.486    fd/CLK
    SLICE_X66Y91         FDCE                                         r  fd/y_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y91         FDCE (Prop_fdce_C_Q)         0.164     1.650 r  fd/y_reg/Q
                         net (fo=2, routed)           0.177     1.828    fd/clk_153600
    SLICE_X66Y91         LUT3 (Prop_lut3_I2_O)        0.045     1.873 r  fd/y_i_1/O
                         net (fo=1, routed)           0.000     1.873    fd/y_i_1_n_0
    SLICE_X66Y91         FDCE                                         r  fd/y_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.839     2.004    fd/CLK
    SLICE_X66Y91         FDCE                                         r  fd/y_reg/C
                         clock pessimism             -0.517     1.486    
    SLICE_X66Y91         FDCE (Hold_fdce_C_D)         0.120     1.606    fd/y_reg
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.873    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 fd/counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fd/counter_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.564     1.483    fd/CLK
    SLICE_X69Y86         FDCE                                         r  fd/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y86         FDCE (Prop_fdce_C_Q)         0.141     1.624 r  fd/counter_reg[4]/Q
                         net (fo=3, routed)           0.120     1.745    fd/counter_reg_n_0_[4]
    SLICE_X69Y86         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.853 r  fd/counter2_carry/O[3]
                         net (fo=2, routed)           0.000     1.853    fd/counter2[4]
    SLICE_X69Y86         FDCE                                         r  fd/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.835     2.000    fd/CLK
    SLICE_X69Y86         FDCE                                         r  fd/counter_reg[4]/C
                         clock pessimism             -0.516     1.483    
    SLICE_X69Y86         FDCE (Hold_fdce_C_D)         0.102     1.585    fd/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.585    
                         arrival time                           1.853    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 fd/counter_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fd/counter_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.566     1.485    fd/CLK
    SLICE_X69Y88         FDCE                                         r  fd/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y88         FDCE (Prop_fdce_C_Q)         0.141     1.626 r  fd/counter_reg[12]/Q
                         net (fo=2, routed)           0.120     1.747    fd/counter_reg_n_0_[12]
    SLICE_X69Y88         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.855 r  fd/counter2_carry__1/O[3]
                         net (fo=2, routed)           0.000     1.855    fd/counter2[12]
    SLICE_X69Y88         FDCE                                         r  fd/counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.838     2.003    fd/CLK
    SLICE_X69Y88         FDCE                                         r  fd/counter_reg[12]/C
                         clock pessimism             -0.517     1.485    
    SLICE_X69Y88         FDCE (Hold_fdce_C_D)         0.102     1.587    fd/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.587    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 fd/counter_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fd/counter_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.566     1.485    fd/CLK
    SLICE_X69Y89         FDCE                                         r  fd/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y89         FDCE (Prop_fdce_C_Q)         0.141     1.626 r  fd/counter_reg[16]/Q
                         net (fo=2, routed)           0.120     1.747    fd/counter_reg_n_0_[16]
    SLICE_X69Y89         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.855 r  fd/counter2_carry__2/O[3]
                         net (fo=2, routed)           0.000     1.855    fd/counter2[16]
    SLICE_X69Y89         FDCE                                         r  fd/counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.838     2.003    fd/CLK
    SLICE_X69Y89         FDCE                                         r  fd/counter_reg[16]/C
                         clock pessimism             -0.517     1.485    
    SLICE_X69Y89         FDCE (Hold_fdce_C_D)         0.102     1.587    fd/counter_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.587    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 fd/counter_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fd/counter_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.567     1.486    fd/CLK
    SLICE_X69Y90         FDCE                                         r  fd/counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y90         FDCE (Prop_fdce_C_Q)         0.141     1.627 r  fd/counter_reg[20]/Q
                         net (fo=2, routed)           0.120     1.748    fd/counter_reg_n_0_[20]
    SLICE_X69Y90         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.856 r  fd/counter2_carry__3/O[3]
                         net (fo=2, routed)           0.000     1.856    fd/counter2[20]
    SLICE_X69Y90         FDCE                                         r  fd/counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.839     2.004    fd/CLK
    SLICE_X69Y90         FDCE                                         r  fd/counter_reg[20]/C
                         clock pessimism             -0.517     1.486    
    SLICE_X69Y90         FDCE (Hold_fdce_C_D)         0.102     1.588    fd/counter_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 fd/counter_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fd/counter_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.567     1.486    fd/CLK
    SLICE_X69Y91         FDCE                                         r  fd/counter_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y91         FDCE (Prop_fdce_C_Q)         0.141     1.627 r  fd/counter_reg[24]/Q
                         net (fo=2, routed)           0.120     1.748    fd/counter_reg_n_0_[24]
    SLICE_X69Y91         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.856 r  fd/counter2_carry__4/O[3]
                         net (fo=2, routed)           0.000     1.856    fd/counter2[24]
    SLICE_X69Y91         FDCE                                         r  fd/counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.839     2.004    fd/CLK
    SLICE_X69Y91         FDCE                                         r  fd/counter_reg[24]/C
                         clock pessimism             -0.517     1.486    
    SLICE_X69Y91         FDCE (Hold_fdce_C_D)         0.102     1.588    fd/counter_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 fd/counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fd/counter_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.256ns (68.984%)  route 0.115ns (31.016%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.565     1.484    fd/CLK
    SLICE_X69Y87         FDCE                                         r  fd/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y87         FDCE (Prop_fdce_C_Q)         0.141     1.625 r  fd/counter_reg[5]/Q
                         net (fo=3, routed)           0.115     1.740    fd/counter_reg_n_0_[5]
    SLICE_X69Y87         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.855 r  fd/counter2_carry__0/O[0]
                         net (fo=2, routed)           0.000     1.855    fd/counter2[5]
    SLICE_X69Y87         FDCE                                         r  fd/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.836     2.001    fd/CLK
    SLICE_X69Y87         FDCE                                         r  fd/counter_reg[5]/C
                         clock pessimism             -0.516     1.484    
    SLICE_X69Y87         FDCE (Hold_fdce_C_D)         0.102     1.586    fd/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 fd/counter_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fd/counter_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.567     1.486    fd/CLK
    SLICE_X69Y90         FDCE                                         r  fd/counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y90         FDCE (Prop_fdce_C_Q)         0.141     1.627 r  fd/counter_reg[17]/Q
                         net (fo=2, routed)           0.116     1.744    fd/counter_reg_n_0_[17]
    SLICE_X69Y90         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.859 r  fd/counter2_carry__3/O[0]
                         net (fo=2, routed)           0.000     1.859    fd/counter2[17]
    SLICE_X69Y90         FDCE                                         r  fd/counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.839     2.004    fd/CLK
    SLICE_X69Y90         FDCE                                         r  fd/counter_reg[17]/C
                         clock pessimism             -0.517     1.486    
    SLICE_X69Y90         FDCE (Hold_fdce_C_D)         0.102     1.588    fd/counter_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.859    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 fd/counter_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fd/counter_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.567     1.486    fd/CLK
    SLICE_X69Y91         FDCE                                         r  fd/counter_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y91         FDCE (Prop_fdce_C_Q)         0.141     1.627 r  fd/counter_reg[21]/Q
                         net (fo=2, routed)           0.116     1.744    fd/counter_reg_n_0_[21]
    SLICE_X69Y91         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.859 r  fd/counter2_carry__4/O[0]
                         net (fo=2, routed)           0.000     1.859    fd/counter2[21]
    SLICE_X69Y91         FDCE                                         r  fd/counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.839     2.004    fd/CLK
    SLICE_X69Y91         FDCE                                         r  fd/counter_reg[21]/C
                         clock pessimism             -0.517     1.486    
    SLICE_X69Y91         FDCE (Hold_fdce_C_D)         0.102     1.588    fd/counter_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.859    
  -------------------------------------------------------------------
                         slack                                  0.270    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X68Y88    fd/counter_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X69Y88    fd/counter_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X69Y88    fd/counter_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X69Y88    fd/counter_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X69Y89    fd/counter_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X69Y89    fd/counter_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X69Y89    fd/counter_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X69Y89    fd/counter_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X69Y90    fd/counter_reg[17]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X68Y88    fd/counter_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X68Y88    fd/counter_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X69Y88    fd/counter_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X69Y88    fd/counter_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X69Y88    fd/counter_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X69Y88    fd/counter_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X69Y88    fd/counter_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X69Y88    fd/counter_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X69Y89    fd/counter_reg[13]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X69Y89    fd/counter_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X68Y88    fd/counter_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X68Y88    fd/counter_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X69Y88    fd/counter_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X69Y88    fd/counter_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X69Y88    fd/counter_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X69Y88    fd/counter_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X69Y88    fd/counter_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X69Y88    fd/counter_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X69Y89    fd/counter_reg[13]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X69Y89    fd/counter_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay         18449 Endpoints
Min Delay         18449 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_CPU/u_MEMWB/MEMWB_instr_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            sdu/dcp/print/hex_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        24.553ns  (logic 5.869ns (23.904%)  route 18.684ns (76.096%))
  Logic Levels:           29  (CARRY4=13 FDRE=1 LUT2=1 LUT4=2 LUT5=4 LUT6=7 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y101        FDRE                         0.000     0.000 r  u_CPU/u_MEMWB/MEMWB_instr_reg[11]/C
    SLICE_X51Y101        FDRE (Prop_fdre_C_Q)         0.419     0.419 r  u_CPU/u_MEMWB/MEMWB_instr_reg[11]/Q
                         net (fo=147, routed)         2.710     3.129    u_CPU/u_MEMWB/ADDRD[4]
    SLICE_X52Y110        LUT6 (Prop_lut6_I2_O)        0.299     3.428 r  u_CPU/u_MEMWB/EXMEM_reg_2[31]_i_6/O
                         net (fo=2, routed)           0.171     3.599    u_CPU/u_MEMWB/u_Forward/p_5_in
    SLICE_X52Y110        LUT6 (Prop_lut6_I0_O)        0.124     3.723 r  u_CPU/u_MEMWB/EXMEM_reg_2[31]_i_3/O
                         net (fo=33, routed)          2.148     5.871    u_CPU/u_MEMWB/MEMWB_instr_reg[11]_0
    SLICE_X39Y93         LUT5 (Prop_lut5_I0_O)        0.124     5.995 r  u_CPU/u_MEMWB/EXMEM_reg_2[1]_i_1/O
                         net (fo=2, routed)           0.461     6.456    u_CPU/u_IDEX/ALUB_reg_2[1]
    SLICE_X40Y96         LUT4 (Prop_lut4_I1_O)        0.124     6.580 r  u_CPU/u_IDEX/Less0_carry_i_24/O
                         net (fo=101, routed)         3.871    10.451    u_CPU/u_IDEX/ALUB__0[1]
    SLICE_X41Y104        LUT2 (Prop_lut2_I1_O)        0.124    10.575 r  u_CPU/u_IDEX/i__carry_i_7/O
                         net (fo=1, routed)           0.000    10.575    u_CPU/u_ALU/npc_carry_i_24_0[1]
    SLICE_X41Y104        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.125 r  u_CPU/u_ALU/Less0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    11.125    u_CPU/u_ALU/Less0_inferred__0/i__carry_n_0
    SLICE_X41Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.239 r  u_CPU/u_ALU/Less0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.239    u_CPU/u_ALU/Less0_inferred__0/i__carry__0_n_0
    SLICE_X41Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.353 r  u_CPU/u_ALU/Less0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.353    u_CPU/u_ALU/Less0_inferred__0/i__carry__1_n_0
    SLICE_X41Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.467 r  u_CPU/u_ALU/Less0_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.467    u_CPU/u_ALU/Less0_inferred__0/i__carry__2_n_0
    SLICE_X41Y108        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.801 r  u_CPU/u_ALU/Less0_inferred__0/i__carry__3/O[1]
                         net (fo=2, routed)           0.996    12.798    u_CPU/u_ALU/Less0_inferred__0/i__carry__3_n_6
    SLICE_X37Y108        LUT4 (Prop_lut4_I2_O)        0.303    13.101 r  u_CPU/u_ALU/npc_carry_i_27/O
                         net (fo=1, routed)           0.969    14.070    u_CPU/u_ALU/npc_carry_i_27_n_0
    SLICE_X39Y110        LUT5 (Prop_lut5_I4_O)        0.124    14.194 r  u_CPU/u_ALU/npc_carry_i_20/O
                         net (fo=1, routed)           0.833    15.026    u_CPU/u_ALU/npc_carry_i_20_n_0
    SLICE_X37Y109        LUT6 (Prop_lut6_I1_O)        0.124    15.150 r  u_CPU/u_ALU/npc_carry_i_17/O
                         net (fo=1, routed)           0.149    15.299    u_CPU/u_IDEX/hex_reg[2]_i_26
    SLICE_X37Y109        LUT6 (Prop_lut6_I2_O)        0.124    15.423 r  u_CPU/u_IDEX/npc_carry_i_9/O
                         net (fo=64, routed)          1.902    17.325    u_CPU/u_IDEX/IDEX_Branch_reg[0]_0[1]
    SLICE_X45Y102        LUT5 (Prop_lut5_I1_O)        0.124    17.449 r  u_CPU/u_IDEX/npc_carry_i_7/O
                         net (fo=1, routed)           0.000    17.449    u_CPU/u_npc_Gen/pc_reg[3][1]
    SLICE_X45Y102        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.999 r  u_CPU/u_npc_Gen/npc_carry/CO[3]
                         net (fo=1, routed)           0.000    17.999    u_CPU/u_npc_Gen/npc_carry_n_0
    SLICE_X45Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.113 r  u_CPU/u_npc_Gen/npc_carry__0/CO[3]
                         net (fo=1, routed)           0.000    18.113    u_CPU/u_npc_Gen/npc_carry__0_n_0
    SLICE_X45Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.227 r  u_CPU/u_npc_Gen/npc_carry__1/CO[3]
                         net (fo=1, routed)           0.000    18.227    u_CPU/u_npc_Gen/npc_carry__1_n_0
    SLICE_X45Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.341 r  u_CPU/u_npc_Gen/npc_carry__2/CO[3]
                         net (fo=1, routed)           0.000    18.341    u_CPU/u_npc_Gen/npc_carry__2_n_0
    SLICE_X45Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.455 r  u_CPU/u_npc_Gen/npc_carry__3/CO[3]
                         net (fo=1, routed)           0.000    18.455    u_CPU/u_npc_Gen/npc_carry__3_n_0
    SLICE_X45Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.569 r  u_CPU/u_npc_Gen/npc_carry__4/CO[3]
                         net (fo=1, routed)           0.000    18.569    u_CPU/u_npc_Gen/npc_carry__4_n_0
    SLICE_X45Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.683 r  u_CPU/u_npc_Gen/npc_carry__5/CO[3]
                         net (fo=1, routed)           0.000    18.683    u_CPU/u_npc_Gen/npc_carry__5_n_0
    SLICE_X45Y109        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    19.017 r  u_CPU/u_npc_Gen/npc_carry__6/O[1]
                         net (fo=2, routed)           1.345    20.362    u_CPU/u_IDEX/npc[29]
    SLICE_X43Y112        LUT6 (Prop_lut6_I3_O)        0.303    20.665 r  u_CPU/u_IDEX/hex_reg[1]_i_57/O
                         net (fo=1, routed)           0.000    20.665    u_CPU/u_IDEX/hex_reg[1]_i_57_n_0
    SLICE_X43Y112        MUXF7 (Prop_muxf7_I0_O)      0.212    20.877 r  u_CPU/u_IDEX/hex_reg[1]_i_32/O
                         net (fo=1, routed)           0.973    21.850    sdu/dcp/print/hex_reg[1]_i_4_0
    SLICE_X47Y114        LUT6 (Prop_lut6_I0_O)        0.299    22.149 f  sdu/dcp/print/hex_reg[1]_i_12/O
                         net (fo=1, routed)           0.703    22.852    sdu/dcp/print/hex_reg[1]_i_12_n_0
    SLICE_X51Y111        LUT6 (Prop_lut6_I0_O)        0.124    22.976 f  sdu/dcp/print/hex_reg[1]_i_4/O
                         net (fo=1, routed)           0.940    23.915    sdu/dcp/print/hex_reg[1]_i_4_n_0
    SLICE_X53Y111        LUT5 (Prop_lut5_I4_O)        0.124    24.039 r  sdu/dcp/print/hex_reg[1]_i_1/O
                         net (fo=1, routed)           0.513    24.553    sdu/dcp/print/hex_reg[1]_i_1_n_0
    SLICE_X55Y111        LDCE                                         r  sdu/dcp/print/hex_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_CPU/u_MEMWB/MEMWB_instr_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            sdu/dcp/print/hex_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        24.321ns  (logic 4.826ns (19.843%)  route 19.495ns (80.157%))
  Logic Levels:           23  (CARRY4=7 FDRE=1 LUT2=1 LUT4=2 LUT5=4 LUT6=8)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y101        FDRE                         0.000     0.000 r  u_CPU/u_MEMWB/MEMWB_instr_reg[11]/C
    SLICE_X51Y101        FDRE (Prop_fdre_C_Q)         0.419     0.419 r  u_CPU/u_MEMWB/MEMWB_instr_reg[11]/Q
                         net (fo=147, routed)         2.710     3.129    u_CPU/u_MEMWB/ADDRD[4]
    SLICE_X52Y110        LUT6 (Prop_lut6_I2_O)        0.299     3.428 r  u_CPU/u_MEMWB/EXMEM_reg_2[31]_i_6/O
                         net (fo=2, routed)           0.171     3.599    u_CPU/u_MEMWB/u_Forward/p_5_in
    SLICE_X52Y110        LUT6 (Prop_lut6_I0_O)        0.124     3.723 r  u_CPU/u_MEMWB/EXMEM_reg_2[31]_i_3/O
                         net (fo=33, routed)          2.148     5.871    u_CPU/u_MEMWB/MEMWB_instr_reg[11]_0
    SLICE_X39Y93         LUT5 (Prop_lut5_I0_O)        0.124     5.995 r  u_CPU/u_MEMWB/EXMEM_reg_2[1]_i_1/O
                         net (fo=2, routed)           0.461     6.456    u_CPU/u_IDEX/ALUB_reg_2[1]
    SLICE_X40Y96         LUT4 (Prop_lut4_I1_O)        0.124     6.580 r  u_CPU/u_IDEX/Less0_carry_i_24/O
                         net (fo=101, routed)         3.871    10.451    u_CPU/u_IDEX/ALUB__0[1]
    SLICE_X41Y104        LUT2 (Prop_lut2_I1_O)        0.124    10.575 r  u_CPU/u_IDEX/i__carry_i_7/O
                         net (fo=1, routed)           0.000    10.575    u_CPU/u_ALU/npc_carry_i_24_0[1]
    SLICE_X41Y104        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.125 r  u_CPU/u_ALU/Less0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    11.125    u_CPU/u_ALU/Less0_inferred__0/i__carry_n_0
    SLICE_X41Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.239 r  u_CPU/u_ALU/Less0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.239    u_CPU/u_ALU/Less0_inferred__0/i__carry__0_n_0
    SLICE_X41Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.353 r  u_CPU/u_ALU/Less0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.353    u_CPU/u_ALU/Less0_inferred__0/i__carry__1_n_0
    SLICE_X41Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.467 r  u_CPU/u_ALU/Less0_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.467    u_CPU/u_ALU/Less0_inferred__0/i__carry__2_n_0
    SLICE_X41Y108        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.801 r  u_CPU/u_ALU/Less0_inferred__0/i__carry__3/O[1]
                         net (fo=2, routed)           0.996    12.798    u_CPU/u_ALU/Less0_inferred__0/i__carry__3_n_6
    SLICE_X37Y108        LUT4 (Prop_lut4_I2_O)        0.303    13.101 r  u_CPU/u_ALU/npc_carry_i_27/O
                         net (fo=1, routed)           0.969    14.070    u_CPU/u_ALU/npc_carry_i_27_n_0
    SLICE_X39Y110        LUT5 (Prop_lut5_I4_O)        0.124    14.194 r  u_CPU/u_ALU/npc_carry_i_20/O
                         net (fo=1, routed)           0.833    15.026    u_CPU/u_ALU/npc_carry_i_20_n_0
    SLICE_X37Y109        LUT6 (Prop_lut6_I1_O)        0.124    15.150 r  u_CPU/u_ALU/npc_carry_i_17/O
                         net (fo=1, routed)           0.149    15.299    u_CPU/u_IDEX/hex_reg[2]_i_26
    SLICE_X37Y109        LUT6 (Prop_lut6_I2_O)        0.124    15.423 r  u_CPU/u_IDEX/npc_carry_i_9/O
                         net (fo=64, routed)          1.902    17.325    u_CPU/u_IDEX/IDEX_Branch_reg[0]_0[1]
    SLICE_X45Y102        LUT5 (Prop_lut5_I1_O)        0.124    17.449 r  u_CPU/u_IDEX/npc_carry_i_7/O
                         net (fo=1, routed)           0.000    17.449    u_CPU/u_npc_Gen/pc_reg[3][1]
    SLICE_X45Y102        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.999 r  u_CPU/u_npc_Gen/npc_carry/CO[3]
                         net (fo=1, routed)           0.000    17.999    u_CPU/u_npc_Gen/npc_carry_n_0
    SLICE_X45Y103        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    18.238 r  u_CPU/u_npc_Gen/npc_carry__0/O[2]
                         net (fo=2, routed)           1.006    19.245    u_CPU/u_Instr_Mem/npc[6]
    SLICE_X44Y93         LUT5 (Prop_lut5_I4_O)        0.302    19.547 r  u_CPU/u_Instr_Mem/store[6]_i_10/O
                         net (fo=1, routed)           0.280    19.826    sdu/dcp/store[6]_i_4_1
    SLICE_X44Y93         LUT6 (Prop_lut6_I1_O)        0.124    19.950 f  sdu/dcp/store[6]_i_7/O
                         net (fo=1, routed)           0.992    20.942    sdu/dcp/store[6]_i_7_n_0
    SLICE_X44Y89         LUT6 (Prop_lut6_I1_O)        0.124    21.066 f  sdu/dcp/store[6]_i_4/O
                         net (fo=2, routed)           1.540    22.606    sdu/dcp/print/store_reg[6]
    SLICE_X52Y109        LUT6 (Prop_lut6_I3_O)        0.124    22.730 r  sdu/dcp/print/hex_reg[2]_i_5/O
                         net (fo=1, routed)           1.003    23.733    sdu/dcp/print/hex_reg[2]_i_5_n_0
    SLICE_X52Y111        LUT6 (Prop_lut6_I4_O)        0.124    23.857 r  sdu/dcp/print/hex_reg[2]_i_1/O
                         net (fo=1, routed)           0.465    24.321    sdu/dcp/print/hex_reg[2]_i_1_n_0
    SLICE_X54Y112        LDCE                                         r  sdu/dcp/print/hex_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_CPU/u_MEMWB/MEMWB_instr_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            sdu/dcp/print/hex_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        24.140ns  (logic 5.395ns (22.349%)  route 18.745ns (77.651%))
  Logic Levels:           25  (CARRY4=9 FDRE=1 LUT2=1 LUT4=2 LUT5=4 LUT6=7 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y101        FDRE                         0.000     0.000 r  u_CPU/u_MEMWB/MEMWB_instr_reg[11]/C
    SLICE_X51Y101        FDRE (Prop_fdre_C_Q)         0.419     0.419 r  u_CPU/u_MEMWB/MEMWB_instr_reg[11]/Q
                         net (fo=147, routed)         2.710     3.129    u_CPU/u_MEMWB/ADDRD[4]
    SLICE_X52Y110        LUT6 (Prop_lut6_I2_O)        0.299     3.428 r  u_CPU/u_MEMWB/EXMEM_reg_2[31]_i_6/O
                         net (fo=2, routed)           0.171     3.599    u_CPU/u_MEMWB/u_Forward/p_5_in
    SLICE_X52Y110        LUT6 (Prop_lut6_I0_O)        0.124     3.723 r  u_CPU/u_MEMWB/EXMEM_reg_2[31]_i_3/O
                         net (fo=33, routed)          2.148     5.871    u_CPU/u_MEMWB/MEMWB_instr_reg[11]_0
    SLICE_X39Y93         LUT5 (Prop_lut5_I0_O)        0.124     5.995 r  u_CPU/u_MEMWB/EXMEM_reg_2[1]_i_1/O
                         net (fo=2, routed)           0.461     6.456    u_CPU/u_IDEX/ALUB_reg_2[1]
    SLICE_X40Y96         LUT4 (Prop_lut4_I1_O)        0.124     6.580 r  u_CPU/u_IDEX/Less0_carry_i_24/O
                         net (fo=101, routed)         3.871    10.451    u_CPU/u_IDEX/ALUB__0[1]
    SLICE_X41Y104        LUT2 (Prop_lut2_I1_O)        0.124    10.575 r  u_CPU/u_IDEX/i__carry_i_7/O
                         net (fo=1, routed)           0.000    10.575    u_CPU/u_ALU/npc_carry_i_24_0[1]
    SLICE_X41Y104        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.125 r  u_CPU/u_ALU/Less0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    11.125    u_CPU/u_ALU/Less0_inferred__0/i__carry_n_0
    SLICE_X41Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.239 r  u_CPU/u_ALU/Less0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.239    u_CPU/u_ALU/Less0_inferred__0/i__carry__0_n_0
    SLICE_X41Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.353 r  u_CPU/u_ALU/Less0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.353    u_CPU/u_ALU/Less0_inferred__0/i__carry__1_n_0
    SLICE_X41Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.467 r  u_CPU/u_ALU/Less0_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.467    u_CPU/u_ALU/Less0_inferred__0/i__carry__2_n_0
    SLICE_X41Y108        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.801 r  u_CPU/u_ALU/Less0_inferred__0/i__carry__3/O[1]
                         net (fo=2, routed)           0.996    12.798    u_CPU/u_ALU/Less0_inferred__0/i__carry__3_n_6
    SLICE_X37Y108        LUT4 (Prop_lut4_I2_O)        0.303    13.101 r  u_CPU/u_ALU/npc_carry_i_27/O
                         net (fo=1, routed)           0.969    14.070    u_CPU/u_ALU/npc_carry_i_27_n_0
    SLICE_X39Y110        LUT5 (Prop_lut5_I4_O)        0.124    14.194 r  u_CPU/u_ALU/npc_carry_i_20/O
                         net (fo=1, routed)           0.833    15.026    u_CPU/u_ALU/npc_carry_i_20_n_0
    SLICE_X37Y109        LUT6 (Prop_lut6_I1_O)        0.124    15.150 r  u_CPU/u_ALU/npc_carry_i_17/O
                         net (fo=1, routed)           0.149    15.299    u_CPU/u_IDEX/hex_reg[2]_i_26
    SLICE_X37Y109        LUT6 (Prop_lut6_I2_O)        0.124    15.423 r  u_CPU/u_IDEX/npc_carry_i_9/O
                         net (fo=64, routed)          1.902    17.325    u_CPU/u_IDEX/IDEX_Branch_reg[0]_0[1]
    SLICE_X45Y102        LUT5 (Prop_lut5_I1_O)        0.124    17.449 r  u_CPU/u_IDEX/npc_carry_i_7/O
                         net (fo=1, routed)           0.000    17.449    u_CPU/u_npc_Gen/pc_reg[3][1]
    SLICE_X45Y102        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.999 r  u_CPU/u_npc_Gen/npc_carry/CO[3]
                         net (fo=1, routed)           0.000    17.999    u_CPU/u_npc_Gen/npc_carry_n_0
    SLICE_X45Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.113 r  u_CPU/u_npc_Gen/npc_carry__0/CO[3]
                         net (fo=1, routed)           0.000    18.113    u_CPU/u_npc_Gen/npc_carry__0_n_0
    SLICE_X45Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.227 r  u_CPU/u_npc_Gen/npc_carry__1/CO[3]
                         net (fo=1, routed)           0.000    18.227    u_CPU/u_npc_Gen/npc_carry__1_n_0
    SLICE_X45Y105        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    18.540 r  u_CPU/u_npc_Gen/npc_carry__2/O[3]
                         net (fo=2, routed)           0.965    19.505    u_CPU/u_Instr_Mem/npc[15]
    SLICE_X48Y104        LUT5 (Prop_lut5_I4_O)        0.306    19.811 r  u_CPU/u_Instr_Mem/hex_reg[3]_i_60/O
                         net (fo=1, routed)           0.000    19.811    u_CPU/u_Instr_Mem/hex_reg[3]_i_60_n_0
    SLICE_X48Y104        MUXF7 (Prop_muxf7_I0_O)      0.212    20.023 r  u_CPU/u_Instr_Mem/hex_reg[3]_i_32/O
                         net (fo=1, routed)           1.116    21.139    sdu/dcp/print/hex_reg[3]_i_4_0
    SLICE_X49Y99         LUT6 (Prop_lut6_I2_O)        0.299    21.438 f  sdu/dcp/print/hex_reg[3]_i_12/O
                         net (fo=1, routed)           0.656    22.094    sdu/dcp/print/hex_reg[3]_i_12_n_0
    SLICE_X48Y99         LUT6 (Prop_lut6_I0_O)        0.124    22.218 f  sdu/dcp/print/hex_reg[3]_i_4/O
                         net (fo=1, routed)           1.316    23.533    sdu/dcp/print/hex_reg[3]_i_4_n_0
    SLICE_X53Y112        LUT6 (Prop_lut6_I3_O)        0.124    23.657 r  sdu/dcp/print/hex_reg[3]_i_1/O
                         net (fo=1, routed)           0.483    24.140    sdu/dcp/print/hex_reg[3]_i_1_n_0
    SLICE_X54Y112        LDCE                                         r  sdu/dcp/print/hex_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_CPU/u_MEMWB/MEMWB_instr_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            sdu/dcp/print/hex_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        23.968ns  (logic 5.216ns (21.763%)  route 18.752ns (78.237%))
  Logic Levels:           24  (CARRY4=7 FDRE=1 LUT2=1 LUT4=2 LUT5=4 LUT6=7 MUXF7=1 MUXF8=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y101        FDRE                         0.000     0.000 r  u_CPU/u_MEMWB/MEMWB_instr_reg[11]/C
    SLICE_X51Y101        FDRE (Prop_fdre_C_Q)         0.419     0.419 r  u_CPU/u_MEMWB/MEMWB_instr_reg[11]/Q
                         net (fo=147, routed)         2.710     3.129    u_CPU/u_MEMWB/ADDRD[4]
    SLICE_X52Y110        LUT6 (Prop_lut6_I2_O)        0.299     3.428 r  u_CPU/u_MEMWB/EXMEM_reg_2[31]_i_6/O
                         net (fo=2, routed)           0.171     3.599    u_CPU/u_MEMWB/u_Forward/p_5_in
    SLICE_X52Y110        LUT6 (Prop_lut6_I0_O)        0.124     3.723 r  u_CPU/u_MEMWB/EXMEM_reg_2[31]_i_3/O
                         net (fo=33, routed)          2.148     5.871    u_CPU/u_MEMWB/MEMWB_instr_reg[11]_0
    SLICE_X39Y93         LUT5 (Prop_lut5_I0_O)        0.124     5.995 r  u_CPU/u_MEMWB/EXMEM_reg_2[1]_i_1/O
                         net (fo=2, routed)           0.461     6.456    u_CPU/u_IDEX/ALUB_reg_2[1]
    SLICE_X40Y96         LUT4 (Prop_lut4_I1_O)        0.124     6.580 r  u_CPU/u_IDEX/Less0_carry_i_24/O
                         net (fo=101, routed)         3.871    10.451    u_CPU/u_IDEX/ALUB__0[1]
    SLICE_X41Y104        LUT2 (Prop_lut2_I1_O)        0.124    10.575 r  u_CPU/u_IDEX/i__carry_i_7/O
                         net (fo=1, routed)           0.000    10.575    u_CPU/u_ALU/npc_carry_i_24_0[1]
    SLICE_X41Y104        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.125 r  u_CPU/u_ALU/Less0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    11.125    u_CPU/u_ALU/Less0_inferred__0/i__carry_n_0
    SLICE_X41Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.239 r  u_CPU/u_ALU/Less0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.239    u_CPU/u_ALU/Less0_inferred__0/i__carry__0_n_0
    SLICE_X41Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.353 r  u_CPU/u_ALU/Less0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.353    u_CPU/u_ALU/Less0_inferred__0/i__carry__1_n_0
    SLICE_X41Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.467 r  u_CPU/u_ALU/Less0_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.467    u_CPU/u_ALU/Less0_inferred__0/i__carry__2_n_0
    SLICE_X41Y108        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.801 r  u_CPU/u_ALU/Less0_inferred__0/i__carry__3/O[1]
                         net (fo=2, routed)           0.996    12.798    u_CPU/u_ALU/Less0_inferred__0/i__carry__3_n_6
    SLICE_X37Y108        LUT4 (Prop_lut4_I2_O)        0.303    13.101 r  u_CPU/u_ALU/npc_carry_i_27/O
                         net (fo=1, routed)           0.969    14.070    u_CPU/u_ALU/npc_carry_i_27_n_0
    SLICE_X39Y110        LUT5 (Prop_lut5_I4_O)        0.124    14.194 r  u_CPU/u_ALU/npc_carry_i_20/O
                         net (fo=1, routed)           0.833    15.026    u_CPU/u_ALU/npc_carry_i_20_n_0
    SLICE_X37Y109        LUT6 (Prop_lut6_I1_O)        0.124    15.150 r  u_CPU/u_ALU/npc_carry_i_17/O
                         net (fo=1, routed)           0.149    15.299    u_CPU/u_IDEX/hex_reg[2]_i_26
    SLICE_X37Y109        LUT6 (Prop_lut6_I2_O)        0.124    15.423 r  u_CPU/u_IDEX/npc_carry_i_9/O
                         net (fo=64, routed)          1.902    17.325    u_CPU/u_IDEX/IDEX_Branch_reg[0]_0[1]
    SLICE_X45Y102        LUT5 (Prop_lut5_I1_O)        0.124    17.449 r  u_CPU/u_IDEX/npc_carry_i_7/O
                         net (fo=1, routed)           0.000    17.449    u_CPU/u_npc_Gen/pc_reg[3][1]
    SLICE_X45Y102        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.999 r  u_CPU/u_npc_Gen/npc_carry/CO[3]
                         net (fo=1, routed)           0.000    17.999    u_CPU/u_npc_Gen/npc_carry_n_0
    SLICE_X45Y103        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    18.221 r  u_CPU/u_npc_Gen/npc_carry__0/O[0]
                         net (fo=2, routed)           0.693    18.914    u_CPU/u_Instr_Mem/npc[4]
    SLICE_X44Y96         LUT5 (Prop_lut5_I4_O)        0.299    19.213 r  u_CPU/u_Instr_Mem/store[4]_i_12/O
                         net (fo=1, routed)           0.000    19.213    u_CPU/u_Instr_Mem/store[4]_i_12_n_0
    SLICE_X44Y96         MUXF7 (Prop_muxf7_I0_O)      0.238    19.451 r  u_CPU/u_Instr_Mem/store_reg[4]_i_7/O
                         net (fo=1, routed)           0.000    19.451    u_CPU/u_Instr_Mem/store_reg[4]_i_7_n_0
    SLICE_X44Y96         MUXF8 (Prop_muxf8_I0_O)      0.104    19.555 r  u_CPU/u_Instr_Mem/store_reg[4]_i_4/O
                         net (fo=1, routed)           1.165    20.720    sdu/dcp/store_reg[4]
    SLICE_X44Y93         LUT6 (Prop_lut6_I2_O)        0.316    21.036 f  sdu/dcp/store[4]_i_2/O
                         net (fo=2, routed)           1.510    22.547    sdu/dcp/print/store_reg[4]
    SLICE_X52Y104        LUT6 (Prop_lut6_I4_O)        0.124    22.671 f  sdu/dcp/print/hex_reg[0]_i_4/O
                         net (fo=1, routed)           0.839    23.510    sdu/dcp/print/hex_reg[0]_i_4_n_0
    SLICE_X52Y111        LUT6 (Prop_lut6_I4_O)        0.124    23.634 r  sdu/dcp/print/hex_reg[0]_i_1/O
                         net (fo=1, routed)           0.334    23.968    sdu/dcp/print/hex_reg[0]_i_1_n_0
    SLICE_X54Y112        LDCE                                         r  sdu/dcp/print/hex_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_CPU/u_MEMWB/MEMWB_instr_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            sdu/tx/store_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        23.158ns  (logic 4.725ns (20.403%)  route 18.433ns (79.597%))
  Logic Levels:           22  (CARRY4=6 FDRE=1 LUT2=1 LUT4=2 LUT5=6 LUT6=5 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y101        FDRE                         0.000     0.000 r  u_CPU/u_MEMWB/MEMWB_instr_reg[11]/C
    SLICE_X51Y101        FDRE (Prop_fdre_C_Q)         0.419     0.419 r  u_CPU/u_MEMWB/MEMWB_instr_reg[11]/Q
                         net (fo=147, routed)         2.710     3.129    u_CPU/u_MEMWB/ADDRD[4]
    SLICE_X52Y110        LUT6 (Prop_lut6_I2_O)        0.299     3.428 r  u_CPU/u_MEMWB/EXMEM_reg_2[31]_i_6/O
                         net (fo=2, routed)           0.171     3.599    u_CPU/u_MEMWB/u_Forward/p_5_in
    SLICE_X52Y110        LUT6 (Prop_lut6_I0_O)        0.124     3.723 r  u_CPU/u_MEMWB/EXMEM_reg_2[31]_i_3/O
                         net (fo=33, routed)          2.148     5.871    u_CPU/u_MEMWB/MEMWB_instr_reg[11]_0
    SLICE_X39Y93         LUT5 (Prop_lut5_I0_O)        0.124     5.995 r  u_CPU/u_MEMWB/EXMEM_reg_2[1]_i_1/O
                         net (fo=2, routed)           0.461     6.456    u_CPU/u_IDEX/ALUB_reg_2[1]
    SLICE_X40Y96         LUT4 (Prop_lut4_I1_O)        0.124     6.580 r  u_CPU/u_IDEX/Less0_carry_i_24/O
                         net (fo=101, routed)         3.871    10.451    u_CPU/u_IDEX/ALUB__0[1]
    SLICE_X41Y104        LUT2 (Prop_lut2_I1_O)        0.124    10.575 r  u_CPU/u_IDEX/i__carry_i_7/O
                         net (fo=1, routed)           0.000    10.575    u_CPU/u_ALU/npc_carry_i_24_0[1]
    SLICE_X41Y104        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.125 r  u_CPU/u_ALU/Less0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    11.125    u_CPU/u_ALU/Less0_inferred__0/i__carry_n_0
    SLICE_X41Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.239 r  u_CPU/u_ALU/Less0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.239    u_CPU/u_ALU/Less0_inferred__0/i__carry__0_n_0
    SLICE_X41Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.353 r  u_CPU/u_ALU/Less0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.353    u_CPU/u_ALU/Less0_inferred__0/i__carry__1_n_0
    SLICE_X41Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.467 r  u_CPU/u_ALU/Less0_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.467    u_CPU/u_ALU/Less0_inferred__0/i__carry__2_n_0
    SLICE_X41Y108        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.801 r  u_CPU/u_ALU/Less0_inferred__0/i__carry__3/O[1]
                         net (fo=2, routed)           0.996    12.798    u_CPU/u_ALU/Less0_inferred__0/i__carry__3_n_6
    SLICE_X37Y108        LUT4 (Prop_lut4_I2_O)        0.303    13.101 r  u_CPU/u_ALU/npc_carry_i_27/O
                         net (fo=1, routed)           0.969    14.070    u_CPU/u_ALU/npc_carry_i_27_n_0
    SLICE_X39Y110        LUT5 (Prop_lut5_I4_O)        0.124    14.194 r  u_CPU/u_ALU/npc_carry_i_20/O
                         net (fo=1, routed)           0.833    15.026    u_CPU/u_ALU/npc_carry_i_20_n_0
    SLICE_X37Y109        LUT6 (Prop_lut6_I1_O)        0.124    15.150 r  u_CPU/u_ALU/npc_carry_i_17/O
                         net (fo=1, routed)           0.149    15.299    u_CPU/u_IDEX/hex_reg[2]_i_26
    SLICE_X37Y109        LUT6 (Prop_lut6_I2_O)        0.124    15.423 r  u_CPU/u_IDEX/npc_carry_i_9/O
                         net (fo=64, routed)          1.800    17.223    u_CPU/u_IDEX/IDEX_Branch_reg[0]_0[1]
    SLICE_X45Y102        LUT5 (Prop_lut5_I1_O)        0.124    17.347 r  u_CPU/u_IDEX/npc_carry_i_8/O
                         net (fo=1, routed)           0.000    17.347    u_CPU/u_npc_Gen/pc_reg[3][0]
    SLICE_X45Y102        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    17.771 r  u_CPU/u_npc_Gen/npc_carry/O[1]
                         net (fo=2, routed)           0.502    18.273    u_CPU/u_Instr_Mem/npc[1]
    SLICE_X47Y98         LUT5 (Prop_lut5_I4_O)        0.303    18.576 r  u_CPU/u_Instr_Mem/store[1]_i_14/O
                         net (fo=1, routed)           0.000    18.576    u_CPU/u_Instr_Mem/store[1]_i_14_n_0
    SLICE_X47Y98         MUXF7 (Prop_muxf7_I0_O)      0.212    18.788 r  u_CPU/u_Instr_Mem/store_reg[1]_i_7/O
                         net (fo=1, routed)           0.795    19.583    sdu/dcp/store[1]_i_2_2
    SLICE_X47Y95         LUT5 (Prop_lut5_I2_O)        0.299    19.882 f  sdu/dcp/store[1]_i_4/O
                         net (fo=1, routed)           1.196    21.078    sdu/dcp/store[1]_i_4_n_0
    SLICE_X47Y85         LUT6 (Prop_lut6_I0_O)        0.124    21.202 f  sdu/dcp/store[1]_i_2/O
                         net (fo=2, routed)           1.833    23.034    sdu/dcp/print/store_reg[1]
    SLICE_X58Y111        LUT5 (Prop_lut5_I0_O)        0.124    23.158 r  sdu/dcp/print/store[1]_i_1/O
                         net (fo=1, routed)           0.000    23.158    sdu/tx/D[1]
    SLICE_X58Y111        FDPE                                         r  sdu/tx/store_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_CPU/u_MEMWB/MEMWB_instr_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            sdu/tx/store_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.747ns  (logic 5.092ns (22.385%)  route 17.655ns (77.615%))
  Logic Levels:           23  (CARRY4=7 FDRE=1 LUT2=1 LUT4=2 LUT5=4 LUT6=6 MUXF7=1 MUXF8=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y101        FDRE                         0.000     0.000 r  u_CPU/u_MEMWB/MEMWB_instr_reg[11]/C
    SLICE_X51Y101        FDRE (Prop_fdre_C_Q)         0.419     0.419 r  u_CPU/u_MEMWB/MEMWB_instr_reg[11]/Q
                         net (fo=147, routed)         2.710     3.129    u_CPU/u_MEMWB/ADDRD[4]
    SLICE_X52Y110        LUT6 (Prop_lut6_I2_O)        0.299     3.428 r  u_CPU/u_MEMWB/EXMEM_reg_2[31]_i_6/O
                         net (fo=2, routed)           0.171     3.599    u_CPU/u_MEMWB/u_Forward/p_5_in
    SLICE_X52Y110        LUT6 (Prop_lut6_I0_O)        0.124     3.723 r  u_CPU/u_MEMWB/EXMEM_reg_2[31]_i_3/O
                         net (fo=33, routed)          2.148     5.871    u_CPU/u_MEMWB/MEMWB_instr_reg[11]_0
    SLICE_X39Y93         LUT5 (Prop_lut5_I0_O)        0.124     5.995 r  u_CPU/u_MEMWB/EXMEM_reg_2[1]_i_1/O
                         net (fo=2, routed)           0.461     6.456    u_CPU/u_IDEX/ALUB_reg_2[1]
    SLICE_X40Y96         LUT4 (Prop_lut4_I1_O)        0.124     6.580 r  u_CPU/u_IDEX/Less0_carry_i_24/O
                         net (fo=101, routed)         3.871    10.451    u_CPU/u_IDEX/ALUB__0[1]
    SLICE_X41Y104        LUT2 (Prop_lut2_I1_O)        0.124    10.575 r  u_CPU/u_IDEX/i__carry_i_7/O
                         net (fo=1, routed)           0.000    10.575    u_CPU/u_ALU/npc_carry_i_24_0[1]
    SLICE_X41Y104        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.125 r  u_CPU/u_ALU/Less0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    11.125    u_CPU/u_ALU/Less0_inferred__0/i__carry_n_0
    SLICE_X41Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.239 r  u_CPU/u_ALU/Less0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.239    u_CPU/u_ALU/Less0_inferred__0/i__carry__0_n_0
    SLICE_X41Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.353 r  u_CPU/u_ALU/Less0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.353    u_CPU/u_ALU/Less0_inferred__0/i__carry__1_n_0
    SLICE_X41Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.467 r  u_CPU/u_ALU/Less0_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.467    u_CPU/u_ALU/Less0_inferred__0/i__carry__2_n_0
    SLICE_X41Y108        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.801 r  u_CPU/u_ALU/Less0_inferred__0/i__carry__3/O[1]
                         net (fo=2, routed)           0.996    12.798    u_CPU/u_ALU/Less0_inferred__0/i__carry__3_n_6
    SLICE_X37Y108        LUT4 (Prop_lut4_I2_O)        0.303    13.101 r  u_CPU/u_ALU/npc_carry_i_27/O
                         net (fo=1, routed)           0.969    14.070    u_CPU/u_ALU/npc_carry_i_27_n_0
    SLICE_X39Y110        LUT5 (Prop_lut5_I4_O)        0.124    14.194 r  u_CPU/u_ALU/npc_carry_i_20/O
                         net (fo=1, routed)           0.833    15.026    u_CPU/u_ALU/npc_carry_i_20_n_0
    SLICE_X37Y109        LUT6 (Prop_lut6_I1_O)        0.124    15.150 r  u_CPU/u_ALU/npc_carry_i_17/O
                         net (fo=1, routed)           0.149    15.299    u_CPU/u_IDEX/hex_reg[2]_i_26
    SLICE_X37Y109        LUT6 (Prop_lut6_I2_O)        0.124    15.423 r  u_CPU/u_IDEX/npc_carry_i_9/O
                         net (fo=64, routed)          1.902    17.325    u_CPU/u_IDEX/IDEX_Branch_reg[0]_0[1]
    SLICE_X45Y102        LUT5 (Prop_lut5_I1_O)        0.124    17.449 r  u_CPU/u_IDEX/npc_carry_i_7/O
                         net (fo=1, routed)           0.000    17.449    u_CPU/u_npc_Gen/pc_reg[3][1]
    SLICE_X45Y102        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.999 r  u_CPU/u_npc_Gen/npc_carry/CO[3]
                         net (fo=1, routed)           0.000    17.999    u_CPU/u_npc_Gen/npc_carry_n_0
    SLICE_X45Y103        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    18.221 r  u_CPU/u_npc_Gen/npc_carry__0/O[0]
                         net (fo=2, routed)           0.693    18.914    u_CPU/u_Instr_Mem/npc[4]
    SLICE_X44Y96         LUT5 (Prop_lut5_I4_O)        0.299    19.213 r  u_CPU/u_Instr_Mem/store[4]_i_12/O
                         net (fo=1, routed)           0.000    19.213    u_CPU/u_Instr_Mem/store[4]_i_12_n_0
    SLICE_X44Y96         MUXF7 (Prop_muxf7_I0_O)      0.238    19.451 r  u_CPU/u_Instr_Mem/store_reg[4]_i_7/O
                         net (fo=1, routed)           0.000    19.451    u_CPU/u_Instr_Mem/store_reg[4]_i_7_n_0
    SLICE_X44Y96         MUXF8 (Prop_muxf8_I0_O)      0.104    19.555 r  u_CPU/u_Instr_Mem/store_reg[4]_i_4/O
                         net (fo=1, routed)           1.165    20.720    sdu/dcp/store_reg[4]
    SLICE_X44Y93         LUT6 (Prop_lut6_I2_O)        0.316    21.036 f  sdu/dcp/store[4]_i_2/O
                         net (fo=2, routed)           1.587    22.623    sdu/dcp/print/store_reg[4]
    SLICE_X57Y110        LUT6 (Prop_lut6_I3_O)        0.124    22.747 r  sdu/dcp/print/store[4]_i_1/O
                         net (fo=1, routed)           0.000    22.747    sdu/tx/D[4]
    SLICE_X57Y110        FDPE                                         r  sdu/tx/store_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_CPU/u_MEMWB/MEMWB_instr_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            sdu/tx/store_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.702ns  (logic 4.702ns (20.712%)  route 18.000ns (79.288%))
  Logic Levels:           22  (CARRY4=7 FDRE=1 LUT2=1 LUT4=2 LUT5=4 LUT6=7)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y101        FDRE                         0.000     0.000 r  u_CPU/u_MEMWB/MEMWB_instr_reg[11]/C
    SLICE_X51Y101        FDRE (Prop_fdre_C_Q)         0.419     0.419 r  u_CPU/u_MEMWB/MEMWB_instr_reg[11]/Q
                         net (fo=147, routed)         2.710     3.129    u_CPU/u_MEMWB/ADDRD[4]
    SLICE_X52Y110        LUT6 (Prop_lut6_I2_O)        0.299     3.428 r  u_CPU/u_MEMWB/EXMEM_reg_2[31]_i_6/O
                         net (fo=2, routed)           0.171     3.599    u_CPU/u_MEMWB/u_Forward/p_5_in
    SLICE_X52Y110        LUT6 (Prop_lut6_I0_O)        0.124     3.723 r  u_CPU/u_MEMWB/EXMEM_reg_2[31]_i_3/O
                         net (fo=33, routed)          2.148     5.871    u_CPU/u_MEMWB/MEMWB_instr_reg[11]_0
    SLICE_X39Y93         LUT5 (Prop_lut5_I0_O)        0.124     5.995 r  u_CPU/u_MEMWB/EXMEM_reg_2[1]_i_1/O
                         net (fo=2, routed)           0.461     6.456    u_CPU/u_IDEX/ALUB_reg_2[1]
    SLICE_X40Y96         LUT4 (Prop_lut4_I1_O)        0.124     6.580 r  u_CPU/u_IDEX/Less0_carry_i_24/O
                         net (fo=101, routed)         3.871    10.451    u_CPU/u_IDEX/ALUB__0[1]
    SLICE_X41Y104        LUT2 (Prop_lut2_I1_O)        0.124    10.575 r  u_CPU/u_IDEX/i__carry_i_7/O
                         net (fo=1, routed)           0.000    10.575    u_CPU/u_ALU/npc_carry_i_24_0[1]
    SLICE_X41Y104        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.125 r  u_CPU/u_ALU/Less0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    11.125    u_CPU/u_ALU/Less0_inferred__0/i__carry_n_0
    SLICE_X41Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.239 r  u_CPU/u_ALU/Less0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.239    u_CPU/u_ALU/Less0_inferred__0/i__carry__0_n_0
    SLICE_X41Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.353 r  u_CPU/u_ALU/Less0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.353    u_CPU/u_ALU/Less0_inferred__0/i__carry__1_n_0
    SLICE_X41Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.467 r  u_CPU/u_ALU/Less0_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.467    u_CPU/u_ALU/Less0_inferred__0/i__carry__2_n_0
    SLICE_X41Y108        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.801 r  u_CPU/u_ALU/Less0_inferred__0/i__carry__3/O[1]
                         net (fo=2, routed)           0.996    12.798    u_CPU/u_ALU/Less0_inferred__0/i__carry__3_n_6
    SLICE_X37Y108        LUT4 (Prop_lut4_I2_O)        0.303    13.101 r  u_CPU/u_ALU/npc_carry_i_27/O
                         net (fo=1, routed)           0.969    14.070    u_CPU/u_ALU/npc_carry_i_27_n_0
    SLICE_X39Y110        LUT5 (Prop_lut5_I4_O)        0.124    14.194 r  u_CPU/u_ALU/npc_carry_i_20/O
                         net (fo=1, routed)           0.833    15.026    u_CPU/u_ALU/npc_carry_i_20_n_0
    SLICE_X37Y109        LUT6 (Prop_lut6_I1_O)        0.124    15.150 r  u_CPU/u_ALU/npc_carry_i_17/O
                         net (fo=1, routed)           0.149    15.299    u_CPU/u_IDEX/hex_reg[2]_i_26
    SLICE_X37Y109        LUT6 (Prop_lut6_I2_O)        0.124    15.423 r  u_CPU/u_IDEX/npc_carry_i_9/O
                         net (fo=64, routed)          1.902    17.325    u_CPU/u_IDEX/IDEX_Branch_reg[0]_0[1]
    SLICE_X45Y102        LUT5 (Prop_lut5_I1_O)        0.124    17.449 r  u_CPU/u_IDEX/npc_carry_i_7/O
                         net (fo=1, routed)           0.000    17.449    u_CPU/u_npc_Gen/pc_reg[3][1]
    SLICE_X45Y102        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.999 r  u_CPU/u_npc_Gen/npc_carry/CO[3]
                         net (fo=1, routed)           0.000    17.999    u_CPU/u_npc_Gen/npc_carry_n_0
    SLICE_X45Y103        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    18.238 r  u_CPU/u_npc_Gen/npc_carry__0/O[2]
                         net (fo=2, routed)           1.006    19.245    u_CPU/u_Instr_Mem/npc[6]
    SLICE_X44Y93         LUT5 (Prop_lut5_I4_O)        0.302    19.547 r  u_CPU/u_Instr_Mem/store[6]_i_10/O
                         net (fo=1, routed)           0.280    19.826    sdu/dcp/store[6]_i_4_1
    SLICE_X44Y93         LUT6 (Prop_lut6_I1_O)        0.124    19.950 f  sdu/dcp/store[6]_i_7/O
                         net (fo=1, routed)           0.992    20.942    sdu/dcp/store[6]_i_7_n_0
    SLICE_X44Y89         LUT6 (Prop_lut6_I1_O)        0.124    21.066 f  sdu/dcp/store[6]_i_4/O
                         net (fo=2, routed)           1.512    22.578    sdu/dcp/print/store_reg[6]
    SLICE_X57Y110        LUT6 (Prop_lut6_I3_O)        0.124    22.702 r  sdu/dcp/print/store[6]_i_1/O
                         net (fo=1, routed)           0.000    22.702    sdu/tx/D[6]
    SLICE_X57Y110        FDPE                                         r  sdu/tx/store_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_CPU/u_MEMWB/MEMWB_instr_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            sdu/tx/store_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.698ns  (logic 5.208ns (22.945%)  route 17.490ns (77.055%))
  Logic Levels:           23  (CARRY4=7 FDRE=1 LUT2=1 LUT4=2 LUT5=6 LUT6=4 MUXF7=1 MUXF8=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y101        FDRE                         0.000     0.000 r  u_CPU/u_MEMWB/MEMWB_instr_reg[11]/C
    SLICE_X51Y101        FDRE (Prop_fdre_C_Q)         0.419     0.419 r  u_CPU/u_MEMWB/MEMWB_instr_reg[11]/Q
                         net (fo=147, routed)         2.710     3.129    u_CPU/u_MEMWB/ADDRD[4]
    SLICE_X52Y110        LUT6 (Prop_lut6_I2_O)        0.299     3.428 r  u_CPU/u_MEMWB/EXMEM_reg_2[31]_i_6/O
                         net (fo=2, routed)           0.171     3.599    u_CPU/u_MEMWB/u_Forward/p_5_in
    SLICE_X52Y110        LUT6 (Prop_lut6_I0_O)        0.124     3.723 r  u_CPU/u_MEMWB/EXMEM_reg_2[31]_i_3/O
                         net (fo=33, routed)          2.148     5.871    u_CPU/u_MEMWB/MEMWB_instr_reg[11]_0
    SLICE_X39Y93         LUT5 (Prop_lut5_I0_O)        0.124     5.995 r  u_CPU/u_MEMWB/EXMEM_reg_2[1]_i_1/O
                         net (fo=2, routed)           0.461     6.456    u_CPU/u_IDEX/ALUB_reg_2[1]
    SLICE_X40Y96         LUT4 (Prop_lut4_I1_O)        0.124     6.580 r  u_CPU/u_IDEX/Less0_carry_i_24/O
                         net (fo=101, routed)         3.871    10.451    u_CPU/u_IDEX/ALUB__0[1]
    SLICE_X41Y104        LUT2 (Prop_lut2_I1_O)        0.124    10.575 r  u_CPU/u_IDEX/i__carry_i_7/O
                         net (fo=1, routed)           0.000    10.575    u_CPU/u_ALU/npc_carry_i_24_0[1]
    SLICE_X41Y104        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.125 r  u_CPU/u_ALU/Less0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    11.125    u_CPU/u_ALU/Less0_inferred__0/i__carry_n_0
    SLICE_X41Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.239 r  u_CPU/u_ALU/Less0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.239    u_CPU/u_ALU/Less0_inferred__0/i__carry__0_n_0
    SLICE_X41Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.353 r  u_CPU/u_ALU/Less0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.353    u_CPU/u_ALU/Less0_inferred__0/i__carry__1_n_0
    SLICE_X41Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.467 r  u_CPU/u_ALU/Less0_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.467    u_CPU/u_ALU/Less0_inferred__0/i__carry__2_n_0
    SLICE_X41Y108        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.801 r  u_CPU/u_ALU/Less0_inferred__0/i__carry__3/O[1]
                         net (fo=2, routed)           0.996    12.798    u_CPU/u_ALU/Less0_inferred__0/i__carry__3_n_6
    SLICE_X37Y108        LUT4 (Prop_lut4_I2_O)        0.303    13.101 r  u_CPU/u_ALU/npc_carry_i_27/O
                         net (fo=1, routed)           0.969    14.070    u_CPU/u_ALU/npc_carry_i_27_n_0
    SLICE_X39Y110        LUT5 (Prop_lut5_I4_O)        0.124    14.194 r  u_CPU/u_ALU/npc_carry_i_20/O
                         net (fo=1, routed)           0.833    15.026    u_CPU/u_ALU/npc_carry_i_20_n_0
    SLICE_X37Y109        LUT6 (Prop_lut6_I1_O)        0.124    15.150 r  u_CPU/u_ALU/npc_carry_i_17/O
                         net (fo=1, routed)           0.149    15.299    u_CPU/u_IDEX/hex_reg[2]_i_26
    SLICE_X37Y109        LUT6 (Prop_lut6_I2_O)        0.124    15.423 r  u_CPU/u_IDEX/npc_carry_i_9/O
                         net (fo=64, routed)          1.902    17.325    u_CPU/u_IDEX/IDEX_Branch_reg[0]_0[1]
    SLICE_X45Y102        LUT5 (Prop_lut5_I1_O)        0.124    17.449 r  u_CPU/u_IDEX/npc_carry_i_7/O
                         net (fo=1, routed)           0.000    17.449    u_CPU/u_npc_Gen/pc_reg[3][1]
    SLICE_X45Y102        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.999 r  u_CPU/u_npc_Gen/npc_carry/CO[3]
                         net (fo=1, routed)           0.000    17.999    u_CPU/u_npc_Gen/npc_carry_n_0
    SLICE_X45Y103        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.333 r  u_CPU/u_npc_Gen/npc_carry__0/O[1]
                         net (fo=2, routed)           0.884    19.217    u_CPU/u_Instr_Mem/npc[5]
    SLICE_X47Y96         LUT5 (Prop_lut5_I4_O)        0.303    19.520 r  u_CPU/u_Instr_Mem/store[5]_i_10/O
                         net (fo=1, routed)           0.000    19.520    u_CPU/u_Instr_Mem/store[5]_i_10_n_0
    SLICE_X47Y96         MUXF7 (Prop_muxf7_I0_O)      0.238    19.758 r  u_CPU/u_Instr_Mem/store_reg[5]_i_7/O
                         net (fo=1, routed)           0.000    19.758    u_CPU/u_Instr_Mem/store_reg[5]_i_7_n_0
    SLICE_X47Y96         MUXF8 (Prop_muxf8_I0_O)      0.104    19.862 r  u_CPU/u_Instr_Mem/store_reg[5]_i_4/O
                         net (fo=1, routed)           0.702    20.564    sdu/dcp/store_reg[5]
    SLICE_X47Y93         LUT5 (Prop_lut5_I2_O)        0.316    20.880 f  sdu/dcp/store[5]_i_2/O
                         net (fo=2, routed)           1.694    22.574    sdu/dcp/print/store_reg[5]
    SLICE_X57Y110        LUT5 (Prop_lut5_I2_O)        0.124    22.698 r  sdu/dcp/print/store[5]_i_1/O
                         net (fo=1, routed)           0.000    22.698    sdu/tx/D[5]
    SLICE_X57Y110        FDPE                                         r  sdu/tx/store_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_CPU/u_MEMWB/MEMWB_instr_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            sdu/tx/store_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.457ns  (logic 4.820ns (21.463%)  route 17.637ns (78.537%))
  Logic Levels:           21  (CARRY4=6 FDRE=1 LUT2=1 LUT4=2 LUT5=5 LUT6=5 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y101        FDRE                         0.000     0.000 r  u_CPU/u_MEMWB/MEMWB_instr_reg[11]/C
    SLICE_X51Y101        FDRE (Prop_fdre_C_Q)         0.419     0.419 r  u_CPU/u_MEMWB/MEMWB_instr_reg[11]/Q
                         net (fo=147, routed)         2.710     3.129    u_CPU/u_MEMWB/ADDRD[4]
    SLICE_X52Y110        LUT6 (Prop_lut6_I2_O)        0.299     3.428 r  u_CPU/u_MEMWB/EXMEM_reg_2[31]_i_6/O
                         net (fo=2, routed)           0.171     3.599    u_CPU/u_MEMWB/u_Forward/p_5_in
    SLICE_X52Y110        LUT6 (Prop_lut6_I0_O)        0.124     3.723 r  u_CPU/u_MEMWB/EXMEM_reg_2[31]_i_3/O
                         net (fo=33, routed)          2.148     5.871    u_CPU/u_MEMWB/MEMWB_instr_reg[11]_0
    SLICE_X39Y93         LUT5 (Prop_lut5_I0_O)        0.124     5.995 r  u_CPU/u_MEMWB/EXMEM_reg_2[1]_i_1/O
                         net (fo=2, routed)           0.461     6.456    u_CPU/u_IDEX/ALUB_reg_2[1]
    SLICE_X40Y96         LUT4 (Prop_lut4_I1_O)        0.124     6.580 r  u_CPU/u_IDEX/Less0_carry_i_24/O
                         net (fo=101, routed)         3.871    10.451    u_CPU/u_IDEX/ALUB__0[1]
    SLICE_X41Y104        LUT2 (Prop_lut2_I1_O)        0.124    10.575 r  u_CPU/u_IDEX/i__carry_i_7/O
                         net (fo=1, routed)           0.000    10.575    u_CPU/u_ALU/npc_carry_i_24_0[1]
    SLICE_X41Y104        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.125 r  u_CPU/u_ALU/Less0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    11.125    u_CPU/u_ALU/Less0_inferred__0/i__carry_n_0
    SLICE_X41Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.239 r  u_CPU/u_ALU/Less0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.239    u_CPU/u_ALU/Less0_inferred__0/i__carry__0_n_0
    SLICE_X41Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.353 r  u_CPU/u_ALU/Less0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.353    u_CPU/u_ALU/Less0_inferred__0/i__carry__1_n_0
    SLICE_X41Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.467 r  u_CPU/u_ALU/Less0_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.467    u_CPU/u_ALU/Less0_inferred__0/i__carry__2_n_0
    SLICE_X41Y108        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.801 r  u_CPU/u_ALU/Less0_inferred__0/i__carry__3/O[1]
                         net (fo=2, routed)           0.996    12.798    u_CPU/u_ALU/Less0_inferred__0/i__carry__3_n_6
    SLICE_X37Y108        LUT4 (Prop_lut4_I2_O)        0.303    13.101 r  u_CPU/u_ALU/npc_carry_i_27/O
                         net (fo=1, routed)           0.969    14.070    u_CPU/u_ALU/npc_carry_i_27_n_0
    SLICE_X39Y110        LUT5 (Prop_lut5_I4_O)        0.124    14.194 r  u_CPU/u_ALU/npc_carry_i_20/O
                         net (fo=1, routed)           0.833    15.026    u_CPU/u_ALU/npc_carry_i_20_n_0
    SLICE_X37Y109        LUT6 (Prop_lut6_I1_O)        0.124    15.150 r  u_CPU/u_ALU/npc_carry_i_17/O
                         net (fo=1, routed)           0.149    15.299    u_CPU/u_IDEX/hex_reg[2]_i_26
    SLICE_X37Y109        LUT6 (Prop_lut6_I2_O)        0.124    15.423 r  u_CPU/u_IDEX/npc_carry_i_9/O
                         net (fo=64, routed)          1.902    17.325    u_CPU/u_IDEX/IDEX_Branch_reg[0]_0[1]
    SLICE_X45Y102        LUT5 (Prop_lut5_I1_O)        0.124    17.449 r  u_CPU/u_IDEX/npc_carry_i_7/O
                         net (fo=1, routed)           0.000    17.449    u_CPU/u_npc_Gen/pc_reg[3][1]
    SLICE_X45Y102        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    18.089 r  u_CPU/u_npc_Gen/npc_carry/O[3]
                         net (fo=2, routed)           0.717    18.807    u_CPU/u_Instr_Mem/npc[3]
    SLICE_X47Y100        LUT5 (Prop_lut5_I4_O)        0.306    19.113 r  u_CPU/u_Instr_Mem/store[3]_i_8/O
                         net (fo=1, routed)           0.000    19.113    u_CPU/u_Instr_Mem/store[3]_i_8_n_0
    SLICE_X47Y100        MUXF7 (Prop_muxf7_I0_O)      0.212    19.325 r  u_CPU/u_Instr_Mem/store_reg[3]_i_5/O
                         net (fo=1, routed)           1.146    20.471    sdu/dcp/store_reg[3]
    SLICE_X44Y93         LUT6 (Prop_lut6_I2_O)        0.299    20.770 f  sdu/dcp/store[3]_i_3/O
                         net (fo=2, routed)           1.563    22.333    sdu/dcp/print/store_reg[3]
    SLICE_X57Y110        LUT5 (Prop_lut5_I2_O)        0.124    22.457 r  sdu/dcp/print/store[3]_i_1/O
                         net (fo=1, routed)           0.000    22.457    sdu/tx/D[3]
    SLICE_X57Y110        FDPE                                         r  sdu/tx/store_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_CPU/u_MEMWB/MEMWB_instr_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            sdu/tx/store_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.628ns  (logic 4.903ns (22.669%)  route 16.725ns (77.331%))
  Logic Levels:           22  (CARRY4=6 FDRE=1 LUT2=1 LUT4=2 LUT5=6 LUT6=4 MUXF7=1 MUXF8=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y101        FDRE                         0.000     0.000 r  u_CPU/u_MEMWB/MEMWB_instr_reg[11]/C
    SLICE_X51Y101        FDRE (Prop_fdre_C_Q)         0.419     0.419 r  u_CPU/u_MEMWB/MEMWB_instr_reg[11]/Q
                         net (fo=147, routed)         2.710     3.129    u_CPU/u_MEMWB/ADDRD[4]
    SLICE_X52Y110        LUT6 (Prop_lut6_I2_O)        0.299     3.428 r  u_CPU/u_MEMWB/EXMEM_reg_2[31]_i_6/O
                         net (fo=2, routed)           0.171     3.599    u_CPU/u_MEMWB/u_Forward/p_5_in
    SLICE_X52Y110        LUT6 (Prop_lut6_I0_O)        0.124     3.723 r  u_CPU/u_MEMWB/EXMEM_reg_2[31]_i_3/O
                         net (fo=33, routed)          2.148     5.871    u_CPU/u_MEMWB/MEMWB_instr_reg[11]_0
    SLICE_X39Y93         LUT5 (Prop_lut5_I0_O)        0.124     5.995 r  u_CPU/u_MEMWB/EXMEM_reg_2[1]_i_1/O
                         net (fo=2, routed)           0.461     6.456    u_CPU/u_IDEX/ALUB_reg_2[1]
    SLICE_X40Y96         LUT4 (Prop_lut4_I1_O)        0.124     6.580 r  u_CPU/u_IDEX/Less0_carry_i_24/O
                         net (fo=101, routed)         3.871    10.451    u_CPU/u_IDEX/ALUB__0[1]
    SLICE_X41Y104        LUT2 (Prop_lut2_I1_O)        0.124    10.575 r  u_CPU/u_IDEX/i__carry_i_7/O
                         net (fo=1, routed)           0.000    10.575    u_CPU/u_ALU/npc_carry_i_24_0[1]
    SLICE_X41Y104        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.125 r  u_CPU/u_ALU/Less0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    11.125    u_CPU/u_ALU/Less0_inferred__0/i__carry_n_0
    SLICE_X41Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.239 r  u_CPU/u_ALU/Less0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.239    u_CPU/u_ALU/Less0_inferred__0/i__carry__0_n_0
    SLICE_X41Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.353 r  u_CPU/u_ALU/Less0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.353    u_CPU/u_ALU/Less0_inferred__0/i__carry__1_n_0
    SLICE_X41Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.467 r  u_CPU/u_ALU/Less0_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.467    u_CPU/u_ALU/Less0_inferred__0/i__carry__2_n_0
    SLICE_X41Y108        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.801 r  u_CPU/u_ALU/Less0_inferred__0/i__carry__3/O[1]
                         net (fo=2, routed)           0.996    12.798    u_CPU/u_ALU/Less0_inferred__0/i__carry__3_n_6
    SLICE_X37Y108        LUT4 (Prop_lut4_I2_O)        0.303    13.101 r  u_CPU/u_ALU/npc_carry_i_27/O
                         net (fo=1, routed)           0.969    14.070    u_CPU/u_ALU/npc_carry_i_27_n_0
    SLICE_X39Y110        LUT5 (Prop_lut5_I4_O)        0.124    14.194 r  u_CPU/u_ALU/npc_carry_i_20/O
                         net (fo=1, routed)           0.833    15.026    u_CPU/u_ALU/npc_carry_i_20_n_0
    SLICE_X37Y109        LUT6 (Prop_lut6_I1_O)        0.124    15.150 r  u_CPU/u_ALU/npc_carry_i_17/O
                         net (fo=1, routed)           0.149    15.299    u_CPU/u_IDEX/hex_reg[2]_i_26
    SLICE_X37Y109        LUT6 (Prop_lut6_I2_O)        0.124    15.423 r  u_CPU/u_IDEX/npc_carry_i_9/O
                         net (fo=64, routed)          1.902    17.325    u_CPU/u_IDEX/IDEX_Branch_reg[0]_0[1]
    SLICE_X45Y102        LUT5 (Prop_lut5_I1_O)        0.124    17.449 r  u_CPU/u_IDEX/npc_carry_i_7/O
                         net (fo=1, routed)           0.000    17.449    u_CPU/u_npc_Gen/pc_reg[3][1]
    SLICE_X45Y102        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    18.029 r  u_CPU/u_npc_Gen/npc_carry/O[2]
                         net (fo=2, routed)           0.843    18.872    u_CPU/u_Instr_Mem/npc[2]
    SLICE_X47Y97         LUT5 (Prop_lut5_I4_O)        0.302    19.174 r  u_CPU/u_Instr_Mem/store[2]_i_13/O
                         net (fo=1, routed)           0.000    19.174    u_CPU/u_Instr_Mem/store[2]_i_13_n_0
    SLICE_X47Y97         MUXF7 (Prop_muxf7_I0_O)      0.238    19.412 r  u_CPU/u_Instr_Mem/store_reg[2]_i_8/O
                         net (fo=1, routed)           0.000    19.412    u_CPU/u_Instr_Mem/store_reg[2]_i_8_n_0
    SLICE_X47Y97         MUXF8 (Prop_muxf8_I0_O)      0.104    19.516 r  u_CPU/u_Instr_Mem/store_reg[2]_i_5/O
                         net (fo=1, routed)           0.549    20.066    sdu/dcp/print/store_reg[2]_0
    SLICE_X47Y93         LUT5 (Prop_lut5_I2_O)        0.316    20.382 f  sdu/dcp/print/store[2]_i_3/O
                         net (fo=2, routed)           1.122    21.504    sdu/dcp/print/store[2]_i_3_n_0
    SLICE_X58Y111        LUT5 (Prop_lut5_I2_O)        0.124    21.628 r  sdu/dcp/print/store[2]_i_1/O
                         net (fo=1, routed)           0.000    21.628    sdu/tx/D[2]
    SLICE_X58Y111        FDPE                                         r  sdu/tx/store_reg[2]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_CPU/u_EXMEM/EXMEM_instr_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_CPU/u_MEMWB/MEMWB_instr_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.252ns  (logic 0.141ns (55.869%)  route 0.111ns (44.131%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y96         FDRE                         0.000     0.000 r  u_CPU/u_EXMEM/EXMEM_instr_reg[5]/C
    SLICE_X49Y96         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  u_CPU/u_EXMEM/EXMEM_instr_reg[5]/Q
                         net (fo=2, routed)           0.111     0.252    u_CPU/u_MEMWB/ir_mem[5]
    SLICE_X47Y96         FDRE                                         r  u_CPU/u_MEMWB/MEMWB_instr_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sdu/dcp/dra0_reg[16]/C
                            (rising edge-triggered cell FDCE)
  Destination:            sdu/dcp/save_ra_reg[16]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.252ns  (logic 0.141ns (55.856%)  route 0.111ns (44.144%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y98         FDCE                         0.000     0.000 r  sdu/dcp/dra0_reg[16]/C
    SLICE_X55Y98         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  sdu/dcp/dra0_reg[16]/Q
                         net (fo=3, routed)           0.111     0.252    sdu/dcp/dra0_reg_n_0_[16]
    SLICE_X54Y98         FDCE                                         r  sdu/dcp/save_ra_reg[16]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sdu/dcp/dra0_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            sdu/dcp/save_ra_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.254ns  (logic 0.141ns (55.561%)  route 0.113ns (44.439%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y96         FDCE                         0.000     0.000 r  sdu/dcp/dra0_reg[8]/C
    SLICE_X55Y96         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  sdu/dcp/dra0_reg[8]/Q
                         net (fo=67, routed)          0.113     0.254    sdu/dcp/dra0_reg[9]_0[8]
    SLICE_X54Y96         FDCE                                         r  sdu/dcp/save_ra_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_CPU/u_IDEX/IDEX_reg_2_reg[13]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_CPU/u_EXMEM/EXMEM_reg_2_reg[13]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.256ns  (logic 0.186ns (72.764%)  route 0.070ns (27.236%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y103        FDRE                         0.000     0.000 r  u_CPU/u_IDEX/IDEX_reg_2_reg[13]/C
    SLICE_X49Y103        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  u_CPU/u_IDEX/IDEX_reg_2_reg[13]/Q
                         net (fo=2, routed)           0.070     0.211    u_CPU/u_MEMWB/rrd2[11]
    SLICE_X48Y103        LUT5 (Prop_lut5_I4_O)        0.045     0.256 r  u_CPU/u_MEMWB/EXMEM_reg_2[13]_i_1/O
                         net (fo=2, routed)           0.000     0.256    u_CPU/u_EXMEM/EXMEM_reg_2_reg[30]_0[11]
    SLICE_X48Y103        FDRE                                         r  u_CPU/u_EXMEM/EXMEM_reg_2_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_CPU/u_EXMEM/EXMEM_instr_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_CPU/u_MEMWB/MEMWB_instr_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.256ns  (logic 0.141ns (55.115%)  route 0.115ns (44.885%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y93         FDRE                         0.000     0.000 r  u_CPU/u_EXMEM/EXMEM_instr_reg[3]/C
    SLICE_X40Y93         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  u_CPU/u_EXMEM/EXMEM_instr_reg[3]/Q
                         net (fo=2, routed)           0.115     0.256    u_CPU/u_MEMWB/ir_mem[3]
    SLICE_X40Y92         FDRE                                         r  u_CPU/u_MEMWB/MEMWB_instr_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_CPU/u_EXMEM/EXMEM_reg_2_reg[30]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_CPU/u_Data_Mem/u_data_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_384_511_30_30/DP.HIGH/I
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.257ns  (logic 0.141ns (54.866%)  route 0.116ns (45.134%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y116        FDRE                         0.000     0.000 r  u_CPU/u_EXMEM/EXMEM_reg_2_reg[30]/C
    SLICE_X44Y116        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  u_CPU/u_EXMEM/EXMEM_reg_2_reg[30]/Q
                         net (fo=33, routed)          0.116     0.257    u_CPU/u_Data_Mem/u_data_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_384_511_30_30/D
    SLICE_X42Y116        RAMD64E                                      r  u_CPU/u_Data_Mem/u_data_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_384_511_30_30/DP.HIGH/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_CPU/u_EXMEM/EXMEM_reg_2_reg[30]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_CPU/u_Data_Mem/u_data_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_384_511_30_30/DP.LOW/I
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.257ns  (logic 0.141ns (54.866%)  route 0.116ns (45.134%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y116        FDRE                         0.000     0.000 r  u_CPU/u_EXMEM/EXMEM_reg_2_reg[30]/C
    SLICE_X44Y116        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  u_CPU/u_EXMEM/EXMEM_reg_2_reg[30]/Q
                         net (fo=33, routed)          0.116     0.257    u_CPU/u_Data_Mem/u_data_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_384_511_30_30/D
    SLICE_X42Y116        RAMD64E                                      r  u_CPU/u_Data_Mem/u_data_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_384_511_30_30/DP.LOW/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_CPU/u_EXMEM/EXMEM_reg_2_reg[30]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_CPU/u_Data_Mem/u_data_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_384_511_30_30/SP.HIGH/I
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.257ns  (logic 0.141ns (54.866%)  route 0.116ns (45.134%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y116        FDRE                         0.000     0.000 r  u_CPU/u_EXMEM/EXMEM_reg_2_reg[30]/C
    SLICE_X44Y116        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  u_CPU/u_EXMEM/EXMEM_reg_2_reg[30]/Q
                         net (fo=33, routed)          0.116     0.257    u_CPU/u_Data_Mem/u_data_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_384_511_30_30/D
    SLICE_X42Y116        RAMD64E                                      r  u_CPU/u_Data_Mem/u_data_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_384_511_30_30/SP.HIGH/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_CPU/u_EXMEM/EXMEM_reg_2_reg[30]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_CPU/u_Data_Mem/u_data_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_384_511_30_30/SP.LOW/I
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.257ns  (logic 0.141ns (54.866%)  route 0.116ns (45.134%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y116        FDRE                         0.000     0.000 r  u_CPU/u_EXMEM/EXMEM_reg_2_reg[30]/C
    SLICE_X44Y116        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  u_CPU/u_EXMEM/EXMEM_reg_2_reg[30]/Q
                         net (fo=33, routed)          0.116     0.257    u_CPU/u_Data_Mem/u_data_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_384_511_30_30/D
    SLICE_X42Y116        RAMD64E                                      r  u_CPU/u_Data_Mem/u_data_mem/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_384_511_30_30/SP.LOW/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_CPU/u_IDEX/IDEX_rs2_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_CPU/u_EXMEM/EXMEM_instr_reg[21]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.257ns  (logic 0.141ns (54.822%)  route 0.116ns (45.178%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y114        FDRE                         0.000     0.000 r  u_CPU/u_IDEX/IDEX_rs2_reg[1]/C
    SLICE_X48Y114        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  u_CPU/u_IDEX/IDEX_rs2_reg[1]/Q
                         net (fo=4, routed)           0.116     0.257    u_CPU/u_EXMEM/IDEX_rs2[1]
    SLICE_X47Y114        FDRE                                         r  u_CPU/u_EXMEM/EXMEM_instr_reg[21]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            33 Endpoints
Min Delay            33 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            fd/counter_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        11.317ns  (logic 1.627ns (14.377%)  route 9.690ns (85.623%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.930ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.930ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  rstn_IBUF_inst/O
                         net (fo=23, routed)          5.095     6.602    sdu/rstn_IBUF
    SLICE_X53Y90         LUT1 (Prop_lut1_I0_O)        0.120     6.722 f  sdu/FSM_sequential_cs[1]_i_2/O
                         net (fo=224, routed)         4.595    11.317    fd/y_reg_0
    SLICE_X69Y86         FDCE                                         f  fd/counter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.507     4.930    fd/CLK
    SLICE_X69Y86         FDCE                                         r  fd/counter_reg[2]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            fd/counter_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        11.317ns  (logic 1.627ns (14.377%)  route 9.690ns (85.623%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.930ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.930ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  rstn_IBUF_inst/O
                         net (fo=23, routed)          5.095     6.602    sdu/rstn_IBUF
    SLICE_X53Y90         LUT1 (Prop_lut1_I0_O)        0.120     6.722 f  sdu/FSM_sequential_cs[1]_i_2/O
                         net (fo=224, routed)         4.595    11.317    fd/y_reg_0
    SLICE_X69Y86         FDCE                                         f  fd/counter_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.507     4.930    fd/CLK
    SLICE_X69Y86         FDCE                                         r  fd/counter_reg[4]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            fd/counter_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        11.189ns  (logic 1.627ns (14.542%)  route 9.562ns (85.458%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.931ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.931ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  rstn_IBUF_inst/O
                         net (fo=23, routed)          5.095     6.602    sdu/rstn_IBUF
    SLICE_X53Y90         LUT1 (Prop_lut1_I0_O)        0.120     6.722 f  sdu/FSM_sequential_cs[1]_i_2/O
                         net (fo=224, routed)         4.467    11.189    fd/y_reg_0
    SLICE_X68Y87         FDCE                                         f  fd/counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.508     4.931    fd/CLK
    SLICE_X68Y87         FDCE                                         r  fd/counter_reg[1]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            fd/counter_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        11.189ns  (logic 1.627ns (14.542%)  route 9.562ns (85.458%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.931ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.931ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  rstn_IBUF_inst/O
                         net (fo=23, routed)          5.095     6.602    sdu/rstn_IBUF
    SLICE_X53Y90         LUT1 (Prop_lut1_I0_O)        0.120     6.722 f  sdu/FSM_sequential_cs[1]_i_2/O
                         net (fo=224, routed)         4.467    11.189    fd/y_reg_0
    SLICE_X68Y87         FDCE                                         f  fd/counter_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.508     4.931    fd/CLK
    SLICE_X68Y87         FDCE                                         r  fd/counter_reg[3]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            fd/counter_reg[7]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        11.189ns  (logic 1.627ns (14.542%)  route 9.562ns (85.458%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.931ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.931ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  rstn_IBUF_inst/O
                         net (fo=23, routed)          5.095     6.602    sdu/rstn_IBUF
    SLICE_X53Y90         LUT1 (Prop_lut1_I0_O)        0.120     6.722 f  sdu/FSM_sequential_cs[1]_i_2/O
                         net (fo=224, routed)         4.467    11.189    fd/y_reg_0
    SLICE_X68Y87         FDCE                                         f  fd/counter_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.508     4.931    fd/CLK
    SLICE_X68Y87         FDCE                                         r  fd/counter_reg[7]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            fd/counter_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        11.184ns  (logic 1.627ns (14.547%)  route 9.557ns (85.453%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.931ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.931ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  rstn_IBUF_inst/O
                         net (fo=23, routed)          5.095     6.602    sdu/rstn_IBUF
    SLICE_X53Y90         LUT1 (Prop_lut1_I0_O)        0.120     6.722 f  sdu/FSM_sequential_cs[1]_i_2/O
                         net (fo=224, routed)         4.463    11.184    fd/y_reg_0
    SLICE_X69Y87         FDCE                                         f  fd/counter_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.508     4.931    fd/CLK
    SLICE_X69Y87         FDCE                                         r  fd/counter_reg[5]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            fd/counter_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        11.184ns  (logic 1.627ns (14.547%)  route 9.557ns (85.453%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.931ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.931ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  rstn_IBUF_inst/O
                         net (fo=23, routed)          5.095     6.602    sdu/rstn_IBUF
    SLICE_X53Y90         LUT1 (Prop_lut1_I0_O)        0.120     6.722 f  sdu/FSM_sequential_cs[1]_i_2/O
                         net (fo=224, routed)         4.463    11.184    fd/y_reg_0
    SLICE_X69Y87         FDCE                                         f  fd/counter_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.508     4.931    fd/CLK
    SLICE_X69Y87         FDCE                                         r  fd/counter_reg[6]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            fd/counter_reg[8]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        11.184ns  (logic 1.627ns (14.547%)  route 9.557ns (85.453%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.931ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.931ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  rstn_IBUF_inst/O
                         net (fo=23, routed)          5.095     6.602    sdu/rstn_IBUF
    SLICE_X53Y90         LUT1 (Prop_lut1_I0_O)        0.120     6.722 f  sdu/FSM_sequential_cs[1]_i_2/O
                         net (fo=224, routed)         4.463    11.184    fd/y_reg_0
    SLICE_X69Y87         FDCE                                         f  fd/counter_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.508     4.931    fd/CLK
    SLICE_X69Y87         FDCE                                         r  fd/counter_reg[8]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            fd/counter_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        11.038ns  (logic 1.627ns (14.740%)  route 9.411ns (85.260%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.932ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.932ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  rstn_IBUF_inst/O
                         net (fo=23, routed)          5.095     6.602    sdu/rstn_IBUF
    SLICE_X53Y90         LUT1 (Prop_lut1_I0_O)        0.120     6.722 f  sdu/FSM_sequential_cs[1]_i_2/O
                         net (fo=224, routed)         4.316    11.038    fd/y_reg_0
    SLICE_X68Y88         FDCE                                         f  fd/counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.509     4.932    fd/CLK
    SLICE_X68Y88         FDCE                                         r  fd/counter_reg[0]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            fd/counter_reg[9]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        11.038ns  (logic 1.627ns (14.740%)  route 9.411ns (85.260%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.932ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.932ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  rstn_IBUF_inst/O
                         net (fo=23, routed)          5.095     6.602    sdu/rstn_IBUF
    SLICE_X53Y90         LUT1 (Prop_lut1_I0_O)        0.120     6.722 f  sdu/FSM_sequential_cs[1]_i_2/O
                         net (fo=224, routed)         4.316    11.038    fd/y_reg_0
    SLICE_X68Y88         FDCE                                         f  fd/counter_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.509     4.932    fd/CLK
    SLICE_X68Y88         FDCE                                         r  fd/counter_reg[9]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            fd/counter_reg[21]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        4.268ns  (logic 0.326ns (7.629%)  route 3.942ns (92.371%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  rstn_IBUF_inst/O
                         net (fo=23, routed)          2.191     2.465    sdu/rstn_IBUF
    SLICE_X53Y90         LUT1 (Prop_lut1_I0_O)        0.051     2.516 f  sdu/FSM_sequential_cs[1]_i_2/O
                         net (fo=224, routed)         1.751     4.268    fd/y_reg_0
    SLICE_X69Y91         FDCE                                         f  fd/counter_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.839     2.004    fd/CLK
    SLICE_X69Y91         FDCE                                         r  fd/counter_reg[21]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            fd/counter_reg[22]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        4.268ns  (logic 0.326ns (7.629%)  route 3.942ns (92.371%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  rstn_IBUF_inst/O
                         net (fo=23, routed)          2.191     2.465    sdu/rstn_IBUF
    SLICE_X53Y90         LUT1 (Prop_lut1_I0_O)        0.051     2.516 f  sdu/FSM_sequential_cs[1]_i_2/O
                         net (fo=224, routed)         1.751     4.268    fd/y_reg_0
    SLICE_X69Y91         FDCE                                         f  fd/counter_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.839     2.004    fd/CLK
    SLICE_X69Y91         FDCE                                         r  fd/counter_reg[22]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            fd/counter_reg[23]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        4.268ns  (logic 0.326ns (7.629%)  route 3.942ns (92.371%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  rstn_IBUF_inst/O
                         net (fo=23, routed)          2.191     2.465    sdu/rstn_IBUF
    SLICE_X53Y90         LUT1 (Prop_lut1_I0_O)        0.051     2.516 f  sdu/FSM_sequential_cs[1]_i_2/O
                         net (fo=224, routed)         1.751     4.268    fd/y_reg_0
    SLICE_X69Y91         FDCE                                         f  fd/counter_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.839     2.004    fd/CLK
    SLICE_X69Y91         FDCE                                         r  fd/counter_reg[23]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            fd/counter_reg[24]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        4.268ns  (logic 0.326ns (7.629%)  route 3.942ns (92.371%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  rstn_IBUF_inst/O
                         net (fo=23, routed)          2.191     2.465    sdu/rstn_IBUF
    SLICE_X53Y90         LUT1 (Prop_lut1_I0_O)        0.051     2.516 f  sdu/FSM_sequential_cs[1]_i_2/O
                         net (fo=224, routed)         1.751     4.268    fd/y_reg_0
    SLICE_X69Y91         FDCE                                         f  fd/counter_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.839     2.004    fd/CLK
    SLICE_X69Y91         FDCE                                         r  fd/counter_reg[24]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            fd/counter_reg[17]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        4.320ns  (logic 0.326ns (7.536%)  route 3.995ns (92.464%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  rstn_IBUF_inst/O
                         net (fo=23, routed)          2.191     2.465    sdu/rstn_IBUF
    SLICE_X53Y90         LUT1 (Prop_lut1_I0_O)        0.051     2.516 f  sdu/FSM_sequential_cs[1]_i_2/O
                         net (fo=224, routed)         1.804     4.320    fd/y_reg_0
    SLICE_X69Y90         FDCE                                         f  fd/counter_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.839     2.004    fd/CLK
    SLICE_X69Y90         FDCE                                         r  fd/counter_reg[17]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            fd/counter_reg[18]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        4.320ns  (logic 0.326ns (7.536%)  route 3.995ns (92.464%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  rstn_IBUF_inst/O
                         net (fo=23, routed)          2.191     2.465    sdu/rstn_IBUF
    SLICE_X53Y90         LUT1 (Prop_lut1_I0_O)        0.051     2.516 f  sdu/FSM_sequential_cs[1]_i_2/O
                         net (fo=224, routed)         1.804     4.320    fd/y_reg_0
    SLICE_X69Y90         FDCE                                         f  fd/counter_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.839     2.004    fd/CLK
    SLICE_X69Y90         FDCE                                         r  fd/counter_reg[18]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            fd/counter_reg[19]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        4.320ns  (logic 0.326ns (7.536%)  route 3.995ns (92.464%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  rstn_IBUF_inst/O
                         net (fo=23, routed)          2.191     2.465    sdu/rstn_IBUF
    SLICE_X53Y90         LUT1 (Prop_lut1_I0_O)        0.051     2.516 f  sdu/FSM_sequential_cs[1]_i_2/O
                         net (fo=224, routed)         1.804     4.320    fd/y_reg_0
    SLICE_X69Y90         FDCE                                         f  fd/counter_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.839     2.004    fd/CLK
    SLICE_X69Y90         FDCE                                         r  fd/counter_reg[19]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            fd/counter_reg[20]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        4.320ns  (logic 0.326ns (7.536%)  route 3.995ns (92.464%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  rstn_IBUF_inst/O
                         net (fo=23, routed)          2.191     2.465    sdu/rstn_IBUF
    SLICE_X53Y90         LUT1 (Prop_lut1_I0_O)        0.051     2.516 f  sdu/FSM_sequential_cs[1]_i_2/O
                         net (fo=224, routed)         1.804     4.320    fd/y_reg_0
    SLICE_X69Y90         FDCE                                         f  fd/counter_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.839     2.004    fd/CLK
    SLICE_X69Y90         FDCE                                         r  fd/counter_reg[20]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            fd/counter_reg[25]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        4.331ns  (logic 0.326ns (7.518%)  route 4.005ns (92.482%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  rstn_IBUF_inst/O
                         net (fo=23, routed)          2.191     2.465    sdu/rstn_IBUF
    SLICE_X53Y90         LUT1 (Prop_lut1_I0_O)        0.051     2.516 f  sdu/FSM_sequential_cs[1]_i_2/O
                         net (fo=224, routed)         1.815     4.331    fd/y_reg_0
    SLICE_X69Y92         FDCE                                         f  fd/counter_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.839     2.004    fd/CLK
    SLICE_X69Y92         FDCE                                         r  fd/counter_reg[25]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            fd/counter_reg[26]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        4.331ns  (logic 0.326ns (7.518%)  route 4.005ns (92.482%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  rstn_IBUF_inst/O
                         net (fo=23, routed)          2.191     2.465    sdu/rstn_IBUF
    SLICE_X53Y90         LUT1 (Prop_lut1_I0_O)        0.051     2.516 f  sdu/FSM_sequential_cs[1]_i_2/O
                         net (fo=224, routed)         1.815     4.331    fd/y_reg_0
    SLICE_X69Y92         FDCE                                         f  fd/counter_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.839     2.004    fd/CLK
    SLICE_X69Y92         FDCE                                         r  fd/counter_reg[26]/C





