/* Generated by Yosys 0.9 (git sha1 1979e0b1, gcc 8.3.0-6 -fPIC -Os) */

(* src = "/LGSynth91/Verilog/cmlexamples/count_orig.v:2" *)
(* top =  1  *)
module count(a, b, c, d, e, f, g, h, i, j, k, l, m, n, o, p, q, r, s, u, v, w, x, y, z, a0, b0, c0, d0, e0, f0, g0, h0, i0, j0, k0, l0, m0, n0, o0, p0, q0, r0, s0, t0, u0, v0, w0, x0, y0, z0);
  wire _000_;
  wire _001_;
  wire _002_;
  wire _003_;
  wire _004_;
  wire _005_;
  wire _006_;
  wire _007_;
  wire _008_;
  wire _009_;
  wire _010_;
  wire _011_;
  wire _012_;
  wire _013_;
  wire _014_;
  wire _015_;
  wire _016_;
  wire _017_;
  wire _018_;
  wire _019_;
  wire _020_;
  wire _021_;
  wire _022_;
  wire _023_;
  wire _024_;
  wire _025_;
  wire _026_;
  wire _027_;
  wire _028_;
  wire _029_;
  wire _030_;
  wire _031_;
  wire _032_;
  wire _033_;
  wire _034_;
  wire _035_;
  wire _036_;
  wire _037_;
  wire _038_;
  wire _039_;
  wire _040_;
  wire _041_;
  wire _042_;
  (* src = "/LGSynth91/Verilog/cmlexamples/count_orig.v:56" *)
  wire \[0] ;
  (* src = "/LGSynth91/Verilog/cmlexamples/count_orig.v:56" *)
  wire \[10] ;
  (* src = "/LGSynth91/Verilog/cmlexamples/count_orig.v:56" *)
  wire \[11] ;
  (* src = "/LGSynth91/Verilog/cmlexamples/count_orig.v:56" *)
  wire \[12] ;
  (* src = "/LGSynth91/Verilog/cmlexamples/count_orig.v:56" *)
  wire \[13] ;
  (* src = "/LGSynth91/Verilog/cmlexamples/count_orig.v:56" *)
  wire \[14] ;
  (* src = "/LGSynth91/Verilog/cmlexamples/count_orig.v:56" *)
  wire \[15] ;
  (* src = "/LGSynth91/Verilog/cmlexamples/count_orig.v:56" *)
  wire \[1] ;
  (* src = "/LGSynth91/Verilog/cmlexamples/count_orig.v:56" *)
  wire \[2] ;
  (* src = "/LGSynth91/Verilog/cmlexamples/count_orig.v:56" *)
  wire \[3] ;
  (* src = "/LGSynth91/Verilog/cmlexamples/count_orig.v:56" *)
  wire \[4] ;
  (* src = "/LGSynth91/Verilog/cmlexamples/count_orig.v:56" *)
  wire \[5] ;
  (* src = "/LGSynth91/Verilog/cmlexamples/count_orig.v:56" *)
  wire \[6] ;
  (* src = "/LGSynth91/Verilog/cmlexamples/count_orig.v:56" *)
  wire \[7] ;
  (* src = "/LGSynth91/Verilog/cmlexamples/count_orig.v:56" *)
  wire \[8] ;
  (* src = "/LGSynth91/Verilog/cmlexamples/count_orig.v:56" *)
  wire \[9] ;
  (* src = "/LGSynth91/Verilog/cmlexamples/count_orig.v:3" *)
  input a;
  (* src = "/LGSynth91/Verilog/cmlexamples/count_orig.v:3" *)
  input a0;
  (* src = "/LGSynth91/Verilog/cmlexamples/count_orig.v:3" *)
  input b;
  (* src = "/LGSynth91/Verilog/cmlexamples/count_orig.v:3" *)
  input b0;
  (* src = "/LGSynth91/Verilog/cmlexamples/count_orig.v:3" *)
  input c;
  (* src = "/LGSynth91/Verilog/cmlexamples/count_orig.v:3" *)
  input c0;
  (* src = "/LGSynth91/Verilog/cmlexamples/count_orig.v:3" *)
  input d;
  (* src = "/LGSynth91/Verilog/cmlexamples/count_orig.v:3" *)
  input d0;
  (* src = "/LGSynth91/Verilog/cmlexamples/count_orig.v:3" *)
  input e;
  (* src = "/LGSynth91/Verilog/cmlexamples/count_orig.v:3" *)
  input e0;
  (* src = "/LGSynth91/Verilog/cmlexamples/count_orig.v:3" *)
  input f;
  (* src = "/LGSynth91/Verilog/cmlexamples/count_orig.v:3" *)
  input f0;
  (* src = "/LGSynth91/Verilog/cmlexamples/count_orig.v:3" *)
  input g;
  (* src = "/LGSynth91/Verilog/cmlexamples/count_orig.v:3" *)
  input g0;
  (* src = "/LGSynth91/Verilog/cmlexamples/count_orig.v:3" *)
  input h;
  (* src = "/LGSynth91/Verilog/cmlexamples/count_orig.v:3" *)
  input h0;
  (* src = "/LGSynth91/Verilog/cmlexamples/count_orig.v:3" *)
  input i;
  (* src = "/LGSynth91/Verilog/cmlexamples/count_orig.v:3" *)
  input i0;
  (* src = "/LGSynth91/Verilog/cmlexamples/count_orig.v:3" *)
  input j;
  (* src = "/LGSynth91/Verilog/cmlexamples/count_orig.v:3" *)
  input j0;
  (* src = "/LGSynth91/Verilog/cmlexamples/count_orig.v:3" *)
  input k;
  (* src = "/LGSynth91/Verilog/cmlexamples/count_orig.v:39" *)
  output k0;
  (* src = "/LGSynth91/Verilog/cmlexamples/count_orig.v:3" *)
  input l;
  (* src = "/LGSynth91/Verilog/cmlexamples/count_orig.v:39" *)
  output l0;
  (* src = "/LGSynth91/Verilog/cmlexamples/count_orig.v:3" *)
  input m;
  (* src = "/LGSynth91/Verilog/cmlexamples/count_orig.v:39" *)
  output m0;
  (* src = "/LGSynth91/Verilog/cmlexamples/count_orig.v:3" *)
  input n;
  (* src = "/LGSynth91/Verilog/cmlexamples/count_orig.v:39" *)
  output n0;
  (* src = "/LGSynth91/Verilog/cmlexamples/count_orig.v:3" *)
  input o;
  (* src = "/LGSynth91/Verilog/cmlexamples/count_orig.v:39" *)
  output o0;
  (* src = "/LGSynth91/Verilog/cmlexamples/count_orig.v:3" *)
  input p;
  (* src = "/LGSynth91/Verilog/cmlexamples/count_orig.v:39" *)
  output p0;
  (* src = "/LGSynth91/Verilog/cmlexamples/count_orig.v:3" *)
  input q;
  (* src = "/LGSynth91/Verilog/cmlexamples/count_orig.v:39" *)
  output q0;
  (* src = "/LGSynth91/Verilog/cmlexamples/count_orig.v:3" *)
  input r;
  (* src = "/LGSynth91/Verilog/cmlexamples/count_orig.v:39" *)
  output r0;
  (* src = "/LGSynth91/Verilog/cmlexamples/count_orig.v:3" *)
  input s;
  (* src = "/LGSynth91/Verilog/cmlexamples/count_orig.v:39" *)
  output s0;
  (* src = "/LGSynth91/Verilog/cmlexamples/count_orig.v:39" *)
  output t0;
  (* src = "/LGSynth91/Verilog/cmlexamples/count_orig.v:3" *)
  input u;
  (* src = "/LGSynth91/Verilog/cmlexamples/count_orig.v:39" *)
  output u0;
  (* src = "/LGSynth91/Verilog/cmlexamples/count_orig.v:3" *)
  input v;
  (* src = "/LGSynth91/Verilog/cmlexamples/count_orig.v:39" *)
  output v0;
  (* src = "/LGSynth91/Verilog/cmlexamples/count_orig.v:3" *)
  input w;
  (* src = "/LGSynth91/Verilog/cmlexamples/count_orig.v:39" *)
  output w0;
  (* src = "/LGSynth91/Verilog/cmlexamples/count_orig.v:3" *)
  input x;
  (* src = "/LGSynth91/Verilog/cmlexamples/count_orig.v:39" *)
  output x0;
  (* src = "/LGSynth91/Verilog/cmlexamples/count_orig.v:3" *)
  input y;
  (* src = "/LGSynth91/Verilog/cmlexamples/count_orig.v:39" *)
  output y0;
  (* src = "/LGSynth91/Verilog/cmlexamples/count_orig.v:3" *)
  input z;
  (* src = "/LGSynth91/Verilog/cmlexamples/count_orig.v:39" *)
  output z0;
  assign _029_ = _001_ & _015_;
  assign _030_ = _002_ & _016_;
  assign _031_ = _003_ & _017_;
  assign _032_ = _004_ & _018_;
  assign _033_ = _005_ & _019_;
  assign _034_ = _006_ & _020_;
  assign _035_ = _007_ & _021_;
  assign _036_ = _008_ & _022_;
  assign _037_ = _009_ & _023_;
  assign _038_ = _010_ & _024_;
  assign _039_ = _011_ & _025_;
  assign _040_ = _012_ & _026_;
  assign _041_ = _013_ & _027_;
  assign _042_ = _014_ & _028_;
  assign _001_ = ~e0;
  assign _015_ = ~s;
  assign u0 = ~_029_;
  assign _002_ = ~1'h0;
  assign _016_ = ~s;
  assign w0 = ~_030_;
  assign _003_ = ~f0;
  assign _017_ = ~s;
  assign v0 = ~_031_;
  assign _004_ = ~h0;
  assign _018_ = ~s;
  assign x0 = ~_032_;
  assign _005_ = ~1'h0;
  assign _019_ = ~s;
  assign k0 = ~_033_;
  assign _006_ = ~i0;
  assign _020_ = ~s;
  assign y0 = ~_034_;
  assign _007_ = ~v;
  assign _021_ = ~s;
  assign l0 = ~_035_;
  assign z0 = ~_000_;
  assign _000_ = ~s;
  assign _008_ = ~w;
  assign _022_ = ~s;
  assign m0 = ~_036_;
  assign _009_ = ~1'h0;
  assign _023_ = ~s;
  assign n0 = ~_037_;
  assign _010_ = ~y;
  assign _024_ = ~s;
  assign o0 = ~_038_;
  assign _011_ = ~z;
  assign _025_ = ~s;
  assign p0 = ~_039_;
  assign _012_ = ~1'h0;
  assign _026_ = ~s;
  assign q0 = ~_040_;
  assign r0 = ~1'h0;
  assign _013_ = ~c0;
  assign _027_ = ~s;
  assign s0 = ~_041_;
  assign _014_ = ~1'h0;
  assign _028_ = ~s;
  assign t0 = ~_042_;
  assign \[0]  = k0;
  assign \[10]  = u0;
  assign \[11]  = v0;
  assign \[12]  = w0;
  assign \[13]  = x0;
  assign \[14]  = y0;
  assign \[15]  = z0;
  assign \[1]  = l0;
  assign \[2]  = m0;
  assign \[3]  = n0;
  assign \[4]  = o0;
  assign \[5]  = p0;
  assign \[6]  = q0;
  assign \[7]  = r0;
  assign \[8]  = s0;
  assign \[9]  = t0;
endmodule
