INFO: [VRFC 10-2263] Analyzing Verilog file "E:/dardi/Nueva carpeta/GitHub/GCPU_implementation-/ALU/ALU.srcs/sources_1/new/Uart_programer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module UART_Controller
