
---------- Begin Simulation Statistics ----------
simSeconds                                   0.050255                       # Number of seconds simulated (Second)
simTicks                                  50255349500                       # Number of ticks simulated (Tick)
finalTick                                 50255349500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                   1478.73                       # Real time elapsed on the host (Second)
hostTickRate                                 33985508                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                   24715824                       # Number of bytes of host memory used (Byte)
simInsts                                     50000006                       # Number of instructions simulated (Count)
simOps                                       50000006                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                    33813                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                      33813                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.bridge.power_state.pwrStateResidencyTicks::UNDEFINED  50255349500                       # Cumulative time (in ticks) in various power states (Tick)
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu.numCycles                        100510700                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                        93316599                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                       34                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                       76967652                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                 166741                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined             43316501                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined          28851286                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved                   1                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples           100497832                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               0.765864                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              1.705905                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                  76627352     76.25%     76.25% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                   6713532      6.68%     82.93% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                   4052396      4.03%     86.96% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                   3730721      3.71%     90.67% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                   3241258      3.23%     93.90% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                   2251869      2.24%     96.14% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                   1538848      1.53%     97.67% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                   1235148      1.23%     98.90% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                   1106708      1.10%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total             100497832                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                  352207     33.37%     33.37% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%     33.37% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%     33.37% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                   234      0.02%     33.39% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                140482     13.31%     46.70% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                    21      0.00%     46.70% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                33890      3.21%     49.91% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc              1074      0.10%     50.02% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                 64159      6.08%     56.09% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc               336665     31.90%     87.99% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%     87.99% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      0      0.00%     87.99% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%     87.99% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                      0      0.00%     87.99% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%     87.99% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      0      0.00%     87.99% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                     0      0.00%     87.99% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%     87.99% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%     87.99% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0      0.00%     87.99% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%     87.99% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%     87.99% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%     87.99% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%     87.99% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%     87.99% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%     87.99% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%     87.99% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%     87.99% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%     87.99% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%     87.99% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%     87.99% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%     87.99% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%     87.99% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%     87.99% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%     87.99% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%     87.99% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%     87.99% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%     87.99% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%     87.99% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%     87.99% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%     87.99% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%     87.99% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%     87.99% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%     87.99% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%     87.99% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%     87.99% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                  63712      6.04%     94.03% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                 46164      4.37%     98.40% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead             16679      1.58%     99.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite              211      0.02%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass           38      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu      49049577     63.73%     63.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult           46      0.00%     63.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv             0      0.00%     63.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd       358322      0.47%     64.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp      4696458      6.10%     70.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt       304376      0.40%     70.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult       335632      0.44%     71.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc       558734      0.73%     71.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv       132265      0.17%     72.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc      2876602      3.74%     75.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     75.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd            0      0.00%     75.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     75.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu            0      0.00%     75.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp            0      0.00%     75.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt            0      0.00%     75.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc            0      0.00%     75.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     75.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     75.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift            0      0.00%     75.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     75.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     75.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     75.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd            0      0.00%     75.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     75.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     75.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt            0      0.00%     75.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            0      0.00%     75.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     75.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            0      0.00%     75.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     75.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     75.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     75.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     75.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     75.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     75.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     75.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     75.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     75.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     75.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     75.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     75.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     75.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     75.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     75.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     75.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead      7535138      9.79%     85.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite      3568846      4.64%     90.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead      6894611      8.96%     99.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite       657007      0.85%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total       76967652                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         0.765766                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                             1055498                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.013714                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                221388320                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites               107431972                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses        58157875                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                  34267052                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                 29206373                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses         15413709                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                        0                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                       0                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses               0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                    60615690                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                     17407422                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                           0                       # Number of vector alu accesses (Count)
system.cpu.numInsts                          75171499                       # Number of executed instructions (Count)
system.cpu.numLoadInsts                      13521279                       # Number of load instructions executed (Count)
system.cpu.numSquashedInsts                   1324610                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.numNop                                   0                       # Number of nop insts executed (Count)
system.cpu.numRefs                           17566210                       # Number of memory reference insts executed (Count)
system.cpu.numBranches                       13154491                       # Number of branches executed (Count)
system.cpu.numStoreInsts                      4044931                       # Number of stores executed (Count)
system.cpu.numRate                           0.747895                       # Inst execution rate ((Count/Cycle))
system.cpu.timesIdled                             144                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                           12868                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.committedInsts                    50000006                       # Number of Instructions Simulated (Count)
system.cpu.committedOps                      50000006                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.cpi                               2.010214                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu.totalCpi                          2.010214                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu.ipc                               0.497460                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu.totalIpc                          0.497460                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu.intRegfileReads                   86274893                       # Number of integer regfile reads (Count)
system.cpu.intRegfileWrites                  46691575                       # Number of integer regfile writes (Count)
system.cpu.fpRegfileReads                    18904222                       # Number of floating regfile reads (Count)
system.cpu.fpRegfileWrites                   10230291                       # Number of floating regfile writes (Count)
system.cpu.miscRegfileReads                 886514361                       # number of misc regfile reads (Count)
system.cpu.miscRegfileWrites                 11383315                       # number of misc regfile writes (Count)
system.cpu.lastCommitTick                 50255349500                       # The last tick to commit an instruction (Count)
system.cpu.MemDepUnit__0.insertedLoads       16364759                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores       5554614                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads      2955899                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores      1967711                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups                       0                       # Number of BP lookups (Count)
system.cpu.branchPred.condPredicted                 0                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condIncorrect            871176                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.BTBLookups                    0                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio                 nan                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.RASUsed                       0                       # Number of times the RAS was used to get a target. (Count)
system.cpu.branchPred.RASIncorrect               7723                       # Number of incorrect RAS predictions. (Count)
system.cpu.branchPred.indirectLookups               0                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits                  0                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses                0                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted         7759                       # Number of mispredicted indirect branches. (Count)
system.cpu.branchPred.stream_tage.coldMisses            0                       # ittage the provider component lookup hit (Count)
system.cpu.branchPred.stream_tage.capacityMisses            0                       # ittage the alternate prediction lookup hit (Count)
system.cpu.branchPred.stream_tage.compulsoryMisses            0                       # ittage the provider component pred hit (Count)
system.cpu.branchPred.stream_tage.providerTableDist::samples     39427108                       # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::mean     4.001192                       # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::stdev     3.257896                       # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::underflows            0      0.00%      0.00% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::0      7055440     17.89%     17.89% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::1      3227310      8.19%     26.08% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::2      5072163     12.86%     38.95% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::3      6069728     15.39%     54.34% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::4      2768237      7.02%     61.36% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::5      2390598      6.06%     67.42% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::6      2262246      5.74%     73.16% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::7      3638966      9.23%     82.39% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::8      2961953      7.51%     89.90% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::9      1762716      4.47%     94.38% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::10      1081743      2.74%     97.12% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::11       431881      1.10%     98.21% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::12       401938      1.02%     99.23% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::13        79660      0.20%     99.44% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::14       222529      0.56%    100.00% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::15            0      0.00%    100.00% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::16            0      0.00%    100.00% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::17            0      0.00%    100.00% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::18            0      0.00%    100.00% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::19            0      0.00%    100.00% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::20            0      0.00%    100.00% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::21            0      0.00%    100.00% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::overflows            0      0.00%    100.00% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::min_value            0                       # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::max_value           14                       # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::total     39427108                       # the distribution of provider component (Count)
system.cpu.commit.commitSquashedInsts        43348059                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls              33                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts            878933                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples     94300136                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     0.530222                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     1.754174                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0        81896044     86.85%     86.85% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1         4321633      4.58%     91.43% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2         1786141      1.89%     93.32% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3          983292      1.04%     94.37% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4          390374      0.41%     94.78% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5          205239      0.22%     95.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6          319448      0.34%     95.34% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7          531884      0.56%     95.90% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8         3866081      4.10%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total     94300136                       # Number of insts commited each cycle (Count)
system.cpu.commit.instsCommitted             50000006                       # Number of instructions committed (Count)
system.cpu.commit.opsCommitted               50000006                       # Number of ops (including micro ops) committed (Count)
system.cpu.commit.memRefs                    12330009                       # Number of memory references committed (Count)
system.cpu.commit.loads                       8977840                       # Number of loads committed (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                           0                       # Number of memory barriers committed (Count)
system.cpu.commit.branches                    9380886                       # Number of branches committed (Count)
system.cpu.commit.vectorInstructions                0                       # Number of committed Vector instructions. (Count)
system.cpu.commit.floating                   11990982                       # Number of committed floating point instructions. (Count)
system.cpu.commit.integer                    46611557                       # Number of committed integer instructions. (Count)
system.cpu.commit.functionCalls                 49388                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass           32      0.00%      0.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu     30638630     61.28%     61.28% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult           24      0.00%     61.28% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv            0      0.00%     61.28% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd       343590      0.69%     61.96% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp      3584077      7.17%     69.13% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt       158674      0.32%     69.45% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult       265866      0.53%     69.98% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc       545879      1.09%     71.07% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv       121538      0.24%     71.32% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc      2011687      4.02%     75.34% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     75.34% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd            0      0.00%     75.34% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     75.34% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu            0      0.00%     75.34% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     75.34% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt            0      0.00%     75.34% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc            0      0.00%     75.34% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     75.34% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     75.34% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     75.34% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     75.34% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     75.34% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     75.34% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     75.34% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     75.34% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     75.34% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     75.34% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     75.34% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     75.34% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     75.34% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     75.34% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     75.34% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     75.34% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     75.34% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     75.34% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     75.34% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     75.34% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     75.34% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     75.34% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     75.34% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     75.34% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     75.34% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     75.34% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     75.34% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     75.34% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     75.34% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead      4625862      9.25%     84.59% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite      2744476      5.49%     90.08% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead      4351978      8.70%     98.78% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite       607693      1.22%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total     50000006                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples       3866081                       # number cycles where commit BW limit reached (Cycle)
system.cpu.dcache.demandHits::cpu.data       10757932                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total          10757932                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data      10757932                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total         10757932                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data      5560751                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total         5560751                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data      5560751                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total        5560751                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data 297761858507                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total 297761858507                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data 297761858507                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total 297761858507                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data     16318683                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total      16318683                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data     16318683                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total     16318683                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.340760                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.340760                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.340760                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.340760                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 53547.058393                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.demandAvgMissLatency::total 53547.058393                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 53547.058393                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::total 53547.058393                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.blockedCycles::no_mshrs       660747                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets         5172                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs        42915                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets          185                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs      15.396645                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets    27.956757                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks       951177                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total            951177                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::cpu.data      3665290                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total       3665290                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::cpu.data      3665290                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total      3665290                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::cpu.data      1895461                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total      1895461                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data      1895461                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total      1895461                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrUncacheable::cpu.data            2                       # number of overall MSHR uncacheable misses (Count)
system.cpu.dcache.overallMshrUncacheable::total            2                       # number of overall MSHR uncacheable misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data 105926625032                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total 105926625032                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data 105926625032                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total 105926625032                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.116153                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.116153                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.116153                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.116153                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 55884.360075                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 55884.360075                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 55884.360075                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 55884.360075                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.replacements                1893411                       # number of replacements (Count)
system.cpu.dcache.ReadReq.hits::cpu.data      8683857                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total         8683857                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data      4282659                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total       4282659                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data 201236100500                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total 201236100500                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data     12966516                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total     12966516                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.330286                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.330286                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 46988.588281                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 46988.588281                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::cpu.data      2704436                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total      2704436                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrMisses::cpu.data      1578223                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total      1578223                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data  81072690500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total  81072690500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.121715                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.121715                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 51369.603979                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 51369.603979                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::cpu.data      2074075                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total        2074075                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data      1278092                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total      1278092                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data  96525758007                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total  96525758007                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data      3352167                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total      3352167                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.381273                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.381273                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 75523.325400                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 75523.325400                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrHits::cpu.data       960854                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrHits::total       960854                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrMisses::cpu.data       317238                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total       317238                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrUncacheable::cpu.data            2                       # number of WriteReq MSHR uncacheable (Count)
system.cpu.dcache.WriteReq.mshrUncacheable::total            2                       # number of WriteReq MSHR uncacheable (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data  24853934532                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total  24853934532                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.094637                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.094637                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 78344.758610                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 78344.758610                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  50255349500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse          2047.208258                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs             12647389                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs            1893411                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs               6.679685                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick              153500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data  2047.208258                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data     0.999613                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total        0.999613                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024         2048                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0          275                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1         1773                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses          132444923                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses         132444923                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  50255349500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.decode.idleCycles                  3719245                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles              80346549                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                  12457292                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles               3090869                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                 883877                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved              9841133                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                  1253                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts              106076002                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                  6956                       # Number of squashed instructions handled by decode (Count)
system.cpu.dtb_walker_cache.demandHits::cpu.mmu.dtb.walker      1151681                       # number of demand (read+write) hits (Count)
system.cpu.dtb_walker_cache.demandHits::total      1151681                       # number of demand (read+write) hits (Count)
system.cpu.dtb_walker_cache.overallHits::cpu.mmu.dtb.walker      1151681                       # number of overall hits (Count)
system.cpu.dtb_walker_cache.overallHits::total      1151681                       # number of overall hits (Count)
system.cpu.dtb_walker_cache.demandMisses::cpu.mmu.dtb.walker       127217                       # number of demand (read+write) misses (Count)
system.cpu.dtb_walker_cache.demandMisses::total       127217                       # number of demand (read+write) misses (Count)
system.cpu.dtb_walker_cache.overallMisses::cpu.mmu.dtb.walker       127217                       # number of overall misses (Count)
system.cpu.dtb_walker_cache.overallMisses::total       127217                       # number of overall misses (Count)
system.cpu.dtb_walker_cache.demandMissLatency::cpu.mmu.dtb.walker   9514814500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dtb_walker_cache.demandMissLatency::total   9514814500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dtb_walker_cache.overallMissLatency::cpu.mmu.dtb.walker   9514814500                       # number of overall miss ticks (Tick)
system.cpu.dtb_walker_cache.overallMissLatency::total   9514814500                       # number of overall miss ticks (Tick)
system.cpu.dtb_walker_cache.demandAccesses::cpu.mmu.dtb.walker      1278898                       # number of demand (read+write) accesses (Count)
system.cpu.dtb_walker_cache.demandAccesses::total      1278898                       # number of demand (read+write) accesses (Count)
system.cpu.dtb_walker_cache.overallAccesses::cpu.mmu.dtb.walker      1278898                       # number of overall (read+write) accesses (Count)
system.cpu.dtb_walker_cache.overallAccesses::total      1278898                       # number of overall (read+write) accesses (Count)
system.cpu.dtb_walker_cache.demandMissRate::cpu.mmu.dtb.walker     0.099474                       # miss rate for demand accesses (Ratio)
system.cpu.dtb_walker_cache.demandMissRate::total     0.099474                       # miss rate for demand accesses (Ratio)
system.cpu.dtb_walker_cache.overallMissRate::cpu.mmu.dtb.walker     0.099474                       # miss rate for overall accesses (Ratio)
system.cpu.dtb_walker_cache.overallMissRate::total     0.099474                       # miss rate for overall accesses (Ratio)
system.cpu.dtb_walker_cache.demandAvgMissLatency::cpu.mmu.dtb.walker 74792.004999                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dtb_walker_cache.demandAvgMissLatency::total 74792.004999                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dtb_walker_cache.overallAvgMissLatency::cpu.mmu.dtb.walker 74792.004999                       # average overall miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.overallAvgMissLatency::total 74792.004999                       # average overall miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dtb_walker_cache.demandMshrMisses::cpu.mmu.dtb.walker       127217                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dtb_walker_cache.demandMshrMisses::total       127217                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dtb_walker_cache.overallMshrMisses::cpu.mmu.dtb.walker       127217                       # number of overall MSHR misses (Count)
system.cpu.dtb_walker_cache.overallMshrMisses::total       127217                       # number of overall MSHR misses (Count)
system.cpu.dtb_walker_cache.demandMshrMissLatency::cpu.mmu.dtb.walker   9387597500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.demandMshrMissLatency::total   9387597500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.overallMshrMissLatency::cpu.mmu.dtb.walker   9387597500                       # number of overall MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.overallMshrMissLatency::total   9387597500                       # number of overall MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.demandMshrMissRate::cpu.mmu.dtb.walker     0.099474                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dtb_walker_cache.demandMshrMissRate::total     0.099474                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dtb_walker_cache.overallMshrMissRate::cpu.mmu.dtb.walker     0.099474                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dtb_walker_cache.overallMshrMissRate::total     0.099474                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dtb_walker_cache.demandAvgMshrMissLatency::cpu.mmu.dtb.walker 73792.004999                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.demandAvgMshrMissLatency::total 73792.004999                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.overallAvgMshrMissLatency::cpu.mmu.dtb.walker 73792.004999                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.overallAvgMshrMissLatency::total 73792.004999                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.replacements       127201                       # number of replacements (Count)
system.cpu.dtb_walker_cache.ReadReq.hits::cpu.mmu.dtb.walker      1151681                       # number of ReadReq hits (Count)
system.cpu.dtb_walker_cache.ReadReq.hits::total      1151681                       # number of ReadReq hits (Count)
system.cpu.dtb_walker_cache.ReadReq.misses::cpu.mmu.dtb.walker       127217                       # number of ReadReq misses (Count)
system.cpu.dtb_walker_cache.ReadReq.misses::total       127217                       # number of ReadReq misses (Count)
system.cpu.dtb_walker_cache.ReadReq.missLatency::cpu.mmu.dtb.walker   9514814500                       # number of ReadReq miss ticks (Tick)
system.cpu.dtb_walker_cache.ReadReq.missLatency::total   9514814500                       # number of ReadReq miss ticks (Tick)
system.cpu.dtb_walker_cache.ReadReq.accesses::cpu.mmu.dtb.walker      1278898                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dtb_walker_cache.ReadReq.accesses::total      1278898                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dtb_walker_cache.ReadReq.missRate::cpu.mmu.dtb.walker     0.099474                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dtb_walker_cache.ReadReq.missRate::total     0.099474                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dtb_walker_cache.ReadReq.avgMissLatency::cpu.mmu.dtb.walker 74792.004999                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.ReadReq.avgMissLatency::total 74792.004999                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.ReadReq.mshrMisses::cpu.mmu.dtb.walker       127217                       # number of ReadReq MSHR misses (Count)
system.cpu.dtb_walker_cache.ReadReq.mshrMisses::total       127217                       # number of ReadReq MSHR misses (Count)
system.cpu.dtb_walker_cache.ReadReq.mshrMissLatency::cpu.mmu.dtb.walker   9387597500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.ReadReq.mshrMissLatency::total   9387597500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.ReadReq.mshrMissRate::cpu.mmu.dtb.walker     0.099474                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dtb_walker_cache.ReadReq.mshrMissRate::total     0.099474                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dtb_walker_cache.ReadReq.avgMshrMissLatency::cpu.mmu.dtb.walker 73792.004999                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.ReadReq.avgMshrMissLatency::total 73792.004999                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  50255349500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dtb_walker_cache.tags.tagsInUse    15.994936                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dtb_walker_cache.tags.totalRefs      1272788                       # Total number of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.sampledRefs       127201                       # Sample count of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.avgRefs    10.006116                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dtb_walker_cache.tags.warmupTick      1547500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dtb_walker_cache.tags.occupancies::cpu.mmu.dtb.walker    15.994936                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dtb_walker_cache.tags.avgOccs::cpu.mmu.dtb.walker     0.999684                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dtb_walker_cache.tags.avgOccs::total     0.999684                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dtb_walker_cache.tags.occupanciesTaskId::1024           16                       # Occupied blocks per task id (Count)
system.cpu.dtb_walker_cache.tags.ageTaskId_1024::1           15                       # Occupied blocks per task id, per block age (Count)
system.cpu.dtb_walker_cache.tags.ageTaskId_1024::2            1                       # Occupied blocks per task id, per block age (Count)
system.cpu.dtb_walker_cache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dtb_walker_cache.tags.tagAccesses      2685013                       # Number of tag accesses (Count)
system.cpu.dtb_walker_cache.tags.dataAccesses      2685013                       # Number of data accesses (Count)
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  50255349500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.fetch.icacheStallCycles              29462                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu.fetch.insts                      122365621                       # Number of instructions fetch has processed (Count)
system.cpu.fetch.branches                    11488752                       # Number of branches that fetch encountered (Count)
system.cpu.fetch.predictedBranches           11488752                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                      99574290                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                 1770146                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.tlbCycles                       4929                       # Number of cycles fetch has spent waiting for tlb (Cycle)
system.cpu.fetch.miscStallCycles                  540                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu.fetch.pendingTrapStallCycles          2077                       # Number of stall cycles due to pending traps (Cycle)
system.cpu.fetch.icacheWaitRetryStallCycles         1461                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu.fetch.cacheLines                   8619352                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                   312                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.tlbSquashes                       10                       # Number of outstanding ITLB misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples          100497832                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              1.217595                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             2.576625                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                 76934128     76.55%     76.55% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                  2951093      2.94%     79.49% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                  3229722      3.21%     82.70% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                  2217931      2.21%     84.91% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                  2359207      2.35%     87.26% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                   755185      0.75%     88.01% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                  1120958      1.12%     89.12% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                  1074072      1.07%     90.19% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                  9855536      9.81%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total            100497832                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.branchRate                  0.114304                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetch.rate                        1.217439                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.icache.demandHits::cpu.inst        8618732                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total           8618732                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst       8618732                       # number of overall hits (Count)
system.cpu.icache.overallHits::total          8618732                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst          613                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total             613                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst          613                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total            613                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst     38005995                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total     38005995                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst     38005995                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total     38005995                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst      8619345                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total       8619345                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst      8619345                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total      8619345                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.000071                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.000071                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.000071                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.000071                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 61999.991843                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.demandAvgMissLatency::total 61999.991843                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 61999.991843                       # average overall miss latency ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::total 61999.991843                       # average overall miss latency ((Tick/Count))
system.cpu.icache.blockedCycles::no_mshrs         8277                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs           86                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs      96.244186                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.demandMshrHits::cpu.inst          140                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.demandMshrHits::total           140                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.overallMshrHits::cpu.inst          140                       # number of overall MSHR hits (Count)
system.cpu.icache.overallMshrHits::total          140                       # number of overall MSHR hits (Count)
system.cpu.icache.demandMshrMisses::cpu.inst          473                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total          473                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst          473                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total          473                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst     31658496                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total     31658496                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst     31658496                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total     31658496                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.000055                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.000055                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.000055                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.000055                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 66931.281184                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 66931.281184                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 66931.281184                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 66931.281184                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.replacements                      0                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst      8618732                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total         8618732                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst          613                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total           613                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst     38005995                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total     38005995                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst      8619345                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total      8619345                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.000071                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.000071                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 61999.991843                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 61999.991843                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrHits::cpu.inst          140                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrHits::total          140                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrMisses::cpu.inst          473                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total          473                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst     31658496                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total     31658496                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.000055                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.000055                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 66931.281184                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 66931.281184                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  50255349500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse           418.200236                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs                    0                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs                  0                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs                    nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick               78500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst   418.200236                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst     0.204199                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total        0.204199                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024          473                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::2            2                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::3            2                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::4          469                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024     0.230957                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses           68955233                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses          68955233                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  50255349500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.iew.idleCycles                           0                       # Number of cycles IEW is idle (Cycle)
system.cpu.iew.squashCycles                    883877                       # Number of cycles IEW is squashing (Cycle)
system.cpu.iew.blockCycles                   21847754                       # Number of cycles IEW is blocking (Cycle)
system.cpu.iew.unblockCycles                 22566952                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.iew.dispatchedInsts               93316633                       # Number of instructions dispatched to IQ (Count)
system.cpu.iew.dispSquashedInsts                82421                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.iew.dispLoadInsts                 16364759                       # Number of dispatched load instructions (Count)
system.cpu.iew.dispStoreInsts                 5554614                       # Number of dispatched store instructions (Count)
system.cpu.iew.dispNonSpecInsts                    34                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iew.iqFullEvents                    183928                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.iew.lsqFullEvents                 22223917                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.iew.memOrderViolationEvents           5658                       # Number of memory order violations (Count)
system.cpu.iew.predictedTakenIncorrect         486932                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.iew.predictedNotTakenIncorrect       522831                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.iew.branchMispredicts              1009763                       # Number of branch mispredicts detected at execute (Count)
system.cpu.iew.instsToCommit                 74032976                       # Cumulative count of insts sent to commit (Count)
system.cpu.iew.writebackCount                73571584                       # Cumulative count of insts written-back (Count)
system.cpu.iew.producerInst                  47482518                       # Number of instructions producing a value (Count)
system.cpu.iew.consumerInst                  68936752                       # Number of instructions consuming a value (Count)
system.cpu.iew.wbRate                        0.731978                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.iew.wbFanout                      0.688784                       # Average fanout of values written-back ((Count/Count))
system.cpu.itb_walker_cache.demandHits::cpu.mmu.itb.walker           87                       # number of demand (read+write) hits (Count)
system.cpu.itb_walker_cache.demandHits::total           87                       # number of demand (read+write) hits (Count)
system.cpu.itb_walker_cache.overallHits::cpu.mmu.itb.walker           87                       # number of overall hits (Count)
system.cpu.itb_walker_cache.overallHits::total           87                       # number of overall hits (Count)
system.cpu.itb_walker_cache.demandMisses::cpu.mmu.itb.walker           42                       # number of demand (read+write) misses (Count)
system.cpu.itb_walker_cache.demandMisses::total           42                       # number of demand (read+write) misses (Count)
system.cpu.itb_walker_cache.overallMisses::cpu.mmu.itb.walker           42                       # number of overall misses (Count)
system.cpu.itb_walker_cache.overallMisses::total           42                       # number of overall misses (Count)
system.cpu.itb_walker_cache.demandMissLatency::cpu.mmu.itb.walker      2765500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.itb_walker_cache.demandMissLatency::total      2765500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.itb_walker_cache.overallMissLatency::cpu.mmu.itb.walker      2765500                       # number of overall miss ticks (Tick)
system.cpu.itb_walker_cache.overallMissLatency::total      2765500                       # number of overall miss ticks (Tick)
system.cpu.itb_walker_cache.demandAccesses::cpu.mmu.itb.walker          129                       # number of demand (read+write) accesses (Count)
system.cpu.itb_walker_cache.demandAccesses::total          129                       # number of demand (read+write) accesses (Count)
system.cpu.itb_walker_cache.overallAccesses::cpu.mmu.itb.walker          129                       # number of overall (read+write) accesses (Count)
system.cpu.itb_walker_cache.overallAccesses::total          129                       # number of overall (read+write) accesses (Count)
system.cpu.itb_walker_cache.demandMissRate::cpu.mmu.itb.walker     0.325581                       # miss rate for demand accesses (Ratio)
system.cpu.itb_walker_cache.demandMissRate::total     0.325581                       # miss rate for demand accesses (Ratio)
system.cpu.itb_walker_cache.overallMissRate::cpu.mmu.itb.walker     0.325581                       # miss rate for overall accesses (Ratio)
system.cpu.itb_walker_cache.overallMissRate::total     0.325581                       # miss rate for overall accesses (Ratio)
system.cpu.itb_walker_cache.demandAvgMissLatency::cpu.mmu.itb.walker 65845.238095                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.itb_walker_cache.demandAvgMissLatency::total 65845.238095                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.itb_walker_cache.overallAvgMissLatency::cpu.mmu.itb.walker 65845.238095                       # average overall miss latency ((Tick/Count))
system.cpu.itb_walker_cache.overallAvgMissLatency::total 65845.238095                       # average overall miss latency ((Tick/Count))
system.cpu.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.itb_walker_cache.demandMshrMisses::cpu.mmu.itb.walker           42                       # number of demand (read+write) MSHR misses (Count)
system.cpu.itb_walker_cache.demandMshrMisses::total           42                       # number of demand (read+write) MSHR misses (Count)
system.cpu.itb_walker_cache.overallMshrMisses::cpu.mmu.itb.walker           42                       # number of overall MSHR misses (Count)
system.cpu.itb_walker_cache.overallMshrMisses::total           42                       # number of overall MSHR misses (Count)
system.cpu.itb_walker_cache.demandMshrMissLatency::cpu.mmu.itb.walker      2723500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.demandMshrMissLatency::total      2723500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.overallMshrMissLatency::cpu.mmu.itb.walker      2723500                       # number of overall MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.overallMshrMissLatency::total      2723500                       # number of overall MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.demandMshrMissRate::cpu.mmu.itb.walker     0.325581                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.itb_walker_cache.demandMshrMissRate::total     0.325581                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.itb_walker_cache.overallMshrMissRate::cpu.mmu.itb.walker     0.325581                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.itb_walker_cache.overallMshrMissRate::total     0.325581                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.itb_walker_cache.demandAvgMshrMissLatency::cpu.mmu.itb.walker 64845.238095                       # average overall mshr miss latency ((Tick/Count))
system.cpu.itb_walker_cache.demandAvgMshrMissLatency::total 64845.238095                       # average overall mshr miss latency ((Tick/Count))
system.cpu.itb_walker_cache.overallAvgMshrMissLatency::cpu.mmu.itb.walker 64845.238095                       # average overall mshr miss latency ((Tick/Count))
system.cpu.itb_walker_cache.overallAvgMshrMissLatency::total 64845.238095                       # average overall mshr miss latency ((Tick/Count))
system.cpu.itb_walker_cache.replacements           30                       # number of replacements (Count)
system.cpu.itb_walker_cache.ReadReq.hits::cpu.mmu.itb.walker           87                       # number of ReadReq hits (Count)
system.cpu.itb_walker_cache.ReadReq.hits::total           87                       # number of ReadReq hits (Count)
system.cpu.itb_walker_cache.ReadReq.misses::cpu.mmu.itb.walker           42                       # number of ReadReq misses (Count)
system.cpu.itb_walker_cache.ReadReq.misses::total           42                       # number of ReadReq misses (Count)
system.cpu.itb_walker_cache.ReadReq.missLatency::cpu.mmu.itb.walker      2765500                       # number of ReadReq miss ticks (Tick)
system.cpu.itb_walker_cache.ReadReq.missLatency::total      2765500                       # number of ReadReq miss ticks (Tick)
system.cpu.itb_walker_cache.ReadReq.accesses::cpu.mmu.itb.walker          129                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.itb_walker_cache.ReadReq.accesses::total          129                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.itb_walker_cache.ReadReq.missRate::cpu.mmu.itb.walker     0.325581                       # miss rate for ReadReq accesses (Ratio)
system.cpu.itb_walker_cache.ReadReq.missRate::total     0.325581                       # miss rate for ReadReq accesses (Ratio)
system.cpu.itb_walker_cache.ReadReq.avgMissLatency::cpu.mmu.itb.walker 65845.238095                       # average ReadReq miss latency ((Tick/Count))
system.cpu.itb_walker_cache.ReadReq.avgMissLatency::total 65845.238095                       # average ReadReq miss latency ((Tick/Count))
system.cpu.itb_walker_cache.ReadReq.mshrMisses::cpu.mmu.itb.walker           42                       # number of ReadReq MSHR misses (Count)
system.cpu.itb_walker_cache.ReadReq.mshrMisses::total           42                       # number of ReadReq MSHR misses (Count)
system.cpu.itb_walker_cache.ReadReq.mshrMissLatency::cpu.mmu.itb.walker      2723500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.ReadReq.mshrMissLatency::total      2723500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.ReadReq.mshrMissRate::cpu.mmu.itb.walker     0.325581                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.itb_walker_cache.ReadReq.mshrMissRate::total     0.325581                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.itb_walker_cache.ReadReq.avgMshrMissLatency::cpu.mmu.itb.walker 64845.238095                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.itb_walker_cache.ReadReq.avgMshrMissLatency::total 64845.238095                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  50255349500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.itb_walker_cache.tags.tagsInUse    11.552333                       # Average ticks per tags in use ((Tick/Count))
system.cpu.itb_walker_cache.tags.totalRefs           94                       # Total number of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.sampledRefs           30                       # Sample count of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.avgRefs     3.133333                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.itb_walker_cache.tags.warmupTick      1285500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.itb_walker_cache.tags.occupancies::cpu.mmu.itb.walker    11.552333                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.itb_walker_cache.tags.avgOccs::cpu.mmu.itb.walker     0.722021                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.itb_walker_cache.tags.avgOccs::total     0.722021                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.itb_walker_cache.tags.occupanciesTaskId::1024           12                       # Occupied blocks per task id (Count)
system.cpu.itb_walker_cache.tags.ageTaskId_1024::4           12                       # Occupied blocks per task id, per block age (Count)
system.cpu.itb_walker_cache.tags.ratioOccsTaskId::1024     0.750000                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.itb_walker_cache.tags.tagAccesses          300                       # Number of tag accesses (Count)
system.cpu.itb_walker_cache.tags.dataAccesses          300                       # Number of data accesses (Count)
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  50255349500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.lsq0.forwLoads                      333218                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                 7386900                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                 2722                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                5658                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                2202445                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                   49                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                  41427                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples            8977839                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean             42.316372                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev            90.877724                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9                6356344     70.80%     70.80% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19               125959      1.40%     72.20% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29                52647      0.59%     72.79% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39                43736      0.49%     73.28% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49                44010      0.49%     73.77% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59                51153      0.57%     74.34% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69                61785      0.69%     75.03% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79                70536      0.79%     75.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::80-89               117252      1.31%     77.12% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::90-99               161959      1.80%     78.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::100-109             768284      8.56%     87.48% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119             283556      3.16%     90.64% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::120-129              87155      0.97%     91.61% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139             103328      1.15%     92.76% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149              69329      0.77%     93.53% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159              40928      0.46%     93.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169              85898      0.96%     94.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179              62475      0.70%     95.64% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::180-189              29198      0.33%     95.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::190-199              19731      0.22%     96.18% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::200-209              16790      0.19%     96.37% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::210-219              17089      0.19%     96.56% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::220-229              17513      0.20%     96.76% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::230-239              15683      0.17%     96.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::240-249              19401      0.22%     97.15% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::250-259              18219      0.20%     97.35% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::260-269              14332      0.16%     97.51% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::270-279              21454      0.24%     97.75% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::280-289              17035      0.19%     97.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::290-299              12153      0.14%     98.07% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows           172907      1.93%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value             4508                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total              8977839                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.dtb.readHits                  13318407                       # read hits (Count)
system.cpu.mmu.dtb.readMisses                  398400                       # read misses (Count)
system.cpu.mmu.dtb.readAccesses              13716807                       # read accesses (Count)
system.cpu.mmu.dtb.writeHits                  4045730                       # write hits (Count)
system.cpu.mmu.dtb.writeMisses                  73140                       # write misses (Count)
system.cpu.mmu.dtb.writeAccesses              4118870                       # write accesses (Count)
system.cpu.mmu.dtb.hits                      17364137                       # Total TLB (read and write) hits (Count)
system.cpu.mmu.dtb.misses                      471540                       # Total TLB (read and write) misses (Count)
system.cpu.mmu.dtb.accesses                  17835677                       # Total TLB (read and write) accesses (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  50255349500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.readHits                   8619332                       # read hits (Count)
system.cpu.mmu.itb.readMisses                      45                       # read misses (Count)
system.cpu.mmu.itb.readAccesses               8619377                       # read accesses (Count)
system.cpu.mmu.itb.writeHits                        0                       # write hits (Count)
system.cpu.mmu.itb.writeMisses                      0                       # write misses (Count)
system.cpu.mmu.itb.writeAccesses                    0                       # write accesses (Count)
system.cpu.mmu.itb.hits                       8619332                       # Total TLB (read and write) hits (Count)
system.cpu.mmu.itb.misses                          45                       # Total TLB (read and write) misses (Count)
system.cpu.mmu.itb.accesses                   8619377                       # Total TLB (read and write) accesses (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  50255349500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON  50255349500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                 883877                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                  5406005                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                64146574                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles           2015                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                  13604885                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles              16454476                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts              101092322                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents                844074                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents                4091730                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.LQFullEvents                8185988                       # Number of times rename has blocked due to LQ full (Count)
system.cpu.rename.SQFullEvents                4088655                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.renamedOperands            76130178                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                   146226740                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                115183731                       # Number of integer rename lookups (Count)
system.cpu.rename.fpLookups                  27841806                       # Number of floating rename lookups (Count)
system.cpu.rename.committedMaps              37316340                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                 38813723                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                      35                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                  35                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                  16599187                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                        183782119                       # The number of ROB reads (Count)
system.cpu.rob.writes                       192936041                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                 50000006                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                   50000006                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.iobus.power_state.pwrStateResidencyTicks::UNDEFINED  50255349500                       # Cumulative time (in ticks) in various power states (Tick)
system.iocache.blockedCycles::no_mshrs              0                       # number of cycles access was blocked (Cycle)
system.iocache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.iocache.blockedCauses::no_mshrs              0                       # number of times access was blocked (Count)
system.iocache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.iocache.avgBlocked::no_mshrs               nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.iocache.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.iocache.replacements                         0                       # number of replacements (Count)
system.iocache.power_state.pwrStateResidencyTicks::UNDEFINED  50255349500                       # Cumulative time (in ticks) in various power states (Tick)
system.iocache.tags.tagsInUse                       0                       # Average ticks per tags in use ((Tick/Count))
system.iocache.tags.totalRefs                       0                       # Total number of references to valid blocks. (Count)
system.iocache.tags.sampledRefs                     0                       # Sample count of references to valid blocks. (Count)
system.iocache.tags.avgRefs                       nan                       # Average number of references to valid blocks. ((Count/Count))
system.iocache.tags.warmupTick                      0                       # The tick when the warmup percentage was hit. (Tick)
system.iocache.tags.tagAccesses                     0                       # Number of tag accesses (Count)
system.iocache.tags.dataAccesses                    0                       # Number of data accesses (Count)
system.iocache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  50255349500                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.demandHits::cpu.data                 497399                       # number of demand (read+write) hits (Count)
system.l2.demandHits::total                    497399                       # number of demand (read+write) hits (Count)
system.l2.overallHits::cpu.data                497399                       # number of overall hits (Count)
system.l2.overallHits::total                   497399                       # number of overall hits (Count)
system.l2.demandMisses::cpu.mmu.dtb.walker       127217                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.mmu.itb.walker           42                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.inst                  473                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.data              1398062                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::total                 1525794                       # number of demand (read+write) misses (Count)
system.l2.overallMisses::cpu.mmu.dtb.walker       127217                       # number of overall misses (Count)
system.l2.overallMisses::cpu.mmu.itb.walker           42                       # number of overall misses (Count)
system.l2.overallMisses::cpu.inst                 473                       # number of overall misses (Count)
system.l2.overallMisses::cpu.data             1398062                       # number of overall misses (Count)
system.l2.overallMisses::total                1525794                       # number of overall misses (Count)
system.l2.demandMissLatency::cpu.mmu.dtb.walker   9191314500                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.mmu.itb.walker      2660000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.inst        31175500                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.data    102517974486                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::total       111743124486                       # number of demand (read+write) miss ticks (Tick)
system.l2.overallMissLatency::cpu.mmu.dtb.walker   9191314500                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.mmu.itb.walker      2660000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.inst       31175500                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.data   102517974486                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::total      111743124486                       # number of overall miss ticks (Tick)
system.l2.demandAccesses::cpu.mmu.dtb.walker       127217                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.mmu.itb.walker           42                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.inst                473                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.data            1895461                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::total               2023193                       # number of demand (read+write) accesses (Count)
system.l2.overallAccesses::cpu.mmu.dtb.walker       127217                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.mmu.itb.walker           42                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.inst               473                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.data           1895461                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::total              2023193                       # number of overall (read+write) accesses (Count)
system.l2.demandMissRate::cpu.mmu.dtb.walker            1                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.mmu.itb.walker            1                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.inst                  1                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.data           0.737584                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::total              0.754151                       # miss rate for demand accesses (Ratio)
system.l2.overallMissRate::cpu.mmu.dtb.walker            1                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.mmu.itb.walker            1                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.inst                 1                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.data          0.737584                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::total             0.754151                       # miss rate for overall accesses (Ratio)
system.l2.demandAvgMissLatency::cpu.mmu.dtb.walker 72249.105858                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.mmu.itb.walker 63333.333333                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.inst 65910.147992                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.data 73328.632411                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::total    73236.049222                       # average overall miss latency in ticks ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.mmu.dtb.walker 72249.105858                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.mmu.itb.walker 63333.333333                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.inst 65910.147992                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.data 73328.632411                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::total   73236.049222                       # average overall miss latency ((Tick/Count))
system.l2.blockedCycles::no_mshrs                   0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCauses::no_mshrs                   0                       # number of times access was blocked (Count)
system.l2.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
system.l2.avgBlocked::no_mshrs                    nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.writebacks::writebacks               437397                       # number of writebacks (Count)
system.l2.writebacks::total                    437397                       # number of writebacks (Count)
system.l2.demandMshrMisses::cpu.mmu.dtb.walker       127217                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.mmu.itb.walker           42                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.inst              473                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.data          1398062                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::total             1525794                       # number of demand (read+write) MSHR misses (Count)
system.l2.overallMshrMisses::cpu.mmu.dtb.walker       127217                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.mmu.itb.walker           42                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.inst             473                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.data         1398062                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::total            1525794                       # number of overall MSHR misses (Count)
system.l2.overallMshrUncacheable::cpu.data            2                       # number of overall MSHR uncacheable misses (Count)
system.l2.overallMshrUncacheable::total             2                       # number of overall MSHR uncacheable misses (Count)
system.l2.demandMshrMissLatency::cpu.mmu.dtb.walker   8936880500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.mmu.itb.walker      2576000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.inst     30229500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.data  99721854486                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::total   108691540486                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.mmu.dtb.walker   8936880500                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.mmu.itb.walker      2576000                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.inst     30229500                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.data  99721854486                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::total  108691540486                       # number of overall MSHR miss ticks (Tick)
system.l2.demandMshrMissRate::cpu.mmu.dtb.walker            1                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.mmu.itb.walker            1                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.inst              1                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.data       0.737584                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::total          0.754151                       # mshr miss ratio for demand accesses (Ratio)
system.l2.overallMshrMissRate::cpu.mmu.dtb.walker            1                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.mmu.itb.walker            1                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.inst             1                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.data      0.737584                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::total         0.754151                       # mshr miss ratio for overall accesses (Ratio)
system.l2.demandAvgMshrMissLatency::cpu.mmu.dtb.walker 70249.105858                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.mmu.itb.walker 61333.333333                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.inst 63910.147992                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.data 71328.635272                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::total 71236.051843                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.mmu.dtb.walker 70249.105858                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.mmu.itb.walker 61333.333333                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.inst 63910.147992                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.data 71328.635272                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::total 71236.051843                       # average overall mshr miss latency ((Tick/Count))
system.l2.replacements                         437397                       # number of replacements (Count)
system.l2.CleanEvict.mshrMisses::writebacks      1068390                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMisses::total        1068390                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.ReadCleanReq.misses::cpu.inst           473                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::total              473                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.missLatency::cpu.inst     31175500                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::total     31175500                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.accesses::cpu.inst          473                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::total            473                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.missRate::cpu.inst            1                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::total              1                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMissLatency::cpu.inst 65910.147992                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::total 65910.147992                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.mshrMisses::cpu.inst          473                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::total          473                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMissLatency::cpu.inst     30229500                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::total     30229500                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissRate::cpu.inst            1                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::total            1                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMshrMissLatency::cpu.inst 63910.147992                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::total 63910.147992                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.hits::cpu.data              72352                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::total                 72352                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.misses::cpu.data           244890                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::total              244890                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.missLatency::cpu.data  24235679486                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::total    24235679486                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.accesses::cpu.data         317242                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::total            317242                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.missRate::cpu.data       0.771934                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::total          0.771934                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMissLatency::cpu.data 98965.574282                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::total 98965.574282                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.mshrMisses::cpu.data       244890                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::total          244890                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMissLatency::cpu.data  23745899486                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::total  23745899486                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissRate::cpu.data     0.771934                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::total      0.771934                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMshrMissLatency::cpu.data 96965.574282                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::total 96965.574282                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.hits::cpu.data         425047                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::total            425047                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.misses::cpu.mmu.dtb.walker       127217                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::cpu.mmu.itb.walker           42                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::cpu.data      1153172                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::total         1280431                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.missLatency::cpu.mmu.dtb.walker   9191314500                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::cpu.mmu.itb.walker      2660000                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::cpu.data  78282295000                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::total  87476269500                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.accesses::cpu.mmu.dtb.walker       127217                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::cpu.mmu.itb.walker           42                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::cpu.data      1578219                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::total       1705478                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.missRate::cpu.mmu.dtb.walker            1                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::cpu.mmu.itb.walker            1                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::cpu.data     0.730679                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::total      0.750775                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMissLatency::cpu.mmu.dtb.walker 72249.105858                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::cpu.mmu.itb.walker 63333.333333                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::cpu.data 67884.318211                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::total 68317.831652                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.mshrMisses::cpu.mmu.dtb.walker       127217                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::cpu.mmu.itb.walker           42                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::cpu.data      1153172                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::total      1280431                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMissLatency::cpu.mmu.dtb.walker   8936880500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::cpu.mmu.itb.walker      2576000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::cpu.data  75975955000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::total  84915411500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissRate::cpu.mmu.dtb.walker            1                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::cpu.mmu.itb.walker            1                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::cpu.data     0.730679                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::total     0.750775                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.mmu.dtb.walker 70249.105858                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.mmu.itb.walker 61333.333333                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.data 65884.321680                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::total 66317.834776                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.WriteReq.mshrUncacheable::cpu.data            2                       # number of WriteReq MSHR uncacheable (Count)
system.l2.WriteReq.mshrUncacheable::total            2                       # number of WriteReq MSHR uncacheable (Count)
system.l2.WritebackDirty.hits::writebacks       951177                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.hits::total           951177                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.accesses::writebacks       951177                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.WritebackDirty.accesses::total       951177                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  50255349500                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.tags.tagsInUse                 15692.761768                       # Average ticks per tags in use ((Tick/Count))
system.l2.tags.totalRefs                      1432195                       # Total number of references to valid blocks. (Count)
system.l2.tags.sampledRefs                     934796                       # Sample count of references to valid blocks. (Count)
system.l2.tags.avgRefs                       1.532094                       # Average number of references to valid blocks. ((Count/Count))
system.l2.tags.warmupTick                    33864000                       # The tick when the warmup percentage was hit. (Tick)
system.l2.tags.occupancies::writebacks   15692.761768                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.avgOccs::writebacks           0.957810                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::total                0.957810                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.occupanciesTaskId::1024          16381                       # Occupied blocks per task id (Count)
system.l2.tags.ageTaskId_1024::0                  232                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::1                 6271                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::2                 9867                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::3                   11                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ratioOccsTaskId::1024         0.999817                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2.tags.tagAccesses                   33293257                       # Number of tag accesses (Count)
system.l2.tags.dataAccesses                  33293257                       # Number of data accesses (Count)
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  50255349500                       # Cumulative time (in ticks) in various power states (Tick)
system.lint.power_state.pwrStateResidencyTicks::UNDEFINED  50255349500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.avgPriority_writebacks::samples    437397.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.mmu.dtb.walker::samples    127217.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.mmu.itb.walker::samples        42.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.inst::samples       473.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.data::samples   1396833.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000017492                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.001181427652                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds        26414                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds        26414                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState             3133219                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState             411941                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                     1525793                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                     437397                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                   1525793                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                   437397                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                   1228                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       2.32                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                      56.66                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6               1525793                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6               437397                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                  597871                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                  394942                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                  198261                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                  102128                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                   58951                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                   42210                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                   31333                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                   26070                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                   27508                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                   13168                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                   9626                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                   7440                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                   5633                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                   4649                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                   3590                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                   1166                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                     19                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                   3041                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                   3708                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                  12210                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                  16116                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                  18098                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                  22848                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                  24163                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                  25448                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                  26143                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                  28166                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                  29969                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                  29922                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                  28383                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                  27215                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                  27102                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                  27256                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                  27463                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::64                  27492                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::65                   4778                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::66                   4099                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::67                   3658                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::68                   3208                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::69                   2761                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::70                   2415                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::71                   2076                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::72                   1807                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::73                   1500                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::74                   1237                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::75                    980                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::76                    796                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::77                    612                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::78                    428                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::79                    304                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::80                    251                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::81                    201                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::82                    153                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::83                    126                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::84                    114                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::85                    113                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::86                     99                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::87                     86                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::88                     70                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::89                     58                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::90                     59                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::91                     48                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::92                     39                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::93                     44                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::94                     41                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::95                     41                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::96                     41                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::97                     41                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::98                     36                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::99                     37                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::100                    36                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::101                    42                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::102                    39                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::103                    31                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::104                    22                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::105                    19                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::106                    19                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::107                    16                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::108                    14                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::109                     6                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::110                     5                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::111                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::112                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::113                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::114                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::115                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::116                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::117                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::118                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::119                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::120                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::121                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::122                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::123                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::124                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::125                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::126                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::127                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.rdPerTurnAround::samples        26414                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::mean      57.717498                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::stdev    794.687493                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::0-1023        26382     99.88%     99.88% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::1024-2047           11      0.04%     99.92% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::2048-3071            3      0.01%     99.93% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::3072-4095            1      0.00%     99.94% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::7168-8191            1      0.00%     99.94% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::8192-9215            2      0.01%     99.95% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::9216-10239            3      0.01%     99.96% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::10240-11263            4      0.02%     99.97% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::21504-22527            1      0.00%     99.98% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::49152-50175            1      0.00%     99.98% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::50176-51199            5      0.02%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::total         26414                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.wrPerTurnAround::samples        26414                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::mean      16.557015                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::gmean     16.496029                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::stdev      1.590654                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::16            21879     82.83%     82.83% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::17              431      1.63%     84.46% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::18             2136      8.09%     92.55% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::19              729      2.76%     95.31% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::20              411      1.56%     96.87% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::21              242      0.92%     97.78% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::22              139      0.53%     98.31% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::23              120      0.45%     98.76% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::24               75      0.28%     99.05% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::25               67      0.25%     99.30% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::26              130      0.49%     99.79% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::27               17      0.06%     99.86% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::28               10      0.04%     99.89% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::29                7      0.03%     99.92% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::30                7      0.03%     99.95% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::31                3      0.01%     99.96% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::32                2      0.01%     99.97% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::34                1      0.00%     99.97% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::36                1      0.00%     99.97% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::38                1      0.00%     99.98% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::39                2      0.01%     99.98% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::41                2      0.01%     99.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::45                1      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::50                1      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::total         26414                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.bytesReadWrQ                   78592                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys                97650752                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys             27993408                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              1943091690.16922283                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys              557023446.82728755                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                   50255332500                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                      25598.81                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::cpu.mmu.dtb.walker      8141888                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.mmu.itb.walker         2688                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.inst        30272                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.data     89397312                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorWriteBytes::writebacks     27989568                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls.requestorReadRate::cpu.mmu.dtb.walker 162010374.636833459139                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.mmu.itb.walker 53486.843226510646                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.inst 602363.734431893681                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.data 1778861611.538489103317                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorWriteRate::writebacks 556947037.051249623299                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::cpu.mmu.dtb.walker       127217                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.mmu.itb.walker           42                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.inst          473                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.data      1398061                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorWriteAccesses::writebacks       437397                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::cpu.mmu.dtb.walker   4809356122                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.mmu.itb.walker      1195778                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.inst     14820866                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.data  53084784832                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorWriteTotalLat::writebacks 2810853498716                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::cpu.mmu.dtb.walker     37804.35                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.mmu.itb.walker     28470.90                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.inst     31333.75                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.data     37970.29                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorWriteAvgLat::writebacks   6426320.94                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::cpu.mmu.dtb.walker      8141888                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.mmu.itb.walker         2688                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.inst        30272                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.data     89475840                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total       97650688                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu.inst        30272                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total        30272                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesWritten::writebacks     27993408                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total     27993408                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.numReads::cpu.mmu.dtb.walker       127217                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.mmu.itb.walker           42                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.inst          473                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.data      1398060                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total         1525792                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::writebacks       437397                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::total         437397                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::cpu.mmu.dtb.walker    162010375                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.mmu.itb.walker        53487                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.inst         602364                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.data     1780424191                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total        1943090417                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu.inst       602364                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total        602364                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::writebacks    557023447                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::total        557023447                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::writebacks    557023447                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.mmu.dtb.walker    162010375                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.mmu.itb.walker        53487                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.inst        602364                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.data    1780424191                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total       2500113864                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts              1524565                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts              437337                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0        41152                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1        39999                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2        43828                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3        43221                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4        41415                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5        42966                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6        44198                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7        46783                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8        53901                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9        54374                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10        48102                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11        44800                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12        48761                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13        47044                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14        45954                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15        46433                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::16        46499                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::17        48938                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::18        56964                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::19        55973                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::20        47252                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::21        48352                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::22        44858                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::23        41738                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::24        55116                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::25        60406                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::26        67821                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::27        50513                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::28        49651                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::29        39176                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::30        38401                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::31        39976                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0        10527                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1        11037                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2        12417                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3        12126                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4        13395                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5        14768                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6        14394                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7        17223                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8        16239                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9        15867                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10        16716                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11        17282                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12        17799                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13        16074                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14        13529                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15        14887                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::16        13299                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::17        14967                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::18        14861                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::19        14283                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::20        13705                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::21        14033                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::22        12196                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::23        12768                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::24        12757                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::25        11454                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::26        13107                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::27        11538                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::28        11732                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::29        11286                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::30        10025                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::31        11046                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat             31242466618                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat            5079850580                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat        57910157598                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                20492.71                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               3332.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           37984.71                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits             1205297                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits             226845                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate            79.06                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate           51.87                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples       529740                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean   237.020002                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean   140.079604                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev   292.027147                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::0-127       250903     47.36%     47.36% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-255       140488     26.52%     73.88% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::256-383        40720      7.69%     81.57% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::384-511        19712      3.72%     85.29% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::512-639        12409      2.34%     87.63% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::640-767         7976      1.51%     89.14% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::768-895         6110      1.15%     90.29% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::896-1023         5094      0.96%     91.25% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::1024-1151        46328      8.75%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total       529740                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesRead              97572160                       # Total bytes read (Byte)
system.mem_ctrls.dram.bytesWritten           27989568                       # Total bytes written (Byte)
system.mem_ctrls.dram.avgRdBW             1941.527837                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW              556.947037                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 19207.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                   13.01                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead               10.11                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite               2.90                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate               73.00                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  50255349500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy    810573001.056002                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy    1077596656.852799                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy   3082939978.540798                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy  880540442.879998                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy 8941227205.949099                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy 40556443710.887962                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy 1644679113.100849                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy  56994000109.267326                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower  1134.088225                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   2304186408                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF   2258900000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  45692263092                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.actEnergy    841617058.464000                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preEnergy    1118885918.539201                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.readEnergy   3329863393.651233                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.writeEnergy  763188922.271995                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.refreshEnergy 8941227205.949099                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actBackEnergy 40916092649.745422                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preBackEnergy 1368338685.504054                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.totalEnergy  57279213834.124718                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.averagePower  1139.763516                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE   1889165638                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::REF   2258900000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  46107283862                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  50255349500                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp             1280902                       # Transaction distribution (Count)
system.membus.transDist::WriteReq                   2                       # Transaction distribution (Count)
system.membus.transDist::WriteResp                  2                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty        437397                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict           1068390                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq             244890                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp            244890                       # Transaction distribution (Count)
system.membus.transDist::ReadCleanReq         1280903                       # Transaction distribution (Count)
system.membus.pktCount_system.l2.mem_side_port::system.lint.pio            4                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls.port      4557372                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2.mem_side_port::total      4557376                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                 4557376                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2.mem_side_port::system.lint.pio           16                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls.port    125644096                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2.mem_side_port::total    125644112                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                125644112                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples            1525795                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                  1525795    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::2                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total              1525795                       # Request fanout histogram (Count)
system.membus.badaddr_responder.power_state.pwrStateResidencyTicks::UNDEFINED  50255349500                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  50255349500                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer2.occupancy                4000                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (Ratio)
system.membus.reqLayer4.occupancy          5481851500                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer4.utilization               0.1                       # Layer utilization (Ratio)
system.membus.respLayer2.occupancy         8012220268                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer2.utilization              0.2                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests        3031580                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests      1506862                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.mmcs.power_state.pwrStateResidencyTicks::UNDEFINED  50255349500                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.transDist::ReadResp            1705949                       # Transaction distribution (Count)
system.tol2bus.transDist::WriteReq                  2                       # Transaction distribution (Count)
system.tol2bus.transDist::WriteResp                 2                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackDirty      1388574                       # Transaction distribution (Count)
system.tol2bus.transDist::CleanEvict          1069465                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExReq            317242                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExResp           317242                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadCleanReq            473                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadSharedReq       1705478                       # Transaction distribution (Count)
system.tol2bus.pktCount_system.cpu.icache.mem_side_port::system.l2.cpu_side_port          946                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      5684335                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.itb_walker_cache.mem_side_port::system.l2.cpu_side_port          114                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.dtb_walker_cache.mem_side_port::system.l2.cpu_side_port       381635                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount::total                6067030                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktSize_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        30272                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port    182184720                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.itb_walker_cache.mem_side_port::system.l2.cpu_side_port         2688                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.dtb_walker_cache.mem_side_port::system.l2.cpu_side_port      8141888                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize::total               190359568                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.snoops                          437397                       # Total snoops (Count)
system.tol2bus.snoopTraffic                  27993408                       # Total snoop traffic (Byte)
system.tol2bus.snoopFanout::samples           2460678                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::mean             0.000437                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::stdev            0.020897                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::0                 2459603     99.96%     99.96% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::1                    1075      0.04%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::2                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::3                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::4                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::max_value               1                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::total             2460678                       # Request fanout histogram (Count)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  50255349500                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.reqLayer0.occupancy         2497936088                       # Layer occupancy (ticks) (Tick)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer0.occupancy            473000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer1.occupancy        1895460000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer2.occupancy             42000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer3.occupancy         127258417                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer3.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.snoop_filter.totRequests       4044280                       # Total number of requests made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleRequests      2021001                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiRequests         1075                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.snoop_filter.totSnoops               0                       # Total number of snoops made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.uartlite.power_state.pwrStateResidencyTicks::UNDEFINED  50255349500                       # Cumulative time (in ticks) in various power states (Tick)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
simSeconds                                   0.058925                       # Number of seconds simulated (Second)
simTicks                                  58925103000                       # Number of ticks simulated (Tick)
finalTick                                109180452500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                   1498.81                       # Real time elapsed on the host (Second)
hostTickRate                                 39314542                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                   32194096                       # Number of bytes of host memory used (Byte)
simInsts                                    100000003                       # Number of instructions simulated (Count)
simOps                                      100000003                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                    66720                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                      66720                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.bridge.power_state.pwrStateResidencyTicks::UNDEFINED  58925103000                       # Cumulative time (in ticks) in various power states (Tick)
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu.numCycles                        117850206                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                        89660605                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                       16                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                       74892084                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                 209266                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined             39660664                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined          26316391                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved                  16                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples           117841940                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               0.635530                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              1.562721                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                  94125981     79.87%     79.87% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                   6767737      5.74%     85.62% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                   4250439      3.61%     89.22% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                   3721141      3.16%     92.38% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                   3152922      2.68%     95.06% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                   2163295      1.84%     96.89% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                   1547093      1.31%     98.21% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                   1157331      0.98%     99.19% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                    956001      0.81%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total             117841940                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                  342193     31.91%     31.91% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%     31.91% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%     31.91% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                  2552      0.24%     32.15% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                103101      9.61%     41.76% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                    10      0.00%     41.76% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                27772      2.59%     44.35% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc               805      0.08%     44.43% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                 55193      5.15%     49.57% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc               240123     22.39%     71.96% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%     71.96% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      0      0.00%     71.96% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%     71.96% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                      0      0.00%     71.96% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%     71.96% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      0      0.00%     71.96% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                     0      0.00%     71.96% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%     71.96% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%     71.96% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0      0.00%     71.96% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%     71.96% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%     71.96% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%     71.96% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%     71.96% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%     71.96% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%     71.96% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%     71.96% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%     71.96% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%     71.96% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%     71.96% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%     71.96% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%     71.96% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%     71.96% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%     71.96% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%     71.96% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%     71.96% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%     71.96% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%     71.96% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%     71.96% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%     71.96% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%     71.96% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%     71.96% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%     71.96% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%     71.96% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%     71.96% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%     71.96% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                 193237     18.02%     89.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                 81652      7.61%     97.59% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead             23737      2.21%     99.81% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite             2065      0.19%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass            5      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu      46312085     61.84%     61.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult          591      0.00%     61.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv             0      0.00%     61.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd       284663      0.38%     62.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp      3681222      4.92%     67.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt       206848      0.28%     67.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult       316621      0.42%     67.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc       467900      0.62%     68.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv       153284      0.20%     68.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc      2200979      2.94%     71.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     71.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd            0      0.00%     71.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     71.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu            0      0.00%     71.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp            0      0.00%     71.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt            0      0.00%     71.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc            0      0.00%     71.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     71.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     71.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift            0      0.00%     71.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     71.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     71.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     71.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd            0      0.00%     71.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     71.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     71.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt            0      0.00%     71.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            0      0.00%     71.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     71.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            0      0.00%     71.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     71.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     71.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     71.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     71.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     71.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     71.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     71.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     71.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     71.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     71.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     71.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     71.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     71.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     71.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     71.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     71.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead     10176199     13.59%     85.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite      4184001      5.59%     90.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead      6104978      8.15%     98.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite       802708      1.07%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total       74892084                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         0.635485                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                             1072440                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.014320                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                239957243                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites               104635714                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses        58538949                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                  28950574                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                 24690394                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses         13007067                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                        0                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                       0                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses               0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                    61289958                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                     14674561                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                           0                       # Number of vector alu accesses (Count)
system.cpu.numInsts                          73009374                       # Number of executed instructions (Count)
system.cpu.numLoadInsts                      15216014                       # Number of load instructions executed (Count)
system.cpu.numSquashedInsts                   1198560                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.numNop                                   0                       # Number of nop insts executed (Count)
system.cpu.numRefs                           19992325                       # Number of memory reference insts executed (Count)
system.cpu.numBranches                       11663015                       # Number of branches executed (Count)
system.cpu.numStoreInsts                      4776311                       # Number of stores executed (Count)
system.cpu.numRate                           0.619510                       # Inst execution rate ((Count/Cycle))
system.cpu.timesIdled                              89                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                            8266                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.committedInsts                    49999997                       # Number of Instructions Simulated (Count)
system.cpu.committedOps                      49999997                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.cpi                               2.357004                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu.totalCpi                          2.357004                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu.ipc                               0.424267                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu.totalIpc                          0.424267                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu.intRegfileReads                   86396324                       # Number of integer regfile reads (Count)
system.cpu.intRegfileWrites                  46986496                       # Number of integer regfile writes (Count)
system.cpu.fpRegfileReads                    15288757                       # Number of floating regfile reads (Count)
system.cpu.fpRegfileWrites                    8683441                       # Number of floating regfile writes (Count)
system.cpu.miscRegfileReads                1011266316                       # number of misc regfile reads (Count)
system.cpu.miscRegfileWrites                  9567876                       # number of misc regfile writes (Count)
system.cpu.lastCommitTick                109180452500                       # The last tick to commit an instruction (Count)
system.cpu.MemDepUnit__0.insertedLoads       18089462                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores       6322531                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads      2633221                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores      1928756                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups                       0                       # Number of BP lookups (Count)
system.cpu.branchPred.condPredicted                 0                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condIncorrect            788142                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.BTBLookups                    0                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio                 nan                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.RASUsed                       0                       # Number of times the RAS was used to get a target. (Count)
system.cpu.branchPred.RASIncorrect               4168                       # Number of incorrect RAS predictions. (Count)
system.cpu.branchPred.indirectLookups               0                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits                  0                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses                0                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted         4194                       # Number of mispredicted indirect branches. (Count)
system.cpu.branchPred.stream_tage.coldMisses            0                       # ittage the provider component lookup hit (Count)
system.cpu.branchPred.stream_tage.capacityMisses            0                       # ittage the alternate prediction lookup hit (Count)
system.cpu.branchPred.stream_tage.compulsoryMisses            0                       # ittage the provider component pred hit (Count)
system.cpu.branchPred.stream_tage.providerTableDist::samples     38127995                       # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::mean     3.646072                       # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::stdev     3.368450                       # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::underflows            0      0.00%      0.00% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::0      9786638     25.67%     25.67% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::1      2628795      6.89%     32.56% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::2      4791670     12.57%     45.13% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::3      5103550     13.39%     58.52% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::4      2642398      6.93%     65.45% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::5      1859984      4.88%     70.32% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::6      2543352      6.67%     76.99% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::7      2462983      6.46%     83.45% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::8      2522625      6.62%     90.07% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::9      1535821      4.03%     94.10% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::10      1095543      2.87%     96.97% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::11       411873      1.08%     98.05% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::12       269044      0.71%     98.76% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::13       225875      0.59%     99.35% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::14       247844      0.65%    100.00% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::15            0      0.00%    100.00% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::16            0      0.00%    100.00% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::17            0      0.00%    100.00% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::18            0      0.00%    100.00% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::19            0      0.00%    100.00% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::20            0      0.00%    100.00% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::21            0      0.00%    100.00% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::overflows            0      0.00%    100.00% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::min_value            0                       # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::max_value           14                       # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::total     38127995                       # the distribution of provider component (Count)
system.cpu.commit.commitSquashedInsts        39734683                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.branchMispredicts            792335                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples    112176220                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     0.445727                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     1.628497                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0       100192088     89.32%     89.32% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1         4071768      3.63%     92.95% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2         1348784      1.20%     94.15% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3         1058926      0.94%     95.09% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4          477076      0.43%     95.52% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5          302388      0.27%     95.79% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6          346964      0.31%     96.10% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7          473953      0.42%     96.52% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8         3904273      3.48%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total    112176220                       # Number of insts commited each cycle (Count)
system.cpu.commit.instsCommitted             49999997                       # Number of instructions committed (Count)
system.cpu.commit.opsCommitted               49999997                       # Number of ops (including micro ops) committed (Count)
system.cpu.commit.memRefs                    14349276                       # Number of memory references committed (Count)
system.cpu.commit.loads                      10260254                       # Number of loads committed (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                           0                       # Number of memory barriers committed (Count)
system.cpu.commit.branches                    8409909                       # Number of branches committed (Count)
system.cpu.commit.vectorInstructions                0                       # Number of committed Vector instructions. (Count)
system.cpu.commit.floating                   10297795                       # Number of committed floating point instructions. (Count)
system.cpu.commit.integer                    47189728                       # Number of committed integer instructions. (Count)
system.cpu.commit.functionCalls                 85297                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu     29997822     60.00%     60.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult          398      0.00%     60.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv            0      0.00%     60.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd       268335      0.54%     60.53% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp      2880368      5.76%     66.29% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt       106016      0.21%     66.51% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult       250878      0.50%     67.01% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc       457273      0.91%     67.92% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv       135027      0.27%     68.19% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc      1554604      3.11%     71.30% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     71.30% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd            0      0.00%     71.30% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     71.30% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu            0      0.00%     71.30% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     71.30% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt            0      0.00%     71.30% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc            0      0.00%     71.30% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     71.30% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     71.30% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     71.30% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     71.30% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     71.30% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     71.30% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     71.30% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     71.30% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     71.30% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     71.30% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     71.30% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     71.30% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     71.30% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     71.30% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     71.30% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     71.30% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     71.30% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     71.30% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     71.30% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     71.30% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     71.30% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     71.30% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     71.30% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     71.30% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     71.30% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     71.30% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     71.30% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     71.30% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     71.30% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead      6344879     12.69%     83.99% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite      3359103      6.72%     90.71% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead      3915375      7.83%     98.54% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite       729919      1.46%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total     49999997                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples       3904273                       # number cycles where commit BW limit reached (Cycle)
system.cpu.dcache.demandHits::cpu.data       13067655                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total          13067655                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data      13067655                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total         13067655                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data      5695425                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total         5695425                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data      5695425                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total        5695425                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data 304330321597                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total 304330321597                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data 304330321597                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total 304330321597                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data     18763080                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total      18763080                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data     18763080                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total     18763080                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.303544                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.303544                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.303544                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.303544                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 53434.172445                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.demandAvgMissLatency::total 53434.172445                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 53434.172445                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::total 53434.172445                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.blockedCycles::no_mshrs       443611                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets         7266                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs        28590                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets          204                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs      15.516299                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets    35.617647                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks      1032593                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total           1032593                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::cpu.data      3671312                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total       3671312                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::cpu.data      3671312                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total      3671312                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::cpu.data      2024113                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total      2024113                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data      2024113                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total      2024113                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data 110434925493                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total 110434925493                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data 110434925493                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total 110434925493                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.107877                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.107877                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.107877                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.107877                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 54559.664156                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 54559.664156                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 54559.664156                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 54559.664156                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.replacements                2024111                       # number of replacements (Count)
system.cpu.dcache.ReadReq.hits::cpu.data     10489926                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total        10489926                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data      4184132                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total       4184132                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data 202144535000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total 202144535000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data     14674058                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total     14674058                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.285138                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.285138                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 48312.179205                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 48312.179205                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::cpu.data      2548557                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total      2548557                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrMisses::cpu.data      1635575                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total      1635575                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data  84041500500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total  84041500500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.111460                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.111460                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 51383.458722                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 51383.458722                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::cpu.data      2577729                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total        2577729                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data      1511293                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total      1511293                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data 102185786597                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total 102185786597                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data      4089022                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total      4089022                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.369598                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.369598                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 67614.808377                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 67614.808377                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrHits::cpu.data      1122755                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrHits::total      1122755                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrMisses::cpu.data       388538                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total       388538                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data  26393424993                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total  26393424993                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.095020                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.095020                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 67930.099483                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 67930.099483                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  58925103000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse                 2048                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs             15097768                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs            2026159                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs               7.451423                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick                   0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data         2048                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total               1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024         2048                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0          699                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1         1329                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::2           20                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses          152128751                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses         152128751                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  58925103000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.decode.idleCycles                  3495410                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles              98576128                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                  11951110                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles               3022357                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                 796935                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved              8825724                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                  1155                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts              100875150                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                  6171                       # Number of squashed instructions handled by decode (Count)
system.cpu.dtb_walker_cache.demandHits::cpu.mmu.dtb.walker      1559266                       # number of demand (read+write) hits (Count)
system.cpu.dtb_walker_cache.demandHits::total      1559266                       # number of demand (read+write) hits (Count)
system.cpu.dtb_walker_cache.overallHits::cpu.mmu.dtb.walker      1559266                       # number of overall hits (Count)
system.cpu.dtb_walker_cache.overallHits::total      1559266                       # number of overall hits (Count)
system.cpu.dtb_walker_cache.demandMisses::cpu.mmu.dtb.walker       248507                       # number of demand (read+write) misses (Count)
system.cpu.dtb_walker_cache.demandMisses::total       248507                       # number of demand (read+write) misses (Count)
system.cpu.dtb_walker_cache.overallMisses::cpu.mmu.dtb.walker       248507                       # number of overall misses (Count)
system.cpu.dtb_walker_cache.overallMisses::total       248507                       # number of overall misses (Count)
system.cpu.dtb_walker_cache.demandMissLatency::cpu.mmu.dtb.walker  17960295000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dtb_walker_cache.demandMissLatency::total  17960295000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dtb_walker_cache.overallMissLatency::cpu.mmu.dtb.walker  17960295000                       # number of overall miss ticks (Tick)
system.cpu.dtb_walker_cache.overallMissLatency::total  17960295000                       # number of overall miss ticks (Tick)
system.cpu.dtb_walker_cache.demandAccesses::cpu.mmu.dtb.walker      1807773                       # number of demand (read+write) accesses (Count)
system.cpu.dtb_walker_cache.demandAccesses::total      1807773                       # number of demand (read+write) accesses (Count)
system.cpu.dtb_walker_cache.overallAccesses::cpu.mmu.dtb.walker      1807773                       # number of overall (read+write) accesses (Count)
system.cpu.dtb_walker_cache.overallAccesses::total      1807773                       # number of overall (read+write) accesses (Count)
system.cpu.dtb_walker_cache.demandMissRate::cpu.mmu.dtb.walker     0.137466                       # miss rate for demand accesses (Ratio)
system.cpu.dtb_walker_cache.demandMissRate::total     0.137466                       # miss rate for demand accesses (Ratio)
system.cpu.dtb_walker_cache.overallMissRate::cpu.mmu.dtb.walker     0.137466                       # miss rate for overall accesses (Ratio)
system.cpu.dtb_walker_cache.overallMissRate::total     0.137466                       # miss rate for overall accesses (Ratio)
system.cpu.dtb_walker_cache.demandAvgMissLatency::cpu.mmu.dtb.walker 72272.793121                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dtb_walker_cache.demandAvgMissLatency::total 72272.793121                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dtb_walker_cache.overallAvgMissLatency::cpu.mmu.dtb.walker 72272.793121                       # average overall miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.overallAvgMissLatency::total 72272.793121                       # average overall miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dtb_walker_cache.demandMshrMisses::cpu.mmu.dtb.walker       248507                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dtb_walker_cache.demandMshrMisses::total       248507                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dtb_walker_cache.overallMshrMisses::cpu.mmu.dtb.walker       248507                       # number of overall MSHR misses (Count)
system.cpu.dtb_walker_cache.overallMshrMisses::total       248507                       # number of overall MSHR misses (Count)
system.cpu.dtb_walker_cache.demandMshrMissLatency::cpu.mmu.dtb.walker  17711788000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.demandMshrMissLatency::total  17711788000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.overallMshrMissLatency::cpu.mmu.dtb.walker  17711788000                       # number of overall MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.overallMshrMissLatency::total  17711788000                       # number of overall MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.demandMshrMissRate::cpu.mmu.dtb.walker     0.137466                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dtb_walker_cache.demandMshrMissRate::total     0.137466                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dtb_walker_cache.overallMshrMissRate::cpu.mmu.dtb.walker     0.137466                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dtb_walker_cache.overallMshrMissRate::total     0.137466                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dtb_walker_cache.demandAvgMshrMissLatency::cpu.mmu.dtb.walker 71272.793121                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.demandAvgMshrMissLatency::total 71272.793121                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.overallAvgMshrMissLatency::cpu.mmu.dtb.walker 71272.793121                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.overallAvgMshrMissLatency::total 71272.793121                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.replacements       248507                       # number of replacements (Count)
system.cpu.dtb_walker_cache.ReadReq.hits::cpu.mmu.dtb.walker      1559266                       # number of ReadReq hits (Count)
system.cpu.dtb_walker_cache.ReadReq.hits::total      1559266                       # number of ReadReq hits (Count)
system.cpu.dtb_walker_cache.ReadReq.misses::cpu.mmu.dtb.walker       248507                       # number of ReadReq misses (Count)
system.cpu.dtb_walker_cache.ReadReq.misses::total       248507                       # number of ReadReq misses (Count)
system.cpu.dtb_walker_cache.ReadReq.missLatency::cpu.mmu.dtb.walker  17960295000                       # number of ReadReq miss ticks (Tick)
system.cpu.dtb_walker_cache.ReadReq.missLatency::total  17960295000                       # number of ReadReq miss ticks (Tick)
system.cpu.dtb_walker_cache.ReadReq.accesses::cpu.mmu.dtb.walker      1807773                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dtb_walker_cache.ReadReq.accesses::total      1807773                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dtb_walker_cache.ReadReq.missRate::cpu.mmu.dtb.walker     0.137466                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dtb_walker_cache.ReadReq.missRate::total     0.137466                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dtb_walker_cache.ReadReq.avgMissLatency::cpu.mmu.dtb.walker 72272.793121                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.ReadReq.avgMissLatency::total 72272.793121                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.ReadReq.mshrMisses::cpu.mmu.dtb.walker       248507                       # number of ReadReq MSHR misses (Count)
system.cpu.dtb_walker_cache.ReadReq.mshrMisses::total       248507                       # number of ReadReq MSHR misses (Count)
system.cpu.dtb_walker_cache.ReadReq.mshrMissLatency::cpu.mmu.dtb.walker  17711788000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.ReadReq.mshrMissLatency::total  17711788000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.ReadReq.mshrMissRate::cpu.mmu.dtb.walker     0.137466                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dtb_walker_cache.ReadReq.mshrMissRate::total     0.137466                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dtb_walker_cache.ReadReq.avgMshrMissLatency::cpu.mmu.dtb.walker 71272.793121                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.ReadReq.avgMshrMissLatency::total 71272.793121                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  58925103000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dtb_walker_cache.tags.tagsInUse           16                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dtb_walker_cache.tags.totalRefs      1813883                       # Total number of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.sampledRefs       248523                       # Sample count of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.avgRefs     7.298652                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dtb_walker_cache.tags.occupancies::cpu.mmu.dtb.walker           16                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dtb_walker_cache.tags.avgOccs::cpu.mmu.dtb.walker            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dtb_walker_cache.tags.avgOccs::total            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dtb_walker_cache.tags.occupanciesTaskId::1024           16                       # Occupied blocks per task id (Count)
system.cpu.dtb_walker_cache.tags.ageTaskId_1024::0            3                       # Occupied blocks per task id, per block age (Count)
system.cpu.dtb_walker_cache.tags.ageTaskId_1024::1            6                       # Occupied blocks per task id, per block age (Count)
system.cpu.dtb_walker_cache.tags.ageTaskId_1024::2            7                       # Occupied blocks per task id, per block age (Count)
system.cpu.dtb_walker_cache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dtb_walker_cache.tags.tagAccesses      3864053                       # Number of tag accesses (Count)
system.cpu.dtb_walker_cache.tags.dataAccesses      3864053                       # Number of data accesses (Count)
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  58925103000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.fetch.icacheStallCycles              22378                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu.fetch.insts                      116541442                       # Number of instructions fetch has processed (Count)
system.cpu.fetch.branches                    10355352                       # Number of branches that fetch encountered (Count)
system.cpu.fetch.predictedBranches           10355352                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                     117016578                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                 1596068                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.tlbCycles                       1470                       # Number of cycles fetch has spent waiting for tlb (Cycle)
system.cpu.fetch.miscStallCycles                  341                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu.fetch.pendingTrapStallCycles          2164                       # Number of stall cycles due to pending traps (Cycle)
system.cpu.fetch.icacheWaitRetryStallCycles          975                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu.fetch.cacheLines                   9564128                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                   253                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.tlbSquashes                        7                       # Number of outstanding ITLB misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples          117841940                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              0.988964                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             2.349377                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                 94822072     80.47%     80.47% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                  3252753      2.76%     83.23% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                  3128402      2.65%     85.88% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                  2137846      1.81%     87.69% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                  1995668      1.69%     89.39% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                  1075891      0.91%     90.30% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                  1527574      1.30%     91.60% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                  1123090      0.95%     92.55% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                  8778644      7.45%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total            117841940                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.branchRate                  0.087869                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetch.rate                        0.988895                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.icache.demandHits::cpu.inst        9563667                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total           9563667                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst       9563667                       # number of overall hits (Count)
system.cpu.icache.overallHits::total          9563667                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst          453                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total             453                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst          453                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total            453                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst     29515997                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total     29515997                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst     29515997                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total     29515997                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst      9564120                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total       9564120                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst      9564120                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total      9564120                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.000047                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.000047                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.000047                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.000047                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 65156.726269                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.demandAvgMissLatency::total 65156.726269                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 65156.726269                       # average overall miss latency ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::total 65156.726269                       # average overall miss latency ((Tick/Count))
system.cpu.icache.blockedCycles::no_mshrs         6638                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs           69                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs      96.202899                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.demandMshrHits::cpu.inst          108                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.demandMshrHits::total           108                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.overallMshrHits::cpu.inst          108                       # number of overall MSHR hits (Count)
system.cpu.icache.overallMshrHits::total          108                       # number of overall MSHR hits (Count)
system.cpu.icache.demandMshrMisses::cpu.inst          345                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total          345                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst          345                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total          345                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst     24159997                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total     24159997                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst     24159997                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total     24159997                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.000036                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.000036                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.000036                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.000036                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 70028.976812                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 70028.976812                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 70028.976812                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 70028.976812                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.replacements                      0                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst      9563667                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total         9563667                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst          453                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total           453                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst     29515997                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total     29515997                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst      9564120                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total      9564120                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.000047                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.000047                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 65156.726269                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 65156.726269                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrHits::cpu.inst          108                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrHits::total          108                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrMisses::cpu.inst          345                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total          345                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst     24159997                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total     24159997                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.000036                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.000036                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 70028.976812                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 70028.976812                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  58925103000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse           640.128775                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs             18183217                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs                818                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs           22228.871638                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick                   0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst   640.128775                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst     0.312563                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total        0.312563                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024          818                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::2            1                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::3            5                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::4          812                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024     0.399414                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses           76513305                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses          76513305                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  58925103000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.iew.idleCycles                           0                       # Number of cycles IEW is idle (Cycle)
system.cpu.iew.squashCycles                    796935                       # Number of cycles IEW is squashing (Cycle)
system.cpu.iew.blockCycles                   23575036                       # Number of cycles IEW is blocking (Cycle)
system.cpu.iew.unblockCycles                 30287083                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.iew.dispatchedInsts               89660621                       # Number of instructions dispatched to IQ (Count)
system.cpu.iew.dispSquashedInsts                78044                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.iew.dispLoadInsts                 18089462                       # Number of dispatched load instructions (Count)
system.cpu.iew.dispStoreInsts                 6322531                       # Number of dispatched store instructions (Count)
system.cpu.iew.dispNonSpecInsts                    11                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iew.iqFullEvents                    199597                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.iew.lsqFullEvents                 29939706                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.iew.memOrderViolationEvents           5167                       # Number of memory order violations (Count)
system.cpu.iew.predictedTakenIncorrect         432937                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.iew.predictedNotTakenIncorrect       478119                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.iew.branchMispredicts               911056                       # Number of branch mispredicts detected at execute (Count)
system.cpu.iew.instsToCommit                 71974733                       # Cumulative count of insts sent to commit (Count)
system.cpu.iew.writebackCount                71546016                       # Cumulative count of insts written-back (Count)
system.cpu.iew.producerInst                  46658321                       # Number of instructions producing a value (Count)
system.cpu.iew.consumerInst                  66127760                       # Number of instructions consuming a value (Count)
system.cpu.iew.wbRate                        0.607093                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.iew.wbFanout                      0.705578                       # Average fanout of values written-back ((Count/Count))
system.cpu.itb_walker_cache.demandHits::cpu.mmu.itb.walker           22                       # number of demand (read+write) hits (Count)
system.cpu.itb_walker_cache.demandHits::total           22                       # number of demand (read+write) hits (Count)
system.cpu.itb_walker_cache.overallHits::cpu.mmu.itb.walker           22                       # number of overall hits (Count)
system.cpu.itb_walker_cache.overallHits::total           22                       # number of overall hits (Count)
system.cpu.itb_walker_cache.demandMisses::cpu.mmu.itb.walker           15                       # number of demand (read+write) misses (Count)
system.cpu.itb_walker_cache.demandMisses::total           15                       # number of demand (read+write) misses (Count)
system.cpu.itb_walker_cache.overallMisses::cpu.mmu.itb.walker           15                       # number of overall misses (Count)
system.cpu.itb_walker_cache.overallMisses::total           15                       # number of overall misses (Count)
system.cpu.itb_walker_cache.demandMissLatency::cpu.mmu.itb.walker       987500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.itb_walker_cache.demandMissLatency::total       987500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.itb_walker_cache.overallMissLatency::cpu.mmu.itb.walker       987500                       # number of overall miss ticks (Tick)
system.cpu.itb_walker_cache.overallMissLatency::total       987500                       # number of overall miss ticks (Tick)
system.cpu.itb_walker_cache.demandAccesses::cpu.mmu.itb.walker           37                       # number of demand (read+write) accesses (Count)
system.cpu.itb_walker_cache.demandAccesses::total           37                       # number of demand (read+write) accesses (Count)
system.cpu.itb_walker_cache.overallAccesses::cpu.mmu.itb.walker           37                       # number of overall (read+write) accesses (Count)
system.cpu.itb_walker_cache.overallAccesses::total           37                       # number of overall (read+write) accesses (Count)
system.cpu.itb_walker_cache.demandMissRate::cpu.mmu.itb.walker     0.405405                       # miss rate for demand accesses (Ratio)
system.cpu.itb_walker_cache.demandMissRate::total     0.405405                       # miss rate for demand accesses (Ratio)
system.cpu.itb_walker_cache.overallMissRate::cpu.mmu.itb.walker     0.405405                       # miss rate for overall accesses (Ratio)
system.cpu.itb_walker_cache.overallMissRate::total     0.405405                       # miss rate for overall accesses (Ratio)
system.cpu.itb_walker_cache.demandAvgMissLatency::cpu.mmu.itb.walker 65833.333333                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.itb_walker_cache.demandAvgMissLatency::total 65833.333333                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.itb_walker_cache.overallAvgMissLatency::cpu.mmu.itb.walker 65833.333333                       # average overall miss latency ((Tick/Count))
system.cpu.itb_walker_cache.overallAvgMissLatency::total 65833.333333                       # average overall miss latency ((Tick/Count))
system.cpu.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.itb_walker_cache.demandMshrMisses::cpu.mmu.itb.walker           15                       # number of demand (read+write) MSHR misses (Count)
system.cpu.itb_walker_cache.demandMshrMisses::total           15                       # number of demand (read+write) MSHR misses (Count)
system.cpu.itb_walker_cache.overallMshrMisses::cpu.mmu.itb.walker           15                       # number of overall MSHR misses (Count)
system.cpu.itb_walker_cache.overallMshrMisses::total           15                       # number of overall MSHR misses (Count)
system.cpu.itb_walker_cache.demandMshrMissLatency::cpu.mmu.itb.walker       972500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.demandMshrMissLatency::total       972500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.overallMshrMissLatency::cpu.mmu.itb.walker       972500                       # number of overall MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.overallMshrMissLatency::total       972500                       # number of overall MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.demandMshrMissRate::cpu.mmu.itb.walker     0.405405                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.itb_walker_cache.demandMshrMissRate::total     0.405405                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.itb_walker_cache.overallMshrMissRate::cpu.mmu.itb.walker     0.405405                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.itb_walker_cache.overallMshrMissRate::total     0.405405                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.itb_walker_cache.demandAvgMshrMissLatency::cpu.mmu.itb.walker 64833.333333                       # average overall mshr miss latency ((Tick/Count))
system.cpu.itb_walker_cache.demandAvgMshrMissLatency::total 64833.333333                       # average overall mshr miss latency ((Tick/Count))
system.cpu.itb_walker_cache.overallAvgMshrMissLatency::cpu.mmu.itb.walker 64833.333333                       # average overall mshr miss latency ((Tick/Count))
system.cpu.itb_walker_cache.overallAvgMshrMissLatency::total 64833.333333                       # average overall mshr miss latency ((Tick/Count))
system.cpu.itb_walker_cache.replacements           15                       # number of replacements (Count)
system.cpu.itb_walker_cache.ReadReq.hits::cpu.mmu.itb.walker           22                       # number of ReadReq hits (Count)
system.cpu.itb_walker_cache.ReadReq.hits::total           22                       # number of ReadReq hits (Count)
system.cpu.itb_walker_cache.ReadReq.misses::cpu.mmu.itb.walker           15                       # number of ReadReq misses (Count)
system.cpu.itb_walker_cache.ReadReq.misses::total           15                       # number of ReadReq misses (Count)
system.cpu.itb_walker_cache.ReadReq.missLatency::cpu.mmu.itb.walker       987500                       # number of ReadReq miss ticks (Tick)
system.cpu.itb_walker_cache.ReadReq.missLatency::total       987500                       # number of ReadReq miss ticks (Tick)
system.cpu.itb_walker_cache.ReadReq.accesses::cpu.mmu.itb.walker           37                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.itb_walker_cache.ReadReq.accesses::total           37                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.itb_walker_cache.ReadReq.missRate::cpu.mmu.itb.walker     0.405405                       # miss rate for ReadReq accesses (Ratio)
system.cpu.itb_walker_cache.ReadReq.missRate::total     0.405405                       # miss rate for ReadReq accesses (Ratio)
system.cpu.itb_walker_cache.ReadReq.avgMissLatency::cpu.mmu.itb.walker 65833.333333                       # average ReadReq miss latency ((Tick/Count))
system.cpu.itb_walker_cache.ReadReq.avgMissLatency::total 65833.333333                       # average ReadReq miss latency ((Tick/Count))
system.cpu.itb_walker_cache.ReadReq.mshrMisses::cpu.mmu.itb.walker           15                       # number of ReadReq MSHR misses (Count)
system.cpu.itb_walker_cache.ReadReq.mshrMisses::total           15                       # number of ReadReq MSHR misses (Count)
system.cpu.itb_walker_cache.ReadReq.mshrMissLatency::cpu.mmu.itb.walker       972500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.ReadReq.mshrMissLatency::total       972500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.ReadReq.mshrMissRate::cpu.mmu.itb.walker     0.405405                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.itb_walker_cache.ReadReq.mshrMissRate::total     0.405405                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.itb_walker_cache.ReadReq.avgMshrMissLatency::cpu.mmu.itb.walker 64833.333333                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.itb_walker_cache.ReadReq.avgMshrMissLatency::total 64833.333333                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  58925103000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.itb_walker_cache.tags.tagsInUse           12                       # Average ticks per tags in use ((Tick/Count))
system.cpu.itb_walker_cache.tags.totalRefs           72                       # Total number of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.sampledRefs           27                       # Sample count of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.avgRefs     2.666667                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.itb_walker_cache.tags.occupancies::cpu.mmu.itb.walker           12                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.itb_walker_cache.tags.avgOccs::cpu.mmu.itb.walker     0.750000                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.itb_walker_cache.tags.avgOccs::total     0.750000                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.itb_walker_cache.tags.occupanciesTaskId::1024           12                       # Occupied blocks per task id (Count)
system.cpu.itb_walker_cache.tags.ageTaskId_1024::4           12                       # Occupied blocks per task id, per block age (Count)
system.cpu.itb_walker_cache.tags.ratioOccsTaskId::1024     0.750000                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.itb_walker_cache.tags.tagAccesses           89                       # Number of tag accesses (Count)
system.cpu.itb_walker_cache.tags.dataAccesses           89                       # Number of data accesses (Count)
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  58925103000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.lsq0.forwLoads                      394651                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                 7829205                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                 2832                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                5167                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                2233509                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                   33                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                  27427                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples           10260254                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean             40.055715                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev            96.015454                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9                7595638     74.03%     74.03% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19               138810      1.35%     75.38% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29                46963      0.46%     75.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39                40102      0.39%     76.23% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49                39801      0.39%     76.62% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59                44561      0.43%     77.05% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69                52107      0.51%     77.56% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79                62650      0.61%     78.17% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::80-89               111342      1.09%     79.26% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::90-99               170494      1.66%     80.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::100-109             717192      6.99%     87.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119             304893      2.97%     90.88% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::120-129             101657      0.99%     91.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139             105043      1.02%     92.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149              70001      0.68%     93.58% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159              42982      0.42%     94.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169              99900      0.97%     94.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179              70615      0.69%     95.66% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::180-189              29985      0.29%     95.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::190-199              18807      0.18%     96.13% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::200-209              15663      0.15%     96.29% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::210-219              15500      0.15%     96.44% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::220-229              19443      0.19%     96.63% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::230-239              18853      0.18%     96.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::240-249              21521      0.21%     97.02% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::250-259              19193      0.19%     97.21% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::260-269              15279      0.15%     97.36% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::270-279              24334      0.24%     97.59% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::280-289              18987      0.19%     97.78% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::290-299              13391      0.13%     97.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows           214547      2.09%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value            11239                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total             10260254                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.dtb.readHits                  15103330                       # read hits (Count)
system.cpu.mmu.dtb.readMisses                  568925                       # read misses (Count)
system.cpu.mmu.dtb.readAccesses              15672255                       # read accesses (Count)
system.cpu.mmu.dtb.writeHits                  4778787                       # write hits (Count)
system.cpu.mmu.dtb.writeMisses                 115234                       # write misses (Count)
system.cpu.mmu.dtb.writeAccesses              4894021                       # write accesses (Count)
system.cpu.mmu.dtb.hits                      19882117                       # Total TLB (read and write) hits (Count)
system.cpu.mmu.dtb.misses                      684159                       # Total TLB (read and write) misses (Count)
system.cpu.mmu.dtb.accesses                  20566276                       # Total TLB (read and write) accesses (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  58925103000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.readHits                   9564133                       # read hits (Count)
system.cpu.mmu.itb.readMisses                      14                       # read misses (Count)
system.cpu.mmu.itb.readAccesses               9564147                       # read accesses (Count)
system.cpu.mmu.itb.writeHits                        0                       # write hits (Count)
system.cpu.mmu.itb.writeMisses                      0                       # write misses (Count)
system.cpu.mmu.itb.writeAccesses                    0                       # write accesses (Count)
system.cpu.mmu.itb.hits                       9564133                       # Total TLB (read and write) hits (Count)
system.cpu.mmu.itb.misses                          14                       # Total TLB (read and write) misses (Count)
system.cpu.mmu.itb.accesses                   9564147                       # Total TLB (read and write) accesses (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  58925103000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON  58925103000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                 796935                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                  5143739                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                70867050                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles             15                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                  13094083                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles              27940118                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts               96271600                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents                843222                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents                4483383                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.LQFullEvents               19050887                       # Number of times rename has blocked due to LQ full (Count)
system.cpu.rename.SQFullEvents                5124612                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.renamedOperands            73158122                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                   138276315                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                112526588                       # Number of integer rename lookups (Count)
system.cpu.rename.fpLookups                  22560524                       # Number of floating rename lookups (Count)
system.cpu.rename.committedMaps              37586384                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                 35571779                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                       5                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                   5                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                  16558946                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                        198006627                       # The number of ROB reads (Count)
system.cpu.rob.writes                       185166260                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                 49999997                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                   49999997                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.iobus.power_state.pwrStateResidencyTicks::UNDEFINED  58925103000                       # Cumulative time (in ticks) in various power states (Tick)
system.iocache.blockedCycles::no_mshrs              0                       # number of cycles access was blocked (Cycle)
system.iocache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.iocache.blockedCauses::no_mshrs              0                       # number of times access was blocked (Count)
system.iocache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.iocache.avgBlocked::no_mshrs               nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.iocache.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.iocache.replacements                         0                       # number of replacements (Count)
system.iocache.power_state.pwrStateResidencyTicks::UNDEFINED  58925103000                       # Cumulative time (in ticks) in various power states (Tick)
system.iocache.tags.tagsInUse                       0                       # Average ticks per tags in use ((Tick/Count))
system.iocache.tags.totalRefs                       0                       # Total number of references to valid blocks. (Count)
system.iocache.tags.sampledRefs                     0                       # Sample count of references to valid blocks. (Count)
system.iocache.tags.avgRefs                       nan                       # Average number of references to valid blocks. ((Count/Count))
system.iocache.tags.warmupTick                      0                       # The tick when the warmup percentage was hit. (Tick)
system.iocache.tags.tagAccesses                     0                       # Number of tag accesses (Count)
system.iocache.tags.dataAccesses                    0                       # Number of data accesses (Count)
system.iocache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  58925103000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.demandHits::cpu.data                 555694                       # number of demand (read+write) hits (Count)
system.l2.demandHits::total                    555694                       # number of demand (read+write) hits (Count)
system.l2.overallHits::cpu.data                555694                       # number of overall hits (Count)
system.l2.overallHits::total                   555694                       # number of overall hits (Count)
system.l2.demandMisses::cpu.mmu.dtb.walker       248507                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.mmu.itb.walker           15                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.inst                  345                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.data              1468419                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::total                 1717286                       # number of demand (read+write) misses (Count)
system.l2.overallMisses::cpu.mmu.dtb.walker       248507                       # number of overall misses (Count)
system.l2.overallMisses::cpu.mmu.itb.walker           15                       # number of overall misses (Count)
system.l2.overallMisses::cpu.inst                 345                       # number of overall misses (Count)
system.l2.overallMisses::cpu.data             1468419                       # number of overall misses (Count)
system.l2.overallMisses::total                1717286                       # number of overall misses (Count)
system.l2.demandMissLatency::cpu.mmu.dtb.walker  17326492000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.mmu.itb.walker       949500                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.inst        23806000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.data    106789950998                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::total       124141198498                       # number of demand (read+write) miss ticks (Tick)
system.l2.overallMissLatency::cpu.mmu.dtb.walker  17326492000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.mmu.itb.walker       949500                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.inst       23806000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.data   106789950998                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::total      124141198498                       # number of overall miss ticks (Tick)
system.l2.demandAccesses::cpu.mmu.dtb.walker       248507                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.mmu.itb.walker           15                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.inst                345                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.data            2024113                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::total               2272980                       # number of demand (read+write) accesses (Count)
system.l2.overallAccesses::cpu.mmu.dtb.walker       248507                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.mmu.itb.walker           15                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.inst               345                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.data           2024113                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::total              2272980                       # number of overall (read+write) accesses (Count)
system.l2.demandMissRate::cpu.mmu.dtb.walker            1                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.mmu.itb.walker            1                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.inst                  1                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.data           0.725463                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::total              0.755522                       # miss rate for demand accesses (Ratio)
system.l2.overallMissRate::cpu.mmu.dtb.walker            1                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.mmu.itb.walker            1                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.inst                 1                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.data          0.725463                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::total             0.755522                       # miss rate for overall accesses (Ratio)
system.l2.demandAvgMissLatency::cpu.mmu.dtb.walker 69722.349873                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.mmu.itb.walker        63300                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.inst 69002.898551                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.data 72724.441047                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::total    72289.181009                       # average overall miss latency in ticks ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.mmu.dtb.walker 69722.349873                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.mmu.itb.walker        63300                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.inst 69002.898551                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.data 72724.441047                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::total   72289.181009                       # average overall miss latency ((Tick/Count))
system.l2.blockedCycles::no_mshrs                   0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCauses::no_mshrs                   0                       # number of times access was blocked (Count)
system.l2.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
system.l2.avgBlocked::no_mshrs                    nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.writebacks::writebacks               477681                       # number of writebacks (Count)
system.l2.writebacks::total                    477681                       # number of writebacks (Count)
system.l2.demandMshrMisses::cpu.mmu.dtb.walker       248507                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.mmu.itb.walker           15                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.inst              345                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.data          1468419                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::total             1717286                       # number of demand (read+write) MSHR misses (Count)
system.l2.overallMshrMisses::cpu.mmu.dtb.walker       248507                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.mmu.itb.walker           15                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.inst             345                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.data         1468419                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::total            1717286                       # number of overall MSHR misses (Count)
system.l2.demandMshrMissLatency::cpu.mmu.dtb.walker  16829478000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.mmu.itb.walker       919500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.inst     23116000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.data 103853114998                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::total   120706628498                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.mmu.dtb.walker  16829478000                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.mmu.itb.walker       919500                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.inst     23116000                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.data 103853114998                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::total  120706628498                       # number of overall MSHR miss ticks (Tick)
system.l2.demandMshrMissRate::cpu.mmu.dtb.walker            1                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.mmu.itb.walker            1                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.inst              1                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.data       0.725463                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::total          0.755522                       # mshr miss ratio for demand accesses (Ratio)
system.l2.overallMshrMissRate::cpu.mmu.dtb.walker            1                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.mmu.itb.walker            1                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.inst             1                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.data      0.725463                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::total         0.755522                       # mshr miss ratio for overall accesses (Ratio)
system.l2.demandAvgMshrMissLatency::cpu.mmu.dtb.walker 67722.349873                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.mmu.itb.walker        61300                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.inst 67002.898551                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.data 70724.442409                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::total 70289.182173                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.mmu.dtb.walker 67722.349873                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.mmu.itb.walker        61300                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.inst 67002.898551                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.data 70724.442409                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::total 70289.182173                       # average overall mshr miss latency ((Tick/Count))
system.l2.replacements                         477681                       # number of replacements (Count)
system.l2.CleanEvict.mshrMisses::writebacks      1228023                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMisses::total        1228023                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.ReadCleanReq.misses::cpu.inst           345                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::total              345                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.missLatency::cpu.inst     23806000                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::total     23806000                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.accesses::cpu.inst          345                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::total            345                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.missRate::cpu.inst            1                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::total              1                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMissLatency::cpu.inst 69002.898551                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::total 69002.898551                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.mshrMisses::cpu.inst          345                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::total          345                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMissLatency::cpu.inst     23116000                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::total     23116000                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissRate::cpu.inst            1                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::total            1                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMshrMissLatency::cpu.inst 67002.898551                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::total 67002.898551                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.hits::cpu.data              98964                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::total                 98964                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.misses::cpu.data           289576                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::total              289576                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.missLatency::cpu.data  25684156500                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::total    25684156500                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.accesses::cpu.data         388540                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::total            388540                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.missRate::cpu.data       0.745293                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::total          0.745293                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMissLatency::cpu.data 88695.736180                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::total 88695.736180                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.mshrMisses::cpu.data       289576                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::total          289576                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMissLatency::cpu.data  25105004500                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::total  25105004500                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissRate::cpu.data     0.745293                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::total      0.745293                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMshrMissLatency::cpu.data 86695.736180                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::total 86695.736180                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.hits::cpu.data         456730                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::total            456730                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.misses::cpu.mmu.dtb.walker       248507                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::cpu.mmu.itb.walker           15                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::cpu.data      1178843                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::total         1427365                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.missLatency::cpu.mmu.dtb.walker  17326492000                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::cpu.mmu.itb.walker       949500                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::cpu.data  81105794498                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::total  98433235998                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.accesses::cpu.mmu.dtb.walker       248507                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::cpu.mmu.itb.walker           15                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::cpu.data      1635573                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::total       1884095                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.missRate::cpu.mmu.dtb.walker            1                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::cpu.mmu.itb.walker            1                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::cpu.data     0.720752                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::total      0.757587                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMissLatency::cpu.mmu.dtb.walker 69722.349873                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::cpu.mmu.itb.walker        63300                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::cpu.data 68801.184295                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::total 68961.503188                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.mshrMisses::cpu.mmu.dtb.walker       248507                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::cpu.mmu.itb.walker           15                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::cpu.data      1178843                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::total      1427365                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMissLatency::cpu.mmu.dtb.walker  16829478000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::cpu.mmu.itb.walker       919500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::cpu.data  78748110498                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::total  95578507998                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissRate::cpu.mmu.dtb.walker            1                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::cpu.mmu.itb.walker            1                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::cpu.data     0.720752                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::total     0.757587                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.mmu.dtb.walker 67722.349873                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.mmu.itb.walker        61300                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.data 66801.185992                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::total 66961.504589                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.WritebackDirty.hits::writebacks      1032593                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.hits::total          1032593                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.accesses::writebacks      1032593                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.WritebackDirty.accesses::total      1032593                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  58925103000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.tags.tagsInUse                 15839.908763                       # Average ticks per tags in use ((Tick/Count))
system.l2.tags.totalRefs                      1604668                       # Total number of references to valid blocks. (Count)
system.l2.tags.sampledRefs                    1048974                       # Sample count of references to valid blocks. (Count)
system.l2.tags.avgRefs                       1.529750                       # Average number of references to valid blocks. ((Count/Count))
system.l2.tags.warmupTick                           0                       # The tick when the warmup percentage was hit. (Tick)
system.l2.tags.occupancies::writebacks   15839.908763                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.avgOccs::writebacks           0.966791                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::total                0.966791                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.occupanciesTaskId::1024          15599                       # Occupied blocks per task id (Count)
system.l2.tags.ageTaskId_1024::0                  230                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::1                  620                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::2                14650                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::3                   99                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ratioOccsTaskId::1024         0.952087                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2.tags.tagAccesses                   37301361                       # Number of tag accesses (Count)
system.l2.tags.dataAccesses                  37301361                       # Number of data accesses (Count)
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  58925103000                       # Cumulative time (in ticks) in various power states (Tick)
system.lint.power_state.pwrStateResidencyTicks::UNDEFINED  58925103000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.avgPriority_writebacks::samples    477681.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.mmu.dtb.walker::samples    248507.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.mmu.itb.walker::samples        15.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.inst::samples       345.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.data::samples   1467279.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000017492                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.004183733652                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds        28894                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds        28894                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState             3567921                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState             449749                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                     1717287                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                     477681                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                   1717287                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                   477681                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                   1141                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       2.22                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                      57.11                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6               1717287                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6               477681                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                  722385                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                  468057                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                  230575                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                  112187                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                   54750                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                   34991                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                   23947                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                   19166                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                   19207                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                    9121                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                   6734                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                   4986                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                   3721                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                   3106                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                   2400                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                    798                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                     15                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                   4275                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                   5010                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                  15179                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                  20415                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                  22967                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                  26829                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                  28008                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                  29024                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                  29469                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                  31150                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                  32641                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                  32993                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                  31066                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                  29483                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                  29340                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                  29442                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                  29498                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::64                  29540                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::65                   3055                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::66                   2658                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::67                   2388                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::68                   2057                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::69                   1789                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::70                   1556                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::71                   1346                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::72                   1205                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::73                   1057                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::74                    824                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::75                    669                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::76                    555                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::77                    454                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::78                    338                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::79                    238                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::80                    199                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::81                    160                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::82                    122                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::83                     90                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::84                     86                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::85                     57                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::86                     50                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::87                     44                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::88                     37                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::89                     34                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::90                     31                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::91                     25                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::92                     22                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::93                     16                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::94                     24                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::95                     14                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::96                     19                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::97                     15                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::98                     15                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::99                     11                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::100                    11                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::101                    12                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::102                     9                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::103                    10                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::104                     8                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::105                    10                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::106                     8                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::107                     9                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::108                    10                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::109                     5                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::110                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::111                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::112                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::113                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::114                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::115                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::116                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::117                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::118                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::119                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::120                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::121                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::122                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::123                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::124                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::125                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::126                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::127                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.rdPerTurnAround::samples        28894                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::mean      59.364401                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::stdev    810.698208                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::0-2047        28872     99.92%     99.92% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::2048-4095            6      0.02%     99.94% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::4096-6143            1      0.00%     99.95% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::6144-8191            1      0.00%     99.95% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::8192-10239            4      0.01%     99.97% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::10240-12287            4      0.01%     99.98% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::47104-49151            1      0.00%     99.98% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::49152-51199            4      0.01%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::73728-75775            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::total         28894                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.wrPerTurnAround::samples        28894                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::mean      16.532394                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::gmean     16.485771                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::stdev      1.353836                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::16            23366     80.87%     80.87% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::17              444      1.54%     82.40% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::18             3149     10.90%     93.30% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::19              895      3.10%     96.40% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::20              494      1.71%     98.11% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::21              161      0.56%     98.67% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::22              101      0.35%     99.02% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::23               71      0.25%     99.26% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::24               55      0.19%     99.45% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::25               46      0.16%     99.61% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::26               81      0.28%     99.89% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::27                6      0.02%     99.91% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::28               10      0.03%     99.95% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::29               10      0.03%     99.98% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::30                1      0.00%     99.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::31                1      0.00%     99.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::32                1      0.00%     99.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::36                1      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::43                1      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::total         28894                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.bytesReadWrQ                   73024                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys               109906368                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys             30571584                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              1865187541.54744554                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys              518821053.22751832                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                   58925071500                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                      26845.53                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::cpu.mmu.dtb.walker     15904448                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.mmu.itb.walker          960                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.inst        22080                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.data     93905856                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorWriteBytes::writebacks     30571968                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls.requestorReadRate::cpu.mmu.dtb.walker 269909549.415637016296                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.mmu.itb.walker 16291.868000638031                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.inst 374712.964014674712                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.data 1593647719.207211256027                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorWriteRate::writebacks 518827569.974718570709                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::cpu.mmu.dtb.walker       248507                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.mmu.itb.walker           15                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.inst          345                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.data      1468420                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorWriteAccesses::writebacks       477681                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::cpu.mmu.dtb.walker   8764448964                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.mmu.itb.walker       425628                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.inst     11900122                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.data  55008211002                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorWriteTotalLat::writebacks 3319578296014                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::cpu.mmu.dtb.walker     35268.42                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.mmu.itb.walker     28375.20                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.inst     34493.11                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.data     37460.82                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorWriteAvgLat::writebacks   6949362.22                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::cpu.mmu.dtb.walker     15904448                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.mmu.itb.walker          960                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.inst        22080                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.data     93978880                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total      109906368                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu.inst        22080                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total        22080                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesWritten::writebacks     30571584                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total     30571584                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.numReads::cpu.mmu.dtb.walker       248507                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.mmu.itb.walker           15                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.inst          345                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.data      1468420                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total         1717287                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::writebacks       477681                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::total         477681                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::cpu.mmu.dtb.walker    269909549                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.mmu.itb.walker        16292                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.inst         374713                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.data     1594886987                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total        1865187542                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu.inst       374713                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total        374713                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::writebacks    518821053                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::total        518821053                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::writebacks    518821053                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.mmu.dtb.walker    269909549                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.mmu.itb.walker        16292                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.inst        374713                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.data    1594886987                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total       2384008595                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts              1716146                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts              477687                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0        48127                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1        54165                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2        47611                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3        51216                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4        42927                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5        41931                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6        43555                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7        47774                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8        65365                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9        63960                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10        48730                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11        45915                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12        50523                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13        50016                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14        48901                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15        52027                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::16        49635                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::17        49427                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::18        56489                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::19        54399                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::20        48230                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::21        48458                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::22        44727                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::23        43462                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::24        73850                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::25       113469                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::26        62559                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::27        55795                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::28        71783                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::29        48185                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::30        48995                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::31        43940                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0        13451                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1        13738                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2        14373                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3        13807                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4        14474                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5        14939                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6        14338                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7        17053                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8        16315                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9        16124                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10        16767                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11        17277                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12        17340                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13        16848                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14        15166                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15        16720                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::16        15674                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::17        16215                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::18        16355                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::19        15742                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::20        14749                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::21        14325                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::22        12764                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::23        13608                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::24        14638                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::25        13603                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::26        14498                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::27        13430                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::28        13468                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::29        13639                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::30        12622                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::31        13627                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat             33766159884                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat            5718198472                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat        63784985716                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                19675.58                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               3332.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           37167.58                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits             1277932                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits             250644                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate            74.47                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate           52.47                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples       665248                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean   211.044495                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean   128.684459                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev   267.104499                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::0-127       337011     50.66%     50.66% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-255       177486     26.68%     77.34% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::256-383        48154      7.24%     84.58% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::384-511        22727      3.42%     87.99% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::512-639        14106      2.12%     90.11% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::640-767         8852      1.33%     91.44% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::768-895         6609      0.99%     92.44% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::896-1023         5475      0.82%     93.26% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::1024-1151        44828      6.74%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total       665248                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesRead             109833344                       # Total bytes read (Byte)
system.mem_ctrls.dram.bytesWritten           30571968                       # Total bytes written (Byte)
system.mem_ctrls.dram.avgRdBW             1863.948273                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW              518.827570                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 19207.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                   12.41                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead                9.70                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite               2.70                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate               69.68                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  58925103000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy    1006627108.032007                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy    1338285395.630402                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy   3376591366.982402                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy  934850710.079997                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy 10484537882.648977                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy 48116130194.260826                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy 1495721344.051282                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy  66752744001.686584                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower  1132.840515                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   2049765548                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF   2648800000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  54226537452                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.actEnergy    1068144491.232006                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preEnergy    1420059528.888008                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.readEnergy   3842062384.070414                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.writeEnergy  860533968.671999                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.refreshEnergy 10484537882.648977                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actBackEnergy 48562606784.160362                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preBackEnergy 1152665885.145693                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.totalEnergy  67390610924.817726                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.averagePower  1143.665560                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE   1529057630                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::REF   2648800000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  54747245370                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  58925103000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp             1427709                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty        477681                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict           1228023                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq             289576                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp            289576                       # Transaction distribution (Count)
system.membus.transDist::ReadCleanReq         1427711                       # Transaction distribution (Count)
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls.port      5140276                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2.mem_side_port::total      5140276                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                 5140276                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls.port    140477824                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2.mem_side_port::total    140477824                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                140477824                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples            1717287                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                  1717287    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::2                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total              1717287                       # Request fanout histogram (Count)
system.membus.badaddr_responder.power_state.pwrStateResidencyTicks::UNDEFINED  58925103000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  58925103000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer4.occupancy          6082037500                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer4.utilization               0.1                       # Layer utilization (Ratio)
system.membus.respLayer2.occupancy         9023013738                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer2.utilization              0.2                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests        3422991                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests      1717721                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.mmcs.power_state.pwrStateResidencyTicks::UNDEFINED  58925103000                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.transDist::ReadResp            1884438                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackDirty      1510274                       # Transaction distribution (Count)
system.tol2bus.transDist::CleanEvict          1240040                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExReq            388540                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExResp           388540                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadCleanReq            345                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadSharedReq       1884095                       # Transaction distribution (Count)
system.tol2bus.pktCount_system.cpu.icache.mem_side_port::system.l2.cpu_side_port          690                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      6072335                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.itb_walker_cache.mem_side_port::system.l2.cpu_side_port           45                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.dtb_walker_cache.mem_side_port::system.l2.cpu_side_port       745521                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount::total                6818591                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktSize_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        22080                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port    195629056                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.itb_walker_cache.mem_side_port::system.l2.cpu_side_port          960                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.dtb_walker_cache.mem_side_port::system.l2.cpu_side_port     15904448                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize::total               211556544                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.snoops                          477681                       # Total snoops (Count)
system.tol2bus.snoopTraffic                  30571584                       # Total snoop traffic (Byte)
system.tol2bus.snoopFanout::samples           2750684                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::mean             0.004369                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::stdev            0.065952                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::0                 2738667     99.56%     99.56% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::1                   12017      0.44%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::2                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::3                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::4                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::max_value               1                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::total             2750684                       # Request fanout histogram (Count)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  58925103000                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.reqLayer0.occupancy         2789206900                       # Layer occupancy (ticks) (Tick)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer0.occupancy            348493                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer1.occupancy        2024111000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer2.occupancy             15499                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer3.occupancy         248628257                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer3.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.snoop_filter.totRequests       4545721                       # Total number of requests made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleRequests      2272718                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiRequests        12017                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.snoop_filter.totSnoops               0                       # Total number of snoops made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.uartlite.power_state.pwrStateResidencyTicks::UNDEFINED  58925103000                       # Cumulative time (in ticks) in various power states (Tick)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
