Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Sun Sep  6 09:56:26 2020
| Host         : DESKTOP-VO2BSI1 running 64-bit Ubuntu 18.04.4 LTS
| Command      : report_utilization -hierarchical -file ./fpga_project/e-class/core_syn_area.txt
| Design       : fpga_top
| Device       : 7a35ticsg324-1L
| Design State : Synthesized
-------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Utilization by Hierarchy

1. Utilization by Hierarchy
---------------------------

+-----------------------------------------------------------------------------------------+-----------------------------------------+------------+------------+---------+------+-------+--------+--------+--------------+
|                                         Instance                                        |                  Module                 | Total LUTs | Logic LUTs | LUTRAMs | SRLs |  FFs  | RAMB36 | RAMB18 | DSP48 Blocks |
+-----------------------------------------------------------------------------------------+-----------------------------------------+------------+------------+---------+------+-------+--------+--------+--------------+
| fpga_top                                                                                |                                   (top) |      20466 |      20377 |      72 |   17 | 20946 |     34 |      0 |            4 |
|   (fpga_top)                                                                            |                                   (top) |          1 |          1 |       0 |    0 |     0 |      0 |      0 |            0 |
|   clk_div                                                                               |                             clk_divider |          1 |          1 |       0 |    0 |     0 |      0 |      0 |            0 |
|     inst                                                                                |         clk_divider_clk_divider_clk_wiz |          1 |          1 |       0 |    0 |     0 |      0 |      0 |            0 |
|   core                                                                                  |                                   mkSoc |      20305 |      20216 |      72 |   17 | 20709 |     34 |      0 |            4 |
|     (core)                                                                              |                                   mkSoc |         36 |         36 |       0 |    0 |   142 |      0 |      0 |            0 |
|     boot_dut_dmemMSB                                                                    |                             BRAM2BELoad |          0 |          0 |       0 |    0 |     0 |      2 |      0 |            0 |
|     boot_s_xactor_f_rd_addr                                                             |                                   FIFO2 |         15 |         15 |       0 |    0 |    24 |      0 |      0 |            0 |
|     boot_s_xactor_f_rd_data                                                             |                   FIFO2__parameterized0 |         38 |         38 |       0 |    0 |    66 |      0 |      0 |            0 |
|     boot_s_xactor_f_wr_addr                                                             |                                 FIFO2_0 |         17 |         17 |       0 |    0 |    24 |      0 |      0 |            0 |
|     boot_s_xactor_f_wr_data                                                             |                   FIFO2__parameterized1 |         44 |         44 |       0 |    0 |    74 |      0 |      0 |            0 |
|     boot_s_xactor_f_wr_resp                                                             |                   FIFO2__parameterized2 |          2 |          2 |       0 |    0 |     2 |      0 |      0 |            0 |
|     clint_s_xactor_f_rd_addr                                                            |                                 FIFO2_1 |        203 |        203 |       0 |    0 |    38 |      0 |      0 |            0 |
|     clint_s_xactor_f_rd_data                                                            |                 FIFO2__parameterized0_2 |         41 |         41 |       0 |    0 |    68 |      0 |      0 |            0 |
|     clint_s_xactor_f_wr_addr                                                            |                                 FIFO2_3 |         88 |         88 |       0 |    0 |    38 |      0 |      0 |            0 |
|     clint_s_xactor_f_wr_data                                                            |                 FIFO2__parameterized1_4 |         47 |         47 |       0 |    0 |    66 |      0 |      0 |            0 |
|     clint_s_xactor_f_wr_resp                                                            |                 FIFO2__parameterized2_5 |          5 |          5 |       0 |    0 |     4 |      0 |      0 |            0 |
|     debug_memory_s_xactor_f_rd_addr                                                     |                                 FIFO2_6 |         30 |         30 |       0 |    0 |    14 |      0 |      0 |            0 |
|     debug_memory_s_xactor_f_rd_data                                                     |                 FIFO2__parameterized0_7 |         37 |         37 |       0 |    0 |    58 |      0 |      0 |            0 |
|     debug_memory_s_xactor_f_wr_addr                                                     |                                 FIFO2_8 |          2 |          2 |       0 |    0 |     2 |      0 |      0 |            0 |
|     debug_memory_s_xactor_f_wr_data                                                     |                 FIFO2__parameterized1_9 |          2 |          2 |       0 |    0 |     2 |      0 |      0 |            0 |
|     debug_memory_s_xactor_f_wr_resp                                                     |                FIFO2__parameterized2_10 |          4 |          4 |       0 |    0 |     4 |      0 |      0 |            0 |
|     debug_module                                                                        |                         mkriscvDebug013 |       1447 |       1447 |       0 |    0 |  1465 |      0 |      0 |            0 |
|       (debug_module)                                                                    |                         mkriscvDebug013 |       1135 |       1135 |       0 |    0 |  1174 |      0 |      0 |            0 |
|       dm_reset                                                                          |                              MakeReset0 |          5 |          5 |       0 |    0 |     1 |      0 |      0 |            0 |
|       master_xactor_f_rd_addr                                                           |                               FIFO2_505 |         40 |         40 |       0 |    0 |    70 |      0 |      0 |            0 |
|       master_xactor_f_rd_data                                                           |               FIFO2__parameterized0_506 |         85 |         85 |       0 |    0 |    70 |      0 |      0 |            0 |
|       master_xactor_f_wr_addr                                                           |                               FIFO2_507 |         42 |         42 |       0 |    0 |    70 |      0 |      0 |            0 |
|       master_xactor_f_wr_data                                                           |               FIFO2__parameterized1_508 |        131 |        131 |       0 |    0 |    74 |      0 |      0 |            0 |
|       master_xactor_f_wr_resp                                                           |               FIFO2__parameterized2_509 |          9 |          9 |       0 |    0 |     6 |      0 |      0 |            0 |
|     eclass                                                                              |                                mkeclass |       3657 |       3568 |      72 |   17 |  2383 |      0 |      0 |            4 |
|       (eclass)                                                                          |                                mkeclass |          2 |          2 |       0 |    0 |     0 |      0 |      0 |            0 |
|       _unnamed_                                                                         |                       mkeclass_axi4lite |       3655 |       3566 |      72 |   17 |  2383 |      0 |      0 |            4 |
|         (_unnamed_)                                                                     |                       mkeclass_axi4lite |          0 |          0 |       0 |    0 |    34 |      0 |      0 |            0 |
|         fetch_xactor_f_rd_addr                                                          |                               FIFO2_495 |         38 |         38 |       0 |    0 |    66 |      0 |      0 |            0 |
|         fetch_xactor_f_rd_data                                                          |               FIFO2__parameterized0_496 |         72 |         72 |       0 |    0 |    70 |      0 |      0 |            0 |
|         ff_atomic_state                                                                 |                                   FIFO1 |          0 |          0 |       0 |    0 |    33 |      0 |      0 |            0 |
|         ff_inst_access_fault                                                            |               FIFO2__parameterized3_497 |          2 |          2 |       0 |    0 |     2 |      0 |      0 |            0 |
|         ff_inst_request                                                                 |               FIFO2__parameterized0_498 |         39 |         39 |       0 |    0 |    68 |      0 |      0 |            0 |
|         ff_mem_request                                                                  |                   FIFO2__parameterized4 |        348 |        348 |       0 |    0 |   150 |      0 |      0 |            0 |
|         memory_xactor_f_rd_addr                                                         |                               FIFO2_499 |         39 |         39 |       0 |    0 |    70 |      0 |      0 |            0 |
|         memory_xactor_f_rd_data                                                         |               FIFO2__parameterized0_500 |        104 |        104 |       0 |    0 |    70 |      0 |      0 |            0 |
|         memory_xactor_f_wr_addr                                                         |                               FIFO2_501 |         39 |         39 |       0 |    0 |    70 |      0 |      0 |            0 |
|         memory_xactor_f_wr_data                                                         |               FIFO2__parameterized1_502 |         41 |         41 |       0 |    0 |    74 |      0 |      0 |            0 |
|         memory_xactor_f_wr_resp                                                         |               FIFO2__parameterized2_503 |          9 |          9 |       0 |    0 |     6 |      0 |      0 |            0 |
|         riscv                                                                           |                                 mkriscv |       2956 |       2867 |      72 |   17 |  1670 |      0 |      0 |            4 |
|           (riscv)                                                                       |                                 mkriscv |          8 |          8 |       0 |    0 |     0 |      0 |      0 |            0 |
|           fifof                                                                         |                                  FIFOL1 |          0 |          0 |       0 |    0 |    65 |      0 |      0 |            0 |
|           fifof_1                                                                       |                  FIFOL1__parameterized0 |         13 |         13 |       0 |    0 |    35 |      0 |      0 |            0 |
|           fifof_2                                                                       |                              FIFOL1_504 |        841 |        841 |       0 |    0 |    64 |      0 |      0 |            0 |
|           fifof_3                                                                       |                  FIFOL1__parameterized1 |          6 |          6 |       0 |    0 |    39 |      0 |      0 |            0 |
|           fifof_4                                                                       |                  FIFOL1__parameterized2 |        518 |        518 |       0 |    0 |    52 |      0 |      0 |            0 |
|           stage1                                                                        |                                mkstage1 |        639 |        567 |      72 |    0 |   165 |      0 |      0 |            0 |
|             (stage1)                                                                    |                                mkstage1 |         18 |         18 |       0 |    0 |    93 |      0 |      0 |            0 |
|             ff_memory_response                                                          |                   FIFO2__parameterized5 |        527 |        527 |       0 |    0 |    72 |      0 |      0 |            0 |
|             integer_rf_rf                                                               |                                 RegFile |         94 |         22 |      72 |    0 |     0 |      0 |      0 |            0 |
|           stage2                                                                        |                                mkstage2 |        413 |        396 |       0 |   17 |   285 |      0 |      0 |            4 |
|             (stage2)                                                                    |                                mkstage2 |         10 |         10 |       0 |    0 |    35 |      0 |      0 |            0 |
|             alu                                                                         |                                   mkalu |        352 |        335 |       0 |   17 |   175 |      0 |      0 |            4 |
|               (alu)                                                                     |                                   mkalu |          0 |          0 |       0 |    0 |     1 |      0 |      0 |            0 |
|               instance_fn_alu_0                                                         |                           module_fn_alu |          1 |          1 |       0 |    0 |     0 |      0 |      0 |            0 |
|               muldiv                                                                    |                                mkmuldiv |        351 |        334 |       0 |   17 |   174 |      0 |      0 |            4 |
|                 (muldiv)                                                                |                                mkmuldiv |         60 |         60 |       0 |    0 |    10 |      0 |      0 |            0 |
|                 divider                                                                 |                         mkrestoring_div |        274 |        274 |       0 |    0 |    97 |      0 |      0 |            0 |
|                   (divider)                                                             |                         mkrestoring_div |        274 |        274 |       0 |    0 |    97 |      0 |      0 |            0 |
|                   instance_singlestep_0                                                 |                       module_singlestep |          0 |          0 |       0 |    0 |     0 |      0 |      0 |            0 |
|                 mult                                                                    |                              multiplier |         17 |          0 |       0 |   17 |    67 |      0 |      0 |            4 |
|                   (mult)                                                                |                              multiplier |          0 |          0 |       0 |    0 |     0 |      0 |      0 |            0 |
|                   U0                                                                    |            multiplier_mult_gen_v12_0_14 |         17 |          0 |       0 |   17 |    67 |      0 |      0 |            4 |
|                     (U0)                                                                |            multiplier_mult_gen_v12_0_14 |          0 |          0 |       0 |    0 |     0 |      0 |      0 |            0 |
|                     i_mult                                                              |        multiplier_mult_gen_v12_0_14_viv |         17 |          0 |       0 |   17 |    67 |      0 |      0 |            4 |
|                       (i_mult)                                                          |        multiplier_mult_gen_v12_0_14_viv |          0 |          0 |       0 |    0 |     0 |      0 |      0 |            0 |
|                       gDSP.gDSP_only.iDSP                                               |                          multiplier_dsp |         17 |          0 |       0 |   17 |    67 |      0 |      0 |            4 |
|                         (gDSP.gDSP_only.iDSP)                                           |                          multiplier_dsp |          0 |          0 |       0 |    0 |     0 |      0 |      0 |            4 |
|                         use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay |   multiplier_delay_line__parameterized4 |          9 |          0 |       0 |    9 |    17 |      0 |      0 |            0 |
|                         use_prim.appDSP48[1].bppDSP48[0].need_output_delay.output_delay |   multiplier_delay_line__parameterized6 |          0 |          0 |       0 |    0 |    17 |      0 |      0 |            0 |
|                         use_prim.iBdelx[1].iBdely[0].need_delay_line.Bdelay             |   multiplier_delay_line__parameterized1 |          0 |          0 |       0 |    0 |    17 |      0 |      0 |            0 |
|                         use_prim.iBdelx[1].iBdely[1].need_delay_line.Bdelay             |   multiplier_delay_line__parameterized2 |          8 |          0 |       0 |    8 |    16 |      0 |      0 |            0 |
|             ff_memory_request                                                           |                  FIFOL1__parameterized3 |         51 |         51 |       0 |    0 |    75 |      0 |      0 |            0 |
|           stage3                                                                        |                                mkstage3 |        519 |        519 |       0 |    0 |   965 |      0 |      0 |            0 |
|             (stage3)                                                                    |                                mkstage3 |         53 |         53 |       0 |    0 |    37 |      0 |      0 |            0 |
|             csr                                                                         |                                   mkcsr |        466 |        466 |       0 |    0 |   928 |      0 |      0 |            0 |
|               (csr)                                                                     |                                   mkcsr |          1 |          1 |       0 |    0 |     0 |      0 |      0 |            0 |
|               csrfile                                                                   |                               mkcsrfile |        465 |        465 |       0 |    0 |   928 |      0 |      0 |            0 |
|     err_slave_s_xactor_f_rd_addr                                                        |                                FIFO2_11 |          2 |          2 |       0 |    0 |     2 |      0 |      0 |            0 |
|     err_slave_s_xactor_f_rd_data                                                        |                FIFO2__parameterized0_12 |          4 |          4 |       0 |    0 |     5 |      0 |      0 |            0 |
|     err_slave_s_xactor_f_wr_addr                                                        |                                FIFO2_13 |          2 |          2 |       0 |    0 |     2 |      0 |      0 |            0 |
|     err_slave_s_xactor_f_wr_data                                                        |                FIFO2__parameterized1_14 |          2 |          2 |       0 |    0 |     2 |      0 |      0 |            0 |
|     err_slave_s_xactor_f_wr_resp                                                        |                FIFO2__parameterized2_15 |          5 |          5 |       0 |    0 |     5 |      0 |      0 |            0 |
|     fabric_v_f_rd_mis_0                                                                 |                FIFO2__parameterized2_16 |         12 |         12 |       0 |    0 |     6 |      0 |      0 |            0 |
|     fabric_v_f_rd_mis_1                                                                 |                FIFO2__parameterized2_17 |          9 |          9 |       0 |    0 |     6 |      0 |      0 |            0 |
|     fabric_v_f_rd_mis_2                                                                 |                FIFO2__parameterized2_18 |          8 |          8 |       0 |    0 |     6 |      0 |      0 |            0 |
|     fabric_v_f_rd_mis_3                                                                 |                FIFO2__parameterized2_19 |         44 |         44 |       0 |    0 |     6 |      0 |      0 |            0 |
|     fabric_v_f_rd_mis_4                                                                 |                FIFO2__parameterized2_20 |         10 |         10 |       0 |    0 |     6 |      0 |      0 |            0 |
|     fabric_v_f_rd_mis_5                                                                 |                FIFO2__parameterized2_21 |          9 |          9 |       0 |    0 |     6 |      0 |      0 |            0 |
|     fabric_v_f_rd_mis_6                                                                 |                FIFO2__parameterized2_22 |          9 |          9 |       0 |    0 |     6 |      0 |      0 |            0 |
|     fabric_v_f_rd_mis_7                                                                 |                FIFO2__parameterized2_23 |          8 |          8 |       0 |    0 |     6 |      0 |      0 |            0 |
|     fabric_v_f_rd_mis_8                                                                 |                FIFO2__parameterized2_24 |         10 |         10 |       0 |    0 |     6 |      0 |      0 |            0 |
|     fabric_v_f_rd_sjs_0                                                                 |                   FIFO2__parameterized6 |        124 |        124 |       0 |    0 |    10 |      0 |      0 |            0 |
|     fabric_v_f_rd_sjs_1                                                                 |                FIFO2__parameterized6_25 |         93 |         93 |       0 |    0 |    10 |      0 |      0 |            0 |
|     fabric_v_f_rd_sjs_2                                                                 |                FIFO2__parameterized6_26 |        124 |        124 |       0 |    0 |    10 |      0 |      0 |            0 |
|     fabric_v_f_wr_mis_0                                                                 |                FIFO2__parameterized2_27 |          5 |          5 |       0 |    0 |     4 |      0 |      0 |            0 |
|     fabric_v_f_wr_mis_1                                                                 |                FIFO2__parameterized2_28 |          5 |          5 |       0 |    0 |     4 |      0 |      0 |            0 |
|     fabric_v_f_wr_mis_2                                                                 |                FIFO2__parameterized2_29 |          4 |          4 |       0 |    0 |     4 |      0 |      0 |            0 |
|     fabric_v_f_wr_mis_3                                                                 |                FIFO2__parameterized2_30 |          4 |          4 |       0 |    0 |     4 |      0 |      0 |            0 |
|     fabric_v_f_wr_mis_4                                                                 |                FIFO2__parameterized2_31 |          8 |          8 |       0 |    0 |     4 |      0 |      0 |            0 |
|     fabric_v_f_wr_mis_5                                                                 |                FIFO2__parameterized2_32 |          5 |          5 |       0 |    0 |     4 |      0 |      0 |            0 |
|     fabric_v_f_wr_mis_6                                                                 |                FIFO2__parameterized2_33 |          6 |          6 |       0 |    0 |     4 |      0 |      0 |            0 |
|     fabric_v_f_wr_mis_7                                                                 |                FIFO2__parameterized2_34 |          7 |          7 |       0 |    0 |     4 |      0 |      0 |            0 |
|     fabric_v_f_wr_mis_8                                                                 |                FIFO2__parameterized2_35 |          7 |          7 |       0 |    0 |     4 |      0 |      0 |            0 |
|     fabric_v_f_wr_sjs_0                                                                 |                FIFO2__parameterized6_36 |         32 |         32 |       0 |    0 |    10 |      0 |      0 |            0 |
|     fabric_v_f_wr_sjs_1                                                                 |                FIFO2__parameterized6_37 |         31 |         31 |       0 |    0 |    10 |      0 |      0 |            0 |
|     fabric_xactors_from_masters_0_f_rd_addr                                             |                                FIFO2_38 |        135 |        135 |       0 |    0 |    70 |      0 |      0 |            0 |
|     fabric_xactors_from_masters_0_f_rd_data                                             |                FIFO2__parameterized0_39 |         39 |         39 |       0 |    0 |    70 |      0 |      0 |            0 |
|     fabric_xactors_from_masters_0_f_wr_addr                                             |                                FIFO2_40 |        350 |        350 |       0 |    0 |    70 |      0 |      0 |            0 |
|     fabric_xactors_from_masters_0_f_wr_data                                             |                FIFO2__parameterized1_41 |         35 |         35 |       0 |    0 |    74 |      0 |      0 |            0 |
|     fabric_xactors_from_masters_0_f_wr_resp                                             |                FIFO2__parameterized2_42 |          6 |          6 |       0 |    0 |     6 |      0 |      0 |            0 |
|     fabric_xactors_from_masters_1_f_rd_addr                                             |                                FIFO2_43 |        175 |        175 |       0 |    0 |    70 |      0 |      0 |            0 |
|     fabric_xactors_from_masters_1_f_rd_data                                             |                FIFO2__parameterized0_44 |         39 |         39 |       0 |    0 |    70 |      0 |      0 |            0 |
|     fabric_xactors_from_masters_1_f_wr_addr                                             |                                FIFO2_45 |        200 |        200 |       0 |    0 |    70 |      0 |      0 |            0 |
|     fabric_xactors_from_masters_1_f_wr_data                                             |                FIFO2__parameterized1_46 |         40 |         40 |       0 |    0 |    74 |      0 |      0 |            0 |
|     fabric_xactors_from_masters_1_f_wr_resp                                             |                FIFO2__parameterized2_47 |          6 |          6 |       0 |    0 |     6 |      0 |      0 |            0 |
|     fabric_xactors_from_masters_2_f_rd_addr                                             |                                FIFO2_48 |         96 |         96 |       0 |    0 |    66 |      0 |      0 |            0 |
|     fabric_xactors_from_masters_2_f_rd_data                                             |                FIFO2__parameterized0_49 |         39 |         39 |       0 |    0 |    70 |      0 |      0 |            0 |
|     fabric_xactors_to_slaves_0_f_rd_addr                                                |                                FIFO2_50 |         18 |         18 |       0 |    0 |    32 |      0 |      0 |            0 |
|     fabric_xactors_to_slaves_0_f_rd_data                                                |                FIFO2__parameterized0_51 |         37 |         37 |       0 |    0 |    66 |      0 |      0 |            0 |
|     fabric_xactors_to_slaves_0_f_wr_addr                                                |                                FIFO2_52 |         18 |         18 |       0 |    0 |    32 |      0 |      0 |            0 |
|     fabric_xactors_to_slaves_0_f_wr_data                                                |                FIFO2__parameterized1_53 |         41 |         41 |       0 |    0 |    74 |      0 |      0 |            0 |
|     fabric_xactors_to_slaves_0_f_wr_resp                                                |                FIFO2__parameterized2_54 |          2 |          2 |       0 |    0 |     2 |      0 |      0 |            0 |
|     fabric_xactors_to_slaves_1_f_rd_addr                                                |                                FIFO2_55 |         21 |         21 |       0 |    0 |    38 |      0 |      0 |            0 |
|     fabric_xactors_to_slaves_1_f_rd_data                                                |                FIFO2__parameterized0_56 |         38 |         38 |       0 |    0 |    68 |      0 |      0 |            0 |
|     fabric_xactors_to_slaves_1_f_wr_addr                                                |                                FIFO2_57 |         21 |         21 |       0 |    0 |    38 |      0 |      0 |            0 |
|     fabric_xactors_to_slaves_1_f_wr_data                                                |                FIFO2__parameterized1_58 |         38 |         38 |       0 |    0 |    66 |      0 |      0 |            0 |
|     fabric_xactors_to_slaves_1_f_wr_resp                                                |                FIFO2__parameterized2_59 |          5 |          5 |       0 |    0 |     4 |      0 |      0 |            0 |
|     fabric_xactors_to_slaves_2_f_rd_addr                                                |                                FIFO2_60 |          9 |          9 |       0 |    0 |    14 |      0 |      0 |            0 |
|     fabric_xactors_to_slaves_2_f_rd_data                                                |                FIFO2__parameterized0_61 |         37 |         37 |       0 |    0 |    66 |      0 |      0 |            0 |
|     fabric_xactors_to_slaves_2_f_wr_addr                                                |                                FIFO2_62 |          3 |          3 |       0 |    0 |     2 |      0 |      0 |            0 |
|     fabric_xactors_to_slaves_2_f_wr_data                                                |                FIFO2__parameterized1_63 |          2 |          2 |       0 |    0 |     2 |      0 |      0 |            0 |
|     fabric_xactors_to_slaves_2_f_wr_resp                                                |                FIFO2__parameterized2_64 |          5 |          5 |       0 |    0 |     4 |      0 |      0 |            0 |
|     fabric_xactors_to_slaves_3_f_rd_addr                                                |                                FIFO2_65 |         14 |         14 |       0 |    0 |    23 |      0 |      0 |            0 |
|     fabric_xactors_to_slaves_3_f_rd_data                                                |                FIFO2__parameterized0_66 |         39 |         39 |       0 |    0 |    70 |      0 |      0 |            0 |
|     fabric_xactors_to_slaves_3_f_wr_addr                                                |                                FIFO2_67 |         15 |         15 |       0 |    0 |    23 |      0 |      0 |            0 |
|     fabric_xactors_to_slaves_3_f_wr_data                                                |                FIFO2__parameterized1_68 |         19 |         19 |       0 |    0 |    34 |      0 |      0 |            0 |
|     fabric_xactors_to_slaves_3_f_wr_resp                                                |                FIFO2__parameterized2_69 |          8 |          8 |       0 |    0 |     6 |      0 |      0 |            0 |
|     fabric_xactors_to_slaves_4_f_rd_addr                                                |                                FIFO2_70 |         18 |         18 |       0 |    0 |    30 |      0 |      0 |            0 |
|     fabric_xactors_to_slaves_4_f_rd_data                                                |                FIFO2__parameterized0_71 |         38 |         38 |       0 |    0 |    70 |      0 |      0 |            0 |
|     fabric_xactors_to_slaves_4_f_wr_addr                                                |                                FIFO2_72 |         19 |         19 |       0 |    0 |    30 |      0 |      0 |            0 |
|     fabric_xactors_to_slaves_4_f_wr_data                                                |                FIFO2__parameterized1_73 |         37 |         37 |       0 |    0 |    66 |      0 |      0 |            0 |
|     fabric_xactors_to_slaves_4_f_wr_resp                                                |                FIFO2__parameterized2_74 |          7 |          7 |       0 |    0 |     6 |      0 |      0 |            0 |
|     fabric_xactors_to_slaves_5_f_rd_addr                                                |                                FIFO2_75 |         13 |         13 |       0 |    0 |    22 |      0 |      0 |            0 |
|     fabric_xactors_to_slaves_5_f_rd_data                                                |                FIFO2__parameterized0_76 |         38 |         38 |       0 |    0 |    70 |      0 |      0 |            0 |
|     fabric_xactors_to_slaves_5_f_wr_addr                                                |                                FIFO2_77 |         37 |         37 |       0 |    0 |    66 |      0 |      0 |            0 |
|     fabric_xactors_to_slaves_5_f_wr_data                                                |                FIFO2__parameterized1_78 |         38 |         38 |       0 |    0 |    66 |      0 |      0 |            0 |
|     fabric_xactors_to_slaves_5_f_wr_resp                                                |                FIFO2__parameterized2_79 |          7 |          7 |       0 |    0 |     6 |      0 |      0 |            0 |
|     fabric_xactors_to_slaves_6_f_rd_addr                                                |                                FIFO2_80 |         25 |         25 |       0 |    0 |    45 |      0 |      0 |            0 |
|     fabric_xactors_to_slaves_6_f_rd_data                                                |                FIFO2__parameterized0_81 |         38 |         38 |       0 |    0 |    70 |      0 |      0 |            0 |
|     fabric_xactors_to_slaves_6_f_wr_addr                                                |                                FIFO2_82 |         40 |         40 |       0 |    0 |    70 |      0 |      0 |            0 |
|     fabric_xactors_to_slaves_6_f_wr_data                                                |                FIFO2__parameterized1_83 |         41 |         41 |       0 |    0 |    74 |      0 |      0 |            0 |
|     fabric_xactors_to_slaves_6_f_wr_resp                                                |                FIFO2__parameterized2_84 |          6 |          6 |       0 |    0 |     6 |      0 |      0 |            0 |
|     fabric_xactors_to_slaves_7_f_rd_addr                                                |                                FIFO2_85 |         16 |         16 |       0 |    0 |    24 |      0 |      0 |            0 |
|     fabric_xactors_to_slaves_7_f_rd_data                                                |                FIFO2__parameterized0_86 |         37 |         37 |       0 |    0 |    66 |      0 |      0 |            0 |
|     fabric_xactors_to_slaves_7_f_wr_addr                                                |                                FIFO2_87 |         20 |         20 |       0 |    0 |    24 |      0 |      0 |            0 |
|     fabric_xactors_to_slaves_7_f_wr_data                                                |                FIFO2__parameterized1_88 |         57 |         57 |       0 |    0 |    74 |      0 |      0 |            0 |
|     fabric_xactors_to_slaves_7_f_wr_resp                                                |                FIFO2__parameterized2_89 |          2 |          2 |       0 |    0 |     2 |      0 |      0 |            0 |
|     fabric_xactors_to_slaves_8_f_rd_addr                                                |                                FIFO2_90 |          3 |          3 |       0 |    0 |     2 |      0 |      0 |            0 |
|     fabric_xactors_to_slaves_8_f_rd_data                                                |                FIFO2__parameterized0_91 |          8 |          8 |       0 |    0 |     6 |      0 |      0 |            0 |
|     fabric_xactors_to_slaves_8_f_wr_addr                                                |                                FIFO2_92 |          3 |          3 |       0 |    0 |     2 |      0 |      0 |            0 |
|     fabric_xactors_to_slaves_8_f_wr_data                                                |                FIFO2__parameterized1_93 |          2 |          2 |       0 |    0 |     2 |      0 |      0 |            0 |
|     fabric_xactors_to_slaves_8_f_wr_resp                                                |                FIFO2__parameterized2_94 |          8 |          8 |       0 |    0 |     6 |      0 |      0 |            0 |
|     jtag_tap                                                                            |                             mkxilinxdtm |        122 |        122 |       0 |    0 |   265 |      0 |      0 |            0 |
|       (jtag_tap)                                                                        |                             mkxilinxdtm |         60 |         60 |       0 |    0 |   190 |      0 |      0 |            0 |
|       request_to_DM                                                                     |                   FIFO1__parameterized0 |          5 |          5 |       0 |    0 |    41 |      0 |      0 |            0 |
|       response_from_DM                                                                  |                   FIFO1__parameterized1 |         57 |         57 |       0 |    0 |    34 |      0 |      0 |            0 |
|     mem_dut_dmemMSB                                                                     |             BRAM2BELoad__parameterized0 |          0 |          0 |       0 |    0 |     0 |     32 |      0 |            0 |
|     mem_s_xactor_f_rd_addr                                                              |                                FIFO2_95 |         19 |         19 |       0 |    0 |    33 |      0 |      0 |            0 |
|     mem_s_xactor_f_rd_data                                                              |                FIFO2__parameterized0_96 |         38 |         38 |       0 |    0 |    66 |      0 |      0 |            0 |
|     mem_s_xactor_f_wr_addr                                                              |                                FIFO2_97 |         23 |         23 |       0 |    0 |    32 |      0 |      0 |            0 |
|     mem_s_xactor_f_wr_data                                                              |                FIFO2__parameterized1_98 |         42 |         42 |       0 |    0 |    74 |      0 |      0 |            0 |
|     mem_s_xactor_f_wr_resp                                                              |                FIFO2__parameterized2_99 |          2 |          2 |       0 |    0 |     2 |      0 |      0 |            0 |
|     mixed_cluster                                                                       |                         mkmixed_cluster |       3206 |       3206 |       0 |    0 |  2711 |      0 |      0 |            0 |
|       (mixed_cluster)                                                                   |                         mkmixed_cluster |          1 |          1 |       0 |    0 |     0 |      0 |      0 |            0 |
|       c2m_xactor_f_rd_addr                                                              |                               FIFO2_423 |         26 |         26 |       0 |    0 |    46 |      0 |      0 |            0 |
|       c2m_xactor_f_rd_data                                                              |               FIFO2__parameterized0_424 |         40 |         40 |       0 |    0 |    70 |      0 |      0 |            0 |
|       c2m_xactor_f_wr_addr                                                              |                               FIFO2_425 |         40 |         40 |       0 |    0 |    70 |      0 |      0 |            0 |
|       c2m_xactor_f_wr_data                                                              |               FIFO2__parameterized1_426 |         42 |         42 |       0 |    0 |    74 |      0 |      0 |            0 |
|       c2m_xactor_f_wr_resp                                                              |               FIFO2__parameterized2_427 |          8 |          8 |       0 |    0 |     6 |      0 |      0 |            0 |
|       c2s_xactor_f_rd_addr                                                              |                               FIFO2_428 |         26 |         26 |       0 |    0 |    46 |      0 |      0 |            0 |
|       c2s_xactor_f_rd_data                                                              |               FIFO2__parameterized0_429 |         40 |         40 |       0 |    0 |    70 |      0 |      0 |            0 |
|       c2s_xactor_f_wr_addr                                                              |                               FIFO2_430 |         40 |         40 |       0 |    0 |    70 |      0 |      0 |            0 |
|       c2s_xactor_f_wr_data                                                              |               FIFO2__parameterized1_431 |         42 |         42 |       0 |    0 |    74 |      0 |      0 |            0 |
|       c2s_xactor_f_wr_resp                                                              |               FIFO2__parameterized2_432 |          8 |          8 |       0 |    0 |     6 |      0 |      0 |            0 |
|       err_slave_s_xactor_f_rd_addr                                                      |                               FIFO2_433 |          2 |          2 |       0 |    0 |     2 |      0 |      0 |            0 |
|       err_slave_s_xactor_f_rd_data                                                      |               FIFO2__parameterized0_434 |          4 |          4 |       0 |    0 |     5 |      0 |      0 |            0 |
|       err_slave_s_xactor_f_wr_addr                                                      |                               FIFO2_435 |          2 |          2 |       0 |    0 |     2 |      0 |      0 |            0 |
|       err_slave_s_xactor_f_wr_data                                                      |               FIFO2__parameterized1_436 |          2 |          2 |       0 |    0 |     2 |      0 |      0 |            0 |
|       err_slave_s_xactor_f_wr_resp                                                      |               FIFO2__parameterized2_437 |          5 |          5 |       0 |    0 |     5 |      0 |      0 |            0 |
|       fabric_v_f_rd_mis_0                                                               |               FIFO2__parameterized3_438 |          2 |          2 |       0 |    0 |     2 |      0 |      0 |            0 |
|       fabric_v_f_rd_mis_1                                                               |               FIFO2__parameterized3_439 |          2 |          2 |       0 |    0 |     2 |      0 |      0 |            0 |
|       fabric_v_f_rd_mis_2                                                               |               FIFO2__parameterized3_440 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |            0 |
|       fabric_v_f_rd_mis_3                                                               |               FIFO2__parameterized3_441 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |            0 |
|       fabric_v_f_rd_mis_4                                                               |               FIFO2__parameterized3_442 |          2 |          2 |       0 |    0 |     2 |      0 |      0 |            0 |
|       fabric_v_f_rd_sjs_0                                                               |               FIFO2__parameterized7_443 |        168 |        168 |       0 |    0 |     8 |      0 |      0 |            0 |
|       fabric_v_f_wr_mis_0                                                               |               FIFO2__parameterized3_444 |          2 |          2 |       0 |    0 |     2 |      0 |      0 |            0 |
|       fabric_v_f_wr_mis_1                                                               |               FIFO2__parameterized3_445 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |            0 |
|       fabric_v_f_wr_mis_2                                                               |               FIFO2__parameterized3_446 |          2 |          2 |       0 |    0 |     2 |      0 |      0 |            0 |
|       fabric_v_f_wr_mis_3                                                               |               FIFO2__parameterized3_447 |          3 |          3 |       0 |    0 |     2 |      0 |      0 |            0 |
|       fabric_v_f_wr_mis_4                                                               |               FIFO2__parameterized3_448 |          2 |          2 |       0 |    0 |     2 |      0 |      0 |            0 |
|       fabric_v_f_wr_sjs_0                                                               |               FIFO2__parameterized7_449 |         20 |         20 |       0 |    0 |     8 |      0 |      0 |            0 |
|       fabric_xactors_from_masters_0_f_rd_addr                                           |                               FIFO2_450 |         58 |         58 |       0 |    0 |    46 |      0 |      0 |            0 |
|       fabric_xactors_from_masters_0_f_rd_data                                           |               FIFO2__parameterized0_451 |         39 |         39 |       0 |    0 |    70 |      0 |      0 |            0 |
|       fabric_xactors_from_masters_0_f_wr_addr                                           |                               FIFO2_452 |        125 |        125 |       0 |    0 |    70 |      0 |      0 |            0 |
|       fabric_xactors_from_masters_0_f_wr_data                                           |               FIFO2__parameterized1_453 |         41 |         41 |       0 |    0 |    74 |      0 |      0 |            0 |
|       fabric_xactors_from_masters_0_f_wr_resp                                           |               FIFO2__parameterized2_454 |          6 |          6 |       0 |    0 |     6 |      0 |      0 |            0 |
|       fabric_xactors_to_slaves_0_f_rd_addr                                              |                               FIFO2_455 |         11 |         11 |       0 |    0 |    18 |      0 |      0 |            0 |
|       fabric_xactors_to_slaves_0_f_rd_data                                              |               FIFO2__parameterized0_456 |         38 |         38 |       0 |    0 |    68 |      0 |      0 |            0 |
|       fabric_xactors_to_slaves_0_f_wr_addr                                              |                               FIFO2_457 |         11 |         11 |       0 |    0 |    18 |      0 |      0 |            0 |
|       fabric_xactors_to_slaves_0_f_wr_data                                              |               FIFO2__parameterized1_458 |         37 |         37 |       0 |    0 |    66 |      0 |      0 |            0 |
|       fabric_xactors_to_slaves_0_f_wr_resp                                              |               FIFO2__parameterized2_459 |          5 |          5 |       0 |    0 |     4 |      0 |      0 |            0 |
|       fabric_xactors_to_slaves_1_f_rd_addr                                              |                               FIFO2_460 |         25 |         25 |       0 |    0 |    46 |      0 |      0 |            0 |
|       fabric_xactors_to_slaves_1_f_rd_data                                              |               FIFO2__parameterized0_461 |         38 |         38 |       0 |    0 |    68 |      0 |      0 |            0 |
|       fabric_xactors_to_slaves_1_f_wr_addr                                              |                               FIFO2_462 |          1 |          1 |       0 |    0 |    70 |      0 |      0 |            0 |
|       fabric_xactors_to_slaves_1_f_wr_data                                              |               FIFO2__parameterized1_463 |         17 |         17 |       0 |    0 |    34 |      0 |      0 |            0 |
|       fabric_xactors_to_slaves_1_f_wr_resp                                              |               FIFO2__parameterized2_464 |          5 |          5 |       0 |    0 |     4 |      0 |      0 |            0 |
|       fabric_xactors_to_slaves_2_f_rd_addr                                              |                               FIFO2_465 |         12 |         12 |       0 |    0 |    20 |      0 |      0 |            0 |
|       fabric_xactors_to_slaves_2_f_rd_data                                              |               FIFO2__parameterized0_466 |          1 |          1 |       0 |    0 |    68 |      0 |      0 |            0 |
|       fabric_xactors_to_slaves_2_f_wr_addr                                              |                               FIFO2_467 |         12 |         12 |       0 |    0 |    20 |      0 |      0 |            0 |
|       fabric_xactors_to_slaves_2_f_wr_data                                              |               FIFO2__parameterized1_468 |         37 |         37 |       0 |    0 |    66 |      0 |      0 |            0 |
|       fabric_xactors_to_slaves_2_f_wr_resp                                              |               FIFO2__parameterized2_469 |          5 |          5 |       0 |    0 |     4 |      0 |      0 |            0 |
|       fabric_xactors_to_slaves_3_f_rd_addr                                              |                               FIFO2_470 |         14 |         14 |       0 |    0 |    24 |      0 |      0 |            0 |
|       fabric_xactors_to_slaves_3_f_rd_data                                              |               FIFO2__parameterized0_471 |          1 |          1 |       0 |    0 |    70 |      0 |      0 |            0 |
|       fabric_xactors_to_slaves_3_f_wr_addr                                              |                               FIFO2_472 |         14 |         14 |       0 |    0 |    24 |      0 |      0 |            0 |
|       fabric_xactors_to_slaves_3_f_wr_data                                              |               FIFO2__parameterized1_473 |         41 |         41 |       0 |    0 |    74 |      0 |      0 |            0 |
|       fabric_xactors_to_slaves_3_f_wr_resp                                              |               FIFO2__parameterized2_474 |          8 |          8 |       0 |    0 |     6 |      0 |      0 |            0 |
|       fabric_xactors_to_slaves_4_f_rd_addr                                              |                               FIFO2_475 |          3 |          3 |       0 |    0 |     2 |      0 |      0 |            0 |
|       fabric_xactors_to_slaves_4_f_rd_data                                              |               FIFO2__parameterized0_476 |          8 |          8 |       0 |    0 |     6 |      0 |      0 |            0 |
|       fabric_xactors_to_slaves_4_f_wr_addr                                              |                               FIFO2_477 |          2 |          2 |       0 |    0 |     2 |      0 |      0 |            0 |
|       fabric_xactors_to_slaves_4_f_wr_data                                              |               FIFO2__parameterized1_478 |          3 |          3 |       0 |    0 |     2 |      0 |      0 |            0 |
|       fabric_xactors_to_slaves_4_f_wr_resp                                              |               FIFO2__parameterized2_479 |          8 |          8 |       0 |    0 |     6 |      0 |      0 |            0 |
|       gpio                                                                              |                                  mkgpio |        256 |        256 |       0 |    0 |   290 |      0 |      0 |            0 |
|         (gpio)                                                                          |                                  mkgpio |         32 |         32 |       0 |    0 |   112 |      0 |      0 |            0 |
|         s_xactor_f_rd_addr                                                              |                               FIFO2_490 |         99 |         99 |       0 |    0 |    20 |      0 |      0 |            0 |
|         s_xactor_f_rd_data                                                              |               FIFO2__parameterized0_491 |         39 |         39 |       0 |    0 |    68 |      0 |      0 |            0 |
|         s_xactor_f_wr_addr                                                              |                               FIFO2_492 |         43 |         43 |       0 |    0 |    20 |      0 |      0 |            0 |
|         s_xactor_f_wr_data                                                              |               FIFO2__parameterized1_493 |         38 |         38 |       0 |    0 |    66 |      0 |      0 |            0 |
|         s_xactor_f_wr_resp                                                              |               FIFO2__parameterized2_494 |          5 |          5 |       0 |    0 |     4 |      0 |      0 |            0 |
|       i2c                                                                               |                                   mki2c |        503 |        503 |       0 |    0 |   391 |      0 |      0 |            0 |
|         (i2c)                                                                           |                                   mki2c |        150 |        150 |       0 |    0 |   217 |      0 |      0 |            0 |
|         s_xactor_f_rd_addr                                                              |                               FIFO2_485 |         88 |         88 |       0 |    0 |    18 |      0 |      0 |            0 |
|         s_xactor_f_rd_data                                                              |               FIFO2__parameterized0_486 |        140 |        140 |       0 |    0 |    68 |      0 |      0 |            0 |
|         s_xactor_f_wr_addr                                                              |                               FIFO2_487 |         50 |         50 |       0 |    0 |    18 |      0 |      0 |            0 |
|         s_xactor_f_wr_data                                                              |               FIFO2__parameterized1_488 |         59 |         59 |       0 |    0 |    66 |      0 |      0 |            0 |
|         s_xactor_f_wr_resp                                                              |               FIFO2__parameterized2_489 |         16 |         16 |       0 |    0 |     4 |      0 |      0 |            0 |
|       plic                                                                              |                                  mkplic |       1290 |       1290 |       0 |    0 |   390 |      0 |      0 |            0 |
|         (plic)                                                                          |                                  mkplic |        153 |        153 |       0 |    0 |   176 |      0 |      0 |            0 |
|         s_xactor_f_rd_addr                                                              |                               FIFO2_480 |        166 |        166 |       0 |    0 |    46 |      0 |      0 |            0 |
|         s_xactor_f_rd_data                                                              |               FIFO2__parameterized0_481 |         60 |         60 |       0 |    0 |    57 |      0 |      0 |            0 |
|         s_xactor_f_wr_addr                                                              |                               FIFO2_482 |        795 |        795 |       0 |    0 |    73 |      0 |      0 |            0 |
|         s_xactor_f_wr_data                                                              |               FIFO2__parameterized1_483 |        112 |        112 |       0 |    0 |    34 |      0 |      0 |            0 |
|         s_xactor_f_wr_resp                                                              |               FIFO2__parameterized2_484 |          4 |          4 |       0 |    0 |     4 |      0 |      0 |            0 |
|     pwm_cluster                                                                         |                           mkpwm_cluster |       2582 |       2582 |       0 |    0 |  3600 |      0 |      0 |            0 |
|       (pwm_cluster)                                                                     |                           mkpwm_cluster |          1 |          1 |       0 |    0 |     0 |      0 |      0 |            0 |
|       c2m_xactor_f_rd_addr                                                              |                               FIFO2_217 |         15 |         15 |       0 |    0 |    24 |      0 |      0 |            0 |
|       c2m_xactor_f_rd_data                                                              |               FIFO2__parameterized0_218 |         40 |         40 |       0 |    0 |    70 |      0 |      0 |            0 |
|       c2m_xactor_f_wr_addr                                                              |                               FIFO2_219 |         15 |         15 |       0 |    0 |    24 |      0 |      0 |            0 |
|       c2m_xactor_f_wr_data                                                              |               FIFO2__parameterized1_220 |         20 |         20 |       0 |    0 |    34 |      0 |      0 |            0 |
|       c2m_xactor_f_wr_resp                                                              |               FIFO2__parameterized2_221 |          8 |          8 |       0 |    0 |     6 |      0 |      0 |            0 |
|       c2s_xactor_f_rd_addr                                                              |                               FIFO2_222 |         15 |         15 |       0 |    0 |    24 |      0 |      0 |            0 |
|       c2s_xactor_f_rd_data                                                              |               FIFO2__parameterized0_223 |         40 |         40 |       0 |    0 |    70 |      0 |      0 |            0 |
|       c2s_xactor_f_wr_addr                                                              |                               FIFO2_224 |         15 |         15 |       0 |    0 |    24 |      0 |      0 |            0 |
|       c2s_xactor_f_wr_data                                                              |               FIFO2__parameterized1_225 |         20 |         20 |       0 |    0 |    34 |      0 |      0 |            0 |
|       c2s_xactor_f_wr_resp                                                              |               FIFO2__parameterized2_226 |          8 |          8 |       0 |    0 |     6 |      0 |      0 |            0 |
|       err_slave_s_xactor_f_rd_addr                                                      |                               FIFO2_227 |          2 |          2 |       0 |    0 |     2 |      0 |      0 |            0 |
|       err_slave_s_xactor_f_rd_data                                                      |               FIFO2__parameterized0_228 |          4 |          4 |       0 |    0 |     5 |      0 |      0 |            0 |
|       err_slave_s_xactor_f_wr_addr                                                      |                               FIFO2_229 |          2 |          2 |       0 |    0 |     2 |      0 |      0 |            0 |
|       err_slave_s_xactor_f_wr_data                                                      |               FIFO2__parameterized1_230 |          2 |          2 |       0 |    0 |     2 |      0 |      0 |            0 |
|       err_slave_s_xactor_f_wr_resp                                                      |               FIFO2__parameterized2_231 |          5 |          5 |       0 |    0 |     5 |      0 |      0 |            0 |
|       fabric_v_f_rd_mis_0                                                               |               FIFO2__parameterized3_232 |          2 |          2 |       0 |    0 |     2 |      0 |      0 |            0 |
|       fabric_v_f_rd_mis_1                                                               |               FIFO2__parameterized3_233 |          2 |          2 |       0 |    0 |     2 |      0 |      0 |            0 |
|       fabric_v_f_rd_mis_2                                                               |               FIFO2__parameterized3_234 |          2 |          2 |       0 |    0 |     2 |      0 |      0 |            0 |
|       fabric_v_f_rd_mis_3                                                               |               FIFO2__parameterized3_235 |          2 |          2 |       0 |    0 |     2 |      0 |      0 |            0 |
|       fabric_v_f_rd_mis_4                                                               |               FIFO2__parameterized3_236 |          2 |          2 |       0 |    0 |     2 |      0 |      0 |            0 |
|       fabric_v_f_rd_mis_5                                                               |               FIFO2__parameterized3_237 |          3 |          3 |       0 |    0 |     2 |      0 |      0 |            0 |
|       fabric_v_f_rd_mis_6                                                               |               FIFO2__parameterized3_238 |          3 |          3 |       0 |    0 |     2 |      0 |      0 |            0 |
|       fabric_v_f_rd_sjs_0                                                               |                   FIFO2__parameterized7 |        127 |        127 |       0 |    0 |     8 |      0 |      0 |            0 |
|       fabric_v_f_wr_mis_0                                                               |               FIFO2__parameterized3_239 |          2 |          2 |       0 |    0 |     2 |      0 |      0 |            0 |
|       fabric_v_f_wr_mis_1                                                               |               FIFO2__parameterized3_240 |          2 |          2 |       0 |    0 |     2 |      0 |      0 |            0 |
|       fabric_v_f_wr_mis_2                                                               |               FIFO2__parameterized3_241 |          2 |          2 |       0 |    0 |     2 |      0 |      0 |            0 |
|       fabric_v_f_wr_mis_3                                                               |               FIFO2__parameterized3_242 |          3 |          3 |       0 |    0 |     2 |      0 |      0 |            0 |
|       fabric_v_f_wr_mis_4                                                               |               FIFO2__parameterized3_243 |          3 |          3 |       0 |    0 |     2 |      0 |      0 |            0 |
|       fabric_v_f_wr_mis_5                                                               |               FIFO2__parameterized3_244 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |            0 |
|       fabric_v_f_wr_mis_6                                                               |               FIFO2__parameterized3_245 |          3 |          3 |       0 |    0 |     2 |      0 |      0 |            0 |
|       fabric_v_f_wr_sjs_0                                                               |               FIFO2__parameterized7_246 |         21 |         21 |       0 |    0 |     8 |      0 |      0 |            0 |
|       fabric_xactors_from_masters_0_f_rd_addr                                           |                               FIFO2_247 |         40 |         40 |       0 |    0 |    24 |      0 |      0 |            0 |
|       fabric_xactors_from_masters_0_f_rd_data                                           |               FIFO2__parameterized0_248 |         40 |         40 |       0 |    0 |    70 |      0 |      0 |            0 |
|       fabric_xactors_from_masters_0_f_wr_addr                                           |                               FIFO2_249 |         42 |         42 |       0 |    0 |    24 |      0 |      0 |            0 |
|       fabric_xactors_from_masters_0_f_wr_data                                           |               FIFO2__parameterized1_250 |         20 |         20 |       0 |    0 |    34 |      0 |      0 |            0 |
|       fabric_xactors_from_masters_0_f_wr_resp                                           |               FIFO2__parameterized2_251 |          8 |          8 |       0 |    0 |     6 |      0 |      0 |            0 |
|       fabric_xactors_to_slaves_0_f_rd_addr                                              |                               FIFO2_252 |          9 |          9 |       0 |    0 |    14 |      0 |      0 |            0 |
|       fabric_xactors_to_slaves_0_f_rd_data                                              |               FIFO2__parameterized0_253 |         38 |         38 |       0 |    0 |    68 |      0 |      0 |            0 |
|       fabric_xactors_to_slaves_0_f_wr_addr                                              |                               FIFO2_254 |          9 |          9 |       0 |    0 |    14 |      0 |      0 |            0 |
|       fabric_xactors_to_slaves_0_f_wr_data                                              |               FIFO2__parameterized1_255 |         19 |         19 |       0 |    0 |    34 |      0 |      0 |            0 |
|       fabric_xactors_to_slaves_0_f_wr_resp                                              |               FIFO2__parameterized2_256 |          5 |          5 |       0 |    0 |     4 |      0 |      0 |            0 |
|       fabric_xactors_to_slaves_1_f_rd_addr                                              |                               FIFO2_257 |          9 |          9 |       0 |    0 |    14 |      0 |      0 |            0 |
|       fabric_xactors_to_slaves_1_f_rd_data                                              |               FIFO2__parameterized0_258 |         38 |         38 |       0 |    0 |    68 |      0 |      0 |            0 |
|       fabric_xactors_to_slaves_1_f_wr_addr                                              |                               FIFO2_259 |          9 |          9 |       0 |    0 |    14 |      0 |      0 |            0 |
|       fabric_xactors_to_slaves_1_f_wr_data                                              |               FIFO2__parameterized1_260 |         19 |         19 |       0 |    0 |    34 |      0 |      0 |            0 |
|       fabric_xactors_to_slaves_1_f_wr_resp                                              |               FIFO2__parameterized2_261 |          5 |          5 |       0 |    0 |     4 |      0 |      0 |            0 |
|       fabric_xactors_to_slaves_2_f_rd_addr                                              |                               FIFO2_262 |          9 |          9 |       0 |    0 |    14 |      0 |      0 |            0 |
|       fabric_xactors_to_slaves_2_f_rd_data                                              |               FIFO2__parameterized0_263 |         38 |         38 |       0 |    0 |    68 |      0 |      0 |            0 |
|       fabric_xactors_to_slaves_2_f_wr_addr                                              |                               FIFO2_264 |          9 |          9 |       0 |    0 |    14 |      0 |      0 |            0 |
|       fabric_xactors_to_slaves_2_f_wr_data                                              |               FIFO2__parameterized1_265 |         19 |         19 |       0 |    0 |    34 |      0 |      0 |            0 |
|       fabric_xactors_to_slaves_2_f_wr_resp                                              |               FIFO2__parameterized2_266 |          7 |          7 |       0 |    0 |     4 |      0 |      0 |            0 |
|       fabric_xactors_to_slaves_3_f_rd_addr                                              |                               FIFO2_267 |          9 |          9 |       0 |    0 |    14 |      0 |      0 |            0 |
|       fabric_xactors_to_slaves_3_f_rd_data                                              |               FIFO2__parameterized0_268 |         38 |         38 |       0 |    0 |    68 |      0 |      0 |            0 |
|       fabric_xactors_to_slaves_3_f_wr_addr                                              |                               FIFO2_269 |          9 |          9 |       0 |    0 |    14 |      0 |      0 |            0 |
|       fabric_xactors_to_slaves_3_f_wr_data                                              |               FIFO2__parameterized1_270 |         19 |         19 |       0 |    0 |    34 |      0 |      0 |            0 |
|       fabric_xactors_to_slaves_3_f_wr_resp                                              |               FIFO2__parameterized2_271 |          5 |          5 |       0 |    0 |     4 |      0 |      0 |            0 |
|       fabric_xactors_to_slaves_4_f_rd_addr                                              |                               FIFO2_272 |          9 |          9 |       0 |    0 |    14 |      0 |      0 |            0 |
|       fabric_xactors_to_slaves_4_f_rd_data                                              |               FIFO2__parameterized0_273 |         38 |         38 |       0 |    0 |    68 |      0 |      0 |            0 |
|       fabric_xactors_to_slaves_4_f_wr_addr                                              |                               FIFO2_274 |          9 |          9 |       0 |    0 |    14 |      0 |      0 |            0 |
|       fabric_xactors_to_slaves_4_f_wr_data                                              |               FIFO2__parameterized1_275 |         19 |         19 |       0 |    0 |    34 |      0 |      0 |            0 |
|       fabric_xactors_to_slaves_4_f_wr_resp                                              |               FIFO2__parameterized2_276 |          5 |          5 |       0 |    0 |     4 |      0 |      0 |            0 |
|       fabric_xactors_to_slaves_5_f_rd_addr                                              |                               FIFO2_277 |          9 |          9 |       0 |    0 |    14 |      0 |      0 |            0 |
|       fabric_xactors_to_slaves_5_f_rd_data                                              |               FIFO2__parameterized0_278 |         38 |         38 |       0 |    0 |    68 |      0 |      0 |            0 |
|       fabric_xactors_to_slaves_5_f_wr_addr                                              |                               FIFO2_279 |          9 |          9 |       0 |    0 |    14 |      0 |      0 |            0 |
|       fabric_xactors_to_slaves_5_f_wr_data                                              |               FIFO2__parameterized1_280 |         21 |         21 |       0 |    0 |    34 |      0 |      0 |            0 |
|       fabric_xactors_to_slaves_5_f_wr_resp                                              |               FIFO2__parameterized2_281 |          6 |          6 |       0 |    0 |     4 |      0 |      0 |            0 |
|       fabric_xactors_to_slaves_6_f_rd_addr                                              |                               FIFO2_282 |          2 |          2 |       0 |    0 |     2 |      0 |      0 |            0 |
|       fabric_xactors_to_slaves_6_f_rd_data                                              |               FIFO2__parameterized0_283 |          8 |          8 |       0 |    0 |     6 |      0 |      0 |            0 |
|       fabric_xactors_to_slaves_6_f_wr_addr                                              |                               FIFO2_284 |          2 |          2 |       0 |    0 |     2 |      0 |      0 |            0 |
|       fabric_xactors_to_slaves_6_f_wr_data                                              |               FIFO2__parameterized1_285 |          2 |          2 |       0 |    0 |     2 |      0 |      0 |            0 |
|       fabric_xactors_to_slaves_6_f_wr_resp                                              |               FIFO2__parameterized2_286 |          8 |          8 |       0 |    0 |     6 |      0 |      0 |            0 |
|       pwm0                                                                              |                                   mkpwm |        255 |        255 |       0 |    0 |   374 |      0 |      0 |            0 |
|         (pwm0)                                                                          |                                   mkpwm |         34 |         34 |       0 |    0 |   105 |      0 |      0 |            0 |
|         pwm_clock_divider_clock_selector                                                |                     UngatedClockMux_400 |          4 |          4 |       0 |    0 |     1 |      0 |      0 |            0 |
|         pwm_clock_divider_new_clock                                                     |                           MakeClock_401 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |            0 |
|         pwm_clock_divisor_sync                                                          |                        SyncRegister_402 |         23 |         23 |       0 |    0 |    38 |      0 |      0 |            0 |
|           (pwm_clock_divisor_sync)                                                      |                        SyncRegister_402 |         20 |         20 |       0 |    0 |    32 |      0 |      0 |            0 |
|           sync                                                                          |                       SyncHandshake_422 |          3 |          3 |       0 |    0 |     6 |      0 |      0 |            0 |
|         pwm_control_reset                                                               |                          MakeResetA_403 |          1 |          1 |       0 |    0 |     3 |      0 |      0 |            0 |
|           (pwm_control_reset)                                                           |                          MakeResetA_403 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |            0 |
|           rstSync                                                                       |                          SyncResetA_421 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |            0 |
|         pwm_sync_continous_once                                                         |        SyncRegister__parameterized0_404 |          4 |          4 |       0 |    0 |     8 |      0 |      0 |            0 |
|           (pwm_sync_continous_once)                                                     |        SyncRegister__parameterized0_404 |          2 |          2 |       0 |    0 |     2 |      0 |      0 |            0 |
|           sync                                                                          |                       SyncHandshake_420 |          2 |          2 |       0 |    0 |     6 |      0 |      0 |            0 |
|         pwm_sync_duty_cycle                                                             |                        SyncRegister_405 |         12 |         12 |       0 |    0 |    38 |      0 |      0 |            0 |
|           (pwm_sync_duty_cycle)                                                         |                        SyncRegister_405 |          9 |          9 |       0 |    0 |    32 |      0 |      0 |            0 |
|           sync                                                                          |                       SyncHandshake_419 |          3 |          3 |       0 |    0 |     6 |      0 |      0 |            0 |
|         pwm_sync_period                                                                 |                        SyncRegister_406 |         22 |         22 |       0 |    0 |    38 |      0 |      0 |            0 |
|           (pwm_sync_period)                                                             |                        SyncRegister_406 |         20 |         20 |       0 |    0 |    32 |      0 |      0 |            0 |
|           sync                                                                          |                       SyncHandshake_418 |          2 |          2 |       0 |    0 |     6 |      0 |      0 |            0 |
|         pwm_sync_pwm_enable                                                             |        SyncRegister__parameterized0_407 |         19 |         19 |       0 |    0 |     8 |      0 |      0 |            0 |
|           (pwm_sync_pwm_enable)                                                         |        SyncRegister__parameterized0_407 |         18 |         18 |       0 |    0 |     2 |      0 |      0 |            0 |
|           sync                                                                          |                       SyncHandshake_417 |          1 |          1 |       0 |    0 |     6 |      0 |      0 |            0 |
|         pwm_sync_pwm_output                                                             |        SyncRegister__parameterized0_408 |          3 |          3 |       0 |    0 |     8 |      0 |      0 |            0 |
|           (pwm_sync_pwm_output)                                                         |        SyncRegister__parameterized0_408 |          2 |          2 |       0 |    0 |     2 |      0 |      0 |            0 |
|           sync                                                                          |                       SyncHandshake_416 |          1 |          1 |       0 |    0 |     6 |      0 |      0 |            0 |
|         pwm_sync_pwm_start                                                              |        SyncRegister__parameterized0_409 |          2 |          2 |       0 |    0 |     8 |      0 |      0 |            0 |
|           (pwm_sync_pwm_start)                                                          |        SyncRegister__parameterized0_409 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |            0 |
|           sync                                                                          |                       SyncHandshake_415 |          1 |          1 |       0 |    0 |     6 |      0 |      0 |            0 |
|         s_xactor_f_rd_addr                                                              |                               FIFO2_410 |         52 |         52 |       0 |    0 |    14 |      0 |      0 |            0 |
|         s_xactor_f_rd_data                                                              |               FIFO2__parameterized0_411 |         38 |         38 |       0 |    0 |    52 |      0 |      0 |            0 |
|         s_xactor_f_wr_addr                                                              |                               FIFO2_412 |         16 |         16 |       0 |    0 |    14 |      0 |      0 |            0 |
|         s_xactor_f_wr_data                                                              |               FIFO2__parameterized1_413 |         20 |         20 |       0 |    0 |    34 |      0 |      0 |            0 |
|         s_xactor_f_wr_resp                                                              |               FIFO2__parameterized2_414 |          5 |          5 |       0 |    0 |     4 |      0 |      0 |            0 |
|       pwm1                                                                              |                               mkpwm_287 |        255 |        255 |       0 |    0 |   374 |      0 |      0 |            0 |
|         (pwm1)                                                                          |                               mkpwm_287 |         34 |         34 |       0 |    0 |   105 |      0 |      0 |            0 |
|         pwm_clock_divider_clock_selector                                                |                     UngatedClockMux_377 |          4 |          4 |       0 |    0 |     1 |      0 |      0 |            0 |
|         pwm_clock_divider_new_clock                                                     |                           MakeClock_378 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |            0 |
|         pwm_clock_divisor_sync                                                          |                        SyncRegister_379 |         23 |         23 |       0 |    0 |    38 |      0 |      0 |            0 |
|           (pwm_clock_divisor_sync)                                                      |                        SyncRegister_379 |         20 |         20 |       0 |    0 |    32 |      0 |      0 |            0 |
|           sync                                                                          |                       SyncHandshake_399 |          3 |          3 |       0 |    0 |     6 |      0 |      0 |            0 |
|         pwm_control_reset                                                               |                          MakeResetA_380 |          1 |          1 |       0 |    0 |     3 |      0 |      0 |            0 |
|           (pwm_control_reset)                                                           |                          MakeResetA_380 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |            0 |
|           rstSync                                                                       |                          SyncResetA_398 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |            0 |
|         pwm_sync_continous_once                                                         |        SyncRegister__parameterized0_381 |          4 |          4 |       0 |    0 |     8 |      0 |      0 |            0 |
|           (pwm_sync_continous_once)                                                     |        SyncRegister__parameterized0_381 |          2 |          2 |       0 |    0 |     2 |      0 |      0 |            0 |
|           sync                                                                          |                       SyncHandshake_397 |          2 |          2 |       0 |    0 |     6 |      0 |      0 |            0 |
|         pwm_sync_duty_cycle                                                             |                        SyncRegister_382 |         12 |         12 |       0 |    0 |    38 |      0 |      0 |            0 |
|           (pwm_sync_duty_cycle)                                                         |                        SyncRegister_382 |          9 |          9 |       0 |    0 |    32 |      0 |      0 |            0 |
|           sync                                                                          |                       SyncHandshake_396 |          3 |          3 |       0 |    0 |     6 |      0 |      0 |            0 |
|         pwm_sync_period                                                                 |                        SyncRegister_383 |         22 |         22 |       0 |    0 |    38 |      0 |      0 |            0 |
|           (pwm_sync_period)                                                             |                        SyncRegister_383 |         20 |         20 |       0 |    0 |    32 |      0 |      0 |            0 |
|           sync                                                                          |                       SyncHandshake_395 |          2 |          2 |       0 |    0 |     6 |      0 |      0 |            0 |
|         pwm_sync_pwm_enable                                                             |        SyncRegister__parameterized0_384 |         19 |         19 |       0 |    0 |     8 |      0 |      0 |            0 |
|           (pwm_sync_pwm_enable)                                                         |        SyncRegister__parameterized0_384 |         18 |         18 |       0 |    0 |     2 |      0 |      0 |            0 |
|           sync                                                                          |                       SyncHandshake_394 |          1 |          1 |       0 |    0 |     6 |      0 |      0 |            0 |
|         pwm_sync_pwm_output                                                             |        SyncRegister__parameterized0_385 |          3 |          3 |       0 |    0 |     8 |      0 |      0 |            0 |
|           (pwm_sync_pwm_output)                                                         |        SyncRegister__parameterized0_385 |          2 |          2 |       0 |    0 |     2 |      0 |      0 |            0 |
|           sync                                                                          |                       SyncHandshake_393 |          1 |          1 |       0 |    0 |     6 |      0 |      0 |            0 |
|         pwm_sync_pwm_start                                                              |        SyncRegister__parameterized0_386 |          2 |          2 |       0 |    0 |     8 |      0 |      0 |            0 |
|           (pwm_sync_pwm_start)                                                          |        SyncRegister__parameterized0_386 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |            0 |
|           sync                                                                          |                       SyncHandshake_392 |          1 |          1 |       0 |    0 |     6 |      0 |      0 |            0 |
|         s_xactor_f_rd_addr                                                              |                               FIFO2_387 |         52 |         52 |       0 |    0 |    14 |      0 |      0 |            0 |
|         s_xactor_f_rd_data                                                              |               FIFO2__parameterized0_388 |         38 |         38 |       0 |    0 |    52 |      0 |      0 |            0 |
|         s_xactor_f_wr_addr                                                              |                               FIFO2_389 |         16 |         16 |       0 |    0 |    14 |      0 |      0 |            0 |
|         s_xactor_f_wr_data                                                              |               FIFO2__parameterized1_390 |         20 |         20 |       0 |    0 |    34 |      0 |      0 |            0 |
|         s_xactor_f_wr_resp                                                              |               FIFO2__parameterized2_391 |          5 |          5 |       0 |    0 |     4 |      0 |      0 |            0 |
|       pwm2                                                                              |                               mkpwm_288 |        255 |        255 |       0 |    0 |   374 |      0 |      0 |            0 |
|         (pwm2)                                                                          |                               mkpwm_288 |         34 |         34 |       0 |    0 |   105 |      0 |      0 |            0 |
|         pwm_clock_divider_clock_selector                                                |                     UngatedClockMux_354 |          4 |          4 |       0 |    0 |     1 |      0 |      0 |            0 |
|         pwm_clock_divider_new_clock                                                     |                           MakeClock_355 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |            0 |
|         pwm_clock_divisor_sync                                                          |                        SyncRegister_356 |         23 |         23 |       0 |    0 |    38 |      0 |      0 |            0 |
|           (pwm_clock_divisor_sync)                                                      |                        SyncRegister_356 |         20 |         20 |       0 |    0 |    32 |      0 |      0 |            0 |
|           sync                                                                          |                       SyncHandshake_376 |          3 |          3 |       0 |    0 |     6 |      0 |      0 |            0 |
|         pwm_control_reset                                                               |                          MakeResetA_357 |          1 |          1 |       0 |    0 |     3 |      0 |      0 |            0 |
|           (pwm_control_reset)                                                           |                          MakeResetA_357 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |            0 |
|           rstSync                                                                       |                          SyncResetA_375 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |            0 |
|         pwm_sync_continous_once                                                         |        SyncRegister__parameterized0_358 |          4 |          4 |       0 |    0 |     8 |      0 |      0 |            0 |
|           (pwm_sync_continous_once)                                                     |        SyncRegister__parameterized0_358 |          2 |          2 |       0 |    0 |     2 |      0 |      0 |            0 |
|           sync                                                                          |                       SyncHandshake_374 |          2 |          2 |       0 |    0 |     6 |      0 |      0 |            0 |
|         pwm_sync_duty_cycle                                                             |                        SyncRegister_359 |         12 |         12 |       0 |    0 |    38 |      0 |      0 |            0 |
|           (pwm_sync_duty_cycle)                                                         |                        SyncRegister_359 |          9 |          9 |       0 |    0 |    32 |      0 |      0 |            0 |
|           sync                                                                          |                       SyncHandshake_373 |          3 |          3 |       0 |    0 |     6 |      0 |      0 |            0 |
|         pwm_sync_period                                                                 |                        SyncRegister_360 |         22 |         22 |       0 |    0 |    38 |      0 |      0 |            0 |
|           (pwm_sync_period)                                                             |                        SyncRegister_360 |         20 |         20 |       0 |    0 |    32 |      0 |      0 |            0 |
|           sync                                                                          |                       SyncHandshake_372 |          2 |          2 |       0 |    0 |     6 |      0 |      0 |            0 |
|         pwm_sync_pwm_enable                                                             |        SyncRegister__parameterized0_361 |         19 |         19 |       0 |    0 |     8 |      0 |      0 |            0 |
|           (pwm_sync_pwm_enable)                                                         |        SyncRegister__parameterized0_361 |         18 |         18 |       0 |    0 |     2 |      0 |      0 |            0 |
|           sync                                                                          |                       SyncHandshake_371 |          1 |          1 |       0 |    0 |     6 |      0 |      0 |            0 |
|         pwm_sync_pwm_output                                                             |        SyncRegister__parameterized0_362 |          3 |          3 |       0 |    0 |     8 |      0 |      0 |            0 |
|           (pwm_sync_pwm_output)                                                         |        SyncRegister__parameterized0_362 |          2 |          2 |       0 |    0 |     2 |      0 |      0 |            0 |
|           sync                                                                          |                       SyncHandshake_370 |          1 |          1 |       0 |    0 |     6 |      0 |      0 |            0 |
|         pwm_sync_pwm_start                                                              |        SyncRegister__parameterized0_363 |          2 |          2 |       0 |    0 |     8 |      0 |      0 |            0 |
|           (pwm_sync_pwm_start)                                                          |        SyncRegister__parameterized0_363 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |            0 |
|           sync                                                                          |                       SyncHandshake_369 |          1 |          1 |       0 |    0 |     6 |      0 |      0 |            0 |
|         s_xactor_f_rd_addr                                                              |                               FIFO2_364 |         52 |         52 |       0 |    0 |    14 |      0 |      0 |            0 |
|         s_xactor_f_rd_data                                                              |               FIFO2__parameterized0_365 |         38 |         38 |       0 |    0 |    52 |      0 |      0 |            0 |
|         s_xactor_f_wr_addr                                                              |                               FIFO2_366 |         16 |         16 |       0 |    0 |    14 |      0 |      0 |            0 |
|         s_xactor_f_wr_data                                                              |               FIFO2__parameterized1_367 |         20 |         20 |       0 |    0 |    34 |      0 |      0 |            0 |
|         s_xactor_f_wr_resp                                                              |               FIFO2__parameterized2_368 |          5 |          5 |       0 |    0 |     4 |      0 |      0 |            0 |
|       pwm3                                                                              |                               mkpwm_289 |        255 |        255 |       0 |    0 |   374 |      0 |      0 |            0 |
|         (pwm3)                                                                          |                               mkpwm_289 |         34 |         34 |       0 |    0 |   105 |      0 |      0 |            0 |
|         pwm_clock_divider_clock_selector                                                |                     UngatedClockMux_331 |          4 |          4 |       0 |    0 |     1 |      0 |      0 |            0 |
|         pwm_clock_divider_new_clock                                                     |                           MakeClock_332 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |            0 |
|         pwm_clock_divisor_sync                                                          |                        SyncRegister_333 |         23 |         23 |       0 |    0 |    38 |      0 |      0 |            0 |
|           (pwm_clock_divisor_sync)                                                      |                        SyncRegister_333 |         20 |         20 |       0 |    0 |    32 |      0 |      0 |            0 |
|           sync                                                                          |                       SyncHandshake_353 |          3 |          3 |       0 |    0 |     6 |      0 |      0 |            0 |
|         pwm_control_reset                                                               |                          MakeResetA_334 |          1 |          1 |       0 |    0 |     3 |      0 |      0 |            0 |
|           (pwm_control_reset)                                                           |                          MakeResetA_334 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |            0 |
|           rstSync                                                                       |                          SyncResetA_352 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |            0 |
|         pwm_sync_continous_once                                                         |        SyncRegister__parameterized0_335 |          4 |          4 |       0 |    0 |     8 |      0 |      0 |            0 |
|           (pwm_sync_continous_once)                                                     |        SyncRegister__parameterized0_335 |          2 |          2 |       0 |    0 |     2 |      0 |      0 |            0 |
|           sync                                                                          |                       SyncHandshake_351 |          2 |          2 |       0 |    0 |     6 |      0 |      0 |            0 |
|         pwm_sync_duty_cycle                                                             |                        SyncRegister_336 |         12 |         12 |       0 |    0 |    38 |      0 |      0 |            0 |
|           (pwm_sync_duty_cycle)                                                         |                        SyncRegister_336 |          9 |          9 |       0 |    0 |    32 |      0 |      0 |            0 |
|           sync                                                                          |                       SyncHandshake_350 |          3 |          3 |       0 |    0 |     6 |      0 |      0 |            0 |
|         pwm_sync_period                                                                 |                        SyncRegister_337 |         22 |         22 |       0 |    0 |    38 |      0 |      0 |            0 |
|           (pwm_sync_period)                                                             |                        SyncRegister_337 |         20 |         20 |       0 |    0 |    32 |      0 |      0 |            0 |
|           sync                                                                          |                       SyncHandshake_349 |          2 |          2 |       0 |    0 |     6 |      0 |      0 |            0 |
|         pwm_sync_pwm_enable                                                             |        SyncRegister__parameterized0_338 |         19 |         19 |       0 |    0 |     8 |      0 |      0 |            0 |
|           (pwm_sync_pwm_enable)                                                         |        SyncRegister__parameterized0_338 |         18 |         18 |       0 |    0 |     2 |      0 |      0 |            0 |
|           sync                                                                          |                       SyncHandshake_348 |          1 |          1 |       0 |    0 |     6 |      0 |      0 |            0 |
|         pwm_sync_pwm_output                                                             |        SyncRegister__parameterized0_339 |          3 |          3 |       0 |    0 |     8 |      0 |      0 |            0 |
|           (pwm_sync_pwm_output)                                                         |        SyncRegister__parameterized0_339 |          2 |          2 |       0 |    0 |     2 |      0 |      0 |            0 |
|           sync                                                                          |                       SyncHandshake_347 |          1 |          1 |       0 |    0 |     6 |      0 |      0 |            0 |
|         pwm_sync_pwm_start                                                              |        SyncRegister__parameterized0_340 |          2 |          2 |       0 |    0 |     8 |      0 |      0 |            0 |
|           (pwm_sync_pwm_start)                                                          |        SyncRegister__parameterized0_340 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |            0 |
|           sync                                                                          |                       SyncHandshake_346 |          1 |          1 |       0 |    0 |     6 |      0 |      0 |            0 |
|         s_xactor_f_rd_addr                                                              |                               FIFO2_341 |         52 |         52 |       0 |    0 |    14 |      0 |      0 |            0 |
|         s_xactor_f_rd_data                                                              |               FIFO2__parameterized0_342 |         38 |         38 |       0 |    0 |    52 |      0 |      0 |            0 |
|         s_xactor_f_wr_addr                                                              |                               FIFO2_343 |         16 |         16 |       0 |    0 |    14 |      0 |      0 |            0 |
|         s_xactor_f_wr_data                                                              |               FIFO2__parameterized1_344 |         20 |         20 |       0 |    0 |    34 |      0 |      0 |            0 |
|         s_xactor_f_wr_resp                                                              |               FIFO2__parameterized2_345 |          5 |          5 |       0 |    0 |     4 |      0 |      0 |            0 |
|       pwm4                                                                              |                               mkpwm_290 |        255 |        255 |       0 |    0 |   374 |      0 |      0 |            0 |
|         (pwm4)                                                                          |                               mkpwm_290 |         34 |         34 |       0 |    0 |   105 |      0 |      0 |            0 |
|         pwm_clock_divider_clock_selector                                                |                     UngatedClockMux_308 |          4 |          4 |       0 |    0 |     1 |      0 |      0 |            0 |
|         pwm_clock_divider_new_clock                                                     |                           MakeClock_309 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |            0 |
|         pwm_clock_divisor_sync                                                          |                        SyncRegister_310 |         23 |         23 |       0 |    0 |    38 |      0 |      0 |            0 |
|           (pwm_clock_divisor_sync)                                                      |                        SyncRegister_310 |         20 |         20 |       0 |    0 |    32 |      0 |      0 |            0 |
|           sync                                                                          |                       SyncHandshake_330 |          3 |          3 |       0 |    0 |     6 |      0 |      0 |            0 |
|         pwm_control_reset                                                               |                          MakeResetA_311 |          1 |          1 |       0 |    0 |     3 |      0 |      0 |            0 |
|           (pwm_control_reset)                                                           |                          MakeResetA_311 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |            0 |
|           rstSync                                                                       |                          SyncResetA_329 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |            0 |
|         pwm_sync_continous_once                                                         |        SyncRegister__parameterized0_312 |          4 |          4 |       0 |    0 |     8 |      0 |      0 |            0 |
|           (pwm_sync_continous_once)                                                     |        SyncRegister__parameterized0_312 |          2 |          2 |       0 |    0 |     2 |      0 |      0 |            0 |
|           sync                                                                          |                       SyncHandshake_328 |          2 |          2 |       0 |    0 |     6 |      0 |      0 |            0 |
|         pwm_sync_duty_cycle                                                             |                        SyncRegister_313 |         12 |         12 |       0 |    0 |    38 |      0 |      0 |            0 |
|           (pwm_sync_duty_cycle)                                                         |                        SyncRegister_313 |          9 |          9 |       0 |    0 |    32 |      0 |      0 |            0 |
|           sync                                                                          |                       SyncHandshake_327 |          3 |          3 |       0 |    0 |     6 |      0 |      0 |            0 |
|         pwm_sync_period                                                                 |                        SyncRegister_314 |         22 |         22 |       0 |    0 |    38 |      0 |      0 |            0 |
|           (pwm_sync_period)                                                             |                        SyncRegister_314 |         20 |         20 |       0 |    0 |    32 |      0 |      0 |            0 |
|           sync                                                                          |                       SyncHandshake_326 |          2 |          2 |       0 |    0 |     6 |      0 |      0 |            0 |
|         pwm_sync_pwm_enable                                                             |        SyncRegister__parameterized0_315 |         19 |         19 |       0 |    0 |     8 |      0 |      0 |            0 |
|           (pwm_sync_pwm_enable)                                                         |        SyncRegister__parameterized0_315 |         18 |         18 |       0 |    0 |     2 |      0 |      0 |            0 |
|           sync                                                                          |                       SyncHandshake_325 |          1 |          1 |       0 |    0 |     6 |      0 |      0 |            0 |
|         pwm_sync_pwm_output                                                             |        SyncRegister__parameterized0_316 |          3 |          3 |       0 |    0 |     8 |      0 |      0 |            0 |
|           (pwm_sync_pwm_output)                                                         |        SyncRegister__parameterized0_316 |          2 |          2 |       0 |    0 |     2 |      0 |      0 |            0 |
|           sync                                                                          |                       SyncHandshake_324 |          1 |          1 |       0 |    0 |     6 |      0 |      0 |            0 |
|         pwm_sync_pwm_start                                                              |        SyncRegister__parameterized0_317 |          2 |          2 |       0 |    0 |     8 |      0 |      0 |            0 |
|           (pwm_sync_pwm_start)                                                          |        SyncRegister__parameterized0_317 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |            0 |
|           sync                                                                          |                       SyncHandshake_323 |          1 |          1 |       0 |    0 |     6 |      0 |      0 |            0 |
|         s_xactor_f_rd_addr                                                              |                               FIFO2_318 |         52 |         52 |       0 |    0 |    14 |      0 |      0 |            0 |
|         s_xactor_f_rd_data                                                              |               FIFO2__parameterized0_319 |         38 |         38 |       0 |    0 |    52 |      0 |      0 |            0 |
|         s_xactor_f_wr_addr                                                              |                               FIFO2_320 |         16 |         16 |       0 |    0 |    14 |      0 |      0 |            0 |
|         s_xactor_f_wr_data                                                              |               FIFO2__parameterized1_321 |         20 |         20 |       0 |    0 |    34 |      0 |      0 |            0 |
|         s_xactor_f_wr_resp                                                              |               FIFO2__parameterized2_322 |          5 |          5 |       0 |    0 |     4 |      0 |      0 |            0 |
|       pwm5                                                                              |                               mkpwm_291 |        255 |        255 |       0 |    0 |   374 |      0 |      0 |            0 |
|         (pwm5)                                                                          |                               mkpwm_291 |         34 |         34 |       0 |    0 |   105 |      0 |      0 |            0 |
|         pwm_clock_divider_clock_selector                                                |                         UngatedClockMux |          4 |          4 |       0 |    0 |     1 |      0 |      0 |            0 |
|         pwm_clock_divider_new_clock                                                     |                               MakeClock |          1 |          1 |       0 |    0 |     1 |      0 |      0 |            0 |
|         pwm_clock_divisor_sync                                                          |                            SyncRegister |         23 |         23 |       0 |    0 |    38 |      0 |      0 |            0 |
|           (pwm_clock_divisor_sync)                                                      |                            SyncRegister |         20 |         20 |       0 |    0 |    32 |      0 |      0 |            0 |
|           sync                                                                          |                       SyncHandshake_307 |          3 |          3 |       0 |    0 |     6 |      0 |      0 |            0 |
|         pwm_control_reset                                                               |                              MakeResetA |          1 |          1 |       0 |    0 |     3 |      0 |      0 |            0 |
|           (pwm_control_reset)                                                           |                              MakeResetA |          0 |          0 |       0 |    0 |     1 |      0 |      0 |            0 |
|           rstSync                                                                       |                              SyncResetA |          1 |          1 |       0 |    0 |     2 |      0 |      0 |            0 |
|         pwm_sync_continous_once                                                         |            SyncRegister__parameterized0 |          4 |          4 |       0 |    0 |     8 |      0 |      0 |            0 |
|           (pwm_sync_continous_once)                                                     |            SyncRegister__parameterized0 |          2 |          2 |       0 |    0 |     2 |      0 |      0 |            0 |
|           sync                                                                          |                       SyncHandshake_306 |          2 |          2 |       0 |    0 |     6 |      0 |      0 |            0 |
|         pwm_sync_duty_cycle                                                             |                        SyncRegister_292 |         12 |         12 |       0 |    0 |    38 |      0 |      0 |            0 |
|           (pwm_sync_duty_cycle)                                                         |                        SyncRegister_292 |          9 |          9 |       0 |    0 |    32 |      0 |      0 |            0 |
|           sync                                                                          |                       SyncHandshake_305 |          3 |          3 |       0 |    0 |     6 |      0 |      0 |            0 |
|         pwm_sync_period                                                                 |                        SyncRegister_293 |         22 |         22 |       0 |    0 |    38 |      0 |      0 |            0 |
|           (pwm_sync_period)                                                             |                        SyncRegister_293 |         20 |         20 |       0 |    0 |    32 |      0 |      0 |            0 |
|           sync                                                                          |                       SyncHandshake_304 |          2 |          2 |       0 |    0 |     6 |      0 |      0 |            0 |
|         pwm_sync_pwm_enable                                                             |        SyncRegister__parameterized0_294 |         19 |         19 |       0 |    0 |     8 |      0 |      0 |            0 |
|           (pwm_sync_pwm_enable)                                                         |        SyncRegister__parameterized0_294 |         18 |         18 |       0 |    0 |     2 |      0 |      0 |            0 |
|           sync                                                                          |                       SyncHandshake_303 |          1 |          1 |       0 |    0 |     6 |      0 |      0 |            0 |
|         pwm_sync_pwm_output                                                             |        SyncRegister__parameterized0_295 |          3 |          3 |       0 |    0 |     8 |      0 |      0 |            0 |
|           (pwm_sync_pwm_output)                                                         |        SyncRegister__parameterized0_295 |          2 |          2 |       0 |    0 |     2 |      0 |      0 |            0 |
|           sync                                                                          |                       SyncHandshake_302 |          1 |          1 |       0 |    0 |     6 |      0 |      0 |            0 |
|         pwm_sync_pwm_start                                                              |        SyncRegister__parameterized0_296 |          2 |          2 |       0 |    0 |     8 |      0 |      0 |            0 |
|           (pwm_sync_pwm_start)                                                          |        SyncRegister__parameterized0_296 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |            0 |
|           sync                                                                          |                           SyncHandshake |          1 |          1 |       0 |    0 |     6 |      0 |      0 |            0 |
|         s_xactor_f_rd_addr                                                              |                               FIFO2_297 |         52 |         52 |       0 |    0 |    14 |      0 |      0 |            0 |
|         s_xactor_f_rd_data                                                              |               FIFO2__parameterized0_298 |         38 |         38 |       0 |    0 |    52 |      0 |      0 |            0 |
|         s_xactor_f_wr_addr                                                              |                               FIFO2_299 |         16 |         16 |       0 |    0 |    14 |      0 |      0 |            0 |
|         s_xactor_f_wr_data                                                              |               FIFO2__parameterized1_300 |         20 |         20 |       0 |    0 |    34 |      0 |      0 |            0 |
|         s_xactor_f_wr_resp                                                              |               FIFO2__parameterized2_301 |          5 |          5 |       0 |    0 |     4 |      0 |      0 |            0 |
|     spi_cluster                                                                         |                           mkspi_cluster |       3051 |       3051 |       0 |    0 |  3114 |      0 |      0 |            0 |
|       (spi_cluster)                                                                     |                           mkspi_cluster |          1 |          1 |       0 |    0 |     0 |      0 |      0 |            0 |
|       c2m_xactor_f_rd_addr                                                              |                               FIFO2_157 |         14 |         14 |       0 |    0 |    22 |      0 |      0 |            0 |
|       c2m_xactor_f_rd_data                                                              |               FIFO2__parameterized0_158 |         40 |         40 |       0 |    0 |    70 |      0 |      0 |            0 |
|       c2m_xactor_f_wr_addr                                                              |                               FIFO2_159 |         38 |         38 |       0 |    0 |    66 |      0 |      0 |            0 |
|       c2m_xactor_f_wr_data                                                              |               FIFO2__parameterized1_160 |         38 |         38 |       0 |    0 |    66 |      0 |      0 |            0 |
|       c2m_xactor_f_wr_resp                                                              |               FIFO2__parameterized2_161 |          8 |          8 |       0 |    0 |     6 |      0 |      0 |            0 |
|       c2s_xactor_f_rd_addr                                                              |                               FIFO2_162 |         14 |         14 |       0 |    0 |    22 |      0 |      0 |            0 |
|       c2s_xactor_f_rd_data                                                              |               FIFO2__parameterized0_163 |         40 |         40 |       0 |    0 |    70 |      0 |      0 |            0 |
|       c2s_xactor_f_wr_addr                                                              |                               FIFO2_164 |         38 |         38 |       0 |    0 |    66 |      0 |      0 |            0 |
|       c2s_xactor_f_wr_data                                                              |               FIFO2__parameterized1_165 |         38 |         38 |       0 |    0 |    66 |      0 |      0 |            0 |
|       c2s_xactor_f_wr_resp                                                              |               FIFO2__parameterized2_166 |          8 |          8 |       0 |    0 |     6 |      0 |      0 |            0 |
|       err_slave_s_xactor_f_rd_addr                                                      |                               FIFO2_167 |          2 |          2 |       0 |    0 |     2 |      0 |      0 |            0 |
|       err_slave_s_xactor_f_rd_data                                                      |               FIFO2__parameterized0_168 |          4 |          4 |       0 |    0 |     5 |      0 |      0 |            0 |
|       err_slave_s_xactor_f_wr_addr                                                      |                               FIFO2_169 |          2 |          2 |       0 |    0 |     2 |      0 |      0 |            0 |
|       err_slave_s_xactor_f_wr_data                                                      |               FIFO2__parameterized1_170 |          2 |          2 |       0 |    0 |     2 |      0 |      0 |            0 |
|       err_slave_s_xactor_f_wr_resp                                                      |               FIFO2__parameterized2_171 |          5 |          5 |       0 |    0 |     5 |      0 |      0 |            0 |
|       fabric_v_f_rd_mis_0                                                               |               FIFO2__parameterized3_172 |          2 |          2 |       0 |    0 |     2 |      0 |      0 |            0 |
|       fabric_v_f_rd_mis_1                                                               |               FIFO2__parameterized3_173 |          2 |          2 |       0 |    0 |     2 |      0 |      0 |            0 |
|       fabric_v_f_rd_mis_2                                                               |               FIFO2__parameterized3_174 |          2 |          2 |       0 |    0 |     2 |      0 |      0 |            0 |
|       fabric_v_f_rd_sjs_0                                                               |               FIFO2__parameterized2_175 |         42 |         42 |       0 |    0 |     6 |      0 |      0 |            0 |
|       fabric_v_f_wr_mis_0                                                               |               FIFO2__parameterized3_176 |          2 |          2 |       0 |    0 |     2 |      0 |      0 |            0 |
|       fabric_v_f_wr_mis_1                                                               |               FIFO2__parameterized3_177 |          2 |          2 |       0 |    0 |     2 |      0 |      0 |            0 |
|       fabric_v_f_wr_mis_2                                                               |               FIFO2__parameterized3_178 |          2 |          2 |       0 |    0 |     2 |      0 |      0 |            0 |
|       fabric_v_f_wr_sjs_0                                                               |               FIFO2__parameterized2_179 |         12 |         12 |       0 |    0 |     6 |      0 |      0 |            0 |
|       fabric_xactors_from_masters_0_f_rd_addr                                           |                               FIFO2_180 |         21 |         21 |       0 |    0 |    22 |      0 |      0 |            0 |
|       fabric_xactors_from_masters_0_f_rd_data                                           |               FIFO2__parameterized0_181 |         39 |         39 |       0 |    0 |    70 |      0 |      0 |            0 |
|       fabric_xactors_from_masters_0_f_wr_addr                                           |                               FIFO2_182 |         55 |         55 |       0 |    0 |    66 |      0 |      0 |            0 |
|       fabric_xactors_from_masters_0_f_wr_data                                           |               FIFO2__parameterized1_183 |         37 |         37 |       0 |    0 |    66 |      0 |      0 |            0 |
|       fabric_xactors_from_masters_0_f_wr_resp                                           |               FIFO2__parameterized2_184 |          6 |          6 |       0 |    0 |     6 |      0 |      0 |            0 |
|       fabric_xactors_to_slaves_0_f_rd_addr                                              |                               FIFO2_185 |         11 |         11 |       0 |    0 |    18 |      0 |      0 |            0 |
|       fabric_xactors_to_slaves_0_f_rd_data                                              |               FIFO2__parameterized0_186 |         37 |         37 |       0 |    0 |    66 |      0 |      0 |            0 |
|       fabric_xactors_to_slaves_0_f_wr_addr                                              |                               FIFO2_187 |         11 |         11 |       0 |    0 |    18 |      0 |      0 |            0 |
|       fabric_xactors_to_slaves_0_f_wr_data                                              |               FIFO2__parameterized1_188 |         37 |         37 |       0 |    0 |    66 |      0 |      0 |            0 |
|       fabric_xactors_to_slaves_0_f_wr_resp                                              |               FIFO2__parameterized2_189 |          2 |          2 |       0 |    0 |     2 |      0 |      0 |            0 |
|       fabric_xactors_to_slaves_1_f_rd_addr                                              |                               FIFO2_190 |         12 |         12 |       0 |    0 |    18 |      0 |      0 |            0 |
|       fabric_xactors_to_slaves_1_f_rd_data                                              |               FIFO2__parameterized0_191 |         37 |         37 |       0 |    0 |    66 |      0 |      0 |            0 |
|       fabric_xactors_to_slaves_1_f_wr_addr                                              |                               FIFO2_192 |         11 |         11 |       0 |    0 |    18 |      0 |      0 |            0 |
|       fabric_xactors_to_slaves_1_f_wr_data                                              |               FIFO2__parameterized1_193 |         37 |         37 |       0 |    0 |    66 |      0 |      0 |            0 |
|       fabric_xactors_to_slaves_1_f_wr_resp                                              |               FIFO2__parameterized2_194 |          2 |          2 |       0 |    0 |     2 |      0 |      0 |            0 |
|       fabric_xactors_to_slaves_2_f_rd_addr                                              |                               FIFO2_195 |          2 |          2 |       0 |    0 |     2 |      0 |      0 |            0 |
|       fabric_xactors_to_slaves_2_f_rd_data                                              |               FIFO2__parameterized0_196 |          8 |          8 |       0 |    0 |     6 |      0 |      0 |            0 |
|       fabric_xactors_to_slaves_2_f_wr_addr                                              |                               FIFO2_197 |          2 |          2 |       0 |    0 |     2 |      0 |      0 |            0 |
|       fabric_xactors_to_slaves_2_f_wr_data                                              |               FIFO2__parameterized1_198 |          2 |          2 |       0 |    0 |     2 |      0 |      0 |            0 |
|       fabric_xactors_to_slaves_2_f_wr_resp                                              |               FIFO2__parameterized2_199 |          8 |          8 |       0 |    0 |     6 |      0 |      0 |            0 |
|       spi0                                                                              |                                   mkspi |       1158 |       1158 |       0 |    0 |  1013 |      0 |      0 |            0 |
|         (spi0)                                                                          |                                   mkspi |        135 |        135 |       0 |    0 |   399 |      0 |      0 |            0 |
|         ff_rd_req                                                                       |                           SyncFIFO1_207 |        166 |        166 |       0 |    0 |    14 |      0 |      0 |            0 |
|         ff_sync_rd_resp                                                                 |           SyncFIFO1__parameterized0_208 |          3 |          3 |       0 |    0 |    38 |      0 |      0 |            0 |
|         ff_wr_req                                                                       |           SyncFIFO1__parameterized1_209 |        242 |        242 |       0 |    0 |    46 |      0 |      0 |            0 |
|         s_xactor_spi_f_rd_addr                                                          |                               FIFO2_210 |         12 |         12 |       0 |    0 |    18 |      0 |      0 |            0 |
|         s_xactor_spi_f_rd_data                                                          |               FIFO2__parameterized0_211 |         36 |         36 |       0 |    0 |    66 |      0 |      0 |            0 |
|         s_xactor_spi_f_wr_addr                                                          |                               FIFO2_212 |         13 |         13 |       0 |    0 |    18 |      0 |      0 |            0 |
|         s_xactor_spi_f_wr_data                                                          |               FIFO2__parameterized1_213 |         38 |         38 |       0 |    0 |    66 |      0 |      0 |            0 |
|         s_xactor_spi_f_wr_resp                                                          |               FIFO2__parameterized2_214 |          2 |          2 |       0 |    0 |     2 |      0 |      0 |            0 |
|         spi_rx_fifo                                                                     |                           SizedFIFO_215 |        348 |        348 |       0 |    0 |   173 |      0 |      0 |            0 |
|         spi_tx_fifo                                                                     |                           SizedFIFO_216 |        163 |        163 |       0 |    0 |   173 |      0 |      0 |            0 |
|       spi1                                                                              |                               mkspi_200 |       1158 |       1158 |       0 |    0 |  1013 |      0 |      0 |            0 |
|         (spi1)                                                                          |                               mkspi_200 |        135 |        135 |       0 |    0 |   399 |      0 |      0 |            0 |
|         ff_rd_req                                                                       |                               SyncFIFO1 |        166 |        166 |       0 |    0 |    14 |      0 |      0 |            0 |
|         ff_sync_rd_resp                                                                 |               SyncFIFO1__parameterized0 |          3 |          3 |       0 |    0 |    38 |      0 |      0 |            0 |
|         ff_wr_req                                                                       |               SyncFIFO1__parameterized1 |        242 |        242 |       0 |    0 |    46 |      0 |      0 |            0 |
|         s_xactor_spi_f_rd_addr                                                          |                               FIFO2_201 |         12 |         12 |       0 |    0 |    18 |      0 |      0 |            0 |
|         s_xactor_spi_f_rd_data                                                          |               FIFO2__parameterized0_202 |         36 |         36 |       0 |    0 |    66 |      0 |      0 |            0 |
|         s_xactor_spi_f_wr_addr                                                          |                               FIFO2_203 |         13 |         13 |       0 |    0 |    18 |      0 |      0 |            0 |
|         s_xactor_spi_f_wr_data                                                          |               FIFO2__parameterized1_204 |         38 |         38 |       0 |    0 |    66 |      0 |      0 |            0 |
|         s_xactor_spi_f_wr_resp                                                          |               FIFO2__parameterized2_205 |          2 |          2 |       0 |    0 |     2 |      0 |      0 |            0 |
|         spi_rx_fifo                                                                     |                               SizedFIFO |        348 |        348 |       0 |    0 |   173 |      0 |      0 |            0 |
|         spi_tx_fifo                                                                     |                           SizedFIFO_206 |        163 |        163 |       0 |    0 |   173 |      0 |      0 |            0 |
|     sync_request_to_dm                                                                  |               SyncFIFO1__parameterized2 |        247 |        247 |       0 |    0 |    46 |      0 |      0 |            0 |
|     sync_response_from_dm                                                               |               SyncFIFO1__parameterized3 |          5 |          5 |       0 |    0 |    39 |      0 |      0 |            0 |
|     uart_cluster                                                                        |                          mkuart_cluster |       2556 |       2556 |       0 |    0 |  3812 |      0 |      0 |            0 |
|       (uart_cluster)                                                                    |                          mkuart_cluster |          1 |          1 |       0 |    0 |     0 |      0 |      0 |            0 |
|       c2m_xactor_f_rd_addr                                                              |                               FIFO2_100 |         19 |         19 |       0 |    0 |    32 |      0 |      0 |            0 |
|       c2m_xactor_f_rd_data                                                              |               FIFO2__parameterized0_101 |         40 |         40 |       0 |    0 |    70 |      0 |      0 |            0 |
|       c2m_xactor_f_wr_addr                                                              |                               FIFO2_102 |         19 |         19 |       0 |    0 |    32 |      0 |      0 |            0 |
|       c2m_xactor_f_wr_data                                                              |               FIFO2__parameterized1_103 |         38 |         38 |       0 |    0 |    66 |      0 |      0 |            0 |
|       c2m_xactor_f_wr_resp                                                              |               FIFO2__parameterized2_104 |          8 |          8 |       0 |    0 |     6 |      0 |      0 |            0 |
|       c2s_xactor_f_rd_addr                                                              |                               FIFO2_105 |         19 |         19 |       0 |    0 |    32 |      0 |      0 |            0 |
|       c2s_xactor_f_rd_data                                                              |               FIFO2__parameterized0_106 |         40 |         40 |       0 |    0 |    70 |      0 |      0 |            0 |
|       c2s_xactor_f_wr_addr                                                              |                               FIFO2_107 |         19 |         19 |       0 |    0 |    32 |      0 |      0 |            0 |
|       c2s_xactor_f_wr_data                                                              |               FIFO2__parameterized1_108 |         38 |         38 |       0 |    0 |    66 |      0 |      0 |            0 |
|       c2s_xactor_f_wr_resp                                                              |               FIFO2__parameterized2_109 |          8 |          8 |       0 |    0 |     6 |      0 |      0 |            0 |
|       err_slave_s_xactor_f_rd_addr                                                      |                               FIFO2_110 |          2 |          2 |       0 |    0 |     2 |      0 |      0 |            0 |
|       err_slave_s_xactor_f_rd_data                                                      |               FIFO2__parameterized0_111 |          4 |          4 |       0 |    0 |     5 |      0 |      0 |            0 |
|       err_slave_s_xactor_f_wr_addr                                                      |                               FIFO2_112 |          2 |          2 |       0 |    0 |     2 |      0 |      0 |            0 |
|       err_slave_s_xactor_f_wr_data                                                      |               FIFO2__parameterized1_113 |          2 |          2 |       0 |    0 |     2 |      0 |      0 |            0 |
|       err_slave_s_xactor_f_wr_resp                                                      |               FIFO2__parameterized2_114 |          5 |          5 |       0 |    0 |     5 |      0 |      0 |            0 |
|       fabric_v_f_rd_mis_0                                                               |                   FIFO2__parameterized3 |          2 |          2 |       0 |    0 |     2 |      0 |      0 |            0 |
|       fabric_v_f_rd_mis_1                                                               |               FIFO2__parameterized3_115 |          2 |          2 |       0 |    0 |     2 |      0 |      0 |            0 |
|       fabric_v_f_rd_mis_2                                                               |               FIFO2__parameterized3_116 |          2 |          2 |       0 |    0 |     2 |      0 |      0 |            0 |
|       fabric_v_f_rd_sjs_0                                                               |               FIFO2__parameterized2_117 |         43 |         43 |       0 |    0 |     6 |      0 |      0 |            0 |
|       fabric_v_f_wr_mis_0                                                               |               FIFO2__parameterized3_118 |          2 |          2 |       0 |    0 |     2 |      0 |      0 |            0 |
|       fabric_v_f_wr_mis_1                                                               |               FIFO2__parameterized3_119 |          2 |          2 |       0 |    0 |     2 |      0 |      0 |            0 |
|       fabric_v_f_wr_mis_2                                                               |               FIFO2__parameterized3_120 |          2 |          2 |       0 |    0 |     2 |      0 |      0 |            0 |
|       fabric_v_f_wr_sjs_0                                                               |               FIFO2__parameterized2_121 |         12 |         12 |       0 |    0 |     6 |      0 |      0 |            0 |
|       fabric_xactors_from_masters_0_f_rd_addr                                           |                               FIFO2_122 |         33 |         33 |       0 |    0 |    32 |      0 |      0 |            0 |
|       fabric_xactors_from_masters_0_f_rd_data                                           |               FIFO2__parameterized0_123 |         39 |         39 |       0 |    0 |    70 |      0 |      0 |            0 |
|       fabric_xactors_from_masters_0_f_wr_addr                                           |                               FIFO2_124 |         70 |         70 |       0 |    0 |    32 |      0 |      0 |            0 |
|       fabric_xactors_from_masters_0_f_wr_data                                           |               FIFO2__parameterized1_125 |          3 |          3 |       0 |    0 |    66 |      0 |      0 |            0 |
|       fabric_xactors_from_masters_0_f_wr_resp                                           |               FIFO2__parameterized2_126 |          6 |          6 |       0 |    0 |     6 |      0 |      0 |            0 |
|       fabric_xactors_to_slaves_0_f_rd_addr                                              |                               FIFO2_127 |         10 |         10 |       0 |    0 |    16 |      0 |      0 |            0 |
|       fabric_xactors_to_slaves_0_f_rd_data                                              |               FIFO2__parameterized0_128 |         38 |         38 |       0 |    0 |    68 |      0 |      0 |            0 |
|       fabric_xactors_to_slaves_0_f_wr_addr                                              |                               FIFO2_129 |         10 |         10 |       0 |    0 |    16 |      0 |      0 |            0 |
|       fabric_xactors_to_slaves_0_f_wr_data                                              |               FIFO2__parameterized1_130 |         37 |         37 |       0 |    0 |    66 |      0 |      0 |            0 |
|       fabric_xactors_to_slaves_0_f_wr_resp                                              |               FIFO2__parameterized2_131 |          5 |          5 |       0 |    0 |     4 |      0 |      0 |            0 |
|       fabric_xactors_to_slaves_1_f_rd_addr                                              |                               FIFO2_132 |         10 |         10 |       0 |    0 |    16 |      0 |      0 |            0 |
|       fabric_xactors_to_slaves_1_f_rd_data                                              |               FIFO2__parameterized0_133 |         38 |         38 |       0 |    0 |    68 |      0 |      0 |            0 |
|       fabric_xactors_to_slaves_1_f_wr_addr                                              |                               FIFO2_134 |         10 |         10 |       0 |    0 |    16 |      0 |      0 |            0 |
|       fabric_xactors_to_slaves_1_f_wr_data                                              |               FIFO2__parameterized1_135 |         37 |         37 |       0 |    0 |    66 |      0 |      0 |            0 |
|       fabric_xactors_to_slaves_1_f_wr_resp                                              |               FIFO2__parameterized2_136 |          5 |          5 |       0 |    0 |     4 |      0 |      0 |            0 |
|       fabric_xactors_to_slaves_2_f_rd_addr                                              |                               FIFO2_137 |          3 |          3 |       0 |    0 |     2 |      0 |      0 |            0 |
|       fabric_xactors_to_slaves_2_f_rd_data                                              |               FIFO2__parameterized0_138 |          8 |          8 |       0 |    0 |     6 |      0 |      0 |            0 |
|       fabric_xactors_to_slaves_2_f_wr_addr                                              |                               FIFO2_139 |          2 |          2 |       0 |    0 |     2 |      0 |      0 |            0 |
|       fabric_xactors_to_slaves_2_f_wr_data                                              |               FIFO2__parameterized1_140 |          2 |          2 |       0 |    0 |     2 |      0 |      0 |            0 |
|       fabric_xactors_to_slaves_2_f_wr_resp                                              |               FIFO2__parameterized2_141 |          8 |          8 |       0 |    0 |     6 |      0 |      0 |            0 |
|       uart0                                                                             |                                  mkuart |        926 |        926 |       0 |    0 |  1398 |      0 |      0 |            0 |
|         (uart0)                                                                         |                                  mkuart |         58 |         58 |       0 |    0 |   166 |      0 |      0 |            0 |
|         s_xactor_f_rd_addr                                                              |                               FIFO2_149 |        124 |        124 |       0 |    0 |    16 |      0 |      0 |            0 |
|         s_xactor_f_rd_data                                                              |               FIFO2__parameterized0_150 |         43 |         43 |       0 |    0 |    68 |      0 |      0 |            0 |
|         s_xactor_f_wr_addr                                                              |                               FIFO2_151 |         22 |         22 |       0 |    0 |    16 |      0 |      0 |            0 |
|         s_xactor_f_wr_data                                                              |               FIFO2__parameterized1_152 |         40 |         40 |       0 |    0 |    66 |      0 |      0 |            0 |
|         s_xactor_f_wr_resp                                                              |               FIFO2__parameterized2_153 |          5 |          5 |       0 |    0 |     4 |      0 |      0 |            0 |
|         user_ifc_uart_baudGen_rBaudCounter                                              |                             Counter_154 |        113 |        113 |       0 |    0 |    16 |      0 |      0 |            0 |
|         user_ifc_uart_fifoRecv                                                          |           SizedFIFO__parameterized0_155 |        287 |        287 |       0 |    0 |   523 |      0 |      0 |            0 |
|         user_ifc_uart_fifoXmit                                                          |           SizedFIFO__parameterized0_156 |        234 |        234 |       0 |    0 |   523 |      0 |      0 |            0 |
|       uart1                                                                             |                              mkuart_142 |        925 |        925 |       0 |    0 |  1398 |      0 |      0 |            0 |
|         (uart1)                                                                         |                              mkuart_142 |         58 |         58 |       0 |    0 |   166 |      0 |      0 |            0 |
|         s_xactor_f_rd_addr                                                              |                               FIFO2_143 |        124 |        124 |       0 |    0 |    16 |      0 |      0 |            0 |
|         s_xactor_f_rd_data                                                              |               FIFO2__parameterized0_144 |         43 |         43 |       0 |    0 |    68 |      0 |      0 |            0 |
|         s_xactor_f_wr_addr                                                              |                               FIFO2_145 |         22 |         22 |       0 |    0 |    16 |      0 |      0 |            0 |
|         s_xactor_f_wr_data                                                              |               FIFO2__parameterized1_146 |         40 |         40 |       0 |    0 |    66 |      0 |      0 |            0 |
|         s_xactor_f_wr_resp                                                              |               FIFO2__parameterized2_147 |          5 |          5 |       0 |    0 |     4 |      0 |      0 |            0 |
|         user_ifc_uart_baudGen_rBaudCounter                                              |                                 Counter |        113 |        113 |       0 |    0 |    16 |      0 |      0 |            0 |
|         user_ifc_uart_fifoRecv                                                          |               SizedFIFO__parameterized0 |        287 |        287 |       0 |    0 |   523 |      0 |      0 |            0 |
|         user_ifc_uart_fifoXmit                                                          |           SizedFIFO__parameterized0_148 |        233 |        233 |       0 |    0 |   523 |      0 |      0 |            0 |
|   xadc_wiz_inst                                                                         |                              xadc_wiz_0 |        159 |        159 |       0 |    0 |   237 |      0 |      0 |            0 |
|     inst                                                                                |          xadc_wiz_0_xadc_wiz_0_axi_xadc |        159 |        159 |       0 |    0 |   237 |      0 |      0 |            0 |
|       (inst)                                                                            |          xadc_wiz_0_xadc_wiz_0_axi_xadc |          1 |          1 |       0 |    0 |    32 |      0 |      0 |            0 |
|       AXI_LITE_IPIF_I                                                                   |     xadc_wiz_0_xadc_wiz_0_axi_lite_ipif |        106 |        106 |       0 |    0 |    61 |      0 |      0 |            0 |
|         I_SLAVE_ATTACHMENT                                                              |  xadc_wiz_0_xadc_wiz_0_slave_attachment |        106 |        106 |       0 |    0 |    61 |      0 |      0 |            0 |
|           (I_SLAVE_ATTACHMENT)                                                          |  xadc_wiz_0_xadc_wiz_0_slave_attachment |         17 |         17 |       0 |    0 |    35 |      0 |      0 |            0 |
|           I_DECODER                                                                     |   xadc_wiz_0_xadc_wiz_0_address_decoder |         89 |         89 |       0 |    0 |    26 |      0 |      0 |            0 |
|       AXI_XADC_CORE_I                                                                   |     xadc_wiz_0_xadc_wiz_0_xadc_core_drp |         16 |         16 |       0 |    0 |    56 |      0 |      0 |            0 |
|       INTR_CTRLR_GEN_I.INTERRUPT_CONTROL_I                                              | xadc_wiz_0_xadc_wiz_0_interrupt_control |         27 |         27 |       0 |    0 |    69 |      0 |      0 |            0 |
|       SOFT_RESET_I                                                                      |        xadc_wiz_0_xadc_wiz_0_soft_reset |          9 |          9 |       0 |    0 |    19 |      0 |      0 |            0 |
+-----------------------------------------------------------------------------------------+-----------------------------------------+------------+------------+---------+------+-------+--------+--------+--------------+


