// Seed: 3518964061
module module_0 (
    output logic id_0,
    inout id_1,
    output id_2,
    output id_3,
    output logic id_4
);
  logic   id_5;
  logic   id_6;
  supply0 id_7;
  type_15(
      id_1 < 1, id_6, 1'd0, 1, 1
  );
  logic   id_8 = id_7[1];
  integer id_9;
endmodule
