{
	"finish__design_powergrid__voltage__worst__net:VDD__corner:default": 0.793596,
	"finish__design_powergrid__drop__average__net:VDD__corner:default": 0.0812407,
	"finish__design_powergrid__drop__worst__net:VDD__corner:default": 0.306404,
	"finish__design_powergrid__voltage__worst__net:VSS__corner:default": 0.166429,
	"finish__design_powergrid__drop__average__net:VSS__corner:default": 0.0762406,
	"finish__design_powergrid__drop__worst__net:VSS__corner:default": 0.166429,
	"finish__timing__setup__tns": 0,
	"finish__timing__setup__ws": 0.119365,
	"finish__clock__skew__setup": 0.371408,
	"finish__clock__skew__hold": 0.371408,
	"finish__timing__drv__max_slew_limit": -0.067247,
	"finish__timing__drv__max_slew": 1,
	"finish__timing__drv__max_cap_limit": -0.593757,
	"finish__timing__drv__max_cap": 319,
	"finish__timing__drv__max_fanout_limit": 0,
	"finish__timing__drv__max_fanout": 0,
	"finish__timing__drv__setup_violation_count": 0,
	"finish__timing__drv__hold_violation_count": 173,
	"finish__power__internal__total": 0.240535,
	"finish__power__switching__total": 0.121406,
	"finish__power__leakage__total": 0.0254531,
	"finish__power__total": 0.387394,
	"finish__design__io": 1416,
	"finish__design__die__area": 1.1e+06,
	"finish__design__core__area": 1.05666e+06,
	"finish__design__instance__count": 96419,
	"finish__design__instance__area": 670764,
	"finish__design__instance__count__stdcell": 96391,
	"finish__design__instance__area__stdcell": 199519,
	"finish__design__instance__count__macros": 28,
	"finish__design__instance__area__macros": 471245,
	"finish__design__instance__utilization": 0.634795,
	"finish__design__instance__utilization__stdcell": 0.340815
}