$date
	Thu Oct 29 11:47:31 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module Ej12bit_tb $end
$var wire 2 ! Q [1:0] $end
$var reg 2 " D [1:0] $end
$var reg 1 # clk $end
$var reg 1 $ en $end
$var reg 1 % rst $end
$scope module U1 $end
$var wire 2 & D [1:0] $end
$var wire 1 # clk $end
$var wire 1 $ en $end
$var wire 1 % rst $end
$var reg 2 ' Q [1:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 '
b0 &
1%
0$
1#
b0 "
b0 !
$end
#1
0#
#2
1#
#3
0#
#4
1#
#5
0#
b1 "
b1 &
#6
1#
#7
0#
#8
1#
#9
0#
#10
b10 "
b10 &
1#
#11
0#
#12
1#
#13
0#
#14
1#
#15
0#
b11 "
b11 &
#16
1#
#17
0#
#18
1#
#19
0#
#20
b0 "
b0 &
1#
1$
#21
0#
#22
1#
#23
0#
#24
1#
#25
0#
b1 "
b1 &
#26
1#
#27
0#
#28
1#
#29
0#
#30
b10 "
b10 &
1#
#31
0#
#32
1#
#33
0#
#34
1#
#35
0#
b11 "
b11 &
#36
1#
#37
0#
#38
1#
#39
0#
#40
b0 "
b0 &
1#
0$
0%
#41
0#
#42
1#
#43
0#
#44
1#
#45
0#
b1 "
b1 &
#46
1#
#47
0#
#48
1#
#49
0#
#50
b10 "
b10 &
1#
#51
0#
#52
1#
#53
0#
#54
1#
#55
0#
b11 "
b11 &
#56
1#
#57
0#
#58
1#
#59
0#
#60
b11 !
b11 '
b0 "
b0 &
1#
1$
#61
0#
#62
b0 !
b0 '
1#
#63
0#
#64
1#
#65
0#
b1 "
b1 &
#66
b1 !
b1 '
1#
#67
0#
#68
1#
#69
0#
#70
b10 "
b10 &
1#
#71
0#
#72
b10 !
b10 '
1#
#73
0#
#74
1#
#75
0#
b11 "
b11 &
#76
b11 !
b11 '
1#
#77
0#
#78
1#
#79
0#
#80
1#
