
ra18_dock.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001e4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000dc7c  080001e8  080001e8  000011e8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000998  0800de68  0800de68  0000ee68  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800e800  0800e800  00010840  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800e800  0800e800  0000f800  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800e808  0800e808  00010840  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800e808  0800e808  0000f808  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800e80c  0800e80c  0000f80c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000840  20000000  0800e810  00010000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000005d4  20000840  0800f050  00010840  2**3
                  ALLOC
 10 ._user_heap_stack 00000604  20000e14  0800f050  00010e14  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00010840  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001c3a3  00000000  00000000  00010869  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000507b  00000000  00000000  0002cc0c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001518  00000000  00000000  00031c88  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000feb  00000000  00000000  000331a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001fd12  00000000  00000000  0003418b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001f7d9  00000000  00000000  00053e9d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000a62ca  00000000  00000000  00073676  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00119940  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000067f0  00000000  00000000  00119984  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000077  00000000  00000000  00120174  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e8 <__do_global_dtors_aux>:
 80001e8:	b510      	push	{r4, lr}
 80001ea:	4c05      	ldr	r4, [pc, #20]	@ (8000200 <__do_global_dtors_aux+0x18>)
 80001ec:	7823      	ldrb	r3, [r4, #0]
 80001ee:	b933      	cbnz	r3, 80001fe <__do_global_dtors_aux+0x16>
 80001f0:	4b04      	ldr	r3, [pc, #16]	@ (8000204 <__do_global_dtors_aux+0x1c>)
 80001f2:	b113      	cbz	r3, 80001fa <__do_global_dtors_aux+0x12>
 80001f4:	4804      	ldr	r0, [pc, #16]	@ (8000208 <__do_global_dtors_aux+0x20>)
 80001f6:	f3af 8000 	nop.w
 80001fa:	2301      	movs	r3, #1
 80001fc:	7023      	strb	r3, [r4, #0]
 80001fe:	bd10      	pop	{r4, pc}
 8000200:	20000840 	.word	0x20000840
 8000204:	00000000 	.word	0x00000000
 8000208:	0800de4c 	.word	0x0800de4c

0800020c <frame_dummy>:
 800020c:	b508      	push	{r3, lr}
 800020e:	4b03      	ldr	r3, [pc, #12]	@ (800021c <frame_dummy+0x10>)
 8000210:	b11b      	cbz	r3, 800021a <frame_dummy+0xe>
 8000212:	4903      	ldr	r1, [pc, #12]	@ (8000220 <frame_dummy+0x14>)
 8000214:	4803      	ldr	r0, [pc, #12]	@ (8000224 <frame_dummy+0x18>)
 8000216:	f3af 8000 	nop.w
 800021a:	bd08      	pop	{r3, pc}
 800021c:	00000000 	.word	0x00000000
 8000220:	20000844 	.word	0x20000844
 8000224:	0800de4c 	.word	0x0800de4c

08000228 <strcmp>:
 8000228:	f810 2b01 	ldrb.w	r2, [r0], #1
 800022c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000230:	2a01      	cmp	r2, #1
 8000232:	bf28      	it	cs
 8000234:	429a      	cmpcs	r2, r3
 8000236:	d0f7      	beq.n	8000228 <strcmp>
 8000238:	1ad0      	subs	r0, r2, r3
 800023a:	4770      	bx	lr

0800023c <strlen>:
 800023c:	4603      	mov	r3, r0
 800023e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000242:	2a00      	cmp	r2, #0
 8000244:	d1fb      	bne.n	800023e <strlen+0x2>
 8000246:	1a18      	subs	r0, r3, r0
 8000248:	3801      	subs	r0, #1
 800024a:	4770      	bx	lr

0800024c <__aeabi_drsub>:
 800024c:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000250:	e002      	b.n	8000258 <__adddf3>
 8000252:	bf00      	nop

08000254 <__aeabi_dsub>:
 8000254:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

08000258 <__adddf3>:
 8000258:	b530      	push	{r4, r5, lr}
 800025a:	ea4f 0441 	mov.w	r4, r1, lsl #1
 800025e:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000262:	ea94 0f05 	teq	r4, r5
 8000266:	bf08      	it	eq
 8000268:	ea90 0f02 	teqeq	r0, r2
 800026c:	bf1f      	itttt	ne
 800026e:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000272:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000276:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800027a:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800027e:	f000 80e2 	beq.w	8000446 <__adddf3+0x1ee>
 8000282:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000286:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800028a:	bfb8      	it	lt
 800028c:	426d      	neglt	r5, r5
 800028e:	dd0c      	ble.n	80002aa <__adddf3+0x52>
 8000290:	442c      	add	r4, r5
 8000292:	ea80 0202 	eor.w	r2, r0, r2
 8000296:	ea81 0303 	eor.w	r3, r1, r3
 800029a:	ea82 0000 	eor.w	r0, r2, r0
 800029e:	ea83 0101 	eor.w	r1, r3, r1
 80002a2:	ea80 0202 	eor.w	r2, r0, r2
 80002a6:	ea81 0303 	eor.w	r3, r1, r3
 80002aa:	2d36      	cmp	r5, #54	@ 0x36
 80002ac:	bf88      	it	hi
 80002ae:	bd30      	pophi	{r4, r5, pc}
 80002b0:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002b4:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002b8:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80002bc:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002c0:	d002      	beq.n	80002c8 <__adddf3+0x70>
 80002c2:	4240      	negs	r0, r0
 80002c4:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002c8:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 80002cc:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80002d0:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002d4:	d002      	beq.n	80002dc <__adddf3+0x84>
 80002d6:	4252      	negs	r2, r2
 80002d8:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80002dc:	ea94 0f05 	teq	r4, r5
 80002e0:	f000 80a7 	beq.w	8000432 <__adddf3+0x1da>
 80002e4:	f1a4 0401 	sub.w	r4, r4, #1
 80002e8:	f1d5 0e20 	rsbs	lr, r5, #32
 80002ec:	db0d      	blt.n	800030a <__adddf3+0xb2>
 80002ee:	fa02 fc0e 	lsl.w	ip, r2, lr
 80002f2:	fa22 f205 	lsr.w	r2, r2, r5
 80002f6:	1880      	adds	r0, r0, r2
 80002f8:	f141 0100 	adc.w	r1, r1, #0
 80002fc:	fa03 f20e 	lsl.w	r2, r3, lr
 8000300:	1880      	adds	r0, r0, r2
 8000302:	fa43 f305 	asr.w	r3, r3, r5
 8000306:	4159      	adcs	r1, r3
 8000308:	e00e      	b.n	8000328 <__adddf3+0xd0>
 800030a:	f1a5 0520 	sub.w	r5, r5, #32
 800030e:	f10e 0e20 	add.w	lr, lr, #32
 8000312:	2a01      	cmp	r2, #1
 8000314:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000318:	bf28      	it	cs
 800031a:	f04c 0c02 	orrcs.w	ip, ip, #2
 800031e:	fa43 f305 	asr.w	r3, r3, r5
 8000322:	18c0      	adds	r0, r0, r3
 8000324:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8000328:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800032c:	d507      	bpl.n	800033e <__adddf3+0xe6>
 800032e:	f04f 0e00 	mov.w	lr, #0
 8000332:	f1dc 0c00 	rsbs	ip, ip, #0
 8000336:	eb7e 0000 	sbcs.w	r0, lr, r0
 800033a:	eb6e 0101 	sbc.w	r1, lr, r1
 800033e:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000342:	d31b      	bcc.n	800037c <__adddf3+0x124>
 8000344:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 8000348:	d30c      	bcc.n	8000364 <__adddf3+0x10c>
 800034a:	0849      	lsrs	r1, r1, #1
 800034c:	ea5f 0030 	movs.w	r0, r0, rrx
 8000350:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000354:	f104 0401 	add.w	r4, r4, #1
 8000358:	ea4f 5244 	mov.w	r2, r4, lsl #21
 800035c:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000360:	f080 809a 	bcs.w	8000498 <__adddf3+0x240>
 8000364:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000368:	bf08      	it	eq
 800036a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800036e:	f150 0000 	adcs.w	r0, r0, #0
 8000372:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000376:	ea41 0105 	orr.w	r1, r1, r5
 800037a:	bd30      	pop	{r4, r5, pc}
 800037c:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000380:	4140      	adcs	r0, r0
 8000382:	eb41 0101 	adc.w	r1, r1, r1
 8000386:	3c01      	subs	r4, #1
 8000388:	bf28      	it	cs
 800038a:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 800038e:	d2e9      	bcs.n	8000364 <__adddf3+0x10c>
 8000390:	f091 0f00 	teq	r1, #0
 8000394:	bf04      	itt	eq
 8000396:	4601      	moveq	r1, r0
 8000398:	2000      	moveq	r0, #0
 800039a:	fab1 f381 	clz	r3, r1
 800039e:	bf08      	it	eq
 80003a0:	3320      	addeq	r3, #32
 80003a2:	f1a3 030b 	sub.w	r3, r3, #11
 80003a6:	f1b3 0220 	subs.w	r2, r3, #32
 80003aa:	da0c      	bge.n	80003c6 <__adddf3+0x16e>
 80003ac:	320c      	adds	r2, #12
 80003ae:	dd08      	ble.n	80003c2 <__adddf3+0x16a>
 80003b0:	f102 0c14 	add.w	ip, r2, #20
 80003b4:	f1c2 020c 	rsb	r2, r2, #12
 80003b8:	fa01 f00c 	lsl.w	r0, r1, ip
 80003bc:	fa21 f102 	lsr.w	r1, r1, r2
 80003c0:	e00c      	b.n	80003dc <__adddf3+0x184>
 80003c2:	f102 0214 	add.w	r2, r2, #20
 80003c6:	bfd8      	it	le
 80003c8:	f1c2 0c20 	rsble	ip, r2, #32
 80003cc:	fa01 f102 	lsl.w	r1, r1, r2
 80003d0:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003d4:	bfdc      	itt	le
 80003d6:	ea41 010c 	orrle.w	r1, r1, ip
 80003da:	4090      	lslle	r0, r2
 80003dc:	1ae4      	subs	r4, r4, r3
 80003de:	bfa2      	ittt	ge
 80003e0:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80003e4:	4329      	orrge	r1, r5
 80003e6:	bd30      	popge	{r4, r5, pc}
 80003e8:	ea6f 0404 	mvn.w	r4, r4
 80003ec:	3c1f      	subs	r4, #31
 80003ee:	da1c      	bge.n	800042a <__adddf3+0x1d2>
 80003f0:	340c      	adds	r4, #12
 80003f2:	dc0e      	bgt.n	8000412 <__adddf3+0x1ba>
 80003f4:	f104 0414 	add.w	r4, r4, #20
 80003f8:	f1c4 0220 	rsb	r2, r4, #32
 80003fc:	fa20 f004 	lsr.w	r0, r0, r4
 8000400:	fa01 f302 	lsl.w	r3, r1, r2
 8000404:	ea40 0003 	orr.w	r0, r0, r3
 8000408:	fa21 f304 	lsr.w	r3, r1, r4
 800040c:	ea45 0103 	orr.w	r1, r5, r3
 8000410:	bd30      	pop	{r4, r5, pc}
 8000412:	f1c4 040c 	rsb	r4, r4, #12
 8000416:	f1c4 0220 	rsb	r2, r4, #32
 800041a:	fa20 f002 	lsr.w	r0, r0, r2
 800041e:	fa01 f304 	lsl.w	r3, r1, r4
 8000422:	ea40 0003 	orr.w	r0, r0, r3
 8000426:	4629      	mov	r1, r5
 8000428:	bd30      	pop	{r4, r5, pc}
 800042a:	fa21 f004 	lsr.w	r0, r1, r4
 800042e:	4629      	mov	r1, r5
 8000430:	bd30      	pop	{r4, r5, pc}
 8000432:	f094 0f00 	teq	r4, #0
 8000436:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800043a:	bf06      	itte	eq
 800043c:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000440:	3401      	addeq	r4, #1
 8000442:	3d01      	subne	r5, #1
 8000444:	e74e      	b.n	80002e4 <__adddf3+0x8c>
 8000446:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800044a:	bf18      	it	ne
 800044c:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000450:	d029      	beq.n	80004a6 <__adddf3+0x24e>
 8000452:	ea94 0f05 	teq	r4, r5
 8000456:	bf08      	it	eq
 8000458:	ea90 0f02 	teqeq	r0, r2
 800045c:	d005      	beq.n	800046a <__adddf3+0x212>
 800045e:	ea54 0c00 	orrs.w	ip, r4, r0
 8000462:	bf04      	itt	eq
 8000464:	4619      	moveq	r1, r3
 8000466:	4610      	moveq	r0, r2
 8000468:	bd30      	pop	{r4, r5, pc}
 800046a:	ea91 0f03 	teq	r1, r3
 800046e:	bf1e      	ittt	ne
 8000470:	2100      	movne	r1, #0
 8000472:	2000      	movne	r0, #0
 8000474:	bd30      	popne	{r4, r5, pc}
 8000476:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800047a:	d105      	bne.n	8000488 <__adddf3+0x230>
 800047c:	0040      	lsls	r0, r0, #1
 800047e:	4149      	adcs	r1, r1
 8000480:	bf28      	it	cs
 8000482:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 8000486:	bd30      	pop	{r4, r5, pc}
 8000488:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 800048c:	bf3c      	itt	cc
 800048e:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000492:	bd30      	popcc	{r4, r5, pc}
 8000494:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000498:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 800049c:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004a0:	f04f 0000 	mov.w	r0, #0
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004aa:	bf1a      	itte	ne
 80004ac:	4619      	movne	r1, r3
 80004ae:	4610      	movne	r0, r2
 80004b0:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004b4:	bf1c      	itt	ne
 80004b6:	460b      	movne	r3, r1
 80004b8:	4602      	movne	r2, r0
 80004ba:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004be:	bf06      	itte	eq
 80004c0:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004c4:	ea91 0f03 	teqeq	r1, r3
 80004c8:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 80004cc:	bd30      	pop	{r4, r5, pc}
 80004ce:	bf00      	nop

080004d0 <__aeabi_ui2d>:
 80004d0:	f090 0f00 	teq	r0, #0
 80004d4:	bf04      	itt	eq
 80004d6:	2100      	moveq	r1, #0
 80004d8:	4770      	bxeq	lr
 80004da:	b530      	push	{r4, r5, lr}
 80004dc:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80004e0:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80004e4:	f04f 0500 	mov.w	r5, #0
 80004e8:	f04f 0100 	mov.w	r1, #0
 80004ec:	e750      	b.n	8000390 <__adddf3+0x138>
 80004ee:	bf00      	nop

080004f0 <__aeabi_i2d>:
 80004f0:	f090 0f00 	teq	r0, #0
 80004f4:	bf04      	itt	eq
 80004f6:	2100      	moveq	r1, #0
 80004f8:	4770      	bxeq	lr
 80004fa:	b530      	push	{r4, r5, lr}
 80004fc:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000500:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000504:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 8000508:	bf48      	it	mi
 800050a:	4240      	negmi	r0, r0
 800050c:	f04f 0100 	mov.w	r1, #0
 8000510:	e73e      	b.n	8000390 <__adddf3+0x138>
 8000512:	bf00      	nop

08000514 <__aeabi_f2d>:
 8000514:	0042      	lsls	r2, r0, #1
 8000516:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800051a:	ea4f 0131 	mov.w	r1, r1, rrx
 800051e:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000522:	bf1f      	itttt	ne
 8000524:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 8000528:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 800052c:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000530:	4770      	bxne	lr
 8000532:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 8000536:	bf08      	it	eq
 8000538:	4770      	bxeq	lr
 800053a:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 800053e:	bf04      	itt	eq
 8000540:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000544:	4770      	bxeq	lr
 8000546:	b530      	push	{r4, r5, lr}
 8000548:	f44f 7460 	mov.w	r4, #896	@ 0x380
 800054c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000550:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000554:	e71c      	b.n	8000390 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_ul2d>:
 8000558:	ea50 0201 	orrs.w	r2, r0, r1
 800055c:	bf08      	it	eq
 800055e:	4770      	bxeq	lr
 8000560:	b530      	push	{r4, r5, lr}
 8000562:	f04f 0500 	mov.w	r5, #0
 8000566:	e00a      	b.n	800057e <__aeabi_l2d+0x16>

08000568 <__aeabi_l2d>:
 8000568:	ea50 0201 	orrs.w	r2, r0, r1
 800056c:	bf08      	it	eq
 800056e:	4770      	bxeq	lr
 8000570:	b530      	push	{r4, r5, lr}
 8000572:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 8000576:	d502      	bpl.n	800057e <__aeabi_l2d+0x16>
 8000578:	4240      	negs	r0, r0
 800057a:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800057e:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000582:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000586:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800058a:	f43f aed8 	beq.w	800033e <__adddf3+0xe6>
 800058e:	f04f 0203 	mov.w	r2, #3
 8000592:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000596:	bf18      	it	ne
 8000598:	3203      	addne	r2, #3
 800059a:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800059e:	bf18      	it	ne
 80005a0:	3203      	addne	r2, #3
 80005a2:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005a6:	f1c2 0320 	rsb	r3, r2, #32
 80005aa:	fa00 fc03 	lsl.w	ip, r0, r3
 80005ae:	fa20 f002 	lsr.w	r0, r0, r2
 80005b2:	fa01 fe03 	lsl.w	lr, r1, r3
 80005b6:	ea40 000e 	orr.w	r0, r0, lr
 80005ba:	fa21 f102 	lsr.w	r1, r1, r2
 80005be:	4414      	add	r4, r2
 80005c0:	e6bd      	b.n	800033e <__adddf3+0xe6>
 80005c2:	bf00      	nop

080005c4 <__aeabi_dmul>:
 80005c4:	b570      	push	{r4, r5, r6, lr}
 80005c6:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80005ca:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80005ce:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80005d2:	bf1d      	ittte	ne
 80005d4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80005d8:	ea94 0f0c 	teqne	r4, ip
 80005dc:	ea95 0f0c 	teqne	r5, ip
 80005e0:	f000 f8de 	bleq	80007a0 <__aeabi_dmul+0x1dc>
 80005e4:	442c      	add	r4, r5
 80005e6:	ea81 0603 	eor.w	r6, r1, r3
 80005ea:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80005ee:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80005f2:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80005f6:	bf18      	it	ne
 80005f8:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80005fc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000600:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000604:	d038      	beq.n	8000678 <__aeabi_dmul+0xb4>
 8000606:	fba0 ce02 	umull	ip, lr, r0, r2
 800060a:	f04f 0500 	mov.w	r5, #0
 800060e:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000612:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 8000616:	fbe0 e503 	umlal	lr, r5, r0, r3
 800061a:	f04f 0600 	mov.w	r6, #0
 800061e:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000622:	f09c 0f00 	teq	ip, #0
 8000626:	bf18      	it	ne
 8000628:	f04e 0e01 	orrne.w	lr, lr, #1
 800062c:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000630:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000634:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 8000638:	d204      	bcs.n	8000644 <__aeabi_dmul+0x80>
 800063a:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800063e:	416d      	adcs	r5, r5
 8000640:	eb46 0606 	adc.w	r6, r6, r6
 8000644:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000648:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 800064c:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000650:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000654:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000658:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800065c:	bf88      	it	hi
 800065e:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000662:	d81e      	bhi.n	80006a2 <__aeabi_dmul+0xde>
 8000664:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 8000668:	bf08      	it	eq
 800066a:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800066e:	f150 0000 	adcs.w	r0, r0, #0
 8000672:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000676:	bd70      	pop	{r4, r5, r6, pc}
 8000678:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 800067c:	ea46 0101 	orr.w	r1, r6, r1
 8000680:	ea40 0002 	orr.w	r0, r0, r2
 8000684:	ea81 0103 	eor.w	r1, r1, r3
 8000688:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 800068c:	bfc2      	ittt	gt
 800068e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000692:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000696:	bd70      	popgt	{r4, r5, r6, pc}
 8000698:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800069c:	f04f 0e00 	mov.w	lr, #0
 80006a0:	3c01      	subs	r4, #1
 80006a2:	f300 80ab 	bgt.w	80007fc <__aeabi_dmul+0x238>
 80006a6:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006aa:	bfde      	ittt	le
 80006ac:	2000      	movle	r0, #0
 80006ae:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006b2:	bd70      	pople	{r4, r5, r6, pc}
 80006b4:	f1c4 0400 	rsb	r4, r4, #0
 80006b8:	3c20      	subs	r4, #32
 80006ba:	da35      	bge.n	8000728 <__aeabi_dmul+0x164>
 80006bc:	340c      	adds	r4, #12
 80006be:	dc1b      	bgt.n	80006f8 <__aeabi_dmul+0x134>
 80006c0:	f104 0414 	add.w	r4, r4, #20
 80006c4:	f1c4 0520 	rsb	r5, r4, #32
 80006c8:	fa00 f305 	lsl.w	r3, r0, r5
 80006cc:	fa20 f004 	lsr.w	r0, r0, r4
 80006d0:	fa01 f205 	lsl.w	r2, r1, r5
 80006d4:	ea40 0002 	orr.w	r0, r0, r2
 80006d8:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 80006dc:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80006e0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006e4:	fa21 f604 	lsr.w	r6, r1, r4
 80006e8:	eb42 0106 	adc.w	r1, r2, r6
 80006ec:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006f0:	bf08      	it	eq
 80006f2:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006f6:	bd70      	pop	{r4, r5, r6, pc}
 80006f8:	f1c4 040c 	rsb	r4, r4, #12
 80006fc:	f1c4 0520 	rsb	r5, r4, #32
 8000700:	fa00 f304 	lsl.w	r3, r0, r4
 8000704:	fa20 f005 	lsr.w	r0, r0, r5
 8000708:	fa01 f204 	lsl.w	r2, r1, r4
 800070c:	ea40 0002 	orr.w	r0, r0, r2
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	f141 0100 	adc.w	r1, r1, #0
 800071c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000720:	bf08      	it	eq
 8000722:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000726:	bd70      	pop	{r4, r5, r6, pc}
 8000728:	f1c4 0520 	rsb	r5, r4, #32
 800072c:	fa00 f205 	lsl.w	r2, r0, r5
 8000730:	ea4e 0e02 	orr.w	lr, lr, r2
 8000734:	fa20 f304 	lsr.w	r3, r0, r4
 8000738:	fa01 f205 	lsl.w	r2, r1, r5
 800073c:	ea43 0302 	orr.w	r3, r3, r2
 8000740:	fa21 f004 	lsr.w	r0, r1, r4
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000748:	fa21 f204 	lsr.w	r2, r1, r4
 800074c:	ea20 0002 	bic.w	r0, r0, r2
 8000750:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000754:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000758:	bf08      	it	eq
 800075a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075e:	bd70      	pop	{r4, r5, r6, pc}
 8000760:	f094 0f00 	teq	r4, #0
 8000764:	d10f      	bne.n	8000786 <__aeabi_dmul+0x1c2>
 8000766:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800076a:	0040      	lsls	r0, r0, #1
 800076c:	eb41 0101 	adc.w	r1, r1, r1
 8000770:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000774:	bf08      	it	eq
 8000776:	3c01      	subeq	r4, #1
 8000778:	d0f7      	beq.n	800076a <__aeabi_dmul+0x1a6>
 800077a:	ea41 0106 	orr.w	r1, r1, r6
 800077e:	f095 0f00 	teq	r5, #0
 8000782:	bf18      	it	ne
 8000784:	4770      	bxne	lr
 8000786:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800078a:	0052      	lsls	r2, r2, #1
 800078c:	eb43 0303 	adc.w	r3, r3, r3
 8000790:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000794:	bf08      	it	eq
 8000796:	3d01      	subeq	r5, #1
 8000798:	d0f7      	beq.n	800078a <__aeabi_dmul+0x1c6>
 800079a:	ea43 0306 	orr.w	r3, r3, r6
 800079e:	4770      	bx	lr
 80007a0:	ea94 0f0c 	teq	r4, ip
 80007a4:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007a8:	bf18      	it	ne
 80007aa:	ea95 0f0c 	teqne	r5, ip
 80007ae:	d00c      	beq.n	80007ca <__aeabi_dmul+0x206>
 80007b0:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007b4:	bf18      	it	ne
 80007b6:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ba:	d1d1      	bne.n	8000760 <__aeabi_dmul+0x19c>
 80007bc:	ea81 0103 	eor.w	r1, r1, r3
 80007c0:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007c4:	f04f 0000 	mov.w	r0, #0
 80007c8:	bd70      	pop	{r4, r5, r6, pc}
 80007ca:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007ce:	bf06      	itte	eq
 80007d0:	4610      	moveq	r0, r2
 80007d2:	4619      	moveq	r1, r3
 80007d4:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007d8:	d019      	beq.n	800080e <__aeabi_dmul+0x24a>
 80007da:	ea94 0f0c 	teq	r4, ip
 80007de:	d102      	bne.n	80007e6 <__aeabi_dmul+0x222>
 80007e0:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80007e4:	d113      	bne.n	800080e <__aeabi_dmul+0x24a>
 80007e6:	ea95 0f0c 	teq	r5, ip
 80007ea:	d105      	bne.n	80007f8 <__aeabi_dmul+0x234>
 80007ec:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80007f0:	bf1c      	itt	ne
 80007f2:	4610      	movne	r0, r2
 80007f4:	4619      	movne	r1, r3
 80007f6:	d10a      	bne.n	800080e <__aeabi_dmul+0x24a>
 80007f8:	ea81 0103 	eor.w	r1, r1, r3
 80007fc:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000800:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000804:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000812:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 8000816:	bd70      	pop	{r4, r5, r6, pc}

08000818 <__aeabi_ddiv>:
 8000818:	b570      	push	{r4, r5, r6, lr}
 800081a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800081e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000822:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000826:	bf1d      	ittte	ne
 8000828:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800082c:	ea94 0f0c 	teqne	r4, ip
 8000830:	ea95 0f0c 	teqne	r5, ip
 8000834:	f000 f8a7 	bleq	8000986 <__aeabi_ddiv+0x16e>
 8000838:	eba4 0405 	sub.w	r4, r4, r5
 800083c:	ea81 0e03 	eor.w	lr, r1, r3
 8000840:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000844:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000848:	f000 8088 	beq.w	800095c <__aeabi_ddiv+0x144>
 800084c:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000850:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000854:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000858:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 800085c:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000860:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000864:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000868:	ea4f 2600 	mov.w	r6, r0, lsl #8
 800086c:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8000870:	429d      	cmp	r5, r3
 8000872:	bf08      	it	eq
 8000874:	4296      	cmpeq	r6, r2
 8000876:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 800087a:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 800087e:	d202      	bcs.n	8000886 <__aeabi_ddiv+0x6e>
 8000880:	085b      	lsrs	r3, r3, #1
 8000882:	ea4f 0232 	mov.w	r2, r2, rrx
 8000886:	1ab6      	subs	r6, r6, r2
 8000888:	eb65 0503 	sbc.w	r5, r5, r3
 800088c:	085b      	lsrs	r3, r3, #1
 800088e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000892:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 8000896:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800089a:	ebb6 0e02 	subs.w	lr, r6, r2
 800089e:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008a2:	bf22      	ittt	cs
 80008a4:	1ab6      	subcs	r6, r6, r2
 80008a6:	4675      	movcs	r5, lr
 80008a8:	ea40 000c 	orrcs.w	r0, r0, ip
 80008ac:	085b      	lsrs	r3, r3, #1
 80008ae:	ea4f 0232 	mov.w	r2, r2, rrx
 80008b2:	ebb6 0e02 	subs.w	lr, r6, r2
 80008b6:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ba:	bf22      	ittt	cs
 80008bc:	1ab6      	subcs	r6, r6, r2
 80008be:	4675      	movcs	r5, lr
 80008c0:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ce:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d2:	bf22      	ittt	cs
 80008d4:	1ab6      	subcs	r6, r6, r2
 80008d6:	4675      	movcs	r5, lr
 80008d8:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80008dc:	085b      	lsrs	r3, r3, #1
 80008de:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e2:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e6:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ea:	bf22      	ittt	cs
 80008ec:	1ab6      	subcs	r6, r6, r2
 80008ee:	4675      	movcs	r5, lr
 80008f0:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80008f4:	ea55 0e06 	orrs.w	lr, r5, r6
 80008f8:	d018      	beq.n	800092c <__aeabi_ddiv+0x114>
 80008fa:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80008fe:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000902:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000906:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800090a:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800090e:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000912:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000916:	d1c0      	bne.n	800089a <__aeabi_ddiv+0x82>
 8000918:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 800091c:	d10b      	bne.n	8000936 <__aeabi_ddiv+0x11e>
 800091e:	ea41 0100 	orr.w	r1, r1, r0
 8000922:	f04f 0000 	mov.w	r0, #0
 8000926:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800092a:	e7b6      	b.n	800089a <__aeabi_ddiv+0x82>
 800092c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000930:	bf04      	itt	eq
 8000932:	4301      	orreq	r1, r0
 8000934:	2000      	moveq	r0, #0
 8000936:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800093a:	bf88      	it	hi
 800093c:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000940:	f63f aeaf 	bhi.w	80006a2 <__aeabi_dmul+0xde>
 8000944:	ebb5 0c03 	subs.w	ip, r5, r3
 8000948:	bf04      	itt	eq
 800094a:	ebb6 0c02 	subseq.w	ip, r6, r2
 800094e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000952:	f150 0000 	adcs.w	r0, r0, #0
 8000956:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800095a:	bd70      	pop	{r4, r5, r6, pc}
 800095c:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000960:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000964:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000968:	bfc2      	ittt	gt
 800096a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800096e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000972:	bd70      	popgt	{r4, r5, r6, pc}
 8000974:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000978:	f04f 0e00 	mov.w	lr, #0
 800097c:	3c01      	subs	r4, #1
 800097e:	e690      	b.n	80006a2 <__aeabi_dmul+0xde>
 8000980:	ea45 0e06 	orr.w	lr, r5, r6
 8000984:	e68d      	b.n	80006a2 <__aeabi_dmul+0xde>
 8000986:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800098a:	ea94 0f0c 	teq	r4, ip
 800098e:	bf08      	it	eq
 8000990:	ea95 0f0c 	teqeq	r5, ip
 8000994:	f43f af3b 	beq.w	800080e <__aeabi_dmul+0x24a>
 8000998:	ea94 0f0c 	teq	r4, ip
 800099c:	d10a      	bne.n	80009b4 <__aeabi_ddiv+0x19c>
 800099e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009a2:	f47f af34 	bne.w	800080e <__aeabi_dmul+0x24a>
 80009a6:	ea95 0f0c 	teq	r5, ip
 80009aa:	f47f af25 	bne.w	80007f8 <__aeabi_dmul+0x234>
 80009ae:	4610      	mov	r0, r2
 80009b0:	4619      	mov	r1, r3
 80009b2:	e72c      	b.n	800080e <__aeabi_dmul+0x24a>
 80009b4:	ea95 0f0c 	teq	r5, ip
 80009b8:	d106      	bne.n	80009c8 <__aeabi_ddiv+0x1b0>
 80009ba:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009be:	f43f aefd 	beq.w	80007bc <__aeabi_dmul+0x1f8>
 80009c2:	4610      	mov	r0, r2
 80009c4:	4619      	mov	r1, r3
 80009c6:	e722      	b.n	800080e <__aeabi_dmul+0x24a>
 80009c8:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80009cc:	bf18      	it	ne
 80009ce:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80009d2:	f47f aec5 	bne.w	8000760 <__aeabi_dmul+0x19c>
 80009d6:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80009da:	f47f af0d 	bne.w	80007f8 <__aeabi_dmul+0x234>
 80009de:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80009e2:	f47f aeeb 	bne.w	80007bc <__aeabi_dmul+0x1f8>
 80009e6:	e712      	b.n	800080e <__aeabi_dmul+0x24a>

080009e8 <__gedf2>:
 80009e8:	f04f 3cff 	mov.w	ip, #4294967295
 80009ec:	e006      	b.n	80009fc <__cmpdf2+0x4>
 80009ee:	bf00      	nop

080009f0 <__ledf2>:
 80009f0:	f04f 0c01 	mov.w	ip, #1
 80009f4:	e002      	b.n	80009fc <__cmpdf2+0x4>
 80009f6:	bf00      	nop

080009f8 <__cmpdf2>:
 80009f8:	f04f 0c01 	mov.w	ip, #1
 80009fc:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a00:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a04:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a08:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a0c:	bf18      	it	ne
 8000a0e:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a12:	d01b      	beq.n	8000a4c <__cmpdf2+0x54>
 8000a14:	b001      	add	sp, #4
 8000a16:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a1a:	bf0c      	ite	eq
 8000a1c:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a20:	ea91 0f03 	teqne	r1, r3
 8000a24:	bf02      	ittt	eq
 8000a26:	ea90 0f02 	teqeq	r0, r2
 8000a2a:	2000      	moveq	r0, #0
 8000a2c:	4770      	bxeq	lr
 8000a2e:	f110 0f00 	cmn.w	r0, #0
 8000a32:	ea91 0f03 	teq	r1, r3
 8000a36:	bf58      	it	pl
 8000a38:	4299      	cmppl	r1, r3
 8000a3a:	bf08      	it	eq
 8000a3c:	4290      	cmpeq	r0, r2
 8000a3e:	bf2c      	ite	cs
 8000a40:	17d8      	asrcs	r0, r3, #31
 8000a42:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a46:	f040 0001 	orr.w	r0, r0, #1
 8000a4a:	4770      	bx	lr
 8000a4c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a54:	d102      	bne.n	8000a5c <__cmpdf2+0x64>
 8000a56:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a5a:	d107      	bne.n	8000a6c <__cmpdf2+0x74>
 8000a5c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a60:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a64:	d1d6      	bne.n	8000a14 <__cmpdf2+0x1c>
 8000a66:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a6a:	d0d3      	beq.n	8000a14 <__cmpdf2+0x1c>
 8000a6c:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a70:	4770      	bx	lr
 8000a72:	bf00      	nop

08000a74 <__aeabi_cdrcmple>:
 8000a74:	4684      	mov	ip, r0
 8000a76:	4610      	mov	r0, r2
 8000a78:	4662      	mov	r2, ip
 8000a7a:	468c      	mov	ip, r1
 8000a7c:	4619      	mov	r1, r3
 8000a7e:	4663      	mov	r3, ip
 8000a80:	e000      	b.n	8000a84 <__aeabi_cdcmpeq>
 8000a82:	bf00      	nop

08000a84 <__aeabi_cdcmpeq>:
 8000a84:	b501      	push	{r0, lr}
 8000a86:	f7ff ffb7 	bl	80009f8 <__cmpdf2>
 8000a8a:	2800      	cmp	r0, #0
 8000a8c:	bf48      	it	mi
 8000a8e:	f110 0f00 	cmnmi.w	r0, #0
 8000a92:	bd01      	pop	{r0, pc}

08000a94 <__aeabi_dcmpeq>:
 8000a94:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a98:	f7ff fff4 	bl	8000a84 <__aeabi_cdcmpeq>
 8000a9c:	bf0c      	ite	eq
 8000a9e:	2001      	moveq	r0, #1
 8000aa0:	2000      	movne	r0, #0
 8000aa2:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_dcmplt>:
 8000aa8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aac:	f7ff ffea 	bl	8000a84 <__aeabi_cdcmpeq>
 8000ab0:	bf34      	ite	cc
 8000ab2:	2001      	movcc	r0, #1
 8000ab4:	2000      	movcs	r0, #0
 8000ab6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aba:	bf00      	nop

08000abc <__aeabi_dcmple>:
 8000abc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ac0:	f7ff ffe0 	bl	8000a84 <__aeabi_cdcmpeq>
 8000ac4:	bf94      	ite	ls
 8000ac6:	2001      	movls	r0, #1
 8000ac8:	2000      	movhi	r0, #0
 8000aca:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ace:	bf00      	nop

08000ad0 <__aeabi_dcmpge>:
 8000ad0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ad4:	f7ff ffce 	bl	8000a74 <__aeabi_cdrcmple>
 8000ad8:	bf94      	ite	ls
 8000ada:	2001      	movls	r0, #1
 8000adc:	2000      	movhi	r0, #0
 8000ade:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ae2:	bf00      	nop

08000ae4 <__aeabi_dcmpgt>:
 8000ae4:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae8:	f7ff ffc4 	bl	8000a74 <__aeabi_cdrcmple>
 8000aec:	bf34      	ite	cc
 8000aee:	2001      	movcc	r0, #1
 8000af0:	2000      	movcs	r0, #0
 8000af2:	f85d fb08 	ldr.w	pc, [sp], #8
 8000af6:	bf00      	nop

08000af8 <__aeabi_dcmpun>:
 8000af8:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000afc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b00:	d102      	bne.n	8000b08 <__aeabi_dcmpun+0x10>
 8000b02:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b06:	d10a      	bne.n	8000b1e <__aeabi_dcmpun+0x26>
 8000b08:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b0c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b10:	d102      	bne.n	8000b18 <__aeabi_dcmpun+0x20>
 8000b12:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b16:	d102      	bne.n	8000b1e <__aeabi_dcmpun+0x26>
 8000b18:	f04f 0000 	mov.w	r0, #0
 8000b1c:	4770      	bx	lr
 8000b1e:	f04f 0001 	mov.w	r0, #1
 8000b22:	4770      	bx	lr

08000b24 <__aeabi_d2iz>:
 8000b24:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b28:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b2c:	d215      	bcs.n	8000b5a <__aeabi_d2iz+0x36>
 8000b2e:	d511      	bpl.n	8000b54 <__aeabi_d2iz+0x30>
 8000b30:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b34:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b38:	d912      	bls.n	8000b60 <__aeabi_d2iz+0x3c>
 8000b3a:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b3e:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b42:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b46:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b4a:	fa23 f002 	lsr.w	r0, r3, r2
 8000b4e:	bf18      	it	ne
 8000b50:	4240      	negne	r0, r0
 8000b52:	4770      	bx	lr
 8000b54:	f04f 0000 	mov.w	r0, #0
 8000b58:	4770      	bx	lr
 8000b5a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b5e:	d105      	bne.n	8000b6c <__aeabi_d2iz+0x48>
 8000b60:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000b64:	bf08      	it	eq
 8000b66:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000b6a:	4770      	bx	lr
 8000b6c:	f04f 0000 	mov.w	r0, #0
 8000b70:	4770      	bx	lr
 8000b72:	bf00      	nop

08000b74 <__aeabi_d2f>:
 8000b74:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b78:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000b7c:	bf24      	itt	cs
 8000b7e:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000b82:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000b86:	d90d      	bls.n	8000ba4 <__aeabi_d2f+0x30>
 8000b88:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000b8c:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000b90:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000b94:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000b98:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000b9c:	bf08      	it	eq
 8000b9e:	f020 0001 	biceq.w	r0, r0, #1
 8000ba2:	4770      	bx	lr
 8000ba4:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000ba8:	d121      	bne.n	8000bee <__aeabi_d2f+0x7a>
 8000baa:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000bae:	bfbc      	itt	lt
 8000bb0:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000bb4:	4770      	bxlt	lr
 8000bb6:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000bba:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000bbe:	f1c2 0218 	rsb	r2, r2, #24
 8000bc2:	f1c2 0c20 	rsb	ip, r2, #32
 8000bc6:	fa10 f30c 	lsls.w	r3, r0, ip
 8000bca:	fa20 f002 	lsr.w	r0, r0, r2
 8000bce:	bf18      	it	ne
 8000bd0:	f040 0001 	orrne.w	r0, r0, #1
 8000bd4:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bd8:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000bdc:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000be0:	ea40 000c 	orr.w	r0, r0, ip
 8000be4:	fa23 f302 	lsr.w	r3, r3, r2
 8000be8:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000bec:	e7cc      	b.n	8000b88 <__aeabi_d2f+0x14>
 8000bee:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000bf2:	d107      	bne.n	8000c04 <__aeabi_d2f+0x90>
 8000bf4:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000bf8:	bf1e      	ittt	ne
 8000bfa:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000bfe:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c02:	4770      	bxne	lr
 8000c04:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c08:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000c0c:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c10:	4770      	bx	lr
 8000c12:	bf00      	nop

08000c14 <__aeabi_frsub>:
 8000c14:	f080 4000 	eor.w	r0, r0, #2147483648	@ 0x80000000
 8000c18:	e002      	b.n	8000c20 <__addsf3>
 8000c1a:	bf00      	nop

08000c1c <__aeabi_fsub>:
 8000c1c:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000

08000c20 <__addsf3>:
 8000c20:	0042      	lsls	r2, r0, #1
 8000c22:	bf1f      	itttt	ne
 8000c24:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000c28:	ea92 0f03 	teqne	r2, r3
 8000c2c:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000c30:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000c34:	d06a      	beq.n	8000d0c <__addsf3+0xec>
 8000c36:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000c3a:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000c3e:	bfc1      	itttt	gt
 8000c40:	18d2      	addgt	r2, r2, r3
 8000c42:	4041      	eorgt	r1, r0
 8000c44:	4048      	eorgt	r0, r1
 8000c46:	4041      	eorgt	r1, r0
 8000c48:	bfb8      	it	lt
 8000c4a:	425b      	neglt	r3, r3
 8000c4c:	2b19      	cmp	r3, #25
 8000c4e:	bf88      	it	hi
 8000c50:	4770      	bxhi	lr
 8000c52:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8000c56:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c5a:	f020 407f 	bic.w	r0, r0, #4278190080	@ 0xff000000
 8000c5e:	bf18      	it	ne
 8000c60:	4240      	negne	r0, r0
 8000c62:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000c66:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 8000c6a:	f021 417f 	bic.w	r1, r1, #4278190080	@ 0xff000000
 8000c6e:	bf18      	it	ne
 8000c70:	4249      	negne	r1, r1
 8000c72:	ea92 0f03 	teq	r2, r3
 8000c76:	d03f      	beq.n	8000cf8 <__addsf3+0xd8>
 8000c78:	f1a2 0201 	sub.w	r2, r2, #1
 8000c7c:	fa41 fc03 	asr.w	ip, r1, r3
 8000c80:	eb10 000c 	adds.w	r0, r0, ip
 8000c84:	f1c3 0320 	rsb	r3, r3, #32
 8000c88:	fa01 f103 	lsl.w	r1, r1, r3
 8000c8c:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000c90:	d502      	bpl.n	8000c98 <__addsf3+0x78>
 8000c92:	4249      	negs	r1, r1
 8000c94:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000c98:	f5b0 0f00 	cmp.w	r0, #8388608	@ 0x800000
 8000c9c:	d313      	bcc.n	8000cc6 <__addsf3+0xa6>
 8000c9e:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 8000ca2:	d306      	bcc.n	8000cb2 <__addsf3+0x92>
 8000ca4:	0840      	lsrs	r0, r0, #1
 8000ca6:	ea4f 0131 	mov.w	r1, r1, rrx
 8000caa:	f102 0201 	add.w	r2, r2, #1
 8000cae:	2afe      	cmp	r2, #254	@ 0xfe
 8000cb0:	d251      	bcs.n	8000d56 <__addsf3+0x136>
 8000cb2:	f1b1 4f00 	cmp.w	r1, #2147483648	@ 0x80000000
 8000cb6:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000cba:	bf08      	it	eq
 8000cbc:	f020 0001 	biceq.w	r0, r0, #1
 8000cc0:	ea40 0003 	orr.w	r0, r0, r3
 8000cc4:	4770      	bx	lr
 8000cc6:	0049      	lsls	r1, r1, #1
 8000cc8:	eb40 0000 	adc.w	r0, r0, r0
 8000ccc:	3a01      	subs	r2, #1
 8000cce:	bf28      	it	cs
 8000cd0:	f5b0 0f00 	cmpcs.w	r0, #8388608	@ 0x800000
 8000cd4:	d2ed      	bcs.n	8000cb2 <__addsf3+0x92>
 8000cd6:	fab0 fc80 	clz	ip, r0
 8000cda:	f1ac 0c08 	sub.w	ip, ip, #8
 8000cde:	ebb2 020c 	subs.w	r2, r2, ip
 8000ce2:	fa00 f00c 	lsl.w	r0, r0, ip
 8000ce6:	bfaa      	itet	ge
 8000ce8:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000cec:	4252      	neglt	r2, r2
 8000cee:	4318      	orrge	r0, r3
 8000cf0:	bfbc      	itt	lt
 8000cf2:	40d0      	lsrlt	r0, r2
 8000cf4:	4318      	orrlt	r0, r3
 8000cf6:	4770      	bx	lr
 8000cf8:	f092 0f00 	teq	r2, #0
 8000cfc:	f481 0100 	eor.w	r1, r1, #8388608	@ 0x800000
 8000d00:	bf06      	itte	eq
 8000d02:	f480 0000 	eoreq.w	r0, r0, #8388608	@ 0x800000
 8000d06:	3201      	addeq	r2, #1
 8000d08:	3b01      	subne	r3, #1
 8000d0a:	e7b5      	b.n	8000c78 <__addsf3+0x58>
 8000d0c:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000d10:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000d14:	bf18      	it	ne
 8000d16:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000d1a:	d021      	beq.n	8000d60 <__addsf3+0x140>
 8000d1c:	ea92 0f03 	teq	r2, r3
 8000d20:	d004      	beq.n	8000d2c <__addsf3+0x10c>
 8000d22:	f092 0f00 	teq	r2, #0
 8000d26:	bf08      	it	eq
 8000d28:	4608      	moveq	r0, r1
 8000d2a:	4770      	bx	lr
 8000d2c:	ea90 0f01 	teq	r0, r1
 8000d30:	bf1c      	itt	ne
 8000d32:	2000      	movne	r0, #0
 8000d34:	4770      	bxne	lr
 8000d36:	f012 4f7f 	tst.w	r2, #4278190080	@ 0xff000000
 8000d3a:	d104      	bne.n	8000d46 <__addsf3+0x126>
 8000d3c:	0040      	lsls	r0, r0, #1
 8000d3e:	bf28      	it	cs
 8000d40:	f040 4000 	orrcs.w	r0, r0, #2147483648	@ 0x80000000
 8000d44:	4770      	bx	lr
 8000d46:	f112 7200 	adds.w	r2, r2, #33554432	@ 0x2000000
 8000d4a:	bf3c      	itt	cc
 8000d4c:	f500 0000 	addcc.w	r0, r0, #8388608	@ 0x800000
 8000d50:	4770      	bxcc	lr
 8000d52:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000d56:	f043 40fe 	orr.w	r0, r3, #2130706432	@ 0x7f000000
 8000d5a:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000d5e:	4770      	bx	lr
 8000d60:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000d64:	bf16      	itet	ne
 8000d66:	4608      	movne	r0, r1
 8000d68:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000d6c:	4601      	movne	r1, r0
 8000d6e:	0242      	lsls	r2, r0, #9
 8000d70:	bf06      	itte	eq
 8000d72:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000d76:	ea90 0f01 	teqeq	r0, r1
 8000d7a:	f440 0080 	orrne.w	r0, r0, #4194304	@ 0x400000
 8000d7e:	4770      	bx	lr

08000d80 <__aeabi_ui2f>:
 8000d80:	f04f 0300 	mov.w	r3, #0
 8000d84:	e004      	b.n	8000d90 <__aeabi_i2f+0x8>
 8000d86:	bf00      	nop

08000d88 <__aeabi_i2f>:
 8000d88:	f010 4300 	ands.w	r3, r0, #2147483648	@ 0x80000000
 8000d8c:	bf48      	it	mi
 8000d8e:	4240      	negmi	r0, r0
 8000d90:	ea5f 0c00 	movs.w	ip, r0
 8000d94:	bf08      	it	eq
 8000d96:	4770      	bxeq	lr
 8000d98:	f043 4396 	orr.w	r3, r3, #1258291200	@ 0x4b000000
 8000d9c:	4601      	mov	r1, r0
 8000d9e:	f04f 0000 	mov.w	r0, #0
 8000da2:	e01c      	b.n	8000dde <__aeabi_l2f+0x2a>

08000da4 <__aeabi_ul2f>:
 8000da4:	ea50 0201 	orrs.w	r2, r0, r1
 8000da8:	bf08      	it	eq
 8000daa:	4770      	bxeq	lr
 8000dac:	f04f 0300 	mov.w	r3, #0
 8000db0:	e00a      	b.n	8000dc8 <__aeabi_l2f+0x14>
 8000db2:	bf00      	nop

08000db4 <__aeabi_l2f>:
 8000db4:	ea50 0201 	orrs.w	r2, r0, r1
 8000db8:	bf08      	it	eq
 8000dba:	4770      	bxeq	lr
 8000dbc:	f011 4300 	ands.w	r3, r1, #2147483648	@ 0x80000000
 8000dc0:	d502      	bpl.n	8000dc8 <__aeabi_l2f+0x14>
 8000dc2:	4240      	negs	r0, r0
 8000dc4:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000dc8:	ea5f 0c01 	movs.w	ip, r1
 8000dcc:	bf02      	ittt	eq
 8000dce:	4684      	moveq	ip, r0
 8000dd0:	4601      	moveq	r1, r0
 8000dd2:	2000      	moveq	r0, #0
 8000dd4:	f043 43b6 	orr.w	r3, r3, #1526726656	@ 0x5b000000
 8000dd8:	bf08      	it	eq
 8000dda:	f1a3 5380 	subeq.w	r3, r3, #268435456	@ 0x10000000
 8000dde:	f5a3 0300 	sub.w	r3, r3, #8388608	@ 0x800000
 8000de2:	fabc f28c 	clz	r2, ip
 8000de6:	3a08      	subs	r2, #8
 8000de8:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000dec:	db10      	blt.n	8000e10 <__aeabi_l2f+0x5c>
 8000dee:	fa01 fc02 	lsl.w	ip, r1, r2
 8000df2:	4463      	add	r3, ip
 8000df4:	fa00 fc02 	lsl.w	ip, r0, r2
 8000df8:	f1c2 0220 	rsb	r2, r2, #32
 8000dfc:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000e00:	fa20 f202 	lsr.w	r2, r0, r2
 8000e04:	eb43 0002 	adc.w	r0, r3, r2
 8000e08:	bf08      	it	eq
 8000e0a:	f020 0001 	biceq.w	r0, r0, #1
 8000e0e:	4770      	bx	lr
 8000e10:	f102 0220 	add.w	r2, r2, #32
 8000e14:	fa01 fc02 	lsl.w	ip, r1, r2
 8000e18:	f1c2 0220 	rsb	r2, r2, #32
 8000e1c:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000e20:	fa21 f202 	lsr.w	r2, r1, r2
 8000e24:	eb43 0002 	adc.w	r0, r3, r2
 8000e28:	bf08      	it	eq
 8000e2a:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000e2e:	4770      	bx	lr

08000e30 <__aeabi_fmul>:
 8000e30:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000e34:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000e38:	bf1e      	ittt	ne
 8000e3a:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000e3e:	ea92 0f0c 	teqne	r2, ip
 8000e42:	ea93 0f0c 	teqne	r3, ip
 8000e46:	d06f      	beq.n	8000f28 <__aeabi_fmul+0xf8>
 8000e48:	441a      	add	r2, r3
 8000e4a:	ea80 0c01 	eor.w	ip, r0, r1
 8000e4e:	0240      	lsls	r0, r0, #9
 8000e50:	bf18      	it	ne
 8000e52:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000e56:	d01e      	beq.n	8000e96 <__aeabi_fmul+0x66>
 8000e58:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8000e5c:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000e60:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000e64:	fba0 3101 	umull	r3, r1, r0, r1
 8000e68:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000e6c:	f5b1 0f00 	cmp.w	r1, #8388608	@ 0x800000
 8000e70:	bf3e      	ittt	cc
 8000e72:	0049      	lslcc	r1, r1, #1
 8000e74:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000e78:	005b      	lslcc	r3, r3, #1
 8000e7a:	ea40 0001 	orr.w	r0, r0, r1
 8000e7e:	f162 027f 	sbc.w	r2, r2, #127	@ 0x7f
 8000e82:	2afd      	cmp	r2, #253	@ 0xfd
 8000e84:	d81d      	bhi.n	8000ec2 <__aeabi_fmul+0x92>
 8000e86:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8000e8a:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000e8e:	bf08      	it	eq
 8000e90:	f020 0001 	biceq.w	r0, r0, #1
 8000e94:	4770      	bx	lr
 8000e96:	f090 0f00 	teq	r0, #0
 8000e9a:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 8000e9e:	bf08      	it	eq
 8000ea0:	0249      	lsleq	r1, r1, #9
 8000ea2:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000ea6:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000eaa:	3a7f      	subs	r2, #127	@ 0x7f
 8000eac:	bfc2      	ittt	gt
 8000eae:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8000eb2:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000eb6:	4770      	bxgt	lr
 8000eb8:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000ebc:	f04f 0300 	mov.w	r3, #0
 8000ec0:	3a01      	subs	r2, #1
 8000ec2:	dc5d      	bgt.n	8000f80 <__aeabi_fmul+0x150>
 8000ec4:	f112 0f19 	cmn.w	r2, #25
 8000ec8:	bfdc      	itt	le
 8000eca:	f000 4000 	andle.w	r0, r0, #2147483648	@ 0x80000000
 8000ece:	4770      	bxle	lr
 8000ed0:	f1c2 0200 	rsb	r2, r2, #0
 8000ed4:	0041      	lsls	r1, r0, #1
 8000ed6:	fa21 f102 	lsr.w	r1, r1, r2
 8000eda:	f1c2 0220 	rsb	r2, r2, #32
 8000ede:	fa00 fc02 	lsl.w	ip, r0, r2
 8000ee2:	ea5f 0031 	movs.w	r0, r1, rrx
 8000ee6:	f140 0000 	adc.w	r0, r0, #0
 8000eea:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000eee:	bf08      	it	eq
 8000ef0:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000ef4:	4770      	bx	lr
 8000ef6:	f092 0f00 	teq	r2, #0
 8000efa:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000efe:	bf02      	ittt	eq
 8000f00:	0040      	lsleq	r0, r0, #1
 8000f02:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000f06:	3a01      	subeq	r2, #1
 8000f08:	d0f9      	beq.n	8000efe <__aeabi_fmul+0xce>
 8000f0a:	ea40 000c 	orr.w	r0, r0, ip
 8000f0e:	f093 0f00 	teq	r3, #0
 8000f12:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000f16:	bf02      	ittt	eq
 8000f18:	0049      	lsleq	r1, r1, #1
 8000f1a:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 8000f1e:	3b01      	subeq	r3, #1
 8000f20:	d0f9      	beq.n	8000f16 <__aeabi_fmul+0xe6>
 8000f22:	ea41 010c 	orr.w	r1, r1, ip
 8000f26:	e78f      	b.n	8000e48 <__aeabi_fmul+0x18>
 8000f28:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000f2c:	ea92 0f0c 	teq	r2, ip
 8000f30:	bf18      	it	ne
 8000f32:	ea93 0f0c 	teqne	r3, ip
 8000f36:	d00a      	beq.n	8000f4e <__aeabi_fmul+0x11e>
 8000f38:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8000f3c:	bf18      	it	ne
 8000f3e:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 8000f42:	d1d8      	bne.n	8000ef6 <__aeabi_fmul+0xc6>
 8000f44:	ea80 0001 	eor.w	r0, r0, r1
 8000f48:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000f4c:	4770      	bx	lr
 8000f4e:	f090 0f00 	teq	r0, #0
 8000f52:	bf17      	itett	ne
 8000f54:	f090 4f00 	teqne	r0, #2147483648	@ 0x80000000
 8000f58:	4608      	moveq	r0, r1
 8000f5a:	f091 0f00 	teqne	r1, #0
 8000f5e:	f091 4f00 	teqne	r1, #2147483648	@ 0x80000000
 8000f62:	d014      	beq.n	8000f8e <__aeabi_fmul+0x15e>
 8000f64:	ea92 0f0c 	teq	r2, ip
 8000f68:	d101      	bne.n	8000f6e <__aeabi_fmul+0x13e>
 8000f6a:	0242      	lsls	r2, r0, #9
 8000f6c:	d10f      	bne.n	8000f8e <__aeabi_fmul+0x15e>
 8000f6e:	ea93 0f0c 	teq	r3, ip
 8000f72:	d103      	bne.n	8000f7c <__aeabi_fmul+0x14c>
 8000f74:	024b      	lsls	r3, r1, #9
 8000f76:	bf18      	it	ne
 8000f78:	4608      	movne	r0, r1
 8000f7a:	d108      	bne.n	8000f8e <__aeabi_fmul+0x15e>
 8000f7c:	ea80 0001 	eor.w	r0, r0, r1
 8000f80:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000f84:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000f88:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000f8c:	4770      	bx	lr
 8000f8e:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000f92:	f440 0040 	orr.w	r0, r0, #12582912	@ 0xc00000
 8000f96:	4770      	bx	lr

08000f98 <__aeabi_fdiv>:
 8000f98:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000f9c:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000fa0:	bf1e      	ittt	ne
 8000fa2:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000fa6:	ea92 0f0c 	teqne	r2, ip
 8000faa:	ea93 0f0c 	teqne	r3, ip
 8000fae:	d069      	beq.n	8001084 <__aeabi_fdiv+0xec>
 8000fb0:	eba2 0203 	sub.w	r2, r2, r3
 8000fb4:	ea80 0c01 	eor.w	ip, r0, r1
 8000fb8:	0249      	lsls	r1, r1, #9
 8000fba:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000fbe:	d037      	beq.n	8001030 <__aeabi_fdiv+0x98>
 8000fc0:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8000fc4:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000fc8:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000fcc:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000fd0:	428b      	cmp	r3, r1
 8000fd2:	bf38      	it	cc
 8000fd4:	005b      	lslcc	r3, r3, #1
 8000fd6:	f142 027d 	adc.w	r2, r2, #125	@ 0x7d
 8000fda:	f44f 0c00 	mov.w	ip, #8388608	@ 0x800000
 8000fde:	428b      	cmp	r3, r1
 8000fe0:	bf24      	itt	cs
 8000fe2:	1a5b      	subcs	r3, r3, r1
 8000fe4:	ea40 000c 	orrcs.w	r0, r0, ip
 8000fe8:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000fec:	bf24      	itt	cs
 8000fee:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000ff2:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000ff6:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000ffa:	bf24      	itt	cs
 8000ffc:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8001000:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8001004:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8001008:	bf24      	itt	cs
 800100a:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 800100e:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8001012:	011b      	lsls	r3, r3, #4
 8001014:	bf18      	it	ne
 8001016:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 800101a:	d1e0      	bne.n	8000fde <__aeabi_fdiv+0x46>
 800101c:	2afd      	cmp	r2, #253	@ 0xfd
 800101e:	f63f af50 	bhi.w	8000ec2 <__aeabi_fmul+0x92>
 8001022:	428b      	cmp	r3, r1
 8001024:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8001028:	bf08      	it	eq
 800102a:	f020 0001 	biceq.w	r0, r0, #1
 800102e:	4770      	bx	lr
 8001030:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 8001034:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8001038:	327f      	adds	r2, #127	@ 0x7f
 800103a:	bfc2      	ittt	gt
 800103c:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8001040:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8001044:	4770      	bxgt	lr
 8001046:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 800104a:	f04f 0300 	mov.w	r3, #0
 800104e:	3a01      	subs	r2, #1
 8001050:	e737      	b.n	8000ec2 <__aeabi_fmul+0x92>
 8001052:	f092 0f00 	teq	r2, #0
 8001056:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 800105a:	bf02      	ittt	eq
 800105c:	0040      	lsleq	r0, r0, #1
 800105e:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8001062:	3a01      	subeq	r2, #1
 8001064:	d0f9      	beq.n	800105a <__aeabi_fdiv+0xc2>
 8001066:	ea40 000c 	orr.w	r0, r0, ip
 800106a:	f093 0f00 	teq	r3, #0
 800106e:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8001072:	bf02      	ittt	eq
 8001074:	0049      	lsleq	r1, r1, #1
 8001076:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 800107a:	3b01      	subeq	r3, #1
 800107c:	d0f9      	beq.n	8001072 <__aeabi_fdiv+0xda>
 800107e:	ea41 010c 	orr.w	r1, r1, ip
 8001082:	e795      	b.n	8000fb0 <__aeabi_fdiv+0x18>
 8001084:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8001088:	ea92 0f0c 	teq	r2, ip
 800108c:	d108      	bne.n	80010a0 <__aeabi_fdiv+0x108>
 800108e:	0242      	lsls	r2, r0, #9
 8001090:	f47f af7d 	bne.w	8000f8e <__aeabi_fmul+0x15e>
 8001094:	ea93 0f0c 	teq	r3, ip
 8001098:	f47f af70 	bne.w	8000f7c <__aeabi_fmul+0x14c>
 800109c:	4608      	mov	r0, r1
 800109e:	e776      	b.n	8000f8e <__aeabi_fmul+0x15e>
 80010a0:	ea93 0f0c 	teq	r3, ip
 80010a4:	d104      	bne.n	80010b0 <__aeabi_fdiv+0x118>
 80010a6:	024b      	lsls	r3, r1, #9
 80010a8:	f43f af4c 	beq.w	8000f44 <__aeabi_fmul+0x114>
 80010ac:	4608      	mov	r0, r1
 80010ae:	e76e      	b.n	8000f8e <__aeabi_fmul+0x15e>
 80010b0:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 80010b4:	bf18      	it	ne
 80010b6:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 80010ba:	d1ca      	bne.n	8001052 <__aeabi_fdiv+0xba>
 80010bc:	f030 4200 	bics.w	r2, r0, #2147483648	@ 0x80000000
 80010c0:	f47f af5c 	bne.w	8000f7c <__aeabi_fmul+0x14c>
 80010c4:	f031 4300 	bics.w	r3, r1, #2147483648	@ 0x80000000
 80010c8:	f47f af3c 	bne.w	8000f44 <__aeabi_fmul+0x114>
 80010cc:	e75f      	b.n	8000f8e <__aeabi_fmul+0x15e>
 80010ce:	bf00      	nop

080010d0 <__gesf2>:
 80010d0:	f04f 3cff 	mov.w	ip, #4294967295
 80010d4:	e006      	b.n	80010e4 <__cmpsf2+0x4>
 80010d6:	bf00      	nop

080010d8 <__lesf2>:
 80010d8:	f04f 0c01 	mov.w	ip, #1
 80010dc:	e002      	b.n	80010e4 <__cmpsf2+0x4>
 80010de:	bf00      	nop

080010e0 <__cmpsf2>:
 80010e0:	f04f 0c01 	mov.w	ip, #1
 80010e4:	f84d cd04 	str.w	ip, [sp, #-4]!
 80010e8:	ea4f 0240 	mov.w	r2, r0, lsl #1
 80010ec:	ea4f 0341 	mov.w	r3, r1, lsl #1
 80010f0:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 80010f4:	bf18      	it	ne
 80010f6:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 80010fa:	d011      	beq.n	8001120 <__cmpsf2+0x40>
 80010fc:	b001      	add	sp, #4
 80010fe:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 8001102:	bf18      	it	ne
 8001104:	ea90 0f01 	teqne	r0, r1
 8001108:	bf58      	it	pl
 800110a:	ebb2 0003 	subspl.w	r0, r2, r3
 800110e:	bf88      	it	hi
 8001110:	17c8      	asrhi	r0, r1, #31
 8001112:	bf38      	it	cc
 8001114:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 8001118:	bf18      	it	ne
 800111a:	f040 0001 	orrne.w	r0, r0, #1
 800111e:	4770      	bx	lr
 8001120:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8001124:	d102      	bne.n	800112c <__cmpsf2+0x4c>
 8001126:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 800112a:	d105      	bne.n	8001138 <__cmpsf2+0x58>
 800112c:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 8001130:	d1e4      	bne.n	80010fc <__cmpsf2+0x1c>
 8001132:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 8001136:	d0e1      	beq.n	80010fc <__cmpsf2+0x1c>
 8001138:	f85d 0b04 	ldr.w	r0, [sp], #4
 800113c:	4770      	bx	lr
 800113e:	bf00      	nop

08001140 <__aeabi_cfrcmple>:
 8001140:	4684      	mov	ip, r0
 8001142:	4608      	mov	r0, r1
 8001144:	4661      	mov	r1, ip
 8001146:	e7ff      	b.n	8001148 <__aeabi_cfcmpeq>

08001148 <__aeabi_cfcmpeq>:
 8001148:	b50f      	push	{r0, r1, r2, r3, lr}
 800114a:	f7ff ffc9 	bl	80010e0 <__cmpsf2>
 800114e:	2800      	cmp	r0, #0
 8001150:	bf48      	it	mi
 8001152:	f110 0f00 	cmnmi.w	r0, #0
 8001156:	bd0f      	pop	{r0, r1, r2, r3, pc}

08001158 <__aeabi_fcmpeq>:
 8001158:	f84d ed08 	str.w	lr, [sp, #-8]!
 800115c:	f7ff fff4 	bl	8001148 <__aeabi_cfcmpeq>
 8001160:	bf0c      	ite	eq
 8001162:	2001      	moveq	r0, #1
 8001164:	2000      	movne	r0, #0
 8001166:	f85d fb08 	ldr.w	pc, [sp], #8
 800116a:	bf00      	nop

0800116c <__aeabi_fcmplt>:
 800116c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001170:	f7ff ffea 	bl	8001148 <__aeabi_cfcmpeq>
 8001174:	bf34      	ite	cc
 8001176:	2001      	movcc	r0, #1
 8001178:	2000      	movcs	r0, #0
 800117a:	f85d fb08 	ldr.w	pc, [sp], #8
 800117e:	bf00      	nop

08001180 <__aeabi_fcmple>:
 8001180:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001184:	f7ff ffe0 	bl	8001148 <__aeabi_cfcmpeq>
 8001188:	bf94      	ite	ls
 800118a:	2001      	movls	r0, #1
 800118c:	2000      	movhi	r0, #0
 800118e:	f85d fb08 	ldr.w	pc, [sp], #8
 8001192:	bf00      	nop

08001194 <__aeabi_fcmpge>:
 8001194:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001198:	f7ff ffd2 	bl	8001140 <__aeabi_cfrcmple>
 800119c:	bf94      	ite	ls
 800119e:	2001      	movls	r0, #1
 80011a0:	2000      	movhi	r0, #0
 80011a2:	f85d fb08 	ldr.w	pc, [sp], #8
 80011a6:	bf00      	nop

080011a8 <__aeabi_fcmpgt>:
 80011a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80011ac:	f7ff ffc8 	bl	8001140 <__aeabi_cfrcmple>
 80011b0:	bf34      	ite	cc
 80011b2:	2001      	movcc	r0, #1
 80011b4:	2000      	movcs	r0, #0
 80011b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80011ba:	bf00      	nop

080011bc <__aeabi_f2uiz>:
 80011bc:	0042      	lsls	r2, r0, #1
 80011be:	d20e      	bcs.n	80011de <__aeabi_f2uiz+0x22>
 80011c0:	f1b2 4ffe 	cmp.w	r2, #2130706432	@ 0x7f000000
 80011c4:	d30b      	bcc.n	80011de <__aeabi_f2uiz+0x22>
 80011c6:	f04f 039e 	mov.w	r3, #158	@ 0x9e
 80011ca:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 80011ce:	d409      	bmi.n	80011e4 <__aeabi_f2uiz+0x28>
 80011d0:	ea4f 2300 	mov.w	r3, r0, lsl #8
 80011d4:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80011d8:	fa23 f002 	lsr.w	r0, r3, r2
 80011dc:	4770      	bx	lr
 80011de:	f04f 0000 	mov.w	r0, #0
 80011e2:	4770      	bx	lr
 80011e4:	f112 0f61 	cmn.w	r2, #97	@ 0x61
 80011e8:	d101      	bne.n	80011ee <__aeabi_f2uiz+0x32>
 80011ea:	0242      	lsls	r2, r0, #9
 80011ec:	d102      	bne.n	80011f4 <__aeabi_f2uiz+0x38>
 80011ee:	f04f 30ff 	mov.w	r0, #4294967295
 80011f2:	4770      	bx	lr
 80011f4:	f04f 0000 	mov.w	r0, #0
 80011f8:	4770      	bx	lr
 80011fa:	bf00      	nop

080011fc <__aeabi_uldivmod>:
 80011fc:	b953      	cbnz	r3, 8001214 <__aeabi_uldivmod+0x18>
 80011fe:	b94a      	cbnz	r2, 8001214 <__aeabi_uldivmod+0x18>
 8001200:	2900      	cmp	r1, #0
 8001202:	bf08      	it	eq
 8001204:	2800      	cmpeq	r0, #0
 8001206:	bf1c      	itt	ne
 8001208:	f04f 31ff 	movne.w	r1, #4294967295
 800120c:	f04f 30ff 	movne.w	r0, #4294967295
 8001210:	f000 b98c 	b.w	800152c <__aeabi_idiv0>
 8001214:	f1ad 0c08 	sub.w	ip, sp, #8
 8001218:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 800121c:	f000 f806 	bl	800122c <__udivmoddi4>
 8001220:	f8dd e004 	ldr.w	lr, [sp, #4]
 8001224:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8001228:	b004      	add	sp, #16
 800122a:	4770      	bx	lr

0800122c <__udivmoddi4>:
 800122c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8001230:	9d08      	ldr	r5, [sp, #32]
 8001232:	468e      	mov	lr, r1
 8001234:	4604      	mov	r4, r0
 8001236:	4688      	mov	r8, r1
 8001238:	2b00      	cmp	r3, #0
 800123a:	d14a      	bne.n	80012d2 <__udivmoddi4+0xa6>
 800123c:	428a      	cmp	r2, r1
 800123e:	4617      	mov	r7, r2
 8001240:	d962      	bls.n	8001308 <__udivmoddi4+0xdc>
 8001242:	fab2 f682 	clz	r6, r2
 8001246:	b14e      	cbz	r6, 800125c <__udivmoddi4+0x30>
 8001248:	f1c6 0320 	rsb	r3, r6, #32
 800124c:	fa01 f806 	lsl.w	r8, r1, r6
 8001250:	fa20 f303 	lsr.w	r3, r0, r3
 8001254:	40b7      	lsls	r7, r6
 8001256:	ea43 0808 	orr.w	r8, r3, r8
 800125a:	40b4      	lsls	r4, r6
 800125c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8001260:	fbb8 f1fe 	udiv	r1, r8, lr
 8001264:	fa1f fc87 	uxth.w	ip, r7
 8001268:	fb0e 8811 	mls	r8, lr, r1, r8
 800126c:	fb01 f20c 	mul.w	r2, r1, ip
 8001270:	0c23      	lsrs	r3, r4, #16
 8001272:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8001276:	429a      	cmp	r2, r3
 8001278:	d909      	bls.n	800128e <__udivmoddi4+0x62>
 800127a:	18fb      	adds	r3, r7, r3
 800127c:	f101 30ff 	add.w	r0, r1, #4294967295
 8001280:	f080 80eb 	bcs.w	800145a <__udivmoddi4+0x22e>
 8001284:	429a      	cmp	r2, r3
 8001286:	f240 80e8 	bls.w	800145a <__udivmoddi4+0x22e>
 800128a:	3902      	subs	r1, #2
 800128c:	443b      	add	r3, r7
 800128e:	1a9a      	subs	r2, r3, r2
 8001290:	fbb2 f0fe 	udiv	r0, r2, lr
 8001294:	fb0e 2210 	mls	r2, lr, r0, r2
 8001298:	fb00 fc0c 	mul.w	ip, r0, ip
 800129c:	b2a3      	uxth	r3, r4
 800129e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80012a2:	459c      	cmp	ip, r3
 80012a4:	d909      	bls.n	80012ba <__udivmoddi4+0x8e>
 80012a6:	18fb      	adds	r3, r7, r3
 80012a8:	f100 32ff 	add.w	r2, r0, #4294967295
 80012ac:	f080 80d7 	bcs.w	800145e <__udivmoddi4+0x232>
 80012b0:	459c      	cmp	ip, r3
 80012b2:	f240 80d4 	bls.w	800145e <__udivmoddi4+0x232>
 80012b6:	443b      	add	r3, r7
 80012b8:	3802      	subs	r0, #2
 80012ba:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80012be:	2100      	movs	r1, #0
 80012c0:	eba3 030c 	sub.w	r3, r3, ip
 80012c4:	b11d      	cbz	r5, 80012ce <__udivmoddi4+0xa2>
 80012c6:	2200      	movs	r2, #0
 80012c8:	40f3      	lsrs	r3, r6
 80012ca:	e9c5 3200 	strd	r3, r2, [r5]
 80012ce:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80012d2:	428b      	cmp	r3, r1
 80012d4:	d905      	bls.n	80012e2 <__udivmoddi4+0xb6>
 80012d6:	b10d      	cbz	r5, 80012dc <__udivmoddi4+0xb0>
 80012d8:	e9c5 0100 	strd	r0, r1, [r5]
 80012dc:	2100      	movs	r1, #0
 80012de:	4608      	mov	r0, r1
 80012e0:	e7f5      	b.n	80012ce <__udivmoddi4+0xa2>
 80012e2:	fab3 f183 	clz	r1, r3
 80012e6:	2900      	cmp	r1, #0
 80012e8:	d146      	bne.n	8001378 <__udivmoddi4+0x14c>
 80012ea:	4573      	cmp	r3, lr
 80012ec:	d302      	bcc.n	80012f4 <__udivmoddi4+0xc8>
 80012ee:	4282      	cmp	r2, r0
 80012f0:	f200 8108 	bhi.w	8001504 <__udivmoddi4+0x2d8>
 80012f4:	1a84      	subs	r4, r0, r2
 80012f6:	eb6e 0203 	sbc.w	r2, lr, r3
 80012fa:	2001      	movs	r0, #1
 80012fc:	4690      	mov	r8, r2
 80012fe:	2d00      	cmp	r5, #0
 8001300:	d0e5      	beq.n	80012ce <__udivmoddi4+0xa2>
 8001302:	e9c5 4800 	strd	r4, r8, [r5]
 8001306:	e7e2      	b.n	80012ce <__udivmoddi4+0xa2>
 8001308:	2a00      	cmp	r2, #0
 800130a:	f000 8091 	beq.w	8001430 <__udivmoddi4+0x204>
 800130e:	fab2 f682 	clz	r6, r2
 8001312:	2e00      	cmp	r6, #0
 8001314:	f040 80a5 	bne.w	8001462 <__udivmoddi4+0x236>
 8001318:	1a8a      	subs	r2, r1, r2
 800131a:	2101      	movs	r1, #1
 800131c:	0c03      	lsrs	r3, r0, #16
 800131e:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8001322:	b280      	uxth	r0, r0
 8001324:	b2bc      	uxth	r4, r7
 8001326:	fbb2 fcfe 	udiv	ip, r2, lr
 800132a:	fb0e 221c 	mls	r2, lr, ip, r2
 800132e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8001332:	fb04 f20c 	mul.w	r2, r4, ip
 8001336:	429a      	cmp	r2, r3
 8001338:	d907      	bls.n	800134a <__udivmoddi4+0x11e>
 800133a:	18fb      	adds	r3, r7, r3
 800133c:	f10c 38ff 	add.w	r8, ip, #4294967295
 8001340:	d202      	bcs.n	8001348 <__udivmoddi4+0x11c>
 8001342:	429a      	cmp	r2, r3
 8001344:	f200 80e3 	bhi.w	800150e <__udivmoddi4+0x2e2>
 8001348:	46c4      	mov	ip, r8
 800134a:	1a9b      	subs	r3, r3, r2
 800134c:	fbb3 f2fe 	udiv	r2, r3, lr
 8001350:	fb0e 3312 	mls	r3, lr, r2, r3
 8001354:	fb02 f404 	mul.w	r4, r2, r4
 8001358:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 800135c:	429c      	cmp	r4, r3
 800135e:	d907      	bls.n	8001370 <__udivmoddi4+0x144>
 8001360:	18fb      	adds	r3, r7, r3
 8001362:	f102 30ff 	add.w	r0, r2, #4294967295
 8001366:	d202      	bcs.n	800136e <__udivmoddi4+0x142>
 8001368:	429c      	cmp	r4, r3
 800136a:	f200 80cd 	bhi.w	8001508 <__udivmoddi4+0x2dc>
 800136e:	4602      	mov	r2, r0
 8001370:	1b1b      	subs	r3, r3, r4
 8001372:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8001376:	e7a5      	b.n	80012c4 <__udivmoddi4+0x98>
 8001378:	f1c1 0620 	rsb	r6, r1, #32
 800137c:	408b      	lsls	r3, r1
 800137e:	fa22 f706 	lsr.w	r7, r2, r6
 8001382:	431f      	orrs	r7, r3
 8001384:	fa2e fa06 	lsr.w	sl, lr, r6
 8001388:	ea4f 4917 	mov.w	r9, r7, lsr #16
 800138c:	fbba f8f9 	udiv	r8, sl, r9
 8001390:	fa0e fe01 	lsl.w	lr, lr, r1
 8001394:	fa20 f306 	lsr.w	r3, r0, r6
 8001398:	fb09 aa18 	mls	sl, r9, r8, sl
 800139c:	fa1f fc87 	uxth.w	ip, r7
 80013a0:	ea43 030e 	orr.w	r3, r3, lr
 80013a4:	fa00 fe01 	lsl.w	lr, r0, r1
 80013a8:	fb08 f00c 	mul.w	r0, r8, ip
 80013ac:	0c1c      	lsrs	r4, r3, #16
 80013ae:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 80013b2:	42a0      	cmp	r0, r4
 80013b4:	fa02 f201 	lsl.w	r2, r2, r1
 80013b8:	d90a      	bls.n	80013d0 <__udivmoddi4+0x1a4>
 80013ba:	193c      	adds	r4, r7, r4
 80013bc:	f108 3aff 	add.w	sl, r8, #4294967295
 80013c0:	f080 809e 	bcs.w	8001500 <__udivmoddi4+0x2d4>
 80013c4:	42a0      	cmp	r0, r4
 80013c6:	f240 809b 	bls.w	8001500 <__udivmoddi4+0x2d4>
 80013ca:	f1a8 0802 	sub.w	r8, r8, #2
 80013ce:	443c      	add	r4, r7
 80013d0:	1a24      	subs	r4, r4, r0
 80013d2:	b298      	uxth	r0, r3
 80013d4:	fbb4 f3f9 	udiv	r3, r4, r9
 80013d8:	fb09 4413 	mls	r4, r9, r3, r4
 80013dc:	fb03 fc0c 	mul.w	ip, r3, ip
 80013e0:	ea40 4404 	orr.w	r4, r0, r4, lsl #16
 80013e4:	45a4      	cmp	ip, r4
 80013e6:	d909      	bls.n	80013fc <__udivmoddi4+0x1d0>
 80013e8:	193c      	adds	r4, r7, r4
 80013ea:	f103 30ff 	add.w	r0, r3, #4294967295
 80013ee:	f080 8085 	bcs.w	80014fc <__udivmoddi4+0x2d0>
 80013f2:	45a4      	cmp	ip, r4
 80013f4:	f240 8082 	bls.w	80014fc <__udivmoddi4+0x2d0>
 80013f8:	3b02      	subs	r3, #2
 80013fa:	443c      	add	r4, r7
 80013fc:	ea43 4008 	orr.w	r0, r3, r8, lsl #16
 8001400:	eba4 040c 	sub.w	r4, r4, ip
 8001404:	fba0 8c02 	umull	r8, ip, r0, r2
 8001408:	4564      	cmp	r4, ip
 800140a:	4643      	mov	r3, r8
 800140c:	46e1      	mov	r9, ip
 800140e:	d364      	bcc.n	80014da <__udivmoddi4+0x2ae>
 8001410:	d061      	beq.n	80014d6 <__udivmoddi4+0x2aa>
 8001412:	b15d      	cbz	r5, 800142c <__udivmoddi4+0x200>
 8001414:	ebbe 0203 	subs.w	r2, lr, r3
 8001418:	eb64 0409 	sbc.w	r4, r4, r9
 800141c:	fa04 f606 	lsl.w	r6, r4, r6
 8001420:	fa22 f301 	lsr.w	r3, r2, r1
 8001424:	431e      	orrs	r6, r3
 8001426:	40cc      	lsrs	r4, r1
 8001428:	e9c5 6400 	strd	r6, r4, [r5]
 800142c:	2100      	movs	r1, #0
 800142e:	e74e      	b.n	80012ce <__udivmoddi4+0xa2>
 8001430:	fbb1 fcf2 	udiv	ip, r1, r2
 8001434:	0c01      	lsrs	r1, r0, #16
 8001436:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 800143a:	b280      	uxth	r0, r0
 800143c:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8001440:	463b      	mov	r3, r7
 8001442:	fbb1 f1f7 	udiv	r1, r1, r7
 8001446:	4638      	mov	r0, r7
 8001448:	463c      	mov	r4, r7
 800144a:	46b8      	mov	r8, r7
 800144c:	46be      	mov	lr, r7
 800144e:	2620      	movs	r6, #32
 8001450:	eba2 0208 	sub.w	r2, r2, r8
 8001454:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8001458:	e765      	b.n	8001326 <__udivmoddi4+0xfa>
 800145a:	4601      	mov	r1, r0
 800145c:	e717      	b.n	800128e <__udivmoddi4+0x62>
 800145e:	4610      	mov	r0, r2
 8001460:	e72b      	b.n	80012ba <__udivmoddi4+0x8e>
 8001462:	f1c6 0120 	rsb	r1, r6, #32
 8001466:	fa2e fc01 	lsr.w	ip, lr, r1
 800146a:	40b7      	lsls	r7, r6
 800146c:	fa0e fe06 	lsl.w	lr, lr, r6
 8001470:	fa20 f101 	lsr.w	r1, r0, r1
 8001474:	ea41 010e 	orr.w	r1, r1, lr
 8001478:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800147c:	fbbc f8fe 	udiv	r8, ip, lr
 8001480:	b2bc      	uxth	r4, r7
 8001482:	fb0e cc18 	mls	ip, lr, r8, ip
 8001486:	fb08 f904 	mul.w	r9, r8, r4
 800148a:	0c0a      	lsrs	r2, r1, #16
 800148c:	ea42 420c 	orr.w	r2, r2, ip, lsl #16
 8001490:	40b0      	lsls	r0, r6
 8001492:	4591      	cmp	r9, r2
 8001494:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8001498:	b280      	uxth	r0, r0
 800149a:	d93e      	bls.n	800151a <__udivmoddi4+0x2ee>
 800149c:	18ba      	adds	r2, r7, r2
 800149e:	f108 3cff 	add.w	ip, r8, #4294967295
 80014a2:	d201      	bcs.n	80014a8 <__udivmoddi4+0x27c>
 80014a4:	4591      	cmp	r9, r2
 80014a6:	d81f      	bhi.n	80014e8 <__udivmoddi4+0x2bc>
 80014a8:	eba2 0209 	sub.w	r2, r2, r9
 80014ac:	fbb2 f9fe 	udiv	r9, r2, lr
 80014b0:	fb09 f804 	mul.w	r8, r9, r4
 80014b4:	fb0e 2a19 	mls	sl, lr, r9, r2
 80014b8:	b28a      	uxth	r2, r1
 80014ba:	ea42 420a 	orr.w	r2, r2, sl, lsl #16
 80014be:	4542      	cmp	r2, r8
 80014c0:	d229      	bcs.n	8001516 <__udivmoddi4+0x2ea>
 80014c2:	18ba      	adds	r2, r7, r2
 80014c4:	f109 31ff 	add.w	r1, r9, #4294967295
 80014c8:	d2c2      	bcs.n	8001450 <__udivmoddi4+0x224>
 80014ca:	4542      	cmp	r2, r8
 80014cc:	d2c0      	bcs.n	8001450 <__udivmoddi4+0x224>
 80014ce:	f1a9 0102 	sub.w	r1, r9, #2
 80014d2:	443a      	add	r2, r7
 80014d4:	e7bc      	b.n	8001450 <__udivmoddi4+0x224>
 80014d6:	45c6      	cmp	lr, r8
 80014d8:	d29b      	bcs.n	8001412 <__udivmoddi4+0x1e6>
 80014da:	ebb8 0302 	subs.w	r3, r8, r2
 80014de:	eb6c 0c07 	sbc.w	ip, ip, r7
 80014e2:	3801      	subs	r0, #1
 80014e4:	46e1      	mov	r9, ip
 80014e6:	e794      	b.n	8001412 <__udivmoddi4+0x1e6>
 80014e8:	eba7 0909 	sub.w	r9, r7, r9
 80014ec:	444a      	add	r2, r9
 80014ee:	fbb2 f9fe 	udiv	r9, r2, lr
 80014f2:	f1a8 0c02 	sub.w	ip, r8, #2
 80014f6:	fb09 f804 	mul.w	r8, r9, r4
 80014fa:	e7db      	b.n	80014b4 <__udivmoddi4+0x288>
 80014fc:	4603      	mov	r3, r0
 80014fe:	e77d      	b.n	80013fc <__udivmoddi4+0x1d0>
 8001500:	46d0      	mov	r8, sl
 8001502:	e765      	b.n	80013d0 <__udivmoddi4+0x1a4>
 8001504:	4608      	mov	r0, r1
 8001506:	e6fa      	b.n	80012fe <__udivmoddi4+0xd2>
 8001508:	443b      	add	r3, r7
 800150a:	3a02      	subs	r2, #2
 800150c:	e730      	b.n	8001370 <__udivmoddi4+0x144>
 800150e:	f1ac 0c02 	sub.w	ip, ip, #2
 8001512:	443b      	add	r3, r7
 8001514:	e719      	b.n	800134a <__udivmoddi4+0x11e>
 8001516:	4649      	mov	r1, r9
 8001518:	e79a      	b.n	8001450 <__udivmoddi4+0x224>
 800151a:	eba2 0209 	sub.w	r2, r2, r9
 800151e:	fbb2 f9fe 	udiv	r9, r2, lr
 8001522:	46c4      	mov	ip, r8
 8001524:	fb09 f804 	mul.w	r8, r9, r4
 8001528:	e7c4      	b.n	80014b4 <__udivmoddi4+0x288>
 800152a:	bf00      	nop

0800152c <__aeabi_idiv0>:
 800152c:	4770      	bx	lr
 800152e:	bf00      	nop

08001530 <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
DMA_HandleTypeDef hdma_adc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8001530:	b580      	push	{r7, lr}
 8001532:	b084      	sub	sp, #16
 8001534:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001536:	1d3b      	adds	r3, r7, #4
 8001538:	2200      	movs	r2, #0
 800153a:	601a      	str	r2, [r3, #0]
 800153c:	605a      	str	r2, [r3, #4]
 800153e:	609a      	str	r2, [r3, #8]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8001540:	4b3c      	ldr	r3, [pc, #240]	@ (8001634 <MX_ADC1_Init+0x104>)
 8001542:	4a3d      	ldr	r2, [pc, #244]	@ (8001638 <MX_ADC1_Init+0x108>)
 8001544:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8001546:	4b3b      	ldr	r3, [pc, #236]	@ (8001634 <MX_ADC1_Init+0x104>)
 8001548:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800154c:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = ENABLE;
 800154e:	4b39      	ldr	r3, [pc, #228]	@ (8001634 <MX_ADC1_Init+0x104>)
 8001550:	2201      	movs	r2, #1
 8001552:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001554:	4b37      	ldr	r3, [pc, #220]	@ (8001634 <MX_ADC1_Init+0x104>)
 8001556:	2200      	movs	r2, #0
 8001558:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800155a:	4b36      	ldr	r3, [pc, #216]	@ (8001634 <MX_ADC1_Init+0x104>)
 800155c:	f44f 2260 	mov.w	r2, #917504	@ 0xe0000
 8001560:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001562:	4b34      	ldr	r3, [pc, #208]	@ (8001634 <MX_ADC1_Init+0x104>)
 8001564:	2200      	movs	r2, #0
 8001566:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 6;
 8001568:	4b32      	ldr	r3, [pc, #200]	@ (8001634 <MX_ADC1_Init+0x104>)
 800156a:	2206      	movs	r2, #6
 800156c:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800156e:	4831      	ldr	r0, [pc, #196]	@ (8001634 <MX_ADC1_Init+0x104>)
 8001570:	f001 f930 	bl	80027d4 <HAL_ADC_Init>
 8001574:	4603      	mov	r3, r0
 8001576:	2b00      	cmp	r3, #0
 8001578:	d001      	beq.n	800157e <MX_ADC1_Init+0x4e>
  {
    Error_Handler();
 800157a:	f000 facb 	bl	8001b14 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_3;
 800157e:	2303      	movs	r3, #3
 8001580:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8001582:	2301      	movs	r3, #1
 8001584:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8001586:	2300      	movs	r3, #0
 8001588:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800158a:	1d3b      	adds	r3, r7, #4
 800158c:	4619      	mov	r1, r3
 800158e:	4829      	ldr	r0, [pc, #164]	@ (8001634 <MX_ADC1_Init+0x104>)
 8001590:	f001 fb46 	bl	8002c20 <HAL_ADC_ConfigChannel>
 8001594:	4603      	mov	r3, r0
 8001596:	2b00      	cmp	r3, #0
 8001598:	d001      	beq.n	800159e <MX_ADC1_Init+0x6e>
  {
    Error_Handler();
 800159a:	f000 fabb 	bl	8001b14 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_5;
 800159e:	2305      	movs	r3, #5
 80015a0:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 80015a2:	2302      	movs	r3, #2
 80015a4:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80015a6:	1d3b      	adds	r3, r7, #4
 80015a8:	4619      	mov	r1, r3
 80015aa:	4822      	ldr	r0, [pc, #136]	@ (8001634 <MX_ADC1_Init+0x104>)
 80015ac:	f001 fb38 	bl	8002c20 <HAL_ADC_ConfigChannel>
 80015b0:	4603      	mov	r3, r0
 80015b2:	2b00      	cmp	r3, #0
 80015b4:	d001      	beq.n	80015ba <MX_ADC1_Init+0x8a>
  {
    Error_Handler();
 80015b6:	f000 faad 	bl	8001b14 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_6;
 80015ba:	2306      	movs	r3, #6
 80015bc:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_3;
 80015be:	2303      	movs	r3, #3
 80015c0:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80015c2:	1d3b      	adds	r3, r7, #4
 80015c4:	4619      	mov	r1, r3
 80015c6:	481b      	ldr	r0, [pc, #108]	@ (8001634 <MX_ADC1_Init+0x104>)
 80015c8:	f001 fb2a 	bl	8002c20 <HAL_ADC_ConfigChannel>
 80015cc:	4603      	mov	r3, r0
 80015ce:	2b00      	cmp	r3, #0
 80015d0:	d001      	beq.n	80015d6 <MX_ADC1_Init+0xa6>
  {
    Error_Handler();
 80015d2:	f000 fa9f 	bl	8001b14 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_10;
 80015d6:	230a      	movs	r3, #10
 80015d8:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_4;
 80015da:	2304      	movs	r3, #4
 80015dc:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80015de:	1d3b      	adds	r3, r7, #4
 80015e0:	4619      	mov	r1, r3
 80015e2:	4814      	ldr	r0, [pc, #80]	@ (8001634 <MX_ADC1_Init+0x104>)
 80015e4:	f001 fb1c 	bl	8002c20 <HAL_ADC_ConfigChannel>
 80015e8:	4603      	mov	r3, r0
 80015ea:	2b00      	cmp	r3, #0
 80015ec:	d001      	beq.n	80015f2 <MX_ADC1_Init+0xc2>
  {
    Error_Handler();
 80015ee:	f000 fa91 	bl	8001b14 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_12;
 80015f2:	230c      	movs	r3, #12
 80015f4:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_5;
 80015f6:	2305      	movs	r3, #5
 80015f8:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80015fa:	1d3b      	adds	r3, r7, #4
 80015fc:	4619      	mov	r1, r3
 80015fe:	480d      	ldr	r0, [pc, #52]	@ (8001634 <MX_ADC1_Init+0x104>)
 8001600:	f001 fb0e 	bl	8002c20 <HAL_ADC_ConfigChannel>
 8001604:	4603      	mov	r3, r0
 8001606:	2b00      	cmp	r3, #0
 8001608:	d001      	beq.n	800160e <MX_ADC1_Init+0xde>
  {
    Error_Handler();
 800160a:	f000 fa83 	bl	8001b14 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_14;
 800160e:	230e      	movs	r3, #14
 8001610:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_6;
 8001612:	2306      	movs	r3, #6
 8001614:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001616:	1d3b      	adds	r3, r7, #4
 8001618:	4619      	mov	r1, r3
 800161a:	4806      	ldr	r0, [pc, #24]	@ (8001634 <MX_ADC1_Init+0x104>)
 800161c:	f001 fb00 	bl	8002c20 <HAL_ADC_ConfigChannel>
 8001620:	4603      	mov	r3, r0
 8001622:	2b00      	cmp	r3, #0
 8001624:	d001      	beq.n	800162a <MX_ADC1_Init+0xfa>
  {
    Error_Handler();
 8001626:	f000 fa75 	bl	8001b14 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 800162a:	bf00      	nop
 800162c:	3710      	adds	r7, #16
 800162e:	46bd      	mov	sp, r7
 8001630:	bd80      	pop	{r7, pc}
 8001632:	bf00      	nop
 8001634:	2000085c 	.word	0x2000085c
 8001638:	40012400 	.word	0x40012400

0800163c <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 800163c:	b580      	push	{r7, lr}
 800163e:	b08a      	sub	sp, #40	@ 0x28
 8001640:	af00      	add	r7, sp, #0
 8001642:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001644:	f107 0318 	add.w	r3, r7, #24
 8001648:	2200      	movs	r2, #0
 800164a:	601a      	str	r2, [r3, #0]
 800164c:	605a      	str	r2, [r3, #4]
 800164e:	609a      	str	r2, [r3, #8]
 8001650:	60da      	str	r2, [r3, #12]
  if(adcHandle->Instance==ADC1)
 8001652:	687b      	ldr	r3, [r7, #4]
 8001654:	681b      	ldr	r3, [r3, #0]
 8001656:	4a3e      	ldr	r2, [pc, #248]	@ (8001750 <HAL_ADC_MspInit+0x114>)
 8001658:	4293      	cmp	r3, r2
 800165a:	d175      	bne.n	8001748 <HAL_ADC_MspInit+0x10c>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 800165c:	4b3d      	ldr	r3, [pc, #244]	@ (8001754 <HAL_ADC_MspInit+0x118>)
 800165e:	699b      	ldr	r3, [r3, #24]
 8001660:	4a3c      	ldr	r2, [pc, #240]	@ (8001754 <HAL_ADC_MspInit+0x118>)
 8001662:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001666:	6193      	str	r3, [r2, #24]
 8001668:	4b3a      	ldr	r3, [pc, #232]	@ (8001754 <HAL_ADC_MspInit+0x118>)
 800166a:	699b      	ldr	r3, [r3, #24]
 800166c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8001670:	617b      	str	r3, [r7, #20]
 8001672:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001674:	4b37      	ldr	r3, [pc, #220]	@ (8001754 <HAL_ADC_MspInit+0x118>)
 8001676:	699b      	ldr	r3, [r3, #24]
 8001678:	4a36      	ldr	r2, [pc, #216]	@ (8001754 <HAL_ADC_MspInit+0x118>)
 800167a:	f043 0310 	orr.w	r3, r3, #16
 800167e:	6193      	str	r3, [r2, #24]
 8001680:	4b34      	ldr	r3, [pc, #208]	@ (8001754 <HAL_ADC_MspInit+0x118>)
 8001682:	699b      	ldr	r3, [r3, #24]
 8001684:	f003 0310 	and.w	r3, r3, #16
 8001688:	613b      	str	r3, [r7, #16]
 800168a:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800168c:	4b31      	ldr	r3, [pc, #196]	@ (8001754 <HAL_ADC_MspInit+0x118>)
 800168e:	699b      	ldr	r3, [r3, #24]
 8001690:	4a30      	ldr	r2, [pc, #192]	@ (8001754 <HAL_ADC_MspInit+0x118>)
 8001692:	f043 0304 	orr.w	r3, r3, #4
 8001696:	6193      	str	r3, [r2, #24]
 8001698:	4b2e      	ldr	r3, [pc, #184]	@ (8001754 <HAL_ADC_MspInit+0x118>)
 800169a:	699b      	ldr	r3, [r3, #24]
 800169c:	f003 0304 	and.w	r3, r3, #4
 80016a0:	60fb      	str	r3, [r7, #12]
 80016a2:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80016a4:	4b2b      	ldr	r3, [pc, #172]	@ (8001754 <HAL_ADC_MspInit+0x118>)
 80016a6:	699b      	ldr	r3, [r3, #24]
 80016a8:	4a2a      	ldr	r2, [pc, #168]	@ (8001754 <HAL_ADC_MspInit+0x118>)
 80016aa:	f043 0308 	orr.w	r3, r3, #8
 80016ae:	6193      	str	r3, [r2, #24]
 80016b0:	4b28      	ldr	r3, [pc, #160]	@ (8001754 <HAL_ADC_MspInit+0x118>)
 80016b2:	699b      	ldr	r3, [r3, #24]
 80016b4:	f003 0308 	and.w	r3, r3, #8
 80016b8:	60bb      	str	r3, [r7, #8]
 80016ba:	68bb      	ldr	r3, [r7, #8]
    PA7     ------> ADC1_IN7
    PC4     ------> ADC1_IN14
    PC5     ------> ADC1_IN15
    PB0     ------> ADC1_IN8
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_4
 80016bc:	2337      	movs	r3, #55	@ 0x37
 80016be:	61bb      	str	r3, [r7, #24]
                          |GPIO_PIN_5;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80016c0:	2303      	movs	r3, #3
 80016c2:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80016c4:	f107 0318 	add.w	r3, r7, #24
 80016c8:	4619      	mov	r1, r3
 80016ca:	4823      	ldr	r0, [pc, #140]	@ (8001758 <HAL_ADC_MspInit+0x11c>)
 80016cc:	f003 f8bc 	bl	8004848 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5
 80016d0:	23fc      	movs	r3, #252	@ 0xfc
 80016d2:	61bb      	str	r3, [r7, #24]
                          |GPIO_PIN_6|GPIO_PIN_7;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80016d4:	2303      	movs	r3, #3
 80016d6:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80016d8:	f107 0318 	add.w	r3, r7, #24
 80016dc:	4619      	mov	r1, r3
 80016de:	481f      	ldr	r0, [pc, #124]	@ (800175c <HAL_ADC_MspInit+0x120>)
 80016e0:	f003 f8b2 	bl	8004848 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0;
 80016e4:	2301      	movs	r3, #1
 80016e6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80016e8:	2303      	movs	r3, #3
 80016ea:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80016ec:	f107 0318 	add.w	r3, r7, #24
 80016f0:	4619      	mov	r1, r3
 80016f2:	481b      	ldr	r0, [pc, #108]	@ (8001760 <HAL_ADC_MspInit+0x124>)
 80016f4:	f003 f8a8 	bl	8004848 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 80016f8:	4b1a      	ldr	r3, [pc, #104]	@ (8001764 <HAL_ADC_MspInit+0x128>)
 80016fa:	4a1b      	ldr	r2, [pc, #108]	@ (8001768 <HAL_ADC_MspInit+0x12c>)
 80016fc:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80016fe:	4b19      	ldr	r3, [pc, #100]	@ (8001764 <HAL_ADC_MspInit+0x128>)
 8001700:	2200      	movs	r2, #0
 8001702:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8001704:	4b17      	ldr	r3, [pc, #92]	@ (8001764 <HAL_ADC_MspInit+0x128>)
 8001706:	2200      	movs	r2, #0
 8001708:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 800170a:	4b16      	ldr	r3, [pc, #88]	@ (8001764 <HAL_ADC_MspInit+0x128>)
 800170c:	2280      	movs	r2, #128	@ 0x80
 800170e:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8001710:	4b14      	ldr	r3, [pc, #80]	@ (8001764 <HAL_ADC_MspInit+0x128>)
 8001712:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001716:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8001718:	4b12      	ldr	r3, [pc, #72]	@ (8001764 <HAL_ADC_MspInit+0x128>)
 800171a:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800171e:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.Mode = DMA_NORMAL;
 8001720:	4b10      	ldr	r3, [pc, #64]	@ (8001764 <HAL_ADC_MspInit+0x128>)
 8001722:	2200      	movs	r2, #0
 8001724:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8001726:	4b0f      	ldr	r3, [pc, #60]	@ (8001764 <HAL_ADC_MspInit+0x128>)
 8001728:	2200      	movs	r2, #0
 800172a:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 800172c:	480d      	ldr	r0, [pc, #52]	@ (8001764 <HAL_ADC_MspInit+0x128>)
 800172e:	f002 fc07 	bl	8003f40 <HAL_DMA_Init>
 8001732:	4603      	mov	r3, r0
 8001734:	2b00      	cmp	r3, #0
 8001736:	d001      	beq.n	800173c <HAL_ADC_MspInit+0x100>
    {
      Error_Handler();
 8001738:	f000 f9ec 	bl	8001b14 <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 800173c:	687b      	ldr	r3, [r7, #4]
 800173e:	4a09      	ldr	r2, [pc, #36]	@ (8001764 <HAL_ADC_MspInit+0x128>)
 8001740:	621a      	str	r2, [r3, #32]
 8001742:	4a08      	ldr	r2, [pc, #32]	@ (8001764 <HAL_ADC_MspInit+0x128>)
 8001744:	687b      	ldr	r3, [r7, #4]
 8001746:	6253      	str	r3, [r2, #36]	@ 0x24

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 8001748:	bf00      	nop
 800174a:	3728      	adds	r7, #40	@ 0x28
 800174c:	46bd      	mov	sp, r7
 800174e:	bd80      	pop	{r7, pc}
 8001750:	40012400 	.word	0x40012400
 8001754:	40021000 	.word	0x40021000
 8001758:	40011000 	.word	0x40011000
 800175c:	40010800 	.word	0x40010800
 8001760:	40010c00 	.word	0x40010c00
 8001764:	2000088c 	.word	0x2000088c
 8001768:	40020008 	.word	0x40020008

0800176c <MX_CAN_Init>:

CAN_HandleTypeDef hcan;

/* CAN init function */
void MX_CAN_Init(void)
{
 800176c:	b580      	push	{r7, lr}
 800176e:	af00      	add	r7, sp, #0
  /* USER CODE END CAN_Init 0 */

  /* USER CODE BEGIN CAN_Init 1 */

  /* USER CODE END CAN_Init 1 */
  hcan.Instance = CAN1;
 8001770:	4b18      	ldr	r3, [pc, #96]	@ (80017d4 <MX_CAN_Init+0x68>)
 8001772:	4a19      	ldr	r2, [pc, #100]	@ (80017d8 <MX_CAN_Init+0x6c>)
 8001774:	601a      	str	r2, [r3, #0]
  hcan.Init.Prescaler = 4;
 8001776:	4b17      	ldr	r3, [pc, #92]	@ (80017d4 <MX_CAN_Init+0x68>)
 8001778:	2204      	movs	r2, #4
 800177a:	605a      	str	r2, [r3, #4]
  hcan.Init.Mode = CAN_MODE_NORMAL;
 800177c:	4b15      	ldr	r3, [pc, #84]	@ (80017d4 <MX_CAN_Init+0x68>)
 800177e:	2200      	movs	r2, #0
 8001780:	609a      	str	r2, [r3, #8]
  hcan.Init.SyncJumpWidth = CAN_SJW_2TQ;
 8001782:	4b14      	ldr	r3, [pc, #80]	@ (80017d4 <MX_CAN_Init+0x68>)
 8001784:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8001788:	60da      	str	r2, [r3, #12]
  hcan.Init.TimeSeg1 = CAN_BS1_5TQ;
 800178a:	4b12      	ldr	r3, [pc, #72]	@ (80017d4 <MX_CAN_Init+0x68>)
 800178c:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 8001790:	611a      	str	r2, [r3, #16]
  hcan.Init.TimeSeg2 = CAN_BS2_3TQ;
 8001792:	4b10      	ldr	r3, [pc, #64]	@ (80017d4 <MX_CAN_Init+0x68>)
 8001794:	f44f 1200 	mov.w	r2, #2097152	@ 0x200000
 8001798:	615a      	str	r2, [r3, #20]
  hcan.Init.TimeTriggeredMode = DISABLE;
 800179a:	4b0e      	ldr	r3, [pc, #56]	@ (80017d4 <MX_CAN_Init+0x68>)
 800179c:	2200      	movs	r2, #0
 800179e:	761a      	strb	r2, [r3, #24]
  hcan.Init.AutoBusOff = ENABLE;
 80017a0:	4b0c      	ldr	r3, [pc, #48]	@ (80017d4 <MX_CAN_Init+0x68>)
 80017a2:	2201      	movs	r2, #1
 80017a4:	765a      	strb	r2, [r3, #25]
  hcan.Init.AutoWakeUp = ENABLE;
 80017a6:	4b0b      	ldr	r3, [pc, #44]	@ (80017d4 <MX_CAN_Init+0x68>)
 80017a8:	2201      	movs	r2, #1
 80017aa:	769a      	strb	r2, [r3, #26]
  hcan.Init.AutoRetransmission = DISABLE;
 80017ac:	4b09      	ldr	r3, [pc, #36]	@ (80017d4 <MX_CAN_Init+0x68>)
 80017ae:	2200      	movs	r2, #0
 80017b0:	76da      	strb	r2, [r3, #27]
  hcan.Init.ReceiveFifoLocked = DISABLE;
 80017b2:	4b08      	ldr	r3, [pc, #32]	@ (80017d4 <MX_CAN_Init+0x68>)
 80017b4:	2200      	movs	r2, #0
 80017b6:	771a      	strb	r2, [r3, #28]
  hcan.Init.TransmitFifoPriority = DISABLE;
 80017b8:	4b06      	ldr	r3, [pc, #24]	@ (80017d4 <MX_CAN_Init+0x68>)
 80017ba:	2200      	movs	r2, #0
 80017bc:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan) != HAL_OK)
 80017be:	4805      	ldr	r0, [pc, #20]	@ (80017d4 <MX_CAN_Init+0x68>)
 80017c0:	f001 fc27 	bl	8003012 <HAL_CAN_Init>
 80017c4:	4603      	mov	r3, r0
 80017c6:	2b00      	cmp	r3, #0
 80017c8:	d001      	beq.n	80017ce <MX_CAN_Init+0x62>
  {
    Error_Handler();
 80017ca:	f000 f9a3 	bl	8001b14 <Error_Handler>
  }
  /* USER CODE BEGIN CAN_Init 2 */

  /* USER CODE END CAN_Init 2 */

}
 80017ce:	bf00      	nop
 80017d0:	bd80      	pop	{r7, pc}
 80017d2:	bf00      	nop
 80017d4:	200008d0 	.word	0x200008d0
 80017d8:	40006400 	.word	0x40006400

080017dc <HAL_CAN_MspInit>:

void HAL_CAN_MspInit(CAN_HandleTypeDef* canHandle)
{
 80017dc:	b580      	push	{r7, lr}
 80017de:	b088      	sub	sp, #32
 80017e0:	af00      	add	r7, sp, #0
 80017e2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80017e4:	f107 0310 	add.w	r3, r7, #16
 80017e8:	2200      	movs	r2, #0
 80017ea:	601a      	str	r2, [r3, #0]
 80017ec:	605a      	str	r2, [r3, #4]
 80017ee:	609a      	str	r2, [r3, #8]
 80017f0:	60da      	str	r2, [r3, #12]
  if(canHandle->Instance==CAN1)
 80017f2:	687b      	ldr	r3, [r7, #4]
 80017f4:	681b      	ldr	r3, [r3, #0]
 80017f6:	4a28      	ldr	r2, [pc, #160]	@ (8001898 <HAL_CAN_MspInit+0xbc>)
 80017f8:	4293      	cmp	r3, r2
 80017fa:	d149      	bne.n	8001890 <HAL_CAN_MspInit+0xb4>
  {
  /* USER CODE BEGIN CAN1_MspInit 0 */

  /* USER CODE END CAN1_MspInit 0 */
    /* CAN1 clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 80017fc:	4b27      	ldr	r3, [pc, #156]	@ (800189c <HAL_CAN_MspInit+0xc0>)
 80017fe:	69db      	ldr	r3, [r3, #28]
 8001800:	4a26      	ldr	r2, [pc, #152]	@ (800189c <HAL_CAN_MspInit+0xc0>)
 8001802:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8001806:	61d3      	str	r3, [r2, #28]
 8001808:	4b24      	ldr	r3, [pc, #144]	@ (800189c <HAL_CAN_MspInit+0xc0>)
 800180a:	69db      	ldr	r3, [r3, #28]
 800180c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001810:	60fb      	str	r3, [r7, #12]
 8001812:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001814:	4b21      	ldr	r3, [pc, #132]	@ (800189c <HAL_CAN_MspInit+0xc0>)
 8001816:	699b      	ldr	r3, [r3, #24]
 8001818:	4a20      	ldr	r2, [pc, #128]	@ (800189c <HAL_CAN_MspInit+0xc0>)
 800181a:	f043 0304 	orr.w	r3, r3, #4
 800181e:	6193      	str	r3, [r2, #24]
 8001820:	4b1e      	ldr	r3, [pc, #120]	@ (800189c <HAL_CAN_MspInit+0xc0>)
 8001822:	699b      	ldr	r3, [r3, #24]
 8001824:	f003 0304 	and.w	r3, r3, #4
 8001828:	60bb      	str	r3, [r7, #8]
 800182a:	68bb      	ldr	r3, [r7, #8]
    /**CAN GPIO Configuration
    PA11     ------> CAN_RX
    PA12     ------> CAN_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 800182c:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8001830:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001832:	2300      	movs	r3, #0
 8001834:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001836:	2300      	movs	r3, #0
 8001838:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800183a:	f107 0310 	add.w	r3, r7, #16
 800183e:	4619      	mov	r1, r3
 8001840:	4817      	ldr	r0, [pc, #92]	@ (80018a0 <HAL_CAN_MspInit+0xc4>)
 8001842:	f003 f801 	bl	8004848 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_12;
 8001846:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800184a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800184c:	2302      	movs	r3, #2
 800184e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001850:	2303      	movs	r3, #3
 8001852:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001854:	f107 0310 	add.w	r3, r7, #16
 8001858:	4619      	mov	r1, r3
 800185a:	4811      	ldr	r0, [pc, #68]	@ (80018a0 <HAL_CAN_MspInit+0xc4>)
 800185c:	f002 fff4 	bl	8004848 <HAL_GPIO_Init>

    /* CAN1 interrupt Init */
    HAL_NVIC_SetPriority(USB_LP_CAN1_RX0_IRQn, 4, 0);
 8001860:	2200      	movs	r2, #0
 8001862:	2104      	movs	r1, #4
 8001864:	2014      	movs	r0, #20
 8001866:	f002 fb34 	bl	8003ed2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_LP_CAN1_RX0_IRQn);
 800186a:	2014      	movs	r0, #20
 800186c:	f002 fb4d 	bl	8003f0a <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(CAN1_RX1_IRQn, 3, 0);
 8001870:	2200      	movs	r2, #0
 8001872:	2103      	movs	r1, #3
 8001874:	2015      	movs	r0, #21
 8001876:	f002 fb2c 	bl	8003ed2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX1_IRQn);
 800187a:	2015      	movs	r0, #21
 800187c:	f002 fb45 	bl	8003f0a <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(CAN1_SCE_IRQn, 3, 0);
 8001880:	2200      	movs	r2, #0
 8001882:	2103      	movs	r1, #3
 8001884:	2016      	movs	r0, #22
 8001886:	f002 fb24 	bl	8003ed2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_SCE_IRQn);
 800188a:	2016      	movs	r0, #22
 800188c:	f002 fb3d 	bl	8003f0a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN CAN1_MspInit 1 */

  /* USER CODE END CAN1_MspInit 1 */
  }
}
 8001890:	bf00      	nop
 8001892:	3720      	adds	r7, #32
 8001894:	46bd      	mov	sp, r7
 8001896:	bd80      	pop	{r7, pc}
 8001898:	40006400 	.word	0x40006400
 800189c:	40021000 	.word	0x40021000
 80018a0:	40010800 	.word	0x40010800

080018a4 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 80018a4:	b580      	push	{r7, lr}
 80018a6:	b082      	sub	sp, #8
 80018a8:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 80018aa:	4b0c      	ldr	r3, [pc, #48]	@ (80018dc <MX_DMA_Init+0x38>)
 80018ac:	695b      	ldr	r3, [r3, #20]
 80018ae:	4a0b      	ldr	r2, [pc, #44]	@ (80018dc <MX_DMA_Init+0x38>)
 80018b0:	f043 0301 	orr.w	r3, r3, #1
 80018b4:	6153      	str	r3, [r2, #20]
 80018b6:	4b09      	ldr	r3, [pc, #36]	@ (80018dc <MX_DMA_Init+0x38>)
 80018b8:	695b      	ldr	r3, [r3, #20]
 80018ba:	f003 0301 	and.w	r3, r3, #1
 80018be:	607b      	str	r3, [r7, #4]
 80018c0:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 80018c2:	2200      	movs	r2, #0
 80018c4:	2100      	movs	r1, #0
 80018c6:	200b      	movs	r0, #11
 80018c8:	f002 fb03 	bl	8003ed2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 80018cc:	200b      	movs	r0, #11
 80018ce:	f002 fb1c 	bl	8003f0a <HAL_NVIC_EnableIRQ>

}
 80018d2:	bf00      	nop
 80018d4:	3708      	adds	r7, #8
 80018d6:	46bd      	mov	sp, r7
 80018d8:	bd80      	pop	{r7, pc}
 80018da:	bf00      	nop
 80018dc:	40021000 	.word	0x40021000

080018e0 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80018e0:	b580      	push	{r7, lr}
 80018e2:	b088      	sub	sp, #32
 80018e4:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80018e6:	f107 0310 	add.w	r3, r7, #16
 80018ea:	2200      	movs	r2, #0
 80018ec:	601a      	str	r2, [r3, #0]
 80018ee:	605a      	str	r2, [r3, #4]
 80018f0:	609a      	str	r2, [r3, #8]
 80018f2:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80018f4:	4b44      	ldr	r3, [pc, #272]	@ (8001a08 <MX_GPIO_Init+0x128>)
 80018f6:	699b      	ldr	r3, [r3, #24]
 80018f8:	4a43      	ldr	r2, [pc, #268]	@ (8001a08 <MX_GPIO_Init+0x128>)
 80018fa:	f043 0320 	orr.w	r3, r3, #32
 80018fe:	6193      	str	r3, [r2, #24]
 8001900:	4b41      	ldr	r3, [pc, #260]	@ (8001a08 <MX_GPIO_Init+0x128>)
 8001902:	699b      	ldr	r3, [r3, #24]
 8001904:	f003 0320 	and.w	r3, r3, #32
 8001908:	60fb      	str	r3, [r7, #12]
 800190a:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800190c:	4b3e      	ldr	r3, [pc, #248]	@ (8001a08 <MX_GPIO_Init+0x128>)
 800190e:	699b      	ldr	r3, [r3, #24]
 8001910:	4a3d      	ldr	r2, [pc, #244]	@ (8001a08 <MX_GPIO_Init+0x128>)
 8001912:	f043 0310 	orr.w	r3, r3, #16
 8001916:	6193      	str	r3, [r2, #24]
 8001918:	4b3b      	ldr	r3, [pc, #236]	@ (8001a08 <MX_GPIO_Init+0x128>)
 800191a:	699b      	ldr	r3, [r3, #24]
 800191c:	f003 0310 	and.w	r3, r3, #16
 8001920:	60bb      	str	r3, [r7, #8]
 8001922:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001924:	4b38      	ldr	r3, [pc, #224]	@ (8001a08 <MX_GPIO_Init+0x128>)
 8001926:	699b      	ldr	r3, [r3, #24]
 8001928:	4a37      	ldr	r2, [pc, #220]	@ (8001a08 <MX_GPIO_Init+0x128>)
 800192a:	f043 0304 	orr.w	r3, r3, #4
 800192e:	6193      	str	r3, [r2, #24]
 8001930:	4b35      	ldr	r3, [pc, #212]	@ (8001a08 <MX_GPIO_Init+0x128>)
 8001932:	699b      	ldr	r3, [r3, #24]
 8001934:	f003 0304 	and.w	r3, r3, #4
 8001938:	607b      	str	r3, [r7, #4]
 800193a:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800193c:	4b32      	ldr	r3, [pc, #200]	@ (8001a08 <MX_GPIO_Init+0x128>)
 800193e:	699b      	ldr	r3, [r3, #24]
 8001940:	4a31      	ldr	r2, [pc, #196]	@ (8001a08 <MX_GPIO_Init+0x128>)
 8001942:	f043 0308 	orr.w	r3, r3, #8
 8001946:	6193      	str	r3, [r2, #24]
 8001948:	4b2f      	ldr	r3, [pc, #188]	@ (8001a08 <MX_GPIO_Init+0x128>)
 800194a:	699b      	ldr	r3, [r3, #24]
 800194c:	f003 0308 	and.w	r3, r3, #8
 8001950:	603b      	str	r3, [r7, #0]
 8001952:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_3, GPIO_PIN_RESET);
 8001954:	2200      	movs	r2, #0
 8001956:	2108      	movs	r1, #8
 8001958:	482c      	ldr	r0, [pc, #176]	@ (8001a0c <MX_GPIO_Init+0x12c>)
 800195a:	f003 f920 	bl	8004b9e <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_0|GPIO_PIN_1, GPIO_PIN_RESET);
 800195e:	2200      	movs	r2, #0
 8001960:	2103      	movs	r1, #3
 8001962:	482b      	ldr	r0, [pc, #172]	@ (8001a10 <MX_GPIO_Init+0x130>)
 8001964:	f003 f91b 	bl	8004b9e <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15, GPIO_PIN_RESET);
 8001968:	2200      	movs	r2, #0
 800196a:	f44f 4170 	mov.w	r1, #61440	@ 0xf000
 800196e:	4829      	ldr	r0, [pc, #164]	@ (8001a14 <MX_GPIO_Init+0x134>)
 8001970:	f003 f915 	bl	8004b9e <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC3 */
  GPIO_InitStruct.Pin = GPIO_PIN_3;
 8001974:	2308      	movs	r3, #8
 8001976:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001978:	2301      	movs	r3, #1
 800197a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800197c:	2300      	movs	r3, #0
 800197e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001980:	2302      	movs	r3, #2
 8001982:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001984:	f107 0310 	add.w	r3, r7, #16
 8001988:	4619      	mov	r1, r3
 800198a:	4820      	ldr	r0, [pc, #128]	@ (8001a0c <MX_GPIO_Init+0x12c>)
 800198c:	f002 ff5c 	bl	8004848 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA0 PA1 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8001990:	2303      	movs	r3, #3
 8001992:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001994:	2301      	movs	r3, #1
 8001996:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001998:	2300      	movs	r3, #0
 800199a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800199c:	2302      	movs	r3, #2
 800199e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80019a0:	f107 0310 	add.w	r3, r7, #16
 80019a4:	4619      	mov	r1, r3
 80019a6:	481a      	ldr	r0, [pc, #104]	@ (8001a10 <MX_GPIO_Init+0x130>)
 80019a8:	f002 ff4e 	bl	8004848 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB1 PB2 PB10 PB4
                           PB5 */
  GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_10|GPIO_PIN_4
 80019ac:	f240 4336 	movw	r3, #1078	@ 0x436
 80019b0:	613b      	str	r3, [r7, #16]
                          |GPIO_PIN_5;
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80019b2:	4b19      	ldr	r3, [pc, #100]	@ (8001a18 <MX_GPIO_Init+0x138>)
 80019b4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019b6:	2300      	movs	r3, #0
 80019b8:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80019ba:	f107 0310 	add.w	r3, r7, #16
 80019be:	4619      	mov	r1, r3
 80019c0:	4814      	ldr	r0, [pc, #80]	@ (8001a14 <MX_GPIO_Init+0x134>)
 80019c2:	f002 ff41 	bl	8004848 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB12 PB13 PB14 PB15 */
  GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 80019c6:	f44f 4370 	mov.w	r3, #61440	@ 0xf000
 80019ca:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80019cc:	2301      	movs	r3, #1
 80019ce:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019d0:	2300      	movs	r3, #0
 80019d2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80019d4:	2302      	movs	r3, #2
 80019d6:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80019d8:	f107 0310 	add.w	r3, r7, #16
 80019dc:	4619      	mov	r1, r3
 80019de:	480d      	ldr	r0, [pc, #52]	@ (8001a14 <MX_GPIO_Init+0x134>)
 80019e0:	f002 ff32 	bl	8004848 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA15 */
  GPIO_InitStruct.Pin = GPIO_PIN_15;
 80019e4:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80019e8:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80019ea:	4b0b      	ldr	r3, [pc, #44]	@ (8001a18 <MX_GPIO_Init+0x138>)
 80019ec:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019ee:	2300      	movs	r3, #0
 80019f0:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80019f2:	f107 0310 	add.w	r3, r7, #16
 80019f6:	4619      	mov	r1, r3
 80019f8:	4805      	ldr	r0, [pc, #20]	@ (8001a10 <MX_GPIO_Init+0x130>)
 80019fa:	f002 ff25 	bl	8004848 <HAL_GPIO_Init>

}
 80019fe:	bf00      	nop
 8001a00:	3720      	adds	r7, #32
 8001a02:	46bd      	mov	sp, r7
 8001a04:	bd80      	pop	{r7, pc}
 8001a06:	bf00      	nop
 8001a08:	40021000 	.word	0x40021000
 8001a0c:	40011000 	.word	0x40011000
 8001a10:	40010800 	.word	0x40010800
 8001a14:	40010c00 	.word	0x40010c00
 8001a18:	10110000 	.word	0x10110000

08001a1c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001a1c:	b580      	push	{r7, lr}
 8001a1e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001a20:	f000 fe76 	bl	8002710 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001a24:	f000 f819 	bl	8001a5a <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001a28:	f7ff ff5a 	bl	80018e0 <MX_GPIO_Init>
  MX_DMA_Init();
 8001a2c:	f7ff ff3a 	bl	80018a4 <MX_DMA_Init>
  MX_ADC1_Init();
 8001a30:	f7ff fd7e 	bl	8001530 <MX_ADC1_Init>
  MX_TIM1_Init();
 8001a34:	f000 f9d6 	bl	8001de4 <MX_TIM1_Init>
  MX_TIM2_Init();
 8001a38:	f000 fa8c 	bl	8001f54 <MX_TIM2_Init>
  MX_TIM3_Init();
 8001a3c:	f000 fb0a 	bl	8002054 <MX_TIM3_Init>
  MX_TIM4_Init();
 8001a40:	f000 fb9e 	bl	8002180 <MX_TIM4_Init>
  MX_UART5_Init();
 8001a44:	f000 fdb2 	bl	80025ac <MX_UART5_Init>
  MX_CAN_Init();
 8001a48:	f7ff fe90 	bl	800176c <MX_CAN_Init>
  MX_TIM5_Init();
 8001a4c:	f000 fc2e 	bl	80022ac <MX_TIM5_Init>
  /* USER CODE BEGIN 2 */
  user_setup();
 8001a50:	f006 fb34 	bl	80080bc <user_setup>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  user_loop();
 8001a54:	f006 fb92 	bl	800817c <user_loop>
 8001a58:	e7fc      	b.n	8001a54 <main+0x38>

08001a5a <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001a5a:	b580      	push	{r7, lr}
 8001a5c:	b096      	sub	sp, #88	@ 0x58
 8001a5e:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001a60:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8001a64:	2228      	movs	r2, #40	@ 0x28
 8001a66:	2100      	movs	r1, #0
 8001a68:	4618      	mov	r0, r3
 8001a6a:	f009 fed3 	bl	800b814 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001a6e:	f107 031c 	add.w	r3, r7, #28
 8001a72:	2200      	movs	r2, #0
 8001a74:	601a      	str	r2, [r3, #0]
 8001a76:	605a      	str	r2, [r3, #4]
 8001a78:	609a      	str	r2, [r3, #8]
 8001a7a:	60da      	str	r2, [r3, #12]
 8001a7c:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001a7e:	1d3b      	adds	r3, r7, #4
 8001a80:	2200      	movs	r2, #0
 8001a82:	601a      	str	r2, [r3, #0]
 8001a84:	605a      	str	r2, [r3, #4]
 8001a86:	609a      	str	r2, [r3, #8]
 8001a88:	60da      	str	r2, [r3, #12]
 8001a8a:	611a      	str	r2, [r3, #16]
 8001a8c:	615a      	str	r2, [r3, #20]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001a8e:	2301      	movs	r3, #1
 8001a90:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001a92:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001a96:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8001a98:	2300      	movs	r3, #0
 8001a9a:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001a9c:	2301      	movs	r3, #1
 8001a9e:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001aa0:	2302      	movs	r3, #2
 8001aa2:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001aa4:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001aa8:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8001aaa:	f44f 13e0 	mov.w	r3, #1835008	@ 0x1c0000
 8001aae:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001ab0:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8001ab4:	4618      	mov	r0, r3
 8001ab6:	f003 f88b 	bl	8004bd0 <HAL_RCC_OscConfig>
 8001aba:	4603      	mov	r3, r0
 8001abc:	2b00      	cmp	r3, #0
 8001abe:	d001      	beq.n	8001ac4 <SystemClock_Config+0x6a>
  {
    Error_Handler();
 8001ac0:	f000 f828 	bl	8001b14 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001ac4:	230f      	movs	r3, #15
 8001ac6:	61fb      	str	r3, [r7, #28]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001ac8:	2302      	movs	r3, #2
 8001aca:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001acc:	2300      	movs	r3, #0
 8001ace:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001ad0:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001ad4:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001ad6:	2300      	movs	r3, #0
 8001ad8:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001ada:	f107 031c 	add.w	r3, r7, #28
 8001ade:	2102      	movs	r1, #2
 8001ae0:	4618      	mov	r0, r3
 8001ae2:	f003 faf7 	bl	80050d4 <HAL_RCC_ClockConfig>
 8001ae6:	4603      	mov	r3, r0
 8001ae8:	2b00      	cmp	r3, #0
 8001aea:	d001      	beq.n	8001af0 <SystemClock_Config+0x96>
  {
    Error_Handler();
 8001aec:	f000 f812 	bl	8001b14 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8001af0:	2302      	movs	r3, #2
 8001af2:	607b      	str	r3, [r7, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV6;
 8001af4:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8001af8:	60fb      	str	r3, [r7, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001afa:	1d3b      	adds	r3, r7, #4
 8001afc:	4618      	mov	r0, r3
 8001afe:	f003 fc77 	bl	80053f0 <HAL_RCCEx_PeriphCLKConfig>
 8001b02:	4603      	mov	r3, r0
 8001b04:	2b00      	cmp	r3, #0
 8001b06:	d001      	beq.n	8001b0c <SystemClock_Config+0xb2>
  {
    Error_Handler();
 8001b08:	f000 f804 	bl	8001b14 <Error_Handler>
  }
}
 8001b0c:	bf00      	nop
 8001b0e:	3758      	adds	r7, #88	@ 0x58
 8001b10:	46bd      	mov	sp, r7
 8001b12:	bd80      	pop	{r7, pc}

08001b14 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001b14:	b480      	push	{r7}
 8001b16:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001b18:	b672      	cpsid	i
}
 8001b1a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001b1c:	bf00      	nop
 8001b1e:	e7fd      	b.n	8001b1c <Error_Handler+0x8>

08001b20 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001b20:	b480      	push	{r7}
 8001b22:	b085      	sub	sp, #20
 8001b24:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8001b26:	4b15      	ldr	r3, [pc, #84]	@ (8001b7c <HAL_MspInit+0x5c>)
 8001b28:	699b      	ldr	r3, [r3, #24]
 8001b2a:	4a14      	ldr	r2, [pc, #80]	@ (8001b7c <HAL_MspInit+0x5c>)
 8001b2c:	f043 0301 	orr.w	r3, r3, #1
 8001b30:	6193      	str	r3, [r2, #24]
 8001b32:	4b12      	ldr	r3, [pc, #72]	@ (8001b7c <HAL_MspInit+0x5c>)
 8001b34:	699b      	ldr	r3, [r3, #24]
 8001b36:	f003 0301 	and.w	r3, r3, #1
 8001b3a:	60bb      	str	r3, [r7, #8]
 8001b3c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001b3e:	4b0f      	ldr	r3, [pc, #60]	@ (8001b7c <HAL_MspInit+0x5c>)
 8001b40:	69db      	ldr	r3, [r3, #28]
 8001b42:	4a0e      	ldr	r2, [pc, #56]	@ (8001b7c <HAL_MspInit+0x5c>)
 8001b44:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001b48:	61d3      	str	r3, [r2, #28]
 8001b4a:	4b0c      	ldr	r3, [pc, #48]	@ (8001b7c <HAL_MspInit+0x5c>)
 8001b4c:	69db      	ldr	r3, [r3, #28]
 8001b4e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001b52:	607b      	str	r3, [r7, #4]
 8001b54:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8001b56:	4b0a      	ldr	r3, [pc, #40]	@ (8001b80 <HAL_MspInit+0x60>)
 8001b58:	685b      	ldr	r3, [r3, #4]
 8001b5a:	60fb      	str	r3, [r7, #12]
 8001b5c:	68fb      	ldr	r3, [r7, #12]
 8001b5e:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 8001b62:	60fb      	str	r3, [r7, #12]
 8001b64:	68fb      	ldr	r3, [r7, #12]
 8001b66:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8001b6a:	60fb      	str	r3, [r7, #12]
 8001b6c:	4a04      	ldr	r2, [pc, #16]	@ (8001b80 <HAL_MspInit+0x60>)
 8001b6e:	68fb      	ldr	r3, [r7, #12]
 8001b70:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001b72:	bf00      	nop
 8001b74:	3714      	adds	r7, #20
 8001b76:	46bd      	mov	sp, r7
 8001b78:	bc80      	pop	{r7}
 8001b7a:	4770      	bx	lr
 8001b7c:	40021000 	.word	0x40021000
 8001b80:	40010000 	.word	0x40010000

08001b84 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001b84:	b480      	push	{r7}
 8001b86:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001b88:	bf00      	nop
 8001b8a:	e7fd      	b.n	8001b88 <NMI_Handler+0x4>

08001b8c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001b8c:	b480      	push	{r7}
 8001b8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001b90:	bf00      	nop
 8001b92:	e7fd      	b.n	8001b90 <HardFault_Handler+0x4>

08001b94 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001b94:	b480      	push	{r7}
 8001b96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001b98:	bf00      	nop
 8001b9a:	e7fd      	b.n	8001b98 <MemManage_Handler+0x4>

08001b9c <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001b9c:	b480      	push	{r7}
 8001b9e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001ba0:	bf00      	nop
 8001ba2:	e7fd      	b.n	8001ba0 <BusFault_Handler+0x4>

08001ba4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001ba4:	b480      	push	{r7}
 8001ba6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001ba8:	bf00      	nop
 8001baa:	e7fd      	b.n	8001ba8 <UsageFault_Handler+0x4>

08001bac <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001bac:	b480      	push	{r7}
 8001bae:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001bb0:	bf00      	nop
 8001bb2:	46bd      	mov	sp, r7
 8001bb4:	bc80      	pop	{r7}
 8001bb6:	4770      	bx	lr

08001bb8 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001bb8:	b480      	push	{r7}
 8001bba:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001bbc:	bf00      	nop
 8001bbe:	46bd      	mov	sp, r7
 8001bc0:	bc80      	pop	{r7}
 8001bc2:	4770      	bx	lr

08001bc4 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001bc4:	b480      	push	{r7}
 8001bc6:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001bc8:	bf00      	nop
 8001bca:	46bd      	mov	sp, r7
 8001bcc:	bc80      	pop	{r7}
 8001bce:	4770      	bx	lr

08001bd0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001bd0:	b580      	push	{r7, lr}
 8001bd2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001bd4:	f000 fde2 	bl	800279c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001bd8:	bf00      	nop
 8001bda:	bd80      	pop	{r7, pc}

08001bdc <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8001bdc:	b580      	push	{r7, lr}
 8001bde:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8001be0:	4802      	ldr	r0, [pc, #8]	@ (8001bec <DMA1_Channel1_IRQHandler+0x10>)
 8001be2:	f002 fbc7 	bl	8004374 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8001be6:	bf00      	nop
 8001be8:	bd80      	pop	{r7, pc}
 8001bea:	bf00      	nop
 8001bec:	2000088c 	.word	0x2000088c

08001bf0 <USB_LP_CAN1_RX0_IRQHandler>:

/**
  * @brief This function handles USB low priority or CAN RX0 interrupts.
  */
void USB_LP_CAN1_RX0_IRQHandler(void)
{
 8001bf0:	b580      	push	{r7, lr}
 8001bf2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_LP_CAN1_RX0_IRQn 0 */

  /* USER CODE END USB_LP_CAN1_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan);
 8001bf4:	4802      	ldr	r0, [pc, #8]	@ (8001c00 <USB_LP_CAN1_RX0_IRQHandler+0x10>)
 8001bf6:	f001 fe84 	bl	8003902 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN USB_LP_CAN1_RX0_IRQn 1 */

  /* USER CODE END USB_LP_CAN1_RX0_IRQn 1 */
}
 8001bfa:	bf00      	nop
 8001bfc:	bd80      	pop	{r7, pc}
 8001bfe:	bf00      	nop
 8001c00:	200008d0 	.word	0x200008d0

08001c04 <CAN1_RX1_IRQHandler>:

/**
  * @brief This function handles CAN RX1 interrupt.
  */
void CAN1_RX1_IRQHandler(void)
{
 8001c04:	b580      	push	{r7, lr}
 8001c06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_RX1_IRQn 0 */

  /* USER CODE END CAN1_RX1_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan);
 8001c08:	4802      	ldr	r0, [pc, #8]	@ (8001c14 <CAN1_RX1_IRQHandler+0x10>)
 8001c0a:	f001 fe7a 	bl	8003902 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_RX1_IRQn 1 */

  /* USER CODE END CAN1_RX1_IRQn 1 */
}
 8001c0e:	bf00      	nop
 8001c10:	bd80      	pop	{r7, pc}
 8001c12:	bf00      	nop
 8001c14:	200008d0 	.word	0x200008d0

08001c18 <CAN1_SCE_IRQHandler>:

/**
  * @brief This function handles CAN SCE interrupt.
  */
void CAN1_SCE_IRQHandler(void)
{
 8001c18:	b580      	push	{r7, lr}
 8001c1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_SCE_IRQn 0 */

  /* USER CODE END CAN1_SCE_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan);
 8001c1c:	4802      	ldr	r0, [pc, #8]	@ (8001c28 <CAN1_SCE_IRQHandler+0x10>)
 8001c1e:	f001 fe70 	bl	8003902 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_SCE_IRQn 1 */

  /* USER CODE END CAN1_SCE_IRQn 1 */
}
 8001c22:	bf00      	nop
 8001c24:	bd80      	pop	{r7, pc}
 8001c26:	bf00      	nop
 8001c28:	200008d0 	.word	0x200008d0

08001c2c <TIM5_IRQHandler>:

/**
  * @brief This function handles TIM5 global interrupt.
  */
void TIM5_IRQHandler(void)
{
 8001c2c:	b580      	push	{r7, lr}
 8001c2e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM5_IRQn 0 */

  /* USER CODE END TIM5_IRQn 0 */
  HAL_TIM_IRQHandler(&htim5);
 8001c30:	4802      	ldr	r0, [pc, #8]	@ (8001c3c <TIM5_IRQHandler+0x10>)
 8001c32:	f004 f939 	bl	8005ea8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM5_IRQn 1 */

  /* USER CODE END TIM5_IRQn 1 */
}
 8001c36:	bf00      	nop
 8001c38:	bd80      	pop	{r7, pc}
 8001c3a:	bf00      	nop
 8001c3c:	20000a1c 	.word	0x20000a1c

08001c40 <UART5_IRQHandler>:

/**
  * @brief This function handles UART5 global interrupt.
  */
void UART5_IRQHandler(void)
{
 8001c40:	b580      	push	{r7, lr}
 8001c42:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UART5_IRQn 0 */

  /* USER CODE END UART5_IRQn 0 */
  HAL_UART_IRQHandler(&huart5);
 8001c44:	4802      	ldr	r0, [pc, #8]	@ (8001c50 <UART5_IRQHandler+0x10>)
 8001c46:	f005 f90f 	bl	8006e68 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN UART5_IRQn 1 */

  /* USER CODE END UART5_IRQn 1 */
}
 8001c4a:	bf00      	nop
 8001c4c:	bd80      	pop	{r7, pc}
 8001c4e:	bf00      	nop
 8001c50:	20000a64 	.word	0x20000a64

08001c54 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001c54:	b480      	push	{r7}
 8001c56:	af00      	add	r7, sp, #0
  return 1;
 8001c58:	2301      	movs	r3, #1
}
 8001c5a:	4618      	mov	r0, r3
 8001c5c:	46bd      	mov	sp, r7
 8001c5e:	bc80      	pop	{r7}
 8001c60:	4770      	bx	lr

08001c62 <_kill>:

int _kill(int pid, int sig)
{
 8001c62:	b580      	push	{r7, lr}
 8001c64:	b082      	sub	sp, #8
 8001c66:	af00      	add	r7, sp, #0
 8001c68:	6078      	str	r0, [r7, #4]
 8001c6a:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001c6c:	f009 fe80 	bl	800b970 <__errno>
 8001c70:	4603      	mov	r3, r0
 8001c72:	2216      	movs	r2, #22
 8001c74:	601a      	str	r2, [r3, #0]
  return -1;
 8001c76:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001c7a:	4618      	mov	r0, r3
 8001c7c:	3708      	adds	r7, #8
 8001c7e:	46bd      	mov	sp, r7
 8001c80:	bd80      	pop	{r7, pc}

08001c82 <_exit>:

void _exit (int status)
{
 8001c82:	b580      	push	{r7, lr}
 8001c84:	b082      	sub	sp, #8
 8001c86:	af00      	add	r7, sp, #0
 8001c88:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001c8a:	f04f 31ff 	mov.w	r1, #4294967295
 8001c8e:	6878      	ldr	r0, [r7, #4]
 8001c90:	f7ff ffe7 	bl	8001c62 <_kill>
  while (1) {}    /* Make sure we hang here */
 8001c94:	bf00      	nop
 8001c96:	e7fd      	b.n	8001c94 <_exit+0x12>

08001c98 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001c98:	b580      	push	{r7, lr}
 8001c9a:	b086      	sub	sp, #24
 8001c9c:	af00      	add	r7, sp, #0
 8001c9e:	60f8      	str	r0, [r7, #12]
 8001ca0:	60b9      	str	r1, [r7, #8]
 8001ca2:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001ca4:	2300      	movs	r3, #0
 8001ca6:	617b      	str	r3, [r7, #20]
 8001ca8:	e00a      	b.n	8001cc0 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001caa:	f3af 8000 	nop.w
 8001cae:	4601      	mov	r1, r0
 8001cb0:	68bb      	ldr	r3, [r7, #8]
 8001cb2:	1c5a      	adds	r2, r3, #1
 8001cb4:	60ba      	str	r2, [r7, #8]
 8001cb6:	b2ca      	uxtb	r2, r1
 8001cb8:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001cba:	697b      	ldr	r3, [r7, #20]
 8001cbc:	3301      	adds	r3, #1
 8001cbe:	617b      	str	r3, [r7, #20]
 8001cc0:	697a      	ldr	r2, [r7, #20]
 8001cc2:	687b      	ldr	r3, [r7, #4]
 8001cc4:	429a      	cmp	r2, r3
 8001cc6:	dbf0      	blt.n	8001caa <_read+0x12>
  }

  return len;
 8001cc8:	687b      	ldr	r3, [r7, #4]
}
 8001cca:	4618      	mov	r0, r3
 8001ccc:	3718      	adds	r7, #24
 8001cce:	46bd      	mov	sp, r7
 8001cd0:	bd80      	pop	{r7, pc}

08001cd2 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001cd2:	b580      	push	{r7, lr}
 8001cd4:	b086      	sub	sp, #24
 8001cd6:	af00      	add	r7, sp, #0
 8001cd8:	60f8      	str	r0, [r7, #12]
 8001cda:	60b9      	str	r1, [r7, #8]
 8001cdc:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001cde:	2300      	movs	r3, #0
 8001ce0:	617b      	str	r3, [r7, #20]
 8001ce2:	e009      	b.n	8001cf8 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001ce4:	68bb      	ldr	r3, [r7, #8]
 8001ce6:	1c5a      	adds	r2, r3, #1
 8001ce8:	60ba      	str	r2, [r7, #8]
 8001cea:	781b      	ldrb	r3, [r3, #0]
 8001cec:	4618      	mov	r0, r3
 8001cee:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001cf2:	697b      	ldr	r3, [r7, #20]
 8001cf4:	3301      	adds	r3, #1
 8001cf6:	617b      	str	r3, [r7, #20]
 8001cf8:	697a      	ldr	r2, [r7, #20]
 8001cfa:	687b      	ldr	r3, [r7, #4]
 8001cfc:	429a      	cmp	r2, r3
 8001cfe:	dbf1      	blt.n	8001ce4 <_write+0x12>
  }
  return len;
 8001d00:	687b      	ldr	r3, [r7, #4]
}
 8001d02:	4618      	mov	r0, r3
 8001d04:	3718      	adds	r7, #24
 8001d06:	46bd      	mov	sp, r7
 8001d08:	bd80      	pop	{r7, pc}

08001d0a <_close>:

int _close(int file)
{
 8001d0a:	b480      	push	{r7}
 8001d0c:	b083      	sub	sp, #12
 8001d0e:	af00      	add	r7, sp, #0
 8001d10:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001d12:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001d16:	4618      	mov	r0, r3
 8001d18:	370c      	adds	r7, #12
 8001d1a:	46bd      	mov	sp, r7
 8001d1c:	bc80      	pop	{r7}
 8001d1e:	4770      	bx	lr

08001d20 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001d20:	b480      	push	{r7}
 8001d22:	b083      	sub	sp, #12
 8001d24:	af00      	add	r7, sp, #0
 8001d26:	6078      	str	r0, [r7, #4]
 8001d28:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001d2a:	683b      	ldr	r3, [r7, #0]
 8001d2c:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001d30:	605a      	str	r2, [r3, #4]
  return 0;
 8001d32:	2300      	movs	r3, #0
}
 8001d34:	4618      	mov	r0, r3
 8001d36:	370c      	adds	r7, #12
 8001d38:	46bd      	mov	sp, r7
 8001d3a:	bc80      	pop	{r7}
 8001d3c:	4770      	bx	lr

08001d3e <_isatty>:

int _isatty(int file)
{
 8001d3e:	b480      	push	{r7}
 8001d40:	b083      	sub	sp, #12
 8001d42:	af00      	add	r7, sp, #0
 8001d44:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001d46:	2301      	movs	r3, #1
}
 8001d48:	4618      	mov	r0, r3
 8001d4a:	370c      	adds	r7, #12
 8001d4c:	46bd      	mov	sp, r7
 8001d4e:	bc80      	pop	{r7}
 8001d50:	4770      	bx	lr

08001d52 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001d52:	b480      	push	{r7}
 8001d54:	b085      	sub	sp, #20
 8001d56:	af00      	add	r7, sp, #0
 8001d58:	60f8      	str	r0, [r7, #12]
 8001d5a:	60b9      	str	r1, [r7, #8]
 8001d5c:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001d5e:	2300      	movs	r3, #0
}
 8001d60:	4618      	mov	r0, r3
 8001d62:	3714      	adds	r7, #20
 8001d64:	46bd      	mov	sp, r7
 8001d66:	bc80      	pop	{r7}
 8001d68:	4770      	bx	lr
	...

08001d6c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001d6c:	b580      	push	{r7, lr}
 8001d6e:	b086      	sub	sp, #24
 8001d70:	af00      	add	r7, sp, #0
 8001d72:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001d74:	4a14      	ldr	r2, [pc, #80]	@ (8001dc8 <_sbrk+0x5c>)
 8001d76:	4b15      	ldr	r3, [pc, #84]	@ (8001dcc <_sbrk+0x60>)
 8001d78:	1ad3      	subs	r3, r2, r3
 8001d7a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001d7c:	697b      	ldr	r3, [r7, #20]
 8001d7e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001d80:	4b13      	ldr	r3, [pc, #76]	@ (8001dd0 <_sbrk+0x64>)
 8001d82:	681b      	ldr	r3, [r3, #0]
 8001d84:	2b00      	cmp	r3, #0
 8001d86:	d102      	bne.n	8001d8e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001d88:	4b11      	ldr	r3, [pc, #68]	@ (8001dd0 <_sbrk+0x64>)
 8001d8a:	4a12      	ldr	r2, [pc, #72]	@ (8001dd4 <_sbrk+0x68>)
 8001d8c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001d8e:	4b10      	ldr	r3, [pc, #64]	@ (8001dd0 <_sbrk+0x64>)
 8001d90:	681a      	ldr	r2, [r3, #0]
 8001d92:	687b      	ldr	r3, [r7, #4]
 8001d94:	4413      	add	r3, r2
 8001d96:	693a      	ldr	r2, [r7, #16]
 8001d98:	429a      	cmp	r2, r3
 8001d9a:	d207      	bcs.n	8001dac <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001d9c:	f009 fde8 	bl	800b970 <__errno>
 8001da0:	4603      	mov	r3, r0
 8001da2:	220c      	movs	r2, #12
 8001da4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001da6:	f04f 33ff 	mov.w	r3, #4294967295
 8001daa:	e009      	b.n	8001dc0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001dac:	4b08      	ldr	r3, [pc, #32]	@ (8001dd0 <_sbrk+0x64>)
 8001dae:	681b      	ldr	r3, [r3, #0]
 8001db0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001db2:	4b07      	ldr	r3, [pc, #28]	@ (8001dd0 <_sbrk+0x64>)
 8001db4:	681a      	ldr	r2, [r3, #0]
 8001db6:	687b      	ldr	r3, [r7, #4]
 8001db8:	4413      	add	r3, r2
 8001dba:	4a05      	ldr	r2, [pc, #20]	@ (8001dd0 <_sbrk+0x64>)
 8001dbc:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001dbe:	68fb      	ldr	r3, [r7, #12]
}
 8001dc0:	4618      	mov	r0, r3
 8001dc2:	3718      	adds	r7, #24
 8001dc4:	46bd      	mov	sp, r7
 8001dc6:	bd80      	pop	{r7, pc}
 8001dc8:	2000c000 	.word	0x2000c000
 8001dcc:	00000400 	.word	0x00000400
 8001dd0:	200008f8 	.word	0x200008f8
 8001dd4:	20000e18 	.word	0x20000e18

08001dd8 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001dd8:	b480      	push	{r7}
 8001dda:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001ddc:	bf00      	nop
 8001dde:	46bd      	mov	sp, r7
 8001de0:	bc80      	pop	{r7}
 8001de2:	4770      	bx	lr

08001de4 <MX_TIM1_Init>:
TIM_HandleTypeDef htim4;
TIM_HandleTypeDef htim5;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8001de4:	b580      	push	{r7, lr}
 8001de6:	b096      	sub	sp, #88	@ 0x58
 8001de8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001dea:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 8001dee:	2200      	movs	r2, #0
 8001df0:	601a      	str	r2, [r3, #0]
 8001df2:	605a      	str	r2, [r3, #4]
 8001df4:	609a      	str	r2, [r3, #8]
 8001df6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001df8:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8001dfc:	2200      	movs	r2, #0
 8001dfe:	601a      	str	r2, [r3, #0]
 8001e00:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001e02:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001e06:	2200      	movs	r2, #0
 8001e08:	601a      	str	r2, [r3, #0]
 8001e0a:	605a      	str	r2, [r3, #4]
 8001e0c:	609a      	str	r2, [r3, #8]
 8001e0e:	60da      	str	r2, [r3, #12]
 8001e10:	611a      	str	r2, [r3, #16]
 8001e12:	615a      	str	r2, [r3, #20]
 8001e14:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8001e16:	1d3b      	adds	r3, r7, #4
 8001e18:	2220      	movs	r2, #32
 8001e1a:	2100      	movs	r1, #0
 8001e1c:	4618      	mov	r0, r3
 8001e1e:	f009 fcf9 	bl	800b814 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001e22:	4b4a      	ldr	r3, [pc, #296]	@ (8001f4c <MX_TIM1_Init+0x168>)
 8001e24:	4a4a      	ldr	r2, [pc, #296]	@ (8001f50 <MX_TIM1_Init+0x16c>)
 8001e26:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 71;
 8001e28:	4b48      	ldr	r3, [pc, #288]	@ (8001f4c <MX_TIM1_Init+0x168>)
 8001e2a:	2247      	movs	r2, #71	@ 0x47
 8001e2c:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001e2e:	4b47      	ldr	r3, [pc, #284]	@ (8001f4c <MX_TIM1_Init+0x168>)
 8001e30:	2200      	movs	r2, #0
 8001e32:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 99;
 8001e34:	4b45      	ldr	r3, [pc, #276]	@ (8001f4c <MX_TIM1_Init+0x168>)
 8001e36:	2263      	movs	r2, #99	@ 0x63
 8001e38:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001e3a:	4b44      	ldr	r3, [pc, #272]	@ (8001f4c <MX_TIM1_Init+0x168>)
 8001e3c:	2200      	movs	r2, #0
 8001e3e:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001e40:	4b42      	ldr	r3, [pc, #264]	@ (8001f4c <MX_TIM1_Init+0x168>)
 8001e42:	2200      	movs	r2, #0
 8001e44:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001e46:	4b41      	ldr	r3, [pc, #260]	@ (8001f4c <MX_TIM1_Init+0x168>)
 8001e48:	2200      	movs	r2, #0
 8001e4a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8001e4c:	483f      	ldr	r0, [pc, #252]	@ (8001f4c <MX_TIM1_Init+0x168>)
 8001e4e:	f003 fb85 	bl	800555c <HAL_TIM_Base_Init>
 8001e52:	4603      	mov	r3, r0
 8001e54:	2b00      	cmp	r3, #0
 8001e56:	d001      	beq.n	8001e5c <MX_TIM1_Init+0x78>
  {
    Error_Handler();
 8001e58:	f7ff fe5c 	bl	8001b14 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001e5c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001e60:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8001e62:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 8001e66:	4619      	mov	r1, r3
 8001e68:	4838      	ldr	r0, [pc, #224]	@ (8001f4c <MX_TIM1_Init+0x168>)
 8001e6a:	f004 f9cf 	bl	800620c <HAL_TIM_ConfigClockSource>
 8001e6e:	4603      	mov	r3, r0
 8001e70:	2b00      	cmp	r3, #0
 8001e72:	d001      	beq.n	8001e78 <MX_TIM1_Init+0x94>
  {
    Error_Handler();
 8001e74:	f7ff fe4e 	bl	8001b14 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8001e78:	4834      	ldr	r0, [pc, #208]	@ (8001f4c <MX_TIM1_Init+0x168>)
 8001e7a:	f003 fccb 	bl	8005814 <HAL_TIM_PWM_Init>
 8001e7e:	4603      	mov	r3, r0
 8001e80:	2b00      	cmp	r3, #0
 8001e82:	d001      	beq.n	8001e88 <MX_TIM1_Init+0xa4>
  {
    Error_Handler();
 8001e84:	f7ff fe46 	bl	8001b14 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001e88:	2300      	movs	r3, #0
 8001e8a:	643b      	str	r3, [r7, #64]	@ 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001e8c:	2300      	movs	r3, #0
 8001e8e:	647b      	str	r3, [r7, #68]	@ 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001e90:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8001e94:	4619      	mov	r1, r3
 8001e96:	482d      	ldr	r0, [pc, #180]	@ (8001f4c <MX_TIM1_Init+0x168>)
 8001e98:	f004 fd86 	bl	80069a8 <HAL_TIMEx_MasterConfigSynchronization>
 8001e9c:	4603      	mov	r3, r0
 8001e9e:	2b00      	cmp	r3, #0
 8001ea0:	d001      	beq.n	8001ea6 <MX_TIM1_Init+0xc2>
  {
    Error_Handler();
 8001ea2:	f7ff fe37 	bl	8001b14 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001ea6:	2360      	movs	r3, #96	@ 0x60
 8001ea8:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfigOC.Pulse = 0;
 8001eaa:	2300      	movs	r3, #0
 8001eac:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001eae:	2300      	movs	r3, #0
 8001eb0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8001eb2:	2300      	movs	r3, #0
 8001eb4:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001eb6:	2300      	movs	r3, #0
 8001eb8:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8001eba:	2300      	movs	r3, #0
 8001ebc:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8001ebe:	2300      	movs	r3, #0
 8001ec0:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001ec2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001ec6:	2200      	movs	r2, #0
 8001ec8:	4619      	mov	r1, r3
 8001eca:	4820      	ldr	r0, [pc, #128]	@ (8001f4c <MX_TIM1_Init+0x168>)
 8001ecc:	f004 f8dc 	bl	8006088 <HAL_TIM_PWM_ConfigChannel>
 8001ed0:	4603      	mov	r3, r0
 8001ed2:	2b00      	cmp	r3, #0
 8001ed4:	d001      	beq.n	8001eda <MX_TIM1_Init+0xf6>
  {
    Error_Handler();
 8001ed6:	f7ff fe1d 	bl	8001b14 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001eda:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001ede:	2204      	movs	r2, #4
 8001ee0:	4619      	mov	r1, r3
 8001ee2:	481a      	ldr	r0, [pc, #104]	@ (8001f4c <MX_TIM1_Init+0x168>)
 8001ee4:	f004 f8d0 	bl	8006088 <HAL_TIM_PWM_ConfigChannel>
 8001ee8:	4603      	mov	r3, r0
 8001eea:	2b00      	cmp	r3, #0
 8001eec:	d001      	beq.n	8001ef2 <MX_TIM1_Init+0x10e>
  {
    Error_Handler();
 8001eee:	f7ff fe11 	bl	8001b14 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8001ef2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001ef6:	2208      	movs	r2, #8
 8001ef8:	4619      	mov	r1, r3
 8001efa:	4814      	ldr	r0, [pc, #80]	@ (8001f4c <MX_TIM1_Init+0x168>)
 8001efc:	f004 f8c4 	bl	8006088 <HAL_TIM_PWM_ConfigChannel>
 8001f00:	4603      	mov	r3, r0
 8001f02:	2b00      	cmp	r3, #0
 8001f04:	d001      	beq.n	8001f0a <MX_TIM1_Init+0x126>
  {
    Error_Handler();
 8001f06:	f7ff fe05 	bl	8001b14 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001f0a:	2300      	movs	r3, #0
 8001f0c:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8001f0e:	2300      	movs	r3, #0
 8001f10:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8001f12:	2300      	movs	r3, #0
 8001f14:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8001f16:	2300      	movs	r3, #0
 8001f18:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8001f1a:	2300      	movs	r3, #0
 8001f1c:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001f1e:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001f22:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8001f24:	2300      	movs	r3, #0
 8001f26:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8001f28:	1d3b      	adds	r3, r7, #4
 8001f2a:	4619      	mov	r1, r3
 8001f2c:	4807      	ldr	r0, [pc, #28]	@ (8001f4c <MX_TIM1_Init+0x168>)
 8001f2e:	f004 fda7 	bl	8006a80 <HAL_TIMEx_ConfigBreakDeadTime>
 8001f32:	4603      	mov	r3, r0
 8001f34:	2b00      	cmp	r3, #0
 8001f36:	d001      	beq.n	8001f3c <MX_TIM1_Init+0x158>
  {
    Error_Handler();
 8001f38:	f7ff fdec 	bl	8001b14 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8001f3c:	4803      	ldr	r0, [pc, #12]	@ (8001f4c <MX_TIM1_Init+0x168>)
 8001f3e:	f000 fa77 	bl	8002430 <HAL_TIM_MspPostInit>

}
 8001f42:	bf00      	nop
 8001f44:	3758      	adds	r7, #88	@ 0x58
 8001f46:	46bd      	mov	sp, r7
 8001f48:	bd80      	pop	{r7, pc}
 8001f4a:	bf00      	nop
 8001f4c:	200008fc 	.word	0x200008fc
 8001f50:	40012c00 	.word	0x40012c00

08001f54 <MX_TIM2_Init>:
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8001f54:	b580      	push	{r7, lr}
 8001f56:	b08e      	sub	sp, #56	@ 0x38
 8001f58:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001f5a:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001f5e:	2200      	movs	r2, #0
 8001f60:	601a      	str	r2, [r3, #0]
 8001f62:	605a      	str	r2, [r3, #4]
 8001f64:	609a      	str	r2, [r3, #8]
 8001f66:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001f68:	f107 0320 	add.w	r3, r7, #32
 8001f6c:	2200      	movs	r2, #0
 8001f6e:	601a      	str	r2, [r3, #0]
 8001f70:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001f72:	1d3b      	adds	r3, r7, #4
 8001f74:	2200      	movs	r2, #0
 8001f76:	601a      	str	r2, [r3, #0]
 8001f78:	605a      	str	r2, [r3, #4]
 8001f7a:	609a      	str	r2, [r3, #8]
 8001f7c:	60da      	str	r2, [r3, #12]
 8001f7e:	611a      	str	r2, [r3, #16]
 8001f80:	615a      	str	r2, [r3, #20]
 8001f82:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001f84:	4b32      	ldr	r3, [pc, #200]	@ (8002050 <MX_TIM2_Init+0xfc>)
 8001f86:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001f8a:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8001f8c:	4b30      	ldr	r3, [pc, #192]	@ (8002050 <MX_TIM2_Init+0xfc>)
 8001f8e:	2200      	movs	r2, #0
 8001f90:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001f92:	4b2f      	ldr	r3, [pc, #188]	@ (8002050 <MX_TIM2_Init+0xfc>)
 8001f94:	2200      	movs	r2, #0
 8001f96:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 89;
 8001f98:	4b2d      	ldr	r3, [pc, #180]	@ (8002050 <MX_TIM2_Init+0xfc>)
 8001f9a:	2259      	movs	r2, #89	@ 0x59
 8001f9c:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001f9e:	4b2c      	ldr	r3, [pc, #176]	@ (8002050 <MX_TIM2_Init+0xfc>)
 8001fa0:	2200      	movs	r2, #0
 8001fa2:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001fa4:	4b2a      	ldr	r3, [pc, #168]	@ (8002050 <MX_TIM2_Init+0xfc>)
 8001fa6:	2200      	movs	r2, #0
 8001fa8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001faa:	4829      	ldr	r0, [pc, #164]	@ (8002050 <MX_TIM2_Init+0xfc>)
 8001fac:	f003 fad6 	bl	800555c <HAL_TIM_Base_Init>
 8001fb0:	4603      	mov	r3, r0
 8001fb2:	2b00      	cmp	r3, #0
 8001fb4:	d001      	beq.n	8001fba <MX_TIM2_Init+0x66>
  {
    Error_Handler();
 8001fb6:	f7ff fdad 	bl	8001b14 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001fba:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001fbe:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001fc0:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001fc4:	4619      	mov	r1, r3
 8001fc6:	4822      	ldr	r0, [pc, #136]	@ (8002050 <MX_TIM2_Init+0xfc>)
 8001fc8:	f004 f920 	bl	800620c <HAL_TIM_ConfigClockSource>
 8001fcc:	4603      	mov	r3, r0
 8001fce:	2b00      	cmp	r3, #0
 8001fd0:	d001      	beq.n	8001fd6 <MX_TIM2_Init+0x82>
  {
    Error_Handler();
 8001fd2:	f7ff fd9f 	bl	8001b14 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8001fd6:	481e      	ldr	r0, [pc, #120]	@ (8002050 <MX_TIM2_Init+0xfc>)
 8001fd8:	f003 fc1c 	bl	8005814 <HAL_TIM_PWM_Init>
 8001fdc:	4603      	mov	r3, r0
 8001fde:	2b00      	cmp	r3, #0
 8001fe0:	d001      	beq.n	8001fe6 <MX_TIM2_Init+0x92>
  {
    Error_Handler();
 8001fe2:	f7ff fd97 	bl	8001b14 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001fe6:	2300      	movs	r3, #0
 8001fe8:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001fea:	2300      	movs	r3, #0
 8001fec:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001fee:	f107 0320 	add.w	r3, r7, #32
 8001ff2:	4619      	mov	r1, r3
 8001ff4:	4816      	ldr	r0, [pc, #88]	@ (8002050 <MX_TIM2_Init+0xfc>)
 8001ff6:	f004 fcd7 	bl	80069a8 <HAL_TIMEx_MasterConfigSynchronization>
 8001ffa:	4603      	mov	r3, r0
 8001ffc:	2b00      	cmp	r3, #0
 8001ffe:	d001      	beq.n	8002004 <MX_TIM2_Init+0xb0>
  {
    Error_Handler();
 8002000:	f7ff fd88 	bl	8001b14 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002004:	2360      	movs	r3, #96	@ 0x60
 8002006:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8002008:	2300      	movs	r3, #0
 800200a:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800200c:	2300      	movs	r3, #0
 800200e:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002010:	2300      	movs	r3, #0
 8002012:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8002014:	1d3b      	adds	r3, r7, #4
 8002016:	2204      	movs	r2, #4
 8002018:	4619      	mov	r1, r3
 800201a:	480d      	ldr	r0, [pc, #52]	@ (8002050 <MX_TIM2_Init+0xfc>)
 800201c:	f004 f834 	bl	8006088 <HAL_TIM_PWM_ConfigChannel>
 8002020:	4603      	mov	r3, r0
 8002022:	2b00      	cmp	r3, #0
 8002024:	d001      	beq.n	800202a <MX_TIM2_Init+0xd6>
  {
    Error_Handler();
 8002026:	f7ff fd75 	bl	8001b14 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 800202a:	1d3b      	adds	r3, r7, #4
 800202c:	220c      	movs	r2, #12
 800202e:	4619      	mov	r1, r3
 8002030:	4807      	ldr	r0, [pc, #28]	@ (8002050 <MX_TIM2_Init+0xfc>)
 8002032:	f004 f829 	bl	8006088 <HAL_TIM_PWM_ConfigChannel>
 8002036:	4603      	mov	r3, r0
 8002038:	2b00      	cmp	r3, #0
 800203a:	d001      	beq.n	8002040 <MX_TIM2_Init+0xec>
  {
    Error_Handler();
 800203c:	f7ff fd6a 	bl	8001b14 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8002040:	4803      	ldr	r0, [pc, #12]	@ (8002050 <MX_TIM2_Init+0xfc>)
 8002042:	f000 f9f5 	bl	8002430 <HAL_TIM_MspPostInit>

}
 8002046:	bf00      	nop
 8002048:	3738      	adds	r7, #56	@ 0x38
 800204a:	46bd      	mov	sp, r7
 800204c:	bd80      	pop	{r7, pc}
 800204e:	bf00      	nop
 8002050:	20000944 	.word	0x20000944

08002054 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8002054:	b580      	push	{r7, lr}
 8002056:	b08e      	sub	sp, #56	@ 0x38
 8002058:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800205a:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800205e:	2200      	movs	r2, #0
 8002060:	601a      	str	r2, [r3, #0]
 8002062:	605a      	str	r2, [r3, #4]
 8002064:	609a      	str	r2, [r3, #8]
 8002066:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002068:	f107 0320 	add.w	r3, r7, #32
 800206c:	2200      	movs	r2, #0
 800206e:	601a      	str	r2, [r3, #0]
 8002070:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002072:	1d3b      	adds	r3, r7, #4
 8002074:	2200      	movs	r2, #0
 8002076:	601a      	str	r2, [r3, #0]
 8002078:	605a      	str	r2, [r3, #4]
 800207a:	609a      	str	r2, [r3, #8]
 800207c:	60da      	str	r2, [r3, #12]
 800207e:	611a      	str	r2, [r3, #16]
 8002080:	615a      	str	r2, [r3, #20]
 8002082:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8002084:	4b3c      	ldr	r3, [pc, #240]	@ (8002178 <MX_TIM3_Init+0x124>)
 8002086:	4a3d      	ldr	r2, [pc, #244]	@ (800217c <MX_TIM3_Init+0x128>)
 8002088:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 71;
 800208a:	4b3b      	ldr	r3, [pc, #236]	@ (8002178 <MX_TIM3_Init+0x124>)
 800208c:	2247      	movs	r2, #71	@ 0x47
 800208e:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002090:	4b39      	ldr	r3, [pc, #228]	@ (8002178 <MX_TIM3_Init+0x124>)
 8002092:	2200      	movs	r2, #0
 8002094:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 99;
 8002096:	4b38      	ldr	r3, [pc, #224]	@ (8002178 <MX_TIM3_Init+0x124>)
 8002098:	2263      	movs	r2, #99	@ 0x63
 800209a:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800209c:	4b36      	ldr	r3, [pc, #216]	@ (8002178 <MX_TIM3_Init+0x124>)
 800209e:	2200      	movs	r2, #0
 80020a0:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80020a2:	4b35      	ldr	r3, [pc, #212]	@ (8002178 <MX_TIM3_Init+0x124>)
 80020a4:	2200      	movs	r2, #0
 80020a6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 80020a8:	4833      	ldr	r0, [pc, #204]	@ (8002178 <MX_TIM3_Init+0x124>)
 80020aa:	f003 fa57 	bl	800555c <HAL_TIM_Base_Init>
 80020ae:	4603      	mov	r3, r0
 80020b0:	2b00      	cmp	r3, #0
 80020b2:	d001      	beq.n	80020b8 <MX_TIM3_Init+0x64>
  {
    Error_Handler();
 80020b4:	f7ff fd2e 	bl	8001b14 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80020b8:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80020bc:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 80020be:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80020c2:	4619      	mov	r1, r3
 80020c4:	482c      	ldr	r0, [pc, #176]	@ (8002178 <MX_TIM3_Init+0x124>)
 80020c6:	f004 f8a1 	bl	800620c <HAL_TIM_ConfigClockSource>
 80020ca:	4603      	mov	r3, r0
 80020cc:	2b00      	cmp	r3, #0
 80020ce:	d001      	beq.n	80020d4 <MX_TIM3_Init+0x80>
  {
    Error_Handler();
 80020d0:	f7ff fd20 	bl	8001b14 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 80020d4:	4828      	ldr	r0, [pc, #160]	@ (8002178 <MX_TIM3_Init+0x124>)
 80020d6:	f003 fb9d 	bl	8005814 <HAL_TIM_PWM_Init>
 80020da:	4603      	mov	r3, r0
 80020dc:	2b00      	cmp	r3, #0
 80020de:	d001      	beq.n	80020e4 <MX_TIM3_Init+0x90>
  {
    Error_Handler();
 80020e0:	f7ff fd18 	bl	8001b14 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80020e4:	2300      	movs	r3, #0
 80020e6:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80020e8:	2300      	movs	r3, #0
 80020ea:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80020ec:	f107 0320 	add.w	r3, r7, #32
 80020f0:	4619      	mov	r1, r3
 80020f2:	4821      	ldr	r0, [pc, #132]	@ (8002178 <MX_TIM3_Init+0x124>)
 80020f4:	f004 fc58 	bl	80069a8 <HAL_TIMEx_MasterConfigSynchronization>
 80020f8:	4603      	mov	r3, r0
 80020fa:	2b00      	cmp	r3, #0
 80020fc:	d001      	beq.n	8002102 <MX_TIM3_Init+0xae>
  {
    Error_Handler();
 80020fe:	f7ff fd09 	bl	8001b14 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002102:	2360      	movs	r3, #96	@ 0x60
 8002104:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8002106:	2300      	movs	r3, #0
 8002108:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800210a:	2300      	movs	r3, #0
 800210c:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800210e:	2300      	movs	r3, #0
 8002110:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002112:	1d3b      	adds	r3, r7, #4
 8002114:	2200      	movs	r2, #0
 8002116:	4619      	mov	r1, r3
 8002118:	4817      	ldr	r0, [pc, #92]	@ (8002178 <MX_TIM3_Init+0x124>)
 800211a:	f003 ffb5 	bl	8006088 <HAL_TIM_PWM_ConfigChannel>
 800211e:	4603      	mov	r3, r0
 8002120:	2b00      	cmp	r3, #0
 8002122:	d001      	beq.n	8002128 <MX_TIM3_Init+0xd4>
  {
    Error_Handler();
 8002124:	f7ff fcf6 	bl	8001b14 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8002128:	1d3b      	adds	r3, r7, #4
 800212a:	2204      	movs	r2, #4
 800212c:	4619      	mov	r1, r3
 800212e:	4812      	ldr	r0, [pc, #72]	@ (8002178 <MX_TIM3_Init+0x124>)
 8002130:	f003 ffaa 	bl	8006088 <HAL_TIM_PWM_ConfigChannel>
 8002134:	4603      	mov	r3, r0
 8002136:	2b00      	cmp	r3, #0
 8002138:	d001      	beq.n	800213e <MX_TIM3_Init+0xea>
  {
    Error_Handler();
 800213a:	f7ff fceb 	bl	8001b14 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 800213e:	1d3b      	adds	r3, r7, #4
 8002140:	2208      	movs	r2, #8
 8002142:	4619      	mov	r1, r3
 8002144:	480c      	ldr	r0, [pc, #48]	@ (8002178 <MX_TIM3_Init+0x124>)
 8002146:	f003 ff9f 	bl	8006088 <HAL_TIM_PWM_ConfigChannel>
 800214a:	4603      	mov	r3, r0
 800214c:	2b00      	cmp	r3, #0
 800214e:	d001      	beq.n	8002154 <MX_TIM3_Init+0x100>
  {
    Error_Handler();
 8002150:	f7ff fce0 	bl	8001b14 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8002154:	1d3b      	adds	r3, r7, #4
 8002156:	220c      	movs	r2, #12
 8002158:	4619      	mov	r1, r3
 800215a:	4807      	ldr	r0, [pc, #28]	@ (8002178 <MX_TIM3_Init+0x124>)
 800215c:	f003 ff94 	bl	8006088 <HAL_TIM_PWM_ConfigChannel>
 8002160:	4603      	mov	r3, r0
 8002162:	2b00      	cmp	r3, #0
 8002164:	d001      	beq.n	800216a <MX_TIM3_Init+0x116>
  {
    Error_Handler();
 8002166:	f7ff fcd5 	bl	8001b14 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 800216a:	4803      	ldr	r0, [pc, #12]	@ (8002178 <MX_TIM3_Init+0x124>)
 800216c:	f000 f960 	bl	8002430 <HAL_TIM_MspPostInit>

}
 8002170:	bf00      	nop
 8002172:	3738      	adds	r7, #56	@ 0x38
 8002174:	46bd      	mov	sp, r7
 8002176:	bd80      	pop	{r7, pc}
 8002178:	2000098c 	.word	0x2000098c
 800217c:	40000400 	.word	0x40000400

08002180 <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 8002180:	b580      	push	{r7, lr}
 8002182:	b08e      	sub	sp, #56	@ 0x38
 8002184:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002186:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800218a:	2200      	movs	r2, #0
 800218c:	601a      	str	r2, [r3, #0]
 800218e:	605a      	str	r2, [r3, #4]
 8002190:	609a      	str	r2, [r3, #8]
 8002192:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002194:	f107 0320 	add.w	r3, r7, #32
 8002198:	2200      	movs	r2, #0
 800219a:	601a      	str	r2, [r3, #0]
 800219c:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800219e:	1d3b      	adds	r3, r7, #4
 80021a0:	2200      	movs	r2, #0
 80021a2:	601a      	str	r2, [r3, #0]
 80021a4:	605a      	str	r2, [r3, #4]
 80021a6:	609a      	str	r2, [r3, #8]
 80021a8:	60da      	str	r2, [r3, #12]
 80021aa:	611a      	str	r2, [r3, #16]
 80021ac:	615a      	str	r2, [r3, #20]
 80021ae:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 80021b0:	4b3c      	ldr	r3, [pc, #240]	@ (80022a4 <MX_TIM4_Init+0x124>)
 80021b2:	4a3d      	ldr	r2, [pc, #244]	@ (80022a8 <MX_TIM4_Init+0x128>)
 80021b4:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 71;
 80021b6:	4b3b      	ldr	r3, [pc, #236]	@ (80022a4 <MX_TIM4_Init+0x124>)
 80021b8:	2247      	movs	r2, #71	@ 0x47
 80021ba:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 80021bc:	4b39      	ldr	r3, [pc, #228]	@ (80022a4 <MX_TIM4_Init+0x124>)
 80021be:	2200      	movs	r2, #0
 80021c0:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 99;
 80021c2:	4b38      	ldr	r3, [pc, #224]	@ (80022a4 <MX_TIM4_Init+0x124>)
 80021c4:	2263      	movs	r2, #99	@ 0x63
 80021c6:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80021c8:	4b36      	ldr	r3, [pc, #216]	@ (80022a4 <MX_TIM4_Init+0x124>)
 80021ca:	2200      	movs	r2, #0
 80021cc:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80021ce:	4b35      	ldr	r3, [pc, #212]	@ (80022a4 <MX_TIM4_Init+0x124>)
 80021d0:	2200      	movs	r2, #0
 80021d2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 80021d4:	4833      	ldr	r0, [pc, #204]	@ (80022a4 <MX_TIM4_Init+0x124>)
 80021d6:	f003 f9c1 	bl	800555c <HAL_TIM_Base_Init>
 80021da:	4603      	mov	r3, r0
 80021dc:	2b00      	cmp	r3, #0
 80021de:	d001      	beq.n	80021e4 <MX_TIM4_Init+0x64>
  {
    Error_Handler();
 80021e0:	f7ff fc98 	bl	8001b14 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80021e4:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80021e8:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 80021ea:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80021ee:	4619      	mov	r1, r3
 80021f0:	482c      	ldr	r0, [pc, #176]	@ (80022a4 <MX_TIM4_Init+0x124>)
 80021f2:	f004 f80b 	bl	800620c <HAL_TIM_ConfigClockSource>
 80021f6:	4603      	mov	r3, r0
 80021f8:	2b00      	cmp	r3, #0
 80021fa:	d001      	beq.n	8002200 <MX_TIM4_Init+0x80>
  {
    Error_Handler();
 80021fc:	f7ff fc8a 	bl	8001b14 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 8002200:	4828      	ldr	r0, [pc, #160]	@ (80022a4 <MX_TIM4_Init+0x124>)
 8002202:	f003 fb07 	bl	8005814 <HAL_TIM_PWM_Init>
 8002206:	4603      	mov	r3, r0
 8002208:	2b00      	cmp	r3, #0
 800220a:	d001      	beq.n	8002210 <MX_TIM4_Init+0x90>
  {
    Error_Handler();
 800220c:	f7ff fc82 	bl	8001b14 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002210:	2300      	movs	r3, #0
 8002212:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002214:	2300      	movs	r3, #0
 8002216:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8002218:	f107 0320 	add.w	r3, r7, #32
 800221c:	4619      	mov	r1, r3
 800221e:	4821      	ldr	r0, [pc, #132]	@ (80022a4 <MX_TIM4_Init+0x124>)
 8002220:	f004 fbc2 	bl	80069a8 <HAL_TIMEx_MasterConfigSynchronization>
 8002224:	4603      	mov	r3, r0
 8002226:	2b00      	cmp	r3, #0
 8002228:	d001      	beq.n	800222e <MX_TIM4_Init+0xae>
  {
    Error_Handler();
 800222a:	f7ff fc73 	bl	8001b14 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800222e:	2360      	movs	r3, #96	@ 0x60
 8002230:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8002232:	2300      	movs	r3, #0
 8002234:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002236:	2300      	movs	r3, #0
 8002238:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800223a:	2300      	movs	r3, #0
 800223c:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800223e:	1d3b      	adds	r3, r7, #4
 8002240:	2200      	movs	r2, #0
 8002242:	4619      	mov	r1, r3
 8002244:	4817      	ldr	r0, [pc, #92]	@ (80022a4 <MX_TIM4_Init+0x124>)
 8002246:	f003 ff1f 	bl	8006088 <HAL_TIM_PWM_ConfigChannel>
 800224a:	4603      	mov	r3, r0
 800224c:	2b00      	cmp	r3, #0
 800224e:	d001      	beq.n	8002254 <MX_TIM4_Init+0xd4>
  {
    Error_Handler();
 8002250:	f7ff fc60 	bl	8001b14 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8002254:	1d3b      	adds	r3, r7, #4
 8002256:	2204      	movs	r2, #4
 8002258:	4619      	mov	r1, r3
 800225a:	4812      	ldr	r0, [pc, #72]	@ (80022a4 <MX_TIM4_Init+0x124>)
 800225c:	f003 ff14 	bl	8006088 <HAL_TIM_PWM_ConfigChannel>
 8002260:	4603      	mov	r3, r0
 8002262:	2b00      	cmp	r3, #0
 8002264:	d001      	beq.n	800226a <MX_TIM4_Init+0xea>
  {
    Error_Handler();
 8002266:	f7ff fc55 	bl	8001b14 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 800226a:	1d3b      	adds	r3, r7, #4
 800226c:	2208      	movs	r2, #8
 800226e:	4619      	mov	r1, r3
 8002270:	480c      	ldr	r0, [pc, #48]	@ (80022a4 <MX_TIM4_Init+0x124>)
 8002272:	f003 ff09 	bl	8006088 <HAL_TIM_PWM_ConfigChannel>
 8002276:	4603      	mov	r3, r0
 8002278:	2b00      	cmp	r3, #0
 800227a:	d001      	beq.n	8002280 <MX_TIM4_Init+0x100>
  {
    Error_Handler();
 800227c:	f7ff fc4a 	bl	8001b14 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8002280:	1d3b      	adds	r3, r7, #4
 8002282:	220c      	movs	r2, #12
 8002284:	4619      	mov	r1, r3
 8002286:	4807      	ldr	r0, [pc, #28]	@ (80022a4 <MX_TIM4_Init+0x124>)
 8002288:	f003 fefe 	bl	8006088 <HAL_TIM_PWM_ConfigChannel>
 800228c:	4603      	mov	r3, r0
 800228e:	2b00      	cmp	r3, #0
 8002290:	d001      	beq.n	8002296 <MX_TIM4_Init+0x116>
  {
    Error_Handler();
 8002292:	f7ff fc3f 	bl	8001b14 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */
  HAL_TIM_MspPostInit(&htim4);
 8002296:	4803      	ldr	r0, [pc, #12]	@ (80022a4 <MX_TIM4_Init+0x124>)
 8002298:	f000 f8ca 	bl	8002430 <HAL_TIM_MspPostInit>

}
 800229c:	bf00      	nop
 800229e:	3738      	adds	r7, #56	@ 0x38
 80022a0:	46bd      	mov	sp, r7
 80022a2:	bd80      	pop	{r7, pc}
 80022a4:	200009d4 	.word	0x200009d4
 80022a8:	40000800 	.word	0x40000800

080022ac <MX_TIM5_Init>:
/* TIM5 init function */
void MX_TIM5_Init(void)
{
 80022ac:	b580      	push	{r7, lr}
 80022ae:	b086      	sub	sp, #24
 80022b0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80022b2:	f107 0308 	add.w	r3, r7, #8
 80022b6:	2200      	movs	r2, #0
 80022b8:	601a      	str	r2, [r3, #0]
 80022ba:	605a      	str	r2, [r3, #4]
 80022bc:	609a      	str	r2, [r3, #8]
 80022be:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80022c0:	463b      	mov	r3, r7
 80022c2:	2200      	movs	r2, #0
 80022c4:	601a      	str	r2, [r3, #0]
 80022c6:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 80022c8:	4b1d      	ldr	r3, [pc, #116]	@ (8002340 <MX_TIM5_Init+0x94>)
 80022ca:	4a1e      	ldr	r2, [pc, #120]	@ (8002344 <MX_TIM5_Init+0x98>)
 80022cc:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 71;
 80022ce:	4b1c      	ldr	r3, [pc, #112]	@ (8002340 <MX_TIM5_Init+0x94>)
 80022d0:	2247      	movs	r2, #71	@ 0x47
 80022d2:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 80022d4:	4b1a      	ldr	r3, [pc, #104]	@ (8002340 <MX_TIM5_Init+0x94>)
 80022d6:	2200      	movs	r2, #0
 80022d8:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 49999;
 80022da:	4b19      	ldr	r3, [pc, #100]	@ (8002340 <MX_TIM5_Init+0x94>)
 80022dc:	f24c 324f 	movw	r2, #49999	@ 0xc34f
 80022e0:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80022e2:	4b17      	ldr	r3, [pc, #92]	@ (8002340 <MX_TIM5_Init+0x94>)
 80022e4:	2200      	movs	r2, #0
 80022e6:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80022e8:	4b15      	ldr	r3, [pc, #84]	@ (8002340 <MX_TIM5_Init+0x94>)
 80022ea:	2200      	movs	r2, #0
 80022ec:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 80022ee:	4814      	ldr	r0, [pc, #80]	@ (8002340 <MX_TIM5_Init+0x94>)
 80022f0:	f003 f934 	bl	800555c <HAL_TIM_Base_Init>
 80022f4:	4603      	mov	r3, r0
 80022f6:	2b00      	cmp	r3, #0
 80022f8:	d001      	beq.n	80022fe <MX_TIM5_Init+0x52>
  {
    Error_Handler();
 80022fa:	f7ff fc0b 	bl	8001b14 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80022fe:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002302:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 8002304:	f107 0308 	add.w	r3, r7, #8
 8002308:	4619      	mov	r1, r3
 800230a:	480d      	ldr	r0, [pc, #52]	@ (8002340 <MX_TIM5_Init+0x94>)
 800230c:	f003 ff7e 	bl	800620c <HAL_TIM_ConfigClockSource>
 8002310:	4603      	mov	r3, r0
 8002312:	2b00      	cmp	r3, #0
 8002314:	d001      	beq.n	800231a <MX_TIM5_Init+0x6e>
  {
    Error_Handler();
 8002316:	f7ff fbfd 	bl	8001b14 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800231a:	2300      	movs	r3, #0
 800231c:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800231e:	2300      	movs	r3, #0
 8002320:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 8002322:	463b      	mov	r3, r7
 8002324:	4619      	mov	r1, r3
 8002326:	4806      	ldr	r0, [pc, #24]	@ (8002340 <MX_TIM5_Init+0x94>)
 8002328:	f004 fb3e 	bl	80069a8 <HAL_TIMEx_MasterConfigSynchronization>
 800232c:	4603      	mov	r3, r0
 800232e:	2b00      	cmp	r3, #0
 8002330:	d001      	beq.n	8002336 <MX_TIM5_Init+0x8a>
  {
    Error_Handler();
 8002332:	f7ff fbef 	bl	8001b14 <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */

}
 8002336:	bf00      	nop
 8002338:	3718      	adds	r7, #24
 800233a:	46bd      	mov	sp, r7
 800233c:	bd80      	pop	{r7, pc}
 800233e:	bf00      	nop
 8002340:	20000a1c 	.word	0x20000a1c
 8002344:	40000c00 	.word	0x40000c00

08002348 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8002348:	b580      	push	{r7, lr}
 800234a:	b088      	sub	sp, #32
 800234c:	af00      	add	r7, sp, #0
 800234e:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM1)
 8002350:	687b      	ldr	r3, [r7, #4]
 8002352:	681b      	ldr	r3, [r3, #0]
 8002354:	4a31      	ldr	r2, [pc, #196]	@ (800241c <HAL_TIM_Base_MspInit+0xd4>)
 8002356:	4293      	cmp	r3, r2
 8002358:	d10c      	bne.n	8002374 <HAL_TIM_Base_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 800235a:	4b31      	ldr	r3, [pc, #196]	@ (8002420 <HAL_TIM_Base_MspInit+0xd8>)
 800235c:	699b      	ldr	r3, [r3, #24]
 800235e:	4a30      	ldr	r2, [pc, #192]	@ (8002420 <HAL_TIM_Base_MspInit+0xd8>)
 8002360:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8002364:	6193      	str	r3, [r2, #24]
 8002366:	4b2e      	ldr	r3, [pc, #184]	@ (8002420 <HAL_TIM_Base_MspInit+0xd8>)
 8002368:	699b      	ldr	r3, [r3, #24]
 800236a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800236e:	61fb      	str	r3, [r7, #28]
 8002370:	69fb      	ldr	r3, [r7, #28]
    HAL_NVIC_EnableIRQ(TIM5_IRQn);
  /* USER CODE BEGIN TIM5_MspInit 1 */

  /* USER CODE END TIM5_MspInit 1 */
  }
}
 8002372:	e04e      	b.n	8002412 <HAL_TIM_Base_MspInit+0xca>
  else if(tim_baseHandle->Instance==TIM2)
 8002374:	687b      	ldr	r3, [r7, #4]
 8002376:	681b      	ldr	r3, [r3, #0]
 8002378:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800237c:	d10c      	bne.n	8002398 <HAL_TIM_Base_MspInit+0x50>
    __HAL_RCC_TIM2_CLK_ENABLE();
 800237e:	4b28      	ldr	r3, [pc, #160]	@ (8002420 <HAL_TIM_Base_MspInit+0xd8>)
 8002380:	69db      	ldr	r3, [r3, #28]
 8002382:	4a27      	ldr	r2, [pc, #156]	@ (8002420 <HAL_TIM_Base_MspInit+0xd8>)
 8002384:	f043 0301 	orr.w	r3, r3, #1
 8002388:	61d3      	str	r3, [r2, #28]
 800238a:	4b25      	ldr	r3, [pc, #148]	@ (8002420 <HAL_TIM_Base_MspInit+0xd8>)
 800238c:	69db      	ldr	r3, [r3, #28]
 800238e:	f003 0301 	and.w	r3, r3, #1
 8002392:	61bb      	str	r3, [r7, #24]
 8002394:	69bb      	ldr	r3, [r7, #24]
}
 8002396:	e03c      	b.n	8002412 <HAL_TIM_Base_MspInit+0xca>
  else if(tim_baseHandle->Instance==TIM3)
 8002398:	687b      	ldr	r3, [r7, #4]
 800239a:	681b      	ldr	r3, [r3, #0]
 800239c:	4a21      	ldr	r2, [pc, #132]	@ (8002424 <HAL_TIM_Base_MspInit+0xdc>)
 800239e:	4293      	cmp	r3, r2
 80023a0:	d10c      	bne.n	80023bc <HAL_TIM_Base_MspInit+0x74>
    __HAL_RCC_TIM3_CLK_ENABLE();
 80023a2:	4b1f      	ldr	r3, [pc, #124]	@ (8002420 <HAL_TIM_Base_MspInit+0xd8>)
 80023a4:	69db      	ldr	r3, [r3, #28]
 80023a6:	4a1e      	ldr	r2, [pc, #120]	@ (8002420 <HAL_TIM_Base_MspInit+0xd8>)
 80023a8:	f043 0302 	orr.w	r3, r3, #2
 80023ac:	61d3      	str	r3, [r2, #28]
 80023ae:	4b1c      	ldr	r3, [pc, #112]	@ (8002420 <HAL_TIM_Base_MspInit+0xd8>)
 80023b0:	69db      	ldr	r3, [r3, #28]
 80023b2:	f003 0302 	and.w	r3, r3, #2
 80023b6:	617b      	str	r3, [r7, #20]
 80023b8:	697b      	ldr	r3, [r7, #20]
}
 80023ba:	e02a      	b.n	8002412 <HAL_TIM_Base_MspInit+0xca>
  else if(tim_baseHandle->Instance==TIM4)
 80023bc:	687b      	ldr	r3, [r7, #4]
 80023be:	681b      	ldr	r3, [r3, #0]
 80023c0:	4a19      	ldr	r2, [pc, #100]	@ (8002428 <HAL_TIM_Base_MspInit+0xe0>)
 80023c2:	4293      	cmp	r3, r2
 80023c4:	d10c      	bne.n	80023e0 <HAL_TIM_Base_MspInit+0x98>
    __HAL_RCC_TIM4_CLK_ENABLE();
 80023c6:	4b16      	ldr	r3, [pc, #88]	@ (8002420 <HAL_TIM_Base_MspInit+0xd8>)
 80023c8:	69db      	ldr	r3, [r3, #28]
 80023ca:	4a15      	ldr	r2, [pc, #84]	@ (8002420 <HAL_TIM_Base_MspInit+0xd8>)
 80023cc:	f043 0304 	orr.w	r3, r3, #4
 80023d0:	61d3      	str	r3, [r2, #28]
 80023d2:	4b13      	ldr	r3, [pc, #76]	@ (8002420 <HAL_TIM_Base_MspInit+0xd8>)
 80023d4:	69db      	ldr	r3, [r3, #28]
 80023d6:	f003 0304 	and.w	r3, r3, #4
 80023da:	613b      	str	r3, [r7, #16]
 80023dc:	693b      	ldr	r3, [r7, #16]
}
 80023de:	e018      	b.n	8002412 <HAL_TIM_Base_MspInit+0xca>
  else if(tim_baseHandle->Instance==TIM5)
 80023e0:	687b      	ldr	r3, [r7, #4]
 80023e2:	681b      	ldr	r3, [r3, #0]
 80023e4:	4a11      	ldr	r2, [pc, #68]	@ (800242c <HAL_TIM_Base_MspInit+0xe4>)
 80023e6:	4293      	cmp	r3, r2
 80023e8:	d113      	bne.n	8002412 <HAL_TIM_Base_MspInit+0xca>
    __HAL_RCC_TIM5_CLK_ENABLE();
 80023ea:	4b0d      	ldr	r3, [pc, #52]	@ (8002420 <HAL_TIM_Base_MspInit+0xd8>)
 80023ec:	69db      	ldr	r3, [r3, #28]
 80023ee:	4a0c      	ldr	r2, [pc, #48]	@ (8002420 <HAL_TIM_Base_MspInit+0xd8>)
 80023f0:	f043 0308 	orr.w	r3, r3, #8
 80023f4:	61d3      	str	r3, [r2, #28]
 80023f6:	4b0a      	ldr	r3, [pc, #40]	@ (8002420 <HAL_TIM_Base_MspInit+0xd8>)
 80023f8:	69db      	ldr	r3, [r3, #28]
 80023fa:	f003 0308 	and.w	r3, r3, #8
 80023fe:	60fb      	str	r3, [r7, #12]
 8002400:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM5_IRQn, 14, 0);
 8002402:	2200      	movs	r2, #0
 8002404:	210e      	movs	r1, #14
 8002406:	2032      	movs	r0, #50	@ 0x32
 8002408:	f001 fd63 	bl	8003ed2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM5_IRQn);
 800240c:	2032      	movs	r0, #50	@ 0x32
 800240e:	f001 fd7c 	bl	8003f0a <HAL_NVIC_EnableIRQ>
}
 8002412:	bf00      	nop
 8002414:	3720      	adds	r7, #32
 8002416:	46bd      	mov	sp, r7
 8002418:	bd80      	pop	{r7, pc}
 800241a:	bf00      	nop
 800241c:	40012c00 	.word	0x40012c00
 8002420:	40021000 	.word	0x40021000
 8002424:	40000400 	.word	0x40000400
 8002428:	40000800 	.word	0x40000800
 800242c:	40000c00 	.word	0x40000c00

08002430 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8002430:	b580      	push	{r7, lr}
 8002432:	b08c      	sub	sp, #48	@ 0x30
 8002434:	af00      	add	r7, sp, #0
 8002436:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002438:	f107 0318 	add.w	r3, r7, #24
 800243c:	2200      	movs	r2, #0
 800243e:	601a      	str	r2, [r3, #0]
 8002440:	605a      	str	r2, [r3, #4]
 8002442:	609a      	str	r2, [r3, #8]
 8002444:	60da      	str	r2, [r3, #12]
  if(timHandle->Instance==TIM1)
 8002446:	687b      	ldr	r3, [r7, #4]
 8002448:	681b      	ldr	r3, [r3, #0]
 800244a:	4a50      	ldr	r2, [pc, #320]	@ (800258c <HAL_TIM_MspPostInit+0x15c>)
 800244c:	4293      	cmp	r3, r2
 800244e:	d119      	bne.n	8002484 <HAL_TIM_MspPostInit+0x54>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002450:	4b4f      	ldr	r3, [pc, #316]	@ (8002590 <HAL_TIM_MspPostInit+0x160>)
 8002452:	699b      	ldr	r3, [r3, #24]
 8002454:	4a4e      	ldr	r2, [pc, #312]	@ (8002590 <HAL_TIM_MspPostInit+0x160>)
 8002456:	f043 0304 	orr.w	r3, r3, #4
 800245a:	6193      	str	r3, [r2, #24]
 800245c:	4b4c      	ldr	r3, [pc, #304]	@ (8002590 <HAL_TIM_MspPostInit+0x160>)
 800245e:	699b      	ldr	r3, [r3, #24]
 8002460:	f003 0304 	and.w	r3, r3, #4
 8002464:	617b      	str	r3, [r7, #20]
 8002466:	697b      	ldr	r3, [r7, #20]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    PA10     ------> TIM1_CH3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10;
 8002468:	f44f 63e0 	mov.w	r3, #1792	@ 0x700
 800246c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800246e:	2302      	movs	r3, #2
 8002470:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002472:	2302      	movs	r3, #2
 8002474:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002476:	f107 0318 	add.w	r3, r7, #24
 800247a:	4619      	mov	r1, r3
 800247c:	4845      	ldr	r0, [pc, #276]	@ (8002594 <HAL_TIM_MspPostInit+0x164>)
 800247e:	f002 f9e3 	bl	8004848 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM4_MspPostInit 1 */

  /* USER CODE END TIM4_MspPostInit 1 */
  }

}
 8002482:	e07f      	b.n	8002584 <HAL_TIM_MspPostInit+0x154>
  else if(timHandle->Instance==TIM2)
 8002484:	687b      	ldr	r3, [r7, #4]
 8002486:	681b      	ldr	r3, [r3, #0]
 8002488:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800248c:	d12b      	bne.n	80024e6 <HAL_TIM_MspPostInit+0xb6>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800248e:	4b40      	ldr	r3, [pc, #256]	@ (8002590 <HAL_TIM_MspPostInit+0x160>)
 8002490:	699b      	ldr	r3, [r3, #24]
 8002492:	4a3f      	ldr	r2, [pc, #252]	@ (8002590 <HAL_TIM_MspPostInit+0x160>)
 8002494:	f043 0308 	orr.w	r3, r3, #8
 8002498:	6193      	str	r3, [r2, #24]
 800249a:	4b3d      	ldr	r3, [pc, #244]	@ (8002590 <HAL_TIM_MspPostInit+0x160>)
 800249c:	699b      	ldr	r3, [r3, #24]
 800249e:	f003 0308 	and.w	r3, r3, #8
 80024a2:	613b      	str	r3, [r7, #16]
 80024a4:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_3;
 80024a6:	f640 0308 	movw	r3, #2056	@ 0x808
 80024aa:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80024ac:	2302      	movs	r3, #2
 80024ae:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80024b0:	2302      	movs	r3, #2
 80024b2:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80024b4:	f107 0318 	add.w	r3, r7, #24
 80024b8:	4619      	mov	r1, r3
 80024ba:	4837      	ldr	r0, [pc, #220]	@ (8002598 <HAL_TIM_MspPostInit+0x168>)
 80024bc:	f002 f9c4 	bl	8004848 <HAL_GPIO_Init>
    __HAL_AFIO_REMAP_TIM2_ENABLE();
 80024c0:	4b36      	ldr	r3, [pc, #216]	@ (800259c <HAL_TIM_MspPostInit+0x16c>)
 80024c2:	685b      	ldr	r3, [r3, #4]
 80024c4:	62bb      	str	r3, [r7, #40]	@ 0x28
 80024c6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80024c8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80024cc:	62bb      	str	r3, [r7, #40]	@ 0x28
 80024ce:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80024d0:	f043 63e0 	orr.w	r3, r3, #117440512	@ 0x7000000
 80024d4:	62bb      	str	r3, [r7, #40]	@ 0x28
 80024d6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80024d8:	f443 7340 	orr.w	r3, r3, #768	@ 0x300
 80024dc:	62bb      	str	r3, [r7, #40]	@ 0x28
 80024de:	4a2f      	ldr	r2, [pc, #188]	@ (800259c <HAL_TIM_MspPostInit+0x16c>)
 80024e0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80024e2:	6053      	str	r3, [r2, #4]
}
 80024e4:	e04e      	b.n	8002584 <HAL_TIM_MspPostInit+0x154>
  else if(timHandle->Instance==TIM3)
 80024e6:	687b      	ldr	r3, [r7, #4]
 80024e8:	681b      	ldr	r3, [r3, #0]
 80024ea:	4a2d      	ldr	r2, [pc, #180]	@ (80025a0 <HAL_TIM_MspPostInit+0x170>)
 80024ec:	4293      	cmp	r3, r2
 80024ee:	d12b      	bne.n	8002548 <HAL_TIM_MspPostInit+0x118>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80024f0:	4b27      	ldr	r3, [pc, #156]	@ (8002590 <HAL_TIM_MspPostInit+0x160>)
 80024f2:	699b      	ldr	r3, [r3, #24]
 80024f4:	4a26      	ldr	r2, [pc, #152]	@ (8002590 <HAL_TIM_MspPostInit+0x160>)
 80024f6:	f043 0310 	orr.w	r3, r3, #16
 80024fa:	6193      	str	r3, [r2, #24]
 80024fc:	4b24      	ldr	r3, [pc, #144]	@ (8002590 <HAL_TIM_MspPostInit+0x160>)
 80024fe:	699b      	ldr	r3, [r3, #24]
 8002500:	f003 0310 	and.w	r3, r3, #16
 8002504:	60fb      	str	r3, [r7, #12]
 8002506:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9;
 8002508:	f44f 7370 	mov.w	r3, #960	@ 0x3c0
 800250c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800250e:	2302      	movs	r3, #2
 8002510:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002512:	2302      	movs	r3, #2
 8002514:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002516:	f107 0318 	add.w	r3, r7, #24
 800251a:	4619      	mov	r1, r3
 800251c:	4821      	ldr	r0, [pc, #132]	@ (80025a4 <HAL_TIM_MspPostInit+0x174>)
 800251e:	f002 f993 	bl	8004848 <HAL_GPIO_Init>
    __HAL_AFIO_REMAP_TIM3_ENABLE();
 8002522:	4b1e      	ldr	r3, [pc, #120]	@ (800259c <HAL_TIM_MspPostInit+0x16c>)
 8002524:	685b      	ldr	r3, [r3, #4]
 8002526:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002528:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800252a:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 800252e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002530:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002532:	f043 63e0 	orr.w	r3, r3, #117440512	@ 0x7000000
 8002536:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002538:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800253a:	f443 6340 	orr.w	r3, r3, #3072	@ 0xc00
 800253e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002540:	4a16      	ldr	r2, [pc, #88]	@ (800259c <HAL_TIM_MspPostInit+0x16c>)
 8002542:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002544:	6053      	str	r3, [r2, #4]
}
 8002546:	e01d      	b.n	8002584 <HAL_TIM_MspPostInit+0x154>
  else if(timHandle->Instance==TIM4)
 8002548:	687b      	ldr	r3, [r7, #4]
 800254a:	681b      	ldr	r3, [r3, #0]
 800254c:	4a16      	ldr	r2, [pc, #88]	@ (80025a8 <HAL_TIM_MspPostInit+0x178>)
 800254e:	4293      	cmp	r3, r2
 8002550:	d118      	bne.n	8002584 <HAL_TIM_MspPostInit+0x154>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002552:	4b0f      	ldr	r3, [pc, #60]	@ (8002590 <HAL_TIM_MspPostInit+0x160>)
 8002554:	699b      	ldr	r3, [r3, #24]
 8002556:	4a0e      	ldr	r2, [pc, #56]	@ (8002590 <HAL_TIM_MspPostInit+0x160>)
 8002558:	f043 0308 	orr.w	r3, r3, #8
 800255c:	6193      	str	r3, [r2, #24]
 800255e:	4b0c      	ldr	r3, [pc, #48]	@ (8002590 <HAL_TIM_MspPostInit+0x160>)
 8002560:	699b      	ldr	r3, [r3, #24]
 8002562:	f003 0308 	and.w	r3, r3, #8
 8002566:	60bb      	str	r3, [r7, #8]
 8002568:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9;
 800256a:	f44f 7370 	mov.w	r3, #960	@ 0x3c0
 800256e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002570:	2302      	movs	r3, #2
 8002572:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002574:	2302      	movs	r3, #2
 8002576:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002578:	f107 0318 	add.w	r3, r7, #24
 800257c:	4619      	mov	r1, r3
 800257e:	4806      	ldr	r0, [pc, #24]	@ (8002598 <HAL_TIM_MspPostInit+0x168>)
 8002580:	f002 f962 	bl	8004848 <HAL_GPIO_Init>
}
 8002584:	bf00      	nop
 8002586:	3730      	adds	r7, #48	@ 0x30
 8002588:	46bd      	mov	sp, r7
 800258a:	bd80      	pop	{r7, pc}
 800258c:	40012c00 	.word	0x40012c00
 8002590:	40021000 	.word	0x40021000
 8002594:	40010800 	.word	0x40010800
 8002598:	40010c00 	.word	0x40010c00
 800259c:	40010000 	.word	0x40010000
 80025a0:	40000400 	.word	0x40000400
 80025a4:	40011000 	.word	0x40011000
 80025a8:	40000800 	.word	0x40000800

080025ac <MX_UART5_Init>:

UART_HandleTypeDef huart5;

/* UART5 init function */
void MX_UART5_Init(void)
{
 80025ac:	b580      	push	{r7, lr}
 80025ae:	af00      	add	r7, sp, #0
  /* USER CODE END UART5_Init 0 */

  /* USER CODE BEGIN UART5_Init 1 */

  /* USER CODE END UART5_Init 1 */
  huart5.Instance = UART5;
 80025b0:	4b11      	ldr	r3, [pc, #68]	@ (80025f8 <MX_UART5_Init+0x4c>)
 80025b2:	4a12      	ldr	r2, [pc, #72]	@ (80025fc <MX_UART5_Init+0x50>)
 80025b4:	601a      	str	r2, [r3, #0]
  huart5.Init.BaudRate = 115200;
 80025b6:	4b10      	ldr	r3, [pc, #64]	@ (80025f8 <MX_UART5_Init+0x4c>)
 80025b8:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80025bc:	605a      	str	r2, [r3, #4]
  huart5.Init.WordLength = UART_WORDLENGTH_8B;
 80025be:	4b0e      	ldr	r3, [pc, #56]	@ (80025f8 <MX_UART5_Init+0x4c>)
 80025c0:	2200      	movs	r2, #0
 80025c2:	609a      	str	r2, [r3, #8]
  huart5.Init.StopBits = UART_STOPBITS_1;
 80025c4:	4b0c      	ldr	r3, [pc, #48]	@ (80025f8 <MX_UART5_Init+0x4c>)
 80025c6:	2200      	movs	r2, #0
 80025c8:	60da      	str	r2, [r3, #12]
  huart5.Init.Parity = UART_PARITY_NONE;
 80025ca:	4b0b      	ldr	r3, [pc, #44]	@ (80025f8 <MX_UART5_Init+0x4c>)
 80025cc:	2200      	movs	r2, #0
 80025ce:	611a      	str	r2, [r3, #16]
  huart5.Init.Mode = UART_MODE_TX_RX;
 80025d0:	4b09      	ldr	r3, [pc, #36]	@ (80025f8 <MX_UART5_Init+0x4c>)
 80025d2:	220c      	movs	r2, #12
 80025d4:	615a      	str	r2, [r3, #20]
  huart5.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80025d6:	4b08      	ldr	r3, [pc, #32]	@ (80025f8 <MX_UART5_Init+0x4c>)
 80025d8:	2200      	movs	r2, #0
 80025da:	619a      	str	r2, [r3, #24]
  huart5.Init.OverSampling = UART_OVERSAMPLING_16;
 80025dc:	4b06      	ldr	r3, [pc, #24]	@ (80025f8 <MX_UART5_Init+0x4c>)
 80025de:	2200      	movs	r2, #0
 80025e0:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart5) != HAL_OK)
 80025e2:	4805      	ldr	r0, [pc, #20]	@ (80025f8 <MX_UART5_Init+0x4c>)
 80025e4:	f004 faaf 	bl	8006b46 <HAL_UART_Init>
 80025e8:	4603      	mov	r3, r0
 80025ea:	2b00      	cmp	r3, #0
 80025ec:	d001      	beq.n	80025f2 <MX_UART5_Init+0x46>
  {
    Error_Handler();
 80025ee:	f7ff fa91 	bl	8001b14 <Error_Handler>
  }
  /* USER CODE BEGIN UART5_Init 2 */

  /* USER CODE END UART5_Init 2 */

}
 80025f2:	bf00      	nop
 80025f4:	bd80      	pop	{r7, pc}
 80025f6:	bf00      	nop
 80025f8:	20000a64 	.word	0x20000a64
 80025fc:	40005000 	.word	0x40005000

08002600 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8002600:	b580      	push	{r7, lr}
 8002602:	b08a      	sub	sp, #40	@ 0x28
 8002604:	af00      	add	r7, sp, #0
 8002606:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002608:	f107 0318 	add.w	r3, r7, #24
 800260c:	2200      	movs	r2, #0
 800260e:	601a      	str	r2, [r3, #0]
 8002610:	605a      	str	r2, [r3, #4]
 8002612:	609a      	str	r2, [r3, #8]
 8002614:	60da      	str	r2, [r3, #12]
  if(uartHandle->Instance==UART5)
 8002616:	687b      	ldr	r3, [r7, #4]
 8002618:	681b      	ldr	r3, [r3, #0]
 800261a:	4a26      	ldr	r2, [pc, #152]	@ (80026b4 <HAL_UART_MspInit+0xb4>)
 800261c:	4293      	cmp	r3, r2
 800261e:	d144      	bne.n	80026aa <HAL_UART_MspInit+0xaa>
  {
  /* USER CODE BEGIN UART5_MspInit 0 */

  /* USER CODE END UART5_MspInit 0 */
    /* UART5 clock enable */
    __HAL_RCC_UART5_CLK_ENABLE();
 8002620:	4b25      	ldr	r3, [pc, #148]	@ (80026b8 <HAL_UART_MspInit+0xb8>)
 8002622:	69db      	ldr	r3, [r3, #28]
 8002624:	4a24      	ldr	r2, [pc, #144]	@ (80026b8 <HAL_UART_MspInit+0xb8>)
 8002626:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800262a:	61d3      	str	r3, [r2, #28]
 800262c:	4b22      	ldr	r3, [pc, #136]	@ (80026b8 <HAL_UART_MspInit+0xb8>)
 800262e:	69db      	ldr	r3, [r3, #28]
 8002630:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002634:	617b      	str	r3, [r7, #20]
 8002636:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002638:	4b1f      	ldr	r3, [pc, #124]	@ (80026b8 <HAL_UART_MspInit+0xb8>)
 800263a:	699b      	ldr	r3, [r3, #24]
 800263c:	4a1e      	ldr	r2, [pc, #120]	@ (80026b8 <HAL_UART_MspInit+0xb8>)
 800263e:	f043 0310 	orr.w	r3, r3, #16
 8002642:	6193      	str	r3, [r2, #24]
 8002644:	4b1c      	ldr	r3, [pc, #112]	@ (80026b8 <HAL_UART_MspInit+0xb8>)
 8002646:	699b      	ldr	r3, [r3, #24]
 8002648:	f003 0310 	and.w	r3, r3, #16
 800264c:	613b      	str	r3, [r7, #16]
 800264e:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8002650:	4b19      	ldr	r3, [pc, #100]	@ (80026b8 <HAL_UART_MspInit+0xb8>)
 8002652:	699b      	ldr	r3, [r3, #24]
 8002654:	4a18      	ldr	r2, [pc, #96]	@ (80026b8 <HAL_UART_MspInit+0xb8>)
 8002656:	f043 0320 	orr.w	r3, r3, #32
 800265a:	6193      	str	r3, [r2, #24]
 800265c:	4b16      	ldr	r3, [pc, #88]	@ (80026b8 <HAL_UART_MspInit+0xb8>)
 800265e:	699b      	ldr	r3, [r3, #24]
 8002660:	f003 0320 	and.w	r3, r3, #32
 8002664:	60fb      	str	r3, [r7, #12]
 8002666:	68fb      	ldr	r3, [r7, #12]
    /**UART5 GPIO Configuration
    PC12     ------> UART5_TX
    PD2     ------> UART5_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_12;
 8002668:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800266c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800266e:	2302      	movs	r3, #2
 8002670:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002672:	2303      	movs	r3, #3
 8002674:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002676:	f107 0318 	add.w	r3, r7, #24
 800267a:	4619      	mov	r1, r3
 800267c:	480f      	ldr	r0, [pc, #60]	@ (80026bc <HAL_UART_MspInit+0xbc>)
 800267e:	f002 f8e3 	bl	8004848 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8002682:	2304      	movs	r3, #4
 8002684:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002686:	2300      	movs	r3, #0
 8002688:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800268a:	2301      	movs	r3, #1
 800268c:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800268e:	f107 0318 	add.w	r3, r7, #24
 8002692:	4619      	mov	r1, r3
 8002694:	480a      	ldr	r0, [pc, #40]	@ (80026c0 <HAL_UART_MspInit+0xc0>)
 8002696:	f002 f8d7 	bl	8004848 <HAL_GPIO_Init>

    /* UART5 interrupt Init */
    HAL_NVIC_SetPriority(UART5_IRQn, 2, 0);
 800269a:	2200      	movs	r2, #0
 800269c:	2102      	movs	r1, #2
 800269e:	2035      	movs	r0, #53	@ 0x35
 80026a0:	f001 fc17 	bl	8003ed2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(UART5_IRQn);
 80026a4:	2035      	movs	r0, #53	@ 0x35
 80026a6:	f001 fc30 	bl	8003f0a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN UART5_MspInit 1 */

  /* USER CODE END UART5_MspInit 1 */
  }
}
 80026aa:	bf00      	nop
 80026ac:	3728      	adds	r7, #40	@ 0x28
 80026ae:	46bd      	mov	sp, r7
 80026b0:	bd80      	pop	{r7, pc}
 80026b2:	bf00      	nop
 80026b4:	40005000 	.word	0x40005000
 80026b8:	40021000 	.word	0x40021000
 80026bc:	40011000 	.word	0x40011000
 80026c0:	40011400 	.word	0x40011400

080026c4 <Reset_Handler>:
 80026c4:	f7ff fb88 	bl	8001dd8 <SystemInit>
 80026c8:	480b      	ldr	r0, [pc, #44]	@ (80026f8 <LoopFillZerobss+0xe>)
 80026ca:	490c      	ldr	r1, [pc, #48]	@ (80026fc <LoopFillZerobss+0x12>)
 80026cc:	4a0c      	ldr	r2, [pc, #48]	@ (8002700 <LoopFillZerobss+0x16>)
 80026ce:	2300      	movs	r3, #0
 80026d0:	e002      	b.n	80026d8 <LoopCopyDataInit>

080026d2 <CopyDataInit>:
 80026d2:	58d4      	ldr	r4, [r2, r3]
 80026d4:	50c4      	str	r4, [r0, r3]
 80026d6:	3304      	adds	r3, #4

080026d8 <LoopCopyDataInit>:
 80026d8:	18c4      	adds	r4, r0, r3
 80026da:	428c      	cmp	r4, r1
 80026dc:	d3f9      	bcc.n	80026d2 <CopyDataInit>
 80026de:	4a09      	ldr	r2, [pc, #36]	@ (8002704 <LoopFillZerobss+0x1a>)
 80026e0:	4c09      	ldr	r4, [pc, #36]	@ (8002708 <LoopFillZerobss+0x1e>)
 80026e2:	2300      	movs	r3, #0
 80026e4:	e001      	b.n	80026ea <LoopFillZerobss>

080026e6 <FillZerobss>:
 80026e6:	6013      	str	r3, [r2, #0]
 80026e8:	3204      	adds	r2, #4

080026ea <LoopFillZerobss>:
 80026ea:	42a2      	cmp	r2, r4
 80026ec:	d3fb      	bcc.n	80026e6 <FillZerobss>
 80026ee:	f009 f945 	bl	800b97c <__libc_init_array>
 80026f2:	f7ff f993 	bl	8001a1c <main>
 80026f6:	4770      	bx	lr
 80026f8:	20000000 	.word	0x20000000
 80026fc:	20000840 	.word	0x20000840
 8002700:	0800e810 	.word	0x0800e810
 8002704:	20000840 	.word	0x20000840
 8002708:	20000e14 	.word	0x20000e14

0800270c <ADC1_2_IRQHandler>:
 800270c:	e7fe      	b.n	800270c <ADC1_2_IRQHandler>
	...

08002710 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002710:	b580      	push	{r7, lr}
 8002712:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002714:	4b08      	ldr	r3, [pc, #32]	@ (8002738 <HAL_Init+0x28>)
 8002716:	681b      	ldr	r3, [r3, #0]
 8002718:	4a07      	ldr	r2, [pc, #28]	@ (8002738 <HAL_Init+0x28>)
 800271a:	f043 0310 	orr.w	r3, r3, #16
 800271e:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002720:	2003      	movs	r0, #3
 8002722:	f001 fbcb 	bl	8003ebc <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002726:	200f      	movs	r0, #15
 8002728:	f000 f808 	bl	800273c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800272c:	f7ff f9f8 	bl	8001b20 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002730:	2300      	movs	r3, #0
}
 8002732:	4618      	mov	r0, r3
 8002734:	bd80      	pop	{r7, pc}
 8002736:	bf00      	nop
 8002738:	40022000 	.word	0x40022000

0800273c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800273c:	b580      	push	{r7, lr}
 800273e:	b082      	sub	sp, #8
 8002740:	af00      	add	r7, sp, #0
 8002742:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002744:	4b12      	ldr	r3, [pc, #72]	@ (8002790 <HAL_InitTick+0x54>)
 8002746:	681a      	ldr	r2, [r3, #0]
 8002748:	4b12      	ldr	r3, [pc, #72]	@ (8002794 <HAL_InitTick+0x58>)
 800274a:	781b      	ldrb	r3, [r3, #0]
 800274c:	4619      	mov	r1, r3
 800274e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002752:	fbb3 f3f1 	udiv	r3, r3, r1
 8002756:	fbb2 f3f3 	udiv	r3, r2, r3
 800275a:	4618      	mov	r0, r3
 800275c:	f001 fbe3 	bl	8003f26 <HAL_SYSTICK_Config>
 8002760:	4603      	mov	r3, r0
 8002762:	2b00      	cmp	r3, #0
 8002764:	d001      	beq.n	800276a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002766:	2301      	movs	r3, #1
 8002768:	e00e      	b.n	8002788 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800276a:	687b      	ldr	r3, [r7, #4]
 800276c:	2b0f      	cmp	r3, #15
 800276e:	d80a      	bhi.n	8002786 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002770:	2200      	movs	r2, #0
 8002772:	6879      	ldr	r1, [r7, #4]
 8002774:	f04f 30ff 	mov.w	r0, #4294967295
 8002778:	f001 fbab 	bl	8003ed2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800277c:	4a06      	ldr	r2, [pc, #24]	@ (8002798 <HAL_InitTick+0x5c>)
 800277e:	687b      	ldr	r3, [r7, #4]
 8002780:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002782:	2300      	movs	r3, #0
 8002784:	e000      	b.n	8002788 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002786:	2301      	movs	r3, #1
}
 8002788:	4618      	mov	r0, r3
 800278a:	3708      	adds	r7, #8
 800278c:	46bd      	mov	sp, r7
 800278e:	bd80      	pop	{r7, pc}
 8002790:	20000000 	.word	0x20000000
 8002794:	20000008 	.word	0x20000008
 8002798:	20000004 	.word	0x20000004

0800279c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800279c:	b480      	push	{r7}
 800279e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80027a0:	4b05      	ldr	r3, [pc, #20]	@ (80027b8 <HAL_IncTick+0x1c>)
 80027a2:	781b      	ldrb	r3, [r3, #0]
 80027a4:	461a      	mov	r2, r3
 80027a6:	4b05      	ldr	r3, [pc, #20]	@ (80027bc <HAL_IncTick+0x20>)
 80027a8:	681b      	ldr	r3, [r3, #0]
 80027aa:	4413      	add	r3, r2
 80027ac:	4a03      	ldr	r2, [pc, #12]	@ (80027bc <HAL_IncTick+0x20>)
 80027ae:	6013      	str	r3, [r2, #0]
}
 80027b0:	bf00      	nop
 80027b2:	46bd      	mov	sp, r7
 80027b4:	bc80      	pop	{r7}
 80027b6:	4770      	bx	lr
 80027b8:	20000008 	.word	0x20000008
 80027bc:	20000aac 	.word	0x20000aac

080027c0 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80027c0:	b480      	push	{r7}
 80027c2:	af00      	add	r7, sp, #0
  return uwTick;
 80027c4:	4b02      	ldr	r3, [pc, #8]	@ (80027d0 <HAL_GetTick+0x10>)
 80027c6:	681b      	ldr	r3, [r3, #0]
}
 80027c8:	4618      	mov	r0, r3
 80027ca:	46bd      	mov	sp, r7
 80027cc:	bc80      	pop	{r7}
 80027ce:	4770      	bx	lr
 80027d0:	20000aac 	.word	0x20000aac

080027d4 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 80027d4:	b580      	push	{r7, lr}
 80027d6:	b086      	sub	sp, #24
 80027d8:	af00      	add	r7, sp, #0
 80027da:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80027dc:	2300      	movs	r3, #0
 80027de:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 80027e0:	2300      	movs	r3, #0
 80027e2:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 80027e4:	2300      	movs	r3, #0
 80027e6:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 80027e8:	2300      	movs	r3, #0
 80027ea:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 80027ec:	687b      	ldr	r3, [r7, #4]
 80027ee:	2b00      	cmp	r3, #0
 80027f0:	d101      	bne.n	80027f6 <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 80027f2:	2301      	movs	r3, #1
 80027f4:	e0ce      	b.n	8002994 <HAL_ADC_Init+0x1c0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	689b      	ldr	r3, [r3, #8]
 80027fa:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 80027fc:	687b      	ldr	r3, [r7, #4]
 80027fe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002800:	2b00      	cmp	r3, #0
 8002802:	d109      	bne.n	8002818 <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	2200      	movs	r2, #0
 8002808:	62da      	str	r2, [r3, #44]	@ 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 800280a:	687b      	ldr	r3, [r7, #4]
 800280c:	2200      	movs	r2, #0
 800280e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002812:	6878      	ldr	r0, [r7, #4]
 8002814:	f7fe ff12 	bl	800163c <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8002818:	6878      	ldr	r0, [r7, #4]
 800281a:	f000 fb53 	bl	8002ec4 <ADC_ConversionStop_Disable>
 800281e:	4603      	mov	r3, r0
 8002820:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8002822:	687b      	ldr	r3, [r7, #4]
 8002824:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002826:	f003 0310 	and.w	r3, r3, #16
 800282a:	2b00      	cmp	r3, #0
 800282c:	f040 80a9 	bne.w	8002982 <HAL_ADC_Init+0x1ae>
 8002830:	7dfb      	ldrb	r3, [r7, #23]
 8002832:	2b00      	cmp	r3, #0
 8002834:	f040 80a5 	bne.w	8002982 <HAL_ADC_Init+0x1ae>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002838:	687b      	ldr	r3, [r7, #4]
 800283a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800283c:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8002840:	f023 0302 	bic.w	r3, r3, #2
 8002844:	f043 0202 	orr.w	r2, r3, #2
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	629a      	str	r2, [r3, #40]	@ 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 800284c:	687b      	ldr	r3, [r7, #4]
 800284e:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	681b      	ldr	r3, [r3, #0]
 8002854:	4951      	ldr	r1, [pc, #324]	@ (800299c <HAL_ADC_Init+0x1c8>)
 8002856:	428b      	cmp	r3, r1
 8002858:	d10a      	bne.n	8002870 <HAL_ADC_Init+0x9c>
 800285a:	687b      	ldr	r3, [r7, #4]
 800285c:	69db      	ldr	r3, [r3, #28]
 800285e:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8002862:	d002      	beq.n	800286a <HAL_ADC_Init+0x96>
 8002864:	687b      	ldr	r3, [r7, #4]
 8002866:	69db      	ldr	r3, [r3, #28]
 8002868:	e004      	b.n	8002874 <HAL_ADC_Init+0xa0>
 800286a:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 800286e:	e001      	b.n	8002874 <HAL_ADC_Init+0xa0>
 8002870:	687b      	ldr	r3, [r7, #4]
 8002872:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8002874:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 8002876:	687b      	ldr	r3, [r7, #4]
 8002878:	7b1b      	ldrb	r3, [r3, #12]
 800287a:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 800287c:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 800287e:	68ba      	ldr	r2, [r7, #8]
 8002880:	4313      	orrs	r3, r2
 8002882:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8002884:	687b      	ldr	r3, [r7, #4]
 8002886:	689b      	ldr	r3, [r3, #8]
 8002888:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800288c:	d003      	beq.n	8002896 <HAL_ADC_Init+0xc2>
 800288e:	687b      	ldr	r3, [r7, #4]
 8002890:	689b      	ldr	r3, [r3, #8]
 8002892:	2b01      	cmp	r3, #1
 8002894:	d102      	bne.n	800289c <HAL_ADC_Init+0xc8>
 8002896:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800289a:	e000      	b.n	800289e <HAL_ADC_Init+0xca>
 800289c:	2300      	movs	r3, #0
 800289e:	693a      	ldr	r2, [r7, #16]
 80028a0:	4313      	orrs	r3, r2
 80028a2:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	7d1b      	ldrb	r3, [r3, #20]
 80028a8:	2b01      	cmp	r3, #1
 80028aa:	d119      	bne.n	80028e0 <HAL_ADC_Init+0x10c>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	7b1b      	ldrb	r3, [r3, #12]
 80028b0:	2b00      	cmp	r3, #0
 80028b2:	d109      	bne.n	80028c8 <HAL_ADC_Init+0xf4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	699b      	ldr	r3, [r3, #24]
 80028b8:	3b01      	subs	r3, #1
 80028ba:	035a      	lsls	r2, r3, #13
 80028bc:	693b      	ldr	r3, [r7, #16]
 80028be:	4313      	orrs	r3, r2
 80028c0:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 80028c4:	613b      	str	r3, [r7, #16]
 80028c6:	e00b      	b.n	80028e0 <HAL_ADC_Init+0x10c>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80028c8:	687b      	ldr	r3, [r7, #4]
 80028ca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80028cc:	f043 0220 	orr.w	r2, r3, #32
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	629a      	str	r2, [r3, #40]	@ 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80028d8:	f043 0201 	orr.w	r2, r3, #1
 80028dc:	687b      	ldr	r3, [r7, #4]
 80028de:	62da      	str	r2, [r3, #44]	@ 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 80028e0:	687b      	ldr	r3, [r7, #4]
 80028e2:	681b      	ldr	r3, [r3, #0]
 80028e4:	685b      	ldr	r3, [r3, #4]
 80028e6:	f423 4169 	bic.w	r1, r3, #59648	@ 0xe900
 80028ea:	687b      	ldr	r3, [r7, #4]
 80028ec:	681b      	ldr	r3, [r3, #0]
 80028ee:	693a      	ldr	r2, [r7, #16]
 80028f0:	430a      	orrs	r2, r1
 80028f2:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 80028f4:	687b      	ldr	r3, [r7, #4]
 80028f6:	681b      	ldr	r3, [r3, #0]
 80028f8:	689a      	ldr	r2, [r3, #8]
 80028fa:	4b29      	ldr	r3, [pc, #164]	@ (80029a0 <HAL_ADC_Init+0x1cc>)
 80028fc:	4013      	ands	r3, r2
 80028fe:	687a      	ldr	r2, [r7, #4]
 8002900:	6812      	ldr	r2, [r2, #0]
 8002902:	68b9      	ldr	r1, [r7, #8]
 8002904:	430b      	orrs	r3, r1
 8002906:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 8002908:	687b      	ldr	r3, [r7, #4]
 800290a:	689b      	ldr	r3, [r3, #8]
 800290c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002910:	d003      	beq.n	800291a <HAL_ADC_Init+0x146>
 8002912:	687b      	ldr	r3, [r7, #4]
 8002914:	689b      	ldr	r3, [r3, #8]
 8002916:	2b01      	cmp	r3, #1
 8002918:	d104      	bne.n	8002924 <HAL_ADC_Init+0x150>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 800291a:	687b      	ldr	r3, [r7, #4]
 800291c:	691b      	ldr	r3, [r3, #16]
 800291e:	3b01      	subs	r3, #1
 8002920:	051b      	lsls	r3, r3, #20
 8002922:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 8002924:	687b      	ldr	r3, [r7, #4]
 8002926:	681b      	ldr	r3, [r3, #0]
 8002928:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800292a:	f423 0170 	bic.w	r1, r3, #15728640	@ 0xf00000
 800292e:	687b      	ldr	r3, [r7, #4]
 8002930:	681b      	ldr	r3, [r3, #0]
 8002932:	68fa      	ldr	r2, [r7, #12]
 8002934:	430a      	orrs	r2, r1
 8002936:	62da      	str	r2, [r3, #44]	@ 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8002938:	687b      	ldr	r3, [r7, #4]
 800293a:	681b      	ldr	r3, [r3, #0]
 800293c:	689a      	ldr	r2, [r3, #8]
 800293e:	4b19      	ldr	r3, [pc, #100]	@ (80029a4 <HAL_ADC_Init+0x1d0>)
 8002940:	4013      	ands	r3, r2
 8002942:	68ba      	ldr	r2, [r7, #8]
 8002944:	429a      	cmp	r2, r3
 8002946:	d10b      	bne.n	8002960 <HAL_ADC_Init+0x18c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8002948:	687b      	ldr	r3, [r7, #4]
 800294a:	2200      	movs	r2, #0
 800294c:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 800294e:	687b      	ldr	r3, [r7, #4]
 8002950:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002952:	f023 0303 	bic.w	r3, r3, #3
 8002956:	f043 0201 	orr.w	r2, r3, #1
 800295a:	687b      	ldr	r3, [r7, #4]
 800295c:	629a      	str	r2, [r3, #40]	@ 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 800295e:	e018      	b.n	8002992 <HAL_ADC_Init+0x1be>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8002960:	687b      	ldr	r3, [r7, #4]
 8002962:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002964:	f023 0312 	bic.w	r3, r3, #18
 8002968:	f043 0210 	orr.w	r2, r3, #16
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	629a      	str	r2, [r3, #40]	@ 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002970:	687b      	ldr	r3, [r7, #4]
 8002972:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002974:	f043 0201 	orr.w	r2, r3, #1
 8002978:	687b      	ldr	r3, [r7, #4]
 800297a:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      tmp_hal_status = HAL_ERROR;
 800297c:	2301      	movs	r3, #1
 800297e:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8002980:	e007      	b.n	8002992 <HAL_ADC_Init+0x1be>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002982:	687b      	ldr	r3, [r7, #4]
 8002984:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002986:	f043 0210 	orr.w	r2, r3, #16
 800298a:	687b      	ldr	r3, [r7, #4]
 800298c:	629a      	str	r2, [r3, #40]	@ 0x28
        
    tmp_hal_status = HAL_ERROR;
 800298e:	2301      	movs	r3, #1
 8002990:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8002992:	7dfb      	ldrb	r3, [r7, #23]
}
 8002994:	4618      	mov	r0, r3
 8002996:	3718      	adds	r7, #24
 8002998:	46bd      	mov	sp, r7
 800299a:	bd80      	pop	{r7, pc}
 800299c:	40013c00 	.word	0x40013c00
 80029a0:	ffe1f7fd 	.word	0xffe1f7fd
 80029a4:	ff1f0efe 	.word	0xff1f0efe

080029a8 <HAL_ADC_Start_DMA>:
  * @param  pData: The destination Buffer address.
  * @param  Length: The length of data to be transferred from ADC peripheral to memory.
  * @retval None
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 80029a8:	b580      	push	{r7, lr}
 80029aa:	b086      	sub	sp, #24
 80029ac:	af00      	add	r7, sp, #0
 80029ae:	60f8      	str	r0, [r7, #12]
 80029b0:	60b9      	str	r1, [r7, #8]
 80029b2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80029b4:	2300      	movs	r3, #0
 80029b6:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_ADC_DMA_CAPABILITY_INSTANCE(hadc->Instance));
    
  /* Verification if multimode is disabled (for devices with several ADC)     */
  /* If multimode is enabled, dedicated function multimode conversion         */
  /* start DMA must be used.                                                  */
  if(ADC_MULTIMODE_IS_ENABLE(hadc) == RESET)
 80029b8:	68fb      	ldr	r3, [r7, #12]
 80029ba:	681b      	ldr	r3, [r3, #0]
 80029bc:	4a64      	ldr	r2, [pc, #400]	@ (8002b50 <HAL_ADC_Start_DMA+0x1a8>)
 80029be:	4293      	cmp	r3, r2
 80029c0:	d004      	beq.n	80029cc <HAL_ADC_Start_DMA+0x24>
 80029c2:	68fb      	ldr	r3, [r7, #12]
 80029c4:	681b      	ldr	r3, [r3, #0]
 80029c6:	4a63      	ldr	r2, [pc, #396]	@ (8002b54 <HAL_ADC_Start_DMA+0x1ac>)
 80029c8:	4293      	cmp	r3, r2
 80029ca:	d106      	bne.n	80029da <HAL_ADC_Start_DMA+0x32>
 80029cc:	4b60      	ldr	r3, [pc, #384]	@ (8002b50 <HAL_ADC_Start_DMA+0x1a8>)
 80029ce:	685b      	ldr	r3, [r3, #4]
 80029d0:	f403 2370 	and.w	r3, r3, #983040	@ 0xf0000
 80029d4:	2b00      	cmp	r3, #0
 80029d6:	f040 80b3 	bne.w	8002b40 <HAL_ADC_Start_DMA+0x198>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 80029da:	68fb      	ldr	r3, [r7, #12]
 80029dc:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80029e0:	2b01      	cmp	r3, #1
 80029e2:	d101      	bne.n	80029e8 <HAL_ADC_Start_DMA+0x40>
 80029e4:	2302      	movs	r3, #2
 80029e6:	e0ae      	b.n	8002b46 <HAL_ADC_Start_DMA+0x19e>
 80029e8:	68fb      	ldr	r3, [r7, #12]
 80029ea:	2201      	movs	r2, #1
 80029ec:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 80029f0:	68f8      	ldr	r0, [r7, #12]
 80029f2:	f000 fa0d 	bl	8002e10 <ADC_Enable>
 80029f6:	4603      	mov	r3, r0
 80029f8:	75fb      	strb	r3, [r7, #23]
    
    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 80029fa:	7dfb      	ldrb	r3, [r7, #23]
 80029fc:	2b00      	cmp	r3, #0
 80029fe:	f040 809a 	bne.w	8002b36 <HAL_ADC_Start_DMA+0x18e>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8002a02:	68fb      	ldr	r3, [r7, #12]
 8002a04:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002a06:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8002a0a:	f023 0301 	bic.w	r3, r3, #1
 8002a0e:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8002a12:	68fb      	ldr	r3, [r7, #12]
 8002a14:	629a      	str	r2, [r3, #40]	@ 0x28
                        HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) and multimode state     */
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8002a16:	68fb      	ldr	r3, [r7, #12]
 8002a18:	681b      	ldr	r3, [r3, #0]
 8002a1a:	4a4e      	ldr	r2, [pc, #312]	@ (8002b54 <HAL_ADC_Start_DMA+0x1ac>)
 8002a1c:	4293      	cmp	r3, r2
 8002a1e:	d105      	bne.n	8002a2c <HAL_ADC_Start_DMA+0x84>
 8002a20:	4b4b      	ldr	r3, [pc, #300]	@ (8002b50 <HAL_ADC_Start_DMA+0x1a8>)
 8002a22:	685b      	ldr	r3, [r3, #4]
 8002a24:	f403 2370 	and.w	r3, r3, #983040	@ 0xf0000
 8002a28:	2b00      	cmp	r3, #0
 8002a2a:	d115      	bne.n	8002a58 <HAL_ADC_Start_DMA+0xb0>
    {
      /* Set ADC state (ADC independent or master) */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8002a2c:	68fb      	ldr	r3, [r7, #12]
 8002a2e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002a30:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8002a34:	68fb      	ldr	r3, [r7, #12]
 8002a36:	629a      	str	r2, [r3, #40]	@ 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8002a38:	68fb      	ldr	r3, [r7, #12]
 8002a3a:	681b      	ldr	r3, [r3, #0]
 8002a3c:	685b      	ldr	r3, [r3, #4]
 8002a3e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002a42:	2b00      	cmp	r3, #0
 8002a44:	d026      	beq.n	8002a94 <HAL_ADC_Start_DMA+0xec>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8002a46:	68fb      	ldr	r3, [r7, #12]
 8002a48:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002a4a:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8002a4e:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8002a52:	68fb      	ldr	r3, [r7, #12]
 8002a54:	629a      	str	r2, [r3, #40]	@ 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8002a56:	e01d      	b.n	8002a94 <HAL_ADC_Start_DMA+0xec>
      }
    }
    else
    {
      /* Set ADC state (ADC slave) */
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8002a58:	68fb      	ldr	r3, [r7, #12]
 8002a5a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002a5c:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8002a60:	68fb      	ldr	r3, [r7, #12]
 8002a62:	629a      	str	r2, [r3, #40]	@ 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 8002a64:	68fb      	ldr	r3, [r7, #12]
 8002a66:	681b      	ldr	r3, [r3, #0]
 8002a68:	4a39      	ldr	r2, [pc, #228]	@ (8002b50 <HAL_ADC_Start_DMA+0x1a8>)
 8002a6a:	4293      	cmp	r3, r2
 8002a6c:	d004      	beq.n	8002a78 <HAL_ADC_Start_DMA+0xd0>
 8002a6e:	68fb      	ldr	r3, [r7, #12]
 8002a70:	681b      	ldr	r3, [r3, #0]
 8002a72:	4a38      	ldr	r2, [pc, #224]	@ (8002b54 <HAL_ADC_Start_DMA+0x1ac>)
 8002a74:	4293      	cmp	r3, r2
 8002a76:	d10d      	bne.n	8002a94 <HAL_ADC_Start_DMA+0xec>
 8002a78:	4b35      	ldr	r3, [pc, #212]	@ (8002b50 <HAL_ADC_Start_DMA+0x1a8>)
 8002a7a:	685b      	ldr	r3, [r3, #4]
 8002a7c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002a80:	2b00      	cmp	r3, #0
 8002a82:	d007      	beq.n	8002a94 <HAL_ADC_Start_DMA+0xec>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8002a84:	68fb      	ldr	r3, [r7, #12]
 8002a86:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002a88:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8002a8c:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8002a90:	68fb      	ldr	r3, [r7, #12]
 8002a92:	629a      	str	r2, [r3, #40]	@ 0x28
      }
    }
      
      /* State machine update: Check if an injected conversion is ongoing */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002a94:	68fb      	ldr	r3, [r7, #12]
 8002a96:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002a98:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002a9c:	2b00      	cmp	r3, #0
 8002a9e:	d006      	beq.n	8002aae <HAL_ADC_Start_DMA+0x106>
      {
        /* Reset ADC error code fields related to conversions on group regular */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8002aa0:	68fb      	ldr	r3, [r7, #12]
 8002aa2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002aa4:	f023 0206 	bic.w	r2, r3, #6
 8002aa8:	68fb      	ldr	r3, [r7, #12]
 8002aaa:	62da      	str	r2, [r3, #44]	@ 0x2c
 8002aac:	e002      	b.n	8002ab4 <HAL_ADC_Start_DMA+0x10c>
      }
      else
      {
        /* Reset ADC all error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 8002aae:	68fb      	ldr	r3, [r7, #12]
 8002ab0:	2200      	movs	r2, #0
 8002ab2:	62da      	str	r2, [r3, #44]	@ 0x2c
      }
      
      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8002ab4:	68fb      	ldr	r3, [r7, #12]
 8002ab6:	2200      	movs	r2, #0
 8002ab8:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
      
      /* Set the DMA transfer complete callback */
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8002abc:	68fb      	ldr	r3, [r7, #12]
 8002abe:	6a1b      	ldr	r3, [r3, #32]
 8002ac0:	4a25      	ldr	r2, [pc, #148]	@ (8002b58 <HAL_ADC_Start_DMA+0x1b0>)
 8002ac2:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Set the DMA half transfer complete callback */
      hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8002ac4:	68fb      	ldr	r3, [r7, #12]
 8002ac6:	6a1b      	ldr	r3, [r3, #32]
 8002ac8:	4a24      	ldr	r2, [pc, #144]	@ (8002b5c <HAL_ADC_Start_DMA+0x1b4>)
 8002aca:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      /* Set the DMA error callback */
      hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8002acc:	68fb      	ldr	r3, [r7, #12]
 8002ace:	6a1b      	ldr	r3, [r3, #32]
 8002ad0:	4a23      	ldr	r2, [pc, #140]	@ (8002b60 <HAL_ADC_Start_DMA+0x1b8>)
 8002ad2:	631a      	str	r2, [r3, #48]	@ 0x30
      /* start (in case of SW start):                                         */
      
      /* Clear regular group conversion flag and overrun flag */
      /* (To ensure of no unknown state from potential previous ADC           */
      /* operations)                                                          */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 8002ad4:	68fb      	ldr	r3, [r7, #12]
 8002ad6:	681b      	ldr	r3, [r3, #0]
 8002ad8:	f06f 0202 	mvn.w	r2, #2
 8002adc:	601a      	str	r2, [r3, #0]
      
      /* Enable ADC DMA mode */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 8002ade:	68fb      	ldr	r3, [r7, #12]
 8002ae0:	681b      	ldr	r3, [r3, #0]
 8002ae2:	689a      	ldr	r2, [r3, #8]
 8002ae4:	68fb      	ldr	r3, [r7, #12]
 8002ae6:	681b      	ldr	r3, [r3, #0]
 8002ae8:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002aec:	609a      	str	r2, [r3, #8]
      
      /* Start the DMA channel */
      HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8002aee:	68fb      	ldr	r3, [r7, #12]
 8002af0:	6a18      	ldr	r0, [r3, #32]
 8002af2:	68fb      	ldr	r3, [r7, #12]
 8002af4:	681b      	ldr	r3, [r3, #0]
 8002af6:	334c      	adds	r3, #76	@ 0x4c
 8002af8:	4619      	mov	r1, r3
 8002afa:	68ba      	ldr	r2, [r7, #8]
 8002afc:	687b      	ldr	r3, [r7, #4]
 8002afe:	f001 fa95 	bl	800402c <HAL_DMA_Start_IT>
      
      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      if (ADC_IS_SOFTWARE_START_REGULAR(hadc))
 8002b02:	68fb      	ldr	r3, [r7, #12]
 8002b04:	681b      	ldr	r3, [r3, #0]
 8002b06:	689b      	ldr	r3, [r3, #8]
 8002b08:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
 8002b0c:	f5b3 2f60 	cmp.w	r3, #917504	@ 0xe0000
 8002b10:	d108      	bne.n	8002b24 <HAL_ADC_Start_DMA+0x17c>
      {
        /* Start ADC conversion on regular group with SW start */
        SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 8002b12:	68fb      	ldr	r3, [r7, #12]
 8002b14:	681b      	ldr	r3, [r3, #0]
 8002b16:	689a      	ldr	r2, [r3, #8]
 8002b18:	68fb      	ldr	r3, [r7, #12]
 8002b1a:	681b      	ldr	r3, [r3, #0]
 8002b1c:	f442 02a0 	orr.w	r2, r2, #5242880	@ 0x500000
 8002b20:	609a      	str	r2, [r3, #8]
    if (tmp_hal_status == HAL_OK)
 8002b22:	e00f      	b.n	8002b44 <HAL_ADC_Start_DMA+0x19c>
      }
      else
      {
        /* Start ADC conversion on regular group with external trigger */
        SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 8002b24:	68fb      	ldr	r3, [r7, #12]
 8002b26:	681b      	ldr	r3, [r3, #0]
 8002b28:	689a      	ldr	r2, [r3, #8]
 8002b2a:	68fb      	ldr	r3, [r7, #12]
 8002b2c:	681b      	ldr	r3, [r3, #0]
 8002b2e:	f442 1280 	orr.w	r2, r2, #1048576	@ 0x100000
 8002b32:	609a      	str	r2, [r3, #8]
    if (tmp_hal_status == HAL_OK)
 8002b34:	e006      	b.n	8002b44 <HAL_ADC_Start_DMA+0x19c>
      }
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8002b36:	68fb      	ldr	r3, [r7, #12]
 8002b38:	2200      	movs	r2, #0
 8002b3a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    if (tmp_hal_status == HAL_OK)
 8002b3e:	e001      	b.n	8002b44 <HAL_ADC_Start_DMA+0x19c>
    }
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8002b40:	2301      	movs	r3, #1
 8002b42:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8002b44:	7dfb      	ldrb	r3, [r7, #23]
}
 8002b46:	4618      	mov	r0, r3
 8002b48:	3718      	adds	r7, #24
 8002b4a:	46bd      	mov	sp, r7
 8002b4c:	bd80      	pop	{r7, pc}
 8002b4e:	bf00      	nop
 8002b50:	40012400 	.word	0x40012400
 8002b54:	40012800 	.word	0x40012800
 8002b58:	08002f47 	.word	0x08002f47
 8002b5c:	08002fc3 	.word	0x08002fc3
 8002b60:	08002fdf 	.word	0x08002fdf

08002b64 <HAL_ADC_Stop_DMA>:
  *         on devices) have DMA capability.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop_DMA(ADC_HandleTypeDef* hadc)
{
 8002b64:	b580      	push	{r7, lr}
 8002b66:	b084      	sub	sp, #16
 8002b68:	af00      	add	r7, sp, #0
 8002b6a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002b6c:	2300      	movs	r3, #0
 8002b6e:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_DMA_CAPABILITY_INSTANCE(hadc->Instance));
     
  /* Process locked */
  __HAL_LOCK(hadc);
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8002b76:	2b01      	cmp	r3, #1
 8002b78:	d101      	bne.n	8002b7e <HAL_ADC_Stop_DMA+0x1a>
 8002b7a:	2302      	movs	r3, #2
 8002b7c:	e03a      	b.n	8002bf4 <HAL_ADC_Stop_DMA+0x90>
 8002b7e:	687b      	ldr	r3, [r7, #4]
 8002b80:	2201      	movs	r2, #1
 8002b82:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8002b86:	6878      	ldr	r0, [r7, #4]
 8002b88:	f000 f99c 	bl	8002ec4 <ADC_ConversionStop_Disable>
 8002b8c:	4603      	mov	r3, r0
 8002b8e:	73fb      	strb	r3, [r7, #15]
  
  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 8002b90:	7bfb      	ldrb	r3, [r7, #15]
 8002b92:	2b00      	cmp	r3, #0
 8002b94:	d129      	bne.n	8002bea <HAL_ADC_Stop_DMA+0x86>
  {
    /* Disable ADC DMA mode */
    CLEAR_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 8002b96:	687b      	ldr	r3, [r7, #4]
 8002b98:	681b      	ldr	r3, [r3, #0]
 8002b9a:	689a      	ldr	r2, [r3, #8]
 8002b9c:	687b      	ldr	r3, [r7, #4]
 8002b9e:	681b      	ldr	r3, [r3, #0]
 8002ba0:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002ba4:	609a      	str	r2, [r3, #8]
    
    /* Disable the DMA channel (in case of DMA in circular mode or stop while */
    /* DMA transfer is on going)                                              */
    if (hadc->DMA_Handle->State == HAL_DMA_STATE_BUSY)
 8002ba6:	687b      	ldr	r3, [r7, #4]
 8002ba8:	6a1b      	ldr	r3, [r3, #32]
 8002baa:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8002bae:	b2db      	uxtb	r3, r3
 8002bb0:	2b02      	cmp	r3, #2
 8002bb2:	d11a      	bne.n	8002bea <HAL_ADC_Stop_DMA+0x86>
    {
      tmp_hal_status = HAL_DMA_Abort(hadc->DMA_Handle);
 8002bb4:	687b      	ldr	r3, [r7, #4]
 8002bb6:	6a1b      	ldr	r3, [r3, #32]
 8002bb8:	4618      	mov	r0, r3
 8002bba:	f001 fa97 	bl	80040ec <HAL_DMA_Abort>
 8002bbe:	4603      	mov	r3, r0
 8002bc0:	73fb      	strb	r3, [r7, #15]
      
      /* Check if DMA channel effectively disabled */
      if (tmp_hal_status == HAL_OK)
 8002bc2:	7bfb      	ldrb	r3, [r7, #15]
 8002bc4:	2b00      	cmp	r3, #0
 8002bc6:	d10a      	bne.n	8002bde <HAL_ADC_Stop_DMA+0x7a>
      {
        /* Set ADC state */
        ADC_STATE_CLR_SET(hadc->State,
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002bcc:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8002bd0:	f023 0301 	bic.w	r3, r3, #1
 8002bd4:	f043 0201 	orr.w	r2, r3, #1
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	629a      	str	r2, [r3, #40]	@ 0x28
 8002bdc:	e005      	b.n	8002bea <HAL_ADC_Stop_DMA+0x86>
                          HAL_ADC_STATE_READY);
      }
      else
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8002bde:	687b      	ldr	r3, [r7, #4]
 8002be0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002be2:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8002be6:	687b      	ldr	r3, [r7, #4]
 8002be8:	629a      	str	r2, [r3, #40]	@ 0x28
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	2200      	movs	r2, #0
 8002bee:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
  /* Return function status */
  return tmp_hal_status;
 8002bf2:	7bfb      	ldrb	r3, [r7, #15]
}
 8002bf4:	4618      	mov	r0, r3
 8002bf6:	3710      	adds	r7, #16
 8002bf8:	46bd      	mov	sp, r7
 8002bfa:	bd80      	pop	{r7, pc}

08002bfc <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non blocking mode 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 8002bfc:	b480      	push	{r7}
 8002bfe:	b083      	sub	sp, #12
 8002c00:	af00      	add	r7, sp, #0
 8002c02:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 8002c04:	bf00      	nop
 8002c06:	370c      	adds	r7, #12
 8002c08:	46bd      	mov	sp, r7
 8002c0a:	bc80      	pop	{r7}
 8002c0c:	4770      	bx	lr

08002c0e <HAL_ADC_ErrorCallback>:
  *        (ADC conversion with interruption or transfer by DMA)
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8002c0e:	b480      	push	{r7}
 8002c10:	b083      	sub	sp, #12
 8002c12:	af00      	add	r7, sp, #0
 8002c14:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8002c16:	bf00      	nop
 8002c18:	370c      	adds	r7, #12
 8002c1a:	46bd      	mov	sp, r7
 8002c1c:	bc80      	pop	{r7}
 8002c1e:	4770      	bx	lr

08002c20 <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 8002c20:	b480      	push	{r7}
 8002c22:	b085      	sub	sp, #20
 8002c24:	af00      	add	r7, sp, #0
 8002c26:	6078      	str	r0, [r7, #4]
 8002c28:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002c2a:	2300      	movs	r3, #0
 8002c2c:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 8002c2e:	2300      	movs	r3, #0
 8002c30:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002c32:	687b      	ldr	r3, [r7, #4]
 8002c34:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8002c38:	2b01      	cmp	r3, #1
 8002c3a:	d101      	bne.n	8002c40 <HAL_ADC_ConfigChannel+0x20>
 8002c3c:	2302      	movs	r3, #2
 8002c3e:	e0dc      	b.n	8002dfa <HAL_ADC_ConfigChannel+0x1da>
 8002c40:	687b      	ldr	r3, [r7, #4]
 8002c42:	2201      	movs	r2, #1
 8002c44:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8002c48:	683b      	ldr	r3, [r7, #0]
 8002c4a:	685b      	ldr	r3, [r3, #4]
 8002c4c:	2b06      	cmp	r3, #6
 8002c4e:	d81c      	bhi.n	8002c8a <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 8002c50:	687b      	ldr	r3, [r7, #4]
 8002c52:	681b      	ldr	r3, [r3, #0]
 8002c54:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8002c56:	683b      	ldr	r3, [r7, #0]
 8002c58:	685a      	ldr	r2, [r3, #4]
 8002c5a:	4613      	mov	r3, r2
 8002c5c:	009b      	lsls	r3, r3, #2
 8002c5e:	4413      	add	r3, r2
 8002c60:	3b05      	subs	r3, #5
 8002c62:	221f      	movs	r2, #31
 8002c64:	fa02 f303 	lsl.w	r3, r2, r3
 8002c68:	43db      	mvns	r3, r3
 8002c6a:	4019      	ands	r1, r3
 8002c6c:	683b      	ldr	r3, [r7, #0]
 8002c6e:	6818      	ldr	r0, [r3, #0]
 8002c70:	683b      	ldr	r3, [r7, #0]
 8002c72:	685a      	ldr	r2, [r3, #4]
 8002c74:	4613      	mov	r3, r2
 8002c76:	009b      	lsls	r3, r3, #2
 8002c78:	4413      	add	r3, r2
 8002c7a:	3b05      	subs	r3, #5
 8002c7c:	fa00 f203 	lsl.w	r2, r0, r3
 8002c80:	687b      	ldr	r3, [r7, #4]
 8002c82:	681b      	ldr	r3, [r3, #0]
 8002c84:	430a      	orrs	r2, r1
 8002c86:	635a      	str	r2, [r3, #52]	@ 0x34
 8002c88:	e03c      	b.n	8002d04 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8002c8a:	683b      	ldr	r3, [r7, #0]
 8002c8c:	685b      	ldr	r3, [r3, #4]
 8002c8e:	2b0c      	cmp	r3, #12
 8002c90:	d81c      	bhi.n	8002ccc <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 8002c92:	687b      	ldr	r3, [r7, #4]
 8002c94:	681b      	ldr	r3, [r3, #0]
 8002c96:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8002c98:	683b      	ldr	r3, [r7, #0]
 8002c9a:	685a      	ldr	r2, [r3, #4]
 8002c9c:	4613      	mov	r3, r2
 8002c9e:	009b      	lsls	r3, r3, #2
 8002ca0:	4413      	add	r3, r2
 8002ca2:	3b23      	subs	r3, #35	@ 0x23
 8002ca4:	221f      	movs	r2, #31
 8002ca6:	fa02 f303 	lsl.w	r3, r2, r3
 8002caa:	43db      	mvns	r3, r3
 8002cac:	4019      	ands	r1, r3
 8002cae:	683b      	ldr	r3, [r7, #0]
 8002cb0:	6818      	ldr	r0, [r3, #0]
 8002cb2:	683b      	ldr	r3, [r7, #0]
 8002cb4:	685a      	ldr	r2, [r3, #4]
 8002cb6:	4613      	mov	r3, r2
 8002cb8:	009b      	lsls	r3, r3, #2
 8002cba:	4413      	add	r3, r2
 8002cbc:	3b23      	subs	r3, #35	@ 0x23
 8002cbe:	fa00 f203 	lsl.w	r2, r0, r3
 8002cc2:	687b      	ldr	r3, [r7, #4]
 8002cc4:	681b      	ldr	r3, [r3, #0]
 8002cc6:	430a      	orrs	r2, r1
 8002cc8:	631a      	str	r2, [r3, #48]	@ 0x30
 8002cca:	e01b      	b.n	8002d04 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 8002ccc:	687b      	ldr	r3, [r7, #4]
 8002cce:	681b      	ldr	r3, [r3, #0]
 8002cd0:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8002cd2:	683b      	ldr	r3, [r7, #0]
 8002cd4:	685a      	ldr	r2, [r3, #4]
 8002cd6:	4613      	mov	r3, r2
 8002cd8:	009b      	lsls	r3, r3, #2
 8002cda:	4413      	add	r3, r2
 8002cdc:	3b41      	subs	r3, #65	@ 0x41
 8002cde:	221f      	movs	r2, #31
 8002ce0:	fa02 f303 	lsl.w	r3, r2, r3
 8002ce4:	43db      	mvns	r3, r3
 8002ce6:	4019      	ands	r1, r3
 8002ce8:	683b      	ldr	r3, [r7, #0]
 8002cea:	6818      	ldr	r0, [r3, #0]
 8002cec:	683b      	ldr	r3, [r7, #0]
 8002cee:	685a      	ldr	r2, [r3, #4]
 8002cf0:	4613      	mov	r3, r2
 8002cf2:	009b      	lsls	r3, r3, #2
 8002cf4:	4413      	add	r3, r2
 8002cf6:	3b41      	subs	r3, #65	@ 0x41
 8002cf8:	fa00 f203 	lsl.w	r2, r0, r3
 8002cfc:	687b      	ldr	r3, [r7, #4]
 8002cfe:	681b      	ldr	r3, [r3, #0]
 8002d00:	430a      	orrs	r2, r1
 8002d02:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 8002d04:	683b      	ldr	r3, [r7, #0]
 8002d06:	681b      	ldr	r3, [r3, #0]
 8002d08:	2b09      	cmp	r3, #9
 8002d0a:	d91c      	bls.n	8002d46 <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	681b      	ldr	r3, [r3, #0]
 8002d10:	68d9      	ldr	r1, [r3, #12]
 8002d12:	683b      	ldr	r3, [r7, #0]
 8002d14:	681a      	ldr	r2, [r3, #0]
 8002d16:	4613      	mov	r3, r2
 8002d18:	005b      	lsls	r3, r3, #1
 8002d1a:	4413      	add	r3, r2
 8002d1c:	3b1e      	subs	r3, #30
 8002d1e:	2207      	movs	r2, #7
 8002d20:	fa02 f303 	lsl.w	r3, r2, r3
 8002d24:	43db      	mvns	r3, r3
 8002d26:	4019      	ands	r1, r3
 8002d28:	683b      	ldr	r3, [r7, #0]
 8002d2a:	6898      	ldr	r0, [r3, #8]
 8002d2c:	683b      	ldr	r3, [r7, #0]
 8002d2e:	681a      	ldr	r2, [r3, #0]
 8002d30:	4613      	mov	r3, r2
 8002d32:	005b      	lsls	r3, r3, #1
 8002d34:	4413      	add	r3, r2
 8002d36:	3b1e      	subs	r3, #30
 8002d38:	fa00 f203 	lsl.w	r2, r0, r3
 8002d3c:	687b      	ldr	r3, [r7, #4]
 8002d3e:	681b      	ldr	r3, [r3, #0]
 8002d40:	430a      	orrs	r2, r1
 8002d42:	60da      	str	r2, [r3, #12]
 8002d44:	e019      	b.n	8002d7a <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 8002d46:	687b      	ldr	r3, [r7, #4]
 8002d48:	681b      	ldr	r3, [r3, #0]
 8002d4a:	6919      	ldr	r1, [r3, #16]
 8002d4c:	683b      	ldr	r3, [r7, #0]
 8002d4e:	681a      	ldr	r2, [r3, #0]
 8002d50:	4613      	mov	r3, r2
 8002d52:	005b      	lsls	r3, r3, #1
 8002d54:	4413      	add	r3, r2
 8002d56:	2207      	movs	r2, #7
 8002d58:	fa02 f303 	lsl.w	r3, r2, r3
 8002d5c:	43db      	mvns	r3, r3
 8002d5e:	4019      	ands	r1, r3
 8002d60:	683b      	ldr	r3, [r7, #0]
 8002d62:	6898      	ldr	r0, [r3, #8]
 8002d64:	683b      	ldr	r3, [r7, #0]
 8002d66:	681a      	ldr	r2, [r3, #0]
 8002d68:	4613      	mov	r3, r2
 8002d6a:	005b      	lsls	r3, r3, #1
 8002d6c:	4413      	add	r3, r2
 8002d6e:	fa00 f203 	lsl.w	r2, r0, r3
 8002d72:	687b      	ldr	r3, [r7, #4]
 8002d74:	681b      	ldr	r3, [r3, #0]
 8002d76:	430a      	orrs	r2, r1
 8002d78:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8002d7a:	683b      	ldr	r3, [r7, #0]
 8002d7c:	681b      	ldr	r3, [r3, #0]
 8002d7e:	2b10      	cmp	r3, #16
 8002d80:	d003      	beq.n	8002d8a <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 8002d82:	683b      	ldr	r3, [r7, #0]
 8002d84:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8002d86:	2b11      	cmp	r3, #17
 8002d88:	d132      	bne.n	8002df0 <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 8002d8a:	687b      	ldr	r3, [r7, #4]
 8002d8c:	681b      	ldr	r3, [r3, #0]
 8002d8e:	4a1d      	ldr	r2, [pc, #116]	@ (8002e04 <HAL_ADC_ConfigChannel+0x1e4>)
 8002d90:	4293      	cmp	r3, r2
 8002d92:	d125      	bne.n	8002de0 <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 8002d94:	687b      	ldr	r3, [r7, #4]
 8002d96:	681b      	ldr	r3, [r3, #0]
 8002d98:	689b      	ldr	r3, [r3, #8]
 8002d9a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8002d9e:	2b00      	cmp	r3, #0
 8002da0:	d126      	bne.n	8002df0 <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 8002da2:	687b      	ldr	r3, [r7, #4]
 8002da4:	681b      	ldr	r3, [r3, #0]
 8002da6:	689a      	ldr	r2, [r3, #8]
 8002da8:	687b      	ldr	r3, [r7, #4]
 8002daa:	681b      	ldr	r3, [r3, #0]
 8002dac:	f442 0200 	orr.w	r2, r2, #8388608	@ 0x800000
 8002db0:	609a      	str	r2, [r3, #8]
        
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002db2:	683b      	ldr	r3, [r7, #0]
 8002db4:	681b      	ldr	r3, [r3, #0]
 8002db6:	2b10      	cmp	r3, #16
 8002db8:	d11a      	bne.n	8002df0 <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8002dba:	4b13      	ldr	r3, [pc, #76]	@ (8002e08 <HAL_ADC_ConfigChannel+0x1e8>)
 8002dbc:	681b      	ldr	r3, [r3, #0]
 8002dbe:	4a13      	ldr	r2, [pc, #76]	@ (8002e0c <HAL_ADC_ConfigChannel+0x1ec>)
 8002dc0:	fba2 2303 	umull	r2, r3, r2, r3
 8002dc4:	0c9a      	lsrs	r2, r3, #18
 8002dc6:	4613      	mov	r3, r2
 8002dc8:	009b      	lsls	r3, r3, #2
 8002dca:	4413      	add	r3, r2
 8002dcc:	005b      	lsls	r3, r3, #1
 8002dce:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8002dd0:	e002      	b.n	8002dd8 <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 8002dd2:	68bb      	ldr	r3, [r7, #8]
 8002dd4:	3b01      	subs	r3, #1
 8002dd6:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8002dd8:	68bb      	ldr	r3, [r7, #8]
 8002dda:	2b00      	cmp	r3, #0
 8002ddc:	d1f9      	bne.n	8002dd2 <HAL_ADC_ConfigChannel+0x1b2>
 8002dde:	e007      	b.n	8002df0 <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002de0:	687b      	ldr	r3, [r7, #4]
 8002de2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002de4:	f043 0220 	orr.w	r2, r3, #32
 8002de8:	687b      	ldr	r3, [r7, #4]
 8002dea:	629a      	str	r2, [r3, #40]	@ 0x28
      
      tmp_hal_status = HAL_ERROR;
 8002dec:	2301      	movs	r3, #1
 8002dee:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002df0:	687b      	ldr	r3, [r7, #4]
 8002df2:	2200      	movs	r2, #0
 8002df4:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8002df8:	7bfb      	ldrb	r3, [r7, #15]
}
 8002dfa:	4618      	mov	r0, r3
 8002dfc:	3714      	adds	r7, #20
 8002dfe:	46bd      	mov	sp, r7
 8002e00:	bc80      	pop	{r7}
 8002e02:	4770      	bx	lr
 8002e04:	40012400 	.word	0x40012400
 8002e08:	20000000 	.word	0x20000000
 8002e0c:	431bde83 	.word	0x431bde83

08002e10 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8002e10:	b580      	push	{r7, lr}
 8002e12:	b084      	sub	sp, #16
 8002e14:	af00      	add	r7, sp, #0
 8002e16:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002e18:	2300      	movs	r3, #0
 8002e1a:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 8002e1c:	2300      	movs	r3, #0
 8002e1e:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8002e20:	687b      	ldr	r3, [r7, #4]
 8002e22:	681b      	ldr	r3, [r3, #0]
 8002e24:	689b      	ldr	r3, [r3, #8]
 8002e26:	f003 0301 	and.w	r3, r3, #1
 8002e2a:	2b01      	cmp	r3, #1
 8002e2c:	d040      	beq.n	8002eb0 <ADC_Enable+0xa0>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8002e2e:	687b      	ldr	r3, [r7, #4]
 8002e30:	681b      	ldr	r3, [r3, #0]
 8002e32:	689a      	ldr	r2, [r3, #8]
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	681b      	ldr	r3, [r3, #0]
 8002e38:	f042 0201 	orr.w	r2, r2, #1
 8002e3c:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8002e3e:	4b1f      	ldr	r3, [pc, #124]	@ (8002ebc <ADC_Enable+0xac>)
 8002e40:	681b      	ldr	r3, [r3, #0]
 8002e42:	4a1f      	ldr	r2, [pc, #124]	@ (8002ec0 <ADC_Enable+0xb0>)
 8002e44:	fba2 2303 	umull	r2, r3, r2, r3
 8002e48:	0c9b      	lsrs	r3, r3, #18
 8002e4a:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8002e4c:	e002      	b.n	8002e54 <ADC_Enable+0x44>
    {
      wait_loop_index--;
 8002e4e:	68bb      	ldr	r3, [r7, #8]
 8002e50:	3b01      	subs	r3, #1
 8002e52:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8002e54:	68bb      	ldr	r3, [r7, #8]
 8002e56:	2b00      	cmp	r3, #0
 8002e58:	d1f9      	bne.n	8002e4e <ADC_Enable+0x3e>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();
 8002e5a:	f7ff fcb1 	bl	80027c0 <HAL_GetTick>
 8002e5e:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 8002e60:	e01f      	b.n	8002ea2 <ADC_Enable+0x92>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8002e62:	f7ff fcad 	bl	80027c0 <HAL_GetTick>
 8002e66:	4602      	mov	r2, r0
 8002e68:	68fb      	ldr	r3, [r7, #12]
 8002e6a:	1ad3      	subs	r3, r2, r3
 8002e6c:	2b02      	cmp	r3, #2
 8002e6e:	d918      	bls.n	8002ea2 <ADC_Enable+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) == RESET)
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	681b      	ldr	r3, [r3, #0]
 8002e74:	689b      	ldr	r3, [r3, #8]
 8002e76:	f003 0301 	and.w	r3, r3, #1
 8002e7a:	2b01      	cmp	r3, #1
 8002e7c:	d011      	beq.n	8002ea2 <ADC_Enable+0x92>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002e7e:	687b      	ldr	r3, [r7, #4]
 8002e80:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002e82:	f043 0210 	orr.w	r2, r3, #16
 8002e86:	687b      	ldr	r3, [r7, #4]
 8002e88:	629a      	str	r2, [r3, #40]	@ 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002e8a:	687b      	ldr	r3, [r7, #4]
 8002e8c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002e8e:	f043 0201 	orr.w	r2, r3, #1
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	62da      	str	r2, [r3, #44]	@ 0x2c

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8002e96:	687b      	ldr	r3, [r7, #4]
 8002e98:	2200      	movs	r2, #0
 8002e9a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

          return HAL_ERROR;
 8002e9e:	2301      	movs	r3, #1
 8002ea0:	e007      	b.n	8002eb2 <ADC_Enable+0xa2>
    while(ADC_IS_ENABLE(hadc) == RESET)
 8002ea2:	687b      	ldr	r3, [r7, #4]
 8002ea4:	681b      	ldr	r3, [r3, #0]
 8002ea6:	689b      	ldr	r3, [r3, #8]
 8002ea8:	f003 0301 	and.w	r3, r3, #1
 8002eac:	2b01      	cmp	r3, #1
 8002eae:	d1d8      	bne.n	8002e62 <ADC_Enable+0x52>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 8002eb0:	2300      	movs	r3, #0
}
 8002eb2:	4618      	mov	r0, r3
 8002eb4:	3710      	adds	r7, #16
 8002eb6:	46bd      	mov	sp, r7
 8002eb8:	bd80      	pop	{r7, pc}
 8002eba:	bf00      	nop
 8002ebc:	20000000 	.word	0x20000000
 8002ec0:	431bde83 	.word	0x431bde83

08002ec4 <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 8002ec4:	b580      	push	{r7, lr}
 8002ec6:	b084      	sub	sp, #16
 8002ec8:	af00      	add	r7, sp, #0
 8002eca:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002ecc:	2300      	movs	r3, #0
 8002ece:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	681b      	ldr	r3, [r3, #0]
 8002ed4:	689b      	ldr	r3, [r3, #8]
 8002ed6:	f003 0301 	and.w	r3, r3, #1
 8002eda:	2b01      	cmp	r3, #1
 8002edc:	d12e      	bne.n	8002f3c <ADC_ConversionStop_Disable+0x78>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	681b      	ldr	r3, [r3, #0]
 8002ee2:	689a      	ldr	r2, [r3, #8]
 8002ee4:	687b      	ldr	r3, [r7, #4]
 8002ee6:	681b      	ldr	r3, [r3, #0]
 8002ee8:	f022 0201 	bic.w	r2, r2, #1
 8002eec:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 8002eee:	f7ff fc67 	bl	80027c0 <HAL_GetTick>
 8002ef2:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 8002ef4:	e01b      	b.n	8002f2e <ADC_ConversionStop_Disable+0x6a>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8002ef6:	f7ff fc63 	bl	80027c0 <HAL_GetTick>
 8002efa:	4602      	mov	r2, r0
 8002efc:	68fb      	ldr	r3, [r7, #12]
 8002efe:	1ad3      	subs	r3, r2, r3
 8002f00:	2b02      	cmp	r3, #2
 8002f02:	d914      	bls.n	8002f2e <ADC_ConversionStop_Disable+0x6a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) != RESET)
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	681b      	ldr	r3, [r3, #0]
 8002f08:	689b      	ldr	r3, [r3, #8]
 8002f0a:	f003 0301 	and.w	r3, r3, #1
 8002f0e:	2b01      	cmp	r3, #1
 8002f10:	d10d      	bne.n	8002f2e <ADC_ConversionStop_Disable+0x6a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002f12:	687b      	ldr	r3, [r7, #4]
 8002f14:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002f16:	f043 0210 	orr.w	r2, r3, #16
 8002f1a:	687b      	ldr	r3, [r7, #4]
 8002f1c:	629a      	str	r2, [r3, #40]	@ 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002f22:	f043 0201 	orr.w	r2, r3, #1
 8002f26:	687b      	ldr	r3, [r7, #4]
 8002f28:	62da      	str	r2, [r3, #44]	@ 0x2c

          return HAL_ERROR;
 8002f2a:	2301      	movs	r3, #1
 8002f2c:	e007      	b.n	8002f3e <ADC_ConversionStop_Disable+0x7a>
    while(ADC_IS_ENABLE(hadc) != RESET)
 8002f2e:	687b      	ldr	r3, [r7, #4]
 8002f30:	681b      	ldr	r3, [r3, #0]
 8002f32:	689b      	ldr	r3, [r3, #8]
 8002f34:	f003 0301 	and.w	r3, r3, #1
 8002f38:	2b01      	cmp	r3, #1
 8002f3a:	d0dc      	beq.n	8002ef6 <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8002f3c:	2300      	movs	r3, #0
}
 8002f3e:	4618      	mov	r0, r3
 8002f40:	3710      	adds	r7, #16
 8002f42:	46bd      	mov	sp, r7
 8002f44:	bd80      	pop	{r7, pc}

08002f46 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback. 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8002f46:	b580      	push	{r7, lr}
 8002f48:	b084      	sub	sp, #16
 8002f4a:	af00      	add	r7, sp, #0
 8002f4c:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8002f4e:	687b      	ldr	r3, [r7, #4]
 8002f50:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002f52:	60fb      	str	r3, [r7, #12]
 
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8002f54:	68fb      	ldr	r3, [r7, #12]
 8002f56:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002f58:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8002f5c:	2b00      	cmp	r3, #0
 8002f5e:	d127      	bne.n	8002fb0 <ADC_DMAConvCplt+0x6a>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002f60:	68fb      	ldr	r3, [r7, #12]
 8002f62:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002f64:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8002f68:	68fb      	ldr	r3, [r7, #12]
 8002f6a:	629a      	str	r2, [r3, #40]	@ 0x28
    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going.        */
    /* Note: On STM32F1 devices, in case of sequencer enabled                 */
    /*       (several ranks selected), end of conversion flag is raised       */
    /*       at the end of the sequence.                                      */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8002f6c:	68fb      	ldr	r3, [r7, #12]
 8002f6e:	681b      	ldr	r3, [r3, #0]
 8002f70:	689b      	ldr	r3, [r3, #8]
 8002f72:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
 8002f76:	f5b3 2f60 	cmp.w	r3, #917504	@ 0xe0000
 8002f7a:	d115      	bne.n	8002fa8 <ADC_DMAConvCplt+0x62>
       (hadc->Init.ContinuousConvMode == DISABLE)   )
 8002f7c:	68fb      	ldr	r3, [r7, #12]
 8002f7e:	7b1b      	ldrb	r3, [r3, #12]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8002f80:	2b00      	cmp	r3, #0
 8002f82:	d111      	bne.n	8002fa8 <ADC_DMAConvCplt+0x62>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8002f84:	68fb      	ldr	r3, [r7, #12]
 8002f86:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002f88:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8002f8c:	68fb      	ldr	r3, [r7, #12]
 8002f8e:	629a      	str	r2, [r3, #40]	@ 0x28
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002f90:	68fb      	ldr	r3, [r7, #12]
 8002f92:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002f94:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002f98:	2b00      	cmp	r3, #0
 8002f9a:	d105      	bne.n	8002fa8 <ADC_DMAConvCplt+0x62>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002f9c:	68fb      	ldr	r3, [r7, #12]
 8002f9e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002fa0:	f043 0201 	orr.w	r2, r3, #1
 8002fa4:	68fb      	ldr	r3, [r7, #12]
 8002fa6:	629a      	str	r2, [r3, #40]	@ 0x28
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8002fa8:	68f8      	ldr	r0, [r7, #12]
 8002faa:	f004 ffa7 	bl	8007efc <HAL_ADC_ConvCpltCallback>
  else
  {
    /* Call DMA error callback */
    hadc->DMA_Handle->XferErrorCallback(hdma);
  }
}
 8002fae:	e004      	b.n	8002fba <ADC_DMAConvCplt+0x74>
    hadc->DMA_Handle->XferErrorCallback(hdma);
 8002fb0:	68fb      	ldr	r3, [r7, #12]
 8002fb2:	6a1b      	ldr	r3, [r3, #32]
 8002fb4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002fb6:	6878      	ldr	r0, [r7, #4]
 8002fb8:	4798      	blx	r3
}
 8002fba:	bf00      	nop
 8002fbc:	3710      	adds	r7, #16
 8002fbe:	46bd      	mov	sp, r7
 8002fc0:	bd80      	pop	{r7, pc}

08002fc2 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback. 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 8002fc2:	b580      	push	{r7, lr}
 8002fc4:	b084      	sub	sp, #16
 8002fc6:	af00      	add	r7, sp, #0
 8002fc8:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8002fca:	687b      	ldr	r3, [r7, #4]
 8002fcc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002fce:	60fb      	str	r3, [r7, #12]
  
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8002fd0:	68f8      	ldr	r0, [r7, #12]
 8002fd2:	f7ff fe13 	bl	8002bfc <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8002fd6:	bf00      	nop
 8002fd8:	3710      	adds	r7, #16
 8002fda:	46bd      	mov	sp, r7
 8002fdc:	bd80      	pop	{r7, pc}

08002fde <ADC_DMAError>:
  * @brief  DMA error callback 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 8002fde:	b580      	push	{r7, lr}
 8002fe0:	b084      	sub	sp, #16
 8002fe2:	af00      	add	r7, sp, #0
 8002fe4:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8002fe6:	687b      	ldr	r3, [r7, #4]
 8002fe8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002fea:	60fb      	str	r3, [r7, #12]
  
  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8002fec:	68fb      	ldr	r3, [r7, #12]
 8002fee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002ff0:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8002ff4:	68fb      	ldr	r3, [r7, #12]
 8002ff6:	629a      	str	r2, [r3, #40]	@ 0x28
  
  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8002ff8:	68fb      	ldr	r3, [r7, #12]
 8002ffa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002ffc:	f043 0204 	orr.w	r2, r3, #4
 8003000:	68fb      	ldr	r3, [r7, #12]
 8003002:	62da      	str	r2, [r3, #44]	@ 0x2c
  
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8003004:	68f8      	ldr	r0, [r7, #12]
 8003006:	f7ff fe02 	bl	8002c0e <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 800300a:	bf00      	nop
 800300c:	3710      	adds	r7, #16
 800300e:	46bd      	mov	sp, r7
 8003010:	bd80      	pop	{r7, pc}

08003012 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 8003012:	b580      	push	{r7, lr}
 8003014:	b084      	sub	sp, #16
 8003016:	af00      	add	r7, sp, #0
 8003018:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 800301a:	687b      	ldr	r3, [r7, #4]
 800301c:	2b00      	cmp	r3, #0
 800301e:	d101      	bne.n	8003024 <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 8003020:	2301      	movs	r3, #1
 8003022:	e0ed      	b.n	8003200 <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 8003024:	687b      	ldr	r3, [r7, #4]
 8003026:	f893 3020 	ldrb.w	r3, [r3, #32]
 800302a:	b2db      	uxtb	r3, r3
 800302c:	2b00      	cmp	r3, #0
 800302e:	d102      	bne.n	8003036 <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 8003030:	6878      	ldr	r0, [r7, #4]
 8003032:	f7fe fbd3 	bl	80017dc <HAL_CAN_MspInit>
  }
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8003036:	687b      	ldr	r3, [r7, #4]
 8003038:	681b      	ldr	r3, [r3, #0]
 800303a:	681a      	ldr	r2, [r3, #0]
 800303c:	687b      	ldr	r3, [r7, #4]
 800303e:	681b      	ldr	r3, [r3, #0]
 8003040:	f042 0201 	orr.w	r2, r2, #1
 8003044:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8003046:	f7ff fbbb 	bl	80027c0 <HAL_GetTick>
 800304a:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 800304c:	e012      	b.n	8003074 <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 800304e:	f7ff fbb7 	bl	80027c0 <HAL_GetTick>
 8003052:	4602      	mov	r2, r0
 8003054:	68fb      	ldr	r3, [r7, #12]
 8003056:	1ad3      	subs	r3, r2, r3
 8003058:	2b0a      	cmp	r3, #10
 800305a:	d90b      	bls.n	8003074 <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 800305c:	687b      	ldr	r3, [r7, #4]
 800305e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003060:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8003064:	687b      	ldr	r3, [r7, #4]
 8003066:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	2205      	movs	r2, #5
 800306c:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8003070:	2301      	movs	r3, #1
 8003072:	e0c5      	b.n	8003200 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	681b      	ldr	r3, [r3, #0]
 8003078:	685b      	ldr	r3, [r3, #4]
 800307a:	f003 0301 	and.w	r3, r3, #1
 800307e:	2b00      	cmp	r3, #0
 8003080:	d0e5      	beq.n	800304e <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8003082:	687b      	ldr	r3, [r7, #4]
 8003084:	681b      	ldr	r3, [r3, #0]
 8003086:	681a      	ldr	r2, [r3, #0]
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	681b      	ldr	r3, [r3, #0]
 800308c:	f022 0202 	bic.w	r2, r2, #2
 8003090:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8003092:	f7ff fb95 	bl	80027c0 <HAL_GetTick>
 8003096:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8003098:	e012      	b.n	80030c0 <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 800309a:	f7ff fb91 	bl	80027c0 <HAL_GetTick>
 800309e:	4602      	mov	r2, r0
 80030a0:	68fb      	ldr	r3, [r7, #12]
 80030a2:	1ad3      	subs	r3, r2, r3
 80030a4:	2b0a      	cmp	r3, #10
 80030a6:	d90b      	bls.n	80030c0 <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 80030a8:	687b      	ldr	r3, [r7, #4]
 80030aa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80030ac:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 80030b4:	687b      	ldr	r3, [r7, #4]
 80030b6:	2205      	movs	r2, #5
 80030b8:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 80030bc:	2301      	movs	r3, #1
 80030be:	e09f      	b.n	8003200 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	681b      	ldr	r3, [r3, #0]
 80030c4:	685b      	ldr	r3, [r3, #4]
 80030c6:	f003 0302 	and.w	r3, r3, #2
 80030ca:	2b00      	cmp	r3, #0
 80030cc:	d1e5      	bne.n	800309a <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	7e1b      	ldrb	r3, [r3, #24]
 80030d2:	2b01      	cmp	r3, #1
 80030d4:	d108      	bne.n	80030e8 <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 80030d6:	687b      	ldr	r3, [r7, #4]
 80030d8:	681b      	ldr	r3, [r3, #0]
 80030da:	681a      	ldr	r2, [r3, #0]
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	681b      	ldr	r3, [r3, #0]
 80030e0:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 80030e4:	601a      	str	r2, [r3, #0]
 80030e6:	e007      	b.n	80030f8 <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	681b      	ldr	r3, [r3, #0]
 80030ec:	681a      	ldr	r2, [r3, #0]
 80030ee:	687b      	ldr	r3, [r7, #4]
 80030f0:	681b      	ldr	r3, [r3, #0]
 80030f2:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80030f6:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 80030f8:	687b      	ldr	r3, [r7, #4]
 80030fa:	7e5b      	ldrb	r3, [r3, #25]
 80030fc:	2b01      	cmp	r3, #1
 80030fe:	d108      	bne.n	8003112 <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8003100:	687b      	ldr	r3, [r7, #4]
 8003102:	681b      	ldr	r3, [r3, #0]
 8003104:	681a      	ldr	r2, [r3, #0]
 8003106:	687b      	ldr	r3, [r7, #4]
 8003108:	681b      	ldr	r3, [r3, #0]
 800310a:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800310e:	601a      	str	r2, [r3, #0]
 8003110:	e007      	b.n	8003122 <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8003112:	687b      	ldr	r3, [r7, #4]
 8003114:	681b      	ldr	r3, [r3, #0]
 8003116:	681a      	ldr	r2, [r3, #0]
 8003118:	687b      	ldr	r3, [r7, #4]
 800311a:	681b      	ldr	r3, [r3, #0]
 800311c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003120:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 8003122:	687b      	ldr	r3, [r7, #4]
 8003124:	7e9b      	ldrb	r3, [r3, #26]
 8003126:	2b01      	cmp	r3, #1
 8003128:	d108      	bne.n	800313c <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 800312a:	687b      	ldr	r3, [r7, #4]
 800312c:	681b      	ldr	r3, [r3, #0]
 800312e:	681a      	ldr	r2, [r3, #0]
 8003130:	687b      	ldr	r3, [r7, #4]
 8003132:	681b      	ldr	r3, [r3, #0]
 8003134:	f042 0220 	orr.w	r2, r2, #32
 8003138:	601a      	str	r2, [r3, #0]
 800313a:	e007      	b.n	800314c <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	681b      	ldr	r3, [r3, #0]
 8003140:	681a      	ldr	r2, [r3, #0]
 8003142:	687b      	ldr	r3, [r7, #4]
 8003144:	681b      	ldr	r3, [r3, #0]
 8003146:	f022 0220 	bic.w	r2, r2, #32
 800314a:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 800314c:	687b      	ldr	r3, [r7, #4]
 800314e:	7edb      	ldrb	r3, [r3, #27]
 8003150:	2b01      	cmp	r3, #1
 8003152:	d108      	bne.n	8003166 <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8003154:	687b      	ldr	r3, [r7, #4]
 8003156:	681b      	ldr	r3, [r3, #0]
 8003158:	681a      	ldr	r2, [r3, #0]
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	681b      	ldr	r3, [r3, #0]
 800315e:	f022 0210 	bic.w	r2, r2, #16
 8003162:	601a      	str	r2, [r3, #0]
 8003164:	e007      	b.n	8003176 <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	681b      	ldr	r3, [r3, #0]
 800316a:	681a      	ldr	r2, [r3, #0]
 800316c:	687b      	ldr	r3, [r7, #4]
 800316e:	681b      	ldr	r3, [r3, #0]
 8003170:	f042 0210 	orr.w	r2, r2, #16
 8003174:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 8003176:	687b      	ldr	r3, [r7, #4]
 8003178:	7f1b      	ldrb	r3, [r3, #28]
 800317a:	2b01      	cmp	r3, #1
 800317c:	d108      	bne.n	8003190 <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	681b      	ldr	r3, [r3, #0]
 8003182:	681a      	ldr	r2, [r3, #0]
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	681b      	ldr	r3, [r3, #0]
 8003188:	f042 0208 	orr.w	r2, r2, #8
 800318c:	601a      	str	r2, [r3, #0]
 800318e:	e007      	b.n	80031a0 <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	681b      	ldr	r3, [r3, #0]
 8003194:	681a      	ldr	r2, [r3, #0]
 8003196:	687b      	ldr	r3, [r7, #4]
 8003198:	681b      	ldr	r3, [r3, #0]
 800319a:	f022 0208 	bic.w	r2, r2, #8
 800319e:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	7f5b      	ldrb	r3, [r3, #29]
 80031a4:	2b01      	cmp	r3, #1
 80031a6:	d108      	bne.n	80031ba <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	681b      	ldr	r3, [r3, #0]
 80031ac:	681a      	ldr	r2, [r3, #0]
 80031ae:	687b      	ldr	r3, [r7, #4]
 80031b0:	681b      	ldr	r3, [r3, #0]
 80031b2:	f042 0204 	orr.w	r2, r2, #4
 80031b6:	601a      	str	r2, [r3, #0]
 80031b8:	e007      	b.n	80031ca <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 80031ba:	687b      	ldr	r3, [r7, #4]
 80031bc:	681b      	ldr	r3, [r3, #0]
 80031be:	681a      	ldr	r2, [r3, #0]
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	681b      	ldr	r3, [r3, #0]
 80031c4:	f022 0204 	bic.w	r2, r2, #4
 80031c8:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 80031ca:	687b      	ldr	r3, [r7, #4]
 80031cc:	689a      	ldr	r2, [r3, #8]
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	68db      	ldr	r3, [r3, #12]
 80031d2:	431a      	orrs	r2, r3
 80031d4:	687b      	ldr	r3, [r7, #4]
 80031d6:	691b      	ldr	r3, [r3, #16]
 80031d8:	431a      	orrs	r2, r3
 80031da:	687b      	ldr	r3, [r7, #4]
 80031dc:	695b      	ldr	r3, [r3, #20]
 80031de:	ea42 0103 	orr.w	r1, r2, r3
 80031e2:	687b      	ldr	r3, [r7, #4]
 80031e4:	685b      	ldr	r3, [r3, #4]
 80031e6:	1e5a      	subs	r2, r3, #1
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	681b      	ldr	r3, [r3, #0]
 80031ec:	430a      	orrs	r2, r1
 80031ee:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	2200      	movs	r2, #0
 80031f4:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	2201      	movs	r2, #1
 80031fa:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 80031fe:	2300      	movs	r3, #0
}
 8003200:	4618      	mov	r0, r3
 8003202:	3710      	adds	r7, #16
 8003204:	46bd      	mov	sp, r7
 8003206:	bd80      	pop	{r7, pc}

08003208 <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, const CAN_FilterTypeDef *sFilterConfig)
{
 8003208:	b480      	push	{r7}
 800320a:	b087      	sub	sp, #28
 800320c:	af00      	add	r7, sp, #0
 800320e:	6078      	str	r0, [r7, #4]
 8003210:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
 8003212:	687b      	ldr	r3, [r7, #4]
 8003214:	681b      	ldr	r3, [r3, #0]
 8003216:	617b      	str	r3, [r7, #20]
  HAL_CAN_StateTypeDef state = hcan->State;
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	f893 3020 	ldrb.w	r3, [r3, #32]
 800321e:	74fb      	strb	r3, [r7, #19]

  if ((state == HAL_CAN_STATE_READY) ||
 8003220:	7cfb      	ldrb	r3, [r7, #19]
 8003222:	2b01      	cmp	r3, #1
 8003224:	d003      	beq.n	800322e <HAL_CAN_ConfigFilter+0x26>
 8003226:	7cfb      	ldrb	r3, [r7, #19]
 8003228:	2b02      	cmp	r3, #2
 800322a:	f040 80aa 	bne.w	8003382 <HAL_CAN_ConfigFilter+0x17a>
    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));
#endif /* CAN3 */

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 800322e:	697b      	ldr	r3, [r7, #20]
 8003230:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 8003234:	f043 0201 	orr.w	r2, r3, #1
 8003238:	697b      	ldr	r3, [r7, #20]
 800323a:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200
    CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
    SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);

#endif /* CAN3 */
    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 800323e:	683b      	ldr	r3, [r7, #0]
 8003240:	695b      	ldr	r3, [r3, #20]
 8003242:	f003 031f 	and.w	r3, r3, #31
 8003246:	2201      	movs	r2, #1
 8003248:	fa02 f303 	lsl.w	r3, r2, r3
 800324c:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 800324e:	697b      	ldr	r3, [r7, #20]
 8003250:	f8d3 221c 	ldr.w	r2, [r3, #540]	@ 0x21c
 8003254:	68fb      	ldr	r3, [r7, #12]
 8003256:	43db      	mvns	r3, r3
 8003258:	401a      	ands	r2, r3
 800325a:	697b      	ldr	r3, [r7, #20]
 800325c:	f8c3 221c 	str.w	r2, [r3, #540]	@ 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 8003260:	683b      	ldr	r3, [r7, #0]
 8003262:	69db      	ldr	r3, [r3, #28]
 8003264:	2b00      	cmp	r3, #0
 8003266:	d123      	bne.n	80032b0 <HAL_CAN_ConfigFilter+0xa8>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 8003268:	697b      	ldr	r3, [r7, #20]
 800326a:	f8d3 220c 	ldr.w	r2, [r3, #524]	@ 0x20c
 800326e:	68fb      	ldr	r3, [r7, #12]
 8003270:	43db      	mvns	r3, r3
 8003272:	401a      	ands	r2, r3
 8003274:	697b      	ldr	r3, [r7, #20]
 8003276:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 800327a:	683b      	ldr	r3, [r7, #0]
 800327c:	68db      	ldr	r3, [r3, #12]
 800327e:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8003280:	683b      	ldr	r3, [r7, #0]
 8003282:	685b      	ldr	r3, [r3, #4]
 8003284:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8003286:	683a      	ldr	r2, [r7, #0]
 8003288:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 800328a:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 800328c:	697b      	ldr	r3, [r7, #20]
 800328e:	3248      	adds	r2, #72	@ 0x48
 8003290:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8003294:	683b      	ldr	r3, [r7, #0]
 8003296:	689b      	ldr	r3, [r3, #8]
 8003298:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 800329a:	683b      	ldr	r3, [r7, #0]
 800329c:	681b      	ldr	r3, [r3, #0]
 800329e:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 80032a0:	683b      	ldr	r3, [r7, #0]
 80032a2:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 80032a4:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 80032a6:	6979      	ldr	r1, [r7, #20]
 80032a8:	3348      	adds	r3, #72	@ 0x48
 80032aa:	00db      	lsls	r3, r3, #3
 80032ac:	440b      	add	r3, r1
 80032ae:	605a      	str	r2, [r3, #4]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 80032b0:	683b      	ldr	r3, [r7, #0]
 80032b2:	69db      	ldr	r3, [r3, #28]
 80032b4:	2b01      	cmp	r3, #1
 80032b6:	d122      	bne.n	80032fe <HAL_CAN_ConfigFilter+0xf6>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 80032b8:	697b      	ldr	r3, [r7, #20]
 80032ba:	f8d3 220c 	ldr.w	r2, [r3, #524]	@ 0x20c
 80032be:	68fb      	ldr	r3, [r7, #12]
 80032c0:	431a      	orrs	r2, r3
 80032c2:	697b      	ldr	r3, [r7, #20]
 80032c4:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 80032c8:	683b      	ldr	r3, [r7, #0]
 80032ca:	681b      	ldr	r3, [r3, #0]
 80032cc:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 80032ce:	683b      	ldr	r3, [r7, #0]
 80032d0:	685b      	ldr	r3, [r3, #4]
 80032d2:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 80032d4:	683a      	ldr	r2, [r7, #0]
 80032d6:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 80032d8:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 80032da:	697b      	ldr	r3, [r7, #20]
 80032dc:	3248      	adds	r2, #72	@ 0x48
 80032de:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 80032e2:	683b      	ldr	r3, [r7, #0]
 80032e4:	689b      	ldr	r3, [r3, #8]
 80032e6:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 80032e8:	683b      	ldr	r3, [r7, #0]
 80032ea:	68db      	ldr	r3, [r3, #12]
 80032ec:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 80032ee:	683b      	ldr	r3, [r7, #0]
 80032f0:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 80032f2:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 80032f4:	6979      	ldr	r1, [r7, #20]
 80032f6:	3348      	adds	r3, #72	@ 0x48
 80032f8:	00db      	lsls	r3, r3, #3
 80032fa:	440b      	add	r3, r1
 80032fc:	605a      	str	r2, [r3, #4]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 80032fe:	683b      	ldr	r3, [r7, #0]
 8003300:	699b      	ldr	r3, [r3, #24]
 8003302:	2b00      	cmp	r3, #0
 8003304:	d109      	bne.n	800331a <HAL_CAN_ConfigFilter+0x112>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 8003306:	697b      	ldr	r3, [r7, #20]
 8003308:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800330c:	68fb      	ldr	r3, [r7, #12]
 800330e:	43db      	mvns	r3, r3
 8003310:	401a      	ands	r2, r3
 8003312:	697b      	ldr	r3, [r7, #20]
 8003314:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204
 8003318:	e007      	b.n	800332a <HAL_CAN_ConfigFilter+0x122>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 800331a:	697b      	ldr	r3, [r7, #20]
 800331c:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8003320:	68fb      	ldr	r3, [r7, #12]
 8003322:	431a      	orrs	r2, r3
 8003324:	697b      	ldr	r3, [r7, #20]
 8003326:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 800332a:	683b      	ldr	r3, [r7, #0]
 800332c:	691b      	ldr	r3, [r3, #16]
 800332e:	2b00      	cmp	r3, #0
 8003330:	d109      	bne.n	8003346 <HAL_CAN_ConfigFilter+0x13e>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 8003332:	697b      	ldr	r3, [r7, #20]
 8003334:	f8d3 2214 	ldr.w	r2, [r3, #532]	@ 0x214
 8003338:	68fb      	ldr	r3, [r7, #12]
 800333a:	43db      	mvns	r3, r3
 800333c:	401a      	ands	r2, r3
 800333e:	697b      	ldr	r3, [r7, #20]
 8003340:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
 8003344:	e007      	b.n	8003356 <HAL_CAN_ConfigFilter+0x14e>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 8003346:	697b      	ldr	r3, [r7, #20]
 8003348:	f8d3 2214 	ldr.w	r2, [r3, #532]	@ 0x214
 800334c:	68fb      	ldr	r3, [r7, #12]
 800334e:	431a      	orrs	r2, r3
 8003350:	697b      	ldr	r3, [r7, #20]
 8003352:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 8003356:	683b      	ldr	r3, [r7, #0]
 8003358:	6a1b      	ldr	r3, [r3, #32]
 800335a:	2b01      	cmp	r3, #1
 800335c:	d107      	bne.n	800336e <HAL_CAN_ConfigFilter+0x166>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 800335e:	697b      	ldr	r3, [r7, #20]
 8003360:	f8d3 221c 	ldr.w	r2, [r3, #540]	@ 0x21c
 8003364:	68fb      	ldr	r3, [r7, #12]
 8003366:	431a      	orrs	r2, r3
 8003368:	697b      	ldr	r3, [r7, #20]
 800336a:	f8c3 221c 	str.w	r2, [r3, #540]	@ 0x21c
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 800336e:	697b      	ldr	r3, [r7, #20]
 8003370:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 8003374:	f023 0201 	bic.w	r2, r3, #1
 8003378:	697b      	ldr	r3, [r7, #20]
 800337a:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200

    /* Return function status */
    return HAL_OK;
 800337e:	2300      	movs	r3, #0
 8003380:	e006      	b.n	8003390 <HAL_CAN_ConfigFilter+0x188>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8003382:	687b      	ldr	r3, [r7, #4]
 8003384:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003386:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 800338a:	687b      	ldr	r3, [r7, #4]
 800338c:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 800338e:	2301      	movs	r3, #1
  }
}
 8003390:	4618      	mov	r0, r3
 8003392:	371c      	adds	r7, #28
 8003394:	46bd      	mov	sp, r7
 8003396:	bc80      	pop	{r7}
 8003398:	4770      	bx	lr

0800339a <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 800339a:	b580      	push	{r7, lr}
 800339c:	b084      	sub	sp, #16
 800339e:	af00      	add	r7, sp, #0
 80033a0:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 80033a2:	687b      	ldr	r3, [r7, #4]
 80033a4:	f893 3020 	ldrb.w	r3, [r3, #32]
 80033a8:	b2db      	uxtb	r3, r3
 80033aa:	2b01      	cmp	r3, #1
 80033ac:	d12e      	bne.n	800340c <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	2202      	movs	r2, #2
 80033b2:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	681b      	ldr	r3, [r3, #0]
 80033ba:	681a      	ldr	r2, [r3, #0]
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	681b      	ldr	r3, [r3, #0]
 80033c0:	f022 0201 	bic.w	r2, r2, #1
 80033c4:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 80033c6:	f7ff f9fb 	bl	80027c0 <HAL_GetTick>
 80033ca:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 80033cc:	e012      	b.n	80033f4 <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 80033ce:	f7ff f9f7 	bl	80027c0 <HAL_GetTick>
 80033d2:	4602      	mov	r2, r0
 80033d4:	68fb      	ldr	r3, [r7, #12]
 80033d6:	1ad3      	subs	r3, r2, r3
 80033d8:	2b0a      	cmp	r3, #10
 80033da:	d90b      	bls.n	80033f4 <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80033e0:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 80033e4:	687b      	ldr	r3, [r7, #4]
 80033e6:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	2205      	movs	r2, #5
 80033ec:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 80033f0:	2301      	movs	r3, #1
 80033f2:	e012      	b.n	800341a <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	681b      	ldr	r3, [r3, #0]
 80033f8:	685b      	ldr	r3, [r3, #4]
 80033fa:	f003 0301 	and.w	r3, r3, #1
 80033fe:	2b00      	cmp	r3, #0
 8003400:	d1e5      	bne.n	80033ce <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8003402:	687b      	ldr	r3, [r7, #4]
 8003404:	2200      	movs	r2, #0
 8003406:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Return function status */
    return HAL_OK;
 8003408:	2300      	movs	r3, #0
 800340a:	e006      	b.n	800341a <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 800340c:	687b      	ldr	r3, [r7, #4]
 800340e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003410:	f443 2200 	orr.w	r2, r3, #524288	@ 0x80000
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8003418:	2301      	movs	r3, #1
  }
}
 800341a:	4618      	mov	r0, r3
 800341c:	3710      	adds	r7, #16
 800341e:	46bd      	mov	sp, r7
 8003420:	bd80      	pop	{r7, pc}

08003422 <HAL_CAN_AddTxMessage>:
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, const CAN_TxHeaderTypeDef *pHeader,
                                       const uint8_t aData[], uint32_t *pTxMailbox)
{
 8003422:	b480      	push	{r7}
 8003424:	b089      	sub	sp, #36	@ 0x24
 8003426:	af00      	add	r7, sp, #0
 8003428:	60f8      	str	r0, [r7, #12]
 800342a:	60b9      	str	r1, [r7, #8]
 800342c:	607a      	str	r2, [r7, #4]
 800342e:	603b      	str	r3, [r7, #0]
  uint32_t transmitmailbox;
  HAL_CAN_StateTypeDef state = hcan->State;
 8003430:	68fb      	ldr	r3, [r7, #12]
 8003432:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003436:	77fb      	strb	r3, [r7, #31]
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 8003438:	68fb      	ldr	r3, [r7, #12]
 800343a:	681b      	ldr	r3, [r3, #0]
 800343c:	689b      	ldr	r3, [r3, #8]
 800343e:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));

  if ((state == HAL_CAN_STATE_READY) ||
 8003440:	7ffb      	ldrb	r3, [r7, #31]
 8003442:	2b01      	cmp	r3, #1
 8003444:	d003      	beq.n	800344e <HAL_CAN_AddTxMessage+0x2c>
 8003446:	7ffb      	ldrb	r3, [r7, #31]
 8003448:	2b02      	cmp	r3, #2
 800344a:	f040 80ad 	bne.w	80035a8 <HAL_CAN_AddTxMessage+0x186>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check that all the Tx mailboxes are not full */
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 800344e:	69bb      	ldr	r3, [r7, #24]
 8003450:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8003454:	2b00      	cmp	r3, #0
 8003456:	d10a      	bne.n	800346e <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8003458:	69bb      	ldr	r3, [r7, #24]
 800345a:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 800345e:	2b00      	cmp	r3, #0
 8003460:	d105      	bne.n	800346e <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME2) != 0U))
 8003462:	69bb      	ldr	r3, [r7, #24]
 8003464:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8003468:	2b00      	cmp	r3, #0
 800346a:	f000 8095 	beq.w	8003598 <HAL_CAN_AddTxMessage+0x176>
    {
      /* Select an empty transmit mailbox */
      transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 800346e:	69bb      	ldr	r3, [r7, #24]
 8003470:	0e1b      	lsrs	r3, r3, #24
 8003472:	f003 0303 	and.w	r3, r3, #3
 8003476:	617b      	str	r3, [r7, #20]

      /* Store the Tx mailbox */
      *pTxMailbox = (uint32_t)1 << transmitmailbox;
 8003478:	2201      	movs	r2, #1
 800347a:	697b      	ldr	r3, [r7, #20]
 800347c:	409a      	lsls	r2, r3
 800347e:	683b      	ldr	r3, [r7, #0]
 8003480:	601a      	str	r2, [r3, #0]

      /* Set up the Id */
      if (pHeader->IDE == CAN_ID_STD)
 8003482:	68bb      	ldr	r3, [r7, #8]
 8003484:	689b      	ldr	r3, [r3, #8]
 8003486:	2b00      	cmp	r3, #0
 8003488:	d10d      	bne.n	80034a6 <HAL_CAN_AddTxMessage+0x84>
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 800348a:	68bb      	ldr	r3, [r7, #8]
 800348c:	681b      	ldr	r3, [r3, #0]
 800348e:	055a      	lsls	r2, r3, #21
                                                           pHeader->RTR);
 8003490:	68bb      	ldr	r3, [r7, #8]
 8003492:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8003494:	68f9      	ldr	r1, [r7, #12]
 8003496:	6809      	ldr	r1, [r1, #0]
 8003498:	431a      	orrs	r2, r3
 800349a:	697b      	ldr	r3, [r7, #20]
 800349c:	3318      	adds	r3, #24
 800349e:	011b      	lsls	r3, r3, #4
 80034a0:	440b      	add	r3, r1
 80034a2:	601a      	str	r2, [r3, #0]
 80034a4:	e00f      	b.n	80034c6 <HAL_CAN_AddTxMessage+0xa4>
      }
      else
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 80034a6:	68bb      	ldr	r3, [r7, #8]
 80034a8:	685b      	ldr	r3, [r3, #4]
 80034aa:	00da      	lsls	r2, r3, #3
                                                           pHeader->IDE |
 80034ac:	68bb      	ldr	r3, [r7, #8]
 80034ae:	689b      	ldr	r3, [r3, #8]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 80034b0:	431a      	orrs	r2, r3
                                                           pHeader->RTR);
 80034b2:	68bb      	ldr	r3, [r7, #8]
 80034b4:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 80034b6:	68f9      	ldr	r1, [r7, #12]
 80034b8:	6809      	ldr	r1, [r1, #0]
                                                           pHeader->IDE |
 80034ba:	431a      	orrs	r2, r3
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 80034bc:	697b      	ldr	r3, [r7, #20]
 80034be:	3318      	adds	r3, #24
 80034c0:	011b      	lsls	r3, r3, #4
 80034c2:	440b      	add	r3, r1
 80034c4:	601a      	str	r2, [r3, #0]
      }

      /* Set up the DLC */
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 80034c6:	68fb      	ldr	r3, [r7, #12]
 80034c8:	6819      	ldr	r1, [r3, #0]
 80034ca:	68bb      	ldr	r3, [r7, #8]
 80034cc:	691a      	ldr	r2, [r3, #16]
 80034ce:	697b      	ldr	r3, [r7, #20]
 80034d0:	3318      	adds	r3, #24
 80034d2:	011b      	lsls	r3, r3, #4
 80034d4:	440b      	add	r3, r1
 80034d6:	3304      	adds	r3, #4
 80034d8:	601a      	str	r2, [r3, #0]

      /* Set up the Transmit Global Time mode */
      if (pHeader->TransmitGlobalTime == ENABLE)
 80034da:	68bb      	ldr	r3, [r7, #8]
 80034dc:	7d1b      	ldrb	r3, [r3, #20]
 80034de:	2b01      	cmp	r3, #1
 80034e0:	d111      	bne.n	8003506 <HAL_CAN_AddTxMessage+0xe4>
      {
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 80034e2:	68fb      	ldr	r3, [r7, #12]
 80034e4:	681a      	ldr	r2, [r3, #0]
 80034e6:	697b      	ldr	r3, [r7, #20]
 80034e8:	3318      	adds	r3, #24
 80034ea:	011b      	lsls	r3, r3, #4
 80034ec:	4413      	add	r3, r2
 80034ee:	3304      	adds	r3, #4
 80034f0:	681b      	ldr	r3, [r3, #0]
 80034f2:	68fa      	ldr	r2, [r7, #12]
 80034f4:	6811      	ldr	r1, [r2, #0]
 80034f6:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80034fa:	697b      	ldr	r3, [r7, #20]
 80034fc:	3318      	adds	r3, #24
 80034fe:	011b      	lsls	r3, r3, #4
 8003500:	440b      	add	r3, r1
 8003502:	3304      	adds	r3, #4
 8003504:	601a      	str	r2, [r3, #0]
      }

      /* Set up the data field */
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 8003506:	687b      	ldr	r3, [r7, #4]
 8003508:	3307      	adds	r3, #7
 800350a:	781b      	ldrb	r3, [r3, #0]
 800350c:	061a      	lsls	r2, r3, #24
 800350e:	687b      	ldr	r3, [r7, #4]
 8003510:	3306      	adds	r3, #6
 8003512:	781b      	ldrb	r3, [r3, #0]
 8003514:	041b      	lsls	r3, r3, #16
 8003516:	431a      	orrs	r2, r3
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	3305      	adds	r3, #5
 800351c:	781b      	ldrb	r3, [r3, #0]
 800351e:	021b      	lsls	r3, r3, #8
 8003520:	4313      	orrs	r3, r2
 8003522:	687a      	ldr	r2, [r7, #4]
 8003524:	3204      	adds	r2, #4
 8003526:	7812      	ldrb	r2, [r2, #0]
 8003528:	4610      	mov	r0, r2
 800352a:	68fa      	ldr	r2, [r7, #12]
 800352c:	6811      	ldr	r1, [r2, #0]
 800352e:	ea43 0200 	orr.w	r2, r3, r0
 8003532:	697b      	ldr	r3, [r7, #20]
 8003534:	011b      	lsls	r3, r3, #4
 8003536:	440b      	add	r3, r1
 8003538:	f503 73c6 	add.w	r3, r3, #396	@ 0x18c
 800353c:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[7] << CAN_TDH0R_DATA7_Pos) |
                ((uint32_t)aData[6] << CAN_TDH0R_DATA6_Pos) |
                ((uint32_t)aData[5] << CAN_TDH0R_DATA5_Pos) |
                ((uint32_t)aData[4] << CAN_TDH0R_DATA4_Pos));
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 800353e:	687b      	ldr	r3, [r7, #4]
 8003540:	3303      	adds	r3, #3
 8003542:	781b      	ldrb	r3, [r3, #0]
 8003544:	061a      	lsls	r2, r3, #24
 8003546:	687b      	ldr	r3, [r7, #4]
 8003548:	3302      	adds	r3, #2
 800354a:	781b      	ldrb	r3, [r3, #0]
 800354c:	041b      	lsls	r3, r3, #16
 800354e:	431a      	orrs	r2, r3
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	3301      	adds	r3, #1
 8003554:	781b      	ldrb	r3, [r3, #0]
 8003556:	021b      	lsls	r3, r3, #8
 8003558:	4313      	orrs	r3, r2
 800355a:	687a      	ldr	r2, [r7, #4]
 800355c:	7812      	ldrb	r2, [r2, #0]
 800355e:	4610      	mov	r0, r2
 8003560:	68fa      	ldr	r2, [r7, #12]
 8003562:	6811      	ldr	r1, [r2, #0]
 8003564:	ea43 0200 	orr.w	r2, r3, r0
 8003568:	697b      	ldr	r3, [r7, #20]
 800356a:	011b      	lsls	r3, r3, #4
 800356c:	440b      	add	r3, r1
 800356e:	f503 73c4 	add.w	r3, r3, #392	@ 0x188
 8003572:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[2] << CAN_TDL0R_DATA2_Pos) |
                ((uint32_t)aData[1] << CAN_TDL0R_DATA1_Pos) |
                ((uint32_t)aData[0] << CAN_TDL0R_DATA0_Pos));

      /* Request transmission */
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 8003574:	68fb      	ldr	r3, [r7, #12]
 8003576:	681a      	ldr	r2, [r3, #0]
 8003578:	697b      	ldr	r3, [r7, #20]
 800357a:	3318      	adds	r3, #24
 800357c:	011b      	lsls	r3, r3, #4
 800357e:	4413      	add	r3, r2
 8003580:	681b      	ldr	r3, [r3, #0]
 8003582:	68fa      	ldr	r2, [r7, #12]
 8003584:	6811      	ldr	r1, [r2, #0]
 8003586:	f043 0201 	orr.w	r2, r3, #1
 800358a:	697b      	ldr	r3, [r7, #20]
 800358c:	3318      	adds	r3, #24
 800358e:	011b      	lsls	r3, r3, #4
 8003590:	440b      	add	r3, r1
 8003592:	601a      	str	r2, [r3, #0]

      /* Return function status */
      return HAL_OK;
 8003594:	2300      	movs	r3, #0
 8003596:	e00e      	b.n	80035b6 <HAL_CAN_AddTxMessage+0x194>
    }
    else
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8003598:	68fb      	ldr	r3, [r7, #12]
 800359a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800359c:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 80035a0:	68fb      	ldr	r3, [r7, #12]
 80035a2:	625a      	str	r2, [r3, #36]	@ 0x24

      return HAL_ERROR;
 80035a4:	2301      	movs	r3, #1
 80035a6:	e006      	b.n	80035b6 <HAL_CAN_AddTxMessage+0x194>
    }
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 80035a8:	68fb      	ldr	r3, [r7, #12]
 80035aa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80035ac:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 80035b0:	68fb      	ldr	r3, [r7, #12]
 80035b2:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 80035b4:	2301      	movs	r3, #1
  }
}
 80035b6:	4618      	mov	r0, r3
 80035b8:	3724      	adds	r7, #36	@ 0x24
 80035ba:	46bd      	mov	sp, r7
 80035bc:	bc80      	pop	{r7}
 80035be:	4770      	bx	lr

080035c0 <HAL_CAN_GetTxMailboxesFreeLevel>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval Number of free Tx Mailboxes.
  */
uint32_t HAL_CAN_GetTxMailboxesFreeLevel(const CAN_HandleTypeDef *hcan)
{
 80035c0:	b480      	push	{r7}
 80035c2:	b085      	sub	sp, #20
 80035c4:	af00      	add	r7, sp, #0
 80035c6:	6078      	str	r0, [r7, #4]
  uint32_t freelevel = 0U;
 80035c8:	2300      	movs	r3, #0
 80035ca:	60fb      	str	r3, [r7, #12]
  HAL_CAN_StateTypeDef state = hcan->State;
 80035cc:	687b      	ldr	r3, [r7, #4]
 80035ce:	f893 3020 	ldrb.w	r3, [r3, #32]
 80035d2:	72fb      	strb	r3, [r7, #11]

  if ((state == HAL_CAN_STATE_READY) ||
 80035d4:	7afb      	ldrb	r3, [r7, #11]
 80035d6:	2b01      	cmp	r3, #1
 80035d8:	d002      	beq.n	80035e0 <HAL_CAN_GetTxMailboxesFreeLevel+0x20>
 80035da:	7afb      	ldrb	r3, [r7, #11]
 80035dc:	2b02      	cmp	r3, #2
 80035de:	d11d      	bne.n	800361c <HAL_CAN_GetTxMailboxesFreeLevel+0x5c>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check Tx Mailbox 0 status */
    if ((hcan->Instance->TSR & CAN_TSR_TME0) != 0U)
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	681b      	ldr	r3, [r3, #0]
 80035e4:	689b      	ldr	r3, [r3, #8]
 80035e6:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80035ea:	2b00      	cmp	r3, #0
 80035ec:	d002      	beq.n	80035f4 <HAL_CAN_GetTxMailboxesFreeLevel+0x34>
    {
      freelevel++;
 80035ee:	68fb      	ldr	r3, [r7, #12]
 80035f0:	3301      	adds	r3, #1
 80035f2:	60fb      	str	r3, [r7, #12]
    }

    /* Check Tx Mailbox 1 status */
    if ((hcan->Instance->TSR & CAN_TSR_TME1) != 0U)
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	681b      	ldr	r3, [r3, #0]
 80035f8:	689b      	ldr	r3, [r3, #8]
 80035fa:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80035fe:	2b00      	cmp	r3, #0
 8003600:	d002      	beq.n	8003608 <HAL_CAN_GetTxMailboxesFreeLevel+0x48>
    {
      freelevel++;
 8003602:	68fb      	ldr	r3, [r7, #12]
 8003604:	3301      	adds	r3, #1
 8003606:	60fb      	str	r3, [r7, #12]
    }

    /* Check Tx Mailbox 2 status */
    if ((hcan->Instance->TSR & CAN_TSR_TME2) != 0U)
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	681b      	ldr	r3, [r3, #0]
 800360c:	689b      	ldr	r3, [r3, #8]
 800360e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003612:	2b00      	cmp	r3, #0
 8003614:	d002      	beq.n	800361c <HAL_CAN_GetTxMailboxesFreeLevel+0x5c>
    {
      freelevel++;
 8003616:	68fb      	ldr	r3, [r7, #12]
 8003618:	3301      	adds	r3, #1
 800361a:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Return Tx Mailboxes free level */
  return freelevel;
 800361c:	68fb      	ldr	r3, [r7, #12]
}
 800361e:	4618      	mov	r0, r3
 8003620:	3714      	adds	r7, #20
 8003622:	46bd      	mov	sp, r7
 8003624:	bc80      	pop	{r7}
 8003626:	4770      	bx	lr

08003628 <HAL_CAN_GetRxMessage>:
  * @param  aData array where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo,
                                       CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
 8003628:	b480      	push	{r7}
 800362a:	b087      	sub	sp, #28
 800362c:	af00      	add	r7, sp, #0
 800362e:	60f8      	str	r0, [r7, #12]
 8003630:	60b9      	str	r1, [r7, #8]
 8003632:	607a      	str	r2, [r7, #4]
 8003634:	603b      	str	r3, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8003636:	68fb      	ldr	r3, [r7, #12]
 8003638:	f893 3020 	ldrb.w	r3, [r3, #32]
 800363c:	75fb      	strb	r3, [r7, #23]

  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 800363e:	7dfb      	ldrb	r3, [r7, #23]
 8003640:	2b01      	cmp	r3, #1
 8003642:	d003      	beq.n	800364c <HAL_CAN_GetRxMessage+0x24>
 8003644:	7dfb      	ldrb	r3, [r7, #23]
 8003646:	2b02      	cmp	r3, #2
 8003648:	f040 8103 	bne.w	8003852 <HAL_CAN_GetRxMessage+0x22a>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check the Rx FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 800364c:	68bb      	ldr	r3, [r7, #8]
 800364e:	2b00      	cmp	r3, #0
 8003650:	d10e      	bne.n	8003670 <HAL_CAN_GetRxMessage+0x48>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 8003652:	68fb      	ldr	r3, [r7, #12]
 8003654:	681b      	ldr	r3, [r3, #0]
 8003656:	68db      	ldr	r3, [r3, #12]
 8003658:	f003 0303 	and.w	r3, r3, #3
 800365c:	2b00      	cmp	r3, #0
 800365e:	d116      	bne.n	800368e <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8003660:	68fb      	ldr	r3, [r7, #12]
 8003662:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003664:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8003668:	68fb      	ldr	r3, [r7, #12]
 800366a:	625a      	str	r2, [r3, #36]	@ 0x24

        return HAL_ERROR;
 800366c:	2301      	movs	r3, #1
 800366e:	e0f7      	b.n	8003860 <HAL_CAN_GetRxMessage+0x238>
      }
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 8003670:	68fb      	ldr	r3, [r7, #12]
 8003672:	681b      	ldr	r3, [r3, #0]
 8003674:	691b      	ldr	r3, [r3, #16]
 8003676:	f003 0303 	and.w	r3, r3, #3
 800367a:	2b00      	cmp	r3, #0
 800367c:	d107      	bne.n	800368e <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 800367e:	68fb      	ldr	r3, [r7, #12]
 8003680:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003682:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8003686:	68fb      	ldr	r3, [r7, #12]
 8003688:	625a      	str	r2, [r3, #36]	@ 0x24

        return HAL_ERROR;
 800368a:	2301      	movs	r3, #1
 800368c:	e0e8      	b.n	8003860 <HAL_CAN_GetRxMessage+0x238>
      }
    }

    /* Get the header */
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 800368e:	68fb      	ldr	r3, [r7, #12]
 8003690:	681a      	ldr	r2, [r3, #0]
 8003692:	68bb      	ldr	r3, [r7, #8]
 8003694:	331b      	adds	r3, #27
 8003696:	011b      	lsls	r3, r3, #4
 8003698:	4413      	add	r3, r2
 800369a:	681b      	ldr	r3, [r3, #0]
 800369c:	f003 0204 	and.w	r2, r3, #4
 80036a0:	687b      	ldr	r3, [r7, #4]
 80036a2:	609a      	str	r2, [r3, #8]
    if (pHeader->IDE == CAN_ID_STD)
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	689b      	ldr	r3, [r3, #8]
 80036a8:	2b00      	cmp	r3, #0
 80036aa:	d10c      	bne.n	80036c6 <HAL_CAN_GetRxMessage+0x9e>
    {
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 80036ac:	68fb      	ldr	r3, [r7, #12]
 80036ae:	681a      	ldr	r2, [r3, #0]
 80036b0:	68bb      	ldr	r3, [r7, #8]
 80036b2:	331b      	adds	r3, #27
 80036b4:	011b      	lsls	r3, r3, #4
 80036b6:	4413      	add	r3, r2
 80036b8:	681b      	ldr	r3, [r3, #0]
 80036ba:	0d5b      	lsrs	r3, r3, #21
 80036bc:	f3c3 020a 	ubfx	r2, r3, #0, #11
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	601a      	str	r2, [r3, #0]
 80036c4:	e00b      	b.n	80036de <HAL_CAN_GetRxMessage+0xb6>
    }
    else
    {
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) &
                        hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 80036c6:	68fb      	ldr	r3, [r7, #12]
 80036c8:	681a      	ldr	r2, [r3, #0]
 80036ca:	68bb      	ldr	r3, [r7, #8]
 80036cc:	331b      	adds	r3, #27
 80036ce:	011b      	lsls	r3, r3, #4
 80036d0:	4413      	add	r3, r2
 80036d2:	681b      	ldr	r3, [r3, #0]
 80036d4:	08db      	lsrs	r3, r3, #3
 80036d6:	f023 4260 	bic.w	r2, r3, #3758096384	@ 0xe0000000
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) &
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	605a      	str	r2, [r3, #4]
    }
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR);
 80036de:	68fb      	ldr	r3, [r7, #12]
 80036e0:	681a      	ldr	r2, [r3, #0]
 80036e2:	68bb      	ldr	r3, [r7, #8]
 80036e4:	331b      	adds	r3, #27
 80036e6:	011b      	lsls	r3, r3, #4
 80036e8:	4413      	add	r3, r2
 80036ea:	681b      	ldr	r3, [r3, #0]
 80036ec:	f003 0202 	and.w	r2, r3, #2
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	60da      	str	r2, [r3, #12]
    if (((CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos) >= 8U)
 80036f4:	68fb      	ldr	r3, [r7, #12]
 80036f6:	681a      	ldr	r2, [r3, #0]
 80036f8:	68bb      	ldr	r3, [r7, #8]
 80036fa:	331b      	adds	r3, #27
 80036fc:	011b      	lsls	r3, r3, #4
 80036fe:	4413      	add	r3, r2
 8003700:	3304      	adds	r3, #4
 8003702:	681b      	ldr	r3, [r3, #0]
 8003704:	f003 0308 	and.w	r3, r3, #8
 8003708:	2b00      	cmp	r3, #0
 800370a:	d003      	beq.n	8003714 <HAL_CAN_GetRxMessage+0xec>
    {
      /* Truncate DLC to 8 if received field is over range */
      pHeader->DLC = 8U;
 800370c:	687b      	ldr	r3, [r7, #4]
 800370e:	2208      	movs	r2, #8
 8003710:	611a      	str	r2, [r3, #16]
 8003712:	e00b      	b.n	800372c <HAL_CAN_GetRxMessage+0x104>
    }
    else
    {
      pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 8003714:	68fb      	ldr	r3, [r7, #12]
 8003716:	681a      	ldr	r2, [r3, #0]
 8003718:	68bb      	ldr	r3, [r7, #8]
 800371a:	331b      	adds	r3, #27
 800371c:	011b      	lsls	r3, r3, #4
 800371e:	4413      	add	r3, r2
 8003720:	3304      	adds	r3, #4
 8003722:	681b      	ldr	r3, [r3, #0]
 8003724:	f003 020f 	and.w	r2, r3, #15
 8003728:	687b      	ldr	r3, [r7, #4]
 800372a:	611a      	str	r2, [r3, #16]
    }
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 800372c:	68fb      	ldr	r3, [r7, #12]
 800372e:	681a      	ldr	r2, [r3, #0]
 8003730:	68bb      	ldr	r3, [r7, #8]
 8003732:	331b      	adds	r3, #27
 8003734:	011b      	lsls	r3, r3, #4
 8003736:	4413      	add	r3, r2
 8003738:	3304      	adds	r3, #4
 800373a:	681b      	ldr	r3, [r3, #0]
 800373c:	0a1b      	lsrs	r3, r3, #8
 800373e:	b2da      	uxtb	r2, r3
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	619a      	str	r2, [r3, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 8003744:	68fb      	ldr	r3, [r7, #12]
 8003746:	681a      	ldr	r2, [r3, #0]
 8003748:	68bb      	ldr	r3, [r7, #8]
 800374a:	331b      	adds	r3, #27
 800374c:	011b      	lsls	r3, r3, #4
 800374e:	4413      	add	r3, r2
 8003750:	3304      	adds	r3, #4
 8003752:	681b      	ldr	r3, [r3, #0]
 8003754:	0c1b      	lsrs	r3, r3, #16
 8003756:	b29a      	uxth	r2, r3
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	615a      	str	r2, [r3, #20]

    /* Get the data */
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 800375c:	68fb      	ldr	r3, [r7, #12]
 800375e:	681a      	ldr	r2, [r3, #0]
 8003760:	68bb      	ldr	r3, [r7, #8]
 8003762:	011b      	lsls	r3, r3, #4
 8003764:	4413      	add	r3, r2
 8003766:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 800376a:	681b      	ldr	r3, [r3, #0]
 800376c:	b2da      	uxtb	r2, r3
 800376e:	683b      	ldr	r3, [r7, #0]
 8003770:	701a      	strb	r2, [r3, #0]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 8003772:	68fb      	ldr	r3, [r7, #12]
 8003774:	681a      	ldr	r2, [r3, #0]
 8003776:	68bb      	ldr	r3, [r7, #8]
 8003778:	011b      	lsls	r3, r3, #4
 800377a:	4413      	add	r3, r2
 800377c:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 8003780:	681b      	ldr	r3, [r3, #0]
 8003782:	0a1a      	lsrs	r2, r3, #8
 8003784:	683b      	ldr	r3, [r7, #0]
 8003786:	3301      	adds	r3, #1
 8003788:	b2d2      	uxtb	r2, r2
 800378a:	701a      	strb	r2, [r3, #0]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 800378c:	68fb      	ldr	r3, [r7, #12]
 800378e:	681a      	ldr	r2, [r3, #0]
 8003790:	68bb      	ldr	r3, [r7, #8]
 8003792:	011b      	lsls	r3, r3, #4
 8003794:	4413      	add	r3, r2
 8003796:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 800379a:	681b      	ldr	r3, [r3, #0]
 800379c:	0c1a      	lsrs	r2, r3, #16
 800379e:	683b      	ldr	r3, [r7, #0]
 80037a0:	3302      	adds	r3, #2
 80037a2:	b2d2      	uxtb	r2, r2
 80037a4:	701a      	strb	r2, [r3, #0]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 80037a6:	68fb      	ldr	r3, [r7, #12]
 80037a8:	681a      	ldr	r2, [r3, #0]
 80037aa:	68bb      	ldr	r3, [r7, #8]
 80037ac:	011b      	lsls	r3, r3, #4
 80037ae:	4413      	add	r3, r2
 80037b0:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 80037b4:	681b      	ldr	r3, [r3, #0]
 80037b6:	0e1a      	lsrs	r2, r3, #24
 80037b8:	683b      	ldr	r3, [r7, #0]
 80037ba:	3303      	adds	r3, #3
 80037bc:	b2d2      	uxtb	r2, r2
 80037be:	701a      	strb	r2, [r3, #0]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 80037c0:	68fb      	ldr	r3, [r7, #12]
 80037c2:	681a      	ldr	r2, [r3, #0]
 80037c4:	68bb      	ldr	r3, [r7, #8]
 80037c6:	011b      	lsls	r3, r3, #4
 80037c8:	4413      	add	r3, r2
 80037ca:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 80037ce:	681a      	ldr	r2, [r3, #0]
 80037d0:	683b      	ldr	r3, [r7, #0]
 80037d2:	3304      	adds	r3, #4
 80037d4:	b2d2      	uxtb	r2, r2
 80037d6:	701a      	strb	r2, [r3, #0]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 80037d8:	68fb      	ldr	r3, [r7, #12]
 80037da:	681a      	ldr	r2, [r3, #0]
 80037dc:	68bb      	ldr	r3, [r7, #8]
 80037de:	011b      	lsls	r3, r3, #4
 80037e0:	4413      	add	r3, r2
 80037e2:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 80037e6:	681b      	ldr	r3, [r3, #0]
 80037e8:	0a1a      	lsrs	r2, r3, #8
 80037ea:	683b      	ldr	r3, [r7, #0]
 80037ec:	3305      	adds	r3, #5
 80037ee:	b2d2      	uxtb	r2, r2
 80037f0:	701a      	strb	r2, [r3, #0]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 80037f2:	68fb      	ldr	r3, [r7, #12]
 80037f4:	681a      	ldr	r2, [r3, #0]
 80037f6:	68bb      	ldr	r3, [r7, #8]
 80037f8:	011b      	lsls	r3, r3, #4
 80037fa:	4413      	add	r3, r2
 80037fc:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 8003800:	681b      	ldr	r3, [r3, #0]
 8003802:	0c1a      	lsrs	r2, r3, #16
 8003804:	683b      	ldr	r3, [r7, #0]
 8003806:	3306      	adds	r3, #6
 8003808:	b2d2      	uxtb	r2, r2
 800380a:	701a      	strb	r2, [r3, #0]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 800380c:	68fb      	ldr	r3, [r7, #12]
 800380e:	681a      	ldr	r2, [r3, #0]
 8003810:	68bb      	ldr	r3, [r7, #8]
 8003812:	011b      	lsls	r3, r3, #4
 8003814:	4413      	add	r3, r2
 8003816:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 800381a:	681b      	ldr	r3, [r3, #0]
 800381c:	0e1a      	lsrs	r2, r3, #24
 800381e:	683b      	ldr	r3, [r7, #0]
 8003820:	3307      	adds	r3, #7
 8003822:	b2d2      	uxtb	r2, r2
 8003824:	701a      	strb	r2, [r3, #0]

    /* Release the FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8003826:	68bb      	ldr	r3, [r7, #8]
 8003828:	2b00      	cmp	r3, #0
 800382a:	d108      	bne.n	800383e <HAL_CAN_GetRxMessage+0x216>
    {
      /* Release RX FIFO 0 */
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 800382c:	68fb      	ldr	r3, [r7, #12]
 800382e:	681b      	ldr	r3, [r3, #0]
 8003830:	68da      	ldr	r2, [r3, #12]
 8003832:	68fb      	ldr	r3, [r7, #12]
 8003834:	681b      	ldr	r3, [r3, #0]
 8003836:	f042 0220 	orr.w	r2, r2, #32
 800383a:	60da      	str	r2, [r3, #12]
 800383c:	e007      	b.n	800384e <HAL_CAN_GetRxMessage+0x226>
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Release RX FIFO 1 */
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 800383e:	68fb      	ldr	r3, [r7, #12]
 8003840:	681b      	ldr	r3, [r3, #0]
 8003842:	691a      	ldr	r2, [r3, #16]
 8003844:	68fb      	ldr	r3, [r7, #12]
 8003846:	681b      	ldr	r3, [r3, #0]
 8003848:	f042 0220 	orr.w	r2, r2, #32
 800384c:	611a      	str	r2, [r3, #16]
    }

    /* Return function status */
    return HAL_OK;
 800384e:	2300      	movs	r3, #0
 8003850:	e006      	b.n	8003860 <HAL_CAN_GetRxMessage+0x238>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8003852:	68fb      	ldr	r3, [r7, #12]
 8003854:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003856:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 800385a:	68fb      	ldr	r3, [r7, #12]
 800385c:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 800385e:	2301      	movs	r3, #1
  }
}
 8003860:	4618      	mov	r0, r3
 8003862:	371c      	adds	r7, #28
 8003864:	46bd      	mov	sp, r7
 8003866:	bc80      	pop	{r7}
 8003868:	4770      	bx	lr

0800386a <HAL_CAN_GetRxFifoFillLevel>:
  * @param  RxFifo Rx FIFO.
  *         This parameter can be a value of @arg CAN_receive_FIFO_number.
  * @retval Number of messages available in Rx FIFO.
  */
uint32_t HAL_CAN_GetRxFifoFillLevel(const CAN_HandleTypeDef *hcan, uint32_t RxFifo)
{
 800386a:	b480      	push	{r7}
 800386c:	b085      	sub	sp, #20
 800386e:	af00      	add	r7, sp, #0
 8003870:	6078      	str	r0, [r7, #4]
 8003872:	6039      	str	r1, [r7, #0]
  uint32_t filllevel = 0U;
 8003874:	2300      	movs	r3, #0
 8003876:	60fb      	str	r3, [r7, #12]
  HAL_CAN_StateTypeDef state = hcan->State;
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	f893 3020 	ldrb.w	r3, [r3, #32]
 800387e:	72fb      	strb	r3, [r7, #11]

  /* Check function parameters */
  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 8003880:	7afb      	ldrb	r3, [r7, #11]
 8003882:	2b01      	cmp	r3, #1
 8003884:	d002      	beq.n	800388c <HAL_CAN_GetRxFifoFillLevel+0x22>
 8003886:	7afb      	ldrb	r3, [r7, #11]
 8003888:	2b02      	cmp	r3, #2
 800388a:	d10f      	bne.n	80038ac <HAL_CAN_GetRxFifoFillLevel+0x42>
      (state == HAL_CAN_STATE_LISTENING))
  {
    if (RxFifo == CAN_RX_FIFO0)
 800388c:	683b      	ldr	r3, [r7, #0]
 800388e:	2b00      	cmp	r3, #0
 8003890:	d106      	bne.n	80038a0 <HAL_CAN_GetRxFifoFillLevel+0x36>
    {
      filllevel = hcan->Instance->RF0R & CAN_RF0R_FMP0;
 8003892:	687b      	ldr	r3, [r7, #4]
 8003894:	681b      	ldr	r3, [r3, #0]
 8003896:	68db      	ldr	r3, [r3, #12]
 8003898:	f003 0303 	and.w	r3, r3, #3
 800389c:	60fb      	str	r3, [r7, #12]
 800389e:	e005      	b.n	80038ac <HAL_CAN_GetRxFifoFillLevel+0x42>
    }
    else /* RxFifo == CAN_RX_FIFO1 */
    {
      filllevel = hcan->Instance->RF1R & CAN_RF1R_FMP1;
 80038a0:	687b      	ldr	r3, [r7, #4]
 80038a2:	681b      	ldr	r3, [r3, #0]
 80038a4:	691b      	ldr	r3, [r3, #16]
 80038a6:	f003 0303 	and.w	r3, r3, #3
 80038aa:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Return Rx FIFO fill level */
  return filllevel;
 80038ac:	68fb      	ldr	r3, [r7, #12]
}
 80038ae:	4618      	mov	r0, r3
 80038b0:	3714      	adds	r7, #20
 80038b2:	46bd      	mov	sp, r7
 80038b4:	bc80      	pop	{r7}
 80038b6:	4770      	bx	lr

080038b8 <HAL_CAN_ActivateNotification>:
  * @param  ActiveITs indicates which interrupts will be enabled.
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
 80038b8:	b480      	push	{r7}
 80038ba:	b085      	sub	sp, #20
 80038bc:	af00      	add	r7, sp, #0
 80038be:	6078      	str	r0, [r7, #4]
 80038c0:	6039      	str	r1, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 80038c2:	687b      	ldr	r3, [r7, #4]
 80038c4:	f893 3020 	ldrb.w	r3, [r3, #32]
 80038c8:	73fb      	strb	r3, [r7, #15]

  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
 80038ca:	7bfb      	ldrb	r3, [r7, #15]
 80038cc:	2b01      	cmp	r3, #1
 80038ce:	d002      	beq.n	80038d6 <HAL_CAN_ActivateNotification+0x1e>
 80038d0:	7bfb      	ldrb	r3, [r7, #15]
 80038d2:	2b02      	cmp	r3, #2
 80038d4:	d109      	bne.n	80038ea <HAL_CAN_ActivateNotification+0x32>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Enable the selected interrupts */
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 80038d6:	687b      	ldr	r3, [r7, #4]
 80038d8:	681b      	ldr	r3, [r3, #0]
 80038da:	6959      	ldr	r1, [r3, #20]
 80038dc:	687b      	ldr	r3, [r7, #4]
 80038de:	681b      	ldr	r3, [r3, #0]
 80038e0:	683a      	ldr	r2, [r7, #0]
 80038e2:	430a      	orrs	r2, r1
 80038e4:	615a      	str	r2, [r3, #20]

    /* Return function status */
    return HAL_OK;
 80038e6:	2300      	movs	r3, #0
 80038e8:	e006      	b.n	80038f8 <HAL_CAN_ActivateNotification+0x40>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 80038ea:	687b      	ldr	r3, [r7, #4]
 80038ec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80038ee:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 80038f2:	687b      	ldr	r3, [r7, #4]
 80038f4:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 80038f6:	2301      	movs	r3, #1
  }
}
 80038f8:	4618      	mov	r0, r3
 80038fa:	3714      	adds	r7, #20
 80038fc:	46bd      	mov	sp, r7
 80038fe:	bc80      	pop	{r7}
 8003900:	4770      	bx	lr

08003902 <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 8003902:	b580      	push	{r7, lr}
 8003904:	b08a      	sub	sp, #40	@ 0x28
 8003906:	af00      	add	r7, sp, #0
 8003908:	6078      	str	r0, [r7, #4]
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 800390a:	2300      	movs	r3, #0
 800390c:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 800390e:	687b      	ldr	r3, [r7, #4]
 8003910:	681b      	ldr	r3, [r3, #0]
 8003912:	695b      	ldr	r3, [r3, #20]
 8003914:	623b      	str	r3, [r7, #32]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 8003916:	687b      	ldr	r3, [r7, #4]
 8003918:	681b      	ldr	r3, [r3, #0]
 800391a:	685b      	ldr	r3, [r3, #4]
 800391c:	61fb      	str	r3, [r7, #28]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 800391e:	687b      	ldr	r3, [r7, #4]
 8003920:	681b      	ldr	r3, [r3, #0]
 8003922:	689b      	ldr	r3, [r3, #8]
 8003924:	61bb      	str	r3, [r7, #24]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 8003926:	687b      	ldr	r3, [r7, #4]
 8003928:	681b      	ldr	r3, [r3, #0]
 800392a:	68db      	ldr	r3, [r3, #12]
 800392c:	617b      	str	r3, [r7, #20]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 800392e:	687b      	ldr	r3, [r7, #4]
 8003930:	681b      	ldr	r3, [r3, #0]
 8003932:	691b      	ldr	r3, [r3, #16]
 8003934:	613b      	str	r3, [r7, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 8003936:	687b      	ldr	r3, [r7, #4]
 8003938:	681b      	ldr	r3, [r3, #0]
 800393a:	699b      	ldr	r3, [r3, #24]
 800393c:	60fb      	str	r3, [r7, #12]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 800393e:	6a3b      	ldr	r3, [r7, #32]
 8003940:	f003 0301 	and.w	r3, r3, #1
 8003944:	2b00      	cmp	r3, #0
 8003946:	d07c      	beq.n	8003a42 <HAL_CAN_IRQHandler+0x140>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 8003948:	69bb      	ldr	r3, [r7, #24]
 800394a:	f003 0301 	and.w	r3, r3, #1
 800394e:	2b00      	cmp	r3, #0
 8003950:	d023      	beq.n	800399a <HAL_CAN_IRQHandler+0x98>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 8003952:	687b      	ldr	r3, [r7, #4]
 8003954:	681b      	ldr	r3, [r3, #0]
 8003956:	2201      	movs	r2, #1
 8003958:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 800395a:	69bb      	ldr	r3, [r7, #24]
 800395c:	f003 0302 	and.w	r3, r3, #2
 8003960:	2b00      	cmp	r3, #0
 8003962:	d003      	beq.n	800396c <HAL_CAN_IRQHandler+0x6a>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox0CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 8003964:	6878      	ldr	r0, [r7, #4]
 8003966:	f000 f983 	bl	8003c70 <HAL_CAN_TxMailbox0CompleteCallback>
 800396a:	e016      	b.n	800399a <HAL_CAN_IRQHandler+0x98>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 800396c:	69bb      	ldr	r3, [r7, #24]
 800396e:	f003 0304 	and.w	r3, r3, #4
 8003972:	2b00      	cmp	r3, #0
 8003974:	d004      	beq.n	8003980 <HAL_CAN_IRQHandler+0x7e>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 8003976:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003978:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 800397c:	627b      	str	r3, [r7, #36]	@ 0x24
 800397e:	e00c      	b.n	800399a <HAL_CAN_IRQHandler+0x98>
        }
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 8003980:	69bb      	ldr	r3, [r7, #24]
 8003982:	f003 0308 	and.w	r3, r3, #8
 8003986:	2b00      	cmp	r3, #0
 8003988:	d004      	beq.n	8003994 <HAL_CAN_IRQHandler+0x92>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 800398a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800398c:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8003990:	627b      	str	r3, [r7, #36]	@ 0x24
 8003992:	e002      	b.n	800399a <HAL_CAN_IRQHandler+0x98>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox0AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 8003994:	6878      	ldr	r0, [r7, #4]
 8003996:	f000 f986 	bl	8003ca6 <HAL_CAN_TxMailbox0AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 800399a:	69bb      	ldr	r3, [r7, #24]
 800399c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80039a0:	2b00      	cmp	r3, #0
 80039a2:	d024      	beq.n	80039ee <HAL_CAN_IRQHandler+0xec>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 80039a4:	687b      	ldr	r3, [r7, #4]
 80039a6:	681b      	ldr	r3, [r3, #0]
 80039a8:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80039ac:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 80039ae:	69bb      	ldr	r3, [r7, #24]
 80039b0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80039b4:	2b00      	cmp	r3, #0
 80039b6:	d003      	beq.n	80039c0 <HAL_CAN_IRQHandler+0xbe>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox1CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 80039b8:	6878      	ldr	r0, [r7, #4]
 80039ba:	f000 f962 	bl	8003c82 <HAL_CAN_TxMailbox1CompleteCallback>
 80039be:	e016      	b.n	80039ee <HAL_CAN_IRQHandler+0xec>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 80039c0:	69bb      	ldr	r3, [r7, #24]
 80039c2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80039c6:	2b00      	cmp	r3, #0
 80039c8:	d004      	beq.n	80039d4 <HAL_CAN_IRQHandler+0xd2>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 80039ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80039cc:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 80039d0:	627b      	str	r3, [r7, #36]	@ 0x24
 80039d2:	e00c      	b.n	80039ee <HAL_CAN_IRQHandler+0xec>
        }
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 80039d4:	69bb      	ldr	r3, [r7, #24]
 80039d6:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80039da:	2b00      	cmp	r3, #0
 80039dc:	d004      	beq.n	80039e8 <HAL_CAN_IRQHandler+0xe6>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 80039de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80039e0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80039e4:	627b      	str	r3, [r7, #36]	@ 0x24
 80039e6:	e002      	b.n	80039ee <HAL_CAN_IRQHandler+0xec>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox1AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 80039e8:	6878      	ldr	r0, [r7, #4]
 80039ea:	f000 f965 	bl	8003cb8 <HAL_CAN_TxMailbox1AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 80039ee:	69bb      	ldr	r3, [r7, #24]
 80039f0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80039f4:	2b00      	cmp	r3, #0
 80039f6:	d024      	beq.n	8003a42 <HAL_CAN_IRQHandler+0x140>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 80039f8:	687b      	ldr	r3, [r7, #4]
 80039fa:	681b      	ldr	r3, [r3, #0]
 80039fc:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8003a00:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 8003a02:	69bb      	ldr	r3, [r7, #24]
 8003a04:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003a08:	2b00      	cmp	r3, #0
 8003a0a:	d003      	beq.n	8003a14 <HAL_CAN_IRQHandler+0x112>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox2CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 8003a0c:	6878      	ldr	r0, [r7, #4]
 8003a0e:	f000 f941 	bl	8003c94 <HAL_CAN_TxMailbox2CompleteCallback>
 8003a12:	e016      	b.n	8003a42 <HAL_CAN_IRQHandler+0x140>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 8003a14:	69bb      	ldr	r3, [r7, #24]
 8003a16:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003a1a:	2b00      	cmp	r3, #0
 8003a1c:	d004      	beq.n	8003a28 <HAL_CAN_IRQHandler+0x126>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 8003a1e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003a20:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003a24:	627b      	str	r3, [r7, #36]	@ 0x24
 8003a26:	e00c      	b.n	8003a42 <HAL_CAN_IRQHandler+0x140>
        }
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 8003a28:	69bb      	ldr	r3, [r7, #24]
 8003a2a:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003a2e:	2b00      	cmp	r3, #0
 8003a30:	d004      	beq.n	8003a3c <HAL_CAN_IRQHandler+0x13a>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 8003a32:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003a34:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003a38:	627b      	str	r3, [r7, #36]	@ 0x24
 8003a3a:	e002      	b.n	8003a42 <HAL_CAN_IRQHandler+0x140>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox2AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 8003a3c:	6878      	ldr	r0, [r7, #4]
 8003a3e:	f000 f944 	bl	8003cca <HAL_CAN_TxMailbox2AbortCallback>
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 8003a42:	6a3b      	ldr	r3, [r7, #32]
 8003a44:	f003 0308 	and.w	r3, r3, #8
 8003a48:	2b00      	cmp	r3, #0
 8003a4a:	d00c      	beq.n	8003a66 <HAL_CAN_IRQHandler+0x164>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 8003a4c:	697b      	ldr	r3, [r7, #20]
 8003a4e:	f003 0310 	and.w	r3, r3, #16
 8003a52:	2b00      	cmp	r3, #0
 8003a54:	d007      	beq.n	8003a66 <HAL_CAN_IRQHandler+0x164>
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 8003a56:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003a58:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8003a5c:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 8003a5e:	687b      	ldr	r3, [r7, #4]
 8003a60:	681b      	ldr	r3, [r3, #0]
 8003a62:	2210      	movs	r2, #16
 8003a64:	60da      	str	r2, [r3, #12]
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 8003a66:	6a3b      	ldr	r3, [r7, #32]
 8003a68:	f003 0304 	and.w	r3, r3, #4
 8003a6c:	2b00      	cmp	r3, #0
 8003a6e:	d00b      	beq.n	8003a88 <HAL_CAN_IRQHandler+0x186>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 8003a70:	697b      	ldr	r3, [r7, #20]
 8003a72:	f003 0308 	and.w	r3, r3, #8
 8003a76:	2b00      	cmp	r3, #0
 8003a78:	d006      	beq.n	8003a88 <HAL_CAN_IRQHandler+0x186>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 8003a7a:	687b      	ldr	r3, [r7, #4]
 8003a7c:	681b      	ldr	r3, [r3, #0]
 8003a7e:	2208      	movs	r2, #8
 8003a80:	60da      	str	r2, [r3, #12]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0FullCallback(hcan);
 8003a82:	6878      	ldr	r0, [r7, #4]
 8003a84:	f000 f92a 	bl	8003cdc <HAL_CAN_RxFifo0FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 8003a88:	6a3b      	ldr	r3, [r7, #32]
 8003a8a:	f003 0302 	and.w	r3, r3, #2
 8003a8e:	2b00      	cmp	r3, #0
 8003a90:	d009      	beq.n	8003aa6 <HAL_CAN_IRQHandler+0x1a4>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 8003a92:	687b      	ldr	r3, [r7, #4]
 8003a94:	681b      	ldr	r3, [r3, #0]
 8003a96:	68db      	ldr	r3, [r3, #12]
 8003a98:	f003 0303 	and.w	r3, r3, #3
 8003a9c:	2b00      	cmp	r3, #0
 8003a9e:	d002      	beq.n	8003aa6 <HAL_CAN_IRQHandler+0x1a4>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 8003aa0:	6878      	ldr	r0, [r7, #4]
 8003aa2:	f004 fc00 	bl	80082a6 <HAL_CAN_RxFifo0MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 8003aa6:	6a3b      	ldr	r3, [r7, #32]
 8003aa8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003aac:	2b00      	cmp	r3, #0
 8003aae:	d00c      	beq.n	8003aca <HAL_CAN_IRQHandler+0x1c8>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 8003ab0:	693b      	ldr	r3, [r7, #16]
 8003ab2:	f003 0310 	and.w	r3, r3, #16
 8003ab6:	2b00      	cmp	r3, #0
 8003ab8:	d007      	beq.n	8003aca <HAL_CAN_IRQHandler+0x1c8>
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 8003aba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003abc:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8003ac0:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 8003ac2:	687b      	ldr	r3, [r7, #4]
 8003ac4:	681b      	ldr	r3, [r3, #0]
 8003ac6:	2210      	movs	r2, #16
 8003ac8:	611a      	str	r2, [r3, #16]
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 8003aca:	6a3b      	ldr	r3, [r7, #32]
 8003acc:	f003 0320 	and.w	r3, r3, #32
 8003ad0:	2b00      	cmp	r3, #0
 8003ad2:	d00b      	beq.n	8003aec <HAL_CAN_IRQHandler+0x1ea>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 8003ad4:	693b      	ldr	r3, [r7, #16]
 8003ad6:	f003 0308 	and.w	r3, r3, #8
 8003ada:	2b00      	cmp	r3, #0
 8003adc:	d006      	beq.n	8003aec <HAL_CAN_IRQHandler+0x1ea>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 8003ade:	687b      	ldr	r3, [r7, #4]
 8003ae0:	681b      	ldr	r3, [r3, #0]
 8003ae2:	2208      	movs	r2, #8
 8003ae4:	611a      	str	r2, [r3, #16]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1FullCallback(hcan);
 8003ae6:	6878      	ldr	r0, [r7, #4]
 8003ae8:	f000 f901 	bl	8003cee <HAL_CAN_RxFifo1FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 8003aec:	6a3b      	ldr	r3, [r7, #32]
 8003aee:	f003 0310 	and.w	r3, r3, #16
 8003af2:	2b00      	cmp	r3, #0
 8003af4:	d009      	beq.n	8003b0a <HAL_CAN_IRQHandler+0x208>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 8003af6:	687b      	ldr	r3, [r7, #4]
 8003af8:	681b      	ldr	r3, [r3, #0]
 8003afa:	691b      	ldr	r3, [r3, #16]
 8003afc:	f003 0303 	and.w	r3, r3, #3
 8003b00:	2b00      	cmp	r3, #0
 8003b02:	d002      	beq.n	8003b0a <HAL_CAN_IRQHandler+0x208>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 8003b04:	6878      	ldr	r0, [r7, #4]
 8003b06:	f004 fbf3 	bl	80082f0 <HAL_CAN_RxFifo1MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 8003b0a:	6a3b      	ldr	r3, [r7, #32]
 8003b0c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003b10:	2b00      	cmp	r3, #0
 8003b12:	d00b      	beq.n	8003b2c <HAL_CAN_IRQHandler+0x22a>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 8003b14:	69fb      	ldr	r3, [r7, #28]
 8003b16:	f003 0310 	and.w	r3, r3, #16
 8003b1a:	2b00      	cmp	r3, #0
 8003b1c:	d006      	beq.n	8003b2c <HAL_CAN_IRQHandler+0x22a>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 8003b1e:	687b      	ldr	r3, [r7, #4]
 8003b20:	681b      	ldr	r3, [r3, #0]
 8003b22:	2210      	movs	r2, #16
 8003b24:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->SleepCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_SleepCallback(hcan);
 8003b26:	6878      	ldr	r0, [r7, #4]
 8003b28:	f000 f8ea 	bl	8003d00 <HAL_CAN_SleepCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 8003b2c:	6a3b      	ldr	r3, [r7, #32]
 8003b2e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003b32:	2b00      	cmp	r3, #0
 8003b34:	d00b      	beq.n	8003b4e <HAL_CAN_IRQHandler+0x24c>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 8003b36:	69fb      	ldr	r3, [r7, #28]
 8003b38:	f003 0308 	and.w	r3, r3, #8
 8003b3c:	2b00      	cmp	r3, #0
 8003b3e:	d006      	beq.n	8003b4e <HAL_CAN_IRQHandler+0x24c>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	681b      	ldr	r3, [r3, #0]
 8003b44:	2208      	movs	r2, #8
 8003b46:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->WakeUpFromRxMsgCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 8003b48:	6878      	ldr	r0, [r7, #4]
 8003b4a:	f000 f8e2 	bl	8003d12 <HAL_CAN_WakeUpFromRxMsgCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != 0U)
 8003b4e:	6a3b      	ldr	r3, [r7, #32]
 8003b50:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8003b54:	2b00      	cmp	r3, #0
 8003b56:	d07b      	beq.n	8003c50 <HAL_CAN_IRQHandler+0x34e>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 8003b58:	69fb      	ldr	r3, [r7, #28]
 8003b5a:	f003 0304 	and.w	r3, r3, #4
 8003b5e:	2b00      	cmp	r3, #0
 8003b60:	d072      	beq.n	8003c48 <HAL_CAN_IRQHandler+0x346>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8003b62:	6a3b      	ldr	r3, [r7, #32]
 8003b64:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003b68:	2b00      	cmp	r3, #0
 8003b6a:	d008      	beq.n	8003b7e <HAL_CAN_IRQHandler+0x27c>
          ((esrflags & CAN_ESR_EWGF) != 0U))
 8003b6c:	68fb      	ldr	r3, [r7, #12]
 8003b6e:	f003 0301 	and.w	r3, r3, #1
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8003b72:	2b00      	cmp	r3, #0
 8003b74:	d003      	beq.n	8003b7e <HAL_CAN_IRQHandler+0x27c>
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 8003b76:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003b78:	f043 0301 	orr.w	r3, r3, #1
 8003b7c:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8003b7e:	6a3b      	ldr	r3, [r7, #32]
 8003b80:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003b84:	2b00      	cmp	r3, #0
 8003b86:	d008      	beq.n	8003b9a <HAL_CAN_IRQHandler+0x298>
          ((esrflags & CAN_ESR_EPVF) != 0U))
 8003b88:	68fb      	ldr	r3, [r7, #12]
 8003b8a:	f003 0302 	and.w	r3, r3, #2
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8003b8e:	2b00      	cmp	r3, #0
 8003b90:	d003      	beq.n	8003b9a <HAL_CAN_IRQHandler+0x298>
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 8003b92:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003b94:	f043 0302 	orr.w	r3, r3, #2
 8003b98:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8003b9a:	6a3b      	ldr	r3, [r7, #32]
 8003b9c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003ba0:	2b00      	cmp	r3, #0
 8003ba2:	d008      	beq.n	8003bb6 <HAL_CAN_IRQHandler+0x2b4>
          ((esrflags & CAN_ESR_BOFF) != 0U))
 8003ba4:	68fb      	ldr	r3, [r7, #12]
 8003ba6:	f003 0304 	and.w	r3, r3, #4
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8003baa:	2b00      	cmp	r3, #0
 8003bac:	d003      	beq.n	8003bb6 <HAL_CAN_IRQHandler+0x2b4>
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 8003bae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003bb0:	f043 0304 	orr.w	r3, r3, #4
 8003bb4:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8003bb6:	6a3b      	ldr	r3, [r7, #32]
 8003bb8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003bbc:	2b00      	cmp	r3, #0
 8003bbe:	d043      	beq.n	8003c48 <HAL_CAN_IRQHandler+0x346>
          ((esrflags & CAN_ESR_LEC) != 0U))
 8003bc0:	68fb      	ldr	r3, [r7, #12]
 8003bc2:	f003 0370 	and.w	r3, r3, #112	@ 0x70
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8003bc6:	2b00      	cmp	r3, #0
 8003bc8:	d03e      	beq.n	8003c48 <HAL_CAN_IRQHandler+0x346>
      {
        switch (esrflags & CAN_ESR_LEC)
 8003bca:	68fb      	ldr	r3, [r7, #12]
 8003bcc:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8003bd0:	2b60      	cmp	r3, #96	@ 0x60
 8003bd2:	d02b      	beq.n	8003c2c <HAL_CAN_IRQHandler+0x32a>
 8003bd4:	2b60      	cmp	r3, #96	@ 0x60
 8003bd6:	d82e      	bhi.n	8003c36 <HAL_CAN_IRQHandler+0x334>
 8003bd8:	2b50      	cmp	r3, #80	@ 0x50
 8003bda:	d022      	beq.n	8003c22 <HAL_CAN_IRQHandler+0x320>
 8003bdc:	2b50      	cmp	r3, #80	@ 0x50
 8003bde:	d82a      	bhi.n	8003c36 <HAL_CAN_IRQHandler+0x334>
 8003be0:	2b40      	cmp	r3, #64	@ 0x40
 8003be2:	d019      	beq.n	8003c18 <HAL_CAN_IRQHandler+0x316>
 8003be4:	2b40      	cmp	r3, #64	@ 0x40
 8003be6:	d826      	bhi.n	8003c36 <HAL_CAN_IRQHandler+0x334>
 8003be8:	2b30      	cmp	r3, #48	@ 0x30
 8003bea:	d010      	beq.n	8003c0e <HAL_CAN_IRQHandler+0x30c>
 8003bec:	2b30      	cmp	r3, #48	@ 0x30
 8003bee:	d822      	bhi.n	8003c36 <HAL_CAN_IRQHandler+0x334>
 8003bf0:	2b10      	cmp	r3, #16
 8003bf2:	d002      	beq.n	8003bfa <HAL_CAN_IRQHandler+0x2f8>
 8003bf4:	2b20      	cmp	r3, #32
 8003bf6:	d005      	beq.n	8003c04 <HAL_CAN_IRQHandler+0x302>
          case (CAN_ESR_LEC_2 | CAN_ESR_LEC_1):
            /* Set CAN error code to CRC error */
            errorcode |= HAL_CAN_ERROR_CRC;
            break;
          default:
            break;
 8003bf8:	e01d      	b.n	8003c36 <HAL_CAN_IRQHandler+0x334>
            errorcode |= HAL_CAN_ERROR_STF;
 8003bfa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003bfc:	f043 0308 	orr.w	r3, r3, #8
 8003c00:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8003c02:	e019      	b.n	8003c38 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_FOR;
 8003c04:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003c06:	f043 0310 	orr.w	r3, r3, #16
 8003c0a:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8003c0c:	e014      	b.n	8003c38 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_ACK;
 8003c0e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003c10:	f043 0320 	orr.w	r3, r3, #32
 8003c14:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8003c16:	e00f      	b.n	8003c38 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BR;
 8003c18:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003c1a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8003c1e:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8003c20:	e00a      	b.n	8003c38 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BD;
 8003c22:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003c24:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003c28:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8003c2a:	e005      	b.n	8003c38 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_CRC;
 8003c2c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003c2e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003c32:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8003c34:	e000      	b.n	8003c38 <HAL_CAN_IRQHandler+0x336>
            break;
 8003c36:	bf00      	nop
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 8003c38:	687b      	ldr	r3, [r7, #4]
 8003c3a:	681b      	ldr	r3, [r3, #0]
 8003c3c:	699a      	ldr	r2, [r3, #24]
 8003c3e:	687b      	ldr	r3, [r7, #4]
 8003c40:	681b      	ldr	r3, [r3, #0]
 8003c42:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
 8003c46:	619a      	str	r2, [r3, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 8003c48:	687b      	ldr	r3, [r7, #4]
 8003c4a:	681b      	ldr	r3, [r3, #0]
 8003c4c:	2204      	movs	r2, #4
 8003c4e:	605a      	str	r2, [r3, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 8003c50:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003c52:	2b00      	cmp	r3, #0
 8003c54:	d008      	beq.n	8003c68 <HAL_CAN_IRQHandler+0x366>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 8003c56:	687b      	ldr	r3, [r7, #4]
 8003c58:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8003c5a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003c5c:	431a      	orrs	r2, r3
 8003c5e:	687b      	ldr	r3, [r7, #4]
 8003c60:	625a      	str	r2, [r3, #36]	@ 0x24
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hcan->ErrorCallback(hcan);
#else
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
 8003c62:	6878      	ldr	r0, [r7, #4]
 8003c64:	f004 fb69 	bl	800833a <HAL_CAN_ErrorCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
  }
}
 8003c68:	bf00      	nop
 8003c6a:	3728      	adds	r7, #40	@ 0x28
 8003c6c:	46bd      	mov	sp, r7
 8003c6e:	bd80      	pop	{r7, pc}

08003c70 <HAL_CAN_TxMailbox0CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8003c70:	b480      	push	{r7}
 8003c72:	b083      	sub	sp, #12
 8003c74:	af00      	add	r7, sp, #0
 8003c76:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0CompleteCallback could be implemented in the
            user file
   */
}
 8003c78:	bf00      	nop
 8003c7a:	370c      	adds	r7, #12
 8003c7c:	46bd      	mov	sp, r7
 8003c7e:	bc80      	pop	{r7}
 8003c80:	4770      	bx	lr

08003c82 <HAL_CAN_TxMailbox1CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8003c82:	b480      	push	{r7}
 8003c84:	b083      	sub	sp, #12
 8003c86:	af00      	add	r7, sp, #0
 8003c88:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1CompleteCallback could be implemented in the
            user file
   */
}
 8003c8a:	bf00      	nop
 8003c8c:	370c      	adds	r7, #12
 8003c8e:	46bd      	mov	sp, r7
 8003c90:	bc80      	pop	{r7}
 8003c92:	4770      	bx	lr

08003c94 <HAL_CAN_TxMailbox2CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8003c94:	b480      	push	{r7}
 8003c96:	b083      	sub	sp, #12
 8003c98:	af00      	add	r7, sp, #0
 8003c9a:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2CompleteCallback could be implemented in the
            user file
   */
}
 8003c9c:	bf00      	nop
 8003c9e:	370c      	adds	r7, #12
 8003ca0:	46bd      	mov	sp, r7
 8003ca2:	bc80      	pop	{r7}
 8003ca4:	4770      	bx	lr

08003ca6 <HAL_CAN_TxMailbox0AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0AbortCallback(CAN_HandleTypeDef *hcan)
{
 8003ca6:	b480      	push	{r7}
 8003ca8:	b083      	sub	sp, #12
 8003caa:	af00      	add	r7, sp, #0
 8003cac:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0AbortCallback could be implemented in the
            user file
   */
}
 8003cae:	bf00      	nop
 8003cb0:	370c      	adds	r7, #12
 8003cb2:	46bd      	mov	sp, r7
 8003cb4:	bc80      	pop	{r7}
 8003cb6:	4770      	bx	lr

08003cb8 <HAL_CAN_TxMailbox1AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1AbortCallback(CAN_HandleTypeDef *hcan)
{
 8003cb8:	b480      	push	{r7}
 8003cba:	b083      	sub	sp, #12
 8003cbc:	af00      	add	r7, sp, #0
 8003cbe:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1AbortCallback could be implemented in the
            user file
   */
}
 8003cc0:	bf00      	nop
 8003cc2:	370c      	adds	r7, #12
 8003cc4:	46bd      	mov	sp, r7
 8003cc6:	bc80      	pop	{r7}
 8003cc8:	4770      	bx	lr

08003cca <HAL_CAN_TxMailbox2AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2AbortCallback(CAN_HandleTypeDef *hcan)
{
 8003cca:	b480      	push	{r7}
 8003ccc:	b083      	sub	sp, #12
 8003cce:	af00      	add	r7, sp, #0
 8003cd0:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2AbortCallback could be implemented in the
            user file
   */
}
 8003cd2:	bf00      	nop
 8003cd4:	370c      	adds	r7, #12
 8003cd6:	46bd      	mov	sp, r7
 8003cd8:	bc80      	pop	{r7}
 8003cda:	4770      	bx	lr

08003cdc <HAL_CAN_RxFifo0FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan)
{
 8003cdc:	b480      	push	{r7}
 8003cde:	b083      	sub	sp, #12
 8003ce0:	af00      	add	r7, sp, #0
 8003ce2:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0FullCallback could be implemented in the user
            file
   */
}
 8003ce4:	bf00      	nop
 8003ce6:	370c      	adds	r7, #12
 8003ce8:	46bd      	mov	sp, r7
 8003cea:	bc80      	pop	{r7}
 8003cec:	4770      	bx	lr

08003cee <HAL_CAN_RxFifo1FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1FullCallback(CAN_HandleTypeDef *hcan)
{
 8003cee:	b480      	push	{r7}
 8003cf0:	b083      	sub	sp, #12
 8003cf2:	af00      	add	r7, sp, #0
 8003cf4:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
 8003cf6:	bf00      	nop
 8003cf8:	370c      	adds	r7, #12
 8003cfa:	46bd      	mov	sp, r7
 8003cfc:	bc80      	pop	{r7}
 8003cfe:	4770      	bx	lr

08003d00 <HAL_CAN_SleepCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_SleepCallback(CAN_HandleTypeDef *hcan)
{
 8003d00:	b480      	push	{r7}
 8003d02:	b083      	sub	sp, #12
 8003d04:	af00      	add	r7, sp, #0
 8003d06:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
 8003d08:	bf00      	nop
 8003d0a:	370c      	adds	r7, #12
 8003d0c:	46bd      	mov	sp, r7
 8003d0e:	bc80      	pop	{r7}
 8003d10:	4770      	bx	lr

08003d12 <HAL_CAN_WakeUpFromRxMsgCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_WakeUpFromRxMsgCallback(CAN_HandleTypeDef *hcan)
{
 8003d12:	b480      	push	{r7}
 8003d14:	b083      	sub	sp, #12
 8003d16:	af00      	add	r7, sp, #0
 8003d18:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
 8003d1a:	bf00      	nop
 8003d1c:	370c      	adds	r7, #12
 8003d1e:	46bd      	mov	sp, r7
 8003d20:	bc80      	pop	{r7}
 8003d22:	4770      	bx	lr

08003d24 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003d24:	b480      	push	{r7}
 8003d26:	b085      	sub	sp, #20
 8003d28:	af00      	add	r7, sp, #0
 8003d2a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003d2c:	687b      	ldr	r3, [r7, #4]
 8003d2e:	f003 0307 	and.w	r3, r3, #7
 8003d32:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003d34:	4b0c      	ldr	r3, [pc, #48]	@ (8003d68 <__NVIC_SetPriorityGrouping+0x44>)
 8003d36:	68db      	ldr	r3, [r3, #12]
 8003d38:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003d3a:	68ba      	ldr	r2, [r7, #8]
 8003d3c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8003d40:	4013      	ands	r3, r2
 8003d42:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8003d44:	68fb      	ldr	r3, [r7, #12]
 8003d46:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003d48:	68bb      	ldr	r3, [r7, #8]
 8003d4a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003d4c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8003d50:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003d54:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003d56:	4a04      	ldr	r2, [pc, #16]	@ (8003d68 <__NVIC_SetPriorityGrouping+0x44>)
 8003d58:	68bb      	ldr	r3, [r7, #8]
 8003d5a:	60d3      	str	r3, [r2, #12]
}
 8003d5c:	bf00      	nop
 8003d5e:	3714      	adds	r7, #20
 8003d60:	46bd      	mov	sp, r7
 8003d62:	bc80      	pop	{r7}
 8003d64:	4770      	bx	lr
 8003d66:	bf00      	nop
 8003d68:	e000ed00 	.word	0xe000ed00

08003d6c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003d6c:	b480      	push	{r7}
 8003d6e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003d70:	4b04      	ldr	r3, [pc, #16]	@ (8003d84 <__NVIC_GetPriorityGrouping+0x18>)
 8003d72:	68db      	ldr	r3, [r3, #12]
 8003d74:	0a1b      	lsrs	r3, r3, #8
 8003d76:	f003 0307 	and.w	r3, r3, #7
}
 8003d7a:	4618      	mov	r0, r3
 8003d7c:	46bd      	mov	sp, r7
 8003d7e:	bc80      	pop	{r7}
 8003d80:	4770      	bx	lr
 8003d82:	bf00      	nop
 8003d84:	e000ed00 	.word	0xe000ed00

08003d88 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003d88:	b480      	push	{r7}
 8003d8a:	b083      	sub	sp, #12
 8003d8c:	af00      	add	r7, sp, #0
 8003d8e:	4603      	mov	r3, r0
 8003d90:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003d92:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003d96:	2b00      	cmp	r3, #0
 8003d98:	db0b      	blt.n	8003db2 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003d9a:	79fb      	ldrb	r3, [r7, #7]
 8003d9c:	f003 021f 	and.w	r2, r3, #31
 8003da0:	4906      	ldr	r1, [pc, #24]	@ (8003dbc <__NVIC_EnableIRQ+0x34>)
 8003da2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003da6:	095b      	lsrs	r3, r3, #5
 8003da8:	2001      	movs	r0, #1
 8003daa:	fa00 f202 	lsl.w	r2, r0, r2
 8003dae:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8003db2:	bf00      	nop
 8003db4:	370c      	adds	r7, #12
 8003db6:	46bd      	mov	sp, r7
 8003db8:	bc80      	pop	{r7}
 8003dba:	4770      	bx	lr
 8003dbc:	e000e100 	.word	0xe000e100

08003dc0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003dc0:	b480      	push	{r7}
 8003dc2:	b083      	sub	sp, #12
 8003dc4:	af00      	add	r7, sp, #0
 8003dc6:	4603      	mov	r3, r0
 8003dc8:	6039      	str	r1, [r7, #0]
 8003dca:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003dcc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003dd0:	2b00      	cmp	r3, #0
 8003dd2:	db0a      	blt.n	8003dea <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003dd4:	683b      	ldr	r3, [r7, #0]
 8003dd6:	b2da      	uxtb	r2, r3
 8003dd8:	490c      	ldr	r1, [pc, #48]	@ (8003e0c <__NVIC_SetPriority+0x4c>)
 8003dda:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003dde:	0112      	lsls	r2, r2, #4
 8003de0:	b2d2      	uxtb	r2, r2
 8003de2:	440b      	add	r3, r1
 8003de4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003de8:	e00a      	b.n	8003e00 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003dea:	683b      	ldr	r3, [r7, #0]
 8003dec:	b2da      	uxtb	r2, r3
 8003dee:	4908      	ldr	r1, [pc, #32]	@ (8003e10 <__NVIC_SetPriority+0x50>)
 8003df0:	79fb      	ldrb	r3, [r7, #7]
 8003df2:	f003 030f 	and.w	r3, r3, #15
 8003df6:	3b04      	subs	r3, #4
 8003df8:	0112      	lsls	r2, r2, #4
 8003dfa:	b2d2      	uxtb	r2, r2
 8003dfc:	440b      	add	r3, r1
 8003dfe:	761a      	strb	r2, [r3, #24]
}
 8003e00:	bf00      	nop
 8003e02:	370c      	adds	r7, #12
 8003e04:	46bd      	mov	sp, r7
 8003e06:	bc80      	pop	{r7}
 8003e08:	4770      	bx	lr
 8003e0a:	bf00      	nop
 8003e0c:	e000e100 	.word	0xe000e100
 8003e10:	e000ed00 	.word	0xe000ed00

08003e14 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003e14:	b480      	push	{r7}
 8003e16:	b089      	sub	sp, #36	@ 0x24
 8003e18:	af00      	add	r7, sp, #0
 8003e1a:	60f8      	str	r0, [r7, #12]
 8003e1c:	60b9      	str	r1, [r7, #8]
 8003e1e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003e20:	68fb      	ldr	r3, [r7, #12]
 8003e22:	f003 0307 	and.w	r3, r3, #7
 8003e26:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003e28:	69fb      	ldr	r3, [r7, #28]
 8003e2a:	f1c3 0307 	rsb	r3, r3, #7
 8003e2e:	2b04      	cmp	r3, #4
 8003e30:	bf28      	it	cs
 8003e32:	2304      	movcs	r3, #4
 8003e34:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003e36:	69fb      	ldr	r3, [r7, #28]
 8003e38:	3304      	adds	r3, #4
 8003e3a:	2b06      	cmp	r3, #6
 8003e3c:	d902      	bls.n	8003e44 <NVIC_EncodePriority+0x30>
 8003e3e:	69fb      	ldr	r3, [r7, #28]
 8003e40:	3b03      	subs	r3, #3
 8003e42:	e000      	b.n	8003e46 <NVIC_EncodePriority+0x32>
 8003e44:	2300      	movs	r3, #0
 8003e46:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003e48:	f04f 32ff 	mov.w	r2, #4294967295
 8003e4c:	69bb      	ldr	r3, [r7, #24]
 8003e4e:	fa02 f303 	lsl.w	r3, r2, r3
 8003e52:	43da      	mvns	r2, r3
 8003e54:	68bb      	ldr	r3, [r7, #8]
 8003e56:	401a      	ands	r2, r3
 8003e58:	697b      	ldr	r3, [r7, #20]
 8003e5a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003e5c:	f04f 31ff 	mov.w	r1, #4294967295
 8003e60:	697b      	ldr	r3, [r7, #20]
 8003e62:	fa01 f303 	lsl.w	r3, r1, r3
 8003e66:	43d9      	mvns	r1, r3
 8003e68:	687b      	ldr	r3, [r7, #4]
 8003e6a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003e6c:	4313      	orrs	r3, r2
         );
}
 8003e6e:	4618      	mov	r0, r3
 8003e70:	3724      	adds	r7, #36	@ 0x24
 8003e72:	46bd      	mov	sp, r7
 8003e74:	bc80      	pop	{r7}
 8003e76:	4770      	bx	lr

08003e78 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003e78:	b580      	push	{r7, lr}
 8003e7a:	b082      	sub	sp, #8
 8003e7c:	af00      	add	r7, sp, #0
 8003e7e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003e80:	687b      	ldr	r3, [r7, #4]
 8003e82:	3b01      	subs	r3, #1
 8003e84:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003e88:	d301      	bcc.n	8003e8e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003e8a:	2301      	movs	r3, #1
 8003e8c:	e00f      	b.n	8003eae <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003e8e:	4a0a      	ldr	r2, [pc, #40]	@ (8003eb8 <SysTick_Config+0x40>)
 8003e90:	687b      	ldr	r3, [r7, #4]
 8003e92:	3b01      	subs	r3, #1
 8003e94:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003e96:	210f      	movs	r1, #15
 8003e98:	f04f 30ff 	mov.w	r0, #4294967295
 8003e9c:	f7ff ff90 	bl	8003dc0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003ea0:	4b05      	ldr	r3, [pc, #20]	@ (8003eb8 <SysTick_Config+0x40>)
 8003ea2:	2200      	movs	r2, #0
 8003ea4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003ea6:	4b04      	ldr	r3, [pc, #16]	@ (8003eb8 <SysTick_Config+0x40>)
 8003ea8:	2207      	movs	r2, #7
 8003eaa:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003eac:	2300      	movs	r3, #0
}
 8003eae:	4618      	mov	r0, r3
 8003eb0:	3708      	adds	r7, #8
 8003eb2:	46bd      	mov	sp, r7
 8003eb4:	bd80      	pop	{r7, pc}
 8003eb6:	bf00      	nop
 8003eb8:	e000e010 	.word	0xe000e010

08003ebc <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003ebc:	b580      	push	{r7, lr}
 8003ebe:	b082      	sub	sp, #8
 8003ec0:	af00      	add	r7, sp, #0
 8003ec2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003ec4:	6878      	ldr	r0, [r7, #4]
 8003ec6:	f7ff ff2d 	bl	8003d24 <__NVIC_SetPriorityGrouping>
}
 8003eca:	bf00      	nop
 8003ecc:	3708      	adds	r7, #8
 8003ece:	46bd      	mov	sp, r7
 8003ed0:	bd80      	pop	{r7, pc}

08003ed2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003ed2:	b580      	push	{r7, lr}
 8003ed4:	b086      	sub	sp, #24
 8003ed6:	af00      	add	r7, sp, #0
 8003ed8:	4603      	mov	r3, r0
 8003eda:	60b9      	str	r1, [r7, #8]
 8003edc:	607a      	str	r2, [r7, #4]
 8003ede:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003ee0:	2300      	movs	r3, #0
 8003ee2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003ee4:	f7ff ff42 	bl	8003d6c <__NVIC_GetPriorityGrouping>
 8003ee8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003eea:	687a      	ldr	r2, [r7, #4]
 8003eec:	68b9      	ldr	r1, [r7, #8]
 8003eee:	6978      	ldr	r0, [r7, #20]
 8003ef0:	f7ff ff90 	bl	8003e14 <NVIC_EncodePriority>
 8003ef4:	4602      	mov	r2, r0
 8003ef6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003efa:	4611      	mov	r1, r2
 8003efc:	4618      	mov	r0, r3
 8003efe:	f7ff ff5f 	bl	8003dc0 <__NVIC_SetPriority>
}
 8003f02:	bf00      	nop
 8003f04:	3718      	adds	r7, #24
 8003f06:	46bd      	mov	sp, r7
 8003f08:	bd80      	pop	{r7, pc}

08003f0a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003f0a:	b580      	push	{r7, lr}
 8003f0c:	b082      	sub	sp, #8
 8003f0e:	af00      	add	r7, sp, #0
 8003f10:	4603      	mov	r3, r0
 8003f12:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003f14:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003f18:	4618      	mov	r0, r3
 8003f1a:	f7ff ff35 	bl	8003d88 <__NVIC_EnableIRQ>
}
 8003f1e:	bf00      	nop
 8003f20:	3708      	adds	r7, #8
 8003f22:	46bd      	mov	sp, r7
 8003f24:	bd80      	pop	{r7, pc}

08003f26 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003f26:	b580      	push	{r7, lr}
 8003f28:	b082      	sub	sp, #8
 8003f2a:	af00      	add	r7, sp, #0
 8003f2c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003f2e:	6878      	ldr	r0, [r7, #4]
 8003f30:	f7ff ffa2 	bl	8003e78 <SysTick_Config>
 8003f34:	4603      	mov	r3, r0
}
 8003f36:	4618      	mov	r0, r3
 8003f38:	3708      	adds	r7, #8
 8003f3a:	46bd      	mov	sp, r7
 8003f3c:	bd80      	pop	{r7, pc}
	...

08003f40 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003f40:	b480      	push	{r7}
 8003f42:	b085      	sub	sp, #20
 8003f44:	af00      	add	r7, sp, #0
 8003f46:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8003f48:	2300      	movs	r3, #0
 8003f4a:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8003f4c:	687b      	ldr	r3, [r7, #4]
 8003f4e:	2b00      	cmp	r3, #0
 8003f50:	d101      	bne.n	8003f56 <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 8003f52:	2301      	movs	r3, #1
 8003f54:	e059      	b.n	800400a <HAL_DMA_Init+0xca>
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

#if defined (DMA2)
  /* calculation of the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8003f56:	687b      	ldr	r3, [r7, #4]
 8003f58:	681b      	ldr	r3, [r3, #0]
 8003f5a:	461a      	mov	r2, r3
 8003f5c:	4b2d      	ldr	r3, [pc, #180]	@ (8004014 <HAL_DMA_Init+0xd4>)
 8003f5e:	429a      	cmp	r2, r3
 8003f60:	d80f      	bhi.n	8003f82 <HAL_DMA_Init+0x42>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8003f62:	687b      	ldr	r3, [r7, #4]
 8003f64:	681b      	ldr	r3, [r3, #0]
 8003f66:	461a      	mov	r2, r3
 8003f68:	4b2b      	ldr	r3, [pc, #172]	@ (8004018 <HAL_DMA_Init+0xd8>)
 8003f6a:	4413      	add	r3, r2
 8003f6c:	4a2b      	ldr	r2, [pc, #172]	@ (800401c <HAL_DMA_Init+0xdc>)
 8003f6e:	fba2 2303 	umull	r2, r3, r2, r3
 8003f72:	091b      	lsrs	r3, r3, #4
 8003f74:	009a      	lsls	r2, r3, #2
 8003f76:	687b      	ldr	r3, [r7, #4]
 8003f78:	641a      	str	r2, [r3, #64]	@ 0x40
    hdma->DmaBaseAddress = DMA1;
 8003f7a:	687b      	ldr	r3, [r7, #4]
 8003f7c:	4a28      	ldr	r2, [pc, #160]	@ (8004020 <HAL_DMA_Init+0xe0>)
 8003f7e:	63da      	str	r2, [r3, #60]	@ 0x3c
 8003f80:	e00e      	b.n	8003fa0 <HAL_DMA_Init+0x60>
  }
  else 
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 8003f82:	687b      	ldr	r3, [r7, #4]
 8003f84:	681b      	ldr	r3, [r3, #0]
 8003f86:	461a      	mov	r2, r3
 8003f88:	4b26      	ldr	r3, [pc, #152]	@ (8004024 <HAL_DMA_Init+0xe4>)
 8003f8a:	4413      	add	r3, r2
 8003f8c:	4a23      	ldr	r2, [pc, #140]	@ (800401c <HAL_DMA_Init+0xdc>)
 8003f8e:	fba2 2303 	umull	r2, r3, r2, r3
 8003f92:	091b      	lsrs	r3, r3, #4
 8003f94:	009a      	lsls	r2, r3, #2
 8003f96:	687b      	ldr	r3, [r7, #4]
 8003f98:	641a      	str	r2, [r3, #64]	@ 0x40
    hdma->DmaBaseAddress = DMA2;
 8003f9a:	687b      	ldr	r3, [r7, #4]
 8003f9c:	4a22      	ldr	r2, [pc, #136]	@ (8004028 <HAL_DMA_Init+0xe8>)
 8003f9e:	63da      	str	r2, [r3, #60]	@ 0x3c
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
  hdma->DmaBaseAddress = DMA1;
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	2202      	movs	r2, #2
 8003fa4:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8003fa8:	687b      	ldr	r3, [r7, #4]
 8003faa:	681b      	ldr	r3, [r3, #0]
 8003fac:	681b      	ldr	r3, [r3, #0]
 8003fae:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8003fb0:	68fb      	ldr	r3, [r7, #12]
 8003fb2:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 8003fb6:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 8003fba:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8003fbc:	687b      	ldr	r3, [r7, #4]
 8003fbe:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003fc0:	687b      	ldr	r3, [r7, #4]
 8003fc2:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 8003fc4:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003fc6:	687b      	ldr	r3, [r7, #4]
 8003fc8:	68db      	ldr	r3, [r3, #12]
 8003fca:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003fcc:	687b      	ldr	r3, [r7, #4]
 8003fce:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003fd0:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003fd2:	687b      	ldr	r3, [r7, #4]
 8003fd4:	695b      	ldr	r3, [r3, #20]
 8003fd6:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003fd8:	687b      	ldr	r3, [r7, #4]
 8003fda:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003fdc:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003fde:	687b      	ldr	r3, [r7, #4]
 8003fe0:	69db      	ldr	r3, [r3, #28]
 8003fe2:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8003fe4:	68fa      	ldr	r2, [r7, #12]
 8003fe6:	4313      	orrs	r3, r2
 8003fe8:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8003fea:	687b      	ldr	r3, [r7, #4]
 8003fec:	681b      	ldr	r3, [r3, #0]
 8003fee:	68fa      	ldr	r2, [r7, #12]
 8003ff0:	601a      	str	r2, [r3, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003ff2:	687b      	ldr	r3, [r7, #4]
 8003ff4:	2200      	movs	r2, #0
 8003ff6:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8003ff8:	687b      	ldr	r3, [r7, #4]
 8003ffa:	2201      	movs	r2, #1
 8003ffc:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8004000:	687b      	ldr	r3, [r7, #4]
 8004002:	2200      	movs	r2, #0
 8004004:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 8004008:	2300      	movs	r3, #0
}
 800400a:	4618      	mov	r0, r3
 800400c:	3714      	adds	r7, #20
 800400e:	46bd      	mov	sp, r7
 8004010:	bc80      	pop	{r7}
 8004012:	4770      	bx	lr
 8004014:	40020407 	.word	0x40020407
 8004018:	bffdfff8 	.word	0xbffdfff8
 800401c:	cccccccd 	.word	0xcccccccd
 8004020:	40020000 	.word	0x40020000
 8004024:	bffdfbf8 	.word	0xbffdfbf8
 8004028:	40020400 	.word	0x40020400

0800402c <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800402c:	b580      	push	{r7, lr}
 800402e:	b086      	sub	sp, #24
 8004030:	af00      	add	r7, sp, #0
 8004032:	60f8      	str	r0, [r7, #12]
 8004034:	60b9      	str	r1, [r7, #8]
 8004036:	607a      	str	r2, [r7, #4]
 8004038:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800403a:	2300      	movs	r3, #0
 800403c:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 800403e:	68fb      	ldr	r3, [r7, #12]
 8004040:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004044:	2b01      	cmp	r3, #1
 8004046:	d101      	bne.n	800404c <HAL_DMA_Start_IT+0x20>
 8004048:	2302      	movs	r3, #2
 800404a:	e04b      	b.n	80040e4 <HAL_DMA_Start_IT+0xb8>
 800404c:	68fb      	ldr	r3, [r7, #12]
 800404e:	2201      	movs	r2, #1
 8004050:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8004054:	68fb      	ldr	r3, [r7, #12]
 8004056:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 800405a:	b2db      	uxtb	r3, r3
 800405c:	2b01      	cmp	r3, #1
 800405e:	d13a      	bne.n	80040d6 <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8004060:	68fb      	ldr	r3, [r7, #12]
 8004062:	2202      	movs	r2, #2
 8004064:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004068:	68fb      	ldr	r3, [r7, #12]
 800406a:	2200      	movs	r2, #0
 800406c:	639a      	str	r2, [r3, #56]	@ 0x38
    
    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 800406e:	68fb      	ldr	r3, [r7, #12]
 8004070:	681b      	ldr	r3, [r3, #0]
 8004072:	681a      	ldr	r2, [r3, #0]
 8004074:	68fb      	ldr	r3, [r7, #12]
 8004076:	681b      	ldr	r3, [r3, #0]
 8004078:	f022 0201 	bic.w	r2, r2, #1
 800407c:	601a      	str	r2, [r3, #0]
    
    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800407e:	683b      	ldr	r3, [r7, #0]
 8004080:	687a      	ldr	r2, [r7, #4]
 8004082:	68b9      	ldr	r1, [r7, #8]
 8004084:	68f8      	ldr	r0, [r7, #12]
 8004086:	f000 fbb1 	bl	80047ec <DMA_SetConfig>
    
    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback)
 800408a:	68fb      	ldr	r3, [r7, #12]
 800408c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800408e:	2b00      	cmp	r3, #0
 8004090:	d008      	beq.n	80040a4 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004092:	68fb      	ldr	r3, [r7, #12]
 8004094:	681b      	ldr	r3, [r3, #0]
 8004096:	681a      	ldr	r2, [r3, #0]
 8004098:	68fb      	ldr	r3, [r7, #12]
 800409a:	681b      	ldr	r3, [r3, #0]
 800409c:	f042 020e 	orr.w	r2, r2, #14
 80040a0:	601a      	str	r2, [r3, #0]
 80040a2:	e00f      	b.n	80040c4 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80040a4:	68fb      	ldr	r3, [r7, #12]
 80040a6:	681b      	ldr	r3, [r3, #0]
 80040a8:	681a      	ldr	r2, [r3, #0]
 80040aa:	68fb      	ldr	r3, [r7, #12]
 80040ac:	681b      	ldr	r3, [r3, #0]
 80040ae:	f022 0204 	bic.w	r2, r2, #4
 80040b2:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 80040b4:	68fb      	ldr	r3, [r7, #12]
 80040b6:	681b      	ldr	r3, [r3, #0]
 80040b8:	681a      	ldr	r2, [r3, #0]
 80040ba:	68fb      	ldr	r3, [r7, #12]
 80040bc:	681b      	ldr	r3, [r3, #0]
 80040be:	f042 020a 	orr.w	r2, r2, #10
 80040c2:	601a      	str	r2, [r3, #0]
    }
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80040c4:	68fb      	ldr	r3, [r7, #12]
 80040c6:	681b      	ldr	r3, [r3, #0]
 80040c8:	681a      	ldr	r2, [r3, #0]
 80040ca:	68fb      	ldr	r3, [r7, #12]
 80040cc:	681b      	ldr	r3, [r3, #0]
 80040ce:	f042 0201 	orr.w	r2, r2, #1
 80040d2:	601a      	str	r2, [r3, #0]
 80040d4:	e005      	b.n	80040e2 <HAL_DMA_Start_IT+0xb6>
  }
  else
  {      
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 80040d6:	68fb      	ldr	r3, [r7, #12]
 80040d8:	2200      	movs	r2, #0
 80040da:	f883 2020 	strb.w	r2, [r3, #32]

    /* Remain BUSY */
    status = HAL_BUSY;
 80040de:	2302      	movs	r3, #2
 80040e0:	75fb      	strb	r3, [r7, #23]
  }    
  return status;
 80040e2:	7dfb      	ldrb	r3, [r7, #23]
}
 80040e4:	4618      	mov	r0, r3
 80040e6:	3718      	adds	r7, #24
 80040e8:	46bd      	mov	sp, r7
 80040ea:	bd80      	pop	{r7, pc}

080040ec <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80040ec:	b480      	push	{r7}
 80040ee:	b085      	sub	sp, #20
 80040f0:	af00      	add	r7, sp, #0
 80040f2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80040f4:	2300      	movs	r3, #0
 80040f6:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80040f8:	687b      	ldr	r3, [r7, #4]
 80040fa:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 80040fe:	b2db      	uxtb	r3, r3
 8004100:	2b02      	cmp	r3, #2
 8004102:	d008      	beq.n	8004116 <HAL_DMA_Abort+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004104:	687b      	ldr	r3, [r7, #4]
 8004106:	2204      	movs	r2, #4
 8004108:	639a      	str	r2, [r3, #56]	@ 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800410a:	687b      	ldr	r3, [r7, #4]
 800410c:	2200      	movs	r2, #0
 800410e:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 8004112:	2301      	movs	r3, #1
 8004114:	e020      	b.n	8004158 <HAL_DMA_Abort+0x6c>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004116:	687b      	ldr	r3, [r7, #4]
 8004118:	681b      	ldr	r3, [r3, #0]
 800411a:	681a      	ldr	r2, [r3, #0]
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	681b      	ldr	r3, [r3, #0]
 8004120:	f022 020e 	bic.w	r2, r2, #14
 8004124:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8004126:	687b      	ldr	r3, [r7, #4]
 8004128:	681b      	ldr	r3, [r3, #0]
 800412a:	681a      	ldr	r2, [r3, #0]
 800412c:	687b      	ldr	r3, [r7, #4]
 800412e:	681b      	ldr	r3, [r3, #0]
 8004130:	f022 0201 	bic.w	r2, r2, #1
 8004134:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8004136:	687b      	ldr	r3, [r7, #4]
 8004138:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800413a:	687b      	ldr	r3, [r7, #4]
 800413c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800413e:	2101      	movs	r1, #1
 8004140:	fa01 f202 	lsl.w	r2, r1, r2
 8004144:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8004146:	687b      	ldr	r3, [r7, #4]
 8004148:	2201      	movs	r2, #1
 800414a:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 800414e:	687b      	ldr	r3, [r7, #4]
 8004150:	2200      	movs	r2, #0
 8004152:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 8004156:	7bfb      	ldrb	r3, [r7, #15]
}
 8004158:	4618      	mov	r0, r3
 800415a:	3714      	adds	r7, #20
 800415c:	46bd      	mov	sp, r7
 800415e:	bc80      	pop	{r7}
 8004160:	4770      	bx	lr
	...

08004164 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8004164:	b580      	push	{r7, lr}
 8004166:	b084      	sub	sp, #16
 8004168:	af00      	add	r7, sp, #0
 800416a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800416c:	2300      	movs	r3, #0
 800416e:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8004176:	b2db      	uxtb	r3, r3
 8004178:	2b02      	cmp	r3, #2
 800417a:	d005      	beq.n	8004188 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800417c:	687b      	ldr	r3, [r7, #4]
 800417e:	2204      	movs	r2, #4
 8004180:	639a      	str	r2, [r3, #56]	@ 0x38
        
    status = HAL_ERROR;
 8004182:	2301      	movs	r3, #1
 8004184:	73fb      	strb	r3, [r7, #15]
 8004186:	e0d6      	b.n	8004336 <HAL_DMA_Abort_IT+0x1d2>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004188:	687b      	ldr	r3, [r7, #4]
 800418a:	681b      	ldr	r3, [r3, #0]
 800418c:	681a      	ldr	r2, [r3, #0]
 800418e:	687b      	ldr	r3, [r7, #4]
 8004190:	681b      	ldr	r3, [r3, #0]
 8004192:	f022 020e 	bic.w	r2, r2, #14
 8004196:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8004198:	687b      	ldr	r3, [r7, #4]
 800419a:	681b      	ldr	r3, [r3, #0]
 800419c:	681a      	ldr	r2, [r3, #0]
 800419e:	687b      	ldr	r3, [r7, #4]
 80041a0:	681b      	ldr	r3, [r3, #0]
 80041a2:	f022 0201 	bic.w	r2, r2, #1
 80041a6:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 80041a8:	687b      	ldr	r3, [r7, #4]
 80041aa:	681b      	ldr	r3, [r3, #0]
 80041ac:	461a      	mov	r2, r3
 80041ae:	4b64      	ldr	r3, [pc, #400]	@ (8004340 <HAL_DMA_Abort_IT+0x1dc>)
 80041b0:	429a      	cmp	r2, r3
 80041b2:	d958      	bls.n	8004266 <HAL_DMA_Abort_IT+0x102>
 80041b4:	687b      	ldr	r3, [r7, #4]
 80041b6:	681b      	ldr	r3, [r3, #0]
 80041b8:	4a62      	ldr	r2, [pc, #392]	@ (8004344 <HAL_DMA_Abort_IT+0x1e0>)
 80041ba:	4293      	cmp	r3, r2
 80041bc:	d04f      	beq.n	800425e <HAL_DMA_Abort_IT+0xfa>
 80041be:	687b      	ldr	r3, [r7, #4]
 80041c0:	681b      	ldr	r3, [r3, #0]
 80041c2:	4a61      	ldr	r2, [pc, #388]	@ (8004348 <HAL_DMA_Abort_IT+0x1e4>)
 80041c4:	4293      	cmp	r3, r2
 80041c6:	d048      	beq.n	800425a <HAL_DMA_Abort_IT+0xf6>
 80041c8:	687b      	ldr	r3, [r7, #4]
 80041ca:	681b      	ldr	r3, [r3, #0]
 80041cc:	4a5f      	ldr	r2, [pc, #380]	@ (800434c <HAL_DMA_Abort_IT+0x1e8>)
 80041ce:	4293      	cmp	r3, r2
 80041d0:	d040      	beq.n	8004254 <HAL_DMA_Abort_IT+0xf0>
 80041d2:	687b      	ldr	r3, [r7, #4]
 80041d4:	681b      	ldr	r3, [r3, #0]
 80041d6:	4a5e      	ldr	r2, [pc, #376]	@ (8004350 <HAL_DMA_Abort_IT+0x1ec>)
 80041d8:	4293      	cmp	r3, r2
 80041da:	d038      	beq.n	800424e <HAL_DMA_Abort_IT+0xea>
 80041dc:	687b      	ldr	r3, [r7, #4]
 80041de:	681b      	ldr	r3, [r3, #0]
 80041e0:	4a5c      	ldr	r2, [pc, #368]	@ (8004354 <HAL_DMA_Abort_IT+0x1f0>)
 80041e2:	4293      	cmp	r3, r2
 80041e4:	d030      	beq.n	8004248 <HAL_DMA_Abort_IT+0xe4>
 80041e6:	687b      	ldr	r3, [r7, #4]
 80041e8:	681b      	ldr	r3, [r3, #0]
 80041ea:	4a5b      	ldr	r2, [pc, #364]	@ (8004358 <HAL_DMA_Abort_IT+0x1f4>)
 80041ec:	4293      	cmp	r3, r2
 80041ee:	d028      	beq.n	8004242 <HAL_DMA_Abort_IT+0xde>
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	681b      	ldr	r3, [r3, #0]
 80041f4:	4a52      	ldr	r2, [pc, #328]	@ (8004340 <HAL_DMA_Abort_IT+0x1dc>)
 80041f6:	4293      	cmp	r3, r2
 80041f8:	d020      	beq.n	800423c <HAL_DMA_Abort_IT+0xd8>
 80041fa:	687b      	ldr	r3, [r7, #4]
 80041fc:	681b      	ldr	r3, [r3, #0]
 80041fe:	4a57      	ldr	r2, [pc, #348]	@ (800435c <HAL_DMA_Abort_IT+0x1f8>)
 8004200:	4293      	cmp	r3, r2
 8004202:	d019      	beq.n	8004238 <HAL_DMA_Abort_IT+0xd4>
 8004204:	687b      	ldr	r3, [r7, #4]
 8004206:	681b      	ldr	r3, [r3, #0]
 8004208:	4a55      	ldr	r2, [pc, #340]	@ (8004360 <HAL_DMA_Abort_IT+0x1fc>)
 800420a:	4293      	cmp	r3, r2
 800420c:	d012      	beq.n	8004234 <HAL_DMA_Abort_IT+0xd0>
 800420e:	687b      	ldr	r3, [r7, #4]
 8004210:	681b      	ldr	r3, [r3, #0]
 8004212:	4a54      	ldr	r2, [pc, #336]	@ (8004364 <HAL_DMA_Abort_IT+0x200>)
 8004214:	4293      	cmp	r3, r2
 8004216:	d00a      	beq.n	800422e <HAL_DMA_Abort_IT+0xca>
 8004218:	687b      	ldr	r3, [r7, #4]
 800421a:	681b      	ldr	r3, [r3, #0]
 800421c:	4a52      	ldr	r2, [pc, #328]	@ (8004368 <HAL_DMA_Abort_IT+0x204>)
 800421e:	4293      	cmp	r3, r2
 8004220:	d102      	bne.n	8004228 <HAL_DMA_Abort_IT+0xc4>
 8004222:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8004226:	e01b      	b.n	8004260 <HAL_DMA_Abort_IT+0xfc>
 8004228:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800422c:	e018      	b.n	8004260 <HAL_DMA_Abort_IT+0xfc>
 800422e:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8004232:	e015      	b.n	8004260 <HAL_DMA_Abort_IT+0xfc>
 8004234:	2310      	movs	r3, #16
 8004236:	e013      	b.n	8004260 <HAL_DMA_Abort_IT+0xfc>
 8004238:	2301      	movs	r3, #1
 800423a:	e011      	b.n	8004260 <HAL_DMA_Abort_IT+0xfc>
 800423c:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8004240:	e00e      	b.n	8004260 <HAL_DMA_Abort_IT+0xfc>
 8004242:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8004246:	e00b      	b.n	8004260 <HAL_DMA_Abort_IT+0xfc>
 8004248:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800424c:	e008      	b.n	8004260 <HAL_DMA_Abort_IT+0xfc>
 800424e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8004252:	e005      	b.n	8004260 <HAL_DMA_Abort_IT+0xfc>
 8004254:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8004258:	e002      	b.n	8004260 <HAL_DMA_Abort_IT+0xfc>
 800425a:	2310      	movs	r3, #16
 800425c:	e000      	b.n	8004260 <HAL_DMA_Abort_IT+0xfc>
 800425e:	2301      	movs	r3, #1
 8004260:	4a42      	ldr	r2, [pc, #264]	@ (800436c <HAL_DMA_Abort_IT+0x208>)
 8004262:	6053      	str	r3, [r2, #4]
 8004264:	e057      	b.n	8004316 <HAL_DMA_Abort_IT+0x1b2>
 8004266:	687b      	ldr	r3, [r7, #4]
 8004268:	681b      	ldr	r3, [r3, #0]
 800426a:	4a36      	ldr	r2, [pc, #216]	@ (8004344 <HAL_DMA_Abort_IT+0x1e0>)
 800426c:	4293      	cmp	r3, r2
 800426e:	d04f      	beq.n	8004310 <HAL_DMA_Abort_IT+0x1ac>
 8004270:	687b      	ldr	r3, [r7, #4]
 8004272:	681b      	ldr	r3, [r3, #0]
 8004274:	4a34      	ldr	r2, [pc, #208]	@ (8004348 <HAL_DMA_Abort_IT+0x1e4>)
 8004276:	4293      	cmp	r3, r2
 8004278:	d048      	beq.n	800430c <HAL_DMA_Abort_IT+0x1a8>
 800427a:	687b      	ldr	r3, [r7, #4]
 800427c:	681b      	ldr	r3, [r3, #0]
 800427e:	4a33      	ldr	r2, [pc, #204]	@ (800434c <HAL_DMA_Abort_IT+0x1e8>)
 8004280:	4293      	cmp	r3, r2
 8004282:	d040      	beq.n	8004306 <HAL_DMA_Abort_IT+0x1a2>
 8004284:	687b      	ldr	r3, [r7, #4]
 8004286:	681b      	ldr	r3, [r3, #0]
 8004288:	4a31      	ldr	r2, [pc, #196]	@ (8004350 <HAL_DMA_Abort_IT+0x1ec>)
 800428a:	4293      	cmp	r3, r2
 800428c:	d038      	beq.n	8004300 <HAL_DMA_Abort_IT+0x19c>
 800428e:	687b      	ldr	r3, [r7, #4]
 8004290:	681b      	ldr	r3, [r3, #0]
 8004292:	4a30      	ldr	r2, [pc, #192]	@ (8004354 <HAL_DMA_Abort_IT+0x1f0>)
 8004294:	4293      	cmp	r3, r2
 8004296:	d030      	beq.n	80042fa <HAL_DMA_Abort_IT+0x196>
 8004298:	687b      	ldr	r3, [r7, #4]
 800429a:	681b      	ldr	r3, [r3, #0]
 800429c:	4a2e      	ldr	r2, [pc, #184]	@ (8004358 <HAL_DMA_Abort_IT+0x1f4>)
 800429e:	4293      	cmp	r3, r2
 80042a0:	d028      	beq.n	80042f4 <HAL_DMA_Abort_IT+0x190>
 80042a2:	687b      	ldr	r3, [r7, #4]
 80042a4:	681b      	ldr	r3, [r3, #0]
 80042a6:	4a26      	ldr	r2, [pc, #152]	@ (8004340 <HAL_DMA_Abort_IT+0x1dc>)
 80042a8:	4293      	cmp	r3, r2
 80042aa:	d020      	beq.n	80042ee <HAL_DMA_Abort_IT+0x18a>
 80042ac:	687b      	ldr	r3, [r7, #4]
 80042ae:	681b      	ldr	r3, [r3, #0]
 80042b0:	4a2a      	ldr	r2, [pc, #168]	@ (800435c <HAL_DMA_Abort_IT+0x1f8>)
 80042b2:	4293      	cmp	r3, r2
 80042b4:	d019      	beq.n	80042ea <HAL_DMA_Abort_IT+0x186>
 80042b6:	687b      	ldr	r3, [r7, #4]
 80042b8:	681b      	ldr	r3, [r3, #0]
 80042ba:	4a29      	ldr	r2, [pc, #164]	@ (8004360 <HAL_DMA_Abort_IT+0x1fc>)
 80042bc:	4293      	cmp	r3, r2
 80042be:	d012      	beq.n	80042e6 <HAL_DMA_Abort_IT+0x182>
 80042c0:	687b      	ldr	r3, [r7, #4]
 80042c2:	681b      	ldr	r3, [r3, #0]
 80042c4:	4a27      	ldr	r2, [pc, #156]	@ (8004364 <HAL_DMA_Abort_IT+0x200>)
 80042c6:	4293      	cmp	r3, r2
 80042c8:	d00a      	beq.n	80042e0 <HAL_DMA_Abort_IT+0x17c>
 80042ca:	687b      	ldr	r3, [r7, #4]
 80042cc:	681b      	ldr	r3, [r3, #0]
 80042ce:	4a26      	ldr	r2, [pc, #152]	@ (8004368 <HAL_DMA_Abort_IT+0x204>)
 80042d0:	4293      	cmp	r3, r2
 80042d2:	d102      	bne.n	80042da <HAL_DMA_Abort_IT+0x176>
 80042d4:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80042d8:	e01b      	b.n	8004312 <HAL_DMA_Abort_IT+0x1ae>
 80042da:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80042de:	e018      	b.n	8004312 <HAL_DMA_Abort_IT+0x1ae>
 80042e0:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80042e4:	e015      	b.n	8004312 <HAL_DMA_Abort_IT+0x1ae>
 80042e6:	2310      	movs	r3, #16
 80042e8:	e013      	b.n	8004312 <HAL_DMA_Abort_IT+0x1ae>
 80042ea:	2301      	movs	r3, #1
 80042ec:	e011      	b.n	8004312 <HAL_DMA_Abort_IT+0x1ae>
 80042ee:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80042f2:	e00e      	b.n	8004312 <HAL_DMA_Abort_IT+0x1ae>
 80042f4:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 80042f8:	e00b      	b.n	8004312 <HAL_DMA_Abort_IT+0x1ae>
 80042fa:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80042fe:	e008      	b.n	8004312 <HAL_DMA_Abort_IT+0x1ae>
 8004300:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8004304:	e005      	b.n	8004312 <HAL_DMA_Abort_IT+0x1ae>
 8004306:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800430a:	e002      	b.n	8004312 <HAL_DMA_Abort_IT+0x1ae>
 800430c:	2310      	movs	r3, #16
 800430e:	e000      	b.n	8004312 <HAL_DMA_Abort_IT+0x1ae>
 8004310:	2301      	movs	r3, #1
 8004312:	4a17      	ldr	r2, [pc, #92]	@ (8004370 <HAL_DMA_Abort_IT+0x20c>)
 8004314:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8004316:	687b      	ldr	r3, [r7, #4]
 8004318:	2201      	movs	r2, #1
 800431a:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800431e:	687b      	ldr	r3, [r7, #4]
 8004320:	2200      	movs	r2, #0
 8004322:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8004326:	687b      	ldr	r3, [r7, #4]
 8004328:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800432a:	2b00      	cmp	r3, #0
 800432c:	d003      	beq.n	8004336 <HAL_DMA_Abort_IT+0x1d2>
    {
      hdma->XferAbortCallback(hdma);
 800432e:	687b      	ldr	r3, [r7, #4]
 8004330:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004332:	6878      	ldr	r0, [r7, #4]
 8004334:	4798      	blx	r3
    } 
  }
  return status;
 8004336:	7bfb      	ldrb	r3, [r7, #15]
}
 8004338:	4618      	mov	r0, r3
 800433a:	3710      	adds	r7, #16
 800433c:	46bd      	mov	sp, r7
 800433e:	bd80      	pop	{r7, pc}
 8004340:	40020080 	.word	0x40020080
 8004344:	40020008 	.word	0x40020008
 8004348:	4002001c 	.word	0x4002001c
 800434c:	40020030 	.word	0x40020030
 8004350:	40020044 	.word	0x40020044
 8004354:	40020058 	.word	0x40020058
 8004358:	4002006c 	.word	0x4002006c
 800435c:	40020408 	.word	0x40020408
 8004360:	4002041c 	.word	0x4002041c
 8004364:	40020430 	.word	0x40020430
 8004368:	40020444 	.word	0x40020444
 800436c:	40020400 	.word	0x40020400
 8004370:	40020000 	.word	0x40020000

08004374 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8004374:	b580      	push	{r7, lr}
 8004376:	b084      	sub	sp, #16
 8004378:	af00      	add	r7, sp, #0
 800437a:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 800437c:	687b      	ldr	r3, [r7, #4]
 800437e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004380:	681b      	ldr	r3, [r3, #0]
 8004382:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	681b      	ldr	r3, [r3, #0]
 8004388:	681b      	ldr	r3, [r3, #0]
 800438a:	60bb      	str	r3, [r7, #8]
  
  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 800438c:	687b      	ldr	r3, [r7, #4]
 800438e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004390:	2204      	movs	r2, #4
 8004392:	409a      	lsls	r2, r3
 8004394:	68fb      	ldr	r3, [r7, #12]
 8004396:	4013      	ands	r3, r2
 8004398:	2b00      	cmp	r3, #0
 800439a:	f000 80f1 	beq.w	8004580 <HAL_DMA_IRQHandler+0x20c>
 800439e:	68bb      	ldr	r3, [r7, #8]
 80043a0:	f003 0304 	and.w	r3, r3, #4
 80043a4:	2b00      	cmp	r3, #0
 80043a6:	f000 80eb 	beq.w	8004580 <HAL_DMA_IRQHandler+0x20c>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80043aa:	687b      	ldr	r3, [r7, #4]
 80043ac:	681b      	ldr	r3, [r3, #0]
 80043ae:	681b      	ldr	r3, [r3, #0]
 80043b0:	f003 0320 	and.w	r3, r3, #32
 80043b4:	2b00      	cmp	r3, #0
 80043b6:	d107      	bne.n	80043c8 <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80043b8:	687b      	ldr	r3, [r7, #4]
 80043ba:	681b      	ldr	r3, [r3, #0]
 80043bc:	681a      	ldr	r2, [r3, #0]
 80043be:	687b      	ldr	r3, [r7, #4]
 80043c0:	681b      	ldr	r3, [r3, #0]
 80043c2:	f022 0204 	bic.w	r2, r2, #4
 80043c6:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 80043c8:	687b      	ldr	r3, [r7, #4]
 80043ca:	681b      	ldr	r3, [r3, #0]
 80043cc:	461a      	mov	r2, r3
 80043ce:	4b5f      	ldr	r3, [pc, #380]	@ (800454c <HAL_DMA_IRQHandler+0x1d8>)
 80043d0:	429a      	cmp	r2, r3
 80043d2:	d958      	bls.n	8004486 <HAL_DMA_IRQHandler+0x112>
 80043d4:	687b      	ldr	r3, [r7, #4]
 80043d6:	681b      	ldr	r3, [r3, #0]
 80043d8:	4a5d      	ldr	r2, [pc, #372]	@ (8004550 <HAL_DMA_IRQHandler+0x1dc>)
 80043da:	4293      	cmp	r3, r2
 80043dc:	d04f      	beq.n	800447e <HAL_DMA_IRQHandler+0x10a>
 80043de:	687b      	ldr	r3, [r7, #4]
 80043e0:	681b      	ldr	r3, [r3, #0]
 80043e2:	4a5c      	ldr	r2, [pc, #368]	@ (8004554 <HAL_DMA_IRQHandler+0x1e0>)
 80043e4:	4293      	cmp	r3, r2
 80043e6:	d048      	beq.n	800447a <HAL_DMA_IRQHandler+0x106>
 80043e8:	687b      	ldr	r3, [r7, #4]
 80043ea:	681b      	ldr	r3, [r3, #0]
 80043ec:	4a5a      	ldr	r2, [pc, #360]	@ (8004558 <HAL_DMA_IRQHandler+0x1e4>)
 80043ee:	4293      	cmp	r3, r2
 80043f0:	d040      	beq.n	8004474 <HAL_DMA_IRQHandler+0x100>
 80043f2:	687b      	ldr	r3, [r7, #4]
 80043f4:	681b      	ldr	r3, [r3, #0]
 80043f6:	4a59      	ldr	r2, [pc, #356]	@ (800455c <HAL_DMA_IRQHandler+0x1e8>)
 80043f8:	4293      	cmp	r3, r2
 80043fa:	d038      	beq.n	800446e <HAL_DMA_IRQHandler+0xfa>
 80043fc:	687b      	ldr	r3, [r7, #4]
 80043fe:	681b      	ldr	r3, [r3, #0]
 8004400:	4a57      	ldr	r2, [pc, #348]	@ (8004560 <HAL_DMA_IRQHandler+0x1ec>)
 8004402:	4293      	cmp	r3, r2
 8004404:	d030      	beq.n	8004468 <HAL_DMA_IRQHandler+0xf4>
 8004406:	687b      	ldr	r3, [r7, #4]
 8004408:	681b      	ldr	r3, [r3, #0]
 800440a:	4a56      	ldr	r2, [pc, #344]	@ (8004564 <HAL_DMA_IRQHandler+0x1f0>)
 800440c:	4293      	cmp	r3, r2
 800440e:	d028      	beq.n	8004462 <HAL_DMA_IRQHandler+0xee>
 8004410:	687b      	ldr	r3, [r7, #4]
 8004412:	681b      	ldr	r3, [r3, #0]
 8004414:	4a4d      	ldr	r2, [pc, #308]	@ (800454c <HAL_DMA_IRQHandler+0x1d8>)
 8004416:	4293      	cmp	r3, r2
 8004418:	d020      	beq.n	800445c <HAL_DMA_IRQHandler+0xe8>
 800441a:	687b      	ldr	r3, [r7, #4]
 800441c:	681b      	ldr	r3, [r3, #0]
 800441e:	4a52      	ldr	r2, [pc, #328]	@ (8004568 <HAL_DMA_IRQHandler+0x1f4>)
 8004420:	4293      	cmp	r3, r2
 8004422:	d019      	beq.n	8004458 <HAL_DMA_IRQHandler+0xe4>
 8004424:	687b      	ldr	r3, [r7, #4]
 8004426:	681b      	ldr	r3, [r3, #0]
 8004428:	4a50      	ldr	r2, [pc, #320]	@ (800456c <HAL_DMA_IRQHandler+0x1f8>)
 800442a:	4293      	cmp	r3, r2
 800442c:	d012      	beq.n	8004454 <HAL_DMA_IRQHandler+0xe0>
 800442e:	687b      	ldr	r3, [r7, #4]
 8004430:	681b      	ldr	r3, [r3, #0]
 8004432:	4a4f      	ldr	r2, [pc, #316]	@ (8004570 <HAL_DMA_IRQHandler+0x1fc>)
 8004434:	4293      	cmp	r3, r2
 8004436:	d00a      	beq.n	800444e <HAL_DMA_IRQHandler+0xda>
 8004438:	687b      	ldr	r3, [r7, #4]
 800443a:	681b      	ldr	r3, [r3, #0]
 800443c:	4a4d      	ldr	r2, [pc, #308]	@ (8004574 <HAL_DMA_IRQHandler+0x200>)
 800443e:	4293      	cmp	r3, r2
 8004440:	d102      	bne.n	8004448 <HAL_DMA_IRQHandler+0xd4>
 8004442:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8004446:	e01b      	b.n	8004480 <HAL_DMA_IRQHandler+0x10c>
 8004448:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 800444c:	e018      	b.n	8004480 <HAL_DMA_IRQHandler+0x10c>
 800444e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8004452:	e015      	b.n	8004480 <HAL_DMA_IRQHandler+0x10c>
 8004454:	2340      	movs	r3, #64	@ 0x40
 8004456:	e013      	b.n	8004480 <HAL_DMA_IRQHandler+0x10c>
 8004458:	2304      	movs	r3, #4
 800445a:	e011      	b.n	8004480 <HAL_DMA_IRQHandler+0x10c>
 800445c:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 8004460:	e00e      	b.n	8004480 <HAL_DMA_IRQHandler+0x10c>
 8004462:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8004466:	e00b      	b.n	8004480 <HAL_DMA_IRQHandler+0x10c>
 8004468:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 800446c:	e008      	b.n	8004480 <HAL_DMA_IRQHandler+0x10c>
 800446e:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8004472:	e005      	b.n	8004480 <HAL_DMA_IRQHandler+0x10c>
 8004474:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8004478:	e002      	b.n	8004480 <HAL_DMA_IRQHandler+0x10c>
 800447a:	2340      	movs	r3, #64	@ 0x40
 800447c:	e000      	b.n	8004480 <HAL_DMA_IRQHandler+0x10c>
 800447e:	2304      	movs	r3, #4
 8004480:	4a3d      	ldr	r2, [pc, #244]	@ (8004578 <HAL_DMA_IRQHandler+0x204>)
 8004482:	6053      	str	r3, [r2, #4]
 8004484:	e057      	b.n	8004536 <HAL_DMA_IRQHandler+0x1c2>
 8004486:	687b      	ldr	r3, [r7, #4]
 8004488:	681b      	ldr	r3, [r3, #0]
 800448a:	4a31      	ldr	r2, [pc, #196]	@ (8004550 <HAL_DMA_IRQHandler+0x1dc>)
 800448c:	4293      	cmp	r3, r2
 800448e:	d04f      	beq.n	8004530 <HAL_DMA_IRQHandler+0x1bc>
 8004490:	687b      	ldr	r3, [r7, #4]
 8004492:	681b      	ldr	r3, [r3, #0]
 8004494:	4a2f      	ldr	r2, [pc, #188]	@ (8004554 <HAL_DMA_IRQHandler+0x1e0>)
 8004496:	4293      	cmp	r3, r2
 8004498:	d048      	beq.n	800452c <HAL_DMA_IRQHandler+0x1b8>
 800449a:	687b      	ldr	r3, [r7, #4]
 800449c:	681b      	ldr	r3, [r3, #0]
 800449e:	4a2e      	ldr	r2, [pc, #184]	@ (8004558 <HAL_DMA_IRQHandler+0x1e4>)
 80044a0:	4293      	cmp	r3, r2
 80044a2:	d040      	beq.n	8004526 <HAL_DMA_IRQHandler+0x1b2>
 80044a4:	687b      	ldr	r3, [r7, #4]
 80044a6:	681b      	ldr	r3, [r3, #0]
 80044a8:	4a2c      	ldr	r2, [pc, #176]	@ (800455c <HAL_DMA_IRQHandler+0x1e8>)
 80044aa:	4293      	cmp	r3, r2
 80044ac:	d038      	beq.n	8004520 <HAL_DMA_IRQHandler+0x1ac>
 80044ae:	687b      	ldr	r3, [r7, #4]
 80044b0:	681b      	ldr	r3, [r3, #0]
 80044b2:	4a2b      	ldr	r2, [pc, #172]	@ (8004560 <HAL_DMA_IRQHandler+0x1ec>)
 80044b4:	4293      	cmp	r3, r2
 80044b6:	d030      	beq.n	800451a <HAL_DMA_IRQHandler+0x1a6>
 80044b8:	687b      	ldr	r3, [r7, #4]
 80044ba:	681b      	ldr	r3, [r3, #0]
 80044bc:	4a29      	ldr	r2, [pc, #164]	@ (8004564 <HAL_DMA_IRQHandler+0x1f0>)
 80044be:	4293      	cmp	r3, r2
 80044c0:	d028      	beq.n	8004514 <HAL_DMA_IRQHandler+0x1a0>
 80044c2:	687b      	ldr	r3, [r7, #4]
 80044c4:	681b      	ldr	r3, [r3, #0]
 80044c6:	4a21      	ldr	r2, [pc, #132]	@ (800454c <HAL_DMA_IRQHandler+0x1d8>)
 80044c8:	4293      	cmp	r3, r2
 80044ca:	d020      	beq.n	800450e <HAL_DMA_IRQHandler+0x19a>
 80044cc:	687b      	ldr	r3, [r7, #4]
 80044ce:	681b      	ldr	r3, [r3, #0]
 80044d0:	4a25      	ldr	r2, [pc, #148]	@ (8004568 <HAL_DMA_IRQHandler+0x1f4>)
 80044d2:	4293      	cmp	r3, r2
 80044d4:	d019      	beq.n	800450a <HAL_DMA_IRQHandler+0x196>
 80044d6:	687b      	ldr	r3, [r7, #4]
 80044d8:	681b      	ldr	r3, [r3, #0]
 80044da:	4a24      	ldr	r2, [pc, #144]	@ (800456c <HAL_DMA_IRQHandler+0x1f8>)
 80044dc:	4293      	cmp	r3, r2
 80044de:	d012      	beq.n	8004506 <HAL_DMA_IRQHandler+0x192>
 80044e0:	687b      	ldr	r3, [r7, #4]
 80044e2:	681b      	ldr	r3, [r3, #0]
 80044e4:	4a22      	ldr	r2, [pc, #136]	@ (8004570 <HAL_DMA_IRQHandler+0x1fc>)
 80044e6:	4293      	cmp	r3, r2
 80044e8:	d00a      	beq.n	8004500 <HAL_DMA_IRQHandler+0x18c>
 80044ea:	687b      	ldr	r3, [r7, #4]
 80044ec:	681b      	ldr	r3, [r3, #0]
 80044ee:	4a21      	ldr	r2, [pc, #132]	@ (8004574 <HAL_DMA_IRQHandler+0x200>)
 80044f0:	4293      	cmp	r3, r2
 80044f2:	d102      	bne.n	80044fa <HAL_DMA_IRQHandler+0x186>
 80044f4:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 80044f8:	e01b      	b.n	8004532 <HAL_DMA_IRQHandler+0x1be>
 80044fa:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 80044fe:	e018      	b.n	8004532 <HAL_DMA_IRQHandler+0x1be>
 8004500:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8004504:	e015      	b.n	8004532 <HAL_DMA_IRQHandler+0x1be>
 8004506:	2340      	movs	r3, #64	@ 0x40
 8004508:	e013      	b.n	8004532 <HAL_DMA_IRQHandler+0x1be>
 800450a:	2304      	movs	r3, #4
 800450c:	e011      	b.n	8004532 <HAL_DMA_IRQHandler+0x1be>
 800450e:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 8004512:	e00e      	b.n	8004532 <HAL_DMA_IRQHandler+0x1be>
 8004514:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8004518:	e00b      	b.n	8004532 <HAL_DMA_IRQHandler+0x1be>
 800451a:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 800451e:	e008      	b.n	8004532 <HAL_DMA_IRQHandler+0x1be>
 8004520:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8004524:	e005      	b.n	8004532 <HAL_DMA_IRQHandler+0x1be>
 8004526:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800452a:	e002      	b.n	8004532 <HAL_DMA_IRQHandler+0x1be>
 800452c:	2340      	movs	r3, #64	@ 0x40
 800452e:	e000      	b.n	8004532 <HAL_DMA_IRQHandler+0x1be>
 8004530:	2304      	movs	r3, #4
 8004532:	4a12      	ldr	r2, [pc, #72]	@ (800457c <HAL_DMA_IRQHandler+0x208>)
 8004534:	6053      	str	r3, [r2, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 8004536:	687b      	ldr	r3, [r7, #4]
 8004538:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800453a:	2b00      	cmp	r3, #0
 800453c:	f000 8136 	beq.w	80047ac <HAL_DMA_IRQHandler+0x438>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8004540:	687b      	ldr	r3, [r7, #4]
 8004542:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004544:	6878      	ldr	r0, [r7, #4]
 8004546:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 8004548:	e130      	b.n	80047ac <HAL_DMA_IRQHandler+0x438>
 800454a:	bf00      	nop
 800454c:	40020080 	.word	0x40020080
 8004550:	40020008 	.word	0x40020008
 8004554:	4002001c 	.word	0x4002001c
 8004558:	40020030 	.word	0x40020030
 800455c:	40020044 	.word	0x40020044
 8004560:	40020058 	.word	0x40020058
 8004564:	4002006c 	.word	0x4002006c
 8004568:	40020408 	.word	0x40020408
 800456c:	4002041c 	.word	0x4002041c
 8004570:	40020430 	.word	0x40020430
 8004574:	40020444 	.word	0x40020444
 8004578:	40020400 	.word	0x40020400
 800457c:	40020000 	.word	0x40020000
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 8004580:	687b      	ldr	r3, [r7, #4]
 8004582:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004584:	2202      	movs	r2, #2
 8004586:	409a      	lsls	r2, r3
 8004588:	68fb      	ldr	r3, [r7, #12]
 800458a:	4013      	ands	r3, r2
 800458c:	2b00      	cmp	r3, #0
 800458e:	f000 80dd 	beq.w	800474c <HAL_DMA_IRQHandler+0x3d8>
 8004592:	68bb      	ldr	r3, [r7, #8]
 8004594:	f003 0302 	and.w	r3, r3, #2
 8004598:	2b00      	cmp	r3, #0
 800459a:	f000 80d7 	beq.w	800474c <HAL_DMA_IRQHandler+0x3d8>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800459e:	687b      	ldr	r3, [r7, #4]
 80045a0:	681b      	ldr	r3, [r3, #0]
 80045a2:	681b      	ldr	r3, [r3, #0]
 80045a4:	f003 0320 	and.w	r3, r3, #32
 80045a8:	2b00      	cmp	r3, #0
 80045aa:	d10b      	bne.n	80045c4 <HAL_DMA_IRQHandler+0x250>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 80045ac:	687b      	ldr	r3, [r7, #4]
 80045ae:	681b      	ldr	r3, [r3, #0]
 80045b0:	681a      	ldr	r2, [r3, #0]
 80045b2:	687b      	ldr	r3, [r7, #4]
 80045b4:	681b      	ldr	r3, [r3, #0]
 80045b6:	f022 020a 	bic.w	r2, r2, #10
 80045ba:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80045bc:	687b      	ldr	r3, [r7, #4]
 80045be:	2201      	movs	r2, #1
 80045c0:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    }
    /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 80045c4:	687b      	ldr	r3, [r7, #4]
 80045c6:	681b      	ldr	r3, [r3, #0]
 80045c8:	461a      	mov	r2, r3
 80045ca:	4b7b      	ldr	r3, [pc, #492]	@ (80047b8 <HAL_DMA_IRQHandler+0x444>)
 80045cc:	429a      	cmp	r2, r3
 80045ce:	d958      	bls.n	8004682 <HAL_DMA_IRQHandler+0x30e>
 80045d0:	687b      	ldr	r3, [r7, #4]
 80045d2:	681b      	ldr	r3, [r3, #0]
 80045d4:	4a79      	ldr	r2, [pc, #484]	@ (80047bc <HAL_DMA_IRQHandler+0x448>)
 80045d6:	4293      	cmp	r3, r2
 80045d8:	d04f      	beq.n	800467a <HAL_DMA_IRQHandler+0x306>
 80045da:	687b      	ldr	r3, [r7, #4]
 80045dc:	681b      	ldr	r3, [r3, #0]
 80045de:	4a78      	ldr	r2, [pc, #480]	@ (80047c0 <HAL_DMA_IRQHandler+0x44c>)
 80045e0:	4293      	cmp	r3, r2
 80045e2:	d048      	beq.n	8004676 <HAL_DMA_IRQHandler+0x302>
 80045e4:	687b      	ldr	r3, [r7, #4]
 80045e6:	681b      	ldr	r3, [r3, #0]
 80045e8:	4a76      	ldr	r2, [pc, #472]	@ (80047c4 <HAL_DMA_IRQHandler+0x450>)
 80045ea:	4293      	cmp	r3, r2
 80045ec:	d040      	beq.n	8004670 <HAL_DMA_IRQHandler+0x2fc>
 80045ee:	687b      	ldr	r3, [r7, #4]
 80045f0:	681b      	ldr	r3, [r3, #0]
 80045f2:	4a75      	ldr	r2, [pc, #468]	@ (80047c8 <HAL_DMA_IRQHandler+0x454>)
 80045f4:	4293      	cmp	r3, r2
 80045f6:	d038      	beq.n	800466a <HAL_DMA_IRQHandler+0x2f6>
 80045f8:	687b      	ldr	r3, [r7, #4]
 80045fa:	681b      	ldr	r3, [r3, #0]
 80045fc:	4a73      	ldr	r2, [pc, #460]	@ (80047cc <HAL_DMA_IRQHandler+0x458>)
 80045fe:	4293      	cmp	r3, r2
 8004600:	d030      	beq.n	8004664 <HAL_DMA_IRQHandler+0x2f0>
 8004602:	687b      	ldr	r3, [r7, #4]
 8004604:	681b      	ldr	r3, [r3, #0]
 8004606:	4a72      	ldr	r2, [pc, #456]	@ (80047d0 <HAL_DMA_IRQHandler+0x45c>)
 8004608:	4293      	cmp	r3, r2
 800460a:	d028      	beq.n	800465e <HAL_DMA_IRQHandler+0x2ea>
 800460c:	687b      	ldr	r3, [r7, #4]
 800460e:	681b      	ldr	r3, [r3, #0]
 8004610:	4a69      	ldr	r2, [pc, #420]	@ (80047b8 <HAL_DMA_IRQHandler+0x444>)
 8004612:	4293      	cmp	r3, r2
 8004614:	d020      	beq.n	8004658 <HAL_DMA_IRQHandler+0x2e4>
 8004616:	687b      	ldr	r3, [r7, #4]
 8004618:	681b      	ldr	r3, [r3, #0]
 800461a:	4a6e      	ldr	r2, [pc, #440]	@ (80047d4 <HAL_DMA_IRQHandler+0x460>)
 800461c:	4293      	cmp	r3, r2
 800461e:	d019      	beq.n	8004654 <HAL_DMA_IRQHandler+0x2e0>
 8004620:	687b      	ldr	r3, [r7, #4]
 8004622:	681b      	ldr	r3, [r3, #0]
 8004624:	4a6c      	ldr	r2, [pc, #432]	@ (80047d8 <HAL_DMA_IRQHandler+0x464>)
 8004626:	4293      	cmp	r3, r2
 8004628:	d012      	beq.n	8004650 <HAL_DMA_IRQHandler+0x2dc>
 800462a:	687b      	ldr	r3, [r7, #4]
 800462c:	681b      	ldr	r3, [r3, #0]
 800462e:	4a6b      	ldr	r2, [pc, #428]	@ (80047dc <HAL_DMA_IRQHandler+0x468>)
 8004630:	4293      	cmp	r3, r2
 8004632:	d00a      	beq.n	800464a <HAL_DMA_IRQHandler+0x2d6>
 8004634:	687b      	ldr	r3, [r7, #4]
 8004636:	681b      	ldr	r3, [r3, #0]
 8004638:	4a69      	ldr	r2, [pc, #420]	@ (80047e0 <HAL_DMA_IRQHandler+0x46c>)
 800463a:	4293      	cmp	r3, r2
 800463c:	d102      	bne.n	8004644 <HAL_DMA_IRQHandler+0x2d0>
 800463e:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8004642:	e01b      	b.n	800467c <HAL_DMA_IRQHandler+0x308>
 8004644:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8004648:	e018      	b.n	800467c <HAL_DMA_IRQHandler+0x308>
 800464a:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800464e:	e015      	b.n	800467c <HAL_DMA_IRQHandler+0x308>
 8004650:	2320      	movs	r3, #32
 8004652:	e013      	b.n	800467c <HAL_DMA_IRQHandler+0x308>
 8004654:	2302      	movs	r3, #2
 8004656:	e011      	b.n	800467c <HAL_DMA_IRQHandler+0x308>
 8004658:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800465c:	e00e      	b.n	800467c <HAL_DMA_IRQHandler+0x308>
 800465e:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8004662:	e00b      	b.n	800467c <HAL_DMA_IRQHandler+0x308>
 8004664:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8004668:	e008      	b.n	800467c <HAL_DMA_IRQHandler+0x308>
 800466a:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800466e:	e005      	b.n	800467c <HAL_DMA_IRQHandler+0x308>
 8004670:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8004674:	e002      	b.n	800467c <HAL_DMA_IRQHandler+0x308>
 8004676:	2320      	movs	r3, #32
 8004678:	e000      	b.n	800467c <HAL_DMA_IRQHandler+0x308>
 800467a:	2302      	movs	r3, #2
 800467c:	4a59      	ldr	r2, [pc, #356]	@ (80047e4 <HAL_DMA_IRQHandler+0x470>)
 800467e:	6053      	str	r3, [r2, #4]
 8004680:	e057      	b.n	8004732 <HAL_DMA_IRQHandler+0x3be>
 8004682:	687b      	ldr	r3, [r7, #4]
 8004684:	681b      	ldr	r3, [r3, #0]
 8004686:	4a4d      	ldr	r2, [pc, #308]	@ (80047bc <HAL_DMA_IRQHandler+0x448>)
 8004688:	4293      	cmp	r3, r2
 800468a:	d04f      	beq.n	800472c <HAL_DMA_IRQHandler+0x3b8>
 800468c:	687b      	ldr	r3, [r7, #4]
 800468e:	681b      	ldr	r3, [r3, #0]
 8004690:	4a4b      	ldr	r2, [pc, #300]	@ (80047c0 <HAL_DMA_IRQHandler+0x44c>)
 8004692:	4293      	cmp	r3, r2
 8004694:	d048      	beq.n	8004728 <HAL_DMA_IRQHandler+0x3b4>
 8004696:	687b      	ldr	r3, [r7, #4]
 8004698:	681b      	ldr	r3, [r3, #0]
 800469a:	4a4a      	ldr	r2, [pc, #296]	@ (80047c4 <HAL_DMA_IRQHandler+0x450>)
 800469c:	4293      	cmp	r3, r2
 800469e:	d040      	beq.n	8004722 <HAL_DMA_IRQHandler+0x3ae>
 80046a0:	687b      	ldr	r3, [r7, #4]
 80046a2:	681b      	ldr	r3, [r3, #0]
 80046a4:	4a48      	ldr	r2, [pc, #288]	@ (80047c8 <HAL_DMA_IRQHandler+0x454>)
 80046a6:	4293      	cmp	r3, r2
 80046a8:	d038      	beq.n	800471c <HAL_DMA_IRQHandler+0x3a8>
 80046aa:	687b      	ldr	r3, [r7, #4]
 80046ac:	681b      	ldr	r3, [r3, #0]
 80046ae:	4a47      	ldr	r2, [pc, #284]	@ (80047cc <HAL_DMA_IRQHandler+0x458>)
 80046b0:	4293      	cmp	r3, r2
 80046b2:	d030      	beq.n	8004716 <HAL_DMA_IRQHandler+0x3a2>
 80046b4:	687b      	ldr	r3, [r7, #4]
 80046b6:	681b      	ldr	r3, [r3, #0]
 80046b8:	4a45      	ldr	r2, [pc, #276]	@ (80047d0 <HAL_DMA_IRQHandler+0x45c>)
 80046ba:	4293      	cmp	r3, r2
 80046bc:	d028      	beq.n	8004710 <HAL_DMA_IRQHandler+0x39c>
 80046be:	687b      	ldr	r3, [r7, #4]
 80046c0:	681b      	ldr	r3, [r3, #0]
 80046c2:	4a3d      	ldr	r2, [pc, #244]	@ (80047b8 <HAL_DMA_IRQHandler+0x444>)
 80046c4:	4293      	cmp	r3, r2
 80046c6:	d020      	beq.n	800470a <HAL_DMA_IRQHandler+0x396>
 80046c8:	687b      	ldr	r3, [r7, #4]
 80046ca:	681b      	ldr	r3, [r3, #0]
 80046cc:	4a41      	ldr	r2, [pc, #260]	@ (80047d4 <HAL_DMA_IRQHandler+0x460>)
 80046ce:	4293      	cmp	r3, r2
 80046d0:	d019      	beq.n	8004706 <HAL_DMA_IRQHandler+0x392>
 80046d2:	687b      	ldr	r3, [r7, #4]
 80046d4:	681b      	ldr	r3, [r3, #0]
 80046d6:	4a40      	ldr	r2, [pc, #256]	@ (80047d8 <HAL_DMA_IRQHandler+0x464>)
 80046d8:	4293      	cmp	r3, r2
 80046da:	d012      	beq.n	8004702 <HAL_DMA_IRQHandler+0x38e>
 80046dc:	687b      	ldr	r3, [r7, #4]
 80046de:	681b      	ldr	r3, [r3, #0]
 80046e0:	4a3e      	ldr	r2, [pc, #248]	@ (80047dc <HAL_DMA_IRQHandler+0x468>)
 80046e2:	4293      	cmp	r3, r2
 80046e4:	d00a      	beq.n	80046fc <HAL_DMA_IRQHandler+0x388>
 80046e6:	687b      	ldr	r3, [r7, #4]
 80046e8:	681b      	ldr	r3, [r3, #0]
 80046ea:	4a3d      	ldr	r2, [pc, #244]	@ (80047e0 <HAL_DMA_IRQHandler+0x46c>)
 80046ec:	4293      	cmp	r3, r2
 80046ee:	d102      	bne.n	80046f6 <HAL_DMA_IRQHandler+0x382>
 80046f0:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80046f4:	e01b      	b.n	800472e <HAL_DMA_IRQHandler+0x3ba>
 80046f6:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80046fa:	e018      	b.n	800472e <HAL_DMA_IRQHandler+0x3ba>
 80046fc:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8004700:	e015      	b.n	800472e <HAL_DMA_IRQHandler+0x3ba>
 8004702:	2320      	movs	r3, #32
 8004704:	e013      	b.n	800472e <HAL_DMA_IRQHandler+0x3ba>
 8004706:	2302      	movs	r3, #2
 8004708:	e011      	b.n	800472e <HAL_DMA_IRQHandler+0x3ba>
 800470a:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800470e:	e00e      	b.n	800472e <HAL_DMA_IRQHandler+0x3ba>
 8004710:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8004714:	e00b      	b.n	800472e <HAL_DMA_IRQHandler+0x3ba>
 8004716:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 800471a:	e008      	b.n	800472e <HAL_DMA_IRQHandler+0x3ba>
 800471c:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8004720:	e005      	b.n	800472e <HAL_DMA_IRQHandler+0x3ba>
 8004722:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8004726:	e002      	b.n	800472e <HAL_DMA_IRQHandler+0x3ba>
 8004728:	2320      	movs	r3, #32
 800472a:	e000      	b.n	800472e <HAL_DMA_IRQHandler+0x3ba>
 800472c:	2302      	movs	r3, #2
 800472e:	4a2e      	ldr	r2, [pc, #184]	@ (80047e8 <HAL_DMA_IRQHandler+0x474>)
 8004730:	6053      	str	r3, [r2, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004732:	687b      	ldr	r3, [r7, #4]
 8004734:	2200      	movs	r2, #0
 8004736:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 800473a:	687b      	ldr	r3, [r7, #4]
 800473c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800473e:	2b00      	cmp	r3, #0
 8004740:	d034      	beq.n	80047ac <HAL_DMA_IRQHandler+0x438>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8004742:	687b      	ldr	r3, [r7, #4]
 8004744:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004746:	6878      	ldr	r0, [r7, #4]
 8004748:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 800474a:	e02f      	b.n	80047ac <HAL_DMA_IRQHandler+0x438>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 800474c:	687b      	ldr	r3, [r7, #4]
 800474e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004750:	2208      	movs	r2, #8
 8004752:	409a      	lsls	r2, r3
 8004754:	68fb      	ldr	r3, [r7, #12]
 8004756:	4013      	ands	r3, r2
 8004758:	2b00      	cmp	r3, #0
 800475a:	d028      	beq.n	80047ae <HAL_DMA_IRQHandler+0x43a>
 800475c:	68bb      	ldr	r3, [r7, #8]
 800475e:	f003 0308 	and.w	r3, r3, #8
 8004762:	2b00      	cmp	r3, #0
 8004764:	d023      	beq.n	80047ae <HAL_DMA_IRQHandler+0x43a>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004766:	687b      	ldr	r3, [r7, #4]
 8004768:	681b      	ldr	r3, [r3, #0]
 800476a:	681a      	ldr	r2, [r3, #0]
 800476c:	687b      	ldr	r3, [r7, #4]
 800476e:	681b      	ldr	r3, [r3, #0]
 8004770:	f022 020e 	bic.w	r2, r2, #14
 8004774:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8004776:	687b      	ldr	r3, [r7, #4]
 8004778:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800477a:	687b      	ldr	r3, [r7, #4]
 800477c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800477e:	2101      	movs	r1, #1
 8004780:	fa01 f202 	lsl.w	r2, r1, r2
 8004784:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8004786:	687b      	ldr	r3, [r7, #4]
 8004788:	2201      	movs	r2, #1
 800478a:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800478c:	687b      	ldr	r3, [r7, #4]
 800478e:	2201      	movs	r2, #1
 8004790:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004794:	687b      	ldr	r3, [r7, #4]
 8004796:	2200      	movs	r2, #0
 8004798:	f883 2020 	strb.w	r2, [r3, #32]

    if (hdma->XferErrorCallback != NULL)
 800479c:	687b      	ldr	r3, [r7, #4]
 800479e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80047a0:	2b00      	cmp	r3, #0
 80047a2:	d004      	beq.n	80047ae <HAL_DMA_IRQHandler+0x43a>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80047a4:	687b      	ldr	r3, [r7, #4]
 80047a6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80047a8:	6878      	ldr	r0, [r7, #4]
 80047aa:	4798      	blx	r3
    }
  }
  return;
 80047ac:	bf00      	nop
 80047ae:	bf00      	nop
}
 80047b0:	3710      	adds	r7, #16
 80047b2:	46bd      	mov	sp, r7
 80047b4:	bd80      	pop	{r7, pc}
 80047b6:	bf00      	nop
 80047b8:	40020080 	.word	0x40020080
 80047bc:	40020008 	.word	0x40020008
 80047c0:	4002001c 	.word	0x4002001c
 80047c4:	40020030 	.word	0x40020030
 80047c8:	40020044 	.word	0x40020044
 80047cc:	40020058 	.word	0x40020058
 80047d0:	4002006c 	.word	0x4002006c
 80047d4:	40020408 	.word	0x40020408
 80047d8:	4002041c 	.word	0x4002041c
 80047dc:	40020430 	.word	0x40020430
 80047e0:	40020444 	.word	0x40020444
 80047e4:	40020400 	.word	0x40020400
 80047e8:	40020000 	.word	0x40020000

080047ec <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80047ec:	b480      	push	{r7}
 80047ee:	b085      	sub	sp, #20
 80047f0:	af00      	add	r7, sp, #0
 80047f2:	60f8      	str	r0, [r7, #12]
 80047f4:	60b9      	str	r1, [r7, #8]
 80047f6:	607a      	str	r2, [r7, #4]
 80047f8:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 80047fa:	68fb      	ldr	r3, [r7, #12]
 80047fc:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80047fe:	68fb      	ldr	r3, [r7, #12]
 8004800:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004802:	2101      	movs	r1, #1
 8004804:	fa01 f202 	lsl.w	r2, r1, r2
 8004808:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 800480a:	68fb      	ldr	r3, [r7, #12]
 800480c:	681b      	ldr	r3, [r3, #0]
 800480e:	683a      	ldr	r2, [r7, #0]
 8004810:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8004812:	68fb      	ldr	r3, [r7, #12]
 8004814:	685b      	ldr	r3, [r3, #4]
 8004816:	2b10      	cmp	r3, #16
 8004818:	d108      	bne.n	800482c <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 800481a:	68fb      	ldr	r3, [r7, #12]
 800481c:	681b      	ldr	r3, [r3, #0]
 800481e:	687a      	ldr	r2, [r7, #4]
 8004820:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8004822:	68fb      	ldr	r3, [r7, #12]
 8004824:	681b      	ldr	r3, [r3, #0]
 8004826:	68ba      	ldr	r2, [r7, #8]
 8004828:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 800482a:	e007      	b.n	800483c <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 800482c:	68fb      	ldr	r3, [r7, #12]
 800482e:	681b      	ldr	r3, [r3, #0]
 8004830:	68ba      	ldr	r2, [r7, #8]
 8004832:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8004834:	68fb      	ldr	r3, [r7, #12]
 8004836:	681b      	ldr	r3, [r3, #0]
 8004838:	687a      	ldr	r2, [r7, #4]
 800483a:	60da      	str	r2, [r3, #12]
}
 800483c:	bf00      	nop
 800483e:	3714      	adds	r7, #20
 8004840:	46bd      	mov	sp, r7
 8004842:	bc80      	pop	{r7}
 8004844:	4770      	bx	lr
	...

08004848 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004848:	b480      	push	{r7}
 800484a:	b08b      	sub	sp, #44	@ 0x2c
 800484c:	af00      	add	r7, sp, #0
 800484e:	6078      	str	r0, [r7, #4]
 8004850:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8004852:	2300      	movs	r3, #0
 8004854:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8004856:	2300      	movs	r3, #0
 8004858:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800485a:	e179      	b.n	8004b50 <HAL_GPIO_Init+0x308>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 800485c:	2201      	movs	r2, #1
 800485e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004860:	fa02 f303 	lsl.w	r3, r2, r3
 8004864:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8004866:	683b      	ldr	r3, [r7, #0]
 8004868:	681b      	ldr	r3, [r3, #0]
 800486a:	69fa      	ldr	r2, [r7, #28]
 800486c:	4013      	ands	r3, r2
 800486e:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8004870:	69ba      	ldr	r2, [r7, #24]
 8004872:	69fb      	ldr	r3, [r7, #28]
 8004874:	429a      	cmp	r2, r3
 8004876:	f040 8168 	bne.w	8004b4a <HAL_GPIO_Init+0x302>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 800487a:	683b      	ldr	r3, [r7, #0]
 800487c:	685b      	ldr	r3, [r3, #4]
 800487e:	4a96      	ldr	r2, [pc, #600]	@ (8004ad8 <HAL_GPIO_Init+0x290>)
 8004880:	4293      	cmp	r3, r2
 8004882:	d05e      	beq.n	8004942 <HAL_GPIO_Init+0xfa>
 8004884:	4a94      	ldr	r2, [pc, #592]	@ (8004ad8 <HAL_GPIO_Init+0x290>)
 8004886:	4293      	cmp	r3, r2
 8004888:	d875      	bhi.n	8004976 <HAL_GPIO_Init+0x12e>
 800488a:	4a94      	ldr	r2, [pc, #592]	@ (8004adc <HAL_GPIO_Init+0x294>)
 800488c:	4293      	cmp	r3, r2
 800488e:	d058      	beq.n	8004942 <HAL_GPIO_Init+0xfa>
 8004890:	4a92      	ldr	r2, [pc, #584]	@ (8004adc <HAL_GPIO_Init+0x294>)
 8004892:	4293      	cmp	r3, r2
 8004894:	d86f      	bhi.n	8004976 <HAL_GPIO_Init+0x12e>
 8004896:	4a92      	ldr	r2, [pc, #584]	@ (8004ae0 <HAL_GPIO_Init+0x298>)
 8004898:	4293      	cmp	r3, r2
 800489a:	d052      	beq.n	8004942 <HAL_GPIO_Init+0xfa>
 800489c:	4a90      	ldr	r2, [pc, #576]	@ (8004ae0 <HAL_GPIO_Init+0x298>)
 800489e:	4293      	cmp	r3, r2
 80048a0:	d869      	bhi.n	8004976 <HAL_GPIO_Init+0x12e>
 80048a2:	4a90      	ldr	r2, [pc, #576]	@ (8004ae4 <HAL_GPIO_Init+0x29c>)
 80048a4:	4293      	cmp	r3, r2
 80048a6:	d04c      	beq.n	8004942 <HAL_GPIO_Init+0xfa>
 80048a8:	4a8e      	ldr	r2, [pc, #568]	@ (8004ae4 <HAL_GPIO_Init+0x29c>)
 80048aa:	4293      	cmp	r3, r2
 80048ac:	d863      	bhi.n	8004976 <HAL_GPIO_Init+0x12e>
 80048ae:	4a8e      	ldr	r2, [pc, #568]	@ (8004ae8 <HAL_GPIO_Init+0x2a0>)
 80048b0:	4293      	cmp	r3, r2
 80048b2:	d046      	beq.n	8004942 <HAL_GPIO_Init+0xfa>
 80048b4:	4a8c      	ldr	r2, [pc, #560]	@ (8004ae8 <HAL_GPIO_Init+0x2a0>)
 80048b6:	4293      	cmp	r3, r2
 80048b8:	d85d      	bhi.n	8004976 <HAL_GPIO_Init+0x12e>
 80048ba:	2b12      	cmp	r3, #18
 80048bc:	d82a      	bhi.n	8004914 <HAL_GPIO_Init+0xcc>
 80048be:	2b12      	cmp	r3, #18
 80048c0:	d859      	bhi.n	8004976 <HAL_GPIO_Init+0x12e>
 80048c2:	a201      	add	r2, pc, #4	@ (adr r2, 80048c8 <HAL_GPIO_Init+0x80>)
 80048c4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80048c8:	08004943 	.word	0x08004943
 80048cc:	0800491d 	.word	0x0800491d
 80048d0:	0800492f 	.word	0x0800492f
 80048d4:	08004971 	.word	0x08004971
 80048d8:	08004977 	.word	0x08004977
 80048dc:	08004977 	.word	0x08004977
 80048e0:	08004977 	.word	0x08004977
 80048e4:	08004977 	.word	0x08004977
 80048e8:	08004977 	.word	0x08004977
 80048ec:	08004977 	.word	0x08004977
 80048f0:	08004977 	.word	0x08004977
 80048f4:	08004977 	.word	0x08004977
 80048f8:	08004977 	.word	0x08004977
 80048fc:	08004977 	.word	0x08004977
 8004900:	08004977 	.word	0x08004977
 8004904:	08004977 	.word	0x08004977
 8004908:	08004977 	.word	0x08004977
 800490c:	08004925 	.word	0x08004925
 8004910:	08004939 	.word	0x08004939
 8004914:	4a75      	ldr	r2, [pc, #468]	@ (8004aec <HAL_GPIO_Init+0x2a4>)
 8004916:	4293      	cmp	r3, r2
 8004918:	d013      	beq.n	8004942 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 800491a:	e02c      	b.n	8004976 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 800491c:	683b      	ldr	r3, [r7, #0]
 800491e:	68db      	ldr	r3, [r3, #12]
 8004920:	623b      	str	r3, [r7, #32]
          break;
 8004922:	e029      	b.n	8004978 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8004924:	683b      	ldr	r3, [r7, #0]
 8004926:	68db      	ldr	r3, [r3, #12]
 8004928:	3304      	adds	r3, #4
 800492a:	623b      	str	r3, [r7, #32]
          break;
 800492c:	e024      	b.n	8004978 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 800492e:	683b      	ldr	r3, [r7, #0]
 8004930:	68db      	ldr	r3, [r3, #12]
 8004932:	3308      	adds	r3, #8
 8004934:	623b      	str	r3, [r7, #32]
          break;
 8004936:	e01f      	b.n	8004978 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8004938:	683b      	ldr	r3, [r7, #0]
 800493a:	68db      	ldr	r3, [r3, #12]
 800493c:	330c      	adds	r3, #12
 800493e:	623b      	str	r3, [r7, #32]
          break;
 8004940:	e01a      	b.n	8004978 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8004942:	683b      	ldr	r3, [r7, #0]
 8004944:	689b      	ldr	r3, [r3, #8]
 8004946:	2b00      	cmp	r3, #0
 8004948:	d102      	bne.n	8004950 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 800494a:	2304      	movs	r3, #4
 800494c:	623b      	str	r3, [r7, #32]
          break;
 800494e:	e013      	b.n	8004978 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8004950:	683b      	ldr	r3, [r7, #0]
 8004952:	689b      	ldr	r3, [r3, #8]
 8004954:	2b01      	cmp	r3, #1
 8004956:	d105      	bne.n	8004964 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8004958:	2308      	movs	r3, #8
 800495a:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 800495c:	687b      	ldr	r3, [r7, #4]
 800495e:	69fa      	ldr	r2, [r7, #28]
 8004960:	611a      	str	r2, [r3, #16]
          break;
 8004962:	e009      	b.n	8004978 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8004964:	2308      	movs	r3, #8
 8004966:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8004968:	687b      	ldr	r3, [r7, #4]
 800496a:	69fa      	ldr	r2, [r7, #28]
 800496c:	615a      	str	r2, [r3, #20]
          break;
 800496e:	e003      	b.n	8004978 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8004970:	2300      	movs	r3, #0
 8004972:	623b      	str	r3, [r7, #32]
          break;
 8004974:	e000      	b.n	8004978 <HAL_GPIO_Init+0x130>
          break;
 8004976:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8004978:	69bb      	ldr	r3, [r7, #24]
 800497a:	2bff      	cmp	r3, #255	@ 0xff
 800497c:	d801      	bhi.n	8004982 <HAL_GPIO_Init+0x13a>
 800497e:	687b      	ldr	r3, [r7, #4]
 8004980:	e001      	b.n	8004986 <HAL_GPIO_Init+0x13e>
 8004982:	687b      	ldr	r3, [r7, #4]
 8004984:	3304      	adds	r3, #4
 8004986:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8004988:	69bb      	ldr	r3, [r7, #24]
 800498a:	2bff      	cmp	r3, #255	@ 0xff
 800498c:	d802      	bhi.n	8004994 <HAL_GPIO_Init+0x14c>
 800498e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004990:	009b      	lsls	r3, r3, #2
 8004992:	e002      	b.n	800499a <HAL_GPIO_Init+0x152>
 8004994:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004996:	3b08      	subs	r3, #8
 8004998:	009b      	lsls	r3, r3, #2
 800499a:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 800499c:	697b      	ldr	r3, [r7, #20]
 800499e:	681a      	ldr	r2, [r3, #0]
 80049a0:	210f      	movs	r1, #15
 80049a2:	693b      	ldr	r3, [r7, #16]
 80049a4:	fa01 f303 	lsl.w	r3, r1, r3
 80049a8:	43db      	mvns	r3, r3
 80049aa:	401a      	ands	r2, r3
 80049ac:	6a39      	ldr	r1, [r7, #32]
 80049ae:	693b      	ldr	r3, [r7, #16]
 80049b0:	fa01 f303 	lsl.w	r3, r1, r3
 80049b4:	431a      	orrs	r2, r3
 80049b6:	697b      	ldr	r3, [r7, #20]
 80049b8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80049ba:	683b      	ldr	r3, [r7, #0]
 80049bc:	685b      	ldr	r3, [r3, #4]
 80049be:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80049c2:	2b00      	cmp	r3, #0
 80049c4:	f000 80c1 	beq.w	8004b4a <HAL_GPIO_Init+0x302>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 80049c8:	4b49      	ldr	r3, [pc, #292]	@ (8004af0 <HAL_GPIO_Init+0x2a8>)
 80049ca:	699b      	ldr	r3, [r3, #24]
 80049cc:	4a48      	ldr	r2, [pc, #288]	@ (8004af0 <HAL_GPIO_Init+0x2a8>)
 80049ce:	f043 0301 	orr.w	r3, r3, #1
 80049d2:	6193      	str	r3, [r2, #24]
 80049d4:	4b46      	ldr	r3, [pc, #280]	@ (8004af0 <HAL_GPIO_Init+0x2a8>)
 80049d6:	699b      	ldr	r3, [r3, #24]
 80049d8:	f003 0301 	and.w	r3, r3, #1
 80049dc:	60bb      	str	r3, [r7, #8]
 80049de:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 80049e0:	4a44      	ldr	r2, [pc, #272]	@ (8004af4 <HAL_GPIO_Init+0x2ac>)
 80049e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80049e4:	089b      	lsrs	r3, r3, #2
 80049e6:	3302      	adds	r3, #2
 80049e8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80049ec:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 80049ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80049f0:	f003 0303 	and.w	r3, r3, #3
 80049f4:	009b      	lsls	r3, r3, #2
 80049f6:	220f      	movs	r2, #15
 80049f8:	fa02 f303 	lsl.w	r3, r2, r3
 80049fc:	43db      	mvns	r3, r3
 80049fe:	68fa      	ldr	r2, [r7, #12]
 8004a00:	4013      	ands	r3, r2
 8004a02:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8004a04:	687b      	ldr	r3, [r7, #4]
 8004a06:	4a3c      	ldr	r2, [pc, #240]	@ (8004af8 <HAL_GPIO_Init+0x2b0>)
 8004a08:	4293      	cmp	r3, r2
 8004a0a:	d01f      	beq.n	8004a4c <HAL_GPIO_Init+0x204>
 8004a0c:	687b      	ldr	r3, [r7, #4]
 8004a0e:	4a3b      	ldr	r2, [pc, #236]	@ (8004afc <HAL_GPIO_Init+0x2b4>)
 8004a10:	4293      	cmp	r3, r2
 8004a12:	d019      	beq.n	8004a48 <HAL_GPIO_Init+0x200>
 8004a14:	687b      	ldr	r3, [r7, #4]
 8004a16:	4a3a      	ldr	r2, [pc, #232]	@ (8004b00 <HAL_GPIO_Init+0x2b8>)
 8004a18:	4293      	cmp	r3, r2
 8004a1a:	d013      	beq.n	8004a44 <HAL_GPIO_Init+0x1fc>
 8004a1c:	687b      	ldr	r3, [r7, #4]
 8004a1e:	4a39      	ldr	r2, [pc, #228]	@ (8004b04 <HAL_GPIO_Init+0x2bc>)
 8004a20:	4293      	cmp	r3, r2
 8004a22:	d00d      	beq.n	8004a40 <HAL_GPIO_Init+0x1f8>
 8004a24:	687b      	ldr	r3, [r7, #4]
 8004a26:	4a38      	ldr	r2, [pc, #224]	@ (8004b08 <HAL_GPIO_Init+0x2c0>)
 8004a28:	4293      	cmp	r3, r2
 8004a2a:	d007      	beq.n	8004a3c <HAL_GPIO_Init+0x1f4>
 8004a2c:	687b      	ldr	r3, [r7, #4]
 8004a2e:	4a37      	ldr	r2, [pc, #220]	@ (8004b0c <HAL_GPIO_Init+0x2c4>)
 8004a30:	4293      	cmp	r3, r2
 8004a32:	d101      	bne.n	8004a38 <HAL_GPIO_Init+0x1f0>
 8004a34:	2305      	movs	r3, #5
 8004a36:	e00a      	b.n	8004a4e <HAL_GPIO_Init+0x206>
 8004a38:	2306      	movs	r3, #6
 8004a3a:	e008      	b.n	8004a4e <HAL_GPIO_Init+0x206>
 8004a3c:	2304      	movs	r3, #4
 8004a3e:	e006      	b.n	8004a4e <HAL_GPIO_Init+0x206>
 8004a40:	2303      	movs	r3, #3
 8004a42:	e004      	b.n	8004a4e <HAL_GPIO_Init+0x206>
 8004a44:	2302      	movs	r3, #2
 8004a46:	e002      	b.n	8004a4e <HAL_GPIO_Init+0x206>
 8004a48:	2301      	movs	r3, #1
 8004a4a:	e000      	b.n	8004a4e <HAL_GPIO_Init+0x206>
 8004a4c:	2300      	movs	r3, #0
 8004a4e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004a50:	f002 0203 	and.w	r2, r2, #3
 8004a54:	0092      	lsls	r2, r2, #2
 8004a56:	4093      	lsls	r3, r2
 8004a58:	68fa      	ldr	r2, [r7, #12]
 8004a5a:	4313      	orrs	r3, r2
 8004a5c:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8004a5e:	4925      	ldr	r1, [pc, #148]	@ (8004af4 <HAL_GPIO_Init+0x2ac>)
 8004a60:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004a62:	089b      	lsrs	r3, r3, #2
 8004a64:	3302      	adds	r3, #2
 8004a66:	68fa      	ldr	r2, [r7, #12]
 8004a68:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8004a6c:	683b      	ldr	r3, [r7, #0]
 8004a6e:	685b      	ldr	r3, [r3, #4]
 8004a70:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004a74:	2b00      	cmp	r3, #0
 8004a76:	d006      	beq.n	8004a86 <HAL_GPIO_Init+0x23e>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8004a78:	4b25      	ldr	r3, [pc, #148]	@ (8004b10 <HAL_GPIO_Init+0x2c8>)
 8004a7a:	689a      	ldr	r2, [r3, #8]
 8004a7c:	4924      	ldr	r1, [pc, #144]	@ (8004b10 <HAL_GPIO_Init+0x2c8>)
 8004a7e:	69bb      	ldr	r3, [r7, #24]
 8004a80:	4313      	orrs	r3, r2
 8004a82:	608b      	str	r3, [r1, #8]
 8004a84:	e006      	b.n	8004a94 <HAL_GPIO_Init+0x24c>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8004a86:	4b22      	ldr	r3, [pc, #136]	@ (8004b10 <HAL_GPIO_Init+0x2c8>)
 8004a88:	689a      	ldr	r2, [r3, #8]
 8004a8a:	69bb      	ldr	r3, [r7, #24]
 8004a8c:	43db      	mvns	r3, r3
 8004a8e:	4920      	ldr	r1, [pc, #128]	@ (8004b10 <HAL_GPIO_Init+0x2c8>)
 8004a90:	4013      	ands	r3, r2
 8004a92:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8004a94:	683b      	ldr	r3, [r7, #0]
 8004a96:	685b      	ldr	r3, [r3, #4]
 8004a98:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004a9c:	2b00      	cmp	r3, #0
 8004a9e:	d006      	beq.n	8004aae <HAL_GPIO_Init+0x266>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8004aa0:	4b1b      	ldr	r3, [pc, #108]	@ (8004b10 <HAL_GPIO_Init+0x2c8>)
 8004aa2:	68da      	ldr	r2, [r3, #12]
 8004aa4:	491a      	ldr	r1, [pc, #104]	@ (8004b10 <HAL_GPIO_Init+0x2c8>)
 8004aa6:	69bb      	ldr	r3, [r7, #24]
 8004aa8:	4313      	orrs	r3, r2
 8004aaa:	60cb      	str	r3, [r1, #12]
 8004aac:	e006      	b.n	8004abc <HAL_GPIO_Init+0x274>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8004aae:	4b18      	ldr	r3, [pc, #96]	@ (8004b10 <HAL_GPIO_Init+0x2c8>)
 8004ab0:	68da      	ldr	r2, [r3, #12]
 8004ab2:	69bb      	ldr	r3, [r7, #24]
 8004ab4:	43db      	mvns	r3, r3
 8004ab6:	4916      	ldr	r1, [pc, #88]	@ (8004b10 <HAL_GPIO_Init+0x2c8>)
 8004ab8:	4013      	ands	r3, r2
 8004aba:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8004abc:	683b      	ldr	r3, [r7, #0]
 8004abe:	685b      	ldr	r3, [r3, #4]
 8004ac0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004ac4:	2b00      	cmp	r3, #0
 8004ac6:	d025      	beq.n	8004b14 <HAL_GPIO_Init+0x2cc>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8004ac8:	4b11      	ldr	r3, [pc, #68]	@ (8004b10 <HAL_GPIO_Init+0x2c8>)
 8004aca:	685a      	ldr	r2, [r3, #4]
 8004acc:	4910      	ldr	r1, [pc, #64]	@ (8004b10 <HAL_GPIO_Init+0x2c8>)
 8004ace:	69bb      	ldr	r3, [r7, #24]
 8004ad0:	4313      	orrs	r3, r2
 8004ad2:	604b      	str	r3, [r1, #4]
 8004ad4:	e025      	b.n	8004b22 <HAL_GPIO_Init+0x2da>
 8004ad6:	bf00      	nop
 8004ad8:	10320000 	.word	0x10320000
 8004adc:	10310000 	.word	0x10310000
 8004ae0:	10220000 	.word	0x10220000
 8004ae4:	10210000 	.word	0x10210000
 8004ae8:	10120000 	.word	0x10120000
 8004aec:	10110000 	.word	0x10110000
 8004af0:	40021000 	.word	0x40021000
 8004af4:	40010000 	.word	0x40010000
 8004af8:	40010800 	.word	0x40010800
 8004afc:	40010c00 	.word	0x40010c00
 8004b00:	40011000 	.word	0x40011000
 8004b04:	40011400 	.word	0x40011400
 8004b08:	40011800 	.word	0x40011800
 8004b0c:	40011c00 	.word	0x40011c00
 8004b10:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8004b14:	4b15      	ldr	r3, [pc, #84]	@ (8004b6c <HAL_GPIO_Init+0x324>)
 8004b16:	685a      	ldr	r2, [r3, #4]
 8004b18:	69bb      	ldr	r3, [r7, #24]
 8004b1a:	43db      	mvns	r3, r3
 8004b1c:	4913      	ldr	r1, [pc, #76]	@ (8004b6c <HAL_GPIO_Init+0x324>)
 8004b1e:	4013      	ands	r3, r2
 8004b20:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8004b22:	683b      	ldr	r3, [r7, #0]
 8004b24:	685b      	ldr	r3, [r3, #4]
 8004b26:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004b2a:	2b00      	cmp	r3, #0
 8004b2c:	d006      	beq.n	8004b3c <HAL_GPIO_Init+0x2f4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8004b2e:	4b0f      	ldr	r3, [pc, #60]	@ (8004b6c <HAL_GPIO_Init+0x324>)
 8004b30:	681a      	ldr	r2, [r3, #0]
 8004b32:	490e      	ldr	r1, [pc, #56]	@ (8004b6c <HAL_GPIO_Init+0x324>)
 8004b34:	69bb      	ldr	r3, [r7, #24]
 8004b36:	4313      	orrs	r3, r2
 8004b38:	600b      	str	r3, [r1, #0]
 8004b3a:	e006      	b.n	8004b4a <HAL_GPIO_Init+0x302>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8004b3c:	4b0b      	ldr	r3, [pc, #44]	@ (8004b6c <HAL_GPIO_Init+0x324>)
 8004b3e:	681a      	ldr	r2, [r3, #0]
 8004b40:	69bb      	ldr	r3, [r7, #24]
 8004b42:	43db      	mvns	r3, r3
 8004b44:	4909      	ldr	r1, [pc, #36]	@ (8004b6c <HAL_GPIO_Init+0x324>)
 8004b46:	4013      	ands	r3, r2
 8004b48:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8004b4a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004b4c:	3301      	adds	r3, #1
 8004b4e:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8004b50:	683b      	ldr	r3, [r7, #0]
 8004b52:	681a      	ldr	r2, [r3, #0]
 8004b54:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004b56:	fa22 f303 	lsr.w	r3, r2, r3
 8004b5a:	2b00      	cmp	r3, #0
 8004b5c:	f47f ae7e 	bne.w	800485c <HAL_GPIO_Init+0x14>
  }
}
 8004b60:	bf00      	nop
 8004b62:	bf00      	nop
 8004b64:	372c      	adds	r7, #44	@ 0x2c
 8004b66:	46bd      	mov	sp, r7
 8004b68:	bc80      	pop	{r7}
 8004b6a:	4770      	bx	lr
 8004b6c:	40010400 	.word	0x40010400

08004b70 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8004b70:	b480      	push	{r7}
 8004b72:	b085      	sub	sp, #20
 8004b74:	af00      	add	r7, sp, #0
 8004b76:	6078      	str	r0, [r7, #4]
 8004b78:	460b      	mov	r3, r1
 8004b7a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8004b7c:	687b      	ldr	r3, [r7, #4]
 8004b7e:	689a      	ldr	r2, [r3, #8]
 8004b80:	887b      	ldrh	r3, [r7, #2]
 8004b82:	4013      	ands	r3, r2
 8004b84:	2b00      	cmp	r3, #0
 8004b86:	d002      	beq.n	8004b8e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8004b88:	2301      	movs	r3, #1
 8004b8a:	73fb      	strb	r3, [r7, #15]
 8004b8c:	e001      	b.n	8004b92 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8004b8e:	2300      	movs	r3, #0
 8004b90:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8004b92:	7bfb      	ldrb	r3, [r7, #15]
}
 8004b94:	4618      	mov	r0, r3
 8004b96:	3714      	adds	r7, #20
 8004b98:	46bd      	mov	sp, r7
 8004b9a:	bc80      	pop	{r7}
 8004b9c:	4770      	bx	lr

08004b9e <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004b9e:	b480      	push	{r7}
 8004ba0:	b083      	sub	sp, #12
 8004ba2:	af00      	add	r7, sp, #0
 8004ba4:	6078      	str	r0, [r7, #4]
 8004ba6:	460b      	mov	r3, r1
 8004ba8:	807b      	strh	r3, [r7, #2]
 8004baa:	4613      	mov	r3, r2
 8004bac:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8004bae:	787b      	ldrb	r3, [r7, #1]
 8004bb0:	2b00      	cmp	r3, #0
 8004bb2:	d003      	beq.n	8004bbc <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8004bb4:	887a      	ldrh	r2, [r7, #2]
 8004bb6:	687b      	ldr	r3, [r7, #4]
 8004bb8:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8004bba:	e003      	b.n	8004bc4 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8004bbc:	887b      	ldrh	r3, [r7, #2]
 8004bbe:	041a      	lsls	r2, r3, #16
 8004bc0:	687b      	ldr	r3, [r7, #4]
 8004bc2:	611a      	str	r2, [r3, #16]
}
 8004bc4:	bf00      	nop
 8004bc6:	370c      	adds	r7, #12
 8004bc8:	46bd      	mov	sp, r7
 8004bca:	bc80      	pop	{r7}
 8004bcc:	4770      	bx	lr
	...

08004bd0 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004bd0:	b580      	push	{r7, lr}
 8004bd2:	b086      	sub	sp, #24
 8004bd4:	af00      	add	r7, sp, #0
 8004bd6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004bd8:	687b      	ldr	r3, [r7, #4]
 8004bda:	2b00      	cmp	r3, #0
 8004bdc:	d101      	bne.n	8004be2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004bde:	2301      	movs	r3, #1
 8004be0:	e272      	b.n	80050c8 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004be2:	687b      	ldr	r3, [r7, #4]
 8004be4:	681b      	ldr	r3, [r3, #0]
 8004be6:	f003 0301 	and.w	r3, r3, #1
 8004bea:	2b00      	cmp	r3, #0
 8004bec:	f000 8087 	beq.w	8004cfe <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8004bf0:	4b92      	ldr	r3, [pc, #584]	@ (8004e3c <HAL_RCC_OscConfig+0x26c>)
 8004bf2:	685b      	ldr	r3, [r3, #4]
 8004bf4:	f003 030c 	and.w	r3, r3, #12
 8004bf8:	2b04      	cmp	r3, #4
 8004bfa:	d00c      	beq.n	8004c16 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8004bfc:	4b8f      	ldr	r3, [pc, #572]	@ (8004e3c <HAL_RCC_OscConfig+0x26c>)
 8004bfe:	685b      	ldr	r3, [r3, #4]
 8004c00:	f003 030c 	and.w	r3, r3, #12
 8004c04:	2b08      	cmp	r3, #8
 8004c06:	d112      	bne.n	8004c2e <HAL_RCC_OscConfig+0x5e>
 8004c08:	4b8c      	ldr	r3, [pc, #560]	@ (8004e3c <HAL_RCC_OscConfig+0x26c>)
 8004c0a:	685b      	ldr	r3, [r3, #4]
 8004c0c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004c10:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004c14:	d10b      	bne.n	8004c2e <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004c16:	4b89      	ldr	r3, [pc, #548]	@ (8004e3c <HAL_RCC_OscConfig+0x26c>)
 8004c18:	681b      	ldr	r3, [r3, #0]
 8004c1a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004c1e:	2b00      	cmp	r3, #0
 8004c20:	d06c      	beq.n	8004cfc <HAL_RCC_OscConfig+0x12c>
 8004c22:	687b      	ldr	r3, [r7, #4]
 8004c24:	685b      	ldr	r3, [r3, #4]
 8004c26:	2b00      	cmp	r3, #0
 8004c28:	d168      	bne.n	8004cfc <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8004c2a:	2301      	movs	r3, #1
 8004c2c:	e24c      	b.n	80050c8 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004c2e:	687b      	ldr	r3, [r7, #4]
 8004c30:	685b      	ldr	r3, [r3, #4]
 8004c32:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004c36:	d106      	bne.n	8004c46 <HAL_RCC_OscConfig+0x76>
 8004c38:	4b80      	ldr	r3, [pc, #512]	@ (8004e3c <HAL_RCC_OscConfig+0x26c>)
 8004c3a:	681b      	ldr	r3, [r3, #0]
 8004c3c:	4a7f      	ldr	r2, [pc, #508]	@ (8004e3c <HAL_RCC_OscConfig+0x26c>)
 8004c3e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004c42:	6013      	str	r3, [r2, #0]
 8004c44:	e02e      	b.n	8004ca4 <HAL_RCC_OscConfig+0xd4>
 8004c46:	687b      	ldr	r3, [r7, #4]
 8004c48:	685b      	ldr	r3, [r3, #4]
 8004c4a:	2b00      	cmp	r3, #0
 8004c4c:	d10c      	bne.n	8004c68 <HAL_RCC_OscConfig+0x98>
 8004c4e:	4b7b      	ldr	r3, [pc, #492]	@ (8004e3c <HAL_RCC_OscConfig+0x26c>)
 8004c50:	681b      	ldr	r3, [r3, #0]
 8004c52:	4a7a      	ldr	r2, [pc, #488]	@ (8004e3c <HAL_RCC_OscConfig+0x26c>)
 8004c54:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004c58:	6013      	str	r3, [r2, #0]
 8004c5a:	4b78      	ldr	r3, [pc, #480]	@ (8004e3c <HAL_RCC_OscConfig+0x26c>)
 8004c5c:	681b      	ldr	r3, [r3, #0]
 8004c5e:	4a77      	ldr	r2, [pc, #476]	@ (8004e3c <HAL_RCC_OscConfig+0x26c>)
 8004c60:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004c64:	6013      	str	r3, [r2, #0]
 8004c66:	e01d      	b.n	8004ca4 <HAL_RCC_OscConfig+0xd4>
 8004c68:	687b      	ldr	r3, [r7, #4]
 8004c6a:	685b      	ldr	r3, [r3, #4]
 8004c6c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004c70:	d10c      	bne.n	8004c8c <HAL_RCC_OscConfig+0xbc>
 8004c72:	4b72      	ldr	r3, [pc, #456]	@ (8004e3c <HAL_RCC_OscConfig+0x26c>)
 8004c74:	681b      	ldr	r3, [r3, #0]
 8004c76:	4a71      	ldr	r2, [pc, #452]	@ (8004e3c <HAL_RCC_OscConfig+0x26c>)
 8004c78:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004c7c:	6013      	str	r3, [r2, #0]
 8004c7e:	4b6f      	ldr	r3, [pc, #444]	@ (8004e3c <HAL_RCC_OscConfig+0x26c>)
 8004c80:	681b      	ldr	r3, [r3, #0]
 8004c82:	4a6e      	ldr	r2, [pc, #440]	@ (8004e3c <HAL_RCC_OscConfig+0x26c>)
 8004c84:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004c88:	6013      	str	r3, [r2, #0]
 8004c8a:	e00b      	b.n	8004ca4 <HAL_RCC_OscConfig+0xd4>
 8004c8c:	4b6b      	ldr	r3, [pc, #428]	@ (8004e3c <HAL_RCC_OscConfig+0x26c>)
 8004c8e:	681b      	ldr	r3, [r3, #0]
 8004c90:	4a6a      	ldr	r2, [pc, #424]	@ (8004e3c <HAL_RCC_OscConfig+0x26c>)
 8004c92:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004c96:	6013      	str	r3, [r2, #0]
 8004c98:	4b68      	ldr	r3, [pc, #416]	@ (8004e3c <HAL_RCC_OscConfig+0x26c>)
 8004c9a:	681b      	ldr	r3, [r3, #0]
 8004c9c:	4a67      	ldr	r2, [pc, #412]	@ (8004e3c <HAL_RCC_OscConfig+0x26c>)
 8004c9e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004ca2:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004ca4:	687b      	ldr	r3, [r7, #4]
 8004ca6:	685b      	ldr	r3, [r3, #4]
 8004ca8:	2b00      	cmp	r3, #0
 8004caa:	d013      	beq.n	8004cd4 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004cac:	f7fd fd88 	bl	80027c0 <HAL_GetTick>
 8004cb0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004cb2:	e008      	b.n	8004cc6 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004cb4:	f7fd fd84 	bl	80027c0 <HAL_GetTick>
 8004cb8:	4602      	mov	r2, r0
 8004cba:	693b      	ldr	r3, [r7, #16]
 8004cbc:	1ad3      	subs	r3, r2, r3
 8004cbe:	2b64      	cmp	r3, #100	@ 0x64
 8004cc0:	d901      	bls.n	8004cc6 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8004cc2:	2303      	movs	r3, #3
 8004cc4:	e200      	b.n	80050c8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004cc6:	4b5d      	ldr	r3, [pc, #372]	@ (8004e3c <HAL_RCC_OscConfig+0x26c>)
 8004cc8:	681b      	ldr	r3, [r3, #0]
 8004cca:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004cce:	2b00      	cmp	r3, #0
 8004cd0:	d0f0      	beq.n	8004cb4 <HAL_RCC_OscConfig+0xe4>
 8004cd2:	e014      	b.n	8004cfe <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004cd4:	f7fd fd74 	bl	80027c0 <HAL_GetTick>
 8004cd8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004cda:	e008      	b.n	8004cee <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004cdc:	f7fd fd70 	bl	80027c0 <HAL_GetTick>
 8004ce0:	4602      	mov	r2, r0
 8004ce2:	693b      	ldr	r3, [r7, #16]
 8004ce4:	1ad3      	subs	r3, r2, r3
 8004ce6:	2b64      	cmp	r3, #100	@ 0x64
 8004ce8:	d901      	bls.n	8004cee <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8004cea:	2303      	movs	r3, #3
 8004cec:	e1ec      	b.n	80050c8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004cee:	4b53      	ldr	r3, [pc, #332]	@ (8004e3c <HAL_RCC_OscConfig+0x26c>)
 8004cf0:	681b      	ldr	r3, [r3, #0]
 8004cf2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004cf6:	2b00      	cmp	r3, #0
 8004cf8:	d1f0      	bne.n	8004cdc <HAL_RCC_OscConfig+0x10c>
 8004cfa:	e000      	b.n	8004cfe <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004cfc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004cfe:	687b      	ldr	r3, [r7, #4]
 8004d00:	681b      	ldr	r3, [r3, #0]
 8004d02:	f003 0302 	and.w	r3, r3, #2
 8004d06:	2b00      	cmp	r3, #0
 8004d08:	d063      	beq.n	8004dd2 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8004d0a:	4b4c      	ldr	r3, [pc, #304]	@ (8004e3c <HAL_RCC_OscConfig+0x26c>)
 8004d0c:	685b      	ldr	r3, [r3, #4]
 8004d0e:	f003 030c 	and.w	r3, r3, #12
 8004d12:	2b00      	cmp	r3, #0
 8004d14:	d00b      	beq.n	8004d2e <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8004d16:	4b49      	ldr	r3, [pc, #292]	@ (8004e3c <HAL_RCC_OscConfig+0x26c>)
 8004d18:	685b      	ldr	r3, [r3, #4]
 8004d1a:	f003 030c 	and.w	r3, r3, #12
 8004d1e:	2b08      	cmp	r3, #8
 8004d20:	d11c      	bne.n	8004d5c <HAL_RCC_OscConfig+0x18c>
 8004d22:	4b46      	ldr	r3, [pc, #280]	@ (8004e3c <HAL_RCC_OscConfig+0x26c>)
 8004d24:	685b      	ldr	r3, [r3, #4]
 8004d26:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004d2a:	2b00      	cmp	r3, #0
 8004d2c:	d116      	bne.n	8004d5c <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004d2e:	4b43      	ldr	r3, [pc, #268]	@ (8004e3c <HAL_RCC_OscConfig+0x26c>)
 8004d30:	681b      	ldr	r3, [r3, #0]
 8004d32:	f003 0302 	and.w	r3, r3, #2
 8004d36:	2b00      	cmp	r3, #0
 8004d38:	d005      	beq.n	8004d46 <HAL_RCC_OscConfig+0x176>
 8004d3a:	687b      	ldr	r3, [r7, #4]
 8004d3c:	691b      	ldr	r3, [r3, #16]
 8004d3e:	2b01      	cmp	r3, #1
 8004d40:	d001      	beq.n	8004d46 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8004d42:	2301      	movs	r3, #1
 8004d44:	e1c0      	b.n	80050c8 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004d46:	4b3d      	ldr	r3, [pc, #244]	@ (8004e3c <HAL_RCC_OscConfig+0x26c>)
 8004d48:	681b      	ldr	r3, [r3, #0]
 8004d4a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004d4e:	687b      	ldr	r3, [r7, #4]
 8004d50:	695b      	ldr	r3, [r3, #20]
 8004d52:	00db      	lsls	r3, r3, #3
 8004d54:	4939      	ldr	r1, [pc, #228]	@ (8004e3c <HAL_RCC_OscConfig+0x26c>)
 8004d56:	4313      	orrs	r3, r2
 8004d58:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004d5a:	e03a      	b.n	8004dd2 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8004d5c:	687b      	ldr	r3, [r7, #4]
 8004d5e:	691b      	ldr	r3, [r3, #16]
 8004d60:	2b00      	cmp	r3, #0
 8004d62:	d020      	beq.n	8004da6 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004d64:	4b36      	ldr	r3, [pc, #216]	@ (8004e40 <HAL_RCC_OscConfig+0x270>)
 8004d66:	2201      	movs	r2, #1
 8004d68:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004d6a:	f7fd fd29 	bl	80027c0 <HAL_GetTick>
 8004d6e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004d70:	e008      	b.n	8004d84 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004d72:	f7fd fd25 	bl	80027c0 <HAL_GetTick>
 8004d76:	4602      	mov	r2, r0
 8004d78:	693b      	ldr	r3, [r7, #16]
 8004d7a:	1ad3      	subs	r3, r2, r3
 8004d7c:	2b02      	cmp	r3, #2
 8004d7e:	d901      	bls.n	8004d84 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8004d80:	2303      	movs	r3, #3
 8004d82:	e1a1      	b.n	80050c8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004d84:	4b2d      	ldr	r3, [pc, #180]	@ (8004e3c <HAL_RCC_OscConfig+0x26c>)
 8004d86:	681b      	ldr	r3, [r3, #0]
 8004d88:	f003 0302 	and.w	r3, r3, #2
 8004d8c:	2b00      	cmp	r3, #0
 8004d8e:	d0f0      	beq.n	8004d72 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004d90:	4b2a      	ldr	r3, [pc, #168]	@ (8004e3c <HAL_RCC_OscConfig+0x26c>)
 8004d92:	681b      	ldr	r3, [r3, #0]
 8004d94:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004d98:	687b      	ldr	r3, [r7, #4]
 8004d9a:	695b      	ldr	r3, [r3, #20]
 8004d9c:	00db      	lsls	r3, r3, #3
 8004d9e:	4927      	ldr	r1, [pc, #156]	@ (8004e3c <HAL_RCC_OscConfig+0x26c>)
 8004da0:	4313      	orrs	r3, r2
 8004da2:	600b      	str	r3, [r1, #0]
 8004da4:	e015      	b.n	8004dd2 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004da6:	4b26      	ldr	r3, [pc, #152]	@ (8004e40 <HAL_RCC_OscConfig+0x270>)
 8004da8:	2200      	movs	r2, #0
 8004daa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004dac:	f7fd fd08 	bl	80027c0 <HAL_GetTick>
 8004db0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004db2:	e008      	b.n	8004dc6 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004db4:	f7fd fd04 	bl	80027c0 <HAL_GetTick>
 8004db8:	4602      	mov	r2, r0
 8004dba:	693b      	ldr	r3, [r7, #16]
 8004dbc:	1ad3      	subs	r3, r2, r3
 8004dbe:	2b02      	cmp	r3, #2
 8004dc0:	d901      	bls.n	8004dc6 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8004dc2:	2303      	movs	r3, #3
 8004dc4:	e180      	b.n	80050c8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004dc6:	4b1d      	ldr	r3, [pc, #116]	@ (8004e3c <HAL_RCC_OscConfig+0x26c>)
 8004dc8:	681b      	ldr	r3, [r3, #0]
 8004dca:	f003 0302 	and.w	r3, r3, #2
 8004dce:	2b00      	cmp	r3, #0
 8004dd0:	d1f0      	bne.n	8004db4 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004dd2:	687b      	ldr	r3, [r7, #4]
 8004dd4:	681b      	ldr	r3, [r3, #0]
 8004dd6:	f003 0308 	and.w	r3, r3, #8
 8004dda:	2b00      	cmp	r3, #0
 8004ddc:	d03a      	beq.n	8004e54 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8004dde:	687b      	ldr	r3, [r7, #4]
 8004de0:	699b      	ldr	r3, [r3, #24]
 8004de2:	2b00      	cmp	r3, #0
 8004de4:	d019      	beq.n	8004e1a <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004de6:	4b17      	ldr	r3, [pc, #92]	@ (8004e44 <HAL_RCC_OscConfig+0x274>)
 8004de8:	2201      	movs	r2, #1
 8004dea:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004dec:	f7fd fce8 	bl	80027c0 <HAL_GetTick>
 8004df0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004df2:	e008      	b.n	8004e06 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004df4:	f7fd fce4 	bl	80027c0 <HAL_GetTick>
 8004df8:	4602      	mov	r2, r0
 8004dfa:	693b      	ldr	r3, [r7, #16]
 8004dfc:	1ad3      	subs	r3, r2, r3
 8004dfe:	2b02      	cmp	r3, #2
 8004e00:	d901      	bls.n	8004e06 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8004e02:	2303      	movs	r3, #3
 8004e04:	e160      	b.n	80050c8 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004e06:	4b0d      	ldr	r3, [pc, #52]	@ (8004e3c <HAL_RCC_OscConfig+0x26c>)
 8004e08:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004e0a:	f003 0302 	and.w	r3, r3, #2
 8004e0e:	2b00      	cmp	r3, #0
 8004e10:	d0f0      	beq.n	8004df4 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8004e12:	2001      	movs	r0, #1
 8004e14:	f000 face 	bl	80053b4 <RCC_Delay>
 8004e18:	e01c      	b.n	8004e54 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004e1a:	4b0a      	ldr	r3, [pc, #40]	@ (8004e44 <HAL_RCC_OscConfig+0x274>)
 8004e1c:	2200      	movs	r2, #0
 8004e1e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004e20:	f7fd fcce 	bl	80027c0 <HAL_GetTick>
 8004e24:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004e26:	e00f      	b.n	8004e48 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004e28:	f7fd fcca 	bl	80027c0 <HAL_GetTick>
 8004e2c:	4602      	mov	r2, r0
 8004e2e:	693b      	ldr	r3, [r7, #16]
 8004e30:	1ad3      	subs	r3, r2, r3
 8004e32:	2b02      	cmp	r3, #2
 8004e34:	d908      	bls.n	8004e48 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8004e36:	2303      	movs	r3, #3
 8004e38:	e146      	b.n	80050c8 <HAL_RCC_OscConfig+0x4f8>
 8004e3a:	bf00      	nop
 8004e3c:	40021000 	.word	0x40021000
 8004e40:	42420000 	.word	0x42420000
 8004e44:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004e48:	4b92      	ldr	r3, [pc, #584]	@ (8005094 <HAL_RCC_OscConfig+0x4c4>)
 8004e4a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004e4c:	f003 0302 	and.w	r3, r3, #2
 8004e50:	2b00      	cmp	r3, #0
 8004e52:	d1e9      	bne.n	8004e28 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004e54:	687b      	ldr	r3, [r7, #4]
 8004e56:	681b      	ldr	r3, [r3, #0]
 8004e58:	f003 0304 	and.w	r3, r3, #4
 8004e5c:	2b00      	cmp	r3, #0
 8004e5e:	f000 80a6 	beq.w	8004fae <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004e62:	2300      	movs	r3, #0
 8004e64:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004e66:	4b8b      	ldr	r3, [pc, #556]	@ (8005094 <HAL_RCC_OscConfig+0x4c4>)
 8004e68:	69db      	ldr	r3, [r3, #28]
 8004e6a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004e6e:	2b00      	cmp	r3, #0
 8004e70:	d10d      	bne.n	8004e8e <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004e72:	4b88      	ldr	r3, [pc, #544]	@ (8005094 <HAL_RCC_OscConfig+0x4c4>)
 8004e74:	69db      	ldr	r3, [r3, #28]
 8004e76:	4a87      	ldr	r2, [pc, #540]	@ (8005094 <HAL_RCC_OscConfig+0x4c4>)
 8004e78:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004e7c:	61d3      	str	r3, [r2, #28]
 8004e7e:	4b85      	ldr	r3, [pc, #532]	@ (8005094 <HAL_RCC_OscConfig+0x4c4>)
 8004e80:	69db      	ldr	r3, [r3, #28]
 8004e82:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004e86:	60bb      	str	r3, [r7, #8]
 8004e88:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004e8a:	2301      	movs	r3, #1
 8004e8c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004e8e:	4b82      	ldr	r3, [pc, #520]	@ (8005098 <HAL_RCC_OscConfig+0x4c8>)
 8004e90:	681b      	ldr	r3, [r3, #0]
 8004e92:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004e96:	2b00      	cmp	r3, #0
 8004e98:	d118      	bne.n	8004ecc <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004e9a:	4b7f      	ldr	r3, [pc, #508]	@ (8005098 <HAL_RCC_OscConfig+0x4c8>)
 8004e9c:	681b      	ldr	r3, [r3, #0]
 8004e9e:	4a7e      	ldr	r2, [pc, #504]	@ (8005098 <HAL_RCC_OscConfig+0x4c8>)
 8004ea0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004ea4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004ea6:	f7fd fc8b 	bl	80027c0 <HAL_GetTick>
 8004eaa:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004eac:	e008      	b.n	8004ec0 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004eae:	f7fd fc87 	bl	80027c0 <HAL_GetTick>
 8004eb2:	4602      	mov	r2, r0
 8004eb4:	693b      	ldr	r3, [r7, #16]
 8004eb6:	1ad3      	subs	r3, r2, r3
 8004eb8:	2b64      	cmp	r3, #100	@ 0x64
 8004eba:	d901      	bls.n	8004ec0 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8004ebc:	2303      	movs	r3, #3
 8004ebe:	e103      	b.n	80050c8 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004ec0:	4b75      	ldr	r3, [pc, #468]	@ (8005098 <HAL_RCC_OscConfig+0x4c8>)
 8004ec2:	681b      	ldr	r3, [r3, #0]
 8004ec4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004ec8:	2b00      	cmp	r3, #0
 8004eca:	d0f0      	beq.n	8004eae <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004ecc:	687b      	ldr	r3, [r7, #4]
 8004ece:	68db      	ldr	r3, [r3, #12]
 8004ed0:	2b01      	cmp	r3, #1
 8004ed2:	d106      	bne.n	8004ee2 <HAL_RCC_OscConfig+0x312>
 8004ed4:	4b6f      	ldr	r3, [pc, #444]	@ (8005094 <HAL_RCC_OscConfig+0x4c4>)
 8004ed6:	6a1b      	ldr	r3, [r3, #32]
 8004ed8:	4a6e      	ldr	r2, [pc, #440]	@ (8005094 <HAL_RCC_OscConfig+0x4c4>)
 8004eda:	f043 0301 	orr.w	r3, r3, #1
 8004ede:	6213      	str	r3, [r2, #32]
 8004ee0:	e02d      	b.n	8004f3e <HAL_RCC_OscConfig+0x36e>
 8004ee2:	687b      	ldr	r3, [r7, #4]
 8004ee4:	68db      	ldr	r3, [r3, #12]
 8004ee6:	2b00      	cmp	r3, #0
 8004ee8:	d10c      	bne.n	8004f04 <HAL_RCC_OscConfig+0x334>
 8004eea:	4b6a      	ldr	r3, [pc, #424]	@ (8005094 <HAL_RCC_OscConfig+0x4c4>)
 8004eec:	6a1b      	ldr	r3, [r3, #32]
 8004eee:	4a69      	ldr	r2, [pc, #420]	@ (8005094 <HAL_RCC_OscConfig+0x4c4>)
 8004ef0:	f023 0301 	bic.w	r3, r3, #1
 8004ef4:	6213      	str	r3, [r2, #32]
 8004ef6:	4b67      	ldr	r3, [pc, #412]	@ (8005094 <HAL_RCC_OscConfig+0x4c4>)
 8004ef8:	6a1b      	ldr	r3, [r3, #32]
 8004efa:	4a66      	ldr	r2, [pc, #408]	@ (8005094 <HAL_RCC_OscConfig+0x4c4>)
 8004efc:	f023 0304 	bic.w	r3, r3, #4
 8004f00:	6213      	str	r3, [r2, #32]
 8004f02:	e01c      	b.n	8004f3e <HAL_RCC_OscConfig+0x36e>
 8004f04:	687b      	ldr	r3, [r7, #4]
 8004f06:	68db      	ldr	r3, [r3, #12]
 8004f08:	2b05      	cmp	r3, #5
 8004f0a:	d10c      	bne.n	8004f26 <HAL_RCC_OscConfig+0x356>
 8004f0c:	4b61      	ldr	r3, [pc, #388]	@ (8005094 <HAL_RCC_OscConfig+0x4c4>)
 8004f0e:	6a1b      	ldr	r3, [r3, #32]
 8004f10:	4a60      	ldr	r2, [pc, #384]	@ (8005094 <HAL_RCC_OscConfig+0x4c4>)
 8004f12:	f043 0304 	orr.w	r3, r3, #4
 8004f16:	6213      	str	r3, [r2, #32]
 8004f18:	4b5e      	ldr	r3, [pc, #376]	@ (8005094 <HAL_RCC_OscConfig+0x4c4>)
 8004f1a:	6a1b      	ldr	r3, [r3, #32]
 8004f1c:	4a5d      	ldr	r2, [pc, #372]	@ (8005094 <HAL_RCC_OscConfig+0x4c4>)
 8004f1e:	f043 0301 	orr.w	r3, r3, #1
 8004f22:	6213      	str	r3, [r2, #32]
 8004f24:	e00b      	b.n	8004f3e <HAL_RCC_OscConfig+0x36e>
 8004f26:	4b5b      	ldr	r3, [pc, #364]	@ (8005094 <HAL_RCC_OscConfig+0x4c4>)
 8004f28:	6a1b      	ldr	r3, [r3, #32]
 8004f2a:	4a5a      	ldr	r2, [pc, #360]	@ (8005094 <HAL_RCC_OscConfig+0x4c4>)
 8004f2c:	f023 0301 	bic.w	r3, r3, #1
 8004f30:	6213      	str	r3, [r2, #32]
 8004f32:	4b58      	ldr	r3, [pc, #352]	@ (8005094 <HAL_RCC_OscConfig+0x4c4>)
 8004f34:	6a1b      	ldr	r3, [r3, #32]
 8004f36:	4a57      	ldr	r2, [pc, #348]	@ (8005094 <HAL_RCC_OscConfig+0x4c4>)
 8004f38:	f023 0304 	bic.w	r3, r3, #4
 8004f3c:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8004f3e:	687b      	ldr	r3, [r7, #4]
 8004f40:	68db      	ldr	r3, [r3, #12]
 8004f42:	2b00      	cmp	r3, #0
 8004f44:	d015      	beq.n	8004f72 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004f46:	f7fd fc3b 	bl	80027c0 <HAL_GetTick>
 8004f4a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004f4c:	e00a      	b.n	8004f64 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004f4e:	f7fd fc37 	bl	80027c0 <HAL_GetTick>
 8004f52:	4602      	mov	r2, r0
 8004f54:	693b      	ldr	r3, [r7, #16]
 8004f56:	1ad3      	subs	r3, r2, r3
 8004f58:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004f5c:	4293      	cmp	r3, r2
 8004f5e:	d901      	bls.n	8004f64 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8004f60:	2303      	movs	r3, #3
 8004f62:	e0b1      	b.n	80050c8 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004f64:	4b4b      	ldr	r3, [pc, #300]	@ (8005094 <HAL_RCC_OscConfig+0x4c4>)
 8004f66:	6a1b      	ldr	r3, [r3, #32]
 8004f68:	f003 0302 	and.w	r3, r3, #2
 8004f6c:	2b00      	cmp	r3, #0
 8004f6e:	d0ee      	beq.n	8004f4e <HAL_RCC_OscConfig+0x37e>
 8004f70:	e014      	b.n	8004f9c <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004f72:	f7fd fc25 	bl	80027c0 <HAL_GetTick>
 8004f76:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004f78:	e00a      	b.n	8004f90 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004f7a:	f7fd fc21 	bl	80027c0 <HAL_GetTick>
 8004f7e:	4602      	mov	r2, r0
 8004f80:	693b      	ldr	r3, [r7, #16]
 8004f82:	1ad3      	subs	r3, r2, r3
 8004f84:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004f88:	4293      	cmp	r3, r2
 8004f8a:	d901      	bls.n	8004f90 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8004f8c:	2303      	movs	r3, #3
 8004f8e:	e09b      	b.n	80050c8 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004f90:	4b40      	ldr	r3, [pc, #256]	@ (8005094 <HAL_RCC_OscConfig+0x4c4>)
 8004f92:	6a1b      	ldr	r3, [r3, #32]
 8004f94:	f003 0302 	and.w	r3, r3, #2
 8004f98:	2b00      	cmp	r3, #0
 8004f9a:	d1ee      	bne.n	8004f7a <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8004f9c:	7dfb      	ldrb	r3, [r7, #23]
 8004f9e:	2b01      	cmp	r3, #1
 8004fa0:	d105      	bne.n	8004fae <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004fa2:	4b3c      	ldr	r3, [pc, #240]	@ (8005094 <HAL_RCC_OscConfig+0x4c4>)
 8004fa4:	69db      	ldr	r3, [r3, #28]
 8004fa6:	4a3b      	ldr	r2, [pc, #236]	@ (8005094 <HAL_RCC_OscConfig+0x4c4>)
 8004fa8:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004fac:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004fae:	687b      	ldr	r3, [r7, #4]
 8004fb0:	69db      	ldr	r3, [r3, #28]
 8004fb2:	2b00      	cmp	r3, #0
 8004fb4:	f000 8087 	beq.w	80050c6 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004fb8:	4b36      	ldr	r3, [pc, #216]	@ (8005094 <HAL_RCC_OscConfig+0x4c4>)
 8004fba:	685b      	ldr	r3, [r3, #4]
 8004fbc:	f003 030c 	and.w	r3, r3, #12
 8004fc0:	2b08      	cmp	r3, #8
 8004fc2:	d061      	beq.n	8005088 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004fc4:	687b      	ldr	r3, [r7, #4]
 8004fc6:	69db      	ldr	r3, [r3, #28]
 8004fc8:	2b02      	cmp	r3, #2
 8004fca:	d146      	bne.n	800505a <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004fcc:	4b33      	ldr	r3, [pc, #204]	@ (800509c <HAL_RCC_OscConfig+0x4cc>)
 8004fce:	2200      	movs	r2, #0
 8004fd0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004fd2:	f7fd fbf5 	bl	80027c0 <HAL_GetTick>
 8004fd6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004fd8:	e008      	b.n	8004fec <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004fda:	f7fd fbf1 	bl	80027c0 <HAL_GetTick>
 8004fde:	4602      	mov	r2, r0
 8004fe0:	693b      	ldr	r3, [r7, #16]
 8004fe2:	1ad3      	subs	r3, r2, r3
 8004fe4:	2b02      	cmp	r3, #2
 8004fe6:	d901      	bls.n	8004fec <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8004fe8:	2303      	movs	r3, #3
 8004fea:	e06d      	b.n	80050c8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004fec:	4b29      	ldr	r3, [pc, #164]	@ (8005094 <HAL_RCC_OscConfig+0x4c4>)
 8004fee:	681b      	ldr	r3, [r3, #0]
 8004ff0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004ff4:	2b00      	cmp	r3, #0
 8004ff6:	d1f0      	bne.n	8004fda <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8004ff8:	687b      	ldr	r3, [r7, #4]
 8004ffa:	6a1b      	ldr	r3, [r3, #32]
 8004ffc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005000:	d108      	bne.n	8005014 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8005002:	4b24      	ldr	r3, [pc, #144]	@ (8005094 <HAL_RCC_OscConfig+0x4c4>)
 8005004:	685b      	ldr	r3, [r3, #4]
 8005006:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 800500a:	687b      	ldr	r3, [r7, #4]
 800500c:	689b      	ldr	r3, [r3, #8]
 800500e:	4921      	ldr	r1, [pc, #132]	@ (8005094 <HAL_RCC_OscConfig+0x4c4>)
 8005010:	4313      	orrs	r3, r2
 8005012:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8005014:	4b1f      	ldr	r3, [pc, #124]	@ (8005094 <HAL_RCC_OscConfig+0x4c4>)
 8005016:	685b      	ldr	r3, [r3, #4]
 8005018:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 800501c:	687b      	ldr	r3, [r7, #4]
 800501e:	6a19      	ldr	r1, [r3, #32]
 8005020:	687b      	ldr	r3, [r7, #4]
 8005022:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005024:	430b      	orrs	r3, r1
 8005026:	491b      	ldr	r1, [pc, #108]	@ (8005094 <HAL_RCC_OscConfig+0x4c4>)
 8005028:	4313      	orrs	r3, r2
 800502a:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800502c:	4b1b      	ldr	r3, [pc, #108]	@ (800509c <HAL_RCC_OscConfig+0x4cc>)
 800502e:	2201      	movs	r2, #1
 8005030:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005032:	f7fd fbc5 	bl	80027c0 <HAL_GetTick>
 8005036:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8005038:	e008      	b.n	800504c <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800503a:	f7fd fbc1 	bl	80027c0 <HAL_GetTick>
 800503e:	4602      	mov	r2, r0
 8005040:	693b      	ldr	r3, [r7, #16]
 8005042:	1ad3      	subs	r3, r2, r3
 8005044:	2b02      	cmp	r3, #2
 8005046:	d901      	bls.n	800504c <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8005048:	2303      	movs	r3, #3
 800504a:	e03d      	b.n	80050c8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800504c:	4b11      	ldr	r3, [pc, #68]	@ (8005094 <HAL_RCC_OscConfig+0x4c4>)
 800504e:	681b      	ldr	r3, [r3, #0]
 8005050:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005054:	2b00      	cmp	r3, #0
 8005056:	d0f0      	beq.n	800503a <HAL_RCC_OscConfig+0x46a>
 8005058:	e035      	b.n	80050c6 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800505a:	4b10      	ldr	r3, [pc, #64]	@ (800509c <HAL_RCC_OscConfig+0x4cc>)
 800505c:	2200      	movs	r2, #0
 800505e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005060:	f7fd fbae 	bl	80027c0 <HAL_GetTick>
 8005064:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005066:	e008      	b.n	800507a <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005068:	f7fd fbaa 	bl	80027c0 <HAL_GetTick>
 800506c:	4602      	mov	r2, r0
 800506e:	693b      	ldr	r3, [r7, #16]
 8005070:	1ad3      	subs	r3, r2, r3
 8005072:	2b02      	cmp	r3, #2
 8005074:	d901      	bls.n	800507a <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8005076:	2303      	movs	r3, #3
 8005078:	e026      	b.n	80050c8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800507a:	4b06      	ldr	r3, [pc, #24]	@ (8005094 <HAL_RCC_OscConfig+0x4c4>)
 800507c:	681b      	ldr	r3, [r3, #0]
 800507e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005082:	2b00      	cmp	r3, #0
 8005084:	d1f0      	bne.n	8005068 <HAL_RCC_OscConfig+0x498>
 8005086:	e01e      	b.n	80050c6 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005088:	687b      	ldr	r3, [r7, #4]
 800508a:	69db      	ldr	r3, [r3, #28]
 800508c:	2b01      	cmp	r3, #1
 800508e:	d107      	bne.n	80050a0 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8005090:	2301      	movs	r3, #1
 8005092:	e019      	b.n	80050c8 <HAL_RCC_OscConfig+0x4f8>
 8005094:	40021000 	.word	0x40021000
 8005098:	40007000 	.word	0x40007000
 800509c:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80050a0:	4b0b      	ldr	r3, [pc, #44]	@ (80050d0 <HAL_RCC_OscConfig+0x500>)
 80050a2:	685b      	ldr	r3, [r3, #4]
 80050a4:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80050a6:	68fb      	ldr	r3, [r7, #12]
 80050a8:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 80050ac:	687b      	ldr	r3, [r7, #4]
 80050ae:	6a1b      	ldr	r3, [r3, #32]
 80050b0:	429a      	cmp	r2, r3
 80050b2:	d106      	bne.n	80050c2 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 80050b4:	68fb      	ldr	r3, [r7, #12]
 80050b6:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 80050ba:	687b      	ldr	r3, [r7, #4]
 80050bc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80050be:	429a      	cmp	r2, r3
 80050c0:	d001      	beq.n	80050c6 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 80050c2:	2301      	movs	r3, #1
 80050c4:	e000      	b.n	80050c8 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 80050c6:	2300      	movs	r3, #0
}
 80050c8:	4618      	mov	r0, r3
 80050ca:	3718      	adds	r7, #24
 80050cc:	46bd      	mov	sp, r7
 80050ce:	bd80      	pop	{r7, pc}
 80050d0:	40021000 	.word	0x40021000

080050d4 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80050d4:	b580      	push	{r7, lr}
 80050d6:	b084      	sub	sp, #16
 80050d8:	af00      	add	r7, sp, #0
 80050da:	6078      	str	r0, [r7, #4]
 80050dc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80050de:	687b      	ldr	r3, [r7, #4]
 80050e0:	2b00      	cmp	r3, #0
 80050e2:	d101      	bne.n	80050e8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80050e4:	2301      	movs	r3, #1
 80050e6:	e0d0      	b.n	800528a <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80050e8:	4b6a      	ldr	r3, [pc, #424]	@ (8005294 <HAL_RCC_ClockConfig+0x1c0>)
 80050ea:	681b      	ldr	r3, [r3, #0]
 80050ec:	f003 0307 	and.w	r3, r3, #7
 80050f0:	683a      	ldr	r2, [r7, #0]
 80050f2:	429a      	cmp	r2, r3
 80050f4:	d910      	bls.n	8005118 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80050f6:	4b67      	ldr	r3, [pc, #412]	@ (8005294 <HAL_RCC_ClockConfig+0x1c0>)
 80050f8:	681b      	ldr	r3, [r3, #0]
 80050fa:	f023 0207 	bic.w	r2, r3, #7
 80050fe:	4965      	ldr	r1, [pc, #404]	@ (8005294 <HAL_RCC_ClockConfig+0x1c0>)
 8005100:	683b      	ldr	r3, [r7, #0]
 8005102:	4313      	orrs	r3, r2
 8005104:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005106:	4b63      	ldr	r3, [pc, #396]	@ (8005294 <HAL_RCC_ClockConfig+0x1c0>)
 8005108:	681b      	ldr	r3, [r3, #0]
 800510a:	f003 0307 	and.w	r3, r3, #7
 800510e:	683a      	ldr	r2, [r7, #0]
 8005110:	429a      	cmp	r2, r3
 8005112:	d001      	beq.n	8005118 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8005114:	2301      	movs	r3, #1
 8005116:	e0b8      	b.n	800528a <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005118:	687b      	ldr	r3, [r7, #4]
 800511a:	681b      	ldr	r3, [r3, #0]
 800511c:	f003 0302 	and.w	r3, r3, #2
 8005120:	2b00      	cmp	r3, #0
 8005122:	d020      	beq.n	8005166 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005124:	687b      	ldr	r3, [r7, #4]
 8005126:	681b      	ldr	r3, [r3, #0]
 8005128:	f003 0304 	and.w	r3, r3, #4
 800512c:	2b00      	cmp	r3, #0
 800512e:	d005      	beq.n	800513c <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8005130:	4b59      	ldr	r3, [pc, #356]	@ (8005298 <HAL_RCC_ClockConfig+0x1c4>)
 8005132:	685b      	ldr	r3, [r3, #4]
 8005134:	4a58      	ldr	r2, [pc, #352]	@ (8005298 <HAL_RCC_ClockConfig+0x1c4>)
 8005136:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 800513a:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800513c:	687b      	ldr	r3, [r7, #4]
 800513e:	681b      	ldr	r3, [r3, #0]
 8005140:	f003 0308 	and.w	r3, r3, #8
 8005144:	2b00      	cmp	r3, #0
 8005146:	d005      	beq.n	8005154 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8005148:	4b53      	ldr	r3, [pc, #332]	@ (8005298 <HAL_RCC_ClockConfig+0x1c4>)
 800514a:	685b      	ldr	r3, [r3, #4]
 800514c:	4a52      	ldr	r2, [pc, #328]	@ (8005298 <HAL_RCC_ClockConfig+0x1c4>)
 800514e:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 8005152:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005154:	4b50      	ldr	r3, [pc, #320]	@ (8005298 <HAL_RCC_ClockConfig+0x1c4>)
 8005156:	685b      	ldr	r3, [r3, #4]
 8005158:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800515c:	687b      	ldr	r3, [r7, #4]
 800515e:	689b      	ldr	r3, [r3, #8]
 8005160:	494d      	ldr	r1, [pc, #308]	@ (8005298 <HAL_RCC_ClockConfig+0x1c4>)
 8005162:	4313      	orrs	r3, r2
 8005164:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005166:	687b      	ldr	r3, [r7, #4]
 8005168:	681b      	ldr	r3, [r3, #0]
 800516a:	f003 0301 	and.w	r3, r3, #1
 800516e:	2b00      	cmp	r3, #0
 8005170:	d040      	beq.n	80051f4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005172:	687b      	ldr	r3, [r7, #4]
 8005174:	685b      	ldr	r3, [r3, #4]
 8005176:	2b01      	cmp	r3, #1
 8005178:	d107      	bne.n	800518a <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800517a:	4b47      	ldr	r3, [pc, #284]	@ (8005298 <HAL_RCC_ClockConfig+0x1c4>)
 800517c:	681b      	ldr	r3, [r3, #0]
 800517e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005182:	2b00      	cmp	r3, #0
 8005184:	d115      	bne.n	80051b2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005186:	2301      	movs	r3, #1
 8005188:	e07f      	b.n	800528a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800518a:	687b      	ldr	r3, [r7, #4]
 800518c:	685b      	ldr	r3, [r3, #4]
 800518e:	2b02      	cmp	r3, #2
 8005190:	d107      	bne.n	80051a2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005192:	4b41      	ldr	r3, [pc, #260]	@ (8005298 <HAL_RCC_ClockConfig+0x1c4>)
 8005194:	681b      	ldr	r3, [r3, #0]
 8005196:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800519a:	2b00      	cmp	r3, #0
 800519c:	d109      	bne.n	80051b2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800519e:	2301      	movs	r3, #1
 80051a0:	e073      	b.n	800528a <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80051a2:	4b3d      	ldr	r3, [pc, #244]	@ (8005298 <HAL_RCC_ClockConfig+0x1c4>)
 80051a4:	681b      	ldr	r3, [r3, #0]
 80051a6:	f003 0302 	and.w	r3, r3, #2
 80051aa:	2b00      	cmp	r3, #0
 80051ac:	d101      	bne.n	80051b2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80051ae:	2301      	movs	r3, #1
 80051b0:	e06b      	b.n	800528a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80051b2:	4b39      	ldr	r3, [pc, #228]	@ (8005298 <HAL_RCC_ClockConfig+0x1c4>)
 80051b4:	685b      	ldr	r3, [r3, #4]
 80051b6:	f023 0203 	bic.w	r2, r3, #3
 80051ba:	687b      	ldr	r3, [r7, #4]
 80051bc:	685b      	ldr	r3, [r3, #4]
 80051be:	4936      	ldr	r1, [pc, #216]	@ (8005298 <HAL_RCC_ClockConfig+0x1c4>)
 80051c0:	4313      	orrs	r3, r2
 80051c2:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80051c4:	f7fd fafc 	bl	80027c0 <HAL_GetTick>
 80051c8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80051ca:	e00a      	b.n	80051e2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80051cc:	f7fd faf8 	bl	80027c0 <HAL_GetTick>
 80051d0:	4602      	mov	r2, r0
 80051d2:	68fb      	ldr	r3, [r7, #12]
 80051d4:	1ad3      	subs	r3, r2, r3
 80051d6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80051da:	4293      	cmp	r3, r2
 80051dc:	d901      	bls.n	80051e2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80051de:	2303      	movs	r3, #3
 80051e0:	e053      	b.n	800528a <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80051e2:	4b2d      	ldr	r3, [pc, #180]	@ (8005298 <HAL_RCC_ClockConfig+0x1c4>)
 80051e4:	685b      	ldr	r3, [r3, #4]
 80051e6:	f003 020c 	and.w	r2, r3, #12
 80051ea:	687b      	ldr	r3, [r7, #4]
 80051ec:	685b      	ldr	r3, [r3, #4]
 80051ee:	009b      	lsls	r3, r3, #2
 80051f0:	429a      	cmp	r2, r3
 80051f2:	d1eb      	bne.n	80051cc <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80051f4:	4b27      	ldr	r3, [pc, #156]	@ (8005294 <HAL_RCC_ClockConfig+0x1c0>)
 80051f6:	681b      	ldr	r3, [r3, #0]
 80051f8:	f003 0307 	and.w	r3, r3, #7
 80051fc:	683a      	ldr	r2, [r7, #0]
 80051fe:	429a      	cmp	r2, r3
 8005200:	d210      	bcs.n	8005224 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005202:	4b24      	ldr	r3, [pc, #144]	@ (8005294 <HAL_RCC_ClockConfig+0x1c0>)
 8005204:	681b      	ldr	r3, [r3, #0]
 8005206:	f023 0207 	bic.w	r2, r3, #7
 800520a:	4922      	ldr	r1, [pc, #136]	@ (8005294 <HAL_RCC_ClockConfig+0x1c0>)
 800520c:	683b      	ldr	r3, [r7, #0]
 800520e:	4313      	orrs	r3, r2
 8005210:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005212:	4b20      	ldr	r3, [pc, #128]	@ (8005294 <HAL_RCC_ClockConfig+0x1c0>)
 8005214:	681b      	ldr	r3, [r3, #0]
 8005216:	f003 0307 	and.w	r3, r3, #7
 800521a:	683a      	ldr	r2, [r7, #0]
 800521c:	429a      	cmp	r2, r3
 800521e:	d001      	beq.n	8005224 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8005220:	2301      	movs	r3, #1
 8005222:	e032      	b.n	800528a <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005224:	687b      	ldr	r3, [r7, #4]
 8005226:	681b      	ldr	r3, [r3, #0]
 8005228:	f003 0304 	and.w	r3, r3, #4
 800522c:	2b00      	cmp	r3, #0
 800522e:	d008      	beq.n	8005242 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005230:	4b19      	ldr	r3, [pc, #100]	@ (8005298 <HAL_RCC_ClockConfig+0x1c4>)
 8005232:	685b      	ldr	r3, [r3, #4]
 8005234:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8005238:	687b      	ldr	r3, [r7, #4]
 800523a:	68db      	ldr	r3, [r3, #12]
 800523c:	4916      	ldr	r1, [pc, #88]	@ (8005298 <HAL_RCC_ClockConfig+0x1c4>)
 800523e:	4313      	orrs	r3, r2
 8005240:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005242:	687b      	ldr	r3, [r7, #4]
 8005244:	681b      	ldr	r3, [r3, #0]
 8005246:	f003 0308 	and.w	r3, r3, #8
 800524a:	2b00      	cmp	r3, #0
 800524c:	d009      	beq.n	8005262 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800524e:	4b12      	ldr	r3, [pc, #72]	@ (8005298 <HAL_RCC_ClockConfig+0x1c4>)
 8005250:	685b      	ldr	r3, [r3, #4]
 8005252:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8005256:	687b      	ldr	r3, [r7, #4]
 8005258:	691b      	ldr	r3, [r3, #16]
 800525a:	00db      	lsls	r3, r3, #3
 800525c:	490e      	ldr	r1, [pc, #56]	@ (8005298 <HAL_RCC_ClockConfig+0x1c4>)
 800525e:	4313      	orrs	r3, r2
 8005260:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8005262:	f000 f821 	bl	80052a8 <HAL_RCC_GetSysClockFreq>
 8005266:	4602      	mov	r2, r0
 8005268:	4b0b      	ldr	r3, [pc, #44]	@ (8005298 <HAL_RCC_ClockConfig+0x1c4>)
 800526a:	685b      	ldr	r3, [r3, #4]
 800526c:	091b      	lsrs	r3, r3, #4
 800526e:	f003 030f 	and.w	r3, r3, #15
 8005272:	490a      	ldr	r1, [pc, #40]	@ (800529c <HAL_RCC_ClockConfig+0x1c8>)
 8005274:	5ccb      	ldrb	r3, [r1, r3]
 8005276:	fa22 f303 	lsr.w	r3, r2, r3
 800527a:	4a09      	ldr	r2, [pc, #36]	@ (80052a0 <HAL_RCC_ClockConfig+0x1cc>)
 800527c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800527e:	4b09      	ldr	r3, [pc, #36]	@ (80052a4 <HAL_RCC_ClockConfig+0x1d0>)
 8005280:	681b      	ldr	r3, [r3, #0]
 8005282:	4618      	mov	r0, r3
 8005284:	f7fd fa5a 	bl	800273c <HAL_InitTick>

  return HAL_OK;
 8005288:	2300      	movs	r3, #0
}
 800528a:	4618      	mov	r0, r3
 800528c:	3710      	adds	r7, #16
 800528e:	46bd      	mov	sp, r7
 8005290:	bd80      	pop	{r7, pc}
 8005292:	bf00      	nop
 8005294:	40022000 	.word	0x40022000
 8005298:	40021000 	.word	0x40021000
 800529c:	0800e40c 	.word	0x0800e40c
 80052a0:	20000000 	.word	0x20000000
 80052a4:	20000004 	.word	0x20000004

080052a8 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80052a8:	b480      	push	{r7}
 80052aa:	b087      	sub	sp, #28
 80052ac:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80052ae:	2300      	movs	r3, #0
 80052b0:	60fb      	str	r3, [r7, #12]
 80052b2:	2300      	movs	r3, #0
 80052b4:	60bb      	str	r3, [r7, #8]
 80052b6:	2300      	movs	r3, #0
 80052b8:	617b      	str	r3, [r7, #20]
 80052ba:	2300      	movs	r3, #0
 80052bc:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 80052be:	2300      	movs	r3, #0
 80052c0:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80052c2:	4b1e      	ldr	r3, [pc, #120]	@ (800533c <HAL_RCC_GetSysClockFreq+0x94>)
 80052c4:	685b      	ldr	r3, [r3, #4]
 80052c6:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80052c8:	68fb      	ldr	r3, [r7, #12]
 80052ca:	f003 030c 	and.w	r3, r3, #12
 80052ce:	2b04      	cmp	r3, #4
 80052d0:	d002      	beq.n	80052d8 <HAL_RCC_GetSysClockFreq+0x30>
 80052d2:	2b08      	cmp	r3, #8
 80052d4:	d003      	beq.n	80052de <HAL_RCC_GetSysClockFreq+0x36>
 80052d6:	e027      	b.n	8005328 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80052d8:	4b19      	ldr	r3, [pc, #100]	@ (8005340 <HAL_RCC_GetSysClockFreq+0x98>)
 80052da:	613b      	str	r3, [r7, #16]
      break;
 80052dc:	e027      	b.n	800532e <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80052de:	68fb      	ldr	r3, [r7, #12]
 80052e0:	0c9b      	lsrs	r3, r3, #18
 80052e2:	f003 030f 	and.w	r3, r3, #15
 80052e6:	4a17      	ldr	r2, [pc, #92]	@ (8005344 <HAL_RCC_GetSysClockFreq+0x9c>)
 80052e8:	5cd3      	ldrb	r3, [r2, r3]
 80052ea:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80052ec:	68fb      	ldr	r3, [r7, #12]
 80052ee:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80052f2:	2b00      	cmp	r3, #0
 80052f4:	d010      	beq.n	8005318 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80052f6:	4b11      	ldr	r3, [pc, #68]	@ (800533c <HAL_RCC_GetSysClockFreq+0x94>)
 80052f8:	685b      	ldr	r3, [r3, #4]
 80052fa:	0c5b      	lsrs	r3, r3, #17
 80052fc:	f003 0301 	and.w	r3, r3, #1
 8005300:	4a11      	ldr	r2, [pc, #68]	@ (8005348 <HAL_RCC_GetSysClockFreq+0xa0>)
 8005302:	5cd3      	ldrb	r3, [r2, r3]
 8005304:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8005306:	687b      	ldr	r3, [r7, #4]
 8005308:	4a0d      	ldr	r2, [pc, #52]	@ (8005340 <HAL_RCC_GetSysClockFreq+0x98>)
 800530a:	fb03 f202 	mul.w	r2, r3, r2
 800530e:	68bb      	ldr	r3, [r7, #8]
 8005310:	fbb2 f3f3 	udiv	r3, r2, r3
 8005314:	617b      	str	r3, [r7, #20]
 8005316:	e004      	b.n	8005322 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8005318:	687b      	ldr	r3, [r7, #4]
 800531a:	4a0c      	ldr	r2, [pc, #48]	@ (800534c <HAL_RCC_GetSysClockFreq+0xa4>)
 800531c:	fb02 f303 	mul.w	r3, r2, r3
 8005320:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8005322:	697b      	ldr	r3, [r7, #20]
 8005324:	613b      	str	r3, [r7, #16]
      break;
 8005326:	e002      	b.n	800532e <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8005328:	4b05      	ldr	r3, [pc, #20]	@ (8005340 <HAL_RCC_GetSysClockFreq+0x98>)
 800532a:	613b      	str	r3, [r7, #16]
      break;
 800532c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800532e:	693b      	ldr	r3, [r7, #16]
}
 8005330:	4618      	mov	r0, r3
 8005332:	371c      	adds	r7, #28
 8005334:	46bd      	mov	sp, r7
 8005336:	bc80      	pop	{r7}
 8005338:	4770      	bx	lr
 800533a:	bf00      	nop
 800533c:	40021000 	.word	0x40021000
 8005340:	007a1200 	.word	0x007a1200
 8005344:	0800e424 	.word	0x0800e424
 8005348:	0800e434 	.word	0x0800e434
 800534c:	003d0900 	.word	0x003d0900

08005350 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005350:	b480      	push	{r7}
 8005352:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005354:	4b02      	ldr	r3, [pc, #8]	@ (8005360 <HAL_RCC_GetHCLKFreq+0x10>)
 8005356:	681b      	ldr	r3, [r3, #0]
}
 8005358:	4618      	mov	r0, r3
 800535a:	46bd      	mov	sp, r7
 800535c:	bc80      	pop	{r7}
 800535e:	4770      	bx	lr
 8005360:	20000000 	.word	0x20000000

08005364 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005364:	b580      	push	{r7, lr}
 8005366:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8005368:	f7ff fff2 	bl	8005350 <HAL_RCC_GetHCLKFreq>
 800536c:	4602      	mov	r2, r0
 800536e:	4b05      	ldr	r3, [pc, #20]	@ (8005384 <HAL_RCC_GetPCLK1Freq+0x20>)
 8005370:	685b      	ldr	r3, [r3, #4]
 8005372:	0a1b      	lsrs	r3, r3, #8
 8005374:	f003 0307 	and.w	r3, r3, #7
 8005378:	4903      	ldr	r1, [pc, #12]	@ (8005388 <HAL_RCC_GetPCLK1Freq+0x24>)
 800537a:	5ccb      	ldrb	r3, [r1, r3]
 800537c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005380:	4618      	mov	r0, r3
 8005382:	bd80      	pop	{r7, pc}
 8005384:	40021000 	.word	0x40021000
 8005388:	0800e41c 	.word	0x0800e41c

0800538c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800538c:	b580      	push	{r7, lr}
 800538e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8005390:	f7ff ffde 	bl	8005350 <HAL_RCC_GetHCLKFreq>
 8005394:	4602      	mov	r2, r0
 8005396:	4b05      	ldr	r3, [pc, #20]	@ (80053ac <HAL_RCC_GetPCLK2Freq+0x20>)
 8005398:	685b      	ldr	r3, [r3, #4]
 800539a:	0adb      	lsrs	r3, r3, #11
 800539c:	f003 0307 	and.w	r3, r3, #7
 80053a0:	4903      	ldr	r1, [pc, #12]	@ (80053b0 <HAL_RCC_GetPCLK2Freq+0x24>)
 80053a2:	5ccb      	ldrb	r3, [r1, r3]
 80053a4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80053a8:	4618      	mov	r0, r3
 80053aa:	bd80      	pop	{r7, pc}
 80053ac:	40021000 	.word	0x40021000
 80053b0:	0800e41c 	.word	0x0800e41c

080053b4 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80053b4:	b480      	push	{r7}
 80053b6:	b085      	sub	sp, #20
 80053b8:	af00      	add	r7, sp, #0
 80053ba:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80053bc:	4b0a      	ldr	r3, [pc, #40]	@ (80053e8 <RCC_Delay+0x34>)
 80053be:	681b      	ldr	r3, [r3, #0]
 80053c0:	4a0a      	ldr	r2, [pc, #40]	@ (80053ec <RCC_Delay+0x38>)
 80053c2:	fba2 2303 	umull	r2, r3, r2, r3
 80053c6:	0a5b      	lsrs	r3, r3, #9
 80053c8:	687a      	ldr	r2, [r7, #4]
 80053ca:	fb02 f303 	mul.w	r3, r2, r3
 80053ce:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 80053d0:	bf00      	nop
  }
  while (Delay --);
 80053d2:	68fb      	ldr	r3, [r7, #12]
 80053d4:	1e5a      	subs	r2, r3, #1
 80053d6:	60fa      	str	r2, [r7, #12]
 80053d8:	2b00      	cmp	r3, #0
 80053da:	d1f9      	bne.n	80053d0 <RCC_Delay+0x1c>
}
 80053dc:	bf00      	nop
 80053de:	bf00      	nop
 80053e0:	3714      	adds	r7, #20
 80053e2:	46bd      	mov	sp, r7
 80053e4:	bc80      	pop	{r7}
 80053e6:	4770      	bx	lr
 80053e8:	20000000 	.word	0x20000000
 80053ec:	10624dd3 	.word	0x10624dd3

080053f0 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80053f0:	b580      	push	{r7, lr}
 80053f2:	b086      	sub	sp, #24
 80053f4:	af00      	add	r7, sp, #0
 80053f6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 80053f8:	2300      	movs	r3, #0
 80053fa:	613b      	str	r3, [r7, #16]
 80053fc:	2300      	movs	r3, #0
 80053fe:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8005400:	687b      	ldr	r3, [r7, #4]
 8005402:	681b      	ldr	r3, [r3, #0]
 8005404:	f003 0301 	and.w	r3, r3, #1
 8005408:	2b00      	cmp	r3, #0
 800540a:	d07d      	beq.n	8005508 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus pwrclkchanged = RESET;
 800540c:	2300      	movs	r3, #0
 800540e:	75fb      	strb	r3, [r7, #23]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005410:	4b4f      	ldr	r3, [pc, #316]	@ (8005550 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005412:	69db      	ldr	r3, [r3, #28]
 8005414:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005418:	2b00      	cmp	r3, #0
 800541a:	d10d      	bne.n	8005438 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800541c:	4b4c      	ldr	r3, [pc, #304]	@ (8005550 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800541e:	69db      	ldr	r3, [r3, #28]
 8005420:	4a4b      	ldr	r2, [pc, #300]	@ (8005550 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005422:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005426:	61d3      	str	r3, [r2, #28]
 8005428:	4b49      	ldr	r3, [pc, #292]	@ (8005550 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800542a:	69db      	ldr	r3, [r3, #28]
 800542c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005430:	60bb      	str	r3, [r7, #8]
 8005432:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005434:	2301      	movs	r3, #1
 8005436:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005438:	4b46      	ldr	r3, [pc, #280]	@ (8005554 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800543a:	681b      	ldr	r3, [r3, #0]
 800543c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005440:	2b00      	cmp	r3, #0
 8005442:	d118      	bne.n	8005476 <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005444:	4b43      	ldr	r3, [pc, #268]	@ (8005554 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8005446:	681b      	ldr	r3, [r3, #0]
 8005448:	4a42      	ldr	r2, [pc, #264]	@ (8005554 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800544a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800544e:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005450:	f7fd f9b6 	bl	80027c0 <HAL_GetTick>
 8005454:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005456:	e008      	b.n	800546a <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005458:	f7fd f9b2 	bl	80027c0 <HAL_GetTick>
 800545c:	4602      	mov	r2, r0
 800545e:	693b      	ldr	r3, [r7, #16]
 8005460:	1ad3      	subs	r3, r2, r3
 8005462:	2b64      	cmp	r3, #100	@ 0x64
 8005464:	d901      	bls.n	800546a <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 8005466:	2303      	movs	r3, #3
 8005468:	e06d      	b.n	8005546 <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800546a:	4b3a      	ldr	r3, [pc, #232]	@ (8005554 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800546c:	681b      	ldr	r3, [r3, #0]
 800546e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005472:	2b00      	cmp	r3, #0
 8005474:	d0f0      	beq.n	8005458 <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8005476:	4b36      	ldr	r3, [pc, #216]	@ (8005550 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005478:	6a1b      	ldr	r3, [r3, #32]
 800547a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800547e:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8005480:	68fb      	ldr	r3, [r7, #12]
 8005482:	2b00      	cmp	r3, #0
 8005484:	d02e      	beq.n	80054e4 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8005486:	687b      	ldr	r3, [r7, #4]
 8005488:	685b      	ldr	r3, [r3, #4]
 800548a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800548e:	68fa      	ldr	r2, [r7, #12]
 8005490:	429a      	cmp	r2, r3
 8005492:	d027      	beq.n	80054e4 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8005494:	4b2e      	ldr	r3, [pc, #184]	@ (8005550 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005496:	6a1b      	ldr	r3, [r3, #32]
 8005498:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800549c:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800549e:	4b2e      	ldr	r3, [pc, #184]	@ (8005558 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 80054a0:	2201      	movs	r2, #1
 80054a2:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 80054a4:	4b2c      	ldr	r3, [pc, #176]	@ (8005558 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 80054a6:	2200      	movs	r2, #0
 80054a8:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 80054aa:	4a29      	ldr	r2, [pc, #164]	@ (8005550 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80054ac:	68fb      	ldr	r3, [r7, #12]
 80054ae:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 80054b0:	68fb      	ldr	r3, [r7, #12]
 80054b2:	f003 0301 	and.w	r3, r3, #1
 80054b6:	2b00      	cmp	r3, #0
 80054b8:	d014      	beq.n	80054e4 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80054ba:	f7fd f981 	bl	80027c0 <HAL_GetTick>
 80054be:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80054c0:	e00a      	b.n	80054d8 <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80054c2:	f7fd f97d 	bl	80027c0 <HAL_GetTick>
 80054c6:	4602      	mov	r2, r0
 80054c8:	693b      	ldr	r3, [r7, #16]
 80054ca:	1ad3      	subs	r3, r2, r3
 80054cc:	f241 3288 	movw	r2, #5000	@ 0x1388
 80054d0:	4293      	cmp	r3, r2
 80054d2:	d901      	bls.n	80054d8 <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 80054d4:	2303      	movs	r3, #3
 80054d6:	e036      	b.n	8005546 <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80054d8:	4b1d      	ldr	r3, [pc, #116]	@ (8005550 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80054da:	6a1b      	ldr	r3, [r3, #32]
 80054dc:	f003 0302 	and.w	r3, r3, #2
 80054e0:	2b00      	cmp	r3, #0
 80054e2:	d0ee      	beq.n	80054c2 <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80054e4:	4b1a      	ldr	r3, [pc, #104]	@ (8005550 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80054e6:	6a1b      	ldr	r3, [r3, #32]
 80054e8:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80054ec:	687b      	ldr	r3, [r7, #4]
 80054ee:	685b      	ldr	r3, [r3, #4]
 80054f0:	4917      	ldr	r1, [pc, #92]	@ (8005550 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80054f2:	4313      	orrs	r3, r2
 80054f4:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80054f6:	7dfb      	ldrb	r3, [r7, #23]
 80054f8:	2b01      	cmp	r3, #1
 80054fa:	d105      	bne.n	8005508 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80054fc:	4b14      	ldr	r3, [pc, #80]	@ (8005550 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80054fe:	69db      	ldr	r3, [r3, #28]
 8005500:	4a13      	ldr	r2, [pc, #76]	@ (8005550 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005502:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005506:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8005508:	687b      	ldr	r3, [r7, #4]
 800550a:	681b      	ldr	r3, [r3, #0]
 800550c:	f003 0302 	and.w	r3, r3, #2
 8005510:	2b00      	cmp	r3, #0
 8005512:	d008      	beq.n	8005526 <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8005514:	4b0e      	ldr	r3, [pc, #56]	@ (8005550 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005516:	685b      	ldr	r3, [r3, #4]
 8005518:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 800551c:	687b      	ldr	r3, [r7, #4]
 800551e:	689b      	ldr	r3, [r3, #8]
 8005520:	490b      	ldr	r1, [pc, #44]	@ (8005550 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005522:	4313      	orrs	r3, r2
 8005524:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8005526:	687b      	ldr	r3, [r7, #4]
 8005528:	681b      	ldr	r3, [r3, #0]
 800552a:	f003 0310 	and.w	r3, r3, #16
 800552e:	2b00      	cmp	r3, #0
 8005530:	d008      	beq.n	8005544 <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8005532:	4b07      	ldr	r3, [pc, #28]	@ (8005550 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005534:	685b      	ldr	r3, [r3, #4]
 8005536:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 800553a:	687b      	ldr	r3, [r7, #4]
 800553c:	695b      	ldr	r3, [r3, #20]
 800553e:	4904      	ldr	r1, [pc, #16]	@ (8005550 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005540:	4313      	orrs	r3, r2
 8005542:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8005544:	2300      	movs	r3, #0
}
 8005546:	4618      	mov	r0, r3
 8005548:	3718      	adds	r7, #24
 800554a:	46bd      	mov	sp, r7
 800554c:	bd80      	pop	{r7, pc}
 800554e:	bf00      	nop
 8005550:	40021000 	.word	0x40021000
 8005554:	40007000 	.word	0x40007000
 8005558:	42420440 	.word	0x42420440

0800555c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800555c:	b580      	push	{r7, lr}
 800555e:	b082      	sub	sp, #8
 8005560:	af00      	add	r7, sp, #0
 8005562:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005564:	687b      	ldr	r3, [r7, #4]
 8005566:	2b00      	cmp	r3, #0
 8005568:	d101      	bne.n	800556e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800556a:	2301      	movs	r3, #1
 800556c:	e041      	b.n	80055f2 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800556e:	687b      	ldr	r3, [r7, #4]
 8005570:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005574:	b2db      	uxtb	r3, r3
 8005576:	2b00      	cmp	r3, #0
 8005578:	d106      	bne.n	8005588 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800557a:	687b      	ldr	r3, [r7, #4]
 800557c:	2200      	movs	r2, #0
 800557e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005582:	6878      	ldr	r0, [r7, #4]
 8005584:	f7fc fee0 	bl	8002348 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005588:	687b      	ldr	r3, [r7, #4]
 800558a:	2202      	movs	r2, #2
 800558c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005590:	687b      	ldr	r3, [r7, #4]
 8005592:	681a      	ldr	r2, [r3, #0]
 8005594:	687b      	ldr	r3, [r7, #4]
 8005596:	3304      	adds	r3, #4
 8005598:	4619      	mov	r1, r3
 800559a:	4610      	mov	r0, r2
 800559c:	f000 ff18 	bl	80063d0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80055a0:	687b      	ldr	r3, [r7, #4]
 80055a2:	2201      	movs	r2, #1
 80055a4:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80055a8:	687b      	ldr	r3, [r7, #4]
 80055aa:	2201      	movs	r2, #1
 80055ac:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80055b0:	687b      	ldr	r3, [r7, #4]
 80055b2:	2201      	movs	r2, #1
 80055b4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80055b8:	687b      	ldr	r3, [r7, #4]
 80055ba:	2201      	movs	r2, #1
 80055bc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80055c0:	687b      	ldr	r3, [r7, #4]
 80055c2:	2201      	movs	r2, #1
 80055c4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80055c8:	687b      	ldr	r3, [r7, #4]
 80055ca:	2201      	movs	r2, #1
 80055cc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80055d0:	687b      	ldr	r3, [r7, #4]
 80055d2:	2201      	movs	r2, #1
 80055d4:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80055d8:	687b      	ldr	r3, [r7, #4]
 80055da:	2201      	movs	r2, #1
 80055dc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80055e0:	687b      	ldr	r3, [r7, #4]
 80055e2:	2201      	movs	r2, #1
 80055e4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80055e8:	687b      	ldr	r3, [r7, #4]
 80055ea:	2201      	movs	r2, #1
 80055ec:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80055f0:	2300      	movs	r3, #0
}
 80055f2:	4618      	mov	r0, r3
 80055f4:	3708      	adds	r7, #8
 80055f6:	46bd      	mov	sp, r7
 80055f8:	bd80      	pop	{r7, pc}
	...

080055fc <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 80055fc:	b480      	push	{r7}
 80055fe:	b085      	sub	sp, #20
 8005600:	af00      	add	r7, sp, #0
 8005602:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005604:	687b      	ldr	r3, [r7, #4]
 8005606:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800560a:	b2db      	uxtb	r3, r3
 800560c:	2b01      	cmp	r3, #1
 800560e:	d001      	beq.n	8005614 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8005610:	2301      	movs	r3, #1
 8005612:	e03c      	b.n	800568e <HAL_TIM_Base_Start+0x92>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005614:	687b      	ldr	r3, [r7, #4]
 8005616:	2202      	movs	r2, #2
 8005618:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800561c:	687b      	ldr	r3, [r7, #4]
 800561e:	681b      	ldr	r3, [r3, #0]
 8005620:	4a1d      	ldr	r2, [pc, #116]	@ (8005698 <HAL_TIM_Base_Start+0x9c>)
 8005622:	4293      	cmp	r3, r2
 8005624:	d018      	beq.n	8005658 <HAL_TIM_Base_Start+0x5c>
 8005626:	687b      	ldr	r3, [r7, #4]
 8005628:	681b      	ldr	r3, [r3, #0]
 800562a:	4a1c      	ldr	r2, [pc, #112]	@ (800569c <HAL_TIM_Base_Start+0xa0>)
 800562c:	4293      	cmp	r3, r2
 800562e:	d013      	beq.n	8005658 <HAL_TIM_Base_Start+0x5c>
 8005630:	687b      	ldr	r3, [r7, #4]
 8005632:	681b      	ldr	r3, [r3, #0]
 8005634:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005638:	d00e      	beq.n	8005658 <HAL_TIM_Base_Start+0x5c>
 800563a:	687b      	ldr	r3, [r7, #4]
 800563c:	681b      	ldr	r3, [r3, #0]
 800563e:	4a18      	ldr	r2, [pc, #96]	@ (80056a0 <HAL_TIM_Base_Start+0xa4>)
 8005640:	4293      	cmp	r3, r2
 8005642:	d009      	beq.n	8005658 <HAL_TIM_Base_Start+0x5c>
 8005644:	687b      	ldr	r3, [r7, #4]
 8005646:	681b      	ldr	r3, [r3, #0]
 8005648:	4a16      	ldr	r2, [pc, #88]	@ (80056a4 <HAL_TIM_Base_Start+0xa8>)
 800564a:	4293      	cmp	r3, r2
 800564c:	d004      	beq.n	8005658 <HAL_TIM_Base_Start+0x5c>
 800564e:	687b      	ldr	r3, [r7, #4]
 8005650:	681b      	ldr	r3, [r3, #0]
 8005652:	4a15      	ldr	r2, [pc, #84]	@ (80056a8 <HAL_TIM_Base_Start+0xac>)
 8005654:	4293      	cmp	r3, r2
 8005656:	d111      	bne.n	800567c <HAL_TIM_Base_Start+0x80>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005658:	687b      	ldr	r3, [r7, #4]
 800565a:	681b      	ldr	r3, [r3, #0]
 800565c:	689b      	ldr	r3, [r3, #8]
 800565e:	f003 0307 	and.w	r3, r3, #7
 8005662:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005664:	68fb      	ldr	r3, [r7, #12]
 8005666:	2b06      	cmp	r3, #6
 8005668:	d010      	beq.n	800568c <HAL_TIM_Base_Start+0x90>
    {
      __HAL_TIM_ENABLE(htim);
 800566a:	687b      	ldr	r3, [r7, #4]
 800566c:	681b      	ldr	r3, [r3, #0]
 800566e:	681a      	ldr	r2, [r3, #0]
 8005670:	687b      	ldr	r3, [r7, #4]
 8005672:	681b      	ldr	r3, [r3, #0]
 8005674:	f042 0201 	orr.w	r2, r2, #1
 8005678:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800567a:	e007      	b.n	800568c <HAL_TIM_Base_Start+0x90>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800567c:	687b      	ldr	r3, [r7, #4]
 800567e:	681b      	ldr	r3, [r3, #0]
 8005680:	681a      	ldr	r2, [r3, #0]
 8005682:	687b      	ldr	r3, [r7, #4]
 8005684:	681b      	ldr	r3, [r3, #0]
 8005686:	f042 0201 	orr.w	r2, r2, #1
 800568a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800568c:	2300      	movs	r3, #0
}
 800568e:	4618      	mov	r0, r3
 8005690:	3714      	adds	r7, #20
 8005692:	46bd      	mov	sp, r7
 8005694:	bc80      	pop	{r7}
 8005696:	4770      	bx	lr
 8005698:	40012c00 	.word	0x40012c00
 800569c:	40013400 	.word	0x40013400
 80056a0:	40000400 	.word	0x40000400
 80056a4:	40000800 	.word	0x40000800
 80056a8:	40000c00 	.word	0x40000c00

080056ac <HAL_TIM_Base_Stop>:
  * @brief  Stops the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop(TIM_HandleTypeDef *htim)
{
 80056ac:	b480      	push	{r7}
 80056ae:	b083      	sub	sp, #12
 80056b0:	af00      	add	r7, sp, #0
 80056b2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 80056b4:	687b      	ldr	r3, [r7, #4]
 80056b6:	681b      	ldr	r3, [r3, #0]
 80056b8:	6a1a      	ldr	r2, [r3, #32]
 80056ba:	f241 1311 	movw	r3, #4369	@ 0x1111
 80056be:	4013      	ands	r3, r2
 80056c0:	2b00      	cmp	r3, #0
 80056c2:	d10f      	bne.n	80056e4 <HAL_TIM_Base_Stop+0x38>
 80056c4:	687b      	ldr	r3, [r7, #4]
 80056c6:	681b      	ldr	r3, [r3, #0]
 80056c8:	6a1a      	ldr	r2, [r3, #32]
 80056ca:	f240 4344 	movw	r3, #1092	@ 0x444
 80056ce:	4013      	ands	r3, r2
 80056d0:	2b00      	cmp	r3, #0
 80056d2:	d107      	bne.n	80056e4 <HAL_TIM_Base_Stop+0x38>
 80056d4:	687b      	ldr	r3, [r7, #4]
 80056d6:	681b      	ldr	r3, [r3, #0]
 80056d8:	681a      	ldr	r2, [r3, #0]
 80056da:	687b      	ldr	r3, [r7, #4]
 80056dc:	681b      	ldr	r3, [r3, #0]
 80056de:	f022 0201 	bic.w	r2, r2, #1
 80056e2:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 80056e4:	687b      	ldr	r3, [r7, #4]
 80056e6:	2201      	movs	r2, #1
 80056e8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Return function status */
  return HAL_OK;
 80056ec:	2300      	movs	r3, #0
}
 80056ee:	4618      	mov	r0, r3
 80056f0:	370c      	adds	r7, #12
 80056f2:	46bd      	mov	sp, r7
 80056f4:	bc80      	pop	{r7}
 80056f6:	4770      	bx	lr

080056f8 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80056f8:	b480      	push	{r7}
 80056fa:	b085      	sub	sp, #20
 80056fc:	af00      	add	r7, sp, #0
 80056fe:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005700:	687b      	ldr	r3, [r7, #4]
 8005702:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005706:	b2db      	uxtb	r3, r3
 8005708:	2b01      	cmp	r3, #1
 800570a:	d001      	beq.n	8005710 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800570c:	2301      	movs	r3, #1
 800570e:	e044      	b.n	800579a <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005710:	687b      	ldr	r3, [r7, #4]
 8005712:	2202      	movs	r2, #2
 8005714:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8005718:	687b      	ldr	r3, [r7, #4]
 800571a:	681b      	ldr	r3, [r3, #0]
 800571c:	68da      	ldr	r2, [r3, #12]
 800571e:	687b      	ldr	r3, [r7, #4]
 8005720:	681b      	ldr	r3, [r3, #0]
 8005722:	f042 0201 	orr.w	r2, r2, #1
 8005726:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005728:	687b      	ldr	r3, [r7, #4]
 800572a:	681b      	ldr	r3, [r3, #0]
 800572c:	4a1d      	ldr	r2, [pc, #116]	@ (80057a4 <HAL_TIM_Base_Start_IT+0xac>)
 800572e:	4293      	cmp	r3, r2
 8005730:	d018      	beq.n	8005764 <HAL_TIM_Base_Start_IT+0x6c>
 8005732:	687b      	ldr	r3, [r7, #4]
 8005734:	681b      	ldr	r3, [r3, #0]
 8005736:	4a1c      	ldr	r2, [pc, #112]	@ (80057a8 <HAL_TIM_Base_Start_IT+0xb0>)
 8005738:	4293      	cmp	r3, r2
 800573a:	d013      	beq.n	8005764 <HAL_TIM_Base_Start_IT+0x6c>
 800573c:	687b      	ldr	r3, [r7, #4]
 800573e:	681b      	ldr	r3, [r3, #0]
 8005740:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005744:	d00e      	beq.n	8005764 <HAL_TIM_Base_Start_IT+0x6c>
 8005746:	687b      	ldr	r3, [r7, #4]
 8005748:	681b      	ldr	r3, [r3, #0]
 800574a:	4a18      	ldr	r2, [pc, #96]	@ (80057ac <HAL_TIM_Base_Start_IT+0xb4>)
 800574c:	4293      	cmp	r3, r2
 800574e:	d009      	beq.n	8005764 <HAL_TIM_Base_Start_IT+0x6c>
 8005750:	687b      	ldr	r3, [r7, #4]
 8005752:	681b      	ldr	r3, [r3, #0]
 8005754:	4a16      	ldr	r2, [pc, #88]	@ (80057b0 <HAL_TIM_Base_Start_IT+0xb8>)
 8005756:	4293      	cmp	r3, r2
 8005758:	d004      	beq.n	8005764 <HAL_TIM_Base_Start_IT+0x6c>
 800575a:	687b      	ldr	r3, [r7, #4]
 800575c:	681b      	ldr	r3, [r3, #0]
 800575e:	4a15      	ldr	r2, [pc, #84]	@ (80057b4 <HAL_TIM_Base_Start_IT+0xbc>)
 8005760:	4293      	cmp	r3, r2
 8005762:	d111      	bne.n	8005788 <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005764:	687b      	ldr	r3, [r7, #4]
 8005766:	681b      	ldr	r3, [r3, #0]
 8005768:	689b      	ldr	r3, [r3, #8]
 800576a:	f003 0307 	and.w	r3, r3, #7
 800576e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005770:	68fb      	ldr	r3, [r7, #12]
 8005772:	2b06      	cmp	r3, #6
 8005774:	d010      	beq.n	8005798 <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 8005776:	687b      	ldr	r3, [r7, #4]
 8005778:	681b      	ldr	r3, [r3, #0]
 800577a:	681a      	ldr	r2, [r3, #0]
 800577c:	687b      	ldr	r3, [r7, #4]
 800577e:	681b      	ldr	r3, [r3, #0]
 8005780:	f042 0201 	orr.w	r2, r2, #1
 8005784:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005786:	e007      	b.n	8005798 <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005788:	687b      	ldr	r3, [r7, #4]
 800578a:	681b      	ldr	r3, [r3, #0]
 800578c:	681a      	ldr	r2, [r3, #0]
 800578e:	687b      	ldr	r3, [r7, #4]
 8005790:	681b      	ldr	r3, [r3, #0]
 8005792:	f042 0201 	orr.w	r2, r2, #1
 8005796:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005798:	2300      	movs	r3, #0
}
 800579a:	4618      	mov	r0, r3
 800579c:	3714      	adds	r7, #20
 800579e:	46bd      	mov	sp, r7
 80057a0:	bc80      	pop	{r7}
 80057a2:	4770      	bx	lr
 80057a4:	40012c00 	.word	0x40012c00
 80057a8:	40013400 	.word	0x40013400
 80057ac:	40000400 	.word	0x40000400
 80057b0:	40000800 	.word	0x40000800
 80057b4:	40000c00 	.word	0x40000c00

080057b8 <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 80057b8:	b480      	push	{r7}
 80057ba:	b083      	sub	sp, #12
 80057bc:	af00      	add	r7, sp, #0
 80057be:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 80057c0:	687b      	ldr	r3, [r7, #4]
 80057c2:	681b      	ldr	r3, [r3, #0]
 80057c4:	68da      	ldr	r2, [r3, #12]
 80057c6:	687b      	ldr	r3, [r7, #4]
 80057c8:	681b      	ldr	r3, [r3, #0]
 80057ca:	f022 0201 	bic.w	r2, r2, #1
 80057ce:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 80057d0:	687b      	ldr	r3, [r7, #4]
 80057d2:	681b      	ldr	r3, [r3, #0]
 80057d4:	6a1a      	ldr	r2, [r3, #32]
 80057d6:	f241 1311 	movw	r3, #4369	@ 0x1111
 80057da:	4013      	ands	r3, r2
 80057dc:	2b00      	cmp	r3, #0
 80057de:	d10f      	bne.n	8005800 <HAL_TIM_Base_Stop_IT+0x48>
 80057e0:	687b      	ldr	r3, [r7, #4]
 80057e2:	681b      	ldr	r3, [r3, #0]
 80057e4:	6a1a      	ldr	r2, [r3, #32]
 80057e6:	f240 4344 	movw	r3, #1092	@ 0x444
 80057ea:	4013      	ands	r3, r2
 80057ec:	2b00      	cmp	r3, #0
 80057ee:	d107      	bne.n	8005800 <HAL_TIM_Base_Stop_IT+0x48>
 80057f0:	687b      	ldr	r3, [r7, #4]
 80057f2:	681b      	ldr	r3, [r3, #0]
 80057f4:	681a      	ldr	r2, [r3, #0]
 80057f6:	687b      	ldr	r3, [r7, #4]
 80057f8:	681b      	ldr	r3, [r3, #0]
 80057fa:	f022 0201 	bic.w	r2, r2, #1
 80057fe:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 8005800:	687b      	ldr	r3, [r7, #4]
 8005802:	2201      	movs	r2, #1
 8005804:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Return function status */
  return HAL_OK;
 8005808:	2300      	movs	r3, #0
}
 800580a:	4618      	mov	r0, r3
 800580c:	370c      	adds	r7, #12
 800580e:	46bd      	mov	sp, r7
 8005810:	bc80      	pop	{r7}
 8005812:	4770      	bx	lr

08005814 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8005814:	b580      	push	{r7, lr}
 8005816:	b082      	sub	sp, #8
 8005818:	af00      	add	r7, sp, #0
 800581a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800581c:	687b      	ldr	r3, [r7, #4]
 800581e:	2b00      	cmp	r3, #0
 8005820:	d101      	bne.n	8005826 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8005822:	2301      	movs	r3, #1
 8005824:	e041      	b.n	80058aa <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005826:	687b      	ldr	r3, [r7, #4]
 8005828:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800582c:	b2db      	uxtb	r3, r3
 800582e:	2b00      	cmp	r3, #0
 8005830:	d106      	bne.n	8005840 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005832:	687b      	ldr	r3, [r7, #4]
 8005834:	2200      	movs	r2, #0
 8005836:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800583a:	6878      	ldr	r0, [r7, #4]
 800583c:	f000 f839 	bl	80058b2 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005840:	687b      	ldr	r3, [r7, #4]
 8005842:	2202      	movs	r2, #2
 8005844:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005848:	687b      	ldr	r3, [r7, #4]
 800584a:	681a      	ldr	r2, [r3, #0]
 800584c:	687b      	ldr	r3, [r7, #4]
 800584e:	3304      	adds	r3, #4
 8005850:	4619      	mov	r1, r3
 8005852:	4610      	mov	r0, r2
 8005854:	f000 fdbc 	bl	80063d0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005858:	687b      	ldr	r3, [r7, #4]
 800585a:	2201      	movs	r2, #1
 800585c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005860:	687b      	ldr	r3, [r7, #4]
 8005862:	2201      	movs	r2, #1
 8005864:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005868:	687b      	ldr	r3, [r7, #4]
 800586a:	2201      	movs	r2, #1
 800586c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005870:	687b      	ldr	r3, [r7, #4]
 8005872:	2201      	movs	r2, #1
 8005874:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005878:	687b      	ldr	r3, [r7, #4]
 800587a:	2201      	movs	r2, #1
 800587c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005880:	687b      	ldr	r3, [r7, #4]
 8005882:	2201      	movs	r2, #1
 8005884:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005888:	687b      	ldr	r3, [r7, #4]
 800588a:	2201      	movs	r2, #1
 800588c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8005890:	687b      	ldr	r3, [r7, #4]
 8005892:	2201      	movs	r2, #1
 8005894:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005898:	687b      	ldr	r3, [r7, #4]
 800589a:	2201      	movs	r2, #1
 800589c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80058a0:	687b      	ldr	r3, [r7, #4]
 80058a2:	2201      	movs	r2, #1
 80058a4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80058a8:	2300      	movs	r3, #0
}
 80058aa:	4618      	mov	r0, r3
 80058ac:	3708      	adds	r7, #8
 80058ae:	46bd      	mov	sp, r7
 80058b0:	bd80      	pop	{r7, pc}

080058b2 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 80058b2:	b480      	push	{r7}
 80058b4:	b083      	sub	sp, #12
 80058b6:	af00      	add	r7, sp, #0
 80058b8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 80058ba:	bf00      	nop
 80058bc:	370c      	adds	r7, #12
 80058be:	46bd      	mov	sp, r7
 80058c0:	bc80      	pop	{r7}
 80058c2:	4770      	bx	lr

080058c4 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80058c4:	b580      	push	{r7, lr}
 80058c6:	b084      	sub	sp, #16
 80058c8:	af00      	add	r7, sp, #0
 80058ca:	6078      	str	r0, [r7, #4]
 80058cc:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80058ce:	683b      	ldr	r3, [r7, #0]
 80058d0:	2b00      	cmp	r3, #0
 80058d2:	d109      	bne.n	80058e8 <HAL_TIM_PWM_Start+0x24>
 80058d4:	687b      	ldr	r3, [r7, #4]
 80058d6:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80058da:	b2db      	uxtb	r3, r3
 80058dc:	2b01      	cmp	r3, #1
 80058de:	bf14      	ite	ne
 80058e0:	2301      	movne	r3, #1
 80058e2:	2300      	moveq	r3, #0
 80058e4:	b2db      	uxtb	r3, r3
 80058e6:	e022      	b.n	800592e <HAL_TIM_PWM_Start+0x6a>
 80058e8:	683b      	ldr	r3, [r7, #0]
 80058ea:	2b04      	cmp	r3, #4
 80058ec:	d109      	bne.n	8005902 <HAL_TIM_PWM_Start+0x3e>
 80058ee:	687b      	ldr	r3, [r7, #4]
 80058f0:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 80058f4:	b2db      	uxtb	r3, r3
 80058f6:	2b01      	cmp	r3, #1
 80058f8:	bf14      	ite	ne
 80058fa:	2301      	movne	r3, #1
 80058fc:	2300      	moveq	r3, #0
 80058fe:	b2db      	uxtb	r3, r3
 8005900:	e015      	b.n	800592e <HAL_TIM_PWM_Start+0x6a>
 8005902:	683b      	ldr	r3, [r7, #0]
 8005904:	2b08      	cmp	r3, #8
 8005906:	d109      	bne.n	800591c <HAL_TIM_PWM_Start+0x58>
 8005908:	687b      	ldr	r3, [r7, #4]
 800590a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800590e:	b2db      	uxtb	r3, r3
 8005910:	2b01      	cmp	r3, #1
 8005912:	bf14      	ite	ne
 8005914:	2301      	movne	r3, #1
 8005916:	2300      	moveq	r3, #0
 8005918:	b2db      	uxtb	r3, r3
 800591a:	e008      	b.n	800592e <HAL_TIM_PWM_Start+0x6a>
 800591c:	687b      	ldr	r3, [r7, #4]
 800591e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005922:	b2db      	uxtb	r3, r3
 8005924:	2b01      	cmp	r3, #1
 8005926:	bf14      	ite	ne
 8005928:	2301      	movne	r3, #1
 800592a:	2300      	moveq	r3, #0
 800592c:	b2db      	uxtb	r3, r3
 800592e:	2b00      	cmp	r3, #0
 8005930:	d001      	beq.n	8005936 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8005932:	2301      	movs	r3, #1
 8005934:	e072      	b.n	8005a1c <HAL_TIM_PWM_Start+0x158>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8005936:	683b      	ldr	r3, [r7, #0]
 8005938:	2b00      	cmp	r3, #0
 800593a:	d104      	bne.n	8005946 <HAL_TIM_PWM_Start+0x82>
 800593c:	687b      	ldr	r3, [r7, #4]
 800593e:	2202      	movs	r2, #2
 8005940:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005944:	e013      	b.n	800596e <HAL_TIM_PWM_Start+0xaa>
 8005946:	683b      	ldr	r3, [r7, #0]
 8005948:	2b04      	cmp	r3, #4
 800594a:	d104      	bne.n	8005956 <HAL_TIM_PWM_Start+0x92>
 800594c:	687b      	ldr	r3, [r7, #4]
 800594e:	2202      	movs	r2, #2
 8005950:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005954:	e00b      	b.n	800596e <HAL_TIM_PWM_Start+0xaa>
 8005956:	683b      	ldr	r3, [r7, #0]
 8005958:	2b08      	cmp	r3, #8
 800595a:	d104      	bne.n	8005966 <HAL_TIM_PWM_Start+0xa2>
 800595c:	687b      	ldr	r3, [r7, #4]
 800595e:	2202      	movs	r2, #2
 8005960:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005964:	e003      	b.n	800596e <HAL_TIM_PWM_Start+0xaa>
 8005966:	687b      	ldr	r3, [r7, #4]
 8005968:	2202      	movs	r2, #2
 800596a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800596e:	687b      	ldr	r3, [r7, #4]
 8005970:	681b      	ldr	r3, [r3, #0]
 8005972:	2201      	movs	r2, #1
 8005974:	6839      	ldr	r1, [r7, #0]
 8005976:	4618      	mov	r0, r3
 8005978:	f000 fff2 	bl	8006960 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800597c:	687b      	ldr	r3, [r7, #4]
 800597e:	681b      	ldr	r3, [r3, #0]
 8005980:	4a28      	ldr	r2, [pc, #160]	@ (8005a24 <HAL_TIM_PWM_Start+0x160>)
 8005982:	4293      	cmp	r3, r2
 8005984:	d004      	beq.n	8005990 <HAL_TIM_PWM_Start+0xcc>
 8005986:	687b      	ldr	r3, [r7, #4]
 8005988:	681b      	ldr	r3, [r3, #0]
 800598a:	4a27      	ldr	r2, [pc, #156]	@ (8005a28 <HAL_TIM_PWM_Start+0x164>)
 800598c:	4293      	cmp	r3, r2
 800598e:	d101      	bne.n	8005994 <HAL_TIM_PWM_Start+0xd0>
 8005990:	2301      	movs	r3, #1
 8005992:	e000      	b.n	8005996 <HAL_TIM_PWM_Start+0xd2>
 8005994:	2300      	movs	r3, #0
 8005996:	2b00      	cmp	r3, #0
 8005998:	d007      	beq.n	80059aa <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800599a:	687b      	ldr	r3, [r7, #4]
 800599c:	681b      	ldr	r3, [r3, #0]
 800599e:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80059a0:	687b      	ldr	r3, [r7, #4]
 80059a2:	681b      	ldr	r3, [r3, #0]
 80059a4:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80059a8:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80059aa:	687b      	ldr	r3, [r7, #4]
 80059ac:	681b      	ldr	r3, [r3, #0]
 80059ae:	4a1d      	ldr	r2, [pc, #116]	@ (8005a24 <HAL_TIM_PWM_Start+0x160>)
 80059b0:	4293      	cmp	r3, r2
 80059b2:	d018      	beq.n	80059e6 <HAL_TIM_PWM_Start+0x122>
 80059b4:	687b      	ldr	r3, [r7, #4]
 80059b6:	681b      	ldr	r3, [r3, #0]
 80059b8:	4a1b      	ldr	r2, [pc, #108]	@ (8005a28 <HAL_TIM_PWM_Start+0x164>)
 80059ba:	4293      	cmp	r3, r2
 80059bc:	d013      	beq.n	80059e6 <HAL_TIM_PWM_Start+0x122>
 80059be:	687b      	ldr	r3, [r7, #4]
 80059c0:	681b      	ldr	r3, [r3, #0]
 80059c2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80059c6:	d00e      	beq.n	80059e6 <HAL_TIM_PWM_Start+0x122>
 80059c8:	687b      	ldr	r3, [r7, #4]
 80059ca:	681b      	ldr	r3, [r3, #0]
 80059cc:	4a17      	ldr	r2, [pc, #92]	@ (8005a2c <HAL_TIM_PWM_Start+0x168>)
 80059ce:	4293      	cmp	r3, r2
 80059d0:	d009      	beq.n	80059e6 <HAL_TIM_PWM_Start+0x122>
 80059d2:	687b      	ldr	r3, [r7, #4]
 80059d4:	681b      	ldr	r3, [r3, #0]
 80059d6:	4a16      	ldr	r2, [pc, #88]	@ (8005a30 <HAL_TIM_PWM_Start+0x16c>)
 80059d8:	4293      	cmp	r3, r2
 80059da:	d004      	beq.n	80059e6 <HAL_TIM_PWM_Start+0x122>
 80059dc:	687b      	ldr	r3, [r7, #4]
 80059de:	681b      	ldr	r3, [r3, #0]
 80059e0:	4a14      	ldr	r2, [pc, #80]	@ (8005a34 <HAL_TIM_PWM_Start+0x170>)
 80059e2:	4293      	cmp	r3, r2
 80059e4:	d111      	bne.n	8005a0a <HAL_TIM_PWM_Start+0x146>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80059e6:	687b      	ldr	r3, [r7, #4]
 80059e8:	681b      	ldr	r3, [r3, #0]
 80059ea:	689b      	ldr	r3, [r3, #8]
 80059ec:	f003 0307 	and.w	r3, r3, #7
 80059f0:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80059f2:	68fb      	ldr	r3, [r7, #12]
 80059f4:	2b06      	cmp	r3, #6
 80059f6:	d010      	beq.n	8005a1a <HAL_TIM_PWM_Start+0x156>
    {
      __HAL_TIM_ENABLE(htim);
 80059f8:	687b      	ldr	r3, [r7, #4]
 80059fa:	681b      	ldr	r3, [r3, #0]
 80059fc:	681a      	ldr	r2, [r3, #0]
 80059fe:	687b      	ldr	r3, [r7, #4]
 8005a00:	681b      	ldr	r3, [r3, #0]
 8005a02:	f042 0201 	orr.w	r2, r2, #1
 8005a06:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005a08:	e007      	b.n	8005a1a <HAL_TIM_PWM_Start+0x156>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005a0a:	687b      	ldr	r3, [r7, #4]
 8005a0c:	681b      	ldr	r3, [r3, #0]
 8005a0e:	681a      	ldr	r2, [r3, #0]
 8005a10:	687b      	ldr	r3, [r7, #4]
 8005a12:	681b      	ldr	r3, [r3, #0]
 8005a14:	f042 0201 	orr.w	r2, r2, #1
 8005a18:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005a1a:	2300      	movs	r3, #0
}
 8005a1c:	4618      	mov	r0, r3
 8005a1e:	3710      	adds	r7, #16
 8005a20:	46bd      	mov	sp, r7
 8005a22:	bd80      	pop	{r7, pc}
 8005a24:	40012c00 	.word	0x40012c00
 8005a28:	40013400 	.word	0x40013400
 8005a2c:	40000400 	.word	0x40000400
 8005a30:	40000800 	.word	0x40000800
 8005a34:	40000c00 	.word	0x40000c00

08005a38 <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005a38:	b580      	push	{r7, lr}
 8005a3a:	b082      	sub	sp, #8
 8005a3c:	af00      	add	r7, sp, #0
 8005a3e:	6078      	str	r0, [r7, #4]
 8005a40:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8005a42:	687b      	ldr	r3, [r7, #4]
 8005a44:	681b      	ldr	r3, [r3, #0]
 8005a46:	2200      	movs	r2, #0
 8005a48:	6839      	ldr	r1, [r7, #0]
 8005a4a:	4618      	mov	r0, r3
 8005a4c:	f000 ff88 	bl	8006960 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8005a50:	687b      	ldr	r3, [r7, #4]
 8005a52:	681b      	ldr	r3, [r3, #0]
 8005a54:	4a2e      	ldr	r2, [pc, #184]	@ (8005b10 <HAL_TIM_PWM_Stop+0xd8>)
 8005a56:	4293      	cmp	r3, r2
 8005a58:	d004      	beq.n	8005a64 <HAL_TIM_PWM_Stop+0x2c>
 8005a5a:	687b      	ldr	r3, [r7, #4]
 8005a5c:	681b      	ldr	r3, [r3, #0]
 8005a5e:	4a2d      	ldr	r2, [pc, #180]	@ (8005b14 <HAL_TIM_PWM_Stop+0xdc>)
 8005a60:	4293      	cmp	r3, r2
 8005a62:	d101      	bne.n	8005a68 <HAL_TIM_PWM_Stop+0x30>
 8005a64:	2301      	movs	r3, #1
 8005a66:	e000      	b.n	8005a6a <HAL_TIM_PWM_Stop+0x32>
 8005a68:	2300      	movs	r3, #0
 8005a6a:	2b00      	cmp	r3, #0
 8005a6c:	d017      	beq.n	8005a9e <HAL_TIM_PWM_Stop+0x66>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 8005a6e:	687b      	ldr	r3, [r7, #4]
 8005a70:	681b      	ldr	r3, [r3, #0]
 8005a72:	6a1a      	ldr	r2, [r3, #32]
 8005a74:	f241 1311 	movw	r3, #4369	@ 0x1111
 8005a78:	4013      	ands	r3, r2
 8005a7a:	2b00      	cmp	r3, #0
 8005a7c:	d10f      	bne.n	8005a9e <HAL_TIM_PWM_Stop+0x66>
 8005a7e:	687b      	ldr	r3, [r7, #4]
 8005a80:	681b      	ldr	r3, [r3, #0]
 8005a82:	6a1a      	ldr	r2, [r3, #32]
 8005a84:	f240 4344 	movw	r3, #1092	@ 0x444
 8005a88:	4013      	ands	r3, r2
 8005a8a:	2b00      	cmp	r3, #0
 8005a8c:	d107      	bne.n	8005a9e <HAL_TIM_PWM_Stop+0x66>
 8005a8e:	687b      	ldr	r3, [r7, #4]
 8005a90:	681b      	ldr	r3, [r3, #0]
 8005a92:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005a94:	687b      	ldr	r3, [r7, #4]
 8005a96:	681b      	ldr	r3, [r3, #0]
 8005a98:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8005a9c:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8005a9e:	687b      	ldr	r3, [r7, #4]
 8005aa0:	681b      	ldr	r3, [r3, #0]
 8005aa2:	6a1a      	ldr	r2, [r3, #32]
 8005aa4:	f241 1311 	movw	r3, #4369	@ 0x1111
 8005aa8:	4013      	ands	r3, r2
 8005aaa:	2b00      	cmp	r3, #0
 8005aac:	d10f      	bne.n	8005ace <HAL_TIM_PWM_Stop+0x96>
 8005aae:	687b      	ldr	r3, [r7, #4]
 8005ab0:	681b      	ldr	r3, [r3, #0]
 8005ab2:	6a1a      	ldr	r2, [r3, #32]
 8005ab4:	f240 4344 	movw	r3, #1092	@ 0x444
 8005ab8:	4013      	ands	r3, r2
 8005aba:	2b00      	cmp	r3, #0
 8005abc:	d107      	bne.n	8005ace <HAL_TIM_PWM_Stop+0x96>
 8005abe:	687b      	ldr	r3, [r7, #4]
 8005ac0:	681b      	ldr	r3, [r3, #0]
 8005ac2:	681a      	ldr	r2, [r3, #0]
 8005ac4:	687b      	ldr	r3, [r7, #4]
 8005ac6:	681b      	ldr	r3, [r3, #0]
 8005ac8:	f022 0201 	bic.w	r2, r2, #1
 8005acc:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8005ace:	683b      	ldr	r3, [r7, #0]
 8005ad0:	2b00      	cmp	r3, #0
 8005ad2:	d104      	bne.n	8005ade <HAL_TIM_PWM_Stop+0xa6>
 8005ad4:	687b      	ldr	r3, [r7, #4]
 8005ad6:	2201      	movs	r2, #1
 8005ad8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005adc:	e013      	b.n	8005b06 <HAL_TIM_PWM_Stop+0xce>
 8005ade:	683b      	ldr	r3, [r7, #0]
 8005ae0:	2b04      	cmp	r3, #4
 8005ae2:	d104      	bne.n	8005aee <HAL_TIM_PWM_Stop+0xb6>
 8005ae4:	687b      	ldr	r3, [r7, #4]
 8005ae6:	2201      	movs	r2, #1
 8005ae8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005aec:	e00b      	b.n	8005b06 <HAL_TIM_PWM_Stop+0xce>
 8005aee:	683b      	ldr	r3, [r7, #0]
 8005af0:	2b08      	cmp	r3, #8
 8005af2:	d104      	bne.n	8005afe <HAL_TIM_PWM_Stop+0xc6>
 8005af4:	687b      	ldr	r3, [r7, #4]
 8005af6:	2201      	movs	r2, #1
 8005af8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005afc:	e003      	b.n	8005b06 <HAL_TIM_PWM_Stop+0xce>
 8005afe:	687b      	ldr	r3, [r7, #4]
 8005b00:	2201      	movs	r2, #1
 8005b02:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Return function status */
  return HAL_OK;
 8005b06:	2300      	movs	r3, #0
}
 8005b08:	4618      	mov	r0, r3
 8005b0a:	3708      	adds	r7, #8
 8005b0c:	46bd      	mov	sp, r7
 8005b0e:	bd80      	pop	{r7, pc}
 8005b10:	40012c00 	.word	0x40012c00
 8005b14:	40013400 	.word	0x40013400

08005b18 <HAL_TIM_IC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005b18:	b580      	push	{r7, lr}
 8005b1a:	b084      	sub	sp, #16
 8005b1c:	af00      	add	r7, sp, #0
 8005b1e:	6078      	str	r0, [r7, #4]
 8005b20:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005b22:	2300      	movs	r3, #0
 8005b24:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 8005b26:	683b      	ldr	r3, [r7, #0]
 8005b28:	2b00      	cmp	r3, #0
 8005b2a:	d104      	bne.n	8005b36 <HAL_TIM_IC_Start_IT+0x1e>
 8005b2c:	687b      	ldr	r3, [r7, #4]
 8005b2e:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8005b32:	b2db      	uxtb	r3, r3
 8005b34:	e013      	b.n	8005b5e <HAL_TIM_IC_Start_IT+0x46>
 8005b36:	683b      	ldr	r3, [r7, #0]
 8005b38:	2b04      	cmp	r3, #4
 8005b3a:	d104      	bne.n	8005b46 <HAL_TIM_IC_Start_IT+0x2e>
 8005b3c:	687b      	ldr	r3, [r7, #4]
 8005b3e:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8005b42:	b2db      	uxtb	r3, r3
 8005b44:	e00b      	b.n	8005b5e <HAL_TIM_IC_Start_IT+0x46>
 8005b46:	683b      	ldr	r3, [r7, #0]
 8005b48:	2b08      	cmp	r3, #8
 8005b4a:	d104      	bne.n	8005b56 <HAL_TIM_IC_Start_IT+0x3e>
 8005b4c:	687b      	ldr	r3, [r7, #4]
 8005b4e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8005b52:	b2db      	uxtb	r3, r3
 8005b54:	e003      	b.n	8005b5e <HAL_TIM_IC_Start_IT+0x46>
 8005b56:	687b      	ldr	r3, [r7, #4]
 8005b58:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005b5c:	b2db      	uxtb	r3, r3
 8005b5e:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 8005b60:	683b      	ldr	r3, [r7, #0]
 8005b62:	2b00      	cmp	r3, #0
 8005b64:	d104      	bne.n	8005b70 <HAL_TIM_IC_Start_IT+0x58>
 8005b66:	687b      	ldr	r3, [r7, #4]
 8005b68:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8005b6c:	b2db      	uxtb	r3, r3
 8005b6e:	e013      	b.n	8005b98 <HAL_TIM_IC_Start_IT+0x80>
 8005b70:	683b      	ldr	r3, [r7, #0]
 8005b72:	2b04      	cmp	r3, #4
 8005b74:	d104      	bne.n	8005b80 <HAL_TIM_IC_Start_IT+0x68>
 8005b76:	687b      	ldr	r3, [r7, #4]
 8005b78:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8005b7c:	b2db      	uxtb	r3, r3
 8005b7e:	e00b      	b.n	8005b98 <HAL_TIM_IC_Start_IT+0x80>
 8005b80:	683b      	ldr	r3, [r7, #0]
 8005b82:	2b08      	cmp	r3, #8
 8005b84:	d104      	bne.n	8005b90 <HAL_TIM_IC_Start_IT+0x78>
 8005b86:	687b      	ldr	r3, [r7, #4]
 8005b88:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8005b8c:	b2db      	uxtb	r3, r3
 8005b8e:	e003      	b.n	8005b98 <HAL_TIM_IC_Start_IT+0x80>
 8005b90:	687b      	ldr	r3, [r7, #4]
 8005b92:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8005b96:	b2db      	uxtb	r3, r3
 8005b98:	737b      	strb	r3, [r7, #13]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 8005b9a:	7bbb      	ldrb	r3, [r7, #14]
 8005b9c:	2b01      	cmp	r3, #1
 8005b9e:	d102      	bne.n	8005ba6 <HAL_TIM_IC_Start_IT+0x8e>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 8005ba0:	7b7b      	ldrb	r3, [r7, #13]
 8005ba2:	2b01      	cmp	r3, #1
 8005ba4:	d001      	beq.n	8005baa <HAL_TIM_IC_Start_IT+0x92>
  {
    return HAL_ERROR;
 8005ba6:	2301      	movs	r3, #1
 8005ba8:	e0c2      	b.n	8005d30 <HAL_TIM_IC_Start_IT+0x218>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8005baa:	683b      	ldr	r3, [r7, #0]
 8005bac:	2b00      	cmp	r3, #0
 8005bae:	d104      	bne.n	8005bba <HAL_TIM_IC_Start_IT+0xa2>
 8005bb0:	687b      	ldr	r3, [r7, #4]
 8005bb2:	2202      	movs	r2, #2
 8005bb4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005bb8:	e013      	b.n	8005be2 <HAL_TIM_IC_Start_IT+0xca>
 8005bba:	683b      	ldr	r3, [r7, #0]
 8005bbc:	2b04      	cmp	r3, #4
 8005bbe:	d104      	bne.n	8005bca <HAL_TIM_IC_Start_IT+0xb2>
 8005bc0:	687b      	ldr	r3, [r7, #4]
 8005bc2:	2202      	movs	r2, #2
 8005bc4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005bc8:	e00b      	b.n	8005be2 <HAL_TIM_IC_Start_IT+0xca>
 8005bca:	683b      	ldr	r3, [r7, #0]
 8005bcc:	2b08      	cmp	r3, #8
 8005bce:	d104      	bne.n	8005bda <HAL_TIM_IC_Start_IT+0xc2>
 8005bd0:	687b      	ldr	r3, [r7, #4]
 8005bd2:	2202      	movs	r2, #2
 8005bd4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005bd8:	e003      	b.n	8005be2 <HAL_TIM_IC_Start_IT+0xca>
 8005bda:	687b      	ldr	r3, [r7, #4]
 8005bdc:	2202      	movs	r2, #2
 8005bde:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8005be2:	683b      	ldr	r3, [r7, #0]
 8005be4:	2b00      	cmp	r3, #0
 8005be6:	d104      	bne.n	8005bf2 <HAL_TIM_IC_Start_IT+0xda>
 8005be8:	687b      	ldr	r3, [r7, #4]
 8005bea:	2202      	movs	r2, #2
 8005bec:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005bf0:	e013      	b.n	8005c1a <HAL_TIM_IC_Start_IT+0x102>
 8005bf2:	683b      	ldr	r3, [r7, #0]
 8005bf4:	2b04      	cmp	r3, #4
 8005bf6:	d104      	bne.n	8005c02 <HAL_TIM_IC_Start_IT+0xea>
 8005bf8:	687b      	ldr	r3, [r7, #4]
 8005bfa:	2202      	movs	r2, #2
 8005bfc:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8005c00:	e00b      	b.n	8005c1a <HAL_TIM_IC_Start_IT+0x102>
 8005c02:	683b      	ldr	r3, [r7, #0]
 8005c04:	2b08      	cmp	r3, #8
 8005c06:	d104      	bne.n	8005c12 <HAL_TIM_IC_Start_IT+0xfa>
 8005c08:	687b      	ldr	r3, [r7, #4]
 8005c0a:	2202      	movs	r2, #2
 8005c0c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005c10:	e003      	b.n	8005c1a <HAL_TIM_IC_Start_IT+0x102>
 8005c12:	687b      	ldr	r3, [r7, #4]
 8005c14:	2202      	movs	r2, #2
 8005c16:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  switch (Channel)
 8005c1a:	683b      	ldr	r3, [r7, #0]
 8005c1c:	2b0c      	cmp	r3, #12
 8005c1e:	d841      	bhi.n	8005ca4 <HAL_TIM_IC_Start_IT+0x18c>
 8005c20:	a201      	add	r2, pc, #4	@ (adr r2, 8005c28 <HAL_TIM_IC_Start_IT+0x110>)
 8005c22:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005c26:	bf00      	nop
 8005c28:	08005c5d 	.word	0x08005c5d
 8005c2c:	08005ca5 	.word	0x08005ca5
 8005c30:	08005ca5 	.word	0x08005ca5
 8005c34:	08005ca5 	.word	0x08005ca5
 8005c38:	08005c6f 	.word	0x08005c6f
 8005c3c:	08005ca5 	.word	0x08005ca5
 8005c40:	08005ca5 	.word	0x08005ca5
 8005c44:	08005ca5 	.word	0x08005ca5
 8005c48:	08005c81 	.word	0x08005c81
 8005c4c:	08005ca5 	.word	0x08005ca5
 8005c50:	08005ca5 	.word	0x08005ca5
 8005c54:	08005ca5 	.word	0x08005ca5
 8005c58:	08005c93 	.word	0x08005c93
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8005c5c:	687b      	ldr	r3, [r7, #4]
 8005c5e:	681b      	ldr	r3, [r3, #0]
 8005c60:	68da      	ldr	r2, [r3, #12]
 8005c62:	687b      	ldr	r3, [r7, #4]
 8005c64:	681b      	ldr	r3, [r3, #0]
 8005c66:	f042 0202 	orr.w	r2, r2, #2
 8005c6a:	60da      	str	r2, [r3, #12]
      break;
 8005c6c:	e01d      	b.n	8005caa <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8005c6e:	687b      	ldr	r3, [r7, #4]
 8005c70:	681b      	ldr	r3, [r3, #0]
 8005c72:	68da      	ldr	r2, [r3, #12]
 8005c74:	687b      	ldr	r3, [r7, #4]
 8005c76:	681b      	ldr	r3, [r3, #0]
 8005c78:	f042 0204 	orr.w	r2, r2, #4
 8005c7c:	60da      	str	r2, [r3, #12]
      break;
 8005c7e:	e014      	b.n	8005caa <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 8005c80:	687b      	ldr	r3, [r7, #4]
 8005c82:	681b      	ldr	r3, [r3, #0]
 8005c84:	68da      	ldr	r2, [r3, #12]
 8005c86:	687b      	ldr	r3, [r7, #4]
 8005c88:	681b      	ldr	r3, [r3, #0]
 8005c8a:	f042 0208 	orr.w	r2, r2, #8
 8005c8e:	60da      	str	r2, [r3, #12]
      break;
 8005c90:	e00b      	b.n	8005caa <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 8005c92:	687b      	ldr	r3, [r7, #4]
 8005c94:	681b      	ldr	r3, [r3, #0]
 8005c96:	68da      	ldr	r2, [r3, #12]
 8005c98:	687b      	ldr	r3, [r7, #4]
 8005c9a:	681b      	ldr	r3, [r3, #0]
 8005c9c:	f042 0210 	orr.w	r2, r2, #16
 8005ca0:	60da      	str	r2, [r3, #12]
      break;
 8005ca2:	e002      	b.n	8005caa <HAL_TIM_IC_Start_IT+0x192>
    }

    default:
      status = HAL_ERROR;
 8005ca4:	2301      	movs	r3, #1
 8005ca6:	73fb      	strb	r3, [r7, #15]
      break;
 8005ca8:	bf00      	nop
  }

  if (status == HAL_OK)
 8005caa:	7bfb      	ldrb	r3, [r7, #15]
 8005cac:	2b00      	cmp	r3, #0
 8005cae:	d13e      	bne.n	8005d2e <HAL_TIM_IC_Start_IT+0x216>
  {
    /* Enable the Input Capture channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8005cb0:	687b      	ldr	r3, [r7, #4]
 8005cb2:	681b      	ldr	r3, [r3, #0]
 8005cb4:	2201      	movs	r2, #1
 8005cb6:	6839      	ldr	r1, [r7, #0]
 8005cb8:	4618      	mov	r0, r3
 8005cba:	f000 fe51 	bl	8006960 <TIM_CCxChannelCmd>

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005cbe:	687b      	ldr	r3, [r7, #4]
 8005cc0:	681b      	ldr	r3, [r3, #0]
 8005cc2:	4a1d      	ldr	r2, [pc, #116]	@ (8005d38 <HAL_TIM_IC_Start_IT+0x220>)
 8005cc4:	4293      	cmp	r3, r2
 8005cc6:	d018      	beq.n	8005cfa <HAL_TIM_IC_Start_IT+0x1e2>
 8005cc8:	687b      	ldr	r3, [r7, #4]
 8005cca:	681b      	ldr	r3, [r3, #0]
 8005ccc:	4a1b      	ldr	r2, [pc, #108]	@ (8005d3c <HAL_TIM_IC_Start_IT+0x224>)
 8005cce:	4293      	cmp	r3, r2
 8005cd0:	d013      	beq.n	8005cfa <HAL_TIM_IC_Start_IT+0x1e2>
 8005cd2:	687b      	ldr	r3, [r7, #4]
 8005cd4:	681b      	ldr	r3, [r3, #0]
 8005cd6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005cda:	d00e      	beq.n	8005cfa <HAL_TIM_IC_Start_IT+0x1e2>
 8005cdc:	687b      	ldr	r3, [r7, #4]
 8005cde:	681b      	ldr	r3, [r3, #0]
 8005ce0:	4a17      	ldr	r2, [pc, #92]	@ (8005d40 <HAL_TIM_IC_Start_IT+0x228>)
 8005ce2:	4293      	cmp	r3, r2
 8005ce4:	d009      	beq.n	8005cfa <HAL_TIM_IC_Start_IT+0x1e2>
 8005ce6:	687b      	ldr	r3, [r7, #4]
 8005ce8:	681b      	ldr	r3, [r3, #0]
 8005cea:	4a16      	ldr	r2, [pc, #88]	@ (8005d44 <HAL_TIM_IC_Start_IT+0x22c>)
 8005cec:	4293      	cmp	r3, r2
 8005cee:	d004      	beq.n	8005cfa <HAL_TIM_IC_Start_IT+0x1e2>
 8005cf0:	687b      	ldr	r3, [r7, #4]
 8005cf2:	681b      	ldr	r3, [r3, #0]
 8005cf4:	4a14      	ldr	r2, [pc, #80]	@ (8005d48 <HAL_TIM_IC_Start_IT+0x230>)
 8005cf6:	4293      	cmp	r3, r2
 8005cf8:	d111      	bne.n	8005d1e <HAL_TIM_IC_Start_IT+0x206>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005cfa:	687b      	ldr	r3, [r7, #4]
 8005cfc:	681b      	ldr	r3, [r3, #0]
 8005cfe:	689b      	ldr	r3, [r3, #8]
 8005d00:	f003 0307 	and.w	r3, r3, #7
 8005d04:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005d06:	68bb      	ldr	r3, [r7, #8]
 8005d08:	2b06      	cmp	r3, #6
 8005d0a:	d010      	beq.n	8005d2e <HAL_TIM_IC_Start_IT+0x216>
      {
        __HAL_TIM_ENABLE(htim);
 8005d0c:	687b      	ldr	r3, [r7, #4]
 8005d0e:	681b      	ldr	r3, [r3, #0]
 8005d10:	681a      	ldr	r2, [r3, #0]
 8005d12:	687b      	ldr	r3, [r7, #4]
 8005d14:	681b      	ldr	r3, [r3, #0]
 8005d16:	f042 0201 	orr.w	r2, r2, #1
 8005d1a:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005d1c:	e007      	b.n	8005d2e <HAL_TIM_IC_Start_IT+0x216>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 8005d1e:	687b      	ldr	r3, [r7, #4]
 8005d20:	681b      	ldr	r3, [r3, #0]
 8005d22:	681a      	ldr	r2, [r3, #0]
 8005d24:	687b      	ldr	r3, [r7, #4]
 8005d26:	681b      	ldr	r3, [r3, #0]
 8005d28:	f042 0201 	orr.w	r2, r2, #1
 8005d2c:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return status;
 8005d2e:	7bfb      	ldrb	r3, [r7, #15]
}
 8005d30:	4618      	mov	r0, r3
 8005d32:	3710      	adds	r7, #16
 8005d34:	46bd      	mov	sp, r7
 8005d36:	bd80      	pop	{r7, pc}
 8005d38:	40012c00 	.word	0x40012c00
 8005d3c:	40013400 	.word	0x40013400
 8005d40:	40000400 	.word	0x40000400
 8005d44:	40000800 	.word	0x40000800
 8005d48:	40000c00 	.word	0x40000c00

08005d4c <HAL_TIM_IC_Stop_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Stop_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005d4c:	b580      	push	{r7, lr}
 8005d4e:	b084      	sub	sp, #16
 8005d50:	af00      	add	r7, sp, #0
 8005d52:	6078      	str	r0, [r7, #4]
 8005d54:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005d56:	2300      	movs	r3, #0
 8005d58:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  switch (Channel)
 8005d5a:	683b      	ldr	r3, [r7, #0]
 8005d5c:	2b0c      	cmp	r3, #12
 8005d5e:	d841      	bhi.n	8005de4 <HAL_TIM_IC_Stop_IT+0x98>
 8005d60:	a201      	add	r2, pc, #4	@ (adr r2, 8005d68 <HAL_TIM_IC_Stop_IT+0x1c>)
 8005d62:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005d66:	bf00      	nop
 8005d68:	08005d9d 	.word	0x08005d9d
 8005d6c:	08005de5 	.word	0x08005de5
 8005d70:	08005de5 	.word	0x08005de5
 8005d74:	08005de5 	.word	0x08005de5
 8005d78:	08005daf 	.word	0x08005daf
 8005d7c:	08005de5 	.word	0x08005de5
 8005d80:	08005de5 	.word	0x08005de5
 8005d84:	08005de5 	.word	0x08005de5
 8005d88:	08005dc1 	.word	0x08005dc1
 8005d8c:	08005de5 	.word	0x08005de5
 8005d90:	08005de5 	.word	0x08005de5
 8005d94:	08005de5 	.word	0x08005de5
 8005d98:	08005dd3 	.word	0x08005dd3
  {
    case TIM_CHANNEL_1:
    {
      /* Disable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC1);
 8005d9c:	687b      	ldr	r3, [r7, #4]
 8005d9e:	681b      	ldr	r3, [r3, #0]
 8005da0:	68da      	ldr	r2, [r3, #12]
 8005da2:	687b      	ldr	r3, [r7, #4]
 8005da4:	681b      	ldr	r3, [r3, #0]
 8005da6:	f022 0202 	bic.w	r2, r2, #2
 8005daa:	60da      	str	r2, [r3, #12]
      break;
 8005dac:	e01d      	b.n	8005dea <HAL_TIM_IC_Stop_IT+0x9e>
    }

    case TIM_CHANNEL_2:
    {
      /* Disable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC2);
 8005dae:	687b      	ldr	r3, [r7, #4]
 8005db0:	681b      	ldr	r3, [r3, #0]
 8005db2:	68da      	ldr	r2, [r3, #12]
 8005db4:	687b      	ldr	r3, [r7, #4]
 8005db6:	681b      	ldr	r3, [r3, #0]
 8005db8:	f022 0204 	bic.w	r2, r2, #4
 8005dbc:	60da      	str	r2, [r3, #12]
      break;
 8005dbe:	e014      	b.n	8005dea <HAL_TIM_IC_Stop_IT+0x9e>
    }

    case TIM_CHANNEL_3:
    {
      /* Disable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC3);
 8005dc0:	687b      	ldr	r3, [r7, #4]
 8005dc2:	681b      	ldr	r3, [r3, #0]
 8005dc4:	68da      	ldr	r2, [r3, #12]
 8005dc6:	687b      	ldr	r3, [r7, #4]
 8005dc8:	681b      	ldr	r3, [r3, #0]
 8005dca:	f022 0208 	bic.w	r2, r2, #8
 8005dce:	60da      	str	r2, [r3, #12]
      break;
 8005dd0:	e00b      	b.n	8005dea <HAL_TIM_IC_Stop_IT+0x9e>
    }

    case TIM_CHANNEL_4:
    {
      /* Disable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC4);
 8005dd2:	687b      	ldr	r3, [r7, #4]
 8005dd4:	681b      	ldr	r3, [r3, #0]
 8005dd6:	68da      	ldr	r2, [r3, #12]
 8005dd8:	687b      	ldr	r3, [r7, #4]
 8005dda:	681b      	ldr	r3, [r3, #0]
 8005ddc:	f022 0210 	bic.w	r2, r2, #16
 8005de0:	60da      	str	r2, [r3, #12]
      break;
 8005de2:	e002      	b.n	8005dea <HAL_TIM_IC_Stop_IT+0x9e>
    }

    default:
      status = HAL_ERROR;
 8005de4:	2301      	movs	r3, #1
 8005de6:	73fb      	strb	r3, [r7, #15]
      break;
 8005de8:	bf00      	nop
  }

  if (status == HAL_OK)
 8005dea:	7bfb      	ldrb	r3, [r7, #15]
 8005dec:	2b00      	cmp	r3, #0
 8005dee:	d156      	bne.n	8005e9e <HAL_TIM_IC_Stop_IT+0x152>
  {
    /* Disable the Input Capture channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8005df0:	687b      	ldr	r3, [r7, #4]
 8005df2:	681b      	ldr	r3, [r3, #0]
 8005df4:	2200      	movs	r2, #0
 8005df6:	6839      	ldr	r1, [r7, #0]
 8005df8:	4618      	mov	r0, r3
 8005dfa:	f000 fdb1 	bl	8006960 <TIM_CCxChannelCmd>

    /* Disable the Peripheral */
    __HAL_TIM_DISABLE(htim);
 8005dfe:	687b      	ldr	r3, [r7, #4]
 8005e00:	681b      	ldr	r3, [r3, #0]
 8005e02:	6a1a      	ldr	r2, [r3, #32]
 8005e04:	f241 1311 	movw	r3, #4369	@ 0x1111
 8005e08:	4013      	ands	r3, r2
 8005e0a:	2b00      	cmp	r3, #0
 8005e0c:	d10f      	bne.n	8005e2e <HAL_TIM_IC_Stop_IT+0xe2>
 8005e0e:	687b      	ldr	r3, [r7, #4]
 8005e10:	681b      	ldr	r3, [r3, #0]
 8005e12:	6a1a      	ldr	r2, [r3, #32]
 8005e14:	f240 4344 	movw	r3, #1092	@ 0x444
 8005e18:	4013      	ands	r3, r2
 8005e1a:	2b00      	cmp	r3, #0
 8005e1c:	d107      	bne.n	8005e2e <HAL_TIM_IC_Stop_IT+0xe2>
 8005e1e:	687b      	ldr	r3, [r7, #4]
 8005e20:	681b      	ldr	r3, [r3, #0]
 8005e22:	681a      	ldr	r2, [r3, #0]
 8005e24:	687b      	ldr	r3, [r7, #4]
 8005e26:	681b      	ldr	r3, [r3, #0]
 8005e28:	f022 0201 	bic.w	r2, r2, #1
 8005e2c:	601a      	str	r2, [r3, #0]

    /* Set the TIM channel state */
    TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8005e2e:	683b      	ldr	r3, [r7, #0]
 8005e30:	2b00      	cmp	r3, #0
 8005e32:	d104      	bne.n	8005e3e <HAL_TIM_IC_Stop_IT+0xf2>
 8005e34:	687b      	ldr	r3, [r7, #4]
 8005e36:	2201      	movs	r2, #1
 8005e38:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005e3c:	e013      	b.n	8005e66 <HAL_TIM_IC_Stop_IT+0x11a>
 8005e3e:	683b      	ldr	r3, [r7, #0]
 8005e40:	2b04      	cmp	r3, #4
 8005e42:	d104      	bne.n	8005e4e <HAL_TIM_IC_Stop_IT+0x102>
 8005e44:	687b      	ldr	r3, [r7, #4]
 8005e46:	2201      	movs	r2, #1
 8005e48:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005e4c:	e00b      	b.n	8005e66 <HAL_TIM_IC_Stop_IT+0x11a>
 8005e4e:	683b      	ldr	r3, [r7, #0]
 8005e50:	2b08      	cmp	r3, #8
 8005e52:	d104      	bne.n	8005e5e <HAL_TIM_IC_Stop_IT+0x112>
 8005e54:	687b      	ldr	r3, [r7, #4]
 8005e56:	2201      	movs	r2, #1
 8005e58:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005e5c:	e003      	b.n	8005e66 <HAL_TIM_IC_Stop_IT+0x11a>
 8005e5e:	687b      	ldr	r3, [r7, #4]
 8005e60:	2201      	movs	r2, #1
 8005e62:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8005e66:	683b      	ldr	r3, [r7, #0]
 8005e68:	2b00      	cmp	r3, #0
 8005e6a:	d104      	bne.n	8005e76 <HAL_TIM_IC_Stop_IT+0x12a>
 8005e6c:	687b      	ldr	r3, [r7, #4]
 8005e6e:	2201      	movs	r2, #1
 8005e70:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005e74:	e013      	b.n	8005e9e <HAL_TIM_IC_Stop_IT+0x152>
 8005e76:	683b      	ldr	r3, [r7, #0]
 8005e78:	2b04      	cmp	r3, #4
 8005e7a:	d104      	bne.n	8005e86 <HAL_TIM_IC_Stop_IT+0x13a>
 8005e7c:	687b      	ldr	r3, [r7, #4]
 8005e7e:	2201      	movs	r2, #1
 8005e80:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8005e84:	e00b      	b.n	8005e9e <HAL_TIM_IC_Stop_IT+0x152>
 8005e86:	683b      	ldr	r3, [r7, #0]
 8005e88:	2b08      	cmp	r3, #8
 8005e8a:	d104      	bne.n	8005e96 <HAL_TIM_IC_Stop_IT+0x14a>
 8005e8c:	687b      	ldr	r3, [r7, #4]
 8005e8e:	2201      	movs	r2, #1
 8005e90:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005e94:	e003      	b.n	8005e9e <HAL_TIM_IC_Stop_IT+0x152>
 8005e96:	687b      	ldr	r3, [r7, #4]
 8005e98:	2201      	movs	r2, #1
 8005e9a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
  }

  /* Return function status */
  return status;
 8005e9e:	7bfb      	ldrb	r3, [r7, #15]
}
 8005ea0:	4618      	mov	r0, r3
 8005ea2:	3710      	adds	r7, #16
 8005ea4:	46bd      	mov	sp, r7
 8005ea6:	bd80      	pop	{r7, pc}

08005ea8 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8005ea8:	b580      	push	{r7, lr}
 8005eaa:	b084      	sub	sp, #16
 8005eac:	af00      	add	r7, sp, #0
 8005eae:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8005eb0:	687b      	ldr	r3, [r7, #4]
 8005eb2:	681b      	ldr	r3, [r3, #0]
 8005eb4:	68db      	ldr	r3, [r3, #12]
 8005eb6:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8005eb8:	687b      	ldr	r3, [r7, #4]
 8005eba:	681b      	ldr	r3, [r3, #0]
 8005ebc:	691b      	ldr	r3, [r3, #16]
 8005ebe:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8005ec0:	68bb      	ldr	r3, [r7, #8]
 8005ec2:	f003 0302 	and.w	r3, r3, #2
 8005ec6:	2b00      	cmp	r3, #0
 8005ec8:	d020      	beq.n	8005f0c <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8005eca:	68fb      	ldr	r3, [r7, #12]
 8005ecc:	f003 0302 	and.w	r3, r3, #2
 8005ed0:	2b00      	cmp	r3, #0
 8005ed2:	d01b      	beq.n	8005f0c <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8005ed4:	687b      	ldr	r3, [r7, #4]
 8005ed6:	681b      	ldr	r3, [r3, #0]
 8005ed8:	f06f 0202 	mvn.w	r2, #2
 8005edc:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005ede:	687b      	ldr	r3, [r7, #4]
 8005ee0:	2201      	movs	r2, #1
 8005ee2:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8005ee4:	687b      	ldr	r3, [r7, #4]
 8005ee6:	681b      	ldr	r3, [r3, #0]
 8005ee8:	699b      	ldr	r3, [r3, #24]
 8005eea:	f003 0303 	and.w	r3, r3, #3
 8005eee:	2b00      	cmp	r3, #0
 8005ef0:	d003      	beq.n	8005efa <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8005ef2:	6878      	ldr	r0, [r7, #4]
 8005ef4:	f003 f8ed 	bl	80090d2 <HAL_TIM_IC_CaptureCallback>
 8005ef8:	e005      	b.n	8005f06 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8005efa:	6878      	ldr	r0, [r7, #4]
 8005efc:	f000 fa4d 	bl	800639a <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005f00:	6878      	ldr	r0, [r7, #4]
 8005f02:	f000 fa53 	bl	80063ac <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005f06:	687b      	ldr	r3, [r7, #4]
 8005f08:	2200      	movs	r2, #0
 8005f0a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8005f0c:	68bb      	ldr	r3, [r7, #8]
 8005f0e:	f003 0304 	and.w	r3, r3, #4
 8005f12:	2b00      	cmp	r3, #0
 8005f14:	d020      	beq.n	8005f58 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8005f16:	68fb      	ldr	r3, [r7, #12]
 8005f18:	f003 0304 	and.w	r3, r3, #4
 8005f1c:	2b00      	cmp	r3, #0
 8005f1e:	d01b      	beq.n	8005f58 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8005f20:	687b      	ldr	r3, [r7, #4]
 8005f22:	681b      	ldr	r3, [r3, #0]
 8005f24:	f06f 0204 	mvn.w	r2, #4
 8005f28:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005f2a:	687b      	ldr	r3, [r7, #4]
 8005f2c:	2202      	movs	r2, #2
 8005f2e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005f30:	687b      	ldr	r3, [r7, #4]
 8005f32:	681b      	ldr	r3, [r3, #0]
 8005f34:	699b      	ldr	r3, [r3, #24]
 8005f36:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005f3a:	2b00      	cmp	r3, #0
 8005f3c:	d003      	beq.n	8005f46 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005f3e:	6878      	ldr	r0, [r7, #4]
 8005f40:	f003 f8c7 	bl	80090d2 <HAL_TIM_IC_CaptureCallback>
 8005f44:	e005      	b.n	8005f52 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005f46:	6878      	ldr	r0, [r7, #4]
 8005f48:	f000 fa27 	bl	800639a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005f4c:	6878      	ldr	r0, [r7, #4]
 8005f4e:	f000 fa2d 	bl	80063ac <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005f52:	687b      	ldr	r3, [r7, #4]
 8005f54:	2200      	movs	r2, #0
 8005f56:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8005f58:	68bb      	ldr	r3, [r7, #8]
 8005f5a:	f003 0308 	and.w	r3, r3, #8
 8005f5e:	2b00      	cmp	r3, #0
 8005f60:	d020      	beq.n	8005fa4 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8005f62:	68fb      	ldr	r3, [r7, #12]
 8005f64:	f003 0308 	and.w	r3, r3, #8
 8005f68:	2b00      	cmp	r3, #0
 8005f6a:	d01b      	beq.n	8005fa4 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8005f6c:	687b      	ldr	r3, [r7, #4]
 8005f6e:	681b      	ldr	r3, [r3, #0]
 8005f70:	f06f 0208 	mvn.w	r2, #8
 8005f74:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005f76:	687b      	ldr	r3, [r7, #4]
 8005f78:	2204      	movs	r2, #4
 8005f7a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005f7c:	687b      	ldr	r3, [r7, #4]
 8005f7e:	681b      	ldr	r3, [r3, #0]
 8005f80:	69db      	ldr	r3, [r3, #28]
 8005f82:	f003 0303 	and.w	r3, r3, #3
 8005f86:	2b00      	cmp	r3, #0
 8005f88:	d003      	beq.n	8005f92 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005f8a:	6878      	ldr	r0, [r7, #4]
 8005f8c:	f003 f8a1 	bl	80090d2 <HAL_TIM_IC_CaptureCallback>
 8005f90:	e005      	b.n	8005f9e <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005f92:	6878      	ldr	r0, [r7, #4]
 8005f94:	f000 fa01 	bl	800639a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005f98:	6878      	ldr	r0, [r7, #4]
 8005f9a:	f000 fa07 	bl	80063ac <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005f9e:	687b      	ldr	r3, [r7, #4]
 8005fa0:	2200      	movs	r2, #0
 8005fa2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8005fa4:	68bb      	ldr	r3, [r7, #8]
 8005fa6:	f003 0310 	and.w	r3, r3, #16
 8005faa:	2b00      	cmp	r3, #0
 8005fac:	d020      	beq.n	8005ff0 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8005fae:	68fb      	ldr	r3, [r7, #12]
 8005fb0:	f003 0310 	and.w	r3, r3, #16
 8005fb4:	2b00      	cmp	r3, #0
 8005fb6:	d01b      	beq.n	8005ff0 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8005fb8:	687b      	ldr	r3, [r7, #4]
 8005fba:	681b      	ldr	r3, [r3, #0]
 8005fbc:	f06f 0210 	mvn.w	r2, #16
 8005fc0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005fc2:	687b      	ldr	r3, [r7, #4]
 8005fc4:	2208      	movs	r2, #8
 8005fc6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005fc8:	687b      	ldr	r3, [r7, #4]
 8005fca:	681b      	ldr	r3, [r3, #0]
 8005fcc:	69db      	ldr	r3, [r3, #28]
 8005fce:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005fd2:	2b00      	cmp	r3, #0
 8005fd4:	d003      	beq.n	8005fde <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005fd6:	6878      	ldr	r0, [r7, #4]
 8005fd8:	f003 f87b 	bl	80090d2 <HAL_TIM_IC_CaptureCallback>
 8005fdc:	e005      	b.n	8005fea <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005fde:	6878      	ldr	r0, [r7, #4]
 8005fe0:	f000 f9db 	bl	800639a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005fe4:	6878      	ldr	r0, [r7, #4]
 8005fe6:	f000 f9e1 	bl	80063ac <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005fea:	687b      	ldr	r3, [r7, #4]
 8005fec:	2200      	movs	r2, #0
 8005fee:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8005ff0:	68bb      	ldr	r3, [r7, #8]
 8005ff2:	f003 0301 	and.w	r3, r3, #1
 8005ff6:	2b00      	cmp	r3, #0
 8005ff8:	d00c      	beq.n	8006014 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8005ffa:	68fb      	ldr	r3, [r7, #12]
 8005ffc:	f003 0301 	and.w	r3, r3, #1
 8006000:	2b00      	cmp	r3, #0
 8006002:	d007      	beq.n	8006014 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8006004:	687b      	ldr	r3, [r7, #4]
 8006006:	681b      	ldr	r3, [r3, #0]
 8006008:	f06f 0201 	mvn.w	r2, #1
 800600c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800600e:	6878      	ldr	r0, [r7, #4]
 8006010:	f003 f8fe 	bl	8009210 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8006014:	68bb      	ldr	r3, [r7, #8]
 8006016:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800601a:	2b00      	cmp	r3, #0
 800601c:	d00c      	beq.n	8006038 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800601e:	68fb      	ldr	r3, [r7, #12]
 8006020:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006024:	2b00      	cmp	r3, #0
 8006026:	d007      	beq.n	8006038 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8006028:	687b      	ldr	r3, [r7, #4]
 800602a:	681b      	ldr	r3, [r3, #0]
 800602c:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8006030:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8006032:	6878      	ldr	r0, [r7, #4]
 8006034:	f000 fd7e 	bl	8006b34 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8006038:	68bb      	ldr	r3, [r7, #8]
 800603a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800603e:	2b00      	cmp	r3, #0
 8006040:	d00c      	beq.n	800605c <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8006042:	68fb      	ldr	r3, [r7, #12]
 8006044:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006048:	2b00      	cmp	r3, #0
 800604a:	d007      	beq.n	800605c <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800604c:	687b      	ldr	r3, [r7, #4]
 800604e:	681b      	ldr	r3, [r3, #0]
 8006050:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8006054:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8006056:	6878      	ldr	r0, [r7, #4]
 8006058:	f000 f9b1 	bl	80063be <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800605c:	68bb      	ldr	r3, [r7, #8]
 800605e:	f003 0320 	and.w	r3, r3, #32
 8006062:	2b00      	cmp	r3, #0
 8006064:	d00c      	beq.n	8006080 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8006066:	68fb      	ldr	r3, [r7, #12]
 8006068:	f003 0320 	and.w	r3, r3, #32
 800606c:	2b00      	cmp	r3, #0
 800606e:	d007      	beq.n	8006080 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8006070:	687b      	ldr	r3, [r7, #4]
 8006072:	681b      	ldr	r3, [r3, #0]
 8006074:	f06f 0220 	mvn.w	r2, #32
 8006078:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800607a:	6878      	ldr	r0, [r7, #4]
 800607c:	f000 fd51 	bl	8006b22 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8006080:	bf00      	nop
 8006082:	3710      	adds	r7, #16
 8006084:	46bd      	mov	sp, r7
 8006086:	bd80      	pop	{r7, pc}

08006088 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8006088:	b580      	push	{r7, lr}
 800608a:	b086      	sub	sp, #24
 800608c:	af00      	add	r7, sp, #0
 800608e:	60f8      	str	r0, [r7, #12]
 8006090:	60b9      	str	r1, [r7, #8]
 8006092:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006094:	2300      	movs	r3, #0
 8006096:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8006098:	68fb      	ldr	r3, [r7, #12]
 800609a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800609e:	2b01      	cmp	r3, #1
 80060a0:	d101      	bne.n	80060a6 <HAL_TIM_PWM_ConfigChannel+0x1e>
 80060a2:	2302      	movs	r3, #2
 80060a4:	e0ae      	b.n	8006204 <HAL_TIM_PWM_ConfigChannel+0x17c>
 80060a6:	68fb      	ldr	r3, [r7, #12]
 80060a8:	2201      	movs	r2, #1
 80060aa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 80060ae:	687b      	ldr	r3, [r7, #4]
 80060b0:	2b0c      	cmp	r3, #12
 80060b2:	f200 809f 	bhi.w	80061f4 <HAL_TIM_PWM_ConfigChannel+0x16c>
 80060b6:	a201      	add	r2, pc, #4	@ (adr r2, 80060bc <HAL_TIM_PWM_ConfigChannel+0x34>)
 80060b8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80060bc:	080060f1 	.word	0x080060f1
 80060c0:	080061f5 	.word	0x080061f5
 80060c4:	080061f5 	.word	0x080061f5
 80060c8:	080061f5 	.word	0x080061f5
 80060cc:	08006131 	.word	0x08006131
 80060d0:	080061f5 	.word	0x080061f5
 80060d4:	080061f5 	.word	0x080061f5
 80060d8:	080061f5 	.word	0x080061f5
 80060dc:	08006173 	.word	0x08006173
 80060e0:	080061f5 	.word	0x080061f5
 80060e4:	080061f5 	.word	0x080061f5
 80060e8:	080061f5 	.word	0x080061f5
 80060ec:	080061b3 	.word	0x080061b3
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80060f0:	68fb      	ldr	r3, [r7, #12]
 80060f2:	681b      	ldr	r3, [r3, #0]
 80060f4:	68b9      	ldr	r1, [r7, #8]
 80060f6:	4618      	mov	r0, r3
 80060f8:	f000 f9f0 	bl	80064dc <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80060fc:	68fb      	ldr	r3, [r7, #12]
 80060fe:	681b      	ldr	r3, [r3, #0]
 8006100:	699a      	ldr	r2, [r3, #24]
 8006102:	68fb      	ldr	r3, [r7, #12]
 8006104:	681b      	ldr	r3, [r3, #0]
 8006106:	f042 0208 	orr.w	r2, r2, #8
 800610a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800610c:	68fb      	ldr	r3, [r7, #12]
 800610e:	681b      	ldr	r3, [r3, #0]
 8006110:	699a      	ldr	r2, [r3, #24]
 8006112:	68fb      	ldr	r3, [r7, #12]
 8006114:	681b      	ldr	r3, [r3, #0]
 8006116:	f022 0204 	bic.w	r2, r2, #4
 800611a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800611c:	68fb      	ldr	r3, [r7, #12]
 800611e:	681b      	ldr	r3, [r3, #0]
 8006120:	6999      	ldr	r1, [r3, #24]
 8006122:	68bb      	ldr	r3, [r7, #8]
 8006124:	691a      	ldr	r2, [r3, #16]
 8006126:	68fb      	ldr	r3, [r7, #12]
 8006128:	681b      	ldr	r3, [r3, #0]
 800612a:	430a      	orrs	r2, r1
 800612c:	619a      	str	r2, [r3, #24]
      break;
 800612e:	e064      	b.n	80061fa <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8006130:	68fb      	ldr	r3, [r7, #12]
 8006132:	681b      	ldr	r3, [r3, #0]
 8006134:	68b9      	ldr	r1, [r7, #8]
 8006136:	4618      	mov	r0, r3
 8006138:	f000 fa40 	bl	80065bc <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800613c:	68fb      	ldr	r3, [r7, #12]
 800613e:	681b      	ldr	r3, [r3, #0]
 8006140:	699a      	ldr	r2, [r3, #24]
 8006142:	68fb      	ldr	r3, [r7, #12]
 8006144:	681b      	ldr	r3, [r3, #0]
 8006146:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800614a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800614c:	68fb      	ldr	r3, [r7, #12]
 800614e:	681b      	ldr	r3, [r3, #0]
 8006150:	699a      	ldr	r2, [r3, #24]
 8006152:	68fb      	ldr	r3, [r7, #12]
 8006154:	681b      	ldr	r3, [r3, #0]
 8006156:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800615a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800615c:	68fb      	ldr	r3, [r7, #12]
 800615e:	681b      	ldr	r3, [r3, #0]
 8006160:	6999      	ldr	r1, [r3, #24]
 8006162:	68bb      	ldr	r3, [r7, #8]
 8006164:	691b      	ldr	r3, [r3, #16]
 8006166:	021a      	lsls	r2, r3, #8
 8006168:	68fb      	ldr	r3, [r7, #12]
 800616a:	681b      	ldr	r3, [r3, #0]
 800616c:	430a      	orrs	r2, r1
 800616e:	619a      	str	r2, [r3, #24]
      break;
 8006170:	e043      	b.n	80061fa <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8006172:	68fb      	ldr	r3, [r7, #12]
 8006174:	681b      	ldr	r3, [r3, #0]
 8006176:	68b9      	ldr	r1, [r7, #8]
 8006178:	4618      	mov	r0, r3
 800617a:	f000 fa93 	bl	80066a4 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800617e:	68fb      	ldr	r3, [r7, #12]
 8006180:	681b      	ldr	r3, [r3, #0]
 8006182:	69da      	ldr	r2, [r3, #28]
 8006184:	68fb      	ldr	r3, [r7, #12]
 8006186:	681b      	ldr	r3, [r3, #0]
 8006188:	f042 0208 	orr.w	r2, r2, #8
 800618c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800618e:	68fb      	ldr	r3, [r7, #12]
 8006190:	681b      	ldr	r3, [r3, #0]
 8006192:	69da      	ldr	r2, [r3, #28]
 8006194:	68fb      	ldr	r3, [r7, #12]
 8006196:	681b      	ldr	r3, [r3, #0]
 8006198:	f022 0204 	bic.w	r2, r2, #4
 800619c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800619e:	68fb      	ldr	r3, [r7, #12]
 80061a0:	681b      	ldr	r3, [r3, #0]
 80061a2:	69d9      	ldr	r1, [r3, #28]
 80061a4:	68bb      	ldr	r3, [r7, #8]
 80061a6:	691a      	ldr	r2, [r3, #16]
 80061a8:	68fb      	ldr	r3, [r7, #12]
 80061aa:	681b      	ldr	r3, [r3, #0]
 80061ac:	430a      	orrs	r2, r1
 80061ae:	61da      	str	r2, [r3, #28]
      break;
 80061b0:	e023      	b.n	80061fa <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80061b2:	68fb      	ldr	r3, [r7, #12]
 80061b4:	681b      	ldr	r3, [r3, #0]
 80061b6:	68b9      	ldr	r1, [r7, #8]
 80061b8:	4618      	mov	r0, r3
 80061ba:	f000 fae7 	bl	800678c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80061be:	68fb      	ldr	r3, [r7, #12]
 80061c0:	681b      	ldr	r3, [r3, #0]
 80061c2:	69da      	ldr	r2, [r3, #28]
 80061c4:	68fb      	ldr	r3, [r7, #12]
 80061c6:	681b      	ldr	r3, [r3, #0]
 80061c8:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80061cc:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80061ce:	68fb      	ldr	r3, [r7, #12]
 80061d0:	681b      	ldr	r3, [r3, #0]
 80061d2:	69da      	ldr	r2, [r3, #28]
 80061d4:	68fb      	ldr	r3, [r7, #12]
 80061d6:	681b      	ldr	r3, [r3, #0]
 80061d8:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80061dc:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80061de:	68fb      	ldr	r3, [r7, #12]
 80061e0:	681b      	ldr	r3, [r3, #0]
 80061e2:	69d9      	ldr	r1, [r3, #28]
 80061e4:	68bb      	ldr	r3, [r7, #8]
 80061e6:	691b      	ldr	r3, [r3, #16]
 80061e8:	021a      	lsls	r2, r3, #8
 80061ea:	68fb      	ldr	r3, [r7, #12]
 80061ec:	681b      	ldr	r3, [r3, #0]
 80061ee:	430a      	orrs	r2, r1
 80061f0:	61da      	str	r2, [r3, #28]
      break;
 80061f2:	e002      	b.n	80061fa <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 80061f4:	2301      	movs	r3, #1
 80061f6:	75fb      	strb	r3, [r7, #23]
      break;
 80061f8:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80061fa:	68fb      	ldr	r3, [r7, #12]
 80061fc:	2200      	movs	r2, #0
 80061fe:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8006202:	7dfb      	ldrb	r3, [r7, #23]
}
 8006204:	4618      	mov	r0, r3
 8006206:	3718      	adds	r7, #24
 8006208:	46bd      	mov	sp, r7
 800620a:	bd80      	pop	{r7, pc}

0800620c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800620c:	b580      	push	{r7, lr}
 800620e:	b084      	sub	sp, #16
 8006210:	af00      	add	r7, sp, #0
 8006212:	6078      	str	r0, [r7, #4]
 8006214:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8006216:	2300      	movs	r3, #0
 8006218:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800621a:	687b      	ldr	r3, [r7, #4]
 800621c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006220:	2b01      	cmp	r3, #1
 8006222:	d101      	bne.n	8006228 <HAL_TIM_ConfigClockSource+0x1c>
 8006224:	2302      	movs	r3, #2
 8006226:	e0b4      	b.n	8006392 <HAL_TIM_ConfigClockSource+0x186>
 8006228:	687b      	ldr	r3, [r7, #4]
 800622a:	2201      	movs	r2, #1
 800622c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8006230:	687b      	ldr	r3, [r7, #4]
 8006232:	2202      	movs	r2, #2
 8006234:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8006238:	687b      	ldr	r3, [r7, #4]
 800623a:	681b      	ldr	r3, [r3, #0]
 800623c:	689b      	ldr	r3, [r3, #8]
 800623e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8006240:	68bb      	ldr	r3, [r7, #8]
 8006242:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8006246:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006248:	68bb      	ldr	r3, [r7, #8]
 800624a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800624e:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8006250:	687b      	ldr	r3, [r7, #4]
 8006252:	681b      	ldr	r3, [r3, #0]
 8006254:	68ba      	ldr	r2, [r7, #8]
 8006256:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8006258:	683b      	ldr	r3, [r7, #0]
 800625a:	681b      	ldr	r3, [r3, #0]
 800625c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006260:	d03e      	beq.n	80062e0 <HAL_TIM_ConfigClockSource+0xd4>
 8006262:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006266:	f200 8087 	bhi.w	8006378 <HAL_TIM_ConfigClockSource+0x16c>
 800626a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800626e:	f000 8086 	beq.w	800637e <HAL_TIM_ConfigClockSource+0x172>
 8006272:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006276:	d87f      	bhi.n	8006378 <HAL_TIM_ConfigClockSource+0x16c>
 8006278:	2b70      	cmp	r3, #112	@ 0x70
 800627a:	d01a      	beq.n	80062b2 <HAL_TIM_ConfigClockSource+0xa6>
 800627c:	2b70      	cmp	r3, #112	@ 0x70
 800627e:	d87b      	bhi.n	8006378 <HAL_TIM_ConfigClockSource+0x16c>
 8006280:	2b60      	cmp	r3, #96	@ 0x60
 8006282:	d050      	beq.n	8006326 <HAL_TIM_ConfigClockSource+0x11a>
 8006284:	2b60      	cmp	r3, #96	@ 0x60
 8006286:	d877      	bhi.n	8006378 <HAL_TIM_ConfigClockSource+0x16c>
 8006288:	2b50      	cmp	r3, #80	@ 0x50
 800628a:	d03c      	beq.n	8006306 <HAL_TIM_ConfigClockSource+0xfa>
 800628c:	2b50      	cmp	r3, #80	@ 0x50
 800628e:	d873      	bhi.n	8006378 <HAL_TIM_ConfigClockSource+0x16c>
 8006290:	2b40      	cmp	r3, #64	@ 0x40
 8006292:	d058      	beq.n	8006346 <HAL_TIM_ConfigClockSource+0x13a>
 8006294:	2b40      	cmp	r3, #64	@ 0x40
 8006296:	d86f      	bhi.n	8006378 <HAL_TIM_ConfigClockSource+0x16c>
 8006298:	2b30      	cmp	r3, #48	@ 0x30
 800629a:	d064      	beq.n	8006366 <HAL_TIM_ConfigClockSource+0x15a>
 800629c:	2b30      	cmp	r3, #48	@ 0x30
 800629e:	d86b      	bhi.n	8006378 <HAL_TIM_ConfigClockSource+0x16c>
 80062a0:	2b20      	cmp	r3, #32
 80062a2:	d060      	beq.n	8006366 <HAL_TIM_ConfigClockSource+0x15a>
 80062a4:	2b20      	cmp	r3, #32
 80062a6:	d867      	bhi.n	8006378 <HAL_TIM_ConfigClockSource+0x16c>
 80062a8:	2b00      	cmp	r3, #0
 80062aa:	d05c      	beq.n	8006366 <HAL_TIM_ConfigClockSource+0x15a>
 80062ac:	2b10      	cmp	r3, #16
 80062ae:	d05a      	beq.n	8006366 <HAL_TIM_ConfigClockSource+0x15a>
 80062b0:	e062      	b.n	8006378 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80062b2:	687b      	ldr	r3, [r7, #4]
 80062b4:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80062b6:	683b      	ldr	r3, [r7, #0]
 80062b8:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80062ba:	683b      	ldr	r3, [r7, #0]
 80062bc:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80062be:	683b      	ldr	r3, [r7, #0]
 80062c0:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80062c2:	f000 fb2e 	bl	8006922 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80062c6:	687b      	ldr	r3, [r7, #4]
 80062c8:	681b      	ldr	r3, [r3, #0]
 80062ca:	689b      	ldr	r3, [r3, #8]
 80062cc:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80062ce:	68bb      	ldr	r3, [r7, #8]
 80062d0:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 80062d4:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80062d6:	687b      	ldr	r3, [r7, #4]
 80062d8:	681b      	ldr	r3, [r3, #0]
 80062da:	68ba      	ldr	r2, [r7, #8]
 80062dc:	609a      	str	r2, [r3, #8]
      break;
 80062de:	e04f      	b.n	8006380 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80062e0:	687b      	ldr	r3, [r7, #4]
 80062e2:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80062e4:	683b      	ldr	r3, [r7, #0]
 80062e6:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80062e8:	683b      	ldr	r3, [r7, #0]
 80062ea:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80062ec:	683b      	ldr	r3, [r7, #0]
 80062ee:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80062f0:	f000 fb17 	bl	8006922 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80062f4:	687b      	ldr	r3, [r7, #4]
 80062f6:	681b      	ldr	r3, [r3, #0]
 80062f8:	689a      	ldr	r2, [r3, #8]
 80062fa:	687b      	ldr	r3, [r7, #4]
 80062fc:	681b      	ldr	r3, [r3, #0]
 80062fe:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8006302:	609a      	str	r2, [r3, #8]
      break;
 8006304:	e03c      	b.n	8006380 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8006306:	687b      	ldr	r3, [r7, #4]
 8006308:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800630a:	683b      	ldr	r3, [r7, #0]
 800630c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800630e:	683b      	ldr	r3, [r7, #0]
 8006310:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8006312:	461a      	mov	r2, r3
 8006314:	f000 fa8e 	bl	8006834 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8006318:	687b      	ldr	r3, [r7, #4]
 800631a:	681b      	ldr	r3, [r3, #0]
 800631c:	2150      	movs	r1, #80	@ 0x50
 800631e:	4618      	mov	r0, r3
 8006320:	f000 fae5 	bl	80068ee <TIM_ITRx_SetConfig>
      break;
 8006324:	e02c      	b.n	8006380 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8006326:	687b      	ldr	r3, [r7, #4]
 8006328:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800632a:	683b      	ldr	r3, [r7, #0]
 800632c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800632e:	683b      	ldr	r3, [r7, #0]
 8006330:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8006332:	461a      	mov	r2, r3
 8006334:	f000 faac 	bl	8006890 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8006338:	687b      	ldr	r3, [r7, #4]
 800633a:	681b      	ldr	r3, [r3, #0]
 800633c:	2160      	movs	r1, #96	@ 0x60
 800633e:	4618      	mov	r0, r3
 8006340:	f000 fad5 	bl	80068ee <TIM_ITRx_SetConfig>
      break;
 8006344:	e01c      	b.n	8006380 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8006346:	687b      	ldr	r3, [r7, #4]
 8006348:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800634a:	683b      	ldr	r3, [r7, #0]
 800634c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800634e:	683b      	ldr	r3, [r7, #0]
 8006350:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8006352:	461a      	mov	r2, r3
 8006354:	f000 fa6e 	bl	8006834 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8006358:	687b      	ldr	r3, [r7, #4]
 800635a:	681b      	ldr	r3, [r3, #0]
 800635c:	2140      	movs	r1, #64	@ 0x40
 800635e:	4618      	mov	r0, r3
 8006360:	f000 fac5 	bl	80068ee <TIM_ITRx_SetConfig>
      break;
 8006364:	e00c      	b.n	8006380 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8006366:	687b      	ldr	r3, [r7, #4]
 8006368:	681a      	ldr	r2, [r3, #0]
 800636a:	683b      	ldr	r3, [r7, #0]
 800636c:	681b      	ldr	r3, [r3, #0]
 800636e:	4619      	mov	r1, r3
 8006370:	4610      	mov	r0, r2
 8006372:	f000 fabc 	bl	80068ee <TIM_ITRx_SetConfig>
      break;
 8006376:	e003      	b.n	8006380 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8006378:	2301      	movs	r3, #1
 800637a:	73fb      	strb	r3, [r7, #15]
      break;
 800637c:	e000      	b.n	8006380 <HAL_TIM_ConfigClockSource+0x174>
      break;
 800637e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8006380:	687b      	ldr	r3, [r7, #4]
 8006382:	2201      	movs	r2, #1
 8006384:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8006388:	687b      	ldr	r3, [r7, #4]
 800638a:	2200      	movs	r2, #0
 800638c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8006390:	7bfb      	ldrb	r3, [r7, #15]
}
 8006392:	4618      	mov	r0, r3
 8006394:	3710      	adds	r7, #16
 8006396:	46bd      	mov	sp, r7
 8006398:	bd80      	pop	{r7, pc}

0800639a <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800639a:	b480      	push	{r7}
 800639c:	b083      	sub	sp, #12
 800639e:	af00      	add	r7, sp, #0
 80063a0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80063a2:	bf00      	nop
 80063a4:	370c      	adds	r7, #12
 80063a6:	46bd      	mov	sp, r7
 80063a8:	bc80      	pop	{r7}
 80063aa:	4770      	bx	lr

080063ac <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80063ac:	b480      	push	{r7}
 80063ae:	b083      	sub	sp, #12
 80063b0:	af00      	add	r7, sp, #0
 80063b2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80063b4:	bf00      	nop
 80063b6:	370c      	adds	r7, #12
 80063b8:	46bd      	mov	sp, r7
 80063ba:	bc80      	pop	{r7}
 80063bc:	4770      	bx	lr

080063be <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80063be:	b480      	push	{r7}
 80063c0:	b083      	sub	sp, #12
 80063c2:	af00      	add	r7, sp, #0
 80063c4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80063c6:	bf00      	nop
 80063c8:	370c      	adds	r7, #12
 80063ca:	46bd      	mov	sp, r7
 80063cc:	bc80      	pop	{r7}
 80063ce:	4770      	bx	lr

080063d0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80063d0:	b480      	push	{r7}
 80063d2:	b085      	sub	sp, #20
 80063d4:	af00      	add	r7, sp, #0
 80063d6:	6078      	str	r0, [r7, #4]
 80063d8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80063da:	687b      	ldr	r3, [r7, #4]
 80063dc:	681b      	ldr	r3, [r3, #0]
 80063de:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80063e0:	687b      	ldr	r3, [r7, #4]
 80063e2:	4a39      	ldr	r2, [pc, #228]	@ (80064c8 <TIM_Base_SetConfig+0xf8>)
 80063e4:	4293      	cmp	r3, r2
 80063e6:	d013      	beq.n	8006410 <TIM_Base_SetConfig+0x40>
 80063e8:	687b      	ldr	r3, [r7, #4]
 80063ea:	4a38      	ldr	r2, [pc, #224]	@ (80064cc <TIM_Base_SetConfig+0xfc>)
 80063ec:	4293      	cmp	r3, r2
 80063ee:	d00f      	beq.n	8006410 <TIM_Base_SetConfig+0x40>
 80063f0:	687b      	ldr	r3, [r7, #4]
 80063f2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80063f6:	d00b      	beq.n	8006410 <TIM_Base_SetConfig+0x40>
 80063f8:	687b      	ldr	r3, [r7, #4]
 80063fa:	4a35      	ldr	r2, [pc, #212]	@ (80064d0 <TIM_Base_SetConfig+0x100>)
 80063fc:	4293      	cmp	r3, r2
 80063fe:	d007      	beq.n	8006410 <TIM_Base_SetConfig+0x40>
 8006400:	687b      	ldr	r3, [r7, #4]
 8006402:	4a34      	ldr	r2, [pc, #208]	@ (80064d4 <TIM_Base_SetConfig+0x104>)
 8006404:	4293      	cmp	r3, r2
 8006406:	d003      	beq.n	8006410 <TIM_Base_SetConfig+0x40>
 8006408:	687b      	ldr	r3, [r7, #4]
 800640a:	4a33      	ldr	r2, [pc, #204]	@ (80064d8 <TIM_Base_SetConfig+0x108>)
 800640c:	4293      	cmp	r3, r2
 800640e:	d108      	bne.n	8006422 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006410:	68fb      	ldr	r3, [r7, #12]
 8006412:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006416:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006418:	683b      	ldr	r3, [r7, #0]
 800641a:	685b      	ldr	r3, [r3, #4]
 800641c:	68fa      	ldr	r2, [r7, #12]
 800641e:	4313      	orrs	r3, r2
 8006420:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006422:	687b      	ldr	r3, [r7, #4]
 8006424:	4a28      	ldr	r2, [pc, #160]	@ (80064c8 <TIM_Base_SetConfig+0xf8>)
 8006426:	4293      	cmp	r3, r2
 8006428:	d013      	beq.n	8006452 <TIM_Base_SetConfig+0x82>
 800642a:	687b      	ldr	r3, [r7, #4]
 800642c:	4a27      	ldr	r2, [pc, #156]	@ (80064cc <TIM_Base_SetConfig+0xfc>)
 800642e:	4293      	cmp	r3, r2
 8006430:	d00f      	beq.n	8006452 <TIM_Base_SetConfig+0x82>
 8006432:	687b      	ldr	r3, [r7, #4]
 8006434:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006438:	d00b      	beq.n	8006452 <TIM_Base_SetConfig+0x82>
 800643a:	687b      	ldr	r3, [r7, #4]
 800643c:	4a24      	ldr	r2, [pc, #144]	@ (80064d0 <TIM_Base_SetConfig+0x100>)
 800643e:	4293      	cmp	r3, r2
 8006440:	d007      	beq.n	8006452 <TIM_Base_SetConfig+0x82>
 8006442:	687b      	ldr	r3, [r7, #4]
 8006444:	4a23      	ldr	r2, [pc, #140]	@ (80064d4 <TIM_Base_SetConfig+0x104>)
 8006446:	4293      	cmp	r3, r2
 8006448:	d003      	beq.n	8006452 <TIM_Base_SetConfig+0x82>
 800644a:	687b      	ldr	r3, [r7, #4]
 800644c:	4a22      	ldr	r2, [pc, #136]	@ (80064d8 <TIM_Base_SetConfig+0x108>)
 800644e:	4293      	cmp	r3, r2
 8006450:	d108      	bne.n	8006464 <TIM_Base_SetConfig+0x94>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8006452:	68fb      	ldr	r3, [r7, #12]
 8006454:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006458:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800645a:	683b      	ldr	r3, [r7, #0]
 800645c:	68db      	ldr	r3, [r3, #12]
 800645e:	68fa      	ldr	r2, [r7, #12]
 8006460:	4313      	orrs	r3, r2
 8006462:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006464:	68fb      	ldr	r3, [r7, #12]
 8006466:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800646a:	683b      	ldr	r3, [r7, #0]
 800646c:	695b      	ldr	r3, [r3, #20]
 800646e:	4313      	orrs	r3, r2
 8006470:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8006472:	687b      	ldr	r3, [r7, #4]
 8006474:	68fa      	ldr	r2, [r7, #12]
 8006476:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006478:	683b      	ldr	r3, [r7, #0]
 800647a:	689a      	ldr	r2, [r3, #8]
 800647c:	687b      	ldr	r3, [r7, #4]
 800647e:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006480:	683b      	ldr	r3, [r7, #0]
 8006482:	681a      	ldr	r2, [r3, #0]
 8006484:	687b      	ldr	r3, [r7, #4]
 8006486:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006488:	687b      	ldr	r3, [r7, #4]
 800648a:	4a0f      	ldr	r2, [pc, #60]	@ (80064c8 <TIM_Base_SetConfig+0xf8>)
 800648c:	4293      	cmp	r3, r2
 800648e:	d003      	beq.n	8006498 <TIM_Base_SetConfig+0xc8>
 8006490:	687b      	ldr	r3, [r7, #4]
 8006492:	4a0e      	ldr	r2, [pc, #56]	@ (80064cc <TIM_Base_SetConfig+0xfc>)
 8006494:	4293      	cmp	r3, r2
 8006496:	d103      	bne.n	80064a0 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006498:	683b      	ldr	r3, [r7, #0]
 800649a:	691a      	ldr	r2, [r3, #16]
 800649c:	687b      	ldr	r3, [r7, #4]
 800649e:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80064a0:	687b      	ldr	r3, [r7, #4]
 80064a2:	2201      	movs	r2, #1
 80064a4:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 80064a6:	687b      	ldr	r3, [r7, #4]
 80064a8:	691b      	ldr	r3, [r3, #16]
 80064aa:	f003 0301 	and.w	r3, r3, #1
 80064ae:	2b00      	cmp	r3, #0
 80064b0:	d005      	beq.n	80064be <TIM_Base_SetConfig+0xee>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 80064b2:	687b      	ldr	r3, [r7, #4]
 80064b4:	691b      	ldr	r3, [r3, #16]
 80064b6:	f023 0201 	bic.w	r2, r3, #1
 80064ba:	687b      	ldr	r3, [r7, #4]
 80064bc:	611a      	str	r2, [r3, #16]
  }
}
 80064be:	bf00      	nop
 80064c0:	3714      	adds	r7, #20
 80064c2:	46bd      	mov	sp, r7
 80064c4:	bc80      	pop	{r7}
 80064c6:	4770      	bx	lr
 80064c8:	40012c00 	.word	0x40012c00
 80064cc:	40013400 	.word	0x40013400
 80064d0:	40000400 	.word	0x40000400
 80064d4:	40000800 	.word	0x40000800
 80064d8:	40000c00 	.word	0x40000c00

080064dc <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80064dc:	b480      	push	{r7}
 80064de:	b087      	sub	sp, #28
 80064e0:	af00      	add	r7, sp, #0
 80064e2:	6078      	str	r0, [r7, #4]
 80064e4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80064e6:	687b      	ldr	r3, [r7, #4]
 80064e8:	6a1b      	ldr	r3, [r3, #32]
 80064ea:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80064ec:	687b      	ldr	r3, [r7, #4]
 80064ee:	6a1b      	ldr	r3, [r3, #32]
 80064f0:	f023 0201 	bic.w	r2, r3, #1
 80064f4:	687b      	ldr	r3, [r7, #4]
 80064f6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80064f8:	687b      	ldr	r3, [r7, #4]
 80064fa:	685b      	ldr	r3, [r3, #4]
 80064fc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80064fe:	687b      	ldr	r3, [r7, #4]
 8006500:	699b      	ldr	r3, [r3, #24]
 8006502:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8006504:	68fb      	ldr	r3, [r7, #12]
 8006506:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800650a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800650c:	68fb      	ldr	r3, [r7, #12]
 800650e:	f023 0303 	bic.w	r3, r3, #3
 8006512:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006514:	683b      	ldr	r3, [r7, #0]
 8006516:	681b      	ldr	r3, [r3, #0]
 8006518:	68fa      	ldr	r2, [r7, #12]
 800651a:	4313      	orrs	r3, r2
 800651c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800651e:	697b      	ldr	r3, [r7, #20]
 8006520:	f023 0302 	bic.w	r3, r3, #2
 8006524:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8006526:	683b      	ldr	r3, [r7, #0]
 8006528:	689b      	ldr	r3, [r3, #8]
 800652a:	697a      	ldr	r2, [r7, #20]
 800652c:	4313      	orrs	r3, r2
 800652e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8006530:	687b      	ldr	r3, [r7, #4]
 8006532:	4a20      	ldr	r2, [pc, #128]	@ (80065b4 <TIM_OC1_SetConfig+0xd8>)
 8006534:	4293      	cmp	r3, r2
 8006536:	d003      	beq.n	8006540 <TIM_OC1_SetConfig+0x64>
 8006538:	687b      	ldr	r3, [r7, #4]
 800653a:	4a1f      	ldr	r2, [pc, #124]	@ (80065b8 <TIM_OC1_SetConfig+0xdc>)
 800653c:	4293      	cmp	r3, r2
 800653e:	d10c      	bne.n	800655a <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8006540:	697b      	ldr	r3, [r7, #20]
 8006542:	f023 0308 	bic.w	r3, r3, #8
 8006546:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8006548:	683b      	ldr	r3, [r7, #0]
 800654a:	68db      	ldr	r3, [r3, #12]
 800654c:	697a      	ldr	r2, [r7, #20]
 800654e:	4313      	orrs	r3, r2
 8006550:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8006552:	697b      	ldr	r3, [r7, #20]
 8006554:	f023 0304 	bic.w	r3, r3, #4
 8006558:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800655a:	687b      	ldr	r3, [r7, #4]
 800655c:	4a15      	ldr	r2, [pc, #84]	@ (80065b4 <TIM_OC1_SetConfig+0xd8>)
 800655e:	4293      	cmp	r3, r2
 8006560:	d003      	beq.n	800656a <TIM_OC1_SetConfig+0x8e>
 8006562:	687b      	ldr	r3, [r7, #4]
 8006564:	4a14      	ldr	r2, [pc, #80]	@ (80065b8 <TIM_OC1_SetConfig+0xdc>)
 8006566:	4293      	cmp	r3, r2
 8006568:	d111      	bne.n	800658e <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800656a:	693b      	ldr	r3, [r7, #16]
 800656c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006570:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8006572:	693b      	ldr	r3, [r7, #16]
 8006574:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8006578:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800657a:	683b      	ldr	r3, [r7, #0]
 800657c:	695b      	ldr	r3, [r3, #20]
 800657e:	693a      	ldr	r2, [r7, #16]
 8006580:	4313      	orrs	r3, r2
 8006582:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8006584:	683b      	ldr	r3, [r7, #0]
 8006586:	699b      	ldr	r3, [r3, #24]
 8006588:	693a      	ldr	r2, [r7, #16]
 800658a:	4313      	orrs	r3, r2
 800658c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800658e:	687b      	ldr	r3, [r7, #4]
 8006590:	693a      	ldr	r2, [r7, #16]
 8006592:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006594:	687b      	ldr	r3, [r7, #4]
 8006596:	68fa      	ldr	r2, [r7, #12]
 8006598:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800659a:	683b      	ldr	r3, [r7, #0]
 800659c:	685a      	ldr	r2, [r3, #4]
 800659e:	687b      	ldr	r3, [r7, #4]
 80065a0:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80065a2:	687b      	ldr	r3, [r7, #4]
 80065a4:	697a      	ldr	r2, [r7, #20]
 80065a6:	621a      	str	r2, [r3, #32]
}
 80065a8:	bf00      	nop
 80065aa:	371c      	adds	r7, #28
 80065ac:	46bd      	mov	sp, r7
 80065ae:	bc80      	pop	{r7}
 80065b0:	4770      	bx	lr
 80065b2:	bf00      	nop
 80065b4:	40012c00 	.word	0x40012c00
 80065b8:	40013400 	.word	0x40013400

080065bc <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80065bc:	b480      	push	{r7}
 80065be:	b087      	sub	sp, #28
 80065c0:	af00      	add	r7, sp, #0
 80065c2:	6078      	str	r0, [r7, #4]
 80065c4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80065c6:	687b      	ldr	r3, [r7, #4]
 80065c8:	6a1b      	ldr	r3, [r3, #32]
 80065ca:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80065cc:	687b      	ldr	r3, [r7, #4]
 80065ce:	6a1b      	ldr	r3, [r3, #32]
 80065d0:	f023 0210 	bic.w	r2, r3, #16
 80065d4:	687b      	ldr	r3, [r7, #4]
 80065d6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80065d8:	687b      	ldr	r3, [r7, #4]
 80065da:	685b      	ldr	r3, [r3, #4]
 80065dc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80065de:	687b      	ldr	r3, [r7, #4]
 80065e0:	699b      	ldr	r3, [r3, #24]
 80065e2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80065e4:	68fb      	ldr	r3, [r7, #12]
 80065e6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80065ea:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80065ec:	68fb      	ldr	r3, [r7, #12]
 80065ee:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80065f2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80065f4:	683b      	ldr	r3, [r7, #0]
 80065f6:	681b      	ldr	r3, [r3, #0]
 80065f8:	021b      	lsls	r3, r3, #8
 80065fa:	68fa      	ldr	r2, [r7, #12]
 80065fc:	4313      	orrs	r3, r2
 80065fe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8006600:	697b      	ldr	r3, [r7, #20]
 8006602:	f023 0320 	bic.w	r3, r3, #32
 8006606:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8006608:	683b      	ldr	r3, [r7, #0]
 800660a:	689b      	ldr	r3, [r3, #8]
 800660c:	011b      	lsls	r3, r3, #4
 800660e:	697a      	ldr	r2, [r7, #20]
 8006610:	4313      	orrs	r3, r2
 8006612:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8006614:	687b      	ldr	r3, [r7, #4]
 8006616:	4a21      	ldr	r2, [pc, #132]	@ (800669c <TIM_OC2_SetConfig+0xe0>)
 8006618:	4293      	cmp	r3, r2
 800661a:	d003      	beq.n	8006624 <TIM_OC2_SetConfig+0x68>
 800661c:	687b      	ldr	r3, [r7, #4]
 800661e:	4a20      	ldr	r2, [pc, #128]	@ (80066a0 <TIM_OC2_SetConfig+0xe4>)
 8006620:	4293      	cmp	r3, r2
 8006622:	d10d      	bne.n	8006640 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8006624:	697b      	ldr	r3, [r7, #20]
 8006626:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800662a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800662c:	683b      	ldr	r3, [r7, #0]
 800662e:	68db      	ldr	r3, [r3, #12]
 8006630:	011b      	lsls	r3, r3, #4
 8006632:	697a      	ldr	r2, [r7, #20]
 8006634:	4313      	orrs	r3, r2
 8006636:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8006638:	697b      	ldr	r3, [r7, #20]
 800663a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800663e:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006640:	687b      	ldr	r3, [r7, #4]
 8006642:	4a16      	ldr	r2, [pc, #88]	@ (800669c <TIM_OC2_SetConfig+0xe0>)
 8006644:	4293      	cmp	r3, r2
 8006646:	d003      	beq.n	8006650 <TIM_OC2_SetConfig+0x94>
 8006648:	687b      	ldr	r3, [r7, #4]
 800664a:	4a15      	ldr	r2, [pc, #84]	@ (80066a0 <TIM_OC2_SetConfig+0xe4>)
 800664c:	4293      	cmp	r3, r2
 800664e:	d113      	bne.n	8006678 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8006650:	693b      	ldr	r3, [r7, #16]
 8006652:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8006656:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8006658:	693b      	ldr	r3, [r7, #16]
 800665a:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800665e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8006660:	683b      	ldr	r3, [r7, #0]
 8006662:	695b      	ldr	r3, [r3, #20]
 8006664:	009b      	lsls	r3, r3, #2
 8006666:	693a      	ldr	r2, [r7, #16]
 8006668:	4313      	orrs	r3, r2
 800666a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800666c:	683b      	ldr	r3, [r7, #0]
 800666e:	699b      	ldr	r3, [r3, #24]
 8006670:	009b      	lsls	r3, r3, #2
 8006672:	693a      	ldr	r2, [r7, #16]
 8006674:	4313      	orrs	r3, r2
 8006676:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006678:	687b      	ldr	r3, [r7, #4]
 800667a:	693a      	ldr	r2, [r7, #16]
 800667c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800667e:	687b      	ldr	r3, [r7, #4]
 8006680:	68fa      	ldr	r2, [r7, #12]
 8006682:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8006684:	683b      	ldr	r3, [r7, #0]
 8006686:	685a      	ldr	r2, [r3, #4]
 8006688:	687b      	ldr	r3, [r7, #4]
 800668a:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800668c:	687b      	ldr	r3, [r7, #4]
 800668e:	697a      	ldr	r2, [r7, #20]
 8006690:	621a      	str	r2, [r3, #32]
}
 8006692:	bf00      	nop
 8006694:	371c      	adds	r7, #28
 8006696:	46bd      	mov	sp, r7
 8006698:	bc80      	pop	{r7}
 800669a:	4770      	bx	lr
 800669c:	40012c00 	.word	0x40012c00
 80066a0:	40013400 	.word	0x40013400

080066a4 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80066a4:	b480      	push	{r7}
 80066a6:	b087      	sub	sp, #28
 80066a8:	af00      	add	r7, sp, #0
 80066aa:	6078      	str	r0, [r7, #4]
 80066ac:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80066ae:	687b      	ldr	r3, [r7, #4]
 80066b0:	6a1b      	ldr	r3, [r3, #32]
 80066b2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80066b4:	687b      	ldr	r3, [r7, #4]
 80066b6:	6a1b      	ldr	r3, [r3, #32]
 80066b8:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80066bc:	687b      	ldr	r3, [r7, #4]
 80066be:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80066c0:	687b      	ldr	r3, [r7, #4]
 80066c2:	685b      	ldr	r3, [r3, #4]
 80066c4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80066c6:	687b      	ldr	r3, [r7, #4]
 80066c8:	69db      	ldr	r3, [r3, #28]
 80066ca:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80066cc:	68fb      	ldr	r3, [r7, #12]
 80066ce:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80066d2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80066d4:	68fb      	ldr	r3, [r7, #12]
 80066d6:	f023 0303 	bic.w	r3, r3, #3
 80066da:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80066dc:	683b      	ldr	r3, [r7, #0]
 80066de:	681b      	ldr	r3, [r3, #0]
 80066e0:	68fa      	ldr	r2, [r7, #12]
 80066e2:	4313      	orrs	r3, r2
 80066e4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80066e6:	697b      	ldr	r3, [r7, #20]
 80066e8:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80066ec:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80066ee:	683b      	ldr	r3, [r7, #0]
 80066f0:	689b      	ldr	r3, [r3, #8]
 80066f2:	021b      	lsls	r3, r3, #8
 80066f4:	697a      	ldr	r2, [r7, #20]
 80066f6:	4313      	orrs	r3, r2
 80066f8:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80066fa:	687b      	ldr	r3, [r7, #4]
 80066fc:	4a21      	ldr	r2, [pc, #132]	@ (8006784 <TIM_OC3_SetConfig+0xe0>)
 80066fe:	4293      	cmp	r3, r2
 8006700:	d003      	beq.n	800670a <TIM_OC3_SetConfig+0x66>
 8006702:	687b      	ldr	r3, [r7, #4]
 8006704:	4a20      	ldr	r2, [pc, #128]	@ (8006788 <TIM_OC3_SetConfig+0xe4>)
 8006706:	4293      	cmp	r3, r2
 8006708:	d10d      	bne.n	8006726 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800670a:	697b      	ldr	r3, [r7, #20]
 800670c:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8006710:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8006712:	683b      	ldr	r3, [r7, #0]
 8006714:	68db      	ldr	r3, [r3, #12]
 8006716:	021b      	lsls	r3, r3, #8
 8006718:	697a      	ldr	r2, [r7, #20]
 800671a:	4313      	orrs	r3, r2
 800671c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800671e:	697b      	ldr	r3, [r7, #20]
 8006720:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8006724:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006726:	687b      	ldr	r3, [r7, #4]
 8006728:	4a16      	ldr	r2, [pc, #88]	@ (8006784 <TIM_OC3_SetConfig+0xe0>)
 800672a:	4293      	cmp	r3, r2
 800672c:	d003      	beq.n	8006736 <TIM_OC3_SetConfig+0x92>
 800672e:	687b      	ldr	r3, [r7, #4]
 8006730:	4a15      	ldr	r2, [pc, #84]	@ (8006788 <TIM_OC3_SetConfig+0xe4>)
 8006732:	4293      	cmp	r3, r2
 8006734:	d113      	bne.n	800675e <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8006736:	693b      	ldr	r3, [r7, #16]
 8006738:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800673c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800673e:	693b      	ldr	r3, [r7, #16]
 8006740:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8006744:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8006746:	683b      	ldr	r3, [r7, #0]
 8006748:	695b      	ldr	r3, [r3, #20]
 800674a:	011b      	lsls	r3, r3, #4
 800674c:	693a      	ldr	r2, [r7, #16]
 800674e:	4313      	orrs	r3, r2
 8006750:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8006752:	683b      	ldr	r3, [r7, #0]
 8006754:	699b      	ldr	r3, [r3, #24]
 8006756:	011b      	lsls	r3, r3, #4
 8006758:	693a      	ldr	r2, [r7, #16]
 800675a:	4313      	orrs	r3, r2
 800675c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800675e:	687b      	ldr	r3, [r7, #4]
 8006760:	693a      	ldr	r2, [r7, #16]
 8006762:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006764:	687b      	ldr	r3, [r7, #4]
 8006766:	68fa      	ldr	r2, [r7, #12]
 8006768:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800676a:	683b      	ldr	r3, [r7, #0]
 800676c:	685a      	ldr	r2, [r3, #4]
 800676e:	687b      	ldr	r3, [r7, #4]
 8006770:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006772:	687b      	ldr	r3, [r7, #4]
 8006774:	697a      	ldr	r2, [r7, #20]
 8006776:	621a      	str	r2, [r3, #32]
}
 8006778:	bf00      	nop
 800677a:	371c      	adds	r7, #28
 800677c:	46bd      	mov	sp, r7
 800677e:	bc80      	pop	{r7}
 8006780:	4770      	bx	lr
 8006782:	bf00      	nop
 8006784:	40012c00 	.word	0x40012c00
 8006788:	40013400 	.word	0x40013400

0800678c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800678c:	b480      	push	{r7}
 800678e:	b087      	sub	sp, #28
 8006790:	af00      	add	r7, sp, #0
 8006792:	6078      	str	r0, [r7, #4]
 8006794:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006796:	687b      	ldr	r3, [r7, #4]
 8006798:	6a1b      	ldr	r3, [r3, #32]
 800679a:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800679c:	687b      	ldr	r3, [r7, #4]
 800679e:	6a1b      	ldr	r3, [r3, #32]
 80067a0:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80067a4:	687b      	ldr	r3, [r7, #4]
 80067a6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80067a8:	687b      	ldr	r3, [r7, #4]
 80067aa:	685b      	ldr	r3, [r3, #4]
 80067ac:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80067ae:	687b      	ldr	r3, [r7, #4]
 80067b0:	69db      	ldr	r3, [r3, #28]
 80067b2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80067b4:	68fb      	ldr	r3, [r7, #12]
 80067b6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80067ba:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80067bc:	68fb      	ldr	r3, [r7, #12]
 80067be:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80067c2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80067c4:	683b      	ldr	r3, [r7, #0]
 80067c6:	681b      	ldr	r3, [r3, #0]
 80067c8:	021b      	lsls	r3, r3, #8
 80067ca:	68fa      	ldr	r2, [r7, #12]
 80067cc:	4313      	orrs	r3, r2
 80067ce:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80067d0:	693b      	ldr	r3, [r7, #16]
 80067d2:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80067d6:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80067d8:	683b      	ldr	r3, [r7, #0]
 80067da:	689b      	ldr	r3, [r3, #8]
 80067dc:	031b      	lsls	r3, r3, #12
 80067de:	693a      	ldr	r2, [r7, #16]
 80067e0:	4313      	orrs	r3, r2
 80067e2:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80067e4:	687b      	ldr	r3, [r7, #4]
 80067e6:	4a11      	ldr	r2, [pc, #68]	@ (800682c <TIM_OC4_SetConfig+0xa0>)
 80067e8:	4293      	cmp	r3, r2
 80067ea:	d003      	beq.n	80067f4 <TIM_OC4_SetConfig+0x68>
 80067ec:	687b      	ldr	r3, [r7, #4]
 80067ee:	4a10      	ldr	r2, [pc, #64]	@ (8006830 <TIM_OC4_SetConfig+0xa4>)
 80067f0:	4293      	cmp	r3, r2
 80067f2:	d109      	bne.n	8006808 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80067f4:	697b      	ldr	r3, [r7, #20]
 80067f6:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80067fa:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80067fc:	683b      	ldr	r3, [r7, #0]
 80067fe:	695b      	ldr	r3, [r3, #20]
 8006800:	019b      	lsls	r3, r3, #6
 8006802:	697a      	ldr	r2, [r7, #20]
 8006804:	4313      	orrs	r3, r2
 8006806:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006808:	687b      	ldr	r3, [r7, #4]
 800680a:	697a      	ldr	r2, [r7, #20]
 800680c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800680e:	687b      	ldr	r3, [r7, #4]
 8006810:	68fa      	ldr	r2, [r7, #12]
 8006812:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8006814:	683b      	ldr	r3, [r7, #0]
 8006816:	685a      	ldr	r2, [r3, #4]
 8006818:	687b      	ldr	r3, [r7, #4]
 800681a:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800681c:	687b      	ldr	r3, [r7, #4]
 800681e:	693a      	ldr	r2, [r7, #16]
 8006820:	621a      	str	r2, [r3, #32]
}
 8006822:	bf00      	nop
 8006824:	371c      	adds	r7, #28
 8006826:	46bd      	mov	sp, r7
 8006828:	bc80      	pop	{r7}
 800682a:	4770      	bx	lr
 800682c:	40012c00 	.word	0x40012c00
 8006830:	40013400 	.word	0x40013400

08006834 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006834:	b480      	push	{r7}
 8006836:	b087      	sub	sp, #28
 8006838:	af00      	add	r7, sp, #0
 800683a:	60f8      	str	r0, [r7, #12]
 800683c:	60b9      	str	r1, [r7, #8]
 800683e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8006840:	68fb      	ldr	r3, [r7, #12]
 8006842:	6a1b      	ldr	r3, [r3, #32]
 8006844:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006846:	68fb      	ldr	r3, [r7, #12]
 8006848:	6a1b      	ldr	r3, [r3, #32]
 800684a:	f023 0201 	bic.w	r2, r3, #1
 800684e:	68fb      	ldr	r3, [r7, #12]
 8006850:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006852:	68fb      	ldr	r3, [r7, #12]
 8006854:	699b      	ldr	r3, [r3, #24]
 8006856:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006858:	693b      	ldr	r3, [r7, #16]
 800685a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800685e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8006860:	687b      	ldr	r3, [r7, #4]
 8006862:	011b      	lsls	r3, r3, #4
 8006864:	693a      	ldr	r2, [r7, #16]
 8006866:	4313      	orrs	r3, r2
 8006868:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800686a:	697b      	ldr	r3, [r7, #20]
 800686c:	f023 030a 	bic.w	r3, r3, #10
 8006870:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8006872:	697a      	ldr	r2, [r7, #20]
 8006874:	68bb      	ldr	r3, [r7, #8]
 8006876:	4313      	orrs	r3, r2
 8006878:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800687a:	68fb      	ldr	r3, [r7, #12]
 800687c:	693a      	ldr	r2, [r7, #16]
 800687e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006880:	68fb      	ldr	r3, [r7, #12]
 8006882:	697a      	ldr	r2, [r7, #20]
 8006884:	621a      	str	r2, [r3, #32]
}
 8006886:	bf00      	nop
 8006888:	371c      	adds	r7, #28
 800688a:	46bd      	mov	sp, r7
 800688c:	bc80      	pop	{r7}
 800688e:	4770      	bx	lr

08006890 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006890:	b480      	push	{r7}
 8006892:	b087      	sub	sp, #28
 8006894:	af00      	add	r7, sp, #0
 8006896:	60f8      	str	r0, [r7, #12]
 8006898:	60b9      	str	r1, [r7, #8]
 800689a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800689c:	68fb      	ldr	r3, [r7, #12]
 800689e:	6a1b      	ldr	r3, [r3, #32]
 80068a0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80068a2:	68fb      	ldr	r3, [r7, #12]
 80068a4:	6a1b      	ldr	r3, [r3, #32]
 80068a6:	f023 0210 	bic.w	r2, r3, #16
 80068aa:	68fb      	ldr	r3, [r7, #12]
 80068ac:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80068ae:	68fb      	ldr	r3, [r7, #12]
 80068b0:	699b      	ldr	r3, [r3, #24]
 80068b2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80068b4:	693b      	ldr	r3, [r7, #16]
 80068b6:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80068ba:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80068bc:	687b      	ldr	r3, [r7, #4]
 80068be:	031b      	lsls	r3, r3, #12
 80068c0:	693a      	ldr	r2, [r7, #16]
 80068c2:	4313      	orrs	r3, r2
 80068c4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80068c6:	697b      	ldr	r3, [r7, #20]
 80068c8:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 80068cc:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 80068ce:	68bb      	ldr	r3, [r7, #8]
 80068d0:	011b      	lsls	r3, r3, #4
 80068d2:	697a      	ldr	r2, [r7, #20]
 80068d4:	4313      	orrs	r3, r2
 80068d6:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80068d8:	68fb      	ldr	r3, [r7, #12]
 80068da:	693a      	ldr	r2, [r7, #16]
 80068dc:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80068de:	68fb      	ldr	r3, [r7, #12]
 80068e0:	697a      	ldr	r2, [r7, #20]
 80068e2:	621a      	str	r2, [r3, #32]
}
 80068e4:	bf00      	nop
 80068e6:	371c      	adds	r7, #28
 80068e8:	46bd      	mov	sp, r7
 80068ea:	bc80      	pop	{r7}
 80068ec:	4770      	bx	lr

080068ee <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80068ee:	b480      	push	{r7}
 80068f0:	b085      	sub	sp, #20
 80068f2:	af00      	add	r7, sp, #0
 80068f4:	6078      	str	r0, [r7, #4]
 80068f6:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80068f8:	687b      	ldr	r3, [r7, #4]
 80068fa:	689b      	ldr	r3, [r3, #8]
 80068fc:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80068fe:	68fb      	ldr	r3, [r7, #12]
 8006900:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006904:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8006906:	683a      	ldr	r2, [r7, #0]
 8006908:	68fb      	ldr	r3, [r7, #12]
 800690a:	4313      	orrs	r3, r2
 800690c:	f043 0307 	orr.w	r3, r3, #7
 8006910:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006912:	687b      	ldr	r3, [r7, #4]
 8006914:	68fa      	ldr	r2, [r7, #12]
 8006916:	609a      	str	r2, [r3, #8]
}
 8006918:	bf00      	nop
 800691a:	3714      	adds	r7, #20
 800691c:	46bd      	mov	sp, r7
 800691e:	bc80      	pop	{r7}
 8006920:	4770      	bx	lr

08006922 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8006922:	b480      	push	{r7}
 8006924:	b087      	sub	sp, #28
 8006926:	af00      	add	r7, sp, #0
 8006928:	60f8      	str	r0, [r7, #12]
 800692a:	60b9      	str	r1, [r7, #8]
 800692c:	607a      	str	r2, [r7, #4]
 800692e:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8006930:	68fb      	ldr	r3, [r7, #12]
 8006932:	689b      	ldr	r3, [r3, #8]
 8006934:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006936:	697b      	ldr	r3, [r7, #20]
 8006938:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800693c:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800693e:	683b      	ldr	r3, [r7, #0]
 8006940:	021a      	lsls	r2, r3, #8
 8006942:	687b      	ldr	r3, [r7, #4]
 8006944:	431a      	orrs	r2, r3
 8006946:	68bb      	ldr	r3, [r7, #8]
 8006948:	4313      	orrs	r3, r2
 800694a:	697a      	ldr	r2, [r7, #20]
 800694c:	4313      	orrs	r3, r2
 800694e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006950:	68fb      	ldr	r3, [r7, #12]
 8006952:	697a      	ldr	r2, [r7, #20]
 8006954:	609a      	str	r2, [r3, #8]
}
 8006956:	bf00      	nop
 8006958:	371c      	adds	r7, #28
 800695a:	46bd      	mov	sp, r7
 800695c:	bc80      	pop	{r7}
 800695e:	4770      	bx	lr

08006960 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8006960:	b480      	push	{r7}
 8006962:	b087      	sub	sp, #28
 8006964:	af00      	add	r7, sp, #0
 8006966:	60f8      	str	r0, [r7, #12]
 8006968:	60b9      	str	r1, [r7, #8]
 800696a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800696c:	68bb      	ldr	r3, [r7, #8]
 800696e:	f003 031f 	and.w	r3, r3, #31
 8006972:	2201      	movs	r2, #1
 8006974:	fa02 f303 	lsl.w	r3, r2, r3
 8006978:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800697a:	68fb      	ldr	r3, [r7, #12]
 800697c:	6a1a      	ldr	r2, [r3, #32]
 800697e:	697b      	ldr	r3, [r7, #20]
 8006980:	43db      	mvns	r3, r3
 8006982:	401a      	ands	r2, r3
 8006984:	68fb      	ldr	r3, [r7, #12]
 8006986:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8006988:	68fb      	ldr	r3, [r7, #12]
 800698a:	6a1a      	ldr	r2, [r3, #32]
 800698c:	68bb      	ldr	r3, [r7, #8]
 800698e:	f003 031f 	and.w	r3, r3, #31
 8006992:	6879      	ldr	r1, [r7, #4]
 8006994:	fa01 f303 	lsl.w	r3, r1, r3
 8006998:	431a      	orrs	r2, r3
 800699a:	68fb      	ldr	r3, [r7, #12]
 800699c:	621a      	str	r2, [r3, #32]
}
 800699e:	bf00      	nop
 80069a0:	371c      	adds	r7, #28
 80069a2:	46bd      	mov	sp, r7
 80069a4:	bc80      	pop	{r7}
 80069a6:	4770      	bx	lr

080069a8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80069a8:	b480      	push	{r7}
 80069aa:	b085      	sub	sp, #20
 80069ac:	af00      	add	r7, sp, #0
 80069ae:	6078      	str	r0, [r7, #4]
 80069b0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80069b2:	687b      	ldr	r3, [r7, #4]
 80069b4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80069b8:	2b01      	cmp	r3, #1
 80069ba:	d101      	bne.n	80069c0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80069bc:	2302      	movs	r3, #2
 80069be:	e050      	b.n	8006a62 <HAL_TIMEx_MasterConfigSynchronization+0xba>
 80069c0:	687b      	ldr	r3, [r7, #4]
 80069c2:	2201      	movs	r2, #1
 80069c4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80069c8:	687b      	ldr	r3, [r7, #4]
 80069ca:	2202      	movs	r2, #2
 80069cc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80069d0:	687b      	ldr	r3, [r7, #4]
 80069d2:	681b      	ldr	r3, [r3, #0]
 80069d4:	685b      	ldr	r3, [r3, #4]
 80069d6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80069d8:	687b      	ldr	r3, [r7, #4]
 80069da:	681b      	ldr	r3, [r3, #0]
 80069dc:	689b      	ldr	r3, [r3, #8]
 80069de:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80069e0:	68fb      	ldr	r3, [r7, #12]
 80069e2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80069e6:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80069e8:	683b      	ldr	r3, [r7, #0]
 80069ea:	681b      	ldr	r3, [r3, #0]
 80069ec:	68fa      	ldr	r2, [r7, #12]
 80069ee:	4313      	orrs	r3, r2
 80069f0:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80069f2:	687b      	ldr	r3, [r7, #4]
 80069f4:	681b      	ldr	r3, [r3, #0]
 80069f6:	68fa      	ldr	r2, [r7, #12]
 80069f8:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80069fa:	687b      	ldr	r3, [r7, #4]
 80069fc:	681b      	ldr	r3, [r3, #0]
 80069fe:	4a1b      	ldr	r2, [pc, #108]	@ (8006a6c <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 8006a00:	4293      	cmp	r3, r2
 8006a02:	d018      	beq.n	8006a36 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8006a04:	687b      	ldr	r3, [r7, #4]
 8006a06:	681b      	ldr	r3, [r3, #0]
 8006a08:	4a19      	ldr	r2, [pc, #100]	@ (8006a70 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8006a0a:	4293      	cmp	r3, r2
 8006a0c:	d013      	beq.n	8006a36 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8006a0e:	687b      	ldr	r3, [r7, #4]
 8006a10:	681b      	ldr	r3, [r3, #0]
 8006a12:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006a16:	d00e      	beq.n	8006a36 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8006a18:	687b      	ldr	r3, [r7, #4]
 8006a1a:	681b      	ldr	r3, [r3, #0]
 8006a1c:	4a15      	ldr	r2, [pc, #84]	@ (8006a74 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8006a1e:	4293      	cmp	r3, r2
 8006a20:	d009      	beq.n	8006a36 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8006a22:	687b      	ldr	r3, [r7, #4]
 8006a24:	681b      	ldr	r3, [r3, #0]
 8006a26:	4a14      	ldr	r2, [pc, #80]	@ (8006a78 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8006a28:	4293      	cmp	r3, r2
 8006a2a:	d004      	beq.n	8006a36 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8006a2c:	687b      	ldr	r3, [r7, #4]
 8006a2e:	681b      	ldr	r3, [r3, #0]
 8006a30:	4a12      	ldr	r2, [pc, #72]	@ (8006a7c <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8006a32:	4293      	cmp	r3, r2
 8006a34:	d10c      	bne.n	8006a50 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8006a36:	68bb      	ldr	r3, [r7, #8]
 8006a38:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006a3c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8006a3e:	683b      	ldr	r3, [r7, #0]
 8006a40:	685b      	ldr	r3, [r3, #4]
 8006a42:	68ba      	ldr	r2, [r7, #8]
 8006a44:	4313      	orrs	r3, r2
 8006a46:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8006a48:	687b      	ldr	r3, [r7, #4]
 8006a4a:	681b      	ldr	r3, [r3, #0]
 8006a4c:	68ba      	ldr	r2, [r7, #8]
 8006a4e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8006a50:	687b      	ldr	r3, [r7, #4]
 8006a52:	2201      	movs	r2, #1
 8006a54:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8006a58:	687b      	ldr	r3, [r7, #4]
 8006a5a:	2200      	movs	r2, #0
 8006a5c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8006a60:	2300      	movs	r3, #0
}
 8006a62:	4618      	mov	r0, r3
 8006a64:	3714      	adds	r7, #20
 8006a66:	46bd      	mov	sp, r7
 8006a68:	bc80      	pop	{r7}
 8006a6a:	4770      	bx	lr
 8006a6c:	40012c00 	.word	0x40012c00
 8006a70:	40013400 	.word	0x40013400
 8006a74:	40000400 	.word	0x40000400
 8006a78:	40000800 	.word	0x40000800
 8006a7c:	40000c00 	.word	0x40000c00

08006a80 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8006a80:	b480      	push	{r7}
 8006a82:	b085      	sub	sp, #20
 8006a84:	af00      	add	r7, sp, #0
 8006a86:	6078      	str	r0, [r7, #4]
 8006a88:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8006a8a:	2300      	movs	r3, #0
 8006a8c:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8006a8e:	687b      	ldr	r3, [r7, #4]
 8006a90:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006a94:	2b01      	cmp	r3, #1
 8006a96:	d101      	bne.n	8006a9c <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8006a98:	2302      	movs	r3, #2
 8006a9a:	e03d      	b.n	8006b18 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 8006a9c:	687b      	ldr	r3, [r7, #4]
 8006a9e:	2201      	movs	r2, #1
 8006aa0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8006aa4:	68fb      	ldr	r3, [r7, #12]
 8006aa6:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 8006aaa:	683b      	ldr	r3, [r7, #0]
 8006aac:	68db      	ldr	r3, [r3, #12]
 8006aae:	4313      	orrs	r3, r2
 8006ab0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8006ab2:	68fb      	ldr	r3, [r7, #12]
 8006ab4:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8006ab8:	683b      	ldr	r3, [r7, #0]
 8006aba:	689b      	ldr	r3, [r3, #8]
 8006abc:	4313      	orrs	r3, r2
 8006abe:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8006ac0:	68fb      	ldr	r3, [r7, #12]
 8006ac2:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 8006ac6:	683b      	ldr	r3, [r7, #0]
 8006ac8:	685b      	ldr	r3, [r3, #4]
 8006aca:	4313      	orrs	r3, r2
 8006acc:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8006ace:	68fb      	ldr	r3, [r7, #12]
 8006ad0:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8006ad4:	683b      	ldr	r3, [r7, #0]
 8006ad6:	681b      	ldr	r3, [r3, #0]
 8006ad8:	4313      	orrs	r3, r2
 8006ada:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8006adc:	68fb      	ldr	r3, [r7, #12]
 8006ade:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8006ae2:	683b      	ldr	r3, [r7, #0]
 8006ae4:	691b      	ldr	r3, [r3, #16]
 8006ae6:	4313      	orrs	r3, r2
 8006ae8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8006aea:	68fb      	ldr	r3, [r7, #12]
 8006aec:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 8006af0:	683b      	ldr	r3, [r7, #0]
 8006af2:	695b      	ldr	r3, [r3, #20]
 8006af4:	4313      	orrs	r3, r2
 8006af6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8006af8:	68fb      	ldr	r3, [r7, #12]
 8006afa:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 8006afe:	683b      	ldr	r3, [r7, #0]
 8006b00:	69db      	ldr	r3, [r3, #28]
 8006b02:	4313      	orrs	r3, r2
 8006b04:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8006b06:	687b      	ldr	r3, [r7, #4]
 8006b08:	681b      	ldr	r3, [r3, #0]
 8006b0a:	68fa      	ldr	r2, [r7, #12]
 8006b0c:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 8006b0e:	687b      	ldr	r3, [r7, #4]
 8006b10:	2200      	movs	r2, #0
 8006b12:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8006b16:	2300      	movs	r3, #0
}
 8006b18:	4618      	mov	r0, r3
 8006b1a:	3714      	adds	r7, #20
 8006b1c:	46bd      	mov	sp, r7
 8006b1e:	bc80      	pop	{r7}
 8006b20:	4770      	bx	lr

08006b22 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8006b22:	b480      	push	{r7}
 8006b24:	b083      	sub	sp, #12
 8006b26:	af00      	add	r7, sp, #0
 8006b28:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8006b2a:	bf00      	nop
 8006b2c:	370c      	adds	r7, #12
 8006b2e:	46bd      	mov	sp, r7
 8006b30:	bc80      	pop	{r7}
 8006b32:	4770      	bx	lr

08006b34 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8006b34:	b480      	push	{r7}
 8006b36:	b083      	sub	sp, #12
 8006b38:	af00      	add	r7, sp, #0
 8006b3a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8006b3c:	bf00      	nop
 8006b3e:	370c      	adds	r7, #12
 8006b40:	46bd      	mov	sp, r7
 8006b42:	bc80      	pop	{r7}
 8006b44:	4770      	bx	lr

08006b46 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006b46:	b580      	push	{r7, lr}
 8006b48:	b082      	sub	sp, #8
 8006b4a:	af00      	add	r7, sp, #0
 8006b4c:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006b4e:	687b      	ldr	r3, [r7, #4]
 8006b50:	2b00      	cmp	r3, #0
 8006b52:	d101      	bne.n	8006b58 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006b54:	2301      	movs	r3, #1
 8006b56:	e042      	b.n	8006bde <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8006b58:	687b      	ldr	r3, [r7, #4]
 8006b5a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006b5e:	b2db      	uxtb	r3, r3
 8006b60:	2b00      	cmp	r3, #0
 8006b62:	d106      	bne.n	8006b72 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8006b64:	687b      	ldr	r3, [r7, #4]
 8006b66:	2200      	movs	r2, #0
 8006b68:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006b6c:	6878      	ldr	r0, [r7, #4]
 8006b6e:	f7fb fd47 	bl	8002600 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006b72:	687b      	ldr	r3, [r7, #4]
 8006b74:	2224      	movs	r2, #36	@ 0x24
 8006b76:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8006b7a:	687b      	ldr	r3, [r7, #4]
 8006b7c:	681b      	ldr	r3, [r3, #0]
 8006b7e:	68da      	ldr	r2, [r3, #12]
 8006b80:	687b      	ldr	r3, [r7, #4]
 8006b82:	681b      	ldr	r3, [r3, #0]
 8006b84:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8006b88:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8006b8a:	6878      	ldr	r0, [r7, #4]
 8006b8c:	f001 f806 	bl	8007b9c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006b90:	687b      	ldr	r3, [r7, #4]
 8006b92:	681b      	ldr	r3, [r3, #0]
 8006b94:	691a      	ldr	r2, [r3, #16]
 8006b96:	687b      	ldr	r3, [r7, #4]
 8006b98:	681b      	ldr	r3, [r3, #0]
 8006b9a:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8006b9e:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006ba0:	687b      	ldr	r3, [r7, #4]
 8006ba2:	681b      	ldr	r3, [r3, #0]
 8006ba4:	695a      	ldr	r2, [r3, #20]
 8006ba6:	687b      	ldr	r3, [r7, #4]
 8006ba8:	681b      	ldr	r3, [r3, #0]
 8006baa:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8006bae:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8006bb0:	687b      	ldr	r3, [r7, #4]
 8006bb2:	681b      	ldr	r3, [r3, #0]
 8006bb4:	68da      	ldr	r2, [r3, #12]
 8006bb6:	687b      	ldr	r3, [r7, #4]
 8006bb8:	681b      	ldr	r3, [r3, #0]
 8006bba:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8006bbe:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006bc0:	687b      	ldr	r3, [r7, #4]
 8006bc2:	2200      	movs	r2, #0
 8006bc4:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8006bc6:	687b      	ldr	r3, [r7, #4]
 8006bc8:	2220      	movs	r2, #32
 8006bca:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8006bce:	687b      	ldr	r3, [r7, #4]
 8006bd0:	2220      	movs	r2, #32
 8006bd2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006bd6:	687b      	ldr	r3, [r7, #4]
 8006bd8:	2200      	movs	r2, #0
 8006bda:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8006bdc:	2300      	movs	r3, #0
}
 8006bde:	4618      	mov	r0, r3
 8006be0:	3708      	adds	r7, #8
 8006be2:	46bd      	mov	sp, r7
 8006be4:	bd80      	pop	{r7, pc}

08006be6 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006be6:	b580      	push	{r7, lr}
 8006be8:	b08a      	sub	sp, #40	@ 0x28
 8006bea:	af02      	add	r7, sp, #8
 8006bec:	60f8      	str	r0, [r7, #12]
 8006bee:	60b9      	str	r1, [r7, #8]
 8006bf0:	603b      	str	r3, [r7, #0]
 8006bf2:	4613      	mov	r3, r2
 8006bf4:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8006bf6:	2300      	movs	r3, #0
 8006bf8:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8006bfa:	68fb      	ldr	r3, [r7, #12]
 8006bfc:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006c00:	b2db      	uxtb	r3, r3
 8006c02:	2b20      	cmp	r3, #32
 8006c04:	d175      	bne.n	8006cf2 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8006c06:	68bb      	ldr	r3, [r7, #8]
 8006c08:	2b00      	cmp	r3, #0
 8006c0a:	d002      	beq.n	8006c12 <HAL_UART_Transmit+0x2c>
 8006c0c:	88fb      	ldrh	r3, [r7, #6]
 8006c0e:	2b00      	cmp	r3, #0
 8006c10:	d101      	bne.n	8006c16 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8006c12:	2301      	movs	r3, #1
 8006c14:	e06e      	b.n	8006cf4 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006c16:	68fb      	ldr	r3, [r7, #12]
 8006c18:	2200      	movs	r2, #0
 8006c1a:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8006c1c:	68fb      	ldr	r3, [r7, #12]
 8006c1e:	2221      	movs	r2, #33	@ 0x21
 8006c20:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8006c24:	f7fb fdcc 	bl	80027c0 <HAL_GetTick>
 8006c28:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8006c2a:	68fb      	ldr	r3, [r7, #12]
 8006c2c:	88fa      	ldrh	r2, [r7, #6]
 8006c2e:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8006c30:	68fb      	ldr	r3, [r7, #12]
 8006c32:	88fa      	ldrh	r2, [r7, #6]
 8006c34:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006c36:	68fb      	ldr	r3, [r7, #12]
 8006c38:	689b      	ldr	r3, [r3, #8]
 8006c3a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006c3e:	d108      	bne.n	8006c52 <HAL_UART_Transmit+0x6c>
 8006c40:	68fb      	ldr	r3, [r7, #12]
 8006c42:	691b      	ldr	r3, [r3, #16]
 8006c44:	2b00      	cmp	r3, #0
 8006c46:	d104      	bne.n	8006c52 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8006c48:	2300      	movs	r3, #0
 8006c4a:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8006c4c:	68bb      	ldr	r3, [r7, #8]
 8006c4e:	61bb      	str	r3, [r7, #24]
 8006c50:	e003      	b.n	8006c5a <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8006c52:	68bb      	ldr	r3, [r7, #8]
 8006c54:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8006c56:	2300      	movs	r3, #0
 8006c58:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8006c5a:	e02e      	b.n	8006cba <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8006c5c:	683b      	ldr	r3, [r7, #0]
 8006c5e:	9300      	str	r3, [sp, #0]
 8006c60:	697b      	ldr	r3, [r7, #20]
 8006c62:	2200      	movs	r2, #0
 8006c64:	2180      	movs	r1, #128	@ 0x80
 8006c66:	68f8      	ldr	r0, [r7, #12]
 8006c68:	f000 fca9 	bl	80075be <UART_WaitOnFlagUntilTimeout>
 8006c6c:	4603      	mov	r3, r0
 8006c6e:	2b00      	cmp	r3, #0
 8006c70:	d005      	beq.n	8006c7e <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8006c72:	68fb      	ldr	r3, [r7, #12]
 8006c74:	2220      	movs	r2, #32
 8006c76:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8006c7a:	2303      	movs	r3, #3
 8006c7c:	e03a      	b.n	8006cf4 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8006c7e:	69fb      	ldr	r3, [r7, #28]
 8006c80:	2b00      	cmp	r3, #0
 8006c82:	d10b      	bne.n	8006c9c <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8006c84:	69bb      	ldr	r3, [r7, #24]
 8006c86:	881b      	ldrh	r3, [r3, #0]
 8006c88:	461a      	mov	r2, r3
 8006c8a:	68fb      	ldr	r3, [r7, #12]
 8006c8c:	681b      	ldr	r3, [r3, #0]
 8006c8e:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006c92:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8006c94:	69bb      	ldr	r3, [r7, #24]
 8006c96:	3302      	adds	r3, #2
 8006c98:	61bb      	str	r3, [r7, #24]
 8006c9a:	e007      	b.n	8006cac <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8006c9c:	69fb      	ldr	r3, [r7, #28]
 8006c9e:	781a      	ldrb	r2, [r3, #0]
 8006ca0:	68fb      	ldr	r3, [r7, #12]
 8006ca2:	681b      	ldr	r3, [r3, #0]
 8006ca4:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8006ca6:	69fb      	ldr	r3, [r7, #28]
 8006ca8:	3301      	adds	r3, #1
 8006caa:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8006cac:	68fb      	ldr	r3, [r7, #12]
 8006cae:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8006cb0:	b29b      	uxth	r3, r3
 8006cb2:	3b01      	subs	r3, #1
 8006cb4:	b29a      	uxth	r2, r3
 8006cb6:	68fb      	ldr	r3, [r7, #12]
 8006cb8:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8006cba:	68fb      	ldr	r3, [r7, #12]
 8006cbc:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8006cbe:	b29b      	uxth	r3, r3
 8006cc0:	2b00      	cmp	r3, #0
 8006cc2:	d1cb      	bne.n	8006c5c <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8006cc4:	683b      	ldr	r3, [r7, #0]
 8006cc6:	9300      	str	r3, [sp, #0]
 8006cc8:	697b      	ldr	r3, [r7, #20]
 8006cca:	2200      	movs	r2, #0
 8006ccc:	2140      	movs	r1, #64	@ 0x40
 8006cce:	68f8      	ldr	r0, [r7, #12]
 8006cd0:	f000 fc75 	bl	80075be <UART_WaitOnFlagUntilTimeout>
 8006cd4:	4603      	mov	r3, r0
 8006cd6:	2b00      	cmp	r3, #0
 8006cd8:	d005      	beq.n	8006ce6 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8006cda:	68fb      	ldr	r3, [r7, #12]
 8006cdc:	2220      	movs	r2, #32
 8006cde:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8006ce2:	2303      	movs	r3, #3
 8006ce4:	e006      	b.n	8006cf4 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8006ce6:	68fb      	ldr	r3, [r7, #12]
 8006ce8:	2220      	movs	r2, #32
 8006cea:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8006cee:	2300      	movs	r3, #0
 8006cf0:	e000      	b.n	8006cf4 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8006cf2:	2302      	movs	r3, #2
  }
}
 8006cf4:	4618      	mov	r0, r3
 8006cf6:	3720      	adds	r7, #32
 8006cf8:	46bd      	mov	sp, r7
 8006cfa:	bd80      	pop	{r7, pc}

08006cfc <HAL_UARTEx_ReceiveToIdle_IT>:
  * @param pData Pointer to data buffer (uint8_t or uint16_t data elements).
  * @param Size  Amount of data elements (uint8_t or uint16_t) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8006cfc:	b580      	push	{r7, lr}
 8006cfe:	b08c      	sub	sp, #48	@ 0x30
 8006d00:	af00      	add	r7, sp, #0
 8006d02:	60f8      	str	r0, [r7, #12]
 8006d04:	60b9      	str	r1, [r7, #8]
 8006d06:	4613      	mov	r3, r2
 8006d08:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8006d0a:	68fb      	ldr	r3, [r7, #12]
 8006d0c:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8006d10:	b2db      	uxtb	r3, r3
 8006d12:	2b20      	cmp	r3, #32
 8006d14:	d14a      	bne.n	8006dac <HAL_UARTEx_ReceiveToIdle_IT+0xb0>
  {
    if ((pData == NULL) || (Size == 0U))
 8006d16:	68bb      	ldr	r3, [r7, #8]
 8006d18:	2b00      	cmp	r3, #0
 8006d1a:	d002      	beq.n	8006d22 <HAL_UARTEx_ReceiveToIdle_IT+0x26>
 8006d1c:	88fb      	ldrh	r3, [r7, #6]
 8006d1e:	2b00      	cmp	r3, #0
 8006d20:	d101      	bne.n	8006d26 <HAL_UARTEx_ReceiveToIdle_IT+0x2a>
    {
      return HAL_ERROR;
 8006d22:	2301      	movs	r3, #1
 8006d24:	e043      	b.n	8006dae <HAL_UARTEx_ReceiveToIdle_IT+0xb2>
    }

    /* Set Reception type to reception till IDLE Event*/
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 8006d26:	68fb      	ldr	r3, [r7, #12]
 8006d28:	2201      	movs	r2, #1
 8006d2a:	631a      	str	r2, [r3, #48]	@ 0x30
    huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006d2c:	68fb      	ldr	r3, [r7, #12]
 8006d2e:	2200      	movs	r2, #0
 8006d30:	635a      	str	r2, [r3, #52]	@ 0x34

    status =  UART_Start_Receive_IT(huart, pData, Size);
 8006d32:	88fb      	ldrh	r3, [r7, #6]
 8006d34:	461a      	mov	r2, r3
 8006d36:	68b9      	ldr	r1, [r7, #8]
 8006d38:	68f8      	ldr	r0, [r7, #12]
 8006d3a:	f000 fc99 	bl	8007670 <UART_Start_Receive_IT>
 8006d3e:	4603      	mov	r3, r0
 8006d40:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

    /* Check Rx process has been successfully started */
    if (status == HAL_OK)
 8006d44:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8006d48:	2b00      	cmp	r3, #0
 8006d4a:	d12c      	bne.n	8006da6 <HAL_UARTEx_ReceiveToIdle_IT+0xaa>
    {
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006d4c:	68fb      	ldr	r3, [r7, #12]
 8006d4e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006d50:	2b01      	cmp	r3, #1
 8006d52:	d125      	bne.n	8006da0 <HAL_UARTEx_ReceiveToIdle_IT+0xa4>
      {
        __HAL_UART_CLEAR_IDLEFLAG(huart);
 8006d54:	2300      	movs	r3, #0
 8006d56:	613b      	str	r3, [r7, #16]
 8006d58:	68fb      	ldr	r3, [r7, #12]
 8006d5a:	681b      	ldr	r3, [r3, #0]
 8006d5c:	681b      	ldr	r3, [r3, #0]
 8006d5e:	613b      	str	r3, [r7, #16]
 8006d60:	68fb      	ldr	r3, [r7, #12]
 8006d62:	681b      	ldr	r3, [r3, #0]
 8006d64:	685b      	ldr	r3, [r3, #4]
 8006d66:	613b      	str	r3, [r7, #16]
 8006d68:	693b      	ldr	r3, [r7, #16]
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006d6a:	68fb      	ldr	r3, [r7, #12]
 8006d6c:	681b      	ldr	r3, [r3, #0]
 8006d6e:	330c      	adds	r3, #12
 8006d70:	61bb      	str	r3, [r7, #24]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006d72:	69bb      	ldr	r3, [r7, #24]
 8006d74:	e853 3f00 	ldrex	r3, [r3]
 8006d78:	617b      	str	r3, [r7, #20]
   return(result);
 8006d7a:	697b      	ldr	r3, [r7, #20]
 8006d7c:	f043 0310 	orr.w	r3, r3, #16
 8006d80:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006d82:	68fb      	ldr	r3, [r7, #12]
 8006d84:	681b      	ldr	r3, [r3, #0]
 8006d86:	330c      	adds	r3, #12
 8006d88:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8006d8a:	627a      	str	r2, [r7, #36]	@ 0x24
 8006d8c:	623b      	str	r3, [r7, #32]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006d8e:	6a39      	ldr	r1, [r7, #32]
 8006d90:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006d92:	e841 2300 	strex	r3, r2, [r1]
 8006d96:	61fb      	str	r3, [r7, #28]
   return(result);
 8006d98:	69fb      	ldr	r3, [r7, #28]
 8006d9a:	2b00      	cmp	r3, #0
 8006d9c:	d1e5      	bne.n	8006d6a <HAL_UARTEx_ReceiveToIdle_IT+0x6e>
 8006d9e:	e002      	b.n	8006da6 <HAL_UARTEx_ReceiveToIdle_IT+0xaa>
      {
        /* In case of errors already pending when reception is started,
           Interrupts may have already been raised and lead to reception abortion.
           (Overrun error for instance).
           In such case Reception Type has been reset to HAL_UART_RECEPTION_STANDARD. */
        status = HAL_ERROR;
 8006da0:	2301      	movs	r3, #1
 8006da2:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }

    return status;
 8006da6:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8006daa:	e000      	b.n	8006dae <HAL_UARTEx_ReceiveToIdle_IT+0xb2>
  }
  else
  {
    return HAL_BUSY;
 8006dac:	2302      	movs	r3, #2
  }
}
 8006dae:	4618      	mov	r0, r3
 8006db0:	3730      	adds	r7, #48	@ 0x30
 8006db2:	46bd      	mov	sp, r7
 8006db4:	bd80      	pop	{r7, pc}

08006db6 <HAL_UARTEx_ReceiveToIdle_DMA>:
  * @param pData Pointer to data buffer (uint8_t or uint16_t data elements).
  * @param Size  Amount of data elements (uint8_t or uint16_t) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8006db6:	b580      	push	{r7, lr}
 8006db8:	b08c      	sub	sp, #48	@ 0x30
 8006dba:	af00      	add	r7, sp, #0
 8006dbc:	60f8      	str	r0, [r7, #12]
 8006dbe:	60b9      	str	r1, [r7, #8]
 8006dc0:	4613      	mov	r3, r2
 8006dc2:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8006dc4:	68fb      	ldr	r3, [r7, #12]
 8006dc6:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8006dca:	b2db      	uxtb	r3, r3
 8006dcc:	2b20      	cmp	r3, #32
 8006dce:	d146      	bne.n	8006e5e <HAL_UARTEx_ReceiveToIdle_DMA+0xa8>
  {
    if ((pData == NULL) || (Size == 0U))
 8006dd0:	68bb      	ldr	r3, [r7, #8]
 8006dd2:	2b00      	cmp	r3, #0
 8006dd4:	d002      	beq.n	8006ddc <HAL_UARTEx_ReceiveToIdle_DMA+0x26>
 8006dd6:	88fb      	ldrh	r3, [r7, #6]
 8006dd8:	2b00      	cmp	r3, #0
 8006dda:	d101      	bne.n	8006de0 <HAL_UARTEx_ReceiveToIdle_DMA+0x2a>
    {
      return HAL_ERROR;
 8006ddc:	2301      	movs	r3, #1
 8006dde:	e03f      	b.n	8006e60 <HAL_UARTEx_ReceiveToIdle_DMA+0xaa>
    }

    /* Set Reception type to reception till IDLE Event*/
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 8006de0:	68fb      	ldr	r3, [r7, #12]
 8006de2:	2201      	movs	r2, #1
 8006de4:	631a      	str	r2, [r3, #48]	@ 0x30
    huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006de6:	68fb      	ldr	r3, [r7, #12]
 8006de8:	2200      	movs	r2, #0
 8006dea:	635a      	str	r2, [r3, #52]	@ 0x34

    status =  UART_Start_Receive_DMA(huart, pData, Size);
 8006dec:	88fb      	ldrh	r3, [r7, #6]
 8006dee:	461a      	mov	r2, r3
 8006df0:	68b9      	ldr	r1, [r7, #8]
 8006df2:	68f8      	ldr	r0, [r7, #12]
 8006df4:	f000 fc76 	bl	80076e4 <UART_Start_Receive_DMA>
 8006df8:	4603      	mov	r3, r0
 8006dfa:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

    /* Check Rx process has been successfully started */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006dfe:	68fb      	ldr	r3, [r7, #12]
 8006e00:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006e02:	2b01      	cmp	r3, #1
 8006e04:	d125      	bne.n	8006e52 <HAL_UARTEx_ReceiveToIdle_DMA+0x9c>
    {
      __HAL_UART_CLEAR_IDLEFLAG(huart);
 8006e06:	2300      	movs	r3, #0
 8006e08:	613b      	str	r3, [r7, #16]
 8006e0a:	68fb      	ldr	r3, [r7, #12]
 8006e0c:	681b      	ldr	r3, [r3, #0]
 8006e0e:	681b      	ldr	r3, [r3, #0]
 8006e10:	613b      	str	r3, [r7, #16]
 8006e12:	68fb      	ldr	r3, [r7, #12]
 8006e14:	681b      	ldr	r3, [r3, #0]
 8006e16:	685b      	ldr	r3, [r3, #4]
 8006e18:	613b      	str	r3, [r7, #16]
 8006e1a:	693b      	ldr	r3, [r7, #16]
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006e1c:	68fb      	ldr	r3, [r7, #12]
 8006e1e:	681b      	ldr	r3, [r3, #0]
 8006e20:	330c      	adds	r3, #12
 8006e22:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006e24:	69bb      	ldr	r3, [r7, #24]
 8006e26:	e853 3f00 	ldrex	r3, [r3]
 8006e2a:	617b      	str	r3, [r7, #20]
   return(result);
 8006e2c:	697b      	ldr	r3, [r7, #20]
 8006e2e:	f043 0310 	orr.w	r3, r3, #16
 8006e32:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006e34:	68fb      	ldr	r3, [r7, #12]
 8006e36:	681b      	ldr	r3, [r3, #0]
 8006e38:	330c      	adds	r3, #12
 8006e3a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8006e3c:	627a      	str	r2, [r7, #36]	@ 0x24
 8006e3e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006e40:	6a39      	ldr	r1, [r7, #32]
 8006e42:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006e44:	e841 2300 	strex	r3, r2, [r1]
 8006e48:	61fb      	str	r3, [r7, #28]
   return(result);
 8006e4a:	69fb      	ldr	r3, [r7, #28]
 8006e4c:	2b00      	cmp	r3, #0
 8006e4e:	d1e5      	bne.n	8006e1c <HAL_UARTEx_ReceiveToIdle_DMA+0x66>
 8006e50:	e002      	b.n	8006e58 <HAL_UARTEx_ReceiveToIdle_DMA+0xa2>
    {
      /* In case of errors already pending when reception is started,
         Interrupts may have already been raised and lead to reception abortion.
         (Overrun error for instance).
         In such case Reception Type has been reset to HAL_UART_RECEPTION_STANDARD. */
      status = HAL_ERROR;
 8006e52:	2301      	movs	r3, #1
 8006e54:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    }

    return status;
 8006e58:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8006e5c:	e000      	b.n	8006e60 <HAL_UARTEx_ReceiveToIdle_DMA+0xaa>
  }
  else
  {
    return HAL_BUSY;
 8006e5e:	2302      	movs	r3, #2
  }
}
 8006e60:	4618      	mov	r0, r3
 8006e62:	3730      	adds	r7, #48	@ 0x30
 8006e64:	46bd      	mov	sp, r7
 8006e66:	bd80      	pop	{r7, pc}

08006e68 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8006e68:	b580      	push	{r7, lr}
 8006e6a:	b0ba      	sub	sp, #232	@ 0xe8
 8006e6c:	af00      	add	r7, sp, #0
 8006e6e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8006e70:	687b      	ldr	r3, [r7, #4]
 8006e72:	681b      	ldr	r3, [r3, #0]
 8006e74:	681b      	ldr	r3, [r3, #0]
 8006e76:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8006e7a:	687b      	ldr	r3, [r7, #4]
 8006e7c:	681b      	ldr	r3, [r3, #0]
 8006e7e:	68db      	ldr	r3, [r3, #12]
 8006e80:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8006e84:	687b      	ldr	r3, [r7, #4]
 8006e86:	681b      	ldr	r3, [r3, #0]
 8006e88:	695b      	ldr	r3, [r3, #20]
 8006e8a:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 8006e8e:	2300      	movs	r3, #0
 8006e90:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8006e94:	2300      	movs	r3, #0
 8006e96:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8006e9a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006e9e:	f003 030f 	and.w	r3, r3, #15
 8006ea2:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 8006ea6:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8006eaa:	2b00      	cmp	r3, #0
 8006eac:	d10f      	bne.n	8006ece <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8006eae:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006eb2:	f003 0320 	and.w	r3, r3, #32
 8006eb6:	2b00      	cmp	r3, #0
 8006eb8:	d009      	beq.n	8006ece <HAL_UART_IRQHandler+0x66>
 8006eba:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006ebe:	f003 0320 	and.w	r3, r3, #32
 8006ec2:	2b00      	cmp	r3, #0
 8006ec4:	d003      	beq.n	8006ece <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8006ec6:	6878      	ldr	r0, [r7, #4]
 8006ec8:	f000 fdaa 	bl	8007a20 <UART_Receive_IT>
      return;
 8006ecc:	e25b      	b.n	8007386 <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8006ece:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8006ed2:	2b00      	cmp	r3, #0
 8006ed4:	f000 80de 	beq.w	8007094 <HAL_UART_IRQHandler+0x22c>
 8006ed8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006edc:	f003 0301 	and.w	r3, r3, #1
 8006ee0:	2b00      	cmp	r3, #0
 8006ee2:	d106      	bne.n	8006ef2 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8006ee4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006ee8:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8006eec:	2b00      	cmp	r3, #0
 8006eee:	f000 80d1 	beq.w	8007094 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8006ef2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006ef6:	f003 0301 	and.w	r3, r3, #1
 8006efa:	2b00      	cmp	r3, #0
 8006efc:	d00b      	beq.n	8006f16 <HAL_UART_IRQHandler+0xae>
 8006efe:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006f02:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006f06:	2b00      	cmp	r3, #0
 8006f08:	d005      	beq.n	8006f16 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8006f0a:	687b      	ldr	r3, [r7, #4]
 8006f0c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006f0e:	f043 0201 	orr.w	r2, r3, #1
 8006f12:	687b      	ldr	r3, [r7, #4]
 8006f14:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8006f16:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006f1a:	f003 0304 	and.w	r3, r3, #4
 8006f1e:	2b00      	cmp	r3, #0
 8006f20:	d00b      	beq.n	8006f3a <HAL_UART_IRQHandler+0xd2>
 8006f22:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006f26:	f003 0301 	and.w	r3, r3, #1
 8006f2a:	2b00      	cmp	r3, #0
 8006f2c:	d005      	beq.n	8006f3a <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8006f2e:	687b      	ldr	r3, [r7, #4]
 8006f30:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006f32:	f043 0202 	orr.w	r2, r3, #2
 8006f36:	687b      	ldr	r3, [r7, #4]
 8006f38:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8006f3a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006f3e:	f003 0302 	and.w	r3, r3, #2
 8006f42:	2b00      	cmp	r3, #0
 8006f44:	d00b      	beq.n	8006f5e <HAL_UART_IRQHandler+0xf6>
 8006f46:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006f4a:	f003 0301 	and.w	r3, r3, #1
 8006f4e:	2b00      	cmp	r3, #0
 8006f50:	d005      	beq.n	8006f5e <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8006f52:	687b      	ldr	r3, [r7, #4]
 8006f54:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006f56:	f043 0204 	orr.w	r2, r3, #4
 8006f5a:	687b      	ldr	r3, [r7, #4]
 8006f5c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8006f5e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006f62:	f003 0308 	and.w	r3, r3, #8
 8006f66:	2b00      	cmp	r3, #0
 8006f68:	d011      	beq.n	8006f8e <HAL_UART_IRQHandler+0x126>
 8006f6a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006f6e:	f003 0320 	and.w	r3, r3, #32
 8006f72:	2b00      	cmp	r3, #0
 8006f74:	d105      	bne.n	8006f82 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8006f76:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006f7a:	f003 0301 	and.w	r3, r3, #1
 8006f7e:	2b00      	cmp	r3, #0
 8006f80:	d005      	beq.n	8006f8e <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8006f82:	687b      	ldr	r3, [r7, #4]
 8006f84:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006f86:	f043 0208 	orr.w	r2, r3, #8
 8006f8a:	687b      	ldr	r3, [r7, #4]
 8006f8c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8006f8e:	687b      	ldr	r3, [r7, #4]
 8006f90:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006f92:	2b00      	cmp	r3, #0
 8006f94:	f000 81f2 	beq.w	800737c <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8006f98:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006f9c:	f003 0320 	and.w	r3, r3, #32
 8006fa0:	2b00      	cmp	r3, #0
 8006fa2:	d008      	beq.n	8006fb6 <HAL_UART_IRQHandler+0x14e>
 8006fa4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006fa8:	f003 0320 	and.w	r3, r3, #32
 8006fac:	2b00      	cmp	r3, #0
 8006fae:	d002      	beq.n	8006fb6 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8006fb0:	6878      	ldr	r0, [r7, #4]
 8006fb2:	f000 fd35 	bl	8007a20 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8006fb6:	687b      	ldr	r3, [r7, #4]
 8006fb8:	681b      	ldr	r3, [r3, #0]
 8006fba:	695b      	ldr	r3, [r3, #20]
 8006fbc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006fc0:	2b00      	cmp	r3, #0
 8006fc2:	bf14      	ite	ne
 8006fc4:	2301      	movne	r3, #1
 8006fc6:	2300      	moveq	r3, #0
 8006fc8:	b2db      	uxtb	r3, r3
 8006fca:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8006fce:	687b      	ldr	r3, [r7, #4]
 8006fd0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006fd2:	f003 0308 	and.w	r3, r3, #8
 8006fd6:	2b00      	cmp	r3, #0
 8006fd8:	d103      	bne.n	8006fe2 <HAL_UART_IRQHandler+0x17a>
 8006fda:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8006fde:	2b00      	cmp	r3, #0
 8006fe0:	d04f      	beq.n	8007082 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8006fe2:	6878      	ldr	r0, [r7, #4]
 8006fe4:	f000 fc3f 	bl	8007866 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006fe8:	687b      	ldr	r3, [r7, #4]
 8006fea:	681b      	ldr	r3, [r3, #0]
 8006fec:	695b      	ldr	r3, [r3, #20]
 8006fee:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006ff2:	2b00      	cmp	r3, #0
 8006ff4:	d041      	beq.n	800707a <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006ff6:	687b      	ldr	r3, [r7, #4]
 8006ff8:	681b      	ldr	r3, [r3, #0]
 8006ffa:	3314      	adds	r3, #20
 8006ffc:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007000:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8007004:	e853 3f00 	ldrex	r3, [r3]
 8007008:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 800700c:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8007010:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007014:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8007018:	687b      	ldr	r3, [r7, #4]
 800701a:	681b      	ldr	r3, [r3, #0]
 800701c:	3314      	adds	r3, #20
 800701e:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8007022:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8007026:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800702a:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800702e:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8007032:	e841 2300 	strex	r3, r2, [r1]
 8007036:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800703a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800703e:	2b00      	cmp	r3, #0
 8007040:	d1d9      	bne.n	8006ff6 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8007042:	687b      	ldr	r3, [r7, #4]
 8007044:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007046:	2b00      	cmp	r3, #0
 8007048:	d013      	beq.n	8007072 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800704a:	687b      	ldr	r3, [r7, #4]
 800704c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800704e:	4a7e      	ldr	r2, [pc, #504]	@ (8007248 <HAL_UART_IRQHandler+0x3e0>)
 8007050:	635a      	str	r2, [r3, #52]	@ 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8007052:	687b      	ldr	r3, [r7, #4]
 8007054:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007056:	4618      	mov	r0, r3
 8007058:	f7fd f884 	bl	8004164 <HAL_DMA_Abort_IT>
 800705c:	4603      	mov	r3, r0
 800705e:	2b00      	cmp	r3, #0
 8007060:	d016      	beq.n	8007090 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8007062:	687b      	ldr	r3, [r7, #4]
 8007064:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007066:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007068:	687a      	ldr	r2, [r7, #4]
 800706a:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 800706c:	4610      	mov	r0, r2
 800706e:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007070:	e00e      	b.n	8007090 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8007072:	6878      	ldr	r0, [r7, #4]
 8007074:	f002 fa2c 	bl	80094d0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007078:	e00a      	b.n	8007090 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800707a:	6878      	ldr	r0, [r7, #4]
 800707c:	f002 fa28 	bl	80094d0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007080:	e006      	b.n	8007090 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8007082:	6878      	ldr	r0, [r7, #4]
 8007084:	f002 fa24 	bl	80094d0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007088:	687b      	ldr	r3, [r7, #4]
 800708a:	2200      	movs	r2, #0
 800708c:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 800708e:	e175      	b.n	800737c <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007090:	bf00      	nop
    return;
 8007092:	e173      	b.n	800737c <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007094:	687b      	ldr	r3, [r7, #4]
 8007096:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007098:	2b01      	cmp	r3, #1
 800709a:	f040 814f 	bne.w	800733c <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 800709e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80070a2:	f003 0310 	and.w	r3, r3, #16
 80070a6:	2b00      	cmp	r3, #0
 80070a8:	f000 8148 	beq.w	800733c <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 80070ac:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80070b0:	f003 0310 	and.w	r3, r3, #16
 80070b4:	2b00      	cmp	r3, #0
 80070b6:	f000 8141 	beq.w	800733c <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 80070ba:	2300      	movs	r3, #0
 80070bc:	60bb      	str	r3, [r7, #8]
 80070be:	687b      	ldr	r3, [r7, #4]
 80070c0:	681b      	ldr	r3, [r3, #0]
 80070c2:	681b      	ldr	r3, [r3, #0]
 80070c4:	60bb      	str	r3, [r7, #8]
 80070c6:	687b      	ldr	r3, [r7, #4]
 80070c8:	681b      	ldr	r3, [r3, #0]
 80070ca:	685b      	ldr	r3, [r3, #4]
 80070cc:	60bb      	str	r3, [r7, #8]
 80070ce:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80070d0:	687b      	ldr	r3, [r7, #4]
 80070d2:	681b      	ldr	r3, [r3, #0]
 80070d4:	695b      	ldr	r3, [r3, #20]
 80070d6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80070da:	2b00      	cmp	r3, #0
 80070dc:	f000 80b6 	beq.w	800724c <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80070e0:	687b      	ldr	r3, [r7, #4]
 80070e2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80070e4:	681b      	ldr	r3, [r3, #0]
 80070e6:	685b      	ldr	r3, [r3, #4]
 80070e8:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 80070ec:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 80070f0:	2b00      	cmp	r3, #0
 80070f2:	f000 8145 	beq.w	8007380 <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80070f6:	687b      	ldr	r3, [r7, #4]
 80070f8:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80070fa:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80070fe:	429a      	cmp	r2, r3
 8007100:	f080 813e 	bcs.w	8007380 <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8007104:	687b      	ldr	r3, [r7, #4]
 8007106:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800710a:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800710c:	687b      	ldr	r3, [r7, #4]
 800710e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007110:	699b      	ldr	r3, [r3, #24]
 8007112:	2b20      	cmp	r3, #32
 8007114:	f000 8088 	beq.w	8007228 <HAL_UART_IRQHandler+0x3c0>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8007118:	687b      	ldr	r3, [r7, #4]
 800711a:	681b      	ldr	r3, [r3, #0]
 800711c:	330c      	adds	r3, #12
 800711e:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007122:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8007126:	e853 3f00 	ldrex	r3, [r3]
 800712a:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 800712e:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8007132:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8007136:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800713a:	687b      	ldr	r3, [r7, #4]
 800713c:	681b      	ldr	r3, [r3, #0]
 800713e:	330c      	adds	r3, #12
 8007140:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8007144:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8007148:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800714c:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8007150:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8007154:	e841 2300 	strex	r3, r2, [r1]
 8007158:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 800715c:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8007160:	2b00      	cmp	r3, #0
 8007162:	d1d9      	bne.n	8007118 <HAL_UART_IRQHandler+0x2b0>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007164:	687b      	ldr	r3, [r7, #4]
 8007166:	681b      	ldr	r3, [r3, #0]
 8007168:	3314      	adds	r3, #20
 800716a:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800716c:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800716e:	e853 3f00 	ldrex	r3, [r3]
 8007172:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8007174:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8007176:	f023 0301 	bic.w	r3, r3, #1
 800717a:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800717e:	687b      	ldr	r3, [r7, #4]
 8007180:	681b      	ldr	r3, [r3, #0]
 8007182:	3314      	adds	r3, #20
 8007184:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8007188:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800718c:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800718e:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8007190:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8007194:	e841 2300 	strex	r3, r2, [r1]
 8007198:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800719a:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800719c:	2b00      	cmp	r3, #0
 800719e:	d1e1      	bne.n	8007164 <HAL_UART_IRQHandler+0x2fc>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80071a0:	687b      	ldr	r3, [r7, #4]
 80071a2:	681b      	ldr	r3, [r3, #0]
 80071a4:	3314      	adds	r3, #20
 80071a6:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80071a8:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80071aa:	e853 3f00 	ldrex	r3, [r3]
 80071ae:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 80071b0:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80071b2:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80071b6:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80071ba:	687b      	ldr	r3, [r7, #4]
 80071bc:	681b      	ldr	r3, [r3, #0]
 80071be:	3314      	adds	r3, #20
 80071c0:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 80071c4:	66fa      	str	r2, [r7, #108]	@ 0x6c
 80071c6:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80071c8:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 80071ca:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80071cc:	e841 2300 	strex	r3, r2, [r1]
 80071d0:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 80071d2:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80071d4:	2b00      	cmp	r3, #0
 80071d6:	d1e3      	bne.n	80071a0 <HAL_UART_IRQHandler+0x338>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80071d8:	687b      	ldr	r3, [r7, #4]
 80071da:	2220      	movs	r2, #32
 80071dc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80071e0:	687b      	ldr	r3, [r7, #4]
 80071e2:	2200      	movs	r2, #0
 80071e4:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80071e6:	687b      	ldr	r3, [r7, #4]
 80071e8:	681b      	ldr	r3, [r3, #0]
 80071ea:	330c      	adds	r3, #12
 80071ec:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80071ee:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80071f0:	e853 3f00 	ldrex	r3, [r3]
 80071f4:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80071f6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80071f8:	f023 0310 	bic.w	r3, r3, #16
 80071fc:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8007200:	687b      	ldr	r3, [r7, #4]
 8007202:	681b      	ldr	r3, [r3, #0]
 8007204:	330c      	adds	r3, #12
 8007206:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 800720a:	65ba      	str	r2, [r7, #88]	@ 0x58
 800720c:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800720e:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8007210:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8007212:	e841 2300 	strex	r3, r2, [r1]
 8007216:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8007218:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800721a:	2b00      	cmp	r3, #0
 800721c:	d1e3      	bne.n	80071e6 <HAL_UART_IRQHandler+0x37e>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800721e:	687b      	ldr	r3, [r7, #4]
 8007220:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007222:	4618      	mov	r0, r3
 8007224:	f7fc ff62 	bl	80040ec <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8007228:	687b      	ldr	r3, [r7, #4]
 800722a:	2202      	movs	r2, #2
 800722c:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800722e:	687b      	ldr	r3, [r7, #4]
 8007230:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8007232:	687b      	ldr	r3, [r7, #4]
 8007234:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8007236:	b29b      	uxth	r3, r3
 8007238:	1ad3      	subs	r3, r2, r3
 800723a:	b29b      	uxth	r3, r3
 800723c:	4619      	mov	r1, r3
 800723e:	6878      	ldr	r0, [r7, #4]
 8007240:	f002 f90a 	bl	8009458 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8007244:	e09c      	b.n	8007380 <HAL_UART_IRQHandler+0x518>
 8007246:	bf00      	nop
 8007248:	0800792b 	.word	0x0800792b
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800724c:	687b      	ldr	r3, [r7, #4]
 800724e:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8007250:	687b      	ldr	r3, [r7, #4]
 8007252:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8007254:	b29b      	uxth	r3, r3
 8007256:	1ad3      	subs	r3, r2, r3
 8007258:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 800725c:	687b      	ldr	r3, [r7, #4]
 800725e:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8007260:	b29b      	uxth	r3, r3
 8007262:	2b00      	cmp	r3, #0
 8007264:	f000 808e 	beq.w	8007384 <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 8007268:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800726c:	2b00      	cmp	r3, #0
 800726e:	f000 8089 	beq.w	8007384 <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007272:	687b      	ldr	r3, [r7, #4]
 8007274:	681b      	ldr	r3, [r3, #0]
 8007276:	330c      	adds	r3, #12
 8007278:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800727a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800727c:	e853 3f00 	ldrex	r3, [r3]
 8007280:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8007282:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007284:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8007288:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800728c:	687b      	ldr	r3, [r7, #4]
 800728e:	681b      	ldr	r3, [r3, #0]
 8007290:	330c      	adds	r3, #12
 8007292:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 8007296:	647a      	str	r2, [r7, #68]	@ 0x44
 8007298:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800729a:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800729c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800729e:	e841 2300 	strex	r3, r2, [r1]
 80072a2:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80072a4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80072a6:	2b00      	cmp	r3, #0
 80072a8:	d1e3      	bne.n	8007272 <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80072aa:	687b      	ldr	r3, [r7, #4]
 80072ac:	681b      	ldr	r3, [r3, #0]
 80072ae:	3314      	adds	r3, #20
 80072b0:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80072b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80072b4:	e853 3f00 	ldrex	r3, [r3]
 80072b8:	623b      	str	r3, [r7, #32]
   return(result);
 80072ba:	6a3b      	ldr	r3, [r7, #32]
 80072bc:	f023 0301 	bic.w	r3, r3, #1
 80072c0:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 80072c4:	687b      	ldr	r3, [r7, #4]
 80072c6:	681b      	ldr	r3, [r3, #0]
 80072c8:	3314      	adds	r3, #20
 80072ca:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 80072ce:	633a      	str	r2, [r7, #48]	@ 0x30
 80072d0:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80072d2:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80072d4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80072d6:	e841 2300 	strex	r3, r2, [r1]
 80072da:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80072dc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80072de:	2b00      	cmp	r3, #0
 80072e0:	d1e3      	bne.n	80072aa <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80072e2:	687b      	ldr	r3, [r7, #4]
 80072e4:	2220      	movs	r2, #32
 80072e6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80072ea:	687b      	ldr	r3, [r7, #4]
 80072ec:	2200      	movs	r2, #0
 80072ee:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80072f0:	687b      	ldr	r3, [r7, #4]
 80072f2:	681b      	ldr	r3, [r3, #0]
 80072f4:	330c      	adds	r3, #12
 80072f6:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80072f8:	693b      	ldr	r3, [r7, #16]
 80072fa:	e853 3f00 	ldrex	r3, [r3]
 80072fe:	60fb      	str	r3, [r7, #12]
   return(result);
 8007300:	68fb      	ldr	r3, [r7, #12]
 8007302:	f023 0310 	bic.w	r3, r3, #16
 8007306:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800730a:	687b      	ldr	r3, [r7, #4]
 800730c:	681b      	ldr	r3, [r3, #0]
 800730e:	330c      	adds	r3, #12
 8007310:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8007314:	61fa      	str	r2, [r7, #28]
 8007316:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007318:	69b9      	ldr	r1, [r7, #24]
 800731a:	69fa      	ldr	r2, [r7, #28]
 800731c:	e841 2300 	strex	r3, r2, [r1]
 8007320:	617b      	str	r3, [r7, #20]
   return(result);
 8007322:	697b      	ldr	r3, [r7, #20]
 8007324:	2b00      	cmp	r3, #0
 8007326:	d1e3      	bne.n	80072f0 <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8007328:	687b      	ldr	r3, [r7, #4]
 800732a:	2202      	movs	r2, #2
 800732c:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800732e:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8007332:	4619      	mov	r1, r3
 8007334:	6878      	ldr	r0, [r7, #4]
 8007336:	f002 f88f 	bl	8009458 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800733a:	e023      	b.n	8007384 <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800733c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007340:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007344:	2b00      	cmp	r3, #0
 8007346:	d009      	beq.n	800735c <HAL_UART_IRQHandler+0x4f4>
 8007348:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800734c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007350:	2b00      	cmp	r3, #0
 8007352:	d003      	beq.n	800735c <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 8007354:	6878      	ldr	r0, [r7, #4]
 8007356:	f000 fafc 	bl	8007952 <UART_Transmit_IT>
    return;
 800735a:	e014      	b.n	8007386 <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800735c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007360:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007364:	2b00      	cmp	r3, #0
 8007366:	d00e      	beq.n	8007386 <HAL_UART_IRQHandler+0x51e>
 8007368:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800736c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007370:	2b00      	cmp	r3, #0
 8007372:	d008      	beq.n	8007386 <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 8007374:	6878      	ldr	r0, [r7, #4]
 8007376:	f000 fb3b 	bl	80079f0 <UART_EndTransmit_IT>
    return;
 800737a:	e004      	b.n	8007386 <HAL_UART_IRQHandler+0x51e>
    return;
 800737c:	bf00      	nop
 800737e:	e002      	b.n	8007386 <HAL_UART_IRQHandler+0x51e>
      return;
 8007380:	bf00      	nop
 8007382:	e000      	b.n	8007386 <HAL_UART_IRQHandler+0x51e>
      return;
 8007384:	bf00      	nop
  }
}
 8007386:	37e8      	adds	r7, #232	@ 0xe8
 8007388:	46bd      	mov	sp, r7
 800738a:	bd80      	pop	{r7, pc}

0800738c <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800738c:	b480      	push	{r7}
 800738e:	b083      	sub	sp, #12
 8007390:	af00      	add	r7, sp, #0
 8007392:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8007394:	bf00      	nop
 8007396:	370c      	adds	r7, #12
 8007398:	46bd      	mov	sp, r7
 800739a:	bc80      	pop	{r7}
 800739c:	4770      	bx	lr

0800739e <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 800739e:	b480      	push	{r7}
 80073a0:	b083      	sub	sp, #12
 80073a2:	af00      	add	r7, sp, #0
 80073a4:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 80073a6:	bf00      	nop
 80073a8:	370c      	adds	r7, #12
 80073aa:	46bd      	mov	sp, r7
 80073ac:	bc80      	pop	{r7}
 80073ae:	4770      	bx	lr

080073b0 <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 80073b0:	b480      	push	{r7}
 80073b2:	b083      	sub	sp, #12
 80073b4:	af00      	add	r7, sp, #0
 80073b6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 80073b8:	bf00      	nop
 80073ba:	370c      	adds	r7, #12
 80073bc:	46bd      	mov	sp, r7
 80073be:	bc80      	pop	{r7}
 80073c0:	4770      	bx	lr

080073c2 <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 80073c2:	b580      	push	{r7, lr}
 80073c4:	b09c      	sub	sp, #112	@ 0x70
 80073c6:	af00      	add	r7, sp, #0
 80073c8:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80073ca:	687b      	ldr	r3, [r7, #4]
 80073cc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80073ce:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* DMA Normal mode*/
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80073d0:	687b      	ldr	r3, [r7, #4]
 80073d2:	681b      	ldr	r3, [r3, #0]
 80073d4:	681b      	ldr	r3, [r3, #0]
 80073d6:	f003 0320 	and.w	r3, r3, #32
 80073da:	2b00      	cmp	r3, #0
 80073dc:	d172      	bne.n	80074c4 <UART_DMAReceiveCplt+0x102>
  {
    huart->RxXferCount = 0U;
 80073de:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80073e0:	2200      	movs	r2, #0
 80073e2:	85da      	strh	r2, [r3, #46]	@ 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80073e4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80073e6:	681b      	ldr	r3, [r3, #0]
 80073e8:	330c      	adds	r3, #12
 80073ea:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80073ec:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80073ee:	e853 3f00 	ldrex	r3, [r3]
 80073f2:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80073f4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80073f6:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80073fa:	66bb      	str	r3, [r7, #104]	@ 0x68
 80073fc:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80073fe:	681b      	ldr	r3, [r3, #0]
 8007400:	330c      	adds	r3, #12
 8007402:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8007404:	65ba      	str	r2, [r7, #88]	@ 0x58
 8007406:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007408:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800740a:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800740c:	e841 2300 	strex	r3, r2, [r1]
 8007410:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8007412:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007414:	2b00      	cmp	r3, #0
 8007416:	d1e5      	bne.n	80073e4 <UART_DMAReceiveCplt+0x22>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007418:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800741a:	681b      	ldr	r3, [r3, #0]
 800741c:	3314      	adds	r3, #20
 800741e:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007420:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007422:	e853 3f00 	ldrex	r3, [r3]
 8007426:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8007428:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800742a:	f023 0301 	bic.w	r3, r3, #1
 800742e:	667b      	str	r3, [r7, #100]	@ 0x64
 8007430:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007432:	681b      	ldr	r3, [r3, #0]
 8007434:	3314      	adds	r3, #20
 8007436:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8007438:	647a      	str	r2, [r7, #68]	@ 0x44
 800743a:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800743c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800743e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8007440:	e841 2300 	strex	r3, r2, [r1]
 8007444:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8007446:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007448:	2b00      	cmp	r3, #0
 800744a:	d1e5      	bne.n	8007418 <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800744c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800744e:	681b      	ldr	r3, [r3, #0]
 8007450:	3314      	adds	r3, #20
 8007452:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007454:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007456:	e853 3f00 	ldrex	r3, [r3]
 800745a:	623b      	str	r3, [r7, #32]
   return(result);
 800745c:	6a3b      	ldr	r3, [r7, #32]
 800745e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007462:	663b      	str	r3, [r7, #96]	@ 0x60
 8007464:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007466:	681b      	ldr	r3, [r3, #0]
 8007468:	3314      	adds	r3, #20
 800746a:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800746c:	633a      	str	r2, [r7, #48]	@ 0x30
 800746e:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007470:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8007472:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007474:	e841 2300 	strex	r3, r2, [r1]
 8007478:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800747a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800747c:	2b00      	cmp	r3, #0
 800747e:	d1e5      	bne.n	800744c <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8007480:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007482:	2220      	movs	r2, #32
 8007484:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007488:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800748a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800748c:	2b01      	cmp	r3, #1
 800748e:	d119      	bne.n	80074c4 <UART_DMAReceiveCplt+0x102>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007490:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007492:	681b      	ldr	r3, [r3, #0]
 8007494:	330c      	adds	r3, #12
 8007496:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007498:	693b      	ldr	r3, [r7, #16]
 800749a:	e853 3f00 	ldrex	r3, [r3]
 800749e:	60fb      	str	r3, [r7, #12]
   return(result);
 80074a0:	68fb      	ldr	r3, [r7, #12]
 80074a2:	f023 0310 	bic.w	r3, r3, #16
 80074a6:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80074a8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80074aa:	681b      	ldr	r3, [r3, #0]
 80074ac:	330c      	adds	r3, #12
 80074ae:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 80074b0:	61fa      	str	r2, [r7, #28]
 80074b2:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80074b4:	69b9      	ldr	r1, [r7, #24]
 80074b6:	69fa      	ldr	r2, [r7, #28]
 80074b8:	e841 2300 	strex	r3, r2, [r1]
 80074bc:	617b      	str	r3, [r7, #20]
   return(result);
 80074be:	697b      	ldr	r3, [r7, #20]
 80074c0:	2b00      	cmp	r3, #0
 80074c2:	d1e5      	bne.n	8007490 <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
   In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80074c4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80074c6:	2200      	movs	r2, #0
 80074c8:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80074ca:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80074cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80074ce:	2b01      	cmp	r3, #1
 80074d0:	d106      	bne.n	80074e0 <UART_DMAReceiveCplt+0x11e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80074d2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80074d4:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80074d6:	4619      	mov	r1, r3
 80074d8:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 80074da:	f001 ffbd 	bl	8009458 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 80074de:	e002      	b.n	80074e6 <UART_DMAReceiveCplt+0x124>
    HAL_UART_RxCpltCallback(huart);
 80074e0:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 80074e2:	f7ff ff5c 	bl	800739e <HAL_UART_RxCpltCallback>
}
 80074e6:	bf00      	nop
 80074e8:	3770      	adds	r7, #112	@ 0x70
 80074ea:	46bd      	mov	sp, r7
 80074ec:	bd80      	pop	{r7, pc}

080074ee <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 80074ee:	b580      	push	{r7, lr}
 80074f0:	b084      	sub	sp, #16
 80074f2:	af00      	add	r7, sp, #0
 80074f4:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80074f6:	687b      	ldr	r3, [r7, #4]
 80074f8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80074fa:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 80074fc:	68fb      	ldr	r3, [r7, #12]
 80074fe:	2201      	movs	r2, #1
 8007500:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007502:	68fb      	ldr	r3, [r7, #12]
 8007504:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007506:	2b01      	cmp	r3, #1
 8007508:	d108      	bne.n	800751c <UART_DMARxHalfCplt+0x2e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 800750a:	68fb      	ldr	r3, [r7, #12]
 800750c:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800750e:	085b      	lsrs	r3, r3, #1
 8007510:	b29b      	uxth	r3, r3
 8007512:	4619      	mov	r1, r3
 8007514:	68f8      	ldr	r0, [r7, #12]
 8007516:	f001 ff9f 	bl	8009458 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800751a:	e002      	b.n	8007522 <UART_DMARxHalfCplt+0x34>
    HAL_UART_RxHalfCpltCallback(huart);
 800751c:	68f8      	ldr	r0, [r7, #12]
 800751e:	f7ff ff47 	bl	80073b0 <HAL_UART_RxHalfCpltCallback>
}
 8007522:	bf00      	nop
 8007524:	3710      	adds	r7, #16
 8007526:	46bd      	mov	sp, r7
 8007528:	bd80      	pop	{r7, pc}

0800752a <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 800752a:	b580      	push	{r7, lr}
 800752c:	b084      	sub	sp, #16
 800752e:	af00      	add	r7, sp, #0
 8007530:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 8007532:	2300      	movs	r3, #0
 8007534:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8007536:	687b      	ldr	r3, [r7, #4]
 8007538:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800753a:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 800753c:	68bb      	ldr	r3, [r7, #8]
 800753e:	681b      	ldr	r3, [r3, #0]
 8007540:	695b      	ldr	r3, [r3, #20]
 8007542:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007546:	2b00      	cmp	r3, #0
 8007548:	bf14      	ite	ne
 800754a:	2301      	movne	r3, #1
 800754c:	2300      	moveq	r3, #0
 800754e:	b2db      	uxtb	r3, r3
 8007550:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8007552:	68bb      	ldr	r3, [r7, #8]
 8007554:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007558:	b2db      	uxtb	r3, r3
 800755a:	2b21      	cmp	r3, #33	@ 0x21
 800755c:	d108      	bne.n	8007570 <UART_DMAError+0x46>
 800755e:	68fb      	ldr	r3, [r7, #12]
 8007560:	2b00      	cmp	r3, #0
 8007562:	d005      	beq.n	8007570 <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 8007564:	68bb      	ldr	r3, [r7, #8]
 8007566:	2200      	movs	r2, #0
 8007568:	84da      	strh	r2, [r3, #38]	@ 0x26
    UART_EndTxTransfer(huart);
 800756a:	68b8      	ldr	r0, [r7, #8]
 800756c:	f000 f954 	bl	8007818 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8007570:	68bb      	ldr	r3, [r7, #8]
 8007572:	681b      	ldr	r3, [r3, #0]
 8007574:	695b      	ldr	r3, [r3, #20]
 8007576:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800757a:	2b00      	cmp	r3, #0
 800757c:	bf14      	ite	ne
 800757e:	2301      	movne	r3, #1
 8007580:	2300      	moveq	r3, #0
 8007582:	b2db      	uxtb	r3, r3
 8007584:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8007586:	68bb      	ldr	r3, [r7, #8]
 8007588:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800758c:	b2db      	uxtb	r3, r3
 800758e:	2b22      	cmp	r3, #34	@ 0x22
 8007590:	d108      	bne.n	80075a4 <UART_DMAError+0x7a>
 8007592:	68fb      	ldr	r3, [r7, #12]
 8007594:	2b00      	cmp	r3, #0
 8007596:	d005      	beq.n	80075a4 <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 8007598:	68bb      	ldr	r3, [r7, #8]
 800759a:	2200      	movs	r2, #0
 800759c:	85da      	strh	r2, [r3, #46]	@ 0x2e
    UART_EndRxTransfer(huart);
 800759e:	68b8      	ldr	r0, [r7, #8]
 80075a0:	f000 f961 	bl	8007866 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 80075a4:	68bb      	ldr	r3, [r7, #8]
 80075a6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80075a8:	f043 0210 	orr.w	r2, r3, #16
 80075ac:	68bb      	ldr	r3, [r7, #8]
 80075ae:	645a      	str	r2, [r3, #68]	@ 0x44
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80075b0:	68b8      	ldr	r0, [r7, #8]
 80075b2:	f001 ff8d 	bl	80094d0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80075b6:	bf00      	nop
 80075b8:	3710      	adds	r7, #16
 80075ba:	46bd      	mov	sp, r7
 80075bc:	bd80      	pop	{r7, pc}

080075be <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80075be:	b580      	push	{r7, lr}
 80075c0:	b086      	sub	sp, #24
 80075c2:	af00      	add	r7, sp, #0
 80075c4:	60f8      	str	r0, [r7, #12]
 80075c6:	60b9      	str	r1, [r7, #8]
 80075c8:	603b      	str	r3, [r7, #0]
 80075ca:	4613      	mov	r3, r2
 80075cc:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80075ce:	e03b      	b.n	8007648 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80075d0:	6a3b      	ldr	r3, [r7, #32]
 80075d2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80075d6:	d037      	beq.n	8007648 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80075d8:	f7fb f8f2 	bl	80027c0 <HAL_GetTick>
 80075dc:	4602      	mov	r2, r0
 80075de:	683b      	ldr	r3, [r7, #0]
 80075e0:	1ad3      	subs	r3, r2, r3
 80075e2:	6a3a      	ldr	r2, [r7, #32]
 80075e4:	429a      	cmp	r2, r3
 80075e6:	d302      	bcc.n	80075ee <UART_WaitOnFlagUntilTimeout+0x30>
 80075e8:	6a3b      	ldr	r3, [r7, #32]
 80075ea:	2b00      	cmp	r3, #0
 80075ec:	d101      	bne.n	80075f2 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80075ee:	2303      	movs	r3, #3
 80075f0:	e03a      	b.n	8007668 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80075f2:	68fb      	ldr	r3, [r7, #12]
 80075f4:	681b      	ldr	r3, [r3, #0]
 80075f6:	68db      	ldr	r3, [r3, #12]
 80075f8:	f003 0304 	and.w	r3, r3, #4
 80075fc:	2b00      	cmp	r3, #0
 80075fe:	d023      	beq.n	8007648 <UART_WaitOnFlagUntilTimeout+0x8a>
 8007600:	68bb      	ldr	r3, [r7, #8]
 8007602:	2b80      	cmp	r3, #128	@ 0x80
 8007604:	d020      	beq.n	8007648 <UART_WaitOnFlagUntilTimeout+0x8a>
 8007606:	68bb      	ldr	r3, [r7, #8]
 8007608:	2b40      	cmp	r3, #64	@ 0x40
 800760a:	d01d      	beq.n	8007648 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800760c:	68fb      	ldr	r3, [r7, #12]
 800760e:	681b      	ldr	r3, [r3, #0]
 8007610:	681b      	ldr	r3, [r3, #0]
 8007612:	f003 0308 	and.w	r3, r3, #8
 8007616:	2b08      	cmp	r3, #8
 8007618:	d116      	bne.n	8007648 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 800761a:	2300      	movs	r3, #0
 800761c:	617b      	str	r3, [r7, #20]
 800761e:	68fb      	ldr	r3, [r7, #12]
 8007620:	681b      	ldr	r3, [r3, #0]
 8007622:	681b      	ldr	r3, [r3, #0]
 8007624:	617b      	str	r3, [r7, #20]
 8007626:	68fb      	ldr	r3, [r7, #12]
 8007628:	681b      	ldr	r3, [r3, #0]
 800762a:	685b      	ldr	r3, [r3, #4]
 800762c:	617b      	str	r3, [r7, #20]
 800762e:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8007630:	68f8      	ldr	r0, [r7, #12]
 8007632:	f000 f918 	bl	8007866 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8007636:	68fb      	ldr	r3, [r7, #12]
 8007638:	2208      	movs	r2, #8
 800763a:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800763c:	68fb      	ldr	r3, [r7, #12]
 800763e:	2200      	movs	r2, #0
 8007640:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8007644:	2301      	movs	r3, #1
 8007646:	e00f      	b.n	8007668 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007648:	68fb      	ldr	r3, [r7, #12]
 800764a:	681b      	ldr	r3, [r3, #0]
 800764c:	681a      	ldr	r2, [r3, #0]
 800764e:	68bb      	ldr	r3, [r7, #8]
 8007650:	4013      	ands	r3, r2
 8007652:	68ba      	ldr	r2, [r7, #8]
 8007654:	429a      	cmp	r2, r3
 8007656:	bf0c      	ite	eq
 8007658:	2301      	moveq	r3, #1
 800765a:	2300      	movne	r3, #0
 800765c:	b2db      	uxtb	r3, r3
 800765e:	461a      	mov	r2, r3
 8007660:	79fb      	ldrb	r3, [r7, #7]
 8007662:	429a      	cmp	r2, r3
 8007664:	d0b4      	beq.n	80075d0 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8007666:	2300      	movs	r3, #0
}
 8007668:	4618      	mov	r0, r3
 800766a:	3718      	adds	r7, #24
 800766c:	46bd      	mov	sp, r7
 800766e:	bd80      	pop	{r7, pc}

08007670 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8007670:	b480      	push	{r7}
 8007672:	b085      	sub	sp, #20
 8007674:	af00      	add	r7, sp, #0
 8007676:	60f8      	str	r0, [r7, #12]
 8007678:	60b9      	str	r1, [r7, #8]
 800767a:	4613      	mov	r3, r2
 800767c:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 800767e:	68fb      	ldr	r3, [r7, #12]
 8007680:	68ba      	ldr	r2, [r7, #8]
 8007682:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 8007684:	68fb      	ldr	r3, [r7, #12]
 8007686:	88fa      	ldrh	r2, [r7, #6]
 8007688:	859a      	strh	r2, [r3, #44]	@ 0x2c
  huart->RxXferCount = Size;
 800768a:	68fb      	ldr	r3, [r7, #12]
 800768c:	88fa      	ldrh	r2, [r7, #6]
 800768e:	85da      	strh	r2, [r3, #46]	@ 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007690:	68fb      	ldr	r3, [r7, #12]
 8007692:	2200      	movs	r2, #0
 8007694:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8007696:	68fb      	ldr	r3, [r7, #12]
 8007698:	2222      	movs	r2, #34	@ 0x22
 800769a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 800769e:	68fb      	ldr	r3, [r7, #12]
 80076a0:	691b      	ldr	r3, [r3, #16]
 80076a2:	2b00      	cmp	r3, #0
 80076a4:	d007      	beq.n	80076b6 <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 80076a6:	68fb      	ldr	r3, [r7, #12]
 80076a8:	681b      	ldr	r3, [r3, #0]
 80076aa:	68da      	ldr	r2, [r3, #12]
 80076ac:	68fb      	ldr	r3, [r7, #12]
 80076ae:	681b      	ldr	r3, [r3, #0]
 80076b0:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80076b4:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 80076b6:	68fb      	ldr	r3, [r7, #12]
 80076b8:	681b      	ldr	r3, [r3, #0]
 80076ba:	695a      	ldr	r2, [r3, #20]
 80076bc:	68fb      	ldr	r3, [r7, #12]
 80076be:	681b      	ldr	r3, [r3, #0]
 80076c0:	f042 0201 	orr.w	r2, r2, #1
 80076c4:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 80076c6:	68fb      	ldr	r3, [r7, #12]
 80076c8:	681b      	ldr	r3, [r3, #0]
 80076ca:	68da      	ldr	r2, [r3, #12]
 80076cc:	68fb      	ldr	r3, [r7, #12]
 80076ce:	681b      	ldr	r3, [r3, #0]
 80076d0:	f042 0220 	orr.w	r2, r2, #32
 80076d4:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 80076d6:	2300      	movs	r3, #0
}
 80076d8:	4618      	mov	r0, r3
 80076da:	3714      	adds	r7, #20
 80076dc:	46bd      	mov	sp, r7
 80076de:	bc80      	pop	{r7}
 80076e0:	4770      	bx	lr
	...

080076e4 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80076e4:	b580      	push	{r7, lr}
 80076e6:	b098      	sub	sp, #96	@ 0x60
 80076e8:	af00      	add	r7, sp, #0
 80076ea:	60f8      	str	r0, [r7, #12]
 80076ec:	60b9      	str	r1, [r7, #8]
 80076ee:	4613      	mov	r3, r2
 80076f0:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 80076f2:	68ba      	ldr	r2, [r7, #8]
 80076f4:	68fb      	ldr	r3, [r7, #12]
 80076f6:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 80076f8:	68fb      	ldr	r3, [r7, #12]
 80076fa:	88fa      	ldrh	r2, [r7, #6]
 80076fc:	859a      	strh	r2, [r3, #44]	@ 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80076fe:	68fb      	ldr	r3, [r7, #12]
 8007700:	2200      	movs	r2, #0
 8007702:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8007704:	68fb      	ldr	r3, [r7, #12]
 8007706:	2222      	movs	r2, #34	@ 0x22
 8007708:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 800770c:	68fb      	ldr	r3, [r7, #12]
 800770e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007710:	4a3e      	ldr	r2, [pc, #248]	@ (800780c <UART_Start_Receive_DMA+0x128>)
 8007712:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8007714:	68fb      	ldr	r3, [r7, #12]
 8007716:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007718:	4a3d      	ldr	r2, [pc, #244]	@ (8007810 <UART_Start_Receive_DMA+0x12c>)
 800771a:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 800771c:	68fb      	ldr	r3, [r7, #12]
 800771e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007720:	4a3c      	ldr	r2, [pc, #240]	@ (8007814 <UART_Start_Receive_DMA+0x130>)
 8007722:	631a      	str	r2, [r3, #48]	@ 0x30

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 8007724:	68fb      	ldr	r3, [r7, #12]
 8007726:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007728:	2200      	movs	r2, #0
 800772a:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 800772c:	f107 0308 	add.w	r3, r7, #8
 8007730:	65fb      	str	r3, [r7, #92]	@ 0x5c
  HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 8007732:	68fb      	ldr	r3, [r7, #12]
 8007734:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 8007736:	68fb      	ldr	r3, [r7, #12]
 8007738:	681b      	ldr	r3, [r3, #0]
 800773a:	3304      	adds	r3, #4
 800773c:	4619      	mov	r1, r3
 800773e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8007740:	681a      	ldr	r2, [r3, #0]
 8007742:	88fb      	ldrh	r3, [r7, #6]
 8007744:	f7fc fc72 	bl	800402c <HAL_DMA_Start_IT>

  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 8007748:	2300      	movs	r3, #0
 800774a:	613b      	str	r3, [r7, #16]
 800774c:	68fb      	ldr	r3, [r7, #12]
 800774e:	681b      	ldr	r3, [r3, #0]
 8007750:	681b      	ldr	r3, [r3, #0]
 8007752:	613b      	str	r3, [r7, #16]
 8007754:	68fb      	ldr	r3, [r7, #12]
 8007756:	681b      	ldr	r3, [r3, #0]
 8007758:	685b      	ldr	r3, [r3, #4]
 800775a:	613b      	str	r3, [r7, #16]
 800775c:	693b      	ldr	r3, [r7, #16]

  if (huart->Init.Parity != UART_PARITY_NONE)
 800775e:	68fb      	ldr	r3, [r7, #12]
 8007760:	691b      	ldr	r3, [r3, #16]
 8007762:	2b00      	cmp	r3, #0
 8007764:	d019      	beq.n	800779a <UART_Start_Receive_DMA+0xb6>
  {
    /* Enable the UART Parity Error Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8007766:	68fb      	ldr	r3, [r7, #12]
 8007768:	681b      	ldr	r3, [r3, #0]
 800776a:	330c      	adds	r3, #12
 800776c:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800776e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007770:	e853 3f00 	ldrex	r3, [r3]
 8007774:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8007776:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007778:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800777c:	65bb      	str	r3, [r7, #88]	@ 0x58
 800777e:	68fb      	ldr	r3, [r7, #12]
 8007780:	681b      	ldr	r3, [r3, #0]
 8007782:	330c      	adds	r3, #12
 8007784:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8007786:	64fa      	str	r2, [r7, #76]	@ 0x4c
 8007788:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800778a:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 800778c:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800778e:	e841 2300 	strex	r3, r2, [r1]
 8007792:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 8007794:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007796:	2b00      	cmp	r3, #0
 8007798:	d1e5      	bne.n	8007766 <UART_Start_Receive_DMA+0x82>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800779a:	68fb      	ldr	r3, [r7, #12]
 800779c:	681b      	ldr	r3, [r3, #0]
 800779e:	3314      	adds	r3, #20
 80077a0:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80077a2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80077a4:	e853 3f00 	ldrex	r3, [r3]
 80077a8:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80077aa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80077ac:	f043 0301 	orr.w	r3, r3, #1
 80077b0:	657b      	str	r3, [r7, #84]	@ 0x54
 80077b2:	68fb      	ldr	r3, [r7, #12]
 80077b4:	681b      	ldr	r3, [r3, #0]
 80077b6:	3314      	adds	r3, #20
 80077b8:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 80077ba:	63ba      	str	r2, [r7, #56]	@ 0x38
 80077bc:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80077be:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 80077c0:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80077c2:	e841 2300 	strex	r3, r2, [r1]
 80077c6:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80077c8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80077ca:	2b00      	cmp	r3, #0
 80077cc:	d1e5      	bne.n	800779a <UART_Start_Receive_DMA+0xb6>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80077ce:	68fb      	ldr	r3, [r7, #12]
 80077d0:	681b      	ldr	r3, [r3, #0]
 80077d2:	3314      	adds	r3, #20
 80077d4:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80077d6:	69bb      	ldr	r3, [r7, #24]
 80077d8:	e853 3f00 	ldrex	r3, [r3]
 80077dc:	617b      	str	r3, [r7, #20]
   return(result);
 80077de:	697b      	ldr	r3, [r7, #20]
 80077e0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80077e4:	653b      	str	r3, [r7, #80]	@ 0x50
 80077e6:	68fb      	ldr	r3, [r7, #12]
 80077e8:	681b      	ldr	r3, [r3, #0]
 80077ea:	3314      	adds	r3, #20
 80077ec:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 80077ee:	627a      	str	r2, [r7, #36]	@ 0x24
 80077f0:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80077f2:	6a39      	ldr	r1, [r7, #32]
 80077f4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80077f6:	e841 2300 	strex	r3, r2, [r1]
 80077fa:	61fb      	str	r3, [r7, #28]
   return(result);
 80077fc:	69fb      	ldr	r3, [r7, #28]
 80077fe:	2b00      	cmp	r3, #0
 8007800:	d1e5      	bne.n	80077ce <UART_Start_Receive_DMA+0xea>

  return HAL_OK;
 8007802:	2300      	movs	r3, #0
}
 8007804:	4618      	mov	r0, r3
 8007806:	3760      	adds	r7, #96	@ 0x60
 8007808:	46bd      	mov	sp, r7
 800780a:	bd80      	pop	{r7, pc}
 800780c:	080073c3 	.word	0x080073c3
 8007810:	080074ef 	.word	0x080074ef
 8007814:	0800752b 	.word	0x0800752b

08007818 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8007818:	b480      	push	{r7}
 800781a:	b089      	sub	sp, #36	@ 0x24
 800781c:	af00      	add	r7, sp, #0
 800781e:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8007820:	687b      	ldr	r3, [r7, #4]
 8007822:	681b      	ldr	r3, [r3, #0]
 8007824:	330c      	adds	r3, #12
 8007826:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007828:	68fb      	ldr	r3, [r7, #12]
 800782a:	e853 3f00 	ldrex	r3, [r3]
 800782e:	60bb      	str	r3, [r7, #8]
   return(result);
 8007830:	68bb      	ldr	r3, [r7, #8]
 8007832:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8007836:	61fb      	str	r3, [r7, #28]
 8007838:	687b      	ldr	r3, [r7, #4]
 800783a:	681b      	ldr	r3, [r3, #0]
 800783c:	330c      	adds	r3, #12
 800783e:	69fa      	ldr	r2, [r7, #28]
 8007840:	61ba      	str	r2, [r7, #24]
 8007842:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007844:	6979      	ldr	r1, [r7, #20]
 8007846:	69ba      	ldr	r2, [r7, #24]
 8007848:	e841 2300 	strex	r3, r2, [r1]
 800784c:	613b      	str	r3, [r7, #16]
   return(result);
 800784e:	693b      	ldr	r3, [r7, #16]
 8007850:	2b00      	cmp	r3, #0
 8007852:	d1e5      	bne.n	8007820 <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8007854:	687b      	ldr	r3, [r7, #4]
 8007856:	2220      	movs	r2, #32
 8007858:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
}
 800785c:	bf00      	nop
 800785e:	3724      	adds	r7, #36	@ 0x24
 8007860:	46bd      	mov	sp, r7
 8007862:	bc80      	pop	{r7}
 8007864:	4770      	bx	lr

08007866 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8007866:	b480      	push	{r7}
 8007868:	b095      	sub	sp, #84	@ 0x54
 800786a:	af00      	add	r7, sp, #0
 800786c:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800786e:	687b      	ldr	r3, [r7, #4]
 8007870:	681b      	ldr	r3, [r3, #0]
 8007872:	330c      	adds	r3, #12
 8007874:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007876:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007878:	e853 3f00 	ldrex	r3, [r3]
 800787c:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800787e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007880:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8007884:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007886:	687b      	ldr	r3, [r7, #4]
 8007888:	681b      	ldr	r3, [r3, #0]
 800788a:	330c      	adds	r3, #12
 800788c:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800788e:	643a      	str	r2, [r7, #64]	@ 0x40
 8007890:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007892:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8007894:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8007896:	e841 2300 	strex	r3, r2, [r1]
 800789a:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800789c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800789e:	2b00      	cmp	r3, #0
 80078a0:	d1e5      	bne.n	800786e <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80078a2:	687b      	ldr	r3, [r7, #4]
 80078a4:	681b      	ldr	r3, [r3, #0]
 80078a6:	3314      	adds	r3, #20
 80078a8:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80078aa:	6a3b      	ldr	r3, [r7, #32]
 80078ac:	e853 3f00 	ldrex	r3, [r3]
 80078b0:	61fb      	str	r3, [r7, #28]
   return(result);
 80078b2:	69fb      	ldr	r3, [r7, #28]
 80078b4:	f023 0301 	bic.w	r3, r3, #1
 80078b8:	64bb      	str	r3, [r7, #72]	@ 0x48
 80078ba:	687b      	ldr	r3, [r7, #4]
 80078bc:	681b      	ldr	r3, [r3, #0]
 80078be:	3314      	adds	r3, #20
 80078c0:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80078c2:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80078c4:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80078c6:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80078c8:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80078ca:	e841 2300 	strex	r3, r2, [r1]
 80078ce:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80078d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80078d2:	2b00      	cmp	r3, #0
 80078d4:	d1e5      	bne.n	80078a2 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80078d6:	687b      	ldr	r3, [r7, #4]
 80078d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80078da:	2b01      	cmp	r3, #1
 80078dc:	d119      	bne.n	8007912 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80078de:	687b      	ldr	r3, [r7, #4]
 80078e0:	681b      	ldr	r3, [r3, #0]
 80078e2:	330c      	adds	r3, #12
 80078e4:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80078e6:	68fb      	ldr	r3, [r7, #12]
 80078e8:	e853 3f00 	ldrex	r3, [r3]
 80078ec:	60bb      	str	r3, [r7, #8]
   return(result);
 80078ee:	68bb      	ldr	r3, [r7, #8]
 80078f0:	f023 0310 	bic.w	r3, r3, #16
 80078f4:	647b      	str	r3, [r7, #68]	@ 0x44
 80078f6:	687b      	ldr	r3, [r7, #4]
 80078f8:	681b      	ldr	r3, [r3, #0]
 80078fa:	330c      	adds	r3, #12
 80078fc:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80078fe:	61ba      	str	r2, [r7, #24]
 8007900:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007902:	6979      	ldr	r1, [r7, #20]
 8007904:	69ba      	ldr	r2, [r7, #24]
 8007906:	e841 2300 	strex	r3, r2, [r1]
 800790a:	613b      	str	r3, [r7, #16]
   return(result);
 800790c:	693b      	ldr	r3, [r7, #16]
 800790e:	2b00      	cmp	r3, #0
 8007910:	d1e5      	bne.n	80078de <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8007912:	687b      	ldr	r3, [r7, #4]
 8007914:	2220      	movs	r2, #32
 8007916:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800791a:	687b      	ldr	r3, [r7, #4]
 800791c:	2200      	movs	r2, #0
 800791e:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8007920:	bf00      	nop
 8007922:	3754      	adds	r7, #84	@ 0x54
 8007924:	46bd      	mov	sp, r7
 8007926:	bc80      	pop	{r7}
 8007928:	4770      	bx	lr

0800792a <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800792a:	b580      	push	{r7, lr}
 800792c:	b084      	sub	sp, #16
 800792e:	af00      	add	r7, sp, #0
 8007930:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8007932:	687b      	ldr	r3, [r7, #4]
 8007934:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007936:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8007938:	68fb      	ldr	r3, [r7, #12]
 800793a:	2200      	movs	r2, #0
 800793c:	85da      	strh	r2, [r3, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 800793e:	68fb      	ldr	r3, [r7, #12]
 8007940:	2200      	movs	r2, #0
 8007942:	84da      	strh	r2, [r3, #38]	@ 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8007944:	68f8      	ldr	r0, [r7, #12]
 8007946:	f001 fdc3 	bl	80094d0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800794a:	bf00      	nop
 800794c:	3710      	adds	r7, #16
 800794e:	46bd      	mov	sp, r7
 8007950:	bd80      	pop	{r7, pc}

08007952 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8007952:	b480      	push	{r7}
 8007954:	b085      	sub	sp, #20
 8007956:	af00      	add	r7, sp, #0
 8007958:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800795a:	687b      	ldr	r3, [r7, #4]
 800795c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007960:	b2db      	uxtb	r3, r3
 8007962:	2b21      	cmp	r3, #33	@ 0x21
 8007964:	d13e      	bne.n	80079e4 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007966:	687b      	ldr	r3, [r7, #4]
 8007968:	689b      	ldr	r3, [r3, #8]
 800796a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800796e:	d114      	bne.n	800799a <UART_Transmit_IT+0x48>
 8007970:	687b      	ldr	r3, [r7, #4]
 8007972:	691b      	ldr	r3, [r3, #16]
 8007974:	2b00      	cmp	r3, #0
 8007976:	d110      	bne.n	800799a <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8007978:	687b      	ldr	r3, [r7, #4]
 800797a:	6a1b      	ldr	r3, [r3, #32]
 800797c:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800797e:	68fb      	ldr	r3, [r7, #12]
 8007980:	881b      	ldrh	r3, [r3, #0]
 8007982:	461a      	mov	r2, r3
 8007984:	687b      	ldr	r3, [r7, #4]
 8007986:	681b      	ldr	r3, [r3, #0]
 8007988:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800798c:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 800798e:	687b      	ldr	r3, [r7, #4]
 8007990:	6a1b      	ldr	r3, [r3, #32]
 8007992:	1c9a      	adds	r2, r3, #2
 8007994:	687b      	ldr	r3, [r7, #4]
 8007996:	621a      	str	r2, [r3, #32]
 8007998:	e008      	b.n	80079ac <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800799a:	687b      	ldr	r3, [r7, #4]
 800799c:	6a1b      	ldr	r3, [r3, #32]
 800799e:	1c59      	adds	r1, r3, #1
 80079a0:	687a      	ldr	r2, [r7, #4]
 80079a2:	6211      	str	r1, [r2, #32]
 80079a4:	781a      	ldrb	r2, [r3, #0]
 80079a6:	687b      	ldr	r3, [r7, #4]
 80079a8:	681b      	ldr	r3, [r3, #0]
 80079aa:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 80079ac:	687b      	ldr	r3, [r7, #4]
 80079ae:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80079b0:	b29b      	uxth	r3, r3
 80079b2:	3b01      	subs	r3, #1
 80079b4:	b29b      	uxth	r3, r3
 80079b6:	687a      	ldr	r2, [r7, #4]
 80079b8:	4619      	mov	r1, r3
 80079ba:	84d1      	strh	r1, [r2, #38]	@ 0x26
 80079bc:	2b00      	cmp	r3, #0
 80079be:	d10f      	bne.n	80079e0 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 80079c0:	687b      	ldr	r3, [r7, #4]
 80079c2:	681b      	ldr	r3, [r3, #0]
 80079c4:	68da      	ldr	r2, [r3, #12]
 80079c6:	687b      	ldr	r3, [r7, #4]
 80079c8:	681b      	ldr	r3, [r3, #0]
 80079ca:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80079ce:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 80079d0:	687b      	ldr	r3, [r7, #4]
 80079d2:	681b      	ldr	r3, [r3, #0]
 80079d4:	68da      	ldr	r2, [r3, #12]
 80079d6:	687b      	ldr	r3, [r7, #4]
 80079d8:	681b      	ldr	r3, [r3, #0]
 80079da:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80079de:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 80079e0:	2300      	movs	r3, #0
 80079e2:	e000      	b.n	80079e6 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 80079e4:	2302      	movs	r3, #2
  }
}
 80079e6:	4618      	mov	r0, r3
 80079e8:	3714      	adds	r7, #20
 80079ea:	46bd      	mov	sp, r7
 80079ec:	bc80      	pop	{r7}
 80079ee:	4770      	bx	lr

080079f0 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80079f0:	b580      	push	{r7, lr}
 80079f2:	b082      	sub	sp, #8
 80079f4:	af00      	add	r7, sp, #0
 80079f6:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 80079f8:	687b      	ldr	r3, [r7, #4]
 80079fa:	681b      	ldr	r3, [r3, #0]
 80079fc:	68da      	ldr	r2, [r3, #12]
 80079fe:	687b      	ldr	r3, [r7, #4]
 8007a00:	681b      	ldr	r3, [r3, #0]
 8007a02:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8007a06:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8007a08:	687b      	ldr	r3, [r7, #4]
 8007a0a:	2220      	movs	r2, #32
 8007a0c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8007a10:	6878      	ldr	r0, [r7, #4]
 8007a12:	f7ff fcbb 	bl	800738c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8007a16:	2300      	movs	r3, #0
}
 8007a18:	4618      	mov	r0, r3
 8007a1a:	3708      	adds	r7, #8
 8007a1c:	46bd      	mov	sp, r7
 8007a1e:	bd80      	pop	{r7, pc}

08007a20 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8007a20:	b580      	push	{r7, lr}
 8007a22:	b08c      	sub	sp, #48	@ 0x30
 8007a24:	af00      	add	r7, sp, #0
 8007a26:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8007a28:	687b      	ldr	r3, [r7, #4]
 8007a2a:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8007a2e:	b2db      	uxtb	r3, r3
 8007a30:	2b22      	cmp	r3, #34	@ 0x22
 8007a32:	f040 80ae 	bne.w	8007b92 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007a36:	687b      	ldr	r3, [r7, #4]
 8007a38:	689b      	ldr	r3, [r3, #8]
 8007a3a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007a3e:	d117      	bne.n	8007a70 <UART_Receive_IT+0x50>
 8007a40:	687b      	ldr	r3, [r7, #4]
 8007a42:	691b      	ldr	r3, [r3, #16]
 8007a44:	2b00      	cmp	r3, #0
 8007a46:	d113      	bne.n	8007a70 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8007a48:	2300      	movs	r3, #0
 8007a4a:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8007a4c:	687b      	ldr	r3, [r7, #4]
 8007a4e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007a50:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8007a52:	687b      	ldr	r3, [r7, #4]
 8007a54:	681b      	ldr	r3, [r3, #0]
 8007a56:	685b      	ldr	r3, [r3, #4]
 8007a58:	b29b      	uxth	r3, r3
 8007a5a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007a5e:	b29a      	uxth	r2, r3
 8007a60:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007a62:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8007a64:	687b      	ldr	r3, [r7, #4]
 8007a66:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007a68:	1c9a      	adds	r2, r3, #2
 8007a6a:	687b      	ldr	r3, [r7, #4]
 8007a6c:	629a      	str	r2, [r3, #40]	@ 0x28
 8007a6e:	e026      	b.n	8007abe <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8007a70:	687b      	ldr	r3, [r7, #4]
 8007a72:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007a74:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits  = NULL;
 8007a76:	2300      	movs	r3, #0
 8007a78:	62bb      	str	r3, [r7, #40]	@ 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8007a7a:	687b      	ldr	r3, [r7, #4]
 8007a7c:	689b      	ldr	r3, [r3, #8]
 8007a7e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007a82:	d007      	beq.n	8007a94 <UART_Receive_IT+0x74>
 8007a84:	687b      	ldr	r3, [r7, #4]
 8007a86:	689b      	ldr	r3, [r3, #8]
 8007a88:	2b00      	cmp	r3, #0
 8007a8a:	d10a      	bne.n	8007aa2 <UART_Receive_IT+0x82>
 8007a8c:	687b      	ldr	r3, [r7, #4]
 8007a8e:	691b      	ldr	r3, [r3, #16]
 8007a90:	2b00      	cmp	r3, #0
 8007a92:	d106      	bne.n	8007aa2 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8007a94:	687b      	ldr	r3, [r7, #4]
 8007a96:	681b      	ldr	r3, [r3, #0]
 8007a98:	685b      	ldr	r3, [r3, #4]
 8007a9a:	b2da      	uxtb	r2, r3
 8007a9c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007a9e:	701a      	strb	r2, [r3, #0]
 8007aa0:	e008      	b.n	8007ab4 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8007aa2:	687b      	ldr	r3, [r7, #4]
 8007aa4:	681b      	ldr	r3, [r3, #0]
 8007aa6:	685b      	ldr	r3, [r3, #4]
 8007aa8:	b2db      	uxtb	r3, r3
 8007aaa:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007aae:	b2da      	uxtb	r2, r3
 8007ab0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007ab2:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8007ab4:	687b      	ldr	r3, [r7, #4]
 8007ab6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007ab8:	1c5a      	adds	r2, r3, #1
 8007aba:	687b      	ldr	r3, [r7, #4]
 8007abc:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8007abe:	687b      	ldr	r3, [r7, #4]
 8007ac0:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8007ac2:	b29b      	uxth	r3, r3
 8007ac4:	3b01      	subs	r3, #1
 8007ac6:	b29b      	uxth	r3, r3
 8007ac8:	687a      	ldr	r2, [r7, #4]
 8007aca:	4619      	mov	r1, r3
 8007acc:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8007ace:	2b00      	cmp	r3, #0
 8007ad0:	d15d      	bne.n	8007b8e <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8007ad2:	687b      	ldr	r3, [r7, #4]
 8007ad4:	681b      	ldr	r3, [r3, #0]
 8007ad6:	68da      	ldr	r2, [r3, #12]
 8007ad8:	687b      	ldr	r3, [r7, #4]
 8007ada:	681b      	ldr	r3, [r3, #0]
 8007adc:	f022 0220 	bic.w	r2, r2, #32
 8007ae0:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8007ae2:	687b      	ldr	r3, [r7, #4]
 8007ae4:	681b      	ldr	r3, [r3, #0]
 8007ae6:	68da      	ldr	r2, [r3, #12]
 8007ae8:	687b      	ldr	r3, [r7, #4]
 8007aea:	681b      	ldr	r3, [r3, #0]
 8007aec:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8007af0:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8007af2:	687b      	ldr	r3, [r7, #4]
 8007af4:	681b      	ldr	r3, [r3, #0]
 8007af6:	695a      	ldr	r2, [r3, #20]
 8007af8:	687b      	ldr	r3, [r7, #4]
 8007afa:	681b      	ldr	r3, [r3, #0]
 8007afc:	f022 0201 	bic.w	r2, r2, #1
 8007b00:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8007b02:	687b      	ldr	r3, [r7, #4]
 8007b04:	2220      	movs	r2, #32
 8007b06:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007b0a:	687b      	ldr	r3, [r7, #4]
 8007b0c:	2200      	movs	r2, #0
 8007b0e:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007b10:	687b      	ldr	r3, [r7, #4]
 8007b12:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007b14:	2b01      	cmp	r3, #1
 8007b16:	d135      	bne.n	8007b84 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007b18:	687b      	ldr	r3, [r7, #4]
 8007b1a:	2200      	movs	r2, #0
 8007b1c:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007b1e:	687b      	ldr	r3, [r7, #4]
 8007b20:	681b      	ldr	r3, [r3, #0]
 8007b22:	330c      	adds	r3, #12
 8007b24:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007b26:	697b      	ldr	r3, [r7, #20]
 8007b28:	e853 3f00 	ldrex	r3, [r3]
 8007b2c:	613b      	str	r3, [r7, #16]
   return(result);
 8007b2e:	693b      	ldr	r3, [r7, #16]
 8007b30:	f023 0310 	bic.w	r3, r3, #16
 8007b34:	627b      	str	r3, [r7, #36]	@ 0x24
 8007b36:	687b      	ldr	r3, [r7, #4]
 8007b38:	681b      	ldr	r3, [r3, #0]
 8007b3a:	330c      	adds	r3, #12
 8007b3c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007b3e:	623a      	str	r2, [r7, #32]
 8007b40:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007b42:	69f9      	ldr	r1, [r7, #28]
 8007b44:	6a3a      	ldr	r2, [r7, #32]
 8007b46:	e841 2300 	strex	r3, r2, [r1]
 8007b4a:	61bb      	str	r3, [r7, #24]
   return(result);
 8007b4c:	69bb      	ldr	r3, [r7, #24]
 8007b4e:	2b00      	cmp	r3, #0
 8007b50:	d1e5      	bne.n	8007b1e <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8007b52:	687b      	ldr	r3, [r7, #4]
 8007b54:	681b      	ldr	r3, [r3, #0]
 8007b56:	681b      	ldr	r3, [r3, #0]
 8007b58:	f003 0310 	and.w	r3, r3, #16
 8007b5c:	2b10      	cmp	r3, #16
 8007b5e:	d10a      	bne.n	8007b76 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8007b60:	2300      	movs	r3, #0
 8007b62:	60fb      	str	r3, [r7, #12]
 8007b64:	687b      	ldr	r3, [r7, #4]
 8007b66:	681b      	ldr	r3, [r3, #0]
 8007b68:	681b      	ldr	r3, [r3, #0]
 8007b6a:	60fb      	str	r3, [r7, #12]
 8007b6c:	687b      	ldr	r3, [r7, #4]
 8007b6e:	681b      	ldr	r3, [r3, #0]
 8007b70:	685b      	ldr	r3, [r3, #4]
 8007b72:	60fb      	str	r3, [r7, #12]
 8007b74:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8007b76:	687b      	ldr	r3, [r7, #4]
 8007b78:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8007b7a:	4619      	mov	r1, r3
 8007b7c:	6878      	ldr	r0, [r7, #4]
 8007b7e:	f001 fc6b 	bl	8009458 <HAL_UARTEx_RxEventCallback>
 8007b82:	e002      	b.n	8007b8a <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8007b84:	6878      	ldr	r0, [r7, #4]
 8007b86:	f7ff fc0a 	bl	800739e <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8007b8a:	2300      	movs	r3, #0
 8007b8c:	e002      	b.n	8007b94 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8007b8e:	2300      	movs	r3, #0
 8007b90:	e000      	b.n	8007b94 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8007b92:	2302      	movs	r3, #2
  }
}
 8007b94:	4618      	mov	r0, r3
 8007b96:	3730      	adds	r7, #48	@ 0x30
 8007b98:	46bd      	mov	sp, r7
 8007b9a:	bd80      	pop	{r7, pc}

08007b9c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8007b9c:	b580      	push	{r7, lr}
 8007b9e:	b084      	sub	sp, #16
 8007ba0:	af00      	add	r7, sp, #0
 8007ba2:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8007ba4:	687b      	ldr	r3, [r7, #4]
 8007ba6:	681b      	ldr	r3, [r3, #0]
 8007ba8:	691b      	ldr	r3, [r3, #16]
 8007baa:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8007bae:	687b      	ldr	r3, [r7, #4]
 8007bb0:	68da      	ldr	r2, [r3, #12]
 8007bb2:	687b      	ldr	r3, [r7, #4]
 8007bb4:	681b      	ldr	r3, [r3, #0]
 8007bb6:	430a      	orrs	r2, r1
 8007bb8:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8007bba:	687b      	ldr	r3, [r7, #4]
 8007bbc:	689a      	ldr	r2, [r3, #8]
 8007bbe:	687b      	ldr	r3, [r7, #4]
 8007bc0:	691b      	ldr	r3, [r3, #16]
 8007bc2:	431a      	orrs	r2, r3
 8007bc4:	687b      	ldr	r3, [r7, #4]
 8007bc6:	695b      	ldr	r3, [r3, #20]
 8007bc8:	4313      	orrs	r3, r2
 8007bca:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8007bcc:	687b      	ldr	r3, [r7, #4]
 8007bce:	681b      	ldr	r3, [r3, #0]
 8007bd0:	68db      	ldr	r3, [r3, #12]
 8007bd2:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 8007bd6:	f023 030c 	bic.w	r3, r3, #12
 8007bda:	687a      	ldr	r2, [r7, #4]
 8007bdc:	6812      	ldr	r2, [r2, #0]
 8007bde:	68b9      	ldr	r1, [r7, #8]
 8007be0:	430b      	orrs	r3, r1
 8007be2:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8007be4:	687b      	ldr	r3, [r7, #4]
 8007be6:	681b      	ldr	r3, [r3, #0]
 8007be8:	695b      	ldr	r3, [r3, #20]
 8007bea:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8007bee:	687b      	ldr	r3, [r7, #4]
 8007bf0:	699a      	ldr	r2, [r3, #24]
 8007bf2:	687b      	ldr	r3, [r7, #4]
 8007bf4:	681b      	ldr	r3, [r3, #0]
 8007bf6:	430a      	orrs	r2, r1
 8007bf8:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8007bfa:	687b      	ldr	r3, [r7, #4]
 8007bfc:	681b      	ldr	r3, [r3, #0]
 8007bfe:	4a2c      	ldr	r2, [pc, #176]	@ (8007cb0 <UART_SetConfig+0x114>)
 8007c00:	4293      	cmp	r3, r2
 8007c02:	d103      	bne.n	8007c0c <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8007c04:	f7fd fbc2 	bl	800538c <HAL_RCC_GetPCLK2Freq>
 8007c08:	60f8      	str	r0, [r7, #12]
 8007c0a:	e002      	b.n	8007c12 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8007c0c:	f7fd fbaa 	bl	8005364 <HAL_RCC_GetPCLK1Freq>
 8007c10:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8007c12:	68fa      	ldr	r2, [r7, #12]
 8007c14:	4613      	mov	r3, r2
 8007c16:	009b      	lsls	r3, r3, #2
 8007c18:	4413      	add	r3, r2
 8007c1a:	009a      	lsls	r2, r3, #2
 8007c1c:	441a      	add	r2, r3
 8007c1e:	687b      	ldr	r3, [r7, #4]
 8007c20:	685b      	ldr	r3, [r3, #4]
 8007c22:	009b      	lsls	r3, r3, #2
 8007c24:	fbb2 f3f3 	udiv	r3, r2, r3
 8007c28:	4a22      	ldr	r2, [pc, #136]	@ (8007cb4 <UART_SetConfig+0x118>)
 8007c2a:	fba2 2303 	umull	r2, r3, r2, r3
 8007c2e:	095b      	lsrs	r3, r3, #5
 8007c30:	0119      	lsls	r1, r3, #4
 8007c32:	68fa      	ldr	r2, [r7, #12]
 8007c34:	4613      	mov	r3, r2
 8007c36:	009b      	lsls	r3, r3, #2
 8007c38:	4413      	add	r3, r2
 8007c3a:	009a      	lsls	r2, r3, #2
 8007c3c:	441a      	add	r2, r3
 8007c3e:	687b      	ldr	r3, [r7, #4]
 8007c40:	685b      	ldr	r3, [r3, #4]
 8007c42:	009b      	lsls	r3, r3, #2
 8007c44:	fbb2 f2f3 	udiv	r2, r2, r3
 8007c48:	4b1a      	ldr	r3, [pc, #104]	@ (8007cb4 <UART_SetConfig+0x118>)
 8007c4a:	fba3 0302 	umull	r0, r3, r3, r2
 8007c4e:	095b      	lsrs	r3, r3, #5
 8007c50:	2064      	movs	r0, #100	@ 0x64
 8007c52:	fb00 f303 	mul.w	r3, r0, r3
 8007c56:	1ad3      	subs	r3, r2, r3
 8007c58:	011b      	lsls	r3, r3, #4
 8007c5a:	3332      	adds	r3, #50	@ 0x32
 8007c5c:	4a15      	ldr	r2, [pc, #84]	@ (8007cb4 <UART_SetConfig+0x118>)
 8007c5e:	fba2 2303 	umull	r2, r3, r2, r3
 8007c62:	095b      	lsrs	r3, r3, #5
 8007c64:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8007c68:	4419      	add	r1, r3
 8007c6a:	68fa      	ldr	r2, [r7, #12]
 8007c6c:	4613      	mov	r3, r2
 8007c6e:	009b      	lsls	r3, r3, #2
 8007c70:	4413      	add	r3, r2
 8007c72:	009a      	lsls	r2, r3, #2
 8007c74:	441a      	add	r2, r3
 8007c76:	687b      	ldr	r3, [r7, #4]
 8007c78:	685b      	ldr	r3, [r3, #4]
 8007c7a:	009b      	lsls	r3, r3, #2
 8007c7c:	fbb2 f2f3 	udiv	r2, r2, r3
 8007c80:	4b0c      	ldr	r3, [pc, #48]	@ (8007cb4 <UART_SetConfig+0x118>)
 8007c82:	fba3 0302 	umull	r0, r3, r3, r2
 8007c86:	095b      	lsrs	r3, r3, #5
 8007c88:	2064      	movs	r0, #100	@ 0x64
 8007c8a:	fb00 f303 	mul.w	r3, r0, r3
 8007c8e:	1ad3      	subs	r3, r2, r3
 8007c90:	011b      	lsls	r3, r3, #4
 8007c92:	3332      	adds	r3, #50	@ 0x32
 8007c94:	4a07      	ldr	r2, [pc, #28]	@ (8007cb4 <UART_SetConfig+0x118>)
 8007c96:	fba2 2303 	umull	r2, r3, r2, r3
 8007c9a:	095b      	lsrs	r3, r3, #5
 8007c9c:	f003 020f 	and.w	r2, r3, #15
 8007ca0:	687b      	ldr	r3, [r7, #4]
 8007ca2:	681b      	ldr	r3, [r3, #0]
 8007ca4:	440a      	add	r2, r1
 8007ca6:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8007ca8:	bf00      	nop
 8007caa:	3710      	adds	r7, #16
 8007cac:	46bd      	mov	sp, r7
 8007cae:	bd80      	pop	{r7, pc}
 8007cb0:	40013800 	.word	0x40013800
 8007cb4:	51eb851f 	.word	0x51eb851f

08007cb8 <default_ad_filter_handler>:
#include <algorithm/filter/ad_filter.h>



uint16_t default_ad_filter_handler(ad_filter_st *filter, uint16_t *vals, int qty, void *priv)
{
 8007cb8:	b480      	push	{r7}
 8007cba:	b089      	sub	sp, #36	@ 0x24
 8007cbc:	af00      	add	r7, sp, #0
 8007cbe:	60f8      	str	r0, [r7, #12]
 8007cc0:	60b9      	str	r1, [r7, #8]
 8007cc2:	607a      	str	r2, [r7, #4]
 8007cc4:	603b      	str	r3, [r7, #0]
	uint8_t sk_count;	// shacked value count;
	uint32_t v_sum;		// normal values sum
	uint32_t sk_sum;	// shacked values sum


	v_count = 0;
 8007cc6:	2300      	movs	r3, #0
 8007cc8:	76fb      	strb	r3, [r7, #27]
	sk_count = 0;
 8007cca:	2300      	movs	r3, #0
 8007ccc:	76bb      	strb	r3, [r7, #26]
	v_sum = 0, sk_sum = 0;
 8007cce:	2300      	movs	r3, #0
 8007cd0:	617b      	str	r3, [r7, #20]
 8007cd2:	2300      	movs	r3, #0
 8007cd4:	613b      	str	r3, [r7, #16]
	sk_sum = 0, sk_sum = 0;
 8007cd6:	2300      	movs	r3, #0
 8007cd8:	613b      	str	r3, [r7, #16]
 8007cda:	2300      	movs	r3, #0
 8007cdc:	613b      	str	r3, [r7, #16]


	for (i = 0; i < qty; i++) {
 8007cde:	2300      	movs	r3, #0
 8007ce0:	61fb      	str	r3, [r7, #28]
 8007ce2:	e048      	b.n	8007d76 <default_ad_filter_handler+0xbe>

		if(filter->value){
 8007ce4:	68fb      	ldr	r3, [r7, #12]
 8007ce6:	889b      	ldrh	r3, [r3, #4]
 8007ce8:	2b00      	cmp	r3, #0
 8007cea:	d02e      	beq.n	8007d4a <default_ad_filter_handler+0x92>
		   if(abs(vals[i] - filter->value) < filter->shake_amp){
 8007cec:	69fb      	ldr	r3, [r7, #28]
 8007cee:	005b      	lsls	r3, r3, #1
 8007cf0:	68ba      	ldr	r2, [r7, #8]
 8007cf2:	4413      	add	r3, r2
 8007cf4:	881b      	ldrh	r3, [r3, #0]
 8007cf6:	461a      	mov	r2, r3
 8007cf8:	68fb      	ldr	r3, [r7, #12]
 8007cfa:	889b      	ldrh	r3, [r3, #4]
 8007cfc:	1ad3      	subs	r3, r2, r3
 8007cfe:	2b00      	cmp	r3, #0
 8007d00:	bfb8      	it	lt
 8007d02:	425b      	neglt	r3, r3
 8007d04:	68fa      	ldr	r2, [r7, #12]
 8007d06:	88d2      	ldrh	r2, [r2, #6]
 8007d08:	4293      	cmp	r3, r2
 8007d0a:	da11      	bge.n	8007d30 <default_ad_filter_handler+0x78>
			   v_count++;
 8007d0c:	7efb      	ldrb	r3, [r7, #27]
 8007d0e:	3301      	adds	r3, #1
 8007d10:	76fb      	strb	r3, [r7, #27]
			   v_sum += vals[i];
 8007d12:	69fb      	ldr	r3, [r7, #28]
 8007d14:	005b      	lsls	r3, r3, #1
 8007d16:	68ba      	ldr	r2, [r7, #8]
 8007d18:	4413      	add	r3, r2
 8007d1a:	881b      	ldrh	r3, [r3, #0]
 8007d1c:	461a      	mov	r2, r3
 8007d1e:	697b      	ldr	r3, [r7, #20]
 8007d20:	4413      	add	r3, r2
 8007d22:	617b      	str	r3, [r7, #20]
			   if(sk_count){
 8007d24:	7ebb      	ldrb	r3, [r7, #26]
 8007d26:	2b00      	cmp	r3, #0
 8007d28:	d022      	beq.n	8007d70 <default_ad_filter_handler+0xb8>
				   sk_count = 0;
 8007d2a:	2300      	movs	r3, #0
 8007d2c:	76bb      	strb	r3, [r7, #26]
 8007d2e:	e01f      	b.n	8007d70 <default_ad_filter_handler+0xb8>
			   }
		   }else{
			   sk_count++;
 8007d30:	7ebb      	ldrb	r3, [r7, #26]
 8007d32:	3301      	adds	r3, #1
 8007d34:	76bb      	strb	r3, [r7, #26]
			   sk_sum += vals[i];
 8007d36:	69fb      	ldr	r3, [r7, #28]
 8007d38:	005b      	lsls	r3, r3, #1
 8007d3a:	68ba      	ldr	r2, [r7, #8]
 8007d3c:	4413      	add	r3, r2
 8007d3e:	881b      	ldrh	r3, [r3, #0]
 8007d40:	461a      	mov	r2, r3
 8007d42:	693b      	ldr	r3, [r7, #16]
 8007d44:	4413      	add	r3, r2
 8007d46:	613b      	str	r3, [r7, #16]
 8007d48:	e012      	b.n	8007d70 <default_ad_filter_handler+0xb8>
		   }
	   }else{
		   v_count++;
 8007d4a:	7efb      	ldrb	r3, [r7, #27]
 8007d4c:	3301      	adds	r3, #1
 8007d4e:	76fb      	strb	r3, [r7, #27]
		   v_sum += vals[i];
 8007d50:	69fb      	ldr	r3, [r7, #28]
 8007d52:	005b      	lsls	r3, r3, #1
 8007d54:	68ba      	ldr	r2, [r7, #8]
 8007d56:	4413      	add	r3, r2
 8007d58:	881b      	ldrh	r3, [r3, #0]
 8007d5a:	461a      	mov	r2, r3
 8007d5c:	697b      	ldr	r3, [r7, #20]
 8007d5e:	4413      	add	r3, r2
 8007d60:	617b      	str	r3, [r7, #20]
		   filter->value = vals[i];
 8007d62:	69fb      	ldr	r3, [r7, #28]
 8007d64:	005b      	lsls	r3, r3, #1
 8007d66:	68ba      	ldr	r2, [r7, #8]
 8007d68:	4413      	add	r3, r2
 8007d6a:	881a      	ldrh	r2, [r3, #0]
 8007d6c:	68fb      	ldr	r3, [r7, #12]
 8007d6e:	809a      	strh	r2, [r3, #4]
	for (i = 0; i < qty; i++) {
 8007d70:	69fb      	ldr	r3, [r7, #28]
 8007d72:	3301      	adds	r3, #1
 8007d74:	61fb      	str	r3, [r7, #28]
 8007d76:	69fa      	ldr	r2, [r7, #28]
 8007d78:	687b      	ldr	r3, [r7, #4]
 8007d7a:	429a      	cmp	r2, r3
 8007d7c:	dbb2      	blt.n	8007ce4 <default_ad_filter_handler+0x2c>
	   }

	}
	if(v_count > qty * 2 / 4){
 8007d7e:	7efa      	ldrb	r2, [r7, #27]
 8007d80:	687b      	ldr	r3, [r7, #4]
 8007d82:	0fd9      	lsrs	r1, r3, #31
 8007d84:	440b      	add	r3, r1
 8007d86:	105b      	asrs	r3, r3, #1
 8007d88:	429a      	cmp	r2, r3
 8007d8a:	dd07      	ble.n	8007d9c <default_ad_filter_handler+0xe4>
	   filter->value = v_sum / v_count;
 8007d8c:	7efb      	ldrb	r3, [r7, #27]
 8007d8e:	697a      	ldr	r2, [r7, #20]
 8007d90:	fbb2 f3f3 	udiv	r3, r2, r3
 8007d94:	b29a      	uxth	r2, r3
 8007d96:	68fb      	ldr	r3, [r7, #12]
 8007d98:	809a      	strh	r2, [r3, #4]
 8007d9a:	e00c      	b.n	8007db6 <default_ad_filter_handler+0xfe>
	}
	else
	if(sk_count >= filter->shake_times){
 8007d9c:	7ebb      	ldrb	r3, [r7, #26]
 8007d9e:	b29a      	uxth	r2, r3
 8007da0:	68fb      	ldr	r3, [r7, #12]
 8007da2:	891b      	ldrh	r3, [r3, #8]
 8007da4:	429a      	cmp	r2, r3
 8007da6:	d306      	bcc.n	8007db6 <default_ad_filter_handler+0xfe>
	   filter->value = sk_sum / sk_count;
 8007da8:	7ebb      	ldrb	r3, [r7, #26]
 8007daa:	693a      	ldr	r2, [r7, #16]
 8007dac:	fbb2 f3f3 	udiv	r3, r2, r3
 8007db0:	b29a      	uxth	r2, r3
 8007db2:	68fb      	ldr	r3, [r7, #12]
 8007db4:	809a      	strh	r2, [r3, #4]
	}


	return filter->value;
 8007db6:	68fb      	ldr	r3, [r7, #12]
 8007db8:	889b      	ldrh	r3, [r3, #4]
}
 8007dba:	4618      	mov	r0, r3
 8007dbc:	3724      	adds	r7, #36	@ 0x24
 8007dbe:	46bd      	mov	sp, r7
 8007dc0:	bc80      	pop	{r7}
 8007dc2:	4770      	bx	lr

08007dc4 <init_adc>:
		.cb_func = NULL,
//		.cb_func = thermistor_adc_handler,
};

void init_adc(void)
{
 8007dc4:	b480      	push	{r7}
 8007dc6:	b083      	sub	sp, #12
 8007dc8:	af00      	add	r7, sp, #0
	int i;
	adc_channel_st *adc_channel;

	for(i = 0; i < ADC1_REGCHANNEL_QTY; i++){
 8007dca:	2300      	movs	r3, #0
 8007dcc:	607b      	str	r3, [r7, #4]
 8007dce:	e019      	b.n	8007e04 <init_adc+0x40>
		adc_channel = &adc1_regChannels[i];
 8007dd0:	687a      	ldr	r2, [r7, #4]
 8007dd2:	4613      	mov	r3, r2
 8007dd4:	009b      	lsls	r3, r3, #2
 8007dd6:	4413      	add	r3, r2
 8007dd8:	009b      	lsls	r3, r3, #2
 8007dda:	4a0f      	ldr	r2, [pc, #60]	@ (8007e18 <init_adc+0x54>)
 8007ddc:	4413      	add	r3, r2
 8007dde:	603b      	str	r3, [r7, #0]
//		adc_channel->data_buff = &adc1_regchannels_buff[i];
		adc_channel->buff_size = ADC1_CHANNEL_BUFFSIZE;
 8007de0:	683b      	ldr	r3, [r7, #0]
 8007de2:	2208      	movs	r2, #8
 8007de4:	809a      	strh	r2, [r3, #4]
		adc_channel->data_count = 0;
 8007de6:	683b      	ldr	r3, [r7, #0]
 8007de8:	2200      	movs	r2, #0
 8007dea:	80da      	strh	r2, [r3, #6]
		adc_channel->value = 0;
 8007dec:	683b      	ldr	r3, [r7, #0]
 8007dee:	2200      	movs	r2, #0
 8007df0:	811a      	strh	r2, [r3, #8]
		adc_channel->filter = &adc1_filter;
 8007df2:	683b      	ldr	r3, [r7, #0]
 8007df4:	4a09      	ldr	r2, [pc, #36]	@ (8007e1c <init_adc+0x58>)
 8007df6:	60da      	str	r2, [r3, #12]
		adc_channel->priv = NULL;
 8007df8:	683b      	ldr	r3, [r7, #0]
 8007dfa:	2200      	movs	r2, #0
 8007dfc:	611a      	str	r2, [r3, #16]
	for(i = 0; i < ADC1_REGCHANNEL_QTY; i++){
 8007dfe:	687b      	ldr	r3, [r7, #4]
 8007e00:	3301      	adds	r3, #1
 8007e02:	607b      	str	r3, [r7, #4]
 8007e04:	687b      	ldr	r3, [r7, #4]
 8007e06:	2b05      	cmp	r3, #5
 8007e08:	dde2      	ble.n	8007dd0 <init_adc+0xc>
	}
}
 8007e0a:	bf00      	nop
 8007e0c:	bf00      	nop
 8007e0e:	370c      	adds	r7, #12
 8007e10:	46bd      	mov	sp, r7
 8007e12:	bc80      	pop	{r7}
 8007e14:	4770      	bx	lr
 8007e16:	bf00      	nop
 8007e18:	20000b10 	.word	0x20000b10
 8007e1c:	2000000c 	.word	0x2000000c

08007e20 <do_start_adc>:
{

}

void do_start_adc(void)
{
 8007e20:	b580      	push	{r7, lr}
 8007e22:	af00      	add	r7, sp, #0

	if(adc1.do_flag){
 8007e24:	4b09      	ldr	r3, [pc, #36]	@ (8007e4c <do_start_adc+0x2c>)
 8007e26:	7ddb      	ldrb	r3, [r3, #23]
 8007e28:	2b00      	cmp	r3, #0
 8007e2a:	d10d      	bne.n	8007e48 <do_start_adc+0x28>
		return;
	}

	adc1.do_flag = 1;
 8007e2c:	4b07      	ldr	r3, [pc, #28]	@ (8007e4c <do_start_adc+0x2c>)
 8007e2e:	2201      	movs	r2, #1
 8007e30:	75da      	strb	r2, [r3, #23]

//	adc_injected_start(&hadc2);
//	adc_injected_start_it(&hadc3);

	adc_start_dma(adc1.hadc, adc1.data_buff, adc1.buff_size * sizeof(adc1.data_buff[0]));
 8007e32:	4b06      	ldr	r3, [pc, #24]	@ (8007e4c <do_start_adc+0x2c>)
 8007e34:	681b      	ldr	r3, [r3, #0]
 8007e36:	4a05      	ldr	r2, [pc, #20]	@ (8007e4c <do_start_adc+0x2c>)
 8007e38:	6851      	ldr	r1, [r2, #4]
 8007e3a:	4a04      	ldr	r2, [pc, #16]	@ (8007e4c <do_start_adc+0x2c>)
 8007e3c:	8912      	ldrh	r2, [r2, #8]
 8007e3e:	0052      	lsls	r2, r2, #1
 8007e40:	4618      	mov	r0, r3
 8007e42:	f7fa fdb1 	bl	80029a8 <HAL_ADC_Start_DMA>
 8007e46:	e000      	b.n	8007e4a <do_start_adc+0x2a>
		return;
 8007e48:	bf00      	nop

//	printfln("start adc1 ...");
}
 8007e4a:	bd80      	pop	{r7, pc}
 8007e4c:	20000018 	.word	0x20000018

08007e50 <ad_filter_handler>:

}


uint16_t ad_filter_handler(uint16_t *vals, int qty)
{
 8007e50:	b480      	push	{r7}
 8007e52:	b087      	sub	sp, #28
 8007e54:	af00      	add	r7, sp, #0
 8007e56:	6078      	str	r0, [r7, #4]
 8007e58:	6039      	str	r1, [r7, #0]
	int i;
	uint8_t v_count;	// normal value count;
		// shacked value count;
	uint32_t v_sum;		// normal values sum
	uint16_t min_val = 65535, max_val = 0;	// shacked values sum
 8007e5a:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8007e5e:	817b      	strh	r3, [r7, #10]
 8007e60:	2300      	movs	r3, #0
 8007e62:	813b      	strh	r3, [r7, #8]




	v_count = 0;
 8007e64:	2300      	movs	r3, #0
 8007e66:	74fb      	strb	r3, [r7, #19]
	v_sum = 0;
 8007e68:	2300      	movs	r3, #0
 8007e6a:	60fb      	str	r3, [r7, #12]


	for (i = 0; i < qty; i++) {
 8007e6c:	2300      	movs	r3, #0
 8007e6e:	617b      	str	r3, [r7, #20]
 8007e70:	e02a      	b.n	8007ec8 <ad_filter_handler+0x78>
		if(vals[i] < min_val ){
 8007e72:	697b      	ldr	r3, [r7, #20]
 8007e74:	005b      	lsls	r3, r3, #1
 8007e76:	687a      	ldr	r2, [r7, #4]
 8007e78:	4413      	add	r3, r2
 8007e7a:	881b      	ldrh	r3, [r3, #0]
 8007e7c:	897a      	ldrh	r2, [r7, #10]
 8007e7e:	429a      	cmp	r2, r3
 8007e80:	d905      	bls.n	8007e8e <ad_filter_handler+0x3e>
			min_val = vals[i];
 8007e82:	697b      	ldr	r3, [r7, #20]
 8007e84:	005b      	lsls	r3, r3, #1
 8007e86:	687a      	ldr	r2, [r7, #4]
 8007e88:	4413      	add	r3, r2
 8007e8a:	881b      	ldrh	r3, [r3, #0]
 8007e8c:	817b      	strh	r3, [r7, #10]
		}
		if(vals[i] > max_val ){
 8007e8e:	697b      	ldr	r3, [r7, #20]
 8007e90:	005b      	lsls	r3, r3, #1
 8007e92:	687a      	ldr	r2, [r7, #4]
 8007e94:	4413      	add	r3, r2
 8007e96:	881b      	ldrh	r3, [r3, #0]
 8007e98:	893a      	ldrh	r2, [r7, #8]
 8007e9a:	429a      	cmp	r2, r3
 8007e9c:	d205      	bcs.n	8007eaa <ad_filter_handler+0x5a>
			max_val = vals[i];
 8007e9e:	697b      	ldr	r3, [r7, #20]
 8007ea0:	005b      	lsls	r3, r3, #1
 8007ea2:	687a      	ldr	r2, [r7, #4]
 8007ea4:	4413      	add	r3, r2
 8007ea6:	881b      	ldrh	r3, [r3, #0]
 8007ea8:	813b      	strh	r3, [r7, #8]
		}
	   v_count++;
 8007eaa:	7cfb      	ldrb	r3, [r7, #19]
 8007eac:	3301      	adds	r3, #1
 8007eae:	74fb      	strb	r3, [r7, #19]
	   v_sum += vals[i];
 8007eb0:	697b      	ldr	r3, [r7, #20]
 8007eb2:	005b      	lsls	r3, r3, #1
 8007eb4:	687a      	ldr	r2, [r7, #4]
 8007eb6:	4413      	add	r3, r2
 8007eb8:	881b      	ldrh	r3, [r3, #0]
 8007eba:	461a      	mov	r2, r3
 8007ebc:	68fb      	ldr	r3, [r7, #12]
 8007ebe:	4413      	add	r3, r2
 8007ec0:	60fb      	str	r3, [r7, #12]
	for (i = 0; i < qty; i++) {
 8007ec2:	697b      	ldr	r3, [r7, #20]
 8007ec4:	3301      	adds	r3, #1
 8007ec6:	617b      	str	r3, [r7, #20]
 8007ec8:	697a      	ldr	r2, [r7, #20]
 8007eca:	683b      	ldr	r3, [r7, #0]
 8007ecc:	429a      	cmp	r2, r3
 8007ece:	dbd0      	blt.n	8007e72 <ad_filter_handler+0x22>
//	   printf("%u ", vals[i]);
	}
//	printfln(NULL);

	v_sum -= min_val;
 8007ed0:	897b      	ldrh	r3, [r7, #10]
 8007ed2:	68fa      	ldr	r2, [r7, #12]
 8007ed4:	1ad3      	subs	r3, r2, r3
 8007ed6:	60fb      	str	r3, [r7, #12]
	v_sum -= max_val;
 8007ed8:	893b      	ldrh	r3, [r7, #8]
 8007eda:	68fa      	ldr	r2, [r7, #12]
 8007edc:	1ad3      	subs	r3, r2, r3
 8007ede:	60fb      	str	r3, [r7, #12]
	v_count -= 2;
 8007ee0:	7cfb      	ldrb	r3, [r7, #19]
 8007ee2:	3b02      	subs	r3, #2
 8007ee4:	74fb      	strb	r3, [r7, #19]


	return (v_sum / v_count);
 8007ee6:	7cfb      	ldrb	r3, [r7, #19]
 8007ee8:	68fa      	ldr	r2, [r7, #12]
 8007eea:	fbb2 f3f3 	udiv	r3, r2, r3
 8007eee:	b29b      	uxth	r3, r3
}
 8007ef0:	4618      	mov	r0, r3
 8007ef2:	371c      	adds	r7, #28
 8007ef4:	46bd      	mov	sp, r7
 8007ef6:	bc80      	pop	{r7}
 8007ef8:	4770      	bx	lr
	...

08007efc <HAL_ADC_ConvCpltCallback>:
#endif
}


void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8007efc:	b580      	push	{r7, lr}
 8007efe:	b08a      	sub	sp, #40	@ 0x28
 8007f00:	af00      	add	r7, sp, #0
 8007f02:	6078      	str	r0, [r7, #4]
	int i, j, offs = 0;
 8007f04:	2300      	movs	r3, #0
 8007f06:	61fb      	str	r3, [r7, #28]

//	adc1.do_flag = 2;

//	return;

	if(hadc->Instance == adc1.hadc->Instance){
 8007f08:	687b      	ldr	r3, [r7, #4]
 8007f0a:	681a      	ldr	r2, [r3, #0]
 8007f0c:	4b2b      	ldr	r3, [pc, #172]	@ (8007fbc <HAL_ADC_ConvCpltCallback+0xc0>)
 8007f0e:	681b      	ldr	r3, [r3, #0]
 8007f10:	681b      	ldr	r3, [r3, #0]
 8007f12:	429a      	cmp	r2, r3
 8007f14:	d14d      	bne.n	8007fb2 <HAL_ADC_ConvCpltCallback+0xb6>
//		adc1.conv_count++;


#if 1

		for(i = 0; i<adc1.reg_chanqty; i++){
 8007f16:	2300      	movs	r3, #0
 8007f18:	627b      	str	r3, [r7, #36]	@ 0x24
 8007f1a:	e031      	b.n	8007f80 <HAL_ADC_ConvCpltCallback+0x84>
			ad_chan = &adc1.regular_channels[i];
 8007f1c:	4b27      	ldr	r3, [pc, #156]	@ (8007fbc <HAL_ADC_ConvCpltCallback+0xc0>)
 8007f1e:	68d9      	ldr	r1, [r3, #12]
 8007f20:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007f22:	4613      	mov	r3, r2
 8007f24:	009b      	lsls	r3, r3, #2
 8007f26:	4413      	add	r3, r2
 8007f28:	009b      	lsls	r3, r3, #2
 8007f2a:	440b      	add	r3, r1
 8007f2c:	61bb      	str	r3, [r7, #24]
			for(j=0; j<ADC1_CHANNEL_BUFFSIZE; j++){
 8007f2e:	2300      	movs	r3, #0
 8007f30:	623b      	str	r3, [r7, #32]
 8007f32:	e015      	b.n	8007f60 <HAL_ADC_ConvCpltCallback+0x64>
				databuff[j] = adc1.data_buff[j*adc1.reg_chanqty + i];
 8007f34:	4b21      	ldr	r3, [pc, #132]	@ (8007fbc <HAL_ADC_ConvCpltCallback+0xc0>)
 8007f36:	685a      	ldr	r2, [r3, #4]
 8007f38:	4b20      	ldr	r3, [pc, #128]	@ (8007fbc <HAL_ADC_ConvCpltCallback+0xc0>)
 8007f3a:	7d1b      	ldrb	r3, [r3, #20]
 8007f3c:	4619      	mov	r1, r3
 8007f3e:	6a3b      	ldr	r3, [r7, #32]
 8007f40:	fb03 f101 	mul.w	r1, r3, r1
 8007f44:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007f46:	440b      	add	r3, r1
 8007f48:	005b      	lsls	r3, r3, #1
 8007f4a:	4413      	add	r3, r2
 8007f4c:	881a      	ldrh	r2, [r3, #0]
 8007f4e:	6a3b      	ldr	r3, [r7, #32]
 8007f50:	005b      	lsls	r3, r3, #1
 8007f52:	3328      	adds	r3, #40	@ 0x28
 8007f54:	443b      	add	r3, r7
 8007f56:	f823 2c20 	strh.w	r2, [r3, #-32]
			for(j=0; j<ADC1_CHANNEL_BUFFSIZE; j++){
 8007f5a:	6a3b      	ldr	r3, [r7, #32]
 8007f5c:	3301      	adds	r3, #1
 8007f5e:	623b      	str	r3, [r7, #32]
 8007f60:	6a3b      	ldr	r3, [r7, #32]
 8007f62:	2b07      	cmp	r3, #7
 8007f64:	dde6      	ble.n	8007f34 <HAL_ADC_ConvCpltCallback+0x38>
			}
			ad_chan->value = ad_filter_handler(databuff, ADC1_CHANNEL_BUFFSIZE);
 8007f66:	f107 0308 	add.w	r3, r7, #8
 8007f6a:	2108      	movs	r1, #8
 8007f6c:	4618      	mov	r0, r3
 8007f6e:	f7ff ff6f 	bl	8007e50 <ad_filter_handler>
 8007f72:	4603      	mov	r3, r0
 8007f74:	461a      	mov	r2, r3
 8007f76:	69bb      	ldr	r3, [r7, #24]
 8007f78:	811a      	strh	r2, [r3, #8]
		for(i = 0; i<adc1.reg_chanqty; i++){
 8007f7a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007f7c:	3301      	adds	r3, #1
 8007f7e:	627b      	str	r3, [r7, #36]	@ 0x24
 8007f80:	4b0e      	ldr	r3, [pc, #56]	@ (8007fbc <HAL_ADC_ConvCpltCallback+0xc0>)
 8007f82:	7d1b      	ldrb	r3, [r3, #20]
 8007f84:	461a      	mov	r2, r3
 8007f86:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007f88:	4293      	cmp	r3, r2
 8007f8a:	dbc7      	blt.n	8007f1c <HAL_ADC_ConvCpltCallback+0x20>
			ad_chan = &adc1.regular_channels[i];
			printfln("ad channel[%d] : val %u, volt %f", i, ad_chan->value, adc_val2volt(&adc1, ad_chan->value));
		}
#endif

		adc1.do_flag = 2;
 8007f8c:	4b0b      	ldr	r3, [pc, #44]	@ (8007fbc <HAL_ADC_ConvCpltCallback+0xc0>)
 8007f8e:	2202      	movs	r2, #2
 8007f90:	75da      	strb	r2, [r3, #23]

		if(adc1.cb_func){
 8007f92:	4b0a      	ldr	r3, [pc, #40]	@ (8007fbc <HAL_ADC_ConvCpltCallback+0xc0>)
 8007f94:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007f96:	2b00      	cmp	r3, #0
 8007f98:	d006      	beq.n	8007fa8 <HAL_ADC_ConvCpltCallback+0xac>
			adc1.cb_func(&adc1, adc1.priv);
 8007f9a:	4b08      	ldr	r3, [pc, #32]	@ (8007fbc <HAL_ADC_ConvCpltCallback+0xc0>)
 8007f9c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007f9e:	4a07      	ldr	r2, [pc, #28]	@ (8007fbc <HAL_ADC_ConvCpltCallback+0xc0>)
 8007fa0:	6a12      	ldr	r2, [r2, #32]
 8007fa2:	4611      	mov	r1, r2
 8007fa4:	4805      	ldr	r0, [pc, #20]	@ (8007fbc <HAL_ADC_ConvCpltCallback+0xc0>)
 8007fa6:	4798      	blx	r3
		}

//		do_stop_adc();

		adc_stop_dma(adc1.hadc);
 8007fa8:	4b04      	ldr	r3, [pc, #16]	@ (8007fbc <HAL_ADC_ConvCpltCallback+0xc0>)
 8007faa:	681b      	ldr	r3, [r3, #0]
 8007fac:	4618      	mov	r0, r3
 8007fae:	f7fa fdd9 	bl	8002b64 <HAL_ADC_Stop_DMA>
	}

//	do_start_adc();

}
 8007fb2:	bf00      	nop
 8007fb4:	3728      	adds	r7, #40	@ 0x28
 8007fb6:	46bd      	mov	sp, r7
 8007fb8:	bd80      	pop	{r7, pc}
 8007fba:	bf00      	nop
 8007fbc:	20000018 	.word	0x20000018

08007fc0 <can_rxMsg_handler>:
}



void can_rxMsg_handler(CAN_HandleTypeDef *hcan, CAN_RxHeaderTypeDef *pHead, uint8_t *rxbuff)
{
 8007fc0:	b580      	push	{r7, lr}
 8007fc2:	b088      	sub	sp, #32
 8007fc4:	af02      	add	r7, sp, #8
 8007fc6:	60f8      	str	r0, [r7, #12]
 8007fc8:	60b9      	str	r1, [r7, #8]
 8007fca:	607a      	str	r2, [r7, #4]
	int i;

	printf("can rxHeader : ide %#x, stdid %#x, extid %#x\r\n", pHead->IDE, pHead->StdId, pHead->ExtId);
 8007fcc:	68bb      	ldr	r3, [r7, #8]
 8007fce:	689a      	ldr	r2, [r3, #8]
 8007fd0:	68bb      	ldr	r3, [r7, #8]
 8007fd2:	6819      	ldr	r1, [r3, #0]
 8007fd4:	68bb      	ldr	r3, [r7, #8]
 8007fd6:	685b      	ldr	r3, [r3, #4]
 8007fd8:	9300      	str	r3, [sp, #0]
 8007fda:	460b      	mov	r3, r1
 8007fdc:	4918      	ldr	r1, [pc, #96]	@ (8008040 <can_rxMsg_handler+0x80>)
 8007fde:	4819      	ldr	r0, [pc, #100]	@ (8008044 <can_rxMsg_handler+0x84>)
 8007fe0:	f001 f9f8 	bl	80093d4 <__uart_printf>
	printf("can rxHeader : RTR %#x, dlc %#x\r\n", pHead->RTR, pHead->DLC);
 8007fe4:	68bb      	ldr	r3, [r7, #8]
 8007fe6:	68da      	ldr	r2, [r3, #12]
 8007fe8:	68bb      	ldr	r3, [r7, #8]
 8007fea:	691b      	ldr	r3, [r3, #16]
 8007fec:	4916      	ldr	r1, [pc, #88]	@ (8008048 <can_rxMsg_handler+0x88>)
 8007fee:	4815      	ldr	r0, [pc, #84]	@ (8008044 <can_rxMsg_handler+0x84>)
 8007ff0:	f001 f9f0 	bl	80093d4 <__uart_printf>
	printf("can rxHeader : Timestamp %#x, FilterMatchIndex %#x\r\n", pHead->Timestamp, pHead->FilterMatchIndex);
 8007ff4:	68bb      	ldr	r3, [r7, #8]
 8007ff6:	695a      	ldr	r2, [r3, #20]
 8007ff8:	68bb      	ldr	r3, [r7, #8]
 8007ffa:	699b      	ldr	r3, [r3, #24]
 8007ffc:	4913      	ldr	r1, [pc, #76]	@ (800804c <can_rxMsg_handler+0x8c>)
 8007ffe:	4811      	ldr	r0, [pc, #68]	@ (8008044 <can_rxMsg_handler+0x84>)
 8008000:	f001 f9e8 	bl	80093d4 <__uart_printf>

	for(i=0; i<pHead->DLC; i++){
 8008004:	2300      	movs	r3, #0
 8008006:	617b      	str	r3, [r7, #20]
 8008008:	e00b      	b.n	8008022 <can_rxMsg_handler+0x62>
		printf("byte[%d] = %#.2x\r\n", i, rxbuff[i]);
 800800a:	697b      	ldr	r3, [r7, #20]
 800800c:	687a      	ldr	r2, [r7, #4]
 800800e:	4413      	add	r3, r2
 8008010:	781b      	ldrb	r3, [r3, #0]
 8008012:	697a      	ldr	r2, [r7, #20]
 8008014:	490e      	ldr	r1, [pc, #56]	@ (8008050 <can_rxMsg_handler+0x90>)
 8008016:	480b      	ldr	r0, [pc, #44]	@ (8008044 <can_rxMsg_handler+0x84>)
 8008018:	f001 f9dc 	bl	80093d4 <__uart_printf>
	for(i=0; i<pHead->DLC; i++){
 800801c:	697b      	ldr	r3, [r7, #20]
 800801e:	3301      	adds	r3, #1
 8008020:	617b      	str	r3, [r7, #20]
 8008022:	68bb      	ldr	r3, [r7, #8]
 8008024:	691a      	ldr	r2, [r3, #16]
 8008026:	697b      	ldr	r3, [r7, #20]
 8008028:	429a      	cmp	r2, r3
 800802a:	d8ee      	bhi.n	800800a <can_rxMsg_handler+0x4a>
	}

	can_user_RxCallback(hcan, pHead, rxbuff);
 800802c:	687a      	ldr	r2, [r7, #4]
 800802e:	68b9      	ldr	r1, [r7, #8]
 8008030:	68f8      	ldr	r0, [r7, #12]
 8008032:	f001 fe43 	bl	8009cbc <can_user_RxCallback>
}
 8008036:	bf00      	nop
 8008038:	3718      	adds	r7, #24
 800803a:	46bd      	mov	sp, r7
 800803c:	bd80      	pop	{r7, pc}
 800803e:	bf00      	nop
 8008040:	0800de68 	.word	0x0800de68
 8008044:	20000a64 	.word	0x20000a64
 8008048:	0800de98 	.word	0x0800de98
 800804c:	0800debc 	.word	0x0800debc
 8008050:	0800def4 	.word	0x0800def4

08008054 <can_error_handler>:

void can_error_handler(CAN_HandleTypeDef *hcan)
{
 8008054:	b580      	push	{r7, lr}
 8008056:	b082      	sub	sp, #8
 8008058:	af00      	add	r7, sp, #0
 800805a:	6078      	str	r0, [r7, #4]
	printf("can error code : %#x\r\n", hcan->ErrorCode);
 800805c:	687b      	ldr	r3, [r7, #4]
 800805e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008060:	461a      	mov	r2, r3
 8008062:	4908      	ldr	r1, [pc, #32]	@ (8008084 <can_error_handler+0x30>)
 8008064:	4808      	ldr	r0, [pc, #32]	@ (8008088 <can_error_handler+0x34>)
 8008066:	f001 f9b5 	bl	80093d4 <__uart_printf>
	printf("can state code : %#x\r\n", hcan->State);
 800806a:	687b      	ldr	r3, [r7, #4]
 800806c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8008070:	b2db      	uxtb	r3, r3
 8008072:	461a      	mov	r2, r3
 8008074:	4905      	ldr	r1, [pc, #20]	@ (800808c <can_error_handler+0x38>)
 8008076:	4804      	ldr	r0, [pc, #16]	@ (8008088 <can_error_handler+0x34>)
 8008078:	f001 f9ac 	bl	80093d4 <__uart_printf>
}
 800807c:	bf00      	nop
 800807e:	3708      	adds	r7, #8
 8008080:	46bd      	mov	sp, r7
 8008082:	bd80      	pop	{r7, pc}
 8008084:	0800df08 	.word	0x0800df08
 8008088:	20000a64 	.word	0x20000a64
 800808c:	0800df20 	.word	0x0800df20

08008090 <com_app>:
#include "lib/l_uart.h"



int com_app(int argc, char *argv[])
{
 8008090:	b580      	push	{r7, lr}
 8008092:	b084      	sub	sp, #16
 8008094:	af00      	add	r7, sp, #0
 8008096:	6078      	str	r0, [r7, #4]
 8008098:	6039      	str	r1, [r7, #0]
	int err = 0;
 800809a:	2300      	movs	r3, #0
 800809c:	60fb      	str	r3, [r7, #12]
	char *cmd = argv[0];
 800809e:	683b      	ldr	r3, [r7, #0]
 80080a0:	681b      	ldr	r3, [r3, #0]
 80080a2:	60bb      	str	r3, [r7, #8]
//	argv[0] = argv[argc];

	if(strcmp(cmd, "temp") == 0){
 80080a4:	4904      	ldr	r1, [pc, #16]	@ (80080b8 <com_app+0x28>)
 80080a6:	68b8      	ldr	r0, [r7, #8]
 80080a8:	f7f8 f8be 	bl	8000228 <strcmp>

	}


	return err;
 80080ac:	68fb      	ldr	r3, [r7, #12]
}
 80080ae:	4618      	mov	r0, r3
 80080b0:	3710      	adds	r7, #16
 80080b2:	46bd      	mov	sp, r7
 80080b4:	bd80      	pop	{r7, pc}
 80080b6:	bf00      	nop
 80080b8:	0800df38 	.word	0x0800df38

080080bc <user_setup>:
#include "ra18/thermistor.h"
#include "ra18/can_msg.h"
#include "ra18/iamp_msg.h"

void user_setup(void)
{
 80080bc:	b590      	push	{r4, r7, lr}
 80080be:	b085      	sub	sp, #20
 80080c0:	af04      	add	r7, sp, #16

	Init_UART_Receive_IT();
 80080c2:	f001 f9b3 	bl	800942c <Init_UART_Receive_IT>

	start_delay_timer();
 80080c6:	f001 f80f 	bl	80090e8 <start_delay_timer>

	get_com_id();
 80080ca:	f001 fe85 	bl	8009dd8 <get_com_id>

	init_adc();
 80080ce:	f7ff fe79 	bl	8007dc4 <init_adc>

//	led_strip_init();

	init_heat_docks();
 80080d2:	f001 ffd5 	bl	800a080 <init_heat_docks>


	printfln("start up device, system core clock frequence : %u, tick : %u ...", SystemCoreClock, HAL_GetTick());
 80080d6:	4b20      	ldr	r3, [pc, #128]	@ (8008158 <user_setup+0x9c>)
 80080d8:	681c      	ldr	r4, [r3, #0]
 80080da:	f7fa fb71 	bl	80027c0 <HAL_GetTick>
 80080de:	4603      	mov	r3, r0
 80080e0:	4622      	mov	r2, r4
 80080e2:	491e      	ldr	r1, [pc, #120]	@ (800815c <user_setup+0xa0>)
 80080e4:	481e      	ldr	r0, [pc, #120]	@ (8008160 <user_setup+0xa4>)
 80080e6:	f001 f975 	bl	80093d4 <__uart_printf>
 80080ea:	2203      	movs	r2, #3
 80080ec:	491d      	ldr	r1, [pc, #116]	@ (8008164 <user_setup+0xa8>)
 80080ee:	481c      	ldr	r0, [pc, #112]	@ (8008160 <user_setup+0xa4>)
 80080f0:	f001 f936 	bl	8009360 <uart_write>
//	printfln("delay timer : psc %lu, arr %lu, cnt %lu", DELAY_TIMER->PSC, DELAY_TIMER->ARR, DELAY_TIMER->CNT);
	printfln("firmware version : %s", VERSION_STR);
 80080f4:	4a1c      	ldr	r2, [pc, #112]	@ (8008168 <user_setup+0xac>)
 80080f6:	491d      	ldr	r1, [pc, #116]	@ (800816c <user_setup+0xb0>)
 80080f8:	4819      	ldr	r0, [pc, #100]	@ (8008160 <user_setup+0xa4>)
 80080fa:	f001 f96b 	bl	80093d4 <__uart_printf>
 80080fe:	2203      	movs	r2, #3
 8008100:	4918      	ldr	r1, [pc, #96]	@ (8008164 <user_setup+0xa8>)
 8008102:	4817      	ldr	r0, [pc, #92]	@ (8008160 <user_setup+0xa4>)
 8008104:	f001 f92c 	bl	8009360 <uart_write>

	printfln("com id = %#.2x", com_id);
 8008108:	4b19      	ldr	r3, [pc, #100]	@ (8008170 <user_setup+0xb4>)
 800810a:	781b      	ldrb	r3, [r3, #0]
 800810c:	461a      	mov	r2, r3
 800810e:	4919      	ldr	r1, [pc, #100]	@ (8008174 <user_setup+0xb8>)
 8008110:	4813      	ldr	r0, [pc, #76]	@ (8008160 <user_setup+0xa4>)
 8008112:	f001 f95f 	bl	80093d4 <__uart_printf>
 8008116:	2203      	movs	r2, #3
 8008118:	4912      	ldr	r1, [pc, #72]	@ (8008164 <user_setup+0xa8>)
 800811a:	4811      	ldr	r0, [pc, #68]	@ (8008160 <user_setup+0xa4>)
 800811c:	f001 f920 	bl	8009360 <uart_write>


	can_config_filter(&hcan, com_id << 8, 0xff00, 0, CAN_FILTERMODE_IDMASK, 0, CAN_FILTER_FIFO0);
 8008120:	4b13      	ldr	r3, [pc, #76]	@ (8008170 <user_setup+0xb4>)
 8008122:	781b      	ldrb	r3, [r3, #0]
 8008124:	0219      	lsls	r1, r3, #8
 8008126:	2300      	movs	r3, #0
 8008128:	9302      	str	r3, [sp, #8]
 800812a:	2300      	movs	r3, #0
 800812c:	9301      	str	r3, [sp, #4]
 800812e:	2300      	movs	r3, #0
 8008130:	9300      	str	r3, [sp, #0]
 8008132:	2300      	movs	r3, #0
 8008134:	f44f 427f 	mov.w	r2, #65280	@ 0xff00
 8008138:	480f      	ldr	r0, [pc, #60]	@ (8008178 <user_setup+0xbc>)
 800813a:	f000 f934 	bl	80083a6 <can_config_filter>
	can_start(&hcan);
 800813e:	480e      	ldr	r0, [pc, #56]	@ (8008178 <user_setup+0xbc>)
 8008140:	f7fb f92b 	bl	800339a <HAL_CAN_Start>
	can_activate_interrupt(&hcan, CAN_IT_RX_FIFO0_MSG_PENDING);
 8008144:	2102      	movs	r1, #2
 8008146:	480c      	ldr	r0, [pc, #48]	@ (8008178 <user_setup+0xbc>)
 8008148:	f7fb fbb6 	bl	80038b8 <HAL_CAN_ActivateNotification>
//	can_activate_error_it(&hcan);

	do_start_adc();
 800814c:	f7ff fe68 	bl	8007e20 <do_start_adc>
}
 8008150:	bf00      	nop
 8008152:	3704      	adds	r7, #4
 8008154:	46bd      	mov	sp, r7
 8008156:	bd90      	pop	{r4, r7, pc}
 8008158:	20000000 	.word	0x20000000
 800815c:	0800df40 	.word	0x0800df40
 8008160:	20000a64 	.word	0x20000a64
 8008164:	0800df84 	.word	0x0800df84
 8008168:	0800df88 	.word	0x0800df88
 800816c:	0800df90 	.word	0x0800df90
 8008170:	20000cbc 	.word	0x20000cbc
 8008174:	0800dfa8 	.word	0x0800dfa8
 8008178:	200008d0 	.word	0x200008d0

0800817c <user_loop>:
#define DOCK_DETECT_PERIOD	10



void user_loop(void)
{
 800817c:	b580      	push	{r7, lr}
 800817e:	b082      	sub	sp, #8
 8008180:	af00      	add	r7, sp, #0

	if(get_timestamp_ms() - heart_beat_ms > 500){
 8008182:	f000 ffd3 	bl	800912c <get_delaytimer_timestamp_ms>
 8008186:	4602      	mov	r2, r0
 8008188:	4b23      	ldr	r3, [pc, #140]	@ (8008218 <user_loop+0x9c>)
 800818a:	681b      	ldr	r3, [r3, #0]
 800818c:	1ad3      	subs	r3, r2, r3
 800818e:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 8008192:	d907      	bls.n	80081a4 <user_loop+0x28>
		heart_beat_ms = get_timestamp_ms();
 8008194:	f000 ffca 	bl	800912c <get_delaytimer_timestamp_ms>
 8008198:	4603      	mov	r3, r0
 800819a:	4a1f      	ldr	r2, [pc, #124]	@ (8008218 <user_loop+0x9c>)
 800819c:	6013      	str	r3, [r2, #0]
		reverse_led4();
 800819e:	481f      	ldr	r0, [pc, #124]	@ (800821c <user_loop+0xa0>)
 80081a0:	f000 fe22 	bl	8008de8 <gpio_reverse>
led_strip_refresh();
#endif

//	printfln("user loop : timestamp - %lu ms", get_timestamp_ms());

	if(get_timestamp_ms() - detect_timestamp_ms > DOCK_DETECT_PERIOD){
 80081a4:	f000 ffc2 	bl	800912c <get_delaytimer_timestamp_ms>
 80081a8:	4602      	mov	r2, r0
 80081aa:	4b1d      	ldr	r3, [pc, #116]	@ (8008220 <user_loop+0xa4>)
 80081ac:	681b      	ldr	r3, [r3, #0]
 80081ae:	1ad3      	subs	r3, r2, r3
 80081b0:	2b0a      	cmp	r3, #10
 80081b2:	d90b      	bls.n	80081cc <user_loop+0x50>
		detect_timestamp_ms = get_timestamp_ms();
 80081b4:	f000 ffba 	bl	800912c <get_delaytimer_timestamp_ms>
 80081b8:	4603      	mov	r3, r0
 80081ba:	4a19      	ldr	r2, [pc, #100]	@ (8008220 <user_loop+0xa4>)
 80081bc:	6013      	str	r3, [r2, #0]
		if(detect_heat_docks()){
 80081be:	f002 f8cb 	bl	800a358 <detect_heat_docks>
 80081c2:	4603      	mov	r3, r0
 80081c4:	2b00      	cmp	r3, #0
 80081c6:	d001      	beq.n	80081cc <user_loop+0x50>
			iampmsg_send_inplace();
 80081c8:	f002 fbb2 	bl	800a930 <iampmsg_send_inplace>
		}
	}

#if 1
	diff_ms = get_timestamp_ms();
 80081cc:	f000 ffae 	bl	800912c <get_delaytimer_timestamp_ms>
 80081d0:	4603      	mov	r3, r0
 80081d2:	4a14      	ldr	r2, [pc, #80]	@ (8008224 <user_loop+0xa8>)
 80081d4:	6013      	str	r3, [r2, #0]
//	printfln("heat_timestamp 1 diff ms %lu - %lu ms", heat_timestamp_ms, diff_ms);

	diff_ms -= heat_timestamp_ms;
 80081d6:	4b14      	ldr	r3, [pc, #80]	@ (8008228 <user_loop+0xac>)
 80081d8:	681b      	ldr	r3, [r3, #0]
 80081da:	4a12      	ldr	r2, [pc, #72]	@ (8008224 <user_loop+0xa8>)
 80081dc:	6812      	ldr	r2, [r2, #0]
 80081de:	1ad3      	subs	r3, r2, r3
 80081e0:	4a10      	ldr	r2, [pc, #64]	@ (8008224 <user_loop+0xa8>)
 80081e2:	6013      	str	r3, [r2, #0]

//	printfln("heat_timestamp 2 diff ms %lu - %lu ms", heat_timestamp_ms, diff_ms);

	if(diff_ms > DOCK_HEAT_PERIOD){
 80081e4:	4b0f      	ldr	r3, [pc, #60]	@ (8008224 <user_loop+0xa8>)
 80081e6:	681b      	ldr	r3, [r3, #0]
 80081e8:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80081ec:	d910      	bls.n	8008210 <user_loop+0x94>
		heat_timestamp_ms = get_timestamp_ms();
 80081ee:	f000 ff9d 	bl	800912c <get_delaytimer_timestamp_ms>
 80081f2:	4603      	mov	r3, r0
 80081f4:	4a0c      	ldr	r2, [pc, #48]	@ (8008228 <user_loop+0xac>)
 80081f6:	6013      	str	r3, [r2, #0]
//		printfln("heat : timestamp - %lu ms", heat_timestamp_ms);
//		do_start_adc();
//		get_temperatures();
		for(int i=0; i<NUM_DOCKS; i++){
 80081f8:	2300      	movs	r3, #0
 80081fa:	607b      	str	r3, [r7, #4]
 80081fc:	e005      	b.n	800820a <user_loop+0x8e>
			do_heat_dock(i);
 80081fe:	6878      	ldr	r0, [r7, #4]
 8008200:	f002 f8f4 	bl	800a3ec <do_heat_dock>
		for(int i=0; i<NUM_DOCKS; i++){
 8008204:	687b      	ldr	r3, [r7, #4]
 8008206:	3301      	adds	r3, #1
 8008208:	607b      	str	r3, [r7, #4]
 800820a:	687b      	ldr	r3, [r7, #4]
 800820c:	2b05      	cmp	r3, #5
 800820e:	ddf6      	ble.n	80081fe <user_loop+0x82>
		}

	}
#endif
//	HAL_Delay(500);
}
 8008210:	bf00      	nop
 8008212:	3708      	adds	r7, #8
 8008214:	46bd      	mov	sp, r7
 8008216:	bd80      	pop	{r7, pc}
 8008218:	20000b94 	.word	0x20000b94
 800821c:	200000e0 	.word	0x200000e0
 8008220:	20000b88 	.word	0x20000b88
 8008224:	20000b90 	.word	0x20000b90
 8008228:	20000b8c 	.word	0x20000b8c

0800822c <timer_base_user_handler>:

}

//
void timer_base_user_handler(TIM_HandleTypeDef *htim)
{
 800822c:	b480      	push	{r7}
 800822e:	b083      	sub	sp, #12
 8008230:	af00      	add	r7, sp, #0
 8008232:	6078      	str	r0, [r7, #4]


}
 8008234:	bf00      	nop
 8008236:	370c      	adds	r7, #12
 8008238:	46bd      	mov	sp, r7
 800823a:	bc80      	pop	{r7}
 800823c:	4770      	bx	lr

0800823e <adc_val2volt>:


#include "l_adc.h"

float adc_val2volt(adc_st *adc, uint16_t val)
{
 800823e:	b590      	push	{r4, r7, lr}
 8008240:	b083      	sub	sp, #12
 8008242:	af00      	add	r7, sp, #0
 8008244:	6078      	str	r0, [r7, #4]
 8008246:	460b      	mov	r3, r1
 8008248:	807b      	strh	r3, [r7, #2]
	return val * (adc->vref_top - adc->vref_low) / ((1 << adc->resolution)) + adc->vref_low;
 800824a:	887b      	ldrh	r3, [r7, #2]
 800824c:	4618      	mov	r0, r3
 800824e:	f7f8 fd9b 	bl	8000d88 <__aeabi_i2f>
 8008252:	4604      	mov	r4, r0
 8008254:	687b      	ldr	r3, [r7, #4]
 8008256:	699a      	ldr	r2, [r3, #24]
 8008258:	687b      	ldr	r3, [r7, #4]
 800825a:	69db      	ldr	r3, [r3, #28]
 800825c:	4619      	mov	r1, r3
 800825e:	4610      	mov	r0, r2
 8008260:	f7f8 fcdc 	bl	8000c1c <__aeabi_fsub>
 8008264:	4603      	mov	r3, r0
 8008266:	4619      	mov	r1, r3
 8008268:	4620      	mov	r0, r4
 800826a:	f7f8 fde1 	bl	8000e30 <__aeabi_fmul>
 800826e:	4603      	mov	r3, r0
 8008270:	461c      	mov	r4, r3
 8008272:	687b      	ldr	r3, [r7, #4]
 8008274:	7d9b      	ldrb	r3, [r3, #22]
 8008276:	461a      	mov	r2, r3
 8008278:	2301      	movs	r3, #1
 800827a:	4093      	lsls	r3, r2
 800827c:	4618      	mov	r0, r3
 800827e:	f7f8 fd83 	bl	8000d88 <__aeabi_i2f>
 8008282:	4603      	mov	r3, r0
 8008284:	4619      	mov	r1, r3
 8008286:	4620      	mov	r0, r4
 8008288:	f7f8 fe86 	bl	8000f98 <__aeabi_fdiv>
 800828c:	4603      	mov	r3, r0
 800828e:	461a      	mov	r2, r3
 8008290:	687b      	ldr	r3, [r7, #4]
 8008292:	69db      	ldr	r3, [r3, #28]
 8008294:	4619      	mov	r1, r3
 8008296:	4610      	mov	r0, r2
 8008298:	f7f8 fcc2 	bl	8000c20 <__addsf3>
 800829c:	4603      	mov	r3, r0
}
 800829e:	4618      	mov	r0, r3
 80082a0:	370c      	adds	r7, #12
 80082a2:	46bd      	mov	sp, r7
 80082a4:	bd90      	pop	{r4, r7, pc}

080082a6 <HAL_CAN_RxFifo0MsgPendingCallback>:
{
	UNUSED(hcan);
}

void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 80082a6:	b580      	push	{r7, lr}
 80082a8:	b08c      	sub	sp, #48	@ 0x30
 80082aa:	af00      	add	r7, sp, #0
 80082ac:	6078      	str	r0, [r7, #4]
	CAN_RxHeaderTypeDef rxHeader;
	uint8_t rxbuff[8];

	do{
		if(HAL_CAN_GetRxMessage(hcan, CAN_RX_FIFO0, &rxHeader, rxbuff) != HAL_OK){
 80082ae:	f107 030c 	add.w	r3, r7, #12
 80082b2:	f107 0214 	add.w	r2, r7, #20
 80082b6:	2100      	movs	r1, #0
 80082b8:	6878      	ldr	r0, [r7, #4]
 80082ba:	f7fb f9b5 	bl	8003628 <HAL_CAN_GetRxMessage>
 80082be:	4603      	mov	r3, r0
 80082c0:	2b00      	cmp	r3, #0
 80082c2:	d001      	beq.n	80082c8 <HAL_CAN_RxFifo0MsgPendingCallback+0x22>
			Error_Handler();
 80082c4:	f7f9 fc26 	bl	8001b14 <Error_Handler>
		}

		can_rxMsg_handler(hcan, &rxHeader, rxbuff);
 80082c8:	f107 020c 	add.w	r2, r7, #12
 80082cc:	f107 0314 	add.w	r3, r7, #20
 80082d0:	4619      	mov	r1, r3
 80082d2:	6878      	ldr	r0, [r7, #4]
 80082d4:	f7ff fe74 	bl	8007fc0 <can_rxMsg_handler>
	}while(HAL_CAN_GetRxFifoFillLevel(hcan, CAN_RX_FIFO0) > 0);
 80082d8:	2100      	movs	r1, #0
 80082da:	6878      	ldr	r0, [r7, #4]
 80082dc:	f7fb fac5 	bl	800386a <HAL_CAN_GetRxFifoFillLevel>
 80082e0:	4603      	mov	r3, r0
 80082e2:	2b00      	cmp	r3, #0
 80082e4:	d1e3      	bne.n	80082ae <HAL_CAN_RxFifo0MsgPendingCallback+0x8>
}
 80082e6:	bf00      	nop
 80082e8:	bf00      	nop
 80082ea:	3730      	adds	r7, #48	@ 0x30
 80082ec:	46bd      	mov	sp, r7
 80082ee:	bd80      	pop	{r7, pc}

080082f0 <HAL_CAN_RxFifo1MsgPendingCallback>:

void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 80082f0:	b580      	push	{r7, lr}
 80082f2:	b08c      	sub	sp, #48	@ 0x30
 80082f4:	af00      	add	r7, sp, #0
 80082f6:	6078      	str	r0, [r7, #4]
	CAN_RxHeaderTypeDef rxHeader;
	uint8_t rxbuff[8];

	do{
		if(HAL_CAN_GetRxMessage(hcan, CAN_RX_FIFO1, &rxHeader, rxbuff) != HAL_OK){
 80082f8:	f107 030c 	add.w	r3, r7, #12
 80082fc:	f107 0214 	add.w	r2, r7, #20
 8008300:	2101      	movs	r1, #1
 8008302:	6878      	ldr	r0, [r7, #4]
 8008304:	f7fb f990 	bl	8003628 <HAL_CAN_GetRxMessage>
 8008308:	4603      	mov	r3, r0
 800830a:	2b00      	cmp	r3, #0
 800830c:	d001      	beq.n	8008312 <HAL_CAN_RxFifo1MsgPendingCallback+0x22>
			Error_Handler();
 800830e:	f7f9 fc01 	bl	8001b14 <Error_Handler>
		}

		can_rxMsg_handler(hcan, &rxHeader, rxbuff);
 8008312:	f107 020c 	add.w	r2, r7, #12
 8008316:	f107 0314 	add.w	r3, r7, #20
 800831a:	4619      	mov	r1, r3
 800831c:	6878      	ldr	r0, [r7, #4]
 800831e:	f7ff fe4f 	bl	8007fc0 <can_rxMsg_handler>
	}while(HAL_CAN_GetRxFifoFillLevel(hcan, CAN_RX_FIFO1) > 0);
 8008322:	2101      	movs	r1, #1
 8008324:	6878      	ldr	r0, [r7, #4]
 8008326:	f7fb faa0 	bl	800386a <HAL_CAN_GetRxFifoFillLevel>
 800832a:	4603      	mov	r3, r0
 800832c:	2b00      	cmp	r3, #0
 800832e:	d1e3      	bne.n	80082f8 <HAL_CAN_RxFifo1MsgPendingCallback+0x8>
}
 8008330:	bf00      	nop
 8008332:	bf00      	nop
 8008334:	3730      	adds	r7, #48	@ 0x30
 8008336:	46bd      	mov	sp, r7
 8008338:	bd80      	pop	{r7, pc}

0800833a <HAL_CAN_ErrorCallback>:


void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
{
 800833a:	b580      	push	{r7, lr}
 800833c:	b082      	sub	sp, #8
 800833e:	af00      	add	r7, sp, #0
 8008340:	6078      	str	r0, [r7, #4]
	can_error_handler(hcan);
 8008342:	6878      	ldr	r0, [r7, #4]
 8008344:	f7ff fe86 	bl	8008054 <can_error_handler>
}
 8008348:	bf00      	nop
 800834a:	3708      	adds	r7, #8
 800834c:	46bd      	mov	sp, r7
 800834e:	bd80      	pop	{r7, pc}

08008350 <can_sendStdMessage>:
//#define CAN_TX_MAILBOX0             (0x00000001U)  /*!< Tx Mailbox 0  */
//#define CAN_TX_MAILBOX1             (0x00000002U)  /*!< Tx Mailbox 1  */
//#define CAN_TX_MAILBOX2             (0x00000004U)  /*!< Tx Mailbox 2  */

int can_sendStdMessage(CAN_HandleTypeDef *hcan, uint16_t stdId, uint8_t *txbuff, uint8_t dsize)
{
 8008350:	b580      	push	{r7, lr}
 8008352:	b08c      	sub	sp, #48	@ 0x30
 8008354:	af00      	add	r7, sp, #0
 8008356:	60f8      	str	r0, [r7, #12]
 8008358:	607a      	str	r2, [r7, #4]
 800835a:	461a      	mov	r2, r3
 800835c:	460b      	mov	r3, r1
 800835e:	817b      	strh	r3, [r7, #10]
 8008360:	4613      	mov	r3, r2
 8008362:	727b      	strb	r3, [r7, #9]
	CAN_TxHeaderTypeDef txHeader;
	uint32_t txMailbox;

	txHeader.IDE = CAN_ID_STD;
 8008364:	2300      	movs	r3, #0
 8008366:	623b      	str	r3, [r7, #32]
	txHeader.StdId = stdId;
 8008368:	897b      	ldrh	r3, [r7, #10]
 800836a:	61bb      	str	r3, [r7, #24]
//	txHeader.ExtId = 0;
	txHeader.RTR = CAN_RTR_DATA;
 800836c:	2300      	movs	r3, #0
 800836e:	627b      	str	r3, [r7, #36]	@ 0x24
	txHeader.DLC = dsize;
 8008370:	7a7b      	ldrb	r3, [r7, #9]
 8008372:	62bb      	str	r3, [r7, #40]	@ 0x28
	txHeader.TransmitGlobalTime = DISABLE;
 8008374:	2300      	movs	r3, #0
 8008376:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
	if(HAL_CAN_GetTxMailboxesFreeLevel(hcan) > 0){
 800837a:	68f8      	ldr	r0, [r7, #12]
 800837c:	f7fb f920 	bl	80035c0 <HAL_CAN_GetTxMailboxesFreeLevel>
 8008380:	4603      	mov	r3, r0
 8008382:	2b00      	cmp	r3, #0
 8008384:	d009      	beq.n	800839a <can_sendStdMessage+0x4a>
		return HAL_CAN_AddTxMessage(hcan, &txHeader, txbuff, &txMailbox);
 8008386:	f107 0314 	add.w	r3, r7, #20
 800838a:	f107 0118 	add.w	r1, r7, #24
 800838e:	687a      	ldr	r2, [r7, #4]
 8008390:	68f8      	ldr	r0, [r7, #12]
 8008392:	f7fb f846 	bl	8003422 <HAL_CAN_AddTxMessage>
 8008396:	4603      	mov	r3, r0
 8008398:	e001      	b.n	800839e <can_sendStdMessage+0x4e>
	}else{
		return -1;
 800839a:	f04f 33ff 	mov.w	r3, #4294967295
	}
}
 800839e:	4618      	mov	r0, r3
 80083a0:	3730      	adds	r7, #48	@ 0x30
 80083a2:	46bd      	mov	sp, r7
 80083a4:	bd80      	pop	{r7, pc}

080083a6 <can_config_filter>:
}



int can_config_filter(CAN_HandleTypeDef *hcan, uint32_t FxID, uint32_t FxMask, uint8_t bank, uint8_t mode, uint8_t scale, uint8_t rxfifo)
{
 80083a6:	b580      	push	{r7, lr}
 80083a8:	b08e      	sub	sp, #56	@ 0x38
 80083aa:	af00      	add	r7, sp, #0
 80083ac:	60f8      	str	r0, [r7, #12]
 80083ae:	60b9      	str	r1, [r7, #8]
 80083b0:	607a      	str	r2, [r7, #4]
 80083b2:	70fb      	strb	r3, [r7, #3]
    CAN_FilterTypeDef sFilterConfig;

    sFilterConfig.FilterBank           = bank;												// 
 80083b4:	78fb      	ldrb	r3, [r7, #3]
 80083b6:	627b      	str	r3, [r7, #36]	@ 0x24

	sFilterConfig.FilterMode = mode;
 80083b8:	f897 3040 	ldrb.w	r3, [r7, #64]	@ 0x40
 80083bc:	62bb      	str	r3, [r7, #40]	@ 0x28
	if(scale){
 80083be:	f897 3044 	ldrb.w	r3, [r7, #68]	@ 0x44
 80083c2:	2b00      	cmp	r3, #0
 80083c4:	d016      	beq.n	80083f4 <can_config_filter+0x4e>
		sFilterConfig.FilterScale = CAN_FILTERSCALE_32BIT;
 80083c6:	2301      	movs	r3, #1
 80083c8:	62fb      	str	r3, [r7, #44]	@ 0x2c
		sFilterConfig.FilterIdHigh         = ((FxID<<3)&0xFFFF0000)>>16;
 80083ca:	68bb      	ldr	r3, [r7, #8]
 80083cc:	00db      	lsls	r3, r3, #3
 80083ce:	0c1b      	lsrs	r3, r3, #16
 80083d0:	613b      	str	r3, [r7, #16]
		sFilterConfig.FilterIdLow          = ((FxID<<3)|CAN_ID_EXT|CAN_RTR_DATA)&0xFFFF;
 80083d2:	68bb      	ldr	r3, [r7, #8]
 80083d4:	00db      	lsls	r3, r3, #3
 80083d6:	b29b      	uxth	r3, r3
 80083d8:	f043 0304 	orr.w	r3, r3, #4
 80083dc:	617b      	str	r3, [r7, #20]
		sFilterConfig.FilterMaskIdHigh     = ((FxMask<<3)&0xFFFF0000)>>16;
 80083de:	687b      	ldr	r3, [r7, #4]
 80083e0:	00db      	lsls	r3, r3, #3
 80083e2:	0c1b      	lsrs	r3, r3, #16
 80083e4:	61bb      	str	r3, [r7, #24]
		sFilterConfig.FilterMaskIdLow      = ((FxMask<<3)|0x06)&0xFFFF;
 80083e6:	687b      	ldr	r3, [r7, #4]
 80083e8:	00db      	lsls	r3, r3, #3
 80083ea:	b29b      	uxth	r3, r3
 80083ec:	f043 0306 	orr.w	r3, r3, #6
 80083f0:	61fb      	str	r3, [r7, #28]
 80083f2:	e015      	b.n	8008420 <can_config_filter+0x7a>
	}else{
		sFilterConfig.FilterScale = CAN_FILTERSCALE_16BIT;
 80083f4:	2300      	movs	r3, #0
 80083f6:	62fb      	str	r3, [r7, #44]	@ 0x2c
		sFilterConfig.FilterIdHigh         = ((FxID<<5)|((CAN_ID_STD|CAN_RTR_DATA)<<2))&0xFFFF;
 80083f8:	68bb      	ldr	r3, [r7, #8]
 80083fa:	015b      	lsls	r3, r3, #5
 80083fc:	b29b      	uxth	r3, r3
 80083fe:	613b      	str	r3, [r7, #16]
		sFilterConfig.FilterIdLow          = ((FxID<<5)|((CAN_ID_STD|CAN_RTR_DATA)<<2))&0xFFFF;
 8008400:	68bb      	ldr	r3, [r7, #8]
 8008402:	015b      	lsls	r3, r3, #5
 8008404:	b29b      	uxth	r3, r3
 8008406:	617b      	str	r3, [r7, #20]
		sFilterConfig.FilterMaskIdHigh     = ((FxMask<<5)|(0x06<< 2))&0xFFFF;
 8008408:	687b      	ldr	r3, [r7, #4]
 800840a:	015b      	lsls	r3, r3, #5
 800840c:	b29b      	uxth	r3, r3
 800840e:	f043 0318 	orr.w	r3, r3, #24
 8008412:	61bb      	str	r3, [r7, #24]
		sFilterConfig.FilterMaskIdLow      = ((FxMask<<5)|(0x06<< 2))&0xFFFF;
 8008414:	687b      	ldr	r3, [r7, #4]
 8008416:	015b      	lsls	r3, r3, #5
 8008418:	b29b      	uxth	r3, r3
 800841a:	f043 0318 	orr.w	r3, r3, #24
 800841e:	61fb      	str	r3, [r7, #28]
	}
    sFilterConfig.FilterFIFOAssignment = rxfifo;
 8008420:	f897 3048 	ldrb.w	r3, [r7, #72]	@ 0x48
 8008424:	623b      	str	r3, [r7, #32]
    sFilterConfig.FilterActivation     = ENABLE;
 8008426:	2301      	movs	r3, #1
 8008428:	633b      	str	r3, [r7, #48]	@ 0x30
    sFilterConfig.SlaveStartFilterBank = 14;
 800842a:	230e      	movs	r3, #14
 800842c:	637b      	str	r3, [r7, #52]	@ 0x34
    if (HAL_CAN_ConfigFilter(hcan, &sFilterConfig) != HAL_OK){
 800842e:	f107 0310 	add.w	r3, r7, #16
 8008432:	4619      	mov	r1, r3
 8008434:	68f8      	ldr	r0, [r7, #12]
 8008436:	f7fa fee7 	bl	8003208 <HAL_CAN_ConfigFilter>
 800843a:	4603      	mov	r3, r0
 800843c:	2b00      	cmp	r3, #0
 800843e:	d004      	beq.n	800844a <can_config_filter+0xa4>
        Error_Handler();
 8008440:	f7f9 fb68 	bl	8001b14 <Error_Handler>
        return -1;
 8008444:	f04f 33ff 	mov.w	r3, #4294967295
 8008448:	e000      	b.n	800844c <can_config_filter+0xa6>
    }

    return 0;
 800844a:	2300      	movs	r3, #0
}
 800844c:	4618      	mov	r0, r3
 800844e:	3738      	adds	r7, #56	@ 0x38
 8008450:	46bd      	mov	sp, r7
 8008452:	bd80      	pop	{r7, pc}

08008454 <com_gpio>:
char cmdline[CMDLINE_MAX_LEN];
volatile int cmdlen = 0;


int com_gpio(int argc, char *argv[])
{
 8008454:	b580      	push	{r7, lr}
 8008456:	b088      	sub	sp, #32
 8008458:	af02      	add	r7, sp, #8
 800845a:	6078      	str	r0, [r7, #4]
 800845c:	6039      	str	r1, [r7, #0]
	int status = 0;
 800845e:	2300      	movs	r3, #0
 8008460:	617b      	str	r3, [r7, #20]
	GPIO_TypeDef *GPIOx;
	uint16_t GPIO_Pin;

	if(argc < 4){
 8008462:	687b      	ldr	r3, [r7, #4]
 8008464:	2b03      	cmp	r3, #3
 8008466:	dc02      	bgt.n	800846e <com_gpio+0x1a>
		return -1;
 8008468:	f04f 33ff 	mov.w	r3, #4294967295
 800846c:	e0e5      	b.n	800863a <com_gpio+0x1e6>
	}

	switch(*argv[2]){
 800846e:	683b      	ldr	r3, [r7, #0]
 8008470:	3308      	adds	r3, #8
 8008472:	681b      	ldr	r3, [r3, #0]
 8008474:	781b      	ldrb	r3, [r3, #0]
 8008476:	3b41      	subs	r3, #65	@ 0x41
 8008478:	2b26      	cmp	r3, #38	@ 0x26
 800847a:	d866      	bhi.n	800854a <com_gpio+0xf6>
 800847c:	a201      	add	r2, pc, #4	@ (adr r2, 8008484 <com_gpio+0x30>)
 800847e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008482:	bf00      	nop
 8008484:	08008521 	.word	0x08008521
 8008488:	08008527 	.word	0x08008527
 800848c:	0800852d 	.word	0x0800852d
 8008490:	08008533 	.word	0x08008533
 8008494:	08008539 	.word	0x08008539
 8008498:	0800853f 	.word	0x0800853f
 800849c:	08008545 	.word	0x08008545
 80084a0:	0800854b 	.word	0x0800854b
 80084a4:	0800854b 	.word	0x0800854b
 80084a8:	0800854b 	.word	0x0800854b
 80084ac:	0800854b 	.word	0x0800854b
 80084b0:	0800854b 	.word	0x0800854b
 80084b4:	0800854b 	.word	0x0800854b
 80084b8:	0800854b 	.word	0x0800854b
 80084bc:	0800854b 	.word	0x0800854b
 80084c0:	0800854b 	.word	0x0800854b
 80084c4:	0800854b 	.word	0x0800854b
 80084c8:	0800854b 	.word	0x0800854b
 80084cc:	0800854b 	.word	0x0800854b
 80084d0:	0800854b 	.word	0x0800854b
 80084d4:	0800854b 	.word	0x0800854b
 80084d8:	0800854b 	.word	0x0800854b
 80084dc:	0800854b 	.word	0x0800854b
 80084e0:	0800854b 	.word	0x0800854b
 80084e4:	0800854b 	.word	0x0800854b
 80084e8:	0800854b 	.word	0x0800854b
 80084ec:	0800854b 	.word	0x0800854b
 80084f0:	0800854b 	.word	0x0800854b
 80084f4:	0800854b 	.word	0x0800854b
 80084f8:	0800854b 	.word	0x0800854b
 80084fc:	0800854b 	.word	0x0800854b
 8008500:	0800854b 	.word	0x0800854b
 8008504:	08008521 	.word	0x08008521
 8008508:	08008527 	.word	0x08008527
 800850c:	0800852d 	.word	0x0800852d
 8008510:	08008533 	.word	0x08008533
 8008514:	08008539 	.word	0x08008539
 8008518:	0800853f 	.word	0x0800853f
 800851c:	08008545 	.word	0x08008545
		case 'a':
		case 'A':
			GPIOx = GPIOA;
 8008520:	4b48      	ldr	r3, [pc, #288]	@ (8008644 <com_gpio+0x1f0>)
 8008522:	613b      	str	r3, [r7, #16]
			break;
 8008524:	e014      	b.n	8008550 <com_gpio+0xfc>
		case 'b':
		case 'B':
			GPIOx = GPIOB;
 8008526:	4b48      	ldr	r3, [pc, #288]	@ (8008648 <com_gpio+0x1f4>)
 8008528:	613b      	str	r3, [r7, #16]
			break;
 800852a:	e011      	b.n	8008550 <com_gpio+0xfc>
		case 'c':
		case 'C':
			GPIOx = GPIOC;
 800852c:	4b47      	ldr	r3, [pc, #284]	@ (800864c <com_gpio+0x1f8>)
 800852e:	613b      	str	r3, [r7, #16]
			break;
 8008530:	e00e      	b.n	8008550 <com_gpio+0xfc>
		case 'd':
		case 'D':
			GPIOx = GPIOD;
 8008532:	4b47      	ldr	r3, [pc, #284]	@ (8008650 <com_gpio+0x1fc>)
 8008534:	613b      	str	r3, [r7, #16]
			break;
 8008536:	e00b      	b.n	8008550 <com_gpio+0xfc>
#ifdef GPIOE
		case 'e':
		case 'E':
			GPIOx = GPIOE;
 8008538:	4b46      	ldr	r3, [pc, #280]	@ (8008654 <com_gpio+0x200>)
 800853a:	613b      	str	r3, [r7, #16]
			break;
 800853c:	e008      	b.n	8008550 <com_gpio+0xfc>
#endif
#ifdef GPIOF
		case 'f':
		case 'F':
			GPIOx = GPIOF;
 800853e:	4b46      	ldr	r3, [pc, #280]	@ (8008658 <com_gpio+0x204>)
 8008540:	613b      	str	r3, [r7, #16]
			break;
 8008542:	e005      	b.n	8008550 <com_gpio+0xfc>
#endif
#ifdef GPIOG
		case 'g':
		case 'G':
			GPIOx = GPIOG;
 8008544:	4b45      	ldr	r3, [pc, #276]	@ (800865c <com_gpio+0x208>)
 8008546:	613b      	str	r3, [r7, #16]
			break;
 8008548:	e002      	b.n	8008550 <com_gpio+0xfc>
			GPIOx = GPIOI;
			break;
#endif

		default :
			return -1;
 800854a:	f04f 33ff 	mov.w	r3, #4294967295
 800854e:	e074      	b.n	800863a <com_gpio+0x1e6>
	}

	GPIO_Pin = 1 << strtoul(argv[3], NULL, 0);
 8008550:	683b      	ldr	r3, [r7, #0]
 8008552:	330c      	adds	r3, #12
 8008554:	681b      	ldr	r3, [r3, #0]
 8008556:	2200      	movs	r2, #0
 8008558:	2100      	movs	r1, #0
 800855a:	4618      	mov	r0, r3
 800855c:	f002 fbbe 	bl	800acdc <strtoul>
 8008560:	4603      	mov	r3, r0
 8008562:	2201      	movs	r2, #1
 8008564:	fa02 f303 	lsl.w	r3, r2, r3
 8008568:	81fb      	strh	r3, [r7, #14]

	if(strcmp(argv[1], "get") == 0){
 800856a:	683b      	ldr	r3, [r7, #0]
 800856c:	3304      	adds	r3, #4
 800856e:	681b      	ldr	r3, [r3, #0]
 8008570:	493b      	ldr	r1, [pc, #236]	@ (8008660 <com_gpio+0x20c>)
 8008572:	4618      	mov	r0, r3
 8008574:	f7f7 fe58 	bl	8000228 <strcmp>
 8008578:	4603      	mov	r3, r0
 800857a:	2b00      	cmp	r3, #0
 800857c:	d129      	bne.n	80085d2 <com_gpio+0x17e>
		status = HAL_GPIO_ReadPin(GPIOx, GPIO_Pin);
 800857e:	89fb      	ldrh	r3, [r7, #14]
 8008580:	4619      	mov	r1, r3
 8008582:	6938      	ldr	r0, [r7, #16]
 8008584:	f7fc faf4 	bl	8004b70 <HAL_GPIO_ReadPin>
 8008588:	4603      	mov	r3, r0
 800858a:	617b      	str	r3, [r7, #20]
		console_printx(fln, "input gpio_%s%s : %d", argv[2], argv[3], status);
 800858c:	683b      	ldr	r3, [r7, #0]
 800858e:	3308      	adds	r3, #8
 8008590:	681a      	ldr	r2, [r3, #0]
 8008592:	683b      	ldr	r3, [r7, #0]
 8008594:	330c      	adds	r3, #12
 8008596:	6819      	ldr	r1, [r3, #0]
 8008598:	697b      	ldr	r3, [r7, #20]
 800859a:	9300      	str	r3, [sp, #0]
 800859c:	460b      	mov	r3, r1
 800859e:	4931      	ldr	r1, [pc, #196]	@ (8008664 <com_gpio+0x210>)
 80085a0:	4831      	ldr	r0, [pc, #196]	@ (8008668 <com_gpio+0x214>)
 80085a2:	f000 ff17 	bl	80093d4 <__uart_printf>
 80085a6:	2203      	movs	r2, #3
 80085a8:	4930      	ldr	r1, [pc, #192]	@ (800866c <com_gpio+0x218>)
 80085aa:	482f      	ldr	r0, [pc, #188]	@ (8008668 <com_gpio+0x214>)
 80085ac:	f000 fed8 	bl	8009360 <uart_write>
		console_printx(fln, "input gpio_%c : %#x ", *argv[2], GPIOx->IDR);
 80085b0:	683b      	ldr	r3, [r7, #0]
 80085b2:	3308      	adds	r3, #8
 80085b4:	681b      	ldr	r3, [r3, #0]
 80085b6:	781b      	ldrb	r3, [r3, #0]
 80085b8:	461a      	mov	r2, r3
 80085ba:	693b      	ldr	r3, [r7, #16]
 80085bc:	689b      	ldr	r3, [r3, #8]
 80085be:	492c      	ldr	r1, [pc, #176]	@ (8008670 <com_gpio+0x21c>)
 80085c0:	4829      	ldr	r0, [pc, #164]	@ (8008668 <com_gpio+0x214>)
 80085c2:	f000 ff07 	bl	80093d4 <__uart_printf>
 80085c6:	2203      	movs	r2, #3
 80085c8:	4928      	ldr	r1, [pc, #160]	@ (800866c <com_gpio+0x218>)
 80085ca:	4827      	ldr	r0, [pc, #156]	@ (8008668 <com_gpio+0x214>)
 80085cc:	f000 fec8 	bl	8009360 <uart_write>
 80085d0:	e032      	b.n	8008638 <com_gpio+0x1e4>
	}
	else if(strcmp(argv[1], "set") == 0){
 80085d2:	683b      	ldr	r3, [r7, #0]
 80085d4:	3304      	adds	r3, #4
 80085d6:	681b      	ldr	r3, [r3, #0]
 80085d8:	4926      	ldr	r1, [pc, #152]	@ (8008674 <com_gpio+0x220>)
 80085da:	4618      	mov	r0, r3
 80085dc:	f7f7 fe24 	bl	8000228 <strcmp>
 80085e0:	4603      	mov	r3, r0
 80085e2:	2b00      	cmp	r3, #0
 80085e4:	d128      	bne.n	8008638 <com_gpio+0x1e4>
		if(argc > 4){
 80085e6:	687b      	ldr	r3, [r7, #4]
 80085e8:	2b04      	cmp	r3, #4
 80085ea:	dd0c      	ble.n	8008606 <com_gpio+0x1b2>
			status = atoi(argv[4]) ? GPIO_PIN_SET : GPIO_PIN_RESET;
 80085ec:	683b      	ldr	r3, [r7, #0]
 80085ee:	3310      	adds	r3, #16
 80085f0:	681b      	ldr	r3, [r3, #0]
 80085f2:	4618      	mov	r0, r3
 80085f4:	f002 fa7c 	bl	800aaf0 <atoi>
 80085f8:	4603      	mov	r3, r0
 80085fa:	2b00      	cmp	r3, #0
 80085fc:	bf14      	ite	ne
 80085fe:	2301      	movne	r3, #1
 8008600:	2300      	moveq	r3, #0
 8008602:	b2db      	uxtb	r3, r3
 8008604:	617b      	str	r3, [r7, #20]
		}
		console_printx(fln, "set gpio_%s%s : %d", argv[2], argv[3], status);
 8008606:	683b      	ldr	r3, [r7, #0]
 8008608:	3308      	adds	r3, #8
 800860a:	681a      	ldr	r2, [r3, #0]
 800860c:	683b      	ldr	r3, [r7, #0]
 800860e:	330c      	adds	r3, #12
 8008610:	6819      	ldr	r1, [r3, #0]
 8008612:	697b      	ldr	r3, [r7, #20]
 8008614:	9300      	str	r3, [sp, #0]
 8008616:	460b      	mov	r3, r1
 8008618:	4917      	ldr	r1, [pc, #92]	@ (8008678 <com_gpio+0x224>)
 800861a:	4813      	ldr	r0, [pc, #76]	@ (8008668 <com_gpio+0x214>)
 800861c:	f000 feda 	bl	80093d4 <__uart_printf>
 8008620:	2203      	movs	r2, #3
 8008622:	4912      	ldr	r1, [pc, #72]	@ (800866c <com_gpio+0x218>)
 8008624:	4810      	ldr	r0, [pc, #64]	@ (8008668 <com_gpio+0x214>)
 8008626:	f000 fe9b 	bl	8009360 <uart_write>
		HAL_GPIO_WritePin(GPIOx, GPIO_Pin, status);
 800862a:	697b      	ldr	r3, [r7, #20]
 800862c:	b2da      	uxtb	r2, r3
 800862e:	89fb      	ldrh	r3, [r7, #14]
 8008630:	4619      	mov	r1, r3
 8008632:	6938      	ldr	r0, [r7, #16]
 8008634:	f7fc fab3 	bl	8004b9e <HAL_GPIO_WritePin>
	}

	return 0;
 8008638:	2300      	movs	r3, #0
}
 800863a:	4618      	mov	r0, r3
 800863c:	3718      	adds	r7, #24
 800863e:	46bd      	mov	sp, r7
 8008640:	bd80      	pop	{r7, pc}
 8008642:	bf00      	nop
 8008644:	40010800 	.word	0x40010800
 8008648:	40010c00 	.word	0x40010c00
 800864c:	40011000 	.word	0x40011000
 8008650:	40011400 	.word	0x40011400
 8008654:	40011800 	.word	0x40011800
 8008658:	40011c00 	.word	0x40011c00
 800865c:	40012000 	.word	0x40012000
 8008660:	0800dfb8 	.word	0x0800dfb8
 8008664:	0800dfbc 	.word	0x0800dfbc
 8008668:	20000a64 	.word	0x20000a64
 800866c:	0800dfd4 	.word	0x0800dfd4
 8008670:	0800dfd8 	.word	0x0800dfd8
 8008674:	0800dff0 	.word	0x0800dff0
 8008678:	0800dff4 	.word	0x0800dff4

0800867c <com_pwm>:


int com_pwm(int argc, char *argv[])
{
 800867c:	b580      	push	{r7, lr}
 800867e:	b086      	sub	sp, #24
 8008680:	af00      	add	r7, sp, #0
 8008682:	6078      	str	r0, [r7, #4]
 8008684:	6039      	str	r1, [r7, #0]
	int err = 0;
 8008686:	2300      	movs	r3, #0
 8008688:	60fb      	str	r3, [r7, #12]
	int channel, cc = 0;
 800868a:	2300      	movs	r3, #0
 800868c:	617b      	str	r3, [r7, #20]
	TIM_HandleTypeDef *htim = NULL;
 800868e:	2300      	movs	r3, #0
 8008690:	613b      	str	r3, [r7, #16]

	if(argc < 4){
 8008692:	687b      	ldr	r3, [r7, #4]
 8008694:	2b03      	cmp	r3, #3
 8008696:	dc02      	bgt.n	800869e <com_pwm+0x22>
		return -1;
 8008698:	f04f 33ff 	mov.w	r3, #4294967295
 800869c:	e06e      	b.n	800877c <com_pwm+0x100>
	}

	switch(atoi(argv[2])){
 800869e:	683b      	ldr	r3, [r7, #0]
 80086a0:	3308      	adds	r3, #8
 80086a2:	681b      	ldr	r3, [r3, #0]
 80086a4:	4618      	mov	r0, r3
 80086a6:	f002 fa23 	bl	800aaf0 <atoi>
 80086aa:	4603      	mov	r3, r0
 80086ac:	3b01      	subs	r3, #1
 80086ae:	2b04      	cmp	r3, #4
 80086b0:	d81b      	bhi.n	80086ea <com_pwm+0x6e>
 80086b2:	a201      	add	r2, pc, #4	@ (adr r2, 80086b8 <com_pwm+0x3c>)
 80086b4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80086b8:	080086cd 	.word	0x080086cd
 80086bc:	080086d3 	.word	0x080086d3
 80086c0:	080086d9 	.word	0x080086d9
 80086c4:	080086df 	.word	0x080086df
 80086c8:	080086e5 	.word	0x080086e5
		case 1 :
			htim = &htim1;
 80086cc:	4b2d      	ldr	r3, [pc, #180]	@ (8008784 <com_pwm+0x108>)
 80086ce:	613b      	str	r3, [r7, #16]
			break;
 80086d0:	e00e      	b.n	80086f0 <com_pwm+0x74>
		case 2 :
			htim = &htim2;
 80086d2:	4b2d      	ldr	r3, [pc, #180]	@ (8008788 <com_pwm+0x10c>)
 80086d4:	613b      	str	r3, [r7, #16]
			break;
 80086d6:	e00b      	b.n	80086f0 <com_pwm+0x74>
		case 3 :
			htim = &htim3;
 80086d8:	4b2c      	ldr	r3, [pc, #176]	@ (800878c <com_pwm+0x110>)
 80086da:	613b      	str	r3, [r7, #16]
			break;
 80086dc:	e008      	b.n	80086f0 <com_pwm+0x74>
		case 4 :
			htim = &htim4;
 80086de:	4b2c      	ldr	r3, [pc, #176]	@ (8008790 <com_pwm+0x114>)
 80086e0:	613b      	str	r3, [r7, #16]
			break;
 80086e2:	e005      	b.n	80086f0 <com_pwm+0x74>
		case 5 :
			htim = &htim5;
 80086e4:	4b2b      	ldr	r3, [pc, #172]	@ (8008794 <com_pwm+0x118>)
 80086e6:	613b      	str	r3, [r7, #16]
			break;
 80086e8:	e002      	b.n	80086f0 <com_pwm+0x74>
		default :
			return -1;
 80086ea:	f04f 33ff 	mov.w	r3, #4294967295
 80086ee:	e045      	b.n	800877c <com_pwm+0x100>
	}

	channel = atoi(argv[3]);
 80086f0:	683b      	ldr	r3, [r7, #0]
 80086f2:	330c      	adds	r3, #12
 80086f4:	681b      	ldr	r3, [r3, #0]
 80086f6:	4618      	mov	r0, r3
 80086f8:	f002 f9fa 	bl	800aaf0 <atoi>
 80086fc:	60b8      	str	r0, [r7, #8]

	if(strcmp(argv[1], "ccr") == 0){
 80086fe:	683b      	ldr	r3, [r7, #0]
 8008700:	3304      	adds	r3, #4
 8008702:	681b      	ldr	r3, [r3, #0]
 8008704:	4924      	ldr	r1, [pc, #144]	@ (8008798 <com_pwm+0x11c>)
 8008706:	4618      	mov	r0, r3
 8008708:	f7f7 fd8e 	bl	8000228 <strcmp>
 800870c:	4603      	mov	r3, r0
 800870e:	2b00      	cmp	r3, #0
 8008710:	d110      	bne.n	8008734 <com_pwm+0xb8>
		if(argc>4){
 8008712:	687b      	ldr	r3, [r7, #4]
 8008714:	2b04      	cmp	r3, #4
 8008716:	dd06      	ble.n	8008726 <com_pwm+0xaa>
			cc = atoi(argv[4]);
 8008718:	683b      	ldr	r3, [r7, #0]
 800871a:	3310      	adds	r3, #16
 800871c:	681b      	ldr	r3, [r3, #0]
 800871e:	4618      	mov	r0, r3
 8008720:	f002 f9e6 	bl	800aaf0 <atoi>
 8008724:	6178      	str	r0, [r7, #20]
		}
		timer_set_ccr(htim, channel, cc);
 8008726:	697b      	ldr	r3, [r7, #20]
 8008728:	461a      	mov	r2, r3
 800872a:	68b9      	ldr	r1, [r7, #8]
 800872c:	6938      	ldr	r0, [r7, #16]
 800872e:	f000 fd99 	bl	8009264 <timer_set_ccr>
 8008732:	e022      	b.n	800877a <com_pwm+0xfe>
	}
	else if(strcmp(argv[1], "start") == 0){
 8008734:	683b      	ldr	r3, [r7, #0]
 8008736:	3304      	adds	r3, #4
 8008738:	681b      	ldr	r3, [r3, #0]
 800873a:	4918      	ldr	r1, [pc, #96]	@ (800879c <com_pwm+0x120>)
 800873c:	4618      	mov	r0, r3
 800873e:	f7f7 fd73 	bl	8000228 <strcmp>
 8008742:	4603      	mov	r3, r0
 8008744:	2b00      	cmp	r3, #0
 8008746:	d107      	bne.n	8008758 <com_pwm+0xdc>
		timer_start_pwm(htim, channel);
 8008748:	68bb      	ldr	r3, [r7, #8]
 800874a:	3b01      	subs	r3, #1
 800874c:	009b      	lsls	r3, r3, #2
 800874e:	4619      	mov	r1, r3
 8008750:	6938      	ldr	r0, [r7, #16]
 8008752:	f7fd f8b7 	bl	80058c4 <HAL_TIM_PWM_Start>
 8008756:	e010      	b.n	800877a <com_pwm+0xfe>
	}
	else if(strcmp(argv[1], "stop") == 0){
 8008758:	683b      	ldr	r3, [r7, #0]
 800875a:	3304      	adds	r3, #4
 800875c:	681b      	ldr	r3, [r3, #0]
 800875e:	4910      	ldr	r1, [pc, #64]	@ (80087a0 <com_pwm+0x124>)
 8008760:	4618      	mov	r0, r3
 8008762:	f7f7 fd61 	bl	8000228 <strcmp>
 8008766:	4603      	mov	r3, r0
 8008768:	2b00      	cmp	r3, #0
 800876a:	d106      	bne.n	800877a <com_pwm+0xfe>
		timer_stop_pwm(htim, channel);
 800876c:	68bb      	ldr	r3, [r7, #8]
 800876e:	3b01      	subs	r3, #1
 8008770:	009b      	lsls	r3, r3, #2
 8008772:	4619      	mov	r1, r3
 8008774:	6938      	ldr	r0, [r7, #16]
 8008776:	f7fd f95f 	bl	8005a38 <HAL_TIM_PWM_Stop>
	}


	return err;
 800877a:	68fb      	ldr	r3, [r7, #12]
}
 800877c:	4618      	mov	r0, r3
 800877e:	3718      	adds	r7, #24
 8008780:	46bd      	mov	sp, r7
 8008782:	bd80      	pop	{r7, pc}
 8008784:	200008fc 	.word	0x200008fc
 8008788:	20000944 	.word	0x20000944
 800878c:	2000098c 	.word	0x2000098c
 8008790:	200009d4 	.word	0x200009d4
 8008794:	20000a1c 	.word	0x20000a1c
 8008798:	0800e008 	.word	0x0800e008
 800879c:	0800e00c 	.word	0x0800e00c
 80087a0:	0800e014 	.word	0x0800e014

080087a4 <com_timer>:



int com_timer(int argc, char *argv[])
{
 80087a4:	b580      	push	{r7, lr}
 80087a6:	b08a      	sub	sp, #40	@ 0x28
 80087a8:	af02      	add	r7, sp, #8
 80087aa:	6078      	str	r0, [r7, #4]
 80087ac:	6039      	str	r1, [r7, #0]
	int err = 0;
 80087ae:	2300      	movs	r3, #0
 80087b0:	61bb      	str	r3, [r7, #24]
	int idx, channel;
	uint32_t val = 0;
 80087b2:	2300      	movs	r3, #0
 80087b4:	61fb      	str	r3, [r7, #28]
	TIM_HandleTypeDef *htim = NULL;
 80087b6:	2300      	movs	r3, #0
 80087b8:	617b      	str	r3, [r7, #20]

	if(argc < 3){
 80087ba:	687b      	ldr	r3, [r7, #4]
 80087bc:	2b02      	cmp	r3, #2
 80087be:	dc02      	bgt.n	80087c6 <com_timer+0x22>
		return -1;
 80087c0:	f04f 33ff 	mov.w	r3, #4294967295
 80087c4:	e13e      	b.n	8008a44 <com_timer+0x2a0>
	}

	idx = atoi(argv[3]);
 80087c6:	683b      	ldr	r3, [r7, #0]
 80087c8:	330c      	adds	r3, #12
 80087ca:	681b      	ldr	r3, [r3, #0]
 80087cc:	4618      	mov	r0, r3
 80087ce:	f002 f98f 	bl	800aaf0 <atoi>
 80087d2:	6138      	str	r0, [r7, #16]
	switch(idx){
 80087d4:	693b      	ldr	r3, [r7, #16]
 80087d6:	2b03      	cmp	r3, #3
 80087d8:	d00b      	beq.n	80087f2 <com_timer+0x4e>
 80087da:	693b      	ldr	r3, [r7, #16]
 80087dc:	2b03      	cmp	r3, #3
 80087de:	dc05      	bgt.n	80087ec <com_timer+0x48>
 80087e0:	693b      	ldr	r3, [r7, #16]
 80087e2:	2b01      	cmp	r3, #1
 80087e4:	d007      	beq.n	80087f6 <com_timer+0x52>
 80087e6:	693b      	ldr	r3, [r7, #16]
 80087e8:	2b02      	cmp	r3, #2
 80087ea:	d006      	beq.n	80087fa <com_timer+0x56>
//			htim = &htim3;
			break;
			break;

		default :
			return -1;
 80087ec:	f04f 33ff 	mov.w	r3, #4294967295
 80087f0:	e128      	b.n	8008a44 <com_timer+0x2a0>
			break;
 80087f2:	bf00      	nop
 80087f4:	e002      	b.n	80087fc <com_timer+0x58>
			break;
 80087f6:	bf00      	nop
 80087f8:	e000      	b.n	80087fc <com_timer+0x58>
			break;
 80087fa:	bf00      	nop
	}

	channel = atoi(argv[4]);
 80087fc:	683b      	ldr	r3, [r7, #0]
 80087fe:	3310      	adds	r3, #16
 8008800:	681b      	ldr	r3, [r3, #0]
 8008802:	4618      	mov	r0, r3
 8008804:	f002 f974 	bl	800aaf0 <atoi>
 8008808:	60f8      	str	r0, [r7, #12]


	if(strcmp(argv[1], "ic") == 0){
 800880a:	683b      	ldr	r3, [r7, #0]
 800880c:	3304      	adds	r3, #4
 800880e:	681b      	ldr	r3, [r3, #0]
 8008810:	498e      	ldr	r1, [pc, #568]	@ (8008a4c <com_timer+0x2a8>)
 8008812:	4618      	mov	r0, r3
 8008814:	f7f7 fd08 	bl	8000228 <strcmp>
 8008818:	4603      	mov	r3, r0
 800881a:	2b00      	cmp	r3, #0
 800881c:	d164      	bne.n	80088e8 <com_timer+0x144>
		if(strcmp(argv[2], "start") == 0){
 800881e:	683b      	ldr	r3, [r7, #0]
 8008820:	3308      	adds	r3, #8
 8008822:	681b      	ldr	r3, [r3, #0]
 8008824:	498a      	ldr	r1, [pc, #552]	@ (8008a50 <com_timer+0x2ac>)
 8008826:	4618      	mov	r0, r3
 8008828:	f7f7 fcfe 	bl	8000228 <strcmp>
 800882c:	4603      	mov	r3, r0
 800882e:	2b00      	cmp	r3, #0
 8008830:	d112      	bne.n	8008858 <com_timer+0xb4>
			timer_start_ic(htim, channel);
 8008832:	68fb      	ldr	r3, [r7, #12]
 8008834:	3b01      	subs	r3, #1
 8008836:	009b      	lsls	r3, r3, #2
 8008838:	4619      	mov	r1, r3
 800883a:	6978      	ldr	r0, [r7, #20]
 800883c:	f7fd f96c 	bl	8005b18 <HAL_TIM_IC_Start_IT>
			console_printx(fln, "start %d timer %d channel ic", idx, channel);
 8008840:	68fb      	ldr	r3, [r7, #12]
 8008842:	693a      	ldr	r2, [r7, #16]
 8008844:	4983      	ldr	r1, [pc, #524]	@ (8008a54 <com_timer+0x2b0>)
 8008846:	4884      	ldr	r0, [pc, #528]	@ (8008a58 <com_timer+0x2b4>)
 8008848:	f000 fdc4 	bl	80093d4 <__uart_printf>
 800884c:	2203      	movs	r2, #3
 800884e:	4983      	ldr	r1, [pc, #524]	@ (8008a5c <com_timer+0x2b8>)
 8008850:	4881      	ldr	r0, [pc, #516]	@ (8008a58 <com_timer+0x2b4>)
 8008852:	f000 fd85 	bl	8009360 <uart_write>
 8008856:	e0f4      	b.n	8008a42 <com_timer+0x29e>
		}
		else if(strcmp(argv[2], "stop") == 0){
 8008858:	683b      	ldr	r3, [r7, #0]
 800885a:	3308      	adds	r3, #8
 800885c:	681b      	ldr	r3, [r3, #0]
 800885e:	4980      	ldr	r1, [pc, #512]	@ (8008a60 <com_timer+0x2bc>)
 8008860:	4618      	mov	r0, r3
 8008862:	f7f7 fce1 	bl	8000228 <strcmp>
 8008866:	4603      	mov	r3, r0
 8008868:	2b00      	cmp	r3, #0
 800886a:	d112      	bne.n	8008892 <com_timer+0xee>
			timer_stop_ic(htim, channel);
 800886c:	68fb      	ldr	r3, [r7, #12]
 800886e:	3b01      	subs	r3, #1
 8008870:	009b      	lsls	r3, r3, #2
 8008872:	4619      	mov	r1, r3
 8008874:	6978      	ldr	r0, [r7, #20]
 8008876:	f7fd fa69 	bl	8005d4c <HAL_TIM_IC_Stop_IT>
			console_printx(fln, "stop %d timer %d channel ic", idx, channel);
 800887a:	68fb      	ldr	r3, [r7, #12]
 800887c:	693a      	ldr	r2, [r7, #16]
 800887e:	4979      	ldr	r1, [pc, #484]	@ (8008a64 <com_timer+0x2c0>)
 8008880:	4875      	ldr	r0, [pc, #468]	@ (8008a58 <com_timer+0x2b4>)
 8008882:	f000 fda7 	bl	80093d4 <__uart_printf>
 8008886:	2203      	movs	r2, #3
 8008888:	4974      	ldr	r1, [pc, #464]	@ (8008a5c <com_timer+0x2b8>)
 800888a:	4873      	ldr	r0, [pc, #460]	@ (8008a58 <com_timer+0x2b4>)
 800888c:	f000 fd68 	bl	8009360 <uart_write>
 8008890:	e0d7      	b.n	8008a42 <com_timer+0x29e>
		}
		else if(strcmp(argv[2], "polar") == 0){
 8008892:	683b      	ldr	r3, [r7, #0]
 8008894:	3308      	adds	r3, #8
 8008896:	681b      	ldr	r3, [r3, #0]
 8008898:	4973      	ldr	r1, [pc, #460]	@ (8008a68 <com_timer+0x2c4>)
 800889a:	4618      	mov	r0, r3
 800889c:	f7f7 fcc4 	bl	8000228 <strcmp>
 80088a0:	4603      	mov	r3, r0
 80088a2:	2b00      	cmp	r3, #0
 80088a4:	f040 80cd 	bne.w	8008a42 <com_timer+0x29e>
			if(argc > 5){
 80088a8:	687b      	ldr	r3, [r7, #4]
 80088aa:	2b05      	cmp	r3, #5
 80088ac:	dd08      	ble.n	80088c0 <com_timer+0x11c>
				val = strtoul(argv[5], NULL, 0);
 80088ae:	683b      	ldr	r3, [r7, #0]
 80088b0:	3314      	adds	r3, #20
 80088b2:	681b      	ldr	r3, [r3, #0]
 80088b4:	2200      	movs	r2, #0
 80088b6:	2100      	movs	r1, #0
 80088b8:	4618      	mov	r0, r3
 80088ba:	f002 fa0f 	bl	800acdc <strtoul>
 80088be:	61f8      	str	r0, [r7, #28]
			}

			timer_set_ic_polarity(htim, channel, val);
 80088c0:	69fb      	ldr	r3, [r7, #28]
 80088c2:	461a      	mov	r2, r3
 80088c4:	68f9      	ldr	r1, [r7, #12]
 80088c6:	6978      	ldr	r0, [r7, #20]
 80088c8:	f000 faa2 	bl	8008e10 <timer_set_ic_polarity>
			console_printx(fln, "set %d timer %d channel ic polarity : %d", idx, channel, val);
 80088cc:	69fb      	ldr	r3, [r7, #28]
 80088ce:	9300      	str	r3, [sp, #0]
 80088d0:	68fb      	ldr	r3, [r7, #12]
 80088d2:	693a      	ldr	r2, [r7, #16]
 80088d4:	4965      	ldr	r1, [pc, #404]	@ (8008a6c <com_timer+0x2c8>)
 80088d6:	4860      	ldr	r0, [pc, #384]	@ (8008a58 <com_timer+0x2b4>)
 80088d8:	f000 fd7c 	bl	80093d4 <__uart_printf>
 80088dc:	2203      	movs	r2, #3
 80088de:	495f      	ldr	r1, [pc, #380]	@ (8008a5c <com_timer+0x2b8>)
 80088e0:	485d      	ldr	r0, [pc, #372]	@ (8008a58 <com_timer+0x2b4>)
 80088e2:	f000 fd3d 	bl	8009360 <uart_write>
 80088e6:	e0ac      	b.n	8008a42 <com_timer+0x29e>
		}

	}
	else if(strcmp(argv[1], "pwm") == 0){
 80088e8:	683b      	ldr	r3, [r7, #0]
 80088ea:	3304      	adds	r3, #4
 80088ec:	681b      	ldr	r3, [r3, #0]
 80088ee:	4960      	ldr	r1, [pc, #384]	@ (8008a70 <com_timer+0x2cc>)
 80088f0:	4618      	mov	r0, r3
 80088f2:	f7f7 fc99 	bl	8000228 <strcmp>
 80088f6:	4603      	mov	r3, r0
 80088f8:	2b00      	cmp	r3, #0
 80088fa:	d139      	bne.n	8008970 <com_timer+0x1cc>
		if(strcmp(argv[2], "start") == 0){
 80088fc:	683b      	ldr	r3, [r7, #0]
 80088fe:	3308      	adds	r3, #8
 8008900:	681b      	ldr	r3, [r3, #0]
 8008902:	4953      	ldr	r1, [pc, #332]	@ (8008a50 <com_timer+0x2ac>)
 8008904:	4618      	mov	r0, r3
 8008906:	f7f7 fc8f 	bl	8000228 <strcmp>
 800890a:	4603      	mov	r3, r0
 800890c:	2b00      	cmp	r3, #0
 800890e:	d112      	bne.n	8008936 <com_timer+0x192>
			timer_start_pwm(htim, channel);
 8008910:	68fb      	ldr	r3, [r7, #12]
 8008912:	3b01      	subs	r3, #1
 8008914:	009b      	lsls	r3, r3, #2
 8008916:	4619      	mov	r1, r3
 8008918:	6978      	ldr	r0, [r7, #20]
 800891a:	f7fc ffd3 	bl	80058c4 <HAL_TIM_PWM_Start>
			console_printx(fln, "start %d timer %d pwm", idx, channel);
 800891e:	68fb      	ldr	r3, [r7, #12]
 8008920:	693a      	ldr	r2, [r7, #16]
 8008922:	4954      	ldr	r1, [pc, #336]	@ (8008a74 <com_timer+0x2d0>)
 8008924:	484c      	ldr	r0, [pc, #304]	@ (8008a58 <com_timer+0x2b4>)
 8008926:	f000 fd55 	bl	80093d4 <__uart_printf>
 800892a:	2203      	movs	r2, #3
 800892c:	494b      	ldr	r1, [pc, #300]	@ (8008a5c <com_timer+0x2b8>)
 800892e:	484a      	ldr	r0, [pc, #296]	@ (8008a58 <com_timer+0x2b4>)
 8008930:	f000 fd16 	bl	8009360 <uart_write>
 8008934:	e085      	b.n	8008a42 <com_timer+0x29e>
		}
		else if(strcmp(argv[2], "stop") == 0){
 8008936:	683b      	ldr	r3, [r7, #0]
 8008938:	3308      	adds	r3, #8
 800893a:	681b      	ldr	r3, [r3, #0]
 800893c:	4948      	ldr	r1, [pc, #288]	@ (8008a60 <com_timer+0x2bc>)
 800893e:	4618      	mov	r0, r3
 8008940:	f7f7 fc72 	bl	8000228 <strcmp>
 8008944:	4603      	mov	r3, r0
 8008946:	2b00      	cmp	r3, #0
 8008948:	d17b      	bne.n	8008a42 <com_timer+0x29e>
			timer_stop_pwm(htim, channel);
 800894a:	68fb      	ldr	r3, [r7, #12]
 800894c:	3b01      	subs	r3, #1
 800894e:	009b      	lsls	r3, r3, #2
 8008950:	4619      	mov	r1, r3
 8008952:	6978      	ldr	r0, [r7, #20]
 8008954:	f7fd f870 	bl	8005a38 <HAL_TIM_PWM_Stop>
			console_printx(fln, "stop %d timer %d pwm", idx, channel);
 8008958:	68fb      	ldr	r3, [r7, #12]
 800895a:	693a      	ldr	r2, [r7, #16]
 800895c:	4946      	ldr	r1, [pc, #280]	@ (8008a78 <com_timer+0x2d4>)
 800895e:	483e      	ldr	r0, [pc, #248]	@ (8008a58 <com_timer+0x2b4>)
 8008960:	f000 fd38 	bl	80093d4 <__uart_printf>
 8008964:	2203      	movs	r2, #3
 8008966:	493d      	ldr	r1, [pc, #244]	@ (8008a5c <com_timer+0x2b8>)
 8008968:	483b      	ldr	r0, [pc, #236]	@ (8008a58 <com_timer+0x2b4>)
 800896a:	f000 fcf9 	bl	8009360 <uart_write>
 800896e:	e068      	b.n	8008a42 <com_timer+0x29e>
		}
	}
	else if(strcmp(argv[1], "base") == 0){
 8008970:	683b      	ldr	r3, [r7, #0]
 8008972:	3304      	adds	r3, #4
 8008974:	681b      	ldr	r3, [r3, #0]
 8008976:	4941      	ldr	r1, [pc, #260]	@ (8008a7c <com_timer+0x2d8>)
 8008978:	4618      	mov	r0, r3
 800897a:	f7f7 fc55 	bl	8000228 <strcmp>
 800897e:	4603      	mov	r3, r0
 8008980:	2b00      	cmp	r3, #0
 8008982:	d15e      	bne.n	8008a42 <com_timer+0x29e>
		if(strcmp(argv[2], "start") == 0){
 8008984:	683b      	ldr	r3, [r7, #0]
 8008986:	3308      	adds	r3, #8
 8008988:	681b      	ldr	r3, [r3, #0]
 800898a:	4931      	ldr	r1, [pc, #196]	@ (8008a50 <com_timer+0x2ac>)
 800898c:	4618      	mov	r0, r3
 800898e:	f7f7 fc4b 	bl	8000228 <strcmp>
 8008992:	4603      	mov	r3, r0
 8008994:	2b00      	cmp	r3, #0
 8008996:	d10d      	bne.n	80089b4 <com_timer+0x210>
			timer_start_base(htim);
 8008998:	6978      	ldr	r0, [r7, #20]
 800899a:	f7fc fe2f 	bl	80055fc <HAL_TIM_Base_Start>
			console_printx(fln, "start %d timer base", idx);
 800899e:	693a      	ldr	r2, [r7, #16]
 80089a0:	4937      	ldr	r1, [pc, #220]	@ (8008a80 <com_timer+0x2dc>)
 80089a2:	482d      	ldr	r0, [pc, #180]	@ (8008a58 <com_timer+0x2b4>)
 80089a4:	f000 fd16 	bl	80093d4 <__uart_printf>
 80089a8:	2203      	movs	r2, #3
 80089aa:	492c      	ldr	r1, [pc, #176]	@ (8008a5c <com_timer+0x2b8>)
 80089ac:	482a      	ldr	r0, [pc, #168]	@ (8008a58 <com_timer+0x2b4>)
 80089ae:	f000 fcd7 	bl	8009360 <uart_write>
 80089b2:	e046      	b.n	8008a42 <com_timer+0x29e>
		}
		else if(strcmp(argv[2], "stop") == 0){
 80089b4:	683b      	ldr	r3, [r7, #0]
 80089b6:	3308      	adds	r3, #8
 80089b8:	681b      	ldr	r3, [r3, #0]
 80089ba:	4929      	ldr	r1, [pc, #164]	@ (8008a60 <com_timer+0x2bc>)
 80089bc:	4618      	mov	r0, r3
 80089be:	f7f7 fc33 	bl	8000228 <strcmp>
 80089c2:	4603      	mov	r3, r0
 80089c4:	2b00      	cmp	r3, #0
 80089c6:	d10d      	bne.n	80089e4 <com_timer+0x240>
			timer_stop_base(htim);
 80089c8:	6978      	ldr	r0, [r7, #20]
 80089ca:	f7fc fe6f 	bl	80056ac <HAL_TIM_Base_Stop>
			console_printx(fln, "stop %d timer base", idx);
 80089ce:	693a      	ldr	r2, [r7, #16]
 80089d0:	492c      	ldr	r1, [pc, #176]	@ (8008a84 <com_timer+0x2e0>)
 80089d2:	4821      	ldr	r0, [pc, #132]	@ (8008a58 <com_timer+0x2b4>)
 80089d4:	f000 fcfe 	bl	80093d4 <__uart_printf>
 80089d8:	2203      	movs	r2, #3
 80089da:	4920      	ldr	r1, [pc, #128]	@ (8008a5c <com_timer+0x2b8>)
 80089dc:	481e      	ldr	r0, [pc, #120]	@ (8008a58 <com_timer+0x2b4>)
 80089de:	f000 fcbf 	bl	8009360 <uart_write>
 80089e2:	e02e      	b.n	8008a42 <com_timer+0x29e>
		}
		else if(strcmp(argv[2], "startit") == 0){
 80089e4:	683b      	ldr	r3, [r7, #0]
 80089e6:	3308      	adds	r3, #8
 80089e8:	681b      	ldr	r3, [r3, #0]
 80089ea:	4927      	ldr	r1, [pc, #156]	@ (8008a88 <com_timer+0x2e4>)
 80089ec:	4618      	mov	r0, r3
 80089ee:	f7f7 fc1b 	bl	8000228 <strcmp>
 80089f2:	4603      	mov	r3, r0
 80089f4:	2b00      	cmp	r3, #0
 80089f6:	d10d      	bne.n	8008a14 <com_timer+0x270>
			timer_start_base_it(htim);
 80089f8:	6978      	ldr	r0, [r7, #20]
 80089fa:	f7fc fe7d 	bl	80056f8 <HAL_TIM_Base_Start_IT>
			console_printx(fln, "start %d timer base with it", idx);
 80089fe:	693a      	ldr	r2, [r7, #16]
 8008a00:	4922      	ldr	r1, [pc, #136]	@ (8008a8c <com_timer+0x2e8>)
 8008a02:	4815      	ldr	r0, [pc, #84]	@ (8008a58 <com_timer+0x2b4>)
 8008a04:	f000 fce6 	bl	80093d4 <__uart_printf>
 8008a08:	2203      	movs	r2, #3
 8008a0a:	4914      	ldr	r1, [pc, #80]	@ (8008a5c <com_timer+0x2b8>)
 8008a0c:	4812      	ldr	r0, [pc, #72]	@ (8008a58 <com_timer+0x2b4>)
 8008a0e:	f000 fca7 	bl	8009360 <uart_write>
 8008a12:	e016      	b.n	8008a42 <com_timer+0x29e>
		}
		else if(strcmp(argv[2], "stopit") == 0){
 8008a14:	683b      	ldr	r3, [r7, #0]
 8008a16:	3308      	adds	r3, #8
 8008a18:	681b      	ldr	r3, [r3, #0]
 8008a1a:	491d      	ldr	r1, [pc, #116]	@ (8008a90 <com_timer+0x2ec>)
 8008a1c:	4618      	mov	r0, r3
 8008a1e:	f7f7 fc03 	bl	8000228 <strcmp>
 8008a22:	4603      	mov	r3, r0
 8008a24:	2b00      	cmp	r3, #0
 8008a26:	d10c      	bne.n	8008a42 <com_timer+0x29e>
			timer_stop_base_it(htim);
 8008a28:	6978      	ldr	r0, [r7, #20]
 8008a2a:	f7fc fec5 	bl	80057b8 <HAL_TIM_Base_Stop_IT>
			console_printx(fln, "stop %d timer base with it", idx);
 8008a2e:	693a      	ldr	r2, [r7, #16]
 8008a30:	4918      	ldr	r1, [pc, #96]	@ (8008a94 <com_timer+0x2f0>)
 8008a32:	4809      	ldr	r0, [pc, #36]	@ (8008a58 <com_timer+0x2b4>)
 8008a34:	f000 fcce 	bl	80093d4 <__uart_printf>
 8008a38:	2203      	movs	r2, #3
 8008a3a:	4908      	ldr	r1, [pc, #32]	@ (8008a5c <com_timer+0x2b8>)
 8008a3c:	4806      	ldr	r0, [pc, #24]	@ (8008a58 <com_timer+0x2b4>)
 8008a3e:	f000 fc8f 	bl	8009360 <uart_write>
		}
	}


	return err;
 8008a42:	69bb      	ldr	r3, [r7, #24]
}
 8008a44:	4618      	mov	r0, r3
 8008a46:	3720      	adds	r7, #32
 8008a48:	46bd      	mov	sp, r7
 8008a4a:	bd80      	pop	{r7, pc}
 8008a4c:	0800e01c 	.word	0x0800e01c
 8008a50:	0800e00c 	.word	0x0800e00c
 8008a54:	0800e020 	.word	0x0800e020
 8008a58:	20000a64 	.word	0x20000a64
 8008a5c:	0800dfd4 	.word	0x0800dfd4
 8008a60:	0800e014 	.word	0x0800e014
 8008a64:	0800e040 	.word	0x0800e040
 8008a68:	0800e05c 	.word	0x0800e05c
 8008a6c:	0800e064 	.word	0x0800e064
 8008a70:	0800e090 	.word	0x0800e090
 8008a74:	0800e094 	.word	0x0800e094
 8008a78:	0800e0ac 	.word	0x0800e0ac
 8008a7c:	0800e0c4 	.word	0x0800e0c4
 8008a80:	0800e0cc 	.word	0x0800e0cc
 8008a84:	0800e0e0 	.word	0x0800e0e0
 8008a88:	0800e0f4 	.word	0x0800e0f4
 8008a8c:	0800e0fc 	.word	0x0800e0fc
 8008a90:	0800e118 	.word	0x0800e118
 8008a94:	0800e120 	.word	0x0800e120

08008a98 <com_sys>:


int com_sys(int argc, char *argv[])
{
 8008a98:	b580      	push	{r7, lr}
 8008a9a:	b084      	sub	sp, #16
 8008a9c:	af00      	add	r7, sp, #0
 8008a9e:	6078      	str	r0, [r7, #4]
 8008aa0:	6039      	str	r1, [r7, #0]
	int err = 0;
 8008aa2:	2300      	movs	r3, #0
 8008aa4:	60fb      	str	r3, [r7, #12]

	if(strcmp(argv[1], "freq") == 0){
 8008aa6:	683b      	ldr	r3, [r7, #0]
 8008aa8:	3304      	adds	r3, #4
 8008aaa:	681b      	ldr	r3, [r3, #0]
 8008aac:	490c      	ldr	r1, [pc, #48]	@ (8008ae0 <com_sys+0x48>)
 8008aae:	4618      	mov	r0, r3
 8008ab0:	f7f7 fbba 	bl	8000228 <strcmp>
 8008ab4:	4603      	mov	r3, r0
 8008ab6:	2b00      	cmp	r3, #0
 8008ab8:	d10c      	bne.n	8008ad4 <com_sys+0x3c>
		console_printx(fln, "sysclock frequence : %u \n", HAL_RCC_GetSysClockFreq());
 8008aba:	f7fc fbf5 	bl	80052a8 <HAL_RCC_GetSysClockFreq>
 8008abe:	4603      	mov	r3, r0
 8008ac0:	461a      	mov	r2, r3
 8008ac2:	4908      	ldr	r1, [pc, #32]	@ (8008ae4 <com_sys+0x4c>)
 8008ac4:	4808      	ldr	r0, [pc, #32]	@ (8008ae8 <com_sys+0x50>)
 8008ac6:	f000 fc85 	bl	80093d4 <__uart_printf>
 8008aca:	2203      	movs	r2, #3
 8008acc:	4907      	ldr	r1, [pc, #28]	@ (8008aec <com_sys+0x54>)
 8008ace:	4806      	ldr	r0, [pc, #24]	@ (8008ae8 <com_sys+0x50>)
 8008ad0:	f000 fc46 	bl	8009360 <uart_write>
	}



	return err;
 8008ad4:	68fb      	ldr	r3, [r7, #12]
}
 8008ad6:	4618      	mov	r0, r3
 8008ad8:	3710      	adds	r7, #16
 8008ada:	46bd      	mov	sp, r7
 8008adc:	bd80      	pop	{r7, pc}
 8008ade:	bf00      	nop
 8008ae0:	0800e13c 	.word	0x0800e13c
 8008ae4:	0800e144 	.word	0x0800e144
 8008ae8:	20000a64 	.word	0x20000a64
 8008aec:	0800dfd4 	.word	0x0800dfd4

08008af0 <com_version>:

#include "version.h"
int com_version(int argc, char *argv[])
{
 8008af0:	b580      	push	{r7, lr}
 8008af2:	b084      	sub	sp, #16
 8008af4:	af00      	add	r7, sp, #0
 8008af6:	6078      	str	r0, [r7, #4]
 8008af8:	6039      	str	r1, [r7, #0]
	int err = 0;
 8008afa:	2300      	movs	r3, #0
 8008afc:	60fb      	str	r3, [r7, #12]

	console_printx(fln, "firmware version : %s", VERSION_STR);
 8008afe:	4a07      	ldr	r2, [pc, #28]	@ (8008b1c <com_version+0x2c>)
 8008b00:	4907      	ldr	r1, [pc, #28]	@ (8008b20 <com_version+0x30>)
 8008b02:	4808      	ldr	r0, [pc, #32]	@ (8008b24 <com_version+0x34>)
 8008b04:	f000 fc66 	bl	80093d4 <__uart_printf>
 8008b08:	2203      	movs	r2, #3
 8008b0a:	4907      	ldr	r1, [pc, #28]	@ (8008b28 <com_version+0x38>)
 8008b0c:	4805      	ldr	r0, [pc, #20]	@ (8008b24 <com_version+0x34>)
 8008b0e:	f000 fc27 	bl	8009360 <uart_write>

	return err;
 8008b12:	68fb      	ldr	r3, [r7, #12]
}
 8008b14:	4618      	mov	r0, r3
 8008b16:	3710      	adds	r7, #16
 8008b18:	46bd      	mov	sp, r7
 8008b1a:	bd80      	pop	{r7, pc}
 8008b1c:	0800e160 	.word	0x0800e160
 8008b20:	0800e168 	.word	0x0800e168
 8008b24:	20000a64 	.word	0x20000a64
 8008b28:	0800dfd4 	.word	0x0800dfd4

08008b2c <command_handler>:

extern int com_app(int argc, char *argv[]);
int command_handler(int argc, char *argv[])
{
 8008b2c:	b580      	push	{r7, lr}
 8008b2e:	b084      	sub	sp, #16
 8008b30:	af00      	add	r7, sp, #0
 8008b32:	6078      	str	r0, [r7, #4]
 8008b34:	6039      	str	r1, [r7, #0]
	int err = 0;
 8008b36:	2300      	movs	r3, #0
 8008b38:	60fb      	str	r3, [r7, #12]
	char *cmd = argv[0];
 8008b3a:	683b      	ldr	r3, [r7, #0]
 8008b3c:	681b      	ldr	r3, [r3, #0]
 8008b3e:	60bb      	str	r3, [r7, #8]
//	argv[0] = argv[argc];

	if(strcmp(cmd, "gpio") == 0){
 8008b40:	4925      	ldr	r1, [pc, #148]	@ (8008bd8 <command_handler+0xac>)
 8008b42:	68b8      	ldr	r0, [r7, #8]
 8008b44:	f7f7 fb70 	bl	8000228 <strcmp>
 8008b48:	4603      	mov	r3, r0
 8008b4a:	2b00      	cmp	r3, #0
 8008b4c:	d105      	bne.n	8008b5a <command_handler+0x2e>
		err = com_gpio(argc, argv);
 8008b4e:	6839      	ldr	r1, [r7, #0]
 8008b50:	6878      	ldr	r0, [r7, #4]
 8008b52:	f7ff fc7f 	bl	8008454 <com_gpio>
 8008b56:	60f8      	str	r0, [r7, #12]
 8008b58:	e038      	b.n	8008bcc <command_handler+0xa0>
	}
	else if(strcmp(cmd, "version") == 0){
 8008b5a:	4920      	ldr	r1, [pc, #128]	@ (8008bdc <command_handler+0xb0>)
 8008b5c:	68b8      	ldr	r0, [r7, #8]
 8008b5e:	f7f7 fb63 	bl	8000228 <strcmp>
 8008b62:	4603      	mov	r3, r0
 8008b64:	2b00      	cmp	r3, #0
 8008b66:	d105      	bne.n	8008b74 <command_handler+0x48>
		err = com_version(argc, argv);
 8008b68:	6839      	ldr	r1, [r7, #0]
 8008b6a:	6878      	ldr	r0, [r7, #4]
 8008b6c:	f7ff ffc0 	bl	8008af0 <com_version>
 8008b70:	60f8      	str	r0, [r7, #12]
 8008b72:	e02b      	b.n	8008bcc <command_handler+0xa0>
	}
	else if(strcmp(cmd, "pwm") == 0){
 8008b74:	491a      	ldr	r1, [pc, #104]	@ (8008be0 <command_handler+0xb4>)
 8008b76:	68b8      	ldr	r0, [r7, #8]
 8008b78:	f7f7 fb56 	bl	8000228 <strcmp>
 8008b7c:	4603      	mov	r3, r0
 8008b7e:	2b00      	cmp	r3, #0
 8008b80:	d105      	bne.n	8008b8e <command_handler+0x62>
		err = com_pwm(argc, argv);
 8008b82:	6839      	ldr	r1, [r7, #0]
 8008b84:	6878      	ldr	r0, [r7, #4]
 8008b86:	f7ff fd79 	bl	800867c <com_pwm>
 8008b8a:	60f8      	str	r0, [r7, #12]
 8008b8c:	e01e      	b.n	8008bcc <command_handler+0xa0>
	}
	else if(strcmp(cmd, "timer") == 0){
 8008b8e:	4915      	ldr	r1, [pc, #84]	@ (8008be4 <command_handler+0xb8>)
 8008b90:	68b8      	ldr	r0, [r7, #8]
 8008b92:	f7f7 fb49 	bl	8000228 <strcmp>
 8008b96:	4603      	mov	r3, r0
 8008b98:	2b00      	cmp	r3, #0
 8008b9a:	d105      	bne.n	8008ba8 <command_handler+0x7c>
		err = com_timer(argc, argv);
 8008b9c:	6839      	ldr	r1, [r7, #0]
 8008b9e:	6878      	ldr	r0, [r7, #4]
 8008ba0:	f7ff fe00 	bl	80087a4 <com_timer>
 8008ba4:	60f8      	str	r0, [r7, #12]
 8008ba6:	e011      	b.n	8008bcc <command_handler+0xa0>
	}
	else if(strcmp(cmd, "sys") == 0){
 8008ba8:	490f      	ldr	r1, [pc, #60]	@ (8008be8 <command_handler+0xbc>)
 8008baa:	68b8      	ldr	r0, [r7, #8]
 8008bac:	f7f7 fb3c 	bl	8000228 <strcmp>
 8008bb0:	4603      	mov	r3, r0
 8008bb2:	2b00      	cmp	r3, #0
 8008bb4:	d105      	bne.n	8008bc2 <command_handler+0x96>
		err = com_sys(argc, argv);
 8008bb6:	6839      	ldr	r1, [r7, #0]
 8008bb8:	6878      	ldr	r0, [r7, #4]
 8008bba:	f7ff ff6d 	bl	8008a98 <com_sys>
 8008bbe:	60f8      	str	r0, [r7, #12]
 8008bc0:	e004      	b.n	8008bcc <command_handler+0xa0>
	}
	else{
		err = com_app(argc, argv);
 8008bc2:	6839      	ldr	r1, [r7, #0]
 8008bc4:	6878      	ldr	r0, [r7, #4]
 8008bc6:	f7ff fa63 	bl	8008090 <com_app>
 8008bca:	60f8      	str	r0, [r7, #12]
	}


	return err;
 8008bcc:	68fb      	ldr	r3, [r7, #12]
}
 8008bce:	4618      	mov	r0, r3
 8008bd0:	3710      	adds	r7, #16
 8008bd2:	46bd      	mov	sp, r7
 8008bd4:	bd80      	pop	{r7, pc}
 8008bd6:	bf00      	nop
 8008bd8:	0800e180 	.word	0x0800e180
 8008bdc:	0800e188 	.word	0x0800e188
 8008be0:	0800e090 	.word	0x0800e090
 8008be4:	0800e190 	.word	0x0800e190
 8008be8:	0800e198 	.word	0x0800e198

08008bec <call_command>:

int call_command(char *line)
{
 8008bec:	b580      	push	{r7, lr}
 8008bee:	b084      	sub	sp, #16
 8008bf0:	af00      	add	r7, sp, #0
 8008bf2:	6078      	str	r0, [r7, #4]
	char *word;
	int argc = 0;
 8008bf4:	2300      	movs	r3, #0
 8008bf6:	60bb      	str	r3, [r7, #8]
	static char *argv[12];

	if((line == NULL) || (*line == 0)){
 8008bf8:	687b      	ldr	r3, [r7, #4]
 8008bfa:	2b00      	cmp	r3, #0
 8008bfc:	d003      	beq.n	8008c06 <call_command+0x1a>
 8008bfe:	687b      	ldr	r3, [r7, #4]
 8008c00:	781b      	ldrb	r3, [r3, #0]
 8008c02:	2b00      	cmp	r3, #0
 8008c04:	d102      	bne.n	8008c0c <call_command+0x20>
		return -1;
 8008c06:	f04f 33ff 	mov.w	r3, #4294967295
 8008c0a:	e028      	b.n	8008c5e <call_command+0x72>
	}

	console_printx(fln, "exec cmd %s", line);
 8008c0c:	687a      	ldr	r2, [r7, #4]
 8008c0e:	4916      	ldr	r1, [pc, #88]	@ (8008c68 <call_command+0x7c>)
 8008c10:	4816      	ldr	r0, [pc, #88]	@ (8008c6c <call_command+0x80>)
 8008c12:	f000 fbdf 	bl	80093d4 <__uart_printf>
 8008c16:	2203      	movs	r2, #3
 8008c18:	4915      	ldr	r1, [pc, #84]	@ (8008c70 <call_command+0x84>)
 8008c1a:	4814      	ldr	r0, [pc, #80]	@ (8008c6c <call_command+0x80>)
 8008c1c:	f000 fba0 	bl	8009360 <uart_write>

	word= strtok(line, " \t");
 8008c20:	4914      	ldr	r1, [pc, #80]	@ (8008c74 <call_command+0x88>)
 8008c22:	6878      	ldr	r0, [r7, #4]
 8008c24:	f002 fdfe 	bl	800b824 <strtok>
 8008c28:	60f8      	str	r0, [r7, #12]

	if(word){
 8008c2a:	68fb      	ldr	r3, [r7, #12]
 8008c2c:	2b00      	cmp	r3, #0
 8008c2e:	d014      	beq.n	8008c5a <call_command+0x6e>
		do{
			argv[argc++] = word;
 8008c30:	68bb      	ldr	r3, [r7, #8]
 8008c32:	1c5a      	adds	r2, r3, #1
 8008c34:	60ba      	str	r2, [r7, #8]
 8008c36:	4910      	ldr	r1, [pc, #64]	@ (8008c78 <call_command+0x8c>)
 8008c38:	68fa      	ldr	r2, [r7, #12]
 8008c3a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
			word= strtok(NULL, " \t");
 8008c3e:	490d      	ldr	r1, [pc, #52]	@ (8008c74 <call_command+0x88>)
 8008c40:	2000      	movs	r0, #0
 8008c42:	f002 fdef 	bl	800b824 <strtok>
 8008c46:	60f8      	str	r0, [r7, #12]
		}while(word);
 8008c48:	68fb      	ldr	r3, [r7, #12]
 8008c4a:	2b00      	cmp	r3, #0
 8008c4c:	d1f0      	bne.n	8008c30 <call_command+0x44>
//			argv[argc] = (char *)huart;
		return command_handler(argc, argv);
 8008c4e:	490a      	ldr	r1, [pc, #40]	@ (8008c78 <call_command+0x8c>)
 8008c50:	68b8      	ldr	r0, [r7, #8]
 8008c52:	f7ff ff6b 	bl	8008b2c <command_handler>
 8008c56:	4603      	mov	r3, r0
 8008c58:	e001      	b.n	8008c5e <call_command+0x72>
	}

	return -1;
 8008c5a:	f04f 33ff 	mov.w	r3, #4294967295
}
 8008c5e:	4618      	mov	r0, r3
 8008c60:	3710      	adds	r7, #16
 8008c62:	46bd      	mov	sp, r7
 8008c64:	bd80      	pop	{r7, pc}
 8008c66:	bf00      	nop
 8008c68:	0800e19c 	.word	0x0800e19c
 8008c6c:	20000a64 	.word	0x20000a64
 8008c70:	0800dfd4 	.word	0x0800dfd4
 8008c74:	0800e1a8 	.word	0x0800e1a8
 8008c78:	20000c20 	.word	0x20000c20

08008c7c <command_uart_RxCallback>:
		call_command(cmdline);
	}
}

void command_uart_RxCallback(UART_HandleTypeDef *huart, uint8_t *rx_data, uint16_t rx_len)
{
 8008c7c:	b580      	push	{r7, lr}
 8008c7e:	b086      	sub	sp, #24
 8008c80:	af00      	add	r7, sp, #0
 8008c82:	60f8      	str	r0, [r7, #12]
 8008c84:	60b9      	str	r1, [r7, #8]
 8008c86:	4613      	mov	r3, r2
 8008c88:	80fb      	strh	r3, [r7, #6]
	int i;

	for(i=0; i<rx_len; i++){
 8008c8a:	2300      	movs	r3, #0
 8008c8c:	617b      	str	r3, [r7, #20]
 8008c8e:	e04e      	b.n	8008d2e <command_uart_RxCallback+0xb2>

		if((rx_data[i] == '\r') || (rx_data[i] == '\n')){
 8008c90:	697b      	ldr	r3, [r7, #20]
 8008c92:	68ba      	ldr	r2, [r7, #8]
 8008c94:	4413      	add	r3, r2
 8008c96:	781b      	ldrb	r3, [r3, #0]
 8008c98:	2b0d      	cmp	r3, #13
 8008c9a:	d005      	beq.n	8008ca8 <command_uart_RxCallback+0x2c>
 8008c9c:	697b      	ldr	r3, [r7, #20]
 8008c9e:	68ba      	ldr	r2, [r7, #8]
 8008ca0:	4413      	add	r3, r2
 8008ca2:	781b      	ldrb	r3, [r3, #0]
 8008ca4:	2b0a      	cmp	r3, #10
 8008ca6:	d111      	bne.n	8008ccc <command_uart_RxCallback+0x50>
			lnprint_prompt(huart);
 8008ca8:	230a      	movs	r3, #10
 8008caa:	220f      	movs	r2, #15
 8008cac:	4929      	ldr	r1, [pc, #164]	@ (8008d54 <command_uart_RxCallback+0xd8>)
 8008cae:	68f8      	ldr	r0, [r7, #12]
 8008cb0:	f7fd ff99 	bl	8006be6 <HAL_UART_Transmit>
			cmdline[cmdlen] = 0;
 8008cb4:	4b28      	ldr	r3, [pc, #160]	@ (8008d58 <command_uart_RxCallback+0xdc>)
 8008cb6:	681b      	ldr	r3, [r3, #0]
 8008cb8:	4a28      	ldr	r2, [pc, #160]	@ (8008d5c <command_uart_RxCallback+0xe0>)
 8008cba:	2100      	movs	r1, #0
 8008cbc:	54d1      	strb	r1, [r2, r3]
			cmdlen = 0;
 8008cbe:	4b26      	ldr	r3, [pc, #152]	@ (8008d58 <command_uart_RxCallback+0xdc>)
 8008cc0:	2200      	movs	r2, #0
 8008cc2:	601a      	str	r2, [r3, #0]
			cmd_keyed = 1;
 8008cc4:	4b26      	ldr	r3, [pc, #152]	@ (8008d60 <command_uart_RxCallback+0xe4>)
 8008cc6:	2201      	movs	r2, #1
 8008cc8:	601a      	str	r2, [r3, #0]
			break;
 8008cca:	e034      	b.n	8008d36 <command_uart_RxCallback+0xba>
		}else if((rx_data[i] > 126) || (rx_data[i] < 32)){
 8008ccc:	697b      	ldr	r3, [r7, #20]
 8008cce:	68ba      	ldr	r2, [r7, #8]
 8008cd0:	4413      	add	r3, r2
 8008cd2:	781b      	ldrb	r3, [r3, #0]
 8008cd4:	2b7e      	cmp	r3, #126	@ 0x7e
 8008cd6:	d826      	bhi.n	8008d26 <command_uart_RxCallback+0xaa>
 8008cd8:	697b      	ldr	r3, [r7, #20]
 8008cda:	68ba      	ldr	r2, [r7, #8]
 8008cdc:	4413      	add	r3, r2
 8008cde:	781b      	ldrb	r3, [r3, #0]
 8008ce0:	2b1f      	cmp	r3, #31
 8008ce2:	d920      	bls.n	8008d26 <command_uart_RxCallback+0xaa>
			continue;
		}else{
			if(cmdlen >= sizeof(cmdline)){
 8008ce4:	4b1c      	ldr	r3, [pc, #112]	@ (8008d58 <command_uart_RxCallback+0xdc>)
 8008ce6:	681b      	ldr	r3, [r3, #0]
 8008ce8:	2b7f      	cmp	r3, #127	@ 0x7f
 8008cea:	d908      	bls.n	8008cfe <command_uart_RxCallback+0x82>
				cmdline[cmdlen] = 0;
 8008cec:	4b1a      	ldr	r3, [pc, #104]	@ (8008d58 <command_uart_RxCallback+0xdc>)
 8008cee:	681b      	ldr	r3, [r3, #0]
 8008cf0:	4a1a      	ldr	r2, [pc, #104]	@ (8008d5c <command_uart_RxCallback+0xe0>)
 8008cf2:	2100      	movs	r1, #0
 8008cf4:	54d1      	strb	r1, [r2, r3]
				cmdlen = 0;
 8008cf6:	4b18      	ldr	r3, [pc, #96]	@ (8008d58 <command_uart_RxCallback+0xdc>)
 8008cf8:	2200      	movs	r2, #0
 8008cfa:	601a      	str	r2, [r3, #0]
				break;
 8008cfc:	e01b      	b.n	8008d36 <command_uart_RxCallback+0xba>
			}
			uart_transmit(huart, &rx_data[i], 1);
 8008cfe:	697b      	ldr	r3, [r7, #20]
 8008d00:	68ba      	ldr	r2, [r7, #8]
 8008d02:	18d1      	adds	r1, r2, r3
 8008d04:	230a      	movs	r3, #10
 8008d06:	2201      	movs	r2, #1
 8008d08:	68f8      	ldr	r0, [r7, #12]
 8008d0a:	f7fd ff6c 	bl	8006be6 <HAL_UART_Transmit>
			cmdline[cmdlen++] = rx_data[i];
 8008d0e:	697b      	ldr	r3, [r7, #20]
 8008d10:	68ba      	ldr	r2, [r7, #8]
 8008d12:	441a      	add	r2, r3
 8008d14:	4b10      	ldr	r3, [pc, #64]	@ (8008d58 <command_uart_RxCallback+0xdc>)
 8008d16:	681b      	ldr	r3, [r3, #0]
 8008d18:	1c59      	adds	r1, r3, #1
 8008d1a:	480f      	ldr	r0, [pc, #60]	@ (8008d58 <command_uart_RxCallback+0xdc>)
 8008d1c:	6001      	str	r1, [r0, #0]
 8008d1e:	7811      	ldrb	r1, [r2, #0]
 8008d20:	4a0e      	ldr	r2, [pc, #56]	@ (8008d5c <command_uart_RxCallback+0xe0>)
 8008d22:	54d1      	strb	r1, [r2, r3]
 8008d24:	e000      	b.n	8008d28 <command_uart_RxCallback+0xac>
			continue;
 8008d26:	bf00      	nop
	for(i=0; i<rx_len; i++){
 8008d28:	697b      	ldr	r3, [r7, #20]
 8008d2a:	3301      	adds	r3, #1
 8008d2c:	617b      	str	r3, [r7, #20]
 8008d2e:	88fb      	ldrh	r3, [r7, #6]
 8008d30:	697a      	ldr	r2, [r7, #20]
 8008d32:	429a      	cmp	r2, r3
 8008d34:	dbac      	blt.n	8008c90 <command_uart_RxCallback+0x14>
		}
	}

	if(cmd_keyed){
 8008d36:	4b0a      	ldr	r3, [pc, #40]	@ (8008d60 <command_uart_RxCallback+0xe4>)
 8008d38:	681b      	ldr	r3, [r3, #0]
 8008d3a:	2b00      	cmp	r3, #0
 8008d3c:	d005      	beq.n	8008d4a <command_uart_RxCallback+0xce>
		cmd_keyed = 0;
 8008d3e:	4b08      	ldr	r3, [pc, #32]	@ (8008d60 <command_uart_RxCallback+0xe4>)
 8008d40:	2200      	movs	r2, #0
 8008d42:	601a      	str	r2, [r3, #0]
		call_command(cmdline);
 8008d44:	4805      	ldr	r0, [pc, #20]	@ (8008d5c <command_uart_RxCallback+0xe0>)
 8008d46:	f7ff ff51 	bl	8008bec <call_command>
	}

}
 8008d4a:	bf00      	nop
 8008d4c:	3718      	adds	r7, #24
 8008d4e:	46bd      	mov	sp, r7
 8008d50:	bd80      	pop	{r7, pc}
 8008d52:	bf00      	nop
 8008d54:	0800e1ac 	.word	0x0800e1ac
 8008d58:	20000c1c 	.word	0x20000c1c
 8008d5c:	20000b9c 	.word	0x20000b9c
 8008d60:	20000b98 	.word	0x20000b98

08008d64 <uart5_user_RxCallback>:
#define CONSOLE_UART_RXCALLBACK(uart)	uart##_user_RxCallback

#define console_uart_RxCallback(uart)			CONSOLE_UART_RXCALLBACK(uart)

void console_uart_RxCallback(console_uart) (UART_HandleTypeDef *huart, uint8_t *rx_data, uint16_t rx_len)
{
 8008d64:	b580      	push	{r7, lr}
 8008d66:	b084      	sub	sp, #16
 8008d68:	af00      	add	r7, sp, #0
 8008d6a:	60f8      	str	r0, [r7, #12]
 8008d6c:	60b9      	str	r1, [r7, #8]
 8008d6e:	4613      	mov	r3, r2
 8008d70:	80fb      	strh	r3, [r7, #6]
	command_uart_RxCallback(huart, rx_data, rx_len);
 8008d72:	88fb      	ldrh	r3, [r7, #6]
 8008d74:	461a      	mov	r2, r3
 8008d76:	68b9      	ldr	r1, [r7, #8]
 8008d78:	68f8      	ldr	r0, [r7, #12]
 8008d7a:	f7ff ff7f 	bl	8008c7c <command_uart_RxCallback>
}
 8008d7e:	bf00      	nop
 8008d80:	3710      	adds	r7, #16
 8008d82:	46bd      	mov	sp, r7
 8008d84:	bd80      	pop	{r7, pc}

08008d86 <gpio_get_status>:
	HAL_GPIO_Init(p_gpio->GPIOx, &GPIO_InitStruct);
	p_gpio->mode = mode;
}

int gpio_get_status(gpio_st *p_gpio)
{
 8008d86:	b580      	push	{r7, lr}
 8008d88:	b084      	sub	sp, #16
 8008d8a:	af00      	add	r7, sp, #0
 8008d8c:	6078      	str	r0, [r7, #4]
	int status;

	status = HAL_GPIO_ReadPin(p_gpio->GPIOx, p_gpio->GPIO_Pin);
 8008d8e:	687b      	ldr	r3, [r7, #4]
 8008d90:	681a      	ldr	r2, [r3, #0]
 8008d92:	687b      	ldr	r3, [r7, #4]
 8008d94:	889b      	ldrh	r3, [r3, #4]
 8008d96:	4619      	mov	r1, r3
 8008d98:	4610      	mov	r0, r2
 8008d9a:	f7fb fee9 	bl	8004b70 <HAL_GPIO_ReadPin>
 8008d9e:	4603      	mov	r3, r0
 8008da0:	60fb      	str	r3, [r7, #12]
	p_gpio->status = status;
 8008da2:	68fb      	ldr	r3, [r7, #12]
 8008da4:	b2da      	uxtb	r2, r3
 8008da6:	687b      	ldr	r3, [r7, #4]
 8008da8:	71da      	strb	r2, [r3, #7]

	return status;
 8008daa:	68fb      	ldr	r3, [r7, #12]
}
 8008dac:	4618      	mov	r0, r3
 8008dae:	3710      	adds	r7, #16
 8008db0:	46bd      	mov	sp, r7
 8008db2:	bd80      	pop	{r7, pc}

08008db4 <gpio_set_status>:

void gpio_set_status(gpio_st *p_gpio, int status)
{
 8008db4:	b580      	push	{r7, lr}
 8008db6:	b082      	sub	sp, #8
 8008db8:	af00      	add	r7, sp, #0
 8008dba:	6078      	str	r0, [r7, #4]
 8008dbc:	6039      	str	r1, [r7, #0]
	p_gpio->status = status;
 8008dbe:	683b      	ldr	r3, [r7, #0]
 8008dc0:	b2da      	uxtb	r2, r3
 8008dc2:	687b      	ldr	r3, [r7, #4]
 8008dc4:	71da      	strb	r2, [r3, #7]
	HAL_GPIO_WritePin(p_gpio->GPIOx, p_gpio->GPIO_Pin, status ? GPIO_PIN_SET : GPIO_PIN_RESET);
 8008dc6:	687b      	ldr	r3, [r7, #4]
 8008dc8:	6818      	ldr	r0, [r3, #0]
 8008dca:	687b      	ldr	r3, [r7, #4]
 8008dcc:	8899      	ldrh	r1, [r3, #4]
 8008dce:	683b      	ldr	r3, [r7, #0]
 8008dd0:	2b00      	cmp	r3, #0
 8008dd2:	bf14      	ite	ne
 8008dd4:	2301      	movne	r3, #1
 8008dd6:	2300      	moveq	r3, #0
 8008dd8:	b2db      	uxtb	r3, r3
 8008dda:	461a      	mov	r2, r3
 8008ddc:	f7fb fedf 	bl	8004b9e <HAL_GPIO_WritePin>
//	console_printx(fln, "set %p gpio port %#.4x pin : %#x", p_gpio->GPIOx, p_gpio->GPIO_Pin, status);
}
 8008de0:	bf00      	nop
 8008de2:	3708      	adds	r7, #8
 8008de4:	46bd      	mov	sp, r7
 8008de6:	bd80      	pop	{r7, pc}

08008de8 <gpio_reverse>:

void gpio_reverse(gpio_st *p_gpio)
{
 8008de8:	b580      	push	{r7, lr}
 8008dea:	b082      	sub	sp, #8
 8008dec:	af00      	add	r7, sp, #0
 8008dee:	6078      	str	r0, [r7, #4]
	gpio_set_status(p_gpio, !p_gpio->status);
 8008df0:	687b      	ldr	r3, [r7, #4]
 8008df2:	79db      	ldrb	r3, [r3, #7]
 8008df4:	2b00      	cmp	r3, #0
 8008df6:	bf0c      	ite	eq
 8008df8:	2301      	moveq	r3, #1
 8008dfa:	2300      	movne	r3, #0
 8008dfc:	b2db      	uxtb	r3, r3
 8008dfe:	4619      	mov	r1, r3
 8008e00:	6878      	ldr	r0, [r7, #4]
 8008e02:	f7ff ffd7 	bl	8008db4 <gpio_set_status>
}
 8008e06:	bf00      	nop
 8008e08:	3708      	adds	r7, #8
 8008e0a:	46bd      	mov	sp, r7
 8008e0c:	bd80      	pop	{r7, pc}
	...

08008e10 <timer_set_ic_polarity>:
#include "l_uart.h"

#include "stm32f1xx_hal.h"

void timer_set_ic_polarity(TIM_HandleTypeDef *htim, int channel, int polarity)
{
 8008e10:	b480      	push	{r7}
 8008e12:	b085      	sub	sp, #20
 8008e14:	af00      	add	r7, sp, #0
 8008e16:	60f8      	str	r0, [r7, #12]
 8008e18:	60b9      	str	r1, [r7, #8]
 8008e1a:	607a      	str	r2, [r7, #4]
	if(channel < 1 || channel > 4){
 8008e1c:	68bb      	ldr	r3, [r7, #8]
 8008e1e:	2b00      	cmp	r3, #0
 8008e20:	f340 8148 	ble.w	80090b4 <timer_set_ic_polarity+0x2a4>
 8008e24:	68bb      	ldr	r3, [r7, #8]
 8008e26:	2b04      	cmp	r3, #4
 8008e28:	f300 8144 	bgt.w	80090b4 <timer_set_ic_polarity+0x2a4>
		return;
	}

	channel = (channel - 1) << 2;
 8008e2c:	68bb      	ldr	r3, [r7, #8]
 8008e2e:	3b01      	subs	r3, #1
 8008e30:	009b      	lsls	r3, r3, #2
 8008e32:	60bb      	str	r3, [r7, #8]

	switch(polarity){
 8008e34:	687b      	ldr	r3, [r7, #4]
 8008e36:	2b03      	cmp	r3, #3
 8008e38:	f200 813d 	bhi.w	80090b6 <timer_set_ic_polarity+0x2a6>
 8008e3c:	a201      	add	r2, pc, #4	@ (adr r2, 8008e44 <timer_set_ic_polarity+0x34>)
 8008e3e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008e42:	bf00      	nop
 8008e44:	08008e55 	.word	0x08008e55
 8008e48:	08008eaf 	.word	0x08008eaf
 8008e4c:	08008f51 	.word	0x08008f51
 8008e50:	08009003 	.word	0x08009003
		case 0 :
			TIM_RESET_CAPTUREPOLARITY(htim, channel);
 8008e54:	68bb      	ldr	r3, [r7, #8]
 8008e56:	2b00      	cmp	r3, #0
 8008e58:	d108      	bne.n	8008e6c <timer_set_ic_polarity+0x5c>
 8008e5a:	68fb      	ldr	r3, [r7, #12]
 8008e5c:	681b      	ldr	r3, [r3, #0]
 8008e5e:	6a1a      	ldr	r2, [r3, #32]
 8008e60:	68fb      	ldr	r3, [r7, #12]
 8008e62:	681b      	ldr	r3, [r3, #0]
 8008e64:	f022 020a 	bic.w	r2, r2, #10
 8008e68:	621a      	str	r2, [r3, #32]
			break;
 8008e6a:	e124      	b.n	80090b6 <timer_set_ic_polarity+0x2a6>
			TIM_RESET_CAPTUREPOLARITY(htim, channel);
 8008e6c:	68bb      	ldr	r3, [r7, #8]
 8008e6e:	2b04      	cmp	r3, #4
 8008e70:	d108      	bne.n	8008e84 <timer_set_ic_polarity+0x74>
 8008e72:	68fb      	ldr	r3, [r7, #12]
 8008e74:	681b      	ldr	r3, [r3, #0]
 8008e76:	6a1b      	ldr	r3, [r3, #32]
 8008e78:	68fa      	ldr	r2, [r7, #12]
 8008e7a:	6812      	ldr	r2, [r2, #0]
 8008e7c:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8008e80:	6213      	str	r3, [r2, #32]
			break;
 8008e82:	e118      	b.n	80090b6 <timer_set_ic_polarity+0x2a6>
			TIM_RESET_CAPTUREPOLARITY(htim, channel);
 8008e84:	68bb      	ldr	r3, [r7, #8]
 8008e86:	2b08      	cmp	r3, #8
 8008e88:	d108      	bne.n	8008e9c <timer_set_ic_polarity+0x8c>
 8008e8a:	68fb      	ldr	r3, [r7, #12]
 8008e8c:	681b      	ldr	r3, [r3, #0]
 8008e8e:	6a1b      	ldr	r3, [r3, #32]
 8008e90:	68fa      	ldr	r2, [r7, #12]
 8008e92:	6812      	ldr	r2, [r2, #0]
 8008e94:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8008e98:	6213      	str	r3, [r2, #32]
			break;
 8008e9a:	e10c      	b.n	80090b6 <timer_set_ic_polarity+0x2a6>
			TIM_RESET_CAPTUREPOLARITY(htim, channel);
 8008e9c:	68fb      	ldr	r3, [r7, #12]
 8008e9e:	681b      	ldr	r3, [r3, #0]
 8008ea0:	6a1b      	ldr	r3, [r3, #32]
 8008ea2:	68fa      	ldr	r2, [r7, #12]
 8008ea4:	6812      	ldr	r2, [r2, #0]
 8008ea6:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8008eaa:	6213      	str	r3, [r2, #32]
			break;
 8008eac:	e103      	b.n	80090b6 <timer_set_ic_polarity+0x2a6>
		case TIMER_IC_POLARITY_RISING :
			__HAL_TIM_SET_CAPTUREPOLARITY(htim, channel, TIM_ICPOLARITY_RISING);
 8008eae:	68bb      	ldr	r3, [r7, #8]
 8008eb0:	2b00      	cmp	r3, #0
 8008eb2:	d108      	bne.n	8008ec6 <timer_set_ic_polarity+0xb6>
 8008eb4:	68fb      	ldr	r3, [r7, #12]
 8008eb6:	681b      	ldr	r3, [r3, #0]
 8008eb8:	6a1a      	ldr	r2, [r3, #32]
 8008eba:	68fb      	ldr	r3, [r7, #12]
 8008ebc:	681b      	ldr	r3, [r3, #0]
 8008ebe:	f022 020a 	bic.w	r2, r2, #10
 8008ec2:	621a      	str	r2, [r3, #32]
 8008ec4:	e01f      	b.n	8008f06 <timer_set_ic_polarity+0xf6>
 8008ec6:	68bb      	ldr	r3, [r7, #8]
 8008ec8:	2b04      	cmp	r3, #4
 8008eca:	d108      	bne.n	8008ede <timer_set_ic_polarity+0xce>
 8008ecc:	68fb      	ldr	r3, [r7, #12]
 8008ece:	681b      	ldr	r3, [r3, #0]
 8008ed0:	6a1b      	ldr	r3, [r3, #32]
 8008ed2:	68fa      	ldr	r2, [r7, #12]
 8008ed4:	6812      	ldr	r2, [r2, #0]
 8008ed6:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8008eda:	6213      	str	r3, [r2, #32]
 8008edc:	e013      	b.n	8008f06 <timer_set_ic_polarity+0xf6>
 8008ede:	68bb      	ldr	r3, [r7, #8]
 8008ee0:	2b08      	cmp	r3, #8
 8008ee2:	d108      	bne.n	8008ef6 <timer_set_ic_polarity+0xe6>
 8008ee4:	68fb      	ldr	r3, [r7, #12]
 8008ee6:	681b      	ldr	r3, [r3, #0]
 8008ee8:	6a1b      	ldr	r3, [r3, #32]
 8008eea:	68fa      	ldr	r2, [r7, #12]
 8008eec:	6812      	ldr	r2, [r2, #0]
 8008eee:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8008ef2:	6213      	str	r3, [r2, #32]
 8008ef4:	e007      	b.n	8008f06 <timer_set_ic_polarity+0xf6>
 8008ef6:	68fb      	ldr	r3, [r7, #12]
 8008ef8:	681b      	ldr	r3, [r3, #0]
 8008efa:	6a1b      	ldr	r3, [r3, #32]
 8008efc:	68fa      	ldr	r2, [r7, #12]
 8008efe:	6812      	ldr	r2, [r2, #0]
 8008f00:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8008f04:	6213      	str	r3, [r2, #32]
 8008f06:	68bb      	ldr	r3, [r7, #8]
 8008f08:	2b00      	cmp	r3, #0
 8008f0a:	d106      	bne.n	8008f1a <timer_set_ic_polarity+0x10a>
 8008f0c:	68fb      	ldr	r3, [r7, #12]
 8008f0e:	681a      	ldr	r2, [r3, #0]
 8008f10:	68fb      	ldr	r3, [r7, #12]
 8008f12:	681b      	ldr	r3, [r3, #0]
 8008f14:	6a12      	ldr	r2, [r2, #32]
 8008f16:	621a      	str	r2, [r3, #32]
			break;
 8008f18:	e0cd      	b.n	80090b6 <timer_set_ic_polarity+0x2a6>
			__HAL_TIM_SET_CAPTUREPOLARITY(htim, channel, TIM_ICPOLARITY_RISING);
 8008f1a:	68bb      	ldr	r3, [r7, #8]
 8008f1c:	2b04      	cmp	r3, #4
 8008f1e:	d106      	bne.n	8008f2e <timer_set_ic_polarity+0x11e>
 8008f20:	68fb      	ldr	r3, [r7, #12]
 8008f22:	681b      	ldr	r3, [r3, #0]
 8008f24:	68fa      	ldr	r2, [r7, #12]
 8008f26:	6812      	ldr	r2, [r2, #0]
 8008f28:	6a1b      	ldr	r3, [r3, #32]
 8008f2a:	6213      	str	r3, [r2, #32]
			break;
 8008f2c:	e0c3      	b.n	80090b6 <timer_set_ic_polarity+0x2a6>
			__HAL_TIM_SET_CAPTUREPOLARITY(htim, channel, TIM_ICPOLARITY_RISING);
 8008f2e:	68bb      	ldr	r3, [r7, #8]
 8008f30:	2b08      	cmp	r3, #8
 8008f32:	d106      	bne.n	8008f42 <timer_set_ic_polarity+0x132>
 8008f34:	68fb      	ldr	r3, [r7, #12]
 8008f36:	681b      	ldr	r3, [r3, #0]
 8008f38:	68fa      	ldr	r2, [r7, #12]
 8008f3a:	6812      	ldr	r2, [r2, #0]
 8008f3c:	6a1b      	ldr	r3, [r3, #32]
 8008f3e:	6213      	str	r3, [r2, #32]
			break;
 8008f40:	e0b9      	b.n	80090b6 <timer_set_ic_polarity+0x2a6>
			__HAL_TIM_SET_CAPTUREPOLARITY(htim, channel, TIM_ICPOLARITY_RISING);
 8008f42:	68fb      	ldr	r3, [r7, #12]
 8008f44:	681b      	ldr	r3, [r3, #0]
 8008f46:	68fa      	ldr	r2, [r7, #12]
 8008f48:	6812      	ldr	r2, [r2, #0]
 8008f4a:	6a1b      	ldr	r3, [r3, #32]
 8008f4c:	6213      	str	r3, [r2, #32]
			break;
 8008f4e:	e0b2      	b.n	80090b6 <timer_set_ic_polarity+0x2a6>
		case TIMER_IC_POLARITY_FALLING :
			__HAL_TIM_SET_CAPTUREPOLARITY(htim, channel, TIM_ICPOLARITY_FALLING);
 8008f50:	68bb      	ldr	r3, [r7, #8]
 8008f52:	2b00      	cmp	r3, #0
 8008f54:	d108      	bne.n	8008f68 <timer_set_ic_polarity+0x158>
 8008f56:	68fb      	ldr	r3, [r7, #12]
 8008f58:	681b      	ldr	r3, [r3, #0]
 8008f5a:	6a1a      	ldr	r2, [r3, #32]
 8008f5c:	68fb      	ldr	r3, [r7, #12]
 8008f5e:	681b      	ldr	r3, [r3, #0]
 8008f60:	f022 020a 	bic.w	r2, r2, #10
 8008f64:	621a      	str	r2, [r3, #32]
 8008f66:	e01f      	b.n	8008fa8 <timer_set_ic_polarity+0x198>
 8008f68:	68bb      	ldr	r3, [r7, #8]
 8008f6a:	2b04      	cmp	r3, #4
 8008f6c:	d108      	bne.n	8008f80 <timer_set_ic_polarity+0x170>
 8008f6e:	68fb      	ldr	r3, [r7, #12]
 8008f70:	681b      	ldr	r3, [r3, #0]
 8008f72:	6a1b      	ldr	r3, [r3, #32]
 8008f74:	68fa      	ldr	r2, [r7, #12]
 8008f76:	6812      	ldr	r2, [r2, #0]
 8008f78:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8008f7c:	6213      	str	r3, [r2, #32]
 8008f7e:	e013      	b.n	8008fa8 <timer_set_ic_polarity+0x198>
 8008f80:	68bb      	ldr	r3, [r7, #8]
 8008f82:	2b08      	cmp	r3, #8
 8008f84:	d108      	bne.n	8008f98 <timer_set_ic_polarity+0x188>
 8008f86:	68fb      	ldr	r3, [r7, #12]
 8008f88:	681b      	ldr	r3, [r3, #0]
 8008f8a:	6a1b      	ldr	r3, [r3, #32]
 8008f8c:	68fa      	ldr	r2, [r7, #12]
 8008f8e:	6812      	ldr	r2, [r2, #0]
 8008f90:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8008f94:	6213      	str	r3, [r2, #32]
 8008f96:	e007      	b.n	8008fa8 <timer_set_ic_polarity+0x198>
 8008f98:	68fb      	ldr	r3, [r7, #12]
 8008f9a:	681b      	ldr	r3, [r3, #0]
 8008f9c:	6a1b      	ldr	r3, [r3, #32]
 8008f9e:	68fa      	ldr	r2, [r7, #12]
 8008fa0:	6812      	ldr	r2, [r2, #0]
 8008fa2:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8008fa6:	6213      	str	r3, [r2, #32]
 8008fa8:	68bb      	ldr	r3, [r7, #8]
 8008faa:	2b00      	cmp	r3, #0
 8008fac:	d108      	bne.n	8008fc0 <timer_set_ic_polarity+0x1b0>
 8008fae:	68fb      	ldr	r3, [r7, #12]
 8008fb0:	681b      	ldr	r3, [r3, #0]
 8008fb2:	6a1a      	ldr	r2, [r3, #32]
 8008fb4:	68fb      	ldr	r3, [r7, #12]
 8008fb6:	681b      	ldr	r3, [r3, #0]
 8008fb8:	f042 0202 	orr.w	r2, r2, #2
 8008fbc:	621a      	str	r2, [r3, #32]
			break;
 8008fbe:	e07a      	b.n	80090b6 <timer_set_ic_polarity+0x2a6>
			__HAL_TIM_SET_CAPTUREPOLARITY(htim, channel, TIM_ICPOLARITY_FALLING);
 8008fc0:	68bb      	ldr	r3, [r7, #8]
 8008fc2:	2b04      	cmp	r3, #4
 8008fc4:	d108      	bne.n	8008fd8 <timer_set_ic_polarity+0x1c8>
 8008fc6:	68fb      	ldr	r3, [r7, #12]
 8008fc8:	681b      	ldr	r3, [r3, #0]
 8008fca:	6a1b      	ldr	r3, [r3, #32]
 8008fcc:	68fa      	ldr	r2, [r7, #12]
 8008fce:	6812      	ldr	r2, [r2, #0]
 8008fd0:	f043 0320 	orr.w	r3, r3, #32
 8008fd4:	6213      	str	r3, [r2, #32]
			break;
 8008fd6:	e06e      	b.n	80090b6 <timer_set_ic_polarity+0x2a6>
			__HAL_TIM_SET_CAPTUREPOLARITY(htim, channel, TIM_ICPOLARITY_FALLING);
 8008fd8:	68bb      	ldr	r3, [r7, #8]
 8008fda:	2b08      	cmp	r3, #8
 8008fdc:	d108      	bne.n	8008ff0 <timer_set_ic_polarity+0x1e0>
 8008fde:	68fb      	ldr	r3, [r7, #12]
 8008fe0:	681b      	ldr	r3, [r3, #0]
 8008fe2:	6a1b      	ldr	r3, [r3, #32]
 8008fe4:	68fa      	ldr	r2, [r7, #12]
 8008fe6:	6812      	ldr	r2, [r2, #0]
 8008fe8:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8008fec:	6213      	str	r3, [r2, #32]
			break;
 8008fee:	e062      	b.n	80090b6 <timer_set_ic_polarity+0x2a6>
			__HAL_TIM_SET_CAPTUREPOLARITY(htim, channel, TIM_ICPOLARITY_FALLING);
 8008ff0:	68fb      	ldr	r3, [r7, #12]
 8008ff2:	681b      	ldr	r3, [r3, #0]
 8008ff4:	6a1b      	ldr	r3, [r3, #32]
 8008ff6:	68fa      	ldr	r2, [r7, #12]
 8008ff8:	6812      	ldr	r2, [r2, #0]
 8008ffa:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8008ffe:	6213      	str	r3, [r2, #32]
			break;
 8009000:	e059      	b.n	80090b6 <timer_set_ic_polarity+0x2a6>
		case TIMER_IC_POLARITY_BOTHEDGE :
			__HAL_TIM_SET_CAPTUREPOLARITY(htim, channel, TIM_ICPOLARITY_BOTHEDGE);
 8009002:	68bb      	ldr	r3, [r7, #8]
 8009004:	2b00      	cmp	r3, #0
 8009006:	d108      	bne.n	800901a <timer_set_ic_polarity+0x20a>
 8009008:	68fb      	ldr	r3, [r7, #12]
 800900a:	681b      	ldr	r3, [r3, #0]
 800900c:	6a1a      	ldr	r2, [r3, #32]
 800900e:	68fb      	ldr	r3, [r7, #12]
 8009010:	681b      	ldr	r3, [r3, #0]
 8009012:	f022 020a 	bic.w	r2, r2, #10
 8009016:	621a      	str	r2, [r3, #32]
 8009018:	e01f      	b.n	800905a <timer_set_ic_polarity+0x24a>
 800901a:	68bb      	ldr	r3, [r7, #8]
 800901c:	2b04      	cmp	r3, #4
 800901e:	d108      	bne.n	8009032 <timer_set_ic_polarity+0x222>
 8009020:	68fb      	ldr	r3, [r7, #12]
 8009022:	681b      	ldr	r3, [r3, #0]
 8009024:	6a1b      	ldr	r3, [r3, #32]
 8009026:	68fa      	ldr	r2, [r7, #12]
 8009028:	6812      	ldr	r2, [r2, #0]
 800902a:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800902e:	6213      	str	r3, [r2, #32]
 8009030:	e013      	b.n	800905a <timer_set_ic_polarity+0x24a>
 8009032:	68bb      	ldr	r3, [r7, #8]
 8009034:	2b08      	cmp	r3, #8
 8009036:	d108      	bne.n	800904a <timer_set_ic_polarity+0x23a>
 8009038:	68fb      	ldr	r3, [r7, #12]
 800903a:	681b      	ldr	r3, [r3, #0]
 800903c:	6a1b      	ldr	r3, [r3, #32]
 800903e:	68fa      	ldr	r2, [r7, #12]
 8009040:	6812      	ldr	r2, [r2, #0]
 8009042:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8009046:	6213      	str	r3, [r2, #32]
 8009048:	e007      	b.n	800905a <timer_set_ic_polarity+0x24a>
 800904a:	68fb      	ldr	r3, [r7, #12]
 800904c:	681b      	ldr	r3, [r3, #0]
 800904e:	6a1b      	ldr	r3, [r3, #32]
 8009050:	68fa      	ldr	r2, [r7, #12]
 8009052:	6812      	ldr	r2, [r2, #0]
 8009054:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8009058:	6213      	str	r3, [r2, #32]
 800905a:	68bb      	ldr	r3, [r7, #8]
 800905c:	2b00      	cmp	r3, #0
 800905e:	d108      	bne.n	8009072 <timer_set_ic_polarity+0x262>
 8009060:	68fb      	ldr	r3, [r7, #12]
 8009062:	681b      	ldr	r3, [r3, #0]
 8009064:	6a1a      	ldr	r2, [r3, #32]
 8009066:	68fb      	ldr	r3, [r7, #12]
 8009068:	681b      	ldr	r3, [r3, #0]
 800906a:	f042 020a 	orr.w	r2, r2, #10
 800906e:	621a      	str	r2, [r3, #32]
			break;
 8009070:	e021      	b.n	80090b6 <timer_set_ic_polarity+0x2a6>
			__HAL_TIM_SET_CAPTUREPOLARITY(htim, channel, TIM_ICPOLARITY_BOTHEDGE);
 8009072:	68bb      	ldr	r3, [r7, #8]
 8009074:	2b04      	cmp	r3, #4
 8009076:	d108      	bne.n	800908a <timer_set_ic_polarity+0x27a>
 8009078:	68fb      	ldr	r3, [r7, #12]
 800907a:	681b      	ldr	r3, [r3, #0]
 800907c:	6a1b      	ldr	r3, [r3, #32]
 800907e:	68fa      	ldr	r2, [r7, #12]
 8009080:	6812      	ldr	r2, [r2, #0]
 8009082:	f043 03a0 	orr.w	r3, r3, #160	@ 0xa0
 8009086:	6213      	str	r3, [r2, #32]
			break;
 8009088:	e015      	b.n	80090b6 <timer_set_ic_polarity+0x2a6>
			__HAL_TIM_SET_CAPTUREPOLARITY(htim, channel, TIM_ICPOLARITY_BOTHEDGE);
 800908a:	68bb      	ldr	r3, [r7, #8]
 800908c:	2b08      	cmp	r3, #8
 800908e:	d108      	bne.n	80090a2 <timer_set_ic_polarity+0x292>
 8009090:	68fb      	ldr	r3, [r7, #12]
 8009092:	681b      	ldr	r3, [r3, #0]
 8009094:	6a1b      	ldr	r3, [r3, #32]
 8009096:	68fa      	ldr	r2, [r7, #12]
 8009098:	6812      	ldr	r2, [r2, #0]
 800909a:	f443 6320 	orr.w	r3, r3, #2560	@ 0xa00
 800909e:	6213      	str	r3, [r2, #32]
			break;
 80090a0:	e009      	b.n	80090b6 <timer_set_ic_polarity+0x2a6>
			__HAL_TIM_SET_CAPTUREPOLARITY(htim, channel, TIM_ICPOLARITY_BOTHEDGE);
 80090a2:	68fb      	ldr	r3, [r7, #12]
 80090a4:	681b      	ldr	r3, [r3, #0]
 80090a6:	6a1b      	ldr	r3, [r3, #32]
 80090a8:	68fa      	ldr	r2, [r7, #12]
 80090aa:	6812      	ldr	r2, [r2, #0]
 80090ac:	f443 4320 	orr.w	r3, r3, #40960	@ 0xa000
 80090b0:	6213      	str	r3, [r2, #32]
			break;
 80090b2:	e000      	b.n	80090b6 <timer_set_ic_polarity+0x2a6>
		return;
 80090b4:	bf00      	nop
	}
}
 80090b6:	3714      	adds	r7, #20
 80090b8:	46bd      	mov	sp, r7
 80090ba:	bc80      	pop	{r7}
 80090bc:	4770      	bx	lr
 80090be:	bf00      	nop

080090c0 <timer_ic_user_handler>:


__weak void timer_ic_user_handler(TIM_HandleTypeDef *htim)
{
 80090c0:	b480      	push	{r7}
 80090c2:	b083      	sub	sp, #12
 80090c4:	af00      	add	r7, sp, #0
 80090c6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the handler is needed,
            the timer_ic_user_handler could be implemented in the user file
   */
}
 80090c8:	bf00      	nop
 80090ca:	370c      	adds	r7, #12
 80090cc:	46bd      	mov	sp, r7
 80090ce:	bc80      	pop	{r7}
 80090d0:	4770      	bx	lr

080090d2 <HAL_TIM_IC_CaptureCallback>:
            the timer_ic_user_handler could be implemented in the user file
   */
}

void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80090d2:	b580      	push	{r7, lr}
 80090d4:	b082      	sub	sp, #8
 80090d6:	af00      	add	r7, sp, #0
 80090d8:	6078      	str	r0, [r7, #4]

	timer_ic_user_handler(htim);
 80090da:	6878      	ldr	r0, [r7, #4]
 80090dc:	f7ff fff0 	bl	80090c0 <timer_ic_user_handler>

}
 80090e0:	bf00      	nop
 80090e2:	3708      	adds	r7, #8
 80090e4:	46bd      	mov	sp, r7
 80090e6:	bd80      	pop	{r7, pc}

080090e8 <start_delay_timer>:

uint64_t delay_timer_elapsed_count = 0;
uint32_t psc_coreClock = 0;

void start_delay_timer(void)
{
 80090e8:	b580      	push	{r7, lr}
 80090ea:	af00      	add	r7, sp, #0
#if 1
	timer_start_base_it(&DELAY_HTIM);
 80090ec:	480b      	ldr	r0, [pc, #44]	@ (800911c <start_delay_timer+0x34>)
 80090ee:	f7fc fb03 	bl	80056f8 <HAL_TIM_Base_Start_IT>
#else
	timer_start_base(&DELAY_HTIM);
#endif
	delay_timer_elapsed_count = 0;
 80090f2:	490b      	ldr	r1, [pc, #44]	@ (8009120 <start_delay_timer+0x38>)
 80090f4:	f04f 0200 	mov.w	r2, #0
 80090f8:	f04f 0300 	mov.w	r3, #0
 80090fc:	e9c1 2300 	strd	r2, r3, [r1]
//	psc_coreClock = SystemCoreClock / (DELAY_TIMER->PSC + 1);
	psc_coreClock = HAL_RCC_GetPCLK1Freq() * 2/ (DELAY_TIMER->PSC + 1);
 8009100:	f7fc f930 	bl	8005364 <HAL_RCC_GetPCLK1Freq>
 8009104:	4603      	mov	r3, r0
 8009106:	005a      	lsls	r2, r3, #1
 8009108:	4b06      	ldr	r3, [pc, #24]	@ (8009124 <start_delay_timer+0x3c>)
 800910a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800910c:	3301      	adds	r3, #1
 800910e:	fbb2 f3f3 	udiv	r3, r2, r3
 8009112:	4a05      	ldr	r2, [pc, #20]	@ (8009128 <start_delay_timer+0x40>)
 8009114:	6013      	str	r3, [r2, #0]
//	psc_coreClock = HAL_RCC_GetPCLK2Freq() * 2/ (DELAY_TIMER->PSC + 1);
}
 8009116:	bf00      	nop
 8009118:	bd80      	pop	{r7, pc}
 800911a:	bf00      	nop
 800911c:	20000a1c 	.word	0x20000a1c
 8009120:	20000c50 	.word	0x20000c50
 8009124:	40000c00 	.word	0x40000c00
 8009128:	20000c58 	.word	0x20000c58

0800912c <get_delaytimer_timestamp_ms>:
{
	return GET_DELAYTIMER_TIMESTAMP(US_IN_SECOND);
}

uint32_t get_delaytimer_timestamp_ms(void)
{
 800912c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8009130:	b088      	sub	sp, #32
 8009132:	af00      	add	r7, sp, #0
	return GET_DELAYTIMER_TIMESTAMP(MS_IN_SECOND);
 8009134:	4b33      	ldr	r3, [pc, #204]	@ (8009204 <get_delaytimer_timestamp_ms+0xd8>)
 8009136:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009138:	2200      	movs	r2, #0
 800913a:	4618      	mov	r0, r3
 800913c:	4611      	mov	r1, r2
 800913e:	1c43      	adds	r3, r0, #1
 8009140:	61bb      	str	r3, [r7, #24]
 8009142:	f141 0300 	adc.w	r3, r1, #0
 8009146:	61fb      	str	r3, [r7, #28]
 8009148:	4b2f      	ldr	r3, [pc, #188]	@ (8009208 <get_delaytimer_timestamp_ms+0xdc>)
 800914a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800914e:	69f9      	ldr	r1, [r7, #28]
 8009150:	fb02 f001 	mul.w	r0, r2, r1
 8009154:	69b9      	ldr	r1, [r7, #24]
 8009156:	fb01 f103 	mul.w	r1, r1, r3
 800915a:	4401      	add	r1, r0
 800915c:	69b8      	ldr	r0, [r7, #24]
 800915e:	fba0 ab02 	umull	sl, fp, r0, r2
 8009162:	eb01 030b 	add.w	r3, r1, fp
 8009166:	469b      	mov	fp, r3
 8009168:	4b26      	ldr	r3, [pc, #152]	@ (8009204 <get_delaytimer_timestamp_ms+0xd8>)
 800916a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800916c:	2200      	movs	r2, #0
 800916e:	613b      	str	r3, [r7, #16]
 8009170:	617a      	str	r2, [r7, #20]
 8009172:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8009176:	4611      	mov	r1, r2
 8009178:	eb1a 0801 	adds.w	r8, sl, r1
 800917c:	eb4b 0903 	adc.w	r9, fp, r3
 8009180:	4642      	mov	r2, r8
 8009182:	464b      	mov	r3, r9
 8009184:	f04f 0000 	mov.w	r0, #0
 8009188:	f04f 0100 	mov.w	r1, #0
 800918c:	0159      	lsls	r1, r3, #5
 800918e:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8009192:	0150      	lsls	r0, r2, #5
 8009194:	4602      	mov	r2, r0
 8009196:	460b      	mov	r3, r1
 8009198:	ebb2 0408 	subs.w	r4, r2, r8
 800919c:	eb63 0509 	sbc.w	r5, r3, r9
 80091a0:	f04f 0200 	mov.w	r2, #0
 80091a4:	f04f 0300 	mov.w	r3, #0
 80091a8:	00ab      	lsls	r3, r5, #2
 80091aa:	ea43 7394 	orr.w	r3, r3, r4, lsr #30
 80091ae:	00a2      	lsls	r2, r4, #2
 80091b0:	4614      	mov	r4, r2
 80091b2:	461d      	mov	r5, r3
 80091b4:	eb14 0308 	adds.w	r3, r4, r8
 80091b8:	603b      	str	r3, [r7, #0]
 80091ba:	eb45 0309 	adc.w	r3, r5, r9
 80091be:	607b      	str	r3, [r7, #4]
 80091c0:	f04f 0200 	mov.w	r2, #0
 80091c4:	f04f 0300 	mov.w	r3, #0
 80091c8:	e9d7 4500 	ldrd	r4, r5, [r7]
 80091cc:	4629      	mov	r1, r5
 80091ce:	00cb      	lsls	r3, r1, #3
 80091d0:	4620      	mov	r0, r4
 80091d2:	4629      	mov	r1, r5
 80091d4:	4604      	mov	r4, r0
 80091d6:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80091da:	4601      	mov	r1, r0
 80091dc:	00ca      	lsls	r2, r1, #3
 80091de:	4610      	mov	r0, r2
 80091e0:	4619      	mov	r1, r3
 80091e2:	4b0a      	ldr	r3, [pc, #40]	@ (800920c <get_delaytimer_timestamp_ms+0xe0>)
 80091e4:	681b      	ldr	r3, [r3, #0]
 80091e6:	2200      	movs	r2, #0
 80091e8:	60bb      	str	r3, [r7, #8]
 80091ea:	60fa      	str	r2, [r7, #12]
 80091ec:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80091f0:	f7f8 f804 	bl	80011fc <__aeabi_uldivmod>
 80091f4:	4602      	mov	r2, r0
 80091f6:	460b      	mov	r3, r1
 80091f8:	4613      	mov	r3, r2
}
 80091fa:	4618      	mov	r0, r3
 80091fc:	3720      	adds	r7, #32
 80091fe:	46bd      	mov	sp, r7
 8009200:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8009204:	40000c00 	.word	0x40000c00
 8009208:	20000c50 	.word	0x20000c50
 800920c:	20000c58 	.word	0x20000c58

08009210 <HAL_TIM_PeriodElapsedCallback>:
	}

}

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8009210:	b5b0      	push	{r4, r5, r7, lr}
 8009212:	b082      	sub	sp, #8
 8009214:	af00      	add	r7, sp, #0
 8009216:	6078      	str	r0, [r7, #4]
//

	if(htim->Instance==DELAY_TIMER){
 8009218:	687b      	ldr	r3, [r7, #4]
 800921a:	681b      	ldr	r3, [r3, #0]
 800921c:	4a09      	ldr	r2, [pc, #36]	@ (8009244 <HAL_TIM_PeriodElapsedCallback+0x34>)
 800921e:	4293      	cmp	r3, r2
 8009220:	d109      	bne.n	8009236 <HAL_TIM_PeriodElapsedCallback+0x26>
		delay_timer_elapsed_count++;
 8009222:	4b09      	ldr	r3, [pc, #36]	@ (8009248 <HAL_TIM_PeriodElapsedCallback+0x38>)
 8009224:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009228:	1c54      	adds	r4, r2, #1
 800922a:	f143 0500 	adc.w	r5, r3, #0
 800922e:	4b06      	ldr	r3, [pc, #24]	@ (8009248 <HAL_TIM_PeriodElapsedCallback+0x38>)
 8009230:	e9c3 4500 	strd	r4, r5, [r3]
	else{
		timer_base_user_handler(htim);
	}


}
 8009234:	e002      	b.n	800923c <HAL_TIM_PeriodElapsedCallback+0x2c>
		timer_base_user_handler(htim);
 8009236:	6878      	ldr	r0, [r7, #4]
 8009238:	f7fe fff8 	bl	800822c <timer_base_user_handler>
}
 800923c:	bf00      	nop
 800923e:	3708      	adds	r7, #8
 8009240:	46bd      	mov	sp, r7
 8009242:	bdb0      	pop	{r4, r5, r7, pc}
 8009244:	40000c00 	.word	0x40000c00
 8009248:	20000c50 	.word	0x20000c50

0800924c <timer_get_period>:
{
	timer_set_arr(htim, period - 1);
}

uint32_t timer_get_period(TIM_HandleTypeDef *htim)
{
 800924c:	b480      	push	{r7}
 800924e:	b083      	sub	sp, #12
 8009250:	af00      	add	r7, sp, #0
 8009252:	6078      	str	r0, [r7, #4]
	return htim->Init.Period + 1;
 8009254:	687b      	ldr	r3, [r7, #4]
 8009256:	68db      	ldr	r3, [r3, #12]
 8009258:	3301      	adds	r3, #1
}
 800925a:	4618      	mov	r0, r3
 800925c:	370c      	adds	r7, #12
 800925e:	46bd      	mov	sp, r7
 8009260:	bc80      	pop	{r7}
 8009262:	4770      	bx	lr

08009264 <timer_set_ccr>:


void timer_set_ccr(TIM_HandleTypeDef *htim, int channel, uint32_t cc)
{
 8009264:	b580      	push	{r7, lr}
 8009266:	b086      	sub	sp, #24
 8009268:	af00      	add	r7, sp, #0
 800926a:	60f8      	str	r0, [r7, #12]
 800926c:	60b9      	str	r1, [r7, #8]
 800926e:	607a      	str	r2, [r7, #4]
	TIM_TypeDef *timer_regs = htim->Instance;
 8009270:	68fb      	ldr	r3, [r7, #12]
 8009272:	681b      	ldr	r3, [r3, #0]
 8009274:	617b      	str	r3, [r7, #20]
	uint32_t period = timer_get_period(htim);
 8009276:	68f8      	ldr	r0, [r7, #12]
 8009278:	f7ff ffe8 	bl	800924c <timer_get_period>
 800927c:	6138      	str	r0, [r7, #16]
	__IO uint32_t *p_CCR;

	if(channel < 1 || channel > 4){
 800927e:	68bb      	ldr	r3, [r7, #8]
 8009280:	2b00      	cmp	r3, #0
 8009282:	dd27      	ble.n	80092d4 <timer_set_ccr+0x70>
 8009284:	68bb      	ldr	r3, [r7, #8]
 8009286:	2b04      	cmp	r3, #4
 8009288:	dc24      	bgt.n	80092d4 <timer_set_ccr+0x70>
		return;
	}

	if(cc > period){
 800928a:	687a      	ldr	r2, [r7, #4]
 800928c:	693b      	ldr	r3, [r7, #16]
 800928e:	429a      	cmp	r2, r3
 8009290:	d901      	bls.n	8009296 <timer_set_ccr+0x32>
		cc = period;
 8009292:	693b      	ldr	r3, [r7, #16]
 8009294:	607b      	str	r3, [r7, #4]
//	console_printx(fln, "set  timer %d channel pwm :  cc %d +++", channel, cc);
#if 0
	p_CCR = &timer_regs->CCR1;
	p_CCR[channel] = cc;
#else
	switch(channel){
 8009296:	68bb      	ldr	r3, [r7, #8]
 8009298:	3b01      	subs	r3, #1
 800929a:	2b03      	cmp	r3, #3
 800929c:	d81b      	bhi.n	80092d6 <timer_set_ccr+0x72>
 800929e:	a201      	add	r2, pc, #4	@ (adr r2, 80092a4 <timer_set_ccr+0x40>)
 80092a0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80092a4:	080092b5 	.word	0x080092b5
 80092a8:	080092bd 	.word	0x080092bd
 80092ac:	080092c5 	.word	0x080092c5
 80092b0:	080092cd 	.word	0x080092cd
		case 1:
			timer_regs->CCR1 = cc;
 80092b4:	697b      	ldr	r3, [r7, #20]
 80092b6:	687a      	ldr	r2, [r7, #4]
 80092b8:	635a      	str	r2, [r3, #52]	@ 0x34
			break;
 80092ba:	e00c      	b.n	80092d6 <timer_set_ccr+0x72>
		case 2:
			timer_regs->CCR2 = cc;
 80092bc:	697b      	ldr	r3, [r7, #20]
 80092be:	687a      	ldr	r2, [r7, #4]
 80092c0:	639a      	str	r2, [r3, #56]	@ 0x38
			break;
 80092c2:	e008      	b.n	80092d6 <timer_set_ccr+0x72>
		case 3:
			timer_regs->CCR3 = cc;
 80092c4:	697b      	ldr	r3, [r7, #20]
 80092c6:	687a      	ldr	r2, [r7, #4]
 80092c8:	63da      	str	r2, [r3, #60]	@ 0x3c
			break;
 80092ca:	e004      	b.n	80092d6 <timer_set_ccr+0x72>
		case 4:
			timer_regs->CCR4 = cc;
 80092cc:	697b      	ldr	r3, [r7, #20]
 80092ce:	687a      	ldr	r2, [r7, #4]
 80092d0:	641a      	str	r2, [r3, #64]	@ 0x40
			break;
 80092d2:	e000      	b.n	80092d6 <timer_set_ccr+0x72>
		return;
 80092d4:	bf00      	nop
	}
#endif
}
 80092d6:	3718      	adds	r7, #24
 80092d8:	46bd      	mov	sp, r7
 80092da:	bd80      	pop	{r7, pc}

080092dc <pwm_set_percent>:

	timer_set_ccr(pwm->htim, pwm->channel, cc);
}

void pwm_set_percent(pwm_st *pwm, uint32_t cent)
{
 80092dc:	b580      	push	{r7, lr}
 80092de:	b084      	sub	sp, #16
 80092e0:	af00      	add	r7, sp, #0
 80092e2:	6078      	str	r0, [r7, #4]
 80092e4:	6039      	str	r1, [r7, #0]
	uint32_t period = timer_get_period(pwm->htim);
 80092e6:	687b      	ldr	r3, [r7, #4]
 80092e8:	681b      	ldr	r3, [r3, #0]
 80092ea:	4618      	mov	r0, r3
 80092ec:	f7ff ffae 	bl	800924c <timer_get_period>
 80092f0:	60f8      	str	r0, [r7, #12]

	uint32_t cc = period * cent / 100;
 80092f2:	68fb      	ldr	r3, [r7, #12]
 80092f4:	683a      	ldr	r2, [r7, #0]
 80092f6:	fb02 f303 	mul.w	r3, r2, r3
 80092fa:	4a08      	ldr	r2, [pc, #32]	@ (800931c <pwm_set_percent+0x40>)
 80092fc:	fba2 2303 	umull	r2, r3, r2, r3
 8009300:	095b      	lsrs	r3, r3, #5
 8009302:	60bb      	str	r3, [r7, #8]

	timer_set_ccr(pwm->htim, pwm->channel, cc);
 8009304:	687b      	ldr	r3, [r7, #4]
 8009306:	6818      	ldr	r0, [r3, #0]
 8009308:	687b      	ldr	r3, [r7, #4]
 800930a:	791b      	ldrb	r3, [r3, #4]
 800930c:	68ba      	ldr	r2, [r7, #8]
 800930e:	4619      	mov	r1, r3
 8009310:	f7ff ffa8 	bl	8009264 <timer_set_ccr>
}
 8009314:	bf00      	nop
 8009316:	3710      	adds	r7, #16
 8009318:	46bd      	mov	sp, r7
 800931a:	bd80      	pop	{r7, pc}
 800931c:	51eb851f 	.word	0x51eb851f

08009320 <__NVIC_GetEnableIRQ>:
{
 8009320:	b480      	push	{r7}
 8009322:	b083      	sub	sp, #12
 8009324:	af00      	add	r7, sp, #0
 8009326:	4603      	mov	r3, r0
 8009328:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800932a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800932e:	2b00      	cmp	r3, #0
 8009330:	db0d      	blt.n	800934e <__NVIC_GetEnableIRQ+0x2e>
    return((uint32_t)(((NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));
 8009332:	4a0a      	ldr	r2, [pc, #40]	@ (800935c <__NVIC_GetEnableIRQ+0x3c>)
 8009334:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8009338:	095b      	lsrs	r3, r3, #5
 800933a:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800933e:	79fb      	ldrb	r3, [r7, #7]
 8009340:	f003 031f 	and.w	r3, r3, #31
 8009344:	fa22 f303 	lsr.w	r3, r2, r3
 8009348:	f003 0301 	and.w	r3, r3, #1
 800934c:	e000      	b.n	8009350 <__NVIC_GetEnableIRQ+0x30>
    return(0U);
 800934e:	2300      	movs	r3, #0
}
 8009350:	4618      	mov	r0, r3
 8009352:	370c      	adds	r7, #12
 8009354:	46bd      	mov	sp, r7
 8009356:	bc80      	pop	{r7}
 8009358:	4770      	bx	lr
 800935a:	bf00      	nop
 800935c:	e000e100 	.word	0xe000e100

08009360 <uart_write>:
	uint8_t data = ch;
	return uart_transmit((huart), &data, 1);
}

int uart_write(UART_HandleTypeDef *huart, uint8_t *data, int len)
{
 8009360:	b580      	push	{r7, lr}
 8009362:	b086      	sub	sp, #24
 8009364:	af00      	add	r7, sp, #0
 8009366:	60f8      	str	r0, [r7, #12]
 8009368:	60b9      	str	r1, [r7, #8]
 800936a:	607a      	str	r2, [r7, #4]
	int ret = 0;
 800936c:	2300      	movs	r3, #0
 800936e:	617b      	str	r3, [r7, #20]
	if(huart == NULL){
 8009370:	68fb      	ldr	r3, [r7, #12]
 8009372:	2b00      	cmp	r3, #0
 8009374:	d101      	bne.n	800937a <uart_write+0x1a>
		return 0;
 8009376:	2300      	movs	r3, #0
 8009378:	e021      	b.n	80093be <uart_write+0x5e>
	}
	ret = uart_transmit((huart), data, len);
 800937a:	687b      	ldr	r3, [r7, #4]
 800937c:	b29a      	uxth	r2, r3
 800937e:	230a      	movs	r3, #10
 8009380:	68b9      	ldr	r1, [r7, #8]
 8009382:	68f8      	ldr	r0, [r7, #12]
 8009384:	f7fd fc2f 	bl	8006be6 <HAL_UART_Transmit>
 8009388:	4603      	mov	r3, r0
 800938a:	617b      	str	r3, [r7, #20]
	if(((huart) == &console_huart) && ((len) >= sizeof(EndCharsOfLine))
 800938c:	68fb      	ldr	r3, [r7, #12]
 800938e:	4a0e      	ldr	r2, [pc, #56]	@ (80093c8 <uart_write+0x68>)
 8009390:	4293      	cmp	r3, r2
 8009392:	d113      	bne.n	80093bc <uart_write+0x5c>
 8009394:	687b      	ldr	r3, [r7, #4]
 8009396:	2b02      	cmp	r3, #2
 8009398:	d910      	bls.n	80093bc <uart_write+0x5c>
			&& (strcmp((data) + len - sizeof(EndCharsOfLine), EndCharsOfLine) == 0)){
 800939a:	687b      	ldr	r3, [r7, #4]
 800939c:	3b03      	subs	r3, #3
 800939e:	68ba      	ldr	r2, [r7, #8]
 80093a0:	4413      	add	r3, r2
 80093a2:	490a      	ldr	r1, [pc, #40]	@ (80093cc <uart_write+0x6c>)
 80093a4:	4618      	mov	r0, r3
 80093a6:	f7f6 ff3f 	bl	8000228 <strcmp>
 80093aa:	4603      	mov	r3, r0
 80093ac:	2b00      	cmp	r3, #0
 80093ae:	d105      	bne.n	80093bc <uart_write+0x5c>
		print_prompt(huart);
 80093b0:	230a      	movs	r3, #10
 80093b2:	220d      	movs	r2, #13
 80093b4:	4906      	ldr	r1, [pc, #24]	@ (80093d0 <uart_write+0x70>)
 80093b6:	68f8      	ldr	r0, [r7, #12]
 80093b8:	f7fd fc15 	bl	8006be6 <HAL_UART_Transmit>
	}
	return ret;
 80093bc:	697b      	ldr	r3, [r7, #20]
}
 80093be:	4618      	mov	r0, r3
 80093c0:	3718      	adds	r7, #24
 80093c2:	46bd      	mov	sp, r7
 80093c4:	bd80      	pop	{r7, pc}
 80093c6:	bf00      	nop
 80093c8:	20000a64 	.word	0x20000a64
 80093cc:	0800e1bc 	.word	0x0800e1bc
 80093d0:	0800e1c0 	.word	0x0800e1c0

080093d4 <__uart_printf>:

int __uart_printf(UART_HandleTypeDef *huart, char *fmt, ...)
{
 80093d4:	b40e      	push	{r1, r2, r3}
 80093d6:	b580      	push	{r7, lr}
 80093d8:	b0c5      	sub	sp, #276	@ 0x114
 80093da:	af00      	add	r7, sp, #0
 80093dc:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 80093e0:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 80093e4:	6018      	str	r0, [r3, #0]
	int len;
	va_list args;
	uint8_t strbuff[256];

	va_start(args, fmt);
 80093e6:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 80093ea:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
	len = vsprintf(strbuff, fmt, args);
 80093ee:	f107 0308 	add.w	r3, r7, #8
 80093f2:	f8d7 2108 	ldr.w	r2, [r7, #264]	@ 0x108
 80093f6:	f8d7 111c 	ldr.w	r1, [r7, #284]	@ 0x11c
 80093fa:	4618      	mov	r0, r3
 80093fc:	f002 fa00 	bl	800b800 <vsiprintf>
 8009400:	f8c7 010c 	str.w	r0, [r7, #268]	@ 0x10c
	va_end(args);

	return uart_write(huart, strbuff, len);
 8009404:	f107 0108 	add.w	r1, r7, #8
 8009408:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 800940c:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8009410:	f8d7 210c 	ldr.w	r2, [r7, #268]	@ 0x10c
 8009414:	6818      	ldr	r0, [r3, #0]
 8009416:	f7ff ffa3 	bl	8009360 <uart_write>
 800941a:	4603      	mov	r3, r0
}
 800941c:	4618      	mov	r0, r3
 800941e:	f507 778a 	add.w	r7, r7, #276	@ 0x114
 8009422:	46bd      	mov	sp, r7
 8009424:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8009428:	b003      	add	sp, #12
 800942a:	4770      	bx	lr

0800942c <Init_UART_Receive_IT>:

	return uart_write(huart, strbuff, pbuff - strbuff);
}

void Init_UART_Receive_IT(void)
{
 800942c:	b580      	push	{r7, lr}
 800942e:	af00      	add	r7, sp, #0

	if(NVIC_GetEnableIRQ(UART5_IRQn)){
 8009430:	2035      	movs	r0, #53	@ 0x35
 8009432:	f7ff ff75 	bl	8009320 <__NVIC_GetEnableIRQ>
 8009436:	4603      	mov	r3, r0
 8009438:	2b00      	cmp	r3, #0
 800943a:	d004      	beq.n	8009446 <Init_UART_Receive_IT+0x1a>
//		HAL_UARTEx_ReceiveToIdle_DMA(&huart5, uart5RxChars, UART5_RX_CHARS_SIZE);
		HAL_UARTEx_ReceiveToIdle_IT(&huart5, uart5RxChars, UART5_RX_CHARS_SIZE);
 800943c:	2220      	movs	r2, #32
 800943e:	4904      	ldr	r1, [pc, #16]	@ (8009450 <Init_UART_Receive_IT+0x24>)
 8009440:	4804      	ldr	r0, [pc, #16]	@ (8009454 <Init_UART_Receive_IT+0x28>)
 8009442:	f7fd fc5b 	bl	8006cfc <HAL_UARTEx_ReceiveToIdle_IT>
	}
	if(NVIC_GetEnableIRQ(UART4_IRQn)){
 8009446:	2034      	movs	r0, #52	@ 0x34
 8009448:	f7ff ff6a 	bl	8009320 <__NVIC_GetEnableIRQ>
	}
//	if(NVIC_GetEnableIRQ(DMA1_Stream2_IRQn)){
//	}
//	HAL_UART_Receive_IT(&huart3, uart5RxChars, UART3_RX_CHARS_SIZE);

}
 800944c:	bf00      	nop
 800944e:	bd80      	pop	{r7, pc}
 8009450:	20000c5c 	.word	0x20000c5c
 8009454:	20000a64 	.word	0x20000a64

08009458 <HAL_UARTEx_RxEventCallback>:
	UNUSED(rx_data);
	UNUSED(rx_len);
}

void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8009458:	b580      	push	{r7, lr}
 800945a:	b082      	sub	sp, #8
 800945c:	af00      	add	r7, sp, #0
 800945e:	6078      	str	r0, [r7, #4]
 8009460:	460b      	mov	r3, r1
 8009462:	807b      	strh	r3, [r7, #2]

	if(huart->Instance == UART5){
 8009464:	687b      	ldr	r3, [r7, #4]
 8009466:	681b      	ldr	r3, [r3, #0]
 8009468:	4a15      	ldr	r2, [pc, #84]	@ (80094c0 <HAL_UARTEx_RxEventCallback+0x68>)
 800946a:	4293      	cmp	r3, r2
 800946c:	d10f      	bne.n	800948e <HAL_UARTEx_RxEventCallback+0x36>
		uart5_user_RxCallback(huart, uart5RxChars, Size);
 800946e:	887b      	ldrh	r3, [r7, #2]
 8009470:	461a      	mov	r2, r3
 8009472:	4914      	ldr	r1, [pc, #80]	@ (80094c4 <HAL_UARTEx_RxEventCallback+0x6c>)
 8009474:	6878      	ldr	r0, [r7, #4]
 8009476:	f7ff fc75 	bl	8008d64 <uart5_user_RxCallback>
//		HAL_UARTEx_ReceiveToIdle_DMA(huart, uart5RxChars, UART5_RX_CHARS_SIZE);
		while(HAL_UARTEx_ReceiveToIdle_IT(huart, uart5RxChars, UART5_RX_CHARS_SIZE) != HAL_OK);
 800947a:	bf00      	nop
 800947c:	2220      	movs	r2, #32
 800947e:	4911      	ldr	r1, [pc, #68]	@ (80094c4 <HAL_UARTEx_RxEventCallback+0x6c>)
 8009480:	6878      	ldr	r0, [r7, #4]
 8009482:	f7fd fc3b 	bl	8006cfc <HAL_UARTEx_ReceiveToIdle_IT>
 8009486:	4603      	mov	r3, r0
 8009488:	2b00      	cmp	r3, #0
 800948a:	d1f7      	bne.n	800947c <HAL_UARTEx_RxEventCallback+0x24>
		while(HAL_UARTEx_ReceiveToIdle_DMA(huart, uart4RxChars, UART4_RX_CHARS_SIZE) != HAL_OK);
//		while(HAL_UARTEx_ReceiveToIdle_IT(huart, uart4RxChars, UART4_RX_CHARS_SIZE) != HAL_OK);
	}


}
 800948c:	e013      	b.n	80094b6 <HAL_UARTEx_RxEventCallback+0x5e>
	else if(huart->Instance == UART4){
 800948e:	687b      	ldr	r3, [r7, #4]
 8009490:	681b      	ldr	r3, [r3, #0]
 8009492:	4a0d      	ldr	r2, [pc, #52]	@ (80094c8 <HAL_UARTEx_RxEventCallback+0x70>)
 8009494:	4293      	cmp	r3, r2
 8009496:	d10e      	bne.n	80094b6 <HAL_UARTEx_RxEventCallback+0x5e>
		uart4_user_RxCallback(huart, uart4RxChars, Size);
 8009498:	887b      	ldrh	r3, [r7, #2]
 800949a:	461a      	mov	r2, r3
 800949c:	490b      	ldr	r1, [pc, #44]	@ (80094cc <HAL_UARTEx_RxEventCallback+0x74>)
 800949e:	6878      	ldr	r0, [r7, #4]
 80094a0:	f001 fa3a 	bl	800a918 <uart4_user_RxCallback>
		while(HAL_UARTEx_ReceiveToIdle_DMA(huart, uart4RxChars, UART4_RX_CHARS_SIZE) != HAL_OK);
 80094a4:	bf00      	nop
 80094a6:	2240      	movs	r2, #64	@ 0x40
 80094a8:	4908      	ldr	r1, [pc, #32]	@ (80094cc <HAL_UARTEx_RxEventCallback+0x74>)
 80094aa:	6878      	ldr	r0, [r7, #4]
 80094ac:	f7fd fc83 	bl	8006db6 <HAL_UARTEx_ReceiveToIdle_DMA>
 80094b0:	4603      	mov	r3, r0
 80094b2:	2b00      	cmp	r3, #0
 80094b4:	d1f7      	bne.n	80094a6 <HAL_UARTEx_RxEventCallback+0x4e>
}
 80094b6:	bf00      	nop
 80094b8:	3708      	adds	r7, #8
 80094ba:	46bd      	mov	sp, r7
 80094bc:	bd80      	pop	{r7, pc}
 80094be:	bf00      	nop
 80094c0:	40005000 	.word	0x40005000
 80094c4:	20000c5c 	.word	0x20000c5c
 80094c8:	40004c00 	.word	0x40004c00
 80094cc:	20000c7c 	.word	0x20000c7c

080094d0 <HAL_UART_ErrorCallback>:

void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80094d0:	b580      	push	{r7, lr}
 80094d2:	b084      	sub	sp, #16
 80094d4:	af00      	add	r7, sp, #0
 80094d6:	6078      	str	r0, [r7, #4]
	if(huart->ErrorCode & HAL_UART_ERROR_ORE){
 80094d8:	687b      	ldr	r3, [r7, #4]
 80094da:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80094dc:	f003 0308 	and.w	r3, r3, #8
 80094e0:	2b00      	cmp	r3, #0
 80094e2:	d00a      	beq.n	80094fa <HAL_UART_ErrorCallback+0x2a>
		__HAL_UART_CLEAR_OREFLAG(huart);
 80094e4:	2300      	movs	r3, #0
 80094e6:	60fb      	str	r3, [r7, #12]
 80094e8:	687b      	ldr	r3, [r7, #4]
 80094ea:	681b      	ldr	r3, [r3, #0]
 80094ec:	681b      	ldr	r3, [r3, #0]
 80094ee:	60fb      	str	r3, [r7, #12]
 80094f0:	687b      	ldr	r3, [r7, #4]
 80094f2:	681b      	ldr	r3, [r3, #0]
 80094f4:	685b      	ldr	r3, [r3, #4]
 80094f6:	60fb      	str	r3, [r7, #12]
 80094f8:	68fb      	ldr	r3, [r7, #12]
	}

	if(huart->Instance == UART5){
 80094fa:	687b      	ldr	r3, [r7, #4]
 80094fc:	681b      	ldr	r3, [r3, #0]
 80094fe:	4a0d      	ldr	r2, [pc, #52]	@ (8009534 <HAL_UART_ErrorCallback+0x64>)
 8009500:	4293      	cmp	r3, r2
 8009502:	d109      	bne.n	8009518 <HAL_UART_ErrorCallback+0x48>
//		HAL_UARTEx_ReceiveToIdle_DMA(huart, uart5RxChars, UART5_RX_CHARS_SIZE);
		while(HAL_UARTEx_ReceiveToIdle_IT(huart, uart5RxChars, UART5_RX_CHARS_SIZE) != HAL_OK);
 8009504:	bf00      	nop
 8009506:	2220      	movs	r2, #32
 8009508:	490b      	ldr	r1, [pc, #44]	@ (8009538 <HAL_UART_ErrorCallback+0x68>)
 800950a:	6878      	ldr	r0, [r7, #4]
 800950c:	f7fd fbf6 	bl	8006cfc <HAL_UARTEx_ReceiveToIdle_IT>
 8009510:	4603      	mov	r3, r0
 8009512:	2b00      	cmp	r3, #0
 8009514:	d1f7      	bne.n	8009506 <HAL_UART_ErrorCallback+0x36>
	}
	else if(huart->Instance == UART4){
		HAL_UARTEx_ReceiveToIdle_DMA(huart, uart4RxChars, UART4_RX_CHARS_SIZE);
//		while(HAL_UARTEx_ReceiveToIdle_IT(huart, uart4RxChars, UART4_RX_CHARS_SIZE) != HAL_OK);
	}
}
 8009516:	e009      	b.n	800952c <HAL_UART_ErrorCallback+0x5c>
	else if(huart->Instance == UART4){
 8009518:	687b      	ldr	r3, [r7, #4]
 800951a:	681b      	ldr	r3, [r3, #0]
 800951c:	4a07      	ldr	r2, [pc, #28]	@ (800953c <HAL_UART_ErrorCallback+0x6c>)
 800951e:	4293      	cmp	r3, r2
 8009520:	d104      	bne.n	800952c <HAL_UART_ErrorCallback+0x5c>
		HAL_UARTEx_ReceiveToIdle_DMA(huart, uart4RxChars, UART4_RX_CHARS_SIZE);
 8009522:	2240      	movs	r2, #64	@ 0x40
 8009524:	4906      	ldr	r1, [pc, #24]	@ (8009540 <HAL_UART_ErrorCallback+0x70>)
 8009526:	6878      	ldr	r0, [r7, #4]
 8009528:	f7fd fc45 	bl	8006db6 <HAL_UARTEx_ReceiveToIdle_DMA>
}
 800952c:	bf00      	nop
 800952e:	3710      	adds	r7, #16
 8009530:	46bd      	mov	sp, r7
 8009532:	bd80      	pop	{r7, pc}
 8009534:	40005000 	.word	0x40005000
 8009538:	20000c5c 	.word	0x20000c5c
 800953c:	40004c00 	.word	0x40004c00
 8009540:	20000c7c 	.word	0x20000c7c

08009544 <can_sendmsg>:

#include "com.h"
#include "iamp_msg.h"

static inline int can_sendmsg(uint16_t canId, uint8_t *txbuff, uint8_t dsize)
{
 8009544:	b580      	push	{r7, lr}
 8009546:	b082      	sub	sp, #8
 8009548:	af00      	add	r7, sp, #0
 800954a:	4603      	mov	r3, r0
 800954c:	6039      	str	r1, [r7, #0]
 800954e:	80fb      	strh	r3, [r7, #6]
 8009550:	4613      	mov	r3, r2
 8009552:	717b      	strb	r3, [r7, #5]

	printf("can_sendmsg : id %#x, %d bytes\r\n", canId, dsize);
 8009554:	88fb      	ldrh	r3, [r7, #6]
 8009556:	797a      	ldrb	r2, [r7, #5]
 8009558:	4619      	mov	r1, r3
 800955a:	480b      	ldr	r0, [pc, #44]	@ (8009588 <can_sendmsg+0x44>)
 800955c:	f002 f8e4 	bl	800b728 <iprintf>
	return can_sendStdMessage(&hcan, canId | (com_id << 8), txbuff, dsize);
 8009560:	4b0a      	ldr	r3, [pc, #40]	@ (800958c <can_sendmsg+0x48>)
 8009562:	781b      	ldrb	r3, [r3, #0]
 8009564:	b21b      	sxth	r3, r3
 8009566:	021b      	lsls	r3, r3, #8
 8009568:	b21a      	sxth	r2, r3
 800956a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800956e:	4313      	orrs	r3, r2
 8009570:	b21b      	sxth	r3, r3
 8009572:	b299      	uxth	r1, r3
 8009574:	797b      	ldrb	r3, [r7, #5]
 8009576:	683a      	ldr	r2, [r7, #0]
 8009578:	4805      	ldr	r0, [pc, #20]	@ (8009590 <can_sendmsg+0x4c>)
 800957a:	f7fe fee9 	bl	8008350 <can_sendStdMessage>
 800957e:	4603      	mov	r3, r0
}
 8009580:	4618      	mov	r0, r3
 8009582:	3708      	adds	r7, #8
 8009584:	46bd      	mov	sp, r7
 8009586:	bd80      	pop	{r7, pc}
 8009588:	0800e1e0 	.word	0x0800e1e0
 800958c:	20000cbc 	.word	0x20000cbc
 8009590:	200008d0 	.word	0x200008d0

08009594 <can_replymsg>:

static inline int can_replymsg(uint16_t canId, uint8_t *txbuff, uint8_t dsize)
{
 8009594:	b580      	push	{r7, lr}
 8009596:	b082      	sub	sp, #8
 8009598:	af00      	add	r7, sp, #0
 800959a:	4603      	mov	r3, r0
 800959c:	6039      	str	r1, [r7, #0]
 800959e:	80fb      	strh	r3, [r7, #6]
 80095a0:	4613      	mov	r3, r2
 80095a2:	717b      	strb	r3, [r7, #5]
	return can_sendmsg(canId | 0x80, txbuff, dsize);
 80095a4:	88fb      	ldrh	r3, [r7, #6]
 80095a6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80095aa:	b29b      	uxth	r3, r3
 80095ac:	797a      	ldrb	r2, [r7, #5]
 80095ae:	6839      	ldr	r1, [r7, #0]
 80095b0:	4618      	mov	r0, r3
 80095b2:	f7ff ffc7 	bl	8009544 <can_sendmsg>
 80095b6:	4603      	mov	r3, r0
}
 80095b8:	4618      	mov	r0, r3
 80095ba:	3708      	adds	r7, #8
 80095bc:	46bd      	mov	sp, r7
 80095be:	bd80      	pop	{r7, pc}

080095c0 <pcr_startheat>:
#include "lib/l_uart.h"



static int pcr_startheat(uint32_t canid, uint8_t *rxdata, uint8_t rxlen)
{
 80095c0:	b580      	push	{r7, lr}
 80095c2:	b08a      	sub	sp, #40	@ 0x28
 80095c4:	af00      	add	r7, sp, #0
 80095c6:	60f8      	str	r0, [r7, #12]
 80095c8:	60b9      	str	r1, [r7, #8]
 80095ca:	4613      	mov	r3, r2
 80095cc:	71fb      	strb	r3, [r7, #7]
	int i;
	int dock_id;
	uint8_t txbuff[8];
	uint8_t txlen = 0;
 80095ce:	2300      	movs	r3, #0
 80095d0:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
	uint8_t status = 0;
 80095d4:	2300      	movs	r3, #0
 80095d6:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22

	for(i = 0; i < rxlen; i++){
 80095da:	2300      	movs	r3, #0
 80095dc:	627b      	str	r3, [r7, #36]	@ 0x24
 80095de:	e026      	b.n	800962e <pcr_startheat+0x6e>
		dock_id= rxdata[i];
 80095e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80095e2:	68ba      	ldr	r2, [r7, #8]
 80095e4:	4413      	add	r3, r2
 80095e6:	781b      	ldrb	r3, [r3, #0]
 80095e8:	61fb      	str	r3, [r7, #28]
		 if(dock_id < NUM_DOCKS){
 80095ea:	69fb      	ldr	r3, [r7, #28]
 80095ec:	2b05      	cmp	r3, #5
 80095ee:	dc06      	bgt.n	80095fe <pcr_startheat+0x3e>
			 start_heat_dock(dock_id);
 80095f0:	69f8      	ldr	r0, [r7, #28]
 80095f2:	f000 fe1f 	bl	800a234 <start_heat_dock>
			status = 0x00;
 80095f6:	2300      	movs	r3, #0
 80095f8:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 80095fc:	e002      	b.n	8009604 <pcr_startheat+0x44>
		}else{
			status = 0x01;
 80095fe:	2301      	movs	r3, #1
 8009600:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
		}
		txbuff[txlen++] = status | (dock_id << 1);
 8009604:	69fb      	ldr	r3, [r7, #28]
 8009606:	b25b      	sxtb	r3, r3
 8009608:	005b      	lsls	r3, r3, #1
 800960a:	b25a      	sxtb	r2, r3
 800960c:	f997 3022 	ldrsb.w	r3, [r7, #34]	@ 0x22
 8009610:	4313      	orrs	r3, r2
 8009612:	b25a      	sxtb	r2, r3
 8009614:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8009618:	1c59      	adds	r1, r3, #1
 800961a:	f887 1023 	strb.w	r1, [r7, #35]	@ 0x23
 800961e:	b2d2      	uxtb	r2, r2
 8009620:	3328      	adds	r3, #40	@ 0x28
 8009622:	443b      	add	r3, r7
 8009624:	f803 2c14 	strb.w	r2, [r3, #-20]
	for(i = 0; i < rxlen; i++){
 8009628:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800962a:	3301      	adds	r3, #1
 800962c:	627b      	str	r3, [r7, #36]	@ 0x24
 800962e:	79fb      	ldrb	r3, [r7, #7]
 8009630:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009632:	429a      	cmp	r2, r3
 8009634:	dbd4      	blt.n	80095e0 <pcr_startheat+0x20>
	}

	can_replymsg(canid, txbuff, txlen);
 8009636:	68fb      	ldr	r3, [r7, #12]
 8009638:	b29b      	uxth	r3, r3
 800963a:	f897 2023 	ldrb.w	r2, [r7, #35]	@ 0x23
 800963e:	f107 0114 	add.w	r1, r7, #20
 8009642:	4618      	mov	r0, r3
 8009644:	f7ff ffa6 	bl	8009594 <can_replymsg>

	return 0;
 8009648:	2300      	movs	r3, #0
}
 800964a:	4618      	mov	r0, r3
 800964c:	3728      	adds	r7, #40	@ 0x28
 800964e:	46bd      	mov	sp, r7
 8009650:	bd80      	pop	{r7, pc}

08009652 <pcr_stopheat>:

static int pcr_stopheat(uint32_t canid, uint8_t *rxdata, uint8_t rxlen)
{
 8009652:	b580      	push	{r7, lr}
 8009654:	b08a      	sub	sp, #40	@ 0x28
 8009656:	af00      	add	r7, sp, #0
 8009658:	60f8      	str	r0, [r7, #12]
 800965a:	60b9      	str	r1, [r7, #8]
 800965c:	4613      	mov	r3, r2
 800965e:	71fb      	strb	r3, [r7, #7]
	int i;
	int dock_id;
	uint8_t txbuff[8];
	uint8_t txlen = 0;
 8009660:	2300      	movs	r3, #0
 8009662:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
	uint8_t status = 0;
 8009666:	2300      	movs	r3, #0
 8009668:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22

	for(i = 0; i < rxlen; i++){
 800966c:	2300      	movs	r3, #0
 800966e:	627b      	str	r3, [r7, #36]	@ 0x24
 8009670:	e026      	b.n	80096c0 <pcr_stopheat+0x6e>
		dock_id= rxdata[i];
 8009672:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009674:	68ba      	ldr	r2, [r7, #8]
 8009676:	4413      	add	r3, r2
 8009678:	781b      	ldrb	r3, [r3, #0]
 800967a:	61fb      	str	r3, [r7, #28]
		 if(dock_id < NUM_DOCKS){
 800967c:	69fb      	ldr	r3, [r7, #28]
 800967e:	2b05      	cmp	r3, #5
 8009680:	dc06      	bgt.n	8009690 <pcr_stopheat+0x3e>
			stop_heat_dock(dock_id);
 8009682:	69f8      	ldr	r0, [r7, #28]
 8009684:	f000 fd82 	bl	800a18c <stop_heat_dock>
			status = 0x00;
 8009688:	2300      	movs	r3, #0
 800968a:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 800968e:	e002      	b.n	8009696 <pcr_stopheat+0x44>
		}else{
			status = 0x01;
 8009690:	2301      	movs	r3, #1
 8009692:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
		}
		txbuff[txlen++] = status | (dock_id << 1);
 8009696:	69fb      	ldr	r3, [r7, #28]
 8009698:	b25b      	sxtb	r3, r3
 800969a:	005b      	lsls	r3, r3, #1
 800969c:	b25a      	sxtb	r2, r3
 800969e:	f997 3022 	ldrsb.w	r3, [r7, #34]	@ 0x22
 80096a2:	4313      	orrs	r3, r2
 80096a4:	b25a      	sxtb	r2, r3
 80096a6:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80096aa:	1c59      	adds	r1, r3, #1
 80096ac:	f887 1023 	strb.w	r1, [r7, #35]	@ 0x23
 80096b0:	b2d2      	uxtb	r2, r2
 80096b2:	3328      	adds	r3, #40	@ 0x28
 80096b4:	443b      	add	r3, r7
 80096b6:	f803 2c14 	strb.w	r2, [r3, #-20]
	for(i = 0; i < rxlen; i++){
 80096ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80096bc:	3301      	adds	r3, #1
 80096be:	627b      	str	r3, [r7, #36]	@ 0x24
 80096c0:	79fb      	ldrb	r3, [r7, #7]
 80096c2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80096c4:	429a      	cmp	r2, r3
 80096c6:	dbd4      	blt.n	8009672 <pcr_stopheat+0x20>
	}

	can_replymsg(canid, txbuff, txlen);
 80096c8:	68fb      	ldr	r3, [r7, #12]
 80096ca:	b29b      	uxth	r3, r3
 80096cc:	f897 2023 	ldrb.w	r2, [r7, #35]	@ 0x23
 80096d0:	f107 0114 	add.w	r1, r7, #20
 80096d4:	4618      	mov	r0, r3
 80096d6:	f7ff ff5d 	bl	8009594 <can_replymsg>

	return 0;
 80096da:	2300      	movs	r3, #0
}
 80096dc:	4618      	mov	r0, r3
 80096de:	3728      	adds	r7, #40	@ 0x28
 80096e0:	46bd      	mov	sp, r7
 80096e2:	bd80      	pop	{r7, pc}

080096e4 <pcr_curtemp>:

static int pcr_curtemp(uint32_t canid, uint8_t *rxdata, uint8_t rxlen)
{
 80096e4:	b580      	push	{r7, lr}
 80096e6:	b08c      	sub	sp, #48	@ 0x30
 80096e8:	af00      	add	r7, sp, #0
 80096ea:	60f8      	str	r0, [r7, #12]
 80096ec:	60b9      	str	r1, [r7, #8]
 80096ee:	4613      	mov	r3, r2
 80096f0:	71fb      	strb	r3, [r7, #7]
	int i, j;
	int dock_id;
	uint8_t txbuff[8];
	uint8_t txlen = 0;
 80096f2:	2300      	movs	r3, #0
 80096f4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

	heat_dock_st *p_dock;
	uint16_t v_u16;
	uint8_t status = 0;
 80096f8:	2300      	movs	r3, #0
 80096fa:	777b      	strb	r3, [r7, #29]

	for(i = 0; i < rxlen; i++){
 80096fc:	2300      	movs	r3, #0
 80096fe:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8009700:	e06b      	b.n	80097da <pcr_curtemp+0xf6>
		dock_id= rxdata[i];
 8009702:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009704:	68ba      	ldr	r2, [r7, #8]
 8009706:	4413      	add	r3, r2
 8009708:	781b      	ldrb	r3, [r3, #0]
 800970a:	61bb      	str	r3, [r7, #24]
		 if(dock_id < NUM_DOCKS){
 800970c:	69bb      	ldr	r3, [r7, #24]
 800970e:	2b05      	cmp	r3, #5
 8009710:	dc05      	bgt.n	800971e <pcr_curtemp+0x3a>
			p_dock = &heat_docks[dock_id];
 8009712:	69bb      	ldr	r3, [r7, #24]
 8009714:	015b      	lsls	r3, r3, #5
 8009716:	4a35      	ldr	r2, [pc, #212]	@ (80097ec <pcr_curtemp+0x108>)
 8009718:	4413      	add	r3, r2
 800971a:	623b      	str	r3, [r7, #32]
 800971c:	e005      	b.n	800972a <pcr_curtemp+0x46>
		}else{
			p_dock = NULL;
 800971e:	2300      	movs	r3, #0
 8009720:	623b      	str	r3, [r7, #32]
			status = 0x01;
 8009722:	2301      	movs	r3, #1
 8009724:	777b      	strb	r3, [r7, #29]
			v_u16 = 0x00;
 8009726:	2300      	movs	r3, #0
 8009728:	83fb      	strh	r3, [r7, #30]
		}

		txlen = 0;
 800972a:	2300      	movs	r3, #0
 800972c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
		txbuff[txlen++] = dock_id;
 8009730:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8009734:	1c5a      	adds	r2, r3, #1
 8009736:	f887 2027 	strb.w	r2, [r7, #39]	@ 0x27
 800973a:	69ba      	ldr	r2, [r7, #24]
 800973c:	b2d2      	uxtb	r2, r2
 800973e:	3330      	adds	r3, #48	@ 0x30
 8009740:	443b      	add	r3, r7
 8009742:	f803 2c20 	strb.w	r2, [r3, #-32]
		for(j=0; j<NUM_HEAT_TC; j++){
 8009746:	2300      	movs	r3, #0
 8009748:	62bb      	str	r3, [r7, #40]	@ 0x28
 800974a:	e02d      	b.n	80097a8 <pcr_curtemp+0xc4>
			if(p_dock){
 800974c:	6a3b      	ldr	r3, [r7, #32]
 800974e:	2b00      	cmp	r3, #0
 8009750:	d00f      	beq.n	8009772 <pcr_curtemp+0x8e>
				v_u16 = p_dock->tcs[j]->current_temperature * 10;
 8009752:	6a3b      	ldr	r3, [r7, #32]
 8009754:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8009756:	3202      	adds	r2, #2
 8009758:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800975c:	699b      	ldr	r3, [r3, #24]
 800975e:	4924      	ldr	r1, [pc, #144]	@ (80097f0 <pcr_curtemp+0x10c>)
 8009760:	4618      	mov	r0, r3
 8009762:	f7f7 fb65 	bl	8000e30 <__aeabi_fmul>
 8009766:	4603      	mov	r3, r0
 8009768:	4618      	mov	r0, r3
 800976a:	f7f7 fd27 	bl	80011bc <__aeabi_f2uiz>
 800976e:	4603      	mov	r3, r0
 8009770:	83fb      	strh	r3, [r7, #30]
			}
			txbuff[txlen++] = (v_u16 >> 8) & 0xff;
 8009772:	8bfb      	ldrh	r3, [r7, #30]
 8009774:	0a1b      	lsrs	r3, r3, #8
 8009776:	b29a      	uxth	r2, r3
 8009778:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800977c:	1c59      	adds	r1, r3, #1
 800977e:	f887 1027 	strb.w	r1, [r7, #39]	@ 0x27
 8009782:	b2d2      	uxtb	r2, r2
 8009784:	3330      	adds	r3, #48	@ 0x30
 8009786:	443b      	add	r3, r7
 8009788:	f803 2c20 	strb.w	r2, [r3, #-32]
			txbuff[txlen++] = (v_u16 >> 0) & 0xff;
 800978c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8009790:	1c5a      	adds	r2, r3, #1
 8009792:	f887 2027 	strb.w	r2, [r7, #39]	@ 0x27
 8009796:	8bfa      	ldrh	r2, [r7, #30]
 8009798:	b2d2      	uxtb	r2, r2
 800979a:	3330      	adds	r3, #48	@ 0x30
 800979c:	443b      	add	r3, r7
 800979e:	f803 2c20 	strb.w	r2, [r3, #-32]
		for(j=0; j<NUM_HEAT_TC; j++){
 80097a2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80097a4:	3301      	adds	r3, #1
 80097a6:	62bb      	str	r3, [r7, #40]	@ 0x28
 80097a8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80097aa:	2b01      	cmp	r3, #1
 80097ac:	ddce      	ble.n	800974c <pcr_curtemp+0x68>
		}
		txbuff[txlen++] = status;
 80097ae:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80097b2:	1c5a      	adds	r2, r3, #1
 80097b4:	f887 2027 	strb.w	r2, [r7, #39]	@ 0x27
 80097b8:	3330      	adds	r3, #48	@ 0x30
 80097ba:	443b      	add	r3, r7
 80097bc:	7f7a      	ldrb	r2, [r7, #29]
 80097be:	f803 2c20 	strb.w	r2, [r3, #-32]

		can_replymsg(canid, txbuff, txlen);
 80097c2:	68fb      	ldr	r3, [r7, #12]
 80097c4:	b29b      	uxth	r3, r3
 80097c6:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 80097ca:	f107 0110 	add.w	r1, r7, #16
 80097ce:	4618      	mov	r0, r3
 80097d0:	f7ff fee0 	bl	8009594 <can_replymsg>
	for(i = 0; i < rxlen; i++){
 80097d4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80097d6:	3301      	adds	r3, #1
 80097d8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80097da:	79fb      	ldrb	r3, [r7, #7]
 80097dc:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80097de:	429a      	cmp	r2, r3
 80097e0:	db8f      	blt.n	8009702 <pcr_curtemp+0x1e>
	}

	return 0;
 80097e2:	2300      	movs	r3, #0
}
 80097e4:	4618      	mov	r0, r3
 80097e6:	3730      	adds	r7, #48	@ 0x30
 80097e8:	46bd      	mov	sp, r7
 80097ea:	bd80      	pop	{r7, pc}
 80097ec:	20000568 	.word	0x20000568
 80097f0:	41200000 	.word	0x41200000

080097f4 <pcr_gettemp>:

static int pcr_gettemp(uint32_t canid, uint8_t *rxdata, uint8_t rxlen)
{
 80097f4:	b580      	push	{r7, lr}
 80097f6:	b08c      	sub	sp, #48	@ 0x30
 80097f8:	af00      	add	r7, sp, #0
 80097fa:	60f8      	str	r0, [r7, #12]
 80097fc:	60b9      	str	r1, [r7, #8]
 80097fe:	4613      	mov	r3, r2
 8009800:	71fb      	strb	r3, [r7, #7]
	int i, j;
	int dock_id;
	uint8_t txbuff[8];
	uint8_t txlen = 0;
 8009802:	2300      	movs	r3, #0
 8009804:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

	heat_dock_st *p_dock;
	uint16_t v_u16;
	uint8_t status = 0;
 8009808:	2300      	movs	r3, #0
 800980a:	777b      	strb	r3, [r7, #29]

	for(i = 0; i < rxlen; i++){
 800980c:	2300      	movs	r3, #0
 800980e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8009810:	e066      	b.n	80098e0 <pcr_gettemp+0xec>
		dock_id= rxdata[i];
 8009812:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009814:	68ba      	ldr	r2, [r7, #8]
 8009816:	4413      	add	r3, r2
 8009818:	781b      	ldrb	r3, [r3, #0]
 800981a:	61bb      	str	r3, [r7, #24]
		 if(dock_id < NUM_DOCKS){
 800981c:	69bb      	ldr	r3, [r7, #24]
 800981e:	2b05      	cmp	r3, #5
 8009820:	dc05      	bgt.n	800982e <pcr_gettemp+0x3a>
			p_dock = &heat_docks[dock_id];
 8009822:	69bb      	ldr	r3, [r7, #24]
 8009824:	015b      	lsls	r3, r3, #5
 8009826:	4a33      	ldr	r2, [pc, #204]	@ (80098f4 <pcr_gettemp+0x100>)
 8009828:	4413      	add	r3, r2
 800982a:	623b      	str	r3, [r7, #32]
 800982c:	e005      	b.n	800983a <pcr_gettemp+0x46>
		}else{
			p_dock = NULL;
 800982e:	2300      	movs	r3, #0
 8009830:	623b      	str	r3, [r7, #32]
			status = 0x01;
 8009832:	2301      	movs	r3, #1
 8009834:	777b      	strb	r3, [r7, #29]
			v_u16 = 0x00;
 8009836:	2300      	movs	r3, #0
 8009838:	83fb      	strh	r3, [r7, #30]
		}

		txlen = 0;
 800983a:	2300      	movs	r3, #0
 800983c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
		txbuff[txlen++] = dock_id;
 8009840:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8009844:	1c5a      	adds	r2, r3, #1
 8009846:	f887 2027 	strb.w	r2, [r7, #39]	@ 0x27
 800984a:	69ba      	ldr	r2, [r7, #24]
 800984c:	b2d2      	uxtb	r2, r2
 800984e:	3330      	adds	r3, #48	@ 0x30
 8009850:	443b      	add	r3, r7
 8009852:	f803 2c20 	strb.w	r2, [r3, #-32]
		for(j=0; j<NUM_HEAT_TC; j++){
 8009856:	2300      	movs	r3, #0
 8009858:	62bb      	str	r3, [r7, #40]	@ 0x28
 800985a:	e028      	b.n	80098ae <pcr_gettemp+0xba>
			if(p_dock){
 800985c:	6a3b      	ldr	r3, [r7, #32]
 800985e:	2b00      	cmp	r3, #0
 8009860:	d00a      	beq.n	8009878 <pcr_gettemp+0x84>
				v_u16 = p_dock->tcs[j]->target_temperature;
 8009862:	6a3b      	ldr	r3, [r7, #32]
 8009864:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8009866:	3202      	adds	r2, #2
 8009868:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800986c:	69db      	ldr	r3, [r3, #28]
 800986e:	4618      	mov	r0, r3
 8009870:	f7f7 fca4 	bl	80011bc <__aeabi_f2uiz>
 8009874:	4603      	mov	r3, r0
 8009876:	83fb      	strh	r3, [r7, #30]
			}
			txbuff[txlen++] = (v_u16 >> 8) & 0xff;
 8009878:	8bfb      	ldrh	r3, [r7, #30]
 800987a:	0a1b      	lsrs	r3, r3, #8
 800987c:	b29a      	uxth	r2, r3
 800987e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8009882:	1c59      	adds	r1, r3, #1
 8009884:	f887 1027 	strb.w	r1, [r7, #39]	@ 0x27
 8009888:	b2d2      	uxtb	r2, r2
 800988a:	3330      	adds	r3, #48	@ 0x30
 800988c:	443b      	add	r3, r7
 800988e:	f803 2c20 	strb.w	r2, [r3, #-32]
			txbuff[txlen++] = (v_u16 >> 0) & 0xff;
 8009892:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8009896:	1c5a      	adds	r2, r3, #1
 8009898:	f887 2027 	strb.w	r2, [r7, #39]	@ 0x27
 800989c:	8bfa      	ldrh	r2, [r7, #30]
 800989e:	b2d2      	uxtb	r2, r2
 80098a0:	3330      	adds	r3, #48	@ 0x30
 80098a2:	443b      	add	r3, r7
 80098a4:	f803 2c20 	strb.w	r2, [r3, #-32]
		for(j=0; j<NUM_HEAT_TC; j++){
 80098a8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80098aa:	3301      	adds	r3, #1
 80098ac:	62bb      	str	r3, [r7, #40]	@ 0x28
 80098ae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80098b0:	2b01      	cmp	r3, #1
 80098b2:	ddd3      	ble.n	800985c <pcr_gettemp+0x68>
		}
		txbuff[txlen++] = status;
 80098b4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80098b8:	1c5a      	adds	r2, r3, #1
 80098ba:	f887 2027 	strb.w	r2, [r7, #39]	@ 0x27
 80098be:	3330      	adds	r3, #48	@ 0x30
 80098c0:	443b      	add	r3, r7
 80098c2:	7f7a      	ldrb	r2, [r7, #29]
 80098c4:	f803 2c20 	strb.w	r2, [r3, #-32]

		can_replymsg(canid, txbuff, txlen);
 80098c8:	68fb      	ldr	r3, [r7, #12]
 80098ca:	b29b      	uxth	r3, r3
 80098cc:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 80098d0:	f107 0110 	add.w	r1, r7, #16
 80098d4:	4618      	mov	r0, r3
 80098d6:	f7ff fe5d 	bl	8009594 <can_replymsg>
	for(i = 0; i < rxlen; i++){
 80098da:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80098dc:	3301      	adds	r3, #1
 80098de:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80098e0:	79fb      	ldrb	r3, [r7, #7]
 80098e2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80098e4:	429a      	cmp	r2, r3
 80098e6:	db94      	blt.n	8009812 <pcr_gettemp+0x1e>
	}

	return 0;
 80098e8:	2300      	movs	r3, #0
}
 80098ea:	4618      	mov	r0, r3
 80098ec:	3730      	adds	r7, #48	@ 0x30
 80098ee:	46bd      	mov	sp, r7
 80098f0:	bd80      	pop	{r7, pc}
 80098f2:	bf00      	nop
 80098f4:	20000568 	.word	0x20000568

080098f8 <pcr_gettime>:

static int pcr_gettime(uint32_t canid, uint8_t *rxdata, uint8_t rxlen)
{
 80098f8:	b580      	push	{r7, lr}
 80098fa:	b08c      	sub	sp, #48	@ 0x30
 80098fc:	af00      	add	r7, sp, #0
 80098fe:	60f8      	str	r0, [r7, #12]
 8009900:	60b9      	str	r1, [r7, #8]
 8009902:	4613      	mov	r3, r2
 8009904:	71fb      	strb	r3, [r7, #7]
	int i, j;
	int dock_id;
	uint8_t txbuff[8];
	uint8_t txlen = 0;
 8009906:	2300      	movs	r3, #0
 8009908:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

	heat_dock_st *p_dock;
	uint16_t v_u16;
	uint8_t status = 0;
 800990c:	2300      	movs	r3, #0
 800990e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

	for(i = 0; i < rxlen; i++){
 8009912:	2300      	movs	r3, #0
 8009914:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8009916:	e062      	b.n	80099de <pcr_gettime+0xe6>
		dock_id= rxdata[i];
 8009918:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800991a:	68ba      	ldr	r2, [r7, #8]
 800991c:	4413      	add	r3, r2
 800991e:	781b      	ldrb	r3, [r3, #0]
 8009920:	61fb      	str	r3, [r7, #28]
		 if(dock_id < NUM_DOCKS){
 8009922:	69fb      	ldr	r3, [r7, #28]
 8009924:	2b05      	cmp	r3, #5
 8009926:	dc56      	bgt.n	80099d6 <pcr_gettime+0xde>
			p_dock = &heat_docks[dock_id];
 8009928:	69fb      	ldr	r3, [r7, #28]
 800992a:	015b      	lsls	r3, r3, #5
 800992c:	4a30      	ldr	r2, [pc, #192]	@ (80099f0 <pcr_gettime+0xf8>)
 800992e:	4413      	add	r3, r2
 8009930:	61bb      	str	r3, [r7, #24]
			p_dock = NULL;
			status = 0x01;
			v_u16 = 0x00;
		}

		txlen = 0;
 8009932:	2300      	movs	r3, #0
 8009934:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
		txbuff[txlen++] = dock_id;
 8009938:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800993c:	1c5a      	adds	r2, r3, #1
 800993e:	f887 2027 	strb.w	r2, [r7, #39]	@ 0x27
 8009942:	69fa      	ldr	r2, [r7, #28]
 8009944:	b2d2      	uxtb	r2, r2
 8009946:	3330      	adds	r3, #48	@ 0x30
 8009948:	443b      	add	r3, r7
 800994a:	f803 2c20 	strb.w	r2, [r3, #-32]
		for(j=0; j<NUM_HEAT_TC; j++){
 800994e:	2300      	movs	r3, #0
 8009950:	62bb      	str	r3, [r7, #40]	@ 0x28
 8009952:	e028      	b.n	80099a6 <pcr_gettime+0xae>
			if(p_dock){
 8009954:	69bb      	ldr	r3, [r7, #24]
 8009956:	2b00      	cmp	r3, #0
 8009958:	d00a      	beq.n	8009970 <pcr_gettime+0x78>
				v_u16 = p_dock->tcs[j]->duration / 1000;;
 800995a:	69bb      	ldr	r3, [r7, #24]
 800995c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800995e:	3202      	adds	r2, #2
 8009960:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009964:	691b      	ldr	r3, [r3, #16]
 8009966:	4a23      	ldr	r2, [pc, #140]	@ (80099f4 <pcr_gettime+0xfc>)
 8009968:	fba2 2303 	umull	r2, r3, r2, r3
 800996c:	099b      	lsrs	r3, r3, #6
 800996e:	84bb      	strh	r3, [r7, #36]	@ 0x24
			}
			txbuff[txlen++] = (v_u16 >> 8) & 0xff;
 8009970:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8009972:	0a1b      	lsrs	r3, r3, #8
 8009974:	b29a      	uxth	r2, r3
 8009976:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800997a:	1c59      	adds	r1, r3, #1
 800997c:	f887 1027 	strb.w	r1, [r7, #39]	@ 0x27
 8009980:	b2d2      	uxtb	r2, r2
 8009982:	3330      	adds	r3, #48	@ 0x30
 8009984:	443b      	add	r3, r7
 8009986:	f803 2c20 	strb.w	r2, [r3, #-32]
			txbuff[txlen++] = (v_u16 >> 0) & 0xff;
 800998a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800998e:	1c5a      	adds	r2, r3, #1
 8009990:	f887 2027 	strb.w	r2, [r7, #39]	@ 0x27
 8009994:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8009996:	b2d2      	uxtb	r2, r2
 8009998:	3330      	adds	r3, #48	@ 0x30
 800999a:	443b      	add	r3, r7
 800999c:	f803 2c20 	strb.w	r2, [r3, #-32]
		for(j=0; j<NUM_HEAT_TC; j++){
 80099a0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80099a2:	3301      	adds	r3, #1
 80099a4:	62bb      	str	r3, [r7, #40]	@ 0x28
 80099a6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80099a8:	2b01      	cmp	r3, #1
 80099aa:	ddd3      	ble.n	8009954 <pcr_gettime+0x5c>
		}
		txbuff[txlen++] = status;
 80099ac:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80099b0:	1c5a      	adds	r2, r3, #1
 80099b2:	f887 2027 	strb.w	r2, [r7, #39]	@ 0x27
 80099b6:	3330      	adds	r3, #48	@ 0x30
 80099b8:	443b      	add	r3, r7
 80099ba:	f897 2023 	ldrb.w	r2, [r7, #35]	@ 0x23
 80099be:	f803 2c20 	strb.w	r2, [r3, #-32]

		can_replymsg(canid, txbuff, txlen);
 80099c2:	68fb      	ldr	r3, [r7, #12]
 80099c4:	b29b      	uxth	r3, r3
 80099c6:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 80099ca:	f107 0110 	add.w	r1, r7, #16
 80099ce:	4618      	mov	r0, r3
 80099d0:	f7ff fde0 	bl	8009594 <can_replymsg>
 80099d4:	e000      	b.n	80099d8 <pcr_gettime+0xe0>
			continue;
 80099d6:	bf00      	nop
	for(i = 0; i < rxlen; i++){
 80099d8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80099da:	3301      	adds	r3, #1
 80099dc:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80099de:	79fb      	ldrb	r3, [r7, #7]
 80099e0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80099e2:	429a      	cmp	r2, r3
 80099e4:	db98      	blt.n	8009918 <pcr_gettime+0x20>
	}

	return 0;
 80099e6:	2300      	movs	r3, #0
}
 80099e8:	4618      	mov	r0, r3
 80099ea:	3730      	adds	r7, #48	@ 0x30
 80099ec:	46bd      	mov	sp, r7
 80099ee:	bd80      	pop	{r7, pc}
 80099f0:	20000568 	.word	0x20000568
 80099f4:	10624dd3 	.word	0x10624dd3

080099f8 <pcr_settemp>:


static int pcr_settemp(uint32_t canid, uint8_t *rxdata, uint8_t rxlen)
{
 80099f8:	b590      	push	{r4, r7, lr}
 80099fa:	b08d      	sub	sp, #52	@ 0x34
 80099fc:	af00      	add	r7, sp, #0
 80099fe:	60f8      	str	r0, [r7, #12]
 8009a00:	60b9      	str	r1, [r7, #8]
 8009a02:	4613      	mov	r3, r2
 8009a04:	71fb      	strb	r3, [r7, #7]
	int i, j;
	int dock_id;
	uint8_t txbuff[8];
	uint8_t txlen = 0;
 8009a06:	2300      	movs	r3, #0
 8009a08:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
	uint8_t offs = 0;
 8009a0c:	2300      	movs	r3, #0
 8009a0e:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21

	heat_dock_st *p_dock;
	uint16_t v_u16;
	uint8_t status = 0;
 8009a12:	2300      	movs	r3, #0
 8009a14:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

	dock_id= rxdata[0];
 8009a18:	68bb      	ldr	r3, [r7, #8]
 8009a1a:	781b      	ldrb	r3, [r3, #0]
 8009a1c:	61fb      	str	r3, [r7, #28]
	if(dock_id < NUM_DOCKS){
 8009a1e:	69fb      	ldr	r3, [r7, #28]
 8009a20:	2b05      	cmp	r3, #5
 8009a22:	dc05      	bgt.n	8009a30 <pcr_settemp+0x38>
		p_dock = &heat_docks[dock_id];
 8009a24:	69fb      	ldr	r3, [r7, #28]
 8009a26:	015b      	lsls	r3, r3, #5
 8009a28:	4a30      	ldr	r2, [pc, #192]	@ (8009aec <pcr_settemp+0xf4>)
 8009a2a:	4413      	add	r3, r2
 8009a2c:	627b      	str	r3, [r7, #36]	@ 0x24
 8009a2e:	e004      	b.n	8009a3a <pcr_settemp+0x42>
	}else{
		p_dock = NULL;
 8009a30:	2300      	movs	r3, #0
 8009a32:	627b      	str	r3, [r7, #36]	@ 0x24
		status = 0x01;
 8009a34:	2301      	movs	r3, #1
 8009a36:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
	}

	for(i = 1; i < rxlen; ){
 8009a3a:	2301      	movs	r3, #1
 8009a3c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8009a3e:	bf00      	nop
 8009a40:	79fb      	ldrb	r3, [r7, #7]
 8009a42:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8009a44:	429a      	cmp	r2, r3
 8009a46:	da2d      	bge.n	8009aa4 <pcr_settemp+0xac>

		for(j=0; j<NUM_HEAT_TC; j++){
 8009a48:	2300      	movs	r3, #0
 8009a4a:	62bb      	str	r3, [r7, #40]	@ 0x28
 8009a4c:	e026      	b.n	8009a9c <pcr_settemp+0xa4>
			v_u16 = rxdata[i++] << 8;
 8009a4e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009a50:	1c5a      	adds	r2, r3, #1
 8009a52:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8009a54:	461a      	mov	r2, r3
 8009a56:	68bb      	ldr	r3, [r7, #8]
 8009a58:	4413      	add	r3, r2
 8009a5a:	781b      	ldrb	r3, [r3, #0]
 8009a5c:	021b      	lsls	r3, r3, #8
 8009a5e:	837b      	strh	r3, [r7, #26]
			v_u16 |= rxdata[i++] << 0;
 8009a60:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009a62:	1c5a      	adds	r2, r3, #1
 8009a64:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8009a66:	461a      	mov	r2, r3
 8009a68:	68bb      	ldr	r3, [r7, #8]
 8009a6a:	4413      	add	r3, r2
 8009a6c:	781b      	ldrb	r3, [r3, #0]
 8009a6e:	b21a      	sxth	r2, r3
 8009a70:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 8009a74:	4313      	orrs	r3, r2
 8009a76:	b21b      	sxth	r3, r3
 8009a78:	837b      	strh	r3, [r7, #26]
			if(p_dock){
 8009a7a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009a7c:	2b00      	cmp	r3, #0
 8009a7e:	d00a      	beq.n	8009a96 <pcr_settemp+0x9e>
				p_dock->tcs[j]->target_temperature = v_u16;
 8009a80:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009a82:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8009a84:	3202      	adds	r2, #2
 8009a86:	f853 4022 	ldr.w	r4, [r3, r2, lsl #2]
 8009a8a:	8b7b      	ldrh	r3, [r7, #26]
 8009a8c:	4618      	mov	r0, r3
 8009a8e:	f7f7 f977 	bl	8000d80 <__aeabi_ui2f>
 8009a92:	4603      	mov	r3, r0
 8009a94:	61e3      	str	r3, [r4, #28]
		for(j=0; j<NUM_HEAT_TC; j++){
 8009a96:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009a98:	3301      	adds	r3, #1
 8009a9a:	62bb      	str	r3, [r7, #40]	@ 0x28
 8009a9c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009a9e:	2b01      	cmp	r3, #1
 8009aa0:	ddd5      	ble.n	8009a4e <pcr_settemp+0x56>
			}
		}
		break;
 8009aa2:	bf00      	nop
	}

	txbuff[txlen++] = dock_id;
 8009aa4:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 8009aa8:	1c5a      	adds	r2, r3, #1
 8009aaa:	f887 2022 	strb.w	r2, [r7, #34]	@ 0x22
 8009aae:	69fa      	ldr	r2, [r7, #28]
 8009ab0:	b2d2      	uxtb	r2, r2
 8009ab2:	3330      	adds	r3, #48	@ 0x30
 8009ab4:	443b      	add	r3, r7
 8009ab6:	f803 2c20 	strb.w	r2, [r3, #-32]
	txbuff[txlen++] = status;
 8009aba:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 8009abe:	1c5a      	adds	r2, r3, #1
 8009ac0:	f887 2022 	strb.w	r2, [r7, #34]	@ 0x22
 8009ac4:	3330      	adds	r3, #48	@ 0x30
 8009ac6:	443b      	add	r3, r7
 8009ac8:	f897 2023 	ldrb.w	r2, [r7, #35]	@ 0x23
 8009acc:	f803 2c20 	strb.w	r2, [r3, #-32]
	can_replymsg(canid, txbuff, txlen);
 8009ad0:	68fb      	ldr	r3, [r7, #12]
 8009ad2:	b29b      	uxth	r3, r3
 8009ad4:	f897 2022 	ldrb.w	r2, [r7, #34]	@ 0x22
 8009ad8:	f107 0110 	add.w	r1, r7, #16
 8009adc:	4618      	mov	r0, r3
 8009ade:	f7ff fd59 	bl	8009594 <can_replymsg>

	return 0;
 8009ae2:	2300      	movs	r3, #0
}
 8009ae4:	4618      	mov	r0, r3
 8009ae6:	3734      	adds	r7, #52	@ 0x34
 8009ae8:	46bd      	mov	sp, r7
 8009aea:	bd90      	pop	{r4, r7, pc}
 8009aec:	20000568 	.word	0x20000568

08009af0 <pcr_settime>:

static int pcr_settime(uint32_t canid, uint8_t *rxdata, uint8_t rxlen)
{
 8009af0:	b580      	push	{r7, lr}
 8009af2:	b08c      	sub	sp, #48	@ 0x30
 8009af4:	af00      	add	r7, sp, #0
 8009af6:	60f8      	str	r0, [r7, #12]
 8009af8:	60b9      	str	r1, [r7, #8]
 8009afa:	4613      	mov	r3, r2
 8009afc:	71fb      	strb	r3, [r7, #7]
	int i, j;
	int dock_id;
	uint8_t txbuff[8];
	uint8_t txlen = 0;
 8009afe:	2300      	movs	r3, #0
 8009b00:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
	uint8_t offs = 0;
 8009b04:	2300      	movs	r3, #0
 8009b06:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21

	heat_dock_st *p_dock;
	uint16_t v_u16;
	uint8_t status = 0;
 8009b0a:	2300      	movs	r3, #0
 8009b0c:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

	dock_id= rxdata[0];
 8009b10:	68bb      	ldr	r3, [r7, #8]
 8009b12:	781b      	ldrb	r3, [r3, #0]
 8009b14:	61fb      	str	r3, [r7, #28]
	if(dock_id < NUM_DOCKS){
 8009b16:	69fb      	ldr	r3, [r7, #28]
 8009b18:	2b05      	cmp	r3, #5
 8009b1a:	dc05      	bgt.n	8009b28 <pcr_settime+0x38>
		p_dock = &heat_docks[dock_id];
 8009b1c:	69fb      	ldr	r3, [r7, #28]
 8009b1e:	015b      	lsls	r3, r3, #5
 8009b20:	4a31      	ldr	r2, [pc, #196]	@ (8009be8 <pcr_settime+0xf8>)
 8009b22:	4413      	add	r3, r2
 8009b24:	627b      	str	r3, [r7, #36]	@ 0x24
 8009b26:	e004      	b.n	8009b32 <pcr_settime+0x42>
	}else{
		p_dock = NULL;
 8009b28:	2300      	movs	r3, #0
 8009b2a:	627b      	str	r3, [r7, #36]	@ 0x24
		status = 0x01;
 8009b2c:	2301      	movs	r3, #1
 8009b2e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
	}

	for(i = 1; i < rxlen; ){
 8009b32:	2301      	movs	r3, #1
 8009b34:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8009b36:	bf00      	nop
 8009b38:	79fb      	ldrb	r3, [r7, #7]
 8009b3a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8009b3c:	429a      	cmp	r2, r3
 8009b3e:	da2e      	bge.n	8009b9e <pcr_settime+0xae>

		for(j=0; j<NUM_HEAT_TC; j++){
 8009b40:	2300      	movs	r3, #0
 8009b42:	62bb      	str	r3, [r7, #40]	@ 0x28
 8009b44:	e027      	b.n	8009b96 <pcr_settime+0xa6>
			v_u16 = rxdata[i++] << 8;
 8009b46:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009b48:	1c5a      	adds	r2, r3, #1
 8009b4a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8009b4c:	461a      	mov	r2, r3
 8009b4e:	68bb      	ldr	r3, [r7, #8]
 8009b50:	4413      	add	r3, r2
 8009b52:	781b      	ldrb	r3, [r3, #0]
 8009b54:	021b      	lsls	r3, r3, #8
 8009b56:	837b      	strh	r3, [r7, #26]
			v_u16 |= rxdata[i++] << 0;
 8009b58:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009b5a:	1c5a      	adds	r2, r3, #1
 8009b5c:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8009b5e:	461a      	mov	r2, r3
 8009b60:	68bb      	ldr	r3, [r7, #8]
 8009b62:	4413      	add	r3, r2
 8009b64:	781b      	ldrb	r3, [r3, #0]
 8009b66:	b21a      	sxth	r2, r3
 8009b68:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 8009b6c:	4313      	orrs	r3, r2
 8009b6e:	b21b      	sxth	r3, r3
 8009b70:	837b      	strh	r3, [r7, #26]
			if(p_dock){
 8009b72:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009b74:	2b00      	cmp	r3, #0
 8009b76:	d00b      	beq.n	8009b90 <pcr_settime+0xa0>
				p_dock->tcs[j]->duration = v_u16 * 1000;
 8009b78:	8b7b      	ldrh	r3, [r7, #26]
 8009b7a:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8009b7e:	fb02 f103 	mul.w	r1, r2, r3
 8009b82:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009b84:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8009b86:	3202      	adds	r2, #2
 8009b88:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009b8c:	460a      	mov	r2, r1
 8009b8e:	611a      	str	r2, [r3, #16]
		for(j=0; j<NUM_HEAT_TC; j++){
 8009b90:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009b92:	3301      	adds	r3, #1
 8009b94:	62bb      	str	r3, [r7, #40]	@ 0x28
 8009b96:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009b98:	2b01      	cmp	r3, #1
 8009b9a:	ddd4      	ble.n	8009b46 <pcr_settime+0x56>
			}
		}
		break;
 8009b9c:	bf00      	nop

	}

	txbuff[txlen++] = dock_id;
 8009b9e:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 8009ba2:	1c5a      	adds	r2, r3, #1
 8009ba4:	f887 2022 	strb.w	r2, [r7, #34]	@ 0x22
 8009ba8:	69fa      	ldr	r2, [r7, #28]
 8009baa:	b2d2      	uxtb	r2, r2
 8009bac:	3330      	adds	r3, #48	@ 0x30
 8009bae:	443b      	add	r3, r7
 8009bb0:	f803 2c20 	strb.w	r2, [r3, #-32]
	txbuff[txlen++] = status;
 8009bb4:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 8009bb8:	1c5a      	adds	r2, r3, #1
 8009bba:	f887 2022 	strb.w	r2, [r7, #34]	@ 0x22
 8009bbe:	3330      	adds	r3, #48	@ 0x30
 8009bc0:	443b      	add	r3, r7
 8009bc2:	f897 2023 	ldrb.w	r2, [r7, #35]	@ 0x23
 8009bc6:	f803 2c20 	strb.w	r2, [r3, #-32]
	can_replymsg(canid, txbuff, txlen);
 8009bca:	68fb      	ldr	r3, [r7, #12]
 8009bcc:	b29b      	uxth	r3, r3
 8009bce:	f897 2022 	ldrb.w	r2, [r7, #34]	@ 0x22
 8009bd2:	f107 0110 	add.w	r1, r7, #16
 8009bd6:	4618      	mov	r0, r3
 8009bd8:	f7ff fcdc 	bl	8009594 <can_replymsg>

	return 0;
 8009bdc:	2300      	movs	r3, #0
}
 8009bde:	4618      	mov	r0, r3
 8009be0:	3730      	adds	r7, #48	@ 0x30
 8009be2:	46bd      	mov	sp, r7
 8009be4:	bd80      	pop	{r7, pc}
 8009be6:	bf00      	nop
 8009be8:	20000568 	.word	0x20000568

08009bec <pcr_inplace>:


static int pcr_inplace(uint32_t canid, uint8_t *rxdata, uint8_t rxlen)
{
 8009bec:	b580      	push	{r7, lr}
 8009bee:	b08a      	sub	sp, #40	@ 0x28
 8009bf0:	af00      	add	r7, sp, #0
 8009bf2:	60f8      	str	r0, [r7, #12]
 8009bf4:	60b9      	str	r1, [r7, #8]
 8009bf6:	4613      	mov	r3, r2
 8009bf8:	71fb      	strb	r3, [r7, #7]
	int i;
	int dock_id;
	uint8_t txbuff[8];
	uint8_t txlen = 0;
 8009bfa:	2300      	movs	r3, #0
 8009bfc:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
	uint8_t status = 0;
 8009c00:	2300      	movs	r3, #0
 8009c02:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22

	for(i = 0; i < rxlen; i++){
 8009c06:	2300      	movs	r3, #0
 8009c08:	627b      	str	r3, [r7, #36]	@ 0x24
 8009c0a:	e038      	b.n	8009c7e <pcr_inplace+0x92>
		dock_id= rxdata[i];
 8009c0c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009c0e:	68ba      	ldr	r2, [r7, #8]
 8009c10:	4413      	add	r3, r2
 8009c12:	781b      	ldrb	r3, [r3, #0]
 8009c14:	61fb      	str	r3, [r7, #28]
		 if(dock_id < NUM_DOCKS){
 8009c16:	69fb      	ldr	r3, [r7, #28]
 8009c18:	2b05      	cmp	r3, #5
 8009c1a:	dc18      	bgt.n	8009c4e <pcr_inplace+0x62>
			txbuff[txlen++] = (heat_docks[dock_id].in_place) | (dock_id << 1);
 8009c1c:	4a26      	ldr	r2, [pc, #152]	@ (8009cb8 <pcr_inplace+0xcc>)
 8009c1e:	69fb      	ldr	r3, [r7, #28]
 8009c20:	015b      	lsls	r3, r3, #5
 8009c22:	4413      	add	r3, r2
 8009c24:	3303      	adds	r3, #3
 8009c26:	781b      	ldrb	r3, [r3, #0]
 8009c28:	b2db      	uxtb	r3, r3
 8009c2a:	b25a      	sxtb	r2, r3
 8009c2c:	69fb      	ldr	r3, [r7, #28]
 8009c2e:	b25b      	sxtb	r3, r3
 8009c30:	005b      	lsls	r3, r3, #1
 8009c32:	b25b      	sxtb	r3, r3
 8009c34:	4313      	orrs	r3, r2
 8009c36:	b25a      	sxtb	r2, r3
 8009c38:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8009c3c:	1c59      	adds	r1, r3, #1
 8009c3e:	f887 1023 	strb.w	r1, [r7, #35]	@ 0x23
 8009c42:	b2d2      	uxtb	r2, r2
 8009c44:	3328      	adds	r3, #40	@ 0x28
 8009c46:	443b      	add	r3, r7
 8009c48:	f803 2c14 	strb.w	r2, [r3, #-20]
 8009c4c:	e014      	b.n	8009c78 <pcr_inplace+0x8c>
		}else{
			status |= 0x01 << i;
 8009c4e:	2201      	movs	r2, #1
 8009c50:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009c52:	fa02 f303 	lsl.w	r3, r2, r3
 8009c56:	b25a      	sxtb	r2, r3
 8009c58:	f997 3022 	ldrsb.w	r3, [r7, #34]	@ 0x22
 8009c5c:	4313      	orrs	r3, r2
 8009c5e:	b25b      	sxtb	r3, r3
 8009c60:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
			txbuff[txlen++] = 0;
 8009c64:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8009c68:	1c5a      	adds	r2, r3, #1
 8009c6a:	f887 2023 	strb.w	r2, [r7, #35]	@ 0x23
 8009c6e:	3328      	adds	r3, #40	@ 0x28
 8009c70:	443b      	add	r3, r7
 8009c72:	2200      	movs	r2, #0
 8009c74:	f803 2c14 	strb.w	r2, [r3, #-20]
	for(i = 0; i < rxlen; i++){
 8009c78:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009c7a:	3301      	adds	r3, #1
 8009c7c:	627b      	str	r3, [r7, #36]	@ 0x24
 8009c7e:	79fb      	ldrb	r3, [r7, #7]
 8009c80:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009c82:	429a      	cmp	r2, r3
 8009c84:	dbc2      	blt.n	8009c0c <pcr_inplace+0x20>
		}
	}

	txbuff[txlen++] = status;
 8009c86:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8009c8a:	1c5a      	adds	r2, r3, #1
 8009c8c:	f887 2023 	strb.w	r2, [r7, #35]	@ 0x23
 8009c90:	3328      	adds	r3, #40	@ 0x28
 8009c92:	443b      	add	r3, r7
 8009c94:	f897 2022 	ldrb.w	r2, [r7, #34]	@ 0x22
 8009c98:	f803 2c14 	strb.w	r2, [r3, #-20]

	can_replymsg(canid, txbuff, txlen);
 8009c9c:	68fb      	ldr	r3, [r7, #12]
 8009c9e:	b29b      	uxth	r3, r3
 8009ca0:	f897 2023 	ldrb.w	r2, [r7, #35]	@ 0x23
 8009ca4:	f107 0114 	add.w	r1, r7, #20
 8009ca8:	4618      	mov	r0, r3
 8009caa:	f7ff fc73 	bl	8009594 <can_replymsg>

	return 0;
 8009cae:	2300      	movs	r3, #0
}
 8009cb0:	4618      	mov	r0, r3
 8009cb2:	3728      	adds	r7, #40	@ 0x28
 8009cb4:	46bd      	mov	sp, r7
 8009cb6:	bd80      	pop	{r7, pc}
 8009cb8:	20000568 	.word	0x20000568

08009cbc <can_user_RxCallback>:

void can_user_RxCallback(CAN_HandleTypeDef *hcan, CAN_RxHeaderTypeDef *pHead, uint8_t *rxbuff)
{
 8009cbc:	b580      	push	{r7, lr}
 8009cbe:	b088      	sub	sp, #32
 8009cc0:	af00      	add	r7, sp, #0
 8009cc2:	60f8      	str	r0, [r7, #12]
 8009cc4:	60b9      	str	r1, [r7, #8]
 8009cc6:	607a      	str	r2, [r7, #4]
	int ret = 0;
 8009cc8:	2300      	movs	r3, #0
 8009cca:	61bb      	str	r3, [r7, #24]
	uint32_t canid;
	uint8_t *rxdata;
	uint8_t rxlen;

	if(pHead->RTR || pHead->DLC==0){
 8009ccc:	68bb      	ldr	r3, [r7, #8]
 8009cce:	68db      	ldr	r3, [r3, #12]
 8009cd0:	2b00      	cmp	r3, #0
 8009cd2:	d177      	bne.n	8009dc4 <can_user_RxCallback+0x108>
 8009cd4:	68bb      	ldr	r3, [r7, #8]
 8009cd6:	691b      	ldr	r3, [r3, #16]
 8009cd8:	2b00      	cmp	r3, #0
 8009cda:	d073      	beq.n	8009dc4 <can_user_RxCallback+0x108>
		return;
	}

	if(pHead->IDE){
 8009cdc:	68bb      	ldr	r3, [r7, #8]
 8009cde:	689b      	ldr	r3, [r3, #8]
 8009ce0:	2b00      	cmp	r3, #0
 8009ce2:	d003      	beq.n	8009cec <can_user_RxCallback+0x30>
		canid = pHead->ExtId;
 8009ce4:	68bb      	ldr	r3, [r7, #8]
 8009ce6:	685b      	ldr	r3, [r3, #4]
 8009ce8:	61fb      	str	r3, [r7, #28]
 8009cea:	e002      	b.n	8009cf2 <can_user_RxCallback+0x36>
	}else{
		canid = pHead->StdId;
 8009cec:	68bb      	ldr	r3, [r7, #8]
 8009cee:	681b      	ldr	r3, [r3, #0]
 8009cf0:	61fb      	str	r3, [r7, #28]
	}

	rxdata = rxbuff;
 8009cf2:	687b      	ldr	r3, [r7, #4]
 8009cf4:	617b      	str	r3, [r7, #20]
	rxlen = pHead->DLC;
 8009cf6:	68bb      	ldr	r3, [r7, #8]
 8009cf8:	691b      	ldr	r3, [r3, #16]
 8009cfa:	74fb      	strb	r3, [r7, #19]

	printfln("can_user_RxCallback : %#x canid, %d bytes", canid, rxlen);
 8009cfc:	7cfb      	ldrb	r3, [r7, #19]
 8009cfe:	69fa      	ldr	r2, [r7, #28]
 8009d00:	4932      	ldr	r1, [pc, #200]	@ (8009dcc <can_user_RxCallback+0x110>)
 8009d02:	4833      	ldr	r0, [pc, #204]	@ (8009dd0 <can_user_RxCallback+0x114>)
 8009d04:	f7ff fb66 	bl	80093d4 <__uart_printf>
 8009d08:	2203      	movs	r2, #3
 8009d0a:	4932      	ldr	r1, [pc, #200]	@ (8009dd4 <can_user_RxCallback+0x118>)
 8009d0c:	4830      	ldr	r0, [pc, #192]	@ (8009dd0 <can_user_RxCallback+0x114>)
 8009d0e:	f7ff fb27 	bl	8009360 <uart_write>

	switch(canid & 0xff){
 8009d12:	69fb      	ldr	r3, [r7, #28]
 8009d14:	b2db      	uxtb	r3, r3
 8009d16:	3b61      	subs	r3, #97	@ 0x61
 8009d18:	2b07      	cmp	r3, #7
 8009d1a:	d854      	bhi.n	8009dc6 <can_user_RxCallback+0x10a>
 8009d1c:	a201      	add	r2, pc, #4	@ (adr r2, 8009d24 <can_user_RxCallback+0x68>)
 8009d1e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009d22:	bf00      	nop
 8009d24:	08009d45 	.word	0x08009d45
 8009d28:	08009d55 	.word	0x08009d55
 8009d2c:	08009d65 	.word	0x08009d65
 8009d30:	08009d75 	.word	0x08009d75
 8009d34:	08009d85 	.word	0x08009d85
 8009d38:	08009d95 	.word	0x08009d95
 8009d3c:	08009da5 	.word	0x08009da5
 8009d40:	08009db5 	.word	0x08009db5
	case  PCR_STARTHEAT :
		ret = pcr_startheat(canid, rxdata, rxlen);
 8009d44:	7cfb      	ldrb	r3, [r7, #19]
 8009d46:	461a      	mov	r2, r3
 8009d48:	6979      	ldr	r1, [r7, #20]
 8009d4a:	69f8      	ldr	r0, [r7, #28]
 8009d4c:	f7ff fc38 	bl	80095c0 <pcr_startheat>
 8009d50:	61b8      	str	r0, [r7, #24]
		break;
 8009d52:	e038      	b.n	8009dc6 <can_user_RxCallback+0x10a>
	case  PCR_STOPHEAT :
		ret = pcr_stopheat(canid, rxdata, rxlen);
 8009d54:	7cfb      	ldrb	r3, [r7, #19]
 8009d56:	461a      	mov	r2, r3
 8009d58:	6979      	ldr	r1, [r7, #20]
 8009d5a:	69f8      	ldr	r0, [r7, #28]
 8009d5c:	f7ff fc79 	bl	8009652 <pcr_stopheat>
 8009d60:	61b8      	str	r0, [r7, #24]
		break;
 8009d62:	e030      	b.n	8009dc6 <can_user_RxCallback+0x10a>
	case  PCR_CURTEMP :
		ret = pcr_curtemp(canid, rxdata, rxlen);
 8009d64:	7cfb      	ldrb	r3, [r7, #19]
 8009d66:	461a      	mov	r2, r3
 8009d68:	6979      	ldr	r1, [r7, #20]
 8009d6a:	69f8      	ldr	r0, [r7, #28]
 8009d6c:	f7ff fcba 	bl	80096e4 <pcr_curtemp>
 8009d70:	61b8      	str	r0, [r7, #24]
		break;
 8009d72:	e028      	b.n	8009dc6 <can_user_RxCallback+0x10a>
	case  PCR_GETTEMP :
		ret = pcr_gettemp(canid, rxdata, rxlen);
 8009d74:	7cfb      	ldrb	r3, [r7, #19]
 8009d76:	461a      	mov	r2, r3
 8009d78:	6979      	ldr	r1, [r7, #20]
 8009d7a:	69f8      	ldr	r0, [r7, #28]
 8009d7c:	f7ff fd3a 	bl	80097f4 <pcr_gettemp>
 8009d80:	61b8      	str	r0, [r7, #24]
		break;
 8009d82:	e020      	b.n	8009dc6 <can_user_RxCallback+0x10a>
	case  PCR_SETTEMP :
		ret = pcr_settemp(canid, rxdata, rxlen);
 8009d84:	7cfb      	ldrb	r3, [r7, #19]
 8009d86:	461a      	mov	r2, r3
 8009d88:	6979      	ldr	r1, [r7, #20]
 8009d8a:	69f8      	ldr	r0, [r7, #28]
 8009d8c:	f7ff fe34 	bl	80099f8 <pcr_settemp>
 8009d90:	61b8      	str	r0, [r7, #24]
		break;
 8009d92:	e018      	b.n	8009dc6 <can_user_RxCallback+0x10a>
	case  PCR_GETTIME :
		ret = pcr_gettime(canid, rxdata, rxlen);
 8009d94:	7cfb      	ldrb	r3, [r7, #19]
 8009d96:	461a      	mov	r2, r3
 8009d98:	6979      	ldr	r1, [r7, #20]
 8009d9a:	69f8      	ldr	r0, [r7, #28]
 8009d9c:	f7ff fdac 	bl	80098f8 <pcr_gettime>
 8009da0:	61b8      	str	r0, [r7, #24]
		break;
 8009da2:	e010      	b.n	8009dc6 <can_user_RxCallback+0x10a>
	case  PCR_SETTIME :
		ret = pcr_settime(canid, rxdata, rxlen);
 8009da4:	7cfb      	ldrb	r3, [r7, #19]
 8009da6:	461a      	mov	r2, r3
 8009da8:	6979      	ldr	r1, [r7, #20]
 8009daa:	69f8      	ldr	r0, [r7, #28]
 8009dac:	f7ff fea0 	bl	8009af0 <pcr_settime>
 8009db0:	61b8      	str	r0, [r7, #24]
		break;
 8009db2:	e008      	b.n	8009dc6 <can_user_RxCallback+0x10a>
	case  PCR_INPLACE :
		ret = pcr_inplace(canid, rxdata, rxlen);
 8009db4:	7cfb      	ldrb	r3, [r7, #19]
 8009db6:	461a      	mov	r2, r3
 8009db8:	6979      	ldr	r1, [r7, #20]
 8009dba:	69f8      	ldr	r0, [r7, #28]
 8009dbc:	f7ff ff16 	bl	8009bec <pcr_inplace>
 8009dc0:	61b8      	str	r0, [r7, #24]
		break;
 8009dc2:	e000      	b.n	8009dc6 <can_user_RxCallback+0x10a>
		return;
 8009dc4:	bf00      	nop

	}

}
 8009dc6:	3720      	adds	r7, #32
 8009dc8:	46bd      	mov	sp, r7
 8009dca:	bd80      	pop	{r7, pc}
 8009dcc:	0800e204 	.word	0x0800e204
 8009dd0:	20000a64 	.word	0x20000a64
 8009dd4:	0800e230 	.word	0x0800e230

08009dd8 <get_com_id>:

#include "app/u_gpio.h"


uint8_t get_com_id(void)
{
 8009dd8:	b580      	push	{r7, lr}
 8009dda:	b082      	sub	sp, #8
 8009ddc:	af00      	add	r7, sp, #0
	uint8_t id1, id2;

	id1 = gpio_get_status(&gpio_c10);
 8009dde:	480d      	ldr	r0, [pc, #52]	@ (8009e14 <get_com_id+0x3c>)
 8009de0:	f7fe ffd1 	bl	8008d86 <gpio_get_status>
 8009de4:	4603      	mov	r3, r0
 8009de6:	71fb      	strb	r3, [r7, #7]
	id2 = gpio_get_status(&gpio_c11);
 8009de8:	480b      	ldr	r0, [pc, #44]	@ (8009e18 <get_com_id+0x40>)
 8009dea:	f7fe ffcc 	bl	8008d86 <gpio_get_status>
 8009dee:	4603      	mov	r3, r0
 8009df0:	71bb      	strb	r3, [r7, #6]

	com_id = (id1 << 1) | id2;
 8009df2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8009df6:	005b      	lsls	r3, r3, #1
 8009df8:	b25a      	sxtb	r2, r3
 8009dfa:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8009dfe:	4313      	orrs	r3, r2
 8009e00:	b25b      	sxtb	r3, r3
 8009e02:	b2da      	uxtb	r2, r3
 8009e04:	4b05      	ldr	r3, [pc, #20]	@ (8009e1c <get_com_id+0x44>)
 8009e06:	701a      	strb	r2, [r3, #0]

	return com_id;
 8009e08:	4b04      	ldr	r3, [pc, #16]	@ (8009e1c <get_com_id+0x44>)
 8009e0a:	781b      	ldrb	r3, [r3, #0]
}
 8009e0c:	4618      	mov	r0, r3
 8009e0e:	3708      	adds	r7, #8
 8009e10:	46bd      	mov	sp, r7
 8009e12:	bd80      	pop	{r7, pc}
 8009e14:	20000108 	.word	0x20000108
 8009e18:	20000110 	.word	0x20000110
 8009e1c:	20000cbc 	.word	0x20000cbc

08009e20 <pid_control>:
}




float pid_control(PID_t *pid, float setpoint, float current_temperature) {
 8009e20:	b590      	push	{r4, r7, lr}
 8009e22:	b08b      	sub	sp, #44	@ 0x2c
 8009e24:	af00      	add	r7, sp, #0
 8009e26:	60f8      	str	r0, [r7, #12]
 8009e28:	60b9      	str	r1, [r7, #8]
 8009e2a:	607a      	str	r2, [r7, #4]
    float error = setpoint - current_temperature;
 8009e2c:	6879      	ldr	r1, [r7, #4]
 8009e2e:	68b8      	ldr	r0, [r7, #8]
 8009e30:	f7f6 fef4 	bl	8000c1c <__aeabi_fsub>
 8009e34:	4603      	mov	r3, r0
 8009e36:	61fb      	str	r3, [r7, #28]
    float derivative = error - pid->prev_error;
 8009e38:	68fb      	ldr	r3, [r7, #12]
 8009e3a:	68db      	ldr	r3, [r3, #12]
 8009e3c:	4619      	mov	r1, r3
 8009e3e:	69f8      	ldr	r0, [r7, #28]
 8009e40:	f7f6 feec 	bl	8000c1c <__aeabi_fsub>
 8009e44:	4603      	mov	r3, r0
 8009e46:	61bb      	str	r3, [r7, #24]

    //  1
    if (current_temperature >= setpoint + 1.0f) {
 8009e48:	f04f 517e 	mov.w	r1, #1065353216	@ 0x3f800000
 8009e4c:	68b8      	ldr	r0, [r7, #8]
 8009e4e:	f7f6 fee7 	bl	8000c20 <__addsf3>
 8009e52:	4603      	mov	r3, r0
 8009e54:	4619      	mov	r1, r3
 8009e56:	6878      	ldr	r0, [r7, #4]
 8009e58:	f7f7 f99c 	bl	8001194 <__aeabi_fcmpge>
 8009e5c:	4603      	mov	r3, r0
 8009e5e:	2b00      	cmp	r3, #0
 8009e60:	d00f      	beq.n	8009e82 <pid_control+0x62>
        pid->integral *= 0.9f;
 8009e62:	68fb      	ldr	r3, [r7, #12]
 8009e64:	691b      	ldr	r3, [r3, #16]
 8009e66:	4970      	ldr	r1, [pc, #448]	@ (800a028 <pid_control+0x208>)
 8009e68:	4618      	mov	r0, r3
 8009e6a:	f7f6 ffe1 	bl	8000e30 <__aeabi_fmul>
 8009e6e:	4603      	mov	r3, r0
 8009e70:	461a      	mov	r2, r3
 8009e72:	68fb      	ldr	r3, [r7, #12]
 8009e74:	611a      	str	r2, [r3, #16]
        pid->prev_error = error;
 8009e76:	68fb      	ldr	r3, [r7, #12]
 8009e78:	69fa      	ldr	r2, [r7, #28]
 8009e7a:	60da      	str	r2, [r3, #12]
        return 0.0f;
 8009e7c:	f04f 0300 	mov.w	r3, #0
 8009e80:	e0ce      	b.n	800a020 <pid_control+0x200>
    }

    // 
    float scale = (fabsf(error) < 5.0f) ? 0.3f : 1.0f;
 8009e82:	69fb      	ldr	r3, [r7, #28]
 8009e84:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8009e88:	4968      	ldr	r1, [pc, #416]	@ (800a02c <pid_control+0x20c>)
 8009e8a:	4618      	mov	r0, r3
 8009e8c:	f7f7 f96e 	bl	800116c <__aeabi_fcmplt>
 8009e90:	4603      	mov	r3, r0
 8009e92:	2b00      	cmp	r3, #0
 8009e94:	d001      	beq.n	8009e9a <pid_control+0x7a>
 8009e96:	4b66      	ldr	r3, [pc, #408]	@ (800a030 <pid_control+0x210>)
 8009e98:	e001      	b.n	8009e9e <pid_control+0x7e>
 8009e9a:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 8009e9e:	617b      	str	r3, [r7, #20]

    // 
    if (fabsf(error) > TEMP_TOLERANCE && fabsf(error) < 15.0f) {
 8009ea0:	69fb      	ldr	r3, [r7, #28]
 8009ea2:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8009ea6:	f04f 517c 	mov.w	r1, #1056964608	@ 0x3f000000
 8009eaa:	4618      	mov	r0, r3
 8009eac:	f7f7 f97c 	bl	80011a8 <__aeabi_fcmpgt>
 8009eb0:	4603      	mov	r3, r0
 8009eb2:	2b00      	cmp	r3, #0
 8009eb4:	d019      	beq.n	8009eea <pid_control+0xca>
 8009eb6:	69fb      	ldr	r3, [r7, #28]
 8009eb8:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8009ebc:	495d      	ldr	r1, [pc, #372]	@ (800a034 <pid_control+0x214>)
 8009ebe:	4618      	mov	r0, r3
 8009ec0:	f7f7 f954 	bl	800116c <__aeabi_fcmplt>
 8009ec4:	4603      	mov	r3, r0
 8009ec6:	2b00      	cmp	r3, #0
 8009ec8:	d00f      	beq.n	8009eea <pid_control+0xca>
        pid->integral += error * scale;
 8009eca:	68fb      	ldr	r3, [r7, #12]
 8009ecc:	691c      	ldr	r4, [r3, #16]
 8009ece:	6979      	ldr	r1, [r7, #20]
 8009ed0:	69f8      	ldr	r0, [r7, #28]
 8009ed2:	f7f6 ffad 	bl	8000e30 <__aeabi_fmul>
 8009ed6:	4603      	mov	r3, r0
 8009ed8:	4619      	mov	r1, r3
 8009eda:	4620      	mov	r0, r4
 8009edc:	f7f6 fea0 	bl	8000c20 <__addsf3>
 8009ee0:	4603      	mov	r3, r0
 8009ee2:	461a      	mov	r2, r3
 8009ee4:	68fb      	ldr	r3, [r7, #12]
 8009ee6:	611a      	str	r2, [r3, #16]
 8009ee8:	e009      	b.n	8009efe <pid_control+0xde>
    } else {
        pid->integral *= 0.95f;
 8009eea:	68fb      	ldr	r3, [r7, #12]
 8009eec:	691b      	ldr	r3, [r3, #16]
 8009eee:	4952      	ldr	r1, [pc, #328]	@ (800a038 <pid_control+0x218>)
 8009ef0:	4618      	mov	r0, r3
 8009ef2:	f7f6 ff9d 	bl	8000e30 <__aeabi_fmul>
 8009ef6:	4603      	mov	r3, r0
 8009ef8:	461a      	mov	r2, r3
 8009efa:	68fb      	ldr	r3, [r7, #12]
 8009efc:	611a      	str	r2, [r3, #16]
    }

    // 
    if (pid->integral >  INTEGRAL_MAX) pid->integral =  INTEGRAL_MAX;
 8009efe:	68fb      	ldr	r3, [r7, #12]
 8009f00:	691b      	ldr	r3, [r3, #16]
 8009f02:	494e      	ldr	r1, [pc, #312]	@ (800a03c <pid_control+0x21c>)
 8009f04:	4618      	mov	r0, r3
 8009f06:	f7f7 f94f 	bl	80011a8 <__aeabi_fcmpgt>
 8009f0a:	4603      	mov	r3, r0
 8009f0c:	2b00      	cmp	r3, #0
 8009f0e:	d002      	beq.n	8009f16 <pid_control+0xf6>
 8009f10:	68fb      	ldr	r3, [r7, #12]
 8009f12:	4a4a      	ldr	r2, [pc, #296]	@ (800a03c <pid_control+0x21c>)
 8009f14:	611a      	str	r2, [r3, #16]
    if (pid->integral < -INTEGRAL_MAX) pid->integral = -INTEGRAL_MAX;
 8009f16:	68fb      	ldr	r3, [r7, #12]
 8009f18:	691b      	ldr	r3, [r3, #16]
 8009f1a:	4949      	ldr	r1, [pc, #292]	@ (800a040 <pid_control+0x220>)
 8009f1c:	4618      	mov	r0, r3
 8009f1e:	f7f7 f925 	bl	800116c <__aeabi_fcmplt>
 8009f22:	4603      	mov	r3, r0
 8009f24:	2b00      	cmp	r3, #0
 8009f26:	d002      	beq.n	8009f2e <pid_control+0x10e>
 8009f28:	68fb      	ldr	r3, [r7, #12]
 8009f2a:	4a45      	ldr	r2, [pc, #276]	@ (800a040 <pid_control+0x220>)
 8009f2c:	611a      	str	r2, [r3, #16]

    pid->prev_error = error;
 8009f2e:	68fb      	ldr	r3, [r7, #12]
 8009f30:	69fa      	ldr	r2, [r7, #28]
 8009f32:	60da      	str	r2, [r3, #12]

    float output = (KP * scale * error) + (KI * pid->integral) + (KD * derivative);
 8009f34:	4943      	ldr	r1, [pc, #268]	@ (800a044 <pid_control+0x224>)
 8009f36:	6978      	ldr	r0, [r7, #20]
 8009f38:	f7f6 ff7a 	bl	8000e30 <__aeabi_fmul>
 8009f3c:	4603      	mov	r3, r0
 8009f3e:	69f9      	ldr	r1, [r7, #28]
 8009f40:	4618      	mov	r0, r3
 8009f42:	f7f6 ff75 	bl	8000e30 <__aeabi_fmul>
 8009f46:	4603      	mov	r3, r0
 8009f48:	461c      	mov	r4, r3
 8009f4a:	68fb      	ldr	r3, [r7, #12]
 8009f4c:	691b      	ldr	r3, [r3, #16]
 8009f4e:	f04f 4182 	mov.w	r1, #1090519040	@ 0x41000000
 8009f52:	4618      	mov	r0, r3
 8009f54:	f7f6 ff6c 	bl	8000e30 <__aeabi_fmul>
 8009f58:	4603      	mov	r3, r0
 8009f5a:	4619      	mov	r1, r3
 8009f5c:	4620      	mov	r0, r4
 8009f5e:	f7f6 fe5f 	bl	8000c20 <__addsf3>
 8009f62:	4603      	mov	r3, r0
 8009f64:	461c      	mov	r4, r3
 8009f66:	69bb      	ldr	r3, [r7, #24]
 8009f68:	4619      	mov	r1, r3
 8009f6a:	4618      	mov	r0, r3
 8009f6c:	f7f6 fe58 	bl	8000c20 <__addsf3>
 8009f70:	4603      	mov	r3, r0
 8009f72:	4619      	mov	r1, r3
 8009f74:	4620      	mov	r0, r4
 8009f76:	f7f6 fe53 	bl	8000c20 <__addsf3>
 8009f7a:	4603      	mov	r3, r0
 8009f7c:	627b      	str	r3, [r7, #36]	@ 0x24

    //  0
    float output_min;
    if (fabsf(error) > 10.0f)      output_min = 60.0f;
 8009f7e:	69fb      	ldr	r3, [r7, #28]
 8009f80:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8009f84:	4930      	ldr	r1, [pc, #192]	@ (800a048 <pid_control+0x228>)
 8009f86:	4618      	mov	r0, r3
 8009f88:	f7f7 f90e 	bl	80011a8 <__aeabi_fcmpgt>
 8009f8c:	4603      	mov	r3, r0
 8009f8e:	2b00      	cmp	r3, #0
 8009f90:	d002      	beq.n	8009f98 <pid_control+0x178>
 8009f92:	4b2e      	ldr	r3, [pc, #184]	@ (800a04c <pid_control+0x22c>)
 8009f94:	623b      	str	r3, [r7, #32]
 8009f96:	e01d      	b.n	8009fd4 <pid_control+0x1b4>
    else if (fabsf(error) > 5.0f)  output_min = 40.0f;
 8009f98:	69fb      	ldr	r3, [r7, #28]
 8009f9a:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8009f9e:	4923      	ldr	r1, [pc, #140]	@ (800a02c <pid_control+0x20c>)
 8009fa0:	4618      	mov	r0, r3
 8009fa2:	f7f7 f901 	bl	80011a8 <__aeabi_fcmpgt>
 8009fa6:	4603      	mov	r3, r0
 8009fa8:	2b00      	cmp	r3, #0
 8009faa:	d002      	beq.n	8009fb2 <pid_control+0x192>
 8009fac:	4b28      	ldr	r3, [pc, #160]	@ (800a050 <pid_control+0x230>)
 8009fae:	623b      	str	r3, [r7, #32]
 8009fb0:	e010      	b.n	8009fd4 <pid_control+0x1b4>
    else if (fabsf(error) > 2.0f)  output_min = 15.0f;
 8009fb2:	69fb      	ldr	r3, [r7, #28]
 8009fb4:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8009fb8:	f04f 4180 	mov.w	r1, #1073741824	@ 0x40000000
 8009fbc:	4618      	mov	r0, r3
 8009fbe:	f7f7 f8f3 	bl	80011a8 <__aeabi_fcmpgt>
 8009fc2:	4603      	mov	r3, r0
 8009fc4:	2b00      	cmp	r3, #0
 8009fc6:	d002      	beq.n	8009fce <pid_control+0x1ae>
 8009fc8:	4b1a      	ldr	r3, [pc, #104]	@ (800a034 <pid_control+0x214>)
 8009fca:	623b      	str	r3, [r7, #32]
 8009fcc:	e002      	b.n	8009fd4 <pid_control+0x1b4>
    else                           output_min = 0.0f;
 8009fce:	f04f 0300 	mov.w	r3, #0
 8009fd2:	623b      	str	r3, [r7, #32]

    //  [0, OUTPUT_MAX]
    if (output > OUTPUT_MAX) output = OUTPUT_MAX;
 8009fd4:	4919      	ldr	r1, [pc, #100]	@ (800a03c <pid_control+0x21c>)
 8009fd6:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8009fd8:	f7f7 f8e6 	bl	80011a8 <__aeabi_fcmpgt>
 8009fdc:	4603      	mov	r3, r0
 8009fde:	2b00      	cmp	r3, #0
 8009fe0:	d001      	beq.n	8009fe6 <pid_control+0x1c6>
 8009fe2:	4b16      	ldr	r3, [pc, #88]	@ (800a03c <pid_control+0x21c>)
 8009fe4:	627b      	str	r3, [r7, #36]	@ 0x24
    if (output < 0.0f)       output = 0.0f;
 8009fe6:	f04f 0100 	mov.w	r1, #0
 8009fea:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8009fec:	f7f7 f8be 	bl	800116c <__aeabi_fcmplt>
 8009ff0:	4603      	mov	r3, r0
 8009ff2:	2b00      	cmp	r3, #0
 8009ff4:	d002      	beq.n	8009ffc <pid_control+0x1dc>
 8009ff6:	f04f 0300 	mov.w	r3, #0
 8009ffa:	627b      	str	r3, [r7, #36]	@ 0x24

    //  0
    if (output > 0.0f && output < output_min) output = output_min;
 8009ffc:	f04f 0100 	mov.w	r1, #0
 800a000:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800a002:	f7f7 f8d1 	bl	80011a8 <__aeabi_fcmpgt>
 800a006:	4603      	mov	r3, r0
 800a008:	2b00      	cmp	r3, #0
 800a00a:	d008      	beq.n	800a01e <pid_control+0x1fe>
 800a00c:	6a39      	ldr	r1, [r7, #32]
 800a00e:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800a010:	f7f7 f8ac 	bl	800116c <__aeabi_fcmplt>
 800a014:	4603      	mov	r3, r0
 800a016:	2b00      	cmp	r3, #0
 800a018:	d001      	beq.n	800a01e <pid_control+0x1fe>
 800a01a:	6a3b      	ldr	r3, [r7, #32]
 800a01c:	627b      	str	r3, [r7, #36]	@ 0x24

    return output;  // 0~100 pwm_set_percent 
 800a01e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800a020:	4618      	mov	r0, r3
 800a022:	372c      	adds	r7, #44	@ 0x2c
 800a024:	46bd      	mov	sp, r7
 800a026:	bd90      	pop	{r4, r7, pc}
 800a028:	3f666666 	.word	0x3f666666
 800a02c:	40a00000 	.word	0x40a00000
 800a030:	3e99999a 	.word	0x3e99999a
 800a034:	41700000 	.word	0x41700000
 800a038:	3f733333 	.word	0x3f733333
 800a03c:	42c80000 	.word	0x42c80000
 800a040:	c2c80000 	.word	0xc2c80000
 800a044:	42f00000 	.word	0x42f00000
 800a048:	41200000 	.word	0x41200000
 800a04c:	42700000 	.word	0x42700000
 800a050:	42200000 	.word	0x42200000

0800a054 <tc_set_pwm>:
uint32_t HEAT_DURATION_MS[] = {120000, 20000, 20000};
//  
static uint8_t h1_subphase[NUM_DOCKS] = {0}; // H1 

static inline void tc_set_pwm(heat_channel_st *p_tc, uint16_t duty)
{
 800a054:	b580      	push	{r7, lr}
 800a056:	b082      	sub	sp, #8
 800a058:	af00      	add	r7, sp, #0
 800a05a:	6078      	str	r0, [r7, #4]
 800a05c:	460b      	mov	r3, r1
 800a05e:	807b      	strh	r3, [r7, #2]
    if(p_tc->pwm){
 800a060:	687b      	ldr	r3, [r7, #4]
 800a062:	689b      	ldr	r3, [r3, #8]
 800a064:	2b00      	cmp	r3, #0
 800a066:	d006      	beq.n	800a076 <tc_set_pwm+0x22>
    	pwm_set_percent(p_tc->pwm, duty);
 800a068:	687b      	ldr	r3, [r7, #4]
 800a06a:	689b      	ldr	r3, [r3, #8]
 800a06c:	887a      	ldrh	r2, [r7, #2]
 800a06e:	4611      	mov	r1, r2
 800a070:	4618      	mov	r0, r3
 800a072:	f7ff f933 	bl	80092dc <pwm_set_percent>
    }
}
 800a076:	bf00      	nop
 800a078:	3708      	adds	r7, #8
 800a07a:	46bd      	mov	sp, r7
 800a07c:	bd80      	pop	{r7, pc}
	...

0800a080 <init_heat_docks>:

void init_heat_docks(void)
{
 800a080:	b580      	push	{r7, lr}
 800a082:	b084      	sub	sp, #16
 800a084:	af00      	add	r7, sp, #0
    heat_channel_st *tc;


    for(int i=0; i<NUM_DOCKS; i++){
 800a086:	2300      	movs	r3, #0
 800a088:	60fb      	str	r3, [r7, #12]
 800a08a:	e06d      	b.n	800a168 <init_heat_docks+0xe8>
        for(int j=0; j<NUM_HEAT_TC; j++){
 800a08c:	2300      	movs	r3, #0
 800a08e:	60bb      	str	r3, [r7, #8]
 800a090:	e056      	b.n	800a140 <init_heat_docks+0xc0>
            tc = heat_docks[i].tcs[j];
 800a092:	4939      	ldr	r1, [pc, #228]	@ (800a178 <init_heat_docks+0xf8>)
 800a094:	68fb      	ldr	r3, [r7, #12]
 800a096:	00da      	lsls	r2, r3, #3
 800a098:	68bb      	ldr	r3, [r7, #8]
 800a09a:	4413      	add	r3, r2
 800a09c:	3302      	adds	r3, #2
 800a09e:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 800a0a2:	607b      	str	r3, [r7, #4]
            tc->dock_id = heat_docks[i].dock_id;
 800a0a4:	4a34      	ldr	r2, [pc, #208]	@ (800a178 <init_heat_docks+0xf8>)
 800a0a6:	68fb      	ldr	r3, [r7, #12]
 800a0a8:	015b      	lsls	r3, r3, #5
 800a0aa:	4413      	add	r3, r2
 800a0ac:	781b      	ldrb	r3, [r3, #0]
 800a0ae:	b2da      	uxtb	r2, r3
 800a0b0:	687b      	ldr	r3, [r7, #4]
 800a0b2:	709a      	strb	r2, [r3, #2]
            tc->idx = j + 1;
 800a0b4:	68bb      	ldr	r3, [r7, #8]
 800a0b6:	b2db      	uxtb	r3, r3
 800a0b8:	3301      	adds	r3, #1
 800a0ba:	b2da      	uxtb	r2, r3
 800a0bc:	687b      	ldr	r3, [r7, #4]
 800a0be:	70da      	strb	r2, [r3, #3]
            tc->target_temperature = HEAT_TARGET_TEMPERATURE[j];
 800a0c0:	4a2e      	ldr	r2, [pc, #184]	@ (800a17c <init_heat_docks+0xfc>)
 800a0c2:	68bb      	ldr	r3, [r7, #8]
 800a0c4:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800a0c8:	687b      	ldr	r3, [r7, #4]
 800a0ca:	61da      	str	r2, [r3, #28]
            tc->duration = HEAT_DURATION_MS[j];
 800a0cc:	4a2c      	ldr	r2, [pc, #176]	@ (800a180 <init_heat_docks+0x100>)
 800a0ce:	68bb      	ldr	r3, [r7, #8]
 800a0d0:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800a0d4:	687b      	ldr	r3, [r7, #4]
 800a0d6:	611a      	str	r2, [r3, #16]
            tc->s_time = 0;
 800a0d8:	687b      	ldr	r3, [r7, #4]
 800a0da:	2200      	movs	r2, #0
 800a0dc:	60da      	str	r2, [r3, #12]
            tc->last_temperature = 0;
 800a0de:	687b      	ldr	r3, [r7, #4]
 800a0e0:	f04f 0200 	mov.w	r2, #0
 800a0e4:	615a      	str	r2, [r3, #20]
            tc->current_temperature = 0;
 800a0e6:	687b      	ldr	r3, [r7, #4]
 800a0e8:	f04f 0200 	mov.w	r2, #0
 800a0ec:	619a      	str	r2, [r3, #24]

            if(tc->thermistor_channel != 0xff){
 800a0ee:	687b      	ldr	r3, [r7, #4]
 800a0f0:	785b      	ldrb	r3, [r3, #1]
 800a0f2:	2bff      	cmp	r3, #255	@ 0xff
 800a0f4:	d012      	beq.n	800a11c <init_heat_docks+0x9c>
                tc->pid_controller.kp = KP;
 800a0f6:	687b      	ldr	r3, [r7, #4]
 800a0f8:	4a22      	ldr	r2, [pc, #136]	@ (800a184 <init_heat_docks+0x104>)
 800a0fa:	621a      	str	r2, [r3, #32]
                tc->pid_controller.ki = KI;
 800a0fc:	687b      	ldr	r3, [r7, #4]
 800a0fe:	f04f 4282 	mov.w	r2, #1090519040	@ 0x41000000
 800a102:	625a      	str	r2, [r3, #36]	@ 0x24
                tc->pid_controller.kd = KD;
 800a104:	687b      	ldr	r3, [r7, #4]
 800a106:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 800a10a:	629a      	str	r2, [r3, #40]	@ 0x28
                tc->pid_controller.prev_error = 0;
 800a10c:	687b      	ldr	r3, [r7, #4]
 800a10e:	f04f 0200 	mov.w	r2, #0
 800a112:	62da      	str	r2, [r3, #44]	@ 0x2c
                tc->pid_controller.integral = 0;
 800a114:	687b      	ldr	r3, [r7, #4]
 800a116:	f04f 0200 	mov.w	r2, #0
 800a11a:	631a      	str	r2, [r3, #48]	@ 0x30
            }
            if(tc->pwm){
 800a11c:	687b      	ldr	r3, [r7, #4]
 800a11e:	689b      	ldr	r3, [r3, #8]
 800a120:	2b00      	cmp	r3, #0
 800a122:	d004      	beq.n	800a12e <init_heat_docks+0xae>
                tc_set_pwm(tc, 0);
 800a124:	2100      	movs	r1, #0
 800a126:	6878      	ldr	r0, [r7, #4]
 800a128:	f7ff ff94 	bl	800a054 <tc_set_pwm>
 800a12c:	e005      	b.n	800a13a <init_heat_docks+0xba>
            }else{
                turn_heat_tc(tc, 0);
 800a12e:	687b      	ldr	r3, [r7, #4]
 800a130:	685b      	ldr	r3, [r3, #4]
 800a132:	2100      	movs	r1, #0
 800a134:	4618      	mov	r0, r3
 800a136:	f7fe fe3d 	bl	8008db4 <gpio_set_status>
        for(int j=0; j<NUM_HEAT_TC; j++){
 800a13a:	68bb      	ldr	r3, [r7, #8]
 800a13c:	3301      	adds	r3, #1
 800a13e:	60bb      	str	r3, [r7, #8]
 800a140:	68bb      	ldr	r3, [r7, #8]
 800a142:	2b01      	cmp	r3, #1
 800a144:	dda5      	ble.n	800a092 <init_heat_docks+0x12>
            }

        }
        heat_docks[i].hsteps = heat_steps;
 800a146:	4a0c      	ldr	r2, [pc, #48]	@ (800a178 <init_heat_docks+0xf8>)
 800a148:	68fb      	ldr	r3, [r7, #12]
 800a14a:	015b      	lsls	r3, r3, #5
 800a14c:	4413      	add	r3, r2
 800a14e:	331c      	adds	r3, #28
 800a150:	4a0d      	ldr	r2, [pc, #52]	@ (800a188 <init_heat_docks+0x108>)
 800a152:	601a      	str	r2, [r3, #0]
        heat_docks[i].num_step = ARRAY_SIZE(heat_steps);
 800a154:	4a08      	ldr	r2, [pc, #32]	@ (800a178 <init_heat_docks+0xf8>)
 800a156:	68fb      	ldr	r3, [r7, #12]
 800a158:	015b      	lsls	r3, r3, #5
 800a15a:	4413      	add	r3, r2
 800a15c:	3318      	adds	r3, #24
 800a15e:	2202      	movs	r2, #2
 800a160:	601a      	str	r2, [r3, #0]
    for(int i=0; i<NUM_DOCKS; i++){
 800a162:	68fb      	ldr	r3, [r7, #12]
 800a164:	3301      	adds	r3, #1
 800a166:	60fb      	str	r3, [r7, #12]
 800a168:	68fb      	ldr	r3, [r7, #12]
 800a16a:	2b05      	cmp	r3, #5
 800a16c:	dd8e      	ble.n	800a08c <init_heat_docks+0xc>
    }

}
 800a16e:	bf00      	nop
 800a170:	bf00      	nop
 800a172:	3710      	adds	r7, #16
 800a174:	46bd      	mov	sp, r7
 800a176:	bd80      	pop	{r7, pc}
 800a178:	20000568 	.word	0x20000568
 800a17c:	20000648 	.word	0x20000648
 800a180:	20000654 	.word	0x20000654
 800a184:	42f00000 	.word	0x42f00000
 800a188:	20000628 	.word	0x20000628

0800a18c <stop_heat_dock>:

void stop_heat_dock(int idx)
{
 800a18c:	b580      	push	{r7, lr}
 800a18e:	b086      	sub	sp, #24
 800a190:	af00      	add	r7, sp, #0
 800a192:	6078      	str	r0, [r7, #4]
	heat_dock_st *dock = &heat_docks[idx];
 800a194:	687b      	ldr	r3, [r7, #4]
 800a196:	015b      	lsls	r3, r3, #5
 800a198:	4a22      	ldr	r2, [pc, #136]	@ (800a224 <stop_heat_dock+0x98>)
 800a19a:	4413      	add	r3, r2
 800a19c:	613b      	str	r3, [r7, #16]
	heat_channel_st *tc;

	printfln("stop heat dock !");
 800a19e:	4922      	ldr	r1, [pc, #136]	@ (800a228 <stop_heat_dock+0x9c>)
 800a1a0:	4822      	ldr	r0, [pc, #136]	@ (800a22c <stop_heat_dock+0xa0>)
 800a1a2:	f7ff f917 	bl	80093d4 <__uart_printf>
 800a1a6:	2203      	movs	r2, #3
 800a1a8:	4921      	ldr	r1, [pc, #132]	@ (800a230 <stop_heat_dock+0xa4>)
 800a1aa:	4820      	ldr	r0, [pc, #128]	@ (800a22c <stop_heat_dock+0xa0>)
 800a1ac:	f7ff f8d8 	bl	8009360 <uart_write>

    if(dock->do_flag){
 800a1b0:	693b      	ldr	r3, [r7, #16]
 800a1b2:	789b      	ldrb	r3, [r3, #2]
 800a1b4:	b2db      	uxtb	r3, r3
 800a1b6:	2b00      	cmp	r3, #0
 800a1b8:	d02f      	beq.n	800a21a <stop_heat_dock+0x8e>
        dock->do_flag = 0;
 800a1ba:	693b      	ldr	r3, [r7, #16]
 800a1bc:	2200      	movs	r2, #0
 800a1be:	709a      	strb	r2, [r3, #2]
        for(int j=0; j<NUM_HEAT_TC; j++){
 800a1c0:	2300      	movs	r3, #0
 800a1c2:	617b      	str	r3, [r7, #20]
 800a1c4:	e026      	b.n	800a214 <stop_heat_dock+0x88>
            tc = dock->tcs[j];
 800a1c6:	693b      	ldr	r3, [r7, #16]
 800a1c8:	697a      	ldr	r2, [r7, #20]
 800a1ca:	3202      	adds	r2, #2
 800a1cc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a1d0:	60fb      	str	r3, [r7, #12]
            tc->s_time = 0;
 800a1d2:	68fb      	ldr	r3, [r7, #12]
 800a1d4:	2200      	movs	r2, #0
 800a1d6:	60da      	str	r2, [r3, #12]
            tc->flag = 0;
 800a1d8:	68fb      	ldr	r3, [r7, #12]
 800a1da:	2200      	movs	r2, #0
 800a1dc:	701a      	strb	r2, [r3, #0]
            if(tc->pwm){
 800a1de:	68fb      	ldr	r3, [r7, #12]
 800a1e0:	689b      	ldr	r3, [r3, #8]
 800a1e2:	2b00      	cmp	r3, #0
 800a1e4:	d00d      	beq.n	800a202 <stop_heat_dock+0x76>
//                tc_set_pwm(tc, 0);
                pwm_stop(tc->pwm);
 800a1e6:	68fb      	ldr	r3, [r7, #12]
 800a1e8:	689b      	ldr	r3, [r3, #8]
 800a1ea:	681a      	ldr	r2, [r3, #0]
 800a1ec:	68fb      	ldr	r3, [r7, #12]
 800a1ee:	689b      	ldr	r3, [r3, #8]
 800a1f0:	791b      	ldrb	r3, [r3, #4]
 800a1f2:	b2db      	uxtb	r3, r3
 800a1f4:	3b01      	subs	r3, #1
 800a1f6:	009b      	lsls	r3, r3, #2
 800a1f8:	4619      	mov	r1, r3
 800a1fa:	4610      	mov	r0, r2
 800a1fc:	f7fb fc1c 	bl	8005a38 <HAL_TIM_PWM_Stop>
 800a200:	e005      	b.n	800a20e <stop_heat_dock+0x82>
            }else{
                turn_heat_tc(tc, 0);
 800a202:	68fb      	ldr	r3, [r7, #12]
 800a204:	685b      	ldr	r3, [r3, #4]
 800a206:	2100      	movs	r1, #0
 800a208:	4618      	mov	r0, r3
 800a20a:	f7fe fdd3 	bl	8008db4 <gpio_set_status>
        for(int j=0; j<NUM_HEAT_TC; j++){
 800a20e:	697b      	ldr	r3, [r7, #20]
 800a210:	3301      	adds	r3, #1
 800a212:	617b      	str	r3, [r7, #20]
 800a214:	697b      	ldr	r3, [r7, #20]
 800a216:	2b01      	cmp	r3, #1
 800a218:	ddd5      	ble.n	800a1c6 <stop_heat_dock+0x3a>
            }
        }
    }
}
 800a21a:	bf00      	nop
 800a21c:	3718      	adds	r7, #24
 800a21e:	46bd      	mov	sp, r7
 800a220:	bd80      	pop	{r7, pc}
 800a222:	bf00      	nop
 800a224:	20000568 	.word	0x20000568
 800a228:	0800e234 	.word	0x0800e234
 800a22c:	20000a64 	.word	0x20000a64
 800a230:	0800e248 	.word	0x0800e248

0800a234 <start_heat_dock>:

//static uint8_t h1_subphase[NUM_DOCKS] = {0}; // H1 

void start_heat_dock(int idx)
{
 800a234:	b580      	push	{r7, lr}
 800a236:	b08a      	sub	sp, #40	@ 0x28
 800a238:	af02      	add	r7, sp, #8
 800a23a:	6078      	str	r0, [r7, #4]
    heat_dock_st *dock = &heat_docks[idx];
 800a23c:	687b      	ldr	r3, [r7, #4]
 800a23e:	015b      	lsls	r3, r3, #5
 800a240:	4a3e      	ldr	r2, [pc, #248]	@ (800a33c <start_heat_dock+0x108>)
 800a242:	4413      	add	r3, r2
 800a244:	617b      	str	r3, [r7, #20]
    heat_channel_st *tc;
    int i;

    for (i = 0; i < NUM_HEAT_TC; i++) {
 800a246:	2300      	movs	r3, #0
 800a248:	61fb      	str	r3, [r7, #28]
 800a24a:	e01a      	b.n	800a282 <start_heat_dock+0x4e>
        tc = dock->tcs[i];
 800a24c:	697b      	ldr	r3, [r7, #20]
 800a24e:	69fa      	ldr	r2, [r7, #28]
 800a250:	3202      	adds	r2, #2
 800a252:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a256:	60fb      	str	r3, [r7, #12]
        tc->flag = 0;
 800a258:	68fb      	ldr	r3, [r7, #12]
 800a25a:	2200      	movs	r2, #0
 800a25c:	701a      	strb	r2, [r3, #0]
        if (tc->pwm) {
 800a25e:	68fb      	ldr	r3, [r7, #12]
 800a260:	689b      	ldr	r3, [r3, #8]
 800a262:	2b00      	cmp	r3, #0
 800a264:	d004      	beq.n	800a270 <start_heat_dock+0x3c>
            tc_set_pwm(tc, 0);
 800a266:	2100      	movs	r1, #0
 800a268:	68f8      	ldr	r0, [r7, #12]
 800a26a:	f7ff fef3 	bl	800a054 <tc_set_pwm>
 800a26e:	e005      	b.n	800a27c <start_heat_dock+0x48>
        } else {
            turn_heat_tc(tc, 0);
 800a270:	68fb      	ldr	r3, [r7, #12]
 800a272:	685b      	ldr	r3, [r3, #4]
 800a274:	2100      	movs	r1, #0
 800a276:	4618      	mov	r0, r3
 800a278:	f7fe fd9c 	bl	8008db4 <gpio_set_status>
    for (i = 0; i < NUM_HEAT_TC; i++) {
 800a27c:	69fb      	ldr	r3, [r7, #28]
 800a27e:	3301      	adds	r3, #1
 800a280:	61fb      	str	r3, [r7, #28]
 800a282:	69fb      	ldr	r3, [r7, #28]
 800a284:	2b01      	cmp	r3, #1
 800a286:	dde1      	ble.n	800a24c <start_heat_dock+0x18>
        }
    }

    dock->phase = 0;
 800a288:	697b      	ldr	r3, [r7, #20]
 800a28a:	2200      	movs	r2, #0
 800a28c:	705a      	strb	r2, [r3, #1]
    dock->do_flag = 1;
 800a28e:	697b      	ldr	r3, [r7, #20]
 800a290:	2201      	movs	r2, #1
 800a292:	709a      	strb	r2, [r3, #2]

	dock->s_time = get_timestamp_ms();
 800a294:	f7fe ff4a 	bl	800912c <get_delaytimer_timestamp_ms>
 800a298:	4602      	mov	r2, r0
 800a29a:	697b      	ldr	r3, [r7, #20]
 800a29c:	615a      	str	r2, [r3, #20]

    //   H1 
    h1_subphase[idx] = 0;
 800a29e:	4a28      	ldr	r2, [pc, #160]	@ (800a340 <start_heat_dock+0x10c>)
 800a2a0:	687b      	ldr	r3, [r7, #4]
 800a2a2:	4413      	add	r3, r2
 800a2a4:	2200      	movs	r2, #0
 800a2a6:	701a      	strb	r2, [r3, #0]

    printfln("start heat dock, %u ...", dock->s_time);
 800a2a8:	697b      	ldr	r3, [r7, #20]
 800a2aa:	695b      	ldr	r3, [r3, #20]
 800a2ac:	461a      	mov	r2, r3
 800a2ae:	4925      	ldr	r1, [pc, #148]	@ (800a344 <start_heat_dock+0x110>)
 800a2b0:	4825      	ldr	r0, [pc, #148]	@ (800a348 <start_heat_dock+0x114>)
 800a2b2:	f7ff f88f 	bl	80093d4 <__uart_printf>
 800a2b6:	2203      	movs	r2, #3
 800a2b8:	4924      	ldr	r1, [pc, #144]	@ (800a34c <start_heat_dock+0x118>)
 800a2ba:	4823      	ldr	r0, [pc, #140]	@ (800a348 <start_heat_dock+0x114>)
 800a2bc:	f7ff f850 	bl	8009360 <uart_write>

    printfln("[START] dock=%d s_time=%lu in_place=%d num_step=%d",
 800a2c0:	697b      	ldr	r3, [r7, #20]
 800a2c2:	781b      	ldrb	r3, [r3, #0]
 800a2c4:	b2db      	uxtb	r3, r3
 800a2c6:	4618      	mov	r0, r3
 800a2c8:	697b      	ldr	r3, [r7, #20]
 800a2ca:	695a      	ldr	r2, [r3, #20]
 800a2cc:	697b      	ldr	r3, [r7, #20]
 800a2ce:	78db      	ldrb	r3, [r3, #3]
 800a2d0:	b2db      	uxtb	r3, r3
 800a2d2:	4619      	mov	r1, r3
 800a2d4:	697b      	ldr	r3, [r7, #20]
 800a2d6:	699b      	ldr	r3, [r3, #24]
 800a2d8:	9301      	str	r3, [sp, #4]
 800a2da:	9100      	str	r1, [sp, #0]
 800a2dc:	4613      	mov	r3, r2
 800a2de:	4602      	mov	r2, r0
 800a2e0:	491b      	ldr	r1, [pc, #108]	@ (800a350 <start_heat_dock+0x11c>)
 800a2e2:	4819      	ldr	r0, [pc, #100]	@ (800a348 <start_heat_dock+0x114>)
 800a2e4:	f7ff f876 	bl	80093d4 <__uart_printf>
 800a2e8:	2203      	movs	r2, #3
 800a2ea:	4918      	ldr	r1, [pc, #96]	@ (800a34c <start_heat_dock+0x118>)
 800a2ec:	4816      	ldr	r0, [pc, #88]	@ (800a348 <start_heat_dock+0x114>)
 800a2ee:	f7ff f837 	bl	8009360 <uart_write>
             dock->dock_id, dock->s_time, dock->in_place, dock->num_step);
    for (int i=0;i<NUM_HEAT_TC;i++){
 800a2f2:	2300      	movs	r3, #0
 800a2f4:	61bb      	str	r3, [r7, #24]
 800a2f6:	e018      	b.n	800a32a <start_heat_dock+0xf6>
        heat_channel_st *t = dock->tcs[i];
 800a2f8:	697b      	ldr	r3, [r7, #20]
 800a2fa:	69ba      	ldr	r2, [r7, #24]
 800a2fc:	3202      	adds	r2, #2
 800a2fe:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a302:	613b      	str	r3, [r7, #16]
        printfln("  tc[%d]: pwm=%p therm_ch=%d", i, (void*)t->pwm, t->thermistor_channel);
 800a304:	693b      	ldr	r3, [r7, #16]
 800a306:	689a      	ldr	r2, [r3, #8]
 800a308:	693b      	ldr	r3, [r7, #16]
 800a30a:	785b      	ldrb	r3, [r3, #1]
 800a30c:	9300      	str	r3, [sp, #0]
 800a30e:	4613      	mov	r3, r2
 800a310:	69ba      	ldr	r2, [r7, #24]
 800a312:	4910      	ldr	r1, [pc, #64]	@ (800a354 <start_heat_dock+0x120>)
 800a314:	480c      	ldr	r0, [pc, #48]	@ (800a348 <start_heat_dock+0x114>)
 800a316:	f7ff f85d 	bl	80093d4 <__uart_printf>
 800a31a:	2203      	movs	r2, #3
 800a31c:	490b      	ldr	r1, [pc, #44]	@ (800a34c <start_heat_dock+0x118>)
 800a31e:	480a      	ldr	r0, [pc, #40]	@ (800a348 <start_heat_dock+0x114>)
 800a320:	f7ff f81e 	bl	8009360 <uart_write>
    for (int i=0;i<NUM_HEAT_TC;i++){
 800a324:	69bb      	ldr	r3, [r7, #24]
 800a326:	3301      	adds	r3, #1
 800a328:	61bb      	str	r3, [r7, #24]
 800a32a:	69bb      	ldr	r3, [r7, #24]
 800a32c:	2b01      	cmp	r3, #1
 800a32e:	dde3      	ble.n	800a2f8 <start_heat_dock+0xc4>
    }

}
 800a330:	bf00      	nop
 800a332:	bf00      	nop
 800a334:	3720      	adds	r7, #32
 800a336:	46bd      	mov	sp, r7
 800a338:	bd80      	pop	{r7, pc}
 800a33a:	bf00      	nop
 800a33c:	20000568 	.word	0x20000568
 800a340:	20000cc0 	.word	0x20000cc0
 800a344:	0800e24c 	.word	0x0800e24c
 800a348:	20000a64 	.word	0x20000a64
 800a34c:	0800e248 	.word	0x0800e248
 800a350:	0800e264 	.word	0x0800e264
 800a354:	0800e298 	.word	0x0800e298

0800a358 <detect_heat_docks>:



int detect_heat_docks()
{
 800a358:	b580      	push	{r7, lr}
 800a35a:	b084      	sub	sp, #16
 800a35c:	af00      	add	r7, sp, #0
    int ret = 0;
 800a35e:	2300      	movs	r3, #0
 800a360:	60fb      	str	r3, [r7, #12]
    heat_dock_st *dock;
    static char in_place[NUM_DOCKS] = {0xff, 0xff, 0xff, 0xff, 0xff, 0xff};

    for(int i=0; i<NUM_DOCKS; i++){
 800a362:	2300      	movs	r3, #0
 800a364:	60bb      	str	r3, [r7, #8]
 800a366:	e035      	b.n	800a3d4 <detect_heat_docks+0x7c>
        dock = &heat_docks[i];
 800a368:	68bb      	ldr	r3, [r7, #8]
 800a36a:	015b      	lsls	r3, r3, #5
 800a36c:	4a1d      	ldr	r2, [pc, #116]	@ (800a3e4 <detect_heat_docks+0x8c>)
 800a36e:	4413      	add	r3, r2
 800a370:	607b      	str	r3, [r7, #4]
        dock->in_place = (gpio_get_status(dock->detect_pin) == 0) ? 1 : 0;
 800a372:	687b      	ldr	r3, [r7, #4]
 800a374:	685b      	ldr	r3, [r3, #4]
 800a376:	4618      	mov	r0, r3
 800a378:	f7fe fd05 	bl	8008d86 <gpio_get_status>
 800a37c:	4603      	mov	r3, r0
 800a37e:	2b00      	cmp	r3, #0
 800a380:	bf0c      	ite	eq
 800a382:	2301      	moveq	r3, #1
 800a384:	2300      	movne	r3, #0
 800a386:	b2db      	uxtb	r3, r3
 800a388:	461a      	mov	r2, r3
 800a38a:	687b      	ldr	r3, [r7, #4]
 800a38c:	70da      	strb	r2, [r3, #3]
        if(dock->in_place != in_place[i]){
 800a38e:	687b      	ldr	r3, [r7, #4]
 800a390:	78db      	ldrb	r3, [r3, #3]
 800a392:	b2da      	uxtb	r2, r3
 800a394:	4914      	ldr	r1, [pc, #80]	@ (800a3e8 <detect_heat_docks+0x90>)
 800a396:	68bb      	ldr	r3, [r7, #8]
 800a398:	440b      	add	r3, r1
 800a39a:	781b      	ldrb	r3, [r3, #0]
 800a39c:	429a      	cmp	r2, r3
 800a39e:	d00e      	beq.n	800a3be <detect_heat_docks+0x66>
            ret = 1;
 800a3a0:	2301      	movs	r3, #1
 800a3a2:	60fb      	str	r3, [r7, #12]
            if(dock->in_place && (dock->do_flag == 0)){
 800a3a4:	687b      	ldr	r3, [r7, #4]
 800a3a6:	78db      	ldrb	r3, [r3, #3]
 800a3a8:	b2db      	uxtb	r3, r3
 800a3aa:	2b00      	cmp	r3, #0
 800a3ac:	d007      	beq.n	800a3be <detect_heat_docks+0x66>
 800a3ae:	687b      	ldr	r3, [r7, #4]
 800a3b0:	789b      	ldrb	r3, [r3, #2]
 800a3b2:	b2db      	uxtb	r3, r3
 800a3b4:	2b00      	cmp	r3, #0
 800a3b6:	d102      	bne.n	800a3be <detect_heat_docks+0x66>
//				dock->tcs[0]->duration =  7 * 60 * 1000;
				//dock->do_flag = 1;
				start_heat_dock(i);
 800a3b8:	68b8      	ldr	r0, [r7, #8]
 800a3ba:	f7ff ff3b 	bl	800a234 <start_heat_dock>
			}
        }
        in_place[i] = dock->in_place;
 800a3be:	687b      	ldr	r3, [r7, #4]
 800a3c0:	78db      	ldrb	r3, [r3, #3]
 800a3c2:	b2d9      	uxtb	r1, r3
 800a3c4:	4a08      	ldr	r2, [pc, #32]	@ (800a3e8 <detect_heat_docks+0x90>)
 800a3c6:	68bb      	ldr	r3, [r7, #8]
 800a3c8:	4413      	add	r3, r2
 800a3ca:	460a      	mov	r2, r1
 800a3cc:	701a      	strb	r2, [r3, #0]
    for(int i=0; i<NUM_DOCKS; i++){
 800a3ce:	68bb      	ldr	r3, [r7, #8]
 800a3d0:	3301      	adds	r3, #1
 800a3d2:	60bb      	str	r3, [r7, #8]
 800a3d4:	68bb      	ldr	r3, [r7, #8]
 800a3d6:	2b05      	cmp	r3, #5
 800a3d8:	ddc6      	ble.n	800a368 <detect_heat_docks+0x10>
    }

    return ret;
 800a3da:	68fb      	ldr	r3, [r7, #12]
}
 800a3dc:	4618      	mov	r0, r3
 800a3de:	3710      	adds	r7, #16
 800a3e0:	46bd      	mov	sp, r7
 800a3e2:	bd80      	pop	{r7, pc}
 800a3e4:	20000568 	.word	0x20000568
 800a3e8:	20000660 	.word	0x20000660

0800a3ec <do_heat_dock>:


extern void get_temperatures(void);   //  heat.c 

void do_heat_dock(int idx)
{
 800a3ec:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a3f0:	b090      	sub	sp, #64	@ 0x40
 800a3f2:	af08      	add	r7, sp, #32
 800a3f4:	6078      	str	r0, [r7, #4]
    heat_channel_st *tc;
    heat_dock_st *dock = &heat_docks[idx];
 800a3f6:	687b      	ldr	r3, [r7, #4]
 800a3f8:	015b      	lsls	r3, r3, #5
 800a3fa:	4a98      	ldr	r2, [pc, #608]	@ (800a65c <do_heat_dock+0x270>)
 800a3fc:	4413      	add	r3, r2
 800a3fe:	617b      	str	r3, [r7, #20]
    heat_step_st *hstep;
    float control_signal;
    uint16_t duty_cycle = 0;
 800a400:	2300      	movs	r3, #0
 800a402:	83fb      	strh	r3, [r7, #30]

    //   ADC  regular_channels[] 
    get_temperatures();
 800a404:	f000 fb40 	bl	800aa88 <get_temperatures>

    //  dock 
    for (int i = 0; i < NUM_HEAT_TC; i++) {
 800a408:	2300      	movs	r3, #0
 800a40a:	61bb      	str	r3, [r7, #24]
 800a40c:	e038      	b.n	800a480 <do_heat_dock+0x94>
        tc = dock->tcs[i];
 800a40e:	697b      	ldr	r3, [r7, #20]
 800a410:	69ba      	ldr	r2, [r7, #24]
 800a412:	3202      	adds	r2, #2
 800a414:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a418:	60fb      	str	r3, [r7, #12]
        if (tc->thermistor_channel != 0xff) {
 800a41a:	68fb      	ldr	r3, [r7, #12]
 800a41c:	785b      	ldrb	r3, [r3, #1]
 800a41e:	2bff      	cmp	r3, #255	@ 0xff
 800a420:	d02b      	beq.n	800a47a <do_heat_dock+0x8e>
            tc->last_temperature    = tc->current_temperature;
 800a422:	68fb      	ldr	r3, [r7, #12]
 800a424:	699a      	ldr	r2, [r3, #24]
 800a426:	68fb      	ldr	r3, [r7, #12]
 800a428:	615a      	str	r2, [r3, #20]
            tc->current_temperature = get_temperature(tc->thermistor_channel);
 800a42a:	68fb      	ldr	r3, [r7, #12]
 800a42c:	785b      	ldrb	r3, [r3, #1]
 800a42e:	4618      	mov	r0, r3
 800a430:	f000 fb3a 	bl	800aaa8 <get_temperature>
 800a434:	4602      	mov	r2, r0
 800a436:	68fb      	ldr	r3, [r7, #12]
 800a438:	619a      	str	r2, [r3, #24]

            printfln("dock[%d:%d] Temp = %.2f C (time=%lu ms)",
 800a43a:	697b      	ldr	r3, [r7, #20]
 800a43c:	781b      	ldrb	r3, [r3, #0]
 800a43e:	b2db      	uxtb	r3, r3
 800a440:	461e      	mov	r6, r3
 800a442:	68fb      	ldr	r3, [r7, #12]
 800a444:	78db      	ldrb	r3, [r3, #3]
 800a446:	b2db      	uxtb	r3, r3
 800a448:	4698      	mov	r8, r3
 800a44a:	68fb      	ldr	r3, [r7, #12]
 800a44c:	699b      	ldr	r3, [r3, #24]
 800a44e:	4618      	mov	r0, r3
 800a450:	f7f6 f860 	bl	8000514 <__aeabi_f2d>
 800a454:	4604      	mov	r4, r0
 800a456:	460d      	mov	r5, r1
 800a458:	f7fe fe68 	bl	800912c <get_delaytimer_timestamp_ms>
 800a45c:	4603      	mov	r3, r0
 800a45e:	9302      	str	r3, [sp, #8]
 800a460:	e9cd 4500 	strd	r4, r5, [sp]
 800a464:	4643      	mov	r3, r8
 800a466:	4632      	mov	r2, r6
 800a468:	497d      	ldr	r1, [pc, #500]	@ (800a660 <do_heat_dock+0x274>)
 800a46a:	487e      	ldr	r0, [pc, #504]	@ (800a664 <do_heat_dock+0x278>)
 800a46c:	f7fe ffb2 	bl	80093d4 <__uart_printf>
 800a470:	2203      	movs	r2, #3
 800a472:	497d      	ldr	r1, [pc, #500]	@ (800a668 <do_heat_dock+0x27c>)
 800a474:	487b      	ldr	r0, [pc, #492]	@ (800a664 <do_heat_dock+0x278>)
 800a476:	f7fe ff73 	bl	8009360 <uart_write>
    for (int i = 0; i < NUM_HEAT_TC; i++) {
 800a47a:	69bb      	ldr	r3, [r7, #24]
 800a47c:	3301      	adds	r3, #1
 800a47e:	61bb      	str	r3, [r7, #24]
 800a480:	69bb      	ldr	r3, [r7, #24]
 800a482:	2b01      	cmp	r3, #1
 800a484:	ddc3      	ble.n	800a40e <do_heat_dock+0x22>
                     get_timestamp_ms());
        }
    }

    // 
    if (dock->in_place == 0) {
 800a486:	697b      	ldr	r3, [r7, #20]
 800a488:	78db      	ldrb	r3, [r3, #3]
 800a48a:	b2db      	uxtb	r3, r3
 800a48c:	2b00      	cmp	r3, #0
 800a48e:	d109      	bne.n	800a4a4 <do_heat_dock+0xb8>
        if (dock->do_flag) stop_heat_dock(idx);
 800a490:	697b      	ldr	r3, [r7, #20]
 800a492:	789b      	ldrb	r3, [r3, #2]
 800a494:	b2db      	uxtb	r3, r3
 800a496:	2b00      	cmp	r3, #0
 800a498:	f000 81ea 	beq.w	800a870 <do_heat_dock+0x484>
 800a49c:	6878      	ldr	r0, [r7, #4]
 800a49e:	f7ff fe75 	bl	800a18c <stop_heat_dock>
        return;
 800a4a2:	e1e5      	b.n	800a870 <do_heat_dock+0x484>
    }

    // 
    if (dock->do_flag == 0 || dock->phase >= dock->num_step) {
 800a4a4:	697b      	ldr	r3, [r7, #20]
 800a4a6:	789b      	ldrb	r3, [r3, #2]
 800a4a8:	b2db      	uxtb	r3, r3
 800a4aa:	2b00      	cmp	r3, #0
 800a4ac:	f000 81e2 	beq.w	800a874 <do_heat_dock+0x488>
 800a4b0:	697b      	ldr	r3, [r7, #20]
 800a4b2:	785b      	ldrb	r3, [r3, #1]
 800a4b4:	b2db      	uxtb	r3, r3
 800a4b6:	461a      	mov	r2, r3
 800a4b8:	697b      	ldr	r3, [r7, #20]
 800a4ba:	699b      	ldr	r3, [r3, #24]
 800a4bc:	429a      	cmp	r2, r3
 800a4be:	f280 81d9 	bge.w	800a874 <do_heat_dock+0x488>
        return;
    }

    // 7 
    if ((get_timestamp_ms() - dock->s_time) < HEAT_LATENCY) {
 800a4c2:	f7fe fe33 	bl	800912c <get_delaytimer_timestamp_ms>
 800a4c6:	4602      	mov	r2, r0
 800a4c8:	697b      	ldr	r3, [r7, #20]
 800a4ca:	695b      	ldr	r3, [r3, #20]
 800a4cc:	1ad3      	subs	r3, r2, r3
 800a4ce:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 800a4d2:	f0c0 81d1 	bcc.w	800a878 <do_heat_dock+0x48c>
        return;
    }

    //  step 
    hstep = &dock->hsteps[dock->phase];
 800a4d6:	697b      	ldr	r3, [r7, #20]
 800a4d8:	69da      	ldr	r2, [r3, #28]
 800a4da:	697b      	ldr	r3, [r7, #20]
 800a4dc:	785b      	ldrb	r3, [r3, #1]
 800a4de:	b2db      	uxtb	r3, r3
 800a4e0:	011b      	lsls	r3, r3, #4
 800a4e2:	4413      	add	r3, r2
 800a4e4:	613b      	str	r3, [r7, #16]
    tc    = dock->tcs[hstep->tc_idx];
 800a4e6:	693b      	ldr	r3, [r7, #16]
 800a4e8:	681a      	ldr	r2, [r3, #0]
 800a4ea:	697b      	ldr	r3, [r7, #20]
 800a4ec:	3202      	adds	r2, #2
 800a4ee:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a4f2:	60fb      	str	r3, [r7, #12]

    // 
    if (hstep->duration == 0) {
 800a4f4:	693b      	ldr	r3, [r7, #16]
 800a4f6:	68db      	ldr	r3, [r3, #12]
 800a4f8:	2b00      	cmp	r3, #0
 800a4fa:	d107      	bne.n	800a50c <do_heat_dock+0x120>
        dock->phase++;
 800a4fc:	697b      	ldr	r3, [r7, #20]
 800a4fe:	785b      	ldrb	r3, [r3, #1]
 800a500:	b2db      	uxtb	r3, r3
 800a502:	3301      	adds	r3, #1
 800a504:	b2da      	uxtb	r2, r3
 800a506:	697b      	ldr	r3, [r7, #20]
 800a508:	705a      	strb	r2, [r3, #1]
        return;
 800a50a:	e1b6      	b.n	800a87a <do_heat_dock+0x48e>
    }

    //  step
    if (tc->flag == 0) {
 800a50c:	68fb      	ldr	r3, [r7, #12]
 800a50e:	781b      	ldrb	r3, [r3, #0]
 800a510:	b2db      	uxtb	r3, r3
 800a512:	2b00      	cmp	r3, #0
 800a514:	d13f      	bne.n	800a596 <do_heat_dock+0x1aa>
        tc->flag = 1;  // 1=2=
 800a516:	68fb      	ldr	r3, [r7, #12]
 800a518:	2201      	movs	r2, #1
 800a51a:	701a      	strb	r2, [r3, #0]
        printfln("[STEP-ENTER] dock=%d phase=%d tc_idx=%d flag=%d pwm=%p therm_ch=%d",
 800a51c:	697b      	ldr	r3, [r7, #20]
 800a51e:	781b      	ldrb	r3, [r3, #0]
 800a520:	b2db      	uxtb	r3, r3
 800a522:	461c      	mov	r4, r3
 800a524:	697b      	ldr	r3, [r7, #20]
 800a526:	785b      	ldrb	r3, [r3, #1]
 800a528:	b2db      	uxtb	r3, r3
 800a52a:	461d      	mov	r5, r3
 800a52c:	693b      	ldr	r3, [r7, #16]
 800a52e:	681b      	ldr	r3, [r3, #0]
 800a530:	68fa      	ldr	r2, [r7, #12]
 800a532:	7812      	ldrb	r2, [r2, #0]
 800a534:	b2d2      	uxtb	r2, r2
 800a536:	4610      	mov	r0, r2
 800a538:	68fa      	ldr	r2, [r7, #12]
 800a53a:	6892      	ldr	r2, [r2, #8]
 800a53c:	68f9      	ldr	r1, [r7, #12]
 800a53e:	7849      	ldrb	r1, [r1, #1]
 800a540:	9103      	str	r1, [sp, #12]
 800a542:	9202      	str	r2, [sp, #8]
 800a544:	9001      	str	r0, [sp, #4]
 800a546:	9300      	str	r3, [sp, #0]
 800a548:	462b      	mov	r3, r5
 800a54a:	4622      	mov	r2, r4
 800a54c:	4947      	ldr	r1, [pc, #284]	@ (800a66c <do_heat_dock+0x280>)
 800a54e:	4845      	ldr	r0, [pc, #276]	@ (800a664 <do_heat_dock+0x278>)
 800a550:	f7fe ff40 	bl	80093d4 <__uart_printf>
 800a554:	2203      	movs	r2, #3
 800a556:	4944      	ldr	r1, [pc, #272]	@ (800a668 <do_heat_dock+0x27c>)
 800a558:	4842      	ldr	r0, [pc, #264]	@ (800a664 <do_heat_dock+0x278>)
 800a55a:	f7fe ff01 	bl	8009360 <uart_write>
                 dock->dock_id, dock->phase, hstep->tc_idx, tc->flag,
                 (void*)tc->pwm, tc->thermistor_channel);

        if (tc->pwm) {
 800a55e:	68fb      	ldr	r3, [r7, #12]
 800a560:	689b      	ldr	r3, [r3, #8]
 800a562:	2b00      	cmp	r3, #0
 800a564:	d011      	beq.n	800a58a <do_heat_dock+0x19e>
            pwm_start(tc->pwm);
 800a566:	68fb      	ldr	r3, [r7, #12]
 800a568:	689b      	ldr	r3, [r3, #8]
 800a56a:	681a      	ldr	r2, [r3, #0]
 800a56c:	68fb      	ldr	r3, [r7, #12]
 800a56e:	689b      	ldr	r3, [r3, #8]
 800a570:	791b      	ldrb	r3, [r3, #4]
 800a572:	b2db      	uxtb	r3, r3
 800a574:	3b01      	subs	r3, #1
 800a576:	009b      	lsls	r3, r3, #2
 800a578:	4619      	mov	r1, r3
 800a57a:	4610      	mov	r0, r2
 800a57c:	f7fb f9a2 	bl	80058c4 <HAL_TIM_PWM_Start>
            tc_set_pwm(tc, 0);
 800a580:	2100      	movs	r1, #0
 800a582:	68f8      	ldr	r0, [r7, #12]
 800a584:	f7ff fd66 	bl	800a054 <tc_set_pwm>
 800a588:	e005      	b.n	800a596 <do_heat_dock+0x1aa>
        } else {
            turn_heat_tc(tc, 1);
 800a58a:	68fb      	ldr	r3, [r7, #12]
 800a58c:	685b      	ldr	r3, [r3, #4]
 800a58e:	2101      	movs	r1, #1
 800a590:	4618      	mov	r0, r3
 800a592:	f7fe fc0f 	bl	8008db4 <gpio_set_status>
        }
    }

    // PID 
    if (tc->thermistor_channel != 0xff) {
 800a596:	68fb      	ldr	r3, [r7, #12]
 800a598:	785b      	ldrb	r3, [r3, #1]
 800a59a:	2bff      	cmp	r3, #255	@ 0xff
 800a59c:	f000 80fe 	beq.w	800a79c <do_heat_dock+0x3b0>

        // 
        if (tc->current_temperature >= ((float)hstep->target.temperature - TEMP_TOLERANCE)) {
 800a5a0:	68fb      	ldr	r3, [r7, #12]
 800a5a2:	699b      	ldr	r3, [r3, #24]
 800a5a4:	4618      	mov	r0, r3
 800a5a6:	f7f5 ffb5 	bl	8000514 <__aeabi_f2d>
 800a5aa:	4604      	mov	r4, r0
 800a5ac:	460d      	mov	r5, r1
 800a5ae:	693b      	ldr	r3, [r7, #16]
 800a5b0:	685b      	ldr	r3, [r3, #4]
 800a5b2:	4618      	mov	r0, r3
 800a5b4:	f7f5 ffae 	bl	8000514 <__aeabi_f2d>
 800a5b8:	f04f 0200 	mov.w	r2, #0
 800a5bc:	4b2c      	ldr	r3, [pc, #176]	@ (800a670 <do_heat_dock+0x284>)
 800a5be:	f7f5 fe49 	bl	8000254 <__aeabi_dsub>
 800a5c2:	4602      	mov	r2, r0
 800a5c4:	460b      	mov	r3, r1
 800a5c6:	4620      	mov	r0, r4
 800a5c8:	4629      	mov	r1, r5
 800a5ca:	f7f6 fa81 	bl	8000ad0 <__aeabi_dcmpge>
 800a5ce:	4603      	mov	r3, r0
 800a5d0:	2b00      	cmp	r3, #0
 800a5d2:	d02b      	beq.n	800a62c <do_heat_dock+0x240>
            if (tc->flag == 1) {
 800a5d4:	68fb      	ldr	r3, [r7, #12]
 800a5d6:	781b      	ldrb	r3, [r3, #0]
 800a5d8:	b2db      	uxtb	r3, r3
 800a5da:	2b01      	cmp	r3, #1
 800a5dc:	d126      	bne.n	800a62c <do_heat_dock+0x240>
                tc->flag  = 2;
 800a5de:	68fb      	ldr	r3, [r7, #12]
 800a5e0:	2202      	movs	r2, #2
 800a5e2:	701a      	strb	r2, [r3, #0]
                tc->s_time = get_timestamp_ms();
 800a5e4:	f7fe fda2 	bl	800912c <get_delaytimer_timestamp_ms>
 800a5e8:	4602      	mov	r2, r0
 800a5ea:	68fb      	ldr	r3, [r7, #12]
 800a5ec:	60da      	str	r2, [r3, #12]
                printfln("[HOLD-START] dock=%d phase=%d T=%.2f s_time=%lu",
 800a5ee:	697b      	ldr	r3, [r7, #20]
 800a5f0:	781b      	ldrb	r3, [r3, #0]
 800a5f2:	b2db      	uxtb	r3, r3
 800a5f4:	461c      	mov	r4, r3
 800a5f6:	697b      	ldr	r3, [r7, #20]
 800a5f8:	785b      	ldrb	r3, [r3, #1]
 800a5fa:	b2db      	uxtb	r3, r3
 800a5fc:	461d      	mov	r5, r3
 800a5fe:	68fb      	ldr	r3, [r7, #12]
 800a600:	699b      	ldr	r3, [r3, #24]
 800a602:	4618      	mov	r0, r3
 800a604:	f7f5 ff86 	bl	8000514 <__aeabi_f2d>
 800a608:	4602      	mov	r2, r0
 800a60a:	460b      	mov	r3, r1
 800a60c:	68f9      	ldr	r1, [r7, #12]
 800a60e:	68c9      	ldr	r1, [r1, #12]
 800a610:	9102      	str	r1, [sp, #8]
 800a612:	e9cd 2300 	strd	r2, r3, [sp]
 800a616:	462b      	mov	r3, r5
 800a618:	4622      	mov	r2, r4
 800a61a:	4916      	ldr	r1, [pc, #88]	@ (800a674 <do_heat_dock+0x288>)
 800a61c:	4811      	ldr	r0, [pc, #68]	@ (800a664 <do_heat_dock+0x278>)
 800a61e:	f7fe fed9 	bl	80093d4 <__uart_printf>
 800a622:	2203      	movs	r2, #3
 800a624:	4910      	ldr	r1, [pc, #64]	@ (800a668 <do_heat_dock+0x27c>)
 800a626:	480f      	ldr	r0, [pc, #60]	@ (800a664 <do_heat_dock+0x278>)
 800a628:	f7fe fe9a 	bl	8009360 <uart_write>
                         dock->dock_id, dock->phase, tc->current_temperature, tc->s_time);
            }
        }

        if (tc->pwm) {
 800a62c:	68fb      	ldr	r3, [r7, #12]
 800a62e:	689b      	ldr	r3, [r3, #8]
 800a630:	2b00      	cmp	r3, #0
 800a632:	f000 809a 	beq.w	800a76a <do_heat_dock+0x37e>
            //  >20
            if (tc->current_temperature < ((float)hstep->target.temperature - 20.0f)) {
 800a636:	68fb      	ldr	r3, [r7, #12]
 800a638:	699c      	ldr	r4, [r3, #24]
 800a63a:	693b      	ldr	r3, [r7, #16]
 800a63c:	685b      	ldr	r3, [r3, #4]
 800a63e:	490e      	ldr	r1, [pc, #56]	@ (800a678 <do_heat_dock+0x28c>)
 800a640:	4618      	mov	r0, r3
 800a642:	f7f6 faeb 	bl	8000c1c <__aeabi_fsub>
 800a646:	4603      	mov	r3, r0
 800a648:	4619      	mov	r1, r3
 800a64a:	4620      	mov	r0, r4
 800a64c:	f7f6 fd8e 	bl	800116c <__aeabi_fcmplt>
 800a650:	4603      	mov	r3, r0
 800a652:	2b00      	cmp	r3, #0
 800a654:	d012      	beq.n	800a67c <do_heat_dock+0x290>
                duty_cycle = 100;
 800a656:	2364      	movs	r3, #100	@ 0x64
 800a658:	83fb      	strh	r3, [r7, #30]
 800a65a:	e045      	b.n	800a6e8 <do_heat_dock+0x2fc>
 800a65c:	20000568 	.word	0x20000568
 800a660:	0800e2b8 	.word	0x0800e2b8
 800a664:	20000a64 	.word	0x20000a64
 800a668:	0800e248 	.word	0x0800e248
 800a66c:	0800e2e0 	.word	0x0800e2e0
 800a670:	3fe00000 	.word	0x3fe00000
 800a674:	0800e324 	.word	0x0800e324
 800a678:	41a00000 	.word	0x41a00000
            } else {
                // PID 
                control_signal = pid_control(&tc->pid_controller,
 800a67c:	68fb      	ldr	r3, [r7, #12]
 800a67e:	f103 0020 	add.w	r0, r3, #32
 800a682:	693b      	ldr	r3, [r7, #16]
 800a684:	6859      	ldr	r1, [r3, #4]
                                             (float)hstep->target.temperature,
                                             tc->current_temperature);
 800a686:	68fb      	ldr	r3, [r7, #12]
 800a688:	699b      	ldr	r3, [r3, #24]
                control_signal = pid_control(&tc->pid_controller,
 800a68a:	461a      	mov	r2, r3
 800a68c:	f7ff fbc8 	bl	8009e20 <pid_control>
 800a690:	60b8      	str	r0, [r7, #8]
                duty_cycle = (uint16_t)control_signal;
 800a692:	68b8      	ldr	r0, [r7, #8]
 800a694:	f7f6 fd92 	bl	80011bc <__aeabi_f2uiz>
 800a698:	4603      	mov	r3, r0
 800a69a:	83fb      	strh	r3, [r7, #30]

                // 
                if (tc->current_temperature >= ((float)hstep->target.temperature - 1.5f)) {
 800a69c:	68fb      	ldr	r3, [r7, #12]
 800a69e:	699c      	ldr	r4, [r3, #24]
 800a6a0:	693b      	ldr	r3, [r7, #16]
 800a6a2:	685b      	ldr	r3, [r3, #4]
 800a6a4:	f04f 517f 	mov.w	r1, #1069547520	@ 0x3fc00000
 800a6a8:	4618      	mov	r0, r3
 800a6aa:	f7f6 fab7 	bl	8000c1c <__aeabi_fsub>
 800a6ae:	4603      	mov	r3, r0
 800a6b0:	4619      	mov	r1, r3
 800a6b2:	4620      	mov	r0, r4
 800a6b4:	f7f6 fd6e 	bl	8001194 <__aeabi_fcmpge>
 800a6b8:	4603      	mov	r3, r0
 800a6ba:	2b00      	cmp	r3, #0
 800a6bc:	d00f      	beq.n	800a6de <do_heat_dock+0x2f2>
                    duty_cycle = (uint16_t)((float)duty_cycle * 0.5f);
 800a6be:	8bfb      	ldrh	r3, [r7, #30]
 800a6c0:	4618      	mov	r0, r3
 800a6c2:	f7f6 fb5d 	bl	8000d80 <__aeabi_ui2f>
 800a6c6:	4603      	mov	r3, r0
 800a6c8:	f04f 517c 	mov.w	r1, #1056964608	@ 0x3f000000
 800a6cc:	4618      	mov	r0, r3
 800a6ce:	f7f6 fbaf 	bl	8000e30 <__aeabi_fmul>
 800a6d2:	4603      	mov	r3, r0
 800a6d4:	4618      	mov	r0, r3
 800a6d6:	f7f6 fd71 	bl	80011bc <__aeabi_f2uiz>
 800a6da:	4603      	mov	r3, r0
 800a6dc:	83fb      	strh	r3, [r7, #30]
                }
                if (duty_cycle > 100) duty_cycle = 100;
 800a6de:	8bfb      	ldrh	r3, [r7, #30]
 800a6e0:	2b64      	cmp	r3, #100	@ 0x64
 800a6e2:	d901      	bls.n	800a6e8 <do_heat_dock+0x2fc>
 800a6e4:	2364      	movs	r3, #100	@ 0x64
 800a6e6:	83fb      	strh	r3, [r7, #30]
            }

            tc_set_pwm(tc, duty_cycle);
 800a6e8:	8bfb      	ldrh	r3, [r7, #30]
 800a6ea:	4619      	mov	r1, r3
 800a6ec:	68f8      	ldr	r0, [r7, #12]
 800a6ee:	f7ff fcb1 	bl	800a054 <tc_set_pwm>

            printfln("[CTRL] dock=%d phase=%d T=%.2f set=%.2f err=%.2f duty=%u flag=%d",
 800a6f2:	697b      	ldr	r3, [r7, #20]
 800a6f4:	781b      	ldrb	r3, [r3, #0]
 800a6f6:	b2db      	uxtb	r3, r3
 800a6f8:	461e      	mov	r6, r3
 800a6fa:	697b      	ldr	r3, [r7, #20]
 800a6fc:	785b      	ldrb	r3, [r3, #1]
 800a6fe:	b2db      	uxtb	r3, r3
 800a700:	469a      	mov	sl, r3
 800a702:	68fb      	ldr	r3, [r7, #12]
 800a704:	699b      	ldr	r3, [r3, #24]
 800a706:	4618      	mov	r0, r3
 800a708:	f7f5 ff04 	bl	8000514 <__aeabi_f2d>
 800a70c:	4604      	mov	r4, r0
 800a70e:	460d      	mov	r5, r1
 800a710:	693b      	ldr	r3, [r7, #16]
 800a712:	685b      	ldr	r3, [r3, #4]
 800a714:	4618      	mov	r0, r3
 800a716:	f7f5 fefd 	bl	8000514 <__aeabi_f2d>
 800a71a:	4680      	mov	r8, r0
 800a71c:	4689      	mov	r9, r1
 800a71e:	693b      	ldr	r3, [r7, #16]
 800a720:	685a      	ldr	r2, [r3, #4]
 800a722:	68fb      	ldr	r3, [r7, #12]
 800a724:	699b      	ldr	r3, [r3, #24]
 800a726:	4619      	mov	r1, r3
 800a728:	4610      	mov	r0, r2
 800a72a:	f7f6 fa77 	bl	8000c1c <__aeabi_fsub>
 800a72e:	4603      	mov	r3, r0
 800a730:	4618      	mov	r0, r3
 800a732:	f7f5 feef 	bl	8000514 <__aeabi_f2d>
 800a736:	4602      	mov	r2, r0
 800a738:	460b      	mov	r3, r1
 800a73a:	8bf9      	ldrh	r1, [r7, #30]
 800a73c:	68f8      	ldr	r0, [r7, #12]
 800a73e:	7800      	ldrb	r0, [r0, #0]
 800a740:	b2c0      	uxtb	r0, r0
 800a742:	9007      	str	r0, [sp, #28]
 800a744:	9106      	str	r1, [sp, #24]
 800a746:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800a74a:	e9cd 8902 	strd	r8, r9, [sp, #8]
 800a74e:	e9cd 4500 	strd	r4, r5, [sp]
 800a752:	4653      	mov	r3, sl
 800a754:	4632      	mov	r2, r6
 800a756:	494b      	ldr	r1, [pc, #300]	@ (800a884 <do_heat_dock+0x498>)
 800a758:	484b      	ldr	r0, [pc, #300]	@ (800a888 <do_heat_dock+0x49c>)
 800a75a:	f7fe fe3b 	bl	80093d4 <__uart_printf>
 800a75e:	2203      	movs	r2, #3
 800a760:	494a      	ldr	r1, [pc, #296]	@ (800a88c <do_heat_dock+0x4a0>)
 800a762:	4849      	ldr	r0, [pc, #292]	@ (800a888 <do_heat_dock+0x49c>)
 800a764:	f7fe fdfc 	bl	8009360 <uart_write>
 800a768:	e040      	b.n	800a7ec <do_heat_dock+0x400>
                     tc->current_temperature, (float)hstep->target.temperature,
                     (float)hstep->target.temperature - tc->current_temperature,
                     duty_cycle, tc->flag);
        } else {
            // 
            if (tc->current_temperature > (float)hstep->target.temperature) {
 800a76a:	68fb      	ldr	r3, [r7, #12]
 800a76c:	699a      	ldr	r2, [r3, #24]
 800a76e:	693b      	ldr	r3, [r7, #16]
 800a770:	685b      	ldr	r3, [r3, #4]
 800a772:	4619      	mov	r1, r3
 800a774:	4610      	mov	r0, r2
 800a776:	f7f6 fd17 	bl	80011a8 <__aeabi_fcmpgt>
 800a77a:	4603      	mov	r3, r0
 800a77c:	2b00      	cmp	r3, #0
 800a77e:	d006      	beq.n	800a78e <do_heat_dock+0x3a2>
                turn_heat_tc(tc, 0);
 800a780:	68fb      	ldr	r3, [r7, #12]
 800a782:	685b      	ldr	r3, [r3, #4]
 800a784:	2100      	movs	r1, #0
 800a786:	4618      	mov	r0, r3
 800a788:	f7fe fb14 	bl	8008db4 <gpio_set_status>
 800a78c:	e02e      	b.n	800a7ec <do_heat_dock+0x400>
            } else {
                turn_heat_tc(tc, 1);
 800a78e:	68fb      	ldr	r3, [r7, #12]
 800a790:	685b      	ldr	r3, [r3, #4]
 800a792:	2101      	movs	r1, #1
 800a794:	4618      	mov	r0, r3
 800a796:	f7fe fb0d 	bl	8008db4 <gpio_set_status>
 800a79a:	e027      	b.n	800a7ec <do_heat_dock+0x400>
            }
        }
    }
    // 
    else {
        if (tc->flag == 1) {
 800a79c:	68fb      	ldr	r3, [r7, #12]
 800a79e:	781b      	ldrb	r3, [r3, #0]
 800a7a0:	b2db      	uxtb	r3, r3
 800a7a2:	2b01      	cmp	r3, #1
 800a7a4:	d122      	bne.n	800a7ec <do_heat_dock+0x400>
            tc->flag  = 2;
 800a7a6:	68fb      	ldr	r3, [r7, #12]
 800a7a8:	2202      	movs	r2, #2
 800a7aa:	701a      	strb	r2, [r3, #0]
            tc->s_time = get_timestamp_ms();
 800a7ac:	f7fe fcbe 	bl	800912c <get_delaytimer_timestamp_ms>
 800a7b0:	4602      	mov	r2, r0
 800a7b2:	68fb      	ldr	r3, [r7, #12]
 800a7b4:	60da      	str	r2, [r3, #12]
            if (tc->pwm) {
 800a7b6:	68fb      	ldr	r3, [r7, #12]
 800a7b8:	689b      	ldr	r3, [r3, #8]
 800a7ba:	2b00      	cmp	r3, #0
 800a7bc:	d006      	beq.n	800a7cc <do_heat_dock+0x3e0>
                tc_set_pwm(tc, hstep->target.duty_pecent);
 800a7be:	693b      	ldr	r3, [r7, #16]
 800a7c0:	689b      	ldr	r3, [r3, #8]
 800a7c2:	b29b      	uxth	r3, r3
 800a7c4:	4619      	mov	r1, r3
 800a7c6:	68f8      	ldr	r0, [r7, #12]
 800a7c8:	f7ff fc44 	bl	800a054 <tc_set_pwm>
            }
            printfln("[HOLD-START] dock=%d phase=%d (no-thermistor)", dock->dock_id, dock->phase);
 800a7cc:	697b      	ldr	r3, [r7, #20]
 800a7ce:	781b      	ldrb	r3, [r3, #0]
 800a7d0:	b2db      	uxtb	r3, r3
 800a7d2:	461a      	mov	r2, r3
 800a7d4:	697b      	ldr	r3, [r7, #20]
 800a7d6:	785b      	ldrb	r3, [r3, #1]
 800a7d8:	b2db      	uxtb	r3, r3
 800a7da:	492d      	ldr	r1, [pc, #180]	@ (800a890 <do_heat_dock+0x4a4>)
 800a7dc:	482a      	ldr	r0, [pc, #168]	@ (800a888 <do_heat_dock+0x49c>)
 800a7de:	f7fe fdf9 	bl	80093d4 <__uart_printf>
 800a7e2:	2203      	movs	r2, #3
 800a7e4:	4929      	ldr	r1, [pc, #164]	@ (800a88c <do_heat_dock+0x4a0>)
 800a7e6:	4828      	ldr	r0, [pc, #160]	@ (800a888 <do_heat_dock+0x49c>)
 800a7e8:	f7fe fdba 	bl	8009360 <uart_write>
        }
    }

    // 
    if (tc->flag == 2) {
 800a7ec:	68fb      	ldr	r3, [r7, #12]
 800a7ee:	781b      	ldrb	r3, [r3, #0]
 800a7f0:	b2db      	uxtb	r3, r3
 800a7f2:	2b02      	cmp	r3, #2
 800a7f4:	d141      	bne.n	800a87a <do_heat_dock+0x48e>
        if ((get_timestamp_ms() - tc->s_time) >= hstep->duration) {
 800a7f6:	f7fe fc99 	bl	800912c <get_delaytimer_timestamp_ms>
 800a7fa:	4602      	mov	r2, r0
 800a7fc:	68fb      	ldr	r3, [r7, #12]
 800a7fe:	68db      	ldr	r3, [r3, #12]
 800a800:	1ad2      	subs	r2, r2, r3
 800a802:	693b      	ldr	r3, [r7, #16]
 800a804:	68db      	ldr	r3, [r3, #12]
 800a806:	429a      	cmp	r2, r3
 800a808:	d337      	bcc.n	800a87a <do_heat_dock+0x48e>
            if (tc->pwm) pwm_stop(tc->pwm);
 800a80a:	68fb      	ldr	r3, [r7, #12]
 800a80c:	689b      	ldr	r3, [r3, #8]
 800a80e:	2b00      	cmp	r3, #0
 800a810:	d00d      	beq.n	800a82e <do_heat_dock+0x442>
 800a812:	68fb      	ldr	r3, [r7, #12]
 800a814:	689b      	ldr	r3, [r3, #8]
 800a816:	681a      	ldr	r2, [r3, #0]
 800a818:	68fb      	ldr	r3, [r7, #12]
 800a81a:	689b      	ldr	r3, [r3, #8]
 800a81c:	791b      	ldrb	r3, [r3, #4]
 800a81e:	b2db      	uxtb	r3, r3
 800a820:	3b01      	subs	r3, #1
 800a822:	009b      	lsls	r3, r3, #2
 800a824:	4619      	mov	r1, r3
 800a826:	4610      	mov	r0, r2
 800a828:	f7fb f906 	bl	8005a38 <HAL_TIM_PWM_Stop>
 800a82c:	e005      	b.n	800a83a <do_heat_dock+0x44e>
            else         turn_heat_tc(tc, 0);
 800a82e:	68fb      	ldr	r3, [r7, #12]
 800a830:	685b      	ldr	r3, [r3, #4]
 800a832:	2100      	movs	r1, #0
 800a834:	4618      	mov	r0, r3
 800a836:	f7fe fabd 	bl	8008db4 <gpio_set_status>

            printfln("[STEP-DONE] dock=%d phase=%d", dock->dock_id, dock->phase);
 800a83a:	697b      	ldr	r3, [r7, #20]
 800a83c:	781b      	ldrb	r3, [r3, #0]
 800a83e:	b2db      	uxtb	r3, r3
 800a840:	461a      	mov	r2, r3
 800a842:	697b      	ldr	r3, [r7, #20]
 800a844:	785b      	ldrb	r3, [r3, #1]
 800a846:	b2db      	uxtb	r3, r3
 800a848:	4912      	ldr	r1, [pc, #72]	@ (800a894 <do_heat_dock+0x4a8>)
 800a84a:	480f      	ldr	r0, [pc, #60]	@ (800a888 <do_heat_dock+0x49c>)
 800a84c:	f7fe fdc2 	bl	80093d4 <__uart_printf>
 800a850:	2203      	movs	r2, #3
 800a852:	490e      	ldr	r1, [pc, #56]	@ (800a88c <do_heat_dock+0x4a0>)
 800a854:	480c      	ldr	r0, [pc, #48]	@ (800a888 <do_heat_dock+0x49c>)
 800a856:	f7fe fd83 	bl	8009360 <uart_write>

            tc->flag = 0;
 800a85a:	68fb      	ldr	r3, [r7, #12]
 800a85c:	2200      	movs	r2, #0
 800a85e:	701a      	strb	r2, [r3, #0]
            dock->phase++;
 800a860:	697b      	ldr	r3, [r7, #20]
 800a862:	785b      	ldrb	r3, [r3, #1]
 800a864:	b2db      	uxtb	r3, r3
 800a866:	3301      	adds	r3, #1
 800a868:	b2da      	uxtb	r2, r3
 800a86a:	697b      	ldr	r3, [r7, #20]
 800a86c:	705a      	strb	r2, [r3, #1]
 800a86e:	e004      	b.n	800a87a <do_heat_dock+0x48e>
        return;
 800a870:	bf00      	nop
 800a872:	e002      	b.n	800a87a <do_heat_dock+0x48e>
        return;
 800a874:	bf00      	nop
 800a876:	e000      	b.n	800a87a <do_heat_dock+0x48e>
        return;
 800a878:	bf00      	nop
        }
    }
}
 800a87a:	3720      	adds	r7, #32
 800a87c:	46bd      	mov	sp, r7
 800a87e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a882:	bf00      	nop
 800a884:	0800e354 	.word	0x0800e354
 800a888:	20000a64 	.word	0x20000a64
 800a88c:	0800e248 	.word	0x0800e248
 800a890:	0800e398 	.word	0x0800e398
 800a894:	0800e3c8 	.word	0x0800e3c8

0800a898 <can_sendmsg>:
{
 800a898:	b580      	push	{r7, lr}
 800a89a:	b082      	sub	sp, #8
 800a89c:	af00      	add	r7, sp, #0
 800a89e:	4603      	mov	r3, r0
 800a8a0:	6039      	str	r1, [r7, #0]
 800a8a2:	80fb      	strh	r3, [r7, #6]
 800a8a4:	4613      	mov	r3, r2
 800a8a6:	717b      	strb	r3, [r7, #5]
	printf("can_sendmsg : id %#x, %d bytes\r\n", canId, dsize);
 800a8a8:	88fa      	ldrh	r2, [r7, #6]
 800a8aa:	797b      	ldrb	r3, [r7, #5]
 800a8ac:	490b      	ldr	r1, [pc, #44]	@ (800a8dc <can_sendmsg+0x44>)
 800a8ae:	480c      	ldr	r0, [pc, #48]	@ (800a8e0 <can_sendmsg+0x48>)
 800a8b0:	f7fe fd90 	bl	80093d4 <__uart_printf>
	return can_sendStdMessage(&hcan, canId | (com_id << 8), txbuff, dsize);
 800a8b4:	4b0b      	ldr	r3, [pc, #44]	@ (800a8e4 <can_sendmsg+0x4c>)
 800a8b6:	781b      	ldrb	r3, [r3, #0]
 800a8b8:	b21b      	sxth	r3, r3
 800a8ba:	021b      	lsls	r3, r3, #8
 800a8bc:	b21a      	sxth	r2, r3
 800a8be:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800a8c2:	4313      	orrs	r3, r2
 800a8c4:	b21b      	sxth	r3, r3
 800a8c6:	b299      	uxth	r1, r3
 800a8c8:	797b      	ldrb	r3, [r7, #5]
 800a8ca:	683a      	ldr	r2, [r7, #0]
 800a8cc:	4806      	ldr	r0, [pc, #24]	@ (800a8e8 <can_sendmsg+0x50>)
 800a8ce:	f7fd fd3f 	bl	8008350 <can_sendStdMessage>
 800a8d2:	4603      	mov	r3, r0
}
 800a8d4:	4618      	mov	r0, r3
 800a8d6:	3708      	adds	r7, #8
 800a8d8:	46bd      	mov	sp, r7
 800a8da:	bd80      	pop	{r7, pc}
 800a8dc:	0800e3e8 	.word	0x0800e3e8
 800a8e0:	20000a64 	.word	0x20000a64
 800a8e4:	20000cbc 	.word	0x20000cbc
 800a8e8:	200008d0 	.word	0x200008d0

0800a8ec <can_replymsg>:
{
 800a8ec:	b580      	push	{r7, lr}
 800a8ee:	b082      	sub	sp, #8
 800a8f0:	af00      	add	r7, sp, #0
 800a8f2:	4603      	mov	r3, r0
 800a8f4:	6039      	str	r1, [r7, #0]
 800a8f6:	80fb      	strh	r3, [r7, #6]
 800a8f8:	4613      	mov	r3, r2
 800a8fa:	717b      	strb	r3, [r7, #5]
	return can_sendmsg(canId | 0x80, txbuff, dsize);
 800a8fc:	88fb      	ldrh	r3, [r7, #6]
 800a8fe:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a902:	b29b      	uxth	r3, r3
 800a904:	797a      	ldrb	r2, [r7, #5]
 800a906:	6839      	ldr	r1, [r7, #0]
 800a908:	4618      	mov	r0, r3
 800a90a:	f7ff ffc5 	bl	800a898 <can_sendmsg>
 800a90e:	4603      	mov	r3, r0
}
 800a910:	4618      	mov	r0, r3
 800a912:	3708      	adds	r7, #8
 800a914:	46bd      	mov	sp, r7
 800a916:	bd80      	pop	{r7, pc}

0800a918 <uart4_user_RxCallback>:




void uart4_user_RxCallback(UART_HandleTypeDef *huart, uint8_t *rx_data, uint16_t rx_len)
{
 800a918:	b480      	push	{r7}
 800a91a:	b085      	sub	sp, #20
 800a91c:	af00      	add	r7, sp, #0
 800a91e:	60f8      	str	r0, [r7, #12]
 800a920:	60b9      	str	r1, [r7, #8]
 800a922:	4613      	mov	r3, r2
 800a924:	80fb      	strh	r3, [r7, #6]

}
 800a926:	bf00      	nop
 800a928:	3714      	adds	r7, #20
 800a92a:	46bd      	mov	sp, r7
 800a92c:	bc80      	pop	{r7}
 800a92e:	4770      	bx	lr

0800a930 <iampmsg_send_inplace>:




int iampmsg_send_inplace(void)
{
 800a930:	b580      	push	{r7, lr}
 800a932:	b084      	sub	sp, #16
 800a934:	af00      	add	r7, sp, #0
	int i;
	uint8_t txbuff[8];
	uint8_t txlen = 0;
 800a936:	2300      	movs	r3, #0
 800a938:	72fb      	strb	r3, [r7, #11]
	uint8_t status = 0;
 800a93a:	2300      	movs	r3, #0
 800a93c:	72bb      	strb	r3, [r7, #10]

	for(i = 0; i < NUM_DOCKS; i++){
 800a93e:	2300      	movs	r3, #0
 800a940:	60fb      	str	r3, [r7, #12]
 800a942:	e018      	b.n	800a976 <iampmsg_send_inplace+0x46>
		txbuff[txlen++] = (heat_docks[i].in_place) | (i << 1);
 800a944:	4a17      	ldr	r2, [pc, #92]	@ (800a9a4 <iampmsg_send_inplace+0x74>)
 800a946:	68fb      	ldr	r3, [r7, #12]
 800a948:	015b      	lsls	r3, r3, #5
 800a94a:	4413      	add	r3, r2
 800a94c:	3303      	adds	r3, #3
 800a94e:	781b      	ldrb	r3, [r3, #0]
 800a950:	b2db      	uxtb	r3, r3
 800a952:	b25a      	sxtb	r2, r3
 800a954:	68fb      	ldr	r3, [r7, #12]
 800a956:	b25b      	sxtb	r3, r3
 800a958:	005b      	lsls	r3, r3, #1
 800a95a:	b25b      	sxtb	r3, r3
 800a95c:	4313      	orrs	r3, r2
 800a95e:	b25a      	sxtb	r2, r3
 800a960:	7afb      	ldrb	r3, [r7, #11]
 800a962:	1c59      	adds	r1, r3, #1
 800a964:	72f9      	strb	r1, [r7, #11]
 800a966:	b2d2      	uxtb	r2, r2
 800a968:	3310      	adds	r3, #16
 800a96a:	443b      	add	r3, r7
 800a96c:	f803 2c10 	strb.w	r2, [r3, #-16]
	for(i = 0; i < NUM_DOCKS; i++){
 800a970:	68fb      	ldr	r3, [r7, #12]
 800a972:	3301      	adds	r3, #1
 800a974:	60fb      	str	r3, [r7, #12]
 800a976:	68fb      	ldr	r3, [r7, #12]
 800a978:	2b05      	cmp	r3, #5
 800a97a:	dde3      	ble.n	800a944 <iampmsg_send_inplace+0x14>
	}

	txbuff[txlen++] = status;
 800a97c:	7afb      	ldrb	r3, [r7, #11]
 800a97e:	1c5a      	adds	r2, r3, #1
 800a980:	72fa      	strb	r2, [r7, #11]
 800a982:	3310      	adds	r3, #16
 800a984:	443b      	add	r3, r7
 800a986:	7aba      	ldrb	r2, [r7, #10]
 800a988:	f803 2c10 	strb.w	r2, [r3, #-16]


	can_replymsg(PCR_INPLACE, txbuff, txlen);
 800a98c:	7afa      	ldrb	r2, [r7, #11]
 800a98e:	463b      	mov	r3, r7
 800a990:	4619      	mov	r1, r3
 800a992:	2068      	movs	r0, #104	@ 0x68
 800a994:	f7ff ffaa 	bl	800a8ec <can_replymsg>

	return 0;
 800a998:	2300      	movs	r3, #0

}
 800a99a:	4618      	mov	r0, r3
 800a99c:	3710      	adds	r7, #16
 800a99e:	46bd      	mov	sp, r7
 800a9a0:	bd80      	pop	{r7, pc}
 800a9a2:	bf00      	nop
 800a9a4:	20000568 	.word	0x20000568

0800a9a8 <convert_volt_to_temp>:
    
    return temp_kelvin - Ka; // Convert Kelvin to Celsius
}

// Function to convert ADC value to temperature using Steinhart-Hart equation
float convert_volt_to_temp(float V_out) {
 800a9a8:	b590      	push	{r4, r7, lr}
 800a9aa:	b08d      	sub	sp, #52	@ 0x34
 800a9ac:	af00      	add	r7, sp, #0
 800a9ae:	6078      	str	r0, [r7, #4]
    const float V_in = ADC_PREF_VOLT;      // Supply voltage
 800a9b0:	4b2f      	ldr	r3, [pc, #188]	@ (800aa70 <convert_volt_to_temp+0xc8>)
 800a9b2:	62fb      	str	r3, [r7, #44]	@ 0x2c
    const int ADC_RESOLUTION = 4096;
 800a9b4:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800a9b8:	62bb      	str	r3, [r7, #40]	@ 0x28
    const float R_fixed = 10000; // Fixed resistor value (10k?)
 800a9ba:	4b2e      	ldr	r3, [pc, #184]	@ (800aa74 <convert_volt_to_temp+0xcc>)
 800a9bc:	627b      	str	r3, [r7, #36]	@ 0x24


    float R_thermistor = R_fixed * (V_out / (V_in - V_out));
 800a9be:	6879      	ldr	r1, [r7, #4]
 800a9c0:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800a9c2:	f7f6 f92b 	bl	8000c1c <__aeabi_fsub>
 800a9c6:	4603      	mov	r3, r0
 800a9c8:	4619      	mov	r1, r3
 800a9ca:	6878      	ldr	r0, [r7, #4]
 800a9cc:	f7f6 fae4 	bl	8000f98 <__aeabi_fdiv>
 800a9d0:	4603      	mov	r3, r0
 800a9d2:	4619      	mov	r1, r3
 800a9d4:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800a9d6:	f7f6 fa2b 	bl	8000e30 <__aeabi_fmul>
 800a9da:	4603      	mov	r3, r0
 800a9dc:	623b      	str	r3, [r7, #32]

    const float A = 0.0007821069f;
 800a9de:	4b26      	ldr	r3, [pc, #152]	@ (800aa78 <convert_volt_to_temp+0xd0>)
 800a9e0:	61fb      	str	r3, [r7, #28]
    const float B = 0.0002711233f;
 800a9e2:	4b26      	ldr	r3, [pc, #152]	@ (800aa7c <convert_volt_to_temp+0xd4>)
 800a9e4:	61bb      	str	r3, [r7, #24]
    const float C = 0.00000009166338f;
 800a9e6:	4b26      	ldr	r3, [pc, #152]	@ (800aa80 <convert_volt_to_temp+0xd8>)
 800a9e8:	617b      	str	r3, [r7, #20]
    const float Ka = 273.15f;
 800a9ea:	4b26      	ldr	r3, [pc, #152]	@ (800aa84 <convert_volt_to_temp+0xdc>)
 800a9ec:	613b      	str	r3, [r7, #16]

    float lnR = log(R_thermistor);
 800a9ee:	6a38      	ldr	r0, [r7, #32]
 800a9f0:	f7f5 fd90 	bl	8000514 <__aeabi_f2d>
 800a9f4:	4602      	mov	r2, r0
 800a9f6:	460b      	mov	r3, r1
 800a9f8:	4610      	mov	r0, r2
 800a9fa:	4619      	mov	r1, r3
 800a9fc:	f003 f83c 	bl	800da78 <log>
 800aa00:	4602      	mov	r2, r0
 800aa02:	460b      	mov	r3, r1
 800aa04:	4610      	mov	r0, r2
 800aa06:	4619      	mov	r1, r3
 800aa08:	f7f6 f8b4 	bl	8000b74 <__aeabi_d2f>
 800aa0c:	4603      	mov	r3, r0
 800aa0e:	60fb      	str	r3, [r7, #12]
    float temp_kelvin = 1.0f / (A + (B * lnR) + (C * lnR * lnR * lnR));
 800aa10:	68f9      	ldr	r1, [r7, #12]
 800aa12:	69b8      	ldr	r0, [r7, #24]
 800aa14:	f7f6 fa0c 	bl	8000e30 <__aeabi_fmul>
 800aa18:	4603      	mov	r3, r0
 800aa1a:	69f9      	ldr	r1, [r7, #28]
 800aa1c:	4618      	mov	r0, r3
 800aa1e:	f7f6 f8ff 	bl	8000c20 <__addsf3>
 800aa22:	4603      	mov	r3, r0
 800aa24:	461c      	mov	r4, r3
 800aa26:	68f9      	ldr	r1, [r7, #12]
 800aa28:	6978      	ldr	r0, [r7, #20]
 800aa2a:	f7f6 fa01 	bl	8000e30 <__aeabi_fmul>
 800aa2e:	4603      	mov	r3, r0
 800aa30:	68f9      	ldr	r1, [r7, #12]
 800aa32:	4618      	mov	r0, r3
 800aa34:	f7f6 f9fc 	bl	8000e30 <__aeabi_fmul>
 800aa38:	4603      	mov	r3, r0
 800aa3a:	68f9      	ldr	r1, [r7, #12]
 800aa3c:	4618      	mov	r0, r3
 800aa3e:	f7f6 f9f7 	bl	8000e30 <__aeabi_fmul>
 800aa42:	4603      	mov	r3, r0
 800aa44:	4619      	mov	r1, r3
 800aa46:	4620      	mov	r0, r4
 800aa48:	f7f6 f8ea 	bl	8000c20 <__addsf3>
 800aa4c:	4603      	mov	r3, r0
 800aa4e:	4619      	mov	r1, r3
 800aa50:	f04f 507e 	mov.w	r0, #1065353216	@ 0x3f800000
 800aa54:	f7f6 faa0 	bl	8000f98 <__aeabi_fdiv>
 800aa58:	4603      	mov	r3, r0
 800aa5a:	60bb      	str	r3, [r7, #8]

    return temp_kelvin - Ka; // Convert Kelvin to Celsius
 800aa5c:	6939      	ldr	r1, [r7, #16]
 800aa5e:	68b8      	ldr	r0, [r7, #8]
 800aa60:	f7f6 f8dc 	bl	8000c1c <__aeabi_fsub>
 800aa64:	4603      	mov	r3, r0
}
 800aa66:	4618      	mov	r0, r3
 800aa68:	3734      	adds	r7, #52	@ 0x34
 800aa6a:	46bd      	mov	sp, r7
 800aa6c:	bd90      	pop	{r4, r7, pc}
 800aa6e:	bf00      	nop
 800aa70:	40533333 	.word	0x40533333
 800aa74:	461c4000 	.word	0x461c4000
 800aa78:	3a4d064e 	.word	0x3a4d064e
 800aa7c:	398e258e 	.word	0x398e258e
 800aa80:	33c4d87a 	.word	0x33c4d87a
 800aa84:	43889333 	.word	0x43889333

0800aa88 <get_temperatures>:

#endif


void get_temperatures(void)
{
 800aa88:	b580      	push	{r7, lr}
 800aa8a:	af00      	add	r7, sp, #0

//	printfln("--------get_temperature : %d ----", cd_idx);

	do_start_adc();
 800aa8c:	f7fd f9c8 	bl	8007e20 <do_start_adc>
	while(adc1.do_flag != 2){
 800aa90:	bf00      	nop
 800aa92:	4b04      	ldr	r3, [pc, #16]	@ (800aaa4 <get_temperatures+0x1c>)
 800aa94:	7ddb      	ldrb	r3, [r3, #23]
 800aa96:	2b02      	cmp	r3, #2
 800aa98:	d1fb      	bne.n	800aa92 <get_temperatures+0xa>

	}
	adc1.do_flag = 0;
 800aa9a:	4b02      	ldr	r3, [pc, #8]	@ (800aaa4 <get_temperatures+0x1c>)
 800aa9c:	2200      	movs	r2, #0
 800aa9e:	75da      	strb	r2, [r3, #23]
//	printfln("--------get_temperatures :  ----");
}
 800aaa0:	bf00      	nop
 800aaa2:	bd80      	pop	{r7, pc}
 800aaa4:	20000018 	.word	0x20000018

0800aaa8 <get_temperature>:


float get_temperature(int ch)
{
 800aaa8:	b580      	push	{r7, lr}
 800aaaa:	b084      	sub	sp, #16
 800aaac:	af00      	add	r7, sp, #0
 800aaae:	6078      	str	r0, [r7, #4]
	float volt, temp;
	volt = adc_val2volt(&adc1, adc1.regular_channels[adc_index[ch]].value);
 800aab0:	4b0d      	ldr	r3, [pc, #52]	@ (800aae8 <get_temperature+0x40>)
 800aab2:	68da      	ldr	r2, [r3, #12]
 800aab4:	490d      	ldr	r1, [pc, #52]	@ (800aaec <get_temperature+0x44>)
 800aab6:	687b      	ldr	r3, [r7, #4]
 800aab8:	440b      	add	r3, r1
 800aaba:	781b      	ldrb	r3, [r3, #0]
 800aabc:	4619      	mov	r1, r3
 800aabe:	460b      	mov	r3, r1
 800aac0:	009b      	lsls	r3, r3, #2
 800aac2:	440b      	add	r3, r1
 800aac4:	009b      	lsls	r3, r3, #2
 800aac6:	4413      	add	r3, r2
 800aac8:	891b      	ldrh	r3, [r3, #8]
 800aaca:	4619      	mov	r1, r3
 800aacc:	4806      	ldr	r0, [pc, #24]	@ (800aae8 <get_temperature+0x40>)
 800aace:	f7fd fbb6 	bl	800823e <adc_val2volt>
 800aad2:	60f8      	str	r0, [r7, #12]
	temp = convert_volt_to_temp(volt);
 800aad4:	68f8      	ldr	r0, [r7, #12]
 800aad6:	f7ff ff67 	bl	800a9a8 <convert_volt_to_temp>
 800aada:	60b8      	str	r0, [r7, #8]
//	temp = adc_volt2temp(volt);
//	printf("get_temperature : volt %f, temp %f\r\n", volt, temp);
	return temp;
 800aadc:	68bb      	ldr	r3, [r7, #8]
}
 800aade:	4618      	mov	r0, r3
 800aae0:	3710      	adds	r7, #16
 800aae2:	46bd      	mov	sp, r7
 800aae4:	bd80      	pop	{r7, pc}
 800aae6:	bf00      	nop
 800aae8:	20000018 	.word	0x20000018
 800aaec:	20000668 	.word	0x20000668

0800aaf0 <atoi>:
 800aaf0:	220a      	movs	r2, #10
 800aaf2:	2100      	movs	r1, #0
 800aaf4:	f000 b87a 	b.w	800abec <strtol>

0800aaf8 <_strtol_l.isra.0>:
 800aaf8:	2b24      	cmp	r3, #36	@ 0x24
 800aafa:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800aafe:	4686      	mov	lr, r0
 800ab00:	4690      	mov	r8, r2
 800ab02:	d801      	bhi.n	800ab08 <_strtol_l.isra.0+0x10>
 800ab04:	2b01      	cmp	r3, #1
 800ab06:	d106      	bne.n	800ab16 <_strtol_l.isra.0+0x1e>
 800ab08:	f000 ff32 	bl	800b970 <__errno>
 800ab0c:	2316      	movs	r3, #22
 800ab0e:	6003      	str	r3, [r0, #0]
 800ab10:	2000      	movs	r0, #0
 800ab12:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ab16:	460d      	mov	r5, r1
 800ab18:	4833      	ldr	r0, [pc, #204]	@ (800abe8 <_strtol_l.isra.0+0xf0>)
 800ab1a:	462a      	mov	r2, r5
 800ab1c:	f815 4b01 	ldrb.w	r4, [r5], #1
 800ab20:	5d06      	ldrb	r6, [r0, r4]
 800ab22:	f016 0608 	ands.w	r6, r6, #8
 800ab26:	d1f8      	bne.n	800ab1a <_strtol_l.isra.0+0x22>
 800ab28:	2c2d      	cmp	r4, #45	@ 0x2d
 800ab2a:	d110      	bne.n	800ab4e <_strtol_l.isra.0+0x56>
 800ab2c:	2601      	movs	r6, #1
 800ab2e:	782c      	ldrb	r4, [r5, #0]
 800ab30:	1c95      	adds	r5, r2, #2
 800ab32:	f033 0210 	bics.w	r2, r3, #16
 800ab36:	d115      	bne.n	800ab64 <_strtol_l.isra.0+0x6c>
 800ab38:	2c30      	cmp	r4, #48	@ 0x30
 800ab3a:	d10d      	bne.n	800ab58 <_strtol_l.isra.0+0x60>
 800ab3c:	782a      	ldrb	r2, [r5, #0]
 800ab3e:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800ab42:	2a58      	cmp	r2, #88	@ 0x58
 800ab44:	d108      	bne.n	800ab58 <_strtol_l.isra.0+0x60>
 800ab46:	786c      	ldrb	r4, [r5, #1]
 800ab48:	3502      	adds	r5, #2
 800ab4a:	2310      	movs	r3, #16
 800ab4c:	e00a      	b.n	800ab64 <_strtol_l.isra.0+0x6c>
 800ab4e:	2c2b      	cmp	r4, #43	@ 0x2b
 800ab50:	bf04      	itt	eq
 800ab52:	782c      	ldrbeq	r4, [r5, #0]
 800ab54:	1c95      	addeq	r5, r2, #2
 800ab56:	e7ec      	b.n	800ab32 <_strtol_l.isra.0+0x3a>
 800ab58:	2b00      	cmp	r3, #0
 800ab5a:	d1f6      	bne.n	800ab4a <_strtol_l.isra.0+0x52>
 800ab5c:	2c30      	cmp	r4, #48	@ 0x30
 800ab5e:	bf14      	ite	ne
 800ab60:	230a      	movne	r3, #10
 800ab62:	2308      	moveq	r3, #8
 800ab64:	2200      	movs	r2, #0
 800ab66:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 800ab6a:	f10c 3cff 	add.w	ip, ip, #4294967295
 800ab6e:	fbbc f9f3 	udiv	r9, ip, r3
 800ab72:	4610      	mov	r0, r2
 800ab74:	fb03 ca19 	mls	sl, r3, r9, ip
 800ab78:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 800ab7c:	2f09      	cmp	r7, #9
 800ab7e:	d80f      	bhi.n	800aba0 <_strtol_l.isra.0+0xa8>
 800ab80:	463c      	mov	r4, r7
 800ab82:	42a3      	cmp	r3, r4
 800ab84:	dd1b      	ble.n	800abbe <_strtol_l.isra.0+0xc6>
 800ab86:	1c57      	adds	r7, r2, #1
 800ab88:	d007      	beq.n	800ab9a <_strtol_l.isra.0+0xa2>
 800ab8a:	4581      	cmp	r9, r0
 800ab8c:	d314      	bcc.n	800abb8 <_strtol_l.isra.0+0xc0>
 800ab8e:	d101      	bne.n	800ab94 <_strtol_l.isra.0+0x9c>
 800ab90:	45a2      	cmp	sl, r4
 800ab92:	db11      	blt.n	800abb8 <_strtol_l.isra.0+0xc0>
 800ab94:	2201      	movs	r2, #1
 800ab96:	fb00 4003 	mla	r0, r0, r3, r4
 800ab9a:	f815 4b01 	ldrb.w	r4, [r5], #1
 800ab9e:	e7eb      	b.n	800ab78 <_strtol_l.isra.0+0x80>
 800aba0:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 800aba4:	2f19      	cmp	r7, #25
 800aba6:	d801      	bhi.n	800abac <_strtol_l.isra.0+0xb4>
 800aba8:	3c37      	subs	r4, #55	@ 0x37
 800abaa:	e7ea      	b.n	800ab82 <_strtol_l.isra.0+0x8a>
 800abac:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 800abb0:	2f19      	cmp	r7, #25
 800abb2:	d804      	bhi.n	800abbe <_strtol_l.isra.0+0xc6>
 800abb4:	3c57      	subs	r4, #87	@ 0x57
 800abb6:	e7e4      	b.n	800ab82 <_strtol_l.isra.0+0x8a>
 800abb8:	f04f 32ff 	mov.w	r2, #4294967295
 800abbc:	e7ed      	b.n	800ab9a <_strtol_l.isra.0+0xa2>
 800abbe:	1c53      	adds	r3, r2, #1
 800abc0:	d108      	bne.n	800abd4 <_strtol_l.isra.0+0xdc>
 800abc2:	2322      	movs	r3, #34	@ 0x22
 800abc4:	4660      	mov	r0, ip
 800abc6:	f8ce 3000 	str.w	r3, [lr]
 800abca:	f1b8 0f00 	cmp.w	r8, #0
 800abce:	d0a0      	beq.n	800ab12 <_strtol_l.isra.0+0x1a>
 800abd0:	1e69      	subs	r1, r5, #1
 800abd2:	e006      	b.n	800abe2 <_strtol_l.isra.0+0xea>
 800abd4:	b106      	cbz	r6, 800abd8 <_strtol_l.isra.0+0xe0>
 800abd6:	4240      	negs	r0, r0
 800abd8:	f1b8 0f00 	cmp.w	r8, #0
 800abdc:	d099      	beq.n	800ab12 <_strtol_l.isra.0+0x1a>
 800abde:	2a00      	cmp	r2, #0
 800abe0:	d1f6      	bne.n	800abd0 <_strtol_l.isra.0+0xd8>
 800abe2:	f8c8 1000 	str.w	r1, [r8]
 800abe6:	e794      	b.n	800ab12 <_strtol_l.isra.0+0x1a>
 800abe8:	0800e437 	.word	0x0800e437

0800abec <strtol>:
 800abec:	4613      	mov	r3, r2
 800abee:	460a      	mov	r2, r1
 800abf0:	4601      	mov	r1, r0
 800abf2:	4802      	ldr	r0, [pc, #8]	@ (800abfc <strtol+0x10>)
 800abf4:	6800      	ldr	r0, [r0, #0]
 800abf6:	f7ff bf7f 	b.w	800aaf8 <_strtol_l.isra.0>
 800abfa:	bf00      	nop
 800abfc:	20000684 	.word	0x20000684

0800ac00 <_strtoul_l.isra.0>:
 800ac00:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800ac04:	4686      	mov	lr, r0
 800ac06:	460d      	mov	r5, r1
 800ac08:	4e33      	ldr	r6, [pc, #204]	@ (800acd8 <_strtoul_l.isra.0+0xd8>)
 800ac0a:	4628      	mov	r0, r5
 800ac0c:	f815 4b01 	ldrb.w	r4, [r5], #1
 800ac10:	5d37      	ldrb	r7, [r6, r4]
 800ac12:	f017 0708 	ands.w	r7, r7, #8
 800ac16:	d1f8      	bne.n	800ac0a <_strtoul_l.isra.0+0xa>
 800ac18:	2c2d      	cmp	r4, #45	@ 0x2d
 800ac1a:	d110      	bne.n	800ac3e <_strtoul_l.isra.0+0x3e>
 800ac1c:	2701      	movs	r7, #1
 800ac1e:	782c      	ldrb	r4, [r5, #0]
 800ac20:	1c85      	adds	r5, r0, #2
 800ac22:	f033 0010 	bics.w	r0, r3, #16
 800ac26:	d115      	bne.n	800ac54 <_strtoul_l.isra.0+0x54>
 800ac28:	2c30      	cmp	r4, #48	@ 0x30
 800ac2a:	d10d      	bne.n	800ac48 <_strtoul_l.isra.0+0x48>
 800ac2c:	7828      	ldrb	r0, [r5, #0]
 800ac2e:	f000 00df 	and.w	r0, r0, #223	@ 0xdf
 800ac32:	2858      	cmp	r0, #88	@ 0x58
 800ac34:	d108      	bne.n	800ac48 <_strtoul_l.isra.0+0x48>
 800ac36:	786c      	ldrb	r4, [r5, #1]
 800ac38:	3502      	adds	r5, #2
 800ac3a:	2310      	movs	r3, #16
 800ac3c:	e00a      	b.n	800ac54 <_strtoul_l.isra.0+0x54>
 800ac3e:	2c2b      	cmp	r4, #43	@ 0x2b
 800ac40:	bf04      	itt	eq
 800ac42:	782c      	ldrbeq	r4, [r5, #0]
 800ac44:	1c85      	addeq	r5, r0, #2
 800ac46:	e7ec      	b.n	800ac22 <_strtoul_l.isra.0+0x22>
 800ac48:	2b00      	cmp	r3, #0
 800ac4a:	d1f6      	bne.n	800ac3a <_strtoul_l.isra.0+0x3a>
 800ac4c:	2c30      	cmp	r4, #48	@ 0x30
 800ac4e:	bf14      	ite	ne
 800ac50:	230a      	movne	r3, #10
 800ac52:	2308      	moveq	r3, #8
 800ac54:	f04f 38ff 	mov.w	r8, #4294967295
 800ac58:	fbb8 f8f3 	udiv	r8, r8, r3
 800ac5c:	2600      	movs	r6, #0
 800ac5e:	fb03 f908 	mul.w	r9, r3, r8
 800ac62:	4630      	mov	r0, r6
 800ac64:	ea6f 0909 	mvn.w	r9, r9
 800ac68:	f1a4 0c30 	sub.w	ip, r4, #48	@ 0x30
 800ac6c:	f1bc 0f09 	cmp.w	ip, #9
 800ac70:	d810      	bhi.n	800ac94 <_strtoul_l.isra.0+0x94>
 800ac72:	4664      	mov	r4, ip
 800ac74:	42a3      	cmp	r3, r4
 800ac76:	dd1e      	ble.n	800acb6 <_strtoul_l.isra.0+0xb6>
 800ac78:	f1b6 3fff 	cmp.w	r6, #4294967295
 800ac7c:	d007      	beq.n	800ac8e <_strtoul_l.isra.0+0x8e>
 800ac7e:	4580      	cmp	r8, r0
 800ac80:	d316      	bcc.n	800acb0 <_strtoul_l.isra.0+0xb0>
 800ac82:	d101      	bne.n	800ac88 <_strtoul_l.isra.0+0x88>
 800ac84:	45a1      	cmp	r9, r4
 800ac86:	db13      	blt.n	800acb0 <_strtoul_l.isra.0+0xb0>
 800ac88:	2601      	movs	r6, #1
 800ac8a:	fb00 4003 	mla	r0, r0, r3, r4
 800ac8e:	f815 4b01 	ldrb.w	r4, [r5], #1
 800ac92:	e7e9      	b.n	800ac68 <_strtoul_l.isra.0+0x68>
 800ac94:	f1a4 0c41 	sub.w	ip, r4, #65	@ 0x41
 800ac98:	f1bc 0f19 	cmp.w	ip, #25
 800ac9c:	d801      	bhi.n	800aca2 <_strtoul_l.isra.0+0xa2>
 800ac9e:	3c37      	subs	r4, #55	@ 0x37
 800aca0:	e7e8      	b.n	800ac74 <_strtoul_l.isra.0+0x74>
 800aca2:	f1a4 0c61 	sub.w	ip, r4, #97	@ 0x61
 800aca6:	f1bc 0f19 	cmp.w	ip, #25
 800acaa:	d804      	bhi.n	800acb6 <_strtoul_l.isra.0+0xb6>
 800acac:	3c57      	subs	r4, #87	@ 0x57
 800acae:	e7e1      	b.n	800ac74 <_strtoul_l.isra.0+0x74>
 800acb0:	f04f 36ff 	mov.w	r6, #4294967295
 800acb4:	e7eb      	b.n	800ac8e <_strtoul_l.isra.0+0x8e>
 800acb6:	1c73      	adds	r3, r6, #1
 800acb8:	d106      	bne.n	800acc8 <_strtoul_l.isra.0+0xc8>
 800acba:	2322      	movs	r3, #34	@ 0x22
 800acbc:	4630      	mov	r0, r6
 800acbe:	f8ce 3000 	str.w	r3, [lr]
 800acc2:	b932      	cbnz	r2, 800acd2 <_strtoul_l.isra.0+0xd2>
 800acc4:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800acc8:	b107      	cbz	r7, 800accc <_strtoul_l.isra.0+0xcc>
 800acca:	4240      	negs	r0, r0
 800accc:	2a00      	cmp	r2, #0
 800acce:	d0f9      	beq.n	800acc4 <_strtoul_l.isra.0+0xc4>
 800acd0:	b106      	cbz	r6, 800acd4 <_strtoul_l.isra.0+0xd4>
 800acd2:	1e69      	subs	r1, r5, #1
 800acd4:	6011      	str	r1, [r2, #0]
 800acd6:	e7f5      	b.n	800acc4 <_strtoul_l.isra.0+0xc4>
 800acd8:	0800e437 	.word	0x0800e437

0800acdc <strtoul>:
 800acdc:	4613      	mov	r3, r2
 800acde:	460a      	mov	r2, r1
 800ace0:	4601      	mov	r1, r0
 800ace2:	4802      	ldr	r0, [pc, #8]	@ (800acec <strtoul+0x10>)
 800ace4:	6800      	ldr	r0, [r0, #0]
 800ace6:	f7ff bf8b 	b.w	800ac00 <_strtoul_l.isra.0>
 800acea:	bf00      	nop
 800acec:	20000684 	.word	0x20000684

0800acf0 <__cvt>:
 800acf0:	2b00      	cmp	r3, #0
 800acf2:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800acf6:	461d      	mov	r5, r3
 800acf8:	bfbb      	ittet	lt
 800acfa:	f103 4300 	addlt.w	r3, r3, #2147483648	@ 0x80000000
 800acfe:	461d      	movlt	r5, r3
 800ad00:	2300      	movge	r3, #0
 800ad02:	232d      	movlt	r3, #45	@ 0x2d
 800ad04:	b088      	sub	sp, #32
 800ad06:	4614      	mov	r4, r2
 800ad08:	bfb8      	it	lt
 800ad0a:	4614      	movlt	r4, r2
 800ad0c:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800ad0e:	9e10      	ldr	r6, [sp, #64]	@ 0x40
 800ad10:	7013      	strb	r3, [r2, #0]
 800ad12:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800ad14:	f8dd a04c 	ldr.w	sl, [sp, #76]	@ 0x4c
 800ad18:	f023 0820 	bic.w	r8, r3, #32
 800ad1c:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800ad20:	d005      	beq.n	800ad2e <__cvt+0x3e>
 800ad22:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 800ad26:	d100      	bne.n	800ad2a <__cvt+0x3a>
 800ad28:	3601      	adds	r6, #1
 800ad2a:	2302      	movs	r3, #2
 800ad2c:	e000      	b.n	800ad30 <__cvt+0x40>
 800ad2e:	2303      	movs	r3, #3
 800ad30:	aa07      	add	r2, sp, #28
 800ad32:	9204      	str	r2, [sp, #16]
 800ad34:	aa06      	add	r2, sp, #24
 800ad36:	e9cd a202 	strd	sl, r2, [sp, #8]
 800ad3a:	e9cd 3600 	strd	r3, r6, [sp]
 800ad3e:	4622      	mov	r2, r4
 800ad40:	462b      	mov	r3, r5
 800ad42:	f000 ff05 	bl	800bb50 <_dtoa_r>
 800ad46:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 800ad4a:	4607      	mov	r7, r0
 800ad4c:	d119      	bne.n	800ad82 <__cvt+0x92>
 800ad4e:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800ad50:	07db      	lsls	r3, r3, #31
 800ad52:	d50e      	bpl.n	800ad72 <__cvt+0x82>
 800ad54:	eb00 0906 	add.w	r9, r0, r6
 800ad58:	2200      	movs	r2, #0
 800ad5a:	2300      	movs	r3, #0
 800ad5c:	4620      	mov	r0, r4
 800ad5e:	4629      	mov	r1, r5
 800ad60:	f7f5 fe98 	bl	8000a94 <__aeabi_dcmpeq>
 800ad64:	b108      	cbz	r0, 800ad6a <__cvt+0x7a>
 800ad66:	f8cd 901c 	str.w	r9, [sp, #28]
 800ad6a:	2230      	movs	r2, #48	@ 0x30
 800ad6c:	9b07      	ldr	r3, [sp, #28]
 800ad6e:	454b      	cmp	r3, r9
 800ad70:	d31e      	bcc.n	800adb0 <__cvt+0xc0>
 800ad72:	4638      	mov	r0, r7
 800ad74:	9b07      	ldr	r3, [sp, #28]
 800ad76:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 800ad78:	1bdb      	subs	r3, r3, r7
 800ad7a:	6013      	str	r3, [r2, #0]
 800ad7c:	b008      	add	sp, #32
 800ad7e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ad82:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800ad86:	eb00 0906 	add.w	r9, r0, r6
 800ad8a:	d1e5      	bne.n	800ad58 <__cvt+0x68>
 800ad8c:	7803      	ldrb	r3, [r0, #0]
 800ad8e:	2b30      	cmp	r3, #48	@ 0x30
 800ad90:	d10a      	bne.n	800ada8 <__cvt+0xb8>
 800ad92:	2200      	movs	r2, #0
 800ad94:	2300      	movs	r3, #0
 800ad96:	4620      	mov	r0, r4
 800ad98:	4629      	mov	r1, r5
 800ad9a:	f7f5 fe7b 	bl	8000a94 <__aeabi_dcmpeq>
 800ad9e:	b918      	cbnz	r0, 800ada8 <__cvt+0xb8>
 800ada0:	f1c6 0601 	rsb	r6, r6, #1
 800ada4:	f8ca 6000 	str.w	r6, [sl]
 800ada8:	f8da 3000 	ldr.w	r3, [sl]
 800adac:	4499      	add	r9, r3
 800adae:	e7d3      	b.n	800ad58 <__cvt+0x68>
 800adb0:	1c59      	adds	r1, r3, #1
 800adb2:	9107      	str	r1, [sp, #28]
 800adb4:	701a      	strb	r2, [r3, #0]
 800adb6:	e7d9      	b.n	800ad6c <__cvt+0x7c>

0800adb8 <__exponent>:
 800adb8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800adba:	2900      	cmp	r1, #0
 800adbc:	bfb6      	itet	lt
 800adbe:	232d      	movlt	r3, #45	@ 0x2d
 800adc0:	232b      	movge	r3, #43	@ 0x2b
 800adc2:	4249      	neglt	r1, r1
 800adc4:	2909      	cmp	r1, #9
 800adc6:	7002      	strb	r2, [r0, #0]
 800adc8:	7043      	strb	r3, [r0, #1]
 800adca:	dd29      	ble.n	800ae20 <__exponent+0x68>
 800adcc:	f10d 0307 	add.w	r3, sp, #7
 800add0:	461d      	mov	r5, r3
 800add2:	270a      	movs	r7, #10
 800add4:	fbb1 f6f7 	udiv	r6, r1, r7
 800add8:	461a      	mov	r2, r3
 800adda:	fb07 1416 	mls	r4, r7, r6, r1
 800adde:	3430      	adds	r4, #48	@ 0x30
 800ade0:	f802 4c01 	strb.w	r4, [r2, #-1]
 800ade4:	460c      	mov	r4, r1
 800ade6:	2c63      	cmp	r4, #99	@ 0x63
 800ade8:	4631      	mov	r1, r6
 800adea:	f103 33ff 	add.w	r3, r3, #4294967295
 800adee:	dcf1      	bgt.n	800add4 <__exponent+0x1c>
 800adf0:	3130      	adds	r1, #48	@ 0x30
 800adf2:	1e94      	subs	r4, r2, #2
 800adf4:	f803 1c01 	strb.w	r1, [r3, #-1]
 800adf8:	4623      	mov	r3, r4
 800adfa:	1c41      	adds	r1, r0, #1
 800adfc:	42ab      	cmp	r3, r5
 800adfe:	d30a      	bcc.n	800ae16 <__exponent+0x5e>
 800ae00:	f10d 0309 	add.w	r3, sp, #9
 800ae04:	1a9b      	subs	r3, r3, r2
 800ae06:	42ac      	cmp	r4, r5
 800ae08:	bf88      	it	hi
 800ae0a:	2300      	movhi	r3, #0
 800ae0c:	3302      	adds	r3, #2
 800ae0e:	4403      	add	r3, r0
 800ae10:	1a18      	subs	r0, r3, r0
 800ae12:	b003      	add	sp, #12
 800ae14:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800ae16:	f813 6b01 	ldrb.w	r6, [r3], #1
 800ae1a:	f801 6f01 	strb.w	r6, [r1, #1]!
 800ae1e:	e7ed      	b.n	800adfc <__exponent+0x44>
 800ae20:	2330      	movs	r3, #48	@ 0x30
 800ae22:	3130      	adds	r1, #48	@ 0x30
 800ae24:	7083      	strb	r3, [r0, #2]
 800ae26:	70c1      	strb	r1, [r0, #3]
 800ae28:	1d03      	adds	r3, r0, #4
 800ae2a:	e7f1      	b.n	800ae10 <__exponent+0x58>

0800ae2c <_printf_float>:
 800ae2c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ae30:	b091      	sub	sp, #68	@ 0x44
 800ae32:	460c      	mov	r4, r1
 800ae34:	f8dd 8068 	ldr.w	r8, [sp, #104]	@ 0x68
 800ae38:	4616      	mov	r6, r2
 800ae3a:	461f      	mov	r7, r3
 800ae3c:	4605      	mov	r5, r0
 800ae3e:	f000 fd4d 	bl	800b8dc <_localeconv_r>
 800ae42:	6803      	ldr	r3, [r0, #0]
 800ae44:	4618      	mov	r0, r3
 800ae46:	9308      	str	r3, [sp, #32]
 800ae48:	f7f5 f9f8 	bl	800023c <strlen>
 800ae4c:	2300      	movs	r3, #0
 800ae4e:	930e      	str	r3, [sp, #56]	@ 0x38
 800ae50:	f8d8 3000 	ldr.w	r3, [r8]
 800ae54:	9009      	str	r0, [sp, #36]	@ 0x24
 800ae56:	3307      	adds	r3, #7
 800ae58:	f023 0307 	bic.w	r3, r3, #7
 800ae5c:	f103 0208 	add.w	r2, r3, #8
 800ae60:	f894 a018 	ldrb.w	sl, [r4, #24]
 800ae64:	f8d4 b000 	ldr.w	fp, [r4]
 800ae68:	f8c8 2000 	str.w	r2, [r8]
 800ae6c:	e9d3 8900 	ldrd	r8, r9, [r3]
 800ae70:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 800ae74:	930b      	str	r3, [sp, #44]	@ 0x2c
 800ae76:	f8cd 8028 	str.w	r8, [sp, #40]	@ 0x28
 800ae7a:	f04f 32ff 	mov.w	r2, #4294967295
 800ae7e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800ae82:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 800ae86:	4b9c      	ldr	r3, [pc, #624]	@ (800b0f8 <_printf_float+0x2cc>)
 800ae88:	f7f5 fe36 	bl	8000af8 <__aeabi_dcmpun>
 800ae8c:	bb70      	cbnz	r0, 800aeec <_printf_float+0xc0>
 800ae8e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800ae92:	f04f 32ff 	mov.w	r2, #4294967295
 800ae96:	4b98      	ldr	r3, [pc, #608]	@ (800b0f8 <_printf_float+0x2cc>)
 800ae98:	f7f5 fe10 	bl	8000abc <__aeabi_dcmple>
 800ae9c:	bb30      	cbnz	r0, 800aeec <_printf_float+0xc0>
 800ae9e:	2200      	movs	r2, #0
 800aea0:	2300      	movs	r3, #0
 800aea2:	4640      	mov	r0, r8
 800aea4:	4649      	mov	r1, r9
 800aea6:	f7f5 fdff 	bl	8000aa8 <__aeabi_dcmplt>
 800aeaa:	b110      	cbz	r0, 800aeb2 <_printf_float+0x86>
 800aeac:	232d      	movs	r3, #45	@ 0x2d
 800aeae:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800aeb2:	4a92      	ldr	r2, [pc, #584]	@ (800b0fc <_printf_float+0x2d0>)
 800aeb4:	4b92      	ldr	r3, [pc, #584]	@ (800b100 <_printf_float+0x2d4>)
 800aeb6:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800aeba:	bf8c      	ite	hi
 800aebc:	4690      	movhi	r8, r2
 800aebe:	4698      	movls	r8, r3
 800aec0:	2303      	movs	r3, #3
 800aec2:	f04f 0900 	mov.w	r9, #0
 800aec6:	6123      	str	r3, [r4, #16]
 800aec8:	f02b 0304 	bic.w	r3, fp, #4
 800aecc:	6023      	str	r3, [r4, #0]
 800aece:	4633      	mov	r3, r6
 800aed0:	4621      	mov	r1, r4
 800aed2:	4628      	mov	r0, r5
 800aed4:	9700      	str	r7, [sp, #0]
 800aed6:	aa0f      	add	r2, sp, #60	@ 0x3c
 800aed8:	f000 f9d4 	bl	800b284 <_printf_common>
 800aedc:	3001      	adds	r0, #1
 800aede:	f040 8090 	bne.w	800b002 <_printf_float+0x1d6>
 800aee2:	f04f 30ff 	mov.w	r0, #4294967295
 800aee6:	b011      	add	sp, #68	@ 0x44
 800aee8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800aeec:	4642      	mov	r2, r8
 800aeee:	464b      	mov	r3, r9
 800aef0:	4640      	mov	r0, r8
 800aef2:	4649      	mov	r1, r9
 800aef4:	f7f5 fe00 	bl	8000af8 <__aeabi_dcmpun>
 800aef8:	b148      	cbz	r0, 800af0e <_printf_float+0xe2>
 800aefa:	464b      	mov	r3, r9
 800aefc:	2b00      	cmp	r3, #0
 800aefe:	bfb8      	it	lt
 800af00:	232d      	movlt	r3, #45	@ 0x2d
 800af02:	4a80      	ldr	r2, [pc, #512]	@ (800b104 <_printf_float+0x2d8>)
 800af04:	bfb8      	it	lt
 800af06:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800af0a:	4b7f      	ldr	r3, [pc, #508]	@ (800b108 <_printf_float+0x2dc>)
 800af0c:	e7d3      	b.n	800aeb6 <_printf_float+0x8a>
 800af0e:	6863      	ldr	r3, [r4, #4]
 800af10:	f00a 01df 	and.w	r1, sl, #223	@ 0xdf
 800af14:	1c5a      	adds	r2, r3, #1
 800af16:	d13f      	bne.n	800af98 <_printf_float+0x16c>
 800af18:	2306      	movs	r3, #6
 800af1a:	6063      	str	r3, [r4, #4]
 800af1c:	2200      	movs	r2, #0
 800af1e:	f44b 6380 	orr.w	r3, fp, #1024	@ 0x400
 800af22:	6023      	str	r3, [r4, #0]
 800af24:	9206      	str	r2, [sp, #24]
 800af26:	aa0e      	add	r2, sp, #56	@ 0x38
 800af28:	e9cd a204 	strd	sl, r2, [sp, #16]
 800af2c:	aa0d      	add	r2, sp, #52	@ 0x34
 800af2e:	9203      	str	r2, [sp, #12]
 800af30:	f10d 0233 	add.w	r2, sp, #51	@ 0x33
 800af34:	e9cd 3201 	strd	r3, r2, [sp, #4]
 800af38:	6863      	ldr	r3, [r4, #4]
 800af3a:	4642      	mov	r2, r8
 800af3c:	9300      	str	r3, [sp, #0]
 800af3e:	4628      	mov	r0, r5
 800af40:	464b      	mov	r3, r9
 800af42:	910a      	str	r1, [sp, #40]	@ 0x28
 800af44:	f7ff fed4 	bl	800acf0 <__cvt>
 800af48:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800af4a:	4680      	mov	r8, r0
 800af4c:	2947      	cmp	r1, #71	@ 0x47
 800af4e:	990d      	ldr	r1, [sp, #52]	@ 0x34
 800af50:	d128      	bne.n	800afa4 <_printf_float+0x178>
 800af52:	1cc8      	adds	r0, r1, #3
 800af54:	db02      	blt.n	800af5c <_printf_float+0x130>
 800af56:	6863      	ldr	r3, [r4, #4]
 800af58:	4299      	cmp	r1, r3
 800af5a:	dd40      	ble.n	800afde <_printf_float+0x1b2>
 800af5c:	f1aa 0a02 	sub.w	sl, sl, #2
 800af60:	fa5f fa8a 	uxtb.w	sl, sl
 800af64:	4652      	mov	r2, sl
 800af66:	3901      	subs	r1, #1
 800af68:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 800af6c:	910d      	str	r1, [sp, #52]	@ 0x34
 800af6e:	f7ff ff23 	bl	800adb8 <__exponent>
 800af72:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800af74:	4681      	mov	r9, r0
 800af76:	1813      	adds	r3, r2, r0
 800af78:	2a01      	cmp	r2, #1
 800af7a:	6123      	str	r3, [r4, #16]
 800af7c:	dc02      	bgt.n	800af84 <_printf_float+0x158>
 800af7e:	6822      	ldr	r2, [r4, #0]
 800af80:	07d2      	lsls	r2, r2, #31
 800af82:	d501      	bpl.n	800af88 <_printf_float+0x15c>
 800af84:	3301      	adds	r3, #1
 800af86:	6123      	str	r3, [r4, #16]
 800af88:	f89d 3033 	ldrb.w	r3, [sp, #51]	@ 0x33
 800af8c:	2b00      	cmp	r3, #0
 800af8e:	d09e      	beq.n	800aece <_printf_float+0xa2>
 800af90:	232d      	movs	r3, #45	@ 0x2d
 800af92:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800af96:	e79a      	b.n	800aece <_printf_float+0xa2>
 800af98:	2947      	cmp	r1, #71	@ 0x47
 800af9a:	d1bf      	bne.n	800af1c <_printf_float+0xf0>
 800af9c:	2b00      	cmp	r3, #0
 800af9e:	d1bd      	bne.n	800af1c <_printf_float+0xf0>
 800afa0:	2301      	movs	r3, #1
 800afa2:	e7ba      	b.n	800af1a <_printf_float+0xee>
 800afa4:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800afa8:	d9dc      	bls.n	800af64 <_printf_float+0x138>
 800afaa:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 800afae:	d118      	bne.n	800afe2 <_printf_float+0x1b6>
 800afb0:	2900      	cmp	r1, #0
 800afb2:	6863      	ldr	r3, [r4, #4]
 800afb4:	dd0b      	ble.n	800afce <_printf_float+0x1a2>
 800afb6:	6121      	str	r1, [r4, #16]
 800afb8:	b913      	cbnz	r3, 800afc0 <_printf_float+0x194>
 800afba:	6822      	ldr	r2, [r4, #0]
 800afbc:	07d0      	lsls	r0, r2, #31
 800afbe:	d502      	bpl.n	800afc6 <_printf_float+0x19a>
 800afc0:	3301      	adds	r3, #1
 800afc2:	440b      	add	r3, r1
 800afc4:	6123      	str	r3, [r4, #16]
 800afc6:	f04f 0900 	mov.w	r9, #0
 800afca:	65a1      	str	r1, [r4, #88]	@ 0x58
 800afcc:	e7dc      	b.n	800af88 <_printf_float+0x15c>
 800afce:	b913      	cbnz	r3, 800afd6 <_printf_float+0x1aa>
 800afd0:	6822      	ldr	r2, [r4, #0]
 800afd2:	07d2      	lsls	r2, r2, #31
 800afd4:	d501      	bpl.n	800afda <_printf_float+0x1ae>
 800afd6:	3302      	adds	r3, #2
 800afd8:	e7f4      	b.n	800afc4 <_printf_float+0x198>
 800afda:	2301      	movs	r3, #1
 800afdc:	e7f2      	b.n	800afc4 <_printf_float+0x198>
 800afde:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 800afe2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800afe4:	4299      	cmp	r1, r3
 800afe6:	db05      	blt.n	800aff4 <_printf_float+0x1c8>
 800afe8:	6823      	ldr	r3, [r4, #0]
 800afea:	6121      	str	r1, [r4, #16]
 800afec:	07d8      	lsls	r0, r3, #31
 800afee:	d5ea      	bpl.n	800afc6 <_printf_float+0x19a>
 800aff0:	1c4b      	adds	r3, r1, #1
 800aff2:	e7e7      	b.n	800afc4 <_printf_float+0x198>
 800aff4:	2900      	cmp	r1, #0
 800aff6:	bfcc      	ite	gt
 800aff8:	2201      	movgt	r2, #1
 800affa:	f1c1 0202 	rsble	r2, r1, #2
 800affe:	4413      	add	r3, r2
 800b000:	e7e0      	b.n	800afc4 <_printf_float+0x198>
 800b002:	6823      	ldr	r3, [r4, #0]
 800b004:	055a      	lsls	r2, r3, #21
 800b006:	d407      	bmi.n	800b018 <_printf_float+0x1ec>
 800b008:	6923      	ldr	r3, [r4, #16]
 800b00a:	4642      	mov	r2, r8
 800b00c:	4631      	mov	r1, r6
 800b00e:	4628      	mov	r0, r5
 800b010:	47b8      	blx	r7
 800b012:	3001      	adds	r0, #1
 800b014:	d12b      	bne.n	800b06e <_printf_float+0x242>
 800b016:	e764      	b.n	800aee2 <_printf_float+0xb6>
 800b018:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800b01c:	f240 80dc 	bls.w	800b1d8 <_printf_float+0x3ac>
 800b020:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800b024:	2200      	movs	r2, #0
 800b026:	2300      	movs	r3, #0
 800b028:	f7f5 fd34 	bl	8000a94 <__aeabi_dcmpeq>
 800b02c:	2800      	cmp	r0, #0
 800b02e:	d033      	beq.n	800b098 <_printf_float+0x26c>
 800b030:	2301      	movs	r3, #1
 800b032:	4631      	mov	r1, r6
 800b034:	4628      	mov	r0, r5
 800b036:	4a35      	ldr	r2, [pc, #212]	@ (800b10c <_printf_float+0x2e0>)
 800b038:	47b8      	blx	r7
 800b03a:	3001      	adds	r0, #1
 800b03c:	f43f af51 	beq.w	800aee2 <_printf_float+0xb6>
 800b040:	e9dd 380d 	ldrd	r3, r8, [sp, #52]	@ 0x34
 800b044:	4543      	cmp	r3, r8
 800b046:	db02      	blt.n	800b04e <_printf_float+0x222>
 800b048:	6823      	ldr	r3, [r4, #0]
 800b04a:	07d8      	lsls	r0, r3, #31
 800b04c:	d50f      	bpl.n	800b06e <_printf_float+0x242>
 800b04e:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800b052:	4631      	mov	r1, r6
 800b054:	4628      	mov	r0, r5
 800b056:	47b8      	blx	r7
 800b058:	3001      	adds	r0, #1
 800b05a:	f43f af42 	beq.w	800aee2 <_printf_float+0xb6>
 800b05e:	f04f 0900 	mov.w	r9, #0
 800b062:	f108 38ff 	add.w	r8, r8, #4294967295
 800b066:	f104 0a1a 	add.w	sl, r4, #26
 800b06a:	45c8      	cmp	r8, r9
 800b06c:	dc09      	bgt.n	800b082 <_printf_float+0x256>
 800b06e:	6823      	ldr	r3, [r4, #0]
 800b070:	079b      	lsls	r3, r3, #30
 800b072:	f100 8102 	bmi.w	800b27a <_printf_float+0x44e>
 800b076:	68e0      	ldr	r0, [r4, #12]
 800b078:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b07a:	4298      	cmp	r0, r3
 800b07c:	bfb8      	it	lt
 800b07e:	4618      	movlt	r0, r3
 800b080:	e731      	b.n	800aee6 <_printf_float+0xba>
 800b082:	2301      	movs	r3, #1
 800b084:	4652      	mov	r2, sl
 800b086:	4631      	mov	r1, r6
 800b088:	4628      	mov	r0, r5
 800b08a:	47b8      	blx	r7
 800b08c:	3001      	adds	r0, #1
 800b08e:	f43f af28 	beq.w	800aee2 <_printf_float+0xb6>
 800b092:	f109 0901 	add.w	r9, r9, #1
 800b096:	e7e8      	b.n	800b06a <_printf_float+0x23e>
 800b098:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800b09a:	2b00      	cmp	r3, #0
 800b09c:	dc38      	bgt.n	800b110 <_printf_float+0x2e4>
 800b09e:	2301      	movs	r3, #1
 800b0a0:	4631      	mov	r1, r6
 800b0a2:	4628      	mov	r0, r5
 800b0a4:	4a19      	ldr	r2, [pc, #100]	@ (800b10c <_printf_float+0x2e0>)
 800b0a6:	47b8      	blx	r7
 800b0a8:	3001      	adds	r0, #1
 800b0aa:	f43f af1a 	beq.w	800aee2 <_printf_float+0xb6>
 800b0ae:	e9dd 390d 	ldrd	r3, r9, [sp, #52]	@ 0x34
 800b0b2:	ea59 0303 	orrs.w	r3, r9, r3
 800b0b6:	d102      	bne.n	800b0be <_printf_float+0x292>
 800b0b8:	6823      	ldr	r3, [r4, #0]
 800b0ba:	07d9      	lsls	r1, r3, #31
 800b0bc:	d5d7      	bpl.n	800b06e <_printf_float+0x242>
 800b0be:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800b0c2:	4631      	mov	r1, r6
 800b0c4:	4628      	mov	r0, r5
 800b0c6:	47b8      	blx	r7
 800b0c8:	3001      	adds	r0, #1
 800b0ca:	f43f af0a 	beq.w	800aee2 <_printf_float+0xb6>
 800b0ce:	f04f 0a00 	mov.w	sl, #0
 800b0d2:	f104 0b1a 	add.w	fp, r4, #26
 800b0d6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800b0d8:	425b      	negs	r3, r3
 800b0da:	4553      	cmp	r3, sl
 800b0dc:	dc01      	bgt.n	800b0e2 <_printf_float+0x2b6>
 800b0de:	464b      	mov	r3, r9
 800b0e0:	e793      	b.n	800b00a <_printf_float+0x1de>
 800b0e2:	2301      	movs	r3, #1
 800b0e4:	465a      	mov	r2, fp
 800b0e6:	4631      	mov	r1, r6
 800b0e8:	4628      	mov	r0, r5
 800b0ea:	47b8      	blx	r7
 800b0ec:	3001      	adds	r0, #1
 800b0ee:	f43f aef8 	beq.w	800aee2 <_printf_float+0xb6>
 800b0f2:	f10a 0a01 	add.w	sl, sl, #1
 800b0f6:	e7ee      	b.n	800b0d6 <_printf_float+0x2aa>
 800b0f8:	7fefffff 	.word	0x7fefffff
 800b0fc:	0800e53b 	.word	0x0800e53b
 800b100:	0800e537 	.word	0x0800e537
 800b104:	0800e543 	.word	0x0800e543
 800b108:	0800e53f 	.word	0x0800e53f
 800b10c:	0800e547 	.word	0x0800e547
 800b110:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800b112:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 800b116:	4553      	cmp	r3, sl
 800b118:	bfa8      	it	ge
 800b11a:	4653      	movge	r3, sl
 800b11c:	2b00      	cmp	r3, #0
 800b11e:	4699      	mov	r9, r3
 800b120:	dc36      	bgt.n	800b190 <_printf_float+0x364>
 800b122:	f04f 0b00 	mov.w	fp, #0
 800b126:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800b12a:	f104 021a 	add.w	r2, r4, #26
 800b12e:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800b130:	930a      	str	r3, [sp, #40]	@ 0x28
 800b132:	eba3 0309 	sub.w	r3, r3, r9
 800b136:	455b      	cmp	r3, fp
 800b138:	dc31      	bgt.n	800b19e <_printf_float+0x372>
 800b13a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800b13c:	459a      	cmp	sl, r3
 800b13e:	dc3a      	bgt.n	800b1b6 <_printf_float+0x38a>
 800b140:	6823      	ldr	r3, [r4, #0]
 800b142:	07da      	lsls	r2, r3, #31
 800b144:	d437      	bmi.n	800b1b6 <_printf_float+0x38a>
 800b146:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800b148:	ebaa 0903 	sub.w	r9, sl, r3
 800b14c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b14e:	ebaa 0303 	sub.w	r3, sl, r3
 800b152:	4599      	cmp	r9, r3
 800b154:	bfa8      	it	ge
 800b156:	4699      	movge	r9, r3
 800b158:	f1b9 0f00 	cmp.w	r9, #0
 800b15c:	dc33      	bgt.n	800b1c6 <_printf_float+0x39a>
 800b15e:	f04f 0800 	mov.w	r8, #0
 800b162:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800b166:	f104 0b1a 	add.w	fp, r4, #26
 800b16a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800b16c:	ebaa 0303 	sub.w	r3, sl, r3
 800b170:	eba3 0309 	sub.w	r3, r3, r9
 800b174:	4543      	cmp	r3, r8
 800b176:	f77f af7a 	ble.w	800b06e <_printf_float+0x242>
 800b17a:	2301      	movs	r3, #1
 800b17c:	465a      	mov	r2, fp
 800b17e:	4631      	mov	r1, r6
 800b180:	4628      	mov	r0, r5
 800b182:	47b8      	blx	r7
 800b184:	3001      	adds	r0, #1
 800b186:	f43f aeac 	beq.w	800aee2 <_printf_float+0xb6>
 800b18a:	f108 0801 	add.w	r8, r8, #1
 800b18e:	e7ec      	b.n	800b16a <_printf_float+0x33e>
 800b190:	4642      	mov	r2, r8
 800b192:	4631      	mov	r1, r6
 800b194:	4628      	mov	r0, r5
 800b196:	47b8      	blx	r7
 800b198:	3001      	adds	r0, #1
 800b19a:	d1c2      	bne.n	800b122 <_printf_float+0x2f6>
 800b19c:	e6a1      	b.n	800aee2 <_printf_float+0xb6>
 800b19e:	2301      	movs	r3, #1
 800b1a0:	4631      	mov	r1, r6
 800b1a2:	4628      	mov	r0, r5
 800b1a4:	920a      	str	r2, [sp, #40]	@ 0x28
 800b1a6:	47b8      	blx	r7
 800b1a8:	3001      	adds	r0, #1
 800b1aa:	f43f ae9a 	beq.w	800aee2 <_printf_float+0xb6>
 800b1ae:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800b1b0:	f10b 0b01 	add.w	fp, fp, #1
 800b1b4:	e7bb      	b.n	800b12e <_printf_float+0x302>
 800b1b6:	4631      	mov	r1, r6
 800b1b8:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800b1bc:	4628      	mov	r0, r5
 800b1be:	47b8      	blx	r7
 800b1c0:	3001      	adds	r0, #1
 800b1c2:	d1c0      	bne.n	800b146 <_printf_float+0x31a>
 800b1c4:	e68d      	b.n	800aee2 <_printf_float+0xb6>
 800b1c6:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800b1c8:	464b      	mov	r3, r9
 800b1ca:	4631      	mov	r1, r6
 800b1cc:	4628      	mov	r0, r5
 800b1ce:	4442      	add	r2, r8
 800b1d0:	47b8      	blx	r7
 800b1d2:	3001      	adds	r0, #1
 800b1d4:	d1c3      	bne.n	800b15e <_printf_float+0x332>
 800b1d6:	e684      	b.n	800aee2 <_printf_float+0xb6>
 800b1d8:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 800b1dc:	f1ba 0f01 	cmp.w	sl, #1
 800b1e0:	dc01      	bgt.n	800b1e6 <_printf_float+0x3ba>
 800b1e2:	07db      	lsls	r3, r3, #31
 800b1e4:	d536      	bpl.n	800b254 <_printf_float+0x428>
 800b1e6:	2301      	movs	r3, #1
 800b1e8:	4642      	mov	r2, r8
 800b1ea:	4631      	mov	r1, r6
 800b1ec:	4628      	mov	r0, r5
 800b1ee:	47b8      	blx	r7
 800b1f0:	3001      	adds	r0, #1
 800b1f2:	f43f ae76 	beq.w	800aee2 <_printf_float+0xb6>
 800b1f6:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800b1fa:	4631      	mov	r1, r6
 800b1fc:	4628      	mov	r0, r5
 800b1fe:	47b8      	blx	r7
 800b200:	3001      	adds	r0, #1
 800b202:	f43f ae6e 	beq.w	800aee2 <_printf_float+0xb6>
 800b206:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800b20a:	2200      	movs	r2, #0
 800b20c:	2300      	movs	r3, #0
 800b20e:	f10a 3aff 	add.w	sl, sl, #4294967295
 800b212:	f7f5 fc3f 	bl	8000a94 <__aeabi_dcmpeq>
 800b216:	b9c0      	cbnz	r0, 800b24a <_printf_float+0x41e>
 800b218:	4653      	mov	r3, sl
 800b21a:	f108 0201 	add.w	r2, r8, #1
 800b21e:	4631      	mov	r1, r6
 800b220:	4628      	mov	r0, r5
 800b222:	47b8      	blx	r7
 800b224:	3001      	adds	r0, #1
 800b226:	d10c      	bne.n	800b242 <_printf_float+0x416>
 800b228:	e65b      	b.n	800aee2 <_printf_float+0xb6>
 800b22a:	2301      	movs	r3, #1
 800b22c:	465a      	mov	r2, fp
 800b22e:	4631      	mov	r1, r6
 800b230:	4628      	mov	r0, r5
 800b232:	47b8      	blx	r7
 800b234:	3001      	adds	r0, #1
 800b236:	f43f ae54 	beq.w	800aee2 <_printf_float+0xb6>
 800b23a:	f108 0801 	add.w	r8, r8, #1
 800b23e:	45d0      	cmp	r8, sl
 800b240:	dbf3      	blt.n	800b22a <_printf_float+0x3fe>
 800b242:	464b      	mov	r3, r9
 800b244:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 800b248:	e6e0      	b.n	800b00c <_printf_float+0x1e0>
 800b24a:	f04f 0800 	mov.w	r8, #0
 800b24e:	f104 0b1a 	add.w	fp, r4, #26
 800b252:	e7f4      	b.n	800b23e <_printf_float+0x412>
 800b254:	2301      	movs	r3, #1
 800b256:	4642      	mov	r2, r8
 800b258:	e7e1      	b.n	800b21e <_printf_float+0x3f2>
 800b25a:	2301      	movs	r3, #1
 800b25c:	464a      	mov	r2, r9
 800b25e:	4631      	mov	r1, r6
 800b260:	4628      	mov	r0, r5
 800b262:	47b8      	blx	r7
 800b264:	3001      	adds	r0, #1
 800b266:	f43f ae3c 	beq.w	800aee2 <_printf_float+0xb6>
 800b26a:	f108 0801 	add.w	r8, r8, #1
 800b26e:	68e3      	ldr	r3, [r4, #12]
 800b270:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 800b272:	1a5b      	subs	r3, r3, r1
 800b274:	4543      	cmp	r3, r8
 800b276:	dcf0      	bgt.n	800b25a <_printf_float+0x42e>
 800b278:	e6fd      	b.n	800b076 <_printf_float+0x24a>
 800b27a:	f04f 0800 	mov.w	r8, #0
 800b27e:	f104 0919 	add.w	r9, r4, #25
 800b282:	e7f4      	b.n	800b26e <_printf_float+0x442>

0800b284 <_printf_common>:
 800b284:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b288:	4616      	mov	r6, r2
 800b28a:	4698      	mov	r8, r3
 800b28c:	688a      	ldr	r2, [r1, #8]
 800b28e:	690b      	ldr	r3, [r1, #16]
 800b290:	4607      	mov	r7, r0
 800b292:	4293      	cmp	r3, r2
 800b294:	bfb8      	it	lt
 800b296:	4613      	movlt	r3, r2
 800b298:	6033      	str	r3, [r6, #0]
 800b29a:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800b29e:	460c      	mov	r4, r1
 800b2a0:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800b2a4:	b10a      	cbz	r2, 800b2aa <_printf_common+0x26>
 800b2a6:	3301      	adds	r3, #1
 800b2a8:	6033      	str	r3, [r6, #0]
 800b2aa:	6823      	ldr	r3, [r4, #0]
 800b2ac:	0699      	lsls	r1, r3, #26
 800b2ae:	bf42      	ittt	mi
 800b2b0:	6833      	ldrmi	r3, [r6, #0]
 800b2b2:	3302      	addmi	r3, #2
 800b2b4:	6033      	strmi	r3, [r6, #0]
 800b2b6:	6825      	ldr	r5, [r4, #0]
 800b2b8:	f015 0506 	ands.w	r5, r5, #6
 800b2bc:	d106      	bne.n	800b2cc <_printf_common+0x48>
 800b2be:	f104 0a19 	add.w	sl, r4, #25
 800b2c2:	68e3      	ldr	r3, [r4, #12]
 800b2c4:	6832      	ldr	r2, [r6, #0]
 800b2c6:	1a9b      	subs	r3, r3, r2
 800b2c8:	42ab      	cmp	r3, r5
 800b2ca:	dc2b      	bgt.n	800b324 <_printf_common+0xa0>
 800b2cc:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800b2d0:	6822      	ldr	r2, [r4, #0]
 800b2d2:	3b00      	subs	r3, #0
 800b2d4:	bf18      	it	ne
 800b2d6:	2301      	movne	r3, #1
 800b2d8:	0692      	lsls	r2, r2, #26
 800b2da:	d430      	bmi.n	800b33e <_printf_common+0xba>
 800b2dc:	4641      	mov	r1, r8
 800b2de:	4638      	mov	r0, r7
 800b2e0:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800b2e4:	47c8      	blx	r9
 800b2e6:	3001      	adds	r0, #1
 800b2e8:	d023      	beq.n	800b332 <_printf_common+0xae>
 800b2ea:	6823      	ldr	r3, [r4, #0]
 800b2ec:	6922      	ldr	r2, [r4, #16]
 800b2ee:	f003 0306 	and.w	r3, r3, #6
 800b2f2:	2b04      	cmp	r3, #4
 800b2f4:	bf14      	ite	ne
 800b2f6:	2500      	movne	r5, #0
 800b2f8:	6833      	ldreq	r3, [r6, #0]
 800b2fa:	f04f 0600 	mov.w	r6, #0
 800b2fe:	bf08      	it	eq
 800b300:	68e5      	ldreq	r5, [r4, #12]
 800b302:	f104 041a 	add.w	r4, r4, #26
 800b306:	bf08      	it	eq
 800b308:	1aed      	subeq	r5, r5, r3
 800b30a:	f854 3c12 	ldr.w	r3, [r4, #-18]
 800b30e:	bf08      	it	eq
 800b310:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800b314:	4293      	cmp	r3, r2
 800b316:	bfc4      	itt	gt
 800b318:	1a9b      	subgt	r3, r3, r2
 800b31a:	18ed      	addgt	r5, r5, r3
 800b31c:	42b5      	cmp	r5, r6
 800b31e:	d11a      	bne.n	800b356 <_printf_common+0xd2>
 800b320:	2000      	movs	r0, #0
 800b322:	e008      	b.n	800b336 <_printf_common+0xb2>
 800b324:	2301      	movs	r3, #1
 800b326:	4652      	mov	r2, sl
 800b328:	4641      	mov	r1, r8
 800b32a:	4638      	mov	r0, r7
 800b32c:	47c8      	blx	r9
 800b32e:	3001      	adds	r0, #1
 800b330:	d103      	bne.n	800b33a <_printf_common+0xb6>
 800b332:	f04f 30ff 	mov.w	r0, #4294967295
 800b336:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b33a:	3501      	adds	r5, #1
 800b33c:	e7c1      	b.n	800b2c2 <_printf_common+0x3e>
 800b33e:	2030      	movs	r0, #48	@ 0x30
 800b340:	18e1      	adds	r1, r4, r3
 800b342:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800b346:	1c5a      	adds	r2, r3, #1
 800b348:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800b34c:	4422      	add	r2, r4
 800b34e:	3302      	adds	r3, #2
 800b350:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800b354:	e7c2      	b.n	800b2dc <_printf_common+0x58>
 800b356:	2301      	movs	r3, #1
 800b358:	4622      	mov	r2, r4
 800b35a:	4641      	mov	r1, r8
 800b35c:	4638      	mov	r0, r7
 800b35e:	47c8      	blx	r9
 800b360:	3001      	adds	r0, #1
 800b362:	d0e6      	beq.n	800b332 <_printf_common+0xae>
 800b364:	3601      	adds	r6, #1
 800b366:	e7d9      	b.n	800b31c <_printf_common+0x98>

0800b368 <_printf_i>:
 800b368:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800b36c:	7e0f      	ldrb	r7, [r1, #24]
 800b36e:	4691      	mov	r9, r2
 800b370:	2f78      	cmp	r7, #120	@ 0x78
 800b372:	4680      	mov	r8, r0
 800b374:	460c      	mov	r4, r1
 800b376:	469a      	mov	sl, r3
 800b378:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800b37a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800b37e:	d807      	bhi.n	800b390 <_printf_i+0x28>
 800b380:	2f62      	cmp	r7, #98	@ 0x62
 800b382:	d80a      	bhi.n	800b39a <_printf_i+0x32>
 800b384:	2f00      	cmp	r7, #0
 800b386:	f000 80d1 	beq.w	800b52c <_printf_i+0x1c4>
 800b38a:	2f58      	cmp	r7, #88	@ 0x58
 800b38c:	f000 80b8 	beq.w	800b500 <_printf_i+0x198>
 800b390:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800b394:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800b398:	e03a      	b.n	800b410 <_printf_i+0xa8>
 800b39a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800b39e:	2b15      	cmp	r3, #21
 800b3a0:	d8f6      	bhi.n	800b390 <_printf_i+0x28>
 800b3a2:	a101      	add	r1, pc, #4	@ (adr r1, 800b3a8 <_printf_i+0x40>)
 800b3a4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800b3a8:	0800b401 	.word	0x0800b401
 800b3ac:	0800b415 	.word	0x0800b415
 800b3b0:	0800b391 	.word	0x0800b391
 800b3b4:	0800b391 	.word	0x0800b391
 800b3b8:	0800b391 	.word	0x0800b391
 800b3bc:	0800b391 	.word	0x0800b391
 800b3c0:	0800b415 	.word	0x0800b415
 800b3c4:	0800b391 	.word	0x0800b391
 800b3c8:	0800b391 	.word	0x0800b391
 800b3cc:	0800b391 	.word	0x0800b391
 800b3d0:	0800b391 	.word	0x0800b391
 800b3d4:	0800b513 	.word	0x0800b513
 800b3d8:	0800b43f 	.word	0x0800b43f
 800b3dc:	0800b4cd 	.word	0x0800b4cd
 800b3e0:	0800b391 	.word	0x0800b391
 800b3e4:	0800b391 	.word	0x0800b391
 800b3e8:	0800b535 	.word	0x0800b535
 800b3ec:	0800b391 	.word	0x0800b391
 800b3f0:	0800b43f 	.word	0x0800b43f
 800b3f4:	0800b391 	.word	0x0800b391
 800b3f8:	0800b391 	.word	0x0800b391
 800b3fc:	0800b4d5 	.word	0x0800b4d5
 800b400:	6833      	ldr	r3, [r6, #0]
 800b402:	1d1a      	adds	r2, r3, #4
 800b404:	681b      	ldr	r3, [r3, #0]
 800b406:	6032      	str	r2, [r6, #0]
 800b408:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800b40c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800b410:	2301      	movs	r3, #1
 800b412:	e09c      	b.n	800b54e <_printf_i+0x1e6>
 800b414:	6833      	ldr	r3, [r6, #0]
 800b416:	6820      	ldr	r0, [r4, #0]
 800b418:	1d19      	adds	r1, r3, #4
 800b41a:	6031      	str	r1, [r6, #0]
 800b41c:	0606      	lsls	r6, r0, #24
 800b41e:	d501      	bpl.n	800b424 <_printf_i+0xbc>
 800b420:	681d      	ldr	r5, [r3, #0]
 800b422:	e003      	b.n	800b42c <_printf_i+0xc4>
 800b424:	0645      	lsls	r5, r0, #25
 800b426:	d5fb      	bpl.n	800b420 <_printf_i+0xb8>
 800b428:	f9b3 5000 	ldrsh.w	r5, [r3]
 800b42c:	2d00      	cmp	r5, #0
 800b42e:	da03      	bge.n	800b438 <_printf_i+0xd0>
 800b430:	232d      	movs	r3, #45	@ 0x2d
 800b432:	426d      	negs	r5, r5
 800b434:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800b438:	230a      	movs	r3, #10
 800b43a:	4858      	ldr	r0, [pc, #352]	@ (800b59c <_printf_i+0x234>)
 800b43c:	e011      	b.n	800b462 <_printf_i+0xfa>
 800b43e:	6821      	ldr	r1, [r4, #0]
 800b440:	6833      	ldr	r3, [r6, #0]
 800b442:	0608      	lsls	r0, r1, #24
 800b444:	f853 5b04 	ldr.w	r5, [r3], #4
 800b448:	d402      	bmi.n	800b450 <_printf_i+0xe8>
 800b44a:	0649      	lsls	r1, r1, #25
 800b44c:	bf48      	it	mi
 800b44e:	b2ad      	uxthmi	r5, r5
 800b450:	2f6f      	cmp	r7, #111	@ 0x6f
 800b452:	6033      	str	r3, [r6, #0]
 800b454:	bf14      	ite	ne
 800b456:	230a      	movne	r3, #10
 800b458:	2308      	moveq	r3, #8
 800b45a:	4850      	ldr	r0, [pc, #320]	@ (800b59c <_printf_i+0x234>)
 800b45c:	2100      	movs	r1, #0
 800b45e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800b462:	6866      	ldr	r6, [r4, #4]
 800b464:	2e00      	cmp	r6, #0
 800b466:	60a6      	str	r6, [r4, #8]
 800b468:	db05      	blt.n	800b476 <_printf_i+0x10e>
 800b46a:	6821      	ldr	r1, [r4, #0]
 800b46c:	432e      	orrs	r6, r5
 800b46e:	f021 0104 	bic.w	r1, r1, #4
 800b472:	6021      	str	r1, [r4, #0]
 800b474:	d04b      	beq.n	800b50e <_printf_i+0x1a6>
 800b476:	4616      	mov	r6, r2
 800b478:	fbb5 f1f3 	udiv	r1, r5, r3
 800b47c:	fb03 5711 	mls	r7, r3, r1, r5
 800b480:	5dc7      	ldrb	r7, [r0, r7]
 800b482:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800b486:	462f      	mov	r7, r5
 800b488:	42bb      	cmp	r3, r7
 800b48a:	460d      	mov	r5, r1
 800b48c:	d9f4      	bls.n	800b478 <_printf_i+0x110>
 800b48e:	2b08      	cmp	r3, #8
 800b490:	d10b      	bne.n	800b4aa <_printf_i+0x142>
 800b492:	6823      	ldr	r3, [r4, #0]
 800b494:	07df      	lsls	r7, r3, #31
 800b496:	d508      	bpl.n	800b4aa <_printf_i+0x142>
 800b498:	6923      	ldr	r3, [r4, #16]
 800b49a:	6861      	ldr	r1, [r4, #4]
 800b49c:	4299      	cmp	r1, r3
 800b49e:	bfde      	ittt	le
 800b4a0:	2330      	movle	r3, #48	@ 0x30
 800b4a2:	f806 3c01 	strble.w	r3, [r6, #-1]
 800b4a6:	f106 36ff 	addle.w	r6, r6, #4294967295
 800b4aa:	1b92      	subs	r2, r2, r6
 800b4ac:	6122      	str	r2, [r4, #16]
 800b4ae:	464b      	mov	r3, r9
 800b4b0:	4621      	mov	r1, r4
 800b4b2:	4640      	mov	r0, r8
 800b4b4:	f8cd a000 	str.w	sl, [sp]
 800b4b8:	aa03      	add	r2, sp, #12
 800b4ba:	f7ff fee3 	bl	800b284 <_printf_common>
 800b4be:	3001      	adds	r0, #1
 800b4c0:	d14a      	bne.n	800b558 <_printf_i+0x1f0>
 800b4c2:	f04f 30ff 	mov.w	r0, #4294967295
 800b4c6:	b004      	add	sp, #16
 800b4c8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b4cc:	6823      	ldr	r3, [r4, #0]
 800b4ce:	f043 0320 	orr.w	r3, r3, #32
 800b4d2:	6023      	str	r3, [r4, #0]
 800b4d4:	2778      	movs	r7, #120	@ 0x78
 800b4d6:	4832      	ldr	r0, [pc, #200]	@ (800b5a0 <_printf_i+0x238>)
 800b4d8:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800b4dc:	6823      	ldr	r3, [r4, #0]
 800b4de:	6831      	ldr	r1, [r6, #0]
 800b4e0:	061f      	lsls	r7, r3, #24
 800b4e2:	f851 5b04 	ldr.w	r5, [r1], #4
 800b4e6:	d402      	bmi.n	800b4ee <_printf_i+0x186>
 800b4e8:	065f      	lsls	r7, r3, #25
 800b4ea:	bf48      	it	mi
 800b4ec:	b2ad      	uxthmi	r5, r5
 800b4ee:	6031      	str	r1, [r6, #0]
 800b4f0:	07d9      	lsls	r1, r3, #31
 800b4f2:	bf44      	itt	mi
 800b4f4:	f043 0320 	orrmi.w	r3, r3, #32
 800b4f8:	6023      	strmi	r3, [r4, #0]
 800b4fa:	b11d      	cbz	r5, 800b504 <_printf_i+0x19c>
 800b4fc:	2310      	movs	r3, #16
 800b4fe:	e7ad      	b.n	800b45c <_printf_i+0xf4>
 800b500:	4826      	ldr	r0, [pc, #152]	@ (800b59c <_printf_i+0x234>)
 800b502:	e7e9      	b.n	800b4d8 <_printf_i+0x170>
 800b504:	6823      	ldr	r3, [r4, #0]
 800b506:	f023 0320 	bic.w	r3, r3, #32
 800b50a:	6023      	str	r3, [r4, #0]
 800b50c:	e7f6      	b.n	800b4fc <_printf_i+0x194>
 800b50e:	4616      	mov	r6, r2
 800b510:	e7bd      	b.n	800b48e <_printf_i+0x126>
 800b512:	6833      	ldr	r3, [r6, #0]
 800b514:	6825      	ldr	r5, [r4, #0]
 800b516:	1d18      	adds	r0, r3, #4
 800b518:	6961      	ldr	r1, [r4, #20]
 800b51a:	6030      	str	r0, [r6, #0]
 800b51c:	062e      	lsls	r6, r5, #24
 800b51e:	681b      	ldr	r3, [r3, #0]
 800b520:	d501      	bpl.n	800b526 <_printf_i+0x1be>
 800b522:	6019      	str	r1, [r3, #0]
 800b524:	e002      	b.n	800b52c <_printf_i+0x1c4>
 800b526:	0668      	lsls	r0, r5, #25
 800b528:	d5fb      	bpl.n	800b522 <_printf_i+0x1ba>
 800b52a:	8019      	strh	r1, [r3, #0]
 800b52c:	2300      	movs	r3, #0
 800b52e:	4616      	mov	r6, r2
 800b530:	6123      	str	r3, [r4, #16]
 800b532:	e7bc      	b.n	800b4ae <_printf_i+0x146>
 800b534:	6833      	ldr	r3, [r6, #0]
 800b536:	2100      	movs	r1, #0
 800b538:	1d1a      	adds	r2, r3, #4
 800b53a:	6032      	str	r2, [r6, #0]
 800b53c:	681e      	ldr	r6, [r3, #0]
 800b53e:	6862      	ldr	r2, [r4, #4]
 800b540:	4630      	mov	r0, r6
 800b542:	f000 fa42 	bl	800b9ca <memchr>
 800b546:	b108      	cbz	r0, 800b54c <_printf_i+0x1e4>
 800b548:	1b80      	subs	r0, r0, r6
 800b54a:	6060      	str	r0, [r4, #4]
 800b54c:	6863      	ldr	r3, [r4, #4]
 800b54e:	6123      	str	r3, [r4, #16]
 800b550:	2300      	movs	r3, #0
 800b552:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800b556:	e7aa      	b.n	800b4ae <_printf_i+0x146>
 800b558:	4632      	mov	r2, r6
 800b55a:	4649      	mov	r1, r9
 800b55c:	4640      	mov	r0, r8
 800b55e:	6923      	ldr	r3, [r4, #16]
 800b560:	47d0      	blx	sl
 800b562:	3001      	adds	r0, #1
 800b564:	d0ad      	beq.n	800b4c2 <_printf_i+0x15a>
 800b566:	6823      	ldr	r3, [r4, #0]
 800b568:	079b      	lsls	r3, r3, #30
 800b56a:	d413      	bmi.n	800b594 <_printf_i+0x22c>
 800b56c:	68e0      	ldr	r0, [r4, #12]
 800b56e:	9b03      	ldr	r3, [sp, #12]
 800b570:	4298      	cmp	r0, r3
 800b572:	bfb8      	it	lt
 800b574:	4618      	movlt	r0, r3
 800b576:	e7a6      	b.n	800b4c6 <_printf_i+0x15e>
 800b578:	2301      	movs	r3, #1
 800b57a:	4632      	mov	r2, r6
 800b57c:	4649      	mov	r1, r9
 800b57e:	4640      	mov	r0, r8
 800b580:	47d0      	blx	sl
 800b582:	3001      	adds	r0, #1
 800b584:	d09d      	beq.n	800b4c2 <_printf_i+0x15a>
 800b586:	3501      	adds	r5, #1
 800b588:	68e3      	ldr	r3, [r4, #12]
 800b58a:	9903      	ldr	r1, [sp, #12]
 800b58c:	1a5b      	subs	r3, r3, r1
 800b58e:	42ab      	cmp	r3, r5
 800b590:	dcf2      	bgt.n	800b578 <_printf_i+0x210>
 800b592:	e7eb      	b.n	800b56c <_printf_i+0x204>
 800b594:	2500      	movs	r5, #0
 800b596:	f104 0619 	add.w	r6, r4, #25
 800b59a:	e7f5      	b.n	800b588 <_printf_i+0x220>
 800b59c:	0800e549 	.word	0x0800e549
 800b5a0:	0800e55a 	.word	0x0800e55a

0800b5a4 <std>:
 800b5a4:	2300      	movs	r3, #0
 800b5a6:	b510      	push	{r4, lr}
 800b5a8:	4604      	mov	r4, r0
 800b5aa:	e9c0 3300 	strd	r3, r3, [r0]
 800b5ae:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800b5b2:	6083      	str	r3, [r0, #8]
 800b5b4:	8181      	strh	r1, [r0, #12]
 800b5b6:	6643      	str	r3, [r0, #100]	@ 0x64
 800b5b8:	81c2      	strh	r2, [r0, #14]
 800b5ba:	6183      	str	r3, [r0, #24]
 800b5bc:	4619      	mov	r1, r3
 800b5be:	2208      	movs	r2, #8
 800b5c0:	305c      	adds	r0, #92	@ 0x5c
 800b5c2:	f000 f927 	bl	800b814 <memset>
 800b5c6:	4b0d      	ldr	r3, [pc, #52]	@ (800b5fc <std+0x58>)
 800b5c8:	6224      	str	r4, [r4, #32]
 800b5ca:	6263      	str	r3, [r4, #36]	@ 0x24
 800b5cc:	4b0c      	ldr	r3, [pc, #48]	@ (800b600 <std+0x5c>)
 800b5ce:	62a3      	str	r3, [r4, #40]	@ 0x28
 800b5d0:	4b0c      	ldr	r3, [pc, #48]	@ (800b604 <std+0x60>)
 800b5d2:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800b5d4:	4b0c      	ldr	r3, [pc, #48]	@ (800b608 <std+0x64>)
 800b5d6:	6323      	str	r3, [r4, #48]	@ 0x30
 800b5d8:	4b0c      	ldr	r3, [pc, #48]	@ (800b60c <std+0x68>)
 800b5da:	429c      	cmp	r4, r3
 800b5dc:	d006      	beq.n	800b5ec <std+0x48>
 800b5de:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800b5e2:	4294      	cmp	r4, r2
 800b5e4:	d002      	beq.n	800b5ec <std+0x48>
 800b5e6:	33d0      	adds	r3, #208	@ 0xd0
 800b5e8:	429c      	cmp	r4, r3
 800b5ea:	d105      	bne.n	800b5f8 <std+0x54>
 800b5ec:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800b5f0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b5f4:	f000 b9e6 	b.w	800b9c4 <__retarget_lock_init_recursive>
 800b5f8:	bd10      	pop	{r4, pc}
 800b5fa:	bf00      	nop
 800b5fc:	0800b74d 	.word	0x0800b74d
 800b600:	0800b76f 	.word	0x0800b76f
 800b604:	0800b7a7 	.word	0x0800b7a7
 800b608:	0800b7cb 	.word	0x0800b7cb
 800b60c:	20000cc8 	.word	0x20000cc8

0800b610 <stdio_exit_handler>:
 800b610:	4a02      	ldr	r2, [pc, #8]	@ (800b61c <stdio_exit_handler+0xc>)
 800b612:	4903      	ldr	r1, [pc, #12]	@ (800b620 <stdio_exit_handler+0x10>)
 800b614:	4803      	ldr	r0, [pc, #12]	@ (800b624 <stdio_exit_handler+0x14>)
 800b616:	f000 b869 	b.w	800b6ec <_fwalk_sglue>
 800b61a:	bf00      	nop
 800b61c:	20000678 	.word	0x20000678
 800b620:	0800d619 	.word	0x0800d619
 800b624:	20000688 	.word	0x20000688

0800b628 <cleanup_stdio>:
 800b628:	6841      	ldr	r1, [r0, #4]
 800b62a:	4b0c      	ldr	r3, [pc, #48]	@ (800b65c <cleanup_stdio+0x34>)
 800b62c:	b510      	push	{r4, lr}
 800b62e:	4299      	cmp	r1, r3
 800b630:	4604      	mov	r4, r0
 800b632:	d001      	beq.n	800b638 <cleanup_stdio+0x10>
 800b634:	f001 fff0 	bl	800d618 <_fflush_r>
 800b638:	68a1      	ldr	r1, [r4, #8]
 800b63a:	4b09      	ldr	r3, [pc, #36]	@ (800b660 <cleanup_stdio+0x38>)
 800b63c:	4299      	cmp	r1, r3
 800b63e:	d002      	beq.n	800b646 <cleanup_stdio+0x1e>
 800b640:	4620      	mov	r0, r4
 800b642:	f001 ffe9 	bl	800d618 <_fflush_r>
 800b646:	68e1      	ldr	r1, [r4, #12]
 800b648:	4b06      	ldr	r3, [pc, #24]	@ (800b664 <cleanup_stdio+0x3c>)
 800b64a:	4299      	cmp	r1, r3
 800b64c:	d004      	beq.n	800b658 <cleanup_stdio+0x30>
 800b64e:	4620      	mov	r0, r4
 800b650:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b654:	f001 bfe0 	b.w	800d618 <_fflush_r>
 800b658:	bd10      	pop	{r4, pc}
 800b65a:	bf00      	nop
 800b65c:	20000cc8 	.word	0x20000cc8
 800b660:	20000d30 	.word	0x20000d30
 800b664:	20000d98 	.word	0x20000d98

0800b668 <global_stdio_init.part.0>:
 800b668:	b510      	push	{r4, lr}
 800b66a:	4b0b      	ldr	r3, [pc, #44]	@ (800b698 <global_stdio_init.part.0+0x30>)
 800b66c:	4c0b      	ldr	r4, [pc, #44]	@ (800b69c <global_stdio_init.part.0+0x34>)
 800b66e:	4a0c      	ldr	r2, [pc, #48]	@ (800b6a0 <global_stdio_init.part.0+0x38>)
 800b670:	4620      	mov	r0, r4
 800b672:	601a      	str	r2, [r3, #0]
 800b674:	2104      	movs	r1, #4
 800b676:	2200      	movs	r2, #0
 800b678:	f7ff ff94 	bl	800b5a4 <std>
 800b67c:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800b680:	2201      	movs	r2, #1
 800b682:	2109      	movs	r1, #9
 800b684:	f7ff ff8e 	bl	800b5a4 <std>
 800b688:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800b68c:	2202      	movs	r2, #2
 800b68e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b692:	2112      	movs	r1, #18
 800b694:	f7ff bf86 	b.w	800b5a4 <std>
 800b698:	20000e00 	.word	0x20000e00
 800b69c:	20000cc8 	.word	0x20000cc8
 800b6a0:	0800b611 	.word	0x0800b611

0800b6a4 <__sfp_lock_acquire>:
 800b6a4:	4801      	ldr	r0, [pc, #4]	@ (800b6ac <__sfp_lock_acquire+0x8>)
 800b6a6:	f000 b98e 	b.w	800b9c6 <__retarget_lock_acquire_recursive>
 800b6aa:	bf00      	nop
 800b6ac:	20000e09 	.word	0x20000e09

0800b6b0 <__sfp_lock_release>:
 800b6b0:	4801      	ldr	r0, [pc, #4]	@ (800b6b8 <__sfp_lock_release+0x8>)
 800b6b2:	f000 b989 	b.w	800b9c8 <__retarget_lock_release_recursive>
 800b6b6:	bf00      	nop
 800b6b8:	20000e09 	.word	0x20000e09

0800b6bc <__sinit>:
 800b6bc:	b510      	push	{r4, lr}
 800b6be:	4604      	mov	r4, r0
 800b6c0:	f7ff fff0 	bl	800b6a4 <__sfp_lock_acquire>
 800b6c4:	6a23      	ldr	r3, [r4, #32]
 800b6c6:	b11b      	cbz	r3, 800b6d0 <__sinit+0x14>
 800b6c8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b6cc:	f7ff bff0 	b.w	800b6b0 <__sfp_lock_release>
 800b6d0:	4b04      	ldr	r3, [pc, #16]	@ (800b6e4 <__sinit+0x28>)
 800b6d2:	6223      	str	r3, [r4, #32]
 800b6d4:	4b04      	ldr	r3, [pc, #16]	@ (800b6e8 <__sinit+0x2c>)
 800b6d6:	681b      	ldr	r3, [r3, #0]
 800b6d8:	2b00      	cmp	r3, #0
 800b6da:	d1f5      	bne.n	800b6c8 <__sinit+0xc>
 800b6dc:	f7ff ffc4 	bl	800b668 <global_stdio_init.part.0>
 800b6e0:	e7f2      	b.n	800b6c8 <__sinit+0xc>
 800b6e2:	bf00      	nop
 800b6e4:	0800b629 	.word	0x0800b629
 800b6e8:	20000e00 	.word	0x20000e00

0800b6ec <_fwalk_sglue>:
 800b6ec:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b6f0:	4607      	mov	r7, r0
 800b6f2:	4688      	mov	r8, r1
 800b6f4:	4614      	mov	r4, r2
 800b6f6:	2600      	movs	r6, #0
 800b6f8:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800b6fc:	f1b9 0901 	subs.w	r9, r9, #1
 800b700:	d505      	bpl.n	800b70e <_fwalk_sglue+0x22>
 800b702:	6824      	ldr	r4, [r4, #0]
 800b704:	2c00      	cmp	r4, #0
 800b706:	d1f7      	bne.n	800b6f8 <_fwalk_sglue+0xc>
 800b708:	4630      	mov	r0, r6
 800b70a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b70e:	89ab      	ldrh	r3, [r5, #12]
 800b710:	2b01      	cmp	r3, #1
 800b712:	d907      	bls.n	800b724 <_fwalk_sglue+0x38>
 800b714:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800b718:	3301      	adds	r3, #1
 800b71a:	d003      	beq.n	800b724 <_fwalk_sglue+0x38>
 800b71c:	4629      	mov	r1, r5
 800b71e:	4638      	mov	r0, r7
 800b720:	47c0      	blx	r8
 800b722:	4306      	orrs	r6, r0
 800b724:	3568      	adds	r5, #104	@ 0x68
 800b726:	e7e9      	b.n	800b6fc <_fwalk_sglue+0x10>

0800b728 <iprintf>:
 800b728:	b40f      	push	{r0, r1, r2, r3}
 800b72a:	b507      	push	{r0, r1, r2, lr}
 800b72c:	4906      	ldr	r1, [pc, #24]	@ (800b748 <iprintf+0x20>)
 800b72e:	ab04      	add	r3, sp, #16
 800b730:	6808      	ldr	r0, [r1, #0]
 800b732:	f853 2b04 	ldr.w	r2, [r3], #4
 800b736:	6881      	ldr	r1, [r0, #8]
 800b738:	9301      	str	r3, [sp, #4]
 800b73a:	f001 fdd5 	bl	800d2e8 <_vfiprintf_r>
 800b73e:	b003      	add	sp, #12
 800b740:	f85d eb04 	ldr.w	lr, [sp], #4
 800b744:	b004      	add	sp, #16
 800b746:	4770      	bx	lr
 800b748:	20000684 	.word	0x20000684

0800b74c <__sread>:
 800b74c:	b510      	push	{r4, lr}
 800b74e:	460c      	mov	r4, r1
 800b750:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b754:	f000 f8e8 	bl	800b928 <_read_r>
 800b758:	2800      	cmp	r0, #0
 800b75a:	bfab      	itete	ge
 800b75c:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800b75e:	89a3      	ldrhlt	r3, [r4, #12]
 800b760:	181b      	addge	r3, r3, r0
 800b762:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800b766:	bfac      	ite	ge
 800b768:	6563      	strge	r3, [r4, #84]	@ 0x54
 800b76a:	81a3      	strhlt	r3, [r4, #12]
 800b76c:	bd10      	pop	{r4, pc}

0800b76e <__swrite>:
 800b76e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b772:	461f      	mov	r7, r3
 800b774:	898b      	ldrh	r3, [r1, #12]
 800b776:	4605      	mov	r5, r0
 800b778:	05db      	lsls	r3, r3, #23
 800b77a:	460c      	mov	r4, r1
 800b77c:	4616      	mov	r6, r2
 800b77e:	d505      	bpl.n	800b78c <__swrite+0x1e>
 800b780:	2302      	movs	r3, #2
 800b782:	2200      	movs	r2, #0
 800b784:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b788:	f000 f8bc 	bl	800b904 <_lseek_r>
 800b78c:	89a3      	ldrh	r3, [r4, #12]
 800b78e:	4632      	mov	r2, r6
 800b790:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800b794:	81a3      	strh	r3, [r4, #12]
 800b796:	4628      	mov	r0, r5
 800b798:	463b      	mov	r3, r7
 800b79a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800b79e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800b7a2:	f000 b8d3 	b.w	800b94c <_write_r>

0800b7a6 <__sseek>:
 800b7a6:	b510      	push	{r4, lr}
 800b7a8:	460c      	mov	r4, r1
 800b7aa:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b7ae:	f000 f8a9 	bl	800b904 <_lseek_r>
 800b7b2:	1c43      	adds	r3, r0, #1
 800b7b4:	89a3      	ldrh	r3, [r4, #12]
 800b7b6:	bf15      	itete	ne
 800b7b8:	6560      	strne	r0, [r4, #84]	@ 0x54
 800b7ba:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800b7be:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800b7c2:	81a3      	strheq	r3, [r4, #12]
 800b7c4:	bf18      	it	ne
 800b7c6:	81a3      	strhne	r3, [r4, #12]
 800b7c8:	bd10      	pop	{r4, pc}

0800b7ca <__sclose>:
 800b7ca:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b7ce:	f000 b889 	b.w	800b8e4 <_close_r>
	...

0800b7d4 <_vsiprintf_r>:
 800b7d4:	b510      	push	{r4, lr}
 800b7d6:	b09a      	sub	sp, #104	@ 0x68
 800b7d8:	9100      	str	r1, [sp, #0]
 800b7da:	9104      	str	r1, [sp, #16]
 800b7dc:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800b7e0:	2400      	movs	r4, #0
 800b7e2:	9105      	str	r1, [sp, #20]
 800b7e4:	9102      	str	r1, [sp, #8]
 800b7e6:	4905      	ldr	r1, [pc, #20]	@ (800b7fc <_vsiprintf_r+0x28>)
 800b7e8:	9419      	str	r4, [sp, #100]	@ 0x64
 800b7ea:	9103      	str	r1, [sp, #12]
 800b7ec:	4669      	mov	r1, sp
 800b7ee:	f001 fc57 	bl	800d0a0 <_svfiprintf_r>
 800b7f2:	9b00      	ldr	r3, [sp, #0]
 800b7f4:	701c      	strb	r4, [r3, #0]
 800b7f6:	b01a      	add	sp, #104	@ 0x68
 800b7f8:	bd10      	pop	{r4, pc}
 800b7fa:	bf00      	nop
 800b7fc:	ffff0208 	.word	0xffff0208

0800b800 <vsiprintf>:
 800b800:	4613      	mov	r3, r2
 800b802:	460a      	mov	r2, r1
 800b804:	4601      	mov	r1, r0
 800b806:	4802      	ldr	r0, [pc, #8]	@ (800b810 <vsiprintf+0x10>)
 800b808:	6800      	ldr	r0, [r0, #0]
 800b80a:	f7ff bfe3 	b.w	800b7d4 <_vsiprintf_r>
 800b80e:	bf00      	nop
 800b810:	20000684 	.word	0x20000684

0800b814 <memset>:
 800b814:	4603      	mov	r3, r0
 800b816:	4402      	add	r2, r0
 800b818:	4293      	cmp	r3, r2
 800b81a:	d100      	bne.n	800b81e <memset+0xa>
 800b81c:	4770      	bx	lr
 800b81e:	f803 1b01 	strb.w	r1, [r3], #1
 800b822:	e7f9      	b.n	800b818 <memset+0x4>

0800b824 <strtok>:
 800b824:	4b16      	ldr	r3, [pc, #88]	@ (800b880 <strtok+0x5c>)
 800b826:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b82a:	681f      	ldr	r7, [r3, #0]
 800b82c:	4605      	mov	r5, r0
 800b82e:	6c7c      	ldr	r4, [r7, #68]	@ 0x44
 800b830:	460e      	mov	r6, r1
 800b832:	b9ec      	cbnz	r4, 800b870 <strtok+0x4c>
 800b834:	2050      	movs	r0, #80	@ 0x50
 800b836:	f000 ffa7 	bl	800c788 <malloc>
 800b83a:	4602      	mov	r2, r0
 800b83c:	6478      	str	r0, [r7, #68]	@ 0x44
 800b83e:	b920      	cbnz	r0, 800b84a <strtok+0x26>
 800b840:	215b      	movs	r1, #91	@ 0x5b
 800b842:	4b10      	ldr	r3, [pc, #64]	@ (800b884 <strtok+0x60>)
 800b844:	4810      	ldr	r0, [pc, #64]	@ (800b888 <strtok+0x64>)
 800b846:	f000 f8dd 	bl	800ba04 <__assert_func>
 800b84a:	e9c0 4400 	strd	r4, r4, [r0]
 800b84e:	e9c0 4402 	strd	r4, r4, [r0, #8]
 800b852:	e9c0 4404 	strd	r4, r4, [r0, #16]
 800b856:	e9c0 440a 	strd	r4, r4, [r0, #40]	@ 0x28
 800b85a:	e9c0 440c 	strd	r4, r4, [r0, #48]	@ 0x30
 800b85e:	e9c0 440e 	strd	r4, r4, [r0, #56]	@ 0x38
 800b862:	e9c0 4410 	strd	r4, r4, [r0, #64]	@ 0x40
 800b866:	e9c0 4412 	strd	r4, r4, [r0, #72]	@ 0x48
 800b86a:	6184      	str	r4, [r0, #24]
 800b86c:	7704      	strb	r4, [r0, #28]
 800b86e:	6244      	str	r4, [r0, #36]	@ 0x24
 800b870:	4631      	mov	r1, r6
 800b872:	4628      	mov	r0, r5
 800b874:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800b876:	2301      	movs	r3, #1
 800b878:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800b87c:	f000 b806 	b.w	800b88c <__strtok_r>
 800b880:	20000684 	.word	0x20000684
 800b884:	0800e56b 	.word	0x0800e56b
 800b888:	0800e582 	.word	0x0800e582

0800b88c <__strtok_r>:
 800b88c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800b88e:	4604      	mov	r4, r0
 800b890:	b908      	cbnz	r0, 800b896 <__strtok_r+0xa>
 800b892:	6814      	ldr	r4, [r2, #0]
 800b894:	b144      	cbz	r4, 800b8a8 <__strtok_r+0x1c>
 800b896:	460f      	mov	r7, r1
 800b898:	4620      	mov	r0, r4
 800b89a:	f814 5b01 	ldrb.w	r5, [r4], #1
 800b89e:	f817 6b01 	ldrb.w	r6, [r7], #1
 800b8a2:	b91e      	cbnz	r6, 800b8ac <__strtok_r+0x20>
 800b8a4:	b965      	cbnz	r5, 800b8c0 <__strtok_r+0x34>
 800b8a6:	6015      	str	r5, [r2, #0]
 800b8a8:	2000      	movs	r0, #0
 800b8aa:	e005      	b.n	800b8b8 <__strtok_r+0x2c>
 800b8ac:	42b5      	cmp	r5, r6
 800b8ae:	d1f6      	bne.n	800b89e <__strtok_r+0x12>
 800b8b0:	2b00      	cmp	r3, #0
 800b8b2:	d1f0      	bne.n	800b896 <__strtok_r+0xa>
 800b8b4:	6014      	str	r4, [r2, #0]
 800b8b6:	7003      	strb	r3, [r0, #0]
 800b8b8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b8ba:	461c      	mov	r4, r3
 800b8bc:	e00c      	b.n	800b8d8 <__strtok_r+0x4c>
 800b8be:	b91d      	cbnz	r5, 800b8c8 <__strtok_r+0x3c>
 800b8c0:	460e      	mov	r6, r1
 800b8c2:	4627      	mov	r7, r4
 800b8c4:	f814 3b01 	ldrb.w	r3, [r4], #1
 800b8c8:	f816 5b01 	ldrb.w	r5, [r6], #1
 800b8cc:	42ab      	cmp	r3, r5
 800b8ce:	d1f6      	bne.n	800b8be <__strtok_r+0x32>
 800b8d0:	2b00      	cmp	r3, #0
 800b8d2:	d0f2      	beq.n	800b8ba <__strtok_r+0x2e>
 800b8d4:	2300      	movs	r3, #0
 800b8d6:	703b      	strb	r3, [r7, #0]
 800b8d8:	6014      	str	r4, [r2, #0]
 800b8da:	e7ed      	b.n	800b8b8 <__strtok_r+0x2c>

0800b8dc <_localeconv_r>:
 800b8dc:	4800      	ldr	r0, [pc, #0]	@ (800b8e0 <_localeconv_r+0x4>)
 800b8de:	4770      	bx	lr
 800b8e0:	200007c4 	.word	0x200007c4

0800b8e4 <_close_r>:
 800b8e4:	b538      	push	{r3, r4, r5, lr}
 800b8e6:	2300      	movs	r3, #0
 800b8e8:	4d05      	ldr	r5, [pc, #20]	@ (800b900 <_close_r+0x1c>)
 800b8ea:	4604      	mov	r4, r0
 800b8ec:	4608      	mov	r0, r1
 800b8ee:	602b      	str	r3, [r5, #0]
 800b8f0:	f7f6 fa0b 	bl	8001d0a <_close>
 800b8f4:	1c43      	adds	r3, r0, #1
 800b8f6:	d102      	bne.n	800b8fe <_close_r+0x1a>
 800b8f8:	682b      	ldr	r3, [r5, #0]
 800b8fa:	b103      	cbz	r3, 800b8fe <_close_r+0x1a>
 800b8fc:	6023      	str	r3, [r4, #0]
 800b8fe:	bd38      	pop	{r3, r4, r5, pc}
 800b900:	20000e04 	.word	0x20000e04

0800b904 <_lseek_r>:
 800b904:	b538      	push	{r3, r4, r5, lr}
 800b906:	4604      	mov	r4, r0
 800b908:	4608      	mov	r0, r1
 800b90a:	4611      	mov	r1, r2
 800b90c:	2200      	movs	r2, #0
 800b90e:	4d05      	ldr	r5, [pc, #20]	@ (800b924 <_lseek_r+0x20>)
 800b910:	602a      	str	r2, [r5, #0]
 800b912:	461a      	mov	r2, r3
 800b914:	f7f6 fa1d 	bl	8001d52 <_lseek>
 800b918:	1c43      	adds	r3, r0, #1
 800b91a:	d102      	bne.n	800b922 <_lseek_r+0x1e>
 800b91c:	682b      	ldr	r3, [r5, #0]
 800b91e:	b103      	cbz	r3, 800b922 <_lseek_r+0x1e>
 800b920:	6023      	str	r3, [r4, #0]
 800b922:	bd38      	pop	{r3, r4, r5, pc}
 800b924:	20000e04 	.word	0x20000e04

0800b928 <_read_r>:
 800b928:	b538      	push	{r3, r4, r5, lr}
 800b92a:	4604      	mov	r4, r0
 800b92c:	4608      	mov	r0, r1
 800b92e:	4611      	mov	r1, r2
 800b930:	2200      	movs	r2, #0
 800b932:	4d05      	ldr	r5, [pc, #20]	@ (800b948 <_read_r+0x20>)
 800b934:	602a      	str	r2, [r5, #0]
 800b936:	461a      	mov	r2, r3
 800b938:	f7f6 f9ae 	bl	8001c98 <_read>
 800b93c:	1c43      	adds	r3, r0, #1
 800b93e:	d102      	bne.n	800b946 <_read_r+0x1e>
 800b940:	682b      	ldr	r3, [r5, #0]
 800b942:	b103      	cbz	r3, 800b946 <_read_r+0x1e>
 800b944:	6023      	str	r3, [r4, #0]
 800b946:	bd38      	pop	{r3, r4, r5, pc}
 800b948:	20000e04 	.word	0x20000e04

0800b94c <_write_r>:
 800b94c:	b538      	push	{r3, r4, r5, lr}
 800b94e:	4604      	mov	r4, r0
 800b950:	4608      	mov	r0, r1
 800b952:	4611      	mov	r1, r2
 800b954:	2200      	movs	r2, #0
 800b956:	4d05      	ldr	r5, [pc, #20]	@ (800b96c <_write_r+0x20>)
 800b958:	602a      	str	r2, [r5, #0]
 800b95a:	461a      	mov	r2, r3
 800b95c:	f7f6 f9b9 	bl	8001cd2 <_write>
 800b960:	1c43      	adds	r3, r0, #1
 800b962:	d102      	bne.n	800b96a <_write_r+0x1e>
 800b964:	682b      	ldr	r3, [r5, #0]
 800b966:	b103      	cbz	r3, 800b96a <_write_r+0x1e>
 800b968:	6023      	str	r3, [r4, #0]
 800b96a:	bd38      	pop	{r3, r4, r5, pc}
 800b96c:	20000e04 	.word	0x20000e04

0800b970 <__errno>:
 800b970:	4b01      	ldr	r3, [pc, #4]	@ (800b978 <__errno+0x8>)
 800b972:	6818      	ldr	r0, [r3, #0]
 800b974:	4770      	bx	lr
 800b976:	bf00      	nop
 800b978:	20000684 	.word	0x20000684

0800b97c <__libc_init_array>:
 800b97c:	b570      	push	{r4, r5, r6, lr}
 800b97e:	2600      	movs	r6, #0
 800b980:	4d0c      	ldr	r5, [pc, #48]	@ (800b9b4 <__libc_init_array+0x38>)
 800b982:	4c0d      	ldr	r4, [pc, #52]	@ (800b9b8 <__libc_init_array+0x3c>)
 800b984:	1b64      	subs	r4, r4, r5
 800b986:	10a4      	asrs	r4, r4, #2
 800b988:	42a6      	cmp	r6, r4
 800b98a:	d109      	bne.n	800b9a0 <__libc_init_array+0x24>
 800b98c:	f002 fa5e 	bl	800de4c <_init>
 800b990:	2600      	movs	r6, #0
 800b992:	4d0a      	ldr	r5, [pc, #40]	@ (800b9bc <__libc_init_array+0x40>)
 800b994:	4c0a      	ldr	r4, [pc, #40]	@ (800b9c0 <__libc_init_array+0x44>)
 800b996:	1b64      	subs	r4, r4, r5
 800b998:	10a4      	asrs	r4, r4, #2
 800b99a:	42a6      	cmp	r6, r4
 800b99c:	d105      	bne.n	800b9aa <__libc_init_array+0x2e>
 800b99e:	bd70      	pop	{r4, r5, r6, pc}
 800b9a0:	f855 3b04 	ldr.w	r3, [r5], #4
 800b9a4:	4798      	blx	r3
 800b9a6:	3601      	adds	r6, #1
 800b9a8:	e7ee      	b.n	800b988 <__libc_init_array+0xc>
 800b9aa:	f855 3b04 	ldr.w	r3, [r5], #4
 800b9ae:	4798      	blx	r3
 800b9b0:	3601      	adds	r6, #1
 800b9b2:	e7f2      	b.n	800b99a <__libc_init_array+0x1e>
 800b9b4:	0800e808 	.word	0x0800e808
 800b9b8:	0800e808 	.word	0x0800e808
 800b9bc:	0800e808 	.word	0x0800e808
 800b9c0:	0800e80c 	.word	0x0800e80c

0800b9c4 <__retarget_lock_init_recursive>:
 800b9c4:	4770      	bx	lr

0800b9c6 <__retarget_lock_acquire_recursive>:
 800b9c6:	4770      	bx	lr

0800b9c8 <__retarget_lock_release_recursive>:
 800b9c8:	4770      	bx	lr

0800b9ca <memchr>:
 800b9ca:	4603      	mov	r3, r0
 800b9cc:	b510      	push	{r4, lr}
 800b9ce:	b2c9      	uxtb	r1, r1
 800b9d0:	4402      	add	r2, r0
 800b9d2:	4293      	cmp	r3, r2
 800b9d4:	4618      	mov	r0, r3
 800b9d6:	d101      	bne.n	800b9dc <memchr+0x12>
 800b9d8:	2000      	movs	r0, #0
 800b9da:	e003      	b.n	800b9e4 <memchr+0x1a>
 800b9dc:	7804      	ldrb	r4, [r0, #0]
 800b9de:	3301      	adds	r3, #1
 800b9e0:	428c      	cmp	r4, r1
 800b9e2:	d1f6      	bne.n	800b9d2 <memchr+0x8>
 800b9e4:	bd10      	pop	{r4, pc}

0800b9e6 <memcpy>:
 800b9e6:	440a      	add	r2, r1
 800b9e8:	4291      	cmp	r1, r2
 800b9ea:	f100 33ff 	add.w	r3, r0, #4294967295
 800b9ee:	d100      	bne.n	800b9f2 <memcpy+0xc>
 800b9f0:	4770      	bx	lr
 800b9f2:	b510      	push	{r4, lr}
 800b9f4:	f811 4b01 	ldrb.w	r4, [r1], #1
 800b9f8:	4291      	cmp	r1, r2
 800b9fa:	f803 4f01 	strb.w	r4, [r3, #1]!
 800b9fe:	d1f9      	bne.n	800b9f4 <memcpy+0xe>
 800ba00:	bd10      	pop	{r4, pc}
	...

0800ba04 <__assert_func>:
 800ba04:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800ba06:	4614      	mov	r4, r2
 800ba08:	461a      	mov	r2, r3
 800ba0a:	4b09      	ldr	r3, [pc, #36]	@ (800ba30 <__assert_func+0x2c>)
 800ba0c:	4605      	mov	r5, r0
 800ba0e:	681b      	ldr	r3, [r3, #0]
 800ba10:	68d8      	ldr	r0, [r3, #12]
 800ba12:	b14c      	cbz	r4, 800ba28 <__assert_func+0x24>
 800ba14:	4b07      	ldr	r3, [pc, #28]	@ (800ba34 <__assert_func+0x30>)
 800ba16:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800ba1a:	9100      	str	r1, [sp, #0]
 800ba1c:	462b      	mov	r3, r5
 800ba1e:	4906      	ldr	r1, [pc, #24]	@ (800ba38 <__assert_func+0x34>)
 800ba20:	f001 fe22 	bl	800d668 <fiprintf>
 800ba24:	f001 fef0 	bl	800d808 <abort>
 800ba28:	4b04      	ldr	r3, [pc, #16]	@ (800ba3c <__assert_func+0x38>)
 800ba2a:	461c      	mov	r4, r3
 800ba2c:	e7f3      	b.n	800ba16 <__assert_func+0x12>
 800ba2e:	bf00      	nop
 800ba30:	20000684 	.word	0x20000684
 800ba34:	0800e5dc 	.word	0x0800e5dc
 800ba38:	0800e5e9 	.word	0x0800e5e9
 800ba3c:	0800e617 	.word	0x0800e617

0800ba40 <quorem>:
 800ba40:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ba44:	6903      	ldr	r3, [r0, #16]
 800ba46:	690c      	ldr	r4, [r1, #16]
 800ba48:	4607      	mov	r7, r0
 800ba4a:	42a3      	cmp	r3, r4
 800ba4c:	db7e      	blt.n	800bb4c <quorem+0x10c>
 800ba4e:	3c01      	subs	r4, #1
 800ba50:	00a3      	lsls	r3, r4, #2
 800ba52:	f100 0514 	add.w	r5, r0, #20
 800ba56:	f101 0814 	add.w	r8, r1, #20
 800ba5a:	9300      	str	r3, [sp, #0]
 800ba5c:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800ba60:	9301      	str	r3, [sp, #4]
 800ba62:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800ba66:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800ba6a:	3301      	adds	r3, #1
 800ba6c:	429a      	cmp	r2, r3
 800ba6e:	fbb2 f6f3 	udiv	r6, r2, r3
 800ba72:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800ba76:	d32e      	bcc.n	800bad6 <quorem+0x96>
 800ba78:	f04f 0a00 	mov.w	sl, #0
 800ba7c:	46c4      	mov	ip, r8
 800ba7e:	46ae      	mov	lr, r5
 800ba80:	46d3      	mov	fp, sl
 800ba82:	f85c 3b04 	ldr.w	r3, [ip], #4
 800ba86:	b298      	uxth	r0, r3
 800ba88:	fb06 a000 	mla	r0, r6, r0, sl
 800ba8c:	0c1b      	lsrs	r3, r3, #16
 800ba8e:	0c02      	lsrs	r2, r0, #16
 800ba90:	fb06 2303 	mla	r3, r6, r3, r2
 800ba94:	f8de 2000 	ldr.w	r2, [lr]
 800ba98:	b280      	uxth	r0, r0
 800ba9a:	b292      	uxth	r2, r2
 800ba9c:	1a12      	subs	r2, r2, r0
 800ba9e:	445a      	add	r2, fp
 800baa0:	f8de 0000 	ldr.w	r0, [lr]
 800baa4:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800baa8:	b29b      	uxth	r3, r3
 800baaa:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800baae:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800bab2:	b292      	uxth	r2, r2
 800bab4:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800bab8:	45e1      	cmp	r9, ip
 800baba:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800babe:	f84e 2b04 	str.w	r2, [lr], #4
 800bac2:	d2de      	bcs.n	800ba82 <quorem+0x42>
 800bac4:	9b00      	ldr	r3, [sp, #0]
 800bac6:	58eb      	ldr	r3, [r5, r3]
 800bac8:	b92b      	cbnz	r3, 800bad6 <quorem+0x96>
 800baca:	9b01      	ldr	r3, [sp, #4]
 800bacc:	3b04      	subs	r3, #4
 800bace:	429d      	cmp	r5, r3
 800bad0:	461a      	mov	r2, r3
 800bad2:	d32f      	bcc.n	800bb34 <quorem+0xf4>
 800bad4:	613c      	str	r4, [r7, #16]
 800bad6:	4638      	mov	r0, r7
 800bad8:	f001 f97e 	bl	800cdd8 <__mcmp>
 800badc:	2800      	cmp	r0, #0
 800bade:	db25      	blt.n	800bb2c <quorem+0xec>
 800bae0:	4629      	mov	r1, r5
 800bae2:	2000      	movs	r0, #0
 800bae4:	f858 2b04 	ldr.w	r2, [r8], #4
 800bae8:	f8d1 c000 	ldr.w	ip, [r1]
 800baec:	fa1f fe82 	uxth.w	lr, r2
 800baf0:	fa1f f38c 	uxth.w	r3, ip
 800baf4:	eba3 030e 	sub.w	r3, r3, lr
 800baf8:	4403      	add	r3, r0
 800bafa:	0c12      	lsrs	r2, r2, #16
 800bafc:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800bb00:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800bb04:	b29b      	uxth	r3, r3
 800bb06:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800bb0a:	45c1      	cmp	r9, r8
 800bb0c:	ea4f 4022 	mov.w	r0, r2, asr #16
 800bb10:	f841 3b04 	str.w	r3, [r1], #4
 800bb14:	d2e6      	bcs.n	800bae4 <quorem+0xa4>
 800bb16:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800bb1a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800bb1e:	b922      	cbnz	r2, 800bb2a <quorem+0xea>
 800bb20:	3b04      	subs	r3, #4
 800bb22:	429d      	cmp	r5, r3
 800bb24:	461a      	mov	r2, r3
 800bb26:	d30b      	bcc.n	800bb40 <quorem+0x100>
 800bb28:	613c      	str	r4, [r7, #16]
 800bb2a:	3601      	adds	r6, #1
 800bb2c:	4630      	mov	r0, r6
 800bb2e:	b003      	add	sp, #12
 800bb30:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bb34:	6812      	ldr	r2, [r2, #0]
 800bb36:	3b04      	subs	r3, #4
 800bb38:	2a00      	cmp	r2, #0
 800bb3a:	d1cb      	bne.n	800bad4 <quorem+0x94>
 800bb3c:	3c01      	subs	r4, #1
 800bb3e:	e7c6      	b.n	800bace <quorem+0x8e>
 800bb40:	6812      	ldr	r2, [r2, #0]
 800bb42:	3b04      	subs	r3, #4
 800bb44:	2a00      	cmp	r2, #0
 800bb46:	d1ef      	bne.n	800bb28 <quorem+0xe8>
 800bb48:	3c01      	subs	r4, #1
 800bb4a:	e7ea      	b.n	800bb22 <quorem+0xe2>
 800bb4c:	2000      	movs	r0, #0
 800bb4e:	e7ee      	b.n	800bb2e <quorem+0xee>

0800bb50 <_dtoa_r>:
 800bb50:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bb54:	4614      	mov	r4, r2
 800bb56:	461d      	mov	r5, r3
 800bb58:	69c7      	ldr	r7, [r0, #28]
 800bb5a:	b097      	sub	sp, #92	@ 0x5c
 800bb5c:	4681      	mov	r9, r0
 800bb5e:	e9cd 4506 	strd	r4, r5, [sp, #24]
 800bb62:	9e23      	ldr	r6, [sp, #140]	@ 0x8c
 800bb64:	b97f      	cbnz	r7, 800bb86 <_dtoa_r+0x36>
 800bb66:	2010      	movs	r0, #16
 800bb68:	f000 fe0e 	bl	800c788 <malloc>
 800bb6c:	4602      	mov	r2, r0
 800bb6e:	f8c9 001c 	str.w	r0, [r9, #28]
 800bb72:	b920      	cbnz	r0, 800bb7e <_dtoa_r+0x2e>
 800bb74:	21ef      	movs	r1, #239	@ 0xef
 800bb76:	4bac      	ldr	r3, [pc, #688]	@ (800be28 <_dtoa_r+0x2d8>)
 800bb78:	48ac      	ldr	r0, [pc, #688]	@ (800be2c <_dtoa_r+0x2dc>)
 800bb7a:	f7ff ff43 	bl	800ba04 <__assert_func>
 800bb7e:	e9c0 7701 	strd	r7, r7, [r0, #4]
 800bb82:	6007      	str	r7, [r0, #0]
 800bb84:	60c7      	str	r7, [r0, #12]
 800bb86:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800bb8a:	6819      	ldr	r1, [r3, #0]
 800bb8c:	b159      	cbz	r1, 800bba6 <_dtoa_r+0x56>
 800bb8e:	685a      	ldr	r2, [r3, #4]
 800bb90:	2301      	movs	r3, #1
 800bb92:	4093      	lsls	r3, r2
 800bb94:	604a      	str	r2, [r1, #4]
 800bb96:	608b      	str	r3, [r1, #8]
 800bb98:	4648      	mov	r0, r9
 800bb9a:	f000 feeb 	bl	800c974 <_Bfree>
 800bb9e:	2200      	movs	r2, #0
 800bba0:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800bba4:	601a      	str	r2, [r3, #0]
 800bba6:	1e2b      	subs	r3, r5, #0
 800bba8:	bfaf      	iteee	ge
 800bbaa:	2300      	movge	r3, #0
 800bbac:	2201      	movlt	r2, #1
 800bbae:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800bbb2:	9307      	strlt	r3, [sp, #28]
 800bbb4:	bfa8      	it	ge
 800bbb6:	6033      	strge	r3, [r6, #0]
 800bbb8:	f8dd 801c 	ldr.w	r8, [sp, #28]
 800bbbc:	4b9c      	ldr	r3, [pc, #624]	@ (800be30 <_dtoa_r+0x2e0>)
 800bbbe:	bfb8      	it	lt
 800bbc0:	6032      	strlt	r2, [r6, #0]
 800bbc2:	ea33 0308 	bics.w	r3, r3, r8
 800bbc6:	d112      	bne.n	800bbee <_dtoa_r+0x9e>
 800bbc8:	f242 730f 	movw	r3, #9999	@ 0x270f
 800bbcc:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 800bbce:	6013      	str	r3, [r2, #0]
 800bbd0:	f3c8 0313 	ubfx	r3, r8, #0, #20
 800bbd4:	4323      	orrs	r3, r4
 800bbd6:	f000 855e 	beq.w	800c696 <_dtoa_r+0xb46>
 800bbda:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 800bbdc:	f8df a254 	ldr.w	sl, [pc, #596]	@ 800be34 <_dtoa_r+0x2e4>
 800bbe0:	2b00      	cmp	r3, #0
 800bbe2:	f000 8560 	beq.w	800c6a6 <_dtoa_r+0xb56>
 800bbe6:	f10a 0303 	add.w	r3, sl, #3
 800bbea:	f000 bd5a 	b.w	800c6a2 <_dtoa_r+0xb52>
 800bbee:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800bbf2:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 800bbf6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800bbfa:	2200      	movs	r2, #0
 800bbfc:	2300      	movs	r3, #0
 800bbfe:	f7f4 ff49 	bl	8000a94 <__aeabi_dcmpeq>
 800bc02:	4607      	mov	r7, r0
 800bc04:	b158      	cbz	r0, 800bc1e <_dtoa_r+0xce>
 800bc06:	2301      	movs	r3, #1
 800bc08:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 800bc0a:	6013      	str	r3, [r2, #0]
 800bc0c:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 800bc0e:	b113      	cbz	r3, 800bc16 <_dtoa_r+0xc6>
 800bc10:	4b89      	ldr	r3, [pc, #548]	@ (800be38 <_dtoa_r+0x2e8>)
 800bc12:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 800bc14:	6013      	str	r3, [r2, #0]
 800bc16:	f8df a224 	ldr.w	sl, [pc, #548]	@ 800be3c <_dtoa_r+0x2ec>
 800bc1a:	f000 bd44 	b.w	800c6a6 <_dtoa_r+0xb56>
 800bc1e:	ab14      	add	r3, sp, #80	@ 0x50
 800bc20:	9301      	str	r3, [sp, #4]
 800bc22:	ab15      	add	r3, sp, #84	@ 0x54
 800bc24:	9300      	str	r3, [sp, #0]
 800bc26:	4648      	mov	r0, r9
 800bc28:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 800bc2c:	f001 f984 	bl	800cf38 <__d2b>
 800bc30:	f3c8 560a 	ubfx	r6, r8, #20, #11
 800bc34:	9003      	str	r0, [sp, #12]
 800bc36:	2e00      	cmp	r6, #0
 800bc38:	d078      	beq.n	800bd2c <_dtoa_r+0x1dc>
 800bc3a:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800bc3e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800bc40:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 800bc44:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800bc48:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 800bc4c:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800bc50:	9712      	str	r7, [sp, #72]	@ 0x48
 800bc52:	4619      	mov	r1, r3
 800bc54:	2200      	movs	r2, #0
 800bc56:	4b7a      	ldr	r3, [pc, #488]	@ (800be40 <_dtoa_r+0x2f0>)
 800bc58:	f7f4 fafc 	bl	8000254 <__aeabi_dsub>
 800bc5c:	a36c      	add	r3, pc, #432	@ (adr r3, 800be10 <_dtoa_r+0x2c0>)
 800bc5e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bc62:	f7f4 fcaf 	bl	80005c4 <__aeabi_dmul>
 800bc66:	a36c      	add	r3, pc, #432	@ (adr r3, 800be18 <_dtoa_r+0x2c8>)
 800bc68:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bc6c:	f7f4 faf4 	bl	8000258 <__adddf3>
 800bc70:	4604      	mov	r4, r0
 800bc72:	4630      	mov	r0, r6
 800bc74:	460d      	mov	r5, r1
 800bc76:	f7f4 fc3b 	bl	80004f0 <__aeabi_i2d>
 800bc7a:	a369      	add	r3, pc, #420	@ (adr r3, 800be20 <_dtoa_r+0x2d0>)
 800bc7c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bc80:	f7f4 fca0 	bl	80005c4 <__aeabi_dmul>
 800bc84:	4602      	mov	r2, r0
 800bc86:	460b      	mov	r3, r1
 800bc88:	4620      	mov	r0, r4
 800bc8a:	4629      	mov	r1, r5
 800bc8c:	f7f4 fae4 	bl	8000258 <__adddf3>
 800bc90:	4604      	mov	r4, r0
 800bc92:	460d      	mov	r5, r1
 800bc94:	f7f4 ff46 	bl	8000b24 <__aeabi_d2iz>
 800bc98:	2200      	movs	r2, #0
 800bc9a:	4607      	mov	r7, r0
 800bc9c:	2300      	movs	r3, #0
 800bc9e:	4620      	mov	r0, r4
 800bca0:	4629      	mov	r1, r5
 800bca2:	f7f4 ff01 	bl	8000aa8 <__aeabi_dcmplt>
 800bca6:	b140      	cbz	r0, 800bcba <_dtoa_r+0x16a>
 800bca8:	4638      	mov	r0, r7
 800bcaa:	f7f4 fc21 	bl	80004f0 <__aeabi_i2d>
 800bcae:	4622      	mov	r2, r4
 800bcb0:	462b      	mov	r3, r5
 800bcb2:	f7f4 feef 	bl	8000a94 <__aeabi_dcmpeq>
 800bcb6:	b900      	cbnz	r0, 800bcba <_dtoa_r+0x16a>
 800bcb8:	3f01      	subs	r7, #1
 800bcba:	2f16      	cmp	r7, #22
 800bcbc:	d854      	bhi.n	800bd68 <_dtoa_r+0x218>
 800bcbe:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800bcc2:	4b60      	ldr	r3, [pc, #384]	@ (800be44 <_dtoa_r+0x2f4>)
 800bcc4:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800bcc8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bccc:	f7f4 feec 	bl	8000aa8 <__aeabi_dcmplt>
 800bcd0:	2800      	cmp	r0, #0
 800bcd2:	d04b      	beq.n	800bd6c <_dtoa_r+0x21c>
 800bcd4:	2300      	movs	r3, #0
 800bcd6:	3f01      	subs	r7, #1
 800bcd8:	930f      	str	r3, [sp, #60]	@ 0x3c
 800bcda:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800bcdc:	1b9b      	subs	r3, r3, r6
 800bcde:	1e5a      	subs	r2, r3, #1
 800bce0:	bf49      	itett	mi
 800bce2:	f1c3 0301 	rsbmi	r3, r3, #1
 800bce6:	2300      	movpl	r3, #0
 800bce8:	9304      	strmi	r3, [sp, #16]
 800bcea:	2300      	movmi	r3, #0
 800bcec:	9209      	str	r2, [sp, #36]	@ 0x24
 800bcee:	bf54      	ite	pl
 800bcf0:	9304      	strpl	r3, [sp, #16]
 800bcf2:	9309      	strmi	r3, [sp, #36]	@ 0x24
 800bcf4:	2f00      	cmp	r7, #0
 800bcf6:	db3b      	blt.n	800bd70 <_dtoa_r+0x220>
 800bcf8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800bcfa:	970e      	str	r7, [sp, #56]	@ 0x38
 800bcfc:	443b      	add	r3, r7
 800bcfe:	9309      	str	r3, [sp, #36]	@ 0x24
 800bd00:	2300      	movs	r3, #0
 800bd02:	930a      	str	r3, [sp, #40]	@ 0x28
 800bd04:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800bd06:	2b09      	cmp	r3, #9
 800bd08:	d865      	bhi.n	800bdd6 <_dtoa_r+0x286>
 800bd0a:	2b05      	cmp	r3, #5
 800bd0c:	bfc4      	itt	gt
 800bd0e:	3b04      	subgt	r3, #4
 800bd10:	9320      	strgt	r3, [sp, #128]	@ 0x80
 800bd12:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800bd14:	bfc8      	it	gt
 800bd16:	2400      	movgt	r4, #0
 800bd18:	f1a3 0302 	sub.w	r3, r3, #2
 800bd1c:	bfd8      	it	le
 800bd1e:	2401      	movle	r4, #1
 800bd20:	2b03      	cmp	r3, #3
 800bd22:	d864      	bhi.n	800bdee <_dtoa_r+0x29e>
 800bd24:	e8df f003 	tbb	[pc, r3]
 800bd28:	2c385553 	.word	0x2c385553
 800bd2c:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 800bd30:	441e      	add	r6, r3
 800bd32:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800bd36:	2b20      	cmp	r3, #32
 800bd38:	bfc1      	itttt	gt
 800bd3a:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800bd3e:	fa08 f803 	lslgt.w	r8, r8, r3
 800bd42:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 800bd46:	fa24 f303 	lsrgt.w	r3, r4, r3
 800bd4a:	bfd6      	itet	le
 800bd4c:	f1c3 0320 	rsble	r3, r3, #32
 800bd50:	ea48 0003 	orrgt.w	r0, r8, r3
 800bd54:	fa04 f003 	lslle.w	r0, r4, r3
 800bd58:	f7f4 fbba 	bl	80004d0 <__aeabi_ui2d>
 800bd5c:	2201      	movs	r2, #1
 800bd5e:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800bd62:	3e01      	subs	r6, #1
 800bd64:	9212      	str	r2, [sp, #72]	@ 0x48
 800bd66:	e774      	b.n	800bc52 <_dtoa_r+0x102>
 800bd68:	2301      	movs	r3, #1
 800bd6a:	e7b5      	b.n	800bcd8 <_dtoa_r+0x188>
 800bd6c:	900f      	str	r0, [sp, #60]	@ 0x3c
 800bd6e:	e7b4      	b.n	800bcda <_dtoa_r+0x18a>
 800bd70:	9b04      	ldr	r3, [sp, #16]
 800bd72:	1bdb      	subs	r3, r3, r7
 800bd74:	9304      	str	r3, [sp, #16]
 800bd76:	427b      	negs	r3, r7
 800bd78:	930a      	str	r3, [sp, #40]	@ 0x28
 800bd7a:	2300      	movs	r3, #0
 800bd7c:	930e      	str	r3, [sp, #56]	@ 0x38
 800bd7e:	e7c1      	b.n	800bd04 <_dtoa_r+0x1b4>
 800bd80:	2301      	movs	r3, #1
 800bd82:	930b      	str	r3, [sp, #44]	@ 0x2c
 800bd84:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800bd86:	eb07 0b03 	add.w	fp, r7, r3
 800bd8a:	f10b 0301 	add.w	r3, fp, #1
 800bd8e:	2b01      	cmp	r3, #1
 800bd90:	9308      	str	r3, [sp, #32]
 800bd92:	bfb8      	it	lt
 800bd94:	2301      	movlt	r3, #1
 800bd96:	e006      	b.n	800bda6 <_dtoa_r+0x256>
 800bd98:	2301      	movs	r3, #1
 800bd9a:	930b      	str	r3, [sp, #44]	@ 0x2c
 800bd9c:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800bd9e:	2b00      	cmp	r3, #0
 800bda0:	dd28      	ble.n	800bdf4 <_dtoa_r+0x2a4>
 800bda2:	469b      	mov	fp, r3
 800bda4:	9308      	str	r3, [sp, #32]
 800bda6:	2100      	movs	r1, #0
 800bda8:	2204      	movs	r2, #4
 800bdaa:	f8d9 001c 	ldr.w	r0, [r9, #28]
 800bdae:	f102 0514 	add.w	r5, r2, #20
 800bdb2:	429d      	cmp	r5, r3
 800bdb4:	d926      	bls.n	800be04 <_dtoa_r+0x2b4>
 800bdb6:	6041      	str	r1, [r0, #4]
 800bdb8:	4648      	mov	r0, r9
 800bdba:	f000 fd9b 	bl	800c8f4 <_Balloc>
 800bdbe:	4682      	mov	sl, r0
 800bdc0:	2800      	cmp	r0, #0
 800bdc2:	d143      	bne.n	800be4c <_dtoa_r+0x2fc>
 800bdc4:	4602      	mov	r2, r0
 800bdc6:	f240 11af 	movw	r1, #431	@ 0x1af
 800bdca:	4b1f      	ldr	r3, [pc, #124]	@ (800be48 <_dtoa_r+0x2f8>)
 800bdcc:	e6d4      	b.n	800bb78 <_dtoa_r+0x28>
 800bdce:	2300      	movs	r3, #0
 800bdd0:	e7e3      	b.n	800bd9a <_dtoa_r+0x24a>
 800bdd2:	2300      	movs	r3, #0
 800bdd4:	e7d5      	b.n	800bd82 <_dtoa_r+0x232>
 800bdd6:	2401      	movs	r4, #1
 800bdd8:	2300      	movs	r3, #0
 800bdda:	940b      	str	r4, [sp, #44]	@ 0x2c
 800bddc:	9320      	str	r3, [sp, #128]	@ 0x80
 800bdde:	f04f 3bff 	mov.w	fp, #4294967295
 800bde2:	2200      	movs	r2, #0
 800bde4:	2312      	movs	r3, #18
 800bde6:	f8cd b020 	str.w	fp, [sp, #32]
 800bdea:	9221      	str	r2, [sp, #132]	@ 0x84
 800bdec:	e7db      	b.n	800bda6 <_dtoa_r+0x256>
 800bdee:	2301      	movs	r3, #1
 800bdf0:	930b      	str	r3, [sp, #44]	@ 0x2c
 800bdf2:	e7f4      	b.n	800bdde <_dtoa_r+0x28e>
 800bdf4:	f04f 0b01 	mov.w	fp, #1
 800bdf8:	465b      	mov	r3, fp
 800bdfa:	f8cd b020 	str.w	fp, [sp, #32]
 800bdfe:	f8cd b084 	str.w	fp, [sp, #132]	@ 0x84
 800be02:	e7d0      	b.n	800bda6 <_dtoa_r+0x256>
 800be04:	3101      	adds	r1, #1
 800be06:	0052      	lsls	r2, r2, #1
 800be08:	e7d1      	b.n	800bdae <_dtoa_r+0x25e>
 800be0a:	bf00      	nop
 800be0c:	f3af 8000 	nop.w
 800be10:	636f4361 	.word	0x636f4361
 800be14:	3fd287a7 	.word	0x3fd287a7
 800be18:	8b60c8b3 	.word	0x8b60c8b3
 800be1c:	3fc68a28 	.word	0x3fc68a28
 800be20:	509f79fb 	.word	0x509f79fb
 800be24:	3fd34413 	.word	0x3fd34413
 800be28:	0800e56b 	.word	0x0800e56b
 800be2c:	0800e625 	.word	0x0800e625
 800be30:	7ff00000 	.word	0x7ff00000
 800be34:	0800e621 	.word	0x0800e621
 800be38:	0800e548 	.word	0x0800e548
 800be3c:	0800e547 	.word	0x0800e547
 800be40:	3ff80000 	.word	0x3ff80000
 800be44:	0800e738 	.word	0x0800e738
 800be48:	0800e67d 	.word	0x0800e67d
 800be4c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800be50:	6018      	str	r0, [r3, #0]
 800be52:	9b08      	ldr	r3, [sp, #32]
 800be54:	2b0e      	cmp	r3, #14
 800be56:	f200 80a1 	bhi.w	800bf9c <_dtoa_r+0x44c>
 800be5a:	2c00      	cmp	r4, #0
 800be5c:	f000 809e 	beq.w	800bf9c <_dtoa_r+0x44c>
 800be60:	2f00      	cmp	r7, #0
 800be62:	dd33      	ble.n	800becc <_dtoa_r+0x37c>
 800be64:	4b9c      	ldr	r3, [pc, #624]	@ (800c0d8 <_dtoa_r+0x588>)
 800be66:	f007 020f 	and.w	r2, r7, #15
 800be6a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800be6e:	05f8      	lsls	r0, r7, #23
 800be70:	e9d3 3400 	ldrd	r3, r4, [r3]
 800be74:	e9cd 3410 	strd	r3, r4, [sp, #64]	@ 0x40
 800be78:	ea4f 1427 	mov.w	r4, r7, asr #4
 800be7c:	d516      	bpl.n	800beac <_dtoa_r+0x35c>
 800be7e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800be82:	4b96      	ldr	r3, [pc, #600]	@ (800c0dc <_dtoa_r+0x58c>)
 800be84:	2603      	movs	r6, #3
 800be86:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800be8a:	f7f4 fcc5 	bl	8000818 <__aeabi_ddiv>
 800be8e:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800be92:	f004 040f 	and.w	r4, r4, #15
 800be96:	4d91      	ldr	r5, [pc, #580]	@ (800c0dc <_dtoa_r+0x58c>)
 800be98:	b954      	cbnz	r4, 800beb0 <_dtoa_r+0x360>
 800be9a:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800be9e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800bea2:	f7f4 fcb9 	bl	8000818 <__aeabi_ddiv>
 800bea6:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800beaa:	e028      	b.n	800befe <_dtoa_r+0x3ae>
 800beac:	2602      	movs	r6, #2
 800beae:	e7f2      	b.n	800be96 <_dtoa_r+0x346>
 800beb0:	07e1      	lsls	r1, r4, #31
 800beb2:	d508      	bpl.n	800bec6 <_dtoa_r+0x376>
 800beb4:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800beb8:	e9d5 2300 	ldrd	r2, r3, [r5]
 800bebc:	f7f4 fb82 	bl	80005c4 <__aeabi_dmul>
 800bec0:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800bec4:	3601      	adds	r6, #1
 800bec6:	1064      	asrs	r4, r4, #1
 800bec8:	3508      	adds	r5, #8
 800beca:	e7e5      	b.n	800be98 <_dtoa_r+0x348>
 800becc:	f000 80af 	beq.w	800c02e <_dtoa_r+0x4de>
 800bed0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800bed4:	427c      	negs	r4, r7
 800bed6:	4b80      	ldr	r3, [pc, #512]	@ (800c0d8 <_dtoa_r+0x588>)
 800bed8:	f004 020f 	and.w	r2, r4, #15
 800bedc:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800bee0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bee4:	f7f4 fb6e 	bl	80005c4 <__aeabi_dmul>
 800bee8:	2602      	movs	r6, #2
 800beea:	2300      	movs	r3, #0
 800beec:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800bef0:	4d7a      	ldr	r5, [pc, #488]	@ (800c0dc <_dtoa_r+0x58c>)
 800bef2:	1124      	asrs	r4, r4, #4
 800bef4:	2c00      	cmp	r4, #0
 800bef6:	f040 808f 	bne.w	800c018 <_dtoa_r+0x4c8>
 800befa:	2b00      	cmp	r3, #0
 800befc:	d1d3      	bne.n	800bea6 <_dtoa_r+0x356>
 800befe:	e9dd 4506 	ldrd	r4, r5, [sp, #24]
 800bf02:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800bf04:	2b00      	cmp	r3, #0
 800bf06:	f000 8094 	beq.w	800c032 <_dtoa_r+0x4e2>
 800bf0a:	2200      	movs	r2, #0
 800bf0c:	4620      	mov	r0, r4
 800bf0e:	4629      	mov	r1, r5
 800bf10:	4b73      	ldr	r3, [pc, #460]	@ (800c0e0 <_dtoa_r+0x590>)
 800bf12:	f7f4 fdc9 	bl	8000aa8 <__aeabi_dcmplt>
 800bf16:	2800      	cmp	r0, #0
 800bf18:	f000 808b 	beq.w	800c032 <_dtoa_r+0x4e2>
 800bf1c:	9b08      	ldr	r3, [sp, #32]
 800bf1e:	2b00      	cmp	r3, #0
 800bf20:	f000 8087 	beq.w	800c032 <_dtoa_r+0x4e2>
 800bf24:	f1bb 0f00 	cmp.w	fp, #0
 800bf28:	dd34      	ble.n	800bf94 <_dtoa_r+0x444>
 800bf2a:	4620      	mov	r0, r4
 800bf2c:	2200      	movs	r2, #0
 800bf2e:	4629      	mov	r1, r5
 800bf30:	4b6c      	ldr	r3, [pc, #432]	@ (800c0e4 <_dtoa_r+0x594>)
 800bf32:	f7f4 fb47 	bl	80005c4 <__aeabi_dmul>
 800bf36:	465c      	mov	r4, fp
 800bf38:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800bf3c:	f107 38ff 	add.w	r8, r7, #4294967295
 800bf40:	3601      	adds	r6, #1
 800bf42:	4630      	mov	r0, r6
 800bf44:	f7f4 fad4 	bl	80004f0 <__aeabi_i2d>
 800bf48:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800bf4c:	f7f4 fb3a 	bl	80005c4 <__aeabi_dmul>
 800bf50:	2200      	movs	r2, #0
 800bf52:	4b65      	ldr	r3, [pc, #404]	@ (800c0e8 <_dtoa_r+0x598>)
 800bf54:	f7f4 f980 	bl	8000258 <__adddf3>
 800bf58:	4605      	mov	r5, r0
 800bf5a:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800bf5e:	2c00      	cmp	r4, #0
 800bf60:	d16a      	bne.n	800c038 <_dtoa_r+0x4e8>
 800bf62:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800bf66:	2200      	movs	r2, #0
 800bf68:	4b60      	ldr	r3, [pc, #384]	@ (800c0ec <_dtoa_r+0x59c>)
 800bf6a:	f7f4 f973 	bl	8000254 <__aeabi_dsub>
 800bf6e:	4602      	mov	r2, r0
 800bf70:	460b      	mov	r3, r1
 800bf72:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800bf76:	462a      	mov	r2, r5
 800bf78:	4633      	mov	r3, r6
 800bf7a:	f7f4 fdb3 	bl	8000ae4 <__aeabi_dcmpgt>
 800bf7e:	2800      	cmp	r0, #0
 800bf80:	f040 8298 	bne.w	800c4b4 <_dtoa_r+0x964>
 800bf84:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800bf88:	462a      	mov	r2, r5
 800bf8a:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800bf8e:	f7f4 fd8b 	bl	8000aa8 <__aeabi_dcmplt>
 800bf92:	bb38      	cbnz	r0, 800bfe4 <_dtoa_r+0x494>
 800bf94:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 800bf98:	e9cd 3406 	strd	r3, r4, [sp, #24]
 800bf9c:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800bf9e:	2b00      	cmp	r3, #0
 800bfa0:	f2c0 8157 	blt.w	800c252 <_dtoa_r+0x702>
 800bfa4:	2f0e      	cmp	r7, #14
 800bfa6:	f300 8154 	bgt.w	800c252 <_dtoa_r+0x702>
 800bfaa:	4b4b      	ldr	r3, [pc, #300]	@ (800c0d8 <_dtoa_r+0x588>)
 800bfac:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800bfb0:	e9d3 3400 	ldrd	r3, r4, [r3]
 800bfb4:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800bfb8:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800bfba:	2b00      	cmp	r3, #0
 800bfbc:	f280 80e5 	bge.w	800c18a <_dtoa_r+0x63a>
 800bfc0:	9b08      	ldr	r3, [sp, #32]
 800bfc2:	2b00      	cmp	r3, #0
 800bfc4:	f300 80e1 	bgt.w	800c18a <_dtoa_r+0x63a>
 800bfc8:	d10c      	bne.n	800bfe4 <_dtoa_r+0x494>
 800bfca:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800bfce:	2200      	movs	r2, #0
 800bfd0:	4b46      	ldr	r3, [pc, #280]	@ (800c0ec <_dtoa_r+0x59c>)
 800bfd2:	f7f4 faf7 	bl	80005c4 <__aeabi_dmul>
 800bfd6:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800bfda:	f7f4 fd79 	bl	8000ad0 <__aeabi_dcmpge>
 800bfde:	2800      	cmp	r0, #0
 800bfe0:	f000 8266 	beq.w	800c4b0 <_dtoa_r+0x960>
 800bfe4:	2400      	movs	r4, #0
 800bfe6:	4625      	mov	r5, r4
 800bfe8:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800bfea:	4656      	mov	r6, sl
 800bfec:	ea6f 0803 	mvn.w	r8, r3
 800bff0:	2700      	movs	r7, #0
 800bff2:	4621      	mov	r1, r4
 800bff4:	4648      	mov	r0, r9
 800bff6:	f000 fcbd 	bl	800c974 <_Bfree>
 800bffa:	2d00      	cmp	r5, #0
 800bffc:	f000 80bd 	beq.w	800c17a <_dtoa_r+0x62a>
 800c000:	b12f      	cbz	r7, 800c00e <_dtoa_r+0x4be>
 800c002:	42af      	cmp	r7, r5
 800c004:	d003      	beq.n	800c00e <_dtoa_r+0x4be>
 800c006:	4639      	mov	r1, r7
 800c008:	4648      	mov	r0, r9
 800c00a:	f000 fcb3 	bl	800c974 <_Bfree>
 800c00e:	4629      	mov	r1, r5
 800c010:	4648      	mov	r0, r9
 800c012:	f000 fcaf 	bl	800c974 <_Bfree>
 800c016:	e0b0      	b.n	800c17a <_dtoa_r+0x62a>
 800c018:	07e2      	lsls	r2, r4, #31
 800c01a:	d505      	bpl.n	800c028 <_dtoa_r+0x4d8>
 800c01c:	e9d5 2300 	ldrd	r2, r3, [r5]
 800c020:	f7f4 fad0 	bl	80005c4 <__aeabi_dmul>
 800c024:	2301      	movs	r3, #1
 800c026:	3601      	adds	r6, #1
 800c028:	1064      	asrs	r4, r4, #1
 800c02a:	3508      	adds	r5, #8
 800c02c:	e762      	b.n	800bef4 <_dtoa_r+0x3a4>
 800c02e:	2602      	movs	r6, #2
 800c030:	e765      	b.n	800befe <_dtoa_r+0x3ae>
 800c032:	46b8      	mov	r8, r7
 800c034:	9c08      	ldr	r4, [sp, #32]
 800c036:	e784      	b.n	800bf42 <_dtoa_r+0x3f2>
 800c038:	4b27      	ldr	r3, [pc, #156]	@ (800c0d8 <_dtoa_r+0x588>)
 800c03a:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800c03c:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800c040:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800c044:	4454      	add	r4, sl
 800c046:	2900      	cmp	r1, #0
 800c048:	d054      	beq.n	800c0f4 <_dtoa_r+0x5a4>
 800c04a:	2000      	movs	r0, #0
 800c04c:	4928      	ldr	r1, [pc, #160]	@ (800c0f0 <_dtoa_r+0x5a0>)
 800c04e:	f7f4 fbe3 	bl	8000818 <__aeabi_ddiv>
 800c052:	4633      	mov	r3, r6
 800c054:	462a      	mov	r2, r5
 800c056:	f7f4 f8fd 	bl	8000254 <__aeabi_dsub>
 800c05a:	4656      	mov	r6, sl
 800c05c:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800c060:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800c064:	f7f4 fd5e 	bl	8000b24 <__aeabi_d2iz>
 800c068:	4605      	mov	r5, r0
 800c06a:	f7f4 fa41 	bl	80004f0 <__aeabi_i2d>
 800c06e:	4602      	mov	r2, r0
 800c070:	460b      	mov	r3, r1
 800c072:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800c076:	f7f4 f8ed 	bl	8000254 <__aeabi_dsub>
 800c07a:	4602      	mov	r2, r0
 800c07c:	460b      	mov	r3, r1
 800c07e:	3530      	adds	r5, #48	@ 0x30
 800c080:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800c084:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800c088:	f806 5b01 	strb.w	r5, [r6], #1
 800c08c:	f7f4 fd0c 	bl	8000aa8 <__aeabi_dcmplt>
 800c090:	2800      	cmp	r0, #0
 800c092:	d172      	bne.n	800c17a <_dtoa_r+0x62a>
 800c094:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800c098:	2000      	movs	r0, #0
 800c09a:	4911      	ldr	r1, [pc, #68]	@ (800c0e0 <_dtoa_r+0x590>)
 800c09c:	f7f4 f8da 	bl	8000254 <__aeabi_dsub>
 800c0a0:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800c0a4:	f7f4 fd00 	bl	8000aa8 <__aeabi_dcmplt>
 800c0a8:	2800      	cmp	r0, #0
 800c0aa:	f040 80b4 	bne.w	800c216 <_dtoa_r+0x6c6>
 800c0ae:	42a6      	cmp	r6, r4
 800c0b0:	f43f af70 	beq.w	800bf94 <_dtoa_r+0x444>
 800c0b4:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800c0b8:	2200      	movs	r2, #0
 800c0ba:	4b0a      	ldr	r3, [pc, #40]	@ (800c0e4 <_dtoa_r+0x594>)
 800c0bc:	f7f4 fa82 	bl	80005c4 <__aeabi_dmul>
 800c0c0:	2200      	movs	r2, #0
 800c0c2:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800c0c6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800c0ca:	4b06      	ldr	r3, [pc, #24]	@ (800c0e4 <_dtoa_r+0x594>)
 800c0cc:	f7f4 fa7a 	bl	80005c4 <__aeabi_dmul>
 800c0d0:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800c0d4:	e7c4      	b.n	800c060 <_dtoa_r+0x510>
 800c0d6:	bf00      	nop
 800c0d8:	0800e738 	.word	0x0800e738
 800c0dc:	0800e710 	.word	0x0800e710
 800c0e0:	3ff00000 	.word	0x3ff00000
 800c0e4:	40240000 	.word	0x40240000
 800c0e8:	401c0000 	.word	0x401c0000
 800c0ec:	40140000 	.word	0x40140000
 800c0f0:	3fe00000 	.word	0x3fe00000
 800c0f4:	4631      	mov	r1, r6
 800c0f6:	4628      	mov	r0, r5
 800c0f8:	f7f4 fa64 	bl	80005c4 <__aeabi_dmul>
 800c0fc:	4656      	mov	r6, sl
 800c0fe:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800c102:	9413      	str	r4, [sp, #76]	@ 0x4c
 800c104:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800c108:	f7f4 fd0c 	bl	8000b24 <__aeabi_d2iz>
 800c10c:	4605      	mov	r5, r0
 800c10e:	f7f4 f9ef 	bl	80004f0 <__aeabi_i2d>
 800c112:	4602      	mov	r2, r0
 800c114:	460b      	mov	r3, r1
 800c116:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800c11a:	f7f4 f89b 	bl	8000254 <__aeabi_dsub>
 800c11e:	4602      	mov	r2, r0
 800c120:	460b      	mov	r3, r1
 800c122:	3530      	adds	r5, #48	@ 0x30
 800c124:	f806 5b01 	strb.w	r5, [r6], #1
 800c128:	42a6      	cmp	r6, r4
 800c12a:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800c12e:	f04f 0200 	mov.w	r2, #0
 800c132:	d124      	bne.n	800c17e <_dtoa_r+0x62e>
 800c134:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800c138:	4bae      	ldr	r3, [pc, #696]	@ (800c3f4 <_dtoa_r+0x8a4>)
 800c13a:	f7f4 f88d 	bl	8000258 <__adddf3>
 800c13e:	4602      	mov	r2, r0
 800c140:	460b      	mov	r3, r1
 800c142:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800c146:	f7f4 fccd 	bl	8000ae4 <__aeabi_dcmpgt>
 800c14a:	2800      	cmp	r0, #0
 800c14c:	d163      	bne.n	800c216 <_dtoa_r+0x6c6>
 800c14e:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800c152:	2000      	movs	r0, #0
 800c154:	49a7      	ldr	r1, [pc, #668]	@ (800c3f4 <_dtoa_r+0x8a4>)
 800c156:	f7f4 f87d 	bl	8000254 <__aeabi_dsub>
 800c15a:	4602      	mov	r2, r0
 800c15c:	460b      	mov	r3, r1
 800c15e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800c162:	f7f4 fca1 	bl	8000aa8 <__aeabi_dcmplt>
 800c166:	2800      	cmp	r0, #0
 800c168:	f43f af14 	beq.w	800bf94 <_dtoa_r+0x444>
 800c16c:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 800c16e:	1e73      	subs	r3, r6, #1
 800c170:	9313      	str	r3, [sp, #76]	@ 0x4c
 800c172:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800c176:	2b30      	cmp	r3, #48	@ 0x30
 800c178:	d0f8      	beq.n	800c16c <_dtoa_r+0x61c>
 800c17a:	4647      	mov	r7, r8
 800c17c:	e03b      	b.n	800c1f6 <_dtoa_r+0x6a6>
 800c17e:	4b9e      	ldr	r3, [pc, #632]	@ (800c3f8 <_dtoa_r+0x8a8>)
 800c180:	f7f4 fa20 	bl	80005c4 <__aeabi_dmul>
 800c184:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800c188:	e7bc      	b.n	800c104 <_dtoa_r+0x5b4>
 800c18a:	4656      	mov	r6, sl
 800c18c:	e9dd 4506 	ldrd	r4, r5, [sp, #24]
 800c190:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800c194:	4620      	mov	r0, r4
 800c196:	4629      	mov	r1, r5
 800c198:	f7f4 fb3e 	bl	8000818 <__aeabi_ddiv>
 800c19c:	f7f4 fcc2 	bl	8000b24 <__aeabi_d2iz>
 800c1a0:	4680      	mov	r8, r0
 800c1a2:	f7f4 f9a5 	bl	80004f0 <__aeabi_i2d>
 800c1a6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800c1aa:	f7f4 fa0b 	bl	80005c4 <__aeabi_dmul>
 800c1ae:	4602      	mov	r2, r0
 800c1b0:	460b      	mov	r3, r1
 800c1b2:	4620      	mov	r0, r4
 800c1b4:	4629      	mov	r1, r5
 800c1b6:	f7f4 f84d 	bl	8000254 <__aeabi_dsub>
 800c1ba:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800c1be:	9d08      	ldr	r5, [sp, #32]
 800c1c0:	f806 4b01 	strb.w	r4, [r6], #1
 800c1c4:	eba6 040a 	sub.w	r4, r6, sl
 800c1c8:	42a5      	cmp	r5, r4
 800c1ca:	4602      	mov	r2, r0
 800c1cc:	460b      	mov	r3, r1
 800c1ce:	d133      	bne.n	800c238 <_dtoa_r+0x6e8>
 800c1d0:	f7f4 f842 	bl	8000258 <__adddf3>
 800c1d4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800c1d8:	4604      	mov	r4, r0
 800c1da:	460d      	mov	r5, r1
 800c1dc:	f7f4 fc82 	bl	8000ae4 <__aeabi_dcmpgt>
 800c1e0:	b9c0      	cbnz	r0, 800c214 <_dtoa_r+0x6c4>
 800c1e2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800c1e6:	4620      	mov	r0, r4
 800c1e8:	4629      	mov	r1, r5
 800c1ea:	f7f4 fc53 	bl	8000a94 <__aeabi_dcmpeq>
 800c1ee:	b110      	cbz	r0, 800c1f6 <_dtoa_r+0x6a6>
 800c1f0:	f018 0f01 	tst.w	r8, #1
 800c1f4:	d10e      	bne.n	800c214 <_dtoa_r+0x6c4>
 800c1f6:	4648      	mov	r0, r9
 800c1f8:	9903      	ldr	r1, [sp, #12]
 800c1fa:	f000 fbbb 	bl	800c974 <_Bfree>
 800c1fe:	2300      	movs	r3, #0
 800c200:	7033      	strb	r3, [r6, #0]
 800c202:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 800c204:	3701      	adds	r7, #1
 800c206:	601f      	str	r7, [r3, #0]
 800c208:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 800c20a:	2b00      	cmp	r3, #0
 800c20c:	f000 824b 	beq.w	800c6a6 <_dtoa_r+0xb56>
 800c210:	601e      	str	r6, [r3, #0]
 800c212:	e248      	b.n	800c6a6 <_dtoa_r+0xb56>
 800c214:	46b8      	mov	r8, r7
 800c216:	4633      	mov	r3, r6
 800c218:	461e      	mov	r6, r3
 800c21a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800c21e:	2a39      	cmp	r2, #57	@ 0x39
 800c220:	d106      	bne.n	800c230 <_dtoa_r+0x6e0>
 800c222:	459a      	cmp	sl, r3
 800c224:	d1f8      	bne.n	800c218 <_dtoa_r+0x6c8>
 800c226:	2230      	movs	r2, #48	@ 0x30
 800c228:	f108 0801 	add.w	r8, r8, #1
 800c22c:	f88a 2000 	strb.w	r2, [sl]
 800c230:	781a      	ldrb	r2, [r3, #0]
 800c232:	3201      	adds	r2, #1
 800c234:	701a      	strb	r2, [r3, #0]
 800c236:	e7a0      	b.n	800c17a <_dtoa_r+0x62a>
 800c238:	2200      	movs	r2, #0
 800c23a:	4b6f      	ldr	r3, [pc, #444]	@ (800c3f8 <_dtoa_r+0x8a8>)
 800c23c:	f7f4 f9c2 	bl	80005c4 <__aeabi_dmul>
 800c240:	2200      	movs	r2, #0
 800c242:	2300      	movs	r3, #0
 800c244:	4604      	mov	r4, r0
 800c246:	460d      	mov	r5, r1
 800c248:	f7f4 fc24 	bl	8000a94 <__aeabi_dcmpeq>
 800c24c:	2800      	cmp	r0, #0
 800c24e:	d09f      	beq.n	800c190 <_dtoa_r+0x640>
 800c250:	e7d1      	b.n	800c1f6 <_dtoa_r+0x6a6>
 800c252:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 800c254:	2a00      	cmp	r2, #0
 800c256:	f000 80ea 	beq.w	800c42e <_dtoa_r+0x8de>
 800c25a:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 800c25c:	2a01      	cmp	r2, #1
 800c25e:	f300 80cd 	bgt.w	800c3fc <_dtoa_r+0x8ac>
 800c262:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800c264:	2a00      	cmp	r2, #0
 800c266:	f000 80c1 	beq.w	800c3ec <_dtoa_r+0x89c>
 800c26a:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800c26e:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800c270:	9e04      	ldr	r6, [sp, #16]
 800c272:	9a04      	ldr	r2, [sp, #16]
 800c274:	2101      	movs	r1, #1
 800c276:	441a      	add	r2, r3
 800c278:	9204      	str	r2, [sp, #16]
 800c27a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800c27c:	4648      	mov	r0, r9
 800c27e:	441a      	add	r2, r3
 800c280:	9209      	str	r2, [sp, #36]	@ 0x24
 800c282:	f000 fc2b 	bl	800cadc <__i2b>
 800c286:	4605      	mov	r5, r0
 800c288:	b166      	cbz	r6, 800c2a4 <_dtoa_r+0x754>
 800c28a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c28c:	2b00      	cmp	r3, #0
 800c28e:	dd09      	ble.n	800c2a4 <_dtoa_r+0x754>
 800c290:	42b3      	cmp	r3, r6
 800c292:	bfa8      	it	ge
 800c294:	4633      	movge	r3, r6
 800c296:	9a04      	ldr	r2, [sp, #16]
 800c298:	1af6      	subs	r6, r6, r3
 800c29a:	1ad2      	subs	r2, r2, r3
 800c29c:	9204      	str	r2, [sp, #16]
 800c29e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800c2a0:	1ad3      	subs	r3, r2, r3
 800c2a2:	9309      	str	r3, [sp, #36]	@ 0x24
 800c2a4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800c2a6:	b30b      	cbz	r3, 800c2ec <_dtoa_r+0x79c>
 800c2a8:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800c2aa:	2b00      	cmp	r3, #0
 800c2ac:	f000 80c6 	beq.w	800c43c <_dtoa_r+0x8ec>
 800c2b0:	2c00      	cmp	r4, #0
 800c2b2:	f000 80c0 	beq.w	800c436 <_dtoa_r+0x8e6>
 800c2b6:	4629      	mov	r1, r5
 800c2b8:	4622      	mov	r2, r4
 800c2ba:	4648      	mov	r0, r9
 800c2bc:	f000 fcc6 	bl	800cc4c <__pow5mult>
 800c2c0:	9a03      	ldr	r2, [sp, #12]
 800c2c2:	4601      	mov	r1, r0
 800c2c4:	4605      	mov	r5, r0
 800c2c6:	4648      	mov	r0, r9
 800c2c8:	f000 fc1e 	bl	800cb08 <__multiply>
 800c2cc:	9903      	ldr	r1, [sp, #12]
 800c2ce:	4680      	mov	r8, r0
 800c2d0:	4648      	mov	r0, r9
 800c2d2:	f000 fb4f 	bl	800c974 <_Bfree>
 800c2d6:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800c2d8:	1b1b      	subs	r3, r3, r4
 800c2da:	930a      	str	r3, [sp, #40]	@ 0x28
 800c2dc:	f000 80b1 	beq.w	800c442 <_dtoa_r+0x8f2>
 800c2e0:	4641      	mov	r1, r8
 800c2e2:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800c2e4:	4648      	mov	r0, r9
 800c2e6:	f000 fcb1 	bl	800cc4c <__pow5mult>
 800c2ea:	9003      	str	r0, [sp, #12]
 800c2ec:	2101      	movs	r1, #1
 800c2ee:	4648      	mov	r0, r9
 800c2f0:	f000 fbf4 	bl	800cadc <__i2b>
 800c2f4:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800c2f6:	4604      	mov	r4, r0
 800c2f8:	2b00      	cmp	r3, #0
 800c2fa:	f000 81d8 	beq.w	800c6ae <_dtoa_r+0xb5e>
 800c2fe:	461a      	mov	r2, r3
 800c300:	4601      	mov	r1, r0
 800c302:	4648      	mov	r0, r9
 800c304:	f000 fca2 	bl	800cc4c <__pow5mult>
 800c308:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800c30a:	4604      	mov	r4, r0
 800c30c:	2b01      	cmp	r3, #1
 800c30e:	f300 809f 	bgt.w	800c450 <_dtoa_r+0x900>
 800c312:	9b06      	ldr	r3, [sp, #24]
 800c314:	2b00      	cmp	r3, #0
 800c316:	f040 8097 	bne.w	800c448 <_dtoa_r+0x8f8>
 800c31a:	9b07      	ldr	r3, [sp, #28]
 800c31c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800c320:	2b00      	cmp	r3, #0
 800c322:	f040 8093 	bne.w	800c44c <_dtoa_r+0x8fc>
 800c326:	9b07      	ldr	r3, [sp, #28]
 800c328:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800c32c:	0d1b      	lsrs	r3, r3, #20
 800c32e:	051b      	lsls	r3, r3, #20
 800c330:	b133      	cbz	r3, 800c340 <_dtoa_r+0x7f0>
 800c332:	9b04      	ldr	r3, [sp, #16]
 800c334:	3301      	adds	r3, #1
 800c336:	9304      	str	r3, [sp, #16]
 800c338:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c33a:	3301      	adds	r3, #1
 800c33c:	9309      	str	r3, [sp, #36]	@ 0x24
 800c33e:	2301      	movs	r3, #1
 800c340:	930a      	str	r3, [sp, #40]	@ 0x28
 800c342:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800c344:	2b00      	cmp	r3, #0
 800c346:	f000 81b8 	beq.w	800c6ba <_dtoa_r+0xb6a>
 800c34a:	6923      	ldr	r3, [r4, #16]
 800c34c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800c350:	6918      	ldr	r0, [r3, #16]
 800c352:	f000 fb77 	bl	800ca44 <__hi0bits>
 800c356:	f1c0 0020 	rsb	r0, r0, #32
 800c35a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c35c:	4418      	add	r0, r3
 800c35e:	f010 001f 	ands.w	r0, r0, #31
 800c362:	f000 8082 	beq.w	800c46a <_dtoa_r+0x91a>
 800c366:	f1c0 0320 	rsb	r3, r0, #32
 800c36a:	2b04      	cmp	r3, #4
 800c36c:	dd73      	ble.n	800c456 <_dtoa_r+0x906>
 800c36e:	9b04      	ldr	r3, [sp, #16]
 800c370:	f1c0 001c 	rsb	r0, r0, #28
 800c374:	4403      	add	r3, r0
 800c376:	9304      	str	r3, [sp, #16]
 800c378:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c37a:	4406      	add	r6, r0
 800c37c:	4403      	add	r3, r0
 800c37e:	9309      	str	r3, [sp, #36]	@ 0x24
 800c380:	9b04      	ldr	r3, [sp, #16]
 800c382:	2b00      	cmp	r3, #0
 800c384:	dd05      	ble.n	800c392 <_dtoa_r+0x842>
 800c386:	461a      	mov	r2, r3
 800c388:	4648      	mov	r0, r9
 800c38a:	9903      	ldr	r1, [sp, #12]
 800c38c:	f000 fcb8 	bl	800cd00 <__lshift>
 800c390:	9003      	str	r0, [sp, #12]
 800c392:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c394:	2b00      	cmp	r3, #0
 800c396:	dd05      	ble.n	800c3a4 <_dtoa_r+0x854>
 800c398:	4621      	mov	r1, r4
 800c39a:	461a      	mov	r2, r3
 800c39c:	4648      	mov	r0, r9
 800c39e:	f000 fcaf 	bl	800cd00 <__lshift>
 800c3a2:	4604      	mov	r4, r0
 800c3a4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800c3a6:	2b00      	cmp	r3, #0
 800c3a8:	d061      	beq.n	800c46e <_dtoa_r+0x91e>
 800c3aa:	4621      	mov	r1, r4
 800c3ac:	9803      	ldr	r0, [sp, #12]
 800c3ae:	f000 fd13 	bl	800cdd8 <__mcmp>
 800c3b2:	2800      	cmp	r0, #0
 800c3b4:	da5b      	bge.n	800c46e <_dtoa_r+0x91e>
 800c3b6:	2300      	movs	r3, #0
 800c3b8:	220a      	movs	r2, #10
 800c3ba:	4648      	mov	r0, r9
 800c3bc:	9903      	ldr	r1, [sp, #12]
 800c3be:	f000 fafb 	bl	800c9b8 <__multadd>
 800c3c2:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800c3c4:	f107 38ff 	add.w	r8, r7, #4294967295
 800c3c8:	9003      	str	r0, [sp, #12]
 800c3ca:	2b00      	cmp	r3, #0
 800c3cc:	f000 8177 	beq.w	800c6be <_dtoa_r+0xb6e>
 800c3d0:	4629      	mov	r1, r5
 800c3d2:	2300      	movs	r3, #0
 800c3d4:	220a      	movs	r2, #10
 800c3d6:	4648      	mov	r0, r9
 800c3d8:	f000 faee 	bl	800c9b8 <__multadd>
 800c3dc:	f1bb 0f00 	cmp.w	fp, #0
 800c3e0:	4605      	mov	r5, r0
 800c3e2:	dc6f      	bgt.n	800c4c4 <_dtoa_r+0x974>
 800c3e4:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800c3e6:	2b02      	cmp	r3, #2
 800c3e8:	dc49      	bgt.n	800c47e <_dtoa_r+0x92e>
 800c3ea:	e06b      	b.n	800c4c4 <_dtoa_r+0x974>
 800c3ec:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800c3ee:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800c3f2:	e73c      	b.n	800c26e <_dtoa_r+0x71e>
 800c3f4:	3fe00000 	.word	0x3fe00000
 800c3f8:	40240000 	.word	0x40240000
 800c3fc:	9b08      	ldr	r3, [sp, #32]
 800c3fe:	1e5c      	subs	r4, r3, #1
 800c400:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800c402:	42a3      	cmp	r3, r4
 800c404:	db09      	blt.n	800c41a <_dtoa_r+0x8ca>
 800c406:	1b1c      	subs	r4, r3, r4
 800c408:	9b08      	ldr	r3, [sp, #32]
 800c40a:	2b00      	cmp	r3, #0
 800c40c:	f6bf af30 	bge.w	800c270 <_dtoa_r+0x720>
 800c410:	9b04      	ldr	r3, [sp, #16]
 800c412:	9a08      	ldr	r2, [sp, #32]
 800c414:	1a9e      	subs	r6, r3, r2
 800c416:	2300      	movs	r3, #0
 800c418:	e72b      	b.n	800c272 <_dtoa_r+0x722>
 800c41a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800c41c:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800c41e:	1ae3      	subs	r3, r4, r3
 800c420:	441a      	add	r2, r3
 800c422:	940a      	str	r4, [sp, #40]	@ 0x28
 800c424:	9e04      	ldr	r6, [sp, #16]
 800c426:	2400      	movs	r4, #0
 800c428:	9b08      	ldr	r3, [sp, #32]
 800c42a:	920e      	str	r2, [sp, #56]	@ 0x38
 800c42c:	e721      	b.n	800c272 <_dtoa_r+0x722>
 800c42e:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800c430:	9e04      	ldr	r6, [sp, #16]
 800c432:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 800c434:	e728      	b.n	800c288 <_dtoa_r+0x738>
 800c436:	f8dd 800c 	ldr.w	r8, [sp, #12]
 800c43a:	e751      	b.n	800c2e0 <_dtoa_r+0x790>
 800c43c:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800c43e:	9903      	ldr	r1, [sp, #12]
 800c440:	e750      	b.n	800c2e4 <_dtoa_r+0x794>
 800c442:	f8cd 800c 	str.w	r8, [sp, #12]
 800c446:	e751      	b.n	800c2ec <_dtoa_r+0x79c>
 800c448:	2300      	movs	r3, #0
 800c44a:	e779      	b.n	800c340 <_dtoa_r+0x7f0>
 800c44c:	9b06      	ldr	r3, [sp, #24]
 800c44e:	e777      	b.n	800c340 <_dtoa_r+0x7f0>
 800c450:	2300      	movs	r3, #0
 800c452:	930a      	str	r3, [sp, #40]	@ 0x28
 800c454:	e779      	b.n	800c34a <_dtoa_r+0x7fa>
 800c456:	d093      	beq.n	800c380 <_dtoa_r+0x830>
 800c458:	9a04      	ldr	r2, [sp, #16]
 800c45a:	331c      	adds	r3, #28
 800c45c:	441a      	add	r2, r3
 800c45e:	9204      	str	r2, [sp, #16]
 800c460:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800c462:	441e      	add	r6, r3
 800c464:	441a      	add	r2, r3
 800c466:	9209      	str	r2, [sp, #36]	@ 0x24
 800c468:	e78a      	b.n	800c380 <_dtoa_r+0x830>
 800c46a:	4603      	mov	r3, r0
 800c46c:	e7f4      	b.n	800c458 <_dtoa_r+0x908>
 800c46e:	9b08      	ldr	r3, [sp, #32]
 800c470:	46b8      	mov	r8, r7
 800c472:	2b00      	cmp	r3, #0
 800c474:	dc20      	bgt.n	800c4b8 <_dtoa_r+0x968>
 800c476:	469b      	mov	fp, r3
 800c478:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800c47a:	2b02      	cmp	r3, #2
 800c47c:	dd1e      	ble.n	800c4bc <_dtoa_r+0x96c>
 800c47e:	f1bb 0f00 	cmp.w	fp, #0
 800c482:	f47f adb1 	bne.w	800bfe8 <_dtoa_r+0x498>
 800c486:	4621      	mov	r1, r4
 800c488:	465b      	mov	r3, fp
 800c48a:	2205      	movs	r2, #5
 800c48c:	4648      	mov	r0, r9
 800c48e:	f000 fa93 	bl	800c9b8 <__multadd>
 800c492:	4601      	mov	r1, r0
 800c494:	4604      	mov	r4, r0
 800c496:	9803      	ldr	r0, [sp, #12]
 800c498:	f000 fc9e 	bl	800cdd8 <__mcmp>
 800c49c:	2800      	cmp	r0, #0
 800c49e:	f77f ada3 	ble.w	800bfe8 <_dtoa_r+0x498>
 800c4a2:	4656      	mov	r6, sl
 800c4a4:	2331      	movs	r3, #49	@ 0x31
 800c4a6:	f108 0801 	add.w	r8, r8, #1
 800c4aa:	f806 3b01 	strb.w	r3, [r6], #1
 800c4ae:	e59f      	b.n	800bff0 <_dtoa_r+0x4a0>
 800c4b0:	46b8      	mov	r8, r7
 800c4b2:	9c08      	ldr	r4, [sp, #32]
 800c4b4:	4625      	mov	r5, r4
 800c4b6:	e7f4      	b.n	800c4a2 <_dtoa_r+0x952>
 800c4b8:	f8dd b020 	ldr.w	fp, [sp, #32]
 800c4bc:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800c4be:	2b00      	cmp	r3, #0
 800c4c0:	f000 8101 	beq.w	800c6c6 <_dtoa_r+0xb76>
 800c4c4:	2e00      	cmp	r6, #0
 800c4c6:	dd05      	ble.n	800c4d4 <_dtoa_r+0x984>
 800c4c8:	4629      	mov	r1, r5
 800c4ca:	4632      	mov	r2, r6
 800c4cc:	4648      	mov	r0, r9
 800c4ce:	f000 fc17 	bl	800cd00 <__lshift>
 800c4d2:	4605      	mov	r5, r0
 800c4d4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800c4d6:	2b00      	cmp	r3, #0
 800c4d8:	d05c      	beq.n	800c594 <_dtoa_r+0xa44>
 800c4da:	4648      	mov	r0, r9
 800c4dc:	6869      	ldr	r1, [r5, #4]
 800c4de:	f000 fa09 	bl	800c8f4 <_Balloc>
 800c4e2:	4606      	mov	r6, r0
 800c4e4:	b928      	cbnz	r0, 800c4f2 <_dtoa_r+0x9a2>
 800c4e6:	4602      	mov	r2, r0
 800c4e8:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800c4ec:	4b80      	ldr	r3, [pc, #512]	@ (800c6f0 <_dtoa_r+0xba0>)
 800c4ee:	f7ff bb43 	b.w	800bb78 <_dtoa_r+0x28>
 800c4f2:	692a      	ldr	r2, [r5, #16]
 800c4f4:	f105 010c 	add.w	r1, r5, #12
 800c4f8:	3202      	adds	r2, #2
 800c4fa:	0092      	lsls	r2, r2, #2
 800c4fc:	300c      	adds	r0, #12
 800c4fe:	f7ff fa72 	bl	800b9e6 <memcpy>
 800c502:	2201      	movs	r2, #1
 800c504:	4631      	mov	r1, r6
 800c506:	4648      	mov	r0, r9
 800c508:	f000 fbfa 	bl	800cd00 <__lshift>
 800c50c:	462f      	mov	r7, r5
 800c50e:	4605      	mov	r5, r0
 800c510:	f10a 0301 	add.w	r3, sl, #1
 800c514:	9304      	str	r3, [sp, #16]
 800c516:	eb0a 030b 	add.w	r3, sl, fp
 800c51a:	930a      	str	r3, [sp, #40]	@ 0x28
 800c51c:	9b06      	ldr	r3, [sp, #24]
 800c51e:	f003 0301 	and.w	r3, r3, #1
 800c522:	9309      	str	r3, [sp, #36]	@ 0x24
 800c524:	9b04      	ldr	r3, [sp, #16]
 800c526:	4621      	mov	r1, r4
 800c528:	9803      	ldr	r0, [sp, #12]
 800c52a:	f103 3bff 	add.w	fp, r3, #4294967295
 800c52e:	f7ff fa87 	bl	800ba40 <quorem>
 800c532:	4603      	mov	r3, r0
 800c534:	4639      	mov	r1, r7
 800c536:	3330      	adds	r3, #48	@ 0x30
 800c538:	9006      	str	r0, [sp, #24]
 800c53a:	9803      	ldr	r0, [sp, #12]
 800c53c:	930b      	str	r3, [sp, #44]	@ 0x2c
 800c53e:	f000 fc4b 	bl	800cdd8 <__mcmp>
 800c542:	462a      	mov	r2, r5
 800c544:	9008      	str	r0, [sp, #32]
 800c546:	4621      	mov	r1, r4
 800c548:	4648      	mov	r0, r9
 800c54a:	f000 fc61 	bl	800ce10 <__mdiff>
 800c54e:	68c2      	ldr	r2, [r0, #12]
 800c550:	4606      	mov	r6, r0
 800c552:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800c554:	bb02      	cbnz	r2, 800c598 <_dtoa_r+0xa48>
 800c556:	4601      	mov	r1, r0
 800c558:	9803      	ldr	r0, [sp, #12]
 800c55a:	f000 fc3d 	bl	800cdd8 <__mcmp>
 800c55e:	4602      	mov	r2, r0
 800c560:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800c562:	4631      	mov	r1, r6
 800c564:	4648      	mov	r0, r9
 800c566:	e9cd 320b 	strd	r3, r2, [sp, #44]	@ 0x2c
 800c56a:	f000 fa03 	bl	800c974 <_Bfree>
 800c56e:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800c570:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800c572:	9e04      	ldr	r6, [sp, #16]
 800c574:	ea42 0103 	orr.w	r1, r2, r3
 800c578:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c57a:	4319      	orrs	r1, r3
 800c57c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800c57e:	d10d      	bne.n	800c59c <_dtoa_r+0xa4c>
 800c580:	2b39      	cmp	r3, #57	@ 0x39
 800c582:	d027      	beq.n	800c5d4 <_dtoa_r+0xa84>
 800c584:	9a08      	ldr	r2, [sp, #32]
 800c586:	2a00      	cmp	r2, #0
 800c588:	dd01      	ble.n	800c58e <_dtoa_r+0xa3e>
 800c58a:	9b06      	ldr	r3, [sp, #24]
 800c58c:	3331      	adds	r3, #49	@ 0x31
 800c58e:	f88b 3000 	strb.w	r3, [fp]
 800c592:	e52e      	b.n	800bff2 <_dtoa_r+0x4a2>
 800c594:	4628      	mov	r0, r5
 800c596:	e7b9      	b.n	800c50c <_dtoa_r+0x9bc>
 800c598:	2201      	movs	r2, #1
 800c59a:	e7e2      	b.n	800c562 <_dtoa_r+0xa12>
 800c59c:	9908      	ldr	r1, [sp, #32]
 800c59e:	2900      	cmp	r1, #0
 800c5a0:	db04      	blt.n	800c5ac <_dtoa_r+0xa5c>
 800c5a2:	9820      	ldr	r0, [sp, #128]	@ 0x80
 800c5a4:	4301      	orrs	r1, r0
 800c5a6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800c5a8:	4301      	orrs	r1, r0
 800c5aa:	d120      	bne.n	800c5ee <_dtoa_r+0xa9e>
 800c5ac:	2a00      	cmp	r2, #0
 800c5ae:	ddee      	ble.n	800c58e <_dtoa_r+0xa3e>
 800c5b0:	2201      	movs	r2, #1
 800c5b2:	9903      	ldr	r1, [sp, #12]
 800c5b4:	4648      	mov	r0, r9
 800c5b6:	9304      	str	r3, [sp, #16]
 800c5b8:	f000 fba2 	bl	800cd00 <__lshift>
 800c5bc:	4621      	mov	r1, r4
 800c5be:	9003      	str	r0, [sp, #12]
 800c5c0:	f000 fc0a 	bl	800cdd8 <__mcmp>
 800c5c4:	2800      	cmp	r0, #0
 800c5c6:	9b04      	ldr	r3, [sp, #16]
 800c5c8:	dc02      	bgt.n	800c5d0 <_dtoa_r+0xa80>
 800c5ca:	d1e0      	bne.n	800c58e <_dtoa_r+0xa3e>
 800c5cc:	07da      	lsls	r2, r3, #31
 800c5ce:	d5de      	bpl.n	800c58e <_dtoa_r+0xa3e>
 800c5d0:	2b39      	cmp	r3, #57	@ 0x39
 800c5d2:	d1da      	bne.n	800c58a <_dtoa_r+0xa3a>
 800c5d4:	2339      	movs	r3, #57	@ 0x39
 800c5d6:	f88b 3000 	strb.w	r3, [fp]
 800c5da:	4633      	mov	r3, r6
 800c5dc:	461e      	mov	r6, r3
 800c5de:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800c5e2:	3b01      	subs	r3, #1
 800c5e4:	2a39      	cmp	r2, #57	@ 0x39
 800c5e6:	d04e      	beq.n	800c686 <_dtoa_r+0xb36>
 800c5e8:	3201      	adds	r2, #1
 800c5ea:	701a      	strb	r2, [r3, #0]
 800c5ec:	e501      	b.n	800bff2 <_dtoa_r+0x4a2>
 800c5ee:	2a00      	cmp	r2, #0
 800c5f0:	dd03      	ble.n	800c5fa <_dtoa_r+0xaaa>
 800c5f2:	2b39      	cmp	r3, #57	@ 0x39
 800c5f4:	d0ee      	beq.n	800c5d4 <_dtoa_r+0xa84>
 800c5f6:	3301      	adds	r3, #1
 800c5f8:	e7c9      	b.n	800c58e <_dtoa_r+0xa3e>
 800c5fa:	9a04      	ldr	r2, [sp, #16]
 800c5fc:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800c5fe:	f802 3c01 	strb.w	r3, [r2, #-1]
 800c602:	428a      	cmp	r2, r1
 800c604:	d028      	beq.n	800c658 <_dtoa_r+0xb08>
 800c606:	2300      	movs	r3, #0
 800c608:	220a      	movs	r2, #10
 800c60a:	9903      	ldr	r1, [sp, #12]
 800c60c:	4648      	mov	r0, r9
 800c60e:	f000 f9d3 	bl	800c9b8 <__multadd>
 800c612:	42af      	cmp	r7, r5
 800c614:	9003      	str	r0, [sp, #12]
 800c616:	f04f 0300 	mov.w	r3, #0
 800c61a:	f04f 020a 	mov.w	r2, #10
 800c61e:	4639      	mov	r1, r7
 800c620:	4648      	mov	r0, r9
 800c622:	d107      	bne.n	800c634 <_dtoa_r+0xae4>
 800c624:	f000 f9c8 	bl	800c9b8 <__multadd>
 800c628:	4607      	mov	r7, r0
 800c62a:	4605      	mov	r5, r0
 800c62c:	9b04      	ldr	r3, [sp, #16]
 800c62e:	3301      	adds	r3, #1
 800c630:	9304      	str	r3, [sp, #16]
 800c632:	e777      	b.n	800c524 <_dtoa_r+0x9d4>
 800c634:	f000 f9c0 	bl	800c9b8 <__multadd>
 800c638:	4629      	mov	r1, r5
 800c63a:	4607      	mov	r7, r0
 800c63c:	2300      	movs	r3, #0
 800c63e:	220a      	movs	r2, #10
 800c640:	4648      	mov	r0, r9
 800c642:	f000 f9b9 	bl	800c9b8 <__multadd>
 800c646:	4605      	mov	r5, r0
 800c648:	e7f0      	b.n	800c62c <_dtoa_r+0xadc>
 800c64a:	f1bb 0f00 	cmp.w	fp, #0
 800c64e:	bfcc      	ite	gt
 800c650:	465e      	movgt	r6, fp
 800c652:	2601      	movle	r6, #1
 800c654:	2700      	movs	r7, #0
 800c656:	4456      	add	r6, sl
 800c658:	2201      	movs	r2, #1
 800c65a:	9903      	ldr	r1, [sp, #12]
 800c65c:	4648      	mov	r0, r9
 800c65e:	9304      	str	r3, [sp, #16]
 800c660:	f000 fb4e 	bl	800cd00 <__lshift>
 800c664:	4621      	mov	r1, r4
 800c666:	9003      	str	r0, [sp, #12]
 800c668:	f000 fbb6 	bl	800cdd8 <__mcmp>
 800c66c:	2800      	cmp	r0, #0
 800c66e:	dcb4      	bgt.n	800c5da <_dtoa_r+0xa8a>
 800c670:	d102      	bne.n	800c678 <_dtoa_r+0xb28>
 800c672:	9b04      	ldr	r3, [sp, #16]
 800c674:	07db      	lsls	r3, r3, #31
 800c676:	d4b0      	bmi.n	800c5da <_dtoa_r+0xa8a>
 800c678:	4633      	mov	r3, r6
 800c67a:	461e      	mov	r6, r3
 800c67c:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800c680:	2a30      	cmp	r2, #48	@ 0x30
 800c682:	d0fa      	beq.n	800c67a <_dtoa_r+0xb2a>
 800c684:	e4b5      	b.n	800bff2 <_dtoa_r+0x4a2>
 800c686:	459a      	cmp	sl, r3
 800c688:	d1a8      	bne.n	800c5dc <_dtoa_r+0xa8c>
 800c68a:	2331      	movs	r3, #49	@ 0x31
 800c68c:	f108 0801 	add.w	r8, r8, #1
 800c690:	f88a 3000 	strb.w	r3, [sl]
 800c694:	e4ad      	b.n	800bff2 <_dtoa_r+0x4a2>
 800c696:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 800c698:	f8df a058 	ldr.w	sl, [pc, #88]	@ 800c6f4 <_dtoa_r+0xba4>
 800c69c:	b11b      	cbz	r3, 800c6a6 <_dtoa_r+0xb56>
 800c69e:	f10a 0308 	add.w	r3, sl, #8
 800c6a2:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 800c6a4:	6013      	str	r3, [r2, #0]
 800c6a6:	4650      	mov	r0, sl
 800c6a8:	b017      	add	sp, #92	@ 0x5c
 800c6aa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c6ae:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800c6b0:	2b01      	cmp	r3, #1
 800c6b2:	f77f ae2e 	ble.w	800c312 <_dtoa_r+0x7c2>
 800c6b6:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800c6b8:	930a      	str	r3, [sp, #40]	@ 0x28
 800c6ba:	2001      	movs	r0, #1
 800c6bc:	e64d      	b.n	800c35a <_dtoa_r+0x80a>
 800c6be:	f1bb 0f00 	cmp.w	fp, #0
 800c6c2:	f77f aed9 	ble.w	800c478 <_dtoa_r+0x928>
 800c6c6:	4656      	mov	r6, sl
 800c6c8:	4621      	mov	r1, r4
 800c6ca:	9803      	ldr	r0, [sp, #12]
 800c6cc:	f7ff f9b8 	bl	800ba40 <quorem>
 800c6d0:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 800c6d4:	f806 3b01 	strb.w	r3, [r6], #1
 800c6d8:	eba6 020a 	sub.w	r2, r6, sl
 800c6dc:	4593      	cmp	fp, r2
 800c6de:	ddb4      	ble.n	800c64a <_dtoa_r+0xafa>
 800c6e0:	2300      	movs	r3, #0
 800c6e2:	220a      	movs	r2, #10
 800c6e4:	4648      	mov	r0, r9
 800c6e6:	9903      	ldr	r1, [sp, #12]
 800c6e8:	f000 f966 	bl	800c9b8 <__multadd>
 800c6ec:	9003      	str	r0, [sp, #12]
 800c6ee:	e7eb      	b.n	800c6c8 <_dtoa_r+0xb78>
 800c6f0:	0800e67d 	.word	0x0800e67d
 800c6f4:	0800e618 	.word	0x0800e618

0800c6f8 <_free_r>:
 800c6f8:	b538      	push	{r3, r4, r5, lr}
 800c6fa:	4605      	mov	r5, r0
 800c6fc:	2900      	cmp	r1, #0
 800c6fe:	d040      	beq.n	800c782 <_free_r+0x8a>
 800c700:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800c704:	1f0c      	subs	r4, r1, #4
 800c706:	2b00      	cmp	r3, #0
 800c708:	bfb8      	it	lt
 800c70a:	18e4      	addlt	r4, r4, r3
 800c70c:	f000 f8e6 	bl	800c8dc <__malloc_lock>
 800c710:	4a1c      	ldr	r2, [pc, #112]	@ (800c784 <_free_r+0x8c>)
 800c712:	6813      	ldr	r3, [r2, #0]
 800c714:	b933      	cbnz	r3, 800c724 <_free_r+0x2c>
 800c716:	6063      	str	r3, [r4, #4]
 800c718:	6014      	str	r4, [r2, #0]
 800c71a:	4628      	mov	r0, r5
 800c71c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800c720:	f000 b8e2 	b.w	800c8e8 <__malloc_unlock>
 800c724:	42a3      	cmp	r3, r4
 800c726:	d908      	bls.n	800c73a <_free_r+0x42>
 800c728:	6820      	ldr	r0, [r4, #0]
 800c72a:	1821      	adds	r1, r4, r0
 800c72c:	428b      	cmp	r3, r1
 800c72e:	bf01      	itttt	eq
 800c730:	6819      	ldreq	r1, [r3, #0]
 800c732:	685b      	ldreq	r3, [r3, #4]
 800c734:	1809      	addeq	r1, r1, r0
 800c736:	6021      	streq	r1, [r4, #0]
 800c738:	e7ed      	b.n	800c716 <_free_r+0x1e>
 800c73a:	461a      	mov	r2, r3
 800c73c:	685b      	ldr	r3, [r3, #4]
 800c73e:	b10b      	cbz	r3, 800c744 <_free_r+0x4c>
 800c740:	42a3      	cmp	r3, r4
 800c742:	d9fa      	bls.n	800c73a <_free_r+0x42>
 800c744:	6811      	ldr	r1, [r2, #0]
 800c746:	1850      	adds	r0, r2, r1
 800c748:	42a0      	cmp	r0, r4
 800c74a:	d10b      	bne.n	800c764 <_free_r+0x6c>
 800c74c:	6820      	ldr	r0, [r4, #0]
 800c74e:	4401      	add	r1, r0
 800c750:	1850      	adds	r0, r2, r1
 800c752:	4283      	cmp	r3, r0
 800c754:	6011      	str	r1, [r2, #0]
 800c756:	d1e0      	bne.n	800c71a <_free_r+0x22>
 800c758:	6818      	ldr	r0, [r3, #0]
 800c75a:	685b      	ldr	r3, [r3, #4]
 800c75c:	4408      	add	r0, r1
 800c75e:	6010      	str	r0, [r2, #0]
 800c760:	6053      	str	r3, [r2, #4]
 800c762:	e7da      	b.n	800c71a <_free_r+0x22>
 800c764:	d902      	bls.n	800c76c <_free_r+0x74>
 800c766:	230c      	movs	r3, #12
 800c768:	602b      	str	r3, [r5, #0]
 800c76a:	e7d6      	b.n	800c71a <_free_r+0x22>
 800c76c:	6820      	ldr	r0, [r4, #0]
 800c76e:	1821      	adds	r1, r4, r0
 800c770:	428b      	cmp	r3, r1
 800c772:	bf01      	itttt	eq
 800c774:	6819      	ldreq	r1, [r3, #0]
 800c776:	685b      	ldreq	r3, [r3, #4]
 800c778:	1809      	addeq	r1, r1, r0
 800c77a:	6021      	streq	r1, [r4, #0]
 800c77c:	6063      	str	r3, [r4, #4]
 800c77e:	6054      	str	r4, [r2, #4]
 800c780:	e7cb      	b.n	800c71a <_free_r+0x22>
 800c782:	bd38      	pop	{r3, r4, r5, pc}
 800c784:	20000e10 	.word	0x20000e10

0800c788 <malloc>:
 800c788:	4b02      	ldr	r3, [pc, #8]	@ (800c794 <malloc+0xc>)
 800c78a:	4601      	mov	r1, r0
 800c78c:	6818      	ldr	r0, [r3, #0]
 800c78e:	f000 b825 	b.w	800c7dc <_malloc_r>
 800c792:	bf00      	nop
 800c794:	20000684 	.word	0x20000684

0800c798 <sbrk_aligned>:
 800c798:	b570      	push	{r4, r5, r6, lr}
 800c79a:	4e0f      	ldr	r6, [pc, #60]	@ (800c7d8 <sbrk_aligned+0x40>)
 800c79c:	460c      	mov	r4, r1
 800c79e:	6831      	ldr	r1, [r6, #0]
 800c7a0:	4605      	mov	r5, r0
 800c7a2:	b911      	cbnz	r1, 800c7aa <sbrk_aligned+0x12>
 800c7a4:	f001 f820 	bl	800d7e8 <_sbrk_r>
 800c7a8:	6030      	str	r0, [r6, #0]
 800c7aa:	4621      	mov	r1, r4
 800c7ac:	4628      	mov	r0, r5
 800c7ae:	f001 f81b 	bl	800d7e8 <_sbrk_r>
 800c7b2:	1c43      	adds	r3, r0, #1
 800c7b4:	d103      	bne.n	800c7be <sbrk_aligned+0x26>
 800c7b6:	f04f 34ff 	mov.w	r4, #4294967295
 800c7ba:	4620      	mov	r0, r4
 800c7bc:	bd70      	pop	{r4, r5, r6, pc}
 800c7be:	1cc4      	adds	r4, r0, #3
 800c7c0:	f024 0403 	bic.w	r4, r4, #3
 800c7c4:	42a0      	cmp	r0, r4
 800c7c6:	d0f8      	beq.n	800c7ba <sbrk_aligned+0x22>
 800c7c8:	1a21      	subs	r1, r4, r0
 800c7ca:	4628      	mov	r0, r5
 800c7cc:	f001 f80c 	bl	800d7e8 <_sbrk_r>
 800c7d0:	3001      	adds	r0, #1
 800c7d2:	d1f2      	bne.n	800c7ba <sbrk_aligned+0x22>
 800c7d4:	e7ef      	b.n	800c7b6 <sbrk_aligned+0x1e>
 800c7d6:	bf00      	nop
 800c7d8:	20000e0c 	.word	0x20000e0c

0800c7dc <_malloc_r>:
 800c7dc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c7e0:	1ccd      	adds	r5, r1, #3
 800c7e2:	f025 0503 	bic.w	r5, r5, #3
 800c7e6:	3508      	adds	r5, #8
 800c7e8:	2d0c      	cmp	r5, #12
 800c7ea:	bf38      	it	cc
 800c7ec:	250c      	movcc	r5, #12
 800c7ee:	2d00      	cmp	r5, #0
 800c7f0:	4606      	mov	r6, r0
 800c7f2:	db01      	blt.n	800c7f8 <_malloc_r+0x1c>
 800c7f4:	42a9      	cmp	r1, r5
 800c7f6:	d904      	bls.n	800c802 <_malloc_r+0x26>
 800c7f8:	230c      	movs	r3, #12
 800c7fa:	6033      	str	r3, [r6, #0]
 800c7fc:	2000      	movs	r0, #0
 800c7fe:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c802:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800c8d8 <_malloc_r+0xfc>
 800c806:	f000 f869 	bl	800c8dc <__malloc_lock>
 800c80a:	f8d8 3000 	ldr.w	r3, [r8]
 800c80e:	461c      	mov	r4, r3
 800c810:	bb44      	cbnz	r4, 800c864 <_malloc_r+0x88>
 800c812:	4629      	mov	r1, r5
 800c814:	4630      	mov	r0, r6
 800c816:	f7ff ffbf 	bl	800c798 <sbrk_aligned>
 800c81a:	1c43      	adds	r3, r0, #1
 800c81c:	4604      	mov	r4, r0
 800c81e:	d158      	bne.n	800c8d2 <_malloc_r+0xf6>
 800c820:	f8d8 4000 	ldr.w	r4, [r8]
 800c824:	4627      	mov	r7, r4
 800c826:	2f00      	cmp	r7, #0
 800c828:	d143      	bne.n	800c8b2 <_malloc_r+0xd6>
 800c82a:	2c00      	cmp	r4, #0
 800c82c:	d04b      	beq.n	800c8c6 <_malloc_r+0xea>
 800c82e:	6823      	ldr	r3, [r4, #0]
 800c830:	4639      	mov	r1, r7
 800c832:	4630      	mov	r0, r6
 800c834:	eb04 0903 	add.w	r9, r4, r3
 800c838:	f000 ffd6 	bl	800d7e8 <_sbrk_r>
 800c83c:	4581      	cmp	r9, r0
 800c83e:	d142      	bne.n	800c8c6 <_malloc_r+0xea>
 800c840:	6821      	ldr	r1, [r4, #0]
 800c842:	4630      	mov	r0, r6
 800c844:	1a6d      	subs	r5, r5, r1
 800c846:	4629      	mov	r1, r5
 800c848:	f7ff ffa6 	bl	800c798 <sbrk_aligned>
 800c84c:	3001      	adds	r0, #1
 800c84e:	d03a      	beq.n	800c8c6 <_malloc_r+0xea>
 800c850:	6823      	ldr	r3, [r4, #0]
 800c852:	442b      	add	r3, r5
 800c854:	6023      	str	r3, [r4, #0]
 800c856:	f8d8 3000 	ldr.w	r3, [r8]
 800c85a:	685a      	ldr	r2, [r3, #4]
 800c85c:	bb62      	cbnz	r2, 800c8b8 <_malloc_r+0xdc>
 800c85e:	f8c8 7000 	str.w	r7, [r8]
 800c862:	e00f      	b.n	800c884 <_malloc_r+0xa8>
 800c864:	6822      	ldr	r2, [r4, #0]
 800c866:	1b52      	subs	r2, r2, r5
 800c868:	d420      	bmi.n	800c8ac <_malloc_r+0xd0>
 800c86a:	2a0b      	cmp	r2, #11
 800c86c:	d917      	bls.n	800c89e <_malloc_r+0xc2>
 800c86e:	1961      	adds	r1, r4, r5
 800c870:	42a3      	cmp	r3, r4
 800c872:	6025      	str	r5, [r4, #0]
 800c874:	bf18      	it	ne
 800c876:	6059      	strne	r1, [r3, #4]
 800c878:	6863      	ldr	r3, [r4, #4]
 800c87a:	bf08      	it	eq
 800c87c:	f8c8 1000 	streq.w	r1, [r8]
 800c880:	5162      	str	r2, [r4, r5]
 800c882:	604b      	str	r3, [r1, #4]
 800c884:	4630      	mov	r0, r6
 800c886:	f000 f82f 	bl	800c8e8 <__malloc_unlock>
 800c88a:	f104 000b 	add.w	r0, r4, #11
 800c88e:	1d23      	adds	r3, r4, #4
 800c890:	f020 0007 	bic.w	r0, r0, #7
 800c894:	1ac2      	subs	r2, r0, r3
 800c896:	bf1c      	itt	ne
 800c898:	1a1b      	subne	r3, r3, r0
 800c89a:	50a3      	strne	r3, [r4, r2]
 800c89c:	e7af      	b.n	800c7fe <_malloc_r+0x22>
 800c89e:	6862      	ldr	r2, [r4, #4]
 800c8a0:	42a3      	cmp	r3, r4
 800c8a2:	bf0c      	ite	eq
 800c8a4:	f8c8 2000 	streq.w	r2, [r8]
 800c8a8:	605a      	strne	r2, [r3, #4]
 800c8aa:	e7eb      	b.n	800c884 <_malloc_r+0xa8>
 800c8ac:	4623      	mov	r3, r4
 800c8ae:	6864      	ldr	r4, [r4, #4]
 800c8b0:	e7ae      	b.n	800c810 <_malloc_r+0x34>
 800c8b2:	463c      	mov	r4, r7
 800c8b4:	687f      	ldr	r7, [r7, #4]
 800c8b6:	e7b6      	b.n	800c826 <_malloc_r+0x4a>
 800c8b8:	461a      	mov	r2, r3
 800c8ba:	685b      	ldr	r3, [r3, #4]
 800c8bc:	42a3      	cmp	r3, r4
 800c8be:	d1fb      	bne.n	800c8b8 <_malloc_r+0xdc>
 800c8c0:	2300      	movs	r3, #0
 800c8c2:	6053      	str	r3, [r2, #4]
 800c8c4:	e7de      	b.n	800c884 <_malloc_r+0xa8>
 800c8c6:	230c      	movs	r3, #12
 800c8c8:	4630      	mov	r0, r6
 800c8ca:	6033      	str	r3, [r6, #0]
 800c8cc:	f000 f80c 	bl	800c8e8 <__malloc_unlock>
 800c8d0:	e794      	b.n	800c7fc <_malloc_r+0x20>
 800c8d2:	6005      	str	r5, [r0, #0]
 800c8d4:	e7d6      	b.n	800c884 <_malloc_r+0xa8>
 800c8d6:	bf00      	nop
 800c8d8:	20000e10 	.word	0x20000e10

0800c8dc <__malloc_lock>:
 800c8dc:	4801      	ldr	r0, [pc, #4]	@ (800c8e4 <__malloc_lock+0x8>)
 800c8de:	f7ff b872 	b.w	800b9c6 <__retarget_lock_acquire_recursive>
 800c8e2:	bf00      	nop
 800c8e4:	20000e08 	.word	0x20000e08

0800c8e8 <__malloc_unlock>:
 800c8e8:	4801      	ldr	r0, [pc, #4]	@ (800c8f0 <__malloc_unlock+0x8>)
 800c8ea:	f7ff b86d 	b.w	800b9c8 <__retarget_lock_release_recursive>
 800c8ee:	bf00      	nop
 800c8f0:	20000e08 	.word	0x20000e08

0800c8f4 <_Balloc>:
 800c8f4:	b570      	push	{r4, r5, r6, lr}
 800c8f6:	69c6      	ldr	r6, [r0, #28]
 800c8f8:	4604      	mov	r4, r0
 800c8fa:	460d      	mov	r5, r1
 800c8fc:	b976      	cbnz	r6, 800c91c <_Balloc+0x28>
 800c8fe:	2010      	movs	r0, #16
 800c900:	f7ff ff42 	bl	800c788 <malloc>
 800c904:	4602      	mov	r2, r0
 800c906:	61e0      	str	r0, [r4, #28]
 800c908:	b920      	cbnz	r0, 800c914 <_Balloc+0x20>
 800c90a:	216b      	movs	r1, #107	@ 0x6b
 800c90c:	4b17      	ldr	r3, [pc, #92]	@ (800c96c <_Balloc+0x78>)
 800c90e:	4818      	ldr	r0, [pc, #96]	@ (800c970 <_Balloc+0x7c>)
 800c910:	f7ff f878 	bl	800ba04 <__assert_func>
 800c914:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800c918:	6006      	str	r6, [r0, #0]
 800c91a:	60c6      	str	r6, [r0, #12]
 800c91c:	69e6      	ldr	r6, [r4, #28]
 800c91e:	68f3      	ldr	r3, [r6, #12]
 800c920:	b183      	cbz	r3, 800c944 <_Balloc+0x50>
 800c922:	69e3      	ldr	r3, [r4, #28]
 800c924:	68db      	ldr	r3, [r3, #12]
 800c926:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800c92a:	b9b8      	cbnz	r0, 800c95c <_Balloc+0x68>
 800c92c:	2101      	movs	r1, #1
 800c92e:	fa01 f605 	lsl.w	r6, r1, r5
 800c932:	1d72      	adds	r2, r6, #5
 800c934:	4620      	mov	r0, r4
 800c936:	0092      	lsls	r2, r2, #2
 800c938:	f000 ff6d 	bl	800d816 <_calloc_r>
 800c93c:	b160      	cbz	r0, 800c958 <_Balloc+0x64>
 800c93e:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800c942:	e00e      	b.n	800c962 <_Balloc+0x6e>
 800c944:	2221      	movs	r2, #33	@ 0x21
 800c946:	2104      	movs	r1, #4
 800c948:	4620      	mov	r0, r4
 800c94a:	f000 ff64 	bl	800d816 <_calloc_r>
 800c94e:	69e3      	ldr	r3, [r4, #28]
 800c950:	60f0      	str	r0, [r6, #12]
 800c952:	68db      	ldr	r3, [r3, #12]
 800c954:	2b00      	cmp	r3, #0
 800c956:	d1e4      	bne.n	800c922 <_Balloc+0x2e>
 800c958:	2000      	movs	r0, #0
 800c95a:	bd70      	pop	{r4, r5, r6, pc}
 800c95c:	6802      	ldr	r2, [r0, #0]
 800c95e:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800c962:	2300      	movs	r3, #0
 800c964:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800c968:	e7f7      	b.n	800c95a <_Balloc+0x66>
 800c96a:	bf00      	nop
 800c96c:	0800e56b 	.word	0x0800e56b
 800c970:	0800e68e 	.word	0x0800e68e

0800c974 <_Bfree>:
 800c974:	b570      	push	{r4, r5, r6, lr}
 800c976:	69c6      	ldr	r6, [r0, #28]
 800c978:	4605      	mov	r5, r0
 800c97a:	460c      	mov	r4, r1
 800c97c:	b976      	cbnz	r6, 800c99c <_Bfree+0x28>
 800c97e:	2010      	movs	r0, #16
 800c980:	f7ff ff02 	bl	800c788 <malloc>
 800c984:	4602      	mov	r2, r0
 800c986:	61e8      	str	r0, [r5, #28]
 800c988:	b920      	cbnz	r0, 800c994 <_Bfree+0x20>
 800c98a:	218f      	movs	r1, #143	@ 0x8f
 800c98c:	4b08      	ldr	r3, [pc, #32]	@ (800c9b0 <_Bfree+0x3c>)
 800c98e:	4809      	ldr	r0, [pc, #36]	@ (800c9b4 <_Bfree+0x40>)
 800c990:	f7ff f838 	bl	800ba04 <__assert_func>
 800c994:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800c998:	6006      	str	r6, [r0, #0]
 800c99a:	60c6      	str	r6, [r0, #12]
 800c99c:	b13c      	cbz	r4, 800c9ae <_Bfree+0x3a>
 800c99e:	69eb      	ldr	r3, [r5, #28]
 800c9a0:	6862      	ldr	r2, [r4, #4]
 800c9a2:	68db      	ldr	r3, [r3, #12]
 800c9a4:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800c9a8:	6021      	str	r1, [r4, #0]
 800c9aa:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800c9ae:	bd70      	pop	{r4, r5, r6, pc}
 800c9b0:	0800e56b 	.word	0x0800e56b
 800c9b4:	0800e68e 	.word	0x0800e68e

0800c9b8 <__multadd>:
 800c9b8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c9bc:	4607      	mov	r7, r0
 800c9be:	460c      	mov	r4, r1
 800c9c0:	461e      	mov	r6, r3
 800c9c2:	2000      	movs	r0, #0
 800c9c4:	690d      	ldr	r5, [r1, #16]
 800c9c6:	f101 0c14 	add.w	ip, r1, #20
 800c9ca:	f8dc 3000 	ldr.w	r3, [ip]
 800c9ce:	3001      	adds	r0, #1
 800c9d0:	b299      	uxth	r1, r3
 800c9d2:	fb02 6101 	mla	r1, r2, r1, r6
 800c9d6:	0c1e      	lsrs	r6, r3, #16
 800c9d8:	0c0b      	lsrs	r3, r1, #16
 800c9da:	fb02 3306 	mla	r3, r2, r6, r3
 800c9de:	b289      	uxth	r1, r1
 800c9e0:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800c9e4:	4285      	cmp	r5, r0
 800c9e6:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800c9ea:	f84c 1b04 	str.w	r1, [ip], #4
 800c9ee:	dcec      	bgt.n	800c9ca <__multadd+0x12>
 800c9f0:	b30e      	cbz	r6, 800ca36 <__multadd+0x7e>
 800c9f2:	68a3      	ldr	r3, [r4, #8]
 800c9f4:	42ab      	cmp	r3, r5
 800c9f6:	dc19      	bgt.n	800ca2c <__multadd+0x74>
 800c9f8:	6861      	ldr	r1, [r4, #4]
 800c9fa:	4638      	mov	r0, r7
 800c9fc:	3101      	adds	r1, #1
 800c9fe:	f7ff ff79 	bl	800c8f4 <_Balloc>
 800ca02:	4680      	mov	r8, r0
 800ca04:	b928      	cbnz	r0, 800ca12 <__multadd+0x5a>
 800ca06:	4602      	mov	r2, r0
 800ca08:	21ba      	movs	r1, #186	@ 0xba
 800ca0a:	4b0c      	ldr	r3, [pc, #48]	@ (800ca3c <__multadd+0x84>)
 800ca0c:	480c      	ldr	r0, [pc, #48]	@ (800ca40 <__multadd+0x88>)
 800ca0e:	f7fe fff9 	bl	800ba04 <__assert_func>
 800ca12:	6922      	ldr	r2, [r4, #16]
 800ca14:	f104 010c 	add.w	r1, r4, #12
 800ca18:	3202      	adds	r2, #2
 800ca1a:	0092      	lsls	r2, r2, #2
 800ca1c:	300c      	adds	r0, #12
 800ca1e:	f7fe ffe2 	bl	800b9e6 <memcpy>
 800ca22:	4621      	mov	r1, r4
 800ca24:	4638      	mov	r0, r7
 800ca26:	f7ff ffa5 	bl	800c974 <_Bfree>
 800ca2a:	4644      	mov	r4, r8
 800ca2c:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800ca30:	3501      	adds	r5, #1
 800ca32:	615e      	str	r6, [r3, #20]
 800ca34:	6125      	str	r5, [r4, #16]
 800ca36:	4620      	mov	r0, r4
 800ca38:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ca3c:	0800e67d 	.word	0x0800e67d
 800ca40:	0800e68e 	.word	0x0800e68e

0800ca44 <__hi0bits>:
 800ca44:	4603      	mov	r3, r0
 800ca46:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800ca4a:	bf3a      	itte	cc
 800ca4c:	0403      	lslcc	r3, r0, #16
 800ca4e:	2010      	movcc	r0, #16
 800ca50:	2000      	movcs	r0, #0
 800ca52:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800ca56:	bf3c      	itt	cc
 800ca58:	021b      	lslcc	r3, r3, #8
 800ca5a:	3008      	addcc	r0, #8
 800ca5c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800ca60:	bf3c      	itt	cc
 800ca62:	011b      	lslcc	r3, r3, #4
 800ca64:	3004      	addcc	r0, #4
 800ca66:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800ca6a:	bf3c      	itt	cc
 800ca6c:	009b      	lslcc	r3, r3, #2
 800ca6e:	3002      	addcc	r0, #2
 800ca70:	2b00      	cmp	r3, #0
 800ca72:	db05      	blt.n	800ca80 <__hi0bits+0x3c>
 800ca74:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800ca78:	f100 0001 	add.w	r0, r0, #1
 800ca7c:	bf08      	it	eq
 800ca7e:	2020      	moveq	r0, #32
 800ca80:	4770      	bx	lr

0800ca82 <__lo0bits>:
 800ca82:	6803      	ldr	r3, [r0, #0]
 800ca84:	4602      	mov	r2, r0
 800ca86:	f013 0007 	ands.w	r0, r3, #7
 800ca8a:	d00b      	beq.n	800caa4 <__lo0bits+0x22>
 800ca8c:	07d9      	lsls	r1, r3, #31
 800ca8e:	d421      	bmi.n	800cad4 <__lo0bits+0x52>
 800ca90:	0798      	lsls	r0, r3, #30
 800ca92:	bf49      	itett	mi
 800ca94:	085b      	lsrmi	r3, r3, #1
 800ca96:	089b      	lsrpl	r3, r3, #2
 800ca98:	2001      	movmi	r0, #1
 800ca9a:	6013      	strmi	r3, [r2, #0]
 800ca9c:	bf5c      	itt	pl
 800ca9e:	2002      	movpl	r0, #2
 800caa0:	6013      	strpl	r3, [r2, #0]
 800caa2:	4770      	bx	lr
 800caa4:	b299      	uxth	r1, r3
 800caa6:	b909      	cbnz	r1, 800caac <__lo0bits+0x2a>
 800caa8:	2010      	movs	r0, #16
 800caaa:	0c1b      	lsrs	r3, r3, #16
 800caac:	b2d9      	uxtb	r1, r3
 800caae:	b909      	cbnz	r1, 800cab4 <__lo0bits+0x32>
 800cab0:	3008      	adds	r0, #8
 800cab2:	0a1b      	lsrs	r3, r3, #8
 800cab4:	0719      	lsls	r1, r3, #28
 800cab6:	bf04      	itt	eq
 800cab8:	091b      	lsreq	r3, r3, #4
 800caba:	3004      	addeq	r0, #4
 800cabc:	0799      	lsls	r1, r3, #30
 800cabe:	bf04      	itt	eq
 800cac0:	089b      	lsreq	r3, r3, #2
 800cac2:	3002      	addeq	r0, #2
 800cac4:	07d9      	lsls	r1, r3, #31
 800cac6:	d403      	bmi.n	800cad0 <__lo0bits+0x4e>
 800cac8:	085b      	lsrs	r3, r3, #1
 800caca:	f100 0001 	add.w	r0, r0, #1
 800cace:	d003      	beq.n	800cad8 <__lo0bits+0x56>
 800cad0:	6013      	str	r3, [r2, #0]
 800cad2:	4770      	bx	lr
 800cad4:	2000      	movs	r0, #0
 800cad6:	4770      	bx	lr
 800cad8:	2020      	movs	r0, #32
 800cada:	4770      	bx	lr

0800cadc <__i2b>:
 800cadc:	b510      	push	{r4, lr}
 800cade:	460c      	mov	r4, r1
 800cae0:	2101      	movs	r1, #1
 800cae2:	f7ff ff07 	bl	800c8f4 <_Balloc>
 800cae6:	4602      	mov	r2, r0
 800cae8:	b928      	cbnz	r0, 800caf6 <__i2b+0x1a>
 800caea:	f240 1145 	movw	r1, #325	@ 0x145
 800caee:	4b04      	ldr	r3, [pc, #16]	@ (800cb00 <__i2b+0x24>)
 800caf0:	4804      	ldr	r0, [pc, #16]	@ (800cb04 <__i2b+0x28>)
 800caf2:	f7fe ff87 	bl	800ba04 <__assert_func>
 800caf6:	2301      	movs	r3, #1
 800caf8:	6144      	str	r4, [r0, #20]
 800cafa:	6103      	str	r3, [r0, #16]
 800cafc:	bd10      	pop	{r4, pc}
 800cafe:	bf00      	nop
 800cb00:	0800e67d 	.word	0x0800e67d
 800cb04:	0800e68e 	.word	0x0800e68e

0800cb08 <__multiply>:
 800cb08:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cb0c:	4617      	mov	r7, r2
 800cb0e:	690a      	ldr	r2, [r1, #16]
 800cb10:	693b      	ldr	r3, [r7, #16]
 800cb12:	4689      	mov	r9, r1
 800cb14:	429a      	cmp	r2, r3
 800cb16:	bfa2      	ittt	ge
 800cb18:	463b      	movge	r3, r7
 800cb1a:	460f      	movge	r7, r1
 800cb1c:	4699      	movge	r9, r3
 800cb1e:	693d      	ldr	r5, [r7, #16]
 800cb20:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800cb24:	68bb      	ldr	r3, [r7, #8]
 800cb26:	6879      	ldr	r1, [r7, #4]
 800cb28:	eb05 060a 	add.w	r6, r5, sl
 800cb2c:	42b3      	cmp	r3, r6
 800cb2e:	b085      	sub	sp, #20
 800cb30:	bfb8      	it	lt
 800cb32:	3101      	addlt	r1, #1
 800cb34:	f7ff fede 	bl	800c8f4 <_Balloc>
 800cb38:	b930      	cbnz	r0, 800cb48 <__multiply+0x40>
 800cb3a:	4602      	mov	r2, r0
 800cb3c:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800cb40:	4b40      	ldr	r3, [pc, #256]	@ (800cc44 <__multiply+0x13c>)
 800cb42:	4841      	ldr	r0, [pc, #260]	@ (800cc48 <__multiply+0x140>)
 800cb44:	f7fe ff5e 	bl	800ba04 <__assert_func>
 800cb48:	f100 0414 	add.w	r4, r0, #20
 800cb4c:	4623      	mov	r3, r4
 800cb4e:	2200      	movs	r2, #0
 800cb50:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 800cb54:	4573      	cmp	r3, lr
 800cb56:	d320      	bcc.n	800cb9a <__multiply+0x92>
 800cb58:	f107 0814 	add.w	r8, r7, #20
 800cb5c:	f109 0114 	add.w	r1, r9, #20
 800cb60:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 800cb64:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 800cb68:	9302      	str	r3, [sp, #8]
 800cb6a:	1beb      	subs	r3, r5, r7
 800cb6c:	3b15      	subs	r3, #21
 800cb6e:	f023 0303 	bic.w	r3, r3, #3
 800cb72:	3304      	adds	r3, #4
 800cb74:	3715      	adds	r7, #21
 800cb76:	42bd      	cmp	r5, r7
 800cb78:	bf38      	it	cc
 800cb7a:	2304      	movcc	r3, #4
 800cb7c:	9301      	str	r3, [sp, #4]
 800cb7e:	9b02      	ldr	r3, [sp, #8]
 800cb80:	9103      	str	r1, [sp, #12]
 800cb82:	428b      	cmp	r3, r1
 800cb84:	d80c      	bhi.n	800cba0 <__multiply+0x98>
 800cb86:	2e00      	cmp	r6, #0
 800cb88:	dd03      	ble.n	800cb92 <__multiply+0x8a>
 800cb8a:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800cb8e:	2b00      	cmp	r3, #0
 800cb90:	d055      	beq.n	800cc3e <__multiply+0x136>
 800cb92:	6106      	str	r6, [r0, #16]
 800cb94:	b005      	add	sp, #20
 800cb96:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cb9a:	f843 2b04 	str.w	r2, [r3], #4
 800cb9e:	e7d9      	b.n	800cb54 <__multiply+0x4c>
 800cba0:	f8b1 a000 	ldrh.w	sl, [r1]
 800cba4:	f1ba 0f00 	cmp.w	sl, #0
 800cba8:	d01f      	beq.n	800cbea <__multiply+0xe2>
 800cbaa:	46c4      	mov	ip, r8
 800cbac:	46a1      	mov	r9, r4
 800cbae:	2700      	movs	r7, #0
 800cbb0:	f85c 2b04 	ldr.w	r2, [ip], #4
 800cbb4:	f8d9 3000 	ldr.w	r3, [r9]
 800cbb8:	fa1f fb82 	uxth.w	fp, r2
 800cbbc:	b29b      	uxth	r3, r3
 800cbbe:	fb0a 330b 	mla	r3, sl, fp, r3
 800cbc2:	443b      	add	r3, r7
 800cbc4:	f8d9 7000 	ldr.w	r7, [r9]
 800cbc8:	0c12      	lsrs	r2, r2, #16
 800cbca:	0c3f      	lsrs	r7, r7, #16
 800cbcc:	fb0a 7202 	mla	r2, sl, r2, r7
 800cbd0:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 800cbd4:	b29b      	uxth	r3, r3
 800cbd6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800cbda:	4565      	cmp	r5, ip
 800cbdc:	ea4f 4712 	mov.w	r7, r2, lsr #16
 800cbe0:	f849 3b04 	str.w	r3, [r9], #4
 800cbe4:	d8e4      	bhi.n	800cbb0 <__multiply+0xa8>
 800cbe6:	9b01      	ldr	r3, [sp, #4]
 800cbe8:	50e7      	str	r7, [r4, r3]
 800cbea:	9b03      	ldr	r3, [sp, #12]
 800cbec:	3104      	adds	r1, #4
 800cbee:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800cbf2:	f1b9 0f00 	cmp.w	r9, #0
 800cbf6:	d020      	beq.n	800cc3a <__multiply+0x132>
 800cbf8:	4647      	mov	r7, r8
 800cbfa:	46a4      	mov	ip, r4
 800cbfc:	f04f 0a00 	mov.w	sl, #0
 800cc00:	6823      	ldr	r3, [r4, #0]
 800cc02:	f8b7 b000 	ldrh.w	fp, [r7]
 800cc06:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 800cc0a:	b29b      	uxth	r3, r3
 800cc0c:	fb09 220b 	mla	r2, r9, fp, r2
 800cc10:	4452      	add	r2, sl
 800cc12:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800cc16:	f84c 3b04 	str.w	r3, [ip], #4
 800cc1a:	f857 3b04 	ldr.w	r3, [r7], #4
 800cc1e:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800cc22:	f8bc 3000 	ldrh.w	r3, [ip]
 800cc26:	42bd      	cmp	r5, r7
 800cc28:	fb09 330a 	mla	r3, r9, sl, r3
 800cc2c:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 800cc30:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800cc34:	d8e5      	bhi.n	800cc02 <__multiply+0xfa>
 800cc36:	9a01      	ldr	r2, [sp, #4]
 800cc38:	50a3      	str	r3, [r4, r2]
 800cc3a:	3404      	adds	r4, #4
 800cc3c:	e79f      	b.n	800cb7e <__multiply+0x76>
 800cc3e:	3e01      	subs	r6, #1
 800cc40:	e7a1      	b.n	800cb86 <__multiply+0x7e>
 800cc42:	bf00      	nop
 800cc44:	0800e67d 	.word	0x0800e67d
 800cc48:	0800e68e 	.word	0x0800e68e

0800cc4c <__pow5mult>:
 800cc4c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800cc50:	4615      	mov	r5, r2
 800cc52:	f012 0203 	ands.w	r2, r2, #3
 800cc56:	4607      	mov	r7, r0
 800cc58:	460e      	mov	r6, r1
 800cc5a:	d007      	beq.n	800cc6c <__pow5mult+0x20>
 800cc5c:	4c25      	ldr	r4, [pc, #148]	@ (800ccf4 <__pow5mult+0xa8>)
 800cc5e:	3a01      	subs	r2, #1
 800cc60:	2300      	movs	r3, #0
 800cc62:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800cc66:	f7ff fea7 	bl	800c9b8 <__multadd>
 800cc6a:	4606      	mov	r6, r0
 800cc6c:	10ad      	asrs	r5, r5, #2
 800cc6e:	d03d      	beq.n	800ccec <__pow5mult+0xa0>
 800cc70:	69fc      	ldr	r4, [r7, #28]
 800cc72:	b97c      	cbnz	r4, 800cc94 <__pow5mult+0x48>
 800cc74:	2010      	movs	r0, #16
 800cc76:	f7ff fd87 	bl	800c788 <malloc>
 800cc7a:	4602      	mov	r2, r0
 800cc7c:	61f8      	str	r0, [r7, #28]
 800cc7e:	b928      	cbnz	r0, 800cc8c <__pow5mult+0x40>
 800cc80:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800cc84:	4b1c      	ldr	r3, [pc, #112]	@ (800ccf8 <__pow5mult+0xac>)
 800cc86:	481d      	ldr	r0, [pc, #116]	@ (800ccfc <__pow5mult+0xb0>)
 800cc88:	f7fe febc 	bl	800ba04 <__assert_func>
 800cc8c:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800cc90:	6004      	str	r4, [r0, #0]
 800cc92:	60c4      	str	r4, [r0, #12]
 800cc94:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800cc98:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800cc9c:	b94c      	cbnz	r4, 800ccb2 <__pow5mult+0x66>
 800cc9e:	f240 2171 	movw	r1, #625	@ 0x271
 800cca2:	4638      	mov	r0, r7
 800cca4:	f7ff ff1a 	bl	800cadc <__i2b>
 800cca8:	2300      	movs	r3, #0
 800ccaa:	4604      	mov	r4, r0
 800ccac:	f8c8 0008 	str.w	r0, [r8, #8]
 800ccb0:	6003      	str	r3, [r0, #0]
 800ccb2:	f04f 0900 	mov.w	r9, #0
 800ccb6:	07eb      	lsls	r3, r5, #31
 800ccb8:	d50a      	bpl.n	800ccd0 <__pow5mult+0x84>
 800ccba:	4631      	mov	r1, r6
 800ccbc:	4622      	mov	r2, r4
 800ccbe:	4638      	mov	r0, r7
 800ccc0:	f7ff ff22 	bl	800cb08 <__multiply>
 800ccc4:	4680      	mov	r8, r0
 800ccc6:	4631      	mov	r1, r6
 800ccc8:	4638      	mov	r0, r7
 800ccca:	f7ff fe53 	bl	800c974 <_Bfree>
 800ccce:	4646      	mov	r6, r8
 800ccd0:	106d      	asrs	r5, r5, #1
 800ccd2:	d00b      	beq.n	800ccec <__pow5mult+0xa0>
 800ccd4:	6820      	ldr	r0, [r4, #0]
 800ccd6:	b938      	cbnz	r0, 800cce8 <__pow5mult+0x9c>
 800ccd8:	4622      	mov	r2, r4
 800ccda:	4621      	mov	r1, r4
 800ccdc:	4638      	mov	r0, r7
 800ccde:	f7ff ff13 	bl	800cb08 <__multiply>
 800cce2:	6020      	str	r0, [r4, #0]
 800cce4:	f8c0 9000 	str.w	r9, [r0]
 800cce8:	4604      	mov	r4, r0
 800ccea:	e7e4      	b.n	800ccb6 <__pow5mult+0x6a>
 800ccec:	4630      	mov	r0, r6
 800ccee:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ccf2:	bf00      	nop
 800ccf4:	0800e704 	.word	0x0800e704
 800ccf8:	0800e56b 	.word	0x0800e56b
 800ccfc:	0800e68e 	.word	0x0800e68e

0800cd00 <__lshift>:
 800cd00:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800cd04:	460c      	mov	r4, r1
 800cd06:	4607      	mov	r7, r0
 800cd08:	4691      	mov	r9, r2
 800cd0a:	6923      	ldr	r3, [r4, #16]
 800cd0c:	6849      	ldr	r1, [r1, #4]
 800cd0e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800cd12:	68a3      	ldr	r3, [r4, #8]
 800cd14:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800cd18:	f108 0601 	add.w	r6, r8, #1
 800cd1c:	42b3      	cmp	r3, r6
 800cd1e:	db0b      	blt.n	800cd38 <__lshift+0x38>
 800cd20:	4638      	mov	r0, r7
 800cd22:	f7ff fde7 	bl	800c8f4 <_Balloc>
 800cd26:	4605      	mov	r5, r0
 800cd28:	b948      	cbnz	r0, 800cd3e <__lshift+0x3e>
 800cd2a:	4602      	mov	r2, r0
 800cd2c:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800cd30:	4b27      	ldr	r3, [pc, #156]	@ (800cdd0 <__lshift+0xd0>)
 800cd32:	4828      	ldr	r0, [pc, #160]	@ (800cdd4 <__lshift+0xd4>)
 800cd34:	f7fe fe66 	bl	800ba04 <__assert_func>
 800cd38:	3101      	adds	r1, #1
 800cd3a:	005b      	lsls	r3, r3, #1
 800cd3c:	e7ee      	b.n	800cd1c <__lshift+0x1c>
 800cd3e:	2300      	movs	r3, #0
 800cd40:	f100 0114 	add.w	r1, r0, #20
 800cd44:	f100 0210 	add.w	r2, r0, #16
 800cd48:	4618      	mov	r0, r3
 800cd4a:	4553      	cmp	r3, sl
 800cd4c:	db33      	blt.n	800cdb6 <__lshift+0xb6>
 800cd4e:	6920      	ldr	r0, [r4, #16]
 800cd50:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800cd54:	f104 0314 	add.w	r3, r4, #20
 800cd58:	f019 091f 	ands.w	r9, r9, #31
 800cd5c:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800cd60:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800cd64:	d02b      	beq.n	800cdbe <__lshift+0xbe>
 800cd66:	468a      	mov	sl, r1
 800cd68:	2200      	movs	r2, #0
 800cd6a:	f1c9 0e20 	rsb	lr, r9, #32
 800cd6e:	6818      	ldr	r0, [r3, #0]
 800cd70:	fa00 f009 	lsl.w	r0, r0, r9
 800cd74:	4310      	orrs	r0, r2
 800cd76:	f84a 0b04 	str.w	r0, [sl], #4
 800cd7a:	f853 2b04 	ldr.w	r2, [r3], #4
 800cd7e:	459c      	cmp	ip, r3
 800cd80:	fa22 f20e 	lsr.w	r2, r2, lr
 800cd84:	d8f3      	bhi.n	800cd6e <__lshift+0x6e>
 800cd86:	ebac 0304 	sub.w	r3, ip, r4
 800cd8a:	3b15      	subs	r3, #21
 800cd8c:	f023 0303 	bic.w	r3, r3, #3
 800cd90:	3304      	adds	r3, #4
 800cd92:	f104 0015 	add.w	r0, r4, #21
 800cd96:	4560      	cmp	r0, ip
 800cd98:	bf88      	it	hi
 800cd9a:	2304      	movhi	r3, #4
 800cd9c:	50ca      	str	r2, [r1, r3]
 800cd9e:	b10a      	cbz	r2, 800cda4 <__lshift+0xa4>
 800cda0:	f108 0602 	add.w	r6, r8, #2
 800cda4:	3e01      	subs	r6, #1
 800cda6:	4638      	mov	r0, r7
 800cda8:	4621      	mov	r1, r4
 800cdaa:	612e      	str	r6, [r5, #16]
 800cdac:	f7ff fde2 	bl	800c974 <_Bfree>
 800cdb0:	4628      	mov	r0, r5
 800cdb2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800cdb6:	f842 0f04 	str.w	r0, [r2, #4]!
 800cdba:	3301      	adds	r3, #1
 800cdbc:	e7c5      	b.n	800cd4a <__lshift+0x4a>
 800cdbe:	3904      	subs	r1, #4
 800cdc0:	f853 2b04 	ldr.w	r2, [r3], #4
 800cdc4:	459c      	cmp	ip, r3
 800cdc6:	f841 2f04 	str.w	r2, [r1, #4]!
 800cdca:	d8f9      	bhi.n	800cdc0 <__lshift+0xc0>
 800cdcc:	e7ea      	b.n	800cda4 <__lshift+0xa4>
 800cdce:	bf00      	nop
 800cdd0:	0800e67d 	.word	0x0800e67d
 800cdd4:	0800e68e 	.word	0x0800e68e

0800cdd8 <__mcmp>:
 800cdd8:	4603      	mov	r3, r0
 800cdda:	690a      	ldr	r2, [r1, #16]
 800cddc:	6900      	ldr	r0, [r0, #16]
 800cdde:	b530      	push	{r4, r5, lr}
 800cde0:	1a80      	subs	r0, r0, r2
 800cde2:	d10e      	bne.n	800ce02 <__mcmp+0x2a>
 800cde4:	3314      	adds	r3, #20
 800cde6:	3114      	adds	r1, #20
 800cde8:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800cdec:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800cdf0:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800cdf4:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800cdf8:	4295      	cmp	r5, r2
 800cdfa:	d003      	beq.n	800ce04 <__mcmp+0x2c>
 800cdfc:	d205      	bcs.n	800ce0a <__mcmp+0x32>
 800cdfe:	f04f 30ff 	mov.w	r0, #4294967295
 800ce02:	bd30      	pop	{r4, r5, pc}
 800ce04:	42a3      	cmp	r3, r4
 800ce06:	d3f3      	bcc.n	800cdf0 <__mcmp+0x18>
 800ce08:	e7fb      	b.n	800ce02 <__mcmp+0x2a>
 800ce0a:	2001      	movs	r0, #1
 800ce0c:	e7f9      	b.n	800ce02 <__mcmp+0x2a>
	...

0800ce10 <__mdiff>:
 800ce10:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ce14:	4689      	mov	r9, r1
 800ce16:	4606      	mov	r6, r0
 800ce18:	4611      	mov	r1, r2
 800ce1a:	4648      	mov	r0, r9
 800ce1c:	4614      	mov	r4, r2
 800ce1e:	f7ff ffdb 	bl	800cdd8 <__mcmp>
 800ce22:	1e05      	subs	r5, r0, #0
 800ce24:	d112      	bne.n	800ce4c <__mdiff+0x3c>
 800ce26:	4629      	mov	r1, r5
 800ce28:	4630      	mov	r0, r6
 800ce2a:	f7ff fd63 	bl	800c8f4 <_Balloc>
 800ce2e:	4602      	mov	r2, r0
 800ce30:	b928      	cbnz	r0, 800ce3e <__mdiff+0x2e>
 800ce32:	f240 2137 	movw	r1, #567	@ 0x237
 800ce36:	4b3e      	ldr	r3, [pc, #248]	@ (800cf30 <__mdiff+0x120>)
 800ce38:	483e      	ldr	r0, [pc, #248]	@ (800cf34 <__mdiff+0x124>)
 800ce3a:	f7fe fde3 	bl	800ba04 <__assert_func>
 800ce3e:	2301      	movs	r3, #1
 800ce40:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800ce44:	4610      	mov	r0, r2
 800ce46:	b003      	add	sp, #12
 800ce48:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ce4c:	bfbc      	itt	lt
 800ce4e:	464b      	movlt	r3, r9
 800ce50:	46a1      	movlt	r9, r4
 800ce52:	4630      	mov	r0, r6
 800ce54:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800ce58:	bfba      	itte	lt
 800ce5a:	461c      	movlt	r4, r3
 800ce5c:	2501      	movlt	r5, #1
 800ce5e:	2500      	movge	r5, #0
 800ce60:	f7ff fd48 	bl	800c8f4 <_Balloc>
 800ce64:	4602      	mov	r2, r0
 800ce66:	b918      	cbnz	r0, 800ce70 <__mdiff+0x60>
 800ce68:	f240 2145 	movw	r1, #581	@ 0x245
 800ce6c:	4b30      	ldr	r3, [pc, #192]	@ (800cf30 <__mdiff+0x120>)
 800ce6e:	e7e3      	b.n	800ce38 <__mdiff+0x28>
 800ce70:	f100 0b14 	add.w	fp, r0, #20
 800ce74:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800ce78:	f109 0310 	add.w	r3, r9, #16
 800ce7c:	60c5      	str	r5, [r0, #12]
 800ce7e:	f04f 0c00 	mov.w	ip, #0
 800ce82:	f109 0514 	add.w	r5, r9, #20
 800ce86:	46d9      	mov	r9, fp
 800ce88:	6926      	ldr	r6, [r4, #16]
 800ce8a:	f104 0e14 	add.w	lr, r4, #20
 800ce8e:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800ce92:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800ce96:	9301      	str	r3, [sp, #4]
 800ce98:	9b01      	ldr	r3, [sp, #4]
 800ce9a:	f85e 0b04 	ldr.w	r0, [lr], #4
 800ce9e:	f853 af04 	ldr.w	sl, [r3, #4]!
 800cea2:	b281      	uxth	r1, r0
 800cea4:	9301      	str	r3, [sp, #4]
 800cea6:	fa1f f38a 	uxth.w	r3, sl
 800ceaa:	1a5b      	subs	r3, r3, r1
 800ceac:	0c00      	lsrs	r0, r0, #16
 800ceae:	4463      	add	r3, ip
 800ceb0:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800ceb4:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800ceb8:	b29b      	uxth	r3, r3
 800ceba:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800cebe:	4576      	cmp	r6, lr
 800cec0:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800cec4:	f849 3b04 	str.w	r3, [r9], #4
 800cec8:	d8e6      	bhi.n	800ce98 <__mdiff+0x88>
 800ceca:	1b33      	subs	r3, r6, r4
 800cecc:	3b15      	subs	r3, #21
 800cece:	f023 0303 	bic.w	r3, r3, #3
 800ced2:	3415      	adds	r4, #21
 800ced4:	3304      	adds	r3, #4
 800ced6:	42a6      	cmp	r6, r4
 800ced8:	bf38      	it	cc
 800ceda:	2304      	movcc	r3, #4
 800cedc:	441d      	add	r5, r3
 800cede:	445b      	add	r3, fp
 800cee0:	461e      	mov	r6, r3
 800cee2:	462c      	mov	r4, r5
 800cee4:	4544      	cmp	r4, r8
 800cee6:	d30e      	bcc.n	800cf06 <__mdiff+0xf6>
 800cee8:	f108 0103 	add.w	r1, r8, #3
 800ceec:	1b49      	subs	r1, r1, r5
 800ceee:	f021 0103 	bic.w	r1, r1, #3
 800cef2:	3d03      	subs	r5, #3
 800cef4:	45a8      	cmp	r8, r5
 800cef6:	bf38      	it	cc
 800cef8:	2100      	movcc	r1, #0
 800cefa:	440b      	add	r3, r1
 800cefc:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800cf00:	b199      	cbz	r1, 800cf2a <__mdiff+0x11a>
 800cf02:	6117      	str	r7, [r2, #16]
 800cf04:	e79e      	b.n	800ce44 <__mdiff+0x34>
 800cf06:	46e6      	mov	lr, ip
 800cf08:	f854 1b04 	ldr.w	r1, [r4], #4
 800cf0c:	fa1f fc81 	uxth.w	ip, r1
 800cf10:	44f4      	add	ip, lr
 800cf12:	0c08      	lsrs	r0, r1, #16
 800cf14:	4471      	add	r1, lr
 800cf16:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800cf1a:	b289      	uxth	r1, r1
 800cf1c:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800cf20:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800cf24:	f846 1b04 	str.w	r1, [r6], #4
 800cf28:	e7dc      	b.n	800cee4 <__mdiff+0xd4>
 800cf2a:	3f01      	subs	r7, #1
 800cf2c:	e7e6      	b.n	800cefc <__mdiff+0xec>
 800cf2e:	bf00      	nop
 800cf30:	0800e67d 	.word	0x0800e67d
 800cf34:	0800e68e 	.word	0x0800e68e

0800cf38 <__d2b>:
 800cf38:	e92d 4373 	stmdb	sp!, {r0, r1, r4, r5, r6, r8, r9, lr}
 800cf3c:	2101      	movs	r1, #1
 800cf3e:	4690      	mov	r8, r2
 800cf40:	4699      	mov	r9, r3
 800cf42:	9e08      	ldr	r6, [sp, #32]
 800cf44:	f7ff fcd6 	bl	800c8f4 <_Balloc>
 800cf48:	4604      	mov	r4, r0
 800cf4a:	b930      	cbnz	r0, 800cf5a <__d2b+0x22>
 800cf4c:	4602      	mov	r2, r0
 800cf4e:	f240 310f 	movw	r1, #783	@ 0x30f
 800cf52:	4b23      	ldr	r3, [pc, #140]	@ (800cfe0 <__d2b+0xa8>)
 800cf54:	4823      	ldr	r0, [pc, #140]	@ (800cfe4 <__d2b+0xac>)
 800cf56:	f7fe fd55 	bl	800ba04 <__assert_func>
 800cf5a:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800cf5e:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800cf62:	b10d      	cbz	r5, 800cf68 <__d2b+0x30>
 800cf64:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800cf68:	9301      	str	r3, [sp, #4]
 800cf6a:	f1b8 0300 	subs.w	r3, r8, #0
 800cf6e:	d024      	beq.n	800cfba <__d2b+0x82>
 800cf70:	4668      	mov	r0, sp
 800cf72:	9300      	str	r3, [sp, #0]
 800cf74:	f7ff fd85 	bl	800ca82 <__lo0bits>
 800cf78:	e9dd 1200 	ldrd	r1, r2, [sp]
 800cf7c:	b1d8      	cbz	r0, 800cfb6 <__d2b+0x7e>
 800cf7e:	f1c0 0320 	rsb	r3, r0, #32
 800cf82:	fa02 f303 	lsl.w	r3, r2, r3
 800cf86:	430b      	orrs	r3, r1
 800cf88:	40c2      	lsrs	r2, r0
 800cf8a:	6163      	str	r3, [r4, #20]
 800cf8c:	9201      	str	r2, [sp, #4]
 800cf8e:	9b01      	ldr	r3, [sp, #4]
 800cf90:	2b00      	cmp	r3, #0
 800cf92:	bf0c      	ite	eq
 800cf94:	2201      	moveq	r2, #1
 800cf96:	2202      	movne	r2, #2
 800cf98:	61a3      	str	r3, [r4, #24]
 800cf9a:	6122      	str	r2, [r4, #16]
 800cf9c:	b1ad      	cbz	r5, 800cfca <__d2b+0x92>
 800cf9e:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800cfa2:	4405      	add	r5, r0
 800cfa4:	6035      	str	r5, [r6, #0]
 800cfa6:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800cfaa:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800cfac:	6018      	str	r0, [r3, #0]
 800cfae:	4620      	mov	r0, r4
 800cfb0:	b002      	add	sp, #8
 800cfb2:	e8bd 8370 	ldmia.w	sp!, {r4, r5, r6, r8, r9, pc}
 800cfb6:	6161      	str	r1, [r4, #20]
 800cfb8:	e7e9      	b.n	800cf8e <__d2b+0x56>
 800cfba:	a801      	add	r0, sp, #4
 800cfbc:	f7ff fd61 	bl	800ca82 <__lo0bits>
 800cfc0:	9b01      	ldr	r3, [sp, #4]
 800cfc2:	2201      	movs	r2, #1
 800cfc4:	6163      	str	r3, [r4, #20]
 800cfc6:	3020      	adds	r0, #32
 800cfc8:	e7e7      	b.n	800cf9a <__d2b+0x62>
 800cfca:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800cfce:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800cfd2:	6030      	str	r0, [r6, #0]
 800cfd4:	6918      	ldr	r0, [r3, #16]
 800cfd6:	f7ff fd35 	bl	800ca44 <__hi0bits>
 800cfda:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800cfde:	e7e4      	b.n	800cfaa <__d2b+0x72>
 800cfe0:	0800e67d 	.word	0x0800e67d
 800cfe4:	0800e68e 	.word	0x0800e68e

0800cfe8 <__ssputs_r>:
 800cfe8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800cfec:	461f      	mov	r7, r3
 800cfee:	688e      	ldr	r6, [r1, #8]
 800cff0:	4682      	mov	sl, r0
 800cff2:	42be      	cmp	r6, r7
 800cff4:	460c      	mov	r4, r1
 800cff6:	4690      	mov	r8, r2
 800cff8:	680b      	ldr	r3, [r1, #0]
 800cffa:	d82d      	bhi.n	800d058 <__ssputs_r+0x70>
 800cffc:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800d000:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800d004:	d026      	beq.n	800d054 <__ssputs_r+0x6c>
 800d006:	6965      	ldr	r5, [r4, #20]
 800d008:	6909      	ldr	r1, [r1, #16]
 800d00a:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800d00e:	eba3 0901 	sub.w	r9, r3, r1
 800d012:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800d016:	1c7b      	adds	r3, r7, #1
 800d018:	444b      	add	r3, r9
 800d01a:	106d      	asrs	r5, r5, #1
 800d01c:	429d      	cmp	r5, r3
 800d01e:	bf38      	it	cc
 800d020:	461d      	movcc	r5, r3
 800d022:	0553      	lsls	r3, r2, #21
 800d024:	d527      	bpl.n	800d076 <__ssputs_r+0x8e>
 800d026:	4629      	mov	r1, r5
 800d028:	f7ff fbd8 	bl	800c7dc <_malloc_r>
 800d02c:	4606      	mov	r6, r0
 800d02e:	b360      	cbz	r0, 800d08a <__ssputs_r+0xa2>
 800d030:	464a      	mov	r2, r9
 800d032:	6921      	ldr	r1, [r4, #16]
 800d034:	f7fe fcd7 	bl	800b9e6 <memcpy>
 800d038:	89a3      	ldrh	r3, [r4, #12]
 800d03a:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800d03e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800d042:	81a3      	strh	r3, [r4, #12]
 800d044:	6126      	str	r6, [r4, #16]
 800d046:	444e      	add	r6, r9
 800d048:	6026      	str	r6, [r4, #0]
 800d04a:	463e      	mov	r6, r7
 800d04c:	6165      	str	r5, [r4, #20]
 800d04e:	eba5 0509 	sub.w	r5, r5, r9
 800d052:	60a5      	str	r5, [r4, #8]
 800d054:	42be      	cmp	r6, r7
 800d056:	d900      	bls.n	800d05a <__ssputs_r+0x72>
 800d058:	463e      	mov	r6, r7
 800d05a:	4632      	mov	r2, r6
 800d05c:	4641      	mov	r1, r8
 800d05e:	6820      	ldr	r0, [r4, #0]
 800d060:	f000 fba8 	bl	800d7b4 <memmove>
 800d064:	2000      	movs	r0, #0
 800d066:	68a3      	ldr	r3, [r4, #8]
 800d068:	1b9b      	subs	r3, r3, r6
 800d06a:	60a3      	str	r3, [r4, #8]
 800d06c:	6823      	ldr	r3, [r4, #0]
 800d06e:	4433      	add	r3, r6
 800d070:	6023      	str	r3, [r4, #0]
 800d072:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d076:	462a      	mov	r2, r5
 800d078:	f000 fbf3 	bl	800d862 <_realloc_r>
 800d07c:	4606      	mov	r6, r0
 800d07e:	2800      	cmp	r0, #0
 800d080:	d1e0      	bne.n	800d044 <__ssputs_r+0x5c>
 800d082:	4650      	mov	r0, sl
 800d084:	6921      	ldr	r1, [r4, #16]
 800d086:	f7ff fb37 	bl	800c6f8 <_free_r>
 800d08a:	230c      	movs	r3, #12
 800d08c:	f8ca 3000 	str.w	r3, [sl]
 800d090:	89a3      	ldrh	r3, [r4, #12]
 800d092:	f04f 30ff 	mov.w	r0, #4294967295
 800d096:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800d09a:	81a3      	strh	r3, [r4, #12]
 800d09c:	e7e9      	b.n	800d072 <__ssputs_r+0x8a>
	...

0800d0a0 <_svfiprintf_r>:
 800d0a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d0a4:	4698      	mov	r8, r3
 800d0a6:	898b      	ldrh	r3, [r1, #12]
 800d0a8:	4607      	mov	r7, r0
 800d0aa:	061b      	lsls	r3, r3, #24
 800d0ac:	460d      	mov	r5, r1
 800d0ae:	4614      	mov	r4, r2
 800d0b0:	b09d      	sub	sp, #116	@ 0x74
 800d0b2:	d510      	bpl.n	800d0d6 <_svfiprintf_r+0x36>
 800d0b4:	690b      	ldr	r3, [r1, #16]
 800d0b6:	b973      	cbnz	r3, 800d0d6 <_svfiprintf_r+0x36>
 800d0b8:	2140      	movs	r1, #64	@ 0x40
 800d0ba:	f7ff fb8f 	bl	800c7dc <_malloc_r>
 800d0be:	6028      	str	r0, [r5, #0]
 800d0c0:	6128      	str	r0, [r5, #16]
 800d0c2:	b930      	cbnz	r0, 800d0d2 <_svfiprintf_r+0x32>
 800d0c4:	230c      	movs	r3, #12
 800d0c6:	603b      	str	r3, [r7, #0]
 800d0c8:	f04f 30ff 	mov.w	r0, #4294967295
 800d0cc:	b01d      	add	sp, #116	@ 0x74
 800d0ce:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d0d2:	2340      	movs	r3, #64	@ 0x40
 800d0d4:	616b      	str	r3, [r5, #20]
 800d0d6:	2300      	movs	r3, #0
 800d0d8:	9309      	str	r3, [sp, #36]	@ 0x24
 800d0da:	2320      	movs	r3, #32
 800d0dc:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800d0e0:	2330      	movs	r3, #48	@ 0x30
 800d0e2:	f04f 0901 	mov.w	r9, #1
 800d0e6:	f8cd 800c 	str.w	r8, [sp, #12]
 800d0ea:	f8df 8198 	ldr.w	r8, [pc, #408]	@ 800d284 <_svfiprintf_r+0x1e4>
 800d0ee:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800d0f2:	4623      	mov	r3, r4
 800d0f4:	469a      	mov	sl, r3
 800d0f6:	f813 2b01 	ldrb.w	r2, [r3], #1
 800d0fa:	b10a      	cbz	r2, 800d100 <_svfiprintf_r+0x60>
 800d0fc:	2a25      	cmp	r2, #37	@ 0x25
 800d0fe:	d1f9      	bne.n	800d0f4 <_svfiprintf_r+0x54>
 800d100:	ebba 0b04 	subs.w	fp, sl, r4
 800d104:	d00b      	beq.n	800d11e <_svfiprintf_r+0x7e>
 800d106:	465b      	mov	r3, fp
 800d108:	4622      	mov	r2, r4
 800d10a:	4629      	mov	r1, r5
 800d10c:	4638      	mov	r0, r7
 800d10e:	f7ff ff6b 	bl	800cfe8 <__ssputs_r>
 800d112:	3001      	adds	r0, #1
 800d114:	f000 80a7 	beq.w	800d266 <_svfiprintf_r+0x1c6>
 800d118:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800d11a:	445a      	add	r2, fp
 800d11c:	9209      	str	r2, [sp, #36]	@ 0x24
 800d11e:	f89a 3000 	ldrb.w	r3, [sl]
 800d122:	2b00      	cmp	r3, #0
 800d124:	f000 809f 	beq.w	800d266 <_svfiprintf_r+0x1c6>
 800d128:	2300      	movs	r3, #0
 800d12a:	f04f 32ff 	mov.w	r2, #4294967295
 800d12e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800d132:	f10a 0a01 	add.w	sl, sl, #1
 800d136:	9304      	str	r3, [sp, #16]
 800d138:	9307      	str	r3, [sp, #28]
 800d13a:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800d13e:	931a      	str	r3, [sp, #104]	@ 0x68
 800d140:	4654      	mov	r4, sl
 800d142:	2205      	movs	r2, #5
 800d144:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d148:	484e      	ldr	r0, [pc, #312]	@ (800d284 <_svfiprintf_r+0x1e4>)
 800d14a:	f7fe fc3e 	bl	800b9ca <memchr>
 800d14e:	9a04      	ldr	r2, [sp, #16]
 800d150:	b9d8      	cbnz	r0, 800d18a <_svfiprintf_r+0xea>
 800d152:	06d0      	lsls	r0, r2, #27
 800d154:	bf44      	itt	mi
 800d156:	2320      	movmi	r3, #32
 800d158:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800d15c:	0711      	lsls	r1, r2, #28
 800d15e:	bf44      	itt	mi
 800d160:	232b      	movmi	r3, #43	@ 0x2b
 800d162:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800d166:	f89a 3000 	ldrb.w	r3, [sl]
 800d16a:	2b2a      	cmp	r3, #42	@ 0x2a
 800d16c:	d015      	beq.n	800d19a <_svfiprintf_r+0xfa>
 800d16e:	4654      	mov	r4, sl
 800d170:	2000      	movs	r0, #0
 800d172:	f04f 0c0a 	mov.w	ip, #10
 800d176:	9a07      	ldr	r2, [sp, #28]
 800d178:	4621      	mov	r1, r4
 800d17a:	f811 3b01 	ldrb.w	r3, [r1], #1
 800d17e:	3b30      	subs	r3, #48	@ 0x30
 800d180:	2b09      	cmp	r3, #9
 800d182:	d94b      	bls.n	800d21c <_svfiprintf_r+0x17c>
 800d184:	b1b0      	cbz	r0, 800d1b4 <_svfiprintf_r+0x114>
 800d186:	9207      	str	r2, [sp, #28]
 800d188:	e014      	b.n	800d1b4 <_svfiprintf_r+0x114>
 800d18a:	eba0 0308 	sub.w	r3, r0, r8
 800d18e:	fa09 f303 	lsl.w	r3, r9, r3
 800d192:	4313      	orrs	r3, r2
 800d194:	46a2      	mov	sl, r4
 800d196:	9304      	str	r3, [sp, #16]
 800d198:	e7d2      	b.n	800d140 <_svfiprintf_r+0xa0>
 800d19a:	9b03      	ldr	r3, [sp, #12]
 800d19c:	1d19      	adds	r1, r3, #4
 800d19e:	681b      	ldr	r3, [r3, #0]
 800d1a0:	9103      	str	r1, [sp, #12]
 800d1a2:	2b00      	cmp	r3, #0
 800d1a4:	bfbb      	ittet	lt
 800d1a6:	425b      	neglt	r3, r3
 800d1a8:	f042 0202 	orrlt.w	r2, r2, #2
 800d1ac:	9307      	strge	r3, [sp, #28]
 800d1ae:	9307      	strlt	r3, [sp, #28]
 800d1b0:	bfb8      	it	lt
 800d1b2:	9204      	strlt	r2, [sp, #16]
 800d1b4:	7823      	ldrb	r3, [r4, #0]
 800d1b6:	2b2e      	cmp	r3, #46	@ 0x2e
 800d1b8:	d10a      	bne.n	800d1d0 <_svfiprintf_r+0x130>
 800d1ba:	7863      	ldrb	r3, [r4, #1]
 800d1bc:	2b2a      	cmp	r3, #42	@ 0x2a
 800d1be:	d132      	bne.n	800d226 <_svfiprintf_r+0x186>
 800d1c0:	9b03      	ldr	r3, [sp, #12]
 800d1c2:	3402      	adds	r4, #2
 800d1c4:	1d1a      	adds	r2, r3, #4
 800d1c6:	681b      	ldr	r3, [r3, #0]
 800d1c8:	9203      	str	r2, [sp, #12]
 800d1ca:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800d1ce:	9305      	str	r3, [sp, #20]
 800d1d0:	f8df a0b4 	ldr.w	sl, [pc, #180]	@ 800d288 <_svfiprintf_r+0x1e8>
 800d1d4:	2203      	movs	r2, #3
 800d1d6:	4650      	mov	r0, sl
 800d1d8:	7821      	ldrb	r1, [r4, #0]
 800d1da:	f7fe fbf6 	bl	800b9ca <memchr>
 800d1de:	b138      	cbz	r0, 800d1f0 <_svfiprintf_r+0x150>
 800d1e0:	2240      	movs	r2, #64	@ 0x40
 800d1e2:	9b04      	ldr	r3, [sp, #16]
 800d1e4:	eba0 000a 	sub.w	r0, r0, sl
 800d1e8:	4082      	lsls	r2, r0
 800d1ea:	4313      	orrs	r3, r2
 800d1ec:	3401      	adds	r4, #1
 800d1ee:	9304      	str	r3, [sp, #16]
 800d1f0:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d1f4:	2206      	movs	r2, #6
 800d1f6:	4825      	ldr	r0, [pc, #148]	@ (800d28c <_svfiprintf_r+0x1ec>)
 800d1f8:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800d1fc:	f7fe fbe5 	bl	800b9ca <memchr>
 800d200:	2800      	cmp	r0, #0
 800d202:	d036      	beq.n	800d272 <_svfiprintf_r+0x1d2>
 800d204:	4b22      	ldr	r3, [pc, #136]	@ (800d290 <_svfiprintf_r+0x1f0>)
 800d206:	bb1b      	cbnz	r3, 800d250 <_svfiprintf_r+0x1b0>
 800d208:	9b03      	ldr	r3, [sp, #12]
 800d20a:	3307      	adds	r3, #7
 800d20c:	f023 0307 	bic.w	r3, r3, #7
 800d210:	3308      	adds	r3, #8
 800d212:	9303      	str	r3, [sp, #12]
 800d214:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d216:	4433      	add	r3, r6
 800d218:	9309      	str	r3, [sp, #36]	@ 0x24
 800d21a:	e76a      	b.n	800d0f2 <_svfiprintf_r+0x52>
 800d21c:	460c      	mov	r4, r1
 800d21e:	2001      	movs	r0, #1
 800d220:	fb0c 3202 	mla	r2, ip, r2, r3
 800d224:	e7a8      	b.n	800d178 <_svfiprintf_r+0xd8>
 800d226:	2300      	movs	r3, #0
 800d228:	f04f 0c0a 	mov.w	ip, #10
 800d22c:	4619      	mov	r1, r3
 800d22e:	3401      	adds	r4, #1
 800d230:	9305      	str	r3, [sp, #20]
 800d232:	4620      	mov	r0, r4
 800d234:	f810 2b01 	ldrb.w	r2, [r0], #1
 800d238:	3a30      	subs	r2, #48	@ 0x30
 800d23a:	2a09      	cmp	r2, #9
 800d23c:	d903      	bls.n	800d246 <_svfiprintf_r+0x1a6>
 800d23e:	2b00      	cmp	r3, #0
 800d240:	d0c6      	beq.n	800d1d0 <_svfiprintf_r+0x130>
 800d242:	9105      	str	r1, [sp, #20]
 800d244:	e7c4      	b.n	800d1d0 <_svfiprintf_r+0x130>
 800d246:	4604      	mov	r4, r0
 800d248:	2301      	movs	r3, #1
 800d24a:	fb0c 2101 	mla	r1, ip, r1, r2
 800d24e:	e7f0      	b.n	800d232 <_svfiprintf_r+0x192>
 800d250:	ab03      	add	r3, sp, #12
 800d252:	9300      	str	r3, [sp, #0]
 800d254:	462a      	mov	r2, r5
 800d256:	4638      	mov	r0, r7
 800d258:	4b0e      	ldr	r3, [pc, #56]	@ (800d294 <_svfiprintf_r+0x1f4>)
 800d25a:	a904      	add	r1, sp, #16
 800d25c:	f7fd fde6 	bl	800ae2c <_printf_float>
 800d260:	1c42      	adds	r2, r0, #1
 800d262:	4606      	mov	r6, r0
 800d264:	d1d6      	bne.n	800d214 <_svfiprintf_r+0x174>
 800d266:	89ab      	ldrh	r3, [r5, #12]
 800d268:	065b      	lsls	r3, r3, #25
 800d26a:	f53f af2d 	bmi.w	800d0c8 <_svfiprintf_r+0x28>
 800d26e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800d270:	e72c      	b.n	800d0cc <_svfiprintf_r+0x2c>
 800d272:	ab03      	add	r3, sp, #12
 800d274:	9300      	str	r3, [sp, #0]
 800d276:	462a      	mov	r2, r5
 800d278:	4638      	mov	r0, r7
 800d27a:	4b06      	ldr	r3, [pc, #24]	@ (800d294 <_svfiprintf_r+0x1f4>)
 800d27c:	a904      	add	r1, sp, #16
 800d27e:	f7fe f873 	bl	800b368 <_printf_i>
 800d282:	e7ed      	b.n	800d260 <_svfiprintf_r+0x1c0>
 800d284:	0800e6e7 	.word	0x0800e6e7
 800d288:	0800e6ed 	.word	0x0800e6ed
 800d28c:	0800e6f1 	.word	0x0800e6f1
 800d290:	0800ae2d 	.word	0x0800ae2d
 800d294:	0800cfe9 	.word	0x0800cfe9

0800d298 <__sfputc_r>:
 800d298:	6893      	ldr	r3, [r2, #8]
 800d29a:	b410      	push	{r4}
 800d29c:	3b01      	subs	r3, #1
 800d29e:	2b00      	cmp	r3, #0
 800d2a0:	6093      	str	r3, [r2, #8]
 800d2a2:	da07      	bge.n	800d2b4 <__sfputc_r+0x1c>
 800d2a4:	6994      	ldr	r4, [r2, #24]
 800d2a6:	42a3      	cmp	r3, r4
 800d2a8:	db01      	blt.n	800d2ae <__sfputc_r+0x16>
 800d2aa:	290a      	cmp	r1, #10
 800d2ac:	d102      	bne.n	800d2b4 <__sfputc_r+0x1c>
 800d2ae:	bc10      	pop	{r4}
 800d2b0:	f000 b9ec 	b.w	800d68c <__swbuf_r>
 800d2b4:	6813      	ldr	r3, [r2, #0]
 800d2b6:	1c58      	adds	r0, r3, #1
 800d2b8:	6010      	str	r0, [r2, #0]
 800d2ba:	7019      	strb	r1, [r3, #0]
 800d2bc:	4608      	mov	r0, r1
 800d2be:	bc10      	pop	{r4}
 800d2c0:	4770      	bx	lr

0800d2c2 <__sfputs_r>:
 800d2c2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d2c4:	4606      	mov	r6, r0
 800d2c6:	460f      	mov	r7, r1
 800d2c8:	4614      	mov	r4, r2
 800d2ca:	18d5      	adds	r5, r2, r3
 800d2cc:	42ac      	cmp	r4, r5
 800d2ce:	d101      	bne.n	800d2d4 <__sfputs_r+0x12>
 800d2d0:	2000      	movs	r0, #0
 800d2d2:	e007      	b.n	800d2e4 <__sfputs_r+0x22>
 800d2d4:	463a      	mov	r2, r7
 800d2d6:	4630      	mov	r0, r6
 800d2d8:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d2dc:	f7ff ffdc 	bl	800d298 <__sfputc_r>
 800d2e0:	1c43      	adds	r3, r0, #1
 800d2e2:	d1f3      	bne.n	800d2cc <__sfputs_r+0xa>
 800d2e4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800d2e8 <_vfiprintf_r>:
 800d2e8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d2ec:	460d      	mov	r5, r1
 800d2ee:	4614      	mov	r4, r2
 800d2f0:	4698      	mov	r8, r3
 800d2f2:	4606      	mov	r6, r0
 800d2f4:	b09d      	sub	sp, #116	@ 0x74
 800d2f6:	b118      	cbz	r0, 800d300 <_vfiprintf_r+0x18>
 800d2f8:	6a03      	ldr	r3, [r0, #32]
 800d2fa:	b90b      	cbnz	r3, 800d300 <_vfiprintf_r+0x18>
 800d2fc:	f7fe f9de 	bl	800b6bc <__sinit>
 800d300:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800d302:	07d9      	lsls	r1, r3, #31
 800d304:	d405      	bmi.n	800d312 <_vfiprintf_r+0x2a>
 800d306:	89ab      	ldrh	r3, [r5, #12]
 800d308:	059a      	lsls	r2, r3, #22
 800d30a:	d402      	bmi.n	800d312 <_vfiprintf_r+0x2a>
 800d30c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800d30e:	f7fe fb5a 	bl	800b9c6 <__retarget_lock_acquire_recursive>
 800d312:	89ab      	ldrh	r3, [r5, #12]
 800d314:	071b      	lsls	r3, r3, #28
 800d316:	d501      	bpl.n	800d31c <_vfiprintf_r+0x34>
 800d318:	692b      	ldr	r3, [r5, #16]
 800d31a:	b99b      	cbnz	r3, 800d344 <_vfiprintf_r+0x5c>
 800d31c:	4629      	mov	r1, r5
 800d31e:	4630      	mov	r0, r6
 800d320:	f000 f9f2 	bl	800d708 <__swsetup_r>
 800d324:	b170      	cbz	r0, 800d344 <_vfiprintf_r+0x5c>
 800d326:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800d328:	07dc      	lsls	r4, r3, #31
 800d32a:	d504      	bpl.n	800d336 <_vfiprintf_r+0x4e>
 800d32c:	f04f 30ff 	mov.w	r0, #4294967295
 800d330:	b01d      	add	sp, #116	@ 0x74
 800d332:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d336:	89ab      	ldrh	r3, [r5, #12]
 800d338:	0598      	lsls	r0, r3, #22
 800d33a:	d4f7      	bmi.n	800d32c <_vfiprintf_r+0x44>
 800d33c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800d33e:	f7fe fb43 	bl	800b9c8 <__retarget_lock_release_recursive>
 800d342:	e7f3      	b.n	800d32c <_vfiprintf_r+0x44>
 800d344:	2300      	movs	r3, #0
 800d346:	9309      	str	r3, [sp, #36]	@ 0x24
 800d348:	2320      	movs	r3, #32
 800d34a:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800d34e:	2330      	movs	r3, #48	@ 0x30
 800d350:	f04f 0901 	mov.w	r9, #1
 800d354:	f8cd 800c 	str.w	r8, [sp, #12]
 800d358:	f8df 81a8 	ldr.w	r8, [pc, #424]	@ 800d504 <_vfiprintf_r+0x21c>
 800d35c:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800d360:	4623      	mov	r3, r4
 800d362:	469a      	mov	sl, r3
 800d364:	f813 2b01 	ldrb.w	r2, [r3], #1
 800d368:	b10a      	cbz	r2, 800d36e <_vfiprintf_r+0x86>
 800d36a:	2a25      	cmp	r2, #37	@ 0x25
 800d36c:	d1f9      	bne.n	800d362 <_vfiprintf_r+0x7a>
 800d36e:	ebba 0b04 	subs.w	fp, sl, r4
 800d372:	d00b      	beq.n	800d38c <_vfiprintf_r+0xa4>
 800d374:	465b      	mov	r3, fp
 800d376:	4622      	mov	r2, r4
 800d378:	4629      	mov	r1, r5
 800d37a:	4630      	mov	r0, r6
 800d37c:	f7ff ffa1 	bl	800d2c2 <__sfputs_r>
 800d380:	3001      	adds	r0, #1
 800d382:	f000 80a7 	beq.w	800d4d4 <_vfiprintf_r+0x1ec>
 800d386:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800d388:	445a      	add	r2, fp
 800d38a:	9209      	str	r2, [sp, #36]	@ 0x24
 800d38c:	f89a 3000 	ldrb.w	r3, [sl]
 800d390:	2b00      	cmp	r3, #0
 800d392:	f000 809f 	beq.w	800d4d4 <_vfiprintf_r+0x1ec>
 800d396:	2300      	movs	r3, #0
 800d398:	f04f 32ff 	mov.w	r2, #4294967295
 800d39c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800d3a0:	f10a 0a01 	add.w	sl, sl, #1
 800d3a4:	9304      	str	r3, [sp, #16]
 800d3a6:	9307      	str	r3, [sp, #28]
 800d3a8:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800d3ac:	931a      	str	r3, [sp, #104]	@ 0x68
 800d3ae:	4654      	mov	r4, sl
 800d3b0:	2205      	movs	r2, #5
 800d3b2:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d3b6:	4853      	ldr	r0, [pc, #332]	@ (800d504 <_vfiprintf_r+0x21c>)
 800d3b8:	f7fe fb07 	bl	800b9ca <memchr>
 800d3bc:	9a04      	ldr	r2, [sp, #16]
 800d3be:	b9d8      	cbnz	r0, 800d3f8 <_vfiprintf_r+0x110>
 800d3c0:	06d1      	lsls	r1, r2, #27
 800d3c2:	bf44      	itt	mi
 800d3c4:	2320      	movmi	r3, #32
 800d3c6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800d3ca:	0713      	lsls	r3, r2, #28
 800d3cc:	bf44      	itt	mi
 800d3ce:	232b      	movmi	r3, #43	@ 0x2b
 800d3d0:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800d3d4:	f89a 3000 	ldrb.w	r3, [sl]
 800d3d8:	2b2a      	cmp	r3, #42	@ 0x2a
 800d3da:	d015      	beq.n	800d408 <_vfiprintf_r+0x120>
 800d3dc:	4654      	mov	r4, sl
 800d3de:	2000      	movs	r0, #0
 800d3e0:	f04f 0c0a 	mov.w	ip, #10
 800d3e4:	9a07      	ldr	r2, [sp, #28]
 800d3e6:	4621      	mov	r1, r4
 800d3e8:	f811 3b01 	ldrb.w	r3, [r1], #1
 800d3ec:	3b30      	subs	r3, #48	@ 0x30
 800d3ee:	2b09      	cmp	r3, #9
 800d3f0:	d94b      	bls.n	800d48a <_vfiprintf_r+0x1a2>
 800d3f2:	b1b0      	cbz	r0, 800d422 <_vfiprintf_r+0x13a>
 800d3f4:	9207      	str	r2, [sp, #28]
 800d3f6:	e014      	b.n	800d422 <_vfiprintf_r+0x13a>
 800d3f8:	eba0 0308 	sub.w	r3, r0, r8
 800d3fc:	fa09 f303 	lsl.w	r3, r9, r3
 800d400:	4313      	orrs	r3, r2
 800d402:	46a2      	mov	sl, r4
 800d404:	9304      	str	r3, [sp, #16]
 800d406:	e7d2      	b.n	800d3ae <_vfiprintf_r+0xc6>
 800d408:	9b03      	ldr	r3, [sp, #12]
 800d40a:	1d19      	adds	r1, r3, #4
 800d40c:	681b      	ldr	r3, [r3, #0]
 800d40e:	9103      	str	r1, [sp, #12]
 800d410:	2b00      	cmp	r3, #0
 800d412:	bfbb      	ittet	lt
 800d414:	425b      	neglt	r3, r3
 800d416:	f042 0202 	orrlt.w	r2, r2, #2
 800d41a:	9307      	strge	r3, [sp, #28]
 800d41c:	9307      	strlt	r3, [sp, #28]
 800d41e:	bfb8      	it	lt
 800d420:	9204      	strlt	r2, [sp, #16]
 800d422:	7823      	ldrb	r3, [r4, #0]
 800d424:	2b2e      	cmp	r3, #46	@ 0x2e
 800d426:	d10a      	bne.n	800d43e <_vfiprintf_r+0x156>
 800d428:	7863      	ldrb	r3, [r4, #1]
 800d42a:	2b2a      	cmp	r3, #42	@ 0x2a
 800d42c:	d132      	bne.n	800d494 <_vfiprintf_r+0x1ac>
 800d42e:	9b03      	ldr	r3, [sp, #12]
 800d430:	3402      	adds	r4, #2
 800d432:	1d1a      	adds	r2, r3, #4
 800d434:	681b      	ldr	r3, [r3, #0]
 800d436:	9203      	str	r2, [sp, #12]
 800d438:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800d43c:	9305      	str	r3, [sp, #20]
 800d43e:	f8df a0c8 	ldr.w	sl, [pc, #200]	@ 800d508 <_vfiprintf_r+0x220>
 800d442:	2203      	movs	r2, #3
 800d444:	4650      	mov	r0, sl
 800d446:	7821      	ldrb	r1, [r4, #0]
 800d448:	f7fe fabf 	bl	800b9ca <memchr>
 800d44c:	b138      	cbz	r0, 800d45e <_vfiprintf_r+0x176>
 800d44e:	2240      	movs	r2, #64	@ 0x40
 800d450:	9b04      	ldr	r3, [sp, #16]
 800d452:	eba0 000a 	sub.w	r0, r0, sl
 800d456:	4082      	lsls	r2, r0
 800d458:	4313      	orrs	r3, r2
 800d45a:	3401      	adds	r4, #1
 800d45c:	9304      	str	r3, [sp, #16]
 800d45e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d462:	2206      	movs	r2, #6
 800d464:	4829      	ldr	r0, [pc, #164]	@ (800d50c <_vfiprintf_r+0x224>)
 800d466:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800d46a:	f7fe faae 	bl	800b9ca <memchr>
 800d46e:	2800      	cmp	r0, #0
 800d470:	d03f      	beq.n	800d4f2 <_vfiprintf_r+0x20a>
 800d472:	4b27      	ldr	r3, [pc, #156]	@ (800d510 <_vfiprintf_r+0x228>)
 800d474:	bb1b      	cbnz	r3, 800d4be <_vfiprintf_r+0x1d6>
 800d476:	9b03      	ldr	r3, [sp, #12]
 800d478:	3307      	adds	r3, #7
 800d47a:	f023 0307 	bic.w	r3, r3, #7
 800d47e:	3308      	adds	r3, #8
 800d480:	9303      	str	r3, [sp, #12]
 800d482:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d484:	443b      	add	r3, r7
 800d486:	9309      	str	r3, [sp, #36]	@ 0x24
 800d488:	e76a      	b.n	800d360 <_vfiprintf_r+0x78>
 800d48a:	460c      	mov	r4, r1
 800d48c:	2001      	movs	r0, #1
 800d48e:	fb0c 3202 	mla	r2, ip, r2, r3
 800d492:	e7a8      	b.n	800d3e6 <_vfiprintf_r+0xfe>
 800d494:	2300      	movs	r3, #0
 800d496:	f04f 0c0a 	mov.w	ip, #10
 800d49a:	4619      	mov	r1, r3
 800d49c:	3401      	adds	r4, #1
 800d49e:	9305      	str	r3, [sp, #20]
 800d4a0:	4620      	mov	r0, r4
 800d4a2:	f810 2b01 	ldrb.w	r2, [r0], #1
 800d4a6:	3a30      	subs	r2, #48	@ 0x30
 800d4a8:	2a09      	cmp	r2, #9
 800d4aa:	d903      	bls.n	800d4b4 <_vfiprintf_r+0x1cc>
 800d4ac:	2b00      	cmp	r3, #0
 800d4ae:	d0c6      	beq.n	800d43e <_vfiprintf_r+0x156>
 800d4b0:	9105      	str	r1, [sp, #20]
 800d4b2:	e7c4      	b.n	800d43e <_vfiprintf_r+0x156>
 800d4b4:	4604      	mov	r4, r0
 800d4b6:	2301      	movs	r3, #1
 800d4b8:	fb0c 2101 	mla	r1, ip, r1, r2
 800d4bc:	e7f0      	b.n	800d4a0 <_vfiprintf_r+0x1b8>
 800d4be:	ab03      	add	r3, sp, #12
 800d4c0:	9300      	str	r3, [sp, #0]
 800d4c2:	462a      	mov	r2, r5
 800d4c4:	4630      	mov	r0, r6
 800d4c6:	4b13      	ldr	r3, [pc, #76]	@ (800d514 <_vfiprintf_r+0x22c>)
 800d4c8:	a904      	add	r1, sp, #16
 800d4ca:	f7fd fcaf 	bl	800ae2c <_printf_float>
 800d4ce:	4607      	mov	r7, r0
 800d4d0:	1c78      	adds	r0, r7, #1
 800d4d2:	d1d6      	bne.n	800d482 <_vfiprintf_r+0x19a>
 800d4d4:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800d4d6:	07d9      	lsls	r1, r3, #31
 800d4d8:	d405      	bmi.n	800d4e6 <_vfiprintf_r+0x1fe>
 800d4da:	89ab      	ldrh	r3, [r5, #12]
 800d4dc:	059a      	lsls	r2, r3, #22
 800d4de:	d402      	bmi.n	800d4e6 <_vfiprintf_r+0x1fe>
 800d4e0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800d4e2:	f7fe fa71 	bl	800b9c8 <__retarget_lock_release_recursive>
 800d4e6:	89ab      	ldrh	r3, [r5, #12]
 800d4e8:	065b      	lsls	r3, r3, #25
 800d4ea:	f53f af1f 	bmi.w	800d32c <_vfiprintf_r+0x44>
 800d4ee:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800d4f0:	e71e      	b.n	800d330 <_vfiprintf_r+0x48>
 800d4f2:	ab03      	add	r3, sp, #12
 800d4f4:	9300      	str	r3, [sp, #0]
 800d4f6:	462a      	mov	r2, r5
 800d4f8:	4630      	mov	r0, r6
 800d4fa:	4b06      	ldr	r3, [pc, #24]	@ (800d514 <_vfiprintf_r+0x22c>)
 800d4fc:	a904      	add	r1, sp, #16
 800d4fe:	f7fd ff33 	bl	800b368 <_printf_i>
 800d502:	e7e4      	b.n	800d4ce <_vfiprintf_r+0x1e6>
 800d504:	0800e6e7 	.word	0x0800e6e7
 800d508:	0800e6ed 	.word	0x0800e6ed
 800d50c:	0800e6f1 	.word	0x0800e6f1
 800d510:	0800ae2d 	.word	0x0800ae2d
 800d514:	0800d2c3 	.word	0x0800d2c3

0800d518 <__sflush_r>:
 800d518:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800d51c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d51e:	0716      	lsls	r6, r2, #28
 800d520:	4605      	mov	r5, r0
 800d522:	460c      	mov	r4, r1
 800d524:	d454      	bmi.n	800d5d0 <__sflush_r+0xb8>
 800d526:	684b      	ldr	r3, [r1, #4]
 800d528:	2b00      	cmp	r3, #0
 800d52a:	dc02      	bgt.n	800d532 <__sflush_r+0x1a>
 800d52c:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800d52e:	2b00      	cmp	r3, #0
 800d530:	dd48      	ble.n	800d5c4 <__sflush_r+0xac>
 800d532:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800d534:	2e00      	cmp	r6, #0
 800d536:	d045      	beq.n	800d5c4 <__sflush_r+0xac>
 800d538:	2300      	movs	r3, #0
 800d53a:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800d53e:	682f      	ldr	r7, [r5, #0]
 800d540:	6a21      	ldr	r1, [r4, #32]
 800d542:	602b      	str	r3, [r5, #0]
 800d544:	d030      	beq.n	800d5a8 <__sflush_r+0x90>
 800d546:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800d548:	89a3      	ldrh	r3, [r4, #12]
 800d54a:	0759      	lsls	r1, r3, #29
 800d54c:	d505      	bpl.n	800d55a <__sflush_r+0x42>
 800d54e:	6863      	ldr	r3, [r4, #4]
 800d550:	1ad2      	subs	r2, r2, r3
 800d552:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800d554:	b10b      	cbz	r3, 800d55a <__sflush_r+0x42>
 800d556:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800d558:	1ad2      	subs	r2, r2, r3
 800d55a:	2300      	movs	r3, #0
 800d55c:	4628      	mov	r0, r5
 800d55e:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800d560:	6a21      	ldr	r1, [r4, #32]
 800d562:	47b0      	blx	r6
 800d564:	1c43      	adds	r3, r0, #1
 800d566:	89a3      	ldrh	r3, [r4, #12]
 800d568:	d106      	bne.n	800d578 <__sflush_r+0x60>
 800d56a:	6829      	ldr	r1, [r5, #0]
 800d56c:	291d      	cmp	r1, #29
 800d56e:	d82b      	bhi.n	800d5c8 <__sflush_r+0xb0>
 800d570:	4a28      	ldr	r2, [pc, #160]	@ (800d614 <__sflush_r+0xfc>)
 800d572:	40ca      	lsrs	r2, r1
 800d574:	07d6      	lsls	r6, r2, #31
 800d576:	d527      	bpl.n	800d5c8 <__sflush_r+0xb0>
 800d578:	2200      	movs	r2, #0
 800d57a:	6062      	str	r2, [r4, #4]
 800d57c:	6922      	ldr	r2, [r4, #16]
 800d57e:	04d9      	lsls	r1, r3, #19
 800d580:	6022      	str	r2, [r4, #0]
 800d582:	d504      	bpl.n	800d58e <__sflush_r+0x76>
 800d584:	1c42      	adds	r2, r0, #1
 800d586:	d101      	bne.n	800d58c <__sflush_r+0x74>
 800d588:	682b      	ldr	r3, [r5, #0]
 800d58a:	b903      	cbnz	r3, 800d58e <__sflush_r+0x76>
 800d58c:	6560      	str	r0, [r4, #84]	@ 0x54
 800d58e:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800d590:	602f      	str	r7, [r5, #0]
 800d592:	b1b9      	cbz	r1, 800d5c4 <__sflush_r+0xac>
 800d594:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800d598:	4299      	cmp	r1, r3
 800d59a:	d002      	beq.n	800d5a2 <__sflush_r+0x8a>
 800d59c:	4628      	mov	r0, r5
 800d59e:	f7ff f8ab 	bl	800c6f8 <_free_r>
 800d5a2:	2300      	movs	r3, #0
 800d5a4:	6363      	str	r3, [r4, #52]	@ 0x34
 800d5a6:	e00d      	b.n	800d5c4 <__sflush_r+0xac>
 800d5a8:	2301      	movs	r3, #1
 800d5aa:	4628      	mov	r0, r5
 800d5ac:	47b0      	blx	r6
 800d5ae:	4602      	mov	r2, r0
 800d5b0:	1c50      	adds	r0, r2, #1
 800d5b2:	d1c9      	bne.n	800d548 <__sflush_r+0x30>
 800d5b4:	682b      	ldr	r3, [r5, #0]
 800d5b6:	2b00      	cmp	r3, #0
 800d5b8:	d0c6      	beq.n	800d548 <__sflush_r+0x30>
 800d5ba:	2b1d      	cmp	r3, #29
 800d5bc:	d001      	beq.n	800d5c2 <__sflush_r+0xaa>
 800d5be:	2b16      	cmp	r3, #22
 800d5c0:	d11d      	bne.n	800d5fe <__sflush_r+0xe6>
 800d5c2:	602f      	str	r7, [r5, #0]
 800d5c4:	2000      	movs	r0, #0
 800d5c6:	e021      	b.n	800d60c <__sflush_r+0xf4>
 800d5c8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800d5cc:	b21b      	sxth	r3, r3
 800d5ce:	e01a      	b.n	800d606 <__sflush_r+0xee>
 800d5d0:	690f      	ldr	r7, [r1, #16]
 800d5d2:	2f00      	cmp	r7, #0
 800d5d4:	d0f6      	beq.n	800d5c4 <__sflush_r+0xac>
 800d5d6:	0793      	lsls	r3, r2, #30
 800d5d8:	bf18      	it	ne
 800d5da:	2300      	movne	r3, #0
 800d5dc:	680e      	ldr	r6, [r1, #0]
 800d5de:	bf08      	it	eq
 800d5e0:	694b      	ldreq	r3, [r1, #20]
 800d5e2:	1bf6      	subs	r6, r6, r7
 800d5e4:	600f      	str	r7, [r1, #0]
 800d5e6:	608b      	str	r3, [r1, #8]
 800d5e8:	2e00      	cmp	r6, #0
 800d5ea:	ddeb      	ble.n	800d5c4 <__sflush_r+0xac>
 800d5ec:	4633      	mov	r3, r6
 800d5ee:	463a      	mov	r2, r7
 800d5f0:	4628      	mov	r0, r5
 800d5f2:	6a21      	ldr	r1, [r4, #32]
 800d5f4:	f8d4 c028 	ldr.w	ip, [r4, #40]	@ 0x28
 800d5f8:	47e0      	blx	ip
 800d5fa:	2800      	cmp	r0, #0
 800d5fc:	dc07      	bgt.n	800d60e <__sflush_r+0xf6>
 800d5fe:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d602:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800d606:	f04f 30ff 	mov.w	r0, #4294967295
 800d60a:	81a3      	strh	r3, [r4, #12]
 800d60c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800d60e:	4407      	add	r7, r0
 800d610:	1a36      	subs	r6, r6, r0
 800d612:	e7e9      	b.n	800d5e8 <__sflush_r+0xd0>
 800d614:	20400001 	.word	0x20400001

0800d618 <_fflush_r>:
 800d618:	b538      	push	{r3, r4, r5, lr}
 800d61a:	690b      	ldr	r3, [r1, #16]
 800d61c:	4605      	mov	r5, r0
 800d61e:	460c      	mov	r4, r1
 800d620:	b913      	cbnz	r3, 800d628 <_fflush_r+0x10>
 800d622:	2500      	movs	r5, #0
 800d624:	4628      	mov	r0, r5
 800d626:	bd38      	pop	{r3, r4, r5, pc}
 800d628:	b118      	cbz	r0, 800d632 <_fflush_r+0x1a>
 800d62a:	6a03      	ldr	r3, [r0, #32]
 800d62c:	b90b      	cbnz	r3, 800d632 <_fflush_r+0x1a>
 800d62e:	f7fe f845 	bl	800b6bc <__sinit>
 800d632:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d636:	2b00      	cmp	r3, #0
 800d638:	d0f3      	beq.n	800d622 <_fflush_r+0xa>
 800d63a:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800d63c:	07d0      	lsls	r0, r2, #31
 800d63e:	d404      	bmi.n	800d64a <_fflush_r+0x32>
 800d640:	0599      	lsls	r1, r3, #22
 800d642:	d402      	bmi.n	800d64a <_fflush_r+0x32>
 800d644:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800d646:	f7fe f9be 	bl	800b9c6 <__retarget_lock_acquire_recursive>
 800d64a:	4628      	mov	r0, r5
 800d64c:	4621      	mov	r1, r4
 800d64e:	f7ff ff63 	bl	800d518 <__sflush_r>
 800d652:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800d654:	4605      	mov	r5, r0
 800d656:	07da      	lsls	r2, r3, #31
 800d658:	d4e4      	bmi.n	800d624 <_fflush_r+0xc>
 800d65a:	89a3      	ldrh	r3, [r4, #12]
 800d65c:	059b      	lsls	r3, r3, #22
 800d65e:	d4e1      	bmi.n	800d624 <_fflush_r+0xc>
 800d660:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800d662:	f7fe f9b1 	bl	800b9c8 <__retarget_lock_release_recursive>
 800d666:	e7dd      	b.n	800d624 <_fflush_r+0xc>

0800d668 <fiprintf>:
 800d668:	b40e      	push	{r1, r2, r3}
 800d66a:	b503      	push	{r0, r1, lr}
 800d66c:	4601      	mov	r1, r0
 800d66e:	ab03      	add	r3, sp, #12
 800d670:	4805      	ldr	r0, [pc, #20]	@ (800d688 <fiprintf+0x20>)
 800d672:	f853 2b04 	ldr.w	r2, [r3], #4
 800d676:	6800      	ldr	r0, [r0, #0]
 800d678:	9301      	str	r3, [sp, #4]
 800d67a:	f7ff fe35 	bl	800d2e8 <_vfiprintf_r>
 800d67e:	b002      	add	sp, #8
 800d680:	f85d eb04 	ldr.w	lr, [sp], #4
 800d684:	b003      	add	sp, #12
 800d686:	4770      	bx	lr
 800d688:	20000684 	.word	0x20000684

0800d68c <__swbuf_r>:
 800d68c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d68e:	460e      	mov	r6, r1
 800d690:	4614      	mov	r4, r2
 800d692:	4605      	mov	r5, r0
 800d694:	b118      	cbz	r0, 800d69e <__swbuf_r+0x12>
 800d696:	6a03      	ldr	r3, [r0, #32]
 800d698:	b90b      	cbnz	r3, 800d69e <__swbuf_r+0x12>
 800d69a:	f7fe f80f 	bl	800b6bc <__sinit>
 800d69e:	69a3      	ldr	r3, [r4, #24]
 800d6a0:	60a3      	str	r3, [r4, #8]
 800d6a2:	89a3      	ldrh	r3, [r4, #12]
 800d6a4:	071a      	lsls	r2, r3, #28
 800d6a6:	d501      	bpl.n	800d6ac <__swbuf_r+0x20>
 800d6a8:	6923      	ldr	r3, [r4, #16]
 800d6aa:	b943      	cbnz	r3, 800d6be <__swbuf_r+0x32>
 800d6ac:	4621      	mov	r1, r4
 800d6ae:	4628      	mov	r0, r5
 800d6b0:	f000 f82a 	bl	800d708 <__swsetup_r>
 800d6b4:	b118      	cbz	r0, 800d6be <__swbuf_r+0x32>
 800d6b6:	f04f 37ff 	mov.w	r7, #4294967295
 800d6ba:	4638      	mov	r0, r7
 800d6bc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800d6be:	6823      	ldr	r3, [r4, #0]
 800d6c0:	6922      	ldr	r2, [r4, #16]
 800d6c2:	b2f6      	uxtb	r6, r6
 800d6c4:	1a98      	subs	r0, r3, r2
 800d6c6:	6963      	ldr	r3, [r4, #20]
 800d6c8:	4637      	mov	r7, r6
 800d6ca:	4283      	cmp	r3, r0
 800d6cc:	dc05      	bgt.n	800d6da <__swbuf_r+0x4e>
 800d6ce:	4621      	mov	r1, r4
 800d6d0:	4628      	mov	r0, r5
 800d6d2:	f7ff ffa1 	bl	800d618 <_fflush_r>
 800d6d6:	2800      	cmp	r0, #0
 800d6d8:	d1ed      	bne.n	800d6b6 <__swbuf_r+0x2a>
 800d6da:	68a3      	ldr	r3, [r4, #8]
 800d6dc:	3b01      	subs	r3, #1
 800d6de:	60a3      	str	r3, [r4, #8]
 800d6e0:	6823      	ldr	r3, [r4, #0]
 800d6e2:	1c5a      	adds	r2, r3, #1
 800d6e4:	6022      	str	r2, [r4, #0]
 800d6e6:	701e      	strb	r6, [r3, #0]
 800d6e8:	6962      	ldr	r2, [r4, #20]
 800d6ea:	1c43      	adds	r3, r0, #1
 800d6ec:	429a      	cmp	r2, r3
 800d6ee:	d004      	beq.n	800d6fa <__swbuf_r+0x6e>
 800d6f0:	89a3      	ldrh	r3, [r4, #12]
 800d6f2:	07db      	lsls	r3, r3, #31
 800d6f4:	d5e1      	bpl.n	800d6ba <__swbuf_r+0x2e>
 800d6f6:	2e0a      	cmp	r6, #10
 800d6f8:	d1df      	bne.n	800d6ba <__swbuf_r+0x2e>
 800d6fa:	4621      	mov	r1, r4
 800d6fc:	4628      	mov	r0, r5
 800d6fe:	f7ff ff8b 	bl	800d618 <_fflush_r>
 800d702:	2800      	cmp	r0, #0
 800d704:	d0d9      	beq.n	800d6ba <__swbuf_r+0x2e>
 800d706:	e7d6      	b.n	800d6b6 <__swbuf_r+0x2a>

0800d708 <__swsetup_r>:
 800d708:	b538      	push	{r3, r4, r5, lr}
 800d70a:	4b29      	ldr	r3, [pc, #164]	@ (800d7b0 <__swsetup_r+0xa8>)
 800d70c:	4605      	mov	r5, r0
 800d70e:	6818      	ldr	r0, [r3, #0]
 800d710:	460c      	mov	r4, r1
 800d712:	b118      	cbz	r0, 800d71c <__swsetup_r+0x14>
 800d714:	6a03      	ldr	r3, [r0, #32]
 800d716:	b90b      	cbnz	r3, 800d71c <__swsetup_r+0x14>
 800d718:	f7fd ffd0 	bl	800b6bc <__sinit>
 800d71c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d720:	0719      	lsls	r1, r3, #28
 800d722:	d422      	bmi.n	800d76a <__swsetup_r+0x62>
 800d724:	06da      	lsls	r2, r3, #27
 800d726:	d407      	bmi.n	800d738 <__swsetup_r+0x30>
 800d728:	2209      	movs	r2, #9
 800d72a:	602a      	str	r2, [r5, #0]
 800d72c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800d730:	f04f 30ff 	mov.w	r0, #4294967295
 800d734:	81a3      	strh	r3, [r4, #12]
 800d736:	e033      	b.n	800d7a0 <__swsetup_r+0x98>
 800d738:	0758      	lsls	r0, r3, #29
 800d73a:	d512      	bpl.n	800d762 <__swsetup_r+0x5a>
 800d73c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800d73e:	b141      	cbz	r1, 800d752 <__swsetup_r+0x4a>
 800d740:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800d744:	4299      	cmp	r1, r3
 800d746:	d002      	beq.n	800d74e <__swsetup_r+0x46>
 800d748:	4628      	mov	r0, r5
 800d74a:	f7fe ffd5 	bl	800c6f8 <_free_r>
 800d74e:	2300      	movs	r3, #0
 800d750:	6363      	str	r3, [r4, #52]	@ 0x34
 800d752:	89a3      	ldrh	r3, [r4, #12]
 800d754:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800d758:	81a3      	strh	r3, [r4, #12]
 800d75a:	2300      	movs	r3, #0
 800d75c:	6063      	str	r3, [r4, #4]
 800d75e:	6923      	ldr	r3, [r4, #16]
 800d760:	6023      	str	r3, [r4, #0]
 800d762:	89a3      	ldrh	r3, [r4, #12]
 800d764:	f043 0308 	orr.w	r3, r3, #8
 800d768:	81a3      	strh	r3, [r4, #12]
 800d76a:	6923      	ldr	r3, [r4, #16]
 800d76c:	b94b      	cbnz	r3, 800d782 <__swsetup_r+0x7a>
 800d76e:	89a3      	ldrh	r3, [r4, #12]
 800d770:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800d774:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800d778:	d003      	beq.n	800d782 <__swsetup_r+0x7a>
 800d77a:	4621      	mov	r1, r4
 800d77c:	4628      	mov	r0, r5
 800d77e:	f000 f8d0 	bl	800d922 <__smakebuf_r>
 800d782:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d786:	f013 0201 	ands.w	r2, r3, #1
 800d78a:	d00a      	beq.n	800d7a2 <__swsetup_r+0x9a>
 800d78c:	2200      	movs	r2, #0
 800d78e:	60a2      	str	r2, [r4, #8]
 800d790:	6962      	ldr	r2, [r4, #20]
 800d792:	4252      	negs	r2, r2
 800d794:	61a2      	str	r2, [r4, #24]
 800d796:	6922      	ldr	r2, [r4, #16]
 800d798:	b942      	cbnz	r2, 800d7ac <__swsetup_r+0xa4>
 800d79a:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800d79e:	d1c5      	bne.n	800d72c <__swsetup_r+0x24>
 800d7a0:	bd38      	pop	{r3, r4, r5, pc}
 800d7a2:	0799      	lsls	r1, r3, #30
 800d7a4:	bf58      	it	pl
 800d7a6:	6962      	ldrpl	r2, [r4, #20]
 800d7a8:	60a2      	str	r2, [r4, #8]
 800d7aa:	e7f4      	b.n	800d796 <__swsetup_r+0x8e>
 800d7ac:	2000      	movs	r0, #0
 800d7ae:	e7f7      	b.n	800d7a0 <__swsetup_r+0x98>
 800d7b0:	20000684 	.word	0x20000684

0800d7b4 <memmove>:
 800d7b4:	4288      	cmp	r0, r1
 800d7b6:	b510      	push	{r4, lr}
 800d7b8:	eb01 0402 	add.w	r4, r1, r2
 800d7bc:	d902      	bls.n	800d7c4 <memmove+0x10>
 800d7be:	4284      	cmp	r4, r0
 800d7c0:	4623      	mov	r3, r4
 800d7c2:	d807      	bhi.n	800d7d4 <memmove+0x20>
 800d7c4:	1e43      	subs	r3, r0, #1
 800d7c6:	42a1      	cmp	r1, r4
 800d7c8:	d008      	beq.n	800d7dc <memmove+0x28>
 800d7ca:	f811 2b01 	ldrb.w	r2, [r1], #1
 800d7ce:	f803 2f01 	strb.w	r2, [r3, #1]!
 800d7d2:	e7f8      	b.n	800d7c6 <memmove+0x12>
 800d7d4:	4601      	mov	r1, r0
 800d7d6:	4402      	add	r2, r0
 800d7d8:	428a      	cmp	r2, r1
 800d7da:	d100      	bne.n	800d7de <memmove+0x2a>
 800d7dc:	bd10      	pop	{r4, pc}
 800d7de:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800d7e2:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800d7e6:	e7f7      	b.n	800d7d8 <memmove+0x24>

0800d7e8 <_sbrk_r>:
 800d7e8:	b538      	push	{r3, r4, r5, lr}
 800d7ea:	2300      	movs	r3, #0
 800d7ec:	4d05      	ldr	r5, [pc, #20]	@ (800d804 <_sbrk_r+0x1c>)
 800d7ee:	4604      	mov	r4, r0
 800d7f0:	4608      	mov	r0, r1
 800d7f2:	602b      	str	r3, [r5, #0]
 800d7f4:	f7f4 faba 	bl	8001d6c <_sbrk>
 800d7f8:	1c43      	adds	r3, r0, #1
 800d7fa:	d102      	bne.n	800d802 <_sbrk_r+0x1a>
 800d7fc:	682b      	ldr	r3, [r5, #0]
 800d7fe:	b103      	cbz	r3, 800d802 <_sbrk_r+0x1a>
 800d800:	6023      	str	r3, [r4, #0]
 800d802:	bd38      	pop	{r3, r4, r5, pc}
 800d804:	20000e04 	.word	0x20000e04

0800d808 <abort>:
 800d808:	2006      	movs	r0, #6
 800d80a:	b508      	push	{r3, lr}
 800d80c:	f000 f8ee 	bl	800d9ec <raise>
 800d810:	2001      	movs	r0, #1
 800d812:	f7f4 fa36 	bl	8001c82 <_exit>

0800d816 <_calloc_r>:
 800d816:	b570      	push	{r4, r5, r6, lr}
 800d818:	fba1 5402 	umull	r5, r4, r1, r2
 800d81c:	b934      	cbnz	r4, 800d82c <_calloc_r+0x16>
 800d81e:	4629      	mov	r1, r5
 800d820:	f7fe ffdc 	bl	800c7dc <_malloc_r>
 800d824:	4606      	mov	r6, r0
 800d826:	b928      	cbnz	r0, 800d834 <_calloc_r+0x1e>
 800d828:	4630      	mov	r0, r6
 800d82a:	bd70      	pop	{r4, r5, r6, pc}
 800d82c:	220c      	movs	r2, #12
 800d82e:	2600      	movs	r6, #0
 800d830:	6002      	str	r2, [r0, #0]
 800d832:	e7f9      	b.n	800d828 <_calloc_r+0x12>
 800d834:	462a      	mov	r2, r5
 800d836:	4621      	mov	r1, r4
 800d838:	f7fd ffec 	bl	800b814 <memset>
 800d83c:	e7f4      	b.n	800d828 <_calloc_r+0x12>

0800d83e <__ascii_mbtowc>:
 800d83e:	b082      	sub	sp, #8
 800d840:	b901      	cbnz	r1, 800d844 <__ascii_mbtowc+0x6>
 800d842:	a901      	add	r1, sp, #4
 800d844:	b142      	cbz	r2, 800d858 <__ascii_mbtowc+0x1a>
 800d846:	b14b      	cbz	r3, 800d85c <__ascii_mbtowc+0x1e>
 800d848:	7813      	ldrb	r3, [r2, #0]
 800d84a:	600b      	str	r3, [r1, #0]
 800d84c:	7812      	ldrb	r2, [r2, #0]
 800d84e:	1e10      	subs	r0, r2, #0
 800d850:	bf18      	it	ne
 800d852:	2001      	movne	r0, #1
 800d854:	b002      	add	sp, #8
 800d856:	4770      	bx	lr
 800d858:	4610      	mov	r0, r2
 800d85a:	e7fb      	b.n	800d854 <__ascii_mbtowc+0x16>
 800d85c:	f06f 0001 	mvn.w	r0, #1
 800d860:	e7f8      	b.n	800d854 <__ascii_mbtowc+0x16>

0800d862 <_realloc_r>:
 800d862:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d866:	4607      	mov	r7, r0
 800d868:	4614      	mov	r4, r2
 800d86a:	460d      	mov	r5, r1
 800d86c:	b921      	cbnz	r1, 800d878 <_realloc_r+0x16>
 800d86e:	4611      	mov	r1, r2
 800d870:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800d874:	f7fe bfb2 	b.w	800c7dc <_malloc_r>
 800d878:	b92a      	cbnz	r2, 800d886 <_realloc_r+0x24>
 800d87a:	f7fe ff3d 	bl	800c6f8 <_free_r>
 800d87e:	4625      	mov	r5, r4
 800d880:	4628      	mov	r0, r5
 800d882:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d886:	f000 f8ef 	bl	800da68 <_malloc_usable_size_r>
 800d88a:	4284      	cmp	r4, r0
 800d88c:	4606      	mov	r6, r0
 800d88e:	d802      	bhi.n	800d896 <_realloc_r+0x34>
 800d890:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800d894:	d8f4      	bhi.n	800d880 <_realloc_r+0x1e>
 800d896:	4621      	mov	r1, r4
 800d898:	4638      	mov	r0, r7
 800d89a:	f7fe ff9f 	bl	800c7dc <_malloc_r>
 800d89e:	4680      	mov	r8, r0
 800d8a0:	b908      	cbnz	r0, 800d8a6 <_realloc_r+0x44>
 800d8a2:	4645      	mov	r5, r8
 800d8a4:	e7ec      	b.n	800d880 <_realloc_r+0x1e>
 800d8a6:	42b4      	cmp	r4, r6
 800d8a8:	4622      	mov	r2, r4
 800d8aa:	4629      	mov	r1, r5
 800d8ac:	bf28      	it	cs
 800d8ae:	4632      	movcs	r2, r6
 800d8b0:	f7fe f899 	bl	800b9e6 <memcpy>
 800d8b4:	4629      	mov	r1, r5
 800d8b6:	4638      	mov	r0, r7
 800d8b8:	f7fe ff1e 	bl	800c6f8 <_free_r>
 800d8bc:	e7f1      	b.n	800d8a2 <_realloc_r+0x40>

0800d8be <__ascii_wctomb>:
 800d8be:	4603      	mov	r3, r0
 800d8c0:	4608      	mov	r0, r1
 800d8c2:	b141      	cbz	r1, 800d8d6 <__ascii_wctomb+0x18>
 800d8c4:	2aff      	cmp	r2, #255	@ 0xff
 800d8c6:	d904      	bls.n	800d8d2 <__ascii_wctomb+0x14>
 800d8c8:	228a      	movs	r2, #138	@ 0x8a
 800d8ca:	f04f 30ff 	mov.w	r0, #4294967295
 800d8ce:	601a      	str	r2, [r3, #0]
 800d8d0:	4770      	bx	lr
 800d8d2:	2001      	movs	r0, #1
 800d8d4:	700a      	strb	r2, [r1, #0]
 800d8d6:	4770      	bx	lr

0800d8d8 <__swhatbuf_r>:
 800d8d8:	b570      	push	{r4, r5, r6, lr}
 800d8da:	460c      	mov	r4, r1
 800d8dc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d8e0:	4615      	mov	r5, r2
 800d8e2:	2900      	cmp	r1, #0
 800d8e4:	461e      	mov	r6, r3
 800d8e6:	b096      	sub	sp, #88	@ 0x58
 800d8e8:	da0c      	bge.n	800d904 <__swhatbuf_r+0x2c>
 800d8ea:	89a3      	ldrh	r3, [r4, #12]
 800d8ec:	2100      	movs	r1, #0
 800d8ee:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800d8f2:	bf14      	ite	ne
 800d8f4:	2340      	movne	r3, #64	@ 0x40
 800d8f6:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800d8fa:	2000      	movs	r0, #0
 800d8fc:	6031      	str	r1, [r6, #0]
 800d8fe:	602b      	str	r3, [r5, #0]
 800d900:	b016      	add	sp, #88	@ 0x58
 800d902:	bd70      	pop	{r4, r5, r6, pc}
 800d904:	466a      	mov	r2, sp
 800d906:	f000 f879 	bl	800d9fc <_fstat_r>
 800d90a:	2800      	cmp	r0, #0
 800d90c:	dbed      	blt.n	800d8ea <__swhatbuf_r+0x12>
 800d90e:	9901      	ldr	r1, [sp, #4]
 800d910:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800d914:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800d918:	4259      	negs	r1, r3
 800d91a:	4159      	adcs	r1, r3
 800d91c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800d920:	e7eb      	b.n	800d8fa <__swhatbuf_r+0x22>

0800d922 <__smakebuf_r>:
 800d922:	898b      	ldrh	r3, [r1, #12]
 800d924:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800d926:	079d      	lsls	r5, r3, #30
 800d928:	4606      	mov	r6, r0
 800d92a:	460c      	mov	r4, r1
 800d92c:	d507      	bpl.n	800d93e <__smakebuf_r+0x1c>
 800d92e:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800d932:	6023      	str	r3, [r4, #0]
 800d934:	6123      	str	r3, [r4, #16]
 800d936:	2301      	movs	r3, #1
 800d938:	6163      	str	r3, [r4, #20]
 800d93a:	b003      	add	sp, #12
 800d93c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800d93e:	466a      	mov	r2, sp
 800d940:	ab01      	add	r3, sp, #4
 800d942:	f7ff ffc9 	bl	800d8d8 <__swhatbuf_r>
 800d946:	9f00      	ldr	r7, [sp, #0]
 800d948:	4605      	mov	r5, r0
 800d94a:	4639      	mov	r1, r7
 800d94c:	4630      	mov	r0, r6
 800d94e:	f7fe ff45 	bl	800c7dc <_malloc_r>
 800d952:	b948      	cbnz	r0, 800d968 <__smakebuf_r+0x46>
 800d954:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d958:	059a      	lsls	r2, r3, #22
 800d95a:	d4ee      	bmi.n	800d93a <__smakebuf_r+0x18>
 800d95c:	f023 0303 	bic.w	r3, r3, #3
 800d960:	f043 0302 	orr.w	r3, r3, #2
 800d964:	81a3      	strh	r3, [r4, #12]
 800d966:	e7e2      	b.n	800d92e <__smakebuf_r+0xc>
 800d968:	89a3      	ldrh	r3, [r4, #12]
 800d96a:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800d96e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800d972:	81a3      	strh	r3, [r4, #12]
 800d974:	9b01      	ldr	r3, [sp, #4]
 800d976:	6020      	str	r0, [r4, #0]
 800d978:	b15b      	cbz	r3, 800d992 <__smakebuf_r+0x70>
 800d97a:	4630      	mov	r0, r6
 800d97c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800d980:	f000 f84e 	bl	800da20 <_isatty_r>
 800d984:	b128      	cbz	r0, 800d992 <__smakebuf_r+0x70>
 800d986:	89a3      	ldrh	r3, [r4, #12]
 800d988:	f023 0303 	bic.w	r3, r3, #3
 800d98c:	f043 0301 	orr.w	r3, r3, #1
 800d990:	81a3      	strh	r3, [r4, #12]
 800d992:	89a3      	ldrh	r3, [r4, #12]
 800d994:	431d      	orrs	r5, r3
 800d996:	81a5      	strh	r5, [r4, #12]
 800d998:	e7cf      	b.n	800d93a <__smakebuf_r+0x18>

0800d99a <_raise_r>:
 800d99a:	291f      	cmp	r1, #31
 800d99c:	b538      	push	{r3, r4, r5, lr}
 800d99e:	4605      	mov	r5, r0
 800d9a0:	460c      	mov	r4, r1
 800d9a2:	d904      	bls.n	800d9ae <_raise_r+0x14>
 800d9a4:	2316      	movs	r3, #22
 800d9a6:	6003      	str	r3, [r0, #0]
 800d9a8:	f04f 30ff 	mov.w	r0, #4294967295
 800d9ac:	bd38      	pop	{r3, r4, r5, pc}
 800d9ae:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800d9b0:	b112      	cbz	r2, 800d9b8 <_raise_r+0x1e>
 800d9b2:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800d9b6:	b94b      	cbnz	r3, 800d9cc <_raise_r+0x32>
 800d9b8:	4628      	mov	r0, r5
 800d9ba:	f000 f853 	bl	800da64 <_getpid_r>
 800d9be:	4622      	mov	r2, r4
 800d9c0:	4601      	mov	r1, r0
 800d9c2:	4628      	mov	r0, r5
 800d9c4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800d9c8:	f000 b83a 	b.w	800da40 <_kill_r>
 800d9cc:	2b01      	cmp	r3, #1
 800d9ce:	d00a      	beq.n	800d9e6 <_raise_r+0x4c>
 800d9d0:	1c59      	adds	r1, r3, #1
 800d9d2:	d103      	bne.n	800d9dc <_raise_r+0x42>
 800d9d4:	2316      	movs	r3, #22
 800d9d6:	6003      	str	r3, [r0, #0]
 800d9d8:	2001      	movs	r0, #1
 800d9da:	e7e7      	b.n	800d9ac <_raise_r+0x12>
 800d9dc:	2100      	movs	r1, #0
 800d9de:	4620      	mov	r0, r4
 800d9e0:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800d9e4:	4798      	blx	r3
 800d9e6:	2000      	movs	r0, #0
 800d9e8:	e7e0      	b.n	800d9ac <_raise_r+0x12>
	...

0800d9ec <raise>:
 800d9ec:	4b02      	ldr	r3, [pc, #8]	@ (800d9f8 <raise+0xc>)
 800d9ee:	4601      	mov	r1, r0
 800d9f0:	6818      	ldr	r0, [r3, #0]
 800d9f2:	f7ff bfd2 	b.w	800d99a <_raise_r>
 800d9f6:	bf00      	nop
 800d9f8:	20000684 	.word	0x20000684

0800d9fc <_fstat_r>:
 800d9fc:	b538      	push	{r3, r4, r5, lr}
 800d9fe:	2300      	movs	r3, #0
 800da00:	4d06      	ldr	r5, [pc, #24]	@ (800da1c <_fstat_r+0x20>)
 800da02:	4604      	mov	r4, r0
 800da04:	4608      	mov	r0, r1
 800da06:	4611      	mov	r1, r2
 800da08:	602b      	str	r3, [r5, #0]
 800da0a:	f7f4 f989 	bl	8001d20 <_fstat>
 800da0e:	1c43      	adds	r3, r0, #1
 800da10:	d102      	bne.n	800da18 <_fstat_r+0x1c>
 800da12:	682b      	ldr	r3, [r5, #0]
 800da14:	b103      	cbz	r3, 800da18 <_fstat_r+0x1c>
 800da16:	6023      	str	r3, [r4, #0]
 800da18:	bd38      	pop	{r3, r4, r5, pc}
 800da1a:	bf00      	nop
 800da1c:	20000e04 	.word	0x20000e04

0800da20 <_isatty_r>:
 800da20:	b538      	push	{r3, r4, r5, lr}
 800da22:	2300      	movs	r3, #0
 800da24:	4d05      	ldr	r5, [pc, #20]	@ (800da3c <_isatty_r+0x1c>)
 800da26:	4604      	mov	r4, r0
 800da28:	4608      	mov	r0, r1
 800da2a:	602b      	str	r3, [r5, #0]
 800da2c:	f7f4 f987 	bl	8001d3e <_isatty>
 800da30:	1c43      	adds	r3, r0, #1
 800da32:	d102      	bne.n	800da3a <_isatty_r+0x1a>
 800da34:	682b      	ldr	r3, [r5, #0]
 800da36:	b103      	cbz	r3, 800da3a <_isatty_r+0x1a>
 800da38:	6023      	str	r3, [r4, #0]
 800da3a:	bd38      	pop	{r3, r4, r5, pc}
 800da3c:	20000e04 	.word	0x20000e04

0800da40 <_kill_r>:
 800da40:	b538      	push	{r3, r4, r5, lr}
 800da42:	2300      	movs	r3, #0
 800da44:	4d06      	ldr	r5, [pc, #24]	@ (800da60 <_kill_r+0x20>)
 800da46:	4604      	mov	r4, r0
 800da48:	4608      	mov	r0, r1
 800da4a:	4611      	mov	r1, r2
 800da4c:	602b      	str	r3, [r5, #0]
 800da4e:	f7f4 f908 	bl	8001c62 <_kill>
 800da52:	1c43      	adds	r3, r0, #1
 800da54:	d102      	bne.n	800da5c <_kill_r+0x1c>
 800da56:	682b      	ldr	r3, [r5, #0]
 800da58:	b103      	cbz	r3, 800da5c <_kill_r+0x1c>
 800da5a:	6023      	str	r3, [r4, #0]
 800da5c:	bd38      	pop	{r3, r4, r5, pc}
 800da5e:	bf00      	nop
 800da60:	20000e04 	.word	0x20000e04

0800da64 <_getpid_r>:
 800da64:	f7f4 b8f6 	b.w	8001c54 <_getpid>

0800da68 <_malloc_usable_size_r>:
 800da68:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800da6c:	1f18      	subs	r0, r3, #4
 800da6e:	2b00      	cmp	r3, #0
 800da70:	bfbc      	itt	lt
 800da72:	580b      	ldrlt	r3, [r1, r0]
 800da74:	18c0      	addlt	r0, r0, r3
 800da76:	4770      	bx	lr

0800da78 <log>:
 800da78:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800da7a:	4604      	mov	r4, r0
 800da7c:	460d      	mov	r5, r1
 800da7e:	f000 f833 	bl	800dae8 <__ieee754_log>
 800da82:	4622      	mov	r2, r4
 800da84:	4606      	mov	r6, r0
 800da86:	460f      	mov	r7, r1
 800da88:	462b      	mov	r3, r5
 800da8a:	4620      	mov	r0, r4
 800da8c:	4629      	mov	r1, r5
 800da8e:	f7f3 f833 	bl	8000af8 <__aeabi_dcmpun>
 800da92:	b998      	cbnz	r0, 800dabc <log+0x44>
 800da94:	2200      	movs	r2, #0
 800da96:	2300      	movs	r3, #0
 800da98:	4620      	mov	r0, r4
 800da9a:	4629      	mov	r1, r5
 800da9c:	f7f3 f822 	bl	8000ae4 <__aeabi_dcmpgt>
 800daa0:	b960      	cbnz	r0, 800dabc <log+0x44>
 800daa2:	2200      	movs	r2, #0
 800daa4:	2300      	movs	r3, #0
 800daa6:	4620      	mov	r0, r4
 800daa8:	4629      	mov	r1, r5
 800daaa:	f7f2 fff3 	bl	8000a94 <__aeabi_dcmpeq>
 800daae:	b140      	cbz	r0, 800dac2 <log+0x4a>
 800dab0:	f7fd ff5e 	bl	800b970 <__errno>
 800dab4:	2322      	movs	r3, #34	@ 0x22
 800dab6:	2600      	movs	r6, #0
 800dab8:	4f06      	ldr	r7, [pc, #24]	@ (800dad4 <log+0x5c>)
 800daba:	6003      	str	r3, [r0, #0]
 800dabc:	4630      	mov	r0, r6
 800dabe:	4639      	mov	r1, r7
 800dac0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800dac2:	f7fd ff55 	bl	800b970 <__errno>
 800dac6:	2321      	movs	r3, #33	@ 0x21
 800dac8:	6003      	str	r3, [r0, #0]
 800daca:	4803      	ldr	r0, [pc, #12]	@ (800dad8 <log+0x60>)
 800dacc:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800dad0:	f000 b804 	b.w	800dadc <nan>
 800dad4:	fff00000 	.word	0xfff00000
 800dad8:	0800e617 	.word	0x0800e617

0800dadc <nan>:
 800dadc:	2000      	movs	r0, #0
 800dade:	4901      	ldr	r1, [pc, #4]	@ (800dae4 <nan+0x8>)
 800dae0:	4770      	bx	lr
 800dae2:	bf00      	nop
 800dae4:	7ff80000 	.word	0x7ff80000

0800dae8 <__ieee754_log>:
 800dae8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800daec:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 800daf0:	4602      	mov	r2, r0
 800daf2:	460b      	mov	r3, r1
 800daf4:	460d      	mov	r5, r1
 800daf6:	b087      	sub	sp, #28
 800daf8:	da24      	bge.n	800db44 <__ieee754_log+0x5c>
 800dafa:	f021 4400 	bic.w	r4, r1, #2147483648	@ 0x80000000
 800dafe:	4304      	orrs	r4, r0
 800db00:	d108      	bne.n	800db14 <__ieee754_log+0x2c>
 800db02:	2200      	movs	r2, #0
 800db04:	2300      	movs	r3, #0
 800db06:	2000      	movs	r0, #0
 800db08:	49cb      	ldr	r1, [pc, #812]	@ (800de38 <__ieee754_log+0x350>)
 800db0a:	f7f2 fe85 	bl	8000818 <__aeabi_ddiv>
 800db0e:	b007      	add	sp, #28
 800db10:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800db14:	2900      	cmp	r1, #0
 800db16:	da04      	bge.n	800db22 <__ieee754_log+0x3a>
 800db18:	f7f2 fb9c 	bl	8000254 <__aeabi_dsub>
 800db1c:	2200      	movs	r2, #0
 800db1e:	2300      	movs	r3, #0
 800db20:	e7f3      	b.n	800db0a <__ieee754_log+0x22>
 800db22:	2200      	movs	r2, #0
 800db24:	4bc5      	ldr	r3, [pc, #788]	@ (800de3c <__ieee754_log+0x354>)
 800db26:	f7f2 fd4d 	bl	80005c4 <__aeabi_dmul>
 800db2a:	460b      	mov	r3, r1
 800db2c:	460d      	mov	r5, r1
 800db2e:	4602      	mov	r2, r0
 800db30:	f06f 0135 	mvn.w	r1, #53	@ 0x35
 800db34:	48c2      	ldr	r0, [pc, #776]	@ (800de40 <__ieee754_log+0x358>)
 800db36:	4285      	cmp	r5, r0
 800db38:	dd06      	ble.n	800db48 <__ieee754_log+0x60>
 800db3a:	4610      	mov	r0, r2
 800db3c:	4619      	mov	r1, r3
 800db3e:	f7f2 fb8b 	bl	8000258 <__adddf3>
 800db42:	e7e4      	b.n	800db0e <__ieee754_log+0x26>
 800db44:	2100      	movs	r1, #0
 800db46:	e7f5      	b.n	800db34 <__ieee754_log+0x4c>
 800db48:	152c      	asrs	r4, r5, #20
 800db4a:	f2a4 34ff 	subw	r4, r4, #1023	@ 0x3ff
 800db4e:	f3c5 0513 	ubfx	r5, r5, #0, #20
 800db52:	440c      	add	r4, r1
 800db54:	f505 2115 	add.w	r1, r5, #610304	@ 0x95000
 800db58:	f601 7164 	addw	r1, r1, #3940	@ 0xf64
 800db5c:	f401 1680 	and.w	r6, r1, #1048576	@ 0x100000
 800db60:	f086 517f 	eor.w	r1, r6, #1069547520	@ 0x3fc00000
 800db64:	f481 1140 	eor.w	r1, r1, #3145728	@ 0x300000
 800db68:	ea41 0305 	orr.w	r3, r1, r5
 800db6c:	4610      	mov	r0, r2
 800db6e:	4619      	mov	r1, r3
 800db70:	2200      	movs	r2, #0
 800db72:	4bb4      	ldr	r3, [pc, #720]	@ (800de44 <__ieee754_log+0x35c>)
 800db74:	f7f2 fb6e 	bl	8000254 <__aeabi_dsub>
 800db78:	1cab      	adds	r3, r5, #2
 800db7a:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800db7e:	2b02      	cmp	r3, #2
 800db80:	4682      	mov	sl, r0
 800db82:	468b      	mov	fp, r1
 800db84:	f04f 0200 	mov.w	r2, #0
 800db88:	eb04 5416 	add.w	r4, r4, r6, lsr #20
 800db8c:	dc53      	bgt.n	800dc36 <__ieee754_log+0x14e>
 800db8e:	2300      	movs	r3, #0
 800db90:	f7f2 ff80 	bl	8000a94 <__aeabi_dcmpeq>
 800db94:	b1d0      	cbz	r0, 800dbcc <__ieee754_log+0xe4>
 800db96:	2c00      	cmp	r4, #0
 800db98:	f000 8120 	beq.w	800dddc <__ieee754_log+0x2f4>
 800db9c:	4620      	mov	r0, r4
 800db9e:	f7f2 fca7 	bl	80004f0 <__aeabi_i2d>
 800dba2:	a391      	add	r3, pc, #580	@ (adr r3, 800dde8 <__ieee754_log+0x300>)
 800dba4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dba8:	4606      	mov	r6, r0
 800dbaa:	460f      	mov	r7, r1
 800dbac:	f7f2 fd0a 	bl	80005c4 <__aeabi_dmul>
 800dbb0:	a38f      	add	r3, pc, #572	@ (adr r3, 800ddf0 <__ieee754_log+0x308>)
 800dbb2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dbb6:	4604      	mov	r4, r0
 800dbb8:	460d      	mov	r5, r1
 800dbba:	4630      	mov	r0, r6
 800dbbc:	4639      	mov	r1, r7
 800dbbe:	f7f2 fd01 	bl	80005c4 <__aeabi_dmul>
 800dbc2:	4602      	mov	r2, r0
 800dbc4:	460b      	mov	r3, r1
 800dbc6:	4620      	mov	r0, r4
 800dbc8:	4629      	mov	r1, r5
 800dbca:	e7b8      	b.n	800db3e <__ieee754_log+0x56>
 800dbcc:	a38a      	add	r3, pc, #552	@ (adr r3, 800ddf8 <__ieee754_log+0x310>)
 800dbce:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dbd2:	4650      	mov	r0, sl
 800dbd4:	4659      	mov	r1, fp
 800dbd6:	f7f2 fcf5 	bl	80005c4 <__aeabi_dmul>
 800dbda:	4602      	mov	r2, r0
 800dbdc:	460b      	mov	r3, r1
 800dbde:	2000      	movs	r0, #0
 800dbe0:	4999      	ldr	r1, [pc, #612]	@ (800de48 <__ieee754_log+0x360>)
 800dbe2:	f7f2 fb37 	bl	8000254 <__aeabi_dsub>
 800dbe6:	4652      	mov	r2, sl
 800dbe8:	4606      	mov	r6, r0
 800dbea:	460f      	mov	r7, r1
 800dbec:	465b      	mov	r3, fp
 800dbee:	4650      	mov	r0, sl
 800dbf0:	4659      	mov	r1, fp
 800dbf2:	f7f2 fce7 	bl	80005c4 <__aeabi_dmul>
 800dbf6:	4602      	mov	r2, r0
 800dbf8:	460b      	mov	r3, r1
 800dbfa:	4630      	mov	r0, r6
 800dbfc:	4639      	mov	r1, r7
 800dbfe:	f7f2 fce1 	bl	80005c4 <__aeabi_dmul>
 800dc02:	4606      	mov	r6, r0
 800dc04:	460f      	mov	r7, r1
 800dc06:	b914      	cbnz	r4, 800dc0e <__ieee754_log+0x126>
 800dc08:	4632      	mov	r2, r6
 800dc0a:	463b      	mov	r3, r7
 800dc0c:	e0a0      	b.n	800dd50 <__ieee754_log+0x268>
 800dc0e:	4620      	mov	r0, r4
 800dc10:	f7f2 fc6e 	bl	80004f0 <__aeabi_i2d>
 800dc14:	a374      	add	r3, pc, #464	@ (adr r3, 800dde8 <__ieee754_log+0x300>)
 800dc16:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dc1a:	4680      	mov	r8, r0
 800dc1c:	4689      	mov	r9, r1
 800dc1e:	f7f2 fcd1 	bl	80005c4 <__aeabi_dmul>
 800dc22:	a373      	add	r3, pc, #460	@ (adr r3, 800ddf0 <__ieee754_log+0x308>)
 800dc24:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dc28:	4604      	mov	r4, r0
 800dc2a:	460d      	mov	r5, r1
 800dc2c:	4640      	mov	r0, r8
 800dc2e:	4649      	mov	r1, r9
 800dc30:	f7f2 fcc8 	bl	80005c4 <__aeabi_dmul>
 800dc34:	e0a5      	b.n	800dd82 <__ieee754_log+0x29a>
 800dc36:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800dc3a:	f7f2 fb0d 	bl	8000258 <__adddf3>
 800dc3e:	4602      	mov	r2, r0
 800dc40:	460b      	mov	r3, r1
 800dc42:	4650      	mov	r0, sl
 800dc44:	4659      	mov	r1, fp
 800dc46:	f7f2 fde7 	bl	8000818 <__aeabi_ddiv>
 800dc4a:	e9cd 0100 	strd	r0, r1, [sp]
 800dc4e:	4620      	mov	r0, r4
 800dc50:	f7f2 fc4e 	bl	80004f0 <__aeabi_i2d>
 800dc54:	e9dd 2300 	ldrd	r2, r3, [sp]
 800dc58:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800dc5c:	4610      	mov	r0, r2
 800dc5e:	4619      	mov	r1, r3
 800dc60:	f7f2 fcb0 	bl	80005c4 <__aeabi_dmul>
 800dc64:	4602      	mov	r2, r0
 800dc66:	460b      	mov	r3, r1
 800dc68:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800dc6c:	f7f2 fcaa 	bl	80005c4 <__aeabi_dmul>
 800dc70:	a363      	add	r3, pc, #396	@ (adr r3, 800de00 <__ieee754_log+0x318>)
 800dc72:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dc76:	4680      	mov	r8, r0
 800dc78:	4689      	mov	r9, r1
 800dc7a:	f7f2 fca3 	bl	80005c4 <__aeabi_dmul>
 800dc7e:	a362      	add	r3, pc, #392	@ (adr r3, 800de08 <__ieee754_log+0x320>)
 800dc80:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dc84:	f7f2 fae8 	bl	8000258 <__adddf3>
 800dc88:	4642      	mov	r2, r8
 800dc8a:	464b      	mov	r3, r9
 800dc8c:	f7f2 fc9a 	bl	80005c4 <__aeabi_dmul>
 800dc90:	a35f      	add	r3, pc, #380	@ (adr r3, 800de10 <__ieee754_log+0x328>)
 800dc92:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dc96:	f7f2 fadf 	bl	8000258 <__adddf3>
 800dc9a:	4642      	mov	r2, r8
 800dc9c:	464b      	mov	r3, r9
 800dc9e:	f7f2 fc91 	bl	80005c4 <__aeabi_dmul>
 800dca2:	a35d      	add	r3, pc, #372	@ (adr r3, 800de18 <__ieee754_log+0x330>)
 800dca4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dca8:	f7f2 fad6 	bl	8000258 <__adddf3>
 800dcac:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800dcb0:	f7f2 fc88 	bl	80005c4 <__aeabi_dmul>
 800dcb4:	a35a      	add	r3, pc, #360	@ (adr r3, 800de20 <__ieee754_log+0x338>)
 800dcb6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dcba:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800dcbe:	4640      	mov	r0, r8
 800dcc0:	4649      	mov	r1, r9
 800dcc2:	f7f2 fc7f 	bl	80005c4 <__aeabi_dmul>
 800dcc6:	a358      	add	r3, pc, #352	@ (adr r3, 800de28 <__ieee754_log+0x340>)
 800dcc8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dccc:	f7f2 fac4 	bl	8000258 <__adddf3>
 800dcd0:	4642      	mov	r2, r8
 800dcd2:	464b      	mov	r3, r9
 800dcd4:	f7f2 fc76 	bl	80005c4 <__aeabi_dmul>
 800dcd8:	a355      	add	r3, pc, #340	@ (adr r3, 800de30 <__ieee754_log+0x348>)
 800dcda:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dcde:	f7f2 fabb 	bl	8000258 <__adddf3>
 800dce2:	4642      	mov	r2, r8
 800dce4:	464b      	mov	r3, r9
 800dce6:	f7f2 fc6d 	bl	80005c4 <__aeabi_dmul>
 800dcea:	4602      	mov	r2, r0
 800dcec:	460b      	mov	r3, r1
 800dcee:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800dcf2:	f7f2 fab1 	bl	8000258 <__adddf3>
 800dcf6:	f5a5 26c2 	sub.w	r6, r5, #397312	@ 0x61000
 800dcfa:	f5c5 25d7 	rsb	r5, r5, #440320	@ 0x6b800
 800dcfe:	f2a6 467a 	subw	r6, r6, #1146	@ 0x47a
 800dd02:	3551      	adds	r5, #81	@ 0x51
 800dd04:	4335      	orrs	r5, r6
 800dd06:	2d00      	cmp	r5, #0
 800dd08:	4680      	mov	r8, r0
 800dd0a:	4689      	mov	r9, r1
 800dd0c:	dd48      	ble.n	800dda0 <__ieee754_log+0x2b8>
 800dd0e:	2200      	movs	r2, #0
 800dd10:	4b4d      	ldr	r3, [pc, #308]	@ (800de48 <__ieee754_log+0x360>)
 800dd12:	4650      	mov	r0, sl
 800dd14:	4659      	mov	r1, fp
 800dd16:	f7f2 fc55 	bl	80005c4 <__aeabi_dmul>
 800dd1a:	4652      	mov	r2, sl
 800dd1c:	465b      	mov	r3, fp
 800dd1e:	f7f2 fc51 	bl	80005c4 <__aeabi_dmul>
 800dd22:	4602      	mov	r2, r0
 800dd24:	460b      	mov	r3, r1
 800dd26:	4606      	mov	r6, r0
 800dd28:	460f      	mov	r7, r1
 800dd2a:	4640      	mov	r0, r8
 800dd2c:	4649      	mov	r1, r9
 800dd2e:	f7f2 fa93 	bl	8000258 <__adddf3>
 800dd32:	e9dd 2300 	ldrd	r2, r3, [sp]
 800dd36:	f7f2 fc45 	bl	80005c4 <__aeabi_dmul>
 800dd3a:	4680      	mov	r8, r0
 800dd3c:	4689      	mov	r9, r1
 800dd3e:	b964      	cbnz	r4, 800dd5a <__ieee754_log+0x272>
 800dd40:	4602      	mov	r2, r0
 800dd42:	460b      	mov	r3, r1
 800dd44:	4630      	mov	r0, r6
 800dd46:	4639      	mov	r1, r7
 800dd48:	f7f2 fa84 	bl	8000254 <__aeabi_dsub>
 800dd4c:	4602      	mov	r2, r0
 800dd4e:	460b      	mov	r3, r1
 800dd50:	4650      	mov	r0, sl
 800dd52:	4659      	mov	r1, fp
 800dd54:	f7f2 fa7e 	bl	8000254 <__aeabi_dsub>
 800dd58:	e6d9      	b.n	800db0e <__ieee754_log+0x26>
 800dd5a:	a323      	add	r3, pc, #140	@ (adr r3, 800dde8 <__ieee754_log+0x300>)
 800dd5c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dd60:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800dd64:	f7f2 fc2e 	bl	80005c4 <__aeabi_dmul>
 800dd68:	a321      	add	r3, pc, #132	@ (adr r3, 800ddf0 <__ieee754_log+0x308>)
 800dd6a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dd6e:	4604      	mov	r4, r0
 800dd70:	460d      	mov	r5, r1
 800dd72:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800dd76:	f7f2 fc25 	bl	80005c4 <__aeabi_dmul>
 800dd7a:	4642      	mov	r2, r8
 800dd7c:	464b      	mov	r3, r9
 800dd7e:	f7f2 fa6b 	bl	8000258 <__adddf3>
 800dd82:	4602      	mov	r2, r0
 800dd84:	460b      	mov	r3, r1
 800dd86:	4630      	mov	r0, r6
 800dd88:	4639      	mov	r1, r7
 800dd8a:	f7f2 fa63 	bl	8000254 <__aeabi_dsub>
 800dd8e:	4652      	mov	r2, sl
 800dd90:	465b      	mov	r3, fp
 800dd92:	f7f2 fa5f 	bl	8000254 <__aeabi_dsub>
 800dd96:	4602      	mov	r2, r0
 800dd98:	460b      	mov	r3, r1
 800dd9a:	4620      	mov	r0, r4
 800dd9c:	4629      	mov	r1, r5
 800dd9e:	e7d9      	b.n	800dd54 <__ieee754_log+0x26c>
 800dda0:	4602      	mov	r2, r0
 800dda2:	460b      	mov	r3, r1
 800dda4:	4650      	mov	r0, sl
 800dda6:	4659      	mov	r1, fp
 800dda8:	f7f2 fa54 	bl	8000254 <__aeabi_dsub>
 800ddac:	e9dd 2300 	ldrd	r2, r3, [sp]
 800ddb0:	f7f2 fc08 	bl	80005c4 <__aeabi_dmul>
 800ddb4:	4606      	mov	r6, r0
 800ddb6:	460f      	mov	r7, r1
 800ddb8:	2c00      	cmp	r4, #0
 800ddba:	f43f af25 	beq.w	800dc08 <__ieee754_log+0x120>
 800ddbe:	a30a      	add	r3, pc, #40	@ (adr r3, 800dde8 <__ieee754_log+0x300>)
 800ddc0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ddc4:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800ddc8:	f7f2 fbfc 	bl	80005c4 <__aeabi_dmul>
 800ddcc:	a308      	add	r3, pc, #32	@ (adr r3, 800ddf0 <__ieee754_log+0x308>)
 800ddce:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ddd2:	4604      	mov	r4, r0
 800ddd4:	460d      	mov	r5, r1
 800ddd6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800ddda:	e729      	b.n	800dc30 <__ieee754_log+0x148>
 800dddc:	2000      	movs	r0, #0
 800ddde:	2100      	movs	r1, #0
 800dde0:	e695      	b.n	800db0e <__ieee754_log+0x26>
 800dde2:	bf00      	nop
 800dde4:	f3af 8000 	nop.w
 800dde8:	fee00000 	.word	0xfee00000
 800ddec:	3fe62e42 	.word	0x3fe62e42
 800ddf0:	35793c76 	.word	0x35793c76
 800ddf4:	3dea39ef 	.word	0x3dea39ef
 800ddf8:	55555555 	.word	0x55555555
 800ddfc:	3fd55555 	.word	0x3fd55555
 800de00:	df3e5244 	.word	0xdf3e5244
 800de04:	3fc2f112 	.word	0x3fc2f112
 800de08:	96cb03de 	.word	0x96cb03de
 800de0c:	3fc74664 	.word	0x3fc74664
 800de10:	94229359 	.word	0x94229359
 800de14:	3fd24924 	.word	0x3fd24924
 800de18:	55555593 	.word	0x55555593
 800de1c:	3fe55555 	.word	0x3fe55555
 800de20:	d078c69f 	.word	0xd078c69f
 800de24:	3fc39a09 	.word	0x3fc39a09
 800de28:	1d8e78af 	.word	0x1d8e78af
 800de2c:	3fcc71c5 	.word	0x3fcc71c5
 800de30:	9997fa04 	.word	0x9997fa04
 800de34:	3fd99999 	.word	0x3fd99999
 800de38:	c3500000 	.word	0xc3500000
 800de3c:	43500000 	.word	0x43500000
 800de40:	7fefffff 	.word	0x7fefffff
 800de44:	3ff00000 	.word	0x3ff00000
 800de48:	3fe00000 	.word	0x3fe00000

0800de4c <_init>:
 800de4c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800de4e:	bf00      	nop
 800de50:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800de52:	bc08      	pop	{r3}
 800de54:	469e      	mov	lr, r3
 800de56:	4770      	bx	lr

0800de58 <_fini>:
 800de58:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800de5a:	bf00      	nop
 800de5c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800de5e:	bc08      	pop	{r3}
 800de60:	469e      	mov	lr, r3
 800de62:	4770      	bx	lr
