Release 10.1.03 - xst K.39 (lin64)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
--> 
PMSPEC -- Overriding Xilinx file </softwares/Linux/xilinx/10.1/EDK/virtex5/data/virtex5.acd> with local file </softwares/Linux/xilinx/10.1/ISE/virtex5/data/virtex5.acd>

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
     9.1) Device utilization summary
     9.2) Partition Resource Summary
     9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input Format                       : MIXED
Input File Name                    : "microblaze_0_wrapper_xst.prj"

---- Target Parameters
Target Device                      : xc5vlx110tff1136-1
Output File Name                   : "../implementation/microblaze_0_wrapper.ngc"

---- Source Options
Top Module Name                    : microblaze_0_wrapper

---- Target Options
Add IO Buffers                     : NO

---- General Options
Optimization Goal                  : speed
Netlist Hierarchy                  : as_optimized
Optimization Effort                : 1
Hierarchy Separator                : /

---- Other Options
Cores Search Directories           : {../implementation/microblaze_0_wrapper}

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "/softwares/Linux/xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/microblaze_types_pkg.vhd" in Library microblaze_v7_10_d.
Package <MicroBlaze_Types> compiled.
Compiling vhdl file "/softwares/Linux/xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/microblaze_types_pkg_body.vhd" in Library microblaze_v7_10_d.
Package body <MicroBlaze_Types> compiled.
Compiling vhdl file "/softwares/Linux/xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/microblaze_isa_be_pkg.vhd" in Library microblaze_v7_10_d.
Package <MicroBlaze_ISA> compiled.
Compiling vhdl file "/softwares/Linux/xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/carry_and.vhd" in Library microblaze_v7_10_d.
Entity <carry_and> compiled.
Entity <carry_and> (Architecture <IMP>) compiled.
Compiling vhdl file "/softwares/Linux/xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/dsp_module.vhd" in Library microblaze_v7_10_d.
Entity <dsp_module> compiled.
Entity <dsp_module> (Architecture <IMP>) compiled.
Compiling vhdl file "/softwares/Linux/xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/find_first_bit.vhd" in Library microblaze_v7_10_d.
Entity <find_first_bit> compiled.
Entity <find_first_bit> (Architecture <IMP>) compiled.
Compiling vhdl file "/softwares/Linux/xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/mmu_types_pkg.vhd" in Library microblaze_v7_10_d.
Package <MMU_Types> compiled.
Compiling vhdl file "/softwares/Linux/xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/carry_compare_mask.vhd" in Library microblaze_v7_10_d.
Entity <carry_compare_mask> compiled.
Entity <carry_compare_mask> (Architecture <IMP>) compiled.
Compiling vhdl file "/softwares/Linux/xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/carry_compare.vhd" in Library microblaze_v7_10_d.
Entity <carry_compare> compiled.
Entity <carry_compare> (Architecture <IMP>) compiled.
Compiling vhdl file "/softwares/Linux/xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/mmu_utlb_ram.vhd" in Library microblaze_v7_10_d.
Entity <MMU_UTLB_RAM> compiled.
Entity <MMU_UTLB_RAM> (Architecture <IMP>) compiled.
Compiling vhdl file "/softwares/Linux/xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/carry_compare_const.vhd" in Library microblaze_v7_10_d.
Entity <carry_compare_const> compiled.
Entity <carry_compare_const> (Architecture <IMP>) compiled.
Compiling vhdl file "/softwares/Linux/xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/fpu_addsub.vhd" in Library microblaze_v7_10_d.
Entity <FPU_ADDSUB> compiled.
Entity <FPU_ADDSUB> (Architecture <IMP>) compiled.
Compiling vhdl file "/softwares/Linux/xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/fpu_mul.vhd" in Library microblaze_v7_10_d.
Entity <FPU_MUL> compiled.
Entity <FPU_MUL> (Architecture <IMP>) compiled.
Compiling vhdl file "/softwares/Linux/xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/fpu_div.vhd" in Library microblaze_v7_10_d.
Entity <FPU_DIV> compiled.
Entity <FPU_DIV> (Architecture <IMP>) compiled.
Compiling vhdl file "/softwares/Linux/xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/fpu_sqrt.vhd" in Library microblaze_v7_10_d.
Entity <fpu_sqrt> compiled.
Entity <fpu_sqrt> (Architecture <IMP>) compiled.
Compiling vhdl file "/softwares/Linux/xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/fpu_conv.vhd" in Library microblaze_v7_10_d.
Entity <fpu_conv> compiled.
Entity <fpu_conv> (Architecture <IMP>) compiled.
Compiling vhdl file "/softwares/Linux/xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/wb_mux_bit_gti.vhd" in Library microblaze_v7_10_d.
Entity <WB_Mux_Bit> compiled.
Entity <WB_Mux_Bit> (Architecture <IMP>) compiled.
Compiling vhdl file "/softwares/Linux/xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/carry_equal.vhd" in Library microblaze_v7_10_d.
Entity <carry_equal> compiled.
Entity <carry_equal> (Architecture <IMP>) compiled.
Compiling vhdl file "/softwares/Linux/xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/alu_bit.vhd" in Library microblaze_v7_10_d.
Entity <ALU_Bit> compiled.
Entity <ALU_Bit> (Architecture <IMP>) compiled.
Compiling vhdl file "/softwares/Linux/xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/mux4.vhd" in Library microblaze_v7_10_d.
Entity <mux4> compiled.
Entity <mux4> (Architecture <IMP>) compiled.
Compiling vhdl file "/softwares/Linux/xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/pc_bit.vhd" in Library microblaze_v7_10_d.
Entity <PC_Bit> compiled.
Entity <PC_Bit> (Architecture <IMP>) compiled.
Compiling vhdl file "/softwares/Linux/xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/msr_reg_bit.vhd" in Library microblaze_v7_10_d.
Entity <MSR_Reg_Bit> compiled.
Entity <MSR_Reg_Bit> (Architecture <IMP>) compiled.
Compiling vhdl file "/softwares/Linux/xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/result_mux_bit.vhd" in Library microblaze_v7_10_d.
Entity <Result_Mux_Bit> compiled.
Entity <Result_Mux_Bit> (Architecture <IMP>) compiled.
Compiling vhdl file "/softwares/Linux/xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/shift_logic_bit.vhd" in Library microblaze_v7_10_d.
Entity <Shift_Logic_Bit> compiled.
Entity <Shift_Logic_Bit> (Architecture <IMP>) compiled.
Compiling vhdl file "/softwares/Linux/xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/operand_select_bit.vhd" in Library microblaze_v7_10_d.
Entity <Operand_Select_Bit> compiled.
Entity <Operand_Select_Bit> (Architecture <IMP>) compiled.
Compiling vhdl file "/softwares/Linux/xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/register_file_bit.vhd" in Library microblaze_v7_10_d.
Entity <Register_File_Bit> compiled.
Entity <Register_File_Bit> (Architecture <IMP>) compiled.
Compiling vhdl file "/softwares/Linux/xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/mmu_utlb.vhd" in Library microblaze_v7_10_d.
Entity <MMU_UTLB> compiled.
Entity <MMU_UTLB> (Architecture <IMP>) compiled.
Compiling vhdl file "/softwares/Linux/xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/mmu_tlb.vhd" in Library microblaze_v7_10_d.
Entity <MMU_TLB> compiled.
Entity <MMU_TLB> (Architecture <IMP>) compiled.
Compiling vhdl file "/softwares/Linux/xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/address_hit.vhd" in Library microblaze_v7_10_d.
Entity <address_hit> compiled.
Entity <address_hit> (Architecture <IMP>) compiled.
Compiling vhdl file "/softwares/Linux/xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/address_data_hit.vhd" in Library microblaze_v7_10_d.
Entity <address_data_hit> compiled.
Entity <address_data_hit> (Architecture <IMP>) compiled.
Compiling vhdl file "/softwares/Linux/xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/comparator.vhd" in Library microblaze_v7_10_d.
Entity <comparator> compiled.
Entity <comparator> (Architecture <IMP>) compiled.
Compiling vhdl file "/softwares/Linux/xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/carry_or.vhd" in Library microblaze_v7_10_d.
Entity <carry_or> compiled.
Entity <carry_or> (Architecture <IMP>) compiled.
Compiling vhdl file "/softwares/Linux/xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/ram_module.vhd" in Library microblaze_v7_10_d.
Entity <RAM_Module> compiled.
Entity <RAM_Module> (Architecture <IMP>) compiled.
Compiling vhdl file "/softwares/Linux/xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/register_file_gti.vhd" in Library microblaze_v7_10_d.
Entity <Register_File_gti> compiled.
Entity <Register_File_gti> (Architecture <IMP>) compiled.
Compiling vhdl file "/softwares/Linux/xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/operand_select_gti.vhd" in Library microblaze_v7_10_d.
Entity <Operand_Select_gti> compiled.
Entity <Operand_Select_gti> (Architecture <IMP>) compiled.
Compiling vhdl file "/softwares/Linux/xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/alu.vhd" in Library microblaze_v7_10_d.
Entity <ALU> compiled.
Entity <ALU> (Architecture <IMP>) compiled.
Compiling vhdl file "/softwares/Linux/xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/shift_logic_gti.vhd" in Library microblaze_v7_10_d.
Entity <Shift_Logic_Module_gti> compiled.
Entity <Shift_Logic_Module_gti> (Architecture <IMP>) compiled.
Compiling vhdl file "/softwares/Linux/xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/mul_unit.vhd" in Library microblaze_v7_10_d.
Entity <mul_unit> compiled.
Entity <mul_unit> (Architecture <IMP>) compiled.
Compiling vhdl file "/softwares/Linux/xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/barrel_shifter_gti.vhd" in Library microblaze_v7_10_d.
Entity <Barrel_Shifter_gti> compiled.
Entity <Barrel_Shifter_gti> (Architecture <IMP>) compiled.
Compiling vhdl file "/softwares/Linux/xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/wb_mux_gti.vhd" in Library microblaze_v7_10_d.
Entity <WB_Mux> compiled.
Entity <WB_Mux> (Architecture <IMP>) compiled.
Compiling vhdl file "/softwares/Linux/xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/zero_detect_gti.vhd" in Library microblaze_v7_10_d.
Entity <Zero_Detect_gti> compiled.
Entity <Zero_Detect_gti> (Architecture <IMP>) compiled.
Compiling vhdl file "/softwares/Linux/xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/byte_doublet_handle_gti.vhd" in Library microblaze_v7_10_d.
Entity <Byte_Doublet_Handle_gti> compiled.
Entity <Byte_Doublet_Handle_gti> (Architecture <IMP>) compiled.
Compiling vhdl file "/softwares/Linux/xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/data_flow_logic_gti.vhd" in Library microblaze_v7_10_d.
Entity <Data_Flow_Logic> compiled.
Entity <Data_Flow_Logic> (Architecture <IMP>) compiled.
Compiling vhdl file "/softwares/Linux/xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/msr_reg_gti.vhd" in Library microblaze_v7_10_d.
Entity <msr_reg_gti> compiled.
Entity <msr_reg_gti> (Architecture <msr_reg>) compiled.
Compiling vhdl file "/softwares/Linux/xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/exception_registers_gti.vhd" in Library microblaze_v7_10_d.
Entity <exception_registers_gti> compiled.
Entity <exception_registers_gti> (Architecture <IMP>) compiled.
Compiling vhdl file "/softwares/Linux/xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/div_unit_gti.vhd" in Library microblaze_v7_10_d.
Entity <Div_unit_gti> compiled.
Entity <Div_unit_gti> (Architecture <IMP>) compiled.
Compiling vhdl file "/softwares/Linux/xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/fpu.vhd" in Library microblaze_v7_10_d.
Entity <Fpu> compiled.
Entity <Fpu> (Architecture <IMP>) compiled.
Compiling vhdl file "/softwares/Linux/xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/pvr.vhd" in Library microblaze_v7_10_d.
Entity <PVR> compiled.
Entity <PVR> (Architecture <IMP>) compiled.
Compiling vhdl file "/softwares/Linux/xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/pc_module_gti.vhd" in Library microblaze_v7_10_d.
Entity <PC_Module_gti> compiled.
Entity <PC_Module_gti> (Architecture <IMP>) compiled.
Compiling vhdl file "/softwares/Linux/xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/prefetch_buffer_gti.vhd" in Library microblaze_v7_10_d.
Entity <PreFetch_Buffer_gti> compiled.
Entity <PreFetch_Buffer_gti> (Architecture <IMP>) compiled.
Compiling vhdl file "/softwares/Linux/xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/jump_logic_gti.vhd" in Library microblaze_v7_10_d.
Entity <jump_logic> compiled.
Entity <jump_logic> (Architecture <IMP>) compiled.
Compiling vhdl file "/softwares/Linux/xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/data_read_steering.vhd" in Library microblaze_v7_10_d.
Entity <Data_Read_Steering> compiled.
Entity <Data_Read_Steering> (Architecture <IMP>) compiled.
Compiling vhdl file "/softwares/Linux/xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/mux4_8.vhd" in Library microblaze_v7_10_d.
Entity <mux4_8> compiled.
Entity <mux4_8> (Architecture <IMP>) compiled.
Compiling vhdl file "/softwares/Linux/xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/register_file.vhd" in Library microblaze_v7_10_d.
Entity <Register_File> compiled.
Entity <Register_File> (Architecture <IMP>) compiled.
Compiling vhdl file "/softwares/Linux/xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/operand_select.vhd" in Library microblaze_v7_10_d.
Entity <Operand_Select> compiled.
Entity <Operand_Select> (Architecture <IMP>) compiled.
Compiling vhdl file "/softwares/Linux/xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/shift_logic.vhd" in Library microblaze_v7_10_d.
Entity <Shift_Logic_Module> compiled.
Entity <Shift_Logic_Module> (Architecture <IMP>) compiled.
Compiling vhdl file "/softwares/Linux/xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/barrel_shifter.vhd" in Library microblaze_v7_10_d.
Entity <barrel_shift> compiled.
Entity <barrel_shift> (Architecture <IMP>) compiled.
Compiling vhdl file "/softwares/Linux/xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/div_unit.vhd" in Library microblaze_v7_10_d.
Entity <Div_unit> compiled.
Entity <Div_unit> (Architecture <IMP>) compiled.
Compiling vhdl file "/softwares/Linux/xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/result_mux.vhd" in Library microblaze_v7_10_d.
Entity <Result_Mux> compiled.
Entity <Result_Mux> (Architecture <IMP>) compiled.
Compiling vhdl file "/softwares/Linux/xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/zero_detect.vhd" in Library microblaze_v7_10_d.
Entity <Zero_Detect> compiled.
Entity <Zero_Detect> (Architecture <IMP>) compiled.
Compiling vhdl file "/softwares/Linux/xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/msr_reg.vhd" in Library microblaze_v7_10_d.
Entity <MSR_Reg> compiled.
Entity <MSR_Reg> (Architecture <IMP>) compiled.
Compiling vhdl file "/softwares/Linux/xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/pc_module.vhd" in Library microblaze_v7_10_d.
Entity <PC_Module> compiled.
Entity <PC_Module> (Architecture <IMP>) compiled.
Compiling vhdl file "/softwares/Linux/xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/prefetch_buffer.vhd" in Library microblaze_v7_10_d.
Entity <PreFetch_Buffer> compiled.
Entity <PreFetch_Buffer> (Architecture <IMP>) compiled.
Compiling vhdl file "/softwares/Linux/xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/fsl_module.vhd" in Library microblaze_v7_10_d.
Entity <FSL_Module> compiled.
Entity <FSL_Module> (Architecture <IMP>) compiled.
Compiling vhdl file "/softwares/Linux/xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/interrupt_mode_converter.vhd" in Library microblaze_v7_10_d.
Entity <interrupt_mode_converter> compiled.
Entity <interrupt_mode_converter> (Architecture <IMP>) compiled.
Compiling vhdl file "/softwares/Linux/xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/decode.vhd" in Library microblaze_v7_10_d.
Entity <Decode> compiled.
Entity <Decode> (Architecture <IMP>) compiled.
Compiling vhdl file "/softwares/Linux/xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/data_flow.vhd" in Library microblaze_v7_10_d.
Entity <Data_Flow> compiled.
Entity <Data_Flow> (Architecture <IMP>) compiled.
Compiling vhdl file "/softwares/Linux/xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/byte_doublet_handle.vhd" in Library microblaze_v7_10_d.
Entity <Byte_Doublet_Handle> compiled.
Entity <Byte_Doublet_Handle> (Architecture <IMP>) compiled.
Compiling vhdl file "/softwares/Linux/xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/dopb_interface.vhd" in Library microblaze_v7_10_d.
Entity <DOPB_Interface> compiled.
Entity <DOPB_Interface> (Architecture <IMP>) compiled.
Compiling vhdl file "/softwares/Linux/xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/dplb_interface.vhd" in Library microblaze_v7_10_d.
Entity <DPLB_Interface> compiled.
Entity <DPLB_Interface> (Architecture <IMP>) compiled.
Compiling vhdl file "/softwares/Linux/xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/iopb_interface.vhd" in Library microblaze_v7_10_d.
Entity <IOPB_Interface> compiled.
Entity <IOPB_Interface> (Architecture <IMP>) compiled.
Compiling vhdl file "/softwares/Linux/xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/iplb_interface.vhd" in Library microblaze_v7_10_d.
Entity <IPLB_Interface> compiled.
Entity <IPLB_Interface> (Architecture <IMP>) compiled.
Compiling vhdl file "/softwares/Linux/xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/debug.vhd" in Library microblaze_v7_10_d.
Entity <Debug> compiled.
Entity <Debug> (Architecture <IMP>) compiled.
Compiling vhdl file "/softwares/Linux/xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/icache.vhd" in Library microblaze_v7_10_d.
Entity <ICache> compiled.
Entity <ICache> (Architecture <IMP>) compiled.
Compiling vhdl file "/softwares/Linux/xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/dcache.vhd" in Library microblaze_v7_10_d.
Entity <DCache> compiled.
Entity <DCache> (Architecture <IMP>) compiled.
Compiling vhdl file "/softwares/Linux/xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/exception_registers.vhd" in Library microblaze_v7_10_d.
Entity <exception_registers> compiled.
Entity <exception_registers> (Architecture <IMP>) compiled.
Compiling vhdl file "/softwares/Linux/xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/instr_mux.vhd" in Library microblaze_v7_10_d.
Entity <instr_mux> compiled.
Entity <instr_mux> (Architecture <IMP>) compiled.
Compiling vhdl file "/softwares/Linux/xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/decode_gti.vhd" in Library microblaze_v7_10_d.
Entity <Decode_gti> compiled.
Entity <Decode_gti> (Architecture <IMP>) compiled.
Compiling vhdl file "/softwares/Linux/xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/data_flow_gti.vhd" in Library microblaze_v7_10_d.
Entity <Data_Flow_gti> compiled.
Entity <Data_Flow_gti> (Architecture <IMP>) compiled.
Compiling vhdl file "/softwares/Linux/xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/read_data_mux_gti.vhd" in Library microblaze_v7_10_d.
Entity <read_data_mux> compiled.
Entity <read_data_mux> (Architecture <IMP>) compiled.
Compiling vhdl file "/softwares/Linux/xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/dcache_gti.vhd" in Library microblaze_v7_10_d.
Entity <DCache_gti> compiled.
Entity <DCache_gti> (Architecture <IMP>) compiled.
Compiling vhdl file "/softwares/Linux/xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/icache_gti.vhd" in Library microblaze_v7_10_d.
Entity <ICache_gti> compiled.
Entity <ICache_gti> (Architecture <IMP>) compiled.
Compiling vhdl file "/softwares/Linux/xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/debug_gti.vhd" in Library microblaze_v7_10_d.
Entity <Debug_gti> compiled.
Entity <Debug_gti> (Architecture <IMP>) compiled.
Compiling vhdl file "/softwares/Linux/xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/mmu.vhd" in Library microblaze_v7_10_d.
Entity <MMU> compiled.
Entity <MMU> (Architecture <IMP>) compiled.
Compiling vhdl file "/softwares/Linux/xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/microblaze.vhd" in Library microblaze_v7_10_d.
Entity <MicroBlaze> compiled.
Entity <MicroBlaze> (Architecture <IMP>) compiled.
Compiling vhdl file "/homes/ugrad/alanachtenberg/Lab2/hdl/microblaze_0_wrapper.vhd" in Library work.
Entity <microblaze_0_wrapper> compiled.
Entity <microblaze_0_wrapper> (Architecture <STRUCTURE>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <microblaze_0_wrapper> in library <work> (architecture <STRUCTURE>).

Analyzing hierarchy for entity <microblaze> in library <microblaze_v7_10_d> (architecture <IMP>) with generics.
	C_ADDR_TAG_BITS = 0
	C_ALLOW_DCACHE_WR = 1
	C_ALLOW_ICACHE_WR = 1
	C_AREA_OPTIMIZED = 0
	C_CACHE_BYTE_SIZE = 8192
	C_DATA_SIZE = 32
	C_DCACHE_ADDR_TAG = 0
	C_DCACHE_ALWAYS_USED = 0
	C_DCACHE_BASEADDR = "00000000000000000000000000000000"
	C_DCACHE_BYTE_SIZE = 8192
	C_DCACHE_HIGHADDR = "00111111111111111111111111111111"
	C_DCACHE_LINE_LEN = 4
	C_DCACHE_USE_FSL = 1
	C_DEBUG_ENABLED = 1
	C_DIV_ZERO_EXCEPTION = 0
	C_DOPB_BUS_EXCEPTION = 0
	C_DPLB_BURST_EN = 0
	C_DPLB_BUS_EXCEPTION = 0
	C_DPLB_DWIDTH = 32
	C_DPLB_NATIVE_DWIDTH = 32
	C_DPLB_P2P = 0
	C_DYNAMIC_BUS_SIZING = 1
	C_D_LMB = 1
	C_D_OPB = 0
	C_D_PLB = 1
	C_EDGE_IS_POSITIVE = 1
	C_FAMILY = "virtex5"
	C_FPU_EXCEPTION = 0
	C_FSL_DATA_SIZE = 32
	C_FSL_EXCEPTION = 0
	C_FSL_LINKS = 0
	C_ICACHE_ALWAYS_USED = 0
	C_ICACHE_BASEADDR = "00000000000000000000000000000000"
	C_ICACHE_HIGHADDR = "00111111111111111111111111111111"
	C_ICACHE_LINE_LEN = 4
	C_ICACHE_USE_FSL = 1
	C_ILL_OPCODE_EXCEPTION = 0
	C_INSTANCE = "microblaze_0"
	C_INTERCONNECT = 1
	C_INTERRUPT_IS_EDGE = 0
	C_IOPB_BUS_EXCEPTION = 0
	C_IPLB_BURST_EN = 0
	C_IPLB_BUS_EXCEPTION = 0
	C_IPLB_DWIDTH = 32
	C_IPLB_NATIVE_DWIDTH = 32
	C_IPLB_P2P = 0
	C_I_LMB = 1
	C_I_OPB = 0
	C_I_PLB = 1
	C_MMU_DTLB_SIZE = 4
	C_MMU_ITLB_SIZE = 2
	C_MMU_TLB_ACCESS = 3
	C_MMU_ZONES = 16
	C_NUMBER_OF_PC_BRK = 1
	C_NUMBER_OF_RD_ADDR_BRK = 0
	C_NUMBER_OF_WR_ADDR_BRK = 0
	C_OPCODE_0x0_ILLEGAL = 0
	C_PVR = 0
	C_PVR_USER1 = "00000000"
	C_PVR_USER2 = "00000000000000000000000000000000"
	C_RESET_MSR = "00000000000000000000000000000000"
	C_SCO = 0
	C_UNALIGNED_EXCEPTIONS = 0
	C_USE_BARREL = 0
	C_USE_DCACHE = 0
	C_USE_DIV = 0
	C_USE_EXTENDED_FSL_INSTR = 0
	C_USE_EXT_BRK = 1
	C_USE_EXT_NM_BRK = 1
	C_USE_FPU = 0
	C_USE_HW_MUL = 1
	C_USE_ICACHE = 0
	C_USE_INTERRUPT = 0
	C_USE_MMU = 0
	C_USE_MSR_INSTR = 1
	C_USE_PCMP_INSTR = 1

Analyzing hierarchy for entity <interrupt_mode_converter> in library <Microblaze_v7_10_d> (architecture <IMP>) with generics.
	C_EDGE_IS_POSITIVE = true
	C_INTERRUPT_IS_EDGE = false

Analyzing hierarchy for entity <Decode_gti> in library <Microblaze_v7_10_d> (architecture <IMP>) with generics.
	C_ALLOW_DCACHE_WR = true
	C_ALLOW_ICACHE_WR = true
	C_ALLOW_LUT6 = true
	C_DEBUG_ENABLED = true
	C_DETECT_OPCODE_0x0 = false
	C_DIV_ZERO_EXCEPTION = false
	C_DOPB_BUS_EXCEPTION = false
	C_DPLB_BUS_EXCEPTION = false
	C_FPU_EXCEPTION = false
	C_FSL_EXCEPTION = false
	C_FSL_LINKS = 0
	C_ILL_OPCODE_EXCEPTION = false
	C_IOPB_BUS_EXCEPTION = false
	C_IPLB_BUS_EXCEPTION = false
	C_MMU_TLB_READ = true
	C_PVR = 0
	C_TARGET = "virtex5"
	C_UNALIGNED_EXCEPTIONS = false
	C_USE_BARREL = false
	C_USE_DCACHE = false
	C_USE_DIV = false
	C_USE_EXTENDED_FSL_INSTR = 0
	C_USE_EXT_BRK = true
	C_USE_EXT_NM_BRK = true
	C_USE_FPU = 0
	C_USE_ICACHE = false
	C_USE_INTERRUPT = false
	C_USE_MMU = 0
	C_USE_MSR_INSTR = true
	C_USE_MUL64 = false
	C_USE_MUL_INSTR = true
	C_USE_PCMP_INSTR = true
	C_U_SET = "microblaze_0"

Analyzing hierarchy for entity <Data_Flow_gti> in library <Microblaze_v7_10_d> (architecture <IMP>) with generics.
	C_ADDR_TAG_BITS = 0
	C_ALLOW_DCACHE_WR = 1
	C_ALLOW_ICACHE_WR = 1
	C_ALLOW_LUT6 = true
	C_AREA_OPTIMIZED = 0
	C_CACHE_BYTE_SIZE = 8192
	C_DATA_SIZE = 32
	C_DCACHE_ADDR_TAG = 0
	C_DCACHE_ALWAYS_USED = 0
	C_DCACHE_BASEADDR = "00000000000000000000000000000000"
	C_DCACHE_BYTE_SIZE = 8192
	C_DCACHE_HIGHADDR = "00111111111111111111111111111111"
	C_DCACHE_LINE_LEN = 4
	C_DCACHE_USE_FSL = 1
	C_DEBUG_ENABLED = 1
	C_DIV_ZERO_EXCEPTION = 0
	C_DOPB_BUS_EXCEPTION = 0
	C_DPLB_BUS_EXCEPTION = 0
	C_D_LMB = 1
	C_D_OPB = 0
	C_D_PLB = 1
	C_EDGE_IS_POSITIVE = 1
	C_FPU_EXCEPTION = 0
	C_FSL_DATA_SIZE = 32
	C_FSL_EXCEPTION = 0
	C_FSL_LINKS = 0
	C_ICACHE_ALWAYS_USED = 0
	C_ICACHE_BASEADDR = "00000000000000000000000000000000"
	C_ICACHE_HIGHADDR = "00111111111111111111111111111111"
	C_ICACHE_LINE_LEN = 4
	C_ICACHE_USE_FSL = 1
	C_ILL_OPCODE_EXCEPTION = 0
	C_INTERCONNECT = 1
	C_INTERRUPT_IS_EDGE = 0
	C_IOPB_BUS_EXCEPTION = 0
	C_IPLB_BUS_EXCEPTION = 0
	C_I_LMB = 1
	C_I_OPB = 0
	C_I_PLB = 1
	C_MAX_FSL_LINKS = 16
	C_MB_VERSION = "00001011"
	C_MMU_DTLB_SIZE = 4
	C_MMU_ITLB_SIZE = 2
	C_MMU_TLB_ACCESS = 3
	C_MMU_TLB_READ = true
	C_MMU_ZONES = 16
	C_NUMBER_OF_PC_BRK = 1
	C_NUMBER_OF_RD_ADDR_BRK = 0
	C_NUMBER_OF_WR_ADDR_BRK = 0
	C_OPCODE_0x0_ILLEGAL = 0
	C_PVR = 0
	C_PVR_USER1 = "00000000"
	C_PVR_USER2 = "00000000000000000000000000000000"
	C_RESET_MSR = "000000000000000"
	C_TARGET = "virtex5"
	C_UNALIGNED_EXCEPTIONS = 0
	C_USE_BARREL = false
	C_USE_DCACHE = 0
	C_USE_DIV = false
	C_USE_EXCEPTIONS = false
	C_USE_EXTENDED_FSL_INSTR = 0
	C_USE_FPU = 0
	C_USE_HW_MUL = true
	C_USE_ICACHE = 0
	C_USE_MMU = 0
	C_USE_MSR_INSTR = true
	C_USE_MUL64 = false
	C_USE_PCMP_INSTR = true
	C_U_SET = "microblaze_0"

Analyzing hierarchy for entity <carry_or> in library <Microblaze_v7_10_d> (architecture <IMP>) with generics.
	C_TARGET = "virtex5"

Analyzing hierarchy for entity <read_data_mux> in library <Microblaze_v7_10_d> (architecture <IMP>) with generics.
	C_USE_DCACHE = false
	C_USE_D_Ext = true
	C_USE_D_LMB = true

Analyzing hierarchy for entity <DPLB_Interface> in library <Microblaze_v7_10_d> (architecture <IMP>) with generics.
	C_DELAYED_DATA_STROBE = false
	C_DPLB_WIDTH = 32
	C_OUTPUT_DFFS = false

Analyzing hierarchy for entity <carry_and> in library <Microblaze_v7_10_d> (architecture <IMP>) with generics.
	C_TARGET = "virtex5"

Analyzing hierarchy for entity <instr_mux> in library <Microblaze_v7_10_d> (architecture <IMP>) with generics.
	C_DEBUG_ENABLED = true
	C_USE_ICACHE = false
	C_USE_I_EXT = true
	C_USE_I_LMB = true

Analyzing hierarchy for entity <IPLB_Interface> in library <Microblaze_v7_10_d> (architecture <IMP>) with generics.
	C_IPLB_DWIDTH = 32

Analyzing hierarchy for entity <Debug_gti> in library <Microblaze_v7_10_d> (architecture <IMP>) with generics.
	C_DATA_SIZE = 32
	C_DCACHE_BASEADDR = "00000000000000000000000000000000"
	C_DCACHE_HIGHADDR = "00111111111111111111111111111111"
	C_DCACHE_USE_FSL = 1
	C_DIV_ZERO_EXCEPTION = 0
	C_DOPB_BUS_EXCEPTION = 0
	C_DPLB_BUS_EXCEPTION = 0
	C_FPU_EXCEPTION = 0
	C_FSL_EXCEPTION = 0
	C_FSL_LINKS = 0
	C_ICACHE_BASEADDR = "00000000000000000000000000000000"
	C_ICACHE_HIGHADDR = "00111111111111111111111111111111"
	C_ICACHE_USE_FSL = 1
	C_ILL_OPCODE_EXCEPTION = 0
	C_INTERCONNECT = 1
	C_IOPB_BUS_EXCEPTION = 0
	C_IPLB_BUS_EXCEPTION = 0
	C_MB_VERSION = "00001011"
	C_MMU_DTLB_SIZE = 4
	C_MMU_ITLB_SIZE = 2
	C_MMU_TLB_ACCESS = 3
	C_MMU_ZONES = 16
	C_NUMBER_OF_PC_BRK = 1
	C_NUMBER_OF_RD_ADDR_BRK = 0
	C_NUMBER_OF_WR_ADDR_BRK = 0
	C_PVR = 0
	C_PVR_USER1 = "00000000"
	C_PVR_USER2 = "00000000000000000000000000000000"
	C_TARGET = "virtex5"
	C_UNALIGNED_EXCEPTIONS = 0
	C_USE_BARREL = 0
	C_USE_DCACHE = 0
	C_USE_DIV = 0
	C_USE_EXTENDED_FSL_INSTR = 0
	C_USE_FPU = 0
	C_USE_HW_MUL = 1
	C_USE_ICACHE = 0
	C_USE_MMU = 0
	C_USE_MSR_INSTR = 1
	C_USE_PCMP_INSTR = 1

Analyzing hierarchy for entity <MMU> in library <Microblaze_v7_10_d> (architecture <IMP>) with generics.
	C_MMU_DTLB_SIZE = 4
	C_MMU_ITLB_SIZE = 2
	C_MMU_TLB_READ = true
	C_MMU_TLB_WRITE = true
	C_MMU_ZONES = 16
	C_TARGET = "virtex5"
	C_USE_MMU = 0

Analyzing hierarchy for entity <PC_Module_gti> in library <Microblaze_v7_10_d> (architecture <IMP>) with generics.
	C_TARGET = "virtex5"
	C_U_SET = "microblaze_0"

Analyzing hierarchy for entity <PreFetch_Buffer_gti> in library <Microblaze_v7_10_d> (architecture <IMP>) with generics.
	C_IEXT_BUS_EXCEPTION = false
	C_TARGET = "virtex5"
	C_USE_MMU = 0

Analyzing hierarchy for entity <Jump_Logic> in library <Microblaze_v7_10_d> (architecture <IMP>) with generics.
	C_TARGET = "virtex5"

Analyzing hierarchy for entity <Register_File_gti> in library <Microblaze_v7_10_d> (architecture <IMP>) with generics.
	C_TARGET = "virtex5"
	C_U_SET = "microblaze_0"

Analyzing hierarchy for entity <Operand_Select_gti> in library <Microblaze_v7_10_d> (architecture <IMP>) with generics.
	C_TARGET = "virtex5"

Analyzing hierarchy for entity <ALU> in library <Microblaze_v7_10_d> (architecture <IMP>) with generics.
	C_ALLOW_LUT6 = true
	C_AREA_OPTIMIZED = 0
	C_TARGET = "virtex5"

Analyzing hierarchy for entity <Shift_Logic_Module_gti> in library <Microblaze_v7_10_d> (architecture <IMP>) with generics.
	C_ALLOW_LUT6 = true
	C_TARGET = "virtex5"
	C_USE_PCMP_INSTR = true
	C_U_SET = "microblaze_0"

Analyzing hierarchy for entity <MUL_Unit> in library <Microblaze_v7_10_d> (architecture <IMP>) with generics.
	C_TARGET = "virtex5"
	C_USE_HW_MUL = true
	C_USE_MUL64 = false

Analyzing hierarchy for entity <Barrel_Shifter_gti> in library <Microblaze_v7_10_d> (architecture <IMP>) with generics.
	C_ALLOW_LUT6 = true
	C_TARGET = "virtex5"
	C_USE_BARREL = false

Analyzing hierarchy for entity <WB_Mux> in library <Microblaze_v7_10_d> (architecture <IMP>) with generics.
	C_FSL_EXCEPTION = false
	C_MMU_TLB_READ = true
	C_PVR = 0
	C_TARGET = "virtex5"
	C_USE_EXCEPTIONS = false
	C_USE_FPU = false
	C_USE_HW_MUL = true
	C_USE_MMU = 0

Analyzing hierarchy for entity <Zero_Detect_gti> in library <Microblaze_v7_10_d> (architecture <IMP>) with generics.
	C_TARGET = "virtex5"

Analyzing hierarchy for entity <Byte_Doublet_Handle_gti> in library <Microblaze_v7_10_d> (architecture <IMP>) with generics.
	C_TARGET = "virtex5"
	C_U_SET = "microblaze_0"

Analyzing hierarchy for entity <Data_Flow_Logic> in library <Microblaze_v7_10_d> (architecture <IMP>) with generics.
	C_MAX_FSL_LINKS = 16

Analyzing hierarchy for entity <msr_reg_gti> in library <Microblaze_v7_10_d> (architecture <msr_reg>) with generics.
	C_FSL_LINKS = 0
	C_PVR = 0
	C_RESET_MSR = "000000000000000"
	C_USE_DCACHE = false
	C_USE_DIV = false
	C_USE_D_OPB = false
	C_USE_EXCEPTIONS = false
	C_USE_ICACHE = false
	C_USE_MMU = 0

Analyzing hierarchy for entity <exception_registers_gti> in library <Microblaze_v7_10_d> (architecture <IMP>) with generics.
	C_FSL_EXCEPTION = false
	C_MAX_FSL_LINKS = 16
	C_SAVE_PC_IN_EAR = false
	C_TARGET = "virtex5"
	C_USE_MMU = 0

Analyzing hierarchy for entity <FPU> in library <Microblaze_v7_10_d> (architecture <IMP>) with generics.
	C_FPU_EXCEPTION = 0
	C_TARGET = "virtex5"
	C_USE_FPU = 0

Analyzing hierarchy for entity <PVR> in library <Microblaze_v7_10_d> (architecture <IMP>) with generics.
	C_ADDR_TAG_BITS = 0
	C_ALLOW_DCACHE_WR = 1
	C_ALLOW_ICACHE_WR = 1
	C_AREA_OPTIMIZED = false
	C_CACHE_BYTE_SIZE = 8192
	C_DCACHE_ADDR_TAG = 0
	C_DCACHE_ALWAYS_USED = 0
	C_DCACHE_BASEADDR = "00000000000000000000000000000000"
	C_DCACHE_BYTE_SIZE = 8192
	C_DCACHE_HIGHADDR = "00111111111111111111111111111111"
	C_DCACHE_LINE_LEN = 4
	C_DCACHE_USE_FSL = 1
	C_DEBUG_ENABLED = 1
	C_DIV_ZERO_EXCEPTION = 0
	C_DOPB_BUS_EXCEPTION = 0
	C_DPLB_BUS_EXCEPTION = 0
	C_D_LMB = 1
	C_D_OPB = 0
	C_D_PLB = 1
	C_EDGE_IS_POSITIVE = 1
	C_FPU_EXCEPTION = 0
	C_FSL_EXCEPTION = 0
	C_FSL_LINKS = 0
	C_ICACHE_ALWAYS_USED = 0
	C_ICACHE_BASEADDR = "00000000000000000000000000000000"
	C_ICACHE_HIGHADDR = "00111111111111111111111111111111"
	C_ICACHE_LINE_LEN = 4
	C_ICACHE_USE_FSL = 1
	C_ILL_OPCODE_EXCEPTION = 0
	C_INTERCONNECT = 1
	C_INTERRUPT_IS_EDGE = 0
	C_IOPB_BUS_EXCEPTION = 0
	C_IPLB_BUS_EXCEPTION = 0
	C_I_LMB = 1
	C_I_OPB = 0
	C_I_PLB = 1
	C_MB_VERSION = "00001011"
	C_MMU_DTLB_SIZE = 4
	C_MMU_ITLB_SIZE = 2
	C_MMU_TLB_ACCESS = 3
	C_MMU_ZONES = 16
	C_NUMBER_OF_PC_BRK = 1
	C_NUMBER_OF_RD_ADDR_BRK = 0
	C_NUMBER_OF_WR_ADDR_BRK = 0
	C_OPCODE_0x0_ILLEGAL = 0
	C_PVR = 0
	C_PVR_USER1 = "00000000"
	C_PVR_USER2 = "00000000000000000000000000000000"
	C_RESET_MSR = "000000000000000"
	C_TARGET = "virtex5"
	C_UNALIGNED_EXCEPTIONS = 0
	C_USE_BARREL = false
	C_USE_DCACHE = 0
	C_USE_DIV = false
	C_USE_EXTENDED_FSL_INSTR = 0
	C_USE_FPU = 0
	C_USE_HW_MUL = true
	C_USE_ICACHE = 0
	C_USE_MMU = 0
	C_USE_MSR_INSTR = true
	C_USE_MUL64 = false
	C_USE_PCMP_INSTR = true

Analyzing hierarchy for entity <address_hit> in library <Microblaze_v7_10_d> (architecture <IMP>) with generics.
	C_FIRST = true
	C_TARGET = "virtex5"
	No_Bits = 32

Analyzing hierarchy for entity <mux4> in library <Microblaze_v7_10_d> (architecture <IMP>) with generics.
	D_Size = 32

Analyzing hierarchy for entity <mux4> in library <Microblaze_v7_10_d> (architecture <IMP>) with generics.
	D_Size = 43

Analyzing hierarchy for entity <ALU_Bit> in library <Microblaze_v7_10_d> (architecture <IMP>) with generics.
	C_ALLOW_LUT6 = true
	C_LAST_BIT = false
	C_TARGET = "virtex5"

Analyzing hierarchy for entity <ALU_Bit> in library <Microblaze_v7_10_d> (architecture <IMP>) with generics.
	C_ALLOW_LUT6 = true
	C_LAST_BIT = true
	C_TARGET = "virtex5"

Analyzing hierarchy for entity <carry_equal> in library <Microblaze_v7_10_d> (architecture <IMP>) with generics.
	C_TARGET = "virtex5"
	Size = 8

Analyzing hierarchy for entity <dsp_module> in library <Microblaze_v7_10_d> (architecture <IMP>) with generics.
	C_AB_REG = 0
	C_A_WIDTH = 18
	C_B_WIDTH = 18
	C_MASK = "111111111111111111111111111111111111111111111111"
	C_M_REG = 0
	C_OPMODE = "0000101"
	C_PATTERN = "111111111111111111111111111111111111111111111111"
	C_P_REG = 1
	C_P_WIDTH = 48
	C_TARGET = "virtex5"
	C_USE_PATTERN = "NO_PATDET"

Analyzing hierarchy for entity <dsp_module> in library <Microblaze_v7_10_d> (architecture <IMP>) with generics.
	C_AB_REG = 0
	C_A_WIDTH = 18
	C_B_WIDTH = 18
	C_MASK = "111111111111111111111111111111111111111111111111"
	C_M_REG = 1
	C_OPMODE = "1010101"
	C_PATTERN = "111111111111111111111111111111111111111111111111"
	C_P_REG = 1
	C_P_WIDTH = 48
	C_TARGET = "virtex5"
	C_USE_PATTERN = "NO_PATDET"

Analyzing hierarchy for entity <dsp_module> in library <Microblaze_v7_10_d> (architecture <IMP>) with generics.
	C_AB_REG = 1
	C_A_WIDTH = 18
	C_B_WIDTH = 18
	C_MASK = "111111111111111111111111111111111111111111111111"
	C_M_REG = 1
	C_OPMODE = "0010101"
	C_PATTERN = "111111111111111111111111111111111111111111111111"
	C_P_REG = 0
	C_P_WIDTH = 48
	C_TARGET = "virtex5"
	C_USE_PATTERN = "NO_PATDET"

Analyzing hierarchy for entity <WB_Mux_Bit> in library <Microblaze_v7_10_d> (architecture <IMP>) with generics.
	C_DATA_WIDTH = 3
	C_LUT_SIZE = 6
	C_TARGET = "virtex5"


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <microblaze_0_wrapper> in library <work> (Architecture <STRUCTURE>).
Entity <microblaze_0_wrapper> analyzed. Unit <microblaze_0_wrapper> generated.

Analyzing generic Entity <microblaze> in library <microblaze_v7_10_d> (Architecture <IMP>).
	C_ADDR_TAG_BITS = 0
	C_ALLOW_DCACHE_WR = 1
	C_ALLOW_ICACHE_WR = 1
	C_AREA_OPTIMIZED = 0
	C_CACHE_BYTE_SIZE = 8192
	C_DATA_SIZE = 32
	C_DCACHE_ADDR_TAG = 0
	C_DCACHE_ALWAYS_USED = 0
	C_DCACHE_BASEADDR = "00000000000000000000000000000000"
	C_DCACHE_BYTE_SIZE = 8192
	C_DCACHE_HIGHADDR = "00111111111111111111111111111111"
	C_DCACHE_LINE_LEN = 4
	C_DCACHE_USE_FSL = 1
	C_DEBUG_ENABLED = 1
	C_DIV_ZERO_EXCEPTION = 0
	C_DOPB_BUS_EXCEPTION = 0
	C_DPLB_BURST_EN = 0
	C_DPLB_BUS_EXCEPTION = 0
	C_DPLB_DWIDTH = 32
	C_DPLB_NATIVE_DWIDTH = 32
	C_DPLB_P2P = 0
	C_DYNAMIC_BUS_SIZING = 1
	C_D_LMB = 1
	C_D_OPB = 0
	C_D_PLB = 1
	C_EDGE_IS_POSITIVE = 1
	C_FAMILY = "virtex5"
	C_FPU_EXCEPTION = 0
	C_FSL_DATA_SIZE = 32
	C_FSL_EXCEPTION = 0
	C_FSL_LINKS = 0
	C_ICACHE_ALWAYS_USED = 0
	C_ICACHE_BASEADDR = "00000000000000000000000000000000"
	C_ICACHE_HIGHADDR = "00111111111111111111111111111111"
	C_ICACHE_LINE_LEN = 4
	C_ICACHE_USE_FSL = 1
	C_ILL_OPCODE_EXCEPTION = 0
	C_INSTANCE = "microblaze_0"
	C_INTERCONNECT = 1
	C_INTERRUPT_IS_EDGE = 0
	C_IOPB_BUS_EXCEPTION = 0
	C_IPLB_BURST_EN = 0
	C_IPLB_BUS_EXCEPTION = 0
	C_IPLB_DWIDTH = 32
	C_IPLB_NATIVE_DWIDTH = 32
	C_IPLB_P2P = 0
	C_I_LMB = 1
	C_I_OPB = 0
	C_I_PLB = 1
	C_MMU_DTLB_SIZE = 4
	C_MMU_ITLB_SIZE = 2
	C_MMU_TLB_ACCESS = 3
	C_MMU_ZONES = 16
	C_NUMBER_OF_PC_BRK = 1
	C_NUMBER_OF_RD_ADDR_BRK = 0
	C_NUMBER_OF_WR_ADDR_BRK = 0
	C_OPCODE_0x0_ILLEGAL = 0
	C_PVR = 0
	C_PVR_USER1 = "00000000"
	C_PVR_USER2 = "00000000000000000000000000000000"
	C_RESET_MSR = "00000000000000000000000000000000"
	C_SCO = 0
	C_UNALIGNED_EXCEPTIONS = 0
	C_USE_BARREL = 0
	C_USE_DCACHE = 0
	C_USE_DIV = 0
	C_USE_EXTENDED_FSL_INSTR = 0
	C_USE_EXT_BRK = 1
	C_USE_EXT_NM_BRK = 1
	C_USE_FPU = 0
	C_USE_HW_MUL = 1
	C_USE_ICACHE = 0
	C_USE_INTERRUPT = 0
	C_USE_MMU = 0
	C_USE_MSR_INSTR = 1
	C_USE_PCMP_INSTR = 1
Entity <microblaze> analyzed. Unit <microblaze> generated.

Analyzing generic Entity <interrupt_mode_converter> in library <Microblaze_v7_10_d> (Architecture <IMP>).
	C_EDGE_IS_POSITIVE = true
	C_INTERRUPT_IS_EDGE = false
Entity <interrupt_mode_converter> analyzed. Unit <interrupt_mode_converter> generated.

Analyzing generic Entity <Decode_gti> in library <Microblaze_v7_10_d> (Architecture <IMP>).
	C_ALLOW_DCACHE_WR = true
	C_ALLOW_ICACHE_WR = true
	C_ALLOW_LUT6 = true
	C_DEBUG_ENABLED = true
	C_DETECT_OPCODE_0x0 = false
	C_DIV_ZERO_EXCEPTION = false
	C_DOPB_BUS_EXCEPTION = false
	C_DPLB_BUS_EXCEPTION = false
	C_FPU_EXCEPTION = false
	C_FSL_EXCEPTION = false
	C_FSL_LINKS = 0
	C_ILL_OPCODE_EXCEPTION = false
	C_IOPB_BUS_EXCEPTION = false
	C_IPLB_BUS_EXCEPTION = false
	C_MMU_TLB_READ = true
	C_PVR = 0
	C_TARGET = "virtex5"
	C_UNALIGNED_EXCEPTIONS = false
	C_USE_BARREL = false
	C_USE_DCACHE = false
	C_USE_DIV = false
	C_USE_EXTENDED_FSL_INSTR = 0
	C_USE_EXT_BRK = true
	C_USE_EXT_NM_BRK = true
	C_USE_FPU = 0
	C_USE_ICACHE = false
	C_USE_INTERRUPT = false
	C_USE_MMU = 0
	C_USE_MSR_INSTR = true
	C_USE_MUL64 = false
	C_USE_MUL_INSTR = true
	C_USE_PCMP_INSTR = true
	C_U_SET = "microblaze_0"
    Set user-defined property "KEEP =  true" for signal <ex_valid_jump>.
INFO:Xst:2679 - Register <if_hold_incr_MMU_1> in unit <Decode_gti> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <if_valid_req_prev_i> in unit <Decode_gti> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <of_Take_Interrupt_hold> in unit <Decode_gti> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <OF_Take_Exception_hold> in unit <Decode_gti> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ex_Sel_SPR_ESR> in unit <Decode_gti> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ex_Sel_SPR_EAR> in unit <Decode_gti> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ex_Sel_SPR_EDR> in unit <Decode_gti> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ex_Sel_SPR_FSR> in unit <Decode_gti> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ex_Sel_SPR_PVR> in unit <Decode_gti> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ex_Sel_SPR_BTR> in unit <Decode_gti> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ex_PVR_Select> in unit <Decode_gti> has a constant value of 0000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ex_Interrupt_i> in unit <Decode_gti> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <FSL_Will_Break> in unit <Decode_gti> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <FSL_Will_Dbg_Break> in unit <Decode_gti> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <of_set_MSR_IE_hold> in unit <Decode_gti> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ex_start_fpu_i> in unit <Decode_gti> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <EX_Not_FPU_Instr> in unit <Decode_gti> has a constant value of 1 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ex_is_fpu_instr> in unit <Decode_gti> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ex_is_bs_instr_I> in unit <Decode_gti> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ex_is_fsl_instr> in unit <Decode_gti> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ex_start_div_i> in unit <Decode_gti> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <EX_Div_Unsigned> in unit <Decode_gti> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ex_Write_ICache> in unit <Decode_gti> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ex_Write_DCache> in unit <Decode_gti> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ex_fpu_div_op> in unit <Decode_gti> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ex_fpu_cmp_op> in unit <Decode_gti> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <mem_is_bs_instr> in unit <Decode_gti> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <mem_is_fpu_instr> in unit <Decode_gti> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <wb_is_fpu_instr> in unit <Decode_gti> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <WB_Sel_SPR_ESR> in unit <Decode_gti> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <WB_Sel_SPR_EAR> in unit <Decode_gti> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <WB_Sel_SPR_EDR> in unit <Decode_gti> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <WB_Sel_SPR_FSR> in unit <Decode_gti> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <WB_Sel_SPR_BTR> in unit <Decode_gti> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ex_potential_exception> in unit <Decode_gti> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <wb_clr_ESR_l> in unit <Decode_gti> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <ex_set_MSR_IE_instr> in unit <Decode_gti> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <mem_is_fsl_instr> in unit <Decode_gti> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <mem_Write_ICache> in unit <Decode_gti> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <mem_Write_DCache> in unit <Decode_gti> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <mem_Sel_SPR_ESR_I> in unit <Decode_gti> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <mem_Sel_SPR_EAR_I> in unit <Decode_gti> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <mem_Sel_SPR_EDR_I> in unit <Decode_gti> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <mem_Sel_SPR_FSR_I> in unit <Decode_gti> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <mem_Sel_SPR_PVR_I> in unit <Decode_gti> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <mem_Sel_SPR_BTR_I> in unit <Decode_gti> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <MEM_PVR_Select> in unit <Decode_gti> has a constant value of 0000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <mem_potential_exception> in unit <Decode_gti> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <wb_Write_ICache_i> in unit <Decode_gti> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <wb_Write_DCache_i> in unit <Decode_gti> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <WB_Sel_SPR_PVR> in unit <Decode_gti> has a constant value of 0 during circuit operation. The register is replaced by logic.
Entity <Decode_gti> analyzed. Unit <Decode_gti> generated.

Analyzing generic Entity <PC_Module_gti> in library <Microblaze_v7_10_d> (Architecture <IMP>).
	C_TARGET = "virtex5"
	C_U_SET = "microblaze_0"
WARNING:Xst:1610 - "/softwares/Linux/xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/pc_module_gti.vhd" line 260: Width mismatch. <if_pc> has a width of 32 bits but assigned expression is 33-bit wide.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers.The_IBuffers[0].The_IBuffers_DFF[0].PC_Buffer_FDRE> in unit <PC_Module_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers.The_IBuffers[0].The_IBuffers_DFF[1].PC_Buffer_FDRE> in unit <PC_Module_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers.The_IBuffers[0].The_IBuffers_DFF[2].PC_Buffer_FDRE> in unit <PC_Module_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers.The_IBuffers[0].The_IBuffers_DFF[3].PC_Buffer_FDRE> in unit <PC_Module_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers.The_IBuffers[0].The_IBuffers_DFF[4].PC_Buffer_FDRE> in unit <PC_Module_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers.The_IBuffers[0].The_IBuffers_DFF[5].PC_Buffer_FDRE> in unit <PC_Module_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers.The_IBuffers[0].The_IBuffers_DFF[6].PC_Buffer_FDRE> in unit <PC_Module_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers.The_IBuffers[0].The_IBuffers_DFF[7].PC_Buffer_FDRE> in unit <PC_Module_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers.The_IBuffers[0].The_IBuffers_DFF[8].PC_Buffer_FDRE> in unit <PC_Module_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers.The_IBuffers[0].The_IBuffers_DFF[9].PC_Buffer_FDRE> in unit <PC_Module_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers.The_IBuffers[0].The_IBuffers_DFF[10].PC_Buffer_FDRE> in unit <PC_Module_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers.The_IBuffers[0].The_IBuffers_DFF[11].PC_Buffer_FDRE> in unit <PC_Module_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers.The_IBuffers[0].The_IBuffers_DFF[12].PC_Buffer_FDRE> in unit <PC_Module_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers.The_IBuffers[0].The_IBuffers_DFF[13].PC_Buffer_FDRE> in unit <PC_Module_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers.The_IBuffers[0].The_IBuffers_DFF[14].PC_Buffer_FDRE> in unit <PC_Module_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers.The_IBuffers[0].The_IBuffers_DFF[15].PC_Buffer_FDRE> in unit <PC_Module_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers.The_IBuffers[0].The_IBuffers_DFF[16].PC_Buffer_FDRE> in unit <PC_Module_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers.The_IBuffers[0].The_IBuffers_DFF[17].PC_Buffer_FDRE> in unit <PC_Module_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers.The_IBuffers[0].The_IBuffers_DFF[18].PC_Buffer_FDRE> in unit <PC_Module_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers.The_IBuffers[0].The_IBuffers_DFF[19].PC_Buffer_FDRE> in unit <PC_Module_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers.The_IBuffers[0].The_IBuffers_DFF[20].PC_Buffer_FDRE> in unit <PC_Module_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers.The_IBuffers[0].The_IBuffers_DFF[21].PC_Buffer_FDRE> in unit <PC_Module_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers.The_IBuffers[0].The_IBuffers_DFF[22].PC_Buffer_FDRE> in unit <PC_Module_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers.The_IBuffers[0].The_IBuffers_DFF[23].PC_Buffer_FDRE> in unit <PC_Module_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers.The_IBuffers[0].The_IBuffers_DFF[24].PC_Buffer_FDRE> in unit <PC_Module_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers.The_IBuffers[0].The_IBuffers_DFF[25].PC_Buffer_FDRE> in unit <PC_Module_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers.The_IBuffers[0].The_IBuffers_DFF[26].PC_Buffer_FDRE> in unit <PC_Module_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers.The_IBuffers[0].The_IBuffers_DFF[27].PC_Buffer_FDRE> in unit <PC_Module_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers.The_IBuffers[0].The_IBuffers_DFF[28].PC_Buffer_FDRE> in unit <PC_Module_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers.The_IBuffers[0].The_IBuffers_DFF[29].PC_Buffer_FDRE> in unit <PC_Module_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers.The_IBuffers[0].The_IBuffers_DFF[30].PC_Buffer_FDRE> in unit <PC_Module_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers.The_IBuffers[0].The_IBuffers_DFF[31].PC_Buffer_FDRE> in unit <PC_Module_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers.The_IBuffers[1].The_IBuffers_DFF[0].PC_Buffer_FDRE> in unit <PC_Module_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers.The_IBuffers[1].The_IBuffers_DFF[1].PC_Buffer_FDRE> in unit <PC_Module_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers.The_IBuffers[1].The_IBuffers_DFF[2].PC_Buffer_FDRE> in unit <PC_Module_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers.The_IBuffers[1].The_IBuffers_DFF[3].PC_Buffer_FDRE> in unit <PC_Module_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers.The_IBuffers[1].The_IBuffers_DFF[4].PC_Buffer_FDRE> in unit <PC_Module_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers.The_IBuffers[1].The_IBuffers_DFF[5].PC_Buffer_FDRE> in unit <PC_Module_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers.The_IBuffers[1].The_IBuffers_DFF[6].PC_Buffer_FDRE> in unit <PC_Module_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers.The_IBuffers[1].The_IBuffers_DFF[7].PC_Buffer_FDRE> in unit <PC_Module_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers.The_IBuffers[1].The_IBuffers_DFF[8].PC_Buffer_FDRE> in unit <PC_Module_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers.The_IBuffers[1].The_IBuffers_DFF[9].PC_Buffer_FDRE> in unit <PC_Module_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers.The_IBuffers[1].The_IBuffers_DFF[10].PC_Buffer_FDRE> in unit <PC_Module_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers.The_IBuffers[1].The_IBuffers_DFF[11].PC_Buffer_FDRE> in unit <PC_Module_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers.The_IBuffers[1].The_IBuffers_DFF[12].PC_Buffer_FDRE> in unit <PC_Module_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers.The_IBuffers[1].The_IBuffers_DFF[13].PC_Buffer_FDRE> in unit <PC_Module_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers.The_IBuffers[1].The_IBuffers_DFF[14].PC_Buffer_FDRE> in unit <PC_Module_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers.The_IBuffers[1].The_IBuffers_DFF[15].PC_Buffer_FDRE> in unit <PC_Module_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers.The_IBuffers[1].The_IBuffers_DFF[16].PC_Buffer_FDRE> in unit <PC_Module_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers.The_IBuffers[1].The_IBuffers_DFF[17].PC_Buffer_FDRE> in unit <PC_Module_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers.The_IBuffers[1].The_IBuffers_DFF[18].PC_Buffer_FDRE> in unit <PC_Module_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers.The_IBuffers[1].The_IBuffers_DFF[19].PC_Buffer_FDRE> in unit <PC_Module_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers.The_IBuffers[1].The_IBuffers_DFF[20].PC_Buffer_FDRE> in unit <PC_Module_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers.The_IBuffers[1].The_IBuffers_DFF[21].PC_Buffer_FDRE> in unit <PC_Module_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers.The_IBuffers[1].The_IBuffers_DFF[22].PC_Buffer_FDRE> in unit <PC_Module_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers.The_IBuffers[1].The_IBuffers_DFF[23].PC_Buffer_FDRE> in unit <PC_Module_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers.The_IBuffers[1].The_IBuffers_DFF[24].PC_Buffer_FDRE> in unit <PC_Module_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers.The_IBuffers[1].The_IBuffers_DFF[25].PC_Buffer_FDRE> in unit <PC_Module_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers.The_IBuffers[1].The_IBuffers_DFF[26].PC_Buffer_FDRE> in unit <PC_Module_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers.The_IBuffers[1].The_IBuffers_DFF[27].PC_Buffer_FDRE> in unit <PC_Module_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers.The_IBuffers[1].The_IBuffers_DFF[28].PC_Buffer_FDRE> in unit <PC_Module_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers.The_IBuffers[1].The_IBuffers_DFF[29].PC_Buffer_FDRE> in unit <PC_Module_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers.The_IBuffers[1].The_IBuffers_DFF[30].PC_Buffer_FDRE> in unit <PC_Module_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers.The_IBuffers[1].The_IBuffers_DFF[31].PC_Buffer_FDRE> in unit <PC_Module_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers.The_IBuffers[2].The_IBuffers_DFF[0].PC_Buffer_FDRE> in unit <PC_Module_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers.The_IBuffers[2].The_IBuffers_DFF[1].PC_Buffer_FDRE> in unit <PC_Module_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers.The_IBuffers[2].The_IBuffers_DFF[2].PC_Buffer_FDRE> in unit <PC_Module_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers.The_IBuffers[2].The_IBuffers_DFF[3].PC_Buffer_FDRE> in unit <PC_Module_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers.The_IBuffers[2].The_IBuffers_DFF[4].PC_Buffer_FDRE> in unit <PC_Module_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers.The_IBuffers[2].The_IBuffers_DFF[5].PC_Buffer_FDRE> in unit <PC_Module_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers.The_IBuffers[2].The_IBuffers_DFF[6].PC_Buffer_FDRE> in unit <PC_Module_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers.The_IBuffers[2].The_IBuffers_DFF[7].PC_Buffer_FDRE> in unit <PC_Module_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers.The_IBuffers[2].The_IBuffers_DFF[8].PC_Buffer_FDRE> in unit <PC_Module_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers.The_IBuffers[2].The_IBuffers_DFF[9].PC_Buffer_FDRE> in unit <PC_Module_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers.The_IBuffers[2].The_IBuffers_DFF[10].PC_Buffer_FDRE> in unit <PC_Module_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers.The_IBuffers[2].The_IBuffers_DFF[11].PC_Buffer_FDRE> in unit <PC_Module_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers.The_IBuffers[2].The_IBuffers_DFF[12].PC_Buffer_FDRE> in unit <PC_Module_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers.The_IBuffers[2].The_IBuffers_DFF[13].PC_Buffer_FDRE> in unit <PC_Module_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers.The_IBuffers[2].The_IBuffers_DFF[14].PC_Buffer_FDRE> in unit <PC_Module_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers.The_IBuffers[2].The_IBuffers_DFF[15].PC_Buffer_FDRE> in unit <PC_Module_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers.The_IBuffers[2].The_IBuffers_DFF[16].PC_Buffer_FDRE> in unit <PC_Module_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers.The_IBuffers[2].The_IBuffers_DFF[17].PC_Buffer_FDRE> in unit <PC_Module_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers.The_IBuffers[2].The_IBuffers_DFF[18].PC_Buffer_FDRE> in unit <PC_Module_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers.The_IBuffers[2].The_IBuffers_DFF[19].PC_Buffer_FDRE> in unit <PC_Module_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers.The_IBuffers[2].The_IBuffers_DFF[20].PC_Buffer_FDRE> in unit <PC_Module_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers.The_IBuffers[2].The_IBuffers_DFF[21].PC_Buffer_FDRE> in unit <PC_Module_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers.The_IBuffers[2].The_IBuffers_DFF[22].PC_Buffer_FDRE> in unit <PC_Module_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers.The_IBuffers[2].The_IBuffers_DFF[23].PC_Buffer_FDRE> in unit <PC_Module_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers.The_IBuffers[2].The_IBuffers_DFF[24].PC_Buffer_FDRE> in unit <PC_Module_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers.The_IBuffers[2].The_IBuffers_DFF[25].PC_Buffer_FDRE> in unit <PC_Module_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers.The_IBuffers[2].The_IBuffers_DFF[26].PC_Buffer_FDRE> in unit <PC_Module_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers.The_IBuffers[2].The_IBuffers_DFF[27].PC_Buffer_FDRE> in unit <PC_Module_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers.The_IBuffers[2].The_IBuffers_DFF[28].PC_Buffer_FDRE> in unit <PC_Module_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers.The_IBuffers[2].The_IBuffers_DFF[29].PC_Buffer_FDRE> in unit <PC_Module_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers.The_IBuffers[2].The_IBuffers_DFF[30].PC_Buffer_FDRE> in unit <PC_Module_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers.The_IBuffers[2].The_IBuffers_DFF[31].PC_Buffer_FDRE> in unit <PC_Module_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers.The_IBuffers[3].The_IBuffers_DFF[0].PC_Buffer_FDRE> in unit <PC_Module_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers.The_IBuffers[3].The_IBuffers_DFF[1].PC_Buffer_FDRE> in unit <PC_Module_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers.The_IBuffers[3].The_IBuffers_DFF[2].PC_Buffer_FDRE> in unit <PC_Module_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers.The_IBuffers[3].The_IBuffers_DFF[3].PC_Buffer_FDRE> in unit <PC_Module_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers.The_IBuffers[3].The_IBuffers_DFF[4].PC_Buffer_FDRE> in unit <PC_Module_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers.The_IBuffers[3].The_IBuffers_DFF[5].PC_Buffer_FDRE> in unit <PC_Module_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers.The_IBuffers[3].The_IBuffers_DFF[6].PC_Buffer_FDRE> in unit <PC_Module_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers.The_IBuffers[3].The_IBuffers_DFF[7].PC_Buffer_FDRE> in unit <PC_Module_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers.The_IBuffers[3].The_IBuffers_DFF[8].PC_Buffer_FDRE> in unit <PC_Module_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers.The_IBuffers[3].The_IBuffers_DFF[9].PC_Buffer_FDRE> in unit <PC_Module_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers.The_IBuffers[3].The_IBuffers_DFF[10].PC_Buffer_FDRE> in unit <PC_Module_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers.The_IBuffers[3].The_IBuffers_DFF[11].PC_Buffer_FDRE> in unit <PC_Module_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers.The_IBuffers[3].The_IBuffers_DFF[12].PC_Buffer_FDRE> in unit <PC_Module_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers.The_IBuffers[3].The_IBuffers_DFF[13].PC_Buffer_FDRE> in unit <PC_Module_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers.The_IBuffers[3].The_IBuffers_DFF[14].PC_Buffer_FDRE> in unit <PC_Module_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers.The_IBuffers[3].The_IBuffers_DFF[15].PC_Buffer_FDRE> in unit <PC_Module_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers.The_IBuffers[3].The_IBuffers_DFF[16].PC_Buffer_FDRE> in unit <PC_Module_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers.The_IBuffers[3].The_IBuffers_DFF[17].PC_Buffer_FDRE> in unit <PC_Module_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers.The_IBuffers[3].The_IBuffers_DFF[18].PC_Buffer_FDRE> in unit <PC_Module_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers.The_IBuffers[3].The_IBuffers_DFF[19].PC_Buffer_FDRE> in unit <PC_Module_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers.The_IBuffers[3].The_IBuffers_DFF[20].PC_Buffer_FDRE> in unit <PC_Module_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers.The_IBuffers[3].The_IBuffers_DFF[21].PC_Buffer_FDRE> in unit <PC_Module_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers.The_IBuffers[3].The_IBuffers_DFF[22].PC_Buffer_FDRE> in unit <PC_Module_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers.The_IBuffers[3].The_IBuffers_DFF[23].PC_Buffer_FDRE> in unit <PC_Module_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers.The_IBuffers[3].The_IBuffers_DFF[24].PC_Buffer_FDRE> in unit <PC_Module_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers.The_IBuffers[3].The_IBuffers_DFF[25].PC_Buffer_FDRE> in unit <PC_Module_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers.The_IBuffers[3].The_IBuffers_DFF[26].PC_Buffer_FDRE> in unit <PC_Module_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers.The_IBuffers[3].The_IBuffers_DFF[27].PC_Buffer_FDRE> in unit <PC_Module_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers.The_IBuffers[3].The_IBuffers_DFF[28].PC_Buffer_FDRE> in unit <PC_Module_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers.The_IBuffers[3].The_IBuffers_DFF[29].PC_Buffer_FDRE> in unit <PC_Module_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers.The_IBuffers[3].The_IBuffers_DFF[30].PC_Buffer_FDRE> in unit <PC_Module_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers.The_IBuffers[3].The_IBuffers_DFF[31].PC_Buffer_FDRE> in unit <PC_Module_gti>.
Entity <PC_Module_gti> analyzed. Unit <PC_Module_gti> generated.

Analyzing generic Entity <mux4.1> in library <Microblaze_v7_10_d> (Architecture <IMP>).
	D_Size = 32
WARNING:Xst:2211 - "/softwares/Linux/xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/mux4.vhd" line 116: Instantiating black box module <MUXF5>.
WARNING:Xst:2211 - "/softwares/Linux/xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/mux4.vhd" line 116: Instantiating black box module <MUXF5>.
WARNING:Xst:2211 - "/softwares/Linux/xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/mux4.vhd" line 116: Instantiating black box module <MUXF5>.
WARNING:Xst:2211 - "/softwares/Linux/xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/mux4.vhd" line 116: Instantiating black box module <MUXF5>.
WARNING:Xst:2211 - "/softwares/Linux/xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/mux4.vhd" line 116: Instantiating black box module <MUXF5>.
WARNING:Xst:2211 - "/softwares/Linux/xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/mux4.vhd" line 116: Instantiating black box module <MUXF5>.
WARNING:Xst:2211 - "/softwares/Linux/xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/mux4.vhd" line 116: Instantiating black box module <MUXF5>.
WARNING:Xst:2211 - "/softwares/Linux/xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/mux4.vhd" line 116: Instantiating black box module <MUXF5>.
WARNING:Xst:2211 - "/softwares/Linux/xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/mux4.vhd" line 116: Instantiating black box module <MUXF5>.
WARNING:Xst:2211 - "/softwares/Linux/xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/mux4.vhd" line 116: Instantiating black box module <MUXF5>.
WARNING:Xst:2211 - "/softwares/Linux/xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/mux4.vhd" line 116: Instantiating black box module <MUXF5>.
WARNING:Xst:2211 - "/softwares/Linux/xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/mux4.vhd" line 116: Instantiating black box module <MUXF5>.
WARNING:Xst:2211 - "/softwares/Linux/xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/mux4.vhd" line 116: Instantiating black box module <MUXF5>.
WARNING:Xst:2211 - "/softwares/Linux/xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/mux4.vhd" line 116: Instantiating black box module <MUXF5>.
WARNING:Xst:2211 - "/softwares/Linux/xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/mux4.vhd" line 116: Instantiating black box module <MUXF5>.
WARNING:Xst:2211 - "/softwares/Linux/xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/mux4.vhd" line 116: Instantiating black box module <MUXF5>.
WARNING:Xst:2211 - "/softwares/Linux/xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/mux4.vhd" line 116: Instantiating black box module <MUXF5>.
WARNING:Xst:2211 - "/softwares/Linux/xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/mux4.vhd" line 116: Instantiating black box module <MUXF5>.
WARNING:Xst:2211 - "/softwares/Linux/xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/mux4.vhd" line 116: Instantiating black box module <MUXF5>.
WARNING:Xst:2211 - "/softwares/Linux/xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/mux4.vhd" line 116: Instantiating black box module <MUXF5>.
WARNING:Xst:2211 - "/softwares/Linux/xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/mux4.vhd" line 116: Instantiating black box module <MUXF5>.
WARNING:Xst:2211 - "/softwares/Linux/xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/mux4.vhd" line 116: Instantiating black box module <MUXF5>.
WARNING:Xst:2211 - "/softwares/Linux/xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/mux4.vhd" line 116: Instantiating black box module <MUXF5>.
WARNING:Xst:2211 - "/softwares/Linux/xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/mux4.vhd" line 116: Instantiating black box module <MUXF5>.
WARNING:Xst:2211 - "/softwares/Linux/xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/mux4.vhd" line 116: Instantiating black box module <MUXF5>.
WARNING:Xst:2211 - "/softwares/Linux/xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/mux4.vhd" line 116: Instantiating black box module <MUXF5>.
WARNING:Xst:2211 - "/softwares/Linux/xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/mux4.vhd" line 116: Instantiating black box module <MUXF5>.
WARNING:Xst:2211 - "/softwares/Linux/xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/mux4.vhd" line 116: Instantiating black box module <MUXF5>.
WARNING:Xst:2211 - "/softwares/Linux/xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/mux4.vhd" line 116: Instantiating black box module <MUXF5>.
WARNING:Xst:2211 - "/softwares/Linux/xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/mux4.vhd" line 116: Instantiating black box module <MUXF5>.
WARNING:Xst:2211 - "/softwares/Linux/xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/mux4.vhd" line 116: Instantiating black box module <MUXF5>.
WARNING:Xst:2211 - "/softwares/Linux/xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/mux4.vhd" line 116: Instantiating black box module <MUXF5>.
Entity <mux4.1> analyzed. Unit <mux4.1> generated.

Analyzing generic Entity <PreFetch_Buffer_gti> in library <Microblaze_v7_10_d> (Architecture <IMP>).
	C_IEXT_BUS_EXCEPTION = false
	C_TARGET = "virtex5"
	C_USE_MMU = 0
    Set user-defined property "KEEP =  true" for signal <of_ibuf_sel>.
    Set user-defined property "KEEP =  true" for signal <of_buffer_sel_i>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers.The_IBuffers[0].The_IBuffers_DFF[0].PC_Buffer_FDRE> in unit <PreFetch_Buffer_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers.The_IBuffers[0].The_IBuffers_DFF[1].PC_Buffer_FDRE> in unit <PreFetch_Buffer_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers.The_IBuffers[0].The_IBuffers_DFF[2].PC_Buffer_FDRE> in unit <PreFetch_Buffer_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers.The_IBuffers[0].The_IBuffers_DFF[3].PC_Buffer_FDRE> in unit <PreFetch_Buffer_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers.The_IBuffers[0].The_IBuffers_DFF[4].PC_Buffer_FDRE> in unit <PreFetch_Buffer_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers.The_IBuffers[0].The_IBuffers_DFF[5].PC_Buffer_FDRE> in unit <PreFetch_Buffer_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers.The_IBuffers[0].The_IBuffers_DFF[6].PC_Buffer_FDRE> in unit <PreFetch_Buffer_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers.The_IBuffers[0].The_IBuffers_DFF[7].PC_Buffer_FDRE> in unit <PreFetch_Buffer_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers.The_IBuffers[0].The_IBuffers_DFF[8].PC_Buffer_FDRE> in unit <PreFetch_Buffer_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers.The_IBuffers[0].The_IBuffers_DFF[9].PC_Buffer_FDRE> in unit <PreFetch_Buffer_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers.The_IBuffers[0].The_IBuffers_DFF[10].PC_Buffer_FDRE> in unit <PreFetch_Buffer_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers.The_IBuffers[0].The_IBuffers_DFF[11].PC_Buffer_FDRE> in unit <PreFetch_Buffer_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers.The_IBuffers[0].The_IBuffers_DFF[12].PC_Buffer_FDRE> in unit <PreFetch_Buffer_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers.The_IBuffers[0].The_IBuffers_DFF[13].PC_Buffer_FDRE> in unit <PreFetch_Buffer_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers.The_IBuffers[0].The_IBuffers_DFF[14].PC_Buffer_FDRE> in unit <PreFetch_Buffer_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers.The_IBuffers[0].The_IBuffers_DFF[15].PC_Buffer_FDRE> in unit <PreFetch_Buffer_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers.The_IBuffers[0].The_IBuffers_DFF[16].PC_Buffer_FDRE> in unit <PreFetch_Buffer_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers.The_IBuffers[0].The_IBuffers_DFF[17].PC_Buffer_FDRE> in unit <PreFetch_Buffer_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers.The_IBuffers[0].The_IBuffers_DFF[18].PC_Buffer_FDRE> in unit <PreFetch_Buffer_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers.The_IBuffers[0].The_IBuffers_DFF[19].PC_Buffer_FDRE> in unit <PreFetch_Buffer_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers.The_IBuffers[0].The_IBuffers_DFF[20].PC_Buffer_FDRE> in unit <PreFetch_Buffer_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers.The_IBuffers[0].The_IBuffers_DFF[21].PC_Buffer_FDRE> in unit <PreFetch_Buffer_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers.The_IBuffers[0].The_IBuffers_DFF[22].PC_Buffer_FDRE> in unit <PreFetch_Buffer_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers.The_IBuffers[0].The_IBuffers_DFF[23].PC_Buffer_FDRE> in unit <PreFetch_Buffer_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers.The_IBuffers[0].The_IBuffers_DFF[24].PC_Buffer_FDRE> in unit <PreFetch_Buffer_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers.The_IBuffers[0].The_IBuffers_DFF[25].PC_Buffer_FDRE> in unit <PreFetch_Buffer_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers.The_IBuffers[0].The_IBuffers_DFF[26].PC_Buffer_FDRE> in unit <PreFetch_Buffer_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers.The_IBuffers[0].The_IBuffers_DFF[27].PC_Buffer_FDRE> in unit <PreFetch_Buffer_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers.The_IBuffers[0].The_IBuffers_DFF[28].PC_Buffer_FDRE> in unit <PreFetch_Buffer_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers.The_IBuffers[0].The_IBuffers_DFF[29].PC_Buffer_FDRE> in unit <PreFetch_Buffer_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers.The_IBuffers[0].The_IBuffers_DFF[30].PC_Buffer_FDRE> in unit <PreFetch_Buffer_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers.The_IBuffers[0].The_IBuffers_DFF[31].PC_Buffer_FDRE> in unit <PreFetch_Buffer_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers.The_IBuffers[0].The_IBuffers_DFF[32].PC_Buffer_FDRE> in unit <PreFetch_Buffer_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers.The_IBuffers[0].The_IBuffers_DFF[33].PC_Buffer_FDRE> in unit <PreFetch_Buffer_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers.The_IBuffers[0].The_IBuffers_DFF[34].PC_Buffer_FDRE> in unit <PreFetch_Buffer_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers.The_IBuffers[0].The_IBuffers_DFF[35].PC_Buffer_FDRE> in unit <PreFetch_Buffer_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers.The_IBuffers[0].The_IBuffers_DFF[36].PC_Buffer_FDRE> in unit <PreFetch_Buffer_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers.The_IBuffers[0].The_IBuffers_DFF[37].PC_Buffer_FDRE> in unit <PreFetch_Buffer_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers.The_IBuffers[0].The_IBuffers_DFF[38].PC_Buffer_FDRE> in unit <PreFetch_Buffer_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers.The_IBuffers[0].The_IBuffers_DFF[39].PC_Buffer_FDRE> in unit <PreFetch_Buffer_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers.The_IBuffers[0].The_IBuffers_DFF[40].PC_Buffer_FDRE> in unit <PreFetch_Buffer_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers.The_IBuffers[0].The_IBuffers_DFF[41].PC_Buffer_FDRE> in unit <PreFetch_Buffer_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers.The_IBuffers[0].The_IBuffers_DFF[42].PC_Buffer_FDRE> in unit <PreFetch_Buffer_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers.The_IBuffers[1].The_IBuffers_DFF[0].PC_Buffer_FDRE> in unit <PreFetch_Buffer_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers.The_IBuffers[1].The_IBuffers_DFF[1].PC_Buffer_FDRE> in unit <PreFetch_Buffer_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers.The_IBuffers[1].The_IBuffers_DFF[2].PC_Buffer_FDRE> in unit <PreFetch_Buffer_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers.The_IBuffers[1].The_IBuffers_DFF[3].PC_Buffer_FDRE> in unit <PreFetch_Buffer_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers.The_IBuffers[1].The_IBuffers_DFF[4].PC_Buffer_FDRE> in unit <PreFetch_Buffer_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers.The_IBuffers[1].The_IBuffers_DFF[5].PC_Buffer_FDRE> in unit <PreFetch_Buffer_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers.The_IBuffers[1].The_IBuffers_DFF[6].PC_Buffer_FDRE> in unit <PreFetch_Buffer_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers.The_IBuffers[1].The_IBuffers_DFF[7].PC_Buffer_FDRE> in unit <PreFetch_Buffer_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers.The_IBuffers[1].The_IBuffers_DFF[8].PC_Buffer_FDRE> in unit <PreFetch_Buffer_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers.The_IBuffers[1].The_IBuffers_DFF[9].PC_Buffer_FDRE> in unit <PreFetch_Buffer_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers.The_IBuffers[1].The_IBuffers_DFF[10].PC_Buffer_FDRE> in unit <PreFetch_Buffer_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers.The_IBuffers[1].The_IBuffers_DFF[11].PC_Buffer_FDRE> in unit <PreFetch_Buffer_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers.The_IBuffers[1].The_IBuffers_DFF[12].PC_Buffer_FDRE> in unit <PreFetch_Buffer_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers.The_IBuffers[1].The_IBuffers_DFF[13].PC_Buffer_FDRE> in unit <PreFetch_Buffer_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers.The_IBuffers[1].The_IBuffers_DFF[14].PC_Buffer_FDRE> in unit <PreFetch_Buffer_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers.The_IBuffers[1].The_IBuffers_DFF[15].PC_Buffer_FDRE> in unit <PreFetch_Buffer_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers.The_IBuffers[1].The_IBuffers_DFF[16].PC_Buffer_FDRE> in unit <PreFetch_Buffer_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers.The_IBuffers[1].The_IBuffers_DFF[17].PC_Buffer_FDRE> in unit <PreFetch_Buffer_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers.The_IBuffers[1].The_IBuffers_DFF[18].PC_Buffer_FDRE> in unit <PreFetch_Buffer_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers.The_IBuffers[1].The_IBuffers_DFF[19].PC_Buffer_FDRE> in unit <PreFetch_Buffer_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers.The_IBuffers[1].The_IBuffers_DFF[20].PC_Buffer_FDRE> in unit <PreFetch_Buffer_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers.The_IBuffers[1].The_IBuffers_DFF[21].PC_Buffer_FDRE> in unit <PreFetch_Buffer_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers.The_IBuffers[1].The_IBuffers_DFF[22].PC_Buffer_FDRE> in unit <PreFetch_Buffer_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers.The_IBuffers[1].The_IBuffers_DFF[23].PC_Buffer_FDRE> in unit <PreFetch_Buffer_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers.The_IBuffers[1].The_IBuffers_DFF[24].PC_Buffer_FDRE> in unit <PreFetch_Buffer_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers.The_IBuffers[1].The_IBuffers_DFF[25].PC_Buffer_FDRE> in unit <PreFetch_Buffer_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers.The_IBuffers[1].The_IBuffers_DFF[26].PC_Buffer_FDRE> in unit <PreFetch_Buffer_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers.The_IBuffers[1].The_IBuffers_DFF[27].PC_Buffer_FDRE> in unit <PreFetch_Buffer_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers.The_IBuffers[1].The_IBuffers_DFF[28].PC_Buffer_FDRE> in unit <PreFetch_Buffer_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers.The_IBuffers[1].The_IBuffers_DFF[29].PC_Buffer_FDRE> in unit <PreFetch_Buffer_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers.The_IBuffers[1].The_IBuffers_DFF[30].PC_Buffer_FDRE> in unit <PreFetch_Buffer_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers.The_IBuffers[1].The_IBuffers_DFF[31].PC_Buffer_FDRE> in unit <PreFetch_Buffer_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers.The_IBuffers[1].The_IBuffers_DFF[32].PC_Buffer_FDRE> in unit <PreFetch_Buffer_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers.The_IBuffers[1].The_IBuffers_DFF[33].PC_Buffer_FDRE> in unit <PreFetch_Buffer_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers.The_IBuffers[1].The_IBuffers_DFF[34].PC_Buffer_FDRE> in unit <PreFetch_Buffer_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers.The_IBuffers[1].The_IBuffers_DFF[35].PC_Buffer_FDRE> in unit <PreFetch_Buffer_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers.The_IBuffers[1].The_IBuffers_DFF[36].PC_Buffer_FDRE> in unit <PreFetch_Buffer_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers.The_IBuffers[1].The_IBuffers_DFF[37].PC_Buffer_FDRE> in unit <PreFetch_Buffer_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers.The_IBuffers[1].The_IBuffers_DFF[38].PC_Buffer_FDRE> in unit <PreFetch_Buffer_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers.The_IBuffers[1].The_IBuffers_DFF[39].PC_Buffer_FDRE> in unit <PreFetch_Buffer_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers.The_IBuffers[1].The_IBuffers_DFF[40].PC_Buffer_FDRE> in unit <PreFetch_Buffer_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers.The_IBuffers[1].The_IBuffers_DFF[41].PC_Buffer_FDRE> in unit <PreFetch_Buffer_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers.The_IBuffers[1].The_IBuffers_DFF[42].PC_Buffer_FDRE> in unit <PreFetch_Buffer_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers.The_IBuffers[2].The_IBuffers_DFF[0].PC_Buffer_FDRE> in unit <PreFetch_Buffer_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers.The_IBuffers[2].The_IBuffers_DFF[1].PC_Buffer_FDRE> in unit <PreFetch_Buffer_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers.The_IBuffers[2].The_IBuffers_DFF[2].PC_Buffer_FDRE> in unit <PreFetch_Buffer_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers.The_IBuffers[2].The_IBuffers_DFF[3].PC_Buffer_FDRE> in unit <PreFetch_Buffer_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers.The_IBuffers[2].The_IBuffers_DFF[4].PC_Buffer_FDRE> in unit <PreFetch_Buffer_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers.The_IBuffers[2].The_IBuffers_DFF[5].PC_Buffer_FDRE> in unit <PreFetch_Buffer_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers.The_IBuffers[2].The_IBuffers_DFF[6].PC_Buffer_FDRE> in unit <PreFetch_Buffer_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers.The_IBuffers[2].The_IBuffers_DFF[7].PC_Buffer_FDRE> in unit <PreFetch_Buffer_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers.The_IBuffers[2].The_IBuffers_DFF[8].PC_Buffer_FDRE> in unit <PreFetch_Buffer_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers.The_IBuffers[2].The_IBuffers_DFF[9].PC_Buffer_FDRE> in unit <PreFetch_Buffer_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers.The_IBuffers[2].The_IBuffers_DFF[10].PC_Buffer_FDRE> in unit <PreFetch_Buffer_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers.The_IBuffers[2].The_IBuffers_DFF[11].PC_Buffer_FDRE> in unit <PreFetch_Buffer_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers.The_IBuffers[2].The_IBuffers_DFF[12].PC_Buffer_FDRE> in unit <PreFetch_Buffer_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers.The_IBuffers[2].The_IBuffers_DFF[13].PC_Buffer_FDRE> in unit <PreFetch_Buffer_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers.The_IBuffers[2].The_IBuffers_DFF[14].PC_Buffer_FDRE> in unit <PreFetch_Buffer_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers.The_IBuffers[2].The_IBuffers_DFF[15].PC_Buffer_FDRE> in unit <PreFetch_Buffer_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers.The_IBuffers[2].The_IBuffers_DFF[16].PC_Buffer_FDRE> in unit <PreFetch_Buffer_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers.The_IBuffers[2].The_IBuffers_DFF[17].PC_Buffer_FDRE> in unit <PreFetch_Buffer_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers.The_IBuffers[2].The_IBuffers_DFF[18].PC_Buffer_FDRE> in unit <PreFetch_Buffer_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers.The_IBuffers[2].The_IBuffers_DFF[19].PC_Buffer_FDRE> in unit <PreFetch_Buffer_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers.The_IBuffers[2].The_IBuffers_DFF[20].PC_Buffer_FDRE> in unit <PreFetch_Buffer_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers.The_IBuffers[2].The_IBuffers_DFF[21].PC_Buffer_FDRE> in unit <PreFetch_Buffer_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers.The_IBuffers[2].The_IBuffers_DFF[22].PC_Buffer_FDRE> in unit <PreFetch_Buffer_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers.The_IBuffers[2].The_IBuffers_DFF[23].PC_Buffer_FDRE> in unit <PreFetch_Buffer_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers.The_IBuffers[2].The_IBuffers_DFF[24].PC_Buffer_FDRE> in unit <PreFetch_Buffer_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers.The_IBuffers[2].The_IBuffers_DFF[25].PC_Buffer_FDRE> in unit <PreFetch_Buffer_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers.The_IBuffers[2].The_IBuffers_DFF[26].PC_Buffer_FDRE> in unit <PreFetch_Buffer_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers.The_IBuffers[2].The_IBuffers_DFF[27].PC_Buffer_FDRE> in unit <PreFetch_Buffer_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers.The_IBuffers[2].The_IBuffers_DFF[28].PC_Buffer_FDRE> in unit <PreFetch_Buffer_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers.The_IBuffers[2].The_IBuffers_DFF[29].PC_Buffer_FDRE> in unit <PreFetch_Buffer_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers.The_IBuffers[2].The_IBuffers_DFF[30].PC_Buffer_FDRE> in unit <PreFetch_Buffer_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers.The_IBuffers[2].The_IBuffers_DFF[31].PC_Buffer_FDRE> in unit <PreFetch_Buffer_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers.The_IBuffers[2].The_IBuffers_DFF[32].PC_Buffer_FDRE> in unit <PreFetch_Buffer_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers.The_IBuffers[2].The_IBuffers_DFF[33].PC_Buffer_FDRE> in unit <PreFetch_Buffer_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers.The_IBuffers[2].The_IBuffers_DFF[34].PC_Buffer_FDRE> in unit <PreFetch_Buffer_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers.The_IBuffers[2].The_IBuffers_DFF[35].PC_Buffer_FDRE> in unit <PreFetch_Buffer_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers.The_IBuffers[2].The_IBuffers_DFF[36].PC_Buffer_FDRE> in unit <PreFetch_Buffer_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers.The_IBuffers[2].The_IBuffers_DFF[37].PC_Buffer_FDRE> in unit <PreFetch_Buffer_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers.The_IBuffers[2].The_IBuffers_DFF[38].PC_Buffer_FDRE> in unit <PreFetch_Buffer_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers.The_IBuffers[2].The_IBuffers_DFF[39].PC_Buffer_FDRE> in unit <PreFetch_Buffer_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers.The_IBuffers[2].The_IBuffers_DFF[40].PC_Buffer_FDRE> in unit <PreFetch_Buffer_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers.The_IBuffers[2].The_IBuffers_DFF[41].PC_Buffer_FDRE> in unit <PreFetch_Buffer_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers.The_IBuffers[2].The_IBuffers_DFF[42].PC_Buffer_FDRE> in unit <PreFetch_Buffer_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers.The_IBuffers[3].The_IBuffers_DFF[0].PC_Buffer_FDRE> in unit <PreFetch_Buffer_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers.The_IBuffers[3].The_IBuffers_DFF[1].PC_Buffer_FDRE> in unit <PreFetch_Buffer_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers.The_IBuffers[3].The_IBuffers_DFF[2].PC_Buffer_FDRE> in unit <PreFetch_Buffer_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers.The_IBuffers[3].The_IBuffers_DFF[3].PC_Buffer_FDRE> in unit <PreFetch_Buffer_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers.The_IBuffers[3].The_IBuffers_DFF[4].PC_Buffer_FDRE> in unit <PreFetch_Buffer_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers.The_IBuffers[3].The_IBuffers_DFF[5].PC_Buffer_FDRE> in unit <PreFetch_Buffer_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers.The_IBuffers[3].The_IBuffers_DFF[6].PC_Buffer_FDRE> in unit <PreFetch_Buffer_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers.The_IBuffers[3].The_IBuffers_DFF[7].PC_Buffer_FDRE> in unit <PreFetch_Buffer_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers.The_IBuffers[3].The_IBuffers_DFF[8].PC_Buffer_FDRE> in unit <PreFetch_Buffer_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers.The_IBuffers[3].The_IBuffers_DFF[9].PC_Buffer_FDRE> in unit <PreFetch_Buffer_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers.The_IBuffers[3].The_IBuffers_DFF[10].PC_Buffer_FDRE> in unit <PreFetch_Buffer_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers.The_IBuffers[3].The_IBuffers_DFF[11].PC_Buffer_FDRE> in unit <PreFetch_Buffer_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers.The_IBuffers[3].The_IBuffers_DFF[12].PC_Buffer_FDRE> in unit <PreFetch_Buffer_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers.The_IBuffers[3].The_IBuffers_DFF[13].PC_Buffer_FDRE> in unit <PreFetch_Buffer_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers.The_IBuffers[3].The_IBuffers_DFF[14].PC_Buffer_FDRE> in unit <PreFetch_Buffer_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers.The_IBuffers[3].The_IBuffers_DFF[15].PC_Buffer_FDRE> in unit <PreFetch_Buffer_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers.The_IBuffers[3].The_IBuffers_DFF[16].PC_Buffer_FDRE> in unit <PreFetch_Buffer_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers.The_IBuffers[3].The_IBuffers_DFF[17].PC_Buffer_FDRE> in unit <PreFetch_Buffer_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers.The_IBuffers[3].The_IBuffers_DFF[18].PC_Buffer_FDRE> in unit <PreFetch_Buffer_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers.The_IBuffers[3].The_IBuffers_DFF[19].PC_Buffer_FDRE> in unit <PreFetch_Buffer_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers.The_IBuffers[3].The_IBuffers_DFF[20].PC_Buffer_FDRE> in unit <PreFetch_Buffer_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers.The_IBuffers[3].The_IBuffers_DFF[21].PC_Buffer_FDRE> in unit <PreFetch_Buffer_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers.The_IBuffers[3].The_IBuffers_DFF[22].PC_Buffer_FDRE> in unit <PreFetch_Buffer_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers.The_IBuffers[3].The_IBuffers_DFF[23].PC_Buffer_FDRE> in unit <PreFetch_Buffer_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers.The_IBuffers[3].The_IBuffers_DFF[24].PC_Buffer_FDRE> in unit <PreFetch_Buffer_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers.The_IBuffers[3].The_IBuffers_DFF[25].PC_Buffer_FDRE> in unit <PreFetch_Buffer_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers.The_IBuffers[3].The_IBuffers_DFF[26].PC_Buffer_FDRE> in unit <PreFetch_Buffer_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers.The_IBuffers[3].The_IBuffers_DFF[27].PC_Buffer_FDRE> in unit <PreFetch_Buffer_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers.The_IBuffers[3].The_IBuffers_DFF[28].PC_Buffer_FDRE> in unit <PreFetch_Buffer_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers.The_IBuffers[3].The_IBuffers_DFF[29].PC_Buffer_FDRE> in unit <PreFetch_Buffer_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers.The_IBuffers[3].The_IBuffers_DFF[30].PC_Buffer_FDRE> in unit <PreFetch_Buffer_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers.The_IBuffers[3].The_IBuffers_DFF[31].PC_Buffer_FDRE> in unit <PreFetch_Buffer_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers.The_IBuffers[3].The_IBuffers_DFF[32].PC_Buffer_FDRE> in unit <PreFetch_Buffer_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers.The_IBuffers[3].The_IBuffers_DFF[33].PC_Buffer_FDRE> in unit <PreFetch_Buffer_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers.The_IBuffers[3].The_IBuffers_DFF[34].PC_Buffer_FDRE> in unit <PreFetch_Buffer_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers.The_IBuffers[3].The_IBuffers_DFF[35].PC_Buffer_FDRE> in unit <PreFetch_Buffer_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers.The_IBuffers[3].The_IBuffers_DFF[36].PC_Buffer_FDRE> in unit <PreFetch_Buffer_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers.The_IBuffers[3].The_IBuffers_DFF[37].PC_Buffer_FDRE> in unit <PreFetch_Buffer_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers.The_IBuffers[3].The_IBuffers_DFF[38].PC_Buffer_FDRE> in unit <PreFetch_Buffer_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers.The_IBuffers[3].The_IBuffers_DFF[39].PC_Buffer_FDRE> in unit <PreFetch_Buffer_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers.The_IBuffers[3].The_IBuffers_DFF[40].PC_Buffer_FDRE> in unit <PreFetch_Buffer_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers.The_IBuffers[3].The_IBuffers_DFF[41].PC_Buffer_FDRE> in unit <PreFetch_Buffer_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA_Buffers.The_IBuffers[3].The_IBuffers_DFF[42].PC_Buffer_FDRE> in unit <PreFetch_Buffer_gti>.
    Set user-defined property "INIT =  AACA" for instance <Using_FPGA.of_ibuf_sel_norun_lut_0> in unit <PreFetch_Buffer_gti>.
    Set user-defined property "INIT =  AACA" for instance <Using_FPGA.of_ibuf_sel_norun_lut_1> in unit <PreFetch_Buffer_gti>.
    Set user-defined property "INIT =  F066" for instance <Using_FPGA.of_ibuf_sel_piperun_lut_0> in unit <PreFetch_Buffer_gti>.
    Set user-defined property "INIT =  F066" for instance <Using_FPGA.of_ibuf_sel_piperun_lut_1> in unit <PreFetch_Buffer_gti>.
    Set user-defined property "INIT =  AACA" for instance <Using_FPGA.of_buffer_sel_norun_lut_0> in unit <PreFetch_Buffer_gti>.
    Set user-defined property "INIT =  AACA" for instance <Using_FPGA.of_buffer_sel_norun_lut_1> in unit <PreFetch_Buffer_gti>.
    Set user-defined property "INIT =  F066" for instance <Using_FPGA.of_buffer_sel_piperun_lut_0> in unit <PreFetch_Buffer_gti>.
    Set user-defined property "INIT =  F066" for instance <Using_FPGA.of_buffer_sel_piperun_lut_1> in unit <PreFetch_Buffer_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA.of_ibuf_sel_i_FDR_0> in unit <PreFetch_Buffer_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA.of_ibuf_sel_i_FDR_1> in unit <PreFetch_Buffer_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA.of_buffer_sel_i_FDR_0> in unit <PreFetch_Buffer_gti>.
    Set user-defined property "INIT =  0" for instance <Using_FPGA.of_buffer_sel_i_FDR_1> in unit <PreFetch_Buffer_gti>.
Entity <PreFetch_Buffer_gti> analyzed. Unit <PreFetch_Buffer_gti> generated.

Analyzing generic Entity <mux4.2> in library <Microblaze_v7_10_d> (Architecture <IMP>).
	D_Size = 43
WARNING:Xst:2211 - "/softwares/Linux/xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/mux4.vhd" line 116: Instantiating black box module <MUXF5>.
WARNING:Xst:2211 - "/softwares/Linux/xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/mux4.vhd" line 116: Instantiating black box module <MUXF5>.
WARNING:Xst:2211 - "/softwares/Linux/xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/mux4.vhd" line 116: Instantiating black box module <MUXF5>.
WARNING:Xst:2211 - "/softwares/Linux/xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/mux4.vhd" line 116: Instantiating black box module <MUXF5>.
WARNING:Xst:2211 - "/softwares/Linux/xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/mux4.vhd" line 116: Instantiating black box module <MUXF5>.
WARNING:Xst:2211 - "/softwares/Linux/xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/mux4.vhd" line 116: Instantiating black box module <MUXF5>.
WARNING:Xst:2211 - "/softwares/Linux/xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/mux4.vhd" line 116: Instantiating black box module <MUXF5>.
WARNING:Xst:2211 - "/softwares/Linux/xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/mux4.vhd" line 116: Instantiating black box module <MUXF5>.
WARNING:Xst:2211 - "/softwares/Linux/xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/mux4.vhd" line 116: Instantiating black box module <MUXF5>.
WARNING:Xst:2211 - "/softwares/Linux/xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/mux4.vhd" line 116: Instantiating black box module <MUXF5>.
WARNING:Xst:2211 - "/softwares/Linux/xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/mux4.vhd" line 116: Instantiating black box module <MUXF5>.
WARNING:Xst:2211 - "/softwares/Linux/xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/mux4.vhd" line 116: Instantiating black box module <MUXF5>.
WARNING:Xst:2211 - "/softwares/Linux/xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/mux4.vhd" line 116: Instantiating black box module <MUXF5>.
WARNING:Xst:2211 - "/softwares/Linux/xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/mux4.vhd" line 116: Instantiating black box module <MUXF5>.
WARNING:Xst:2211 - "/softwares/Linux/xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/mux4.vhd" line 116: Instantiating black box module <MUXF5>.
WARNING:Xst:2211 - "/softwares/Linux/xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/mux4.vhd" line 116: Instantiating black box module <MUXF5>.
WARNING:Xst:2211 - "/softwares/Linux/xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/mux4.vhd" line 116: Instantiating black box module <MUXF5>.
WARNING:Xst:2211 - "/softwares/Linux/xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/mux4.vhd" line 116: Instantiating black box module <MUXF5>.
WARNING:Xst:2211 - "/softwares/Linux/xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/mux4.vhd" line 116: Instantiating black box module <MUXF5>.
WARNING:Xst:2211 - "/softwares/Linux/xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/mux4.vhd" line 116: Instantiating black box module <MUXF5>.
WARNING:Xst:2211 - "/softwares/Linux/xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/mux4.vhd" line 116: Instantiating black box module <MUXF5>.
WARNING:Xst:2211 - "/softwares/Linux/xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/mux4.vhd" line 116: Instantiating black box module <MUXF5>.
WARNING:Xst:2211 - "/softwares/Linux/xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/mux4.vhd" line 116: Instantiating black box module <MUXF5>.
WARNING:Xst:2211 - "/softwares/Linux/xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/mux4.vhd" line 116: Instantiating black box module <MUXF5>.
WARNING:Xst:2211 - "/softwares/Linux/xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/mux4.vhd" line 116: Instantiating black box module <MUXF5>.
WARNING:Xst:2211 - "/softwares/Linux/xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/mux4.vhd" line 116: Instantiating black box module <MUXF5>.
WARNING:Xst:2211 - "/softwares/Linux/xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/mux4.vhd" line 116: Instantiating black box module <MUXF5>.
WARNING:Xst:2211 - "/softwares/Linux/xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/mux4.vhd" line 116: Instantiating black box module <MUXF5>.
WARNING:Xst:2211 - "/softwares/Linux/xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/mux4.vhd" line 116: Instantiating black box module <MUXF5>.
WARNING:Xst:2211 - "/softwares/Linux/xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/mux4.vhd" line 116: Instantiating black box module <MUXF5>.
WARNING:Xst:2211 - "/softwares/Linux/xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/mux4.vhd" line 116: Instantiating black box module <MUXF5>.
WARNING:Xst:2211 - "/softwares/Linux/xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/mux4.vhd" line 116: Instantiating black box module <MUXF5>.
WARNING:Xst:2211 - "/softwares/Linux/xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/mux4.vhd" line 116: Instantiating black box module <MUXF5>.
WARNING:Xst:2211 - "/softwares/Linux/xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/mux4.vhd" line 116: Instantiating black box module <MUXF5>.
WARNING:Xst:2211 - "/softwares/Linux/xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/mux4.vhd" line 116: Instantiating black box module <MUXF5>.
WARNING:Xst:2211 - "/softwares/Linux/xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/mux4.vhd" line 116: Instantiating black box module <MUXF5>.
WARNING:Xst:2211 - "/softwares/Linux/xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/mux4.vhd" line 116: Instantiating black box module <MUXF5>.
WARNING:Xst:2211 - "/softwares/Linux/xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/mux4.vhd" line 116: Instantiating black box module <MUXF5>.
WARNING:Xst:2211 - "/softwares/Linux/xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/mux4.vhd" line 116: Instantiating black box module <MUXF5>.
WARNING:Xst:2211 - "/softwares/Linux/xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/mux4.vhd" line 116: Instantiating black box module <MUXF5>.
WARNING:Xst:2211 - "/softwares/Linux/xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/mux4.vhd" line 116: Instantiating black box module <MUXF5>.
WARNING:Xst:2211 - "/softwares/Linux/xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/mux4.vhd" line 116: Instantiating black box module <MUXF5>.
WARNING:Xst:2211 - "/softwares/Linux/xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/mux4.vhd" line 116: Instantiating black box module <MUXF5>.
Entity <mux4.2> analyzed. Unit <mux4.2> generated.

Analyzing generic Entity <Jump_Logic> in library <Microblaze_v7_10_d> (Architecture <IMP>).
	C_TARGET = "virtex5"
Entity <Jump_Logic> analyzed. Unit <Jump_Logic> generated.

Analyzing generic Entity <Data_Flow_gti> in library <Microblaze_v7_10_d> (Architecture <IMP>).
	C_ADDR_TAG_BITS = 0
	C_ALLOW_DCACHE_WR = 1
	C_ALLOW_ICACHE_WR = 1
	C_ALLOW_LUT6 = true
	C_AREA_OPTIMIZED = 0
	C_CACHE_BYTE_SIZE = 8192
	C_DATA_SIZE = 32
	C_DCACHE_ADDR_TAG = 0
	C_DCACHE_ALWAYS_USED = 0
	C_DCACHE_BASEADDR = "00000000000000000000000000000000"
	C_DCACHE_BYTE_SIZE = 8192
	C_DCACHE_HIGHADDR = "00111111111111111111111111111111"
	C_DCACHE_LINE_LEN = 4
	C_DCACHE_USE_FSL = 1
	C_DEBUG_ENABLED = 1
	C_DIV_ZERO_EXCEPTION = 0
	C_DOPB_BUS_EXCEPTION = 0
	C_DPLB_BUS_EXCEPTION = 0
	C_D_LMB = 1
	C_D_OPB = 0
	C_D_PLB = 1
	C_EDGE_IS_POSITIVE = 1
	C_FPU_EXCEPTION = 0
	C_FSL_DATA_SIZE = 32
	C_FSL_EXCEPTION = 0
	C_FSL_LINKS = 0
	C_ICACHE_ALWAYS_USED = 0
	C_ICACHE_BASEADDR = "00000000000000000000000000000000"
	C_ICACHE_HIGHADDR = "00111111111111111111111111111111"
	C_ICACHE_LINE_LEN = 4
	C_ICACHE_USE_FSL = 1
	C_ILL_OPCODE_EXCEPTION = 0
	C_INTERCONNECT = 1
	C_INTERRUPT_IS_EDGE = 0
	C_IOPB_BUS_EXCEPTION = 0
	C_IPLB_BUS_EXCEPTION = 0
	C_I_LMB = 1
	C_I_OPB = 0
	C_I_PLB = 1
	C_MAX_FSL_LINKS = 16
	C_MB_VERSION = "00001011"
	C_MMU_DTLB_SIZE = 4
	C_MMU_ITLB_SIZE = 2
	C_MMU_TLB_ACCESS = 3
	C_MMU_TLB_READ = true
	C_MMU_ZONES = 16
	C_NUMBER_OF_PC_BRK = 1
	C_NUMBER_OF_RD_ADDR_BRK = 0
	C_NUMBER_OF_WR_ADDR_BRK = 0
	C_OPCODE_0x0_ILLEGAL = 0
	C_PVR = 0
	C_PVR_USER1 = "00000000"
	C_PVR_USER2 = "00000000000000000000000000000000"
	C_RESET_MSR = "000000000000000"
	C_TARGET = "virtex5"
	C_UNALIGNED_EXCEPTIONS = 0
	C_USE_BARREL = false
	C_USE_DCACHE = 0
	C_USE_DIV = false
	C_USE_EXCEPTIONS = false
	C_USE_EXTENDED_FSL_INSTR = 0
	C_USE_FPU = 0
	C_USE_HW_MUL = true
	C_USE_ICACHE = 0
	C_USE_MMU = 0
	C_USE_MSR_INSTR = true
	C_USE_MUL64 = false
	C_USE_PCMP_INSTR = true
	C_U_SET = "microblaze_0"
    Set property "max_fanout = 1000000" for signal <ex_op1_i>.
    Set property "max_fanout = 1000000" for signal <ex_op2>.
    Set property "max_fanout = 1000000" for signal <ex_op3>.
WARNING:Xst:753 - "/softwares/Linux/xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/data_flow_gti.vhd" line 1775: Unconnected output port 'MEM_FPU_Done' of component 'FPU'.
WARNING:Xst:753 - "/softwares/Linux/xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/data_flow_gti.vhd" line 1775: Unconnected output port 'WB_FPU_Excep' of component 'FPU'.
Entity <Data_Flow_gti> analyzed. Unit <Data_Flow_gti> generated.

Analyzing generic Entity <Register_File_gti> in library <Microblaze_v7_10_d> (Architecture <IMP>).
	C_TARGET = "virtex5"
	C_U_SET = "microblaze_0"
    Set user-defined property "INIT_A =  0000000000000000" for instance <Using_Virtex5.All_RAM32M[0].ram32m_i> in unit <Register_File_gti>.
    Set user-defined property "INIT_B =  0000000000000000" for instance <Using_Virtex5.All_RAM32M[0].ram32m_i> in unit <Register_File_gti>.
    Set user-defined property "INIT_C =  0000000000000000" for instance <Using_Virtex5.All_RAM32M[0].ram32m_i> in unit <Register_File_gti>.
    Set user-defined property "INIT_D =  0000000000000000" for instance <Using_Virtex5.All_RAM32M[0].ram32m_i> in unit <Register_File_gti>.
    Set user-defined property "INIT_A =  0000000000000000" for instance <Using_Virtex5.All_RAM32M[1].ram32m_i> in unit <Register_File_gti>.
    Set user-defined property "INIT_B =  0000000000000000" for instance <Using_Virtex5.All_RAM32M[1].ram32m_i> in unit <Register_File_gti>.
    Set user-defined property "INIT_C =  0000000000000000" for instance <Using_Virtex5.All_RAM32M[1].ram32m_i> in unit <Register_File_gti>.
    Set user-defined property "INIT_D =  0000000000000000" for instance <Using_Virtex5.All_RAM32M[1].ram32m_i> in unit <Register_File_gti>.
    Set user-defined property "INIT_A =  0000000000000000" for instance <Using_Virtex5.All_RAM32M[2].ram32m_i> in unit <Register_File_gti>.
    Set user-defined property "INIT_B =  0000000000000000" for instance <Using_Virtex5.All_RAM32M[2].ram32m_i> in unit <Register_File_gti>.
    Set user-defined property "INIT_C =  0000000000000000" for instance <Using_Virtex5.All_RAM32M[2].ram32m_i> in unit <Register_File_gti>.
    Set user-defined property "INIT_D =  0000000000000000" for instance <Using_Virtex5.All_RAM32M[2].ram32m_i> in unit <Register_File_gti>.
    Set user-defined property "INIT_A =  0000000000000000" for instance <Using_Virtex5.All_RAM32M[3].ram32m_i> in unit <Register_File_gti>.
    Set user-defined property "INIT_B =  0000000000000000" for instance <Using_Virtex5.All_RAM32M[3].ram32m_i> in unit <Register_File_gti>.
    Set user-defined property "INIT_C =  0000000000000000" for instance <Using_Virtex5.All_RAM32M[3].ram32m_i> in unit <Register_File_gti>.
    Set user-defined property "INIT_D =  0000000000000000" for instance <Using_Virtex5.All_RAM32M[3].ram32m_i> in unit <Register_File_gti>.
    Set user-defined property "INIT_A =  0000000000000000" for instance <Using_Virtex5.All_RAM32M[4].ram32m_i> in unit <Register_File_gti>.
    Set user-defined property "INIT_B =  0000000000000000" for instance <Using_Virtex5.All_RAM32M[4].ram32m_i> in unit <Register_File_gti>.
    Set user-defined property "INIT_C =  0000000000000000" for instance <Using_Virtex5.All_RAM32M[4].ram32m_i> in unit <Register_File_gti>.
    Set user-defined property "INIT_D =  0000000000000000" for instance <Using_Virtex5.All_RAM32M[4].ram32m_i> in unit <Register_File_gti>.
    Set user-defined property "INIT_A =  0000000000000000" for instance <Using_Virtex5.All_RAM32M[5].ram32m_i> in unit <Register_File_gti>.
    Set user-defined property "INIT_B =  0000000000000000" for instance <Using_Virtex5.All_RAM32M[5].ram32m_i> in unit <Register_File_gti>.
    Set user-defined property "INIT_C =  0000000000000000" for instance <Using_Virtex5.All_RAM32M[5].ram32m_i> in unit <Register_File_gti>.
    Set user-defined property "INIT_D =  0000000000000000" for instance <Using_Virtex5.All_RAM32M[5].ram32m_i> in unit <Register_File_gti>.
    Set user-defined property "INIT_A =  0000000000000000" for instance <Using_Virtex5.All_RAM32M[6].ram32m_i> in unit <Register_File_gti>.
    Set user-defined property "INIT_B =  0000000000000000" for instance <Using_Virtex5.All_RAM32M[6].ram32m_i> in unit <Register_File_gti>.
    Set user-defined property "INIT_C =  0000000000000000" for instance <Using_Virtex5.All_RAM32M[6].ram32m_i> in unit <Register_File_gti>.
    Set user-defined property "INIT_D =  0000000000000000" for instance <Using_Virtex5.All_RAM32M[6].ram32m_i> in unit <Register_File_gti>.
    Set user-defined property "INIT_A =  0000000000000000" for instance <Using_Virtex5.All_RAM32M[7].ram32m_i> in unit <Register_File_gti>.
    Set user-defined property "INIT_B =  0000000000000000" for instance <Using_Virtex5.All_RAM32M[7].ram32m_i> in unit <Register_File_gti>.
    Set user-defined property "INIT_C =  0000000000000000" for instance <Using_Virtex5.All_RAM32M[7].ram32m_i> in unit <Register_File_gti>.
    Set user-defined property "INIT_D =  0000000000000000" for instance <Using_Virtex5.All_RAM32M[7].ram32m_i> in unit <Register_File_gti>.
    Set user-defined property "INIT_A =  0000000000000000" for instance <Using_Virtex5.All_RAM32M[8].ram32m_i> in unit <Register_File_gti>.
    Set user-defined property "INIT_B =  0000000000000000" for instance <Using_Virtex5.All_RAM32M[8].ram32m_i> in unit <Register_File_gti>.
    Set user-defined property "INIT_C =  0000000000000000" for instance <Using_Virtex5.All_RAM32M[8].ram32m_i> in unit <Register_File_gti>.
    Set user-defined property "INIT_D =  0000000000000000" for instance <Using_Virtex5.All_RAM32M[8].ram32m_i> in unit <Register_File_gti>.
    Set user-defined property "INIT_A =  0000000000000000" for instance <Using_Virtex5.All_RAM32M[9].ram32m_i> in unit <Register_File_gti>.
    Set user-defined property "INIT_B =  0000000000000000" for instance <Using_Virtex5.All_RAM32M[9].ram32m_i> in unit <Register_File_gti>.
    Set user-defined property "INIT_C =  0000000000000000" for instance <Using_Virtex5.All_RAM32M[9].ram32m_i> in unit <Register_File_gti>.
    Set user-defined property "INIT_D =  0000000000000000" for instance <Using_Virtex5.All_RAM32M[9].ram32m_i> in unit <Register_File_gti>.
    Set user-defined property "INIT_A =  0000000000000000" for instance <Using_Virtex5.All_RAM32M[10].ram32m_i> in unit <Register_File_gti>.
    Set user-defined property "INIT_B =  0000000000000000" for instance <Using_Virtex5.All_RAM32M[10].ram32m_i> in unit <Register_File_gti>.
    Set user-defined property "INIT_C =  0000000000000000" for instance <Using_Virtex5.All_RAM32M[10].ram32m_i> in unit <Register_File_gti>.
    Set user-defined property "INIT_D =  0000000000000000" for instance <Using_Virtex5.All_RAM32M[10].ram32m_i> in unit <Register_File_gti>.
    Set user-defined property "INIT_A =  0000000000000000" for instance <Using_Virtex5.All_RAM32M[11].ram32m_i> in unit <Register_File_gti>.
    Set user-defined property "INIT_B =  0000000000000000" for instance <Using_Virtex5.All_RAM32M[11].ram32m_i> in unit <Register_File_gti>.
    Set user-defined property "INIT_C =  0000000000000000" for instance <Using_Virtex5.All_RAM32M[11].ram32m_i> in unit <Register_File_gti>.
    Set user-defined property "INIT_D =  0000000000000000" for instance <Using_Virtex5.All_RAM32M[11].ram32m_i> in unit <Register_File_gti>.
    Set user-defined property "INIT_A =  0000000000000000" for instance <Using_Virtex5.All_RAM32M[12].ram32m_i> in unit <Register_File_gti>.
    Set user-defined property "INIT_B =  0000000000000000" for instance <Using_Virtex5.All_RAM32M[12].ram32m_i> in unit <Register_File_gti>.
    Set user-defined property "INIT_C =  0000000000000000" for instance <Using_Virtex5.All_RAM32M[12].ram32m_i> in unit <Register_File_gti>.
    Set user-defined property "INIT_D =  0000000000000000" for instance <Using_Virtex5.All_RAM32M[12].ram32m_i> in unit <Register_File_gti>.
    Set user-defined property "INIT_A =  0000000000000000" for instance <Using_Virtex5.All_RAM32M[13].ram32m_i> in unit <Register_File_gti>.
    Set user-defined property "INIT_B =  0000000000000000" for instance <Using_Virtex5.All_RAM32M[13].ram32m_i> in unit <Register_File_gti>.
    Set user-defined property "INIT_C =  0000000000000000" for instance <Using_Virtex5.All_RAM32M[13].ram32m_i> in unit <Register_File_gti>.
    Set user-defined property "INIT_D =  0000000000000000" for instance <Using_Virtex5.All_RAM32M[13].ram32m_i> in unit <Register_File_gti>.
    Set user-defined property "INIT_A =  0000000000000000" for instance <Using_Virtex5.All_RAM32M[14].ram32m_i> in unit <Register_File_gti>.
    Set user-defined property "INIT_B =  0000000000000000" for instance <Using_Virtex5.All_RAM32M[14].ram32m_i> in unit <Register_File_gti>.
    Set user-defined property "INIT_C =  0000000000000000" for instance <Using_Virtex5.All_RAM32M[14].ram32m_i> in unit <Register_File_gti>.
    Set user-defined property "INIT_D =  0000000000000000" for instance <Using_Virtex5.All_RAM32M[14].ram32m_i> in unit <Register_File_gti>.
    Set user-defined property "INIT_A =  0000000000000000" for instance <Using_Virtex5.All_RAM32M[15].ram32m_i> in unit <Register_File_gti>.
    Set user-defined property "INIT_B =  0000000000000000" for instance <Using_Virtex5.All_RAM32M[15].ram32m_i> in unit <Register_File_gti>.
    Set user-defined property "INIT_C =  0000000000000000" for instance <Using_Virtex5.All_RAM32M[15].ram32m_i> in unit <Register_File_gti>.
    Set user-defined property "INIT_D =  0000000000000000" for instance <Using_Virtex5.All_RAM32M[15].ram32m_i> in unit <Register_File_gti>.
Entity <Register_File_gti> analyzed. Unit <Register_File_gti> generated.

Analyzing generic Entity <Operand_Select_gti> in library <Microblaze_v7_10_d> (Architecture <IMP>).
	C_TARGET = "virtex5"
Entity <Operand_Select_gti> analyzed. Unit <Operand_Select_gti> generated.

Analyzing generic Entity <ALU> in library <Microblaze_v7_10_d> (Architecture <IMP>).
	C_ALLOW_LUT6 = true
	C_AREA_OPTIMIZED = 0
	C_TARGET = "virtex5"
Entity <ALU> analyzed. Unit <ALU> generated.

Analyzing generic Entity <ALU_Bit.1> in library <Microblaze_v7_10_d> (Architecture <IMP>).
	C_ALLOW_LUT6 = true
	C_LAST_BIT = false
	C_TARGET = "virtex5"
    Set user-defined property "INIT =  607AA67800008888" for instance <Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5> in unit <ALU_Bit.1>.
Entity <ALU_Bit.1> analyzed. Unit <ALU_Bit.1> generated.

Analyzing generic Entity <ALU_Bit.2> in library <Microblaze_v7_10_d> (Architecture <IMP>).
	C_ALLOW_LUT6 = true
	C_LAST_BIT = true
	C_TARGET = "virtex5"
    Set user-defined property "INIT =  607AA67800008888" for instance <Using_FPGA_LUT6.Last_Bit.I_ALU_LUT_V5> in unit <ALU_Bit.2>.
    Set user-defined property "INIT =  FA0A" for instance <Using_FPGA_LUT6.Last_Bit.I_ALU_LUT_2> in unit <ALU_Bit.2>.
Entity <ALU_Bit.2> analyzed. Unit <ALU_Bit.2> generated.

Analyzing generic Entity <Shift_Logic_Module_gti> in library <Microblaze_v7_10_d> (Architecture <IMP>).
	C_ALLOW_LUT6 = true
	C_TARGET = "virtex5"
	C_USE_PCMP_INSTR = true
	C_U_SET = "microblaze_0"
    Set user-defined property "KEEP =  true" for signal <sign_0_15>.
    Set user-defined property "KEEP =  true" for signal <sign_16_23>.
    Set user-defined property "KEEP =  true" for signal <mask_0_15>.
    Set user-defined property "KEEP =  true" for signal <mask_16_23>.
    Set user-defined property "INIT =  CAAACAAA00000000" for instance <Using_FPGA_LUT6.ALL_Bits[31].LowBits.I_SHIFT_LUT6_L> in unit <Shift_Logic_Module_gti>.
    Set user-defined property "INIT =  CAAACAAA00000000" for instance <Using_FPGA_LUT6.ALL_Bits[30].LowBits.I_SHIFT_LUT6_L> in unit <Shift_Logic_Module_gti>.
    Set user-defined property "INIT =  CAAACAAA00000000" for instance <Using_FPGA_LUT6.ALL_Bits[29].LowBits.I_SHIFT_LUT6_L> in unit <Shift_Logic_Module_gti>.
    Set user-defined property "INIT =  CAAACAAA00000000" for instance <Using_FPGA_LUT6.ALL_Bits[28].LowBits.I_SHIFT_LUT6_L> in unit <Shift_Logic_Module_gti>.
    Set user-defined property "INIT =  CAAACAAA00000000" for instance <Using_FPGA_LUT6.ALL_Bits[27].LowBits.I_SHIFT_LUT6_L> in unit <Shift_Logic_Module_gti>.
    Set user-defined property "INIT =  CAAACAAA00000000" for instance <Using_FPGA_LUT6.ALL_Bits[26].LowBits.I_SHIFT_LUT6_L> in unit <Shift_Logic_Module_gti>.
    Set user-defined property "INIT =  CAAACAAA00000000" for instance <Using_FPGA_LUT6.ALL_Bits[25].LowBits.I_SHIFT_LUT6_L> in unit <Shift_Logic_Module_gti>.
    Set user-defined property "INIT =  CAAACAAA00000000" for instance <Using_FPGA_LUT6.ALL_Bits[24].LowBits.I_SHIFT_LUT6_L> in unit <Shift_Logic_Module_gti>.
    Set user-defined property "INIT =  CAAFCAA000000000" for instance <Using_FPGA_LUT6.ALL_Bits[23].MiddleBits.I_SHIFT_LUT6_M> in unit <Shift_Logic_Module_gti>.
    Set user-defined property "INIT =  CAAFCAA000000000" for instance <Using_FPGA_LUT6.ALL_Bits[22].MiddleBits.I_SHIFT_LUT6_M> in unit <Shift_Logic_Module_gti>.
    Set user-defined property "INIT =  CAAFCAA000000000" for instance <Using_FPGA_LUT6.ALL_Bits[21].MiddleBits.I_SHIFT_LUT6_M> in unit <Shift_Logic_Module_gti>.
    Set user-defined property "INIT =  CAAFCAA000000000" for instance <Using_FPGA_LUT6.ALL_Bits[20].MiddleBits.I_SHIFT_LUT6_M> in unit <Shift_Logic_Module_gti>.
    Set user-defined property "INIT =  CAAFCAA000000000" for instance <Using_FPGA_LUT6.ALL_Bits[19].MiddleBits.I_SHIFT_LUT6_M> in unit <Shift_Logic_Module_gti>.
    Set user-defined property "INIT =  CAAFCAA000000000" for instance <Using_FPGA_LUT6.ALL_Bits[18].MiddleBits.I_SHIFT_LUT6_M> in unit <Shift_Logic_Module_gti>.
    Set user-defined property "INIT =  CAAFCAA000000000" for instance <Using_FPGA_LUT6.ALL_Bits[17].MiddleBits.I_SHIFT_LUT6_M> in unit <Shift_Logic_Module_gti>.
    Set user-defined property "INIT =  CAAFCAA000000000" for instance <Using_FPGA_LUT6.ALL_Bits[16].MiddleBits.I_SHIFT_LUT6_M> in unit <Shift_Logic_Module_gti>.
    Set user-defined property "INIT =  CAFFCA0000000000" for instance <Using_FPGA_LUT6.ALL_Bits[15].HighBits.I_SHIFT_LUT6_H> in unit <Shift_Logic_Module_gti>.
    Set user-defined property "INIT =  CAFFCA0000000000" for instance <Using_FPGA_LUT6.ALL_Bits[14].HighBits.I_SHIFT_LUT6_H> in unit <Shift_Logic_Module_gti>.
    Set user-defined property "INIT =  CAFFCA0000000000" for instance <Using_FPGA_LUT6.ALL_Bits[13].HighBits.I_SHIFT_LUT6_H> in unit <Shift_Logic_Module_gti>.
    Set user-defined property "INIT =  CAFFCA0000000000" for instance <Using_FPGA_LUT6.ALL_Bits[12].HighBits.I_SHIFT_LUT6_H> in unit <Shift_Logic_Module_gti>.
    Set user-defined property "INIT =  CAFFCA0000000000" for instance <Using_FPGA_LUT6.ALL_Bits[11].HighBits.I_SHIFT_LUT6_H> in unit <Shift_Logic_Module_gti>.
    Set user-defined property "INIT =  CAFFCA0000000000" for instance <Using_FPGA_LUT6.ALL_Bits[10].HighBits.I_SHIFT_LUT6_H> in unit <Shift_Logic_Module_gti>.
    Set user-defined property "INIT =  CAFFCA0000000000" for instance <Using_FPGA_LUT6.ALL_Bits[9].HighBits.I_SHIFT_LUT6_H> in unit <Shift_Logic_Module_gti>.
    Set user-defined property "INIT =  CAFFCA0000000000" for instance <Using_FPGA_LUT6.ALL_Bits[8].HighBits.I_SHIFT_LUT6_H> in unit <Shift_Logic_Module_gti>.
    Set user-defined property "INIT =  CAFFCA0000000000" for instance <Using_FPGA_LUT6.ALL_Bits[7].HighBits.I_SHIFT_LUT6_H> in unit <Shift_Logic_Module_gti>.
    Set user-defined property "INIT =  CAFFCA0000000000" for instance <Using_FPGA_LUT6.ALL_Bits[6].HighBits.I_SHIFT_LUT6_H> in unit <Shift_Logic_Module_gti>.
    Set user-defined property "INIT =  CAFFCA0000000000" for instance <Using_FPGA_LUT6.ALL_Bits[5].HighBits.I_SHIFT_LUT6_H> in unit <Shift_Logic_Module_gti>.
    Set user-defined property "INIT =  CAFFCA0000000000" for instance <Using_FPGA_LUT6.ALL_Bits[4].HighBits.I_SHIFT_LUT6_H> in unit <Shift_Logic_Module_gti>.
    Set user-defined property "INIT =  CAFFCA0000000000" for instance <Using_FPGA_LUT6.ALL_Bits[3].HighBits.I_SHIFT_LUT6_H> in unit <Shift_Logic_Module_gti>.
    Set user-defined property "INIT =  CAFFCA0000000000" for instance <Using_FPGA_LUT6.ALL_Bits[2].HighBits.I_SHIFT_LUT6_H> in unit <Shift_Logic_Module_gti>.
    Set user-defined property "INIT =  CAFFCA0000000000" for instance <Using_FPGA_LUT6.ALL_Bits[1].HighBits.I_SHIFT_LUT6_H> in unit <Shift_Logic_Module_gti>.
    Set user-defined property "INIT =  CAFFCA0000000000" for instance <Using_FPGA_LUT6.ALL_Bits[0].HighBits.I_SHIFT_LUT6_H> in unit <Shift_Logic_Module_gti>.
    Set user-defined property "INIT =  0002" for instance <Use_PCMP_instr.Using_FPGA_PCMP.pcmp_00_lut_0> in unit <Shift_Logic_Module_gti>.
    Set user-defined property "INIT =  00FC" for instance <Use_PCMP_instr.Using_FPGA_PCMP.pcmp_00_lut_1> in unit <Shift_Logic_Module_gti>.
    Set user-defined property "INIT =  FF0C" for instance <Use_PCMP_instr.Using_FPGA_PCMP.pcmp_00_lut_2> in unit <Shift_Logic_Module_gti>.
    Set user-defined property "INIT =  8000" for instance <Use_PCMP_instr.Using_FPGA_PCMP.pcmp_10_lut> in unit <Shift_Logic_Module_gti>.
    Set user-defined property "INIT =  7FFF" for instance <Use_PCMP_instr.Using_FPGA_PCMP.pcmp_11_lut> in unit <Shift_Logic_Module_gti>.
Entity <Shift_Logic_Module_gti> analyzed. Unit <Shift_Logic_Module_gti> generated.

Analyzing generic Entity <carry_equal> in library <Microblaze_v7_10_d> (Architecture <IMP>).
	C_TARGET = "virtex5"
	Size = 8
Entity <carry_equal> analyzed. Unit <carry_equal> generated.

Analyzing generic Entity <MUL_Unit> in library <Microblaze_v7_10_d> (Architecture <IMP>).
	C_TARGET = "virtex5"
	C_USE_HW_MUL = true
	C_USE_MUL64 = false
WARNING:Xst:753 - "/softwares/Linux/xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/mul_unit.vhd" line 632: Unconnected output port 'DETECT' of component 'dsp_module'.
WARNING:Xst:753 - "/softwares/Linux/xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/mul_unit.vhd" line 665: Unconnected output port 'DETECT' of component 'dsp_module'.
WARNING:Xst:753 - "/softwares/Linux/xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/mul_unit.vhd" line 695: Unconnected output port 'PCOUT' of component 'dsp_module'.
WARNING:Xst:753 - "/softwares/Linux/xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/mul_unit.vhd" line 695: Unconnected output port 'DETECT' of component 'dsp_module'.
Entity <MUL_Unit> analyzed. Unit <MUL_Unit> generated.

Analyzing generic Entity <dsp_module.1> in library <Microblaze_v7_10_d> (Architecture <IMP>).
	C_AB_REG = 0
	C_A_WIDTH = 18
	C_B_WIDTH = 18
	C_MASK = "111111111111111111111111111111111111111111111111"
	C_M_REG = 0
	C_OPMODE = "0000101"
	C_PATTERN = "111111111111111111111111111111111111111111111111"
	C_P_REG = 1
	C_P_WIDTH = 48
	C_TARGET = "virtex5"
	C_USE_PATTERN = "NO_PATDET"
    Set user-defined property "ACASCREG =  0" for instance <Using_Virtex5.DSP48E_I1> in unit <dsp_module.1>.
    Set user-defined property "ALUMODEREG =  0" for instance <Using_Virtex5.DSP48E_I1> in unit <dsp_module.1>.
    Set user-defined property "AREG =  0" for instance <Using_Virtex5.DSP48E_I1> in unit <dsp_module.1>.
    Set user-defined property "AUTORESET_PATTERN_DETECT =  FALSE" for instance <Using_Virtex5.DSP48E_I1> in unit <dsp_module.1>.
    Set user-defined property "AUTORESET_PATTERN_DETECT_OPTINV =  MATCH" for instance <Using_Virtex5.DSP48E_I1> in unit <dsp_module.1>.
    Set user-defined property "A_INPUT =  DIRECT" for instance <Using_Virtex5.DSP48E_I1> in unit <dsp_module.1>.
    Set user-defined property "BCASCREG =  0" for instance <Using_Virtex5.DSP48E_I1> in unit <dsp_module.1>.
    Set user-defined property "BREG =  0" for instance <Using_Virtex5.DSP48E_I1> in unit <dsp_module.1>.
    Set user-defined property "B_INPUT =  DIRECT" for instance <Using_Virtex5.DSP48E_I1> in unit <dsp_module.1>.
    Set user-defined property "CARRYINREG =  0" for instance <Using_Virtex5.DSP48E_I1> in unit <dsp_module.1>.
    Set user-defined property "CARRYINSELREG =  0" for instance <Using_Virtex5.DSP48E_I1> in unit <dsp_module.1>.
    Set user-defined property "CREG =  0" for instance <Using_Virtex5.DSP48E_I1> in unit <dsp_module.1>.
    Set user-defined property "MASK =  FFFFFFFFFFFF" for instance <Using_Virtex5.DSP48E_I1> in unit <dsp_module.1>.
    Set user-defined property "MREG =  0" for instance <Using_Virtex5.DSP48E_I1> in unit <dsp_module.1>.
    Set user-defined property "MULTCARRYINREG =  0" for instance <Using_Virtex5.DSP48E_I1> in unit <dsp_module.1>.
    Set user-defined property "OPMODEREG =  0" for instance <Using_Virtex5.DSP48E_I1> in unit <dsp_module.1>.
    Set user-defined property "PATTERN =  FFFFFFFFFFFF" for instance <Using_Virtex5.DSP48E_I1> in unit <dsp_module.1>.
    Set user-defined property "PREG =  1" for instance <Using_Virtex5.DSP48E_I1> in unit <dsp_module.1>.
    Set user-defined property "SEL_MASK =  MASK" for instance <Using_Virtex5.DSP48E_I1> in unit <dsp_module.1>.
    Set user-defined property "SEL_PATTERN =  PATTERN" for instance <Using_Virtex5.DSP48E_I1> in unit <dsp_module.1>.
    Set user-defined property "SEL_ROUNDING_MASK =  SEL_MASK" for instance <Using_Virtex5.DSP48E_I1> in unit <dsp_module.1>.
    Set user-defined property "SIM_MODE =  SAFE" for instance <Using_Virtex5.DSP48E_I1> in unit <dsp_module.1>.
    Set user-defined property "USE_MULT =  MULT" for instance <Using_Virtex5.DSP48E_I1> in unit <dsp_module.1>.
    Set user-defined property "USE_PATTERN_DETECT =  NO_PATDET" for instance <Using_Virtex5.DSP48E_I1> in unit <dsp_module.1>.
    Set user-defined property "USE_SIMD =  ONE48" for instance <Using_Virtex5.DSP48E_I1> in unit <dsp_module.1>.
Entity <dsp_module.1> analyzed. Unit <dsp_module.1> generated.

Analyzing generic Entity <dsp_module.2> in library <Microblaze_v7_10_d> (Architecture <IMP>).
	C_AB_REG = 0
	C_A_WIDTH = 18
	C_B_WIDTH = 18
	C_MASK = "111111111111111111111111111111111111111111111111"
	C_M_REG = 1
	C_OPMODE = "1010101"
	C_PATTERN = "111111111111111111111111111111111111111111111111"
	C_P_REG = 1
	C_P_WIDTH = 48
	C_TARGET = "virtex5"
	C_USE_PATTERN = "NO_PATDET"
    Set user-defined property "ACASCREG =  0" for instance <Using_Virtex5.DSP48E_I1> in unit <dsp_module.2>.
    Set user-defined property "ALUMODEREG =  0" for instance <Using_Virtex5.DSP48E_I1> in unit <dsp_module.2>.
    Set user-defined property "AREG =  0" for instance <Using_Virtex5.DSP48E_I1> in unit <dsp_module.2>.
    Set user-defined property "AUTORESET_PATTERN_DETECT =  FALSE" for instance <Using_Virtex5.DSP48E_I1> in unit <dsp_module.2>.
    Set user-defined property "AUTORESET_PATTERN_DETECT_OPTINV =  MATCH" for instance <Using_Virtex5.DSP48E_I1> in unit <dsp_module.2>.
    Set user-defined property "A_INPUT =  DIRECT" for instance <Using_Virtex5.DSP48E_I1> in unit <dsp_module.2>.
    Set user-defined property "BCASCREG =  0" for instance <Using_Virtex5.DSP48E_I1> in unit <dsp_module.2>.
    Set user-defined property "BREG =  0" for instance <Using_Virtex5.DSP48E_I1> in unit <dsp_module.2>.
    Set user-defined property "B_INPUT =  DIRECT" for instance <Using_Virtex5.DSP48E_I1> in unit <dsp_module.2>.
    Set user-defined property "CARRYINREG =  0" for instance <Using_Virtex5.DSP48E_I1> in unit <dsp_module.2>.
    Set user-defined property "CARRYINSELREG =  0" for instance <Using_Virtex5.DSP48E_I1> in unit <dsp_module.2>.
    Set user-defined property "CREG =  0" for instance <Using_Virtex5.DSP48E_I1> in unit <dsp_module.2>.
    Set user-defined property "MASK =  FFFFFFFFFFFF" for instance <Using_Virtex5.DSP48E_I1> in unit <dsp_module.2>.
    Set user-defined property "MREG =  1" for instance <Using_Virtex5.DSP48E_I1> in unit <dsp_module.2>.
    Set user-defined property "MULTCARRYINREG =  0" for instance <Using_Virtex5.DSP48E_I1> in unit <dsp_module.2>.
    Set user-defined property "OPMODEREG =  0" for instance <Using_Virtex5.DSP48E_I1> in unit <dsp_module.2>.
    Set user-defined property "PATTERN =  FFFFFFFFFFFF" for instance <Using_Virtex5.DSP48E_I1> in unit <dsp_module.2>.
    Set user-defined property "PREG =  1" for instance <Using_Virtex5.DSP48E_I1> in unit <dsp_module.2>.
    Set user-defined property "SEL_MASK =  MASK" for instance <Using_Virtex5.DSP48E_I1> in unit <dsp_module.2>.
    Set user-defined property "SEL_PATTERN =  PATTERN" for instance <Using_Virtex5.DSP48E_I1> in unit <dsp_module.2>.
    Set user-defined property "SEL_ROUNDING_MASK =  SEL_MASK" for instance <Using_Virtex5.DSP48E_I1> in unit <dsp_module.2>.
    Set user-defined property "SIM_MODE =  SAFE" for instance <Using_Virtex5.DSP48E_I1> in unit <dsp_module.2>.
    Set user-defined property "USE_MULT =  MULT_S" for instance <Using_Virtex5.DSP48E_I1> in unit <dsp_module.2>.
    Set user-defined property "USE_PATTERN_DETECT =  NO_PATDET" for instance <Using_Virtex5.DSP48E_I1> in unit <dsp_module.2>.
    Set user-defined property "USE_SIMD =  ONE48" for instance <Using_Virtex5.DSP48E_I1> in unit <dsp_module.2>.
Entity <dsp_module.2> analyzed. Unit <dsp_module.2> generated.

Analyzing generic Entity <dsp_module.3> in library <Microblaze_v7_10_d> (Architecture <IMP>).
	C_AB_REG = 1
	C_A_WIDTH = 18
	C_B_WIDTH = 18
	C_MASK = "111111111111111111111111111111111111111111111111"
	C_M_REG = 1
	C_OPMODE = "0010101"
	C_PATTERN = "111111111111111111111111111111111111111111111111"
	C_P_REG = 0
	C_P_WIDTH = 48
	C_TARGET = "virtex5"
	C_USE_PATTERN = "NO_PATDET"
    Set user-defined property "ACASCREG =  1" for instance <Using_Virtex5.DSP48E_I1> in unit <dsp_module.3>.
    Set user-defined property "ALUMODEREG =  0" for instance <Using_Virtex5.DSP48E_I1> in unit <dsp_module.3>.
    Set user-defined property "AREG =  1" for instance <Using_Virtex5.DSP48E_I1> in unit <dsp_module.3>.
    Set user-defined property "AUTORESET_PATTERN_DETECT =  FALSE" for instance <Using_Virtex5.DSP48E_I1> in unit <dsp_module.3>.
    Set user-defined property "AUTORESET_PATTERN_DETECT_OPTINV =  MATCH" for instance <Using_Virtex5.DSP48E_I1> in unit <dsp_module.3>.
    Set user-defined property "A_INPUT =  DIRECT" for instance <Using_Virtex5.DSP48E_I1> in unit <dsp_module.3>.
    Set user-defined property "BCASCREG =  1" for instance <Using_Virtex5.DSP48E_I1> in unit <dsp_module.3>.
    Set user-defined property "BREG =  1" for instance <Using_Virtex5.DSP48E_I1> in unit <dsp_module.3>.
    Set user-defined property "B_INPUT =  DIRECT" for instance <Using_Virtex5.DSP48E_I1> in unit <dsp_module.3>.
    Set user-defined property "CARRYINREG =  0" for instance <Using_Virtex5.DSP48E_I1> in unit <dsp_module.3>.
    Set user-defined property "CARRYINSELREG =  0" for instance <Using_Virtex5.DSP48E_I1> in unit <dsp_module.3>.
    Set user-defined property "CREG =  0" for instance <Using_Virtex5.DSP48E_I1> in unit <dsp_module.3>.
    Set user-defined property "MASK =  FFFFFFFFFFFF" for instance <Using_Virtex5.DSP48E_I1> in unit <dsp_module.3>.
    Set user-defined property "MREG =  1" for instance <Using_Virtex5.DSP48E_I1> in unit <dsp_module.3>.
    Set user-defined property "MULTCARRYINREG =  0" for instance <Using_Virtex5.DSP48E_I1> in unit <dsp_module.3>.
    Set user-defined property "OPMODEREG =  0" for instance <Using_Virtex5.DSP48E_I1> in unit <dsp_module.3>.
    Set user-defined property "PATTERN =  FFFFFFFFFFFF" for instance <Using_Virtex5.DSP48E_I1> in unit <dsp_module.3>.
    Set user-defined property "PREG =  0" for instance <Using_Virtex5.DSP48E_I1> in unit <dsp_module.3>.
    Set user-defined property "SEL_MASK =  MASK" for instance <Using_Virtex5.DSP48E_I1> in unit <dsp_module.3>.
    Set user-defined property "SEL_PATTERN =  PATTERN" for instance <Using_Virtex5.DSP48E_I1> in unit <dsp_module.3>.
    Set user-defined property "SEL_ROUNDING_MASK =  SEL_MASK" for instance <Using_Virtex5.DSP48E_I1> in unit <dsp_module.3>.
    Set user-defined property "SIM_MODE =  SAFE" for instance <Using_Virtex5.DSP48E_I1> in unit <dsp_module.3>.
    Set user-defined property "USE_MULT =  MULT_S" for instance <Using_Virtex5.DSP48E_I1> in unit <dsp_module.3>.
    Set user-defined property "USE_PATTERN_DETECT =  NO_PATDET" for instance <Using_Virtex5.DSP48E_I1> in unit <dsp_module.3>.
    Set user-defined property "USE_SIMD =  ONE48" for instance <Using_Virtex5.DSP48E_I1> in unit <dsp_module.3>.
Entity <dsp_module.3> analyzed. Unit <dsp_module.3> generated.

Analyzing generic Entity <Barrel_Shifter_gti> in library <Microblaze_v7_10_d> (Architecture <IMP>).
	C_ALLOW_LUT6 = true
	C_TARGET = "virtex5"
	C_USE_BARREL = false
Entity <Barrel_Shifter_gti> analyzed. Unit <Barrel_Shifter_gti> generated.

Analyzing generic Entity <WB_Mux> in library <Microblaze_v7_10_d> (Architecture <IMP>).
	C_FSL_EXCEPTION = false
	C_MMU_TLB_READ = true
	C_PVR = 0
	C_TARGET = "virtex5"
	C_USE_EXCEPTIONS = false
	C_USE_FPU = false
	C_USE_HW_MUL = true
	C_USE_MMU = 0
Entity <WB_Mux> analyzed. Unit <WB_Mux> generated.

Analyzing generic Entity <WB_Mux_Bit> in library <Microblaze_v7_10_d> (Architecture <IMP>).
	C_DATA_WIDTH = 3
	C_LUT_SIZE = 6
	C_TARGET = "virtex5"
Entity <WB_Mux_Bit> analyzed. Unit <WB_Mux_Bit> generated.

Analyzing generic Entity <Zero_Detect_gti> in library <Microblaze_v7_10_d> (Architecture <IMP>).
	C_TARGET = "virtex5"
Entity <Zero_Detect_gti> analyzed. Unit <Zero_Detect_gti> generated.

Analyzing generic Entity <Byte_Doublet_Handle_gti> in library <Microblaze_v7_10_d> (Architecture <IMP>).
	C_TARGET = "virtex5"
	C_U_SET = "microblaze_0"
Entity <Byte_Doublet_Handle_gti> analyzed. Unit <Byte_Doublet_Handle_gti> generated.

Analyzing generic Entity <Data_Flow_Logic> in library <Microblaze_v7_10_d> (Architecture <IMP>).
	C_MAX_FSL_LINKS = 16
Entity <Data_Flow_Logic> analyzed. Unit <Data_Flow_Logic> generated.

Analyzing generic Entity <msr_reg_gti> in library <Microblaze_v7_10_d> (Architecture <msr_reg>).
	C_FSL_LINKS = 0
	C_PVR = 0
	C_RESET_MSR = "000000000000000"
	C_USE_DCACHE = false
	C_USE_DIV = false
	C_USE_D_OPB = false
	C_USE_EXCEPTIONS = false
	C_USE_ICACHE = false
	C_USE_MMU = 0
Entity <msr_reg_gti> analyzed. Unit <msr_reg_gti> generated.

Analyzing generic Entity <exception_registers_gti> in library <Microblaze_v7_10_d> (Architecture <IMP>).
	C_FSL_EXCEPTION = false
	C_MAX_FSL_LINKS = 16
	C_SAVE_PC_IN_EAR = false
	C_TARGET = "virtex5"
	C_USE_MMU = 0
    Set user-defined property "INIT =  00" for instance <FPGA_Target.exception_carry_select_LUT> in unit <exception_registers_gti>.
    Set user-defined property "INIT =  A678" for instance <FPGA_Target.Gen_Ret_Addr[31].I_RET_ADDR_LUT> in unit <exception_registers_gti>.
    Set user-defined property "INIT =  A678" for instance <FPGA_Target.Gen_Ret_Addr[30].I_RET_ADDR_LUT> in unit <exception_registers_gti>.
    Set user-defined property "INIT =  A678" for instance <FPGA_Target.Gen_Ret_Addr[29].I_RET_ADDR_LUT> in unit <exception_registers_gti>.
    Set user-defined property "INIT =  A678" for instance <FPGA_Target.Gen_Ret_Addr[28].I_RET_ADDR_LUT> in unit <exception_registers_gti>.
    Set user-defined property "INIT =  A678" for instance <FPGA_Target.Gen_Ret_Addr[27].I_RET_ADDR_LUT> in unit <exception_registers_gti>.
    Set user-defined property "INIT =  A678" for instance <FPGA_Target.Gen_Ret_Addr[26].I_RET_ADDR_LUT> in unit <exception_registers_gti>.
    Set user-defined property "INIT =  A678" for instance <FPGA_Target.Gen_Ret_Addr[25].I_RET_ADDR_LUT> in unit <exception_registers_gti>.
    Set user-defined property "INIT =  A678" for instance <FPGA_Target.Gen_Ret_Addr[24].I_RET_ADDR_LUT> in unit <exception_registers_gti>.
    Set user-defined property "INIT =  A678" for instance <FPGA_Target.Gen_Ret_Addr[23].I_RET_ADDR_LUT> in unit <exception_registers_gti>.
    Set user-defined property "INIT =  A678" for instance <FPGA_Target.Gen_Ret_Addr[22].I_RET_ADDR_LUT> in unit <exception_registers_gti>.
    Set user-defined property "INIT =  A678" for instance <FPGA_Target.Gen_Ret_Addr[21].I_RET_ADDR_LUT> in unit <exception_registers_gti>.
    Set user-defined property "INIT =  A678" for instance <FPGA_Target.Gen_Ret_Addr[20].I_RET_ADDR_LUT> in unit <exception_registers_gti>.
    Set user-defined property "INIT =  A678" for instance <FPGA_Target.Gen_Ret_Addr[19].I_RET_ADDR_LUT> in unit <exception_registers_gti>.
    Set user-defined property "INIT =  A678" for instance <FPGA_Target.Gen_Ret_Addr[18].I_RET_ADDR_LUT> in unit <exception_registers_gti>.
    Set user-defined property "INIT =  A678" for instance <FPGA_Target.Gen_Ret_Addr[17].I_RET_ADDR_LUT> in unit <exception_registers_gti>.
    Set user-defined property "INIT =  A678" for instance <FPGA_Target.Gen_Ret_Addr[16].I_RET_ADDR_LUT> in unit <exception_registers_gti>.
    Set user-defined property "INIT =  A678" for instance <FPGA_Target.Gen_Ret_Addr[15].I_RET_ADDR_LUT> in unit <exception_registers_gti>.
    Set user-defined property "INIT =  A678" for instance <FPGA_Target.Gen_Ret_Addr[14].I_RET_ADDR_LUT> in unit <exception_registers_gti>.
    Set user-defined property "INIT =  A678" for instance <FPGA_Target.Gen_Ret_Addr[13].I_RET_ADDR_LUT> in unit <exception_registers_gti>.
    Set user-defined property "INIT =  A678" for instance <FPGA_Target.Gen_Ret_Addr[12].I_RET_ADDR_LUT> in unit <exception_registers_gti>.
    Set user-defined property "INIT =  A678" for instance <FPGA_Target.Gen_Ret_Addr[11].I_RET_ADDR_LUT> in unit <exception_registers_gti>.
    Set user-defined property "INIT =  A678" for instance <FPGA_Target.Gen_Ret_Addr[10].I_RET_ADDR_LUT> in unit <exception_registers_gti>.
    Set user-defined property "INIT =  A678" for instance <FPGA_Target.Gen_Ret_Addr[9].I_RET_ADDR_LUT> in unit <exception_registers_gti>.
    Set user-defined property "INIT =  A678" for instance <FPGA_Target.Gen_Ret_Addr[8].I_RET_ADDR_LUT> in unit <exception_registers_gti>.
    Set user-defined property "INIT =  A678" for instance <FPGA_Target.Gen_Ret_Addr[7].I_RET_ADDR_LUT> in unit <exception_registers_gti>.
    Set user-defined property "INIT =  A678" for instance <FPGA_Target.Gen_Ret_Addr[6].I_RET_ADDR_LUT> in unit <exception_registers_gti>.
    Set user-defined property "INIT =  A678" for instance <FPGA_Target.Gen_Ret_Addr[5].I_RET_ADDR_LUT> in unit <exception_registers_gti>.
    Set user-defined property "INIT =  A678" for instance <FPGA_Target.Gen_Ret_Addr[4].I_RET_ADDR_LUT> in unit <exception_registers_gti>.
    Set user-defined property "INIT =  A678" for instance <FPGA_Target.Gen_Ret_Addr[3].I_RET_ADDR_LUT> in unit <exception_registers_gti>.
    Set user-defined property "INIT =  A678" for instance <FPGA_Target.Gen_Ret_Addr[2].I_RET_ADDR_LUT> in unit <exception_registers_gti>.
    Set user-defined property "INIT =  A678" for instance <FPGA_Target.Gen_Ret_Addr[1].I_RET_ADDR_LUT> in unit <exception_registers_gti>.
    Set user-defined property "INIT =  A678" for instance <FPGA_Target.Gen_Ret_Addr[0].I_RET_ADDR_LUT> in unit <exception_registers_gti>.
INFO:Xst:2679 - Register <WB_ESR_i<27>> in unit <exception_registers_gti> has a constant value of 0 during circuit operation. The register is replaced by logic.
Entity <exception_registers_gti> analyzed. Unit <exception_registers_gti> generated.

Analyzing generic Entity <FPU> in library <Microblaze_v7_10_d> (Architecture <IMP>).
	C_FPU_EXCEPTION = 0
	C_TARGET = "virtex5"
	C_USE_FPU = 0
Entity <FPU> analyzed. Unit <FPU> generated.

Analyzing generic Entity <PVR> in library <Microblaze_v7_10_d> (Architecture <IMP>).
	C_ADDR_TAG_BITS = 0
	C_ALLOW_DCACHE_WR = 1
	C_ALLOW_ICACHE_WR = 1
	C_AREA_OPTIMIZED = false
	C_CACHE_BYTE_SIZE = 8192
	C_DCACHE_ADDR_TAG = 0
	C_DCACHE_ALWAYS_USED = 0
	C_DCACHE_BASEADDR = "00000000000000000000000000000000"
	C_DCACHE_BYTE_SIZE = 8192
	C_DCACHE_HIGHADDR = "00111111111111111111111111111111"
	C_DCACHE_LINE_LEN = 4
	C_DCACHE_USE_FSL = 1
	C_DEBUG_ENABLED = 1
	C_DIV_ZERO_EXCEPTION = 0
	C_DOPB_BUS_EXCEPTION = 0
	C_DPLB_BUS_EXCEPTION = 0
	C_D_LMB = 1
	C_D_OPB = 0
	C_D_PLB = 1
	C_EDGE_IS_POSITIVE = 1
	C_FPU_EXCEPTION = 0
	C_FSL_EXCEPTION = 0
	C_FSL_LINKS = 0
	C_ICACHE_ALWAYS_USED = 0
	C_ICACHE_BASEADDR = "00000000000000000000000000000000"
	C_ICACHE_HIGHADDR = "00111111111111111111111111111111"
	C_ICACHE_LINE_LEN = 4
	C_ICACHE_USE_FSL = 1
	C_ILL_OPCODE_EXCEPTION = 0
	C_INTERCONNECT = 1
	C_INTERRUPT_IS_EDGE = 0
	C_IOPB_BUS_EXCEPTION = 0
	C_IPLB_BUS_EXCEPTION = 0
	C_I_LMB = 1
	C_I_OPB = 0
	C_I_PLB = 1
	C_MB_VERSION = "00001011"
	C_MMU_DTLB_SIZE = 4
	C_MMU_ITLB_SIZE = 2
	C_MMU_TLB_ACCESS = 3
	C_MMU_ZONES = 16
	C_NUMBER_OF_PC_BRK = 1
	C_NUMBER_OF_RD_ADDR_BRK = 0
	C_NUMBER_OF_WR_ADDR_BRK = 0
	C_OPCODE_0x0_ILLEGAL = 0
	C_PVR = 0
	C_PVR_USER1 = "00000000"
	C_PVR_USER2 = "00000000000000000000000000000000"
	C_RESET_MSR = "000000000000000"
	C_TARGET = "virtex5"
	C_UNALIGNED_EXCEPTIONS = 0
	C_USE_BARREL = false
	C_USE_DCACHE = 0
	C_USE_DIV = false
	C_USE_EXTENDED_FSL_INSTR = 0
	C_USE_FPU = 0
	C_USE_HW_MUL = true
	C_USE_ICACHE = 0
	C_USE_MMU = 0
	C_USE_MSR_INSTR = true
	C_USE_MUL64 = false
	C_USE_PCMP_INSTR = true
Entity <PVR> analyzed. Unit <PVR> generated.

Analyzing generic Entity <carry_or> in library <Microblaze_v7_10_d> (Architecture <IMP>).
	C_TARGET = "virtex5"
Entity <carry_or> analyzed. Unit <carry_or> generated.

Analyzing generic Entity <read_data_mux> in library <Microblaze_v7_10_d> (Architecture <IMP>).
	C_USE_DCACHE = false
	C_USE_D_Ext = true
	C_USE_D_LMB = true
Entity <read_data_mux> analyzed. Unit <read_data_mux> generated.

Analyzing generic Entity <DPLB_Interface> in library <Microblaze_v7_10_d> (Architecture <IMP>).
	C_DELAYED_DATA_STROBE = false
	C_DPLB_WIDTH = 32
	C_OUTPUT_DFFS = false
Entity <DPLB_Interface> analyzed. Unit <DPLB_Interface> generated.

Analyzing generic Entity <carry_and> in library <Microblaze_v7_10_d> (Architecture <IMP>).
	C_TARGET = "virtex5"
Entity <carry_and> analyzed. Unit <carry_and> generated.

Analyzing generic Entity <instr_mux> in library <Microblaze_v7_10_d> (Architecture <IMP>).
	C_DEBUG_ENABLED = true
	C_USE_ICACHE = false
	C_USE_I_EXT = true
	C_USE_I_LMB = true
WARNING:Xst:2211 - "/softwares/Linux/xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/instr_mux.vhd" line 185: Instantiating black box module <MUXF5>.
WARNING:Xst:2211 - "/softwares/Linux/xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/instr_mux.vhd" line 185: Instantiating black box module <MUXF5>.
WARNING:Xst:2211 - "/softwares/Linux/xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/instr_mux.vhd" line 185: Instantiating black box module <MUXF5>.
WARNING:Xst:2211 - "/softwares/Linux/xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/instr_mux.vhd" line 185: Instantiating black box module <MUXF5>.
WARNING:Xst:2211 - "/softwares/Linux/xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/instr_mux.vhd" line 185: Instantiating black box module <MUXF5>.
WARNING:Xst:2211 - "/softwares/Linux/xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/instr_mux.vhd" line 185: Instantiating black box module <MUXF5>.
WARNING:Xst:2211 - "/softwares/Linux/xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/instr_mux.vhd" line 185: Instantiating black box module <MUXF5>.
WARNING:Xst:2211 - "/softwares/Linux/xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/instr_mux.vhd" line 185: Instantiating black box module <MUXF5>.
WARNING:Xst:2211 - "/softwares/Linux/xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/instr_mux.vhd" line 185: Instantiating black box module <MUXF5>.
WARNING:Xst:2211 - "/softwares/Linux/xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/instr_mux.vhd" line 185: Instantiating black box module <MUXF5>.
WARNING:Xst:2211 - "/softwares/Linux/xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/instr_mux.vhd" line 185: Instantiating black box module <MUXF5>.
WARNING:Xst:2211 - "/softwares/Linux/xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/instr_mux.vhd" line 185: Instantiating black box module <MUXF5>.
WARNING:Xst:2211 - "/softwares/Linux/xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/instr_mux.vhd" line 185: Instantiating black box module <MUXF5>.
WARNING:Xst:2211 - "/softwares/Linux/xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/instr_mux.vhd" line 185: Instantiating black box module <MUXF5>.
WARNING:Xst:2211 - "/softwares/Linux/xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/instr_mux.vhd" line 185: Instantiating black box module <MUXF5>.
WARNING:Xst:2211 - "/softwares/Linux/xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/instr_mux.vhd" line 185: Instantiating black box module <MUXF5>.
WARNING:Xst:2211 - "/softwares/Linux/xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/instr_mux.vhd" line 185: Instantiating black box module <MUXF5>.
WARNING:Xst:2211 - "/softwares/Linux/xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/instr_mux.vhd" line 185: Instantiating black box module <MUXF5>.
WARNING:Xst:2211 - "/softwares/Linux/xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/instr_mux.vhd" line 185: Instantiating black box module <MUXF5>.
WARNING:Xst:2211 - "/softwares/Linux/xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/instr_mux.vhd" line 185: Instantiating black box module <MUXF5>.
WARNING:Xst:2211 - "/softwares/Linux/xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/instr_mux.vhd" line 185: Instantiating black box module <MUXF5>.
WARNING:Xst:2211 - "/softwares/Linux/xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/instr_mux.vhd" line 185: Instantiating black box module <MUXF5>.
WARNING:Xst:2211 - "/softwares/Linux/xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/instr_mux.vhd" line 185: Instantiating black box module <MUXF5>.
WARNING:Xst:2211 - "/softwares/Linux/xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/instr_mux.vhd" line 185: Instantiating black box module <MUXF5>.
WARNING:Xst:2211 - "/softwares/Linux/xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/instr_mux.vhd" line 185: Instantiating black box module <MUXF5>.
WARNING:Xst:2211 - "/softwares/Linux/xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/instr_mux.vhd" line 185: Instantiating black box module <MUXF5>.
WARNING:Xst:2211 - "/softwares/Linux/xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/instr_mux.vhd" line 185: Instantiating black box module <MUXF5>.
WARNING:Xst:2211 - "/softwares/Linux/xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/instr_mux.vhd" line 185: Instantiating black box module <MUXF5>.
WARNING:Xst:2211 - "/softwares/Linux/xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/instr_mux.vhd" line 185: Instantiating black box module <MUXF5>.
WARNING:Xst:2211 - "/softwares/Linux/xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/instr_mux.vhd" line 185: Instantiating black box module <MUXF5>.
WARNING:Xst:2211 - "/softwares/Linux/xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/instr_mux.vhd" line 185: Instantiating black box module <MUXF5>.
WARNING:Xst:2211 - "/softwares/Linux/xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/instr_mux.vhd" line 185: Instantiating black box module <MUXF5>.
Entity <instr_mux> analyzed. Unit <instr_mux> generated.

Analyzing generic Entity <IPLB_Interface> in library <Microblaze_v7_10_d> (Architecture <IMP>).
	C_IPLB_DWIDTH = 32
Entity <IPLB_Interface> analyzed. Unit <IPLB_Interface> generated.

Analyzing generic Entity <Debug_gti> in library <Microblaze_v7_10_d> (Architecture <IMP>).
	C_DATA_SIZE = 32
	C_DCACHE_BASEADDR = "00000000000000000000000000000000"
	C_DCACHE_HIGHADDR = "00111111111111111111111111111111"
	C_DCACHE_USE_FSL = 1
	C_DIV_ZERO_EXCEPTION = 0
	C_DOPB_BUS_EXCEPTION = 0
	C_DPLB_BUS_EXCEPTION = 0
	C_FPU_EXCEPTION = 0
	C_FSL_EXCEPTION = 0
	C_FSL_LINKS = 0
	C_ICACHE_BASEADDR = "00000000000000000000000000000000"
	C_ICACHE_HIGHADDR = "00111111111111111111111111111111"
	C_ICACHE_USE_FSL = 1
	C_ILL_OPCODE_EXCEPTION = 0
	C_INTERCONNECT = 1
	C_IOPB_BUS_EXCEPTION = 0
	C_IPLB_BUS_EXCEPTION = 0
	C_MB_VERSION = "00001011"
	C_MMU_DTLB_SIZE = 4
	C_MMU_ITLB_SIZE = 2
	C_MMU_TLB_ACCESS = 3
	C_MMU_ZONES = 16
	C_NUMBER_OF_PC_BRK = 1
	C_NUMBER_OF_RD_ADDR_BRK = 0
	C_NUMBER_OF_WR_ADDR_BRK = 0
	C_PVR = 0
	C_PVR_USER1 = "00000000"
	C_PVR_USER2 = "00000000000000000000000000000000"
	C_TARGET = "virtex5"
	C_UNALIGNED_EXCEPTIONS = 0
	C_USE_BARREL = 0
	C_USE_DCACHE = 0
	C_USE_DIV = 0
	C_USE_EXTENDED_FSL_INSTR = 0
	C_USE_FPU = 0
	C_USE_HW_MUL = 1
	C_USE_ICACHE = 0
	C_USE_MMU = 0
	C_USE_MSR_INSTR = 1
	C_USE_PCMP_INSTR = 1
    Set user-defined property "INIT =  001E" for instance <Use_SRL16.SRL16E_1> in unit <Debug_gti>.
    Set user-defined property "INIT =  021E" for instance <Use_SRL16.SRL16E_2> in unit <Debug_gti>.
    Set user-defined property "INIT =  FFFF" for instance <Use_SRL16.The_Cache_Addresses[1].SRL16E_Cache_I> in unit <Debug_gti>.
    Set user-defined property "INIT =  3FFF" for instance <Use_SRL16.The_Cache_Addresses[2].SRL16E_Cache_I> in unit <Debug_gti>.
    Set user-defined property "INIT =  0000" for instance <Use_SRL16.The_Cache_Addresses[3].SRL16E_Cache_I> in unit <Debug_gti>.
    Set user-defined property "INIT =  0000" for instance <Use_SRL16.The_Cache_Addresses[4].SRL16E_Cache_I> in unit <Debug_gti>.
    Set user-defined property "INIT =  FFFF" for instance <Use_SRL16.The_Cache_Addresses[5].SRL16E_Cache_I> in unit <Debug_gti>.
    Set user-defined property "INIT =  3FFF" for instance <Use_SRL16.The_Cache_Addresses[6].SRL16E_Cache_I> in unit <Debug_gti>.
    Set user-defined property "INIT =  0000" for instance <Use_SRL16.The_Cache_Addresses[7].SRL16E_Cache_I> in unit <Debug_gti>.
    Set user-defined property "INIT =  0000" for instance <Use_SRL16.The_Cache_Addresses[8].SRL16E_Cache_I> in unit <Debug_gti>.
    Set user-defined property "INIT =  0800" for instance <Use_SRL16.SRL16E_3> in unit <Debug_gti>.
    Set user-defined property "INIT =  0B00" for instance <Use_SRL16.SRL16E_4> in unit <Debug_gti>.
WARNING:Xst:790 - "/softwares/Linux/xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/debug_gti.vhd" line 737: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1433 - Contents of array <status_reg> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
WARNING:Xst:790 - "/softwares/Linux/xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/debug_gti.vhd" line 939: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1433 - Contents of array <data_read_reg> may be accessed with an index that exceeds the array size. This could cause simulation mismatch.
WARNING:Xst:821 - "/softwares/Linux/xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/debug_gti.vhd" line 1229: Loop body will iterate zero times
INFO:Xst:2679 - Register <watchpoint_brk_hold> in unit <Debug_gti> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <dbg_hit_hold_i> in unit <Debug_gti> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <dbg_hit<1>> in unit <Debug_gti> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <dbg_hit<2>> in unit <Debug_gti> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <dbg_hit<3>> in unit <Debug_gti> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <dbg_hit<4>> in unit <Debug_gti> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <dbg_hit<5>> in unit <Debug_gti> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <dbg_hit<6>> in unit <Debug_gti> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <dbg_hit<7>> in unit <Debug_gti> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <dbg_hit<8>> in unit <Debug_gti> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <dbg_hit<9>> in unit <Debug_gti> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <dbg_hit<10>> in unit <Debug_gti> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <dbg_hit<11>> in unit <Debug_gti> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <dbg_hit<12>> in unit <Debug_gti> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <dbg_hit<13>> in unit <Debug_gti> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <dbg_hit<14>> in unit <Debug_gti> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <dbg_hit<15>> in unit <Debug_gti> has a constant value of 0 during circuit operation. The register is replaced by logic.
Entity <Debug_gti> analyzed. Unit <Debug_gti> generated.

Analyzing generic Entity <address_hit> in library <Microblaze_v7_10_d> (Architecture <IMP>).
	C_FIRST = true
	C_TARGET = "virtex5"
	No_Bits = 32
    Set user-defined property "INIT =  0000" for instance <Using_FPGA.Compare[7].SRLC16E_I> in unit <address_hit>.
    Set user-defined property "INIT =  0000" for instance <Using_FPGA.Compare[6].SRLC16E_I> in unit <address_hit>.
    Set user-defined property "INIT =  0000" for instance <Using_FPGA.Compare[5].SRLC16E_I> in unit <address_hit>.
    Set user-defined property "INIT =  0000" for instance <Using_FPGA.Compare[4].SRLC16E_I> in unit <address_hit>.
    Set user-defined property "INIT =  0000" for instance <Using_FPGA.Compare[3].SRLC16E_I> in unit <address_hit>.
    Set user-defined property "INIT =  0000" for instance <Using_FPGA.Compare[2].SRLC16E_I> in unit <address_hit>.
    Set user-defined property "INIT =  0000" for instance <Using_FPGA.Compare[1].SRLC16E_I> in unit <address_hit>.
    Set user-defined property "INIT =  0000" for instance <Using_FPGA.Compare[0].SRLC16E_I> in unit <address_hit>.
Entity <address_hit> analyzed. Unit <address_hit> generated.

Analyzing generic Entity <MMU> in library <Microblaze_v7_10_d> (Architecture <IMP>).
	C_MMU_DTLB_SIZE = 4
	C_MMU_ITLB_SIZE = 2
	C_MMU_TLB_READ = true
	C_MMU_TLB_WRITE = true
	C_MMU_ZONES = 16
	C_TARGET = "virtex5"
	C_USE_MMU = 0
Entity <MMU> analyzed. Unit <MMU> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <interrupt_mode_converter>.
    Related source file is "/softwares/Linux/xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/interrupt_mode_converter.vhd".
WARNING:Xst:647 - Input <Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Interrupt_taken> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <interrupt_mode_converter> synthesized.


Synthesizing Unit <read_data_mux>.
    Related source file is "/softwares/Linux/xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/read_data_mux_gti.vhd".
WARNING:Xst:647 - Input <WB_DLMB_data_strobe> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <WB_DCache_valid_read_data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <read_data_mux> synthesized.


Synthesizing Unit <DPLB_Interface>.
    Related source file is "/softwares/Linux/xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/dplb_interface.vhd".
WARNING:Xst:647 - Input <DPLB_MWrBTerm> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DPLB_MRearbitrate> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DPLB_MBusy> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DPLB_MRdBTerm> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DPLB_MRdWdAddr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MEM_DataBus_Write> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DPLB_MSSize> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MEM_DataBus_Enable_BusLock> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DPLB_MIRQ> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <active_access_d2> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 1-bit register for signal <MEM_DPLB_Exception>.
    Found 1-bit register for signal <DPLB_M_request>.
    Found 1-bit register for signal <WB_DPLB_Data_Strobe>.
    Found 32-bit register for signal <WB_DPLB_Read_Data>.
    Found 1-bit register for signal <active_access>.
    Found 1-bit register for signal <active_access_d1>.
    Found 1-bit register for signal <mem_access_completed>.
    Summary:
	inferred  38 D-type flip-flop(s).
Unit <DPLB_Interface> synthesized.


Synthesizing Unit <IPLB_Interface>.
    Related source file is "/softwares/Linux/xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/iplb_interface.vhd".
WARNING:Xst:647 - Input <IPLB_MWrBTerm> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <IPLB_MBusy> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <IPLB_MSSize> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <IPLB_MRdBTerm> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <IB_Fetch> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <IPLB_MRdWdAddr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <IPLB_MRearbitrate> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <IPLB_MIRQ> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <IPLB_Exception>.
    Found 1-bit register for signal <IPLB_M_request>.
    Found 32-bit register for signal <IPLB_Data>.
    Found 1-bit register for signal <ib_addr_strobe_d1>.
    Found 32-bit register for signal <instr_addr>.
    Found 1-bit register for signal <mem_access_completed>.
    Summary:
	inferred  68 D-type flip-flop(s).
Unit <IPLB_Interface> synthesized.


Synthesizing Unit <MMU>.
    Related source file is "/softwares/Linux/xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/mmu.vhd".
WARNING:Xst:647 - Input <Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <IB_VMode> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <OF_PipeRun<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <EX_MTS_TLBHI> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <EX_PipeRun<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <EX_Op1> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <EX_MTS_TLBLO> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <EX_Sel_SPR_TLBHI<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <EX_MTS_PID> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MEM_Sel_SPR_TLBX<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <EX_Sel_SPR_TLBLO<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MEM_Sel_SPR_ZPR<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <EX_MTS_TLBX> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <EX_MTS_TLBSX> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <EX_DataBus_Write> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MEM_Sel_SPR_TLBHI<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <EX_UMode> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MEM_Sel_SPR_TLBLO<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ICACHE_Valid_Addr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <IB_UMode> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MEM_PipeRun<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MEM_Sel_SPR_PID<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <EX_VMode> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <EX_MTS_ZPR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1780 - Signal <utlb_IValid> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <utlb_Hit_Q> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <utlb_HitIndex> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <utlb_Hit> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <utlb_DValid> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <tlb_Inval> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <rDataRdy> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <rDataBusy> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <mem_zpr> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <mem_tlbx> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <itlb_WE> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <itlb_Inval> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <itlb_Addr> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <if_Instr_Storage_Excep_i> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <ib_valid_TLB_Addr_UTLB> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <ib_valid_TLB_Addr_ITLB> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <ib_tlb_addr_mmu_i> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <iDataRdy_Q> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <iDataRdy> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <iDataBusy> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <ex_stall_cycle_q> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <ex_stall_cycle> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <ex_regs_stall> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <ex_done_regrd_wait> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <ex_done_regrd> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <ex_databus_write_q> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <ex_access_stall> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <ex_access_regs_hold> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <ex_access_regs> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <ex_MMU_Stall_UTLB> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <ex_Data_Storage_Excep_i> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <dtlb_WE> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <dtlb_Inval> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <dtlb_Addr> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <dDataRdy_Q> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <dDataRdy> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <dDataBusy> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <UZPR_Q> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <UZIndex_Q> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <UZIndex> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <USizeMask> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <TLBX_Low> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <RegWrSx> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <RegWrLo> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <RegWrHi> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <RegRdLo> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <RegRdHi> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <RegDataLowOut> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <RegDataLowIn> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <NoWr> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <MaskedData> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <I_UM> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <IZone> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <IZIndex_Q> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <IValid> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <ITLBLo_In> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <ITLBHi_In> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <ISIZE_OUT> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <IG> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <IEx> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <IData_Addr> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <IDATA_HIT_Q> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <IDATA_HIT_EN> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <IDATA_HIT> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <IDATALO_ZSEL_Q> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <IDATALO_OUT> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <IDATALO_G_Q> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <IDATALO_EX_Q> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <IB_Fetch_1> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <IB_Addr_strobe_UTLB_1> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <IB_Addr_strobe_1> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <IB_Addr_LMB_1> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <IB_Addr_1> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <DataLow_ZSEL_Q> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <DataLow_WR_Q> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <DataLow_I_Q> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <DataLow_G_Q> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <DataLow_EX_Q> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <DataLow> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <DataHigh> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <D_UM> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <DZone> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <DZPR_Q> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <DZIndex> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <DWr> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <DValid> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <DTLBHi_In> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <DSIZE_OUT> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <DData_Addr> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <DDATA_HIT_Q> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <DDATA_HIT_EN> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <DDATA_HIT> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <DDATALO_WR_Q> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <DDATALO_OUT> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <DDATALO_I_Q> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
Unit <MMU> synthesized.


Synthesizing Unit <Operand_Select_gti>.
    Related source file is "/softwares/Linux/xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/operand_select_gti.vhd".
WARNING:Xst:647 - Input <OF_Op1_Sel_SPR_MSR<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 32-bit register for signal <EX_Op1>.
    Found 32-bit register for signal <EX_Op2>.
    Found 32-bit register for signal <EX_Op3>.
    Found 32-bit register for signal <EX_Branch_CMP_Op1>.
    Found 16-bit register for signal <imm_reg>.
    Summary:
	inferred 144 D-type flip-flop(s).
Unit <Operand_Select_gti> synthesized.


Synthesizing Unit <Barrel_Shifter_gti>.
    Related source file is "/softwares/Linux/xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/barrel_shifter_gti.vhd".
WARNING:Xst:647 - Input <Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <EX_Left_Shift<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <EX_BS_Num_Bits> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <EX_PipeRun<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <EX_Op1> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <EX_Arith_Shift<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <EX_Is_BS_Instr<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <Barrel_Shifter_gti> synthesized.


Synthesizing Unit <Byte_Doublet_Handle_gti>.
    Related source file is "/softwares/Linux/xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/byte_doublet_handle_gti.vhd".
WARNING:Xst:1780 - Signal <wb_word_access> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <ex_word_access> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found 32-bit register for signal <MEM_DataBus_Write_Data>.
    Found 4-bit register for signal <MEM_DataBus_Byte_Enable>.
    Found 1-bit xor3 for signal <ex_unaligned_Addr_2LSb<0>>.
    Found 1-bit xor2 for signal <ex_unaligned_Addr_2LSb<1>>.
    Summary:
	inferred  36 D-type flip-flop(s).
	inferred   1 Xor(s).
Unit <Byte_Doublet_Handle_gti> synthesized.


Synthesizing Unit <Data_Flow_Logic>.
    Related source file is "/softwares/Linux/xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/data_flow_logic_gti.vhd".
WARNING:Xst:647 - Input <OF_PipeRun<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <WB_Byte_Access<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <EX_Op1<0:15>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <EX_Op1<17:23>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <EX_Op1<25:29>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <EX_Op2<0:29>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <WB_Quadlet_Access<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <wb_op1_doublet_sign> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wb_op1_byte_sign> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 4-bit register for signal <WB_FSL_No>.
    Found 1-bit register for signal <MEM_Not_Mul_Op<0>>.
    Found 32-bit register for signal <MEM_EX_Result>.
    Found 32-bit register for signal <WB_MEM_Result>.
    Found 1-bit register for signal <MEM_Not_FPU_Op<0>>.
    Found 2-bit register for signal <WB_UnAlign_2LSb>.
    Found 4-bit register for signal <mem_FSL_No>.
    Found 2-bit register for signal <mem_unalign_2lsb>.
    Summary:
	inferred  78 D-type flip-flop(s).
Unit <Data_Flow_Logic> synthesized.


Synthesizing Unit <msr_reg_gti>.
    Related source file is "/softwares/Linux/xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/msr_reg_gti.vhd".
WARNING:Xst:647 - Input <EX_Restore_WB_MSR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MEM_MSR_Load_DZ> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <EX_MSR_Clear_VM_UM> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <EX_Op1<0:16>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <EX_Op2<0:16>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <WB_MSR_Clear_EE> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <wb_first_cycle<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wb_MSR_i<17:27>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wb_MSR_i<31>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <of_MSR_i<17:27>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <of_MSR_i<31>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 15-bit register for signal <ex_MSR_i>.
    Found 15-bit register for signal <mem_MSR_i>.
    Found 3-bit register for signal <of_MSR_i<28:30>>.
    Found 15-bit register for signal <wb_MSR_i>.
    Summary:
	inferred  48 D-type flip-flop(s).
Unit <msr_reg_gti> synthesized.


Synthesizing Unit <FPU>.
    Related source file is "/softwares/Linux/xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/fpu.vhd".
WARNING:Xst:647 - Input <Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <OF_PipeRun<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <EX_FPU_Cond> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <EX_Not_FPU_Instr<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <EX_PipeRun<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <EX_Op1> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <EX_Op2> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <EX_Start_FPU<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <EX_MTS_FSR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MEM_Not_FPU_Instr<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MEM_Valid_Instr<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <EX_FPU_Op> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MEM_PipeRun<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MEM_Sel_SPR_FSR<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <FPU> synthesized.


Synthesizing Unit <PVR>.
    Related source file is "/softwares/Linux/xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/pvr.vhd".
WARNING:Xst:647 - Input <Clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MEM_Sel_SPR_PVR<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MEM_PipeRun<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MEM_PVR_Select> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <WB_Sel_SPR_PVR<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <PVR> synthesized.


Synthesizing Unit <WB_Mux_Bit>.
    Related source file is "/softwares/Linux/xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/wb_mux_bit_gti.vhd".
WARNING:Xst:647 - Input <Select_Bits<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <WB_Mux_Bit> synthesized.


Synthesizing Unit <carry_or>.
    Related source file is "/softwares/Linux/xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/carry_or.vhd".
Unit <carry_or> synthesized.


Synthesizing Unit <carry_and>.
    Related source file is "/softwares/Linux/xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/carry_and.vhd".
Unit <carry_and> synthesized.


Synthesizing Unit <instr_mux>.
    Related source file is "/softwares/Linux/xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/instr_mux.vhd".
WARNING:Xst:647 - Input <ICache_data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <IEXT_data_strobe> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <instr_mux> synthesized.


Synthesizing Unit <Jump_Logic>.
    Related source file is "/softwares/Linux/xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/jump_logic_gti.vhd".
WARNING:Xst:647 - Input <OF_instr<6:7>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <OF_instr<11:31>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <EX_Opcode> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <EX_which_branch> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <ex_jump_q<0>>.
    Found 1-bit register for signal <ex_missed_fetch_on_branch_ended_hold<0>>.
    Found 1-bit register for signal <ex_op1_cmp_eq<0>>.
    Found 1-bit register for signal <ex_op1_cmp_eq_n<0>>.
    Found 1-bit register for signal <force1>.
    Found 1-bit register for signal <force2>.
    Found 1-bit register for signal <force_Val1>.
    Found 1-bit register for signal <force_Val2_N>.
    Found 1-bit register for signal <use_Reg_Neg_DI>.
    Found 1-bit register for signal <use_Reg_Neg_S>.
    Summary:
	inferred  10 D-type flip-flop(s).
Unit <Jump_Logic> synthesized.


Synthesizing Unit <mux4_1>.
    Related source file is "/softwares/Linux/xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/mux4.vhd".
Unit <mux4_1> synthesized.


Synthesizing Unit <mux4_2>.
    Related source file is "/softwares/Linux/xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/mux4.vhd".
Unit <mux4_2> synthesized.


Synthesizing Unit <Register_File_gti>.
    Related source file is "/softwares/Linux/xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/register_file_gti.vhd".
WARNING:Xst:1780 - Signal <Reg_File> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
Unit <Register_File_gti> synthesized.


Synthesizing Unit <WB_Mux>.
    Related source file is "/softwares/Linux/xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/wb_mux_gti.vhd".
WARNING:Xst:647 - Input <WB_Sel_SPR_EAR<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <WB_Sel_FPU_Res<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <WB_EDR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <WB_Sel_SPR_EDR<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <WB_BTR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <WB_Sel_SPR_BTR<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <WB_Sel_MMU_Res<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <WB_ESR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <WB_Sel_SPR_ESR<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <WB_FSR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <WB_Sel_SPR_FSR<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <WB_MMU_Result> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <WB_FPU_Result> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <WB_PVR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <WB_Sel_SPR_PVR<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <WB_EAR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <WB_Mux> synthesized.


Synthesizing Unit <Zero_Detect_gti>.
    Related source file is "/softwares/Linux/xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/zero_detect_gti.vhd".
Unit <Zero_Detect_gti> synthesized.


Synthesizing Unit <exception_registers_gti>.
    Related source file is "/softwares/Linux/xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/exception_registers_gti.vhd".
WARNING:Xst:647 - Input <WB_Exception_Kind<27>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <EX_PC> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <WB_FSL_No> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <EX_Instruction_Exception<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <WB_Read_Imm_Reg_1<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <WB_Read_Imm_Reg<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <WB_Zone_Protect> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <carry<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 32-bit register for signal <WB_EDR>.
    Found 32-bit register for signal <WB_BTR>.
    Found 13-bit register for signal <WB_ESR>.
    Found 32-bit register for signal <WB_EAR>.
    Found 32-bit register for signal <mem_BTR>.
    Found 32-bit register for signal <mem_EAR>.
    Found 32-bit register for signal <wb_EAR_i>.
    Found 32-bit register for signal <wb_EAR_ii>.
    Found 32-bit register for signal <wb_EDR_i>.
    Found 8-bit register for signal <WB_ESR_i<19:26>>.
    Found 4-bit register for signal <WB_ESR_i<28:31>>.
    Summary:
	inferred 281 D-type flip-flop(s).
Unit <exception_registers_gti> synthesized.


Synthesizing Unit <ALU_Bit_1>.
    Related source file is "/softwares/Linux/xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/alu_bit.vhd".
WARNING:Xst:647 - Input <EX_CMP_Op<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <EX_Unsigned_Op<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <ALU_Bit_1> synthesized.


Synthesizing Unit <ALU_Bit_2>.
    Related source file is "/softwares/Linux/xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/alu_bit.vhd".
    Found 1-bit xor2 for signal <maintain_sign_n$xor0000> created at line 450.
Unit <ALU_Bit_2> synthesized.


Synthesizing Unit <carry_equal>.
    Related source file is "/softwares/Linux/xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/carry_equal.vhd".
    Found 1-bit xor2 for signal <sel_0$xor0000>.
    Found 1-bit xor2 for signal <sel_0$xor0001>.
    Found 1-bit xor2 for signal <sel_0$xor0002>.
    Found 1-bit xor2 for signal <sel_1$xor0000>.
    Found 1-bit xor2 for signal <sel_1$xor0001>.
    Found 1-bit xor2 for signal <sel_1$xor0002>.
    Found 1-bit xor2 for signal <sel_2$xor0000>.
    Found 1-bit xor2 for signal <sel_2$xor0001>.
Unit <carry_equal> synthesized.


Synthesizing Unit <dsp_module_1>.
    Related source file is "/softwares/Linux/xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/dsp_module.vhd".
WARNING:Xst:647 - Input <P_Copy> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <M_CE> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <AB_CE> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <zero48> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ab_ce_v4> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ab_ce_s3> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <dsp_module_1> synthesized.


Synthesizing Unit <dsp_module_2>.
    Related source file is "/softwares/Linux/xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/dsp_module.vhd".
WARNING:Xst:647 - Input <P_Copy> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <AB_CE> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <zero48> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ab_ce_v4> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ab_ce_s3> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <dsp_module_2> synthesized.


Synthesizing Unit <dsp_module_3>.
    Related source file is "/softwares/Linux/xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/dsp_module.vhd".
WARNING:Xst:647 - Input <P_Copy> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <P_CE> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <zero48> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ab_ce_v4> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ab_ce_s3> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <dsp_module_3> synthesized.


Synthesizing Unit <address_hit>.
    Related source file is "/softwares/Linux/xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/address_hit.vhd".
WARNING:Xst:646 - Signal <SRL16_MC15<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <address_hit> synthesized.


Synthesizing Unit <Debug_gti>.
    Related source file is "/softwares/Linux/xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/debug_gti.vhd".
WARNING:Xst:647 - Input <MEM_Data_Write> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <OF_Valid_Instr<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MEM_Write_Instr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MEM_DReady> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MEM_Read_Instr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <WB_DataBus_Steered_Read_Data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MEM_Data_Addr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <WB_PipeRun<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:653 - Signal <tdo_config_word1<12:13>> is used but never assigned. This sourceless signal will be automatically connected to value 00.
WARNING:Xst:1780 - Signal <single_Step_CPU_2> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <single_Step_CPU_1> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <shift_datain<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <read_pc> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <memory_stalled_1> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <fsl_stalled_1> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <dbg_hit_hold_i<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <control_reg<1:2>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <WB_Read_Instr> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <WB_Data_Addr> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <Start_Dbg_Exec> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <Instr_Insert_Reg_En_Clk> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <Instr_Insert_Reg_En_1> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 1-bit register for signal <EX_Dbg_PC_Hit<0>>.
    Found 2-bit register for signal <command_reg>.
    Found 1-bit register for signal <Command_Reg_Rst>.
    Found 1-bit register for signal <continue_from_brk>.
    Found 1-bit register for signal <continue_from_brk_TClk>.
    Found 6-bit register for signal <control_reg>.
    Found 33-bit register for signal <data_rd_reg>.
    Found 33-bit register for signal <data_read_reg>.
    Found 1-bit register for signal <dbg_freeze_i<0>>.
    Found 1-bit register for signal <dbg_hit<0>>.
    Found 16-bit register for signal <dbg_hit_1>.
    Found 1-bit register for signal <dbg_state_i<0>>.
    Found 1-bit register for signal <dbg_stop_1>.
    Found 1-bit register for signal <dbg_stop_i<0>>.
    Found 1-bit register for signal <Dbg_Stop_Instr_Fetch_i>.
    Found 1-bit register for signal <delay_slot_instr>.
    Found 1-bit register for signal <ex_dbg_hit<0>>.
    Found 1-bit register for signal <ex_dbg_pc_hit_single_step<0>>.
    Found 1-bit register for signal <Full_32_bit>.
    Found 1-bit register for signal <Full_32_bit_1>.
    Found 1-bit register for signal <IF_Debug_Ready_i>.
    Found 1-bit register for signal <mem_dbg_hit<0>>.
    Found 1-bit register for signal <New_Dbg_Instr2_CLK>.
    Found 1-bit register for signal <New_Dbg_Instr2_TCK>.
    Found 1-bit register for signal <New_Dbg_Instr_CLK>.
    Found 1-bit register for signal <New_Dbg_Instr_TCK>.
    Found 32-bit register for signal <New_Instr_Reg_TCK>.
    Found 1-bit register for signal <prev>.
    Found 1-bit register for signal <prev0>.
    Found 2-bit register for signal <prev1>.
    Found 1-bit register for signal <prev_1>.
    Found 1-bit register for signal <prev_10>.
    Found 2-bit register for signal <prev_11>.
    Found 1-bit register for signal <read_register_MSR>.
    Found 1-bit register for signal <read_register_MSR_1>.
    Found 1-bit register for signal <read_register_PC>.
    Found 1-bit register for signal <read_register_PC_1>.
    Found 8-bit up counter for signal <shift_Count>.
    Found 31-bit register for signal <shift_datain<1:31>>.
    Found 2-bit down counter for signal <single_step_count>.
    Found 1-bit register for signal <single_Step_N>.
    Found 1-bit register for signal <single_Step_TClk>.
    Found 1-bit register for signal <start_single_cmd>.
    Found 1-bit register for signal <start_single_step>.
    Found 23-bit register for signal <status_reg>.
    Found 1-bit register for signal <stop_CPU_1>.
    Found 1-bit 16-to-1 multiplexer for signal <TDO_Config_Word>.
    Found 1-bit 33-to-1 multiplexer for signal <TDO_Data_Reg>.
    Found 1-bit 23-to-1 multiplexer for signal <TDO_Status_Reg>.
    Found 1-bit register for signal <wb_dbg_hit<0>>.
    Summary:
	inferred   2 Counter(s).
	inferred 215 D-type flip-flop(s).
	inferred   3 Multiplexer(s).
Unit <Debug_gti> synthesized.


Synthesizing Unit <PC_Module_gti>.
    Related source file is "/softwares/Linux/xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/pc_module_gti.vhd".
WARNING:Xst:646 - Signal <if_pc_carry<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 32-bit register for signal <ex_pc_i>.
    Found 32-bit register for signal <if_pc>.
    Found 32-bit register for signal <mem_pc_i>.
    Found 32-bit register for signal <wb_pc_i>.
    Summary:
	inferred 128 D-type flip-flop(s).
Unit <PC_Module_gti> synthesized.


Synthesizing Unit <PreFetch_Buffer_gti>.
    Related source file is "/softwares/Linux/xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/prefetch_buffer_gti.vhd".
WARNING:Xst:647 - Input <IF_Instr_Storage_Excep1> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <IF_Instr_TLB_Miss_Excep1> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <IB_Exception> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <IF_Instr_Zone_Protect> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <IF_Fetch_In_Progress<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1780 - Signal <new_ib_ibuf_length_sum> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <new_ib_ibuf_length_carry> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <ib_ibuf_length_incr> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found 4x1-bit ROM for signal <new_ib_ibuf_length_1_carry>.
    Found 1-bit register for signal <ex_branch_with_delayslot_i<0>>.
    Found 4-bit register for signal <ex_ibuf_en>.
    Found 2-bit register for signal <ex_ibuf_sel>.
    Found 4-bit register for signal <ib_ibuf_en>.
    Found 3-bit register for signal <ib_ibuf_length>.
    Found 1-bit register for signal <ib_ibuf_length_2and3>.
    Found 1-bit register for signal <jump_already_taken<0>>.
    Found 1-bit register for signal <jump_load_hold<0>>.
    Found 1-bit xor3 for signal <new_ib_ibuf_length<3>>.
    Found 1-bit register for signal <of_Valid_I>.
    Found 2-bit adder for signal <sel_tmp$mux0000> created at line 600.
    Summary:
	inferred   1 ROM(s).
	inferred  18 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred   1 Xor(s).
Unit <PreFetch_Buffer_gti> synthesized.


Synthesizing Unit <ALU>.
    Related source file is "/softwares/Linux/xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/alu.vhd".
Unit <ALU> synthesized.


Synthesizing Unit <Shift_Logic_Module_gti>.
    Related source file is "/softwares/Linux/xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/shift_logic_gti.vhd".
WARNING:Xst:647 - Input <EX_Sign_Extend_Sel<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <EX_Logic_Sel<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <sign_bit> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <pcmp_result<0:28>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <msb_byte_eq> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <mask_16_23> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <mask_0_15> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <lsb_byte_eq> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <lsb_2_byte_eq> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <lsb_1_byte_eq> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <Is_PCMP_1x> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <Shift_Logic_Module_gti> synthesized.


Synthesizing Unit <MUL_Unit>.
    Related source file is "/softwares/Linux/xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/mul_unit.vhd".
WARNING:Xst:647 - Input <Reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <EX_Mulhsu_Instr<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <EX_Not_Mul_Op<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <EX_Mulh_Instr<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <EX_Mulhu_Instr<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1780 - Signal <wb_prod_BD_plus_AD_plus_BC> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <wb_prod_BD> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <wb_prod_AD_plus_BC_high> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <wb_prod_AC> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <wb_mul64_result> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <wb_mul32_result> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wb_bc_p<0:32>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <wb_ac_p> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <mem_upper48_p> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <mem_prod_BD_plus_AD_plus_BC> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <mem_prod_BD> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <mem_prod_BC> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <mem_prod_AD_plus_BC_high_I> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <mem_prod_AD_plus_BC_I> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <mem_prod_AD> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <mem_prod_AC> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <mem_mulhu_instr> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <mem_mulh_instr> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <mem_mul64_instr> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <mem_bc_pout> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <mem_bc_p> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <mem_ad_pout> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <mem_ad_p> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <mem_ac_p> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <mem_PipeRun_and_not_mul64_op> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <mem_PipeRun_and_not_mul32_op> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found 17-bit register for signal <WB_Mul_Result<15:31>>.
    Summary:
	inferred  17 D-type flip-flop(s).
Unit <MUL_Unit> synthesized.


Synthesizing Unit <Decode_gti>.
    Related source file is "/softwares/Linux/xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/decode_gti.vhd".
WARNING:Xst:647 - Input <Dbg_State<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Dbg_Want_To_Break_FSL> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL_Put_Succesful> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MEM_Data_Zone_Protect> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MEM_Div_By_Zero<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL_Stall> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <EX_FSL_Control_Error> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DCache_Idle<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <EX_MSR<0:22>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <EX_MSR<24:31>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ICACHE_Valid_Req<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ICache_Idle<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL_Get_Succesful> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MEM_MSR<0:22>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MEM_MSR<24:31>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <WB_MSR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Internal_interrupt<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MEM_DataBus_Exception> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <OF_MSR<0:21>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <OF_MSR<23:27>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <OF_MSR<29>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <OF_MSR<31>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MEM_FPU_Excep<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <EX_Addr_Low_Bits> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1780 - Signal <wb_dec_instr> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <spr_select> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <set_MSR_IE_after_delayslot> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <of_stall_reg_conflict> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <of_sel_fsl_i<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <of_op3_read_addr> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <of_is_branch<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <of_fsl_test> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <of_fsl_put> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <of_fsl_get> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <of_fsl_exceptionable> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <of_fsl_control> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <of_fsl_blocking> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <of_fsl_atomic> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <of_clear_MSR_UM_VM_hold> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <of_clear_MSR_UM_VM> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <of_Take_Interrupt_hold<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <of_Sel_SPR_ZPR<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <of_Sel_SPR_TLBX<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <of_Sel_SPR_TLBLO<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <of_Sel_SPR_TLBHI<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <of_Sel_SPR_PID<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <of_Priv_Instr<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <of_PipeRun_s> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <of_PipeRun_carry<10>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <of_Interrupt<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <of_Instr_Zone_Protect> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <of_Instr_TLB_Miss_Excep> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <of_Instr_Storage_Excep> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <mem_wait_on_ready<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <mem_potential_exception<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <mem_is_fsl_instr<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <mem_is_fpu_instr<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <mem_dec_instr> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <mem_clr_ESR<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <mem_FSL_Ctrl_Error<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <mem_Exceptions_Enabled<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ib_vmode_i> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <ex_move_to_ZPR_instr> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <ex_move_to_TLBX_instr> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <ex_move_to_TLBSX_instr> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <ex_move_to_TLBLO_instr> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <ex_move_to_TLBHI_instr> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <ex_move_to_PID_instr> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <ex_mmu_mts> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ex_ignore_delayslot_hold<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ex_fsl_test> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ex_fsl_put> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ex_fsl_get> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ex_fsl_exceptionable> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ex_fsl_control> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ex_fsl_blocking> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ex_fsl_atomic> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ex_fpu_div_op<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ex_fpu_cmp_op<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ex_first_cycle<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <ex_dec_instr> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <ex_clear_MSR_UM_VM_instr> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ex_branch_instr<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ex_Interrupt_i<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ex_Interrupt<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <ex_BRKI_0x8_0x18> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <ex_BRALID_0x8_instr> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ex_Allow_Sel_TLB<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <allow_ext_int<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <OF_Take_Exception_hold<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <FSL_Will_Break> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 1-bit register for signal <WB_Word_Access>.
    Found 1-bit register for signal <EX_Arith_Shift<0>>.
    Found 1-bit register for signal <EX_Pattern_Cmp_Sel<0>>.
    Found 2-bit register for signal <EX_Sext_Op>.
    Found 1-bit register for signal <EX_Sign_Extend_Sel<0>>.
    Found 1-bit register for signal <WB_Sel_DataBus_Read_Data<0>>.
    Found 2-bit register for signal <EX_Logic_Op>.
    Found 1-bit register for signal <WB_Read_Imm_Reg_1<0>>.
    Found 3-bit register for signal <EX_FPU_Op>.
    Found 1-bit register for signal <MEM_DataBus_Write>.
    Found 1-bit register for signal <WB_SW_Instr>.
    Found 1-bit register for signal <EX_Left_Shift<0>>.
    Found 32-bit register for signal <MEM_DataBus_Addr>.
    Found 1-bit register for signal <WB_PC_Valid>.
    Found 2-bit register for signal <EX_Shift_Op>.
    Found 1-bit register for signal <WB_Doublet_Access<0>>.
    Found 1-bit register for signal <MEM_DataBus_Access>.
    Found 1-bit register for signal <EX_Use_Carry<0>>.
    Found 2-bit register for signal <EX_ALU_Op>.
    Found 1-bit register for signal <WB_DelaySlot_Instr<0>>.
    Found 1-bit register for signal <EX_CMP_Op<0>>.
    Found 1-bit register for signal <WB_Read_Imm_Reg<0>>.
    Found 1-bit register for signal <EX_Logic_Sel<0>>.
    Found 1-bit register for signal <WB_Sel_MEM_Res<0>>.
    Found 1-bit register for signal <EX_Unsigned_Op<0>>.
    Found 1-bit register for signal <MEM_DataBus_Read>.
    Found 1-bit register for signal <WB_Quadlet_Access<0>>.
    Found 1-bit register for signal <WB_Byte_Access<0>>.
    Found 3-bit register for signal <EX_FPU_Cond>.
    Found 1-bit register for signal <Trace_WB_Jump_Taken>.
    Found 1-bit register for signal <dbg_Stop_Instr_Fetch_delay>.
    Found 1-bit register for signal <ex_alu_sel_logic_i>.
    Found 1-bit register for signal <ex_atomic_Instruction_Pair<0>>.
    Found 1-bit register for signal <ex_branch_with_delayslot<0>>.
    Found 1-bit register for signal <ex_byte_access_i<0>>.
    Found 1-bit register for signal <ex_clear_MSR_BIP_instr<0>>.
    Found 1-bit register for signal <ex_delayslot_Instr<0>>.
    Found 1-bit register for signal <ex_doublet_access_i<0>>.
    Found 1-bit register for signal <ex_enable_alu_i>.
    Found 1-bit register for signal <ex_enable_sext_shift_i>.
    Found 1-bit register for signal <ex_Ext_BRK_i<0>>.
    Found 1-bit register for signal <ex_Ext_NM_BRK_i<0>>.
    Found 1-bit register for signal <ex_gpr_write<0>>.
    Found 5-bit register for signal <ex_gpr_write_addr>.
    Found 1-bit register for signal <ex_gpr_write_dbg<0>>.
    Found 32-bit register for signal <ex_instr>.
    Found 1-bit register for signal <ex_Instr_MMU_Excep_combo<0>>.
    Found 1-bit register for signal <ex_Interrupt_Brk_combo<0>>.
    Found 1-bit register for signal <ex_is_div_instr_I<0>>.
    Found 1-bit register for signal <ex_is_load_instr<0>>.
    Found 1-bit register for signal <ex_is_mul_instr<0>>.
    Found 1-bit register for signal <ex_is_multi_instr2<0>>.
    Found 1-bit register for signal <ex_is_multi_or_load_instr<0>>.
    Found 1-bit register for signal <ex_jump_nodelay<0>>.
    Found 1-bit register for signal <ex_load_alu_carry<0>>.
    Found 1-bit register for signal <ex_load_shift_carry<0>>.
    Found 1-bit register for signal <ex_load_store_instr<0>>.
    Found 1-bit register for signal <ex_mfsmsr_i<0>>.
    Found 1-bit register for signal <ex_move_to_FSR_instr<0>>.
    Found 1-bit register for signal <ex_move_to_MSR_instr<0>>.
    Found 1-bit register for signal <ex_MSR_clear_decode>.
    Found 1-bit register for signal <ex_MSR_set_decode>.
    Found 1-bit register for signal <ex_not_mul_op_i<0>>.
    Found 6-bit register for signal <ex_opcode>.
    Found 1-bit register for signal <ex_read_imm_reg<0>>.
    Found 1-bit register for signal <ex_read_imm_reg_1<0>>.
    Found 1-bit register for signal <ex_sel_alu_i<0>>.
    Found 1-bit register for signal <ex_set_bip<0>>.
    Found 1-bit register for signal <ex_set_MSR_EE_instr<0>>.
    Found 1-bit register for signal <ex_Take_Intr_or_Exc<0>>.
    Found 1-bit register for signal <ex_valid<0>>.
    Found 1-bit register for signal <ex_valid_jump<0>>.
    Found 1-bit register for signal <ex_valid_keep<0>>.
    Found 3-bit register for signal <ex_which_branch>.
    Found 1-bit register for signal <ext_nm_brk_hold>.
    Found 1-bit register for signal <if_fetch_in_progress<0>>.
    Found 1-bit register for signal <if_missed_fetch<0>>.
    Found 1-bit register for signal <if_missed_fetch_already_tested<0>>.
    Found 1-bit register for signal <keep_jump_taken_with_ds<0>>.
    Found 1-bit register for signal <mem_byte_access<0>>.
    Found 1-bit register for signal <mem_delayslot_instr<0>>.
    Found 1-bit register for signal <mem_doublet_access<0>>.
    Found 1-bit register for signal <mem_exception_from_ex<0>>.
    Found 5-bit register for signal <mem_exception_kind_i>.
    Found 1-bit register for signal <mem_gpr_write<0>>.
    Found 5-bit register for signal <mem_gpr_write_addr>.
    Found 1-bit register for signal <mem_gpr_write_dbg<0>>.
    Found 32-bit register for signal <mem_instr>.
    Found 1-bit register for signal <mem_is_div_instr_I<0>>.
    Found 1-bit register for signal <mem_is_load_instr<0>>.
    Found 1-bit register for signal <mem_is_msr_instr<0>>.
    Found 1-bit register for signal <mem_is_mul_instr<0>>.
    Found 1-bit register for signal <mem_is_multi_or_load_instr<0>>.
    Found 1-bit register for signal <mem_is_store_instr<0>>.
    Found 1-bit register for signal <mem_jump_taken<0>>.
    Found 1-bit register for signal <mem_load_store_instr<0>>.
    Found 1-bit register for signal <mem_read_imm_reg<0>>.
    Found 1-bit register for signal <mem_read_imm_reg_1<0>>.
    Found 1-bit register for signal <MEM_Sel_MEM_Res_I<0>>.
    Found 1-bit register for signal <mem_valid<0>>.
    Found 1-bit register for signal <mem_word_access<0>>.
    Found 1-bit register for signal <of_clear_MSR_BIP_hold<0>>.
    Found 5-bit comparator equal for signal <of_read_ex_write_op1_conflict_0$cmp_eq0000> created at line 1500.
    Found 5-bit comparator equal for signal <of_read_ex_write_op2_conflict_0$cmp_eq0000> created at line 1501.
    Found 5-bit comparator equal for signal <of_read_ex_write_op3_conflict_0$cmp_eq0000> created at line 1502.
    Found 1-bit register for signal <of_read_imm_reg_ii<0>>.
    Found 5-bit comparator equal for signal <of_read_mem_write_op1_conflict_0$cmp_eq0000> created at line 1503.
    Found 5-bit comparator equal for signal <of_read_mem_write_op2_conflict_0$cmp_eq0000> created at line 1504.
    Found 5-bit comparator equal for signal <of_read_mem_write_op3_conflict_0$cmp_eq0000> created at line 1505.
    Found 5-bit comparator equal for signal <of_read_wb_write_op1_conflict_0$cmp_eq0000> created at line 1506.
    Found 5-bit comparator equal for signal <of_read_wb_write_op2_conflict_0$cmp_eq0000> created at line 1507.
    Found 5-bit comparator equal for signal <of_read_wb_write_op3_conflict_0$cmp_eq0000> created at line 1508.
    Found 1-bit register for signal <of_set_MSR_EE_hold<0>>.
    Found 1-bit register for signal <of_Take_Ext_BRK_hold<0>>.
    Found 1-bit register for signal <wb_exception_i<0>>.
    Found 5-bit register for signal <wb_exception_kind_ii>.
    Found 5-bit register for signal <wb_gpr_write_addr>.
    Found 1-bit register for signal <wb_gpr_write_dbg<0>>.
    Found 1-bit register for signal <wb_gpr_write_i<0>>.
    Found 32-bit register for signal <wb_instr>.
    Found 1-bit register for signal <wb_is_mul_instr<0>>.
    Found 1-bit register for signal <wb_PipeRun_i<0>>.
    Found 1-bit register for signal <wb_valid<0>>.
    Summary:
	inferred 273 D-type flip-flop(s).
	inferred   9 Comparator(s).
Unit <Decode_gti> synthesized.


Synthesizing Unit <Data_Flow_gti>.
    Related source file is "/softwares/Linux/xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/data_flow_gti.vhd".
WARNING:Xst:647 - Input <MEM_Sel_EX_Res<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MEM_Is_Div_Instr<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <EX_Div_Unsigned<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <EX_Sel_Shift<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MEM_Sel_Barrel<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <EX_Sel_FSL<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL_Get_Data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MEM_Sel_Div<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <EX_Start_Div<0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <EX_MSR_Load_FSL_C> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <mem_div_result> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <mem_barrel_result> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <enable_mem_ex_result> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <enable_mem_div_result> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <enable_mem_barrel_result> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <Data_Flow_gti> synthesized.


Synthesizing Unit <microblaze>.
    Related source file is "/softwares/Linux/xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v7_10_d/hdl/vhdl/microblaze.vhd".
WARNING:Xst:647 - Input <FSL1_S_Data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <DM_ABus> is never assigned. Tied to value 00000000000000000000000000000000.
WARNING:Xst:1305 - Output <DM_RNW> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <FSL7_S_Data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL15_S_Data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL7_S_Control> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL7_S_Exists> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL15_S_Control> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ICACHE_FSL_IN_Exists> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <DM_busLock> is never assigned. Tied to value 0.
WARNING:Xst:1305 - Output <DM_BE> is never assigned. Tied to value 0000.
WARNING:Xst:647 - Input <ICACHE_FSL_IN_Control> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL5_S_Control> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL4_M_Full> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <IM_BE> is never assigned. Tied to value 0000.
WARNING:Xst:647 - Input <FSL12_M_Full> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL0_S_Data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL6_S_Exists> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <IM_RNW> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <DCACHE_FSL_OUT_Full> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL6_S_Data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL14_S_Data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DOPB_MGrant> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL13_S_Control> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DCACHE_FSL_IN_Control> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL3_S_Control> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL5_S_Exists> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL15_S_Exists> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL3_M_Full> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL11_M_Full> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL11_S_Control> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL9_M_Full> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL5_S_Data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL13_S_Data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <IOPB_xferAck> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <IOPB_MGrant> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL4_S_Exists> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <IOPB_retry> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL14_S_Exists> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL1_S_Control> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <IM_seqAddr> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <DOPB_errAck> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL8_S_Control> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL2_M_Full> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL10_M_Full> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL8_M_Full> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL4_S_Data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL3_S_Exists> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL12_S_Data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL13_S_Exists> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <DM_request> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <DWait> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DOPB_xferAck> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <IM_busLock> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <IOPB_DBus> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <IWait> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL6_S_Control> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DCACHE_FSL_IN_Data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <IOPB_errAck> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL2_S_Exists> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL12_S_Exists> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <IOPB_timeout> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL14_S_Control> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ICACHE_FSL_OUT_Full> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL1_M_Full> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL7_M_Full> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL15_M_Full> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL3_S_Data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DOPB_DBus> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL11_S_Data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL9_S_Data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <DCACHE_FSL_IN_Exists> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL4_S_Control> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <IM_select> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <FSL1_S_Exists> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL11_S_Exists> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL12_S_Control> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <IM_DBus> is never assigned. Tied to value 00000000000000000000000000000000.
WARNING:Xst:647 - Input <DOPB_timeout> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL0_M_Full> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL9_S_Exists> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL6_M_Full> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL14_M_Full> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL2_S_Data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <DM_select> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <FSL10_S_Data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <IM_ABus> is never assigned. Tied to value 00000000000000000000000000000000.
WARNING:Xst:647 - Input <FSL2_S_Control> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL0_S_Exists> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL8_S_Data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL10_S_Exists> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL9_S_Control> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL10_S_Control> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ICACHE_FSL_IN_Data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL8_S_Exists> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <IM_request> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <DOPB_retry> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <DM_DBus> is never assigned. Tied to value 00000000000000000000000000000000.
WARNING:Xst:647 - Input <FSL0_S_Control> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <DM_seqAddr> is never assigned. Tied to value 0.
WARNING:Xst:647 - Input <FSL5_M_Full> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <FSL13_M_Full> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <wb_Write_ICache<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <wb_Write_DCache<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <mem_pid> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <if_icache_inhibit> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ib_valid_tlb_addr> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ib_cache_addr_mmu> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ex_dcache_inhibit> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <Not_MB_Get_Op> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <FSL_Will_Dbg_Break> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <FSL_S_Read> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <FSL_S_Exists> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <FSL_S_Data> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <FSL_S_Control> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <FSL_Put_Test> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <FSL_Put_No> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <FSL_Put_Inhibit> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <FSL_Put_Data> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <FSL_Put_Control> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <FSL_Put_Break> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <FSL_Put_Blocking> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <FSL_Put> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <FSL_M_Write> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <FSL_M_Full> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <FSL_M_Data> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <FSL_M_Control> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <FSL_Get_Test> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <FSL_Get_No> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <FSL_Get_Inhibit> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <FSL_Get_Control> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <FSL_Get_Break> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <FSL_Get_Blocking> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <FSL_Get> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <Dbg_Inhibit_EX> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 32-bit register for signal <Trace_Data_Write_Value>.
    Found 1-bit register for signal <Trace_Data_Write>.
    Found 1-bit register for signal <Trace_Data_Access>.
    Found 1-bit register for signal <Trace_Data_Read>.
    Found 4-bit register for signal <Trace_Data_Byte_Enable>.
    Found 32-bit register for signal <Trace_Data_Address>.
    Found 1-bit register for signal <reset_temp>.
    Found 1-bit register for signal <sync_reset>.
    Found 1-bit register for signal <wb_dlmb_data_strobe>.
    Found 32-bit register for signal <wb_dlmb_valid_read_data>.
    Summary:
	inferred 106 D-type flip-flop(s).
Unit <microblaze> synthesized.


Synthesizing Unit <microblaze_0_wrapper>.
    Related source file is "/homes/ugrad/alanachtenberg/Lab2/hdl/microblaze_0_wrapper.vhd".
Unit <microblaze_0_wrapper> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.
WARNING:Xst:524 - All outputs of the instance <Barrel_Shifter_I> of the block <Barrel_Shifter_gti> are unconnected in block <Data_Flow_gti>.
   This instance will be removed from the design along with all underlying logic

=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 4x1-bit ROM                                           : 1
# Adders/Subtractors                                   : 1
 2-bit adder                                           : 1
# Counters                                             : 2
 2-bit down counter                                    : 1
 8-bit up counter                                      : 1
# Registers                                            : 354
 1-bit register                                        : 292
 13-bit register                                       : 1
 15-bit register                                       : 3
 16-bit register                                       : 2
 2-bit register                                        : 10
 3-bit register                                        : 4
 32-bit register                                       : 30
 33-bit register                                       : 1
 4-bit register                                        : 4
 5-bit register                                        : 5
 6-bit register                                        : 2
# Comparators                                          : 9
 5-bit comparator equal                                : 9
# Multiplexers                                         : 3
 1-bit 16-to-1 multiplexer                             : 1
 1-bit 23-to-1 multiplexer                             : 1
 1-bit 33-to-1 multiplexer                             : 1
# Xors                                                 : 36
 1-bit xor2                                            : 34
 1-bit xor3                                            : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Loading device for application Rf_Device from file '5vlx110t.nph' in environment /softwares/Linux/xilinx/10.1/ISE:/softwares/Linux/xilinx/10.1/EDK.

Synthesizing (advanced) Unit <PreFetch_Buffer_gti>.
INFO:Xst - HDL ADVISOR - Asynchronous or synchronous initialization of the register <ib_ibuf_length> prevents it from being combined with the ROM <Mrom_new_ib_ibuf_length_1_carry> for implementation as read-only block RAM.
INFO:Xst:2774 - HDL ADVISOR - KEEP property attached to signal of_ibuf_sel may hinder XST clustering optimizations.
Unit <PreFetch_Buffer_gti> synthesized (advanced).
WARNING:Xst:2677 - Node <ex_MSR_i_31> of sequential type is unconnected in block <msr_reg_gti>.
WARNING:Xst:2677 - Node <ex_MSR_i_27> of sequential type is unconnected in block <msr_reg_gti>.
WARNING:Xst:2677 - Node <ex_MSR_i_26> of sequential type is unconnected in block <msr_reg_gti>.
WARNING:Xst:2677 - Node <ex_MSR_i_25> of sequential type is unconnected in block <msr_reg_gti>.
WARNING:Xst:2677 - Node <ex_MSR_i_24> of sequential type is unconnected in block <msr_reg_gti>.
WARNING:Xst:2677 - Node <ex_MSR_i_23> of sequential type is unconnected in block <msr_reg_gti>.
WARNING:Xst:2677 - Node <ex_MSR_i_22> of sequential type is unconnected in block <msr_reg_gti>.
WARNING:Xst:2677 - Node <ex_MSR_i_21> of sequential type is unconnected in block <msr_reg_gti>.
WARNING:Xst:2677 - Node <ex_MSR_i_20> of sequential type is unconnected in block <msr_reg_gti>.
WARNING:Xst:2677 - Node <ex_MSR_i_19> of sequential type is unconnected in block <msr_reg_gti>.
WARNING:Xst:2677 - Node <ex_MSR_i_18> of sequential type is unconnected in block <msr_reg_gti>.
WARNING:Xst:2677 - Node <ex_MSR_i_17> of sequential type is unconnected in block <msr_reg_gti>.
WARNING:Xst:2677 - Node <mem_MSR_i_31> of sequential type is unconnected in block <msr_reg_gti>.
WARNING:Xst:2677 - Node <mem_MSR_i_27> of sequential type is unconnected in block <msr_reg_gti>.
WARNING:Xst:2677 - Node <mem_MSR_i_26> of sequential type is unconnected in block <msr_reg_gti>.
WARNING:Xst:2677 - Node <mem_MSR_i_25> of sequential type is unconnected in block <msr_reg_gti>.
WARNING:Xst:2677 - Node <mem_MSR_i_24> of sequential type is unconnected in block <msr_reg_gti>.
WARNING:Xst:2677 - Node <mem_MSR_i_23> of sequential type is unconnected in block <msr_reg_gti>.
WARNING:Xst:2677 - Node <mem_MSR_i_22> of sequential type is unconnected in block <msr_reg_gti>.
WARNING:Xst:2677 - Node <mem_MSR_i_21> of sequential type is unconnected in block <msr_reg_gti>.
WARNING:Xst:2677 - Node <mem_MSR_i_20> of sequential type is unconnected in block <msr_reg_gti>.
WARNING:Xst:2677 - Node <mem_MSR_i_19> of sequential type is unconnected in block <msr_reg_gti>.
WARNING:Xst:2677 - Node <mem_MSR_i_18> of sequential type is unconnected in block <msr_reg_gti>.
WARNING:Xst:2677 - Node <mem_MSR_i_17> of sequential type is unconnected in block <msr_reg_gti>.
WARNING:Xst:2677 - Node <wb_MSR_i_31> of sequential type is unconnected in block <msr_reg_gti>.
WARNING:Xst:2677 - Node <wb_MSR_i_27> of sequential type is unconnected in block <msr_reg_gti>.
WARNING:Xst:2677 - Node <wb_MSR_i_26> of sequential type is unconnected in block <msr_reg_gti>.
WARNING:Xst:2677 - Node <wb_MSR_i_25> of sequential type is unconnected in block <msr_reg_gti>.
WARNING:Xst:2677 - Node <wb_MSR_i_24> of sequential type is unconnected in block <msr_reg_gti>.
WARNING:Xst:2677 - Node <wb_MSR_i_23> of sequential type is unconnected in block <msr_reg_gti>.
WARNING:Xst:2677 - Node <wb_MSR_i_22> of sequential type is unconnected in block <msr_reg_gti>.
WARNING:Xst:2677 - Node <wb_MSR_i_21> of sequential type is unconnected in block <msr_reg_gti>.
WARNING:Xst:2677 - Node <wb_MSR_i_20> of sequential type is unconnected in block <msr_reg_gti>.
WARNING:Xst:2677 - Node <wb_MSR_i_19> of sequential type is unconnected in block <msr_reg_gti>.
WARNING:Xst:2677 - Node <wb_MSR_i_18> of sequential type is unconnected in block <msr_reg_gti>.
WARNING:Xst:2677 - Node <wb_MSR_i_17> of sequential type is unconnected in block <msr_reg_gti>.
WARNING:Xst:2677 - Node <control_reg_2> of sequential type is unconnected in block <Debug_gti>.
WARNING:Xst:2677 - Node <control_reg_1> of sequential type is unconnected in block <Debug_gti>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 4x1-bit ROM                                           : 1
# Adders/Subtractors                                   : 1
 2-bit adder                                           : 1
# Counters                                             : 2
 2-bit down counter                                    : 1
 8-bit up counter                                      : 1
# Registers                                            : 1726
 Flip-Flops                                            : 1726
# Comparators                                          : 9
 5-bit comparator equal                                : 9
# Multiplexers                                         : 3
 1-bit 16-to-1 multiplexer                             : 1
 1-bit 23-to-1 multiplexer                             : 1
 1-bit 33-to-1 multiplexer                             : 1
# Xors                                                 : 36
 1-bit xor2                                            : 34
 1-bit xor3                                            : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <WB_ESR_27> (without init value) has a constant value of 0 in block <exception_registers_gti>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <dbg_hit_1_1> (without init value) has a constant value of 0 in block <Debug_gti>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dbg_hit_1_2> (without init value) has a constant value of 0 in block <Debug_gti>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dbg_hit_1_3> (without init value) has a constant value of 0 in block <Debug_gti>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dbg_hit_1_4> (without init value) has a constant value of 0 in block <Debug_gti>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dbg_hit_1_5> (without init value) has a constant value of 0 in block <Debug_gti>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dbg_hit_1_6> (without init value) has a constant value of 0 in block <Debug_gti>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dbg_hit_1_7> (without init value) has a constant value of 0 in block <Debug_gti>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dbg_hit_1_8> (without init value) has a constant value of 0 in block <Debug_gti>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dbg_hit_1_9> (without init value) has a constant value of 0 in block <Debug_gti>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dbg_hit_1_10> (without init value) has a constant value of 0 in block <Debug_gti>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dbg_hit_1_11> (without init value) has a constant value of 0 in block <Debug_gti>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dbg_hit_1_12> (without init value) has a constant value of 0 in block <Debug_gti>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dbg_hit_1_13> (without init value) has a constant value of 0 in block <Debug_gti>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dbg_hit_1_14> (without init value) has a constant value of 0 in block <Debug_gti>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <dbg_hit_1_15> (without init value) has a constant value of 0 in block <Debug_gti>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <status_reg_21> has a constant value of 0 in block <Debug_gti>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <status_reg_9> has a constant value of 0 in block <Debug_gti>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <status_reg_8> has a constant value of 0 in block <Debug_gti>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <status_reg_7> has a constant value of 0 in block <Debug_gti>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <status_reg_6> has a constant value of 0 in block <Debug_gti>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <status_reg_5> has a constant value of 0 in block <Debug_gti>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <status_reg_15> has a constant value of 0 in block <Debug_gti>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <status_reg_4> has a constant value of 0 in block <Debug_gti>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <status_reg_3> has a constant value of 0 in block <Debug_gti>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <status_reg_14> has a constant value of 0 in block <Debug_gti>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <status_reg_2> has a constant value of 0 in block <Debug_gti>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <status_reg_13> has a constant value of 0 in block <Debug_gti>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <status_reg_1> has a constant value of 0 in block <Debug_gti>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <status_reg_12> has a constant value of 0 in block <Debug_gti>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <status_reg_11> has a constant value of 0 in block <Debug_gti>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <status_reg_10> has a constant value of 0 in block <Debug_gti>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <ex_valid_0> in Unit <Decode_gti> is equivalent to the following FF/Latch, which will be removed : <ex_valid_jump_0> 
INFO:Xst:2261 - The FF/Latch <WB_Quadlet_Access_0> in Unit <Decode_gti> is equivalent to the following FF/Latch, which will be removed : <WB_Word_Access> 
INFO:Xst:2261 - The FF/Latch <EX_Shift_Op_1> in Unit <Decode_gti> is equivalent to the following FF/Latch, which will be removed : <EX_FPU_Cond_26> 
INFO:Xst:2261 - The FF/Latch <EX_Shift_Op_0> in Unit <Decode_gti> is equivalent to the following FF/Latch, which will be removed : <EX_FPU_Cond_25> 
INFO:Xst:2261 - The FF/Latch <ex_which_branch_10> in Unit <Decode_gti> is equivalent to the following FF/Latch, which will be removed : <ex_gpr_write_addr_4> 
INFO:Xst:2261 - The FF/Latch <ex_opcode_5> in Unit <Decode_gti> is equivalent to the following FF/Latch, which will be removed : <EX_Logic_Op_1> 
INFO:Xst:2261 - The FF/Latch <ex_which_branch_9> in Unit <Decode_gti> is equivalent to the following FF/Latch, which will be removed : <ex_gpr_write_addr_3> 
INFO:Xst:2261 - The FF/Latch <ex_opcode_4> in Unit <Decode_gti> is equivalent to the following FF/Latch, which will be removed : <EX_Logic_Op_0> 
INFO:Xst:2261 - The FF/Latch <ex_which_branch_8> in Unit <Decode_gti> is equivalent to the following FF/Latch, which will be removed : <ex_gpr_write_addr_2> 
INFO:Xst:2261 - The FF/Latch <EX_FPU_Op_22> in Unit <Decode_gti> is equivalent to the following FF/Latch, which will be removed : <EX_Arith_Shift_0> 
WARNING:Xst:1710 - FF/Latch <wb_exception_kind_ii_27> (without init value) has a constant value of 0 in block <Decode_gti>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <mem_exception_kind_i_27> (without init value) has a constant value of 0 in block <Decode_gti>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <wb_dlmb_data_strobe> of sequential type is unconnected in block <microblaze>.

Optimizing unit <microblaze_0_wrapper> ...

Optimizing unit <DPLB_Interface> ...

Optimizing unit <IPLB_Interface> ...

Optimizing unit <Operand_Select_gti> ...

Optimizing unit <Byte_Doublet_Handle_gti> ...

Optimizing unit <Data_Flow_Logic> ...

Optimizing unit <msr_reg_gti> ...

Optimizing unit <instr_mux> ...

Optimizing unit <Jump_Logic> ...

Optimizing unit <mux4_1> ...

Optimizing unit <mux4_2> ...

Optimizing unit <exception_registers_gti> ...

Optimizing unit <address_hit> ...

Optimizing unit <Debug_gti> ...

Optimizing unit <PC_Module_gti> ...

Optimizing unit <PreFetch_Buffer_gti> ...

Optimizing unit <ALU> ...

Optimizing unit <Shift_Logic_Module_gti> ...

Optimizing unit <MUL_Unit> ...

Optimizing unit <Decode_gti> ...

Optimizing unit <Data_Flow_gti> ...

Optimizing unit <microblaze> ...
WARNING:Xst:1293 - FF/Latch <microblaze_0/Performance.Decode_I/ex_Instr_MMU_Excep_combo_0> has a constant value of 0 in block <microblaze_0_wrapper>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/Data_Flow_Logic_I/WB_FSL_No_3> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/Data_Flow_Logic_I/WB_FSL_No_2> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/Data_Flow_Logic_I/WB_FSL_No_1> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/Data_Flow_Logic_I/WB_FSL_No_0> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/Data_Flow_Logic_I/mem_FSL_No_3> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/Data_Flow_Logic_I/mem_FSL_No_2> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/Data_Flow_Logic_I/mem_FSL_No_1> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/Data_Flow_Logic_I/mem_FSL_No_0> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/Data_Flow_Logic_I/MEM_Not_FPU_Op_0> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/msr_reg_i/of_MSR_i_29> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/msr_reg_i/of_MSR_i_30> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/WB_EAR_0> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/WB_EAR_1> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/WB_EAR_2> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/WB_EAR_3> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/WB_EAR_4> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/WB_EAR_5> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/WB_EAR_6> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/WB_EAR_7> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/WB_EAR_8> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/WB_EAR_9> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/WB_EAR_10> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/WB_EAR_11> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/WB_EAR_12> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/WB_EAR_13> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/WB_EAR_14> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/WB_EAR_15> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/WB_EAR_16> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/WB_EAR_17> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/WB_EAR_18> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/WB_EAR_19> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/WB_EAR_20> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/WB_EAR_21> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/WB_EAR_22> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/WB_EAR_23> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/WB_EAR_24> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/WB_EAR_25> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/WB_EAR_26> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/WB_EAR_27> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/WB_EAR_28> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/WB_EAR_29> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/WB_EAR_30> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/WB_EAR_31> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/wb_EAR_ii_0> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/wb_EAR_ii_1> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/wb_EAR_ii_2> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/wb_EAR_ii_3> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/wb_EAR_ii_4> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/wb_EAR_ii_5> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/wb_EAR_ii_6> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/wb_EAR_ii_7> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/wb_EAR_ii_8> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/wb_EAR_ii_9> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/wb_EAR_ii_10> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/wb_EAR_ii_11> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/wb_EAR_ii_12> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/wb_EAR_ii_13> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/wb_EAR_ii_14> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/wb_EAR_ii_15> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/wb_EAR_ii_16> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/wb_EAR_ii_17> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/wb_EAR_ii_18> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/wb_EAR_ii_19> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/wb_EAR_ii_20> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/wb_EAR_ii_21> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/wb_EAR_ii_22> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/wb_EAR_ii_23> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/wb_EAR_ii_24> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/wb_EAR_ii_25> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/wb_EAR_ii_26> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/wb_EAR_ii_27> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/wb_EAR_ii_28> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/wb_EAR_ii_29> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/wb_EAR_ii_30> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/wb_EAR_ii_31> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/wb_EAR_i_0> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/wb_EAR_i_1> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/wb_EAR_i_2> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/wb_EAR_i_3> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/wb_EAR_i_4> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/wb_EAR_i_5> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/wb_EAR_i_6> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/wb_EAR_i_7> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/wb_EAR_i_8> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/wb_EAR_i_9> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/wb_EAR_i_10> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/wb_EAR_i_11> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/wb_EAR_i_12> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/wb_EAR_i_13> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/wb_EAR_i_14> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/wb_EAR_i_15> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/wb_EAR_i_16> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/wb_EAR_i_17> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/wb_EAR_i_18> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/wb_EAR_i_19> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/wb_EAR_i_20> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/wb_EAR_i_21> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/wb_EAR_i_22> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/wb_EAR_i_23> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/wb_EAR_i_24> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/wb_EAR_i_25> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/wb_EAR_i_26> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/wb_EAR_i_27> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/wb_EAR_i_28> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/wb_EAR_i_29> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/wb_EAR_i_30> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/wb_EAR_i_31> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/WB_ESR_19> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/WB_ESR_20> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/WB_ESR_21> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/WB_ESR_22> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/WB_ESR_23> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/WB_ESR_24> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/WB_ESR_25> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/WB_ESR_26> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/WB_ESR_28> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/WB_ESR_29> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/WB_ESR_30> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/WB_ESR_31> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/WB_BTR_0> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/WB_BTR_1> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/WB_BTR_2> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/WB_BTR_3> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/WB_BTR_4> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/WB_BTR_5> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/WB_BTR_6> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/WB_BTR_7> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/WB_BTR_8> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/WB_BTR_9> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/WB_BTR_10> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/WB_BTR_11> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/WB_BTR_12> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/WB_BTR_13> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/WB_BTR_14> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/WB_BTR_15> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/WB_BTR_16> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/WB_BTR_17> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/WB_BTR_18> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/WB_BTR_19> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/WB_BTR_20> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/WB_BTR_21> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/WB_BTR_22> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/WB_BTR_23> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/WB_BTR_24> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/WB_BTR_25> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/WB_BTR_26> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/WB_BTR_27> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/WB_BTR_28> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/WB_BTR_29> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/WB_BTR_30> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/WB_BTR_31> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/WB_EDR_0> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/WB_EDR_1> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/WB_EDR_2> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/WB_EDR_3> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/WB_EDR_4> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/WB_EDR_5> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/WB_EDR_6> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/WB_EDR_7> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/WB_EDR_8> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/WB_EDR_9> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/WB_EDR_10> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/WB_EDR_11> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/WB_EDR_12> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/WB_EDR_13> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/WB_EDR_14> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/WB_EDR_15> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/WB_EDR_16> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/WB_EDR_17> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/WB_EDR_18> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/WB_EDR_19> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/WB_EDR_20> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/WB_EDR_21> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/WB_EDR_22> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/WB_EDR_23> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/WB_EDR_24> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/WB_EDR_25> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/WB_EDR_26> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/WB_EDR_27> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/WB_EDR_28> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/WB_EDR_29> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/WB_EDR_30> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/WB_EDR_31> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/WB_ESR_i_20> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/wb_EDR_i_0> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/wb_EDR_i_1> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/wb_EDR_i_2> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/wb_EDR_i_3> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/wb_EDR_i_4> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/wb_EDR_i_5> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/wb_EDR_i_6> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/wb_EDR_i_7> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/wb_EDR_i_8> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/wb_EDR_i_9> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/wb_EDR_i_10> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/wb_EDR_i_11> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/wb_EDR_i_12> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/wb_EDR_i_13> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/wb_EDR_i_14> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/wb_EDR_i_15> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/wb_EDR_i_16> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/wb_EDR_i_17> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/wb_EDR_i_18> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/wb_EDR_i_19> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/wb_EDR_i_20> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/wb_EDR_i_21> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/wb_EDR_i_22> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/wb_EDR_i_23> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/wb_EDR_i_24> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/wb_EDR_i_25> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/wb_EDR_i_26> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/wb_EDR_i_27> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/wb_EDR_i_28> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/wb_EDR_i_29> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/wb_EDR_i_30> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/wb_EDR_i_31> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/mem_BTR_0> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/mem_BTR_1> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/mem_BTR_2> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/mem_BTR_3> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/mem_BTR_4> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/mem_BTR_5> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/mem_BTR_6> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/mem_BTR_7> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/mem_BTR_8> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/mem_BTR_9> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/mem_BTR_10> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/mem_BTR_11> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/mem_BTR_12> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/mem_BTR_13> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/mem_BTR_14> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/mem_BTR_15> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/mem_BTR_16> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/mem_BTR_17> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/mem_BTR_18> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/mem_BTR_19> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/mem_BTR_20> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/mem_BTR_21> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/mem_BTR_22> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/mem_BTR_23> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/mem_BTR_24> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/mem_BTR_25> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/mem_BTR_26> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/mem_BTR_27> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/mem_BTR_28> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/mem_BTR_29> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/mem_BTR_30> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/mem_BTR_31> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/mem_EAR_0> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/mem_EAR_1> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/mem_EAR_2> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/mem_EAR_3> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/mem_EAR_4> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/mem_EAR_5> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/mem_EAR_6> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/mem_EAR_7> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/mem_EAR_8> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/mem_EAR_9> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/mem_EAR_10> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/mem_EAR_11> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/mem_EAR_12> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/mem_EAR_13> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/mem_EAR_14> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/mem_EAR_15> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/mem_EAR_16> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/mem_EAR_17> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/mem_EAR_18> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/mem_EAR_19> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/mem_EAR_20> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/mem_EAR_21> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/mem_EAR_22> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/mem_EAR_23> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/mem_EAR_24> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/mem_EAR_25> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/mem_EAR_26> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/mem_EAR_27> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/mem_EAR_28> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/mem_EAR_29> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/mem_EAR_30> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/mem_EAR_31> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/WB_ESR_i_29> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/WB_ESR_i_28> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/WB_ESR_i_31> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/WB_ESR_i_26> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/WB_ESR_i_30> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/WB_ESR_i_25> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/WB_ESR_i_19> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/WB_ESR_i_24> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/WB_ESR_i_23> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/WB_ESR_i_22> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Data_Flow_I/exception_registers_I1/WB_ESR_i_21> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Decode_I/mem_word_access_0> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Decode_I/mem_is_div_instr_I_0> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Decode_I/mem_is_store_instr_0> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Decode_I/WB_SW_Instr> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Decode_I/WB_Quadlet_Access_0> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Decode_I/WB_Sel_MEM_Res_0> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Decode_I/EX_Logic_Sel_0> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Decode_I/ex_move_to_FSR_instr_0> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Decode_I/EX_Sign_Extend_Sel_0> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Decode_I/mem_is_load_instr_0> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Decode_I/mem_is_mul_instr_0> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Decode_I/wb_is_mul_instr_0> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Decode_I/WB_Sel_DataBus_Read_Data_0> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Decode_I/EX_FPU_Op_24> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Decode_I/EX_FPU_Op_23> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Decode_I/EX_FPU_Op_22> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Decode_I/EX_Left_Shift_0> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Decode_I/EX_FPU_Cond_27> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Use_IOPB_or_IPLB.Using_IPLB.Iplb_Interface_I2/IPLB_Exception> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Use_DOPB_or_PLB.Using_D_PLB.DPLB_Interface_I2/MEM_DPLB_Exception> of sequential type is unconnected in block <microblaze_0_wrapper>.
WARNING:Xst:2677 - Node <microblaze_0/Performance.Decode_I/of_set_MSR_EE_hold_0> of sequential type is unconnected in block <microblaze_0_wrapper>.

Mapping all equations...
Building and optimizing final netlist ...
INFO:Xst:2260 - The FF/Latch <microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers.The_IBuffers[3].The_IBuffers_DFF[37].PC_Buffer_FDRE> in Unit <microblaze_0_wrapper> is equivalent to the following FF/Latch : <microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers.The_IBuffers[3].The_IBuffers_DFF[15].PC_Buffer_FDRE> 
INFO:Xst:2260 - The FF/Latch <microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers.The_IBuffers[3].The_IBuffers_DFF[42].PC_Buffer_FDRE> in Unit <microblaze_0_wrapper> is equivalent to the following FF/Latch : <microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers.The_IBuffers[3].The_IBuffers_DFF[20].PC_Buffer_FDRE> 
INFO:Xst:2260 - The FF/Latch <microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers.The_IBuffers[0].The_IBuffers_DFF[42].PC_Buffer_FDRE> in Unit <microblaze_0_wrapper> is equivalent to the following FF/Latch : <microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers.The_IBuffers[0].The_IBuffers_DFF[20].PC_Buffer_FDRE> 
INFO:Xst:2260 - The FF/Latch <microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers.The_IBuffers[0].The_IBuffers_DFF[37].PC_Buffer_FDRE> in Unit <microblaze_0_wrapper> is equivalent to the following FF/Latch : <microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers.The_IBuffers[0].The_IBuffers_DFF[15].PC_Buffer_FDRE> 
INFO:Xst:2260 - The FF/Latch <microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers.The_IBuffers[1].The_IBuffers_DFF[35].PC_Buffer_FDRE> in Unit <microblaze_0_wrapper> is equivalent to the following FF/Latch : <microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers.The_IBuffers[1].The_IBuffers_DFF[13].PC_Buffer_FDRE> 
INFO:Xst:2260 - The FF/Latch <microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers.The_IBuffers[2].The_IBuffers_DFF[33].PC_Buffer_FDRE> in Unit <microblaze_0_wrapper> is equivalent to the following FF/Latch : <microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers.The_IBuffers[2].The_IBuffers_DFF[11].PC_Buffer_FDRE> 
INFO:Xst:2260 - The FF/Latch <microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers.The_IBuffers[3].The_IBuffers_DFF[40].PC_Buffer_FDRE> in Unit <microblaze_0_wrapper> is equivalent to the following FF/Latch : <microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers.The_IBuffers[3].The_IBuffers_DFF[18].PC_Buffer_FDRE> 
INFO:Xst:2260 - The FF/Latch <microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers.The_IBuffers[0].The_IBuffers_DFF[40].PC_Buffer_FDRE> in Unit <microblaze_0_wrapper> is equivalent to the following FF/Latch : <microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers.The_IBuffers[0].The_IBuffers_DFF[18].PC_Buffer_FDRE> 
INFO:Xst:2260 - The FF/Latch <microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers.The_IBuffers[1].The_IBuffers_DFF[38].PC_Buffer_FDRE> in Unit <microblaze_0_wrapper> is equivalent to the following FF/Latch : <microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers.The_IBuffers[1].The_IBuffers_DFF[16].PC_Buffer_FDRE> 
INFO:Xst:2260 - The FF/Latch <microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers.The_IBuffers[2].The_IBuffers_DFF[36].PC_Buffer_FDRE> in Unit <microblaze_0_wrapper> is equivalent to the following FF/Latch : <microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers.The_IBuffers[2].The_IBuffers_DFF[14].PC_Buffer_FDRE> 
INFO:Xst:2260 - The FF/Latch <microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers.The_IBuffers[3].The_IBuffers_DFF[35].PC_Buffer_FDRE> in Unit <microblaze_0_wrapper> is equivalent to the following FF/Latch : <microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers.The_IBuffers[3].The_IBuffers_DFF[13].PC_Buffer_FDRE> 
INFO:Xst:2260 - The FF/Latch <microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers.The_IBuffers[0].The_IBuffers_DFF[35].PC_Buffer_FDRE> in Unit <microblaze_0_wrapper> is equivalent to the following FF/Latch : <microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers.The_IBuffers[0].The_IBuffers_DFF[13].PC_Buffer_FDRE> 
INFO:Xst:2260 - The FF/Latch <microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers.The_IBuffers[1].The_IBuffers_DFF[33].PC_Buffer_FDRE> in Unit <microblaze_0_wrapper> is equivalent to the following FF/Latch : <microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers.The_IBuffers[1].The_IBuffers_DFF[11].PC_Buffer_FDRE> 
INFO:Xst:2260 - The FF/Latch <microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers.The_IBuffers[1].The_IBuffers_DFF[41].PC_Buffer_FDRE> in Unit <microblaze_0_wrapper> is equivalent to the following FF/Latch : <microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers.The_IBuffers[1].The_IBuffers_DFF[19].PC_Buffer_FDRE> 
INFO:Xst:2260 - The FF/Latch <microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers.The_IBuffers[2].The_IBuffers_DFF[39].PC_Buffer_FDRE> in Unit <microblaze_0_wrapper> is equivalent to the following FF/Latch : <microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers.The_IBuffers[2].The_IBuffers_DFF[17].PC_Buffer_FDRE> 
INFO:Xst:2260 - The FF/Latch <microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers.The_IBuffers[2].The_IBuffers_DFF[40].PC_Buffer_FDRE> in Unit <microblaze_0_wrapper> is equivalent to the following FF/Latch : <microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers.The_IBuffers[2].The_IBuffers_DFF[18].PC_Buffer_FDRE> 
INFO:Xst:2260 - The FF/Latch <microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers.The_IBuffers[3].The_IBuffers_DFF[38].PC_Buffer_FDRE> in Unit <microblaze_0_wrapper> is equivalent to the following FF/Latch : <microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers.The_IBuffers[3].The_IBuffers_DFF[16].PC_Buffer_FDRE> 
INFO:Xst:2260 - The FF/Latch <microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers.The_IBuffers[0].The_IBuffers_DFF[38].PC_Buffer_FDRE> in Unit <microblaze_0_wrapper> is equivalent to the following FF/Latch : <microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers.The_IBuffers[0].The_IBuffers_DFF[16].PC_Buffer_FDRE> 
INFO:Xst:2260 - The FF/Latch <microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers.The_IBuffers[1].The_IBuffers_DFF[36].PC_Buffer_FDRE> in Unit <microblaze_0_wrapper> is equivalent to the following FF/Latch : <microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers.The_IBuffers[1].The_IBuffers_DFF[14].PC_Buffer_FDRE> 
INFO:Xst:2260 - The FF/Latch <microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers.The_IBuffers[2].The_IBuffers_DFF[34].PC_Buffer_FDRE> in Unit <microblaze_0_wrapper> is equivalent to the following FF/Latch : <microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers.The_IBuffers[2].The_IBuffers_DFF[12].PC_Buffer_FDRE> 
INFO:Xst:2260 - The FF/Latch <microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers.The_IBuffers[3].The_IBuffers_DFF[33].PC_Buffer_FDRE> in Unit <microblaze_0_wrapper> is equivalent to the following FF/Latch : <microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers.The_IBuffers[3].The_IBuffers_DFF[11].PC_Buffer_FDRE> 
INFO:Xst:2260 - The FF/Latch <microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers.The_IBuffers[0].The_IBuffers_DFF[33].PC_Buffer_FDRE> in Unit <microblaze_0_wrapper> is equivalent to the following FF/Latch : <microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers.The_IBuffers[0].The_IBuffers_DFF[11].PC_Buffer_FDRE> 
INFO:Xst:2260 - The FF/Latch <microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers.The_IBuffers[3].The_IBuffers_DFF[41].PC_Buffer_FDRE> in Unit <microblaze_0_wrapper> is equivalent to the following FF/Latch : <microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers.The_IBuffers[3].The_IBuffers_DFF[19].PC_Buffer_FDRE> 
INFO:Xst:2260 - The FF/Latch <microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers.The_IBuffers[0].The_IBuffers_DFF[41].PC_Buffer_FDRE> in Unit <microblaze_0_wrapper> is equivalent to the following FF/Latch : <microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers.The_IBuffers[0].The_IBuffers_DFF[19].PC_Buffer_FDRE> 
INFO:Xst:2260 - The FF/Latch <microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers.The_IBuffers[1].The_IBuffers_DFF[39].PC_Buffer_FDRE> in Unit <microblaze_0_wrapper> is equivalent to the following FF/Latch : <microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers.The_IBuffers[1].The_IBuffers_DFF[17].PC_Buffer_FDRE> 
INFO:Xst:2260 - The FF/Latch <microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers.The_IBuffers[2].The_IBuffers_DFF[42].PC_Buffer_FDRE> in Unit <microblaze_0_wrapper> is equivalent to the following FF/Latch : <microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers.The_IBuffers[2].The_IBuffers_DFF[20].PC_Buffer_FDRE> 
INFO:Xst:2260 - The FF/Latch <microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers.The_IBuffers[2].The_IBuffers_DFF[37].PC_Buffer_FDRE> in Unit <microblaze_0_wrapper> is equivalent to the following FF/Latch : <microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers.The_IBuffers[2].The_IBuffers_DFF[15].PC_Buffer_FDRE> 
INFO:Xst:2260 - The FF/Latch <microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers.The_IBuffers[3].The_IBuffers_DFF[36].PC_Buffer_FDRE> in Unit <microblaze_0_wrapper> is equivalent to the following FF/Latch : <microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers.The_IBuffers[3].The_IBuffers_DFF[14].PC_Buffer_FDRE> 
INFO:Xst:2260 - The FF/Latch <microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers.The_IBuffers[0].The_IBuffers_DFF[36].PC_Buffer_FDRE> in Unit <microblaze_0_wrapper> is equivalent to the following FF/Latch : <microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers.The_IBuffers[0].The_IBuffers_DFF[14].PC_Buffer_FDRE> 
INFO:Xst:2260 - The FF/Latch <microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers.The_IBuffers[1].The_IBuffers_DFF[34].PC_Buffer_FDRE> in Unit <microblaze_0_wrapper> is equivalent to the following FF/Latch : <microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers.The_IBuffers[1].The_IBuffers_DFF[12].PC_Buffer_FDRE> 
INFO:Xst:2260 - The FF/Latch <microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers.The_IBuffers[2].The_IBuffers_DFF[41].PC_Buffer_FDRE> in Unit <microblaze_0_wrapper> is equivalent to the following FF/Latch : <microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers.The_IBuffers[2].The_IBuffers_DFF[19].PC_Buffer_FDRE> 
INFO:Xst:2260 - The FF/Latch <microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers.The_IBuffers[3].The_IBuffers_DFF[39].PC_Buffer_FDRE> in Unit <microblaze_0_wrapper> is equivalent to the following FF/Latch : <microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers.The_IBuffers[3].The_IBuffers_DFF[17].PC_Buffer_FDRE> 
INFO:Xst:2260 - The FF/Latch <microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers.The_IBuffers[0].The_IBuffers_DFF[39].PC_Buffer_FDRE> in Unit <microblaze_0_wrapper> is equivalent to the following FF/Latch : <microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers.The_IBuffers[0].The_IBuffers_DFF[17].PC_Buffer_FDRE> 
INFO:Xst:2260 - The FF/Latch <microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers.The_IBuffers[1].The_IBuffers_DFF[42].PC_Buffer_FDRE> in Unit <microblaze_0_wrapper> is equivalent to the following FF/Latch : <microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers.The_IBuffers[1].The_IBuffers_DFF[20].PC_Buffer_FDRE> 
INFO:Xst:2260 - The FF/Latch <microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers.The_IBuffers[1].The_IBuffers_DFF[37].PC_Buffer_FDRE> in Unit <microblaze_0_wrapper> is equivalent to the following FF/Latch : <microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers.The_IBuffers[1].The_IBuffers_DFF[15].PC_Buffer_FDRE> 
INFO:Xst:2260 - The FF/Latch <microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers.The_IBuffers[2].The_IBuffers_DFF[35].PC_Buffer_FDRE> in Unit <microblaze_0_wrapper> is equivalent to the following FF/Latch : <microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers.The_IBuffers[2].The_IBuffers_DFF[13].PC_Buffer_FDRE> 
INFO:Xst:2260 - The FF/Latch <microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers.The_IBuffers[3].The_IBuffers_DFF[34].PC_Buffer_FDRE> in Unit <microblaze_0_wrapper> is equivalent to the following FF/Latch : <microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers.The_IBuffers[3].The_IBuffers_DFF[12].PC_Buffer_FDRE> 
INFO:Xst:2260 - The FF/Latch <microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers.The_IBuffers[0].The_IBuffers_DFF[34].PC_Buffer_FDRE> in Unit <microblaze_0_wrapper> is equivalent to the following FF/Latch : <microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers.The_IBuffers[0].The_IBuffers_DFF[12].PC_Buffer_FDRE> 
INFO:Xst:2260 - The FF/Latch <microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers.The_IBuffers[1].The_IBuffers_DFF[40].PC_Buffer_FDRE> in Unit <microblaze_0_wrapper> is equivalent to the following FF/Latch : <microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers.The_IBuffers[1].The_IBuffers_DFF[18].PC_Buffer_FDRE> 
INFO:Xst:2260 - The FF/Latch <microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers.The_IBuffers[2].The_IBuffers_DFF[38].PC_Buffer_FDRE> in Unit <microblaze_0_wrapper> is equivalent to the following FF/Latch : <microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers.The_IBuffers[2].The_IBuffers_DFF[16].PC_Buffer_FDRE> 
FlipFlop microblaze_0/Performance.Decode_I/wb_exception_kind_ii_28 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 1378
 Flip-Flops                                            : 1378

=========================================================================

=========================================================================
*                           Partition Report                             *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
Top Level Output File Name         : ../implementation/microblaze_0_wrapper.ngc
Output Format                      : ngc
Optimization Goal                  : speed
Keep Hierarchy                     : no

Design Statistics
# IOs                              : 2296

Cell Usage :
# BELS                             : 1443
#      GND                         : 1
#      INV                         : 8
#      LUT1                        : 43
#      LUT2                        : 57
#      LUT3                        : 343
#      LUT4                        : 124
#      LUT5                        : 106
#      LUT6                        : 337
#      LUT6_2                      : 31
#      MULT_AND                    : 2
#      MUXCY                       : 17
#      MUXCY_L                     : 147
#      MUXF5                       : 118
#      MUXF7                       : 6
#      VCC                         : 1
#      XORCY                       : 102
# FlipFlops/Latches                : 1378
#      FD                          : 40
#      FDCE                        : 4
#      FDE                         : 280
#      FDR                         : 114
#      FDRE                        : 894
#      FDRS                        : 3
#      FDRSE                       : 4
#      FDS                         : 1
#      FDSE                        : 38
# RAMS                             : 16
#      RAM32M                      : 16
# Shift Registers                  : 20
#      SRL16E                      : 12
#      SRLC16E                     : 8
# DSPs                             : 3
#      DSP48E                      : 3
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 5vlx110tff1136-1 


Slice Logic Utilization: 
 Number of Slice Registers:            1378  out of  69120     1%  
 Number of Slice LUTs:                 1133  out of  69120     1%  
    Number used as Logic:              1049  out of  69120     1%  
    Number used as Memory:               84  out of  17920     0%  
       Number used as RAM:               64
       Number used as SRL:               20

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   1959
   Number with an unused Flip Flop:     581  out of   1959    29%  
   Number with an unused LUT:           826  out of   1959    42%  
   Number of fully used LUT-FF pairs:   552  out of   1959    28%  
   Number of unique control sets:        71

IO Utilization: 
 Number of IOs:                        2296
 Number of bonded IOBs:                   0  out of    640     0%  

Specific Feature Utilization:
 Number of DSP48Es:                       3  out of     64     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+-------------------------------------------------------------------------------------------------+-------+
Clock Signal                       | Clock buffer(FF name)                                                                           | Load  |
-----------------------------------+-------------------------------------------------------------------------------------------------+-------+
DCACHE_FSL_OUT_CLK                 | NONE(microblaze_0/Performance.Data_Flow_I/Register_File_I/Using_Virtex5.All_RAM32M[15].ram32m_i)| 1274  |
DBG_CLK                            | NONE(microblaze_0/Performance.Use_Debug_Logic.Debug_I1/New_Dbg_Instr_TCK)                       | 135   |
DBG_UPDATE                         | NONE(microblaze_0/Performance.Use_Debug_Logic.Debug_I1/command_reg_1)                           | 8     |
-----------------------------------+-------------------------------------------------------------------------------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+-------+
Control Signal                                                                                                                            | Buffer(FF name)                                                               | Load  |
------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+-------+
microblaze_0/Performance.Use_Debug_Logic.Debug_I1/Command_Reg_Rst(microblaze_0/Performance.Use_Debug_Logic.Debug_I1/Command_Reg_Rst:Q)    | NONE(microblaze_0/Performance.Use_Debug_Logic.Debug_I1/command_reg_0)         | 2     |
microblaze_0/Performance.Use_Debug_Logic.Debug_I1/continue_from_brk(microblaze_0/Performance.Use_Debug_Logic.Debug_I1/continue_from_brk:Q)| NONE(microblaze_0/Performance.Use_Debug_Logic.Debug_I1/continue_from_brk_TClk)| 1     |
microblaze_0/Performance.Use_Debug_Logic.Debug_I1/start_single_step(microblaze_0/Performance.Use_Debug_Logic.Debug_I1/start_single_step:Q)| NONE(microblaze_0/Performance.Use_Debug_Logic.Debug_I1/single_Step_TClk)      | 1     |
------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -1

   Minimum period: 5.473ns (Maximum Frequency: 182.715MHz)
   Minimum input arrival time before clock: 2.789ns
   Maximum output required time after clock: 4.705ns
   Maximum combinational path delay: 1.980ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'DCACHE_FSL_OUT_CLK'
  Clock period: 5.473ns (frequency: 182.715MHz)
  Total number of paths / destination ports: 305622 / 3652
-------------------------------------------------------------------------
Delay:               5.473ns (Levels of Logic = 11)
  Source:            microblaze_0/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_27 (FF)
  Destination:       microblaze_0/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_31 (FF)
  Source Clock:      DCACHE_FSL_OUT_CLK rising
  Destination Clock: DCACHE_FSL_OUT_CLK rising

  Data Path: microblaze_0/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_27 to microblaze_0/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             4   0.471   1.085  microblaze_0/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_27 (microblaze_0/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_27)
     LUT6:I0->O            1   0.094   0.000  microblaze_0/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PCMP_instr.Using_FPGA_PCMP.carry_equal_byte4/sel_1_and00001 (microblaze_0/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PCMP_instr.Using_FPGA_PCMP.carry_equal_byte4/sel<1>)
     MUXCY_L:S->LO         1   0.372   0.000  microblaze_0/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PCMP_instr.Using_FPGA_PCMP.carry_equal_byte4/The_Compare[1].MUXCY_L_I1 (microblaze_0/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PCMP_instr.Using_FPGA_PCMP.carry_equal_byte4/carry<1>)
     MUXCY_L:CI->LO        1   0.026   0.000  microblaze_0/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PCMP_instr.Using_FPGA_PCMP.carry_equal_byte4/The_Compare[0].MUXCY_L_I1 (microblaze_0/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PCMP_instr.Using_FPGA_PCMP.carry_equal_byte4/carry<0>)
     MUXCY_L:CI->LO        3   0.026   0.800  microblaze_0/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PCMP_instr.Using_FPGA_PCMP.carry_equal_byte4/MUXCY_L_Enable (microblaze_0/Performance.Data_Flow_I/Shift_Logic_Module_I/byte4)
     LUT4:I0->O            1   0.094   0.000  microblaze_0/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PCMP_instr.Using_FPGA_PCMP.pcmp_11_lut (microblaze_0/Performance.Data_Flow_I/Shift_Logic_Module_I/res_11)
     MUXF5:I1->O           1   0.254   0.000  microblaze_0/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PCMP_instr.Using_FPGA_PCMP.MUXF5_pcmp1x (microblaze_0/Performance.Data_Flow_I/Shift_Logic_Module_I/res_1x)
     MUXF5:I1->O           1   0.254   0.000  microblaze_0/Performance.Data_Flow_I/Shift_Logic_Module_I/Use_PCMP_instr.Using_FPGA_PCMP.MUXF5_pcmpxx_2 (microblaze_0/Performance.Data_Flow_I/Shift_Logic_Module_I/pcmp_result<31>)
     MUXF5:I1->O           1   0.254   0.480  microblaze_0/Performance.Data_Flow_I/Shift_Logic_Module_I/Using_FPGA_LUT6.Use_PCMP_instr_LUT6.MUXF5_PCMP_Shift_2 (microblaze_0/Performance.Data_Flow_I/ex_shift_logic_result<31>)
     LUT3:I2->O            4   0.094   0.496  microblaze_0/Performance.Data_Flow_I/ex_fwd<31>1 (microblaze_0/Performance.Data_Flow_I/ex_fwd<31>)
     LUT6:I5->O            2   0.094   0.485  microblaze_0/Performance.Data_Flow_I/Operand_Select_I/of_branch_cmp<31>1 (microblaze_0/Performance.Data_Flow_I/Operand_Select_I/of_branch_cmp<31>)
     LUT4:I3->O            1   0.094   0.000  microblaze_0/Performance.Data_Flow_I/Operand_Select_I/of_op1<31>1 (microblaze_0/Performance.Data_Flow_I/Operand_Select_I/of_op1<31>)
     FDRE:D                   -0.018          microblaze_0/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_31
    ----------------------------------------
    Total                      5.473ns (2.127ns logic, 3.346ns route)
                                       (38.9% logic, 61.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'DBG_CLK'
  Clock period: 2.669ns (frequency: 374.672MHz)
  Total number of paths / destination ports: 192 / 160
-------------------------------------------------------------------------
Delay:               2.669ns (Levels of Logic = 1)
  Source:            microblaze_0/Performance.Use_Debug_Logic.Debug_I1/shift_Count_0 (FF)
  Destination:       microblaze_0/Performance.Use_Debug_Logic.Debug_I1/New_Dbg_Instr_TCK (FF)
  Source Clock:      DBG_CLK rising
  Destination Clock: DBG_CLK rising

  Data Path: microblaze_0/Performance.Use_Debug_Logic.Debug_I1/shift_Count_0 to microblaze_0/Performance.Use_Debug_Logic.Debug_I1/New_Dbg_Instr_TCK
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             25   0.471   1.195  microblaze_0/Performance.Use_Debug_Logic.Debug_I1/shift_Count_0 (microblaze_0/Performance.Use_Debug_Logic.Debug_I1/shift_Count_0)
     LUT6:I0->O            1   0.094   0.336  microblaze_0/Performance.Use_Debug_Logic.Debug_I1/New_Dbg_Instr_TCK_or0000 (microblaze_0/Performance.Use_Debug_Logic.Debug_I1/New_Dbg_Instr_TCK_or0000)
     FDR:R                     0.573          microblaze_0/Performance.Use_Debug_Logic.Debug_I1/New_Dbg_Instr_TCK
    ----------------------------------------
    Total                      2.669ns (1.138ns logic, 1.531ns route)
                                       (42.6% logic, 57.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'DCACHE_FSL_OUT_CLK'
  Total number of paths / destination ports: 1641 / 1432
-------------------------------------------------------------------------
Offset:              2.789ns (Levels of Logic = 6)
  Source:            IREADY (PAD)
  Destination:       microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/of_Valid_I (FF)
  Destination Clock: DCACHE_FSL_OUT_CLK rising

  Data Path: IREADY to microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/of_Valid_I
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT2:I0->O            1   0.094   0.000  microblaze_0/Performance.Using_Debug.combined_carry_or_I/A_N1 (microblaze_0/Performance.Using_Debug.combined_carry_or_I/A_N)
     MUXCY_L:S->LO         1   0.372   0.000  microblaze_0/Performance.Using_Debug.combined_carry_or_I/Using_FPGA.MUXCY_I (microblaze_0/iside_data_strobe_combined)
     MUXCY_L:CI->LO        1   0.026   0.000  microblaze_0/Performance.Using_Debug.combined_carry_and_I2/Using_FPGA.MUXCY_I (microblaze_0/iside_data_strobe_combined2)
     MUXCY_L:CI->LO       13   0.254   1.039  microblaze_0/Performance.Using_Debug.debug_combinded_carry_or_I/Using_FPGA.MUXCY_I (microblaze_0/ib_ready)
     LUT5:I0->O            1   0.094   0.576  microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/of_Valid_I_mux0002_SW0 (N108)
     LUT6:I4->O            1   0.094   0.000  microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/of_Valid_I_mux0002 (microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/of_Valid_I_mux0002)
     FD:D                     -0.018          microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/of_Valid_I
    ----------------------------------------
    Total                      2.789ns (1.174ns logic, 1.615ns route)
                                       (42.1% logic, 57.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'DBG_CLK'
  Total number of paths / destination ports: 96 / 60
-------------------------------------------------------------------------
Offset:              2.214ns (Levels of Logic = 2)
  Source:            DBG_REG_EN<1> (PAD)
  Destination:       microblaze_0/Performance.Use_Debug_Logic.Debug_I1/New_Dbg_Instr_TCK (FF)
  Destination Clock: DBG_CLK rising

  Data Path: DBG_REG_EN<1> to microblaze_0/Performance.Use_Debug_Logic.Debug_I1/New_Dbg_Instr_TCK
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT5:I0->O            1   0.094   0.480  microblaze_0/Performance.Use_Debug_Logic.Debug_I1/New_Dbg_Instr_TCK_or0000_SW0 (N2)
     LUT6:I5->O            1   0.094   0.336  microblaze_0/Performance.Use_Debug_Logic.Debug_I1/New_Dbg_Instr_TCK_or0000 (microblaze_0/Performance.Use_Debug_Logic.Debug_I1/New_Dbg_Instr_TCK_or0000)
     FDR:R                     0.573          microblaze_0/Performance.Use_Debug_Logic.Debug_I1/New_Dbg_Instr_TCK
    ----------------------------------------
    Total                      2.214ns (1.398ns logic, 0.816ns route)
                                       (63.1% logic, 36.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'DBG_UPDATE'
  Total number of paths / destination ports: 40 / 8
-------------------------------------------------------------------------
Offset:              1.307ns (Levels of Logic = 1)
  Source:            DBG_REG_EN<4> (PAD)
  Destination:       microblaze_0/Performance.Use_Debug_Logic.Debug_I1/continue_from_brk_TClk (FF)
  Destination Clock: DBG_UPDATE rising

  Data Path: DBG_REG_EN<4> to microblaze_0/Performance.Use_Debug_Logic.Debug_I1/continue_from_brk_TClk
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT5:I0->O            6   0.094   0.363  microblaze_0/Performance.Use_Debug_Logic.Debug_I1/Control_Reg_En_cmp_eq00001 (microblaze_0/Performance.Use_Debug_Logic.Debug_I1/Control_Reg_En)
     FDCE:CE                   0.213          microblaze_0/Performance.Use_Debug_Logic.Debug_I1/continue_from_brk_TClk
    ----------------------------------------
    Total                      1.307ns (0.944ns logic, 0.363ns route)
                                       (72.2% logic, 27.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'DCACHE_FSL_OUT_CLK'
  Total number of paths / destination ports: 18377 / 397
-------------------------------------------------------------------------
Offset:              3.764ns (Levels of Logic = 8)
  Source:            microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers.The_IBuffers[3].The_IBuffers_DFF[2].PC_Buffer_FDRE (FF)
  Destination:       Trace_OF_PipeRun (PAD)
  Source Clock:      DCACHE_FSL_OUT_CLK rising

  Data Path: microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers.The_IBuffers[3].The_IBuffers_DFF[2].PC_Buffer_FDRE to Trace_OF_PipeRun
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             1   0.471   0.710  microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/Using_FPGA_Buffers.The_IBuffers[3].The_IBuffers_DFF[2].PC_Buffer_FDRE (microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/ibuffer<3><2>)
     LUT3:I0->O            1   0.094   0.000  microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/mux4_I1/S2_2_mux00001 (microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/mux4_I1/S2<2>)
     MUXF5:I1->O          34   0.254   1.101  microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/mux4_I1/The_Mux[2].MUXF5_I1 (microblaze_0/Performance.Decode_I/of_instr<2>)
     LUT5:I0->O            4   0.094   0.496  microblaze_0/Performance.Decode_I/of_use_op2_0_or00001 (microblaze_0/Performance.Decode_I/of_use_op2_0_or0000)
     LUT6:I5->O            1   0.094   0.000  microblaze_0/Performance.Decode_I/of_pipe_ctrl_6_mux00001 (microblaze_0/Performance.Decode_I/of_pipe_ctrl<6>)
     MUXCY_L:S->LO         1   0.372   0.000  microblaze_0/Performance.Decode_I/Use_MuxCy[6].OF_Piperun_Stage/Using_FPGA.MUXCY_I (microblaze_0/Performance.Decode_I/of_PipeRun_carry<6>)
     MUXCY_L:CI->LO        1   0.026   0.000  microblaze_0/Performance.Decode_I/Use_MuxCy[7].OF_Piperun_Stage/Using_FPGA.MUXCY_I (microblaze_0/Performance.Decode_I/of_PipeRun_carry<7>)
     MUXCY_L:CI->LO        1   0.026   0.000  microblaze_0/Performance.Decode_I/Use_MuxCy[8].OF_Piperun_Stage/Using_FPGA.MUXCY_I (microblaze_0/Performance.Decode_I/of_PipeRun_carry<8>)
     MUXCY_L:CI->LO      289   0.026   0.000  microblaze_0/Performance.Decode_I/Use_MuxCy[9].OF_Piperun_Stage/Using_FPGA.MUXCY_I (Trace_OF_PipeRun)
    ----------------------------------------
    Total                      3.764ns (1.457ns logic, 2.307ns route)
                                       (38.7% logic, 61.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'DBG_CLK'
  Total number of paths / destination ports: 150 / 1
-------------------------------------------------------------------------
Offset:              4.705ns (Levels of Logic = 5)
  Source:            microblaze_0/Performance.Use_Debug_Logic.Debug_I1/Use_SRL16.The_Cache_Addresses[5].SRL16E_Cache_I (FF)
  Destination:       DBG_TDO (PAD)
  Source Clock:      DBG_CLK rising

  Data Path: microblaze_0/Performance.Use_Debug_Logic.Debug_I1/Use_SRL16.The_Cache_Addresses[5].SRL16E_Cache_I to DBG_TDO
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     SRL16E:CLK->Q         1   1.889   0.973  microblaze_0/Performance.Use_Debug_Logic.Debug_I1/Use_SRL16.The_Cache_Addresses[5].SRL16E_Cache_I (microblaze_0/Performance.Use_Debug_Logic.Debug_I1/tdo_config_word1<6>)
     LUT6:I1->O            1   0.094   0.000  microblaze_0/Performance.Use_Debug_Logic.Debug_I1/Mmux_TDO_Config_Word_6 (microblaze_0/Performance.Use_Debug_Logic.Debug_I1/Mmux_TDO_Config_Word_6)
     MUXF7:I1->O           1   0.254   0.480  microblaze_0/Performance.Use_Debug_Logic.Debug_I1/Mmux_TDO_Config_Word_5_f7 (microblaze_0/Performance.Use_Debug_Logic.Debug_I1/Mmux_TDO_Config_Word_5_f7)
     LUT5:I4->O            1   0.094   0.000  microblaze_0/Performance.Use_Debug_Logic.Debug_I1/TDO352 (microblaze_0/Performance.Use_Debug_Logic.Debug_I1/TDO352)
     MUXF7:I0->O           1   0.251   0.576  microblaze_0/Performance.Use_Debug_Logic.Debug_I1/TDO35_f7 (microblaze_0/Performance.Use_Debug_Logic.Debug_I1/TDO35)
     LUT6:I4->O            0   0.094   0.000  microblaze_0/Performance.Use_Debug_Logic.Debug_I1/TDO143 (DBG_TDO)
    ----------------------------------------
    Total                      4.705ns (2.676ns logic, 2.029ns route)
                                       (56.9% logic, 43.1% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 17 / 10
-------------------------------------------------------------------------
Delay:               1.980ns (Levels of Logic = 5)
  Source:            DREADY (PAD)
  Destination:       D_AS (PAD)

  Data Path: DREADY to D_AS
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT2:I0->O            1   0.094   0.000  microblaze_0/Performance.mem_databus_ready_sel_carry_or/A_N1 (microblaze_0/Performance.mem_databus_ready_sel_carry_or/A_N)
     MUXCY_L:S->LO         1   0.372   0.000  microblaze_0/Performance.mem_databus_ready_sel_carry_or/Using_FPGA.MUXCY_I (microblaze_0/mem_databus_ready)
     MUXCY_L:CI->LO        1   0.026   0.000  microblaze_0/Performance.Decode_I/mem_wait_on_ready_N_carry_or/Using_FPGA.MUXCY_I (microblaze_0/Performance.Decode_I/mem_wait_on_ready_N)
     MUXCY_L:CI->LO      183   0.026   1.128  microblaze_0/Performance.Decode_I/mem_PipeRun_carry_and/Using_FPGA.MUXCY_I (Trace_MEM_PipeRun)
     LUT6:I1->O            0   0.094   0.000  microblaze_0/D_AS1 (D_AS)
    ----------------------------------------
    Total                      1.980ns (0.852ns logic, 1.128ns route)
                                       (43.0% logic, 57.0% route)

=========================================================================


Total REAL time to Xst completion: 41.00 secs
Total CPU time to Xst completion: 40.02 secs
 
--> 


Total memory usage is 837868 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings : 1063 (   0 filtered)
Number of infos    :  125 (   0 filtered)

