#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2009.vpi";
S_000001c356a94a70 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_000001c356aaf1f0 .scope function.vec4.u32, "clog2" "clog2" 3 4, 3 4 0, S_000001c356a94a70;
 .timescale 0 0;
; Variable clog2 is vec4 return value of scope S_000001c356aaf1f0
v000001c356a95470_0 .var/i "i", 31 0;
v000001c356a95510_0 .var/i "value", 31 0;
TD_$unit.clog2 ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clog2 (store_vec4_to_lval)
    %load/vec4 v000001c356a95510_0;
    %subi 1, 0, 32;
    %store/vec4 v000001c356a95470_0, 0, 32;
T_0.0 ;
    %load/vec4 v000001c356a95470_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_0.1, 5;
    %retload/vec4 0; Load clog2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clog2 (store_vec4_to_lval)
    %load/vec4 v000001c356a95470_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v000001c356a95470_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %end;
S_000001c356a94c00 .scope module, "cache_system_tb" "cache_system_tb" 4 3;
 .timescale -9 -12;
P_000001c356a488b0 .param/l "ADDR_WIDTH" 0 4 6, +C4<00000000000000000000000000001011>;
P_000001c356a488e8 .param/l "DATA_WIDTH" 0 4 7, +C4<00000000000000000000000000001011>;
v000001c356b10410_0 .var "addr", 10 0;
v000001c356b127f0_0 .var "clk", 0 0;
v000001c356b12890_0 .var/i "i", 31 0;
v000001c356b11cb0_0 .net "l1_hit", 0 0, v000001c356b107d0_0;  1 drivers
v000001c356b124d0_0 .net "l2_hit", 0 0, v000001c356b10690_0;  1 drivers
v000001c356b11670_0 .var "read", 0 0;
v000001c356b12110_0 .net "read_data", 10 0, v000001c356b10230_0;  1 drivers
v000001c356b11b70_0 .var "rst", 0 0;
v000001c356b12930 .array "trace", 9 0, 10 0;
E_000001c356ab70d0 .event negedge, v000001c356b10ff0_0;
S_000001c356aaf380 .scope module, "dut" "cache_system_2level" 4 19, 3 14 0, S_000001c356a94c00;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 11 "addr";
    .port_info 3 /INPUT 1 "read";
    .port_info 4 /OUTPUT 11 "read_data";
    .port_info 5 /OUTPUT 1 "l1_hit";
    .port_info 6 /OUTPUT 1 "l2_hit";
P_000001c356b0fb30 .param/l "ADDR_WIDTH" 0 3 15, +C4<00000000000000000000000000001011>;
P_000001c356b0fb68 .param/l "DATA_WIDTH" 0 3 16, +C4<00000000000000000000000000001011>;
P_000001c356b0fba0 .param/l "L1_BLOCK_SIZE" 0 3 19, +C4<00000000000000000000000000010000>;
P_000001c356b0fbd8 .param/l "L1_CACHE_SIZE" 0 3 20, +C4<00000000000000000000000100000000>;
P_000001c356b0fc10 .param/l "L1_INDEX_WIDTH" 0 3 23, +C4<00000000000000000000000000000011>;
P_000001c356b0fc48 .param/l "L1_NUM_SETS" 0 3 22, +C4<0000000000000000000000000000000000000000000000000000000000001000>;
P_000001c356b0fc80 .param/l "L1_NUM_WAYS" 0 3 21, +C4<00000000000000000000000000000010>;
P_000001c356b0fcb8 .param/l "L1_OFFSET_WIDTH" 0 3 24, +C4<00000000000000000000000000000100>;
P_000001c356b0fcf0 .param/l "L1_TAG_WIDTH" 0 3 25, +C4<0000000000000000000000000000000100>;
P_000001c356b0fd28 .param/l "L2_BLOCK_SIZE" 0 3 28, +C4<00000000000000000000000000010000>;
P_000001c356b0fd60 .param/l "L2_CACHE_SIZE" 0 3 29, +C4<00000000000000000000001000000000>;
P_000001c356b0fd98 .param/l "L2_INDEX_WIDTH" 0 3 32, +C4<00000000000000000000000000000100>;
P_000001c356b0fdd0 .param/l "L2_NUM_SETS" 0 3 31, +C4<0000000000000000000000000000000000000000000000000000000000010000>;
P_000001c356b0fe08 .param/l "L2_NUM_WAYS" 0 3 30, +C4<00000000000000000000000000000010>;
P_000001c356b0fe40 .param/l "L2_OFFSET_WIDTH" 0 3 33, +C4<00000000000000000000000000000100>;
P_000001c356b0fe78 .param/l "L2_TAG_WIDTH" 0 3 34, +C4<0000000000000000000000000000000011>;
v000001c356b10b90_0 .net "addr", 10 0, v000001c356b10410_0;  1 drivers
v000001c356b10ff0_0 .net "clk", 0 0, v000001c356b127f0_0;  1 drivers
v000001c356b10d70_0 .var/i "i", 31 0;
v000001c356b11130_0 .var/i "j", 31 0;
v000001c356b10910 .array "l1_data", 15 0, 10 0;
v000001c356b107d0_0 .var "l1_hit", 0 0;
v000001c356b104b0_0 .net "l1_index", 2 0, L_000001c356b12f70;  1 drivers
v000001c356b10870 .array "l1_lru", 7 0, 0 0;
v000001c356b10370_0 .net "l1_tag", 3 0, L_000001c356b13010;  1 drivers
v000001c356b10e10 .array "l1_tags", 15 0, 3 0;
v000001c356b10550 .array "l1_valid", 15 0, 0 0;
v000001c356b105f0 .array "l2_data", 31 0, 10 0;
v000001c356b10690_0 .var "l2_hit", 0 0;
v000001c356b11090_0 .net "l2_index", 3 0, L_000001c356b11850;  1 drivers
v000001c356b10af0 .array "l2_lru", 15 0, 0 0;
v000001c356b10eb0_0 .net "l2_tag", 2 0, L_000001c356b12250;  1 drivers
v000001c356b109b0 .array "l2_tags", 31 0, 2 0;
v000001c356b10730 .array "l2_valid", 31 0, 0 0;
v000001c356b10a50_0 .net "read", 0 0, v000001c356b11670_0;  1 drivers
v000001c356b10230_0 .var "read_data", 10 0;
v000001c356b10c30_0 .net "rst", 0 0, v000001c356b11b70_0;  1 drivers
v000001c356b10f50_0 .var/i "w", 31 0;
E_000001c356ab7610 .event posedge, v000001c356b10c30_0, v000001c356b10ff0_0;
L_000001c356b13010 .part v000001c356b10410_0, 7, 4;
L_000001c356b12f70 .part v000001c356b10410_0, 4, 3;
L_000001c356b12250 .part v000001c356b10410_0, 8, 3;
L_000001c356b11850 .part v000001c356b10410_0, 4, 4;
S_000001c356b0fec0 .scope begin, "$unm_blk_15" "$unm_blk_15" 3 123, 3 123 0, S_000001c356aaf380;
 .timescale -9 -12;
v000001c356aaf510_0 .var "mem_data", 10 0;
S_000001c356b10050 .scope function.vec4.u32, "lru_select" "lru_select" 3 63, 3 63 0, S_000001c356aaf380;
 .timescale -9 -12;
v000001c356b10cd0_0 .var "bit_val", 0 0;
; Variable lru_select is vec4 return value of scope S_000001c356b10050
TD_cache_system_tb.dut.lru_select ;
    %load/vec4 v000001c356b10cd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to lru_select (store_vec4_to_lval)
    %jmp T_1.3;
T_1.2 ;
    %pushi/vec4 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to lru_select (store_vec4_to_lval)
T_1.3 ;
    %end;
    .scope S_000001c356aaf380;
T_2 ;
    %wait E_000001c356ab7610;
    %load/vec4 v000001c356b10c30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001c356b10d70_0, 0, 32;
T_2.2 ;
    %load/vec4 v000001c356b10d70_0;
    %pad/s 64;
    %cmpi/s 8, 0, 64;
    %jmp/0xz T_2.3, 5;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 3, v000001c356b10d70_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c356b10870, 0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001c356b11130_0, 0, 32;
T_2.4 ;
    %load/vec4 v000001c356b11130_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_2.5, 5;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v000001c356b10d70_0;
    %pad/s 34;
    %pad/s 35;
    %muli 2, 0, 35;
    %pad/s 36;
    %load/vec4 v000001c356b11130_0;
    %pad/s 36;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c356b10550, 0, 4;
    %pushi/vec4 0, 0, 11;
    %load/vec4 v000001c356b10d70_0;
    %pad/s 34;
    %pad/s 35;
    %muli 2, 0, 35;
    %pad/s 36;
    %load/vec4 v000001c356b11130_0;
    %pad/s 36;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c356b10910, 0, 4;
    %pushi/vec4 0, 0, 4;
    %load/vec4 v000001c356b10d70_0;
    %pad/s 34;
    %pad/s 35;
    %muli 2, 0, 35;
    %pad/s 36;
    %load/vec4 v000001c356b11130_0;
    %pad/s 36;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c356b10e10, 0, 4;
    %load/vec4 v000001c356b11130_0;
    %addi 1, 0, 32;
    %store/vec4 v000001c356b11130_0, 0, 32;
    %jmp T_2.4;
T_2.5 ;
    %load/vec4 v000001c356b10d70_0;
    %addi 1, 0, 32;
    %store/vec4 v000001c356b10d70_0, 0, 32;
    %jmp T_2.2;
T_2.3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001c356b10d70_0, 0, 32;
T_2.6 ;
    %load/vec4 v000001c356b10d70_0;
    %pad/s 64;
    %cmpi/s 16, 0, 64;
    %jmp/0xz T_2.7, 5;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 3, v000001c356b10d70_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c356b10af0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001c356b11130_0, 0, 32;
T_2.8 ;
    %load/vec4 v000001c356b11130_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_2.9, 5;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v000001c356b10d70_0;
    %pad/s 34;
    %pad/s 35;
    %muli 2, 0, 35;
    %pad/s 36;
    %load/vec4 v000001c356b11130_0;
    %pad/s 36;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c356b10730, 0, 4;
    %pushi/vec4 0, 0, 11;
    %load/vec4 v000001c356b10d70_0;
    %pad/s 34;
    %pad/s 35;
    %muli 2, 0, 35;
    %pad/s 36;
    %load/vec4 v000001c356b11130_0;
    %pad/s 36;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c356b105f0, 0, 4;
    %pushi/vec4 0, 0, 3;
    %load/vec4 v000001c356b10d70_0;
    %pad/s 34;
    %pad/s 35;
    %muli 2, 0, 35;
    %pad/s 36;
    %load/vec4 v000001c356b11130_0;
    %pad/s 36;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c356b109b0, 0, 4;
    %load/vec4 v000001c356b11130_0;
    %addi 1, 0, 32;
    %store/vec4 v000001c356b11130_0, 0, 32;
    %jmp T_2.8;
T_2.9 ;
    %load/vec4 v000001c356b10d70_0;
    %addi 1, 0, 32;
    %store/vec4 v000001c356b10d70_0, 0, 32;
    %jmp T_2.6;
T_2.7 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c356b107d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c356b10690_0, 0;
    %pushi/vec4 0, 0, 11;
    %assign/vec4 v000001c356b10230_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v000001c356b10a50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.10, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c356b107d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c356b10690_0, 0;
    %pushi/vec4 0, 0, 11;
    %assign/vec4 v000001c356b10230_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001c356b10f50_0, 0, 32;
T_2.12 ;
    %load/vec4 v000001c356b10f50_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_2.13, 5;
    %load/vec4 v000001c356b104b0_0;
    %pad/u 7;
    %pad/u 8;
    %muli 2, 0, 8;
    %pad/u 9;
    %load/vec4 v000001c356b10f50_0;
    %pad/s 9;
    %add;
    %ix/vec4 4;
    %load/vec4a v000001c356b10550, 4;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.16, 9;
    %load/vec4 v000001c356b104b0_0;
    %pad/u 7;
    %pad/u 8;
    %muli 2, 0, 8;
    %pad/u 9;
    %load/vec4 v000001c356b10f50_0;
    %pad/s 9;
    %add;
    %ix/vec4 4;
    %load/vec4a v000001c356b10e10, 4;
    %load/vec4 v000001c356b10370_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_2.16;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.14, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001c356b107d0_0, 0;
    %load/vec4 v000001c356b104b0_0;
    %pad/u 7;
    %pad/u 8;
    %muli 2, 0, 8;
    %pad/u 9;
    %load/vec4 v000001c356b10f50_0;
    %pad/s 9;
    %add;
    %ix/vec4 4;
    %load/vec4a v000001c356b10910, 4;
    %assign/vec4 v000001c356b10230_0, 0;
    %load/vec4 v000001c356b10f50_0;
    %inv;
    %pad/s 1;
    %load/vec4 v000001c356b104b0_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c356b10870, 0, 4;
T_2.14 ;
    %load/vec4 v000001c356b10f50_0;
    %addi 1, 0, 32;
    %store/vec4 v000001c356b10f50_0, 0, 32;
    %jmp T_2.12;
T_2.13 ;
    %load/vec4 v000001c356b107d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.17, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001c356b10f50_0, 0, 32;
T_2.19 ;
    %load/vec4 v000001c356b10f50_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_2.20, 5;
    %load/vec4 v000001c356b11090_0;
    %pad/u 8;
    %pad/u 9;
    %muli 2, 0, 9;
    %pad/u 10;
    %load/vec4 v000001c356b10f50_0;
    %pad/s 10;
    %add;
    %ix/vec4 4;
    %load/vec4a v000001c356b10730, 4;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.23, 9;
    %load/vec4 v000001c356b11090_0;
    %pad/u 8;
    %pad/u 9;
    %muli 2, 0, 9;
    %pad/u 10;
    %load/vec4 v000001c356b10f50_0;
    %pad/s 10;
    %add;
    %ix/vec4 4;
    %load/vec4a v000001c356b109b0, 4;
    %load/vec4 v000001c356b10eb0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_2.23;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.21, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001c356b10690_0, 0;
    %load/vec4 v000001c356b11090_0;
    %pad/u 8;
    %pad/u 9;
    %muli 2, 0, 9;
    %pad/u 10;
    %load/vec4 v000001c356b10f50_0;
    %pad/s 10;
    %add;
    %ix/vec4 4;
    %load/vec4a v000001c356b105f0, 4;
    %assign/vec4 v000001c356b10230_0, 0;
    %load/vec4 v000001c356b104b0_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v000001c356b10870, 4;
    %store/vec4 v000001c356b10cd0_0, 0, 1;
    %callf/vec4 TD_cache_system_tb.dut.lru_select, S_000001c356b10050;
    %store/vec4 v000001c356b11130_0, 0, 32;
    %load/vec4 v000001c356b11090_0;
    %pad/u 8;
    %pad/u 9;
    %muli 2, 0, 9;
    %pad/u 10;
    %load/vec4 v000001c356b10f50_0;
    %pad/s 10;
    %add;
    %ix/vec4 4;
    %load/vec4a v000001c356b105f0, 4;
    %load/vec4 v000001c356b104b0_0;
    %pad/u 7;
    %pad/u 8;
    %muli 2, 0, 8;
    %pad/u 9;
    %load/vec4 v000001c356b11130_0;
    %pad/s 9;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c356b10910, 0, 4;
    %load/vec4 v000001c356b10370_0;
    %load/vec4 v000001c356b104b0_0;
    %pad/u 7;
    %pad/u 8;
    %muli 2, 0, 8;
    %pad/u 9;
    %load/vec4 v000001c356b11130_0;
    %pad/s 9;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c356b10e10, 0, 4;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v000001c356b104b0_0;
    %pad/u 7;
    %pad/u 8;
    %muli 2, 0, 8;
    %pad/u 9;
    %load/vec4 v000001c356b11130_0;
    %pad/s 9;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c356b10550, 0, 4;
    %load/vec4 v000001c356b11130_0;
    %inv;
    %pad/s 1;
    %load/vec4 v000001c356b104b0_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c356b10870, 0, 4;
T_2.21 ;
    %load/vec4 v000001c356b10f50_0;
    %addi 1, 0, 32;
    %store/vec4 v000001c356b10f50_0, 0, 32;
    %jmp T_2.19;
T_2.20 ;
    %load/vec4 v000001c356b10690_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.24, 8;
    %fork t_1, S_000001c356b0fec0;
    %jmp t_0;
    .scope S_000001c356b0fec0;
t_1 ;
    %pushi/vec4 1011, 0, 11;
    %store/vec4 v000001c356aaf510_0, 0, 11;
    %load/vec4 v000001c356b11090_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v000001c356b10af0, 4;
    %store/vec4 v000001c356b10cd0_0, 0, 1;
    %callf/vec4 TD_cache_system_tb.dut.lru_select, S_000001c356b10050;
    %store/vec4 v000001c356b11130_0, 0, 32;
    %load/vec4 v000001c356aaf510_0;
    %load/vec4 v000001c356b11090_0;
    %pad/u 8;
    %pad/u 9;
    %muli 2, 0, 9;
    %pad/u 10;
    %load/vec4 v000001c356b11130_0;
    %pad/s 10;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c356b105f0, 0, 4;
    %load/vec4 v000001c356b10eb0_0;
    %load/vec4 v000001c356b11090_0;
    %pad/u 8;
    %pad/u 9;
    %muli 2, 0, 9;
    %pad/u 10;
    %load/vec4 v000001c356b11130_0;
    %pad/s 10;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c356b109b0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v000001c356b11090_0;
    %pad/u 8;
    %pad/u 9;
    %muli 2, 0, 9;
    %pad/u 10;
    %load/vec4 v000001c356b11130_0;
    %pad/s 10;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c356b10730, 0, 4;
    %load/vec4 v000001c356b11130_0;
    %inv;
    %pad/s 1;
    %load/vec4 v000001c356b11090_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c356b10af0, 0, 4;
    %load/vec4 v000001c356b104b0_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v000001c356b10870, 4;
    %store/vec4 v000001c356b10cd0_0, 0, 1;
    %callf/vec4 TD_cache_system_tb.dut.lru_select, S_000001c356b10050;
    %store/vec4 v000001c356b11130_0, 0, 32;
    %load/vec4 v000001c356aaf510_0;
    %load/vec4 v000001c356b104b0_0;
    %pad/u 7;
    %pad/u 8;
    %muli 2, 0, 8;
    %pad/u 9;
    %load/vec4 v000001c356b11130_0;
    %pad/s 9;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c356b10910, 0, 4;
    %load/vec4 v000001c356b10370_0;
    %load/vec4 v000001c356b104b0_0;
    %pad/u 7;
    %pad/u 8;
    %muli 2, 0, 8;
    %pad/u 9;
    %load/vec4 v000001c356b11130_0;
    %pad/s 9;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c356b10e10, 0, 4;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v000001c356b104b0_0;
    %pad/u 7;
    %pad/u 8;
    %muli 2, 0, 8;
    %pad/u 9;
    %load/vec4 v000001c356b11130_0;
    %pad/s 9;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c356b10550, 0, 4;
    %load/vec4 v000001c356b11130_0;
    %inv;
    %pad/s 1;
    %load/vec4 v000001c356b104b0_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c356b10870, 0, 4;
    %load/vec4 v000001c356aaf510_0;
    %assign/vec4 v000001c356b10230_0, 0;
    %end;
    .scope S_000001c356aaf380;
t_0 %join;
T_2.24 ;
T_2.17 ;
T_2.10 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_000001c356a94c00;
T_3 ;
    %delay 5000, 0;
    %load/vec4 v000001c356b127f0_0;
    %inv;
    %store/vec4 v000001c356b127f0_0, 0, 1;
    %jmp T_3;
    .thread T_3;
    .scope S_000001c356a94c00;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c356b127f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c356b11b70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c356b11670_0, 0, 1;
    %pushi/vec4 0, 0, 11;
    %store/vec4 v000001c356b10410_0, 0, 11;
    %delay 15000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c356b11b70_0, 0, 1;
    %pushi/vec4 291, 0, 11;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001c356b12930, 4, 0;
    %pushi/vec4 291, 0, 11;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001c356b12930, 4, 0;
    %pushi/vec4 675, 0, 11;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001c356b12930, 4, 0;
    %pushi/vec4 291, 0, 11;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001c356b12930, 4, 0;
    %pushi/vec4 675, 0, 11;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001c356b12930, 4, 0;
    %pushi/vec4 837, 0, 11;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001c356b12930, 4, 0;
    %pushi/vec4 291, 0, 11;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001c356b12930, 4, 0;
    %pushi/vec4 512, 0, 11;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001c356b12930, 4, 0;
    %pushi/vec4 513, 0, 11;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001c356b12930, 4, 0;
    %pushi/vec4 291, 0, 11;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001c356b12930, 4, 0;
    %vpi_call/w 4 57 "$display", "Time\011Addr\011ReadData\011L1_Hit\011L2_Hit" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001c356b12890_0, 0, 32;
T_4.0 ;
    %load/vec4 v000001c356b12890_0;
    %cmpi/s 10, 0, 32;
    %jmp/0xz T_4.1, 5;
    %wait E_000001c356ab70d0;
    %ix/getv/s 4, v000001c356b12890_0;
    %load/vec4a v000001c356b12930, 4;
    %store/vec4 v000001c356b10410_0, 0, 11;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c356b11670_0, 0, 1;
    %wait E_000001c356ab70d0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c356b11670_0, 0, 1;
    %wait E_000001c356ab70d0;
    %vpi_call/w 4 66 "$display", "%0t\011%h\011%h\011\011%b\011%b", $time, v000001c356b10410_0, v000001c356b12110_0, v000001c356b11cb0_0, v000001c356b124d0_0 {0 0 0};
    %load/vec4 v000001c356b12890_0;
    %addi 1, 0, 32;
    %store/vec4 v000001c356b12890_0, 0, 32;
    %jmp T_4.0;
T_4.1 ;
    %delay 20000, 0;
    %vpi_call/w 4 70 "$finish" {0 0 0};
    %end;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "cache_2way.v";
    "test_cache_2way.v";
