/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire _05_;
  wire _06_;
  wire [14:0] _07_;
  wire [5:0] _08_;
  wire [20:0] _09_;
  wire celloutsig_0_10z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_15z;
  wire celloutsig_0_17z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [3:0] celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire [14:0] celloutsig_0_23z;
  wire celloutsig_0_3z;
  wire [7:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [2:0] celloutsig_0_8z;
  wire [6:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [36:0] celloutsig_1_11z;
  wire [8:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [2:0] celloutsig_1_2z;
  wire [3:0] celloutsig_1_3z;
  wire [11:0] celloutsig_1_4z;
  wire [20:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [3:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_3z = ~(in_data[60] & _00_);
  assign celloutsig_0_5z = ~(_01_ & celloutsig_0_3z);
  assign celloutsig_0_17z = ~(in_data[88] & celloutsig_0_15z);
  assign celloutsig_1_7z = !(celloutsig_1_0z ? celloutsig_1_3z[0] : celloutsig_1_5z[6]);
  assign celloutsig_1_6z = ~celloutsig_1_4z[2];
  assign celloutsig_1_19z = ~celloutsig_1_18z[5];
  assign celloutsig_0_12z = ~_02_;
  assign celloutsig_0_19z = ~celloutsig_0_13z;
  assign celloutsig_1_10z = ~((in_data[128] | celloutsig_1_6z) & (celloutsig_1_5z[8] | in_data[116]));
  assign celloutsig_0_7z = ~((celloutsig_0_1z | celloutsig_0_4z[7]) & (celloutsig_0_6z | in_data[20]));
  assign celloutsig_0_13z = ~((celloutsig_0_6z | _03_) & (_04_ | 1'h0));
  assign celloutsig_0_15z = ~((_05_ | 1'h0) & (celloutsig_0_10z | celloutsig_0_4z[0]));
  assign celloutsig_0_1z = ~((in_data[13] | in_data[29]) & (_06_ | in_data[23]));
  assign celloutsig_0_22z = ~((celloutsig_0_19z | celloutsig_0_4z[2]) & (celloutsig_0_15z | 1'h0));
  assign celloutsig_0_6z = ~(in_data[28] ^ _02_);
  assign celloutsig_1_0z = ~(in_data[107] ^ in_data[147]);
  assign celloutsig_1_5z = { celloutsig_1_4z[7:1], celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_0z } + { celloutsig_1_4z[9:0], celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_1_11z = { celloutsig_1_5z[18:0], celloutsig_1_1z, celloutsig_1_7z, celloutsig_1_8z, celloutsig_1_4z } + { in_data[159:142], celloutsig_1_3z, celloutsig_1_9z, celloutsig_1_8z, celloutsig_1_10z, celloutsig_1_8z, celloutsig_1_3z, celloutsig_1_7z };
  assign celloutsig_0_23z = in_data[71:57] + { _07_[14:12], _06_, _07_[10:8], celloutsig_0_1z, celloutsig_0_22z, celloutsig_0_21z, celloutsig_0_6z, celloutsig_0_15z };
  assign celloutsig_1_3z = { celloutsig_1_2z, celloutsig_1_1z } + { celloutsig_1_2z, celloutsig_1_1z };
  reg [20:0] _30_;
  always_ff @(negedge clkin_data[32], negedge celloutsig_1_18z[0])
    if (!celloutsig_1_18z[0]) _30_ <= 21'h000000;
    else _30_ <= in_data[94:74];
  assign { _09_[20:15], _01_, _09_[13:11], _02_, _09_[9], _05_, _07_[14:12], _06_, _07_[10:8], _09_[0] } = _30_;
  reg [5:0] _31_;
  always_ff @(negedge clkin_data[0], negedge celloutsig_1_18z[0])
    if (!celloutsig_1_18z[0]) _31_ <= 6'h00;
    else _31_ <= { _07_[13:12], _06_, _07_[10:8] };
  assign { _08_[5], _00_, _08_[3], _04_, _03_, _08_[0] } = _31_;
  assign celloutsig_1_18z = celloutsig_1_11z[28:20] / { 1'h1, celloutsig_1_4z[8:4], celloutsig_1_0z, celloutsig_1_10z, celloutsig_1_10z };
  assign celloutsig_0_4z = { _05_, _07_[14:12], _06_, _07_[10:9], celloutsig_0_1z } / { 1'h1, _02_, _09_[9], _05_, _07_[14:12], _06_ };
  assign celloutsig_0_9z = in_data[45:39] / { 1'h1, _09_[12:11], _02_, _09_[9], _05_, _07_[14] };
  assign celloutsig_1_4z = { in_data[134:124], celloutsig_1_0z } / { 1'h1, celloutsig_1_2z[0], celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_2z };
  assign celloutsig_1_1z = in_data[188:176] == in_data[189:177];
  assign celloutsig_0_21z = - { in_data[48], celloutsig_0_17z, celloutsig_0_10z, celloutsig_0_12z };
  assign celloutsig_0_10z = { celloutsig_0_8z[1:0], celloutsig_0_9z, celloutsig_0_7z } !== { in_data[39:38], celloutsig_0_7z, celloutsig_0_9z };
  assign celloutsig_1_8z = { in_data[136:134], celloutsig_1_7z } - { in_data[136:134], celloutsig_1_1z };
  assign celloutsig_0_8z = { celloutsig_0_4z[5:4], celloutsig_0_6z } - { _00_, celloutsig_0_7z, celloutsig_0_5z };
  assign celloutsig_1_2z = in_data[131:129] ~^ in_data[153:151];
  assign celloutsig_1_9z = ~((celloutsig_1_6z & celloutsig_1_4z[3]) | celloutsig_1_2z[0]);
  assign { _07_[11], _07_[7:0] } = { _06_, celloutsig_0_1z, celloutsig_0_22z, celloutsig_0_21z, celloutsig_0_6z, celloutsig_0_15z };
  assign { _08_[4], _08_[2:1] } = { _00_, _04_, _03_ };
  assign { _09_[14], _09_[10], _09_[8:1] } = { _01_, _02_, _05_, _07_[14:12], _06_, _07_[10:8] };
  assign { out_data[136:128], out_data[96], out_data[32], out_data[14:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_22z, celloutsig_0_23z };
endmodule
