

================================================================
== Vitis HLS Report for 'hls_object_green_classification_Pipeline_VITIS_LOOP_235_3_VITIS_LOOP_236_4'
================================================================
* Date:           Wed Nov 12 17:49:02 2025

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        Obj_detect_ver4
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.186 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   230403|   230403|  2.304 ms|  2.304 ms|  230403|  230403|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                                     |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |              Loop Name              |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_235_3_VITIS_LOOP_236_4  |   230401|   230401|         5|          3|          3|  76800|       yes|
        +-------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    225|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     74|    -|
|Register         |        -|    -|     116|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     116|    299|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+----+---+----+------------+------------+
    |       Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+----+---+----+------------+------------+
    |add_ln235_fu_181_p2       |         +|   0|  0|  24|          17|           1|
    |add_ln238_1_fu_273_p2     |         +|   0|  0|  17|          17|          17|
    |add_ln238_fu_264_p2       |         +|   0|  0|  17|          17|          17|
    |x_1_fu_221_p2             |         +|   0|  0|  14|           9|           1|
    |y_2_fu_193_p2             |         +|   0|  0|  15|           8|           1|
    |icmp_ln235_fu_175_p2      |      icmp|   0|  0|  24|          17|          17|
    |icmp_ln236_fu_199_p2      |      icmp|   0|  0|  14|           9|           9|
    |icmp_ln239_fu_284_p2      |      icmp|   0|  0|  23|          16|           1|
    |icmp_ln240_fu_298_p2      |      icmp|   0|  0|  14|           9|           9|
    |icmp_ln241_fu_303_p2      |      icmp|   0|  0|  14|           9|           9|
    |icmp_ln242_fu_308_p2      |      icmp|   0|  0|  15|           8|           8|
    |icmp_ln243_fu_313_p2      |      icmp|   0|  0|  15|           8|           8|
    |select_ln235_1_fu_213_p3  |    select|   0|  0|   8|           1|           8|
    |select_ln235_fu_205_p3    |    select|   0|  0|   9|           1|           1|
    |ap_enable_pp0             |       xor|   0|  0|   2|           1|           2|
    +--------------------------+----------+----+---+----+------------+------------+
    |Total                     |          |   0|  0| 225|         147|         109|
    +--------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  20|          4|    1|          4|
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |indvar_flatten6_fu_72    |   9|          2|   17|         34|
    |x_fu_64                  |   9|          2|    9|         18|
    |y_fu_68                  |   9|          2|    8|         16|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  74|         16|   38|         78|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------+----+----+-----+-----------+
    |                 Name                 | FF | LUT| Bits| Const Bits|
    +--------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                             |   3|   0|    3|          0|
    |ap_done_reg                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1               |   1|   0|    1|          0|
    |icmp_ln235_reg_339                    |   1|   0|    1|          0|
    |icmp_ln239_reg_367                    |   1|   0|    1|          0|
    |icmp_ln240_reg_395                    |   1|   0|    1|          0|
    |icmp_ln241_reg_399                    |   1|   0|    1|          0|
    |icmp_ln242_reg_403                    |   1|   0|    1|          0|
    |icmp_ln243_reg_407                    |   1|   0|    1|          0|
    |indvar_flatten6_fu_72                 |  17|   0|   17|          0|
    |max_x_addr_reg_377                    |   9|   0|    9|          0|
    |max_y_addr_reg_389                    |   9|   0|    9|          0|
    |min_x_addr_reg_371                    |   9|   0|    9|          0|
    |min_y_addr_reg_383                    |   9|   0|    9|          0|
    |select_ln235_1_reg_352                |   8|   0|    8|          0|
    |select_ln235_1_reg_352_pp0_iter1_reg  |   8|   0|    8|          0|
    |select_ln235_reg_343                  |   9|   0|    9|          0|
    |select_ln235_reg_343_pp0_iter1_reg    |   9|   0|    9|          0|
    |x_fu_64                               |   9|   0|    9|          0|
    |y_fu_68                               |   8|   0|    8|          0|
    +--------------------------------------+----+----+-----+-----------+
    |Total                                 | 116|   0|  116|          0|
    +--------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+----------------------------------------------------------------------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  |                                Source Object                               |    C Type    |
+--------------------+-----+-----+------------+----------------------------------------------------------------------------+--------------+
|ap_clk              |   in|    1|  ap_ctrl_hs|  hls_object_green_classification_Pipeline_VITIS_LOOP_235_3_VITIS_LOOP_236_4|  return value|
|ap_rst              |   in|    1|  ap_ctrl_hs|  hls_object_green_classification_Pipeline_VITIS_LOOP_235_3_VITIS_LOOP_236_4|  return value|
|ap_start            |   in|    1|  ap_ctrl_hs|  hls_object_green_classification_Pipeline_VITIS_LOOP_235_3_VITIS_LOOP_236_4|  return value|
|ap_done             |  out|    1|  ap_ctrl_hs|  hls_object_green_classification_Pipeline_VITIS_LOOP_235_3_VITIS_LOOP_236_4|  return value|
|ap_idle             |  out|    1|  ap_ctrl_hs|  hls_object_green_classification_Pipeline_VITIS_LOOP_235_3_VITIS_LOOP_236_4|  return value|
|ap_ready            |  out|    1|  ap_ctrl_hs|  hls_object_green_classification_Pipeline_VITIS_LOOP_235_3_VITIS_LOOP_236_4|  return value|
|label_map_address0  |  out|   17|   ap_memory|                                                                   label_map|         array|
|label_map_ce0       |  out|    1|   ap_memory|                                                                   label_map|         array|
|label_map_q0        |   in|   16|   ap_memory|                                                                   label_map|         array|
|max_y_address0      |  out|    9|   ap_memory|                                                                       max_y|         array|
|max_y_ce0           |  out|    1|   ap_memory|                                                                       max_y|         array|
|max_y_q0            |   in|    8|   ap_memory|                                                                       max_y|         array|
|max_y_address1      |  out|    9|   ap_memory|                                                                       max_y|         array|
|max_y_ce1           |  out|    1|   ap_memory|                                                                       max_y|         array|
|max_y_we1           |  out|    1|   ap_memory|                                                                       max_y|         array|
|max_y_d1            |  out|    8|   ap_memory|                                                                       max_y|         array|
|min_y_address0      |  out|    9|   ap_memory|                                                                       min_y|         array|
|min_y_ce0           |  out|    1|   ap_memory|                                                                       min_y|         array|
|min_y_q0            |   in|    8|   ap_memory|                                                                       min_y|         array|
|min_y_address1      |  out|    9|   ap_memory|                                                                       min_y|         array|
|min_y_ce1           |  out|    1|   ap_memory|                                                                       min_y|         array|
|min_y_we1           |  out|    1|   ap_memory|                                                                       min_y|         array|
|min_y_d1            |  out|    8|   ap_memory|                                                                       min_y|         array|
|max_x_address0      |  out|    9|   ap_memory|                                                                       max_x|         array|
|max_x_ce0           |  out|    1|   ap_memory|                                                                       max_x|         array|
|max_x_q0            |   in|    9|   ap_memory|                                                                       max_x|         array|
|max_x_address1      |  out|    9|   ap_memory|                                                                       max_x|         array|
|max_x_ce1           |  out|    1|   ap_memory|                                                                       max_x|         array|
|max_x_we1           |  out|    1|   ap_memory|                                                                       max_x|         array|
|max_x_d1            |  out|    9|   ap_memory|                                                                       max_x|         array|
|min_x_address0      |  out|    9|   ap_memory|                                                                       min_x|         array|
|min_x_ce0           |  out|    1|   ap_memory|                                                                       min_x|         array|
|min_x_q0            |   in|    9|   ap_memory|                                                                       min_x|         array|
|min_x_address1      |  out|    9|   ap_memory|                                                                       min_x|         array|
|min_x_ce1           |  out|    1|   ap_memory|                                                                       min_x|         array|
|min_x_we1           |  out|    1|   ap_memory|                                                                       min_x|         array|
|min_x_d1            |  out|    9|   ap_memory|                                                                       min_x|         array|
+--------------------+-----+-----+------------+----------------------------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 3, depth = 6


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 3, D = 6, States = { 1 2 3 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%x = alloca i32 1"   --->   Operation 8 'alloca' 'x' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%y = alloca i32 1"   --->   Operation 9 'alloca' 'y' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%indvar_flatten6 = alloca i32 1"   --->   Operation 10 'alloca' 'indvar_flatten6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %max_y, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 11 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %min_y, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 12 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i9 %max_x, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 13 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i9 %min_x, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 14 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %label_map, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 15 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (1.58ns)   --->   "%store_ln0 = store i17 0, i17 %indvar_flatten6"   --->   Operation 16 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 17 [1/1] (1.58ns)   --->   "%store_ln0 = store i8 0, i8 %y"   --->   Operation 17 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 18 [1/1] (1.58ns)   --->   "%store_ln0 = store i9 0, i9 %x"   --->   Operation 18 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body438"   --->   Operation 19 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 6.20>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%indvar_flatten6_load = load i17 %indvar_flatten6" [obj_detect.cpp:235]   --->   Operation 20 'load' 'indvar_flatten6_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (2.10ns)   --->   "%icmp_ln235 = icmp_eq  i17 %indvar_flatten6_load, i17 76800" [obj_detect.cpp:235]   --->   Operation 21 'icmp' 'icmp_ln235' <Predicate = true> <Delay = 2.10> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (2.10ns)   --->   "%add_ln235 = add i17 %indvar_flatten6_load, i17 1" [obj_detect.cpp:235]   --->   Operation 22 'add' 'add_ln235' <Predicate = true> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln235 = br i1 %icmp_ln235, void %for.inc482, void %init.end493.exitStub" [obj_detect.cpp:235]   --->   Operation 23 'br' 'br_ln235' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%x_load = load i9 %x" [obj_detect.cpp:236]   --->   Operation 24 'load' 'x_load' <Predicate = (!icmp_ln235)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%y_load = load i8 %y" [obj_detect.cpp:235]   --->   Operation 25 'load' 'y_load' <Predicate = (!icmp_ln235)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (1.91ns)   --->   "%y_2 = add i8 %y_load, i8 1" [obj_detect.cpp:235]   --->   Operation 26 'add' 'y_2' <Predicate = (!icmp_ln235)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (1.82ns)   --->   "%icmp_ln236 = icmp_eq  i9 %x_load, i9 320" [obj_detect.cpp:236]   --->   Operation 27 'icmp' 'icmp_ln236' <Predicate = (!icmp_ln235)> <Delay = 1.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.96ns)   --->   "%select_ln235 = select i1 %icmp_ln236, i9 0, i9 %x_load" [obj_detect.cpp:235]   --->   Operation 28 'select' 'select_ln235' <Predicate = (!icmp_ln235)> <Delay = 0.96> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (1.24ns)   --->   "%select_ln235_1 = select i1 %icmp_ln236, i8 %y_2, i8 %y_load" [obj_detect.cpp:235]   --->   Operation 29 'select' 'select_ln235_1' <Predicate = (!icmp_ln235)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (1.82ns)   --->   "%x_1 = add i9 %select_ln235, i9 1" [obj_detect.cpp:236]   --->   Operation 30 'add' 'x_1' <Predicate = (!icmp_ln235)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (1.58ns)   --->   "%store_ln236 = store i17 %add_ln235, i17 %indvar_flatten6" [obj_detect.cpp:236]   --->   Operation 31 'store' 'store_ln236' <Predicate = (!icmp_ln235)> <Delay = 1.58>
ST_2 : Operation 32 [1/1] (1.58ns)   --->   "%store_ln236 = store i8 %select_ln235_1, i8 %y" [obj_detect.cpp:236]   --->   Operation 32 'store' 'store_ln236' <Predicate = (!icmp_ln235)> <Delay = 1.58>
ST_2 : Operation 33 [1/1] (1.58ns)   --->   "%store_ln236 = store i9 %x_1, i9 %x" [obj_detect.cpp:236]   --->   Operation 33 'store' 'store_ln236' <Predicate = (!icmp_ln235)> <Delay = 1.58>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%br_ln236 = br void %for.body438" [obj_detect.cpp:236]   --->   Operation 34 'br' 'br_ln236' <Predicate = (!icmp_ln235)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 7.18>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %select_ln235_1, i8 0" [obj_detect.cpp:238]   --->   Operation 35 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln235)> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln238 = zext i16 %tmp_s" [obj_detect.cpp:238]   --->   Operation 36 'zext' 'zext_ln238' <Predicate = (!icmp_ln235)> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%tmp_7 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i8.i6, i8 %select_ln235_1, i6 0" [obj_detect.cpp:238]   --->   Operation 37 'bitconcatenate' 'tmp_7' <Predicate = (!icmp_ln235)> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%zext_ln238_1 = zext i14 %tmp_7" [obj_detect.cpp:238]   --->   Operation 38 'zext' 'zext_ln238_1' <Predicate = (!icmp_ln235)> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln238 = add i17 %zext_ln238, i17 %zext_ln238_1" [obj_detect.cpp:238]   --->   Operation 39 'add' 'add_ln238' <Predicate = (!icmp_ln235)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.96> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%zext_ln238_2 = zext i9 %select_ln235" [obj_detect.cpp:238]   --->   Operation 40 'zext' 'zext_ln238_2' <Predicate = (!icmp_ln235)> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (3.93ns) (root node of TernaryAdder)   --->   "%add_ln238_1 = add i17 %add_ln238, i17 %zext_ln238_2" [obj_detect.cpp:238]   --->   Operation 41 'add' 'add_ln238_1' <Predicate = (!icmp_ln235)> <Delay = 3.93> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.96> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln238_3 = zext i17 %add_ln238_1" [obj_detect.cpp:238]   --->   Operation 42 'zext' 'zext_ln238_3' <Predicate = (!icmp_ln235)> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%label_map_addr = getelementptr i16 %label_map, i64 0, i64 %zext_ln238_3" [obj_detect.cpp:238]   --->   Operation 43 'getelementptr' 'label_map_addr' <Predicate = (!icmp_ln235)> <Delay = 0.00>
ST_3 : Operation 44 [2/2] (3.25ns)   --->   "%lbl = load i17 %label_map_addr" [obj_detect.cpp:238]   --->   Operation 44 'load' 'lbl' <Predicate = (!icmp_ln235)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 76800> <RAM>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 82 'ret' 'ret_ln0' <Predicate = (icmp_ln235)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 6.50>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_235_3_VITIS_LOOP_236_4_str"   --->   Operation 45 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln235)> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 76800, i64 76800, i64 76800"   --->   Operation 46 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln235)> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%specpipeline_ln237 = specpipeline void @_ssdm_op_SpecPipeline, i32 3, i32 0, i32 0, i32 0, void @empty_9" [obj_detect.cpp:237]   --->   Operation 47 'specpipeline' 'specpipeline_ln237' <Predicate = (!icmp_ln235)> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%specloopname_ln236 = specloopname void @_ssdm_op_SpecLoopName, void @empty_26" [obj_detect.cpp:236]   --->   Operation 48 'specloopname' 'specloopname_ln236' <Predicate = (!icmp_ln235)> <Delay = 0.00>
ST_4 : Operation 49 [1/2] (3.25ns)   --->   "%lbl = load i17 %label_map_addr" [obj_detect.cpp:238]   --->   Operation 49 'load' 'lbl' <Predicate = (!icmp_ln235)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 76800> <RAM>
ST_4 : Operation 50 [1/1] (2.07ns)   --->   "%icmp_ln239 = icmp_eq  i16 %lbl, i16 0" [obj_detect.cpp:239]   --->   Operation 50 'icmp' 'icmp_ln239' <Predicate = (!icmp_ln235)> <Delay = 2.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%br_ln239 = br i1 %icmp_ln239, void %if.then445, void %for.inc479" [obj_detect.cpp:239]   --->   Operation 51 'br' 'br_ln239' <Predicate = (!icmp_ln235)> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%zext_ln240 = zext i16 %lbl" [obj_detect.cpp:240]   --->   Operation 52 'zext' 'zext_ln240' <Predicate = (!icmp_ln235 & !icmp_ln239)> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%min_x_addr = getelementptr i9 %min_x, i64 0, i64 %zext_ln240" [obj_detect.cpp:240]   --->   Operation 53 'getelementptr' 'min_x_addr' <Predicate = (!icmp_ln235 & !icmp_ln239)> <Delay = 0.00>
ST_4 : Operation 54 [2/2] (3.25ns)   --->   "%min_x_load = load i9 %min_x_addr" [obj_detect.cpp:240]   --->   Operation 54 'load' 'min_x_load' <Predicate = (!icmp_ln235 & !icmp_ln239)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 512> <RAM>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%max_x_addr = getelementptr i9 %max_x, i64 0, i64 %zext_ln240" [obj_detect.cpp:241]   --->   Operation 55 'getelementptr' 'max_x_addr' <Predicate = (!icmp_ln235 & !icmp_ln239)> <Delay = 0.00>
ST_4 : Operation 56 [2/2] (3.25ns)   --->   "%max_x_load = load i9 %max_x_addr" [obj_detect.cpp:241]   --->   Operation 56 'load' 'max_x_load' <Predicate = (!icmp_ln235 & !icmp_ln239)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 512> <RAM>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%min_y_addr = getelementptr i8 %min_y, i64 0, i64 %zext_ln240" [obj_detect.cpp:242]   --->   Operation 57 'getelementptr' 'min_y_addr' <Predicate = (!icmp_ln235 & !icmp_ln239)> <Delay = 0.00>
ST_4 : Operation 58 [2/2] (3.25ns)   --->   "%min_y_load = load i9 %min_y_addr" [obj_detect.cpp:242]   --->   Operation 58 'load' 'min_y_load' <Predicate = (!icmp_ln235 & !icmp_ln239)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%max_y_addr = getelementptr i8 %max_y, i64 0, i64 %zext_ln240" [obj_detect.cpp:243]   --->   Operation 59 'getelementptr' 'max_y_addr' <Predicate = (!icmp_ln235 & !icmp_ln239)> <Delay = 0.00>
ST_4 : Operation 60 [2/2] (3.25ns)   --->   "%max_y_load = load i9 %max_y_addr" [obj_detect.cpp:243]   --->   Operation 60 'load' 'max_y_load' <Predicate = (!icmp_ln235 & !icmp_ln239)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%br_ln244 = br void %for.inc479" [obj_detect.cpp:244]   --->   Operation 61 'br' 'br_ln244' <Predicate = (!icmp_ln235 & !icmp_ln239)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 5.16>
ST_5 : Operation 62 [1/2] (3.25ns)   --->   "%min_x_load = load i9 %min_x_addr" [obj_detect.cpp:240]   --->   Operation 62 'load' 'min_x_load' <Predicate = (!icmp_ln239)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 512> <RAM>
ST_5 : Operation 63 [1/1] (1.82ns)   --->   "%icmp_ln240 = icmp_ult  i9 %select_ln235, i9 %min_x_load" [obj_detect.cpp:240]   --->   Operation 63 'icmp' 'icmp_ln240' <Predicate = (!icmp_ln239)> <Delay = 1.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 64 [1/1] (0.00ns)   --->   "%br_ln240 = br i1 %icmp_ln240, void %if.end453, void %if.then449" [obj_detect.cpp:240]   --->   Operation 64 'br' 'br_ln240' <Predicate = (!icmp_ln239)> <Delay = 0.00>
ST_5 : Operation 65 [1/2] (3.25ns)   --->   "%max_x_load = load i9 %max_x_addr" [obj_detect.cpp:241]   --->   Operation 65 'load' 'max_x_load' <Predicate = (!icmp_ln239)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 512> <RAM>
ST_5 : Operation 66 [1/1] (1.82ns)   --->   "%icmp_ln241 = icmp_ugt  i9 %select_ln235, i9 %max_x_load" [obj_detect.cpp:241]   --->   Operation 66 'icmp' 'icmp_ln241' <Predicate = (!icmp_ln239)> <Delay = 1.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 67 [1/1] (0.00ns)   --->   "%br_ln241 = br i1 %icmp_ln241, void %if.end461, void %if.then457" [obj_detect.cpp:241]   --->   Operation 67 'br' 'br_ln241' <Predicate = (!icmp_ln239)> <Delay = 0.00>
ST_5 : Operation 68 [1/2] (3.25ns)   --->   "%min_y_load = load i9 %min_y_addr" [obj_detect.cpp:242]   --->   Operation 68 'load' 'min_y_load' <Predicate = (!icmp_ln239)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_5 : Operation 69 [1/1] (1.91ns)   --->   "%icmp_ln242 = icmp_ult  i8 %select_ln235_1, i8 %min_y_load" [obj_detect.cpp:242]   --->   Operation 69 'icmp' 'icmp_ln242' <Predicate = (!icmp_ln239)> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 70 [1/1] (0.00ns)   --->   "%br_ln242 = br i1 %icmp_ln242, void %if.end469, void %if.then465" [obj_detect.cpp:242]   --->   Operation 70 'br' 'br_ln242' <Predicate = (!icmp_ln239)> <Delay = 0.00>
ST_5 : Operation 71 [1/2] (3.25ns)   --->   "%max_y_load = load i9 %max_y_addr" [obj_detect.cpp:243]   --->   Operation 71 'load' 'max_y_load' <Predicate = (!icmp_ln239)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_5 : Operation 72 [1/1] (1.91ns)   --->   "%icmp_ln243 = icmp_ugt  i8 %select_ln235_1, i8 %max_y_load" [obj_detect.cpp:243]   --->   Operation 72 'icmp' 'icmp_ln243' <Predicate = (!icmp_ln239)> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 73 [1/1] (0.00ns)   --->   "%br_ln243 = br i1 %icmp_ln243, void %if.end477, void %if.then473" [obj_detect.cpp:243]   --->   Operation 73 'br' 'br_ln243' <Predicate = (!icmp_ln239)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 3.25>
ST_6 : Operation 74 [1/1] (3.25ns)   --->   "%store_ln240 = store i9 %select_ln235, i9 %min_x_addr" [obj_detect.cpp:240]   --->   Operation 74 'store' 'store_ln240' <Predicate = (!icmp_ln239 & icmp_ln240)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 512> <RAM>
ST_6 : Operation 75 [1/1] (0.00ns)   --->   "%br_ln240 = br void %if.end453" [obj_detect.cpp:240]   --->   Operation 75 'br' 'br_ln240' <Predicate = (!icmp_ln239 & icmp_ln240)> <Delay = 0.00>
ST_6 : Operation 76 [1/1] (3.25ns)   --->   "%store_ln241 = store i9 %select_ln235, i9 %max_x_addr" [obj_detect.cpp:241]   --->   Operation 76 'store' 'store_ln241' <Predicate = (!icmp_ln239 & icmp_ln241)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 9> <Depth = 512> <RAM>
ST_6 : Operation 77 [1/1] (0.00ns)   --->   "%br_ln241 = br void %if.end461" [obj_detect.cpp:241]   --->   Operation 77 'br' 'br_ln241' <Predicate = (!icmp_ln239 & icmp_ln241)> <Delay = 0.00>
ST_6 : Operation 78 [1/1] (3.25ns)   --->   "%store_ln242 = store i8 %select_ln235_1, i9 %min_y_addr" [obj_detect.cpp:242]   --->   Operation 78 'store' 'store_ln242' <Predicate = (!icmp_ln239 & icmp_ln242)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_6 : Operation 79 [1/1] (0.00ns)   --->   "%br_ln242 = br void %if.end469" [obj_detect.cpp:242]   --->   Operation 79 'br' 'br_ln242' <Predicate = (!icmp_ln239 & icmp_ln242)> <Delay = 0.00>
ST_6 : Operation 80 [1/1] (3.25ns)   --->   "%store_ln243 = store i8 %select_ln235_1, i9 %max_y_addr" [obj_detect.cpp:243]   --->   Operation 80 'store' 'store_ln243' <Predicate = (!icmp_ln239 & icmp_ln243)> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 91 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_6 : Operation 81 [1/1] (0.00ns)   --->   "%br_ln243 = br void %if.end477" [obj_detect.cpp:243]   --->   Operation 81 'br' 'br_ln243' <Predicate = (!icmp_ln239 & icmp_ln243)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ label_map]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ max_y]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ min_y]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ max_x]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[10]; IO mode=ap_memory:ce=0
Port [ min_x]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[10]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
x                     (alloca           ) [ 0110000]
y                     (alloca           ) [ 0110000]
indvar_flatten6       (alloca           ) [ 0110000]
specmemcore_ln0       (specmemcore      ) [ 0000000]
specmemcore_ln0       (specmemcore      ) [ 0000000]
specmemcore_ln0       (specmemcore      ) [ 0000000]
specmemcore_ln0       (specmemcore      ) [ 0000000]
specmemcore_ln0       (specmemcore      ) [ 0000000]
store_ln0             (store            ) [ 0000000]
store_ln0             (store            ) [ 0000000]
store_ln0             (store            ) [ 0000000]
br_ln0                (br               ) [ 0000000]
indvar_flatten6_load  (load             ) [ 0000000]
icmp_ln235            (icmp             ) [ 0111100]
add_ln235             (add              ) [ 0000000]
br_ln235              (br               ) [ 0000000]
x_load                (load             ) [ 0000000]
y_load                (load             ) [ 0000000]
y_2                   (add              ) [ 0000000]
icmp_ln236            (icmp             ) [ 0000000]
select_ln235          (select           ) [ 0111111]
select_ln235_1        (select           ) [ 0111111]
x_1                   (add              ) [ 0000000]
store_ln236           (store            ) [ 0000000]
store_ln236           (store            ) [ 0000000]
store_ln236           (store            ) [ 0000000]
br_ln236              (br               ) [ 0000000]
tmp_s                 (bitconcatenate   ) [ 0000000]
zext_ln238            (zext             ) [ 0000000]
tmp_7                 (bitconcatenate   ) [ 0000000]
zext_ln238_1          (zext             ) [ 0000000]
add_ln238             (add              ) [ 0000000]
zext_ln238_2          (zext             ) [ 0000000]
add_ln238_1           (add              ) [ 0000000]
zext_ln238_3          (zext             ) [ 0000000]
label_map_addr        (getelementptr    ) [ 0100100]
specloopname_ln0      (specloopname     ) [ 0000000]
speclooptripcount_ln0 (speclooptripcount) [ 0000000]
specpipeline_ln237    (specpipeline     ) [ 0000000]
specloopname_ln236    (specloopname     ) [ 0000000]
lbl                   (load             ) [ 0000000]
icmp_ln239            (icmp             ) [ 0111111]
br_ln239              (br               ) [ 0000000]
zext_ln240            (zext             ) [ 0000000]
min_x_addr            (getelementptr    ) [ 0011011]
max_x_addr            (getelementptr    ) [ 0011011]
min_y_addr            (getelementptr    ) [ 0011011]
max_y_addr            (getelementptr    ) [ 0011011]
br_ln244              (br               ) [ 0000000]
min_x_load            (load             ) [ 0000000]
icmp_ln240            (icmp             ) [ 0001001]
br_ln240              (br               ) [ 0000000]
max_x_load            (load             ) [ 0000000]
icmp_ln241            (icmp             ) [ 0001001]
br_ln241              (br               ) [ 0000000]
min_y_load            (load             ) [ 0000000]
icmp_ln242            (icmp             ) [ 0001001]
br_ln242              (br               ) [ 0000000]
max_y_load            (load             ) [ 0000000]
icmp_ln243            (icmp             ) [ 0001001]
br_ln243              (br               ) [ 0000000]
store_ln240           (store            ) [ 0000000]
br_ln240              (br               ) [ 0000000]
store_ln241           (store            ) [ 0000000]
br_ln241              (br               ) [ 0000000]
store_ln242           (store            ) [ 0000000]
br_ln242              (br               ) [ 0000000]
store_ln243           (store            ) [ 0000000]
br_ln243              (br               ) [ 0000000]
ret_ln0               (ret              ) [ 0000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="label_map">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="label_map"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="max_y">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="max_y"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="min_y">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="min_y"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="max_x">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="max_x"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="min_x">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="min_x"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i16.i8.i8"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i14.i8.i6"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_235_3_VITIS_LOOP_236_4_str"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_26"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1004" name="x_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="1" slack="0"/>
<pin id="66" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="y_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="1" slack="0"/>
<pin id="70" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="y/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="indvar_flatten6_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="1" slack="0"/>
<pin id="74" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten6/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="label_map_addr_gep_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="16" slack="0"/>
<pin id="78" dir="0" index="1" bw="1" slack="0"/>
<pin id="79" dir="0" index="2" bw="17" slack="0"/>
<pin id="80" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="label_map_addr/3 "/>
</bind>
</comp>

<comp id="83" class="1004" name="grp_access_fu_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="17" slack="0"/>
<pin id="85" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="86" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="87" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="lbl/3 "/>
</bind>
</comp>

<comp id="89" class="1004" name="min_x_addr_gep_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="9" slack="0"/>
<pin id="91" dir="0" index="1" bw="1" slack="0"/>
<pin id="92" dir="0" index="2" bw="16" slack="0"/>
<pin id="93" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="min_x_addr/4 "/>
</bind>
</comp>

<comp id="96" class="1004" name="grp_access_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="9" slack="0"/>
<pin id="98" dir="0" index="1" bw="9" slack="2147483647"/>
<pin id="99" dir="0" index="2" bw="0" slack="2"/>
<pin id="141" dir="0" index="4" bw="9" slack="4"/>
<pin id="142" dir="0" index="5" bw="9" slack="2147483647"/>
<pin id="143" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="100" dir="1" index="3" bw="9" slack="0"/>
<pin id="144" dir="1" index="7" bw="9" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="min_x_load/4 store_ln240/6 "/>
</bind>
</comp>

<comp id="102" class="1004" name="max_x_addr_gep_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="9" slack="0"/>
<pin id="104" dir="0" index="1" bw="1" slack="0"/>
<pin id="105" dir="0" index="2" bw="16" slack="0"/>
<pin id="106" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="max_x_addr/4 "/>
</bind>
</comp>

<comp id="109" class="1004" name="grp_access_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="9" slack="0"/>
<pin id="111" dir="0" index="1" bw="9" slack="2147483647"/>
<pin id="112" dir="0" index="2" bw="0" slack="2"/>
<pin id="145" dir="0" index="4" bw="9" slack="4"/>
<pin id="146" dir="0" index="5" bw="9" slack="2147483647"/>
<pin id="147" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="113" dir="1" index="3" bw="9" slack="0"/>
<pin id="148" dir="1" index="7" bw="9" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="max_x_load/4 store_ln241/6 "/>
</bind>
</comp>

<comp id="115" class="1004" name="min_y_addr_gep_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="8" slack="0"/>
<pin id="117" dir="0" index="1" bw="1" slack="0"/>
<pin id="118" dir="0" index="2" bw="16" slack="0"/>
<pin id="119" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="min_y_addr/4 "/>
</bind>
</comp>

<comp id="122" class="1004" name="grp_access_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="9" slack="0"/>
<pin id="124" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="125" dir="0" index="2" bw="0" slack="2"/>
<pin id="149" dir="0" index="4" bw="9" slack="4"/>
<pin id="150" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="151" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="126" dir="1" index="3" bw="8" slack="0"/>
<pin id="152" dir="1" index="7" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="min_y_load/4 store_ln242/6 "/>
</bind>
</comp>

<comp id="128" class="1004" name="max_y_addr_gep_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="8" slack="0"/>
<pin id="130" dir="0" index="1" bw="1" slack="0"/>
<pin id="131" dir="0" index="2" bw="16" slack="0"/>
<pin id="132" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="max_y_addr/4 "/>
</bind>
</comp>

<comp id="135" class="1004" name="grp_access_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="9" slack="0"/>
<pin id="137" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="138" dir="0" index="2" bw="0" slack="2"/>
<pin id="153" dir="0" index="4" bw="9" slack="4"/>
<pin id="154" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="155" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="139" dir="1" index="3" bw="8" slack="0"/>
<pin id="156" dir="1" index="7" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="max_y_load/4 store_ln243/6 "/>
</bind>
</comp>

<comp id="157" class="1004" name="store_ln0_store_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="1" slack="0"/>
<pin id="159" dir="0" index="1" bw="17" slack="0"/>
<pin id="160" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="store_ln0_store_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="1" slack="0"/>
<pin id="164" dir="0" index="1" bw="8" slack="0"/>
<pin id="165" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="167" class="1004" name="store_ln0_store_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="1" slack="0"/>
<pin id="169" dir="0" index="1" bw="9" slack="0"/>
<pin id="170" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="indvar_flatten6_load_load_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="17" slack="1"/>
<pin id="174" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten6_load/2 "/>
</bind>
</comp>

<comp id="175" class="1004" name="icmp_ln235_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="17" slack="0"/>
<pin id="177" dir="0" index="1" bw="17" slack="0"/>
<pin id="178" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln235/2 "/>
</bind>
</comp>

<comp id="181" class="1004" name="add_ln235_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="17" slack="0"/>
<pin id="183" dir="0" index="1" bw="1" slack="0"/>
<pin id="184" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln235/2 "/>
</bind>
</comp>

<comp id="187" class="1004" name="x_load_load_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="9" slack="1"/>
<pin id="189" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x_load/2 "/>
</bind>
</comp>

<comp id="190" class="1004" name="y_load_load_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="8" slack="1"/>
<pin id="192" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="y_load/2 "/>
</bind>
</comp>

<comp id="193" class="1004" name="y_2_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="8" slack="0"/>
<pin id="195" dir="0" index="1" bw="1" slack="0"/>
<pin id="196" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="y_2/2 "/>
</bind>
</comp>

<comp id="199" class="1004" name="icmp_ln236_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="9" slack="0"/>
<pin id="201" dir="0" index="1" bw="9" slack="0"/>
<pin id="202" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln236/2 "/>
</bind>
</comp>

<comp id="205" class="1004" name="select_ln235_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="1" slack="0"/>
<pin id="207" dir="0" index="1" bw="9" slack="0"/>
<pin id="208" dir="0" index="2" bw="9" slack="0"/>
<pin id="209" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln235/2 "/>
</bind>
</comp>

<comp id="213" class="1004" name="select_ln235_1_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="1" slack="0"/>
<pin id="215" dir="0" index="1" bw="8" slack="0"/>
<pin id="216" dir="0" index="2" bw="8" slack="0"/>
<pin id="217" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln235_1/2 "/>
</bind>
</comp>

<comp id="221" class="1004" name="x_1_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="9" slack="0"/>
<pin id="223" dir="0" index="1" bw="1" slack="0"/>
<pin id="224" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="x_1/2 "/>
</bind>
</comp>

<comp id="227" class="1004" name="store_ln236_store_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="17" slack="0"/>
<pin id="229" dir="0" index="1" bw="17" slack="1"/>
<pin id="230" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln236/2 "/>
</bind>
</comp>

<comp id="232" class="1004" name="store_ln236_store_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="8" slack="0"/>
<pin id="234" dir="0" index="1" bw="8" slack="1"/>
<pin id="235" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln236/2 "/>
</bind>
</comp>

<comp id="237" class="1004" name="store_ln236_store_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="9" slack="0"/>
<pin id="239" dir="0" index="1" bw="9" slack="1"/>
<pin id="240" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln236/2 "/>
</bind>
</comp>

<comp id="242" class="1004" name="tmp_s_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="16" slack="0"/>
<pin id="244" dir="0" index="1" bw="8" slack="1"/>
<pin id="245" dir="0" index="2" bw="1" slack="0"/>
<pin id="246" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/3 "/>
</bind>
</comp>

<comp id="249" class="1004" name="zext_ln238_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="16" slack="0"/>
<pin id="251" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln238/3 "/>
</bind>
</comp>

<comp id="253" class="1004" name="tmp_7_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="14" slack="0"/>
<pin id="255" dir="0" index="1" bw="8" slack="1"/>
<pin id="256" dir="0" index="2" bw="1" slack="0"/>
<pin id="257" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_7/3 "/>
</bind>
</comp>

<comp id="260" class="1004" name="zext_ln238_1_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="14" slack="0"/>
<pin id="262" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln238_1/3 "/>
</bind>
</comp>

<comp id="264" class="1004" name="add_ln238_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="16" slack="0"/>
<pin id="266" dir="0" index="1" bw="14" slack="0"/>
<pin id="267" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln238/3 "/>
</bind>
</comp>

<comp id="270" class="1004" name="zext_ln238_2_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="9" slack="1"/>
<pin id="272" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln238_2/3 "/>
</bind>
</comp>

<comp id="273" class="1004" name="add_ln238_1_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="17" slack="0"/>
<pin id="275" dir="0" index="1" bw="9" slack="0"/>
<pin id="276" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln238_1/3 "/>
</bind>
</comp>

<comp id="279" class="1004" name="zext_ln238_3_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="17" slack="0"/>
<pin id="281" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln238_3/3 "/>
</bind>
</comp>

<comp id="284" class="1004" name="icmp_ln239_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="16" slack="0"/>
<pin id="286" dir="0" index="1" bw="16" slack="0"/>
<pin id="287" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln239/4 "/>
</bind>
</comp>

<comp id="290" class="1004" name="zext_ln240_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="16" slack="0"/>
<pin id="292" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln240/4 "/>
</bind>
</comp>

<comp id="298" class="1004" name="icmp_ln240_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="9" slack="3"/>
<pin id="300" dir="0" index="1" bw="9" slack="0"/>
<pin id="301" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln240/5 "/>
</bind>
</comp>

<comp id="303" class="1004" name="icmp_ln241_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="9" slack="3"/>
<pin id="305" dir="0" index="1" bw="9" slack="0"/>
<pin id="306" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln241/5 "/>
</bind>
</comp>

<comp id="308" class="1004" name="icmp_ln242_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="8" slack="3"/>
<pin id="310" dir="0" index="1" bw="8" slack="0"/>
<pin id="311" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln242/5 "/>
</bind>
</comp>

<comp id="313" class="1004" name="icmp_ln243_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="8" slack="3"/>
<pin id="315" dir="0" index="1" bw="8" slack="0"/>
<pin id="316" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln243/5 "/>
</bind>
</comp>

<comp id="318" class="1005" name="x_reg_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="9" slack="0"/>
<pin id="320" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="x "/>
</bind>
</comp>

<comp id="325" class="1005" name="y_reg_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="8" slack="0"/>
<pin id="327" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="y "/>
</bind>
</comp>

<comp id="332" class="1005" name="indvar_flatten6_reg_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="17" slack="0"/>
<pin id="334" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten6 "/>
</bind>
</comp>

<comp id="339" class="1005" name="icmp_ln235_reg_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="1" slack="1"/>
<pin id="341" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln235 "/>
</bind>
</comp>

<comp id="343" class="1005" name="select_ln235_reg_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="9" slack="1"/>
<pin id="345" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="select_ln235 "/>
</bind>
</comp>

<comp id="352" class="1005" name="select_ln235_1_reg_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="8" slack="1"/>
<pin id="354" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="select_ln235_1 "/>
</bind>
</comp>

<comp id="362" class="1005" name="label_map_addr_reg_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="17" slack="1"/>
<pin id="364" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="label_map_addr "/>
</bind>
</comp>

<comp id="367" class="1005" name="icmp_ln239_reg_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="1" slack="1"/>
<pin id="369" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln239 "/>
</bind>
</comp>

<comp id="371" class="1005" name="min_x_addr_reg_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="9" slack="1"/>
<pin id="373" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="min_x_addr "/>
</bind>
</comp>

<comp id="377" class="1005" name="max_x_addr_reg_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="9" slack="1"/>
<pin id="379" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="max_x_addr "/>
</bind>
</comp>

<comp id="383" class="1005" name="min_y_addr_reg_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="9" slack="1"/>
<pin id="385" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="min_y_addr "/>
</bind>
</comp>

<comp id="389" class="1005" name="max_y_addr_reg_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="9" slack="1"/>
<pin id="391" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="max_y_addr "/>
</bind>
</comp>

<comp id="395" class="1005" name="icmp_ln240_reg_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="1" slack="1"/>
<pin id="397" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln240 "/>
</bind>
</comp>

<comp id="399" class="1005" name="icmp_ln241_reg_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="1" slack="1"/>
<pin id="401" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln241 "/>
</bind>
</comp>

<comp id="403" class="1005" name="icmp_ln242_reg_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="1" slack="1"/>
<pin id="405" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln242 "/>
</bind>
</comp>

<comp id="407" class="1005" name="icmp_ln243_reg_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="1" slack="1"/>
<pin id="409" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln243 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="67"><net_src comp="10" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="71"><net_src comp="10" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="75"><net_src comp="10" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="81"><net_src comp="0" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="82"><net_src comp="42" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="88"><net_src comp="76" pin="3"/><net_sink comp="83" pin=0"/></net>

<net id="94"><net_src comp="8" pin="0"/><net_sink comp="89" pin=0"/></net>

<net id="95"><net_src comp="42" pin="0"/><net_sink comp="89" pin=1"/></net>

<net id="101"><net_src comp="89" pin="3"/><net_sink comp="96" pin=0"/></net>

<net id="107"><net_src comp="6" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="108"><net_src comp="42" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="114"><net_src comp="102" pin="3"/><net_sink comp="109" pin=0"/></net>

<net id="120"><net_src comp="4" pin="0"/><net_sink comp="115" pin=0"/></net>

<net id="121"><net_src comp="42" pin="0"/><net_sink comp="115" pin=1"/></net>

<net id="127"><net_src comp="115" pin="3"/><net_sink comp="122" pin=0"/></net>

<net id="133"><net_src comp="2" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="134"><net_src comp="42" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="140"><net_src comp="128" pin="3"/><net_sink comp="135" pin=0"/></net>

<net id="161"><net_src comp="20" pin="0"/><net_sink comp="157" pin=0"/></net>

<net id="166"><net_src comp="22" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="171"><net_src comp="24" pin="0"/><net_sink comp="167" pin=0"/></net>

<net id="179"><net_src comp="172" pin="1"/><net_sink comp="175" pin=0"/></net>

<net id="180"><net_src comp="26" pin="0"/><net_sink comp="175" pin=1"/></net>

<net id="185"><net_src comp="172" pin="1"/><net_sink comp="181" pin=0"/></net>

<net id="186"><net_src comp="28" pin="0"/><net_sink comp="181" pin=1"/></net>

<net id="197"><net_src comp="190" pin="1"/><net_sink comp="193" pin=0"/></net>

<net id="198"><net_src comp="30" pin="0"/><net_sink comp="193" pin=1"/></net>

<net id="203"><net_src comp="187" pin="1"/><net_sink comp="199" pin=0"/></net>

<net id="204"><net_src comp="32" pin="0"/><net_sink comp="199" pin=1"/></net>

<net id="210"><net_src comp="199" pin="2"/><net_sink comp="205" pin=0"/></net>

<net id="211"><net_src comp="24" pin="0"/><net_sink comp="205" pin=1"/></net>

<net id="212"><net_src comp="187" pin="1"/><net_sink comp="205" pin=2"/></net>

<net id="218"><net_src comp="199" pin="2"/><net_sink comp="213" pin=0"/></net>

<net id="219"><net_src comp="193" pin="2"/><net_sink comp="213" pin=1"/></net>

<net id="220"><net_src comp="190" pin="1"/><net_sink comp="213" pin=2"/></net>

<net id="225"><net_src comp="205" pin="3"/><net_sink comp="221" pin=0"/></net>

<net id="226"><net_src comp="34" pin="0"/><net_sink comp="221" pin=1"/></net>

<net id="231"><net_src comp="181" pin="2"/><net_sink comp="227" pin=0"/></net>

<net id="236"><net_src comp="213" pin="3"/><net_sink comp="232" pin=0"/></net>

<net id="241"><net_src comp="221" pin="2"/><net_sink comp="237" pin=0"/></net>

<net id="247"><net_src comp="36" pin="0"/><net_sink comp="242" pin=0"/></net>

<net id="248"><net_src comp="22" pin="0"/><net_sink comp="242" pin=2"/></net>

<net id="252"><net_src comp="242" pin="3"/><net_sink comp="249" pin=0"/></net>

<net id="258"><net_src comp="38" pin="0"/><net_sink comp="253" pin=0"/></net>

<net id="259"><net_src comp="40" pin="0"/><net_sink comp="253" pin=2"/></net>

<net id="263"><net_src comp="253" pin="3"/><net_sink comp="260" pin=0"/></net>

<net id="268"><net_src comp="249" pin="1"/><net_sink comp="264" pin=0"/></net>

<net id="269"><net_src comp="260" pin="1"/><net_sink comp="264" pin=1"/></net>

<net id="277"><net_src comp="264" pin="2"/><net_sink comp="273" pin=0"/></net>

<net id="278"><net_src comp="270" pin="1"/><net_sink comp="273" pin=1"/></net>

<net id="282"><net_src comp="273" pin="2"/><net_sink comp="279" pin=0"/></net>

<net id="283"><net_src comp="279" pin="1"/><net_sink comp="76" pin=2"/></net>

<net id="288"><net_src comp="83" pin="3"/><net_sink comp="284" pin=0"/></net>

<net id="289"><net_src comp="62" pin="0"/><net_sink comp="284" pin=1"/></net>

<net id="293"><net_src comp="83" pin="3"/><net_sink comp="290" pin=0"/></net>

<net id="294"><net_src comp="290" pin="1"/><net_sink comp="89" pin=2"/></net>

<net id="295"><net_src comp="290" pin="1"/><net_sink comp="102" pin=2"/></net>

<net id="296"><net_src comp="290" pin="1"/><net_sink comp="115" pin=2"/></net>

<net id="297"><net_src comp="290" pin="1"/><net_sink comp="128" pin=2"/></net>

<net id="302"><net_src comp="96" pin="3"/><net_sink comp="298" pin=1"/></net>

<net id="307"><net_src comp="109" pin="3"/><net_sink comp="303" pin=1"/></net>

<net id="312"><net_src comp="122" pin="3"/><net_sink comp="308" pin=1"/></net>

<net id="317"><net_src comp="135" pin="3"/><net_sink comp="313" pin=1"/></net>

<net id="321"><net_src comp="64" pin="1"/><net_sink comp="318" pin=0"/></net>

<net id="322"><net_src comp="318" pin="1"/><net_sink comp="167" pin=1"/></net>

<net id="323"><net_src comp="318" pin="1"/><net_sink comp="187" pin=0"/></net>

<net id="324"><net_src comp="318" pin="1"/><net_sink comp="237" pin=1"/></net>

<net id="328"><net_src comp="68" pin="1"/><net_sink comp="325" pin=0"/></net>

<net id="329"><net_src comp="325" pin="1"/><net_sink comp="162" pin=1"/></net>

<net id="330"><net_src comp="325" pin="1"/><net_sink comp="190" pin=0"/></net>

<net id="331"><net_src comp="325" pin="1"/><net_sink comp="232" pin=1"/></net>

<net id="335"><net_src comp="72" pin="1"/><net_sink comp="332" pin=0"/></net>

<net id="336"><net_src comp="332" pin="1"/><net_sink comp="157" pin=1"/></net>

<net id="337"><net_src comp="332" pin="1"/><net_sink comp="172" pin=0"/></net>

<net id="338"><net_src comp="332" pin="1"/><net_sink comp="227" pin=1"/></net>

<net id="342"><net_src comp="175" pin="2"/><net_sink comp="339" pin=0"/></net>

<net id="346"><net_src comp="205" pin="3"/><net_sink comp="343" pin=0"/></net>

<net id="347"><net_src comp="343" pin="1"/><net_sink comp="270" pin=0"/></net>

<net id="348"><net_src comp="343" pin="1"/><net_sink comp="298" pin=0"/></net>

<net id="349"><net_src comp="343" pin="1"/><net_sink comp="303" pin=0"/></net>

<net id="350"><net_src comp="343" pin="1"/><net_sink comp="96" pin=4"/></net>

<net id="351"><net_src comp="343" pin="1"/><net_sink comp="109" pin=4"/></net>

<net id="355"><net_src comp="213" pin="3"/><net_sink comp="352" pin=0"/></net>

<net id="356"><net_src comp="352" pin="1"/><net_sink comp="242" pin=1"/></net>

<net id="357"><net_src comp="352" pin="1"/><net_sink comp="253" pin=1"/></net>

<net id="358"><net_src comp="352" pin="1"/><net_sink comp="308" pin=0"/></net>

<net id="359"><net_src comp="352" pin="1"/><net_sink comp="313" pin=0"/></net>

<net id="360"><net_src comp="352" pin="1"/><net_sink comp="122" pin=4"/></net>

<net id="361"><net_src comp="352" pin="1"/><net_sink comp="135" pin=4"/></net>

<net id="365"><net_src comp="76" pin="3"/><net_sink comp="362" pin=0"/></net>

<net id="366"><net_src comp="362" pin="1"/><net_sink comp="83" pin=0"/></net>

<net id="370"><net_src comp="284" pin="2"/><net_sink comp="367" pin=0"/></net>

<net id="374"><net_src comp="89" pin="3"/><net_sink comp="371" pin=0"/></net>

<net id="375"><net_src comp="371" pin="1"/><net_sink comp="96" pin=0"/></net>

<net id="376"><net_src comp="371" pin="1"/><net_sink comp="96" pin=2"/></net>

<net id="380"><net_src comp="102" pin="3"/><net_sink comp="377" pin=0"/></net>

<net id="381"><net_src comp="377" pin="1"/><net_sink comp="109" pin=0"/></net>

<net id="382"><net_src comp="377" pin="1"/><net_sink comp="109" pin=2"/></net>

<net id="386"><net_src comp="115" pin="3"/><net_sink comp="383" pin=0"/></net>

<net id="387"><net_src comp="383" pin="1"/><net_sink comp="122" pin=0"/></net>

<net id="388"><net_src comp="383" pin="1"/><net_sink comp="122" pin=2"/></net>

<net id="392"><net_src comp="128" pin="3"/><net_sink comp="389" pin=0"/></net>

<net id="393"><net_src comp="389" pin="1"/><net_sink comp="135" pin=0"/></net>

<net id="394"><net_src comp="389" pin="1"/><net_sink comp="135" pin=2"/></net>

<net id="398"><net_src comp="298" pin="2"/><net_sink comp="395" pin=0"/></net>

<net id="402"><net_src comp="303" pin="2"/><net_sink comp="399" pin=0"/></net>

<net id="406"><net_src comp="308" pin="2"/><net_sink comp="403" pin=0"/></net>

<net id="410"><net_src comp="313" pin="2"/><net_sink comp="407" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: label_map | {}
	Port: max_y | {6 }
	Port: min_y | {6 }
	Port: max_x | {6 }
	Port: min_x | {6 }
 - Input state : 
	Port: hls_object_green_classification_Pipeline_VITIS_LOOP_235_3_VITIS_LOOP_236_4 : label_map | {3 4 }
	Port: hls_object_green_classification_Pipeline_VITIS_LOOP_235_3_VITIS_LOOP_236_4 : max_y | {4 5 }
	Port: hls_object_green_classification_Pipeline_VITIS_LOOP_235_3_VITIS_LOOP_236_4 : min_y | {4 5 }
	Port: hls_object_green_classification_Pipeline_VITIS_LOOP_235_3_VITIS_LOOP_236_4 : max_x | {4 5 }
	Port: hls_object_green_classification_Pipeline_VITIS_LOOP_235_3_VITIS_LOOP_236_4 : min_x | {4 5 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
	State 2
		icmp_ln235 : 1
		add_ln235 : 1
		br_ln235 : 2
		y_2 : 1
		icmp_ln236 : 1
		select_ln235 : 2
		select_ln235_1 : 2
		x_1 : 3
		store_ln236 : 2
		store_ln236 : 3
		store_ln236 : 4
	State 3
		zext_ln238 : 1
		zext_ln238_1 : 1
		add_ln238 : 2
		add_ln238_1 : 3
		zext_ln238_3 : 4
		label_map_addr : 5
		lbl : 6
	State 4
		icmp_ln239 : 1
		br_ln239 : 2
		zext_ln240 : 1
		min_x_addr : 2
		min_x_load : 3
		max_x_addr : 2
		max_x_load : 3
		min_y_addr : 2
		min_y_load : 3
		max_y_addr : 2
		max_y_load : 3
	State 5
		icmp_ln240 : 1
		br_ln240 : 2
		icmp_ln241 : 1
		br_ln241 : 2
		icmp_ln242 : 1
		br_ln242 : 2
		icmp_ln243 : 1
		br_ln243 : 2
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------|---------|---------|
| Operation|    Functional Unit    |    FF   |   LUT   |
|----------|-----------------------|---------|---------|
|          |   icmp_ln235_fu_175   |    0    |    24   |
|          |   icmp_ln236_fu_199   |    0    |    14   |
|          |   icmp_ln239_fu_284   |    0    |    23   |
|   icmp   |   icmp_ln240_fu_298   |    0    |    14   |
|          |   icmp_ln241_fu_303   |    0    |    14   |
|          |   icmp_ln242_fu_308   |    0    |    15   |
|          |   icmp_ln243_fu_313   |    0    |    15   |
|----------|-----------------------|---------|---------|
|          |    add_ln235_fu_181   |    0    |    24   |
|          |       y_2_fu_193      |    0    |    15   |
|    add   |       x_1_fu_221      |    0    |    14   |
|          |    add_ln238_fu_264   |    0    |    16   |
|          |   add_ln238_1_fu_273  |    0    |    17   |
|----------|-----------------------|---------|---------|
|  select  |  select_ln235_fu_205  |    0    |    9    |
|          | select_ln235_1_fu_213 |    0    |    8    |
|----------|-----------------------|---------|---------|
|bitconcatenate|      tmp_s_fu_242     |    0    |    0    |
|          |      tmp_7_fu_253     |    0    |    0    |
|----------|-----------------------|---------|---------|
|          |   zext_ln238_fu_249   |    0    |    0    |
|          |  zext_ln238_1_fu_260  |    0    |    0    |
|   zext   |  zext_ln238_2_fu_270  |    0    |    0    |
|          |  zext_ln238_3_fu_279  |    0    |    0    |
|          |   zext_ln240_fu_290   |    0    |    0    |
|----------|-----------------------|---------|---------|
|   Total  |                       |    0    |   222   |
|----------|-----------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|   icmp_ln235_reg_339  |    1   |
|   icmp_ln239_reg_367  |    1   |
|   icmp_ln240_reg_395  |    1   |
|   icmp_ln241_reg_399  |    1   |
|   icmp_ln242_reg_403  |    1   |
|   icmp_ln243_reg_407  |    1   |
|indvar_flatten6_reg_332|   17   |
| label_map_addr_reg_362|   17   |
|   max_x_addr_reg_377  |    9   |
|   max_y_addr_reg_389  |    9   |
|   min_x_addr_reg_371  |    9   |
|   min_y_addr_reg_383  |    9   |
| select_ln235_1_reg_352|    8   |
|  select_ln235_reg_343 |    9   |
|       x_reg_318       |    9   |
|       y_reg_325       |    8   |
+-----------------------+--------+
|         Total         |   110  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_83 |  p0  |   2  |  17  |   34   ||    9    |
|  grp_access_fu_96 |  p0  |   2  |   9  |   18   ||    9    |
| grp_access_fu_109 |  p0  |   2  |   9  |   18   ||    9    |
| grp_access_fu_122 |  p0  |   2  |   9  |   18   ||    9    |
| grp_access_fu_135 |  p0  |   2  |   9  |   18   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   106  ||   7.94  ||    45   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   222  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    7   |    -   |   45   |
|  Register |    -   |   110  |    -   |
+-----------+--------+--------+--------+
|   Total   |    7   |   110  |   267  |
+-----------+--------+--------+--------+
