--------------------------------------------------------------------------------
Release 10.1.03 Trace  (lin64)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.

/softwares/Linux/xilinx/10.1/ISE/bin/lin64/unwrapped/trce -ise
/homes/ugrad/billlipeng/ecen449/lab1c/lab1c.ise -intstyle ise -v 3 -s 1 -xml
jackpot jackpot.ncd -o jackpot.twr jackpot.pcf -ucf jackpot.ucf

Design file:              jackpot.ncd
Physical constraint file: jackpot.pcf
Device,package,speed:     xc5vlx110t,ff1136,-1 (PRODUCTION 1.64 2008-12-19, STEPPING level 0)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_CLOCK = PERIOD TIMEGRP "I_CLK" 10 ns HIGH 50%;

 1396 paths analyzed, 62 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum period is   4.837ns.
--------------------------------------------------------------------------------
Slack:                  5.163ns (requirement - (data path - clock path skew + uncertainty))
  Source:               R_CNT_19 (FF)
  Destination:          R_CLK_1HZ (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.692ns (Levels of Logic = 2)
  Clock Path Skew:      -0.110ns (1.245 - 1.355)
  Source Clock:         I_CLK_BUFGP rising at 0.000ns
  Destination Clock:    I_CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: R_CNT_19 to R_CLK_1HZ
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X68Y59.AQ      Tcko                  0.471   R_CNT<19>
                                                       R_CNT_19
    SLICE_X71Y60.C2      net (fanout=2)        0.758   R_CNT<19>
    SLICE_X71Y60.C       Tilo                  0.094   R_CNT<22>
                                                       R_CNT_cmp_eq000021
    SLICE_X71Y57.B2      net (fanout=1)        0.882   R_CNT_cmp_eq000021
    SLICE_X71Y57.B       Tilo                  0.094   R_CNT<9>
                                                       R_CNT_cmp_eq0000183
    SLICE_X31Y63.CE      net (fanout=31)       2.164   R_CNT_cmp_eq0000
    SLICE_X31Y63.CLK     Tceck                 0.229   R_CLK_1HZ
                                                       R_CLK_1HZ
    -------------------------------------------------  ---------------------------
    Total                                      4.692ns (0.888ns logic, 3.804ns route)
                                                       (18.9% logic, 81.1% route)

--------------------------------------------------------------------------------
Slack:                  5.182ns (requirement - (data path - clock path skew + uncertainty))
  Source:               R_CNT_24 (FF)
  Destination:          R_CLK_1HZ (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.763ns (Levels of Logic = 2)
  Clock Path Skew:      -0.020ns (1.245 - 1.265)
  Source Clock:         I_CLK_BUFGP rising at 0.000ns
  Destination Clock:    I_CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: R_CNT_24 to R_CLK_1HZ
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X71Y60.BQ      Tcko                  0.450   R_CNT<22>
                                                       R_CNT_24
    SLICE_X71Y60.C1      net (fanout=2)        0.850   R_CNT<24>
    SLICE_X71Y60.C       Tilo                  0.094   R_CNT<22>
                                                       R_CNT_cmp_eq000021
    SLICE_X71Y57.B2      net (fanout=1)        0.882   R_CNT_cmp_eq000021
    SLICE_X71Y57.B       Tilo                  0.094   R_CNT<9>
                                                       R_CNT_cmp_eq0000183
    SLICE_X31Y63.CE      net (fanout=31)       2.164   R_CNT_cmp_eq0000
    SLICE_X31Y63.CLK     Tceck                 0.229   R_CLK_1HZ
                                                       R_CLK_1HZ
    -------------------------------------------------  ---------------------------
    Total                                      4.763ns (0.867ns logic, 3.896ns route)
                                                       (18.2% logic, 81.8% route)

--------------------------------------------------------------------------------
Slack:                  5.207ns (requirement - (data path - clock path skew + uncertainty))
  Source:               R_CNT_15 (FF)
  Destination:          R_CLK_1HZ (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.639ns (Levels of Logic = 2)
  Clock Path Skew:      -0.119ns (1.245 - 1.364)
  Source Clock:         I_CLK_BUFGP rising at 0.000ns
  Destination Clock:    I_CLK_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: R_CNT_15 to R_CLK_1HZ
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X71Y58.AQ      Tcko                  0.450   R_CNT<13>
                                                       R_CNT_15
    SLICE_X71Y57.D1      net (fanout=2)        0.849   R_CNT<15>
    SLICE_X71Y57.D       Tilo                  0.094   R_CNT<9>
                                                       R_CNT_cmp_eq0000121
    SLICE_X71Y57.B3      net (fanout=1)        0.759   R_CNT_cmp_eq0000121
    SLICE_X71Y57.B       Tilo                  0.094   R_CNT<9>
                                                       R_CNT_cmp_eq0000183
    SLICE_X31Y63.CE      net (fanout=31)       2.164   R_CNT_cmp_eq0000
    SLICE_X31Y63.CLK     Tceck                 0.229   R_CLK_1HZ
                                                       R_CLK_1HZ
    -------------------------------------------------  ---------------------------
    Total                                      4.639ns (0.867ns logic, 3.772ns route)
                                                       (18.7% logic, 81.3% route)

--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock I_CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
I_CLK          |    4.837|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0

Constraints cover 1396 paths, 0 nets, and 148 connections

Design statistics:
   Minimum period:   4.837ns{1}   (Maximum frequency: 206.740MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Sep 11 21:07:22 2013 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 560 MB



