# compile verilog/system verilog design source files
sv xil_defaultlib  \
"../../../../../gate_level/components.sv" \
"../../../../../gate_level/sum.sv" \
"../../../../../gate_level/sum_tb.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
