// ==============================================================
// Generated by Vitis HLS v2023.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module TOP_TOP_Pipeline_1 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        inreg_0_1,
        inreg_0_1_ap_vld,
        inreg_1_1,
        inreg_1_1_ap_vld,
        inreg_0,
        inreg_0_ap_vld,
        inreg_1,
        inreg_1_ap_vld
);

parameter    ap_ST_fsm_state1 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [63:0] inreg_0_1;
output   inreg_0_1_ap_vld;
output  [63:0] inreg_1_1;
output   inreg_1_1_ap_vld;
output  [63:0] inreg_0;
output   inreg_0_ap_vld;
output  [63:0] inreg_1;
output   inreg_1_ap_vld;

reg ap_idle;
reg inreg_0_1_ap_vld;
reg inreg_1_1_ap_vld;
reg inreg_0_ap_vld;
reg inreg_1_ap_vld;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    ap_block_state1_pp0_stage0_iter0;
wire   [0:0] exitcond1952_fu_117_p2;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
reg   [5:0] phi_urem_fu_52;
wire   [5:0] idx_urem_fu_164_p3;
wire    ap_loop_init;
reg   [5:0] ap_sig_allocacmp_phi_urem_load;
reg   [12:0] phi_mul_fu_56;
wire   [12:0] next_mul_fu_132_p2;
reg   [12:0] ap_sig_allocacmp_phi_mul_load;
reg   [5:0] empty_fu_60;
wire   [5:0] empty_107_fu_123_p2;
reg   [5:0] ap_sig_allocacmp_p_load;
wire   [3:0] empty_109_fu_138_p1;
wire   [1:0] p_t_fu_142_p4;
wire   [5:0] next_urem_fu_152_p2;
wire   [0:0] empty_108_fu_158_p2;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg   [0:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
wire    ap_start_int;
wire    ap_ce_reg;

// power-on initialization
initial begin
   ap_CS_fsm = 1'd1;
   phi_urem_fu_52 = 6'd0;
   phi_mul_fu_56 = 13'd0;
   empty_fu_60 = 6'd0;
   ap_done_reg = 1'b0;
end

TOP_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_loop_exit_ready == 1'b1) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        if ((exitcond1952_fu_117_p2 == 1'd0)) begin
            empty_fu_60 <= empty_107_fu_123_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            empty_fu_60 <= 6'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        if ((exitcond1952_fu_117_p2 == 1'd0)) begin
            phi_mul_fu_56 <= next_mul_fu_132_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            phi_mul_fu_56 <= 13'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        if ((exitcond1952_fu_117_p2 == 1'd0)) begin
            phi_urem_fu_52 <= idx_urem_fu_164_p3;
        end else if ((ap_loop_init == 1'b1)) begin
            phi_urem_fu_52 <= 6'd0;
        end
    end
end

always @ (*) begin
    if ((1'b1 == ap_block_state1_pp0_stage0_iter0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

always @ (*) begin
    if (((exitcond1952_fu_117_p2 == 1'd1) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start_int == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_sig_allocacmp_p_load = 6'd0;
    end else begin
        ap_sig_allocacmp_p_load = empty_fu_60;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_sig_allocacmp_phi_mul_load = 13'd0;
    end else begin
        ap_sig_allocacmp_phi_mul_load = phi_mul_fu_56;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_sig_allocacmp_phi_urem_load = 6'd0;
    end else begin
        ap_sig_allocacmp_phi_urem_load = phi_urem_fu_52;
    end
end

always @ (*) begin
    if (((p_t_fu_142_p4 == 2'd0) & (empty_109_fu_138_p1 == 4'd1) & (exitcond1952_fu_117_p2 == 1'd0) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        inreg_0_1_ap_vld = 1'b1;
    end else begin
        inreg_0_1_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((p_t_fu_142_p4 == 2'd0) & (empty_109_fu_138_p1 == 4'd0) & (exitcond1952_fu_117_p2 == 1'd0) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        inreg_0_ap_vld = 1'b1;
    end else begin
        inreg_0_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((p_t_fu_142_p4 == 2'd1) & (empty_109_fu_138_p1 == 4'd1) & (exitcond1952_fu_117_p2 == 1'd0) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        inreg_1_1_ap_vld = 1'b1;
    end else begin
        inreg_1_1_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((p_t_fu_142_p4 == 2'd1) & (empty_109_fu_138_p1 == 4'd0) & (exitcond1952_fu_117_p2 == 1'd0) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        inreg_1_ap_vld = 1'b1;
    end else begin
        inreg_1_ap_vld = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = (ap_start_int == 1'b0);
end

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign empty_107_fu_123_p2 = (ap_sig_allocacmp_p_load + 6'd1);

assign empty_108_fu_158_p2 = ((next_urem_fu_152_p2 < 6'd12) ? 1'b1 : 1'b0);

assign empty_109_fu_138_p1 = ap_sig_allocacmp_phi_urem_load[3:0];

assign exitcond1952_fu_117_p2 = ((ap_sig_allocacmp_p_load == 6'd48) ? 1'b1 : 1'b0);

assign idx_urem_fu_164_p3 = ((empty_108_fu_158_p2[0:0] == 1'b1) ? next_urem_fu_152_p2 : 6'd0);

assign inreg_0 = 64'd0;

assign inreg_0_1 = 64'd0;

assign inreg_1 = 64'd0;

assign inreg_1_1 = 64'd0;

assign next_mul_fu_132_p2 = (ap_sig_allocacmp_phi_mul_load + 13'd86);

assign next_urem_fu_152_p2 = (ap_sig_allocacmp_phi_urem_load + 6'd1);

assign p_t_fu_142_p4 = {{ap_sig_allocacmp_phi_mul_load[11:10]}};

endmodule //TOP_TOP_Pipeline_1
