# ğŸ¤– FPGA Maze Solver BOT 2027

> **"Learning While Competing in Agricultural Warehouse Navigation"**

ğŸŒ Website:** [Maze Solver](https://affanmhz.github.io/FPGA_Maze_solver_BOT_2027/) | **ğŸ“§ Contact:** danishaffan687@gmail.com

[![eYRC 2025-26](https://img.shields.io/badge/eYRC-2025--26-blue.svg)](https://www.e-yantra.org/)
[![Theme](https://img.shields.io/badge/Theme-MazeSolver%20Bot-green.svg)](https://www.e-yantra.org/)
[![Stage](https://img.shields.io/badge/Stage-1-orange.svg)](https://www.e-yantra.org/)
[![License](https://img.shields.io/badge/License-MIT-yellow.svg)](LICENSE)

---

## ğŸ¯ Competition Overview

Welcome to our team repository for the **e-Yantra Robotics Competition 2025-26** by IIT Bombay! We are registered for the **MazeSolver Bot (MB)** theme, where we're developing an FPGA-powered agricultural warehouse navigator using Verilog HDL and custom RISC-V CPU architecture.

### ğŸš€ Our Competition Journey

As participants in eYRC 2025-26, we're embarking on a **7-8 month learning adventure** to solve real-world agricultural challenges. Our mission is to design and implement a bot that can navigate dynamic warehouse environments while collecting critical environmental data for smart farming applications.

---

## ğŸ› ï¸ What We're Building

| Component | Description |
|-----------|-------------|
| **Dynamic Maze Navigation System** | Real-time path adaptation in changing warehouses |
| **Environmental Sensing Platform** | Temperature, humidity, and soil moisture monitoring |
| **Custom RISC-V CPU on FPGA** | Complete system implementation in Verilog |
| **Agricultural Data Intelligence** | Smart farming data collection and transmission |

---

## ğŸ“ Repository Structure

```
FPGA-Maze-Solver-BOT-2027/
â”‚
â”œâ”€â”€ stage1/                 # Stage 1 submissions (software/simulation)
â”‚   â”œâ”€â”€ task0/             # FPGA fundamentals 
â”‚   â”œâ”€â”€ task1/             # CPU design and implementation
â”‚   â””â”€â”€ task2/             # Sensor integration
â”‚
â”œâ”€â”€ stage2/                # Stage 2 submissions (hardware implementation)  
â”‚   â”œâ”€â”€ task3/             # System integration
â”‚   â”œâ”€â”€ task4/             # Navigation testing
â”‚   â”œâ”€â”€ task5/             # Warehouse simulation
â”‚   â””â”€â”€ task6/             # Final optimization
â”‚
â”œâ”€â”€ src/                   # Verilog source code
â”œâ”€â”€ simulation/            # Testbenches and ModelSim outputs
â”œâ”€â”€ docs/                  # Learning notes and documentation
â”œâ”€â”€ README.md              # Project overview (this file)
â””â”€â”€ LICENSE                # MIT License
```

---

## ğŸ“… Competition Timeline - eYRC 2025-26

### ğŸ”· Stage 1: Software/Simulation Based
**August 2025 - December 2025**

- [ ] **Task 0:** Complete FPGA fundamentals and Verilog basics
- [ ] **Task 1:** Design and implement custom CPU  
- [ ] **Task 2:** Integrate sensors and communication protocols
- [ ] **Goal:** Qualify for Stage 2 based on performance

### ğŸ”¶ Stage 2: Hardware Implementation
**January 2026 - March 2026**

- [ ] **Task 3:** Complete FPGA system integration
- [ ] **Task 4:** Demonstrate real-time maze navigation
- [ ] **Task 5:** Agricultural warehouse simulation testing
- [ ] **Task 6:** Final system optimization
- [ ] **Goal:** Qualify for finale at IIT Bombay

### ğŸ† Finale
**March 2026 - IIT Bombay, Mumbai**

- [ ] **Live Demo:** Present at IIT Bombay campus
- [ ] **Real Challenge:** Navigate actual agricultural warehouse setup
- [ ] **Evaluation:** Panel review by industry experts

---

## ğŸ“‹ Team Registration

| Detail | Status |
|--------|--------|
| **Registration** | âœ… Completed |
| **College** | [Your College Name] |
| **Theme** | MazeSolver Bot (MB) |
| **Competition Year** | 2025-26 |

---

## ğŸ“Š Current Progress

### ğŸ“ Learning Phase

- [ ] Study FPGA development using Intel Quartus Prime
- [ ] Master Verilog HDL programming fundamentals  
- [ ] Understand RISC-V CPU architecture principles
- [ ] Research agricultural warehouse automation needs

### ğŸ’» Development Setup

- [ ] Install Intel Quartus Prime Lite Edition
- [ ] Configure ModelSim for simulation testing
- [ ] Set up FPGA development board (DE10-Lite)
- [ ] Procure sensor modules for testing

### ğŸ¯ Stage 1 Preparation

- [ ] Complete all eYRC MOOC lectures and tutorials
- [ ] Participate in discussion forums for guidance
- [ ] Submit Task 0: Basic FPGA implementation
- [ ] Begin custom CPU design for Task 1

---

## ğŸ“š Learning Resources

| Resource | Purpose |
|----------|---------|
| **eYRC Portal** | Access to tasks, tutorials, and forums |
| **Intel Quartus** | FPGA design and synthesis tool |
| **ModelSim** | Verilog simulation and verification |
| **Discussion Forums** | Expert guidance and peer support |
| **MOOC Lectures** | Structured learning modules provided by eYRC |

---

## ğŸ¯ Competition Goals

### ğŸ“Œ Short-term Objectives (Stage 1)

- Master FPGA development workflow and Verilog programming
- Successfully implement functional RISC-V CPU architecture
- Complete sensor interfacing and basic communication protocols
- Qualify for Stage 2 with strong performance scores

### ğŸŒŸ Long-term Vision (Stage 2 & Finale)

- Build complete agricultural warehouse navigation system
- Demonstrate real-time environmental data collection
- Showcase adaptive pathfinding in dynamic environments
- Compete effectively at IIT Bombay finale presentation

---

## ğŸ“– Documentation Progress

As we progress through the competition, we'll document our learning journey:

- [ ] **CPU Architecture Notes** - RISC-V design decisions and implementation
- [ ] **Sensor Integration Guide** - Hardware interfacing and protocols  
- [ ] **Navigation Algorithms** - Maze solving and path planning strategies
- [ ] **Competition Learnings** - Challenges faced and solutions developed

---

## ğŸŒ¾ Why This Matters

We're passionate about solving real agricultural challenges through technology. This competition gives us hands-on experience with:

- **Smart Agriculture:** IoT integration for precision farming
- **Warehouse Automation:** Autonomous navigation in dynamic environments  
- **FPGA Development:** Advanced digital system design skills
- **Problem Solving:** Engineering solutions for food security challenges

---

## ğŸ‘¨â€ğŸ’» Team Members

| Role | Responsibility |
|------|----------------|
| **Affan** | Logic Commander (Team Leader) |
| **Maaz** | Logic Specialist (CPU  & Algorithms)) |
| **Ayaz** | Algorithm Architect (Data Transmission & Protocols) |
| **Zahaib** | CSensor Sage (CPU Architecture & Hardware Integration) |


---

## ğŸ“„ License

This project is licensed under the **MIT License** - see the [LICENSE](LICENSE) file for details.

---

## ğŸ›ï¸ Acknowledgments

Proudly participating in **e-Yantra Robotics Competition 2025-26**, IIT Bombay

> *"Learning by Doing. Competing by Learning."*

---

<div align="center">

### ğŸŒ± *"Engineering a Better Tomorrow through Agricultural Innovation"* ğŸŒ±

**Made with â¤ï¸ by Team FPGA Maze Solver BOT**

</div>


