

================================================================
== Vivado HLS Report for 'FC_128_10_s'
================================================================
* Date:           Thu May  9 12:58:32 2019

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        CNN_HLS
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|     4.714|        0.63|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+--------+-----+--------+---------+
    |    Latency   |   Interval   | Pipeline|
    | min |   max  | min |   max  |   Type  |
    +-----+--------+-----+--------+---------+
    |  159|  180348|  159|  180348|   none  |
    +-----+--------+-----+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+------+--------+----------+-----------+-----------+--------------+----------+
        |             |    Latency    | Iteration|  Initiation Interval  |     Trip     |          |
        |  Loop Name  |  min |   max  |  Latency |  achieved |   target  |     Count    | Pipelined|
        +-------------+------+--------+----------+-----------+-----------+--------------+----------+
        |- Loop 1     |  1281|    1281|         3|          1|          1|          1280|    yes   |
        |- Loop 2     |  1420|  180340|      1420|          -|          -|    1 ~ 127   |    no    |
        | + Loop 2.1  |   129|     129|         3|          1|          1|           128|    yes   |
        | + Loop 2.2  |  1286|    1286|         8|          1|          1|          1280|    yes   |
        |- Loop 3     |   144|  147456|         2|          1|          1| 144 ~ 147456 |    yes   |
        +-------------+------+--------+----------+-----------+-----------+--------------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      2|       -|      -|
|Expression       |        -|      0|       0|    467|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      4|     215|     91|
|Memory           |        8|      -|     128|     16|
|Multiplexer      |        -|      -|       -|    359|
|Register         |        0|      -|     869|    128|
+-----------------+---------+-------+--------+-------+
|Total            |        8|      6|    1212|   1061|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        2|      2|       1|      1|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+-------+-----+----+
    |         Instance         |        Module        | BRAM_18K| DSP48E|  FF | LUT|
    +--------------------------+----------------------+---------+-------+-----+----+
    |cnn_mul_32s_32s_3bkb_U50  |cnn_mul_32s_32s_3bkb  |        0|      4|  215|   1|
    |cnn_mux_832_8_1_1_U51     |cnn_mux_832_8_1_1     |        0|      0|    0|  45|
    |cnn_mux_832_8_1_1_U52     |cnn_mux_832_8_1_1     |        0|      0|    0|  45|
    +--------------------------+----------------------+---------+-------+-----+----+
    |Total                     |                      |        0|      4|  215|  91|
    +--------------------------+----------------------+---------+-------+-----+----+

    * DSP48: 
    +--------------------------+----------------------+-----------+
    |         Instance         |        Module        | Expression|
    +--------------------------+----------------------+-----------+
    |cnn_mul_mul_16s_1cud_U53  |cnn_mul_mul_16s_1cud  |  i0 * i0  |
    |cnn_mul_mul_16s_1cud_U54  |cnn_mul_mul_16s_1cud  |  i0 * i1  |
    +--------------------------+----------------------+-----------+

    * Memory: 
    +-----------+----------------------+---------+----+----+------+-----+------+-------------+
    |   Memory  |        Module        | BRAM_18K| FF | LUT| Words| Bits| Banks| W*Bits*Banks|
    +-----------+----------------------+---------+----+----+------+-----+------+-------------+
    |A_V_3_0_U  |FC_1152_128_s_A_VbAo  |        0|  16|   2|    16|    8|     1|          128|
    |A_V_3_1_U  |FC_1152_128_s_A_VbAo  |        0|  16|   2|    16|    8|     1|          128|
    |A_V_3_2_U  |FC_1152_128_s_A_VbAo  |        0|  16|   2|    16|    8|     1|          128|
    |A_V_3_3_U  |FC_1152_128_s_A_VbAo  |        0|  16|   2|    16|    8|     1|          128|
    |A_V_3_4_U  |FC_1152_128_s_A_VbAo  |        0|  16|   2|    16|    8|     1|          128|
    |A_V_3_5_U  |FC_1152_128_s_A_VbAo  |        0|  16|   2|    16|    8|     1|          128|
    |A_V_3_6_U  |FC_1152_128_s_A_VbAo  |        0|  16|   2|    16|    8|     1|          128|
    |A_V_3_7_U  |FC_1152_128_s_A_VbAo  |        0|  16|   2|    16|    8|     1|          128|
    |B_V_3_0_U  |FC_128_10_s_B_V_3_0   |        1|   0|   0|   160|    8|     1|         1280|
    |B_V_3_1_U  |FC_128_10_s_B_V_3_0   |        1|   0|   0|   160|    8|     1|         1280|
    |B_V_3_2_U  |FC_128_10_s_B_V_3_0   |        1|   0|   0|   160|    8|     1|         1280|
    |B_V_3_3_U  |FC_128_10_s_B_V_3_0   |        1|   0|   0|   160|    8|     1|         1280|
    |B_V_3_4_U  |FC_128_10_s_B_V_3_0   |        1|   0|   0|   160|    8|     1|         1280|
    |B_V_3_5_U  |FC_128_10_s_B_V_3_0   |        1|   0|   0|   160|    8|     1|         1280|
    |B_V_3_6_U  |FC_128_10_s_B_V_3_0   |        1|   0|   0|   160|    8|     1|         1280|
    |B_V_3_7_U  |FC_128_10_s_B_V_3_0   |        1|   0|   0|   160|    8|     1|         1280|
    +-----------+----------------------+---------+----+----+------+-----+------+-------------+
    |Total      |                      |        8| 128|  16|  1408|  128|    16|        11264|
    +-----------+----------------------+---------+----+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name           | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |r_V_fu_934_p2                      |     *    |      0|  0|  41|           8|           8|
    |buf_V_fu_995_p2                    |     +    |      0|  0|  15|           8|           8|
    |i_3_fu_1036_p2                     |     +    |      0|  0|  13|           1|           4|
    |i_4_fu_741_p2                      |     +    |      0|  0|  38|          31|           1|
    |i_5_fu_768_p2                      |     +    |      0|  0|  15|           8|           1|
    |i_6_fu_815_p2                      |     +    |      0|  0|  13|           1|           4|
    |indvar_flatten_next7_fu_809_p2     |     +    |      0|  0|  13|          11|           1|
    |indvar_flatten_next_fu_1030_p2     |     +    |      0|  0|  13|          11|           1|
    |j_2_fu_1078_p2                     |     +    |      0|  0|  15|           8|           1|
    |j_3_fu_857_p2                      |     +    |      0|  0|  15|           1|           8|
    |num_img_2_fu_756_p2                |     +    |      0|  0|  21|          15|           1|
    |p_neg_fu_943_p2                    |     -    |      0|  0|  24|           1|          17|
    |tmp_29_fu_973_p2                   |     -    |      0|  0|  15|           1|           8|
    |ap_block_pp0_stage0_01001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp1_stage0_11001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp2_stage0_01001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp3_stage0_01001          |    and   |      0|  0|   2|           1|           1|
    |ap_block_state30_pp2_stage0_iter7  |    and   |      0|  0|   2|           1|           1|
    |exitcond3_fu_821_p2                |   icmp   |      0|  0|  13|           8|           9|
    |exitcond7_fu_762_p2                |   icmp   |      0|  0|  13|           8|           9|
    |exitcond_flatten8_fu_803_p2        |   icmp   |      0|  0|  13|          11|          11|
    |exitcond_flatten_fu_1024_p2        |   icmp   |      0|  0|  13|          11|          11|
    |exitcond_fu_1042_p2                |   icmp   |      0|  0|  13|           8|           9|
    |ifzero_fu_892_p2                   |   icmp   |      0|  0|  13|           8|           9|
    |tmp_16_fu_714_p2                   |   icmp   |      0|  0|  13|          16|           1|
    |tmp_18_fu_751_p2                   |   icmp   |      0|  0|  13|          16|          16|
    |tmp_19_fu_736_p2                   |   icmp   |      0|  0|  18|          32|          32|
    |tmp_s_fu_709_p2                    |   icmp   |      0|  0|  13|          16|           3|
    |ap_block_state1                    |    or    |      0|  0|   2|           1|           1|
    |ap_block_state16_pp0_stage0_iter1  |    or    |      0|  0|   2|           1|           1|
    |ap_block_state2                    |    or    |      0|  0|   2|           1|           1|
    |ap_block_state33_pp3_stage0_iter1  |    or    |      0|  0|   2|           1|           1|
    |j3_mid2_fu_827_p3                  |  select  |      0|  0|   8|           1|           1|
    |j_mid2_fu_1048_p3                  |  select  |      0|  0|   8|           1|           1|
    |p_0_mid2_fu_959_p3                 |  select  |      0|  0|   8|           1|           1|
    |tmp_18_mid2_v_fu_1056_p3           |  select  |      0|  0|   4|           1|           4|
    |tmp_24_mid2_v_fu_835_p3            |  select  |      0|  0|   4|           1|           4|
    |tmp_32_fu_987_p3                   |  select  |      0|  0|   8|           1|           8|
    |x_V_y_V_i_fu_1011_p3               |  select  |      0|  0|   7|           1|           1|
    |ap_enable_pp0                      |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp1                      |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp2                      |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp3                      |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1            |    xor   |      0|  0|   2|           2|           1|
    |ap_enable_reg_pp1_iter1            |    xor   |      0|  0|   2|           2|           1|
    |ap_enable_reg_pp2_iter1            |    xor   |      0|  0|   2|           2|           1|
    |ap_enable_reg_pp3_iter1            |    xor   |      0|  0|   2|           2|           1|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |Total                              |          |      0|  0| 467|         267|         214|
    +-----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------+-----+-----------+-----+-----------+
    |             Name             | LUT | Input Size| Bits| Total Bits|
    +------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                     |  113|         24|    1|         24|
    |ap_done                       |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1       |   15|          3|    1|          3|
    |ap_enable_reg_pp1_iter1       |    9|          2|    1|          2|
    |ap_enable_reg_pp1_iter2       |    9|          2|    1|          2|
    |ap_enable_reg_pp2_iter1       |    9|          2|    1|          2|
    |ap_enable_reg_pp2_iter7       |    9|          2|    1|          2|
    |ap_enable_reg_pp3_iter1       |    9|          2|    1|          2|
    |ap_enable_reg_pp3_iter2       |    9|          2|    1|          2|
    |ap_phi_mux_i2_phi_fu_646_p4   |    9|          2|    4|          8|
    |ap_phi_mux_i_phi_fu_691_p4    |    9|          2|    4|          8|
    |ap_phi_mux_j3_phi_fu_669_p4   |    9|          2|    8|         16|
    |ap_phi_mux_p_0_phi_fu_657_p4  |    9|          2|    8|         16|
    |i1_reg_620                    |    9|          2|    8|         16|
    |i2_reg_642                    |    9|          2|    4|          8|
    |i4_reg_598                    |    9|          2|   31|         62|
    |i_reg_687                     |    9|          2|    4|          8|
    |indvar_flatten6_reg_631       |    9|          2|   11|         22|
    |indvar_flatten_reg_676        |    9|          2|   11|         22|
    |j3_reg_665                    |    9|          2|    8|         16|
    |j_reg_698                     |    9|          2|    8|         16|
    |num_img_reg_609               |    9|          2|   15|         30|
    |p_0_reg_653                   |    9|          2|    8|         16|
    |real_start                    |    9|          2|    1|          2|
    |stream_in_V_V_blk_n           |    9|          2|    1|          2|
    |stream_out_V_V_blk_n          |    9|          2|    1|          2|
    |stream_out_V_V_din            |   15|          3|   16|         48|
    +------------------------------+-----+-----------+-----+-----------+
    |Total                         |  359|         78|  160|        359|
    +------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------+----+----+-----+-----------+
    |                 Name                 | FF | LUT| Bits| Const Bits|
    +--------------------------------------+----+----+-----+-----------+
    |A_V_3_0_load_reg_1352                 |   8|   0|    8|          0|
    |A_V_3_1_load_reg_1357                 |   8|   0|    8|          0|
    |A_V_3_2_load_reg_1362                 |   8|   0|    8|          0|
    |A_V_3_3_load_reg_1367                 |   8|   0|    8|          0|
    |A_V_3_4_load_reg_1372                 |   8|   0|    8|          0|
    |A_V_3_5_load_reg_1377                 |   8|   0|    8|          0|
    |A_V_3_6_load_reg_1382                 |   8|   0|    8|          0|
    |A_V_3_7_load_reg_1387                 |   8|   0|    8|          0|
    |B_V_3_0_load_reg_1392                 |   8|   0|    8|          0|
    |B_V_3_1_load_reg_1397                 |   8|   0|    8|          0|
    |B_V_3_2_load_reg_1402                 |   8|   0|    8|          0|
    |B_V_3_3_load_reg_1407                 |   8|   0|    8|          0|
    |B_V_3_4_load_reg_1412                 |   8|   0|    8|          0|
    |B_V_3_5_load_reg_1417                 |   8|   0|    8|          0|
    |B_V_3_6_load_reg_1422                 |   8|   0|    8|          0|
    |B_V_3_7_load_reg_1427                 |   8|   0|    8|          0|
    |KER_bound_reg_1178                    |  32|   0|   32|          0|
    |ap_CS_fsm                             |  23|   0|   23|          0|
    |ap_done_reg                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1               |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0               |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1               |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter2               |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter0               |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter1               |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter2               |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter3               |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter4               |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter5               |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter6               |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter7               |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter0               |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter1               |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter2               |   1|   0|    1|          0|
    |arrayNo1_cast_reg_1476                |   4|   0|    4|          0|
    |arrayNo1_cast_reg_1476_pp3_iter1_reg  |   4|   0|    4|          0|
    |arrayNo2_reg_1251                     |   4|   0|    4|          0|
    |arrayNo_cast_reg_1210                 |   4|   0|    4|          0|
    |arrayNo_cast_reg_1210_pp1_iter1_reg   |   4|   0|    4|          0|
    |buf_V_reg_1454                        |   8|   0|    8|          0|
    |exitcond3_reg_1240                    |   1|   0|    1|          0|
    |exitcond_flatten8_reg_1231            |   1|   0|    1|          0|
    |exitcond_flatten_reg_1461             |   1|   0|    1|          0|
    |i1_reg_620                            |   8|   0|    8|          0|
    |i2_reg_642                            |   4|   0|    4|          0|
    |i4_reg_598                            |  31|   0|   31|          0|
    |i_reg_687                             |   4|   0|    4|          0|
    |ifzero_reg_1348                       |   1|   0|    1|          0|
    |indvar_flatten6_reg_631               |  11|   0|   11|          0|
    |indvar_flatten_reg_676                |  11|   0|   11|          0|
    |j3_reg_665                            |   8|   0|    8|          0|
    |j_3_reg_1262                          |   8|   0|    8|          0|
    |j_reg_698                             |   8|   0|    8|          0|
    |num_img_2_reg_1196                    |  15|   0|   15|          0|
    |num_img_reg_609                       |  15|   0|   15|          0|
    |p_0_reg_653                           |   8|   0|    8|          0|
    |r_V_reg_1442                          |  16|   0|   16|          0|
    |r_V_reg_1442_pp2_iter5_reg            |  16|   0|   16|          0|
    |start_once_reg                        |   1|   0|    1|          0|
    |tmp1_reg_1168                         |  32|   0|   32|          0|
    |tmp2_reg_1173                         |  32|   0|   32|          0|
    |tmp_18_mid2_v_reg_1470                |   4|   0|    4|          0|
    |tmp_18_mid2_v_reg_1470_pp3_iter1_reg  |   4|   0|    4|          0|
    |tmp_19_reg_1183                       |   1|   0|    1|          0|
    |tmp_24_mid2_v_reg_1245                |   4|   0|    4|          0|
    |tmp_24_reg_1432                       |   8|   0|    8|          0|
    |tmp_25_reg_1437                       |   8|   0|    8|          0|
    |tmp_26_reg_1490                       |   8|   0|    8|          0|
    |tmp_27_reg_1449                       |   8|   0|    8|          0|
    |tmp_33_reg_1480                       |   4|   0|    4|          0|
    |tmp_33_reg_1480_pp3_iter1_reg         |   4|   0|    4|          0|
    |tmp_34_reg_1219                       |   8|   0|    8|          0|
    |tmp_37_reg_1214                       |   4|   0|    4|          0|
    |tmp_37_reg_1214_pp1_iter1_reg         |   4|   0|    4|          0|
    |tmp_38_reg_1256                       |   4|   0|    4|          0|
    |tmp_V_19_reg_1124                     |  16|   0|   16|          0|
    |tmp_V_21_reg_1129                     |  16|   0|   16|          0|
    |tmp_V_23_reg_1134                     |  16|   0|   16|          0|
    |tmp_V_27_reg_1139                     |  16|   0|   16|          0|
    |tmp_V_reg_1118                        |  16|   0|   16|          0|
    |arrayNo2_reg_1251                     |  64|  32|    4|          0|
    |exitcond3_reg_1240                    |  64|  32|    1|          0|
    |exitcond_flatten8_reg_1231            |  64|  32|    1|          0|
    |ifzero_reg_1348                       |  64|  32|    1|          0|
    +--------------------------------------+----+----+-----+-----------+
    |Total                                 | 869| 128|  620|          0|
    +--------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+----------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+-----------------------+-----+-----+------------+----------------+--------------+
|ap_clk                 |  in |    1| ap_ctrl_hs |   FC<128, 10>  | return value |
|ap_rst                 |  in |    1| ap_ctrl_hs |   FC<128, 10>  | return value |
|ap_start               |  in |    1| ap_ctrl_hs |   FC<128, 10>  | return value |
|start_full_n           |  in |    1| ap_ctrl_hs |   FC<128, 10>  | return value |
|ap_done                | out |    1| ap_ctrl_hs |   FC<128, 10>  | return value |
|ap_continue            |  in |    1| ap_ctrl_hs |   FC<128, 10>  | return value |
|ap_idle                | out |    1| ap_ctrl_hs |   FC<128, 10>  | return value |
|ap_ready               | out |    1| ap_ctrl_hs |   FC<128, 10>  | return value |
|start_out              | out |    1| ap_ctrl_hs |   FC<128, 10>  | return value |
|start_write            | out |    1| ap_ctrl_hs |   FC<128, 10>  | return value |
|stream_in_V_V_dout     |  in |   16|   ap_fifo  |  stream_in_V_V |    pointer   |
|stream_in_V_V_empty_n  |  in |    1|   ap_fifo  |  stream_in_V_V |    pointer   |
|stream_in_V_V_read     | out |    1|   ap_fifo  |  stream_in_V_V |    pointer   |
|stream_out_V_V_din     | out |   16|   ap_fifo  | stream_out_V_V |    pointer   |
|stream_out_V_V_full_n  |  in |    1|   ap_fifo  | stream_out_V_V |    pointer   |
|stream_out_V_V_write   | out |    1|   ap_fifo  | stream_out_V_V |    pointer   |
+-----------------------+-----+-----+------------+----------------+--------------+

