\BOOKMARK [1][-]{section.1}{Introduction}{}% 1
\BOOKMARK [2][-]{subsection.1.1}{Digital Radio Frequency Memory}{section.1}% 2
\BOOKMARK [2][-]{subsection.1.2}{FPGA based acceleration}{section.1}% 3
\BOOKMARK [2][-]{subsection.1.3}{Plan of Development}{section.1}% 4
\BOOKMARK [1][-]{section.2}{Overview}{}% 5
\BOOKMARK [2][-]{subsection.2.1}{JTAG Interface}{section.2}% 6
\BOOKMARK [2][-]{subsection.2.2}{External Peripherals}{section.2}% 7
\BOOKMARK [2][-]{subsection.2.3}{Signal Processing}{section.2}% 8
\BOOKMARK [3][-]{subsubsection.2.3.1}{Time Delay}{subsection.2.3}% 9
\BOOKMARK [3][-]{subsubsection.2.3.2}{Frequency shifting}{subsection.2.3}% 10
\BOOKMARK [3][-]{subsubsection.2.3.3}{Fractional Amplitude Scaling}{subsection.2.3}% 11
\BOOKMARK [1][-]{section.3}{Methodology}{}% 12
\BOOKMARK [1][-]{section.4}{Design}{}% 13
\BOOKMARK [2][-]{subsection.4.1}{System Peripherals}{section.4}% 14
\BOOKMARK [3][-]{subsubsection.4.1.1}{PLL}{subsection.4.1}% 15
\BOOKMARK [3][-]{subsubsection.4.1.2}{SDRAM Controller}{subsection.4.1}% 16
\BOOKMARK [3][-]{subsubsection.4.1.3}{External SDRAM}{subsection.4.1}% 17
\BOOKMARK [3][-]{subsubsection.4.1.4}{PWM}{subsection.4.1}% 18
\BOOKMARK [2][-]{subsection.4.2}{Interface}{section.4}% 19
\BOOKMARK [3][-]{subsubsection.4.2.1}{JTAG Interface}{subsection.4.2}% 20
\BOOKMARK [3][-]{subsubsection.4.2.2}{Controller}{subsection.4.2}% 21
\BOOKMARK [2][-]{subsection.4.3}{DRFM Subsystem}{section.4}% 22
\BOOKMARK [3][-]{subsubsection.4.3.1}{Delay}{subsection.4.3}% 23
\BOOKMARK [3][-]{subsubsection.4.3.2}{Arbiter}{subsection.4.3}% 24
\BOOKMARK [3][-]{subsubsection.4.3.3}{Frequency Shifter}{subsection.4.3}% 25
\BOOKMARK [3][-]{subsubsection.4.3.4}{Scaler}{subsection.4.3}% 26
\BOOKMARK [1][-]{section.5}{Results}{}% 27
\BOOKMARK [1][-]{section.6}{Conclusions and Future Work}{}% 28
\BOOKMARK [2][-]{subsection.6.1}{Future Work}{section.6}% 29
\BOOKMARK [1][-]{section*.3}{References}{}% 30
