{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1522466581174 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1522466581175 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 30 23:23:01 2018 " "Processing started: Fri Mar 30 23:23:01 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1522466581175 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522466581175 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off bounce -c bounce " "Command: quartus_map --read_settings_files=on --write_settings_files=off bounce -c bounce" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522466581175 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1522466581382 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1522466581382 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "modules.v(30) " "Verilog HDL information at modules.v(30): always construct contains both blocking and non-blocking assignments" {  } { { "modules.v" "" { Text "/home/mustafa/Desktop/bounce/modules.v" 30 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1522466590403 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "modules.v(77) " "Verilog HDL information at modules.v(77): always construct contains both blocking and non-blocking assignments" {  } { { "modules.v" "" { Text "/home/mustafa/Desktop/bounce/modules.v" 77 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1522466590403 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules.v 4 4 " "Found 4 design units, including 4 entities, in source file modules.v" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "modules.v" "" { Text "/home/mustafa/Desktop/bounce/modules.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522466590405 ""} { "Info" "ISGN_ENTITY_NAME" "2 control " "Found entity 2: control" {  } { { "modules.v" "" { Text "/home/mustafa/Desktop/bounce/modules.v" 102 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522466590405 ""} { "Info" "ISGN_ENTITY_NAME" "3 rate_divider " "Found entity 3: rate_divider" {  } { { "modules.v" "" { Text "/home/mustafa/Desktop/bounce/modules.v" 156 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522466590405 ""} { "Info" "ISGN_ENTITY_NAME" "4 boingboing " "Found entity 4: boingboing" {  } { { "modules.v" "" { Text "/home/mustafa/Desktop/bounce/modules.v" 177 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522466590405 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522466590405 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_adapter/vga_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_adapter/vga_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_pll " "Found entity 1: vga_pll" {  } { { "vga_adapter/vga_pll.v" "" { Text "/home/mustafa/Desktop/bounce/vga_adapter/vga_pll.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522466590406 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522466590406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_adapter/vga_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_adapter/vga_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "vga_adapter/vga_controller.v" "" { Text "/home/mustafa/Desktop/bounce/vga_adapter/vga_controller.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522466590407 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522466590407 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_adapter/vga_address_translator.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_adapter/vga_address_translator.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_address_translator " "Found entity 1: vga_address_translator" {  } { { "vga_adapter/vga_address_translator.v" "" { Text "/home/mustafa/Desktop/bounce/vga_adapter/vga_address_translator.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522466590407 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522466590407 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_adapter/vga_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_adapter/vga_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_adapter " "Found entity 1: vga_adapter" {  } { { "vga_adapter/vga_adapter.v" "" { Text "/home/mustafa/Desktop/bounce/vga_adapter/vga_adapter.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522466590408 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522466590408 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "bounce.v(176) " "Verilog HDL Module Instantiation warning at bounce.v(176): ignored dangling comma in List of Port Connections" {  } { { "bounce.v" "" { Text "/home/mustafa/Desktop/bounce/bounce.v" 176 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1522466590409 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "bounce.v(246) " "Verilog HDL Module Instantiation warning at bounce.v(246): ignored dangling comma in List of Port Connections" {  } { { "bounce.v" "" { Text "/home/mustafa/Desktop/bounce/bounce.v" 246 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1522466590409 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bounce.v 1 1 " "Found 1 design units, including 1 entities, in source file bounce.v" { { "Info" "ISGN_ENTITY_NAME" "1 bounce " "Found entity 1: bounce" {  } { { "bounce.v" "" { Text "/home/mustafa/Desktop/bounce/bounce.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522466590409 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522466590409 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "bounce " "Elaborating entity \"bounce\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1522466590459 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "x bounce.v(93) " "Verilog HDL Always Construct warning at bounce.v(93): inferring latch(es) for variable \"x\", which holds its previous value in one or more paths through the always construct" {  } { { "bounce.v" "" { Text "/home/mustafa/Desktop/bounce/bounce.v" 93 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1522466590461 "|bounce"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "y bounce.v(93) " "Verilog HDL Always Construct warning at bounce.v(93): inferring latch(es) for variable \"y\", which holds its previous value in one or more paths through the always construct" {  } { { "bounce.v" "" { Text "/home/mustafa/Desktop/bounce/bounce.v" 93 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1522466590461 "|bounce"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "color bounce.v(93) " "Verilog HDL Always Construct warning at bounce.v(93): inferring latch(es) for variable \"color\", which holds its previous value in one or more paths through the always construct" {  } { { "bounce.v" "" { Text "/home/mustafa/Desktop/bounce/bounce.v" 93 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1522466590461 "|bounce"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "writeEn bounce.v(93) " "Verilog HDL Always Construct warning at bounce.v(93): inferring latch(es) for variable \"writeEn\", which holds its previous value in one or more paths through the always construct" {  } { { "bounce.v" "" { Text "/home/mustafa/Desktop/bounce/bounce.v" 93 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1522466590461 "|bounce"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDG bounce.v(26) " "Output port \"LEDG\" at bounce.v(26) has no driver" {  } { { "bounce.v" "" { Text "/home/mustafa/Desktop/bounce/bounce.v" 26 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1522466590462 "|bounce"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writeEn bounce.v(100) " "Inferred latch for \"writeEn\" at bounce.v(100)" {  } { { "bounce.v" "" { Text "/home/mustafa/Desktop/bounce/bounce.v" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1522466590463 "|bounce"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "color\[0\] bounce.v(100) " "Inferred latch for \"color\[0\]\" at bounce.v(100)" {  } { { "bounce.v" "" { Text "/home/mustafa/Desktop/bounce/bounce.v" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1522466590463 "|bounce"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "color\[1\] bounce.v(100) " "Inferred latch for \"color\[1\]\" at bounce.v(100)" {  } { { "bounce.v" "" { Text "/home/mustafa/Desktop/bounce/bounce.v" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1522466590463 "|bounce"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "color\[2\] bounce.v(100) " "Inferred latch for \"color\[2\]\" at bounce.v(100)" {  } { { "bounce.v" "" { Text "/home/mustafa/Desktop/bounce/bounce.v" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1522466590463 "|bounce"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[0\] bounce.v(100) " "Inferred latch for \"y\[0\]\" at bounce.v(100)" {  } { { "bounce.v" "" { Text "/home/mustafa/Desktop/bounce/bounce.v" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1522466590463 "|bounce"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[1\] bounce.v(100) " "Inferred latch for \"y\[1\]\" at bounce.v(100)" {  } { { "bounce.v" "" { Text "/home/mustafa/Desktop/bounce/bounce.v" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1522466590463 "|bounce"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[2\] bounce.v(100) " "Inferred latch for \"y\[2\]\" at bounce.v(100)" {  } { { "bounce.v" "" { Text "/home/mustafa/Desktop/bounce/bounce.v" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1522466590463 "|bounce"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[3\] bounce.v(100) " "Inferred latch for \"y\[3\]\" at bounce.v(100)" {  } { { "bounce.v" "" { Text "/home/mustafa/Desktop/bounce/bounce.v" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1522466590463 "|bounce"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[4\] bounce.v(100) " "Inferred latch for \"y\[4\]\" at bounce.v(100)" {  } { { "bounce.v" "" { Text "/home/mustafa/Desktop/bounce/bounce.v" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1522466590463 "|bounce"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[5\] bounce.v(100) " "Inferred latch for \"y\[5\]\" at bounce.v(100)" {  } { { "bounce.v" "" { Text "/home/mustafa/Desktop/bounce/bounce.v" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1522466590463 "|bounce"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[6\] bounce.v(100) " "Inferred latch for \"y\[6\]\" at bounce.v(100)" {  } { { "bounce.v" "" { Text "/home/mustafa/Desktop/bounce/bounce.v" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1522466590463 "|bounce"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[0\] bounce.v(100) " "Inferred latch for \"x\[0\]\" at bounce.v(100)" {  } { { "bounce.v" "" { Text "/home/mustafa/Desktop/bounce/bounce.v" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1522466590463 "|bounce"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[1\] bounce.v(100) " "Inferred latch for \"x\[1\]\" at bounce.v(100)" {  } { { "bounce.v" "" { Text "/home/mustafa/Desktop/bounce/bounce.v" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1522466590463 "|bounce"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[2\] bounce.v(100) " "Inferred latch for \"x\[2\]\" at bounce.v(100)" {  } { { "bounce.v" "" { Text "/home/mustafa/Desktop/bounce/bounce.v" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1522466590463 "|bounce"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[3\] bounce.v(100) " "Inferred latch for \"x\[3\]\" at bounce.v(100)" {  } { { "bounce.v" "" { Text "/home/mustafa/Desktop/bounce/bounce.v" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1522466590463 "|bounce"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[4\] bounce.v(100) " "Inferred latch for \"x\[4\]\" at bounce.v(100)" {  } { { "bounce.v" "" { Text "/home/mustafa/Desktop/bounce/bounce.v" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1522466590463 "|bounce"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[5\] bounce.v(100) " "Inferred latch for \"x\[5\]\" at bounce.v(100)" {  } { { "bounce.v" "" { Text "/home/mustafa/Desktop/bounce/bounce.v" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1522466590463 "|bounce"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[6\] bounce.v(100) " "Inferred latch for \"x\[6\]\" at bounce.v(100)" {  } { { "bounce.v" "" { Text "/home/mustafa/Desktop/bounce/bounce.v" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1522466590463 "|bounce"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_adapter vga_adapter:VGA " "Elaborating entity \"vga_adapter\" for hierarchy \"vga_adapter:VGA\"" {  } { { "bounce.v" "VGA" { Text "/home/mustafa/Desktop/bounce/bounce.v" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522466590471 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_address_translator vga_adapter:VGA\|vga_address_translator:user_input_translator " "Elaborating entity \"vga_address_translator\" for hierarchy \"vga_adapter:VGA\|vga_address_translator:user_input_translator\"" {  } { { "vga_adapter/vga_adapter.v" "user_input_translator" { Text "/home/mustafa/Desktop/bounce/vga_adapter/vga_adapter.v" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522466590473 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram vga_adapter:VGA\|altsyncram:VideoMemory " "Elaborating entity \"altsyncram\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\"" {  } { { "vga_adapter/vga_adapter.v" "VideoMemory" { Text "/home/mustafa/Desktop/bounce/vga_adapter/vga_adapter.v" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522466590504 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_adapter:VGA\|altsyncram:VideoMemory " "Elaborated megafunction instantiation \"vga_adapter:VGA\|altsyncram:VideoMemory\"" {  } { { "vga_adapter/vga_adapter.v" "" { Text "/home/mustafa/Desktop/bounce/vga_adapter/vga_adapter.v" 213 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522466590504 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_adapter:VGA\|altsyncram:VideoMemory " "Instantiated megafunction \"vga_adapter:VGA\|altsyncram:VideoMemory\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 3 " "Parameter \"WIDTH_A\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522466590505 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 3 " "Parameter \"WIDTH_B\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522466590505 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INTENDED_DEVICE_FAMILY Cyclone II " "Parameter \"INTENDED_DEVICE_FAMILY\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522466590505 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522466590505 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 15 " "Parameter \"WIDTHAD_A\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522466590505 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 19200 " "Parameter \"NUMWORDS_A\" = \"19200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522466590505 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 15 " "Parameter \"WIDTHAD_B\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522466590505 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 19200 " "Parameter \"NUMWORDS_B\" = \"19200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522466590505 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B CLOCK1 " "Parameter \"OUTDATA_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522466590505 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522466590505 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_INPUT_A BYPASS " "Parameter \"CLOCK_ENABLE_INPUT_A\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522466590505 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_INPUT_B BYPASS " "Parameter \"CLOCK_ENABLE_INPUT_B\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522466590505 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_OUTPUT_B BYPASS " "Parameter \"CLOCK_ENABLE_OUTPUT_B\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522466590505 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_UNINITIALIZED FALSE " "Parameter \"POWER_UP_UNINITIALIZED\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522466590505 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE black.mif " "Parameter \"INIT_FILE\" = \"black.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522466590505 ""}  } { { "vga_adapter/vga_adapter.v" "" { Text "/home/mustafa/Desktop/bounce/vga_adapter/vga_adapter.v" 213 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1522466590505 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_60g1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_60g1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_60g1 " "Found entity 1: altsyncram_60g1" {  } { { "db/altsyncram_60g1.tdf" "" { Text "/home/mustafa/Desktop/bounce/db/altsyncram_60g1.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522466590536 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522466590536 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_60g1 vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_60g1:auto_generated " "Elaborating entity \"altsyncram_60g1\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_60g1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/mustafa/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522466590536 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_lsa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_lsa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_lsa " "Found entity 1: decode_lsa" {  } { { "db/decode_lsa.tdf" "" { Text "/home/mustafa/Desktop/bounce/db/decode_lsa.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522466590563 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522466590563 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_lsa vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_60g1:auto_generated\|decode_lsa:decode2 " "Elaborating entity \"decode_lsa\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_60g1:auto_generated\|decode_lsa:decode2\"" {  } { { "db/altsyncram_60g1.tdf" "decode2" { Text "/home/mustafa/Desktop/bounce/db/altsyncram_60g1.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522466590563 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_e8a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_e8a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_e8a " "Found entity 1: decode_e8a" {  } { { "db/decode_e8a.tdf" "" { Text "/home/mustafa/Desktop/bounce/db/decode_e8a.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522466590590 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522466590590 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_e8a vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_60g1:auto_generated\|decode_e8a:rden_decode_b " "Elaborating entity \"decode_e8a\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_60g1:auto_generated\|decode_e8a:rden_decode_b\"" {  } { { "db/altsyncram_60g1.tdf" "rden_decode_b" { Text "/home/mustafa/Desktop/bounce/db/altsyncram_60g1.tdf" 47 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522466590590 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_0nb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_0nb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_0nb " "Found entity 1: mux_0nb" {  } { { "db/mux_0nb.tdf" "" { Text "/home/mustafa/Desktop/bounce/db/mux_0nb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1522466590616 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522466590616 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_0nb vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_60g1:auto_generated\|mux_0nb:mux3 " "Elaborating entity \"mux_0nb\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_60g1:auto_generated\|mux_0nb:mux3\"" {  } { { "db/altsyncram_60g1.tdf" "mux3" { Text "/home/mustafa/Desktop/bounce/db/altsyncram_60g1.tdf" 49 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522466590617 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_pll vga_adapter:VGA\|vga_pll:mypll " "Elaborating entity \"vga_pll\" for hierarchy \"vga_adapter:VGA\|vga_pll:mypll\"" {  } { { "vga_adapter/vga_adapter.v" "mypll" { Text "/home/mustafa/Desktop/bounce/vga_adapter/vga_adapter.v" 231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522466590618 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\"" {  } { { "vga_adapter/vga_pll.v" "altpll_component" { Text "/home/mustafa/Desktop/bounce/vga_adapter/vga_pll.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522466590635 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component " "Elaborated megafunction instantiation \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\"" {  } { { "vga_adapter/vga_pll.v" "" { Text "/home/mustafa/Desktop/bounce/vga_adapter/vga_pll.v" 53 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522466590637 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component " "Instantiated megafunction \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522466590637 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522466590637 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522466590637 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type FAST " "Parameter \"pll_type\" = \"FAST\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522466590637 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522466590637 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "primary_clock INCLK0 " "Parameter \"primary_clock\" = \"INCLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522466590637 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522466590637 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522466590637 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522466590637 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522466590637 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1522466590637 ""}  } { { "vga_adapter/vga_pll.v" "" { Text "/home/mustafa/Desktop/bounce/vga_adapter/vga_pll.v" 53 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1522466590637 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_controller vga_adapter:VGA\|vga_controller:controller " "Elaborating entity \"vga_controller\" for hierarchy \"vga_adapter:VGA\|vga_controller:controller\"" {  } { { "vga_adapter/vga_adapter.v" "controller" { Text "/home/mustafa/Desktop/bounce/vga_adapter/vga_adapter.v" 252 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522466590638 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rate_divider rate_divider:bee0_rd " "Elaborating entity \"rate_divider\" for hierarchy \"rate_divider:bee0_rd\"" {  } { { "bounce.v" "bee0_rd" { Text "/home/mustafa/Desktop/bounce/bounce.v" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522466590640 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 modules.v(164) " "Verilog HDL assignment warning at modules.v(164): truncated value with size 32 to match size of target (1)" {  } { { "modules.v" "" { Text "/home/mustafa/Desktop/bounce/modules.v" 164 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1522466590640 "|bounce|rate_divider:bee0_rd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 28 modules.v(171) " "Verilog HDL assignment warning at modules.v(171): truncated value with size 32 to match size of target (28)" {  } { { "modules.v" "" { Text "/home/mustafa/Desktop/bounce/modules.v" 171 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1522466590640 "|bounce|rate_divider:bee0_rd"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "boingboing boingboing:bee0_boing " "Elaborating entity \"boingboing\" for hierarchy \"boingboing:bee0_boing\"" {  } { { "bounce.v" "bee0_boing" { Text "/home/mustafa/Desktop/bounce/bounce.v" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522466590641 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath datapath:bee0_data " "Elaborating entity \"datapath\" for hierarchy \"datapath:bee0_data\"" {  } { { "bounce.v" "bee0_data" { Text "/home/mustafa/Desktop/bounce/bounce.v" 161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522466590642 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 modules.v(59) " "Verilog HDL assignment warning at modules.v(59): truncated value with size 32 to match size of target (7)" {  } { { "modules.v" "" { Text "/home/mustafa/Desktop/bounce/modules.v" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1522466590642 "|bounce|datapath:bee0_data"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 modules.v(61) " "Verilog HDL assignment warning at modules.v(61): truncated value with size 32 to match size of target (7)" {  } { { "modules.v" "" { Text "/home/mustafa/Desktop/bounce/modules.v" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1522466590642 "|bounce|datapath:bee0_data"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 modules.v(63) " "Verilog HDL assignment warning at modules.v(63): truncated value with size 32 to match size of target (7)" {  } { { "modules.v" "" { Text "/home/mustafa/Desktop/bounce/modules.v" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1522466590642 "|bounce|datapath:bee0_data"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 modules.v(65) " "Verilog HDL assignment warning at modules.v(65): truncated value with size 32 to match size of target (7)" {  } { { "modules.v" "" { Text "/home/mustafa/Desktop/bounce/modules.v" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1522466590642 "|bounce|datapath:bee0_data"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control control:bee0_control " "Elaborating entity \"control\" for hierarchy \"control:bee0_control\"" {  } { { "bounce.v" "bee0_control" { Text "/home/mustafa/Desktop/bounce/bounce.v" 176 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522466590643 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "modules.v(140) " "Verilog HDL Case Statement warning at modules.v(140): incomplete case statement has no default case item" {  } { { "modules.v" "" { Text "/home/mustafa/Desktop/bounce/modules.v" 140 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1522466590643 "|bounce|control:bee0_control"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "modules.v(140) " "Verilog HDL Case Statement information at modules.v(140): all case item expressions in this case statement are onehot" {  } { { "modules.v" "" { Text "/home/mustafa/Desktop/bounce/modules.v" 140 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1522466590643 "|bounce|control:bee0_control"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1522466590995 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "y\[3\] " "Latch y\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:bee0_data\|writeEn " "Ports D and ENA on the latch are fed by the same signal datapath:bee0_data\|writeEn" {  } { { "modules.v" "" { Text "/home/mustafa/Desktop/bounce/modules.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1522466591005 ""}  } { { "bounce.v" "" { Text "/home/mustafa/Desktop/bounce/bounce.v" 100 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1522466591005 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "y\[4\] " "Latch y\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:bee0_data\|writeEn " "Ports D and ENA on the latch are fed by the same signal datapath:bee0_data\|writeEn" {  } { { "modules.v" "" { Text "/home/mustafa/Desktop/bounce/modules.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1522466591005 ""}  } { { "bounce.v" "" { Text "/home/mustafa/Desktop/bounce/bounce.v" 100 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1522466591005 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "y\[5\] " "Latch y\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:bee0_data\|writeEn " "Ports D and ENA on the latch are fed by the same signal datapath:bee0_data\|writeEn" {  } { { "modules.v" "" { Text "/home/mustafa/Desktop/bounce/modules.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1522466591005 ""}  } { { "bounce.v" "" { Text "/home/mustafa/Desktop/bounce/bounce.v" 100 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1522466591005 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "y\[6\] " "Latch y\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:bee0_data\|writeEn " "Ports D and ENA on the latch are fed by the same signal datapath:bee0_data\|writeEn" {  } { { "modules.v" "" { Text "/home/mustafa/Desktop/bounce/modules.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1522466591005 ""}  } { { "bounce.v" "" { Text "/home/mustafa/Desktop/bounce/bounce.v" 100 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1522466591005 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "y\[2\] " "Latch y\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:bee0_data\|writeEn " "Ports D and ENA on the latch are fed by the same signal datapath:bee0_data\|writeEn" {  } { { "modules.v" "" { Text "/home/mustafa/Desktop/bounce/modules.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1522466591005 ""}  } { { "bounce.v" "" { Text "/home/mustafa/Desktop/bounce/bounce.v" 100 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1522466591005 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "y\[1\] " "Latch y\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:bee0_data\|writeEn " "Ports D and ENA on the latch are fed by the same signal datapath:bee0_data\|writeEn" {  } { { "modules.v" "" { Text "/home/mustafa/Desktop/bounce/modules.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1522466591005 ""}  } { { "bounce.v" "" { Text "/home/mustafa/Desktop/bounce/bounce.v" 100 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1522466591005 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "y\[0\] " "Latch y\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:bee0_data\|writeEn " "Ports D and ENA on the latch are fed by the same signal datapath:bee0_data\|writeEn" {  } { { "modules.v" "" { Text "/home/mustafa/Desktop/bounce/modules.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1522466591005 ""}  } { { "bounce.v" "" { Text "/home/mustafa/Desktop/bounce/bounce.v" 100 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1522466591005 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "x\[6\] " "Latch x\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:bee0_data\|writeEn " "Ports D and ENA on the latch are fed by the same signal datapath:bee0_data\|writeEn" {  } { { "modules.v" "" { Text "/home/mustafa/Desktop/bounce/modules.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1522466591005 ""}  } { { "bounce.v" "" { Text "/home/mustafa/Desktop/bounce/bounce.v" 100 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1522466591005 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "x\[5\] " "Latch x\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:bee0_data\|writeEn " "Ports D and ENA on the latch are fed by the same signal datapath:bee0_data\|writeEn" {  } { { "modules.v" "" { Text "/home/mustafa/Desktop/bounce/modules.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1522466591005 ""}  } { { "bounce.v" "" { Text "/home/mustafa/Desktop/bounce/bounce.v" 100 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1522466591005 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "color\[2\] " "Latch color\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:bee0_data\|writeEn " "Ports D and ENA on the latch are fed by the same signal datapath:bee0_data\|writeEn" {  } { { "modules.v" "" { Text "/home/mustafa/Desktop/bounce/modules.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1522466591005 ""}  } { { "bounce.v" "" { Text "/home/mustafa/Desktop/bounce/bounce.v" 100 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1522466591005 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "x\[0\] " "Latch x\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:bee0_data\|writeEn " "Ports D and ENA on the latch are fed by the same signal datapath:bee0_data\|writeEn" {  } { { "modules.v" "" { Text "/home/mustafa/Desktop/bounce/modules.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1522466591005 ""}  } { { "bounce.v" "" { Text "/home/mustafa/Desktop/bounce/bounce.v" 100 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1522466591005 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "x\[1\] " "Latch x\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:bee0_data\|writeEn " "Ports D and ENA on the latch are fed by the same signal datapath:bee0_data\|writeEn" {  } { { "modules.v" "" { Text "/home/mustafa/Desktop/bounce/modules.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1522466591005 ""}  } { { "bounce.v" "" { Text "/home/mustafa/Desktop/bounce/bounce.v" 100 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1522466591005 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "x\[2\] " "Latch x\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:bee0_data\|writeEn " "Ports D and ENA on the latch are fed by the same signal datapath:bee0_data\|writeEn" {  } { { "modules.v" "" { Text "/home/mustafa/Desktop/bounce/modules.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1522466591005 ""}  } { { "bounce.v" "" { Text "/home/mustafa/Desktop/bounce/bounce.v" 100 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1522466591005 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "x\[3\] " "Latch x\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:bee0_data\|writeEn " "Ports D and ENA on the latch are fed by the same signal datapath:bee0_data\|writeEn" {  } { { "modules.v" "" { Text "/home/mustafa/Desktop/bounce/modules.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1522466591005 ""}  } { { "bounce.v" "" { Text "/home/mustafa/Desktop/bounce/bounce.v" 100 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1522466591005 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "x\[4\] " "Latch x\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:bee0_data\|writeEn " "Ports D and ENA on the latch are fed by the same signal datapath:bee0_data\|writeEn" {  } { { "modules.v" "" { Text "/home/mustafa/Desktop/bounce/modules.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1522466591005 ""}  } { { "bounce.v" "" { Text "/home/mustafa/Desktop/bounce/bounce.v" 100 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1522466591005 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "color\[1\] " "Latch color\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath:bee0_data\|writeEn " "Ports D and ENA on the latch are fed by the same signal datapath:bee0_data\|writeEn" {  } { { "modules.v" "" { Text "/home/mustafa/Desktop/bounce/modules.v" 16 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1522466591005 ""}  } { { "bounce.v" "" { Text "/home/mustafa/Desktop/bounce/bounce.v" 100 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1522466591005 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[17\] GND " "Pin \"LEDR\[17\]\" is stuck at GND" {  } { { "bounce.v" "" { Text "/home/mustafa/Desktop/bounce/bounce.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522466591063 "|bounce|LEDR[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[0\] GND " "Pin \"LEDG\[0\]\" is stuck at GND" {  } { { "bounce.v" "" { Text "/home/mustafa/Desktop/bounce/bounce.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522466591063 "|bounce|LEDG[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[1\] GND " "Pin \"LEDG\[1\]\" is stuck at GND" {  } { { "bounce.v" "" { Text "/home/mustafa/Desktop/bounce/bounce.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522466591063 "|bounce|LEDG[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[2\] GND " "Pin \"LEDG\[2\]\" is stuck at GND" {  } { { "bounce.v" "" { Text "/home/mustafa/Desktop/bounce/bounce.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522466591063 "|bounce|LEDG[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[3\] GND " "Pin \"LEDG\[3\]\" is stuck at GND" {  } { { "bounce.v" "" { Text "/home/mustafa/Desktop/bounce/bounce.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522466591063 "|bounce|LEDG[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[4\] GND " "Pin \"LEDG\[4\]\" is stuck at GND" {  } { { "bounce.v" "" { Text "/home/mustafa/Desktop/bounce/bounce.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522466591063 "|bounce|LEDG[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[5\] GND " "Pin \"LEDG\[5\]\" is stuck at GND" {  } { { "bounce.v" "" { Text "/home/mustafa/Desktop/bounce/bounce.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522466591063 "|bounce|LEDG[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[6\] GND " "Pin \"LEDG\[6\]\" is stuck at GND" {  } { { "bounce.v" "" { Text "/home/mustafa/Desktop/bounce/bounce.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522466591063 "|bounce|LEDG[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[7\] GND " "Pin \"LEDG\[7\]\" is stuck at GND" {  } { { "bounce.v" "" { Text "/home/mustafa/Desktop/bounce/bounce.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522466591063 "|bounce|LEDG[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_N VCC " "Pin \"VGA_SYNC_N\" is stuck at VCC" {  } { { "bounce.v" "" { Text "/home/mustafa/Desktop/bounce/bounce.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1522466591063 "|bounce|VGA_SYNC_N"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1522466591063 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1522466591106 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "4 " "4 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1522466591366 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/mustafa/Desktop/bounce/output_files/bounce.map.smsg " "Generated suppressed messages file /home/mustafa/Desktop/bounce/output_files/bounce.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1522466591393 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1522466591521 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1522466591521 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "4 " "Design contains 4 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "bounce.v" "" { Text "/home/mustafa/Desktop/bounce/bounce.v" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1522466591582 "|bounce|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "bounce.v" "" { Text "/home/mustafa/Desktop/bounce/bounce.v" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1522466591582 "|bounce|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "bounce.v" "" { Text "/home/mustafa/Desktop/bounce/bounce.v" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1522466591582 "|bounce|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "bounce.v" "" { Text "/home/mustafa/Desktop/bounce/bounce.v" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1522466591582 "|bounce|KEY[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1522466591582 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "501 " "Implemented 501 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "23 " "Implemented 23 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1522466591582 ""} { "Info" "ICUT_CUT_TM_OPINS" "61 " "Implemented 61 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1522466591582 ""} { "Info" "ICUT_CUT_TM_LCELLS" "407 " "Implemented 407 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1522466591582 ""} { "Info" "ICUT_CUT_TM_RAMS" "9 " "Implemented 9 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1522466591582 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1522466591582 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1522466591582 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 64 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 64 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1018 " "Peak virtual memory: 1018 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1522466591594 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 30 23:23:11 2018 " "Processing ended: Fri Mar 30 23:23:11 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1522466591594 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1522466591594 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1522466591594 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1522466591594 ""}
