
//input ports
add mapped point RESETB RESETB
add mapped point LOAD LOAD
add mapped point VCO_DIV_SEL[1] VCO_DIV_SEL[1]
add mapped point VCO_DIV_SEL[0] VCO_DIV_SEL[0]
add mapped point EN_VCO EN_VCO
add mapped point CLK_KILL CLK_KILL
add mapped point VDD VDD
add mapped point VSS VSS

//output ports
add mapped point AC_STRESS_CLK AC_STRESS_CLK
add mapped point PAD_OUT PAD_OUT

//inout ports




//Sequential Pins
add mapped point CTRL_OUT[1]/q CTRL_OUT_reg[1]/Q 
add mapped point CTRL_OUT[3]/q CTRL_OUT_reg[3]/Q 
add mapped point CTRL_OUT[2]/q CTRL_OUT_reg[2]/Q 
add mapped point freq_div_12b/DIV_OUT[11]/q freq_div_12b_DIV_OUT_reg[11]/Q 
add mapped point freq_div_12b/DIV_OUT[10]/q freq_div_12b_DIV_OUT_reg[10]/Q 
add mapped point freq_div_12b/DIV_OUT[9]/q freq_div_12b_DIV_OUT_reg[9]/Q 
add mapped point freq_div_12b/DIV_OUT[8]/q freq_div_12b_DIV_OUT_reg[8]/Q 
add mapped point freq_div_12b/DIV_OUT[7]/q freq_div_12b_DIV_OUT_reg[7]/Q 
add mapped point freq_div_12b/DIV_OUT[6]/q freq_div_12b_DIV_OUT_reg[6]/Q 
add mapped point freq_div_12b/DIV_OUT[5]/q freq_div_12b_DIV_OUT_reg[5]/Q 
add mapped point freq_div_12b/DIV_OUT[4]/q freq_div_12b_DIV_OUT_reg[4]/Q 
add mapped point freq_div_12b/DIV_OUT[3]/q freq_div_12b_DIV_OUT_reg[3]/Q 
add mapped point freq_div_12b/DIV_OUT[2]/q freq_div_12b_DIV_OUT_reg[2]/Q 
add mapped point freq_div_3b/DIV_OUT[2]/q freq_div_3b_DIV_OUT_reg[2]/Q 
add mapped point freq_div_3b/DIV_OUT[1]/q freq_div_3b_DIV_OUT_reg[1]/Q 
add mapped point freq_div_12b/DIV_OUT[1]/q freq_div_12b_DIV_OUT_reg[1]/Q 
add mapped point freq_div_3b/DIV_OUT[0]/q freq_div_3b_DIV_OUT_reg[0]/Q 
add mapped point freq_div_12b/DIV_OUT[0]/q freq_div_12b_DIV_OUT_reg[0]/Q 
add mapped point CTRL_OUT[0]/q CTRL_OUT_reg[0]/Q 



//Black Boxes



//Empty Modules as Blackboxes
