#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2009.vpi";
S_000001f82829e4d0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_000001f82829ed40 .scope module, "flopr" "flopr" 3 85;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 8 "d";
    .port_info 3 /OUTPUT 8 "q";
P_000001f828285ab0 .param/l "WIDTH" 0 3 85, +C4<00000000000000000000000000001000>;
o000001f828320088 .functor BUFZ 1, C4<z>; HiZ drive
v000001f8282986d0_0 .net "clk", 0 0, o000001f828320088;  0 drivers
o000001f8283200b8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v000001f828298950_0 .net "d", 7 0, o000001f8283200b8;  0 drivers
v000001f828298090_0 .var "q", 7 0;
o000001f828320118 .functor BUFZ 1, C4<z>; HiZ drive
v000001f828299030_0 .net "reset", 0 0, o000001f828320118;  0 drivers
E_000001f8282856b0 .event posedge, v000001f828299030_0, v000001f8282986d0_0;
S_000001f828290ba0 .scope module, "testbench" "testbench" 4 4;
 .timescale 0 0;
v000001f828371400_0 .net "DataAdr", 31 0, L_000001f8282824d0;  1 drivers
v000001f828371ae0_0 .net "MemWrite", 0 0, L_000001f828281d60;  1 drivers
v000001f828371ea0_0 .net "WriteData", 31 0, L_000001f828282540;  1 drivers
v000001f8283714a0_0 .var "clk", 0 0;
v000001f828372e40_0 .var "reset", 0 0;
E_000001f8282857f0 .event negedge, v000001f828299350_0;
S_000001f82831eaa0 .scope module, "dut" "top" 4 12, 4 66 0, S_000001f828290ba0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 32 "WriteData";
    .port_info 3 /OUTPUT 32 "DataAdr";
    .port_info 4 /OUTPUT 1 "MemWrite";
v000001f8283723a0_0 .net "DataAdr", 31 0, L_000001f8282824d0;  alias, 1 drivers
v000001f8283729e0_0 .net "Instr", 31 0, L_000001f8282825b0;  1 drivers
v000001f828371360_0 .net "MemWrite", 0 0, L_000001f828281d60;  alias, 1 drivers
v000001f828372bc0_0 .net "PC", 31 0, L_000001f828282930;  1 drivers
v000001f828372ee0_0 .net "ReadData", 31 0, L_000001f828282070;  1 drivers
v000001f828371a40_0 .net "WriteData", 31 0, L_000001f828282540;  alias, 1 drivers
v000001f828372940_0 .net "clk", 0 0, v000001f8283714a0_0;  1 drivers
v000001f8283715e0_0 .net "reset", 0 0, v000001f828372e40_0;  1 drivers
S_000001f82831ec30 .scope module, "dmem" "dmem" 4 79, 4 94 0, S_000001f82831eaa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /INPUT 32 "a";
    .port_info 3 /INPUT 32 "wd";
    .port_info 4 /OUTPUT 32 "rd";
L_000001f828282070 .functor BUFZ 32, L_000001f8283cb2f0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001f8282988b0 .array "RAM", 0 63, 31 0;
v000001f828297cd0_0 .net *"_ivl_0", 31 0, L_000001f8283cb2f0;  1 drivers
v000001f8282989f0_0 .net *"_ivl_3", 29 0, L_000001f8283cc6f0;  1 drivers
v000001f828297d70_0 .net "a", 31 0, L_000001f8282824d0;  alias, 1 drivers
v000001f828299350_0 .net "clk", 0 0, v000001f8283714a0_0;  alias, 1 drivers
v000001f8282984f0_0 .net "rd", 31 0, L_000001f828282070;  alias, 1 drivers
v000001f828298b30_0 .net "wd", 31 0, L_000001f828282540;  alias, 1 drivers
v000001f828297910_0 .net "we", 0 0, L_000001f828281d60;  alias, 1 drivers
E_000001f8282851f0 .event posedge, v000001f828299350_0;
L_000001f8283cb2f0 .array/port v000001f8282988b0, L_000001f8283cc6f0;
L_000001f8283cc6f0 .part L_000001f8282824d0, 2, 30;
S_000001f8282304c0 .scope module, "imem" "imem" 4 78, 4 83 0, S_000001f82831eaa0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /OUTPUT 32 "rd";
L_000001f8282825b0 .functor BUFZ 32, L_000001f8283cb570, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001f828297a50 .array "RAM", 0 63, 31 0;
v000001f8282983b0_0 .net *"_ivl_0", 31 0, L_000001f8283cb570;  1 drivers
v000001f828297730_0 .net *"_ivl_3", 29 0, L_000001f8283cc650;  1 drivers
v000001f828298ef0_0 .net "a", 31 0, L_000001f828282930;  alias, 1 drivers
v000001f8282977d0_0 .net "rd", 31 0, L_000001f8282825b0;  alias, 1 drivers
L_000001f8283cb570 .array/port v000001f828297a50, L_000001f8283cc650;
L_000001f8283cc650 .part L_000001f828282930, 2, 30;
S_000001f828230650 .scope module, "rvpipe" "riscvpipeline" 4 75, 5 9 0, S_000001f82831eaa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 32 "PC";
    .port_info 3 /INPUT 32 "Instr";
    .port_info 4 /OUTPUT 1 "MemWrite";
    .port_info 5 /OUTPUT 32 "DataAdr";
    .port_info 6 /OUTPUT 32 "WriteData";
    .port_info 7 /INPUT 32 "ReadData";
P_000001f828285270 .param/l "NOP" 1 5 24, C4<00000000000000000000000000010011>;
L_000001f828282930 .functor BUFZ 32, v000001f828370c50_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001f828282a10 .functor AND 1, v000001f82836a4b0_0, L_000001f8283cb250, C4<1>, C4<1>;
L_000001f828281ba0 .functor OR 1, L_000001f828282a10, v000001f82836a7d0_0, C4<0>, C4<0>;
L_000001f8282820e0 .functor BUFZ 32, L_000001f8283cc1f0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001f8282824d0 .functor BUFZ 32, v000001f828369b50_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001f828282540 .functor BUFZ 32, v000001f828370d90_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001f828281d60 .functor BUFZ 1, v000001f828370390_0, C4<0>, C4<0>, C4<0>;
v000001f828369830_0 .net "ALUControlD", 4 0, v000001f828298d10_0;  1 drivers
v000001f82836af50_0 .var "ALUControlE", 4 0;
v000001f82836a230_0 .net "ALUResultE", 31 0, v000001f828298450_0;  1 drivers
v000001f828369b50_0 .var "ALUResultM", 31 0;
v000001f828369ab0_0 .var "ALUResultW", 31 0;
v000001f828369d30_0 .net "ALUSrcB", 31 0, L_000001f8283cb610;  1 drivers
v000001f828369a10_0 .net "ALUSrcD", 0 0, L_000001f828372120;  1 drivers
v000001f82836aff0_0 .var "ALUSrcE", 0 0;
v000001f828369510_0 .net "BranchD", 0 0, L_000001f8283717c0;  1 drivers
v000001f82836a4b0_0 .var "BranchE", 0 0;
v000001f828369dd0_0 .net "DataAdr", 31 0, L_000001f8282824d0;  alias, 1 drivers
v000001f828369e70_0 .net "FlushD", 0 0, L_000001f828282770;  1 drivers
v000001f8283695b0_0 .net "FlushE", 0 0, L_000001f828281f20;  1 drivers
v000001f828369970_0 .net "ForwardAE", 1 0, v000001f828366e90_0;  1 drivers
v000001f82836a050_0 .net "ForwardBE", 1 0, v000001f828365450_0;  1 drivers
v000001f82836a0f0_0 .net "ImmExtD", 31 0, L_000001f8283cbf70;  1 drivers
v000001f82836a190_0 .var "ImmExtE", 31 0;
v000001f82836a370_0 .net "ImmSrcD", 1 0, L_000001f828372080;  1 drivers
v000001f82836a550_0 .net "Instr", 31 0, L_000001f8282825b0;  alias, 1 drivers
v000001f82836a5f0_0 .var "InstrD", 31 0;
v000001f82836a730_0 .net "JumpD", 0 0, L_000001f828371180;  1 drivers
v000001f82836a7d0_0 .var "JumpE", 0 0;
v000001f828370cf0_0 .net "MemReadE", 0 0, L_000001f8283cb9d0;  1 drivers
v000001f82836fcb0_0 .net "MemWrite", 0 0, L_000001f828281d60;  alias, 1 drivers
v000001f82836ffd0_0 .net "MemWriteD", 0 0, L_000001f828371e00;  1 drivers
v000001f828370bb0_0 .var "MemWriteE", 0 0;
v000001f828370390_0 .var "MemWriteM", 0 0;
v000001f82836fd50_0 .net "PC", 31 0, L_000001f828282930;  alias, 1 drivers
v000001f82836f530_0 .var "PCD", 31 0;
v000001f82836f350_0 .var "PCE", 31 0;
v000001f828370c50_0 .var "PCF", 31 0;
v000001f828370ed0_0 .net "PCNextF", 31 0, L_000001f828372a80;  1 drivers
v000001f828370930_0 .var "PCPlus4D", 31 0;
v000001f828370430_0 .var "PCPlus4E", 31 0;
v000001f82836fad0_0 .net "PCPlus4F", 31 0, L_000001f828371540;  1 drivers
v000001f82836f210_0 .var "PCPlus4M", 31 0;
v000001f82836f2b0_0 .var "PCPlus4W", 31 0;
v000001f82836f3f0_0 .net "PCSrcE", 0 0, L_000001f828281ba0;  1 drivers
v000001f82836f490_0 .net "PCTargetE", 31 0, L_000001f8283ccab0;  1 drivers
v000001f82836f5d0_0 .net "ReadData", 31 0, L_000001f828282070;  alias, 1 drivers
v000001f82836fa30_0 .net "ReadData1D", 31 0, L_000001f828371900;  1 drivers
v000001f828370890_0 .var "ReadData1E", 31 0;
v000001f82836f670_0 .net "ReadData2D", 31 0, L_000001f828371d60;  1 drivers
v000001f828370070_0 .var "ReadData2E", 31 0;
v000001f82836fdf0_0 .var "ReadDataW", 31 0;
v000001f82836fb70_0 .net "RegWriteD", 0 0, L_000001f828372b20;  1 drivers
v000001f8283702f0_0 .var "RegWriteE", 0 0;
v000001f8283709d0_0 .var "RegWriteM", 0 0;
v000001f82836f710_0 .var "RegWriteW", 0 0;
v000001f82836f7b0_0 .net "ResultSrcD", 1 0, L_000001f828371f40;  1 drivers
v000001f82836f8f0_0 .var "ResultSrcE", 1 0;
v000001f828370b10_0 .var "ResultSrcM", 1 0;
v000001f82836f850_0 .var "ResultSrcW", 1 0;
v000001f828370110_0 .net "ResultW", 31 0, L_000001f8283cc3d0;  1 drivers
v000001f82836fe90_0 .net "SrcAE", 31 0, L_000001f8283cbcf0;  1 drivers
v000001f82836fc10_0 .net "SrcBE", 31 0, L_000001f8283cc1f0;  1 drivers
v000001f82836ff30_0 .net "StallD", 0 0, L_000001f828281eb0;  1 drivers
v000001f828370a70_0 .net "StallF", 0 0, L_000001f828282150;  1 drivers
v000001f82836f990_0 .net "WriteData", 31 0, L_000001f828282540;  alias, 1 drivers
v000001f8283701b0_0 .net "WriteDataE", 31 0, L_000001f8282820e0;  1 drivers
v000001f828370d90_0 .var "WriteDataM", 31 0;
v000001f828370250_0 .net "ZeroE", 0 0, L_000001f8283cb250;  1 drivers
v000001f8283704d0_0 .net *"_ivl_18", 0 0, L_000001f828282a10;  1 drivers
L_000001f828373610 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v000001f828370e30_0 .net/2u *"_ivl_30", 1 0, L_000001f828373610;  1 drivers
v000001f828370570_0 .net "clk", 0 0, v000001f8283714a0_0;  alias, 1 drivers
v000001f828370610_0 .var "cycle_count", 31 0;
v000001f8283706b0_0 .var "instr_retired", 31 0;
v000001f828370750_0 .net "rdD", 4 0, L_000001f828372620;  1 drivers
v000001f8283707f0_0 .var "rdE", 4 0;
v000001f828370f70_0 .var "rdM", 4 0;
v000001f828371010_0 .var "rdW", 4 0;
v000001f82836f170_0 .net "reset", 0 0, v000001f828372e40_0;  alias, 1 drivers
v000001f828371220_0 .net "rs1D", 4 0, L_000001f828371b80;  1 drivers
v000001f828372800_0 .var "rs1E", 4 0;
v000001f8283721c0_0 .net "rs2D", 4 0, L_000001f828372580;  1 drivers
v000001f828371720_0 .var "rs2E", 4 0;
E_000001f828285af0 .event posedge, v000001f82836f170_0, v000001f828299350_0;
L_000001f828371b80 .part v000001f82836a5f0_0, 15, 5;
L_000001f828372580 .part v000001f82836a5f0_0, 20, 5;
L_000001f828372620 .part v000001f82836a5f0_0, 7, 5;
L_000001f828371860 .part v000001f82836a5f0_0, 0, 7;
L_000001f8283726c0 .part v000001f82836a5f0_0, 12, 3;
L_000001f8283712c0 .part v000001f82836a5f0_0, 25, 7;
L_000001f8283ccbf0 .part v000001f82836a5f0_0, 7, 25;
L_000001f8283cb9d0 .cmp/eq 2, v000001f82836f8f0_0, L_000001f828373610;
S_000001f828210490 .scope module, "alu" "alu" 5 206, 3 26 0, S_000001f828230650;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 5 "alucontrol";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
L_000001f8283735c8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001f828297b90_0 .net/2u *"_ivl_0", 31 0, L_000001f8283735c8;  1 drivers
v000001f828297690_0 .net "a", 31 0, L_000001f8283cbcf0;  alias, 1 drivers
v000001f828298f90_0 .net "alucontrol", 4 0, v000001f82836af50_0;  1 drivers
v000001f828298270_0 .net "b", 31 0, L_000001f8283cb610;  alias, 1 drivers
v000001f828298450_0 .var "result", 31 0;
v000001f828297af0_0 .net "zero", 0 0, L_000001f8283cb250;  alias, 1 drivers
E_000001f8282853b0 .event anyedge, v000001f828298f90_0, v000001f828297690_0, v000001f828298270_0, v000001f828298130_0;
L_000001f8283cb250 .cmp/eq 32, v000001f828298450_0, L_000001f8283735c8;
S_000001f828210620 .scope begin, "$unm_blk_8" "$unm_blk_8" 3 32, 3 32 0, S_000001f828210490;
 .timescale 0 0;
v000001f828298130_0 .var "shamt", 4 0;
S_000001f828226410 .scope module, "c" "controller" 5 98, 6 5 0, S_000001f828230650;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "op";
    .port_info 1 /INPUT 3 "funct3";
    .port_info 2 /INPUT 7 "funct7";
    .port_info 3 /OUTPUT 2 "ResultSrc";
    .port_info 4 /OUTPUT 1 "MemWrite";
    .port_info 5 /OUTPUT 1 "ALUSrc";
    .port_info 6 /OUTPUT 1 "RegWrite";
    .port_info 7 /OUTPUT 1 "Jump";
    .port_info 8 /OUTPUT 1 "Branch";
    .port_info 9 /OUTPUT 2 "ImmSrc";
    .port_info 10 /OUTPUT 5 "ALUControl";
v000001f8282981d0_0 .net "ALUControl", 4 0, v000001f828298d10_0;  alias, 1 drivers
v000001f828298630_0 .net "ALUOp", 1 0, L_000001f8283728a0;  1 drivers
v000001f828272300_0 .net "ALUSrc", 0 0, L_000001f828372120;  alias, 1 drivers
v000001f828272440_0 .net "Branch", 0 0, L_000001f8283717c0;  alias, 1 drivers
v000001f8282726c0_0 .net "ImmSrc", 1 0, L_000001f828372080;  alias, 1 drivers
v000001f828272800_0 .net "Jump", 0 0, L_000001f828371180;  alias, 1 drivers
v000001f828272760_0 .net "MemWrite", 0 0, L_000001f828371e00;  alias, 1 drivers
v000001f828272f80_0 .net "RegWrite", 0 0, L_000001f828372b20;  alias, 1 drivers
v000001f828273020_0 .net "ResultSrc", 1 0, L_000001f828371f40;  alias, 1 drivers
v000001f828261ae0_0 .net "funct3", 2 0, L_000001f8283726c0;  1 drivers
v000001f8282aee10_0 .net "funct7", 6 0, L_000001f8283712c0;  1 drivers
v000001f8282aea50_0 .net "op", 6 0, L_000001f828371860;  1 drivers
S_000001f8282265a0 .scope module, "ad" "aludec" 6 23, 6 55 0, S_000001f828226410;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "funct7";
    .port_info 1 /INPUT 3 "funct3";
    .port_info 2 /INPUT 2 "ALUOp";
    .port_info 3 /OUTPUT 5 "ALUControl";
v000001f828298d10_0 .var "ALUControl", 4 0;
v000001f828298db0_0 .net "ALUOp", 1 0, L_000001f8283728a0;  alias, 1 drivers
v000001f828298e50_0 .net "funct3", 2 0, L_000001f8283726c0;  alias, 1 drivers
v000001f8282990d0_0 .net "funct7", 6 0, L_000001f8283712c0;  alias, 1 drivers
E_000001f828286170 .event anyedge, v000001f828298db0_0, v000001f828298e50_0, v000001f8282990d0_0;
S_000001f828223ed0 .scope module, "md" "maindec" 6 21, 6 27 0, S_000001f828226410;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "op";
    .port_info 1 /OUTPUT 2 "ResultSrc";
    .port_info 2 /OUTPUT 1 "MemWrite";
    .port_info 3 /OUTPUT 1 "Branch";
    .port_info 4 /OUTPUT 1 "ALUSrc";
    .port_info 5 /OUTPUT 1 "RegWrite";
    .port_info 6 /OUTPUT 1 "Jump";
    .port_info 7 /OUTPUT 2 "ImmSrc";
    .port_info 8 /OUTPUT 2 "ALUOp";
v000001f828299210_0 .net "ALUOp", 1 0, L_000001f8283728a0;  alias, 1 drivers
v000001f828298310_0 .net "ALUSrc", 0 0, L_000001f828372120;  alias, 1 drivers
v000001f828297870_0 .net "Branch", 0 0, L_000001f8283717c0;  alias, 1 drivers
v000001f8282993f0_0 .net "ImmSrc", 1 0, L_000001f828372080;  alias, 1 drivers
v000001f828297550_0 .net "Jump", 0 0, L_000001f828371180;  alias, 1 drivers
v000001f8282975f0_0 .net "MemWrite", 0 0, L_000001f828371e00;  alias, 1 drivers
v000001f828298590_0 .net "RegWrite", 0 0, L_000001f828372b20;  alias, 1 drivers
v000001f8282979b0_0 .net "ResultSrc", 1 0, L_000001f828371f40;  alias, 1 drivers
v000001f828297e10_0 .net *"_ivl_10", 10 0, v000001f828297eb0_0;  1 drivers
v000001f828297eb0_0 .var "controls", 10 0;
v000001f828297f50_0 .net "op", 6 0, L_000001f828371860;  alias, 1 drivers
E_000001f8282860b0 .event anyedge, v000001f828297f50_0;
L_000001f828372b20 .part v000001f828297eb0_0, 10, 1;
L_000001f828372080 .part v000001f828297eb0_0, 8, 2;
L_000001f828372120 .part v000001f828297eb0_0, 7, 1;
L_000001f828371e00 .part v000001f828297eb0_0, 6, 1;
L_000001f828371f40 .part v000001f828297eb0_0, 4, 2;
L_000001f8283717c0 .part v000001f828297eb0_0, 3, 1;
L_000001f8283728a0 .part v000001f828297eb0_0, 1, 2;
L_000001f828371180 .part v000001f828297eb0_0, 0, 1;
S_000001f828224060 .scope module, "ext" "extend" 5 131, 3 72 0, S_000001f828230650;
 .timescale 0 0;
    .port_info 0 /INPUT 25 "instr";
    .port_info 1 /INPUT 2 "immsrc";
    .port_info 2 /OUTPUT 32 "immext";
L_000001f8283733d0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001f8282ae230_0 .net/2u *"_ivl_0", 1 0, L_000001f8283733d0;  1 drivers
v000001f8282acf70_0 .net *"_ivl_10", 31 0, L_000001f828372f80;  1 drivers
L_000001f828373418 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v000001f8282ad510_0 .net/2u *"_ivl_12", 1 0, L_000001f828373418;  1 drivers
v000001f8282ad010_0 .net *"_ivl_14", 0 0, L_000001f828372d00;  1 drivers
v000001f8282add30_0 .net *"_ivl_17", 0 0, L_000001f828372da0;  1 drivers
v000001f8282ad0b0_0 .net *"_ivl_18", 19 0, L_000001f8283cc010;  1 drivers
v000001f8282ad290_0 .net *"_ivl_2", 0 0, L_000001f828372300;  1 drivers
v000001f8282ada10_0 .net *"_ivl_21", 6 0, L_000001f8283cc8d0;  1 drivers
v000001f8282aeaf0_0 .net *"_ivl_23", 4 0, L_000001f8283cc0b0;  1 drivers
v000001f8282ae730_0 .net *"_ivl_24", 31 0, L_000001f8283cbd90;  1 drivers
L_000001f828373460 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v000001f8282aec30_0 .net/2u *"_ivl_26", 1 0, L_000001f828373460;  1 drivers
v000001f8282ad150_0 .net *"_ivl_28", 0 0, L_000001f8283cbbb0;  1 drivers
v000001f8282ad5b0_0 .net *"_ivl_31", 0 0, L_000001f8283ccfb0;  1 drivers
v000001f8282ae7d0_0 .net *"_ivl_32", 19 0, L_000001f8283cc970;  1 drivers
v000001f8282ad3d0_0 .net *"_ivl_35", 0 0, L_000001f8283cb7f0;  1 drivers
v000001f8282ad330_0 .net *"_ivl_37", 5 0, L_000001f8283cc150;  1 drivers
v000001f8282adab0_0 .net *"_ivl_39", 3 0, L_000001f8283ccb50;  1 drivers
L_000001f8283734a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001f8282ad470_0 .net/2u *"_ivl_40", 0 0, L_000001f8283734a8;  1 drivers
v000001f8282ae050_0 .net *"_ivl_42", 31 0, L_000001f8283cbed0;  1 drivers
L_000001f8283734f0 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v000001f8282addd0_0 .net/2u *"_ivl_44", 1 0, L_000001f8283734f0;  1 drivers
v000001f8282ad650_0 .net *"_ivl_46", 0 0, L_000001f8283ccf10;  1 drivers
v000001f8282adb50_0 .net *"_ivl_49", 0 0, L_000001f8283cb6b0;  1 drivers
v000001f8282adbf0_0 .net *"_ivl_5", 0 0, L_000001f828372440;  1 drivers
v000001f8282ad6f0_0 .net *"_ivl_50", 11 0, L_000001f8283cbc50;  1 drivers
v000001f8282ad790_0 .net *"_ivl_53", 7 0, L_000001f8283cc470;  1 drivers
v000001f8282ad1f0_0 .net *"_ivl_55", 0 0, L_000001f8283cb750;  1 drivers
v000001f8282aecd0_0 .net *"_ivl_57", 9 0, L_000001f8283cc510;  1 drivers
L_000001f828373538 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001f8282ad830_0 .net/2u *"_ivl_58", 0 0, L_000001f828373538;  1 drivers
v000001f8282adc90_0 .net *"_ivl_6", 19 0, L_000001f8283724e0;  1 drivers
v000001f8282ad8d0_0 .net *"_ivl_60", 31 0, L_000001f8283cb1b0;  1 drivers
L_000001f828373580 .functor BUFT 1, C4<xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx>, C4<0>, C4<0>, C4<0>;
v000001f8282ae550_0 .net *"_ivl_62", 31 0, L_000001f828373580;  1 drivers
v000001f8282ae0f0_0 .net *"_ivl_64", 31 0, L_000001f8283cba70;  1 drivers
v000001f8282adfb0_0 .net *"_ivl_66", 31 0, L_000001f8283cb390;  1 drivers
v000001f8282adf10_0 .net *"_ivl_68", 31 0, L_000001f8283cd050;  1 drivers
v000001f8282ad970_0 .net *"_ivl_9", 11 0, L_000001f828372760;  1 drivers
v000001f8282ae9b0_0 .net "immext", 31 0, L_000001f8283cbf70;  alias, 1 drivers
v000001f8282ade70_0 .net "immsrc", 1 0, L_000001f828372080;  alias, 1 drivers
v000001f8282ae5f0_0 .net "instr", 31 7, L_000001f8283ccbf0;  1 drivers
L_000001f828372300 .cmp/eq 2, L_000001f828372080, L_000001f8283733d0;
L_000001f828372440 .part L_000001f8283ccbf0, 24, 1;
LS_000001f8283724e0_0_0 .concat [ 1 1 1 1], L_000001f828372440, L_000001f828372440, L_000001f828372440, L_000001f828372440;
LS_000001f8283724e0_0_4 .concat [ 1 1 1 1], L_000001f828372440, L_000001f828372440, L_000001f828372440, L_000001f828372440;
LS_000001f8283724e0_0_8 .concat [ 1 1 1 1], L_000001f828372440, L_000001f828372440, L_000001f828372440, L_000001f828372440;
LS_000001f8283724e0_0_12 .concat [ 1 1 1 1], L_000001f828372440, L_000001f828372440, L_000001f828372440, L_000001f828372440;
LS_000001f8283724e0_0_16 .concat [ 1 1 1 1], L_000001f828372440, L_000001f828372440, L_000001f828372440, L_000001f828372440;
LS_000001f8283724e0_1_0 .concat [ 4 4 4 4], LS_000001f8283724e0_0_0, LS_000001f8283724e0_0_4, LS_000001f8283724e0_0_8, LS_000001f8283724e0_0_12;
LS_000001f8283724e0_1_4 .concat [ 4 0 0 0], LS_000001f8283724e0_0_16;
L_000001f8283724e0 .concat [ 16 4 0 0], LS_000001f8283724e0_1_0, LS_000001f8283724e0_1_4;
L_000001f828372760 .part L_000001f8283ccbf0, 13, 12;
L_000001f828372f80 .concat [ 12 20 0 0], L_000001f828372760, L_000001f8283724e0;
L_000001f828372d00 .cmp/eq 2, L_000001f828372080, L_000001f828373418;
L_000001f828372da0 .part L_000001f8283ccbf0, 24, 1;
LS_000001f8283cc010_0_0 .concat [ 1 1 1 1], L_000001f828372da0, L_000001f828372da0, L_000001f828372da0, L_000001f828372da0;
LS_000001f8283cc010_0_4 .concat [ 1 1 1 1], L_000001f828372da0, L_000001f828372da0, L_000001f828372da0, L_000001f828372da0;
LS_000001f8283cc010_0_8 .concat [ 1 1 1 1], L_000001f828372da0, L_000001f828372da0, L_000001f828372da0, L_000001f828372da0;
LS_000001f8283cc010_0_12 .concat [ 1 1 1 1], L_000001f828372da0, L_000001f828372da0, L_000001f828372da0, L_000001f828372da0;
LS_000001f8283cc010_0_16 .concat [ 1 1 1 1], L_000001f828372da0, L_000001f828372da0, L_000001f828372da0, L_000001f828372da0;
LS_000001f8283cc010_1_0 .concat [ 4 4 4 4], LS_000001f8283cc010_0_0, LS_000001f8283cc010_0_4, LS_000001f8283cc010_0_8, LS_000001f8283cc010_0_12;
LS_000001f8283cc010_1_4 .concat [ 4 0 0 0], LS_000001f8283cc010_0_16;
L_000001f8283cc010 .concat [ 16 4 0 0], LS_000001f8283cc010_1_0, LS_000001f8283cc010_1_4;
L_000001f8283cc8d0 .part L_000001f8283ccbf0, 18, 7;
L_000001f8283cc0b0 .part L_000001f8283ccbf0, 0, 5;
L_000001f8283cbd90 .concat [ 5 7 20 0], L_000001f8283cc0b0, L_000001f8283cc8d0, L_000001f8283cc010;
L_000001f8283cbbb0 .cmp/eq 2, L_000001f828372080, L_000001f828373460;
L_000001f8283ccfb0 .part L_000001f8283ccbf0, 24, 1;
LS_000001f8283cc970_0_0 .concat [ 1 1 1 1], L_000001f8283ccfb0, L_000001f8283ccfb0, L_000001f8283ccfb0, L_000001f8283ccfb0;
LS_000001f8283cc970_0_4 .concat [ 1 1 1 1], L_000001f8283ccfb0, L_000001f8283ccfb0, L_000001f8283ccfb0, L_000001f8283ccfb0;
LS_000001f8283cc970_0_8 .concat [ 1 1 1 1], L_000001f8283ccfb0, L_000001f8283ccfb0, L_000001f8283ccfb0, L_000001f8283ccfb0;
LS_000001f8283cc970_0_12 .concat [ 1 1 1 1], L_000001f8283ccfb0, L_000001f8283ccfb0, L_000001f8283ccfb0, L_000001f8283ccfb0;
LS_000001f8283cc970_0_16 .concat [ 1 1 1 1], L_000001f8283ccfb0, L_000001f8283ccfb0, L_000001f8283ccfb0, L_000001f8283ccfb0;
LS_000001f8283cc970_1_0 .concat [ 4 4 4 4], LS_000001f8283cc970_0_0, LS_000001f8283cc970_0_4, LS_000001f8283cc970_0_8, LS_000001f8283cc970_0_12;
LS_000001f8283cc970_1_4 .concat [ 4 0 0 0], LS_000001f8283cc970_0_16;
L_000001f8283cc970 .concat [ 16 4 0 0], LS_000001f8283cc970_1_0, LS_000001f8283cc970_1_4;
L_000001f8283cb7f0 .part L_000001f8283ccbf0, 0, 1;
L_000001f8283cc150 .part L_000001f8283ccbf0, 18, 6;
L_000001f8283ccb50 .part L_000001f8283ccbf0, 1, 4;
LS_000001f8283cbed0_0_0 .concat [ 1 4 6 1], L_000001f8283734a8, L_000001f8283ccb50, L_000001f8283cc150, L_000001f8283cb7f0;
LS_000001f8283cbed0_0_4 .concat [ 20 0 0 0], L_000001f8283cc970;
L_000001f8283cbed0 .concat [ 12 20 0 0], LS_000001f8283cbed0_0_0, LS_000001f8283cbed0_0_4;
L_000001f8283ccf10 .cmp/eq 2, L_000001f828372080, L_000001f8283734f0;
L_000001f8283cb6b0 .part L_000001f8283ccbf0, 24, 1;
LS_000001f8283cbc50_0_0 .concat [ 1 1 1 1], L_000001f8283cb6b0, L_000001f8283cb6b0, L_000001f8283cb6b0, L_000001f8283cb6b0;
LS_000001f8283cbc50_0_4 .concat [ 1 1 1 1], L_000001f8283cb6b0, L_000001f8283cb6b0, L_000001f8283cb6b0, L_000001f8283cb6b0;
LS_000001f8283cbc50_0_8 .concat [ 1 1 1 1], L_000001f8283cb6b0, L_000001f8283cb6b0, L_000001f8283cb6b0, L_000001f8283cb6b0;
L_000001f8283cbc50 .concat [ 4 4 4 0], LS_000001f8283cbc50_0_0, LS_000001f8283cbc50_0_4, LS_000001f8283cbc50_0_8;
L_000001f8283cc470 .part L_000001f8283ccbf0, 5, 8;
L_000001f8283cb750 .part L_000001f8283ccbf0, 13, 1;
L_000001f8283cc510 .part L_000001f8283ccbf0, 14, 10;
LS_000001f8283cb1b0_0_0 .concat [ 1 10 1 8], L_000001f828373538, L_000001f8283cc510, L_000001f8283cb750, L_000001f8283cc470;
LS_000001f8283cb1b0_0_4 .concat [ 12 0 0 0], L_000001f8283cbc50;
L_000001f8283cb1b0 .concat [ 20 12 0 0], LS_000001f8283cb1b0_0_0, LS_000001f8283cb1b0_0_4;
L_000001f8283cba70 .functor MUXZ 32, L_000001f828373580, L_000001f8283cb1b0, L_000001f8283ccf10, C4<>;
L_000001f8283cb390 .functor MUXZ 32, L_000001f8283cba70, L_000001f8283cbed0, L_000001f8283cbbb0, C4<>;
L_000001f8283cd050 .functor MUXZ 32, L_000001f8283cb390, L_000001f8283cbd90, L_000001f828372d00, C4<>;
L_000001f8283cbf70 .functor MUXZ 32, L_000001f8283cd050, L_000001f828372f80, L_000001f828372300, C4<>;
S_000001f828204320 .scope module, "fwdAmux" "mux3" 5 179, 3 104 0, S_000001f828230650;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 32 "d2";
    .port_info 3 /INPUT 2 "s";
    .port_info 4 /OUTPUT 32 "y";
P_000001f828286870 .param/l "WIDTH" 0 3 104, +C4<00000000000000000000000000100000>;
v000001f8282ae190_0 .net *"_ivl_1", 0 0, L_000001f8283cce70;  1 drivers
v000001f8282ae2d0_0 .net *"_ivl_3", 0 0, L_000001f8283ccc90;  1 drivers
v000001f8282ae410_0 .net *"_ivl_4", 31 0, L_000001f8283ccd30;  1 drivers
v000001f8282ae370_0 .net "d0", 31 0, v000001f828370890_0;  1 drivers
v000001f8282ae4b0_0 .net "d1", 31 0, L_000001f8283cc3d0;  alias, 1 drivers
v000001f8282ae690_0 .net "d2", 31 0, v000001f828369b50_0;  1 drivers
v000001f8282ae870_0 .net "s", 1 0, v000001f828366e90_0;  alias, 1 drivers
v000001f8282ae910_0 .net "y", 31 0, L_000001f8283cbcf0;  alias, 1 drivers
L_000001f8283cce70 .part v000001f828366e90_0, 1, 1;
L_000001f8283ccc90 .part v000001f828366e90_0, 0, 1;
L_000001f8283ccd30 .functor MUXZ 32, v000001f828370890_0, L_000001f8283cc3d0, L_000001f8283ccc90, C4<>;
L_000001f8283cbcf0 .functor MUXZ 32, L_000001f8283ccd30, v000001f828369b50_0, L_000001f8283cce70, C4<>;
S_000001f828364a80 .scope module, "fwdBmux" "mux3" 5 188, 3 104 0, S_000001f828230650;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 32 "d2";
    .port_info 3 /INPUT 2 "s";
    .port_info 4 /OUTPUT 32 "y";
P_000001f8282867f0 .param/l "WIDTH" 0 3 104, +C4<00000000000000000000000000100000>;
v000001f8282aeb90_0 .net *"_ivl_1", 0 0, L_000001f8283cbe30;  1 drivers
v000001f8282aed70_0 .net *"_ivl_3", 0 0, L_000001f8283cb430;  1 drivers
v000001f8283653b0_0 .net *"_ivl_4", 31 0, L_000001f8283ccdd0;  1 drivers
v000001f828365810_0 .net "d0", 31 0, v000001f828370070_0;  1 drivers
v000001f828366f30_0 .net "d1", 31 0, L_000001f8283cc3d0;  alias, 1 drivers
v000001f828366fd0_0 .net "d2", 31 0, v000001f828369b50_0;  alias, 1 drivers
v000001f8283659f0_0 .net "s", 1 0, v000001f828365450_0;  alias, 1 drivers
v000001f828366ad0_0 .net "y", 31 0, L_000001f8283cc1f0;  alias, 1 drivers
L_000001f8283cbe30 .part v000001f828365450_0, 1, 1;
L_000001f8283cb430 .part v000001f828365450_0, 0, 1;
L_000001f8283ccdd0 .functor MUXZ 32, v000001f828370070_0, L_000001f8283cc3d0, L_000001f8283cb430, C4<>;
L_000001f8283cc1f0 .functor MUXZ 32, L_000001f8283ccdd0, v000001f828369b50_0, L_000001f8283cbe30, C4<>;
S_000001f8283648f0 .scope module, "fwd_unit" "forwarding_unit" 5 294, 7 5 0, S_000001f828230650;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "rs1E";
    .port_info 1 /INPUT 5 "rs2E";
    .port_info 2 /INPUT 5 "rdM";
    .port_info 3 /INPUT 5 "rdW";
    .port_info 4 /INPUT 1 "RegWriteM";
    .port_info 5 /INPUT 1 "RegWriteW";
    .port_info 6 /OUTPUT 2 "ForwardAE";
    .port_info 7 /OUTPUT 2 "ForwardBE";
v000001f828366e90_0 .var "ForwardAE", 1 0;
v000001f828365450_0 .var "ForwardBE", 1 0;
v000001f828366850_0 .net "RegWriteM", 0 0, v000001f8283709d0_0;  1 drivers
v000001f828365630_0 .net "RegWriteW", 0 0, v000001f82836f710_0;  1 drivers
v000001f828365bd0_0 .net "rdM", 4 0, v000001f828370f70_0;  1 drivers
v000001f828365d10_0 .net "rdW", 4 0, v000001f828371010_0;  1 drivers
v000001f828365a90_0 .net "rs1E", 4 0, v000001f828372800_0;  1 drivers
v000001f828365b30_0 .net "rs2E", 4 0, v000001f828371720_0;  1 drivers
E_000001f828286af0/0 .event anyedge, v000001f828366850_0, v000001f828365bd0_0, v000001f828365b30_0, v000001f828365630_0;
E_000001f828286af0/1 .event anyedge, v000001f828365d10_0;
E_000001f828286af0 .event/or E_000001f828286af0/0, E_000001f828286af0/1;
E_000001f828286b70/0 .event anyedge, v000001f828366850_0, v000001f828365bd0_0, v000001f828365a90_0, v000001f828365630_0;
E_000001f828286b70/1 .event anyedge, v000001f828365d10_0;
E_000001f828286b70 .event/or E_000001f828286b70/0, E_000001f828286b70/1;
S_000001f828364c10 .scope module, "hzd_unit" "hazard_unit" 5 314, 8 4 0, S_000001f828230650;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "rs1D";
    .port_info 1 /INPUT 5 "rs2D";
    .port_info 2 /INPUT 5 "rdE";
    .port_info 3 /INPUT 1 "MemReadE";
    .port_info 4 /INPUT 1 "PCSrcE";
    .port_info 5 /OUTPUT 1 "StallF";
    .port_info 6 /OUTPUT 1 "StallD";
    .port_info 7 /OUTPUT 1 "FlushE";
    .port_info 8 /OUTPUT 1 "FlushD";
L_000001f828282850 .functor AND 1, L_000001f8283cb9d0, L_000001f8283cb890, C4<1>, C4<1>;
L_000001f828282700 .functor OR 1, L_000001f8283cc5b0, L_000001f8283cb930, C4<0>, C4<0>;
L_000001f828281dd0 .functor AND 1, L_000001f828282850, L_000001f828282700, C4<1>, C4<1>;
L_000001f828282150 .functor BUFZ 1, L_000001f828281dd0, C4<0>, C4<0>, C4<0>;
L_000001f828281eb0 .functor BUFZ 1, L_000001f828281dd0, C4<0>, C4<0>, C4<0>;
L_000001f828281f20 .functor BUFZ 1, L_000001f828281dd0, C4<0>, C4<0>, C4<0>;
L_000001f828282770 .functor BUFZ 1, L_000001f828281ba0, C4<0>, C4<0>, C4<0>;
v000001f828366710_0 .net "FlushD", 0 0, L_000001f828282770;  alias, 1 drivers
v000001f8283656d0_0 .net "FlushE", 0 0, L_000001f828281f20;  alias, 1 drivers
v000001f828366b70_0 .net "MemReadE", 0 0, L_000001f8283cb9d0;  alias, 1 drivers
v000001f828365e50_0 .net "PCSrcE", 0 0, L_000001f828281ba0;  alias, 1 drivers
v000001f8283658b0_0 .net "StallD", 0 0, L_000001f828281eb0;  alias, 1 drivers
v000001f828365770_0 .net "StallF", 0 0, L_000001f828282150;  alias, 1 drivers
L_000001f828373658 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001f8283668f0_0 .net/2u *"_ivl_0", 4 0, L_000001f828373658;  1 drivers
v000001f828365130_0 .net *"_ivl_11", 0 0, L_000001f828282700;  1 drivers
v000001f828365950_0 .net *"_ivl_2", 0 0, L_000001f8283cb890;  1 drivers
v000001f828365c70_0 .net *"_ivl_5", 0 0, L_000001f828282850;  1 drivers
v000001f828366a30_0 .net *"_ivl_6", 0 0, L_000001f8283cc5b0;  1 drivers
v000001f828366df0_0 .net *"_ivl_8", 0 0, L_000001f8283cb930;  1 drivers
v000001f828365db0_0 .net "load_use_hazard", 0 0, L_000001f828281dd0;  1 drivers
v000001f828366c10_0 .net "rdE", 4 0, v000001f8283707f0_0;  1 drivers
v000001f828365ef0_0 .net "rs1D", 4 0, L_000001f828371b80;  alias, 1 drivers
v000001f828366530_0 .net "rs2D", 4 0, L_000001f828372580;  alias, 1 drivers
L_000001f8283cb890 .cmp/ne 5, v000001f8283707f0_0, L_000001f828373658;
L_000001f8283cc5b0 .cmp/eq 5, v000001f8283707f0_0, L_000001f828371b80;
L_000001f8283cb930 .cmp/eq 5, v000001f8283707f0_0, L_000001f828372580;
S_000001f8283642b0 .scope module, "pcadd4" "adder" 5 43, 3 66 0, S_000001f828230650;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "y";
v000001f828365f90_0 .net "a", 31 0, v000001f828370c50_0;  1 drivers
L_000001f828373148 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v000001f828366030_0 .net "b", 31 0, L_000001f828373148;  1 drivers
v000001f8283660d0_0 .net "y", 31 0, L_000001f828371540;  alias, 1 drivers
L_000001f828371540 .arith/sum 32, v000001f828370c50_0, L_000001f828373148;
S_000001f828364da0 .scope module, "pcaddbranch" "adder" 5 172, 3 66 0, S_000001f828230650;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "y";
v000001f828366170_0 .net "a", 31 0, v000001f82836f350_0;  1 drivers
v000001f8283651d0_0 .net "b", 31 0, v000001f82836a190_0;  1 drivers
v000001f828366cb0_0 .net "y", 31 0, L_000001f8283ccab0;  alias, 1 drivers
L_000001f8283ccab0 .arith/sum 32, v000001f82836f350_0, v000001f82836a190_0;
S_000001f828364440 .scope module, "pcmux" "mux2" 5 52, 3 96 0, S_000001f828230650;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "y";
P_000001f828286530 .param/l "WIDTH" 0 3 96, +C4<00000000000000000000000000100000>;
v000001f828365310_0 .net "d0", 31 0, L_000001f828371540;  alias, 1 drivers
v000001f8283654f0_0 .net "d1", 31 0, L_000001f8283ccab0;  alias, 1 drivers
v000001f828365270_0 .net "s", 0 0, L_000001f828281ba0;  alias, 1 drivers
v000001f828366210_0 .net "y", 31 0, L_000001f828372a80;  alias, 1 drivers
L_000001f828372a80 .functor MUXZ 32, L_000001f828371540, L_000001f8283ccab0, L_000001f828281ba0, C4<>;
S_000001f828364120 .scope module, "resultmux" "mux3" 5 274, 3 104 0, S_000001f828230650;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 32 "d2";
    .port_info 3 /INPUT 2 "s";
    .port_info 4 /OUTPUT 32 "y";
P_000001f828286370 .param/l "WIDTH" 0 3 104, +C4<00000000000000000000000000100000>;
v000001f8283662b0_0 .net *"_ivl_1", 0 0, L_000001f8283cb4d0;  1 drivers
v000001f828366350_0 .net *"_ivl_3", 0 0, L_000001f8283cc290;  1 drivers
v000001f8283663f0_0 .net *"_ivl_4", 31 0, L_000001f8283cc330;  1 drivers
v000001f828366490_0 .net "d0", 31 0, v000001f828369ab0_0;  1 drivers
v000001f828365590_0 .net "d1", 31 0, v000001f82836fdf0_0;  1 drivers
v000001f8283665d0_0 .net "d2", 31 0, v000001f82836f2b0_0;  1 drivers
v000001f828366670_0 .net "s", 1 0, v000001f82836f850_0;  1 drivers
v000001f8283667b0_0 .net "y", 31 0, L_000001f8283cc3d0;  alias, 1 drivers
L_000001f8283cb4d0 .part v000001f82836f850_0, 1, 1;
L_000001f8283cc290 .part v000001f82836f850_0, 0, 1;
L_000001f8283cc330 .functor MUXZ 32, v000001f828369ab0_0, v000001f82836fdf0_0, L_000001f8283cc290, C4<>;
L_000001f8283cc3d0 .functor MUXZ 32, L_000001f8283cc330, v000001f82836f2b0_0, L_000001f8283cb4d0, C4<>;
S_000001f828364f30 .scope module, "rf" "regfile" 5 119, 3 7 0, S_000001f828230650;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we3";
    .port_info 2 /INPUT 5 "a1";
    .port_info 3 /INPUT 5 "a2";
    .port_info 4 /INPUT 5 "a3";
    .port_info 5 /INPUT 32 "wd3";
    .port_info 6 /OUTPUT 32 "rd1";
    .port_info 7 /OUTPUT 32 "rd2";
v000001f828366990_0 .net *"_ivl_0", 31 0, L_000001f828373020;  1 drivers
v000001f828369290_0 .net *"_ivl_10", 6 0, L_000001f828371cc0;  1 drivers
L_000001f828373220 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001f828369f10_0 .net *"_ivl_13", 1 0, L_000001f828373220;  1 drivers
L_000001f828373268 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001f82836a870_0 .net/2u *"_ivl_14", 31 0, L_000001f828373268;  1 drivers
v000001f828369c90_0 .net *"_ivl_18", 31 0, L_000001f828372c60;  1 drivers
L_000001f8283732b0 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001f82836a910_0 .net *"_ivl_21", 26 0, L_000001f8283732b0;  1 drivers
L_000001f8283732f8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001f828369650_0 .net/2u *"_ivl_22", 31 0, L_000001f8283732f8;  1 drivers
v000001f82836a410_0 .net *"_ivl_24", 0 0, L_000001f8283719a0;  1 drivers
v000001f82836a2d0_0 .net *"_ivl_26", 31 0, L_000001f828371fe0;  1 drivers
v000001f82836aaf0_0 .net *"_ivl_28", 6 0, L_000001f828372260;  1 drivers
L_000001f828373190 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001f8283693d0_0 .net *"_ivl_3", 26 0, L_000001f828373190;  1 drivers
L_000001f828373340 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001f82836aa50_0 .net *"_ivl_31", 1 0, L_000001f828373340;  1 drivers
L_000001f828373388 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001f828369150_0 .net/2u *"_ivl_32", 31 0, L_000001f828373388;  1 drivers
L_000001f8283731d8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001f8283691f0_0 .net/2u *"_ivl_4", 31 0, L_000001f8283731d8;  1 drivers
v000001f828369470_0 .net *"_ivl_6", 0 0, L_000001f828371680;  1 drivers
v000001f828369bf0_0 .net *"_ivl_8", 31 0, L_000001f828371c20;  1 drivers
v000001f82836acd0_0 .net "a1", 4 0, L_000001f828371b80;  alias, 1 drivers
v000001f82836a9b0_0 .net "a2", 4 0, L_000001f828372580;  alias, 1 drivers
v000001f82836ae10_0 .net "a3", 4 0, v000001f828371010_0;  alias, 1 drivers
v000001f828369330_0 .net "clk", 0 0, v000001f8283714a0_0;  alias, 1 drivers
v000001f8283698d0_0 .net "rd1", 31 0, L_000001f828371900;  alias, 1 drivers
v000001f82836ab90_0 .net "rd2", 31 0, L_000001f828371d60;  alias, 1 drivers
v000001f8283696f0 .array "rf", 0 31, 31 0;
v000001f82836ac30_0 .net "wd3", 31 0, L_000001f8283cc3d0;  alias, 1 drivers
v000001f82836aeb0_0 .net "we3", 0 0, v000001f82836f710_0;  alias, 1 drivers
L_000001f828373020 .concat [ 5 27 0 0], L_000001f828371b80, L_000001f828373190;
L_000001f828371680 .cmp/ne 32, L_000001f828373020, L_000001f8283731d8;
L_000001f828371c20 .array/port v000001f8283696f0, L_000001f828371cc0;
L_000001f828371cc0 .concat [ 5 2 0 0], L_000001f828371b80, L_000001f828373220;
L_000001f828371900 .functor MUXZ 32, L_000001f828373268, L_000001f828371c20, L_000001f828371680, C4<>;
L_000001f828372c60 .concat [ 5 27 0 0], L_000001f828372580, L_000001f8283732b0;
L_000001f8283719a0 .cmp/ne 32, L_000001f828372c60, L_000001f8283732f8;
L_000001f828371fe0 .array/port v000001f8283696f0, L_000001f828372260;
L_000001f828372260 .concat [ 5 2 0 0], L_000001f828372580, L_000001f828373340;
L_000001f828371d60 .functor MUXZ 32, L_000001f828373388, L_000001f828371fe0, L_000001f8283719a0, C4<>;
S_000001f8283645d0 .scope module, "srcbmux" "mux2" 5 198, 3 96 0, S_000001f828230650;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "y";
P_000001f8282863b0 .param/l "WIDTH" 0 3 96, +C4<00000000000000000000000000100000>;
v000001f82836a690_0 .net "d0", 31 0, L_000001f8283cc1f0;  alias, 1 drivers
v000001f828369790_0 .net "d1", 31 0, v000001f82836a190_0;  alias, 1 drivers
v000001f82836ad70_0 .net "s", 0 0, v000001f82836aff0_0;  1 drivers
v000001f828369fb0_0 .net "y", 31 0, L_000001f8283cb610;  alias, 1 drivers
L_000001f8283cb610 .functor MUXZ 32, L_000001f8283cc1f0, v000001f82836a190_0, v000001f82836aff0_0, C4<>;
    .scope S_000001f82829ed40;
T_0 ;
    %wait E_000001f8282856b0;
    %load/vec4 v000001f828299030_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001f828298090_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001f828298950_0;
    %assign/vec4 v000001f828298090_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000001f828223ed0;
T_1 ;
Ewait_0 .event/or E_000001f8282860b0, E_0x0;
    %wait Ewait_0;
    %load/vec4 v000001f828297f50_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 7;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %pushi/vec4 2047, 2047, 11;
    %store/vec4 v000001f828297eb0_0, 0, 11;
    %jmp T_1.8;
T_1.0 ;
    %pushi/vec4 1168, 0, 11;
    %store/vec4 v000001f828297eb0_0, 0, 11;
    %jmp T_1.8;
T_1.1 ;
    %pushi/vec4 448, 0, 11;
    %store/vec4 v000001f828297eb0_0, 0, 11;
    %jmp T_1.8;
T_1.2 ;
    %pushi/vec4 1796, 768, 11;
    %store/vec4 v000001f828297eb0_0, 0, 11;
    %jmp T_1.8;
T_1.3 ;
    %pushi/vec4 1798, 768, 11;
    %store/vec4 v000001f828297eb0_0, 0, 11;
    %jmp T_1.8;
T_1.4 ;
    %pushi/vec4 522, 0, 11;
    %store/vec4 v000001f828297eb0_0, 0, 11;
    %jmp T_1.8;
T_1.5 ;
    %pushi/vec4 1156, 0, 11;
    %store/vec4 v000001f828297eb0_0, 0, 11;
    %jmp T_1.8;
T_1.6 ;
    %pushi/vec4 1825, 0, 11;
    %store/vec4 v000001f828297eb0_0, 0, 11;
    %jmp T_1.8;
T_1.8 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_000001f8282265a0;
T_2 ;
Ewait_1 .event/or E_000001f828286170, E_0x0;
    %wait Ewait_1;
    %load/vec4 v000001f828298db0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %pushi/vec4 31, 31, 5;
    %store/vec4 v000001f828298d10_0, 0, 5;
    %jmp T_2.5;
T_2.0 ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000001f828298d10_0, 0, 5;
    %jmp T_2.5;
T_2.1 ;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v000001f828298d10_0, 0, 5;
    %jmp T_2.5;
T_2.2 ;
    %load/vec4 v000001f828298e50_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_2.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_2.9, 6;
    %pushi/vec4 31, 31, 5;
    %store/vec4 v000001f828298d10_0, 0, 5;
    %jmp T_2.11;
T_2.6 ;
    %load/vec4 v000001f8282990d0_0;
    %cmpi/e 32, 0, 7;
    %jmp/0xz  T_2.12, 4;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v000001f828298d10_0, 0, 5;
    %jmp T_2.13;
T_2.12 ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000001f828298d10_0, 0, 5;
T_2.13 ;
    %jmp T_2.11;
T_2.7 ;
    %pushi/vec4 5, 0, 5;
    %store/vec4 v000001f828298d10_0, 0, 5;
    %jmp T_2.11;
T_2.8 ;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v000001f828298d10_0, 0, 5;
    %jmp T_2.11;
T_2.9 ;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v000001f828298d10_0, 0, 5;
    %jmp T_2.11;
T_2.11 ;
    %pop/vec4 1;
    %jmp T_2.5;
T_2.3 ;
    %load/vec4 v000001f8282990d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 7;
    %cmp/u;
    %jmp/1 T_2.14, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 7;
    %cmp/u;
    %jmp/1 T_2.15, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 7;
    %cmp/u;
    %jmp/1 T_2.16, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_2.17, 6;
    %pushi/vec4 31, 31, 5;
    %store/vec4 v000001f828298d10_0, 0, 5;
    %jmp T_2.19;
T_2.14 ;
    %load/vec4 v000001f828298e50_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_2.20, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_2.21, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_2.22, 6;
    %pushi/vec4 31, 31, 5;
    %store/vec4 v000001f828298d10_0, 0, 5;
    %jmp T_2.24;
T_2.20 ;
    %pushi/vec4 8, 0, 5;
    %store/vec4 v000001f828298d10_0, 0, 5;
    %jmp T_2.24;
T_2.21 ;
    %pushi/vec4 9, 0, 5;
    %store/vec4 v000001f828298d10_0, 0, 5;
    %jmp T_2.24;
T_2.22 ;
    %pushi/vec4 10, 0, 5;
    %store/vec4 v000001f828298d10_0, 0, 5;
    %jmp T_2.24;
T_2.24 ;
    %pop/vec4 1;
    %jmp T_2.19;
T_2.15 ;
    %load/vec4 v000001f828298e50_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_2.25, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_2.26, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_2.27, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_2.28, 6;
    %pushi/vec4 31, 31, 5;
    %store/vec4 v000001f828298d10_0, 0, 5;
    %jmp T_2.30;
T_2.25 ;
    %pushi/vec4 11, 0, 5;
    %store/vec4 v000001f828298d10_0, 0, 5;
    %jmp T_2.30;
T_2.26 ;
    %pushi/vec4 12, 0, 5;
    %store/vec4 v000001f828298d10_0, 0, 5;
    %jmp T_2.30;
T_2.27 ;
    %pushi/vec4 13, 0, 5;
    %store/vec4 v000001f828298d10_0, 0, 5;
    %jmp T_2.30;
T_2.28 ;
    %pushi/vec4 14, 0, 5;
    %store/vec4 v000001f828298d10_0, 0, 5;
    %jmp T_2.30;
T_2.30 ;
    %pop/vec4 1;
    %jmp T_2.19;
T_2.16 ;
    %load/vec4 v000001f828298e50_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_2.31, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_2.32, 6;
    %pushi/vec4 31, 31, 5;
    %store/vec4 v000001f828298d10_0, 0, 5;
    %jmp T_2.34;
T_2.31 ;
    %pushi/vec4 15, 0, 5;
    %store/vec4 v000001f828298d10_0, 0, 5;
    %jmp T_2.34;
T_2.32 ;
    %pushi/vec4 16, 0, 5;
    %store/vec4 v000001f828298d10_0, 0, 5;
    %jmp T_2.34;
T_2.34 ;
    %pop/vec4 1;
    %jmp T_2.19;
T_2.17 ;
    %load/vec4 v000001f828298e50_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_2.35, 6;
    %pushi/vec4 31, 31, 5;
    %store/vec4 v000001f828298d10_0, 0, 5;
    %jmp T_2.37;
T_2.35 ;
    %pushi/vec4 17, 0, 5;
    %store/vec4 v000001f828298d10_0, 0, 5;
    %jmp T_2.37;
T_2.37 ;
    %pop/vec4 1;
    %jmp T_2.19;
T_2.19 ;
    %pop/vec4 1;
    %jmp T_2.5;
T_2.5 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_000001f828364f30;
T_3 ;
    %wait E_000001f8282851f0;
    %load/vec4 v000001f82836aeb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v000001f82836ac30_0;
    %load/vec4 v000001f82836ae10_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f8283696f0, 0, 4;
T_3.0 ;
    %jmp T_3;
    .thread T_3;
    .scope S_000001f828210620;
T_4 ;
    %load/vec4 v000001f828298270_0;
    %parti/s 5, 0, 2;
    %store/vec4 v000001f828298130_0, 0, 5;
    %end;
    .thread T_4, $init;
    .scope S_000001f828210490;
T_5 ;
Ewait_2 .event/or E_000001f8282853b0, E_0x0;
    %wait Ewait_2;
    %fork t_1, S_000001f828210620;
    %jmp t_0;
    .scope S_000001f828210620;
t_1 ;
    %load/vec4 v000001f828298f90_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 5;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 5;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 5;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 5;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 5;
    %cmp/u;
    %jmp/1 T_5.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 5;
    %cmp/u;
    %jmp/1 T_5.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 5;
    %cmp/u;
    %jmp/1 T_5.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 5;
    %cmp/u;
    %jmp/1 T_5.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 5;
    %cmp/u;
    %jmp/1 T_5.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 5;
    %cmp/u;
    %jmp/1 T_5.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 5;
    %cmp/u;
    %jmp/1 T_5.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 5;
    %cmp/u;
    %jmp/1 T_5.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 5;
    %cmp/u;
    %jmp/1 T_5.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 5;
    %cmp/u;
    %jmp/1 T_5.15, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_5.16, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/u;
    %jmp/1 T_5.17, 6;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v000001f828298450_0, 0, 32;
    %jmp T_5.19;
T_5.0 ;
    %load/vec4 v000001f828297690_0;
    %load/vec4 v000001f828298270_0;
    %add;
    %store/vec4 v000001f828298450_0, 0, 32;
    %jmp T_5.19;
T_5.1 ;
    %load/vec4 v000001f828297690_0;
    %load/vec4 v000001f828298270_0;
    %sub;
    %store/vec4 v000001f828298450_0, 0, 32;
    %jmp T_5.19;
T_5.2 ;
    %load/vec4 v000001f828297690_0;
    %load/vec4 v000001f828298270_0;
    %and;
    %store/vec4 v000001f828298450_0, 0, 32;
    %jmp T_5.19;
T_5.3 ;
    %load/vec4 v000001f828297690_0;
    %load/vec4 v000001f828298270_0;
    %or;
    %store/vec4 v000001f828298450_0, 0, 32;
    %jmp T_5.19;
T_5.4 ;
    %load/vec4 v000001f828297690_0;
    %load/vec4 v000001f828298270_0;
    %xor;
    %store/vec4 v000001f828298450_0, 0, 32;
    %jmp T_5.19;
T_5.5 ;
    %load/vec4 v000001f828297690_0;
    %load/vec4 v000001f828298270_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_5.20, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_5.21, 8;
T_5.20 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_5.21, 8;
 ; End of false expr.
    %blend;
T_5.21;
    %store/vec4 v000001f828298450_0, 0, 32;
    %jmp T_5.19;
T_5.6 ;
    %load/vec4 v000001f828297690_0;
    %ix/getv 4, v000001f828298130_0;
    %shiftl 4;
    %store/vec4 v000001f828298450_0, 0, 32;
    %jmp T_5.19;
T_5.7 ;
    %load/vec4 v000001f828297690_0;
    %ix/getv 4, v000001f828298130_0;
    %shiftr 4;
    %store/vec4 v000001f828298450_0, 0, 32;
    %jmp T_5.19;
T_5.8 ;
    %load/vec4 v000001f828297690_0;
    %load/vec4 v000001f828298270_0;
    %inv;
    %and;
    %store/vec4 v000001f828298450_0, 0, 32;
    %jmp T_5.19;
T_5.9 ;
    %load/vec4 v000001f828297690_0;
    %load/vec4 v000001f828298270_0;
    %inv;
    %or;
    %store/vec4 v000001f828298450_0, 0, 32;
    %jmp T_5.19;
T_5.10 ;
    %load/vec4 v000001f828297690_0;
    %load/vec4 v000001f828298270_0;
    %xor;
    %inv;
    %store/vec4 v000001f828298450_0, 0, 32;
    %jmp T_5.19;
T_5.11 ;
    %load/vec4 v000001f828297690_0;
    %load/vec4 v000001f828298270_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_5.22, 8;
    %load/vec4 v000001f828297690_0;
    %jmp/1 T_5.23, 8;
T_5.22 ; End of true expr.
    %load/vec4 v000001f828298270_0;
    %jmp/0 T_5.23, 8;
 ; End of false expr.
    %blend;
T_5.23;
    %store/vec4 v000001f828298450_0, 0, 32;
    %jmp T_5.19;
T_5.12 ;
    %load/vec4 v000001f828298270_0;
    %load/vec4 v000001f828297690_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_5.24, 8;
    %load/vec4 v000001f828297690_0;
    %jmp/1 T_5.25, 8;
T_5.24 ; End of true expr.
    %load/vec4 v000001f828298270_0;
    %jmp/0 T_5.25, 8;
 ; End of false expr.
    %blend;
T_5.25;
    %store/vec4 v000001f828298450_0, 0, 32;
    %jmp T_5.19;
T_5.13 ;
    %load/vec4 v000001f828297690_0;
    %load/vec4 v000001f828298270_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_5.26, 8;
    %load/vec4 v000001f828297690_0;
    %jmp/1 T_5.27, 8;
T_5.26 ; End of true expr.
    %load/vec4 v000001f828298270_0;
    %jmp/0 T_5.27, 8;
 ; End of false expr.
    %blend;
T_5.27;
    %store/vec4 v000001f828298450_0, 0, 32;
    %jmp T_5.19;
T_5.14 ;
    %load/vec4 v000001f828298270_0;
    %load/vec4 v000001f828297690_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_5.28, 8;
    %load/vec4 v000001f828297690_0;
    %jmp/1 T_5.29, 8;
T_5.28 ; End of true expr.
    %load/vec4 v000001f828298270_0;
    %jmp/0 T_5.29, 8;
 ; End of false expr.
    %blend;
T_5.29;
    %store/vec4 v000001f828298450_0, 0, 32;
    %jmp T_5.19;
T_5.15 ;
    %load/vec4 v000001f828298130_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_5.30, 8;
    %load/vec4 v000001f828297690_0;
    %jmp/1 T_5.31, 8;
T_5.30 ; End of true expr.
    %load/vec4 v000001f828297690_0;
    %ix/getv 4, v000001f828298130_0;
    %shiftl 4;
    %load/vec4 v000001f828297690_0;
    %pushi/vec4 32, 0, 32;
    %load/vec4 v000001f828298130_0;
    %pad/u 32;
    %sub;
    %ix/vec4 4;
    %shiftr 4;
    %or;
    %jmp/0 T_5.31, 8;
 ; End of false expr.
    %blend;
T_5.31;
    %store/vec4 v000001f828298450_0, 0, 32;
    %jmp T_5.19;
T_5.16 ;
    %load/vec4 v000001f828298130_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_5.32, 8;
    %load/vec4 v000001f828297690_0;
    %jmp/1 T_5.33, 8;
T_5.32 ; End of true expr.
    %load/vec4 v000001f828297690_0;
    %ix/getv 4, v000001f828298130_0;
    %shiftr 4;
    %load/vec4 v000001f828297690_0;
    %pushi/vec4 32, 0, 32;
    %load/vec4 v000001f828298130_0;
    %pad/u 32;
    %sub;
    %ix/vec4 4;
    %shiftl 4;
    %or;
    %jmp/0 T_5.33, 8;
 ; End of false expr.
    %blend;
T_5.33;
    %store/vec4 v000001f828298450_0, 0, 32;
    %jmp T_5.19;
T_5.17 ;
    %load/vec4 v000001f828297690_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %flag_mov 8, 5;
    %jmp/0 T_5.34, 8;
    %load/vec4 v000001f828297690_0;
    %jmp/1 T_5.35, 8;
T_5.34 ; End of true expr.
    %load/vec4 v000001f828297690_0;
    %inv;
    %pushi/vec4 1, 0, 32;
    %add;
    %jmp/0 T_5.35, 8;
 ; End of false expr.
    %blend;
T_5.35;
    %store/vec4 v000001f828298450_0, 0, 32;
    %jmp T_5.19;
T_5.19 ;
    %pop/vec4 1;
    %end;
    .scope S_000001f828210490;
t_0 %join;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_000001f8283648f0;
T_6 ;
Ewait_3 .event/or E_000001f828286b70, E_0x0;
    %wait Ewait_3;
    %load/vec4 v000001f828366850_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_6.3, 10;
    %load/vec4 v000001f828365bd0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_6.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_6.2, 9;
    %load/vec4 v000001f828365bd0_0;
    %load/vec4 v000001f828365a90_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_6.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001f828366e90_0, 0, 2;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v000001f828365630_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_6.7, 10;
    %load/vec4 v000001f828365d10_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_6.7;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_6.6, 9;
    %load/vec4 v000001f828365d10_0;
    %load/vec4 v000001f828365a90_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_6.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.4, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001f828366e90_0, 0, 2;
    %jmp T_6.5;
T_6.4 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001f828366e90_0, 0, 2;
T_6.5 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_000001f8283648f0;
T_7 ;
Ewait_4 .event/or E_000001f828286af0, E_0x0;
    %wait Ewait_4;
    %load/vec4 v000001f828366850_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_7.3, 10;
    %load/vec4 v000001f828365bd0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_7.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_7.2, 9;
    %load/vec4 v000001f828365bd0_0;
    %load/vec4 v000001f828365b30_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_7.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001f828365450_0, 0, 2;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v000001f828365630_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_7.7, 10;
    %load/vec4 v000001f828365d10_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_7.7;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_7.6, 9;
    %load/vec4 v000001f828365d10_0;
    %load/vec4 v000001f828365b30_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_7.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.4, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001f828365450_0, 0, 2;
    %jmp T_7.5;
T_7.4 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001f828365450_0, 0, 2;
T_7.5 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_000001f828230650;
T_8 ;
    %wait E_000001f828285af0;
    %load/vec4 v000001f82836f170_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001f828370c50_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v000001f828370a70_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v000001f828370ed0_0;
    %assign/vec4 v000001f828370c50_0, 0;
T_8.2 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_000001f828230650;
T_9 ;
    %wait E_000001f828285af0;
    %load/vec4 v000001f82836f170_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001f82836f530_0, 0;
    %pushi/vec4 19, 0, 32;
    %assign/vec4 v000001f82836a5f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001f828370930_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v000001f828369e70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001f82836f530_0, 0;
    %pushi/vec4 19, 0, 32;
    %assign/vec4 v000001f82836a5f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001f828370930_0, 0;
    %jmp T_9.3;
T_9.2 ;
    %load/vec4 v000001f82836ff30_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.4, 8;
    %load/vec4 v000001f828370c50_0;
    %assign/vec4 v000001f82836f530_0, 0;
    %load/vec4 v000001f82836a550_0;
    %assign/vec4 v000001f82836a5f0_0, 0;
    %load/vec4 v000001f82836fad0_0;
    %assign/vec4 v000001f828370930_0, 0;
T_9.4 ;
T_9.3 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_000001f828230650;
T_10 ;
    %wait E_000001f828285af0;
    %load/vec4 v000001f82836f170_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 7;
    %split/vec4 1;
    %assign/vec4 v000001f82836a7d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001f82836a4b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001f8283702f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001f82836aff0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001f828370bb0_0, 0;
    %assign/vec4 v000001f82836f8f0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001f82836af50_0, 0;
    %pushi/vec4 0, 0, 160;
    %split/vec4 32;
    %assign/vec4 v000001f828370430_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001f82836a190_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001f828370070_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001f828370890_0, 0;
    %assign/vec4 v000001f82836f350_0, 0;
    %pushi/vec4 0, 0, 15;
    %split/vec4 5;
    %assign/vec4 v000001f8283707f0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001f828371720_0, 0;
    %assign/vec4 v000001f828372800_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v000001f8283695b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %pushi/vec4 0, 0, 7;
    %split/vec4 1;
    %assign/vec4 v000001f82836a7d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001f82836a4b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001f8283702f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001f82836aff0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001f828370bb0_0, 0;
    %assign/vec4 v000001f82836f8f0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001f82836af50_0, 0;
    %pushi/vec4 0, 0, 160;
    %split/vec4 32;
    %assign/vec4 v000001f828370430_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001f82836a190_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001f828370070_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001f828370890_0, 0;
    %assign/vec4 v000001f82836f350_0, 0;
    %pushi/vec4 0, 0, 15;
    %split/vec4 5;
    %assign/vec4 v000001f8283707f0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001f828371720_0, 0;
    %assign/vec4 v000001f828372800_0, 0;
    %jmp T_10.3;
T_10.2 ;
    %load/vec4 v000001f82836f7b0_0;
    %load/vec4 v000001f82836ffd0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001f828369a10_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001f82836fb70_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001f828369510_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001f82836a730_0;
    %concat/vec4; draw_concat_vec4
    %split/vec4 1;
    %assign/vec4 v000001f82836a7d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001f82836a4b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001f8283702f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001f82836aff0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001f828370bb0_0, 0;
    %assign/vec4 v000001f82836f8f0_0, 0;
    %load/vec4 v000001f828369830_0;
    %assign/vec4 v000001f82836af50_0, 0;
    %load/vec4 v000001f82836f530_0;
    %load/vec4 v000001f82836fa30_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001f82836f670_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001f82836a0f0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001f828370930_0;
    %concat/vec4; draw_concat_vec4
    %split/vec4 32;
    %assign/vec4 v000001f828370430_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001f82836a190_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001f828370070_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001f828370890_0, 0;
    %assign/vec4 v000001f82836f350_0, 0;
    %load/vec4 v000001f828371220_0;
    %load/vec4 v000001f8283721c0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001f828370750_0;
    %concat/vec4; draw_concat_vec4
    %split/vec4 5;
    %assign/vec4 v000001f8283707f0_0, 0;
    %split/vec4 5;
    %assign/vec4 v000001f828371720_0, 0;
    %assign/vec4 v000001f828372800_0, 0;
T_10.3 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_000001f828230650;
T_11 ;
    %wait E_000001f828285af0;
    %load/vec4 v000001f82836f170_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v000001f8283709d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001f828370390_0, 0;
    %assign/vec4 v000001f828370b10_0, 0;
    %pushi/vec4 0, 0, 96;
    %split/vec4 32;
    %assign/vec4 v000001f82836f210_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001f828370d90_0, 0;
    %assign/vec4 v000001f828369b50_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001f828370f70_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v000001f82836f8f0_0;
    %load/vec4 v000001f828370bb0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001f8283702f0_0;
    %concat/vec4; draw_concat_vec4
    %split/vec4 1;
    %assign/vec4 v000001f8283709d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001f828370390_0, 0;
    %assign/vec4 v000001f828370b10_0, 0;
    %load/vec4 v000001f82836a230_0;
    %load/vec4 v000001f8283701b0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001f828370430_0;
    %concat/vec4; draw_concat_vec4
    %split/vec4 32;
    %assign/vec4 v000001f82836f210_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001f828370d90_0, 0;
    %assign/vec4 v000001f828369b50_0, 0;
    %load/vec4 v000001f8283707f0_0;
    %assign/vec4 v000001f828370f70_0, 0;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_000001f828230650;
T_12 ;
    %wait E_000001f828285af0;
    %load/vec4 v000001f82836f170_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001f82836f850_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f82836f710_0, 0;
    %pushi/vec4 0, 0, 96;
    %split/vec4 32;
    %assign/vec4 v000001f82836f2b0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001f828369ab0_0, 0;
    %assign/vec4 v000001f82836fdf0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001f828371010_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v000001f828370b10_0;
    %assign/vec4 v000001f82836f850_0, 0;
    %load/vec4 v000001f8283709d0_0;
    %assign/vec4 v000001f82836f710_0, 0;
    %load/vec4 v000001f82836f5d0_0;
    %load/vec4 v000001f828369b50_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001f82836f210_0;
    %concat/vec4; draw_concat_vec4
    %split/vec4 32;
    %assign/vec4 v000001f82836f2b0_0, 0;
    %split/vec4 32;
    %assign/vec4 v000001f828369ab0_0, 0;
    %assign/vec4 v000001f82836fdf0_0, 0;
    %load/vec4 v000001f828370f70_0;
    %assign/vec4 v000001f828371010_0, 0;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_000001f828230650;
T_13 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001f828370610_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001f8283706b0_0, 0, 32;
    %end;
    .thread T_13;
    .scope S_000001f828230650;
T_14 ;
    %wait E_000001f828285af0;
    %load/vec4 v000001f82836f170_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001f828370610_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v000001f828370610_0;
    %addi 1, 0, 32;
    %assign/vec4 v000001f828370610_0, 0;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_000001f828230650;
T_15 ;
    %wait E_000001f828285af0;
    %load/vec4 v000001f82836f170_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001f8283706b0_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v000001f82836f710_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.2, 8;
    %load/vec4 v000001f8283706b0_0;
    %addi 1, 0, 32;
    %assign/vec4 v000001f8283706b0_0, 0;
T_15.2 ;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_000001f8282304c0;
T_16 ;
    %vpi_call/w 4 88 "$readmemh", "tests/rvx10_pipeline.txt", v000001f828297a50 {0 0 0};
    %end;
    .thread T_16;
    .scope S_000001f82831ec30;
T_17 ;
    %wait E_000001f8282851f0;
    %load/vec4 v000001f828297910_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %load/vec4 v000001f828298b30_0;
    %load/vec4 v000001f828297d70_0;
    %parti/s 30, 2, 3;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f8282988b0, 0, 4;
T_17.0 ;
    %jmp T_17;
    .thread T_17;
    .scope S_000001f828290ba0;
T_18 ;
    %vpi_call/w 4 18 "$dumpfile", "pipeline.vcd" {0 0 0};
    %vpi_call/w 4 19 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001f82831eaa0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f828372e40_0, 0;
    %delay 22, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f828372e40_0, 0;
    %end;
    .thread T_18;
    .scope S_000001f828290ba0;
T_19 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001f8283714a0_0, 0;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001f8283714a0_0, 0;
    %delay 5, 0;
    %jmp T_19;
    .thread T_19;
    .scope S_000001f828290ba0;
T_20 ;
    %wait E_000001f8282857f0;
    %load/vec4 v000001f828371ae0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %load/vec4 v000001f828371400_0;
    %pushi/vec4 100, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %load/vec4 v000001f828371ea0_0;
    %pushi/vec4 25, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.2, 8;
    %vpi_call/w 4 36 "$display", "Simulation succeeded" {0 0 0};
    %vpi_call/w 4 37 "$stop" {0 0 0};
    %jmp T_20.3;
T_20.2 ;
    %load/vec4 v000001f828371400_0;
    %cmpi/ne 96, 0, 32;
    %jmp/0xz  T_20.4, 6;
    %vpi_call/w 4 39 "$display", "Simulation failed" {0 0 0};
    %vpi_call/w 4 40 "$stop" {0 0 0};
T_20.4 ;
T_20.3 ;
T_20.0 ;
    %jmp T_20;
    .thread T_20;
    .scope S_000001f828290ba0;
T_21 ;
    %vpi_call/w 4 48 "$display", "---------------------------------" {0 0 0};
    %vpi_call/w 4 49 "$display", "--- Performance Counters ---" {0 0 0};
    %vpi_call/w 4 50 "$display", "Total Cycles:         %0d", v000001f828370610_0 {0 0 0};
    %vpi_call/w 4 51 "$display", "Instructions Retired: %0d", v000001f8283706b0_0 {0 0 0};
    %load/vec4 v000001f8283706b0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_21.0, 5;
    %vpi_func/r 4 55 "$itor", v000001f828370610_0 {0 0 0};
    %vpi_func/r 4 55 "$itor", v000001f8283706b0_0 {0 0 0};
    %div/wr;
    %vpi_call/w 4 55 "$display", "Average CPI:          %f", W<0,r> {0 1 0};
    %jmp T_21.1;
T_21.0 ;
    %vpi_call/w 4 57 "$display", "Average CPI:          N/A (0 instructions retired)" {0 0 0};
T_21.1 ;
    %vpi_call/w 4 58 "$display", "---------------------------------" {0 0 0};
    %end;
    .thread T_21, $final;
# The file index is used to find the file name in the following table.
:file_names 9;
    "N/A";
    "<interactive>";
    "-";
    ".\src/datapath.sv";
    ".\tb\tb_pipeline.sv";
    ".\src\riscvpipeline.sv";
    ".\src/controller.sv";
    ".\src/forwarding_unit.sv";
    ".\src/hazard_unit.sv";
