# Experimental Design & Process

## Summary
The circuit should generate a parity bit (green LED indicator) when the number of bits active in the circuit is odd.

## Theoretical Truth Table for Parity Generator
| Input A | Input B | Output AB | Input C | Output ABC |
| :-----: | :-----: | :-------: | :-----: | :--------: |
| 0 | 0 | 0 | 0 | 0 |
| 1 | 0 | 1 | 0 | 1 |
| 0 | 1 | 1 | 0 | 1 |
| 0 | 0 | 0 | 1 | 1 |
| 1 | 1 | 0 | 0 | 0 |
| 1 | 0 | 1 | 1 | 0 |
| 0 | 1 | 1 | 1 | 0 |
| 1 | 1 | 0 | 1 | 1 |

## Circuit Logic Diagram
<img src="../Media/circuit%20configuration.png" alt="Circuit Logic Diagram" width="600">

## Breadboard Documentation
<img src="../Media/
