INFO-FLOW: Workspace C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/ISPfinal/solution1 opened at Tue Jan 12 13:16:58 +0800 2021
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xc7z020-clg400-1 
Execute       ap_part_info -name xc7z020-clg400-1 -data single -quiet 
Command       ap_part_info done; 1.17 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xc7z020-clg400-1 
Execute         ap_part_info -name xc7z020-clg400-1 -data resources 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       get_default_platform 
Command     set_part done; 1.287 sec.
Execute     ap_part_info -data single -name xc7z020-clg400-1 
Execute     ap_part_info -name xc7z020-clg400-1 -data resources 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 1.456 sec.
Execute   set_part xc7z020-clg400-1 
Execute     ap_part_info -name xc7z020-clg400-1 -data single -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute       get_default_platform 
Execute       ap_part_info -data single -name xc7z020-clg400-1 
Execute       ap_part_info -name xc7z020-clg400-1 -data resources 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_chip_info -quiet -speed slow 
Execute     add_library xilinx/zynq/zynq_fpv6 
Execute       get_default_platform 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     get_default_platform 
Command   set_part done; 0.118 sec.
Execute   create_clock -period 10 -name default 
Execute   csynth_design 
Execute     get_config_compile -dump_cfg 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute       get_config_schedule -relax_ii_for_timing 
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
Execute       get_config_schedule -suppress_dependence_error_break 
INFO: [HLS 200-10] Analyzing design file 'proximal.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling proximal.cpp as C++
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       is_encrypted proximal.cpp 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "C:/Xilinx/Vivado/2019.2/msys" -hls  -fno-exceptions  -D__llvm__  -E "proximal.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  -o "C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/ISPfinal/solution1/.autopilot/db/proximal.pp.0.cpp" 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2019.2/msys -hls -fno-exceptions -D__llvm__ -E proximal.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/ISPfinal/solution1/.autopilot/db/proximal.pp.0.cpp
WARNING: [HLS 200-40] In file included from proximal.cpp:1:
In file included from ./proximal.h:1:
In file included from ./fft_top.h:94:
In file included from C:/Xilinx/Vivado/2019.2/common/technology/autopilot\hls_fft.h:912:
In file included from C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_fft_x_complex.h:68:
C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_x_complex.h:43:9: warning: hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature. [-W#pragma-messages]
#pragma message("hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature.")
        ^
1 warning generated.
Command       clang done; 0.925 sec.
Execute       tidy_31 xilinx-xfmat-array-geometry C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/ISPfinal/solution1/.autopilot/db/proximal.pp.0.cpp std=gnu++98 
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/ISPfinal/solution1/.autopilot/db/proximal.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.885 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang -syntaxcheck -src C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/ISPfinal/solution1/.autopilot/db/proximal.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "C:/Xilinx/Vivado/2019.2/msys" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot" -I "C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  "C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/ISPfinal/solution1/.autopilot/db/proximal.pp.0.cpp"  -o "C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/ISPfinal/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec C:/Xilinx/Vivado/2019.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2019.2/msys -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot -I C:/Xilinx/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/ISPfinal/solution1/.autopilot/db/proximal.pp.0.cpp -o C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/ISPfinal/solution1/.autopilot/db/useless.bc
ERROR: [HLS 200-70] Compilation errors found: In file included from proximal.cpp:1:
In file included from proximal.cpp:1:
In file included from ./proximal.h:1:
In file included from ./fft_top.h:94:
In file included from C:/Xilinx/Vivado/2019.2/common/technology/autopilot\hls_fft.h:913:
In file included from C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_fft_x_complex.h:68:
C:/Xilinx/Vivado/2019.2/common/technology/autopilot/hls_x_complex.h:43:9: warning: hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature. [-W#pragma-messages]
#pragma message("hls::x_complex library will be replaced in 2019.2 with a new implementation that does not provide automatic bit width expansion. Please avoid relying on this feature.")
        ^
In file included from proximal.cpp:1:
proximal.cpp:71:13: error: use of undeclared identifier 'printf'
            printf("FFT out %d \n",int(data_in[tmp].real().range()));
            ^
In file included from proximal.cpp:1:
In file included from proximal.cpp:1:
In file included from ./proximal.h:1:
In file included from ./fft_top.h:93:
In file included from C:/Xilinx/Vivado/2019.2/common/technology/autopilot\ap_fixed.h:55:
C:/Xilinx/Vivado/2019.2/common/technology/autopilot\ap_fixed_base.h:838:13: warning: shift count is negative [-Wshift-count-negative]
      ret.V <<= (_AP_I - _AP_W);
            ^   ~~~~~~~~~~~~~~~
C:/Xilinx/Vivado/2019.2/common/technology/autopilot\ap_int_base.h:359:18: note: in instantiation of member function 'ap_fixed_base<24, 1, true, 5, 3, 0>::to_ap_int_base' requested here
    Base::V = op.to_ap_int_base().V;
                 ^
C:/Xilinx/Vivado/2019.2/common/technology/autopilot\ap_int.h:249:9: note: in instantiation of function template specialization 'ap_int_base<8, false>::ap_int_base<24, 1, true, 5, 3, 0>' requested here
      : Base((ap_fixed_base<_AP_W2, _AP_I2, true, _AP_Q2, _AP_O2, _AP_N2>)op) {}
        ^
proximal.cpp:73:17: note: in instantiation of function template specialization 'ap_uint<8>::ap_uint<24, 1, 5, 3, 0>' requested here
 data_out[y][x]=eita_t(data_in[tmp].real());
                ^
2 warnings and 1 error generated.
Command       clang done; error code: 2; 1.272 sec.
Command     elaborate done; error code: 2; 3.216 sec.
Command   csynth_design done; error code: 2; 3.224 sec.
Command ap_source done; error code: 1; 4.866 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/ISPfinal/solution1 opened at Tue Jan 12 13:17:17 +0800 2021
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xc7z020-clg400-1 
Execute       ap_part_info -name xc7z020-clg400-1 -data single -quiet 
Command       ap_part_info done; 1.17 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xc7z020-clg400-1 
Execute         ap_part_info -name xc7z020-clg400-1 -data resources 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       get_default_platform 
Command     set_part done; 1.288 sec.
Execute     ap_part_info -data single -name xc7z020-clg400-1 
Execute     ap_part_info -name xc7z020-clg400-1 -data resources 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 1.452 sec.
Execute   csim_design -O -clean -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/DENOM.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/DENOM.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/IMAGINARY.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/IMAGINARY.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_B.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_B.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_G.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_G.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_R.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_R.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/REAL.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/REAL.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_B.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_B.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_G.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_G.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_R.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_R.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/deblur.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/deblur.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/deblur.h 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/deblur.h 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/divergent.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/divergent.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/divergent.h 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/divergent.h 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/fft_top.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/fft_top.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/fft_top.h 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/fft_top.h 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/proximal.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/proximal.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/proximal.h 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/proximal.h 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 4.873 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 13.731 sec.
Command ap_source done; 15.186 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/ISPfinal/solution1 opened at Tue Jan 12 13:19:50 +0800 2021
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xc7z020-clg400-1 
Execute       ap_part_info -name xc7z020-clg400-1 -data single -quiet 
Command       ap_part_info done; 1.175 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xc7z020-clg400-1 
Execute         ap_part_info -name xc7z020-clg400-1 -data resources 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       get_default_platform 
Command     set_part done; 1.298 sec.
Execute     ap_part_info -data single -name xc7z020-clg400-1 
Execute     ap_part_info -name xc7z020-clg400-1 -data resources 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 1.464 sec.
Execute   csim_design -O -clean -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/DENOM.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/DENOM.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/IMAGINARY.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/IMAGINARY.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_B.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_B.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_G.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_G.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_R.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_R.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/REAL.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/REAL.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_B.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_B.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_G.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_G.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_R.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_R.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/deblur.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/deblur.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/deblur.h 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/deblur.h 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/divergent.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/divergent.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/divergent.h 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/divergent.h 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/fft_top.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/fft_top.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/fft_top.h 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/fft_top.h 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/proximal.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/proximal.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/proximal.h 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/proximal.h 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 8.124 sec.
Command ap_source done; error code: 1; 9.591 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/ISPfinal/solution1 opened at Tue Jan 12 13:20:14 +0800 2021
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xc7z020-clg400-1 
Execute       ap_part_info -name xc7z020-clg400-1 -data single -quiet 
Command       ap_part_info done; 1.233 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xc7z020-clg400-1 
Execute         ap_part_info -name xc7z020-clg400-1 -data resources 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       get_default_platform 
Command     set_part done; 1.359 sec.
Execute     ap_part_info -data single -name xc7z020-clg400-1 
Execute     ap_part_info -name xc7z020-clg400-1 -data resources 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 1.528 sec.
Execute   csim_design -O -clean -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/DENOM.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/DENOM.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/IMAGINARY.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/IMAGINARY.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_B.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_B.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_G.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_G.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_R.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_R.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/REAL.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/REAL.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_B.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_B.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_G.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_G.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_R.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_R.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/deblur.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/deblur.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/deblur.h 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/deblur.h 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/divergent.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/divergent.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/divergent.h 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/divergent.h 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/fft_top.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/fft_top.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/fft_top.h 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/fft_top.h 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/proximal.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/proximal.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/proximal.h 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/proximal.h 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 8.39 sec.
Command ap_source done; error code: 1; 9.921 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/ISPfinal/solution1 opened at Tue Jan 12 13:21:37 +0800 2021
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xc7z020-clg400-1 
Execute       ap_part_info -name xc7z020-clg400-1 -data single -quiet 
Command       ap_part_info done; 1.202 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xc7z020-clg400-1 
Execute         ap_part_info -name xc7z020-clg400-1 -data resources 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       get_default_platform 
Command     set_part done; 1.324 sec.
Execute     ap_part_info -data single -name xc7z020-clg400-1 
Execute     ap_part_info -name xc7z020-clg400-1 -data resources 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 1.49 sec.
Execute   csim_design -O -clean -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/DENOM.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/DENOM.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/IMAGINARY.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/IMAGINARY.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_B.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_B.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_G.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_G.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_R.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_R.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/REAL.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/REAL.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_B.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_B.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_G.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_G.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_R.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_R.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/deblur.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/deblur.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/deblur.h 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/deblur.h 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/divergent.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/divergent.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/divergent.h 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/divergent.h 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/fft_top.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/fft_top.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/fft_top.h 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/fft_top.h 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/proximal.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/proximal.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/proximal.h 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/proximal.h 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 1.692 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 10.644 sec.
Command ap_source done; 12.137 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/ISPfinal/solution1 opened at Tue Jan 12 13:25:09 +0800 2021
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xc7z020-clg400-1 
Execute       ap_part_info -name xc7z020-clg400-1 -data single -quiet 
Command       ap_part_info done; 1.184 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xc7z020-clg400-1 
Execute         ap_part_info -name xc7z020-clg400-1 -data resources 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       get_default_platform 
Command     set_part done; 1.306 sec.
Execute     ap_part_info -data single -name xc7z020-clg400-1 
Execute     ap_part_info -name xc7z020-clg400-1 -data resources 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 1.471 sec.
Execute   csim_design -O -clean -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/DENOM.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/DENOM.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/IMAGINARY.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/IMAGINARY.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_B.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_B.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_G.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_G.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_R.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_R.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/REAL.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/REAL.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_B.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_B.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_G.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_G.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_R.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_R.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/deblur.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/deblur.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/deblur.h 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/deblur.h 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/divergent.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/divergent.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/divergent.h 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/divergent.h 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/fft_top.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/fft_top.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/fft_top.h 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/fft_top.h 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/proximal.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/proximal.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/proximal.h 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/proximal.h 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 8.251 sec.
Command ap_source done; error code: 1; 9.724 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/ISPfinal/solution1 opened at Tue Jan 12 13:25:47 +0800 2021
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xc7z020-clg400-1 
Execute       ap_part_info -name xc7z020-clg400-1 -data single -quiet 
Command       ap_part_info done; 1.181 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xc7z020-clg400-1 
Execute         ap_part_info -name xc7z020-clg400-1 -data resources 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       get_default_platform 
Command     set_part done; 1.304 sec.
Execute     ap_part_info -data single -name xc7z020-clg400-1 
Execute     ap_part_info -name xc7z020-clg400-1 -data resources 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 1.472 sec.
Execute   csim_design -O -argv -fpermissive -clean -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/DENOM.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/DENOM.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/IMAGINARY.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/IMAGINARY.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_B.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_B.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_G.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_G.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_R.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_R.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/REAL.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/REAL.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_B.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_B.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_G.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_G.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_R.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_R.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/deblur.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/deblur.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/deblur.h 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/deblur.h 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/divergent.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/divergent.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/divergent.h 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/divergent.h 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/fft_top.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/fft_top.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/fft_top.h 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/fft_top.h 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/proximal.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/proximal.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/proximal.h 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/proximal.h 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 8.255 sec.
Command ap_source done; error code: 1; 9.73 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/ISPfinal/solution1 opened at Tue Jan 12 13:29:08 +0800 2021
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xc7z020-clg400-1 
Execute       ap_part_info -name xc7z020-clg400-1 -data single -quiet 
Command       ap_part_info done; 1.181 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xc7z020-clg400-1 
Execute         ap_part_info -name xc7z020-clg400-1 -data resources 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       get_default_platform 
Command     set_part done; 1.304 sec.
Execute     ap_part_info -data single -name xc7z020-clg400-1 
Execute     ap_part_info -name xc7z020-clg400-1 -data resources 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 1.475 sec.
Execute   csim_design -O -argv -fpermissive -clean -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/DENOM.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/DENOM.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/IMAGINARY.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/IMAGINARY.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_B.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_B.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_G.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_G.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_R.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_R.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/REAL.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/REAL.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_B.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_B.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_G.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_G.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_R.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_R.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/deblur.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/deblur.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/deblur.h 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/deblur.h 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/divergent.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/divergent.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/divergent.h 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/divergent.h 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/fft_top.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/fft_top.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/fft_top.h 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/fft_top.h 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/proximal.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/proximal.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/proximal.h 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/proximal.h 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 2.089 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 11.307 sec.
Command ap_source done; 12.786 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/ISPfinal/solution1 opened at Tue Jan 12 14:10:44 +0800 2021
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xc7z020-clg400-1 
Execute       ap_part_info -name xc7z020-clg400-1 -data single -quiet 
Command       ap_part_info done; 1.219 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xc7z020-clg400-1 
Execute         ap_part_info -name xc7z020-clg400-1 -data resources 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       get_default_platform 
Command     set_part done; 1.339 sec.
Execute     ap_part_info -data single -name xc7z020-clg400-1 
Execute     ap_part_info -name xc7z020-clg400-1 -data resources 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 1.505 sec.
Execute   csim_design -O -argv -fpermissive -clean -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/DENOM.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/DENOM.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/IMAGINARY.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/IMAGINARY.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_B.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_B.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_G.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_G.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_R.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_R.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/REAL.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/REAL.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_B.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_B.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_G.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_G.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_R.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_R.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/deblur.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/deblur.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/deblur.h 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/deblur.h 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/divergent.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/divergent.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/divergent.h 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/divergent.h 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/fft_top.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/fft_top.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/fft_top.h 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/fft_top.h 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/proximal.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/proximal.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/proximal.h 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/proximal.h 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 8.191 sec.
Command ap_source done; error code: 1; 9.699 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/ISPfinal/solution1 opened at Tue Jan 12 15:29:41 +0800 2021
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.102 sec.
Command     ap_source done; 0.102 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xc7z020-clg400-1 
Execute       ap_part_info -name xc7z020-clg400-1 -data single -quiet 
Command       ap_part_info done; 1.189 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xc7z020-clg400-1 
Execute         ap_part_info -name xc7z020-clg400-1 -data resources 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       get_default_platform 
Command     set_part done; 1.307 sec.
Execute     ap_part_info -data single -name xc7z020-clg400-1 
Execute     ap_part_info -name xc7z020-clg400-1 -data resources 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 1.476 sec.
Execute   csim_design -O -argv -fpermissive -clean -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/DENOM.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/DENOM.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/IMAGINARY.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/IMAGINARY.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_B.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_B.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_G.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_G.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_R.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_R.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/REAL.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/REAL.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_B.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_B.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_G.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_G.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_R.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_R.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/deblur.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/deblur.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/deblur.h 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/deblur.h 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/divergent.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/divergent.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/divergent.h 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/divergent.h 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/fft_top.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/fft_top.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/fft_top.h 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/fft_top.h 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/proximal.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/proximal.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/proximal.h 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/proximal.h 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 6.348 sec.
Command ap_source done; error code: 1; 7.826 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/ISPfinal/solution1 opened at Tue Jan 12 15:31:44 +0800 2021
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xc7z020-clg400-1 
Execute       ap_part_info -name xc7z020-clg400-1 -data single -quiet 
Command       ap_part_info done; 1.17 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xc7z020-clg400-1 
Execute         ap_part_info -name xc7z020-clg400-1 -data resources 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       get_default_platform 
Command     set_part done; 1.289 sec.
Execute     ap_part_info -data single -name xc7z020-clg400-1 
Execute     ap_part_info -name xc7z020-clg400-1 -data resources 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 1.453 sec.
Execute   csim_design -O -argv -fpermissive -clean -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/DENOM.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/DENOM.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/IMAGINARY.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/IMAGINARY.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_B.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_B.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_G.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_G.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_R.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_R.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/REAL.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/REAL.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_B.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_B.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_G.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_G.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_R.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_R.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/deblur.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/deblur.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/deblur.h 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/deblur.h 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/divergent.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/divergent.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/divergent.h 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/divergent.h 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/fft_top.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/fft_top.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/fft_top.h 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/fft_top.h 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/proximal.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/proximal.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/proximal.h 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/proximal.h 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 8.014 sec.
Command ap_source done; error code: 1; 9.47 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/ISPfinal/solution1 opened at Tue Jan 12 15:32:31 +0800 2021
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xc7z020-clg400-1 
Execute       ap_part_info -name xc7z020-clg400-1 -data single -quiet 
Command       ap_part_info done; 1.165 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xc7z020-clg400-1 
Execute         ap_part_info -name xc7z020-clg400-1 -data resources 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       get_default_platform 
Command     set_part done; 1.282 sec.
Execute     ap_part_info -data single -name xc7z020-clg400-1 
Execute     ap_part_info -name xc7z020-clg400-1 -data resources 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 1.446 sec.
Execute   csim_design -O -argv -fpermissive -clean -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/DENOM.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/DENOM.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/IMAGINARY.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/IMAGINARY.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_B.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_B.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_G.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_G.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_R.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_R.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/REAL.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/REAL.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_B.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_B.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_G.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_G.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_R.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_R.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/deblur.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/deblur.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/deblur.h 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/deblur.h 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/divergent.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/divergent.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/divergent.h 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/divergent.h 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/fft_top.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/fft_top.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/fft_top.h 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/fft_top.h 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/proximal.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/proximal.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/proximal.h 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/proximal.h 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 8.083 sec.
Command ap_source done; error code: 1; 9.532 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/ISPfinal/solution1 opened at Tue Jan 12 15:33:29 +0800 2021
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xc7z020-clg400-1 
Execute       ap_part_info -name xc7z020-clg400-1 -data single -quiet 
Command       ap_part_info done; 1.169 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xc7z020-clg400-1 
Execute         ap_part_info -name xc7z020-clg400-1 -data resources 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       get_default_platform 
Command     set_part done; 1.287 sec.
Execute     ap_part_info -data single -name xc7z020-clg400-1 
Execute     ap_part_info -name xc7z020-clg400-1 -data resources 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 1.451 sec.
Execute   csim_design -O -argv -fpermissive -clean -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/DENOM.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/DENOM.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/IMAGINARY.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/IMAGINARY.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_B.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_B.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_G.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_G.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_R.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_R.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/REAL.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/REAL.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_B.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_B.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_G.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_G.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_R.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_R.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/deblur.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/deblur.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/deblur.h 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/deblur.h 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/divergent.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/divergent.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/divergent.h 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/divergent.h 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/fft_top.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/fft_top.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/fft_top.h 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/fft_top.h 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/proximal.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/proximal.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/proximal.h 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/proximal.h 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     source run_sim.tcl 
Command     ap_source done; error code: 1; 0.926 sec.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 9.521 sec.
Command ap_source done; error code: 1; 10.975 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/ISPfinal/solution1 opened at Tue Jan 12 15:36:12 +0800 2021
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xc7z020-clg400-1 
Execute       ap_part_info -name xc7z020-clg400-1 -data single -quiet 
Command       ap_part_info done; 1.196 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xc7z020-clg400-1 
Execute         ap_part_info -name xc7z020-clg400-1 -data resources 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       get_default_platform 
Command     set_part done; 1.314 sec.
Execute     ap_part_info -data single -name xc7z020-clg400-1 
Execute     ap_part_info -name xc7z020-clg400-1 -data resources 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 1.48 sec.
Execute   csim_design -O -argv -fpermissive -clean -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/DENOM.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/DENOM.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/IMAGINARY.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/IMAGINARY.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_B.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_B.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_G.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_G.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_R.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_R.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/REAL.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/REAL.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_B.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_B.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_G.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_G.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_R.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_R.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/deblur.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/deblur.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/deblur.h 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/deblur.h 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/divergent.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/divergent.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/divergent.h 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/divergent.h 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/fft_top.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/fft_top.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/fft_top.h 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/fft_top.h 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/proximal.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/proximal.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/proximal.h 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/proximal.h 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     source run_sim.tcl 
Command     ap_source done; error code: 1; 0.912 sec.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 9.492 sec.
Command ap_source done; error code: 1; 10.975 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/ISPfinal/solution1 opened at Tue Jan 12 15:43:21 +0800 2021
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xc7z020-clg400-1 
Execute       ap_part_info -name xc7z020-clg400-1 -data single -quiet 
Command       ap_part_info done; 1.171 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xc7z020-clg400-1 
Execute         ap_part_info -name xc7z020-clg400-1 -data resources 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       get_default_platform 
Command     set_part done; 1.29 sec.
Execute     ap_part_info -data single -name xc7z020-clg400-1 
Execute     ap_part_info -name xc7z020-clg400-1 -data resources 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 1.454 sec.
Execute   csim_design -O -argv -fpermissive -clean -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/DENOM.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/DENOM.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/IMAGINARY.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/IMAGINARY.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_B.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_B.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_G.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_G.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_R.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_R.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/REAL.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/REAL.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_B.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_B.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_G.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_G.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_R.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_R.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/deblur.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/deblur.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/deblur.h 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/deblur.h 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/divergent.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/divergent.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/divergent.h 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/divergent.h 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/fft_top.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/fft_top.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/fft_top.h 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/fft_top.h 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/proximal.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/proximal.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/proximal.h 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/proximal.h 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 6.345 sec.
Command ap_source done; error code: 1; 7.802 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/ISPfinal/solution1 opened at Tue Jan 12 15:44:21 +0800 2021
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xc7z020-clg400-1 
Execute       ap_part_info -name xc7z020-clg400-1 -data single -quiet 
Command       ap_part_info done; 1.168 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xc7z020-clg400-1 
Execute         ap_part_info -name xc7z020-clg400-1 -data resources 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       get_default_platform 
Command     set_part done; 1.286 sec.
Execute     ap_part_info -data single -name xc7z020-clg400-1 
Execute     ap_part_info -name xc7z020-clg400-1 -data resources 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 1.45 sec.
Execute   csim_design -O -argv -fpermissive -clean -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/DENOM.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/DENOM.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/IMAGINARY.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/IMAGINARY.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_B.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_B.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_G.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_G.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_R.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_R.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/REAL.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/REAL.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_B.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_B.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_G.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_G.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_R.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_R.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/deblur.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/deblur.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/deblur.h 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/deblur.h 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/divergent.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/divergent.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/divergent.h 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/divergent.h 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/fft_top.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/fft_top.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/fft_top.h 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/fft_top.h 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/proximal.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/proximal.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/proximal.h 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/proximal.h 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     source run_sim.tcl 
Command     ap_source done; error code: 1; 0.913 sec.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 9.435 sec.
Command ap_source done; error code: 1; 10.888 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/ISPfinal/solution1 opened at Tue Jan 12 15:50:33 +0800 2021
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xc7z020-clg400-1 
Execute       ap_part_info -name xc7z020-clg400-1 -data single -quiet 
Command       ap_part_info done; 1.166 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xc7z020-clg400-1 
Execute         ap_part_info -name xc7z020-clg400-1 -data resources 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       get_default_platform 
Command     set_part done; 1.285 sec.
Execute     ap_part_info -data single -name xc7z020-clg400-1 
Execute     ap_part_info -name xc7z020-clg400-1 -data resources 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 1.448 sec.
Execute   csim_design -O -argv -fpermissive -clean -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/DENOM.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/DENOM.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/IMAGINARY.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/IMAGINARY.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_B.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_B.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_G.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_G.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_R.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_R.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/REAL.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/REAL.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_B.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_B.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_G.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_G.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_R.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_R.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/deblur.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/deblur.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/deblur.h 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/deblur.h 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/divergent.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/divergent.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/divergent.h 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/divergent.h 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/fft_top.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/fft_top.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/fft_top.h 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/fft_top.h 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/proximal.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/proximal.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/proximal.h 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/proximal.h 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     source run_sim.tcl 
Command     ap_source done; error code: 1; 0.913 sec.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 9.319 sec.
Command ap_source done; error code: 1; 10.77 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/ISPfinal/solution1 opened at Tue Jan 12 15:54:18 +0800 2021
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xc7z020-clg400-1 
Execute       ap_part_info -name xc7z020-clg400-1 -data single -quiet 
Command       ap_part_info done; 1.164 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xc7z020-clg400-1 
Execute         ap_part_info -name xc7z020-clg400-1 -data resources 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       get_default_platform 
Command     set_part done; 1.284 sec.
Execute     ap_part_info -data single -name xc7z020-clg400-1 
Execute     ap_part_info -name xc7z020-clg400-1 -data resources 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 1.448 sec.
Execute   csim_design -O -argv -fpermissive -clean -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/DENOM.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/DENOM.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/IMAGINARY.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/IMAGINARY.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_B.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_B.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_G.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_G.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_R.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_R.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/REAL.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/REAL.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_B.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_B.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_G.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_G.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_R.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_R.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/deblur.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/deblur.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/deblur.h 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/deblur.h 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/divergent.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/divergent.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/divergent.h 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/divergent.h 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/fft_top.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/fft_top.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/fft_top.h 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/fft_top.h 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/proximal.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/proximal.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/proximal.h 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/proximal.h 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 1.609 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 10.359 sec.
Command ap_source done; 11.81 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/ISPfinal/solution1 opened at Tue Jan 12 15:57:58 +0800 2021
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xc7z020-clg400-1 
Execute       ap_part_info -name xc7z020-clg400-1 -data single -quiet 
Command       ap_part_info done; 1.167 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xc7z020-clg400-1 
Execute         ap_part_info -name xc7z020-clg400-1 -data resources 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       get_default_platform 
Command     set_part done; 1.285 sec.
Execute     ap_part_info -data single -name xc7z020-clg400-1 
Execute     ap_part_info -name xc7z020-clg400-1 -data resources 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 1.45 sec.
Execute   csim_design -O -argv -fpermissive -clean -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/DENOM.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/DENOM.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/IMAGINARY.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/IMAGINARY.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_B.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_B.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_G.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_G.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_R.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_R.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/REAL.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/REAL.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_B.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_B.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_G.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_G.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_R.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_R.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/deblur.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/deblur.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/deblur.h 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/deblur.h 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/divergent.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/divergent.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/divergent.h 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/divergent.h 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/fft_top.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/fft_top.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/fft_top.h 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/fft_top.h 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/proximal.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/proximal.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/proximal.h 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/proximal.h 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 6.317 sec.
Command ap_source done; error code: 1; 7.77 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/ISPfinal/solution1 opened at Tue Jan 12 15:58:46 +0800 2021
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xc7z020-clg400-1 
Execute       ap_part_info -name xc7z020-clg400-1 -data single -quiet 
Command       ap_part_info done; 1.168 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xc7z020-clg400-1 
Execute         ap_part_info -name xc7z020-clg400-1 -data resources 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       get_default_platform 
Command     set_part done; 1.286 sec.
Execute     ap_part_info -data single -name xc7z020-clg400-1 
Execute     ap_part_info -name xc7z020-clg400-1 -data resources 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 1.45 sec.
Execute   csim_design -O -argv -fpermissive -clean -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/DENOM.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/DENOM.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/IMAGINARY.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/IMAGINARY.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_B.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_B.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_G.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_G.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_R.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_R.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/REAL.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/REAL.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_B.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_B.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_G.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_G.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_R.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_R.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/deblur.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/deblur.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/deblur.h 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/deblur.h 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/divergent.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/divergent.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/divergent.h 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/divergent.h 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/fft_top.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/fft_top.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/fft_top.h 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/fft_top.h 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/proximal.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/proximal.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/proximal.h 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/proximal.h 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 6.325 sec.
Command ap_source done; error code: 1; 7.778 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/ISPfinal/solution1 opened at Tue Jan 12 15:59:01 +0800 2021
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xc7z020-clg400-1 
Execute       ap_part_info -name xc7z020-clg400-1 -data single -quiet 
Command       ap_part_info done; 1.178 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xc7z020-clg400-1 
Execute         ap_part_info -name xc7z020-clg400-1 -data resources 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       get_default_platform 
Command     set_part done; 1.297 sec.
Execute     ap_part_info -data single -name xc7z020-clg400-1 
Execute     ap_part_info -name xc7z020-clg400-1 -data resources 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 1.46 sec.
Execute   csim_design -O -argv -fpermissive -clean -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/DENOM.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/DENOM.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/IMAGINARY.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/IMAGINARY.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_B.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_B.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_G.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_G.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_R.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_R.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/REAL.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/REAL.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_B.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_B.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_G.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_G.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_R.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_R.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/deblur.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/deblur.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/deblur.h 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/deblur.h 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/divergent.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/divergent.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/divergent.h 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/divergent.h 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/fft_top.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/fft_top.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/fft_top.h 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/fft_top.h 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/proximal.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/proximal.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/proximal.h 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/proximal.h 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     source run_sim.tcl 
Command     ap_source done; error code: 1; 0.902 sec.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 9.421 sec.
Command ap_source done; error code: 1; 10.885 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/ISPfinal/solution1 opened at Tue Jan 12 16:00:24 +0800 2021
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xc7z020-clg400-1 
Execute       ap_part_info -name xc7z020-clg400-1 -data single -quiet 
Command       ap_part_info done; 1.169 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xc7z020-clg400-1 
Execute         ap_part_info -name xc7z020-clg400-1 -data resources 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       get_default_platform 
Command     set_part done; 1.285 sec.
Execute     ap_part_info -data single -name xc7z020-clg400-1 
Execute     ap_part_info -name xc7z020-clg400-1 -data resources 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 1.449 sec.
Execute   csim_design -O -argv -fpermissive -clean -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/DENOM.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/DENOM.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/IMAGINARY.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/IMAGINARY.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_B.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_B.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_G.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_G.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_R.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_R.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/REAL.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/REAL.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_B.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_B.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_G.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_G.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_R.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_R.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/deblur.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/deblur.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/deblur.h 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/deblur.h 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/divergent.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/divergent.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/divergent.h 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/divergent.h 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/fft_top.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/fft_top.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/fft_top.h 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/fft_top.h 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/proximal.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/proximal.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/proximal.h 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/proximal.h 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 1.558 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 10.309 sec.
Command ap_source done; 11.761 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/ISPfinal/solution1 opened at Tue Jan 12 16:00:50 +0800 2021
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xc7z020-clg400-1 
Execute       ap_part_info -name xc7z020-clg400-1 -data single -quiet 
Command       ap_part_info done; 1.17 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xc7z020-clg400-1 
Execute         ap_part_info -name xc7z020-clg400-1 -data resources 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       get_default_platform 
Command     set_part done; 1.29 sec.
Execute     ap_part_info -data single -name xc7z020-clg400-1 
Execute     ap_part_info -name xc7z020-clg400-1 -data resources 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 1.454 sec.
Execute   csim_design -O -argv -fpermissive -clean -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/DENOM.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/DENOM.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/IMAGINARY.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/IMAGINARY.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_B.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_B.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_G.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_G.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_R.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_R.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/REAL.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/REAL.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_B.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_B.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_G.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_G.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_R.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_R.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/deblur.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/deblur.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/deblur.h 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/deblur.h 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/divergent.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/divergent.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/divergent.h 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/divergent.h 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/fft_top.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/fft_top.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/fft_top.h 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/fft_top.h 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/proximal.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/proximal.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/proximal.h 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/proximal.h 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     source run_sim.tcl 
Command     ap_source done; error code: 1; 0.888 sec.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 9.464 sec.
Command ap_source done; error code: 1; 10.921 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/ISPfinal/solution1 opened at Tue Jan 12 16:06:33 +0800 2021
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xc7z020-clg400-1 
Execute       ap_part_info -name xc7z020-clg400-1 -data single -quiet 
Command       ap_part_info done; 1.17 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xc7z020-clg400-1 
Execute         ap_part_info -name xc7z020-clg400-1 -data resources 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       get_default_platform 
Command     set_part done; 1.289 sec.
Execute     ap_part_info -data single -name xc7z020-clg400-1 
Execute     ap_part_info -name xc7z020-clg400-1 -data resources 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 1.453 sec.
Execute   csim_design -O -argv -fpermissive -clean -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/DENOM.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/DENOM.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/IMAGINARY.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/IMAGINARY.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_B.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_B.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_G.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_G.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_R.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_R.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/REAL.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/REAL.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_B.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_B.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_G.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_G.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_R.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_R.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/deblur.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/deblur.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/deblur.h 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/deblur.h 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/divergent.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/divergent.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/divergent.h 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/divergent.h 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/fft_top.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/fft_top.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/fft_top.h 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/fft_top.h 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/proximal.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/proximal.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/proximal.h 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/proximal.h 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     source run_sim.tcl 
Command     ap_source done; error code: 1; 0.922 sec.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 9.462 sec.
Command ap_source done; error code: 1; 10.918 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/ISPfinal/solution1 opened at Tue Jan 12 16:08:07 +0800 2021
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xc7z020-clg400-1 
Execute       ap_part_info -name xc7z020-clg400-1 -data single -quiet 
Command       ap_part_info done; 1.173 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xc7z020-clg400-1 
Execute         ap_part_info -name xc7z020-clg400-1 -data resources 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       get_default_platform 
Command     set_part done; 1.291 sec.
Execute     ap_part_info -data single -name xc7z020-clg400-1 
Execute     ap_part_info -name xc7z020-clg400-1 -data resources 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 1.459 sec.
Execute   csim_design -O -argv -fpermissive -clean -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/DENOM.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/DENOM.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/IMAGINARY.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/IMAGINARY.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_B.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_B.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_G.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_G.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_R.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_R.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/REAL.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/REAL.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_B.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_B.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_G.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_G.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_R.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_R.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/deblur.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/deblur.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/deblur.h 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/deblur.h 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/divergent.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/divergent.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/divergent.h 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/divergent.h 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/fft_top.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/fft_top.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/fft_top.h 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/fft_top.h 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/proximal.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/proximal.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/proximal.h 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/proximal.h 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 1.606 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 10.054 sec.
Command ap_source done; 11.516 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/ISPfinal/solution1 opened at Tue Jan 12 16:27:51 +0800 2021
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xc7z020-clg400-1 
Execute       ap_part_info -name xc7z020-clg400-1 -data single -quiet 
Command       ap_part_info done; 1.17 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xc7z020-clg400-1 
Execute         ap_part_info -name xc7z020-clg400-1 -data resources 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       get_default_platform 
Command     set_part done; 1.288 sec.
Execute     ap_part_info -data single -name xc7z020-clg400-1 
Execute     ap_part_info -name xc7z020-clg400-1 -data resources 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 1.455 sec.
Execute   csim_design -O -argv -fpermissive -clean -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/DENOM.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/DENOM.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/IMAGINARY.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/IMAGINARY.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_B.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_B.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_G.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_G.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_R.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_R.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/REAL.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/REAL.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_B.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_B.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_G.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_G.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_R.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_R.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/deblur.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/deblur.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/deblur.h 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/deblur.h 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/divergent.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/divergent.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/divergent.h 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/divergent.h 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/fft_top.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/fft_top.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/fft_top.h 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/fft_top.h 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/proximal.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/proximal.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/proximal.h 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/proximal.h 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     source run_sim.tcl 
Command     ap_source done; error code: 1; 0.928 sec.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 9.48 sec.
Command ap_source done; error code: 1; 10.938 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/ISPfinal/solution1 opened at Tue Jan 12 16:28:51 +0800 2021
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xc7z020-clg400-1 
Execute       ap_part_info -name xc7z020-clg400-1 -data single -quiet 
Command       ap_part_info done; 1.164 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xc7z020-clg400-1 
Execute         ap_part_info -name xc7z020-clg400-1 -data resources 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       get_default_platform 
Command     set_part done; 1.28 sec.
Execute     ap_part_info -data single -name xc7z020-clg400-1 
Execute     ap_part_info -name xc7z020-clg400-1 -data resources 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 1.443 sec.
Execute   csim_design -setup -use_gcc -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/DENOM.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/DENOM.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/IMAGINARY.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/IMAGINARY.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_B.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_B.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_G.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_G.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_R.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_R.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/REAL.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/REAL.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_B.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_B.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_G.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_G.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_R.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_R.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/deblur.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/deblur.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/deblur.h 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/deblur.h 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/divergent.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/divergent.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/divergent.h 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/divergent.h 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/fft_top.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/fft_top.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/fft_top.h 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/fft_top.h 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/proximal.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/proximal.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/proximal.h 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/proximal.h 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 10.673 sec.
Command ap_source done; 12.119 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/ISPfinal/solution1 opened at Tue Jan 12 16:31:44 +0800 2021
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xc7z020-clg400-1 
Execute       ap_part_info -name xc7z020-clg400-1 -data single -quiet 
Command       ap_part_info done; 1.171 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xc7z020-clg400-1 
Execute         ap_part_info -name xc7z020-clg400-1 -data resources 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       get_default_platform 
Command     set_part done; 1.293 sec.
Execute     ap_part_info -data single -name xc7z020-clg400-1 
Execute     ap_part_info -name xc7z020-clg400-1 -data resources 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 1.458 sec.
Execute   csim_design -setup -use_gcc -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/DENOM.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/DENOM.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/IMAGINARY.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/IMAGINARY.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_B.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_B.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_G.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_G.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_R.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_R.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/REAL.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/REAL.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_B.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_B.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_G.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_G.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_R.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_R.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/deblur.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/deblur.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/deblur.h 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/deblur.h 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/divergent.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/divergent.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/divergent.h 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/divergent.h 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/fft_top.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/fft_top.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/fft_top.h 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/fft_top.h 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/proximal.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/proximal.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/proximal.h 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/proximal.h 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 0.373 sec.
Command ap_source done; 1.834 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/ISPfinal/solution1 opened at Tue Jan 12 16:32:06 +0800 2021
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xc7z020-clg400-1 
Execute       ap_part_info -name xc7z020-clg400-1 -data single -quiet 
Command       ap_part_info done; 1.161 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xc7z020-clg400-1 
Execute         ap_part_info -name xc7z020-clg400-1 -data resources 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       get_default_platform 
Command     set_part done; 1.281 sec.
Execute     ap_part_info -data single -name xc7z020-clg400-1 
Execute     ap_part_info -name xc7z020-clg400-1 -data resources 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 1.443 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/DENOM.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/DENOM.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/IMAGINARY.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/IMAGINARY.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_B.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_B.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_G.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_G.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_R.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_R.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/REAL.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/REAL.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_B.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_B.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_G.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_G.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_R.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_R.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/deblur.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/deblur.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/deblur.h 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/deblur.h 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/divergent.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/divergent.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/divergent.h 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/divergent.h 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/fft_top.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/fft_top.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/fft_top.h 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/fft_top.h 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/proximal.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/proximal.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/proximal.h 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/proximal.h 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     source run_sim.tcl 
Command     ap_source done; error code: 1; 0.909 sec.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 11.662 sec.
Command ap_source done; error code: 1; 13.108 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/ISPfinal/solution1 opened at Tue Jan 12 16:33:56 +0800 2021
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xc7z020-clg400-1 
Execute       ap_part_info -name xc7z020-clg400-1 -data single -quiet 
Command       ap_part_info done; 1.175 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xc7z020-clg400-1 
Execute         ap_part_info -name xc7z020-clg400-1 -data resources 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       get_default_platform 
Command     set_part done; 1.293 sec.
Execute     ap_part_info -data single -name xc7z020-clg400-1 
Execute     ap_part_info -name xc7z020-clg400-1 -data resources 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 1.461 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/DENOM.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/DENOM.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/IMAGINARY.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/IMAGINARY.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_B.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_B.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_G.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_G.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_R.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_R.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/REAL.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/REAL.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_B.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_B.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_G.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_G.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_R.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_R.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/deblur.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/deblur.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/deblur.h 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/deblur.h 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/divergent.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/divergent.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/divergent.h 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/divergent.h 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/fft_top.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/fft_top.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/fft_top.h 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/fft_top.h 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/proximal.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/proximal.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/proximal.h 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/proximal.h 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     source run_sim.tcl 
Command     ap_source done; error code: 1; 0.917 sec.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 9.589 sec.
Command ap_source done; error code: 1; 11.053 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/ISPfinal/solution1 opened at Tue Jan 12 16:34:21 +0800 2021
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xc7z020-clg400-1 
Execute       ap_part_info -name xc7z020-clg400-1 -data single -quiet 
Command       ap_part_info done; 1.195 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xc7z020-clg400-1 
Execute         ap_part_info -name xc7z020-clg400-1 -data resources 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       get_default_platform 
Command     set_part done; 1.314 sec.
Execute     ap_part_info -data single -name xc7z020-clg400-1 
Execute     ap_part_info -name xc7z020-clg400-1 -data resources 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 1.482 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/DENOM.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/DENOM.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/IMAGINARY.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/IMAGINARY.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_B.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_B.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_G.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_G.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_R.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_R.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/REAL.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/REAL.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_B.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_B.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_G.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_G.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_R.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_R.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/deblur.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/deblur.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/deblur.h 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/deblur.h 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/divergent.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/divergent.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/divergent.h 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/divergent.h 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/fft_top.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/fft_top.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/fft_top.h 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/fft_top.h 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/proximal.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/proximal.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/proximal.h 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/proximal.h 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 7.692 sec.
Command ap_source done; error code: 1; 9.177 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/ISPfinal/solution1 opened at Tue Jan 12 16:35:41 +0800 2021
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xc7z020-clg400-1 
Execute       ap_part_info -name xc7z020-clg400-1 -data single -quiet 
Command       ap_part_info done; 1.166 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xc7z020-clg400-1 
Execute         ap_part_info -name xc7z020-clg400-1 -data resources 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       get_default_platform 
Command     set_part done; 1.284 sec.
Execute     ap_part_info -data single -name xc7z020-clg400-1 
Execute     ap_part_info -name xc7z020-clg400-1 -data resources 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 1.448 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/DENOM.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/DENOM.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/IMAGINARY.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/IMAGINARY.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_B.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_B.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_G.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_G.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_R.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_R.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/REAL.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/REAL.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_B.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_B.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_G.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_G.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_R.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_R.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/deblur.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/deblur.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/deblur.h 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/deblur.h 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/divergent.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/divergent.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/divergent.h 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/divergent.h 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/fft_top.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/fft_top.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/fft_top.h 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/fft_top.h 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/proximal.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/proximal.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/proximal.h 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/proximal.h 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     source run_sim.tcl 
Command     ap_source done; error code: 1; 0.902 sec.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 9.636 sec.
Command ap_source done; error code: 1; 11.087 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/ISPfinal/solution1 opened at Tue Jan 12 16:59:36 +0800 2021
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xc7z020-clg400-1 
Execute       ap_part_info -name xc7z020-clg400-1 -data single -quiet 
Command       ap_part_info done; 1.177 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xc7z020-clg400-1 
Execute         ap_part_info -name xc7z020-clg400-1 -data resources 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       get_default_platform 
Command     set_part done; 1.297 sec.
Execute     ap_part_info -data single -name xc7z020-clg400-1 
Execute     ap_part_info -name xc7z020-clg400-1 -data resources 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 1.462 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/DENOM.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/DENOM.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/IMAGINARY.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/IMAGINARY.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_B.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_B.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_G.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_G.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_R.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_R.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/REAL.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/REAL.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_B.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_B.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_G.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_G.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_R.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_R.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/deblur.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/deblur.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/deblur.h 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/deblur.h 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/divergent.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/divergent.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/divergent.h 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/divergent.h 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/fft_top.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/fft_top.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/fft_top.h 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/fft_top.h 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/proximal.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/proximal.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/proximal.h 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/proximal.h 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 5.299 sec.
Command ap_source done; error code: 1; 6.764 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/ISPfinal/solution1 opened at Tue Jan 12 17:00:26 +0800 2021
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xc7z020-clg400-1 
Execute       ap_part_info -name xc7z020-clg400-1 -data single -quiet 
Command       ap_part_info done; 1.163 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xc7z020-clg400-1 
Execute         ap_part_info -name xc7z020-clg400-1 -data resources 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       get_default_platform 
Command     set_part done; 1.281 sec.
Execute     ap_part_info -data single -name xc7z020-clg400-1 
Execute     ap_part_info -name xc7z020-clg400-1 -data resources 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 1.445 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/DENOM.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/DENOM.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/IMAGINARY.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/IMAGINARY.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_B.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_B.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_G.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_G.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_R.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_R.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/REAL.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/REAL.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_B.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_B.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_G.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_G.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_R.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_R.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/deblur.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/deblur.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/deblur.h 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/deblur.h 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/divergent.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/divergent.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/divergent.h 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/divergent.h 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/fft_top.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/fft_top.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/fft_top.h 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/fft_top.h 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/proximal.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/proximal.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/proximal.h 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/proximal.h 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     source run_sim.tcl 
Command     ap_source done; error code: 1; 0.87 sec.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 9.575 sec.
Command ap_source done; error code: 1; 11.023 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/ISPfinal/solution1 opened at Tue Jan 12 17:03:24 +0800 2021
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xc7z020-clg400-1 
Execute       ap_part_info -name xc7z020-clg400-1 -data single -quiet 
Command       ap_part_info done; 1.166 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xc7z020-clg400-1 
Execute         ap_part_info -name xc7z020-clg400-1 -data resources 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       get_default_platform 
Command     set_part done; 1.285 sec.
Execute     ap_part_info -data single -name xc7z020-clg400-1 
Execute     ap_part_info -name xc7z020-clg400-1 -data resources 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 1.447 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/DENOM.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/DENOM.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/IMAGINARY.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/IMAGINARY.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_B.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_B.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_G.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_G.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_R.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_R.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/REAL.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/REAL.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_B.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_B.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_G.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_G.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_R.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_R.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/deblur.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/deblur.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/deblur.h 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/deblur.h 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/divergent.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/divergent.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/divergent.h 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/divergent.h 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/fft_top.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/fft_top.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/fft_top.h 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/fft_top.h 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/proximal.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/proximal.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/proximal.h 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/proximal.h 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     source run_sim.tcl 
Command     ap_source done; error code: 1; 0.937 sec.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 9.602 sec.
Command ap_source done; error code: 1; 11.052 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/ISPfinal/solution1 opened at Tue Jan 12 17:03:53 +0800 2021
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xc7z020-clg400-1 
Execute       ap_part_info -name xc7z020-clg400-1 -data single -quiet 
Command       ap_part_info done; 1.163 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xc7z020-clg400-1 
Execute         ap_part_info -name xc7z020-clg400-1 -data resources 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       get_default_platform 
Command     set_part done; 1.281 sec.
Execute     ap_part_info -data single -name xc7z020-clg400-1 
Execute     ap_part_info -name xc7z020-clg400-1 -data resources 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 1.448 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/DENOM.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/DENOM.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/IMAGINARY.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/IMAGINARY.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_B.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_B.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_G.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_G.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_R.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_R.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/REAL.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/REAL.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_B.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_B.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_G.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_G.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_R.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_R.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/deblur.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/deblur.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/deblur.h 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/deblur.h 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/divergent.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/divergent.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/divergent.h 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/divergent.h 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/fft_top.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/fft_top.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/fft_top.h 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/fft_top.h 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/proximal.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/proximal.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/proximal.h 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/proximal.h 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     source run_sim.tcl 
Command     ap_source done; error code: 1; 0.868 sec.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 9.496 sec.
Command ap_source done; error code: 1; 10.947 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/ISPfinal/solution1 opened at Tue Jan 12 17:04:44 +0800 2021
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xc7z020-clg400-1 
Execute       ap_part_info -name xc7z020-clg400-1 -data single -quiet 
Command       ap_part_info done; 1.174 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xc7z020-clg400-1 
Execute         ap_part_info -name xc7z020-clg400-1 -data resources 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       get_default_platform 
Command     set_part done; 1.3 sec.
Execute     ap_part_info -data single -name xc7z020-clg400-1 
Execute     ap_part_info -name xc7z020-clg400-1 -data resources 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 1.466 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/DENOM.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/DENOM.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/IMAGINARY.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/IMAGINARY.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_B.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_B.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_G.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_G.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_R.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_R.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/REAL.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/REAL.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_B.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_B.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_G.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_G.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_R.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_R.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/deblur.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/deblur.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/deblur.h 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/deblur.h 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/divergent.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/divergent.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/divergent.h 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/divergent.h 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/fft_top.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/fft_top.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/fft_top.h 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/fft_top.h 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/proximal.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/proximal.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/proximal.h 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/proximal.h 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     source run_sim.tcl 
Command     ap_source done; error code: 1; 0.855 sec.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 9.479 sec.
Command ap_source done; error code: 1; 10.948 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/ISPfinal/solution1 opened at Tue Jan 12 17:11:50 +0800 2021
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xc7z020-clg400-1 
Execute       ap_part_info -name xc7z020-clg400-1 -data single -quiet 
Command       ap_part_info done; 1.174 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xc7z020-clg400-1 
Execute         ap_part_info -name xc7z020-clg400-1 -data resources 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       get_default_platform 
Command     set_part done; 1.319 sec.
Execute     ap_part_info -data single -name xc7z020-clg400-1 
Execute     ap_part_info -name xc7z020-clg400-1 -data resources 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 1.484 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/DENOM.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/DENOM.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/IMAGINARY.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/IMAGINARY.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_B.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_B.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_G.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_G.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_R.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_R.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/REAL.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/REAL.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_B.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_B.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_G.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_G.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_R.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_R.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/deblur.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/deblur.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/deblur.h 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/deblur.h 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/divergent.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/divergent.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/divergent.h 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/divergent.h 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/fft_top.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/fft_top.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/fft_top.h 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/fft_top.h 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/proximal.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/proximal.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/proximal.h 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/proximal.h 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     source run_sim.tcl 
Command     ap_source done; error code: 1; 0.931 sec.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 9.72 sec.
Command ap_source done; error code: 1; 11.207 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/ISPfinal/solution1 opened at Tue Jan 12 17:27:53 +0800 2021
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xc7z020-clg400-1 
Execute       ap_part_info -name xc7z020-clg400-1 -data single -quiet 
Command       ap_part_info done; 1.169 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xc7z020-clg400-1 
Execute         ap_part_info -name xc7z020-clg400-1 -data resources 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       get_default_platform 
Command     set_part done; 1.289 sec.
Execute     ap_part_info -data single -name xc7z020-clg400-1 
Execute     ap_part_info -name xc7z020-clg400-1 -data resources 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 1.453 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/DENOM.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/DENOM.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/IMAGINARY.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/IMAGINARY.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_B.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_B.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_G.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_G.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_R.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_R.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/REAL.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/REAL.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_B.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_B.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_G.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_G.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_R.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_R.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/deblur.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/deblur.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/deblur.h 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/deblur.h 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/divergent.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/divergent.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/divergent.h 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/divergent.h 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/fft_top.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/fft_top.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/fft_top.h 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/fft_top.h 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/proximal.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/proximal.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/proximal.h 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/proximal.h 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     source run_sim.tcl 
Command     ap_source done; error code: 1; 0.86 sec.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 9.565 sec.
Command ap_source done; error code: 1; 11.021 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/ISPfinal/solution1 opened at Tue Jan 12 17:28:49 +0800 2021
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xc7z020-clg400-1 
Execute       ap_part_info -name xc7z020-clg400-1 -data single -quiet 
Command       ap_part_info done; 1.179 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xc7z020-clg400-1 
Execute         ap_part_info -name xc7z020-clg400-1 -data resources 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       get_default_platform 
Command     set_part done; 1.299 sec.
Execute     ap_part_info -data single -name xc7z020-clg400-1 
Execute     ap_part_info -name xc7z020-clg400-1 -data resources 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 1.464 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/DENOM.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/DENOM.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/IMAGINARY.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/IMAGINARY.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_B.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_B.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_G.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_G.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_R.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_R.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/REAL.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/REAL.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_B.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_B.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_G.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_G.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_R.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_R.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/deblur.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/deblur.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/deblur.h 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/deblur.h 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/divergent.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/divergent.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/divergent.h 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/divergent.h 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/fft_top.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/fft_top.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/fft_top.h 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/fft_top.h 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/proximal.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/proximal.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/proximal.h 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/proximal.h 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 2.09 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 10.991 sec.
Command ap_source done; 12.458 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/ISPfinal/solution1 opened at Tue Jan 12 17:30:29 +0800 2021
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xc7z020-clg400-1 
Execute       ap_part_info -name xc7z020-clg400-1 -data single -quiet 
Command       ap_part_info done; 1.167 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xc7z020-clg400-1 
Execute         ap_part_info -name xc7z020-clg400-1 -data resources 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       get_default_platform 
Command     set_part done; 1.286 sec.
Execute     ap_part_info -data single -name xc7z020-clg400-1 
Execute     ap_part_info -name xc7z020-clg400-1 -data resources 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 1.451 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/DENOM.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/DENOM.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/IMAGINARY.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/IMAGINARY.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_B.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_B.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_G.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_G.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_R.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_R.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/REAL.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/REAL.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_B.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_B.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_G.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_G.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_R.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_R.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/deblur.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/deblur.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/deblur.h 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/deblur.h 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/divergent.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/divergent.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/divergent.h 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/divergent.h 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/fft_top.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/fft_top.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/fft_top.h 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/fft_top.h 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/proximal.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/proximal.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/proximal.h 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/proximal.h 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 2.597 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 11.554 sec.
Command ap_source done; 13.008 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/ISPfinal/solution1 opened at Tue Jan 12 17:33:45 +0800 2021
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xc7z020-clg400-1 
Execute       ap_part_info -name xc7z020-clg400-1 -data single -quiet 
Command       ap_part_info done; 1.187 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xc7z020-clg400-1 
Execute         ap_part_info -name xc7z020-clg400-1 -data resources 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       get_default_platform 
Command     set_part done; 1.306 sec.
Execute     ap_part_info -data single -name xc7z020-clg400-1 
Execute     ap_part_info -name xc7z020-clg400-1 -data resources 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 1.471 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/DENOM.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/DENOM.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/IMAGINARY.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/IMAGINARY.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_B.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_B.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_G.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_G.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_R.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_R.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/REAL.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/REAL.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_B.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_B.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_G.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_G.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_R.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_R.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/deblur.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/deblur.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/deblur.h 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/deblur.h 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/divergent.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/divergent.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/divergent.h 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/divergent.h 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/fft_top.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/fft_top.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/fft_top.h 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/fft_top.h 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/proximal.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/proximal.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/proximal.h 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/proximal.h 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 2.596 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 5.8 sec.
Command ap_source done; 7.274 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/ISPfinal/solution1 opened at Tue Jan 12 17:34:56 +0800 2021
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xc7z020-clg400-1 
Execute       ap_part_info -name xc7z020-clg400-1 -data single -quiet 
Command       ap_part_info done; 1.172 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xc7z020-clg400-1 
Execute         ap_part_info -name xc7z020-clg400-1 -data resources 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       get_default_platform 
Command     set_part done; 1.29 sec.
Execute     ap_part_info -data single -name xc7z020-clg400-1 
Execute     ap_part_info -name xc7z020-clg400-1 -data resources 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 1.458 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/DENOM.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/DENOM.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/IMAGINARY.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/IMAGINARY.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_B.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_B.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_G.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_G.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_R.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_R.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/REAL.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/REAL.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_B.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_B.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_G.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_G.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_R.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_R.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/deblur.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/deblur.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/deblur.h 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/deblur.h 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/divergent.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/divergent.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/divergent.h 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/divergent.h 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/fft_top.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/fft_top.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/fft_top.h 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/fft_top.h 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/proximal.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/proximal.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/proximal.h 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/proximal.h 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 2.463 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 5.684 sec.
Command ap_source done; 7.145 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/ISPfinal/solution1 opened at Tue Jan 12 17:36:36 +0800 2021
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xc7z020-clg400-1 
Execute       ap_part_info -name xc7z020-clg400-1 -data single -quiet 
Command       ap_part_info done; 1.174 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xc7z020-clg400-1 
Execute         ap_part_info -name xc7z020-clg400-1 -data resources 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       get_default_platform 
Command     set_part done; 1.291 sec.
Execute     ap_part_info -data single -name xc7z020-clg400-1 
Execute     ap_part_info -name xc7z020-clg400-1 -data resources 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 1.455 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/DENOM.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/DENOM.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/IMAGINARY.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/IMAGINARY.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_B.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_B.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_G.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_G.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_R.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_R.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/REAL.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/REAL.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_B.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_B.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_G.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_G.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_R.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_R.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/deblur.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/deblur.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/deblur.h 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/deblur.h 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/divergent.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/divergent.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/divergent.h 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/divergent.h 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/fft_top.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/fft_top.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/fft_top.h 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/fft_top.h 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/proximal.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/proximal.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/proximal.h 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/proximal.h 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 2.882 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 6.479 sec.
Command ap_source done; 7.937 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/ISPfinal/solution1 opened at Tue Jan 12 17:37:26 +0800 2021
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xc7z020-clg400-1 
Execute       ap_part_info -name xc7z020-clg400-1 -data single -quiet 
Command       ap_part_info done; 1.178 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xc7z020-clg400-1 
Execute         ap_part_info -name xc7z020-clg400-1 -data resources 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       get_default_platform 
Command     set_part done; 1.297 sec.
Execute     ap_part_info -data single -name xc7z020-clg400-1 
Execute     ap_part_info -name xc7z020-clg400-1 -data resources 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 1.467 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/DENOM.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/DENOM.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/IMAGINARY.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/IMAGINARY.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_B.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_B.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_G.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_G.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_R.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_R.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/REAL.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/REAL.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_B.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_B.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_G.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_G.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_R.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_R.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/deblur.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/deblur.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/deblur.h 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/deblur.h 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/divergent.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/divergent.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/divergent.h 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/divergent.h 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/fft_top.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/fft_top.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/fft_top.h 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/fft_top.h 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/proximal.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/proximal.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/proximal.h 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/proximal.h 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 2.962 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 6.864 sec.
Command ap_source done; 8.334 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/ISPfinal/solution1 opened at Tue Jan 12 17:38:36 +0800 2021
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xc7z020-clg400-1 
Execute       ap_part_info -name xc7z020-clg400-1 -data single -quiet 
Command       ap_part_info done; 1.195 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xc7z020-clg400-1 
Execute         ap_part_info -name xc7z020-clg400-1 -data resources 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       get_default_platform 
Command     set_part done; 1.316 sec.
Execute     ap_part_info -data single -name xc7z020-clg400-1 
Execute     ap_part_info -name xc7z020-clg400-1 -data resources 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 1.48 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/DENOM.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/DENOM.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/IMAGINARY.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/IMAGINARY.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_B.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_B.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_G.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_G.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_R.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_R.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/REAL.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/REAL.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_B.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_B.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_G.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_G.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_R.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_R.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/deblur.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/deblur.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/deblur.h 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/deblur.h 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/divergent.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/divergent.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/divergent.h 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/divergent.h 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/fft_top.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/fft_top.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/fft_top.h 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/fft_top.h 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/proximal.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/proximal.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/proximal.h 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/proximal.h 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 3.099 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 6.945 sec.
Command ap_source done; 8.428 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/ISPfinal/solution1 opened at Tue Jan 12 17:41:13 +0800 2021
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xc7z020-clg400-1 
Execute       ap_part_info -name xc7z020-clg400-1 -data single -quiet 
Command       ap_part_info done; 1.177 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xc7z020-clg400-1 
Execute         ap_part_info -name xc7z020-clg400-1 -data resources 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       get_default_platform 
Command     set_part done; 1.297 sec.
Execute     ap_part_info -data single -name xc7z020-clg400-1 
Execute     ap_part_info -name xc7z020-clg400-1 -data resources 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 1.464 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/DENOM.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/DENOM.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/IMAGINARY.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/IMAGINARY.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_B.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_B.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_G.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_G.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_R.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_R.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/REAL.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/REAL.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_B.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_B.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_G.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_G.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_R.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_R.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/deblur.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/deblur.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/deblur.h 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/deblur.h 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/divergent.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/divergent.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/divergent.h 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/divergent.h 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/fft_top.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/fft_top.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/fft_top.h 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/fft_top.h 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/proximal.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/proximal.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/proximal.h 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/proximal.h 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 5.42 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 9.168 sec.
Command ap_source done; 10.635 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/ISPfinal/solution1 opened at Tue Jan 12 17:42:26 +0800 2021
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xc7z020-clg400-1 
Execute       ap_part_info -name xc7z020-clg400-1 -data single -quiet 
Command       ap_part_info done; 1.167 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xc7z020-clg400-1 
Execute         ap_part_info -name xc7z020-clg400-1 -data resources 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       get_default_platform 
Command     set_part done; 1.286 sec.
Execute     ap_part_info -data single -name xc7z020-clg400-1 
Execute     ap_part_info -name xc7z020-clg400-1 -data resources 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 1.452 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/DENOM.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/DENOM.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/IMAGINARY.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/IMAGINARY.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_B.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_B.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_G.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_G.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_R.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_R.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/REAL.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/REAL.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_B.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_B.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_G.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_G.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_R.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_R.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/deblur.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/deblur.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/deblur.h 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/deblur.h 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/divergent.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/divergent.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/divergent.h 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/divergent.h 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/fft_top.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/fft_top.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/fft_top.h 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/fft_top.h 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/proximal.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/proximal.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/proximal.h 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/proximal.h 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 2.967 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 6.571 sec.
Command ap_source done; 8.026 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/ISPfinal/solution1 opened at Tue Jan 12 17:43:04 +0800 2021
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xc7z020-clg400-1 
Execute       ap_part_info -name xc7z020-clg400-1 -data single -quiet 
Command       ap_part_info done; 1.166 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xc7z020-clg400-1 
Execute         ap_part_info -name xc7z020-clg400-1 -data resources 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       get_default_platform 
Command     set_part done; 1.285 sec.
Execute     ap_part_info -data single -name xc7z020-clg400-1 
Execute     ap_part_info -name xc7z020-clg400-1 -data resources 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 1.448 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/DENOM.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/DENOM.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/IMAGINARY.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/IMAGINARY.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_B.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_B.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_G.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_G.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_R.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_R.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/REAL.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/REAL.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_B.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_B.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_G.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_G.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_R.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_R.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/deblur.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/deblur.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/deblur.h 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/deblur.h 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/divergent.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/divergent.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/divergent.h 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/divergent.h 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/fft_top.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/fft_top.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/fft_top.h 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/fft_top.h 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/proximal.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/proximal.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/proximal.h 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/proximal.h 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 3.494 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 7.407 sec.
Command ap_source done; 8.858 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/ISPfinal/solution1 opened at Tue Jan 12 17:44:44 +0800 2021
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xc7z020-clg400-1 
Execute       ap_part_info -name xc7z020-clg400-1 -data single -quiet 
Command       ap_part_info done; 1.173 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xc7z020-clg400-1 
Execute         ap_part_info -name xc7z020-clg400-1 -data resources 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       get_default_platform 
Command     set_part done; 1.292 sec.
Execute     ap_part_info -data single -name xc7z020-clg400-1 
Execute     ap_part_info -name xc7z020-clg400-1 -data resources 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 1.456 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/DENOM.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/DENOM.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/IMAGINARY.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/IMAGINARY.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_B.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_B.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_G.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_G.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_R.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_R.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/REAL.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/REAL.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_B.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_B.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_G.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_G.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_R.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_R.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/deblur.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/deblur.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/deblur.h 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/deblur.h 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/divergent.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/divergent.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/divergent.h 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/divergent.h 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/fft_top.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/fft_top.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/fft_top.h 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/fft_top.h 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/proximal.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/proximal.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/proximal.h 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/proximal.h 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 3.711 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 7.765 sec.
Command ap_source done; 9.224 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/ISPfinal/solution1 opened at Tue Jan 12 17:58:10 +0800 2021
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xc7z020-clg400-1 
Execute       ap_part_info -name xc7z020-clg400-1 -data single -quiet 
Command       ap_part_info done; 1.203 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xc7z020-clg400-1 
Execute         ap_part_info -name xc7z020-clg400-1 -data resources 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       get_default_platform 
Command     set_part done; 1.366 sec.
Execute     ap_part_info -data single -name xc7z020-clg400-1 
Execute     ap_part_info -name xc7z020-clg400-1 -data resources 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 1.532 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/DENOM.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/DENOM.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/IMAGINARY.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/IMAGINARY.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_B.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_B.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_G.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_G.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_R.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_R.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/REAL.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/REAL.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_B.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_B.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_G.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_G.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_R.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_R.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/deblur.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/deblur.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/deblur.h 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/deblur.h 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/divergent.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/divergent.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/divergent.h 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/divergent.h 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/fft_top.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/fft_top.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/fft_top.h 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/fft_top.h 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/proximal.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/proximal.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/proximal.h 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/proximal.h 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 3.883 sec.
Command ap_source done; error code: 1; 5.418 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/ISPfinal/solution1 opened at Tue Jan 12 17:58:36 +0800 2021
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xc7z020-clg400-1 
Execute       ap_part_info -name xc7z020-clg400-1 -data single -quiet 
Command       ap_part_info done; 1.165 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xc7z020-clg400-1 
Execute         ap_part_info -name xc7z020-clg400-1 -data resources 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       get_default_platform 
Command     set_part done; 1.283 sec.
Execute     ap_part_info -data single -name xc7z020-clg400-1 
Execute     ap_part_info -name xc7z020-clg400-1 -data resources 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 1.447 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/DENOM.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/DENOM.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/IMAGINARY.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/IMAGINARY.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_B.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_B.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_G.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_G.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_R.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_R.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/REAL.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/REAL.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_B.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_B.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_G.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_G.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_R.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_R.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/deblur.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/deblur.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/deblur.h 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/deblur.h 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/divergent.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/divergent.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/divergent.h 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/divergent.h 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/fft_top.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/fft_top.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/fft_top.h 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/fft_top.h 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/proximal.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/proximal.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/proximal.h 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/proximal.h 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 4.238 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 8.489 sec.
Command ap_source done; 9.939 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/ISPfinal/solution1 opened at Tue Jan 12 18:00:08 +0800 2021
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xc7z020-clg400-1 
Execute       ap_part_info -name xc7z020-clg400-1 -data single -quiet 
Command       ap_part_info done; 1.188 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xc7z020-clg400-1 
Execute         ap_part_info -name xc7z020-clg400-1 -data resources 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       get_default_platform 
Command     set_part done; 1.306 sec.
Execute     ap_part_info -data single -name xc7z020-clg400-1 
Execute     ap_part_info -name xc7z020-clg400-1 -data resources 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 1.472 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/DENOM.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/DENOM.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/IMAGINARY.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/IMAGINARY.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_B.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_B.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_G.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_G.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_R.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_R.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/REAL.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/REAL.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_B.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_B.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_G.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_G.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_R.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_R.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/deblur.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/deblur.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/deblur.h 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/deblur.h 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/divergent.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/divergent.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/divergent.h 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/divergent.h 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/fft_top.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/fft_top.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/fft_top.h 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/fft_top.h 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/proximal.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/proximal.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/proximal.h 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/proximal.h 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 3.866 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 8.144 sec.
Command ap_source done; 9.619 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/ISPfinal/solution1 opened at Tue Jan 12 18:01:59 +0800 2021
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xc7z020-clg400-1 
Execute       ap_part_info -name xc7z020-clg400-1 -data single -quiet 
Command       ap_part_info done; 1.17 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xc7z020-clg400-1 
Execute         ap_part_info -name xc7z020-clg400-1 -data resources 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       get_default_platform 
Command     set_part done; 1.289 sec.
Execute     ap_part_info -data single -name xc7z020-clg400-1 
Execute     ap_part_info -name xc7z020-clg400-1 -data resources 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 1.454 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/DENOM.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/DENOM.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/IMAGINARY.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/IMAGINARY.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_B.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_B.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_G.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_G.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_R.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_R.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/REAL.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/REAL.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_B.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_B.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_G.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_G.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_R.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_R.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/deblur.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/deblur.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/deblur.h 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/deblur.h 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/divergent.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/divergent.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/divergent.h 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/divergent.h 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/fft_top.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/fft_top.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/fft_top.h 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/fft_top.h 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/proximal.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/proximal.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/proximal.h 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/proximal.h 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 4.136 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 8.579 sec.
Command ap_source done; 10.037 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/ISPfinal/solution1 opened at Tue Jan 12 18:04:23 +0800 2021
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xc7z020-clg400-1 
Execute       ap_part_info -name xc7z020-clg400-1 -data single -quiet 
Command       ap_part_info done; 1.207 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xc7z020-clg400-1 
Execute         ap_part_info -name xc7z020-clg400-1 -data resources 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       get_default_platform 
Command     set_part done; 1.328 sec.
Execute     ap_part_info -data single -name xc7z020-clg400-1 
Execute     ap_part_info -name xc7z020-clg400-1 -data resources 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 1.492 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/DENOM.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/DENOM.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/IMAGINARY.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/IMAGINARY.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_B.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_B.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_G.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_G.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_R.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_R.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/REAL.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/REAL.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_B.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_B.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_G.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_G.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_R.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_R.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/deblur.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/deblur.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/deblur.h 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/deblur.h 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/divergent.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/divergent.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/divergent.h 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/divergent.h 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/fft_top.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/fft_top.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/fft_top.h 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/fft_top.h 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/proximal.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/proximal.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/proximal.h 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/proximal.h 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 2.899 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 6.99 sec.
Command ap_source done; 8.485 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/ISPfinal/solution1 opened at Tue Jan 12 18:08:15 +0800 2021
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xc7z020-clg400-1 
Execute       ap_part_info -name xc7z020-clg400-1 -data single -quiet 
Command       ap_part_info done; 1.179 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xc7z020-clg400-1 
Execute         ap_part_info -name xc7z020-clg400-1 -data resources 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       get_default_platform 
Command     set_part done; 1.298 sec.
Execute     ap_part_info -data single -name xc7z020-clg400-1 
Execute     ap_part_info -name xc7z020-clg400-1 -data resources 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 1.465 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/DENOM.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/DENOM.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/IMAGINARY.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/IMAGINARY.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_B.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_B.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_G.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_G.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_R.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_R.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/REAL.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/REAL.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_B.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_B.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_G.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_G.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_R.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_R.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/deblur.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/deblur.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/deblur.h 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/deblur.h 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/divergent.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/divergent.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/divergent.h 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/divergent.h 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/fft_top.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/fft_top.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/fft_top.h 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/fft_top.h 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/proximal.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/proximal.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/proximal.h 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/proximal.h 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 2.556 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 6.465 sec.
Command ap_source done; 7.933 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/ISPfinal/solution1 opened at Tue Jan 12 18:09:41 +0800 2021
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xc7z020-clg400-1 
Execute       ap_part_info -name xc7z020-clg400-1 -data single -quiet 
Command       ap_part_info done; 1.17 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xc7z020-clg400-1 
Execute         ap_part_info -name xc7z020-clg400-1 -data resources 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       get_default_platform 
Command     set_part done; 1.288 sec.
Execute     ap_part_info -data single -name xc7z020-clg400-1 
Execute     ap_part_info -name xc7z020-clg400-1 -data resources 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 1.45 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/DENOM.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/DENOM.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/IMAGINARY.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/IMAGINARY.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_B.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_B.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_G.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_G.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_R.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_R.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/REAL.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/REAL.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_B.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_B.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_G.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_G.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_R.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_R.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/deblur.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/deblur.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/deblur.h 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/deblur.h 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/divergent.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/divergent.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/divergent.h 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/divergent.h 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/fft_top.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/fft_top.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/fft_top.h 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/fft_top.h 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/proximal.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/proximal.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/proximal.h 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/proximal.h 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 3.196 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 7.293 sec.
Command ap_source done; 8.746 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/ISPfinal/solution1 opened at Tue Jan 12 18:10:20 +0800 2021
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xc7z020-clg400-1 
Execute       ap_part_info -name xc7z020-clg400-1 -data single -quiet 
Command       ap_part_info done; 1.163 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xc7z020-clg400-1 
Execute         ap_part_info -name xc7z020-clg400-1 -data resources 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       get_default_platform 
Command     set_part done; 1.281 sec.
Execute     ap_part_info -data single -name xc7z020-clg400-1 
Execute     ap_part_info -name xc7z020-clg400-1 -data resources 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 1.444 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/DENOM.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/DENOM.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/IMAGINARY.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/IMAGINARY.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_B.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_B.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_G.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_G.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_R.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_R.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/REAL.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/REAL.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_B.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_B.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_G.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_G.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_R.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_R.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/deblur.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/deblur.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/deblur.h 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/deblur.h 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/divergent.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/divergent.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/divergent.h 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/divergent.h 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/fft_top.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/fft_top.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/fft_top.h 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/fft_top.h 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/proximal.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/proximal.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/proximal.h 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/proximal.h 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 3.127 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 7.277 sec.
Command ap_source done; 8.724 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/ISPfinal/solution1 opened at Tue Jan 12 18:10:52 +0800 2021
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xc7z020-clg400-1 
Execute       ap_part_info -name xc7z020-clg400-1 -data single -quiet 
Command       ap_part_info done; 1.165 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xc7z020-clg400-1 
Execute         ap_part_info -name xc7z020-clg400-1 -data resources 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       get_default_platform 
Command     set_part done; 1.283 sec.
Execute     ap_part_info -data single -name xc7z020-clg400-1 
Execute     ap_part_info -name xc7z020-clg400-1 -data resources 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 1.445 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/DENOM.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/DENOM.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/IMAGINARY.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/IMAGINARY.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_B.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_B.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_G.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_G.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_R.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_R.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/REAL.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/REAL.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_B.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_B.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_G.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_G.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_R.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_R.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/deblur.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/deblur.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/deblur.h 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/deblur.h 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/divergent.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/divergent.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/divergent.h 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/divergent.h 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/fft_top.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/fft_top.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/fft_top.h 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/fft_top.h 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/proximal.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/proximal.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/proximal.h 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/proximal.h 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 2.983 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 7.152 sec.
Command ap_source done; 8.6 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/ISPfinal/solution1 opened at Tue Jan 12 18:23:07 +0800 2021
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xc7z020-clg400-1 
Execute       ap_part_info -name xc7z020-clg400-1 -data single -quiet 
Command       ap_part_info done; 1.18 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xc7z020-clg400-1 
Execute         ap_part_info -name xc7z020-clg400-1 -data resources 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       get_default_platform 
Command     set_part done; 1.299 sec.
Execute     ap_part_info -data single -name xc7z020-clg400-1 
Execute     ap_part_info -name xc7z020-clg400-1 -data resources 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 1.461 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/DENOM.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/DENOM.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/IMAGINARY.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/IMAGINARY.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_B.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_B.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_G.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_G.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_R.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_R.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/REAL.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/REAL.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_B.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_B.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_G.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_G.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_R.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_R.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/deblur.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/deblur.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/deblur.h 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/deblur.h 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/divergent.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/divergent.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/divergent.h 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/divergent.h 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/fft_top.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/fft_top.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/fft_top.h 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/fft_top.h 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/proximal.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/proximal.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/proximal.h 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/proximal.h 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 2.106 sec.
Command ap_source done; error code: 1; 3.571 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/ISPfinal/solution1 opened at Tue Jan 12 18:25:04 +0800 2021
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xc7z020-clg400-1 
Execute       ap_part_info -name xc7z020-clg400-1 -data single -quiet 
Command       ap_part_info done; 1.205 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xc7z020-clg400-1 
Execute         ap_part_info -name xc7z020-clg400-1 -data resources 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       get_default_platform 
Command     set_part done; 1.362 sec.
Execute     ap_part_info -data single -name xc7z020-clg400-1 
Execute     ap_part_info -name xc7z020-clg400-1 -data resources 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 1.526 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/DENOM.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/DENOM.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/IMAGINARY.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/IMAGINARY.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_B.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_B.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_G.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_G.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_R.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_R.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/REAL.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/REAL.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_B.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_B.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_G.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_G.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_R.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_R.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/deblur.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/deblur.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/deblur.h 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/deblur.h 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/divergent.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/divergent.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/divergent.h 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/divergent.h 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/fft_top.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/fft_top.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/fft_top.h 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/fft_top.h 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/proximal.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/proximal.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/proximal.h 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/proximal.h 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 4.067 sec.
Command ap_source done; error code: 1; 5.596 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/ISPfinal/solution1 opened at Tue Jan 12 18:25:38 +0800 2021
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xc7z020-clg400-1 
Execute       ap_part_info -name xc7z020-clg400-1 -data single -quiet 
Command       ap_part_info done; 1.176 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xc7z020-clg400-1 
Execute         ap_part_info -name xc7z020-clg400-1 -data resources 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       get_default_platform 
Command     set_part done; 1.294 sec.
Execute     ap_part_info -data single -name xc7z020-clg400-1 
Execute     ap_part_info -name xc7z020-clg400-1 -data resources 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 1.458 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/DENOM.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/DENOM.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/IMAGINARY.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/IMAGINARY.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_B.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_B.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_G.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_G.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_R.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_R.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/REAL.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/REAL.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_B.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_B.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_G.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_G.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_R.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_R.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/deblur.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/deblur.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/deblur.h 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/deblur.h 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/divergent.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/divergent.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/divergent.h 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/divergent.h 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/fft_top.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/fft_top.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/fft_top.h 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/fft_top.h 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/proximal.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/proximal.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/proximal.h 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/proximal.h 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 3.242 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 13.944 sec.
Command ap_source done; 15.405 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/ISPfinal/solution1 opened at Tue Jan 12 18:29:27 +0800 2021
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xc7z020-clg400-1 
Execute       ap_part_info -name xc7z020-clg400-1 -data single -quiet 
Command       ap_part_info done; 1.176 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xc7z020-clg400-1 
Execute         ap_part_info -name xc7z020-clg400-1 -data resources 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       get_default_platform 
Command     set_part done; 1.296 sec.
Execute     ap_part_info -data single -name xc7z020-clg400-1 
Execute     ap_part_info -name xc7z020-clg400-1 -data resources 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 1.463 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/DENOM.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/DENOM.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/IMAGINARY.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/IMAGINARY.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_B.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_B.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_G.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_G.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_R.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_R.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/REAL.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/REAL.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_B.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_B.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_G.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_G.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_R.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_R.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/deblur.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/deblur.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/deblur.h 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/deblur.h 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/divergent.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/divergent.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/divergent.h 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/divergent.h 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/fft_top.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/fft_top.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/fft_top.h 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/fft_top.h 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/proximal.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/proximal.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/proximal.h 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/proximal.h 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 3.265 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 8.817 sec.
Command ap_source done; 10.283 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/ISPfinal/solution1 opened at Tue Jan 12 18:34:05 +0800 2021
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xc7z020-clg400-1 
Execute       ap_part_info -name xc7z020-clg400-1 -data single -quiet 
Command       ap_part_info done; 1.169 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xc7z020-clg400-1 
Execute         ap_part_info -name xc7z020-clg400-1 -data resources 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       get_default_platform 
Command     set_part done; 1.29 sec.
Execute     ap_part_info -data single -name xc7z020-clg400-1 
Execute     ap_part_info -name xc7z020-clg400-1 -data resources 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 1.454 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/DENOM.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/DENOM.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/IMAGINARY.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/IMAGINARY.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_B.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_B.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_G.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_G.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_R.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_R.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/REAL.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/REAL.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_B.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_B.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_G.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_G.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_R.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_R.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/deblur.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/deblur.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/deblur.h 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/deblur.h 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/divergent.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/divergent.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/divergent.h 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/divergent.h 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/fft_top.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/fft_top.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/fft_top.h 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/fft_top.h 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/proximal.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/proximal.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/proximal.h 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/proximal.h 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 1.985 sec.
Command ap_source done; error code: 1; 3.443 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/ISPfinal/solution1 opened at Tue Jan 12 18:34:57 +0800 2021
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xc7z020-clg400-1 
Execute       ap_part_info -name xc7z020-clg400-1 -data single -quiet 
Command       ap_part_info done; 1.174 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xc7z020-clg400-1 
Execute         ap_part_info -name xc7z020-clg400-1 -data resources 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       get_default_platform 
Command     set_part done; 1.291 sec.
Execute     ap_part_info -data single -name xc7z020-clg400-1 
Execute     ap_part_info -name xc7z020-clg400-1 -data resources 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 1.455 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/DENOM.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/DENOM.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/IMAGINARY.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/IMAGINARY.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_B.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_B.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_G.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_G.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_R.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_R.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/REAL.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/REAL.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_B.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_B.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_G.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_G.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_R.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_R.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/deblur.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/deblur.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/deblur.h 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/deblur.h 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/divergent.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/divergent.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/divergent.h 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/divergent.h 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/fft_top.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/fft_top.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/fft_top.h 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/fft_top.h 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/proximal.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/proximal.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/proximal.h 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/proximal.h 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 3.299 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 6.883 sec.
Command ap_source done; 8.34 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/ISPfinal/solution1 opened at Tue Jan 12 18:40:41 +0800 2021
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xc7z020-clg400-1 
Execute       ap_part_info -name xc7z020-clg400-1 -data single -quiet 
Command       ap_part_info done; 1.176 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xc7z020-clg400-1 
Execute         ap_part_info -name xc7z020-clg400-1 -data resources 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       get_default_platform 
Command     set_part done; 1.296 sec.
Execute     ap_part_info -data single -name xc7z020-clg400-1 
Execute     ap_part_info -name xc7z020-clg400-1 -data resources 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 1.46 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/DENOM.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/DENOM.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/IMAGINARY.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/IMAGINARY.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_B.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_B.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_G.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_G.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_R.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_R.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/REAL.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/REAL.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_B.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_B.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_G.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_G.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_R.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_R.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/deblur.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/deblur.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/deblur.h 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/deblur.h 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/divergent.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/divergent.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/divergent.h 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/divergent.h 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/fft_top.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/fft_top.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/fft_top.h 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/fft_top.h 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/proximal.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/proximal.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/proximal.h 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/proximal.h 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 2.912 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 6.536 sec.
Command ap_source done; 7.999 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/ISPfinal/solution1 opened at Tue Jan 12 18:45:09 +0800 2021
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xc7z020-clg400-1 
Execute       ap_part_info -name xc7z020-clg400-1 -data single -quiet 
Command       ap_part_info done; 1.179 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xc7z020-clg400-1 
Execute         ap_part_info -name xc7z020-clg400-1 -data resources 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       get_default_platform 
Command     set_part done; 1.298 sec.
Execute     ap_part_info -data single -name xc7z020-clg400-1 
Execute     ap_part_info -name xc7z020-clg400-1 -data resources 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 1.463 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/DENOM.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/DENOM.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/IMAGINARY.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/IMAGINARY.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_B.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_B.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_G.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_G.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_R.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_R.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/REAL.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/REAL.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_B.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_B.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_G.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_G.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_R.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_R.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/deblur.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/deblur.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/deblur.h 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/deblur.h 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/divergent.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/divergent.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/divergent.h 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/divergent.h 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/fft_top.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/fft_top.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/fft_top.h 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/fft_top.h 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/proximal.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/proximal.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/proximal.h 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/proximal.h 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 2.532 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 3.403 sec.
Command ap_source done; 4.87 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/ISPfinal/solution1 opened at Tue Jan 12 18:46:51 +0800 2021
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xc7z020-clg400-1 
Execute       ap_part_info -name xc7z020-clg400-1 -data single -quiet 
Command       ap_part_info done; 1.173 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xc7z020-clg400-1 
Execute         ap_part_info -name xc7z020-clg400-1 -data resources 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       get_default_platform 
Command     set_part done; 1.292 sec.
Execute     ap_part_info -data single -name xc7z020-clg400-1 
Execute     ap_part_info -name xc7z020-clg400-1 -data resources 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 1.474 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/DENOM.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/DENOM.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/IMAGINARY.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/IMAGINARY.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_B.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_B.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_G.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_G.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_R.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_R.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/REAL.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/REAL.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_B.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_B.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_G.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_G.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_R.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_R.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/deblur.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/deblur.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/deblur.h 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/deblur.h 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/divergent.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/divergent.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/divergent.h 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/divergent.h 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/fft_top.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/fft_top.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/fft_top.h 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/fft_top.h 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/proximal.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/proximal.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/proximal.h 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/proximal.h 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 2.498 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 3.375 sec.
Command ap_source done; 4.852 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/ISPfinal/solution1 opened at Tue Jan 12 18:48:26 +0800 2021
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source C:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xc7z020-clg400-1 
Execute       ap_part_info -name xc7z020-clg400-1 -data single -quiet 
Command       ap_part_info done; 1.17 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xc7z020-clg400-1 
Execute         ap_part_info -name xc7z020-clg400-1 -data resources 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       get_default_platform 
Command     set_part done; 1.289 sec.
Execute     ap_part_info -data single -name xc7z020-clg400-1 
Execute     ap_part_info -name xc7z020-clg400-1 -data resources 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 1.453 sec.
Execute   csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/DENOM.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/DENOM.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/IMAGINARY.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/IMAGINARY.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_B.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_B.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_G.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_G.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_R.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/I_blurred_R.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/REAL.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/REAL.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_B.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_B.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_G.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_G.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_R.txt 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb_files/ground_truth_R.txt 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/tb.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/deblur.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/deblur.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/deblur.h 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/deblur.h 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/divergent.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/divergent.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/divergent.h 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/divergent.h 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/fft_top.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/fft_top.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/fft_top.h 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/fft_top.h 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/proximal.cpp 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/proximal.cpp 
Execute     is_encrypted C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/proximal.h 
Execute     is_xip C:/Users/leo870823/Desktop/MSOC/2020MSOC_Final/proximal.h 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 2.521 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 3.356 sec.
Command ap_source done; 4.812 sec.
Execute cleanup_all 
