Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate C:\Users\quoch\OneDrive\Documents\github\mipi_cam_fpga_cycle_v_system_design\hardware_design\rtl_design\top.qsys --block-symbol-file --output-directory=C:\Users\quoch\OneDrive\Documents\github\mipi_cam_fpga_cycle_v_system_design\hardware_design\rtl_design\top --family="Cyclone V" --part=5CGTFD9D5F27C7
Progress: Loading rtl_design/top.qsys
Progress: Reading input file
Progress: Adding TERASIC_AUTO_FOCUS_0 [TERASIC_AUTO_FOCUS 1.0]
Progress: Parameterizing module TERASIC_AUTO_FOCUS_0
Progress: Adding TERASIC_CAMERA_0 [TERASIC_CAMERA 1.0]
Progress: Parameterizing module TERASIC_CAMERA_0
Progress: Adding alt_vip_cl_vfb_0 [alt_vip_cl_vfb 18.1]
Progress: Parameterizing module alt_vip_cl_vfb_0
Progress: Adding alt_xcvr_reconfig_0 [alt_xcvr_reconfig 18.1]
Progress: Parameterizing module alt_xcvr_reconfig_0
Progress: Adding clk_0 [clock_source 18.1]
Progress: Parameterizing module clk_0
Progress: Adding csr_regmap [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module csr_regmap
Progress: Adding ddr3_status [altera_avalon_pio 18.1]
Progress: Parameterizing module ddr3_status
Progress: Adding fifo_0 [altera_avalon_fifo 18.1]
Progress: Parameterizing module fifo_0
Progress: Adding i2c_opencores_camera [i2c_opencores 12.0]
Progress: Parameterizing module i2c_opencores_camera
Progress: Adding i2c_opencores_mipi [i2c_opencores 12.0]
Progress: Parameterizing module i2c_opencores_mipi
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 18.1]
Progress: Parameterizing module jtag_uart_0
Progress: Adding mem_if_ddr3_emif_0 [altera_mem_if_ddr3_emif 18.1]
Progress: Parameterizing module mem_if_ddr3_emif_0
Progress: Adding mipi_pwdn_n [altera_avalon_pio 18.1]
Progress: Parameterizing module mipi_pwdn_n
Progress: Adding mipi_reset_n [altera_avalon_pio 18.1]
Progress: Parameterizing module mipi_reset_n
Progress: Adding nios2_gen2_0 [altera_nios2_gen2 18.1]
Progress: Parameterizing module nios2_gen2_0
Progress: Adding nios_ram [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module nios_ram
Progress: Adding ocm_256k_dma [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module ocm_256k_dma
Progress: Adding pcie_256_dma [altera_pcie_256_hip_avmm 18.1]
Progress: Parameterizing module pcie_256_dma
Progress: Adding pcie_reconfig_driver_0 [altera_pcie_reconfig_driver 18.1]
Progress: Parameterizing module pcie_reconfig_driver_0
Progress: Adding pio_button [altera_avalon_pio 18.1]
Progress: Parameterizing module pio_button
Progress: Adding pio_led [altera_avalon_pio 18.1]
Progress: Parameterizing module pio_led
Progress: Adding pll_0 [altera_pll 18.1]
Progress: Parameterizing module pll_0
Progress: Adding sdram_vfb [altera_avalon_new_sdram_controller 18.1]
Progress: Parameterizing module sdram_vfb
Progress: Adding sysid_qsys_0 [altera_avalon_sysid_qsys 18.1]
Progress: Parameterizing module sysid_qsys_0
Progress: Adding timer_0 [altera_avalon_timer 18.1]
Progress: Parameterizing module timer_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: top.alt_vip_cl_vfb_0: Buffer 3 frames, storage required is 2701 kB (0x00000000 to 0x002a3180)
Info: top.alt_xcvr_reconfig_0: reconfig_from_xcvr port width is 5*46 bits
Info: top.alt_xcvr_reconfig_0: reconfig_to_xcvr port width is 5*70 bits
Info: top.ddr3_status: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: top.fifo_0: For Avalon-ST and Avalon-MM combinations, data width is 32 bits.
Info: top.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Warning: top.mem_if_ddr3_emif_0.pll_bridge: pll_bridge.pll_sharing cannot be both connected and exported
Info: top.pcie_256_dma: 5 reconfiguration interfaces are required for connection to the external reconfiguration controller and the reconfig driver
Info: top.pcie_256_dma: The application clock frequency (pld_clk) is 125 Mhz
Info: top.pcie_256_dma: Hard Reset Controller is enabled
Warning: top.pcie_256_dma: BAR1 is disabled as BAR0 is set to 64-bit prefetchable memory
Warning: top.pcie_256_dma: BAR3 is disabled as BAR2 is set to 64-bit prefetchable memory
Info: top.pcie_256_dma: Family: Cyclone V
Info: top.pcie_256_dma:  BAR 2 size mask is 31
Info: top.pcie_256_dma: Credit allocation in the 6K bytes receive buffer:
Info: top.pcie_256_dma: Posted    : header=16  data=16
Info: top.pcie_256_dma: Non posted: header=16  data=0
Info: top.pcie_256_dma: Completion: header=67 data=269
Info: top.pio_button: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: top.pll_0: The legal reference clock frequency is 5.0 MHz..700.0 MHz
Info: top.pll_0: Able to implement PLL with user settings
Info: top.sdram_vfb: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info: top.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: top.sysid_qsys_0: Time stamp will be automatically updated when this component is generated.
Warning: top.pcie_256_dma.dma_rd_master/pcie_256_dma.rd_dts_slave: Master pcie_256_dma.dma_rd_master cannot safely write to slave pcie_256_dma.rd_dts_slave, because the master data width is narrower than the slave data width. Add byteenable support to the slave to support safe writes from a narrow master.
Warning: top.pcie_256_dma.dma_rd_master/pcie_256_dma.wr_dts_slave: Master pcie_256_dma.dma_rd_master cannot safely write to slave pcie_256_dma.wr_dts_slave, because the master data width is narrower than the slave data width. Add byteenable support to the slave to support safe writes from a narrow master.
Info: top.TERASIC_CAMERA_0.avalon_streaming_source/alt_vip_cl_vfb_0.din: Ready latency is 0 for source and 1 for sink. Avalon-ST Adapter will be inserted..
Info: top.TERASIC_AUTO_FOCUS_0.dout/fifo_0.in: Max channel is 0 for source and 255 for sink. Avalon-ST Adapter will be inserted..
Info: top.TERASIC_AUTO_FOCUS_0.dout/fifo_0.in: The sink has a channel signal of 8 bits, but the source does not. Avalon-ST Adapter will be inserted.
Info: top.TERASIC_AUTO_FOCUS_0.dout/fifo_0.in: The sink has a error signal of 8 bits, but the source does not. Avalon-ST Adapter will be inserted.
Info: top.TERASIC_AUTO_FOCUS_0.dout/fifo_0.in: The sink has a empty signal of 2 bits, but the source does not. Avalon-ST Adapter will be inserted.
Warning: top.alt_xcvr_reconfig_0: alt_xcvr_reconfig_0.reconfig_busy must be exported, or connected to a matching conduit.
Warning: top.mem_if_ddr3_emif_0: mem_if_ddr3_emif_0.pll_sharing must be exported, or connected to a matching conduit.
Warning: top.pcie_256_dma: pcie_256_dma.INTX_Interface must be exported, or connected to a matching conduit.
Warning: top.pcie_256_dma: pcie_256_dma.MSI_Interface must be exported, or connected to a matching conduit.
Warning: top.pcie_256_dma: pcie_256_dma.MSIX_Interface must be exported, or connected to a matching conduit.
Warning: top.pcie_256_dma: pcie_256_dma.hip_status must be exported, or connected to a matching conduit.
Warning: top.pcie_256_dma: pcie_256_dma.config_tl must be exported, or connected to a matching conduit.
Warning: top.pcie_reconfig_driver_0: pcie_reconfig_driver_0.reconfig_busy must be exported, or connected to a matching conduit.
Warning: top.pcie_reconfig_driver_0: pcie_reconfig_driver_0.hip_status_drv must be exported, or connected to a matching conduit.
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\Users\quoch\OneDrive\Documents\github\mipi_cam_fpga_cycle_v_system_design\hardware_design\rtl_design\top.qsys --synthesis=VERILOG --output-directory=C:\Users\quoch\OneDrive\Documents\github\mipi_cam_fpga_cycle_v_system_design\hardware_design\rtl_design\top\synthesis --family="Cyclone V" --part=5CGTFD9D5F27C7
Progress: Loading rtl_design/top.qsys
Progress: Reading input file
Progress: Adding TERASIC_AUTO_FOCUS_0 [TERASIC_AUTO_FOCUS 1.0]
Progress: Parameterizing module TERASIC_AUTO_FOCUS_0
Progress: Adding TERASIC_CAMERA_0 [TERASIC_CAMERA 1.0]
Progress: Parameterizing module TERASIC_CAMERA_0
Progress: Adding alt_vip_cl_vfb_0 [alt_vip_cl_vfb 18.1]
Progress: Parameterizing module alt_vip_cl_vfb_0
Progress: Adding alt_xcvr_reconfig_0 [alt_xcvr_reconfig 18.1]
Progress: Parameterizing module alt_xcvr_reconfig_0
Progress: Adding clk_0 [clock_source 18.1]
Progress: Parameterizing module clk_0
Progress: Adding csr_regmap [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module csr_regmap
Progress: Adding ddr3_status [altera_avalon_pio 18.1]
Progress: Parameterizing module ddr3_status
Progress: Adding fifo_0 [altera_avalon_fifo 18.1]
Progress: Parameterizing module fifo_0
Progress: Adding i2c_opencores_camera [i2c_opencores 12.0]
Progress: Parameterizing module i2c_opencores_camera
Progress: Adding i2c_opencores_mipi [i2c_opencores 12.0]
Progress: Parameterizing module i2c_opencores_mipi
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 18.1]
Progress: Parameterizing module jtag_uart_0
Progress: Adding mem_if_ddr3_emif_0 [altera_mem_if_ddr3_emif 18.1]
Progress: Parameterizing module mem_if_ddr3_emif_0
Progress: Adding mipi_pwdn_n [altera_avalon_pio 18.1]
Progress: Parameterizing module mipi_pwdn_n
Progress: Adding mipi_reset_n [altera_avalon_pio 18.1]
Progress: Parameterizing module mipi_reset_n
Progress: Adding nios2_gen2_0 [altera_nios2_gen2 18.1]
Progress: Parameterizing module nios2_gen2_0
Progress: Adding nios_ram [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module nios_ram
Progress: Adding ocm_256k_dma [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module ocm_256k_dma
Progress: Adding pcie_256_dma [altera_pcie_256_hip_avmm 18.1]
Progress: Parameterizing module pcie_256_dma
Progress: Adding pcie_reconfig_driver_0 [altera_pcie_reconfig_driver 18.1]
Progress: Parameterizing module pcie_reconfig_driver_0
Progress: Adding pio_button [altera_avalon_pio 18.1]
Progress: Parameterizing module pio_button
Progress: Adding pio_led [altera_avalon_pio 18.1]
Progress: Parameterizing module pio_led
Progress: Adding pll_0 [altera_pll 18.1]
Progress: Parameterizing module pll_0
Progress: Adding sdram_vfb [altera_avalon_new_sdram_controller 18.1]
Progress: Parameterizing module sdram_vfb
Progress: Adding sysid_qsys_0 [altera_avalon_sysid_qsys 18.1]
Progress: Parameterizing module sysid_qsys_0
Progress: Adding timer_0 [altera_avalon_timer 18.1]
Progress: Parameterizing module timer_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: top.alt_vip_cl_vfb_0: Buffer 3 frames, storage required is 2701 kB (0x00000000 to 0x002a3180)
Info: top.alt_xcvr_reconfig_0: reconfig_from_xcvr port width is 5*46 bits
Info: top.alt_xcvr_reconfig_0: reconfig_to_xcvr port width is 5*70 bits
Info: top.ddr3_status: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: top.fifo_0: For Avalon-ST and Avalon-MM combinations, data width is 32 bits.
Info: top.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Warning: top.mem_if_ddr3_emif_0.pll_bridge: pll_bridge.pll_sharing cannot be both connected and exported
Info: top.pcie_256_dma: 5 reconfiguration interfaces are required for connection to the external reconfiguration controller and the reconfig driver
Info: top.pcie_256_dma: The application clock frequency (pld_clk) is 125 Mhz
Info: top.pcie_256_dma: Hard Reset Controller is enabled
Warning: top.pcie_256_dma: BAR1 is disabled as BAR0 is set to 64-bit prefetchable memory
Warning: top.pcie_256_dma: BAR3 is disabled as BAR2 is set to 64-bit prefetchable memory
Info: top.pcie_256_dma: Family: Cyclone V
Info: top.pcie_256_dma:  BAR 2 size mask is 31
Info: top.pcie_256_dma: Credit allocation in the 6K bytes receive buffer:
Info: top.pcie_256_dma: Posted    : header=16  data=16
Info: top.pcie_256_dma: Non posted: header=16  data=0
Info: top.pcie_256_dma: Completion: header=67 data=269
Info: top.pio_button: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: top.pll_0: The legal reference clock frequency is 5.0 MHz..700.0 MHz
Info: top.pll_0: Able to implement PLL with user settings
Info: top.sdram_vfb: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info: top.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: top.sysid_qsys_0: Time stamp will be automatically updated when this component is generated.
Warning: top.pcie_256_dma.dma_rd_master/pcie_256_dma.rd_dts_slave: Master pcie_256_dma.dma_rd_master cannot safely write to slave pcie_256_dma.rd_dts_slave, because the master data width is narrower than the slave data width. Add byteenable support to the slave to support safe writes from a narrow master.
Warning: top.pcie_256_dma.dma_rd_master/pcie_256_dma.wr_dts_slave: Master pcie_256_dma.dma_rd_master cannot safely write to slave pcie_256_dma.wr_dts_slave, because the master data width is narrower than the slave data width. Add byteenable support to the slave to support safe writes from a narrow master.
Info: top.TERASIC_CAMERA_0.avalon_streaming_source/alt_vip_cl_vfb_0.din: Ready latency is 0 for source and 1 for sink. Avalon-ST Adapter will be inserted..
Info: top.TERASIC_AUTO_FOCUS_0.dout/fifo_0.in: Max channel is 0 for source and 255 for sink. Avalon-ST Adapter will be inserted..
Info: top.TERASIC_AUTO_FOCUS_0.dout/fifo_0.in: The sink has a channel signal of 8 bits, but the source does not. Avalon-ST Adapter will be inserted.
Info: top.TERASIC_AUTO_FOCUS_0.dout/fifo_0.in: The sink has a error signal of 8 bits, but the source does not. Avalon-ST Adapter will be inserted.
Info: top.TERASIC_AUTO_FOCUS_0.dout/fifo_0.in: The sink has a empty signal of 2 bits, but the source does not. Avalon-ST Adapter will be inserted.
Warning: top.alt_xcvr_reconfig_0: alt_xcvr_reconfig_0.reconfig_busy must be exported, or connected to a matching conduit.
Warning: top.mem_if_ddr3_emif_0: mem_if_ddr3_emif_0.pll_sharing must be exported, or connected to a matching conduit.
Warning: top.pcie_256_dma: pcie_256_dma.INTX_Interface must be exported, or connected to a matching conduit.
Warning: top.pcie_256_dma: pcie_256_dma.MSI_Interface must be exported, or connected to a matching conduit.
Warning: top.pcie_256_dma: pcie_256_dma.MSIX_Interface must be exported, or connected to a matching conduit.
Warning: top.pcie_256_dma: pcie_256_dma.hip_status must be exported, or connected to a matching conduit.
Warning: top.pcie_256_dma: pcie_256_dma.config_tl must be exported, or connected to a matching conduit.
Warning: top.pcie_reconfig_driver_0: pcie_reconfig_driver_0.reconfig_busy must be exported, or connected to a matching conduit.
Warning: top.pcie_reconfig_driver_0: pcie_reconfig_driver_0.hip_status_drv must be exported, or connected to a matching conduit.
Info: top: Generating top "top" for QUARTUS_SYNTH
Info: Interconnect is inserted between master pcie_256_dma.Rxm_BAR2 and slave csr_regmap.s2 because the master has address signal 64 bit wide, but the slave is 3 bit wide.
Info: Interconnect is inserted between master pcie_256_dma.Rxm_BAR2 and slave csr_regmap.s2 because the master has read signal 1 bit wide, but the slave is 0 bit wide.
Info: Interconnect is inserted between master pcie_256_dma.Rxm_BAR2 and slave csr_regmap.s2 because the master has waitrequest signal 1 bit wide, but the slave is 0 bit wide.
Info: Interconnect is inserted between master pcie_256_dma.Rxm_BAR2 and slave csr_regmap.s2 because the master has readdatavalid signal 1 bit wide, but the slave is 0 bit wide.
Info: Interconnect is inserted between master pcie_reconfig_driver_0.reconfig_mgmt and slave alt_xcvr_reconfig_0.reconfig_mgmt because they have different clock source.
Info: Inserting clock-crossing logic between cmd_demux.src0 and cmd_mux.sink0
Info: Inserting clock-crossing logic between rsp_demux.src0 and rsp_mux.sink0
Info: avalon_st_adapter: Inserting timing_adapter: timing_adapter_0
Info: avalon_st_adapter_001: Inserting data_format_adapter: data_format_adapter_0
Info: avalon_st_adapter_001: Inserting channel_adapter: channel_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: TERASIC_AUTO_FOCUS_0: "top" instantiated TERASIC_AUTO_FOCUS "TERASIC_AUTO_FOCUS_0"
Info: TERASIC_CAMERA_0: "top" instantiated TERASIC_CAMERA "TERASIC_CAMERA_0"
Info: alt_vip_cl_vfb_0: "top" instantiated alt_vip_cl_vfb "alt_vip_cl_vfb_0"
Info: alt_xcvr_reconfig_0: add_fileset_file ./altera_xcvr_functions.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/altera_xcvr_functions.sv
Info: alt_xcvr_reconfig_0: add_fileset_file ./av_xcvr_h.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av/av_xcvr_h.sv
Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_resync.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/ctrl/alt_xcvr_resync.sv
Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_h.sv SYSTEM_VERILOG PATH .//alt_xcvr_reconfig_h.sv
Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig.sv SYSTEM_VERILOG PATH .//alt_xcvr_reconfig.sv
Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_cal_seq.sv SYSTEM_VERILOG PATH .//alt_xcvr_reconfig_cal_seq.sv
Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xreconf_cif.sv SYSTEM_VERILOG PATH .//alt_xreconf_cif.sv
Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xreconf_uif.sv SYSTEM_VERILOG PATH .//alt_xreconf_uif.sv
Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xreconf_basic_acq.sv SYSTEM_VERILOG PATH .//alt_xreconf_basic_acq.sv
Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_analog.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_analog/alt_xcvr_reconfig_analog.sv
Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_analog_av.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_analog/alt_xcvr_reconfig_analog_av.sv
Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xreconf_analog_datactrl_av.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_analog/alt_xreconf_analog_datactrl_av.sv
Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xreconf_analog_rmw_av.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_analog/alt_xreconf_analog_rmw_av.sv
Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xreconf_analog_ctrlsm.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_analog/alt_xreconf_analog_ctrlsm.sv
Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_offset_cancellation.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_offset_cancellation/alt_xcvr_reconfig_offset_cancellation.sv
Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_offset_cancellation_av.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_offset_cancellation/alt_xcvr_reconfig_offset_cancellation_av.sv
Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_eyemon.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_eyemon/alt_xcvr_reconfig_eyemon.sv
Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_dfe.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_dfe/alt_xcvr_reconfig_dfe.sv
Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_adce.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_adce/alt_xcvr_reconfig_adce.sv
Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_dcd.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_dcd/alt_xcvr_reconfig_dcd.sv
Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_dcd_av.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_dcd/alt_xcvr_reconfig_dcd_av.sv
Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_dcd_cal_av.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_dcd/alt_xcvr_reconfig_dcd_cal_av.sv
Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_dcd_control_av.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_dcd/alt_xcvr_reconfig_dcd_control_av.sv
Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_mif.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_mif/alt_xcvr_reconfig_mif.sv
Info: alt_xcvr_reconfig_0: add_fileset_file ./av_xcvr_reconfig_mif.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_mif/av_xcvr_reconfig_mif.sv
Info: alt_xcvr_reconfig_0: add_fileset_file ./av_xcvr_reconfig_mif_ctrl.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_mif/av_xcvr_reconfig_mif_ctrl.sv
Info: alt_xcvr_reconfig_0: add_fileset_file ./av_xcvr_reconfig_mif_avmm.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_mif/av_xcvr_reconfig_mif_avmm.sv
Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_pll.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_pll/alt_xcvr_reconfig_pll.sv
Info: alt_xcvr_reconfig_0: add_fileset_file ./av_xcvr_reconfig_pll.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_pll/av_xcvr_reconfig_pll.sv
Info: alt_xcvr_reconfig_0: add_fileset_file ./av_xcvr_reconfig_pll_ctrl.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_pll/av_xcvr_reconfig_pll_ctrl.sv
Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_soc.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_soc/alt_xcvr_reconfig_soc.sv
Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_cpu_ram.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_soc/alt_xcvr_reconfig_cpu_ram.sv
Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_cpu_ram.hex OTHER PATH ../alt_xcvr_reconfig_soc/software/alt_xcvr_reconfig_av/mem_init/alt_xcvr_reconfig_cpu_ram.hex
Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_direct.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_direct/alt_xcvr_reconfig_direct.sv
Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_arbiter_acq.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_basic/alt_arbiter_acq.sv
Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_basic.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_basic/alt_xcvr_reconfig_basic.sv
Info: alt_xcvr_reconfig_0: add_fileset_file ./av_xrbasic_l2p_addr.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_basic/av_xrbasic_l2p_addr.sv
Info: alt_xcvr_reconfig_0: add_fileset_file ./av_xrbasic_l2p_ch.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_basic/av_xrbasic_l2p_ch.sv
Info: alt_xcvr_reconfig_0: add_fileset_file ./av_xrbasic_l2p_rom.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_basic/av_xrbasic_l2p_rom.sv
Info: alt_xcvr_reconfig_0: add_fileset_file ./av_xrbasic_lif_csr.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_basic/av_xrbasic_lif_csr.sv
Info: alt_xcvr_reconfig_0: add_fileset_file ./av_xrbasic_lif.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_basic/av_xrbasic_lif.sv
Info: alt_xcvr_reconfig_0: add_fileset_file ./av_xcvr_reconfig_basic.sv SYSTEM_VERILOG PATH ../alt_xcvr_reconfig_basic/av_xcvr_reconfig_basic.sv
Info: alt_xcvr_reconfig_0: add_fileset_file ./av_xcvr_reconfig.sdc OTHER PATH .//av_xcvr_reconfig.sdc
Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_arbiter.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/ctrl/alt_xcvr_arbiter.sv
Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_m2s.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/ctrl/alt_xcvr_m2s.sv
Info: alt_xcvr_reconfig_0: add_fileset_file ./altera_wait_generate.v VERILOG PATH ../../altera_xcvr_generic/ctrl/altera_wait_generate.v
Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_csr_selector.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/ctrl/alt_xcvr_csr_selector.sv
Info: alt_xcvr_reconfig_0: add_fileset_file ./sv_reconfig_bundle_to_basic.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/sv_reconfig_bundle_to_basic.sv
Info: alt_xcvr_reconfig_0: add_fileset_file ./av_reconfig_bundle_to_basic.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av/av_reconfig_bundle_to_basic.sv
Info: alt_xcvr_reconfig_0: add_fileset_file ./av_reconfig_bundle_to_xcvr.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av/av_reconfig_bundle_to_xcvr.sv
Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_cpu.v VERILOG PATH ../../../../../../Users/quoch/AppData/Local/Temp/alt9025_8416708320991939631.dir/0723_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH/alt_xcvr_reconfig_cpu.v
Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_cpu_reconfig_cpu.v VERILOG PATH ../../../../../../Users/quoch/AppData/Local/Temp/alt9025_8416708320991939631.dir/0723_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu.v
Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_cpu_reconfig_cpu_rf_ram_a.mif OTHER PATH ../../../../../../Users/quoch/AppData/Local/Temp/alt9025_8416708320991939631.dir/0723_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu_rf_ram_a.mif
Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_cpu_reconfig_cpu_rf_ram_b.mif OTHER PATH ../../../../../../Users/quoch/AppData/Local/Temp/alt9025_8416708320991939631.dir/0723_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu_rf_ram_b.mif
Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_cpu_reconfig_cpu_test_bench.v VERILOG PATH ../../../../../../Users/quoch/AppData/Local/Temp/alt9025_8416708320991939631.dir/0723_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH/submodules/alt_xcvr_reconfig_cpu_reconfig_cpu_test_bench.v
Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_cpu_mm_interconnect_0.v VERILOG PATH ../../../../../../Users/quoch/AppData/Local/Temp/alt9025_8416708320991939631.dir/0723_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0.v
Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_cpu_irq_mapper.sv SYSTEM_VERILOG PATH ../../../../../../Users/quoch/AppData/Local/Temp/alt9025_8416708320991939631.dir/0723_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH/submodules/alt_xcvr_reconfig_cpu_irq_mapper.sv
Info: alt_xcvr_reconfig_0: add_fileset_file ./altera_reset_controller.v VERILOG PATH ../../../../../../Users/quoch/AppData/Local/Temp/alt9025_8416708320991939631.dir/0723_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH/submodules/altera_reset_controller.v
Info: alt_xcvr_reconfig_0: add_fileset_file ./altera_reset_synchronizer.v VERILOG PATH ../../../../../../Users/quoch/AppData/Local/Temp/alt9025_8416708320991939631.dir/0723_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH/submodules/altera_reset_synchronizer.v
Info: alt_xcvr_reconfig_0: add_fileset_file ./altera_reset_controller.sdc OTHER PATH ../../../../../../Users/quoch/AppData/Local/Temp/alt9025_8416708320991939631.dir/0723_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH/submodules/altera_reset_controller.sdc
Info: alt_xcvr_reconfig_0: add_fileset_file ./altera_merlin_master_translator.sv SYSTEM_VERILOG PATH ../../../../../../Users/quoch/AppData/Local/Temp/alt9025_8416708320991939631.dir/0723_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH/submodules/altera_merlin_master_translator.sv
Info: alt_xcvr_reconfig_0: add_fileset_file ./altera_merlin_slave_translator.sv SYSTEM_VERILOG PATH ../../../../../../Users/quoch/AppData/Local/Temp/alt9025_8416708320991939631.dir/0723_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH/submodules/altera_merlin_slave_translator.sv
Info: alt_xcvr_reconfig_0: add_fileset_file ./altera_merlin_master_agent.sv SYSTEM_VERILOG PATH ../../../../../../Users/quoch/AppData/Local/Temp/alt9025_8416708320991939631.dir/0723_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH/submodules/altera_merlin_master_agent.sv
Info: alt_xcvr_reconfig_0: add_fileset_file ./altera_merlin_slave_agent.sv SYSTEM_VERILOG PATH ../../../../../../Users/quoch/AppData/Local/Temp/alt9025_8416708320991939631.dir/0723_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH/submodules/altera_merlin_slave_agent.sv
Info: alt_xcvr_reconfig_0: add_fileset_file ./altera_merlin_burst_uncompressor.sv SYSTEM_VERILOG PATH ../../../../../../Users/quoch/AppData/Local/Temp/alt9025_8416708320991939631.dir/0723_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH/submodules/altera_merlin_burst_uncompressor.sv
Info: alt_xcvr_reconfig_0: add_fileset_file ./altera_avalon_sc_fifo.v VERILOG PATH ../../../../../../Users/quoch/AppData/Local/Temp/alt9025_8416708320991939631.dir/0723_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH/submodules/altera_avalon_sc_fifo.v
Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_cpu_mm_interconnect_0_router.sv SYSTEM_VERILOG PATH ../../../../../../Users/quoch/AppData/Local/Temp/alt9025_8416708320991939631.dir/0723_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router.sv
Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001.sv SYSTEM_VERILOG PATH ../../../../../../Users/quoch/AppData/Local/Temp/alt9025_8416708320991939631.dir/0723_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_001.sv
Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002.sv SYSTEM_VERILOG PATH ../../../../../../Users/quoch/AppData/Local/Temp/alt9025_8416708320991939631.dir/0723_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_002.sv
Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003.sv SYSTEM_VERILOG PATH ../../../../../../Users/quoch/AppData/Local/Temp/alt9025_8416708320991939631.dir/0723_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_router_003.sv
Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_demux.sv SYSTEM_VERILOG PATH ../../../../../../Users/quoch/AppData/Local/Temp/alt9025_8416708320991939631.dir/0723_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_demux.sv
Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_demux_001.sv SYSTEM_VERILOG PATH ../../../../../../Users/quoch/AppData/Local/Temp/alt9025_8416708320991939631.dir/0723_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_demux_001.sv
Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_mux.sv SYSTEM_VERILOG PATH ../../../../../../Users/quoch/AppData/Local/Temp/alt9025_8416708320991939631.dir/0723_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_mux.sv
Info: alt_xcvr_reconfig_0: add_fileset_file ./altera_merlin_arbitrator.sv SYSTEM_VERILOG PATH ../../../../../../Users/quoch/AppData/Local/Temp/alt9025_8416708320991939631.dir/0723_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH/submodules/altera_merlin_arbitrator.sv
Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_mux_001.sv SYSTEM_VERILOG PATH ../../../../../../Users/quoch/AppData/Local/Temp/alt9025_8416708320991939631.dir/0723_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_cmd_mux_001.sv
Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_mux.sv SYSTEM_VERILOG PATH ../../../../../../Users/quoch/AppData/Local/Temp/alt9025_8416708320991939631.dir/0723_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_mux.sv
Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_mux_001.sv SYSTEM_VERILOG PATH ../../../../../../Users/quoch/AppData/Local/Temp/alt9025_8416708320991939631.dir/0723_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_rsp_mux_001.sv
Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_cpu_mm_interconnect_0_avalon_st_adapter.v VERILOG PATH ../../../../../../Users/quoch/AppData/Local/Temp/alt9025_8416708320991939631.dir/0723_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_avalon_st_adapter.v
Info: alt_xcvr_reconfig_0: add_fileset_file ./alt_xcvr_reconfig_cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv SYSTEM_VERILOG PATH ../../../../../../Users/quoch/AppData/Local/Temp/alt9025_8416708320991939631.dir/0723_alt_xcvr_reconfig_0_gen/QUARTUS_SYNTH/submodules/alt_xcvr_reconfig_cpu_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
Info: alt_xcvr_reconfig_0: "top" instantiated alt_xcvr_reconfig "alt_xcvr_reconfig_0"
Info: csr_regmap: Starting RTL generation for module 'top_csr_regmap'
Info: csr_regmap:   Generation command is [exec C:/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/18.1/quartus/bin64/perl/lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=top_csr_regmap --dir=C:/Users/quoch/AppData/Local/Temp/alt9025_8416708320991939631.dir/0724_csr_regmap_gen/ --quartus_dir=C:/intelfpga/18.1/quartus --verilog --config=C:/Users/quoch/AppData/Local/Temp/alt9025_8416708320991939631.dir/0724_csr_regmap_gen//top_csr_regmap_component_configuration.pl  --do_build_sim=0  ]
Info: csr_regmap: Done RTL generation for module 'top_csr_regmap'
Info: csr_regmap: "top" instantiated altera_avalon_onchip_memory2 "csr_regmap"
Info: ddr3_status: Starting RTL generation for module 'top_ddr3_status'
Info: ddr3_status:   Generation command is [exec C:/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/18.1/quartus/bin64/perl/lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=top_ddr3_status --dir=C:/Users/quoch/AppData/Local/Temp/alt9025_8416708320991939631.dir/0725_ddr3_status_gen/ --quartus_dir=C:/intelfpga/18.1/quartus --verilog --config=C:/Users/quoch/AppData/Local/Temp/alt9025_8416708320991939631.dir/0725_ddr3_status_gen//top_ddr3_status_component_configuration.pl  --do_build_sim=0  ]
Info: ddr3_status: Done RTL generation for module 'top_ddr3_status'
Info: ddr3_status: "top" instantiated altera_avalon_pio "ddr3_status"
Info: fifo_0: Starting RTL generation for module 'top_fifo_0'
Info: fifo_0:   Generation command is [exec C:/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/18.1/quartus/bin64/perl/lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_fifo -- C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_fifo/generate_rtl.pl --name=top_fifo_0 --dir=C:/Users/quoch/AppData/Local/Temp/alt9025_8416708320991939631.dir/0726_fifo_0_gen/ --quartus_dir=C:/intelfpga/18.1/quartus --verilog --config=C:/Users/quoch/AppData/Local/Temp/alt9025_8416708320991939631.dir/0726_fifo_0_gen//top_fifo_0_component_configuration.pl  --do_build_sim=0  ]
Info: fifo_0: Done RTL generation for module 'top_fifo_0'
Info: fifo_0: "top" instantiated altera_avalon_fifo "fifo_0"
Info: i2c_opencores_camera: "top" instantiated i2c_opencores "i2c_opencores_camera"
Info: jtag_uart_0: Starting RTL generation for module 'top_jtag_uart_0'
Info: jtag_uart_0:   Generation command is [exec C:/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/18.1/quartus/bin64/perl/lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=top_jtag_uart_0 --dir=C:/Users/quoch/AppData/Local/Temp/alt9025_8416708320991939631.dir/0728_jtag_uart_0_gen/ --quartus_dir=C:/intelfpga/18.1/quartus --verilog --config=C:/Users/quoch/AppData/Local/Temp/alt9025_8416708320991939631.dir/0728_jtag_uart_0_gen//top_jtag_uart_0_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart_0: Done RTL generation for module 'top_jtag_uart_0'
Info: jtag_uart_0: "top" instantiated altera_avalon_jtag_uart "jtag_uart_0"
Info: mem_if_ddr3_emif_0: "top" instantiated altera_mem_if_ddr3_emif "mem_if_ddr3_emif_0"
Info: mipi_pwdn_n: Starting RTL generation for module 'top_mipi_pwdn_n'
Info: mipi_pwdn_n:   Generation command is [exec C:/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/18.1/quartus/bin64/perl/lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=top_mipi_pwdn_n --dir=C:/Users/quoch/AppData/Local/Temp/alt9025_8416708320991939631.dir/0729_mipi_pwdn_n_gen/ --quartus_dir=C:/intelfpga/18.1/quartus --verilog --config=C:/Users/quoch/AppData/Local/Temp/alt9025_8416708320991939631.dir/0729_mipi_pwdn_n_gen//top_mipi_pwdn_n_component_configuration.pl  --do_build_sim=0  ]
Info: mipi_pwdn_n: Done RTL generation for module 'top_mipi_pwdn_n'
Info: mipi_pwdn_n: "top" instantiated altera_avalon_pio "mipi_pwdn_n"
Info: nios2_gen2_0: "top" instantiated altera_nios2_gen2 "nios2_gen2_0"
Info: nios_ram: Starting RTL generation for module 'top_nios_ram'
Info: nios_ram:   Generation command is [exec C:/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/18.1/quartus/bin64/perl/lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=top_nios_ram --dir=C:/Users/quoch/AppData/Local/Temp/alt9025_8416708320991939631.dir/0730_nios_ram_gen/ --quartus_dir=C:/intelfpga/18.1/quartus --verilog --config=C:/Users/quoch/AppData/Local/Temp/alt9025_8416708320991939631.dir/0730_nios_ram_gen//top_nios_ram_component_configuration.pl  --do_build_sim=0  ]
Info: nios_ram: Done RTL generation for module 'top_nios_ram'
Info: nios_ram: "top" instantiated altera_avalon_onchip_memory2 "nios_ram"
Info: ocm_256k_dma: Starting RTL generation for module 'top_ocm_256k_dma'
Info: ocm_256k_dma:   Generation command is [exec C:/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/18.1/quartus/bin64/perl/lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=top_ocm_256k_dma --dir=C:/Users/quoch/AppData/Local/Temp/alt9025_8416708320991939631.dir/0731_ocm_256k_dma_gen/ --quartus_dir=C:/intelfpga/18.1/quartus --verilog --config=C:/Users/quoch/AppData/Local/Temp/alt9025_8416708320991939631.dir/0731_ocm_256k_dma_gen//top_ocm_256k_dma_component_configuration.pl  --do_build_sim=0  ]
Info: ocm_256k_dma: Done RTL generation for module 'top_ocm_256k_dma'
Info: ocm_256k_dma: "top" instantiated altera_avalon_onchip_memory2 "ocm_256k_dma"
Info: pcie_256_dma: add_fileset_file ./altera_xcvr_functions.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/altera_xcvr_functions.sv
Info: pcie_256_dma: add_fileset_file ./sv_reconfig_bundle_to_xcvr.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/sv_reconfig_bundle_to_xcvr.sv
Info: pcie_256_dma: add_fileset_file ./sv_reconfig_bundle_to_ip.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/sv_reconfig_bundle_to_ip.sv
Info: pcie_256_dma: add_fileset_file ./sv_reconfig_bundle_merger.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/sv/sv_reconfig_bundle_merger.sv
Info: pcie_256_dma: add_fileset_file ./alt_xcvr_resync.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/ctrl/alt_xcvr_resync.sv
Info: pcie_256_dma: add_fileset_file ./alt_reset_ctrl_lego.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/ctrl/alt_reset_ctrl_lego.sv
Info: pcie_256_dma: add_fileset_file ./alt_reset_ctrl_tgx_cdrauto.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/ctrl/alt_reset_ctrl_tgx_cdrauto.sv
Info: pcie_256_dma: add_fileset_file ./alt_xcvr_csr_common_h.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/ctrl/alt_xcvr_csr_common_h.sv
Info: pcie_256_dma: add_fileset_file ./alt_xcvr_csr_common.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/ctrl/alt_xcvr_csr_common.sv
Info: pcie_256_dma: add_fileset_file ./alt_xcvr_csr_pcs8g_h.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/ctrl/alt_xcvr_csr_pcs8g_h.sv
Info: pcie_256_dma: add_fileset_file ./alt_xcvr_csr_pcs8g.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/ctrl/alt_xcvr_csr_pcs8g.sv
Info: pcie_256_dma: add_fileset_file ./alt_xcvr_csr_selector.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/ctrl/alt_xcvr_csr_selector.sv
Info: pcie_256_dma: add_fileset_file ./alt_xcvr_mgmt2dec.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/ctrl/alt_xcvr_mgmt2dec.sv
Info: pcie_256_dma: add_fileset_file ./altera_wait_generate.v VERILOG PATH ../../altera_xcvr_generic/ctrl/altera_wait_generate.v
Info: pcie_256_dma: add_fileset_file ./av_xcvr_h.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av/av_xcvr_h.sv
Info: pcie_256_dma: add_fileset_file ./av_xcvr_avmm_csr.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av/av_xcvr_avmm_csr.sv
Info: pcie_256_dma: add_fileset_file ./av_tx_pma_ch.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av/av_tx_pma_ch.sv
Info: pcie_256_dma: add_fileset_file ./av_tx_pma.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av/av_tx_pma.sv
Info: pcie_256_dma: add_fileset_file ./av_rx_pma.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av/av_rx_pma.sv
Info: pcie_256_dma: add_fileset_file ./av_pma.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av/av_pma.sv
Info: pcie_256_dma: add_fileset_file ./av_pcs_ch.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av/av_pcs_ch.sv
Info: pcie_256_dma: add_fileset_file ./av_pcs.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av/av_pcs.sv
Info: pcie_256_dma: add_fileset_file ./av_xcvr_avmm.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av/av_xcvr_avmm.sv
Info: pcie_256_dma: add_fileset_file ./av_xcvr_native.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av/av_xcvr_native.sv
Info: pcie_256_dma: add_fileset_file ./av_xcvr_plls.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av/av_xcvr_plls.sv
Info: pcie_256_dma: add_fileset_file ./av_xcvr_data_adapter.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av/av_xcvr_data_adapter.sv
Info: pcie_256_dma: add_fileset_file ./av_reconfig_bundle_to_basic.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av/av_reconfig_bundle_to_basic.sv
Info: pcie_256_dma: add_fileset_file ./av_reconfig_bundle_to_xcvr.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av/av_reconfig_bundle_to_xcvr.sv
Info: pcie_256_dma: add_fileset_file ./av_hssi_8g_rx_pcs_rbc.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av/rbc/av_hssi_8g_rx_pcs_rbc.sv
Info: pcie_256_dma: add_fileset_file ./av_hssi_8g_tx_pcs_rbc.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av/rbc/av_hssi_8g_tx_pcs_rbc.sv
Info: pcie_256_dma: add_fileset_file ./av_hssi_common_pcs_pma_interface_rbc.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av/rbc/av_hssi_common_pcs_pma_interface_rbc.sv
Info: pcie_256_dma: add_fileset_file ./av_hssi_common_pld_pcs_interface_rbc.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av/rbc/av_hssi_common_pld_pcs_interface_rbc.sv
Info: pcie_256_dma: add_fileset_file ./av_hssi_pipe_gen1_2_rbc.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av/rbc/av_hssi_pipe_gen1_2_rbc.sv
Info: pcie_256_dma: add_fileset_file ./av_hssi_rx_pcs_pma_interface_rbc.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av/rbc/av_hssi_rx_pcs_pma_interface_rbc.sv
Info: pcie_256_dma: add_fileset_file ./av_hssi_rx_pld_pcs_interface_rbc.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av/rbc/av_hssi_rx_pld_pcs_interface_rbc.sv
Info: pcie_256_dma: add_fileset_file ./av_hssi_tx_pcs_pma_interface_rbc.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av/rbc/av_hssi_tx_pcs_pma_interface_rbc.sv
Info: pcie_256_dma: add_fileset_file ./av_hssi_tx_pld_pcs_interface_rbc.sv SYSTEM_VERILOG PATH ../../altera_xcvr_generic/av/rbc/av_hssi_tx_pld_pcs_interface_rbc.sv
Info: pcie_256_dma: add_fileset_file ./av_xcvr_pipe_native.sv SYSTEM_VERILOG PATH ../../altera_pcie_pipe/av/av_xcvr_pipe_native.sv
Info: pcie_256_dma: add_fileset_file ./av_xcvr_emsip_adapter.sv SYSTEM_VERILOG PATH ../../altera_pcie_pipe/av/av_xcvr_emsip_adapter.sv
Info: pcie_256_dma: add_fileset_file ./av_xcvr_pipe_native_hip.sv SYSTEM_VERILOG PATH ../../altera_pcie_pipe/av/av_xcvr_pipe_native_hip.sv
Info: pcie_256_dma: "top" instantiated altera_pcie_256_hip_avmm "pcie_256_dma"
Info: Reusing file C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/top/synthesis/submodules/altera_xcvr_functions.sv
Info: Reusing file C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/top/synthesis/submodules/alt_xcvr_resync.sv
Info: Reusing file C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/top/synthesis/submodules/alt_xcvr_csr_selector.sv
Info: Reusing file C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/top/synthesis/submodules/altera_wait_generate.v
Info: Reusing file C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/top/synthesis/submodules/av_xcvr_h.sv
Info: Reusing file C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/top/synthesis/submodules/av_reconfig_bundle_to_basic.sv
Info: Reusing file C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/top/synthesis/submodules/av_reconfig_bundle_to_xcvr.sv
Warning: Overwriting different file C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/top/synthesis/submodules/plain_files.txt
Info: pcie_reconfig_driver_0: "top" instantiated altera_pcie_reconfig_driver "pcie_reconfig_driver_0"
Info: Reusing file C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/top/synthesis/submodules/alt_xcvr_reconfig_h.sv
Info: pio_button: Starting RTL generation for module 'top_pio_button'
Info: pio_button:   Generation command is [exec C:/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/18.1/quartus/bin64/perl/lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=top_pio_button --dir=C:/Users/quoch/AppData/Local/Temp/alt9025_8416708320991939631.dir/0734_pio_button_gen/ --quartus_dir=C:/intelfpga/18.1/quartus --verilog --config=C:/Users/quoch/AppData/Local/Temp/alt9025_8416708320991939631.dir/0734_pio_button_gen//top_pio_button_component_configuration.pl  --do_build_sim=0  ]
Info: pio_button: Done RTL generation for module 'top_pio_button'
Info: pio_button: "top" instantiated altera_avalon_pio "pio_button"
Info: pio_led: Starting RTL generation for module 'top_pio_led'
Info: pio_led:   Generation command is [exec C:/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/18.1/quartus/bin64/perl/lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=top_pio_led --dir=C:/Users/quoch/AppData/Local/Temp/alt9025_8416708320991939631.dir/0735_pio_led_gen/ --quartus_dir=C:/intelfpga/18.1/quartus --verilog --config=C:/Users/quoch/AppData/Local/Temp/alt9025_8416708320991939631.dir/0735_pio_led_gen//top_pio_led_component_configuration.pl  --do_build_sim=0  ]
Info: pio_led: Done RTL generation for module 'top_pio_led'
Info: pio_led: "top" instantiated altera_avalon_pio "pio_led"
Info: pll_0: "top" instantiated altera_pll "pll_0"
Info: sdram_vfb: Starting RTL generation for module 'top_sdram_vfb'
Info: sdram_vfb:   Generation command is [exec C:/intelfpga/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga/18.1/quartus/bin64/perl/lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=top_sdram_vfb --dir=C:/Users/quoch/AppData/Local/Temp/alt9025_8416708320991939631.dir/0737_sdram_vfb_gen/ --quartus_dir=C:/intelfpga/18.1/quartus --verilog --config=C:/Users/quoch/AppData/Local/Temp/alt9025_8416708320991939631.dir/0737_sdram_vfb_gen//top_sdram_vfb_component_configuration.pl  --do_build_sim=0  ]
Info: sdram_vfb: Done RTL generation for module 'top_sdram_vfb'
Info: sdram_vfb: "top" instantiated altera_avalon_new_sdram_controller "sdram_vfb"
Info: sysid_qsys_0: "top" instantiated altera_avalon_sysid_qsys "sysid_qsys_0"
Info: timer_0: Starting RTL generation for module 'top_timer_0'
Info: timer_0:   Generation command is [exec C:/intelFPGA/18.1/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA/18.1/quartus/bin64//perl/lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=top_timer_0 --dir=C:/Users/quoch/AppData/Local/Temp/alt9025_8416708320991939631.dir/0739_timer_0_gen/ --quartus_dir=C:/intelfpga/18.1/quartus --verilog --config=C:/Users/quoch/AppData/Local/Temp/alt9025_8416708320991939631.dir/0739_timer_0_gen//top_timer_0_component_configuration.pl  --do_build_sim=0  ]
Info: timer_0: Done RTL generation for module 'top_timer_0'
Info: timer_0: "top" instantiated altera_avalon_timer "timer_0"
Info: mm_interconnect_0: "top" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_008: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_009: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_010: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_011: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_012: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_013: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_014: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_015: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_016: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_017: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_1: "top" instantiated altera_mm_interconnect "mm_interconnect_1"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_2: "top" instantiated altera_mm_interconnect "mm_interconnect_2"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_3: "top" instantiated altera_mm_interconnect "mm_interconnect_3"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_4: "top" instantiated altera_mm_interconnect "mm_interconnect_4"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_5: "top" instantiated altera_mm_interconnect "mm_interconnect_5"
Info: irq_mapper: "top" instantiated altera_irq_mapper "irq_mapper"
Info: avalon_st_adapter: "top" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: avalon_st_adapter_001: "top" instantiated altera_avalon_st_adapter "avalon_st_adapter_001"
Info: rst_controller: "top" instantiated altera_reset_controller "rst_controller"
Info: Reusing file C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/top/synthesis/submodules/altera_reset_controller.v
Info: Reusing file C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/top/synthesis/submodules/altera_reset_synchronizer.v
Info: Reusing file C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/top/synthesis/submodules/altera_reset_controller.sdc
Info: video_in: "alt_vip_cl_vfb_0" instantiated alt_vip_video_input_bridge "video_in"
Info: wr_ctrl: "alt_vip_cl_vfb_0" instantiated alt_vip_vfb_wr_ctrl "wr_ctrl"
Info: pkt_trans_wr: "alt_vip_cl_vfb_0" instantiated alt_vip_packet_transfer "pkt_trans_wr"
Info: Reusing file C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/top/synthesis/submodules/common/alt_vip_common_pkg.sv
Info: Reusing file C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/top/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv
Info: Reusing file C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/top/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv
Info: rd_ctrl: "alt_vip_cl_vfb_0" instantiated alt_vip_vfb_rd_ctrl "rd_ctrl"
Info: Reusing file C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/top/synthesis/submodules/common/alt_vip_common_pkg.sv
Info: Reusing file C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/top/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv
Info: Reusing file C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/top/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv
Info: video_out: "alt_vip_cl_vfb_0" instantiated alt_vip_video_output_bridge "video_out"
Info: Reusing file C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/top/synthesis/submodules/common/alt_vip_common_pkg.sv
Info: Reusing file C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/top/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv
Info: Reusing file C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/top/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv
Info: sync_ctrl: "alt_vip_cl_vfb_0" instantiated alt_vip_vfb_sync_ctrl "sync_ctrl"
Info: Reusing file C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/top/synthesis/submodules/common/alt_vip_common_pkg.sv
Info: Reusing file C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/top/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv
Info: Reusing file C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/top/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv
Info: pll0: "mem_if_ddr3_emif_0" instantiated altera_mem_if_ddr3_pll "pll0"
Info: p0: Generating clock pair generator
Info: p0: Generating top_mem_if_ddr3_emif_0_p0_altdqdqs
Info: p0: 
Info: p0: *****************************
Info: p0: 
Info: p0: Remember to run the top_mem_if_ddr3_emif_0_p0_pin_assignments.tcl
Info: p0: script after running Synthesis and before Fitting.
Info: p0: 
Info: p0: *****************************
Info: p0: 
Info: p0: "mem_if_ddr3_emif_0" instantiated altera_mem_if_ddr3_hard_phy_core "p0"
Info: s0: Generating Qsys sequencer system
Info: s0: QSYS sequencer system generated successfully
Info: s0: "mem_if_ddr3_emif_0" instantiated altera_mem_if_ddr3_qseq "s0"
Info: Reusing file C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/top/synthesis/submodules/altera_merlin_arbitrator.sv
Info: Reusing file C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/top/synthesis/submodules/altera_merlin_burst_uncompressor.sv
Info: Reusing file C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/top/synthesis/submodules/altera_merlin_master_agent.sv
Info: Reusing file C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/top/synthesis/submodules/altera_merlin_slave_agent.sv
Info: dmaster: "mem_if_ddr3_emif_0" instantiated altera_jtag_avalon_master "dmaster"
Info: c0: "mem_if_ddr3_emif_0" instantiated altera_mem_if_ddr3_hard_memory_controller "c0"
Info: oct0: "mem_if_ddr3_emif_0" instantiated altera_mem_if_oct "oct0"
Info: dll0: "mem_if_ddr3_emif_0" instantiated altera_mem_if_dll "dll0"
Info: mm_interconnect_1: "mem_if_ddr3_emif_0" instantiated altera_mm_interconnect "mm_interconnect_1"
Info: cpu: Starting RTL generation for module 'top_nios2_gen2_0_cpu'
Info: cpu:   Generation command is [exec C:/intelFPGA/18.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA/18.1/quartus/bin64//perl/lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga/18.1/quartus/sopc_builder/bin -I C:/intelfpga/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=top_nios2_gen2_0_cpu --dir=C:/Users/quoch/AppData/Local/Temp/alt9025_8416708320991939631.dir/0753_cpu_gen/ --quartus_bindir=C:/intelFPGA/18.1/quartus/bin64/ --verilog --config=C:/Users/quoch/AppData/Local/Temp/alt9025_8416708320991939631.dir/0753_cpu_gen//top_nios2_gen2_0_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info: cpu: # 2022.02.02 19:15:03 (*) Starting Nios II generation
Info: cpu: # 2022.02.02 19:15:03 (*)   Checking for plaintext license.
Info: cpu: # 2022.02.02 19:15:04 (*)   Plaintext license not found.
Info: cpu: # 2022.02.02 19:15:04 (*)   Checking for encrypted license (non-evaluation).
Info: cpu: # 2022.02.02 19:15:05 (*)   Encrypted license found.  SOF will not be time-limited.
Info: cpu: # 2022.02.02 19:15:05 (*)   Elaborating CPU configuration settings
Info: cpu: # 2022.02.02 19:15:05 (*)   Creating all objects for CPU
Info: cpu: # 2022.02.02 19:15:05 (*)     Testbench
Info: cpu: # 2022.02.02 19:15:05 (*)     Instruction decoding
Info: cpu: # 2022.02.02 19:15:05 (*)       Instruction fields
Info: cpu: # 2022.02.02 19:15:05 (*)       Instruction decodes
Info: cpu: # 2022.02.02 19:15:05 (*)       Signals for RTL simulation waveforms
Info: cpu: # 2022.02.02 19:15:06 (*)       Instruction controls
Info: cpu: # 2022.02.02 19:15:06 (*)     Pipeline frontend
Info: cpu: # 2022.02.02 19:15:06 (*)     Pipeline backend
Info: cpu: # 2022.02.02 19:15:07 (*)   Generating RTL from CPU objects
Info: cpu: # 2022.02.02 19:15:09 (*)   Creating encrypted RTL
Info: cpu: # 2022.02.02 19:15:09 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'top_nios2_gen2_0_cpu'
Info: cpu: "nios2_gen2_0" instantiated altera_nios2_gen2_unit "cpu"
Info: pcie_256_dma_Rxm_BAR2_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "pcie_256_dma_Rxm_BAR2_translator"
Info: Reusing file C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/top/synthesis/submodules/altera_merlin_master_translator.sv
Info: csr_regmap_s2_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "csr_regmap_s2_translator"
Info: Reusing file C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/top/synthesis/submodules/altera_merlin_slave_translator.sv
Info: nios2_gen2_0_data_master_agent: "mm_interconnect_1" instantiated altera_merlin_master_agent "nios2_gen2_0_data_master_agent"
Info: Reusing file C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/top/synthesis/submodules/altera_merlin_master_agent.sv
Info: jtag_uart_0_avalon_jtag_slave_agent: "mm_interconnect_1" instantiated altera_merlin_slave_agent "jtag_uart_0_avalon_jtag_slave_agent"
Info: Reusing file C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/top/synthesis/submodules/altera_merlin_slave_agent.sv
Info: Reusing file C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/top/synthesis/submodules/altera_merlin_burst_uncompressor.sv
Info: jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo: "mm_interconnect_1" instantiated altera_avalon_sc_fifo "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo"
Info: Reusing file C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/top/synthesis/submodules/altera_avalon_sc_fifo.v
Info: router: "mm_interconnect_1" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_1" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_1" instantiated altera_merlin_router "router_002"
Info: router_003: "mm_interconnect_1" instantiated altera_merlin_router "router_003"
Info: router_005: "mm_interconnect_1" instantiated altera_merlin_router "router_005"
Info: router_007: "mm_interconnect_1" instantiated altera_merlin_router "router_007"
Info: nios2_gen2_0_data_master_limiter: "mm_interconnect_1" instantiated altera_merlin_traffic_limiter "nios2_gen2_0_data_master_limiter"
Info: Reusing file C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/top/synthesis/submodules/altera_merlin_traffic_limiter.sv
Info: Reusing file C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/top/synthesis/submodules/altera_merlin_reorder_memory.sv
Info: Reusing file C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/top/synthesis/submodules/altera_avalon_sc_fifo.v
Info: i2c_opencores_camera_avalon_slave_0_burst_adapter: "mm_interconnect_1" instantiated altera_merlin_burst_adapter "i2c_opencores_camera_avalon_slave_0_burst_adapter"
Info: Reusing file C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/top/synthesis/submodules/altera_avalon_st_pipeline_base.v
Info: cmd_demux: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_mux: "mm_interconnect_1" instantiated altera_merlin_multiplexer "cmd_mux"
Info: Reusing file C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/top/synthesis/submodules/altera_merlin_arbitrator.sv
Info: cmd_mux_005: "mm_interconnect_1" instantiated altera_merlin_multiplexer "cmd_mux_005"
Info: Reusing file C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/top/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_1" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/top/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_1" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/top/synthesis/submodules/altera_merlin_arbitrator.sv
Info: mem_if_ddr3_emif_0_avl_0_cmd_width_adapter: "mm_interconnect_1" instantiated altera_merlin_width_adapter "mem_if_ddr3_emif_0_avl_0_cmd_width_adapter"
Info: Reusing file C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/top/synthesis/submodules/altera_merlin_address_alignment.sv
Info: Reusing file C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/top/synthesis/submodules/altera_merlin_burst_uncompressor.sv
Info: limiter_pipeline: "mm_interconnect_1" instantiated altera_avalon_st_pipeline_stage "limiter_pipeline"
Info: Reusing file C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/top/synthesis/submodules/altera_avalon_st_pipeline_stage.sv
Info: Reusing file C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/top/synthesis/submodules/altera_avalon_st_pipeline_base.v
Info: avalon_st_adapter: "mm_interconnect_1" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: avalon_st_adapter_001: "mm_interconnect_1" instantiated altera_avalon_st_adapter "avalon_st_adapter_001"
Info: avalon_st_adapter_003: "mm_interconnect_1" instantiated altera_avalon_st_adapter "avalon_st_adapter_003"
Info: router: "mm_interconnect_2" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_2" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_2" instantiated altera_merlin_router "router_002"
Info: router_003: "mm_interconnect_2" instantiated altera_merlin_router "router_003"
Info: cmd_demux: "mm_interconnect_2" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_2" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_mux: "mm_interconnect_2" instantiated altera_merlin_multiplexer "cmd_mux"
Info: Reusing file C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/top/synthesis/submodules/altera_merlin_arbitrator.sv
Info: cmd_mux_001: "mm_interconnect_2" instantiated altera_merlin_multiplexer "cmd_mux_001"
Info: Reusing file C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/top/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux_001: "mm_interconnect_2" instantiated altera_merlin_demultiplexer "rsp_demux_001"
Info: rsp_mux: "mm_interconnect_2" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/top/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_2" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/top/synthesis/submodules/altera_merlin_arbitrator.sv
Info: avalon_st_adapter: "mm_interconnect_2" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: avalon_st_adapter_001: "mm_interconnect_2" instantiated altera_avalon_st_adapter "avalon_st_adapter_001"
Info: router: "mm_interconnect_3" instantiated altera_merlin_router "router"
Info: router_002: "mm_interconnect_3" instantiated altera_merlin_router "router_002"
Info: cmd_demux: "mm_interconnect_3" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_mux: "mm_interconnect_3" instantiated altera_merlin_multiplexer "cmd_mux"
Info: Reusing file C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/top/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_3" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_3" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/top/synthesis/submodules/altera_merlin_arbitrator.sv
Info: avalon_st_adapter: "mm_interconnect_3" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: router: "mm_interconnect_4" instantiated altera_merlin_router "router"
Info: router_002: "mm_interconnect_4" instantiated altera_merlin_router "router_002"
Info: cmd_demux: "mm_interconnect_4" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_mux: "mm_interconnect_4" instantiated altera_merlin_multiplexer "cmd_mux"
Info: Reusing file C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/top/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_4" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_4" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/top/synthesis/submodules/altera_merlin_arbitrator.sv
Info: router: "mm_interconnect_5" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_5" instantiated altera_merlin_router "router_001"
Info: cmd_demux: "mm_interconnect_5" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_mux: "mm_interconnect_5" instantiated altera_merlin_multiplexer "cmd_mux"
Info: Reusing file C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/top/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_5" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_5" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/top/synthesis/submodules/altera_merlin_arbitrator.sv
Info: async_fifo: "mm_interconnect_5" instantiated altera_avalon_dc_fifo "async_fifo"
Info: timing_adapter_0: "avalon_st_adapter" instantiated timing_adapter "timing_adapter_0"
Info: data_format_adapter_0: "avalon_st_adapter_001" instantiated data_format_adapter "data_format_adapter_0"
Info: channel_adapter_0: "avalon_st_adapter_001" instantiated channel_adapter "channel_adapter_0"
Info: error_adapter_0: "avalon_st_adapter_001" instantiated error_adapter "error_adapter_0"
Info: vid_front: "video_in" instantiated alt_vip_video_input_bridge_resp "vid_front"
Info: Reusing file C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/top/synthesis/submodules/common/alt_vip_common_pkg.sv
Info: Reusing file C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/top/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv
Info: Reusing file C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/top/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv
Info: vid_back: "video_in" instantiated alt_vip_video_input_bridge_cmd "vid_back"
Info: Reusing file C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/top/synthesis/submodules/common/alt_vip_common_pkg.sv
Info: Reusing file C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/top/synthesis/submodules/modules/alt_vip_common_event_packet_decode/src_hdl/alt_vip_common_event_packet_decode.sv
Info: Reusing file C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/top/synthesis/submodules/modules/alt_vip_common_event_packet_encode/src_hdl/alt_vip_common_event_packet_encode.sv
Info: jtag_phy_embedded_in_jtag_master: "dmaster" instantiated altera_jtag_dc_streaming "jtag_phy_embedded_in_jtag_master"
Info: Reusing file C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/top/synthesis/submodules/altera_std_synchronizer_nocut.v
Info: Reusing file C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/top/synthesis/submodules/altera_avalon_st_pipeline_base.v
Info: Reusing file C:/Users/quoch/OneDrive/Documents/github/mipi_cam_fpga_cycle_v_system_design/hardware_design/rtl_design/top/synthesis/submodules/altera_avalon_st_pipeline_stage.sv
Info: timing_adt: "dmaster" instantiated timing_adapter "timing_adt"
Info: b2p: "dmaster" instantiated altera_avalon_st_bytes_to_packets "b2p"
Info: p2b: "dmaster" instantiated altera_avalon_st_packets_to_bytes "p2b"
Info: transacto: "dmaster" instantiated altera_avalon_packets_to_master "transacto"
Info: b2p_adapter: "dmaster" instantiated channel_adapter "b2p_adapter"
Info: p2b_adapter: "dmaster" instantiated channel_adapter "p2b_adapter"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: error_adapter_0: "avalon_st_adapter_001" instantiated error_adapter "error_adapter_0"
Info: error_adapter_0: "avalon_st_adapter_003" instantiated error_adapter "error_adapter_0"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: error_adapter_0: "avalon_st_adapter_001" instantiated error_adapter "error_adapter_0"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: top: Done "top" with 125 modules, 403 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
