# do RVSP.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:35:43 on Dec 13,2020
# vlog -work work RVSP.vo 
# -- Compiling module testa_unid_controle
# -- Compiling module hard_block
# 
# Top level modules:
# 	testa_unid_controle
# End time: 15:35:43 on Dec 13,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:35:43 on Dec 13,2020
# vlog -work work testa_integracao.vwf.vt 
# -- Compiling module testa_unid_controle_vlg_vec_tst
# 
# Top level modules:
# 	testa_unid_controle_vlg_vec_tst
# End time: 15:35:44 on Dec 13,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vsim -c -t 1ps -L cycloneive_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate_ver -L altera_lnsim_ver work.testa_unid_controle_vlg_vec_tst 
# Start time: 15:35:44 on Dec 13,2020
# Loading work.testa_unid_controle_vlg_vec_tst
# Loading work.testa_unid_controle
# Loading work.hard_block
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading cycloneive_ver.cycloneive_clkctrl
# Loading cycloneive_ver.cycloneive_mux41
# Loading cycloneive_ver.cycloneive_ena_reg
# Loading cycloneive_ver.cycloneive_lcell_comb
# Loading altera_ver.dffeas
# Loading cycloneive_ver.cycloneive_ram_block
# Loading cycloneive_ver.cycloneive_ram_register
# Loading cycloneive_ver.cycloneive_ram_pulse_generator
# Loading altera_ver.PRIM_GDFF_LOW
# ** Warning: Design size of 13625 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
# after#26
# ** Note: $finish    : testa_integracao.vwf.vt(95)
#    Time: 3 us  Iteration: 0  Instance: /testa_unid_controle_vlg_vec_tst
# End time: 15:35:45 on Dec 13,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
