
C:\Users\magic\Documents\robocup\RoboCupJunior_RescueLine\touch-test\build\build_profile-1767655872632/touch-test.ino.elf:     file format elf32-littlearm


Disassembly of section .text.code:

60001400 <memory_copy>:
	if (dest == src) return;
	do {
		*dest++ = *src++;
	} while (dest < dest_end);
#else
	asm volatile(
60001400:	4281      	cmp	r1, r0
60001402:	d005      	beq.n	60001410 <memory_copy+0x10>
60001404:	f851 3b04 	ldr.w	r3, [r1], #4
60001408:	f840 3b04 	str.w	r3, [r0], #4
6000140c:	4282      	cmp	r2, r0
6000140e:	d8f9      	bhi.n	60001404 <memory_copy+0x4>
	"	cmp	%[end], %[dest]		\n"
	"	bhi.n	1b			\n"
	"2:					\n"
	: [dest] "+r" (dest), [src] "+r" (src) : [end] "r" (dest_end) : "r3", "memory");
#endif
}
60001410:	4770      	bx	lr
60001412:	bf00      	nop

60001414 <memory_clear.constprop.0>:
#if 0
	while (dest < dest_end) {
		*dest++ = 0;
	}
#else
	asm volatile(
60001414:	4a04      	ldr	r2, [pc, #16]	; (60001428 <memory_clear.constprop.0+0x14>)
60001416:	4905      	ldr	r1, [pc, #20]	; (6000142c <memory_clear.constprop.0+0x18>)
60001418:	f04f 0300 	mov.w	r3, #0
6000141c:	f842 3b04 	str.w	r3, [r2], #4
60001420:	4291      	cmp	r1, r2
60001422:	d8fb      	bhi.n	6000141c <memory_clear.constprop.0+0x8>
	"1:	str.w	r3, [%[dest]], #4	\n"
	"	cmp	%[end], %[dest]		\n"
	"	bhi.n	1b			\n"
	: [dest] "+r" (dest) : [end] "r" (dest_end) : "r3", "memory");
#endif
}
60001424:	4770      	bx	lr
60001426:	bf00      	nop
60001428:	20000ec0 	.word	0x20000ec0
6000142c:	200012e0 	.word	0x200012e0

60001430 <ResetHandler2>:
{
60001430:	e92d 4888 	stmdb	sp!, {r3, r7, fp, lr}
	__asm__ volatile("dsb":::"memory");
60001434:	f3bf 8f4f 	dsb	sy
	asm volatile("nop");
60001438:	bf00      	nop
	asm volatile("nop");
6000143a:	bf00      	nop
	asm volatile("nop");
6000143c:	bf00      	nop
	asm volatile("nop");
6000143e:	bf00      	nop
	startup_early_hook(); // must be in FLASHMEM, as ITCM is not yet initialized!
60001440:	f000 f918 	bl	60001674 <startup_default_early_hook>
	PMU_MISC0_SET = 1<<3; //Use bandgap-based bias currents for best performance (Page 1175)
60001444:	4b68      	ldr	r3, [pc, #416]	; (600015e8 <ResetHandler2+0x1b8>)
60001446:	2208      	movs	r2, #8
60001448:	f8c3 2154 	str.w	r2, [r3, #340]	; 0x154
	asm volatile("nop");
6000144c:	bf00      	nop
	asm volatile("nop");
6000144e:	bf00      	nop
	asm volatile("nop");
60001450:	bf00      	nop
	asm volatile("nop");
60001452:	bf00      	nop
	asm volatile("nop");
60001454:	bf00      	nop
	asm volatile("nop");
60001456:	bf00      	nop
	asm volatile("nop");
60001458:	bf00      	nop
	asm volatile("nop");
6000145a:	bf00      	nop
	asm volatile("nop");
6000145c:	bf00      	nop
	asm volatile("nop");
6000145e:	bf00      	nop
	asm volatile("nop");
60001460:	bf00      	nop
	asm volatile("nop");
60001462:	bf00      	nop
	asm volatile("nop");
60001464:	bf00      	nop
	asm volatile("nop");
60001466:	bf00      	nop
	asm volatile("nop");
60001468:	bf00      	nop
	asm volatile("nop");
6000146a:	bf00      	nop
	memory_copy(&_stext, &_stextload, &_etext);
6000146c:	4a5f      	ldr	r2, [pc, #380]	; (600015ec <ResetHandler2+0x1bc>)
6000146e:	4960      	ldr	r1, [pc, #384]	; (600015f0 <ResetHandler2+0x1c0>)
60001470:	4860      	ldr	r0, [pc, #384]	; (600015f4 <ResetHandler2+0x1c4>)
60001472:	f7ff ffc5 	bl	60001400 <memory_copy>
	memory_copy(&_sdata, &_sdataload, &_edata);
60001476:	4a60      	ldr	r2, [pc, #384]	; (600015f8 <ResetHandler2+0x1c8>)
60001478:	4960      	ldr	r1, [pc, #384]	; (600015fc <ResetHandler2+0x1cc>)
6000147a:	4861      	ldr	r0, [pc, #388]	; (60001600 <ResetHandler2+0x1d0>)
6000147c:	f7ff ffc0 	bl	60001400 <memory_copy>
	memory_clear(&_sbss, &_ebss);
60001480:	4c60      	ldr	r4, [pc, #384]	; (60001604 <ResetHandler2+0x1d4>)
60001482:	f7ff ffc7 	bl	60001414 <memory_clear.constprop.0>
	SCB_CPACR = 0x00F00000;
60001486:	f44f 0070 	mov.w	r0, #15728640	; 0xf00000
6000148a:	f04f 21e0 	mov.w	r1, #3758153728	; 0xe000e000
	for (i=0; i < NVIC_NUM_INTERRUPTS + 16; i++) _VectorsRam[i] = &unused_interrupt_vector;
6000148e:	2300      	movs	r3, #0
60001490:	4a5d      	ldr	r2, [pc, #372]	; (60001608 <ResetHandler2+0x1d8>)
	SCB_CPACR = 0x00F00000;
60001492:	f8c1 0d88 	str.w	r0, [r1, #3464]	; 0xd88
	for (i=0; i < NVIC_NUM_INTERRUPTS + 16; i++) _VectorsRam[i] = &unused_interrupt_vector;
60001496:	f844 2023 	str.w	r2, [r4, r3, lsl #2]
6000149a:	3301      	adds	r3, #1
6000149c:	2bb0      	cmp	r3, #176	; 0xb0
6000149e:	d1fa      	bne.n	60001496 <ResetHandler2+0x66>
600014a0:	4b5a      	ldr	r3, [pc, #360]	; (6000160c <ResetHandler2+0x1dc>)
	for (i=0; i < NVIC_NUM_INTERRUPTS; i++) NVIC_SET_PRIORITY(i, 128);
600014a2:	2180      	movs	r1, #128	; 0x80
600014a4:	4a5a      	ldr	r2, [pc, #360]	; (60001610 <ResetHandler2+0x1e0>)
600014a6:	f803 1b01 	strb.w	r1, [r3], #1
600014aa:	4293      	cmp	r3, r2
600014ac:	d1fb      	bne.n	600014a6 <ResetHandler2+0x76>
	SCB_VTOR = (uint32_t)_VectorsRam;
600014ae:	f04f 25e0 	mov.w	r5, #3758153728	; 0xe000e000
	CCM_ANALOG_PFD_528_SET = (1 << 31) | (1 << 23) | (1 << 15) | (1 << 7);
600014b2:	4e4d      	ldr	r6, [pc, #308]	; (600015e8 <ResetHandler2+0x1b8>)
600014b4:	f04f 3980 	mov.w	r9, #2155905152	; 0x80808080
	CCM_ANALOG_PFD_528 = 0x2018101B; // PFD0:352, PFD1:594, PFD2:396, PFD3:297 MHz 	
600014b8:	f8df b184 	ldr.w	fp, [pc, #388]	; 60001640 <ResetHandler2+0x210>
	CCM_ANALOG_PFD_480 = 0x13110D0C; // PFD0:720, PFD1:664, PFD2:508, PFD3:454 MHz
600014bc:	f8df a184 	ldr.w	sl, [pc, #388]	; 60001644 <ResetHandler2+0x214>
	IOMUXC_GPR_GPR26 = 0xFFFFFFFF;
600014c0:	f04f 31ff 	mov.w	r1, #4294967295
	SCB_VTOR = (uint32_t)_VectorsRam;
600014c4:	f8c5 4d08 	str.w	r4, [r5, #3336]	; 0xd08
	SYST_CVR = 0;
600014c8:	2700      	movs	r7, #0
	CCM_ANALOG_PFD_528_SET = (1 << 31) | (1 << 23) | (1 << 15) | (1 << 7);
600014ca:	f8c6 9104 	str.w	r9, [r6, #260]	; 0x104
	CCM_ANALOG_PFD_528 = 0x2018101B; // PFD0:352, PFD1:594, PFD2:396, PFD3:297 MHz 	
600014ce:	f8c6 b100 	str.w	fp, [r6, #256]	; 0x100
	CCM_ANALOG_PFD_480_SET = (1 << 31) | (1 << 23) | (1 << 15) | (1 << 7);	
600014d2:	f8c6 90f4 	str.w	r9, [r6, #244]	; 0xf4
	CCM_ANALOG_PFD_480 = 0x13110D0C; // PFD0:720, PFD1:664, PFD2:508, PFD3:454 MHz
600014d6:	f8c6 a0f0 	str.w	sl, [r6, #240]	; 0xf0
	SCB_SHCSR |= SCB_SHCSR_MEMFAULTENA | SCB_SHCSR_BUSFAULTENA | SCB_SHCSR_USGFAULTENA;
600014da:	f8d5 3d24 	ldr.w	r3, [r5, #3364]	; 0xd24
	CCM_CSCMR1 = (CCM_CSCMR1 & ~CCM_CSCMR1_PERCLK_PODF(0x3F)) | CCM_CSCMR1_PERCLK_CLK_SEL;
600014de:	f8df 8168 	ldr.w	r8, [pc, #360]	; 60001648 <ResetHandler2+0x218>
	SCB_SHCSR |= SCB_SHCSR_MEMFAULTENA | SCB_SHCSR_BUSFAULTENA | SCB_SHCSR_USGFAULTENA;
600014e2:	f443 23e0 	orr.w	r3, r3, #458752	; 0x70000
	IOMUXC_GPR_GPR26 = 0xFFFFFFFF;
600014e6:	4a4b      	ldr	r2, [pc, #300]	; (60001614 <ResetHandler2+0x1e4>)
	SCB_SHCSR |= SCB_SHCSR_MEMFAULTENA | SCB_SHCSR_BUSFAULTENA | SCB_SHCSR_USGFAULTENA;
600014e8:	f8c5 3d24 	str.w	r3, [r5, #3364]	; 0xd24
	CCM_CSCMR1 = (CCM_CSCMR1 & ~CCM_CSCMR1_PERCLK_PODF(0x3F)) | CCM_CSCMR1_PERCLK_CLK_SEL;
600014ec:	f8d8 301c 	ldr.w	r3, [r8, #28]
600014f0:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
600014f4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
600014f8:	f8c8 301c 	str.w	r3, [r8, #28]
	CCM_CSCDR1 = (CCM_CSCDR1 & ~CCM_CSCDR1_UART_CLK_PODF(0x3F)) | CCM_CSCDR1_UART_CLK_SEL;
600014fc:	f8d8 3024 	ldr.w	r3, [r8, #36]	; 0x24
60001500:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
60001504:	f043 0340 	orr.w	r3, r3, #64	; 0x40
60001508:	f8c8 3024 	str.w	r3, [r8, #36]	; 0x24
	IOMUXC_GPR_GPR26 = 0xFFFFFFFF;
6000150c:	6691      	str	r1, [r2, #104]	; 0x68
	IOMUXC_GPR_GPR27 = 0xFFFFFFFF;
6000150e:	66d1      	str	r1, [r2, #108]	; 0x6c
	IOMUXC_GPR_GPR28 = 0xFFFFFFFF;
60001510:	6711      	str	r1, [r2, #112]	; 0x70
	IOMUXC_GPR_GPR29 = 0xFFFFFFFF;
60001512:	6751      	str	r1, [r2, #116]	; 0x74
	configure_cache();
60001514:	f000 f8b6 	bl	60001684 <configure_cache>
	_VectorsRam[14] = pendablesrvreq_isr;
60001518:	4b3f      	ldr	r3, [pc, #252]	; (60001618 <ResetHandler2+0x1e8>)
	systick_cycle_count = ARM_DWT_CYCCNT; // compiled 0, corrected w/1st systick
6000151a:	4940      	ldr	r1, [pc, #256]	; (6000161c <ResetHandler2+0x1ec>)
	_VectorsRam[14] = pendablesrvreq_isr;
6000151c:	63a3      	str	r3, [r4, #56]	; 0x38
	_VectorsRam[15] = systick_isr;
6000151e:	4b40      	ldr	r3, [pc, #256]	; (60001620 <ResetHandler2+0x1f0>)
60001520:	63e3      	str	r3, [r4, #60]	; 0x3c
	SYST_RVR = (SYSTICK_EXT_FREQ / 1000) - 1;
60001522:	2363      	movs	r3, #99	; 0x63
60001524:	616b      	str	r3, [r5, #20]
	SYST_CSR = SYST_CSR_TICKINT | SYST_CSR_ENABLE;
60001526:	2303      	movs	r3, #3
	SYST_CVR = 0;
60001528:	61af      	str	r7, [r5, #24]
	SYST_CSR = SYST_CSR_TICKINT | SYST_CSR_ENABLE;
6000152a:	612b      	str	r3, [r5, #16]
	SCB_SHPR3 = 0x20200000;  // Systick, pendablesrvreq_isr = priority 32;
6000152c:	4b3d      	ldr	r3, [pc, #244]	; (60001624 <ResetHandler2+0x1f4>)
6000152e:	f8c5 3d20 	str.w	r3, [r5, #3360]	; 0xd20
	ARM_DEMCR |= ARM_DEMCR_TRCENA;
60001532:	f8d5 3dfc 	ldr.w	r3, [r5, #3580]	; 0xdfc
60001536:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
6000153a:	f8c5 3dfc 	str.w	r3, [r5, #3580]	; 0xdfc
	ARM_DWT_CTRL |= ARM_DWT_CTRL_CYCCNTENA; // turn on cycle counter
6000153e:	4b3a      	ldr	r3, [pc, #232]	; (60001628 <ResetHandler2+0x1f8>)
60001540:	681a      	ldr	r2, [r3, #0]
60001542:	f042 0201 	orr.w	r2, r2, #1
60001546:	601a      	str	r2, [r3, #0]
	systick_cycle_count = ARM_DWT_CYCCNT; // compiled 0, corrected w/1st systick
60001548:	685b      	ldr	r3, [r3, #4]
6000154a:	600b      	str	r3, [r1, #0]
	usb_pll_start();	
6000154c:	f000 fae4 	bl	60001b18 <usb_pll_start>
	CCM_ANALOG_PFD_528_SET = (1 << 31) | (1 << 23) | (1 << 15) | (1 << 7);
60001550:	f8c6 9104 	str.w	r9, [r6, #260]	; 0x104
	set_arm_clock(F_CPU);
60001554:	4835      	ldr	r0, [pc, #212]	; (6000162c <ResetHandler2+0x1fc>)
	CCM_ANALOG_PFD_528 = 0x2018101B; // PFD0:352, PFD1:594, PFD2:396, PFD3:297 MHz 	
60001556:	f8c6 b100 	str.w	fp, [r6, #256]	; 0x100
	CCM_ANALOG_PFD_480_SET = (1 << 31) | (1 << 23) | (1 << 15) | (1 << 7);	
6000155a:	f8c6 90f4 	str.w	r9, [r6, #244]	; 0xf4
	CCM_ANALOG_PFD_480 = 0x13110D0C; // PFD0:720, PFD1:664, PFD2:508, PFD3:454 MHz
6000155e:	f8c6 a0f0 	str.w	sl, [r6, #240]	; 0xf0
	set_arm_clock(F_CPU);
60001562:	f000 fc79 	bl	60001e58 <__set_arm_clock_veneer>
	CCM_CCGR1 |= CCM_CCGR1_PIT(CCM_CCGR_ON);
60001566:	f8d8 106c 	ldr.w	r1, [r8, #108]	; 0x6c
	PIT_MCR = 0;
6000156a:	4b31      	ldr	r3, [pc, #196]	; (60001630 <ResetHandler2+0x200>)
	if (!(SNVS_LPCR & SNVS_LPCR_SRTC_ENV)) {
6000156c:	4a31      	ldr	r2, [pc, #196]	; (60001634 <ResetHandler2+0x204>)
	CCM_CCGR1 |= CCM_CCGR1_PIT(CCM_CCGR_ON);
6000156e:	f441 5140 	orr.w	r1, r1, #12288	; 0x3000
60001572:	f8c8 106c 	str.w	r1, [r8, #108]	; 0x6c
	PIT_MCR = 0;
60001576:	601f      	str	r7, [r3, #0]
	PIT_TCTRL0 = 0;
60001578:	f8c3 7108 	str.w	r7, [r3, #264]	; 0x108
	PIT_TCTRL1 = 0;
6000157c:	f8c3 7118 	str.w	r7, [r3, #280]	; 0x118
	PIT_TCTRL2 = 0;
60001580:	f8c3 7128 	str.w	r7, [r3, #296]	; 0x128
	PIT_TCTRL3 = 0;
60001584:	f8c3 7138 	str.w	r7, [r3, #312]	; 0x138
	if (!(SNVS_LPCR & SNVS_LPCR_SRTC_ENV)) {
60001588:	6b93      	ldr	r3, [r2, #56]	; 0x38
6000158a:	07db      	lsls	r3, r3, #31
6000158c:	d408      	bmi.n	600015a0 <ResetHandler2+0x170>
		SNVS_LPSRTCMR = 1546300800u >> 17;
6000158e:	f642 6315 	movw	r3, #11797	; 0x2e15
		SNVS_LPSRTCLR = 1546300800u << 15;
60001592:	4929      	ldr	r1, [pc, #164]	; (60001638 <ResetHandler2+0x208>)
60001594:	6551      	str	r1, [r2, #84]	; 0x54
		SNVS_LPSRTCMR = 1546300800u >> 17;
60001596:	6513      	str	r3, [r2, #80]	; 0x50
		SNVS_LPCR |= SNVS_LPCR_SRTC_ENV;
60001598:	6b93      	ldr	r3, [r2, #56]	; 0x38
6000159a:	f043 0301 	orr.w	r3, r3, #1
6000159e:	6393      	str	r3, [r2, #56]	; 0x38
	SNVS_HPCR |= SNVS_HPCR_RTC_EN | SNVS_HPCR_HP_TS;
600015a0:	4a24      	ldr	r2, [pc, #144]	; (60001634 <ResetHandler2+0x204>)
600015a2:	4c26      	ldr	r4, [pc, #152]	; (6000163c <ResetHandler2+0x20c>)
600015a4:	6893      	ldr	r3, [r2, #8]
600015a6:	f043 1301 	orr.w	r3, r3, #65537	; 0x10001
600015aa:	6093      	str	r3, [r2, #8]
	configure_external_ram();
600015ac:	f000 f8f2 	bl	60001794 <configure_external_ram>
	analog_init();
600015b0:	f000 fc16 	bl	60001de0 <analog_init>
	pwm_init();
600015b4:	f000 fc44 	bl	60001e40 <__pwm_init_veneer>
	tempmon_init();
600015b8:	f000 fadc 	bl	60001b74 <tempmon_init>
	startup_middle_hook();
600015bc:	f000 f85c 	bl	60001678 <startup_default_middle_hook>
// Returns the number of milliseconds since your program started running.
// This 32 bit number will roll back to zero after about 49.7 days.  For a
// simpler way to build delays or timeouts, consider using elapsedMillis.
static inline uint32_t millis(void)
{
	return systick_millis_count;
600015c0:	6823      	ldr	r3, [r4, #0]
	while (millis() < TEENSY_INIT_USB_DELAY_BEFORE) ; // wait
600015c2:	2b13      	cmp	r3, #19
600015c4:	d9fc      	bls.n	600015c0 <ResetHandler2+0x190>
	usb_init();
600015c6:	f000 fb6d 	bl	60001ca4 <usb_init>
600015ca:	6823      	ldr	r3, [r4, #0]
	while (millis() < TEENSY_INIT_USB_DELAY_AFTER + TEENSY_INIT_USB_DELAY_BEFORE) ; // wait
600015cc:	f5b3 7f96 	cmp.w	r3, #300	; 0x12c
600015d0:	d3fb      	bcc.n	600015ca <ResetHandler2+0x19a>
	startup_debug_reset();
600015d2:	f000 f855 	bl	60001680 <startup_debug_reset>
	startup_late_hook();
600015d6:	f000 f851 	bl	6000167c <startup_default_late_hook>
	__libc_init_array();
600015da:	f000 fc35 	bl	60001e48 <____libc_init_array_veneer>
	main();
600015de:	f000 fc43 	bl	60001e68 <__main_veneer>
	while (1) asm("WFI");
600015e2:	bf30      	wfi
600015e4:	e7fd      	b.n	600015e2 <ResetHandler2+0x1b2>
600015e6:	bf00      	nop
600015e8:	400d8000 	.word	0x400d8000
600015ec:	00001e70 	.word	0x00001e70
600015f0:	60001f8c 	.word	0x60001f8c
600015f4:	00000000 	.word	0x00000000
600015f8:	20000ec0 	.word	0x20000ec0
600015fc:	60003e00 	.word	0x60003e00
60001600:	20000000 	.word	0x20000000
60001604:	20000c00 	.word	0x20000c00
60001608:	00000425 	.word	0x00000425
6000160c:	e000e400 	.word	0xe000e400
60001610:	e000e4a0 	.word	0xe000e4a0
60001614:	400ac000 	.word	0x400ac000
60001618:	000017f1 	.word	0x000017f1
6000161c:	20001274 	.word	0x20001274
60001620:	000017f5 	.word	0x000017f5
60001624:	20200000 	.word	0x20200000
60001628:	e0001000 	.word	0xe0001000
6000162c:	23c34600 	.word	0x23c34600
60001630:	40084000 	.word	0x40084000
60001634:	400d4000 	.word	0x400d4000
60001638:	56c00000 	.word	0x56c00000
6000163c:	20001278 	.word	0x20001278
60001640:	2018101b 	.word	0x2018101b
60001644:	13110d0c 	.word	0x13110d0c
60001648:	400fc000 	.word	0x400fc000

6000164c <ResetHandler>:
	IOMUXC_GPR_GPR17 = (uint32_t)&_flexram_bank_config;
6000164c:	4b05      	ldr	r3, [pc, #20]	; (60001664 <ResetHandler+0x18>)
	IOMUXC_GPR_GPR14 = 0x00AA0000;
6000164e:	f44f 012a 	mov.w	r1, #11141120	; 0xaa0000
	IOMUXC_GPR_GPR17 = (uint32_t)&_flexram_bank_config;
60001652:	4a05      	ldr	r2, [pc, #20]	; (60001668 <ResetHandler+0x1c>)
	IOMUXC_GPR_GPR16 = 0x00200007;
60001654:	4805      	ldr	r0, [pc, #20]	; (6000166c <ResetHandler+0x20>)
	IOMUXC_GPR_GPR17 = (uint32_t)&_flexram_bank_config;
60001656:	645a      	str	r2, [r3, #68]	; 0x44
	IOMUXC_GPR_GPR16 = 0x00200007;
60001658:	6418      	str	r0, [r3, #64]	; 0x40
	__asm__ volatile("mov sp, %0" : : "r" ((uint32_t)&_estack) : "memory");
6000165a:	4a05      	ldr	r2, [pc, #20]	; (60001670 <ResetHandler+0x24>)
	IOMUXC_GPR_GPR14 = 0x00AA0000;
6000165c:	6399      	str	r1, [r3, #56]	; 0x38
	__asm__ volatile("mov sp, %0" : : "r" ((uint32_t)&_estack) : "memory");
6000165e:	4695      	mov	sp, r2
	ResetHandler2();
60001660:	f7ff fee6 	bl	60001430 <ResetHandler2>
60001664:	400ac000 	.word	0x400ac000
60001668:	aaaaaaab 	.word	0xaaaaaaab
6000166c:	00200007 	.word	0x00200007
60001670:	20078000 	.word	0x20078000

60001674 <startup_default_early_hook>:
FLASHMEM void startup_default_early_hook(void) {}
60001674:	4770      	bx	lr
60001676:	bf00      	nop

60001678 <startup_default_middle_hook>:
60001678:	4770      	bx	lr
6000167a:	bf00      	nop

6000167c <startup_default_late_hook>:
6000167c:	4770      	bx	lr
6000167e:	bf00      	nop

60001680 <startup_debug_reset>:
FLASHMEM void startup_debug_reset(void) { __asm__ volatile("nop"); }
60001680:	bf00      	nop
60001682:	4770      	bx	lr

60001684 <configure_cache>:
{
60001684:	b410      	push	{r4}
	SCB_MPU_CTRL = 0; // turn off MPU
60001686:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
6000168a:	2100      	movs	r1, #0
	SCB_MPU_RBAR = 0x00000000 | REGION(i++); //https://developer.arm.com/docs/146793866/10/why-does-the-cortex-m7-initiate-axim-read-accesses-to-memory-addresses-that-do-not-fall-under-a-defined-mpu-region
6000168c:	2410      	movs	r4, #16
	SCB_MPU_RASR = SCB_MPU_RASR_TEX(0) | NOACCESS | NOEXEC | SIZE_4G;
6000168e:	4831      	ldr	r0, [pc, #196]	; (60001754 <configure_cache+0xd0>)
	SCB_MPU_CTRL = 0; // turn off MPU
60001690:	f8c3 1d94 	str.w	r1, [r3, #3476]	; 0xd94
	SCB_MPU_RBAR = 0x00000000 | REGION(i++); //https://developer.arm.com/docs/146793866/10/why-does-the-cortex-m7-initiate-axim-read-accesses-to-memory-addresses-that-do-not-fall-under-a-defined-mpu-region
60001694:	f8c3 4d9c 	str.w	r4, [r3, #3484]	; 0xd9c
	SCB_MPU_RBAR = 0x00000000 | REGION(i++); // ITCM
60001698:	2411      	movs	r4, #17
	SCB_MPU_RASR = SCB_MPU_RASR_TEX(0) | NOACCESS | NOEXEC | SIZE_4G;
6000169a:	f8c3 0da0 	str.w	r0, [r3, #3488]	; 0xda0
	SCB_MPU_RASR = MEM_NOCACHE | READONLY | SIZE_512K;
6000169e:	482e      	ldr	r0, [pc, #184]	; (60001758 <configure_cache+0xd4>)
	SCB_MPU_RBAR = 0x00000000 | REGION(i++); // ITCM
600016a0:	f8c3 4d9c 	str.w	r4, [r3, #3484]	; 0xd9c
	SCB_MPU_RBAR = 0x00000000 | REGION(i++); // trap NULL pointer deref
600016a4:	2412      	movs	r4, #18
	SCB_MPU_RASR = MEM_NOCACHE | READONLY | SIZE_512K;
600016a6:	f8c3 0da0 	str.w	r0, [r3, #3488]	; 0xda0
	SCB_MPU_RASR =  DEV_NOCACHE | NOACCESS | SIZE_32B;
600016aa:	482c      	ldr	r0, [pc, #176]	; (6000175c <configure_cache+0xd8>)
	SCB_MPU_RBAR = 0x00000000 | REGION(i++); // trap NULL pointer deref
600016ac:	f8c3 4d9c 	str.w	r4, [r3, #3484]	; 0xd9c
	SCB_MPU_RBAR = ((uint32_t)&_ebss) | REGION(i++); // trap stack overflow
600016b0:	4a2b      	ldr	r2, [pc, #172]	; (60001760 <configure_cache+0xdc>)
	SCB_MPU_RASR =  DEV_NOCACHE | NOACCESS | SIZE_32B;
600016b2:	f8c3 0da0 	str.w	r0, [r3, #3488]	; 0xda0
	SCB_MPU_RBAR = 0x00200000 | REGION(i++); // Boot ROM
600016b6:	4c2b      	ldr	r4, [pc, #172]	; (60001764 <configure_cache+0xe0>)
	SCB_MPU_RBAR = ((uint32_t)&_ebss) | REGION(i++); // trap stack overflow
600016b8:	f042 0215 	orr.w	r2, r2, #21
	SCB_MPU_RASR = MEM_CACHE_WT | READONLY | SIZE_128K;
600016bc:	482a      	ldr	r0, [pc, #168]	; (60001768 <configure_cache+0xe4>)
	SCB_MPU_RBAR = 0x00200000 | REGION(i++); // Boot ROM
600016be:	f8c3 4d9c 	str.w	r4, [r3, #3484]	; 0xd9c
	SCB_MPU_RASR = MEM_CACHE_WT | READONLY | SIZE_128K;
600016c2:	f8c3 0da0 	str.w	r0, [r3, #3488]	; 0xda0
	SCB_MPU_RBAR = 0x20000000 | REGION(i++); // DTCM
600016c6:	4c29      	ldr	r4, [pc, #164]	; (6000176c <configure_cache+0xe8>)
	SCB_MPU_RASR = MEM_NOCACHE | READWRITE | NOEXEC | SIZE_512K;
600016c8:	4829      	ldr	r0, [pc, #164]	; (60001770 <configure_cache+0xec>)
	SCB_MPU_RBAR = 0x20000000 | REGION(i++); // DTCM
600016ca:	f8c3 4d9c 	str.w	r4, [r3, #3484]	; 0xd9c
	SCB_MPU_RASR = MEM_NOCACHE | READWRITE | NOEXEC | SIZE_512K;
600016ce:	f8c3 0da0 	str.w	r0, [r3, #3488]	; 0xda0
	SCB_MPU_RASR = SCB_MPU_RASR_TEX(0) | NOACCESS | NOEXEC | SIZE_32B;
600016d2:	4c28      	ldr	r4, [pc, #160]	; (60001774 <configure_cache+0xf0>)
	SCB_MPU_RBAR = ((uint32_t)&_ebss) | REGION(i++); // trap stack overflow
600016d4:	f8c3 2d9c 	str.w	r2, [r3, #3484]	; 0xd9c
	SCB_MPU_RBAR = 0x20200000 | REGION(i++); // RAM (AXI bus)
600016d8:	4827      	ldr	r0, [pc, #156]	; (60001778 <configure_cache+0xf4>)
	SCB_MPU_RASR = MEM_CACHE_WBWA | READWRITE | NOEXEC | SIZE_1M;
600016da:	4a28      	ldr	r2, [pc, #160]	; (6000177c <configure_cache+0xf8>)
	SCB_MPU_RASR = SCB_MPU_RASR_TEX(0) | NOACCESS | NOEXEC | SIZE_32B;
600016dc:	f8c3 4da0 	str.w	r4, [r3, #3488]	; 0xda0
	SCB_MPU_RBAR = 0x20200000 | REGION(i++); // RAM (AXI bus)
600016e0:	f8c3 0d9c 	str.w	r0, [r3, #3484]	; 0xd9c
	SCB_MPU_RASR = MEM_CACHE_WBWA | READWRITE | NOEXEC | SIZE_1M;
600016e4:	f8c3 2da0 	str.w	r2, [r3, #3488]	; 0xda0
	SCB_MPU_RASR = DEV_NOCACHE | READWRITE | NOEXEC | SIZE_64M;
600016e8:	f502 22a0 	add.w	r2, r2, #327680	; 0x50000
	SCB_MPU_RBAR = 0x40000000 | REGION(i++); // Peripherals
600016ec:	4c24      	ldr	r4, [pc, #144]	; (60001780 <configure_cache+0xfc>)
	SCB_MPU_RASR = DEV_NOCACHE | READWRITE | NOEXEC | SIZE_64M;
600016ee:	320c      	adds	r2, #12
	SCB_MPU_RBAR = 0x60000000 | REGION(i++); // QSPI Flash
600016f0:	4824      	ldr	r0, [pc, #144]	; (60001784 <configure_cache+0x100>)
	SCB_MPU_RBAR = 0x40000000 | REGION(i++); // Peripherals
600016f2:	f8c3 4d9c 	str.w	r4, [r3, #3484]	; 0xd9c
	SCB_MPU_RASR = DEV_NOCACHE | READWRITE | NOEXEC | SIZE_64M;
600016f6:	f8c3 2da0 	str.w	r2, [r3, #3488]	; 0xda0
	SCB_MPU_RASR = MEM_CACHE_WBWA | READONLY | SIZE_16M;
600016fa:	4a23      	ldr	r2, [pc, #140]	; (60001788 <configure_cache+0x104>)
	SCB_MPU_RBAR = 0x60000000 | REGION(i++); // QSPI Flash
600016fc:	f8c3 0d9c 	str.w	r0, [r3, #3484]	; 0xd9c
	SCB_MPU_RBAR = 0x70000000 | REGION(i++); // FlexSPI2
60001700:	4c22      	ldr	r4, [pc, #136]	; (6000178c <configure_cache+0x108>)
	SCB_MPU_RASR = MEM_CACHE_WBWA | READONLY | SIZE_16M;
60001702:	f8c3 2da0 	str.w	r2, [r3, #3488]	; 0xda0
	SCB_MPU_RASR = MEM_CACHE_WBWA | READWRITE | NOEXEC | SIZE_16M;
60001706:	f102 6240 	add.w	r2, r2, #201326592	; 0xc000000
	SCB_MPU_RBAR = 0x70000000 | REGION(i++); // FlexSPI2
6000170a:	f8c3 4d9c 	str.w	r4, [r3, #3484]	; 0xd9c
	SCB_MPU_RBAR = 0x80000000 | REGION(i++); // SEMC: SDRAM, NAND, SRAM, etc
6000170e:	4820      	ldr	r0, [pc, #128]	; (60001790 <configure_cache+0x10c>)
	SCB_MPU_RASR = MEM_CACHE_WBWA | READWRITE | NOEXEC | SIZE_16M;
60001710:	f8c3 2da0 	str.w	r2, [r3, #3488]	; 0xda0
	SCB_MPU_RASR = MEM_CACHE_WBWA | READWRITE | NOEXEC | SIZE_1G;
60001714:	320c      	adds	r2, #12
	SCB_MPU_RBAR = 0x80000000 | REGION(i++); // SEMC: SDRAM, NAND, SRAM, etc
60001716:	f8c3 0d9c 	str.w	r0, [r3, #3484]	; 0xd9c
	SCB_MPU_RASR = MEM_CACHE_WBWA | READWRITE | NOEXEC | SIZE_1G;
6000171a:	f8c3 2da0 	str.w	r2, [r3, #3488]	; 0xda0
	asm("nop"); // allow a few cycles for bus writes before enable MPU
6000171e:	bf00      	nop
	asm("nop");
60001720:	bf00      	nop
	asm("nop");
60001722:	bf00      	nop
	asm("nop");
60001724:	bf00      	nop
	asm("nop");
60001726:	bf00      	nop
	SCB_MPU_CTRL = SCB_MPU_CTRL_ENABLE;
60001728:	2201      	movs	r2, #1
6000172a:	f8c3 2d94 	str.w	r2, [r3, #3476]	; 0xd94
	asm("dsb");
6000172e:	f3bf 8f4f 	dsb	sy
	asm("isb");
60001732:	f3bf 8f6f 	isb	sy
	SCB_CACHE_ICIALLU = 0;
60001736:	f8c3 1f50 	str.w	r1, [r3, #3920]	; 0xf50
	asm("dsb");
6000173a:	f3bf 8f4f 	dsb	sy
	asm("isb");
6000173e:	f3bf 8f6f 	isb	sy
	SCB_CCR |= (SCB_CCR_IC | SCB_CCR_DC);
60001742:	f8d3 2d14 	ldr.w	r2, [r3, #3348]	; 0xd14
}
60001746:	f85d 4b04 	ldr.w	r4, [sp], #4
	SCB_CCR |= (SCB_CCR_IC | SCB_CCR_DC);
6000174a:	f442 3240 	orr.w	r2, r2, #196608	; 0x30000
6000174e:	f8c3 2d14 	str.w	r2, [r3, #3348]	; 0xd14
}
60001752:	4770      	bx	lr
60001754:	1000003f 	.word	0x1000003f
60001758:	07080025 	.word	0x07080025
6000175c:	00100009 	.word	0x00100009
60001760:	200012e0 	.word	0x200012e0
60001764:	00200013 	.word	0x00200013
60001768:	07020021 	.word	0x07020021
6000176c:	20000014 	.word	0x20000014
60001770:	13080025 	.word	0x13080025
60001774:	10000009 	.word	0x10000009
60001778:	20200016 	.word	0x20200016
6000177c:	130b0027 	.word	0x130b0027
60001780:	40000017 	.word	0x40000017
60001784:	60000018 	.word	0x60000018
60001788:	070b002f 	.word	0x070b002f
6000178c:	70000019 	.word	0x70000019
60001790:	8000001a 	.word	0x8000001a

60001794 <configure_external_ram>:
{
60001794:	b5f0      	push	{r4, r5, r6, r7, lr}
	IOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_22 = 0x1B0F9; // 100K pullup, strong drive, max speed, hyst
60001796:	4bb8      	ldr	r3, [pc, #736]	; (60001a78 <configure_external_ram+0x2e4>)
	IOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_22 = 8 | 0x10; // ALT1 = FLEXSPI2_A_SS1_B (Flash)
60001798:	2218      	movs	r2, #24
	IOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_22 = 0x1B0F9; // 100K pullup, strong drive, max speed, hyst
6000179a:	4eb8      	ldr	r6, [pc, #736]	; (60001a7c <configure_external_ram+0x2e8>)
	IOMUXC_FLEXSPI2_IPP_IND_DQS_FA_SELECT_INPUT = 1; // GPIO_EMC_23 for Mode: ALT8, pg 986
6000179c:	2001      	movs	r0, #1
	IOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_23 = 0x110F9; // keeper, strong drive, max speed, hyst
6000179e:	4fb8      	ldr	r7, [pc, #736]	; (60001a80 <configure_external_ram+0x2ec>)
{
600017a0:	b083      	sub	sp, #12
	IOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_22 = 0x1B0F9; // 100K pullup, strong drive, max speed, hyst
600017a2:	f8c3 625c 	str.w	r6, [r3, #604]	; 0x25c
	IOMUXC_FLEXSPI2_IPP_IND_DQS_FA_SELECT_INPUT = 1; // GPIO_EMC_23 for Mode: ALT8, pg 986
600017a6:	49b7      	ldr	r1, [pc, #732]	; (60001a84 <configure_external_ram+0x2f0>)
	IOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_23 = 0x110F9; // keeper, strong drive, max speed, hyst
600017a8:	f8c3 7260 	str.w	r7, [r3, #608]	; 0x260
	IOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_26 = 0x170F9; // 47K pullup, strong drive, max speed, hyst
600017ac:	4db6      	ldr	r5, [pc, #728]	; (60001a88 <configure_external_ram+0x2f4>)
	IOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_24 = 0x1B0F9; // 100K pullup, strong drive, max speed, hyst
600017ae:	f8c3 6264 	str.w	r6, [r3, #612]	; 0x264
	IOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_25 = 0x100F9; // strong drive, max speed, hyst
600017b2:	f5a6 4630 	sub.w	r6, r6, #45056	; 0xb000
	CCM_CBCMR = (CCM_CBCMR & ~(CCM_CBCMR_FLEXSPI2_PODF_MASK | CCM_CBCMR_FLEXSPI2_CLK_SEL_MASK))
600017b6:	4cb5      	ldr	r4, [pc, #724]	; (60001a8c <configure_external_ram+0x2f8>)
	IOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_25 = 0x100F9; // strong drive, max speed, hyst
600017b8:	f8c3 6268 	str.w	r6, [r3, #616]	; 0x268
	IOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_26 = 0x170F9; // 47K pullup, strong drive, max speed, hyst
600017bc:	f8c3 526c 	str.w	r5, [r3, #620]	; 0x26c
	IOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_27 = 0x170F9; // 47K pullup, strong drive, max speed, hyst
600017c0:	f8c3 5270 	str.w	r5, [r3, #624]	; 0x270
	IOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_28 = 0x170F9; // 47K pullup, strong drive, max speed, hyst
600017c4:	f8c3 5274 	str.w	r5, [r3, #628]	; 0x274
	IOMUXC_SW_PAD_CTL_PAD_GPIO_EMC_29 = 0x170F9; // 47K pullup, strong drive, max speed, hyst
600017c8:	f8c3 5278 	str.w	r5, [r3, #632]	; 0x278
		| FLEXSPI_MCR0_RXCLKSRC(1) | FLEXSPI_MCR0_MDIS;
600017cc:	f248 750c 	movw	r5, #34572	; 0x870c
	IOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_22 = 8 | 0x10; // ALT1 = FLEXSPI2_A_SS1_B (Flash)
600017d0:	66da      	str	r2, [r3, #108]	; 0x6c
	IOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_23 = 8 | 0x10; // ALT1 = FLEXSPI2_A_DQS
600017d2:	671a      	str	r2, [r3, #112]	; 0x70
	IOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_24 = 8 | 0x10; // ALT1 = FLEXSPI2_A_SS0_B (RAM)
600017d4:	675a      	str	r2, [r3, #116]	; 0x74
	IOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_25 = 8 | 0x10; // ALT1 = FLEXSPI2_A_SCLK
600017d6:	679a      	str	r2, [r3, #120]	; 0x78
	IOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_26 = 8 | 0x10; // ALT1 = FLEXSPI2_A_DATA0
600017d8:	67da      	str	r2, [r3, #124]	; 0x7c
	IOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_27 = 8 | 0x10; // ALT1 = FLEXSPI2_A_DATA1
600017da:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
	IOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_28 = 8 | 0x10; // ALT1 = FLEXSPI2_A_DATA2
600017de:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
	IOMUXC_SW_MUX_CTL_PAD_GPIO_EMC_29 = 8 | 0x10; // ALT1 = FLEXSPI2_A_DATA3
600017e2:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
	IOMUXC_FLEXSPI2_IPP_IND_DQS_FA_SELECT_INPUT = 1; // GPIO_EMC_23 for Mode: ALT8, pg 986
600017e6:	f8c1 032c 	str.w	r0, [r1, #812]	; 0x32c
	CCM_CBCMR = (CCM_CBCMR & ~(CCM_CBCMR_FLEXSPI2_PODF_MASK | CCM_CBCMR_FLEXSPI2_CLK_SEL_MASK))
600017ea:	4aa9      	ldr	r2, [pc, #676]	; (60001a90 <configure_external_ram+0x2fc>)
	IOMUXC_FLEXSPI2_IPP_IND_IO_FA_BIT0_SELECT_INPUT = 1; // GPIO_EMC_26 for Mode: ALT8
600017ec:	f8c1 0330 	str.w	r0, [r1, #816]	; 0x330
	IOMUXC_FLEXSPI2_IPP_IND_IO_FA_BIT1_SELECT_INPUT = 1; // GPIO_EMC_27 for Mode: ALT8
600017f0:	f8c1 0334 	str.w	r0, [r1, #820]	; 0x334
	IOMUXC_FLEXSPI2_IPP_IND_IO_FA_BIT2_SELECT_INPUT = 1; // GPIO_EMC_28 for Mode: ALT8
600017f4:	f8c1 0338 	str.w	r0, [r1, #824]	; 0x338
	IOMUXC_FLEXSPI2_IPP_IND_IO_FA_BIT3_SELECT_INPUT = 1; // GPIO_EMC_29 for Mode: ALT8
600017f8:	f8c1 033c 	str.w	r0, [r1, #828]	; 0x33c
	IOMUXC_FLEXSPI2_IPP_IND_SCK_FA_SELECT_INPUT = 1; // GPIO_EMC_25 for Mode: ALT8
600017fc:	f8c1 0350 	str.w	r0, [r1, #848]	; 0x350
	CCM_CBCMR = (CCM_CBCMR & ~(CCM_CBCMR_FLEXSPI2_PODF_MASK | CCM_CBCMR_FLEXSPI2_CLK_SEL_MASK))
60001800:	69a1      	ldr	r1, [r4, #24]
		| CCM_CBCMR_FLEXSPI2_PODF(5) | CCM_CBCMR_FLEXSPI2_CLK_SEL(3); // 88 MHz
60001802:	4ba4      	ldr	r3, [pc, #656]	; (60001a94 <configure_external_ram+0x300>)
	CCM_CBCMR = (CCM_CBCMR & ~(CCM_CBCMR_FLEXSPI2_PODF_MASK | CCM_CBCMR_FLEXSPI2_CLK_SEL_MASK))
60001804:	400a      	ands	r2, r1
	FLEXSPI2_MCR0 |= FLEXSPI_MCR0_MDIS;
60001806:	48a4      	ldr	r0, [pc, #656]	; (60001a98 <configure_external_ram+0x304>)
	FLEXSPI2_MCR2 = (FLEXSPI_MCR2 & ~(FLEXSPI_MCR2_RESUMEWAIT_MASK
60001808:	49a4      	ldr	r1, [pc, #656]	; (60001a9c <configure_external_ram+0x308>)
		| CCM_CBCMR_FLEXSPI2_PODF(5) | CCM_CBCMR_FLEXSPI2_CLK_SEL(3); // 88 MHz
6000180a:	4313      	orrs	r3, r2
		| FLEXSPI_MCR0_RXCLKSRC(1) | FLEXSPI_MCR0_MDIS;
6000180c:	4aa4      	ldr	r2, [pc, #656]	; (60001aa0 <configure_external_ram+0x30c>)
	CCM_CBCMR = (CCM_CBCMR & ~(CCM_CBCMR_FLEXSPI2_PODF_MASK | CCM_CBCMR_FLEXSPI2_CLK_SEL_MASK))
6000180e:	61a3      	str	r3, [r4, #24]
	CCM_CCGR7 |= CCM_CCGR7_FLEXSPI2(CCM_CCGR_ON);
60001810:	f8d4 3084 	ldr.w	r3, [r4, #132]	; 0x84
60001814:	f043 030c 	orr.w	r3, r3, #12
60001818:	f8c4 3084 	str.w	r3, [r4, #132]	; 0x84
	FLEXSPI2_MCR1 = FLEXSPI_MCR1_SEQWAIT(0xFFFF) | FLEXSPI_MCR1_AHBBUSWAIT(0xFFFF);
6000181c:	f04f 34ff 	mov.w	r4, #4294967295
	FLEXSPI2_MCR0 |= FLEXSPI_MCR0_MDIS;
60001820:	6803      	ldr	r3, [r0, #0]
60001822:	f043 0302 	orr.w	r3, r3, #2
60001826:	6003      	str	r3, [r0, #0]
	FLEXSPI2_MCR0 = (FLEXSPI2_MCR0 & ~(FLEXSPI_MCR0_AHBGRANTWAIT_MASK
60001828:	6803      	ldr	r3, [r0, #0]
		| FLEXSPI_MCR0_RXCLKSRC(1) | FLEXSPI_MCR0_MDIS;
6000182a:	402b      	ands	r3, r5
	FLEXSPI2_FLSHA1CR0 = 0x2000; // 8 MByte
6000182c:	f44f 5500 	mov.w	r5, #8192	; 0x2000
		| FLEXSPI_MCR0_RXCLKSRC(1) | FLEXSPI_MCR0_MDIS;
60001830:	431a      	orrs	r2, r3
	FLEXSPI2_MCR2 = (FLEXSPI_MCR2 & ~(FLEXSPI_MCR2_RESUMEWAIT_MASK
60001832:	4b9c      	ldr	r3, [pc, #624]	; (60001aa4 <configure_external_ram+0x310>)
	FLEXSPI2_MCR0 = (FLEXSPI2_MCR0 & ~(FLEXSPI_MCR0_AHBGRANTWAIT_MASK
60001834:	6002      	str	r2, [r0, #0]
	FLEXSPI2_MCR1 = FLEXSPI_MCR1_SEQWAIT(0xFFFF) | FLEXSPI_MCR1_AHBBUSWAIT(0xFFFF);
60001836:	6044      	str	r4, [r0, #4]
	FLEXSPI2_MCR2 = (FLEXSPI_MCR2 & ~(FLEXSPI_MCR2_RESUMEWAIT_MASK
60001838:	688a      	ldr	r2, [r1, #8]
		| FLEXSPI_AHBRXBUFCR0_PREFETCHEN | FLEXSPI_AHBRXBUFCR0_BUFSZ(64);
6000183a:	4c9b      	ldr	r4, [pc, #620]	; (60001aa8 <configure_external_ram+0x314>)
	FLEXSPI2_MCR2 = (FLEXSPI_MCR2 & ~(FLEXSPI_MCR2_RESUMEWAIT_MASK
6000183c:	4013      	ands	r3, r2
	FLEXSPI2_AHBRXBUF0CR0 = (FLEXSPI2_AHBRXBUF0CR0 & ~mask)
6000183e:	4a9b      	ldr	r2, [pc, #620]	; (60001aac <configure_external_ram+0x318>)
		| FLEXSPI_MCR2_RESUMEWAIT(0x20) /*| FLEXSPI_MCR2_SAMEDEVICEEN*/;
60001840:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
	FLEXSPI2_MCR2 = (FLEXSPI_MCR2 & ~(FLEXSPI_MCR2_RESUMEWAIT_MASK
60001844:	6083      	str	r3, [r0, #8]
	FLEXSPI2_AHBCR = FLEXSPI2_AHBCR & ~(FLEXSPI_AHBCR_READADDROPT | FLEXSPI_AHBCR_PREFETCHEN
60001846:	68c3      	ldr	r3, [r0, #12]
60001848:	f023 0378 	bic.w	r3, r3, #120	; 0x78
6000184c:	60c3      	str	r3, [r0, #12]
	FLEXSPI2_AHBRXBUF0CR0 = (FLEXSPI2_AHBRXBUF0CR0 & ~mask)
6000184e:	6a03      	ldr	r3, [r0, #32]
60001850:	4013      	ands	r3, r2
		| FLEXSPI_AHBRXBUFCR0_PREFETCHEN | FLEXSPI_AHBRXBUFCR0_BUFSZ(64);
60001852:	4323      	orrs	r3, r4
	FLEXSPI2_AHBRXBUF0CR0 = (FLEXSPI2_AHBRXBUF0CR0 & ~mask)
60001854:	6203      	str	r3, [r0, #32]
	FLEXSPI2_AHBRXBUF1CR0 = (FLEXSPI2_AHBRXBUF0CR0 & ~mask)
60001856:	6a03      	ldr	r3, [r0, #32]
60001858:	4013      	ands	r3, r2
	FLEXSPI2_AHBRXBUF2CR0 = mask;
6000185a:	4a95      	ldr	r2, [pc, #596]	; (60001ab0 <configure_external_ram+0x31c>)
		| FLEXSPI_AHBRXBUFCR0_PREFETCHEN | FLEXSPI_AHBRXBUFCR0_BUFSZ(64);
6000185c:	4323      	orrs	r3, r4
	FLEXSPI2_FLSHA1CR1 = FLEXSPI_FLSHCR1_CSINTERVAL(2)
6000185e:	4c95      	ldr	r4, [pc, #596]	; (60001ab4 <configure_external_ram+0x320>)
	FLEXSPI2_AHBRXBUF1CR0 = (FLEXSPI2_AHBRXBUF0CR0 & ~mask)
60001860:	6243      	str	r3, [r0, #36]	; 0x24
	FLEXSPI2_AHBRXBUF2CR0 = mask;
60001862:	6282      	str	r2, [r0, #40]	; 0x28
	FLEXSPI2_AHBRXBUF3CR0 = mask;
60001864:	62c2      	str	r2, [r0, #44]	; 0x2c
	FLEXSPI2_INTEN = 0;
60001866:	2200      	movs	r2, #0
	FLEXSPI2_IPRXFCR = (FLEXSPI_IPRXFCR & 0xFFFFFFC0) | FLEXSPI_IPRXFCR_CLRIPRXF;
60001868:	f8d1 30b8 	ldr.w	r3, [r1, #184]	; 0xb8
6000186c:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
60001870:	f043 0301 	orr.w	r3, r3, #1
60001874:	f8c0 30b8 	str.w	r3, [r0, #184]	; 0xb8
	FLEXSPI2_IPTXFCR = (FLEXSPI_IPTXFCR & 0xFFFFFFC0) | FLEXSPI_IPTXFCR_CLRIPTXF;
60001878:	f8d1 30bc 	ldr.w	r3, [r1, #188]	; 0xbc
	FLEXSPI2_LUTKEY = FLEXSPI_LUTKEY_VALUE;
6000187c:	498e      	ldr	r1, [pc, #568]	; (60001ab8 <configure_external_ram+0x324>)
	FLEXSPI2_IPTXFCR = (FLEXSPI_IPTXFCR & 0xFFFFFFC0) | FLEXSPI_IPTXFCR_CLRIPTXF;
6000187e:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
60001882:	f043 0301 	orr.w	r3, r3, #1
60001886:	f8c0 30bc 	str.w	r3, [r0, #188]	; 0xbc
	FLEXSPI2_FLSHA1CR2 = FLEXSPI_FLSHCR2_AWRSEQID(6) | FLEXSPI_FLSHCR2_AWRSEQNUM(0)
6000188a:	f240 6305 	movw	r3, #1541	; 0x605
	FLEXSPI2_INTEN = 0;
6000188e:	6102      	str	r2, [r0, #16]
	FLEXSPI2_FLSHA1CR0 = 0x2000; // 8 MByte
60001890:	6605      	str	r5, [r0, #96]	; 0x60
	FLEXSPI2_FLSHA1CR1 = FLEXSPI_FLSHCR1_CSINTERVAL(2)
60001892:	6704      	str	r4, [r0, #112]	; 0x70
	FLEXSPI2_FLSHA1CR2 = FLEXSPI_FLSHCR2_AWRSEQID(6) | FLEXSPI_FLSHCR2_AWRSEQNUM(0)
60001894:	f8c0 3080 	str.w	r3, [r0, #128]	; 0x80
	FLEXSPI2_FLSHA2CR0 = 0x2000; // 8 MByte
60001898:	6645      	str	r5, [r0, #100]	; 0x64
	FLEXSPI2_FLSHA2CR1 = FLEXSPI_FLSHCR1_CSINTERVAL(2)
6000189a:	6744      	str	r4, [r0, #116]	; 0x74
	FLEXSPI2_LUTCR = FLEXSPI_LUTCR_UNLOCK;
6000189c:	2402      	movs	r4, #2
	FLEXSPI2_FLSHA2CR2 = FLEXSPI_FLSHCR2_AWRSEQID(6) | FLEXSPI_FLSHCR2_AWRSEQNUM(0)
6000189e:	f8c0 3084 	str.w	r3, [r0, #132]	; 0x84
	FLEXSPI2_MCR0 &= ~FLEXSPI_MCR0_MDIS;
600018a2:	6803      	ldr	r3, [r0, #0]
600018a4:	f023 0302 	bic.w	r3, r3, #2
600018a8:	6003      	str	r3, [r0, #0]
	FLEXSPI2_LUTKEY = FLEXSPI_LUTKEY_VALUE;
600018aa:	6181      	str	r1, [r0, #24]
	FLEXSPI2_LUTCR = FLEXSPI_LUTCR_UNLOCK;
600018ac:	4b83      	ldr	r3, [pc, #524]	; (60001abc <configure_external_ram+0x328>)
	for (int i=0; i < 64; i++) luttable[i] = 0;
600018ae:	4984      	ldr	r1, [pc, #528]	; (60001ac0 <configure_external_ram+0x32c>)
	FLEXSPI2_LUTCR = FLEXSPI_LUTCR_UNLOCK;
600018b0:	61c4      	str	r4, [r0, #28]
	for (int i=0; i < 64; i++) luttable[i] = 0;
600018b2:	f843 2b04 	str.w	r2, [r3], #4
600018b6:	428b      	cmp	r3, r1
600018b8:	d1fb      	bne.n	600018b2 <configure_external_ram+0x11e>
	FLEXSPI2_MCR0 |= FLEXSPI_MCR0_SWRESET;
600018ba:	4a77      	ldr	r2, [pc, #476]	; (60001a98 <configure_external_ram+0x304>)
600018bc:	6813      	ldr	r3, [r2, #0]
600018be:	f043 0301 	orr.w	r3, r3, #1
600018c2:	6013      	str	r3, [r2, #0]
	while (FLEXSPI2_MCR0 & FLEXSPI_MCR0_SWRESET) ; // wait
600018c4:	6813      	ldr	r3, [r2, #0]
600018c6:	f013 0301 	ands.w	r3, r3, #1
600018ca:	d1fb      	bne.n	600018c4 <configure_external_ram+0x130>
	FLEXSPI2_LUTKEY = FLEXSPI_LUTKEY_VALUE;
600018cc:	487a      	ldr	r0, [pc, #488]	; (60001ab8 <configure_external_ram+0x324>)
	FLEXSPI2_LUTCR = FLEXSPI_LUTCR_UNLOCK;
600018ce:	2102      	movs	r1, #2
	FLEXSPI2_LUT0 = LUT0(CMD_SDR, PINS4, 0xF5);
600018d0:	f240 64f5 	movw	r4, #1781	; 0x6f5
	FLEXSPI2_LUTKEY = FLEXSPI_LUTKEY_VALUE;
600018d4:	6190      	str	r0, [r2, #24]
	FLEXSPI2_LUT8 = LUT0(CMD_SDR, PINS1, 0x99);
600018d6:	f240 4099 	movw	r0, #1177	; 0x499
	FLEXSPI2_LUTCR = FLEXSPI_LUTCR_UNLOCK;
600018da:	61d1      	str	r1, [r2, #28]
	FLEXSPI2_LUT4 = LUT0(CMD_SDR, PINS1, 0x66);
600018dc:	f240 4166 	movw	r1, #1126	; 0x466
	FLEXSPI2_LUT0 = LUT0(CMD_SDR, PINS4, 0xF5);
600018e0:	f8c2 4200 	str.w	r4, [r2, #512]	; 0x200
	FLEXSPI2_LUT13 = LUT0(READ_SDR, PINS1, 1);
600018e4:	f242 4401 	movw	r4, #9217	; 0x2401
	FLEXSPI2_LUT4 = LUT0(CMD_SDR, PINS1, 0x66);
600018e8:	f8c2 1210 	str.w	r1, [r2, #528]	; 0x210
	FLEXSPI2_LUT12 = LUT0(CMD_SDR, PINS1, 0x9F) | LUT1(DUMMY_SDR, PINS1, 24);
600018ec:	4975      	ldr	r1, [pc, #468]	; (60001ac4 <configure_external_ram+0x330>)
	FLEXSPI2_LUT8 = LUT0(CMD_SDR, PINS1, 0x99);
600018ee:	f8c2 0220 	str.w	r0, [r2, #544]	; 0x220
	FLEXSPI2_LUT12 = LUT0(CMD_SDR, PINS1, 0x9F) | LUT1(DUMMY_SDR, PINS1, 24);
600018f2:	f8c2 1230 	str.w	r1, [r2, #560]	; 0x230
	FLEXSPI2_LUT16 = LUT0(CMD_SDR, PINS1, 0x35);
600018f6:	f240 4135 	movw	r1, #1077	; 0x435
	FLEXSPI2_LUT20 = LUT0(CMD_SDR, PINS4, 0xEB) | LUT1(ADDR_SDR, PINS4, 24);
600018fa:	4873      	ldr	r0, [pc, #460]	; (60001ac8 <configure_external_ram+0x334>)
	FLEXSPI2_LUT13 = LUT0(READ_SDR, PINS1, 1);
600018fc:	f8c2 4234 	str.w	r4, [r2, #564]	; 0x234
	FLEXSPI2_LUT16 = LUT0(CMD_SDR, PINS1, 0x35);
60001900:	f8c2 1240 	str.w	r1, [r2, #576]	; 0x240
	FLEXSPI2_LUT24 = LUT0(CMD_SDR, PINS4, 0x38) | LUT1(ADDR_SDR, PINS4, 24);
60001904:	4c71      	ldr	r4, [pc, #452]	; (60001acc <configure_external_ram+0x338>)
	FLEXSPI2_LUT20 = LUT0(CMD_SDR, PINS4, 0xEB) | LUT1(ADDR_SDR, PINS4, 24);
60001906:	f8c2 0250 	str.w	r0, [r2, #592]	; 0x250
	FLEXSPI2_LUT25 = LUT0(WRITE_SDR, PINS4, 1);
6000190a:	f242 2001 	movw	r0, #8705	; 0x2201
	FLEXSPI2_LUT21 = LUT0(DUMMY_SDR, PINS4, 6) | LUT1(READ_SDR, PINS4, 1);
6000190e:	4970      	ldr	r1, [pc, #448]	; (60001ad0 <configure_external_ram+0x33c>)
60001910:	f8c2 1254 	str.w	r1, [r2, #596]	; 0x254
	FLEXSPI2_IPCMD = FLEXSPI_IPCMD_TRG;
60001914:	2101      	movs	r1, #1
	FLEXSPI2_LUT24 = LUT0(CMD_SDR, PINS4, 0x38) | LUT1(ADDR_SDR, PINS4, 24);
60001916:	f8c2 4260 	str.w	r4, [r2, #608]	; 0x260
	FLEXSPI2_LUT25 = LUT0(WRITE_SDR, PINS4, 1);
6000191a:	f8c2 0264 	str.w	r0, [r2, #612]	; 0x264
	while (!(FLEXSPI2_INTR & FLEXSPI_INTR_IPCMDDONE)); // wait
6000191e:	485e      	ldr	r0, [pc, #376]	; (60001a98 <configure_external_ram+0x304>)
	FLEXSPI2_IPCR0 = addr;
60001920:	f8c2 30a0 	str.w	r3, [r2, #160]	; 0xa0
	FLEXSPI2_IPCR1 = FLEXSPI_IPCR1_ISEQID(index);
60001924:	f8c2 30a4 	str.w	r3, [r2, #164]	; 0xa4
	FLEXSPI2_IPCMD = FLEXSPI_IPCMD_TRG;
60001928:	f8c2 10b0 	str.w	r1, [r2, #176]	; 0xb0
	while (!(FLEXSPI2_INTR & FLEXSPI_INTR_IPCMDDONE)); // wait
6000192c:	6943      	ldr	r3, [r0, #20]
6000192e:	07da      	lsls	r2, r3, #31
60001930:	d5fc      	bpl.n	6000192c <configure_external_ram+0x198>
	FLEXSPI2_INTR = FLEXSPI_INTR_IPCMDDONE;
60001932:	2301      	movs	r3, #1
	FLEXSPI2_IPCR0 = addr;
60001934:	2400      	movs	r4, #0
	FLEXSPI2_IPCR1 = FLEXSPI_IPCR1_ISEQID(index);
60001936:	f44f 3280 	mov.w	r2, #65536	; 0x10000
	while (!(FLEXSPI2_INTR & FLEXSPI_INTR_IPCMDDONE)); // wait
6000193a:	4957      	ldr	r1, [pc, #348]	; (60001a98 <configure_external_ram+0x304>)
	FLEXSPI2_INTR = FLEXSPI_INTR_IPCMDDONE;
6000193c:	6143      	str	r3, [r0, #20]
	FLEXSPI2_IPCR0 = addr;
6000193e:	f8c0 40a0 	str.w	r4, [r0, #160]	; 0xa0
	FLEXSPI2_IPCR1 = FLEXSPI_IPCR1_ISEQID(index);
60001942:	f8c0 20a4 	str.w	r2, [r0, #164]	; 0xa4
	FLEXSPI2_IPCMD = FLEXSPI_IPCMD_TRG;
60001946:	f8c0 30b0 	str.w	r3, [r0, #176]	; 0xb0
	while (!(FLEXSPI2_INTR & FLEXSPI_INTR_IPCMDDONE)); // wait
6000194a:	694b      	ldr	r3, [r1, #20]
6000194c:	07db      	lsls	r3, r3, #31
6000194e:	d5fc      	bpl.n	6000194a <configure_external_ram+0x1b6>
	FLEXSPI2_INTR = FLEXSPI_INTR_IPCMDDONE;
60001950:	2301      	movs	r3, #1
	FLEXSPI2_IPCR0 = addr;
60001952:	2400      	movs	r4, #0
	FLEXSPI2_IPCR1 = FLEXSPI_IPCR1_ISEQID(index);
60001954:	f44f 3000 	mov.w	r0, #131072	; 0x20000
	while (!(FLEXSPI2_INTR & FLEXSPI_INTR_IPCMDDONE)); // wait
60001958:	4a4f      	ldr	r2, [pc, #316]	; (60001a98 <configure_external_ram+0x304>)
	FLEXSPI2_INTR = FLEXSPI_INTR_IPCMDDONE;
6000195a:	614b      	str	r3, [r1, #20]
	FLEXSPI2_IPCR0 = addr;
6000195c:	f8c1 40a0 	str.w	r4, [r1, #160]	; 0xa0
	FLEXSPI2_IPCR1 = FLEXSPI_IPCR1_ISEQID(index);
60001960:	f8c1 00a4 	str.w	r0, [r1, #164]	; 0xa4
	FLEXSPI2_IPCMD = FLEXSPI_IPCMD_TRG;
60001964:	f8c1 30b0 	str.w	r3, [r1, #176]	; 0xb0
	while (!(FLEXSPI2_INTR & FLEXSPI_INTR_IPCMDDONE)); // wait
60001968:	6953      	ldr	r3, [r2, #20]
6000196a:	07df      	lsls	r7, r3, #31
6000196c:	d5fc      	bpl.n	60001968 <configure_external_ram+0x1d4>
	FLEXSPI2_INTR = FLEXSPI_INTR_IPCMDDONE;
6000196e:	2301      	movs	r3, #1
	FLEXSPI2_IPCR0 = addr;
60001970:	2400      	movs	r4, #0
	FLEXSPI2_IPCR1 = FLEXSPI_IPCR1_ISEQID(3) | FLEXSPI_IPCR1_IDATSZ(4);
60001972:	4858      	ldr	r0, [pc, #352]	; (60001ad4 <configure_external_ram+0x340>)
	while (!(FLEXSPI2_INTR & FLEXSPI_INTR_IPCMDDONE)); // wait
60001974:	4948      	ldr	r1, [pc, #288]	; (60001a98 <configure_external_ram+0x304>)
	FLEXSPI2_INTR = FLEXSPI_INTR_IPCMDDONE;
60001976:	6153      	str	r3, [r2, #20]
	FLEXSPI2_IPCR0 = addr;
60001978:	f8c2 40a0 	str.w	r4, [r2, #160]	; 0xa0
	FLEXSPI2_IPCR1 = FLEXSPI_IPCR1_ISEQID(3) | FLEXSPI_IPCR1_IDATSZ(4);
6000197c:	f8c2 00a4 	str.w	r0, [r2, #164]	; 0xa4
	FLEXSPI2_IPCMD = FLEXSPI_IPCMD_TRG;
60001980:	f8c2 30b0 	str.w	r3, [r2, #176]	; 0xb0
	while (!(FLEXSPI2_INTR & FLEXSPI_INTR_IPCMDDONE)); // wait
60001984:	694b      	ldr	r3, [r1, #20]
60001986:	07de      	lsls	r6, r3, #31
60001988:	d5fc      	bpl.n	60001984 <configure_external_ram+0x1f0>
	uint32_t id = FLEXSPI2_RFDR0;
6000198a:	f8d1 3100 	ldr.w	r3, [r1, #256]	; 0x100
	if (flexspi2_psram_id(0) == 0x5D0D) {
6000198e:	f645 520d 	movw	r2, #23821	; 0x5d0d
	FLEXSPI2_INTR = FLEXSPI_INTR_IPCMDDONE | FLEXSPI_INTR_IPRXWA;
60001992:	2021      	movs	r0, #33	; 0x21
	return id & 0xFFFF;
60001994:	b29b      	uxth	r3, r3
	FLEXSPI2_INTR = FLEXSPI_INTR_IPCMDDONE | FLEXSPI_INTR_IPRXWA;
60001996:	6148      	str	r0, [r1, #20]
	if (flexspi2_psram_id(0) == 0x5D0D) {
60001998:	4293      	cmp	r3, r2
6000199a:	d165      	bne.n	60001a68 <configure_external_ram+0x2d4>
	FLEXSPI2_IPCR0 = addr;
6000199c:	2400      	movs	r4, #0
	FLEXSPI2_IPCR1 = FLEXSPI_IPCR1_ISEQID(index);
6000199e:	f44f 2280 	mov.w	r2, #262144	; 0x40000
	FLEXSPI2_IPCMD = FLEXSPI_IPCMD_TRG;
600019a2:	2301      	movs	r3, #1
	while (!(FLEXSPI2_INTR & FLEXSPI_INTR_IPCMDDONE)); // wait
600019a4:	483c      	ldr	r0, [pc, #240]	; (60001a98 <configure_external_ram+0x304>)
	FLEXSPI2_IPCR0 = addr;
600019a6:	f8c1 40a0 	str.w	r4, [r1, #160]	; 0xa0
	FLEXSPI2_IPCR1 = FLEXSPI_IPCR1_ISEQID(index);
600019aa:	f8c1 20a4 	str.w	r2, [r1, #164]	; 0xa4
	FLEXSPI2_IPCMD = FLEXSPI_IPCMD_TRG;
600019ae:	f8c1 30b0 	str.w	r3, [r1, #176]	; 0xb0
	while (!(FLEXSPI2_INTR & FLEXSPI_INTR_IPCMDDONE)); // wait
600019b2:	6943      	ldr	r3, [r0, #20]
600019b4:	07dd      	lsls	r5, r3, #31
600019b6:	d5fc      	bpl.n	600019b2 <configure_external_ram+0x21e>
	FLEXSPI2_INTR = FLEXSPI_INTR_IPCMDDONE;
600019b8:	2301      	movs	r3, #1
	FLEXSPI2_IPCR0 = addr;
600019ba:	f44f 0400 	mov.w	r4, #8388608	; 0x800000
	FLEXSPI2_IPCR1 = FLEXSPI_IPCR1_ISEQID(index);
600019be:	2100      	movs	r1, #0
	while (!(FLEXSPI2_INTR & FLEXSPI_INTR_IPCMDDONE)); // wait
600019c0:	4a35      	ldr	r2, [pc, #212]	; (60001a98 <configure_external_ram+0x304>)
	FLEXSPI2_INTR = FLEXSPI_INTR_IPCMDDONE;
600019c2:	6143      	str	r3, [r0, #20]
	FLEXSPI2_IPCR0 = addr;
600019c4:	f8c0 40a0 	str.w	r4, [r0, #160]	; 0xa0
	FLEXSPI2_IPCR1 = FLEXSPI_IPCR1_ISEQID(index);
600019c8:	f8c0 10a4 	str.w	r1, [r0, #164]	; 0xa4
	FLEXSPI2_IPCMD = FLEXSPI_IPCMD_TRG;
600019cc:	f8c0 30b0 	str.w	r3, [r0, #176]	; 0xb0
	while (!(FLEXSPI2_INTR & FLEXSPI_INTR_IPCMDDONE)); // wait
600019d0:	6953      	ldr	r3, [r2, #20]
600019d2:	07dc      	lsls	r4, r3, #31
600019d4:	d5fc      	bpl.n	600019d0 <configure_external_ram+0x23c>
	FLEXSPI2_INTR = FLEXSPI_INTR_IPCMDDONE;
600019d6:	2301      	movs	r3, #1
	FLEXSPI2_IPCR0 = addr;
600019d8:	f44f 0400 	mov.w	r4, #8388608	; 0x800000
	FLEXSPI2_IPCR1 = FLEXSPI_IPCR1_ISEQID(index);
600019dc:	f44f 3080 	mov.w	r0, #65536	; 0x10000
	while (!(FLEXSPI2_INTR & FLEXSPI_INTR_IPCMDDONE)); // wait
600019e0:	492d      	ldr	r1, [pc, #180]	; (60001a98 <configure_external_ram+0x304>)
	FLEXSPI2_INTR = FLEXSPI_INTR_IPCMDDONE;
600019e2:	6153      	str	r3, [r2, #20]
	FLEXSPI2_IPCR0 = addr;
600019e4:	f8c2 40a0 	str.w	r4, [r2, #160]	; 0xa0
	FLEXSPI2_IPCR1 = FLEXSPI_IPCR1_ISEQID(index);
600019e8:	f8c2 00a4 	str.w	r0, [r2, #164]	; 0xa4
	FLEXSPI2_IPCMD = FLEXSPI_IPCMD_TRG;
600019ec:	f8c2 30b0 	str.w	r3, [r2, #176]	; 0xb0
	while (!(FLEXSPI2_INTR & FLEXSPI_INTR_IPCMDDONE)); // wait
600019f0:	694b      	ldr	r3, [r1, #20]
600019f2:	07d8      	lsls	r0, r3, #31
600019f4:	d5fc      	bpl.n	600019f0 <configure_external_ram+0x25c>
	FLEXSPI2_INTR = FLEXSPI_INTR_IPCMDDONE;
600019f6:	2301      	movs	r3, #1
	FLEXSPI2_IPCR0 = addr;
600019f8:	f44f 0400 	mov.w	r4, #8388608	; 0x800000
	FLEXSPI2_IPCR1 = FLEXSPI_IPCR1_ISEQID(index);
600019fc:	f44f 3000 	mov.w	r0, #131072	; 0x20000
	while (!(FLEXSPI2_INTR & FLEXSPI_INTR_IPCMDDONE)); // wait
60001a00:	4a25      	ldr	r2, [pc, #148]	; (60001a98 <configure_external_ram+0x304>)
	FLEXSPI2_INTR = FLEXSPI_INTR_IPCMDDONE;
60001a02:	614b      	str	r3, [r1, #20]
	FLEXSPI2_IPCR0 = addr;
60001a04:	f8c1 40a0 	str.w	r4, [r1, #160]	; 0xa0
	FLEXSPI2_IPCR1 = FLEXSPI_IPCR1_ISEQID(index);
60001a08:	f8c1 00a4 	str.w	r0, [r1, #164]	; 0xa4
	FLEXSPI2_IPCMD = FLEXSPI_IPCMD_TRG;
60001a0c:	f8c1 30b0 	str.w	r3, [r1, #176]	; 0xb0
	while (!(FLEXSPI2_INTR & FLEXSPI_INTR_IPCMDDONE)); // wait
60001a10:	6953      	ldr	r3, [r2, #20]
60001a12:	07d9      	lsls	r1, r3, #31
60001a14:	d5fc      	bpl.n	60001a10 <configure_external_ram+0x27c>
	FLEXSPI2_INTR = FLEXSPI_INTR_IPCMDDONE;
60001a16:	2301      	movs	r3, #1
	FLEXSPI2_IPCR0 = addr;
60001a18:	f44f 0400 	mov.w	r4, #8388608	; 0x800000
	FLEXSPI2_IPCR1 = FLEXSPI_IPCR1_ISEQID(3) | FLEXSPI_IPCR1_IDATSZ(4);
60001a1c:	482d      	ldr	r0, [pc, #180]	; (60001ad4 <configure_external_ram+0x340>)
	while (!(FLEXSPI2_INTR & FLEXSPI_INTR_IPCMDDONE)); // wait
60001a1e:	491e      	ldr	r1, [pc, #120]	; (60001a98 <configure_external_ram+0x304>)
	FLEXSPI2_INTR = FLEXSPI_INTR_IPCMDDONE;
60001a20:	6153      	str	r3, [r2, #20]
	FLEXSPI2_IPCR0 = addr;
60001a22:	f8c2 40a0 	str.w	r4, [r2, #160]	; 0xa0
	FLEXSPI2_IPCR1 = FLEXSPI_IPCR1_ISEQID(3) | FLEXSPI_IPCR1_IDATSZ(4);
60001a26:	f8c2 00a4 	str.w	r0, [r2, #164]	; 0xa4
	FLEXSPI2_IPCMD = FLEXSPI_IPCMD_TRG;
60001a2a:	f8c2 30b0 	str.w	r3, [r2, #176]	; 0xb0
	while (!(FLEXSPI2_INTR & FLEXSPI_INTR_IPCMDDONE)); // wait
60001a2e:	694b      	ldr	r3, [r1, #20]
60001a30:	07da      	lsls	r2, r3, #31
60001a32:	d5fc      	bpl.n	60001a2e <configure_external_ram+0x29a>
	uint32_t id = FLEXSPI2_RFDR0;
60001a34:	f8d1 3100 	ldr.w	r3, [r1, #256]	; 0x100
		if (flexspi2_psram_id(0x800000) == 0x5D0D) {
60001a38:	f645 520d 	movw	r2, #23821	; 0x5d0d
	FLEXSPI2_INTR = FLEXSPI_INTR_IPCMDDONE | FLEXSPI_INTR_IPRXWA;
60001a3c:	2021      	movs	r0, #33	; 0x21
	return id & 0xFFFF;
60001a3e:	b29b      	uxth	r3, r3
	FLEXSPI2_INTR = FLEXSPI_INTR_IPCMDDONE | FLEXSPI_INTR_IPRXWA;
60001a40:	6148      	str	r0, [r1, #20]
		if (flexspi2_psram_id(0x800000) == 0x5D0D) {
60001a42:	4293      	cmp	r3, r2
60001a44:	d050      	beq.n	60001ae8 <configure_external_ram+0x354>
60001a46:	2508      	movs	r5, #8
60001a48:	f44f 0400 	mov.w	r4, #8388608	; 0x800000
			external_psram_size * 0x100000 -
60001a4c:	4922      	ldr	r1, [pc, #136]	; (60001ad8 <configure_external_ram+0x344>)
		sm_set_pool(&extmem_smalloc_pool, &_extram_end,
60001a4e:	2000      	movs	r0, #0
			external_psram_size * 0x100000 -
60001a50:	4b22      	ldr	r3, [pc, #136]	; (60001adc <configure_external_ram+0x348>)
			external_psram_size = 16;
60001a52:	4a23      	ldr	r2, [pc, #140]	; (60001ae0 <configure_external_ram+0x34c>)
		sm_set_pool(&extmem_smalloc_pool, &_extram_end,
60001a54:	9000      	str	r0, [sp, #0]
			external_psram_size = 16;
60001a56:	7015      	strb	r5, [r2, #0]
			external_psram_size * 0x100000 -
60001a58:	1a5a      	subs	r2, r3, r1
		sm_set_pool(&extmem_smalloc_pool, &_extram_end,
60001a5a:	2301      	movs	r3, #1
60001a5c:	4821      	ldr	r0, [pc, #132]	; (60001ae4 <configure_external_ram+0x350>)
60001a5e:	4422      	add	r2, r4
60001a60:	f000 f9f6 	bl	60001e50 <__sm_set_pool_veneer>
}
60001a64:	b003      	add	sp, #12
60001a66:	bdf0      	pop	{r4, r5, r6, r7, pc}
		memset(&extmem_smalloc_pool, 0, sizeof(extmem_smalloc_pool));
60001a68:	4b1e      	ldr	r3, [pc, #120]	; (60001ae4 <configure_external_ram+0x350>)
60001a6a:	2200      	movs	r2, #0
60001a6c:	e9c3 2200 	strd	r2, r2, [r3]
60001a70:	e9c3 2202 	strd	r2, r2, [r3, #8]
}
60001a74:	b003      	add	sp, #12
60001a76:	bdf0      	pop	{r4, r5, r6, r7, pc}
60001a78:	401f8000 	.word	0x401f8000
60001a7c:	0001b0f9 	.word	0x0001b0f9
60001a80:	000110f9 	.word	0x000110f9
60001a84:	401f8400 	.word	0x401f8400
60001a88:	000170f9 	.word	0x000170f9
60001a8c:	400fc000 	.word	0x400fc000
60001a90:	1ffffcff 	.word	0x1ffffcff
60001a94:	a0000300 	.word	0xa0000300
60001a98:	402a4000 	.word	0x402a4000
60001a9c:	402a8000 	.word	0x402a8000
60001aa0:	ffff0012 	.word	0xffff0012
60001aa4:	00f737ff 	.word	0x00f737ff
60001aa8:	80000040 	.word	0x80000040
60001aac:	7cf0ff00 	.word	0x7cf0ff00
60001ab0:	830f00ff 	.word	0x830f00ff
60001ab4:	00020063 	.word	0x00020063
60001ab8:	5af05af0 	.word	0x5af05af0
60001abc:	402a4200 	.word	0x402a4200
60001ac0:	402a4300 	.word	0x402a4300
60001ac4:	3018049f 	.word	0x3018049f
60001ac8:	0a1806eb 	.word	0x0a1806eb
60001acc:	0a180638 	.word	0x0a180638
60001ad0:	26013206 	.word	0x26013206
60001ad4:	00030004 	.word	0x00030004
60001ad8:	70000000 	.word	0x70000000
60001adc:	70000000 	.word	0x70000000
60001ae0:	2000129e 	.word	0x2000129e
60001ae4:	20001200 	.word	0x20001200
	FLEXSPI2_IPCR0 = addr;
60001ae8:	f44f 0400 	mov.w	r4, #8388608	; 0x800000
	FLEXSPI2_IPCR1 = FLEXSPI_IPCR1_ISEQID(index);
60001aec:	f44f 2280 	mov.w	r2, #262144	; 0x40000
	FLEXSPI2_IPCMD = FLEXSPI_IPCMD_TRG;
60001af0:	2301      	movs	r3, #1
	while (!(FLEXSPI2_INTR & FLEXSPI_INTR_IPCMDDONE)); // wait
60001af2:	4808      	ldr	r0, [pc, #32]	; (60001b14 <configure_external_ram+0x380>)
	FLEXSPI2_IPCR0 = addr;
60001af4:	f8c1 40a0 	str.w	r4, [r1, #160]	; 0xa0
	FLEXSPI2_IPCR1 = FLEXSPI_IPCR1_ISEQID(index);
60001af8:	f8c1 20a4 	str.w	r2, [r1, #164]	; 0xa4
	FLEXSPI2_IPCMD = FLEXSPI_IPCMD_TRG;
60001afc:	f8c1 30b0 	str.w	r3, [r1, #176]	; 0xb0
	while (!(FLEXSPI2_INTR & FLEXSPI_INTR_IPCMDDONE)); // wait
60001b00:	6943      	ldr	r3, [r0, #20]
60001b02:	07db      	lsls	r3, r3, #31
60001b04:	d5fc      	bpl.n	60001b00 <configure_external_ram+0x36c>
	FLEXSPI2_INTR = FLEXSPI_INTR_IPCMDDONE;
60001b06:	2301      	movs	r3, #1
60001b08:	2510      	movs	r5, #16
60001b0a:	f04f 7480 	mov.w	r4, #16777216	; 0x1000000
60001b0e:	6143      	str	r3, [r0, #20]
			external_psram_size = 16;
60001b10:	e79c      	b.n	60001a4c <configure_external_ram+0x2b8>
60001b12:	bf00      	nop
60001b14:	402a4000 	.word	0x402a4000

60001b18 <usb_pll_start>:
{
60001b18:	b4f0      	push	{r4, r5, r6, r7}
		uint32_t n = CCM_ANALOG_PLL_USB1; // pg 759
60001b1a:	4a15      	ldr	r2, [pc, #84]	; (60001b70 <usb_pll_start+0x58>)
			CCM_ANALOG_PLL_USB1_SET = CCM_ANALOG_PLL_USB1_EN_USB_CLKS;
60001b1c:	2740      	movs	r7, #64	; 0x40
			CCM_ANALOG_PLL_USB1_CLR = CCM_ANALOG_PLL_USB1_BYPASS;
60001b1e:	f44f 3180 	mov.w	r1, #65536	; 0x10000
			CCM_ANALOG_PLL_USB1_SET = CCM_ANALOG_PLL_USB1_POWER;
60001b22:	f44f 5680 	mov.w	r6, #4096	; 0x1000
			CCM_ANALOG_PLL_USB1_SET = CCM_ANALOG_PLL_USB1_ENABLE;
60001b26:	f44f 5500 	mov.w	r5, #8192	; 0x2000
			CCM_ANALOG_PLL_USB1_CLR = 0xC000;			// bypass 24 MHz
60001b2a:	f44f 4440 	mov.w	r4, #49152	; 0xc000
			CCM_ANALOG_PLL_USB1_CLR = CCM_ANALOG_PLL_USB1_POWER |	// power down
60001b2e:	f243 0042 	movw	r0, #12354	; 0x3042
		uint32_t n = CCM_ANALOG_PLL_USB1; // pg 759
60001b32:	6913      	ldr	r3, [r2, #16]
		if (n & CCM_ANALOG_PLL_USB1_DIV_SELECT) {
60001b34:	f013 0f02 	tst.w	r3, #2
60001b38:	d10e      	bne.n	60001b58 <usb_pll_start+0x40>
		if (!(n & CCM_ANALOG_PLL_USB1_ENABLE)) {
60001b3a:	f413 5f00 	tst.w	r3, #8192	; 0x2000
60001b3e:	d00f      	beq.n	60001b60 <usb_pll_start+0x48>
		if (!(n & CCM_ANALOG_PLL_USB1_POWER)) {
60001b40:	f413 5f80 	tst.w	r3, #4096	; 0x1000
60001b44:	d00e      	beq.n	60001b64 <usb_pll_start+0x4c>
		if (!(n & CCM_ANALOG_PLL_USB1_LOCK)) {
60001b46:	2b00      	cmp	r3, #0
60001b48:	daf3      	bge.n	60001b32 <usb_pll_start+0x1a>
		if (n & CCM_ANALOG_PLL_USB1_BYPASS) {
60001b4a:	f413 3f80 	tst.w	r3, #65536	; 0x10000
60001b4e:	d10b      	bne.n	60001b68 <usb_pll_start+0x50>
		if (!(n & CCM_ANALOG_PLL_USB1_EN_USB_CLKS)) {
60001b50:	065b      	lsls	r3, r3, #25
60001b52:	d50b      	bpl.n	60001b6c <usb_pll_start+0x54>
}
60001b54:	bcf0      	pop	{r4, r5, r6, r7}
60001b56:	4770      	bx	lr
			CCM_ANALOG_PLL_USB1_CLR = 0xC000;			// bypass 24 MHz
60001b58:	6194      	str	r4, [r2, #24]
			CCM_ANALOG_PLL_USB1_SET = CCM_ANALOG_PLL_USB1_BYPASS;	// bypass
60001b5a:	6151      	str	r1, [r2, #20]
			CCM_ANALOG_PLL_USB1_CLR = CCM_ANALOG_PLL_USB1_POWER |	// power down
60001b5c:	6190      	str	r0, [r2, #24]
			continue;
60001b5e:	e7e8      	b.n	60001b32 <usb_pll_start+0x1a>
			CCM_ANALOG_PLL_USB1_SET = CCM_ANALOG_PLL_USB1_ENABLE;
60001b60:	6155      	str	r5, [r2, #20]
			continue;
60001b62:	e7e6      	b.n	60001b32 <usb_pll_start+0x1a>
			CCM_ANALOG_PLL_USB1_SET = CCM_ANALOG_PLL_USB1_POWER;
60001b64:	6156      	str	r6, [r2, #20]
			continue;
60001b66:	e7e4      	b.n	60001b32 <usb_pll_start+0x1a>
			CCM_ANALOG_PLL_USB1_CLR = CCM_ANALOG_PLL_USB1_BYPASS;
60001b68:	6191      	str	r1, [r2, #24]
			continue;
60001b6a:	e7e2      	b.n	60001b32 <usb_pll_start+0x1a>
			CCM_ANALOG_PLL_USB1_SET = CCM_ANALOG_PLL_USB1_EN_USB_CLKS;
60001b6c:	6157      	str	r7, [r2, #20]
			continue;
60001b6e:	e7e0      	b.n	60001b32 <usb_pll_start+0x1a>
60001b70:	400d8000 	.word	0x400d8000

60001b74 <tempmon_init>:
  uint32_t calibrationData;
  uint32_t roomCount;
  uint32_t tempCodeVal;
      
  //first power on the temperature sensor - no register change
  TEMPMON_TEMPSENSE0 &= ~0x1U;
60001b74:	4a3f      	ldr	r2, [pc, #252]	; (60001c74 <tempmon_init+0x100>)

  //set monitoring frequency - no register change
  TEMPMON_TEMPSENSE1 = (((uint32_t)(((uint32_t)(frequency)) << 0U)) & 0xFFFFU);
60001b76:	2003      	movs	r0, #3
  
  //read calibration data - this works
  calibrationData = HW_OCOTP_ANA1;
60001b78:	493f      	ldr	r1, [pc, #252]	; (60001c78 <tempmon_init+0x104>)
    s_hotTemp = (uint32_t)(calibrationData & 0xFFU) >> 0x00U;
    s_hotCount = (uint32_t)(calibrationData & 0xFFF00U) >> 0X08U;
    roomCount = (uint32_t)(calibrationData & 0xFFF00000U) >> 0x14U;
    s_hot_ROOM = (float) (s_hotTemp) - 25.0f;
60001b7a:	eef3 5a09 	vmov.f32	s11, #57	; 0x41c80000  25.0
  TEMPMON_TEMPSENSE0 &= ~0x1U;
60001b7e:	f8d2 3080 	ldr.w	r3, [r2, #128]	; 0x80
  
  //Start temp monitoring
  TEMPMON_TEMPSENSE0 |= 0x2U;   //starts temp monitoring

  //PANIC shutdown:
  NVIC_SET_PRIORITY(IRQ_TEMPERATURE_PANIC, 0);
60001b82:	f04f 0c00 	mov.w	ip, #0
  tempCodeVal = ((float)s_hotCount + ((float)s_hotTemp - highAlarmTemp) * s_roomC_hotC / s_hot_ROOM);
60001b86:	ed9f 6a3d 	vldr	s12, [pc, #244]	; 60001c7c <tempmon_init+0x108>
  TEMPMON_TEMPSENSE0 &= ~0x1U;
60001b8a:	f023 0301 	bic.w	r3, r3, #1
  tempCodeVal = ((float)s_hotCount + ((float)s_hotTemp - panicAlarmTemp) * s_roomC_hotC / s_hot_ROOM);
60001b8e:	ed9f 5a3c 	vldr	s10, [pc, #240]	; 60001c80 <tempmon_init+0x10c>
{
60001b92:	b430      	push	{r4, r5}
  TEMPMON_TEMPSENSE0 &= ~0x1U;
60001b94:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
  TEMPMON_TEMPSENSE1 = (((uint32_t)(((uint32_t)(frequency)) << 0U)) & 0xFFFFU);
60001b98:	f8c2 0090 	str.w	r0, [r2, #144]	; 0x90
  calibrationData = HW_OCOTP_ANA1;
60001b9c:	f8d1 10e0 	ldr.w	r1, [r1, #224]	; 0xe0
    s_hotTemp = (uint32_t)(calibrationData & 0xFFU) >> 0x00U;
60001ba0:	4d38      	ldr	r5, [pc, #224]	; (60001c84 <tempmon_init+0x110>)
60001ba2:	b2cb      	uxtb	r3, r1
    s_hotCount = (uint32_t)(calibrationData & 0xFFF00U) >> 0X08U;
60001ba4:	4c38      	ldr	r4, [pc, #224]	; (60001c88 <tempmon_init+0x114>)
    s_hot_ROOM = (float) (s_hotTemp) - 25.0f;
60001ba6:	4839      	ldr	r0, [pc, #228]	; (60001c8c <tempmon_init+0x118>)
    s_hotTemp = (uint32_t)(calibrationData & 0xFFU) >> 0x00U;
60001ba8:	602b      	str	r3, [r5, #0]
    s_hot_ROOM = (float) (s_hotTemp) - 25.0f;
60001baa:	ee07 3a90 	vmov	s15, r3
    roomCount = (uint32_t)(calibrationData & 0xFFF00000U) >> 0x14U;
60001bae:	0d0b      	lsrs	r3, r1, #20
    s_hotCount = (uint32_t)(calibrationData & 0xFFF00U) >> 0X08U;
60001bb0:	f3c1 210b 	ubfx	r1, r1, #8, #12
    s_hot_ROOM = (float) (s_hotTemp) - 25.0f;
60001bb4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
    roomCount = (uint32_t)(calibrationData & 0xFFF00000U) >> 0x14U;
60001bb8:	ee06 3a90 	vmov	s13, r3
    s_roomC_hotC = (float) roomCount - (float) s_hotCount;
60001bbc:	ee07 1a10 	vmov	s14, r1
60001bc0:	4b33      	ldr	r3, [pc, #204]	; (60001c90 <tempmon_init+0x11c>)
60001bc2:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
    s_hotCount = (uint32_t)(calibrationData & 0xFFF00U) >> 0X08U;
60001bc6:	6021      	str	r1, [r4, #0]
    s_roomC_hotC = (float) roomCount - (float) s_hotCount;
60001bc8:	eef8 6ae6 	vcvt.f32.s32	s13, s13
    TEMPMON_TEMPSENSE2 |= (((uint32_t)(((uint32_t)(tempCodeVal)) << 16U)) & 0xFFF0000U);
60001bcc:	4931      	ldr	r1, [pc, #196]	; (60001c94 <tempmon_init+0x120>)
  tempCodeVal = ((float)s_hotCount + ((float)s_hotTemp - highAlarmTemp) * s_roomC_hotC / s_hot_ROOM);
60001bce:	ee37 6ac6 	vsub.f32	s12, s15, s12
  tempCodeVal = ((float)s_hotCount + ((float)s_hotTemp - panicAlarmTemp) * s_roomC_hotC / s_hot_ROOM);
60001bd2:	ee37 5ac5 	vsub.f32	s10, s15, s10
    s_roomC_hotC = (float) roomCount - (float) s_hotCount;
60001bd6:	ee76 6ac7 	vsub.f32	s13, s13, s14
    s_hot_ROOM = (float) (s_hotTemp) - 25.0f;
60001bda:	ee77 7ae5 	vsub.f32	s15, s15, s11
  tempCodeVal = ((float)s_hotCount + ((float)s_hotTemp - highAlarmTemp) * s_roomC_hotC / s_hot_ROOM);
60001bde:	ee26 6a26 	vmul.f32	s12, s12, s13
    s_roomC_hotC = (float) roomCount - (float) s_hotCount;
60001be2:	edc3 6a00 	vstr	s13, [r3]
  tempCodeVal = ((float)s_hotCount + ((float)s_hotTemp - panicAlarmTemp) * s_roomC_hotC / s_hot_ROOM);
60001be6:	ee25 5a26 	vmul.f32	s10, s10, s13
    TEMPMON_TEMPSENSE0 |= (((uint32_t)(((uint32_t)(tempCodeVal)) << 20U)) & 0xFFF00000U);
60001bea:	f8d2 3080 	ldr.w	r3, [r2, #128]	; 0x80
  tempCodeVal = ((float)s_hotCount + ((float)s_hotTemp - lowAlarmTemp) * s_roomC_hotC / s_hot_ROOM);
60001bee:	ee67 4aa6 	vmul.f32	s9, s15, s13
    s_hot_ROOM = (float) (s_hotTemp) - 25.0f;
60001bf2:	edc0 7a00 	vstr	s15, [r0]
  tempCodeVal = ((float)s_hotCount + ((float)s_hotTemp - highAlarmTemp) * s_roomC_hotC / s_hot_ROOM);
60001bf6:	eec6 5a27 	vdiv.f32	s11, s12, s15
  NVIC_SET_PRIORITY(IRQ_TEMPERATURE_PANIC, 0);
60001bfa:	4827      	ldr	r0, [pc, #156]	; (60001c98 <tempmon_init+0x124>)
  tempCodeVal = ((float)s_hotCount + ((float)s_hotTemp - panicAlarmTemp) * s_roomC_hotC / s_hot_ROOM);
60001bfc:	ee85 6a27 	vdiv.f32	s12, s10, s15
  tempCodeVal = ((float)s_hotCount + ((float)s_hotTemp - lowAlarmTemp) * s_roomC_hotC / s_hot_ROOM);
60001c00:	eec4 6aa7 	vdiv.f32	s13, s9, s15
  tempCodeVal = ((float)s_hotCount + ((float)s_hotTemp - highAlarmTemp) * s_roomC_hotC / s_hot_ROOM);
60001c04:	ee75 5a87 	vadd.f32	s11, s11, s14
60001c08:	eefc 5ae5 	vcvt.u32.f32	s11, s11
  tempCodeVal = ((float)s_hotCount + ((float)s_hotTemp - panicAlarmTemp) * s_roomC_hotC / s_hot_ROOM);
60001c0c:	ee36 6a07 	vadd.f32	s12, s12, s14
    TEMPMON_TEMPSENSE0 |= (((uint32_t)(((uint32_t)(tempCodeVal)) << 20U)) & 0xFFF00000U);
60001c10:	ee15 4a90 	vmov	r4, s11
  tempCodeVal = ((float)s_hotCount + ((float)s_hotTemp - panicAlarmTemp) * s_roomC_hotC / s_hot_ROOM);
60001c14:	eebc 6ac6 	vcvt.u32.f32	s12, s12
    TEMPMON_TEMPSENSE0 |= (((uint32_t)(((uint32_t)(tempCodeVal)) << 20U)) & 0xFFF00000U);
60001c18:	ea43 5304 	orr.w	r3, r3, r4, lsl #20
  tempCodeVal = ((float)s_hotCount + ((float)s_hotTemp - lowAlarmTemp) * s_roomC_hotC / s_hot_ROOM);
60001c1c:	ee76 7a87 	vadd.f32	s15, s13, s14
    TEMPMON_TEMPSENSE0 |= (((uint32_t)(((uint32_t)(tempCodeVal)) << 20U)) & 0xFFF00000U);
60001c20:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
    TEMPMON_TEMPSENSE2 |= (((uint32_t)(((uint32_t)(tempCodeVal)) << 16U)) & 0xFFF0000U);
60001c24:	ee16 3a10 	vmov	r3, s12
60001c28:	f8d2 4190 	ldr.w	r4, [r2, #400]	; 0x190
  tempCodeVal = ((float)s_hotCount + ((float)s_hotTemp - lowAlarmTemp) * s_roomC_hotC / s_hot_ROOM);
60001c2c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
    TEMPMON_TEMPSENSE2 |= (((uint32_t)(((uint32_t)(tempCodeVal)) << 16U)) & 0xFFF0000U);
60001c30:	ea01 4103 	and.w	r1, r1, r3, lsl #16
60001c34:	4321      	orrs	r1, r4
  tempCodeVal = ((float)s_hotCount + ((float)s_hotTemp - lowAlarmTemp) * s_roomC_hotC / s_hot_ROOM);
60001c36:	ee17 3a90 	vmov	r3, s15
    TEMPMON_TEMPSENSE2 |= (((uint32_t)(((uint32_t)(tempCodeVal)) << 16U)) & 0xFFF0000U);
60001c3a:	f8c2 1190 	str.w	r1, [r2, #400]	; 0x190
    TEMPMON_TEMPSENSE2 |= (((uint32_t)(((uint32_t)(tempCodeVal)) << 0U)) & 0xFFFU);
60001c3e:	f3c3 030b 	ubfx	r3, r3, #0, #12
60001c42:	f8d2 1190 	ldr.w	r1, [r2, #400]	; 0x190
60001c46:	430b      	orrs	r3, r1
static inline void attachInterruptVector(IRQ_NUMBER_t irq, void (*function)(void)) __attribute__((always_inline, unused));
static inline void attachInterruptVector(IRQ_NUMBER_t irq, void (*function)(void)) { _VectorsRam[irq + 16] = function; asm volatile("": : :"memory"); }
#else
extern void (* volatile _VectorsRam[NVIC_NUM_INTERRUPTS+16])(void);
static inline void attachInterruptVector(enum IRQ_NUMBER_t irq, void (*function)(void)) __attribute__((always_inline, unused));
static inline void attachInterruptVector(enum IRQ_NUMBER_t irq, void (*function)(void)) { _VectorsRam[irq + 16] = function; asm volatile("": : :"memory"); }
60001c48:	4914      	ldr	r1, [pc, #80]	; (60001c9c <tempmon_init+0x128>)
60001c4a:	f8c2 3190 	str.w	r3, [r2, #400]	; 0x190
  TEMPMON_TEMPSENSE0 |= 0x2U;   //starts temp monitoring
60001c4e:	f8d2 3080 	ldr.w	r3, [r2, #128]	; 0x80
60001c52:	f043 0302 	orr.w	r3, r3, #2
60001c56:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
60001c5a:	4b11      	ldr	r3, [pc, #68]	; (60001ca0 <tempmon_init+0x12c>)
  NVIC_SET_PRIORITY(IRQ_TEMPERATURE_PANIC, 0);
60001c5c:	f880 c040 	strb.w	ip, [r0, #64]	; 0x40
60001c60:	f8c1 3140 	str.w	r3, [r1, #320]	; 0x140
  attachInterruptVector(IRQ_TEMPERATURE_PANIC, &Panic_Temp_isr);
  NVIC_ENABLE_IRQ(IRQ_TEMPERATURE_PANIC);
60001c64:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
60001c68:	2201      	movs	r2, #1
}
60001c6a:	bc30      	pop	{r4, r5}
  NVIC_ENABLE_IRQ(IRQ_TEMPERATURE_PANIC);
60001c6c:	f8c3 2108 	str.w	r2, [r3, #264]	; 0x108
}
60001c70:	4770      	bx	lr
60001c72:	bf00      	nop
60001c74:	400d8100 	.word	0x400d8100
60001c78:	401f4400 	.word	0x401f4400
60001c7c:	42aa0000 	.word	0x42aa0000
60001c80:	42b40000 	.word	0x42b40000
60001c84:	20001264 	.word	0x20001264
60001c88:	20001260 	.word	0x20001260
60001c8c:	20001268 	.word	0x20001268
60001c90:	2000126c 	.word	0x2000126c
60001c94:	0fff0000 	.word	0x0fff0000
60001c98:	e000e400 	.word	0xe000e400
60001c9c:	20000c00 	.word	0x20000c00
60001ca0:	000005b1 	.word	0x000005b1

60001ca4 <usb_init>:
FLASHMEM void usb_init(void)
{
	// TODO: only enable when VBUS detected
	// TODO: return to low power mode when VBUS removed
	// TODO: protect PMU access with MPU
	PMU_REG_3P0 = PMU_REG_3P0_OUTPUT_TRG(0x0F) | PMU_REG_3P0_BO_OFFSET(6)
60001ca4:	4b31      	ldr	r3, [pc, #196]	; (60001d6c <usb_init+0xc8>)
60001ca6:	f640 7261 	movw	r2, #3937	; 0xf61
{
60001caa:	b510      	push	{r4, lr}
	PMU_REG_3P0 = PMU_REG_3P0_OUTPUT_TRG(0x0F) | PMU_REG_3P0_BO_OFFSET(6)
60001cac:	f8c3 2120 	str.w	r2, [r3, #288]	; 0x120

	CCM_CCGR6 |= CCM_CCGR6_USBOH3(CCM_CCGR_ON); // turn on clocks to USB peripheral
	
	printf("BURSTSIZE=%08lX\n", USB1_BURSTSIZE);
	//USB1_BURSTSIZE = USB_BURSTSIZE_TXPBURST(4) | USB_BURSTSIZE_RXPBURST(4);
	USB1_BURSTSIZE = 0x0404;
60001cb0:	f240 4404 	movw	r4, #1028	; 0x404
	usb_init_serialnumber();
60001cb4:	f000 f8d4 	bl	60001e60 <__usb_init_serialnumber_veneer>
	CCM_CCGR6 |= CCM_CCGR6_USBOH3(CCM_CCGR_ON); // turn on clocks to USB peripheral
60001cb8:	4a2d      	ldr	r2, [pc, #180]	; (60001d70 <usb_init+0xcc>)
	USB1_BURSTSIZE = 0x0404;
60001cba:	492e      	ldr	r1, [pc, #184]	; (60001d74 <usb_init+0xd0>)
	CCM_CCGR6 |= CCM_CCGR6_USBOH3(CCM_CCGR_ON); // turn on clocks to USB peripheral
60001cbc:	f8d2 3080 	ldr.w	r3, [r2, #128]	; 0x80
	//printf("USB1_USBMODE=%08lX\n", USB1_USBMODE);

	// turn on PLL3, wait for 480 MHz lock?
	// turn on CCM clock gates?  CCGR6[CG0]
#if 1
	if ((USBPHY1_PWD & (USBPHY_PWD_RXPWDRX | USBPHY_PWD_RXPWDDIFF | USBPHY_PWD_RXPWD1PT1
60001cc0:	482d      	ldr	r0, [pc, #180]	; (60001d78 <usb_init+0xd4>)
	CCM_CCGR6 |= CCM_CCGR6_USBOH3(CCM_CCGR_ON); // turn on clocks to USB peripheral
60001cc2:	f043 0303 	orr.w	r3, r3, #3
60001cc6:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
	if ((USBPHY1_PWD & (USBPHY_PWD_RXPWDRX | USBPHY_PWD_RXPWDDIFF | USBPHY_PWD_RXPWD1PT1
60001cca:	4b2c      	ldr	r3, [pc, #176]	; (60001d7c <usb_init+0xd8>)
	USB1_BURSTSIZE = 0x0404;
60001ccc:	f8c1 4160 	str.w	r4, [r1, #352]	; 0x160
	if ((USBPHY1_PWD & (USBPHY_PWD_RXPWDRX | USBPHY_PWD_RXPWDDIFF | USBPHY_PWD_RXPWD1PT1
60001cd0:	6802      	ldr	r2, [r0, #0]
60001cd2:	421a      	tst	r2, r3
60001cd4:	d103      	bne.n	60001cde <usb_init+0x3a>
	  | USBPHY_PWD_RXPWDENV | USBPHY_PWD_TXPWDV2I | USBPHY_PWD_TXPWDIBIAS
	  | USBPHY_PWD_TXPWDFS)) || (USB1_USBMODE & USB_USBMODE_CM_MASK)) {
60001cd6:	f8d1 31a8 	ldr.w	r3, [r1, #424]	; 0x1a8
60001cda:	079a      	lsls	r2, r3, #30
60001cdc:	d01b      	beq.n	60001d16 <usb_init+0x72>
		// USB controller is turned on from previous use
		// reset needed to turn it off & start from clean slate
		USBPHY1_CTRL_SET = USBPHY_CTRL_SFTRST; // USBPHY1_CTRL page 3292
		USB1_USBCMD |= USB_USBCMD_RST; // reset controller
60001cde:	4a25      	ldr	r2, [pc, #148]	; (60001d74 <usb_init+0xd0>)
		USBPHY1_CTRL_SET = USBPHY_CTRL_SFTRST; // USBPHY1_CTRL page 3292
60001ce0:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
60001ce4:	4b24      	ldr	r3, [pc, #144]	; (60001d78 <usb_init+0xd4>)
60001ce6:	6359      	str	r1, [r3, #52]	; 0x34
		USB1_USBCMD |= USB_USBCMD_RST; // reset controller
60001ce8:	f8d2 3140 	ldr.w	r3, [r2, #320]	; 0x140
60001cec:	f043 0302 	orr.w	r3, r3, #2
60001cf0:	f8c2 3140 	str.w	r3, [r2, #320]	; 0x140
		int count=0;
		while (USB1_USBCMD & USB_USBCMD_RST) count++;
60001cf4:	f8d2 3140 	ldr.w	r3, [r2, #320]	; 0x140
60001cf8:	079b      	lsls	r3, r3, #30
60001cfa:	d4fb      	bmi.n	60001cf4 <usb_init+0x50>
		NVIC_CLEAR_PENDING(IRQ_USB1);
60001cfc:	f44f 3000 	mov.w	r0, #131072	; 0x20000
60001d00:	f04f 21e0 	mov.w	r1, #3758153728	; 0xe000e000
		USBPHY1_CTRL_CLR = USBPHY_CTRL_SFTRST; // reset PHY
60001d04:	4b1c      	ldr	r3, [pc, #112]	; (60001d78 <usb_init+0xd4>)
60001d06:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
		NVIC_CLEAR_PENDING(IRQ_USB1);
60001d0a:	f8c1 028c 	str.w	r0, [r1, #652]	; 0x28c
		//printf("USBPHY1_PWD=%08lX\n", USBPHY1_PWD);
		//printf("USBPHY1_TX=%08lX\n", USBPHY1_TX);
		//printf("USBPHY1_RX=%08lX\n", USBPHY1_RX);
		//printf("USBPHY1_CTRL=%08lX\n", USBPHY1_CTRL);
		//printf("USB1_USBMODE=%08lX\n", USB1_USBMODE);
		delay(25);
60001d0e:	2019      	movs	r0, #25
		USBPHY1_CTRL_CLR = USBPHY_CTRL_SFTRST; // reset PHY
60001d10:	639a      	str	r2, [r3, #56]	; 0x38
		delay(25);
60001d12:	f000 f8ad 	bl	60001e70 <__delay_veneer>
	// ENDPTFLUSH	pg 3247
	// ENDPTSTAT	pg 3247
	// ENDPTCOMPLETE   3248
	// ENDPTCTRL0	pg 3249

	USBPHY1_CTRL_CLR = USBPHY_CTRL_CLKGATE;
60001d16:	4a18      	ldr	r2, [pc, #96]	; (60001d78 <usb_init+0xd4>)
60001d18:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
	USBPHY1_PWD = 0;
	//printf("USBPHY1_PWD=%08lX\n", USBPHY1_PWD);
	//printf("USBPHY1_CTRL=%08lX\n", USBPHY1_CTRL);

	USB1_USBMODE = USB_USBMODE_CM(2) | USB_USBMODE_SLOM;
60001d1c:	4c15      	ldr	r4, [pc, #84]	; (60001d74 <usb_init+0xd0>)
	USBPHY1_PWD = 0;
60001d1e:	2100      	movs	r1, #0
	USBPHY1_CTRL_CLR = USBPHY_CTRL_CLKGATE;
60001d20:	6390      	str	r0, [r2, #56]	; 0x38
	USB1_USBMODE = USB_USBMODE_CM(2) | USB_USBMODE_SLOM;
60001d22:	200a      	movs	r0, #10
	memset(endpoint_queue_head, 0, sizeof(endpoint_queue_head));
60001d24:	4b16      	ldr	r3, [pc, #88]	; (60001d80 <usb_init+0xdc>)
	USBPHY1_PWD = 0;
60001d26:	6011      	str	r1, [r2, #0]
	memset(endpoint_queue_head, 0, sizeof(endpoint_queue_head));
60001d28:	f44f 7220 	mov.w	r2, #640	; 0x280
	USB1_USBMODE = USB_USBMODE_CM(2) | USB_USBMODE_SLOM;
60001d2c:	f8c4 01a8 	str.w	r0, [r4, #424]	; 0x1a8
	memset(endpoint_queue_head, 0, sizeof(endpoint_queue_head));
60001d30:	4618      	mov	r0, r3
60001d32:	f000 f8a1 	bl	60001e78 <__memset_veneer>
	endpoint_queue_head[0].config = (64 << 16) | (1 << 15);
	endpoint_queue_head[1].config = (64 << 16);
60001d36:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
	memset(endpoint_queue_head, 0, sizeof(endpoint_queue_head));
60001d3a:	4603      	mov	r3, r0
	endpoint_queue_head[0].config = (64 << 16) | (1 << 15);
60001d3c:	f44f 0081 	mov.w	r0, #4227072	; 0x408000
	USB1_ENDPOINTLISTADDR = (uint32_t)&endpoint_queue_head;
	//  Recommended: enable all device interrupts including: USBINT, USBERRINT,
	// Port Change Detect, USB Reset Received, DCSuspend.
	USB1_USBINTR = USB_USBINTR_UE | USB_USBINTR_UEE | /* USB_USBINTR_PCE | */
60001d40:	f240 1143 	movw	r1, #323	; 0x143
	endpoint_queue_head[0].config = (64 << 16) | (1 << 15);
60001d44:	6018      	str	r0, [r3, #0]
	USB1_ENDPOINTLISTADDR = (uint32_t)&endpoint_queue_head;
60001d46:	f8c4 3158 	str.w	r3, [r4, #344]	; 0x158
	endpoint_queue_head[1].config = (64 << 16);
60001d4a:	641a      	str	r2, [r3, #64]	; 0x40
60001d4c:	4b0d      	ldr	r3, [pc, #52]	; (60001d84 <usb_init+0xe0>)
60001d4e:	4a0e      	ldr	r2, [pc, #56]	; (60001d88 <usb_init+0xe4>)
	USB1_USBINTR = USB_USBINTR_UE | USB_USBINTR_UEE | /* USB_USBINTR_PCE | */
60001d50:	f8c4 1148 	str.w	r1, [r4, #328]	; 0x148
60001d54:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
		USB_USBINTR_URE | USB_USBINTR_SLE;
	//_VectorsRam[IRQ_USB1+16] = &usb_isr;
	attachInterruptVector(IRQ_USB1, &usb_isr);
	NVIC_ENABLE_IRQ(IRQ_USB1);
60001d58:	f04f 22e0 	mov.w	r2, #3758153728	; 0xe000e000
60001d5c:	f44f 3100 	mov.w	r1, #131072	; 0x20000
	//printf("USB1_ENDPTCTRL0=%08lX\n", USB1_ENDPTCTRL0);
	//printf("USB1_ENDPTCTRL1=%08lX\n", USB1_ENDPTCTRL1);
	//printf("USB1_ENDPTCTRL2=%08lX\n", USB1_ENDPTCTRL2);
	//printf("USB1_ENDPTCTRL3=%08lX\n", USB1_ENDPTCTRL3);
	USB1_USBCMD = USB_USBCMD_RS;
60001d60:	2301      	movs	r3, #1
	NVIC_ENABLE_IRQ(IRQ_USB1);
60001d62:	f8c2 110c 	str.w	r1, [r2, #268]	; 0x10c
	USB1_USBCMD = USB_USBCMD_RS;
60001d66:	f8c4 3140 	str.w	r3, [r4, #320]	; 0x140
	//transfer_log_head = 0;
	//transfer_log_count = 0;
	//USB1_PORTSC1 |= USB_PORTSC1_PFSC; // force 12 Mbit/sec
}
60001d6a:	bd10      	pop	{r4, pc}
60001d6c:	400d8000 	.word	0x400d8000
60001d70:	400fc000 	.word	0x400fc000
60001d74:	402e0000 	.word	0x402e0000
60001d78:	400d9000 	.word	0x400d9000
60001d7c:	001e1c00 	.word	0x001e1c00
60001d80:	20000000 	.word	0x20000000
60001d84:	20000c00 	.word	0x20000c00
60001d88:	00000799 	.word	0x00000799

60001d8c <_reboot_Teensyduino_>:


FLASHMEM __attribute__((noinline)) void _reboot_Teensyduino_(void)
{
60001d8c:	b508      	push	{r3, lr}
	if (!(HW_OCOTP_CFG5 & 0x02)) {
60001d8e:	4b0e      	ldr	r3, [pc, #56]	; (60001dc8 <_reboot_Teensyduino_+0x3c>)
60001d90:	6e1b      	ldr	r3, [r3, #96]	; 0x60
60001d92:	079b      	lsls	r3, r3, #30
60001d94:	d400      	bmi.n	60001d98 <_reboot_Teensyduino_+0xc>
		asm("bkpt #251"); // run bootloader
60001d96:	befb      	bkpt	0x00fb
	} else {
		__disable_irq(); // secure mode NXP ROM reboot
60001d98:	b672      	cpsid	i
		USB1_USBCMD = 0;
60001d9a:	4b0c      	ldr	r3, [pc, #48]	; (60001dcc <_reboot_Teensyduino_+0x40>)
60001d9c:	2000      	movs	r0, #0
		IOMUXC_GPR_GPR16 = 0x00200003;
60001d9e:	4a0c      	ldr	r2, [pc, #48]	; (60001dd0 <_reboot_Teensyduino_+0x44>)
		USB1_USBCMD = 0;
60001da0:	f8c3 0140 	str.w	r0, [r3, #320]	; 0x140
		// TODO: wipe all RAM for security
		__asm__ volatile("mov sp, %0" : : "r" (0x20201000) : );
60001da4:	f103 4360 	add.w	r3, r3, #3758096384	; 0xe0000000
		IOMUXC_GPR_GPR16 = 0x00200003;
60001da8:	490a      	ldr	r1, [pc, #40]	; (60001dd4 <_reboot_Teensyduino_+0x48>)
		__asm__ volatile("mov sp, %0" : : "r" (0x20201000) : );
60001daa:	f5a3 235f 	sub.w	r3, r3, #913408	; 0xdf000
		IOMUXC_GPR_GPR16 = 0x00200003;
60001dae:	6411      	str	r1, [r2, #64]	; 0x40
		__asm__ volatile("mov sp, %0" : : "r" (0x20201000) : );
60001db0:	469d      	mov	sp, r3
		__asm__ volatile("dsb":::"memory");
60001db2:	f3bf 8f4f 	dsb	sy
		volatile uint32_t * const p = (uint32_t *)0x20208000;
		*p = 0xEB120000;
		((void (*)(volatile void *))(*(uint32_t *)(*(uint32_t *)0x0020001C + 8)))(p);
60001db6:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
		*p = 0xEB120000;
60001dba:	4807      	ldr	r0, [pc, #28]	; (60001dd8 <_reboot_Teensyduino_+0x4c>)
60001dbc:	4a07      	ldr	r2, [pc, #28]	; (60001ddc <_reboot_Teensyduino_+0x50>)
		((void (*)(volatile void *))(*(uint32_t *)(*(uint32_t *)0x0020001C + 8)))(p);
60001dbe:	69db      	ldr	r3, [r3, #28]
		*p = 0xEB120000;
60001dc0:	6002      	str	r2, [r0, #0]
		((void (*)(volatile void *))(*(uint32_t *)(*(uint32_t *)0x0020001C + 8)))(p);
60001dc2:	689b      	ldr	r3, [r3, #8]
60001dc4:	4798      	blx	r3
	}
	__builtin_unreachable();
60001dc6:	bf00      	nop
60001dc8:	401f4400 	.word	0x401f4400
60001dcc:	402e0000 	.word	0x402e0000
60001dd0:	400ac000 	.word	0x400ac000
60001dd4:	00200003 	.word	0x00200003
60001dd8:	20208000 	.word	0x20208000
60001ddc:	eb120000 	.word	0xeb120000

60001de0 <analog_init>:
{
	uint32_t mode, avg=0;

	printf("analogInit\n");

	CCM_CCGR1 |= CCM_CCGR1_ADC1(CCM_CCGR_ON);
60001de0:	4b10      	ldr	r3, [pc, #64]	; (60001e24 <analog_init+0x44>)
		mode |= ADC_CFG_ADIV(0) | ADC_CFG_ADICLK(0); // use IPG
	}
#endif
	//ADC1
	ADC1_CFG = mode | ADC_CFG_ADHSC;
	ADC1_GC = avg | ADC_GC_CAL;		// begin cal
60001de2:	20a0      	movs	r0, #160	; 0xa0
	ADC1_CFG = mode | ADC_CFG_ADHSC;
60001de4:	4a10      	ldr	r2, [pc, #64]	; (60001e28 <analog_init+0x48>)
	CCM_CCGR1 |= CCM_CCGR1_ADC1(CCM_CCGR_ON);
60001de6:	6ed9      	ldr	r1, [r3, #108]	; 0x6c
60001de8:	f441 3140 	orr.w	r1, r1, #196608	; 0x30000
{
60001dec:	b410      	push	{r4}
	CCM_CCGR1 |= CCM_CCGR1_ADC1(CCM_CCGR_ON);
60001dee:	66d9      	str	r1, [r3, #108]	; 0x6c
	ADC1_CFG = mode | ADC_CFG_ADHSC;
60001df0:	f240 6437 	movw	r4, #1591	; 0x637
	CCM_CCGR1 |= CCM_CCGR1_ADC2(CCM_CCGR_ON);
60001df4:	6ed9      	ldr	r1, [r3, #108]	; 0x6c
60001df6:	f441 7140 	orr.w	r1, r1, #768	; 0x300
60001dfa:	66d9      	str	r1, [r3, #108]	; 0x6c
	ADC1_CFG = mode | ADC_CFG_ADHSC;
60001dfc:	6454      	str	r4, [r2, #68]	; 0x44
	ADC1_GC = avg | ADC_GC_CAL;		// begin cal
60001dfe:	6490      	str	r0, [r2, #72]	; 0x48
	calibrating = 1;
	while (ADC1_GC & ADC_GC_CAL) {
60001e00:	6c93      	ldr	r3, [r2, #72]	; 0x48
60001e02:	061b      	lsls	r3, r3, #24
60001e04:	d4fc      	bmi.n	60001e00 <analog_init+0x20>
		//yield();
	}
	calibrating = 0;
	//ADC2
	ADC2_CFG = mode | ADC_CFG_ADHSC;
60001e06:	4a09      	ldr	r2, [pc, #36]	; (60001e2c <analog_init+0x4c>)
60001e08:	f240 6137 	movw	r1, #1591	; 0x637
	ADC2_GC = avg | ADC_GC_CAL;		// begin cal
60001e0c:	23a0      	movs	r3, #160	; 0xa0
	ADC2_CFG = mode | ADC_CFG_ADHSC;
60001e0e:	6451      	str	r1, [r2, #68]	; 0x44
	ADC2_GC = avg | ADC_GC_CAL;		// begin cal
60001e10:	6493      	str	r3, [r2, #72]	; 0x48
	calibrating = 1;
	while (ADC2_GC & ADC_GC_CAL) {
60001e12:	6c93      	ldr	r3, [r2, #72]	; 0x48
60001e14:	f013 0380 	ands.w	r3, r3, #128	; 0x80
60001e18:	d1fb      	bne.n	60001e12 <analog_init+0x32>
		//yield();
	}
	calibrating = 0;
60001e1a:	4a05      	ldr	r2, [pc, #20]	; (60001e30 <analog_init+0x50>)
60001e1c:	7013      	strb	r3, [r2, #0]
}
60001e1e:	f85d 4b04 	ldr.w	r4, [sp], #4
60001e22:	4770      	bx	lr
60001e24:	400fc000 	.word	0x400fc000
60001e28:	400c4000 	.word	0x400c4000
60001e2c:	400c8000 	.word	0x400c8000
60001e30:	2000129d 	.word	0x2000129d

60001e34 <_init>:
60001e34:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
60001e36:	bf00      	nop
60001e38:	bcf8      	pop	{r3, r4, r5, r6, r7}
60001e3a:	bc08      	pop	{r3}
60001e3c:	469e      	mov	lr, r3
60001e3e:	4770      	bx	lr

60001e40 <__pwm_init_veneer>:
60001e40:	f85f f000 	ldr.w	pc, [pc]	; 60001e44 <__pwm_init_veneer+0x4>
60001e44:	00001b81 	.word	0x00001b81

60001e48 <____libc_init_array_veneer>:
60001e48:	f85f f000 	ldr.w	pc, [pc]	; 60001e4c <____libc_init_array_veneer+0x4>
60001e4c:	00001e19 	.word	0x00001e19

60001e50 <__sm_set_pool_veneer>:
60001e50:	f85f f000 	ldr.w	pc, [pc]	; 60001e54 <__sm_set_pool_veneer+0x4>
60001e54:	00001ce5 	.word	0x00001ce5

60001e58 <__set_arm_clock_veneer>:
60001e58:	f85f f000 	ldr.w	pc, [pc]	; 60001e5c <__set_arm_clock_veneer+0x4>
60001e5c:	00001815 	.word	0x00001815

60001e60 <__usb_init_serialnumber_veneer>:
60001e60:	f85f f000 	ldr.w	pc, [pc]	; 60001e64 <__usb_init_serialnumber_veneer+0x4>
60001e64:	00000f09 	.word	0x00000f09

60001e68 <__main_veneer>:
60001e68:	f85f f000 	ldr.w	pc, [pc]	; 60001e6c <__main_veneer+0x4>
60001e6c:	0000027d 	.word	0x0000027d

60001e70 <__delay_veneer>:
60001e70:	f85f f000 	ldr.w	pc, [pc]	; 60001e74 <__delay_veneer+0x4>
60001e74:	00000141 	.word	0x00000141

60001e78 <__memset_veneer>:
60001e78:	f85f f000 	ldr.w	pc, [pc]	; 60001e7c <__memset_veneer+0x4>
60001e7c:	00001d69 	.word	0x00001d69

60001e80 <__frame_dummy_init_array_entry>:
60001e80:	00000045                                E...

Disassembly of section .text.itcm:

00000000 <_stext>:
	...

00000020 <register_tm_clones>:
{
        char *prev = __brkval;
        if (incr != 0) {
                if (prev + incr > (char *)&_heap_end) {
                        errno = ENOMEM;
                        return (void *)-1;
      20:	4805      	ldr	r0, [pc, #20]	; (38 <_teensy_model_identifier+0x13>)
      22:	4b06      	ldr	r3, [pc, #24]	; (3c <_teensy_model_identifier+0x17>)
                        errno = ENOMEM;
      24:	1a1b      	subs	r3, r3, r0
                }
                __brkval = prev + incr;
        }
        return prev;
}
      26:	0fd9      	lsrs	r1, r3, #31
      28:	eb01 01a3 	add.w	r1, r1, r3, asr #2
      2c:	1049      	asrs	r1, r1, #1
      2e:	d002      	beq.n	36 <_teensy_model_identifier+0x11>
      30:	4b03      	ldr	r3, [pc, #12]	; (40 <_teensy_model_identifier+0x1b>)
      32:	b103      	cbz	r3, 36 <_teensy_model_identifier+0x11>
	// set the SRTC
	SNVS_LPSRTCLR = t << 15;
	SNVS_LPSRTCMR = t >> 17;
	// start the SRTC
	SNVS_LPCR |= SNVS_LPCR_SRTC_ENV;
	while (!(SNVS_LPCR & SNVS_LPCR_SRTC_ENV)); // wait
      34:	4718      	bx	r3
      36:	4770      	bx	lr
	// start the RTC and sync it to the SRTC
	SNVS_HPCR |= SNVS_HPCR_RTC_EN | SNVS_HPCR_HP_TS;
      38:	20000ec0 	.word	0x20000ec0
      3c:	20000ec0 	.word	0x20000ec0
}
      40:	00000000 	.word	0x00000000

00000044 <frame_dummy>:
      44:	b508      	push	{r3, lr}
      46:	4b05      	ldr	r3, [pc, #20]	; (5c <frame_dummy+0x18>)
		return 0;
	}

	if (!new_pool || !new_pool_size) {
		if (smalloc_verify_pool(spool)) {
			if (spool->do_zero) memset(spool->pool, 0, spool->pool_size);
      48:	b11b      	cbz	r3, 52 <frame_dummy+0xe>
      4a:	4905      	ldr	r1, [pc, #20]	; (60 <frame_dummy+0x1c>)
      4c:	4805      	ldr	r0, [pc, #20]	; (64 <frame_dummy+0x20>)
      4e:	f3af 8000 	nop.w
	uint32_t ccdelta = cyccnt - scc;
	uint32_t frac = ((uint64_t)ccdelta * scale_cpu_cycles_to_microseconds) >> 32;
	if (frac > 1000) frac = 1000;
	uint32_t usec = 1000*smc + frac;
	return usec;
}
      52:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
{
	if (mult < 1 || mult > 3) return;
	uint32_t config = (packet_size << 16) | (mult << 30);
	if (ep < 2 || ep > NUM_ENDPOINTS) return;
	usb_endpoint_config(endpoint_queue_head + ep * 2 + 1, config, cb);
	if (cb) endpointN_notify_mask |= (1 << (ep + 16));
      56:	f7ff bfe3 	b.w	20 <register_tm_clones>
      5a:	bf00      	nop
      5c:	00000000 	.word	0x00000000
}
      60:	20001210 	.word	0x20001210
      64:	60005c00 	.word	0x60005c00

00000068 <setup>:
#include <Arduino.h>
const int buttonPin = 2;  // The pin the button is connected to
const int ledPin = 13;    // The built-in LED on the Teensy 4.1

void setup() {
      68:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	// is always initialized early during startup.  The baud rate setting
	// is not used.  Communication occurs at USB native speed.  For
	// compatibility with Arduino code, Serial.begin waits up to 2 seconds
	// for your PC to open the virtual serial port.
        void begin(long baud_unused __attribute__((unused))) {
		uint32_t millis_begin = systick_millis_count;
      6c:	4d15      	ldr	r5, [pc, #84]	; (c4 <setup+0x5c>)
				// Wait up to 2 seconds for Arduino Serial Monitor
				if (elapsed > 2000) break;
			} else {
				// But wait only 3/4 second if there is no sign the
				// USB host has begun the USB enumeration process.
				if (elapsed > 750) break;
      6e:	f240 28ee 	movw	r8, #750	; 0x2ee
      72:	4c15      	ldr	r4, [pc, #84]	; (c8 <setup+0x60>)
	// Testing Serial as a boolean indicates whether USB is active and a program
	// running on your PC has raised the DTR signal, which typically means it has
	// opened the port and is ready to communicate.
        operator bool() {
		yield();
		return usb_configuration && (usb_cdc_line_rtsdtr & USB_SERIAL_DTR) &&
      74:	4f15      	ldr	r7, [pc, #84]	; (cc <setup+0x64>)
		((uint32_t)(systick_millis_count - usb_cdc_line_rtsdtr_millis) >= 15);
      76:	f8df 9058 	ldr.w	r9, [pc, #88]	; d0 <setup+0x68>
		uint32_t millis_begin = systick_millis_count;
      7a:	682e      	ldr	r6, [r5, #0]
		yield();
      7c:	f001 fb2a 	bl	16d4 <yield>
		return usb_configuration && (usb_cdc_line_rtsdtr & USB_SERIAL_DTR) &&
      80:	7823      	ldrb	r3, [r4, #0]
      82:	b193      	cbz	r3, aa <setup+0x42>
      84:	783b      	ldrb	r3, [r7, #0]
      86:	07db      	lsls	r3, r3, #31
      88:	d50f      	bpl.n	aa <setup+0x42>
		((uint32_t)(systick_millis_count - usb_cdc_line_rtsdtr_millis) >= 15);
      8a:	682b      	ldr	r3, [r5, #0]
      8c:	f8d9 2000 	ldr.w	r2, [r9]
      90:	1a9b      	subs	r3, r3, r2
		return usb_configuration && (usb_cdc_line_rtsdtr & USB_SERIAL_DTR) &&
      92:	2b0e      	cmp	r3, #14
      94:	d909      	bls.n	aa <setup+0x42>
  Serial.begin(9600);
  
  // ACTIVATES the internal resistor (High Power comes from inside)
  pinMode(buttonPin, INPUT_PULLUP); 
      96:	2102      	movs	r1, #2
      98:	4608      	mov	r0, r1
      9a:	f000 f8b7 	bl	20c <pinMode>
  
  pinMode(ledPin, OUTPUT);
      9e:	2101      	movs	r1, #1
      a0:	200d      	movs	r0, #13
}
      a2:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  pinMode(ledPin, OUTPUT);
      a6:	f000 b8b1 	b.w	20c <pinMode>
			uint32_t elapsed = systick_millis_count - millis_begin;
      aa:	682b      	ldr	r3, [r5, #0]
			if (usb_configuration) {
      ac:	7822      	ldrb	r2, [r4, #0]
			uint32_t elapsed = systick_millis_count - millis_begin;
      ae:	1b9b      	subs	r3, r3, r6
			if (usb_configuration) {
      b0:	b12a      	cbz	r2, be <setup+0x56>
				if (elapsed > 2000) break;
      b2:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
      b6:	d8ee      	bhi.n	96 <setup+0x2e>
			yield();
      b8:	f001 fb0c 	bl	16d4 <yield>
      bc:	e7de      	b.n	7c <setup+0x14>
				if (elapsed > 750) break;
      be:	4543      	cmp	r3, r8
      c0:	d9fa      	bls.n	b8 <setup+0x50>
      c2:	e7e8      	b.n	96 <setup+0x2e>
      c4:	20001278 	.word	0x20001278
      c8:	200012a6 	.word	0x200012a6
      cc:	200012a5 	.word	0x200012a5
      d0:	20001288 	.word	0x20001288

000000d4 <loop>:

void loop() {
      d4:	b508      	push	{r3, lr}
  // Read the button state
  int buttonState = digitalRead(buttonPin);
      d6:	2002      	movs	r0, #2
      d8:	f000 f886 	bl	1e8 <digitalRead>

  // If the button reads LOW, that means it is PRESSED
  if (buttonState == LOW) {
      dc:	b958      	cbnz	r0, f6 <loop+0x22>
        virtual size_t write(const uint8_t *buffer, size_t size) { return usb_serial_write(buffer, size); }
      de:	2112      	movs	r1, #18
      e0:	480b      	ldr	r0, [pc, #44]	; (110 <loop+0x3c>)
      e2:	f001 fa79 	bl	15d8 <usb_serial_write>
	// Print a string and newline
	size_t println(const String &s)			{ return print(s) + println(); }
	// Print a single character and newline
	size_t println(char c)				{ return print(c) + println(); }
	// Print a string and newline
	size_t println(const char s[])			{ return print(s) + println(); }
      e6:	480b      	ldr	r0, [pc, #44]	; (114 <loop+0x40>)
      e8:	f000 f81c 	bl	124 <Print::println()>
  else {
    // digitalWrite(ledPin, LOW);  // Turn the orange light OFF
    Serial.println("Not touched / Pressed!");
  }
  
  delay(50); // Small delay to clean up the signal
      ec:	2032      	movs	r0, #50	; 0x32
}
      ee:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  delay(50); // Small delay to clean up the signal
      f2:	f000 b825 	b.w	140 <delay>
      f6:	2116      	movs	r1, #22
      f8:	4807      	ldr	r0, [pc, #28]	; (118 <loop+0x44>)
      fa:	f001 fa6d 	bl	15d8 <usb_serial_write>
      fe:	4805      	ldr	r0, [pc, #20]	; (114 <loop+0x40>)
     100:	f000 f810 	bl	124 <Print::println()>
     104:	2032      	movs	r0, #50	; 0x32
}
     106:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  delay(50); // Small delay to clean up the signal
     10a:	f000 b819 	b.w	140 <delay>
     10e:	bf00      	nop
     110:	20000618 	.word	0x20000618
     114:	200007f0 	.word	0x200007f0
     118:	2000062c 	.word	0x2000062c

0000011c <usb_serial_class::write(unsigned char)>:
        virtual size_t write(uint8_t c) { return usb_serial_putchar(c); }
     11c:	4608      	mov	r0, r1
     11e:	f001 ba45 	b.w	15ac <usb_serial_putchar>
void digitalWrite(uint8_t pin, uint8_t val)
{
	const struct digital_pin_bitband_and_config_table_struct *p;
	uint32_t pinmode, mask;

	if (pin >= CORE_NUM_DIGITAL) return;
     122:	bf00      	nop

00000124 <Print::println()>:
	p = digital_pin_to_info_PGM + pin;
	pinmode = *(p->reg + 1);
     124:	b500      	push	{lr}
	mask = p->mask;
     126:	6803      	ldr	r3, [r0, #0]
	pinmode = *(p->reg + 1);
     128:	b083      	sub	sp, #12
	if (pinmode & mask) {
     12a:	f640 2c0d 	movw	ip, #2573	; 0xa0d
		}
	} else {
		// pin is configured for input mode
		// value controls PULLUP/PULLDOWN resistors
		if (val) {
			*(p->pad) = IOMUXC_PAD_DSE(7) | IOMUXC_PAD_PKE | IOMUXC_PAD_PUE | IOMUXC_PAD_PUS(3) | IOMUXC_PAD_HYS;
     12e:	2202      	movs	r2, #2
     130:	a901      	add	r1, sp, #4
	pinmode = *(p->reg + 1);
     132:	685b      	ldr	r3, [r3, #4]
	mask = p->mask;
     134:	f8ad c004 	strh.w	ip, [sp, #4]
	if (pinmode & mask) {
     138:	4798      	blx	r3
		} else {
			*(p->pad) = IOMUXC_PAD_DSE(7) | IOMUXC_PAD_PKE | IOMUXC_PAD_PUE | IOMUXC_PAD_PUS(0) | IOMUXC_PAD_HYS;
     13a:	b003      	add	sp, #12
     13c:	f85d fb04 	ldr.w	pc, [sp], #4

00000140 <delay>:
	if (msec == 0) return;
     140:	b900      	cbnz	r0, 144 <delay+0x4>
     142:	4770      	bx	lr
{
     144:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, [%1]" : "=&r" (result) : "r" (addr), "r" (value) );
     148:	2101      	movs	r1, #1
     14a:	4681      	mov	r9, r0
     14c:	4c21      	ldr	r4, [pc, #132]	; (1d4 <delay+0x94>)
     14e:	4d22      	ldr	r5, [pc, #136]	; (1d8 <delay+0x98>)
     150:	4e22      	ldr	r6, [pc, #136]	; (1dc <delay+0x9c>)
   __ASM volatile ("ldrex %0, [%1]" : "=r" (result) : "r" (addr) );
     152:	e854 3f00 	ldrex	r3, [r4]
		smc = systick_millis_count;
     156:	682a      	ldr	r2, [r5, #0]
		scc = systick_cycle_count;
     158:	6830      	ldr	r0, [r6, #0]
   __ASM volatile ("strex %0, %2, [%1]" : "=&r" (result) : "r" (addr), "r" (value) );
     15a:	e844 1300 	strex	r3, r1, [r4]
	} while ( __STREXW(1, &systick_safe_read));
     15e:	2b00      	cmp	r3, #0
     160:	d1f7      	bne.n	152 <delay+0x12>
	uint32_t cyccnt = ARM_DWT_CYCCNT;
     162:	491f      	ldr	r1, [pc, #124]	; (1e0 <delay+0xa0>)
     164:	684b      	ldr	r3, [r1, #4]
	uint32_t usec = 1000*smc + frac;
     166:	f44f 7b7a 	mov.w	fp, #1000	; 0x3e8
	uint32_t frac = ((uint64_t)ccdelta * scale_cpu_cycles_to_microseconds) >> 32;
     16a:	f8df a078 	ldr.w	sl, [pc, #120]	; 1e4 <delay+0xa4>
	uint32_t ccdelta = cyccnt - scc;
     16e:	1a1b      	subs	r3, r3, r0
     170:	2701      	movs	r7, #1
	uint32_t usec = 1000*smc + frac;
     172:	fb0b f802 	mul.w	r8, fp, r2
	uint32_t frac = ((uint64_t)ccdelta * scale_cpu_cycles_to_microseconds) >> 32;
     176:	f8da 2000 	ldr.w	r2, [sl]
     17a:	fba3 3202 	umull	r3, r2, r3, r2
	uint32_t usec = 1000*smc + frac;
     17e:	455a      	cmp	r2, fp
     180:	bf94      	ite	ls
     182:	4490      	addls	r8, r2
     184:	44d8      	addhi	r8, fp
   __ASM volatile ("ldrex %0, [%1]" : "=r" (result) : "r" (addr) );
     186:	e854 3f00 	ldrex	r3, [r4]
		smc = systick_millis_count;
     18a:	682a      	ldr	r2, [r5, #0]
		scc = systick_cycle_count;
     18c:	6830      	ldr	r0, [r6, #0]
   __ASM volatile ("strex %0, %2, [%1]" : "=&r" (result) : "r" (addr), "r" (value) );
     18e:	e844 7300 	strex	r3, r7, [r4]
	} while ( __STREXW(1, &systick_safe_read));
     192:	2b00      	cmp	r3, #0
     194:	d1f7      	bne.n	186 <delay+0x46>
	uint32_t cyccnt = ARM_DWT_CYCCNT;
     196:	684b      	ldr	r3, [r1, #4]
	uint32_t frac = ((uint64_t)ccdelta * scale_cpu_cycles_to_microseconds) >> 32;
     198:	f8da c000 	ldr.w	ip, [sl]
	uint32_t ccdelta = cyccnt - scc;
     19c:	1a1b      	subs	r3, r3, r0
	uint32_t usec = 1000*smc + frac;
     19e:	fb0b f202 	mul.w	r2, fp, r2
	uint32_t frac = ((uint64_t)ccdelta * scale_cpu_cycles_to_microseconds) >> 32;
     1a2:	fba3 3c0c 	umull	r3, ip, r3, ip
	uint32_t usec = 1000*smc + frac;
     1a6:	f5bc 7f7a 	cmp.w	ip, #1000	; 0x3e8
     1aa:	bf94      	ite	ls
     1ac:	4462      	addls	r2, ip
     1ae:	f502 727a 	addhi.w	r2, r2, #1000	; 0x3e8
		while ((micros() - start) >= 1000) {
     1b2:	eba2 0208 	sub.w	r2, r2, r8
     1b6:	f5b2 7f7a 	cmp.w	r2, #1000	; 0x3e8
     1ba:	d306      	bcc.n	1ca <delay+0x8a>
			if (--msec == 0) return;
     1bc:	f1b9 0901 	subs.w	r9, r9, #1
			start += 1000;
     1c0:	f508 787a 	add.w	r8, r8, #1000	; 0x3e8
			if (--msec == 0) return;
     1c4:	d1df      	bne.n	186 <delay+0x46>
}
     1c6:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
		yield();
     1ca:	f001 fa83 	bl	16d4 <yield>
		while ((micros() - start) >= 1000) {
     1ce:	4904      	ldr	r1, [pc, #16]	; (1e0 <delay+0xa0>)
     1d0:	e7d9      	b.n	186 <delay+0x46>
     1d2:	bf00      	nop
     1d4:	2000127c 	.word	0x2000127c
     1d8:	20001278 	.word	0x20001278
     1dc:	20001274 	.word	0x20001274
     1e0:	e0001000 	.word	0xe0001000
     1e4:	20001270 	.word	0x20001270

000001e8 <digitalRead>:

uint8_t digitalRead(uint8_t pin)
{
	const struct digital_pin_bitband_and_config_table_struct *p;

	if (pin >= CORE_NUM_DIGITAL) return 0;
     1e8:	2836      	cmp	r0, #54	; 0x36
     1ea:	d80b      	bhi.n	204 <digitalRead+0x1c>
	p = digital_pin_to_info_PGM + pin;
     1ec:	4b06      	ldr	r3, [pc, #24]	; (208 <digitalRead+0x20>)
     1ee:	0102      	lsls	r2, r0, #4
     1f0:	eb03 1000 	add.w	r0, r3, r0, lsl #4
	return (*(p->reg + 2) & p->mask) ? 1 : 0;
     1f4:	589a      	ldr	r2, [r3, r2]
     1f6:	68c3      	ldr	r3, [r0, #12]
     1f8:	6892      	ldr	r2, [r2, #8]
     1fa:	421a      	tst	r2, r3
     1fc:	bf14      	ite	ne
     1fe:	2001      	movne	r0, #1
     200:	2000      	moveq	r0, #0
     202:	4770      	bx	lr
	if (pin >= CORE_NUM_DIGITAL) return 0;
     204:	2000      	movs	r0, #0
}
     206:	4770      	bx	lr
     208:	200002a8 	.word	0x200002a8

0000020c <pinMode>:

void pinMode(uint8_t pin, uint8_t mode)
{
	const struct digital_pin_bitband_and_config_table_struct *p;

	if (pin >= CORE_NUM_DIGITAL) return;
     20c:	2836      	cmp	r0, #54	; 0x36
     20e:	d829      	bhi.n	264 <pinMode+0x58>
	p = digital_pin_to_info_PGM + pin;
     210:	4b16      	ldr	r3, [pc, #88]	; (26c <pinMode+0x60>)
     212:	0102      	lsls	r2, r0, #4
	if (mode == OUTPUT || mode == OUTPUT_OPENDRAIN) {
     214:	2901      	cmp	r1, #1
	p = digital_pin_to_info_PGM + pin;
     216:	eb03 1000 	add.w	r0, r3, r0, lsl #4
			*(p->pad) = IOMUXC_PAD_DSE(7);
		} else { // OUTPUT_OPENDRAIN
			*(p->pad) = IOMUXC_PAD_DSE(7) | IOMUXC_PAD_ODE;
		}
	} else {
		*(p->reg + 1) &= ~(p->mask); // TODO: atomic
     21a:	589a      	ldr	r2, [r3, r2]
{
     21c:	b410      	push	{r4}
		*(p->reg + 1) &= ~(p->mask); // TODO: atomic
     21e:	6853      	ldr	r3, [r2, #4]
     220:	68c4      	ldr	r4, [r0, #12]
	if (mode == OUTPUT || mode == OUTPUT_OPENDRAIN) {
     222:	d00e      	beq.n	242 <pinMode+0x36>
     224:	2904      	cmp	r1, #4
     226:	d00c      	beq.n	242 <pinMode+0x36>
		*(p->reg + 1) &= ~(p->mask); // TODO: atomic
     228:	ea23 0304 	bic.w	r3, r3, r4
     22c:	6053      	str	r3, [r2, #4]
		if (mode == INPUT) {
			*(p->pad) = IOMUXC_PAD_DSE(7);
     22e:	6883      	ldr	r3, [r0, #8]
		if (mode == INPUT) {
     230:	b1a9      	cbz	r1, 25e <pinMode+0x52>
		} else if (mode == INPUT_PULLUP) {
     232:	2902      	cmp	r1, #2
     234:	d017      	beq.n	266 <pinMode+0x5a>
			*(p->pad) = IOMUXC_PAD_DSE(7) | IOMUXC_PAD_PKE | IOMUXC_PAD_PUE | IOMUXC_PAD_PUS(3) | IOMUXC_PAD_HYS;
		} else if (mode == INPUT_PULLDOWN) {
     236:	2903      	cmp	r1, #3
			*(p->pad) = IOMUXC_PAD_DSE(7) | IOMUXC_PAD_PKE | IOMUXC_PAD_PUE | IOMUXC_PAD_PUS(0) | IOMUXC_PAD_HYS;
     238:	bf0c      	ite	eq
     23a:	4a0d      	ldreq	r2, [pc, #52]	; (270 <pinMode+0x64>)
		} else { // INPUT_DISABLE
			*(p->pad) = IOMUXC_PAD_DSE(7) | IOMUXC_PAD_HYS;
     23c:	4a0d      	ldrne	r2, [pc, #52]	; (274 <pinMode+0x68>)
     23e:	601a      	str	r2, [r3, #0]
     240:	e007      	b.n	252 <pinMode+0x46>
		*(p->reg + 1) |= p->mask; // TODO: atomic
     242:	4323      	orrs	r3, r4
		if (mode == OUTPUT) {
     244:	2901      	cmp	r1, #1
		*(p->reg + 1) |= p->mask; // TODO: atomic
     246:	6053      	str	r3, [r2, #4]
			*(p->pad) = IOMUXC_PAD_DSE(7);
     248:	6883      	ldr	r3, [r0, #8]
		if (mode == OUTPUT) {
     24a:	d008      	beq.n	25e <pinMode+0x52>
			*(p->pad) = IOMUXC_PAD_DSE(7) | IOMUXC_PAD_ODE;
     24c:	f640 0238 	movw	r2, #2104	; 0x838
     250:	601a      	str	r2, [r3, #0]
		}
	}
	*(p->mux) = 5 | 0x10;
     252:	6843      	ldr	r3, [r0, #4]
     254:	2215      	movs	r2, #21
}
     256:	f85d 4b04 	ldr.w	r4, [sp], #4
	*(p->mux) = 5 | 0x10;
     25a:	601a      	str	r2, [r3, #0]
}
     25c:	4770      	bx	lr
			*(p->pad) = IOMUXC_PAD_DSE(7);
     25e:	2238      	movs	r2, #56	; 0x38
     260:	601a      	str	r2, [r3, #0]
     262:	e7f6      	b.n	252 <pinMode+0x46>
     264:	4770      	bx	lr
			*(p->pad) = IOMUXC_PAD_DSE(7) | IOMUXC_PAD_PKE | IOMUXC_PAD_PUE | IOMUXC_PAD_PUS(3) | IOMUXC_PAD_HYS;
     266:	4a04      	ldr	r2, [pc, #16]	; (278 <pinMode+0x6c>)
     268:	601a      	str	r2, [r3, #0]
     26a:	e7f2      	b.n	252 <pinMode+0x46>
     26c:	200002a8 	.word	0x200002a8
     270:	00013038 	.word	0x00013038
     274:	00010038 	.word	0x00010038
     278:	0001f038 	.word	0x0001f038

0000027c <main>:
 */

#include <Arduino.h>

extern "C" int main(void)
{
     27c:	b508      	push	{r3, lr}
	}


#else
	// Arduino's main() function just calls setup() and loop()....
	setup();
     27e:	f7ff fef3 	bl	68 <setup>
	while (1) {
		loop();
     282:	f7ff ff27 	bl	d4 <loop>
		yield();
     286:	f001 fa25 	bl	16d4 <yield>
	while (1) {
     28a:	e7fa      	b.n	282 <main+0x6>

0000028c <memcpy>:
	@ r1: src
	@ r2: len
#ifdef __ARM_FEATURE_UNALIGNED
	/* In case of UNALIGNED access supported, ip is not used in
	   function body.  */
	mov	ip, r0
     28c:	4684      	mov	ip, r0
#else
	push	{r0}
#endif
	orr	r3, r1, r0
     28e:	ea41 0300 	orr.w	r3, r1, r0
	ands	r3, r3, #3
     292:	f013 0303 	ands.w	r3, r3, #3
	bne	.Lmisaligned_copy
     296:	d16d      	bne.n	374 <memcpy+0xe8>

.Lbig_block:
	subs	r2, __OPT_BIG_BLOCK_SIZE
     298:	3a40      	subs	r2, #64	; 0x40
	blo	.Lmid_block
     29a:	d341      	bcc.n	320 <memcpy+0x94>
.Lbig_block_loop:
	BEGIN_UNROLL_BIG_BLOCK
#ifdef __ARM_ARCH_7EM__
	ldr	r3, [r1], #4
	str	r3, [r0], #4
	END_UNROLL
     29c:	f851 3b04 	ldr.w	r3, [r1], #4
     2a0:	f840 3b04 	str.w	r3, [r0], #4
     2a4:	f851 3b04 	ldr.w	r3, [r1], #4
     2a8:	f840 3b04 	str.w	r3, [r0], #4
     2ac:	f851 3b04 	ldr.w	r3, [r1], #4
     2b0:	f840 3b04 	str.w	r3, [r0], #4
     2b4:	f851 3b04 	ldr.w	r3, [r1], #4
     2b8:	f840 3b04 	str.w	r3, [r0], #4
     2bc:	f851 3b04 	ldr.w	r3, [r1], #4
     2c0:	f840 3b04 	str.w	r3, [r0], #4
     2c4:	f851 3b04 	ldr.w	r3, [r1], #4
     2c8:	f840 3b04 	str.w	r3, [r0], #4
     2cc:	f851 3b04 	ldr.w	r3, [r1], #4
     2d0:	f840 3b04 	str.w	r3, [r0], #4
     2d4:	f851 3b04 	ldr.w	r3, [r1], #4
     2d8:	f840 3b04 	str.w	r3, [r0], #4
     2dc:	f851 3b04 	ldr.w	r3, [r1], #4
     2e0:	f840 3b04 	str.w	r3, [r0], #4
     2e4:	f851 3b04 	ldr.w	r3, [r1], #4
     2e8:	f840 3b04 	str.w	r3, [r0], #4
     2ec:	f851 3b04 	ldr.w	r3, [r1], #4
     2f0:	f840 3b04 	str.w	r3, [r0], #4
     2f4:	f851 3b04 	ldr.w	r3, [r1], #4
     2f8:	f840 3b04 	str.w	r3, [r0], #4
     2fc:	f851 3b04 	ldr.w	r3, [r1], #4
     300:	f840 3b04 	str.w	r3, [r0], #4
     304:	f851 3b04 	ldr.w	r3, [r1], #4
     308:	f840 3b04 	str.w	r3, [r0], #4
     30c:	f851 3b04 	ldr.w	r3, [r1], #4
     310:	f840 3b04 	str.w	r3, [r0], #4
     314:	f851 3b04 	ldr.w	r3, [r1], #4
     318:	f840 3b04 	str.w	r3, [r0], #4
	str	r3, [r0, \offset]
	END_UNROLL
	adds	r0, __OPT_BIG_BLOCK_SIZE
	adds	r1, __OPT_BIG_BLOCK_SIZE
#endif
	subs	r2, __OPT_BIG_BLOCK_SIZE
     31c:	3a40      	subs	r2, #64	; 0x40
	bhs .Lbig_block_loop
     31e:	d2bd      	bcs.n	29c <memcpy+0x10>

.Lmid_block:
	adds	r2, __OPT_BIG_BLOCK_SIZE - __OPT_MID_BLOCK_SIZE
     320:	3230      	adds	r2, #48	; 0x30
	blo	.Lcopy_word_by_word
     322:	d311      	bcc.n	348 <memcpy+0xbc>
.Lmid_block_loop:
	BEGIN_UNROLL_MID_BLOCK
#ifdef __ARM_ARCH_7EM__
	ldr	r3, [r1], #4
	str	r3, [r0], #4
	END_UNROLL
     324:	f851 3b04 	ldr.w	r3, [r1], #4
     328:	f840 3b04 	str.w	r3, [r0], #4
     32c:	f851 3b04 	ldr.w	r3, [r1], #4
     330:	f840 3b04 	str.w	r3, [r0], #4
     334:	f851 3b04 	ldr.w	r3, [r1], #4
     338:	f840 3b04 	str.w	r3, [r0], #4
     33c:	f851 3b04 	ldr.w	r3, [r1], #4
     340:	f840 3b04 	str.w	r3, [r0], #4
	str	r3, [r0, \offset]
	END_UNROLL
	adds    r0, __OPT_MID_BLOCK_SIZE
	adds    r1, __OPT_MID_BLOCK_SIZE
#endif
	subs	r2, __OPT_MID_BLOCK_SIZE
     344:	3a10      	subs	r2, #16
	bhs	.Lmid_block_loop
     346:	d2ed      	bcs.n	324 <memcpy+0x98>

.Lcopy_word_by_word:
	adds	r2, __OPT_MID_BLOCK_SIZE - 4
     348:	320c      	adds	r2, #12
	blo	.Lcopy_less_than_4
     34a:	d305      	bcc.n	358 <memcpy+0xcc>

	/* Kernel loop for small block copy */
	.align 2
.Lcopy_word_by_word_loop:
	ldr	r3, [r1], #4
     34c:	f851 3b04 	ldr.w	r3, [r1], #4
	str	r3, [r0], #4
     350:	f840 3b04 	str.w	r3, [r0], #4
	subs	r2, #4
     354:	3a04      	subs	r2, #4
	bhs	.Lcopy_word_by_word_loop
     356:	d2f9      	bcs.n	34c <memcpy+0xc0>

.Lcopy_less_than_4:
	adds	r2, #4
     358:	3204      	adds	r2, #4
	beq	.Ldone
     35a:	d008      	beq.n	36e <memcpy+0xe2>

	lsls	r2, r2, #31
     35c:	07d2      	lsls	r2, r2, #31
	itt ne
     35e:	bf1c      	itt	ne
	ldrbne  r3, [r1], #1
     360:	f811 3b01 	ldrbne.w	r3, [r1], #1
	strbne  r3, [r0], #1
     364:	f800 3b01 	strbne.w	r3, [r0], #1

	bcc	.Ldone
     368:	d301      	bcc.n	36e <memcpy+0xe2>
#ifdef __ARM_FEATURE_UNALIGNED
	ldrh	r3, [r1]
     36a:	880b      	ldrh	r3, [r1, #0]
	strh	r3, [r0]
     36c:	8003      	strh	r3, [r0, #0]
	strb	r3, [r0, #1]
#endif /* __ARM_FEATURE_UNALIGNED */

.Ldone:
#ifdef __ARM_FEATURE_UNALIGNED
	mov	r0, ip
     36e:	4660      	mov	r0, ip
#else
	pop	{r0}
#endif
	bx	lr
     370:	4770      	bx	lr
     372:	bf00      	nop
#define Ldst_aligned Lbig_block

	/* Copy word by word using LDR when alignment can be done in hardware,
	i.e., SCTLR.A is set, supporting unaligned access in LDR and STR.  */

	cmp	r2, #8
     374:	2a08      	cmp	r2, #8
	blo	.Lbyte_copy
     376:	d313      	bcc.n	3a0 <memcpy+0x114>

	/* if src is aligned, just go to the big block loop.  */
	lsls	r3, r1, #30
     378:	078b      	lsls	r3, r1, #30
	beq	.Ldst_aligned
     37a:	d08d      	beq.n	298 <memcpy+0xc>
	handling of aligned src and misaligned dst need more overhead than
	otherwise.  By doing this the worst case is when initial src is aligned,
	additional up to 4 byte additional copy will executed, which is
	acceptable.  */

	ands	r3, r0, #3
     37c:	f010 0303 	ands.w	r3, r0, #3
	beq	.Ldst_aligned
     380:	d08a      	beq.n	298 <memcpy+0xc>

	rsb	r3, #4
     382:	f1c3 0304 	rsb	r3, r3, #4
	subs	r2, r3
     386:	1ad2      	subs	r2, r2, r3

	lsls    r3, r3, #31
     388:	07db      	lsls	r3, r3, #31
	itt ne
     38a:	bf1c      	itt	ne
	ldrbne  r3, [r1], #1
     38c:	f811 3b01 	ldrbne.w	r3, [r1], #1
	strbne  r3, [r0], #1
     390:	f800 3b01 	strbne.w	r3, [r0], #1

	bcc .Ldst_aligned
     394:	d380      	bcc.n	298 <memcpy+0xc>

#ifdef __ARM_FEATURE_UNALIGNED
	ldrh    r3, [r1], #2
     396:	f831 3b02 	ldrh.w	r3, [r1], #2
	strh    r3, [r0], #2
     39a:	f820 3b02 	strh.w	r3, [r0], #2
	b	.Ldst_aligned
     39e:	e77b      	b.n	298 <memcpy+0xc>
	pop	{r4, r5}

#endif /* __ARM_FEATURE_UNALIGNED */

.Lbyte_copy:
	subs	r2, #4
     3a0:	3a04      	subs	r2, #4
	blo	.Lcopy_less_than_4
     3a2:	d3d9      	bcc.n	358 <memcpy+0xcc>

.Lbyte_copy_loop:
	subs    r2, #1
     3a4:	3a01      	subs	r2, #1
	ldrb    r3, [r1], #1
     3a6:	f811 3b01 	ldrb.w	r3, [r1], #1
	strb    r3, [r0], #1
     3aa:	f800 3b01 	strb.w	r3, [r0], #1
	bhs	.Lbyte_copy_loop
     3ae:	d2f9      	bcs.n	3a4 <memcpy+0x118>

	ldrb	r3, [r1]
     3b0:	780b      	ldrb	r3, [r1, #0]
	strb	r3, [r0]
     3b2:	7003      	strb	r3, [r0, #0]
	ldrb	r3, [r1, #1]
     3b4:	784b      	ldrb	r3, [r1, #1]
	strb	r3, [r0, #1]
     3b6:	7043      	strb	r3, [r0, #1]
	ldrb	r3, [r1, #2]
     3b8:	788b      	ldrb	r3, [r1, #2]
	strb	r3, [r0, #2]
     3ba:	7083      	strb	r3, [r0, #2]

#ifdef __ARM_FEATURE_UNALIGNED
	mov	r0, ip
     3bc:	4660      	mov	r0, ip
#else
	pop	{r0}
#endif
	bx	lr
     3be:	4770      	bx	lr

000003c0 <ultoa>:


char * ultoa(unsigned long val, char *buf, int radix)
{
	unsigned digit;
	int i=0, j;
     3c0:	f101 3cff 	add.w	ip, r1, #4294967295
{
     3c4:	b570      	push	{r4, r5, r6, lr}
	char t;

	while (1) {
		digit = val % radix;
     3c6:	4666      	mov	r6, ip
	int i=0, j;
     3c8:	2400      	movs	r4, #0
     3ca:	e000      	b.n	3ce <ultoa+0xe>
		buf[i] = ((digit < 10) ? '0' + digit : 'A' + digit - 10);
		val /= radix;
		if (val == 0) break;
		i++;
     3cc:	3401      	adds	r4, #1
		digit = val % radix;
     3ce:	fbb0 f5f2 	udiv	r5, r0, r2
     3d2:	fb02 0315 	mls	r3, r2, r5, r0
		buf[i] = ((digit < 10) ? '0' + digit : 'A' + digit - 10);
     3d6:	2b09      	cmp	r3, #9
     3d8:	f103 0e37 	add.w	lr, r3, #55	; 0x37
     3dc:	f103 0330 	add.w	r3, r3, #48	; 0x30
     3e0:	fa5f fe8e 	uxtb.w	lr, lr
     3e4:	bf98      	it	ls
     3e6:	fa5f fe83 	uxtbls.w	lr, r3
		if (val == 0) break;
     3ea:	4290      	cmp	r0, r2
		val /= radix;
     3ec:	4628      	mov	r0, r5
		buf[i] = ((digit < 10) ? '0' + digit : 'A' + digit - 10);
     3ee:	f806 ef01 	strb.w	lr, [r6, #1]!
		if (val == 0) break;
     3f2:	d2eb      	bcs.n	3cc <ultoa+0xc>
	}
	buf[i + 1] = 0;
     3f4:	1c63      	adds	r3, r4, #1
     3f6:	2200      	movs	r2, #0
     3f8:	18c8      	adds	r0, r1, r3
     3fa:	54ca      	strb	r2, [r1, r3]
	for (j=0; j < i; j++, i--) {
     3fc:	b17c      	cbz	r4, 41e <ultoa+0x5e>
		t = buf[j];
     3fe:	4662      	mov	r2, ip
     400:	f81c 5f01 	ldrb.w	r5, [ip, #1]!
		buf[j] = buf[i];
     404:	f810 6d01 	ldrb.w	r6, [r0, #-1]!
	for (j=0; j < i; j++, i--) {
     408:	eba1 030c 	sub.w	r3, r1, ip
     40c:	3202      	adds	r2, #2
		buf[j] = buf[i];
     40e:	f88c 6000 	strb.w	r6, [ip]
	for (j=0; j < i; j++, i--) {
     412:	3b01      	subs	r3, #1
     414:	1a52      	subs	r2, r2, r1
		buf[i] = t;
     416:	7005      	strb	r5, [r0, #0]
	for (j=0; j < i; j++, i--) {
     418:	4423      	add	r3, r4
     41a:	429a      	cmp	r2, r3
     41c:	dbef      	blt.n	3fe <ultoa+0x3e>
	}
	return buf;
}
     41e:	4608      	mov	r0, r1
     420:	bd70      	pop	{r4, r5, r6, pc}
     422:	bf00      	nop

00000424 <unused_interrupt_vector>:
	__disable_irq();
     424:	b672      	cpsid	i
	asm volatile("mrs %0, ipsr\n" : "=r" (ipsr) :: "memory");
     426:	f3ef 8305 	mrs	r3, IPSR
	info->ipsr = ipsr;
     42a:	4c52      	ldr	r4, [pc, #328]	; (574 <unused_interrupt_vector+0x150>)
     42c:	f8c4 3084 	str.w	r3, [r4, #132]	; 0x84
	asm volatile("tst lr, #4\nite eq\nmrseq %0, msp\nmrsne %0, psp\n" : "=r" (stack) :: "memory");
     430:	f01e 0f04 	tst.w	lr, #4
     434:	bf0c      	ite	eq
     436:	f3ef 8208 	mrseq	r2, MSP
     43a:	f3ef 8209 	mrsne	r2, PSP
	info->cfsr = SCB_CFSR;
     43e:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
	p = (uint32_t *)info;
     442:	4e4d      	ldr	r6, [pc, #308]	; (578 <unused_interrupt_vector+0x154>)
	while (p < end) {
     444:	4d4d      	ldr	r5, [pc, #308]	; (57c <unused_interrupt_vector+0x158>)
	info->cfsr = SCB_CFSR;
     446:	f8d3 0d28 	ldr.w	r0, [r3, #3368]	; 0xd28
	info->hfsr = SCB_HFSR;
     44a:	f8d3 1d2c 	ldr.w	r1, [r3, #3372]	; 0xd2c
     44e:	e9c4 0122 	strd	r0, r1, [r4, #136]	; 0x88
	info->mmfar = SCB_MMFAR;
     452:	f8d3 1d34 	ldr.w	r1, [r3, #3380]	; 0xd34
	info->bfar = SCB_BFAR;
     456:	f8d3 3d38 	ldr.w	r3, [r3, #3384]	; 0xd38
     45a:	e9c4 1324 	strd	r1, r3, [r4, #144]	; 0x90
	info->ret = stack[6];
     45e:	6993      	ldr	r3, [r2, #24]
     460:	f8c4 3098 	str.w	r3, [r4, #152]	; 0x98
	info->xpsr = stack[7];
     464:	69d3      	ldr	r3, [r2, #28]
     466:	f8c4 309c 	str.w	r3, [r4, #156]	; 0x9c
	info->temp = tempmonGetTemp();
     46a:	f000 f8a3 	bl	5b4 <tempmonGetTemp>
     46e:	ed84 0a28 	vstr	s0, [r4, #160]	; 0xa0
	info->time = rtc_get();
     472:	f001 fbff 	bl	1c74 <rtc_get>
	info->len = sizeof(*info) / 4;
     476:	210b      	movs	r1, #11
	crc = 0xFFFFFFFF;
     478:	f04f 32ff 	mov.w	r2, #4294967295
	info->time = rtc_get();
     47c:	f8c4 00a4 	str.w	r0, [r4, #164]	; 0xa4
	info->len = sizeof(*info) / 4;
     480:	460b      	mov	r3, r1
     482:	f8c4 1080 	str.w	r1, [r4, #128]	; 0x80
		for (i=0; i < 32; i++) crc = (crc >> 1) ^ (crc & 1)*0xEDB88320;
     486:	493e      	ldr	r1, [pc, #248]	; (580 <unused_interrupt_vector+0x15c>)
		crc ^= *p++;
     488:	1d30      	adds	r0, r6, #4
     48a:	405a      	eors	r2, r3
     48c:	2420      	movs	r4, #32
		for (i=0; i < 32; i++) crc = (crc >> 1) ^ (crc & 1)*0xEDB88320;
     48e:	f002 0301 	and.w	r3, r2, #1
     492:	3c01      	subs	r4, #1
     494:	fb01 f303 	mul.w	r3, r1, r3
     498:	ea83 0252 	eor.w	r2, r3, r2, lsr #1
     49c:	d1f7      	bne.n	48e <unused_interrupt_vector+0x6a>
	while (p < end) {
     49e:	42a8      	cmp	r0, r5
     4a0:	d002      	beq.n	4a8 <unused_interrupt_vector+0x84>
		crc ^= *p++;
     4a2:	6873      	ldr	r3, [r6, #4]
     4a4:	4606      	mov	r6, r0
     4a6:	e7ef      	b.n	488 <unused_interrupt_vector+0x64>
	info->crc = crc;
     4a8:	4b32      	ldr	r3, [pc, #200]	; (574 <unused_interrupt_vector+0x150>)
     4aa:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8
static inline void arm_dcache_flush_delete(void *addr, uint32_t size)
{
	uint32_t location = (uint32_t)addr & 0xFFFFFFE0;
	uint32_t end_addr = (uint32_t)addr + size;
	asm volatile("": : :"memory");
	asm("dsb");
     4ae:	f3bf 8f4f 	dsb	sy
	do {
		SCB_CACHE_DCCIMVAC = location;
     4b2:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
     4b6:	4930      	ldr	r1, [pc, #192]	; (578 <unused_interrupt_vector+0x154>)
     4b8:	4a32      	ldr	r2, [pc, #200]	; (584 <unused_interrupt_vector+0x160>)
     4ba:	f8c3 1f70 	str.w	r1, [r3, #3952]	; 0xf70
     4be:	f8c3 2f70 	str.w	r2, [r3, #3952]	; 0xf70
		location += 32;
	} while (location < end_addr);
	asm("dsb");
     4c2:	f3bf 8f4f 	dsb	sy
	asm("isb");
     4c6:	f3bf 8f6f 	isb	sy
	CCM_CCGR1 |= CCM_CCGR1_PIT(CCM_CCGR_ON);
     4ca:	4a2f      	ldr	r2, [pc, #188]	; (588 <unused_interrupt_vector+0x164>)
	PIT_MCR = PIT_MCR_MDIS;
     4cc:	2502      	movs	r5, #2
     4ce:	482f      	ldr	r0, [pc, #188]	; (58c <unused_interrupt_vector+0x168>)
	CCM_CCGR1 |= CCM_CCGR1_PIT(CCM_CCGR_ON);
     4d0:	6ed3      	ldr	r3, [r2, #108]	; 0x6c
  	if (F_CPU_ACTUAL > 198000000) set_arm_clock(198000000);
     4d2:	492f      	ldr	r1, [pc, #188]	; (590 <unused_interrupt_vector+0x16c>)
	CCM_CCGR1 |= CCM_CCGR1_PIT(CCM_CCGR_ON);
     4d4:	f443 5340 	orr.w	r3, r3, #12288	; 0x3000
     4d8:	66d3      	str	r3, [r2, #108]	; 0x6c
	PIT_MCR = PIT_MCR_MDIS;
     4da:	6005      	str	r5, [r0, #0]
	CCM_CSCMR1 = (CCM_CSCMR1 & ~CCM_CSCMR1_PERCLK_PODF(0x3F)) | CCM_CSCMR1_PERCLK_CLK_SEL;
     4dc:	69d3      	ldr	r3, [r2, #28]
  	if (F_CPU_ACTUAL > 198000000) set_arm_clock(198000000);
     4de:	482d      	ldr	r0, [pc, #180]	; (594 <unused_interrupt_vector+0x170>)
	CCM_CSCMR1 = (CCM_CSCMR1 & ~CCM_CSCMR1_PERCLK_PODF(0x3F)) | CCM_CSCMR1_PERCLK_CLK_SEL;
     4e0:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
     4e4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
     4e8:	61d3      	str	r3, [r2, #28]
  	if (F_CPU_ACTUAL > 198000000) set_arm_clock(198000000);
     4ea:	680b      	ldr	r3, [r1, #0]
     4ec:	4283      	cmp	r3, r0
     4ee:	d83d      	bhi.n	56c <unused_interrupt_vector+0x148>
	PIT_MCR = 0;
     4f0:	4d26      	ldr	r5, [pc, #152]	; (58c <unused_interrupt_vector+0x168>)
     4f2:	2100      	movs	r1, #0
	NVIC_ICER0 = 0xFFFFFFFF;
     4f4:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
     4f8:	f04f 32ff 	mov.w	r2, #4294967295
	PIT_MCR = 0;
     4fc:	6029      	str	r1, [r5, #0]
	PIT_TCTRL0 = PIT_TCTRL_TEN;
     4fe:	2601      	movs	r6, #1
	PIT_TCTRL0 = 0;
     500:	f8c5 1108 	str.w	r1, [r5, #264]	; 0x108
	PIT_LDVAL0 = 2400000; // 2400000 = 100ms
     504:	4924      	ldr	r1, [pc, #144]	; (598 <unused_interrupt_vector+0x174>)
     506:	f8c5 1100 	str.w	r1, [r5, #256]	; 0x100
	PIT_TCTRL0 = PIT_TCTRL_TEN;
     50a:	f8c5 6108 	str.w	r6, [r5, #264]	; 0x108
	NVIC_ICER0 = 0xFFFFFFFF;
     50e:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
	NVIC_ICER1 = 0xFFFFFFFF;
     512:	f8c3 2184 	str.w	r2, [r3, #388]	; 0x184
	NVIC_ICER2 = 0xFFFFFFFF;
     516:	f8c3 2188 	str.w	r2, [r3, #392]	; 0x188
	NVIC_ICER3 = 0xFFFFFFFF;
     51a:	f8c3 218c 	str.w	r2, [r3, #396]	; 0x18c
	NVIC_ICER4 = 0xFFFFFFFF;
     51e:	f8c3 2190 	str.w	r2, [r3, #400]	; 0x190
	count = 0;
     522:	e001      	b.n	528 <unused_interrupt_vector+0x104>
		usb_isr();
     524:	f000 f938 	bl	798 <usb_isr>
		if (PIT_TFLG0) {
     528:	f8d5 310c 	ldr.w	r3, [r5, #268]	; 0x10c
     52c:	2b00      	cmp	r3, #0
     52e:	d0f9      	beq.n	524 <unused_interrupt_vector+0x100>
			if (++count >= 80) break;  // reboot after 8 seconds
     530:	3401      	adds	r4, #1
			PIT_TFLG0 = 1;
     532:	f8c5 610c 	str.w	r6, [r5, #268]	; 0x10c
			if (++count >= 80) break;  // reboot after 8 seconds
     536:	2c4f      	cmp	r4, #79	; 0x4f
     538:	d9f4      	bls.n	524 <unused_interrupt_vector+0x100>
	USBPHY1_CTRL_SET = USBPHY_CTRL_SFTRST;
     53a:	4b18      	ldr	r3, [pc, #96]	; (59c <unused_interrupt_vector+0x178>)
	USB1_USBCMD = USB_USBCMD_RST;
     53c:	2002      	movs	r0, #2
     53e:	4918      	ldr	r1, [pc, #96]	; (5a0 <unused_interrupt_vector+0x17c>)
	USBPHY1_CTRL_SET = USBPHY_CTRL_SFTRST;
     540:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
	USB1_USBCMD = USB_USBCMD_RST;
     544:	f8c1 0140 	str.w	r0, [r1, #320]	; 0x140
	USBPHY1_CTRL_SET = USBPHY_CTRL_SFTRST;
     548:	635a      	str	r2, [r3, #52]	; 0x34
	while (PIT_TFLG0 == 0) /* wait 0.1 second for PC to know USB unplugged */
     54a:	f8d5 310c 	ldr.w	r3, [r5, #268]	; 0x10c
     54e:	b93b      	cbnz	r3, 560 <unused_interrupt_vector+0x13c>
	SRC_GPR5 = 0x0BAD00F1;
     550:	4814      	ldr	r0, [pc, #80]	; (5a4 <unused_interrupt_vector+0x180>)
     552:	4915      	ldr	r1, [pc, #84]	; (5a8 <unused_interrupt_vector+0x184>)
	while (PIT_TFLG0 == 0) /* wait 0.1 second for PC to know USB unplugged */
     554:	4a0d      	ldr	r2, [pc, #52]	; (58c <unused_interrupt_vector+0x168>)
	SRC_GPR5 = 0x0BAD00F1;
     556:	6301      	str	r1, [r0, #48]	; 0x30
	while (PIT_TFLG0 == 0) /* wait 0.1 second for PC to know USB unplugged */
     558:	f8d2 310c 	ldr.w	r3, [r2, #268]	; 0x10c
     55c:	2b00      	cmp	r3, #0
     55e:	d0fa      	beq.n	556 <unused_interrupt_vector+0x132>
	SCB_AIRCR = 0x05FA0004;
     560:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
     564:	4a11      	ldr	r2, [pc, #68]	; (5ac <unused_interrupt_vector+0x188>)
     566:	f8c3 2d0c 	str.w	r2, [r3, #3340]	; 0xd0c
	while (1) ;
     56a:	e7fe      	b.n	56a <unused_interrupt_vector+0x146>
  	if (F_CPU_ACTUAL > 198000000) set_arm_clock(198000000);
     56c:	f001 f952 	bl	1814 <set_arm_clock>
     570:	e7be      	b.n	4f0 <unused_interrupt_vector+0xcc>
     572:	bf00      	nop
     574:	2027ff00 	.word	0x2027ff00
     578:	2027ff80 	.word	0x2027ff80
     57c:	2027ffa8 	.word	0x2027ffa8
     580:	edb88320 	.word	0xedb88320
     584:	2027ffa0 	.word	0x2027ffa0
     588:	400fc000 	.word	0x400fc000
     58c:	40084000 	.word	0x40084000
     590:	200007ec 	.word	0x200007ec
     594:	0bcd3d80 	.word	0x0bcd3d80
     598:	00249f00 	.word	0x00249f00
     59c:	400d9000 	.word	0x400d9000
     5a0:	402e0000 	.word	0x402e0000
     5a4:	400f8000 	.word	0x400f8000
     5a8:	0bad00f1 	.word	0x0bad00f1
     5ac:	05fa0004 	.word	0x05fa0004

000005b0 <Panic_Temp_isr>:
  unused_interrupt_vector();
     5b0:	f7ff bf38 	b.w	424 <unused_interrupt_vector>

000005b4 <tempmonGetTemp>:
float tempmonGetTemp(void)
{
    uint32_t nmeas;
    float tmeas;

    while (!(TEMPMON_TEMPSENSE0 & 0x4U))
     5b4:	4a12      	ldr	r2, [pc, #72]	; (600 <tempmonGetTemp+0x4c>)
     5b6:	f8d2 3080 	ldr.w	r3, [r2, #128]	; 0x80
     5ba:	075b      	lsls	r3, r3, #29
     5bc:	d5fb      	bpl.n	5b6 <tempmonGetTemp+0x2>
    {
    }

    /* ready to read temperature code value */
    nmeas = (TEMPMON_TEMPSENSE0 & 0xFFF00U) >> 8U;
     5be:	f8d2 3080 	ldr.w	r3, [r2, #128]	; 0x80
    /* Calculate temperature */
    tmeas = s_hotTemp - (((float)nmeas - (float)s_hotCount) * s_hot_ROOM / s_roomC_hotC);
     5c2:	4810      	ldr	r0, [pc, #64]	; (604 <tempmonGetTemp+0x50>)
    nmeas = (TEMPMON_TEMPSENSE0 & 0xFFF00U) >> 8U;
     5c4:	f3c3 230b 	ubfx	r3, r3, #8, #12
    tmeas = s_hotTemp - (((float)nmeas - (float)s_hotCount) * s_hot_ROOM / s_roomC_hotC);
     5c8:	490f      	ldr	r1, [pc, #60]	; (608 <tempmonGetTemp+0x54>)
     5ca:	ed90 7a00 	vldr	s14, [r0]
    nmeas = (TEMPMON_TEMPSENSE0 & 0xFFF00U) >> 8U;
     5ce:	ee07 3a90 	vmov	s15, r3
    tmeas = s_hotTemp - (((float)nmeas - (float)s_hotCount) * s_hot_ROOM / s_roomC_hotC);
     5d2:	ed91 6a00 	vldr	s12, [r1]
     5d6:	eeb8 7a47 	vcvt.f32.u32	s14, s14
     5da:	4a0c      	ldr	r2, [pc, #48]	; (60c <tempmonGetTemp+0x58>)
     5dc:	eef8 7ae7 	vcvt.f32.s32	s15, s15
     5e0:	4b0b      	ldr	r3, [pc, #44]	; (610 <tempmonGetTemp+0x5c>)
     5e2:	edd2 6a00 	vldr	s13, [r2]
     5e6:	ee77 7ac7 	vsub.f32	s15, s15, s14
     5ea:	ed93 7a00 	vldr	s14, [r3]
     5ee:	eeb8 7a47 	vcvt.f32.u32	s14, s14
     5f2:	ee67 7a86 	vmul.f32	s15, s15, s12
     5f6:	ee87 0aa6 	vdiv.f32	s0, s15, s13

    return tmeas;
}
     5fa:	ee37 0a40 	vsub.f32	s0, s14, s0
     5fe:	4770      	bx	lr
     600:	400d8100 	.word	0x400d8100
     604:	20001260 	.word	0x20001260
     608:	20001268 	.word	0x20001268
     60c:	2000126c 	.word	0x2000126c
     610:	20001264 	.word	0x20001264

00000614 <schedule_transfer>:
{
	// when we stop at 6, why is the last transfer missing from the USB output?
	//if (transfer_log_count >= 6) return;

	//uint32_t ret = (*(const uint8_t *)transfer->pointer0) << 8;
	if (endpoint->callback_function) {
     614:	6b83      	ldr	r3, [r0, #56]	; 0x38
{
     616:	b4f0      	push	{r4, r5, r6, r7}
	if (endpoint->callback_function) {
     618:	b11b      	cbz	r3, 622 <schedule_transfer+0xe>
		transfer->status |= (1<<15);
     61a:	6853      	ldr	r3, [r2, #4]
     61c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
     620:	6053      	str	r3, [r2, #4]
	}
	__disable_irq();
     622:	b672      	cpsid	i
	//digitalWriteFast(1, HIGH);
	// Executing A Transfer Descriptor, page 2468 (RT1060 manual, Rev 1, 12/2018)
	transfer_t *last = endpoint->last_transfer;
     624:	6b44      	ldr	r4, [r0, #52]	; 0x34
	if (last) {
     626:	b33c      	cbz	r4, 678 <schedule_transfer+0x64>
		last->next = (uint32_t)transfer;
		if (USB1_ENDPTPRIME & epmask) goto end;
     628:	4b1a      	ldr	r3, [pc, #104]	; (694 <schedule_transfer+0x80>)
		last->next = (uint32_t)transfer;
     62a:	6022      	str	r2, [r4, #0]
		if (USB1_ENDPTPRIME & epmask) goto end;
     62c:	f8d3 41b0 	ldr.w	r4, [r3, #432]	; 0x1b0
     630:	420c      	tst	r4, r1
     632:	d11d      	bne.n	670 <schedule_transfer+0x5c>
		//digitalWriteFast(2, HIGH);
		//ret |= 0x01;
		uint32_t status, cyccnt=ARM_DWT_CYCCNT;
     634:	4e18      	ldr	r6, [pc, #96]	; (698 <schedule_transfer+0x84>)
     636:	6877      	ldr	r7, [r6, #4]
     638:	e004      	b.n	644 <schedule_transfer+0x30>
		do {
			USB1_USBCMD |= USB_USBCMD_ATDTW;
			status = USB1_ENDPTSTATUS;
		} while (!(USB1_USBCMD & USB_USBCMD_ATDTW) && (ARM_DWT_CYCCNT - cyccnt < 2400));
     63a:	6874      	ldr	r4, [r6, #4]
     63c:	1be4      	subs	r4, r4, r7
     63e:	f5b4 6f16 	cmp.w	r4, #2400	; 0x960
     642:	d20b      	bcs.n	65c <schedule_transfer+0x48>
			USB1_USBCMD |= USB_USBCMD_ATDTW;
     644:	f8d3 4140 	ldr.w	r4, [r3, #320]	; 0x140
     648:	f444 4480 	orr.w	r4, r4, #16384	; 0x4000
     64c:	f8c3 4140 	str.w	r4, [r3, #320]	; 0x140
			status = USB1_ENDPTSTATUS;
     650:	f8d3 51b8 	ldr.w	r5, [r3, #440]	; 0x1b8
		} while (!(USB1_USBCMD & USB_USBCMD_ATDTW) && (ARM_DWT_CYCCNT - cyccnt < 2400));
     654:	f8d3 4140 	ldr.w	r4, [r3, #320]	; 0x140
     658:	0464      	lsls	r4, r4, #17
     65a:	d5ee      	bpl.n	63a <schedule_transfer+0x26>
		//USB1_USBCMD &= ~USB_USBCMD_ATDTW;
		if (status & epmask) goto end;
     65c:	400d      	ands	r5, r1
     65e:	d107      	bne.n	670 <schedule_transfer+0x5c>
		//ret |= 0x02;
		endpoint->next = (uint32_t)transfer;
		endpoint->status = 0;
		USB1_ENDPTPRIME |= epmask;
     660:	4c0c      	ldr	r4, [pc, #48]	; (694 <schedule_transfer+0x80>)
		endpoint->status = 0;
     662:	e9c0 2502 	strd	r2, r5, [r0, #8]
		USB1_ENDPTPRIME |= epmask;
     666:	f8d4 31b0 	ldr.w	r3, [r4, #432]	; 0x1b0
     66a:	430b      	orrs	r3, r1
     66c:	f8c4 31b0 	str.w	r3, [r4, #432]	; 0x1b0
	endpoint->next = (uint32_t)transfer;
	endpoint->status = 0;
	USB1_ENDPTPRIME |= epmask;
	endpoint->first_transfer = transfer;
end:
	endpoint->last_transfer = transfer;
     670:	6342      	str	r2, [r0, #52]	; 0x34
	__enable_irq();
     672:	b662      	cpsie	i
	//digitalWriteFast(2, LOW);
	//digitalWriteFast(1, LOW);
	//if (transfer_log_head > LOG_SIZE) transfer_log_head = 0;
	//transfer_log[transfer_log_head++] = ret;
	//transfer_log_count++;
}
     674:	bcf0      	pop	{r4, r5, r6, r7}
     676:	4770      	bx	lr
	USB1_ENDPTPRIME |= epmask;
     678:	4d06      	ldr	r5, [pc, #24]	; (694 <schedule_transfer+0x80>)
	endpoint->status = 0;
     67a:	e9c0 2402 	strd	r2, r4, [r0, #8]
	USB1_ENDPTPRIME |= epmask;
     67e:	f8d5 31b0 	ldr.w	r3, [r5, #432]	; 0x1b0
     682:	430b      	orrs	r3, r1
     684:	f8c5 31b0 	str.w	r3, [r5, #432]	; 0x1b0
	endpoint->first_transfer = transfer;
     688:	6302      	str	r2, [r0, #48]	; 0x30
	endpoint->last_transfer = transfer;
     68a:	6342      	str	r2, [r0, #52]	; 0x34
	__enable_irq();
     68c:	b662      	cpsie	i
}
     68e:	bcf0      	pop	{r4, r5, r6, r7}
     690:	4770      	bx	lr
     692:	bf00      	nop
     694:	402e0000 	.word	0x402e0000
     698:	e0001000 	.word	0xe0001000

0000069c <run_callbacks>:
	void (*callback_function)(transfer_t *completed_transfer);
	uint32_t unused1;
};*/

static void run_callbacks(endpoint_t *ep)
{
     69c:	b570      	push	{r4, r5, r6, lr}
	//printf("run_callbacks\n");
	transfer_t *first = ep->first_transfer;
     69e:	6b05      	ldr	r5, [r0, #48]	; 0x30
	if (first == NULL) return;
     6a0:	b19d      	cbz	r5, 6ca <run_callbacks+0x2e>
     6a2:	4606      	mov	r6, r0
     6a4:	462a      	mov	r2, r5

	// count how many transfers are completed, then remove them from the endpoint's list
	uint32_t count = 0;
     6a6:	2400      	movs	r4, #0
     6a8:	e003      	b.n	6b2 <run_callbacks+0x16>
			//printf(" still active\n");
			ep->first_transfer = t;
			break;
		}
		count++;
		t = (transfer_t *)t->next;
     6aa:	6812      	ldr	r2, [r2, #0]
		count++;
     6ac:	3401      	adds	r4, #1
		if ((uint32_t)t == 1) {
     6ae:	2a01      	cmp	r2, #1
     6b0:	d00c      	beq.n	6cc <run_callbacks+0x30>
		if (t->status & (1<<7)) {
     6b2:	6853      	ldr	r3, [r2, #4]
     6b4:	f013 0380 	ands.w	r3, r3, #128	; 0x80
     6b8:	d0f7      	beq.n	6aa <run_callbacks+0xe>
			ep->first_transfer = t;
     6ba:	6332      	str	r2, [r6, #48]	; 0x30
			ep->last_transfer = NULL;
			break;
		}
	}
	// do all the callbacks
	while (count) {
     6bc:	b12c      	cbz	r4, 6ca <run_callbacks+0x2e>
		transfer_t *next = (transfer_t *)first->next;
     6be:	4628      	mov	r0, r5
		ep->callback_function(first);
     6c0:	6bb3      	ldr	r3, [r6, #56]	; 0x38
		transfer_t *next = (transfer_t *)first->next;
     6c2:	682d      	ldr	r5, [r5, #0]
		ep->callback_function(first);
     6c4:	4798      	blx	r3
	while (count) {
     6c6:	3c01      	subs	r4, #1
     6c8:	d1f9      	bne.n	6be <run_callbacks+0x22>
		first = next;
		count--;
	}
}
     6ca:	bd70      	pop	{r4, r5, r6, pc}
			ep->last_transfer = NULL;
     6cc:	e9c6 330c 	strd	r3, r3, [r6, #48]	; 0x30
			break;
     6d0:	e7f4      	b.n	6bc <run_callbacks+0x20>
     6d2:	bf00      	nop

000006d4 <endpoint0_transmit.constprop.0>:
static void endpoint0_transmit(const void *data, uint32_t len, int notify)
     6d4:	b430      	push	{r4, r5}
	if (len > 0) {
     6d6:	b9d9      	cbnz	r1, 710 <endpoint0_transmit.constprop.0+0x3c>
     6d8:	4c1f      	ldr	r4, [pc, #124]	; (758 <endpoint0_transmit.constprop.0+0x84>)
	endpoint0_transfer_ack.next = 1;
     6da:	4b20      	ldr	r3, [pc, #128]	; (75c <endpoint0_transmit.constprop.0+0x88>)
	endpoint0_transfer_ack.pointer0 = 0;
     6dc:	2100      	movs	r1, #0
	USB1_ENDPTCOMPLETE = (1<<0) | (1<<16);
     6de:	4a20      	ldr	r2, [pc, #128]	; (760 <endpoint0_transmit.constprop.0+0x8c>)
	endpoint0_transfer_ack.next = 1;
     6e0:	2501      	movs	r5, #1
	USB1_ENDPTCOMPLETE = (1<<0) | (1<<16);
     6e2:	f04f 1001 	mov.w	r0, #65537	; 0x10001
	endpoint0_transfer_ack.pointer0 = 0;
     6e6:	6099      	str	r1, [r3, #8]
	endpoint0_transfer_ack.next = 1;
     6e8:	601d      	str	r5, [r3, #0]
	endpoint_queue_head[0].status = 0;
     6ea:	e9c4 3102 	strd	r3, r1, [r4, #8]
	endpoint0_transfer_ack.status = (1<<7) | (notify ? (1 << 15) : 0);
     6ee:	2480      	movs	r4, #128	; 0x80
     6f0:	605c      	str	r4, [r3, #4]
	USB1_ENDPTCOMPLETE = (1<<0) | (1<<16);
     6f2:	f8c2 01bc 	str.w	r0, [r2, #444]	; 0x1bc
	USB1_ENDPTPRIME |= (1<<0);
     6f6:	f8d2 31b0 	ldr.w	r3, [r2, #432]	; 0x1b0
	endpoint0_notify_mask = (notify ? (1 << 0) : 0);
     6fa:	481a      	ldr	r0, [pc, #104]	; (764 <endpoint0_transmit.constprop.0+0x90>)
	USB1_ENDPTPRIME |= (1<<0);
     6fc:	432b      	orrs	r3, r5
     6fe:	f8c2 31b0 	str.w	r3, [r2, #432]	; 0x1b0
	endpoint0_notify_mask = (notify ? (1 << 0) : 0);
     702:	6001      	str	r1, [r0, #0]
	while (USB1_ENDPTPRIME) ;
     704:	f8d2 31b0 	ldr.w	r3, [r2, #432]	; 0x1b0
     708:	2b00      	cmp	r3, #0
     70a:	d1fb      	bne.n	704 <endpoint0_transmit.constprop.0+0x30>
}
     70c:	bc30      	pop	{r4, r5}
     70e:	4770      	bx	lr
		endpoint0_transfer_data.status = (len << 16) | (1<<7);
     710:	0409      	lsls	r1, r1, #16
		endpoint0_transfer_data.next = 1;
     712:	4b15      	ldr	r3, [pc, #84]	; (768 <endpoint0_transmit.constprop.0+0x94>)
		endpoint_queue_head[1].next = (uint32_t)&endpoint0_transfer_data;
     714:	4c10      	ldr	r4, [pc, #64]	; (758 <endpoint0_transmit.constprop.0+0x84>)
		endpoint0_transfer_data.next = 1;
     716:	2501      	movs	r5, #1
		endpoint0_transfer_data.status = (len << 16) | (1<<7);
     718:	f041 0180 	orr.w	r1, r1, #128	; 0x80
		endpoint0_transfer_data.pointer0 = addr; // format: table 55-60, pg 3159
     71c:	6098      	str	r0, [r3, #8]
		USB1_ENDPTPRIME |= (1<<16);
     71e:	4a10      	ldr	r2, [pc, #64]	; (760 <endpoint0_transmit.constprop.0+0x8c>)
		endpoint0_transfer_data.status = (len << 16) | (1<<7);
     720:	6059      	str	r1, [r3, #4]
		endpoint0_transfer_data.pointer1 = addr + 4096;
     722:	f500 5180 	add.w	r1, r0, #4096	; 0x1000
		endpoint0_transfer_data.next = 1;
     726:	601d      	str	r5, [r3, #0]
		endpoint0_transfer_data.pointer1 = addr + 4096;
     728:	60d9      	str	r1, [r3, #12]
		endpoint0_transfer_data.pointer2 = addr + 8192;
     72a:	f500 5100 	add.w	r1, r0, #8192	; 0x2000
		endpoint_queue_head[1].next = (uint32_t)&endpoint0_transfer_data;
     72e:	64a3      	str	r3, [r4, #72]	; 0x48
		endpoint0_transfer_data.pointer2 = addr + 8192;
     730:	6119      	str	r1, [r3, #16]
		endpoint0_transfer_data.pointer3 = addr + 12288;
     732:	f500 5140 	add.w	r1, r0, #12288	; 0x3000
		endpoint0_transfer_data.pointer4 = addr + 16384;
     736:	f500 4080 	add.w	r0, r0, #16384	; 0x4000
		endpoint0_transfer_data.pointer3 = addr + 12288;
     73a:	6159      	str	r1, [r3, #20]
		endpoint_queue_head[1].status = 0;
     73c:	2100      	movs	r1, #0
		endpoint0_transfer_data.pointer4 = addr + 16384;
     73e:	6198      	str	r0, [r3, #24]
		endpoint_queue_head[1].status = 0;
     740:	64e1      	str	r1, [r4, #76]	; 0x4c
		USB1_ENDPTPRIME |= (1<<16);
     742:	f8d2 31b0 	ldr.w	r3, [r2, #432]	; 0x1b0
     746:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
     74a:	f8c2 31b0 	str.w	r3, [r2, #432]	; 0x1b0
		while (USB1_ENDPTPRIME) ;
     74e:	f8d2 31b0 	ldr.w	r3, [r2, #432]	; 0x1b0
     752:	2b00      	cmp	r3, #0
     754:	d1fb      	bne.n	74e <endpoint0_transmit.constprop.0+0x7a>
     756:	e7c0      	b.n	6da <endpoint0_transmit.constprop.0+0x6>
     758:	20000000 	.word	0x20000000
     75c:	20000ec0 	.word	0x20000ec0
     760:	402e0000 	.word	0x402e0000
     764:	200011f8 	.word	0x200011f8
     768:	20000ee0 	.word	0x20000ee0

0000076c <usb_stop_sof_interrupts>:
	sof_usage &= ~(1 << interface);
     76c:	4908      	ldr	r1, [pc, #32]	; (790 <usb_stop_sof_interrupts+0x24>)
     76e:	2201      	movs	r2, #1
     770:	780b      	ldrb	r3, [r1, #0]
     772:	fa02 f000 	lsl.w	r0, r2, r0
     776:	ea23 0000 	bic.w	r0, r3, r0
     77a:	7008      	strb	r0, [r1, #0]
	if (sof_usage == 0) {
     77c:	b930      	cbnz	r0, 78c <usb_stop_sof_interrupts+0x20>
		USB1_USBINTR &= ~USB_USBINTR_SRE;
     77e:	4a05      	ldr	r2, [pc, #20]	; (794 <usb_stop_sof_interrupts+0x28>)
     780:	f8d2 3148 	ldr.w	r3, [r2, #328]	; 0x148
     784:	f023 0380 	bic.w	r3, r3, #128	; 0x80
     788:	f8c2 3148 	str.w	r3, [r2, #328]	; 0x148
}
     78c:	4770      	bx	lr
     78e:	bf00      	nop
     790:	200012a1 	.word	0x200012a1
     794:	402e0000 	.word	0x402e0000

00000798 <usb_isr>:
{
     798:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
	uint32_t status = USB1_USBSTS;
     79c:	4c97      	ldr	r4, [pc, #604]	; (9fc <usb_isr+0x264>)
{
     79e:	b083      	sub	sp, #12
	uint32_t status = USB1_USBSTS;
     7a0:	f8d4 7144 	ldr.w	r7, [r4, #324]	; 0x144
	if (status & USB_USBSTS_UI) {
     7a4:	07fb      	lsls	r3, r7, #31
	USB1_USBSTS = status;
     7a6:	f8c4 7144 	str.w	r7, [r4, #324]	; 0x144
	if (status & USB_USBSTS_UI) {
     7aa:	d553      	bpl.n	854 <usb_isr+0xbc>
		uint32_t setupstatus = USB1_ENDPTSETUPSTAT;
     7ac:	f8d4 21ac 	ldr.w	r2, [r4, #428]	; 0x1ac
		while (setupstatus) {
     7b0:	2a00      	cmp	r2, #0
     7b2:	d04a      	beq.n	84a <usb_isr+0xb2>
     7b4:	4e92      	ldr	r6, [pc, #584]	; (a00 <usb_isr+0x268>)
     7b6:	f8df a260 	ldr.w	sl, [pc, #608]	; a18 <usb_isr+0x280>
		uint32_t addr = (uint32_t)data;
     7ba:	f8df 9274 	ldr.w	r9, [pc, #628]	; a30 <usb_isr+0x298>
		endpoint_queue_head[2].pointer4 = 0xB8C6CF5D;
     7be:	f8df b274 	ldr.w	fp, [pc, #628]	; a34 <usb_isr+0x29c>
			*((volatile uint32_t *)&USB1_ENDPTCTRL0 + endpoint) |= USB_ENDPTCTRL_RXS;
     7c2:	f8df 8274 	ldr.w	r8, [pc, #628]	; a38 <usb_isr+0x2a0>
			USB1_ENDPTSETUPSTAT = setupstatus;
     7c6:	f8c4 21ac 	str.w	r2, [r4, #428]	; 0x1ac
				s.word2 = endpoint_queue_head[0].setup1;
     7ca:	e9d6 200a 	ldrd	r2, r0, [r6, #40]	; 0x28
				USB1_USBCMD |= USB_USBCMD_SUTW;
     7ce:	f8d4 3140 	ldr.w	r3, [r4, #320]	; 0x140
     7d2:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
     7d6:	f8c4 3140 	str.w	r3, [r4, #320]	; 0x140
			} while (!(USB1_USBCMD & USB_USBCMD_SUTW));
     7da:	f8d4 3140 	ldr.w	r3, [r4, #320]	; 0x140
     7de:	049d      	lsls	r5, r3, #18
     7e0:	d5f5      	bpl.n	7ce <usb_isr+0x36>
			USB1_USBCMD &= ~USB_USBCMD_SUTW;
     7e2:	f8d4 3140 	ldr.w	r3, [r4, #320]	; 0x140
     7e6:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
     7ea:	f8c4 3140 	str.w	r3, [r4, #320]	; 0x140
			USB1_ENDPTFLUSH = (1<<16) | (1<<0); // page 3174
     7ee:	f04f 1301 	mov.w	r3, #65537	; 0x10001
     7f2:	f8c4 31b4 	str.w	r3, [r4, #436]	; 0x1b4
			while (USB1_ENDPTFLUSH & ((1<<16) | (1<<0))) ;
     7f6:	f8d4 51b4 	ldr.w	r5, [r4, #436]	; 0x1b4
     7fa:	f015 1501 	ands.w	r5, r5, #65537	; 0x10001
     7fe:	d1fa      	bne.n	7f6 <usb_isr+0x5e>
			endpoint0_notify_mask = 0;
     800:	b293      	uxth	r3, r2
	setup.bothwords = setupdata;
     802:	4684      	mov	ip, r0
			endpoint0_notify_mask = 0;
     804:	f8ca 5000 	str.w	r5, [sl]
	switch (setup.wRequestAndType) {
     808:	f5b3 6f08 	cmp.w	r3, #2176	; 0x880
     80c:	f000 81cf 	beq.w	bae <usb_isr+0x416>
     810:	f200 80db 	bhi.w	9ca <usb_isr+0x232>
     814:	f240 3102 	movw	r1, #770	; 0x302
     818:	428b      	cmp	r3, r1
     81a:	f000 81e7 	beq.w	bec <usb_isr+0x454>
     81e:	f200 809a 	bhi.w	956 <usb_isr+0x1be>
     822:	2b82      	cmp	r3, #130	; 0x82
     824:	f000 81cb 	beq.w	bbe <usb_isr+0x426>
     828:	f5b3 7f81 	cmp.w	r3, #258	; 0x102
     82c:	f040 808a 	bne.w	944 <usb_isr+0x1ac>
		if (endpoint > 7) break;
     830:	f010 0f78 	tst.w	r0, #120	; 0x78
     834:	b283      	uxth	r3, r0
     836:	f000 8203 	beq.w	c40 <usb_isr+0x4a8>
	USB1_ENDPTCTRL0 = 0x000010001; // stall
     83a:	f04f 1301 	mov.w	r3, #65537	; 0x10001
     83e:	f8c4 31c0 	str.w	r3, [r4, #448]	; 0x1c0
			setupstatus = USB1_ENDPTSETUPSTAT; // page 3175
     842:	f8d4 21ac 	ldr.w	r2, [r4, #428]	; 0x1ac
		while (setupstatus) {
     846:	2a00      	cmp	r2, #0
     848:	d1bd      	bne.n	7c6 <usb_isr+0x2e>
		uint32_t completestatus = USB1_ENDPTCOMPLETE;
     84a:	4a6c      	ldr	r2, [pc, #432]	; (9fc <usb_isr+0x264>)
     84c:	f8d2 31bc 	ldr.w	r3, [r2, #444]	; 0x1bc
		if (completestatus) {
     850:	2b00      	cmp	r3, #0
     852:	d142      	bne.n	8da <usb_isr+0x142>
	if (status & USB_USBSTS_URI) { // page 3164
     854:	067e      	lsls	r6, r7, #25
     856:	d516      	bpl.n	886 <usb_isr+0xee>
		USB1_ENDPTSETUPSTAT = USB1_ENDPTSETUPSTAT; // Clear all setup token semaphores
     858:	4b68      	ldr	r3, [pc, #416]	; (9fc <usb_isr+0x264>)
     85a:	f8d3 21ac 	ldr.w	r2, [r3, #428]	; 0x1ac
     85e:	f8c3 21ac 	str.w	r2, [r3, #428]	; 0x1ac
		USB1_ENDPTCOMPLETE = USB1_ENDPTCOMPLETE; // Clear all the endpoint complete status
     862:	f8d3 21bc 	ldr.w	r2, [r3, #444]	; 0x1bc
     866:	f8c3 21bc 	str.w	r2, [r3, #444]	; 0x1bc
		while (USB1_ENDPTPRIME != 0) ; // Wait for any endpoint priming
     86a:	f8d3 41b0 	ldr.w	r4, [r3, #432]	; 0x1b0
     86e:	2c00      	cmp	r4, #0
     870:	d1fb      	bne.n	86a <usb_isr+0xd2>
		USB1_ENDPTFLUSH = 0xFFFFFFFF;  // Cancel all endpoint primed status
     872:	f04f 32ff 	mov.w	r2, #4294967295
     876:	f8c3 21b4 	str.w	r2, [r3, #436]	; 0x1b4
		if ((USB1_PORTSC1 & USB_PORTSC1_PR)) {
     87a:	f8d3 3184 	ldr.w	r3, [r3, #388]	; 0x184
		usb_serial_reset();
     87e:	f000 fd2d 	bl	12dc <usb_serial_reset>
		endpointN_notify_mask = 0;
     882:	4b60      	ldr	r3, [pc, #384]	; (a04 <usb_isr+0x26c>)
     884:	601c      	str	r4, [r3, #0]
	if (status & USB_USBSTS_TI0) {
     886:	01fc      	lsls	r4, r7, #7
     888:	d503      	bpl.n	892 <usb_isr+0xfa>
		if (usb_timer0_callback != NULL) usb_timer0_callback();
     88a:	4b5f      	ldr	r3, [pc, #380]	; (a08 <usb_isr+0x270>)
     88c:	681b      	ldr	r3, [r3, #0]
     88e:	b103      	cbz	r3, 892 <usb_isr+0xfa>
     890:	4798      	blx	r3
	if (status & USB_USBSTS_TI1) {
     892:	01b8      	lsls	r0, r7, #6
     894:	d503      	bpl.n	89e <usb_isr+0x106>
		if (usb_timer1_callback != NULL) usb_timer1_callback();
     896:	4b5d      	ldr	r3, [pc, #372]	; (a0c <usb_isr+0x274>)
     898:	681b      	ldr	r3, [r3, #0]
     89a:	b103      	cbz	r3, 89e <usb_isr+0x106>
     89c:	4798      	blx	r3
	if (status & USB_USBSTS_PCI) {
     89e:	0779      	lsls	r1, r7, #29
     8a0:	d508      	bpl.n	8b4 <usb_isr+0x11c>
		if (USB1_PORTSC1 & USB_PORTSC1_HSP) {
     8a2:	4b56      	ldr	r3, [pc, #344]	; (9fc <usb_isr+0x264>)
     8a4:	f8d3 3184 	ldr.w	r3, [r3, #388]	; 0x184
     8a8:	f413 7300 	ands.w	r3, r3, #512	; 0x200
     8ac:	d047      	beq.n	93e <usb_isr+0x1a6>
			usb_high_speed = 1;
     8ae:	4b58      	ldr	r3, [pc, #352]	; (a10 <usb_isr+0x278>)
     8b0:	2201      	movs	r2, #1
     8b2:	701a      	strb	r2, [r3, #0]
	if ((USB1_USBINTR & USB_USBINTR_SRE) && (status & USB_USBSTS_SRI)) {
     8b4:	4b51      	ldr	r3, [pc, #324]	; (9fc <usb_isr+0x264>)
     8b6:	f8d3 3148 	ldr.w	r3, [r3, #328]	; 0x148
     8ba:	061a      	lsls	r2, r3, #24
     8bc:	d50a      	bpl.n	8d4 <usb_isr+0x13c>
     8be:	063b      	lsls	r3, r7, #24
     8c0:	d508      	bpl.n	8d4 <usb_isr+0x13c>
		if (usb_reboot_timer) {
     8c2:	4a54      	ldr	r2, [pc, #336]	; (a14 <usb_isr+0x27c>)
     8c4:	7813      	ldrb	r3, [r2, #0]
     8c6:	b12b      	cbz	r3, 8d4 <usb_isr+0x13c>
			if (--usb_reboot_timer == 0) {
     8c8:	3b01      	subs	r3, #1
     8ca:	b2db      	uxtb	r3, r3
     8cc:	7013      	strb	r3, [r2, #0]
     8ce:	2b00      	cmp	r3, #0
     8d0:	f000 8272 	beq.w	db8 <usb_isr+0x620>
}
     8d4:	b003      	add	sp, #12
     8d6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
			if (completestatus & endpoint0_notify_mask) {
     8da:	494f      	ldr	r1, [pc, #316]	; (a18 <usb_isr+0x280>)
			USB1_ENDPTCOMPLETE = completestatus;
     8dc:	f8c2 31bc 	str.w	r3, [r2, #444]	; 0x1bc
			if (completestatus & endpoint0_notify_mask) {
     8e0:	6808      	ldr	r0, [r1, #0]
     8e2:	4203      	tst	r3, r0
     8e4:	f040 81d1 	bne.w	c8a <usb_isr+0x4f2>
			completestatus &= endpointN_notify_mask;
     8e8:	4a46      	ldr	r2, [pc, #280]	; (a04 <usb_isr+0x26c>)
     8ea:	6814      	ldr	r4, [r2, #0]
			if (completestatus) {
     8ec:	401c      	ands	r4, r3
     8ee:	d0b1      	beq.n	854 <usb_isr+0xbc>
				while (tx) {
     8f0:	ea5f 4814 	movs.w	r8, r4, lsr #16
     8f4:	d010      	beq.n	918 <usb_isr+0x180>
     8f6:	4e42      	ldr	r6, [pc, #264]	; (a00 <usb_isr+0x268>)
					tx &= ~(1<<p);
     8f8:	f04f 0901 	mov.w	r9, #1
					int p=__builtin_ctz(tx);
     8fc:	fa98 f5a8 	rbit	r5, r8
     900:	fab5 f585 	clz	r5, r5
					run_callbacks(endpoint_queue_head + p * 2 + 1);
     904:	eb06 10c5 	add.w	r0, r6, r5, lsl #7
					tx &= ~(1<<p);
     908:	fa09 f505 	lsl.w	r5, r9, r5
					run_callbacks(endpoint_queue_head + p * 2 + 1);
     90c:	3040      	adds	r0, #64	; 0x40
     90e:	f7ff fec5 	bl	69c <run_callbacks>
				while (tx) {
     912:	ea38 0805 	bics.w	r8, r8, r5
     916:	d1f1      	bne.n	8fc <usb_isr+0x164>
				uint32_t rx = completestatus & 0xffff;
     918:	b2a4      	uxth	r4, r4
				while(rx) {
     91a:	2c00      	cmp	r4, #0
     91c:	d09a      	beq.n	854 <usb_isr+0xbc>
     91e:	4e38      	ldr	r6, [pc, #224]	; (a00 <usb_isr+0x268>)
					rx &= ~(1<<p);
     920:	f04f 0801 	mov.w	r8, #1
					int p=__builtin_ctz(rx);
     924:	fa94 f5a4 	rbit	r5, r4
     928:	fab5 f585 	clz	r5, r5
					run_callbacks(endpoint_queue_head + p * 2);
     92c:	eb06 10c5 	add.w	r0, r6, r5, lsl #7
					rx &= ~(1<<p);
     930:	fa08 f505 	lsl.w	r5, r8, r5
					run_callbacks(endpoint_queue_head + p * 2);
     934:	f7ff feb2 	bl	69c <run_callbacks>
				while(rx) {
     938:	43ac      	bics	r4, r5
     93a:	d1f3      	bne.n	924 <usb_isr+0x18c>
     93c:	e78a      	b.n	854 <usb_isr+0xbc>
			usb_high_speed = 0;
     93e:	4a34      	ldr	r2, [pc, #208]	; (a10 <usb_isr+0x278>)
     940:	7013      	strb	r3, [r2, #0]
     942:	e7b7      	b.n	8b4 <usb_isr+0x11c>
	switch (setup.wRequestAndType) {
     944:	2b80      	cmp	r3, #128	; 0x80
     946:	f47f af78 	bne.w	83a <usb_isr+0xa2>
		reply_buffer[0] = 0;
     94a:	4834      	ldr	r0, [pc, #208]	; (a1c <usb_isr+0x284>)
		endpoint0_transmit(reply_buffer, 2, 0);
     94c:	2102      	movs	r1, #2
		reply_buffer[0] = 0;
     94e:	8005      	strh	r5, [r0, #0]
		endpoint0_transmit(reply_buffer, 2, 0);
     950:	f7ff fec0 	bl	6d4 <endpoint0_transmit.constprop.0>
		return;
     954:	e775      	b.n	842 <usb_isr+0xaa>
	switch (setup.wRequestAndType) {
     956:	f5b3 6fa0 	cmp.w	r3, #1280	; 0x500
     95a:	f000 810b 	beq.w	b74 <usb_isr+0x3dc>
     95e:	f5a3 63d0 	sub.w	r3, r3, #1664	; 0x680
     962:	2b01      	cmp	r3, #1
     964:	f63f af69 	bhi.w	83a <usb_isr+0xa2>
		for (list = usb_descriptor_list; list->addr != NULL; list++) {
     968:	4b2d      	ldr	r3, [pc, #180]	; (a20 <usb_isr+0x288>)
     96a:	685d      	ldr	r5, [r3, #4]
     96c:	2d00      	cmp	r5, #0
     96e:	f43f af64 	beq.w	83a <usb_isr+0xa2>
			if (setup.wValue == list->wValue && setup.wIndex == list->wIndex) {
     972:	fa1f fc8c 	uxth.w	ip, ip
     976:	ea4f 4e12 	mov.w	lr, r2, lsr #16
     97a:	e004      	b.n	986 <usb_isr+0x1ee>
		for (list = usb_descriptor_list; list->addr != NULL; list++) {
     97c:	691d      	ldr	r5, [r3, #16]
     97e:	330c      	adds	r3, #12
     980:	2d00      	cmp	r5, #0
     982:	f43f af5a 	beq.w	83a <usb_isr+0xa2>
			if (setup.wValue == list->wValue && setup.wIndex == list->wIndex) {
     986:	881a      	ldrh	r2, [r3, #0]
     988:	4572      	cmp	r2, lr
     98a:	d1f7      	bne.n	97c <usb_isr+0x1e4>
     98c:	885a      	ldrh	r2, [r3, #2]
     98e:	4562      	cmp	r2, ip
     990:	d1f4      	bne.n	97c <usb_isr+0x1e4>
				if ((setup.wValue >> 8) == 3) {
     992:	ea4f 221e 	mov.w	r2, lr, lsr #8
     996:	2a03      	cmp	r2, #3
     998:	f000 81a5 	beq.w	ce6 <usb_isr+0x54e>
					datalen = list->length;
     99c:	891a      	ldrh	r2, [r3, #8]
				if (datalen > setup.wLength) datalen = setup.wLength;
     99e:	0c00      	lsrs	r0, r0, #16
     9a0:	4282      	cmp	r2, r0
     9a2:	bf28      	it	cs
     9a4:	4602      	movcs	r2, r0
				if (setup.wValue == 0x200) {
     9a6:	f5be 7f00 	cmp.w	lr, #512	; 0x200
     9aa:	f040 81a1 	bne.w	cf0 <usb_isr+0x558>
					if (usb_high_speed) src = usb_config_descriptor_480;
     9ae:	4b18      	ldr	r3, [pc, #96]	; (a10 <usb_isr+0x278>)
     9b0:	491c      	ldr	r1, [pc, #112]	; (a24 <usb_isr+0x28c>)
     9b2:	7818      	ldrb	r0, [r3, #0]
     9b4:	4b1c      	ldr	r3, [pc, #112]	; (a28 <usb_isr+0x290>)
					memcpy(usb_descriptor_buffer, src, datalen);
     9b6:	9201      	str	r2, [sp, #4]
     9b8:	2800      	cmp	r0, #0
     9ba:	bf18      	it	ne
     9bc:	4619      	movne	r1, r3
     9be:	481b      	ldr	r0, [pc, #108]	; (a2c <usb_isr+0x294>)
     9c0:	f7ff fc64 	bl	28c <memcpy>
     9c4:	4d19      	ldr	r5, [pc, #100]	; (a2c <usb_isr+0x294>)
     9c6:	9a01      	ldr	r2, [sp, #4]
     9c8:	e1e1      	b.n	d8e <usb_isr+0x5f6>
	switch (setup.wRequestAndType) {
     9ca:	f242 2121 	movw	r1, #8737	; 0x2221
     9ce:	428b      	cmp	r3, r1
     9d0:	d07c      	beq.n	acc <usb_isr+0x334>
     9d2:	d933      	bls.n	a3c <usb_isr+0x2a4>
     9d4:	f242 3121 	movw	r1, #8993	; 0x2321
     9d8:	428b      	cmp	r3, r1
     9da:	f000 8081 	beq.w	ae0 <usb_isr+0x348>
     9de:	f64f 01c0 	movw	r1, #63680	; 0xf8c0
     9e2:	428b      	cmp	r3, r1
     9e4:	f47f af29 	bne.w	83a <usb_isr+0xa2>
		if ((setup.wIndex & 0xFF00) != 0) break; // 1=Genre, 4=Compat ID, 5=Properties
     9e8:	f410 4f7f 	tst.w	r0, #65280	; 0xff00
     9ec:	b283      	uxth	r3, r0
     9ee:	f47f af24 	bne.w	83a <usb_isr+0xa2>
		setup.wIndex |= 0xEE00; // alter wIndex and treat as normal USB descriptor
     9f2:	f443 436e 	orr.w	r3, r3, #60928	; 0xee00
     9f6:	f363 0c0f 	bfi	ip, r3, #0, #16
     9fa:	e7b5      	b.n	968 <usb_isr+0x1d0>
     9fc:	402e0000 	.word	0x402e0000
     a00:	20000000 	.word	0x20000000
     a04:	200011fc 	.word	0x200011fc
     a08:	2000128c 	.word	0x2000128c
     a0c:	20001290 	.word	0x20001290
     a10:	200012a7 	.word	0x200012a7
     a14:	200012a8 	.word	0x200012a8
     a18:	200011f8 	.word	0x200011f8
     a1c:	20001228 	.word	0x20001228
     a20:	20000644 	.word	0x20000644
     a24:	60001eb8 	.word	0x60001eb8
     a28:	60001f1c 	.word	0x60001f1c
     a2c:	20200000 	.word	0x20200000
     a30:	200011f0 	.word	0x200011f0
     a34:	b8c6cf5d 	.word	0xb8c6cf5d
     a38:	402e01c0 	.word	0x402e01c0
	switch (setup.wRequestAndType) {
     a3c:	f5b3 6f10 	cmp.w	r3, #2304	; 0x900
     a40:	d066      	beq.n	b10 <usb_isr+0x378>
     a42:	f242 0121 	movw	r1, #8225	; 0x2021
     a46:	428b      	cmp	r3, r1
     a48:	f47f aef7 	bne.w	83a <usb_isr+0xa2>
		if (setup.wLength != 7) break;
     a4c:	0c03      	lsrs	r3, r0, #16
     a4e:	2b07      	cmp	r3, #7
     a50:	f47f aef3 	bne.w	83a <usb_isr+0xa2>
		endpoint0_transfer_data.next = 1;
     a54:	4bb2      	ldr	r3, [pc, #712]	; (d20 <usb_isr+0x588>)
		endpoint0_transfer_data.pointer1 = addr + 4096;
     a56:	49b3      	ldr	r1, [pc, #716]	; (d24 <usb_isr+0x58c>)
		endpoint_queue_head[0].status = 0;
     a58:	60f5      	str	r5, [r6, #12]
		endpoint0_transfer_data.pointer1 = addr + 4096;
     a5a:	60d9      	str	r1, [r3, #12]
		endpoint0_setupdata.bothwords = setupdata;
     a5c:	49b2      	ldr	r1, [pc, #712]	; (d28 <usb_isr+0x590>)
		endpoint_queue_head[0].next = (uint32_t)&endpoint0_transfer_data;
     a5e:	60b3      	str	r3, [r6, #8]
		endpoint0_transfer_data.pointer0 = addr; // format: table 55-60, pg 3159
     a60:	f8c3 9008 	str.w	r9, [r3, #8]
		endpoint0_setupdata.bothwords = setupdata;
     a64:	e9c1 2000 	strd	r2, r0, [r1]
		endpoint0_transfer_data.next = 1;
     a68:	2201      	movs	r2, #1
     a6a:	601a      	str	r2, [r3, #0]
		endpoint0_transfer_data.status = (len << 16) | (1<<7);
     a6c:	4aaf      	ldr	r2, [pc, #700]	; (d2c <usb_isr+0x594>)
     a6e:	605a      	str	r2, [r3, #4]
		endpoint0_transfer_data.pointer2 = addr + 8192;
     a70:	4aaf      	ldr	r2, [pc, #700]	; (d30 <usb_isr+0x598>)
     a72:	611a      	str	r2, [r3, #16]
		USB1_ENDPTPRIME |= (1<<0);
     a74:	f8d4 11b0 	ldr.w	r1, [r4, #432]	; 0x1b0
     a78:	f041 0101 	orr.w	r1, r1, #1
     a7c:	f8c4 11b0 	str.w	r1, [r4, #432]	; 0x1b0
		endpoint0_transfer_data.pointer3 = addr + 12288;
     a80:	f502 5180 	add.w	r1, r2, #4096	; 0x1000
		endpoint0_transfer_data.pointer4 = addr + 16384;
     a84:	f502 5200 	add.w	r2, r2, #8192	; 0x2000
		endpoint0_transfer_data.pointer3 = addr + 12288;
     a88:	6159      	str	r1, [r3, #20]
		endpoint0_transfer_data.pointer4 = addr + 16384;
     a8a:	619a      	str	r2, [r3, #24]
		while (USB1_ENDPTPRIME) ;
     a8c:	f8d4 31b0 	ldr.w	r3, [r4, #432]	; 0x1b0
     a90:	2b00      	cmp	r3, #0
     a92:	d1fb      	bne.n	a8c <usb_isr+0x2f4>
	endpoint0_transfer_ack.next = 1;
     a94:	4aa7      	ldr	r2, [pc, #668]	; (d34 <usb_isr+0x59c>)
	endpoint_queue_head[1].status = 0;
     a96:	64f3      	str	r3, [r6, #76]	; 0x4c
	endpoint0_transfer_ack.pointer0 = 0;
     a98:	6093      	str	r3, [r2, #8]
	endpoint0_transfer_ack.next = 1;
     a9a:	2301      	movs	r3, #1
	endpoint_queue_head[1].next = (uint32_t)&endpoint0_transfer_ack;
     a9c:	64b2      	str	r2, [r6, #72]	; 0x48
	endpoint0_transfer_ack.next = 1;
     a9e:	6013      	str	r3, [r2, #0]
	endpoint0_transfer_ack.status = (1<<7) | (notify ? (1 << 15) : 0);
     aa0:	f248 0380 	movw	r3, #32896	; 0x8080
     aa4:	6053      	str	r3, [r2, #4]
	USB1_ENDPTCOMPLETE = (1<<0) | (1<<16);
     aa6:	f04f 1301 	mov.w	r3, #65537	; 0x10001
     aaa:	f8c4 31bc 	str.w	r3, [r4, #444]	; 0x1bc
	USB1_ENDPTPRIME |= (1<<16);
     aae:	f8d4 31b0 	ldr.w	r3, [r4, #432]	; 0x1b0
     ab2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
     ab6:	f8c4 31b0 	str.w	r3, [r4, #432]	; 0x1b0
	endpoint0_notify_mask = (notify ? (1 << 16) : 0);
     aba:	f44f 3380 	mov.w	r3, #65536	; 0x10000
     abe:	f8ca 3000 	str.w	r3, [sl]
	while (USB1_ENDPTPRIME) ;
     ac2:	f8d4 31b0 	ldr.w	r3, [r4, #432]	; 0x1b0
     ac6:	2b00      	cmp	r3, #0
     ac8:	d1fb      	bne.n	ac2 <usb_isr+0x32a>
     aca:	e6ba      	b.n	842 <usb_isr+0xaa>
		if (setup.wIndex == CDC_STATUS_INTERFACE) {
     acc:	b280      	uxth	r0, r0
     ace:	b938      	cbnz	r0, ae0 <usb_isr+0x348>
			usb_cdc_line_rtsdtr_millis = systick_millis_count;
     ad0:	4b99      	ldr	r3, [pc, #612]	; (d38 <usb_isr+0x5a0>)
			usb_cdc_line_rtsdtr = setup.wValue;
     ad2:	f3c2 4207 	ubfx	r2, r2, #16, #8
			usb_cdc_line_rtsdtr_millis = systick_millis_count;
     ad6:	6819      	ldr	r1, [r3, #0]
     ad8:	4b98      	ldr	r3, [pc, #608]	; (d3c <usb_isr+0x5a4>)
     ada:	6019      	str	r1, [r3, #0]
			usb_cdc_line_rtsdtr = setup.wValue;
     adc:	4b98      	ldr	r3, [pc, #608]	; (d40 <usb_isr+0x5a8>)
     ade:	701a      	strb	r2, [r3, #0]
	endpoint0_transfer_ack.next = 1;
     ae0:	4b94      	ldr	r3, [pc, #592]	; (d34 <usb_isr+0x59c>)
	endpoint0_transfer_ack.pointer0 = 0;
     ae2:	2200      	movs	r2, #0
     ae4:	609a      	str	r2, [r3, #8]
	endpoint_queue_head[1].status = 0;
     ae6:	64f2      	str	r2, [r6, #76]	; 0x4c
	endpoint0_transfer_ack.next = 1;
     ae8:	2201      	movs	r2, #1
	endpoint_queue_head[1].next = (uint32_t)&endpoint0_transfer_ack;
     aea:	64b3      	str	r3, [r6, #72]	; 0x48
	endpoint0_transfer_ack.next = 1;
     aec:	601a      	str	r2, [r3, #0]
	endpoint0_transfer_ack.status = (1<<7) | (notify ? (1 << 15) : 0);
     aee:	2280      	movs	r2, #128	; 0x80
     af0:	605a      	str	r2, [r3, #4]
	USB1_ENDPTCOMPLETE = (1<<0) | (1<<16);
     af2:	f04f 1301 	mov.w	r3, #65537	; 0x10001
     af6:	f8c4 31bc 	str.w	r3, [r4, #444]	; 0x1bc
	USB1_ENDPTPRIME |= (1<<16);
     afa:	f8d4 31b0 	ldr.w	r3, [r4, #432]	; 0x1b0
     afe:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
     b02:	f8c4 31b0 	str.w	r3, [r4, #432]	; 0x1b0
	while (USB1_ENDPTPRIME) ;
     b06:	f8d4 31b0 	ldr.w	r3, [r4, #432]	; 0x1b0
     b0a:	2b00      	cmp	r3, #0
     b0c:	d1fb      	bne.n	b06 <usb_isr+0x36e>
     b0e:	e698      	b.n	842 <usb_isr+0xaa>
		usb_configuration = setup.wValue;
     b10:	f3c2 4207 	ubfx	r2, r2, #16, #8
     b14:	4b8b      	ldr	r3, [pc, #556]	; (d44 <usb_isr+0x5ac>)
     b16:	701a      	strb	r2, [r3, #0]
		USB1_ENDPTCTRL2 = ENDPOINT2_CONFIG;
     b18:	4b8b      	ldr	r3, [pc, #556]	; (d48 <usb_isr+0x5b0>)
     b1a:	f8c4 31c8 	str.w	r3, [r4, #456]	; 0x1c8
		USB1_ENDPTCTRL3 = ENDPOINT3_CONFIG;
     b1e:	4b8b      	ldr	r3, [pc, #556]	; (d4c <usb_isr+0x5b4>)
     b20:	f8c4 31cc 	str.w	r3, [r4, #460]	; 0x1cc
		USB1_ENDPTCTRL4 = ENDPOINT4_CONFIG;
     b24:	4b8a      	ldr	r3, [pc, #552]	; (d50 <usb_isr+0x5b8>)
     b26:	f8c4 31d0 	str.w	r3, [r4, #464]	; 0x1d0
		usb_serial_configure();
     b2a:	f000 fbd9 	bl	12e0 <usb_serial_configure>
		memset(endpoint_queue_head + 2, 0, sizeof(endpoint_t) * 2);
     b2e:	2280      	movs	r2, #128	; 0x80
     b30:	4629      	mov	r1, r5
     b32:	4888      	ldr	r0, [pc, #544]	; (d54 <usb_isr+0x5bc>)
     b34:	f001 f918 	bl	1d68 <memset>
		endpoint_queue_head[3].pointer4 = 0x74D59319;
     b38:	4b87      	ldr	r3, [pc, #540]	; (d58 <usb_isr+0x5c0>)
	endpoint0_transfer_ack.status = (1<<7) | (notify ? (1 << 15) : 0);
     b3a:	2280      	movs	r2, #128	; 0x80
		endpoint_queue_head[2].pointer4 = 0xB8C6CF5D;
     b3c:	f8c6 b0a0 	str.w	fp, [r6, #160]	; 0xa0
		endpoint_queue_head[3].pointer4 = 0x74D59319;
     b40:	f8c6 30e0 	str.w	r3, [r6, #224]	; 0xe0
	endpoint0_transfer_ack.next = 1;
     b44:	4b7b      	ldr	r3, [pc, #492]	; (d34 <usb_isr+0x59c>)
	endpoint_queue_head[1].status = 0;
     b46:	64f5      	str	r5, [r6, #76]	; 0x4c
	endpoint0_transfer_ack.status = (1<<7) | (notify ? (1 << 15) : 0);
     b48:	605a      	str	r2, [r3, #4]
	endpoint0_transfer_ack.next = 1;
     b4a:	2201      	movs	r2, #1
	endpoint_queue_head[1].next = (uint32_t)&endpoint0_transfer_ack;
     b4c:	64b3      	str	r3, [r6, #72]	; 0x48
	endpoint0_transfer_ack.pointer0 = 0;
     b4e:	609d      	str	r5, [r3, #8]
	endpoint0_transfer_ack.next = 1;
     b50:	601a      	str	r2, [r3, #0]
	USB1_ENDPTCOMPLETE = (1<<0) | (1<<16);
     b52:	f04f 1301 	mov.w	r3, #65537	; 0x10001
     b56:	f8c4 31bc 	str.w	r3, [r4, #444]	; 0x1bc
	USB1_ENDPTPRIME |= (1<<16);
     b5a:	f8d4 31b0 	ldr.w	r3, [r4, #432]	; 0x1b0
     b5e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
     b62:	f8c4 31b0 	str.w	r3, [r4, #432]	; 0x1b0
	endpoint0_notify_mask = (notify ? (1 << 16) : 0);
     b66:	f8ca 5000 	str.w	r5, [sl]
	while (USB1_ENDPTPRIME) ;
     b6a:	f8d4 31b0 	ldr.w	r3, [r4, #432]	; 0x1b0
     b6e:	2b00      	cmp	r3, #0
     b70:	d1fb      	bne.n	b6a <usb_isr+0x3d2>
     b72:	e666      	b.n	842 <usb_isr+0xaa>
	endpoint0_transfer_ack.next = 1;
     b74:	4b6f      	ldr	r3, [pc, #444]	; (d34 <usb_isr+0x59c>)
     b76:	2101      	movs	r1, #1
	endpoint_queue_head[1].status = 0;
     b78:	64f5      	str	r5, [r6, #76]	; 0x4c
	endpoint0_transfer_ack.next = 1;
     b7a:	6019      	str	r1, [r3, #0]
	endpoint0_transfer_ack.status = (1<<7) | (notify ? (1 << 15) : 0);
     b7c:	2180      	movs	r1, #128	; 0x80
	endpoint0_transfer_ack.pointer0 = 0;
     b7e:	609d      	str	r5, [r3, #8]
	endpoint_queue_head[1].next = (uint32_t)&endpoint0_transfer_ack;
     b80:	64b3      	str	r3, [r6, #72]	; 0x48
	endpoint0_transfer_ack.status = (1<<7) | (notify ? (1 << 15) : 0);
     b82:	6059      	str	r1, [r3, #4]
	USB1_ENDPTCOMPLETE = (1<<0) | (1<<16);
     b84:	f04f 1301 	mov.w	r3, #65537	; 0x10001
     b88:	f8c4 31bc 	str.w	r3, [r4, #444]	; 0x1bc
	USB1_ENDPTPRIME |= (1<<16);
     b8c:	f8d4 31b0 	ldr.w	r3, [r4, #432]	; 0x1b0
     b90:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
     b94:	f8c4 31b0 	str.w	r3, [r4, #432]	; 0x1b0
	while (USB1_ENDPTPRIME) ;
     b98:	f8d4 31b0 	ldr.w	r3, [r4, #432]	; 0x1b0
     b9c:	2b00      	cmp	r3, #0
     b9e:	d1fb      	bne.n	b98 <usb_isr+0x400>
		USB1_DEVICEADDR = USB_DEVICEADDR_USBADR(setup.wValue) | USB_DEVICEADDR_USBADRA;
     ba0:	0c13      	lsrs	r3, r2, #16
     ba2:	065b      	lsls	r3, r3, #25
     ba4:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
     ba8:	f8c4 3154 	str.w	r3, [r4, #340]	; 0x154
		return;
     bac:	e649      	b.n	842 <usb_isr+0xaa>
		reply_buffer[0] = usb_configuration;
     bae:	4b65      	ldr	r3, [pc, #404]	; (d44 <usb_isr+0x5ac>)
		endpoint0_transmit(reply_buffer, 1, 0);
     bb0:	2101      	movs	r1, #1
		reply_buffer[0] = usb_configuration;
     bb2:	486a      	ldr	r0, [pc, #424]	; (d5c <usb_isr+0x5c4>)
     bb4:	781b      	ldrb	r3, [r3, #0]
     bb6:	7003      	strb	r3, [r0, #0]
		endpoint0_transmit(reply_buffer, 1, 0);
     bb8:	f7ff fd8c 	bl	6d4 <endpoint0_transmit.constprop.0>
		return;
     bbc:	e641      	b.n	842 <usb_isr+0xaa>
		endpoint = setup.wIndex & 0x7F;
     bbe:	b283      	uxth	r3, r0
		if (endpoint > 7) break;
     bc0:	f010 0078 	ands.w	r0, r0, #120	; 0x78
     bc4:	f47f ae39 	bne.w	83a <usb_isr+0xa2>
		endpoint = setup.wIndex & 0x7F;
     bc8:	f003 027f 	and.w	r2, r3, #127	; 0x7f
		ctrl = *((uint32_t *)&USB1_ENDPTCTRL0 + endpoint);
     bcc:	f858 1022 	ldr.w	r1, [r8, r2, lsl #2]
		reply_buffer[0] = 0;
     bd0:	4a62      	ldr	r2, [pc, #392]	; (d5c <usb_isr+0x5c4>)
     bd2:	8010      	strh	r0, [r2, #0]
		if ((dir && (ctrl & USB_ENDPTCTRL_TXS)) || (!dir && (ctrl & USB_ENDPTCTRL_RXS))) {
     bd4:	0618      	lsls	r0, r3, #24
     bd6:	f100 809e 	bmi.w	d16 <usb_isr+0x57e>
     bda:	07cb      	lsls	r3, r1, #31
     bdc:	d501      	bpl.n	be2 <usb_isr+0x44a>
			reply_buffer[0] = 1;
     bde:	2301      	movs	r3, #1
     be0:	7013      	strb	r3, [r2, #0]
		endpoint0_transmit(reply_buffer, 2, 0);
     be2:	2102      	movs	r1, #2
     be4:	485d      	ldr	r0, [pc, #372]	; (d5c <usb_isr+0x5c4>)
     be6:	f7ff fd75 	bl	6d4 <endpoint0_transmit.constprop.0>
		return;
     bea:	e62a      	b.n	842 <usb_isr+0xaa>
		if (endpoint > 7) break;
     bec:	f010 0f78 	tst.w	r0, #120	; 0x78
     bf0:	b283      	uxth	r3, r0
     bf2:	f47f ae22 	bne.w	83a <usb_isr+0xa2>
		endpoint = setup.wIndex & 0x7F;
     bf6:	f003 027f 	and.w	r2, r3, #127	; 0x7f
		if (dir) {
     bfa:	f013 0f80 	tst.w	r3, #128	; 0x80
			*((volatile uint32_t *)&USB1_ENDPTCTRL0 + endpoint) |= USB_ENDPTCTRL_TXS;
     bfe:	f858 3022 	ldr.w	r3, [r8, r2, lsl #2]
     c02:	bf14      	ite	ne
     c04:	f443 3380 	orrne.w	r3, r3, #65536	; 0x10000
			*((volatile uint32_t *)&USB1_ENDPTCTRL0 + endpoint) |= USB_ENDPTCTRL_RXS;
     c08:	f043 0301 	orreq.w	r3, r3, #1
     c0c:	f848 3022 	str.w	r3, [r8, r2, lsl #2]
	endpoint0_transfer_ack.pointer0 = 0;
     c10:	2200      	movs	r2, #0
	endpoint0_transfer_ack.next = 1;
     c12:	4b48      	ldr	r3, [pc, #288]	; (d34 <usb_isr+0x59c>)
	endpoint_queue_head[1].status = 0;
     c14:	64f2      	str	r2, [r6, #76]	; 0x4c
	endpoint0_transfer_ack.pointer0 = 0;
     c16:	609a      	str	r2, [r3, #8]
	endpoint0_transfer_ack.next = 1;
     c18:	2201      	movs	r2, #1
	endpoint_queue_head[1].next = (uint32_t)&endpoint0_transfer_ack;
     c1a:	64b3      	str	r3, [r6, #72]	; 0x48
	endpoint0_transfer_ack.next = 1;
     c1c:	601a      	str	r2, [r3, #0]
	endpoint0_transfer_ack.status = (1<<7) | (notify ? (1 << 15) : 0);
     c1e:	2280      	movs	r2, #128	; 0x80
     c20:	605a      	str	r2, [r3, #4]
	USB1_ENDPTCOMPLETE = (1<<0) | (1<<16);
     c22:	f04f 1301 	mov.w	r3, #65537	; 0x10001
     c26:	f8c4 31bc 	str.w	r3, [r4, #444]	; 0x1bc
	USB1_ENDPTPRIME |= (1<<16);
     c2a:	f8d4 31b0 	ldr.w	r3, [r4, #432]	; 0x1b0
     c2e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
     c32:	f8c4 31b0 	str.w	r3, [r4, #432]	; 0x1b0
	while (USB1_ENDPTPRIME) ;
     c36:	f8d4 31b0 	ldr.w	r3, [r4, #432]	; 0x1b0
     c3a:	2b00      	cmp	r3, #0
     c3c:	d1fb      	bne.n	c36 <usb_isr+0x49e>
     c3e:	e600      	b.n	842 <usb_isr+0xaa>
		endpoint = setup.wIndex & 0x7F;
     c40:	f003 027f 	and.w	r2, r3, #127	; 0x7f
		if (dir) {
     c44:	f013 0f80 	tst.w	r3, #128	; 0x80
			*((volatile uint32_t *)&USB1_ENDPTCTRL0 + endpoint) &= ~USB_ENDPTCTRL_TXS;
     c48:	f858 3022 	ldr.w	r3, [r8, r2, lsl #2]
     c4c:	bf14      	ite	ne
     c4e:	f423 3380 	bicne.w	r3, r3, #65536	; 0x10000
			*((volatile uint32_t *)&USB1_ENDPTCTRL0 + endpoint) &= ~USB_ENDPTCTRL_RXS;
     c52:	f023 0301 	biceq.w	r3, r3, #1
     c56:	f848 3022 	str.w	r3, [r8, r2, lsl #2]
	endpoint0_transfer_ack.pointer0 = 0;
     c5a:	2200      	movs	r2, #0
	endpoint0_transfer_ack.next = 1;
     c5c:	4b35      	ldr	r3, [pc, #212]	; (d34 <usb_isr+0x59c>)
	endpoint_queue_head[1].status = 0;
     c5e:	64f2      	str	r2, [r6, #76]	; 0x4c
	endpoint0_transfer_ack.pointer0 = 0;
     c60:	609a      	str	r2, [r3, #8]
	endpoint0_transfer_ack.next = 1;
     c62:	2201      	movs	r2, #1
	endpoint_queue_head[1].next = (uint32_t)&endpoint0_transfer_ack;
     c64:	64b3      	str	r3, [r6, #72]	; 0x48
	endpoint0_transfer_ack.next = 1;
     c66:	601a      	str	r2, [r3, #0]
	endpoint0_transfer_ack.status = (1<<7) | (notify ? (1 << 15) : 0);
     c68:	2280      	movs	r2, #128	; 0x80
     c6a:	605a      	str	r2, [r3, #4]
	USB1_ENDPTCOMPLETE = (1<<0) | (1<<16);
     c6c:	f04f 1301 	mov.w	r3, #65537	; 0x10001
     c70:	f8c4 31bc 	str.w	r3, [r4, #444]	; 0x1bc
	USB1_ENDPTPRIME |= (1<<16);
     c74:	f8d4 31b0 	ldr.w	r3, [r4, #432]	; 0x1b0
     c78:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
     c7c:	f8c4 31b0 	str.w	r3, [r4, #432]	; 0x1b0
	while (USB1_ENDPTPRIME) ;
     c80:	f8d4 31b0 	ldr.w	r3, [r4, #432]	; 0x1b0
     c84:	2b00      	cmp	r3, #0
     c86:	d1fb      	bne.n	c80 <usb_isr+0x4e8>
     c88:	e5db      	b.n	842 <usb_isr+0xaa>
				endpoint0_notify_mask = 0;
     c8a:	2000      	movs	r0, #0
     c8c:	6008      	str	r0, [r1, #0]
	setup.bothwords = endpoint0_setupdata.bothwords;
     c8e:	4926      	ldr	r1, [pc, #152]	; (d28 <usb_isr+0x590>)
	if (setup.wRequestAndType == 0x2021 && setup.wIndex == CDC_STATUS_INTERFACE) {
     c90:	880c      	ldrh	r4, [r1, #0]
	setup.bothwords = endpoint0_setupdata.bothwords;
     c92:	6848      	ldr	r0, [r1, #4]
	if (setup.wRequestAndType == 0x2021 && setup.wIndex == CDC_STATUS_INTERFACE) {
     c94:	f242 0121 	movw	r1, #8225	; 0x2021
     c98:	428c      	cmp	r4, r1
     c9a:	f47f ae25 	bne.w	8e8 <usb_isr+0x150>
     c9e:	b280      	uxth	r0, r0
     ca0:	2800      	cmp	r0, #0
     ca2:	f47f ae21 	bne.w	8e8 <usb_isr+0x150>
		memcpy(usb_cdc_line_coding, endpoint0_buffer, 7);
     ca6:	492e      	ldr	r1, [pc, #184]	; (d60 <usb_isr+0x5c8>)
     ca8:	4c2e      	ldr	r4, [pc, #184]	; (d64 <usb_isr+0x5cc>)
     caa:	c903      	ldmia	r1, {r0, r1}
     cac:	80a1      	strh	r1, [r4, #4]
		if (usb_cdc_line_coding[0] == 134) {
     cae:	2886      	cmp	r0, #134	; 0x86
		memcpy(usb_cdc_line_coding, endpoint0_buffer, 7);
     cb0:	ea4f 4111 	mov.w	r1, r1, lsr #16
     cb4:	6020      	str	r0, [r4, #0]
     cb6:	71a1      	strb	r1, [r4, #6]
		if (usb_cdc_line_coding[0] == 134) {
     cb8:	f47f ae16 	bne.w	8e8 <usb_isr+0x150>
	__disable_irq();
     cbc:	b672      	cpsid	i
	sof_usage |= (1 << interface);
     cbe:	482a      	ldr	r0, [pc, #168]	; (d68 <usb_isr+0x5d0>)
     cc0:	7801      	ldrb	r1, [r0, #0]
     cc2:	f041 0108 	orr.w	r1, r1, #8
     cc6:	7001      	strb	r1, [r0, #0]
	uint32_t intr = USB1_USBINTR;
     cc8:	f8d2 1148 	ldr.w	r1, [r2, #328]	; 0x148
	if (!(intr & USB_USBINTR_SRE)) {
     ccc:	060d      	lsls	r5, r1, #24
     cce:	d405      	bmi.n	cdc <usb_isr+0x544>
		USB1_USBSTS = USB_USBSTS_SRI; // clear prior SOF before SOF IRQ enable
     cd0:	2080      	movs	r0, #128	; 0x80
		USB1_USBINTR = intr | USB_USBINTR_SRE;
     cd2:	4301      	orrs	r1, r0
		USB1_USBSTS = USB_USBSTS_SRI; // clear prior SOF before SOF IRQ enable
     cd4:	f8c2 0144 	str.w	r0, [r2, #324]	; 0x144
		USB1_USBINTR = intr | USB_USBINTR_SRE;
     cd8:	f8c2 1148 	str.w	r1, [r2, #328]	; 0x148
	__enable_irq();
     cdc:	b662      	cpsie	i
			usb_reboot_timer = 80; // TODO: 10 if only 12 Mbit/sec
     cde:	4a23      	ldr	r2, [pc, #140]	; (d6c <usb_isr+0x5d4>)
     ce0:	2150      	movs	r1, #80	; 0x50
     ce2:	7011      	strb	r1, [r2, #0]
     ce4:	e600      	b.n	8e8 <usb_isr+0x150>
				if (datalen > setup.wLength) datalen = setup.wLength;
     ce6:	0c00      	lsrs	r0, r0, #16
					datalen = *(list->addr);
     ce8:	782a      	ldrb	r2, [r5, #0]
     cea:	4282      	cmp	r2, r0
     cec:	bf28      	it	cs
     cee:	4602      	movcs	r2, r0
				} else if (setup.wValue == 0x700) {
     cf0:	f5be 6fe0 	cmp.w	lr, #1792	; 0x700
     cf4:	d144      	bne.n	d80 <usb_isr+0x5e8>
					if (usb_high_speed) src = usb_config_descriptor_12;
     cf6:	4b1e      	ldr	r3, [pc, #120]	; (d70 <usb_isr+0x5d8>)
					memcpy(usb_descriptor_buffer, src, datalen);
     cf8:	4d1e      	ldr	r5, [pc, #120]	; (d74 <usb_isr+0x5dc>)
					if (usb_high_speed) src = usb_config_descriptor_12;
     cfa:	7818      	ldrb	r0, [r3, #0]
     cfc:	491e      	ldr	r1, [pc, #120]	; (d78 <usb_isr+0x5e0>)
     cfe:	4b1f      	ldr	r3, [pc, #124]	; (d7c <usb_isr+0x5e4>)
					memcpy(usb_descriptor_buffer, src, datalen);
     d00:	9201      	str	r2, [sp, #4]
     d02:	2800      	cmp	r0, #0
     d04:	bf18      	it	ne
     d06:	4619      	movne	r1, r3
     d08:	4628      	mov	r0, r5
     d0a:	f7ff fabf 	bl	28c <memcpy>
					usb_descriptor_buffer[1] = 7;
     d0e:	2307      	movs	r3, #7
     d10:	706b      	strb	r3, [r5, #1]
     d12:	9a01      	ldr	r2, [sp, #4]
     d14:	e03b      	b.n	d8e <usb_isr+0x5f6>
		if ((dir && (ctrl & USB_ENDPTCTRL_TXS)) || (!dir && (ctrl & USB_ENDPTCTRL_RXS))) {
     d16:	03c9      	lsls	r1, r1, #15
     d18:	f53f af61 	bmi.w	bde <usb_isr+0x446>
     d1c:	e761      	b.n	be2 <usb_isr+0x44a>
     d1e:	bf00      	nop
     d20:	20000ee0 	.word	0x20000ee0
     d24:	200021f0 	.word	0x200021f0
     d28:	20001080 	.word	0x20001080
     d2c:	00070080 	.word	0x00070080
     d30:	200031f0 	.word	0x200031f0
     d34:	20000ec0 	.word	0x20000ec0
     d38:	20001278 	.word	0x20001278
     d3c:	20001288 	.word	0x20001288
     d40:	200012a5 	.word	0x200012a5
     d44:	200012a6 	.word	0x200012a6
     d48:	00cc0002 	.word	0x00cc0002
     d4c:	000200c8 	.word	0x000200c8
     d50:	00c80002 	.word	0x00c80002
     d54:	20000080 	.word	0x20000080
     d58:	74d59319 	.word	0x74d59319
     d5c:	20001228 	.word	0x20001228
     d60:	200011f0 	.word	0x200011f0
     d64:	20001280 	.word	0x20001280
     d68:	200012a1 	.word	0x200012a1
     d6c:	200012a8 	.word	0x200012a8
     d70:	200012a7 	.word	0x200012a7
     d74:	20200000 	.word	0x20200000
     d78:	60001f1c 	.word	0x60001f1c
     d7c:	60001eb8 	.word	0x60001eb8
					memcpy(usb_descriptor_buffer, list->addr, datalen);
     d80:	4629      	mov	r1, r5
     d82:	4d10      	ldr	r5, [pc, #64]	; (dc4 <usb_isr+0x62c>)
     d84:	9201      	str	r2, [sp, #4]
     d86:	4628      	mov	r0, r5
     d88:	f7ff fa80 	bl	28c <memcpy>
     d8c:	9a01      	ldr	r2, [sp, #4]
	uint32_t location = (uint32_t)addr & 0xFFFFFFE0;
     d8e:	f025 031f 	bic.w	r3, r5, #31
	uint32_t end_addr = (uint32_t)addr + size;
     d92:	4415      	add	r5, r2
	asm("dsb");
     d94:	f3bf 8f4f 	dsb	sy
		SCB_CACHE_DCCIMVAC = location;
     d98:	f04f 21e0 	mov.w	r1, #3758153728	; 0xe000e000
     d9c:	f8c1 3f70 	str.w	r3, [r1, #3952]	; 0xf70
		location += 32;
     da0:	3320      	adds	r3, #32
	} while (location < end_addr);
     da2:	429d      	cmp	r5, r3
     da4:	d8fa      	bhi.n	d9c <usb_isr+0x604>
	asm("dsb");
     da6:	f3bf 8f4f 	dsb	sy
	asm("isb");
     daa:	f3bf 8f6f 	isb	sy
				endpoint0_transmit(usb_descriptor_buffer, datalen, 0);
     dae:	4805      	ldr	r0, [pc, #20]	; (dc4 <usb_isr+0x62c>)
     db0:	4611      	mov	r1, r2
     db2:	f7ff fc8f 	bl	6d4 <endpoint0_transmit.constprop.0>
				return;
     db6:	e544      	b.n	842 <usb_isr+0xaa>
				usb_stop_sof_interrupts(NUM_INTERFACE);
     db8:	2003      	movs	r0, #3
     dba:	f7ff fcd7 	bl	76c <usb_stop_sof_interrupts>
				_reboot_Teensyduino_();
     dbe:	f001 f853 	bl	1e68 <___reboot_Teensyduino__veneer>
     dc2:	bf00      	nop
     dc4:	20200000 	.word	0x20200000

00000dc8 <usb_config_rx>:
{
     dc8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
     dcc:	461f      	mov	r7, r3
	if (ep < 2 || ep > NUM_ENDPOINTS) return;
     dce:	1e83      	subs	r3, r0, #2
     dd0:	2b02      	cmp	r3, #2
     dd2:	d901      	bls.n	dd8 <usb_config_rx+0x10>
}
     dd4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
	usb_endpoint_config(endpoint_queue_head + ep * 2, config, cb);
     dd8:	f8df 904c 	ldr.w	r9, [pc, #76]	; e28 <usb_config_rx+0x60>
     ddc:	4615      	mov	r5, r2
     dde:	460c      	mov	r4, r1
	memset(qh, 0, sizeof(endpoint_t));
     de0:	223c      	movs	r2, #60	; 0x3c
	usb_endpoint_config(endpoint_queue_head + ep * 2, config, cb);
     de2:	eb09 18c0 	add.w	r8, r9, r0, lsl #7
	memset(qh, 0, sizeof(endpoint_t));
     de6:	4606      	mov	r6, r0
	usb_endpoint_config(endpoint_queue_head + ep * 2, config, cb);
     de8:	ea4f 1ac0 	mov.w	sl, r0, lsl #7
	memset(qh, 0, sizeof(endpoint_t));
     dec:	2100      	movs	r1, #0
     dee:	f108 0004 	add.w	r0, r8, #4
	uint32_t config = (packet_size << 16) | (do_zlp ? 0 : (1 << 29));
     df2:	0424      	lsls	r4, r4, #16
	memset(qh, 0, sizeof(endpoint_t));
     df4:	f000 ffb8 	bl	1d68 <memset>
	uint32_t config = (packet_size << 16) | (do_zlp ? 0 : (1 << 29));
     df8:	fab5 f285 	clz	r2, r5
	qh->next = 1; // Terminate bit = 1
     dfc:	2301      	movs	r3, #1
	uint32_t config = (packet_size << 16) | (do_zlp ? 0 : (1 << 29));
     dfe:	0952      	lsrs	r2, r2, #5
     e00:	ea44 7442 	orr.w	r4, r4, r2, lsl #29
	qh->config = config;
     e04:	f849 400a 	str.w	r4, [r9, sl]
	qh->callback_function = callback;
     e08:	f8c8 7038 	str.w	r7, [r8, #56]	; 0x38
	qh->next = 1; // Terminate bit = 1
     e0c:	f8c8 3008 	str.w	r3, [r8, #8]
	if (cb) endpointN_notify_mask |= (1 << ep);
     e10:	2f00      	cmp	r7, #0
     e12:	d0df      	beq.n	dd4 <usb_config_rx+0xc>
     e14:	4a03      	ldr	r2, [pc, #12]	; (e24 <usb_config_rx+0x5c>)
     e16:	40b3      	lsls	r3, r6
     e18:	6811      	ldr	r1, [r2, #0]
     e1a:	430b      	orrs	r3, r1
     e1c:	6013      	str	r3, [r2, #0]
}
     e1e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
     e22:	bf00      	nop
     e24:	200011fc 	.word	0x200011fc
     e28:	20000000 	.word	0x20000000

00000e2c <usb_config_tx>:
{
     e2c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
     e30:	460d      	mov	r5, r1
	if (ep < 2 || ep > NUM_ENDPOINTS) return;
     e32:	1e81      	subs	r1, r0, #2
     e34:	2902      	cmp	r1, #2
     e36:	d901      	bls.n	e3c <usb_config_tx+0x10>
}
     e38:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
	usb_endpoint_config(endpoint_queue_head + ep * 2 + 1, config, cb);
     e3c:	01c7      	lsls	r7, r0, #7
     e3e:	f8df 904c 	ldr.w	r9, [pc, #76]	; e8c <usb_config_tx+0x60>
     e42:	4692      	mov	sl, r2
     e44:	4604      	mov	r4, r0
     e46:	3740      	adds	r7, #64	; 0x40
	memset(qh, 0, sizeof(endpoint_t));
     e48:	223c      	movs	r2, #60	; 0x3c
     e4a:	2100      	movs	r1, #0
     e4c:	461e      	mov	r6, r3
	usb_endpoint_config(endpoint_queue_head + ep * 2 + 1, config, cb);
     e4e:	eb09 0807 	add.w	r8, r9, r7
	uint32_t config = (packet_size << 16) | (do_zlp ? 0 : (1 << 29));
     e52:	042d      	lsls	r5, r5, #16
	memset(qh, 0, sizeof(endpoint_t));
     e54:	f108 0004 	add.w	r0, r8, #4
     e58:	f000 ff86 	bl	1d68 <memset>
	uint32_t config = (packet_size << 16) | (do_zlp ? 0 : (1 << 29));
     e5c:	faba f28a 	clz	r2, sl
     e60:	0952      	lsrs	r2, r2, #5
     e62:	ea45 7242 	orr.w	r2, r5, r2, lsl #29
	qh->config = config;
     e66:	f849 2007 	str.w	r2, [r9, r7]
	qh->next = 1; // Terminate bit = 1
     e6a:	2201      	movs	r2, #1
	qh->callback_function = callback;
     e6c:	f8c8 6038 	str.w	r6, [r8, #56]	; 0x38
	qh->next = 1; // Terminate bit = 1
     e70:	f8c8 2008 	str.w	r2, [r8, #8]
	if (cb) endpointN_notify_mask |= (1 << (ep + 16));
     e74:	2e00      	cmp	r6, #0
     e76:	d0df      	beq.n	e38 <usb_config_tx+0xc>
     e78:	4b03      	ldr	r3, [pc, #12]	; (e88 <usb_config_tx+0x5c>)
     e7a:	3410      	adds	r4, #16
     e7c:	6819      	ldr	r1, [r3, #0]
     e7e:	40a2      	lsls	r2, r4
     e80:	430a      	orrs	r2, r1
     e82:	601a      	str	r2, [r3, #0]
}
     e84:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
     e88:	200011fc 	.word	0x200011fc
     e8c:	20000000 	.word	0x20000000

00000e90 <usb_prepare_transfer>:
	transfer->status = (len << 16) | (1<<7);
     e90:	0412      	lsls	r2, r2, #16
	transfer->pointer0 = addr;
     e92:	6081      	str	r1, [r0, #8]
	transfer->callback_param = param;
     e94:	61c3      	str	r3, [r0, #28]
	transfer->pointer3 = addr + 12288;
     e96:	f501 5340 	add.w	r3, r1, #12288	; 0x3000
	transfer->status = (len << 16) | (1<<7);
     e9a:	f042 0280 	orr.w	r2, r2, #128	; 0x80
{
     e9e:	b410      	push	{r4}
	transfer->next = 1;
     ea0:	2401      	movs	r4, #1
	transfer->status = (len << 16) | (1<<7);
     ea2:	6042      	str	r2, [r0, #4]
	transfer->pointer2 = addr + 8192;
     ea4:	f501 5200 	add.w	r2, r1, #8192	; 0x2000
	transfer->next = 1;
     ea8:	6004      	str	r4, [r0, #0]
	transfer->pointer1 = addr + 4096;
     eaa:	f501 5480 	add.w	r4, r1, #4096	; 0x1000
	transfer->pointer4 = addr + 16384;
     eae:	f501 4180 	add.w	r1, r1, #16384	; 0x4000
	transfer->pointer1 = addr + 4096;
     eb2:	60c4      	str	r4, [r0, #12]
	transfer->pointer4 = addr + 16384;
     eb4:	6181      	str	r1, [r0, #24]
}
     eb6:	f85d 4b04 	ldr.w	r4, [sp], #4
	transfer->pointer3 = addr + 12288;
     eba:	e9c0 2304 	strd	r2, r3, [r0, #16]
}
     ebe:	4770      	bx	lr

00000ec0 <usb_transmit>:

void usb_transmit(int endpoint_number, transfer_t *transfer)
{
	if (endpoint_number < 2 || endpoint_number > NUM_ENDPOINTS) return;
     ec0:	1e83      	subs	r3, r0, #2
{
     ec2:	460a      	mov	r2, r1
	if (endpoint_number < 2 || endpoint_number > NUM_ENDPOINTS) return;
     ec4:	2b02      	cmp	r3, #2
     ec6:	d900      	bls.n	eca <usb_transmit+0xa>
	endpoint_t *endpoint = endpoint_queue_head + endpoint_number * 2 + 1;
	uint32_t mask = 1 << (endpoint_number + 16);
	schedule_transfer(endpoint, mask, transfer);
}
     ec8:	4770      	bx	lr
	endpoint_t *endpoint = endpoint_queue_head + endpoint_number * 2 + 1;
     eca:	4b06      	ldr	r3, [pc, #24]	; (ee4 <usb_transmit+0x24>)
	uint32_t mask = 1 << (endpoint_number + 16);
     ecc:	f100 0110 	add.w	r1, r0, #16
     ed0:	f04f 0c01 	mov.w	ip, #1
	endpoint_t *endpoint = endpoint_queue_head + endpoint_number * 2 + 1;
     ed4:	eb03 10c0 	add.w	r0, r3, r0, lsl #7
	schedule_transfer(endpoint, mask, transfer);
     ed8:	fa0c f101 	lsl.w	r1, ip, r1
     edc:	3040      	adds	r0, #64	; 0x40
     ede:	f7ff bb99 	b.w	614 <schedule_transfer>
     ee2:	bf00      	nop
     ee4:	20000000 	.word	0x20000000

00000ee8 <usb_receive>:

void usb_receive(int endpoint_number, transfer_t *transfer)
{
	if (endpoint_number < 2 || endpoint_number > NUM_ENDPOINTS) return;
     ee8:	1e83      	subs	r3, r0, #2
{
     eea:	460a      	mov	r2, r1
	if (endpoint_number < 2 || endpoint_number > NUM_ENDPOINTS) return;
     eec:	2b02      	cmp	r3, #2
     eee:	d900      	bls.n	ef2 <usb_receive+0xa>
	endpoint_t *endpoint = endpoint_queue_head + endpoint_number * 2;
	uint32_t mask = 1 << endpoint_number;
	schedule_transfer(endpoint, mask, transfer);
}
     ef0:	4770      	bx	lr
	uint32_t mask = 1 << endpoint_number;
     ef2:	2101      	movs	r1, #1
	endpoint_t *endpoint = endpoint_queue_head + endpoint_number * 2;
     ef4:	4b02      	ldr	r3, [pc, #8]	; (f00 <usb_receive+0x18>)
	schedule_transfer(endpoint, mask, transfer);
     ef6:	4081      	lsls	r1, r0
     ef8:	eb03 10c0 	add.w	r0, r3, r0, lsl #7
     efc:	f7ff bb8a 	b.w	614 <schedule_transfer>
     f00:	20000000 	.word	0x20000000

00000f04 <usb_transfer_status>:
		//if (!(cmd & USB_USBCMD_ATDTW)) continue;
		//if (status & 0x80) break; // for still active, only 1 reading needed
		//if (++count > 1) break; // for completed, check 10 times
	}
#else
	return transfer->status;
     f04:	6840      	ldr	r0, [r0, #4]
#endif
}
     f06:	4770      	bx	lr

00000f08 <usb_init_serialnumber>:
void usb_init_serialnumber(void)
{
	char buf[11];
	uint32_t i, num;

	num = HW_OCOTP_MAC0 & 0xFFFFFF;
     f08:	4a12      	ldr	r2, [pc, #72]	; (f54 <usb_init_serialnumber+0x4c>)
	// add extra zero to work around OS-X CDC-ACM driver bug
	if (num < 10000000) num = num * 10;
     f0a:	4b13      	ldr	r3, [pc, #76]	; (f58 <usb_init_serialnumber+0x50>)
	num = HW_OCOTP_MAC0 & 0xFFFFFF;
     f0c:	f8d2 0220 	ldr.w	r0, [r2, #544]	; 0x220
     f10:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
	if (num < 10000000) num = num * 10;
     f14:	4298      	cmp	r0, r3
{
     f16:	b510      	push	{r4, lr}
     f18:	b084      	sub	sp, #16
	if (num < 10000000) num = num * 10;
     f1a:	d202      	bcs.n	f22 <usb_init_serialnumber+0x1a>
     f1c:	eb00 0080 	add.w	r0, r0, r0, lsl #2
     f20:	0040      	lsls	r0, r0, #1
	ultoa(num, buf, 10);
     f22:	4c0e      	ldr	r4, [pc, #56]	; (f5c <usb_init_serialnumber+0x54>)
     f24:	a901      	add	r1, sp, #4
     f26:	220a      	movs	r2, #10
     f28:	f7ff fa4a 	bl	3c0 <ultoa>
	for (i=0; i<10; i++) {
     f2c:	a901      	add	r1, sp, #4
     f2e:	2300      	movs	r3, #0
     f30:	4620      	mov	r0, r4
		char c = buf[i];
     f32:	f811 2b01 	ldrb.w	r2, [r1], #1
	for (i=0; i<10; i++) {
     f36:	3301      	adds	r3, #1
		if (!c) break;
     f38:	b13a      	cbz	r2, f4a <usb_init_serialnumber+0x42>
	for (i=0; i<10; i++) {
     f3a:	2b0a      	cmp	r3, #10
		usb_string_serial_number_default.wString[i] = c;
     f3c:	f820 2f02 	strh.w	r2, [r0, #2]!
	for (i=0; i<10; i++) {
     f40:	d1f7      	bne.n	f32 <usb_init_serialnumber+0x2a>
     f42:	2316      	movs	r3, #22
	}
	usb_string_serial_number_default.bLength = i * 2 + 2;
     f44:	7023      	strb	r3, [r4, #0]
}
     f46:	b004      	add	sp, #16
     f48:	bd10      	pop	{r4, pc}
	usb_string_serial_number_default.bLength = i * 2 + 2;
     f4a:	005b      	lsls	r3, r3, #1
     f4c:	b2db      	uxtb	r3, r3
     f4e:	7023      	strb	r3, [r4, #0]
}
     f50:	b004      	add	sp, #16
     f52:	bd10      	pop	{r4, pc}
     f54:	401f4400 	.word	0x401f4400
     f58:	00989680 	.word	0x00989680
     f5c:	20000854 	.word	0x20000854

00000f60 <usb_serial_class::clear()>:
        virtual void clear(void) { usb_serial_flush_input(); }
     f60:	f000 badc 	b.w	151c <usb_serial_flush_input>

00000f64 <usb_serial_class::peek()>:
        virtual int peek() { return usb_serial_peekchar(); }
     f64:	f000 baac 	b.w	14c0 <usb_serial_peekchar>

00000f68 <usb_serial_class::read()>:
        virtual int read() { return usb_serial_getchar(); }
     f68:	f000 bb10 	b.w	158c <usb_serial_getchar>

00000f6c <usb_serial_class::available()>:
        virtual int available() { return usb_serial_available(); }
     f6c:	f000 baca 	b.w	1504 <usb_serial_available>

00000f70 <usb_serial_class::flush()>:
        virtual void flush() { usb_serial_flush_output(); }  // TODO: actually wait for data to leave USB...
     f70:	f000 bb66 	b.w	1640 <usb_serial_flush_output>

00000f74 <usb_serial_class::availableForWrite()>:
	virtual int availableForWrite() { return usb_serial_write_buffer_free(); }
     f74:	f000 bb3c 	b.w	15f0 <usb_serial_write_buffer_free>

00000f78 <usb_serial_class::write(unsigned char const*, unsigned int)>:
        virtual size_t write(const uint8_t *buffer, size_t size) { return usb_serial_write(buffer, size); }
     f78:	4608      	mov	r0, r1
     f7a:	4611      	mov	r1, r2
     f7c:	f000 bb2c 	b.w	15d8 <usb_serial_write>

00000f80 <rx_queue_transfer>:
/*************************************************************************/
/**                               Receive                               **/
/*************************************************************************/

static void rx_queue_transfer(int i)
{
     f80:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	NVIC_DISABLE_IRQ(IRQ_USB1);
	printf("rx queue i=%d\n", i);
	void *buffer = rx_buffer + i * CDC_RX_SIZE_480;
     f82:	4c14      	ldr	r4, [pc, #80]	; (fd4 <rx_queue_transfer+0x54>)
	NVIC_DISABLE_IRQ(IRQ_USB1);
     f84:	f04f 25e0 	mov.w	r5, #3758153728	; 0xe000e000
	usb_prepare_transfer(rx_transfer + i, buffer, rx_packet_size, i);
     f88:	4e13      	ldr	r6, [pc, #76]	; (fd8 <rx_queue_transfer+0x58>)
	NVIC_DISABLE_IRQ(IRQ_USB1);
     f8a:	f44f 3200 	mov.w	r2, #131072	; 0x20000
	void *buffer = rx_buffer + i * CDC_RX_SIZE_480;
     f8e:	eb04 2440 	add.w	r4, r4, r0, lsl #9
	usb_prepare_transfer(rx_transfer + i, buffer, rx_packet_size, i);
     f92:	4f12      	ldr	r7, [pc, #72]	; (fdc <rx_queue_transfer+0x5c>)
     f94:	eb06 1640 	add.w	r6, r6, r0, lsl #5
{
     f98:	4603      	mov	r3, r0
	NVIC_DISABLE_IRQ(IRQ_USB1);
     f9a:	f8c5 218c 	str.w	r2, [r5, #396]	; 0x18c
	usb_prepare_transfer(rx_transfer + i, buffer, rx_packet_size, i);
     f9e:	4621      	mov	r1, r4
     fa0:	883a      	ldrh	r2, [r7, #0]
     fa2:	4630      	mov	r0, r6
     fa4:	f7ff ff74 	bl	e90 <usb_prepare_transfer>
	arm_dcache_delete(buffer, rx_packet_size);
     fa8:	883b      	ldrh	r3, [r7, #0]
	uint32_t end_addr = (uint32_t)addr + size;
     faa:	4423      	add	r3, r4
	asm("dsb");
     fac:	f3bf 8f4f 	dsb	sy
		SCB_CACHE_DCIMVAC = location;
     fb0:	f8c5 4f5c 	str.w	r4, [r5, #3932]	; 0xf5c
		location += 32;
     fb4:	3420      	adds	r4, #32
	} while (location < end_addr);
     fb6:	42a3      	cmp	r3, r4
     fb8:	d8fa      	bhi.n	fb0 <rx_queue_transfer+0x30>
	asm("dsb");
     fba:	f3bf 8f4f 	dsb	sy
	asm("isb");
     fbe:	f3bf 8f6f 	isb	sy
	usb_receive(CDC_RX_ENDPOINT, rx_transfer + i);
     fc2:	2003      	movs	r0, #3
     fc4:	4631      	mov	r1, r6
     fc6:	f7ff ff8f 	bl	ee8 <usb_receive>
	NVIC_ENABLE_IRQ(IRQ_USB1);
     fca:	f44f 3300 	mov.w	r3, #131072	; 0x20000
     fce:	f8c5 310c 	str.w	r3, [r5, #268]	; 0x10c
}
     fd2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
     fd4:	20200080 	.word	0x20200080
     fd8:	20000f00 	.word	0x20000f00
     fdc:	20001294 	.word	0x20001294

00000fe0 <rx_event>:

// called by USB interrupt when any packet is received
static void rx_event(transfer_t *t)
{
	int len = rx_packet_size - ((t->status >> 16) & 0x7FFF);
     fe0:	4b24      	ldr	r3, [pc, #144]	; (1074 <rx_event+0x94>)
{
     fe2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	int len = rx_packet_size - ((t->status >> 16) & 0x7FFF);
     fe6:	881c      	ldrh	r4, [r3, #0]
     fe8:	6843      	ldr	r3, [r0, #4]
	int i = t->callback_param;
     fea:	69c5      	ldr	r5, [r0, #28]
	int len = rx_packet_size - ((t->status >> 16) & 0x7FFF);
     fec:	f3c3 430e 	ubfx	r3, r3, #16, #15
     ff0:	1ae4      	subs	r4, r4, r3
	printf("rx event, len=%d, i=%d\n", len, i);
	if (len > 0) {
     ff2:	2c00      	cmp	r4, #0
     ff4:	dd24      	ble.n	1040 <rx_event+0x60>
		// received a packet with data
		uint32_t head = rx_head;
     ff6:	4920      	ldr	r1, [pc, #128]	; (1078 <rx_event+0x98>)
		if (head != rx_tail) {
     ff8:	4820      	ldr	r0, [pc, #128]	; (107c <rx_event+0x9c>)
		uint32_t head = rx_head;
     ffa:	780a      	ldrb	r2, [r1, #0]
		if (head != rx_tail) {
     ffc:	7800      	ldrb	r0, [r0, #0]
		uint32_t head = rx_head;
     ffe:	b2d3      	uxtb	r3, r2
			// a previous packet is still buffered
			uint32_t ii = rx_list[head];
			uint32_t count = rx_count[ii];
    1000:	4e1f      	ldr	r6, [pc, #124]	; (1080 <rx_event+0xa0>)
		if (head != rx_tail) {
    1002:	4282      	cmp	r2, r0
			uint32_t ii = rx_list[head];
    1004:	481f      	ldr	r0, [pc, #124]	; (1084 <rx_event+0xa4>)
		if (head != rx_tail) {
    1006:	d007      	beq.n	1018 <rx_event+0x38>
			uint32_t ii = rx_list[head];
    1008:	f810 8003 	ldrb.w	r8, [r0, r3]
			uint32_t count = rx_count[ii];
    100c:	f836 7018 	ldrh.w	r7, [r6, r8, lsl #1]
			if (len <= CDC_RX_SIZE_480 - count) {
    1010:	f5c7 7200 	rsb	r2, r7, #512	; 0x200
    1014:	4294      	cmp	r4, r2
    1016:	d918      	bls.n	104a <rx_event+0x6a>
			}
		}
		// add this packet to rx_list
		rx_count[i] = len;
		rx_index[i] = 0;
		if (++head > RX_NUM) head = 0;
    1018:	3301      	adds	r3, #1
		rx_index[i] = 0;
    101a:	2200      	movs	r2, #0
		rx_count[i] = len;
    101c:	f826 4015 	strh.w	r4, [r6, r5, lsl #1]
		if (++head > RX_NUM) head = 0;
    1020:	2b08      	cmp	r3, #8
		rx_index[i] = 0;
    1022:	4e19      	ldr	r6, [pc, #100]	; (1088 <rx_event+0xa8>)
		if (++head > RX_NUM) head = 0;
    1024:	bf88      	it	hi
    1026:	4613      	movhi	r3, r2
		rx_index[i] = 0;
    1028:	f826 2015 	strh.w	r2, [r6, r5, lsl #1]
		rx_list[head] = i;
		rx_head = head;
    102c:	bf98      	it	ls
    102e:	b2da      	uxtbls	r2, r3
		rx_list[head] = i;
    1030:	54c5      	strb	r5, [r0, r3]
		rx_available += len;
    1032:	4b16      	ldr	r3, [pc, #88]	; (108c <rx_event+0xac>)
		rx_head = head;
    1034:	700a      	strb	r2, [r1, #0]
		rx_available += len;
    1036:	681a      	ldr	r2, [r3, #0]
    1038:	4414      	add	r4, r2
    103a:	601c      	str	r4, [r3, #0]
		// TODO: trigger serialEvent
	} else {
		// received a zero length packet
		rx_queue_transfer(i);
	}
}
    103c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		rx_queue_transfer(i);
    1040:	4628      	mov	r0, r5
}
    1042:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
		rx_queue_transfer(i);
    1046:	f7ff bf9b 	b.w	f80 <rx_queue_transfer>
				memcpy(rx_buffer + ii * CDC_RX_SIZE_480 + count,
    104a:	eb07 2048 	add.w	r0, r7, r8, lsl #9
    104e:	4910      	ldr	r1, [pc, #64]	; (1090 <rx_event+0xb0>)
    1050:	4622      	mov	r2, r4
				rx_count[ii] = count + len;
    1052:	4427      	add	r7, r4
				memcpy(rx_buffer + ii * CDC_RX_SIZE_480 + count,
    1054:	4408      	add	r0, r1
    1056:	eb01 2145 	add.w	r1, r1, r5, lsl #9
    105a:	f7ff f917 	bl	28c <memcpy>
				rx_available += len;
    105e:	4a0b      	ldr	r2, [pc, #44]	; (108c <rx_event+0xac>)
				rx_queue_transfer(i);
    1060:	4628      	mov	r0, r5
				rx_count[ii] = count + len;
    1062:	f826 7018 	strh.w	r7, [r6, r8, lsl #1]
				rx_available += len;
    1066:	6813      	ldr	r3, [r2, #0]
    1068:	4423      	add	r3, r4
}
    106a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
				rx_available += len;
    106e:	6013      	str	r3, [r2, #0]
				rx_queue_transfer(i);
    1070:	f7ff bf86 	b.w	f80 <rx_queue_transfer>
    1074:	20001294 	.word	0x20001294
    1078:	2000129f 	.word	0x2000129f
    107c:	200012a0 	.word	0x200012a0
    1080:	20001234 	.word	0x20001234
    1084:	20001254 	.word	0x20001254
    1088:	20001244 	.word	0x20001244
    108c:	20001230 	.word	0x20001230
    1090:	20200080 	.word	0x20200080

00001094 <usb_serial_flush_callback>:
	tx_noautoflush = 0;
}

static void usb_serial_flush_callback(void)
{
	if (tx_noautoflush) return;
    1094:	4b1d      	ldr	r3, [pc, #116]	; (110c <usb_serial_flush_callback+0x78>)
    1096:	781a      	ldrb	r2, [r3, #0]
    1098:	2a00      	cmp	r2, #0
    109a:	d136      	bne.n	110a <usb_serial_flush_callback+0x76>
	if (!usb_configuration) return;
    109c:	f002 03ff 	and.w	r3, r2, #255	; 0xff
    10a0:	4a1b      	ldr	r2, [pc, #108]	; (1110 <usb_serial_flush_callback+0x7c>)
    10a2:	7812      	ldrb	r2, [r2, #0]
    10a4:	b38a      	cbz	r2, 110a <usb_serial_flush_callback+0x76>
{
    10a6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	if (tx_available == 0) return;
    10aa:	4d1a      	ldr	r5, [pc, #104]	; (1114 <usb_serial_flush_callback+0x80>)
    10ac:	882a      	ldrh	r2, [r5, #0]
    10ae:	b352      	cbz	r2, 1106 <usb_serial_flush_callback+0x72>
	//printf("flush callback, %d bytes\n", TX_SIZE - tx_available);
	transfer_t *xfer = tx_transfer + tx_head;
    10b0:	4e19      	ldr	r6, [pc, #100]	; (1118 <usb_serial_flush_callback+0x84>)
	uint8_t *txbuf = txbuffer + (tx_head * TX_SIZE);
	uint32_t txnum = TX_SIZE - tx_available;
    10b2:	f5c2 6800 	rsb	r8, r2, #2048	; 0x800
	transfer_t *xfer = tx_transfer + tx_head;
    10b6:	4f19      	ldr	r7, [pc, #100]	; (111c <usb_serial_flush_callback+0x88>)
    10b8:	7832      	ldrb	r2, [r6, #0]
	uint8_t *txbuf = txbuffer + (tx_head * TX_SIZE);
    10ba:	4c19      	ldr	r4, [pc, #100]	; (1120 <usb_serial_flush_callback+0x8c>)
	transfer_t *xfer = tx_transfer + tx_head;
    10bc:	eb07 1742 	add.w	r7, r7, r2, lsl #5
	uint8_t *txbuf = txbuffer + (tx_head * TX_SIZE);
    10c0:	eb04 24c2 	add.w	r4, r4, r2, lsl #11
	usb_prepare_transfer(xfer, txbuf, txnum, 0);
    10c4:	4642      	mov	r2, r8
    10c6:	4638      	mov	r0, r7
    10c8:	4621      	mov	r1, r4
    10ca:	f7ff fee1 	bl	e90 <usb_prepare_transfer>
	uint32_t end_addr = (uint32_t)addr + size;
    10ce:	eb04 0208 	add.w	r2, r4, r8
	asm("dsb");
    10d2:	f3bf 8f4f 	dsb	sy
		SCB_CACHE_DCCIMVAC = location;
    10d6:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
    10da:	f8c3 4f70 	str.w	r4, [r3, #3952]	; 0xf70
		location += 32;
    10de:	3420      	adds	r4, #32
	} while (location < end_addr);
    10e0:	42a2      	cmp	r2, r4
    10e2:	d8fa      	bhi.n	10da <usb_serial_flush_callback+0x46>
	asm("dsb");
    10e4:	f3bf 8f4f 	dsb	sy
	asm("isb");
    10e8:	f3bf 8f6f 	isb	sy
	arm_dcache_flush_delete(txbuf, txnum);
	usb_transmit(CDC_TX_ENDPOINT, xfer);
    10ec:	2004      	movs	r0, #4
    10ee:	4639      	mov	r1, r7
    10f0:	f7ff fee6 	bl	ec0 <usb_transmit>
	if (++tx_head >= TX_NUM) tx_head = 0;
    10f4:	7833      	ldrb	r3, [r6, #0]
    10f6:	3301      	adds	r3, #1
    10f8:	b2db      	uxtb	r3, r3
    10fa:	2b03      	cmp	r3, #3
    10fc:	bf88      	it	hi
    10fe:	2300      	movhi	r3, #0
    1100:	7033      	strb	r3, [r6, #0]
	tx_available = 0;
    1102:	2300      	movs	r3, #0
    1104:	802b      	strh	r3, [r5, #0]
}
    1106:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    110a:	4770      	bx	lr
    110c:	200012a4 	.word	0x200012a4
    1110:	200012a6 	.word	0x200012a6
    1114:	20001296 	.word	0x20001296
    1118:	200012a3 	.word	0x200012a3
    111c:	20001000 	.word	0x20001000
    1120:	20201080 	.word	0x20201080

00001124 <usb_serial_write.part.0>:
int usb_serial_write(const void *buffer, uint32_t size)
    1124:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    1128:	b085      	sub	sp, #20
	while (size > 0) {
    112a:	e9cd 1001 	strd	r1, r0, [sp, #4]
    112e:	2900      	cmp	r1, #0
    1130:	f000 80bf 	beq.w	12b2 <usb_serial_write.part.0+0x18e>
	uint32_t sent=0;
    1134:	2300      	movs	r3, #0
    1136:	4c60      	ldr	r4, [pc, #384]	; (12b8 <usb_serial_write.part.0+0x194>)
    1138:	f8df 8198 	ldr.w	r8, [pc, #408]	; 12d4 <usb_serial_write.part.0+0x1b0>
    113c:	f8df a198 	ldr.w	sl, [pc, #408]	; 12d8 <usb_serial_write.part.0+0x1b4>
				wait_begin_at = systick_millis_count;
    1140:	4f5e      	ldr	r7, [pc, #376]	; (12bc <usb_serial_write.part.0+0x198>)
	uint32_t sent=0;
    1142:	9300      	str	r3, [sp, #0]
		tx_noautoflush = 1;
    1144:	2301      	movs	r3, #1
		transfer_t *xfer = tx_transfer + tx_head;
    1146:	4a5e      	ldr	r2, [pc, #376]	; (12c0 <usb_serial_write.part.0+0x19c>)
		tx_noautoflush = 1;
    1148:	7023      	strb	r3, [r4, #0]
		transfer_t *xfer = tx_transfer + tx_head;
    114a:	4b5e      	ldr	r3, [pc, #376]	; (12c4 <usb_serial_write.part.0+0x1a0>)
    114c:	7819      	ldrb	r1, [r3, #0]
		while (!tx_available) {
    114e:	f8b8 3000 	ldrh.w	r3, [r8]
		transfer_t *xfer = tx_transfer + tx_head;
    1152:	eb02 1941 	add.w	r9, r2, r1, lsl #5
		while (!tx_available) {
    1156:	2b00      	cmp	r3, #0
    1158:	f040 80a7 	bne.w	12aa <usb_serial_write.part.0+0x186>
		uint32_t wait_begin_at=0;
    115c:	461e      	mov	r6, r3
		int waiting=0;
    115e:	461d      	mov	r5, r3
			tx_noautoflush = 0;
    1160:	469b      	mov	fp, r3
			uint32_t status = usb_transfer_status(xfer);
    1162:	4648      	mov	r0, r9
    1164:	f7ff fece 	bl	f04 <usb_transfer_status>
			if (!(status & 0x80)) {
    1168:	f010 0080 	ands.w	r0, r0, #128	; 0x80
    116c:	f000 808c 	beq.w	1288 <usb_serial_write.part.0+0x164>
			asm("dsb" ::: "memory");
    1170:	f3bf 8f4f 	dsb	sy
			if (transmit_previous_timeout) return sent;
    1174:	f89a 3000 	ldrb.w	r3, [sl]
			tx_noautoflush = 0;
    1178:	f884 b000 	strb.w	fp, [r4]
			if (!waiting) {
    117c:	b905      	cbnz	r5, 1180 <usb_serial_write.part.0+0x5c>
				wait_begin_at = systick_millis_count;
    117e:	683e      	ldr	r6, [r7, #0]
			if (transmit_previous_timeout) return sent;
    1180:	2b00      	cmp	r3, #0
    1182:	d17d      	bne.n	1280 <usb_serial_write.part.0+0x15c>
			if (systick_millis_count - wait_begin_at > TX_TIMEOUT_MSEC) {
    1184:	683b      	ldr	r3, [r7, #0]
    1186:	1b9b      	subs	r3, r3, r6
    1188:	2b78      	cmp	r3, #120	; 0x78
    118a:	f200 8087 	bhi.w	129c <usb_serial_write.part.0+0x178>
			if (!usb_configuration) return sent;
    118e:	4b4e      	ldr	r3, [pc, #312]	; (12c8 <usb_serial_write.part.0+0x1a4>)
    1190:	781b      	ldrb	r3, [r3, #0]
    1192:	2b00      	cmp	r3, #0
    1194:	d074      	beq.n	1280 <usb_serial_write.part.0+0x15c>
			yield();
    1196:	f000 fa9d 	bl	16d4 <yield>
			tx_noautoflush = 1;
    119a:	2201      	movs	r2, #1
		while (!tx_available) {
    119c:	f8b8 3000 	ldrh.w	r3, [r8]
    11a0:	4615      	mov	r5, r2
			tx_noautoflush = 1;
    11a2:	7022      	strb	r2, [r4, #0]
		while (!tx_available) {
    11a4:	2b00      	cmp	r3, #0
    11a6:	d0dc      	beq.n	1162 <usb_serial_write.part.0+0x3e>
		uint8_t *txdata = txbuffer + (tx_head * TX_SIZE) + (TX_SIZE - tx_available);
    11a8:	4a46      	ldr	r2, [pc, #280]	; (12c4 <usb_serial_write.part.0+0x1a0>)
    11aa:	f5c3 6000 	rsb	r0, r3, #2048	; 0x800
    11ae:	7811      	ldrb	r1, [r2, #0]
    11b0:	461a      	mov	r2, r3
    11b2:	eb00 20c1 	add.w	r0, r0, r1, lsl #11
    11b6:	4d45      	ldr	r5, [pc, #276]	; (12cc <usb_serial_write.part.0+0x1a8>)
    11b8:	02c9      	lsls	r1, r1, #11
    11ba:	4428      	add	r0, r5
		if (size >= tx_available) {
    11bc:	9d01      	ldr	r5, [sp, #4]
    11be:	4295      	cmp	r5, r2
    11c0:	d217      	bcs.n	11f2 <usb_serial_write.part.0+0xce>
			memcpy(txdata, data, size);
    11c2:	9303      	str	r3, [sp, #12]
    11c4:	e9dd 5101 	ldrd	r5, r1, [sp, #4]
    11c8:	462a      	mov	r2, r5
    11ca:	f7ff f85f 	bl	28c <memcpy>
			tx_available -= size;
    11ce:	9b03      	ldr	r3, [sp, #12]
	USB1_GPTIMER0CTRL = USB_GPTIMERCTRL_GPTRUN | USB_GPTIMERCTRL_GPTRST;
    11d0:	f04f 4240 	mov.w	r2, #3221225472	; 0xc0000000
			tx_available -= size;
    11d4:	1b5b      	subs	r3, r3, r5
    11d6:	f8a8 3000 	strh.w	r3, [r8]
	USB1_GPTIMER0CTRL = USB_GPTIMERCTRL_GPTRUN | USB_GPTIMERCTRL_GPTRST;
    11da:	4b3d      	ldr	r3, [pc, #244]	; (12d0 <usb_serial_write.part.0+0x1ac>)
    11dc:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
		asm("dsb" ::: "memory");
    11e0:	f3bf 8f4f 	dsb	sy
			sent += size;
    11e4:	9800      	ldr	r0, [sp, #0]
		tx_noautoflush = 0;
    11e6:	2300      	movs	r3, #0
			sent += size;
    11e8:	4428      	add	r0, r5
		tx_noautoflush = 0;
    11ea:	7023      	strb	r3, [r4, #0]
}
    11ec:	b005      	add	sp, #20
    11ee:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
			uint8_t *txbuf = txbuffer + (tx_head * TX_SIZE);
    11f2:	4b36      	ldr	r3, [pc, #216]	; (12cc <usb_serial_write.part.0+0x1a8>)
    11f4:	18cd      	adds	r5, r1, r3
			memcpy(txdata, data, tx_available);
    11f6:	9902      	ldr	r1, [sp, #8]
    11f8:	f7ff f848 	bl	28c <memcpy>
			usb_prepare_transfer(xfer, txbuf, TX_SIZE, 0);
    11fc:	2300      	movs	r3, #0
    11fe:	f44f 6200 	mov.w	r2, #2048	; 0x800
    1202:	4629      	mov	r1, r5
    1204:	4648      	mov	r0, r9
    1206:	f7ff fe43 	bl	e90 <usb_prepare_transfer>
	asm("dsb");
    120a:	f3bf 8f4f 	dsb	sy
    120e:	f105 0220 	add.w	r2, r5, #32
	uint32_t end_addr = (uint32_t)addr + size;
    1212:	f505 6300 	add.w	r3, r5, #2048	; 0x800
    1216:	4293      	cmp	r3, r2
    1218:	bf34      	ite	cc
    121a:	2301      	movcc	r3, #1
    121c:	2340      	movcs	r3, #64	; 0x40
		SCB_CACHE_DCCIMVAC = location;
    121e:	f04f 22e0 	mov.w	r2, #3758153728	; 0xe000e000
    1222:	eb05 1343 	add.w	r3, r5, r3, lsl #5
    1226:	f8c2 5f70 	str.w	r5, [r2, #3952]	; 0xf70
		location += 32;
    122a:	3520      	adds	r5, #32
	} while (location < end_addr);
    122c:	42ab      	cmp	r3, r5
    122e:	d1fa      	bne.n	1226 <usb_serial_write.part.0+0x102>
	asm("dsb");
    1230:	f3bf 8f4f 	dsb	sy
	asm("isb");
    1234:	f3bf 8f6f 	isb	sy
			usb_transmit(CDC_TX_ENDPOINT, xfer);
    1238:	2004      	movs	r0, #4
    123a:	4649      	mov	r1, r9
    123c:	f7ff fe40 	bl	ec0 <usb_transmit>
			if (++tx_head >= TX_NUM) tx_head = 0;
    1240:	4a20      	ldr	r2, [pc, #128]	; (12c4 <usb_serial_write.part.0+0x1a0>)
    1242:	7813      	ldrb	r3, [r2, #0]
    1244:	3301      	adds	r3, #1
    1246:	b2db      	uxtb	r3, r3
    1248:	2b03      	cmp	r3, #3
    124a:	bf84      	itt	hi
    124c:	2300      	movhi	r3, #0
    124e:	4a1d      	ldrhi	r2, [pc, #116]	; (12c4 <usb_serial_write.part.0+0x1a0>)
    1250:	7013      	strb	r3, [r2, #0]
			size -= tx_available;
    1252:	f8b8 3000 	ldrh.w	r3, [r8]
    1256:	9a01      	ldr	r2, [sp, #4]
    1258:	1ad1      	subs	r1, r2, r3
			sent += tx_available;
    125a:	9a00      	ldr	r2, [sp, #0]
    125c:	441a      	add	r2, r3
			size -= tx_available;
    125e:	9101      	str	r1, [sp, #4]
			sent += tx_available;
    1260:	9200      	str	r2, [sp, #0]
			data += tx_available;
    1262:	9a02      	ldr	r2, [sp, #8]
    1264:	441a      	add	r2, r3
			tx_available = 0;
    1266:	2300      	movs	r3, #0
			data += tx_available;
    1268:	9202      	str	r2, [sp, #8]
	USB1_GPTIMER0CTRL = 0;
    126a:	4a19      	ldr	r2, [pc, #100]	; (12d0 <usb_serial_write.part.0+0x1ac>)
			tx_available = 0;
    126c:	f8a8 3000 	strh.w	r3, [r8]
	USB1_GPTIMER0CTRL = 0;
    1270:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
		asm("dsb" ::: "memory");
    1274:	f3bf 8f4f 	dsb	sy
		tx_noautoflush = 0;
    1278:	7023      	strb	r3, [r4, #0]
	while (size > 0) {
    127a:	2900      	cmp	r1, #0
    127c:	f47f af62 	bne.w	1144 <usb_serial_write.part.0+0x20>
	return sent;
    1280:	9800      	ldr	r0, [sp, #0]
}
    1282:	b005      	add	sp, #20
    1284:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
				tx_available = TX_SIZE;
    1288:	f44f 6200 	mov.w	r2, #2048	; 0x800
		uint8_t *txdata = txbuffer + (tx_head * TX_SIZE) + (TX_SIZE - tx_available);
    128c:	4b0d      	ldr	r3, [pc, #52]	; (12c4 <usb_serial_write.part.0+0x1a0>)
				transmit_previous_timeout = 0;
    128e:	f88a 0000 	strb.w	r0, [sl]
		uint8_t *txdata = txbuffer + (tx_head * TX_SIZE) + (TX_SIZE - tx_available);
    1292:	7819      	ldrb	r1, [r3, #0]
				break;
    1294:	4613      	mov	r3, r2
				tx_available = TX_SIZE;
    1296:	f8a8 2000 	strh.w	r2, [r8]
				break;
    129a:	e78a      	b.n	11b2 <usb_serial_write.part.0+0x8e>
				transmit_previous_timeout = 1;
    129c:	2301      	movs	r3, #1
				return sent;
    129e:	9800      	ldr	r0, [sp, #0]
				transmit_previous_timeout = 1;
    12a0:	f88a 3000 	strb.w	r3, [sl]
}
    12a4:	b005      	add	sp, #20
    12a6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
		uint8_t *txdata = txbuffer + (tx_head * TX_SIZE) + (TX_SIZE - tx_available);
    12aa:	461a      	mov	r2, r3
    12ac:	f5c3 6000 	rsb	r0, r3, #2048	; 0x800
    12b0:	e77f      	b.n	11b2 <usb_serial_write.part.0+0x8e>
	while (size > 0) {
    12b2:	9801      	ldr	r0, [sp, #4]
	return sent;
    12b4:	e7e5      	b.n	1282 <usb_serial_write.part.0+0x15e>
    12b6:	bf00      	nop
    12b8:	200012a4 	.word	0x200012a4
    12bc:	20001278 	.word	0x20001278
    12c0:	20001000 	.word	0x20001000
    12c4:	200012a3 	.word	0x200012a3
    12c8:	200012a6 	.word	0x200012a6
    12cc:	20201080 	.word	0x20201080
    12d0:	402e0000 	.word	0x402e0000
    12d4:	20001296 	.word	0x20001296
    12d8:	200012a2 	.word	0x200012a2

000012dc <usb_serial_reset>:
}
    12dc:	4770      	bx	lr
    12de:	bf00      	nop

000012e0 <usb_serial_configure>:
	if (usb_high_speed) {
    12e0:	4b2d      	ldr	r3, [pc, #180]	; (1398 <usb_serial_configure+0xb8>)
	memset(tx_transfer, 0, sizeof(tx_transfer));
    12e2:	2100      	movs	r1, #0
    12e4:	2280      	movs	r2, #128	; 0x80
    12e6:	482d      	ldr	r0, [pc, #180]	; (139c <usb_serial_configure+0xbc>)
{
    12e8:	b570      	push	{r4, r5, r6, lr}
	if (usb_high_speed) {
    12ea:	781b      	ldrb	r3, [r3, #0]
	tx_head = 0;
    12ec:	2400      	movs	r4, #0
		tx_packet_size = CDC_TX_SIZE_480;
    12ee:	4d2c      	ldr	r5, [pc, #176]	; (13a0 <usb_serial_configure+0xc0>)
	if (usb_high_speed) {
    12f0:	428b      	cmp	r3, r1
		rx_packet_size = CDC_RX_SIZE_480;
    12f2:	4e2c      	ldr	r6, [pc, #176]	; (13a4 <usb_serial_configure+0xc4>)
	if (usb_high_speed) {
    12f4:	bf0c      	ite	eq
    12f6:	2340      	moveq	r3, #64	; 0x40
    12f8:	f44f 7300 	movne.w	r3, #512	; 0x200
		tx_packet_size = CDC_TX_SIZE_480;
    12fc:	802b      	strh	r3, [r5, #0]
		rx_packet_size = CDC_RX_SIZE_480;
    12fe:	8033      	strh	r3, [r6, #0]
	memset(tx_transfer, 0, sizeof(tx_transfer));
    1300:	f000 fd32 	bl	1d68 <memset>
	tx_head = 0;
    1304:	4a28      	ldr	r2, [pc, #160]	; (13a8 <usb_serial_configure+0xc8>)
	memset(rx_transfer, 0, sizeof(rx_transfer));
    1306:	4621      	mov	r1, r4
	tx_available = 0;
    1308:	4b28      	ldr	r3, [pc, #160]	; (13ac <usb_serial_configure+0xcc>)
	tx_head = 0;
    130a:	7014      	strb	r4, [r2, #0]
	memset(rx_transfer, 0, sizeof(rx_transfer));
    130c:	f44f 7280 	mov.w	r2, #256	; 0x100
    1310:	4827      	ldr	r0, [pc, #156]	; (13b0 <usb_serial_configure+0xd0>)
	tx_available = 0;
    1312:	801c      	strh	r4, [r3, #0]
	memset(rx_transfer, 0, sizeof(rx_transfer));
    1314:	f000 fd28 	bl	1d68 <memset>
	memset(rx_count, 0, sizeof(rx_count));
    1318:	4a26      	ldr	r2, [pc, #152]	; (13b4 <usb_serial_configure+0xd4>)
	usb_config_tx(CDC_ACM_ENDPOINT, CDC_ACM_SIZE, 0, NULL); // size same 12 & 480
    131a:	2110      	movs	r1, #16
	memset(rx_index, 0, sizeof(rx_index));
    131c:	4b26      	ldr	r3, [pc, #152]	; (13b8 <usb_serial_configure+0xd8>)
	usb_config_tx(CDC_ACM_ENDPOINT, CDC_ACM_SIZE, 0, NULL); // size same 12 & 480
    131e:	2002      	movs	r0, #2
	memset(rx_count, 0, sizeof(rx_count));
    1320:	e9c2 4400 	strd	r4, r4, [r2]
    1324:	e9c2 4402 	strd	r4, r4, [r2, #8]
	rx_head = 0;
    1328:	4a24      	ldr	r2, [pc, #144]	; (13bc <usb_serial_configure+0xdc>)
	memset(rx_index, 0, sizeof(rx_index));
    132a:	e9c3 4400 	strd	r4, r4, [r3]
	rx_head = 0;
    132e:	7014      	strb	r4, [r2, #0]
	rx_available = 0;
    1330:	4a23      	ldr	r2, [pc, #140]	; (13c0 <usb_serial_configure+0xe0>)
	memset(rx_index, 0, sizeof(rx_index));
    1332:	e9c3 4402 	strd	r4, r4, [r3, #8]
	rx_tail = 0;
    1336:	4b23      	ldr	r3, [pc, #140]	; (13c4 <usb_serial_configure+0xe4>)
    1338:	701c      	strb	r4, [r3, #0]
	usb_config_tx(CDC_ACM_ENDPOINT, CDC_ACM_SIZE, 0, NULL); // size same 12 & 480
    133a:	4623      	mov	r3, r4
	rx_available = 0;
    133c:	6014      	str	r4, [r2, #0]
	usb_config_tx(CDC_ACM_ENDPOINT, CDC_ACM_SIZE, 0, NULL); // size same 12 & 480
    133e:	4622      	mov	r2, r4
    1340:	f7ff fd74 	bl	e2c <usb_config_tx>
	usb_config_rx(CDC_RX_ENDPOINT, rx_packet_size, 0, rx_event);
    1344:	4622      	mov	r2, r4
    1346:	8831      	ldrh	r1, [r6, #0]
    1348:	2003      	movs	r0, #3
    134a:	4b1f      	ldr	r3, [pc, #124]	; (13c8 <usb_serial_configure+0xe8>)
    134c:	f7ff fd3c 	bl	dc8 <usb_config_rx>
	usb_config_tx(CDC_TX_ENDPOINT, tx_packet_size, 1, NULL);
    1350:	4623      	mov	r3, r4
    1352:	2201      	movs	r2, #1
    1354:	8829      	ldrh	r1, [r5, #0]
    1356:	2004      	movs	r0, #4
    1358:	f7ff fd68 	bl	e2c <usb_config_tx>
	for (i=0; i < RX_NUM; i++) rx_queue_transfer(i);
    135c:	4620      	mov	r0, r4
    135e:	3401      	adds	r4, #1
    1360:	f7ff fe0e 	bl	f80 <rx_queue_transfer>
    1364:	2c08      	cmp	r4, #8
    1366:	d1f9      	bne.n	135c <usb_serial_configure+0x7c>
	USB1_GPTIMER0CTRL = 0;
    1368:	4b18      	ldr	r3, [pc, #96]	; (13cc <usb_serial_configure+0xec>)
    136a:	2100      	movs	r1, #0
	USB1_GPTIMER0LD = microseconds - 1;
    136c:	224a      	movs	r2, #74	; 0x4a
	usb_timer0_callback = callback;
    136e:	4818      	ldr	r0, [pc, #96]	; (13d0 <usb_serial_configure+0xf0>)
    1370:	4c18      	ldr	r4, [pc, #96]	; (13d4 <usb_serial_configure+0xf4>)
    1372:	6004      	str	r4, [r0, #0]
	USB1_GPTIMER0CTRL = 0;
    1374:	f8c3 1084 	str.w	r1, [r3, #132]	; 0x84
	USB1_GPTIMER0LD = microseconds - 1;
    1378:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
	USB1_USBINTR |= USB_USBINTR_TIE0;
    137c:	f8d3 2148 	ldr.w	r2, [r3, #328]	; 0x148
	if (serialEvent) yield_active_check_flags |= YIELD_CHECK_USB_SERIAL;
    1380:	4915      	ldr	r1, [pc, #84]	; (13d8 <usb_serial_configure+0xf8>)
	USB1_USBINTR |= USB_USBINTR_TIE0;
    1382:	f042 7280 	orr.w	r2, r2, #16777216	; 0x1000000
    1386:	f8c3 2148 	str.w	r2, [r3, #328]	; 0x148
	if (serialEvent) yield_active_check_flags |= YIELD_CHECK_USB_SERIAL;
    138a:	b121      	cbz	r1, 1396 <usb_serial_configure+0xb6>
    138c:	4a13      	ldr	r2, [pc, #76]	; (13dc <usb_serial_configure+0xfc>)
    138e:	7813      	ldrb	r3, [r2, #0]
    1390:	f043 0301 	orr.w	r3, r3, #1
    1394:	7013      	strb	r3, [r2, #0]
}
    1396:	bd70      	pop	{r4, r5, r6, pc}
    1398:	200012a7 	.word	0x200012a7
    139c:	20001000 	.word	0x20001000
    13a0:	20001298 	.word	0x20001298
    13a4:	20001294 	.word	0x20001294
    13a8:	200012a3 	.word	0x200012a3
    13ac:	20001296 	.word	0x20001296
    13b0:	20000f00 	.word	0x20000f00
    13b4:	20001234 	.word	0x20001234
    13b8:	20001244 	.word	0x20001244
    13bc:	2000129f 	.word	0x2000129f
    13c0:	20001230 	.word	0x20001230
    13c4:	200012a0 	.word	0x200012a0
    13c8:	00000fe1 	.word	0x00000fe1
    13cc:	402e0000 	.word	0x402e0000
    13d0:	2000128c 	.word	0x2000128c
    13d4:	00001095 	.word	0x00001095
    13d8:	00000000 	.word	0x00000000
    13dc:	200012a9 	.word	0x200012a9

000013e0 <usb_serial_read>:
{
    13e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
	NVIC_DISABLE_IRQ(IRQ_USB1);
    13e4:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
    13e8:	f44f 3200 	mov.w	r2, #131072	; 0x20000
	uint32_t tail = rx_tail;
    13ec:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 14b8 <usb_serial_read+0xd8>
{
    13f0:	b083      	sub	sp, #12
	NVIC_DISABLE_IRQ(IRQ_USB1);
    13f2:	f8c3 218c 	str.w	r2, [r3, #396]	; 0x18c
	while (count < size && tail != rx_head) {
    13f6:	468b      	mov	fp, r1
	uint32_t tail = rx_tail;
    13f8:	f89a 4000 	ldrb.w	r4, [sl]
	while (count < size && tail != rx_head) {
    13fc:	2900      	cmp	r1, #0
    13fe:	d04f      	beq.n	14a0 <usb_serial_read+0xc0>
    1400:	4680      	mov	r8, r0
    1402:	b2e4      	uxtb	r4, r4
	uint32_t count=0;
    1404:	2700      	movs	r7, #0
		uint32_t avail = rx_count[i] - rx_index[i];
    1406:	f8df 90b4 	ldr.w	r9, [pc, #180]	; 14bc <usb_serial_read+0xdc>
	while (count < size && tail != rx_head) {
    140a:	4b26      	ldr	r3, [pc, #152]	; (14a4 <usb_serial_read+0xc4>)
		uint32_t len = size - count;
    140c:	ebab 0207 	sub.w	r2, fp, r7
			memcpy(p, rx_buffer + i * CDC_RX_SIZE_480 + rx_index[i], avail);
    1410:	4925      	ldr	r1, [pc, #148]	; (14a8 <usb_serial_read+0xc8>)
	while (count < size && tail != rx_head) {
    1412:	781b      	ldrb	r3, [r3, #0]
    1414:	42a3      	cmp	r3, r4
		if (++tail > RX_NUM) tail = 0;
    1416:	f104 0401 	add.w	r4, r4, #1
	while (count < size && tail != rx_head) {
    141a:	d03f      	beq.n	149c <usb_serial_read+0xbc>
		if (++tail > RX_NUM) tail = 0;
    141c:	2c09      	cmp	r4, #9
		uint32_t i = rx_list[tail];
    141e:	4b23      	ldr	r3, [pc, #140]	; (14ac <usb_serial_read+0xcc>)
			memcpy(p, rx_buffer + i * CDC_RX_SIZE_480 + rx_index[i], avail);
    1420:	4640      	mov	r0, r8
		if (++tail > RX_NUM) tail = 0;
    1422:	bf28      	it	cs
    1424:	2400      	movcs	r4, #0
		uint32_t i = rx_list[tail];
    1426:	5d1e      	ldrb	r6, [r3, r4]
		uint32_t avail = rx_count[i] - rx_index[i];
    1428:	f839 c016 	ldrh.w	ip, [r9, r6, lsl #1]
			memcpy(p, rx_buffer + i * CDC_RX_SIZE_480 + rx_index[i], avail);
    142c:	eb0c 2346 	add.w	r3, ip, r6, lsl #9
    1430:	4419      	add	r1, r3
		uint32_t avail = rx_count[i] - rx_index[i];
    1432:	4b1f      	ldr	r3, [pc, #124]	; (14b0 <usb_serial_read+0xd0>)
    1434:	f833 5016 	ldrh.w	r5, [r3, r6, lsl #1]
    1438:	eba5 050c 	sub.w	r5, r5, ip
		if (avail > len) {
    143c:	42aa      	cmp	r2, r5
    143e:	d21c      	bcs.n	147a <usb_serial_read+0x9a>
			memcpy(p, rx_buffer + i * CDC_RX_SIZE_480 + rx_index[i], len);
    1440:	eb0c 2c46 	add.w	ip, ip, r6, lsl #9
    1444:	4918      	ldr	r1, [pc, #96]	; (14a8 <usb_serial_read+0xc8>)
			rx_available -= len;
    1446:	4c1b      	ldr	r4, [pc, #108]	; (14b4 <usb_serial_read+0xd4>)
			memcpy(p, rx_buffer + i * CDC_RX_SIZE_480 + rx_index[i], len);
    1448:	4461      	add	r1, ip
    144a:	9201      	str	r2, [sp, #4]
    144c:	f7fe ff1e 	bl	28c <memcpy>
			rx_available -= len;
    1450:	6821      	ldr	r1, [r4, #0]
			rx_index[i] += len;
    1452:	f839 5016 	ldrh.w	r5, [r9, r6, lsl #1]
	return count;
    1456:	4658      	mov	r0, fp
			rx_index[i] += len;
    1458:	9a01      	ldr	r2, [sp, #4]
			rx_available -= len;
    145a:	eba1 010b 	sub.w	r1, r1, fp
			rx_index[i] += len;
    145e:	442a      	add	r2, r5
			rx_available -= len;
    1460:	4439      	add	r1, r7
			rx_index[i] += len;
    1462:	f829 2016 	strh.w	r2, [r9, r6, lsl #1]
			rx_available -= len;
    1466:	6021      	str	r1, [r4, #0]
	NVIC_ENABLE_IRQ(IRQ_USB1);
    1468:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
    146c:	f44f 3200 	mov.w	r2, #131072	; 0x20000
    1470:	f8c3 210c 	str.w	r2, [r3, #268]	; 0x10c
}
    1474:	b003      	add	sp, #12
    1476:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
			memcpy(p, rx_buffer + i * CDC_RX_SIZE_480 + rx_index[i], avail);
    147a:	462a      	mov	r2, r5
			count += avail;
    147c:	442f      	add	r7, r5
			memcpy(p, rx_buffer + i * CDC_RX_SIZE_480 + rx_index[i], avail);
    147e:	f7fe ff05 	bl	28c <memcpy>
			rx_available -= avail;
    1482:	490c      	ldr	r1, [pc, #48]	; (14b4 <usb_serial_read+0xd4>)
			rx_tail = tail;
    1484:	b2e3      	uxtb	r3, r4
			rx_queue_transfer(i);
    1486:	4630      	mov	r0, r6
			rx_available -= avail;
    1488:	680a      	ldr	r2, [r1, #0]
			p += avail;
    148a:	44a8      	add	r8, r5
			rx_available -= avail;
    148c:	1b52      	subs	r2, r2, r5
    148e:	600a      	str	r2, [r1, #0]
			rx_tail = tail;
    1490:	f88a 3000 	strb.w	r3, [sl]
			rx_queue_transfer(i);
    1494:	f7ff fd74 	bl	f80 <rx_queue_transfer>
	while (count < size && tail != rx_head) {
    1498:	45bb      	cmp	fp, r7
    149a:	d8b6      	bhi.n	140a <usb_serial_read+0x2a>
	return count;
    149c:	4638      	mov	r0, r7
    149e:	e7e3      	b.n	1468 <usb_serial_read+0x88>
	while (count < size && tail != rx_head) {
    14a0:	4608      	mov	r0, r1
    14a2:	e7e1      	b.n	1468 <usb_serial_read+0x88>
    14a4:	2000129f 	.word	0x2000129f
    14a8:	20200080 	.word	0x20200080
    14ac:	20001254 	.word	0x20001254
    14b0:	20001234 	.word	0x20001234
    14b4:	20001230 	.word	0x20001230
    14b8:	200012a0 	.word	0x200012a0
    14bc:	20001244 	.word	0x20001244

000014c0 <usb_serial_peekchar>:
	if (tail == rx_head) return -1;
    14c0:	4b0b      	ldr	r3, [pc, #44]	; (14f0 <usb_serial_peekchar+0x30>)
	uint32_t tail = rx_tail;
    14c2:	4a0c      	ldr	r2, [pc, #48]	; (14f4 <usb_serial_peekchar+0x34>)
    14c4:	7812      	ldrb	r2, [r2, #0]
	if (tail == rx_head) return -1;
    14c6:	7819      	ldrb	r1, [r3, #0]
	uint32_t tail = rx_tail;
    14c8:	b2d3      	uxtb	r3, r2
	if (tail == rx_head) return -1;
    14ca:	428a      	cmp	r2, r1
    14cc:	d00d      	beq.n	14ea <usb_serial_peekchar+0x2a>
	if (++tail > RX_NUM) tail = 0;
    14ce:	3301      	adds	r3, #1
	uint32_t i = rx_list[tail];
    14d0:	4809      	ldr	r0, [pc, #36]	; (14f8 <usb_serial_peekchar+0x38>)
	return rx_buffer[i * CDC_RX_SIZE_480 + rx_index[i]];
    14d2:	4a0a      	ldr	r2, [pc, #40]	; (14fc <usb_serial_peekchar+0x3c>)
	if (++tail > RX_NUM) tail = 0;
    14d4:	2b09      	cmp	r3, #9
	return rx_buffer[i * CDC_RX_SIZE_480 + rx_index[i]];
    14d6:	490a      	ldr	r1, [pc, #40]	; (1500 <usb_serial_peekchar+0x40>)
	if (++tail > RX_NUM) tail = 0;
    14d8:	bf28      	it	cs
    14da:	2300      	movcs	r3, #0
	uint32_t i = rx_list[tail];
    14dc:	5cc3      	ldrb	r3, [r0, r3]
	return rx_buffer[i * CDC_RX_SIZE_480 + rx_index[i]];
    14de:	f831 1013 	ldrh.w	r1, [r1, r3, lsl #1]
    14e2:	eb02 2343 	add.w	r3, r2, r3, lsl #9
    14e6:	5c58      	ldrb	r0, [r3, r1]
    14e8:	4770      	bx	lr
	if (tail == rx_head) return -1;
    14ea:	f04f 30ff 	mov.w	r0, #4294967295
}
    14ee:	4770      	bx	lr
    14f0:	2000129f 	.word	0x2000129f
    14f4:	200012a0 	.word	0x200012a0
    14f8:	20001254 	.word	0x20001254
    14fc:	20200080 	.word	0x20200080
    1500:	20001244 	.word	0x20001244

00001504 <usb_serial_available>:
	uint32_t n = rx_available;
    1504:	4b04      	ldr	r3, [pc, #16]	; (1518 <usb_serial_available+0x14>)
{
    1506:	b510      	push	{r4, lr}
	uint32_t n = rx_available;
    1508:	681c      	ldr	r4, [r3, #0]
	if (n == 0) yield();
    150a:	b10c      	cbz	r4, 1510 <usb_serial_available+0xc>
}
    150c:	4620      	mov	r0, r4
    150e:	bd10      	pop	{r4, pc}
	if (n == 0) yield();
    1510:	f000 f8e0 	bl	16d4 <yield>
}
    1514:	4620      	mov	r0, r4
    1516:	bd10      	pop	{r4, pc}
    1518:	20001230 	.word	0x20001230

0000151c <usb_serial_flush_input>:
{
    151c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
	uint32_t tail = rx_tail;
    1520:	4e14      	ldr	r6, [pc, #80]	; (1574 <usb_serial_flush_input+0x58>)
	while (tail != rx_head) {
    1522:	4d15      	ldr	r5, [pc, #84]	; (1578 <usb_serial_flush_input+0x5c>)
	uint32_t tail = rx_tail;
    1524:	7833      	ldrb	r3, [r6, #0]
	while (tail != rx_head) {
    1526:	782a      	ldrb	r2, [r5, #0]
    1528:	4293      	cmp	r3, r2
    152a:	d021      	beq.n	1570 <usb_serial_flush_input+0x54>
    152c:	b2dc      	uxtb	r4, r3
    152e:	f8df 9050 	ldr.w	r9, [pc, #80]	; 1580 <usb_serial_flush_input+0x64>
    1532:	f8df b050 	ldr.w	fp, [pc, #80]	; 1584 <usb_serial_flush_input+0x68>
    1536:	f8df 8050 	ldr.w	r8, [pc, #80]	; 1588 <usb_serial_flush_input+0x6c>
    153a:	4f10      	ldr	r7, [pc, #64]	; (157c <usb_serial_flush_input+0x60>)
		if (++tail > RX_NUM) tail = 0;
    153c:	3401      	adds	r4, #1
    153e:	2c08      	cmp	r4, #8
		rx_tail = tail;
    1540:	fa5f fa84 	uxtb.w	sl, r4
		if (++tail > RX_NUM) tail = 0;
    1544:	d901      	bls.n	154a <usb_serial_flush_input+0x2e>
    1546:	2400      	movs	r4, #0
    1548:	46a2      	mov	sl, r4
		uint32_t i = rx_list[tail];
    154a:	f819 0004 	ldrb.w	r0, [r9, r4]
		rx_available -= rx_count[i] - rx_index[i];
    154e:	f8db 3000 	ldr.w	r3, [fp]
    1552:	f838 2010 	ldrh.w	r2, [r8, r0, lsl #1]
    1556:	f837 1010 	ldrh.w	r1, [r7, r0, lsl #1]
    155a:	1a52      	subs	r2, r2, r1
    155c:	1a9b      	subs	r3, r3, r2
    155e:	f8cb 3000 	str.w	r3, [fp]
		rx_queue_transfer(i);
    1562:	f7ff fd0d 	bl	f80 <rx_queue_transfer>
		rx_tail = tail;
    1566:	f886 a000 	strb.w	sl, [r6]
	while (tail != rx_head) {
    156a:	782b      	ldrb	r3, [r5, #0]
    156c:	42a3      	cmp	r3, r4
    156e:	d1e5      	bne.n	153c <usb_serial_flush_input+0x20>
}
    1570:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
    1574:	200012a0 	.word	0x200012a0
    1578:	2000129f 	.word	0x2000129f
    157c:	20001244 	.word	0x20001244
    1580:	20001254 	.word	0x20001254
    1584:	20001230 	.word	0x20001230
    1588:	20001234 	.word	0x20001234

0000158c <usb_serial_getchar>:
{
    158c:	b500      	push	{lr}
    158e:	b083      	sub	sp, #12
	if (usb_serial_read(&c, 1)) return c;
    1590:	2101      	movs	r1, #1
    1592:	f10d 0007 	add.w	r0, sp, #7
    1596:	f7ff ff23 	bl	13e0 <usb_serial_read>
    159a:	b120      	cbz	r0, 15a6 <usb_serial_getchar+0x1a>
    159c:	f89d 0007 	ldrb.w	r0, [sp, #7]
}
    15a0:	b003      	add	sp, #12
    15a2:	f85d fb04 	ldr.w	pc, [sp], #4
	return -1;
    15a6:	f04f 30ff 	mov.w	r0, #4294967295
    15aa:	e7f9      	b.n	15a0 <usb_serial_getchar+0x14>

000015ac <usb_serial_putchar>:
	if (!usb_configuration) return 0;
    15ac:	4b09      	ldr	r3, [pc, #36]	; (15d4 <usb_serial_putchar+0x28>)
{
    15ae:	b500      	push	{lr}
    15b0:	b083      	sub	sp, #12
	if (!usb_configuration) return 0;
    15b2:	781b      	ldrb	r3, [r3, #0]
{
    15b4:	f88d 0007 	strb.w	r0, [sp, #7]
	if (!usb_configuration) return 0;
    15b8:	b13b      	cbz	r3, 15ca <usb_serial_putchar+0x1e>
    15ba:	2101      	movs	r1, #1
    15bc:	f10d 0007 	add.w	r0, sp, #7
    15c0:	f7ff fdb0 	bl	1124 <usb_serial_write.part.0>
}
    15c4:	b003      	add	sp, #12
    15c6:	f85d fb04 	ldr.w	pc, [sp], #4
    15ca:	f003 00ff 	and.w	r0, r3, #255	; 0xff
    15ce:	b003      	add	sp, #12
    15d0:	f85d fb04 	ldr.w	pc, [sp], #4
    15d4:	200012a6 	.word	0x200012a6

000015d8 <usb_serial_write>:
	if (!usb_configuration) return 0;
    15d8:	4b04      	ldr	r3, [pc, #16]	; (15ec <usb_serial_write+0x14>)
    15da:	781b      	ldrb	r3, [r3, #0]
    15dc:	f003 02ff 	and.w	r2, r3, #255	; 0xff
    15e0:	b10b      	cbz	r3, 15e6 <usb_serial_write+0xe>
    15e2:	f7ff bd9f 	b.w	1124 <usb_serial_write.part.0>
}
    15e6:	4610      	mov	r0, r2
    15e8:	4770      	bx	lr
    15ea:	bf00      	nop
    15ec:	200012a6 	.word	0x200012a6

000015f0 <usb_serial_write_buffer_free>:
{
    15f0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	for (uint32_t i=0; i < TX_NUM; i++) {
    15f4:	2400      	movs	r4, #0
	tx_noautoflush = 1;
    15f6:	f8df 8044 	ldr.w	r8, [pc, #68]	; 163c <usb_serial_write_buffer_free+0x4c>
    15fa:	2301      	movs	r3, #1
    15fc:	4d0d      	ldr	r5, [pc, #52]	; (1634 <usb_serial_write_buffer_free+0x44>)
	uint32_t sum = 0;
    15fe:	4627      	mov	r7, r4
    1600:	4e0d      	ldr	r6, [pc, #52]	; (1638 <usb_serial_write_buffer_free+0x48>)
	tx_noautoflush = 1;
    1602:	f888 3000 	strb.w	r3, [r8]
		if (i == tx_head) continue;
    1606:	7833      	ldrb	r3, [r6, #0]
		if (!(usb_transfer_status(tx_transfer + i) & 0x80)) sum += TX_SIZE;
    1608:	4628      	mov	r0, r5
	for (uint32_t i=0; i < TX_NUM; i++) {
    160a:	3520      	adds	r5, #32
		if (i == tx_head) continue;
    160c:	42a3      	cmp	r3, r4
	for (uint32_t i=0; i < TX_NUM; i++) {
    160e:	f104 0401 	add.w	r4, r4, #1
		if (i == tx_head) continue;
    1612:	d005      	beq.n	1620 <usb_serial_write_buffer_free+0x30>
		if (!(usb_transfer_status(tx_transfer + i) & 0x80)) sum += TX_SIZE;
    1614:	f7ff fc76 	bl	f04 <usb_transfer_status>
    1618:	0603      	lsls	r3, r0, #24
    161a:	bf58      	it	pl
    161c:	f507 6700 	addpl.w	r7, r7, #2048	; 0x800
	for (uint32_t i=0; i < TX_NUM; i++) {
    1620:	2c04      	cmp	r4, #4
    1622:	d1f0      	bne.n	1606 <usb_serial_write_buffer_free+0x16>
	asm("dsb" ::: "memory");
    1624:	f3bf 8f4f 	dsb	sy
	tx_noautoflush = 0;
    1628:	2300      	movs	r3, #0
}
    162a:	4638      	mov	r0, r7
	tx_noautoflush = 0;
    162c:	f888 3000 	strb.w	r3, [r8]
}
    1630:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    1634:	20001000 	.word	0x20001000
    1638:	200012a3 	.word	0x200012a3
    163c:	200012a4 	.word	0x200012a4

00001640 <usb_serial_flush_output>:
{
    1640:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	if (!usb_configuration) return;
    1644:	4b1d      	ldr	r3, [pc, #116]	; (16bc <usb_serial_flush_output+0x7c>)
    1646:	781b      	ldrb	r3, [r3, #0]
    1648:	b113      	cbz	r3, 1650 <usb_serial_flush_output+0x10>
	if (tx_available == 0) return;
    164a:	4d1d      	ldr	r5, [pc, #116]	; (16c0 <usb_serial_flush_output+0x80>)
    164c:	882a      	ldrh	r2, [r5, #0]
    164e:	b90a      	cbnz	r2, 1654 <usb_serial_flush_output+0x14>
}
    1650:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
	transfer_t *xfer = tx_transfer + tx_head;
    1654:	4e1b      	ldr	r6, [pc, #108]	; (16c4 <usb_serial_flush_output+0x84>)
	uint32_t txnum = TX_SIZE - tx_available;
    1656:	f5c2 6900 	rsb	r9, r2, #2048	; 0x800
	transfer_t *xfer = tx_transfer + tx_head;
    165a:	491b      	ldr	r1, [pc, #108]	; (16c8 <usb_serial_flush_output+0x88>)
    165c:	7833      	ldrb	r3, [r6, #0]
	usb_prepare_transfer(xfer, txbuf, txnum, 0);
    165e:	464a      	mov	r2, r9
	uint8_t *txbuf = txbuffer + (tx_head * TX_SIZE);
    1660:	4c1a      	ldr	r4, [pc, #104]	; (16cc <usb_serial_flush_output+0x8c>)
	transfer_t *xfer = tx_transfer + tx_head;
    1662:	eb01 1843 	add.w	r8, r1, r3, lsl #5
	tx_noautoflush = 1;
    1666:	4f1a      	ldr	r7, [pc, #104]	; (16d0 <usb_serial_flush_output+0x90>)
	uint8_t *txbuf = txbuffer + (tx_head * TX_SIZE);
    1668:	eb04 24c3 	add.w	r4, r4, r3, lsl #11
	tx_noautoflush = 1;
    166c:	2301      	movs	r3, #1
	usb_prepare_transfer(xfer, txbuf, txnum, 0);
    166e:	4640      	mov	r0, r8
	tx_noautoflush = 1;
    1670:	703b      	strb	r3, [r7, #0]
	usb_prepare_transfer(xfer, txbuf, txnum, 0);
    1672:	4621      	mov	r1, r4
    1674:	2300      	movs	r3, #0
    1676:	f7ff fc0b 	bl	e90 <usb_prepare_transfer>
	uint32_t end_addr = (uint32_t)addr + size;
    167a:	eb04 0209 	add.w	r2, r4, r9
	asm("dsb");
    167e:	f3bf 8f4f 	dsb	sy
		SCB_CACHE_DCCIMVAC = location;
    1682:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
    1686:	f8c3 4f70 	str.w	r4, [r3, #3952]	; 0xf70
		location += 32;
    168a:	3420      	adds	r4, #32
	} while (location < end_addr);
    168c:	42a2      	cmp	r2, r4
    168e:	d8fa      	bhi.n	1686 <usb_serial_flush_output+0x46>
	asm("dsb");
    1690:	f3bf 8f4f 	dsb	sy
	asm("isb");
    1694:	f3bf 8f6f 	isb	sy
	usb_transmit(CDC_TX_ENDPOINT, xfer);
    1698:	2004      	movs	r0, #4
    169a:	4641      	mov	r1, r8
    169c:	f7ff fc10 	bl	ec0 <usb_transmit>
	if (++tx_head >= TX_NUM) tx_head = 0;
    16a0:	7833      	ldrb	r3, [r6, #0]
    16a2:	3301      	adds	r3, #1
    16a4:	b2db      	uxtb	r3, r3
    16a6:	2b03      	cmp	r3, #3
    16a8:	bf88      	it	hi
    16aa:	2300      	movhi	r3, #0
    16ac:	7033      	strb	r3, [r6, #0]
	tx_available = 0;
    16ae:	2300      	movs	r3, #0
    16b0:	802b      	strh	r3, [r5, #0]
	asm("dsb" ::: "memory");
    16b2:	f3bf 8f4f 	dsb	sy
	tx_noautoflush = 0;
    16b6:	703b      	strb	r3, [r7, #0]
}
    16b8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    16bc:	200012a6 	.word	0x200012a6
    16c0:	20001296 	.word	0x20001296
    16c4:	200012a3 	.word	0x200012a3
    16c8:	20001000 	.word	0x20001000
    16cc:	20201080 	.word	0x20201080
    16d0:	200012a4 	.word	0x200012a4

000016d4 <yield>:
uint8_t yield_active_check_flags = 0;


void yield(void) __attribute__ ((weak));
void yield(void)
{
    16d4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	const uint8_t check_flags = yield_active_check_flags;
    16d8:	4b2d      	ldr	r3, [pc, #180]	; (1790 <yield+0xbc>)
    16da:	781e      	ldrb	r6, [r3, #0]
	if (!check_flags) return;	// nothing to do
    16dc:	b166      	cbz	r6, 16f8 <yield+0x24>

	// TODO: do nothing if called from interrupt

	static uint8_t running=0;
	if (running) return; // TODO: does this need to be atomic?
    16de:	4f2d      	ldr	r7, [pc, #180]	; (1794 <yield+0xc0>)
    16e0:	783b      	ldrb	r3, [r7, #0]
    16e2:	b94b      	cbnz	r3, 16f8 <yield+0x24>
	running = 1;
    16e4:	2301      	movs	r3, #1

	// USB Serial - Add hack to minimize impact...
	if (check_flags & YIELD_CHECK_USB_SERIAL) {
    16e6:	07f1      	lsls	r1, r6, #31
	running = 1;
    16e8:	703b      	strb	r3, [r7, #0]
	if (check_flags & YIELD_CHECK_USB_SERIAL) {
    16ea:	d443      	bmi.n	1774 <yield+0xa0>
		if (SerialUSB2.available()) serialEventUSB2();
	}
#endif

	// Current workaround until integrate with EventResponder.
	if (check_flags & YIELD_CHECK_HARDWARE_SERIAL) {
    16ec:	07b2      	lsls	r2, r6, #30
    16ee:	d426      	bmi.n	173e <yield+0x6a>
		HardwareSerialIMXRT::processSerialEventsList();
	}

	running = 0;
    16f0:	2300      	movs	r3, #0
    16f2:	703b      	strb	r3, [r7, #0]
	if (check_flags & YIELD_CHECK_EVENT_RESPONDER) {
    16f4:	0773      	lsls	r3, r6, #29
    16f6:	d401      	bmi.n	16fc <yield+0x28>
		EventResponder::runFromYield();
	}
};
    16f8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
	// Wait for event(s) to occur.  These are most likely to be useful when
	// used with a scheduler or RTOS.
	bool waitForEvent(EventResponderRef event, int timeout);
	EventResponder * waitForEvent(EventResponder *list, int listsize, int timeout);
	static void runFromYield() {
		if (!firstYield) return;  
    16fc:	4b26      	ldr	r3, [pc, #152]	; (1798 <yield+0xc4>)
    16fe:	681a      	ldr	r2, [r3, #0]
    1700:	2a00      	cmp	r2, #0
    1702:	d0f9      	beq.n	16f8 <yield+0x24>
		// First, check if yield was called from an interrupt
		// never call normal handler functions from any interrupt context
		uint32_t ipsr;
		__asm__ volatile("mrs %0, ipsr\n" : "=r" (ipsr)::);
    1704:	f3ef 8205 	mrs	r2, IPSR
		if (ipsr != 0) return;
    1708:	2a00      	cmp	r2, #0
    170a:	d1f5      	bne.n	16f8 <yield+0x24>
	static EventResponder *lastInterrupt;
	static bool runningFromYield;
private:
	static bool disableInterrupts() {
		uint32_t primask;
		__asm__ volatile("mrs %0, primask\n" : "=r" (primask)::);
    170c:	f3ef 8510 	mrs	r5, PRIMASK
		__disable_irq();
    1710:	b672      	cpsid	i
		EventResponder *first = firstYield;
    1712:	6818      	ldr	r0, [r3, #0]
		if (first == nullptr) {
    1714:	2800      	cmp	r0, #0
    1716:	d034      	beq.n	1782 <yield+0xae>
		if (runningFromYield) {
    1718:	4c20      	ldr	r4, [pc, #128]	; (179c <yield+0xc8>)
    171a:	7821      	ldrb	r1, [r4, #0]
    171c:	2900      	cmp	r1, #0
    171e:	d130      	bne.n	1782 <yield+0xae>
		runningFromYield = true;
    1720:	2201      	movs	r2, #1
    1722:	7022      	strb	r2, [r4, #0]
		firstYield = first->_next;
    1724:	6942      	ldr	r2, [r0, #20]
    1726:	601a      	str	r2, [r3, #0]
		if (firstYield) {
    1728:	2a00      	cmp	r2, #0
    172a:	d02e      	beq.n	178a <yield+0xb6>
			firstYield->_prev = nullptr;
    172c:	6191      	str	r1, [r2, #24]
		return (primask == 0) ? true : false;
	}
	static void enableInterrupts(bool doit) {
		if (doit) __enable_irq();
    172e:	b905      	cbnz	r5, 1732 <yield+0x5e>
    1730:	b662      	cpsie	i
		first->_triggered = false;
    1732:	2500      	movs	r5, #0
		(*(first->_function))(*first);
    1734:	6883      	ldr	r3, [r0, #8]
		first->_triggered = false;
    1736:	7745      	strb	r5, [r0, #29]
		(*(first->_function))(*first);
    1738:	4798      	blx	r3
		runningFromYield = false;
    173a:	7025      	strb	r5, [r4, #0]
    173c:	e7dc      	b.n	16f8 <yield+0x24>
	*/

	operator bool()			{ return true; }

	static inline void processSerialEventsList() {
		for (uint8_t i = 0; i < s_count_serials_with_serial_events; i++) {
    173e:	f8df 8064 	ldr.w	r8, [pc, #100]	; 17a4 <yield+0xd0>
    1742:	f898 3000 	ldrb.w	r3, [r8]
    1746:	2b00      	cmp	r3, #0
    1748:	d0d2      	beq.n	16f0 <yield+0x1c>
    174a:	2500      	movs	r5, #0
    174c:	f8df 9058 	ldr.w	r9, [pc, #88]	; 17a8 <yield+0xd4>
    1750:	462b      	mov	r3, r5
			s_serials_with_serial_events[i]->doYieldCode();
    1752:	f859 4023 	ldr.w	r4, [r9, r3, lsl #2]
		for (uint8_t i = 0; i < s_count_serials_with_serial_events; i++) {
    1756:	3501      	adds	r5, #1
	static HardwareSerialIMXRT 	*s_serials_with_serial_events[7];
	#endif
	static uint8_t 			s_count_serials_with_serial_events;
	void addToSerialEventsList(); 
	inline void doYieldCode()  {
		if (available()) (*hardware->_serialEvent)();
    1758:	6823      	ldr	r3, [r4, #0]
    175a:	4620      	mov	r0, r4
    175c:	691b      	ldr	r3, [r3, #16]
    175e:	4798      	blx	r3
    1760:	b110      	cbz	r0, 1768 <yield+0x94>
    1762:	6963      	ldr	r3, [r4, #20]
    1764:	689b      	ldr	r3, [r3, #8]
    1766:	4798      	blx	r3
		for (uint8_t i = 0; i < s_count_serials_with_serial_events; i++) {
    1768:	f898 2000 	ldrb.w	r2, [r8]
    176c:	b2eb      	uxtb	r3, r5
    176e:	429a      	cmp	r2, r3
    1770:	d8ef      	bhi.n	1752 <yield+0x7e>
    1772:	e7bd      	b.n	16f0 <yield+0x1c>
        virtual int available() { return usb_serial_available(); }
    1774:	f7ff fec6 	bl	1504 <usb_serial_available>
		if (Serial.available()) serialEvent();
    1778:	2800      	cmp	r0, #0
    177a:	d0b7      	beq.n	16ec <yield+0x18>
    177c:	f3af 8000 	nop.w
    1780:	e7b4      	b.n	16ec <yield+0x18>
		if (doit) __enable_irq();
    1782:	2d00      	cmp	r5, #0
    1784:	d1b8      	bne.n	16f8 <yield+0x24>
    1786:	b662      	cpsie	i
    1788:	e7b6      	b.n	16f8 <yield+0x24>
			lastYield = nullptr;
    178a:	4b05      	ldr	r3, [pc, #20]	; (17a0 <yield+0xcc>)
    178c:	601a      	str	r2, [r3, #0]
    178e:	e7ce      	b.n	172e <yield+0x5a>
    1790:	200012a9 	.word	0x200012a9
    1794:	2000129c 	.word	0x2000129c
    1798:	20001088 	.word	0x20001088
    179c:	2000129a 	.word	0x2000129a
    17a0:	20001094 	.word	0x20001094
    17a4:	2000129b 	.word	0x2000129b
    17a8:	20001098 	.word	0x20001098

000017ac <EventResponder::runFromInterrupt()>:
{
	EventResponder::runFromInterrupt();
}

void EventResponder::runFromInterrupt()
{
    17ac:	b570      	push	{r4, r5, r6, lr}
		__asm__ volatile("mrs %0, primask\n" : "=r" (primask)::);
    17ae:	f3ef 8210 	mrs	r2, PRIMASK
		__disable_irq();
    17b2:	b672      	cpsid	i
	while (1) {
		bool irq = disableInterrupts();
		EventResponder *first = firstInterrupt;
    17b4:	4c0c      	ldr	r4, [pc, #48]	; (17e8 <EventResponder::runFromInterrupt()+0x3c>)
    17b6:	6820      	ldr	r0, [r4, #0]
		if (first) {
    17b8:	b180      	cbz	r0, 17dc <EventResponder::runFromInterrupt()+0x30>
			firstInterrupt = first->_next;
			if (firstInterrupt) {
				firstInterrupt->_prev = nullptr;
			} else {
				lastInterrupt = nullptr;
    17ba:	4e0c      	ldr	r6, [pc, #48]	; (17ec <EventResponder::runFromInterrupt()+0x40>)
				firstInterrupt->_prev = nullptr;
    17bc:	2500      	movs	r5, #0
			firstInterrupt = first->_next;
    17be:	6943      	ldr	r3, [r0, #20]
    17c0:	6023      	str	r3, [r4, #0]
			if (firstInterrupt) {
    17c2:	b173      	cbz	r3, 17e2 <EventResponder::runFromInterrupt()+0x36>
				firstInterrupt->_prev = nullptr;
    17c4:	619d      	str	r5, [r3, #24]
		if (doit) __enable_irq();
    17c6:	b902      	cbnz	r2, 17ca <EventResponder::runFromInterrupt()+0x1e>
    17c8:	b662      	cpsie	i
			}
			enableInterrupts(irq);
			first->_triggered = false;
			(*(first->_function))(*first);
    17ca:	6883      	ldr	r3, [r0, #8]
			first->_triggered = false;
    17cc:	7745      	strb	r5, [r0, #29]
			(*(first->_function))(*first);
    17ce:	4798      	blx	r3
		__asm__ volatile("mrs %0, primask\n" : "=r" (primask)::);
    17d0:	f3ef 8210 	mrs	r2, PRIMASK
		__disable_irq();
    17d4:	b672      	cpsid	i
		EventResponder *first = firstInterrupt;
    17d6:	6820      	ldr	r0, [r4, #0]
		if (first) {
    17d8:	2800      	cmp	r0, #0
    17da:	d1f0      	bne.n	17be <EventResponder::runFromInterrupt()+0x12>
		if (doit) __enable_irq();
    17dc:	b902      	cbnz	r2, 17e0 <EventResponder::runFromInterrupt()+0x34>
    17de:	b662      	cpsie	i
		} else {
			enableInterrupts(irq);
			break;
		}
	}
}
    17e0:	bd70      	pop	{r4, r5, r6, pc}
				lastInterrupt = nullptr;
    17e2:	6033      	str	r3, [r6, #0]
    17e4:	e7ef      	b.n	17c6 <EventResponder::runFromInterrupt()+0x1a>
    17e6:	bf00      	nop
    17e8:	20001090 	.word	0x20001090
    17ec:	2000108c 	.word	0x2000108c

000017f0 <pendablesrvreq_isr>:
	EventResponder::runFromInterrupt();
    17f0:	f7ff bfdc 	b.w	17ac <EventResponder::runFromInterrupt()>

000017f4 <systick_isr>:
extern "C" volatile uint32_t systick_millis_count;
extern "C" volatile uint32_t systick_cycle_count;
extern "C" uint32_t systick_safe_read; // micros() synchronization
extern "C" void systick_isr(void)
{
	systick_cycle_count = ARM_DWT_CYCCNT;
    17f4:	4904      	ldr	r1, [pc, #16]	; (1808 <systick_isr+0x14>)
	systick_millis_count++;
    17f6:	4a05      	ldr	r2, [pc, #20]	; (180c <systick_isr+0x18>)
	systick_cycle_count = ARM_DWT_CYCCNT;
    17f8:	6849      	ldr	r1, [r1, #4]
    17fa:	4b05      	ldr	r3, [pc, #20]	; (1810 <systick_isr+0x1c>)
    17fc:	6019      	str	r1, [r3, #0]
	systick_millis_count++;
    17fe:	6813      	ldr	r3, [r2, #0]
    1800:	3301      	adds	r3, #1
    1802:	6013      	str	r3, [r2, #0]
}
    1804:	4770      	bx	lr
    1806:	bf00      	nop
    1808:	e0001000 	.word	0xe0001000
    180c:	20001278 	.word	0x20001278
    1810:	20001274 	.word	0x20001274

00001814 <set_arm_clock>:
	uint32_t cbcmr = CCM_CBCMR; // pg 1023
	uint32_t dcdc = DCDC_REG3;

	// compute required voltage
	uint32_t voltage = 1150; // default = 1.15V
	if (frequency > 528000000) {
    1814:	49a2      	ldr	r1, [pc, #648]	; (1aa0 <set_arm_clock+0x28c>)
	uint32_t cbcdr = CCM_CBCDR; // pg 1021
    1816:	4ba3      	ldr	r3, [pc, #652]	; (1aa4 <set_arm_clock+0x290>)
	if (frequency > 528000000) {
    1818:	4288      	cmp	r0, r1
{
    181a:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	uint32_t dcdc = DCDC_REG3;
    181e:	4ca2      	ldr	r4, [pc, #648]	; (1aa8 <set_arm_clock+0x294>)
	uint32_t cbcdr = CCM_CBCDR; // pg 1021
    1820:	695e      	ldr	r6, [r3, #20]
	uint32_t cbcmr = CCM_CBCMR; // pg 1023
    1822:	699a      	ldr	r2, [r3, #24]
	uint32_t dcdc = DCDC_REG3;
    1824:	f8d4 800c 	ldr.w	r8, [r4, #12]
	if (frequency > 528000000) {
    1828:	d91b      	bls.n	1862 <set_arm_clock+0x4e>
		voltage = 1250; // 1.25V
#if defined(OVERCLOCK_STEPSIZE) && defined(OVERCLOCK_MAX_VOLT)
		if (frequency > 600000000) {
    182a:	4ba0      	ldr	r3, [pc, #640]	; (1aac <set_arm_clock+0x298>)
    182c:	4298      	cmp	r0, r3
    182e:	f240 8102 	bls.w	1a36 <set_arm_clock+0x222>
			voltage += ((frequency - 600000000) / OVERCLOCK_STEPSIZE) * 25;
    1832:	1ac3      	subs	r3, r0, r3
    1834:	499e      	ldr	r1, [pc, #632]	; (1ab0 <set_arm_clock+0x29c>)
    1836:	0a1b      	lsrs	r3, r3, #8
    1838:	fba1 1303 	umull	r1, r3, r1, r3
		voltage = 950; // 0.95
	}

	// if voltage needs to increase, do it before switch clock speed
	CCM_CCGR6 |= CCM_CCGR6_DCDC(CCM_CCGR_ON);
	if ((dcdc & DCDC_REG3_TRG_MASK) < DCDC_REG3_TRG((voltage - 800) / 25)) {
    183c:	f240 6127 	movw	r1, #1575	; 0x627
			voltage += ((frequency - 600000000) / OVERCLOCK_STEPSIZE) * 25;
    1840:	09db      	lsrs	r3, r3, #7
    1842:	eb03 0383 	add.w	r3, r3, r3, lsl #2
    1846:	eb03 0383 	add.w	r3, r3, r3, lsl #2
    184a:	f203 43e2 	addw	r3, r3, #1250	; 0x4e2
	if ((dcdc & DCDC_REG3_TRG_MASK) < DCDC_REG3_TRG((voltage - 800) / 25)) {
    184e:	428b      	cmp	r3, r1
    1850:	bf28      	it	cs
    1852:	460b      	movcs	r3, r1
    1854:	f5a3 7748 	sub.w	r7, r3, #800	; 0x320
    1858:	4b96      	ldr	r3, [pc, #600]	; (1ab4 <set_arm_clock+0x2a0>)
    185a:	fba3 3707 	umull	r3, r7, r3, r7
    185e:	08ff      	lsrs	r7, r7, #3
    1860:	e004      	b.n	186c <set_arm_clock+0x58>
	} else if (frequency <= 24000000) {
    1862:	4f95      	ldr	r7, [pc, #596]	; (1ab8 <set_arm_clock+0x2a4>)
    1864:	42b8      	cmp	r0, r7
    1866:	bf8c      	ite	hi
    1868:	270e      	movhi	r7, #14
    186a:	2706      	movls	r7, #6
	CCM_CCGR6 |= CCM_CCGR6_DCDC(CCM_CCGR_ON);
    186c:	498d      	ldr	r1, [pc, #564]	; (1aa4 <set_arm_clock+0x290>)
	if ((dcdc & DCDC_REG3_TRG_MASK) < DCDC_REG3_TRG((voltage - 800) / 25)) {
    186e:	f008 091f 	and.w	r9, r8, #31
	CCM_CCGR6 |= CCM_CCGR6_DCDC(CCM_CCGR_ON);
    1872:	f8d1 3080 	ldr.w	r3, [r1, #128]	; 0x80
	if ((dcdc & DCDC_REG3_TRG_MASK) < DCDC_REG3_TRG((voltage - 800) / 25)) {
    1876:	45b9      	cmp	r9, r7
	CCM_CCGR6 |= CCM_CCGR6_DCDC(CCM_CCGR_ON);
    1878:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
    187c:	f8c1 3080 	str.w	r3, [r1, #128]	; 0x80
	if ((dcdc & DCDC_REG3_TRG_MASK) < DCDC_REG3_TRG((voltage - 800) / 25)) {
    1880:	d20c      	bcs.n	189c <set_arm_clock+0x88>
		printf("Increasing voltage to %u mV\n", voltage);
		dcdc &= ~DCDC_REG3_TRG_MASK;
    1882:	f028 081f 	bic.w	r8, r8, #31
		dcdc |= DCDC_REG3_TRG((voltage - 800) / 25);
		DCDC_REG3 = dcdc;
    1886:	f5a1 21f8 	sub.w	r1, r1, #507904	; 0x7c000
		dcdc |= DCDC_REG3_TRG((voltage - 800) / 25);
    188a:	ea48 0807 	orr.w	r8, r8, r7
		DCDC_REG3 = dcdc;
    188e:	f8c1 800c 	str.w	r8, [r1, #12]
		while (!(DCDC_REG0 & DCDC_REG0_STS_DC_OK)) ; // wait voltage settling
    1892:	680b      	ldr	r3, [r1, #0]
    1894:	2b00      	cmp	r3, #0
    1896:	dafc      	bge.n	1892 <set_arm_clock+0x7e>
	scale_cpu_cycles_to_microseconds = 0xFFFFFFFFu / (uint32_t)(frequency / 1000000u);

	printf("New Frequency: ARM=%u, IPG=%u\n", frequency, frequency / div_ipg);

	// if voltage needs to decrease, do it after switch clock speed
	if ((dcdc & DCDC_REG3_TRG_MASK) > DCDC_REG3_TRG((voltage - 800) / 25)) {
    1898:	f008 091f 	and.w	r9, r8, #31
	if (!(cbcdr & CCM_CBCDR_PERIPH_CLK_SEL)) {
    189c:	f016 7300 	ands.w	r3, r6, #33554432	; 0x2000000
    18a0:	d124      	bne.n	18ec <set_arm_clock+0xd8>
		if ((CCM_ANALOG_PLL_USB1 & need1s) == need1s) {
    18a2:	4986      	ldr	r1, [pc, #536]	; (1abc <set_arm_clock+0x2a8>)
    18a4:	690c      	ldr	r4, [r1, #16]
    18a6:	4986      	ldr	r1, [pc, #536]	; (1ac0 <set_arm_clock+0x2ac>)
    18a8:	43a1      	bics	r1, r4
    18aa:	f000 80ea 	beq.w	1a82 <set_arm_clock+0x26e>
		if ((cbcmr & CCM_CBCMR_PERIPH_CLK2_SEL_MASK) != CCM_CBCMR_PERIPH_CLK2_SEL(sel)) {
    18ae:	f482 5180 	eor.w	r1, r2, #4096	; 0x1000
    18b2:	4634      	mov	r4, r6
    18b4:	f44f 5580 	mov.w	r5, #4096	; 0x1000
		if ((cbcdr & CCM_CBCDR_PERIPH_CLK2_PODF_MASK) != CCM_CBCDR_PERIPH_CLK2_PODF(div)) {
    18b8:	f014 5f60 	tst.w	r4, #939524096	; 0x38000000
    18bc:	d004      	beq.n	18c8 <set_arm_clock+0xb4>
			cbcdr &= ~CCM_CBCDR_PERIPH_CLK2_PODF_MASK;
    18be:	f026 5660 	bic.w	r6, r6, #939524096	; 0x38000000
			cbcdr |= CCM_CBCDR_PERIPH_CLK2_PODF(div);
    18c2:	431e      	orrs	r6, r3
			CCM_CBCDR = cbcdr;
    18c4:	4b77      	ldr	r3, [pc, #476]	; (1aa4 <set_arm_clock+0x290>)
    18c6:	615e      	str	r6, [r3, #20]
		if ((cbcmr & CCM_CBCMR_PERIPH_CLK2_SEL_MASK) != CCM_CBCMR_PERIPH_CLK2_SEL(sel)) {
    18c8:	f411 5f40 	tst.w	r1, #12288	; 0x3000
    18cc:	d007      	beq.n	18de <set_arm_clock+0xca>
			cbcmr &= ~CCM_CBCMR_PERIPH_CLK2_SEL_MASK;
    18ce:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
			CCM_CBCMR = cbcmr;
    18d2:	4974      	ldr	r1, [pc, #464]	; (1aa4 <set_arm_clock+0x290>)
			cbcmr |= CCM_CBCMR_PERIPH_CLK2_SEL(sel);
    18d4:	432a      	orrs	r2, r5
			CCM_CBCMR = cbcmr;
    18d6:	618a      	str	r2, [r1, #24]
			while (CCM_CDHIPR & CCM_CDHIPR_PERIPH2_CLK_SEL_BUSY) ; // wait
    18d8:	6c8b      	ldr	r3, [r1, #72]	; 0x48
    18da:	071a      	lsls	r2, r3, #28
    18dc:	d4fc      	bmi.n	18d8 <set_arm_clock+0xc4>
		cbcdr |= CCM_CBCDR_PERIPH_CLK_SEL;
    18de:	f046 7600 	orr.w	r6, r6, #33554432	; 0x2000000
		CCM_CBCDR = cbcdr;
    18e2:	4a70      	ldr	r2, [pc, #448]	; (1aa4 <set_arm_clock+0x290>)
    18e4:	6156      	str	r6, [r2, #20]
		while (CCM_CDHIPR & CCM_CDHIPR_PERIPH_CLK_SEL_BUSY) ; // wait
    18e6:	6c93      	ldr	r3, [r2, #72]	; 0x48
    18e8:	069b      	lsls	r3, r3, #26
    18ea:	d4fc      	bmi.n	18e6 <set_arm_clock+0xd2>
	while (frequency * div_arm * div_ahb < 648000000) {
    18ec:	4c75      	ldr	r4, [pc, #468]	; (1ac4 <set_arm_clock+0x2b0>)
    18ee:	42a0      	cmp	r0, r4
    18f0:	f200 80ce 	bhi.w	1a90 <set_arm_clock+0x27c>
	uint32_t div_ahb = 1;
    18f4:	f04f 0c01 	mov.w	ip, #1
    18f8:	4601      	mov	r1, r0
	uint32_t div_arm = 1;
    18fa:	4663      	mov	r3, ip
	while (frequency * div_arm * div_ahb < 648000000) {
    18fc:	fb03 1201 	mla	r2, r3, r1, r1
			div_arm = div_arm + 1;
    1900:	f103 0e01 	add.w	lr, r3, #1
				div_ahb = div_ahb + 1;
    1904:	f10c 0501 	add.w	r5, ip, #1
	while (frequency * div_arm * div_ahb < 648000000) {
    1908:	42a2      	cmp	r2, r4
    190a:	d818      	bhi.n	193e <set_arm_clock+0x12a>
		if (div_arm < 8) {
    190c:	f1be 0f08 	cmp.w	lr, #8
				div_arm = 1;
    1910:	f04f 0301 	mov.w	r3, #1
		if (div_arm < 8) {
    1914:	f040 808d 	bne.w	1a32 <set_arm_clock+0x21e>
			if (div_ahb < 5) {
    1918:	f1bc 0f04 	cmp.w	ip, #4
    191c:	f200 8091 	bhi.w	1a42 <set_arm_clock+0x22e>
	while (frequency * div_arm * div_ahb < 648000000) {
    1920:	180a      	adds	r2, r1, r0
    1922:	42a2      	cmp	r2, r4
    1924:	f200 80a4 	bhi.w	1a70 <set_arm_clock+0x25c>
    1928:	fb05 f100 	mul.w	r1, r5, r0
				div_ahb = div_ahb + 1;
    192c:	46ac      	mov	ip, r5
			div_arm = div_arm + 1;
    192e:	f103 0e01 	add.w	lr, r3, #1
	while (frequency * div_arm * div_ahb < 648000000) {
    1932:	fb03 1201 	mla	r2, r3, r1, r1
				div_ahb = div_ahb + 1;
    1936:	f10c 0501 	add.w	r5, ip, #1
	while (frequency * div_arm * div_ahb < 648000000) {
    193a:	42a2      	cmp	r2, r4
    193c:	d9e6      	bls.n	190c <set_arm_clock+0xf8>
	if ((cbcdr & CCM_CBCDR_AHB_PODF_MASK) != CCM_CBCDR_AHB_PODF(div_ahb - 1)) {
    193e:	f10c 31ff 	add.w	r1, ip, #4294967295
    1942:	028c      	lsls	r4, r1, #10
    1944:	ea86 2181 	eor.w	r1, r6, r1, lsl #10
	uint32_t mult = (frequency * div_arm * div_ahb + 6000000) / 12000000;
    1948:	485f      	ldr	r0, [pc, #380]	; (1ac8 <set_arm_clock+0x2b4>)
    194a:	4410      	add	r0, r2
	if (mult > 108) mult = 108;
    194c:	4a5f      	ldr	r2, [pc, #380]	; (1acc <set_arm_clock+0x2b8>)
    194e:	4290      	cmp	r0, r2
    1950:	d97f      	bls.n	1a52 <set_arm_clock+0x23e>
    1952:	f8df a1a4 	ldr.w	sl, [pc, #420]	; 1af8 <set_arm_clock+0x2e4>
    1956:	226c      	movs	r2, #108	; 0x6c
    1958:	485d      	ldr	r0, [pc, #372]	; (1ad0 <set_arm_clock+0x2bc>)
	if ((CCM_ANALOG_PLL_ARM & arm_pll_mask) != (CCM_ANALOG_PLL_ARM_LOCK
    195a:	4d58      	ldr	r5, [pc, #352]	; (1abc <set_arm_clock+0x2a8>)
	frequency = mult * 12000000 / div_arm / div_ahb;
    195c:	fbb0 f0fe 	udiv	r0, r0, lr
	if ((CCM_ANALOG_PLL_ARM & arm_pll_mask) != (CCM_ANALOG_PLL_ARM_LOCK
    1960:	f8d5 e000 	ldr.w	lr, [r5]
	frequency = mult * 12000000 / div_arm / div_ahb;
    1964:	fbb0 f0fc 	udiv	r0, r0, ip
	if ((CCM_ANALOG_PLL_ARM & arm_pll_mask) != (CCM_ANALOG_PLL_ARM_LOCK
    1968:	f8df c190 	ldr.w	ip, [pc, #400]	; 1afc <set_arm_clock+0x2e8>
    196c:	ea0e 0c0c 	and.w	ip, lr, ip
    1970:	45d4      	cmp	ip, sl
    1972:	d009      	beq.n	1988 <set_arm_clock+0x174>
			| CCM_ANALOG_PLL_ARM_DIV_SELECT(mult);
    1974:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
		CCM_ANALOG_PLL_ARM = CCM_ANALOG_PLL_ARM_POWERDOWN;
    1978:	f44f 5c80 	mov.w	ip, #4096	; 0x1000
    197c:	f8c5 c000 	str.w	ip, [r5]
		CCM_ANALOG_PLL_ARM = CCM_ANALOG_PLL_ARM_ENABLE
    1980:	602a      	str	r2, [r5, #0]
		while (!(CCM_ANALOG_PLL_ARM & CCM_ANALOG_PLL_ARM_LOCK)) ; // wait for lock
    1982:	682a      	ldr	r2, [r5, #0]
    1984:	2a00      	cmp	r2, #0
    1986:	dafc      	bge.n	1982 <set_arm_clock+0x16e>
	if ((CCM_CACRR & CCM_CACRR_ARM_PODF_MASK) != (div_arm - 1)) {
    1988:	4a46      	ldr	r2, [pc, #280]	; (1aa4 <set_arm_clock+0x290>)
    198a:	6915      	ldr	r5, [r2, #16]
    198c:	f005 0507 	and.w	r5, r5, #7
    1990:	429d      	cmp	r5, r3
    1992:	d003      	beq.n	199c <set_arm_clock+0x188>
		CCM_CACRR = CCM_CACRR_ARM_PODF(div_arm - 1);
    1994:	6113      	str	r3, [r2, #16]
		while (CCM_CDHIPR & CCM_CDHIPR_ARM_PODF_BUSY) ; // wait
    1996:	6c93      	ldr	r3, [r2, #72]	; 0x48
    1998:	03dd      	lsls	r5, r3, #15
    199a:	d4fc      	bmi.n	1996 <set_arm_clock+0x182>
	if ((cbcdr & CCM_CBCDR_AHB_PODF_MASK) != CCM_CBCDR_AHB_PODF(div_ahb - 1)) {
    199c:	f411 5fe0 	tst.w	r1, #7168	; 0x1c00
    19a0:	d009      	beq.n	19b6 <set_arm_clock+0x1a2>
		cbcdr &= ~CCM_CBCDR_AHB_PODF_MASK;
    19a2:	f426 56e0 	bic.w	r6, r6, #7168	; 0x1c00
		cbcdr |= CCM_CBCDR_AHB_PODF(div_ahb - 1);
    19a6:	f404 54e0 	and.w	r4, r4, #7168	; 0x1c00
		CCM_CBCDR = cbcdr;
    19aa:	4a3e      	ldr	r2, [pc, #248]	; (1aa4 <set_arm_clock+0x290>)
		cbcdr |= CCM_CBCDR_AHB_PODF(div_ahb - 1);
    19ac:	4326      	orrs	r6, r4
		CCM_CBCDR = cbcdr;
    19ae:	6156      	str	r6, [r2, #20]
		while (CCM_CDHIPR & CCM_CDHIPR_AHB_PODF_BUSY); // wait
    19b0:	6c93      	ldr	r3, [r2, #72]	; 0x48
    19b2:	0799      	lsls	r1, r3, #30
    19b4:	d4fc      	bmi.n	19b0 <set_arm_clock+0x19c>
	uint32_t div_ipg = (frequency + 149999999) / 150000000;
    19b6:	4947      	ldr	r1, [pc, #284]	; (1ad4 <set_arm_clock+0x2c0>)
	if (div_ipg > 4) div_ipg = 4;
    19b8:	4a47      	ldr	r2, [pc, #284]	; (1ad8 <set_arm_clock+0x2c4>)
	uint32_t div_ipg = (frequency + 149999999) / 150000000;
    19ba:	4401      	add	r1, r0
	if (div_ipg > 4) div_ipg = 4;
    19bc:	4291      	cmp	r1, r2
    19be:	d83c      	bhi.n	1a3a <set_arm_clock+0x226>
	uint32_t div_ipg = (frequency + 149999999) / 150000000;
    19c0:	4b46      	ldr	r3, [pc, #280]	; (1adc <set_arm_clock+0x2c8>)
    19c2:	09c9      	lsrs	r1, r1, #7
    19c4:	fba3 3101 	umull	r3, r1, r3, r1
    19c8:	0b09      	lsrs	r1, r1, #12
	if ((cbcdr & CCM_CBCDR_IPG_PODF_MASK) != (CCM_CBCDR_IPG_PODF(div_ipg - 1))) {
    19ca:	1e4b      	subs	r3, r1, #1
    19cc:	021b      	lsls	r3, r3, #8
    19ce:	ea86 0203 	eor.w	r2, r6, r3
    19d2:	f412 7f40 	tst.w	r2, #768	; 0x300
    19d6:	d006      	beq.n	19e6 <set_arm_clock+0x1d2>
		cbcdr &= ~CCM_CBCDR_IPG_PODF_MASK;
    19d8:	f426 7640 	bic.w	r6, r6, #768	; 0x300
		cbcdr |= CCM_CBCDR_IPG_PODF(div_ipg - 1);
    19dc:	f403 7340 	and.w	r3, r3, #768	; 0x300
		CCM_CBCDR = cbcdr;
    19e0:	4a30      	ldr	r2, [pc, #192]	; (1aa4 <set_arm_clock+0x290>)
		cbcdr |= CCM_CBCDR_IPG_PODF(div_ipg - 1);
    19e2:	4333      	orrs	r3, r6
		CCM_CBCDR = cbcdr;
    19e4:	6153      	str	r3, [r2, #20]
	CCM_CBCDR &= ~CCM_CBCDR_PERIPH_CLK_SEL;
    19e6:	4a2f      	ldr	r2, [pc, #188]	; (1aa4 <set_arm_clock+0x290>)
    19e8:	6953      	ldr	r3, [r2, #20]
    19ea:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
    19ee:	6153      	str	r3, [r2, #20]
	while (CCM_CDHIPR & CCM_CDHIPR_PERIPH_CLK_SEL_BUSY) ; // wait
    19f0:	6c93      	ldr	r3, [r2, #72]	; 0x48
    19f2:	069b      	lsls	r3, r3, #26
    19f4:	d4fc      	bmi.n	19f0 <set_arm_clock+0x1dc>
	scale_cpu_cycles_to_microseconds = 0xFFFFFFFFu / (uint32_t)(frequency / 1000000u);
    19f6:	4b3a      	ldr	r3, [pc, #232]	; (1ae0 <set_arm_clock+0x2cc>)
	if ((dcdc & DCDC_REG3_TRG_MASK) > DCDC_REG3_TRG((voltage - 800) / 25)) {
    19f8:	454f      	cmp	r7, r9
	scale_cpu_cycles_to_microseconds = 0xFFFFFFFFu / (uint32_t)(frequency / 1000000u);
    19fa:	fba3 2300 	umull	r2, r3, r3, r0
    19fe:	f04f 32ff 	mov.w	r2, #4294967295
    1a02:	ea4f 4393 	mov.w	r3, r3, lsr #18
	F_BUS_ACTUAL = frequency / div_ipg;
    1a06:	fbb0 f1f1 	udiv	r1, r0, r1
	scale_cpu_cycles_to_microseconds = 0xFFFFFFFFu / (uint32_t)(frequency / 1000000u);
    1a0a:	fbb2 f3f3 	udiv	r3, r2, r3
	F_CPU_ACTUAL = frequency;
    1a0e:	4a35      	ldr	r2, [pc, #212]	; (1ae4 <set_arm_clock+0x2d0>)
    1a10:	6010      	str	r0, [r2, #0]
	F_BUS_ACTUAL = frequency / div_ipg;
    1a12:	4a35      	ldr	r2, [pc, #212]	; (1ae8 <set_arm_clock+0x2d4>)
    1a14:	6011      	str	r1, [r2, #0]
	scale_cpu_cycles_to_microseconds = 0xFFFFFFFFu / (uint32_t)(frequency / 1000000u);
    1a16:	4a35      	ldr	r2, [pc, #212]	; (1aec <set_arm_clock+0x2d8>)
    1a18:	6013      	str	r3, [r2, #0]
	if ((dcdc & DCDC_REG3_TRG_MASK) > DCDC_REG3_TRG((voltage - 800) / 25)) {
    1a1a:	d208      	bcs.n	1a2e <set_arm_clock+0x21a>
		printf("Decreasing voltage to %u mV\n", voltage);
		dcdc &= ~DCDC_REG3_TRG_MASK;
    1a1c:	f028 081f 	bic.w	r8, r8, #31
		dcdc |= DCDC_REG3_TRG((voltage - 800) / 25);
		DCDC_REG3 = dcdc;
    1a20:	4a21      	ldr	r2, [pc, #132]	; (1aa8 <set_arm_clock+0x294>)
		dcdc |= DCDC_REG3_TRG((voltage - 800) / 25);
    1a22:	ea48 0707 	orr.w	r7, r8, r7
		DCDC_REG3 = dcdc;
    1a26:	60d7      	str	r7, [r2, #12]
		while (!(DCDC_REG0 & DCDC_REG0_STS_DC_OK)) ; // wait voltage settling
    1a28:	6813      	ldr	r3, [r2, #0]
    1a2a:	2b00      	cmp	r3, #0
    1a2c:	dafc      	bge.n	1a28 <set_arm_clock+0x214>
	}

	return frequency;
}
    1a2e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    1a32:	4673      	mov	r3, lr
    1a34:	e762      	b.n	18fc <set_arm_clock+0xe8>
    1a36:	2712      	movs	r7, #18
    1a38:	e718      	b.n	186c <set_arm_clock+0x58>
    1a3a:	f44f 7340 	mov.w	r3, #768	; 0x300
	if (div_ipg > 4) div_ipg = 4;
    1a3e:	2104      	movs	r1, #4
    1a40:	e7c5      	b.n	19ce <set_arm_clock+0x1ba>
	if ((cbcdr & CCM_CBCDR_AHB_PODF_MASK) != CCM_CBCDR_AHB_PODF(div_ahb - 1)) {
    1a42:	f10c 31ff 	add.w	r1, ip, #4294967295
	uint32_t mult = (frequency * div_arm * div_ahb + 6000000) / 12000000;
    1a46:	4820      	ldr	r0, [pc, #128]	; (1ac8 <set_arm_clock+0x2b4>)
    1a48:	2307      	movs	r3, #7
	if ((cbcdr & CCM_CBCDR_AHB_PODF_MASK) != CCM_CBCDR_AHB_PODF(div_ahb - 1)) {
    1a4a:	028c      	lsls	r4, r1, #10
	uint32_t mult = (frequency * div_arm * div_ahb + 6000000) / 12000000;
    1a4c:	4410      	add	r0, r2
	if ((cbcdr & CCM_CBCDR_AHB_PODF_MASK) != CCM_CBCDR_AHB_PODF(div_ahb - 1)) {
    1a4e:	ea86 2181 	eor.w	r1, r6, r1, lsl #10
	uint32_t mult = (frequency * div_arm * div_ahb + 6000000) / 12000000;
    1a52:	4a27      	ldr	r2, [pc, #156]	; (1af0 <set_arm_clock+0x2dc>)
	  | CCM_ANALOG_PLL_ARM_ENABLE | CCM_ANALOG_PLL_ARM_DIV_SELECT(mult))) {
    1a54:	f8df a0a8 	ldr.w	sl, [pc, #168]	; 1b00 <set_arm_clock+0x2ec>
	uint32_t mult = (frequency * div_arm * div_ahb + 6000000) / 12000000;
    1a58:	fba2 2000 	umull	r2, r0, r2, r0
    1a5c:	0d02      	lsrs	r2, r0, #20
	frequency = mult * 12000000 / div_arm / div_ahb;
    1a5e:	4825      	ldr	r0, [pc, #148]	; (1af4 <set_arm_clock+0x2e0>)
    1a60:	2a36      	cmp	r2, #54	; 0x36
    1a62:	bf38      	it	cc
    1a64:	2236      	movcc	r2, #54	; 0x36
    1a66:	fb02 f000 	mul.w	r0, r2, r0
	  | CCM_ANALOG_PLL_ARM_ENABLE | CCM_ANALOG_PLL_ARM_DIV_SELECT(mult))) {
    1a6a:	ea42 0a0a 	orr.w	sl, r2, sl
    1a6e:	e774      	b.n	195a <set_arm_clock+0x146>
	if ((cbcdr & CCM_CBCDR_AHB_PODF_MASK) != CCM_CBCDR_AHB_PODF(div_ahb - 1)) {
    1a70:	ea4f 248c 	mov.w	r4, ip, lsl #10
    1a74:	2300      	movs	r3, #0
    1a76:	ea86 218c 	eor.w	r1, r6, ip, lsl #10
				div_arm = 1;
    1a7a:	f04f 0e01 	mov.w	lr, #1
				div_ahb = div_ahb + 1;
    1a7e:	46ac      	mov	ip, r5
    1a80:	e762      	b.n	1948 <set_arm_clock+0x134>
		if ((cbcdr & CCM_CBCDR_PERIPH_CLK2_PODF_MASK) != CCM_CBCDR_PERIPH_CLK2_PODF(div)) {
    1a82:	461d      	mov	r5, r3
    1a84:	f086 54c0 	eor.w	r4, r6, #402653184	; 0x18000000
    1a88:	4611      	mov	r1, r2
    1a8a:	f04f 53c0 	mov.w	r3, #402653184	; 0x18000000
    1a8e:	e713      	b.n	18b8 <set_arm_clock+0xa4>
	while (frequency * div_arm * div_ahb < 648000000) {
    1a90:	2400      	movs	r4, #0
	uint32_t div_ahb = 1;
    1a92:	f04f 0c01 	mov.w	ip, #1
	while (frequency * div_arm * div_ahb < 648000000) {
    1a96:	4602      	mov	r2, r0
    1a98:	4631      	mov	r1, r6
    1a9a:	4623      	mov	r3, r4
	uint32_t div_arm = 1;
    1a9c:	46e6      	mov	lr, ip
    1a9e:	e753      	b.n	1948 <set_arm_clock+0x134>
    1aa0:	1f78a400 	.word	0x1f78a400
    1aa4:	400fc000 	.word	0x400fc000
    1aa8:	40080000 	.word	0x40080000
    1aac:	23c34600 	.word	0x23c34600
    1ab0:	004cb223 	.word	0x004cb223
    1ab4:	51eb851f 	.word	0x51eb851f
    1ab8:	016e3600 	.word	0x016e3600
    1abc:	400d8000 	.word	0x400d8000
    1ac0:	80003040 	.word	0x80003040
    1ac4:	269fb1ff 	.word	0x269fb1ff
    1ac8:	005b8d80 	.word	0x005b8d80
    1acc:	4df67eff 	.word	0x4df67eff
    1ad0:	4d3f6400 	.word	0x4d3f6400
    1ad4:	08f0d17f 	.word	0x08f0d17f
    1ad8:	2cb4177f 	.word	0x2cb4177f
    1adc:	00e5109f 	.word	0x00e5109f
    1ae0:	431bde83 	.word	0x431bde83
    1ae4:	200007ec 	.word	0x200007ec
    1ae8:	200007e8 	.word	0x200007e8
    1aec:	20001270 	.word	0x20001270
    1af0:	165e9f81 	.word	0x165e9f81
    1af4:	00b71b00 	.word	0x00b71b00
    1af8:	8000206c 	.word	0x8000206c
    1afc:	8001307f 	.word	0x8001307f
    1b00:	80002000 	.word	0x80002000

00001b04 <flexpwm_init>:
{
	int i;

	p->FCTRL0 = FLEXPWM_FCTRL0_FLVL(15); // logic high = fault
	p->FSTS0 = 0x000F; // clear fault status
	p->FFILT0 = 0;
    1b04:	2300      	movs	r3, #0
	p->FSTS0 = 0x000F; // clear fault status
    1b06:	220f      	movs	r2, #15
		p->SM[i].CTRL = FLEXPWM_SMCTRL_FULL;
		p->SM[i].OCTRL = 0;
		p->SM[i].DTCNT0 = 0;
		p->SM[i].INIT = 0;
		p->SM[i].VAL0 = 0;
		p->SM[i].VAL1 = 33464;
    1b08:	f248 2cb8 	movw	ip, #33464	; 0x82b8
	for (i=0; i < 4; i++) {
    1b0c:	4619      	mov	r1, r3
{
    1b0e:	b510      	push	{r4, lr}
	p->FCTRL0 = FLEXPWM_FCTRL0_FLVL(15); // logic high = fault
    1b10:	f44f 4470 	mov.w	r4, #61440	; 0xf000
		p->SM[i].CTRL = FLEXPWM_SMCTRL_FULL;
    1b14:	f44f 6e80 	mov.w	lr, #1024	; 0x400
	p->FCTRL0 = FLEXPWM_FCTRL0_FLVL(15); // logic high = fault
    1b18:	f8a0 418c 	strh.w	r4, [r0, #396]	; 0x18c
		p->SM[i].CTRL2 = FLEXPWM_SMCTRL2_INDEP | FLEXPWM_SMCTRL2_WAITEN
    1b1c:	f44f 4460 	mov.w	r4, #57344	; 0xe000
	p->FSTS0 = 0x000F; // clear fault status
    1b20:	f8a0 218e 	strh.w	r2, [r0, #398]	; 0x18e
		p->SM[i].OCTRL = 0;
    1b24:	460a      	mov	r2, r1
	p->FFILT0 = 0;
    1b26:	f8a0 3190 	strh.w	r3, [r0, #400]	; 0x190
	p->MCTRL |= FLEXPWM_MCTRL_CLDOK(15);
    1b2a:	f8b0 3188 	ldrh.w	r3, [r0, #392]	; 0x188
    1b2e:	b29b      	uxth	r3, r3
    1b30:	f043 03f0 	orr.w	r3, r3, #240	; 0xf0
    1b34:	f8a0 3188 	strh.w	r3, [r0, #392]	; 0x188
		p->SM[i].CTRL2 = FLEXPWM_SMCTRL2_INDEP | FLEXPWM_SMCTRL2_WAITEN
    1b38:	eb01 0341 	add.w	r3, r1, r1, lsl #1
	for (i=0; i < 4; i++) {
    1b3c:	3101      	adds	r1, #1
    1b3e:	eb00 1343 	add.w	r3, r0, r3, lsl #5
    1b42:	2904      	cmp	r1, #4
		p->SM[i].CTRL2 = FLEXPWM_SMCTRL2_INDEP | FLEXPWM_SMCTRL2_WAITEN
    1b44:	809c      	strh	r4, [r3, #4]
		p->SM[i].CTRL = FLEXPWM_SMCTRL_FULL;
    1b46:	f8a3 e006 	strh.w	lr, [r3, #6]
		p->SM[i].OCTRL = 0;
    1b4a:	845a      	strh	r2, [r3, #34]	; 0x22
		p->SM[i].DTCNT0 = 0;
    1b4c:	861a      	strh	r2, [r3, #48]	; 0x30
		p->SM[i].INIT = 0;
    1b4e:	805a      	strh	r2, [r3, #2]
		p->SM[i].VAL0 = 0;
    1b50:	815a      	strh	r2, [r3, #10]
		p->SM[i].VAL1 = 33464;
    1b52:	f8a3 c00e 	strh.w	ip, [r3, #14]
		p->SM[i].VAL2 = 0;
    1b56:	825a      	strh	r2, [r3, #18]
		p->SM[i].VAL3 = 0;
    1b58:	82da      	strh	r2, [r3, #22]
		p->SM[i].VAL4 = 0;
    1b5a:	835a      	strh	r2, [r3, #26]
		p->SM[i].VAL5 = 0;
    1b5c:	83da      	strh	r2, [r3, #30]
	for (i=0; i < 4; i++) {
    1b5e:	d1eb      	bne.n	1b38 <flexpwm_init+0x34>
	}
	p->MCTRL |= FLEXPWM_MCTRL_LDOK(15);
    1b60:	f8b0 3188 	ldrh.w	r3, [r0, #392]	; 0x188
    1b64:	b29b      	uxth	r3, r3
    1b66:	f043 030f 	orr.w	r3, r3, #15
    1b6a:	f8a0 3188 	strh.w	r3, [r0, #392]	; 0x188
	p->MCTRL |= FLEXPWM_MCTRL_RUN(15);
    1b6e:	f8b0 3188 	ldrh.w	r3, [r0, #392]	; 0x188
    1b72:	b29b      	uxth	r3, r3
    1b74:	f443 6370 	orr.w	r3, r3, #3840	; 0xf00
    1b78:	f8a0 3188 	strh.w	r3, [r0, #392]	; 0x188
}
    1b7c:	bd10      	pop	{r4, pc}
    1b7e:	bf00      	nop

00001b80 <pwm_init>:
}

void pwm_init(void)
{
	//printf("pwm init\n");
	CCM_CCGR4 |= CCM_CCGR4_PWM1(CCM_CCGR_ON) | CCM_CCGR4_PWM2(CCM_CCGR_ON) |
    1b80:	4b37      	ldr	r3, [pc, #220]	; (1c60 <pwm_init+0xe0>)
		CCM_CCGR4_PWM3(CCM_CCGR_ON) | CCM_CCGR4_PWM4(CCM_CCGR_ON);
	CCM_CCGR6 |= CCM_CCGR6_QTIMER1(CCM_CCGR_ON) | CCM_CCGR6_QTIMER2(CCM_CCGR_ON) |
    1b82:	4a38      	ldr	r2, [pc, #224]	; (1c64 <pwm_init+0xe4>)
	CCM_CCGR4 |= CCM_CCGR4_PWM1(CCM_CCGR_ON) | CCM_CCGR4_PWM2(CCM_CCGR_ON) |
    1b84:	6f99      	ldr	r1, [r3, #120]	; 0x78
		CCM_CCGR6_QTIMER3(CCM_CCGR_ON) | CCM_CCGR6_QTIMER4(CCM_CCGR_ON);
	flexpwm_init(&IMXRT_FLEXPWM1);
    1b86:	4838      	ldr	r0, [pc, #224]	; (1c68 <pwm_init+0xe8>)
	CCM_CCGR4 |= CCM_CCGR4_PWM1(CCM_CCGR_ON) | CCM_CCGR4_PWM2(CCM_CCGR_ON) |
    1b88:	f441 017f 	orr.w	r1, r1, #16711680	; 0xff0000
{
    1b8c:	b570      	push	{r4, r5, r6, lr}
	CCM_CCGR4 |= CCM_CCGR4_PWM1(CCM_CCGR_ON) | CCM_CCGR4_PWM2(CCM_CCGR_ON) |
    1b8e:	6799      	str	r1, [r3, #120]	; 0x78
		p->CH[i].CSCTRL = TMR_CSCTRL_CL1(1) | TMR_CSCTRL_ALT_LOAD;
    1b90:	f241 0601 	movw	r6, #4097	; 0x1001
	CCM_CCGR6 |= CCM_CCGR6_QTIMER1(CCM_CCGR_ON) | CCM_CCGR6_QTIMER2(CCM_CCGR_ON) |
    1b94:	f8d3 1080 	ldr.w	r1, [r3, #128]	; 0x80
		p->CH[i].LOAD = 24000;   // low time  (65537 - x) - 
    1b98:	f645 55c0 	movw	r5, #24000	; 0x5dc0
		p->CH[i].CTRL = TMR_CTRL_CM(1) | TMR_CTRL_PCS(8) |
    1b9c:	f243 0426 	movw	r4, #12326	; 0x3026
	CCM_CCGR6 |= CCM_CCGR6_QTIMER1(CCM_CCGR_ON) | CCM_CCGR6_QTIMER2(CCM_CCGR_ON) |
    1ba0:	430a      	orrs	r2, r1
    1ba2:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
	flexpwm_init(&IMXRT_FLEXPWM1);
    1ba6:	f7ff ffad 	bl	1b04 <flexpwm_init>
	flexpwm_init(&IMXRT_FLEXPWM2);
    1baa:	f500 4080 	add.w	r0, r0, #16384	; 0x4000
    1bae:	f7ff ffa9 	bl	1b04 <flexpwm_init>
	flexpwm_init(&IMXRT_FLEXPWM3);
    1bb2:	f500 4080 	add.w	r0, r0, #16384	; 0x4000
    1bb6:	f7ff ffa5 	bl	1b04 <flexpwm_init>
	flexpwm_init(&IMXRT_FLEXPWM4);
    1bba:	f500 4080 	add.w	r0, r0, #16384	; 0x4000
    1bbe:	f7ff ffa1 	bl	1b04 <flexpwm_init>
	for (i=0; i < 4; i++) {
    1bc2:	2200      	movs	r2, #0
		p->CH[i].CTRL = 0; // stop timer
    1bc4:	f5a0 1003 	sub.w	r0, r0, #2146304	; 0x20c000
		p->CH[i].SCTRL = TMR_SCTRL_OEN | TMR_SCTRL_OPS | TMR_SCTRL_VAL | TMR_SCTRL_FORCE;
    1bc8:	f04f 0e0f 	mov.w	lr, #15
		p->CH[i].CTRL = 0; // stop timer
    1bcc:	4611      	mov	r1, r2
    1bce:	eb00 1342 	add.w	r3, r0, r2, lsl #5
    1bd2:	ea4f 1c42 	mov.w	ip, r2, lsl #5
	for (i=0; i < 4; i++) {
    1bd6:	3201      	adds	r2, #1
		p->CH[i].CTRL = 0; // stop timer
    1bd8:	8199      	strh	r1, [r3, #12]
	for (i=0; i < 4; i++) {
    1bda:	2a04      	cmp	r2, #4
		p->CH[i].CNTR = 0;
    1bdc:	8159      	strh	r1, [r3, #10]
		p->CH[i].SCTRL = TMR_SCTRL_OEN | TMR_SCTRL_OPS | TMR_SCTRL_VAL | TMR_SCTRL_FORCE;
    1bde:	f8a3 e00e 	strh.w	lr, [r3, #14]
		p->CH[i].CSCTRL = TMR_CSCTRL_CL1(1) | TMR_CSCTRL_ALT_LOAD;
    1be2:	829e      	strh	r6, [r3, #20]
		p->CH[i].LOAD = 24000;   // low time  (65537 - x) - 
    1be4:	80dd      	strh	r5, [r3, #6]
		p->CH[i].COMP1 = 0;  // high time (0 = always low, max = LOAD-1)
    1be6:	f820 100c 	strh.w	r1, [r0, ip]
		p->CH[i].CMPLD1 = 0;
    1bea:	8219      	strh	r1, [r3, #16]
		p->CH[i].CTRL = TMR_CTRL_CM(1) | TMR_CTRL_PCS(8) |
    1bec:	819c      	strh	r4, [r3, #12]
	for (i=0; i < 4; i++) {
    1bee:	d1ee      	bne.n	1bce <pwm_init+0x4e>
    1bf0:	2200      	movs	r2, #0
		p->CH[i].CTRL = 0; // stop timer
    1bf2:	481e      	ldr	r0, [pc, #120]	; (1c6c <pwm_init+0xec>)
		p->CH[i].SCTRL = TMR_SCTRL_OEN | TMR_SCTRL_OPS | TMR_SCTRL_VAL | TMR_SCTRL_FORCE;
    1bf4:	f04f 0e0f 	mov.w	lr, #15
		p->CH[i].CSCTRL = TMR_CSCTRL_CL1(1) | TMR_CSCTRL_ALT_LOAD;
    1bf8:	f241 0601 	movw	r6, #4097	; 0x1001
		p->CH[i].CTRL = 0; // stop timer
    1bfc:	4611      	mov	r1, r2
		p->CH[i].LOAD = 24000;   // low time  (65537 - x) - 
    1bfe:	f645 55c0 	movw	r5, #24000	; 0x5dc0
		p->CH[i].CTRL = TMR_CTRL_CM(1) | TMR_CTRL_PCS(8) |
    1c02:	f243 0426 	movw	r4, #12326	; 0x3026
		p->CH[i].CTRL = 0; // stop timer
    1c06:	eb00 1342 	add.w	r3, r0, r2, lsl #5
    1c0a:	ea4f 1c42 	mov.w	ip, r2, lsl #5
	for (i=0; i < 4; i++) {
    1c0e:	3201      	adds	r2, #1
		p->CH[i].CTRL = 0; // stop timer
    1c10:	8199      	strh	r1, [r3, #12]
	for (i=0; i < 4; i++) {
    1c12:	2a04      	cmp	r2, #4
		p->CH[i].CNTR = 0;
    1c14:	8159      	strh	r1, [r3, #10]
		p->CH[i].SCTRL = TMR_SCTRL_OEN | TMR_SCTRL_OPS | TMR_SCTRL_VAL | TMR_SCTRL_FORCE;
    1c16:	f8a3 e00e 	strh.w	lr, [r3, #14]
		p->CH[i].CSCTRL = TMR_CSCTRL_CL1(1) | TMR_CSCTRL_ALT_LOAD;
    1c1a:	829e      	strh	r6, [r3, #20]
		p->CH[i].LOAD = 24000;   // low time  (65537 - x) - 
    1c1c:	80dd      	strh	r5, [r3, #6]
		p->CH[i].COMP1 = 0;  // high time (0 = always low, max = LOAD-1)
    1c1e:	f820 100c 	strh.w	r1, [r0, ip]
		p->CH[i].CMPLD1 = 0;
    1c22:	8219      	strh	r1, [r3, #16]
		p->CH[i].CTRL = TMR_CTRL_CM(1) | TMR_CTRL_PCS(8) |
    1c24:	819c      	strh	r4, [r3, #12]
	for (i=0; i < 4; i++) {
    1c26:	d1ee      	bne.n	1c06 <pwm_init+0x86>
    1c28:	2200      	movs	r2, #0
		p->CH[i].CTRL = 0; // stop timer
    1c2a:	4811      	ldr	r0, [pc, #68]	; (1c70 <pwm_init+0xf0>)
		p->CH[i].SCTRL = TMR_SCTRL_OEN | TMR_SCTRL_OPS | TMR_SCTRL_VAL | TMR_SCTRL_FORCE;
    1c2c:	260f      	movs	r6, #15
		p->CH[i].CSCTRL = TMR_CSCTRL_CL1(1) | TMR_CSCTRL_ALT_LOAD;
    1c2e:	f241 0501 	movw	r5, #4097	; 0x1001
		p->CH[i].CTRL = 0; // stop timer
    1c32:	4611      	mov	r1, r2
		p->CH[i].LOAD = 24000;   // low time  (65537 - x) - 
    1c34:	f645 54c0 	movw	r4, #24000	; 0x5dc0
		p->CH[i].CTRL = TMR_CTRL_CM(1) | TMR_CTRL_PCS(8) |
    1c38:	f243 0e26 	movw	lr, #12326	; 0x3026
		p->CH[i].CTRL = 0; // stop timer
    1c3c:	eb00 1342 	add.w	r3, r0, r2, lsl #5
    1c40:	ea4f 1c42 	mov.w	ip, r2, lsl #5
	for (i=0; i < 4; i++) {
    1c44:	3201      	adds	r2, #1
		p->CH[i].CTRL = 0; // stop timer
    1c46:	8199      	strh	r1, [r3, #12]
	for (i=0; i < 4; i++) {
    1c48:	2a04      	cmp	r2, #4
		p->CH[i].CNTR = 0;
    1c4a:	8159      	strh	r1, [r3, #10]
		p->CH[i].SCTRL = TMR_SCTRL_OEN | TMR_SCTRL_OPS | TMR_SCTRL_VAL | TMR_SCTRL_FORCE;
    1c4c:	81de      	strh	r6, [r3, #14]
		p->CH[i].CSCTRL = TMR_CSCTRL_CL1(1) | TMR_CSCTRL_ALT_LOAD;
    1c4e:	829d      	strh	r5, [r3, #20]
		p->CH[i].LOAD = 24000;   // low time  (65537 - x) - 
    1c50:	80dc      	strh	r4, [r3, #6]
		p->CH[i].COMP1 = 0;  // high time (0 = always low, max = LOAD-1)
    1c52:	f820 100c 	strh.w	r1, [r0, ip]
		p->CH[i].CMPLD1 = 0;
    1c56:	8219      	strh	r1, [r3, #16]
		p->CH[i].CTRL = TMR_CTRL_CM(1) | TMR_CTRL_PCS(8) |
    1c58:	f8a3 e00c 	strh.w	lr, [r3, #12]
	for (i=0; i < 4; i++) {
    1c5c:	d1ee      	bne.n	1c3c <pwm_init+0xbc>
	quadtimer_init(&IMXRT_TMR1);
	quadtimer_init(&IMXRT_TMR2);
	quadtimer_init(&IMXRT_TMR3);
}
    1c5e:	bd70      	pop	{r4, r5, r6, pc}
    1c60:	400fc000 	.word	0x400fc000
    1c64:	fc030000 	.word	0xfc030000
    1c68:	403dc000 	.word	0x403dc000
    1c6c:	401e0000 	.word	0x401e0000
    1c70:	401e4000 	.word	0x401e4000

00001c74 <rtc_get>:
	uint32_t hi1 = SNVS_HPRTCMR;
    1c74:	4a07      	ldr	r2, [pc, #28]	; (1c94 <rtc_get+0x20>)
    1c76:	6a50      	ldr	r0, [r2, #36]	; 0x24
	uint32_t lo1 = SNVS_HPRTCLR;
    1c78:	6a93      	ldr	r3, [r2, #40]	; 0x28
		uint32_t hi2 = SNVS_HPRTCMR;
    1c7a:	4619      	mov	r1, r3
    1c7c:	4684      	mov	ip, r0
    1c7e:	6a50      	ldr	r0, [r2, #36]	; 0x24
		uint32_t lo2 = SNVS_HPRTCLR;
    1c80:	6a93      	ldr	r3, [r2, #40]	; 0x28
		if (lo1 == lo2 && hi1 == hi2) {
    1c82:	4299      	cmp	r1, r3
    1c84:	d1f9      	bne.n	1c7a <rtc_get+0x6>
    1c86:	4584      	cmp	ip, r0
    1c88:	d1f7      	bne.n	1c7a <rtc_get+0x6>
			return (hi2 << 17) | (lo2 >> 15);
    1c8a:	0bdb      	lsrs	r3, r3, #15
}
    1c8c:	ea43 4040 	orr.w	r0, r3, r0, lsl #17
    1c90:	4770      	bx	lr
    1c92:	bf00      	nop
    1c94:	400d4000 	.word	0x400d4000

00001c98 <sm_align_pool>:
{
    1c98:	b508      	push	{r3, lr}
	x = spool->pool_size % HEADER_SZ;
    1c9a:	e9d0 3200 	ldrd	r3, r2, [r0]
	if (!spool->pool || !spool->pool_size) return 0;
    1c9e:	b15b      	cbz	r3, 1cb8 <sm_align_pool+0x20>
    1ca0:	b1ba      	cbz	r2, 1cd2 <sm_align_pool+0x3a>
	if (spool->pool_size % HEADER_SZ) return 0;
    1ca2:	4b0f      	ldr	r3, [pc, #60]	; (1ce0 <sm_align_pool+0x48>)
    1ca4:	fba3 1302 	umull	r1, r3, r3, r2
    1ca8:	08db      	lsrs	r3, r3, #3
    1caa:	eb03 0343 	add.w	r3, r3, r3, lsl #1
    1cae:	ebb2 0383 	subs.w	r3, r2, r3, lsl #2
    1cb2:	d10a      	bne.n	1cca <sm_align_pool+0x32>
	if (smalloc_verify_pool(spool)) return 1;
    1cb4:	2001      	movs	r0, #1
}
    1cb6:	bd08      	pop	{r3, pc}
	x = spool->pool_size % HEADER_SZ;
    1cb8:	4b09      	ldr	r3, [pc, #36]	; (1ce0 <sm_align_pool+0x48>)
    1cba:	fba3 1302 	umull	r1, r3, r3, r2
    1cbe:	08db      	lsrs	r3, r3, #3
    1cc0:	eb03 0343 	add.w	r3, r3, r3, lsl #1
	if (x) spool->pool_size -= x;
    1cc4:	ebb2 0383 	subs.w	r3, r2, r3, lsl #2
    1cc8:	d001      	beq.n	1cce <sm_align_pool+0x36>
    1cca:	1ad2      	subs	r2, r2, r3
    1ccc:	6042      	str	r2, [r0, #4]
	if (spool->pool_size <= MIN_POOL_SZ) {
    1cce:	2af0      	cmp	r2, #240	; 0xf0
    1cd0:	d8f0      	bhi.n	1cb4 <sm_align_pool+0x1c>
		errno = ENOSPC;
    1cd2:	f000 f89b 	bl	1e0c <__errno>
    1cd6:	221c      	movs	r2, #28
    1cd8:	4603      	mov	r3, r0
    1cda:	2000      	movs	r0, #0
    1cdc:	601a      	str	r2, [r3, #0]
}
    1cde:	bd08      	pop	{r3, pc}
    1ce0:	aaaaaaab 	.word	0xaaaaaaab

00001ce4 <sm_set_pool>:
{
    1ce4:	b570      	push	{r4, r5, r6, lr}
	if (!spool) {
    1ce6:	4604      	mov	r4, r0
    1ce8:	b338      	cbz	r0, 1d3a <sm_set_pool+0x56>
	if (!new_pool || !new_pool_size) {
    1cea:	b119      	cbz	r1, 1cf4 <sm_set_pool+0x10>
    1cec:	fab2 f682 	clz	r6, r2
    1cf0:	0976      	lsrs	r6, r6, #5
    1cf2:	b9a2      	cbnz	r2, 1d1e <sm_set_pool+0x3a>
	if (!spool->pool || !spool->pool_size) return 0;
    1cf4:	6820      	ldr	r0, [r4, #0]
    1cf6:	b300      	cbz	r0, 1d3a <sm_set_pool+0x56>
    1cf8:	6862      	ldr	r2, [r4, #4]
    1cfa:	b1f2      	cbz	r2, 1d3a <sm_set_pool+0x56>
	if (spool->pool_size % HEADER_SZ) return 0;
    1cfc:	4b18      	ldr	r3, [pc, #96]	; (1d60 <sm_set_pool+0x7c>)
    1cfe:	4919      	ldr	r1, [pc, #100]	; (1d64 <sm_set_pool+0x80>)
    1d00:	fb02 f303 	mul.w	r3, r2, r3
    1d04:	ebb1 0fb3 	cmp.w	r1, r3, ror #2
    1d08:	d317      	bcc.n	1d3a <sm_set_pool+0x56>
			if (spool->do_zero) memset(spool->pool, 0, spool->pool_size);
    1d0a:	68a3      	ldr	r3, [r4, #8]
    1d0c:	b9e3      	cbnz	r3, 1d48 <sm_set_pool+0x64>
			memset(spool, 0, sizeof(struct smalloc_pool));
    1d0e:	2200      	movs	r2, #0
			return 1;
    1d10:	2301      	movs	r3, #1
			memset(spool, 0, sizeof(struct smalloc_pool));
    1d12:	6022      	str	r2, [r4, #0]
    1d14:	6062      	str	r2, [r4, #4]
    1d16:	60a2      	str	r2, [r4, #8]
    1d18:	60e2      	str	r2, [r4, #12]
		spool->do_zero = do_zero;
		memset(spool->pool, 0, spool->pool_size);
	}

	return 1;
}
    1d1a:	4618      	mov	r0, r3
    1d1c:	bd70      	pop	{r4, r5, r6, pc}
	spool->pool = new_pool;
    1d1e:	461d      	mov	r5, r3
	spool->oomfn = oom_handler;
    1d20:	9b04      	ldr	r3, [sp, #16]
	spool->pool_size = new_pool_size;
    1d22:	e9c0 1200 	strd	r1, r2, [r0]
	spool->oomfn = oom_handler;
    1d26:	60c3      	str	r3, [r0, #12]
	if (!sm_align_pool(spool)) return 0;
    1d28:	f7ff ffb6 	bl	1c98 <sm_align_pool>
    1d2c:	4603      	mov	r3, r0
    1d2e:	2800      	cmp	r0, #0
    1d30:	d0f3      	beq.n	1d1a <sm_set_pool+0x36>
	if (do_zero) {
    1d32:	b96d      	cbnz	r5, 1d50 <sm_set_pool+0x6c>
	return 1;
    1d34:	2301      	movs	r3, #1
}
    1d36:	4618      	mov	r0, r3
    1d38:	bd70      	pop	{r4, r5, r6, pc}
		errno = EINVAL;
    1d3a:	f000 f867 	bl	1e0c <__errno>
    1d3e:	2216      	movs	r2, #22
		return 0;
    1d40:	2300      	movs	r3, #0
		errno = EINVAL;
    1d42:	6002      	str	r2, [r0, #0]
}
    1d44:	4618      	mov	r0, r3
    1d46:	bd70      	pop	{r4, r5, r6, pc}
			if (spool->do_zero) memset(spool->pool, 0, spool->pool_size);
    1d48:	2100      	movs	r1, #0
    1d4a:	f000 f80d 	bl	1d68 <memset>
    1d4e:	e7de      	b.n	1d0e <sm_set_pool+0x2a>
		memset(spool->pool, 0, spool->pool_size);
    1d50:	6862      	ldr	r2, [r4, #4]
    1d52:	4631      	mov	r1, r6
    1d54:	6820      	ldr	r0, [r4, #0]
		spool->do_zero = do_zero;
    1d56:	60a5      	str	r5, [r4, #8]
		memset(spool->pool, 0, spool->pool_size);
    1d58:	f000 f806 	bl	1d68 <memset>
	return 1;
    1d5c:	2301      	movs	r3, #1
    1d5e:	e7dc      	b.n	1d1a <sm_set_pool+0x36>
    1d60:	aaaaaaab 	.word	0xaaaaaaab
    1d64:	15555555 	.word	0x15555555

00001d68 <memset>:
    1d68:	0783      	lsls	r3, r0, #30
    1d6a:	b530      	push	{r4, r5, lr}
    1d6c:	d048      	beq.n	1e00 <memset+0x98>
    1d6e:	1e54      	subs	r4, r2, #1
    1d70:	2a00      	cmp	r2, #0
    1d72:	d03f      	beq.n	1df4 <memset+0x8c>
    1d74:	b2ca      	uxtb	r2, r1
    1d76:	4603      	mov	r3, r0
    1d78:	e001      	b.n	1d7e <memset+0x16>
    1d7a:	3c01      	subs	r4, #1
    1d7c:	d33a      	bcc.n	1df4 <memset+0x8c>
    1d7e:	f803 2b01 	strb.w	r2, [r3], #1
    1d82:	079d      	lsls	r5, r3, #30
    1d84:	d1f9      	bne.n	1d7a <memset+0x12>
    1d86:	2c03      	cmp	r4, #3
    1d88:	d92d      	bls.n	1de6 <memset+0x7e>
    1d8a:	b2cd      	uxtb	r5, r1
    1d8c:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
    1d90:	2c0f      	cmp	r4, #15
    1d92:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
    1d96:	d936      	bls.n	1e06 <memset+0x9e>
    1d98:	f1a4 0210 	sub.w	r2, r4, #16
    1d9c:	f022 0c0f 	bic.w	ip, r2, #15
    1da0:	f103 0e20 	add.w	lr, r3, #32
    1da4:	44e6      	add	lr, ip
    1da6:	ea4f 1c12 	mov.w	ip, r2, lsr #4
    1daa:	f103 0210 	add.w	r2, r3, #16
    1dae:	e942 5504 	strd	r5, r5, [r2, #-16]
    1db2:	e942 5502 	strd	r5, r5, [r2, #-8]
    1db6:	3210      	adds	r2, #16
    1db8:	4572      	cmp	r2, lr
    1dba:	d1f8      	bne.n	1dae <memset+0x46>
    1dbc:	f10c 0201 	add.w	r2, ip, #1
    1dc0:	f014 0f0c 	tst.w	r4, #12
    1dc4:	eb03 1202 	add.w	r2, r3, r2, lsl #4
    1dc8:	f004 0c0f 	and.w	ip, r4, #15
    1dcc:	d013      	beq.n	1df6 <memset+0x8e>
    1dce:	f1ac 0304 	sub.w	r3, ip, #4
    1dd2:	f023 0303 	bic.w	r3, r3, #3
    1dd6:	3304      	adds	r3, #4
    1dd8:	4413      	add	r3, r2
    1dda:	f842 5b04 	str.w	r5, [r2], #4
    1dde:	4293      	cmp	r3, r2
    1de0:	d1fb      	bne.n	1dda <memset+0x72>
    1de2:	f00c 0403 	and.w	r4, ip, #3
    1de6:	b12c      	cbz	r4, 1df4 <memset+0x8c>
    1de8:	b2c9      	uxtb	r1, r1
    1dea:	441c      	add	r4, r3
    1dec:	f803 1b01 	strb.w	r1, [r3], #1
    1df0:	429c      	cmp	r4, r3
    1df2:	d1fb      	bne.n	1dec <memset+0x84>
    1df4:	bd30      	pop	{r4, r5, pc}
    1df6:	4664      	mov	r4, ip
    1df8:	4613      	mov	r3, r2
    1dfa:	2c00      	cmp	r4, #0
    1dfc:	d1f4      	bne.n	1de8 <memset+0x80>
    1dfe:	e7f9      	b.n	1df4 <memset+0x8c>
    1e00:	4603      	mov	r3, r0
    1e02:	4614      	mov	r4, r2
    1e04:	e7bf      	b.n	1d86 <memset+0x1e>
    1e06:	461a      	mov	r2, r3
    1e08:	46a4      	mov	ip, r4
    1e0a:	e7e0      	b.n	1dce <memset+0x66>

00001e0c <__errno>:
    1e0c:	4b01      	ldr	r3, [pc, #4]	; (1e14 <__errno+0x8>)
    1e0e:	6818      	ldr	r0, [r3, #0]
    1e10:	4770      	bx	lr
    1e12:	bf00      	nop
    1e14:	20000800 	.word	0x20000800

00001e18 <__libc_init_array>:
    1e18:	b570      	push	{r4, r5, r6, lr}
    1e1a:	4e0d      	ldr	r6, [pc, #52]	; (1e50 <__libc_init_array+0x38>)
    1e1c:	4d0d      	ldr	r5, [pc, #52]	; (1e54 <__libc_init_array+0x3c>)
    1e1e:	1b76      	subs	r6, r6, r5
    1e20:	10b6      	asrs	r6, r6, #2
    1e22:	d006      	beq.n	1e32 <__libc_init_array+0x1a>
    1e24:	2400      	movs	r4, #0
    1e26:	f855 3b04 	ldr.w	r3, [r5], #4
    1e2a:	3401      	adds	r4, #1
    1e2c:	4798      	blx	r3
    1e2e:	42a6      	cmp	r6, r4
    1e30:	d1f9      	bne.n	1e26 <__libc_init_array+0xe>
    1e32:	4e09      	ldr	r6, [pc, #36]	; (1e58 <__libc_init_array+0x40>)
    1e34:	4d09      	ldr	r5, [pc, #36]	; (1e5c <__libc_init_array+0x44>)
    1e36:	1b76      	subs	r6, r6, r5
    1e38:	f000 f812 	bl	1e60 <___init_veneer>
    1e3c:	10b6      	asrs	r6, r6, #2
    1e3e:	d006      	beq.n	1e4e <__libc_init_array+0x36>
    1e40:	2400      	movs	r4, #0
    1e42:	f855 3b04 	ldr.w	r3, [r5], #4
    1e46:	3401      	adds	r4, #1
    1e48:	4798      	blx	r3
    1e4a:	42a6      	cmp	r6, r4
    1e4c:	d1f9      	bne.n	1e42 <__libc_init_array+0x2a>
    1e4e:	bd70      	pop	{r4, r5, r6, pc}
    1e50:	60001e80 	.word	0x60001e80
    1e54:	60001e80 	.word	0x60001e80
    1e58:	60001e84 	.word	0x60001e84
    1e5c:	60001e80 	.word	0x60001e80

00001e60 <___init_veneer>:
    1e60:	f85f f000 	ldr.w	pc, [pc]	; 1e64 <___init_veneer+0x4>
    1e64:	60001e35 	.word	0x60001e35

00001e68 <___reboot_Teensyduino__veneer>:
    1e68:	f85f f000 	ldr.w	pc, [pc]	; 1e6c <___reboot_Teensyduino__veneer+0x4>
    1e6c:	60001d8d 	.word	0x60001d8d

Disassembly of section .fini:

00001e70 <_fini>:
    1e70:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    1e72:	bf00      	nop
