
STM32F103RB_Modbus_ADC.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004f6c  0800010c  0800010c  0000110c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000c0  08005078  08005078  00006078  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005138  08005138  00007068  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  08005138  08005138  00007068  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  08005138  08005138  00007068  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005138  08005138  00006138  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800513c  0800513c  0000613c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000068  20000000  08005140  00007000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000004dc  20000068  080051a8  00007068  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000544  080051a8  00007544  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00007068  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000f3c2  00000000  00000000  00007091  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002b45  00000000  00000000  00016453  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000f58  00000000  00000000  00018f98  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000bdf  00000000  00000000  00019ef0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00019c29  00000000  00000000  0001aacf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00012be3  00000000  00000000  000346f8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000919e4  00000000  00000000  000472db  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000d8cbf  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000045fc  00000000  00000000  000d8d04  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000072  00000000  00000000  000dd300  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	@ (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	@ (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000068 	.word	0x20000068
 8000128:	00000000 	.word	0x00000000
 800012c:	08005060 	.word	0x08005060

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	@ (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	@ (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	@ (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	2000006c 	.word	0x2000006c
 8000148:	08005060 	.word	0x08005060

0800014c <MX_ADC1_Init>:

ADC_HandleTypeDef hadc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 800014c:	b580      	push	{r7, lr}
 800014e:	b084      	sub	sp, #16
 8000150:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000152:	1d3b      	adds	r3, r7, #4
 8000154:	2200      	movs	r2, #0
 8000156:	601a      	str	r2, [r3, #0]
 8000158:	605a      	str	r2, [r3, #4]
 800015a:	609a      	str	r2, [r3, #8]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 800015c:	4b18      	ldr	r3, [pc, #96]	@ (80001c0 <MX_ADC1_Init+0x74>)
 800015e:	4a19      	ldr	r2, [pc, #100]	@ (80001c4 <MX_ADC1_Init+0x78>)
 8000160:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000162:	4b17      	ldr	r3, [pc, #92]	@ (80001c0 <MX_ADC1_Init+0x74>)
 8000164:	2200      	movs	r2, #0
 8000166:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000168:	4b15      	ldr	r3, [pc, #84]	@ (80001c0 <MX_ADC1_Init+0x74>)
 800016a:	2200      	movs	r2, #0
 800016c:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800016e:	4b14      	ldr	r3, [pc, #80]	@ (80001c0 <MX_ADC1_Init+0x74>)
 8000170:	2200      	movs	r2, #0
 8000172:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000174:	4b12      	ldr	r3, [pc, #72]	@ (80001c0 <MX_ADC1_Init+0x74>)
 8000176:	f44f 2260 	mov.w	r2, #917504	@ 0xe0000
 800017a:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800017c:	4b10      	ldr	r3, [pc, #64]	@ (80001c0 <MX_ADC1_Init+0x74>)
 800017e:	2200      	movs	r2, #0
 8000180:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 1;
 8000182:	4b0f      	ldr	r3, [pc, #60]	@ (80001c0 <MX_ADC1_Init+0x74>)
 8000184:	2201      	movs	r2, #1
 8000186:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000188:	480d      	ldr	r0, [pc, #52]	@ (80001c0 <MX_ADC1_Init+0x74>)
 800018a:	f001 f967 	bl	800145c <HAL_ADC_Init>
 800018e:	4603      	mov	r3, r0
 8000190:	2b00      	cmp	r3, #0
 8000192:	d001      	beq.n	8000198 <MX_ADC1_Init+0x4c>
  {
    Error_Handler();
 8000194:	f000 fd56 	bl	8000c44 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8000198:	2301      	movs	r3, #1
 800019a:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 800019c:	2301      	movs	r3, #1
 800019e:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 80001a0:	2300      	movs	r3, #0
 80001a2:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80001a4:	1d3b      	adds	r3, r7, #4
 80001a6:	4619      	mov	r1, r3
 80001a8:	4805      	ldr	r0, [pc, #20]	@ (80001c0 <MX_ADC1_Init+0x74>)
 80001aa:	f001 fa2f 	bl	800160c <HAL_ADC_ConfigChannel>
 80001ae:	4603      	mov	r3, r0
 80001b0:	2b00      	cmp	r3, #0
 80001b2:	d001      	beq.n	80001b8 <MX_ADC1_Init+0x6c>
  {
    Error_Handler();
 80001b4:	f000 fd46 	bl	8000c44 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80001b8:	bf00      	nop
 80001ba:	3710      	adds	r7, #16
 80001bc:	46bd      	mov	sp, r7
 80001be:	bd80      	pop	{r7, pc}
 80001c0:	20000084 	.word	0x20000084
 80001c4:	40012400 	.word	0x40012400

080001c8 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 80001c8:	b580      	push	{r7, lr}
 80001ca:	b08a      	sub	sp, #40	@ 0x28
 80001cc:	af00      	add	r7, sp, #0
 80001ce:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80001d0:	f107 0318 	add.w	r3, r7, #24
 80001d4:	2200      	movs	r2, #0
 80001d6:	601a      	str	r2, [r3, #0]
 80001d8:	605a      	str	r2, [r3, #4]
 80001da:	609a      	str	r2, [r3, #8]
 80001dc:	60da      	str	r2, [r3, #12]
  if(adcHandle->Instance==ADC1)
 80001de:	687b      	ldr	r3, [r7, #4]
 80001e0:	681b      	ldr	r3, [r3, #0]
 80001e2:	4a2a      	ldr	r2, [pc, #168]	@ (800028c <HAL_ADC_MspInit+0xc4>)
 80001e4:	4293      	cmp	r3, r2
 80001e6:	d14d      	bne.n	8000284 <HAL_ADC_MspInit+0xbc>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80001e8:	4b29      	ldr	r3, [pc, #164]	@ (8000290 <HAL_ADC_MspInit+0xc8>)
 80001ea:	699b      	ldr	r3, [r3, #24]
 80001ec:	4a28      	ldr	r2, [pc, #160]	@ (8000290 <HAL_ADC_MspInit+0xc8>)
 80001ee:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80001f2:	6193      	str	r3, [r2, #24]
 80001f4:	4b26      	ldr	r3, [pc, #152]	@ (8000290 <HAL_ADC_MspInit+0xc8>)
 80001f6:	699b      	ldr	r3, [r3, #24]
 80001f8:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80001fc:	617b      	str	r3, [r7, #20]
 80001fe:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000200:	4b23      	ldr	r3, [pc, #140]	@ (8000290 <HAL_ADC_MspInit+0xc8>)
 8000202:	699b      	ldr	r3, [r3, #24]
 8000204:	4a22      	ldr	r2, [pc, #136]	@ (8000290 <HAL_ADC_MspInit+0xc8>)
 8000206:	f043 0310 	orr.w	r3, r3, #16
 800020a:	6193      	str	r3, [r2, #24]
 800020c:	4b20      	ldr	r3, [pc, #128]	@ (8000290 <HAL_ADC_MspInit+0xc8>)
 800020e:	699b      	ldr	r3, [r3, #24]
 8000210:	f003 0310 	and.w	r3, r3, #16
 8000214:	613b      	str	r3, [r7, #16]
 8000216:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000218:	4b1d      	ldr	r3, [pc, #116]	@ (8000290 <HAL_ADC_MspInit+0xc8>)
 800021a:	699b      	ldr	r3, [r3, #24]
 800021c:	4a1c      	ldr	r2, [pc, #112]	@ (8000290 <HAL_ADC_MspInit+0xc8>)
 800021e:	f043 0304 	orr.w	r3, r3, #4
 8000222:	6193      	str	r3, [r2, #24]
 8000224:	4b1a      	ldr	r3, [pc, #104]	@ (8000290 <HAL_ADC_MspInit+0xc8>)
 8000226:	699b      	ldr	r3, [r3, #24]
 8000228:	f003 0304 	and.w	r3, r3, #4
 800022c:	60fb      	str	r3, [r7, #12]
 800022e:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000230:	4b17      	ldr	r3, [pc, #92]	@ (8000290 <HAL_ADC_MspInit+0xc8>)
 8000232:	699b      	ldr	r3, [r3, #24]
 8000234:	4a16      	ldr	r2, [pc, #88]	@ (8000290 <HAL_ADC_MspInit+0xc8>)
 8000236:	f043 0308 	orr.w	r3, r3, #8
 800023a:	6193      	str	r3, [r2, #24]
 800023c:	4b14      	ldr	r3, [pc, #80]	@ (8000290 <HAL_ADC_MspInit+0xc8>)
 800023e:	699b      	ldr	r3, [r3, #24]
 8000240:	f003 0308 	and.w	r3, r3, #8
 8000244:	60bb      	str	r3, [r7, #8]
 8000246:	68bb      	ldr	r3, [r7, #8]
    PA6     ------> ADC1_IN6
    PA7     ------> ADC1_IN7
    PB0     ------> ADC1_IN8
    PB1     ------> ADC1_IN9
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3;
 8000248:	230f      	movs	r3, #15
 800024a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800024c:	2303      	movs	r3, #3
 800024e:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000250:	f107 0318 	add.w	r3, r7, #24
 8000254:	4619      	mov	r1, r3
 8000256:	480f      	ldr	r0, [pc, #60]	@ (8000294 <HAL_ADC_MspInit+0xcc>)
 8000258:	f001 fdda 	bl	8001e10 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_4|GPIO_PIN_6|GPIO_PIN_7;
 800025c:	23d2      	movs	r3, #210	@ 0xd2
 800025e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000260:	2303      	movs	r3, #3
 8000262:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000264:	f107 0318 	add.w	r3, r7, #24
 8000268:	4619      	mov	r1, r3
 800026a:	480b      	ldr	r0, [pc, #44]	@ (8000298 <HAL_ADC_MspInit+0xd0>)
 800026c:	f001 fdd0 	bl	8001e10 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8000270:	2303      	movs	r3, #3
 8000272:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000274:	2303      	movs	r3, #3
 8000276:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000278:	f107 0318 	add.w	r3, r7, #24
 800027c:	4619      	mov	r1, r3
 800027e:	4807      	ldr	r0, [pc, #28]	@ (800029c <HAL_ADC_MspInit+0xd4>)
 8000280:	f001 fdc6 	bl	8001e10 <HAL_GPIO_Init>

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 8000284:	bf00      	nop
 8000286:	3728      	adds	r7, #40	@ 0x28
 8000288:	46bd      	mov	sp, r7
 800028a:	bd80      	pop	{r7, pc}
 800028c:	40012400 	.word	0x40012400
 8000290:	40021000 	.word	0x40021000
 8000294:	40011000 	.word	0x40011000
 8000298:	40010800 	.word	0x40010800
 800029c:	40010c00 	.word	0x40010c00

080002a0 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80002a0:	b580      	push	{r7, lr}
 80002a2:	b088      	sub	sp, #32
 80002a4:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80002a6:	f107 0310 	add.w	r3, r7, #16
 80002aa:	2200      	movs	r2, #0
 80002ac:	601a      	str	r2, [r3, #0]
 80002ae:	605a      	str	r2, [r3, #4]
 80002b0:	609a      	str	r2, [r3, #8]
 80002b2:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80002b4:	4b42      	ldr	r3, [pc, #264]	@ (80003c0 <MX_GPIO_Init+0x120>)
 80002b6:	699b      	ldr	r3, [r3, #24]
 80002b8:	4a41      	ldr	r2, [pc, #260]	@ (80003c0 <MX_GPIO_Init+0x120>)
 80002ba:	f043 0310 	orr.w	r3, r3, #16
 80002be:	6193      	str	r3, [r2, #24]
 80002c0:	4b3f      	ldr	r3, [pc, #252]	@ (80003c0 <MX_GPIO_Init+0x120>)
 80002c2:	699b      	ldr	r3, [r3, #24]
 80002c4:	f003 0310 	and.w	r3, r3, #16
 80002c8:	60fb      	str	r3, [r7, #12]
 80002ca:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80002cc:	4b3c      	ldr	r3, [pc, #240]	@ (80003c0 <MX_GPIO_Init+0x120>)
 80002ce:	699b      	ldr	r3, [r3, #24]
 80002d0:	4a3b      	ldr	r2, [pc, #236]	@ (80003c0 <MX_GPIO_Init+0x120>)
 80002d2:	f043 0320 	orr.w	r3, r3, #32
 80002d6:	6193      	str	r3, [r2, #24]
 80002d8:	4b39      	ldr	r3, [pc, #228]	@ (80003c0 <MX_GPIO_Init+0x120>)
 80002da:	699b      	ldr	r3, [r3, #24]
 80002dc:	f003 0320 	and.w	r3, r3, #32
 80002e0:	60bb      	str	r3, [r7, #8]
 80002e2:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80002e4:	4b36      	ldr	r3, [pc, #216]	@ (80003c0 <MX_GPIO_Init+0x120>)
 80002e6:	699b      	ldr	r3, [r3, #24]
 80002e8:	4a35      	ldr	r2, [pc, #212]	@ (80003c0 <MX_GPIO_Init+0x120>)
 80002ea:	f043 0304 	orr.w	r3, r3, #4
 80002ee:	6193      	str	r3, [r2, #24]
 80002f0:	4b33      	ldr	r3, [pc, #204]	@ (80003c0 <MX_GPIO_Init+0x120>)
 80002f2:	699b      	ldr	r3, [r3, #24]
 80002f4:	f003 0304 	and.w	r3, r3, #4
 80002f8:	607b      	str	r3, [r7, #4]
 80002fa:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80002fc:	4b30      	ldr	r3, [pc, #192]	@ (80003c0 <MX_GPIO_Init+0x120>)
 80002fe:	699b      	ldr	r3, [r3, #24]
 8000300:	4a2f      	ldr	r2, [pc, #188]	@ (80003c0 <MX_GPIO_Init+0x120>)
 8000302:	f043 0308 	orr.w	r3, r3, #8
 8000306:	6193      	str	r3, [r2, #24]
 8000308:	4b2d      	ldr	r3, [pc, #180]	@ (80003c0 <MX_GPIO_Init+0x120>)
 800030a:	699b      	ldr	r3, [r3, #24]
 800030c:	f003 0308 	and.w	r3, r3, #8
 8000310:	603b      	str	r3, [r7, #0]
 8000312:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8000314:	2200      	movs	r2, #0
 8000316:	2120      	movs	r1, #32
 8000318:	482a      	ldr	r0, [pc, #168]	@ (80003c4 <MX_GPIO_Init+0x124>)
 800031a:	f001 ff14 	bl	8002146 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, RE_Pin|DE_Pin, GPIO_PIN_RESET);
 800031e:	2200      	movs	r2, #0
 8000320:	f44f 41c0 	mov.w	r1, #24576	@ 0x6000
 8000324:	4828      	ldr	r0, [pc, #160]	@ (80003c8 <MX_GPIO_Init+0x128>)
 8000326:	f001 ff0e 	bl	8002146 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9, GPIO_PIN_RESET);
 800032a:	2200      	movs	r2, #0
 800032c:	f44f 7170 	mov.w	r1, #960	@ 0x3c0
 8000330:	4826      	ldr	r0, [pc, #152]	@ (80003cc <MX_GPIO_Init+0x12c>)
 8000332:	f001 ff08 	bl	8002146 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000336:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800033a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800033c:	4b24      	ldr	r3, [pc, #144]	@ (80003d0 <MX_GPIO_Init+0x130>)
 800033e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000340:	2300      	movs	r3, #0
 8000342:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000344:	f107 0310 	add.w	r3, r7, #16
 8000348:	4619      	mov	r1, r3
 800034a:	4820      	ldr	r0, [pc, #128]	@ (80003cc <MX_GPIO_Init+0x12c>)
 800034c:	f001 fd60 	bl	8001e10 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8000350:	2320      	movs	r3, #32
 8000352:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000354:	2301      	movs	r3, #1
 8000356:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000358:	2300      	movs	r3, #0
 800035a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800035c:	2302      	movs	r3, #2
 800035e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8000360:	f107 0310 	add.w	r3, r7, #16
 8000364:	4619      	mov	r1, r3
 8000366:	4817      	ldr	r0, [pc, #92]	@ (80003c4 <MX_GPIO_Init+0x124>)
 8000368:	f001 fd52 	bl	8001e10 <HAL_GPIO_Init>

  /*Configure GPIO pins : RE_Pin DE_Pin */
  GPIO_InitStruct.Pin = RE_Pin|DE_Pin;
 800036c:	f44f 43c0 	mov.w	r3, #24576	@ 0x6000
 8000370:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000372:	2301      	movs	r3, #1
 8000374:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000376:	2301      	movs	r3, #1
 8000378:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800037a:	2302      	movs	r3, #2
 800037c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800037e:	f107 0310 	add.w	r3, r7, #16
 8000382:	4619      	mov	r1, r3
 8000384:	4810      	ldr	r0, [pc, #64]	@ (80003c8 <MX_GPIO_Init+0x128>)
 8000386:	f001 fd43 	bl	8001e10 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC6 PC7 PC8 PC9 */
  GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9;
 800038a:	f44f 7370 	mov.w	r3, #960	@ 0x3c0
 800038e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000390:	2301      	movs	r3, #1
 8000392:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000394:	2300      	movs	r3, #0
 8000396:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000398:	2302      	movs	r3, #2
 800039a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800039c:	f107 0310 	add.w	r3, r7, #16
 80003a0:	4619      	mov	r1, r3
 80003a2:	480a      	ldr	r0, [pc, #40]	@ (80003cc <MX_GPIO_Init+0x12c>)
 80003a4:	f001 fd34 	bl	8001e10 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 80003a8:	2200      	movs	r2, #0
 80003aa:	2100      	movs	r1, #0
 80003ac:	2028      	movs	r0, #40	@ 0x28
 80003ae:	f001 fc46 	bl	8001c3e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 80003b2:	2028      	movs	r0, #40	@ 0x28
 80003b4:	f001 fc5f 	bl	8001c76 <HAL_NVIC_EnableIRQ>

}
 80003b8:	bf00      	nop
 80003ba:	3720      	adds	r7, #32
 80003bc:	46bd      	mov	sp, r7
 80003be:	bd80      	pop	{r7, pc}
 80003c0:	40021000 	.word	0x40021000
 80003c4:	40010800 	.word	0x40010800
 80003c8:	40010c00 	.word	0x40010c00
 80003cc:	40011000 	.word	0x40011000
 80003d0:	10110000 	.word	0x10110000

080003d4 <RS485_TX_ENABLE>:

// --- RS485 제어 매크로 ---
// DE와 /RE 핀이 어떻게 연결되었는지 확인 필요.
// 일반적으로 DE와 /RE를 묶어서 하나의 핀으로 제어하는 경우가 많음 (예: PB13)
// 여기서는 DE(PB13), /RE(PB14) 개별 제어로 가정
void RS485_TX_ENABLE() {
 80003d4:	b580      	push	{r7, lr}
 80003d6:	af00      	add	r7, sp, #0
    // 전송 시작 전 DE High, /RE High (트랜시버에 따라 다를 수 있음, 데이터시트 확인!)
    HAL_GPIO_WritePin(GPIOB, DE_Pin, GPIO_PIN_RESET);     // DE High
 80003d8:	2200      	movs	r2, #0
 80003da:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80003de:	4805      	ldr	r0, [pc, #20]	@ (80003f4 <RS485_TX_ENABLE+0x20>)
 80003e0:	f001 feb1 	bl	8002146 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(GPIOB, RE_Pin, GPIO_PIN_SET);     // /RE High (보통 DE와 반대거나 같음)
 80003e4:	2201      	movs	r2, #1
 80003e6:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80003ea:	4802      	ldr	r0, [pc, #8]	@ (80003f4 <RS485_TX_ENABLE+0x20>)
 80003ec:	f001 feab 	bl	8002146 <HAL_GPIO_WritePin>
    // 짧은 지연시간 (필요시)
    // for(volatile int i=0; i<10; i++); // 매우 짧은 지연, 클럭 속도에 따라 조절
}
 80003f0:	bf00      	nop
 80003f2:	bd80      	pop	{r7, pc}
 80003f4:	40010c00 	.word	0x40010c00

080003f8 <RS485_RX_ENABLE>:

void RS485_RX_ENABLE() {
 80003f8:	b580      	push	{r7, lr}
 80003fa:	af00      	add	r7, sp, #0
    // 전송 완료 후 또는 평상시 DE Low, /RE Low
    // for(volatile int i=0; i<10; i++); // 전송 완료 보장 위한 짧은 지연 (필요시)
    HAL_GPIO_WritePin(GPIOB, DE_Pin, GPIO_PIN_SET);   // DE Low
 80003fc:	2201      	movs	r2, #1
 80003fe:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000402:	4805      	ldr	r0, [pc, #20]	@ (8000418 <RS485_RX_ENABLE+0x20>)
 8000404:	f001 fe9f 	bl	8002146 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(GPIOB, RE_Pin, GPIO_PIN_RESET);   // /RE Low
 8000408:	2200      	movs	r2, #0
 800040a:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800040e:	4802      	ldr	r0, [pc, #8]	@ (8000418 <RS485_RX_ENABLE+0x20>)
 8000410:	f001 fe99 	bl	8002146 <HAL_GPIO_WritePin>
}
 8000414:	bf00      	nop
 8000416:	bd80      	pop	{r7, pc}
 8000418:	40010c00 	.word	0x40010c00

0800041c <HAL_UART_RxCpltCallback>:


// --- UART 수신 콜백 (Modbus T3.5 타이머 연동) ---
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 800041c:	b580      	push	{r7, lr}
 800041e:	b082      	sub	sp, #8
 8000420:	af00      	add	r7, sp, #0
 8000422:	6078      	str	r0, [r7, #4]
    if (huart->Instance == USART1) {
 8000424:	687b      	ldr	r3, [r7, #4]
 8000426:	681b      	ldr	r3, [r3, #0]
 8000428:	4a13      	ldr	r2, [pc, #76]	@ (8000478 <HAL_UART_RxCpltCallback+0x5c>)
 800042a:	4293      	cmp	r3, r2
 800042c:	d120      	bne.n	8000470 <HAL_UART_RxCpltCallback+0x54>
        // 수신 버퍼 오버플로우 방지
        if (ModbusReceiveIndex < MODBUS_BUFFER_SIZE) {
 800042e:	4b13      	ldr	r3, [pc, #76]	@ (800047c <HAL_UART_RxCpltCallback+0x60>)
 8000430:	881b      	ldrh	r3, [r3, #0]
 8000432:	b29b      	uxth	r3, r3
 8000434:	2bff      	cmp	r3, #255	@ 0xff
 8000436:	d813      	bhi.n	8000460 <HAL_UART_RxCpltCallback+0x44>
            ModbusReceiveBuffer[ModbusReceiveIndex++] = UART1_RxBuffer;
 8000438:	4b10      	ldr	r3, [pc, #64]	@ (800047c <HAL_UART_RxCpltCallback+0x60>)
 800043a:	881b      	ldrh	r3, [r3, #0]
 800043c:	b29b      	uxth	r3, r3
 800043e:	1c5a      	adds	r2, r3, #1
 8000440:	b291      	uxth	r1, r2
 8000442:	4a0e      	ldr	r2, [pc, #56]	@ (800047c <HAL_UART_RxCpltCallback+0x60>)
 8000444:	8011      	strh	r1, [r2, #0]
 8000446:	461a      	mov	r2, r3
 8000448:	4b0d      	ldr	r3, [pc, #52]	@ (8000480 <HAL_UART_RxCpltCallback+0x64>)
 800044a:	7819      	ldrb	r1, [r3, #0]
 800044c:	4b0d      	ldr	r3, [pc, #52]	@ (8000484 <HAL_UART_RxCpltCallback+0x68>)
 800044e:	5499      	strb	r1, [r3, r2]

            // T3.5 타이머 리셋 및 시작 (문자 수신 시마다 재시작)
            __HAL_TIM_SET_COUNTER(&htim2, 0); // 카운터 초기화
 8000450:	4b0d      	ldr	r3, [pc, #52]	@ (8000488 <HAL_UART_RxCpltCallback+0x6c>)
 8000452:	681b      	ldr	r3, [r3, #0]
 8000454:	2200      	movs	r2, #0
 8000456:	625a      	str	r2, [r3, #36]	@ 0x24
            HAL_TIM_Base_Start_IT(&htim2);    // 타이머 시작 (One Pulse Mode 권장)
 8000458:	480b      	ldr	r0, [pc, #44]	@ (8000488 <HAL_UART_RxCpltCallback+0x6c>)
 800045a:	f002 fc93 	bl	8002d84 <HAL_TIM_Base_Start_IT>
 800045e:	e002      	b.n	8000466 <HAL_UART_RxCpltCallback+0x4a>
        } else {
            // 버퍼 오버플로우 처리 (예: 인덱스 초기화)
            ModbusReceiveIndex = 0;
 8000460:	4b06      	ldr	r3, [pc, #24]	@ (800047c <HAL_UART_RxCpltCallback+0x60>)
 8000462:	2200      	movs	r2, #0
 8000464:	801a      	strh	r2, [r3, #0]
            // 에러 로그 등
        }

        // 다음 1 바이트 수신 준비
        HAL_UART_Receive_IT(&huart1, &UART1_RxBuffer, 1);
 8000466:	2201      	movs	r2, #1
 8000468:	4905      	ldr	r1, [pc, #20]	@ (8000480 <HAL_UART_RxCpltCallback+0x64>)
 800046a:	4808      	ldr	r0, [pc, #32]	@ (800048c <HAL_UART_RxCpltCallback+0x70>)
 800046c:	f003 f8b5 	bl	80035da <HAL_UART_Receive_IT>

    }
    // else if (huart->Instance == USART2) {
    //     // USART2 수신 처리 (printf용이면 보통 불필요)
    // }
}
 8000470:	bf00      	nop
 8000472:	3708      	adds	r7, #8
 8000474:	46bd      	mov	sp, r7
 8000476:	bd80      	pop	{r7, pc}
 8000478:	40013800 	.word	0x40013800
 800047c:	200001b6 	.word	0x200001b6
 8000480:	200001b4 	.word	0x200001b4
 8000484:	200000b4 	.word	0x200000b4
 8000488:	200002d4 	.word	0x200002d4
 800048c:	2000031c 	.word	0x2000031c

08000490 <ModbusCRC>:
        }
    }
}

// --- CRC 계산 함수 (기존 코드 유지) ---
uint16_t ModbusCRC(uint8_t *buf, int len) {
 8000490:	b480      	push	{r7}
 8000492:	b087      	sub	sp, #28
 8000494:	af00      	add	r7, sp, #0
 8000496:	6078      	str	r0, [r7, #4]
 8000498:	6039      	str	r1, [r7, #0]
    uint16_t crc = 0xFFFF;
 800049a:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800049e:	82fb      	strh	r3, [r7, #22]
    for (int pos = 0; pos < len; pos++) {
 80004a0:	2300      	movs	r3, #0
 80004a2:	613b      	str	r3, [r7, #16]
 80004a4:	e026      	b.n	80004f4 <ModbusCRC+0x64>
        crc ^= (uint16_t)buf[pos];
 80004a6:	693b      	ldr	r3, [r7, #16]
 80004a8:	687a      	ldr	r2, [r7, #4]
 80004aa:	4413      	add	r3, r2
 80004ac:	781b      	ldrb	r3, [r3, #0]
 80004ae:	461a      	mov	r2, r3
 80004b0:	8afb      	ldrh	r3, [r7, #22]
 80004b2:	4053      	eors	r3, r2
 80004b4:	82fb      	strh	r3, [r7, #22]
        for (int i = 8; i != 0; i--) {
 80004b6:	2308      	movs	r3, #8
 80004b8:	60fb      	str	r3, [r7, #12]
 80004ba:	e015      	b.n	80004e8 <ModbusCRC+0x58>
            if ((crc & 1) != 0) {
 80004bc:	8afb      	ldrh	r3, [r7, #22]
 80004be:	f003 0301 	and.w	r3, r3, #1
 80004c2:	2b00      	cmp	r3, #0
 80004c4:	d00a      	beq.n	80004dc <ModbusCRC+0x4c>
                crc >>= 1;
 80004c6:	8afb      	ldrh	r3, [r7, #22]
 80004c8:	085b      	lsrs	r3, r3, #1
 80004ca:	82fb      	strh	r3, [r7, #22]
                crc ^= 0xA001;
 80004cc:	8afb      	ldrh	r3, [r7, #22]
 80004ce:	f483 43bf 	eor.w	r3, r3, #24448	@ 0x5f80
 80004d2:	f083 037e 	eor.w	r3, r3, #126	@ 0x7e
 80004d6:	43db      	mvns	r3, r3
 80004d8:	82fb      	strh	r3, [r7, #22]
 80004da:	e002      	b.n	80004e2 <ModbusCRC+0x52>
            } else {
                crc >>= 1;
 80004dc:	8afb      	ldrh	r3, [r7, #22]
 80004de:	085b      	lsrs	r3, r3, #1
 80004e0:	82fb      	strh	r3, [r7, #22]
        for (int i = 8; i != 0; i--) {
 80004e2:	68fb      	ldr	r3, [r7, #12]
 80004e4:	3b01      	subs	r3, #1
 80004e6:	60fb      	str	r3, [r7, #12]
 80004e8:	68fb      	ldr	r3, [r7, #12]
 80004ea:	2b00      	cmp	r3, #0
 80004ec:	d1e6      	bne.n	80004bc <ModbusCRC+0x2c>
    for (int pos = 0; pos < len; pos++) {
 80004ee:	693b      	ldr	r3, [r7, #16]
 80004f0:	3301      	adds	r3, #1
 80004f2:	613b      	str	r3, [r7, #16]
 80004f4:	693a      	ldr	r2, [r7, #16]
 80004f6:	683b      	ldr	r3, [r7, #0]
 80004f8:	429a      	cmp	r2, r3
 80004fa:	dbd4      	blt.n	80004a6 <ModbusCRC+0x16>
            }
        }
    }
    // Modbus RTU는 LSB first, MSB last
    // return crc; // 이대로 반환하면 LSB가 먼저 나옴
     return (crc >> 8) | (crc << 8); // SWAP bytes for correct comparison/transmission
 80004fc:	8afb      	ldrh	r3, [r7, #22]
 80004fe:	0a1b      	lsrs	r3, r3, #8
 8000500:	b29b      	uxth	r3, r3
 8000502:	b21a      	sxth	r2, r3
 8000504:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8000508:	021b      	lsls	r3, r3, #8
 800050a:	b21b      	sxth	r3, r3
 800050c:	4313      	orrs	r3, r2
 800050e:	b21b      	sxth	r3, r3
 8000510:	b29b      	uxth	r3, r3
}
 8000512:	4618      	mov	r0, r3
 8000514:	371c      	adds	r7, #28
 8000516:	46bd      	mov	sp, r7
 8000518:	bc80      	pop	{r7}
 800051a:	4770      	bx	lr

0800051c <ProcessModbusPacket>:

// --- Modbus 패킷 처리 함수 ---
void ProcessModbusPacket(uint8_t *buf, int len) {
 800051c:	b580      	push	{r7, lr}
 800051e:	b0ca      	sub	sp, #296	@ 0x128
 8000520:	af00      	add	r7, sp, #0
 8000522:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 8000526:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 800052a:	6018      	str	r0, [r3, #0]
 800052c:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 8000530:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 8000534:	6019      	str	r1, [r3, #0]
    // 1. 최소 길이 확인 (SlaveID + FuncCode + CRC = 4 bytes)
    if (len < 4) {
 8000536:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 800053a:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 800053e:	681b      	ldr	r3, [r3, #0]
 8000540:	2b03      	cmp	r3, #3
 8000542:	f340 8201 	ble.w	8000948 <ProcessModbusPacket+0x42c>
        return; // 너무 짧은 패킷
    }

    // 2. 슬레이브 주소 확인
    uint8_t slaveAddress = buf[0];
 8000546:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 800054a:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 800054e:	681b      	ldr	r3, [r3, #0]
 8000550:	781b      	ldrb	r3, [r3, #0]
 8000552:	f887 311b 	strb.w	r3, [r7, #283]	@ 0x11b
    if (slaveAddress != SLAVE_ADDRESS) {
 8000556:	f897 311b 	ldrb.w	r3, [r7, #283]	@ 0x11b
 800055a:	2b01      	cmp	r3, #1
 800055c:	f040 81f6 	bne.w	800094c <ProcessModbusPacket+0x430>
        return; // 내 주소가 아님
    }

    // 3. CRC 확인 (수정: CRC 체크 활성화 및 바이트 순서 고려)
    uint16_t received_crc = (buf[len - 1] << 8) | buf[len - 2]; // MSB first in calculation
 8000560:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 8000564:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 8000568:	681b      	ldr	r3, [r3, #0]
 800056a:	3b01      	subs	r3, #1
 800056c:	f507 7294 	add.w	r2, r7, #296	@ 0x128
 8000570:	f5a2 7292 	sub.w	r2, r2, #292	@ 0x124
 8000574:	6812      	ldr	r2, [r2, #0]
 8000576:	4413      	add	r3, r2
 8000578:	781b      	ldrb	r3, [r3, #0]
 800057a:	b21b      	sxth	r3, r3
 800057c:	021b      	lsls	r3, r3, #8
 800057e:	b21a      	sxth	r2, r3
 8000580:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 8000584:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 8000588:	681b      	ldr	r3, [r3, #0]
 800058a:	3b02      	subs	r3, #2
 800058c:	f507 7194 	add.w	r1, r7, #296	@ 0x128
 8000590:	f5a1 7192 	sub.w	r1, r1, #292	@ 0x124
 8000594:	6809      	ldr	r1, [r1, #0]
 8000596:	440b      	add	r3, r1
 8000598:	781b      	ldrb	r3, [r3, #0]
 800059a:	b21b      	sxth	r3, r3
 800059c:	4313      	orrs	r3, r2
 800059e:	b21b      	sxth	r3, r3
 80005a0:	f8a7 3118 	strh.w	r3, [r7, #280]	@ 0x118
    uint16_t calculated_crc = ModbusCRC(buf, len - 2);
 80005a4:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 80005a8:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 80005ac:	681b      	ldr	r3, [r3, #0]
 80005ae:	1e9a      	subs	r2, r3, #2
 80005b0:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 80005b4:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 80005b8:	4611      	mov	r1, r2
 80005ba:	6818      	ldr	r0, [r3, #0]
 80005bc:	f7ff ff68 	bl	8000490 <ModbusCRC>
 80005c0:	4603      	mov	r3, r0
 80005c2:	f8a7 3116 	strh.w	r3, [r7, #278]	@ 0x116
    // calculated_crc = (calculated_crc >> 8) | (calculated_crc << 8); // SWAP bytes

    if (received_crc != calculated_crc) {
 80005c6:	f8b7 2118 	ldrh.w	r2, [r7, #280]	@ 0x118
 80005ca:	f8b7 3116 	ldrh.w	r3, [r7, #278]	@ 0x116
 80005ce:	429a      	cmp	r2, r3
 80005d0:	d008      	beq.n	80005e4 <ProcessModbusPacket+0xc8>
         // CRC 오류 처리 (예: 에러 로그, 무시)
         printf("CRC Error! Received: 0x%04X, Calculated: 0x4X\r\n", received_crc, calculated_crc);
 80005d2:	f8b7 3118 	ldrh.w	r3, [r7, #280]	@ 0x118
 80005d6:	f8b7 2116 	ldrh.w	r2, [r7, #278]	@ 0x116
 80005da:	4619      	mov	r1, r3
 80005dc:	48b7      	ldr	r0, [pc, #732]	@ (80008bc <ProcessModbusPacket+0x3a0>)
 80005de:	f003 fe6b 	bl	80042b8 <iprintf>
         return;
 80005e2:	e1b8      	b.n	8000956 <ProcessModbusPacket+0x43a>
    }


    // 4. 함수 코드 확인 및 처리
    uint8_t functionCode = buf[1];
 80005e4:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 80005e8:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 80005ec:	681b      	ldr	r3, [r3, #0]
 80005ee:	785b      	ldrb	r3, [r3, #1]
 80005f0:	f887 3115 	strb.w	r3, [r7, #277]	@ 0x115
    uint8_t response[MODBUS_BUFFER_SIZE]; // 응답 버퍼
    int responseLength = 0;
 80005f4:	2300      	movs	r3, #0
 80005f6:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
    uint16_t startAddress, numRegisters, regValue, writeValue, crc;

    switch (functionCode) {
 80005fa:	f897 3115 	ldrb.w	r3, [r7, #277]	@ 0x115
 80005fe:	2b10      	cmp	r3, #16
 8000600:	f000 815e 	beq.w	80008c0 <ProcessModbusPacket+0x3a4>
 8000604:	2b10      	cmp	r3, #16
 8000606:	f300 813d 	bgt.w	8000884 <ProcessModbusPacket+0x368>
 800060a:	2b03      	cmp	r3, #3
 800060c:	d003      	beq.n	8000616 <ProcessModbusPacket+0xfa>
 800060e:	2b06      	cmp	r3, #6
 8000610:	f000 80ab 	beq.w	800076a <ProcessModbusPacket+0x24e>
 8000614:	e136      	b.n	8000884 <ProcessModbusPacket+0x368>
        case 0x03: // Read Holding Registers
            if (len != 8) return; // FC03 요청 길이는 8바이트
 8000616:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 800061a:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 800061e:	681b      	ldr	r3, [r3, #0]
 8000620:	2b08      	cmp	r3, #8
 8000622:	f040 8195 	bne.w	8000950 <ProcessModbusPacket+0x434>
            startAddress = (buf[2] << 8) | buf[3];
 8000626:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 800062a:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 800062e:	681b      	ldr	r3, [r3, #0]
 8000630:	3302      	adds	r3, #2
 8000632:	781b      	ldrb	r3, [r3, #0]
 8000634:	b21b      	sxth	r3, r3
 8000636:	021b      	lsls	r3, r3, #8
 8000638:	b21a      	sxth	r2, r3
 800063a:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 800063e:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 8000642:	681b      	ldr	r3, [r3, #0]
 8000644:	3303      	adds	r3, #3
 8000646:	781b      	ldrb	r3, [r3, #0]
 8000648:	b21b      	sxth	r3, r3
 800064a:	4313      	orrs	r3, r2
 800064c:	b21b      	sxth	r3, r3
 800064e:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
            numRegisters = (buf[4] << 8) | buf[5];
 8000652:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 8000656:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 800065a:	681b      	ldr	r3, [r3, #0]
 800065c:	3304      	adds	r3, #4
 800065e:	781b      	ldrb	r3, [r3, #0]
 8000660:	b21b      	sxth	r3, r3
 8000662:	021b      	lsls	r3, r3, #8
 8000664:	b21a      	sxth	r2, r3
 8000666:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 800066a:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 800066e:	681b      	ldr	r3, [r3, #0]
 8000670:	3305      	adds	r3, #5
 8000672:	781b      	ldrb	r3, [r3, #0]
 8000674:	b21b      	sxth	r3, r3
 8000676:	4313      	orrs	r3, r2
 8000678:	b21b      	sxth	r3, r3
 800067a:	f8a7 310e 	strh.w	r3, [r7, #270]	@ 0x10e

            // 주소 및 개수 유효성 검사 (예: ADC 배열 범위 확인)
            if ((startAddress + numRegisters) > (sizeof(uwADCxConvertedValue) / sizeof(uwADCxConvertedValue[0]))) {
 800067e:	f8b7 2112 	ldrh.w	r2, [r7, #274]	@ 0x112
 8000682:	f8b7 310e 	ldrh.w	r3, [r7, #270]	@ 0x10e
 8000686:	4413      	add	r3, r2
 8000688:	2b0a      	cmp	r3, #10
 800068a:	d91a      	bls.n	80006c2 <ProcessModbusPacket+0x1a6>
                // 예외 처리: Illegal Data Address
                response[0] = slaveAddress;
 800068c:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 8000690:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 8000694:	f897 211b 	ldrb.w	r2, [r7, #283]	@ 0x11b
 8000698:	701a      	strb	r2, [r3, #0]
                response[1] = functionCode | 0x80; // 예외 응답 코드
 800069a:	f897 3115 	ldrb.w	r3, [r7, #277]	@ 0x115
 800069e:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80006a2:	b2da      	uxtb	r2, r3
 80006a4:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 80006a8:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 80006ac:	705a      	strb	r2, [r3, #1]
                response[2] = 0x02; // 예외 코드: Illegal Data Address
 80006ae:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 80006b2:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 80006b6:	2202      	movs	r2, #2
 80006b8:	709a      	strb	r2, [r3, #2]
                responseLength = 3;
 80006ba:	2303      	movs	r3, #3
 80006bc:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
                    regValue = ReadHoldingRegister(startAddress + i);
                    response[responseLength++] = regValue >> 8;   // MSB
                    response[responseLength++] = regValue & 0xFF; // LSB
                }
            }
            break;
 80006c0:	e0ff      	b.n	80008c2 <ProcessModbusPacket+0x3a6>
                response[0] = slaveAddress;
 80006c2:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 80006c6:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 80006ca:	f897 211b 	ldrb.w	r2, [r7, #283]	@ 0x11b
 80006ce:	701a      	strb	r2, [r3, #0]
                response[1] = functionCode;
 80006d0:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 80006d4:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 80006d8:	f897 2115 	ldrb.w	r2, [r7, #277]	@ 0x115
 80006dc:	705a      	strb	r2, [r3, #1]
                response[2] = numRegisters * 2; // 바이트 수
 80006de:	f8b7 310e 	ldrh.w	r3, [r7, #270]	@ 0x10e
 80006e2:	b2db      	uxtb	r3, r3
 80006e4:	005b      	lsls	r3, r3, #1
 80006e6:	b2da      	uxtb	r2, r3
 80006e8:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 80006ec:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 80006f0:	709a      	strb	r2, [r3, #2]
                responseLength = 3;
 80006f2:	2303      	movs	r3, #3
 80006f4:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
                for (int i = 0; i < numRegisters; i++) {
 80006f8:	2300      	movs	r3, #0
 80006fa:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
 80006fe:	e02d      	b.n	800075c <ProcessModbusPacket+0x240>
                    regValue = ReadHoldingRegister(startAddress + i);
 8000700:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8000704:	b29a      	uxth	r2, r3
 8000706:	f8b7 3112 	ldrh.w	r3, [r7, #274]	@ 0x112
 800070a:	4413      	add	r3, r2
 800070c:	b29b      	uxth	r3, r3
 800070e:	4618      	mov	r0, r3
 8000710:	f000 f928 	bl	8000964 <ReadHoldingRegister>
 8000714:	4603      	mov	r3, r0
 8000716:	f8a7 310c 	strh.w	r3, [r7, #268]	@ 0x10c
                    response[responseLength++] = regValue >> 8;   // MSB
 800071a:	f8b7 310c 	ldrh.w	r3, [r7, #268]	@ 0x10c
 800071e:	0a1b      	lsrs	r3, r3, #8
 8000720:	b299      	uxth	r1, r3
 8000722:	f8d7 3124 	ldr.w	r3, [r7, #292]	@ 0x124
 8000726:	1c5a      	adds	r2, r3, #1
 8000728:	f8c7 2124 	str.w	r2, [r7, #292]	@ 0x124
 800072c:	b2c9      	uxtb	r1, r1
 800072e:	f507 7294 	add.w	r2, r7, #296	@ 0x128
 8000732:	f5a2 7290 	sub.w	r2, r2, #288	@ 0x120
 8000736:	54d1      	strb	r1, [r2, r3]
                    response[responseLength++] = regValue & 0xFF; // LSB
 8000738:	f8d7 3124 	ldr.w	r3, [r7, #292]	@ 0x124
 800073c:	1c5a      	adds	r2, r3, #1
 800073e:	f8c7 2124 	str.w	r2, [r7, #292]	@ 0x124
 8000742:	f8b7 210c 	ldrh.w	r2, [r7, #268]	@ 0x10c
 8000746:	b2d1      	uxtb	r1, r2
 8000748:	f507 7294 	add.w	r2, r7, #296	@ 0x128
 800074c:	f5a2 7290 	sub.w	r2, r2, #288	@ 0x120
 8000750:	54d1      	strb	r1, [r2, r3]
                for (int i = 0; i < numRegisters; i++) {
 8000752:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8000756:	3301      	adds	r3, #1
 8000758:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
 800075c:	f8b7 310e 	ldrh.w	r3, [r7, #270]	@ 0x10e
 8000760:	f8d7 2120 	ldr.w	r2, [r7, #288]	@ 0x120
 8000764:	429a      	cmp	r2, r3
 8000766:	dbcb      	blt.n	8000700 <ProcessModbusPacket+0x1e4>
            break;
 8000768:	e0ab      	b.n	80008c2 <ProcessModbusPacket+0x3a6>

        case 0x06: // Write Single Register
            if (len != 8) return; // FC06 요청 길이는 8바이트
 800076a:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 800076e:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 8000772:	681b      	ldr	r3, [r3, #0]
 8000774:	2b08      	cmp	r3, #8
 8000776:	f040 80ed 	bne.w	8000954 <ProcessModbusPacket+0x438>
            startAddress = (buf[2] << 8) | buf[3]; // 레지스터 주소 (릴레이 번호)
 800077a:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 800077e:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 8000782:	681b      	ldr	r3, [r3, #0]
 8000784:	3302      	adds	r3, #2
 8000786:	781b      	ldrb	r3, [r3, #0]
 8000788:	b21b      	sxth	r3, r3
 800078a:	021b      	lsls	r3, r3, #8
 800078c:	b21a      	sxth	r2, r3
 800078e:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 8000792:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 8000796:	681b      	ldr	r3, [r3, #0]
 8000798:	3303      	adds	r3, #3
 800079a:	781b      	ldrb	r3, [r3, #0]
 800079c:	b21b      	sxth	r3, r3
 800079e:	4313      	orrs	r3, r2
 80007a0:	b21b      	sxth	r3, r3
 80007a2:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
            writeValue = (buf[4] << 8) | buf[5];   // 쓸 값 (ON/OFF)
 80007a6:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 80007aa:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 80007ae:	681b      	ldr	r3, [r3, #0]
 80007b0:	3304      	adds	r3, #4
 80007b2:	781b      	ldrb	r3, [r3, #0]
 80007b4:	b21b      	sxth	r3, r3
 80007b6:	021b      	lsls	r3, r3, #8
 80007b8:	b21a      	sxth	r2, r3
 80007ba:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 80007be:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 80007c2:	681b      	ldr	r3, [r3, #0]
 80007c4:	3305      	adds	r3, #5
 80007c6:	781b      	ldrb	r3, [r3, #0]
 80007c8:	b21b      	sxth	r3, r3
 80007ca:	4313      	orrs	r3, r2
 80007cc:	b21b      	sxth	r3, r3
 80007ce:	f8a7 3110 	strh.w	r3, [r7, #272]	@ 0x110

            // 주소 유효성 검사 (1~4번 릴레이 가정)
            if (startAddress < 1 || startAddress > 4) {
 80007d2:	f8b7 3112 	ldrh.w	r3, [r7, #274]	@ 0x112
 80007d6:	2b00      	cmp	r3, #0
 80007d8:	d003      	beq.n	80007e2 <ProcessModbusPacket+0x2c6>
 80007da:	f8b7 3112 	ldrh.w	r3, [r7, #274]	@ 0x112
 80007de:	2b04      	cmp	r3, #4
 80007e0:	d91a      	bls.n	8000818 <ProcessModbusPacket+0x2fc>
                 // 예외 처리: Illegal Data Address
                response[0] = slaveAddress;
 80007e2:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 80007e6:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 80007ea:	f897 211b 	ldrb.w	r2, [r7, #283]	@ 0x11b
 80007ee:	701a      	strb	r2, [r3, #0]
                response[1] = functionCode | 0x80;
 80007f0:	f897 3115 	ldrb.w	r3, [r7, #277]	@ 0x115
 80007f4:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80007f8:	b2da      	uxtb	r2, r3
 80007fa:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 80007fe:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 8000802:	705a      	strb	r2, [r3, #1]
                response[2] = 0x02;
 8000804:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 8000808:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 800080c:	2202      	movs	r2, #2
 800080e:	709a      	strb	r2, [r3, #2]
                responseLength = 3;
 8000810:	2303      	movs	r3, #3
 8000812:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
                 for(int i=0; i<len-2; i++) { // CRC 제외하고 복사
                     response[i] = buf[i];
                 }
                 responseLength = len - 2; // CRC 제외 길이
            }
            break;
 8000816:	e054      	b.n	80008c2 <ProcessModbusPacket+0x3a6>
                 WriteSingleRegister(startAddress, writeValue);
 8000818:	f8b7 2110 	ldrh.w	r2, [r7, #272]	@ 0x110
 800081c:	f8b7 3112 	ldrh.w	r3, [r7, #274]	@ 0x112
 8000820:	4611      	mov	r1, r2
 8000822:	4618      	mov	r0, r3
 8000824:	f000 f8b4 	bl	8000990 <WriteSingleRegister>
                 for(int i=0; i<len-2; i++) { // CRC 제외하고 복사
 8000828:	2300      	movs	r3, #0
 800082a:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
 800082e:	e016      	b.n	800085e <ProcessModbusPacket+0x342>
                     response[i] = buf[i];
 8000830:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8000834:	f507 7294 	add.w	r2, r7, #296	@ 0x128
 8000838:	f5a2 7292 	sub.w	r2, r2, #292	@ 0x124
 800083c:	6812      	ldr	r2, [r2, #0]
 800083e:	4413      	add	r3, r2
 8000840:	7819      	ldrb	r1, [r3, #0]
 8000842:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 8000846:	f5a3 7290 	sub.w	r2, r3, #288	@ 0x120
 800084a:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 800084e:	4413      	add	r3, r2
 8000850:	460a      	mov	r2, r1
 8000852:	701a      	strb	r2, [r3, #0]
                 for(int i=0; i<len-2; i++) { // CRC 제외하고 복사
 8000854:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8000858:	3301      	adds	r3, #1
 800085a:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
 800085e:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 8000862:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 8000866:	681b      	ldr	r3, [r3, #0]
 8000868:	3b02      	subs	r3, #2
 800086a:	f8d7 211c 	ldr.w	r2, [r7, #284]	@ 0x11c
 800086e:	429a      	cmp	r2, r3
 8000870:	dbde      	blt.n	8000830 <ProcessModbusPacket+0x314>
                 responseLength = len - 2; // CRC 제외 길이
 8000872:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 8000876:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 800087a:	681b      	ldr	r3, [r3, #0]
 800087c:	3b02      	subs	r3, #2
 800087e:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
            break;
 8000882:	e01e      	b.n	80008c2 <ProcessModbusPacket+0x3a6>
             // ... 구현 ...
             break;

        default:
            // 지원하지 않는 함수 코드 예외 처리
            response[0] = slaveAddress;
 8000884:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 8000888:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 800088c:	f897 211b 	ldrb.w	r2, [r7, #283]	@ 0x11b
 8000890:	701a      	strb	r2, [r3, #0]
            response[1] = functionCode | 0x80;
 8000892:	f897 3115 	ldrb.w	r3, [r7, #277]	@ 0x115
 8000896:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800089a:	b2da      	uxtb	r2, r3
 800089c:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 80008a0:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 80008a4:	705a      	strb	r2, [r3, #1]
            response[2] = 0x01; // 예외 코드: Illegal Function
 80008a6:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 80008aa:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 80008ae:	2201      	movs	r2, #1
 80008b0:	709a      	strb	r2, [r3, #2]
            responseLength = 3;
 80008b2:	2303      	movs	r3, #3
 80008b4:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
            break;
 80008b8:	e003      	b.n	80008c2 <ProcessModbusPacket+0x3a6>
 80008ba:	bf00      	nop
 80008bc:	0800507c 	.word	0x0800507c
             break;
 80008c0:	bf00      	nop
    }

    // 5. 응답 전송 (예외 또는 정상 응답)
    if (responseLength > 0) {
 80008c2:	f8d7 3124 	ldr.w	r3, [r7, #292]	@ 0x124
 80008c6:	2b00      	cmp	r3, #0
 80008c8:	dd45      	ble.n	8000956 <ProcessModbusPacket+0x43a>
        crc = ModbusCRC(response, responseLength);
 80008ca:	f107 0308 	add.w	r3, r7, #8
 80008ce:	f8d7 1124 	ldr.w	r1, [r7, #292]	@ 0x124
 80008d2:	4618      	mov	r0, r3
 80008d4:	f7ff fddc 	bl	8000490 <ModbusCRC>
 80008d8:	4603      	mov	r3, r0
 80008da:	f8a7 310a 	strh.w	r3, [r7, #266]	@ 0x10a
        response[responseLength++] = crc & 0xFF;       // CRC LSB
 80008de:	f8d7 3124 	ldr.w	r3, [r7, #292]	@ 0x124
 80008e2:	1c5a      	adds	r2, r3, #1
 80008e4:	f8c7 2124 	str.w	r2, [r7, #292]	@ 0x124
 80008e8:	f8b7 210a 	ldrh.w	r2, [r7, #266]	@ 0x10a
 80008ec:	b2d1      	uxtb	r1, r2
 80008ee:	f507 7294 	add.w	r2, r7, #296	@ 0x128
 80008f2:	f5a2 7290 	sub.w	r2, r2, #288	@ 0x120
 80008f6:	54d1      	strb	r1, [r2, r3]
        response[responseLength++] = (crc >> 8) & 0xFF; // CRC MSB (ModbusCRC 함수 수정으로 인해 순서 변경됨)
 80008f8:	f8b7 310a 	ldrh.w	r3, [r7, #266]	@ 0x10a
 80008fc:	0a1b      	lsrs	r3, r3, #8
 80008fe:	b299      	uxth	r1, r3
 8000900:	f8d7 3124 	ldr.w	r3, [r7, #292]	@ 0x124
 8000904:	1c5a      	adds	r2, r3, #1
 8000906:	f8c7 2124 	str.w	r2, [r7, #292]	@ 0x124
 800090a:	b2c9      	uxtb	r1, r1
 800090c:	f507 7294 	add.w	r2, r7, #296	@ 0x128
 8000910:	f5a2 7290 	sub.w	r2, r2, #288	@ 0x120
 8000914:	54d1      	strb	r1, [r2, r3]

        RS485_TX_ENABLE(); // 송신 모드 설정
 8000916:	f7ff fd5d 	bl	80003d4 <RS485_TX_ENABLE>
        HAL_Delay(1); // DE 핀 안정화 시간 (필요시, 매우 짧게)
 800091a:	2001      	movs	r0, #1
 800091c:	f000 fd7a 	bl	8001414 <HAL_Delay>
        HAL_UART_Transmit(&huart1, response, responseLength, HAL_MAX_DELAY); // 블로킹 방식 전송
 8000920:	f8d7 3124 	ldr.w	r3, [r7, #292]	@ 0x124
 8000924:	b29a      	uxth	r2, r3
 8000926:	f107 0108 	add.w	r1, r7, #8
 800092a:	f04f 33ff 	mov.w	r3, #4294967295
 800092e:	480c      	ldr	r0, [pc, #48]	@ (8000960 <ProcessModbusPacket+0x444>)
 8000930:	f002 fdc8 	bl	80034c4 <HAL_UART_Transmit>
        // HAL_UART_Transmit_IT 또는 HAL_UART_Transmit_DMA 사용 시 주의:
        // 전송 완료 콜백(HAL_UART_TxCpltCallback)에서 RS485_RX_ENABLE() 호출 필요

        // 전송 완료 후 수신 모드 설정 (블로킹 함수 뒤에 호출)
        // 전송 버퍼가 비워지는 것을 기다리는 약간의 지연이 필요할 수 있음
        while(HAL_UART_GetState(&huart1) != HAL_UART_STATE_READY); // 간단한 대기 (더 정확한 방법 고려)
 8000934:	bf00      	nop
 8000936:	480a      	ldr	r0, [pc, #40]	@ (8000960 <ProcessModbusPacket+0x444>)
 8000938:	f003 f923 	bl	8003b82 <HAL_UART_GetState>
 800093c:	4603      	mov	r3, r0
 800093e:	2b20      	cmp	r3, #32
 8000940:	d1f9      	bne.n	8000936 <ProcessModbusPacket+0x41a>
        RS485_RX_ENABLE();
 8000942:	f7ff fd59 	bl	80003f8 <RS485_RX_ENABLE>
 8000946:	e006      	b.n	8000956 <ProcessModbusPacket+0x43a>
        return; // 너무 짧은 패킷
 8000948:	bf00      	nop
 800094a:	e004      	b.n	8000956 <ProcessModbusPacket+0x43a>
        return; // 내 주소가 아님
 800094c:	bf00      	nop
 800094e:	e002      	b.n	8000956 <ProcessModbusPacket+0x43a>
            if (len != 8) return; // FC03 요청 길이는 8바이트
 8000950:	bf00      	nop
 8000952:	e000      	b.n	8000956 <ProcessModbusPacket+0x43a>
            if (len != 8) return; // FC06 요청 길이는 8바이트
 8000954:	bf00      	nop
    }
}
 8000956:	f507 7794 	add.w	r7, r7, #296	@ 0x128
 800095a:	46bd      	mov	sp, r7
 800095c:	bd80      	pop	{r7, pc}
 800095e:	bf00      	nop
 8000960:	2000031c 	.word	0x2000031c

08000964 <ReadHoldingRegister>:

// --- Holding Register 읽기 함수 ---
uint16_t ReadHoldingRegister(uint16_t address) {
 8000964:	b480      	push	{r7}
 8000966:	b083      	sub	sp, #12
 8000968:	af00      	add	r7, sp, #0
 800096a:	4603      	mov	r3, r0
 800096c:	80fb      	strh	r3, [r7, #6]
    // 주소 유효성 검사 (0부터 시작하는 인덱스 가정)
    if (address < (sizeof(uwADCxConvertedValue) / sizeof(uwADCxConvertedValue[0]))) {
 800096e:	88fb      	ldrh	r3, [r7, #6]
 8000970:	2b09      	cmp	r3, #9
 8000972:	d805      	bhi.n	8000980 <ReadHoldingRegister+0x1c>
        return uwADCxConvertedValue[address];
 8000974:	88fb      	ldrh	r3, [r7, #6]
 8000976:	4a05      	ldr	r2, [pc, #20]	@ (800098c <ReadHoldingRegister+0x28>)
 8000978:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800097c:	b29b      	uxth	r3, r3
 800097e:	e000      	b.n	8000982 <ReadHoldingRegister+0x1e>
    }
    // 다른 레지스터 영역 처리 (필요시)
    return 0; // 잘못된 주소면 0 반환
 8000980:	2300      	movs	r3, #0
}
 8000982:	4618      	mov	r0, r3
 8000984:	370c      	adds	r7, #12
 8000986:	46bd      	mov	sp, r7
 8000988:	bc80      	pop	{r7}
 800098a:	4770      	bx	lr
 800098c:	200001bc 	.word	0x200001bc

08000990 <WriteSingleRegister>:

// --- Single Register 쓰기 함수 (릴레이 제어) ---
void WriteSingleRegister(uint16_t address, uint16_t value) {
 8000990:	b580      	push	{r7, lr}
 8000992:	b084      	sub	sp, #16
 8000994:	af00      	add	r7, sp, #0
 8000996:	4603      	mov	r3, r0
 8000998:	460a      	mov	r2, r1
 800099a:	80fb      	strh	r3, [r7, #6]
 800099c:	4613      	mov	r3, r2
 800099e:	80bb      	strh	r3, [r7, #4]
    GPIO_PinState pinState = (value == 0xFF00) ? GPIO_PIN_RESET : GPIO_PIN_SET; // 0xFF00: ON(LOW), 0x0000: OFF(HIGH) - 릴레이 특성에 맞게 조절
 80009a0:	88bb      	ldrh	r3, [r7, #4]
 80009a2:	f5b3 4f7f 	cmp.w	r3, #65280	@ 0xff00
 80009a6:	bf14      	ite	ne
 80009a8:	2301      	movne	r3, #1
 80009aa:	2300      	moveq	r3, #0
 80009ac:	b2db      	uxtb	r3, r3
 80009ae:	73fb      	strb	r3, [r7, #15]

    switch (address) {
 80009b0:	88fb      	ldrh	r3, [r7, #6]
 80009b2:	3b01      	subs	r3, #1
 80009b4:	2b03      	cmp	r3, #3
 80009b6:	d829      	bhi.n	8000a0c <WriteSingleRegister+0x7c>
 80009b8:	a201      	add	r2, pc, #4	@ (adr r2, 80009c0 <WriteSingleRegister+0x30>)
 80009ba:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80009be:	bf00      	nop
 80009c0:	080009d1 	.word	0x080009d1
 80009c4:	080009df 	.word	0x080009df
 80009c8:	080009ed 	.word	0x080009ed
 80009cc:	080009fd 	.word	0x080009fd
        case 1: // 릴레이 1 주소
            HAL_GPIO_WritePin(RELAY1_PORT, RELAY1_PIN, pinState);
 80009d0:	7bfb      	ldrb	r3, [r7, #15]
 80009d2:	461a      	mov	r2, r3
 80009d4:	2140      	movs	r1, #64	@ 0x40
 80009d6:	4810      	ldr	r0, [pc, #64]	@ (8000a18 <WriteSingleRegister+0x88>)
 80009d8:	f001 fbb5 	bl	8002146 <HAL_GPIO_WritePin>
            break;
 80009dc:	e017      	b.n	8000a0e <WriteSingleRegister+0x7e>
        case 2: // 릴레이 2 주소
            HAL_GPIO_WritePin(RELAY2_PORT, RELAY2_PIN, pinState);
 80009de:	7bfb      	ldrb	r3, [r7, #15]
 80009e0:	461a      	mov	r2, r3
 80009e2:	2180      	movs	r1, #128	@ 0x80
 80009e4:	480c      	ldr	r0, [pc, #48]	@ (8000a18 <WriteSingleRegister+0x88>)
 80009e6:	f001 fbae 	bl	8002146 <HAL_GPIO_WritePin>
            break;
 80009ea:	e010      	b.n	8000a0e <WriteSingleRegister+0x7e>
        case 3: // 릴레이 3 주소
            HAL_GPIO_WritePin(RELAY3_PORT, RELAY3_PIN, pinState);
 80009ec:	7bfb      	ldrb	r3, [r7, #15]
 80009ee:	461a      	mov	r2, r3
 80009f0:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80009f4:	4808      	ldr	r0, [pc, #32]	@ (8000a18 <WriteSingleRegister+0x88>)
 80009f6:	f001 fba6 	bl	8002146 <HAL_GPIO_WritePin>
            break;
 80009fa:	e008      	b.n	8000a0e <WriteSingleRegister+0x7e>
        case 4: // 릴레이 4 주소
            HAL_GPIO_WritePin(RELAY4_PORT, RELAY4_PIN, pinState);
 80009fc:	7bfb      	ldrb	r3, [r7, #15]
 80009fe:	461a      	mov	r2, r3
 8000a00:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000a04:	4804      	ldr	r0, [pc, #16]	@ (8000a18 <WriteSingleRegister+0x88>)
 8000a06:	f001 fb9e 	bl	8002146 <HAL_GPIO_WritePin>
            break;
 8000a0a:	e000      	b.n	8000a0e <WriteSingleRegister+0x7e>
        default:
            // 잘못된 주소
            break;
 8000a0c:	bf00      	nop
    }
    // 다른 레지스터 영역 처리 (필요시)
}
 8000a0e:	bf00      	nop
 8000a10:	3710      	adds	r7, #16
 8000a12:	46bd      	mov	sp, r7
 8000a14:	bd80      	pop	{r7, pc}
 8000a16:	bf00      	nop
 8000a18:	40011000 	.word	0x40011000

08000a1c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000a1c:	b580      	push	{r7, lr}
 8000a1e:	b084      	sub	sp, #16
 8000a20:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000a22:	f000 fc95 	bl	8001350 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000a26:	f000 f89b 	bl	8000b60 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000a2a:	f7ff fc39 	bl	80002a0 <MX_GPIO_Init>
  MX_ADC1_Init();
 8000a2e:	f7ff fb8d 	bl	800014c <MX_ADC1_Init>
  MX_USART1_UART_Init();
 8000a32:	f000 fb1d 	bl	8001070 <MX_USART1_UART_Init>
  MX_USART2_UART_Init();
 8000a36:	f000 fb45 	bl	80010c4 <MX_USART2_UART_Init>
  MX_TIM2_Init();
 8000a3a:	f000 fa99 	bl	8000f70 <MX_TIM2_Init>
  MX_USART3_UART_Init();
 8000a3e:	f000 fb6b 	bl	8001118 <MX_USART3_UART_Init>
  /* USER CODE BEGIN 2 */

  // 초기 릴레이 상태 설정 (OFF)
  HAL_GPIO_WritePin(RELAY1_PORT, RELAY1_PIN, GPIO_PIN_SET);
 8000a42:	2201      	movs	r2, #1
 8000a44:	2140      	movs	r1, #64	@ 0x40
 8000a46:	483c      	ldr	r0, [pc, #240]	@ (8000b38 <main+0x11c>)
 8000a48:	f001 fb7d 	bl	8002146 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(RELAY2_PORT, RELAY2_PIN, GPIO_PIN_SET);
 8000a4c:	2201      	movs	r2, #1
 8000a4e:	2180      	movs	r1, #128	@ 0x80
 8000a50:	4839      	ldr	r0, [pc, #228]	@ (8000b38 <main+0x11c>)
 8000a52:	f001 fb78 	bl	8002146 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(RELAY3_PORT, RELAY3_PIN, GPIO_PIN_SET);
 8000a56:	2201      	movs	r2, #1
 8000a58:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000a5c:	4836      	ldr	r0, [pc, #216]	@ (8000b38 <main+0x11c>)
 8000a5e:	f001 fb72 	bl	8002146 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(RELAY4_PORT, RELAY4_PIN, GPIO_PIN_SET);
 8000a62:	2201      	movs	r2, #1
 8000a64:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000a68:	4833      	ldr	r0, [pc, #204]	@ (8000b38 <main+0x11c>)
 8000a6a:	f001 fb6c 	bl	8002146 <HAL_GPIO_WritePin>

  RS485_RX_ENABLE(); // 초기 상태는 수신 모드
 8000a6e:	f7ff fcc3 	bl	80003f8 <RS485_RX_ENABLE>

  // Modbus 수신 시작 (첫 1 바이트)
  HAL_UART_Receive_IT(&huart1, &UART1_RxBuffer, 1);
 8000a72:	2201      	movs	r2, #1
 8000a74:	4931      	ldr	r1, [pc, #196]	@ (8000b3c <main+0x120>)
 8000a76:	4832      	ldr	r0, [pc, #200]	@ (8000b40 <main+0x124>)
 8000a78:	f002 fdaf 	bl	80035da <HAL_UART_Receive_IT>

  // ADC 설정
  if (HAL_ADCEx_Calibration_Start(&hadc1) != HAL_OK) {
 8000a7c:	4831      	ldr	r0, [pc, #196]	@ (8000b44 <main+0x128>)
 8000a7e:	f000 ff59 	bl	8001934 <HAL_ADCEx_Calibration_Start>
 8000a82:	4603      	mov	r3, r0
 8000a84:	2b00      	cmp	r3, #0
 8000a86:	d001      	beq.n	8000a8c <main+0x70>
      Error_Handler();
 8000a88:	f000 f8dc 	bl	8000c44 <Error_Handler>
  }
  // ADC 인터럽트 방식 사용 시 시작 (콜백에서 값 읽기)
  // if (HAL_ADC_Start_IT(&hadc1) != HAL_OK) { Error_Handler(); }
  // 또는 폴링 방식 사용 시 아래 루프 내에서 처리

   uint16_t len = modbus_build_request(0x01, 0x0000, 0x0001, 1, tx_buf);
 8000a8c:	4b2e      	ldr	r3, [pc, #184]	@ (8000b48 <main+0x12c>)
 8000a8e:	9300      	str	r3, [sp, #0]
 8000a90:	2301      	movs	r3, #1
 8000a92:	2201      	movs	r2, #1
 8000a94:	2100      	movs	r1, #0
 8000a96:	2001      	movs	r0, #1
 8000a98:	f000 f917 	bl	8000cca <modbus_build_request>
 8000a9c:	4603      	mov	r3, r0
 8000a9e:	80fb      	strh	r3, [r7, #6]
   RS485_TX_ENABLE();
 8000aa0:	f7ff fc98 	bl	80003d4 <RS485_TX_ENABLE>
   HAL_UART_Transmit(&huart1, tx_buf, len, 100);
 8000aa4:	88fa      	ldrh	r2, [r7, #6]
 8000aa6:	2364      	movs	r3, #100	@ 0x64
 8000aa8:	4927      	ldr	r1, [pc, #156]	@ (8000b48 <main+0x12c>)
 8000aaa:	4825      	ldr	r0, [pc, #148]	@ (8000b40 <main+0x124>)
 8000aac:	f002 fd0a 	bl	80034c4 <HAL_UART_Transmit>
   HAL_Delay(1000);
 8000ab0:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000ab4:	f000 fcae 	bl	8001414 <HAL_Delay>
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */

    // --- Modbus 프레임 처리 ---
    if (ModbusFrameReceived) {
 8000ab8:	4b24      	ldr	r3, [pc, #144]	@ (8000b4c <main+0x130>)
 8000aba:	781b      	ldrb	r3, [r3, #0]
 8000abc:	b2db      	uxtb	r3, r3
 8000abe:	2b00      	cmp	r3, #0
 8000ac0:	d00c      	beq.n	8000adc <main+0xc0>
        ProcessModbusPacket(ModbusReceiveBuffer, ModbusReceiveIndex);
 8000ac2:	4b23      	ldr	r3, [pc, #140]	@ (8000b50 <main+0x134>)
 8000ac4:	881b      	ldrh	r3, [r3, #0]
 8000ac6:	b29b      	uxth	r3, r3
 8000ac8:	4619      	mov	r1, r3
 8000aca:	4822      	ldr	r0, [pc, #136]	@ (8000b54 <main+0x138>)
 8000acc:	f7ff fd26 	bl	800051c <ProcessModbusPacket>
        ModbusReceiveIndex = 0;      // 인덱스 초기화
 8000ad0:	4b1f      	ldr	r3, [pc, #124]	@ (8000b50 <main+0x134>)
 8000ad2:	2200      	movs	r2, #0
 8000ad4:	801a      	strh	r2, [r3, #0]
        ModbusFrameReceived = false; // 플래그 리셋
 8000ad6:	4b1d      	ldr	r3, [pc, #116]	@ (8000b4c <main+0x130>)
 8000ad8:	2200      	movs	r2, #0
 8000ada:	701a      	strb	r2, [r3, #0]
//			 // ADC 읽기 오류 처리
//		 }
//	 }
//	 HAL_ADC_Stop(&hadc1);

	 HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_5); // PA5 핀에 연결된 LED 제어 (핀 이름은 실제 설정에 맞게 변경)
 8000adc:	2120      	movs	r1, #32
 8000ade:	481e      	ldr	r0, [pc, #120]	@ (8000b58 <main+0x13c>)
 8000ae0:	f001 fb49 	bl	8002176 <HAL_GPIO_TogglePin>
	 HAL_Delay(500); // 500ms 지연
 8000ae4:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8000ae8:	f000 fc94 	bl	8001414 <HAL_Delay>

	 // 버튼(B1, 예를 들어 PC13)이 눌렸는지 확인 (Pull-up 저항 사용 가정, 누르면 LOW)
	 if (HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_13) == GPIO_PIN_RESET)
 8000aec:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000af0:	4811      	ldr	r0, [pc, #68]	@ (8000b38 <main+0x11c>)
 8000af2:	f001 fb11 	bl	8002118 <HAL_GPIO_ReadPin>
 8000af6:	4603      	mov	r3, r0
 8000af8:	2b00      	cmp	r3, #0
 8000afa:	d10e      	bne.n	8000b1a <main+0xfe>
	 {
		 printf("Blue Button Pressed...\r\n");
 8000afc:	4817      	ldr	r0, [pc, #92]	@ (8000b5c <main+0x140>)
 8000afe:	f003 fc43 	bl	8004388 <puts>

		// 버튼 눌렸을 때 처리 (Debouncing은 추가 구현 필요)
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_SET); // LED 켜기
 8000b02:	2201      	movs	r2, #1
 8000b04:	2120      	movs	r1, #32
 8000b06:	4814      	ldr	r0, [pc, #80]	@ (8000b58 <main+0x13c>)
 8000b08:	f001 fb1d 	bl	8002146 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8, GPIO_PIN_RESET); // Relay Off
 8000b0c:	2200      	movs	r2, #0
 8000b0e:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000b12:	4809      	ldr	r0, [pc, #36]	@ (8000b38 <main+0x11c>)
 8000b14:	f001 fb17 	bl	8002146 <HAL_GPIO_WritePin>
 8000b18:	e005      	b.n	8000b26 <main+0x10a>

	 }else {

		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8, GPIO_PIN_SET); // Relay On
 8000b1a:	2201      	movs	r2, #1
 8000b1c:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000b20:	4805      	ldr	r0, [pc, #20]	@ (8000b38 <main+0x11c>)
 8000b22:	f001 fb10 	bl	8002146 <HAL_GPIO_WritePin>
	 }


    // --- 기타 작업 ---
    HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin); // LD2 토글 (하트비트)
 8000b26:	2120      	movs	r1, #32
 8000b28:	480b      	ldr	r0, [pc, #44]	@ (8000b58 <main+0x13c>)
 8000b2a:	f001 fb24 	bl	8002176 <HAL_GPIO_TogglePin>
    HAL_Delay(500); // 메인 루프 지연 (다른 작업에 따라 조절)
 8000b2e:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8000b32:	f000 fc6f 	bl	8001414 <HAL_Delay>
    if (ModbusFrameReceived) {
 8000b36:	e7bf      	b.n	8000ab8 <main+0x9c>
 8000b38:	40011000 	.word	0x40011000
 8000b3c:	200001b4 	.word	0x200001b4
 8000b40:	2000031c 	.word	0x2000031c
 8000b44:	20000084 	.word	0x20000084
 8000b48:	200001d0 	.word	0x200001d0
 8000b4c:	200001b8 	.word	0x200001b8
 8000b50:	200001b6 	.word	0x200001b6
 8000b54:	200000b4 	.word	0x200000b4
 8000b58:	40010800 	.word	0x40010800
 8000b5c:	080050ac 	.word	0x080050ac

08000b60 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000b60:	b580      	push	{r7, lr}
 8000b62:	b094      	sub	sp, #80	@ 0x50
 8000b64:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000b66:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000b6a:	2228      	movs	r2, #40	@ 0x28
 8000b6c:	2100      	movs	r1, #0
 8000b6e:	4618      	mov	r0, r3
 8000b70:	f003 fcea 	bl	8004548 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000b74:	f107 0314 	add.w	r3, r7, #20
 8000b78:	2200      	movs	r2, #0
 8000b7a:	601a      	str	r2, [r3, #0]
 8000b7c:	605a      	str	r2, [r3, #4]
 8000b7e:	609a      	str	r2, [r3, #8]
 8000b80:	60da      	str	r2, [r3, #12]
 8000b82:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000b84:	1d3b      	adds	r3, r7, #4
 8000b86:	2200      	movs	r2, #0
 8000b88:	601a      	str	r2, [r3, #0]
 8000b8a:	605a      	str	r2, [r3, #4]
 8000b8c:	609a      	str	r2, [r3, #8]
 8000b8e:	60da      	str	r2, [r3, #12]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000b90:	2301      	movs	r3, #1
 8000b92:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 8000b94:	f44f 23a0 	mov.w	r3, #327680	@ 0x50000
 8000b98:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8000b9a:	2300      	movs	r3, #0
 8000b9c:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000b9e:	2301      	movs	r3, #1
 8000ba0:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000ba2:	2302      	movs	r3, #2
 8000ba4:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000ba6:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000baa:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8000bac:	f44f 13e0 	mov.w	r3, #1835008	@ 0x1c0000
 8000bb0:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000bb2:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000bb6:	4618      	mov	r0, r3
 8000bb8:	f001 fb18 	bl	80021ec <HAL_RCC_OscConfig>
 8000bbc:	4603      	mov	r3, r0
 8000bbe:	2b00      	cmp	r3, #0
 8000bc0:	d001      	beq.n	8000bc6 <SystemClock_Config+0x66>
  {
    Error_Handler();
 8000bc2:	f000 f83f 	bl	8000c44 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000bc6:	230f      	movs	r3, #15
 8000bc8:	617b      	str	r3, [r7, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000bca:	2302      	movs	r3, #2
 8000bcc:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000bce:	2300      	movs	r3, #0
 8000bd0:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000bd2:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000bd6:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000bd8:	2300      	movs	r3, #0
 8000bda:	627b      	str	r3, [r7, #36]	@ 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000bdc:	f107 0314 	add.w	r3, r7, #20
 8000be0:	2102      	movs	r1, #2
 8000be2:	4618      	mov	r0, r3
 8000be4:	f001 fd84 	bl	80026f0 <HAL_RCC_ClockConfig>
 8000be8:	4603      	mov	r3, r0
 8000bea:	2b00      	cmp	r3, #0
 8000bec:	d001      	beq.n	8000bf2 <SystemClock_Config+0x92>
  {
    Error_Handler();
 8000bee:	f000 f829 	bl	8000c44 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8000bf2:	2302      	movs	r3, #2
 8000bf4:	607b      	str	r3, [r7, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV6;
 8000bf6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8000bfa:	60fb      	str	r3, [r7, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000bfc:	1d3b      	adds	r3, r7, #4
 8000bfe:	4618      	mov	r0, r3
 8000c00:	f001 ff04 	bl	8002a0c <HAL_RCCEx_PeriphCLKConfig>
 8000c04:	4603      	mov	r3, r0
 8000c06:	2b00      	cmp	r3, #0
 8000c08:	d001      	beq.n	8000c0e <SystemClock_Config+0xae>
  {
    Error_Handler();
 8000c0a:	f000 f81b 	bl	8000c44 <Error_Handler>
  }
}
 8000c0e:	bf00      	nop
 8000c10:	3750      	adds	r7, #80	@ 0x50
 8000c12:	46bd      	mov	sp, r7
 8000c14:	bd80      	pop	{r7, pc}
	...

08000c18 <_write>:

/* USER CODE BEGIN 4 */
int _write(int file, char *ptr, int len)
{
 8000c18:	b580      	push	{r7, lr}
 8000c1a:	b084      	sub	sp, #16
 8000c1c:	af00      	add	r7, sp, #0
 8000c1e:	60f8      	str	r0, [r7, #12]
 8000c20:	60b9      	str	r1, [r7, #8]
 8000c22:	607a      	str	r2, [r7, #4]
    HAL_UART_Transmit(&huart3, (uint8_t *)ptr, len, HAL_MAX_DELAY);
 8000c24:	687b      	ldr	r3, [r7, #4]
 8000c26:	b29a      	uxth	r2, r3
 8000c28:	f04f 33ff 	mov.w	r3, #4294967295
 8000c2c:	68b9      	ldr	r1, [r7, #8]
 8000c2e:	4804      	ldr	r0, [pc, #16]	@ (8000c40 <_write+0x28>)
 8000c30:	f002 fc48 	bl	80034c4 <HAL_UART_Transmit>
    return len;
 8000c34:	687b      	ldr	r3, [r7, #4]
}
 8000c36:	4618      	mov	r0, r3
 8000c38:	3710      	adds	r7, #16
 8000c3a:	46bd      	mov	sp, r7
 8000c3c:	bd80      	pop	{r7, pc}
 8000c3e:	bf00      	nop
 8000c40:	200003ac 	.word	0x200003ac

08000c44 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000c44:	b480      	push	{r7}
 8000c46:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000c48:	b672      	cpsid	i
}
 8000c4a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000c4c:	bf00      	nop
 8000c4e:	e7fd      	b.n	8000c4c <Error_Handler+0x8>

08000c50 <modbus_crc16>:
#include "modbus.h"

uint16_t modbus_crc16(uint8_t *buf, uint16_t len)
{
 8000c50:	b480      	push	{r7}
 8000c52:	b085      	sub	sp, #20
 8000c54:	af00      	add	r7, sp, #0
 8000c56:	6078      	str	r0, [r7, #4]
 8000c58:	460b      	mov	r3, r1
 8000c5a:	807b      	strh	r3, [r7, #2]
    uint16_t crc = 0xFFFF;
 8000c5c:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8000c60:	81fb      	strh	r3, [r7, #14]
    for (uint16_t pos = 0; pos < len; pos++) {
 8000c62:	2300      	movs	r3, #0
 8000c64:	81bb      	strh	r3, [r7, #12]
 8000c66:	e026      	b.n	8000cb6 <modbus_crc16+0x66>
        crc ^= (uint16_t)buf[pos];
 8000c68:	89bb      	ldrh	r3, [r7, #12]
 8000c6a:	687a      	ldr	r2, [r7, #4]
 8000c6c:	4413      	add	r3, r2
 8000c6e:	781b      	ldrb	r3, [r3, #0]
 8000c70:	461a      	mov	r2, r3
 8000c72:	89fb      	ldrh	r3, [r7, #14]
 8000c74:	4053      	eors	r3, r2
 8000c76:	81fb      	strh	r3, [r7, #14]
        for (int i = 0; i < 8; i++) {
 8000c78:	2300      	movs	r3, #0
 8000c7a:	60bb      	str	r3, [r7, #8]
 8000c7c:	e015      	b.n	8000caa <modbus_crc16+0x5a>
            if ((crc & 0x0001) != 0) {
 8000c7e:	89fb      	ldrh	r3, [r7, #14]
 8000c80:	f003 0301 	and.w	r3, r3, #1
 8000c84:	2b00      	cmp	r3, #0
 8000c86:	d00a      	beq.n	8000c9e <modbus_crc16+0x4e>
                crc >>= 1;
 8000c88:	89fb      	ldrh	r3, [r7, #14]
 8000c8a:	085b      	lsrs	r3, r3, #1
 8000c8c:	81fb      	strh	r3, [r7, #14]
                crc ^= 0xA001;
 8000c8e:	89fb      	ldrh	r3, [r7, #14]
 8000c90:	f483 43bf 	eor.w	r3, r3, #24448	@ 0x5f80
 8000c94:	f083 037e 	eor.w	r3, r3, #126	@ 0x7e
 8000c98:	43db      	mvns	r3, r3
 8000c9a:	81fb      	strh	r3, [r7, #14]
 8000c9c:	e002      	b.n	8000ca4 <modbus_crc16+0x54>
            } else {
                crc >>= 1;
 8000c9e:	89fb      	ldrh	r3, [r7, #14]
 8000ca0:	085b      	lsrs	r3, r3, #1
 8000ca2:	81fb      	strh	r3, [r7, #14]
        for (int i = 0; i < 8; i++) {
 8000ca4:	68bb      	ldr	r3, [r7, #8]
 8000ca6:	3301      	adds	r3, #1
 8000ca8:	60bb      	str	r3, [r7, #8]
 8000caa:	68bb      	ldr	r3, [r7, #8]
 8000cac:	2b07      	cmp	r3, #7
 8000cae:	dde6      	ble.n	8000c7e <modbus_crc16+0x2e>
    for (uint16_t pos = 0; pos < len; pos++) {
 8000cb0:	89bb      	ldrh	r3, [r7, #12]
 8000cb2:	3301      	adds	r3, #1
 8000cb4:	81bb      	strh	r3, [r7, #12]
 8000cb6:	89ba      	ldrh	r2, [r7, #12]
 8000cb8:	887b      	ldrh	r3, [r7, #2]
 8000cba:	429a      	cmp	r2, r3
 8000cbc:	d3d4      	bcc.n	8000c68 <modbus_crc16+0x18>
            }
        }
    }
    return crc;
 8000cbe:	89fb      	ldrh	r3, [r7, #14]
}
 8000cc0:	4618      	mov	r0, r3
 8000cc2:	3714      	adds	r7, #20
 8000cc4:	46bd      	mov	sp, r7
 8000cc6:	bc80      	pop	{r7}
 8000cc8:	4770      	bx	lr

08000cca <modbus_build_request>:

uint16_t modbus_build_request(uint8_t slave_id, uint8_t func_code, uint16_t reg_addr, uint16_t reg_count, uint8_t *tx_buf)
{
 8000cca:	b590      	push	{r4, r7, lr}
 8000ccc:	b085      	sub	sp, #20
 8000cce:	af00      	add	r7, sp, #0
 8000cd0:	4604      	mov	r4, r0
 8000cd2:	4608      	mov	r0, r1
 8000cd4:	4611      	mov	r1, r2
 8000cd6:	461a      	mov	r2, r3
 8000cd8:	4623      	mov	r3, r4
 8000cda:	71fb      	strb	r3, [r7, #7]
 8000cdc:	4603      	mov	r3, r0
 8000cde:	71bb      	strb	r3, [r7, #6]
 8000ce0:	460b      	mov	r3, r1
 8000ce2:	80bb      	strh	r3, [r7, #4]
 8000ce4:	4613      	mov	r3, r2
 8000ce6:	807b      	strh	r3, [r7, #2]
    tx_buf[0] = slave_id;
 8000ce8:	6a3b      	ldr	r3, [r7, #32]
 8000cea:	79fa      	ldrb	r2, [r7, #7]
 8000cec:	701a      	strb	r2, [r3, #0]
    tx_buf[1] = func_code;
 8000cee:	6a3b      	ldr	r3, [r7, #32]
 8000cf0:	3301      	adds	r3, #1
 8000cf2:	79ba      	ldrb	r2, [r7, #6]
 8000cf4:	701a      	strb	r2, [r3, #0]
    tx_buf[2] = reg_addr >> 8;
 8000cf6:	88bb      	ldrh	r3, [r7, #4]
 8000cf8:	0a1b      	lsrs	r3, r3, #8
 8000cfa:	b29a      	uxth	r2, r3
 8000cfc:	6a3b      	ldr	r3, [r7, #32]
 8000cfe:	3302      	adds	r3, #2
 8000d00:	b2d2      	uxtb	r2, r2
 8000d02:	701a      	strb	r2, [r3, #0]
    tx_buf[3] = reg_addr & 0xFF;
 8000d04:	6a3b      	ldr	r3, [r7, #32]
 8000d06:	3303      	adds	r3, #3
 8000d08:	88ba      	ldrh	r2, [r7, #4]
 8000d0a:	b2d2      	uxtb	r2, r2
 8000d0c:	701a      	strb	r2, [r3, #0]
    tx_buf[4] = reg_count >> 8;
 8000d0e:	887b      	ldrh	r3, [r7, #2]
 8000d10:	0a1b      	lsrs	r3, r3, #8
 8000d12:	b29a      	uxth	r2, r3
 8000d14:	6a3b      	ldr	r3, [r7, #32]
 8000d16:	3304      	adds	r3, #4
 8000d18:	b2d2      	uxtb	r2, r2
 8000d1a:	701a      	strb	r2, [r3, #0]
    tx_buf[5] = reg_count & 0xFF;
 8000d1c:	6a3b      	ldr	r3, [r7, #32]
 8000d1e:	3305      	adds	r3, #5
 8000d20:	887a      	ldrh	r2, [r7, #2]
 8000d22:	b2d2      	uxtb	r2, r2
 8000d24:	701a      	strb	r2, [r3, #0]
    uint16_t crc = modbus_crc16(tx_buf, 6);
 8000d26:	2106      	movs	r1, #6
 8000d28:	6a38      	ldr	r0, [r7, #32]
 8000d2a:	f7ff ff91 	bl	8000c50 <modbus_crc16>
 8000d2e:	4603      	mov	r3, r0
 8000d30:	81fb      	strh	r3, [r7, #14]
    tx_buf[6] = crc & 0xFF;
 8000d32:	6a3b      	ldr	r3, [r7, #32]
 8000d34:	3306      	adds	r3, #6
 8000d36:	89fa      	ldrh	r2, [r7, #14]
 8000d38:	b2d2      	uxtb	r2, r2
 8000d3a:	701a      	strb	r2, [r3, #0]
    tx_buf[7] = crc >> 8;
 8000d3c:	89fb      	ldrh	r3, [r7, #14]
 8000d3e:	0a1b      	lsrs	r3, r3, #8
 8000d40:	b29a      	uxth	r2, r3
 8000d42:	6a3b      	ldr	r3, [r7, #32]
 8000d44:	3307      	adds	r3, #7
 8000d46:	b2d2      	uxtb	r2, r2
 8000d48:	701a      	strb	r2, [r3, #0]
    return 8;
 8000d4a:	2308      	movs	r3, #8
}
 8000d4c:	4618      	mov	r0, r3
 8000d4e:	3714      	adds	r7, #20
 8000d50:	46bd      	mov	sp, r7
 8000d52:	bd90      	pop	{r4, r7, pc}

08000d54 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000d54:	b480      	push	{r7}
 8000d56:	b085      	sub	sp, #20
 8000d58:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8000d5a:	4b15      	ldr	r3, [pc, #84]	@ (8000db0 <HAL_MspInit+0x5c>)
 8000d5c:	699b      	ldr	r3, [r3, #24]
 8000d5e:	4a14      	ldr	r2, [pc, #80]	@ (8000db0 <HAL_MspInit+0x5c>)
 8000d60:	f043 0301 	orr.w	r3, r3, #1
 8000d64:	6193      	str	r3, [r2, #24]
 8000d66:	4b12      	ldr	r3, [pc, #72]	@ (8000db0 <HAL_MspInit+0x5c>)
 8000d68:	699b      	ldr	r3, [r3, #24]
 8000d6a:	f003 0301 	and.w	r3, r3, #1
 8000d6e:	60bb      	str	r3, [r7, #8]
 8000d70:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000d72:	4b0f      	ldr	r3, [pc, #60]	@ (8000db0 <HAL_MspInit+0x5c>)
 8000d74:	69db      	ldr	r3, [r3, #28]
 8000d76:	4a0e      	ldr	r2, [pc, #56]	@ (8000db0 <HAL_MspInit+0x5c>)
 8000d78:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000d7c:	61d3      	str	r3, [r2, #28]
 8000d7e:	4b0c      	ldr	r3, [pc, #48]	@ (8000db0 <HAL_MspInit+0x5c>)
 8000d80:	69db      	ldr	r3, [r3, #28]
 8000d82:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000d86:	607b      	str	r3, [r7, #4]
 8000d88:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** DISABLE: JTAG-DP Disabled and SW-DP Disabled
  */
  __HAL_AFIO_REMAP_SWJ_DISABLE();
 8000d8a:	4b0a      	ldr	r3, [pc, #40]	@ (8000db4 <HAL_MspInit+0x60>)
 8000d8c:	685b      	ldr	r3, [r3, #4]
 8000d8e:	60fb      	str	r3, [r7, #12]
 8000d90:	68fb      	ldr	r3, [r7, #12]
 8000d92:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 8000d96:	60fb      	str	r3, [r7, #12]
 8000d98:	68fb      	ldr	r3, [r7, #12]
 8000d9a:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8000d9e:	60fb      	str	r3, [r7, #12]
 8000da0:	4a04      	ldr	r2, [pc, #16]	@ (8000db4 <HAL_MspInit+0x60>)
 8000da2:	68fb      	ldr	r3, [r7, #12]
 8000da4:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000da6:	bf00      	nop
 8000da8:	3714      	adds	r7, #20
 8000daa:	46bd      	mov	sp, r7
 8000dac:	bc80      	pop	{r7}
 8000dae:	4770      	bx	lr
 8000db0:	40021000 	.word	0x40021000
 8000db4:	40010000 	.word	0x40010000

08000db8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000db8:	b480      	push	{r7}
 8000dba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000dbc:	bf00      	nop
 8000dbe:	e7fd      	b.n	8000dbc <NMI_Handler+0x4>

08000dc0 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000dc0:	b480      	push	{r7}
 8000dc2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000dc4:	bf00      	nop
 8000dc6:	e7fd      	b.n	8000dc4 <HardFault_Handler+0x4>

08000dc8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000dc8:	b480      	push	{r7}
 8000dca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000dcc:	bf00      	nop
 8000dce:	e7fd      	b.n	8000dcc <MemManage_Handler+0x4>

08000dd0 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000dd0:	b480      	push	{r7}
 8000dd2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000dd4:	bf00      	nop
 8000dd6:	e7fd      	b.n	8000dd4 <BusFault_Handler+0x4>

08000dd8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000dd8:	b480      	push	{r7}
 8000dda:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000ddc:	bf00      	nop
 8000dde:	e7fd      	b.n	8000ddc <UsageFault_Handler+0x4>

08000de0 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000de0:	b480      	push	{r7}
 8000de2:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000de4:	bf00      	nop
 8000de6:	46bd      	mov	sp, r7
 8000de8:	bc80      	pop	{r7}
 8000dea:	4770      	bx	lr

08000dec <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000dec:	b480      	push	{r7}
 8000dee:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000df0:	bf00      	nop
 8000df2:	46bd      	mov	sp, r7
 8000df4:	bc80      	pop	{r7}
 8000df6:	4770      	bx	lr

08000df8 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000df8:	b480      	push	{r7}
 8000dfa:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000dfc:	bf00      	nop
 8000dfe:	46bd      	mov	sp, r7
 8000e00:	bc80      	pop	{r7}
 8000e02:	4770      	bx	lr

08000e04 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000e04:	b580      	push	{r7, lr}
 8000e06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000e08:	f000 fae8 	bl	80013dc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000e0c:	bf00      	nop
 8000e0e:	bd80      	pop	{r7, pc}

08000e10 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8000e10:	b580      	push	{r7, lr}
 8000e12:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8000e14:	4802      	ldr	r0, [pc, #8]	@ (8000e20 <USART1_IRQHandler+0x10>)
 8000e16:	f002 fc05 	bl	8003624 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8000e1a:	bf00      	nop
 8000e1c:	bd80      	pop	{r7, pc}
 8000e1e:	bf00      	nop
 8000e20:	2000031c 	.word	0x2000031c

08000e24 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8000e24:	b580      	push	{r7, lr}
 8000e26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8000e28:	4802      	ldr	r0, [pc, #8]	@ (8000e34 <USART2_IRQHandler+0x10>)
 8000e2a:	f002 fbfb 	bl	8003624 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8000e2e:	bf00      	nop
 8000e30:	bd80      	pop	{r7, pc}
 8000e32:	bf00      	nop
 8000e34:	20000364 	.word	0x20000364

08000e38 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 8000e38:	b580      	push	{r7, lr}
 8000e3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8000e3c:	4802      	ldr	r0, [pc, #8]	@ (8000e48 <USART3_IRQHandler+0x10>)
 8000e3e:	f002 fbf1 	bl	8003624 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 8000e42:	bf00      	nop
 8000e44:	bd80      	pop	{r7, pc}
 8000e46:	bf00      	nop
 8000e48:	200003ac 	.word	0x200003ac

08000e4c <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8000e4c:	b580      	push	{r7, lr}
 8000e4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(B1_Pin);
 8000e50:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 8000e54:	f001 f9a8 	bl	80021a8 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8000e58:	bf00      	nop
 8000e5a:	bd80      	pop	{r7, pc}

08000e5c <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000e5c:	b580      	push	{r7, lr}
 8000e5e:	b086      	sub	sp, #24
 8000e60:	af00      	add	r7, sp, #0
 8000e62:	60f8      	str	r0, [r7, #12]
 8000e64:	60b9      	str	r1, [r7, #8]
 8000e66:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000e68:	2300      	movs	r3, #0
 8000e6a:	617b      	str	r3, [r7, #20]
 8000e6c:	e00a      	b.n	8000e84 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8000e6e:	f3af 8000 	nop.w
 8000e72:	4601      	mov	r1, r0
 8000e74:	68bb      	ldr	r3, [r7, #8]
 8000e76:	1c5a      	adds	r2, r3, #1
 8000e78:	60ba      	str	r2, [r7, #8]
 8000e7a:	b2ca      	uxtb	r2, r1
 8000e7c:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000e7e:	697b      	ldr	r3, [r7, #20]
 8000e80:	3301      	adds	r3, #1
 8000e82:	617b      	str	r3, [r7, #20]
 8000e84:	697a      	ldr	r2, [r7, #20]
 8000e86:	687b      	ldr	r3, [r7, #4]
 8000e88:	429a      	cmp	r2, r3
 8000e8a:	dbf0      	blt.n	8000e6e <_read+0x12>
  }

  return len;
 8000e8c:	687b      	ldr	r3, [r7, #4]
}
 8000e8e:	4618      	mov	r0, r3
 8000e90:	3718      	adds	r7, #24
 8000e92:	46bd      	mov	sp, r7
 8000e94:	bd80      	pop	{r7, pc}

08000e96 <_close>:
  }
  return len;
}

int _close(int file)
{
 8000e96:	b480      	push	{r7}
 8000e98:	b083      	sub	sp, #12
 8000e9a:	af00      	add	r7, sp, #0
 8000e9c:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8000e9e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000ea2:	4618      	mov	r0, r3
 8000ea4:	370c      	adds	r7, #12
 8000ea6:	46bd      	mov	sp, r7
 8000ea8:	bc80      	pop	{r7}
 8000eaa:	4770      	bx	lr

08000eac <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000eac:	b480      	push	{r7}
 8000eae:	b083      	sub	sp, #12
 8000eb0:	af00      	add	r7, sp, #0
 8000eb2:	6078      	str	r0, [r7, #4]
 8000eb4:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8000eb6:	683b      	ldr	r3, [r7, #0]
 8000eb8:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8000ebc:	605a      	str	r2, [r3, #4]
  return 0;
 8000ebe:	2300      	movs	r3, #0
}
 8000ec0:	4618      	mov	r0, r3
 8000ec2:	370c      	adds	r7, #12
 8000ec4:	46bd      	mov	sp, r7
 8000ec6:	bc80      	pop	{r7}
 8000ec8:	4770      	bx	lr

08000eca <_isatty>:

int _isatty(int file)
{
 8000eca:	b480      	push	{r7}
 8000ecc:	b083      	sub	sp, #12
 8000ece:	af00      	add	r7, sp, #0
 8000ed0:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8000ed2:	2301      	movs	r3, #1
}
 8000ed4:	4618      	mov	r0, r3
 8000ed6:	370c      	adds	r7, #12
 8000ed8:	46bd      	mov	sp, r7
 8000eda:	bc80      	pop	{r7}
 8000edc:	4770      	bx	lr

08000ede <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000ede:	b480      	push	{r7}
 8000ee0:	b085      	sub	sp, #20
 8000ee2:	af00      	add	r7, sp, #0
 8000ee4:	60f8      	str	r0, [r7, #12]
 8000ee6:	60b9      	str	r1, [r7, #8]
 8000ee8:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8000eea:	2300      	movs	r3, #0
}
 8000eec:	4618      	mov	r0, r3
 8000eee:	3714      	adds	r7, #20
 8000ef0:	46bd      	mov	sp, r7
 8000ef2:	bc80      	pop	{r7}
 8000ef4:	4770      	bx	lr
	...

08000ef8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000ef8:	b580      	push	{r7, lr}
 8000efa:	b086      	sub	sp, #24
 8000efc:	af00      	add	r7, sp, #0
 8000efe:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000f00:	4a14      	ldr	r2, [pc, #80]	@ (8000f54 <_sbrk+0x5c>)
 8000f02:	4b15      	ldr	r3, [pc, #84]	@ (8000f58 <_sbrk+0x60>)
 8000f04:	1ad3      	subs	r3, r2, r3
 8000f06:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000f08:	697b      	ldr	r3, [r7, #20]
 8000f0a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000f0c:	4b13      	ldr	r3, [pc, #76]	@ (8000f5c <_sbrk+0x64>)
 8000f0e:	681b      	ldr	r3, [r3, #0]
 8000f10:	2b00      	cmp	r3, #0
 8000f12:	d102      	bne.n	8000f1a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000f14:	4b11      	ldr	r3, [pc, #68]	@ (8000f5c <_sbrk+0x64>)
 8000f16:	4a12      	ldr	r2, [pc, #72]	@ (8000f60 <_sbrk+0x68>)
 8000f18:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000f1a:	4b10      	ldr	r3, [pc, #64]	@ (8000f5c <_sbrk+0x64>)
 8000f1c:	681a      	ldr	r2, [r3, #0]
 8000f1e:	687b      	ldr	r3, [r7, #4]
 8000f20:	4413      	add	r3, r2
 8000f22:	693a      	ldr	r2, [r7, #16]
 8000f24:	429a      	cmp	r2, r3
 8000f26:	d207      	bcs.n	8000f38 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000f28:	f003 fb5c 	bl	80045e4 <__errno>
 8000f2c:	4603      	mov	r3, r0
 8000f2e:	220c      	movs	r2, #12
 8000f30:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000f32:	f04f 33ff 	mov.w	r3, #4294967295
 8000f36:	e009      	b.n	8000f4c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000f38:	4b08      	ldr	r3, [pc, #32]	@ (8000f5c <_sbrk+0x64>)
 8000f3a:	681b      	ldr	r3, [r3, #0]
 8000f3c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000f3e:	4b07      	ldr	r3, [pc, #28]	@ (8000f5c <_sbrk+0x64>)
 8000f40:	681a      	ldr	r2, [r3, #0]
 8000f42:	687b      	ldr	r3, [r7, #4]
 8000f44:	4413      	add	r3, r2
 8000f46:	4a05      	ldr	r2, [pc, #20]	@ (8000f5c <_sbrk+0x64>)
 8000f48:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000f4a:	68fb      	ldr	r3, [r7, #12]
}
 8000f4c:	4618      	mov	r0, r3
 8000f4e:	3718      	adds	r7, #24
 8000f50:	46bd      	mov	sp, r7
 8000f52:	bd80      	pop	{r7, pc}
 8000f54:	20005000 	.word	0x20005000
 8000f58:	00000400 	.word	0x00000400
 8000f5c:	200002d0 	.word	0x200002d0
 8000f60:	20000548 	.word	0x20000548

08000f64 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000f64:	b480      	push	{r7}
 8000f66:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000f68:	bf00      	nop
 8000f6a:	46bd      	mov	sp, r7
 8000f6c:	bc80      	pop	{r7}
 8000f6e:	4770      	bx	lr

08000f70 <MX_TIM2_Init>:

TIM_HandleTypeDef htim2;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8000f70:	b580      	push	{r7, lr}
 8000f72:	b08c      	sub	sp, #48	@ 0x30
 8000f74:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000f76:	f107 0320 	add.w	r3, r7, #32
 8000f7a:	2200      	movs	r2, #0
 8000f7c:	601a      	str	r2, [r3, #0]
 8000f7e:	605a      	str	r2, [r3, #4]
 8000f80:	609a      	str	r2, [r3, #8]
 8000f82:	60da      	str	r2, [r3, #12]
  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 8000f84:	f107 030c 	add.w	r3, r7, #12
 8000f88:	2200      	movs	r2, #0
 8000f8a:	601a      	str	r2, [r3, #0]
 8000f8c:	605a      	str	r2, [r3, #4]
 8000f8e:	609a      	str	r2, [r3, #8]
 8000f90:	60da      	str	r2, [r3, #12]
 8000f92:	611a      	str	r2, [r3, #16]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000f94:	1d3b      	adds	r3, r7, #4
 8000f96:	2200      	movs	r2, #0
 8000f98:	601a      	str	r2, [r3, #0]
 8000f9a:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8000f9c:	4b25      	ldr	r3, [pc, #148]	@ (8001034 <MX_TIM2_Init+0xc4>)
 8000f9e:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8000fa2:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 7200 -1;
 8000fa4:	4b23      	ldr	r3, [pc, #140]	@ (8001034 <MX_TIM2_Init+0xc4>)
 8000fa6:	f641 421f 	movw	r2, #7199	@ 0x1c1f
 8000faa:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000fac:	4b21      	ldr	r3, [pc, #132]	@ (8001034 <MX_TIM2_Init+0xc4>)
 8000fae:	2200      	movs	r2, #0
 8000fb0:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 50 - 1;
 8000fb2:	4b20      	ldr	r3, [pc, #128]	@ (8001034 <MX_TIM2_Init+0xc4>)
 8000fb4:	2231      	movs	r2, #49	@ 0x31
 8000fb6:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV2;
 8000fb8:	4b1e      	ldr	r3, [pc, #120]	@ (8001034 <MX_TIM2_Init+0xc4>)
 8000fba:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8000fbe:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000fc0:	4b1c      	ldr	r3, [pc, #112]	@ (8001034 <MX_TIM2_Init+0xc4>)
 8000fc2:	2200      	movs	r2, #0
 8000fc4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8000fc6:	481b      	ldr	r0, [pc, #108]	@ (8001034 <MX_TIM2_Init+0xc4>)
 8000fc8:	f001 fe8c 	bl	8002ce4 <HAL_TIM_Base_Init>
 8000fcc:	4603      	mov	r3, r0
 8000fce:	2b00      	cmp	r3, #0
 8000fd0:	d001      	beq.n	8000fd6 <MX_TIM2_Init+0x66>
  {
    Error_Handler();
 8000fd2:	f7ff fe37 	bl	8000c44 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000fd6:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000fda:	623b      	str	r3, [r7, #32]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8000fdc:	f107 0320 	add.w	r3, r7, #32
 8000fe0:	4619      	mov	r1, r3
 8000fe2:	4814      	ldr	r0, [pc, #80]	@ (8001034 <MX_TIM2_Init+0xc4>)
 8000fe4:	f001 ff20 	bl	8002e28 <HAL_TIM_ConfigClockSource>
 8000fe8:	4603      	mov	r3, r0
 8000fea:	2b00      	cmp	r3, #0
 8000fec:	d001      	beq.n	8000ff2 <MX_TIM2_Init+0x82>
  {
    Error_Handler();
 8000fee:	f7ff fe29 	bl	8000c44 <Error_Handler>
  }
  sSlaveConfig.SlaveMode = TIM_SLAVEMODE_DISABLE;
 8000ff2:	2300      	movs	r3, #0
 8000ff4:	60fb      	str	r3, [r7, #12]
  sSlaveConfig.InputTrigger = TIM_TS_ITR2;
 8000ff6:	2320      	movs	r3, #32
 8000ff8:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_SlaveConfigSynchro(&htim2, &sSlaveConfig) != HAL_OK)
 8000ffa:	f107 030c 	add.w	r3, r7, #12
 8000ffe:	4619      	mov	r1, r3
 8001000:	480c      	ldr	r0, [pc, #48]	@ (8001034 <MX_TIM2_Init+0xc4>)
 8001002:	f001 ffd8 	bl	8002fb6 <HAL_TIM_SlaveConfigSynchro>
 8001006:	4603      	mov	r3, r0
 8001008:	2b00      	cmp	r3, #0
 800100a:	d001      	beq.n	8001010 <MX_TIM2_Init+0xa0>
  {
    Error_Handler();
 800100c:	f7ff fe1a 	bl	8000c44 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001010:	2300      	movs	r3, #0
 8001012:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001014:	2300      	movs	r3, #0
 8001016:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001018:	1d3b      	adds	r3, r7, #4
 800101a:	4619      	mov	r1, r3
 800101c:	4805      	ldr	r0, [pc, #20]	@ (8001034 <MX_TIM2_Init+0xc4>)
 800101e:	f002 f9a3 	bl	8003368 <HAL_TIMEx_MasterConfigSynchronization>
 8001022:	4603      	mov	r3, r0
 8001024:	2b00      	cmp	r3, #0
 8001026:	d001      	beq.n	800102c <MX_TIM2_Init+0xbc>
  {
    Error_Handler();
 8001028:	f7ff fe0c 	bl	8000c44 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 800102c:	bf00      	nop
 800102e:	3730      	adds	r7, #48	@ 0x30
 8001030:	46bd      	mov	sp, r7
 8001032:	bd80      	pop	{r7, pc}
 8001034:	200002d4 	.word	0x200002d4

08001038 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8001038:	b480      	push	{r7}
 800103a:	b085      	sub	sp, #20
 800103c:	af00      	add	r7, sp, #0
 800103e:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM2)
 8001040:	687b      	ldr	r3, [r7, #4]
 8001042:	681b      	ldr	r3, [r3, #0]
 8001044:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001048:	d10b      	bne.n	8001062 <HAL_TIM_Base_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800104a:	4b08      	ldr	r3, [pc, #32]	@ (800106c <HAL_TIM_Base_MspInit+0x34>)
 800104c:	69db      	ldr	r3, [r3, #28]
 800104e:	4a07      	ldr	r2, [pc, #28]	@ (800106c <HAL_TIM_Base_MspInit+0x34>)
 8001050:	f043 0301 	orr.w	r3, r3, #1
 8001054:	61d3      	str	r3, [r2, #28]
 8001056:	4b05      	ldr	r3, [pc, #20]	@ (800106c <HAL_TIM_Base_MspInit+0x34>)
 8001058:	69db      	ldr	r3, [r3, #28]
 800105a:	f003 0301 	and.w	r3, r3, #1
 800105e:	60fb      	str	r3, [r7, #12]
 8001060:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
}
 8001062:	bf00      	nop
 8001064:	3714      	adds	r7, #20
 8001066:	46bd      	mov	sp, r7
 8001068:	bc80      	pop	{r7}
 800106a:	4770      	bx	lr
 800106c:	40021000 	.word	0x40021000

08001070 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart3;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8001070:	b580      	push	{r7, lr}
 8001072:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001074:	4b11      	ldr	r3, [pc, #68]	@ (80010bc <MX_USART1_UART_Init+0x4c>)
 8001076:	4a12      	ldr	r2, [pc, #72]	@ (80010c0 <MX_USART1_UART_Init+0x50>)
 8001078:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 800107a:	4b10      	ldr	r3, [pc, #64]	@ (80010bc <MX_USART1_UART_Init+0x4c>)
 800107c:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 8001080:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001082:	4b0e      	ldr	r3, [pc, #56]	@ (80010bc <MX_USART1_UART_Init+0x4c>)
 8001084:	2200      	movs	r2, #0
 8001086:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001088:	4b0c      	ldr	r3, [pc, #48]	@ (80010bc <MX_USART1_UART_Init+0x4c>)
 800108a:	2200      	movs	r2, #0
 800108c:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800108e:	4b0b      	ldr	r3, [pc, #44]	@ (80010bc <MX_USART1_UART_Init+0x4c>)
 8001090:	2200      	movs	r2, #0
 8001092:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001094:	4b09      	ldr	r3, [pc, #36]	@ (80010bc <MX_USART1_UART_Init+0x4c>)
 8001096:	220c      	movs	r2, #12
 8001098:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800109a:	4b08      	ldr	r3, [pc, #32]	@ (80010bc <MX_USART1_UART_Init+0x4c>)
 800109c:	2200      	movs	r2, #0
 800109e:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80010a0:	4b06      	ldr	r3, [pc, #24]	@ (80010bc <MX_USART1_UART_Init+0x4c>)
 80010a2:	2200      	movs	r2, #0
 80010a4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80010a6:	4805      	ldr	r0, [pc, #20]	@ (80010bc <MX_USART1_UART_Init+0x4c>)
 80010a8:	f002 f9bc 	bl	8003424 <HAL_UART_Init>
 80010ac:	4603      	mov	r3, r0
 80010ae:	2b00      	cmp	r3, #0
 80010b0:	d001      	beq.n	80010b6 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 80010b2:	f7ff fdc7 	bl	8000c44 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80010b6:	bf00      	nop
 80010b8:	bd80      	pop	{r7, pc}
 80010ba:	bf00      	nop
 80010bc:	2000031c 	.word	0x2000031c
 80010c0:	40013800 	.word	0x40013800

080010c4 <MX_USART2_UART_Init>:
/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 80010c4:	b580      	push	{r7, lr}
 80010c6:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80010c8:	4b11      	ldr	r3, [pc, #68]	@ (8001110 <MX_USART2_UART_Init+0x4c>)
 80010ca:	4a12      	ldr	r2, [pc, #72]	@ (8001114 <MX_USART2_UART_Init+0x50>)
 80010cc:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 9600;
 80010ce:	4b10      	ldr	r3, [pc, #64]	@ (8001110 <MX_USART2_UART_Init+0x4c>)
 80010d0:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 80010d4:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80010d6:	4b0e      	ldr	r3, [pc, #56]	@ (8001110 <MX_USART2_UART_Init+0x4c>)
 80010d8:	2200      	movs	r2, #0
 80010da:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80010dc:	4b0c      	ldr	r3, [pc, #48]	@ (8001110 <MX_USART2_UART_Init+0x4c>)
 80010de:	2200      	movs	r2, #0
 80010e0:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80010e2:	4b0b      	ldr	r3, [pc, #44]	@ (8001110 <MX_USART2_UART_Init+0x4c>)
 80010e4:	2200      	movs	r2, #0
 80010e6:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80010e8:	4b09      	ldr	r3, [pc, #36]	@ (8001110 <MX_USART2_UART_Init+0x4c>)
 80010ea:	220c      	movs	r2, #12
 80010ec:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80010ee:	4b08      	ldr	r3, [pc, #32]	@ (8001110 <MX_USART2_UART_Init+0x4c>)
 80010f0:	2200      	movs	r2, #0
 80010f2:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80010f4:	4b06      	ldr	r3, [pc, #24]	@ (8001110 <MX_USART2_UART_Init+0x4c>)
 80010f6:	2200      	movs	r2, #0
 80010f8:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80010fa:	4805      	ldr	r0, [pc, #20]	@ (8001110 <MX_USART2_UART_Init+0x4c>)
 80010fc:	f002 f992 	bl	8003424 <HAL_UART_Init>
 8001100:	4603      	mov	r3, r0
 8001102:	2b00      	cmp	r3, #0
 8001104:	d001      	beq.n	800110a <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8001106:	f7ff fd9d 	bl	8000c44 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800110a:	bf00      	nop
 800110c:	bd80      	pop	{r7, pc}
 800110e:	bf00      	nop
 8001110:	20000364 	.word	0x20000364
 8001114:	40004400 	.word	0x40004400

08001118 <MX_USART3_UART_Init>:
/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 8001118:	b580      	push	{r7, lr}
 800111a:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 800111c:	4b11      	ldr	r3, [pc, #68]	@ (8001164 <MX_USART3_UART_Init+0x4c>)
 800111e:	4a12      	ldr	r2, [pc, #72]	@ (8001168 <MX_USART3_UART_Init+0x50>)
 8001120:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 9600;
 8001122:	4b10      	ldr	r3, [pc, #64]	@ (8001164 <MX_USART3_UART_Init+0x4c>)
 8001124:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 8001128:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 800112a:	4b0e      	ldr	r3, [pc, #56]	@ (8001164 <MX_USART3_UART_Init+0x4c>)
 800112c:	2200      	movs	r2, #0
 800112e:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8001130:	4b0c      	ldr	r3, [pc, #48]	@ (8001164 <MX_USART3_UART_Init+0x4c>)
 8001132:	2200      	movs	r2, #0
 8001134:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8001136:	4b0b      	ldr	r3, [pc, #44]	@ (8001164 <MX_USART3_UART_Init+0x4c>)
 8001138:	2200      	movs	r2, #0
 800113a:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 800113c:	4b09      	ldr	r3, [pc, #36]	@ (8001164 <MX_USART3_UART_Init+0x4c>)
 800113e:	220c      	movs	r2, #12
 8001140:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001142:	4b08      	ldr	r3, [pc, #32]	@ (8001164 <MX_USART3_UART_Init+0x4c>)
 8001144:	2200      	movs	r2, #0
 8001146:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8001148:	4b06      	ldr	r3, [pc, #24]	@ (8001164 <MX_USART3_UART_Init+0x4c>)
 800114a:	2200      	movs	r2, #0
 800114c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 800114e:	4805      	ldr	r0, [pc, #20]	@ (8001164 <MX_USART3_UART_Init+0x4c>)
 8001150:	f002 f968 	bl	8003424 <HAL_UART_Init>
 8001154:	4603      	mov	r3, r0
 8001156:	2b00      	cmp	r3, #0
 8001158:	d001      	beq.n	800115e <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 800115a:	f7ff fd73 	bl	8000c44 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 800115e:	bf00      	nop
 8001160:	bd80      	pop	{r7, pc}
 8001162:	bf00      	nop
 8001164:	200003ac 	.word	0x200003ac
 8001168:	40004800 	.word	0x40004800

0800116c <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 800116c:	b580      	push	{r7, lr}
 800116e:	b08c      	sub	sp, #48	@ 0x30
 8001170:	af00      	add	r7, sp, #0
 8001172:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001174:	f107 0320 	add.w	r3, r7, #32
 8001178:	2200      	movs	r2, #0
 800117a:	601a      	str	r2, [r3, #0]
 800117c:	605a      	str	r2, [r3, #4]
 800117e:	609a      	str	r2, [r3, #8]
 8001180:	60da      	str	r2, [r3, #12]
  if(uartHandle->Instance==USART1)
 8001182:	687b      	ldr	r3, [r7, #4]
 8001184:	681b      	ldr	r3, [r3, #0]
 8001186:	4a59      	ldr	r2, [pc, #356]	@ (80012ec <HAL_UART_MspInit+0x180>)
 8001188:	4293      	cmp	r3, r2
 800118a:	d13a      	bne.n	8001202 <HAL_UART_MspInit+0x96>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 800118c:	4b58      	ldr	r3, [pc, #352]	@ (80012f0 <HAL_UART_MspInit+0x184>)
 800118e:	699b      	ldr	r3, [r3, #24]
 8001190:	4a57      	ldr	r2, [pc, #348]	@ (80012f0 <HAL_UART_MspInit+0x184>)
 8001192:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001196:	6193      	str	r3, [r2, #24]
 8001198:	4b55      	ldr	r3, [pc, #340]	@ (80012f0 <HAL_UART_MspInit+0x184>)
 800119a:	699b      	ldr	r3, [r3, #24]
 800119c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80011a0:	61fb      	str	r3, [r7, #28]
 80011a2:	69fb      	ldr	r3, [r7, #28]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80011a4:	4b52      	ldr	r3, [pc, #328]	@ (80012f0 <HAL_UART_MspInit+0x184>)
 80011a6:	699b      	ldr	r3, [r3, #24]
 80011a8:	4a51      	ldr	r2, [pc, #324]	@ (80012f0 <HAL_UART_MspInit+0x184>)
 80011aa:	f043 0304 	orr.w	r3, r3, #4
 80011ae:	6193      	str	r3, [r2, #24]
 80011b0:	4b4f      	ldr	r3, [pc, #316]	@ (80012f0 <HAL_UART_MspInit+0x184>)
 80011b2:	699b      	ldr	r3, [r3, #24]
 80011b4:	f003 0304 	and.w	r3, r3, #4
 80011b8:	61bb      	str	r3, [r7, #24]
 80011ba:	69bb      	ldr	r3, [r7, #24]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 80011bc:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80011c0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80011c2:	2302      	movs	r3, #2
 80011c4:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80011c6:	2303      	movs	r3, #3
 80011c8:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80011ca:	f107 0320 	add.w	r3, r7, #32
 80011ce:	4619      	mov	r1, r3
 80011d0:	4848      	ldr	r0, [pc, #288]	@ (80012f4 <HAL_UART_MspInit+0x188>)
 80011d2:	f000 fe1d 	bl	8001e10 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 80011d6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80011da:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80011dc:	2300      	movs	r3, #0
 80011de:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011e0:	2300      	movs	r3, #0
 80011e2:	62bb      	str	r3, [r7, #40]	@ 0x28
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80011e4:	f107 0320 	add.w	r3, r7, #32
 80011e8:	4619      	mov	r1, r3
 80011ea:	4842      	ldr	r0, [pc, #264]	@ (80012f4 <HAL_UART_MspInit+0x188>)
 80011ec:	f000 fe10 	bl	8001e10 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 80011f0:	2200      	movs	r2, #0
 80011f2:	2100      	movs	r1, #0
 80011f4:	2025      	movs	r0, #37	@ 0x25
 80011f6:	f000 fd22 	bl	8001c3e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 80011fa:	2025      	movs	r0, #37	@ 0x25
 80011fc:	f000 fd3b 	bl	8001c76 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 8001200:	e070      	b.n	80012e4 <HAL_UART_MspInit+0x178>
  else if(uartHandle->Instance==USART2)
 8001202:	687b      	ldr	r3, [r7, #4]
 8001204:	681b      	ldr	r3, [r3, #0]
 8001206:	4a3c      	ldr	r2, [pc, #240]	@ (80012f8 <HAL_UART_MspInit+0x18c>)
 8001208:	4293      	cmp	r3, r2
 800120a:	d12c      	bne.n	8001266 <HAL_UART_MspInit+0xfa>
    __HAL_RCC_USART2_CLK_ENABLE();
 800120c:	4b38      	ldr	r3, [pc, #224]	@ (80012f0 <HAL_UART_MspInit+0x184>)
 800120e:	69db      	ldr	r3, [r3, #28]
 8001210:	4a37      	ldr	r2, [pc, #220]	@ (80012f0 <HAL_UART_MspInit+0x184>)
 8001212:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001216:	61d3      	str	r3, [r2, #28]
 8001218:	4b35      	ldr	r3, [pc, #212]	@ (80012f0 <HAL_UART_MspInit+0x184>)
 800121a:	69db      	ldr	r3, [r3, #28]
 800121c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001220:	617b      	str	r3, [r7, #20]
 8001222:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001224:	4b32      	ldr	r3, [pc, #200]	@ (80012f0 <HAL_UART_MspInit+0x184>)
 8001226:	699b      	ldr	r3, [r3, #24]
 8001228:	4a31      	ldr	r2, [pc, #196]	@ (80012f0 <HAL_UART_MspInit+0x184>)
 800122a:	f043 0304 	orr.w	r3, r3, #4
 800122e:	6193      	str	r3, [r2, #24]
 8001230:	4b2f      	ldr	r3, [pc, #188]	@ (80012f0 <HAL_UART_MspInit+0x184>)
 8001232:	699b      	ldr	r3, [r3, #24]
 8001234:	f003 0304 	and.w	r3, r3, #4
 8001238:	613b      	str	r3, [r7, #16]
 800123a:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 800123c:	230c      	movs	r3, #12
 800123e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001240:	2302      	movs	r3, #2
 8001242:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001244:	2302      	movs	r3, #2
 8001246:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001248:	f107 0320 	add.w	r3, r7, #32
 800124c:	4619      	mov	r1, r3
 800124e:	4829      	ldr	r0, [pc, #164]	@ (80012f4 <HAL_UART_MspInit+0x188>)
 8001250:	f000 fdde 	bl	8001e10 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8001254:	2200      	movs	r2, #0
 8001256:	2100      	movs	r1, #0
 8001258:	2026      	movs	r0, #38	@ 0x26
 800125a:	f000 fcf0 	bl	8001c3e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 800125e:	2026      	movs	r0, #38	@ 0x26
 8001260:	f000 fd09 	bl	8001c76 <HAL_NVIC_EnableIRQ>
}
 8001264:	e03e      	b.n	80012e4 <HAL_UART_MspInit+0x178>
  else if(uartHandle->Instance==USART3)
 8001266:	687b      	ldr	r3, [r7, #4]
 8001268:	681b      	ldr	r3, [r3, #0]
 800126a:	4a24      	ldr	r2, [pc, #144]	@ (80012fc <HAL_UART_MspInit+0x190>)
 800126c:	4293      	cmp	r3, r2
 800126e:	d139      	bne.n	80012e4 <HAL_UART_MspInit+0x178>
    __HAL_RCC_USART3_CLK_ENABLE();
 8001270:	4b1f      	ldr	r3, [pc, #124]	@ (80012f0 <HAL_UART_MspInit+0x184>)
 8001272:	69db      	ldr	r3, [r3, #28]
 8001274:	4a1e      	ldr	r2, [pc, #120]	@ (80012f0 <HAL_UART_MspInit+0x184>)
 8001276:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800127a:	61d3      	str	r3, [r2, #28]
 800127c:	4b1c      	ldr	r3, [pc, #112]	@ (80012f0 <HAL_UART_MspInit+0x184>)
 800127e:	69db      	ldr	r3, [r3, #28]
 8001280:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001284:	60fb      	str	r3, [r7, #12]
 8001286:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001288:	4b19      	ldr	r3, [pc, #100]	@ (80012f0 <HAL_UART_MspInit+0x184>)
 800128a:	699b      	ldr	r3, [r3, #24]
 800128c:	4a18      	ldr	r2, [pc, #96]	@ (80012f0 <HAL_UART_MspInit+0x184>)
 800128e:	f043 0308 	orr.w	r3, r3, #8
 8001292:	6193      	str	r3, [r2, #24]
 8001294:	4b16      	ldr	r3, [pc, #88]	@ (80012f0 <HAL_UART_MspInit+0x184>)
 8001296:	699b      	ldr	r3, [r3, #24]
 8001298:	f003 0308 	and.w	r3, r3, #8
 800129c:	60bb      	str	r3, [r7, #8]
 800129e:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 80012a0:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80012a4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80012a6:	2302      	movs	r3, #2
 80012a8:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80012aa:	2303      	movs	r3, #3
 80012ac:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80012ae:	f107 0320 	add.w	r3, r7, #32
 80012b2:	4619      	mov	r1, r3
 80012b4:	4812      	ldr	r0, [pc, #72]	@ (8001300 <HAL_UART_MspInit+0x194>)
 80012b6:	f000 fdab 	bl	8001e10 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 80012ba:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 80012be:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80012c0:	2300      	movs	r3, #0
 80012c2:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012c4:	2300      	movs	r3, #0
 80012c6:	62bb      	str	r3, [r7, #40]	@ 0x28
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80012c8:	f107 0320 	add.w	r3, r7, #32
 80012cc:	4619      	mov	r1, r3
 80012ce:	480c      	ldr	r0, [pc, #48]	@ (8001300 <HAL_UART_MspInit+0x194>)
 80012d0:	f000 fd9e 	bl	8001e10 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 80012d4:	2200      	movs	r2, #0
 80012d6:	2100      	movs	r1, #0
 80012d8:	2027      	movs	r0, #39	@ 0x27
 80012da:	f000 fcb0 	bl	8001c3e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 80012de:	2027      	movs	r0, #39	@ 0x27
 80012e0:	f000 fcc9 	bl	8001c76 <HAL_NVIC_EnableIRQ>
}
 80012e4:	bf00      	nop
 80012e6:	3730      	adds	r7, #48	@ 0x30
 80012e8:	46bd      	mov	sp, r7
 80012ea:	bd80      	pop	{r7, pc}
 80012ec:	40013800 	.word	0x40013800
 80012f0:	40021000 	.word	0x40021000
 80012f4:	40010800 	.word	0x40010800
 80012f8:	40004400 	.word	0x40004400
 80012fc:	40004800 	.word	0x40004800
 8001300:	40010c00 	.word	0x40010c00

08001304 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001304:	f7ff fe2e 	bl	8000f64 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001308:	480b      	ldr	r0, [pc, #44]	@ (8001338 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 800130a:	490c      	ldr	r1, [pc, #48]	@ (800133c <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 800130c:	4a0c      	ldr	r2, [pc, #48]	@ (8001340 <LoopFillZerobss+0x16>)
  movs r3, #0
 800130e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001310:	e002      	b.n	8001318 <LoopCopyDataInit>

08001312 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001312:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001314:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001316:	3304      	adds	r3, #4

08001318 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001318:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800131a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800131c:	d3f9      	bcc.n	8001312 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800131e:	4a09      	ldr	r2, [pc, #36]	@ (8001344 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8001320:	4c09      	ldr	r4, [pc, #36]	@ (8001348 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001322:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001324:	e001      	b.n	800132a <LoopFillZerobss>

08001326 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001326:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001328:	3204      	adds	r2, #4

0800132a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800132a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800132c:	d3fb      	bcc.n	8001326 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800132e:	f003 f95f 	bl	80045f0 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001332:	f7ff fb73 	bl	8000a1c <main>
  bx lr
 8001336:	4770      	bx	lr
  ldr r0, =_sdata
 8001338:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800133c:	20000068 	.word	0x20000068
  ldr r2, =_sidata
 8001340:	08005140 	.word	0x08005140
  ldr r2, =_sbss
 8001344:	20000068 	.word	0x20000068
  ldr r4, =_ebss
 8001348:	20000544 	.word	0x20000544

0800134c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 800134c:	e7fe      	b.n	800134c <ADC1_2_IRQHandler>
	...

08001350 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001350:	b580      	push	{r7, lr}
 8001352:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001354:	4b08      	ldr	r3, [pc, #32]	@ (8001378 <HAL_Init+0x28>)
 8001356:	681b      	ldr	r3, [r3, #0]
 8001358:	4a07      	ldr	r2, [pc, #28]	@ (8001378 <HAL_Init+0x28>)
 800135a:	f043 0310 	orr.w	r3, r3, #16
 800135e:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001360:	2003      	movs	r0, #3
 8001362:	f000 fc61 	bl	8001c28 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001366:	2000      	movs	r0, #0
 8001368:	f000 f808 	bl	800137c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800136c:	f7ff fcf2 	bl	8000d54 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001370:	2300      	movs	r3, #0
}
 8001372:	4618      	mov	r0, r3
 8001374:	bd80      	pop	{r7, pc}
 8001376:	bf00      	nop
 8001378:	40022000 	.word	0x40022000

0800137c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800137c:	b580      	push	{r7, lr}
 800137e:	b082      	sub	sp, #8
 8001380:	af00      	add	r7, sp, #0
 8001382:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001384:	4b12      	ldr	r3, [pc, #72]	@ (80013d0 <HAL_InitTick+0x54>)
 8001386:	681a      	ldr	r2, [r3, #0]
 8001388:	4b12      	ldr	r3, [pc, #72]	@ (80013d4 <HAL_InitTick+0x58>)
 800138a:	781b      	ldrb	r3, [r3, #0]
 800138c:	4619      	mov	r1, r3
 800138e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001392:	fbb3 f3f1 	udiv	r3, r3, r1
 8001396:	fbb2 f3f3 	udiv	r3, r2, r3
 800139a:	4618      	mov	r0, r3
 800139c:	f000 fc79 	bl	8001c92 <HAL_SYSTICK_Config>
 80013a0:	4603      	mov	r3, r0
 80013a2:	2b00      	cmp	r3, #0
 80013a4:	d001      	beq.n	80013aa <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80013a6:	2301      	movs	r3, #1
 80013a8:	e00e      	b.n	80013c8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80013aa:	687b      	ldr	r3, [r7, #4]
 80013ac:	2b0f      	cmp	r3, #15
 80013ae:	d80a      	bhi.n	80013c6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80013b0:	2200      	movs	r2, #0
 80013b2:	6879      	ldr	r1, [r7, #4]
 80013b4:	f04f 30ff 	mov.w	r0, #4294967295
 80013b8:	f000 fc41 	bl	8001c3e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80013bc:	4a06      	ldr	r2, [pc, #24]	@ (80013d8 <HAL_InitTick+0x5c>)
 80013be:	687b      	ldr	r3, [r7, #4]
 80013c0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80013c2:	2300      	movs	r3, #0
 80013c4:	e000      	b.n	80013c8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80013c6:	2301      	movs	r3, #1
}
 80013c8:	4618      	mov	r0, r3
 80013ca:	3708      	adds	r7, #8
 80013cc:	46bd      	mov	sp, r7
 80013ce:	bd80      	pop	{r7, pc}
 80013d0:	20000000 	.word	0x20000000
 80013d4:	20000008 	.word	0x20000008
 80013d8:	20000004 	.word	0x20000004

080013dc <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80013dc:	b480      	push	{r7}
 80013de:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80013e0:	4b05      	ldr	r3, [pc, #20]	@ (80013f8 <HAL_IncTick+0x1c>)
 80013e2:	781b      	ldrb	r3, [r3, #0]
 80013e4:	461a      	mov	r2, r3
 80013e6:	4b05      	ldr	r3, [pc, #20]	@ (80013fc <HAL_IncTick+0x20>)
 80013e8:	681b      	ldr	r3, [r3, #0]
 80013ea:	4413      	add	r3, r2
 80013ec:	4a03      	ldr	r2, [pc, #12]	@ (80013fc <HAL_IncTick+0x20>)
 80013ee:	6013      	str	r3, [r2, #0]
}
 80013f0:	bf00      	nop
 80013f2:	46bd      	mov	sp, r7
 80013f4:	bc80      	pop	{r7}
 80013f6:	4770      	bx	lr
 80013f8:	20000008 	.word	0x20000008
 80013fc:	200003f4 	.word	0x200003f4

08001400 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001400:	b480      	push	{r7}
 8001402:	af00      	add	r7, sp, #0
  return uwTick;
 8001404:	4b02      	ldr	r3, [pc, #8]	@ (8001410 <HAL_GetTick+0x10>)
 8001406:	681b      	ldr	r3, [r3, #0]
}
 8001408:	4618      	mov	r0, r3
 800140a:	46bd      	mov	sp, r7
 800140c:	bc80      	pop	{r7}
 800140e:	4770      	bx	lr
 8001410:	200003f4 	.word	0x200003f4

08001414 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001414:	b580      	push	{r7, lr}
 8001416:	b084      	sub	sp, #16
 8001418:	af00      	add	r7, sp, #0
 800141a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800141c:	f7ff fff0 	bl	8001400 <HAL_GetTick>
 8001420:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001422:	687b      	ldr	r3, [r7, #4]
 8001424:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001426:	68fb      	ldr	r3, [r7, #12]
 8001428:	f1b3 3fff 	cmp.w	r3, #4294967295
 800142c:	d005      	beq.n	800143a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800142e:	4b0a      	ldr	r3, [pc, #40]	@ (8001458 <HAL_Delay+0x44>)
 8001430:	781b      	ldrb	r3, [r3, #0]
 8001432:	461a      	mov	r2, r3
 8001434:	68fb      	ldr	r3, [r7, #12]
 8001436:	4413      	add	r3, r2
 8001438:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800143a:	bf00      	nop
 800143c:	f7ff ffe0 	bl	8001400 <HAL_GetTick>
 8001440:	4602      	mov	r2, r0
 8001442:	68bb      	ldr	r3, [r7, #8]
 8001444:	1ad3      	subs	r3, r2, r3
 8001446:	68fa      	ldr	r2, [r7, #12]
 8001448:	429a      	cmp	r2, r3
 800144a:	d8f7      	bhi.n	800143c <HAL_Delay+0x28>
  {
  }
}
 800144c:	bf00      	nop
 800144e:	bf00      	nop
 8001450:	3710      	adds	r7, #16
 8001452:	46bd      	mov	sp, r7
 8001454:	bd80      	pop	{r7, pc}
 8001456:	bf00      	nop
 8001458:	20000008 	.word	0x20000008

0800145c <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 800145c:	b580      	push	{r7, lr}
 800145e:	b086      	sub	sp, #24
 8001460:	af00      	add	r7, sp, #0
 8001462:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001464:	2300      	movs	r3, #0
 8001466:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 8001468:	2300      	movs	r3, #0
 800146a:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 800146c:	2300      	movs	r3, #0
 800146e:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 8001470:	2300      	movs	r3, #0
 8001472:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8001474:	687b      	ldr	r3, [r7, #4]
 8001476:	2b00      	cmp	r3, #0
 8001478:	d101      	bne.n	800147e <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 800147a:	2301      	movs	r3, #1
 800147c:	e0be      	b.n	80015fc <HAL_ADC_Init+0x1a0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 800147e:	687b      	ldr	r3, [r7, #4]
 8001480:	689b      	ldr	r3, [r3, #8]
 8001482:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8001484:	687b      	ldr	r3, [r7, #4]
 8001486:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001488:	2b00      	cmp	r3, #0
 800148a:	d109      	bne.n	80014a0 <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 800148c:	687b      	ldr	r3, [r7, #4]
 800148e:	2200      	movs	r2, #0
 8001490:	62da      	str	r2, [r3, #44]	@ 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8001492:	687b      	ldr	r3, [r7, #4]
 8001494:	2200      	movs	r2, #0
 8001496:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800149a:	6878      	ldr	r0, [r7, #4]
 800149c:	f7fe fe94 	bl	80001c8 <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 80014a0:	6878      	ldr	r0, [r7, #4]
 80014a2:	f000 fa05 	bl	80018b0 <ADC_ConversionStop_Disable>
 80014a6:	4603      	mov	r3, r0
 80014a8:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 80014aa:	687b      	ldr	r3, [r7, #4]
 80014ac:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80014ae:	f003 0310 	and.w	r3, r3, #16
 80014b2:	2b00      	cmp	r3, #0
 80014b4:	f040 8099 	bne.w	80015ea <HAL_ADC_Init+0x18e>
 80014b8:	7dfb      	ldrb	r3, [r7, #23]
 80014ba:	2b00      	cmp	r3, #0
 80014bc:	f040 8095 	bne.w	80015ea <HAL_ADC_Init+0x18e>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80014c0:	687b      	ldr	r3, [r7, #4]
 80014c2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80014c4:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 80014c8:	f023 0302 	bic.w	r3, r3, #2
 80014cc:	f043 0202 	orr.w	r2, r3, #2
 80014d0:	687b      	ldr	r3, [r7, #4]
 80014d2:	629a      	str	r2, [r3, #40]	@ 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 80014d4:	687b      	ldr	r3, [r7, #4]
 80014d6:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 80014d8:	687b      	ldr	r3, [r7, #4]
 80014da:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 80014dc:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 80014de:	687b      	ldr	r3, [r7, #4]
 80014e0:	7b1b      	ldrb	r3, [r3, #12]
 80014e2:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 80014e4:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 80014e6:	68ba      	ldr	r2, [r7, #8]
 80014e8:	4313      	orrs	r3, r2
 80014ea:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 80014ec:	687b      	ldr	r3, [r7, #4]
 80014ee:	689b      	ldr	r3, [r3, #8]
 80014f0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80014f4:	d003      	beq.n	80014fe <HAL_ADC_Init+0xa2>
 80014f6:	687b      	ldr	r3, [r7, #4]
 80014f8:	689b      	ldr	r3, [r3, #8]
 80014fa:	2b01      	cmp	r3, #1
 80014fc:	d102      	bne.n	8001504 <HAL_ADC_Init+0xa8>
 80014fe:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001502:	e000      	b.n	8001506 <HAL_ADC_Init+0xaa>
 8001504:	2300      	movs	r3, #0
 8001506:	693a      	ldr	r2, [r7, #16]
 8001508:	4313      	orrs	r3, r2
 800150a:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 800150c:	687b      	ldr	r3, [r7, #4]
 800150e:	7d1b      	ldrb	r3, [r3, #20]
 8001510:	2b01      	cmp	r3, #1
 8001512:	d119      	bne.n	8001548 <HAL_ADC_Init+0xec>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8001514:	687b      	ldr	r3, [r7, #4]
 8001516:	7b1b      	ldrb	r3, [r3, #12]
 8001518:	2b00      	cmp	r3, #0
 800151a:	d109      	bne.n	8001530 <HAL_ADC_Init+0xd4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 800151c:	687b      	ldr	r3, [r7, #4]
 800151e:	699b      	ldr	r3, [r3, #24]
 8001520:	3b01      	subs	r3, #1
 8001522:	035a      	lsls	r2, r3, #13
 8001524:	693b      	ldr	r3, [r7, #16]
 8001526:	4313      	orrs	r3, r2
 8001528:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 800152c:	613b      	str	r3, [r7, #16]
 800152e:	e00b      	b.n	8001548 <HAL_ADC_Init+0xec>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001530:	687b      	ldr	r3, [r7, #4]
 8001532:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001534:	f043 0220 	orr.w	r2, r3, #32
 8001538:	687b      	ldr	r3, [r7, #4]
 800153a:	629a      	str	r2, [r3, #40]	@ 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800153c:	687b      	ldr	r3, [r7, #4]
 800153e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001540:	f043 0201 	orr.w	r2, r3, #1
 8001544:	687b      	ldr	r3, [r7, #4]
 8001546:	62da      	str	r2, [r3, #44]	@ 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 8001548:	687b      	ldr	r3, [r7, #4]
 800154a:	681b      	ldr	r3, [r3, #0]
 800154c:	685b      	ldr	r3, [r3, #4]
 800154e:	f423 4169 	bic.w	r1, r3, #59648	@ 0xe900
 8001552:	687b      	ldr	r3, [r7, #4]
 8001554:	681b      	ldr	r3, [r3, #0]
 8001556:	693a      	ldr	r2, [r7, #16]
 8001558:	430a      	orrs	r2, r1
 800155a:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 800155c:	687b      	ldr	r3, [r7, #4]
 800155e:	681b      	ldr	r3, [r3, #0]
 8001560:	689a      	ldr	r2, [r3, #8]
 8001562:	4b28      	ldr	r3, [pc, #160]	@ (8001604 <HAL_ADC_Init+0x1a8>)
 8001564:	4013      	ands	r3, r2
 8001566:	687a      	ldr	r2, [r7, #4]
 8001568:	6812      	ldr	r2, [r2, #0]
 800156a:	68b9      	ldr	r1, [r7, #8]
 800156c:	430b      	orrs	r3, r1
 800156e:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 8001570:	687b      	ldr	r3, [r7, #4]
 8001572:	689b      	ldr	r3, [r3, #8]
 8001574:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8001578:	d003      	beq.n	8001582 <HAL_ADC_Init+0x126>
 800157a:	687b      	ldr	r3, [r7, #4]
 800157c:	689b      	ldr	r3, [r3, #8]
 800157e:	2b01      	cmp	r3, #1
 8001580:	d104      	bne.n	800158c <HAL_ADC_Init+0x130>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 8001582:	687b      	ldr	r3, [r7, #4]
 8001584:	691b      	ldr	r3, [r3, #16]
 8001586:	3b01      	subs	r3, #1
 8001588:	051b      	lsls	r3, r3, #20
 800158a:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 800158c:	687b      	ldr	r3, [r7, #4]
 800158e:	681b      	ldr	r3, [r3, #0]
 8001590:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001592:	f423 0170 	bic.w	r1, r3, #15728640	@ 0xf00000
 8001596:	687b      	ldr	r3, [r7, #4]
 8001598:	681b      	ldr	r3, [r3, #0]
 800159a:	68fa      	ldr	r2, [r7, #12]
 800159c:	430a      	orrs	r2, r1
 800159e:	62da      	str	r2, [r3, #44]	@ 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 80015a0:	687b      	ldr	r3, [r7, #4]
 80015a2:	681b      	ldr	r3, [r3, #0]
 80015a4:	689a      	ldr	r2, [r3, #8]
 80015a6:	4b18      	ldr	r3, [pc, #96]	@ (8001608 <HAL_ADC_Init+0x1ac>)
 80015a8:	4013      	ands	r3, r2
 80015aa:	68ba      	ldr	r2, [r7, #8]
 80015ac:	429a      	cmp	r2, r3
 80015ae:	d10b      	bne.n	80015c8 <HAL_ADC_Init+0x16c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 80015b0:	687b      	ldr	r3, [r7, #4]
 80015b2:	2200      	movs	r2, #0
 80015b4:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 80015b6:	687b      	ldr	r3, [r7, #4]
 80015b8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80015ba:	f023 0303 	bic.w	r3, r3, #3
 80015be:	f043 0201 	orr.w	r2, r3, #1
 80015c2:	687b      	ldr	r3, [r7, #4]
 80015c4:	629a      	str	r2, [r3, #40]	@ 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 80015c6:	e018      	b.n	80015fa <HAL_ADC_Init+0x19e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 80015c8:	687b      	ldr	r3, [r7, #4]
 80015ca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80015cc:	f023 0312 	bic.w	r3, r3, #18
 80015d0:	f043 0210 	orr.w	r2, r3, #16
 80015d4:	687b      	ldr	r3, [r7, #4]
 80015d6:	629a      	str	r2, [r3, #40]	@ 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80015d8:	687b      	ldr	r3, [r7, #4]
 80015da:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80015dc:	f043 0201 	orr.w	r2, r3, #1
 80015e0:	687b      	ldr	r3, [r7, #4]
 80015e2:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      tmp_hal_status = HAL_ERROR;
 80015e4:	2301      	movs	r3, #1
 80015e6:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 80015e8:	e007      	b.n	80015fa <HAL_ADC_Init+0x19e>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80015ea:	687b      	ldr	r3, [r7, #4]
 80015ec:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80015ee:	f043 0210 	orr.w	r2, r3, #16
 80015f2:	687b      	ldr	r3, [r7, #4]
 80015f4:	629a      	str	r2, [r3, #40]	@ 0x28
        
    tmp_hal_status = HAL_ERROR;
 80015f6:	2301      	movs	r3, #1
 80015f8:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 80015fa:	7dfb      	ldrb	r3, [r7, #23]
}
 80015fc:	4618      	mov	r0, r3
 80015fe:	3718      	adds	r7, #24
 8001600:	46bd      	mov	sp, r7
 8001602:	bd80      	pop	{r7, pc}
 8001604:	ffe1f7fd 	.word	0xffe1f7fd
 8001608:	ff1f0efe 	.word	0xff1f0efe

0800160c <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 800160c:	b480      	push	{r7}
 800160e:	b085      	sub	sp, #20
 8001610:	af00      	add	r7, sp, #0
 8001612:	6078      	str	r0, [r7, #4]
 8001614:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001616:	2300      	movs	r3, #0
 8001618:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 800161a:	2300      	movs	r3, #0
 800161c:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800161e:	687b      	ldr	r3, [r7, #4]
 8001620:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8001624:	2b01      	cmp	r3, #1
 8001626:	d101      	bne.n	800162c <HAL_ADC_ConfigChannel+0x20>
 8001628:	2302      	movs	r3, #2
 800162a:	e0dc      	b.n	80017e6 <HAL_ADC_ConfigChannel+0x1da>
 800162c:	687b      	ldr	r3, [r7, #4]
 800162e:	2201      	movs	r2, #1
 8001630:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8001634:	683b      	ldr	r3, [r7, #0]
 8001636:	685b      	ldr	r3, [r3, #4]
 8001638:	2b06      	cmp	r3, #6
 800163a:	d81c      	bhi.n	8001676 <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 800163c:	687b      	ldr	r3, [r7, #4]
 800163e:	681b      	ldr	r3, [r3, #0]
 8001640:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8001642:	683b      	ldr	r3, [r7, #0]
 8001644:	685a      	ldr	r2, [r3, #4]
 8001646:	4613      	mov	r3, r2
 8001648:	009b      	lsls	r3, r3, #2
 800164a:	4413      	add	r3, r2
 800164c:	3b05      	subs	r3, #5
 800164e:	221f      	movs	r2, #31
 8001650:	fa02 f303 	lsl.w	r3, r2, r3
 8001654:	43db      	mvns	r3, r3
 8001656:	4019      	ands	r1, r3
 8001658:	683b      	ldr	r3, [r7, #0]
 800165a:	6818      	ldr	r0, [r3, #0]
 800165c:	683b      	ldr	r3, [r7, #0]
 800165e:	685a      	ldr	r2, [r3, #4]
 8001660:	4613      	mov	r3, r2
 8001662:	009b      	lsls	r3, r3, #2
 8001664:	4413      	add	r3, r2
 8001666:	3b05      	subs	r3, #5
 8001668:	fa00 f203 	lsl.w	r2, r0, r3
 800166c:	687b      	ldr	r3, [r7, #4]
 800166e:	681b      	ldr	r3, [r3, #0]
 8001670:	430a      	orrs	r2, r1
 8001672:	635a      	str	r2, [r3, #52]	@ 0x34
 8001674:	e03c      	b.n	80016f0 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8001676:	683b      	ldr	r3, [r7, #0]
 8001678:	685b      	ldr	r3, [r3, #4]
 800167a:	2b0c      	cmp	r3, #12
 800167c:	d81c      	bhi.n	80016b8 <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 800167e:	687b      	ldr	r3, [r7, #4]
 8001680:	681b      	ldr	r3, [r3, #0]
 8001682:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8001684:	683b      	ldr	r3, [r7, #0]
 8001686:	685a      	ldr	r2, [r3, #4]
 8001688:	4613      	mov	r3, r2
 800168a:	009b      	lsls	r3, r3, #2
 800168c:	4413      	add	r3, r2
 800168e:	3b23      	subs	r3, #35	@ 0x23
 8001690:	221f      	movs	r2, #31
 8001692:	fa02 f303 	lsl.w	r3, r2, r3
 8001696:	43db      	mvns	r3, r3
 8001698:	4019      	ands	r1, r3
 800169a:	683b      	ldr	r3, [r7, #0]
 800169c:	6818      	ldr	r0, [r3, #0]
 800169e:	683b      	ldr	r3, [r7, #0]
 80016a0:	685a      	ldr	r2, [r3, #4]
 80016a2:	4613      	mov	r3, r2
 80016a4:	009b      	lsls	r3, r3, #2
 80016a6:	4413      	add	r3, r2
 80016a8:	3b23      	subs	r3, #35	@ 0x23
 80016aa:	fa00 f203 	lsl.w	r2, r0, r3
 80016ae:	687b      	ldr	r3, [r7, #4]
 80016b0:	681b      	ldr	r3, [r3, #0]
 80016b2:	430a      	orrs	r2, r1
 80016b4:	631a      	str	r2, [r3, #48]	@ 0x30
 80016b6:	e01b      	b.n	80016f0 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 80016b8:	687b      	ldr	r3, [r7, #4]
 80016ba:	681b      	ldr	r3, [r3, #0]
 80016bc:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80016be:	683b      	ldr	r3, [r7, #0]
 80016c0:	685a      	ldr	r2, [r3, #4]
 80016c2:	4613      	mov	r3, r2
 80016c4:	009b      	lsls	r3, r3, #2
 80016c6:	4413      	add	r3, r2
 80016c8:	3b41      	subs	r3, #65	@ 0x41
 80016ca:	221f      	movs	r2, #31
 80016cc:	fa02 f303 	lsl.w	r3, r2, r3
 80016d0:	43db      	mvns	r3, r3
 80016d2:	4019      	ands	r1, r3
 80016d4:	683b      	ldr	r3, [r7, #0]
 80016d6:	6818      	ldr	r0, [r3, #0]
 80016d8:	683b      	ldr	r3, [r7, #0]
 80016da:	685a      	ldr	r2, [r3, #4]
 80016dc:	4613      	mov	r3, r2
 80016de:	009b      	lsls	r3, r3, #2
 80016e0:	4413      	add	r3, r2
 80016e2:	3b41      	subs	r3, #65	@ 0x41
 80016e4:	fa00 f203 	lsl.w	r2, r0, r3
 80016e8:	687b      	ldr	r3, [r7, #4]
 80016ea:	681b      	ldr	r3, [r3, #0]
 80016ec:	430a      	orrs	r2, r1
 80016ee:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 80016f0:	683b      	ldr	r3, [r7, #0]
 80016f2:	681b      	ldr	r3, [r3, #0]
 80016f4:	2b09      	cmp	r3, #9
 80016f6:	d91c      	bls.n	8001732 <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 80016f8:	687b      	ldr	r3, [r7, #4]
 80016fa:	681b      	ldr	r3, [r3, #0]
 80016fc:	68d9      	ldr	r1, [r3, #12]
 80016fe:	683b      	ldr	r3, [r7, #0]
 8001700:	681a      	ldr	r2, [r3, #0]
 8001702:	4613      	mov	r3, r2
 8001704:	005b      	lsls	r3, r3, #1
 8001706:	4413      	add	r3, r2
 8001708:	3b1e      	subs	r3, #30
 800170a:	2207      	movs	r2, #7
 800170c:	fa02 f303 	lsl.w	r3, r2, r3
 8001710:	43db      	mvns	r3, r3
 8001712:	4019      	ands	r1, r3
 8001714:	683b      	ldr	r3, [r7, #0]
 8001716:	6898      	ldr	r0, [r3, #8]
 8001718:	683b      	ldr	r3, [r7, #0]
 800171a:	681a      	ldr	r2, [r3, #0]
 800171c:	4613      	mov	r3, r2
 800171e:	005b      	lsls	r3, r3, #1
 8001720:	4413      	add	r3, r2
 8001722:	3b1e      	subs	r3, #30
 8001724:	fa00 f203 	lsl.w	r2, r0, r3
 8001728:	687b      	ldr	r3, [r7, #4]
 800172a:	681b      	ldr	r3, [r3, #0]
 800172c:	430a      	orrs	r2, r1
 800172e:	60da      	str	r2, [r3, #12]
 8001730:	e019      	b.n	8001766 <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 8001732:	687b      	ldr	r3, [r7, #4]
 8001734:	681b      	ldr	r3, [r3, #0]
 8001736:	6919      	ldr	r1, [r3, #16]
 8001738:	683b      	ldr	r3, [r7, #0]
 800173a:	681a      	ldr	r2, [r3, #0]
 800173c:	4613      	mov	r3, r2
 800173e:	005b      	lsls	r3, r3, #1
 8001740:	4413      	add	r3, r2
 8001742:	2207      	movs	r2, #7
 8001744:	fa02 f303 	lsl.w	r3, r2, r3
 8001748:	43db      	mvns	r3, r3
 800174a:	4019      	ands	r1, r3
 800174c:	683b      	ldr	r3, [r7, #0]
 800174e:	6898      	ldr	r0, [r3, #8]
 8001750:	683b      	ldr	r3, [r7, #0]
 8001752:	681a      	ldr	r2, [r3, #0]
 8001754:	4613      	mov	r3, r2
 8001756:	005b      	lsls	r3, r3, #1
 8001758:	4413      	add	r3, r2
 800175a:	fa00 f203 	lsl.w	r2, r0, r3
 800175e:	687b      	ldr	r3, [r7, #4]
 8001760:	681b      	ldr	r3, [r3, #0]
 8001762:	430a      	orrs	r2, r1
 8001764:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8001766:	683b      	ldr	r3, [r7, #0]
 8001768:	681b      	ldr	r3, [r3, #0]
 800176a:	2b10      	cmp	r3, #16
 800176c:	d003      	beq.n	8001776 <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 800176e:	683b      	ldr	r3, [r7, #0]
 8001770:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8001772:	2b11      	cmp	r3, #17
 8001774:	d132      	bne.n	80017dc <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 8001776:	687b      	ldr	r3, [r7, #4]
 8001778:	681b      	ldr	r3, [r3, #0]
 800177a:	4a1d      	ldr	r2, [pc, #116]	@ (80017f0 <HAL_ADC_ConfigChannel+0x1e4>)
 800177c:	4293      	cmp	r3, r2
 800177e:	d125      	bne.n	80017cc <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 8001780:	687b      	ldr	r3, [r7, #4]
 8001782:	681b      	ldr	r3, [r3, #0]
 8001784:	689b      	ldr	r3, [r3, #8]
 8001786:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800178a:	2b00      	cmp	r3, #0
 800178c:	d126      	bne.n	80017dc <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 800178e:	687b      	ldr	r3, [r7, #4]
 8001790:	681b      	ldr	r3, [r3, #0]
 8001792:	689a      	ldr	r2, [r3, #8]
 8001794:	687b      	ldr	r3, [r7, #4]
 8001796:	681b      	ldr	r3, [r3, #0]
 8001798:	f442 0200 	orr.w	r2, r2, #8388608	@ 0x800000
 800179c:	609a      	str	r2, [r3, #8]
        
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800179e:	683b      	ldr	r3, [r7, #0]
 80017a0:	681b      	ldr	r3, [r3, #0]
 80017a2:	2b10      	cmp	r3, #16
 80017a4:	d11a      	bne.n	80017dc <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80017a6:	4b13      	ldr	r3, [pc, #76]	@ (80017f4 <HAL_ADC_ConfigChannel+0x1e8>)
 80017a8:	681b      	ldr	r3, [r3, #0]
 80017aa:	4a13      	ldr	r2, [pc, #76]	@ (80017f8 <HAL_ADC_ConfigChannel+0x1ec>)
 80017ac:	fba2 2303 	umull	r2, r3, r2, r3
 80017b0:	0c9a      	lsrs	r2, r3, #18
 80017b2:	4613      	mov	r3, r2
 80017b4:	009b      	lsls	r3, r3, #2
 80017b6:	4413      	add	r3, r2
 80017b8:	005b      	lsls	r3, r3, #1
 80017ba:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 80017bc:	e002      	b.n	80017c4 <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 80017be:	68bb      	ldr	r3, [r7, #8]
 80017c0:	3b01      	subs	r3, #1
 80017c2:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 80017c4:	68bb      	ldr	r3, [r7, #8]
 80017c6:	2b00      	cmp	r3, #0
 80017c8:	d1f9      	bne.n	80017be <HAL_ADC_ConfigChannel+0x1b2>
 80017ca:	e007      	b.n	80017dc <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80017cc:	687b      	ldr	r3, [r7, #4]
 80017ce:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80017d0:	f043 0220 	orr.w	r2, r3, #32
 80017d4:	687b      	ldr	r3, [r7, #4]
 80017d6:	629a      	str	r2, [r3, #40]	@ 0x28
      
      tmp_hal_status = HAL_ERROR;
 80017d8:	2301      	movs	r3, #1
 80017da:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80017dc:	687b      	ldr	r3, [r7, #4]
 80017de:	2200      	movs	r2, #0
 80017e0:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  /* Return function status */
  return tmp_hal_status;
 80017e4:	7bfb      	ldrb	r3, [r7, #15]
}
 80017e6:	4618      	mov	r0, r3
 80017e8:	3714      	adds	r7, #20
 80017ea:	46bd      	mov	sp, r7
 80017ec:	bc80      	pop	{r7}
 80017ee:	4770      	bx	lr
 80017f0:	40012400 	.word	0x40012400
 80017f4:	20000000 	.word	0x20000000
 80017f8:	431bde83 	.word	0x431bde83

080017fc <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 80017fc:	b580      	push	{r7, lr}
 80017fe:	b084      	sub	sp, #16
 8001800:	af00      	add	r7, sp, #0
 8001802:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8001804:	2300      	movs	r3, #0
 8001806:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 8001808:	2300      	movs	r3, #0
 800180a:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 800180c:	687b      	ldr	r3, [r7, #4]
 800180e:	681b      	ldr	r3, [r3, #0]
 8001810:	689b      	ldr	r3, [r3, #8]
 8001812:	f003 0301 	and.w	r3, r3, #1
 8001816:	2b01      	cmp	r3, #1
 8001818:	d040      	beq.n	800189c <ADC_Enable+0xa0>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 800181a:	687b      	ldr	r3, [r7, #4]
 800181c:	681b      	ldr	r3, [r3, #0]
 800181e:	689a      	ldr	r2, [r3, #8]
 8001820:	687b      	ldr	r3, [r7, #4]
 8001822:	681b      	ldr	r3, [r3, #0]
 8001824:	f042 0201 	orr.w	r2, r2, #1
 8001828:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 800182a:	4b1f      	ldr	r3, [pc, #124]	@ (80018a8 <ADC_Enable+0xac>)
 800182c:	681b      	ldr	r3, [r3, #0]
 800182e:	4a1f      	ldr	r2, [pc, #124]	@ (80018ac <ADC_Enable+0xb0>)
 8001830:	fba2 2303 	umull	r2, r3, r2, r3
 8001834:	0c9b      	lsrs	r3, r3, #18
 8001836:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8001838:	e002      	b.n	8001840 <ADC_Enable+0x44>
    {
      wait_loop_index--;
 800183a:	68bb      	ldr	r3, [r7, #8]
 800183c:	3b01      	subs	r3, #1
 800183e:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8001840:	68bb      	ldr	r3, [r7, #8]
 8001842:	2b00      	cmp	r3, #0
 8001844:	d1f9      	bne.n	800183a <ADC_Enable+0x3e>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();
 8001846:	f7ff fddb 	bl	8001400 <HAL_GetTick>
 800184a:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 800184c:	e01f      	b.n	800188e <ADC_Enable+0x92>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 800184e:	f7ff fdd7 	bl	8001400 <HAL_GetTick>
 8001852:	4602      	mov	r2, r0
 8001854:	68fb      	ldr	r3, [r7, #12]
 8001856:	1ad3      	subs	r3, r2, r3
 8001858:	2b02      	cmp	r3, #2
 800185a:	d918      	bls.n	800188e <ADC_Enable+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) == RESET)
 800185c:	687b      	ldr	r3, [r7, #4]
 800185e:	681b      	ldr	r3, [r3, #0]
 8001860:	689b      	ldr	r3, [r3, #8]
 8001862:	f003 0301 	and.w	r3, r3, #1
 8001866:	2b01      	cmp	r3, #1
 8001868:	d011      	beq.n	800188e <ADC_Enable+0x92>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800186a:	687b      	ldr	r3, [r7, #4]
 800186c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800186e:	f043 0210 	orr.w	r2, r3, #16
 8001872:	687b      	ldr	r3, [r7, #4]
 8001874:	629a      	str	r2, [r3, #40]	@ 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001876:	687b      	ldr	r3, [r7, #4]
 8001878:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800187a:	f043 0201 	orr.w	r2, r3, #1
 800187e:	687b      	ldr	r3, [r7, #4]
 8001880:	62da      	str	r2, [r3, #44]	@ 0x2c

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8001882:	687b      	ldr	r3, [r7, #4]
 8001884:	2200      	movs	r2, #0
 8001886:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

          return HAL_ERROR;
 800188a:	2301      	movs	r3, #1
 800188c:	e007      	b.n	800189e <ADC_Enable+0xa2>
    while(ADC_IS_ENABLE(hadc) == RESET)
 800188e:	687b      	ldr	r3, [r7, #4]
 8001890:	681b      	ldr	r3, [r3, #0]
 8001892:	689b      	ldr	r3, [r3, #8]
 8001894:	f003 0301 	and.w	r3, r3, #1
 8001898:	2b01      	cmp	r3, #1
 800189a:	d1d8      	bne.n	800184e <ADC_Enable+0x52>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 800189c:	2300      	movs	r3, #0
}
 800189e:	4618      	mov	r0, r3
 80018a0:	3710      	adds	r7, #16
 80018a2:	46bd      	mov	sp, r7
 80018a4:	bd80      	pop	{r7, pc}
 80018a6:	bf00      	nop
 80018a8:	20000000 	.word	0x20000000
 80018ac:	431bde83 	.word	0x431bde83

080018b0 <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 80018b0:	b580      	push	{r7, lr}
 80018b2:	b084      	sub	sp, #16
 80018b4:	af00      	add	r7, sp, #0
 80018b6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80018b8:	2300      	movs	r3, #0
 80018ba:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 80018bc:	687b      	ldr	r3, [r7, #4]
 80018be:	681b      	ldr	r3, [r3, #0]
 80018c0:	689b      	ldr	r3, [r3, #8]
 80018c2:	f003 0301 	and.w	r3, r3, #1
 80018c6:	2b01      	cmp	r3, #1
 80018c8:	d12e      	bne.n	8001928 <ADC_ConversionStop_Disable+0x78>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 80018ca:	687b      	ldr	r3, [r7, #4]
 80018cc:	681b      	ldr	r3, [r3, #0]
 80018ce:	689a      	ldr	r2, [r3, #8]
 80018d0:	687b      	ldr	r3, [r7, #4]
 80018d2:	681b      	ldr	r3, [r3, #0]
 80018d4:	f022 0201 	bic.w	r2, r2, #1
 80018d8:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 80018da:	f7ff fd91 	bl	8001400 <HAL_GetTick>
 80018de:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 80018e0:	e01b      	b.n	800191a <ADC_ConversionStop_Disable+0x6a>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 80018e2:	f7ff fd8d 	bl	8001400 <HAL_GetTick>
 80018e6:	4602      	mov	r2, r0
 80018e8:	68fb      	ldr	r3, [r7, #12]
 80018ea:	1ad3      	subs	r3, r2, r3
 80018ec:	2b02      	cmp	r3, #2
 80018ee:	d914      	bls.n	800191a <ADC_ConversionStop_Disable+0x6a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) != RESET)
 80018f0:	687b      	ldr	r3, [r7, #4]
 80018f2:	681b      	ldr	r3, [r3, #0]
 80018f4:	689b      	ldr	r3, [r3, #8]
 80018f6:	f003 0301 	and.w	r3, r3, #1
 80018fa:	2b01      	cmp	r3, #1
 80018fc:	d10d      	bne.n	800191a <ADC_ConversionStop_Disable+0x6a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80018fe:	687b      	ldr	r3, [r7, #4]
 8001900:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001902:	f043 0210 	orr.w	r2, r3, #16
 8001906:	687b      	ldr	r3, [r7, #4]
 8001908:	629a      	str	r2, [r3, #40]	@ 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800190a:	687b      	ldr	r3, [r7, #4]
 800190c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800190e:	f043 0201 	orr.w	r2, r3, #1
 8001912:	687b      	ldr	r3, [r7, #4]
 8001914:	62da      	str	r2, [r3, #44]	@ 0x2c

          return HAL_ERROR;
 8001916:	2301      	movs	r3, #1
 8001918:	e007      	b.n	800192a <ADC_ConversionStop_Disable+0x7a>
    while(ADC_IS_ENABLE(hadc) != RESET)
 800191a:	687b      	ldr	r3, [r7, #4]
 800191c:	681b      	ldr	r3, [r3, #0]
 800191e:	689b      	ldr	r3, [r3, #8]
 8001920:	f003 0301 	and.w	r3, r3, #1
 8001924:	2b01      	cmp	r3, #1
 8001926:	d0dc      	beq.n	80018e2 <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8001928:	2300      	movs	r3, #0
}
 800192a:	4618      	mov	r0, r3
 800192c:	3710      	adds	r7, #16
 800192e:	46bd      	mov	sp, r7
 8001930:	bd80      	pop	{r7, pc}
	...

08001934 <HAL_ADCEx_Calibration_Start>:
  *         the completion of this function.
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef* hadc)
{
 8001934:	b590      	push	{r4, r7, lr}
 8001936:	b087      	sub	sp, #28
 8001938:	af00      	add	r7, sp, #0
 800193a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800193c:	2300      	movs	r3, #0
 800193e:	75fb      	strb	r3, [r7, #23]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0U;
 8001940:	2300      	movs	r3, #0
 8001942:	60fb      	str	r3, [r7, #12]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 8001944:	687b      	ldr	r3, [r7, #4]
 8001946:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800194a:	2b01      	cmp	r3, #1
 800194c:	d101      	bne.n	8001952 <HAL_ADCEx_Calibration_Start+0x1e>
 800194e:	2302      	movs	r3, #2
 8001950:	e097      	b.n	8001a82 <HAL_ADCEx_Calibration_Start+0x14e>
 8001952:	687b      	ldr	r3, [r7, #4]
 8001954:	2201      	movs	r2, #1
 8001956:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
   /* 1. Disable ADC peripheral                                                 */
   tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 800195a:	6878      	ldr	r0, [r7, #4]
 800195c:	f7ff ffa8 	bl	80018b0 <ADC_ConversionStop_Disable>
 8001960:	4603      	mov	r3, r0
 8001962:	75fb      	strb	r3, [r7, #23]
  
   /* 2. Calibration prerequisite delay before starting the calibration.       */
   /*    - ADC must be enabled for at least two ADC clock cycles               */
   tmp_hal_status = ADC_Enable(hadc);
 8001964:	6878      	ldr	r0, [r7, #4]
 8001966:	f7ff ff49 	bl	80017fc <ADC_Enable>
 800196a:	4603      	mov	r3, r0
 800196c:	75fb      	strb	r3, [r7, #23]

   /* Check if ADC is effectively enabled */
   if (tmp_hal_status == HAL_OK)
 800196e:	7dfb      	ldrb	r3, [r7, #23]
 8001970:	2b00      	cmp	r3, #0
 8001972:	f040 8081 	bne.w	8001a78 <HAL_ADCEx_Calibration_Start+0x144>
   {
     /* Set ADC state */
     ADC_STATE_CLR_SET(hadc->State,
 8001976:	687b      	ldr	r3, [r7, #4]
 8001978:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800197a:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 800197e:	f023 0302 	bic.w	r3, r3, #2
 8001982:	f043 0202 	orr.w	r2, r3, #2
 8001986:	687b      	ldr	r3, [r7, #4]
 8001988:	629a      	str	r2, [r3, #40]	@ 0x28
    
    /* Hardware prerequisite: delay before starting the calibration.          */
    /*  - Computation of CPU clock cycles corresponding to ADC clock cycles.  */
    /*  - Wait for the expected ADC clock cycles delay */
    wait_loop_index = ((SystemCoreClock
                        / HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC))
 800198a:	4b40      	ldr	r3, [pc, #256]	@ (8001a8c <HAL_ADCEx_Calibration_Start+0x158>)
 800198c:	681c      	ldr	r4, [r3, #0]
 800198e:	2002      	movs	r0, #2
 8001990:	f001 f8f2 	bl	8002b78 <HAL_RCCEx_GetPeriphCLKFreq>
 8001994:	4603      	mov	r3, r0
 8001996:	fbb4 f3f3 	udiv	r3, r4, r3
                       * ADC_PRECALIBRATION_DELAY_ADCCLOCKCYCLES        );
 800199a:	005b      	lsls	r3, r3, #1
    wait_loop_index = ((SystemCoreClock
 800199c:	60fb      	str	r3, [r7, #12]

    while(wait_loop_index != 0U)
 800199e:	e002      	b.n	80019a6 <HAL_ADCEx_Calibration_Start+0x72>
    {
      wait_loop_index--;
 80019a0:	68fb      	ldr	r3, [r7, #12]
 80019a2:	3b01      	subs	r3, #1
 80019a4:	60fb      	str	r3, [r7, #12]
    while(wait_loop_index != 0U)
 80019a6:	68fb      	ldr	r3, [r7, #12]
 80019a8:	2b00      	cmp	r3, #0
 80019aa:	d1f9      	bne.n	80019a0 <HAL_ADCEx_Calibration_Start+0x6c>
    }

    /* 3. Resets ADC calibration registers */  
    SET_BIT(hadc->Instance->CR2, ADC_CR2_RSTCAL);
 80019ac:	687b      	ldr	r3, [r7, #4]
 80019ae:	681b      	ldr	r3, [r3, #0]
 80019b0:	689a      	ldr	r2, [r3, #8]
 80019b2:	687b      	ldr	r3, [r7, #4]
 80019b4:	681b      	ldr	r3, [r3, #0]
 80019b6:	f042 0208 	orr.w	r2, r2, #8
 80019ba:	609a      	str	r2, [r3, #8]
    
    tickstart = HAL_GetTick();  
 80019bc:	f7ff fd20 	bl	8001400 <HAL_GetTick>
 80019c0:	6138      	str	r0, [r7, #16]

    /* Wait for calibration reset completion */
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_RSTCAL))
 80019c2:	e01b      	b.n	80019fc <HAL_ADCEx_Calibration_Start+0xc8>
    {
      if((HAL_GetTick() - tickstart) > ADC_CALIBRATION_TIMEOUT)
 80019c4:	f7ff fd1c 	bl	8001400 <HAL_GetTick>
 80019c8:	4602      	mov	r2, r0
 80019ca:	693b      	ldr	r3, [r7, #16]
 80019cc:	1ad3      	subs	r3, r2, r3
 80019ce:	2b0a      	cmp	r3, #10
 80019d0:	d914      	bls.n	80019fc <HAL_ADCEx_Calibration_Start+0xc8>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_RSTCAL))
 80019d2:	687b      	ldr	r3, [r7, #4]
 80019d4:	681b      	ldr	r3, [r3, #0]
 80019d6:	689b      	ldr	r3, [r3, #8]
 80019d8:	f003 0308 	and.w	r3, r3, #8
 80019dc:	2b00      	cmp	r3, #0
 80019de:	d00d      	beq.n	80019fc <HAL_ADCEx_Calibration_Start+0xc8>
        {
          /* Update ADC state machine to error */
          ADC_STATE_CLR_SET(hadc->State,
 80019e0:	687b      	ldr	r3, [r7, #4]
 80019e2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80019e4:	f023 0312 	bic.w	r3, r3, #18
 80019e8:	f043 0210 	orr.w	r2, r3, #16
 80019ec:	687b      	ldr	r3, [r7, #4]
 80019ee:	629a      	str	r2, [r3, #40]	@ 0x28
                            HAL_ADC_STATE_BUSY_INTERNAL,
                            HAL_ADC_STATE_ERROR_INTERNAL);

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 80019f0:	687b      	ldr	r3, [r7, #4]
 80019f2:	2200      	movs	r2, #0
 80019f4:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

          return HAL_ERROR;
 80019f8:	2301      	movs	r3, #1
 80019fa:	e042      	b.n	8001a82 <HAL_ADCEx_Calibration_Start+0x14e>
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_RSTCAL))
 80019fc:	687b      	ldr	r3, [r7, #4]
 80019fe:	681b      	ldr	r3, [r3, #0]
 8001a00:	689b      	ldr	r3, [r3, #8]
 8001a02:	f003 0308 	and.w	r3, r3, #8
 8001a06:	2b00      	cmp	r3, #0
 8001a08:	d1dc      	bne.n	80019c4 <HAL_ADCEx_Calibration_Start+0x90>
        }
      }
    }
    
    /* 4. Start ADC calibration */
    SET_BIT(hadc->Instance->CR2, ADC_CR2_CAL);
 8001a0a:	687b      	ldr	r3, [r7, #4]
 8001a0c:	681b      	ldr	r3, [r3, #0]
 8001a0e:	689a      	ldr	r2, [r3, #8]
 8001a10:	687b      	ldr	r3, [r7, #4]
 8001a12:	681b      	ldr	r3, [r3, #0]
 8001a14:	f042 0204 	orr.w	r2, r2, #4
 8001a18:	609a      	str	r2, [r3, #8]
    
    tickstart = HAL_GetTick();  
 8001a1a:	f7ff fcf1 	bl	8001400 <HAL_GetTick>
 8001a1e:	6138      	str	r0, [r7, #16]

    /* Wait for calibration completion */
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_CAL))
 8001a20:	e01b      	b.n	8001a5a <HAL_ADCEx_Calibration_Start+0x126>
    {
      if((HAL_GetTick() - tickstart) > ADC_CALIBRATION_TIMEOUT)
 8001a22:	f7ff fced 	bl	8001400 <HAL_GetTick>
 8001a26:	4602      	mov	r2, r0
 8001a28:	693b      	ldr	r3, [r7, #16]
 8001a2a:	1ad3      	subs	r3, r2, r3
 8001a2c:	2b0a      	cmp	r3, #10
 8001a2e:	d914      	bls.n	8001a5a <HAL_ADCEx_Calibration_Start+0x126>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_CAL))
 8001a30:	687b      	ldr	r3, [r7, #4]
 8001a32:	681b      	ldr	r3, [r3, #0]
 8001a34:	689b      	ldr	r3, [r3, #8]
 8001a36:	f003 0304 	and.w	r3, r3, #4
 8001a3a:	2b00      	cmp	r3, #0
 8001a3c:	d00d      	beq.n	8001a5a <HAL_ADCEx_Calibration_Start+0x126>
        {
          /* Update ADC state machine to error */
          ADC_STATE_CLR_SET(hadc->State,
 8001a3e:	687b      	ldr	r3, [r7, #4]
 8001a40:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001a42:	f023 0312 	bic.w	r3, r3, #18
 8001a46:	f043 0210 	orr.w	r2, r3, #16
 8001a4a:	687b      	ldr	r3, [r7, #4]
 8001a4c:	629a      	str	r2, [r3, #40]	@ 0x28
                            HAL_ADC_STATE_BUSY_INTERNAL,
                            HAL_ADC_STATE_ERROR_INTERNAL);

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8001a4e:	687b      	ldr	r3, [r7, #4]
 8001a50:	2200      	movs	r2, #0
 8001a52:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

          return HAL_ERROR;
 8001a56:	2301      	movs	r3, #1
 8001a58:	e013      	b.n	8001a82 <HAL_ADCEx_Calibration_Start+0x14e>
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_CAL))
 8001a5a:	687b      	ldr	r3, [r7, #4]
 8001a5c:	681b      	ldr	r3, [r3, #0]
 8001a5e:	689b      	ldr	r3, [r3, #8]
 8001a60:	f003 0304 	and.w	r3, r3, #4
 8001a64:	2b00      	cmp	r3, #0
 8001a66:	d1dc      	bne.n	8001a22 <HAL_ADCEx_Calibration_Start+0xee>
        }
      }
    }
    
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001a68:	687b      	ldr	r3, [r7, #4]
 8001a6a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001a6c:	f023 0303 	bic.w	r3, r3, #3
 8001a70:	f043 0201 	orr.w	r2, r3, #1
 8001a74:	687b      	ldr	r3, [r7, #4]
 8001a76:	629a      	str	r2, [r3, #40]	@ 0x28
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001a78:	687b      	ldr	r3, [r7, #4]
 8001a7a:	2200      	movs	r2, #0
 8001a7c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8001a80:	7dfb      	ldrb	r3, [r7, #23]
}
 8001a82:	4618      	mov	r0, r3
 8001a84:	371c      	adds	r7, #28
 8001a86:	46bd      	mov	sp, r7
 8001a88:	bd90      	pop	{r4, r7, pc}
 8001a8a:	bf00      	nop
 8001a8c:	20000000 	.word	0x20000000

08001a90 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001a90:	b480      	push	{r7}
 8001a92:	b085      	sub	sp, #20
 8001a94:	af00      	add	r7, sp, #0
 8001a96:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001a98:	687b      	ldr	r3, [r7, #4]
 8001a9a:	f003 0307 	and.w	r3, r3, #7
 8001a9e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001aa0:	4b0c      	ldr	r3, [pc, #48]	@ (8001ad4 <__NVIC_SetPriorityGrouping+0x44>)
 8001aa2:	68db      	ldr	r3, [r3, #12]
 8001aa4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001aa6:	68ba      	ldr	r2, [r7, #8]
 8001aa8:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001aac:	4013      	ands	r3, r2
 8001aae:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8001ab0:	68fb      	ldr	r3, [r7, #12]
 8001ab2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001ab4:	68bb      	ldr	r3, [r7, #8]
 8001ab6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001ab8:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001abc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001ac0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001ac2:	4a04      	ldr	r2, [pc, #16]	@ (8001ad4 <__NVIC_SetPriorityGrouping+0x44>)
 8001ac4:	68bb      	ldr	r3, [r7, #8]
 8001ac6:	60d3      	str	r3, [r2, #12]
}
 8001ac8:	bf00      	nop
 8001aca:	3714      	adds	r7, #20
 8001acc:	46bd      	mov	sp, r7
 8001ace:	bc80      	pop	{r7}
 8001ad0:	4770      	bx	lr
 8001ad2:	bf00      	nop
 8001ad4:	e000ed00 	.word	0xe000ed00

08001ad8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001ad8:	b480      	push	{r7}
 8001ada:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001adc:	4b04      	ldr	r3, [pc, #16]	@ (8001af0 <__NVIC_GetPriorityGrouping+0x18>)
 8001ade:	68db      	ldr	r3, [r3, #12]
 8001ae0:	0a1b      	lsrs	r3, r3, #8
 8001ae2:	f003 0307 	and.w	r3, r3, #7
}
 8001ae6:	4618      	mov	r0, r3
 8001ae8:	46bd      	mov	sp, r7
 8001aea:	bc80      	pop	{r7}
 8001aec:	4770      	bx	lr
 8001aee:	bf00      	nop
 8001af0:	e000ed00 	.word	0xe000ed00

08001af4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001af4:	b480      	push	{r7}
 8001af6:	b083      	sub	sp, #12
 8001af8:	af00      	add	r7, sp, #0
 8001afa:	4603      	mov	r3, r0
 8001afc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001afe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b02:	2b00      	cmp	r3, #0
 8001b04:	db0b      	blt.n	8001b1e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001b06:	79fb      	ldrb	r3, [r7, #7]
 8001b08:	f003 021f 	and.w	r2, r3, #31
 8001b0c:	4906      	ldr	r1, [pc, #24]	@ (8001b28 <__NVIC_EnableIRQ+0x34>)
 8001b0e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b12:	095b      	lsrs	r3, r3, #5
 8001b14:	2001      	movs	r0, #1
 8001b16:	fa00 f202 	lsl.w	r2, r0, r2
 8001b1a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001b1e:	bf00      	nop
 8001b20:	370c      	adds	r7, #12
 8001b22:	46bd      	mov	sp, r7
 8001b24:	bc80      	pop	{r7}
 8001b26:	4770      	bx	lr
 8001b28:	e000e100 	.word	0xe000e100

08001b2c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001b2c:	b480      	push	{r7}
 8001b2e:	b083      	sub	sp, #12
 8001b30:	af00      	add	r7, sp, #0
 8001b32:	4603      	mov	r3, r0
 8001b34:	6039      	str	r1, [r7, #0]
 8001b36:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001b38:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b3c:	2b00      	cmp	r3, #0
 8001b3e:	db0a      	blt.n	8001b56 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001b40:	683b      	ldr	r3, [r7, #0]
 8001b42:	b2da      	uxtb	r2, r3
 8001b44:	490c      	ldr	r1, [pc, #48]	@ (8001b78 <__NVIC_SetPriority+0x4c>)
 8001b46:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b4a:	0112      	lsls	r2, r2, #4
 8001b4c:	b2d2      	uxtb	r2, r2
 8001b4e:	440b      	add	r3, r1
 8001b50:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001b54:	e00a      	b.n	8001b6c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001b56:	683b      	ldr	r3, [r7, #0]
 8001b58:	b2da      	uxtb	r2, r3
 8001b5a:	4908      	ldr	r1, [pc, #32]	@ (8001b7c <__NVIC_SetPriority+0x50>)
 8001b5c:	79fb      	ldrb	r3, [r7, #7]
 8001b5e:	f003 030f 	and.w	r3, r3, #15
 8001b62:	3b04      	subs	r3, #4
 8001b64:	0112      	lsls	r2, r2, #4
 8001b66:	b2d2      	uxtb	r2, r2
 8001b68:	440b      	add	r3, r1
 8001b6a:	761a      	strb	r2, [r3, #24]
}
 8001b6c:	bf00      	nop
 8001b6e:	370c      	adds	r7, #12
 8001b70:	46bd      	mov	sp, r7
 8001b72:	bc80      	pop	{r7}
 8001b74:	4770      	bx	lr
 8001b76:	bf00      	nop
 8001b78:	e000e100 	.word	0xe000e100
 8001b7c:	e000ed00 	.word	0xe000ed00

08001b80 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001b80:	b480      	push	{r7}
 8001b82:	b089      	sub	sp, #36	@ 0x24
 8001b84:	af00      	add	r7, sp, #0
 8001b86:	60f8      	str	r0, [r7, #12]
 8001b88:	60b9      	str	r1, [r7, #8]
 8001b8a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001b8c:	68fb      	ldr	r3, [r7, #12]
 8001b8e:	f003 0307 	and.w	r3, r3, #7
 8001b92:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001b94:	69fb      	ldr	r3, [r7, #28]
 8001b96:	f1c3 0307 	rsb	r3, r3, #7
 8001b9a:	2b04      	cmp	r3, #4
 8001b9c:	bf28      	it	cs
 8001b9e:	2304      	movcs	r3, #4
 8001ba0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001ba2:	69fb      	ldr	r3, [r7, #28]
 8001ba4:	3304      	adds	r3, #4
 8001ba6:	2b06      	cmp	r3, #6
 8001ba8:	d902      	bls.n	8001bb0 <NVIC_EncodePriority+0x30>
 8001baa:	69fb      	ldr	r3, [r7, #28]
 8001bac:	3b03      	subs	r3, #3
 8001bae:	e000      	b.n	8001bb2 <NVIC_EncodePriority+0x32>
 8001bb0:	2300      	movs	r3, #0
 8001bb2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001bb4:	f04f 32ff 	mov.w	r2, #4294967295
 8001bb8:	69bb      	ldr	r3, [r7, #24]
 8001bba:	fa02 f303 	lsl.w	r3, r2, r3
 8001bbe:	43da      	mvns	r2, r3
 8001bc0:	68bb      	ldr	r3, [r7, #8]
 8001bc2:	401a      	ands	r2, r3
 8001bc4:	697b      	ldr	r3, [r7, #20]
 8001bc6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001bc8:	f04f 31ff 	mov.w	r1, #4294967295
 8001bcc:	697b      	ldr	r3, [r7, #20]
 8001bce:	fa01 f303 	lsl.w	r3, r1, r3
 8001bd2:	43d9      	mvns	r1, r3
 8001bd4:	687b      	ldr	r3, [r7, #4]
 8001bd6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001bd8:	4313      	orrs	r3, r2
         );
}
 8001bda:	4618      	mov	r0, r3
 8001bdc:	3724      	adds	r7, #36	@ 0x24
 8001bde:	46bd      	mov	sp, r7
 8001be0:	bc80      	pop	{r7}
 8001be2:	4770      	bx	lr

08001be4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001be4:	b580      	push	{r7, lr}
 8001be6:	b082      	sub	sp, #8
 8001be8:	af00      	add	r7, sp, #0
 8001bea:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001bec:	687b      	ldr	r3, [r7, #4]
 8001bee:	3b01      	subs	r3, #1
 8001bf0:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001bf4:	d301      	bcc.n	8001bfa <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001bf6:	2301      	movs	r3, #1
 8001bf8:	e00f      	b.n	8001c1a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001bfa:	4a0a      	ldr	r2, [pc, #40]	@ (8001c24 <SysTick_Config+0x40>)
 8001bfc:	687b      	ldr	r3, [r7, #4]
 8001bfe:	3b01      	subs	r3, #1
 8001c00:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001c02:	210f      	movs	r1, #15
 8001c04:	f04f 30ff 	mov.w	r0, #4294967295
 8001c08:	f7ff ff90 	bl	8001b2c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001c0c:	4b05      	ldr	r3, [pc, #20]	@ (8001c24 <SysTick_Config+0x40>)
 8001c0e:	2200      	movs	r2, #0
 8001c10:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001c12:	4b04      	ldr	r3, [pc, #16]	@ (8001c24 <SysTick_Config+0x40>)
 8001c14:	2207      	movs	r2, #7
 8001c16:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001c18:	2300      	movs	r3, #0
}
 8001c1a:	4618      	mov	r0, r3
 8001c1c:	3708      	adds	r7, #8
 8001c1e:	46bd      	mov	sp, r7
 8001c20:	bd80      	pop	{r7, pc}
 8001c22:	bf00      	nop
 8001c24:	e000e010 	.word	0xe000e010

08001c28 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001c28:	b580      	push	{r7, lr}
 8001c2a:	b082      	sub	sp, #8
 8001c2c:	af00      	add	r7, sp, #0
 8001c2e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001c30:	6878      	ldr	r0, [r7, #4]
 8001c32:	f7ff ff2d 	bl	8001a90 <__NVIC_SetPriorityGrouping>
}
 8001c36:	bf00      	nop
 8001c38:	3708      	adds	r7, #8
 8001c3a:	46bd      	mov	sp, r7
 8001c3c:	bd80      	pop	{r7, pc}

08001c3e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001c3e:	b580      	push	{r7, lr}
 8001c40:	b086      	sub	sp, #24
 8001c42:	af00      	add	r7, sp, #0
 8001c44:	4603      	mov	r3, r0
 8001c46:	60b9      	str	r1, [r7, #8]
 8001c48:	607a      	str	r2, [r7, #4]
 8001c4a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001c4c:	2300      	movs	r3, #0
 8001c4e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001c50:	f7ff ff42 	bl	8001ad8 <__NVIC_GetPriorityGrouping>
 8001c54:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001c56:	687a      	ldr	r2, [r7, #4]
 8001c58:	68b9      	ldr	r1, [r7, #8]
 8001c5a:	6978      	ldr	r0, [r7, #20]
 8001c5c:	f7ff ff90 	bl	8001b80 <NVIC_EncodePriority>
 8001c60:	4602      	mov	r2, r0
 8001c62:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001c66:	4611      	mov	r1, r2
 8001c68:	4618      	mov	r0, r3
 8001c6a:	f7ff ff5f 	bl	8001b2c <__NVIC_SetPriority>
}
 8001c6e:	bf00      	nop
 8001c70:	3718      	adds	r7, #24
 8001c72:	46bd      	mov	sp, r7
 8001c74:	bd80      	pop	{r7, pc}

08001c76 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001c76:	b580      	push	{r7, lr}
 8001c78:	b082      	sub	sp, #8
 8001c7a:	af00      	add	r7, sp, #0
 8001c7c:	4603      	mov	r3, r0
 8001c7e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001c80:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c84:	4618      	mov	r0, r3
 8001c86:	f7ff ff35 	bl	8001af4 <__NVIC_EnableIRQ>
}
 8001c8a:	bf00      	nop
 8001c8c:	3708      	adds	r7, #8
 8001c8e:	46bd      	mov	sp, r7
 8001c90:	bd80      	pop	{r7, pc}

08001c92 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001c92:	b580      	push	{r7, lr}
 8001c94:	b082      	sub	sp, #8
 8001c96:	af00      	add	r7, sp, #0
 8001c98:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001c9a:	6878      	ldr	r0, [r7, #4]
 8001c9c:	f7ff ffa2 	bl	8001be4 <SysTick_Config>
 8001ca0:	4603      	mov	r3, r0
}
 8001ca2:	4618      	mov	r0, r3
 8001ca4:	3708      	adds	r7, #8
 8001ca6:	46bd      	mov	sp, r7
 8001ca8:	bd80      	pop	{r7, pc}

08001caa <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8001caa:	b480      	push	{r7}
 8001cac:	b085      	sub	sp, #20
 8001cae:	af00      	add	r7, sp, #0
 8001cb0:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001cb2:	2300      	movs	r3, #0
 8001cb4:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001cb6:	687b      	ldr	r3, [r7, #4]
 8001cb8:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8001cbc:	b2db      	uxtb	r3, r3
 8001cbe:	2b02      	cmp	r3, #2
 8001cc0:	d008      	beq.n	8001cd4 <HAL_DMA_Abort+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001cc2:	687b      	ldr	r3, [r7, #4]
 8001cc4:	2204      	movs	r2, #4
 8001cc6:	639a      	str	r2, [r3, #56]	@ 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001cc8:	687b      	ldr	r3, [r7, #4]
 8001cca:	2200      	movs	r2, #0
 8001ccc:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 8001cd0:	2301      	movs	r3, #1
 8001cd2:	e020      	b.n	8001d16 <HAL_DMA_Abort+0x6c>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001cd4:	687b      	ldr	r3, [r7, #4]
 8001cd6:	681b      	ldr	r3, [r3, #0]
 8001cd8:	681a      	ldr	r2, [r3, #0]
 8001cda:	687b      	ldr	r3, [r7, #4]
 8001cdc:	681b      	ldr	r3, [r3, #0]
 8001cde:	f022 020e 	bic.w	r2, r2, #14
 8001ce2:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8001ce4:	687b      	ldr	r3, [r7, #4]
 8001ce6:	681b      	ldr	r3, [r3, #0]
 8001ce8:	681a      	ldr	r2, [r3, #0]
 8001cea:	687b      	ldr	r3, [r7, #4]
 8001cec:	681b      	ldr	r3, [r3, #0]
 8001cee:	f022 0201 	bic.w	r2, r2, #1
 8001cf2:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8001cf4:	687b      	ldr	r3, [r7, #4]
 8001cf6:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001cf8:	687b      	ldr	r3, [r7, #4]
 8001cfa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001cfc:	2101      	movs	r1, #1
 8001cfe:	fa01 f202 	lsl.w	r2, r1, r2
 8001d02:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8001d04:	687b      	ldr	r3, [r7, #4]
 8001d06:	2201      	movs	r2, #1
 8001d08:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 8001d0c:	687b      	ldr	r3, [r7, #4]
 8001d0e:	2200      	movs	r2, #0
 8001d10:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 8001d14:	7bfb      	ldrb	r3, [r7, #15]
}
 8001d16:	4618      	mov	r0, r3
 8001d18:	3714      	adds	r7, #20
 8001d1a:	46bd      	mov	sp, r7
 8001d1c:	bc80      	pop	{r7}
 8001d1e:	4770      	bx	lr

08001d20 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8001d20:	b580      	push	{r7, lr}
 8001d22:	b084      	sub	sp, #16
 8001d24:	af00      	add	r7, sp, #0
 8001d26:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001d28:	2300      	movs	r3, #0
 8001d2a:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8001d2c:	687b      	ldr	r3, [r7, #4]
 8001d2e:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8001d32:	b2db      	uxtb	r3, r3
 8001d34:	2b02      	cmp	r3, #2
 8001d36:	d005      	beq.n	8001d44 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001d38:	687b      	ldr	r3, [r7, #4]
 8001d3a:	2204      	movs	r2, #4
 8001d3c:	639a      	str	r2, [r3, #56]	@ 0x38
        
    status = HAL_ERROR;
 8001d3e:	2301      	movs	r3, #1
 8001d40:	73fb      	strb	r3, [r7, #15]
 8001d42:	e051      	b.n	8001de8 <HAL_DMA_Abort_IT+0xc8>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001d44:	687b      	ldr	r3, [r7, #4]
 8001d46:	681b      	ldr	r3, [r3, #0]
 8001d48:	681a      	ldr	r2, [r3, #0]
 8001d4a:	687b      	ldr	r3, [r7, #4]
 8001d4c:	681b      	ldr	r3, [r3, #0]
 8001d4e:	f022 020e 	bic.w	r2, r2, #14
 8001d52:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8001d54:	687b      	ldr	r3, [r7, #4]
 8001d56:	681b      	ldr	r3, [r3, #0]
 8001d58:	681a      	ldr	r2, [r3, #0]
 8001d5a:	687b      	ldr	r3, [r7, #4]
 8001d5c:	681b      	ldr	r3, [r3, #0]
 8001d5e:	f022 0201 	bic.w	r2, r2, #1
 8001d62:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8001d64:	687b      	ldr	r3, [r7, #4]
 8001d66:	681b      	ldr	r3, [r3, #0]
 8001d68:	4a22      	ldr	r2, [pc, #136]	@ (8001df4 <HAL_DMA_Abort_IT+0xd4>)
 8001d6a:	4293      	cmp	r3, r2
 8001d6c:	d029      	beq.n	8001dc2 <HAL_DMA_Abort_IT+0xa2>
 8001d6e:	687b      	ldr	r3, [r7, #4]
 8001d70:	681b      	ldr	r3, [r3, #0]
 8001d72:	4a21      	ldr	r2, [pc, #132]	@ (8001df8 <HAL_DMA_Abort_IT+0xd8>)
 8001d74:	4293      	cmp	r3, r2
 8001d76:	d022      	beq.n	8001dbe <HAL_DMA_Abort_IT+0x9e>
 8001d78:	687b      	ldr	r3, [r7, #4]
 8001d7a:	681b      	ldr	r3, [r3, #0]
 8001d7c:	4a1f      	ldr	r2, [pc, #124]	@ (8001dfc <HAL_DMA_Abort_IT+0xdc>)
 8001d7e:	4293      	cmp	r3, r2
 8001d80:	d01a      	beq.n	8001db8 <HAL_DMA_Abort_IT+0x98>
 8001d82:	687b      	ldr	r3, [r7, #4]
 8001d84:	681b      	ldr	r3, [r3, #0]
 8001d86:	4a1e      	ldr	r2, [pc, #120]	@ (8001e00 <HAL_DMA_Abort_IT+0xe0>)
 8001d88:	4293      	cmp	r3, r2
 8001d8a:	d012      	beq.n	8001db2 <HAL_DMA_Abort_IT+0x92>
 8001d8c:	687b      	ldr	r3, [r7, #4]
 8001d8e:	681b      	ldr	r3, [r3, #0]
 8001d90:	4a1c      	ldr	r2, [pc, #112]	@ (8001e04 <HAL_DMA_Abort_IT+0xe4>)
 8001d92:	4293      	cmp	r3, r2
 8001d94:	d00a      	beq.n	8001dac <HAL_DMA_Abort_IT+0x8c>
 8001d96:	687b      	ldr	r3, [r7, #4]
 8001d98:	681b      	ldr	r3, [r3, #0]
 8001d9a:	4a1b      	ldr	r2, [pc, #108]	@ (8001e08 <HAL_DMA_Abort_IT+0xe8>)
 8001d9c:	4293      	cmp	r3, r2
 8001d9e:	d102      	bne.n	8001da6 <HAL_DMA_Abort_IT+0x86>
 8001da0:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8001da4:	e00e      	b.n	8001dc4 <HAL_DMA_Abort_IT+0xa4>
 8001da6:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8001daa:	e00b      	b.n	8001dc4 <HAL_DMA_Abort_IT+0xa4>
 8001dac:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001db0:	e008      	b.n	8001dc4 <HAL_DMA_Abort_IT+0xa4>
 8001db2:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001db6:	e005      	b.n	8001dc4 <HAL_DMA_Abort_IT+0xa4>
 8001db8:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001dbc:	e002      	b.n	8001dc4 <HAL_DMA_Abort_IT+0xa4>
 8001dbe:	2310      	movs	r3, #16
 8001dc0:	e000      	b.n	8001dc4 <HAL_DMA_Abort_IT+0xa4>
 8001dc2:	2301      	movs	r3, #1
 8001dc4:	4a11      	ldr	r2, [pc, #68]	@ (8001e0c <HAL_DMA_Abort_IT+0xec>)
 8001dc6:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001dc8:	687b      	ldr	r3, [r7, #4]
 8001dca:	2201      	movs	r2, #1
 8001dcc:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001dd0:	687b      	ldr	r3, [r7, #4]
 8001dd2:	2200      	movs	r2, #0
 8001dd4:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8001dd8:	687b      	ldr	r3, [r7, #4]
 8001dda:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001ddc:	2b00      	cmp	r3, #0
 8001dde:	d003      	beq.n	8001de8 <HAL_DMA_Abort_IT+0xc8>
    {
      hdma->XferAbortCallback(hdma);
 8001de0:	687b      	ldr	r3, [r7, #4]
 8001de2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001de4:	6878      	ldr	r0, [r7, #4]
 8001de6:	4798      	blx	r3
    } 
  }
  return status;
 8001de8:	7bfb      	ldrb	r3, [r7, #15]
}
 8001dea:	4618      	mov	r0, r3
 8001dec:	3710      	adds	r7, #16
 8001dee:	46bd      	mov	sp, r7
 8001df0:	bd80      	pop	{r7, pc}
 8001df2:	bf00      	nop
 8001df4:	40020008 	.word	0x40020008
 8001df8:	4002001c 	.word	0x4002001c
 8001dfc:	40020030 	.word	0x40020030
 8001e00:	40020044 	.word	0x40020044
 8001e04:	40020058 	.word	0x40020058
 8001e08:	4002006c 	.word	0x4002006c
 8001e0c:	40020000 	.word	0x40020000

08001e10 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001e10:	b480      	push	{r7}
 8001e12:	b08b      	sub	sp, #44	@ 0x2c
 8001e14:	af00      	add	r7, sp, #0
 8001e16:	6078      	str	r0, [r7, #4]
 8001e18:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001e1a:	2300      	movs	r3, #0
 8001e1c:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8001e1e:	2300      	movs	r3, #0
 8001e20:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001e22:	e169      	b.n	80020f8 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8001e24:	2201      	movs	r2, #1
 8001e26:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001e28:	fa02 f303 	lsl.w	r3, r2, r3
 8001e2c:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001e2e:	683b      	ldr	r3, [r7, #0]
 8001e30:	681b      	ldr	r3, [r3, #0]
 8001e32:	69fa      	ldr	r2, [r7, #28]
 8001e34:	4013      	ands	r3, r2
 8001e36:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8001e38:	69ba      	ldr	r2, [r7, #24]
 8001e3a:	69fb      	ldr	r3, [r7, #28]
 8001e3c:	429a      	cmp	r2, r3
 8001e3e:	f040 8158 	bne.w	80020f2 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8001e42:	683b      	ldr	r3, [r7, #0]
 8001e44:	685b      	ldr	r3, [r3, #4]
 8001e46:	4a9a      	ldr	r2, [pc, #616]	@ (80020b0 <HAL_GPIO_Init+0x2a0>)
 8001e48:	4293      	cmp	r3, r2
 8001e4a:	d05e      	beq.n	8001f0a <HAL_GPIO_Init+0xfa>
 8001e4c:	4a98      	ldr	r2, [pc, #608]	@ (80020b0 <HAL_GPIO_Init+0x2a0>)
 8001e4e:	4293      	cmp	r3, r2
 8001e50:	d875      	bhi.n	8001f3e <HAL_GPIO_Init+0x12e>
 8001e52:	4a98      	ldr	r2, [pc, #608]	@ (80020b4 <HAL_GPIO_Init+0x2a4>)
 8001e54:	4293      	cmp	r3, r2
 8001e56:	d058      	beq.n	8001f0a <HAL_GPIO_Init+0xfa>
 8001e58:	4a96      	ldr	r2, [pc, #600]	@ (80020b4 <HAL_GPIO_Init+0x2a4>)
 8001e5a:	4293      	cmp	r3, r2
 8001e5c:	d86f      	bhi.n	8001f3e <HAL_GPIO_Init+0x12e>
 8001e5e:	4a96      	ldr	r2, [pc, #600]	@ (80020b8 <HAL_GPIO_Init+0x2a8>)
 8001e60:	4293      	cmp	r3, r2
 8001e62:	d052      	beq.n	8001f0a <HAL_GPIO_Init+0xfa>
 8001e64:	4a94      	ldr	r2, [pc, #592]	@ (80020b8 <HAL_GPIO_Init+0x2a8>)
 8001e66:	4293      	cmp	r3, r2
 8001e68:	d869      	bhi.n	8001f3e <HAL_GPIO_Init+0x12e>
 8001e6a:	4a94      	ldr	r2, [pc, #592]	@ (80020bc <HAL_GPIO_Init+0x2ac>)
 8001e6c:	4293      	cmp	r3, r2
 8001e6e:	d04c      	beq.n	8001f0a <HAL_GPIO_Init+0xfa>
 8001e70:	4a92      	ldr	r2, [pc, #584]	@ (80020bc <HAL_GPIO_Init+0x2ac>)
 8001e72:	4293      	cmp	r3, r2
 8001e74:	d863      	bhi.n	8001f3e <HAL_GPIO_Init+0x12e>
 8001e76:	4a92      	ldr	r2, [pc, #584]	@ (80020c0 <HAL_GPIO_Init+0x2b0>)
 8001e78:	4293      	cmp	r3, r2
 8001e7a:	d046      	beq.n	8001f0a <HAL_GPIO_Init+0xfa>
 8001e7c:	4a90      	ldr	r2, [pc, #576]	@ (80020c0 <HAL_GPIO_Init+0x2b0>)
 8001e7e:	4293      	cmp	r3, r2
 8001e80:	d85d      	bhi.n	8001f3e <HAL_GPIO_Init+0x12e>
 8001e82:	2b12      	cmp	r3, #18
 8001e84:	d82a      	bhi.n	8001edc <HAL_GPIO_Init+0xcc>
 8001e86:	2b12      	cmp	r3, #18
 8001e88:	d859      	bhi.n	8001f3e <HAL_GPIO_Init+0x12e>
 8001e8a:	a201      	add	r2, pc, #4	@ (adr r2, 8001e90 <HAL_GPIO_Init+0x80>)
 8001e8c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001e90:	08001f0b 	.word	0x08001f0b
 8001e94:	08001ee5 	.word	0x08001ee5
 8001e98:	08001ef7 	.word	0x08001ef7
 8001e9c:	08001f39 	.word	0x08001f39
 8001ea0:	08001f3f 	.word	0x08001f3f
 8001ea4:	08001f3f 	.word	0x08001f3f
 8001ea8:	08001f3f 	.word	0x08001f3f
 8001eac:	08001f3f 	.word	0x08001f3f
 8001eb0:	08001f3f 	.word	0x08001f3f
 8001eb4:	08001f3f 	.word	0x08001f3f
 8001eb8:	08001f3f 	.word	0x08001f3f
 8001ebc:	08001f3f 	.word	0x08001f3f
 8001ec0:	08001f3f 	.word	0x08001f3f
 8001ec4:	08001f3f 	.word	0x08001f3f
 8001ec8:	08001f3f 	.word	0x08001f3f
 8001ecc:	08001f3f 	.word	0x08001f3f
 8001ed0:	08001f3f 	.word	0x08001f3f
 8001ed4:	08001eed 	.word	0x08001eed
 8001ed8:	08001f01 	.word	0x08001f01
 8001edc:	4a79      	ldr	r2, [pc, #484]	@ (80020c4 <HAL_GPIO_Init+0x2b4>)
 8001ede:	4293      	cmp	r3, r2
 8001ee0:	d013      	beq.n	8001f0a <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8001ee2:	e02c      	b.n	8001f3e <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8001ee4:	683b      	ldr	r3, [r7, #0]
 8001ee6:	68db      	ldr	r3, [r3, #12]
 8001ee8:	623b      	str	r3, [r7, #32]
          break;
 8001eea:	e029      	b.n	8001f40 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001eec:	683b      	ldr	r3, [r7, #0]
 8001eee:	68db      	ldr	r3, [r3, #12]
 8001ef0:	3304      	adds	r3, #4
 8001ef2:	623b      	str	r3, [r7, #32]
          break;
 8001ef4:	e024      	b.n	8001f40 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8001ef6:	683b      	ldr	r3, [r7, #0]
 8001ef8:	68db      	ldr	r3, [r3, #12]
 8001efa:	3308      	adds	r3, #8
 8001efc:	623b      	str	r3, [r7, #32]
          break;
 8001efe:	e01f      	b.n	8001f40 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8001f00:	683b      	ldr	r3, [r7, #0]
 8001f02:	68db      	ldr	r3, [r3, #12]
 8001f04:	330c      	adds	r3, #12
 8001f06:	623b      	str	r3, [r7, #32]
          break;
 8001f08:	e01a      	b.n	8001f40 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8001f0a:	683b      	ldr	r3, [r7, #0]
 8001f0c:	689b      	ldr	r3, [r3, #8]
 8001f0e:	2b00      	cmp	r3, #0
 8001f10:	d102      	bne.n	8001f18 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8001f12:	2304      	movs	r3, #4
 8001f14:	623b      	str	r3, [r7, #32]
          break;
 8001f16:	e013      	b.n	8001f40 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8001f18:	683b      	ldr	r3, [r7, #0]
 8001f1a:	689b      	ldr	r3, [r3, #8]
 8001f1c:	2b01      	cmp	r3, #1
 8001f1e:	d105      	bne.n	8001f2c <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001f20:	2308      	movs	r3, #8
 8001f22:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8001f24:	687b      	ldr	r3, [r7, #4]
 8001f26:	69fa      	ldr	r2, [r7, #28]
 8001f28:	611a      	str	r2, [r3, #16]
          break;
 8001f2a:	e009      	b.n	8001f40 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001f2c:	2308      	movs	r3, #8
 8001f2e:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8001f30:	687b      	ldr	r3, [r7, #4]
 8001f32:	69fa      	ldr	r2, [r7, #28]
 8001f34:	615a      	str	r2, [r3, #20]
          break;
 8001f36:	e003      	b.n	8001f40 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8001f38:	2300      	movs	r3, #0
 8001f3a:	623b      	str	r3, [r7, #32]
          break;
 8001f3c:	e000      	b.n	8001f40 <HAL_GPIO_Init+0x130>
          break;
 8001f3e:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001f40:	69bb      	ldr	r3, [r7, #24]
 8001f42:	2bff      	cmp	r3, #255	@ 0xff
 8001f44:	d801      	bhi.n	8001f4a <HAL_GPIO_Init+0x13a>
 8001f46:	687b      	ldr	r3, [r7, #4]
 8001f48:	e001      	b.n	8001f4e <HAL_GPIO_Init+0x13e>
 8001f4a:	687b      	ldr	r3, [r7, #4]
 8001f4c:	3304      	adds	r3, #4
 8001f4e:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8001f50:	69bb      	ldr	r3, [r7, #24]
 8001f52:	2bff      	cmp	r3, #255	@ 0xff
 8001f54:	d802      	bhi.n	8001f5c <HAL_GPIO_Init+0x14c>
 8001f56:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001f58:	009b      	lsls	r3, r3, #2
 8001f5a:	e002      	b.n	8001f62 <HAL_GPIO_Init+0x152>
 8001f5c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001f5e:	3b08      	subs	r3, #8
 8001f60:	009b      	lsls	r3, r3, #2
 8001f62:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001f64:	697b      	ldr	r3, [r7, #20]
 8001f66:	681a      	ldr	r2, [r3, #0]
 8001f68:	210f      	movs	r1, #15
 8001f6a:	693b      	ldr	r3, [r7, #16]
 8001f6c:	fa01 f303 	lsl.w	r3, r1, r3
 8001f70:	43db      	mvns	r3, r3
 8001f72:	401a      	ands	r2, r3
 8001f74:	6a39      	ldr	r1, [r7, #32]
 8001f76:	693b      	ldr	r3, [r7, #16]
 8001f78:	fa01 f303 	lsl.w	r3, r1, r3
 8001f7c:	431a      	orrs	r2, r3
 8001f7e:	697b      	ldr	r3, [r7, #20]
 8001f80:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001f82:	683b      	ldr	r3, [r7, #0]
 8001f84:	685b      	ldr	r3, [r3, #4]
 8001f86:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001f8a:	2b00      	cmp	r3, #0
 8001f8c:	f000 80b1 	beq.w	80020f2 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001f90:	4b4d      	ldr	r3, [pc, #308]	@ (80020c8 <HAL_GPIO_Init+0x2b8>)
 8001f92:	699b      	ldr	r3, [r3, #24]
 8001f94:	4a4c      	ldr	r2, [pc, #304]	@ (80020c8 <HAL_GPIO_Init+0x2b8>)
 8001f96:	f043 0301 	orr.w	r3, r3, #1
 8001f9a:	6193      	str	r3, [r2, #24]
 8001f9c:	4b4a      	ldr	r3, [pc, #296]	@ (80020c8 <HAL_GPIO_Init+0x2b8>)
 8001f9e:	699b      	ldr	r3, [r3, #24]
 8001fa0:	f003 0301 	and.w	r3, r3, #1
 8001fa4:	60bb      	str	r3, [r7, #8]
 8001fa6:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8001fa8:	4a48      	ldr	r2, [pc, #288]	@ (80020cc <HAL_GPIO_Init+0x2bc>)
 8001faa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001fac:	089b      	lsrs	r3, r3, #2
 8001fae:	3302      	adds	r3, #2
 8001fb0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001fb4:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8001fb6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001fb8:	f003 0303 	and.w	r3, r3, #3
 8001fbc:	009b      	lsls	r3, r3, #2
 8001fbe:	220f      	movs	r2, #15
 8001fc0:	fa02 f303 	lsl.w	r3, r2, r3
 8001fc4:	43db      	mvns	r3, r3
 8001fc6:	68fa      	ldr	r2, [r7, #12]
 8001fc8:	4013      	ands	r3, r2
 8001fca:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8001fcc:	687b      	ldr	r3, [r7, #4]
 8001fce:	4a40      	ldr	r2, [pc, #256]	@ (80020d0 <HAL_GPIO_Init+0x2c0>)
 8001fd0:	4293      	cmp	r3, r2
 8001fd2:	d013      	beq.n	8001ffc <HAL_GPIO_Init+0x1ec>
 8001fd4:	687b      	ldr	r3, [r7, #4]
 8001fd6:	4a3f      	ldr	r2, [pc, #252]	@ (80020d4 <HAL_GPIO_Init+0x2c4>)
 8001fd8:	4293      	cmp	r3, r2
 8001fda:	d00d      	beq.n	8001ff8 <HAL_GPIO_Init+0x1e8>
 8001fdc:	687b      	ldr	r3, [r7, #4]
 8001fde:	4a3e      	ldr	r2, [pc, #248]	@ (80020d8 <HAL_GPIO_Init+0x2c8>)
 8001fe0:	4293      	cmp	r3, r2
 8001fe2:	d007      	beq.n	8001ff4 <HAL_GPIO_Init+0x1e4>
 8001fe4:	687b      	ldr	r3, [r7, #4]
 8001fe6:	4a3d      	ldr	r2, [pc, #244]	@ (80020dc <HAL_GPIO_Init+0x2cc>)
 8001fe8:	4293      	cmp	r3, r2
 8001fea:	d101      	bne.n	8001ff0 <HAL_GPIO_Init+0x1e0>
 8001fec:	2303      	movs	r3, #3
 8001fee:	e006      	b.n	8001ffe <HAL_GPIO_Init+0x1ee>
 8001ff0:	2304      	movs	r3, #4
 8001ff2:	e004      	b.n	8001ffe <HAL_GPIO_Init+0x1ee>
 8001ff4:	2302      	movs	r3, #2
 8001ff6:	e002      	b.n	8001ffe <HAL_GPIO_Init+0x1ee>
 8001ff8:	2301      	movs	r3, #1
 8001ffa:	e000      	b.n	8001ffe <HAL_GPIO_Init+0x1ee>
 8001ffc:	2300      	movs	r3, #0
 8001ffe:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002000:	f002 0203 	and.w	r2, r2, #3
 8002004:	0092      	lsls	r2, r2, #2
 8002006:	4093      	lsls	r3, r2
 8002008:	68fa      	ldr	r2, [r7, #12]
 800200a:	4313      	orrs	r3, r2
 800200c:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 800200e:	492f      	ldr	r1, [pc, #188]	@ (80020cc <HAL_GPIO_Init+0x2bc>)
 8002010:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002012:	089b      	lsrs	r3, r3, #2
 8002014:	3302      	adds	r3, #2
 8002016:	68fa      	ldr	r2, [r7, #12]
 8002018:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800201c:	683b      	ldr	r3, [r7, #0]
 800201e:	685b      	ldr	r3, [r3, #4]
 8002020:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002024:	2b00      	cmp	r3, #0
 8002026:	d006      	beq.n	8002036 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8002028:	4b2d      	ldr	r3, [pc, #180]	@ (80020e0 <HAL_GPIO_Init+0x2d0>)
 800202a:	689a      	ldr	r2, [r3, #8]
 800202c:	492c      	ldr	r1, [pc, #176]	@ (80020e0 <HAL_GPIO_Init+0x2d0>)
 800202e:	69bb      	ldr	r3, [r7, #24]
 8002030:	4313      	orrs	r3, r2
 8002032:	608b      	str	r3, [r1, #8]
 8002034:	e006      	b.n	8002044 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8002036:	4b2a      	ldr	r3, [pc, #168]	@ (80020e0 <HAL_GPIO_Init+0x2d0>)
 8002038:	689a      	ldr	r2, [r3, #8]
 800203a:	69bb      	ldr	r3, [r7, #24]
 800203c:	43db      	mvns	r3, r3
 800203e:	4928      	ldr	r1, [pc, #160]	@ (80020e0 <HAL_GPIO_Init+0x2d0>)
 8002040:	4013      	ands	r3, r2
 8002042:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002044:	683b      	ldr	r3, [r7, #0]
 8002046:	685b      	ldr	r3, [r3, #4]
 8002048:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800204c:	2b00      	cmp	r3, #0
 800204e:	d006      	beq.n	800205e <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8002050:	4b23      	ldr	r3, [pc, #140]	@ (80020e0 <HAL_GPIO_Init+0x2d0>)
 8002052:	68da      	ldr	r2, [r3, #12]
 8002054:	4922      	ldr	r1, [pc, #136]	@ (80020e0 <HAL_GPIO_Init+0x2d0>)
 8002056:	69bb      	ldr	r3, [r7, #24]
 8002058:	4313      	orrs	r3, r2
 800205a:	60cb      	str	r3, [r1, #12]
 800205c:	e006      	b.n	800206c <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 800205e:	4b20      	ldr	r3, [pc, #128]	@ (80020e0 <HAL_GPIO_Init+0x2d0>)
 8002060:	68da      	ldr	r2, [r3, #12]
 8002062:	69bb      	ldr	r3, [r7, #24]
 8002064:	43db      	mvns	r3, r3
 8002066:	491e      	ldr	r1, [pc, #120]	@ (80020e0 <HAL_GPIO_Init+0x2d0>)
 8002068:	4013      	ands	r3, r2
 800206a:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800206c:	683b      	ldr	r3, [r7, #0]
 800206e:	685b      	ldr	r3, [r3, #4]
 8002070:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002074:	2b00      	cmp	r3, #0
 8002076:	d006      	beq.n	8002086 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8002078:	4b19      	ldr	r3, [pc, #100]	@ (80020e0 <HAL_GPIO_Init+0x2d0>)
 800207a:	685a      	ldr	r2, [r3, #4]
 800207c:	4918      	ldr	r1, [pc, #96]	@ (80020e0 <HAL_GPIO_Init+0x2d0>)
 800207e:	69bb      	ldr	r3, [r7, #24]
 8002080:	4313      	orrs	r3, r2
 8002082:	604b      	str	r3, [r1, #4]
 8002084:	e006      	b.n	8002094 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8002086:	4b16      	ldr	r3, [pc, #88]	@ (80020e0 <HAL_GPIO_Init+0x2d0>)
 8002088:	685a      	ldr	r2, [r3, #4]
 800208a:	69bb      	ldr	r3, [r7, #24]
 800208c:	43db      	mvns	r3, r3
 800208e:	4914      	ldr	r1, [pc, #80]	@ (80020e0 <HAL_GPIO_Init+0x2d0>)
 8002090:	4013      	ands	r3, r2
 8002092:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002094:	683b      	ldr	r3, [r7, #0]
 8002096:	685b      	ldr	r3, [r3, #4]
 8002098:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800209c:	2b00      	cmp	r3, #0
 800209e:	d021      	beq.n	80020e4 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 80020a0:	4b0f      	ldr	r3, [pc, #60]	@ (80020e0 <HAL_GPIO_Init+0x2d0>)
 80020a2:	681a      	ldr	r2, [r3, #0]
 80020a4:	490e      	ldr	r1, [pc, #56]	@ (80020e0 <HAL_GPIO_Init+0x2d0>)
 80020a6:	69bb      	ldr	r3, [r7, #24]
 80020a8:	4313      	orrs	r3, r2
 80020aa:	600b      	str	r3, [r1, #0]
 80020ac:	e021      	b.n	80020f2 <HAL_GPIO_Init+0x2e2>
 80020ae:	bf00      	nop
 80020b0:	10320000 	.word	0x10320000
 80020b4:	10310000 	.word	0x10310000
 80020b8:	10220000 	.word	0x10220000
 80020bc:	10210000 	.word	0x10210000
 80020c0:	10120000 	.word	0x10120000
 80020c4:	10110000 	.word	0x10110000
 80020c8:	40021000 	.word	0x40021000
 80020cc:	40010000 	.word	0x40010000
 80020d0:	40010800 	.word	0x40010800
 80020d4:	40010c00 	.word	0x40010c00
 80020d8:	40011000 	.word	0x40011000
 80020dc:	40011400 	.word	0x40011400
 80020e0:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 80020e4:	4b0b      	ldr	r3, [pc, #44]	@ (8002114 <HAL_GPIO_Init+0x304>)
 80020e6:	681a      	ldr	r2, [r3, #0]
 80020e8:	69bb      	ldr	r3, [r7, #24]
 80020ea:	43db      	mvns	r3, r3
 80020ec:	4909      	ldr	r1, [pc, #36]	@ (8002114 <HAL_GPIO_Init+0x304>)
 80020ee:	4013      	ands	r3, r2
 80020f0:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 80020f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80020f4:	3301      	adds	r3, #1
 80020f6:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80020f8:	683b      	ldr	r3, [r7, #0]
 80020fa:	681a      	ldr	r2, [r3, #0]
 80020fc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80020fe:	fa22 f303 	lsr.w	r3, r2, r3
 8002102:	2b00      	cmp	r3, #0
 8002104:	f47f ae8e 	bne.w	8001e24 <HAL_GPIO_Init+0x14>
  }
}
 8002108:	bf00      	nop
 800210a:	bf00      	nop
 800210c:	372c      	adds	r7, #44	@ 0x2c
 800210e:	46bd      	mov	sp, r7
 8002110:	bc80      	pop	{r7}
 8002112:	4770      	bx	lr
 8002114:	40010400 	.word	0x40010400

08002118 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8002118:	b480      	push	{r7}
 800211a:	b085      	sub	sp, #20
 800211c:	af00      	add	r7, sp, #0
 800211e:	6078      	str	r0, [r7, #4]
 8002120:	460b      	mov	r3, r1
 8002122:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8002124:	687b      	ldr	r3, [r7, #4]
 8002126:	689a      	ldr	r2, [r3, #8]
 8002128:	887b      	ldrh	r3, [r7, #2]
 800212a:	4013      	ands	r3, r2
 800212c:	2b00      	cmp	r3, #0
 800212e:	d002      	beq.n	8002136 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8002130:	2301      	movs	r3, #1
 8002132:	73fb      	strb	r3, [r7, #15]
 8002134:	e001      	b.n	800213a <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8002136:	2300      	movs	r3, #0
 8002138:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800213a:	7bfb      	ldrb	r3, [r7, #15]
}
 800213c:	4618      	mov	r0, r3
 800213e:	3714      	adds	r7, #20
 8002140:	46bd      	mov	sp, r7
 8002142:	bc80      	pop	{r7}
 8002144:	4770      	bx	lr

08002146 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002146:	b480      	push	{r7}
 8002148:	b083      	sub	sp, #12
 800214a:	af00      	add	r7, sp, #0
 800214c:	6078      	str	r0, [r7, #4]
 800214e:	460b      	mov	r3, r1
 8002150:	807b      	strh	r3, [r7, #2]
 8002152:	4613      	mov	r3, r2
 8002154:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002156:	787b      	ldrb	r3, [r7, #1]
 8002158:	2b00      	cmp	r3, #0
 800215a:	d003      	beq.n	8002164 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800215c:	887a      	ldrh	r2, [r7, #2]
 800215e:	687b      	ldr	r3, [r7, #4]
 8002160:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8002162:	e003      	b.n	800216c <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8002164:	887b      	ldrh	r3, [r7, #2]
 8002166:	041a      	lsls	r2, r3, #16
 8002168:	687b      	ldr	r3, [r7, #4]
 800216a:	611a      	str	r2, [r3, #16]
}
 800216c:	bf00      	nop
 800216e:	370c      	adds	r7, #12
 8002170:	46bd      	mov	sp, r7
 8002172:	bc80      	pop	{r7}
 8002174:	4770      	bx	lr

08002176 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8002176:	b480      	push	{r7}
 8002178:	b085      	sub	sp, #20
 800217a:	af00      	add	r7, sp, #0
 800217c:	6078      	str	r0, [r7, #4]
 800217e:	460b      	mov	r3, r1
 8002180:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8002182:	687b      	ldr	r3, [r7, #4]
 8002184:	68db      	ldr	r3, [r3, #12]
 8002186:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8002188:	887a      	ldrh	r2, [r7, #2]
 800218a:	68fb      	ldr	r3, [r7, #12]
 800218c:	4013      	ands	r3, r2
 800218e:	041a      	lsls	r2, r3, #16
 8002190:	68fb      	ldr	r3, [r7, #12]
 8002192:	43d9      	mvns	r1, r3
 8002194:	887b      	ldrh	r3, [r7, #2]
 8002196:	400b      	ands	r3, r1
 8002198:	431a      	orrs	r2, r3
 800219a:	687b      	ldr	r3, [r7, #4]
 800219c:	611a      	str	r2, [r3, #16]
}
 800219e:	bf00      	nop
 80021a0:	3714      	adds	r7, #20
 80021a2:	46bd      	mov	sp, r7
 80021a4:	bc80      	pop	{r7}
 80021a6:	4770      	bx	lr

080021a8 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80021a8:	b580      	push	{r7, lr}
 80021aa:	b082      	sub	sp, #8
 80021ac:	af00      	add	r7, sp, #0
 80021ae:	4603      	mov	r3, r0
 80021b0:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 80021b2:	4b08      	ldr	r3, [pc, #32]	@ (80021d4 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80021b4:	695a      	ldr	r2, [r3, #20]
 80021b6:	88fb      	ldrh	r3, [r7, #6]
 80021b8:	4013      	ands	r3, r2
 80021ba:	2b00      	cmp	r3, #0
 80021bc:	d006      	beq.n	80021cc <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80021be:	4a05      	ldr	r2, [pc, #20]	@ (80021d4 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80021c0:	88fb      	ldrh	r3, [r7, #6]
 80021c2:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80021c4:	88fb      	ldrh	r3, [r7, #6]
 80021c6:	4618      	mov	r0, r3
 80021c8:	f000 f806 	bl	80021d8 <HAL_GPIO_EXTI_Callback>
  }
}
 80021cc:	bf00      	nop
 80021ce:	3708      	adds	r7, #8
 80021d0:	46bd      	mov	sp, r7
 80021d2:	bd80      	pop	{r7, pc}
 80021d4:	40010400 	.word	0x40010400

080021d8 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callbacks.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 80021d8:	b480      	push	{r7}
 80021da:	b083      	sub	sp, #12
 80021dc:	af00      	add	r7, sp, #0
 80021de:	4603      	mov	r3, r0
 80021e0:	80fb      	strh	r3, [r7, #6]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(GPIO_Pin);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 80021e2:	bf00      	nop
 80021e4:	370c      	adds	r7, #12
 80021e6:	46bd      	mov	sp, r7
 80021e8:	bc80      	pop	{r7}
 80021ea:	4770      	bx	lr

080021ec <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80021ec:	b580      	push	{r7, lr}
 80021ee:	b086      	sub	sp, #24
 80021f0:	af00      	add	r7, sp, #0
 80021f2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80021f4:	687b      	ldr	r3, [r7, #4]
 80021f6:	2b00      	cmp	r3, #0
 80021f8:	d101      	bne.n	80021fe <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80021fa:	2301      	movs	r3, #1
 80021fc:	e272      	b.n	80026e4 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80021fe:	687b      	ldr	r3, [r7, #4]
 8002200:	681b      	ldr	r3, [r3, #0]
 8002202:	f003 0301 	and.w	r3, r3, #1
 8002206:	2b00      	cmp	r3, #0
 8002208:	f000 8087 	beq.w	800231a <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 800220c:	4b92      	ldr	r3, [pc, #584]	@ (8002458 <HAL_RCC_OscConfig+0x26c>)
 800220e:	685b      	ldr	r3, [r3, #4]
 8002210:	f003 030c 	and.w	r3, r3, #12
 8002214:	2b04      	cmp	r3, #4
 8002216:	d00c      	beq.n	8002232 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8002218:	4b8f      	ldr	r3, [pc, #572]	@ (8002458 <HAL_RCC_OscConfig+0x26c>)
 800221a:	685b      	ldr	r3, [r3, #4]
 800221c:	f003 030c 	and.w	r3, r3, #12
 8002220:	2b08      	cmp	r3, #8
 8002222:	d112      	bne.n	800224a <HAL_RCC_OscConfig+0x5e>
 8002224:	4b8c      	ldr	r3, [pc, #560]	@ (8002458 <HAL_RCC_OscConfig+0x26c>)
 8002226:	685b      	ldr	r3, [r3, #4]
 8002228:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800222c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002230:	d10b      	bne.n	800224a <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002232:	4b89      	ldr	r3, [pc, #548]	@ (8002458 <HAL_RCC_OscConfig+0x26c>)
 8002234:	681b      	ldr	r3, [r3, #0]
 8002236:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800223a:	2b00      	cmp	r3, #0
 800223c:	d06c      	beq.n	8002318 <HAL_RCC_OscConfig+0x12c>
 800223e:	687b      	ldr	r3, [r7, #4]
 8002240:	685b      	ldr	r3, [r3, #4]
 8002242:	2b00      	cmp	r3, #0
 8002244:	d168      	bne.n	8002318 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8002246:	2301      	movs	r3, #1
 8002248:	e24c      	b.n	80026e4 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800224a:	687b      	ldr	r3, [r7, #4]
 800224c:	685b      	ldr	r3, [r3, #4]
 800224e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002252:	d106      	bne.n	8002262 <HAL_RCC_OscConfig+0x76>
 8002254:	4b80      	ldr	r3, [pc, #512]	@ (8002458 <HAL_RCC_OscConfig+0x26c>)
 8002256:	681b      	ldr	r3, [r3, #0]
 8002258:	4a7f      	ldr	r2, [pc, #508]	@ (8002458 <HAL_RCC_OscConfig+0x26c>)
 800225a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800225e:	6013      	str	r3, [r2, #0]
 8002260:	e02e      	b.n	80022c0 <HAL_RCC_OscConfig+0xd4>
 8002262:	687b      	ldr	r3, [r7, #4]
 8002264:	685b      	ldr	r3, [r3, #4]
 8002266:	2b00      	cmp	r3, #0
 8002268:	d10c      	bne.n	8002284 <HAL_RCC_OscConfig+0x98>
 800226a:	4b7b      	ldr	r3, [pc, #492]	@ (8002458 <HAL_RCC_OscConfig+0x26c>)
 800226c:	681b      	ldr	r3, [r3, #0]
 800226e:	4a7a      	ldr	r2, [pc, #488]	@ (8002458 <HAL_RCC_OscConfig+0x26c>)
 8002270:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002274:	6013      	str	r3, [r2, #0]
 8002276:	4b78      	ldr	r3, [pc, #480]	@ (8002458 <HAL_RCC_OscConfig+0x26c>)
 8002278:	681b      	ldr	r3, [r3, #0]
 800227a:	4a77      	ldr	r2, [pc, #476]	@ (8002458 <HAL_RCC_OscConfig+0x26c>)
 800227c:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002280:	6013      	str	r3, [r2, #0]
 8002282:	e01d      	b.n	80022c0 <HAL_RCC_OscConfig+0xd4>
 8002284:	687b      	ldr	r3, [r7, #4]
 8002286:	685b      	ldr	r3, [r3, #4]
 8002288:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800228c:	d10c      	bne.n	80022a8 <HAL_RCC_OscConfig+0xbc>
 800228e:	4b72      	ldr	r3, [pc, #456]	@ (8002458 <HAL_RCC_OscConfig+0x26c>)
 8002290:	681b      	ldr	r3, [r3, #0]
 8002292:	4a71      	ldr	r2, [pc, #452]	@ (8002458 <HAL_RCC_OscConfig+0x26c>)
 8002294:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002298:	6013      	str	r3, [r2, #0]
 800229a:	4b6f      	ldr	r3, [pc, #444]	@ (8002458 <HAL_RCC_OscConfig+0x26c>)
 800229c:	681b      	ldr	r3, [r3, #0]
 800229e:	4a6e      	ldr	r2, [pc, #440]	@ (8002458 <HAL_RCC_OscConfig+0x26c>)
 80022a0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80022a4:	6013      	str	r3, [r2, #0]
 80022a6:	e00b      	b.n	80022c0 <HAL_RCC_OscConfig+0xd4>
 80022a8:	4b6b      	ldr	r3, [pc, #428]	@ (8002458 <HAL_RCC_OscConfig+0x26c>)
 80022aa:	681b      	ldr	r3, [r3, #0]
 80022ac:	4a6a      	ldr	r2, [pc, #424]	@ (8002458 <HAL_RCC_OscConfig+0x26c>)
 80022ae:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80022b2:	6013      	str	r3, [r2, #0]
 80022b4:	4b68      	ldr	r3, [pc, #416]	@ (8002458 <HAL_RCC_OscConfig+0x26c>)
 80022b6:	681b      	ldr	r3, [r3, #0]
 80022b8:	4a67      	ldr	r2, [pc, #412]	@ (8002458 <HAL_RCC_OscConfig+0x26c>)
 80022ba:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80022be:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80022c0:	687b      	ldr	r3, [r7, #4]
 80022c2:	685b      	ldr	r3, [r3, #4]
 80022c4:	2b00      	cmp	r3, #0
 80022c6:	d013      	beq.n	80022f0 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80022c8:	f7ff f89a 	bl	8001400 <HAL_GetTick>
 80022cc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80022ce:	e008      	b.n	80022e2 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80022d0:	f7ff f896 	bl	8001400 <HAL_GetTick>
 80022d4:	4602      	mov	r2, r0
 80022d6:	693b      	ldr	r3, [r7, #16]
 80022d8:	1ad3      	subs	r3, r2, r3
 80022da:	2b64      	cmp	r3, #100	@ 0x64
 80022dc:	d901      	bls.n	80022e2 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 80022de:	2303      	movs	r3, #3
 80022e0:	e200      	b.n	80026e4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80022e2:	4b5d      	ldr	r3, [pc, #372]	@ (8002458 <HAL_RCC_OscConfig+0x26c>)
 80022e4:	681b      	ldr	r3, [r3, #0]
 80022e6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80022ea:	2b00      	cmp	r3, #0
 80022ec:	d0f0      	beq.n	80022d0 <HAL_RCC_OscConfig+0xe4>
 80022ee:	e014      	b.n	800231a <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80022f0:	f7ff f886 	bl	8001400 <HAL_GetTick>
 80022f4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80022f6:	e008      	b.n	800230a <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80022f8:	f7ff f882 	bl	8001400 <HAL_GetTick>
 80022fc:	4602      	mov	r2, r0
 80022fe:	693b      	ldr	r3, [r7, #16]
 8002300:	1ad3      	subs	r3, r2, r3
 8002302:	2b64      	cmp	r3, #100	@ 0x64
 8002304:	d901      	bls.n	800230a <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8002306:	2303      	movs	r3, #3
 8002308:	e1ec      	b.n	80026e4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800230a:	4b53      	ldr	r3, [pc, #332]	@ (8002458 <HAL_RCC_OscConfig+0x26c>)
 800230c:	681b      	ldr	r3, [r3, #0]
 800230e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002312:	2b00      	cmp	r3, #0
 8002314:	d1f0      	bne.n	80022f8 <HAL_RCC_OscConfig+0x10c>
 8002316:	e000      	b.n	800231a <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002318:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800231a:	687b      	ldr	r3, [r7, #4]
 800231c:	681b      	ldr	r3, [r3, #0]
 800231e:	f003 0302 	and.w	r3, r3, #2
 8002322:	2b00      	cmp	r3, #0
 8002324:	d063      	beq.n	80023ee <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002326:	4b4c      	ldr	r3, [pc, #304]	@ (8002458 <HAL_RCC_OscConfig+0x26c>)
 8002328:	685b      	ldr	r3, [r3, #4]
 800232a:	f003 030c 	and.w	r3, r3, #12
 800232e:	2b00      	cmp	r3, #0
 8002330:	d00b      	beq.n	800234a <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8002332:	4b49      	ldr	r3, [pc, #292]	@ (8002458 <HAL_RCC_OscConfig+0x26c>)
 8002334:	685b      	ldr	r3, [r3, #4]
 8002336:	f003 030c 	and.w	r3, r3, #12
 800233a:	2b08      	cmp	r3, #8
 800233c:	d11c      	bne.n	8002378 <HAL_RCC_OscConfig+0x18c>
 800233e:	4b46      	ldr	r3, [pc, #280]	@ (8002458 <HAL_RCC_OscConfig+0x26c>)
 8002340:	685b      	ldr	r3, [r3, #4]
 8002342:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002346:	2b00      	cmp	r3, #0
 8002348:	d116      	bne.n	8002378 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800234a:	4b43      	ldr	r3, [pc, #268]	@ (8002458 <HAL_RCC_OscConfig+0x26c>)
 800234c:	681b      	ldr	r3, [r3, #0]
 800234e:	f003 0302 	and.w	r3, r3, #2
 8002352:	2b00      	cmp	r3, #0
 8002354:	d005      	beq.n	8002362 <HAL_RCC_OscConfig+0x176>
 8002356:	687b      	ldr	r3, [r7, #4]
 8002358:	691b      	ldr	r3, [r3, #16]
 800235a:	2b01      	cmp	r3, #1
 800235c:	d001      	beq.n	8002362 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 800235e:	2301      	movs	r3, #1
 8002360:	e1c0      	b.n	80026e4 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002362:	4b3d      	ldr	r3, [pc, #244]	@ (8002458 <HAL_RCC_OscConfig+0x26c>)
 8002364:	681b      	ldr	r3, [r3, #0]
 8002366:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800236a:	687b      	ldr	r3, [r7, #4]
 800236c:	695b      	ldr	r3, [r3, #20]
 800236e:	00db      	lsls	r3, r3, #3
 8002370:	4939      	ldr	r1, [pc, #228]	@ (8002458 <HAL_RCC_OscConfig+0x26c>)
 8002372:	4313      	orrs	r3, r2
 8002374:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002376:	e03a      	b.n	80023ee <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002378:	687b      	ldr	r3, [r7, #4]
 800237a:	691b      	ldr	r3, [r3, #16]
 800237c:	2b00      	cmp	r3, #0
 800237e:	d020      	beq.n	80023c2 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002380:	4b36      	ldr	r3, [pc, #216]	@ (800245c <HAL_RCC_OscConfig+0x270>)
 8002382:	2201      	movs	r2, #1
 8002384:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002386:	f7ff f83b 	bl	8001400 <HAL_GetTick>
 800238a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800238c:	e008      	b.n	80023a0 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800238e:	f7ff f837 	bl	8001400 <HAL_GetTick>
 8002392:	4602      	mov	r2, r0
 8002394:	693b      	ldr	r3, [r7, #16]
 8002396:	1ad3      	subs	r3, r2, r3
 8002398:	2b02      	cmp	r3, #2
 800239a:	d901      	bls.n	80023a0 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 800239c:	2303      	movs	r3, #3
 800239e:	e1a1      	b.n	80026e4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80023a0:	4b2d      	ldr	r3, [pc, #180]	@ (8002458 <HAL_RCC_OscConfig+0x26c>)
 80023a2:	681b      	ldr	r3, [r3, #0]
 80023a4:	f003 0302 	and.w	r3, r3, #2
 80023a8:	2b00      	cmp	r3, #0
 80023aa:	d0f0      	beq.n	800238e <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80023ac:	4b2a      	ldr	r3, [pc, #168]	@ (8002458 <HAL_RCC_OscConfig+0x26c>)
 80023ae:	681b      	ldr	r3, [r3, #0]
 80023b0:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80023b4:	687b      	ldr	r3, [r7, #4]
 80023b6:	695b      	ldr	r3, [r3, #20]
 80023b8:	00db      	lsls	r3, r3, #3
 80023ba:	4927      	ldr	r1, [pc, #156]	@ (8002458 <HAL_RCC_OscConfig+0x26c>)
 80023bc:	4313      	orrs	r3, r2
 80023be:	600b      	str	r3, [r1, #0]
 80023c0:	e015      	b.n	80023ee <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80023c2:	4b26      	ldr	r3, [pc, #152]	@ (800245c <HAL_RCC_OscConfig+0x270>)
 80023c4:	2200      	movs	r2, #0
 80023c6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80023c8:	f7ff f81a 	bl	8001400 <HAL_GetTick>
 80023cc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80023ce:	e008      	b.n	80023e2 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80023d0:	f7ff f816 	bl	8001400 <HAL_GetTick>
 80023d4:	4602      	mov	r2, r0
 80023d6:	693b      	ldr	r3, [r7, #16]
 80023d8:	1ad3      	subs	r3, r2, r3
 80023da:	2b02      	cmp	r3, #2
 80023dc:	d901      	bls.n	80023e2 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 80023de:	2303      	movs	r3, #3
 80023e0:	e180      	b.n	80026e4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80023e2:	4b1d      	ldr	r3, [pc, #116]	@ (8002458 <HAL_RCC_OscConfig+0x26c>)
 80023e4:	681b      	ldr	r3, [r3, #0]
 80023e6:	f003 0302 	and.w	r3, r3, #2
 80023ea:	2b00      	cmp	r3, #0
 80023ec:	d1f0      	bne.n	80023d0 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80023ee:	687b      	ldr	r3, [r7, #4]
 80023f0:	681b      	ldr	r3, [r3, #0]
 80023f2:	f003 0308 	and.w	r3, r3, #8
 80023f6:	2b00      	cmp	r3, #0
 80023f8:	d03a      	beq.n	8002470 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80023fa:	687b      	ldr	r3, [r7, #4]
 80023fc:	699b      	ldr	r3, [r3, #24]
 80023fe:	2b00      	cmp	r3, #0
 8002400:	d019      	beq.n	8002436 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002402:	4b17      	ldr	r3, [pc, #92]	@ (8002460 <HAL_RCC_OscConfig+0x274>)
 8002404:	2201      	movs	r2, #1
 8002406:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002408:	f7fe fffa 	bl	8001400 <HAL_GetTick>
 800240c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800240e:	e008      	b.n	8002422 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002410:	f7fe fff6 	bl	8001400 <HAL_GetTick>
 8002414:	4602      	mov	r2, r0
 8002416:	693b      	ldr	r3, [r7, #16]
 8002418:	1ad3      	subs	r3, r2, r3
 800241a:	2b02      	cmp	r3, #2
 800241c:	d901      	bls.n	8002422 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 800241e:	2303      	movs	r3, #3
 8002420:	e160      	b.n	80026e4 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002422:	4b0d      	ldr	r3, [pc, #52]	@ (8002458 <HAL_RCC_OscConfig+0x26c>)
 8002424:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002426:	f003 0302 	and.w	r3, r3, #2
 800242a:	2b00      	cmp	r3, #0
 800242c:	d0f0      	beq.n	8002410 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 800242e:	2001      	movs	r0, #1
 8002430:	f000 face 	bl	80029d0 <RCC_Delay>
 8002434:	e01c      	b.n	8002470 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002436:	4b0a      	ldr	r3, [pc, #40]	@ (8002460 <HAL_RCC_OscConfig+0x274>)
 8002438:	2200      	movs	r2, #0
 800243a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800243c:	f7fe ffe0 	bl	8001400 <HAL_GetTick>
 8002440:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002442:	e00f      	b.n	8002464 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002444:	f7fe ffdc 	bl	8001400 <HAL_GetTick>
 8002448:	4602      	mov	r2, r0
 800244a:	693b      	ldr	r3, [r7, #16]
 800244c:	1ad3      	subs	r3, r2, r3
 800244e:	2b02      	cmp	r3, #2
 8002450:	d908      	bls.n	8002464 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8002452:	2303      	movs	r3, #3
 8002454:	e146      	b.n	80026e4 <HAL_RCC_OscConfig+0x4f8>
 8002456:	bf00      	nop
 8002458:	40021000 	.word	0x40021000
 800245c:	42420000 	.word	0x42420000
 8002460:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002464:	4b92      	ldr	r3, [pc, #584]	@ (80026b0 <HAL_RCC_OscConfig+0x4c4>)
 8002466:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002468:	f003 0302 	and.w	r3, r3, #2
 800246c:	2b00      	cmp	r3, #0
 800246e:	d1e9      	bne.n	8002444 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002470:	687b      	ldr	r3, [r7, #4]
 8002472:	681b      	ldr	r3, [r3, #0]
 8002474:	f003 0304 	and.w	r3, r3, #4
 8002478:	2b00      	cmp	r3, #0
 800247a:	f000 80a6 	beq.w	80025ca <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 800247e:	2300      	movs	r3, #0
 8002480:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002482:	4b8b      	ldr	r3, [pc, #556]	@ (80026b0 <HAL_RCC_OscConfig+0x4c4>)
 8002484:	69db      	ldr	r3, [r3, #28]
 8002486:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800248a:	2b00      	cmp	r3, #0
 800248c:	d10d      	bne.n	80024aa <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800248e:	4b88      	ldr	r3, [pc, #544]	@ (80026b0 <HAL_RCC_OscConfig+0x4c4>)
 8002490:	69db      	ldr	r3, [r3, #28]
 8002492:	4a87      	ldr	r2, [pc, #540]	@ (80026b0 <HAL_RCC_OscConfig+0x4c4>)
 8002494:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002498:	61d3      	str	r3, [r2, #28]
 800249a:	4b85      	ldr	r3, [pc, #532]	@ (80026b0 <HAL_RCC_OscConfig+0x4c4>)
 800249c:	69db      	ldr	r3, [r3, #28]
 800249e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80024a2:	60bb      	str	r3, [r7, #8]
 80024a4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80024a6:	2301      	movs	r3, #1
 80024a8:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80024aa:	4b82      	ldr	r3, [pc, #520]	@ (80026b4 <HAL_RCC_OscConfig+0x4c8>)
 80024ac:	681b      	ldr	r3, [r3, #0]
 80024ae:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80024b2:	2b00      	cmp	r3, #0
 80024b4:	d118      	bne.n	80024e8 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80024b6:	4b7f      	ldr	r3, [pc, #508]	@ (80026b4 <HAL_RCC_OscConfig+0x4c8>)
 80024b8:	681b      	ldr	r3, [r3, #0]
 80024ba:	4a7e      	ldr	r2, [pc, #504]	@ (80026b4 <HAL_RCC_OscConfig+0x4c8>)
 80024bc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80024c0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80024c2:	f7fe ff9d 	bl	8001400 <HAL_GetTick>
 80024c6:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80024c8:	e008      	b.n	80024dc <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80024ca:	f7fe ff99 	bl	8001400 <HAL_GetTick>
 80024ce:	4602      	mov	r2, r0
 80024d0:	693b      	ldr	r3, [r7, #16]
 80024d2:	1ad3      	subs	r3, r2, r3
 80024d4:	2b64      	cmp	r3, #100	@ 0x64
 80024d6:	d901      	bls.n	80024dc <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 80024d8:	2303      	movs	r3, #3
 80024da:	e103      	b.n	80026e4 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80024dc:	4b75      	ldr	r3, [pc, #468]	@ (80026b4 <HAL_RCC_OscConfig+0x4c8>)
 80024de:	681b      	ldr	r3, [r3, #0]
 80024e0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80024e4:	2b00      	cmp	r3, #0
 80024e6:	d0f0      	beq.n	80024ca <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80024e8:	687b      	ldr	r3, [r7, #4]
 80024ea:	68db      	ldr	r3, [r3, #12]
 80024ec:	2b01      	cmp	r3, #1
 80024ee:	d106      	bne.n	80024fe <HAL_RCC_OscConfig+0x312>
 80024f0:	4b6f      	ldr	r3, [pc, #444]	@ (80026b0 <HAL_RCC_OscConfig+0x4c4>)
 80024f2:	6a1b      	ldr	r3, [r3, #32]
 80024f4:	4a6e      	ldr	r2, [pc, #440]	@ (80026b0 <HAL_RCC_OscConfig+0x4c4>)
 80024f6:	f043 0301 	orr.w	r3, r3, #1
 80024fa:	6213      	str	r3, [r2, #32]
 80024fc:	e02d      	b.n	800255a <HAL_RCC_OscConfig+0x36e>
 80024fe:	687b      	ldr	r3, [r7, #4]
 8002500:	68db      	ldr	r3, [r3, #12]
 8002502:	2b00      	cmp	r3, #0
 8002504:	d10c      	bne.n	8002520 <HAL_RCC_OscConfig+0x334>
 8002506:	4b6a      	ldr	r3, [pc, #424]	@ (80026b0 <HAL_RCC_OscConfig+0x4c4>)
 8002508:	6a1b      	ldr	r3, [r3, #32]
 800250a:	4a69      	ldr	r2, [pc, #420]	@ (80026b0 <HAL_RCC_OscConfig+0x4c4>)
 800250c:	f023 0301 	bic.w	r3, r3, #1
 8002510:	6213      	str	r3, [r2, #32]
 8002512:	4b67      	ldr	r3, [pc, #412]	@ (80026b0 <HAL_RCC_OscConfig+0x4c4>)
 8002514:	6a1b      	ldr	r3, [r3, #32]
 8002516:	4a66      	ldr	r2, [pc, #408]	@ (80026b0 <HAL_RCC_OscConfig+0x4c4>)
 8002518:	f023 0304 	bic.w	r3, r3, #4
 800251c:	6213      	str	r3, [r2, #32]
 800251e:	e01c      	b.n	800255a <HAL_RCC_OscConfig+0x36e>
 8002520:	687b      	ldr	r3, [r7, #4]
 8002522:	68db      	ldr	r3, [r3, #12]
 8002524:	2b05      	cmp	r3, #5
 8002526:	d10c      	bne.n	8002542 <HAL_RCC_OscConfig+0x356>
 8002528:	4b61      	ldr	r3, [pc, #388]	@ (80026b0 <HAL_RCC_OscConfig+0x4c4>)
 800252a:	6a1b      	ldr	r3, [r3, #32]
 800252c:	4a60      	ldr	r2, [pc, #384]	@ (80026b0 <HAL_RCC_OscConfig+0x4c4>)
 800252e:	f043 0304 	orr.w	r3, r3, #4
 8002532:	6213      	str	r3, [r2, #32]
 8002534:	4b5e      	ldr	r3, [pc, #376]	@ (80026b0 <HAL_RCC_OscConfig+0x4c4>)
 8002536:	6a1b      	ldr	r3, [r3, #32]
 8002538:	4a5d      	ldr	r2, [pc, #372]	@ (80026b0 <HAL_RCC_OscConfig+0x4c4>)
 800253a:	f043 0301 	orr.w	r3, r3, #1
 800253e:	6213      	str	r3, [r2, #32]
 8002540:	e00b      	b.n	800255a <HAL_RCC_OscConfig+0x36e>
 8002542:	4b5b      	ldr	r3, [pc, #364]	@ (80026b0 <HAL_RCC_OscConfig+0x4c4>)
 8002544:	6a1b      	ldr	r3, [r3, #32]
 8002546:	4a5a      	ldr	r2, [pc, #360]	@ (80026b0 <HAL_RCC_OscConfig+0x4c4>)
 8002548:	f023 0301 	bic.w	r3, r3, #1
 800254c:	6213      	str	r3, [r2, #32]
 800254e:	4b58      	ldr	r3, [pc, #352]	@ (80026b0 <HAL_RCC_OscConfig+0x4c4>)
 8002550:	6a1b      	ldr	r3, [r3, #32]
 8002552:	4a57      	ldr	r2, [pc, #348]	@ (80026b0 <HAL_RCC_OscConfig+0x4c4>)
 8002554:	f023 0304 	bic.w	r3, r3, #4
 8002558:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800255a:	687b      	ldr	r3, [r7, #4]
 800255c:	68db      	ldr	r3, [r3, #12]
 800255e:	2b00      	cmp	r3, #0
 8002560:	d015      	beq.n	800258e <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002562:	f7fe ff4d 	bl	8001400 <HAL_GetTick>
 8002566:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002568:	e00a      	b.n	8002580 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800256a:	f7fe ff49 	bl	8001400 <HAL_GetTick>
 800256e:	4602      	mov	r2, r0
 8002570:	693b      	ldr	r3, [r7, #16]
 8002572:	1ad3      	subs	r3, r2, r3
 8002574:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002578:	4293      	cmp	r3, r2
 800257a:	d901      	bls.n	8002580 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 800257c:	2303      	movs	r3, #3
 800257e:	e0b1      	b.n	80026e4 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002580:	4b4b      	ldr	r3, [pc, #300]	@ (80026b0 <HAL_RCC_OscConfig+0x4c4>)
 8002582:	6a1b      	ldr	r3, [r3, #32]
 8002584:	f003 0302 	and.w	r3, r3, #2
 8002588:	2b00      	cmp	r3, #0
 800258a:	d0ee      	beq.n	800256a <HAL_RCC_OscConfig+0x37e>
 800258c:	e014      	b.n	80025b8 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800258e:	f7fe ff37 	bl	8001400 <HAL_GetTick>
 8002592:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002594:	e00a      	b.n	80025ac <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002596:	f7fe ff33 	bl	8001400 <HAL_GetTick>
 800259a:	4602      	mov	r2, r0
 800259c:	693b      	ldr	r3, [r7, #16]
 800259e:	1ad3      	subs	r3, r2, r3
 80025a0:	f241 3288 	movw	r2, #5000	@ 0x1388
 80025a4:	4293      	cmp	r3, r2
 80025a6:	d901      	bls.n	80025ac <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 80025a8:	2303      	movs	r3, #3
 80025aa:	e09b      	b.n	80026e4 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80025ac:	4b40      	ldr	r3, [pc, #256]	@ (80026b0 <HAL_RCC_OscConfig+0x4c4>)
 80025ae:	6a1b      	ldr	r3, [r3, #32]
 80025b0:	f003 0302 	and.w	r3, r3, #2
 80025b4:	2b00      	cmp	r3, #0
 80025b6:	d1ee      	bne.n	8002596 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80025b8:	7dfb      	ldrb	r3, [r7, #23]
 80025ba:	2b01      	cmp	r3, #1
 80025bc:	d105      	bne.n	80025ca <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80025be:	4b3c      	ldr	r3, [pc, #240]	@ (80026b0 <HAL_RCC_OscConfig+0x4c4>)
 80025c0:	69db      	ldr	r3, [r3, #28]
 80025c2:	4a3b      	ldr	r2, [pc, #236]	@ (80026b0 <HAL_RCC_OscConfig+0x4c4>)
 80025c4:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80025c8:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80025ca:	687b      	ldr	r3, [r7, #4]
 80025cc:	69db      	ldr	r3, [r3, #28]
 80025ce:	2b00      	cmp	r3, #0
 80025d0:	f000 8087 	beq.w	80026e2 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80025d4:	4b36      	ldr	r3, [pc, #216]	@ (80026b0 <HAL_RCC_OscConfig+0x4c4>)
 80025d6:	685b      	ldr	r3, [r3, #4]
 80025d8:	f003 030c 	and.w	r3, r3, #12
 80025dc:	2b08      	cmp	r3, #8
 80025de:	d061      	beq.n	80026a4 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80025e0:	687b      	ldr	r3, [r7, #4]
 80025e2:	69db      	ldr	r3, [r3, #28]
 80025e4:	2b02      	cmp	r3, #2
 80025e6:	d146      	bne.n	8002676 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80025e8:	4b33      	ldr	r3, [pc, #204]	@ (80026b8 <HAL_RCC_OscConfig+0x4cc>)
 80025ea:	2200      	movs	r2, #0
 80025ec:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80025ee:	f7fe ff07 	bl	8001400 <HAL_GetTick>
 80025f2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80025f4:	e008      	b.n	8002608 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80025f6:	f7fe ff03 	bl	8001400 <HAL_GetTick>
 80025fa:	4602      	mov	r2, r0
 80025fc:	693b      	ldr	r3, [r7, #16]
 80025fe:	1ad3      	subs	r3, r2, r3
 8002600:	2b02      	cmp	r3, #2
 8002602:	d901      	bls.n	8002608 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8002604:	2303      	movs	r3, #3
 8002606:	e06d      	b.n	80026e4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002608:	4b29      	ldr	r3, [pc, #164]	@ (80026b0 <HAL_RCC_OscConfig+0x4c4>)
 800260a:	681b      	ldr	r3, [r3, #0]
 800260c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002610:	2b00      	cmp	r3, #0
 8002612:	d1f0      	bne.n	80025f6 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8002614:	687b      	ldr	r3, [r7, #4]
 8002616:	6a1b      	ldr	r3, [r3, #32]
 8002618:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800261c:	d108      	bne.n	8002630 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 800261e:	4b24      	ldr	r3, [pc, #144]	@ (80026b0 <HAL_RCC_OscConfig+0x4c4>)
 8002620:	685b      	ldr	r3, [r3, #4]
 8002622:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 8002626:	687b      	ldr	r3, [r7, #4]
 8002628:	689b      	ldr	r3, [r3, #8]
 800262a:	4921      	ldr	r1, [pc, #132]	@ (80026b0 <HAL_RCC_OscConfig+0x4c4>)
 800262c:	4313      	orrs	r3, r2
 800262e:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002630:	4b1f      	ldr	r3, [pc, #124]	@ (80026b0 <HAL_RCC_OscConfig+0x4c4>)
 8002632:	685b      	ldr	r3, [r3, #4]
 8002634:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8002638:	687b      	ldr	r3, [r7, #4]
 800263a:	6a19      	ldr	r1, [r3, #32]
 800263c:	687b      	ldr	r3, [r7, #4]
 800263e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002640:	430b      	orrs	r3, r1
 8002642:	491b      	ldr	r1, [pc, #108]	@ (80026b0 <HAL_RCC_OscConfig+0x4c4>)
 8002644:	4313      	orrs	r3, r2
 8002646:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002648:	4b1b      	ldr	r3, [pc, #108]	@ (80026b8 <HAL_RCC_OscConfig+0x4cc>)
 800264a:	2201      	movs	r2, #1
 800264c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800264e:	f7fe fed7 	bl	8001400 <HAL_GetTick>
 8002652:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002654:	e008      	b.n	8002668 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002656:	f7fe fed3 	bl	8001400 <HAL_GetTick>
 800265a:	4602      	mov	r2, r0
 800265c:	693b      	ldr	r3, [r7, #16]
 800265e:	1ad3      	subs	r3, r2, r3
 8002660:	2b02      	cmp	r3, #2
 8002662:	d901      	bls.n	8002668 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8002664:	2303      	movs	r3, #3
 8002666:	e03d      	b.n	80026e4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002668:	4b11      	ldr	r3, [pc, #68]	@ (80026b0 <HAL_RCC_OscConfig+0x4c4>)
 800266a:	681b      	ldr	r3, [r3, #0]
 800266c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002670:	2b00      	cmp	r3, #0
 8002672:	d0f0      	beq.n	8002656 <HAL_RCC_OscConfig+0x46a>
 8002674:	e035      	b.n	80026e2 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002676:	4b10      	ldr	r3, [pc, #64]	@ (80026b8 <HAL_RCC_OscConfig+0x4cc>)
 8002678:	2200      	movs	r2, #0
 800267a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800267c:	f7fe fec0 	bl	8001400 <HAL_GetTick>
 8002680:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002682:	e008      	b.n	8002696 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002684:	f7fe febc 	bl	8001400 <HAL_GetTick>
 8002688:	4602      	mov	r2, r0
 800268a:	693b      	ldr	r3, [r7, #16]
 800268c:	1ad3      	subs	r3, r2, r3
 800268e:	2b02      	cmp	r3, #2
 8002690:	d901      	bls.n	8002696 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8002692:	2303      	movs	r3, #3
 8002694:	e026      	b.n	80026e4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002696:	4b06      	ldr	r3, [pc, #24]	@ (80026b0 <HAL_RCC_OscConfig+0x4c4>)
 8002698:	681b      	ldr	r3, [r3, #0]
 800269a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800269e:	2b00      	cmp	r3, #0
 80026a0:	d1f0      	bne.n	8002684 <HAL_RCC_OscConfig+0x498>
 80026a2:	e01e      	b.n	80026e2 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80026a4:	687b      	ldr	r3, [r7, #4]
 80026a6:	69db      	ldr	r3, [r3, #28]
 80026a8:	2b01      	cmp	r3, #1
 80026aa:	d107      	bne.n	80026bc <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 80026ac:	2301      	movs	r3, #1
 80026ae:	e019      	b.n	80026e4 <HAL_RCC_OscConfig+0x4f8>
 80026b0:	40021000 	.word	0x40021000
 80026b4:	40007000 	.word	0x40007000
 80026b8:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80026bc:	4b0b      	ldr	r3, [pc, #44]	@ (80026ec <HAL_RCC_OscConfig+0x500>)
 80026be:	685b      	ldr	r3, [r3, #4]
 80026c0:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80026c2:	68fb      	ldr	r3, [r7, #12]
 80026c4:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 80026c8:	687b      	ldr	r3, [r7, #4]
 80026ca:	6a1b      	ldr	r3, [r3, #32]
 80026cc:	429a      	cmp	r2, r3
 80026ce:	d106      	bne.n	80026de <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 80026d0:	68fb      	ldr	r3, [r7, #12]
 80026d2:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 80026d6:	687b      	ldr	r3, [r7, #4]
 80026d8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80026da:	429a      	cmp	r2, r3
 80026dc:	d001      	beq.n	80026e2 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 80026de:	2301      	movs	r3, #1
 80026e0:	e000      	b.n	80026e4 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 80026e2:	2300      	movs	r3, #0
}
 80026e4:	4618      	mov	r0, r3
 80026e6:	3718      	adds	r7, #24
 80026e8:	46bd      	mov	sp, r7
 80026ea:	bd80      	pop	{r7, pc}
 80026ec:	40021000 	.word	0x40021000

080026f0 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80026f0:	b580      	push	{r7, lr}
 80026f2:	b084      	sub	sp, #16
 80026f4:	af00      	add	r7, sp, #0
 80026f6:	6078      	str	r0, [r7, #4]
 80026f8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80026fa:	687b      	ldr	r3, [r7, #4]
 80026fc:	2b00      	cmp	r3, #0
 80026fe:	d101      	bne.n	8002704 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002700:	2301      	movs	r3, #1
 8002702:	e0d0      	b.n	80028a6 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002704:	4b6a      	ldr	r3, [pc, #424]	@ (80028b0 <HAL_RCC_ClockConfig+0x1c0>)
 8002706:	681b      	ldr	r3, [r3, #0]
 8002708:	f003 0307 	and.w	r3, r3, #7
 800270c:	683a      	ldr	r2, [r7, #0]
 800270e:	429a      	cmp	r2, r3
 8002710:	d910      	bls.n	8002734 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002712:	4b67      	ldr	r3, [pc, #412]	@ (80028b0 <HAL_RCC_ClockConfig+0x1c0>)
 8002714:	681b      	ldr	r3, [r3, #0]
 8002716:	f023 0207 	bic.w	r2, r3, #7
 800271a:	4965      	ldr	r1, [pc, #404]	@ (80028b0 <HAL_RCC_ClockConfig+0x1c0>)
 800271c:	683b      	ldr	r3, [r7, #0]
 800271e:	4313      	orrs	r3, r2
 8002720:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002722:	4b63      	ldr	r3, [pc, #396]	@ (80028b0 <HAL_RCC_ClockConfig+0x1c0>)
 8002724:	681b      	ldr	r3, [r3, #0]
 8002726:	f003 0307 	and.w	r3, r3, #7
 800272a:	683a      	ldr	r2, [r7, #0]
 800272c:	429a      	cmp	r2, r3
 800272e:	d001      	beq.n	8002734 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8002730:	2301      	movs	r3, #1
 8002732:	e0b8      	b.n	80028a6 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002734:	687b      	ldr	r3, [r7, #4]
 8002736:	681b      	ldr	r3, [r3, #0]
 8002738:	f003 0302 	and.w	r3, r3, #2
 800273c:	2b00      	cmp	r3, #0
 800273e:	d020      	beq.n	8002782 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002740:	687b      	ldr	r3, [r7, #4]
 8002742:	681b      	ldr	r3, [r3, #0]
 8002744:	f003 0304 	and.w	r3, r3, #4
 8002748:	2b00      	cmp	r3, #0
 800274a:	d005      	beq.n	8002758 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800274c:	4b59      	ldr	r3, [pc, #356]	@ (80028b4 <HAL_RCC_ClockConfig+0x1c4>)
 800274e:	685b      	ldr	r3, [r3, #4]
 8002750:	4a58      	ldr	r2, [pc, #352]	@ (80028b4 <HAL_RCC_ClockConfig+0x1c4>)
 8002752:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8002756:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002758:	687b      	ldr	r3, [r7, #4]
 800275a:	681b      	ldr	r3, [r3, #0]
 800275c:	f003 0308 	and.w	r3, r3, #8
 8002760:	2b00      	cmp	r3, #0
 8002762:	d005      	beq.n	8002770 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002764:	4b53      	ldr	r3, [pc, #332]	@ (80028b4 <HAL_RCC_ClockConfig+0x1c4>)
 8002766:	685b      	ldr	r3, [r3, #4]
 8002768:	4a52      	ldr	r2, [pc, #328]	@ (80028b4 <HAL_RCC_ClockConfig+0x1c4>)
 800276a:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 800276e:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002770:	4b50      	ldr	r3, [pc, #320]	@ (80028b4 <HAL_RCC_ClockConfig+0x1c4>)
 8002772:	685b      	ldr	r3, [r3, #4]
 8002774:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002778:	687b      	ldr	r3, [r7, #4]
 800277a:	689b      	ldr	r3, [r3, #8]
 800277c:	494d      	ldr	r1, [pc, #308]	@ (80028b4 <HAL_RCC_ClockConfig+0x1c4>)
 800277e:	4313      	orrs	r3, r2
 8002780:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002782:	687b      	ldr	r3, [r7, #4]
 8002784:	681b      	ldr	r3, [r3, #0]
 8002786:	f003 0301 	and.w	r3, r3, #1
 800278a:	2b00      	cmp	r3, #0
 800278c:	d040      	beq.n	8002810 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800278e:	687b      	ldr	r3, [r7, #4]
 8002790:	685b      	ldr	r3, [r3, #4]
 8002792:	2b01      	cmp	r3, #1
 8002794:	d107      	bne.n	80027a6 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002796:	4b47      	ldr	r3, [pc, #284]	@ (80028b4 <HAL_RCC_ClockConfig+0x1c4>)
 8002798:	681b      	ldr	r3, [r3, #0]
 800279a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800279e:	2b00      	cmp	r3, #0
 80027a0:	d115      	bne.n	80027ce <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80027a2:	2301      	movs	r3, #1
 80027a4:	e07f      	b.n	80028a6 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80027a6:	687b      	ldr	r3, [r7, #4]
 80027a8:	685b      	ldr	r3, [r3, #4]
 80027aa:	2b02      	cmp	r3, #2
 80027ac:	d107      	bne.n	80027be <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80027ae:	4b41      	ldr	r3, [pc, #260]	@ (80028b4 <HAL_RCC_ClockConfig+0x1c4>)
 80027b0:	681b      	ldr	r3, [r3, #0]
 80027b2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80027b6:	2b00      	cmp	r3, #0
 80027b8:	d109      	bne.n	80027ce <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80027ba:	2301      	movs	r3, #1
 80027bc:	e073      	b.n	80028a6 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80027be:	4b3d      	ldr	r3, [pc, #244]	@ (80028b4 <HAL_RCC_ClockConfig+0x1c4>)
 80027c0:	681b      	ldr	r3, [r3, #0]
 80027c2:	f003 0302 	and.w	r3, r3, #2
 80027c6:	2b00      	cmp	r3, #0
 80027c8:	d101      	bne.n	80027ce <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80027ca:	2301      	movs	r3, #1
 80027cc:	e06b      	b.n	80028a6 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80027ce:	4b39      	ldr	r3, [pc, #228]	@ (80028b4 <HAL_RCC_ClockConfig+0x1c4>)
 80027d0:	685b      	ldr	r3, [r3, #4]
 80027d2:	f023 0203 	bic.w	r2, r3, #3
 80027d6:	687b      	ldr	r3, [r7, #4]
 80027d8:	685b      	ldr	r3, [r3, #4]
 80027da:	4936      	ldr	r1, [pc, #216]	@ (80028b4 <HAL_RCC_ClockConfig+0x1c4>)
 80027dc:	4313      	orrs	r3, r2
 80027de:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80027e0:	f7fe fe0e 	bl	8001400 <HAL_GetTick>
 80027e4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80027e6:	e00a      	b.n	80027fe <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80027e8:	f7fe fe0a 	bl	8001400 <HAL_GetTick>
 80027ec:	4602      	mov	r2, r0
 80027ee:	68fb      	ldr	r3, [r7, #12]
 80027f0:	1ad3      	subs	r3, r2, r3
 80027f2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80027f6:	4293      	cmp	r3, r2
 80027f8:	d901      	bls.n	80027fe <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80027fa:	2303      	movs	r3, #3
 80027fc:	e053      	b.n	80028a6 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80027fe:	4b2d      	ldr	r3, [pc, #180]	@ (80028b4 <HAL_RCC_ClockConfig+0x1c4>)
 8002800:	685b      	ldr	r3, [r3, #4]
 8002802:	f003 020c 	and.w	r2, r3, #12
 8002806:	687b      	ldr	r3, [r7, #4]
 8002808:	685b      	ldr	r3, [r3, #4]
 800280a:	009b      	lsls	r3, r3, #2
 800280c:	429a      	cmp	r2, r3
 800280e:	d1eb      	bne.n	80027e8 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002810:	4b27      	ldr	r3, [pc, #156]	@ (80028b0 <HAL_RCC_ClockConfig+0x1c0>)
 8002812:	681b      	ldr	r3, [r3, #0]
 8002814:	f003 0307 	and.w	r3, r3, #7
 8002818:	683a      	ldr	r2, [r7, #0]
 800281a:	429a      	cmp	r2, r3
 800281c:	d210      	bcs.n	8002840 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800281e:	4b24      	ldr	r3, [pc, #144]	@ (80028b0 <HAL_RCC_ClockConfig+0x1c0>)
 8002820:	681b      	ldr	r3, [r3, #0]
 8002822:	f023 0207 	bic.w	r2, r3, #7
 8002826:	4922      	ldr	r1, [pc, #136]	@ (80028b0 <HAL_RCC_ClockConfig+0x1c0>)
 8002828:	683b      	ldr	r3, [r7, #0]
 800282a:	4313      	orrs	r3, r2
 800282c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800282e:	4b20      	ldr	r3, [pc, #128]	@ (80028b0 <HAL_RCC_ClockConfig+0x1c0>)
 8002830:	681b      	ldr	r3, [r3, #0]
 8002832:	f003 0307 	and.w	r3, r3, #7
 8002836:	683a      	ldr	r2, [r7, #0]
 8002838:	429a      	cmp	r2, r3
 800283a:	d001      	beq.n	8002840 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 800283c:	2301      	movs	r3, #1
 800283e:	e032      	b.n	80028a6 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	681b      	ldr	r3, [r3, #0]
 8002844:	f003 0304 	and.w	r3, r3, #4
 8002848:	2b00      	cmp	r3, #0
 800284a:	d008      	beq.n	800285e <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800284c:	4b19      	ldr	r3, [pc, #100]	@ (80028b4 <HAL_RCC_ClockConfig+0x1c4>)
 800284e:	685b      	ldr	r3, [r3, #4]
 8002850:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8002854:	687b      	ldr	r3, [r7, #4]
 8002856:	68db      	ldr	r3, [r3, #12]
 8002858:	4916      	ldr	r1, [pc, #88]	@ (80028b4 <HAL_RCC_ClockConfig+0x1c4>)
 800285a:	4313      	orrs	r3, r2
 800285c:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800285e:	687b      	ldr	r3, [r7, #4]
 8002860:	681b      	ldr	r3, [r3, #0]
 8002862:	f003 0308 	and.w	r3, r3, #8
 8002866:	2b00      	cmp	r3, #0
 8002868:	d009      	beq.n	800287e <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800286a:	4b12      	ldr	r3, [pc, #72]	@ (80028b4 <HAL_RCC_ClockConfig+0x1c4>)
 800286c:	685b      	ldr	r3, [r3, #4]
 800286e:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8002872:	687b      	ldr	r3, [r7, #4]
 8002874:	691b      	ldr	r3, [r3, #16]
 8002876:	00db      	lsls	r3, r3, #3
 8002878:	490e      	ldr	r1, [pc, #56]	@ (80028b4 <HAL_RCC_ClockConfig+0x1c4>)
 800287a:	4313      	orrs	r3, r2
 800287c:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800287e:	f000 f821 	bl	80028c4 <HAL_RCC_GetSysClockFreq>
 8002882:	4602      	mov	r2, r0
 8002884:	4b0b      	ldr	r3, [pc, #44]	@ (80028b4 <HAL_RCC_ClockConfig+0x1c4>)
 8002886:	685b      	ldr	r3, [r3, #4]
 8002888:	091b      	lsrs	r3, r3, #4
 800288a:	f003 030f 	and.w	r3, r3, #15
 800288e:	490a      	ldr	r1, [pc, #40]	@ (80028b8 <HAL_RCC_ClockConfig+0x1c8>)
 8002890:	5ccb      	ldrb	r3, [r1, r3]
 8002892:	fa22 f303 	lsr.w	r3, r2, r3
 8002896:	4a09      	ldr	r2, [pc, #36]	@ (80028bc <HAL_RCC_ClockConfig+0x1cc>)
 8002898:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800289a:	4b09      	ldr	r3, [pc, #36]	@ (80028c0 <HAL_RCC_ClockConfig+0x1d0>)
 800289c:	681b      	ldr	r3, [r3, #0]
 800289e:	4618      	mov	r0, r3
 80028a0:	f7fe fd6c 	bl	800137c <HAL_InitTick>

  return HAL_OK;
 80028a4:	2300      	movs	r3, #0
}
 80028a6:	4618      	mov	r0, r3
 80028a8:	3710      	adds	r7, #16
 80028aa:	46bd      	mov	sp, r7
 80028ac:	bd80      	pop	{r7, pc}
 80028ae:	bf00      	nop
 80028b0:	40022000 	.word	0x40022000
 80028b4:	40021000 	.word	0x40021000
 80028b8:	080050c4 	.word	0x080050c4
 80028bc:	20000000 	.word	0x20000000
 80028c0:	20000004 	.word	0x20000004

080028c4 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80028c4:	b480      	push	{r7}
 80028c6:	b087      	sub	sp, #28
 80028c8:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80028ca:	2300      	movs	r3, #0
 80028cc:	60fb      	str	r3, [r7, #12]
 80028ce:	2300      	movs	r3, #0
 80028d0:	60bb      	str	r3, [r7, #8]
 80028d2:	2300      	movs	r3, #0
 80028d4:	617b      	str	r3, [r7, #20]
 80028d6:	2300      	movs	r3, #0
 80028d8:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 80028da:	2300      	movs	r3, #0
 80028dc:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80028de:	4b1e      	ldr	r3, [pc, #120]	@ (8002958 <HAL_RCC_GetSysClockFreq+0x94>)
 80028e0:	685b      	ldr	r3, [r3, #4]
 80028e2:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80028e4:	68fb      	ldr	r3, [r7, #12]
 80028e6:	f003 030c 	and.w	r3, r3, #12
 80028ea:	2b04      	cmp	r3, #4
 80028ec:	d002      	beq.n	80028f4 <HAL_RCC_GetSysClockFreq+0x30>
 80028ee:	2b08      	cmp	r3, #8
 80028f0:	d003      	beq.n	80028fa <HAL_RCC_GetSysClockFreq+0x36>
 80028f2:	e027      	b.n	8002944 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80028f4:	4b19      	ldr	r3, [pc, #100]	@ (800295c <HAL_RCC_GetSysClockFreq+0x98>)
 80028f6:	613b      	str	r3, [r7, #16]
      break;
 80028f8:	e027      	b.n	800294a <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80028fa:	68fb      	ldr	r3, [r7, #12]
 80028fc:	0c9b      	lsrs	r3, r3, #18
 80028fe:	f003 030f 	and.w	r3, r3, #15
 8002902:	4a17      	ldr	r2, [pc, #92]	@ (8002960 <HAL_RCC_GetSysClockFreq+0x9c>)
 8002904:	5cd3      	ldrb	r3, [r2, r3]
 8002906:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8002908:	68fb      	ldr	r3, [r7, #12]
 800290a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800290e:	2b00      	cmp	r3, #0
 8002910:	d010      	beq.n	8002934 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8002912:	4b11      	ldr	r3, [pc, #68]	@ (8002958 <HAL_RCC_GetSysClockFreq+0x94>)
 8002914:	685b      	ldr	r3, [r3, #4]
 8002916:	0c5b      	lsrs	r3, r3, #17
 8002918:	f003 0301 	and.w	r3, r3, #1
 800291c:	4a11      	ldr	r2, [pc, #68]	@ (8002964 <HAL_RCC_GetSysClockFreq+0xa0>)
 800291e:	5cd3      	ldrb	r3, [r2, r3]
 8002920:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8002922:	687b      	ldr	r3, [r7, #4]
 8002924:	4a0d      	ldr	r2, [pc, #52]	@ (800295c <HAL_RCC_GetSysClockFreq+0x98>)
 8002926:	fb03 f202 	mul.w	r2, r3, r2
 800292a:	68bb      	ldr	r3, [r7, #8]
 800292c:	fbb2 f3f3 	udiv	r3, r2, r3
 8002930:	617b      	str	r3, [r7, #20]
 8002932:	e004      	b.n	800293e <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	4a0c      	ldr	r2, [pc, #48]	@ (8002968 <HAL_RCC_GetSysClockFreq+0xa4>)
 8002938:	fb02 f303 	mul.w	r3, r2, r3
 800293c:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 800293e:	697b      	ldr	r3, [r7, #20]
 8002940:	613b      	str	r3, [r7, #16]
      break;
 8002942:	e002      	b.n	800294a <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8002944:	4b05      	ldr	r3, [pc, #20]	@ (800295c <HAL_RCC_GetSysClockFreq+0x98>)
 8002946:	613b      	str	r3, [r7, #16]
      break;
 8002948:	bf00      	nop
    }
  }
  return sysclockfreq;
 800294a:	693b      	ldr	r3, [r7, #16]
}
 800294c:	4618      	mov	r0, r3
 800294e:	371c      	adds	r7, #28
 8002950:	46bd      	mov	sp, r7
 8002952:	bc80      	pop	{r7}
 8002954:	4770      	bx	lr
 8002956:	bf00      	nop
 8002958:	40021000 	.word	0x40021000
 800295c:	007a1200 	.word	0x007a1200
 8002960:	080050dc 	.word	0x080050dc
 8002964:	080050ec 	.word	0x080050ec
 8002968:	003d0900 	.word	0x003d0900

0800296c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800296c:	b480      	push	{r7}
 800296e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002970:	4b02      	ldr	r3, [pc, #8]	@ (800297c <HAL_RCC_GetHCLKFreq+0x10>)
 8002972:	681b      	ldr	r3, [r3, #0]
}
 8002974:	4618      	mov	r0, r3
 8002976:	46bd      	mov	sp, r7
 8002978:	bc80      	pop	{r7}
 800297a:	4770      	bx	lr
 800297c:	20000000 	.word	0x20000000

08002980 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002980:	b580      	push	{r7, lr}
 8002982:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002984:	f7ff fff2 	bl	800296c <HAL_RCC_GetHCLKFreq>
 8002988:	4602      	mov	r2, r0
 800298a:	4b05      	ldr	r3, [pc, #20]	@ (80029a0 <HAL_RCC_GetPCLK1Freq+0x20>)
 800298c:	685b      	ldr	r3, [r3, #4]
 800298e:	0a1b      	lsrs	r3, r3, #8
 8002990:	f003 0307 	and.w	r3, r3, #7
 8002994:	4903      	ldr	r1, [pc, #12]	@ (80029a4 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002996:	5ccb      	ldrb	r3, [r1, r3]
 8002998:	fa22 f303 	lsr.w	r3, r2, r3
}
 800299c:	4618      	mov	r0, r3
 800299e:	bd80      	pop	{r7, pc}
 80029a0:	40021000 	.word	0x40021000
 80029a4:	080050d4 	.word	0x080050d4

080029a8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80029a8:	b580      	push	{r7, lr}
 80029aa:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80029ac:	f7ff ffde 	bl	800296c <HAL_RCC_GetHCLKFreq>
 80029b0:	4602      	mov	r2, r0
 80029b2:	4b05      	ldr	r3, [pc, #20]	@ (80029c8 <HAL_RCC_GetPCLK2Freq+0x20>)
 80029b4:	685b      	ldr	r3, [r3, #4]
 80029b6:	0adb      	lsrs	r3, r3, #11
 80029b8:	f003 0307 	and.w	r3, r3, #7
 80029bc:	4903      	ldr	r1, [pc, #12]	@ (80029cc <HAL_RCC_GetPCLK2Freq+0x24>)
 80029be:	5ccb      	ldrb	r3, [r1, r3]
 80029c0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80029c4:	4618      	mov	r0, r3
 80029c6:	bd80      	pop	{r7, pc}
 80029c8:	40021000 	.word	0x40021000
 80029cc:	080050d4 	.word	0x080050d4

080029d0 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80029d0:	b480      	push	{r7}
 80029d2:	b085      	sub	sp, #20
 80029d4:	af00      	add	r7, sp, #0
 80029d6:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80029d8:	4b0a      	ldr	r3, [pc, #40]	@ (8002a04 <RCC_Delay+0x34>)
 80029da:	681b      	ldr	r3, [r3, #0]
 80029dc:	4a0a      	ldr	r2, [pc, #40]	@ (8002a08 <RCC_Delay+0x38>)
 80029de:	fba2 2303 	umull	r2, r3, r2, r3
 80029e2:	0a5b      	lsrs	r3, r3, #9
 80029e4:	687a      	ldr	r2, [r7, #4]
 80029e6:	fb02 f303 	mul.w	r3, r2, r3
 80029ea:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 80029ec:	bf00      	nop
  }
  while (Delay --);
 80029ee:	68fb      	ldr	r3, [r7, #12]
 80029f0:	1e5a      	subs	r2, r3, #1
 80029f2:	60fa      	str	r2, [r7, #12]
 80029f4:	2b00      	cmp	r3, #0
 80029f6:	d1f9      	bne.n	80029ec <RCC_Delay+0x1c>
}
 80029f8:	bf00      	nop
 80029fa:	bf00      	nop
 80029fc:	3714      	adds	r7, #20
 80029fe:	46bd      	mov	sp, r7
 8002a00:	bc80      	pop	{r7}
 8002a02:	4770      	bx	lr
 8002a04:	20000000 	.word	0x20000000
 8002a08:	10624dd3 	.word	0x10624dd3

08002a0c <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002a0c:	b580      	push	{r7, lr}
 8002a0e:	b086      	sub	sp, #24
 8002a10:	af00      	add	r7, sp, #0
 8002a12:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 8002a14:	2300      	movs	r3, #0
 8002a16:	613b      	str	r3, [r7, #16]
 8002a18:	2300      	movs	r3, #0
 8002a1a:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	681b      	ldr	r3, [r3, #0]
 8002a20:	f003 0301 	and.w	r3, r3, #1
 8002a24:	2b00      	cmp	r3, #0
 8002a26:	d07d      	beq.n	8002b24 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus pwrclkchanged = RESET;
 8002a28:	2300      	movs	r3, #0
 8002a2a:	75fb      	strb	r3, [r7, #23]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002a2c:	4b4f      	ldr	r3, [pc, #316]	@ (8002b6c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002a2e:	69db      	ldr	r3, [r3, #28]
 8002a30:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002a34:	2b00      	cmp	r3, #0
 8002a36:	d10d      	bne.n	8002a54 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002a38:	4b4c      	ldr	r3, [pc, #304]	@ (8002b6c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002a3a:	69db      	ldr	r3, [r3, #28]
 8002a3c:	4a4b      	ldr	r2, [pc, #300]	@ (8002b6c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002a3e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002a42:	61d3      	str	r3, [r2, #28]
 8002a44:	4b49      	ldr	r3, [pc, #292]	@ (8002b6c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002a46:	69db      	ldr	r3, [r3, #28]
 8002a48:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002a4c:	60bb      	str	r3, [r7, #8]
 8002a4e:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002a50:	2301      	movs	r3, #1
 8002a52:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002a54:	4b46      	ldr	r3, [pc, #280]	@ (8002b70 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8002a56:	681b      	ldr	r3, [r3, #0]
 8002a58:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002a5c:	2b00      	cmp	r3, #0
 8002a5e:	d118      	bne.n	8002a92 <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002a60:	4b43      	ldr	r3, [pc, #268]	@ (8002b70 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8002a62:	681b      	ldr	r3, [r3, #0]
 8002a64:	4a42      	ldr	r2, [pc, #264]	@ (8002b70 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8002a66:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002a6a:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002a6c:	f7fe fcc8 	bl	8001400 <HAL_GetTick>
 8002a70:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002a72:	e008      	b.n	8002a86 <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002a74:	f7fe fcc4 	bl	8001400 <HAL_GetTick>
 8002a78:	4602      	mov	r2, r0
 8002a7a:	693b      	ldr	r3, [r7, #16]
 8002a7c:	1ad3      	subs	r3, r2, r3
 8002a7e:	2b64      	cmp	r3, #100	@ 0x64
 8002a80:	d901      	bls.n	8002a86 <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 8002a82:	2303      	movs	r3, #3
 8002a84:	e06d      	b.n	8002b62 <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002a86:	4b3a      	ldr	r3, [pc, #232]	@ (8002b70 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8002a88:	681b      	ldr	r3, [r3, #0]
 8002a8a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002a8e:	2b00      	cmp	r3, #0
 8002a90:	d0f0      	beq.n	8002a74 <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8002a92:	4b36      	ldr	r3, [pc, #216]	@ (8002b6c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002a94:	6a1b      	ldr	r3, [r3, #32]
 8002a96:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002a9a:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8002a9c:	68fb      	ldr	r3, [r7, #12]
 8002a9e:	2b00      	cmp	r3, #0
 8002aa0:	d02e      	beq.n	8002b00 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8002aa2:	687b      	ldr	r3, [r7, #4]
 8002aa4:	685b      	ldr	r3, [r3, #4]
 8002aa6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002aaa:	68fa      	ldr	r2, [r7, #12]
 8002aac:	429a      	cmp	r2, r3
 8002aae:	d027      	beq.n	8002b00 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8002ab0:	4b2e      	ldr	r3, [pc, #184]	@ (8002b6c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002ab2:	6a1b      	ldr	r3, [r3, #32]
 8002ab4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002ab8:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8002aba:	4b2e      	ldr	r3, [pc, #184]	@ (8002b74 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8002abc:	2201      	movs	r2, #1
 8002abe:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8002ac0:	4b2c      	ldr	r3, [pc, #176]	@ (8002b74 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8002ac2:	2200      	movs	r2, #0
 8002ac4:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8002ac6:	4a29      	ldr	r2, [pc, #164]	@ (8002b6c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002ac8:	68fb      	ldr	r3, [r7, #12]
 8002aca:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8002acc:	68fb      	ldr	r3, [r7, #12]
 8002ace:	f003 0301 	and.w	r3, r3, #1
 8002ad2:	2b00      	cmp	r3, #0
 8002ad4:	d014      	beq.n	8002b00 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002ad6:	f7fe fc93 	bl	8001400 <HAL_GetTick>
 8002ada:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002adc:	e00a      	b.n	8002af4 <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002ade:	f7fe fc8f 	bl	8001400 <HAL_GetTick>
 8002ae2:	4602      	mov	r2, r0
 8002ae4:	693b      	ldr	r3, [r7, #16]
 8002ae6:	1ad3      	subs	r3, r2, r3
 8002ae8:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002aec:	4293      	cmp	r3, r2
 8002aee:	d901      	bls.n	8002af4 <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 8002af0:	2303      	movs	r3, #3
 8002af2:	e036      	b.n	8002b62 <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002af4:	4b1d      	ldr	r3, [pc, #116]	@ (8002b6c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002af6:	6a1b      	ldr	r3, [r3, #32]
 8002af8:	f003 0302 	and.w	r3, r3, #2
 8002afc:	2b00      	cmp	r3, #0
 8002afe:	d0ee      	beq.n	8002ade <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002b00:	4b1a      	ldr	r3, [pc, #104]	@ (8002b6c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002b02:	6a1b      	ldr	r3, [r3, #32]
 8002b04:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	685b      	ldr	r3, [r3, #4]
 8002b0c:	4917      	ldr	r1, [pc, #92]	@ (8002b6c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002b0e:	4313      	orrs	r3, r2
 8002b10:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8002b12:	7dfb      	ldrb	r3, [r7, #23]
 8002b14:	2b01      	cmp	r3, #1
 8002b16:	d105      	bne.n	8002b24 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002b18:	4b14      	ldr	r3, [pc, #80]	@ (8002b6c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002b1a:	69db      	ldr	r3, [r3, #28]
 8002b1c:	4a13      	ldr	r2, [pc, #76]	@ (8002b6c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002b1e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002b22:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8002b24:	687b      	ldr	r3, [r7, #4]
 8002b26:	681b      	ldr	r3, [r3, #0]
 8002b28:	f003 0302 	and.w	r3, r3, #2
 8002b2c:	2b00      	cmp	r3, #0
 8002b2e:	d008      	beq.n	8002b42 <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8002b30:	4b0e      	ldr	r3, [pc, #56]	@ (8002b6c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002b32:	685b      	ldr	r3, [r3, #4]
 8002b34:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	689b      	ldr	r3, [r3, #8]
 8002b3c:	490b      	ldr	r1, [pc, #44]	@ (8002b6c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002b3e:	4313      	orrs	r3, r2
 8002b40:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8002b42:	687b      	ldr	r3, [r7, #4]
 8002b44:	681b      	ldr	r3, [r3, #0]
 8002b46:	f003 0310 	and.w	r3, r3, #16
 8002b4a:	2b00      	cmp	r3, #0
 8002b4c:	d008      	beq.n	8002b60 <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8002b4e:	4b07      	ldr	r3, [pc, #28]	@ (8002b6c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002b50:	685b      	ldr	r3, [r3, #4]
 8002b52:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 8002b56:	687b      	ldr	r3, [r7, #4]
 8002b58:	68db      	ldr	r3, [r3, #12]
 8002b5a:	4904      	ldr	r1, [pc, #16]	@ (8002b6c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002b5c:	4313      	orrs	r3, r2
 8002b5e:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8002b60:	2300      	movs	r3, #0
}
 8002b62:	4618      	mov	r0, r3
 8002b64:	3718      	adds	r7, #24
 8002b66:	46bd      	mov	sp, r7
 8002b68:	bd80      	pop	{r7, pc}
 8002b6a:	bf00      	nop
 8002b6c:	40021000 	.word	0x40021000
 8002b70:	40007000 	.word	0x40007000
 8002b74:	42420440 	.word	0x42420440

08002b78 <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_USB  USB peripheral clock
  @endif
  * @retval Frequency in Hz (0: means that no available frequency for the peripheral)
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8002b78:	b580      	push	{r7, lr}
 8002b7a:	b088      	sub	sp, #32
 8002b7c:	af00      	add	r7, sp, #0
 8002b7e:	6078      	str	r0, [r7, #4]
#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6) || \
    defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)
  static const uint8_t aPLLMULFactorTable[16U] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
  static const uint8_t aPredivFactorTable[2U] = {1, 2};

  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
 8002b80:	2300      	movs	r3, #0
 8002b82:	617b      	str	r3, [r7, #20]
 8002b84:	2300      	movs	r3, #0
 8002b86:	61fb      	str	r3, [r7, #28]
 8002b88:	2300      	movs	r3, #0
 8002b8a:	613b      	str	r3, [r7, #16]
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG */
  uint32_t temp_reg = 0U, frequency = 0U;
 8002b8c:	2300      	movs	r3, #0
 8002b8e:	60fb      	str	r3, [r7, #12]
 8002b90:	2300      	movs	r3, #0
 8002b92:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  switch (PeriphClk)
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	2b10      	cmp	r3, #16
 8002b98:	d00a      	beq.n	8002bb0 <HAL_RCCEx_GetPeriphCLKFreq+0x38>
 8002b9a:	687b      	ldr	r3, [r7, #4]
 8002b9c:	2b10      	cmp	r3, #16
 8002b9e:	f200 808a 	bhi.w	8002cb6 <HAL_RCCEx_GetPeriphCLKFreq+0x13e>
 8002ba2:	687b      	ldr	r3, [r7, #4]
 8002ba4:	2b01      	cmp	r3, #1
 8002ba6:	d045      	beq.n	8002c34 <HAL_RCCEx_GetPeriphCLKFreq+0xbc>
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	2b02      	cmp	r3, #2
 8002bac:	d075      	beq.n	8002c9a <HAL_RCCEx_GetPeriphCLKFreq+0x122>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
      break;
    }
    default:
    {
      break;
 8002bae:	e082      	b.n	8002cb6 <HAL_RCCEx_GetPeriphCLKFreq+0x13e>
      temp_reg = RCC->CFGR;
 8002bb0:	4b46      	ldr	r3, [pc, #280]	@ (8002ccc <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8002bb2:	685b      	ldr	r3, [r3, #4]
 8002bb4:	60fb      	str	r3, [r7, #12]
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLON))
 8002bb6:	4b45      	ldr	r3, [pc, #276]	@ (8002ccc <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8002bb8:	681b      	ldr	r3, [r3, #0]
 8002bba:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002bbe:	2b00      	cmp	r3, #0
 8002bc0:	d07b      	beq.n	8002cba <HAL_RCCEx_GetPeriphCLKFreq+0x142>
        pllmul = aPLLMULFactorTable[(uint32_t)(temp_reg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8002bc2:	68fb      	ldr	r3, [r7, #12]
 8002bc4:	0c9b      	lsrs	r3, r3, #18
 8002bc6:	f003 030f 	and.w	r3, r3, #15
 8002bca:	4a41      	ldr	r2, [pc, #260]	@ (8002cd0 <HAL_RCCEx_GetPeriphCLKFreq+0x158>)
 8002bcc:	5cd3      	ldrb	r3, [r2, r3]
 8002bce:	613b      	str	r3, [r7, #16]
        if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8002bd0:	68fb      	ldr	r3, [r7, #12]
 8002bd2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002bd6:	2b00      	cmp	r3, #0
 8002bd8:	d015      	beq.n	8002c06 <HAL_RCCEx_GetPeriphCLKFreq+0x8e>
          prediv1 = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8002bda:	4b3c      	ldr	r3, [pc, #240]	@ (8002ccc <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8002bdc:	685b      	ldr	r3, [r3, #4]
 8002bde:	0c5b      	lsrs	r3, r3, #17
 8002be0:	f003 0301 	and.w	r3, r3, #1
 8002be4:	4a3b      	ldr	r2, [pc, #236]	@ (8002cd4 <HAL_RCCEx_GetPeriphCLKFreq+0x15c>)
 8002be6:	5cd3      	ldrb	r3, [r2, r3]
 8002be8:	617b      	str	r3, [r7, #20]
          if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8002bea:	68fb      	ldr	r3, [r7, #12]
 8002bec:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002bf0:	2b00      	cmp	r3, #0
 8002bf2:	d00d      	beq.n	8002c10 <HAL_RCCEx_GetPeriphCLKFreq+0x98>
            pllclk = (uint32_t)((HSE_VALUE / prediv1) * pllmul);
 8002bf4:	4a38      	ldr	r2, [pc, #224]	@ (8002cd8 <HAL_RCCEx_GetPeriphCLKFreq+0x160>)
 8002bf6:	697b      	ldr	r3, [r7, #20]
 8002bf8:	fbb2 f2f3 	udiv	r2, r2, r3
 8002bfc:	693b      	ldr	r3, [r7, #16]
 8002bfe:	fb02 f303 	mul.w	r3, r2, r3
 8002c02:	61fb      	str	r3, [r7, #28]
 8002c04:	e004      	b.n	8002c10 <HAL_RCCEx_GetPeriphCLKFreq+0x98>
          pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8002c06:	693b      	ldr	r3, [r7, #16]
 8002c08:	4a34      	ldr	r2, [pc, #208]	@ (8002cdc <HAL_RCCEx_GetPeriphCLKFreq+0x164>)
 8002c0a:	fb02 f303 	mul.w	r3, r2, r3
 8002c0e:	61fb      	str	r3, [r7, #28]
        if (__HAL_RCC_GET_USB_SOURCE() == RCC_USBCLKSOURCE_PLL)
 8002c10:	4b2e      	ldr	r3, [pc, #184]	@ (8002ccc <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8002c12:	685b      	ldr	r3, [r3, #4]
 8002c14:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002c18:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002c1c:	d102      	bne.n	8002c24 <HAL_RCCEx_GetPeriphCLKFreq+0xac>
          frequency = pllclk;
 8002c1e:	69fb      	ldr	r3, [r7, #28]
 8002c20:	61bb      	str	r3, [r7, #24]
      break;
 8002c22:	e04a      	b.n	8002cba <HAL_RCCEx_GetPeriphCLKFreq+0x142>
          frequency = (pllclk * 2) / 3;
 8002c24:	69fb      	ldr	r3, [r7, #28]
 8002c26:	005b      	lsls	r3, r3, #1
 8002c28:	4a2d      	ldr	r2, [pc, #180]	@ (8002ce0 <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 8002c2a:	fba2 2303 	umull	r2, r3, r2, r3
 8002c2e:	085b      	lsrs	r3, r3, #1
 8002c30:	61bb      	str	r3, [r7, #24]
      break;
 8002c32:	e042      	b.n	8002cba <HAL_RCCEx_GetPeriphCLKFreq+0x142>
      temp_reg = RCC->BDCR;
 8002c34:	4b25      	ldr	r3, [pc, #148]	@ (8002ccc <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8002c36:	6a1b      	ldr	r3, [r3, #32]
 8002c38:	60fb      	str	r3, [r7, #12]
      if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSE) && (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSERDY)))
 8002c3a:	68fb      	ldr	r3, [r7, #12]
 8002c3c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002c40:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002c44:	d108      	bne.n	8002c58 <HAL_RCCEx_GetPeriphCLKFreq+0xe0>
 8002c46:	68fb      	ldr	r3, [r7, #12]
 8002c48:	f003 0302 	and.w	r3, r3, #2
 8002c4c:	2b00      	cmp	r3, #0
 8002c4e:	d003      	beq.n	8002c58 <HAL_RCCEx_GetPeriphCLKFreq+0xe0>
        frequency = LSE_VALUE;
 8002c50:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8002c54:	61bb      	str	r3, [r7, #24]
 8002c56:	e01f      	b.n	8002c98 <HAL_RCCEx_GetPeriphCLKFreq+0x120>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSI) && (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)))
 8002c58:	68fb      	ldr	r3, [r7, #12]
 8002c5a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002c5e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002c62:	d109      	bne.n	8002c78 <HAL_RCCEx_GetPeriphCLKFreq+0x100>
 8002c64:	4b19      	ldr	r3, [pc, #100]	@ (8002ccc <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8002c66:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002c68:	f003 0302 	and.w	r3, r3, #2
 8002c6c:	2b00      	cmp	r3, #0
 8002c6e:	d003      	beq.n	8002c78 <HAL_RCCEx_GetPeriphCLKFreq+0x100>
        frequency = LSI_VALUE;
 8002c70:	f649 4340 	movw	r3, #40000	@ 0x9c40
 8002c74:	61bb      	str	r3, [r7, #24]
 8002c76:	e00f      	b.n	8002c98 <HAL_RCCEx_GetPeriphCLKFreq+0x120>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_HSE_DIV128) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)))
 8002c78:	68fb      	ldr	r3, [r7, #12]
 8002c7a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002c7e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8002c82:	d11c      	bne.n	8002cbe <HAL_RCCEx_GetPeriphCLKFreq+0x146>
 8002c84:	4b11      	ldr	r3, [pc, #68]	@ (8002ccc <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8002c86:	681b      	ldr	r3, [r3, #0]
 8002c88:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002c8c:	2b00      	cmp	r3, #0
 8002c8e:	d016      	beq.n	8002cbe <HAL_RCCEx_GetPeriphCLKFreq+0x146>
        frequency = HSE_VALUE / 128U;
 8002c90:	f24f 4324 	movw	r3, #62500	@ 0xf424
 8002c94:	61bb      	str	r3, [r7, #24]
      break;
 8002c96:	e012      	b.n	8002cbe <HAL_RCCEx_GetPeriphCLKFreq+0x146>
 8002c98:	e011      	b.n	8002cbe <HAL_RCCEx_GetPeriphCLKFreq+0x146>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
 8002c9a:	f7ff fe85 	bl	80029a8 <HAL_RCC_GetPCLK2Freq>
 8002c9e:	4602      	mov	r2, r0
 8002ca0:	4b0a      	ldr	r3, [pc, #40]	@ (8002ccc <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8002ca2:	685b      	ldr	r3, [r3, #4]
 8002ca4:	0b9b      	lsrs	r3, r3, #14
 8002ca6:	f003 0303 	and.w	r3, r3, #3
 8002caa:	3301      	adds	r3, #1
 8002cac:	005b      	lsls	r3, r3, #1
 8002cae:	fbb2 f3f3 	udiv	r3, r2, r3
 8002cb2:	61bb      	str	r3, [r7, #24]
      break;
 8002cb4:	e004      	b.n	8002cc0 <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 8002cb6:	bf00      	nop
 8002cb8:	e002      	b.n	8002cc0 <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 8002cba:	bf00      	nop
 8002cbc:	e000      	b.n	8002cc0 <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 8002cbe:	bf00      	nop
    }
  }
  return (frequency);
 8002cc0:	69bb      	ldr	r3, [r7, #24]
}
 8002cc2:	4618      	mov	r0, r3
 8002cc4:	3720      	adds	r7, #32
 8002cc6:	46bd      	mov	sp, r7
 8002cc8:	bd80      	pop	{r7, pc}
 8002cca:	bf00      	nop
 8002ccc:	40021000 	.word	0x40021000
 8002cd0:	080050f0 	.word	0x080050f0
 8002cd4:	08005100 	.word	0x08005100
 8002cd8:	007a1200 	.word	0x007a1200
 8002cdc:	003d0900 	.word	0x003d0900
 8002ce0:	aaaaaaab 	.word	0xaaaaaaab

08002ce4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002ce4:	b580      	push	{r7, lr}
 8002ce6:	b082      	sub	sp, #8
 8002ce8:	af00      	add	r7, sp, #0
 8002cea:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002cec:	687b      	ldr	r3, [r7, #4]
 8002cee:	2b00      	cmp	r3, #0
 8002cf0:	d101      	bne.n	8002cf6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8002cf2:	2301      	movs	r3, #1
 8002cf4:	e041      	b.n	8002d7a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002cf6:	687b      	ldr	r3, [r7, #4]
 8002cf8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002cfc:	b2db      	uxtb	r3, r3
 8002cfe:	2b00      	cmp	r3, #0
 8002d00:	d106      	bne.n	8002d10 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	2200      	movs	r2, #0
 8002d06:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8002d0a:	6878      	ldr	r0, [r7, #4]
 8002d0c:	f7fe f994 	bl	8001038 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002d10:	687b      	ldr	r3, [r7, #4]
 8002d12:	2202      	movs	r2, #2
 8002d14:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002d18:	687b      	ldr	r3, [r7, #4]
 8002d1a:	681a      	ldr	r2, [r3, #0]
 8002d1c:	687b      	ldr	r3, [r7, #4]
 8002d1e:	3304      	adds	r3, #4
 8002d20:	4619      	mov	r1, r3
 8002d22:	4610      	mov	r0, r2
 8002d24:	f000 f98a 	bl	800303c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	2201      	movs	r2, #1
 8002d2c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002d30:	687b      	ldr	r3, [r7, #4]
 8002d32:	2201      	movs	r2, #1
 8002d34:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	2201      	movs	r2, #1
 8002d3c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8002d40:	687b      	ldr	r3, [r7, #4]
 8002d42:	2201      	movs	r2, #1
 8002d44:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8002d48:	687b      	ldr	r3, [r7, #4]
 8002d4a:	2201      	movs	r2, #1
 8002d4c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	2201      	movs	r2, #1
 8002d54:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8002d58:	687b      	ldr	r3, [r7, #4]
 8002d5a:	2201      	movs	r2, #1
 8002d5c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	2201      	movs	r2, #1
 8002d64:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	2201      	movs	r2, #1
 8002d6c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	2201      	movs	r2, #1
 8002d74:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8002d78:	2300      	movs	r3, #0
}
 8002d7a:	4618      	mov	r0, r3
 8002d7c:	3708      	adds	r7, #8
 8002d7e:	46bd      	mov	sp, r7
 8002d80:	bd80      	pop	{r7, pc}
	...

08002d84 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8002d84:	b480      	push	{r7}
 8002d86:	b085      	sub	sp, #20
 8002d88:	af00      	add	r7, sp, #0
 8002d8a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002d92:	b2db      	uxtb	r3, r3
 8002d94:	2b01      	cmp	r3, #1
 8002d96:	d001      	beq.n	8002d9c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8002d98:	2301      	movs	r3, #1
 8002d9a:	e03a      	b.n	8002e12 <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002d9c:	687b      	ldr	r3, [r7, #4]
 8002d9e:	2202      	movs	r2, #2
 8002da0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002da4:	687b      	ldr	r3, [r7, #4]
 8002da6:	681b      	ldr	r3, [r3, #0]
 8002da8:	68da      	ldr	r2, [r3, #12]
 8002daa:	687b      	ldr	r3, [r7, #4]
 8002dac:	681b      	ldr	r3, [r3, #0]
 8002dae:	f042 0201 	orr.w	r2, r2, #1
 8002db2:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	681b      	ldr	r3, [r3, #0]
 8002db8:	4a18      	ldr	r2, [pc, #96]	@ (8002e1c <HAL_TIM_Base_Start_IT+0x98>)
 8002dba:	4293      	cmp	r3, r2
 8002dbc:	d00e      	beq.n	8002ddc <HAL_TIM_Base_Start_IT+0x58>
 8002dbe:	687b      	ldr	r3, [r7, #4]
 8002dc0:	681b      	ldr	r3, [r3, #0]
 8002dc2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002dc6:	d009      	beq.n	8002ddc <HAL_TIM_Base_Start_IT+0x58>
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	681b      	ldr	r3, [r3, #0]
 8002dcc:	4a14      	ldr	r2, [pc, #80]	@ (8002e20 <HAL_TIM_Base_Start_IT+0x9c>)
 8002dce:	4293      	cmp	r3, r2
 8002dd0:	d004      	beq.n	8002ddc <HAL_TIM_Base_Start_IT+0x58>
 8002dd2:	687b      	ldr	r3, [r7, #4]
 8002dd4:	681b      	ldr	r3, [r3, #0]
 8002dd6:	4a13      	ldr	r2, [pc, #76]	@ (8002e24 <HAL_TIM_Base_Start_IT+0xa0>)
 8002dd8:	4293      	cmp	r3, r2
 8002dda:	d111      	bne.n	8002e00 <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002ddc:	687b      	ldr	r3, [r7, #4]
 8002dde:	681b      	ldr	r3, [r3, #0]
 8002de0:	689b      	ldr	r3, [r3, #8]
 8002de2:	f003 0307 	and.w	r3, r3, #7
 8002de6:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002de8:	68fb      	ldr	r3, [r7, #12]
 8002dea:	2b06      	cmp	r3, #6
 8002dec:	d010      	beq.n	8002e10 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 8002dee:	687b      	ldr	r3, [r7, #4]
 8002df0:	681b      	ldr	r3, [r3, #0]
 8002df2:	681a      	ldr	r2, [r3, #0]
 8002df4:	687b      	ldr	r3, [r7, #4]
 8002df6:	681b      	ldr	r3, [r3, #0]
 8002df8:	f042 0201 	orr.w	r2, r2, #1
 8002dfc:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002dfe:	e007      	b.n	8002e10 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002e00:	687b      	ldr	r3, [r7, #4]
 8002e02:	681b      	ldr	r3, [r3, #0]
 8002e04:	681a      	ldr	r2, [r3, #0]
 8002e06:	687b      	ldr	r3, [r7, #4]
 8002e08:	681b      	ldr	r3, [r3, #0]
 8002e0a:	f042 0201 	orr.w	r2, r2, #1
 8002e0e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002e10:	2300      	movs	r3, #0
}
 8002e12:	4618      	mov	r0, r3
 8002e14:	3714      	adds	r7, #20
 8002e16:	46bd      	mov	sp, r7
 8002e18:	bc80      	pop	{r7}
 8002e1a:	4770      	bx	lr
 8002e1c:	40012c00 	.word	0x40012c00
 8002e20:	40000400 	.word	0x40000400
 8002e24:	40000800 	.word	0x40000800

08002e28 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8002e28:	b580      	push	{r7, lr}
 8002e2a:	b084      	sub	sp, #16
 8002e2c:	af00      	add	r7, sp, #0
 8002e2e:	6078      	str	r0, [r7, #4]
 8002e30:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002e32:	2300      	movs	r3, #0
 8002e34:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8002e36:	687b      	ldr	r3, [r7, #4]
 8002e38:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002e3c:	2b01      	cmp	r3, #1
 8002e3e:	d101      	bne.n	8002e44 <HAL_TIM_ConfigClockSource+0x1c>
 8002e40:	2302      	movs	r3, #2
 8002e42:	e0b4      	b.n	8002fae <HAL_TIM_ConfigClockSource+0x186>
 8002e44:	687b      	ldr	r3, [r7, #4]
 8002e46:	2201      	movs	r2, #1
 8002e48:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	2202      	movs	r2, #2
 8002e50:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	681b      	ldr	r3, [r3, #0]
 8002e58:	689b      	ldr	r3, [r3, #8]
 8002e5a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8002e5c:	68bb      	ldr	r3, [r7, #8]
 8002e5e:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8002e62:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002e64:	68bb      	ldr	r3, [r7, #8]
 8002e66:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8002e6a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	681b      	ldr	r3, [r3, #0]
 8002e70:	68ba      	ldr	r2, [r7, #8]
 8002e72:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8002e74:	683b      	ldr	r3, [r7, #0]
 8002e76:	681b      	ldr	r3, [r3, #0]
 8002e78:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002e7c:	d03e      	beq.n	8002efc <HAL_TIM_ConfigClockSource+0xd4>
 8002e7e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002e82:	f200 8087 	bhi.w	8002f94 <HAL_TIM_ConfigClockSource+0x16c>
 8002e86:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002e8a:	f000 8086 	beq.w	8002f9a <HAL_TIM_ConfigClockSource+0x172>
 8002e8e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002e92:	d87f      	bhi.n	8002f94 <HAL_TIM_ConfigClockSource+0x16c>
 8002e94:	2b70      	cmp	r3, #112	@ 0x70
 8002e96:	d01a      	beq.n	8002ece <HAL_TIM_ConfigClockSource+0xa6>
 8002e98:	2b70      	cmp	r3, #112	@ 0x70
 8002e9a:	d87b      	bhi.n	8002f94 <HAL_TIM_ConfigClockSource+0x16c>
 8002e9c:	2b60      	cmp	r3, #96	@ 0x60
 8002e9e:	d050      	beq.n	8002f42 <HAL_TIM_ConfigClockSource+0x11a>
 8002ea0:	2b60      	cmp	r3, #96	@ 0x60
 8002ea2:	d877      	bhi.n	8002f94 <HAL_TIM_ConfigClockSource+0x16c>
 8002ea4:	2b50      	cmp	r3, #80	@ 0x50
 8002ea6:	d03c      	beq.n	8002f22 <HAL_TIM_ConfigClockSource+0xfa>
 8002ea8:	2b50      	cmp	r3, #80	@ 0x50
 8002eaa:	d873      	bhi.n	8002f94 <HAL_TIM_ConfigClockSource+0x16c>
 8002eac:	2b40      	cmp	r3, #64	@ 0x40
 8002eae:	d058      	beq.n	8002f62 <HAL_TIM_ConfigClockSource+0x13a>
 8002eb0:	2b40      	cmp	r3, #64	@ 0x40
 8002eb2:	d86f      	bhi.n	8002f94 <HAL_TIM_ConfigClockSource+0x16c>
 8002eb4:	2b30      	cmp	r3, #48	@ 0x30
 8002eb6:	d064      	beq.n	8002f82 <HAL_TIM_ConfigClockSource+0x15a>
 8002eb8:	2b30      	cmp	r3, #48	@ 0x30
 8002eba:	d86b      	bhi.n	8002f94 <HAL_TIM_ConfigClockSource+0x16c>
 8002ebc:	2b20      	cmp	r3, #32
 8002ebe:	d060      	beq.n	8002f82 <HAL_TIM_ConfigClockSource+0x15a>
 8002ec0:	2b20      	cmp	r3, #32
 8002ec2:	d867      	bhi.n	8002f94 <HAL_TIM_ConfigClockSource+0x16c>
 8002ec4:	2b00      	cmp	r3, #0
 8002ec6:	d05c      	beq.n	8002f82 <HAL_TIM_ConfigClockSource+0x15a>
 8002ec8:	2b10      	cmp	r3, #16
 8002eca:	d05a      	beq.n	8002f82 <HAL_TIM_ConfigClockSource+0x15a>
 8002ecc:	e062      	b.n	8002f94 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8002ece:	687b      	ldr	r3, [r7, #4]
 8002ed0:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8002ed2:	683b      	ldr	r3, [r7, #0]
 8002ed4:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8002ed6:	683b      	ldr	r3, [r7, #0]
 8002ed8:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8002eda:	683b      	ldr	r3, [r7, #0]
 8002edc:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8002ede:	f000 fa23 	bl	8003328 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8002ee2:	687b      	ldr	r3, [r7, #4]
 8002ee4:	681b      	ldr	r3, [r3, #0]
 8002ee6:	689b      	ldr	r3, [r3, #8]
 8002ee8:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8002eea:	68bb      	ldr	r3, [r7, #8]
 8002eec:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8002ef0:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8002ef2:	687b      	ldr	r3, [r7, #4]
 8002ef4:	681b      	ldr	r3, [r3, #0]
 8002ef6:	68ba      	ldr	r2, [r7, #8]
 8002ef8:	609a      	str	r2, [r3, #8]
      break;
 8002efa:	e04f      	b.n	8002f9c <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8002f00:	683b      	ldr	r3, [r7, #0]
 8002f02:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8002f04:	683b      	ldr	r3, [r7, #0]
 8002f06:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8002f08:	683b      	ldr	r3, [r7, #0]
 8002f0a:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8002f0c:	f000 fa0c 	bl	8003328 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8002f10:	687b      	ldr	r3, [r7, #4]
 8002f12:	681b      	ldr	r3, [r3, #0]
 8002f14:	689a      	ldr	r2, [r3, #8]
 8002f16:	687b      	ldr	r3, [r7, #4]
 8002f18:	681b      	ldr	r3, [r3, #0]
 8002f1a:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8002f1e:	609a      	str	r2, [r3, #8]
      break;
 8002f20:	e03c      	b.n	8002f9c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8002f26:	683b      	ldr	r3, [r7, #0]
 8002f28:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8002f2a:	683b      	ldr	r3, [r7, #0]
 8002f2c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002f2e:	461a      	mov	r2, r3
 8002f30:	f000 f983 	bl	800323a <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8002f34:	687b      	ldr	r3, [r7, #4]
 8002f36:	681b      	ldr	r3, [r3, #0]
 8002f38:	2150      	movs	r1, #80	@ 0x50
 8002f3a:	4618      	mov	r0, r3
 8002f3c:	f000 f9da 	bl	80032f4 <TIM_ITRx_SetConfig>
      break;
 8002f40:	e02c      	b.n	8002f9c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8002f42:	687b      	ldr	r3, [r7, #4]
 8002f44:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8002f46:	683b      	ldr	r3, [r7, #0]
 8002f48:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8002f4a:	683b      	ldr	r3, [r7, #0]
 8002f4c:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8002f4e:	461a      	mov	r2, r3
 8002f50:	f000 f9a1 	bl	8003296 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	681b      	ldr	r3, [r3, #0]
 8002f58:	2160      	movs	r1, #96	@ 0x60
 8002f5a:	4618      	mov	r0, r3
 8002f5c:	f000 f9ca 	bl	80032f4 <TIM_ITRx_SetConfig>
      break;
 8002f60:	e01c      	b.n	8002f9c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8002f66:	683b      	ldr	r3, [r7, #0]
 8002f68:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8002f6a:	683b      	ldr	r3, [r7, #0]
 8002f6c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002f6e:	461a      	mov	r2, r3
 8002f70:	f000 f963 	bl	800323a <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	681b      	ldr	r3, [r3, #0]
 8002f78:	2140      	movs	r1, #64	@ 0x40
 8002f7a:	4618      	mov	r0, r3
 8002f7c:	f000 f9ba 	bl	80032f4 <TIM_ITRx_SetConfig>
      break;
 8002f80:	e00c      	b.n	8002f9c <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8002f82:	687b      	ldr	r3, [r7, #4]
 8002f84:	681a      	ldr	r2, [r3, #0]
 8002f86:	683b      	ldr	r3, [r7, #0]
 8002f88:	681b      	ldr	r3, [r3, #0]
 8002f8a:	4619      	mov	r1, r3
 8002f8c:	4610      	mov	r0, r2
 8002f8e:	f000 f9b1 	bl	80032f4 <TIM_ITRx_SetConfig>
      break;
 8002f92:	e003      	b.n	8002f9c <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8002f94:	2301      	movs	r3, #1
 8002f96:	73fb      	strb	r3, [r7, #15]
      break;
 8002f98:	e000      	b.n	8002f9c <HAL_TIM_ConfigClockSource+0x174>
      break;
 8002f9a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8002f9c:	687b      	ldr	r3, [r7, #4]
 8002f9e:	2201      	movs	r2, #1
 8002fa0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8002fa4:	687b      	ldr	r3, [r7, #4]
 8002fa6:	2200      	movs	r2, #0
 8002fa8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8002fac:	7bfb      	ldrb	r3, [r7, #15]
}
 8002fae:	4618      	mov	r0, r3
 8002fb0:	3710      	adds	r7, #16
 8002fb2:	46bd      	mov	sp, r7
 8002fb4:	bd80      	pop	{r7, pc}

08002fb6 <HAL_TIM_SlaveConfigSynchro>:
  *         timer input or external trigger input) and the Slave mode
  *         (Disable, Reset, Gated, Trigger, External clock mode 1).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_SlaveConfigSynchro(TIM_HandleTypeDef *htim, const TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 8002fb6:	b580      	push	{r7, lr}
 8002fb8:	b082      	sub	sp, #8
 8002fba:	af00      	add	r7, sp, #0
 8002fbc:	6078      	str	r0, [r7, #4]
 8002fbe:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_SLAVE_INSTANCE(htim->Instance));
  assert_param(IS_TIM_SLAVE_MODE(sSlaveConfig->SlaveMode));
  assert_param(IS_TIM_TRIGGER_SELECTION(sSlaveConfig->InputTrigger));

  __HAL_LOCK(htim);
 8002fc0:	687b      	ldr	r3, [r7, #4]
 8002fc2:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002fc6:	2b01      	cmp	r3, #1
 8002fc8:	d101      	bne.n	8002fce <HAL_TIM_SlaveConfigSynchro+0x18>
 8002fca:	2302      	movs	r3, #2
 8002fcc:	e031      	b.n	8003032 <HAL_TIM_SlaveConfigSynchro+0x7c>
 8002fce:	687b      	ldr	r3, [r7, #4]
 8002fd0:	2201      	movs	r2, #1
 8002fd2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8002fd6:	687b      	ldr	r3, [r7, #4]
 8002fd8:	2202      	movs	r2, #2
 8002fda:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  if (TIM_SlaveTimer_SetConfig(htim, sSlaveConfig) != HAL_OK)
 8002fde:	6839      	ldr	r1, [r7, #0]
 8002fe0:	6878      	ldr	r0, [r7, #4]
 8002fe2:	f000 f899 	bl	8003118 <TIM_SlaveTimer_SetConfig>
 8002fe6:	4603      	mov	r3, r0
 8002fe8:	2b00      	cmp	r3, #0
 8002fea:	d009      	beq.n	8003000 <HAL_TIM_SlaveConfigSynchro+0x4a>
  {
    htim->State = HAL_TIM_STATE_READY;
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	2201      	movs	r2, #1
 8002ff0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    __HAL_UNLOCK(htim);
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	2200      	movs	r2, #0
 8002ff8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    return HAL_ERROR;
 8002ffc:	2301      	movs	r3, #1
 8002ffe:	e018      	b.n	8003032 <HAL_TIM_SlaveConfigSynchro+0x7c>
  }

  /* Disable Trigger Interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_TRIGGER);
 8003000:	687b      	ldr	r3, [r7, #4]
 8003002:	681b      	ldr	r3, [r3, #0]
 8003004:	68da      	ldr	r2, [r3, #12]
 8003006:	687b      	ldr	r3, [r7, #4]
 8003008:	681b      	ldr	r3, [r3, #0]
 800300a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800300e:	60da      	str	r2, [r3, #12]

  /* Disable Trigger DMA request */
  __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_TRIGGER);
 8003010:	687b      	ldr	r3, [r7, #4]
 8003012:	681b      	ldr	r3, [r3, #0]
 8003014:	68da      	ldr	r2, [r3, #12]
 8003016:	687b      	ldr	r3, [r7, #4]
 8003018:	681b      	ldr	r3, [r3, #0]
 800301a:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 800301e:	60da      	str	r2, [r3, #12]

  htim->State = HAL_TIM_STATE_READY;
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	2201      	movs	r2, #1
 8003024:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	2200      	movs	r2, #0
 800302c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8003030:	2300      	movs	r3, #0
}
 8003032:	4618      	mov	r0, r3
 8003034:	3708      	adds	r7, #8
 8003036:	46bd      	mov	sp, r7
 8003038:	bd80      	pop	{r7, pc}
	...

0800303c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800303c:	b480      	push	{r7}
 800303e:	b085      	sub	sp, #20
 8003040:	af00      	add	r7, sp, #0
 8003042:	6078      	str	r0, [r7, #4]
 8003044:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003046:	687b      	ldr	r3, [r7, #4]
 8003048:	681b      	ldr	r3, [r3, #0]
 800304a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800304c:	687b      	ldr	r3, [r7, #4]
 800304e:	4a2f      	ldr	r2, [pc, #188]	@ (800310c <TIM_Base_SetConfig+0xd0>)
 8003050:	4293      	cmp	r3, r2
 8003052:	d00b      	beq.n	800306c <TIM_Base_SetConfig+0x30>
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800305a:	d007      	beq.n	800306c <TIM_Base_SetConfig+0x30>
 800305c:	687b      	ldr	r3, [r7, #4]
 800305e:	4a2c      	ldr	r2, [pc, #176]	@ (8003110 <TIM_Base_SetConfig+0xd4>)
 8003060:	4293      	cmp	r3, r2
 8003062:	d003      	beq.n	800306c <TIM_Base_SetConfig+0x30>
 8003064:	687b      	ldr	r3, [r7, #4]
 8003066:	4a2b      	ldr	r2, [pc, #172]	@ (8003114 <TIM_Base_SetConfig+0xd8>)
 8003068:	4293      	cmp	r3, r2
 800306a:	d108      	bne.n	800307e <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800306c:	68fb      	ldr	r3, [r7, #12]
 800306e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003072:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003074:	683b      	ldr	r3, [r7, #0]
 8003076:	685b      	ldr	r3, [r3, #4]
 8003078:	68fa      	ldr	r2, [r7, #12]
 800307a:	4313      	orrs	r3, r2
 800307c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800307e:	687b      	ldr	r3, [r7, #4]
 8003080:	4a22      	ldr	r2, [pc, #136]	@ (800310c <TIM_Base_SetConfig+0xd0>)
 8003082:	4293      	cmp	r3, r2
 8003084:	d00b      	beq.n	800309e <TIM_Base_SetConfig+0x62>
 8003086:	687b      	ldr	r3, [r7, #4]
 8003088:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800308c:	d007      	beq.n	800309e <TIM_Base_SetConfig+0x62>
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	4a1f      	ldr	r2, [pc, #124]	@ (8003110 <TIM_Base_SetConfig+0xd4>)
 8003092:	4293      	cmp	r3, r2
 8003094:	d003      	beq.n	800309e <TIM_Base_SetConfig+0x62>
 8003096:	687b      	ldr	r3, [r7, #4]
 8003098:	4a1e      	ldr	r2, [pc, #120]	@ (8003114 <TIM_Base_SetConfig+0xd8>)
 800309a:	4293      	cmp	r3, r2
 800309c:	d108      	bne.n	80030b0 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800309e:	68fb      	ldr	r3, [r7, #12]
 80030a0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80030a4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80030a6:	683b      	ldr	r3, [r7, #0]
 80030a8:	68db      	ldr	r3, [r3, #12]
 80030aa:	68fa      	ldr	r2, [r7, #12]
 80030ac:	4313      	orrs	r3, r2
 80030ae:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80030b0:	68fb      	ldr	r3, [r7, #12]
 80030b2:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80030b6:	683b      	ldr	r3, [r7, #0]
 80030b8:	695b      	ldr	r3, [r3, #20]
 80030ba:	4313      	orrs	r3, r2
 80030bc:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	68fa      	ldr	r2, [r7, #12]
 80030c2:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80030c4:	683b      	ldr	r3, [r7, #0]
 80030c6:	689a      	ldr	r2, [r3, #8]
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80030cc:	683b      	ldr	r3, [r7, #0]
 80030ce:	681a      	ldr	r2, [r3, #0]
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80030d4:	687b      	ldr	r3, [r7, #4]
 80030d6:	4a0d      	ldr	r2, [pc, #52]	@ (800310c <TIM_Base_SetConfig+0xd0>)
 80030d8:	4293      	cmp	r3, r2
 80030da:	d103      	bne.n	80030e4 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80030dc:	683b      	ldr	r3, [r7, #0]
 80030de:	691a      	ldr	r2, [r3, #16]
 80030e0:	687b      	ldr	r3, [r7, #4]
 80030e2:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	2201      	movs	r2, #1
 80030e8:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 80030ea:	687b      	ldr	r3, [r7, #4]
 80030ec:	691b      	ldr	r3, [r3, #16]
 80030ee:	f003 0301 	and.w	r3, r3, #1
 80030f2:	2b00      	cmp	r3, #0
 80030f4:	d005      	beq.n	8003102 <TIM_Base_SetConfig+0xc6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	691b      	ldr	r3, [r3, #16]
 80030fa:	f023 0201 	bic.w	r2, r3, #1
 80030fe:	687b      	ldr	r3, [r7, #4]
 8003100:	611a      	str	r2, [r3, #16]
  }
}
 8003102:	bf00      	nop
 8003104:	3714      	adds	r7, #20
 8003106:	46bd      	mov	sp, r7
 8003108:	bc80      	pop	{r7}
 800310a:	4770      	bx	lr
 800310c:	40012c00 	.word	0x40012c00
 8003110:	40000400 	.word	0x40000400
 8003114:	40000800 	.word	0x40000800

08003118 <TIM_SlaveTimer_SetConfig>:
  * @param  sSlaveConfig Slave timer configuration
  * @retval None
  */
static HAL_StatusTypeDef TIM_SlaveTimer_SetConfig(TIM_HandleTypeDef *htim,
                                                  const TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 8003118:	b580      	push	{r7, lr}
 800311a:	b086      	sub	sp, #24
 800311c:	af00      	add	r7, sp, #0
 800311e:	6078      	str	r0, [r7, #4]
 8003120:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003122:	2300      	movs	r3, #0
 8003124:	75fb      	strb	r3, [r7, #23]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003126:	687b      	ldr	r3, [r7, #4]
 8003128:	681b      	ldr	r3, [r3, #0]
 800312a:	689b      	ldr	r3, [r3, #8]
 800312c:	613b      	str	r3, [r7, #16]

  /* Reset the Trigger Selection Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800312e:	693b      	ldr	r3, [r7, #16]
 8003130:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003134:	613b      	str	r3, [r7, #16]
  /* Set the Input Trigger source */
  tmpsmcr |= sSlaveConfig->InputTrigger;
 8003136:	683b      	ldr	r3, [r7, #0]
 8003138:	685b      	ldr	r3, [r3, #4]
 800313a:	693a      	ldr	r2, [r7, #16]
 800313c:	4313      	orrs	r3, r2
 800313e:	613b      	str	r3, [r7, #16]

  /* Reset the slave mode Bits */
  tmpsmcr &= ~TIM_SMCR_SMS;
 8003140:	693b      	ldr	r3, [r7, #16]
 8003142:	f023 0307 	bic.w	r3, r3, #7
 8003146:	613b      	str	r3, [r7, #16]
  /* Set the slave mode */
  tmpsmcr |= sSlaveConfig->SlaveMode;
 8003148:	683b      	ldr	r3, [r7, #0]
 800314a:	681b      	ldr	r3, [r3, #0]
 800314c:	693a      	ldr	r2, [r7, #16]
 800314e:	4313      	orrs	r3, r2
 8003150:	613b      	str	r3, [r7, #16]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8003152:	687b      	ldr	r3, [r7, #4]
 8003154:	681b      	ldr	r3, [r3, #0]
 8003156:	693a      	ldr	r2, [r7, #16]
 8003158:	609a      	str	r2, [r3, #8]

  /* Configure the trigger prescaler, filter, and polarity */
  switch (sSlaveConfig->InputTrigger)
 800315a:	683b      	ldr	r3, [r7, #0]
 800315c:	685b      	ldr	r3, [r3, #4]
 800315e:	2b70      	cmp	r3, #112	@ 0x70
 8003160:	d01a      	beq.n	8003198 <TIM_SlaveTimer_SetConfig+0x80>
 8003162:	2b70      	cmp	r3, #112	@ 0x70
 8003164:	d860      	bhi.n	8003228 <TIM_SlaveTimer_SetConfig+0x110>
 8003166:	2b60      	cmp	r3, #96	@ 0x60
 8003168:	d054      	beq.n	8003214 <TIM_SlaveTimer_SetConfig+0xfc>
 800316a:	2b60      	cmp	r3, #96	@ 0x60
 800316c:	d85c      	bhi.n	8003228 <TIM_SlaveTimer_SetConfig+0x110>
 800316e:	2b50      	cmp	r3, #80	@ 0x50
 8003170:	d046      	beq.n	8003200 <TIM_SlaveTimer_SetConfig+0xe8>
 8003172:	2b50      	cmp	r3, #80	@ 0x50
 8003174:	d858      	bhi.n	8003228 <TIM_SlaveTimer_SetConfig+0x110>
 8003176:	2b40      	cmp	r3, #64	@ 0x40
 8003178:	d019      	beq.n	80031ae <TIM_SlaveTimer_SetConfig+0x96>
 800317a:	2b40      	cmp	r3, #64	@ 0x40
 800317c:	d854      	bhi.n	8003228 <TIM_SlaveTimer_SetConfig+0x110>
 800317e:	2b30      	cmp	r3, #48	@ 0x30
 8003180:	d055      	beq.n	800322e <TIM_SlaveTimer_SetConfig+0x116>
 8003182:	2b30      	cmp	r3, #48	@ 0x30
 8003184:	d850      	bhi.n	8003228 <TIM_SlaveTimer_SetConfig+0x110>
 8003186:	2b20      	cmp	r3, #32
 8003188:	d051      	beq.n	800322e <TIM_SlaveTimer_SetConfig+0x116>
 800318a:	2b20      	cmp	r3, #32
 800318c:	d84c      	bhi.n	8003228 <TIM_SlaveTimer_SetConfig+0x110>
 800318e:	2b00      	cmp	r3, #0
 8003190:	d04d      	beq.n	800322e <TIM_SlaveTimer_SetConfig+0x116>
 8003192:	2b10      	cmp	r3, #16
 8003194:	d04b      	beq.n	800322e <TIM_SlaveTimer_SetConfig+0x116>
 8003196:	e047      	b.n	8003228 <TIM_SlaveTimer_SetConfig+0x110>
      assert_param(IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPRESCALER(sSlaveConfig->TriggerPrescaler));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));
      /* Configure the ETR Trigger source */
      TIM_ETR_SetConfig(htim->Instance,
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	6818      	ldr	r0, [r3, #0]
                        sSlaveConfig->TriggerPrescaler,
 800319c:	683b      	ldr	r3, [r7, #0]
 800319e:	68d9      	ldr	r1, [r3, #12]
                        sSlaveConfig->TriggerPolarity,
 80031a0:	683b      	ldr	r3, [r7, #0]
 80031a2:	689a      	ldr	r2, [r3, #8]
                        sSlaveConfig->TriggerFilter);
 80031a4:	683b      	ldr	r3, [r7, #0]
 80031a6:	691b      	ldr	r3, [r3, #16]
      TIM_ETR_SetConfig(htim->Instance,
 80031a8:	f000 f8be 	bl	8003328 <TIM_ETR_SetConfig>
      break;
 80031ac:	e040      	b.n	8003230 <TIM_SlaveTimer_SetConfig+0x118>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      if (sSlaveConfig->SlaveMode == TIM_SLAVEMODE_GATED)
 80031ae:	683b      	ldr	r3, [r7, #0]
 80031b0:	681b      	ldr	r3, [r3, #0]
 80031b2:	2b05      	cmp	r3, #5
 80031b4:	d101      	bne.n	80031ba <TIM_SlaveTimer_SetConfig+0xa2>
      {
        return HAL_ERROR;
 80031b6:	2301      	movs	r3, #1
 80031b8:	e03b      	b.n	8003232 <TIM_SlaveTimer_SetConfig+0x11a>
      }

      /* Disable the Channel 1: Reset the CC1E Bit */
      tmpccer = htim->Instance->CCER;
 80031ba:	687b      	ldr	r3, [r7, #4]
 80031bc:	681b      	ldr	r3, [r3, #0]
 80031be:	6a1b      	ldr	r3, [r3, #32]
 80031c0:	60fb      	str	r3, [r7, #12]
      htim->Instance->CCER &= ~TIM_CCER_CC1E;
 80031c2:	687b      	ldr	r3, [r7, #4]
 80031c4:	681b      	ldr	r3, [r3, #0]
 80031c6:	6a1a      	ldr	r2, [r3, #32]
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	681b      	ldr	r3, [r3, #0]
 80031cc:	f022 0201 	bic.w	r2, r2, #1
 80031d0:	621a      	str	r2, [r3, #32]
      tmpccmr1 = htim->Instance->CCMR1;
 80031d2:	687b      	ldr	r3, [r7, #4]
 80031d4:	681b      	ldr	r3, [r3, #0]
 80031d6:	699b      	ldr	r3, [r3, #24]
 80031d8:	60bb      	str	r3, [r7, #8]

      /* Set the filter */
      tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80031da:	68bb      	ldr	r3, [r7, #8]
 80031dc:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80031e0:	60bb      	str	r3, [r7, #8]
      tmpccmr1 |= ((sSlaveConfig->TriggerFilter) << 4U);
 80031e2:	683b      	ldr	r3, [r7, #0]
 80031e4:	691b      	ldr	r3, [r3, #16]
 80031e6:	011b      	lsls	r3, r3, #4
 80031e8:	68ba      	ldr	r2, [r7, #8]
 80031ea:	4313      	orrs	r3, r2
 80031ec:	60bb      	str	r3, [r7, #8]

      /* Write to TIMx CCMR1 and CCER registers */
      htim->Instance->CCMR1 = tmpccmr1;
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	681b      	ldr	r3, [r3, #0]
 80031f2:	68ba      	ldr	r2, [r7, #8]
 80031f4:	619a      	str	r2, [r3, #24]
      htim->Instance->CCER = tmpccer;
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	681b      	ldr	r3, [r3, #0]
 80031fa:	68fa      	ldr	r2, [r7, #12]
 80031fc:	621a      	str	r2, [r3, #32]
      break;
 80031fe:	e017      	b.n	8003230 <TIM_SlaveTimer_SetConfig+0x118>
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      /* Configure TI1 Filter and Polarity */
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003200:	687b      	ldr	r3, [r7, #4]
 8003202:	6818      	ldr	r0, [r3, #0]
                               sSlaveConfig->TriggerPolarity,
 8003204:	683b      	ldr	r3, [r7, #0]
 8003206:	6899      	ldr	r1, [r3, #8]
                               sSlaveConfig->TriggerFilter);
 8003208:	683b      	ldr	r3, [r7, #0]
 800320a:	691b      	ldr	r3, [r3, #16]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800320c:	461a      	mov	r2, r3
 800320e:	f000 f814 	bl	800323a <TIM_TI1_ConfigInputStage>
      break;
 8003212:	e00d      	b.n	8003230 <TIM_SlaveTimer_SetConfig+0x118>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      /* Configure TI2 Filter and Polarity */
      TIM_TI2_ConfigInputStage(htim->Instance,
 8003214:	687b      	ldr	r3, [r7, #4]
 8003216:	6818      	ldr	r0, [r3, #0]
                               sSlaveConfig->TriggerPolarity,
 8003218:	683b      	ldr	r3, [r7, #0]
 800321a:	6899      	ldr	r1, [r3, #8]
                               sSlaveConfig->TriggerFilter);
 800321c:	683b      	ldr	r3, [r7, #0]
 800321e:	691b      	ldr	r3, [r3, #16]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8003220:	461a      	mov	r2, r3
 8003222:	f000 f838 	bl	8003296 <TIM_TI2_ConfigInputStage>
      break;
 8003226:	e003      	b.n	8003230 <TIM_SlaveTimer_SetConfig+0x118>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      break;
    }

    default:
      status = HAL_ERROR;
 8003228:	2301      	movs	r3, #1
 800322a:	75fb      	strb	r3, [r7, #23]
      break;
 800322c:	e000      	b.n	8003230 <TIM_SlaveTimer_SetConfig+0x118>
      break;
 800322e:	bf00      	nop
  }

  return status;
 8003230:	7dfb      	ldrb	r3, [r7, #23]
}
 8003232:	4618      	mov	r0, r3
 8003234:	3718      	adds	r7, #24
 8003236:	46bd      	mov	sp, r7
 8003238:	bd80      	pop	{r7, pc}

0800323a <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800323a:	b480      	push	{r7}
 800323c:	b087      	sub	sp, #28
 800323e:	af00      	add	r7, sp, #0
 8003240:	60f8      	str	r0, [r7, #12]
 8003242:	60b9      	str	r1, [r7, #8]
 8003244:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8003246:	68fb      	ldr	r3, [r7, #12]
 8003248:	6a1b      	ldr	r3, [r3, #32]
 800324a:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800324c:	68fb      	ldr	r3, [r7, #12]
 800324e:	6a1b      	ldr	r3, [r3, #32]
 8003250:	f023 0201 	bic.w	r2, r3, #1
 8003254:	68fb      	ldr	r3, [r7, #12]
 8003256:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003258:	68fb      	ldr	r3, [r7, #12]
 800325a:	699b      	ldr	r3, [r3, #24]
 800325c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800325e:	693b      	ldr	r3, [r7, #16]
 8003260:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8003264:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8003266:	687b      	ldr	r3, [r7, #4]
 8003268:	011b      	lsls	r3, r3, #4
 800326a:	693a      	ldr	r2, [r7, #16]
 800326c:	4313      	orrs	r3, r2
 800326e:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8003270:	697b      	ldr	r3, [r7, #20]
 8003272:	f023 030a 	bic.w	r3, r3, #10
 8003276:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8003278:	697a      	ldr	r2, [r7, #20]
 800327a:	68bb      	ldr	r3, [r7, #8]
 800327c:	4313      	orrs	r3, r2
 800327e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8003280:	68fb      	ldr	r3, [r7, #12]
 8003282:	693a      	ldr	r2, [r7, #16]
 8003284:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003286:	68fb      	ldr	r3, [r7, #12]
 8003288:	697a      	ldr	r2, [r7, #20]
 800328a:	621a      	str	r2, [r3, #32]
}
 800328c:	bf00      	nop
 800328e:	371c      	adds	r7, #28
 8003290:	46bd      	mov	sp, r7
 8003292:	bc80      	pop	{r7}
 8003294:	4770      	bx	lr

08003296 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003296:	b480      	push	{r7}
 8003298:	b087      	sub	sp, #28
 800329a:	af00      	add	r7, sp, #0
 800329c:	60f8      	str	r0, [r7, #12]
 800329e:	60b9      	str	r1, [r7, #8]
 80032a0:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80032a2:	68fb      	ldr	r3, [r7, #12]
 80032a4:	6a1b      	ldr	r3, [r3, #32]
 80032a6:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80032a8:	68fb      	ldr	r3, [r7, #12]
 80032aa:	6a1b      	ldr	r3, [r3, #32]
 80032ac:	f023 0210 	bic.w	r2, r3, #16
 80032b0:	68fb      	ldr	r3, [r7, #12]
 80032b2:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80032b4:	68fb      	ldr	r3, [r7, #12]
 80032b6:	699b      	ldr	r3, [r3, #24]
 80032b8:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80032ba:	693b      	ldr	r3, [r7, #16]
 80032bc:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80032c0:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80032c2:	687b      	ldr	r3, [r7, #4]
 80032c4:	031b      	lsls	r3, r3, #12
 80032c6:	693a      	ldr	r2, [r7, #16]
 80032c8:	4313      	orrs	r3, r2
 80032ca:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80032cc:	697b      	ldr	r3, [r7, #20]
 80032ce:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 80032d2:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 80032d4:	68bb      	ldr	r3, [r7, #8]
 80032d6:	011b      	lsls	r3, r3, #4
 80032d8:	697a      	ldr	r2, [r7, #20]
 80032da:	4313      	orrs	r3, r2
 80032dc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80032de:	68fb      	ldr	r3, [r7, #12]
 80032e0:	693a      	ldr	r2, [r7, #16]
 80032e2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80032e4:	68fb      	ldr	r3, [r7, #12]
 80032e6:	697a      	ldr	r2, [r7, #20]
 80032e8:	621a      	str	r2, [r3, #32]
}
 80032ea:	bf00      	nop
 80032ec:	371c      	adds	r7, #28
 80032ee:	46bd      	mov	sp, r7
 80032f0:	bc80      	pop	{r7}
 80032f2:	4770      	bx	lr

080032f4 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80032f4:	b480      	push	{r7}
 80032f6:	b085      	sub	sp, #20
 80032f8:	af00      	add	r7, sp, #0
 80032fa:	6078      	str	r0, [r7, #4]
 80032fc:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80032fe:	687b      	ldr	r3, [r7, #4]
 8003300:	689b      	ldr	r3, [r3, #8]
 8003302:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8003304:	68fb      	ldr	r3, [r7, #12]
 8003306:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800330a:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800330c:	683a      	ldr	r2, [r7, #0]
 800330e:	68fb      	ldr	r3, [r7, #12]
 8003310:	4313      	orrs	r3, r2
 8003312:	f043 0307 	orr.w	r3, r3, #7
 8003316:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	68fa      	ldr	r2, [r7, #12]
 800331c:	609a      	str	r2, [r3, #8]
}
 800331e:	bf00      	nop
 8003320:	3714      	adds	r7, #20
 8003322:	46bd      	mov	sp, r7
 8003324:	bc80      	pop	{r7}
 8003326:	4770      	bx	lr

08003328 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8003328:	b480      	push	{r7}
 800332a:	b087      	sub	sp, #28
 800332c:	af00      	add	r7, sp, #0
 800332e:	60f8      	str	r0, [r7, #12]
 8003330:	60b9      	str	r1, [r7, #8]
 8003332:	607a      	str	r2, [r7, #4]
 8003334:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8003336:	68fb      	ldr	r3, [r7, #12]
 8003338:	689b      	ldr	r3, [r3, #8]
 800333a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800333c:	697b      	ldr	r3, [r7, #20]
 800333e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8003342:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8003344:	683b      	ldr	r3, [r7, #0]
 8003346:	021a      	lsls	r2, r3, #8
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	431a      	orrs	r2, r3
 800334c:	68bb      	ldr	r3, [r7, #8]
 800334e:	4313      	orrs	r3, r2
 8003350:	697a      	ldr	r2, [r7, #20]
 8003352:	4313      	orrs	r3, r2
 8003354:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003356:	68fb      	ldr	r3, [r7, #12]
 8003358:	697a      	ldr	r2, [r7, #20]
 800335a:	609a      	str	r2, [r3, #8]
}
 800335c:	bf00      	nop
 800335e:	371c      	adds	r7, #28
 8003360:	46bd      	mov	sp, r7
 8003362:	bc80      	pop	{r7}
 8003364:	4770      	bx	lr
	...

08003368 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8003368:	b480      	push	{r7}
 800336a:	b085      	sub	sp, #20
 800336c:	af00      	add	r7, sp, #0
 800336e:	6078      	str	r0, [r7, #4]
 8003370:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8003372:	687b      	ldr	r3, [r7, #4]
 8003374:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003378:	2b01      	cmp	r3, #1
 800337a:	d101      	bne.n	8003380 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800337c:	2302      	movs	r3, #2
 800337e:	e046      	b.n	800340e <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8003380:	687b      	ldr	r3, [r7, #4]
 8003382:	2201      	movs	r2, #1
 8003384:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	2202      	movs	r2, #2
 800338c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8003390:	687b      	ldr	r3, [r7, #4]
 8003392:	681b      	ldr	r3, [r3, #0]
 8003394:	685b      	ldr	r3, [r3, #4]
 8003396:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003398:	687b      	ldr	r3, [r7, #4]
 800339a:	681b      	ldr	r3, [r3, #0]
 800339c:	689b      	ldr	r3, [r3, #8]
 800339e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80033a0:	68fb      	ldr	r3, [r7, #12]
 80033a2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80033a6:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80033a8:	683b      	ldr	r3, [r7, #0]
 80033aa:	681b      	ldr	r3, [r3, #0]
 80033ac:	68fa      	ldr	r2, [r7, #12]
 80033ae:	4313      	orrs	r3, r2
 80033b0:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80033b2:	687b      	ldr	r3, [r7, #4]
 80033b4:	681b      	ldr	r3, [r3, #0]
 80033b6:	68fa      	ldr	r2, [r7, #12]
 80033b8:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80033ba:	687b      	ldr	r3, [r7, #4]
 80033bc:	681b      	ldr	r3, [r3, #0]
 80033be:	4a16      	ldr	r2, [pc, #88]	@ (8003418 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 80033c0:	4293      	cmp	r3, r2
 80033c2:	d00e      	beq.n	80033e2 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	681b      	ldr	r3, [r3, #0]
 80033c8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80033cc:	d009      	beq.n	80033e2 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80033ce:	687b      	ldr	r3, [r7, #4]
 80033d0:	681b      	ldr	r3, [r3, #0]
 80033d2:	4a12      	ldr	r2, [pc, #72]	@ (800341c <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 80033d4:	4293      	cmp	r3, r2
 80033d6:	d004      	beq.n	80033e2 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80033d8:	687b      	ldr	r3, [r7, #4]
 80033da:	681b      	ldr	r3, [r3, #0]
 80033dc:	4a10      	ldr	r2, [pc, #64]	@ (8003420 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 80033de:	4293      	cmp	r3, r2
 80033e0:	d10c      	bne.n	80033fc <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80033e2:	68bb      	ldr	r3, [r7, #8]
 80033e4:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80033e8:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80033ea:	683b      	ldr	r3, [r7, #0]
 80033ec:	685b      	ldr	r3, [r3, #4]
 80033ee:	68ba      	ldr	r2, [r7, #8]
 80033f0:	4313      	orrs	r3, r2
 80033f2:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	681b      	ldr	r3, [r3, #0]
 80033f8:	68ba      	ldr	r2, [r7, #8]
 80033fa:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80033fc:	687b      	ldr	r3, [r7, #4]
 80033fe:	2201      	movs	r2, #1
 8003400:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	2200      	movs	r2, #0
 8003408:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800340c:	2300      	movs	r3, #0
}
 800340e:	4618      	mov	r0, r3
 8003410:	3714      	adds	r7, #20
 8003412:	46bd      	mov	sp, r7
 8003414:	bc80      	pop	{r7}
 8003416:	4770      	bx	lr
 8003418:	40012c00 	.word	0x40012c00
 800341c:	40000400 	.word	0x40000400
 8003420:	40000800 	.word	0x40000800

08003424 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003424:	b580      	push	{r7, lr}
 8003426:	b082      	sub	sp, #8
 8003428:	af00      	add	r7, sp, #0
 800342a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	2b00      	cmp	r3, #0
 8003430:	d101      	bne.n	8003436 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003432:	2301      	movs	r3, #1
 8003434:	e042      	b.n	80034bc <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800343c:	b2db      	uxtb	r3, r3
 800343e:	2b00      	cmp	r3, #0
 8003440:	d106      	bne.n	8003450 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003442:	687b      	ldr	r3, [r7, #4]
 8003444:	2200      	movs	r2, #0
 8003446:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800344a:	6878      	ldr	r0, [r7, #4]
 800344c:	f7fd fe8e 	bl	800116c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	2224      	movs	r2, #36	@ 0x24
 8003454:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	681b      	ldr	r3, [r3, #0]
 800345c:	68da      	ldr	r2, [r3, #12]
 800345e:	687b      	ldr	r3, [r7, #4]
 8003460:	681b      	ldr	r3, [r3, #0]
 8003462:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8003466:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8003468:	6878      	ldr	r0, [r7, #4]
 800346a:	f000 fdd5 	bl	8004018 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800346e:	687b      	ldr	r3, [r7, #4]
 8003470:	681b      	ldr	r3, [r3, #0]
 8003472:	691a      	ldr	r2, [r3, #16]
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	681b      	ldr	r3, [r3, #0]
 8003478:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800347c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	681b      	ldr	r3, [r3, #0]
 8003482:	695a      	ldr	r2, [r3, #20]
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	681b      	ldr	r3, [r3, #0]
 8003488:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800348c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800348e:	687b      	ldr	r3, [r7, #4]
 8003490:	681b      	ldr	r3, [r3, #0]
 8003492:	68da      	ldr	r2, [r3, #12]
 8003494:	687b      	ldr	r3, [r7, #4]
 8003496:	681b      	ldr	r3, [r3, #0]
 8003498:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800349c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800349e:	687b      	ldr	r3, [r7, #4]
 80034a0:	2200      	movs	r2, #0
 80034a2:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 80034a4:	687b      	ldr	r3, [r7, #4]
 80034a6:	2220      	movs	r2, #32
 80034a8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	2220      	movs	r2, #32
 80034b0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	2200      	movs	r2, #0
 80034b8:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 80034ba:	2300      	movs	r3, #0
}
 80034bc:	4618      	mov	r0, r3
 80034be:	3708      	adds	r7, #8
 80034c0:	46bd      	mov	sp, r7
 80034c2:	bd80      	pop	{r7, pc}

080034c4 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80034c4:	b580      	push	{r7, lr}
 80034c6:	b08a      	sub	sp, #40	@ 0x28
 80034c8:	af02      	add	r7, sp, #8
 80034ca:	60f8      	str	r0, [r7, #12]
 80034cc:	60b9      	str	r1, [r7, #8]
 80034ce:	603b      	str	r3, [r7, #0]
 80034d0:	4613      	mov	r3, r2
 80034d2:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80034d4:	2300      	movs	r3, #0
 80034d6:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80034d8:	68fb      	ldr	r3, [r7, #12]
 80034da:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80034de:	b2db      	uxtb	r3, r3
 80034e0:	2b20      	cmp	r3, #32
 80034e2:	d175      	bne.n	80035d0 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 80034e4:	68bb      	ldr	r3, [r7, #8]
 80034e6:	2b00      	cmp	r3, #0
 80034e8:	d002      	beq.n	80034f0 <HAL_UART_Transmit+0x2c>
 80034ea:	88fb      	ldrh	r3, [r7, #6]
 80034ec:	2b00      	cmp	r3, #0
 80034ee:	d101      	bne.n	80034f4 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80034f0:	2301      	movs	r3, #1
 80034f2:	e06e      	b.n	80035d2 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80034f4:	68fb      	ldr	r3, [r7, #12]
 80034f6:	2200      	movs	r2, #0
 80034f8:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80034fa:	68fb      	ldr	r3, [r7, #12]
 80034fc:	2221      	movs	r2, #33	@ 0x21
 80034fe:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003502:	f7fd ff7d 	bl	8001400 <HAL_GetTick>
 8003506:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8003508:	68fb      	ldr	r3, [r7, #12]
 800350a:	88fa      	ldrh	r2, [r7, #6]
 800350c:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 800350e:	68fb      	ldr	r3, [r7, #12]
 8003510:	88fa      	ldrh	r2, [r7, #6]
 8003512:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003514:	68fb      	ldr	r3, [r7, #12]
 8003516:	689b      	ldr	r3, [r3, #8]
 8003518:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800351c:	d108      	bne.n	8003530 <HAL_UART_Transmit+0x6c>
 800351e:	68fb      	ldr	r3, [r7, #12]
 8003520:	691b      	ldr	r3, [r3, #16]
 8003522:	2b00      	cmp	r3, #0
 8003524:	d104      	bne.n	8003530 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8003526:	2300      	movs	r3, #0
 8003528:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800352a:	68bb      	ldr	r3, [r7, #8]
 800352c:	61bb      	str	r3, [r7, #24]
 800352e:	e003      	b.n	8003538 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8003530:	68bb      	ldr	r3, [r7, #8]
 8003532:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003534:	2300      	movs	r3, #0
 8003536:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8003538:	e02e      	b.n	8003598 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800353a:	683b      	ldr	r3, [r7, #0]
 800353c:	9300      	str	r3, [sp, #0]
 800353e:	697b      	ldr	r3, [r7, #20]
 8003540:	2200      	movs	r2, #0
 8003542:	2180      	movs	r1, #128	@ 0x80
 8003544:	68f8      	ldr	r0, [r7, #12]
 8003546:	f000 fb39 	bl	8003bbc <UART_WaitOnFlagUntilTimeout>
 800354a:	4603      	mov	r3, r0
 800354c:	2b00      	cmp	r3, #0
 800354e:	d005      	beq.n	800355c <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8003550:	68fb      	ldr	r3, [r7, #12]
 8003552:	2220      	movs	r2, #32
 8003554:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8003558:	2303      	movs	r3, #3
 800355a:	e03a      	b.n	80035d2 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 800355c:	69fb      	ldr	r3, [r7, #28]
 800355e:	2b00      	cmp	r3, #0
 8003560:	d10b      	bne.n	800357a <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8003562:	69bb      	ldr	r3, [r7, #24]
 8003564:	881b      	ldrh	r3, [r3, #0]
 8003566:	461a      	mov	r2, r3
 8003568:	68fb      	ldr	r3, [r7, #12]
 800356a:	681b      	ldr	r3, [r3, #0]
 800356c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003570:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8003572:	69bb      	ldr	r3, [r7, #24]
 8003574:	3302      	adds	r3, #2
 8003576:	61bb      	str	r3, [r7, #24]
 8003578:	e007      	b.n	800358a <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800357a:	69fb      	ldr	r3, [r7, #28]
 800357c:	781a      	ldrb	r2, [r3, #0]
 800357e:	68fb      	ldr	r3, [r7, #12]
 8003580:	681b      	ldr	r3, [r3, #0]
 8003582:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8003584:	69fb      	ldr	r3, [r7, #28]
 8003586:	3301      	adds	r3, #1
 8003588:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800358a:	68fb      	ldr	r3, [r7, #12]
 800358c:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800358e:	b29b      	uxth	r3, r3
 8003590:	3b01      	subs	r3, #1
 8003592:	b29a      	uxth	r2, r3
 8003594:	68fb      	ldr	r3, [r7, #12]
 8003596:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8003598:	68fb      	ldr	r3, [r7, #12]
 800359a:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800359c:	b29b      	uxth	r3, r3
 800359e:	2b00      	cmp	r3, #0
 80035a0:	d1cb      	bne.n	800353a <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80035a2:	683b      	ldr	r3, [r7, #0]
 80035a4:	9300      	str	r3, [sp, #0]
 80035a6:	697b      	ldr	r3, [r7, #20]
 80035a8:	2200      	movs	r2, #0
 80035aa:	2140      	movs	r1, #64	@ 0x40
 80035ac:	68f8      	ldr	r0, [r7, #12]
 80035ae:	f000 fb05 	bl	8003bbc <UART_WaitOnFlagUntilTimeout>
 80035b2:	4603      	mov	r3, r0
 80035b4:	2b00      	cmp	r3, #0
 80035b6:	d005      	beq.n	80035c4 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 80035b8:	68fb      	ldr	r3, [r7, #12]
 80035ba:	2220      	movs	r2, #32
 80035bc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 80035c0:	2303      	movs	r3, #3
 80035c2:	e006      	b.n	80035d2 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80035c4:	68fb      	ldr	r3, [r7, #12]
 80035c6:	2220      	movs	r2, #32
 80035c8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 80035cc:	2300      	movs	r3, #0
 80035ce:	e000      	b.n	80035d2 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 80035d0:	2302      	movs	r3, #2
  }
}
 80035d2:	4618      	mov	r0, r3
 80035d4:	3720      	adds	r7, #32
 80035d6:	46bd      	mov	sp, r7
 80035d8:	bd80      	pop	{r7, pc}

080035da <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80035da:	b580      	push	{r7, lr}
 80035dc:	b084      	sub	sp, #16
 80035de:	af00      	add	r7, sp, #0
 80035e0:	60f8      	str	r0, [r7, #12]
 80035e2:	60b9      	str	r1, [r7, #8]
 80035e4:	4613      	mov	r3, r2
 80035e6:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80035e8:	68fb      	ldr	r3, [r7, #12]
 80035ea:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80035ee:	b2db      	uxtb	r3, r3
 80035f0:	2b20      	cmp	r3, #32
 80035f2:	d112      	bne.n	800361a <HAL_UART_Receive_IT+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 80035f4:	68bb      	ldr	r3, [r7, #8]
 80035f6:	2b00      	cmp	r3, #0
 80035f8:	d002      	beq.n	8003600 <HAL_UART_Receive_IT+0x26>
 80035fa:	88fb      	ldrh	r3, [r7, #6]
 80035fc:	2b00      	cmp	r3, #0
 80035fe:	d101      	bne.n	8003604 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8003600:	2301      	movs	r3, #1
 8003602:	e00b      	b.n	800361c <HAL_UART_Receive_IT+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003604:	68fb      	ldr	r3, [r7, #12]
 8003606:	2200      	movs	r2, #0
 8003608:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 800360a:	88fb      	ldrh	r3, [r7, #6]
 800360c:	461a      	mov	r2, r3
 800360e:	68b9      	ldr	r1, [r7, #8]
 8003610:	68f8      	ldr	r0, [r7, #12]
 8003612:	f000 fb2c 	bl	8003c6e <UART_Start_Receive_IT>
 8003616:	4603      	mov	r3, r0
 8003618:	e000      	b.n	800361c <HAL_UART_Receive_IT+0x42>
  }
  else
  {
    return HAL_BUSY;
 800361a:	2302      	movs	r3, #2
  }
}
 800361c:	4618      	mov	r0, r3
 800361e:	3710      	adds	r7, #16
 8003620:	46bd      	mov	sp, r7
 8003622:	bd80      	pop	{r7, pc}

08003624 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8003624:	b580      	push	{r7, lr}
 8003626:	b0ba      	sub	sp, #232	@ 0xe8
 8003628:	af00      	add	r7, sp, #0
 800362a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 800362c:	687b      	ldr	r3, [r7, #4]
 800362e:	681b      	ldr	r3, [r3, #0]
 8003630:	681b      	ldr	r3, [r3, #0]
 8003632:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8003636:	687b      	ldr	r3, [r7, #4]
 8003638:	681b      	ldr	r3, [r3, #0]
 800363a:	68db      	ldr	r3, [r3, #12]
 800363c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8003640:	687b      	ldr	r3, [r7, #4]
 8003642:	681b      	ldr	r3, [r3, #0]
 8003644:	695b      	ldr	r3, [r3, #20]
 8003646:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 800364a:	2300      	movs	r3, #0
 800364c:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8003650:	2300      	movs	r3, #0
 8003652:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8003656:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800365a:	f003 030f 	and.w	r3, r3, #15
 800365e:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 8003662:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8003666:	2b00      	cmp	r3, #0
 8003668:	d10f      	bne.n	800368a <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800366a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800366e:	f003 0320 	and.w	r3, r3, #32
 8003672:	2b00      	cmp	r3, #0
 8003674:	d009      	beq.n	800368a <HAL_UART_IRQHandler+0x66>
 8003676:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800367a:	f003 0320 	and.w	r3, r3, #32
 800367e:	2b00      	cmp	r3, #0
 8003680:	d003      	beq.n	800368a <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8003682:	6878      	ldr	r0, [r7, #4]
 8003684:	f000 fc09 	bl	8003e9a <UART_Receive_IT>
      return;
 8003688:	e25b      	b.n	8003b42 <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 800368a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800368e:	2b00      	cmp	r3, #0
 8003690:	f000 80de 	beq.w	8003850 <HAL_UART_IRQHandler+0x22c>
 8003694:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8003698:	f003 0301 	and.w	r3, r3, #1
 800369c:	2b00      	cmp	r3, #0
 800369e:	d106      	bne.n	80036ae <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80036a0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80036a4:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 80036a8:	2b00      	cmp	r3, #0
 80036aa:	f000 80d1 	beq.w	8003850 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80036ae:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80036b2:	f003 0301 	and.w	r3, r3, #1
 80036b6:	2b00      	cmp	r3, #0
 80036b8:	d00b      	beq.n	80036d2 <HAL_UART_IRQHandler+0xae>
 80036ba:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80036be:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80036c2:	2b00      	cmp	r3, #0
 80036c4:	d005      	beq.n	80036d2 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80036c6:	687b      	ldr	r3, [r7, #4]
 80036c8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80036ca:	f043 0201 	orr.w	r2, r3, #1
 80036ce:	687b      	ldr	r3, [r7, #4]
 80036d0:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80036d2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80036d6:	f003 0304 	and.w	r3, r3, #4
 80036da:	2b00      	cmp	r3, #0
 80036dc:	d00b      	beq.n	80036f6 <HAL_UART_IRQHandler+0xd2>
 80036de:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80036e2:	f003 0301 	and.w	r3, r3, #1
 80036e6:	2b00      	cmp	r3, #0
 80036e8:	d005      	beq.n	80036f6 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80036ea:	687b      	ldr	r3, [r7, #4]
 80036ec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80036ee:	f043 0202 	orr.w	r2, r3, #2
 80036f2:	687b      	ldr	r3, [r7, #4]
 80036f4:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80036f6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80036fa:	f003 0302 	and.w	r3, r3, #2
 80036fe:	2b00      	cmp	r3, #0
 8003700:	d00b      	beq.n	800371a <HAL_UART_IRQHandler+0xf6>
 8003702:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8003706:	f003 0301 	and.w	r3, r3, #1
 800370a:	2b00      	cmp	r3, #0
 800370c:	d005      	beq.n	800371a <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800370e:	687b      	ldr	r3, [r7, #4]
 8003710:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003712:	f043 0204 	orr.w	r2, r3, #4
 8003716:	687b      	ldr	r3, [r7, #4]
 8003718:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 800371a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800371e:	f003 0308 	and.w	r3, r3, #8
 8003722:	2b00      	cmp	r3, #0
 8003724:	d011      	beq.n	800374a <HAL_UART_IRQHandler+0x126>
 8003726:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800372a:	f003 0320 	and.w	r3, r3, #32
 800372e:	2b00      	cmp	r3, #0
 8003730:	d105      	bne.n	800373e <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8003732:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8003736:	f003 0301 	and.w	r3, r3, #1
 800373a:	2b00      	cmp	r3, #0
 800373c:	d005      	beq.n	800374a <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800373e:	687b      	ldr	r3, [r7, #4]
 8003740:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003742:	f043 0208 	orr.w	r2, r3, #8
 8003746:	687b      	ldr	r3, [r7, #4]
 8003748:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800374a:	687b      	ldr	r3, [r7, #4]
 800374c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800374e:	2b00      	cmp	r3, #0
 8003750:	f000 81f2 	beq.w	8003b38 <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8003754:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003758:	f003 0320 	and.w	r3, r3, #32
 800375c:	2b00      	cmp	r3, #0
 800375e:	d008      	beq.n	8003772 <HAL_UART_IRQHandler+0x14e>
 8003760:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003764:	f003 0320 	and.w	r3, r3, #32
 8003768:	2b00      	cmp	r3, #0
 800376a:	d002      	beq.n	8003772 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 800376c:	6878      	ldr	r0, [r7, #4]
 800376e:	f000 fb94 	bl	8003e9a <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	681b      	ldr	r3, [r3, #0]
 8003776:	695b      	ldr	r3, [r3, #20]
 8003778:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800377c:	2b00      	cmp	r3, #0
 800377e:	bf14      	ite	ne
 8003780:	2301      	movne	r3, #1
 8003782:	2300      	moveq	r3, #0
 8003784:	b2db      	uxtb	r3, r3
 8003786:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800378a:	687b      	ldr	r3, [r7, #4]
 800378c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800378e:	f003 0308 	and.w	r3, r3, #8
 8003792:	2b00      	cmp	r3, #0
 8003794:	d103      	bne.n	800379e <HAL_UART_IRQHandler+0x17a>
 8003796:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800379a:	2b00      	cmp	r3, #0
 800379c:	d04f      	beq.n	800383e <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800379e:	6878      	ldr	r0, [r7, #4]
 80037a0:	f000 fa9e 	bl	8003ce0 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80037a4:	687b      	ldr	r3, [r7, #4]
 80037a6:	681b      	ldr	r3, [r3, #0]
 80037a8:	695b      	ldr	r3, [r3, #20]
 80037aa:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80037ae:	2b00      	cmp	r3, #0
 80037b0:	d041      	beq.n	8003836 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	681b      	ldr	r3, [r3, #0]
 80037b6:	3314      	adds	r3, #20
 80037b8:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80037bc:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80037c0:	e853 3f00 	ldrex	r3, [r3]
 80037c4:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 80037c8:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80037cc:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80037d0:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80037d4:	687b      	ldr	r3, [r7, #4]
 80037d6:	681b      	ldr	r3, [r3, #0]
 80037d8:	3314      	adds	r3, #20
 80037da:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 80037de:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 80037e2:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80037e6:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 80037ea:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 80037ee:	e841 2300 	strex	r3, r2, [r1]
 80037f2:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 80037f6:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80037fa:	2b00      	cmp	r3, #0
 80037fc:	d1d9      	bne.n	80037b2 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 80037fe:	687b      	ldr	r3, [r7, #4]
 8003800:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003802:	2b00      	cmp	r3, #0
 8003804:	d013      	beq.n	800382e <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800380a:	4a7e      	ldr	r2, [pc, #504]	@ (8003a04 <HAL_UART_IRQHandler+0x3e0>)
 800380c:	635a      	str	r2, [r3, #52]	@ 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800380e:	687b      	ldr	r3, [r7, #4]
 8003810:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003812:	4618      	mov	r0, r3
 8003814:	f7fe fa84 	bl	8001d20 <HAL_DMA_Abort_IT>
 8003818:	4603      	mov	r3, r0
 800381a:	2b00      	cmp	r3, #0
 800381c:	d016      	beq.n	800384c <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800381e:	687b      	ldr	r3, [r7, #4]
 8003820:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003822:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003824:	687a      	ldr	r2, [r7, #4]
 8003826:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8003828:	4610      	mov	r0, r2
 800382a:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800382c:	e00e      	b.n	800384c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800382e:	6878      	ldr	r0, [r7, #4]
 8003830:	f000 f993 	bl	8003b5a <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003834:	e00a      	b.n	800384c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8003836:	6878      	ldr	r0, [r7, #4]
 8003838:	f000 f98f 	bl	8003b5a <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800383c:	e006      	b.n	800384c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800383e:	6878      	ldr	r0, [r7, #4]
 8003840:	f000 f98b 	bl	8003b5a <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003844:	687b      	ldr	r3, [r7, #4]
 8003846:	2200      	movs	r2, #0
 8003848:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 800384a:	e175      	b.n	8003b38 <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800384c:	bf00      	nop
    return;
 800384e:	e173      	b.n	8003b38 <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003854:	2b01      	cmp	r3, #1
 8003856:	f040 814f 	bne.w	8003af8 <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 800385a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800385e:	f003 0310 	and.w	r3, r3, #16
 8003862:	2b00      	cmp	r3, #0
 8003864:	f000 8148 	beq.w	8003af8 <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8003868:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800386c:	f003 0310 	and.w	r3, r3, #16
 8003870:	2b00      	cmp	r3, #0
 8003872:	f000 8141 	beq.w	8003af8 <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8003876:	2300      	movs	r3, #0
 8003878:	60bb      	str	r3, [r7, #8]
 800387a:	687b      	ldr	r3, [r7, #4]
 800387c:	681b      	ldr	r3, [r3, #0]
 800387e:	681b      	ldr	r3, [r3, #0]
 8003880:	60bb      	str	r3, [r7, #8]
 8003882:	687b      	ldr	r3, [r7, #4]
 8003884:	681b      	ldr	r3, [r3, #0]
 8003886:	685b      	ldr	r3, [r3, #4]
 8003888:	60bb      	str	r3, [r7, #8]
 800388a:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800388c:	687b      	ldr	r3, [r7, #4]
 800388e:	681b      	ldr	r3, [r3, #0]
 8003890:	695b      	ldr	r3, [r3, #20]
 8003892:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003896:	2b00      	cmp	r3, #0
 8003898:	f000 80b6 	beq.w	8003a08 <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800389c:	687b      	ldr	r3, [r7, #4]
 800389e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80038a0:	681b      	ldr	r3, [r3, #0]
 80038a2:	685b      	ldr	r3, [r3, #4]
 80038a4:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 80038a8:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 80038ac:	2b00      	cmp	r3, #0
 80038ae:	f000 8145 	beq.w	8003b3c <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80038b2:	687b      	ldr	r3, [r7, #4]
 80038b4:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80038b6:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80038ba:	429a      	cmp	r2, r3
 80038bc:	f080 813e 	bcs.w	8003b3c <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80038c0:	687b      	ldr	r3, [r7, #4]
 80038c2:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80038c6:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80038c8:	687b      	ldr	r3, [r7, #4]
 80038ca:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80038cc:	699b      	ldr	r3, [r3, #24]
 80038ce:	2b20      	cmp	r3, #32
 80038d0:	f000 8088 	beq.w	80039e4 <HAL_UART_IRQHandler+0x3c0>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80038d4:	687b      	ldr	r3, [r7, #4]
 80038d6:	681b      	ldr	r3, [r3, #0]
 80038d8:	330c      	adds	r3, #12
 80038da:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80038de:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80038e2:	e853 3f00 	ldrex	r3, [r3]
 80038e6:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 80038ea:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80038ee:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80038f2:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80038f6:	687b      	ldr	r3, [r7, #4]
 80038f8:	681b      	ldr	r3, [r3, #0]
 80038fa:	330c      	adds	r3, #12
 80038fc:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8003900:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8003904:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003908:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 800390c:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8003910:	e841 2300 	strex	r3, r2, [r1]
 8003914:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8003918:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800391c:	2b00      	cmp	r3, #0
 800391e:	d1d9      	bne.n	80038d4 <HAL_UART_IRQHandler+0x2b0>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	681b      	ldr	r3, [r3, #0]
 8003924:	3314      	adds	r3, #20
 8003926:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003928:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800392a:	e853 3f00 	ldrex	r3, [r3]
 800392e:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8003930:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8003932:	f023 0301 	bic.w	r3, r3, #1
 8003936:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800393a:	687b      	ldr	r3, [r7, #4]
 800393c:	681b      	ldr	r3, [r3, #0]
 800393e:	3314      	adds	r3, #20
 8003940:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8003944:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8003948:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800394a:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800394c:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8003950:	e841 2300 	strex	r3, r2, [r1]
 8003954:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8003956:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8003958:	2b00      	cmp	r3, #0
 800395a:	d1e1      	bne.n	8003920 <HAL_UART_IRQHandler+0x2fc>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800395c:	687b      	ldr	r3, [r7, #4]
 800395e:	681b      	ldr	r3, [r3, #0]
 8003960:	3314      	adds	r3, #20
 8003962:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003964:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8003966:	e853 3f00 	ldrex	r3, [r3]
 800396a:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800396c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800396e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8003972:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8003976:	687b      	ldr	r3, [r7, #4]
 8003978:	681b      	ldr	r3, [r3, #0]
 800397a:	3314      	adds	r3, #20
 800397c:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8003980:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8003982:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003984:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8003986:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8003988:	e841 2300 	strex	r3, r2, [r1]
 800398c:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800398e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8003990:	2b00      	cmp	r3, #0
 8003992:	d1e3      	bne.n	800395c <HAL_UART_IRQHandler+0x338>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	2220      	movs	r2, #32
 8003998:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800399c:	687b      	ldr	r3, [r7, #4]
 800399e:	2200      	movs	r2, #0
 80039a0:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80039a2:	687b      	ldr	r3, [r7, #4]
 80039a4:	681b      	ldr	r3, [r3, #0]
 80039a6:	330c      	adds	r3, #12
 80039a8:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80039aa:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80039ac:	e853 3f00 	ldrex	r3, [r3]
 80039b0:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80039b2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80039b4:	f023 0310 	bic.w	r3, r3, #16
 80039b8:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 80039bc:	687b      	ldr	r3, [r7, #4]
 80039be:	681b      	ldr	r3, [r3, #0]
 80039c0:	330c      	adds	r3, #12
 80039c2:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 80039c6:	65ba      	str	r2, [r7, #88]	@ 0x58
 80039c8:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80039ca:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80039cc:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80039ce:	e841 2300 	strex	r3, r2, [r1]
 80039d2:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 80039d4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80039d6:	2b00      	cmp	r3, #0
 80039d8:	d1e3      	bne.n	80039a2 <HAL_UART_IRQHandler+0x37e>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80039da:	687b      	ldr	r3, [r7, #4]
 80039dc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80039de:	4618      	mov	r0, r3
 80039e0:	f7fe f963 	bl	8001caa <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80039e4:	687b      	ldr	r3, [r7, #4]
 80039e6:	2202      	movs	r2, #2
 80039e8:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80039ea:	687b      	ldr	r3, [r7, #4]
 80039ec:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 80039ee:	687b      	ldr	r3, [r7, #4]
 80039f0:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80039f2:	b29b      	uxth	r3, r3
 80039f4:	1ad3      	subs	r3, r2, r3
 80039f6:	b29b      	uxth	r3, r3
 80039f8:	4619      	mov	r1, r3
 80039fa:	6878      	ldr	r0, [r7, #4]
 80039fc:	f000 f8b6 	bl	8003b6c <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8003a00:	e09c      	b.n	8003b3c <HAL_UART_IRQHandler+0x518>
 8003a02:	bf00      	nop
 8003a04:	08003da5 	.word	0x08003da5
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8003a0c:	687b      	ldr	r3, [r7, #4]
 8003a0e:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8003a10:	b29b      	uxth	r3, r3
 8003a12:	1ad3      	subs	r3, r2, r3
 8003a14:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8003a1c:	b29b      	uxth	r3, r3
 8003a1e:	2b00      	cmp	r3, #0
 8003a20:	f000 808e 	beq.w	8003b40 <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 8003a24:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8003a28:	2b00      	cmp	r3, #0
 8003a2a:	f000 8089 	beq.w	8003b40 <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003a2e:	687b      	ldr	r3, [r7, #4]
 8003a30:	681b      	ldr	r3, [r3, #0]
 8003a32:	330c      	adds	r3, #12
 8003a34:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003a36:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003a38:	e853 3f00 	ldrex	r3, [r3]
 8003a3c:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8003a3e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003a40:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8003a44:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8003a48:	687b      	ldr	r3, [r7, #4]
 8003a4a:	681b      	ldr	r3, [r3, #0]
 8003a4c:	330c      	adds	r3, #12
 8003a4e:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 8003a52:	647a      	str	r2, [r7, #68]	@ 0x44
 8003a54:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003a56:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8003a58:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8003a5a:	e841 2300 	strex	r3, r2, [r1]
 8003a5e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8003a60:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003a62:	2b00      	cmp	r3, #0
 8003a64:	d1e3      	bne.n	8003a2e <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003a66:	687b      	ldr	r3, [r7, #4]
 8003a68:	681b      	ldr	r3, [r3, #0]
 8003a6a:	3314      	adds	r3, #20
 8003a6c:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003a6e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003a70:	e853 3f00 	ldrex	r3, [r3]
 8003a74:	623b      	str	r3, [r7, #32]
   return(result);
 8003a76:	6a3b      	ldr	r3, [r7, #32]
 8003a78:	f023 0301 	bic.w	r3, r3, #1
 8003a7c:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8003a80:	687b      	ldr	r3, [r7, #4]
 8003a82:	681b      	ldr	r3, [r3, #0]
 8003a84:	3314      	adds	r3, #20
 8003a86:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8003a8a:	633a      	str	r2, [r7, #48]	@ 0x30
 8003a8c:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003a8e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8003a90:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003a92:	e841 2300 	strex	r3, r2, [r1]
 8003a96:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8003a98:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003a9a:	2b00      	cmp	r3, #0
 8003a9c:	d1e3      	bne.n	8003a66 <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8003a9e:	687b      	ldr	r3, [r7, #4]
 8003aa0:	2220      	movs	r2, #32
 8003aa2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003aa6:	687b      	ldr	r3, [r7, #4]
 8003aa8:	2200      	movs	r2, #0
 8003aaa:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003aac:	687b      	ldr	r3, [r7, #4]
 8003aae:	681b      	ldr	r3, [r3, #0]
 8003ab0:	330c      	adds	r3, #12
 8003ab2:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003ab4:	693b      	ldr	r3, [r7, #16]
 8003ab6:	e853 3f00 	ldrex	r3, [r3]
 8003aba:	60fb      	str	r3, [r7, #12]
   return(result);
 8003abc:	68fb      	ldr	r3, [r7, #12]
 8003abe:	f023 0310 	bic.w	r3, r3, #16
 8003ac2:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8003ac6:	687b      	ldr	r3, [r7, #4]
 8003ac8:	681b      	ldr	r3, [r3, #0]
 8003aca:	330c      	adds	r3, #12
 8003acc:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8003ad0:	61fa      	str	r2, [r7, #28]
 8003ad2:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003ad4:	69b9      	ldr	r1, [r7, #24]
 8003ad6:	69fa      	ldr	r2, [r7, #28]
 8003ad8:	e841 2300 	strex	r3, r2, [r1]
 8003adc:	617b      	str	r3, [r7, #20]
   return(result);
 8003ade:	697b      	ldr	r3, [r7, #20]
 8003ae0:	2b00      	cmp	r3, #0
 8003ae2:	d1e3      	bne.n	8003aac <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8003ae4:	687b      	ldr	r3, [r7, #4]
 8003ae6:	2202      	movs	r2, #2
 8003ae8:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8003aea:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8003aee:	4619      	mov	r1, r3
 8003af0:	6878      	ldr	r0, [r7, #4]
 8003af2:	f000 f83b 	bl	8003b6c <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8003af6:	e023      	b.n	8003b40 <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8003af8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003afc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003b00:	2b00      	cmp	r3, #0
 8003b02:	d009      	beq.n	8003b18 <HAL_UART_IRQHandler+0x4f4>
 8003b04:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003b08:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003b0c:	2b00      	cmp	r3, #0
 8003b0e:	d003      	beq.n	8003b18 <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 8003b10:	6878      	ldr	r0, [r7, #4]
 8003b12:	f000 f95b 	bl	8003dcc <UART_Transmit_IT>
    return;
 8003b16:	e014      	b.n	8003b42 <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8003b18:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003b1c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003b20:	2b00      	cmp	r3, #0
 8003b22:	d00e      	beq.n	8003b42 <HAL_UART_IRQHandler+0x51e>
 8003b24:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003b28:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003b2c:	2b00      	cmp	r3, #0
 8003b2e:	d008      	beq.n	8003b42 <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 8003b30:	6878      	ldr	r0, [r7, #4]
 8003b32:	f000 f99a 	bl	8003e6a <UART_EndTransmit_IT>
    return;
 8003b36:	e004      	b.n	8003b42 <HAL_UART_IRQHandler+0x51e>
    return;
 8003b38:	bf00      	nop
 8003b3a:	e002      	b.n	8003b42 <HAL_UART_IRQHandler+0x51e>
      return;
 8003b3c:	bf00      	nop
 8003b3e:	e000      	b.n	8003b42 <HAL_UART_IRQHandler+0x51e>
      return;
 8003b40:	bf00      	nop
  }
}
 8003b42:	37e8      	adds	r7, #232	@ 0xe8
 8003b44:	46bd      	mov	sp, r7
 8003b46:	bd80      	pop	{r7, pc}

08003b48 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8003b48:	b480      	push	{r7}
 8003b4a:	b083      	sub	sp, #12
 8003b4c:	af00      	add	r7, sp, #0
 8003b4e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8003b50:	bf00      	nop
 8003b52:	370c      	adds	r7, #12
 8003b54:	46bd      	mov	sp, r7
 8003b56:	bc80      	pop	{r7}
 8003b58:	4770      	bx	lr

08003b5a <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8003b5a:	b480      	push	{r7}
 8003b5c:	b083      	sub	sp, #12
 8003b5e:	af00      	add	r7, sp, #0
 8003b60:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8003b62:	bf00      	nop
 8003b64:	370c      	adds	r7, #12
 8003b66:	46bd      	mov	sp, r7
 8003b68:	bc80      	pop	{r7}
 8003b6a:	4770      	bx	lr

08003b6c <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8003b6c:	b480      	push	{r7}
 8003b6e:	b083      	sub	sp, #12
 8003b70:	af00      	add	r7, sp, #0
 8003b72:	6078      	str	r0, [r7, #4]
 8003b74:	460b      	mov	r3, r1
 8003b76:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8003b78:	bf00      	nop
 8003b7a:	370c      	adds	r7, #12
 8003b7c:	46bd      	mov	sp, r7
 8003b7e:	bc80      	pop	{r7}
 8003b80:	4770      	bx	lr

08003b82 <HAL_UART_GetState>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL state
  */
HAL_UART_StateTypeDef HAL_UART_GetState(const UART_HandleTypeDef *huart)
{
 8003b82:	b480      	push	{r7}
 8003b84:	b085      	sub	sp, #20
 8003b86:	af00      	add	r7, sp, #0
 8003b88:	6078      	str	r0, [r7, #4]
  uint32_t temp1 = 0x00U, temp2 = 0x00U;
 8003b8a:	2300      	movs	r3, #0
 8003b8c:	60fb      	str	r3, [r7, #12]
 8003b8e:	2300      	movs	r3, #0
 8003b90:	60bb      	str	r3, [r7, #8]
  temp1 = huart->gState;
 8003b92:	687b      	ldr	r3, [r7, #4]
 8003b94:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003b98:	b2db      	uxtb	r3, r3
 8003b9a:	60fb      	str	r3, [r7, #12]
  temp2 = huart->RxState;
 8003b9c:	687b      	ldr	r3, [r7, #4]
 8003b9e:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8003ba2:	b2db      	uxtb	r3, r3
 8003ba4:	60bb      	str	r3, [r7, #8]

  return (HAL_UART_StateTypeDef)(temp1 | temp2);
 8003ba6:	68fb      	ldr	r3, [r7, #12]
 8003ba8:	b2da      	uxtb	r2, r3
 8003baa:	68bb      	ldr	r3, [r7, #8]
 8003bac:	b2db      	uxtb	r3, r3
 8003bae:	4313      	orrs	r3, r2
 8003bb0:	b2db      	uxtb	r3, r3
}
 8003bb2:	4618      	mov	r0, r3
 8003bb4:	3714      	adds	r7, #20
 8003bb6:	46bd      	mov	sp, r7
 8003bb8:	bc80      	pop	{r7}
 8003bba:	4770      	bx	lr

08003bbc <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8003bbc:	b580      	push	{r7, lr}
 8003bbe:	b086      	sub	sp, #24
 8003bc0:	af00      	add	r7, sp, #0
 8003bc2:	60f8      	str	r0, [r7, #12]
 8003bc4:	60b9      	str	r1, [r7, #8]
 8003bc6:	603b      	str	r3, [r7, #0]
 8003bc8:	4613      	mov	r3, r2
 8003bca:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003bcc:	e03b      	b.n	8003c46 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003bce:	6a3b      	ldr	r3, [r7, #32]
 8003bd0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003bd4:	d037      	beq.n	8003c46 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003bd6:	f7fd fc13 	bl	8001400 <HAL_GetTick>
 8003bda:	4602      	mov	r2, r0
 8003bdc:	683b      	ldr	r3, [r7, #0]
 8003bde:	1ad3      	subs	r3, r2, r3
 8003be0:	6a3a      	ldr	r2, [r7, #32]
 8003be2:	429a      	cmp	r2, r3
 8003be4:	d302      	bcc.n	8003bec <UART_WaitOnFlagUntilTimeout+0x30>
 8003be6:	6a3b      	ldr	r3, [r7, #32]
 8003be8:	2b00      	cmp	r3, #0
 8003bea:	d101      	bne.n	8003bf0 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8003bec:	2303      	movs	r3, #3
 8003bee:	e03a      	b.n	8003c66 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8003bf0:	68fb      	ldr	r3, [r7, #12]
 8003bf2:	681b      	ldr	r3, [r3, #0]
 8003bf4:	68db      	ldr	r3, [r3, #12]
 8003bf6:	f003 0304 	and.w	r3, r3, #4
 8003bfa:	2b00      	cmp	r3, #0
 8003bfc:	d023      	beq.n	8003c46 <UART_WaitOnFlagUntilTimeout+0x8a>
 8003bfe:	68bb      	ldr	r3, [r7, #8]
 8003c00:	2b80      	cmp	r3, #128	@ 0x80
 8003c02:	d020      	beq.n	8003c46 <UART_WaitOnFlagUntilTimeout+0x8a>
 8003c04:	68bb      	ldr	r3, [r7, #8]
 8003c06:	2b40      	cmp	r3, #64	@ 0x40
 8003c08:	d01d      	beq.n	8003c46 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8003c0a:	68fb      	ldr	r3, [r7, #12]
 8003c0c:	681b      	ldr	r3, [r3, #0]
 8003c0e:	681b      	ldr	r3, [r3, #0]
 8003c10:	f003 0308 	and.w	r3, r3, #8
 8003c14:	2b08      	cmp	r3, #8
 8003c16:	d116      	bne.n	8003c46 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8003c18:	2300      	movs	r3, #0
 8003c1a:	617b      	str	r3, [r7, #20]
 8003c1c:	68fb      	ldr	r3, [r7, #12]
 8003c1e:	681b      	ldr	r3, [r3, #0]
 8003c20:	681b      	ldr	r3, [r3, #0]
 8003c22:	617b      	str	r3, [r7, #20]
 8003c24:	68fb      	ldr	r3, [r7, #12]
 8003c26:	681b      	ldr	r3, [r3, #0]
 8003c28:	685b      	ldr	r3, [r3, #4]
 8003c2a:	617b      	str	r3, [r7, #20]
 8003c2c:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8003c2e:	68f8      	ldr	r0, [r7, #12]
 8003c30:	f000 f856 	bl	8003ce0 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8003c34:	68fb      	ldr	r3, [r7, #12]
 8003c36:	2208      	movs	r2, #8
 8003c38:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003c3a:	68fb      	ldr	r3, [r7, #12]
 8003c3c:	2200      	movs	r2, #0
 8003c3e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8003c42:	2301      	movs	r3, #1
 8003c44:	e00f      	b.n	8003c66 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003c46:	68fb      	ldr	r3, [r7, #12]
 8003c48:	681b      	ldr	r3, [r3, #0]
 8003c4a:	681a      	ldr	r2, [r3, #0]
 8003c4c:	68bb      	ldr	r3, [r7, #8]
 8003c4e:	4013      	ands	r3, r2
 8003c50:	68ba      	ldr	r2, [r7, #8]
 8003c52:	429a      	cmp	r2, r3
 8003c54:	bf0c      	ite	eq
 8003c56:	2301      	moveq	r3, #1
 8003c58:	2300      	movne	r3, #0
 8003c5a:	b2db      	uxtb	r3, r3
 8003c5c:	461a      	mov	r2, r3
 8003c5e:	79fb      	ldrb	r3, [r7, #7]
 8003c60:	429a      	cmp	r2, r3
 8003c62:	d0b4      	beq.n	8003bce <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003c64:	2300      	movs	r3, #0
}
 8003c66:	4618      	mov	r0, r3
 8003c68:	3718      	adds	r7, #24
 8003c6a:	46bd      	mov	sp, r7
 8003c6c:	bd80      	pop	{r7, pc}

08003c6e <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8003c6e:	b480      	push	{r7}
 8003c70:	b085      	sub	sp, #20
 8003c72:	af00      	add	r7, sp, #0
 8003c74:	60f8      	str	r0, [r7, #12]
 8003c76:	60b9      	str	r1, [r7, #8]
 8003c78:	4613      	mov	r3, r2
 8003c7a:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8003c7c:	68fb      	ldr	r3, [r7, #12]
 8003c7e:	68ba      	ldr	r2, [r7, #8]
 8003c80:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 8003c82:	68fb      	ldr	r3, [r7, #12]
 8003c84:	88fa      	ldrh	r2, [r7, #6]
 8003c86:	859a      	strh	r2, [r3, #44]	@ 0x2c
  huart->RxXferCount = Size;
 8003c88:	68fb      	ldr	r3, [r7, #12]
 8003c8a:	88fa      	ldrh	r2, [r7, #6]
 8003c8c:	85da      	strh	r2, [r3, #46]	@ 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003c8e:	68fb      	ldr	r3, [r7, #12]
 8003c90:	2200      	movs	r2, #0
 8003c92:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8003c94:	68fb      	ldr	r3, [r7, #12]
 8003c96:	2222      	movs	r2, #34	@ 0x22
 8003c98:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 8003c9c:	68fb      	ldr	r3, [r7, #12]
 8003c9e:	691b      	ldr	r3, [r3, #16]
 8003ca0:	2b00      	cmp	r3, #0
 8003ca2:	d007      	beq.n	8003cb4 <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8003ca4:	68fb      	ldr	r3, [r7, #12]
 8003ca6:	681b      	ldr	r3, [r3, #0]
 8003ca8:	68da      	ldr	r2, [r3, #12]
 8003caa:	68fb      	ldr	r3, [r7, #12]
 8003cac:	681b      	ldr	r3, [r3, #0]
 8003cae:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003cb2:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8003cb4:	68fb      	ldr	r3, [r7, #12]
 8003cb6:	681b      	ldr	r3, [r3, #0]
 8003cb8:	695a      	ldr	r2, [r3, #20]
 8003cba:	68fb      	ldr	r3, [r7, #12]
 8003cbc:	681b      	ldr	r3, [r3, #0]
 8003cbe:	f042 0201 	orr.w	r2, r2, #1
 8003cc2:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8003cc4:	68fb      	ldr	r3, [r7, #12]
 8003cc6:	681b      	ldr	r3, [r3, #0]
 8003cc8:	68da      	ldr	r2, [r3, #12]
 8003cca:	68fb      	ldr	r3, [r7, #12]
 8003ccc:	681b      	ldr	r3, [r3, #0]
 8003cce:	f042 0220 	orr.w	r2, r2, #32
 8003cd2:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8003cd4:	2300      	movs	r3, #0
}
 8003cd6:	4618      	mov	r0, r3
 8003cd8:	3714      	adds	r7, #20
 8003cda:	46bd      	mov	sp, r7
 8003cdc:	bc80      	pop	{r7}
 8003cde:	4770      	bx	lr

08003ce0 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8003ce0:	b480      	push	{r7}
 8003ce2:	b095      	sub	sp, #84	@ 0x54
 8003ce4:	af00      	add	r7, sp, #0
 8003ce6:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003ce8:	687b      	ldr	r3, [r7, #4]
 8003cea:	681b      	ldr	r3, [r3, #0]
 8003cec:	330c      	adds	r3, #12
 8003cee:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003cf0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003cf2:	e853 3f00 	ldrex	r3, [r3]
 8003cf6:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8003cf8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003cfa:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8003cfe:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003d00:	687b      	ldr	r3, [r7, #4]
 8003d02:	681b      	ldr	r3, [r3, #0]
 8003d04:	330c      	adds	r3, #12
 8003d06:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8003d08:	643a      	str	r2, [r7, #64]	@ 0x40
 8003d0a:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003d0c:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8003d0e:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8003d10:	e841 2300 	strex	r3, r2, [r1]
 8003d14:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8003d16:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003d18:	2b00      	cmp	r3, #0
 8003d1a:	d1e5      	bne.n	8003ce8 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003d1c:	687b      	ldr	r3, [r7, #4]
 8003d1e:	681b      	ldr	r3, [r3, #0]
 8003d20:	3314      	adds	r3, #20
 8003d22:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003d24:	6a3b      	ldr	r3, [r7, #32]
 8003d26:	e853 3f00 	ldrex	r3, [r3]
 8003d2a:	61fb      	str	r3, [r7, #28]
   return(result);
 8003d2c:	69fb      	ldr	r3, [r7, #28]
 8003d2e:	f023 0301 	bic.w	r3, r3, #1
 8003d32:	64bb      	str	r3, [r7, #72]	@ 0x48
 8003d34:	687b      	ldr	r3, [r7, #4]
 8003d36:	681b      	ldr	r3, [r3, #0]
 8003d38:	3314      	adds	r3, #20
 8003d3a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8003d3c:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003d3e:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003d40:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003d42:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003d44:	e841 2300 	strex	r3, r2, [r1]
 8003d48:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8003d4a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003d4c:	2b00      	cmp	r3, #0
 8003d4e:	d1e5      	bne.n	8003d1c <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003d54:	2b01      	cmp	r3, #1
 8003d56:	d119      	bne.n	8003d8c <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003d58:	687b      	ldr	r3, [r7, #4]
 8003d5a:	681b      	ldr	r3, [r3, #0]
 8003d5c:	330c      	adds	r3, #12
 8003d5e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003d60:	68fb      	ldr	r3, [r7, #12]
 8003d62:	e853 3f00 	ldrex	r3, [r3]
 8003d66:	60bb      	str	r3, [r7, #8]
   return(result);
 8003d68:	68bb      	ldr	r3, [r7, #8]
 8003d6a:	f023 0310 	bic.w	r3, r3, #16
 8003d6e:	647b      	str	r3, [r7, #68]	@ 0x44
 8003d70:	687b      	ldr	r3, [r7, #4]
 8003d72:	681b      	ldr	r3, [r3, #0]
 8003d74:	330c      	adds	r3, #12
 8003d76:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8003d78:	61ba      	str	r2, [r7, #24]
 8003d7a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003d7c:	6979      	ldr	r1, [r7, #20]
 8003d7e:	69ba      	ldr	r2, [r7, #24]
 8003d80:	e841 2300 	strex	r3, r2, [r1]
 8003d84:	613b      	str	r3, [r7, #16]
   return(result);
 8003d86:	693b      	ldr	r3, [r7, #16]
 8003d88:	2b00      	cmp	r3, #0
 8003d8a:	d1e5      	bne.n	8003d58 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8003d8c:	687b      	ldr	r3, [r7, #4]
 8003d8e:	2220      	movs	r2, #32
 8003d90:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003d94:	687b      	ldr	r3, [r7, #4]
 8003d96:	2200      	movs	r2, #0
 8003d98:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8003d9a:	bf00      	nop
 8003d9c:	3754      	adds	r7, #84	@ 0x54
 8003d9e:	46bd      	mov	sp, r7
 8003da0:	bc80      	pop	{r7}
 8003da2:	4770      	bx	lr

08003da4 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8003da4:	b580      	push	{r7, lr}
 8003da6:	b084      	sub	sp, #16
 8003da8:	af00      	add	r7, sp, #0
 8003daa:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003dac:	687b      	ldr	r3, [r7, #4]
 8003dae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003db0:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8003db2:	68fb      	ldr	r3, [r7, #12]
 8003db4:	2200      	movs	r2, #0
 8003db6:	85da      	strh	r2, [r3, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 8003db8:	68fb      	ldr	r3, [r7, #12]
 8003dba:	2200      	movs	r2, #0
 8003dbc:	84da      	strh	r2, [r3, #38]	@ 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8003dbe:	68f8      	ldr	r0, [r7, #12]
 8003dc0:	f7ff fecb 	bl	8003b5a <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8003dc4:	bf00      	nop
 8003dc6:	3710      	adds	r7, #16
 8003dc8:	46bd      	mov	sp, r7
 8003dca:	bd80      	pop	{r7, pc}

08003dcc <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8003dcc:	b480      	push	{r7}
 8003dce:	b085      	sub	sp, #20
 8003dd0:	af00      	add	r7, sp, #0
 8003dd2:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8003dd4:	687b      	ldr	r3, [r7, #4]
 8003dd6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003dda:	b2db      	uxtb	r3, r3
 8003ddc:	2b21      	cmp	r3, #33	@ 0x21
 8003dde:	d13e      	bne.n	8003e5e <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003de0:	687b      	ldr	r3, [r7, #4]
 8003de2:	689b      	ldr	r3, [r3, #8]
 8003de4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003de8:	d114      	bne.n	8003e14 <UART_Transmit_IT+0x48>
 8003dea:	687b      	ldr	r3, [r7, #4]
 8003dec:	691b      	ldr	r3, [r3, #16]
 8003dee:	2b00      	cmp	r3, #0
 8003df0:	d110      	bne.n	8003e14 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8003df2:	687b      	ldr	r3, [r7, #4]
 8003df4:	6a1b      	ldr	r3, [r3, #32]
 8003df6:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8003df8:	68fb      	ldr	r3, [r7, #12]
 8003dfa:	881b      	ldrh	r3, [r3, #0]
 8003dfc:	461a      	mov	r2, r3
 8003dfe:	687b      	ldr	r3, [r7, #4]
 8003e00:	681b      	ldr	r3, [r3, #0]
 8003e02:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003e06:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	6a1b      	ldr	r3, [r3, #32]
 8003e0c:	1c9a      	adds	r2, r3, #2
 8003e0e:	687b      	ldr	r3, [r7, #4]
 8003e10:	621a      	str	r2, [r3, #32]
 8003e12:	e008      	b.n	8003e26 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8003e14:	687b      	ldr	r3, [r7, #4]
 8003e16:	6a1b      	ldr	r3, [r3, #32]
 8003e18:	1c59      	adds	r1, r3, #1
 8003e1a:	687a      	ldr	r2, [r7, #4]
 8003e1c:	6211      	str	r1, [r2, #32]
 8003e1e:	781a      	ldrb	r2, [r3, #0]
 8003e20:	687b      	ldr	r3, [r7, #4]
 8003e22:	681b      	ldr	r3, [r3, #0]
 8003e24:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8003e26:	687b      	ldr	r3, [r7, #4]
 8003e28:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8003e2a:	b29b      	uxth	r3, r3
 8003e2c:	3b01      	subs	r3, #1
 8003e2e:	b29b      	uxth	r3, r3
 8003e30:	687a      	ldr	r2, [r7, #4]
 8003e32:	4619      	mov	r1, r3
 8003e34:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8003e36:	2b00      	cmp	r3, #0
 8003e38:	d10f      	bne.n	8003e5a <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8003e3a:	687b      	ldr	r3, [r7, #4]
 8003e3c:	681b      	ldr	r3, [r3, #0]
 8003e3e:	68da      	ldr	r2, [r3, #12]
 8003e40:	687b      	ldr	r3, [r7, #4]
 8003e42:	681b      	ldr	r3, [r3, #0]
 8003e44:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8003e48:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8003e4a:	687b      	ldr	r3, [r7, #4]
 8003e4c:	681b      	ldr	r3, [r3, #0]
 8003e4e:	68da      	ldr	r2, [r3, #12]
 8003e50:	687b      	ldr	r3, [r7, #4]
 8003e52:	681b      	ldr	r3, [r3, #0]
 8003e54:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8003e58:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8003e5a:	2300      	movs	r3, #0
 8003e5c:	e000      	b.n	8003e60 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8003e5e:	2302      	movs	r3, #2
  }
}
 8003e60:	4618      	mov	r0, r3
 8003e62:	3714      	adds	r7, #20
 8003e64:	46bd      	mov	sp, r7
 8003e66:	bc80      	pop	{r7}
 8003e68:	4770      	bx	lr

08003e6a <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8003e6a:	b580      	push	{r7, lr}
 8003e6c:	b082      	sub	sp, #8
 8003e6e:	af00      	add	r7, sp, #0
 8003e70:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8003e72:	687b      	ldr	r3, [r7, #4]
 8003e74:	681b      	ldr	r3, [r3, #0]
 8003e76:	68da      	ldr	r2, [r3, #12]
 8003e78:	687b      	ldr	r3, [r7, #4]
 8003e7a:	681b      	ldr	r3, [r3, #0]
 8003e7c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003e80:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8003e82:	687b      	ldr	r3, [r7, #4]
 8003e84:	2220      	movs	r2, #32
 8003e86:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8003e8a:	6878      	ldr	r0, [r7, #4]
 8003e8c:	f7ff fe5c 	bl	8003b48 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8003e90:	2300      	movs	r3, #0
}
 8003e92:	4618      	mov	r0, r3
 8003e94:	3708      	adds	r7, #8
 8003e96:	46bd      	mov	sp, r7
 8003e98:	bd80      	pop	{r7, pc}

08003e9a <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8003e9a:	b580      	push	{r7, lr}
 8003e9c:	b08c      	sub	sp, #48	@ 0x30
 8003e9e:	af00      	add	r7, sp, #0
 8003ea0:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8003ea2:	687b      	ldr	r3, [r7, #4]
 8003ea4:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8003ea8:	b2db      	uxtb	r3, r3
 8003eaa:	2b22      	cmp	r3, #34	@ 0x22
 8003eac:	f040 80ae 	bne.w	800400c <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003eb0:	687b      	ldr	r3, [r7, #4]
 8003eb2:	689b      	ldr	r3, [r3, #8]
 8003eb4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003eb8:	d117      	bne.n	8003eea <UART_Receive_IT+0x50>
 8003eba:	687b      	ldr	r3, [r7, #4]
 8003ebc:	691b      	ldr	r3, [r3, #16]
 8003ebe:	2b00      	cmp	r3, #0
 8003ec0:	d113      	bne.n	8003eea <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8003ec2:	2300      	movs	r3, #0
 8003ec4:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8003ec6:	687b      	ldr	r3, [r7, #4]
 8003ec8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003eca:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8003ecc:	687b      	ldr	r3, [r7, #4]
 8003ece:	681b      	ldr	r3, [r3, #0]
 8003ed0:	685b      	ldr	r3, [r3, #4]
 8003ed2:	b29b      	uxth	r3, r3
 8003ed4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003ed8:	b29a      	uxth	r2, r3
 8003eda:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003edc:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8003ede:	687b      	ldr	r3, [r7, #4]
 8003ee0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003ee2:	1c9a      	adds	r2, r3, #2
 8003ee4:	687b      	ldr	r3, [r7, #4]
 8003ee6:	629a      	str	r2, [r3, #40]	@ 0x28
 8003ee8:	e026      	b.n	8003f38 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8003eea:	687b      	ldr	r3, [r7, #4]
 8003eec:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003eee:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits  = NULL;
 8003ef0:	2300      	movs	r3, #0
 8003ef2:	62bb      	str	r3, [r7, #40]	@ 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8003ef4:	687b      	ldr	r3, [r7, #4]
 8003ef6:	689b      	ldr	r3, [r3, #8]
 8003ef8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003efc:	d007      	beq.n	8003f0e <UART_Receive_IT+0x74>
 8003efe:	687b      	ldr	r3, [r7, #4]
 8003f00:	689b      	ldr	r3, [r3, #8]
 8003f02:	2b00      	cmp	r3, #0
 8003f04:	d10a      	bne.n	8003f1c <UART_Receive_IT+0x82>
 8003f06:	687b      	ldr	r3, [r7, #4]
 8003f08:	691b      	ldr	r3, [r3, #16]
 8003f0a:	2b00      	cmp	r3, #0
 8003f0c:	d106      	bne.n	8003f1c <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8003f0e:	687b      	ldr	r3, [r7, #4]
 8003f10:	681b      	ldr	r3, [r3, #0]
 8003f12:	685b      	ldr	r3, [r3, #4]
 8003f14:	b2da      	uxtb	r2, r3
 8003f16:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003f18:	701a      	strb	r2, [r3, #0]
 8003f1a:	e008      	b.n	8003f2e <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8003f1c:	687b      	ldr	r3, [r7, #4]
 8003f1e:	681b      	ldr	r3, [r3, #0]
 8003f20:	685b      	ldr	r3, [r3, #4]
 8003f22:	b2db      	uxtb	r3, r3
 8003f24:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003f28:	b2da      	uxtb	r2, r3
 8003f2a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003f2c:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8003f2e:	687b      	ldr	r3, [r7, #4]
 8003f30:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003f32:	1c5a      	adds	r2, r3, #1
 8003f34:	687b      	ldr	r3, [r7, #4]
 8003f36:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8003f38:	687b      	ldr	r3, [r7, #4]
 8003f3a:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8003f3c:	b29b      	uxth	r3, r3
 8003f3e:	3b01      	subs	r3, #1
 8003f40:	b29b      	uxth	r3, r3
 8003f42:	687a      	ldr	r2, [r7, #4]
 8003f44:	4619      	mov	r1, r3
 8003f46:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8003f48:	2b00      	cmp	r3, #0
 8003f4a:	d15d      	bne.n	8004008 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8003f4c:	687b      	ldr	r3, [r7, #4]
 8003f4e:	681b      	ldr	r3, [r3, #0]
 8003f50:	68da      	ldr	r2, [r3, #12]
 8003f52:	687b      	ldr	r3, [r7, #4]
 8003f54:	681b      	ldr	r3, [r3, #0]
 8003f56:	f022 0220 	bic.w	r2, r2, #32
 8003f5a:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	681b      	ldr	r3, [r3, #0]
 8003f60:	68da      	ldr	r2, [r3, #12]
 8003f62:	687b      	ldr	r3, [r7, #4]
 8003f64:	681b      	ldr	r3, [r3, #0]
 8003f66:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8003f6a:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8003f6c:	687b      	ldr	r3, [r7, #4]
 8003f6e:	681b      	ldr	r3, [r3, #0]
 8003f70:	695a      	ldr	r2, [r3, #20]
 8003f72:	687b      	ldr	r3, [r7, #4]
 8003f74:	681b      	ldr	r3, [r3, #0]
 8003f76:	f022 0201 	bic.w	r2, r2, #1
 8003f7a:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8003f7c:	687b      	ldr	r3, [r7, #4]
 8003f7e:	2220      	movs	r2, #32
 8003f80:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003f84:	687b      	ldr	r3, [r7, #4]
 8003f86:	2200      	movs	r2, #0
 8003f88:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003f8a:	687b      	ldr	r3, [r7, #4]
 8003f8c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003f8e:	2b01      	cmp	r3, #1
 8003f90:	d135      	bne.n	8003ffe <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003f92:	687b      	ldr	r3, [r7, #4]
 8003f94:	2200      	movs	r2, #0
 8003f96:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003f98:	687b      	ldr	r3, [r7, #4]
 8003f9a:	681b      	ldr	r3, [r3, #0]
 8003f9c:	330c      	adds	r3, #12
 8003f9e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003fa0:	697b      	ldr	r3, [r7, #20]
 8003fa2:	e853 3f00 	ldrex	r3, [r3]
 8003fa6:	613b      	str	r3, [r7, #16]
   return(result);
 8003fa8:	693b      	ldr	r3, [r7, #16]
 8003faa:	f023 0310 	bic.w	r3, r3, #16
 8003fae:	627b      	str	r3, [r7, #36]	@ 0x24
 8003fb0:	687b      	ldr	r3, [r7, #4]
 8003fb2:	681b      	ldr	r3, [r3, #0]
 8003fb4:	330c      	adds	r3, #12
 8003fb6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003fb8:	623a      	str	r2, [r7, #32]
 8003fba:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003fbc:	69f9      	ldr	r1, [r7, #28]
 8003fbe:	6a3a      	ldr	r2, [r7, #32]
 8003fc0:	e841 2300 	strex	r3, r2, [r1]
 8003fc4:	61bb      	str	r3, [r7, #24]
   return(result);
 8003fc6:	69bb      	ldr	r3, [r7, #24]
 8003fc8:	2b00      	cmp	r3, #0
 8003fca:	d1e5      	bne.n	8003f98 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8003fcc:	687b      	ldr	r3, [r7, #4]
 8003fce:	681b      	ldr	r3, [r3, #0]
 8003fd0:	681b      	ldr	r3, [r3, #0]
 8003fd2:	f003 0310 	and.w	r3, r3, #16
 8003fd6:	2b10      	cmp	r3, #16
 8003fd8:	d10a      	bne.n	8003ff0 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8003fda:	2300      	movs	r3, #0
 8003fdc:	60fb      	str	r3, [r7, #12]
 8003fde:	687b      	ldr	r3, [r7, #4]
 8003fe0:	681b      	ldr	r3, [r3, #0]
 8003fe2:	681b      	ldr	r3, [r3, #0]
 8003fe4:	60fb      	str	r3, [r7, #12]
 8003fe6:	687b      	ldr	r3, [r7, #4]
 8003fe8:	681b      	ldr	r3, [r3, #0]
 8003fea:	685b      	ldr	r3, [r3, #4]
 8003fec:	60fb      	str	r3, [r7, #12]
 8003fee:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8003ff0:	687b      	ldr	r3, [r7, #4]
 8003ff2:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8003ff4:	4619      	mov	r1, r3
 8003ff6:	6878      	ldr	r0, [r7, #4]
 8003ff8:	f7ff fdb8 	bl	8003b6c <HAL_UARTEx_RxEventCallback>
 8003ffc:	e002      	b.n	8004004 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8003ffe:	6878      	ldr	r0, [r7, #4]
 8004000:	f7fc fa0c 	bl	800041c <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8004004:	2300      	movs	r3, #0
 8004006:	e002      	b.n	800400e <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8004008:	2300      	movs	r3, #0
 800400a:	e000      	b.n	800400e <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 800400c:	2302      	movs	r3, #2
  }
}
 800400e:	4618      	mov	r0, r3
 8004010:	3730      	adds	r7, #48	@ 0x30
 8004012:	46bd      	mov	sp, r7
 8004014:	bd80      	pop	{r7, pc}
	...

08004018 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004018:	b580      	push	{r7, lr}
 800401a:	b084      	sub	sp, #16
 800401c:	af00      	add	r7, sp, #0
 800401e:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004020:	687b      	ldr	r3, [r7, #4]
 8004022:	681b      	ldr	r3, [r3, #0]
 8004024:	691b      	ldr	r3, [r3, #16]
 8004026:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800402a:	687b      	ldr	r3, [r7, #4]
 800402c:	68da      	ldr	r2, [r3, #12]
 800402e:	687b      	ldr	r3, [r7, #4]
 8004030:	681b      	ldr	r3, [r3, #0]
 8004032:	430a      	orrs	r2, r1
 8004034:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8004036:	687b      	ldr	r3, [r7, #4]
 8004038:	689a      	ldr	r2, [r3, #8]
 800403a:	687b      	ldr	r3, [r7, #4]
 800403c:	691b      	ldr	r3, [r3, #16]
 800403e:	431a      	orrs	r2, r3
 8004040:	687b      	ldr	r3, [r7, #4]
 8004042:	695b      	ldr	r3, [r3, #20]
 8004044:	4313      	orrs	r3, r2
 8004046:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8004048:	687b      	ldr	r3, [r7, #4]
 800404a:	681b      	ldr	r3, [r3, #0]
 800404c:	68db      	ldr	r3, [r3, #12]
 800404e:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 8004052:	f023 030c 	bic.w	r3, r3, #12
 8004056:	687a      	ldr	r2, [r7, #4]
 8004058:	6812      	ldr	r2, [r2, #0]
 800405a:	68b9      	ldr	r1, [r7, #8]
 800405c:	430b      	orrs	r3, r1
 800405e:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8004060:	687b      	ldr	r3, [r7, #4]
 8004062:	681b      	ldr	r3, [r3, #0]
 8004064:	695b      	ldr	r3, [r3, #20]
 8004066:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 800406a:	687b      	ldr	r3, [r7, #4]
 800406c:	699a      	ldr	r2, [r3, #24]
 800406e:	687b      	ldr	r3, [r7, #4]
 8004070:	681b      	ldr	r3, [r3, #0]
 8004072:	430a      	orrs	r2, r1
 8004074:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8004076:	687b      	ldr	r3, [r7, #4]
 8004078:	681b      	ldr	r3, [r3, #0]
 800407a:	4a2c      	ldr	r2, [pc, #176]	@ (800412c <UART_SetConfig+0x114>)
 800407c:	4293      	cmp	r3, r2
 800407e:	d103      	bne.n	8004088 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8004080:	f7fe fc92 	bl	80029a8 <HAL_RCC_GetPCLK2Freq>
 8004084:	60f8      	str	r0, [r7, #12]
 8004086:	e002      	b.n	800408e <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8004088:	f7fe fc7a 	bl	8002980 <HAL_RCC_GetPCLK1Freq>
 800408c:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800408e:	68fa      	ldr	r2, [r7, #12]
 8004090:	4613      	mov	r3, r2
 8004092:	009b      	lsls	r3, r3, #2
 8004094:	4413      	add	r3, r2
 8004096:	009a      	lsls	r2, r3, #2
 8004098:	441a      	add	r2, r3
 800409a:	687b      	ldr	r3, [r7, #4]
 800409c:	685b      	ldr	r3, [r3, #4]
 800409e:	009b      	lsls	r3, r3, #2
 80040a0:	fbb2 f3f3 	udiv	r3, r2, r3
 80040a4:	4a22      	ldr	r2, [pc, #136]	@ (8004130 <UART_SetConfig+0x118>)
 80040a6:	fba2 2303 	umull	r2, r3, r2, r3
 80040aa:	095b      	lsrs	r3, r3, #5
 80040ac:	0119      	lsls	r1, r3, #4
 80040ae:	68fa      	ldr	r2, [r7, #12]
 80040b0:	4613      	mov	r3, r2
 80040b2:	009b      	lsls	r3, r3, #2
 80040b4:	4413      	add	r3, r2
 80040b6:	009a      	lsls	r2, r3, #2
 80040b8:	441a      	add	r2, r3
 80040ba:	687b      	ldr	r3, [r7, #4]
 80040bc:	685b      	ldr	r3, [r3, #4]
 80040be:	009b      	lsls	r3, r3, #2
 80040c0:	fbb2 f2f3 	udiv	r2, r2, r3
 80040c4:	4b1a      	ldr	r3, [pc, #104]	@ (8004130 <UART_SetConfig+0x118>)
 80040c6:	fba3 0302 	umull	r0, r3, r3, r2
 80040ca:	095b      	lsrs	r3, r3, #5
 80040cc:	2064      	movs	r0, #100	@ 0x64
 80040ce:	fb00 f303 	mul.w	r3, r0, r3
 80040d2:	1ad3      	subs	r3, r2, r3
 80040d4:	011b      	lsls	r3, r3, #4
 80040d6:	3332      	adds	r3, #50	@ 0x32
 80040d8:	4a15      	ldr	r2, [pc, #84]	@ (8004130 <UART_SetConfig+0x118>)
 80040da:	fba2 2303 	umull	r2, r3, r2, r3
 80040de:	095b      	lsrs	r3, r3, #5
 80040e0:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80040e4:	4419      	add	r1, r3
 80040e6:	68fa      	ldr	r2, [r7, #12]
 80040e8:	4613      	mov	r3, r2
 80040ea:	009b      	lsls	r3, r3, #2
 80040ec:	4413      	add	r3, r2
 80040ee:	009a      	lsls	r2, r3, #2
 80040f0:	441a      	add	r2, r3
 80040f2:	687b      	ldr	r3, [r7, #4]
 80040f4:	685b      	ldr	r3, [r3, #4]
 80040f6:	009b      	lsls	r3, r3, #2
 80040f8:	fbb2 f2f3 	udiv	r2, r2, r3
 80040fc:	4b0c      	ldr	r3, [pc, #48]	@ (8004130 <UART_SetConfig+0x118>)
 80040fe:	fba3 0302 	umull	r0, r3, r3, r2
 8004102:	095b      	lsrs	r3, r3, #5
 8004104:	2064      	movs	r0, #100	@ 0x64
 8004106:	fb00 f303 	mul.w	r3, r0, r3
 800410a:	1ad3      	subs	r3, r2, r3
 800410c:	011b      	lsls	r3, r3, #4
 800410e:	3332      	adds	r3, #50	@ 0x32
 8004110:	4a07      	ldr	r2, [pc, #28]	@ (8004130 <UART_SetConfig+0x118>)
 8004112:	fba2 2303 	umull	r2, r3, r2, r3
 8004116:	095b      	lsrs	r3, r3, #5
 8004118:	f003 020f 	and.w	r2, r3, #15
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	681b      	ldr	r3, [r3, #0]
 8004120:	440a      	add	r2, r1
 8004122:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8004124:	bf00      	nop
 8004126:	3710      	adds	r7, #16
 8004128:	46bd      	mov	sp, r7
 800412a:	bd80      	pop	{r7, pc}
 800412c:	40013800 	.word	0x40013800
 8004130:	51eb851f 	.word	0x51eb851f

08004134 <std>:
 8004134:	2300      	movs	r3, #0
 8004136:	b510      	push	{r4, lr}
 8004138:	4604      	mov	r4, r0
 800413a:	e9c0 3300 	strd	r3, r3, [r0]
 800413e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8004142:	6083      	str	r3, [r0, #8]
 8004144:	8181      	strh	r1, [r0, #12]
 8004146:	6643      	str	r3, [r0, #100]	@ 0x64
 8004148:	81c2      	strh	r2, [r0, #14]
 800414a:	6183      	str	r3, [r0, #24]
 800414c:	4619      	mov	r1, r3
 800414e:	2208      	movs	r2, #8
 8004150:	305c      	adds	r0, #92	@ 0x5c
 8004152:	f000 f9f9 	bl	8004548 <memset>
 8004156:	4b0d      	ldr	r3, [pc, #52]	@ (800418c <std+0x58>)
 8004158:	6224      	str	r4, [r4, #32]
 800415a:	6263      	str	r3, [r4, #36]	@ 0x24
 800415c:	4b0c      	ldr	r3, [pc, #48]	@ (8004190 <std+0x5c>)
 800415e:	62a3      	str	r3, [r4, #40]	@ 0x28
 8004160:	4b0c      	ldr	r3, [pc, #48]	@ (8004194 <std+0x60>)
 8004162:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8004164:	4b0c      	ldr	r3, [pc, #48]	@ (8004198 <std+0x64>)
 8004166:	6323      	str	r3, [r4, #48]	@ 0x30
 8004168:	4b0c      	ldr	r3, [pc, #48]	@ (800419c <std+0x68>)
 800416a:	429c      	cmp	r4, r3
 800416c:	d006      	beq.n	800417c <std+0x48>
 800416e:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8004172:	4294      	cmp	r4, r2
 8004174:	d002      	beq.n	800417c <std+0x48>
 8004176:	33d0      	adds	r3, #208	@ 0xd0
 8004178:	429c      	cmp	r4, r3
 800417a:	d105      	bne.n	8004188 <std+0x54>
 800417c:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8004180:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004184:	f000 ba58 	b.w	8004638 <__retarget_lock_init_recursive>
 8004188:	bd10      	pop	{r4, pc}
 800418a:	bf00      	nop
 800418c:	08004399 	.word	0x08004399
 8004190:	080043bb 	.word	0x080043bb
 8004194:	080043f3 	.word	0x080043f3
 8004198:	08004417 	.word	0x08004417
 800419c:	200003f8 	.word	0x200003f8

080041a0 <stdio_exit_handler>:
 80041a0:	4a02      	ldr	r2, [pc, #8]	@ (80041ac <stdio_exit_handler+0xc>)
 80041a2:	4903      	ldr	r1, [pc, #12]	@ (80041b0 <stdio_exit_handler+0x10>)
 80041a4:	4803      	ldr	r0, [pc, #12]	@ (80041b4 <stdio_exit_handler+0x14>)
 80041a6:	f000 b869 	b.w	800427c <_fwalk_sglue>
 80041aa:	bf00      	nop
 80041ac:	2000000c 	.word	0x2000000c
 80041b0:	08004ecd 	.word	0x08004ecd
 80041b4:	2000001c 	.word	0x2000001c

080041b8 <cleanup_stdio>:
 80041b8:	6841      	ldr	r1, [r0, #4]
 80041ba:	4b0c      	ldr	r3, [pc, #48]	@ (80041ec <cleanup_stdio+0x34>)
 80041bc:	b510      	push	{r4, lr}
 80041be:	4299      	cmp	r1, r3
 80041c0:	4604      	mov	r4, r0
 80041c2:	d001      	beq.n	80041c8 <cleanup_stdio+0x10>
 80041c4:	f000 fe82 	bl	8004ecc <_fflush_r>
 80041c8:	68a1      	ldr	r1, [r4, #8]
 80041ca:	4b09      	ldr	r3, [pc, #36]	@ (80041f0 <cleanup_stdio+0x38>)
 80041cc:	4299      	cmp	r1, r3
 80041ce:	d002      	beq.n	80041d6 <cleanup_stdio+0x1e>
 80041d0:	4620      	mov	r0, r4
 80041d2:	f000 fe7b 	bl	8004ecc <_fflush_r>
 80041d6:	68e1      	ldr	r1, [r4, #12]
 80041d8:	4b06      	ldr	r3, [pc, #24]	@ (80041f4 <cleanup_stdio+0x3c>)
 80041da:	4299      	cmp	r1, r3
 80041dc:	d004      	beq.n	80041e8 <cleanup_stdio+0x30>
 80041de:	4620      	mov	r0, r4
 80041e0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80041e4:	f000 be72 	b.w	8004ecc <_fflush_r>
 80041e8:	bd10      	pop	{r4, pc}
 80041ea:	bf00      	nop
 80041ec:	200003f8 	.word	0x200003f8
 80041f0:	20000460 	.word	0x20000460
 80041f4:	200004c8 	.word	0x200004c8

080041f8 <global_stdio_init.part.0>:
 80041f8:	b510      	push	{r4, lr}
 80041fa:	4b0b      	ldr	r3, [pc, #44]	@ (8004228 <global_stdio_init.part.0+0x30>)
 80041fc:	4c0b      	ldr	r4, [pc, #44]	@ (800422c <global_stdio_init.part.0+0x34>)
 80041fe:	4a0c      	ldr	r2, [pc, #48]	@ (8004230 <global_stdio_init.part.0+0x38>)
 8004200:	4620      	mov	r0, r4
 8004202:	601a      	str	r2, [r3, #0]
 8004204:	2104      	movs	r1, #4
 8004206:	2200      	movs	r2, #0
 8004208:	f7ff ff94 	bl	8004134 <std>
 800420c:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8004210:	2201      	movs	r2, #1
 8004212:	2109      	movs	r1, #9
 8004214:	f7ff ff8e 	bl	8004134 <std>
 8004218:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800421c:	2202      	movs	r2, #2
 800421e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004222:	2112      	movs	r1, #18
 8004224:	f7ff bf86 	b.w	8004134 <std>
 8004228:	20000530 	.word	0x20000530
 800422c:	200003f8 	.word	0x200003f8
 8004230:	080041a1 	.word	0x080041a1

08004234 <__sfp_lock_acquire>:
 8004234:	4801      	ldr	r0, [pc, #4]	@ (800423c <__sfp_lock_acquire+0x8>)
 8004236:	f000 ba00 	b.w	800463a <__retarget_lock_acquire_recursive>
 800423a:	bf00      	nop
 800423c:	20000539 	.word	0x20000539

08004240 <__sfp_lock_release>:
 8004240:	4801      	ldr	r0, [pc, #4]	@ (8004248 <__sfp_lock_release+0x8>)
 8004242:	f000 b9fb 	b.w	800463c <__retarget_lock_release_recursive>
 8004246:	bf00      	nop
 8004248:	20000539 	.word	0x20000539

0800424c <__sinit>:
 800424c:	b510      	push	{r4, lr}
 800424e:	4604      	mov	r4, r0
 8004250:	f7ff fff0 	bl	8004234 <__sfp_lock_acquire>
 8004254:	6a23      	ldr	r3, [r4, #32]
 8004256:	b11b      	cbz	r3, 8004260 <__sinit+0x14>
 8004258:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800425c:	f7ff bff0 	b.w	8004240 <__sfp_lock_release>
 8004260:	4b04      	ldr	r3, [pc, #16]	@ (8004274 <__sinit+0x28>)
 8004262:	6223      	str	r3, [r4, #32]
 8004264:	4b04      	ldr	r3, [pc, #16]	@ (8004278 <__sinit+0x2c>)
 8004266:	681b      	ldr	r3, [r3, #0]
 8004268:	2b00      	cmp	r3, #0
 800426a:	d1f5      	bne.n	8004258 <__sinit+0xc>
 800426c:	f7ff ffc4 	bl	80041f8 <global_stdio_init.part.0>
 8004270:	e7f2      	b.n	8004258 <__sinit+0xc>
 8004272:	bf00      	nop
 8004274:	080041b9 	.word	0x080041b9
 8004278:	20000530 	.word	0x20000530

0800427c <_fwalk_sglue>:
 800427c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004280:	4607      	mov	r7, r0
 8004282:	4688      	mov	r8, r1
 8004284:	4614      	mov	r4, r2
 8004286:	2600      	movs	r6, #0
 8004288:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800428c:	f1b9 0901 	subs.w	r9, r9, #1
 8004290:	d505      	bpl.n	800429e <_fwalk_sglue+0x22>
 8004292:	6824      	ldr	r4, [r4, #0]
 8004294:	2c00      	cmp	r4, #0
 8004296:	d1f7      	bne.n	8004288 <_fwalk_sglue+0xc>
 8004298:	4630      	mov	r0, r6
 800429a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800429e:	89ab      	ldrh	r3, [r5, #12]
 80042a0:	2b01      	cmp	r3, #1
 80042a2:	d907      	bls.n	80042b4 <_fwalk_sglue+0x38>
 80042a4:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80042a8:	3301      	adds	r3, #1
 80042aa:	d003      	beq.n	80042b4 <_fwalk_sglue+0x38>
 80042ac:	4629      	mov	r1, r5
 80042ae:	4638      	mov	r0, r7
 80042b0:	47c0      	blx	r8
 80042b2:	4306      	orrs	r6, r0
 80042b4:	3568      	adds	r5, #104	@ 0x68
 80042b6:	e7e9      	b.n	800428c <_fwalk_sglue+0x10>

080042b8 <iprintf>:
 80042b8:	b40f      	push	{r0, r1, r2, r3}
 80042ba:	b507      	push	{r0, r1, r2, lr}
 80042bc:	4906      	ldr	r1, [pc, #24]	@ (80042d8 <iprintf+0x20>)
 80042be:	ab04      	add	r3, sp, #16
 80042c0:	6808      	ldr	r0, [r1, #0]
 80042c2:	f853 2b04 	ldr.w	r2, [r3], #4
 80042c6:	6881      	ldr	r1, [r0, #8]
 80042c8:	9301      	str	r3, [sp, #4]
 80042ca:	f000 fad7 	bl	800487c <_vfiprintf_r>
 80042ce:	b003      	add	sp, #12
 80042d0:	f85d eb04 	ldr.w	lr, [sp], #4
 80042d4:	b004      	add	sp, #16
 80042d6:	4770      	bx	lr
 80042d8:	20000018 	.word	0x20000018

080042dc <_puts_r>:
 80042dc:	6a03      	ldr	r3, [r0, #32]
 80042de:	b570      	push	{r4, r5, r6, lr}
 80042e0:	4605      	mov	r5, r0
 80042e2:	460e      	mov	r6, r1
 80042e4:	6884      	ldr	r4, [r0, #8]
 80042e6:	b90b      	cbnz	r3, 80042ec <_puts_r+0x10>
 80042e8:	f7ff ffb0 	bl	800424c <__sinit>
 80042ec:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80042ee:	07db      	lsls	r3, r3, #31
 80042f0:	d405      	bmi.n	80042fe <_puts_r+0x22>
 80042f2:	89a3      	ldrh	r3, [r4, #12]
 80042f4:	0598      	lsls	r0, r3, #22
 80042f6:	d402      	bmi.n	80042fe <_puts_r+0x22>
 80042f8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80042fa:	f000 f99e 	bl	800463a <__retarget_lock_acquire_recursive>
 80042fe:	89a3      	ldrh	r3, [r4, #12]
 8004300:	0719      	lsls	r1, r3, #28
 8004302:	d502      	bpl.n	800430a <_puts_r+0x2e>
 8004304:	6923      	ldr	r3, [r4, #16]
 8004306:	2b00      	cmp	r3, #0
 8004308:	d135      	bne.n	8004376 <_puts_r+0x9a>
 800430a:	4621      	mov	r1, r4
 800430c:	4628      	mov	r0, r5
 800430e:	f000 f8c5 	bl	800449c <__swsetup_r>
 8004312:	b380      	cbz	r0, 8004376 <_puts_r+0x9a>
 8004314:	f04f 35ff 	mov.w	r5, #4294967295
 8004318:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800431a:	07da      	lsls	r2, r3, #31
 800431c:	d405      	bmi.n	800432a <_puts_r+0x4e>
 800431e:	89a3      	ldrh	r3, [r4, #12]
 8004320:	059b      	lsls	r3, r3, #22
 8004322:	d402      	bmi.n	800432a <_puts_r+0x4e>
 8004324:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8004326:	f000 f989 	bl	800463c <__retarget_lock_release_recursive>
 800432a:	4628      	mov	r0, r5
 800432c:	bd70      	pop	{r4, r5, r6, pc}
 800432e:	2b00      	cmp	r3, #0
 8004330:	da04      	bge.n	800433c <_puts_r+0x60>
 8004332:	69a2      	ldr	r2, [r4, #24]
 8004334:	429a      	cmp	r2, r3
 8004336:	dc17      	bgt.n	8004368 <_puts_r+0x8c>
 8004338:	290a      	cmp	r1, #10
 800433a:	d015      	beq.n	8004368 <_puts_r+0x8c>
 800433c:	6823      	ldr	r3, [r4, #0]
 800433e:	1c5a      	adds	r2, r3, #1
 8004340:	6022      	str	r2, [r4, #0]
 8004342:	7019      	strb	r1, [r3, #0]
 8004344:	68a3      	ldr	r3, [r4, #8]
 8004346:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800434a:	3b01      	subs	r3, #1
 800434c:	60a3      	str	r3, [r4, #8]
 800434e:	2900      	cmp	r1, #0
 8004350:	d1ed      	bne.n	800432e <_puts_r+0x52>
 8004352:	2b00      	cmp	r3, #0
 8004354:	da11      	bge.n	800437a <_puts_r+0x9e>
 8004356:	4622      	mov	r2, r4
 8004358:	210a      	movs	r1, #10
 800435a:	4628      	mov	r0, r5
 800435c:	f000 f85f 	bl	800441e <__swbuf_r>
 8004360:	3001      	adds	r0, #1
 8004362:	d0d7      	beq.n	8004314 <_puts_r+0x38>
 8004364:	250a      	movs	r5, #10
 8004366:	e7d7      	b.n	8004318 <_puts_r+0x3c>
 8004368:	4622      	mov	r2, r4
 800436a:	4628      	mov	r0, r5
 800436c:	f000 f857 	bl	800441e <__swbuf_r>
 8004370:	3001      	adds	r0, #1
 8004372:	d1e7      	bne.n	8004344 <_puts_r+0x68>
 8004374:	e7ce      	b.n	8004314 <_puts_r+0x38>
 8004376:	3e01      	subs	r6, #1
 8004378:	e7e4      	b.n	8004344 <_puts_r+0x68>
 800437a:	6823      	ldr	r3, [r4, #0]
 800437c:	1c5a      	adds	r2, r3, #1
 800437e:	6022      	str	r2, [r4, #0]
 8004380:	220a      	movs	r2, #10
 8004382:	701a      	strb	r2, [r3, #0]
 8004384:	e7ee      	b.n	8004364 <_puts_r+0x88>
	...

08004388 <puts>:
 8004388:	4b02      	ldr	r3, [pc, #8]	@ (8004394 <puts+0xc>)
 800438a:	4601      	mov	r1, r0
 800438c:	6818      	ldr	r0, [r3, #0]
 800438e:	f7ff bfa5 	b.w	80042dc <_puts_r>
 8004392:	bf00      	nop
 8004394:	20000018 	.word	0x20000018

08004398 <__sread>:
 8004398:	b510      	push	{r4, lr}
 800439a:	460c      	mov	r4, r1
 800439c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80043a0:	f000 f8fc 	bl	800459c <_read_r>
 80043a4:	2800      	cmp	r0, #0
 80043a6:	bfab      	itete	ge
 80043a8:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 80043aa:	89a3      	ldrhlt	r3, [r4, #12]
 80043ac:	181b      	addge	r3, r3, r0
 80043ae:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 80043b2:	bfac      	ite	ge
 80043b4:	6563      	strge	r3, [r4, #84]	@ 0x54
 80043b6:	81a3      	strhlt	r3, [r4, #12]
 80043b8:	bd10      	pop	{r4, pc}

080043ba <__swrite>:
 80043ba:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80043be:	461f      	mov	r7, r3
 80043c0:	898b      	ldrh	r3, [r1, #12]
 80043c2:	4605      	mov	r5, r0
 80043c4:	05db      	lsls	r3, r3, #23
 80043c6:	460c      	mov	r4, r1
 80043c8:	4616      	mov	r6, r2
 80043ca:	d505      	bpl.n	80043d8 <__swrite+0x1e>
 80043cc:	2302      	movs	r3, #2
 80043ce:	2200      	movs	r2, #0
 80043d0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80043d4:	f000 f8d0 	bl	8004578 <_lseek_r>
 80043d8:	89a3      	ldrh	r3, [r4, #12]
 80043da:	4632      	mov	r2, r6
 80043dc:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80043e0:	81a3      	strh	r3, [r4, #12]
 80043e2:	4628      	mov	r0, r5
 80043e4:	463b      	mov	r3, r7
 80043e6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80043ea:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80043ee:	f000 b8e7 	b.w	80045c0 <_write_r>

080043f2 <__sseek>:
 80043f2:	b510      	push	{r4, lr}
 80043f4:	460c      	mov	r4, r1
 80043f6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80043fa:	f000 f8bd 	bl	8004578 <_lseek_r>
 80043fe:	1c43      	adds	r3, r0, #1
 8004400:	89a3      	ldrh	r3, [r4, #12]
 8004402:	bf15      	itete	ne
 8004404:	6560      	strne	r0, [r4, #84]	@ 0x54
 8004406:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800440a:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800440e:	81a3      	strheq	r3, [r4, #12]
 8004410:	bf18      	it	ne
 8004412:	81a3      	strhne	r3, [r4, #12]
 8004414:	bd10      	pop	{r4, pc}

08004416 <__sclose>:
 8004416:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800441a:	f000 b89d 	b.w	8004558 <_close_r>

0800441e <__swbuf_r>:
 800441e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004420:	460e      	mov	r6, r1
 8004422:	4614      	mov	r4, r2
 8004424:	4605      	mov	r5, r0
 8004426:	b118      	cbz	r0, 8004430 <__swbuf_r+0x12>
 8004428:	6a03      	ldr	r3, [r0, #32]
 800442a:	b90b      	cbnz	r3, 8004430 <__swbuf_r+0x12>
 800442c:	f7ff ff0e 	bl	800424c <__sinit>
 8004430:	69a3      	ldr	r3, [r4, #24]
 8004432:	60a3      	str	r3, [r4, #8]
 8004434:	89a3      	ldrh	r3, [r4, #12]
 8004436:	071a      	lsls	r2, r3, #28
 8004438:	d501      	bpl.n	800443e <__swbuf_r+0x20>
 800443a:	6923      	ldr	r3, [r4, #16]
 800443c:	b943      	cbnz	r3, 8004450 <__swbuf_r+0x32>
 800443e:	4621      	mov	r1, r4
 8004440:	4628      	mov	r0, r5
 8004442:	f000 f82b 	bl	800449c <__swsetup_r>
 8004446:	b118      	cbz	r0, 8004450 <__swbuf_r+0x32>
 8004448:	f04f 37ff 	mov.w	r7, #4294967295
 800444c:	4638      	mov	r0, r7
 800444e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004450:	6823      	ldr	r3, [r4, #0]
 8004452:	6922      	ldr	r2, [r4, #16]
 8004454:	b2f6      	uxtb	r6, r6
 8004456:	1a98      	subs	r0, r3, r2
 8004458:	6963      	ldr	r3, [r4, #20]
 800445a:	4637      	mov	r7, r6
 800445c:	4283      	cmp	r3, r0
 800445e:	dc05      	bgt.n	800446c <__swbuf_r+0x4e>
 8004460:	4621      	mov	r1, r4
 8004462:	4628      	mov	r0, r5
 8004464:	f000 fd32 	bl	8004ecc <_fflush_r>
 8004468:	2800      	cmp	r0, #0
 800446a:	d1ed      	bne.n	8004448 <__swbuf_r+0x2a>
 800446c:	68a3      	ldr	r3, [r4, #8]
 800446e:	3b01      	subs	r3, #1
 8004470:	60a3      	str	r3, [r4, #8]
 8004472:	6823      	ldr	r3, [r4, #0]
 8004474:	1c5a      	adds	r2, r3, #1
 8004476:	6022      	str	r2, [r4, #0]
 8004478:	701e      	strb	r6, [r3, #0]
 800447a:	6962      	ldr	r2, [r4, #20]
 800447c:	1c43      	adds	r3, r0, #1
 800447e:	429a      	cmp	r2, r3
 8004480:	d004      	beq.n	800448c <__swbuf_r+0x6e>
 8004482:	89a3      	ldrh	r3, [r4, #12]
 8004484:	07db      	lsls	r3, r3, #31
 8004486:	d5e1      	bpl.n	800444c <__swbuf_r+0x2e>
 8004488:	2e0a      	cmp	r6, #10
 800448a:	d1df      	bne.n	800444c <__swbuf_r+0x2e>
 800448c:	4621      	mov	r1, r4
 800448e:	4628      	mov	r0, r5
 8004490:	f000 fd1c 	bl	8004ecc <_fflush_r>
 8004494:	2800      	cmp	r0, #0
 8004496:	d0d9      	beq.n	800444c <__swbuf_r+0x2e>
 8004498:	e7d6      	b.n	8004448 <__swbuf_r+0x2a>
	...

0800449c <__swsetup_r>:
 800449c:	b538      	push	{r3, r4, r5, lr}
 800449e:	4b29      	ldr	r3, [pc, #164]	@ (8004544 <__swsetup_r+0xa8>)
 80044a0:	4605      	mov	r5, r0
 80044a2:	6818      	ldr	r0, [r3, #0]
 80044a4:	460c      	mov	r4, r1
 80044a6:	b118      	cbz	r0, 80044b0 <__swsetup_r+0x14>
 80044a8:	6a03      	ldr	r3, [r0, #32]
 80044aa:	b90b      	cbnz	r3, 80044b0 <__swsetup_r+0x14>
 80044ac:	f7ff fece 	bl	800424c <__sinit>
 80044b0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80044b4:	0719      	lsls	r1, r3, #28
 80044b6:	d422      	bmi.n	80044fe <__swsetup_r+0x62>
 80044b8:	06da      	lsls	r2, r3, #27
 80044ba:	d407      	bmi.n	80044cc <__swsetup_r+0x30>
 80044bc:	2209      	movs	r2, #9
 80044be:	602a      	str	r2, [r5, #0]
 80044c0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80044c4:	f04f 30ff 	mov.w	r0, #4294967295
 80044c8:	81a3      	strh	r3, [r4, #12]
 80044ca:	e033      	b.n	8004534 <__swsetup_r+0x98>
 80044cc:	0758      	lsls	r0, r3, #29
 80044ce:	d512      	bpl.n	80044f6 <__swsetup_r+0x5a>
 80044d0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80044d2:	b141      	cbz	r1, 80044e6 <__swsetup_r+0x4a>
 80044d4:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80044d8:	4299      	cmp	r1, r3
 80044da:	d002      	beq.n	80044e2 <__swsetup_r+0x46>
 80044dc:	4628      	mov	r0, r5
 80044de:	f000 f8af 	bl	8004640 <_free_r>
 80044e2:	2300      	movs	r3, #0
 80044e4:	6363      	str	r3, [r4, #52]	@ 0x34
 80044e6:	89a3      	ldrh	r3, [r4, #12]
 80044e8:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 80044ec:	81a3      	strh	r3, [r4, #12]
 80044ee:	2300      	movs	r3, #0
 80044f0:	6063      	str	r3, [r4, #4]
 80044f2:	6923      	ldr	r3, [r4, #16]
 80044f4:	6023      	str	r3, [r4, #0]
 80044f6:	89a3      	ldrh	r3, [r4, #12]
 80044f8:	f043 0308 	orr.w	r3, r3, #8
 80044fc:	81a3      	strh	r3, [r4, #12]
 80044fe:	6923      	ldr	r3, [r4, #16]
 8004500:	b94b      	cbnz	r3, 8004516 <__swsetup_r+0x7a>
 8004502:	89a3      	ldrh	r3, [r4, #12]
 8004504:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8004508:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800450c:	d003      	beq.n	8004516 <__swsetup_r+0x7a>
 800450e:	4621      	mov	r1, r4
 8004510:	4628      	mov	r0, r5
 8004512:	f000 fd28 	bl	8004f66 <__smakebuf_r>
 8004516:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800451a:	f013 0201 	ands.w	r2, r3, #1
 800451e:	d00a      	beq.n	8004536 <__swsetup_r+0x9a>
 8004520:	2200      	movs	r2, #0
 8004522:	60a2      	str	r2, [r4, #8]
 8004524:	6962      	ldr	r2, [r4, #20]
 8004526:	4252      	negs	r2, r2
 8004528:	61a2      	str	r2, [r4, #24]
 800452a:	6922      	ldr	r2, [r4, #16]
 800452c:	b942      	cbnz	r2, 8004540 <__swsetup_r+0xa4>
 800452e:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8004532:	d1c5      	bne.n	80044c0 <__swsetup_r+0x24>
 8004534:	bd38      	pop	{r3, r4, r5, pc}
 8004536:	0799      	lsls	r1, r3, #30
 8004538:	bf58      	it	pl
 800453a:	6962      	ldrpl	r2, [r4, #20]
 800453c:	60a2      	str	r2, [r4, #8]
 800453e:	e7f4      	b.n	800452a <__swsetup_r+0x8e>
 8004540:	2000      	movs	r0, #0
 8004542:	e7f7      	b.n	8004534 <__swsetup_r+0x98>
 8004544:	20000018 	.word	0x20000018

08004548 <memset>:
 8004548:	4603      	mov	r3, r0
 800454a:	4402      	add	r2, r0
 800454c:	4293      	cmp	r3, r2
 800454e:	d100      	bne.n	8004552 <memset+0xa>
 8004550:	4770      	bx	lr
 8004552:	f803 1b01 	strb.w	r1, [r3], #1
 8004556:	e7f9      	b.n	800454c <memset+0x4>

08004558 <_close_r>:
 8004558:	b538      	push	{r3, r4, r5, lr}
 800455a:	2300      	movs	r3, #0
 800455c:	4d05      	ldr	r5, [pc, #20]	@ (8004574 <_close_r+0x1c>)
 800455e:	4604      	mov	r4, r0
 8004560:	4608      	mov	r0, r1
 8004562:	602b      	str	r3, [r5, #0]
 8004564:	f7fc fc97 	bl	8000e96 <_close>
 8004568:	1c43      	adds	r3, r0, #1
 800456a:	d102      	bne.n	8004572 <_close_r+0x1a>
 800456c:	682b      	ldr	r3, [r5, #0]
 800456e:	b103      	cbz	r3, 8004572 <_close_r+0x1a>
 8004570:	6023      	str	r3, [r4, #0]
 8004572:	bd38      	pop	{r3, r4, r5, pc}
 8004574:	20000534 	.word	0x20000534

08004578 <_lseek_r>:
 8004578:	b538      	push	{r3, r4, r5, lr}
 800457a:	4604      	mov	r4, r0
 800457c:	4608      	mov	r0, r1
 800457e:	4611      	mov	r1, r2
 8004580:	2200      	movs	r2, #0
 8004582:	4d05      	ldr	r5, [pc, #20]	@ (8004598 <_lseek_r+0x20>)
 8004584:	602a      	str	r2, [r5, #0]
 8004586:	461a      	mov	r2, r3
 8004588:	f7fc fca9 	bl	8000ede <_lseek>
 800458c:	1c43      	adds	r3, r0, #1
 800458e:	d102      	bne.n	8004596 <_lseek_r+0x1e>
 8004590:	682b      	ldr	r3, [r5, #0]
 8004592:	b103      	cbz	r3, 8004596 <_lseek_r+0x1e>
 8004594:	6023      	str	r3, [r4, #0]
 8004596:	bd38      	pop	{r3, r4, r5, pc}
 8004598:	20000534 	.word	0x20000534

0800459c <_read_r>:
 800459c:	b538      	push	{r3, r4, r5, lr}
 800459e:	4604      	mov	r4, r0
 80045a0:	4608      	mov	r0, r1
 80045a2:	4611      	mov	r1, r2
 80045a4:	2200      	movs	r2, #0
 80045a6:	4d05      	ldr	r5, [pc, #20]	@ (80045bc <_read_r+0x20>)
 80045a8:	602a      	str	r2, [r5, #0]
 80045aa:	461a      	mov	r2, r3
 80045ac:	f7fc fc56 	bl	8000e5c <_read>
 80045b0:	1c43      	adds	r3, r0, #1
 80045b2:	d102      	bne.n	80045ba <_read_r+0x1e>
 80045b4:	682b      	ldr	r3, [r5, #0]
 80045b6:	b103      	cbz	r3, 80045ba <_read_r+0x1e>
 80045b8:	6023      	str	r3, [r4, #0]
 80045ba:	bd38      	pop	{r3, r4, r5, pc}
 80045bc:	20000534 	.word	0x20000534

080045c0 <_write_r>:
 80045c0:	b538      	push	{r3, r4, r5, lr}
 80045c2:	4604      	mov	r4, r0
 80045c4:	4608      	mov	r0, r1
 80045c6:	4611      	mov	r1, r2
 80045c8:	2200      	movs	r2, #0
 80045ca:	4d05      	ldr	r5, [pc, #20]	@ (80045e0 <_write_r+0x20>)
 80045cc:	602a      	str	r2, [r5, #0]
 80045ce:	461a      	mov	r2, r3
 80045d0:	f7fc fb22 	bl	8000c18 <_write>
 80045d4:	1c43      	adds	r3, r0, #1
 80045d6:	d102      	bne.n	80045de <_write_r+0x1e>
 80045d8:	682b      	ldr	r3, [r5, #0]
 80045da:	b103      	cbz	r3, 80045de <_write_r+0x1e>
 80045dc:	6023      	str	r3, [r4, #0]
 80045de:	bd38      	pop	{r3, r4, r5, pc}
 80045e0:	20000534 	.word	0x20000534

080045e4 <__errno>:
 80045e4:	4b01      	ldr	r3, [pc, #4]	@ (80045ec <__errno+0x8>)
 80045e6:	6818      	ldr	r0, [r3, #0]
 80045e8:	4770      	bx	lr
 80045ea:	bf00      	nop
 80045ec:	20000018 	.word	0x20000018

080045f0 <__libc_init_array>:
 80045f0:	b570      	push	{r4, r5, r6, lr}
 80045f2:	2600      	movs	r6, #0
 80045f4:	4d0c      	ldr	r5, [pc, #48]	@ (8004628 <__libc_init_array+0x38>)
 80045f6:	4c0d      	ldr	r4, [pc, #52]	@ (800462c <__libc_init_array+0x3c>)
 80045f8:	1b64      	subs	r4, r4, r5
 80045fa:	10a4      	asrs	r4, r4, #2
 80045fc:	42a6      	cmp	r6, r4
 80045fe:	d109      	bne.n	8004614 <__libc_init_array+0x24>
 8004600:	f000 fd2e 	bl	8005060 <_init>
 8004604:	2600      	movs	r6, #0
 8004606:	4d0a      	ldr	r5, [pc, #40]	@ (8004630 <__libc_init_array+0x40>)
 8004608:	4c0a      	ldr	r4, [pc, #40]	@ (8004634 <__libc_init_array+0x44>)
 800460a:	1b64      	subs	r4, r4, r5
 800460c:	10a4      	asrs	r4, r4, #2
 800460e:	42a6      	cmp	r6, r4
 8004610:	d105      	bne.n	800461e <__libc_init_array+0x2e>
 8004612:	bd70      	pop	{r4, r5, r6, pc}
 8004614:	f855 3b04 	ldr.w	r3, [r5], #4
 8004618:	4798      	blx	r3
 800461a:	3601      	adds	r6, #1
 800461c:	e7ee      	b.n	80045fc <__libc_init_array+0xc>
 800461e:	f855 3b04 	ldr.w	r3, [r5], #4
 8004622:	4798      	blx	r3
 8004624:	3601      	adds	r6, #1
 8004626:	e7f2      	b.n	800460e <__libc_init_array+0x1e>
 8004628:	08005138 	.word	0x08005138
 800462c:	08005138 	.word	0x08005138
 8004630:	08005138 	.word	0x08005138
 8004634:	0800513c 	.word	0x0800513c

08004638 <__retarget_lock_init_recursive>:
 8004638:	4770      	bx	lr

0800463a <__retarget_lock_acquire_recursive>:
 800463a:	4770      	bx	lr

0800463c <__retarget_lock_release_recursive>:
 800463c:	4770      	bx	lr
	...

08004640 <_free_r>:
 8004640:	b538      	push	{r3, r4, r5, lr}
 8004642:	4605      	mov	r5, r0
 8004644:	2900      	cmp	r1, #0
 8004646:	d040      	beq.n	80046ca <_free_r+0x8a>
 8004648:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800464c:	1f0c      	subs	r4, r1, #4
 800464e:	2b00      	cmp	r3, #0
 8004650:	bfb8      	it	lt
 8004652:	18e4      	addlt	r4, r4, r3
 8004654:	f000 f8de 	bl	8004814 <__malloc_lock>
 8004658:	4a1c      	ldr	r2, [pc, #112]	@ (80046cc <_free_r+0x8c>)
 800465a:	6813      	ldr	r3, [r2, #0]
 800465c:	b933      	cbnz	r3, 800466c <_free_r+0x2c>
 800465e:	6063      	str	r3, [r4, #4]
 8004660:	6014      	str	r4, [r2, #0]
 8004662:	4628      	mov	r0, r5
 8004664:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8004668:	f000 b8da 	b.w	8004820 <__malloc_unlock>
 800466c:	42a3      	cmp	r3, r4
 800466e:	d908      	bls.n	8004682 <_free_r+0x42>
 8004670:	6820      	ldr	r0, [r4, #0]
 8004672:	1821      	adds	r1, r4, r0
 8004674:	428b      	cmp	r3, r1
 8004676:	bf01      	itttt	eq
 8004678:	6819      	ldreq	r1, [r3, #0]
 800467a:	685b      	ldreq	r3, [r3, #4]
 800467c:	1809      	addeq	r1, r1, r0
 800467e:	6021      	streq	r1, [r4, #0]
 8004680:	e7ed      	b.n	800465e <_free_r+0x1e>
 8004682:	461a      	mov	r2, r3
 8004684:	685b      	ldr	r3, [r3, #4]
 8004686:	b10b      	cbz	r3, 800468c <_free_r+0x4c>
 8004688:	42a3      	cmp	r3, r4
 800468a:	d9fa      	bls.n	8004682 <_free_r+0x42>
 800468c:	6811      	ldr	r1, [r2, #0]
 800468e:	1850      	adds	r0, r2, r1
 8004690:	42a0      	cmp	r0, r4
 8004692:	d10b      	bne.n	80046ac <_free_r+0x6c>
 8004694:	6820      	ldr	r0, [r4, #0]
 8004696:	4401      	add	r1, r0
 8004698:	1850      	adds	r0, r2, r1
 800469a:	4283      	cmp	r3, r0
 800469c:	6011      	str	r1, [r2, #0]
 800469e:	d1e0      	bne.n	8004662 <_free_r+0x22>
 80046a0:	6818      	ldr	r0, [r3, #0]
 80046a2:	685b      	ldr	r3, [r3, #4]
 80046a4:	4408      	add	r0, r1
 80046a6:	6010      	str	r0, [r2, #0]
 80046a8:	6053      	str	r3, [r2, #4]
 80046aa:	e7da      	b.n	8004662 <_free_r+0x22>
 80046ac:	d902      	bls.n	80046b4 <_free_r+0x74>
 80046ae:	230c      	movs	r3, #12
 80046b0:	602b      	str	r3, [r5, #0]
 80046b2:	e7d6      	b.n	8004662 <_free_r+0x22>
 80046b4:	6820      	ldr	r0, [r4, #0]
 80046b6:	1821      	adds	r1, r4, r0
 80046b8:	428b      	cmp	r3, r1
 80046ba:	bf01      	itttt	eq
 80046bc:	6819      	ldreq	r1, [r3, #0]
 80046be:	685b      	ldreq	r3, [r3, #4]
 80046c0:	1809      	addeq	r1, r1, r0
 80046c2:	6021      	streq	r1, [r4, #0]
 80046c4:	6063      	str	r3, [r4, #4]
 80046c6:	6054      	str	r4, [r2, #4]
 80046c8:	e7cb      	b.n	8004662 <_free_r+0x22>
 80046ca:	bd38      	pop	{r3, r4, r5, pc}
 80046cc:	20000540 	.word	0x20000540

080046d0 <sbrk_aligned>:
 80046d0:	b570      	push	{r4, r5, r6, lr}
 80046d2:	4e0f      	ldr	r6, [pc, #60]	@ (8004710 <sbrk_aligned+0x40>)
 80046d4:	460c      	mov	r4, r1
 80046d6:	6831      	ldr	r1, [r6, #0]
 80046d8:	4605      	mov	r5, r0
 80046da:	b911      	cbnz	r1, 80046e2 <sbrk_aligned+0x12>
 80046dc:	f000 fca2 	bl	8005024 <_sbrk_r>
 80046e0:	6030      	str	r0, [r6, #0]
 80046e2:	4621      	mov	r1, r4
 80046e4:	4628      	mov	r0, r5
 80046e6:	f000 fc9d 	bl	8005024 <_sbrk_r>
 80046ea:	1c43      	adds	r3, r0, #1
 80046ec:	d103      	bne.n	80046f6 <sbrk_aligned+0x26>
 80046ee:	f04f 34ff 	mov.w	r4, #4294967295
 80046f2:	4620      	mov	r0, r4
 80046f4:	bd70      	pop	{r4, r5, r6, pc}
 80046f6:	1cc4      	adds	r4, r0, #3
 80046f8:	f024 0403 	bic.w	r4, r4, #3
 80046fc:	42a0      	cmp	r0, r4
 80046fe:	d0f8      	beq.n	80046f2 <sbrk_aligned+0x22>
 8004700:	1a21      	subs	r1, r4, r0
 8004702:	4628      	mov	r0, r5
 8004704:	f000 fc8e 	bl	8005024 <_sbrk_r>
 8004708:	3001      	adds	r0, #1
 800470a:	d1f2      	bne.n	80046f2 <sbrk_aligned+0x22>
 800470c:	e7ef      	b.n	80046ee <sbrk_aligned+0x1e>
 800470e:	bf00      	nop
 8004710:	2000053c 	.word	0x2000053c

08004714 <_malloc_r>:
 8004714:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004718:	1ccd      	adds	r5, r1, #3
 800471a:	f025 0503 	bic.w	r5, r5, #3
 800471e:	3508      	adds	r5, #8
 8004720:	2d0c      	cmp	r5, #12
 8004722:	bf38      	it	cc
 8004724:	250c      	movcc	r5, #12
 8004726:	2d00      	cmp	r5, #0
 8004728:	4606      	mov	r6, r0
 800472a:	db01      	blt.n	8004730 <_malloc_r+0x1c>
 800472c:	42a9      	cmp	r1, r5
 800472e:	d904      	bls.n	800473a <_malloc_r+0x26>
 8004730:	230c      	movs	r3, #12
 8004732:	6033      	str	r3, [r6, #0]
 8004734:	2000      	movs	r0, #0
 8004736:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800473a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8004810 <_malloc_r+0xfc>
 800473e:	f000 f869 	bl	8004814 <__malloc_lock>
 8004742:	f8d8 3000 	ldr.w	r3, [r8]
 8004746:	461c      	mov	r4, r3
 8004748:	bb44      	cbnz	r4, 800479c <_malloc_r+0x88>
 800474a:	4629      	mov	r1, r5
 800474c:	4630      	mov	r0, r6
 800474e:	f7ff ffbf 	bl	80046d0 <sbrk_aligned>
 8004752:	1c43      	adds	r3, r0, #1
 8004754:	4604      	mov	r4, r0
 8004756:	d158      	bne.n	800480a <_malloc_r+0xf6>
 8004758:	f8d8 4000 	ldr.w	r4, [r8]
 800475c:	4627      	mov	r7, r4
 800475e:	2f00      	cmp	r7, #0
 8004760:	d143      	bne.n	80047ea <_malloc_r+0xd6>
 8004762:	2c00      	cmp	r4, #0
 8004764:	d04b      	beq.n	80047fe <_malloc_r+0xea>
 8004766:	6823      	ldr	r3, [r4, #0]
 8004768:	4639      	mov	r1, r7
 800476a:	4630      	mov	r0, r6
 800476c:	eb04 0903 	add.w	r9, r4, r3
 8004770:	f000 fc58 	bl	8005024 <_sbrk_r>
 8004774:	4581      	cmp	r9, r0
 8004776:	d142      	bne.n	80047fe <_malloc_r+0xea>
 8004778:	6821      	ldr	r1, [r4, #0]
 800477a:	4630      	mov	r0, r6
 800477c:	1a6d      	subs	r5, r5, r1
 800477e:	4629      	mov	r1, r5
 8004780:	f7ff ffa6 	bl	80046d0 <sbrk_aligned>
 8004784:	3001      	adds	r0, #1
 8004786:	d03a      	beq.n	80047fe <_malloc_r+0xea>
 8004788:	6823      	ldr	r3, [r4, #0]
 800478a:	442b      	add	r3, r5
 800478c:	6023      	str	r3, [r4, #0]
 800478e:	f8d8 3000 	ldr.w	r3, [r8]
 8004792:	685a      	ldr	r2, [r3, #4]
 8004794:	bb62      	cbnz	r2, 80047f0 <_malloc_r+0xdc>
 8004796:	f8c8 7000 	str.w	r7, [r8]
 800479a:	e00f      	b.n	80047bc <_malloc_r+0xa8>
 800479c:	6822      	ldr	r2, [r4, #0]
 800479e:	1b52      	subs	r2, r2, r5
 80047a0:	d420      	bmi.n	80047e4 <_malloc_r+0xd0>
 80047a2:	2a0b      	cmp	r2, #11
 80047a4:	d917      	bls.n	80047d6 <_malloc_r+0xc2>
 80047a6:	1961      	adds	r1, r4, r5
 80047a8:	42a3      	cmp	r3, r4
 80047aa:	6025      	str	r5, [r4, #0]
 80047ac:	bf18      	it	ne
 80047ae:	6059      	strne	r1, [r3, #4]
 80047b0:	6863      	ldr	r3, [r4, #4]
 80047b2:	bf08      	it	eq
 80047b4:	f8c8 1000 	streq.w	r1, [r8]
 80047b8:	5162      	str	r2, [r4, r5]
 80047ba:	604b      	str	r3, [r1, #4]
 80047bc:	4630      	mov	r0, r6
 80047be:	f000 f82f 	bl	8004820 <__malloc_unlock>
 80047c2:	f104 000b 	add.w	r0, r4, #11
 80047c6:	1d23      	adds	r3, r4, #4
 80047c8:	f020 0007 	bic.w	r0, r0, #7
 80047cc:	1ac2      	subs	r2, r0, r3
 80047ce:	bf1c      	itt	ne
 80047d0:	1a1b      	subne	r3, r3, r0
 80047d2:	50a3      	strne	r3, [r4, r2]
 80047d4:	e7af      	b.n	8004736 <_malloc_r+0x22>
 80047d6:	6862      	ldr	r2, [r4, #4]
 80047d8:	42a3      	cmp	r3, r4
 80047da:	bf0c      	ite	eq
 80047dc:	f8c8 2000 	streq.w	r2, [r8]
 80047e0:	605a      	strne	r2, [r3, #4]
 80047e2:	e7eb      	b.n	80047bc <_malloc_r+0xa8>
 80047e4:	4623      	mov	r3, r4
 80047e6:	6864      	ldr	r4, [r4, #4]
 80047e8:	e7ae      	b.n	8004748 <_malloc_r+0x34>
 80047ea:	463c      	mov	r4, r7
 80047ec:	687f      	ldr	r7, [r7, #4]
 80047ee:	e7b6      	b.n	800475e <_malloc_r+0x4a>
 80047f0:	461a      	mov	r2, r3
 80047f2:	685b      	ldr	r3, [r3, #4]
 80047f4:	42a3      	cmp	r3, r4
 80047f6:	d1fb      	bne.n	80047f0 <_malloc_r+0xdc>
 80047f8:	2300      	movs	r3, #0
 80047fa:	6053      	str	r3, [r2, #4]
 80047fc:	e7de      	b.n	80047bc <_malloc_r+0xa8>
 80047fe:	230c      	movs	r3, #12
 8004800:	4630      	mov	r0, r6
 8004802:	6033      	str	r3, [r6, #0]
 8004804:	f000 f80c 	bl	8004820 <__malloc_unlock>
 8004808:	e794      	b.n	8004734 <_malloc_r+0x20>
 800480a:	6005      	str	r5, [r0, #0]
 800480c:	e7d6      	b.n	80047bc <_malloc_r+0xa8>
 800480e:	bf00      	nop
 8004810:	20000540 	.word	0x20000540

08004814 <__malloc_lock>:
 8004814:	4801      	ldr	r0, [pc, #4]	@ (800481c <__malloc_lock+0x8>)
 8004816:	f7ff bf10 	b.w	800463a <__retarget_lock_acquire_recursive>
 800481a:	bf00      	nop
 800481c:	20000538 	.word	0x20000538

08004820 <__malloc_unlock>:
 8004820:	4801      	ldr	r0, [pc, #4]	@ (8004828 <__malloc_unlock+0x8>)
 8004822:	f7ff bf0b 	b.w	800463c <__retarget_lock_release_recursive>
 8004826:	bf00      	nop
 8004828:	20000538 	.word	0x20000538

0800482c <__sfputc_r>:
 800482c:	6893      	ldr	r3, [r2, #8]
 800482e:	b410      	push	{r4}
 8004830:	3b01      	subs	r3, #1
 8004832:	2b00      	cmp	r3, #0
 8004834:	6093      	str	r3, [r2, #8]
 8004836:	da07      	bge.n	8004848 <__sfputc_r+0x1c>
 8004838:	6994      	ldr	r4, [r2, #24]
 800483a:	42a3      	cmp	r3, r4
 800483c:	db01      	blt.n	8004842 <__sfputc_r+0x16>
 800483e:	290a      	cmp	r1, #10
 8004840:	d102      	bne.n	8004848 <__sfputc_r+0x1c>
 8004842:	bc10      	pop	{r4}
 8004844:	f7ff bdeb 	b.w	800441e <__swbuf_r>
 8004848:	6813      	ldr	r3, [r2, #0]
 800484a:	1c58      	adds	r0, r3, #1
 800484c:	6010      	str	r0, [r2, #0]
 800484e:	7019      	strb	r1, [r3, #0]
 8004850:	4608      	mov	r0, r1
 8004852:	bc10      	pop	{r4}
 8004854:	4770      	bx	lr

08004856 <__sfputs_r>:
 8004856:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004858:	4606      	mov	r6, r0
 800485a:	460f      	mov	r7, r1
 800485c:	4614      	mov	r4, r2
 800485e:	18d5      	adds	r5, r2, r3
 8004860:	42ac      	cmp	r4, r5
 8004862:	d101      	bne.n	8004868 <__sfputs_r+0x12>
 8004864:	2000      	movs	r0, #0
 8004866:	e007      	b.n	8004878 <__sfputs_r+0x22>
 8004868:	463a      	mov	r2, r7
 800486a:	4630      	mov	r0, r6
 800486c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004870:	f7ff ffdc 	bl	800482c <__sfputc_r>
 8004874:	1c43      	adds	r3, r0, #1
 8004876:	d1f3      	bne.n	8004860 <__sfputs_r+0xa>
 8004878:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800487c <_vfiprintf_r>:
 800487c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004880:	460d      	mov	r5, r1
 8004882:	4614      	mov	r4, r2
 8004884:	4698      	mov	r8, r3
 8004886:	4606      	mov	r6, r0
 8004888:	b09d      	sub	sp, #116	@ 0x74
 800488a:	b118      	cbz	r0, 8004894 <_vfiprintf_r+0x18>
 800488c:	6a03      	ldr	r3, [r0, #32]
 800488e:	b90b      	cbnz	r3, 8004894 <_vfiprintf_r+0x18>
 8004890:	f7ff fcdc 	bl	800424c <__sinit>
 8004894:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8004896:	07d9      	lsls	r1, r3, #31
 8004898:	d405      	bmi.n	80048a6 <_vfiprintf_r+0x2a>
 800489a:	89ab      	ldrh	r3, [r5, #12]
 800489c:	059a      	lsls	r2, r3, #22
 800489e:	d402      	bmi.n	80048a6 <_vfiprintf_r+0x2a>
 80048a0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80048a2:	f7ff feca 	bl	800463a <__retarget_lock_acquire_recursive>
 80048a6:	89ab      	ldrh	r3, [r5, #12]
 80048a8:	071b      	lsls	r3, r3, #28
 80048aa:	d501      	bpl.n	80048b0 <_vfiprintf_r+0x34>
 80048ac:	692b      	ldr	r3, [r5, #16]
 80048ae:	b99b      	cbnz	r3, 80048d8 <_vfiprintf_r+0x5c>
 80048b0:	4629      	mov	r1, r5
 80048b2:	4630      	mov	r0, r6
 80048b4:	f7ff fdf2 	bl	800449c <__swsetup_r>
 80048b8:	b170      	cbz	r0, 80048d8 <_vfiprintf_r+0x5c>
 80048ba:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80048bc:	07dc      	lsls	r4, r3, #31
 80048be:	d504      	bpl.n	80048ca <_vfiprintf_r+0x4e>
 80048c0:	f04f 30ff 	mov.w	r0, #4294967295
 80048c4:	b01d      	add	sp, #116	@ 0x74
 80048c6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80048ca:	89ab      	ldrh	r3, [r5, #12]
 80048cc:	0598      	lsls	r0, r3, #22
 80048ce:	d4f7      	bmi.n	80048c0 <_vfiprintf_r+0x44>
 80048d0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80048d2:	f7ff feb3 	bl	800463c <__retarget_lock_release_recursive>
 80048d6:	e7f3      	b.n	80048c0 <_vfiprintf_r+0x44>
 80048d8:	2300      	movs	r3, #0
 80048da:	9309      	str	r3, [sp, #36]	@ 0x24
 80048dc:	2320      	movs	r3, #32
 80048de:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80048e2:	2330      	movs	r3, #48	@ 0x30
 80048e4:	f04f 0901 	mov.w	r9, #1
 80048e8:	f8cd 800c 	str.w	r8, [sp, #12]
 80048ec:	f8df 81a8 	ldr.w	r8, [pc, #424]	@ 8004a98 <_vfiprintf_r+0x21c>
 80048f0:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80048f4:	4623      	mov	r3, r4
 80048f6:	469a      	mov	sl, r3
 80048f8:	f813 2b01 	ldrb.w	r2, [r3], #1
 80048fc:	b10a      	cbz	r2, 8004902 <_vfiprintf_r+0x86>
 80048fe:	2a25      	cmp	r2, #37	@ 0x25
 8004900:	d1f9      	bne.n	80048f6 <_vfiprintf_r+0x7a>
 8004902:	ebba 0b04 	subs.w	fp, sl, r4
 8004906:	d00b      	beq.n	8004920 <_vfiprintf_r+0xa4>
 8004908:	465b      	mov	r3, fp
 800490a:	4622      	mov	r2, r4
 800490c:	4629      	mov	r1, r5
 800490e:	4630      	mov	r0, r6
 8004910:	f7ff ffa1 	bl	8004856 <__sfputs_r>
 8004914:	3001      	adds	r0, #1
 8004916:	f000 80a7 	beq.w	8004a68 <_vfiprintf_r+0x1ec>
 800491a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800491c:	445a      	add	r2, fp
 800491e:	9209      	str	r2, [sp, #36]	@ 0x24
 8004920:	f89a 3000 	ldrb.w	r3, [sl]
 8004924:	2b00      	cmp	r3, #0
 8004926:	f000 809f 	beq.w	8004a68 <_vfiprintf_r+0x1ec>
 800492a:	2300      	movs	r3, #0
 800492c:	f04f 32ff 	mov.w	r2, #4294967295
 8004930:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8004934:	f10a 0a01 	add.w	sl, sl, #1
 8004938:	9304      	str	r3, [sp, #16]
 800493a:	9307      	str	r3, [sp, #28]
 800493c:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8004940:	931a      	str	r3, [sp, #104]	@ 0x68
 8004942:	4654      	mov	r4, sl
 8004944:	2205      	movs	r2, #5
 8004946:	f814 1b01 	ldrb.w	r1, [r4], #1
 800494a:	4853      	ldr	r0, [pc, #332]	@ (8004a98 <_vfiprintf_r+0x21c>)
 800494c:	f000 fb7a 	bl	8005044 <memchr>
 8004950:	9a04      	ldr	r2, [sp, #16]
 8004952:	b9d8      	cbnz	r0, 800498c <_vfiprintf_r+0x110>
 8004954:	06d1      	lsls	r1, r2, #27
 8004956:	bf44      	itt	mi
 8004958:	2320      	movmi	r3, #32
 800495a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800495e:	0713      	lsls	r3, r2, #28
 8004960:	bf44      	itt	mi
 8004962:	232b      	movmi	r3, #43	@ 0x2b
 8004964:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8004968:	f89a 3000 	ldrb.w	r3, [sl]
 800496c:	2b2a      	cmp	r3, #42	@ 0x2a
 800496e:	d015      	beq.n	800499c <_vfiprintf_r+0x120>
 8004970:	4654      	mov	r4, sl
 8004972:	2000      	movs	r0, #0
 8004974:	f04f 0c0a 	mov.w	ip, #10
 8004978:	9a07      	ldr	r2, [sp, #28]
 800497a:	4621      	mov	r1, r4
 800497c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8004980:	3b30      	subs	r3, #48	@ 0x30
 8004982:	2b09      	cmp	r3, #9
 8004984:	d94b      	bls.n	8004a1e <_vfiprintf_r+0x1a2>
 8004986:	b1b0      	cbz	r0, 80049b6 <_vfiprintf_r+0x13a>
 8004988:	9207      	str	r2, [sp, #28]
 800498a:	e014      	b.n	80049b6 <_vfiprintf_r+0x13a>
 800498c:	eba0 0308 	sub.w	r3, r0, r8
 8004990:	fa09 f303 	lsl.w	r3, r9, r3
 8004994:	4313      	orrs	r3, r2
 8004996:	46a2      	mov	sl, r4
 8004998:	9304      	str	r3, [sp, #16]
 800499a:	e7d2      	b.n	8004942 <_vfiprintf_r+0xc6>
 800499c:	9b03      	ldr	r3, [sp, #12]
 800499e:	1d19      	adds	r1, r3, #4
 80049a0:	681b      	ldr	r3, [r3, #0]
 80049a2:	9103      	str	r1, [sp, #12]
 80049a4:	2b00      	cmp	r3, #0
 80049a6:	bfbb      	ittet	lt
 80049a8:	425b      	neglt	r3, r3
 80049aa:	f042 0202 	orrlt.w	r2, r2, #2
 80049ae:	9307      	strge	r3, [sp, #28]
 80049b0:	9307      	strlt	r3, [sp, #28]
 80049b2:	bfb8      	it	lt
 80049b4:	9204      	strlt	r2, [sp, #16]
 80049b6:	7823      	ldrb	r3, [r4, #0]
 80049b8:	2b2e      	cmp	r3, #46	@ 0x2e
 80049ba:	d10a      	bne.n	80049d2 <_vfiprintf_r+0x156>
 80049bc:	7863      	ldrb	r3, [r4, #1]
 80049be:	2b2a      	cmp	r3, #42	@ 0x2a
 80049c0:	d132      	bne.n	8004a28 <_vfiprintf_r+0x1ac>
 80049c2:	9b03      	ldr	r3, [sp, #12]
 80049c4:	3402      	adds	r4, #2
 80049c6:	1d1a      	adds	r2, r3, #4
 80049c8:	681b      	ldr	r3, [r3, #0]
 80049ca:	9203      	str	r2, [sp, #12]
 80049cc:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80049d0:	9305      	str	r3, [sp, #20]
 80049d2:	f8df a0c8 	ldr.w	sl, [pc, #200]	@ 8004a9c <_vfiprintf_r+0x220>
 80049d6:	2203      	movs	r2, #3
 80049d8:	4650      	mov	r0, sl
 80049da:	7821      	ldrb	r1, [r4, #0]
 80049dc:	f000 fb32 	bl	8005044 <memchr>
 80049e0:	b138      	cbz	r0, 80049f2 <_vfiprintf_r+0x176>
 80049e2:	2240      	movs	r2, #64	@ 0x40
 80049e4:	9b04      	ldr	r3, [sp, #16]
 80049e6:	eba0 000a 	sub.w	r0, r0, sl
 80049ea:	4082      	lsls	r2, r0
 80049ec:	4313      	orrs	r3, r2
 80049ee:	3401      	adds	r4, #1
 80049f0:	9304      	str	r3, [sp, #16]
 80049f2:	f814 1b01 	ldrb.w	r1, [r4], #1
 80049f6:	2206      	movs	r2, #6
 80049f8:	4829      	ldr	r0, [pc, #164]	@ (8004aa0 <_vfiprintf_r+0x224>)
 80049fa:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80049fe:	f000 fb21 	bl	8005044 <memchr>
 8004a02:	2800      	cmp	r0, #0
 8004a04:	d03f      	beq.n	8004a86 <_vfiprintf_r+0x20a>
 8004a06:	4b27      	ldr	r3, [pc, #156]	@ (8004aa4 <_vfiprintf_r+0x228>)
 8004a08:	bb1b      	cbnz	r3, 8004a52 <_vfiprintf_r+0x1d6>
 8004a0a:	9b03      	ldr	r3, [sp, #12]
 8004a0c:	3307      	adds	r3, #7
 8004a0e:	f023 0307 	bic.w	r3, r3, #7
 8004a12:	3308      	adds	r3, #8
 8004a14:	9303      	str	r3, [sp, #12]
 8004a16:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004a18:	443b      	add	r3, r7
 8004a1a:	9309      	str	r3, [sp, #36]	@ 0x24
 8004a1c:	e76a      	b.n	80048f4 <_vfiprintf_r+0x78>
 8004a1e:	460c      	mov	r4, r1
 8004a20:	2001      	movs	r0, #1
 8004a22:	fb0c 3202 	mla	r2, ip, r2, r3
 8004a26:	e7a8      	b.n	800497a <_vfiprintf_r+0xfe>
 8004a28:	2300      	movs	r3, #0
 8004a2a:	f04f 0c0a 	mov.w	ip, #10
 8004a2e:	4619      	mov	r1, r3
 8004a30:	3401      	adds	r4, #1
 8004a32:	9305      	str	r3, [sp, #20]
 8004a34:	4620      	mov	r0, r4
 8004a36:	f810 2b01 	ldrb.w	r2, [r0], #1
 8004a3a:	3a30      	subs	r2, #48	@ 0x30
 8004a3c:	2a09      	cmp	r2, #9
 8004a3e:	d903      	bls.n	8004a48 <_vfiprintf_r+0x1cc>
 8004a40:	2b00      	cmp	r3, #0
 8004a42:	d0c6      	beq.n	80049d2 <_vfiprintf_r+0x156>
 8004a44:	9105      	str	r1, [sp, #20]
 8004a46:	e7c4      	b.n	80049d2 <_vfiprintf_r+0x156>
 8004a48:	4604      	mov	r4, r0
 8004a4a:	2301      	movs	r3, #1
 8004a4c:	fb0c 2101 	mla	r1, ip, r1, r2
 8004a50:	e7f0      	b.n	8004a34 <_vfiprintf_r+0x1b8>
 8004a52:	ab03      	add	r3, sp, #12
 8004a54:	9300      	str	r3, [sp, #0]
 8004a56:	462a      	mov	r2, r5
 8004a58:	4630      	mov	r0, r6
 8004a5a:	4b13      	ldr	r3, [pc, #76]	@ (8004aa8 <_vfiprintf_r+0x22c>)
 8004a5c:	a904      	add	r1, sp, #16
 8004a5e:	f3af 8000 	nop.w
 8004a62:	4607      	mov	r7, r0
 8004a64:	1c78      	adds	r0, r7, #1
 8004a66:	d1d6      	bne.n	8004a16 <_vfiprintf_r+0x19a>
 8004a68:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8004a6a:	07d9      	lsls	r1, r3, #31
 8004a6c:	d405      	bmi.n	8004a7a <_vfiprintf_r+0x1fe>
 8004a6e:	89ab      	ldrh	r3, [r5, #12]
 8004a70:	059a      	lsls	r2, r3, #22
 8004a72:	d402      	bmi.n	8004a7a <_vfiprintf_r+0x1fe>
 8004a74:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8004a76:	f7ff fde1 	bl	800463c <__retarget_lock_release_recursive>
 8004a7a:	89ab      	ldrh	r3, [r5, #12]
 8004a7c:	065b      	lsls	r3, r3, #25
 8004a7e:	f53f af1f 	bmi.w	80048c0 <_vfiprintf_r+0x44>
 8004a82:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8004a84:	e71e      	b.n	80048c4 <_vfiprintf_r+0x48>
 8004a86:	ab03      	add	r3, sp, #12
 8004a88:	9300      	str	r3, [sp, #0]
 8004a8a:	462a      	mov	r2, r5
 8004a8c:	4630      	mov	r0, r6
 8004a8e:	4b06      	ldr	r3, [pc, #24]	@ (8004aa8 <_vfiprintf_r+0x22c>)
 8004a90:	a904      	add	r1, sp, #16
 8004a92:	f000 f87d 	bl	8004b90 <_printf_i>
 8004a96:	e7e4      	b.n	8004a62 <_vfiprintf_r+0x1e6>
 8004a98:	08005102 	.word	0x08005102
 8004a9c:	08005108 	.word	0x08005108
 8004aa0:	0800510c 	.word	0x0800510c
 8004aa4:	00000000 	.word	0x00000000
 8004aa8:	08004857 	.word	0x08004857

08004aac <_printf_common>:
 8004aac:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004ab0:	4616      	mov	r6, r2
 8004ab2:	4698      	mov	r8, r3
 8004ab4:	688a      	ldr	r2, [r1, #8]
 8004ab6:	690b      	ldr	r3, [r1, #16]
 8004ab8:	4607      	mov	r7, r0
 8004aba:	4293      	cmp	r3, r2
 8004abc:	bfb8      	it	lt
 8004abe:	4613      	movlt	r3, r2
 8004ac0:	6033      	str	r3, [r6, #0]
 8004ac2:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8004ac6:	460c      	mov	r4, r1
 8004ac8:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8004acc:	b10a      	cbz	r2, 8004ad2 <_printf_common+0x26>
 8004ace:	3301      	adds	r3, #1
 8004ad0:	6033      	str	r3, [r6, #0]
 8004ad2:	6823      	ldr	r3, [r4, #0]
 8004ad4:	0699      	lsls	r1, r3, #26
 8004ad6:	bf42      	ittt	mi
 8004ad8:	6833      	ldrmi	r3, [r6, #0]
 8004ada:	3302      	addmi	r3, #2
 8004adc:	6033      	strmi	r3, [r6, #0]
 8004ade:	6825      	ldr	r5, [r4, #0]
 8004ae0:	f015 0506 	ands.w	r5, r5, #6
 8004ae4:	d106      	bne.n	8004af4 <_printf_common+0x48>
 8004ae6:	f104 0a19 	add.w	sl, r4, #25
 8004aea:	68e3      	ldr	r3, [r4, #12]
 8004aec:	6832      	ldr	r2, [r6, #0]
 8004aee:	1a9b      	subs	r3, r3, r2
 8004af0:	42ab      	cmp	r3, r5
 8004af2:	dc2b      	bgt.n	8004b4c <_printf_common+0xa0>
 8004af4:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8004af8:	6822      	ldr	r2, [r4, #0]
 8004afa:	3b00      	subs	r3, #0
 8004afc:	bf18      	it	ne
 8004afe:	2301      	movne	r3, #1
 8004b00:	0692      	lsls	r2, r2, #26
 8004b02:	d430      	bmi.n	8004b66 <_printf_common+0xba>
 8004b04:	4641      	mov	r1, r8
 8004b06:	4638      	mov	r0, r7
 8004b08:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8004b0c:	47c8      	blx	r9
 8004b0e:	3001      	adds	r0, #1
 8004b10:	d023      	beq.n	8004b5a <_printf_common+0xae>
 8004b12:	6823      	ldr	r3, [r4, #0]
 8004b14:	6922      	ldr	r2, [r4, #16]
 8004b16:	f003 0306 	and.w	r3, r3, #6
 8004b1a:	2b04      	cmp	r3, #4
 8004b1c:	bf14      	ite	ne
 8004b1e:	2500      	movne	r5, #0
 8004b20:	6833      	ldreq	r3, [r6, #0]
 8004b22:	f04f 0600 	mov.w	r6, #0
 8004b26:	bf08      	it	eq
 8004b28:	68e5      	ldreq	r5, [r4, #12]
 8004b2a:	f104 041a 	add.w	r4, r4, #26
 8004b2e:	bf08      	it	eq
 8004b30:	1aed      	subeq	r5, r5, r3
 8004b32:	f854 3c12 	ldr.w	r3, [r4, #-18]
 8004b36:	bf08      	it	eq
 8004b38:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004b3c:	4293      	cmp	r3, r2
 8004b3e:	bfc4      	itt	gt
 8004b40:	1a9b      	subgt	r3, r3, r2
 8004b42:	18ed      	addgt	r5, r5, r3
 8004b44:	42b5      	cmp	r5, r6
 8004b46:	d11a      	bne.n	8004b7e <_printf_common+0xd2>
 8004b48:	2000      	movs	r0, #0
 8004b4a:	e008      	b.n	8004b5e <_printf_common+0xb2>
 8004b4c:	2301      	movs	r3, #1
 8004b4e:	4652      	mov	r2, sl
 8004b50:	4641      	mov	r1, r8
 8004b52:	4638      	mov	r0, r7
 8004b54:	47c8      	blx	r9
 8004b56:	3001      	adds	r0, #1
 8004b58:	d103      	bne.n	8004b62 <_printf_common+0xb6>
 8004b5a:	f04f 30ff 	mov.w	r0, #4294967295
 8004b5e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004b62:	3501      	adds	r5, #1
 8004b64:	e7c1      	b.n	8004aea <_printf_common+0x3e>
 8004b66:	2030      	movs	r0, #48	@ 0x30
 8004b68:	18e1      	adds	r1, r4, r3
 8004b6a:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8004b6e:	1c5a      	adds	r2, r3, #1
 8004b70:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8004b74:	4422      	add	r2, r4
 8004b76:	3302      	adds	r3, #2
 8004b78:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8004b7c:	e7c2      	b.n	8004b04 <_printf_common+0x58>
 8004b7e:	2301      	movs	r3, #1
 8004b80:	4622      	mov	r2, r4
 8004b82:	4641      	mov	r1, r8
 8004b84:	4638      	mov	r0, r7
 8004b86:	47c8      	blx	r9
 8004b88:	3001      	adds	r0, #1
 8004b8a:	d0e6      	beq.n	8004b5a <_printf_common+0xae>
 8004b8c:	3601      	adds	r6, #1
 8004b8e:	e7d9      	b.n	8004b44 <_printf_common+0x98>

08004b90 <_printf_i>:
 8004b90:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004b94:	7e0f      	ldrb	r7, [r1, #24]
 8004b96:	4691      	mov	r9, r2
 8004b98:	2f78      	cmp	r7, #120	@ 0x78
 8004b9a:	4680      	mov	r8, r0
 8004b9c:	460c      	mov	r4, r1
 8004b9e:	469a      	mov	sl, r3
 8004ba0:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8004ba2:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8004ba6:	d807      	bhi.n	8004bb8 <_printf_i+0x28>
 8004ba8:	2f62      	cmp	r7, #98	@ 0x62
 8004baa:	d80a      	bhi.n	8004bc2 <_printf_i+0x32>
 8004bac:	2f00      	cmp	r7, #0
 8004bae:	f000 80d1 	beq.w	8004d54 <_printf_i+0x1c4>
 8004bb2:	2f58      	cmp	r7, #88	@ 0x58
 8004bb4:	f000 80b8 	beq.w	8004d28 <_printf_i+0x198>
 8004bb8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8004bbc:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8004bc0:	e03a      	b.n	8004c38 <_printf_i+0xa8>
 8004bc2:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8004bc6:	2b15      	cmp	r3, #21
 8004bc8:	d8f6      	bhi.n	8004bb8 <_printf_i+0x28>
 8004bca:	a101      	add	r1, pc, #4	@ (adr r1, 8004bd0 <_printf_i+0x40>)
 8004bcc:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8004bd0:	08004c29 	.word	0x08004c29
 8004bd4:	08004c3d 	.word	0x08004c3d
 8004bd8:	08004bb9 	.word	0x08004bb9
 8004bdc:	08004bb9 	.word	0x08004bb9
 8004be0:	08004bb9 	.word	0x08004bb9
 8004be4:	08004bb9 	.word	0x08004bb9
 8004be8:	08004c3d 	.word	0x08004c3d
 8004bec:	08004bb9 	.word	0x08004bb9
 8004bf0:	08004bb9 	.word	0x08004bb9
 8004bf4:	08004bb9 	.word	0x08004bb9
 8004bf8:	08004bb9 	.word	0x08004bb9
 8004bfc:	08004d3b 	.word	0x08004d3b
 8004c00:	08004c67 	.word	0x08004c67
 8004c04:	08004cf5 	.word	0x08004cf5
 8004c08:	08004bb9 	.word	0x08004bb9
 8004c0c:	08004bb9 	.word	0x08004bb9
 8004c10:	08004d5d 	.word	0x08004d5d
 8004c14:	08004bb9 	.word	0x08004bb9
 8004c18:	08004c67 	.word	0x08004c67
 8004c1c:	08004bb9 	.word	0x08004bb9
 8004c20:	08004bb9 	.word	0x08004bb9
 8004c24:	08004cfd 	.word	0x08004cfd
 8004c28:	6833      	ldr	r3, [r6, #0]
 8004c2a:	1d1a      	adds	r2, r3, #4
 8004c2c:	681b      	ldr	r3, [r3, #0]
 8004c2e:	6032      	str	r2, [r6, #0]
 8004c30:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8004c34:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8004c38:	2301      	movs	r3, #1
 8004c3a:	e09c      	b.n	8004d76 <_printf_i+0x1e6>
 8004c3c:	6833      	ldr	r3, [r6, #0]
 8004c3e:	6820      	ldr	r0, [r4, #0]
 8004c40:	1d19      	adds	r1, r3, #4
 8004c42:	6031      	str	r1, [r6, #0]
 8004c44:	0606      	lsls	r6, r0, #24
 8004c46:	d501      	bpl.n	8004c4c <_printf_i+0xbc>
 8004c48:	681d      	ldr	r5, [r3, #0]
 8004c4a:	e003      	b.n	8004c54 <_printf_i+0xc4>
 8004c4c:	0645      	lsls	r5, r0, #25
 8004c4e:	d5fb      	bpl.n	8004c48 <_printf_i+0xb8>
 8004c50:	f9b3 5000 	ldrsh.w	r5, [r3]
 8004c54:	2d00      	cmp	r5, #0
 8004c56:	da03      	bge.n	8004c60 <_printf_i+0xd0>
 8004c58:	232d      	movs	r3, #45	@ 0x2d
 8004c5a:	426d      	negs	r5, r5
 8004c5c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004c60:	230a      	movs	r3, #10
 8004c62:	4858      	ldr	r0, [pc, #352]	@ (8004dc4 <_printf_i+0x234>)
 8004c64:	e011      	b.n	8004c8a <_printf_i+0xfa>
 8004c66:	6821      	ldr	r1, [r4, #0]
 8004c68:	6833      	ldr	r3, [r6, #0]
 8004c6a:	0608      	lsls	r0, r1, #24
 8004c6c:	f853 5b04 	ldr.w	r5, [r3], #4
 8004c70:	d402      	bmi.n	8004c78 <_printf_i+0xe8>
 8004c72:	0649      	lsls	r1, r1, #25
 8004c74:	bf48      	it	mi
 8004c76:	b2ad      	uxthmi	r5, r5
 8004c78:	2f6f      	cmp	r7, #111	@ 0x6f
 8004c7a:	6033      	str	r3, [r6, #0]
 8004c7c:	bf14      	ite	ne
 8004c7e:	230a      	movne	r3, #10
 8004c80:	2308      	moveq	r3, #8
 8004c82:	4850      	ldr	r0, [pc, #320]	@ (8004dc4 <_printf_i+0x234>)
 8004c84:	2100      	movs	r1, #0
 8004c86:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8004c8a:	6866      	ldr	r6, [r4, #4]
 8004c8c:	2e00      	cmp	r6, #0
 8004c8e:	60a6      	str	r6, [r4, #8]
 8004c90:	db05      	blt.n	8004c9e <_printf_i+0x10e>
 8004c92:	6821      	ldr	r1, [r4, #0]
 8004c94:	432e      	orrs	r6, r5
 8004c96:	f021 0104 	bic.w	r1, r1, #4
 8004c9a:	6021      	str	r1, [r4, #0]
 8004c9c:	d04b      	beq.n	8004d36 <_printf_i+0x1a6>
 8004c9e:	4616      	mov	r6, r2
 8004ca0:	fbb5 f1f3 	udiv	r1, r5, r3
 8004ca4:	fb03 5711 	mls	r7, r3, r1, r5
 8004ca8:	5dc7      	ldrb	r7, [r0, r7]
 8004caa:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8004cae:	462f      	mov	r7, r5
 8004cb0:	42bb      	cmp	r3, r7
 8004cb2:	460d      	mov	r5, r1
 8004cb4:	d9f4      	bls.n	8004ca0 <_printf_i+0x110>
 8004cb6:	2b08      	cmp	r3, #8
 8004cb8:	d10b      	bne.n	8004cd2 <_printf_i+0x142>
 8004cba:	6823      	ldr	r3, [r4, #0]
 8004cbc:	07df      	lsls	r7, r3, #31
 8004cbe:	d508      	bpl.n	8004cd2 <_printf_i+0x142>
 8004cc0:	6923      	ldr	r3, [r4, #16]
 8004cc2:	6861      	ldr	r1, [r4, #4]
 8004cc4:	4299      	cmp	r1, r3
 8004cc6:	bfde      	ittt	le
 8004cc8:	2330      	movle	r3, #48	@ 0x30
 8004cca:	f806 3c01 	strble.w	r3, [r6, #-1]
 8004cce:	f106 36ff 	addle.w	r6, r6, #4294967295
 8004cd2:	1b92      	subs	r2, r2, r6
 8004cd4:	6122      	str	r2, [r4, #16]
 8004cd6:	464b      	mov	r3, r9
 8004cd8:	4621      	mov	r1, r4
 8004cda:	4640      	mov	r0, r8
 8004cdc:	f8cd a000 	str.w	sl, [sp]
 8004ce0:	aa03      	add	r2, sp, #12
 8004ce2:	f7ff fee3 	bl	8004aac <_printf_common>
 8004ce6:	3001      	adds	r0, #1
 8004ce8:	d14a      	bne.n	8004d80 <_printf_i+0x1f0>
 8004cea:	f04f 30ff 	mov.w	r0, #4294967295
 8004cee:	b004      	add	sp, #16
 8004cf0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004cf4:	6823      	ldr	r3, [r4, #0]
 8004cf6:	f043 0320 	orr.w	r3, r3, #32
 8004cfa:	6023      	str	r3, [r4, #0]
 8004cfc:	2778      	movs	r7, #120	@ 0x78
 8004cfe:	4832      	ldr	r0, [pc, #200]	@ (8004dc8 <_printf_i+0x238>)
 8004d00:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8004d04:	6823      	ldr	r3, [r4, #0]
 8004d06:	6831      	ldr	r1, [r6, #0]
 8004d08:	061f      	lsls	r7, r3, #24
 8004d0a:	f851 5b04 	ldr.w	r5, [r1], #4
 8004d0e:	d402      	bmi.n	8004d16 <_printf_i+0x186>
 8004d10:	065f      	lsls	r7, r3, #25
 8004d12:	bf48      	it	mi
 8004d14:	b2ad      	uxthmi	r5, r5
 8004d16:	6031      	str	r1, [r6, #0]
 8004d18:	07d9      	lsls	r1, r3, #31
 8004d1a:	bf44      	itt	mi
 8004d1c:	f043 0320 	orrmi.w	r3, r3, #32
 8004d20:	6023      	strmi	r3, [r4, #0]
 8004d22:	b11d      	cbz	r5, 8004d2c <_printf_i+0x19c>
 8004d24:	2310      	movs	r3, #16
 8004d26:	e7ad      	b.n	8004c84 <_printf_i+0xf4>
 8004d28:	4826      	ldr	r0, [pc, #152]	@ (8004dc4 <_printf_i+0x234>)
 8004d2a:	e7e9      	b.n	8004d00 <_printf_i+0x170>
 8004d2c:	6823      	ldr	r3, [r4, #0]
 8004d2e:	f023 0320 	bic.w	r3, r3, #32
 8004d32:	6023      	str	r3, [r4, #0]
 8004d34:	e7f6      	b.n	8004d24 <_printf_i+0x194>
 8004d36:	4616      	mov	r6, r2
 8004d38:	e7bd      	b.n	8004cb6 <_printf_i+0x126>
 8004d3a:	6833      	ldr	r3, [r6, #0]
 8004d3c:	6825      	ldr	r5, [r4, #0]
 8004d3e:	1d18      	adds	r0, r3, #4
 8004d40:	6961      	ldr	r1, [r4, #20]
 8004d42:	6030      	str	r0, [r6, #0]
 8004d44:	062e      	lsls	r6, r5, #24
 8004d46:	681b      	ldr	r3, [r3, #0]
 8004d48:	d501      	bpl.n	8004d4e <_printf_i+0x1be>
 8004d4a:	6019      	str	r1, [r3, #0]
 8004d4c:	e002      	b.n	8004d54 <_printf_i+0x1c4>
 8004d4e:	0668      	lsls	r0, r5, #25
 8004d50:	d5fb      	bpl.n	8004d4a <_printf_i+0x1ba>
 8004d52:	8019      	strh	r1, [r3, #0]
 8004d54:	2300      	movs	r3, #0
 8004d56:	4616      	mov	r6, r2
 8004d58:	6123      	str	r3, [r4, #16]
 8004d5a:	e7bc      	b.n	8004cd6 <_printf_i+0x146>
 8004d5c:	6833      	ldr	r3, [r6, #0]
 8004d5e:	2100      	movs	r1, #0
 8004d60:	1d1a      	adds	r2, r3, #4
 8004d62:	6032      	str	r2, [r6, #0]
 8004d64:	681e      	ldr	r6, [r3, #0]
 8004d66:	6862      	ldr	r2, [r4, #4]
 8004d68:	4630      	mov	r0, r6
 8004d6a:	f000 f96b 	bl	8005044 <memchr>
 8004d6e:	b108      	cbz	r0, 8004d74 <_printf_i+0x1e4>
 8004d70:	1b80      	subs	r0, r0, r6
 8004d72:	6060      	str	r0, [r4, #4]
 8004d74:	6863      	ldr	r3, [r4, #4]
 8004d76:	6123      	str	r3, [r4, #16]
 8004d78:	2300      	movs	r3, #0
 8004d7a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004d7e:	e7aa      	b.n	8004cd6 <_printf_i+0x146>
 8004d80:	4632      	mov	r2, r6
 8004d82:	4649      	mov	r1, r9
 8004d84:	4640      	mov	r0, r8
 8004d86:	6923      	ldr	r3, [r4, #16]
 8004d88:	47d0      	blx	sl
 8004d8a:	3001      	adds	r0, #1
 8004d8c:	d0ad      	beq.n	8004cea <_printf_i+0x15a>
 8004d8e:	6823      	ldr	r3, [r4, #0]
 8004d90:	079b      	lsls	r3, r3, #30
 8004d92:	d413      	bmi.n	8004dbc <_printf_i+0x22c>
 8004d94:	68e0      	ldr	r0, [r4, #12]
 8004d96:	9b03      	ldr	r3, [sp, #12]
 8004d98:	4298      	cmp	r0, r3
 8004d9a:	bfb8      	it	lt
 8004d9c:	4618      	movlt	r0, r3
 8004d9e:	e7a6      	b.n	8004cee <_printf_i+0x15e>
 8004da0:	2301      	movs	r3, #1
 8004da2:	4632      	mov	r2, r6
 8004da4:	4649      	mov	r1, r9
 8004da6:	4640      	mov	r0, r8
 8004da8:	47d0      	blx	sl
 8004daa:	3001      	adds	r0, #1
 8004dac:	d09d      	beq.n	8004cea <_printf_i+0x15a>
 8004dae:	3501      	adds	r5, #1
 8004db0:	68e3      	ldr	r3, [r4, #12]
 8004db2:	9903      	ldr	r1, [sp, #12]
 8004db4:	1a5b      	subs	r3, r3, r1
 8004db6:	42ab      	cmp	r3, r5
 8004db8:	dcf2      	bgt.n	8004da0 <_printf_i+0x210>
 8004dba:	e7eb      	b.n	8004d94 <_printf_i+0x204>
 8004dbc:	2500      	movs	r5, #0
 8004dbe:	f104 0619 	add.w	r6, r4, #25
 8004dc2:	e7f5      	b.n	8004db0 <_printf_i+0x220>
 8004dc4:	08005113 	.word	0x08005113
 8004dc8:	08005124 	.word	0x08005124

08004dcc <__sflush_r>:
 8004dcc:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8004dd0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004dd2:	0716      	lsls	r6, r2, #28
 8004dd4:	4605      	mov	r5, r0
 8004dd6:	460c      	mov	r4, r1
 8004dd8:	d454      	bmi.n	8004e84 <__sflush_r+0xb8>
 8004dda:	684b      	ldr	r3, [r1, #4]
 8004ddc:	2b00      	cmp	r3, #0
 8004dde:	dc02      	bgt.n	8004de6 <__sflush_r+0x1a>
 8004de0:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8004de2:	2b00      	cmp	r3, #0
 8004de4:	dd48      	ble.n	8004e78 <__sflush_r+0xac>
 8004de6:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8004de8:	2e00      	cmp	r6, #0
 8004dea:	d045      	beq.n	8004e78 <__sflush_r+0xac>
 8004dec:	2300      	movs	r3, #0
 8004dee:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8004df2:	682f      	ldr	r7, [r5, #0]
 8004df4:	6a21      	ldr	r1, [r4, #32]
 8004df6:	602b      	str	r3, [r5, #0]
 8004df8:	d030      	beq.n	8004e5c <__sflush_r+0x90>
 8004dfa:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8004dfc:	89a3      	ldrh	r3, [r4, #12]
 8004dfe:	0759      	lsls	r1, r3, #29
 8004e00:	d505      	bpl.n	8004e0e <__sflush_r+0x42>
 8004e02:	6863      	ldr	r3, [r4, #4]
 8004e04:	1ad2      	subs	r2, r2, r3
 8004e06:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8004e08:	b10b      	cbz	r3, 8004e0e <__sflush_r+0x42>
 8004e0a:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8004e0c:	1ad2      	subs	r2, r2, r3
 8004e0e:	2300      	movs	r3, #0
 8004e10:	4628      	mov	r0, r5
 8004e12:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8004e14:	6a21      	ldr	r1, [r4, #32]
 8004e16:	47b0      	blx	r6
 8004e18:	1c43      	adds	r3, r0, #1
 8004e1a:	89a3      	ldrh	r3, [r4, #12]
 8004e1c:	d106      	bne.n	8004e2c <__sflush_r+0x60>
 8004e1e:	6829      	ldr	r1, [r5, #0]
 8004e20:	291d      	cmp	r1, #29
 8004e22:	d82b      	bhi.n	8004e7c <__sflush_r+0xb0>
 8004e24:	4a28      	ldr	r2, [pc, #160]	@ (8004ec8 <__sflush_r+0xfc>)
 8004e26:	40ca      	lsrs	r2, r1
 8004e28:	07d6      	lsls	r6, r2, #31
 8004e2a:	d527      	bpl.n	8004e7c <__sflush_r+0xb0>
 8004e2c:	2200      	movs	r2, #0
 8004e2e:	6062      	str	r2, [r4, #4]
 8004e30:	6922      	ldr	r2, [r4, #16]
 8004e32:	04d9      	lsls	r1, r3, #19
 8004e34:	6022      	str	r2, [r4, #0]
 8004e36:	d504      	bpl.n	8004e42 <__sflush_r+0x76>
 8004e38:	1c42      	adds	r2, r0, #1
 8004e3a:	d101      	bne.n	8004e40 <__sflush_r+0x74>
 8004e3c:	682b      	ldr	r3, [r5, #0]
 8004e3e:	b903      	cbnz	r3, 8004e42 <__sflush_r+0x76>
 8004e40:	6560      	str	r0, [r4, #84]	@ 0x54
 8004e42:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8004e44:	602f      	str	r7, [r5, #0]
 8004e46:	b1b9      	cbz	r1, 8004e78 <__sflush_r+0xac>
 8004e48:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8004e4c:	4299      	cmp	r1, r3
 8004e4e:	d002      	beq.n	8004e56 <__sflush_r+0x8a>
 8004e50:	4628      	mov	r0, r5
 8004e52:	f7ff fbf5 	bl	8004640 <_free_r>
 8004e56:	2300      	movs	r3, #0
 8004e58:	6363      	str	r3, [r4, #52]	@ 0x34
 8004e5a:	e00d      	b.n	8004e78 <__sflush_r+0xac>
 8004e5c:	2301      	movs	r3, #1
 8004e5e:	4628      	mov	r0, r5
 8004e60:	47b0      	blx	r6
 8004e62:	4602      	mov	r2, r0
 8004e64:	1c50      	adds	r0, r2, #1
 8004e66:	d1c9      	bne.n	8004dfc <__sflush_r+0x30>
 8004e68:	682b      	ldr	r3, [r5, #0]
 8004e6a:	2b00      	cmp	r3, #0
 8004e6c:	d0c6      	beq.n	8004dfc <__sflush_r+0x30>
 8004e6e:	2b1d      	cmp	r3, #29
 8004e70:	d001      	beq.n	8004e76 <__sflush_r+0xaa>
 8004e72:	2b16      	cmp	r3, #22
 8004e74:	d11d      	bne.n	8004eb2 <__sflush_r+0xe6>
 8004e76:	602f      	str	r7, [r5, #0]
 8004e78:	2000      	movs	r0, #0
 8004e7a:	e021      	b.n	8004ec0 <__sflush_r+0xf4>
 8004e7c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004e80:	b21b      	sxth	r3, r3
 8004e82:	e01a      	b.n	8004eba <__sflush_r+0xee>
 8004e84:	690f      	ldr	r7, [r1, #16]
 8004e86:	2f00      	cmp	r7, #0
 8004e88:	d0f6      	beq.n	8004e78 <__sflush_r+0xac>
 8004e8a:	0793      	lsls	r3, r2, #30
 8004e8c:	bf18      	it	ne
 8004e8e:	2300      	movne	r3, #0
 8004e90:	680e      	ldr	r6, [r1, #0]
 8004e92:	bf08      	it	eq
 8004e94:	694b      	ldreq	r3, [r1, #20]
 8004e96:	1bf6      	subs	r6, r6, r7
 8004e98:	600f      	str	r7, [r1, #0]
 8004e9a:	608b      	str	r3, [r1, #8]
 8004e9c:	2e00      	cmp	r6, #0
 8004e9e:	ddeb      	ble.n	8004e78 <__sflush_r+0xac>
 8004ea0:	4633      	mov	r3, r6
 8004ea2:	463a      	mov	r2, r7
 8004ea4:	4628      	mov	r0, r5
 8004ea6:	6a21      	ldr	r1, [r4, #32]
 8004ea8:	f8d4 c028 	ldr.w	ip, [r4, #40]	@ 0x28
 8004eac:	47e0      	blx	ip
 8004eae:	2800      	cmp	r0, #0
 8004eb0:	dc07      	bgt.n	8004ec2 <__sflush_r+0xf6>
 8004eb2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004eb6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004eba:	f04f 30ff 	mov.w	r0, #4294967295
 8004ebe:	81a3      	strh	r3, [r4, #12]
 8004ec0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004ec2:	4407      	add	r7, r0
 8004ec4:	1a36      	subs	r6, r6, r0
 8004ec6:	e7e9      	b.n	8004e9c <__sflush_r+0xd0>
 8004ec8:	20400001 	.word	0x20400001

08004ecc <_fflush_r>:
 8004ecc:	b538      	push	{r3, r4, r5, lr}
 8004ece:	690b      	ldr	r3, [r1, #16]
 8004ed0:	4605      	mov	r5, r0
 8004ed2:	460c      	mov	r4, r1
 8004ed4:	b913      	cbnz	r3, 8004edc <_fflush_r+0x10>
 8004ed6:	2500      	movs	r5, #0
 8004ed8:	4628      	mov	r0, r5
 8004eda:	bd38      	pop	{r3, r4, r5, pc}
 8004edc:	b118      	cbz	r0, 8004ee6 <_fflush_r+0x1a>
 8004ede:	6a03      	ldr	r3, [r0, #32]
 8004ee0:	b90b      	cbnz	r3, 8004ee6 <_fflush_r+0x1a>
 8004ee2:	f7ff f9b3 	bl	800424c <__sinit>
 8004ee6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004eea:	2b00      	cmp	r3, #0
 8004eec:	d0f3      	beq.n	8004ed6 <_fflush_r+0xa>
 8004eee:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8004ef0:	07d0      	lsls	r0, r2, #31
 8004ef2:	d404      	bmi.n	8004efe <_fflush_r+0x32>
 8004ef4:	0599      	lsls	r1, r3, #22
 8004ef6:	d402      	bmi.n	8004efe <_fflush_r+0x32>
 8004ef8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8004efa:	f7ff fb9e 	bl	800463a <__retarget_lock_acquire_recursive>
 8004efe:	4628      	mov	r0, r5
 8004f00:	4621      	mov	r1, r4
 8004f02:	f7ff ff63 	bl	8004dcc <__sflush_r>
 8004f06:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8004f08:	4605      	mov	r5, r0
 8004f0a:	07da      	lsls	r2, r3, #31
 8004f0c:	d4e4      	bmi.n	8004ed8 <_fflush_r+0xc>
 8004f0e:	89a3      	ldrh	r3, [r4, #12]
 8004f10:	059b      	lsls	r3, r3, #22
 8004f12:	d4e1      	bmi.n	8004ed8 <_fflush_r+0xc>
 8004f14:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8004f16:	f7ff fb91 	bl	800463c <__retarget_lock_release_recursive>
 8004f1a:	e7dd      	b.n	8004ed8 <_fflush_r+0xc>

08004f1c <__swhatbuf_r>:
 8004f1c:	b570      	push	{r4, r5, r6, lr}
 8004f1e:	460c      	mov	r4, r1
 8004f20:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004f24:	4615      	mov	r5, r2
 8004f26:	2900      	cmp	r1, #0
 8004f28:	461e      	mov	r6, r3
 8004f2a:	b096      	sub	sp, #88	@ 0x58
 8004f2c:	da0c      	bge.n	8004f48 <__swhatbuf_r+0x2c>
 8004f2e:	89a3      	ldrh	r3, [r4, #12]
 8004f30:	2100      	movs	r1, #0
 8004f32:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8004f36:	bf14      	ite	ne
 8004f38:	2340      	movne	r3, #64	@ 0x40
 8004f3a:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8004f3e:	2000      	movs	r0, #0
 8004f40:	6031      	str	r1, [r6, #0]
 8004f42:	602b      	str	r3, [r5, #0]
 8004f44:	b016      	add	sp, #88	@ 0x58
 8004f46:	bd70      	pop	{r4, r5, r6, pc}
 8004f48:	466a      	mov	r2, sp
 8004f4a:	f000 f849 	bl	8004fe0 <_fstat_r>
 8004f4e:	2800      	cmp	r0, #0
 8004f50:	dbed      	blt.n	8004f2e <__swhatbuf_r+0x12>
 8004f52:	9901      	ldr	r1, [sp, #4]
 8004f54:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8004f58:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8004f5c:	4259      	negs	r1, r3
 8004f5e:	4159      	adcs	r1, r3
 8004f60:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8004f64:	e7eb      	b.n	8004f3e <__swhatbuf_r+0x22>

08004f66 <__smakebuf_r>:
 8004f66:	898b      	ldrh	r3, [r1, #12]
 8004f68:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004f6a:	079d      	lsls	r5, r3, #30
 8004f6c:	4606      	mov	r6, r0
 8004f6e:	460c      	mov	r4, r1
 8004f70:	d507      	bpl.n	8004f82 <__smakebuf_r+0x1c>
 8004f72:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8004f76:	6023      	str	r3, [r4, #0]
 8004f78:	6123      	str	r3, [r4, #16]
 8004f7a:	2301      	movs	r3, #1
 8004f7c:	6163      	str	r3, [r4, #20]
 8004f7e:	b003      	add	sp, #12
 8004f80:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004f82:	466a      	mov	r2, sp
 8004f84:	ab01      	add	r3, sp, #4
 8004f86:	f7ff ffc9 	bl	8004f1c <__swhatbuf_r>
 8004f8a:	9f00      	ldr	r7, [sp, #0]
 8004f8c:	4605      	mov	r5, r0
 8004f8e:	4639      	mov	r1, r7
 8004f90:	4630      	mov	r0, r6
 8004f92:	f7ff fbbf 	bl	8004714 <_malloc_r>
 8004f96:	b948      	cbnz	r0, 8004fac <__smakebuf_r+0x46>
 8004f98:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004f9c:	059a      	lsls	r2, r3, #22
 8004f9e:	d4ee      	bmi.n	8004f7e <__smakebuf_r+0x18>
 8004fa0:	f023 0303 	bic.w	r3, r3, #3
 8004fa4:	f043 0302 	orr.w	r3, r3, #2
 8004fa8:	81a3      	strh	r3, [r4, #12]
 8004faa:	e7e2      	b.n	8004f72 <__smakebuf_r+0xc>
 8004fac:	89a3      	ldrh	r3, [r4, #12]
 8004fae:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8004fb2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004fb6:	81a3      	strh	r3, [r4, #12]
 8004fb8:	9b01      	ldr	r3, [sp, #4]
 8004fba:	6020      	str	r0, [r4, #0]
 8004fbc:	b15b      	cbz	r3, 8004fd6 <__smakebuf_r+0x70>
 8004fbe:	4630      	mov	r0, r6
 8004fc0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8004fc4:	f000 f81e 	bl	8005004 <_isatty_r>
 8004fc8:	b128      	cbz	r0, 8004fd6 <__smakebuf_r+0x70>
 8004fca:	89a3      	ldrh	r3, [r4, #12]
 8004fcc:	f023 0303 	bic.w	r3, r3, #3
 8004fd0:	f043 0301 	orr.w	r3, r3, #1
 8004fd4:	81a3      	strh	r3, [r4, #12]
 8004fd6:	89a3      	ldrh	r3, [r4, #12]
 8004fd8:	431d      	orrs	r5, r3
 8004fda:	81a5      	strh	r5, [r4, #12]
 8004fdc:	e7cf      	b.n	8004f7e <__smakebuf_r+0x18>
	...

08004fe0 <_fstat_r>:
 8004fe0:	b538      	push	{r3, r4, r5, lr}
 8004fe2:	2300      	movs	r3, #0
 8004fe4:	4d06      	ldr	r5, [pc, #24]	@ (8005000 <_fstat_r+0x20>)
 8004fe6:	4604      	mov	r4, r0
 8004fe8:	4608      	mov	r0, r1
 8004fea:	4611      	mov	r1, r2
 8004fec:	602b      	str	r3, [r5, #0]
 8004fee:	f7fb ff5d 	bl	8000eac <_fstat>
 8004ff2:	1c43      	adds	r3, r0, #1
 8004ff4:	d102      	bne.n	8004ffc <_fstat_r+0x1c>
 8004ff6:	682b      	ldr	r3, [r5, #0]
 8004ff8:	b103      	cbz	r3, 8004ffc <_fstat_r+0x1c>
 8004ffa:	6023      	str	r3, [r4, #0]
 8004ffc:	bd38      	pop	{r3, r4, r5, pc}
 8004ffe:	bf00      	nop
 8005000:	20000534 	.word	0x20000534

08005004 <_isatty_r>:
 8005004:	b538      	push	{r3, r4, r5, lr}
 8005006:	2300      	movs	r3, #0
 8005008:	4d05      	ldr	r5, [pc, #20]	@ (8005020 <_isatty_r+0x1c>)
 800500a:	4604      	mov	r4, r0
 800500c:	4608      	mov	r0, r1
 800500e:	602b      	str	r3, [r5, #0]
 8005010:	f7fb ff5b 	bl	8000eca <_isatty>
 8005014:	1c43      	adds	r3, r0, #1
 8005016:	d102      	bne.n	800501e <_isatty_r+0x1a>
 8005018:	682b      	ldr	r3, [r5, #0]
 800501a:	b103      	cbz	r3, 800501e <_isatty_r+0x1a>
 800501c:	6023      	str	r3, [r4, #0]
 800501e:	bd38      	pop	{r3, r4, r5, pc}
 8005020:	20000534 	.word	0x20000534

08005024 <_sbrk_r>:
 8005024:	b538      	push	{r3, r4, r5, lr}
 8005026:	2300      	movs	r3, #0
 8005028:	4d05      	ldr	r5, [pc, #20]	@ (8005040 <_sbrk_r+0x1c>)
 800502a:	4604      	mov	r4, r0
 800502c:	4608      	mov	r0, r1
 800502e:	602b      	str	r3, [r5, #0]
 8005030:	f7fb ff62 	bl	8000ef8 <_sbrk>
 8005034:	1c43      	adds	r3, r0, #1
 8005036:	d102      	bne.n	800503e <_sbrk_r+0x1a>
 8005038:	682b      	ldr	r3, [r5, #0]
 800503a:	b103      	cbz	r3, 800503e <_sbrk_r+0x1a>
 800503c:	6023      	str	r3, [r4, #0]
 800503e:	bd38      	pop	{r3, r4, r5, pc}
 8005040:	20000534 	.word	0x20000534

08005044 <memchr>:
 8005044:	4603      	mov	r3, r0
 8005046:	b510      	push	{r4, lr}
 8005048:	b2c9      	uxtb	r1, r1
 800504a:	4402      	add	r2, r0
 800504c:	4293      	cmp	r3, r2
 800504e:	4618      	mov	r0, r3
 8005050:	d101      	bne.n	8005056 <memchr+0x12>
 8005052:	2000      	movs	r0, #0
 8005054:	e003      	b.n	800505e <memchr+0x1a>
 8005056:	7804      	ldrb	r4, [r0, #0]
 8005058:	3301      	adds	r3, #1
 800505a:	428c      	cmp	r4, r1
 800505c:	d1f6      	bne.n	800504c <memchr+0x8>
 800505e:	bd10      	pop	{r4, pc}

08005060 <_init>:
 8005060:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005062:	bf00      	nop
 8005064:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005066:	bc08      	pop	{r3}
 8005068:	469e      	mov	lr, r3
 800506a:	4770      	bx	lr

0800506c <_fini>:
 800506c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800506e:	bf00      	nop
 8005070:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005072:	bc08      	pop	{r3}
 8005074:	469e      	mov	lr, r3
 8005076:	4770      	bx	lr
