Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Sun Jul 31 20:03:38 2022
| Host         : LAPTOP-72KJ3ATS running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file proRISC_control_sets_placed.rpt
| Design       : proRISC
| Device       : xc7z020
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    11 |
|    Minimum number of control sets                        |    11 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |     3 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    11 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     9 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |     1 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              13 |            4 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              72 |           22 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+-------------------------------------------------+------------------+------------------+----------------+--------------+
|  Clock Signal  |                  Enable Signal                  | Set/Reset Signal | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+-------------------------------------------------+------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG | processing_unit/IR/FSM_onehot_state_reg[4]_0[0] | reset_IBUF       |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG | processing_unit/IR/FSM_onehot_state_reg[4][0]   | reset_IBUF       |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG | processing_unit/IR/FSM_onehot_state_reg[4]_1[0] | reset_IBUF       |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG | processing_unit/IR/E[0]                         | reset_IBUF       |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG | processing_unit/IR/flag_reg[0]                  | reset_IBUF       |                7 |              8 |         1.14 |
|  clk_IBUF_BUFG | processing_unit/IR/out_reg[1]_0[0]              | reset_IBUF       |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG | processing_unit/IR/out_reg[7]_1[0]              | reset_IBUF       |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG | processing_unit/load_OP2                        | reset_IBUF       |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG | processing_unit/load_IR                         | reset_IBUF       |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG |                                                 | reset_IBUF       |                4 |             13 |         3.25 |
|  clk_IBUF_BUFG | processing_unit/Q[0]                            |                  |                8 |             32 |         4.00 |
+----------------+-------------------------------------------------+------------------+------------------+----------------+--------------+


