// Dr. Mario depth-2 AI coprocessor (mapper 100 = MMC1 banking + this block).
// A second 6502 (Arlet core, renamed copro6502) free-runs at the core master clock
// (~85.9 MHz vs the game CPU's 1.79 MHz) computing the depth-2 pill placement.
//
// Memory (BRAM-friendly: 4KB TDP work RAM + 16KB SP ROM, not a flat 64KB):
//   copro $0000-$0FFF -> wram[0x000+a[11:0]]   (zp/stack/boards/mark)
//   copro $6100-$61FF -> wram[0x800+a[7:0]]    (search state, DONE=$61FF)
//   copro $8000-$BFFF -> rom[a[13:0]]          (firmware; stub @$BF80, SQ tables @$B000)
//   copro $FFFC/D     -> logic ($BF80 reset vector)
//
// Host (game CPU) register window at $5000-$51FF (open bus on stock MMC1):
//   $5000-$507F  W  board bytes 0..127      -> copro $0500+i
//   $5080-$5083  W  cA / cB / nA / nB       -> copro $6124-$6127
//   $5084       W   GO: clears DONE, pulses coprocessor reset (re-runnable per pill)
//   $5084       R   DONE flag               <- copro $61FF (1 = result ready)
//   $5085       R   best_col                <- copro $6134
//   $5086       R   best_orient(0..3)       <- copro $6135
//
// Proven in simulation (fpga/copro in dr-mario-mods): handshake 6/6 vs the py65 machine,
// 13-23M copro clocks per pill -> ~0.15-0.35s at 85.9MHz.
module CoproDrMario(
	input         clk,        // core master clock (copro runs on this, no CE)
	input         ce,         // M2 (game-CPU cycle enable) for host-side sampling
	input         enable,     // me[100]
	input  [15:0] prg_ain,
	input         prg_read,
	input         prg_write,
	input   [7:0] prg_din,
	output  [7:0] prg_dout,   // valid when copro_sel && prg_read (cart_top overrides)
	output        copro_sel   // host window hit ($5000-$51FF)
);

assign copro_sel = enable && (prg_ain[15:9] == 7'b0101_000);   // $5000-$51FF

// ------------------------------------------------------------------ coprocessor CPU
wire [15:0] AB;
wire  [7:0] DO;
wire        WE;
reg   [4:0] rst_cnt = 5'h1F;    // parked in reset until first GO
reg         parked  = 1'b1;
wire        cpu_rst = (rst_cnt != 0) || parked;
wire  [7:0] DI;

copro6502 cpu6502(
	.clk(clk), .reset(cpu_rst), .AB(AB), .DI(DI), .DO(DO), .WE(WE),
	.IRQ(1'b0), .NMI(1'b0), .RDY(1'b1)
);

// copro-side address decode
wire        a_ram_lo = (AB[15:12] == 4'h0);          // $0000-$0FFF
wire        a_ram_st = (AB[15:8]  == 8'h61);         // $6100-$61FF
wire        a_ram    = a_ram_lo | a_ram_st;
wire        a_rom    = (AB[15:14] == 2'b10);         // $8000-$BFFF
wire        a_vec    = (AB[15:1]  == 15'h7FFE);      // $FFFC/$FFFD
wire [11:0] a_addr   = a_ram_st ? {4'h8, AB[7:0]} : AB[11:0];

// ------------------------------------------------------------------ 16KB firmware ROM (copro-only)
reg [7:0] rom [0:16383];
initial $readmemh("copro_rom.hex", rom);
reg [7:0] rom_q;
always @(posedge clk) rom_q <= rom[AB[13:0]];

// ------------------------------------------------------------------ 4KB TDP work RAM
// Port A: coprocessor. Port B: host bridge. Intel-recommended TDP template, nothing else
// in these blocks (required for M10K inference).
reg [7:0] wram [0:4095];
reg [7:0] ram_a_q, ram_b_q;

always @(posedge clk) begin : port_a
	if (WE && !cpu_rst && a_ram) begin
		wram[a_addr] <= DO;
		ram_a_q <= DO;
	end else
		ram_a_q <= wram[a_addr];
end

always @(posedge clk) begin : port_b
	if (hb_we) begin
		wram[hb_addr] <= hb_din;
		ram_b_q <= hb_din;
	end else
		ram_b_q <= wram[hb_addr];
end

// registered DI mux (data + selects all registered -> DI valid 1 cycle after AB, as Arlet expects)
reg sel_ram_d, sel_rom_d, sel_vec_d, ab0_d;
always @(posedge clk) begin
	sel_ram_d <= a_ram; sel_rom_d <= a_rom; sel_vec_d <= a_vec; ab0_d <= AB[0];
end
assign DI = sel_vec_d ? (ab0_d ? 8'hBF : 8'h80) :
            sel_rom_d ? rom_q :
            sel_ram_d ? ram_a_q : 8'hFF;

// ------------------------------------------------------------------ host bridge (port B control)
// game-window offset -> copro folded RAM address
function [11:0] xlate(input [8:0] a);
	begin
		if (!a[8] && !a[7])      xlate = {5'b01010, a[6:0]};   // $5000-7F -> $0500+i
		else if (!a[8] && a[7])
			case (a[6:0])
				7'h00: xlate = 12'h824;    // $6124 cA
				7'h01: xlate = 12'h825;    // cB
				7'h02: xlate = 12'h826;    // nA
				7'h03: xlate = 12'h827;    // nB
				7'h04: xlate = 12'h8FF;    // $61FF DONE
				7'h05: xlate = 12'h834;    // $6134 best_col
				7'h06: xlate = 12'h835;    // $6135 best_orient
				default: xlate = 12'h8FE;  // scratch
			endcase
		else                     xlate = 12'h8FE;
	end
endfunction

reg [11:0] hb_addr;
reg  [7:0] hb_din;
reg        hb_we;

always @(posedge clk) begin
	hb_we <= 1'b0;
	if (ce && prg_write && copro_sel) begin
		if (prg_ain[8:0] == 9'h084) begin
			// GO: clear DONE and (re)start the coprocessor
			hb_addr <= 12'h8FF; hb_din <= 8'h00; hb_we <= 1'b1;
			rst_cnt <= 5'h1F; parked <= 1'b0;
		end else begin
			hb_addr <= xlate(prg_ain[8:0]); hb_din <= prg_din; hb_we <= 1'b1;
		end
	end else begin
		hb_addr <= xlate(prg_ain[8:0]);    // idle: track read address
		if (rst_cnt != 0 && !parked) rst_cnt <= rst_cnt - 1'b1;
	end
end

assign prg_dout = ram_b_q;

endmodule
