#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Mon Mar 25 12:07:51 2024
# Process ID: 8580
# Current directory: C:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent5868 C:\Users\MatiOliva\Documents\00-lockin_redpitaya\hardware\lockin.xpr
# Log file: C:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/vivado.log
# Journal file: C:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware\vivado.jou
# Running On: DESKTOP-BRUHM76, OS: Windows, CPU Frequency: 3912 MHz, CPU Physical cores: 2, Host memory: 17041 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.srcs/user_ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.srcs/lu_tables'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.2/data/ip'.
open_project: Time (s): cpu = 00:00:32 ; elapsed = 00:00:25 . Memory (MB): peak = 1143.188 ; gain = 389.480
update_compile_order -fileset sources_1
open_bd_design {C:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.srcs/sources_1/bd/system/system.bd}
Reading block design file <C:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.srcs/sources_1/bd/system/system.bd>...
Adding component instance block -- xilinx.com:ip:util_ds_buf:2.2 - util_ds_buf_1
Adding component instance block -- xilinx.com:ip:util_ds_buf:2.2 - util_ds_buf_2
Adding component instance block -- pavel-demin:user:axis_red_pitaya_dac:1.0 - axis_red_pitaya_dac_0
Adding component instance block -- xilinx.com:ip:dds_compiler:6.0 - dds_compiler_0
Adding component instance block -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_0
Adding component instance block -- pavel-demin:user:axis_constant:1.0 - axis_constant_0
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - result_fase
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - reset_n
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - enable_and_reset
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - result_cuad
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - M_and_Nma
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - res_fase_low
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - res_fase_up
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - res_cuad_up
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - res_cuad_low
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - finished
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - enable
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - adc_decimator_and_data_select
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - phaseDAC_and_phaseREF
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_125M
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - ps7_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_fifo_mm_s:4.2 - fifo_1
Adding component instance block -- pavel-demin:user:axis_red_pitaya_adc:1.0 - axis_red_pitaya_adc_0
Adding component instance block -- xilinx.com:module_ref:signal_split:1.0 - signal_split_0
Adding component instance block -- xilinx.com:module_ref:drive_gpios:1.0 - drive_gpios_0
Adding component instance block -- xilinx.com:module_ref:drive_gpios:1.0 - drive_gpios_1
Adding component instance block -- xilinx.com:module_ref:drive_leds:1.0 - drive_leds_0
Adding component instance block -- pavel-demin:user:axis_constant:1.0 - axis_constant_0
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - ref_sen
Adding component instance block -- xilinx.com:ip:dds_compiler:6.0 - dds_compiler_0
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - ref_cos
Adding component instance block -- xilinx.com:module_ref:start_signal_generator:1.0 - start_signal_generat_0
Adding component instance block -- xilinx.com:module_ref:and_2:1.0 - and_2_1
Adding component instance block -- xilinx.com:module_ref:delay_axi_streaming:1.0 - delay_axi_streaming_0
Adding component instance block -- xilinx.com:module_ref:delay_axi_streaming:1.0 - delay_axi_streaming_1
Adding component instance block -- xilinx.com:module_ref:mux:1.0 - selector_data_in
Adding component instance block -- xilinx.com:module_ref:and_2:1.0 - and_2_0
Adding component instance block -- xilinx.com:module_ref:decimator:1.0 - decimator_0
Adding component instance block -- xilinx.com:module_ref:signal_processing_LI:1.0 - lock_in
Successfully read diagram <system> from block design file <C:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.srcs/sources_1/bd/system/system.bd>
open_bd_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1179.363 ; gain = 1.004
close [ open C:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.srcs/sources_1/new/promedio_lineal.v w ]
add_files C:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.srcs/sources_1/new/promedio_lineal.v
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files C:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.srcs/sources_1/imports/user_ip/my_cores/promedio_lineal.v] -no_script -reset -force -quiet
remove_files  C:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.srcs/sources_1/imports/user_ip/my_cores/promedio_lineal.v
export_ip_user_files -of_objects  [get_files C:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.srcs/sources_1/imports/my_cores/promedio_lineal.v] -no_script -reset -force -quiet
remove_files  C:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.srcs/sources_1/imports/my_cores/promedio_lineal.v
create_bd_cell -type module -reference promedio_lineal promedio_lineal_0
connect_bd_net [get_bd_pins promedio_lineal_0/clk] [get_bd_pins uP/FCLK_CLK0]
connect_bd_net [get_bd_pins promedio_lineal_0/N_averaged_samples] [get_bd_pins uP_control/gpio_io_o1]
delete_bd_objs [get_bd_cells promedio_lineal_0]
create_bd_cell -type module -reference promedio_lineal promedio_lineal_0
delete_bd_objs [get_bd_cells promedio_lineal_0]
create_bd_cell -type module -reference promedio_lineal promedio_lineal_0
delete_bd_objs [get_bd_cells promedio_lineal_0]
export_ip_user_files -of_objects  [get_files C:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.srcs/sources_1/new/promedio_lineal.v] -no_script -reset -force -quiet
remove_files  C:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.srcs/sources_1/new/promedio_lineal.v
update_module_reference {system_promedio_lineal_0_0 system_promedio_lineal_0_1 system_promedio_lineal_0_2}
INFO: [IP_Flow 19-5107] Inferred bus interface 'reset_n' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.srcs/user_ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.srcs/lu_tables'.
WARNING: [Coretcl 2-176] No IPs found
ERROR: [Common 17-69] Command failed: No IP specified.  Please specify IP with 'objects'
add_files -norecurse -scan_for_includes C:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.srcs/user_ip/my_cores/promedio_lineal.v
add_files: Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 1352.758 ; gain = 0.000
import_files -norecurse C:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.srcs/user_ip/my_cores/promedio_lineal.v
update_compile_order -fileset sources_1
create_bd_cell -type module -reference promedio_lineal promedio_lineal_0
WARNING: [IP_Flow 19-3571] IP 'system_promedio_lineal_0_3' is restricted:
* Detected changes to module reference file(s).
set_property location {3 1003 205} [get_bd_cells promedio_lineal_0]
connect_bd_net [get_bd_pins promedio_lineal_0/clk] [get_bd_pins uP/FCLK_CLK0]
set_property location {4 1464 -30} [get_bd_cells promedio_lineal_0]
connect_bd_net [get_bd_pins promedio_lineal_0/reset_n] [get_bd_pins uP_control/Dout]
connect_bd_net [get_bd_pins promedio_lineal_0/data] [get_bd_pins selector_data_in/data_out]
connect_bd_net [get_bd_pins promedio_lineal_0/data_valid] [get_bd_pins selector_data_in/data_out_valid]
add_files -norecurse -scan_for_includes C:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.srcs/sources_1/new/promedio_lineal.v
add_files: Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 1378.312 ; gain = 0.000
update_compile_order -fileset sources_1
create_bd_cell -type module -reference promedio_lineal promedio_lineal_1
WARNING: [IP_Flow 19-3571] IP 'system_promedio_lineal_1_0' is restricted:
* Detected changes to module reference file(s).
delete_bd_objs [get_bd_cells promedio_lineal_0]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MatiOliva\Documents\00-lockin_redpitaya\hardware\lockin.srcs\sources_1\imports\my_cores\promedio_lineal.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MatiOliva\Documents\00-lockin_redpitaya\hardware\lockin.srcs\sources_1\new\decimator.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MatiOliva\Documents\00-lockin_redpitaya\hardware\lockin.srcs\sources_1\new\promedio_lineal.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MatiOliva\Documents\00-lockin_redpitaya\hardware\lockin.srcs\sources_1\imports\user_ip\my_cores\promedio_lineal.v:]
update_module_reference {system_promedio_lineal_0_0 system_promedio_lineal_0_1 system_promedio_lineal_0_2 system_promedio_lineal_1_0 system_promedio_lineal_0_3}
INFO: [IP_Flow 19-5107] Inferred bus interface 'reset_n' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.srcs/user_ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.srcs/lu_tables'.
Upgrading 'C:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.srcs/sources_1/bd/system/system.bd'
INFO: [IP_Flow 19-3420] Updated system_promedio_lineal_1_0 to use current project options
WARNING: [IP_Flow 19-4706] Upgraded port 'N_averaged_samples' width 32 differs from original width 31
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'system_promedio_lineal_1_0'. These changes may impact your design.
CRITICAL WARNING: [Coretcl 2-1280] The upgrade of 'system_promedio_lineal_1_0' has identified issues that may require user intervention. Please verify that the instance is correctly configured, and review any upgrade messages.
WARNING: [BD 41-597] NET <level_detector_0_level_detected_1> has no source
Wrote  : <C:\Users\MatiOliva\Documents\00-lockin_redpitaya\hardware\lockin.srcs\sources_1\bd\system\system.bd> 
Wrote  : <C:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
update_module_reference: Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 1390.480 ; gain = 12.168
set_property location {4 1567 79} [get_bd_cells promedio_lineal_1]
connect_bd_net [get_bd_pins promedio_lineal_1/clk] [get_bd_pins uP/FCLK_CLK0]
connect_bd_net [get_bd_pins promedio_lineal_1/reset_n] [get_bd_pins uP_control/Dout]
connect_bd_net [get_bd_pins promedio_lineal_1/data] [get_bd_pins selector_data_in/data_out]
connect_bd_net [get_bd_pins promedio_lineal_1/data_valid] [get_bd_pins selector_data_in/data_out_valid]
connect_bd_net [get_bd_pins promedio_lineal_1/N_averaged_samples] [get_bd_pins uP_control/gpio_io_o1]
update_compile_order -fileset sources_1
delete_bd_objs [get_bd_nets decimator_0_data_out_valid]
delete_bd_objs [get_bd_nets decimator_0_finish]
connect_bd_net [get_bd_pins and_2_0/b] [get_bd_pins promedio_lineal_1/finish]
connect_bd_net [get_bd_pins promedio_lineal_1/data_out_valid] [get_bd_pins uP/axi_str_rxd_tvalid1]
delete_bd_objs [get_bd_nets decimator_0_data_out]
connect_bd_net [get_bd_pins uP/axi_str_rxd_tdata] [get_bd_pins promedio_lineal_1/data_out]
save_bd_design
WARNING: [BD 41-597] NET <level_detector_0_level_detected_1> has no source
Wrote  : <C:\Users\MatiOliva\Documents\00-lockin_redpitaya\hardware\lockin.srcs\sources_1\bd\system\system.bd> 
Wrote  : <C:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.srcs/utils_1/imports/synth_1/system_wrapper.dcp with file C:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.runs/synth_1/system_wrapper.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 2
WARNING: [BD 41-2670] Found an incomplete address path from address space '/uP/processing_system7_0/Data' to master interface '/uP/ps7_0_axi_periph/M08_AXI'. Please either complete or remove this path to resolve.
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -addressables -of_objects /uP/ps7_0_axi_periph/xbar/M08_AXI'
WARNING: [#UNDEF] When using EMIO pins for SPI_0 tie SSIN High in the PL bitstream
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /DAC/clk_wiz_0 clk_wiz propagate
WARNING: [BD 41-927] Following properties on pin /DAC/axis_red_pitaya_dac_0/aclk have been updated from connected ip, but BD cell '/DAC/axis_red_pitaya_dac_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </DAC/axis_red_pitaya_dac_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /DAC/axis_red_pitaya_dac_0/ddr_clk have been updated from connected ip, but BD cell '/DAC/axis_red_pitaya_dac_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 250000000 
Please resolve any mismatches by directly setting properties on BD cell </DAC/axis_red_pitaya_dac_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /DAC/axis_constant_0/aclk have been updated from connected ip, but BD cell '/DAC/axis_constant_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </DAC/axis_constant_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /referencias/axis_constant_0/aclk have been updated from connected ip, but BD cell '/referencias/axis_constant_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </referencias/axis_constant_0> to completely resolve these warnings.
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/gpios_and_leds/drive_gpios_0/input_0
/gpios_and_leds/drive_gpios_0/input_1
/gpios_and_leds/drive_gpios_0/input_2
/gpios_and_leds/drive_gpios_0/input_3
/gpios_and_leds/drive_gpios_1/input_1
/gpios_and_leds/drive_gpios_1/input_2
/gpios_and_leds/drive_gpios_1/input_3
/gpios_and_leds/drive_leds_0/signal_1
/gpios_and_leds/drive_leds_0/signal_2
/gpios_and_leds/drive_leds_0/signal_3
/gpios_and_leds/drive_leds_0/signal_4
/gpios_and_leds/drive_leds_0/signal_5
/gpios_and_leds/drive_leds_0/signal_6
/gpios_and_leds/drive_leds_0/signal_7

WARNING: [BD 41-597] NET <level_detector_0_level_detected_1> has no source
Wrote  : <C:\Users\MatiOliva\Documents\00-lockin_redpitaya\hardware\lockin.srcs\sources_1\bd\system\system.bd> 
WARNING: [BD 41-166] Source port for the net:level_detector_0_level_detected_1 is NULL! Connection will be grounded!
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/selector_data_in/data_in_1'(14) to pin '/ADC/M_AXIS_PORT1_tdata'(32) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
Verilog Output written to : c:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.gen/sources_1/bd/system/synth/system.v
WARNING: [BD 41-166] Source port for the net:level_detector_0_level_detected_1 is NULL! Connection will be grounded!
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/selector_data_in/data_in_1'(14) to pin '/ADC/M_AXIS_PORT1_tdata'(32) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
Verilog Output written to : c:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.gen/sources_1/bd/system/sim/system.v
Verilog Output written to : c:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.gen/sources_1/bd/system/hdl/system_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block promedio_lineal_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block uP/ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file c:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.gen/sources_1/bd/system/hw_handoff/system.hwh
Generated Hardware Definition File c:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.gen/sources_1/bd/system/synth/system.hwdef
WARNING: [BD 41-2265] Clock pin for protocol instance pin S_AXIS could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /ADC/signal_split_0
[Mon Mar 25 12:51:22 2024] Launched synth_1...
Run output will be captured here: C:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.runs/synth_1/runme.log
[Mon Mar 25 12:51:22 2024] Launched impl_1...
Run output will be captured here: C:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:28 ; elapsed = 00:01:23 . Memory (MB): peak = 1673.418 ; gain = 269.262
regenerate_bd_layout
open_run impl_1
INFO: [Device 21-403] Loading part xc7z010clg400-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.326 . Memory (MB): peak = 1808.285 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 200 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF Files: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2486.555 ; gain = 0.000
Restored from archive | CPU: 2.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2486.555 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 2486.555 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS(x2)): 2 instances

open_run: Time (s): cpu = 00:00:29 ; elapsed = 00:00:20 . Memory (MB): peak = 2578.129 ; gain = 904.711
open_bd_design {C:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.srcs/sources_1/bd/system/system.bd}
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MatiOliva\Documents\00-lockin_redpitaya\hardware\lockin.srcs\sources_1\imports\my_cores\promedio_lineal.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MatiOliva\Documents\00-lockin_redpitaya\hardware\lockin.srcs\sources_1\new\decimator.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MatiOliva\Documents\00-lockin_redpitaya\hardware\lockin.srcs\sources_1\new\promedio_lineal.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MatiOliva\Documents\00-lockin_redpitaya\hardware\lockin.srcs\sources_1\imports\user_ip\my_cores\promedio_lineal.v:]
ERROR: [Common 17-180] Spawn failed: No such file or directory
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MatiOliva\Documents\00-lockin_redpitaya\hardware\lockin.srcs\sources_1\imports\my_cores\promedio_lineal.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MatiOliva\Documents\00-lockin_redpitaya\hardware\lockin.srcs\sources_1\new\decimator.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MatiOliva\Documents\00-lockin_redpitaya\hardware\lockin.srcs\sources_1\new\promedio_lineal.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MatiOliva\Documents\00-lockin_redpitaya\hardware\lockin.srcs\sources_1\imports\user_ip\my_cores\promedio_lineal.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MatiOliva\Documents\00-lockin_redpitaya\hardware\lockin.srcs\sources_1\imports\my_cores\promedio_lineal.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MatiOliva\Documents\00-lockin_redpitaya\hardware\lockin.srcs\sources_1\new\decimator.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MatiOliva\Documents\00-lockin_redpitaya\hardware\lockin.srcs\sources_1\new\promedio_lineal.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MatiOliva\Documents\00-lockin_redpitaya\hardware\lockin.srcs\sources_1\imports\user_ip\my_cores\promedio_lineal.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MatiOliva\Documents\00-lockin_redpitaya\hardware\lockin.srcs\sources_1\imports\my_cores\promedio_lineal.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MatiOliva\Documents\00-lockin_redpitaya\hardware\lockin.srcs\sources_1\new\decimator.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MatiOliva\Documents\00-lockin_redpitaya\hardware\lockin.srcs\sources_1\new\promedio_lineal.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MatiOliva\Documents\00-lockin_redpitaya\hardware\lockin.srcs\sources_1\imports\user_ip\my_cores\promedio_lineal.v:]
ERROR: [Common 17-180] Spawn failed: No such file or directory
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MatiOliva\Documents\00-lockin_redpitaya\hardware\lockin.srcs\sources_1\imports\my_cores\promedio_lineal.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MatiOliva\Documents\00-lockin_redpitaya\hardware\lockin.srcs\sources_1\new\decimator.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MatiOliva\Documents\00-lockin_redpitaya\hardware\lockin.srcs\sources_1\new\promedio_lineal.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MatiOliva\Documents\00-lockin_redpitaya\hardware\lockin.srcs\sources_1\imports\user_ip\my_cores\promedio_lineal.v:]
ERROR: [Common 17-180] Spawn failed: No such file or directory
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MatiOliva\Documents\00-lockin_redpitaya\hardware\lockin.srcs\sources_1\imports\my_cores\promedio_lineal.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MatiOliva\Documents\00-lockin_redpitaya\hardware\lockin.srcs\sources_1\new\decimator.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MatiOliva\Documents\00-lockin_redpitaya\hardware\lockin.srcs\sources_1\new\promedio_lineal.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MatiOliva\Documents\00-lockin_redpitaya\hardware\lockin.srcs\sources_1\imports\user_ip\my_cores\promedio_lineal.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MatiOliva\Documents\00-lockin_redpitaya\hardware\lockin.srcs\sources_1\imports\my_cores\promedio_lineal.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MatiOliva\Documents\00-lockin_redpitaya\hardware\lockin.srcs\sources_1\new\decimator.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MatiOliva\Documents\00-lockin_redpitaya\hardware\lockin.srcs\sources_1\new\promedio_lineal.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MatiOliva\Documents\00-lockin_redpitaya\hardware\lockin.srcs\sources_1\imports\user_ip\my_cores\promedio_lineal.v:]
ERROR: [Common 17-180] Spawn failed: No such file or directory
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MatiOliva\Documents\00-lockin_redpitaya\hardware\lockin.srcs\sources_1\imports\my_cores\promedio_lineal.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MatiOliva\Documents\00-lockin_redpitaya\hardware\lockin.srcs\sources_1\new\decimator.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MatiOliva\Documents\00-lockin_redpitaya\hardware\lockin.srcs\sources_1\new\promedio_lineal.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MatiOliva\Documents\00-lockin_redpitaya\hardware\lockin.srcs\sources_1\imports\user_ip\my_cores\promedio_lineal.v:]
ERROR: [Common 17-180] Spawn failed: No such file or directory
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MatiOliva\Documents\00-lockin_redpitaya\hardware\lockin.srcs\sources_1\imports\my_cores\promedio_lineal.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MatiOliva\Documents\00-lockin_redpitaya\hardware\lockin.srcs\sources_1\new\decimator.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MatiOliva\Documents\00-lockin_redpitaya\hardware\lockin.srcs\sources_1\new\promedio_lineal.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MatiOliva\Documents\00-lockin_redpitaya\hardware\lockin.srcs\sources_1\imports\user_ip\my_cores\promedio_lineal.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MatiOliva\Documents\00-lockin_redpitaya\hardware\lockin.srcs\sources_1\imports\my_cores\promedio_lineal.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MatiOliva\Documents\00-lockin_redpitaya\hardware\lockin.srcs\sources_1\new\decimator.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MatiOliva\Documents\00-lockin_redpitaya\hardware\lockin.srcs\sources_1\new\promedio_lineal.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MatiOliva\Documents\00-lockin_redpitaya\hardware\lockin.srcs\sources_1\imports\user_ip\my_cores\promedio_lineal.v:]
ERROR: [Common 17-180] Spawn failed: No such file or directory
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MatiOliva\Documents\00-lockin_redpitaya\hardware\lockin.srcs\sources_1\imports\my_cores\promedio_lineal.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MatiOliva\Documents\00-lockin_redpitaya\hardware\lockin.srcs\sources_1\new\decimator.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MatiOliva\Documents\00-lockin_redpitaya\hardware\lockin.srcs\sources_1\new\promedio_lineal.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MatiOliva\Documents\00-lockin_redpitaya\hardware\lockin.srcs\sources_1\imports\user_ip\my_cores\promedio_lineal.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MatiOliva\Documents\00-lockin_redpitaya\hardware\lockin.srcs\sources_1\imports\my_cores\promedio_lineal.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MatiOliva\Documents\00-lockin_redpitaya\hardware\lockin.srcs\sources_1\new\decimator.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MatiOliva\Documents\00-lockin_redpitaya\hardware\lockin.srcs\sources_1\new\promedio_lineal.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MatiOliva\Documents\00-lockin_redpitaya\hardware\lockin.srcs\sources_1\imports\user_ip\my_cores\promedio_lineal.v:]
ERROR: [Common 17-180] Spawn failed: No such file or directory
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MatiOliva\Documents\00-lockin_redpitaya\hardware\lockin.srcs\sources_1\imports\my_cores\promedio_lineal.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MatiOliva\Documents\00-lockin_redpitaya\hardware\lockin.srcs\sources_1\new\decimator.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MatiOliva\Documents\00-lockin_redpitaya\hardware\lockin.srcs\sources_1\new\promedio_lineal.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MatiOliva\Documents\00-lockin_redpitaya\hardware\lockin.srcs\sources_1\imports\user_ip\my_cores\promedio_lineal.v:]
ERROR: [Common 17-180] Spawn failed: No such file or directory
update_module_reference system_promedio_lineal_1_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'reset_n' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.srcs/user_ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.srcs/lu_tables'.
Upgrading 'C:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.srcs/sources_1/bd/system/system.bd'
INFO: [IP_Flow 19-3420] Updated system_promedio_lineal_1_0 to use current project options
WARNING: [BD 41-597] NET <level_detector_0_level_detected_1> has no source
Wrote  : <C:\Users\MatiOliva\Documents\00-lockin_redpitaya\hardware\lockin.srcs\sources_1\bd\system\system.bd> 
Wrote  : <C:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
update_module_reference: Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 2725.570 ; gain = 15.469
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MatiOliva\Documents\00-lockin_redpitaya\hardware\lockin.srcs\sources_1\imports\my_cores\promedio_lineal.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MatiOliva\Documents\00-lockin_redpitaya\hardware\lockin.srcs\sources_1\new\decimator.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MatiOliva\Documents\00-lockin_redpitaya\hardware\lockin.srcs\sources_1\new\promedio_lineal.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MatiOliva\Documents\00-lockin_redpitaya\hardware\lockin.srcs\sources_1\imports\user_ip\my_cores\promedio_lineal.v:]
ERROR: [Common 17-180] Spawn failed: No such file or directory
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MatiOliva\Documents\00-lockin_redpitaya\hardware\lockin.srcs\sources_1\imports\my_cores\promedio_lineal.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MatiOliva\Documents\00-lockin_redpitaya\hardware\lockin.srcs\sources_1\new\decimator.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MatiOliva\Documents\00-lockin_redpitaya\hardware\lockin.srcs\sources_1\new\promedio_lineal.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MatiOliva\Documents\00-lockin_redpitaya\hardware\lockin.srcs\sources_1\imports\user_ip\my_cores\promedio_lineal.v:]
ERROR: [Common 17-180] Spawn failed: No such file or directory
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MatiOliva\Documents\00-lockin_redpitaya\hardware\lockin.srcs\sources_1\imports\my_cores\promedio_lineal.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MatiOliva\Documents\00-lockin_redpitaya\hardware\lockin.srcs\sources_1\new\decimator.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MatiOliva\Documents\00-lockin_redpitaya\hardware\lockin.srcs\sources_1\new\promedio_lineal.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MatiOliva\Documents\00-lockin_redpitaya\hardware\lockin.srcs\sources_1\imports\user_ip\my_cores\promedio_lineal.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MatiOliva\Documents\00-lockin_redpitaya\hardware\lockin.srcs\sources_1\imports\my_cores\promedio_lineal.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MatiOliva\Documents\00-lockin_redpitaya\hardware\lockin.srcs\sources_1\new\decimator.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MatiOliva\Documents\00-lockin_redpitaya\hardware\lockin.srcs\sources_1\new\promedio_lineal.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MatiOliva\Documents\00-lockin_redpitaya\hardware\lockin.srcs\sources_1\imports\user_ip\my_cores\promedio_lineal.v:]
ERROR: [Common 17-180] Spawn failed: No such file or directory
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MatiOliva\Documents\00-lockin_redpitaya\hardware\lockin.srcs\sources_1\imports\my_cores\promedio_lineal.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MatiOliva\Documents\00-lockin_redpitaya\hardware\lockin.srcs\sources_1\new\decimator.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MatiOliva\Documents\00-lockin_redpitaya\hardware\lockin.srcs\sources_1\new\promedio_lineal.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MatiOliva\Documents\00-lockin_redpitaya\hardware\lockin.srcs\sources_1\imports\user_ip\my_cores\promedio_lineal.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MatiOliva\Documents\00-lockin_redpitaya\hardware\lockin.srcs\sources_1\imports\my_cores\promedio_lineal.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MatiOliva\Documents\00-lockin_redpitaya\hardware\lockin.srcs\sources_1\new\decimator.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MatiOliva\Documents\00-lockin_redpitaya\hardware\lockin.srcs\sources_1\new\promedio_lineal.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MatiOliva\Documents\00-lockin_redpitaya\hardware\lockin.srcs\sources_1\imports\user_ip\my_cores\promedio_lineal.v:]
ERROR: [Common 17-180] Spawn failed: No such file or directory
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MatiOliva\Documents\00-lockin_redpitaya\hardware\lockin.srcs\sources_1\imports\my_cores\promedio_lineal.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MatiOliva\Documents\00-lockin_redpitaya\hardware\lockin.srcs\sources_1\new\decimator.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MatiOliva\Documents\00-lockin_redpitaya\hardware\lockin.srcs\sources_1\new\promedio_lineal.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MatiOliva\Documents\00-lockin_redpitaya\hardware\lockin.srcs\sources_1\imports\user_ip\my_cores\promedio_lineal.v:]
ERROR: [Common 17-180] Spawn failed: No such file or directory
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MatiOliva\Documents\00-lockin_redpitaya\hardware\lockin.srcs\sources_1\imports\my_cores\promedio_lineal.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MatiOliva\Documents\00-lockin_redpitaya\hardware\lockin.srcs\sources_1\new\decimator.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MatiOliva\Documents\00-lockin_redpitaya\hardware\lockin.srcs\sources_1\new\promedio_lineal.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MatiOliva\Documents\00-lockin_redpitaya\hardware\lockin.srcs\sources_1\imports\user_ip\my_cores\promedio_lineal.v:]
ERROR: [Common 17-180] Spawn failed: No such file or directory
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MatiOliva\Documents\00-lockin_redpitaya\hardware\lockin.srcs\sources_1\imports\my_cores\promedio_lineal.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MatiOliva\Documents\00-lockin_redpitaya\hardware\lockin.srcs\sources_1\new\decimator.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MatiOliva\Documents\00-lockin_redpitaya\hardware\lockin.srcs\sources_1\new\promedio_lineal.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MatiOliva\Documents\00-lockin_redpitaya\hardware\lockin.srcs\sources_1\imports\user_ip\my_cores\promedio_lineal.v:]
ERROR: [Common 17-180] Spawn failed: No such file or directory
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MatiOliva\Documents\00-lockin_redpitaya\hardware\lockin.srcs\sources_1\imports\my_cores\promedio_lineal.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MatiOliva\Documents\00-lockin_redpitaya\hardware\lockin.srcs\sources_1\new\decimator.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MatiOliva\Documents\00-lockin_redpitaya\hardware\lockin.srcs\sources_1\new\promedio_lineal.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MatiOliva\Documents\00-lockin_redpitaya\hardware\lockin.srcs\sources_1\imports\user_ip\my_cores\promedio_lineal.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MatiOliva\Documents\00-lockin_redpitaya\hardware\lockin.srcs\sources_1\imports\my_cores\promedio_lineal.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MatiOliva\Documents\00-lockin_redpitaya\hardware\lockin.srcs\sources_1\new\decimator.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MatiOliva\Documents\00-lockin_redpitaya\hardware\lockin.srcs\sources_1\new\promedio_lineal.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MatiOliva\Documents\00-lockin_redpitaya\hardware\lockin.srcs\sources_1\imports\user_ip\my_cores\promedio_lineal.v:]
ERROR: [Common 17-180] Spawn failed: No such file or directory
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MatiOliva\Documents\00-lockin_redpitaya\hardware\lockin.srcs\sources_1\imports\my_cores\promedio_lineal.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MatiOliva\Documents\00-lockin_redpitaya\hardware\lockin.srcs\sources_1\new\decimator.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MatiOliva\Documents\00-lockin_redpitaya\hardware\lockin.srcs\sources_1\new\promedio_lineal.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MatiOliva\Documents\00-lockin_redpitaya\hardware\lockin.srcs\sources_1\imports\user_ip\my_cores\promedio_lineal.v:]
ERROR: [Common 17-180] Spawn failed: No such file or directory
update_module_reference system_promedio_lineal_1_0
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'else' [c:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.srcs/sources_1/new/promedio_lineal.v:46]
ERROR: [IP_Flow 19-259] [HDL Parser] Failed analyze operation while parsing HDL.
ERROR: [IP_Flow 19-258] [HDL Parser] Error parsing HDL file 'c:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.srcs/sources_1/new/promedio_lineal.v'.
WARNING: [IP_Flow 19-378] There are no ports found from top-level file 'c:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.srcs/sources_1/new/promedio_lineal.v'.
ERROR: [IP_Flow 19-4668] Failed to infer definition from module 'promedio_lineal'.
ERROR: [Common 17-39] 'update_module_reference' failed due to earlier errors.
CRITICAL WARNING: [HDL 9-1206] Syntax error near 'else' [C:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.srcs/sources_1/new/promedio_lineal.v:46]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MatiOliva\Documents\00-lockin_redpitaya\hardware\lockin.srcs\sources_1\imports\my_cores\promedio_lineal.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MatiOliva\Documents\00-lockin_redpitaya\hardware\lockin.srcs\sources_1\new\decimator.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MatiOliva\Documents\00-lockin_redpitaya\hardware\lockin.srcs\sources_1\new\promedio_lineal.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MatiOliva\Documents\00-lockin_redpitaya\hardware\lockin.srcs\sources_1\imports\user_ip\my_cores\promedio_lineal.v:]
ERROR: [Common 17-180] Spawn failed: No such file or directory
update_module_reference system_promedio_lineal_1_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'reset_n' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.srcs/user_ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.srcs/lu_tables'.
Upgrading 'C:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.srcs/sources_1/bd/system/system.bd'
INFO: [IP_Flow 19-3420] Updated system_promedio_lineal_1_0 to use current project options
WARNING: [IP_Flow 19-4698] Upgrade has added port 'enable'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'system_promedio_lineal_1_0'. These changes may impact your design.
CRITICAL WARNING: [Coretcl 2-1280] The upgrade of 'system_promedio_lineal_1_0' has identified issues that may require user intervention. Please verify that the instance is correctly configured, and review any upgrade messages.
WARNING: [BD 41-597] NET <level_detector_0_level_detected_1> has no source
Wrote  : <C:\Users\MatiOliva\Documents\00-lockin_redpitaya\hardware\lockin.srcs\sources_1\bd\system\system.bd> 
Wrote  : <C:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
connect_bd_net [get_bd_pins promedio_lineal_1/enable] [get_bd_pins uP_control/Dout1]
regenerate_bd_layout
save_bd_design
WARNING: [BD 41-597] NET <level_detector_0_level_detected_1> has no source
Wrote  : <C:\Users\MatiOliva\Documents\00-lockin_redpitaya\hardware\lockin.srcs\sources_1\bd\system\system.bd> 
Wrote  : <C:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.srcs/utils_1/imports/synth_1/system_wrapper.dcp with file C:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.runs/synth_1/system_wrapper.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 2
WARNING: [BD 41-2670] Found an incomplete address path from address space '/uP/processing_system7_0/Data' to master interface '/uP/ps7_0_axi_periph/M08_AXI'. Please either complete or remove this path to resolve.
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -addressables -of_objects /uP/ps7_0_axi_periph/xbar/M08_AXI'
WARNING: [#UNDEF] When using EMIO pins for SPI_0 tie SSIN High in the PL bitstream
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /DAC/clk_wiz_0 clk_wiz propagate
WARNING: [BD 41-927] Following properties on pin /DAC/axis_red_pitaya_dac_0/aclk have been updated from connected ip, but BD cell '/DAC/axis_red_pitaya_dac_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </DAC/axis_red_pitaya_dac_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /DAC/axis_red_pitaya_dac_0/ddr_clk have been updated from connected ip, but BD cell '/DAC/axis_red_pitaya_dac_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 250000000 
Please resolve any mismatches by directly setting properties on BD cell </DAC/axis_red_pitaya_dac_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /DAC/axis_constant_0/aclk have been updated from connected ip, but BD cell '/DAC/axis_constant_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </DAC/axis_constant_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /referencias/axis_constant_0/aclk have been updated from connected ip, but BD cell '/referencias/axis_constant_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </referencias/axis_constant_0> to completely resolve these warnings.
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/gpios_and_leds/drive_gpios_0/input_0
/gpios_and_leds/drive_gpios_0/input_1
/gpios_and_leds/drive_gpios_0/input_2
/gpios_and_leds/drive_gpios_0/input_3
/gpios_and_leds/drive_gpios_1/input_1
/gpios_and_leds/drive_gpios_1/input_2
/gpios_and_leds/drive_gpios_1/input_3
/gpios_and_leds/drive_leds_0/signal_1
/gpios_and_leds/drive_leds_0/signal_2
/gpios_and_leds/drive_leds_0/signal_3
/gpios_and_leds/drive_leds_0/signal_4
/gpios_and_leds/drive_leds_0/signal_5
/gpios_and_leds/drive_leds_0/signal_6
/gpios_and_leds/drive_leds_0/signal_7

WARNING: [BD 41-597] NET <level_detector_0_level_detected_1> has no source
Wrote  : <C:\Users\MatiOliva\Documents\00-lockin_redpitaya\hardware\lockin.srcs\sources_1\bd\system\system.bd> 
WARNING: [BD 41-166] Source port for the net:level_detector_0_level_detected_1 is NULL! Connection will be grounded!
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/selector_data_in/data_in_1'(14) to pin '/ADC/M_AXIS_PORT1_tdata'(32) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
Verilog Output written to : c:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.gen/sources_1/bd/system/synth/system.v
WARNING: [BD 41-166] Source port for the net:level_detector_0_level_detected_1 is NULL! Connection will be grounded!
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/selector_data_in/data_in_1'(14) to pin '/ADC/M_AXIS_PORT1_tdata'(32) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
Verilog Output written to : c:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.gen/sources_1/bd/system/sim/system.v
Verilog Output written to : c:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.gen/sources_1/bd/system/hdl/system_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block promedio_lineal_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block uP/ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file c:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.gen/sources_1/bd/system/hw_handoff/system.hwh
Generated Hardware Definition File c:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.gen/sources_1/bd/system/synth/system.hwdef
WARNING: [BD 41-2265] Clock pin for protocol instance pin S_AXIS could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /ADC/signal_split_0
[Mon Mar 25 13:15:08 2024] Launched synth_1...
Run output will be captured here: C:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.runs/synth_1/runme.log
[Mon Mar 25 13:15:08 2024] Launched impl_1...
Run output will be captured here: C:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:29 ; elapsed = 00:01:07 . Memory (MB): peak = 2735.484 ; gain = 0.000
close [ open C:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.srcs/sources_1/new/clk_adapter.v w ]
add_files C:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.srcs/sources_1/new/clk_adapter.v
export_ip_user_files -of_objects  [get_files C:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.srcs/sources_1/imports/my_cores/promedio_lineal.v] -no_script -reset -force -quiet
remove_files  C:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.srcs/sources_1/imports/my_cores/promedio_lineal.v
update_compile_order -fileset sources_1
create_bd_cell -type module -reference clk_adapter clk_adapter_0
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.srcs/user_ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.srcs/lu_tables'.
set_property location {4 1245 -97} [get_bd_cells clk_adapter_0]
update_module_reference system_clk_adapter_0_0
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.srcs/user_ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.srcs/lu_tables'.
Upgrading 'C:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.srcs/sources_1/bd/system/system.bd'
INFO: [IP_Flow 19-3420] Updated system_clk_adapter_0_0 to use current project options
WARNING: [IP_Flow 19-4704] Upgraded port 'data_out' out differs from original direction in
WARNING: [IP_Flow 19-4704] Upgraded port 'data_out_valid' out differs from original direction in
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'system_clk_adapter_0_0'. These changes may impact your design.
CRITICAL WARNING: [Coretcl 2-1280] The upgrade of 'system_clk_adapter_0_0' has identified issues that may require user intervention. Please verify that the instance is correctly configured, and review any upgrade messages.
WARNING: [BD 41-597] NET <level_detector_0_level_detected_1> has no source
Wrote  : <C:\Users\MatiOliva\Documents\00-lockin_redpitaya\hardware\lockin.srcs\sources_1\bd\system\system.bd> 
Wrote  : <C:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
update_module_reference: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 2746.082 ; gain = 4.996
disconnect_bd_net /uP_FCLK_CLK0 [get_bd_pins promedio_lineal_1/clk]
update_compile_order -fileset sources_1
set_property location {4 1438 -106} [get_bd_cells clk_adapter_0]
connect_bd_net [get_bd_pins clk_adapter_0/clk_in] [get_bd_pins ADC/adc_clk]
connect_bd_net [get_bd_pins promedio_lineal_1/clk] [get_bd_pins ADC/adc_clk]
delete_bd_objs [get_bd_nets axi_str_rxd_tdata_1]
delete_bd_objs [get_bd_nets promedio_lineal_1_data_out_valid]
connect_bd_net [get_bd_pins uP/axi_str_rxd_tvalid1] [get_bd_pins clk_adapter_0/data_out_valid]
connect_bd_net [get_bd_pins uP/axi_str_rxd_tdata] [get_bd_pins clk_adapter_0/data_out]
connect_bd_net [get_bd_pins clk_adapter_0/clk_out] [get_bd_pins uP/FCLK_CLK0]
connect_bd_net [get_bd_pins clk_adapter_0/data_in] [get_bd_pins promedio_lineal_1/data_out]
connect_bd_net [get_bd_pins clk_adapter_0/data_in_valid] [get_bd_pins promedio_lineal_1/data_out_valid]
save_bd_design
WARNING: [BD 41-597] NET <level_detector_0_level_detected_1> has no source
Wrote  : <C:\Users\MatiOliva\Documents\00-lockin_redpitaya\hardware\lockin.srcs\sources_1\bd\system\system.bd> 
Wrote  : <C:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.srcs/utils_1/imports/synth_1/system_wrapper.dcp with file C:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.runs/synth_1/system_wrapper.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 2
WARNING: [BD 41-2670] Found an incomplete address path from address space '/uP/processing_system7_0/Data' to master interface '/uP/ps7_0_axi_periph/M08_AXI'. Please either complete or remove this path to resolve.
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -addressables -of_objects /uP/ps7_0_axi_periph/xbar/M08_AXI'
WARNING: [#UNDEF] When using EMIO pins for SPI_0 tie SSIN High in the PL bitstream
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /DAC/clk_wiz_0 clk_wiz propagate
WARNING: [BD 41-927] Following properties on pin /DAC/axis_red_pitaya_dac_0/aclk have been updated from connected ip, but BD cell '/DAC/axis_red_pitaya_dac_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </DAC/axis_red_pitaya_dac_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /DAC/axis_red_pitaya_dac_0/ddr_clk have been updated from connected ip, but BD cell '/DAC/axis_red_pitaya_dac_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 250000000 
Please resolve any mismatches by directly setting properties on BD cell </DAC/axis_red_pitaya_dac_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /DAC/axis_constant_0/aclk have been updated from connected ip, but BD cell '/DAC/axis_constant_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </DAC/axis_constant_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /referencias/axis_constant_0/aclk have been updated from connected ip, but BD cell '/referencias/axis_constant_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </referencias/axis_constant_0> to completely resolve these warnings.
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/gpios_and_leds/drive_gpios_0/input_0
/gpios_and_leds/drive_gpios_0/input_1
/gpios_and_leds/drive_gpios_0/input_2
/gpios_and_leds/drive_gpios_0/input_3
/gpios_and_leds/drive_gpios_1/input_1
/gpios_and_leds/drive_gpios_1/input_2
/gpios_and_leds/drive_gpios_1/input_3
/gpios_and_leds/drive_leds_0/signal_1
/gpios_and_leds/drive_leds_0/signal_2
/gpios_and_leds/drive_leds_0/signal_3
/gpios_and_leds/drive_leds_0/signal_4
/gpios_and_leds/drive_leds_0/signal_5
/gpios_and_leds/drive_leds_0/signal_6
/gpios_and_leds/drive_leds_0/signal_7

WARNING: [BD 41-597] NET <level_detector_0_level_detected_1> has no source
Wrote  : <C:\Users\MatiOliva\Documents\00-lockin_redpitaya\hardware\lockin.srcs\sources_1\bd\system\system.bd> 
WARNING: [BD 41-166] Source port for the net:level_detector_0_level_detected_1 is NULL! Connection will be grounded!
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/selector_data_in/data_in_1'(14) to pin '/ADC/M_AXIS_PORT1_tdata'(32) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
Verilog Output written to : c:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.gen/sources_1/bd/system/synth/system.v
WARNING: [BD 41-166] Source port for the net:level_detector_0_level_detected_1 is NULL! Connection will be grounded!
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/selector_data_in/data_in_1'(14) to pin '/ADC/M_AXIS_PORT1_tdata'(32) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
Verilog Output written to : c:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.gen/sources_1/bd/system/sim/system.v
Verilog Output written to : c:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.gen/sources_1/bd/system/hdl/system_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_adapter_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block uP/ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file c:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.gen/sources_1/bd/system/hw_handoff/system.hwh
Generated Hardware Definition File c:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.gen/sources_1/bd/system/synth/system.hwdef
WARNING: [BD 41-2265] Clock pin for protocol instance pin S_AXIS could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /ADC/signal_split_0
[Mon Mar 25 13:50:48 2024] Launched synth_1...
Run output will be captured here: C:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.runs/synth_1/runme.log
[Mon Mar 25 13:50:48 2024] Launched impl_1...
Run output will be captured here: C:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:28 ; elapsed = 00:01:09 . Memory (MB): peak = 2746.082 ; gain = 0.000
copy_bd_objs /  [get_bd_cells {selector_data_in}]
set_property location {5 1883 -208} [get_bd_cells selector_data_in1]
group_bd_cells hier_0 [get_bd_cells promedio_lineal_1] [get_bd_cells selector_data_in1] [get_bd_cells decimator_0]
set_property location {1.5 772 118} [get_bd_cells hier_0/selector_data_in1]
undo
INFO: [Common 17-17] undo 'set_property location {1.5 772 118} [get_bd_cells hier_0/selector_data_in1]'
undo
INFO: [Common 17-17] undo 'group_bd_cells hier_0 [get_bd_cells promedio_lineal_1] [get_bd_cells selector_data_in1] [get_bd_cells decimator_0]'
set_property location {7.5 3678 -241} [get_bd_cells selector_data_in1]
disconnect_bd_net /uP_FCLK_CLK0 [get_bd_pins decimator_0/clk]
connect_bd_net [get_bd_pins decimator_0/clk] [get_bd_pins ADC/adc_clk]
delete_bd_objs [get_bd_nets promedio_lineal_1_data_out]
delete_bd_objs [get_bd_nets promedio_lineal_1_data_out_valid]
delete_bd_objs [get_bd_nets promedio_lineal_1_finish]
set_property location {7.5 3512 -160} [get_bd_cells selector_data_in1]
update_module_reference {system_mux_0_0 system_selector_data_in_0}
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.srcs/user_ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.srcs/lu_tables'.
Upgrading 'C:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.srcs/sources_1/bd/system/system.bd'
INFO: [IP_Flow 19-3420] Updated system_mux_0_0 to use current project options
WARNING: [IP_Flow 19-4698] Upgrade has added port 'finish'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'finish_0'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'input_finish_1'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'system_mux_0_0'. These changes may impact your design.
INFO: [IP_Flow 19-3420] Updated system_selector_data_in_0 to use current project options
WARNING: [IP_Flow 19-4698] Upgrade has added port 'finish'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'finish_0'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'input_finish_1'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'system_selector_data_in_0'. These changes may impact your design.
CRITICAL WARNING: [Coretcl 2-1280] The upgrade of 'system_mux_0_0' has identified issues that may require user intervention. Please verify that the instance is correctly configured, and review any upgrade messages.
CRITICAL WARNING: [Coretcl 2-1280] The upgrade of 'system_selector_data_in_0' has identified issues that may require user intervention. Please verify that the instance is correctly configured, and review any upgrade messages.
WARNING: [BD 41-597] NET <level_detector_0_level_detected_1> has no source
Wrote  : <C:\Users\MatiOliva\Documents\00-lockin_redpitaya\hardware\lockin.srcs\sources_1\bd\system\system.bd> 
Wrote  : <C:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
Wrote  : <C:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.srcs/sources_1/bd/system/ui/bd_b0c162a.ui> 
update_module_reference: Time (s): cpu = 00:00:02 ; elapsed = 00:00:21 . Memory (MB): peak = 2761.062 ; gain = 0.648
update_module_reference {system_mux_0_0 system_selector_data_in_0}
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.srcs/user_ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.srcs/lu_tables'.
Upgrading 'C:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.srcs/sources_1/bd/system/system.bd'
INFO: [IP_Flow 19-3420] Updated system_mux_0_0 to use current project options
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'input_finish_1'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'finish_1'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'system_mux_0_0'. These changes may impact your design.
INFO: [IP_Flow 19-3420] Updated system_selector_data_in_0 to use current project options
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'input_finish_1'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'finish_1'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'system_selector_data_in_0'. These changes may impact your design.
CRITICAL WARNING: [Coretcl 2-1280] The upgrade of 'system_mux_0_0' has identified issues that may require user intervention. Please verify that the instance is correctly configured, and review any upgrade messages.
CRITICAL WARNING: [Coretcl 2-1280] The upgrade of 'system_selector_data_in_0' has identified issues that may require user intervention. Please verify that the instance is correctly configured, and review any upgrade messages.
WARNING: [BD 41-597] NET <level_detector_0_level_detected_1> has no source
Wrote  : <C:\Users\MatiOliva\Documents\00-lockin_redpitaya\hardware\lockin.srcs\sources_1\bd\system\system.bd> 
Wrote  : <C:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
Wrote  : <C:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.srcs/sources_1/bd/system/ui/bd_b0c162a.ui> 
update_module_reference: Time (s): cpu = 00:00:02 ; elapsed = 00:00:19 . Memory (MB): peak = 2764.555 ; gain = 3.492
connect_bd_net [get_bd_pins decimator_0/data_out] [get_bd_pins selector_data_in1/data_in_0]
connect_bd_net [get_bd_pins decimator_0/data_out_valid] [get_bd_pins selector_data_in1/data_in_0_valid]
connect_bd_net [get_bd_pins decimator_0/finish] [get_bd_pins selector_data_in1/finish_0]
connect_bd_net [get_bd_pins promedio_lineal_1/data_out] [get_bd_pins selector_data_in1/data_in_1]
connect_bd_net [get_bd_pins promedio_lineal_1/data_out_valid] [get_bd_pins selector_data_in1/data_in_1_valid]
connect_bd_net [get_bd_pins promedio_lineal_1/finish] [get_bd_pins selector_data_in1/finish_1]
set_property location {8.5 3984 -167} [get_bd_cells clk_adapter_0]
connect_bd_net [get_bd_pins selector_data_in1/data_out] [get_bd_pins clk_adapter_0/data_in]
connect_bd_net [get_bd_pins selector_data_in1/data_out_valid] [get_bd_pins clk_adapter_0/data_in_valid]
connect_bd_net [get_bd_pins selector_data_in1/finish] [get_bd_pins and_2_0/b]
group_bd_cells hier_0 [get_bd_cells promedio_lineal_1] [get_bd_cells decimator_0] [get_bd_cells selector_data_in1] [get_bd_cells clk_adapter_0]
set_property name decimator [get_bd_cells hier_0]
connect_bd_net [get_bd_pins uP_control/finished/gpio2_io_i] [get_bd_pins uP_control/finished/gpio2_io_o]
WARNING: [BD 41-1306] The connection to interface pin </uP_control/finished/gpio2_io_i> is being overridden by the user with net <finished_gpio2_io_o>. This pin will not be connected as a part of interface connection <GPIO2>.
WARNING: [BD 41-1306] The connection to interface pin </uP_control/finished/gpio2_io_o> is being overridden by the user with net <finished_gpio2_io_o>. This pin will not be connected as a part of interface connection <GPIO2>.
connect_bd_net [get_bd_pins uP_control/finished/gpio2_io_o] [get_bd_pins decimator/selector_data_in1/sel]
regenerate_bd_layout
set_property name finished_and_decimator_method [get_bd_cells uP_control/finished]
regenerate_bd_layout
save_bd_design
WARNING: [BD 41-597] NET <level_detector_0_level_detected_1> has no source
Wrote  : <C:\Users\MatiOliva\Documents\00-lockin_redpitaya\hardware\lockin.srcs\sources_1\bd\system\system.bd> 
Wrote  : <C:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
Wrote  : <C:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.srcs/sources_1/bd/system/ui/bd_b0c162a.ui> 
Wrote  : <C:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.srcs/sources_1/bd/system/ui/bd_dcf556ad.ui> 
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.srcs/utils_1/imports/synth_1/system_wrapper.dcp with file C:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.runs/synth_1/system_wrapper.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 2
WARNING: [BD 41-2670] Found an incomplete address path from address space '/uP/processing_system7_0/Data' to master interface '/uP/ps7_0_axi_periph/M08_AXI'. Please either complete or remove this path to resolve.
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -addressables -of_objects /uP/ps7_0_axi_periph/xbar/M08_AXI'
WARNING: [#UNDEF] When using EMIO pins for SPI_0 tie SSIN High in the PL bitstream
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /DAC/clk_wiz_0 clk_wiz propagate
WARNING: [BD 41-927] Following properties on pin /DAC/axis_red_pitaya_dac_0/aclk have been updated from connected ip, but BD cell '/DAC/axis_red_pitaya_dac_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </DAC/axis_red_pitaya_dac_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /DAC/axis_red_pitaya_dac_0/ddr_clk have been updated from connected ip, but BD cell '/DAC/axis_red_pitaya_dac_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 250000000 
Please resolve any mismatches by directly setting properties on BD cell </DAC/axis_red_pitaya_dac_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /DAC/axis_constant_0/aclk have been updated from connected ip, but BD cell '/DAC/axis_constant_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </DAC/axis_constant_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /referencias/axis_constant_0/aclk have been updated from connected ip, but BD cell '/referencias/axis_constant_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </referencias/axis_constant_0> to completely resolve these warnings.
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/gpios_and_leds/drive_gpios_0/input_0
/gpios_and_leds/drive_gpios_0/input_1
/gpios_and_leds/drive_gpios_0/input_2
/gpios_and_leds/drive_gpios_0/input_3
/gpios_and_leds/drive_gpios_1/input_1
/gpios_and_leds/drive_gpios_1/input_2
/gpios_and_leds/drive_gpios_1/input_3
/gpios_and_leds/drive_leds_0/signal_1
/gpios_and_leds/drive_leds_0/signal_2
/gpios_and_leds/drive_leds_0/signal_3
/gpios_and_leds/drive_leds_0/signal_4
/gpios_and_leds/drive_leds_0/signal_5
/gpios_and_leds/drive_leds_0/signal_6
/gpios_and_leds/drive_leds_0/signal_7
/selector_data_in/finish_0
/selector_data_in/finish_1

WARNING: [BD 41-597] NET <level_detector_0_level_detected_1> has no source
Wrote  : <C:\Users\MatiOliva\Documents\00-lockin_redpitaya\hardware\lockin.srcs\sources_1\bd\system\system.bd> 
Wrote  : <C:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
Wrote  : <C:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.srcs/sources_1/bd/system/ui/bd_b0c162a.ui> 
Wrote  : <C:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.srcs/sources_1/bd/system/ui/bd_dcf556ad.ui> 
WARNING: [BD 41-166] Source port for the net:level_detector_0_level_detected_1 is NULL! Connection will be grounded!
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/decimator/selector_data_in1/data_in_1'(14) to pin '/decimator/promedio_lineal_1/data_out'(32) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/decimator/selector_data_in1/data_in_0'(14) to pin '/decimator/decimator_0/data_out'(32) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/selector_data_in/data_in_1'(14) to pin '/ADC/M_AXIS_PORT1_tdata'(32) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
Verilog Output written to : c:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.gen/sources_1/bd/system/synth/system.v
WARNING: [BD 41-166] Source port for the net:level_detector_0_level_detected_1 is NULL! Connection will be grounded!
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/decimator/selector_data_in1/data_in_1'(14) to pin '/decimator/promedio_lineal_1/data_out'(32) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/decimator/selector_data_in1/data_in_0'(14) to pin '/decimator/decimator_0/data_out'(32) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/selector_data_in/data_in_1'(14) to pin '/ADC/M_AXIS_PORT1_tdata'(32) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
Verilog Output written to : c:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.gen/sources_1/bd/system/sim/system.v
Verilog Output written to : c:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.gen/sources_1/bd/system/hdl/system_wrapper.v
Wrote  : <C:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
Wrote  : <C:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.srcs/sources_1/bd/system/ui/bd_b0c162a.ui> 
Wrote  : <C:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.srcs/sources_1/bd/system/ui/bd_dcf556ad.ui> 
INFO: [BD 41-1029] Generation completed for the IP Integrator block selector_data_in .
INFO: [BD 41-1029] Generation completed for the IP Integrator block decimator/selector_data_in1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block uP/ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file c:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.gen/sources_1/bd/system/hw_handoff/system.hwh
Generated Hardware Definition File c:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.gen/sources_1/bd/system/synth/system.hwdef
WARNING: [BD 41-2265] Clock pin for protocol instance pin S_AXIS could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /ADC/signal_split_0
[Mon Mar 25 14:18:30 2024] Launched synth_1...
Run output will be captured here: C:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.runs/synth_1/runme.log
[Mon Mar 25 14:18:30 2024] Launched impl_1...
Run output will be captured here: C:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:29 ; elapsed = 00:01:13 . Memory (MB): peak = 2786.059 ; gain = 8.691
update_module_reference {system_mux_0_0 system_selector_data_in_0}
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.srcs/user_ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.srcs/lu_tables'.
Upgrading 'C:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.srcs/sources_1/bd/system/system.bd'
INFO: [IP_Flow 19-3420] Updated system_mux_0_0 to use current project options
INFO: [IP_Flow 19-3420] Updated system_selector_data_in_0 to use current project options
WARNING: [BD 41-597] NET <level_detector_0_level_detected_1> has no source
Wrote  : <C:\Users\MatiOliva\Documents\00-lockin_redpitaya\hardware\lockin.srcs\sources_1\bd\system\system.bd> 
Wrote  : <C:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
Wrote  : <C:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.srcs/sources_1/bd/system/ui/bd_b0c162a.ui> 
Wrote  : <C:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.srcs/sources_1/bd/system/ui/bd_dcf556ad.ui> 
update_module_reference: Time (s): cpu = 00:00:03 ; elapsed = 00:00:12 . Memory (MB): peak = 2792.309 ; gain = 6.250
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.srcs/utils_1/imports/synth_1/system_wrapper.dcp with file C:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.runs/synth_1/system_wrapper.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 2
WARNING: [BD 41-2670] Found an incomplete address path from address space '/uP/processing_system7_0/Data' to master interface '/uP/ps7_0_axi_periph/M08_AXI'. Please either complete or remove this path to resolve.
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -addressables -of_objects /uP/ps7_0_axi_periph/xbar/M08_AXI'
WARNING: [#UNDEF] When using EMIO pins for SPI_0 tie SSIN High in the PL bitstream
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /DAC/clk_wiz_0 clk_wiz propagate
WARNING: [BD 41-927] Following properties on pin /DAC/axis_red_pitaya_dac_0/aclk have been updated from connected ip, but BD cell '/DAC/axis_red_pitaya_dac_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </DAC/axis_red_pitaya_dac_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /DAC/axis_red_pitaya_dac_0/ddr_clk have been updated from connected ip, but BD cell '/DAC/axis_red_pitaya_dac_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 250000000 
Please resolve any mismatches by directly setting properties on BD cell </DAC/axis_red_pitaya_dac_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /DAC/axis_constant_0/aclk have been updated from connected ip, but BD cell '/DAC/axis_constant_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </DAC/axis_constant_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /referencias/axis_constant_0/aclk have been updated from connected ip, but BD cell '/referencias/axis_constant_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </referencias/axis_constant_0> to completely resolve these warnings.
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/gpios_and_leds/drive_gpios_0/input_0
/gpios_and_leds/drive_gpios_0/input_1
/gpios_and_leds/drive_gpios_0/input_2
/gpios_and_leds/drive_gpios_0/input_3
/gpios_and_leds/drive_gpios_1/input_1
/gpios_and_leds/drive_gpios_1/input_2
/gpios_and_leds/drive_gpios_1/input_3
/gpios_and_leds/drive_leds_0/signal_1
/gpios_and_leds/drive_leds_0/signal_2
/gpios_and_leds/drive_leds_0/signal_3
/gpios_and_leds/drive_leds_0/signal_4
/gpios_and_leds/drive_leds_0/signal_5
/gpios_and_leds/drive_leds_0/signal_6
/gpios_and_leds/drive_leds_0/signal_7
/selector_data_in/finish_0
/selector_data_in/finish_1

WARNING: [BD 41-597] NET <level_detector_0_level_detected_1> has no source
Wrote  : <C:\Users\MatiOliva\Documents\00-lockin_redpitaya\hardware\lockin.srcs\sources_1\bd\system\system.bd> 
Wrote  : <C:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
Wrote  : <C:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.srcs/sources_1/bd/system/ui/bd_b0c162a.ui> 
Wrote  : <C:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.srcs/sources_1/bd/system/ui/bd_dcf556ad.ui> 
WARNING: [BD 41-166] Source port for the net:level_detector_0_level_detected_1 is NULL! Connection will be grounded!
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/decimator/selector_data_in1/data_in_1'(14) to pin '/decimator/promedio_lineal_1/data_out'(32) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/decimator/selector_data_in1/data_in_0'(14) to pin '/decimator/decimator_0/data_out'(32) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/selector_data_in/data_in_1'(14) to pin '/ADC/M_AXIS_PORT1_tdata'(32) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
Verilog Output written to : c:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.gen/sources_1/bd/system/synth/system.v
WARNING: [BD 41-166] Source port for the net:level_detector_0_level_detected_1 is NULL! Connection will be grounded!
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/decimator/selector_data_in1/data_in_1'(14) to pin '/decimator/promedio_lineal_1/data_out'(32) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/decimator/selector_data_in1/data_in_0'(14) to pin '/decimator/decimator_0/data_out'(32) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/selector_data_in/data_in_1'(14) to pin '/ADC/M_AXIS_PORT1_tdata'(32) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
Verilog Output written to : c:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.gen/sources_1/bd/system/sim/system.v
Verilog Output written to : c:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.gen/sources_1/bd/system/hdl/system_wrapper.v
Wrote  : <C:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
Wrote  : <C:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.srcs/sources_1/bd/system/ui/bd_b0c162a.ui> 
Wrote  : <C:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.srcs/sources_1/bd/system/ui/bd_dcf556ad.ui> 
INFO: [BD 41-1029] Generation completed for the IP Integrator block selector_data_in .
INFO: [BD 41-1029] Generation completed for the IP Integrator block decimator/selector_data_in1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block uP/ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file c:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.gen/sources_1/bd/system/hw_handoff/system.hwh
Generated Hardware Definition File c:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.gen/sources_1/bd/system/synth/system.hwdef
WARNING: [BD 41-2265] Clock pin for protocol instance pin S_AXIS could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /ADC/signal_split_0
[Mon Mar 25 14:57:07 2024] Launched synth_1...
Run output will be captured here: C:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.runs/synth_1/runme.log
[Mon Mar 25 14:57:07 2024] Launched impl_1...
Run output will be captured here: C:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:25 ; elapsed = 00:00:57 . Memory (MB): peak = 2792.309 ; gain = 0.000
update_module_reference {system_mux_0_0 system_selector_data_in_0}
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.srcs/user_ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.srcs/lu_tables'.
update_module_reference: Time (s): cpu = 00:00:02 ; elapsed = 00:00:19 . Memory (MB): peak = 2808.039 ; gain = 0.000
INFO: [Common 17-344] 'update_module_reference' was cancelled
update_module_reference {system_mux_0_0 system_selector_data_in_0}
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.srcs/user_ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.srcs/lu_tables'.
Upgrading 'C:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.srcs/sources_1/bd/system/system.bd'
INFO: [IP_Flow 19-3420] Updated system_mux_0_0 to use current project options
WARNING: [IP_Flow 19-4706] Upgraded port 'data_out' width 14 differs from original width 32
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'system_mux_0_0'. These changes may impact your design.
INFO: [IP_Flow 19-3420] Updated system_selector_data_in_0 to use current project options
WARNING: [IP_Flow 19-4706] Upgraded port 'data_out' width 14 differs from original width 32
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'system_selector_data_in_0'. These changes may impact your design.
CRITICAL WARNING: [Coretcl 2-1280] The upgrade of 'system_mux_0_0' has identified issues that may require user intervention. Please verify that the instance is correctly configured, and review any upgrade messages.
CRITICAL WARNING: [Coretcl 2-1280] The upgrade of 'system_selector_data_in_0' has identified issues that may require user intervention. Please verify that the instance is correctly configured, and review any upgrade messages.
WARNING: [BD 41-597] NET <level_detector_0_level_detected_1> has no source
Wrote  : <C:\Users\MatiOliva\Documents\00-lockin_redpitaya\hardware\lockin.srcs\sources_1\bd\system\system.bd> 
Wrote  : <C:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
Wrote  : <C:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.srcs/sources_1/bd/system/ui/bd_b0c162a.ui> 
Wrote  : <C:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.srcs/sources_1/bd/system/ui/bd_dcf556ad.ui> 
update_module_reference: Time (s): cpu = 00:00:04 ; elapsed = 00:00:36 . Memory (MB): peak = 2813.418 ; gain = 5.379
startgroup
set_property -dict [list \
  CONFIG.DATA_IN_WIDTH {32} \
  CONFIG.DATA_OUT_WIDTH {32} \
] [get_bd_cells decimator/selector_data_in1]
endgroup
regenerate_bd_layout
save_bd_design
WARNING: [BD 41-597] NET <level_detector_0_level_detected_1> has no source
Wrote  : <C:\Users\MatiOliva\Documents\00-lockin_redpitaya\hardware\lockin.srcs\sources_1\bd\system\system.bd> 
Wrote  : <C:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
Wrote  : <C:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.srcs/sources_1/bd/system/ui/bd_b0c162a.ui> 
Wrote  : <C:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.srcs/sources_1/bd/system/ui/bd_dcf556ad.ui> 
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.srcs/utils_1/imports/synth_1/system_wrapper.dcp with file C:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.runs/synth_1/system_wrapper.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 2
WARNING: [BD 41-2670] Found an incomplete address path from address space '/uP/processing_system7_0/Data' to master interface '/uP/ps7_0_axi_periph/M08_AXI'. Please either complete or remove this path to resolve.
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -addressables -of_objects /uP/ps7_0_axi_periph/xbar/M08_AXI'
WARNING: [#UNDEF] When using EMIO pins for SPI_0 tie SSIN High in the PL bitstream
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /DAC/clk_wiz_0 clk_wiz propagate
WARNING: [BD 41-927] Following properties on pin /DAC/axis_red_pitaya_dac_0/aclk have been updated from connected ip, but BD cell '/DAC/axis_red_pitaya_dac_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </DAC/axis_red_pitaya_dac_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /DAC/axis_red_pitaya_dac_0/ddr_clk have been updated from connected ip, but BD cell '/DAC/axis_red_pitaya_dac_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 250000000 
Please resolve any mismatches by directly setting properties on BD cell </DAC/axis_red_pitaya_dac_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /DAC/axis_constant_0/aclk have been updated from connected ip, but BD cell '/DAC/axis_constant_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </DAC/axis_constant_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /referencias/axis_constant_0/aclk have been updated from connected ip, but BD cell '/referencias/axis_constant_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </referencias/axis_constant_0> to completely resolve these warnings.
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/gpios_and_leds/drive_gpios_0/input_0
/gpios_and_leds/drive_gpios_0/input_1
/gpios_and_leds/drive_gpios_0/input_2
/gpios_and_leds/drive_gpios_0/input_3
/gpios_and_leds/drive_gpios_1/input_1
/gpios_and_leds/drive_gpios_1/input_2
/gpios_and_leds/drive_gpios_1/input_3
/gpios_and_leds/drive_leds_0/signal_1
/gpios_and_leds/drive_leds_0/signal_2
/gpios_and_leds/drive_leds_0/signal_3
/gpios_and_leds/drive_leds_0/signal_4
/gpios_and_leds/drive_leds_0/signal_5
/gpios_and_leds/drive_leds_0/signal_6
/gpios_and_leds/drive_leds_0/signal_7
/selector_data_in/finish_0
/selector_data_in/finish_1

WARNING: [BD 41-597] NET <level_detector_0_level_detected_1> has no source
Wrote  : <C:\Users\MatiOliva\Documents\00-lockin_redpitaya\hardware\lockin.srcs\sources_1\bd\system\system.bd> 
Wrote  : <C:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
Wrote  : <C:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.srcs/sources_1/bd/system/ui/bd_b0c162a.ui> 
Wrote  : <C:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.srcs/sources_1/bd/system/ui/bd_dcf556ad.ui> 
WARNING: [BD 41-166] Source port for the net:level_detector_0_level_detected_1 is NULL! Connection will be grounded!
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/decimator/decimator_0/data_in'(32) to pin '/decimator/data_in'(14) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/decimator/promedio_lineal_1/data'(32) to pin '/decimator/data_in'(14) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/selector_data_in/data_in_1'(14) to pin '/ADC/M_AXIS_PORT1_tdata'(32) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/lock_in/data_in'(32) to pin '/selector_data_in/data_out'(14) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
Verilog Output written to : c:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.gen/sources_1/bd/system/synth/system.v
WARNING: [BD 41-166] Source port for the net:level_detector_0_level_detected_1 is NULL! Connection will be grounded!
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/decimator/decimator_0/data_in'(32) to pin '/decimator/data_in'(14) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/decimator/promedio_lineal_1/data'(32) to pin '/decimator/data_in'(14) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/selector_data_in/data_in_1'(14) to pin '/ADC/M_AXIS_PORT1_tdata'(32) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/lock_in/data_in'(32) to pin '/selector_data_in/data_out'(14) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
Verilog Output written to : c:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.gen/sources_1/bd/system/sim/system.v
Verilog Output written to : c:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.gen/sources_1/bd/system/hdl/system_wrapper.v
Wrote  : <C:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
Wrote  : <C:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.srcs/sources_1/bd/system/ui/bd_b0c162a.ui> 
Wrote  : <C:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.srcs/sources_1/bd/system/ui/bd_dcf556ad.ui> 
INFO: [BD 41-1029] Generation completed for the IP Integrator block selector_data_in .
INFO: [BD 41-1029] Generation completed for the IP Integrator block decimator/selector_data_in1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block uP/ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file c:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.gen/sources_1/bd/system/hw_handoff/system.hwh
Generated Hardware Definition File c:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.gen/sources_1/bd/system/synth/system.hwdef
WARNING: [BD 41-2265] Clock pin for protocol instance pin S_AXIS could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /ADC/signal_split_0
[Mon Mar 25 15:20:14 2024] Launched synth_1...
Run output will be captured here: C:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.runs/synth_1/runme.log
[Mon Mar 25 15:20:14 2024] Launched impl_1...
Run output will be captured here: C:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:27 ; elapsed = 00:01:16 . Memory (MB): peak = 2813.418 ; gain = 0.000
regenerate_bd_layout
startgroup
set_property CONFIG.DATA_OUT_WIDTH {32} [get_bd_cells selector_data_in]
endgroup
delete_bd_objs [get_bd_pins decimator/data_in]
connect_bd_net [get_bd_pins decimator/decimator_0/data_in] [get_bd_pins selector_data_in/data_out]
regenerate_bd_layout
regenerate_bd_layout
save_bd_design
WARNING: [BD 41-597] NET <level_detector_0_level_detected_1> has no source
Wrote  : <C:\Users\MatiOliva\Documents\00-lockin_redpitaya\hardware\lockin.srcs\sources_1\bd\system\system.bd> 
Wrote  : <C:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
Wrote  : <C:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.srcs/sources_1/bd/system/ui/bd_b0c162a.ui> 
Wrote  : <C:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.srcs/sources_1/bd/system/ui/bd_dcf556ad.ui> 
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.srcs/utils_1/imports/synth_1/system_wrapper.dcp with file C:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.runs/synth_1/system_wrapper.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 2
WARNING: [BD 41-2670] Found an incomplete address path from address space '/uP/processing_system7_0/Data' to master interface '/uP/ps7_0_axi_periph/M08_AXI'. Please either complete or remove this path to resolve.
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -addressables -of_objects /uP/ps7_0_axi_periph/xbar/M08_AXI'
WARNING: [#UNDEF] When using EMIO pins for SPI_0 tie SSIN High in the PL bitstream
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /DAC/clk_wiz_0 clk_wiz propagate
WARNING: [BD 41-927] Following properties on pin /DAC/axis_red_pitaya_dac_0/aclk have been updated from connected ip, but BD cell '/DAC/axis_red_pitaya_dac_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </DAC/axis_red_pitaya_dac_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /DAC/axis_red_pitaya_dac_0/ddr_clk have been updated from connected ip, but BD cell '/DAC/axis_red_pitaya_dac_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 250000000 
Please resolve any mismatches by directly setting properties on BD cell </DAC/axis_red_pitaya_dac_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /DAC/axis_constant_0/aclk have been updated from connected ip, but BD cell '/DAC/axis_constant_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </DAC/axis_constant_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /referencias/axis_constant_0/aclk have been updated from connected ip, but BD cell '/referencias/axis_constant_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </referencias/axis_constant_0> to completely resolve these warnings.
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/gpios_and_leds/drive_gpios_0/input_0
/gpios_and_leds/drive_gpios_0/input_1
/gpios_and_leds/drive_gpios_0/input_2
/gpios_and_leds/drive_gpios_0/input_3
/gpios_and_leds/drive_gpios_1/input_1
/gpios_and_leds/drive_gpios_1/input_2
/gpios_and_leds/drive_gpios_1/input_3
/gpios_and_leds/drive_leds_0/signal_1
/gpios_and_leds/drive_leds_0/signal_2
/gpios_and_leds/drive_leds_0/signal_3
/gpios_and_leds/drive_leds_0/signal_4
/gpios_and_leds/drive_leds_0/signal_5
/gpios_and_leds/drive_leds_0/signal_6
/gpios_and_leds/drive_leds_0/signal_7
/selector_data_in/finish_0
/selector_data_in/finish_1

WARNING: [BD 41-597] NET <level_detector_0_level_detected_1> has no source
Wrote  : <C:\Users\MatiOliva\Documents\00-lockin_redpitaya\hardware\lockin.srcs\sources_1\bd\system\system.bd> 
Wrote  : <C:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
Wrote  : <C:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.srcs/sources_1/bd/system/ui/bd_b0c162a.ui> 
Wrote  : <C:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.srcs/sources_1/bd/system/ui/bd_dcf556ad.ui> 
WARNING: [BD 41-166] Source port for the net:level_detector_0_level_detected_1 is NULL! Connection will be grounded!
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/selector_data_in/data_in_1'(14) to pin '/ADC/M_AXIS_PORT1_tdata'(32) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
Verilog Output written to : c:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.gen/sources_1/bd/system/synth/system.v
WARNING: [BD 41-166] Source port for the net:level_detector_0_level_detected_1 is NULL! Connection will be grounded!
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/selector_data_in/data_in_1'(14) to pin '/ADC/M_AXIS_PORT1_tdata'(32) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
Verilog Output written to : c:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.gen/sources_1/bd/system/sim/system.v
Verilog Output written to : c:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.gen/sources_1/bd/system/hdl/system_wrapper.v
Wrote  : <C:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
Wrote  : <C:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.srcs/sources_1/bd/system/ui/bd_b0c162a.ui> 
Wrote  : <C:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.srcs/sources_1/bd/system/ui/bd_dcf556ad.ui> 
INFO: [BD 41-1029] Generation completed for the IP Integrator block selector_data_in .
INFO: [BD 41-1029] Generation completed for the IP Integrator block uP/ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file c:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.gen/sources_1/bd/system/hw_handoff/system.hwh
Generated Hardware Definition File c:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.gen/sources_1/bd/system/synth/system.hwdef
WARNING: [BD 41-2265] Clock pin for protocol instance pin S_AXIS could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /ADC/signal_split_0
[Mon Mar 25 15:34:20 2024] Launched synth_1...
Run output will be captured here: C:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.runs/synth_1/runme.log
[Mon Mar 25 15:34:20 2024] Launched impl_1...
Run output will be captured here: C:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:33 ; elapsed = 00:01:23 . Memory (MB): peak = 2835.270 ; gain = 21.852
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MatiOliva\Documents\00-lockin_redpitaya\hardware\lockin.srcs\sources_1\imports\my_cores\promedio_lineal.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MatiOliva\Documents\00-lockin_redpitaya\hardware\lockin.srcs\sources_1\new\decimator.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MatiOliva\Documents\00-lockin_redpitaya\hardware\lockin.srcs\sources_1\new\promedio_lineal.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MatiOliva\Documents\00-lockin_redpitaya\hardware\lockin.srcs\sources_1\new\mux.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MatiOliva\Documents\00-lockin_redpitaya\hardware\lockin.srcs\sources_1\imports\user_ip\my_cores\promedio_lineal.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MatiOliva\Documents\00-lockin_redpitaya\hardware\lockin.srcs\sources_1\new\clk_adapter.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MatiOliva\Documents\00-lockin_redpitaya\hardware\lockin.srcs\sources_1\imports\user_ip\my_cores\signal_processing_LI.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MatiOliva\Documents\00-lockin_redpitaya\hardware\lockin.srcs\sources_1\imports\my_cores\promedio_lineal.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MatiOliva\Documents\00-lockin_redpitaya\hardware\lockin.srcs\sources_1\new\decimator.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MatiOliva\Documents\00-lockin_redpitaya\hardware\lockin.srcs\sources_1\new\promedio_lineal.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MatiOliva\Documents\00-lockin_redpitaya\hardware\lockin.srcs\sources_1\new\mux.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MatiOliva\Documents\00-lockin_redpitaya\hardware\lockin.srcs\sources_1\imports\user_ip\my_cores\promedio_lineal.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MatiOliva\Documents\00-lockin_redpitaya\hardware\lockin.srcs\sources_1\new\clk_adapter.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MatiOliva\Documents\00-lockin_redpitaya\hardware\lockin.srcs\sources_1\imports\user_ip\my_cores\signal_processing_LI.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MatiOliva\Documents\00-lockin_redpitaya\hardware\lockin.srcs\sources_1\imports\my_cores\promedio_lineal.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MatiOliva\Documents\00-lockin_redpitaya\hardware\lockin.srcs\sources_1\new\decimator.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MatiOliva\Documents\00-lockin_redpitaya\hardware\lockin.srcs\sources_1\new\promedio_lineal.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MatiOliva\Documents\00-lockin_redpitaya\hardware\lockin.srcs\sources_1\new\mux.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MatiOliva\Documents\00-lockin_redpitaya\hardware\lockin.srcs\sources_1\imports\user_ip\my_cores\promedio_lineal.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MatiOliva\Documents\00-lockin_redpitaya\hardware\lockin.srcs\sources_1\new\clk_adapter.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MatiOliva\Documents\00-lockin_redpitaya\hardware\lockin.srcs\sources_1\imports\user_ip\my_cores\signal_processing_LI.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MatiOliva\Documents\00-lockin_redpitaya\hardware\lockin.srcs\sources_1\imports\my_cores\promedio_lineal.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MatiOliva\Documents\00-lockin_redpitaya\hardware\lockin.srcs\sources_1\new\decimator.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MatiOliva\Documents\00-lockin_redpitaya\hardware\lockin.srcs\sources_1\new\promedio_lineal.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MatiOliva\Documents\00-lockin_redpitaya\hardware\lockin.srcs\sources_1\new\mux.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MatiOliva\Documents\00-lockin_redpitaya\hardware\lockin.srcs\sources_1\imports\user_ip\my_cores\promedio_lineal.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MatiOliva\Documents\00-lockin_redpitaya\hardware\lockin.srcs\sources_1\new\clk_adapter.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MatiOliva\Documents\00-lockin_redpitaya\hardware\lockin.srcs\sources_1\imports\user_ip\my_cores\signal_processing_LI.v:]
ERROR: [Common 17-180] Spawn failed: No such file or directory
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MatiOliva\Documents\00-lockin_redpitaya\hardware\lockin.srcs\sources_1\imports\my_cores\promedio_lineal.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MatiOliva\Documents\00-lockin_redpitaya\hardware\lockin.srcs\sources_1\new\decimator.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MatiOliva\Documents\00-lockin_redpitaya\hardware\lockin.srcs\sources_1\new\promedio_lineal.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MatiOliva\Documents\00-lockin_redpitaya\hardware\lockin.srcs\sources_1\new\mux.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MatiOliva\Documents\00-lockin_redpitaya\hardware\lockin.srcs\sources_1\imports\user_ip\my_cores\promedio_lineal.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MatiOliva\Documents\00-lockin_redpitaya\hardware\lockin.srcs\sources_1\new\clk_adapter.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MatiOliva\Documents\00-lockin_redpitaya\hardware\lockin.srcs\sources_1\imports\user_ip\my_cores\signal_processing_LI.v:]
ERROR: [Common 17-180] Spawn failed: No such file or directory
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MatiOliva\Documents\00-lockin_redpitaya\hardware\lockin.srcs\sources_1\imports\my_cores\promedio_lineal.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MatiOliva\Documents\00-lockin_redpitaya\hardware\lockin.srcs\sources_1\new\decimator.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MatiOliva\Documents\00-lockin_redpitaya\hardware\lockin.srcs\sources_1\new\promedio_lineal.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MatiOliva\Documents\00-lockin_redpitaya\hardware\lockin.srcs\sources_1\new\mux.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MatiOliva\Documents\00-lockin_redpitaya\hardware\lockin.srcs\sources_1\imports\user_ip\my_cores\promedio_lineal.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MatiOliva\Documents\00-lockin_redpitaya\hardware\lockin.srcs\sources_1\new\clk_adapter.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MatiOliva\Documents\00-lockin_redpitaya\hardware\lockin.srcs\sources_1\imports\user_ip\my_cores\signal_processing_LI.v:]
update_module_reference system_promedio_lineal_1_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'reset_n' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.srcs/user_ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.srcs/lu_tables'.
Upgrading 'C:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.srcs/sources_1/bd/system/system.bd'
INFO: [IP_Flow 19-3420] Updated system_promedio_lineal_1_0 to use current project options
WARNING: [BD 41-597] NET <level_detector_0_level_detected_1> has no source
Wrote  : <C:\Users\MatiOliva\Documents\00-lockin_redpitaya\hardware\lockin.srcs\sources_1\bd\system\system.bd> 
Wrote  : <C:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
Wrote  : <C:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.srcs/sources_1/bd/system/ui/bd_b0c162a.ui> 
Wrote  : <C:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.srcs/sources_1/bd/system/ui/bd_dcf556ad.ui> 
update_module_reference: Time (s): cpu = 00:00:02 ; elapsed = 00:00:20 . Memory (MB): peak = 2855.047 ; gain = 15.121
delete_bd_objs [get_bd_nets decimator/ADC_adc_clk]
delete_bd_objs [get_bd_nets decimator/uP_FCLK_CLK0]
delete_bd_objs [get_bd_nets decimator/selector_data_in1_data_out]
delete_bd_objs [get_bd_nets decimator/selector_data_in1_data_out_valid]
delete_bd_objs [get_bd_nets decimator/axi_str_rxd_tdata_1]
delete_bd_objs [get_bd_nets decimator/axi_str_rxd_tvalid1_1]
set_property location {3 835 56} [get_bd_cells decimator/clk_adapter_0]
connect_bd_net [get_bd_pins decimator/data_out] [get_bd_pins decimator/selector_data_in1/data_out]
connect_bd_net [get_bd_pins decimator/data_out_valid] [get_bd_pins decimator/selector_data_in1/data_out_valid]
connect_bd_net [get_bd_pins decimator/clk_out] [get_bd_pins decimator/decimator_0/clk]
connect_bd_net [get_bd_pins decimator/data_in] [get_bd_pins decimator/promedio_lineal_1/clk]
undo
INFO: [Common 17-17] undo 'connect_bd_net [get_bd_pins decimator/data_in] [get_bd_pins decimator/promedio_lineal_1/clk]'
connect_bd_net [get_bd_pins decimator/clk_out] [get_bd_pins decimator/promedio_lineal_1/clk]
save_bd_design
WARNING: [BD 41-597] NET <level_detector_0_level_detected_1> has no source
Wrote  : <C:\Users\MatiOliva\Documents\00-lockin_redpitaya\hardware\lockin.srcs\sources_1\bd\system\system.bd> 
Wrote  : <C:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
Wrote  : <C:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.srcs/sources_1/bd/system/ui/bd_b0c162a.ui> 
Wrote  : <C:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.srcs/sources_1/bd/system/ui/bd_dcf556ad.ui> 
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.srcs/utils_1/imports/synth_1/system_wrapper.dcp with file C:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.runs/synth_1/system_wrapper.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 2
WARNING: [BD 41-2670] Found an incomplete address path from address space '/uP/processing_system7_0/Data' to master interface '/uP/ps7_0_axi_periph/M08_AXI'. Please either complete or remove this path to resolve.
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -addressables -of_objects /uP/ps7_0_axi_periph/xbar/M08_AXI'
WARNING: [#UNDEF] When using EMIO pins for SPI_0 tie SSIN High in the PL bitstream
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /DAC/clk_wiz_0 clk_wiz propagate
WARNING: [BD 41-927] Following properties on pin /DAC/axis_red_pitaya_dac_0/aclk have been updated from connected ip, but BD cell '/DAC/axis_red_pitaya_dac_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </DAC/axis_red_pitaya_dac_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /DAC/axis_red_pitaya_dac_0/ddr_clk have been updated from connected ip, but BD cell '/DAC/axis_red_pitaya_dac_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 250000000 
Please resolve any mismatches by directly setting properties on BD cell </DAC/axis_red_pitaya_dac_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /DAC/axis_constant_0/aclk have been updated from connected ip, but BD cell '/DAC/axis_constant_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </DAC/axis_constant_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /referencias/axis_constant_0/aclk have been updated from connected ip, but BD cell '/referencias/axis_constant_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </referencias/axis_constant_0> to completely resolve these warnings.
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/gpios_and_leds/drive_gpios_0/input_0
/gpios_and_leds/drive_gpios_0/input_1
/gpios_and_leds/drive_gpios_0/input_2
/gpios_and_leds/drive_gpios_0/input_3
/gpios_and_leds/drive_gpios_1/input_1
/gpios_and_leds/drive_gpios_1/input_2
/gpios_and_leds/drive_gpios_1/input_3
/gpios_and_leds/drive_leds_0/signal_1
/gpios_and_leds/drive_leds_0/signal_2
/gpios_and_leds/drive_leds_0/signal_3
/gpios_and_leds/drive_leds_0/signal_4
/gpios_and_leds/drive_leds_0/signal_5
/gpios_and_leds/drive_leds_0/signal_6
/gpios_and_leds/drive_leds_0/signal_7
/decimator/clk_adapter_0/clk_in
/decimator/clk_adapter_0/clk_out
/decimator/clk_adapter_0/data_in
/decimator/clk_adapter_0/data_in_valid
/selector_data_in/finish_0
/selector_data_in/finish_1

WARNING: [BD 41-597] NET <level_detector_0_level_detected_1> has no source
Wrote  : <C:\Users\MatiOliva\Documents\00-lockin_redpitaya\hardware\lockin.srcs\sources_1\bd\system\system.bd> 
Wrote  : <C:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
Wrote  : <C:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.srcs/sources_1/bd/system/ui/bd_b0c162a.ui> 
Wrote  : <C:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.srcs/sources_1/bd/system/ui/bd_dcf556ad.ui> 
WARNING: [BD 41-166] Source port for the net:level_detector_0_level_detected_1 is NULL! Connection will be grounded!
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/selector_data_in/data_in_1'(14) to pin '/ADC/M_AXIS_PORT1_tdata'(32) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
Verilog Output written to : c:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.gen/sources_1/bd/system/synth/system.v
WARNING: [BD 41-166] Source port for the net:level_detector_0_level_detected_1 is NULL! Connection will be grounded!
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/selector_data_in/data_in_1'(14) to pin '/ADC/M_AXIS_PORT1_tdata'(32) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
Verilog Output written to : c:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.gen/sources_1/bd/system/sim/system.v
Verilog Output written to : c:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.gen/sources_1/bd/system/hdl/system_wrapper.v
Wrote  : <C:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
Wrote  : <C:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.srcs/sources_1/bd/system/ui/bd_b0c162a.ui> 
Wrote  : <C:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.srcs/sources_1/bd/system/ui/bd_dcf556ad.ui> 
INFO: [BD 41-1029] Generation completed for the IP Integrator block decimator/promedio_lineal_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block uP/ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file c:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.gen/sources_1/bd/system/hw_handoff/system.hwh
Generated Hardware Definition File c:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.gen/sources_1/bd/system/synth/system.hwdef
WARNING: [BD 41-2265] Clock pin for protocol instance pin S_AXIS could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /ADC/signal_split_0
[Mon Mar 25 15:51:29 2024] Launched synth_1...
Run output will be captured here: C:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.runs/synth_1/runme.log
[Mon Mar 25 15:51:29 2024] Launched impl_1...
Run output will be captured here: C:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:26 ; elapsed = 00:01:12 . Memory (MB): peak = 2855.047 ; gain = 0.000
disconnect_bd_net /decimator/clk_out_1 [get_bd_pins decimator/promedio_lineal_1/clk]
connect_bd_net [get_bd_pins decimator/clk_in] [get_bd_pins decimator/promedio_lineal_1/clk]
delete_bd_objs [get_bd_nets decimator/promedio_lineal_1_data_out]
delete_bd_objs [get_bd_nets decimator/promedio_lineal_1_data_out_valid]
connect_bd_net [get_bd_pins decimator/promedio_lineal_1/data_out_valid] [get_bd_pins decimator/clk_adapter_0/data_in_valid]
connect_bd_net [get_bd_pins decimator/promedio_lineal_1/data_out] [get_bd_pins decimator/clk_adapter_0/data_in]
connect_bd_net [get_bd_pins decimator/clk_in] [get_bd_pins decimator/clk_adapter_0/clk_in]
connect_bd_net [get_bd_pins decimator/clk_out] [get_bd_pins decimator/clk_adapter_0/clk_out]
connect_bd_net [get_bd_pins decimator/clk_adapter_0/data_out] [get_bd_pins decimator/selector_data_in1/data_in_1]
connect_bd_net [get_bd_pins decimator/clk_adapter_0/data_out_valid] [get_bd_pins decimator/selector_data_in1/data_in_1_valid]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MatiOliva\Documents\00-lockin_redpitaya\hardware\lockin.srcs\sources_1\imports\my_cores\promedio_lineal.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MatiOliva\Documents\00-lockin_redpitaya\hardware\lockin.srcs\sources_1\new\decimator.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MatiOliva\Documents\00-lockin_redpitaya\hardware\lockin.srcs\sources_1\new\promedio_lineal.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MatiOliva\Documents\00-lockin_redpitaya\hardware\lockin.srcs\sources_1\new\mux.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MatiOliva\Documents\00-lockin_redpitaya\hardware\lockin.srcs\sources_1\imports\user_ip\my_cores\promedio_lineal.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MatiOliva\Documents\00-lockin_redpitaya\hardware\lockin.srcs\sources_1\new\clk_adapter.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MatiOliva\Documents\00-lockin_redpitaya\hardware\lockin.srcs\sources_1\imports\user_ip\my_cores\signal_processing_LI.v:]
ERROR: [Common 17-180] Spawn failed: No such file or directory
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MatiOliva\Documents\00-lockin_redpitaya\hardware\lockin.srcs\sources_1\imports\my_cores\promedio_lineal.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MatiOliva\Documents\00-lockin_redpitaya\hardware\lockin.srcs\sources_1\new\decimator.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MatiOliva\Documents\00-lockin_redpitaya\hardware\lockin.srcs\sources_1\new\promedio_lineal.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MatiOliva\Documents\00-lockin_redpitaya\hardware\lockin.srcs\sources_1\new\mux.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MatiOliva\Documents\00-lockin_redpitaya\hardware\lockin.srcs\sources_1\imports\user_ip\my_cores\promedio_lineal.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MatiOliva\Documents\00-lockin_redpitaya\hardware\lockin.srcs\sources_1\new\clk_adapter.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MatiOliva\Documents\00-lockin_redpitaya\hardware\lockin.srcs\sources_1\imports\user_ip\my_cores\signal_processing_LI.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MatiOliva\Documents\00-lockin_redpitaya\hardware\lockin.srcs\sources_1\imports\my_cores\promedio_lineal.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MatiOliva\Documents\00-lockin_redpitaya\hardware\lockin.srcs\sources_1\new\decimator.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MatiOliva\Documents\00-lockin_redpitaya\hardware\lockin.srcs\sources_1\new\promedio_lineal.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MatiOliva\Documents\00-lockin_redpitaya\hardware\lockin.srcs\sources_1\new\mux.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MatiOliva\Documents\00-lockin_redpitaya\hardware\lockin.srcs\sources_1\imports\user_ip\my_cores\promedio_lineal.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MatiOliva\Documents\00-lockin_redpitaya\hardware\lockin.srcs\sources_1\new\clk_adapter.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MatiOliva\Documents\00-lockin_redpitaya\hardware\lockin.srcs\sources_1\imports\user_ip\my_cores\signal_processing_LI.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MatiOliva\Documents\00-lockin_redpitaya\hardware\lockin.srcs\sources_1\imports\my_cores\promedio_lineal.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MatiOliva\Documents\00-lockin_redpitaya\hardware\lockin.srcs\sources_1\new\decimator.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MatiOliva\Documents\00-lockin_redpitaya\hardware\lockin.srcs\sources_1\new\promedio_lineal.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MatiOliva\Documents\00-lockin_redpitaya\hardware\lockin.srcs\sources_1\new\mux.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MatiOliva\Documents\00-lockin_redpitaya\hardware\lockin.srcs\sources_1\imports\user_ip\my_cores\promedio_lineal.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MatiOliva\Documents\00-lockin_redpitaya\hardware\lockin.srcs\sources_1\new\clk_adapter.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MatiOliva\Documents\00-lockin_redpitaya\hardware\lockin.srcs\sources_1\imports\user_ip\my_cores\signal_processing_LI.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MatiOliva\Documents\00-lockin_redpitaya\hardware\lockin.srcs\sources_1\imports\my_cores\promedio_lineal.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MatiOliva\Documents\00-lockin_redpitaya\hardware\lockin.srcs\sources_1\new\decimator.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MatiOliva\Documents\00-lockin_redpitaya\hardware\lockin.srcs\sources_1\new\promedio_lineal.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MatiOliva\Documents\00-lockin_redpitaya\hardware\lockin.srcs\sources_1\new\mux.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MatiOliva\Documents\00-lockin_redpitaya\hardware\lockin.srcs\sources_1\imports\user_ip\my_cores\promedio_lineal.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MatiOliva\Documents\00-lockin_redpitaya\hardware\lockin.srcs\sources_1\new\clk_adapter.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MatiOliva\Documents\00-lockin_redpitaya\hardware\lockin.srcs\sources_1\imports\user_ip\my_cores\signal_processing_LI.v:]
ERROR: [Common 17-180] Spawn failed: No such file or directory
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MatiOliva\Documents\00-lockin_redpitaya\hardware\lockin.srcs\sources_1\imports\my_cores\promedio_lineal.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MatiOliva\Documents\00-lockin_redpitaya\hardware\lockin.srcs\sources_1\new\decimator.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MatiOliva\Documents\00-lockin_redpitaya\hardware\lockin.srcs\sources_1\new\promedio_lineal.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MatiOliva\Documents\00-lockin_redpitaya\hardware\lockin.srcs\sources_1\new\mux.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MatiOliva\Documents\00-lockin_redpitaya\hardware\lockin.srcs\sources_1\imports\user_ip\my_cores\promedio_lineal.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MatiOliva\Documents\00-lockin_redpitaya\hardware\lockin.srcs\sources_1\new\clk_adapter.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MatiOliva\Documents\00-lockin_redpitaya\hardware\lockin.srcs\sources_1\imports\user_ip\my_cores\signal_processing_LI.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MatiOliva\Documents\00-lockin_redpitaya\hardware\lockin.srcs\sources_1\imports\my_cores\promedio_lineal.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MatiOliva\Documents\00-lockin_redpitaya\hardware\lockin.srcs\sources_1\new\decimator.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MatiOliva\Documents\00-lockin_redpitaya\hardware\lockin.srcs\sources_1\new\promedio_lineal.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MatiOliva\Documents\00-lockin_redpitaya\hardware\lockin.srcs\sources_1\new\mux.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MatiOliva\Documents\00-lockin_redpitaya\hardware\lockin.srcs\sources_1\imports\user_ip\my_cores\promedio_lineal.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MatiOliva\Documents\00-lockin_redpitaya\hardware\lockin.srcs\sources_1\new\clk_adapter.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MatiOliva\Documents\00-lockin_redpitaya\hardware\lockin.srcs\sources_1\imports\user_ip\my_cores\signal_processing_LI.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MatiOliva\Documents\00-lockin_redpitaya\hardware\lockin.srcs\sources_1\imports\my_cores\promedio_lineal.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MatiOliva\Documents\00-lockin_redpitaya\hardware\lockin.srcs\sources_1\new\decimator.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MatiOliva\Documents\00-lockin_redpitaya\hardware\lockin.srcs\sources_1\new\promedio_lineal.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MatiOliva\Documents\00-lockin_redpitaya\hardware\lockin.srcs\sources_1\new\mux.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MatiOliva\Documents\00-lockin_redpitaya\hardware\lockin.srcs\sources_1\imports\user_ip\my_cores\promedio_lineal.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MatiOliva\Documents\00-lockin_redpitaya\hardware\lockin.srcs\sources_1\new\clk_adapter.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MatiOliva\Documents\00-lockin_redpitaya\hardware\lockin.srcs\sources_1\imports\user_ip\my_cores\signal_processing_LI.v:]
ERROR: [Common 17-180] Spawn failed: No such file or directory
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MatiOliva\Documents\00-lockin_redpitaya\hardware\lockin.srcs\sources_1\imports\my_cores\promedio_lineal.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MatiOliva\Documents\00-lockin_redpitaya\hardware\lockin.srcs\sources_1\new\decimator.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MatiOliva\Documents\00-lockin_redpitaya\hardware\lockin.srcs\sources_1\new\promedio_lineal.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MatiOliva\Documents\00-lockin_redpitaya\hardware\lockin.srcs\sources_1\new\mux.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MatiOliva\Documents\00-lockin_redpitaya\hardware\lockin.srcs\sources_1\imports\user_ip\my_cores\promedio_lineal.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MatiOliva\Documents\00-lockin_redpitaya\hardware\lockin.srcs\sources_1\new\clk_adapter.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MatiOliva\Documents\00-lockin_redpitaya\hardware\lockin.srcs\sources_1\imports\user_ip\my_cores\signal_processing_LI.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MatiOliva\Documents\00-lockin_redpitaya\hardware\lockin.srcs\sources_1\imports\my_cores\promedio_lineal.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MatiOliva\Documents\00-lockin_redpitaya\hardware\lockin.srcs\sources_1\new\decimator.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MatiOliva\Documents\00-lockin_redpitaya\hardware\lockin.srcs\sources_1\new\promedio_lineal.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MatiOliva\Documents\00-lockin_redpitaya\hardware\lockin.srcs\sources_1\new\mux.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MatiOliva\Documents\00-lockin_redpitaya\hardware\lockin.srcs\sources_1\imports\user_ip\my_cores\promedio_lineal.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MatiOliva\Documents\00-lockin_redpitaya\hardware\lockin.srcs\sources_1\new\clk_adapter.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MatiOliva\Documents\00-lockin_redpitaya\hardware\lockin.srcs\sources_1\imports\user_ip\my_cores\signal_processing_LI.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MatiOliva\Documents\00-lockin_redpitaya\hardware\lockin.srcs\sources_1\imports\my_cores\promedio_lineal.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MatiOliva\Documents\00-lockin_redpitaya\hardware\lockin.srcs\sources_1\new\decimator.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MatiOliva\Documents\00-lockin_redpitaya\hardware\lockin.srcs\sources_1\new\promedio_lineal.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MatiOliva\Documents\00-lockin_redpitaya\hardware\lockin.srcs\sources_1\new\mux.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MatiOliva\Documents\00-lockin_redpitaya\hardware\lockin.srcs\sources_1\imports\user_ip\my_cores\promedio_lineal.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MatiOliva\Documents\00-lockin_redpitaya\hardware\lockin.srcs\sources_1\new\clk_adapter.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MatiOliva\Documents\00-lockin_redpitaya\hardware\lockin.srcs\sources_1\imports\user_ip\my_cores\signal_processing_LI.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MatiOliva\Documents\00-lockin_redpitaya\hardware\lockin.srcs\sources_1\imports\my_cores\promedio_lineal.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MatiOliva\Documents\00-lockin_redpitaya\hardware\lockin.srcs\sources_1\new\decimator.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MatiOliva\Documents\00-lockin_redpitaya\hardware\lockin.srcs\sources_1\new\promedio_lineal.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MatiOliva\Documents\00-lockin_redpitaya\hardware\lockin.srcs\sources_1\new\mux.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MatiOliva\Documents\00-lockin_redpitaya\hardware\lockin.srcs\sources_1\imports\user_ip\my_cores\promedio_lineal.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MatiOliva\Documents\00-lockin_redpitaya\hardware\lockin.srcs\sources_1\new\clk_adapter.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MatiOliva\Documents\00-lockin_redpitaya\hardware\lockin.srcs\sources_1\imports\user_ip\my_cores\signal_processing_LI.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MatiOliva\Documents\00-lockin_redpitaya\hardware\lockin.srcs\sources_1\imports\my_cores\promedio_lineal.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MatiOliva\Documents\00-lockin_redpitaya\hardware\lockin.srcs\sources_1\new\decimator.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MatiOliva\Documents\00-lockin_redpitaya\hardware\lockin.srcs\sources_1\new\promedio_lineal.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MatiOliva\Documents\00-lockin_redpitaya\hardware\lockin.srcs\sources_1\new\mux.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MatiOliva\Documents\00-lockin_redpitaya\hardware\lockin.srcs\sources_1\imports\user_ip\my_cores\promedio_lineal.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MatiOliva\Documents\00-lockin_redpitaya\hardware\lockin.srcs\sources_1\new\clk_adapter.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MatiOliva\Documents\00-lockin_redpitaya\hardware\lockin.srcs\sources_1\imports\user_ip\my_cores\signal_processing_LI.v:]
ERROR: [Common 17-180] Spawn failed: No such file or directory
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MatiOliva\Documents\00-lockin_redpitaya\hardware\lockin.srcs\sources_1\imports\my_cores\promedio_lineal.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MatiOliva\Documents\00-lockin_redpitaya\hardware\lockin.srcs\sources_1\new\decimator.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MatiOliva\Documents\00-lockin_redpitaya\hardware\lockin.srcs\sources_1\new\promedio_lineal.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MatiOliva\Documents\00-lockin_redpitaya\hardware\lockin.srcs\sources_1\new\mux.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MatiOliva\Documents\00-lockin_redpitaya\hardware\lockin.srcs\sources_1\imports\user_ip\my_cores\promedio_lineal.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MatiOliva\Documents\00-lockin_redpitaya\hardware\lockin.srcs\sources_1\new\clk_adapter.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MatiOliva\Documents\00-lockin_redpitaya\hardware\lockin.srcs\sources_1\imports\user_ip\my_cores\signal_processing_LI.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MatiOliva\Documents\00-lockin_redpitaya\hardware\lockin.srcs\sources_1\imports\my_cores\promedio_lineal.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MatiOliva\Documents\00-lockin_redpitaya\hardware\lockin.srcs\sources_1\new\decimator.v:]
INFO: [Common 17-14] Message 'filemgmt 56-199' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
ERROR: [Common 17-180] Spawn failed: No such file or directory
ERROR: [Common 17-180] Spawn failed: No such file or directory
ERROR: [Common 17-180] Spawn failed: No such file or directory
update_module_reference system_promedio_lineal_1_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'reset_n' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.srcs/user_ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.srcs/lu_tables'.
Upgrading 'C:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.srcs/sources_1/bd/system/system.bd'
INFO: [IP_Flow 19-3420] Updated system_promedio_lineal_1_0 to use current project options
WARNING: [BD 41-597] NET <level_detector_0_level_detected_1> has no source
Wrote  : <C:\Users\MatiOliva\Documents\00-lockin_redpitaya\hardware\lockin.srcs\sources_1\bd\system\system.bd> 
Wrote  : <C:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
Wrote  : <C:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.srcs/sources_1/bd/system/ui/bd_b0c162a.ui> 
Wrote  : <C:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.srcs/sources_1/bd/system/ui/bd_dcf556ad.ui> 
update_module_reference: Time (s): cpu = 00:00:03 ; elapsed = 00:00:24 . Memory (MB): peak = 2857.332 ; gain = 2.285
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.srcs/utils_1/imports/synth_1/system_wrapper.dcp with file C:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.runs/synth_1/system_wrapper.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 2
WARNING: [BD 41-2670] Found an incomplete address path from address space '/uP/processing_system7_0/Data' to master interface '/uP/ps7_0_axi_periph/M08_AXI'. Please either complete or remove this path to resolve.
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -addressables -of_objects /uP/ps7_0_axi_periph/xbar/M08_AXI'
WARNING: [#UNDEF] When using EMIO pins for SPI_0 tie SSIN High in the PL bitstream
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /DAC/clk_wiz_0 clk_wiz propagate
WARNING: [BD 41-927] Following properties on pin /DAC/axis_red_pitaya_dac_0/aclk have been updated from connected ip, but BD cell '/DAC/axis_red_pitaya_dac_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </DAC/axis_red_pitaya_dac_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /DAC/axis_red_pitaya_dac_0/ddr_clk have been updated from connected ip, but BD cell '/DAC/axis_red_pitaya_dac_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 250000000 
Please resolve any mismatches by directly setting properties on BD cell </DAC/axis_red_pitaya_dac_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /DAC/axis_constant_0/aclk have been updated from connected ip, but BD cell '/DAC/axis_constant_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </DAC/axis_constant_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /referencias/axis_constant_0/aclk have been updated from connected ip, but BD cell '/referencias/axis_constant_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </referencias/axis_constant_0> to completely resolve these warnings.
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/gpios_and_leds/drive_gpios_0/input_0
/gpios_and_leds/drive_gpios_0/input_1
/gpios_and_leds/drive_gpios_0/input_2
/gpios_and_leds/drive_gpios_0/input_3
/gpios_and_leds/drive_gpios_1/input_1
/gpios_and_leds/drive_gpios_1/input_2
/gpios_and_leds/drive_gpios_1/input_3
/gpios_and_leds/drive_leds_0/signal_1
/gpios_and_leds/drive_leds_0/signal_2
/gpios_and_leds/drive_leds_0/signal_3
/gpios_and_leds/drive_leds_0/signal_4
/gpios_and_leds/drive_leds_0/signal_5
/gpios_and_leds/drive_leds_0/signal_6
/gpios_and_leds/drive_leds_0/signal_7
/selector_data_in/finish_0
/selector_data_in/finish_1

WARNING: [BD 41-597] NET <level_detector_0_level_detected_1> has no source
Wrote  : <C:\Users\MatiOliva\Documents\00-lockin_redpitaya\hardware\lockin.srcs\sources_1\bd\system\system.bd> 
Wrote  : <C:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
Wrote  : <C:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.srcs/sources_1/bd/system/ui/bd_b0c162a.ui> 
Wrote  : <C:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.srcs/sources_1/bd/system/ui/bd_dcf556ad.ui> 
WARNING: [BD 41-166] Source port for the net:level_detector_0_level_detected_1 is NULL! Connection will be grounded!
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/selector_data_in/data_in_1'(14) to pin '/ADC/M_AXIS_PORT1_tdata'(32) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
Verilog Output written to : c:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.gen/sources_1/bd/system/synth/system.v
WARNING: [BD 41-166] Source port for the net:level_detector_0_level_detected_1 is NULL! Connection will be grounded!
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/selector_data_in/data_in_1'(14) to pin '/ADC/M_AXIS_PORT1_tdata'(32) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
Verilog Output written to : c:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.gen/sources_1/bd/system/sim/system.v
Verilog Output written to : c:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.gen/sources_1/bd/system/hdl/system_wrapper.v
Wrote  : <C:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
Wrote  : <C:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.srcs/sources_1/bd/system/ui/bd_b0c162a.ui> 
Wrote  : <C:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.srcs/sources_1/bd/system/ui/bd_dcf556ad.ui> 
INFO: [BD 41-1029] Generation completed for the IP Integrator block decimator/promedio_lineal_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block uP/ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file c:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.gen/sources_1/bd/system/hw_handoff/system.hwh
Generated Hardware Definition File c:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.gen/sources_1/bd/system/synth/system.hwdef
WARNING: [BD 41-2265] Clock pin for protocol instance pin S_AXIS could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /ADC/signal_split_0
[Mon Mar 25 16:09:11 2024] Launched synth_1...
Run output will be captured here: C:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.runs/synth_1/runme.log
[Mon Mar 25 16:09:11 2024] Launched impl_1...
Run output will be captured here: C:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:26 ; elapsed = 00:00:58 . Memory (MB): peak = 2857.332 ; gain = 0.000
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MatiOliva\Documents\00-lockin_redpitaya\hardware\lockin.srcs\sources_1\imports\my_cores\promedio_lineal.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MatiOliva\Documents\00-lockin_redpitaya\hardware\lockin.srcs\sources_1\new\decimator.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MatiOliva\Documents\00-lockin_redpitaya\hardware\lockin.srcs\sources_1\new\promedio_lineal.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MatiOliva\Documents\00-lockin_redpitaya\hardware\lockin.srcs\sources_1\new\mux.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MatiOliva\Documents\00-lockin_redpitaya\hardware\lockin.srcs\sources_1\imports\user_ip\my_cores\promedio_lineal.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MatiOliva\Documents\00-lockin_redpitaya\hardware\lockin.srcs\sources_1\new\clk_adapter.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MatiOliva\Documents\00-lockin_redpitaya\hardware\lockin.srcs\sources_1\imports\user_ip\my_cores\signal_processing_LI.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MatiOliva\Documents\00-lockin_redpitaya\hardware\lockin.srcs\sources_1\imports\my_cores\promedio_lineal.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MatiOliva\Documents\00-lockin_redpitaya\hardware\lockin.srcs\sources_1\new\decimator.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MatiOliva\Documents\00-lockin_redpitaya\hardware\lockin.srcs\sources_1\new\promedio_lineal.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MatiOliva\Documents\00-lockin_redpitaya\hardware\lockin.srcs\sources_1\new\mux.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MatiOliva\Documents\00-lockin_redpitaya\hardware\lockin.srcs\sources_1\imports\user_ip\my_cores\promedio_lineal.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MatiOliva\Documents\00-lockin_redpitaya\hardware\lockin.srcs\sources_1\new\clk_adapter.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MatiOliva\Documents\00-lockin_redpitaya\hardware\lockin.srcs\sources_1\imports\user_ip\my_cores\signal_processing_LI.v:]
update_module_reference system_promedio_lineal_1_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'reset_n' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.srcs/user_ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.srcs/lu_tables'.
Upgrading 'C:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.srcs/sources_1/bd/system/system.bd'
INFO: [IP_Flow 19-3420] Updated system_promedio_lineal_1_0 to use current project options
WARNING: [BD 41-597] NET <level_detector_0_level_detected_1> has no source
Wrote  : <C:\Users\MatiOliva\Documents\00-lockin_redpitaya\hardware\lockin.srcs\sources_1\bd\system\system.bd> 
Wrote  : <C:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
Wrote  : <C:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.srcs/sources_1/bd/system/ui/bd_b0c162a.ui> 
Wrote  : <C:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.srcs/sources_1/bd/system/ui/bd_dcf556ad.ui> 
update_module_reference: Time (s): cpu = 00:00:03 ; elapsed = 00:00:19 . Memory (MB): peak = 2873.867 ; gain = 15.031
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.srcs/utils_1/imports/synth_1/system_wrapper.dcp with file C:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.runs/synth_1/system_wrapper.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 2
WARNING: [BD 41-2670] Found an incomplete address path from address space '/uP/processing_system7_0/Data' to master interface '/uP/ps7_0_axi_periph/M08_AXI'. Please either complete or remove this path to resolve.
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -addressables -of_objects /uP/ps7_0_axi_periph/xbar/M08_AXI'
WARNING: [#UNDEF] When using EMIO pins for SPI_0 tie SSIN High in the PL bitstream
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /DAC/clk_wiz_0 clk_wiz propagate
WARNING: [BD 41-927] Following properties on pin /DAC/axis_red_pitaya_dac_0/aclk have been updated from connected ip, but BD cell '/DAC/axis_red_pitaya_dac_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </DAC/axis_red_pitaya_dac_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /DAC/axis_red_pitaya_dac_0/ddr_clk have been updated from connected ip, but BD cell '/DAC/axis_red_pitaya_dac_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 250000000 
Please resolve any mismatches by directly setting properties on BD cell </DAC/axis_red_pitaya_dac_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /DAC/axis_constant_0/aclk have been updated from connected ip, but BD cell '/DAC/axis_constant_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </DAC/axis_constant_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /referencias/axis_constant_0/aclk have been updated from connected ip, but BD cell '/referencias/axis_constant_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </referencias/axis_constant_0> to completely resolve these warnings.
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/gpios_and_leds/drive_gpios_0/input_0
/gpios_and_leds/drive_gpios_0/input_1
/gpios_and_leds/drive_gpios_0/input_2
/gpios_and_leds/drive_gpios_0/input_3
/gpios_and_leds/drive_gpios_1/input_1
/gpios_and_leds/drive_gpios_1/input_2
/gpios_and_leds/drive_gpios_1/input_3
/gpios_and_leds/drive_leds_0/signal_1
/gpios_and_leds/drive_leds_0/signal_2
/gpios_and_leds/drive_leds_0/signal_3
/gpios_and_leds/drive_leds_0/signal_4
/gpios_and_leds/drive_leds_0/signal_5
/gpios_and_leds/drive_leds_0/signal_6
/gpios_and_leds/drive_leds_0/signal_7
/selector_data_in/finish_0
/selector_data_in/finish_1

WARNING: [BD 41-597] NET <level_detector_0_level_detected_1> has no source
Wrote  : <C:\Users\MatiOliva\Documents\00-lockin_redpitaya\hardware\lockin.srcs\sources_1\bd\system\system.bd> 
Wrote  : <C:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
Wrote  : <C:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.srcs/sources_1/bd/system/ui/bd_b0c162a.ui> 
Wrote  : <C:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.srcs/sources_1/bd/system/ui/bd_dcf556ad.ui> 
WARNING: [BD 41-166] Source port for the net:level_detector_0_level_detected_1 is NULL! Connection will be grounded!
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/selector_data_in/data_in_1'(14) to pin '/ADC/M_AXIS_PORT1_tdata'(32) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
Verilog Output written to : c:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.gen/sources_1/bd/system/synth/system.v
WARNING: [BD 41-166] Source port for the net:level_detector_0_level_detected_1 is NULL! Connection will be grounded!
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/selector_data_in/data_in_1'(14) to pin '/ADC/M_AXIS_PORT1_tdata'(32) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
Verilog Output written to : c:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.gen/sources_1/bd/system/sim/system.v
Verilog Output written to : c:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.gen/sources_1/bd/system/hdl/system_wrapper.v
Wrote  : <C:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
Wrote  : <C:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.srcs/sources_1/bd/system/ui/bd_b0c162a.ui> 
Wrote  : <C:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.srcs/sources_1/bd/system/ui/bd_dcf556ad.ui> 
INFO: [BD 41-1029] Generation completed for the IP Integrator block decimator/promedio_lineal_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block uP/ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file c:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.gen/sources_1/bd/system/hw_handoff/system.hwh
Generated Hardware Definition File c:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.gen/sources_1/bd/system/synth/system.hwdef
WARNING: [BD 41-2265] Clock pin for protocol instance pin S_AXIS could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /ADC/signal_split_0
[Mon Mar 25 16:35:29 2024] Launched synth_1...
Run output will be captured here: C:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.runs/synth_1/runme.log
[Mon Mar 25 16:35:29 2024] Launched impl_1...
Run output will be captured here: C:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:29 ; elapsed = 00:01:12 . Memory (MB): peak = 2873.867 ; gain = 0.000
delete_bd_objs [get_bd_nets decimator/clk_in_1]
connect_bd_net [get_bd_pins decimator/clk_out] [get_bd_pins decimator/promedio_lineal_1/clk]
disconnect_bd_net /decimator/clk_out_1 [get_bd_pins decimator/clk_adapter_0/clk_out]
delete_bd_objs [get_bd_nets decimator/promedio_lineal_1_data_out]
delete_bd_objs [get_bd_nets decimator/promedio_lineal_1_data_out_valid]
delete_bd_objs [get_bd_nets decimator/clk_adapter_0_data_out]
delete_bd_objs [get_bd_nets decimator/clk_adapter_0_data_out_valid]
connect_bd_net [get_bd_pins decimator/promedio_lineal_1/data_out] [get_bd_pins decimator/selector_data_in1/data_in_1]
connect_bd_net [get_bd_pins decimator/promedio_lineal_1/data_out_valid] [get_bd_pins decimator/selector_data_in1/data_in_1_valid]
save_bd_design
WARNING: [BD 41-597] NET <level_detector_0_level_detected_1> has no source
Wrote  : <C:\Users\MatiOliva\Documents\00-lockin_redpitaya\hardware\lockin.srcs\sources_1\bd\system\system.bd> 
Wrote  : <C:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
Wrote  : <C:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.srcs/sources_1/bd/system/ui/bd_b0c162a.ui> 
Wrote  : <C:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.srcs/sources_1/bd/system/ui/bd_dcf556ad.ui> 
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.srcs/utils_1/imports/synth_1/system_wrapper.dcp with file C:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.runs/synth_1/system_wrapper.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 2
WARNING: [BD 41-2670] Found an incomplete address path from address space '/uP/processing_system7_0/Data' to master interface '/uP/ps7_0_axi_periph/M08_AXI'. Please either complete or remove this path to resolve.
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -addressables -of_objects /uP/ps7_0_axi_periph/xbar/M08_AXI'
WARNING: [#UNDEF] When using EMIO pins for SPI_0 tie SSIN High in the PL bitstream
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /DAC/clk_wiz_0 clk_wiz propagate
WARNING: [BD 41-927] Following properties on pin /DAC/axis_red_pitaya_dac_0/aclk have been updated from connected ip, but BD cell '/DAC/axis_red_pitaya_dac_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </DAC/axis_red_pitaya_dac_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /DAC/axis_red_pitaya_dac_0/ddr_clk have been updated from connected ip, but BD cell '/DAC/axis_red_pitaya_dac_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 250000000 
Please resolve any mismatches by directly setting properties on BD cell </DAC/axis_red_pitaya_dac_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /DAC/axis_constant_0/aclk have been updated from connected ip, but BD cell '/DAC/axis_constant_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </DAC/axis_constant_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /referencias/axis_constant_0/aclk have been updated from connected ip, but BD cell '/referencias/axis_constant_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </referencias/axis_constant_0> to completely resolve these warnings.
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/gpios_and_leds/drive_gpios_0/input_0
/gpios_and_leds/drive_gpios_0/input_1
/gpios_and_leds/drive_gpios_0/input_2
/gpios_and_leds/drive_gpios_0/input_3
/gpios_and_leds/drive_gpios_1/input_1
/gpios_and_leds/drive_gpios_1/input_2
/gpios_and_leds/drive_gpios_1/input_3
/gpios_and_leds/drive_leds_0/signal_1
/gpios_and_leds/drive_leds_0/signal_2
/gpios_and_leds/drive_leds_0/signal_3
/gpios_and_leds/drive_leds_0/signal_4
/gpios_and_leds/drive_leds_0/signal_5
/gpios_and_leds/drive_leds_0/signal_6
/gpios_and_leds/drive_leds_0/signal_7
/decimator/clk_adapter_0/clk_in
/decimator/clk_adapter_0/clk_out
/decimator/clk_adapter_0/data_in
/decimator/clk_adapter_0/data_in_valid
/selector_data_in/finish_0
/selector_data_in/finish_1

WARNING: [BD 41-597] NET <level_detector_0_level_detected_1> has no source
Wrote  : <C:\Users\MatiOliva\Documents\00-lockin_redpitaya\hardware\lockin.srcs\sources_1\bd\system\system.bd> 
Wrote  : <C:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
Wrote  : <C:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.srcs/sources_1/bd/system/ui/bd_b0c162a.ui> 
Wrote  : <C:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.srcs/sources_1/bd/system/ui/bd_dcf556ad.ui> 
WARNING: [BD 41-166] Source port for the net:level_detector_0_level_detected_1 is NULL! Connection will be grounded!
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/selector_data_in/data_in_1'(14) to pin '/ADC/M_AXIS_PORT1_tdata'(32) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
Verilog Output written to : c:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.gen/sources_1/bd/system/synth/system.v
WARNING: [BD 41-166] Source port for the net:level_detector_0_level_detected_1 is NULL! Connection will be grounded!
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/selector_data_in/data_in_1'(14) to pin '/ADC/M_AXIS_PORT1_tdata'(32) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
Verilog Output written to : c:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.gen/sources_1/bd/system/sim/system.v
Verilog Output written to : c:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.gen/sources_1/bd/system/hdl/system_wrapper.v
Wrote  : <C:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
Wrote  : <C:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.srcs/sources_1/bd/system/ui/bd_b0c162a.ui> 
Wrote  : <C:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.srcs/sources_1/bd/system/ui/bd_dcf556ad.ui> 
INFO: [BD 41-1029] Generation completed for the IP Integrator block uP/ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file c:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.gen/sources_1/bd/system/hw_handoff/system.hwh
Generated Hardware Definition File c:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.gen/sources_1/bd/system/synth/system.hwdef
WARNING: [BD 41-2265] Clock pin for protocol instance pin S_AXIS could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /ADC/signal_split_0
[Mon Mar 25 17:00:28 2024] Launched synth_1...
Run output will be captured here: C:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.runs/synth_1/runme.log
[Mon Mar 25 17:00:28 2024] Launched impl_1...
Run output will be captured here: C:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:29 ; elapsed = 00:01:17 . Memory (MB): peak = 2889.574 ; gain = 9.953
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MatiOliva\Documents\00-lockin_redpitaya\hardware\lockin.srcs\sources_1\imports\my_cores\promedio_lineal.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MatiOliva\Documents\00-lockin_redpitaya\hardware\lockin.srcs\sources_1\new\promedio_lineal.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MatiOliva\Documents\00-lockin_redpitaya\hardware\lockin.srcs\sources_1\imports\user_ip\my_cores\promedio_lineal.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MatiOliva\Documents\00-lockin_redpitaya\hardware\lockin.srcs\sources_1\imports\my_cores\promedio_lineal.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MatiOliva\Documents\00-lockin_redpitaya\hardware\lockin.srcs\sources_1\new\promedio_lineal.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MatiOliva\Documents\00-lockin_redpitaya\hardware\lockin.srcs\sources_1\imports\user_ip\my_cores\promedio_lineal.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MatiOliva\Documents\00-lockin_redpitaya\hardware\lockin.srcs\sources_1\imports\my_cores\promedio_lineal.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MatiOliva\Documents\00-lockin_redpitaya\hardware\lockin.srcs\sources_1\new\promedio_lineal.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\MatiOliva\Documents\00-lockin_redpitaya\hardware\lockin.srcs\sources_1\imports\user_ip\my_cores\promedio_lineal.v:]
update_module_reference system_promedio_lineal_1_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'reset_n' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.srcs/user_ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.srcs/lu_tables'.
Upgrading 'C:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.srcs/sources_1/bd/system/system.bd'
INFO: [IP_Flow 19-3420] Updated system_promedio_lineal_1_0 to use current project options
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'enable'
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'finish'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'system_promedio_lineal_1_0'. These changes may impact your design.
CRITICAL WARNING: [BD 41-1167] The pin 'enable' is not found on the upgraded version of the cell '/decimator/promedio_lineal_1'. Its connection to the net 'uP_control_Dout1' has been removed.
CRITICAL WARNING: [BD 41-1167] The pin 'finish' is not found on the upgraded version of the cell '/decimator/promedio_lineal_1'. Its connection to the net 'promedio_lineal_1_finish' has been removed.
CRITICAL WARNING: [Coretcl 2-1280] The upgrade of 'system_promedio_lineal_1_0' has identified issues that may require user intervention. Please verify that the instance is correctly configured, and review any upgrade messages.
WARNING: [BD 41-597] NET <level_detector_0_level_detected_1> has no source
WARNING: [BD 41-597] NET <promedio_lineal_1_finish> has no source
Wrote  : <C:\Users\MatiOliva\Documents\00-lockin_redpitaya\hardware\lockin.srcs\sources_1\bd\system\system.bd> 
Wrote  : <C:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
Wrote  : <C:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.srcs/sources_1/bd/system/ui/bd_b0c162a.ui> 
Wrote  : <C:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.srcs/sources_1/bd/system/ui/bd_dcf556ad.ui> 
update_module_reference: Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 2889.574 ; gain = 0.000
connect_bd_net [get_bd_pins decimator/selector_data_in1/finish_1] [get_bd_pins decimator/decimator_0/finish]
regenerate_bd_layout
save_bd_design
WARNING: [BD 41-597] NET <level_detector_0_level_detected_1> has no source
Wrote  : <C:\Users\MatiOliva\Documents\00-lockin_redpitaya\hardware\lockin.srcs\sources_1\bd\system\system.bd> 
Wrote  : <C:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
Wrote  : <C:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.srcs/sources_1/bd/system/ui/bd_b0c162a.ui> 
Wrote  : <C:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.srcs/sources_1/bd/system/ui/bd_dcf556ad.ui> 
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.srcs/utils_1/imports/synth_1/system_wrapper.dcp with file C:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.runs/synth_1/system_wrapper.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 2
WARNING: [BD 41-2670] Found an incomplete address path from address space '/uP/processing_system7_0/Data' to master interface '/uP/ps7_0_axi_periph/M08_AXI'. Please either complete or remove this path to resolve.
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -addressables -of_objects /uP/ps7_0_axi_periph/xbar/M08_AXI'
WARNING: [#UNDEF] When using EMIO pins for SPI_0 tie SSIN High in the PL bitstream
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /DAC/clk_wiz_0 clk_wiz propagate
WARNING: [BD 41-927] Following properties on pin /DAC/axis_red_pitaya_dac_0/aclk have been updated from connected ip, but BD cell '/DAC/axis_red_pitaya_dac_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </DAC/axis_red_pitaya_dac_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /DAC/axis_red_pitaya_dac_0/ddr_clk have been updated from connected ip, but BD cell '/DAC/axis_red_pitaya_dac_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 250000000 
Please resolve any mismatches by directly setting properties on BD cell </DAC/axis_red_pitaya_dac_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /DAC/axis_constant_0/aclk have been updated from connected ip, but BD cell '/DAC/axis_constant_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </DAC/axis_constant_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /referencias/axis_constant_0/aclk have been updated from connected ip, but BD cell '/referencias/axis_constant_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </referencias/axis_constant_0> to completely resolve these warnings.
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/gpios_and_leds/drive_gpios_0/input_0
/gpios_and_leds/drive_gpios_0/input_1
/gpios_and_leds/drive_gpios_0/input_2
/gpios_and_leds/drive_gpios_0/input_3
/gpios_and_leds/drive_gpios_1/input_1
/gpios_and_leds/drive_gpios_1/input_2
/gpios_and_leds/drive_gpios_1/input_3
/gpios_and_leds/drive_leds_0/signal_1
/gpios_and_leds/drive_leds_0/signal_2
/gpios_and_leds/drive_leds_0/signal_3
/gpios_and_leds/drive_leds_0/signal_4
/gpios_and_leds/drive_leds_0/signal_5
/gpios_and_leds/drive_leds_0/signal_6
/gpios_and_leds/drive_leds_0/signal_7
/decimator/clk_adapter_0/clk_in
/decimator/clk_adapter_0/clk_out
/decimator/clk_adapter_0/data_in
/decimator/clk_adapter_0/data_in_valid
/selector_data_in/finish_0
/selector_data_in/finish_1

WARNING: [BD 41-597] NET <level_detector_0_level_detected_1> has no source
Wrote  : <C:\Users\MatiOliva\Documents\00-lockin_redpitaya\hardware\lockin.srcs\sources_1\bd\system\system.bd> 
Wrote  : <C:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
Wrote  : <C:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.srcs/sources_1/bd/system/ui/bd_b0c162a.ui> 
Wrote  : <C:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.srcs/sources_1/bd/system/ui/bd_dcf556ad.ui> 
WARNING: [BD 41-166] Source port for the net:level_detector_0_level_detected_1 is NULL! Connection will be grounded!
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/selector_data_in/data_in_1'(14) to pin '/ADC/M_AXIS_PORT1_tdata'(32) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
Verilog Output written to : c:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.gen/sources_1/bd/system/synth/system.v
WARNING: [BD 41-166] Source port for the net:level_detector_0_level_detected_1 is NULL! Connection will be grounded!
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/selector_data_in/data_in_1'(14) to pin '/ADC/M_AXIS_PORT1_tdata'(32) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
Verilog Output written to : c:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.gen/sources_1/bd/system/sim/system.v
Verilog Output written to : c:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.gen/sources_1/bd/system/hdl/system_wrapper.v
Wrote  : <C:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
Wrote  : <C:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.srcs/sources_1/bd/system/ui/bd_b0c162a.ui> 
Wrote  : <C:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.srcs/sources_1/bd/system/ui/bd_dcf556ad.ui> 
INFO: [BD 41-1029] Generation completed for the IP Integrator block decimator/promedio_lineal_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block uP/ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file c:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.gen/sources_1/bd/system/hw_handoff/system.hwh
Generated Hardware Definition File c:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.gen/sources_1/bd/system/synth/system.hwdef
WARNING: [BD 41-2265] Clock pin for protocol instance pin S_AXIS could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /ADC/signal_split_0
[Mon Mar 25 17:19:30 2024] Launched synth_1...
Run output will be captured here: C:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.runs/synth_1/runme.log
[Mon Mar 25 17:19:30 2024] Launched impl_1...
Run output will be captured here: C:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:27 ; elapsed = 00:01:16 . Memory (MB): peak = 2901.203 ; gain = 11.629
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.runs/synth_1

delete_bd_objs [get_bd_nets decimator/decimator_0_data_out]
delete_bd_objs [get_bd_nets decimator/decimator_0_data_out_valid]
delete_bd_objs [get_bd_nets decimator/promedio_lineal_1_data_out]
delete_bd_objs [get_bd_nets decimator/promedio_lineal_1_data_out_valid]
connect_bd_net [get_bd_pins decimator/decimator_0/data_out] [get_bd_pins decimator/selector_data_in1/data_in_0]
connect_bd_net [get_bd_pins decimator/decimator_0/data_out_valid] [get_bd_pins decimator/selector_data_in1/data_in_0_valid]
disconnect_bd_net /decimator/clk_out_1 [get_bd_pins decimator/promedio_lineal_1/clk]
connect_bd_net [get_bd_pins decimator/clk_in] [get_bd_pins decimator/promedio_lineal_1/clk]
connect_bd_net [get_bd_pins decimator/promedio_lineal_1/data_out] [get_bd_pins decimator/clk_adapter_0/data_in]
connect_bd_net [get_bd_pins decimator/promedio_lineal_1/data_out_valid] [get_bd_pins decimator/clk_adapter_0/data_in_valid]
connect_bd_net [get_bd_pins decimator/clk_in] [get_bd_pins decimator/clk_adapter_0/clk_in]
connect_bd_net [get_bd_pins decimator/clk_out] [get_bd_pins decimator/clk_adapter_0/clk_out]
connect_bd_net [get_bd_pins decimator/clk_adapter_0/data_out] [get_bd_pins decimator/selector_data_in1/data_in_1]
connect_bd_net [get_bd_pins decimator/clk_adapter_0/data_out_valid] [get_bd_pins decimator/selector_data_in1/data_in_1_valid]
save_bd_design
WARNING: [BD 41-597] NET <level_detector_0_level_detected_1> has no source
Wrote  : <C:\Users\MatiOliva\Documents\00-lockin_redpitaya\hardware\lockin.srcs\sources_1\bd\system\system.bd> 
Wrote  : <C:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
Wrote  : <C:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.srcs/sources_1/bd/system/ui/bd_b0c162a.ui> 
Wrote  : <C:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.srcs/sources_1/bd/system/ui/bd_dcf556ad.ui> 
launch_runs impl_1 -to_step write_bitstream -jobs 2
WARNING: [BD 41-2670] Found an incomplete address path from address space '/uP/processing_system7_0/Data' to master interface '/uP/ps7_0_axi_periph/M08_AXI'. Please either complete or remove this path to resolve.
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -addressables -of_objects /uP/ps7_0_axi_periph/xbar/M08_AXI'
WARNING: [#UNDEF] When using EMIO pins for SPI_0 tie SSIN High in the PL bitstream
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /DAC/clk_wiz_0 clk_wiz propagate
WARNING: [BD 41-927] Following properties on pin /DAC/axis_red_pitaya_dac_0/aclk have been updated from connected ip, but BD cell '/DAC/axis_red_pitaya_dac_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </DAC/axis_red_pitaya_dac_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /DAC/axis_red_pitaya_dac_0/ddr_clk have been updated from connected ip, but BD cell '/DAC/axis_red_pitaya_dac_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 250000000 
Please resolve any mismatches by directly setting properties on BD cell </DAC/axis_red_pitaya_dac_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /DAC/axis_constant_0/aclk have been updated from connected ip, but BD cell '/DAC/axis_constant_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </DAC/axis_constant_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /referencias/axis_constant_0/aclk have been updated from connected ip, but BD cell '/referencias/axis_constant_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </referencias/axis_constant_0> to completely resolve these warnings.
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/gpios_and_leds/drive_gpios_0/input_0
/gpios_and_leds/drive_gpios_0/input_1
/gpios_and_leds/drive_gpios_0/input_2
/gpios_and_leds/drive_gpios_0/input_3
/gpios_and_leds/drive_gpios_1/input_1
/gpios_and_leds/drive_gpios_1/input_2
/gpios_and_leds/drive_gpios_1/input_3
/gpios_and_leds/drive_leds_0/signal_1
/gpios_and_leds/drive_leds_0/signal_2
/gpios_and_leds/drive_leds_0/signal_3
/gpios_and_leds/drive_leds_0/signal_4
/gpios_and_leds/drive_leds_0/signal_5
/gpios_and_leds/drive_leds_0/signal_6
/gpios_and_leds/drive_leds_0/signal_7
/selector_data_in/finish_0
/selector_data_in/finish_1

WARNING: [BD 41-597] NET <level_detector_0_level_detected_1> has no source
Wrote  : <C:\Users\MatiOliva\Documents\00-lockin_redpitaya\hardware\lockin.srcs\sources_1\bd\system\system.bd> 
Wrote  : <C:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
Wrote  : <C:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.srcs/sources_1/bd/system/ui/bd_b0c162a.ui> 
Wrote  : <C:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.srcs/sources_1/bd/system/ui/bd_dcf556ad.ui> 
WARNING: [BD 41-166] Source port for the net:level_detector_0_level_detected_1 is NULL! Connection will be grounded!
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/selector_data_in/data_in_1'(14) to pin '/ADC/M_AXIS_PORT1_tdata'(32) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
Verilog Output written to : c:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.gen/sources_1/bd/system/synth/system.v
WARNING: [BD 41-166] Source port for the net:level_detector_0_level_detected_1 is NULL! Connection will be grounded!
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/selector_data_in/data_in_1'(14) to pin '/ADC/M_AXIS_PORT1_tdata'(32) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
Verilog Output written to : c:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.gen/sources_1/bd/system/sim/system.v
Verilog Output written to : c:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.gen/sources_1/bd/system/hdl/system_wrapper.v
Wrote  : <C:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
Wrote  : <C:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.srcs/sources_1/bd/system/ui/bd_b0c162a.ui> 
Wrote  : <C:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.srcs/sources_1/bd/system/ui/bd_dcf556ad.ui> 
INFO: [BD 41-1029] Generation completed for the IP Integrator block uP/ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file c:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.gen/sources_1/bd/system/hw_handoff/system.hwh
Generated Hardware Definition File c:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.gen/sources_1/bd/system/synth/system.hwdef
WARNING: [BD 41-2265] Clock pin for protocol instance pin S_AXIS could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /ADC/signal_split_0
[Mon Mar 25 17:22:40 2024] Launched synth_1...
Run output will be captured here: C:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.runs/synth_1/runme.log
[Mon Mar 25 17:22:40 2024] Launched impl_1...
Run output will be captured here: C:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:28 ; elapsed = 00:01:17 . Memory (MB): peak = 2901.203 ; gain = 0.000
regenerate_bd_layout
regenerate_bd_layout
close [ open C:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.srcs/sources_1/new/linear_mean.v w ]
add_files C:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.srcs/sources_1/new/linear_mean.v
update_compile_order -fileset sources_1
delete_bd_objs [get_bd_nets decimator/promedio_lineal_1_data_out] [get_bd_nets decimator/promedio_lineal_1_data_out_valid] [get_bd_cells decimator/promedio_lineal_1]
update_compile_order -fileset sources_1
create_bd_cell -type module -reference linear_mean linear_mean_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'reset_n' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.srcs/user_ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.srcs/lu_tables'.
move_bd_cells [get_bd_cells decimator] [get_bd_cells linear_mean_0]
delete_bd_objs [get_bd_nets decimator/clk_in_1] [get_bd_nets decimator/clk_adapter_0_data_out] [get_bd_nets decimator/clk_adapter_0_data_out_valid] [get_bd_cells decimator/clk_adapter_0]
connect_bd_net [get_bd_pins decimator/clk_out] [get_bd_pins decimator/linear_mean_0/clk]
connect_bd_net [get_bd_pins decimator/reset_n] [get_bd_pins decimator/linear_mean_0/reset_n]
connect_bd_net [get_bd_pins decimator/enable] [get_bd_pins decimator/linear_mean_0/enable]
connect_bd_net [get_bd_pins decimator/data_in] [get_bd_pins decimator/linear_mean_0/data_in_valid]
update_compile_order -fileset sources_1
undo
INFO: [Common 17-17] undo 'connect_bd_net [get_bd_pins decimator/data_in] [get_bd_pins decimator/linear_mean_0/data_in_valid]'
connect_bd_net [get_bd_pins decimator/data_in_valid] [get_bd_pins decimator/linear_mean_0/data_in_valid]
connect_bd_net [get_bd_pins decimator/data_in] [get_bd_pins decimator/linear_mean_0/data_in]
connect_bd_net [get_bd_pins decimator/decimate_value] [get_bd_pins decimator/linear_mean_0/decimate_value]
disconnect_bd_net /decimator/decimator_0_finish [get_bd_pins decimator/selector_data_in1/finish_1]
connect_bd_net [get_bd_pins decimator/selector_data_in1/finish_1] [get_bd_pins decimator/linear_mean_0/finish]
connect_bd_net [get_bd_pins decimator/selector_data_in1/data_in_1_valid] [get_bd_pins decimator/linear_mean_0/data_out_valid]
connect_bd_net [get_bd_pins decimator/selector_data_in1/data_in_1] [get_bd_pins decimator/linear_mean_0/data_out]
save_bd_design
WARNING: [BD 41-597] NET <level_detector_0_level_detected_1> has no source
Wrote  : <C:\Users\MatiOliva\Documents\00-lockin_redpitaya\hardware\lockin.srcs\sources_1\bd\system\system.bd> 
Wrote  : <C:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
Wrote  : <C:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.srcs/sources_1/bd/system/ui/bd_b0c162a.ui> 
Wrote  : <C:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.srcs/sources_1/bd/system/ui/bd_dcf556ad.ui> 
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.srcs/utils_1/imports/synth_1/system_wrapper.dcp with file C:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.runs/synth_1/system_wrapper.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 2
WARNING: [BD 41-2670] Found an incomplete address path from address space '/uP/processing_system7_0/Data' to master interface '/uP/ps7_0_axi_periph/M08_AXI'. Please either complete or remove this path to resolve.
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -addressables -of_objects /uP/ps7_0_axi_periph/xbar/M08_AXI'
WARNING: [#UNDEF] When using EMIO pins for SPI_0 tie SSIN High in the PL bitstream
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /DAC/clk_wiz_0 clk_wiz propagate
WARNING: [BD 41-927] Following properties on pin /DAC/axis_red_pitaya_dac_0/aclk have been updated from connected ip, but BD cell '/DAC/axis_red_pitaya_dac_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </DAC/axis_red_pitaya_dac_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /DAC/axis_red_pitaya_dac_0/ddr_clk have been updated from connected ip, but BD cell '/DAC/axis_red_pitaya_dac_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 250000000 
Please resolve any mismatches by directly setting properties on BD cell </DAC/axis_red_pitaya_dac_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /DAC/axis_constant_0/aclk have been updated from connected ip, but BD cell '/DAC/axis_constant_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </DAC/axis_constant_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /referencias/axis_constant_0/aclk have been updated from connected ip, but BD cell '/referencias/axis_constant_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </referencias/axis_constant_0> to completely resolve these warnings.
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/gpios_and_leds/drive_gpios_0/input_0
/gpios_and_leds/drive_gpios_0/input_1
/gpios_and_leds/drive_gpios_0/input_2
/gpios_and_leds/drive_gpios_0/input_3
/gpios_and_leds/drive_gpios_1/input_1
/gpios_and_leds/drive_gpios_1/input_2
/gpios_and_leds/drive_gpios_1/input_3
/gpios_and_leds/drive_leds_0/signal_1
/gpios_and_leds/drive_leds_0/signal_2
/gpios_and_leds/drive_leds_0/signal_3
/gpios_and_leds/drive_leds_0/signal_4
/gpios_and_leds/drive_leds_0/signal_5
/gpios_and_leds/drive_leds_0/signal_6
/gpios_and_leds/drive_leds_0/signal_7
/selector_data_in/finish_0
/selector_data_in/finish_1

WARNING: [BD 41-597] NET <level_detector_0_level_detected_1> has no source
Wrote  : <C:\Users\MatiOliva\Documents\00-lockin_redpitaya\hardware\lockin.srcs\sources_1\bd\system\system.bd> 
Wrote  : <C:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
Wrote  : <C:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.srcs/sources_1/bd/system/ui/bd_b0c162a.ui> 
Wrote  : <C:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.srcs/sources_1/bd/system/ui/bd_dcf556ad.ui> 
WARNING: [BD 41-166] Source port for the net:level_detector_0_level_detected_1 is NULL! Connection will be grounded!
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/selector_data_in/data_in_1'(14) to pin '/ADC/M_AXIS_PORT1_tdata'(32) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
Verilog Output written to : c:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.gen/sources_1/bd/system/synth/system.v
WARNING: [BD 41-166] Source port for the net:level_detector_0_level_detected_1 is NULL! Connection will be grounded!
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/selector_data_in/data_in_1'(14) to pin '/ADC/M_AXIS_PORT1_tdata'(32) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
Verilog Output written to : c:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.gen/sources_1/bd/system/sim/system.v
Verilog Output written to : c:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.gen/sources_1/bd/system/hdl/system_wrapper.v
Wrote  : <C:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
Wrote  : <C:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.srcs/sources_1/bd/system/ui/bd_b0c162a.ui> 
Wrote  : <C:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.srcs/sources_1/bd/system/ui/bd_dcf556ad.ui> 
INFO: [BD 41-1029] Generation completed for the IP Integrator block decimator/linear_mean_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block uP/ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file c:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.gen/sources_1/bd/system/hw_handoff/system.hwh
Generated Hardware Definition File c:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.gen/sources_1/bd/system/synth/system.hwdef
WARNING: [BD 41-2265] Clock pin for protocol instance pin S_AXIS could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /ADC/signal_split_0
[Mon Mar 25 18:14:56 2024] Launched synth_1...
Run output will be captured here: C:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.runs/synth_1/runme.log
[Mon Mar 25 18:14:56 2024] Launched impl_1...
Run output will be captured here: C:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:27 ; elapsed = 00:01:14 . Memory (MB): peak = 2919.180 ; gain = 5.840
create_bd_cell -type module -reference clk_adapter clk_adapter_0
WARNING: [IP_Flow 19-3571] IP 'system_clk_adapter_0_0' is restricted:
* Detected changes to module reference file(s).
move_bd_cells [get_bd_cells decimator] [get_bd_cells clk_adapter_0]
delete_bd_objs [get_bd_nets decimator/clk_out_1]
connect_bd_net [get_bd_pins decimator/decimator_0/clk] [get_bd_pins decimator/linear_mean_0/clk]
connect_bd_net [get_bd_pins decimator/clk_in] [get_bd_pins decimator/decimator_0/clk]
delete_bd_objs [get_bd_nets decimator/selector_data_in1_data_out]
delete_bd_objs [get_bd_nets decimator/selector_data_in1_data_out_valid]
connect_bd_net [get_bd_pins decimator/selector_data_in1/data_out] [get_bd_pins decimator/clk_adapter_0/data_in]
connect_bd_net [get_bd_pins decimator/selector_data_in1/data_out_valid] [get_bd_pins decimator/clk_adapter_0/data_in_valid]
connect_bd_net [get_bd_pins decimator/data_out] [get_bd_pins decimator/clk_adapter_0/data_out]
connect_bd_net [get_bd_pins decimator/data_out_valid] [get_bd_pins decimator/clk_adapter_0/data_out_valid]
connect_bd_net [get_bd_pins decimator/clk_in] [get_bd_pins decimator/clk_adapter_0/clk_in]
connect_bd_net [get_bd_pins decimator/clk_out] [get_bd_pins decimator/clk_adapter_0/clk_out]
update_module_reference system_linear_mean_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'reset_n' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.srcs/user_ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.srcs/lu_tables'.
Upgrading 'C:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.srcs/sources_1/bd/system/system.bd'
INFO: [IP_Flow 19-3420] Updated system_linear_mean_0_0 to use current project options
WARNING: [BD 41-597] NET <level_detector_0_level_detected_1> has no source
Wrote  : <C:\Users\MatiOliva\Documents\00-lockin_redpitaya\hardware\lockin.srcs\sources_1\bd\system\system.bd> 
Wrote  : <C:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
Wrote  : <C:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.srcs/sources_1/bd/system/ui/bd_b0c162a.ui> 
Wrote  : <C:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.srcs/sources_1/bd/system/ui/bd_dcf556ad.ui> 
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.srcs/utils_1/imports/synth_1/system_wrapper.dcp with file C:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.runs/synth_1/system_wrapper.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 2
WARNING: [BD 41-2670] Found an incomplete address path from address space '/uP/processing_system7_0/Data' to master interface '/uP/ps7_0_axi_periph/M08_AXI'. Please either complete or remove this path to resolve.
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -addressables -of_objects /uP/ps7_0_axi_periph/xbar/M08_AXI'
WARNING: [#UNDEF] When using EMIO pins for SPI_0 tie SSIN High in the PL bitstream
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /DAC/clk_wiz_0 clk_wiz propagate
WARNING: [BD 41-927] Following properties on pin /DAC/axis_red_pitaya_dac_0/aclk have been updated from connected ip, but BD cell '/DAC/axis_red_pitaya_dac_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </DAC/axis_red_pitaya_dac_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /DAC/axis_red_pitaya_dac_0/ddr_clk have been updated from connected ip, but BD cell '/DAC/axis_red_pitaya_dac_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 250000000 
Please resolve any mismatches by directly setting properties on BD cell </DAC/axis_red_pitaya_dac_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /DAC/axis_constant_0/aclk have been updated from connected ip, but BD cell '/DAC/axis_constant_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </DAC/axis_constant_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /referencias/axis_constant_0/aclk have been updated from connected ip, but BD cell '/referencias/axis_constant_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </referencias/axis_constant_0> to completely resolve these warnings.
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/gpios_and_leds/drive_gpios_0/input_0
/gpios_and_leds/drive_gpios_0/input_1
/gpios_and_leds/drive_gpios_0/input_2
/gpios_and_leds/drive_gpios_0/input_3
/gpios_and_leds/drive_gpios_1/input_1
/gpios_and_leds/drive_gpios_1/input_2
/gpios_and_leds/drive_gpios_1/input_3
/gpios_and_leds/drive_leds_0/signal_1
/gpios_and_leds/drive_leds_0/signal_2
/gpios_and_leds/drive_leds_0/signal_3
/gpios_and_leds/drive_leds_0/signal_4
/gpios_and_leds/drive_leds_0/signal_5
/gpios_and_leds/drive_leds_0/signal_6
/gpios_and_leds/drive_leds_0/signal_7
/selector_data_in/finish_0
/selector_data_in/finish_1

WARNING: [BD 41-597] NET <level_detector_0_level_detected_1> has no source
Wrote  : <C:\Users\MatiOliva\Documents\00-lockin_redpitaya\hardware\lockin.srcs\sources_1\bd\system\system.bd> 
Wrote  : <C:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
Wrote  : <C:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.srcs/sources_1/bd/system/ui/bd_b0c162a.ui> 
Wrote  : <C:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.srcs/sources_1/bd/system/ui/bd_dcf556ad.ui> 
WARNING: [BD 41-166] Source port for the net:level_detector_0_level_detected_1 is NULL! Connection will be grounded!
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/selector_data_in/data_in_1'(14) to pin '/ADC/M_AXIS_PORT1_tdata'(32) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
Verilog Output written to : c:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.gen/sources_1/bd/system/synth/system.v
WARNING: [BD 41-166] Source port for the net:level_detector_0_level_detected_1 is NULL! Connection will be grounded!
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/selector_data_in/data_in_1'(14) to pin '/ADC/M_AXIS_PORT1_tdata'(32) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
Verilog Output written to : c:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.gen/sources_1/bd/system/sim/system.v
Verilog Output written to : c:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.gen/sources_1/bd/system/hdl/system_wrapper.v
Wrote  : <C:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
Wrote  : <C:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.srcs/sources_1/bd/system/ui/bd_b0c162a.ui> 
Wrote  : <C:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.srcs/sources_1/bd/system/ui/bd_dcf556ad.ui> 
INFO: [BD 41-1029] Generation completed for the IP Integrator block decimator/linear_mean_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block decimator/clk_adapter_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block uP/ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file c:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.gen/sources_1/bd/system/hw_handoff/system.hwh
Generated Hardware Definition File c:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.gen/sources_1/bd/system/synth/system.hwdef
WARNING: [BD 41-2265] Clock pin for protocol instance pin S_AXIS could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /ADC/signal_split_0
[Mon Mar 25 18:39:46 2024] Launched synth_1...
Run output will be captured here: C:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.runs/synth_1/runme.log
[Mon Mar 25 18:39:46 2024] Launched impl_1...
Run output will be captured here: C:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:35 ; elapsed = 00:01:36 . Memory (MB): peak = 2934.391 ; gain = 4.242
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axis_clock_converter:1.1 axis_clock_converter_0
endgroup
delete_bd_objs [get_bd_nets decimator/selector_data_in1_data_out] [get_bd_nets decimator/clk_adapter_0_data_out] [get_bd_nets decimator/selector_data_in1_data_out_valid] [get_bd_nets decimator/clk_adapter_0_data_out_valid] [get_bd_nets decimator/clk_out_1] [get_bd_cells decimator/clk_adapter_0]
move_bd_cells [get_bd_cells decimator] [get_bd_cells axis_clock_converter_0]
connect_bd_net [get_bd_pins decimator/selector_data_in1/data_out_valid] [get_bd_pins decimator/axis_clock_converter_0/s_axis_tvalid]
WARNING: [BD 41-1306] The connection to interface pin </decimator/axis_clock_converter_0/s_axis_tvalid> is being overridden by the user with net <selector_data_in1_data_out_valid>. This pin will not be connected as a part of interface connection <S_AXIS>.
delete_bd_objs [get_bd_nets decimator/selector_data_in1_data_out_valid]
update_compile_order -fileset sources_1
delete_bd_objs [get_bd_cells decimator/axis_clock_converter_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_clock_converter:2.1 axi_clock_converter_0
endgroup
move_bd_cells [get_bd_cells uP] [get_bd_cells axi_clock_converter_0]
WARNING: [IP_Flow 19-4684] Expected long value for param S_AXI.FREQ_HZ but, float/scientific notation value 1.25e+08 is provided. The value is converted to long type(125000000)
WARNING: [IP_Flow 19-4684] Expected long value for param AXI_STR_RXD.FREQ_HZ but, float/scientific notation value 1.25e+08 is provided. The value is converted to long type(125000000)
WARNING: [IP_Flow 19-4684] Expected long value for param aclk_s_axi.FREQ_HZ but, float/scientific notation value 1.25e+08 is provided. The value is converted to long type(125000000)
WARNING: [IP_Flow 19-4684] Expected long value for param S_AXI.FREQ_HZ but, float/scientific notation value 1.25e+08 is provided. The value is converted to long type(125000000)
WARNING: [IP_Flow 19-4684] Expected long value for param AXI_STR_RXD.FREQ_HZ but, float/scientific notation value 1.25e+08 is provided. The value is converted to long type(125000000)
WARNING: [IP_Flow 19-4684] Expected long value for param aclk_s_axi.FREQ_HZ but, float/scientific notation value 1.25e+08 is provided. The value is converted to long type(125000000)
connect_bd_net [get_bd_pins decimator/data_out] [get_bd_pins decimator/selector_data_in1/data_out]
connect_bd_net [get_bd_pins decimator/data_out_valid] [get_bd_pins decimator/selector_data_in1/data_out_valid]
delete_bd_objs [get_bd_nets uP/axi_str_rxd_tdata_1]
delete_bd_objs [get_bd_nets uP/axi_str_rxd_tvalid1_1]
connect_bd_net [get_bd_pins uP/s_axi_aresetn] [get_bd_pins uP/axi_clock_converter_0/m_axi_aresetn]
connect_bd_net [get_bd_pins uP/s_axi_aresetn] [get_bd_pins uP/axi_clock_converter_0/s_axi_aresetn]
connect_bd_net [get_bd_pins uP/axi_clock_converter_0/m_axi_aclk] [get_bd_pins uP/processing_system7_0/FCLK_CLK0]
connect_bd_net [get_bd_pins uP/axi_clock_converter_0/s_axi_aclk] [get_bd_pins ADC/adc_clk]
delete_bd_objs [get_bd_nets uP_FCLK_CLK0]
delete_bd_objs [get_bd_pins decimator/clk_out]
delete_bd_objs [get_bd_nets uP/s_axi_aclk_1] [get_bd_cells uP/axi_clock_converter_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axis_clock_converter:1.1 axis_clock_converter_0
endgroup
move_bd_cells [get_bd_cells uP] [get_bd_cells axis_clock_converter_0]
connect_bd_net [get_bd_pins uP/axi_str_rxd_tdata] [get_bd_pins uP/axis_clock_converter_0/s_axis_tdata]
WARNING: [BD 41-1306] The connection to interface pin </uP/axis_clock_converter_0/s_axis_tdata> is being overridden by the user with net <axi_str_rxd_tdata_1>. This pin will not be connected as a part of interface connection <S_AXIS>.
connect_bd_net [get_bd_pins uP/axi_str_rxd_tvalid1] [get_bd_pins uP/axis_clock_converter_0/s_axis_tvalid]
WARNING: [BD 41-1306] The connection to interface pin </uP/axis_clock_converter_0/s_axis_tvalid> is being overridden by the user with net <axi_str_rxd_tvalid1_1>. This pin will not be connected as a part of interface connection <S_AXIS>.
connect_bd_net [get_bd_pins uP/s_axi_aresetn] [get_bd_pins uP/axis_clock_converter_0/s_axis_aresetn]
connect_bd_net [get_bd_pins uP/s_axi_aresetn] [get_bd_pins uP/axis_clock_converter_0/m_axis_aresetn]
connect_bd_net [get_bd_pins uP/s_axi_aclk] [get_bd_pins uP/axis_clock_converter_0/s_axis_aclk]
connect_bd_net [get_bd_pins uP/axis_clock_converter_0/m_axis_aclk] [get_bd_pins uP/processing_system7_0/FCLK_CLK0]
connect_bd_intf_net [get_bd_intf_pins uP/axis_clock_converter_0/M_AXIS] [get_bd_intf_pins uP/fifo_1/AXI_STR_RXD]
save_bd_design
WARNING: [BD 41-597] NET <level_detector_0_level_detected_1> has no source
Wrote  : <C:\Users\MatiOliva\Documents\00-lockin_redpitaya\hardware\lockin.srcs\sources_1\bd\system\system.bd> 
Wrote  : <C:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
Wrote  : <C:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.srcs/sources_1/bd/system/ui/bd_b0c162a.ui> 
Wrote  : <C:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.srcs/sources_1/bd/system/ui/bd_dcf556ad.ui> 
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.srcs/utils_1/imports/synth_1/system_wrapper.dcp with file C:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.runs/synth_1/system_wrapper.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 2
WARNING: [BD 41-2670] Found an incomplete address path from address space '/uP/processing_system7_0/Data' to master interface '/uP/ps7_0_axi_periph/M08_AXI'. Please either complete or remove this path to resolve.
ERROR: [BD 41-758] The following clock pins are not connected to a valid clock source: 
/uP_control/s_axi_aclk

ERROR: [BD 41-1031] Hdl Generation failed for the IP Integrator design C:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.srcs/sources_1/bd/system/system.bd 
ERROR: [Vivado 12-4756] Launch of runs aborted due to earlier errors while preparing sub-designs for run execution.
regenerate_bd_layout
connect_bd_net [get_bd_pins uP_control/s_axi_aresetn] [get_bd_pins uP_control/finished_and_decimator_method/s_axi_aresetn]
connect_bd_net [get_bd_pins uP_control/s_axi_aclk] [get_bd_pins uP/processing_system7_0/FCLK_CLK0]
save_bd_design
WARNING: [BD 41-597] NET <level_detector_0_level_detected_1> has no source
Wrote  : <C:\Users\MatiOliva\Documents\00-lockin_redpitaya\hardware\lockin.srcs\sources_1\bd\system\system.bd> 
Wrote  : <C:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
Wrote  : <C:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.srcs/sources_1/bd/system/ui/bd_b0c162a.ui> 
Wrote  : <C:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.srcs/sources_1/bd/system/ui/bd_dcf556ad.ui> 
launch_runs impl_1 -to_step write_bitstream -jobs 2
WARNING: [BD 41-2670] Found an incomplete address path from address space '/uP/processing_system7_0/Data' to master interface '/uP/ps7_0_axi_periph/M08_AXI'. Please either complete or remove this path to resolve.
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -addressables -of_objects /uP/ps7_0_axi_periph/xbar/M08_AXI'
WARNING: [#UNDEF] When using EMIO pins for SPI_0 tie SSIN High in the PL bitstream
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /DAC/clk_wiz_0 clk_wiz propagate
CRITICAL WARNING: [BD 41-237] Bus Interface property TDATA_NUM_BYTES does not match between /uP/fifo_1/AXI_STR_RXD(4) and /uP/axis_clock_converter_0/M_AXIS(1)
WARNING: [BD 41-927] Following properties on pin /DAC/axis_red_pitaya_dac_0/aclk have been updated from connected ip, but BD cell '/DAC/axis_red_pitaya_dac_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </DAC/axis_red_pitaya_dac_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /DAC/axis_red_pitaya_dac_0/ddr_clk have been updated from connected ip, but BD cell '/DAC/axis_red_pitaya_dac_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 250000000 
Please resolve any mismatches by directly setting properties on BD cell </DAC/axis_red_pitaya_dac_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /DAC/axis_constant_0/aclk have been updated from connected ip, but BD cell '/DAC/axis_constant_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </DAC/axis_constant_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /referencias/axis_constant_0/aclk have been updated from connected ip, but BD cell '/referencias/axis_constant_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </referencias/axis_constant_0> to completely resolve these warnings.
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/gpios_and_leds/drive_gpios_0/input_0
/gpios_and_leds/drive_gpios_0/input_1
/gpios_and_leds/drive_gpios_0/input_2
/gpios_and_leds/drive_gpios_0/input_3
/gpios_and_leds/drive_gpios_1/input_1
/gpios_and_leds/drive_gpios_1/input_2
/gpios_and_leds/drive_gpios_1/input_3
/gpios_and_leds/drive_leds_0/signal_1
/gpios_and_leds/drive_leds_0/signal_2
/gpios_and_leds/drive_leds_0/signal_3
/gpios_and_leds/drive_leds_0/signal_4
/gpios_and_leds/drive_leds_0/signal_5
/gpios_and_leds/drive_leds_0/signal_6
/gpios_and_leds/drive_leds_0/signal_7
/selector_data_in/finish_0
/selector_data_in/finish_1

WARNING: [BD 41-597] NET <level_detector_0_level_detected_1> has no source
Wrote  : <C:\Users\MatiOliva\Documents\00-lockin_redpitaya\hardware\lockin.srcs\sources_1\bd\system\system.bd> 
Wrote  : <C:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
Wrote  : <C:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.srcs/sources_1/bd/system/ui/bd_b0c162a.ui> 
Wrote  : <C:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.srcs/sources_1/bd/system/ui/bd_dcf556ad.ui> 
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/uP/fifo_1/axi_str_rxd_tdata'(32) to pin: '/uP/axis_clock_converter_0/m_axis_tdata'(8) - Only lower order bits will be connected.
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/uP/axis_clock_converter_0/s_axis_tdata'(8) to pin '/uP/axi_str_rxd_tdata'(32) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
WARNING: [BD 41-166] Source port for the net:level_detector_0_level_detected_1 is NULL! Connection will be grounded!
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/selector_data_in/data_in_1'(14) to pin '/ADC/M_AXIS_PORT1_tdata'(32) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
Verilog Output written to : c:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.gen/sources_1/bd/system/synth/system.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/uP/fifo_1/axi_str_rxd_tdata'(32) to pin: '/uP/axis_clock_converter_0/m_axis_tdata'(8) - Only lower order bits will be connected.
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/uP/axis_clock_converter_0/s_axis_tdata'(8) to pin '/uP/axi_str_rxd_tdata'(32) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
WARNING: [BD 41-166] Source port for the net:level_detector_0_level_detected_1 is NULL! Connection will be grounded!
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/selector_data_in/data_in_1'(14) to pin '/ADC/M_AXIS_PORT1_tdata'(32) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
Verilog Output written to : c:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.gen/sources_1/bd/system/sim/system.v
Verilog Output written to : c:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.gen/sources_1/bd/system/hdl/system_wrapper.v
Wrote  : <C:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
Wrote  : <C:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.srcs/sources_1/bd/system/ui/bd_b0c162a.ui> 
Wrote  : <C:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.srcs/sources_1/bd/system/ui/bd_dcf556ad.ui> 
INFO: [BD 41-1029] Generation completed for the IP Integrator block uP/axis_clock_converter_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block uP/ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file c:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.gen/sources_1/bd/system/hw_handoff/system.hwh
Generated Hardware Definition File c:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.gen/sources_1/bd/system/synth/system.hwdef
WARNING: [BD 41-2265] Clock pin for protocol instance pin S_AXIS could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /ADC/signal_split_0
[Mon Mar 25 19:14:00 2024] Launched synth_1...
Run output will be captured here: C:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.runs/synth_1/runme.log
[Mon Mar 25 19:14:00 2024] Launched impl_1...
Run output will be captured here: C:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:26 ; elapsed = 00:01:12 . Memory (MB): peak = 2996.230 ; gain = 13.730
startgroup
set_property -dict [list CONFIG.TDATA_NUM_BYTES.VALUE_SRC PROPAGATED CONFIG.IS_ACLK_ASYNC.VALUE_SRC USER CONFIG.ACLK_RATIO.VALUE_SRC USER] [get_bd_cells uP/axis_clock_converter_0]
set_property -dict [list \
  CONFIG.ACLK_RATIO {1:1} \
  CONFIG.IS_ACLK_ASYNC {0} \
  CONFIG.SYNCHRONIZATION_STAGES {2} \
] [get_bd_cells uP/axis_clock_converter_0]
endgroup
startgroup
set_property -dict [list CONFIG.TDATA_NUM_BYTES.VALUE_SRC USER] [get_bd_cells uP/axis_clock_converter_0]
set_property CONFIG.TDATA_NUM_BYTES {4} [get_bd_cells uP/axis_clock_converter_0]
endgroup
startgroup
set_property -dict [list \
  CONFIG.ACLKEN_CONV_MODE {0} \
  CONFIG.IS_ACLK_ASYNC {1} \
] [get_bd_cells uP/axis_clock_converter_0]
endgroup
save_bd_design
WARNING: [BD 41-597] NET <level_detector_0_level_detected_1> has no source
Wrote  : <C:\Users\MatiOliva\Documents\00-lockin_redpitaya\hardware\lockin.srcs\sources_1\bd\system\system.bd> 
Wrote  : <C:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
Wrote  : <C:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.srcs/sources_1/bd/system/ui/bd_b0c162a.ui> 
Wrote  : <C:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.srcs/sources_1/bd/system/ui/bd_dcf556ad.ui> 
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.srcs/utils_1/imports/synth_1/system_wrapper.dcp with file C:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.runs/synth_1/system_wrapper.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 2
WARNING: [BD 41-2670] Found an incomplete address path from address space '/uP/processing_system7_0/Data' to master interface '/uP/ps7_0_axi_periph/M08_AXI'. Please either complete or remove this path to resolve.
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -addressables -of_objects /uP/ps7_0_axi_periph/xbar/M08_AXI'
WARNING: [#UNDEF] When using EMIO pins for SPI_0 tie SSIN High in the PL bitstream
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /DAC/clk_wiz_0 clk_wiz propagate
WARNING: [BD 41-927] Following properties on pin /DAC/axis_red_pitaya_dac_0/aclk have been updated from connected ip, but BD cell '/DAC/axis_red_pitaya_dac_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </DAC/axis_red_pitaya_dac_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /DAC/axis_red_pitaya_dac_0/ddr_clk have been updated from connected ip, but BD cell '/DAC/axis_red_pitaya_dac_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 250000000 
Please resolve any mismatches by directly setting properties on BD cell </DAC/axis_red_pitaya_dac_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /DAC/axis_constant_0/aclk have been updated from connected ip, but BD cell '/DAC/axis_constant_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </DAC/axis_constant_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /referencias/axis_constant_0/aclk have been updated from connected ip, but BD cell '/referencias/axis_constant_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </referencias/axis_constant_0> to completely resolve these warnings.
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/gpios_and_leds/drive_gpios_0/input_0
/gpios_and_leds/drive_gpios_0/input_1
/gpios_and_leds/drive_gpios_0/input_2
/gpios_and_leds/drive_gpios_0/input_3
/gpios_and_leds/drive_gpios_1/input_1
/gpios_and_leds/drive_gpios_1/input_2
/gpios_and_leds/drive_gpios_1/input_3
/gpios_and_leds/drive_leds_0/signal_1
/gpios_and_leds/drive_leds_0/signal_2
/gpios_and_leds/drive_leds_0/signal_3
/gpios_and_leds/drive_leds_0/signal_4
/gpios_and_leds/drive_leds_0/signal_5
/gpios_and_leds/drive_leds_0/signal_6
/gpios_and_leds/drive_leds_0/signal_7
/selector_data_in/finish_0
/selector_data_in/finish_1

WARNING: [BD 41-597] NET <level_detector_0_level_detected_1> has no source
Wrote  : <C:\Users\MatiOliva\Documents\00-lockin_redpitaya\hardware\lockin.srcs\sources_1\bd\system\system.bd> 
Wrote  : <C:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
Wrote  : <C:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.srcs/sources_1/bd/system/ui/bd_b0c162a.ui> 
Wrote  : <C:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.srcs/sources_1/bd/system/ui/bd_dcf556ad.ui> 
WARNING: [BD 41-166] Source port for the net:level_detector_0_level_detected_1 is NULL! Connection will be grounded!
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/selector_data_in/data_in_1'(14) to pin '/ADC/M_AXIS_PORT1_tdata'(32) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
Verilog Output written to : c:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.gen/sources_1/bd/system/synth/system.v
WARNING: [BD 41-166] Source port for the net:level_detector_0_level_detected_1 is NULL! Connection will be grounded!
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/selector_data_in/data_in_1'(14) to pin '/ADC/M_AXIS_PORT1_tdata'(32) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
Verilog Output written to : c:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.gen/sources_1/bd/system/sim/system.v
Verilog Output written to : c:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.gen/sources_1/bd/system/hdl/system_wrapper.v
Wrote  : <C:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
Wrote  : <C:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.srcs/sources_1/bd/system/ui/bd_b0c162a.ui> 
Wrote  : <C:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.srcs/sources_1/bd/system/ui/bd_dcf556ad.ui> 
INFO: [BD 41-1029] Generation completed for the IP Integrator block uP/axis_clock_converter_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block uP/ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file c:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.gen/sources_1/bd/system/hw_handoff/system.hwh
Generated Hardware Definition File c:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.gen/sources_1/bd/system/synth/system.hwdef
WARNING: [BD 41-2265] Clock pin for protocol instance pin S_AXIS could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /ADC/signal_split_0
[Mon Mar 25 19:36:32 2024] Launched synth_1...
Run output will be captured here: C:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.runs/synth_1/runme.log
[Mon Mar 25 19:36:32 2024] Launched impl_1...
Run output will be captured here: C:/Users/MatiOliva/Documents/00-lockin_redpitaya/hardware/lockin.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:28 ; elapsed = 00:01:05 . Memory (MB): peak = 3011.258 ; gain = 14.051
exit
INFO: [Common 17-206] Exiting Vivado at Mon Mar 25 19:48:54 2024...
