[2025-09-17 05:42:02] START suite=qualcomm_srv trace=srv768_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv768_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000001 cycles: 2826543 heartbeat IPC: 3.538 cumulative IPC: 3.538 (Simulation time: 00 hr 00 min 37 sec)
Heartbeat CPU 0 instructions: 20000004 cycles: 5301934 heartbeat IPC: 4.04 cumulative IPC: 3.772 (Simulation time: 00 hr 01 min 12 sec)
Warmup finished CPU 0 instructions: 20000004 cycles: 5301934 cumulative IPC: 3.772 (Simulation time: 00 hr 01 min 12 sec)
Warmup complete CPU 0 instructions: 20000004 cycles: 5301934 cumulative IPC: 3.772 (Simulation time: 00 hr 01 min 12 sec)
Heartbeat CPU 0 instructions: 30000004 cycles: 15824258 heartbeat IPC: 0.9504 cumulative IPC: 0.9504 (Simulation time: 00 hr 02 min 30 sec)
Heartbeat CPU 0 instructions: 40000005 cycles: 25922476 heartbeat IPC: 0.9903 cumulative IPC: 0.9699 (Simulation time: 00 hr 03 min 48 sec)
Heartbeat CPU 0 instructions: 50000008 cycles: 35883242 heartbeat IPC: 1.004 cumulative IPC: 0.981 (Simulation time: 00 hr 05 min 05 sec)
Heartbeat CPU 0 instructions: 60000008 cycles: 45651364 heartbeat IPC: 1.024 cumulative IPC: 0.9913 (Simulation time: 00 hr 06 min 20 sec)
Heartbeat CPU 0 instructions: 70000011 cycles: 55871155 heartbeat IPC: 0.9785 cumulative IPC: 0.9887 (Simulation time: 00 hr 07 min 33 sec)
Heartbeat CPU 0 instructions: 80000012 cycles: 66235224 heartbeat IPC: 0.9649 cumulative IPC: 0.9847 (Simulation time: 00 hr 08 min 51 sec)
Heartbeat CPU 0 instructions: 90000016 cycles: 76530421 heartbeat IPC: 0.9713 cumulative IPC: 0.9828 (Simulation time: 00 hr 10 min 10 sec)
Heartbeat CPU 0 instructions: 100000017 cycles: 86330078 heartbeat IPC: 1.02 cumulative IPC: 0.9873 (Simulation time: 00 hr 11 min 26 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv768_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 110000018 cycles: 95916798 heartbeat IPC: 1.043 cumulative IPC: 0.9932 (Simulation time: 00 hr 12 min 35 sec)
Simulation finished CPU 0 instructions: 100000002 cycles: 100116045 cumulative IPC: 0.9988 (Simulation time: 00 hr 13 min 41 sec)
Simulation complete CPU 0 instructions: 100000002 cycles: 100116045 cumulative IPC: 0.9988 (Simulation time: 00 hr 13 min 41 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv768_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 0.9988 instructions: 100000002 cycles: 100116045
CPU 0 Branch Prediction Accuracy: 93.7% MPKI: 11.3 Average ROB Occupancy at Mispredict: 42.15
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.1766
BRANCH_INDIRECT: 0.2927
BRANCH_CONDITIONAL: 9.965
BRANCH_DIRECT_CALL: 0.336
BRANCH_INDIRECT_CALL: 0.2196
BRANCH_RETURN: 0.3085


====Backend Stall Breakdown====
ROB_STALL: 1574778
LQ_STALL: 0
SQ_STALL: 355515


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 200.6587
REPLAY_LOAD: 73.48729
NON_REPLAY_LOAD: 17.528715

== Total ==
ADDR_TRANS: 445663
REPLAY_LOAD: 234204
NON_REPLAY_LOAD: 894911

== Counts ==
ADDR_TRANS: 2221
REPLAY_LOAD: 3187
NON_REPLAY_LOAD: 51054

cpu0->cpu0_STLB TOTAL        ACCESS:    1589315 HIT:    1422989 MISS:     166326 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    1589315 HIT:    1422989 MISS:     166326 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 116.8 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    4731566 HIT:    2809925 MISS:    1921641 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:    3681580 HIT:    2149458 MISS:    1532122 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:     176109 HIT:      84616 MISS:      91493 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:     529060 HIT:     527617 MISS:       1443 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:     344817 HIT:      48234 MISS:     296583 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 39.65 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   13949024 HIT:   10387998 MISS:    3561026 MSHR_MERGE:     987871
cpu0->cpu0_L1I LOAD         ACCESS:   13949024 HIT:   10387998 MISS:    3561026 MSHR_MERGE:     987871
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 23.5 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   24990289 HIT:   22729340 MISS:    2260949 MSHR_MERGE:     631572
cpu0->cpu0_L1D LOAD         ACCESS:   14562993 HIT:   13085086 MISS:    1477907 MSHR_MERGE:     369479
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:   10045604 HIT:    9610500 MISS:     435104 MSHR_MERGE:     258972
cpu0->cpu0_L1D TRANSLATION  ACCESS:     381692 HIT:      33754 MISS:     347938 MSHR_MERGE:       3121
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 37.62 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   11332509 HIT:   10551800 MISS:     780709 MSHR_MERGE:     409179
cpu0->cpu0_ITLB LOAD         ACCESS:   11332509 HIT:   10551800 MISS:     780709 MSHR_MERGE:     409179
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 18.71 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   23483314 HIT:   21850292 MISS:    1633022 MSHR_MERGE:     415237
cpu0->cpu0_DTLB LOAD         ACCESS:   23483314 HIT:   21850292 MISS:    1633022 MSHR_MERGE:     415237
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 16.41 cycles
cpu0->LLC TOTAL        ACCESS:    2204557 HIT:    1987122 MISS:     217435 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:    1532122 HIT:    1383026 MISS:     149096 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:      91493 HIT:      66869 MISS:      24624 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     284359 HIT:     283997 MISS:        362 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:     296583 HIT:     253230 MISS:      43353 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 91.6 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       3969
  ROW_BUFFER_MISS:     213102
  AVG DBUS CONGESTED CYCLE: 7.392
Channel 0 WQ ROW_BUFFER_HIT:      18585
  ROW_BUFFER_MISS:      92799
  FULL:          0
Channel 0 REFRESHES ISSUED:       8343

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       923048       259788       140478         6972
---------------------------------------------------------------
  STLB miss resolved @ L1D                0          575         8054        40380         8064
  STLB miss resolved @ L2C                0         1127        12348        38023         3978
  STLB miss resolved @ LLC                0         1054        28367       132626        15485
  STLB miss resolved @ MEM                0          208         4664        21233        24278

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level              94120        17851       343146       122669         2571
---------------------------------------------------------------
  STLB miss resolved @ L1D                0           78         2221        14009          805
  STLB miss resolved @ L2C                0          106         4740        13193          344
  STLB miss resolved @ LLC                0          196        14312        86710         1537
  STLB miss resolved @ MEM                0           49         2276         8687         3385
[2025-09-17 05:55:44] END   suite=qualcomm_srv trace=srv768_ap (rc=0)
