# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Esercizio_1.3.srcs/sources_1/imports/sources_1/imports/Display7Seg - Vivado/control_unit.vhd" \
"../../../../Esercizio_1.3.srcs/sources_1/imports/sources_1/new/dmux_1_4.vhd" \
"../../../../Esercizio_1.3.srcs/sources_1/imports/sources_1/new/interconnection.vhd" \
"../../../../Esercizio_1.3.srcs/sources_1/imports/sources_1/imports/sources_1/new/mux_16_1.vhd" \
"../../../../Esercizio_1.3.srcs/sources_1/imports/sources_1/imports/sources_1/imports/sources_1/mux_2_1.vhd" \
"../../../../Esercizio_1.3.srcs/sources_1/imports/sources_1/imports/sources_1/imports/new/mux_4_1.vhd" \
"../../../../Esercizio_1.3.srcs/sources_1/new/interconnection_on_board.vhd" \

# Do not sort compile order
nosort
