<!DOCTYPE html><html lang=en><head><meta charset=utf-8><meta http-equiv=X-UA-Compatible content="IE=edge"><meta name=HandheldFriendly content=True><meta name=viewport content="width=device-width,initial-scale=1,maximum-scale=5"><meta name=description content="This article provides a comprehensive guide to the essential Verilog syntax and commands that every beginner should know. Verilog is a powerful hardware description language used for digital circuit d"><meta property=og:type content=article><meta property=og:title content="Verilog Syntax: Essential Commands Every Beginner Should Know"><meta property=og:url content=https://gitceo.com/Verilog-Syntax-Essential-Commands-Every-Beginner-Should-Know.html><meta property=og:site_name content="GitCEO - Computer Engineer Online"><meta property=og:description content="This article provides a comprehensive guide to the essential Verilog syntax and commands that every beginner should know. Verilog is a powerful hardware description language used for digital circuit d"><meta property=og:locale content=en_US><meta property=article:published_time content=2024-07-25T12:27:12.000Z><meta property=article:modified_time content=2024-08-01T06:32:26.158Z><meta property=article:author content="Travis Tang"><meta property=article:tag content=Verilog><meta property=article:tag content="hardware description language"><meta property=article:tag content=commands><meta property=article:tag content=syntax><meta name=twitter:card content=summary><link rel="shortcut icon" href=/images/favicon.png><link rel=icon type=image/png href=/images/logo.png sizes=192x192><link rel=apple-touch-icon sizes=180x180 href=/images/logo.png><title>Verilog Syntax: Essential Commands Every Beginner Should Know</title><link rel=stylesheet href=/css/style.css><link rel=alternate href=/true title="GitCEO - Computer Engineer Online" type=application/atom+xml><meta name=generator content="Hexo 7.3.0"></head><body class="max-width mx-auto px3 ltr"><div id=header-post><a id=menu-icon href=# aria-label=Menu><i class="fa-solid fa-bars fa-lg"></i></a> <a id=menu-icon-tablet href=# aria-label=Menu><i class="fa-solid fa-bars fa-lg"></i></a> <a id=top-icon-tablet href=# aria-label=Top onclick='$("html, body").animate({scrollTop:0},"fast")' style=display:none><i class="fa-solid fa-chevron-up fa-lg"></i></a> <span id=menu><span id=nav><ul><li><a href=/ >Home</a></li><li><a href=/categories/ >Categories</a></li><li><a href=/tags/ >Tags</a></li><li><a href=/archives/ >Writing</a></li><li><a href=/sitemap.xml>Sitemap</a></li><li><a href=/atom.xml>RSS</a></li></ul></span><br><span id=actions><ul><li><a class=icon aria-label="Previous post" href=/Verilog-Simulation-Tools-A-Beginners-Overview.html><i class="fa-solid fa-chevron-left" aria-hidden=true onmouseover='$("#i-prev").toggle()' onmouseout='$("#i-prev").toggle()'></i></a></li><li><a class=icon aria-label="Next post" href=/Visualizing-Data-with-Python-A-Beginners-Guide-using-Matplotlib.html><i class="fa-solid fa-chevron-right" aria-hidden=true onmouseover='$("#i-next").toggle()' onmouseout='$("#i-next").toggle()'></i></a></li><li><a class=icon aria-label="Back to top" href=# onclick='$("html, body").animate({scrollTop:0},"fast")'><i class="fa-solid fa-chevron-up" aria-hidden=true onmouseover='$("#i-top").toggle()' onmouseout='$("#i-top").toggle()'></i></a></li><li><a class=icon aria-label="Share post" href=#><i class="fa-solid fa-share-alt" aria-hidden=true onmouseover='$("#i-share").toggle()' onmouseout='$("#i-share").toggle()' onclick='return $("#share").toggle(),!1'></i></a></li></ul><span id=i-prev class=info style=display:none>Previous post</span> <span id=i-next class=info style=display:none>Next post</span> <span id=i-top class=info style=display:none>Back to top</span> <span id=i-share class=info style=display:none>Share post</span></span><br><div id=share style=display:none><ul><li><a class=icon target=_blank rel=noopener href="http://www.facebook.com/sharer.php?u=https://gitceo.com/Verilog-Syntax-Essential-Commands-Every-Beginner-Should-Know.html"><i class="fab fa-facebook" aria-hidden=true></i></a></li><li><a class=icon target=_blank rel=noopener href="https://twitter.com/share?url=https://gitceo.com/Verilog-Syntax-Essential-Commands-Every-Beginner-Should-Know.html&text=Verilog Syntax: Essential Commands Every Beginner Should Know"><i class="fab fa-twitter" aria-hidden=true></i></a></li><li><a class=icon target=_blank rel=noopener href="http://www.linkedin.com/shareArticle?url=https://gitceo.com/Verilog-Syntax-Essential-Commands-Every-Beginner-Should-Know.html&title=Verilog Syntax: Essential Commands Every Beginner Should Know"><i class="fab fa-linkedin" aria-hidden=true></i></a></li><li><a class=icon target=_blank rel=noopener href="https://pinterest.com/pin/create/bookmarklet/?url=https://gitceo.com/Verilog-Syntax-Essential-Commands-Every-Beginner-Should-Know.html&is_video=false&description=Verilog Syntax: Essential Commands Every Beginner Should Know"><i class="fab fa-pinterest" aria-hidden=true></i></a></li><li><a class=icon href="mailto:?subject=Verilog Syntax: Essential Commands Every Beginner Should Know&body=Check out this article: https://gitceo.com/Verilog-Syntax-Essential-Commands-Every-Beginner-Should-Know.html"><i class="fa-solid fa-envelope" aria-hidden=true></i></a></li><li><a class=icon target=_blank rel=noopener href="https://getpocket.com/save?url=https://gitceo.com/Verilog-Syntax-Essential-Commands-Every-Beginner-Should-Know.html&title=Verilog Syntax: Essential Commands Every Beginner Should Know"><i class="fab fa-get-pocket" aria-hidden=true></i></a></li><li><a class=icon target=_blank rel=noopener href="http://reddit.com/submit?url=https://gitceo.com/Verilog-Syntax-Essential-Commands-Every-Beginner-Should-Know.html&title=Verilog Syntax: Essential Commands Every Beginner Should Know"><i class="fab fa-reddit" aria-hidden=true></i></a></li><li><a class=icon target=_blank rel=noopener href="http://www.stumbleupon.com/submit?url=https://gitceo.com/Verilog-Syntax-Essential-Commands-Every-Beginner-Should-Know.html&title=Verilog Syntax: Essential Commands Every Beginner Should Know"><i class="fab fa-stumbleupon" aria-hidden=true></i></a></li><li><a class=icon target=_blank rel=noopener href="http://digg.com/submit?url=https://gitceo.com/Verilog-Syntax-Essential-Commands-Every-Beginner-Should-Know.html&title=Verilog Syntax: Essential Commands Every Beginner Should Know"><i class="fab fa-digg" aria-hidden=true></i></a></li><li><a class=icon target=_blank rel=noopener href="http://www.tumblr.com/share/link?url=https://gitceo.com/Verilog-Syntax-Essential-Commands-Every-Beginner-Should-Know.html&name=Verilog Syntax: Essential Commands Every Beginner Should Know&description=&lt;h3 id=&#34;Introduction-to-Verilog&#34;&gt;&lt;a href=&#34;#Introduction-to-Verilog&#34; class=&#34;headerlink&#34; title=&#34;Introduction to Verilog&#34;&gt;&lt;/a&gt;Introduction to Verilog&lt;/h3&gt;&lt;p&gt;Verilog is a hardware description language (HDL) that enables engineers and designers to model and simulate electronic systems and digital circuits. By learning Verilog, you gain the ability to describe hardware design in a textual format, which can then be synthesized into actual hardware components or be used for simulation purposes. This guide will focus on essential Verilog commands and syntax that you need to grasp as a beginner in digital design. With clear examples and thorough explanations, this article serves as a valuable resource for anyone looking to dive into the world of Verilog.&lt;/p&gt;"><i class="fab fa-tumblr" aria-hidden=true></i></a></li><li><a class=icon target=_blank rel=noopener href="https://news.ycombinator.com/submitlink?u=https://gitceo.com/Verilog-Syntax-Essential-Commands-Every-Beginner-Should-Know.html&t=Verilog Syntax: Essential Commands Every Beginner Should Know"><i class="fab fa-hacker-news" aria-hidden=true></i></a></li></ul></div><div id=toc><ol class=toc><li class="toc-item toc-level-3"><a class=toc-link href=#Introduction-to-Verilog><span class=toc-number>1.</span> <span class=toc-text>Introduction to Verilog</span></a></li><li class="toc-item toc-level-3"><a class=toc-link href=#1-Basic-Structure-and-Modules><span class=toc-number>2.</span> <span class=toc-text>1. Basic Structure and Modules</span></a></li><li class="toc-item toc-level-3"><a class=toc-link href=#2-Variable-Declarations><span class=toc-number>3.</span> <span class=toc-text>2. Variable Declarations</span></a></li><li class="toc-item toc-level-3"><a class=toc-link href=#3-Operators><span class=toc-number>4.</span> <span class=toc-text>3. Operators</span></a></li><li class="toc-item toc-level-3"><a class=toc-link href=#4-Control-Structures><span class=toc-number>5.</span> <span class=toc-text>4. Control Structures</span></a></li><li class="toc-item toc-level-3"><a class=toc-link href=#5-Always-Blocks-and-Sensitivity-List><span class=toc-number>6.</span> <span class=toc-text>5. Always Blocks and Sensitivity List</span></a></li><li class="toc-item toc-level-3"><a class=toc-link href=#Conclusion><span class=toc-number>7.</span> <span class=toc-text>Conclusion</span></a></li></ol></div></span></div><div class="content index py4"><article class="post h-entry" itemscope itemtype=http://schema.org/BlogPosting><header><h1 class="posttitle p-name" itemprop="name headline">Verilog Syntax: Essential Commands Every Beginner Should Know</h1><div class=meta><span class="author p-author h-card" itemprop=author itemscope itemtype=http://schema.org/Person><span class=p-name itemprop=name>Travis Tang</span></span><div class=postdate><time datetime=2024-07-25T12:27:12.000Z class=dt-published itemprop=datePublished>2024-07-25</time></div><div class=article-category><i class="fa-solid fa-archive"></i> <a class=category-link href=/categories/verilog/ >verilog</a> › <a class=category-link href=/categories/verilog/digital-design/ >digital design</a></div><div class=article-tag><i class="fa-solid fa-tag"></i> <a class=p-category href=/tags/Verilog/ rel=tag>Verilog</a>, <a class=p-category href=/tags/commands/ rel=tag>commands</a>, <a class=p-category href=/tags/hardware-description-language/ rel=tag>hardware description language</a>, <a class=p-category href=/tags/syntax/ rel=tag>syntax</a></div></div></header><div class="content e-content" itemprop=articleBody><h3 id=Introduction-to-Verilog><a href=#Introduction-to-Verilog class=headerlink title="Introduction to Verilog"></a>Introduction to Verilog</h3><p>Verilog is a hardware description language (HDL) that enables engineers and designers to model and simulate electronic systems and digital circuits. By learning Verilog, you gain the ability to describe hardware design in a textual format, which can then be synthesized into actual hardware components or be used for simulation purposes. This guide will focus on essential Verilog commands and syntax that you need to grasp as a beginner in digital design. With clear examples and thorough explanations, this article serves as a valuable resource for anyone looking to dive into the world of Verilog.</p><span id=more></span><h3 id=1-Basic-Structure-and-Modules><a href=#1-Basic-Structure-and-Modules class=headerlink title="1. Basic Structure and Modules"></a>1. Basic Structure and Modules</h3><p>In Verilog, the fundamental building blocks are modules. A module defines a hardware component and its associated behavior. Here’s a simple module example:</p><figure class="highlight verilog"><table><tr><td class=gutter><pre><span class=line>1</span><br><span class=line>2</span><br><span class=line>3</span><br><span class=line>4</span><br><span class=line>5</span><br><span class=line>6</span><br><span class=line>7</span><br></pre></td><td class=code><pre><span class=line><span class=keyword>module</span> and_gate (</span><br><span class=line>    <span class=keyword>input</span> <span class=keyword>wire</span> a,  <span class=comment>// Input A</span></span><br><span class=line>    <span class=keyword>input</span> <span class=keyword>wire</span> b,  <span class=comment>// Input B</span></span><br><span class=line>    <span class=keyword>output</span> <span class=keyword>wire</span> y  <span class=comment>// Output Y</span></span><br><span class=line>);</span><br><span class=line>    <span class=keyword>assign</span> y = a &amp; b;  <span class=comment>// Assign output Y as the result of A AND B</span></span><br><span class=line><span class=keyword>endmodule</span></span><br></pre></td></tr></table></figure><p>In the above example, a module named “and_gate” is created with two inputs and one output. The <code>assign</code> statement is used to represent combinational logic, where output <code>y</code> is assigned the logical AND of inputs <code>a</code> and <code>b</code>.</p><h3 id=2-Variable-Declarations><a href=#2-Variable-Declarations class=headerlink title="2. Variable Declarations"></a>2. Variable Declarations</h3><p>In Verilog, you can declare various types of identifiers that represent signals. Here are common variable types:</p><ul><li><code>wire</code>: Represents a physical connection and can be driven by continuous assignments.</li><li><code>reg</code>: Represents a variable that can hold a value; typically used in procedural blocks.</li></ul><p>Example of variable declaration:</p><figure class="highlight verilog"><table><tr><td class=gutter><pre><span class=line>1</span><br><span class=line>2</span><br></pre></td><td class=code><pre><span class=line><span class=keyword>wire</span> wire_signal;      <span class=comment>// A wire type signal</span></span><br><span class=line><span class=keyword>reg</span> [<span class=number>3</span>:<span class=number>0</span>] reg_signal;  <span class=comment>// A 4-bit register</span></span><br></pre></td></tr></table></figure><h3 id=3-Operators><a href=#3-Operators class=headerlink title="3. Operators"></a>3. Operators</h3><p>Verilog offers various operators for operations such as arithmetic, logical, and bitwise calculations. Here are some commonly used operators:</p><ul><li>Arithmetic: <code>+</code>, <code>-</code>, <code>*</code>, <code>/</code></li><li>Logical: <code>&amp;&amp;</code>, <code>||</code>, <code>!</code></li><li>Bitwise: <code>&amp;</code>, <code>|</code>, <code>^</code></li></ul><p>Example:</p><figure class="highlight verilog"><table><tr><td class=gutter><pre><span class=line>1</span><br><span class=line>2</span><br></pre></td><td class=code><pre><span class=line><span class=keyword>reg</span> [<span class=number>3</span>:<span class=number>0</span>] a, b, result;</span><br><span class=line>result = a + b;  <span class=comment>// Perform addition on two 4-bit registers</span></span><br></pre></td></tr></table></figure><h3 id=4-Control-Structures><a href=#4-Control-Structures class=headerlink title="4. Control Structures"></a>4. Control Structures</h3><p>Verilog supports various control structures that contribute to defining the behavior of your design. Here are some key structures:</p><ul><li><strong>if-else:</strong> Conditional logic</li><li><strong>case:</strong> Multi-way branching</li><li><strong>for loops:</strong> Iterative processing</li></ul><p>Example of an <code>if-else</code> statement:</p><figure class="highlight verilog"><table><tr><td class=gutter><pre><span class=line>1</span><br><span class=line>2</span><br><span class=line>3</span><br><span class=line>4</span><br><span class=line>5</span><br><span class=line>6</span><br><span class=line>7</span><br></pre></td><td class=code><pre><span class=line><span class=keyword>always</span> @(*) <span class=keyword>begin</span></span><br><span class=line>    <span class=keyword>if</span> (a &gt; b) <span class=keyword>begin</span></span><br><span class=line>        result = a;  <span class=comment>// Assign result if A is greater than B</span></span><br><span class=line>    <span class=keyword>end</span> <span class=keyword>else</span> <span class=keyword>begin</span></span><br><span class=line>        result = b;  <span class=comment>// Otherwise, assign B</span></span><br><span class=line>    <span class=keyword>end</span></span><br><span class=line><span class=keyword>end</span></span><br></pre></td></tr></table></figure><h3 id=5-Always-Blocks-and-Sensitivity-List><a href=#5-Always-Blocks-and-Sensitivity-List class=headerlink title="5. Always Blocks and Sensitivity List"></a>5. Always Blocks and Sensitivity List</h3><p>The <code>always</code> block is essential for describing sequential behavior in Verilog. It can be triggered by changes in the sensitivity list, which defines the signals that prompt execution.</p><p>Example:</p><figure class="highlight verilog"><table><tr><td class=gutter><pre><span class=line>1</span><br><span class=line>2</span><br><span class=line>3</span><br></pre></td><td class=code><pre><span class=line><span class=keyword>always</span> @(<span class=keyword>posedge</span> clock) <span class=keyword>begin</span></span><br><span class=line>    reg_signal &lt;= input_signal;  <span class=comment>// Non-blocking assignment on clock&#x27;s rising edge</span></span><br><span class=line><span class=keyword>end</span></span><br></pre></td></tr></table></figure><h3 id=Conclusion><a href=#Conclusion class=headerlink title=Conclusion></a>Conclusion</h3><p>Gaining proficiency in Verilog can significantly enhance your capability in digital design and hardware development. By mastering the essential commands and syntax outlined in this article, beginners will be well-prepared to implement more complex designs and simulations. Understanding how to structure your modules, declare variables, utilize operators, and employ control structures is crucial for success in this field. Continue practicing with examples and projects to solidify your understanding and develop your skills further.</p><p>I strongly encourage everyone to bookmark my site <a href=https://gitceo.com/ >GitCEO</a>, as it contains a wealth of resources covering cutting-edge computer technology and programming tutorials. This site is invaluable for anyone looking to efficiently learn and reference all aspects of technology. Join me in exploring the exciting world of digital design and enhance your coding journey!</p></div></article><div id=footer-post-container><div id=footer-post><div id=nav-footer style=display:none><ul><li><a href=/ >Home</a></li><li><a href=/categories/ >Categories</a></li><li><a href=/tags/ >Tags</a></li><li><a href=/archives/ >Writing</a></li><li><a href=/sitemap.xml>Sitemap</a></li><li><a href=/atom.xml>RSS</a></li></ul></div><div id=toc-footer style=display:none><ol class=toc><li class="toc-item toc-level-3"><a class=toc-link href=#Introduction-to-Verilog><span class=toc-number>1.</span> <span class=toc-text>Introduction to Verilog</span></a></li><li class="toc-item toc-level-3"><a class=toc-link href=#1-Basic-Structure-and-Modules><span class=toc-number>2.</span> <span class=toc-text>1. Basic Structure and Modules</span></a></li><li class="toc-item toc-level-3"><a class=toc-link href=#2-Variable-Declarations><span class=toc-number>3.</span> <span class=toc-text>2. Variable Declarations</span></a></li><li class="toc-item toc-level-3"><a class=toc-link href=#3-Operators><span class=toc-number>4.</span> <span class=toc-text>3. Operators</span></a></li><li class="toc-item toc-level-3"><a class=toc-link href=#4-Control-Structures><span class=toc-number>5.</span> <span class=toc-text>4. Control Structures</span></a></li><li class="toc-item toc-level-3"><a class=toc-link href=#5-Always-Blocks-and-Sensitivity-List><span class=toc-number>6.</span> <span class=toc-text>5. Always Blocks and Sensitivity List</span></a></li><li class="toc-item toc-level-3"><a class=toc-link href=#Conclusion><span class=toc-number>7.</span> <span class=toc-text>Conclusion</span></a></li></ol></div><div id=share-footer style=display:none><ul><li><a class=icon target=_blank rel=noopener href="http://www.facebook.com/sharer.php?u=https://gitceo.com/Verilog-Syntax-Essential-Commands-Every-Beginner-Should-Know.html"><i class="fab fa-facebook fa-lg" aria-hidden=true></i></a></li><li><a class=icon target=_blank rel=noopener href="https://twitter.com/share?url=https://gitceo.com/Verilog-Syntax-Essential-Commands-Every-Beginner-Should-Know.html&text=Verilog Syntax: Essential Commands Every Beginner Should Know"><i class="fab fa-twitter fa-lg" aria-hidden=true></i></a></li><li><a class=icon target=_blank rel=noopener href="http://www.linkedin.com/shareArticle?url=https://gitceo.com/Verilog-Syntax-Essential-Commands-Every-Beginner-Should-Know.html&title=Verilog Syntax: Essential Commands Every Beginner Should Know"><i class="fab fa-linkedin fa-lg" aria-hidden=true></i></a></li><li><a class=icon target=_blank rel=noopener href="https://pinterest.com/pin/create/bookmarklet/?url=https://gitceo.com/Verilog-Syntax-Essential-Commands-Every-Beginner-Should-Know.html&is_video=false&description=Verilog Syntax: Essential Commands Every Beginner Should Know"><i class="fab fa-pinterest fa-lg" aria-hidden=true></i></a></li><li><a class=icon href="mailto:?subject=Verilog Syntax: Essential Commands Every Beginner Should Know&body=Check out this article: https://gitceo.com/Verilog-Syntax-Essential-Commands-Every-Beginner-Should-Know.html"><i class="fa-solid fa-envelope fa-lg" aria-hidden=true></i></a></li><li><a class=icon target=_blank rel=noopener href="https://getpocket.com/save?url=https://gitceo.com/Verilog-Syntax-Essential-Commands-Every-Beginner-Should-Know.html&title=Verilog Syntax: Essential Commands Every Beginner Should Know"><i class="fab fa-get-pocket fa-lg" aria-hidden=true></i></a></li><li><a class=icon target=_blank rel=noopener href="http://reddit.com/submit?url=https://gitceo.com/Verilog-Syntax-Essential-Commands-Every-Beginner-Should-Know.html&title=Verilog Syntax: Essential Commands Every Beginner Should Know"><i class="fab fa-reddit fa-lg" aria-hidden=true></i></a></li><li><a class=icon target=_blank rel=noopener href="http://www.stumbleupon.com/submit?url=https://gitceo.com/Verilog-Syntax-Essential-Commands-Every-Beginner-Should-Know.html&title=Verilog Syntax: Essential Commands Every Beginner Should Know"><i class="fab fa-stumbleupon fa-lg" aria-hidden=true></i></a></li><li><a class=icon target=_blank rel=noopener href="http://digg.com/submit?url=https://gitceo.com/Verilog-Syntax-Essential-Commands-Every-Beginner-Should-Know.html&title=Verilog Syntax: Essential Commands Every Beginner Should Know"><i class="fab fa-digg fa-lg" aria-hidden=true></i></a></li><li><a class=icon target=_blank rel=noopener href="http://www.tumblr.com/share/link?url=https://gitceo.com/Verilog-Syntax-Essential-Commands-Every-Beginner-Should-Know.html&name=Verilog Syntax: Essential Commands Every Beginner Should Know&description=&lt;h3 id=&#34;Introduction-to-Verilog&#34;&gt;&lt;a href=&#34;#Introduction-to-Verilog&#34; class=&#34;headerlink&#34; title=&#34;Introduction to Verilog&#34;&gt;&lt;/a&gt;Introduction to Verilog&lt;/h3&gt;&lt;p&gt;Verilog is a hardware description language (HDL) that enables engineers and designers to model and simulate electronic systems and digital circuits. By learning Verilog, you gain the ability to describe hardware design in a textual format, which can then be synthesized into actual hardware components or be used for simulation purposes. This guide will focus on essential Verilog commands and syntax that you need to grasp as a beginner in digital design. With clear examples and thorough explanations, this article serves as a valuable resource for anyone looking to dive into the world of Verilog.&lt;/p&gt;"><i class="fab fa-tumblr fa-lg" aria-hidden=true></i></a></li><li><a class=icon target=_blank rel=noopener href="https://news.ycombinator.com/submitlink?u=https://gitceo.com/Verilog-Syntax-Essential-Commands-Every-Beginner-Should-Know.html&t=Verilog Syntax: Essential Commands Every Beginner Should Know"><i class="fab fa-hacker-news fa-lg" aria-hidden=true></i></a></li></ul></div><div id=actions-footer><a id=menu class=icon href=# onclick='return $("#nav-footer").toggle(),!1'><i class="fa-solid fa-bars fa-lg" aria-hidden=true></i> Menu</a> <a id=toc class=icon href=# onclick='return $("#toc-footer").toggle(),!1'><i class="fa-solid fa-list fa-lg" aria-hidden=true></i> TOC</a> <a id=share class=icon href=# onclick='return $("#share-footer").toggle(),!1'><i class="fa-solid fa-share-alt fa-lg" aria-hidden=true></i> Share</a> <a id=top style=display:none class=icon href=# onclick='$("html, body").animate({scrollTop:0},"fast")'><i class="fa-solid fa-chevron-up fa-lg" aria-hidden=true></i> Top</a></div></div></div><footer id=footer><div class=footer-left>Copyright &copy; 2020-2024 Travis Tang</div><div class=footer-right><nav><ul><li><a href=/ >Home</a></li><li><a href=/categories/ >Categories</a></li><li><a href=/tags/ >Tags</a></li><li><a href=/archives/ >Writing</a></li><li><a href=/sitemap.xml>Sitemap</a></li><li><a href=/atom.xml>RSS</a></li></ul></nav></div></footer></div><link rel=preload as=style href=https://cdnjs.cloudflare.com/ajax/libs/font-awesome/6.4.0/css/all.min.css crossorigin=anonymous onload='this.onload=null,this.rel="stylesheet"'><script src=https://cdnjs.cloudflare.com/ajax/libs/jquery/3.6.0/jquery.min.js crossorigin=anonymous></script><script src=https://cdnjs.cloudflare.com/ajax/libs/clipboard.js/2.0.7/clipboard.min.js crossorigin=anonymous></script><script type=text/javascript>$(function(){$(".highlight table").before('<span class="btn-copy tooltipped tooltipped-sw" aria-label="Copy to clipboard!"><i class="fa-regular fa-clone"></i></span>'),new ClipboardJS(".btn-copy",{text:function(e){return Array.from(e.nextElementSibling.querySelectorAll(".code")).reduce((e,t)=>e+t.innerText+"\n","")}}).on("success",function(e){e.trigger.setAttribute("aria-label","Copied!"),e.clearSelection()})})</script><script src=/js/main.js></script><script type=text/javascript>var owa_baseUrl="https://statistics.evzs.com/",owa_cmds=owa_cmds||[];owa_cmds.push(["setSiteId","e693333f71770d82c121a3f15f2e5478"]),owa_cmds.push(["trackPageView"]),owa_cmds.push(["trackClicks"]),function(){var e=document.createElement("script"),a=(e.type="text/javascript",e.async=!0,owa_baseUrl="https:"==document.location.protocol?window.owa_baseSecUrl||owa_baseUrl.replace(/http:/,"https:"):owa_baseUrl,e.src=owa_baseUrl+"modules/base/dist/owa.tracker.js",document.getElementsByTagName("script")[0]);a.parentNode.insertBefore(e,a)}()</script></body></html>