

================================================================
== Vivado HLS Report for 'Sobel'
================================================================
* Date:           Mon Nov  4 20:48:50 2013

* Version:        2013.1 (build date: Thu Mar 21 12:53:03 PM 2013)
* Project:        prj
* Solution:       solution2
* Product family: zynq zynq_fpv6 
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |   6.67|      5.48|        0.83|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+--------+-----+--------+---------+
    |    Latency   |   Interval   | Pipeline|
    | min |   max  | min |   max  |   Type  |
    +-----+--------+-----+--------+---------+
    |   79|  312494|   79|  312494|   none  |
    +-----+--------+-----+--------+---------+

    + Detail: 
        * Instance: 
        +------------------------------------------------------------------+--------------------------------------------------------+-----+--------+-----+--------+---------+
        |                                                                  |                                                        |    Latency   |   Interval   | Pipeline|
        |                             Instance                             |                         Module                         | min |   max  | min |   max  |   Type  |
        +------------------------------------------------------------------+--------------------------------------------------------+-----+--------+-----+--------+---------+
        |grp_filter_opr_filter2d_kernel_16_16_int_int_480_640_3_3_s_fu_49  |filter_opr_filter2d_kernel_16_16_int_int_480_640_3_3_s  |   78|  312493|   78|  312493|   none  |
        +------------------------------------------------------------------+--------------------------------------------------------+-----+--------+-----+--------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|Expression       |        -|      -|       0|      2|
|FIFO             |        -|      -|       -|      -|
|Instance         |        9|      -|    1324|   1947|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|      -|
|Register         |        -|      -|       3|      -|
|ShiftMemory      |        -|      -|       -|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        9|      0|    1327|   1949|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        3|      0|       1|      3|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +------------------------------------------------------------------+--------------------------------------------------------+---------+-------+------+------+
    |                             Instance                             |                         Module                         | BRAM_18K| DSP48E|  FF  |  LUT |
    +------------------------------------------------------------------+--------------------------------------------------------+---------+-------+------+------+
    |grp_filter_opr_filter2d_kernel_16_16_int_int_480_640_3_3_s_fu_49  |filter_opr_filter2d_kernel_16_16_int_int_480_640_3_3_s  |        9|      0|  1324|  1947|
    +------------------------------------------------------------------+--------------------------------------------------------+---------+-------+------+------+
    |Total                                                             |                                                        |        9|      0|  1324|  1947|
    +------------------------------------------------------------------+--------------------------------------------------------+---------+-------+------+------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Shift register: 
    N/A

    * Expression: 
    +---------------+----------+-------+---+----+------------+------------+
    | Variable Name | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------+----------+-------+---+----+------------+------------+
    |ap_sig_bdd_52  |    or    |      0|  0|   2|           1|           1|
    +---------------+----------+-------+---+----+------------+------------+
    |Total          |          |      0|  0|   2|           1|           1|
    +---------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    +----------------------------------------------------------------------------------------+---+-----+-----------+
    |                                          Name                                          | FF| Bits| Const Bits|
    +----------------------------------------------------------------------------------------+---+-----+-----------+
    |ap_CS_fsm                                                                               |  1|    1|          0|
    |ap_done_reg                                                                             |  1|    1|          0|
    |grp_filter_opr_filter2d_kernel_16_16_int_int_480_640_3_3_s_fu_49_ap_start_ap_start_reg  |  1|    1|          0|
    +----------------------------------------------------------------------------------------+---+-----+-----------+
    |Total                                                                                   |  3|    3|          0|
    +----------------------------------------------------------------------------------------+---+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------------+-----+-----+---------+---------------------+--------------+
|          RTL Ports          | Dir | Bits| Protocol|    Source Object    |    C Type    |
+-----------------------------+-----+-----+---------+---------------------+--------------+
|ap_clk                       |  in |    1|        -|        Sobel        | return value |
|ap_rst                       |  in |    1|        -|        Sobel        | return value |
|ap_start                     |  in |    1|        -|        Sobel        | return value |
|ap_done                      | out |    1|        -|        Sobel        | return value |
|ap_continue                  |  in |    1|        -|        Sobel        | return value |
|ap_idle                      | out |    1|        -|        Sobel        | return value |
|ap_ready                     | out |    1|        -|        Sobel        | return value |
|src_rows_V_read              |  in |   12| ap_none |   src_rows_V_read   |    scalar    |
|src_cols_V_read              |  in |   12| ap_none |   src_cols_V_read   |    scalar    |
|src_data_stream_0_V_dout     |  in |    8| ap_fifo | src_data_stream_0_V |    pointer   |
|src_data_stream_0_V_empty_n  |  in |    1| ap_fifo | src_data_stream_0_V |    pointer   |
|src_data_stream_0_V_read     | out |    1| ap_fifo | src_data_stream_0_V |    pointer   |
|src_data_stream_1_V_dout     |  in |    8| ap_fifo | src_data_stream_1_V |    pointer   |
|src_data_stream_1_V_empty_n  |  in |    1| ap_fifo | src_data_stream_1_V |    pointer   |
|src_data_stream_1_V_read     | out |    1| ap_fifo | src_data_stream_1_V |    pointer   |
|src_data_stream_2_V_dout     |  in |    8| ap_fifo | src_data_stream_2_V |    pointer   |
|src_data_stream_2_V_empty_n  |  in |    1| ap_fifo | src_data_stream_2_V |    pointer   |
|src_data_stream_2_V_read     | out |    1| ap_fifo | src_data_stream_2_V |    pointer   |
|dst_data_stream_0_V_din      | out |    8| ap_fifo | dst_data_stream_0_V |    pointer   |
|dst_data_stream_0_V_full_n   |  in |    1| ap_fifo | dst_data_stream_0_V |    pointer   |
|dst_data_stream_0_V_write    | out |    1| ap_fifo | dst_data_stream_0_V |    pointer   |
|dst_data_stream_1_V_din      | out |    8| ap_fifo | dst_data_stream_1_V |    pointer   |
|dst_data_stream_1_V_full_n   |  in |    1| ap_fifo | dst_data_stream_1_V |    pointer   |
|dst_data_stream_1_V_write    | out |    1| ap_fifo | dst_data_stream_1_V |    pointer   |
|dst_data_stream_2_V_din      | out |    8| ap_fifo | dst_data_stream_2_V |    pointer   |
|dst_data_stream_2_V_full_n   |  in |    1| ap_fifo | dst_data_stream_2_V |    pointer   |
|dst_data_stream_2_V_write    | out |    1| ap_fifo | dst_data_stream_2_V |    pointer   |
+-----------------------------+-----+-----+---------+---------------------+--------------+

