{"Source Block": ["oh/elink/dv/elink_e16_model.v@3959:3973@HdlStmProcess", "   //# FIFO full indication\n   assign wr_fifo_full_next = (wr_gray_next[FAD-2:0] == rd_gray_pointer[FAD-2:0]) &\n                              (wr_gray_next[FAD]     ^  rd_gray_pointer[FAD])     &\n                              (wr_gray_next[FAD-1]   ^  rd_gray_pointer[FAD-1]);\n\t\t\t      \n   always @ (posedge cclk or posedge reset)\n     if(reset)\n       wr_fifo_full <= 1'b0;\n     else if(cclk_en)\n       wr_fifo_full <=wr_fifo_full_next;\n\n   //#############################\n   //# FIFO Read State Machine\n   //#############################\n    \n"], "Clone Blocks": [["oh/elink/dv/elink_e16_model.v@3955:3967", "\n   //# Gray Pointer Conversion (for more reliable synchronization)!\n   assign wr_gray_next[FAD:0] = {1'b0,wr_binary_next[FAD:1]} ^ wr_binary_next[FAD:0];\n\n   //# FIFO full indication\n   assign wr_fifo_full_next = (wr_gray_next[FAD-2:0] == rd_gray_pointer[FAD-2:0]) &\n                              (wr_gray_next[FAD]     ^  rd_gray_pointer[FAD])     &\n                              (wr_gray_next[FAD-1]   ^  rd_gray_pointer[FAD-1]);\n\t\t\t      \n   always @ (posedge cclk or posedge reset)\n     if(reset)\n       wr_fifo_full <= 1'b0;\n     else if(cclk_en)\n"], ["oh/elink/dv/elink_e16_model.v@2286:2296", "\n   //# Gray Pointer Conversion (for more reliable synchronization)!\n   assign rd_gray_next[FAD:0]  = {1'b0,rd_binary_next[FAD:1]} ^ rd_binary_next[FAD:0];\n\n   //# FIFO empty indication\n   assign fifo_empty_next = (rd_gray_next[FAD:0]==wr_gray_pointer[FAD:0]);\n\n   always @ (posedge cclk or posedge reset)\n     if(reset)\n       fifo_empty <= 1'b1;\n     else if(cclk_en)\n"], ["oh/elink/dv/elink_e16_model.v@2256:2270", "   assign fifo_full_next_rlc = \n\t\t\t   (wr_gray_next_rlc[FAD-2:0] == rd_gray_pointer_rlc[FAD-2:0]) &\n                           (wr_gray_next_rlc[FAD]     ^  rd_gray_pointer_rlc[FAD])     &\n                           (wr_gray_next_rlc[FAD-1]   ^  rd_gray_pointer_rlc[FAD-1]);\n\t\t\t      \n   always @ (posedge rxi_lclk or posedge reset)\n     if(reset)\n       fifo_full_rlc <= 1'b0;\n     else \n       fifo_full_rlc <= fifo_full_next_rlc;\n\n   //#############################\n   //# FIFO Read State Machine\n   //#############################\n    \n"]], "Diff Content": {"Delete": [[3964, "   always @ (posedge cclk or posedge reset)\n"], [3965, "     if(reset)\n"], [3966, "       wr_fifo_full <= 1'b0;\n"], [3967, "     else if(cclk_en)\n"], [3968, "       wr_fifo_full <=wr_fifo_full_next;\n"]], "Add": [[3968, "   reg [3:0]   grants_reg;\n"]]}}