verilog xil_defaultlib --include "../../../../sinus.srcs/sources_1/bd/design_1/ipshared/4868" \
"../../../bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_clk_wiz.v" \
"../../../bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.v" \
"../../../bd/design_1/ip/design_1_big_ben_0_0/sim/design_1_big_ben_0_0.v" \
"../../../bd/design_1/ip/design_1_driver_output_0_0/sim/design_1_driver_output_0_0.v" \
"../../../bd/design_1/ip/design_1_sinus_sampler_0_0/sim/design_1_sinus_sampler_0_0.v" \
"../../../bd/design_1/ip/design_1_clocker_0_0/sim/design_1_clocker_0_0.v" \
"../../../bd/design_1/sim/design_1.v" \

verilog xil_defaultlib "glbl.v"

nosort
