{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1534315861541 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1534315861541 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Aug 15 16:50:53 2018 " "Processing started: Wed Aug 15 16:50:53 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1534315861541 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1534315861541 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off part2 -c part2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off part2 -c part2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1534315861541 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1534315864385 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../../lab02/part5/part2.vhd " "Can't analyze file -- file ../../lab02/part5/part2.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1534315864557 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ciruita.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ciruita.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CircuitA-Structure " "Found design unit 1: CircuitA-Structure" {  } { { "CiruitA.vhd" "" { Text "Z:/comp3222/lab03/part 2/CiruitA.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1534315865369 ""} { "Info" "ISGN_ENTITY_NAME" "1 CircuitA " "Found entity 1: CircuitA" {  } { { "CiruitA.vhd" "" { Text "Z:/comp3222/lab03/part 2/CiruitA.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1534315865369 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1534315865369 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file comparator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Comparator-Structure " "Found design unit 1: Comparator-Structure" {  } { { "Comparator.vhd" "" { Text "Z:/comp3222/lab03/part 2/Comparator.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1534315865432 ""} { "Info" "ISGN_ENTITY_NAME" "1 Comparator " "Found entity 1: Comparator" {  } { { "Comparator.vhd" "" { Text "Z:/comp3222/lab03/part 2/Comparator.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1534315865432 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1534315865432 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "2_in_one_mul.vhd 2 1 " "Found 2 design units, including 1 entities, in source file 2_in_one_mul.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mul_2_in_1-behavior " "Found design unit 1: mul_2_in_1-behavior" {  } { { "2_in_one_mul.vhd" "" { Text "Z:/comp3222/lab03/part 2/2_in_one_mul.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1534315865479 ""} { "Info" "ISGN_ENTITY_NAME" "1 mul_2_in_1 " "Found entity 1: mul_2_in_1" {  } { { "2_in_one_mul.vhd" "" { Text "Z:/comp3222/lab03/part 2/2_in_one_mul.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1534315865479 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1534315865479 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../part 1/displayNumber.vhd " "Can't analyze file -- file ../part 1/displayNumber.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1534315865526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fulladder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fulladd-LogicFunction " "Found design unit 1: fulladd-LogicFunction" {  } { { "fulladder.vhd" "" { Text "Z:/comp3222/lab03/part 2/fulladder.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1534315865588 ""} { "Info" "ISGN_ENTITY_NAME" "1 fulladd " "Found entity 1: fulladd" {  } { { "fulladder.vhd" "" { Text "Z:/comp3222/lab03/part 2/fulladder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1534315865588 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1534315865588 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../part 1/circuitB.vhd " "Can't analyze file -- file ../part 1/circuitB.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1534315865635 ""}
{ "Warning" "WSGN_SEARCH_FILE" "part2.vhd 2 1 " "Using design file part2.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 part2-Structure " "Found design unit 1: part2-Structure" {  } { { "part2.vhd" "" { Text "Z:/comp3222/lab03/part 2/part2.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1534315866323 ""} { "Info" "ISGN_ENTITY_NAME" "1 part2 " "Found entity 1: part2" {  } { { "part2.vhd" "" { Text "Z:/comp3222/lab03/part 2/part2.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1534315866323 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1534315866323 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "part2 " "Elaborating entity \"part2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1534315866385 ""}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "LEDG\[6\] part2.vhd(11) " "Using initial value X (don't care) for net \"LEDG\[6\]\" at part2.vhd(11)" {  } { { "part2.vhd" "" { Text "Z:/comp3222/lab03/part 2/part2.vhd" 11 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534315866401 "|part2"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "LEDG\[2..1\] part2.vhd(11) " "Using initial value X (don't care) for net \"LEDG\[2..1\]\" at part2.vhd(11)" {  } { { "part2.vhd" "" { Text "Z:/comp3222/lab03/part 2/part2.vhd" 11 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1534315866401 "|part2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Comparator Comparator:stage1 " "Elaborating entity \"Comparator\" for hierarchy \"Comparator:stage1\"" {  } { { "part2.vhd" "stage1" { Text "Z:/comp3222/lab03/part 2/part2.vhd" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534315866448 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CircuitA CircuitA:stage2 " "Elaborating entity \"CircuitA\" for hierarchy \"CircuitA:stage2\"" {  } { { "part2.vhd" "stage2" { Text "Z:/comp3222/lab03/part 2/part2.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534315866463 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mul_2_in_1 mul_2_in_1:stage3 " "Elaborating entity \"mul_2_in_1\" for hierarchy \"mul_2_in_1:stage3\"" {  } { { "part2.vhd" "stage3" { Text "Z:/comp3222/lab03/part 2/part2.vhd" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534315866494 ""}
{ "Warning" "WSGN_SEARCH_FILE" "displaynumber.vhd 2 1 " "Using design file displaynumber.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 displayNumber-Behavior " "Found design unit 1: displayNumber-Behavior" {  } { { "displaynumber.vhd" "" { Text "Z:/comp3222/lab03/part 2/displaynumber.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1534315866948 ""} { "Info" "ISGN_ENTITY_NAME" "1 displayNumber " "Found entity 1: displayNumber" {  } { { "displaynumber.vhd" "" { Text "Z:/comp3222/lab03/part 2/displaynumber.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1534315866948 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1534315866948 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "displayNumber displayNumber:stage7 " "Elaborating entity \"displayNumber\" for hierarchy \"displayNumber:stage7\"" {  } { { "part2.vhd" "stage7" { Text "Z:/comp3222/lab03/part 2/part2.vhd" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534315867010 ""}
{ "Warning" "WSGN_SEARCH_FILE" "circuitb.vhd 2 1 " "Using design file circuitb.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 circuitB-LogicFunction " "Found design unit 1: circuitB-LogicFunction" {  } { { "circuitb.vhd" "" { Text "Z:/comp3222/lab03/part 2/circuitb.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1534315867338 ""} { "Info" "ISGN_ENTITY_NAME" "1 circuitB " "Found entity 1: circuitB" {  } { { "circuitb.vhd" "" { Text "Z:/comp3222/lab03/part 2/circuitb.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1534315867338 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1534315867338 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "circuitB circuitB:stage8 " "Elaborating entity \"circuitB\" for hierarchy \"circuitB:stage8\"" {  } { { "part2.vhd" "stage8" { Text "Z:/comp3222/lab03/part 2/part2.vhd" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534315867369 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "displayNumber circuitB:stage8\|displayNumber:stage2 " "Elaborating entity \"displayNumber\" for hierarchy \"circuitB:stage8\|displayNumber:stage2\"" {  } { { "circuitb.vhd" "stage2" { Text "Z:/comp3222/lab03/part 2/circuitb.vhd" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1534315867448 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[1\] GND " "Pin \"LEDG\[1\]\" is stuck at GND" {  } { { "part2.vhd" "" { Text "Z:/comp3222/lab03/part 2/part2.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1534315868198 "|part2|LEDG[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[2\] GND " "Pin \"LEDG\[2\]\" is stuck at GND" {  } { { "part2.vhd" "" { Text "Z:/comp3222/lab03/part 2/part2.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1534315868198 "|part2|LEDG[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[6\] GND " "Pin \"LEDG\[6\]\" is stuck at GND" {  } { { "part2.vhd" "" { Text "Z:/comp3222/lab03/part 2/part2.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1534315868198 "|part2|LEDG[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] VCC " "Pin \"HEX1\[6\]\" is stuck at VCC" {  } { { "part2.vhd" "" { Text "Z:/comp3222/lab03/part 2/part2.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1534315868198 "|part2|HEX1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] GND " "Pin \"HEX1\[2\]\" is stuck at GND" {  } { { "part2.vhd" "" { Text "Z:/comp3222/lab03/part 2/part2.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1534315868198 "|part2|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] GND " "Pin \"HEX1\[1\]\" is stuck at GND" {  } { { "part2.vhd" "" { Text "Z:/comp3222/lab03/part 2/part2.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1534315868198 "|part2|HEX1[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1534315868198 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1534315869229 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1534315869229 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "41 " "Implemented 41 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1534315869526 ""} { "Info" "ICUT_CUT_TM_OPINS" "26 " "Implemented 26 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1534315869526 ""} { "Info" "ICUT_CUT_TM_LCELLS" "11 " "Implemented 11 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1534315869526 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1534315869526 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 15 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 15 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "480 " "Peak virtual memory: 480 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1534315869635 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Aug 15 16:51:09 2018 " "Processing ended: Wed Aug 15 16:51:09 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1534315869635 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1534315869635 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1534315869635 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1534315869635 ""}
