# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# ERROR: No extended dataflow license exists
# do Lab5_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/intelFPGA_lite/18.1/2Bit_Adder {C:/intelFPGA_lite/18.1/2Bit_Adder/HexDriver.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:19:49 on Feb 28,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/intelFPGA_lite/18.1/2Bit_Adder" C:/intelFPGA_lite/18.1/2Bit_Adder/HexDriver.sv 
# -- Compiling module HexDriver
# 
# Top level modules:
# 	HexDriver
# End time: 22:19:49 on Feb 28,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/intelFPGA_lite/lab_5_multiplier {C:/intelFPGA_lite/lab_5_multiplier/FA8Bit.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:19:49 on Feb 28,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/intelFPGA_lite/lab_5_multiplier" C:/intelFPGA_lite/lab_5_multiplier/FA8Bit.sv 
# -- Compiling module FA8Bit
# -- Compiling module full_adder
# -- Compiling module four_bit_ra
# 
# Top level modules:
# 	FA8Bit
# End time: 22:19:49 on Feb 28,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/intelFPGA_lite/lab_5_multiplier {C:/intelFPGA_lite/lab_5_multiplier/shiftRegister.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:19:49 on Feb 28,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/intelFPGA_lite/lab_5_multiplier" C:/intelFPGA_lite/lab_5_multiplier/shiftRegister.sv 
# -- Compiling module shiftRegister
# 
# Top level modules:
# 	shiftRegister
# End time: 22:19:49 on Feb 28,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/intelFPGA_lite/lab_5_multiplier {C:/intelFPGA_lite/lab_5_multiplier/FSM.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:19:49 on Feb 28,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/intelFPGA_lite/lab_5_multiplier" C:/intelFPGA_lite/lab_5_multiplier/FSM.sv 
# -- Compiling module FSM
# 
# Top level modules:
# 	FSM
# End time: 22:19:49 on Feb 28,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/intelFPGA_lite/lab_5_multiplier {C:/intelFPGA_lite/lab_5_multiplier/DFF.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:19:49 on Feb 28,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/intelFPGA_lite/lab_5_multiplier" C:/intelFPGA_lite/lab_5_multiplier/DFF.sv 
# -- Compiling module Dreg
# 
# Top level modules:
# 	Dreg
# End time: 22:19:50 on Feb 28,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/intelFPGA_lite/lab_5_multiplier {C:/intelFPGA_lite/lab_5_multiplier/Lab5_toplvl.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:19:50 on Feb 28,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/intelFPGA_lite/lab_5_multiplier" C:/intelFPGA_lite/lab_5_multiplier/Lab5_toplvl.sv 
# -- Compiling module Lab5_toplvl
# 
# Top level modules:
# 	Lab5_toplvl
# End time: 22:19:50 on Feb 28,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/intelFPGA_lite/lab_5_multiplier {C:/intelFPGA_lite/lab_5_multiplier/testbench.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:19:50 on Feb 28,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/intelFPGA_lite/lab_5_multiplier" C:/intelFPGA_lite/lab_5_multiplier/testbench.sv 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 22:19:50 on Feb 28,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  testbench
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" testbench 
# Start time: 22:19:50 on Feb 28,2020
# Loading sv_std.std
# Loading work.testbench
# Loading work.Lab5_toplvl
# Loading work.FSM
# Loading work.FA8Bit
# Loading work.four_bit_ra
# Loading work.full_adder
# Loading work.shiftRegister
# Loading work.Dreg
# Loading work.HexDriver
# ** Warning: (vsim-3015) C:/intelFPGA_lite/lab_5_multiplier/FA8Bit.sv(21): [PCDPC] - Port size (1) does not match connection size (32) for port 'cin'. The port definition is at: C:/intelFPGA_lite/lab_5_multiplier/FA8Bit.sv(38).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tl/adder/FRA0 File: C:/intelFPGA_lite/lab_5_multiplier/FA8Bit.sv
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Warning: (vsim-8315) C:/intelFPGA_lite/lab_5_multiplier/FSM.sv(20): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/tl/fsm
# ** Warning: (vsim-8315) C:/intelFPGA_lite/lab_5_multiplier/FSM.sv(20): No condition is true in the unique/priority if/case statement.
#    Time: 40 ns  Iteration: 1  Instance: /testbench/tl/fsm
# ** Warning: (vsim-8315) C:/intelFPGA_lite/lab_5_multiplier/FSM.sv(20): No condition is true in the unique/priority if/case statement.
#    Time: 60 ns  Iteration: 1  Instance: /testbench/tl/fsm
# Break key hit
# Break in NamedBeginStat CLOCK_GENERATION at C:/intelFPGA_lite/lab_5_multiplier/testbench.sv line 53
# End time: 23:47:02 on Feb 28,2020, Elapsed time: 1:27:12
# Errors: 0, Warnings: 4
