<html>
<head>
<meta http-equiv="content-type" content="text/html; charset=utf-8" />
<title>RTW Report - simscape_system_tc.v</title>
<link rel="stylesheet" type="text/css" href="rtwreport.css"></link><script language="JavaScript" type="text/javascript" src="rtwreport_utils.js"></script>
</head>
<body bgcolor="#eeeeee" onload="try {if (top) { if (top.rtwFileOnLoad) top.rtwFileOnLoad(window.document); else local_onload();}} catch(err) {};">
<p>
<table border="0" cellspacing="0" cellpadding="6" width="100%%" height="100%%"><tr><td width="100%%" valign="top" bgcolor="#ffffff">
<h4>File: <a href="../simscape_system_tc.v" target="rtwreport_document_frame" id="linkToText_plain">simscape_system_tc.v</a></h4>
<pre id="RTWcode">
<span><a class="LN" name="1">    1   </a><span class="CT">// -------------------------------------------------------------</span>
</span><span><a class="LN" name="2">    2   </a><span class="CT">// </span>
</span><span><a class="LN" name="3">    3   </a><span class="CT">// File Name: hdl_prj\hdlsrc\HDL_pfc_gold_fi\simscape_system_tc.v</span>
</span><span><a class="LN" name="4">    4   </a><span class="CT">// Created: 2024-12-27 09:23:12</span>
</span><span><a class="LN" name="5">    5   </a><span class="CT">// </span>
</span><span><a class="LN" name="6">    6   </a><span class="CT">// Generated by MATLAB 24.2, HDL Coder 24.2, and Simulink 24.2</span>
</span><span><a class="LN" name="7">    7   </a><span class="CT">// </span>
</span><span><a class="LN" name="8">    8   </a><span class="CT">// -------------------------------------------------------------</span>
</span><span><a class="LN" name="9">    9   </a>
</span><span><a class="LN" name="10">   10   </a>
</span><span><a class="LN" name="11">   11   </a><span class="CT">// -------------------------------------------------------------</span>
</span><span><a class="LN" name="12">   12   </a><span class="CT">// </span>
</span><span><a class="LN" name="13">   13   </a><span class="CT">// Module: simscape_system_tc</span>
</span><span><a class="LN" name="14">   14   </a><span class="CT">// Source Path: simscape_system_tc</span>
</span><span><a class="LN" name="15">   15   </a><span class="CT">// Hierarchy Level: 1</span>
</span><span><a class="LN" name="16">   16   </a><span class="CT">// </span>
</span><span><a class="LN" name="17">   17   </a><span class="CT">// Master clock enable input: clk_enable</span>
</span><span><a class="LN" name="18">   18   </a><span class="CT">// </span>
</span><span><a class="LN" name="19">   19   </a><span class="CT">// enb         : identical to clk_enable</span>
</span><span><a class="LN" name="20">   20   </a><span class="CT">// enb_1_37_0  : 37x slower than clk with last phase</span>
</span><span><a class="LN" name="21">   21   </a><span class="CT">// enb_1_37_1  : 37x slower than clk with phase 1</span>
</span><span><a class="LN" name="22">   22   </a><span class="CT">// </span>
</span><span><a class="LN" name="23">   23   </a><span class="CT">// -------------------------------------------------------------</span>
</span><span><a class="LN" name="24">   24   </a>
</span><span><a class="LN" name="25">   25   </a>`timescale 1 ns / 1 ns
</span><span><a class="LN" name="26">   26   </a>
</span><span><a class="LN" name="27">   27   </a><span class="KW">module</span> simscape_system_tc
</span><span><a class="LN" name="28">   28   </a>          (clk,
</span><span><a class="LN" name="29">   29   </a>           reset,
</span><span><a class="LN" name="30">   30   </a>           clk_enable,
</span><span><a class="LN" name="31">   31   </a>           enb,
</span><span><a class="LN" name="32">   32   </a>           enb_1_37_0,
</span><span><a class="LN" name="33">   33   </a>           enb_1_37_1);
</span><span><a class="LN" name="34">   34   </a>
</span><span><a class="LN" name="35">   35   </a>
</span><span><a class="LN" name="36">   36   </a>  <span class="KW">input</span>   clk;
</span><span><a class="LN" name="37">   37   </a>  <span class="KW">input</span>   reset;
</span><span><a class="LN" name="38">   38   </a>  <span class="KW">input</span>   clk_enable;
</span><span><a class="LN" name="39">   39   </a>  <span class="KW">output</span>  enb;
</span><span><a class="LN" name="40">   40   </a>  <span class="KW">output</span>  enb_1_37_0;
</span><span><a class="LN" name="41">   41   </a>  <span class="KW">output</span>  enb_1_37_1;
</span><span><a class="LN" name="42">   42   </a>
</span><span><a class="LN" name="43">   43   </a>
</span><span><a class="LN" name="44">   44   </a>  <span class="KW">reg</span> [5:0] count37;  <span class="CT">// ufix6</span>
</span><span><a class="LN" name="45">   45   </a>  <span class="KW">wire</span> comp_0_tmp;
</span><span><a class="LN" name="46">   46   </a>  <span class="KW">wire</span> phase_0_tmp;
</span><span><a class="LN" name="47">   47   </a>  <span class="KW">reg</span>  phase_0;
</span><span><a class="LN" name="48">   48   </a>  <span class="KW">wire</span> enb_1_37_0_1;
</span><span><a class="LN" name="49">   49   </a>  <span class="KW">wire</span> comp_1_tmp;
</span><span><a class="LN" name="50">   50   </a>  <span class="KW">wire</span> phase_1_tmp;
</span><span><a class="LN" name="51">   51   </a>  <span class="KW">reg</span>  phase_1;
</span><span><a class="LN" name="52">   52   </a>  <span class="KW">wire</span> enb_1_37_1_1;
</span><span><a class="LN" name="53">   53   </a>
</span><span><a class="LN" name="54">   54   </a>
</span><span><a class="LN" name="55">   55   </a>  <span class="KW">assign</span> enb = clk_enable;
</span><span><a class="LN" name="56">   56   </a>
</span><span><a class="LN" name="57">   57   </a>  <span class="CT">// Count limited, Unsigned Counter</span>
</span><span><a class="LN" name="58">   58   </a>  <span class="CT">//  initial value   = 1</span>
</span><span><a class="LN" name="59">   59   </a>  <span class="CT">//  step value      = 1</span>
</span><span><a class="LN" name="60">   60   </a>  <span class="CT">//  count to value  = 36</span>
</span><span><a class="LN" name="61">   61   </a>  <span class="KW">always</span> @(<span class="KW">posedge</span> clk)
</span><span><a class="LN" name="62">   62   </a>    <span class="KW">begin</span> : counter_37_process
</span><span><a class="LN" name="63">   63   </a>      <span class="KW">if</span> (reset == 1'b1) <span class="KW">begin</span>
</span><span><a class="LN" name="64">   64   </a>        count37 &lt;= 6'b000001;
</span><span><a class="LN" name="65">   65   </a>      <span class="KW">end</span>
</span><span><a class="LN" name="66">   66   </a>      <span class="KW">else</span> <span class="KW">begin</span>
</span><span><a class="LN" name="67">   67   </a>        <span class="KW">if</span> (clk_enable) <span class="KW">begin</span>
</span><span><a class="LN" name="68">   68   </a>          <span class="KW">if</span> (count37 &gt;= 6'b100100) <span class="KW">begin</span>
</span><span><a class="LN" name="69">   69   </a>            count37 &lt;= 6'b000000;
</span><span><a class="LN" name="70">   70   </a>          <span class="KW">end</span>
</span><span><a class="LN" name="71">   71   </a>          <span class="KW">else</span> <span class="KW">begin</span>
</span><span><a class="LN" name="72">   72   </a>            count37 &lt;= count37 + 6'b000001;
</span><span><a class="LN" name="73">   73   </a>          <span class="KW">end</span>
</span><span><a class="LN" name="74">   74   </a>        <span class="KW">end</span>
</span><span><a class="LN" name="75">   75   </a>      <span class="KW">end</span>
</span><span><a class="LN" name="76">   76   </a>    <span class="KW">end</span>
</span><span><a class="LN" name="77">   77   </a>
</span><span><a class="LN" name="78">   78   </a>  <span class="KW">assign</span> comp_0_tmp = count37 == 6'b100100;
</span><span><a class="LN" name="79">   79   </a>
</span><span><a class="LN" name="80">   80   </a>  <span class="KW">assign</span> phase_0_tmp = comp_0_tmp &amp; clk_enable;
</span><span><a class="LN" name="81">   81   </a>
</span><span><a class="LN" name="82">   82   </a>  <span class="KW">always</span> @(<span class="KW">posedge</span> clk)
</span><span><a class="LN" name="83">   83   </a>    <span class="KW">begin</span> : phase_delay_process
</span><span><a class="LN" name="84">   84   </a>      <span class="KW">if</span> (reset == 1'b1) <span class="KW">begin</span>
</span><span><a class="LN" name="85">   85   </a>        phase_0 &lt;= 1'b0;
</span><span><a class="LN" name="86">   86   </a>      <span class="KW">end</span>
</span><span><a class="LN" name="87">   87   </a>      <span class="KW">else</span> <span class="KW">begin</span>
</span><span><a class="LN" name="88">   88   </a>        <span class="KW">if</span> (clk_enable) <span class="KW">begin</span>
</span><span><a class="LN" name="89">   89   </a>          phase_0 &lt;= phase_0_tmp;
</span><span><a class="LN" name="90">   90   </a>        <span class="KW">end</span>
</span><span><a class="LN" name="91">   91   </a>      <span class="KW">end</span>
</span><span><a class="LN" name="92">   92   </a>    <span class="KW">end</span>
</span><span><a class="LN" name="93">   93   </a>
</span><span><a class="LN" name="94">   94   </a>  <span class="KW">assign</span> enb_1_37_0_1 = phase_0 &amp; clk_enable;
</span><span><a class="LN" name="95">   95   </a>
</span><span><a class="LN" name="96">   96   </a>  <span class="KW">assign</span> enb_1_37_0 = enb_1_37_0_1;
</span><span><a class="LN" name="97">   97   </a>
</span><span><a class="LN" name="98">   98   </a>  <span class="KW">assign</span> comp_1_tmp = count37 == 6'b000000;
</span><span><a class="LN" name="99">   99   </a>
</span><span><a class="LN" name="100">  100   </a>  <span class="KW">assign</span> phase_1_tmp = comp_1_tmp &amp; clk_enable;
</span><span><a class="LN" name="101">  101   </a>
</span><span><a class="LN" name="102">  102   </a>  <span class="KW">always</span> @(<span class="KW">posedge</span> clk)
</span><span><a class="LN" name="103">  103   </a>    <span class="KW">begin</span> : phase_delay_1_process
</span><span><a class="LN" name="104">  104   </a>      <span class="KW">if</span> (reset == 1'b1) <span class="KW">begin</span>
</span><span><a class="LN" name="105">  105   </a>        phase_1 &lt;= 1'b1;
</span><span><a class="LN" name="106">  106   </a>      <span class="KW">end</span>
</span><span><a class="LN" name="107">  107   </a>      <span class="KW">else</span> <span class="KW">begin</span>
</span><span><a class="LN" name="108">  108   </a>        <span class="KW">if</span> (clk_enable) <span class="KW">begin</span>
</span><span><a class="LN" name="109">  109   </a>          phase_1 &lt;= phase_1_tmp;
</span><span><a class="LN" name="110">  110   </a>        <span class="KW">end</span>
</span><span><a class="LN" name="111">  111   </a>      <span class="KW">end</span>
</span><span><a class="LN" name="112">  112   </a>    <span class="KW">end</span>
</span><span><a class="LN" name="113">  113   </a>
</span><span><a class="LN" name="114">  114   </a>  <span class="KW">assign</span> enb_1_37_1_1 = phase_1 &amp; clk_enable;
</span><span><a class="LN" name="115">  115   </a>
</span><span><a class="LN" name="116">  116   </a>  <span class="KW">assign</span> enb_1_37_1 = enb_1_37_1_1;
</span><span><a class="LN" name="117">  117   </a>
</span><span><a class="LN" name="118">  118   </a><span class="KW">endmodule</span>  <span class="CT">// simscape_system_tc</span>
</span><span><a class="LN" name="119">  119   </a>
</span><span><a class="LN" name="120">  120   </a>
</span></pre>
</td></tr></table>
</p>
</body>
</html>