#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Wed Feb 14 11:09:07 2024
# Process ID: 13372
# Current directory: S:/digital system design/Lab_c/Lab_c
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent9620 S:\digital system design\Lab_c\Lab_c\lab_c.xpr
# Log file: S:/digital system design/Lab_c/Lab_c/vivado.log
# Journal file: S:/digital system design/Lab_c/Lab_c\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {S:/digital system design/Lab_c/Lab_c/lab_c.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 754.980 ; gain = 115.527
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'S:/digital system design/Lab_c/Lab_c/lab_c.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'FullAdder' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'S:/digital system design/Lab_c/Lab_c/lab_c.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj FullAdder_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'S:/digital system design/Lab_c/Lab_c/lab_c.sim/sim_1/behav/xsim'
"xelab -wto 7ce16312f3a846139453e8fcdde8af53 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot FullAdder_behav xil_defaultlib.FullAdder xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 7ce16312f3a846139453e8fcdde8af53 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot FullAdder_behav xil_defaultlib.FullAdder xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'S:/digital system design/Lab_c/Lab_c/lab_c.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "FullAdder_behav -key {Behavioral:sim_1:Functional:FullAdder} -tclbatch {FullAdder.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source FullAdder.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'FullAdder_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 780.156 ; gain = 2.594
export_ip_user_files -of_objects  [get_files {{S:/digital system design/Lab_c/Lab_c/lab_c.srcs/sources_1/new/test_bench.v}}] -no_script -reset -force -quiet
remove_files  {{S:/digital system design/Lab_c/Lab_c/lab_c.srcs/sources_1/new/test_bench.v}}
export_ip_user_files -of_objects  [get_files {{S:/digital system design/Lab_c/Lab_c/lab_c.srcs/sim_1/new/test_bench.v}}] -no_script -reset -force -quiet
remove_files  -fileset sim_1 {{S:/digital system design/Lab_c/Lab_c/lab_c.srcs/sim_1/new/test_bench.v}}
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open {S:/digital system design/Lab_c/Lab_c/lab_c.srcs/sim_1/new/testing_bench.v} w ]
add_files -fileset sim_1 {{S:/digital system design/Lab_c/Lab_c/lab_c.srcs/sim_1/new/testing_bench.v}}
update_compile_order -fileset sim_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'S:/digital system design/Lab_c/Lab_c/lab_c.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'FullAdder' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'S:/digital system design/Lab_c/Lab_c/lab_c.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj FullAdder_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'S:/digital system design/Lab_c/Lab_c/lab_c.sim/sim_1/behav/xsim'
"xelab -wto 7ce16312f3a846139453e8fcdde8af53 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot FullAdder_behav xil_defaultlib.FullAdder xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 7ce16312f3a846139453e8fcdde8af53 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot FullAdder_behav xil_defaultlib.FullAdder xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'S:/digital system design/Lab_c/Lab_c/lab_c.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "FullAdder_behav -key {Behavioral:sim_1:Functional:FullAdder} -tclbatch {FullAdder.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source FullAdder.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'FullAdder_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 808.922 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'S:/digital system design/Lab_c/Lab_c/lab_c.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'FullAdder' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'S:/digital system design/Lab_c/Lab_c/lab_c.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj FullAdder_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'S:/digital system design/Lab_c/Lab_c/lab_c.sim/sim_1/behav/xsim'
"xelab -wto 7ce16312f3a846139453e8fcdde8af53 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot FullAdder_behav xil_defaultlib.FullAdder xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 7ce16312f3a846139453e8fcdde8af53 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot FullAdder_behav xil_defaultlib.FullAdder xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'S:/digital system design/Lab_c/Lab_c/lab_c.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "FullAdder_behav -key {Behavioral:sim_1:Functional:FullAdder} -tclbatch {FullAdder.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source FullAdder.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'FullAdder_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 808.922 ; gain = 0.000
add_force {/FullAdder/a} -radix bin {1000 0ns}
ERROR: [Simtcl 6-179] Couldn't add force for the following reason: Illegal value '1000': Object size 1 does not match size of given value 1000.
add_force {/FullAdder/a} -radix bin {10000 0ns}
ERROR: [Simtcl 6-179] Couldn't add force for the following reason: Illegal value '10000': Object size 1 does not match size of given value 10000.
add_force {/FullAdder/a} -radix bin {1 0ns}
add_force {/FullAdder/b} -radix bin {011100 0ns}
ERROR: [Simtcl 6-179] Couldn't add force for the following reason: Illegal value '011100': Object size 1 does not match size of given value 011100.
add_force {/FullAdder/b} -radix bin {01_1100 0ns}
ERROR: [Simtcl 6-179] Couldn't add force for the following reason: Illegal value '01_1100': Character '_' is not a legal binary literal.
launch_simulation
Command: launch_simulation 
boost::filesystem::remove: The process cannot access the file because it is being used by another process: "S:/digital system design/Lab_c/Lab_c/lab_c.sim/sim_1/behav/xsim/simulate.log"
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
boost::filesystem::remove: The process cannot access the file because it is being used by another process: "S:/digital system design/Lab_c/Lab_c/lab_c.sim/sim_1/behav/xsim/simulate.log"
launch_simulation
Command: launch_simulation 
boost::filesystem::remove: The process cannot access the file because it is being used by another process: "S:/digital system design/Lab_c/Lab_c/lab_c.sim/sim_1/behav/xsim/simulate.log"
update_compile_order -fileset sim_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open {S:/digital system design/Lab_c/Lab_c/lab_c.srcs/sim_1/new/test.v} w ]
add_files -fileset sim_1 {{S:/digital system design/Lab_c/Lab_c/lab_c.srcs/sim_1/new/test.v}}
update_compile_order -fileset sim_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'S:/digital system design/Lab_c/Lab_c/lab_c.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'FullAdder' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'S:/digital system design/Lab_c/Lab_c/lab_c.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj FullAdder_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'S:/digital system design/Lab_c/Lab_c/lab_c.sim/sim_1/behav/xsim'
"xelab -wto 7ce16312f3a846139453e8fcdde8af53 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot FullAdder_behav xil_defaultlib.FullAdder xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 7ce16312f3a846139453e8fcdde8af53 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot FullAdder_behav xil_defaultlib.FullAdder xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'S:/digital system design/Lab_c/Lab_c/lab_c.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "FullAdder_behav -key {Behavioral:sim_1:Functional:FullAdder} -tclbatch {FullAdder.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source FullAdder.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'FullAdder_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 853.145 ; gain = 0.000
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
boost::filesystem::remove: The process cannot access the file because it is being used by another process: "S:/digital system design/Lab_c/Lab_c/lab_c.sim/sim_1/behav/xsim/simulate.log"
run all
run all
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Wed Feb 14 12:06:17 2024...
