# RV32I_Zicsr
An open-source RISC-V base 32 integer core capable of running FreeRTOS, written in Verilog.

