/* SPDX-License-Identifier: GPL-2.0+ */
/*
 * Copyright 2020 Keith & Koep GmbH
 *
 * This file works as abstraction layer between different Trizeps modules.
 * It is based on imx8mn-pinfuncs.h
 * 
 */

#ifndef __DTS_MYON2NANO_PINFUNC_H
#define __DTS_MYON2NANO_PINFUNC_H

#define KK_RSRVD_IN	            (1 << 0)
#define KK_RSRVD_OUT            (0 << 0)
#define KK_RSRVD_CHANGEABLE     (1 << 6)
#define KK_RSRVD_OUT_LO		    ((0 << 1) | KK_RSRVD_OUT)
#define KK_RSRVD_OUT_HI		    ((1 << 1) | KK_RSRVD_OUT)
#define KK_RSRVD_REQUEST(_idx)	((1 << 8) | ((_idx) << 16))
#define KK_RSRVD_EXPORT			(1 << 5)					// @+15.05.2017 S&B HL

#define PAD_GPIO_PU  (MX8MN_IOMUXC_PULLUP_ENABLE|MX8MN_IOMUXC_HYS|MX8MN_IOMUXC_SLOW|MX8MN_IOMUXC_DRIVE(6))
#define PAD_GPIO_PD  (MX8MN_IOMUXC_PULLDOWN_ENABLE|MX8MN_IOMUXC_HYS|MX8MN_IOMUXC_SLOW|MX8MN_IOMUXC_DRIVE(6))
#define PAD_GPIO_HYS (MX8MN_IOMUXC_HYS|MX8MN_IOMUXC_SLOW|MX8MN_IOMUXC_DRIVE(6))
#define PAD_GPIO     (MX8MN_IOMUXC_FAST|MX8MN_IOMUXC_DRIVE(6))
#define PAD_GPIO_OD  (MX8MN_IOMUXC_PULLUP_ENABLE|MX8MN_IOMUXC_HYS|MX8MN_IOMUXC_OPEN_DRAIN|MX8MN_IOMUXC_SLOW|MX8MN_IOMUXC_DRIVE(6))

/*
 * The pin function ID is a tuple of
 * <mux_reg conf_reg input_reg mux_mode input_val>
 */

#define PIN1_15_GPIO1_IO0                                      0x028 0x290 0x000 0x0 0x0
#define PIN1_15_GPIO                                           0x028 0x290 0x000 0x0 0x0
#define pin1_15_gpio     &gpio1 0
#define PIN1_15_CCMSRCGPCMIX_ENET_PHY_REF_CLK_ROOT             0x028 0x290 0x000 0x1 0x0
#define PIN1_15_ANAMIX_REF_CLK_32K                             0x028 0x290 0x000 0x5 0x0
#define PIN1_15_CCMSRCGPCMIX_EXT_CLK1                          0x028 0x290 0x000 0x6 0x0
#define PIN0_74_GPIO1_IO1                                      0x02C 0x294 0x000 0x0 0x0
#define PIN0_74_GPIO                                           0x02C 0x294 0x000 0x0 0x0
#define pin0_74_gpio     &gpio1 1
#define PIN0_74_PWM1_OUT                                       0x02C 0x294 0x000 0x1 0x0
#define PIN0_74_ANAMIX_REF_CLK_24M                             0x02C 0x294 0x000 0x5 0x0
#define PIN0_74_CCMSRCGPCMIX_EXT_CLK2                          0x02C 0x294 0x000 0x6 0x0
#define WDOGRESET_GPIO1_IO2                                      0x030 0x298 0x000 0x0 0x0
#define WDOGRESET_GPIO                                         0x030 0x298 0x000 0x0 0x0
#define WDOGRESET_WDOG1_WDOG_B                                   0x030 0x298 0x000 0x1 0x0
#define WDOGRESET_WDOG1_WDOG_ANY                                 0x030 0x298 0x000 0x5 0x0
#define PIN1_73_GPIO1_IO3                                      0x034 0x29C 0x000 0x0 0x0
#define PIN1_73_GPIO                                           0x034 0x29C 0x000 0x0 0x0
#define pin1_73_gpio    &gpio1 3
#define CAMERA_PWDN                                           0x034 0x29C 0x000 0x0 0x0
#define camera_pwdn    &gpio1 3
#define PIN1_73_USDHC1_VSELECT                                 0x034 0x29C 0x000 0x1 0x0
#define PIN1_73_SDMA1_EXT_EVENT0                               0x034 0x29C 0x000 0x5 0x0
#define PIN1_73_ANAMIX_XTAL_OK                                 0x034 0x29C 0x000 0x6 0x0
#define PIN0_72_GPIO1_IO4                                      0x038 0x2A0 0x000 0x0 0x0
#define PIN0_72_GPIO                                           0x038 0x2A0 0x000 0x0 0x0
#define pin0_72_gpio    &gpio1 4
#define PIN0_72_USDHC2_VSELECT                                 0x038 0x2A0 0x000 0x1 0x0
#define PIN0_72_SDMA1_EXT_EVENT1                               0x038 0x2A0 0x000 0x5 0x0
#define PIN0_72_ANAMIX_XTAL_OK_LV                              0x038 0x2A0 0x000 0x6 0x0
#define PIN1_62_GPIO1_IO5                                      0x03C 0x2A4 0x000 0x0 0x0
#define PIN1_62_GPIO                                           0x03C 0x2A4 0x000 0x0 0x0
#define pin1_62_gpio    &gpio1 5
#define DISPLAY_ENABLE                                           0x03C 0x2A4 0x000 0x0 0x0
#define display_enable    &gpio1 5
#define PIN1_62_M4_NMI                                         0x03C 0x2A4 0x000 0x1 0x0
#define PIN1_62_CCMSRCGPCMIX_PMIC_READY                        0x03C 0x2A4 0x4BC 0x5 0x0
#define PIN1_62_CCMSRCGPCMIX_INT_BOOT                          0x03C 0x2A4 0x000 0x6 0x0
#define PIN1_71_GPIO1_IO6                                      0x040 0x2A8 0x000 0x0 0x0
#define PIN1_71_GPIO                                           0x040 0x2A8 0x000 0x0 0x0
#define pin1_71_gpio    &gpio1 6
#define CAMERA_RESET                                           0x040 0x2A8 0x000 0x0 0x0
#define camera_reset    &gpio1 6
#define PIN1_71_ENET1_MDC                                      0x040 0x2A8 0x000 0x1 0x0
#define PIN1_71_USDHC1_CD_B                                    0x040 0x2A8 0x000 0x5 0x0
#define PIN1_71_CCMSRCGPCMIX_EXT_CLK3                          0x040 0x2A8 0x000 0x6 0x0
#define LVDS_CLK_GPIO1_IO7                                      0x044 0x2AC 0x000 0x0 0x0
#define LVDS_CLK_GPIO                                           0x044 0x2AC 0x000 0x0 0x0
#define lvds_clk_gpio     &gpio1 7
#define LVDS_CLK_ENET1_MDIO                                     0x044 0x2AC 0x4C0 0x1 0x0
#define LVDS_CLK_USDHC1_WP                                      0x044 0x2AC 0x000 0x5 0x0
#define LVDS_CLK_CCMSRCGPCMIX_EXT_CLK4                          0x044 0x2AC 0x000 0x6 0x0
#define STAT_0R_GPIO1_IO8                                      0x048 0x2B0 0x000 0x0 0x0
#define STAT_0R_GPIO                                           0x048 0x2B0 0x000 0x0 0x0
#define stat_0r_gpio    &gpio1 8
#define STAT_0R_ENET1_1588_EVENT0_IN                           0x048 0x2B0 0x000 0x1 0x0
#define STAT_0R_PWM1_OUT                                       0x048 0x2B0 0x000 0x2 0x0
#define STAT_0R_USDHC2_RESET_B                                 0x048 0x2B0 0x000 0x5 0x0
#define STAT_0R_CCMSRCGPCMIX_WAIT                              0x048 0x2B0 0x000 0x6 0x0
#define PIN1_66_GPIO1_IO9                                      0x04C 0x2B4 0x000 0x0 0x0
#define PIN1_66_GPIO                                           0x04C 0x2B4 0x000 0x0 0x0
#define PIN1_66_ENET1_1588_EVENT0_OUT                          0x04C 0x2B4 0x000 0x1 0x0
#define PIN1_66_PWM2_OUT                                       0x04C 0x2B4 0x000 0x2 0x0
#define PIN1_66_USDHC3_RESET_B                                 0x04C 0x2B4 0x000 0x4 0x0
#define PIN1_66_SDMA2_EXT_EVENT0                               0x04C 0x2B4 0x000 0x5 0x0
#define PIN1_66_CCMSRCGPCMIX_STOP                              0x04C 0x2B4 0x000 0x6 0x0
#define PIN1_18_GPIO1_IO10                                     0x050 0x2B8 0x000 0x0 0x0
#define PIN1_18_GPIO                                           0x050 0x2B8 0x000 0x0 0x0
#define PIN1_18_USB1_OTG_ID                                    0x050 0x2B8 0x000 0x1 0x0
#define PIN1_18_PWM3_OUT                                       0x050 0x2B8 0x000 0x2 0x0
#define PIN1_68_GPIO1_IO11                                     0x054 0x2BC 0x000 0x0 0x0
#define PIN1_68_GPIO                                           0x054 0x2BC 0x000 0x0 0x0
#define PIN1_68_PWM2_OUT                                       0x054 0x2BC 0x000 0x1 0x0
#define PIN1_68_USDHC3_VSELECT                                 0x054 0x2BC 0x000 0x4 0x0
#define PIN1_68_CCMSRCGPCMIX_PMIC_READY                        0x054 0x2BC 0x4BC 0x5 0x1
#define PIN1_68_CCMSRCGPCMIX_OUT0                              0x054 0x2BC 0x000 0x6 0x0
#define PIN1_22_GPIO1_IO12                                     0x058 0x2C0 0x000 0x0 0x0
#define PIN1_22_GPIO                                           0x058 0x2C0 0x000 0x0 0x0
#define pin1_22_gpio    &gpio1 12
#define PIN1_22_USB1_OTG_PWR                                   0x058 0x2C0 0x000 0x1 0x0
#define PIN1_22_SDMA2_EXT_EVENT1                               0x058 0x2C0 0x000 0x5 0x0
#define PIN1_22_CCMSRCGPCMIX_OUT1                              0x058 0x2C0 0x000 0x6 0x0
#define PIN1_17_GPIO1_IO13                                     0x05C 0x2C4 0x000 0x0 0x0
#define PIN1_17_GPIO                                           0x05C 0x2C4 0x000 0x0 0x0
#define pin1_17_gpio    &gpio1 13
#define PIN1_17_USB1_OTG_OC                                    0x05C 0x2C4 0x000 0x1 0x0
#define PIN1_17_PWM2_OUT                                       0x05C 0x2C4 0x000 0x5 0x0
#define PIN1_17_CCMSRCGPCMIX_OUT2                              0x05C 0x2C4 0x000 0x6 0x0
#define PIN1_3_GPIO1_IO14                                     0x060 0x2C8 0x000 0x0 0x0
#define PIN1_3_GPIO                                           0x060 0x2C8 0x000 0x0 0x0
#define pin1_3_gpio    &gpio1 14
#define PIN1_3_USDHC3_CD_B                                    0x060 0x2C8 0x598 0x4 0x2
#define PIN1_3_PWM3_OUT                                       0x060 0x2C8 0x000 0x5 0x0
#define PIN1_3_CCMSRCGPCMIX_CLKO1                             0x060 0x2C8 0x000 0x6 0x0
#define PIN1_5_GPIO1_IO15                                     0x064 0x2CC 0x000 0x0 0x0
#define PIN1_5_GPIO                                           0x064 0x2CC 0x000 0x0 0x0
#define pin1_5_gpio    &gpio1 15
#define pin1_5_gpio_parent  &gpio1
#define pin1_5_gpio_pin     15
#define HDMI_INT_GPIO                                           0x064 0x2CC 0x000 0x0 0x0
#define hdmi_int_gpio    &gpio1 15
#define hdmi_int_gpio_parent  &gpio1
#define hdmi_int_gpio_pin     15
#define PIN1_5_USDHC3_WP                                      0x064 0x2CC 0x5B8 0x4 0x2
#define PIN1_5_PWM4_OUT                                       0x064 0x2CC 0x000 0x5 0x0
#define PIN1_5_CCMSRCGPCMIX_CLKO2                             0x064 0x2CC 0x000 0x6 0x0
#define PIN1_70_ENET1_MDC                                        0x068 0x2D0 0x000 0x0 0x0
#define PIN1_70_SAI6_TX_DATA0                                    0x068 0x2D0 0x000 0x2 0x0
#define PIN1_70_PDM_BIT_STREAM3                                  0x068 0x2D0 0x540 0x3 0x1
#define PIN1_70_SPDIF1_OUT                                       0x068 0x2D0 0x000 0x4 0x0
#define PIN1_70_GPIO1_IO16                                       0x068 0x2D0 0x000 0x5 0x0
#define PIN1_70_GPIO                                            0x068 0x2D0 0x000 0x5 0x0
#define PIN1_70_USDHC3_STROBE                                    0x068 0x2D0 0x59C 0x6 0x1
#define PIN1_72_ENET1_MDIO                                      0x06C 0x2D4 0x4C0 0x0 0x1
#define PIN1_72_SAI6_TX_SYNC                                    0x06C 0x2D4 0x000 0x2 0x0
#define PIN1_72_PDM_BIT_STREAM2                                 0x06C 0x2D4 0x53C 0x3 0x1
#define PIN1_72_SPDIF1_IN                                       0x06C 0x2D4 0x5CC 0x4 0x1
#define PIN1_72_GPIO1_IO17                                      0x06C 0x2D4 0x000 0x5 0x0
#define PIN1_72_GPIO                                            0x06C 0x2D4 0x000 0x5 0x0
#define PIN1_72_USDHC3_DATA5                                    0x06C 0x2D4 0x550 0x6 0x1
#define PIN1_86_ENET1_RGMII_TD3                                  0x070 0x2D8 0x000 0x0 0x0
#define PIN1_86_SAI6_TX_BCLK                                     0x070 0x2D8 0x000 0x2 0x0
#define PIN1_86_PDM_BIT_STREAM1                                  0x070 0x2D8 0x538 0x3 0x1
#define PIN1_86_SPDIF1_EXT_CLK                                   0x070 0x2D8 0x568 0x4 0x1
#define PIN1_86_GPIO1_IO18                                       0x070 0x2D8 0x000 0x5 0x0
#define PIN1_86_GPIO                                             0x070 0x2D8 0x000 0x5 0x0
#define PIN1_86_USDHC3_DATA6                                     0x070 0x2D8 0x584 0x6 0x1
#define PIN1_84_ENET1_RGMII_TD2                                  0x074 0x2DC 0x000 0x0 0x0
#define PIN1_84_ENET1_TX_CLK                                     0x074 0x2DC 0x5A4 0x1 0x0
#define PIN1_84_CCMSRCGPCMIX_ENET_REF_CLK_ROOT                   0x074 0x2DC 0x5A4 0x1 0x0
#define PIN1_84_SAI6_RX_DATA0                                    0x074 0x2DC 0x000 0x2 0x0
#define PIN1_84_PDM_BIT_STREAM3                                  0x074 0x2DC 0x540 0x3 0x2
#define PIN1_84_GPIO1_IO19                                       0x074 0x2DC 0x000 0x5 0x0
#define PIN1_84_GPIO                                             0x074 0x2DC 0x000 0x5 0x0
#define PIN1_84_USDHC3_DATA7                                     0x074 0x2DC 0x54C 0x6 0x1
#define PIN1_82_ENET1_RGMII_TD1                                  0x078 0x2E0 0x000 0x0 0x0
#define PIN1_82_SAI6_RX_SYNC                                     0x078 0x2E0 0x000 0x2 0x0
#define PIN1_82_PDM_BIT_STREAM2                                  0x078 0x2E0 0x53C 0x3 0x2
#define PIN1_82_GPIO1_IO20                                       0x078 0x2E0 0x000 0x5 0x0
#define PIN1_82_GPIO                                             0x078 0x2E0 0x000 0x5 0x0
#define PIN1_82_USDHC3_CD_B                                      0x078 0x2E0 0x598 0x6 0x3
#define PIN1_80_ENET1_RGMII_TD0                                  0x07C 0x2E4 0x000 0x0 0x0
#define PIN1_80_SAI6_RX_BCLK                                     0x07C 0x2E4 0x000 0x2 0x0
#define PIN1_80_PDM_BIT_STREAM1                                  0x07C 0x2E4 0x538 0x3 0x2
#define PIN1_80_GPIO1_IO21                                       0x07C 0x2E4 0x000 0x5 0x0
#define PIN1_80_GPIO                                             0x07C 0x2E4 0x000 0x5 0x0
#define PIN1_80_USDHC3_WP                                        0x07C 0x2E4 0x5B8 0x6 0x3
#define PIN1_74_ENET1_RGMII_TX_CTL                            0x080 0x2E8 0x000 0x0 0x0
#define PIN1_74_SAI6_MCLK                                     0x080 0x2E8 0x000 0x2 0x0
#define PIN1_74_GPIO1_IO22                                    0x080 0x2E8 0x000 0x5 0x0
#define PIN1_74_GPIO                                            0x080 0x2E8 0x000 0x5 0x0
#define PIN1_74_USDHC3_DATA0                                  0x080 0x2E8 0x5B4 0x6 0x1
#define PIN1_76_ENET1_RGMII_TXC                                  0x084 0x2EC 0x000 0x0 0x0
#define PIN1_76_ENET1_TX_ER                                      0x084 0x2EC 0x000 0x1 0x0
#define PIN1_76_SAI7_TX_DATA0                                    0x084 0x2EC 0x000 0x2 0x0
#define PIN1_76_GPIO1_IO23                                       0x084 0x2EC 0x000 0x5 0x0
#define PIN1_76_GPIO                                            0x084 0x2EC 0x000 0x5 0x0
#define PIN1_76_USDHC3_DATA1                                     0x084 0x2EC 0x5B0 0x6 0x1
#define PIN1_96_ENET1_RGMII_RX_CTL                            0x088 0x2F0 0x574 0x0 0x0
#define PIN1_96_SAI7_TX_SYNC                                  0x088 0x2F0 0x000 0x2 0x0
#define PIN1_96_PDM_BIT_STREAM3                               0x088 0x2F0 0x540 0x3 0x3
#define PIN1_96_GPIO1_IO24                                    0x088 0x2F0 0x000 0x5 0x0
#define PIN1_96_GPIO                                          0x088 0x2F0 0x000 0x5 0x0
#define PIN1_96_USDHC3_DATA2                                  0x088 0x2F0 0x5E4 0x6 0x1
#define PIN1_98_ENET1_RGMII_RXC                                  0x08C 0x2F4 0x000 0x0 0x0
#define PIN1_98_ENET1_RX_ER                                      0x08C 0x2F4 0x5C8 0x1 0x0
#define PIN1_98_SAI7_TX_BCLK                                     0x08C 0x2F4 0x000 0x2 0x0
#define PIN1_98_PDM_BIT_STREAM2                                  0x08C 0x2F4 0x53C 0x3 0x3
#define PIN1_98_GPIO1_IO25                                       0x08C 0x2F4 0x000 0x5 0x0
#define PIN1_98_GPIO                                            0x08C 0x2F4 0x000 0x5 0x0
#define PIN1_98_USDHC3_DATA3                                     0x08C 0x2F4 0x5E0 0x6 0x1
#define PIN1_88_ENET1_RGMII_RD0                                  0x090 0x2F8 0x57C 0x0 0x0
#define PIN1_88_SAI7_RX_DATA0                                    0x090 0x2F8 0x000 0x2 0x0
#define PIN1_88_PDM_BIT_STREAM1                                  0x090 0x2F8 0x538 0x3 0x3
#define PIN1_88_GPIO1_IO26                                       0x090 0x2F8 0x000 0x5 0x0
#define PIN1_88_GPIO                                             0x090 0x2F8 0x000 0x5 0x0
#define PIN1_88_USDHC3_DATA4                                     0x090 0x2F8 0x558 0x6 0x1
#define PIN1_90_ENET1_RGMII_RD1                                  0x094 0x2FC 0x554 0x0 0x0
#define PIN1_90_SAI7_RX_SYNC                                     0x094 0x2FC 0x000 0x2 0x0
#define PIN1_90_PDM_BIT_STREAM0                                  0x094 0x2FC 0x534 0x3 0x1
#define PIN1_90_GPIO1_IO27                                       0x094 0x2FC 0x000 0x5 0x0
#define PIN1_90_GPIO                                             0x094 0x2FC 0x000 0x5 0x0
#define PIN1_90_USDHC3_RESET_B                                   0x094 0x2FC 0x000 0x6 0x0
#define PIN1_92_ENET1_RGMII_RD2                                  0x098 0x300 0x000 0x0 0x0
#define PIN1_92_SAI7_RX_BCLK                                     0x098 0x300 0x000 0x2 0x0
#define PIN1_92_PDM_CLK                                          0x098 0x300 0x000 0x3 0x0
#define PIN1_92_GPIO1_IO28                                       0x098 0x300 0x000 0x5 0x0
#define PIN1_92_GPIO                                             0x098 0x300 0x000 0x5 0x0
#define PIN1_92_USDHC3_CLK                                       0x098 0x300 0x5A0 0x6 0x1
#define PIN1_94_ENET1_RGMII_RD3                                  0x09C 0x304 0x000 0x0 0x0
#define PIN1_94_SAI7_MCLK                                        0x09C 0x304 0x000 0x2 0x0
#define PIN1_94_SPDIF1_IN                                        0x09C 0x304 0x5CC 0x3 0x5
#define PIN1_94_GPIO1_IO29                                       0x09C 0x304 0x000 0x5 0x0
#define PIN1_94_GPIO                                             0x09C 0x304 0x000 0x5 0x0
#define PIN1_94_USDHC3_CMD                                       0x09C 0x304 0x5DC 0x6 0x1
#define PIN0_95_USDHC2_CD_B                                      0x0D0 0x338 0x000 0x0 0x0
#define PIN0_95_GPIO2_IO12                                       0x0D0 0x338 0x000 0x5 0x0
#define PIN0_95_GPIO                                             0x0D0 0x338 0x000 0x5 0x0
#define pin0_95_gpio     &gpio2 12
#define PIN0_95_CCMSRCGPCMIX_TESTER_ACK                          0x0D0 0x338 0x000 0x6 0x0
#define PIN0_85_USDHC2_CLK                                        0x0D4 0x33C 0x000 0x0 0x0
#define PIN0_85_SAI5_RX_SYNC                                      0x0D4 0x33C 0x4E4 0x1 0x1
#define PIN0_85_ECSPI2_SCLK                                       0x0D4 0x33C 0x580 0x2 0x1
#define PIN0_85_UART4_DCE_RX                                      0x0D4 0x33C 0x50C 0x3 0x4
#define PIN0_85_UART4_DTE_TX                                      0x0D4 0x33C 0x000 0x3 0x0
#define PIN0_85_SAI5_MCLK                                         0x0D4 0x33C 0x594 0x4 0x1
#define PIN0_85_GPIO2_IO13                                        0x0D4 0x33C 0x000 0x5 0x0
#define PIN0_85_GPIO                                              0x0D4 0x33C 0x000 0x5 0x0
#define pin0_85_gpio     &gpio2 13
#define PIN0_85_CCMSRCGPCMIX_OBSERVE0                             0x0D4 0x33C 0x000 0x6 0x0
#define PIN0_83_USDHC2_CMD                                        0x0D8 0x340 0x000 0x0 0x0
#define PIN0_83_SAI5_RX_BCLK                                      0x0D8 0x340 0x4D0 0x1 0x1
#define PIN0_83_ECSPI2_MOSI                                       0x0D8 0x340 0x590 0x2 0x1
#define PIN0_83_UART4_DCE_TX                                      0x0D8 0x340 0x000 0x3 0x0
#define PIN0_83_UART4_DTE_RX                                      0x0D8 0x340 0x50C 0x3 0x5
#define PIN0_83_PDM_CLK                                           0x0D8 0x340 0x000 0x4 0x0
#define PIN0_83_GPIO2_IO14                                        0x0D8 0x340 0x000 0x5 0x0
#define PIN0_83_GPIO                                              0x0D8 0x340 0x000 0x5 0x0
#define pin0_83_gpio    &gpio2 14
#define PIN0_83_CCMSRCGPCMIX_OBSERVE1                             0x0D8 0x340 0x000 0x6 0x0
#define PIN0_87_USDHC2_DATA0                                    0x0DC 0x344 0x000 0x0 0x0
#define PIN0_87_SAI5_RX_DATA0                                   0x0DC 0x344 0x4D4 0x1 0x1
#define PIN0_87_I2C4_SDA                                        0x0DC 0x344 0x58C 0x2 0x1
#define PIN0_87_UART2_DCE_RX                                    0x0DC 0x344 0x4FC 0x3 0x6
#define PIN0_87_UART2_DTE_TX                                    0x0DC 0x344 0x000 0x3 0x0
#define PIN0_87_PDM_BIT_STREAM0                                 0x0DC 0x344 0x534 0x4 0x2
#define PIN0_87_GPIO2_IO15                                      0x0DC 0x344 0x000 0x5 0x0
#define PIN0_87_GPIO                                            0x0DC 0x344 0x000 0x5 0x0
#define pin0_87_gpio    &gpio2 15
#define PIN0_87_CCMSRCGPCMIX_OBSERVE2                           0x0DC 0x344 0x000 0x6 0x0
#define PIN0_89_USDHC2_DATA1                                    0x0E0 0x348 0x000 0x0 0x0
#define PIN0_89_SAI5_TX_SYNC                                    0x0E0 0x348 0x4EC 0x1 0x1
#define PIN0_89_I2C4_SCL                                        0x0E0 0x348 0x5D4 0x2 0x1
#define PIN0_89_UART2_DCE_TX                                    0x0E0 0x348 0x000 0x3 0x0
#define PIN0_89_UART2_DTE_RX                                    0x0E0 0x348 0x4FC 0x3 0x7
#define PIN0_89_PDM_BIT_STREAM1                                 0x0E0 0x348 0x538 0x4 0x4
#define PIN0_89_GPIO2_IO16                                      0x0E0 0x348 0x000 0x5 0x0
#define PIN0_89_GPIO                                            0x0E0 0x348 0x000 0x5 0x0
#define pin0_89_gpio     &gpio2 16
#define PIN0_89_CCMSRCGPCMIX_WAIT                               0x0E0 0x348 0x000 0x6 0x0
#define PIN0_91_USDHC2_DATA2                                    0x0E4 0x34C 0x000 0x0 0x0
#define PIN0_91_SAI5_TX_BCLK                                    0x0E4 0x34C 0x4E8 0x1 0x1
#define PIN0_91_ECSPI2_SS0                                      0x0E4 0x34C 0x570 0x2 0x2
#define PIN0_91_SPDIF1_OUT                                      0x0E4 0x34C 0x000 0x3 0x0
#define PIN0_91_PDM_BIT_STREAM2                                 0x0E4 0x34C 0x53C 0x4 0x4
#define PIN0_91_GPIO2_IO17                                      0x0E4 0x34C 0x000 0x5 0x0
#define PIN0_91_GPIO                                            0x0E4 0x34C 0x000 0x5 0x0
#define pin0_91      &gpio2 17
#define PIN0_91_CCMSRCGPCMIX_STOP                               0x0E4 0x34C 0x000 0x6 0x0
#define PIN0_93_USDHC2_DATA3                                    0x0E8 0x350 0x000 0x0 0x0
#define PIN0_93_SAI5_TX_DATA0                                   0x0E8 0x350 0x000 0x1 0x0
#define PIN0_93_ECSPI2_MISO                                     0x0E8 0x350 0x578 0x2 0x1
#define PIN0_93_SPDIF1_IN                                       0x0E8 0x350 0x5CC 0x3 0x2
#define PIN0_93_PDM_BIT_STREAM3                                 0x0E8 0x350 0x540 0x4 0x4
#define PIN0_93_GPIO2_IO18                                      0x0E8 0x350 0x000 0x5 0x0
#define PIN0_93_GPIO                                            0x0E8 0x350 0x000 0x5 0x0
#define pin0_93_gpio &gpio2 18
#define PIN0_93_CCMSRCGPCMIX_EARLY_RESET                        0x0E8 0x350 0x000 0x6 0x0
#define PCIE_RESET_USDHC2_RESET_B                                0x0EC 0x354 0x000 0x0 0x0
#define PCIE_RESET_GPIO2_IO19                                    0x0EC 0x354 0x000 0x5 0x0
#define PCIE_RESET_GPIO                                          0x0EC 0x354 0x000 0x5 0x0
#define PCIE_RESET_CCMSRCGPCMIX_SYSTEM_RESET                     0x0EC 0x354 0x000 0x6 0x0
#define PIN0_97_USDHC2_WP                                          0x0F0 0x358 0x000 0x0 0x0
#define PIN0_97_GPIO2_IO20                                         0x0F0 0x358 0x000 0x5 0x0
#define PIN0_97_GPIO                                              0x0F0 0x358 0x000 0x5 0x0
#define pin0_97_gpio    &gpio2 20
#define PIN0_97_CORESIGHT_EVENTI                                   0x0F0 0x358 0x000 0x6 0x0
#define PIN1_2_RAWNAND_ALE                                      0x0F4 0x35C 0x000 0x0 0x0
#define PIN1_2_QSPI_A_SCLK                                      0x0F4 0x35C 0x000 0x1 0x0
#define PIN1_2_PDM_BIT_STREAM0                                  0x0F4 0x35C 0x534 0x3 0x3
#define PIN1_2_UART3_DCE_RX                                     0x0F4 0x35C 0x504 0x4 0x6
#define PIN1_2_UART3_DTE_TX                                     0x0F4 0x35C 0x000 0x4 0x0
#define PIN1_2_GPIO3_IO0                                        0x0F4 0x35C 0x000 0x5 0x0
#define PIN1_2_GPIO                                            0x0F4 0x35C 0x000 0x5 0x0
#define pin1_2_gpio    &gpio3 0
#define PIN1_2_CORESIGHT_TRACE_CLK                              0x0F4 0x35C 0x000 0x6 0x0
#define PIN1_12_RAWNAND_CE0_B                                  0x0F8 0x360 0x000 0x0 0x0
#define PIN1_12_QSPI_A_SS0_B                                   0x0F8 0x360 0x000 0x1 0x0
#define PIN1_12_PDM_BIT_STREAM1                                0x0F8 0x360 0x538 0x3 0x5
#define PIN1_12_UART3_DCE_TX                                   0x0F8 0x360 0x000 0x4 0x0
#define PIN1_12_UART3_DTE_RX                                   0x0F8 0x360 0x504 0x4 0x7
#define PIN1_12_GPIO3_IO1                                      0x0F8 0x360 0x000 0x5 0x0
#define PIN1_12_GPIO                                           0x0F8 0x360 0x000 0x5 0x0
#define pin1_12_gpio    &gpio3 1
#define PIN1_12_CORESIGHT_TRACE_CTL                            0x0F8 0x360 0x000 0x6 0x0
#define PIN1_50_RAWNAND_CE1_B                                  0x0FC 0x364 0x000 0x0 0x0
#define PIN1_50_QSPI_A_SS1_B                                   0x0FC 0x364 0x000 0x1 0x0
#define PIN1_50_USDHC3_STROBE                                  0x0FC 0x364 0x59C 0x2 0x0
#define PIN1_50_PDM_BIT_STREAM0                                0x0FC 0x364 0x534 0x3 0x4
#define PIN1_50_I2C4_SCL                                       0x0FC 0x364 0x5D4 0x4 0x2
#define PIN1_50_GPIO3_IO2                                      0x0FC 0x364 0x000 0x5 0x0
#define PIN1_50_GPIO                                         0x0FC 0x364 0x000 0x5 0x0
#define pin1_50_gpio  &gpio3 2
#define PIN1_50_CORESIGHT_TRACE0                               0x0FC 0x364 0x000 0x6 0x0
#define PIN1_14_RAWNAND_CE2_B                                  0x100 0x368 0x000 0x0 0x0
#define PIN1_14_QSPI_B_SS0_B                                   0x100 0x368 0x000 0x1 0x0
#define PIN1_14_USDHC3_DATA5                                   0x100 0x368 0x550 0x2 0x0
#define PIN1_14_PDM_BIT_STREAM1                                0x100 0x368 0x538 0x3 0x6
#define PIN1_14_I2C4_SDA                                       0x100 0x368 0x58C 0x4 0x2
#define PIN1_14_GPIO3_IO3                                      0x100 0x368 0x000 0x5 0x0
#define PIN1_14_GPIO                                          0x100 0x368 0x000 0x5 0x0
#define pin1_14_gpio    &gpio3 3
#define PIN1_14_CORESIGHT_TRACE1                               0x100 0x368 0x000 0x6 0x0
#define PIN0_64_RAWNAND_CE3_B                                  0x104 0x36C 0x000 0x0 0x0
#define PIN0_64_QSPI_B_SS1_B                                   0x104 0x36C 0x000 0x1 0x0
#define PIN0_64_USDHC3_DATA6                                   0x104 0x36C 0x584 0x2 0x0
#define PIN0_64_PDM_BIT_STREAM2                                0x104 0x36C 0x53C 0x3 0x5
#define PIN0_64_I2C3_SDA                                       0x104 0x36C 0x5BC 0x4 0x2
#define PIN0_64_GPIO3_IO4                                      0x104 0x36C 0x000 0x5 0x0
#define PIN0_64_GPIO                                           0x104 0x36C 0x000 0x5 0x0
#define pin0_64_gpio     &gpio3 4
#define TOUCH_INT                                           0x104 0x36C 0x000 0x5 0x0
#define touch_int     &gpio3 4
#define PIN0_64_CORESIGHT_TRACE2                               0x104 0x36C 0x000 0x6 0x0
#define PIN1_16_RAWNAND_CLE                                      0x108 0x370 0x000 0x0 0x0
#define PIN1_16_QSPI_B_SCLK                                      0x108 0x370 0x000 0x1 0x0
#define PIN1_16_USDHC3_DATA7                                     0x108 0x370 0x54C 0x2 0x0
#define PIN1_16_GPIO3_IO5                                        0x108 0x370 0x000 0x5 0x0
#define PIN1_16_GPIO                                           0x108 0x370 0x000 0x5 0x0
#define pin1_16_gpio   &gpio3 5
#define PIN1_16_CORESIGHT_TRACE3                                 0x108 0x370 0x000 0x6 0x0
#define PIN1_4_RAWNAND_DATA00                                0x10C 0x374 0x000 0x0 0x0
#define PIN1_4_QSPI_A_DATA0                                  0x10C 0x374 0x000 0x1 0x0
#define PIN1_4_PDM_BIT_STREAM2                               0x10C 0x374 0x53C 0x3 0x6
#define PIN1_4_UART4_DCE_RX                                  0x10C 0x374 0x50C 0x4 0x6
#define PIN1_4_UART4_DTE_TX                                  0x10C 0x374 0x000 0x4 0x0
#define PIN1_4_GPIO3_IO6                                     0x10C 0x374 0x000 0x5 0x0
#define PIN1_4_GPIO                                          0x10C 0x374 0x000 0x5 0x0
#define pin1_4_gpio    &gpio3 6
#define PIN1_4_CORESIGHT_TRACE4                              0x10C 0x374 0x000 0x6 0x0
#define PIN1_6_RAWNAND_DATA01                                0x110 0x378 0x000 0x0 0x0
#define PIN1_6_QSPI_A_DATA1                                  0x110 0x378 0x000 0x1 0x0
#define PIN1_6_PDM_BIT_STREAM3                               0x110 0x378 0x540 0x3 0x5
#define PIN1_6_UART4_DCE_TX                                  0x110 0x378 0x000 0x4 0x0
#define PIN1_6_UART4_DTE_RX                                  0x110 0x378 0x50C 0x4 0x7
#define PIN1_6_GPIO3_IO7                                     0x110 0x378 0x000 0x5 0x0
#define PIN1_6_GPIO                                          0x110 0x378 0x000 0x5 0x0
#define pin1_6_gpio     &gpio3 7
#define PIN1_6_CORESIGHT_TRACE5                              0x110 0x378 0x000 0x6 0x0
#define PIN1_8_RAWNAND_DATA02                                0x114 0x37C 0x000 0x0 0x0
#define PIN1_8_QSPI_A_DATA2                                  0x114 0x37C 0x000 0x1 0x0
#define PIN1_8_USDHC3_CD_B                                   0x114 0x37C 0x598 0x2 0x0
#define PIN1_8_I2C4_SDA                                      0x114 0x37C 0x58C 0x4 0x3
#define PIN1_8_GPIO3_IO8                                     0x114 0x37C 0x000 0x5 0x0
#define PIN1_8_GPIO                                          0x114 0x37C 0x000 0x5 0x0
#define PIN1_8_CORESIGHT_TRACE6                              0x114 0x37C 0x000 0x6 0x0
#define PIN1_10_RAWNAND_DATA03                                0x118 0x380 0x000 0x0 0x0
#define PIN1_10_QSPI_A_DATA3                                  0x118 0x380 0x000 0x1 0x0
#define PIN1_10_USDHC3_WP                                     0x118 0x380 0x5B8 0x2 0x0
#define PIN1_10_GPIO3_IO9                                     0x118 0x380 0x000 0x5 0x0
#define PIN1_10_GPIO                                          0x118 0x380 0x000 0x5 0x0
#define PIN1_10_CORESIGHT_TRACE7                              0x118 0x380 0x000 0x6 0x0
#define PIN1_47_RAWNAND_DATA04                                0x11C 0x384 0x000 0x0 0x0
#define PIN1_47_QSPI_B_DATA0                                  0x11C 0x384 0x000 0x1 0x0
#define PIN1_47_USDHC3_DATA0                                  0x11C 0x384 0x5B4 0x2 0x0
#define PIN1_47_GPIO3_IO10                                    0x11C 0x384 0x000 0x5 0x0
#define PIN1_47_GPIO                                          0x11C 0x384 0x000 0x5 0x0
#define PIN1_47_CORESIGHT_TRACE8                              0x11C 0x384 0x000 0x6 0x0
#define PIN1_49_RAWNAND_DATA05                                0x120 0x388 0x000 0x0 0x0
#define PIN1_49_QSPI_B_DATA1                                  0x120 0x388 0x000 0x1 0x0
#define PIN1_49_USDHC3_DATA1                                  0x120 0x388 0x5B0 0x2 0x0
#define PIN1_49_GPIO3_IO11                                    0x120 0x388 0x000 0x5 0x0
#define PIN1_49_GPIO                                          0x120 0x388 0x000 0x5 0x0
#define PIN1_49_CORESIGHT_TRACE9                              0x120 0x388 0x000 0x6 0x0
#define PIN1_51_RAWNAND_DATA06                                0x124 0x38C 0x000 0x0 0x0
#define PIN1_51_QSPI_B_DATA2                                  0x124 0x38C 0x000 0x1 0x0
#define PIN1_51_USDHC3_DATA2                                  0x124 0x38C 0x5E4 0x2 0x0
#define PIN1_51_GPIO3_IO12                                    0x124 0x38C 0x000 0x5 0x0
#define PIN1_51_GPIO                                          0x124 0x38C 0x000 0x5 0x0
#define PIN1_51_CORESIGHT_TRACE10                             0x124 0x38C 0x000 0x6 0x0
#define PIN1_53_RAWNAND_DATA07                                0x128 0x390 0x000 0x0 0x0
#define PIN1_53_QSPI_B_DATA3                                  0x128 0x390 0x000 0x1 0x0
#define PIN1_53_USDHC3_DATA3                                  0x128 0x390 0x5E0 0x2 0x0
#define PIN1_53_GPIO3_IO13                                    0x128 0x390 0x000 0x5 0x0
#define PIN1_53_GPIO                                          0x128 0x390 0x000 0x5 0x0
#define PIN1_53_CORESIGHT_TRACE11                             0x128 0x390 0x000 0x6 0x0
#define PIN0_32_RAWNAND_DQS                                      0x12C 0x394 0x000 0x0 0x0
#define PIN0_32_QSPI_A_DQS                                       0x12C 0x394 0x000 0x1 0x0
#define PIN0_32_PDM_CLK                                          0x12C 0x394 0x000 0x3 0x0
#define PIN0_32_I2C3_SCL                                         0x12C 0x394 0x588 0x4 0x2
#define PIN0_32_GPIO3_IO14                                       0x12C 0x394 0x000 0x5 0x0
#define PIN0_32_GPIO                                             0x12C 0x394 0x000 0x5 0x0
#define pin0_32_gpio    &gpio3 14
#define PIN0_32_CORESIGHT_TRACE12                                0x12C 0x394 0x000 0x6 0x0
#define PIN1_20_RAWNAND_RE_B                                    0x130 0x398 0x000 0x0 0x0
#define PIN1_20_QSPI_B_DQS                                      0x130 0x398 0x000 0x1 0x0
#define PIN1_20_USDHC3_DATA4                                    0x130 0x398 0x558 0x2 0x0
#define PIN1_20_PDM_BIT_STREAM1                                 0x130 0x398 0x538 0x3 0x7
#define PIN1_20_GPIO3_IO15                                      0x130 0x398 0x000 0x5 0x0
#define PIN1_20_GPIO                                           0x130 0x398 0x000 0x5 0x0
#define pin1_20_gpio    &gpio3 15
#define PIN1_20_CORESIGHT_TRACE13                               0x130 0x398 0x000 0x6 0x0
#define PIN1_65_RAWNAND_READY_B                              0x134 0x39C 0x000 0x0 0x0
#define PIN1_65_USDHC3_RESET_B                               0x134 0x39C 0x000 0x2 0x0
#define PIN1_65_PDM_BIT_STREAM3                              0x134 0x39C 0x540 0x3 0x6
#define PIN1_65_I2C3_SCL                                     0x134 0x39C 0x588 0x4 0x3
#define PIN1_65_GPIO3_IO16                                   0x134 0x39C 0x000 0x5 0x0
#define PIN1_65_GPIO                                         0x134 0x39C 0x000 0x5 0x0
#define PIN1_65_CORESIGHT_TRACE14                            0x134 0x39C 0x000 0x6 0x0
#define PIN1_45_RAWNAND_WE_B                                    0x138 0x3A0 0x000 0x0 0x0
#define PIN1_45_USDHC3_CLK                                      0x138 0x3A0 0x5A0 0x2 0x0
#define PIN1_45_I2C3_SDA                                        0x138 0x3A0 0x5BC 0x4 0x3
#define PIN1_45_GPIO3_IO17                                      0x138 0x3A0 0x000 0x5 0x0
#define PIN1_45_GPIO                                    0x138 0x3A0 0x000 0x5 0x0
#define PIN1_45_CORESIGHT_TRACE15                               0x138 0x3A0 0x000 0x6 0x0
#define PIN1_43_RAWNAND_WP_B                                    0x13C 0x3A4 0x000 0x0 0x0
#define PIN1_43_USDHC3_CMD                                      0x13C 0x3A4 0x5DC 0x2 0x0
#define PIN1_43_I2C4_SDA                                        0x13C 0x3A4 0x58C 0x4 0x4
#define PIN1_43_GPIO3_IO18                                      0x13C 0x3A4 0x000 0x5 0x0
#define PIN1_43_GPIO                                            0x13C 0x3A4 0x000 0x5 0x0
#define PIN1_43_CORESIGHT_EVENTO                                0x13C 0x3A4 0x000 0x6 0x0
#define PIN1_31_SAI5_RX_SYNC                                    0x140 0x3A8 0x4E4 0x0 0x0
#define PIN1_31_GPIO3_IO19                                      0x140 0x3A8 0x000 0x5 0x0
#define PIN1_31_GPIO                                            0x140 0x3A8 0x000 0x5 0x0
#define PIN1_27_SAI5_RX_BCLK                                     0x144 0x3AC 0x4D0 0x0 0x0
#define PIN1_27_PDM_CLK                                          0x144 0x3AC 0x000 0x4 0x0
#define PIN1_27_GPIO3_IO20                                       0x144 0x3AC 0x000 0x5 0x0
#define PIN1_27_GPIO                                            0x144 0x3AC 0x000 0x5 0x0
#define PIN1_25_SAI5_RX_DATA0                                   0x148 0x3B0 0x4D4 0x0 0x0
#define PIN1_25_PDM_BIT_STREAM0                                 0x148 0x3B0 0x534 0x4 0x0
#define PIN1_25_GPIO3_IO21                                      0x148 0x3B0 0x000 0x5 0x0
#define PIN1_25_GPIO                                            0x148 0x3B0 0x000 0x5 0x0
#define pin1_25_gpio  &gpio3 21
#define PIN0_76_SAI5_RX_DATA1                                   0x14C 0x3B4 0x4D8 0x0 0x0
#define PIN0_76_SAI5_TX_SYNC                                    0x14C 0x3B4 0x4EC 0x3 0x0
#define PIN0_76_PDM_BIT_STREAM1                                 0x14C 0x3B4 0x538 0x4 0x0
#define PIN0_76_GPIO3_IO22                                      0x14C 0x3B4 0x000 0x5 0x0
#define PIN0_76_GPIO                                            0x14C 0x3B4 0x000 0x5 0x0
#define PIN0_62_SAI5_RX_DATA2                                   0x150 0x3B8 0x4DC 0x0 0x0
#define PIN0_62_SAI5_TX_BCLK                                    0x150 0x3B8 0x4E8 0x3 0x0
#define PIN0_62_PDM_BIT_STREAM2                                 0x150 0x3B8 0x53C 0x4 0x0
#define PIN0_62_GPIO3_IO23                                      0x150 0x3B8 0x000 0x5 0x0
#define PIN0_62_GPIO                                            0x150 0x3B8 0x000 0x5 0x0
#define pin0_62_gpio     &gpio3 23
#define TOUCH_RESET                                            0x150 0x3B8 0x000 0x5 0x0
#define touch_reset     &gpio3 23
#define PIN1_23_SAI5_RX_DATA3                                   0x154 0x3BC 0x4E0 0x0 0x0
#define PIN1_23_SAI5_TX_DATA0                                   0x154 0x3BC 0x000 0x3 0x0
#define PIN1_23_PDM_BIT_STREAM3                                 0x154 0x3BC 0x540 0x4 0x0
#define PIN1_23_GPIO3_IO24                                      0x154 0x3BC 0x000 0x5 0x0
#define PIN1_23_GPIO                                            0x154 0x3BC 0x000 0x5 0x0
#define PIN1_29_SAI5_MCLK                                       0x158 0x3C0 0x594 0x0 0x0
#define PIN1_29_GPIO3_IO25                                      0x158 0x3C0 0x000 0x5 0x0
#define PIN1_29_GPIO                                           0x158 0x3C0 0x000 0x5 0x0
#define PIN1_63_SAI2_RX_SYNC                                    0x1B0 0x418 0x000 0x0 0x0
#define PIN1_63_SAI5_TX_SYNC                                    0x1B0 0x418 0x4EC 0x1 0x2
#define PIN1_63_SAI5_TX_DATA1                                   0x1B0 0x418 0x000 0x2 0x0
#define PIN1_63_SAI2_RX_DATA1                                   0x1B0 0x418 0x5AC 0x3 0x0
#define PIN1_63_UART1_DCE_TX                                    0x1B0 0x418 0x000 0x4 0x0
#define PIN1_63_UART1_DTE_RX                                    0x1B0 0x418 0x4F4 0x4 0x2
#define PIN1_63_GPIO4_IO21                                      0x1B0 0x418 0x000 0x5 0x0
#define PIN1_63_GPIO                                            0x1B0 0x418 0x000 0x5 0x0
#define PIN1_63_PDM_BIT_STREAM2                                 0x1B0 0x418 0x53C 0x6 0x7
#define SD_VSEL_SAI2_RX_BCLK                                     0x1B4 0x41C 0x000 0x0 0x0
#define SD_VSEL_SAI5_TX_BCLK                                     0x1B4 0x41C 0x4E8 0x1 0x2
#define SD_VSEL_UART1_DCE_RX                                     0x1B4 0x41C 0x4F4 0x4 0x3
#define SD_VSEL_UART1_DTE_TX                                     0x1B4 0x41C 0x000 0x4 0x0
#define SD_VSEL_GPIO4_IO22                                       0x1B4 0x41C 0x000 0x5 0x0
#define SD_VSEL_GPIO                                             0x1B4 0x41C 0x000 0x5 0x0
#define sd_vsel_gpio    &gpio4 22
#define SD_VSEL_PDM_BIT_STREAM1                                  0x1B4 0x41C 0x538 0x6 0x8
#define SAI2_RXD_SAI2_RX_DATA0                                   0x1B8 0x420 0x000 0x0 0x0
#define SAI2_RXD_SAI5_TX_DATA0                                   0x1B8 0x420 0x000 0x1 0x0
#define SAI2_RXD_SAI2_TX_DATA1                                   0x1B8 0x420 0x000 0x3 0x0
#define SAI2_RXD_UART1_DCE_RTS_B                                 0x1B8 0x420 0x4F0 0x4 0x2
#define SAI2_RXD_UART1_DTE_CTS_B                                 0x1B8 0x420 0x000 0x4 0x0
#define SAI2_RXD_GPIO4_IO23                                      0x1B8 0x420 0x000 0x5 0x0
#define SAI2_RXD_GPIO                                            0x1B8 0x420 0x000 0x5 0x0
#define SAI2_RXD_PDM_BIT_STREAM3                                 0x1B8 0x420 0x540 0x6 0x7
#define SAI2_TXFS_SAI2_TX_SYNC                                    0x1BC 0x424 0x000 0x0 0x0
#define SAI2_TXFS_SAI5_TX_DATA1                                   0x1BC 0x424 0x000 0x1 0x0
#define SAI2_TXFS_SAI2_TX_DATA1                                   0x1BC 0x424 0x000 0x3 0x0
#define SAI2_TXFS_UART1_DCE_CTS_B                                 0x1BC 0x424 0x000 0x4 0x0
#define SAI2_TXFS_UART1_DTE_RTS_B                                 0x1BC 0x424 0x4F0 0x4 0x3
#define SAI2_TXFS_GPIO4_IO24                                      0x1BC 0x424 0x000 0x5 0x0
#define SAI2_TXFS_GPIO                                            0x1BC 0x424 0x000 0x5 0x0
#define SAI2_TXFS_PDM_BIT_STREAM2                                 0x1BC 0x424 0x53C 0x6 0x8
#define SAI2_TXC_SAI2_TX_BCLK                                     0x1C0 0x428 0x000 0x0 0x0
#define SAI2_TXC_SAI5_TX_DATA2                                    0x1C0 0x428 0x000 0x1 0x0
#define SAI2_TXC_GPIO4_IO25                                       0x1C0 0x428 0x000 0x5 0x0
#define SAI2_TXC_GPIO                                             0x1C0 0x428 0x000 0x5 0x0
#define SAI2_TXC_PDM_BIT_STREAM1                                  0x1C0 0x428 0x538 0x6 0x9
#define SAI2_TXD_SAI2_TX_DATA0                                   0x1C4 0x42C 0x000 0x0 0x0
#define SAI2_TXD_SAI5_TX_DATA3                                   0x1C4 0x42C 0x000 0x1 0x0
#define SAI2_TXD_GPIO4_IO26                                      0x1C4 0x42C 0x000 0x5 0x0
#define SAI2_TXD_GPIO                                            0x1C4 0x42C 0x000 0x5 0x0
#define SAI2_TXD_CCMSRCGPCMIX_BOOT_MODE4                         0x1C4 0x42C 0x540 0x6 0x8
#define SAI2_MCLK_SAI2_MCLK                                       0x1C8 0x430 0x000 0x0 0x0
#define SAI2_MCLK_SAI5_MCLK                                       0x1C8 0x430 0x594 0x1 0x2
#define SAI2_MCLK_GPIO4_IO27                                      0x1C8 0x430 0x000 0x5 0x0
#define SAI2_MCLK_GPIO                                            0x1C8 0x430 0x000 0x5 0x0
#define SAI2_MCLK_SAI3_MCLK                                       0x1C8 0x430 0x5C0 0x6 0x1
#define PIN1_39_SAI3_RX_SYNC                                    0x1CC 0x434 0x000 0x0 0x0
#define PIN1_39_GPT1_CAPTURE1                                   0x1CC 0x434 0x5F0 0x1 0x0
#define PIN1_39_SAI5_RX_SYNC                                    0x1CC 0x434 0x4E4 0x2 0x2
#define PIN1_39_SAI3_RX_DATA1                                   0x1CC 0x434 0x000 0x3 0x0
#define PIN1_39_SPDIF1_IN                                       0x1CC 0x434 0x5CC 0x4 0x3
#define PIN1_39_GPIO4_IO28                                      0x1CC 0x434 0x000 0x5 0x0
#define PIN1_39_GPIO                                            0x1CC 0x434 0x000 0x5 0x0
#define PIN1_39_PDM_BIT_STREAM0                                 0x1CC 0x434 0x534 0x6 0x5
#define PIN1_37_SAI3_RX_BCLK                                     0x1D0 0x438 0x000 0x0 0x0
#define PIN1_37_GPT1_CLK                                         0x1D0 0x438 0x5E8 0x1 0x0
#define PIN1_37_SAI5_RX_BCLK                                     0x1D0 0x438 0x4D0 0x2 0x2
#define PIN1_37_SAI2_RX_DATA1                                    0x1D0 0x438 0x5AC 0x3 0x2
#define PIN1_37_UART2_DCE_CTS_B                                  0x1D0 0x438 0x000 0x4 0x0
#define PIN1_37_UART2_DTE_RTS_B                                  0x1D0 0x438 0x4F8 0x4 0x2
#define PIN1_37_GPIO4_IO29                                       0x1D0 0x438 0x000 0x5 0x0
#define PIN1_37_GPIO                                             0x1D0 0x438 0x000 0x5 0x0
#define PIN1_37_PDM_CLK                                          0x1D0 0x438 0x000 0x6 0x0
#define PIN1_35_SAI3_RX_DATA0                                    0x1D4 0x43C 0x000 0x0 0x0
#define PIN1_35_GPT1_COMPARE1                                    0x1D4 0x43C 0x000 0x1 0x0
#define PIN1_35_SAI5_RX_DATA0                                    0x1D4 0x43C 0x4D4 0x2 0x2
#define PIN1_35_SAI3_TX_DATA1                                    0x1D4 0x43C 0x000 0x3 0x0
#define PIN1_35_UART2_DCE_RTS_B                                  0x1D4 0x43C 0x4F8 0x4 0x3
#define PIN1_35_UART2_DTE_CTS_B                                  0x1D4 0x43C 0x000 0x4 0x0
#define PIN1_35_GPIO4_IO30                                       0x1D4 0x43C 0x000 0x5 0x0
#define PIN1_35_GPIO                                             0x1D4 0x43C 0x000 0x5 0x0
#define PIN1_35_PDM_BIT_STREAM1                                  0x1D4 0x43C 0x538 0x6 0x10
#define PIN1_64_SAI3_TX_SYNC                                    0x1D8 0x440 0x000 0x0 0x0
#define PIN1_64_GPT1_CAPTURE2                                   0x1D8 0x440 0x5EC 0x1 0x0
#define PIN1_64_SAI5_RX_DATA1                                   0x1D8 0x440 0x4D8 0x2 0x1
#define PIN1_64_SAI3_TX_DATA1                                   0x1D8 0x440 0x000 0x3 0x0
#define PIN1_64_UART2_DCE_RX                                    0x1D8 0x440 0x4FC 0x4 0x2
#define PIN1_64_UART2_DTE_TX                                    0x1D8 0x440 0x000 0x4 0x0
#define PIN1_64_GPIO4_IO31                                      0x1D8 0x440 0x000 0x5 0x0
#define PIN1_64_GPIO                                            0x1D8 0x440 0x000 0x5 0x0
#define PIN1_64_PDM_BIT_STREAM3                                 0x1D8 0x440 0x540 0x6 0x9
#define PIN0_70_SAI3_TX_BCLK                                     0x1DC 0x444 0x000 0x0 0x0
#define PIN0_70_GPT1_COMPARE2                                    0x1DC 0x444 0x000 0x1 0x0
#define PIN0_70_SAI5_RX_DATA2                                    0x1DC 0x444 0x4DC 0x2 0x1
#define PIN0_70_SAI2_TX_DATA1                                    0x1DC 0x444 0x000 0x3 0x0
#define PIN0_70_UART2_DCE_TX                                     0x1DC 0x444 0x000 0x4 0x0
#define PIN0_70_UART2_DTE_RX                                     0x1DC 0x444 0x4FC 0x4 0x3
#define PIN0_70_GPIO5_IO0                                        0x1DC 0x444 0x000 0x5 0x0
#define PIN0_70_GPIO                                             0x1DC 0x444 0x000 0x5 0x0
#define PIN0_70_PDM_BIT_STREAM2                                  0x1DC 0x444 0x53C 0x6 0x9
#define PIN1_33_SAI3_TX_DATA0                                    0x1E0 0x448 0x000 0x0 0x0
#define PIN1_33_GPT1_COMPARE3                                    0x1E0 0x448 0x000 0x1 0x0
#define PIN1_33_SAI5_RX_DATA3                                    0x1E0 0x448 0x4E0 0x2 0x1
#define PIN1_33_SPDIF1_EXT_CLK                                   0x1E0 0x448 0x568 0x4 0x2
#define PIN1_33_GPIO5_IO1                                        0x1E0 0x448 0x000 0x5 0x0
#define PIN1_33_GPIO                                             0x1E0 0x448 0x000 0x5 0x0
#define PIN1_33_CCMSRCGPCMIX_BOOT_MODE5                          0x1E0 0x448 0x000 0x6 0x0
#define PIN1_75_SAI3_MCLK                                       0x1E4 0x44C 0x5C0 0x0 0x0
#define PIN1_75_PWM4_OUT                                        0x1E4 0x44C 0x000 0x1 0x0
#define PIN1_75_SAI5_MCLK                                       0x1E4 0x44C 0x594 0x2 0x3
#define PIN1_75_SPDIF1_OUT                                      0x1E4 0x44C 0x000 0x4 0x0
#define PIN1_75_GPIO5_IO2                                       0x1E4 0x44C 0x000 0x5 0x0
#define PIN1_75_GPIO                                            0x1E4 0x44C 0x000 0x5 0x0
#define PIN1_75_SPDIF1_IN                                       0x1E4 0x44C 0x5CC 0x6 0x4
#define PIN1_61_SPDIF1_OUT                                       0x1E8 0x450 0x000 0x0 0x0
#define PIN1_61_PWM3_OUT                                         0x1E8 0x450 0x000 0x1 0x0
#define PIN1_61_GPIO5_IO3                                        0x1E8 0x450 0x000 0x5 0x0
#define PIN1_61_GPIO                                             0x1E8 0x450 0x000 0x5 0x0
#define PIN1_59_SPDIF1_IN                                        0x1EC 0x454 0x5CC 0x0 0x0
#define PIN1_59_PWM2_OUT                                         0x1EC 0x454 0x000 0x1 0x0
#define PIN1_59_GPIO5_IO4                                        0x1EC 0x454 0x000 0x5 0x0
#define PIN1_59_GPIO                                            0x1EC 0x454 0x000 0x5 0x0
#define PIN1_57_SPDIF1_EXT_CLK                              0x1F0 0x458 0x568 0x0 0x0
#define PIN1_57_PWM1_OUT                                    0x1F0 0x458 0x000 0x1 0x0
#define PIN1_57_GPIO5_IO5                                   0x1F0 0x458 0x000 0x5 0x0
#define PIN1_57_GPIO                                         0x1F0 0x458 0x000 0x5 0x0
#define PIN0_58_ECSPI1_SCLK                                   0x1F4 0x45C 0x5D8 0x0 0x0
#define PIN0_58_UART3_DCE_RX                                  0x1F4 0x45C 0x504 0x1 0x0
#define PIN0_58_UART3_DTE_TX                                  0x1F4 0x45C 0x000 0x1 0x0
#define PIN0_58_I2C1_SCL                                      0x1F4 0x45C 0x55C 0x2 0x2
#define PIN0_58_SAI5_RX_SYNC                                  0x1F4 0x45C 0x4DC 0x3 0x2
#define PIN0_58_GPIO5_IO6                                     0x1F4 0x45C 0x000 0x5 0x0
#define PIN0_58_GPIO                                          0x1F4 0x45C 0x000 0x5 0x0
#define PIN0_54_ECSPI1_MOSI                                   0x1F8 0x460 0x5A8 0x0 0x0
#define PIN0_54_UART3_DCE_TX                                  0x1F8 0x460 0x000 0x1 0x0
#define PIN0_54_UART3_DTE_RX                                  0x1F8 0x460 0x504 0x1 0x1
#define PIN0_54_I2C1_SDA                                      0x1F8 0x460 0x56C 0x2 0x2
#define PIN0_54_SAI5_RX_BCLK                                  0x1F8 0x460 0x4D0 0x3 0x3
#define PIN0_54_GPIO5_IO7                                     0x1F8 0x460 0x000 0x5 0x0
#define PIN0_54_GPIO                                          0x1F8 0x460 0x000 0x5 0x0
#define PIN0_56_ECSPI1_MISO                                   0x1FC 0x464 0x5C4 0x0 0x0
#define PIN0_56_UART3_DCE_CTS_B                               0x1FC 0x464 0x000 0x1 0x0
#define PIN0_56_UART3_DTE_RTS_B                               0x1FC 0x464 0x500 0x1 0x0
#define PIN0_56_I2C2_SCL                                      0x1FC 0x464 0x5D0 0x2 0x2
#define PIN0_56_SAI5_RX_DATA0                                 0x1FC 0x464 0x4D4 0x3 0x3
#define PIN0_56_GPIO5_IO8                                     0x1FC 0x464 0x000 0x5 0x0
#define PIN0_56_GPIO                                          0x1FC 0x464 0x000 0x5 0x0
#define pin0_56_gpio    &gpio5 8
#define PIN0_60_ECSPI1_SS0                                     0x200 0x468 0x564 0x0 0x0
#define PIN0_60_UART3_DCE_RTS_B                                0x200 0x468 0x500 0x1 0x1
#define PIN0_60_UART3_DTE_CTS_B                                0x200 0x468 0x000 0x1 0x0
#define PIN0_60_I2C2_SDA                                       0x200 0x468 0x560 0x2 0x2
#define PIN0_60_SAI5_RX_DATA1                                  0x200 0x468 0x4D8 0x3 0x2
#define PIN0_60_SAI5_TX_SYNC                                   0x200 0x468 0x4EC 0x4 0x3
#define PIN0_60_GPIO5_IO9                                      0x200 0x468 0x000 0x5 0x0
#define PIN0_60_GPIO                                           0x200 0x468 0x000 0x5 0x0
#define PIN1_11_ECSPI2_SCLK                                   0x204 0x46C 0x580 0x0 0x0
#define PIN1_11_UART4_DCE_RX                                  0x204 0x46C 0x50C 0x1 0x0
#define PIN1_11_UART4_DTE_TX                                  0x204 0x46C 0x000 0x1 0x0
#define PIN1_11_I2C3_SCL                                      0x204 0x46C 0x588 0x2 0x4
#define PIN1_11_SAI5_RX_DATA2                                 0x204 0x46C 0x000 0x3 0x0
#define PIN1_11_SAI5_TX_BCLK                                  0x204 0x46C 0x4E8 0x4 0x3
#define PIN1_11_GPIO5_IO10                                    0x204 0x46C 0x000 0x5 0x0
#define PIN1_11_GPIO                                          0x204 0x46C 0x000 0x5 0x0
#define PIN1_7_ECSPI2_MOSI                                   0x208 0x470 0x590 0x0 0x0
#define PIN1_7_UART4_DCE_TX                                  0x208 0x470 0x000 0x1 0x0
#define PIN1_7_UART4_DTE_RX                                  0x208 0x470 0x50C 0x1 0x1
#define PIN1_7_I2C3_SDA                                      0x208 0x470 0x5BC 0x2 0x4
#define PIN1_7_SAI5_RX_DATA3                                 0x208 0x470 0x4E0 0x3 0x2
#define PIN1_7_SAI5_TX_DATA0                                 0x208 0x470 0x000 0x4 0x0
#define PIN1_7_GPIO5_IO11                                    0x208 0x470 0x000 0x5 0x0
#define PIN1_7_GPIO                                          0x208 0x470 0x000 0x5 0x0
#define PIN1_9_ECSPI2_MISO                                   0x20C 0x474 0x578 0x0 0x0
#define PIN1_9_UART4_DCE_CTS_B                               0x20C 0x474 0x000 0x1 0x0
#define PIN1_9_UART4_DTE_RTS_B                               0x20C 0x474 0x508 0x1 0x0
#define PIN1_9_I2C4_SCL                                      0x20C 0x474 0x5D4 0x2 0x3
#define PIN1_9_SAI5_MCLK                                     0x20C 0x474 0x594 0x3 0x4
#define PIN1_9_GPIO5_IO12                                    0x20C 0x474 0x000 0x5 0x0
#define PIN1_9_GPIO                                          0x20C 0x474 0x000 0x5 0x0
#define PIN1_13_ECSPI2_SS0                                     0x210 0x478 0x570 0x0 0x0
#define PIN1_13_UART4_DCE_RTS_B                                0x210 0x478 0x508 0x1 0x1
#define PIN1_13_UART4_DTE_CTS_B                                0x210 0x478 0x000 0x1 0x0
#define PIN1_13_I2C4_SDA                                       0x210 0x478 0x58C 0x2 0x5
#define PIN1_13_GPIO5_IO13                                     0x210 0x478 0x000 0x5 0x0
#define PIN1_13_GPIO                                           0x210 0x478 0x000 0x5 0x0
#define PIN1_67_I2C1_SCL                                         0x214 0x47C 0x55C 0x0 0x0
#define PIN1_67_ENET1_MDC                                        0x214 0x47C 0x000 0x1 0x0
#define PIN1_67_ECSPI1_SCLK                                      0x214 0x47C 0x5D8 0x3 0x1
#define PIN1_67_GPIO5_IO14                                       0x214 0x47C 0x000 0x5 0x0
#define PIN1_67_GPIO                                             0x214 0x47C 0x000 0x5 0x0
#define PIN1_69_I2C1_SDA                                         0x218 0x480 0x56C 0x0 0x0
#define PIN1_69_ENET1_MDIO                                       0x218 0x480 0x4C0 0x1 0x2
#define PIN1_69_ECSPI1_MOSI                                      0x218 0x480 0x5A8 0x3 0x1
#define PIN1_69_GPIO5_IO15                                       0x218 0x480 0x000 0x5 0x0
#define PIN1_69_GPIO                                             0x218 0x480 0x000 0x5 0x0
#define PIN0_66_I2C2_SCL                                         0x21C 0x484 0x5D0 0x0 0x0
#define PIN0_66_ENET1_1588_EVENT1_IN                             0x21C 0x484 0x000 0x1 0x0
#define PIN0_66_USDHC3_CD_B                                      0x21C 0x484 0x598 0x2 0x1
#define PIN0_66_ECSPI1_MISO                                      0x21C 0x484 0x5C4 0x3 0x1
#define PIN0_66_GPIO5_IO16                                       0x21C 0x484 0x000 0x5 0x0
#define PIN0_66_GPIO                                             0x21C 0x484 0x000 0x5 0x0
#define PIN0_68_I2C2_SDA                                         0x220 0x488 0x560 0x0 0x0
#define PIN0_68_ENET1_1588_EVENT1_OUT                            0x220 0x488 0x000 0x1 0x0
#define PIN0_68_USDHC3_WP                                        0x220 0x488 0x5B8 0x2 0x1
#define PIN0_68_ECSPI1_SS0                                       0x220 0x488 0x564 0x3 0x1
#define PIN0_68_GPIO5_IO17                                       0x220 0x488 0x000 0x5 0x0
#define PIN0_68_GPIO                                              0x220 0x488 0x000 0x5 0x0
#define I2C3_SCL_I2C3_SCL                                         0x224 0x48C 0x588 0x0 0x0
#define I2C3_SCL_PWM4_OUT                                         0x224 0x48C 0x000 0x1 0x0
#define I2C3_SCL_GPT2_CLK                                         0x224 0x48C 0x000 0x2 0x0
#define I2C3_SCL_ECSPI2_SCLK                                      0x224 0x48C 0x580 0x3 0x2
#define I2C3_SCL_GPIO5_IO18                                       0x224 0x48C 0x000 0x5 0x0
#define I2C3_SCL_GPIO                                             0x224 0x48C 0x000 0x5 0x0
#define I2C3_SDA_I2C3_SDA                                         0x228 0x490 0x5BC 0x0 0x0
#define I2C3_SDA_PWM3_OUT                                         0x228 0x490 0x000 0x1 0x0
#define I2C3_SDA_GPT3_CLK                                         0x228 0x490 0x000 0x2 0x0
#define I2C3_SDA_ECSPI2_MOSI                                      0x228 0x490 0x590 0x3 0x2
#define I2C3_SDA_GPIO5_IO19                                       0x228 0x490 0x000 0x5 0x0
#define I2C3_SDA_GPIO                                            0x228 0x490 0x000 0x5 0x0
#define PIN1_48_I2C4_SCL                                         0x22C 0x494 0x5D4 0x0 0x0
#define PIN1_48_PWM2_OUT                                         0x22C 0x494 0x000 0x1 0x0
#define PIN1_48_ECSPI2_MISO                                      0x22C 0x494 0x578 0x3 0x2
#define PIN1_48_GPIO5_IO20                                       0x22C 0x494 0x000 0x5 0x0
#define PIN1_48_GPIO                                             0x22C 0x494 0x000 0x5 0x0
#define NOTCONNECTED_I2C4_SDA                                         0x230 0x498 0x58C 0x0 0x0
#define NOTCONNECTED_PWM1_OUT                                         0x230 0x498 0x000 0x1 0x0
#define NOTCONNECTED_ECSPI2_SS0                                       0x230 0x498 0x570 0x3 0x1
#define NOTCONNECTED_GPIO5_IO21                                       0x230 0x498 0x000 0x5 0x0
#define PIN0_71_UART1_DCE_RX                                    0x234 0x49C 0x4F4 0x0 0x0
#define PIN0_71_UART1_DTE_TX                                    0x234 0x49C 0x000 0x0 0x0
#define PIN0_71_ECSPI3_SCLK                                     0x234 0x49C 0x000 0x1 0x0
#define PIN0_71_GPIO5_IO22                                      0x234 0x49C 0x000 0x5 0x0
#define PIN0_71_GPIO                                            0x234 0x49C 0x000 0x5 0x0
#define PIN0_69_UART1_DCE_TX                                    0x238 0x4A0 0x000 0x0 0x0
#define PIN0_69_UART1_DTE_RX                                    0x238 0x4A0 0x4F4 0x0 0x1
#define PIN0_69_ECSPI3_MOSI                                     0x238 0x4A0 0x000 0x1 0x0
#define PIN0_69_GPIO5_IO23                                      0x238 0x4A0 0x000 0x5 0x0
#define PIN0_69_GPIO                                            0x238 0x4A0 0x000 0x5 0x0
#define PIN0_63_UART2_DCE_RX                                    0x23C 0x4A4 0x4FC 0x0 0x0
#define PIN0_63_UART2_DTE_TX                                    0x23C 0x4A4 0x000 0x0 0x0
#define PIN0_63_ECSPI3_MISO                                     0x23C 0x4A4 0x000 0x1 0x0
#define PIN0_63_GPT1_COMPARE3                                   0x23C 0x4A4 0x000 0x3 0x0
#define PIN0_63_GPIO5_IO24                                      0x23C 0x4A4 0x000 0x5 0x0
#define PIN0_63_GPIO                                            0x23C 0x4A4 0x000 0x5 0x0
#define PIN0_61_UART2_DCE_TX                                    0x240 0x4A8 0x000 0x0 0x0
#define PIN0_61_UART2_DTE_RX                                    0x240 0x4A8 0x4FC 0x0 0x1
#define PIN0_61_ECSPI3_SS0                                      0x240 0x4A8 0x000 0x1 0x0
#define PIN0_61_GPT1_COMPARE2                                   0x240 0x4A8 0x000 0x3 0x0
#define PIN0_61_GPIO5_IO25                                      0x240 0x4A8 0x000 0x5 0x0
#define PIN0_61_GPIO                                            0x240 0x4A8 0x000 0x5 0x0
#define PIN0_73_UART3_DCE_RX                                    0x244 0x4AC 0x504 0x0 0x2
#define PIN0_73_UART3_DTE_TX                                    0x244 0x4AC 0x000 0x0 0x0
#define PIN0_73_UART1_DCE_CTS_B                                 0x244 0x4AC 0x000 0x1 0x0
#define PIN0_73_UART1_DTE_RTS_B                                 0x244 0x4AC 0x4F0 0x1 0x0
#define PIN0_73_USDHC3_RESET_B                                  0x244 0x4AC 0x000 0x2 0x0
#define PIN0_73_GPT1_CAPTURE2                                   0x244 0x4AC 0x5EC 0x3 0x1
#define PIN0_73_GPIO5_IO26                                      0x244 0x4AC 0x000 0x5 0x0
#define PIN0_73_GPIO                                            0x244 0x4AC 0x000 0x5 0x0
#define PIN0_75_UART3_DCE_TX                                    0x248 0x4B0 0x000 0x0 0x0
#define PIN0_75_UART3_DTE_RX                                    0x248 0x4B0 0x504 0x0 0x3
#define PIN0_75_UART1_DCE_RTS_B                                 0x248 0x4B0 0x4F0 0x1 0x1
#define PIN0_75_UART1_DTE_CTS_B                                 0x248 0x4B0 0x000 0x1 0x0
#define PIN0_75_USDHC3_VSELECT                                  0x248 0x4B0 0x000 0x2 0x0
#define PIN0_75_GPT1_CLK                                        0x248 0x4B0 0x5E8 0x3 0x1
#define PIN0_75_GPIO5_IO27                                      0x248 0x4B0 0x000 0x5 0x0
#define PIN0_75_GPIO                                            0x248 0x4B0 0x000 0x5 0x0
#define PIN0_65_UART4_DCE_RX                                    0x24C 0x4B4 0x50C 0x0 0x2
#define PIN0_65_UART4_DTE_TX                                    0x24C 0x4B4 0x000 0x0 0x0
#define PIN0_65_UART2_DCE_CTS_B                                 0x24C 0x4B4 0x000 0x1 0x0
#define PIN0_65_UART2_DTE_RTS_B                                 0x24C 0x4B4 0x4F8 0x1 0x0
#define PIN0_65_GPT1_COMPARE1                                   0x24C 0x4B4 0x000 0x3 0x0
#define PIN0_65_GPIO5_IO28                                      0x24C 0x4B4 0x000 0x5 0x0
#define PIN0_65_GPIO                                            0x24C 0x4B4 0x000 0x5 0x0
#define PIN0_67_UART4_DCE_TX                                    0x250 0x4B8 0x000 0x0 0x0
#define PIN0_67_UART4_DTE_RX                                    0x250 0x4B8 0x50C 0x0 0x3
#define PIN0_67_UART2_DCE_RTS_B                                 0x250 0x4B8 0x4F8 0x1 0x1
#define PIN0_67_UART2_DTE_CTS_B                                 0x250 0x4B8 0x000 0x1 0x0
#define PIN0_67_GPT1_CAPTURE1                                   0x250 0x4B8 0x5F0 0x3 0x1
#define PIN0_67_GPIO5_IO29                                      0x250 0x4B8 0x000 0x5 0x0
#define PIN0_67_GPIO                                            0x250 0x4B8 0x000 0x5 0x0

#endif /* __DTS_IMX8MN_PINFUNC_H */
