# This script segment is generated automatically by AutoPilot

# clear list
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_begin
    cg_default_interface_gen_bundle_begin
    AESL_LIB_XILADAPTER::native_axis_begin
}

# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 960 \
    name xb_15 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename xb_15 \
    op interface \
    ports { xb_15_address1 { O 6 vector } xb_15_ce1 { O 1 bit } xb_15_we1 { O 1 bit } xb_15_d1 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'xb_15'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 961 \
    name xb_14 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename xb_14 \
    op interface \
    ports { xb_14_address1 { O 6 vector } xb_14_ce1 { O 1 bit } xb_14_we1 { O 1 bit } xb_14_d1 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'xb_14'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 962 \
    name xb_13 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename xb_13 \
    op interface \
    ports { xb_13_address1 { O 6 vector } xb_13_ce1 { O 1 bit } xb_13_we1 { O 1 bit } xb_13_d1 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'xb_13'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 963 \
    name xb_12 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename xb_12 \
    op interface \
    ports { xb_12_address1 { O 6 vector } xb_12_ce1 { O 1 bit } xb_12_we1 { O 1 bit } xb_12_d1 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'xb_12'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 964 \
    name xb_11 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename xb_11 \
    op interface \
    ports { xb_11_address1 { O 6 vector } xb_11_ce1 { O 1 bit } xb_11_we1 { O 1 bit } xb_11_d1 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'xb_11'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 965 \
    name xb_10 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename xb_10 \
    op interface \
    ports { xb_10_address1 { O 6 vector } xb_10_ce1 { O 1 bit } xb_10_we1 { O 1 bit } xb_10_d1 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'xb_10'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 966 \
    name xb_9 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename xb_9 \
    op interface \
    ports { xb_9_address1 { O 6 vector } xb_9_ce1 { O 1 bit } xb_9_we1 { O 1 bit } xb_9_d1 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'xb_9'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 967 \
    name xb_8 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename xb_8 \
    op interface \
    ports { xb_8_address1 { O 6 vector } xb_8_ce1 { O 1 bit } xb_8_we1 { O 1 bit } xb_8_d1 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'xb_8'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 968 \
    name xb_7 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename xb_7 \
    op interface \
    ports { xb_7_address1 { O 6 vector } xb_7_ce1 { O 1 bit } xb_7_we1 { O 1 bit } xb_7_d1 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'xb_7'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 969 \
    name xb_6 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename xb_6 \
    op interface \
    ports { xb_6_address1 { O 6 vector } xb_6_ce1 { O 1 bit } xb_6_we1 { O 1 bit } xb_6_d1 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'xb_6'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 970 \
    name xb_5 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename xb_5 \
    op interface \
    ports { xb_5_address1 { O 6 vector } xb_5_ce1 { O 1 bit } xb_5_we1 { O 1 bit } xb_5_d1 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'xb_5'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 971 \
    name xb_4 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename xb_4 \
    op interface \
    ports { xb_4_address1 { O 6 vector } xb_4_ce1 { O 1 bit } xb_4_we1 { O 1 bit } xb_4_d1 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'xb_4'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 972 \
    name xb_3 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename xb_3 \
    op interface \
    ports { xb_3_address1 { O 6 vector } xb_3_ce1 { O 1 bit } xb_3_we1 { O 1 bit } xb_3_d1 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'xb_3'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 973 \
    name xb_2 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename xb_2 \
    op interface \
    ports { xb_2_address1 { O 6 vector } xb_2_ce1 { O 1 bit } xb_2_we1 { O 1 bit } xb_2_d1 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'xb_2'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 974 \
    name xb_1 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename xb_1 \
    op interface \
    ports { xb_1_address1 { O 6 vector } xb_1_ce1 { O 1 bit } xb_1_we1 { O 1 bit } xb_1_d1 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'xb_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 975 \
    name xb_0 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename xb_0 \
    op interface \
    ports { xb_0_address1 { O 6 vector } xb_0_ce1 { O 1 bit } xb_0_we1 { O 1 bit } xb_0_d1 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'xb_0'"
}
}


# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 976 \
    name mux_case_0288951_i_i_i \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_mux_case_0288951_i_i_i \
    op interface \
    ports { mux_case_0288951_i_i_i { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 977 \
    name mux_case_4290953_i_i_i \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_mux_case_4290953_i_i_i \
    op interface \
    ports { mux_case_4290953_i_i_i { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 978 \
    name mux_case_8292955_i_i_i \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_mux_case_8292955_i_i_i \
    op interface \
    ports { mux_case_8292955_i_i_i { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 979 \
    name mux_case_12294957_i_i_i \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_mux_case_12294957_i_i_i \
    op interface \
    ports { mux_case_12294957_i_i_i { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 980 \
    name mux_case_16959_i_i_i \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_mux_case_16959_i_i_i \
    op interface \
    ports { mux_case_16959_i_i_i { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 981 \
    name mux_case_20961_i_i_i \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_mux_case_20961_i_i_i \
    op interface \
    ports { mux_case_20961_i_i_i { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 982 \
    name mux_case_24963_i_i_i \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_mux_case_24963_i_i_i \
    op interface \
    ports { mux_case_24963_i_i_i { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 983 \
    name mux_case_28965_i_i_i \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_mux_case_28965_i_i_i \
    op interface \
    ports { mux_case_28965_i_i_i { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 984 \
    name mux_case_32967_i_i_i \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_mux_case_32967_i_i_i \
    op interface \
    ports { mux_case_32967_i_i_i { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 985 \
    name mux_case_36969_i_i_i \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_mux_case_36969_i_i_i \
    op interface \
    ports { mux_case_36969_i_i_i { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 986 \
    name mux_case_40971_i_i_i \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_mux_case_40971_i_i_i \
    op interface \
    ports { mux_case_40971_i_i_i { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 987 \
    name mux_case_44973_i_i_i \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_mux_case_44973_i_i_i \
    op interface \
    ports { mux_case_44973_i_i_i { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 988 \
    name mux_case_48975_i_i_i \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_mux_case_48975_i_i_i \
    op interface \
    ports { mux_case_48975_i_i_i { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 989 \
    name mux_case_52977_i_i_i \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_mux_case_52977_i_i_i \
    op interface \
    ports { mux_case_52977_i_i_i { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 990 \
    name mux_case_56979_i_i_i \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_mux_case_56979_i_i_i \
    op interface \
    ports { mux_case_56979_i_i_i { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 991 \
    name mux_case_60981_i_i_i \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_mux_case_60981_i_i_i \
    op interface \
    ports { mux_case_60981_i_i_i { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 992 \
    name h \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_h \
    op interface \
    ports { h { I 4 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 993 \
    name mux_case_1308983_i_i_i \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_mux_case_1308983_i_i_i \
    op interface \
    ports { mux_case_1308983_i_i_i { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 994 \
    name mux_case_5310985_i_i_i \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_mux_case_5310985_i_i_i \
    op interface \
    ports { mux_case_5310985_i_i_i { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 995 \
    name mux_case_9312987_i_i_i \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_mux_case_9312987_i_i_i \
    op interface \
    ports { mux_case_9312987_i_i_i { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 996 \
    name mux_case_13314989_i_i_i \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_mux_case_13314989_i_i_i \
    op interface \
    ports { mux_case_13314989_i_i_i { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 997 \
    name mux_case_17991_i_i_i \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_mux_case_17991_i_i_i \
    op interface \
    ports { mux_case_17991_i_i_i { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 998 \
    name mux_case_21993_i_i_i \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_mux_case_21993_i_i_i \
    op interface \
    ports { mux_case_21993_i_i_i { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 999 \
    name mux_case_25995_i_i_i \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_mux_case_25995_i_i_i \
    op interface \
    ports { mux_case_25995_i_i_i { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1000 \
    name mux_case_29997_i_i_i \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_mux_case_29997_i_i_i \
    op interface \
    ports { mux_case_29997_i_i_i { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1001 \
    name mux_case_33999_i_i_i \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_mux_case_33999_i_i_i \
    op interface \
    ports { mux_case_33999_i_i_i { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1002 \
    name mux_case_371001_i_i_i \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_mux_case_371001_i_i_i \
    op interface \
    ports { mux_case_371001_i_i_i { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1003 \
    name mux_case_411003_i_i_i \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_mux_case_411003_i_i_i \
    op interface \
    ports { mux_case_411003_i_i_i { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1004 \
    name mux_case_451005_i_i_i \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_mux_case_451005_i_i_i \
    op interface \
    ports { mux_case_451005_i_i_i { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1005 \
    name mux_case_491007_i_i_i \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_mux_case_491007_i_i_i \
    op interface \
    ports { mux_case_491007_i_i_i { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1006 \
    name mux_case_531009_i_i_i \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_mux_case_531009_i_i_i \
    op interface \
    ports { mux_case_531009_i_i_i { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1007 \
    name mux_case_571011_i_i_i \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_mux_case_571011_i_i_i \
    op interface \
    ports { mux_case_571011_i_i_i { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1008 \
    name mux_case_611013_i_i_i \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_mux_case_611013_i_i_i \
    op interface \
    ports { mux_case_611013_i_i_i { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1009 \
    name mux_case_23281015_i_i_i \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_mux_case_23281015_i_i_i \
    op interface \
    ports { mux_case_23281015_i_i_i { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1010 \
    name mux_case_63301017_i_i_i \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_mux_case_63301017_i_i_i \
    op interface \
    ports { mux_case_63301017_i_i_i { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1011 \
    name mux_case_103321019_i_i_i \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_mux_case_103321019_i_i_i \
    op interface \
    ports { mux_case_103321019_i_i_i { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1012 \
    name mux_case_143341021_i_i_i \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_mux_case_143341021_i_i_i \
    op interface \
    ports { mux_case_143341021_i_i_i { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1013 \
    name mux_case_181023_i_i_i \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_mux_case_181023_i_i_i \
    op interface \
    ports { mux_case_181023_i_i_i { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1014 \
    name mux_case_221025_i_i_i \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_mux_case_221025_i_i_i \
    op interface \
    ports { mux_case_221025_i_i_i { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1015 \
    name mux_case_261027_i_i_i \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_mux_case_261027_i_i_i \
    op interface \
    ports { mux_case_261027_i_i_i { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1016 \
    name mux_case_301029_i_i_i \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_mux_case_301029_i_i_i \
    op interface \
    ports { mux_case_301029_i_i_i { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1017 \
    name mux_case_341031_i_i_i \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_mux_case_341031_i_i_i \
    op interface \
    ports { mux_case_341031_i_i_i { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1018 \
    name mux_case_381033_i_i_i \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_mux_case_381033_i_i_i \
    op interface \
    ports { mux_case_381033_i_i_i { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1019 \
    name mux_case_421035_i_i_i \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_mux_case_421035_i_i_i \
    op interface \
    ports { mux_case_421035_i_i_i { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1020 \
    name mux_case_461037_i_i_i \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_mux_case_461037_i_i_i \
    op interface \
    ports { mux_case_461037_i_i_i { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1021 \
    name mux_case_501039_i_i_i \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_mux_case_501039_i_i_i \
    op interface \
    ports { mux_case_501039_i_i_i { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1022 \
    name mux_case_541041_i_i_i \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_mux_case_541041_i_i_i \
    op interface \
    ports { mux_case_541041_i_i_i { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1023 \
    name mux_case_581043_i_i_i \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_mux_case_581043_i_i_i \
    op interface \
    ports { mux_case_581043_i_i_i { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1024 \
    name mux_case_621045_i_i_i \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_mux_case_621045_i_i_i \
    op interface \
    ports { mux_case_621045_i_i_i { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1025 \
    name mux_case_33481047_i_i_i \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_mux_case_33481047_i_i_i \
    op interface \
    ports { mux_case_33481047_i_i_i { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1026 \
    name mux_case_73501049_i_i_i \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_mux_case_73501049_i_i_i \
    op interface \
    ports { mux_case_73501049_i_i_i { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1027 \
    name mux_case_113521051_i_i_i \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_mux_case_113521051_i_i_i \
    op interface \
    ports { mux_case_113521051_i_i_i { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1028 \
    name mux_case_153541053_i_i_i \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_mux_case_153541053_i_i_i \
    op interface \
    ports { mux_case_153541053_i_i_i { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1029 \
    name mux_case_191055_i_i_i \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_mux_case_191055_i_i_i \
    op interface \
    ports { mux_case_191055_i_i_i { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1030 \
    name mux_case_231057_i_i_i \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_mux_case_231057_i_i_i \
    op interface \
    ports { mux_case_231057_i_i_i { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1031 \
    name mux_case_271059_i_i_i \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_mux_case_271059_i_i_i \
    op interface \
    ports { mux_case_271059_i_i_i { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1032 \
    name mux_case_311061_i_i_i \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_mux_case_311061_i_i_i \
    op interface \
    ports { mux_case_311061_i_i_i { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1033 \
    name mux_case_351063_i_i_i \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_mux_case_351063_i_i_i \
    op interface \
    ports { mux_case_351063_i_i_i { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1034 \
    name mux_case_391065_i_i_i \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_mux_case_391065_i_i_i \
    op interface \
    ports { mux_case_391065_i_i_i { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1035 \
    name mux_case_431067_i_i_i \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_mux_case_431067_i_i_i \
    op interface \
    ports { mux_case_431067_i_i_i { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1036 \
    name mux_case_471069_i_i_i \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_mux_case_471069_i_i_i \
    op interface \
    ports { mux_case_471069_i_i_i { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1037 \
    name mux_case_511071_i_i_i \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_mux_case_511071_i_i_i \
    op interface \
    ports { mux_case_511071_i_i_i { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1038 \
    name mux_case_551073_i_i_i \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_mux_case_551073_i_i_i \
    op interface \
    ports { mux_case_551073_i_i_i { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1039 \
    name mux_case_591075_i_i_i \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_mux_case_591075_i_i_i \
    op interface \
    ports { mux_case_591075_i_i_i { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1040 \
    name mux_case_631077_i_i_i \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_mux_case_631077_i_i_i \
    op interface \
    ports { mux_case_631077_i_i_i { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id -1 \
    name ap_ctrl \
    type ap_ctrl \
    reset_level 1 \
    sync_rst true \
    corename ap_ctrl \
    op interface \
    ports { ap_start { I 1 bit } ap_ready { O 1 bit } ap_done { O 1 bit } ap_idle { O 1 bit } } \
} "
}


# Adapter definition:
set PortName ap_clk
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_clock] == "cg_default_interface_gen_clock"} {
eval "cg_default_interface_gen_clock { \
    id -2 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_clk \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-113\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}


# Adapter definition:
set PortName ap_rst
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_reset] == "cg_default_interface_gen_reset"} {
eval "cg_default_interface_gen_reset { \
    id -3 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_rst \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-114\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}



# merge
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_end
    cg_default_interface_gen_bundle_end
    AESL_LIB_XILADAPTER::native_axis_end
}


# flow_control definition:
set InstName kernel_mhsa_flow_control_loop_pipe_sequential_init_U
set CompName kernel_mhsa_flow_control_loop_pipe_sequential_init
set name flow_control_loop_pipe_sequential_init
if {${::AESL::PGuard_autocg_gen} && ${::AESL::PGuard_autocg_ipmgen}} {
if {[info proc ::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control] == "::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control"} {
eval "::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control { \
    name ${name} \
    prefix kernel_mhsa_ \
}"
} else {
puts "@W \[IMPL-107\] Cannot find ::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control, check your platform lib"
}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler $CompName BINDTYPE interface TYPE internal_upc_flow_control INSTNAME $InstName
}


