#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x16d3e30 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x16d3fc0 .scope module, "tb" "tb" 3 54;
 .timescale -12 -12;
L_0x16ccbe0 .functor NOT 1, L_0x1706600, C4<0>, C4<0>, C4<0>;
L_0x1706390 .functor XOR 1, L_0x1706230, L_0x17062f0, C4<0>, C4<0>;
L_0x17064f0 .functor XOR 1, L_0x1706390, L_0x1706450, C4<0>, C4<0>;
v0x17032b0_0 .net *"_ivl_10", 0 0, L_0x1706450;  1 drivers
v0x17033b0_0 .net *"_ivl_12", 0 0, L_0x17064f0;  1 drivers
v0x1703490_0 .net *"_ivl_2", 0 0, L_0x1706190;  1 drivers
v0x1703550_0 .net *"_ivl_4", 0 0, L_0x1706230;  1 drivers
v0x1703630_0 .net *"_ivl_6", 0 0, L_0x17062f0;  1 drivers
v0x1703760_0 .net *"_ivl_8", 0 0, L_0x1706390;  1 drivers
v0x1703840_0 .net "a", 0 0, v0x17012e0_0;  1 drivers
v0x17038e0_0 .net "b", 0 0, v0x1701380_0;  1 drivers
v0x1703980_0 .net "c", 0 0, v0x1701420_0;  1 drivers
v0x1703a20_0 .var "clk", 0 0;
v0x1703ac0_0 .net "d", 0 0, v0x1701590_0;  1 drivers
v0x1703b60_0 .net "out_dut", 0 0, L_0x1705f90;  1 drivers
v0x1703c00_0 .net "out_ref", 0 0, L_0x1704bd0;  1 drivers
v0x1703ca0_0 .var/2u "stats1", 159 0;
v0x1703d40_0 .var/2u "strobe", 0 0;
v0x1703de0_0 .net "tb_match", 0 0, L_0x1706600;  1 drivers
v0x1703ea0_0 .net "tb_mismatch", 0 0, L_0x16ccbe0;  1 drivers
v0x1704070_0 .net "wavedrom_enable", 0 0, v0x1701680_0;  1 drivers
v0x1704110_0 .net "wavedrom_title", 511 0, v0x1701720_0;  1 drivers
L_0x1706190 .concat [ 1 0 0 0], L_0x1704bd0;
L_0x1706230 .concat [ 1 0 0 0], L_0x1704bd0;
L_0x17062f0 .concat [ 1 0 0 0], L_0x1705f90;
L_0x1706450 .concat [ 1 0 0 0], L_0x1704bd0;
L_0x1706600 .cmp/eeq 1, L_0x1706190, L_0x17064f0;
S_0x16d4150 .scope module, "good1" "reference_module" 3 99, 3 4 0, S_0x16d3fc0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out";
L_0x16d48d0 .functor NOT 1, v0x1701420_0, C4<0>, C4<0>, C4<0>;
L_0x16cd4a0 .functor NOT 1, v0x1701380_0, C4<0>, C4<0>, C4<0>;
L_0x1704320 .functor AND 1, L_0x16d48d0, L_0x16cd4a0, C4<1>, C4<1>;
L_0x17043c0 .functor NOT 1, v0x1701590_0, C4<0>, C4<0>, C4<0>;
L_0x17044f0 .functor NOT 1, v0x17012e0_0, C4<0>, C4<0>, C4<0>;
L_0x17045f0 .functor AND 1, L_0x17043c0, L_0x17044f0, C4<1>, C4<1>;
L_0x17046d0 .functor OR 1, L_0x1704320, L_0x17045f0, C4<0>, C4<0>;
L_0x1704790 .functor AND 1, v0x17012e0_0, v0x1701420_0, C4<1>, C4<1>;
L_0x1704850 .functor AND 1, L_0x1704790, v0x1701590_0, C4<1>, C4<1>;
L_0x1704910 .functor OR 1, L_0x17046d0, L_0x1704850, C4<0>, C4<0>;
L_0x1704a80 .functor AND 1, v0x1701380_0, v0x1701420_0, C4<1>, C4<1>;
L_0x1704af0 .functor AND 1, L_0x1704a80, v0x1701590_0, C4<1>, C4<1>;
L_0x1704bd0 .functor OR 1, L_0x1704910, L_0x1704af0, C4<0>, C4<0>;
v0x16cce50_0 .net *"_ivl_0", 0 0, L_0x16d48d0;  1 drivers
v0x16ccef0_0 .net *"_ivl_10", 0 0, L_0x17045f0;  1 drivers
v0x16ffad0_0 .net *"_ivl_12", 0 0, L_0x17046d0;  1 drivers
v0x16ffb90_0 .net *"_ivl_14", 0 0, L_0x1704790;  1 drivers
v0x16ffc70_0 .net *"_ivl_16", 0 0, L_0x1704850;  1 drivers
v0x16ffda0_0 .net *"_ivl_18", 0 0, L_0x1704910;  1 drivers
v0x16ffe80_0 .net *"_ivl_2", 0 0, L_0x16cd4a0;  1 drivers
v0x16fff60_0 .net *"_ivl_20", 0 0, L_0x1704a80;  1 drivers
v0x1700040_0 .net *"_ivl_22", 0 0, L_0x1704af0;  1 drivers
v0x1700120_0 .net *"_ivl_4", 0 0, L_0x1704320;  1 drivers
v0x1700200_0 .net *"_ivl_6", 0 0, L_0x17043c0;  1 drivers
v0x17002e0_0 .net *"_ivl_8", 0 0, L_0x17044f0;  1 drivers
v0x17003c0_0 .net "a", 0 0, v0x17012e0_0;  alias, 1 drivers
v0x1700480_0 .net "b", 0 0, v0x1701380_0;  alias, 1 drivers
v0x1700540_0 .net "c", 0 0, v0x1701420_0;  alias, 1 drivers
v0x1700600_0 .net "d", 0 0, v0x1701590_0;  alias, 1 drivers
v0x17006c0_0 .net "out", 0 0, L_0x1704bd0;  alias, 1 drivers
S_0x1700820 .scope module, "stim1" "stimulus_gen" 3 92, 3 17 0, S_0x16d3fc0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
v0x17012e0_0 .var "a", 0 0;
v0x1701380_0 .var "b", 0 0;
v0x1701420_0 .var "c", 0 0;
v0x17014f0_0 .net "clk", 0 0, v0x1703a20_0;  1 drivers
v0x1701590_0 .var "d", 0 0;
v0x1701680_0 .var "wavedrom_enable", 0 0;
v0x1701720_0 .var "wavedrom_title", 511 0;
S_0x1700ac0 .scope begin, "$unm_blk_1" "$unm_blk_1" 3 38, 3 38 0, S_0x1700820;
 .timescale -12 -12;
v0x1700d20_0 .var/2s "count", 31 0;
E_0x16ced80/0 .event negedge, v0x17014f0_0;
E_0x16ced80/1 .event posedge, v0x17014f0_0;
E_0x16ced80 .event/or E_0x16ced80/0, E_0x16ced80/1;
E_0x16cefd0 .event negedge, v0x17014f0_0;
E_0x16b99f0 .event posedge, v0x17014f0_0;
S_0x1700e20 .scope task, "wavedrom_start" "wavedrom_start" 3 29, 3 29 0, S_0x1700820;
 .timescale -12 -12;
v0x1701020_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1701100 .scope task, "wavedrom_stop" "wavedrom_stop" 3 32, 3 32 0, S_0x1700820;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1701880 .scope module, "top_module1" "top_module" 3 106, 4 1 0, S_0x16d3fc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out";
L_0x1704d30 .functor NOT 1, v0x1701420_0, C4<0>, C4<0>, C4<0>;
L_0x1704da0 .functor NOT 1, v0x1701590_0, C4<0>, C4<0>, C4<0>;
L_0x1704e30 .functor AND 1, L_0x1704d30, L_0x1704da0, C4<1>, C4<1>;
L_0x1704f40 .functor NOT 1, v0x17012e0_0, C4<0>, C4<0>, C4<0>;
L_0x1704fe0 .functor NOT 1, v0x1701420_0, C4<0>, C4<0>, C4<0>;
L_0x1705160 .functor AND 1, L_0x1704f40, L_0x1704fe0, C4<1>, C4<1>;
L_0x17052b0 .functor OR 1, L_0x1704e30, L_0x1705160, C4<0>, C4<0>;
L_0x17053c0 .functor AND 1, v0x17012e0_0, v0x1701380_0, C4<1>, C4<1>;
L_0x1705480 .functor OR 1, L_0x17052b0, L_0x17053c0, C4<0>, C4<0>;
L_0x1705590 .functor NOT 1, v0x1701420_0, C4<0>, C4<0>, C4<0>;
L_0x1705660 .functor AND 1, v0x1701380_0, L_0x1705590, C4<1>, C4<1>;
L_0x17056d0 .functor NOT 1, v0x1701590_0, C4<0>, C4<0>, C4<0>;
L_0x17058c0 .functor AND 1, L_0x1705660, L_0x17056d0, C4<1>, C4<1>;
L_0x17059d0 .functor OR 1, L_0x1705480, L_0x17058c0, C4<0>, C4<0>;
L_0x1705850 .functor NOT 1, v0x1701380_0, C4<0>, C4<0>, C4<0>;
L_0x1705c70 .functor AND 1, v0x17012e0_0, L_0x1705850, C4<1>, C4<1>;
L_0x1705ed0 .functor AND 1, L_0x1705c70, v0x1701590_0, C4<1>, C4<1>;
L_0x1705f90 .functor OR 1, L_0x17059d0, L_0x1705ed0, C4<0>, C4<0>;
v0x1701b70_0 .net *"_ivl_0", 0 0, L_0x1704d30;  1 drivers
v0x1701c50_0 .net *"_ivl_10", 0 0, L_0x1705160;  1 drivers
v0x1701d30_0 .net *"_ivl_12", 0 0, L_0x17052b0;  1 drivers
v0x1701e20_0 .net *"_ivl_14", 0 0, L_0x17053c0;  1 drivers
v0x1701f00_0 .net *"_ivl_16", 0 0, L_0x1705480;  1 drivers
v0x1702030_0 .net *"_ivl_18", 0 0, L_0x1705590;  1 drivers
v0x1702110_0 .net *"_ivl_2", 0 0, L_0x1704da0;  1 drivers
v0x17021f0_0 .net *"_ivl_20", 0 0, L_0x1705660;  1 drivers
v0x17022d0_0 .net *"_ivl_22", 0 0, L_0x17056d0;  1 drivers
v0x17023b0_0 .net *"_ivl_24", 0 0, L_0x17058c0;  1 drivers
v0x1702490_0 .net *"_ivl_26", 0 0, L_0x17059d0;  1 drivers
v0x1702570_0 .net *"_ivl_28", 0 0, L_0x1705850;  1 drivers
v0x1702650_0 .net *"_ivl_30", 0 0, L_0x1705c70;  1 drivers
v0x1702730_0 .net *"_ivl_32", 0 0, L_0x1705ed0;  1 drivers
v0x1702810_0 .net *"_ivl_4", 0 0, L_0x1704e30;  1 drivers
v0x17028f0_0 .net *"_ivl_6", 0 0, L_0x1704f40;  1 drivers
v0x17029d0_0 .net *"_ivl_8", 0 0, L_0x1704fe0;  1 drivers
v0x1702bc0_0 .net "a", 0 0, v0x17012e0_0;  alias, 1 drivers
v0x1702c60_0 .net "b", 0 0, v0x1701380_0;  alias, 1 drivers
v0x1702d50_0 .net "c", 0 0, v0x1701420_0;  alias, 1 drivers
v0x1702e40_0 .net "d", 0 0, v0x1701590_0;  alias, 1 drivers
v0x1702f30_0 .net "out", 0 0, L_0x1705f90;  alias, 1 drivers
S_0x1703090 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 115, 3 115 0, S_0x16d3fc0;
 .timescale -12 -12;
E_0x16ceb20 .event anyedge, v0x1703d40_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1703d40_0;
    %nor/r;
    %assign/vec4 v0x1703d40_0, 0;
    %wait E_0x16ceb20;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1700820;
T_3 ;
    %fork t_1, S_0x1700ac0;
    %jmp t_0;
    .scope S_0x1700ac0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1700d20_0, 0, 32;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1701590_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1701420_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1701380_0, 0;
    %assign/vec4 v0x17012e0_0, 0;
    %pushi/vec4 16, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x16b99f0;
    %load/vec4 v0x1700d20_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x1700d20_0, 0, 32;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x1701590_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1701420_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1701380_0, 0;
    %assign/vec4 v0x17012e0_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %wait E_0x16cefd0;
    %fork TD_tb.stim1.wavedrom_stop, S_0x1701100;
    %join;
    %pushi/vec4 200, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x16ced80;
    %vpi_func 3 47 "$urandom" 32 {0 0 0};
    %pad/u 4;
    %split/vec4 1;
    %assign/vec4 v0x17012e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1701380_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1701420_0, 0;
    %assign/vec4 v0x1701590_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 49 "$finish" {0 0 0};
    %end;
    .scope S_0x1700820;
t_0 %join;
    %end;
    .thread T_3;
    .scope S_0x16d3fc0;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1703a20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1703d40_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x16d3fc0;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x1703a20_0;
    %inv;
    %store/vec4 v0x1703a20_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x16d3fc0;
T_6 ;
    %vpi_call/w 3 84 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 85 "$dumpvars", 32'sb00000000000000000000000000000001, v0x17014f0_0, v0x1703ea0_0, v0x1703840_0, v0x17038e0_0, v0x1703980_0, v0x1703ac0_0, v0x1703c00_0, v0x1703b60_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x16d3fc0;
T_7 ;
    %load/vec4 v0x1703ca0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x1703ca0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1703ca0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 124 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 125 "$display", "Hint: Output '%s' has no mismatches.", "out" {0 0 0};
T_7.1 ;
    %load/vec4 v0x1703ca0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1703ca0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 127 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 128 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1703ca0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1703ca0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 129 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x16d3fc0;
T_8 ;
    %wait E_0x16ced80;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1703ca0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1703ca0_0, 4, 32;
    %load/vec4 v0x1703de0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x1703ca0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 140 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1703ca0_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1703ca0_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1703ca0_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x1703c00_0;
    %load/vec4 v0x1703c00_0;
    %load/vec4 v0x1703b60_0;
    %xor;
    %load/vec4 v0x1703c00_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x1703ca0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 144 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1703ca0_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x1703ca0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1703ca0_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/kmap2/kmap2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt-4o/can25_depth0/human/kmap2/iter0/response11/top_module.sv";
