
*** Running vivado
    with args -log proyecto.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source proyecto.tcl -notrace


****** Vivado v2023.1 (64-bit)
  **** SW Build 3865809 on Sun May  7 15:04:56 MDT 2023
  **** IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
  **** SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source proyecto.tcl -notrace
Command: link_design -top proyecto -part xc7a35tcpg236-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 1602.918 ; gain = 0.000 ; free physical = 6137 ; free virtual = 11222
INFO: [Netlist 29-17] Analyzing 500 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/alv/Desktop/uni/DAS/sources/proyecto/proyecto.xdc]
Finished Parsing XDC File [/home/alv/Desktop/uni/DAS/sources/proyecto/proyecto.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1765.078 ; gain = 0.000 ; free physical = 6032 ; free virtual = 11116
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

7 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.78 ; elapsed = 00:00:00.49 . Memory (MB): peak = 1853.859 ; gain = 88.781 ; free physical = 5994 ; free virtual = 11078

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1131f02f0

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2298.688 ; gain = 444.828 ; free physical = 5561 ; free virtual = 10646

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1131f02f0

Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2580.609 ; gain = 0.000 ; free physical = 5290 ; free virtual = 10375
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: c530ca4a

Time (s): cpu = 00:00:00.23 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2580.609 ; gain = 0.000 ; free physical = 5290 ; free virtual = 10375
INFO: [Opt 31-389] Phase Constant propagation created 138 cells and removed 492 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 14312bfb6

Time (s): cpu = 00:00:00.26 ; elapsed = 00:00:00.16 . Memory (MB): peak = 2580.609 ; gain = 0.000 ; free physical = 5290 ; free virtual = 10375
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 14312bfb6

Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:00.17 . Memory (MB): peak = 2612.625 ; gain = 32.016 ; free physical = 5290 ; free virtual = 10375
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 1b7edf2bf

Time (s): cpu = 00:00:00.46 ; elapsed = 00:00:00.24 . Memory (MB): peak = 2612.625 ; gain = 32.016 ; free physical = 5290 ; free virtual = 10375
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1b7edf2bf

Time (s): cpu = 00:00:00.47 ; elapsed = 00:00:00.24 . Memory (MB): peak = 2612.625 ; gain = 32.016 ; free physical = 5290 ; free virtual = 10375
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |             138  |             492  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2612.625 ; gain = 0.000 ; free physical = 5290 ; free virtual = 10375
Ending Logic Optimization Task | Checksum: 1b7edf2bf

Time (s): cpu = 00:00:00.47 ; elapsed = 00:00:00.25 . Memory (MB): peak = 2612.625 ; gain = 32.016 ; free physical = 5290 ; free virtual = 10375

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1b7edf2bf

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2612.625 ; gain = 0.000 ; free physical = 5290 ; free virtual = 10375

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1b7edf2bf

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2612.625 ; gain = 0.000 ; free physical = 5290 ; free virtual = 10375

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2612.625 ; gain = 0.000 ; free physical = 5290 ; free virtual = 10375
Ending Netlist Obfuscation Task | Checksum: 1b7edf2bf

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2612.625 ; gain = 0.000 ; free physical = 5290 ; free virtual = 10375
INFO: [Common 17-83] Releasing license: Implementation
24 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 2612.625 ; gain = 847.547 ; free physical = 5290 ; free virtual = 10375
INFO: [runtcl-4] Executing : report_drc -file proyecto_drc_opted.rpt -pb proyecto_drc_opted.pb -rpx proyecto_drc_opted.rpx
Command: report_drc -file proyecto_drc_opted.rpt -pb proyecto_drc_opted.pb -rpx proyecto_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/Xilinx/Vivado/2023.1/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/alv/Desktop/uni/DAS/projects/proyecto/proyecto.runs/impl_1/proyecto_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2700.668 ; gain = 0.000 ; free physical = 5269 ; free virtual = 10354
INFO: [Common 17-1381] The checkpoint '/home/alv/Desktop/uni/DAS/projects/proyecto/proyecto.runs/impl_1/proyecto_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2700.668 ; gain = 0.000 ; free physical = 5257 ; free virtual = 10342
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: ba72c42e

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2700.668 ; gain = 0.000 ; free physical = 5257 ; free virtual = 10342
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2700.668 ; gain = 0.000 ; free physical = 5257 ; free virtual = 10342

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 15c3b2f1d

Time (s): cpu = 00:00:00.61 ; elapsed = 00:00:00.17 . Memory (MB): peak = 2700.668 ; gain = 0.000 ; free physical = 5251 ; free virtual = 10336

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 20ab85a33

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.45 . Memory (MB): peak = 2700.668 ; gain = 0.000 ; free physical = 5249 ; free virtual = 10334

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 20ab85a33

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.45 . Memory (MB): peak = 2700.668 ; gain = 0.000 ; free physical = 5249 ; free virtual = 10334
Phase 1 Placer Initialization | Checksum: 20ab85a33

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.46 . Memory (MB): peak = 2700.668 ; gain = 0.000 ; free physical = 5249 ; free virtual = 10334

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1f9858fdf

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.65 . Memory (MB): peak = 2700.668 ; gain = 0.000 ; free physical = 5241 ; free virtual = 10327

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 17ca4e655

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.71 . Memory (MB): peak = 2700.668 ; gain = 0.000 ; free physical = 5241 ; free virtual = 10326

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 17ca4e655

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.72 . Memory (MB): peak = 2700.668 ; gain = 0.000 ; free physical = 5241 ; free virtual = 10326

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 18e2e42c7

Time (s): cpu = 00:00:10 ; elapsed = 00:00:02 . Memory (MB): peak = 2700.668 ; gain = 0.000 ; free physical = 5236 ; free virtual = 10322

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 3 LUTNM shape to break, 78 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 3, total 3, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 39 nets or LUTs. Breaked 3 LUTs, combined 36 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2700.668 ; gain = 0.000 ; free physical = 5236 ; free virtual = 10322

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            3  |             36  |                    39  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            3  |             36  |                    39  |           0  |           9  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 670c9231

Time (s): cpu = 00:00:10 ; elapsed = 00:00:03 . Memory (MB): peak = 2700.668 ; gain = 0.000 ; free physical = 5236 ; free virtual = 10322
Phase 2.4 Global Placement Core | Checksum: 6ee69b3a

Time (s): cpu = 00:00:11 ; elapsed = 00:00:03 . Memory (MB): peak = 2700.668 ; gain = 0.000 ; free physical = 5236 ; free virtual = 10321
Phase 2 Global Placement | Checksum: 6ee69b3a

Time (s): cpu = 00:00:11 ; elapsed = 00:00:03 . Memory (MB): peak = 2700.668 ; gain = 0.000 ; free physical = 5236 ; free virtual = 10321

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: a5306a49

Time (s): cpu = 00:00:11 ; elapsed = 00:00:03 . Memory (MB): peak = 2700.668 ; gain = 0.000 ; free physical = 5236 ; free virtual = 10321

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 18bb93e3c

Time (s): cpu = 00:00:12 ; elapsed = 00:00:03 . Memory (MB): peak = 2700.668 ; gain = 0.000 ; free physical = 5236 ; free virtual = 10321

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 17d58e2d9

Time (s): cpu = 00:00:12 ; elapsed = 00:00:03 . Memory (MB): peak = 2700.668 ; gain = 0.000 ; free physical = 5236 ; free virtual = 10321

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1034af198

Time (s): cpu = 00:00:12 ; elapsed = 00:00:03 . Memory (MB): peak = 2700.668 ; gain = 0.000 ; free physical = 5236 ; free virtual = 10321

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 1168cae59

Time (s): cpu = 00:00:13 ; elapsed = 00:00:03 . Memory (MB): peak = 2700.668 ; gain = 0.000 ; free physical = 5244 ; free virtual = 10330

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 23aede96b

Time (s): cpu = 00:00:14 ; elapsed = 00:00:04 . Memory (MB): peak = 2700.668 ; gain = 0.000 ; free physical = 5243 ; free virtual = 10328

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 1716d1b0f

Time (s): cpu = 00:00:14 ; elapsed = 00:00:04 . Memory (MB): peak = 2700.668 ; gain = 0.000 ; free physical = 5243 ; free virtual = 10328

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 852c6868

Time (s): cpu = 00:00:14 ; elapsed = 00:00:04 . Memory (MB): peak = 2700.668 ; gain = 0.000 ; free physical = 5243 ; free virtual = 10328

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 1105272d3

Time (s): cpu = 00:00:16 ; elapsed = 00:00:05 . Memory (MB): peak = 2700.668 ; gain = 0.000 ; free physical = 5241 ; free virtual = 10327
Phase 3 Detail Placement | Checksum: 1105272d3

Time (s): cpu = 00:00:16 ; elapsed = 00:00:05 . Memory (MB): peak = 2700.668 ; gain = 0.000 ; free physical = 5241 ; free virtual = 10327

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 12226e03e

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.824 | TNS=-112.773 |
Phase 1 Physical Synthesis Initialization | Checksum: 1bcbf8eb5

Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2700.668 ; gain = 0.000 ; free physical = 5216 ; free virtual = 10302
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 1bcbf8eb5

Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2700.668 ; gain = 0.000 ; free physical = 5216 ; free virtual = 10302
Phase 4.1.1.1 BUFG Insertion | Checksum: 12226e03e

Time (s): cpu = 00:00:17 ; elapsed = 00:00:05 . Memory (MB): peak = 2700.668 ; gain = 0.000 ; free physical = 5216 ; free virtual = 10302

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-3.305. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 259b340c1

Time (s): cpu = 00:00:21 ; elapsed = 00:00:09 . Memory (MB): peak = 2700.668 ; gain = 0.000 ; free physical = 5215 ; free virtual = 10301

Time (s): cpu = 00:00:21 ; elapsed = 00:00:09 . Memory (MB): peak = 2700.668 ; gain = 0.000 ; free physical = 5215 ; free virtual = 10301
Phase 4.1 Post Commit Optimization | Checksum: 259b340c1

Time (s): cpu = 00:00:21 ; elapsed = 00:00:09 . Memory (MB): peak = 2700.668 ; gain = 0.000 ; free physical = 5215 ; free virtual = 10301

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 259b340c1

Time (s): cpu = 00:00:21 ; elapsed = 00:00:09 . Memory (MB): peak = 2700.668 ; gain = 0.000 ; free physical = 5215 ; free virtual = 10301

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 259b340c1

Time (s): cpu = 00:00:21 ; elapsed = 00:00:09 . Memory (MB): peak = 2700.668 ; gain = 0.000 ; free physical = 5215 ; free virtual = 10301
Phase 4.3 Placer Reporting | Checksum: 259b340c1

Time (s): cpu = 00:00:21 ; elapsed = 00:00:09 . Memory (MB): peak = 2700.668 ; gain = 0.000 ; free physical = 5215 ; free virtual = 10301

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2700.668 ; gain = 0.000 ; free physical = 5215 ; free virtual = 10301

Time (s): cpu = 00:00:21 ; elapsed = 00:00:09 . Memory (MB): peak = 2700.668 ; gain = 0.000 ; free physical = 5215 ; free virtual = 10301
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 24aa74d74

Time (s): cpu = 00:00:21 ; elapsed = 00:00:09 . Memory (MB): peak = 2700.668 ; gain = 0.000 ; free physical = 5215 ; free virtual = 10301
Ending Placer Task | Checksum: 17ab5b672

Time (s): cpu = 00:00:21 ; elapsed = 00:00:09 . Memory (MB): peak = 2700.668 ; gain = 0.000 ; free physical = 5215 ; free virtual = 10301
INFO: [Common 17-83] Releasing license: Implementation
68 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:09 . Memory (MB): peak = 2700.668 ; gain = 0.000 ; free physical = 5215 ; free virtual = 10301
INFO: [runtcl-4] Executing : report_io -file proyecto_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2700.668 ; gain = 0.000 ; free physical = 5216 ; free virtual = 10302
INFO: [runtcl-4] Executing : report_utilization -file proyecto_utilization_placed.rpt -pb proyecto_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file proyecto_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2700.668 ; gain = 0.000 ; free physical = 5213 ; free virtual = 10299
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.45 ; elapsed = 00:00:00.15 . Memory (MB): peak = 2700.668 ; gain = 0.000 ; free physical = 5203 ; free virtual = 10293
INFO: [Common 17-1381] The checkpoint '/home/alv/Desktop/uni/DAS/projects/proyecto/proyecto.runs/impl_1/proyecto_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:00.73 ; elapsed = 00:00:00.19 . Memory (MB): peak = 2703.492 ; gain = 0.000 ; free physical = 5207 ; free virtual = 10294
INFO: [Vivado_Tcl 4-1435] PhysOpt_Tcl_Interface Runtime Before Starting Physical Synthesis Task | CPU: 0.77s |  WALL: 0.22s
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2703.492 ; gain = 0.000 ; free physical = 5207 ; free virtual = 10294

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.305 | TNS=-102.812 |
Phase 1 Physical Synthesis Initialization | Checksum: 2b5050ef5

Time (s): cpu = 00:00:00.59 ; elapsed = 00:00:00.21 . Memory (MB): peak = 2703.492 ; gain = 0.000 ; free physical = 5207 ; free virtual = 10294
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.305 | TNS=-102.812 |

Phase 2 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 DSP Register Optimization | Checksum: 2b5050ef5

Time (s): cpu = 00:00:00.62 ; elapsed = 00:00:00.23 . Memory (MB): peak = 2703.492 ; gain = 0.000 ; free physical = 5207 ; free virtual = 10294

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.305 | TNS=-102.812 |
INFO: [Physopt 32-702] Processed net fsm.state_reg_n_0_[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net j[0]. Replicated 1 times.
INFO: [Physopt 32-735] Processed net j[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.296 | TNS=-105.654 |
INFO: [Physopt 32-81] Processed net j[0]_repN. Replicated 1 times.
INFO: [Physopt 32-735] Processed net j[0]_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.277 | TNS=-108.229 |
INFO: [Physopt 32-663] Processed net j[0]_repN_1.  Re-placed instance fsm.j_reg[0]_replica_1
INFO: [Physopt 32-735] Processed net j[0]_repN_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.276 | TNS=-108.539 |
INFO: [Physopt 32-702] Processed net j[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net generaPieza/fsm.state_reg[2]. Critical path length was reduced through logic transformation on cell generaPieza/fsm.state[0]_i_1_comp.
INFO: [Physopt 32-735] Processed net screenInteface/fsm.j_reg[0]_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.252 | TNS=-108.498 |
INFO: [Physopt 32-663] Processed net j[0]_repN_1.  Re-placed instance fsm.j_reg[0]_replica_1
INFO: [Physopt 32-735] Processed net j[0]_repN_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.235 | TNS=-108.291 |
INFO: [Physopt 32-710] Processed net generaPieza/fsm.state_reg[2]. Critical path length was reduced through logic transformation on cell generaPieza/fsm.state[0]_i_1_comp_1.
INFO: [Physopt 32-735] Processed net screenInteface/fsm.j_reg[0]_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.217 | TNS=-108.273 |
INFO: [Physopt 32-710] Processed net generaPieza/fsm.state_reg[2]. Critical path length was reduced through logic transformation on cell generaPieza/fsm.state[0]_i_1_comp.
INFO: [Physopt 32-735] Processed net screenInteface/fsm.j_reg[0]_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.199 | TNS=-108.255 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 14 pins.
INFO: [Physopt 32-735] Processed net generaPieza/fsm.state[0]_i_4_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.198 | TNS=-108.254 |
INFO: [Physopt 32-702] Processed net generaPieza/fsm.state[0]_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net generaPieza/fsm.state[0]_i_4_n_0. Critical path length was reduced through logic transformation on cell generaPieza/fsm.state[0]_i_4_comp.
INFO: [Physopt 32-735] Processed net generaPieza/fsm.i_reg[4][1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.191 | TNS=-108.282 |
INFO: [Physopt 32-702] Processed net j[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net screenInteface/fsm.j_reg[3]_i_3_0.  Re-placed instance screenInteface/fsm.j[2]_i_2
INFO: [Physopt 32-735] Processed net screenInteface/fsm.j_reg[3]_i_3_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.190 | TNS=-108.071 |
INFO: [Physopt 32-663] Processed net fsm.bordeYCnt_reg_n_0_[2].  Re-placed instance fsm.bordeYCnt_reg[2]
INFO: [Physopt 32-735] Processed net fsm.bordeYCnt_reg_n_0_[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.178 | TNS=-108.611 |
INFO: [Physopt 32-702] Processed net fsm.bordeYCnt_reg_n_0_[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net generaPieza/fsm.i_reg[4][1]_repN.  Re-placed instance generaPieza/fsm.i[1]_i_1_comp
INFO: [Physopt 32-735] Processed net generaPieza/fsm.i_reg[4][1]_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.150 | TNS=-108.583 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 11 pins.
INFO: [Physopt 32-735] Processed net screenInteface/fsm.j_reg[0]_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.135 | TNS=-108.568 |
INFO: [Physopt 32-663] Processed net generaPieza/fsm.i_reg[4][0].  Re-placed instance generaPieza/fsm.i[0]_i_1
INFO: [Physopt 32-735] Processed net generaPieza/fsm.i_reg[4][0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.116 | TNS=-108.530 |
INFO: [Physopt 32-702] Processed net generaPieza/fsm.i_reg[4][0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 15 pins.
INFO: [Physopt 32-735] Processed net generaPieza/fsm.bordeXCnt_reg[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.109 | TNS=-107.331 |
INFO: [Physopt 32-702] Processed net screenInteface/fsm.j_reg[0]_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 23 pins.
INFO: [Physopt 32-735] Processed net screenInteface/fsm.i_reg[2][0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.109 | TNS=-107.188 |
INFO: [Physopt 32-702] Processed net generaPieza/fsm.i_reg[4][3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net generaPieza/p_0_in. Replicated 1 times.
INFO: [Physopt 32-735] Processed net generaPieza/p_0_in. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.100 | TNS=-107.415 |
INFO: [Physopt 32-663] Processed net j[0].  Re-placed instance fsm.j_reg[0]
INFO: [Physopt 32-735] Processed net j[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.088 | TNS=-106.721 |
INFO: [Physopt 32-663] Processed net i[1].  Re-placed instance fsm.i_reg[1]
INFO: [Physopt 32-735] Processed net i[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.072 | TNS=-106.736 |
INFO: [Physopt 32-702] Processed net generaPieza/fsm.i_reg[4][1]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 20 pins.
INFO: [Physopt 32-735] Processed net generaPieza/p_0_in. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.064 | TNS=-106.727 |
INFO: [Physopt 32-81] Processed net screenInteface/fsm.j_reg[3]_i_3_0. Replicated 2 times.
INFO: [Physopt 32-735] Processed net screenInteface/fsm.j_reg[3]_i_3_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.064 | TNS=-106.757 |
INFO: [Physopt 32-702] Processed net screenInteface/D[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net screenInteface/D[2]. Critical path length was reduced through logic transformation on cell screenInteface/fsm.j[3]_i_1_comp.
INFO: [Physopt 32-735] Processed net screenInteface/fsm.j[3]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.063 | TNS=-106.452 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 20 pins.
INFO: [Physopt 32-735] Processed net generaPieza/p_0_in_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.061 | TNS=-106.194 |
INFO: [Physopt 32-81] Processed net screenInteface/fsm.j_reg[3]_i_3_0. Replicated 1 times.
INFO: [Physopt 32-735] Processed net screenInteface/fsm.j_reg[3]_i_3_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.054 | TNS=-106.226 |
INFO: [Physopt 32-710] Processed net screenInteface/D[1]. Critical path length was reduced through logic transformation on cell screenInteface/fsm.j[2]_i_1_comp.
INFO: [Physopt 32-735] Processed net screenInteface/fsm.j_reg[3]_i_3_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.036 | TNS=-105.967 |
INFO: [Physopt 32-702] Processed net generaPieza/fsm.bordeXCnt_reg[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net screenInteface/fsm.j[3]_i_5_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net screenInteface/fsm.j_reg[3]_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net screenInteface/fsm.j[3]_i_8_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net screenInteface/fsm.j_reg[3]_i_13_n_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net screenInteface/fsm.j_reg[3]_i_16_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net screenInteface/fsm.j_reg[3]_i_21_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net screenInteface/fsm.j_reg[3]_i_33_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net screenInteface/fsm.j[3]_i_50_n_0.  Re-placed instance screenInteface/fsm.j[3]_i_50
INFO: [Physopt 32-735] Processed net screenInteface/fsm.j[3]_i_50_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.025 | TNS=-105.747 |
INFO: [Physopt 32-702] Processed net screenInteface/fsm.j[3]_i_50_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net screenInteface/fsm.j_reg[3]_i_60_n_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net screenInteface/fsm.j_reg[3]_i_119_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net screenInteface/fsm.j[3]_i_168_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net screenInteface/fsm.j_reg[3]_i_254_n_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net screenInteface/fsm.j_reg[3]_i_288_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net screenInteface/fsm.j_reg[3]_i_318_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 16 pins.
INFO: [Physopt 32-735] Processed net screenInteface/fsm.j[3]_i_341_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.024 | TNS=-105.727 |
INFO: [Physopt 32-702] Processed net j[0]_repN_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net screenInteface/fsm.j_reg[3]_i_157_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net screenInteface/fsm.j_reg[3]_i_239_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net screenInteface/fsm.j[3]_i_286_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.011 | TNS=-104.582 |
INFO: [Physopt 32-663] Processed net i[2].  Re-placed instance fsm.i_reg[2]
INFO: [Physopt 32-735] Processed net i[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.006 | TNS=-104.791 |
INFO: [Physopt 32-702] Processed net generaPieza/p_0_in. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net generaPieza/O[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net generaPieza/fsm.bordeYCnt[2]_i_8_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net generaPieza/fsm.bordeYCnt_reg[2]_i_10_n_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net generaPieza/fsm.bordeYCnt_reg[2]_i_12_n_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net generaPieza/fsm.bordeYCnt_reg[2]_i_11_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net generaPieza/fsm.bordeYCnt[2]_i_23_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net generaPieza/fsm.bordeYCnt[2]_i_19_n_0.  Re-placed instance generaPieza/fsm.bordeYCnt[2]_i_19
INFO: [Physopt 32-735] Processed net generaPieza/fsm.bordeYCnt[2]_i_19_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.974 | TNS=-104.759 |
INFO: [Physopt 32-702] Processed net generaPieza/p_0_in_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net generaPieza/O[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net generaPieza/fsm.bordeYCnt[2]_i_6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net generaPieza/fsm.bordeYCnt_reg[2]_i_10_n_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net generaPieza/fsm.bordeYCnt[2]_i_14_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net generaPieza/fsm.bordeYCnt_reg[2]_i_11_n_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net generaPieza/fsm.bordeYCnt_reg[2]_i_15_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net generaPieza/fsm.bordeYCnt[2]_i_37_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net generaPieza/fsm.bordeYCnt[2]_i_37_n_0. Critical path length was reduced through logic transformation on cell generaPieza/fsm.bordeYCnt[2]_i_37_comp.
INFO: [Physopt 32-735] Processed net generaPieza/fsm.bordeYCnt[2]_i_33_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.966 | TNS=-104.652 |
INFO: [Physopt 32-702] Processed net screenInteface/fsm.j[3]_i_19_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net screenInteface/fsm.j_reg[3]_i_16_n_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 16 pins.
INFO: [Physopt 32-735] Processed net screenInteface/fsm.j[3]_i_340_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.965 | TNS=-104.601 |
INFO: [Physopt 32-702] Processed net generaPieza/fsm.bordeYCnt[2]_i_31_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net generaPieza/fsm.bordeYCnt_reg[2]_i_41_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net generaPieza/fsm.bordeYCnt_reg[2]_i_54_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net generaPieza/fsm.bordeYCnt[2]_i_121_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net generaPieza/fsm.bordeYCnt[2]_i_121_n_0. Critical path length was reduced through logic transformation on cell generaPieza/fsm.bordeYCnt[2]_i_121_comp.
INFO: [Physopt 32-735] Processed net generaPieza/fsm.bordeYCnt[2]_i_117_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.965 | TNS=-104.601 |
INFO: [Physopt 32-702] Processed net generaPieza/fsm.bordeYCnt_reg[2]_i_106_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net generaPieza/fsm.bordeYCnt[2]_i_147_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net generaPieza/fsm.bordeYCnt[2]_i_147_n_0. Critical path length was reduced through logic transformation on cell generaPieza/fsm.bordeYCnt[2]_i_147_comp.
INFO: [Physopt 32-735] Processed net generaPieza/fsm.bordeYCnt[2]_i_143_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.965 | TNS=-104.601 |
INFO: [Physopt 32-702] Processed net generaPieza/fsm.bordeYCnt_reg[2]_i_140_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net generaPieza/fsm.bordeYCnt[2]_i_233_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net generaPieza/fsm.bordeYCnt[2]_i_233_n_0. Critical path length was reduced through logic transformation on cell generaPieza/fsm.bordeYCnt[2]_i_233_comp.
INFO: [Physopt 32-735] Processed net generaPieza/fsm.bordeYCnt[2]_i_229_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.965 | TNS=-104.601 |
INFO: [Physopt 32-702] Processed net generaPieza/fsm.bordeYCnt[2]_i_234_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net generaPieza/fsm.bordeYCnt_reg[2]_i_266_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net generaPieza/fsm.bordeYCnt_reg[2]_i_288_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net generaPieza/fsm.bordeYCnt_reg[2]_i_238_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 17 pins.
INFO: [Physopt 32-735] Processed net generaPieza/fsm.bordeYCnt[2]_i_286_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.961 | TNS=-104.155 |
INFO: [Physopt 32-702] Processed net screenInteface/fsm.j_reg[3]_i_333_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 27 pins.
INFO: [Physopt 32-735] Processed net screenInteface/fsm.j[3]_i_346_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.959 | TNS=-104.115 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 27 pins.
INFO: [Physopt 32-735] Processed net screenInteface/fsm.j[3]_i_345_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.930 | TNS=-102.907 |
INFO: [Physopt 32-702] Processed net generaPieza/fsm.bordeYCnt[2]_i_17_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net generaPieza/fsm.bordeYCnt_reg[2]_i_40_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net generaPieza/fsm.bordeYCnt_reg[2]_i_41_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net generaPieza/fsm.bordeYCnt[2]_i_85_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net generaPieza/fsm.bordeYCnt[2]_i_85_n_0. Critical path length was reduced through logic transformation on cell generaPieza/fsm.bordeYCnt[2]_i_85_comp.
INFO: [Physopt 32-735] Processed net generaPieza/fsm.bordeYCnt[2]_i_81_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.903 | TNS=-102.858 |
INFO: [Physopt 32-702] Processed net generaPieza/fsm.bordeYCnt[2]_i_84_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net generaPieza/fsm.bordeYCnt[2]_i_80_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net generaPieza/fsm.bordeYCnt_reg[2]_i_133_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net generaPieza/fsm.bordeYCnt_reg[2]_i_156_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net generaPieza/fsm.bordeYCnt_reg[2]_i_237_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 17 pins.
INFO: [Physopt 32-735] Processed net generaPieza/fsm.bordeYCnt[2]_i_280_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.884 | TNS=-102.839 |
INFO: [Physopt 32-81] Processed net generaPieza/fsm.bordeYCnt[2]_i_95_n_0. Replicated 1 times.
INFO: [Physopt 32-735] Processed net generaPieza/fsm.bordeYCnt[2]_i_95_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.882 | TNS=-102.483 |
INFO: [Physopt 32-702] Processed net screenInteface/fsm.j_reg[3]_i_253_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net screenInteface/fsm.j_reg[3]_i_158_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net screenInteface/fsm.j[3]_i_249_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net screenInteface/fsm.j_reg[3]_i_6_n_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net generaPieza/fsm.state_reg[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net fsm.state_reg_n_0_[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net j[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net generaPieza/fsm.state[0]_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net generaPieza/fsm.i_reg[4][0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net generaPieza/fsm.bordeXCnt_reg[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net screenInteface/fsm.j[3]_i_5_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net screenInteface/fsm.j[3]_i_8_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net screenInteface/fsm.j_reg[3]_i_13_n_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net screenInteface/fsm.j[3]_i_19_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net screenInteface/fsm.j_reg[3]_i_16_n_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net screenInteface/fsm.j[3]_i_50_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net screenInteface/fsm.j_reg[3]_i_60_n_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 31 pins.
INFO: [Physopt 32-735] Processed net screenInteface/fsm.j[3]_i_168_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.875 | TNS=-102.349 |
INFO: [Physopt 32-702] Processed net j[0]_repN_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net screenInteface/fsm.j[3]_i_168_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net screenInteface/fsm.j_reg[3]_i_254_n_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 27 pins.
INFO: [Physopt 32-735] Processed net screenInteface/fsm.j[3]_i_348_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.872 | TNS=-102.292 |
INFO: [Physopt 32-702] Processed net screenInteface/fsm.j[3]_i_286_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net screenInteface/fsm.j_reg[3]_i_289_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 9 pins.
INFO: [Physopt 32-735] Processed net screenInteface/fsm.j[3]_i_236_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.868 | TNS=-102.132 |
INFO: [Physopt 32-663] Processed net i[3].  Re-placed instance fsm.i_reg[3]
INFO: [Physopt 32-735] Processed net i[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.861 | TNS=-102.249 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 31 pins.
INFO: [Physopt 32-735] Processed net screenInteface/fsm.j[3]_i_169_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.859 | TNS=-102.225 |
INFO: [Physopt 32-702] Processed net screenInteface/fsm.j[3]_i_35_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net screenInteface/fsm.j_reg[3]_i_47_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 29 pins.
INFO: [Physopt 32-735] Processed net screenInteface/fsm.j[3]_i_139_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.853 | TNS=-102.098 |
INFO: [Physopt 32-663] Processed net i[0].  Re-placed instance fsm.i_reg[0]
INFO: [Physopt 32-735] Processed net i[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.851 | TNS=-102.105 |
INFO: [Physopt 32-702] Processed net i[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net generaPieza/fsm.i_reg[4][1]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net generaPieza/fsm.i_reg[4]_i_2_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net generaPieza/fsm.i_reg[4]_i_2_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net generaPieza/fsm.i[3]_i_7_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net generaPieza/fsm.i_reg[4]_i_10_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net generaPieza/fsm.i_reg[3]_i_10_n_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 22 pins.
INFO: [Physopt 32-735] Processed net generaPieza/fsm.i[3]_i_28_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.847 | TNS=-102.101 |
INFO: [Physopt 32-702] Processed net screenInteface/fsm.j[3]_i_347_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net screenInteface/fsm.j_reg[3]_i_6_n_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net generaPieza/fsm.state_reg[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.847 | TNS=-102.101 |
Phase 3 Critical Path Optimization | Checksum: 127d23f12

Time (s): cpu = 00:00:25 ; elapsed = 00:00:06 . Memory (MB): peak = 2703.492 ; gain = 0.000 ; free physical = 5203 ; free virtual = 10290

Phase 4 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.847 | TNS=-102.101 |
INFO: [Physopt 32-702] Processed net fsm.state_reg_n_0_[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net j[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net generaPieza/fsm.state[0]_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net generaPieza/fsm.i_reg[4][0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net generaPieza/fsm.bordeXCnt_reg[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net screenInteface/fsm.j[3]_i_5_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net screenInteface/fsm.j_reg[3]_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net screenInteface/fsm.j[3]_i_8_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net screenInteface/fsm.j_reg[3]_i_13_n_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net screenInteface/fsm.j[3]_i_19_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net screenInteface/fsm.j_reg[3]_i_16_n_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net screenInteface/fsm.j_reg[3]_i_21_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net screenInteface/fsm.j_reg[3]_i_33_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net screenInteface/fsm.j[3]_i_50_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net screenInteface/fsm.j_reg[3]_i_60_n_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net screenInteface/fsm.j_reg[3]_i_119_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net screenInteface/fsm.j[3]_i_168_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net screenInteface/fsm.j_reg[3]_i_254_n_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net screenInteface/fsm.j_reg[3]_i_288_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net screenInteface/fsm.j_reg[3]_i_318_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net screenInteface/fsm.j_reg[3]_i_333_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net screenInteface/fsm.j[3]_i_347_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net screenInteface/fsm.j_reg[3]_i_6_n_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net generaPieza/fsm.state_reg[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net fsm.state_reg_n_0_[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net j[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net generaPieza/fsm.state[0]_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net generaPieza/fsm.i_reg[4][0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net generaPieza/fsm.bordeXCnt_reg[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net screenInteface/fsm.j[3]_i_5_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net screenInteface/fsm.j[3]_i_8_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net screenInteface/fsm.j_reg[3]_i_13_n_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net screenInteface/fsm.j[3]_i_19_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net screenInteface/fsm.j_reg[3]_i_16_n_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net screenInteface/fsm.j[3]_i_50_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net screenInteface/fsm.j_reg[3]_i_60_n_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net screenInteface/fsm.j[3]_i_168_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net screenInteface/fsm.j_reg[3]_i_254_n_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net screenInteface/fsm.j[3]_i_347_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net screenInteface/fsm.j_reg[3]_i_6_n_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net generaPieza/fsm.state_reg[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.847 | TNS=-102.101 |
Phase 4 Critical Path Optimization | Checksum: 127d23f12

Time (s): cpu = 00:00:29 ; elapsed = 00:00:07 . Memory (MB): peak = 2703.492 ; gain = 0.000 ; free physical = 5203 ; free virtual = 10290
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2703.492 ; gain = 0.000 ; free physical = 5203 ; free virtual = 10290
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-2.847 | TNS=-102.101 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path  |          0.458  |          0.711  |            7  |              0  |                    49  |           0  |           2  |  00:00:07  |
|  Total          |          0.458  |          0.711  |            7  |              0  |                    49  |           0  |           3  |  00:00:07  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2703.492 ; gain = 0.000 ; free physical = 5203 ; free virtual = 10290
Ending Physical Synthesis Task | Checksum: 1e4183716

Time (s): cpu = 00:00:29 ; elapsed = 00:00:07 . Memory (MB): peak = 2703.492 ; gain = 0.000 ; free physical = 5203 ; free virtual = 10290
INFO: [Common 17-83] Releasing license: Implementation
383 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:30 ; elapsed = 00:00:07 . Memory (MB): peak = 2703.492 ; gain = 0.000 ; free physical = 5203 ; free virtual = 10290
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.42 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2706.395 ; gain = 2.902 ; free physical = 5195 ; free virtual = 10288
INFO: [Common 17-1381] The checkpoint '/home/alv/Desktop/uni/DAS/projects/proyecto/proyecto.runs/impl_1/proyecto_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 2012ae7c ConstDB: 0 ShapeSum: cb4fd4f7 RouteDB: 0
Post Restoration Checksum: NetGraph: cac3ebe1 | NumContArr: 2b5ef71 | Constraints: 190a55ad | Timing: 0
Phase 1 Build RT Design | Checksum: e68430ff

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 2803.078 ; gain = 47.957 ; free physical = 5093 ; free virtual = 10181

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: e68430ff

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 2803.078 ; gain = 47.957 ; free physical = 5093 ; free virtual = 10181

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: e68430ff

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 2803.078 ; gain = 47.957 ; free physical = 5093 ; free virtual = 10181
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 1d83ed673

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 2819.078 ; gain = 63.957 ; free physical = 5075 ; free virtual = 10163
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.822 | TNS=-96.948| WHS=-0.128 | THS=-35.341|


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 3219
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 3219
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 1ca742f24

Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 2819.078 ; gain = 63.957 ; free physical = 5075 ; free virtual = 10163

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 1ca742f24

Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 2819.078 ; gain = 63.957 ; free physical = 5075 ; free virtual = 10163
Phase 3 Initial Routing | Checksum: 1deacd5b1

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 2819.078 ; gain = 63.957 ; free physical = 5075 ; free virtual = 10163
INFO: [Route 35-580] Design has 15 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+====================+===================+=========================+
| Launch Setup Clock | Launch Hold Clock | Pin                     |
+====================+===================+=========================+
| sysClk             | sysClk            | fsm.j_reg[1]/D          |
| sysClk             | sysClk            | fsm.xPiezaAct_reg[7]/D  |
| sysClk             | sysClk            | fsm.xPiezaAct_reg[13]/D |
| sysClk             | sysClk            | fsm.xPiezaAct_reg[17]/D |
| sysClk             | sysClk            | fsm.xPiezaAct_reg[16]/D |
+--------------------+-------------------+-------------------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 744
 Number of Nodes with overlaps = 222
 Number of Nodes with overlaps = 96
 Number of Nodes with overlaps = 28
 Number of Nodes with overlaps = 13
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.677 | TNS=-111.576| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 27f828e42

Time (s): cpu = 00:00:21 ; elapsed = 00:00:13 . Memory (MB): peak = 2819.078 ; gain = 63.957 ; free physical = 5071 ; free virtual = 10159

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 306
 Number of Nodes with overlaps = 122
 Number of Nodes with overlaps = 55
 Number of Nodes with overlaps = 16
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.904 | TNS=-116.665| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1bdec8577

Time (s): cpu = 00:00:24 ; elapsed = 00:00:15 . Memory (MB): peak = 2819.078 ; gain = 63.957 ; free physical = 5068 ; free virtual = 10157
Phase 4 Rip-up And Reroute | Checksum: 1bdec8577

Time (s): cpu = 00:00:24 ; elapsed = 00:00:15 . Memory (MB): peak = 2819.078 ; gain = 63.957 ; free physical = 5068 ; free virtual = 10157

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 14a769587

Time (s): cpu = 00:00:24 ; elapsed = 00:00:15 . Memory (MB): peak = 2819.078 ; gain = 63.957 ; free physical = 5068 ; free virtual = 10157
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.589 | TNS=-105.738| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: d2242e28

Time (s): cpu = 00:00:25 ; elapsed = 00:00:15 . Memory (MB): peak = 2830.078 ; gain = 74.957 ; free physical = 5059 ; free virtual = 10148

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: d2242e28

Time (s): cpu = 00:00:25 ; elapsed = 00:00:15 . Memory (MB): peak = 2830.078 ; gain = 74.957 ; free physical = 5059 ; free virtual = 10148
Phase 5 Delay and Skew Optimization | Checksum: d2242e28

Time (s): cpu = 00:00:25 ; elapsed = 00:00:15 . Memory (MB): peak = 2830.078 ; gain = 74.957 ; free physical = 5059 ; free virtual = 10148

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 134333b65

Time (s): cpu = 00:00:25 ; elapsed = 00:00:16 . Memory (MB): peak = 2830.078 ; gain = 74.957 ; free physical = 5059 ; free virtual = 10148
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.591 | TNS=-105.497| WHS=0.085  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 134333b65

Time (s): cpu = 00:00:25 ; elapsed = 00:00:16 . Memory (MB): peak = 2830.078 ; gain = 74.957 ; free physical = 5059 ; free virtual = 10148
Phase 6 Post Hold Fix | Checksum: 134333b65

Time (s): cpu = 00:00:25 ; elapsed = 00:00:16 . Memory (MB): peak = 2830.078 ; gain = 74.957 ; free physical = 5059 ; free virtual = 10148

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.939488 %
  Global Horizontal Routing Utilization  = 1.09813 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


--GLOBAL Congestion:
Utilization threshold used for congestion level computation: 0.85
Congestion Report
North Dir 1x1 Area, Max Cong = 51.3514%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 43.2432%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 45.5882%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 45.5882%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 199dcd7d6

Time (s): cpu = 00:00:25 ; elapsed = 00:00:16 . Memory (MB): peak = 2830.078 ; gain = 74.957 ; free physical = 5059 ; free virtual = 10148

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 199dcd7d6

Time (s): cpu = 00:00:25 ; elapsed = 00:00:16 . Memory (MB): peak = 2830.078 ; gain = 74.957 ; free physical = 5059 ; free virtual = 10147

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1da2b03f6

Time (s): cpu = 00:00:25 ; elapsed = 00:00:16 . Memory (MB): peak = 2830.078 ; gain = 74.957 ; free physical = 5058 ; free virtual = 10147

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-3.591 | TNS=-105.497| WHS=0.085  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 1da2b03f6

Time (s): cpu = 00:00:25 ; elapsed = 00:00:16 . Memory (MB): peak = 2830.078 ; gain = 74.957 ; free physical = 5058 ; free virtual = 10147
INFO: [Route 35-16] Router Completed Successfully

Phase 11 Post-Route Event Processing
Phase 11 Post-Route Event Processing | Checksum: 13654a5cd

Time (s): cpu = 00:00:26 ; elapsed = 00:00:16 . Memory (MB): peak = 2830.078 ; gain = 74.957 ; free physical = 5058 ; free virtual = 10147

Time (s): cpu = 00:00:26 ; elapsed = 00:00:16 . Memory (MB): peak = 2830.078 ; gain = 74.957 ; free physical = 5058 ; free virtual = 10147

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
402 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:16 . Memory (MB): peak = 2830.078 ; gain = 115.680 ; free physical = 5058 ; free virtual = 10147
INFO: [runtcl-4] Executing : report_drc -file proyecto_drc_routed.rpt -pb proyecto_drc_routed.pb -rpx proyecto_drc_routed.rpx
Command: report_drc -file proyecto_drc_routed.rpt -pb proyecto_drc_routed.pb -rpx proyecto_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/alv/Desktop/uni/DAS/projects/proyecto/proyecto.runs/impl_1/proyecto_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file proyecto_methodology_drc_routed.rpt -pb proyecto_methodology_drc_routed.pb -rpx proyecto_methodology_drc_routed.rpx
Command: report_methodology -file proyecto_methodology_drc_routed.rpt -pb proyecto_methodology_drc_routed.pb -rpx proyecto_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/alv/Desktop/uni/DAS/projects/proyecto/proyecto.runs/impl_1/proyecto_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file proyecto_power_routed.rpt -pb proyecto_power_summary_routed.pb -rpx proyecto_power_routed.rpx
Command: report_power -file proyecto_power_routed.rpt -pb proyecto_power_summary_routed.pb -rpx proyecto_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
412 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file proyecto_route_status.rpt -pb proyecto_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file proyecto_timing_summary_routed.rpt -pb proyecto_timing_summary_routed.pb -rpx proyecto_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [runtcl-4] Executing : report_incremental_reuse -file proyecto_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file proyecto_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file proyecto_bus_skew_routed.rpt -pb proyecto_bus_skew_routed.pb -rpx proyecto_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.47 ; elapsed = 00:00:00.17 . Memory (MB): peak = 2937.812 ; gain = 0.000 ; free physical = 4995 ; free virtual = 10091
INFO: [Common 17-1381] The checkpoint '/home/alv/Desktop/uni/DAS/projects/proyecto/proyecto.runs/impl_1/proyecto_routed.dcp' has been generated.
Command: write_bitstream -force proyecto.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC DPIP-1] Input pipelining: DSP soundGen/acc0 input soundGen/acc0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP soundGen/acc0 output soundGen/acc0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP soundGen/acc0 multiplier stage soundGen/acc0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 3 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./proyecto.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
14 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 3220.266 ; gain = 282.453 ; free physical = 4671 ; free virtual = 9765
INFO: [Common 17-206] Exiting Vivado at Thu May 30 10:12:30 2024...
