

================================================================
== Vitis HLS Report for 'tpgPatternCrossHatch'
================================================================
* Date:           Tue Sep  6 19:51:33 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        prj
* Solution:       sol (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a35t-cpg236-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  20.00 ns|  9.641 ns|     5.40 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        1|        1|  20.000 ns|  20.000 ns|    1|    1|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 9.64>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%color_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %color" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1392]   --->   Operation 3 'read' 'color_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%height_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %height" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1392]   --->   Operation 4 'read' 'height_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%width_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %width" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1392]   --->   Operation 5 'read' 'width_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%x_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %x" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1392]   --->   Operation 6 'read' 'x_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%y_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %y" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1392]   --->   Operation 7 'read' 'y_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%zext_ln1396 = zext i16 %width_read" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1396]   --->   Operation 8 'zext' 'zext_ln1396' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%trunc_ln1396 = trunc i16 %width_read" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1396]   --->   Operation 9 'trunc' 'trunc_ln1396' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (2.13ns)   --->   "%add_ln1396 = add i14 %trunc_ln1396, i14 15" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1396]   --->   Operation 10 'add' 'add_ln1396' <Predicate = true> <Delay = 2.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i10 @_ssdm_op_PartSelect.i10.i14.i32.i32, i14 %add_ln1396, i32 4, i32 13" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1396]   --->   Operation 11 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (2.12ns)   --->   "%barWidthMinSamples_V = add i10 %trunc_ln, i10 1023"   --->   Operation 12 'add' 'barWidthMinSamples_V' <Predicate = true> <Delay = 2.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [2/2] (0.00ns)   --->   "%barWidthMinSamples_delayed_V = call i10 @reg<ap_uint<10> >, i10 %barWidthMinSamples_V" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1397]   --->   Operation 13 'call' 'barWidthMinSamples_delayed_V' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%zext_ln1398 = zext i16 %height_read" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1398]   --->   Operation 14 'zext' 'zext_ln1398' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%trunc_ln1398 = trunc i16 %height_read" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1398]   --->   Operation 15 'trunc' 'trunc_ln1398' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (2.13ns)   --->   "%add_ln1398 = add i14 %trunc_ln1398, i14 15" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1398]   --->   Operation 16 'add' 'add_ln1398' <Predicate = true> <Delay = 2.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%zext_ln1404 = zext i16 %y_read" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1404]   --->   Operation 17 'zext' 'zext_ln1404' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (2.38ns)   --->   "%icmp_ln1404 = icmp_eq  i16 %y_read, i16 0" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1404]   --->   Operation 18 'icmp' 'icmp_ln1404' <Predicate = true> <Delay = 2.38> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%trunc_ln1404 = trunc i16 %x_read" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1404]   --->   Operation 19 'trunc' 'trunc_ln1404' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%zext_ln1404_1 = zext i16 %x_read" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1404]   --->   Operation 20 'zext' 'zext_ln1404_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (2.38ns)   --->   "%icmp_ln1404_1 = icmp_eq  i16 %x_read, i16 0" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1404]   --->   Operation 21 'icmp' 'icmp_ln1404_1' <Predicate = true> <Delay = 2.38> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln1404 = br i1 %icmp_ln1404, void %lor.lhs.false, void %land.lhs.true" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1404]   --->   Operation 22 'br' 'br_ln1404' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (2.14ns)   --->   "%add_ln1404 = add i17 %zext_ln1398, i17 131071" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1404]   --->   Operation 23 'add' 'add_ln1404' <Predicate = (!icmp_ln1404)> <Delay = 2.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (2.38ns)   --->   "%icmp_ln1404_2 = icmp_eq  i17 %zext_ln1404, i17 %add_ln1404" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1404]   --->   Operation 24 'icmp' 'icmp_ln1404_2' <Predicate = (!icmp_ln1404)> <Delay = 2.38> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.97ns)   --->   "%and_ln1404 = and i1 %icmp_ln1404_2, i1 %icmp_ln1404_1" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1404]   --->   Operation 25 'and' 'and_ln1404' <Predicate = (!icmp_ln1404)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln1404 = br i1 %and_ln1404, void %if.else, void %if.then" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1404]   --->   Operation 26 'br' 'br_ln1404' <Predicate = (!icmp_ln1404)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln1404 = br i1 %icmp_ln1404_1, void %if.else, void %if.then" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1404]   --->   Operation 27 'br' 'br_ln1404' <Predicate = (icmp_ln1404)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%tmp = partselect i10 @_ssdm_op_PartSelect.i10.i14.i32.i32, i14 %add_ln1398, i32 4, i32 13"   --->   Operation 28 'partselect' 'tmp' <Predicate = (icmp_ln1404 & !icmp_ln1404_1) | (!icmp_ln1404 & !and_ln1404)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln1542 = zext i10 %tmp"   --->   Operation 29 'zext' 'zext_ln1542' <Predicate = (icmp_ln1404 & !icmp_ln1404_1) | (!icmp_ln1404 & !and_ln1404)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (2.12ns)   --->   "%ret_V = add i11 %zext_ln1542, i11 2047"   --->   Operation 30 'add' 'ret_V' <Predicate = (icmp_ln1404 & !icmp_ln1404_1) | (!icmp_ln1404 & !and_ln1404)> <Delay = 2.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%yCount_V_2_load = load i10 %yCount_V_2"   --->   Operation 31 'load' 'yCount_V_2_load' <Predicate = (icmp_ln1404 & !icmp_ln1404_1) | (!icmp_ln1404 & !and_ln1404)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln1065 = zext i10 %yCount_V_2_load"   --->   Operation 32 'zext' 'zext_ln1065' <Predicate = (icmp_ln1404 & !icmp_ln1404_1) | (!icmp_ln1404 & !and_ln1404)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (1.81ns)   --->   "%icmp_ln1065 = icmp_eq  i11 %zext_ln1065, i11 %ret_V"   --->   Operation 33 'icmp' 'icmp_ln1065' <Predicate = (icmp_ln1404 & !icmp_ln1404_1) | (!icmp_ln1404 & !and_ln1404)> <Delay = 1.81> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.97ns)   --->   "%and_ln1409 = and i1 %icmp_ln1065, i1 %icmp_ln1404_1" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1409]   --->   Operation 34 'and' 'and_ln1409' <Predicate = (icmp_ln1404 & !icmp_ln1404_1) | (!icmp_ln1404 & !and_ln1404)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%br_ln1409 = br i1 %and_ln1409, void %if.else24, void %if.then22" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1409]   --->   Operation 35 'br' 'br_ln1409' <Predicate = (icmp_ln1404 & !icmp_ln1404_1) | (!icmp_ln1404 & !and_ln1404)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%br_ln1414 = br i1 %icmp_ln1404_1, void %if.end, void %if.then27" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1414]   --->   Operation 36 'br' 'br_ln1414' <Predicate = (icmp_ln1404 & !icmp_ln1404_1 & !and_ln1409) | (!icmp_ln1404 & !and_ln1404 & !and_ln1409)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (2.12ns)   --->   "%add_ln886 = add i10 %yCount_V_2_load, i10 1"   --->   Operation 37 'add' 'add_ln886' <Predicate = (!icmp_ln1404 & !and_ln1404 & icmp_ln1404_1 & !and_ln1409)> <Delay = 2.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (1.61ns)   --->   "%store_ln886 = store i10 %add_ln886, i10 %yCount_V_2"   --->   Operation 38 'store' 'store_ln886' <Predicate = (!icmp_ln1404 & !and_ln1404 & icmp_ln1404_1 & !and_ln1409)> <Delay = 1.61>
ST_1 : Operation 39 [1/1] (1.61ns)   --->   "%store_ln1417 = store i1 0, i1 %vHatch" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1417]   --->   Operation 39 'store' 'store_ln1417' <Predicate = (!icmp_ln1404 & !and_ln1404 & icmp_ln1404_1 & !and_ln1409)> <Delay = 1.61>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%br_ln1418 = br void %if.end" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1418]   --->   Operation 40 'br' 'br_ln1418' <Predicate = (!icmp_ln1404 & !and_ln1404 & icmp_ln1404_1 & !and_ln1409)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end28"   --->   Operation 41 'br' 'br_ln0' <Predicate = (icmp_ln1404 & !icmp_ln1404_1 & !and_ln1409) | (!icmp_ln1404 & !and_ln1404 & !and_ln1409)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (1.61ns)   --->   "%store_ln1411 = store i10 0, i10 %yCount_V_2" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1411]   --->   Operation 42 'store' 'store_ln1411' <Predicate = (icmp_ln1404 & !icmp_ln1404_1 & and_ln1409) | (!icmp_ln1404 & !and_ln1404 & and_ln1409)> <Delay = 1.61>
ST_1 : Operation 43 [1/1] (1.61ns)   --->   "%store_ln1412 = store i1 1, i1 %vHatch" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1412]   --->   Operation 43 'store' 'store_ln1412' <Predicate = (icmp_ln1404 & !icmp_ln1404_1 & and_ln1409) | (!icmp_ln1404 & !and_ln1404 & and_ln1409)> <Delay = 1.61>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%br_ln1413 = br void %if.end28" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1413]   --->   Operation 44 'br' 'br_ln1413' <Predicate = (icmp_ln1404 & !icmp_ln1404_1 & and_ln1409) | (!icmp_ln1404 & !and_ln1404 & and_ln1409)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%br_ln0 = br void %VITIS_LOOP_1420_1"   --->   Operation 45 'br' 'br_ln0' <Predicate = (icmp_ln1404 & !icmp_ln1404_1) | (!icmp_ln1404 & !and_ln1404)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (1.61ns)   --->   "%store_ln1406 = store i10 0, i10 %yCount_V_2" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1406]   --->   Operation 46 'store' 'store_ln1406' <Predicate = (icmp_ln1404 & icmp_ln1404_1) | (!icmp_ln1404 & and_ln1404)> <Delay = 1.61>
ST_1 : Operation 47 [1/1] (1.61ns)   --->   "%store_ln1407 = store i1 1, i1 %vHatch" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1407]   --->   Operation 47 'store' 'store_ln1407' <Predicate = (icmp_ln1404 & icmp_ln1404_1) | (!icmp_ln1404 & and_ln1404)> <Delay = 1.61>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%br_ln1408 = br void %VITIS_LOOP_1420_1" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1408]   --->   Operation 48 'br' 'br_ln1408' <Predicate = (icmp_ln1404 & icmp_ln1404_1) | (!icmp_ln1404 & and_ln1404)> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (2.14ns)   --->   "%sub40 = add i17 %zext_ln1396, i17 131071" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1396]   --->   Operation 49 'add' 'sub40' <Predicate = true> <Delay = 2.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 50 [1/1] (1.47ns)   --->   "%cmp80 = icmp_eq  i8 %color_read, i8 0" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1392]   --->   Operation 50 'icmp' 'cmp80' <Predicate = true> <Delay = 1.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 51 [1/1] (1.47ns)   --->   "%cmp82 = icmp_eq  i8 %color_read, i8 1" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1392]   --->   Operation 51 'icmp' 'cmp82' <Predicate = true> <Delay = 1.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%br_ln1423 = br i1 %icmp_ln1404_1, void %if.else36, void %if.then33" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1423]   --->   Operation 52 'br' 'br_ln1423' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (2.38ns)   --->   "%icmp_ln1428 = icmp_eq  i17 %zext_ln1404_1, i17 %sub40" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1428]   --->   Operation 53 'icmp' 'icmp_ln1428' <Predicate = (!icmp_ln1404_1)> <Delay = 2.38> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.38> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%br_ln1428 = br i1 %icmp_ln1428, void %if.else46, void %if.then42" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1428]   --->   Operation 54 'br' 'br_ln1428' <Predicate = (!icmp_ln1404_1)> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (1.64ns)   --->   "%store_ln1431 = store i10 0, i10 %xCount_V_2" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1431]   --->   Operation 55 'store' 'store_ln1431' <Predicate = (!icmp_ln1404_1 & icmp_ln1428)> <Delay = 1.64>
ST_1 : Operation 56 [1/1] (1.61ns)   --->   "%br_ln1432 = br void %if.end69_ifconv" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1432]   --->   Operation 56 'br' 'br_ln1432' <Predicate = (!icmp_ln1404_1 & icmp_ln1428)> <Delay = 1.61>
ST_1 : Operation 57 [1/1] (1.64ns)   --->   "%store_ln1426 = store i10 0, i10 %xCount_V_2" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1426]   --->   Operation 57 'store' 'store_ln1426' <Predicate = (icmp_ln1404_1)> <Delay = 1.64>
ST_1 : Operation 58 [1/1] (1.61ns)   --->   "%br_ln1427 = br void %if.end69_ifconv" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1427]   --->   Operation 58 'br' 'br_ln1427' <Predicate = (icmp_ln1404_1)> <Delay = 1.61>
ST_1 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node select_ln1459)   --->   "%select_ln1459_1 = select i1 %cmp82, i2 1, i2 2" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1459]   --->   Operation 59 'select' 'select_ln1459_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node select_ln1459)   --->   "%or_ln1459 = or i1 %cmp82, i1 %trunc_ln1404" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1459]   --->   Operation 60 'or' 'or_ln1459' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 61 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln1459 = select i1 %or_ln1459, i2 %select_ln1459_1, i2 1" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1459]   --->   Operation 61 'select' 'select_ln1459' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%zext_ln1459 = zext i2 %select_ln1459" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1459]   --->   Operation 62 'zext' 'zext_ln1459' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%whiYuv_1_addr = getelementptr i8 %whiYuv_1, i64 0, i64 %zext_ln1459" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1459]   --->   Operation 63 'getelementptr' 'whiYuv_1_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [2/2] (2.15ns)   --->   "%whiYuv_1_load = load i2 %whiYuv_1_addr" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1458]   --->   Operation 64 'load' 'whiYuv_1_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 3> <ROM>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%blkYuv_1_addr = getelementptr i8 %blkYuv_1, i64 0, i64 %zext_ln1459" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1474]   --->   Operation 65 'getelementptr' 'blkYuv_1_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [2/2] (2.15ns)   --->   "%blkYuv_1_load = load i2 %blkYuv_1_addr" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1473]   --->   Operation 66 'load' 'blkYuv_1_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 3> <ROM>

State 2 <SV = 1> <Delay = 4.67>
ST_2 : Operation 67 [1/2] (0.00ns)   --->   "%barWidthMinSamples_delayed_V = call i10 @reg<ap_uint<10> >, i10 %barWidthMinSamples_V" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1397]   --->   Operation 67 'call' 'barWidthMinSamples_delayed_V' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%vHatch_load = load i1 %vHatch"   --->   Operation 68 'load' 'vHatch_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (1.04ns)   --->   "%conv2_i_i15 = select i1 %cmp80, i8 255, i8 128" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1392]   --->   Operation 69 'select' 'conv2_i_i15' <Predicate = true> <Delay = 1.04> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 70 [1/1] (1.04ns)   --->   "%conv2_i_i = select i1 %cmp80, i8 0, i8 128" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1392]   --->   Operation 70 'select' 'conv2_i_i' <Predicate = true> <Delay = 1.04> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%xCount_V_2_load = load i10 %xCount_V_2"   --->   Operation 71 'load' 'xCount_V_2_load' <Predicate = (!icmp_ln1404_1 & !icmp_ln1428)> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (1.70ns)   --->   "%icmp_ln1073 = icmp_ult  i10 %xCount_V_2_load, i10 %barWidthMinSamples_delayed_V"   --->   Operation 72 'icmp' 'icmp_ln1073' <Predicate = (!icmp_ln1404_1 & !icmp_ln1428)> <Delay = 1.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%br_ln1433 = br i1 %icmp_ln1073, void %if.else54, void %if.then50" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1433]   --->   Operation 73 'br' 'br_ln1433' <Predicate = (!icmp_ln1404_1 & !icmp_ln1428)> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (1.70ns)   --->   "%icmp_ln1065_1 = icmp_eq  i10 %xCount_V_2_load, i10 %barWidthMinSamples_delayed_V"   --->   Operation 74 'icmp' 'icmp_ln1065_1' <Predicate = (!icmp_ln1404_1 & !icmp_ln1428 & !icmp_ln1073)> <Delay = 1.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%br_ln1438 = br i1 %icmp_ln1065_1, void %if.else62, void %if.then58" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1438]   --->   Operation 75 'br' 'br_ln1438' <Predicate = (!icmp_ln1404_1 & !icmp_ln1428 & !icmp_ln1073)> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (2.12ns)   --->   "%sub_ln887 = sub i10 %xCount_V_2_load, i10 %barWidthMinSamples_delayed_V"   --->   Operation 76 'sub' 'sub_ln887' <Predicate = (!icmp_ln1404_1 & !icmp_ln1428 & !icmp_ln1073 & !icmp_ln1065_1)> <Delay = 2.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 77 [1/1] (1.64ns)   --->   "%store_ln887 = store i10 %sub_ln887, i10 %xCount_V_2"   --->   Operation 77 'store' 'store_ln887' <Predicate = (!icmp_ln1404_1 & !icmp_ln1428 & !icmp_ln1073 & !icmp_ln1065_1)> <Delay = 1.64>
ST_2 : Operation 78 [1/1] (1.61ns)   --->   "%br_ln0 = br void %if.end69_ifconv"   --->   Operation 78 'br' 'br_ln0' <Predicate = (!icmp_ln1404_1 & !icmp_ln1428 & !icmp_ln1073 & !icmp_ln1065_1)> <Delay = 1.61>
ST_2 : Operation 79 [1/1] (1.64ns)   --->   "%store_ln1440 = store i10 0, i10 %xCount_V_2" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1440]   --->   Operation 79 'store' 'store_ln1440' <Predicate = (!icmp_ln1404_1 & !icmp_ln1428 & !icmp_ln1073 & icmp_ln1065_1)> <Delay = 1.64>
ST_2 : Operation 80 [1/1] (1.61ns)   --->   "%br_ln1442 = br void %if.end69_ifconv" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1442]   --->   Operation 80 'br' 'br_ln1442' <Predicate = (!icmp_ln1404_1 & !icmp_ln1428 & !icmp_ln1073 & icmp_ln1065_1)> <Delay = 1.61>
ST_2 : Operation 81 [1/1] (2.12ns)   --->   "%add_ln886_3 = add i10 %xCount_V_2_load, i10 1"   --->   Operation 81 'add' 'add_ln886_3' <Predicate = (!icmp_ln1404_1 & !icmp_ln1428 & icmp_ln1073)> <Delay = 2.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 82 [1/1] (1.64ns)   --->   "%store_ln886 = store i10 %add_ln886_3, i10 %xCount_V_2"   --->   Operation 82 'store' 'store_ln886' <Predicate = (!icmp_ln1404_1 & !icmp_ln1428 & icmp_ln1073)> <Delay = 1.64>
ST_2 : Operation 83 [1/1] (1.61ns)   --->   "%br_ln1437 = br void %if.end69_ifconv" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1437]   --->   Operation 83 'br' 'br_ln1437' <Predicate = (!icmp_ln1404_1 & !icmp_ln1428 & icmp_ln1073)> <Delay = 1.61>
ST_2 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node or_ln1449)   --->   "%hHatch = phi i1 1, void %if.then33, i1 1, void %if.then42, i1 0, void %if.then50, i1 1, void %if.then58, i1 0, void %if.else62"   --->   Operation 84 'phi' 'hHatch' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln1449 = or i1 %vHatch_load, i1 %hHatch" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1449]   --->   Operation 85 'or' 'or_ln1449' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 86 [1/2] (2.15ns)   --->   "%whiYuv_1_load = load i2 %whiYuv_1_addr" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1458]   --->   Operation 86 'load' 'whiYuv_1_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 3> <ROM>
ST_2 : Operation 87 [1/2] (2.15ns)   --->   "%blkYuv_1_load = load i2 %blkYuv_1_addr" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1473]   --->   Operation 87 'load' 'blkYuv_1_load' <Predicate = true> <Delay = 2.15> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 3> <ROM>
ST_2 : Operation 88 [1/1] (0.00ns) (grouped into LUT with out node pix_val_V)   --->   "%sel_tmp = and i1 %or_ln1449, i1 %cmp80" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1449]   --->   Operation 88 'and' 'sel_tmp' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 89 [1/1] (0.00ns) (grouped into LUT with out node newSel)   --->   "%xor_ln1449 = xor i1 %or_ln1449, i1 1" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1449]   --->   Operation 89 'xor' 'xor_ln1449' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 90 [1/1] (0.00ns) (grouped into LUT with out node newSel)   --->   "%sel_tmp6 = and i1 %cmp80, i1 %xor_ln1449" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1392]   --->   Operation 90 'and' 'sel_tmp6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 91 [1/1] (1.04ns) (out node of the LUT)   --->   "%newSel = select i1 %sel_tmp6, i8 0, i8 %whiYuv_1_load" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1392]   --->   Operation 91 'select' 'newSel' <Predicate = true> <Delay = 1.04> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node pix_val_V)   --->   "%or_cond = xor i1 %cmp80, i1 %or_ln1449" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1392]   --->   Operation 92 'xor' 'or_cond' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 93 [1/1] (0.00ns) (grouped into LUT with out node pix_val_V)   --->   "%newSel9 = select i1 %sel_tmp, i8 255, i8 %blkYuv_1_load" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1449]   --->   Operation 93 'select' 'newSel9' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 94 [1/1] (1.04ns) (out node of the LUT)   --->   "%pix_val_V = select i1 %or_cond, i8 %newSel, i8 %newSel9" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1392]   --->   Operation 94 'select' 'pix_val_V' <Predicate = true> <Delay = 1.04> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 95 [1/1] (1.04ns)   --->   "%pix_val_V_8 = select i1 %or_ln1449, i8 %conv2_i_i15, i8 %conv2_i_i" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1449]   --->   Operation 95 'select' 'pix_val_V_8' <Predicate = true> <Delay = 1.04> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.04> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 96 [1/1] (0.99ns)   --->   "%select_ln1472 = select i1 %or_ln1449, i8 255, i8 0" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1472]   --->   Operation 96 'select' 'select_ln1472' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 97 [1/1] (0.00ns)   --->   "%mrv = insertvalue i24 <undef>, i8 %select_ln1472" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1480]   --->   Operation 97 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 98 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i24 %mrv, i8 %pix_val_V" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1480]   --->   Operation 98 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 99 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue i24 %mrv_1, i8 %pix_val_V_8" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1480]   --->   Operation 99 'insertvalue' 'mrv_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 100 [1/1] (0.00ns)   --->   "%ret_ln1480 = ret i24 %mrv_2" [/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1480]   --->   Operation 100 'ret' 'ret_ln1480' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 20ns, clock uncertainty: 5.4ns.

 <State 1>: 9.64ns
The critical path consists of the following:
	wire read operation ('height_read', /home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1392) on port 'height' (/home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1392) [12]  (0 ns)
	'add' operation ('add_ln1398', /home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1398) [24]  (2.14 ns)
	'add' operation ('ret.V') [41]  (2.12 ns)
	'icmp' operation ('icmp_ln1065') [44]  (1.81 ns)
	'and' operation ('and_ln1409', /home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1409) [45]  (0.978 ns)
	blocking operation 2.59 ns on control path)

 <State 2>: 4.67ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('hHatch') [102]  (1.61 ns)
	'phi' operation ('hHatch') [102]  (0 ns)
	'or' operation ('or_ln1449', /home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1449) [103]  (0.978 ns)
	'xor' operation ('xor_ln1449', /home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1449) [113]  (0 ns)
	'and' operation ('sel_tmp6', /home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1392) [114]  (0 ns)
	'select' operation ('newSel', /home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1392) [115]  (1.04 ns)
	'select' operation ('pix.val.V', /home/trevor/Documents/xilinx/basys3_pong2/vivado/pong_2/pong_2.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:1392) [118]  (1.04 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
