Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Sun Dec 12 23:11:15 2021
| Host         : DESKTOP-2TT0HVD running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file lab10_timing_summary_routed.rpt -pb lab10_timing_summary_routed.pb -rpx lab10_timing_summary_routed.rpx -warn_on_violation
| Design       : lab10
| Device       : 7a35ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                Violations  
---------  ----------------  ---------------------------------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell                                23          
SYNTH-5    Warning           Mapped onto distributed RAM because of timing constraints  1392        
TIMING-18  Warning           Missing input or output delay                              17          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (23)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (65)
5. checking no_input_delay (4)
6. checking no_output_delay (14)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (23)
-------------------------
 There are 23 register/latch pins with no clock driven by root clock pin: clk_divider0/clk_out_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (65)
-------------------------------------------------
 There are 65 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.668        0.000                      0                52682        0.044        0.000                      0                52682        3.750        0.000                       0                  6459  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.668        0.000                      0                52682        0.044        0.000                      0                52682        3.750        0.000                       0                  6459  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.668ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.044ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.668ns  (required time - arrival time)
  Source:                 P_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixel_addr1_reg[7]_rep__20/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.930ns  (logic 3.018ns (33.797%)  route 5.912ns (66.203%))
  Logic Levels:           8  (CARRY4=3 LUT3=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.814ns = ( 14.814 - 10.000 ) 
    Source Clock Delay      (SCD):    5.101ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=6458, routed)        1.550     5.101    clk_IBUF_BUFG
    SLICE_X35Y54         FDRE                                         r  P_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y54         FDRE (Prop_fdre_C_Q)         0.419     5.520 r  P_reg[2]/Q
                         net (fo=91, routed)          0.992     6.513    P[2]
    SLICE_X35Y53         LUT3 (Prop_lut3_I0_O)        0.324     6.837 r  x[0]_i_2/O
                         net (fo=112, routed)         1.166     8.002    x[0]_i_2_n_0
    SLICE_X35Y45         LUT5 (Prop_lut5_I4_O)        0.358     8.360 r  pixel_addr1[4]_i_14/O
                         net (fo=4, routed)           0.760     9.121    vs0/pixel_addr1_reg[4]_i_2_2
    SLICE_X36Y47         LUT4 (Prop_lut4_I2_O)        0.326     9.447 r  vs0/pixel_addr1[13]_i_55/O
                         net (fo=1, routed)           0.000     9.447    vs0/pixel_addr1[13]_i_55_n_0
    SLICE_X36Y47         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.848 r  vs0/pixel_addr1_reg[13]_i_24/CO[3]
                         net (fo=1, routed)           0.000     9.848    vs0/pixel_addr1_reg[13]_i_24_n_0
    SLICE_X36Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.005 r  vs0/pixel_addr1_reg[13]_i_10/CO[1]
                         net (fo=1, routed)           0.437    10.441    vs0/fish_region1
    SLICE_X39Y50         LUT6 (Prop_lut6_I5_O)        0.329    10.770 r  vs0/pixel_addr1[13]_i_3/O
                         net (fo=135, routed)         0.613    11.384    vs0/pixel_addr1[13]_i_3_n_0
    SLICE_X39Y47         LUT4 (Prop_lut4_I2_O)        0.124    11.508 r  vs0/pixel_addr1[8]_i_4/O
                         net (fo=1, routed)           0.000    11.508    vs0/pixel_addr1[8]_i_4_n_0
    SLICE_X39Y47         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    12.088 r  vs0/pixel_addr1_reg[8]_i_1/O[2]
                         net (fo=24, routed)          1.943    14.031    pixel_addr1[7]
    SLICE_X15Y19         FDRE                                         r  pixel_addr1_reg[7]_rep__20/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=6458, routed)        1.442    14.814    clk_IBUF_BUFG
    SLICE_X15Y19         FDRE                                         r  pixel_addr1_reg[7]_rep__20/C
                         clock pessimism              0.180    14.994    
                         clock uncertainty           -0.035    14.958    
    SLICE_X15Y19         FDRE (Setup_fdre_C_D)       -0.259    14.699    pixel_addr1_reg[7]_rep__20
  -------------------------------------------------------------------
                         required time                         14.699    
                         arrival time                         -14.031    
  -------------------------------------------------------------------
                         slack                                  0.668    

Slack (MET) :             0.766ns  (required time - arrival time)
  Source:                 P_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixel_addr_d_reg[0]_rep/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.460ns  (logic 2.357ns (27.860%)  route 6.103ns (72.140%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.806ns = ( 14.806 - 10.000 ) 
    Source Clock Delay      (SCD):    5.101ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=6458, routed)        1.550     5.101    clk_IBUF_BUFG
    SLICE_X35Y54         FDRE                                         r  P_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y54         FDRE (Prop_fdre_C_Q)         0.419     5.520 r  P_reg[2]/Q
                         net (fo=91, routed)          0.992     6.513    P[2]
    SLICE_X35Y53         LUT3 (Prop_lut3_I0_O)        0.324     6.837 r  x[0]_i_2/O
                         net (fo=112, routed)         1.070     7.907    x[0]_i_2_n_0
    SLICE_X45Y59         LUT6 (Prop_lut6_I5_O)        0.332     8.239 r  pixel_addr_d[4]_i_7/O
                         net (fo=5, routed)           0.740     8.979    vs0/pixel_addr_d_reg[4]_rep_0[0]
    SLICE_X47Y57         LUT4 (Prop_lut4_I3_O)        0.124     9.103 r  vs0/pixel_addr_d[10]_i_57/O
                         net (fo=1, routed)           0.000     9.103    vs0/pixel_addr_d[10]_i_57_n_0
    SLICE_X47Y57         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.501 r  vs0/pixel_addr_d_reg[10]_i_27/CO[3]
                         net (fo=1, routed)           0.000     9.501    vs0/pixel_addr_d_reg[10]_i_27_n_0
    SLICE_X47Y58         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.658 f  vs0/pixel_addr_d_reg[10]_i_14/CO[1]
                         net (fo=1, routed)           0.599    10.257    vs0/d_region1
    SLICE_X47Y59         LUT6 (Prop_lut6_I2_O)        0.329    10.586 f  vs0/pixel_addr_d[10]_i_4/O
                         net (fo=20, routed)          1.019    11.605    vs0/pixel_addr_d[10]_i_4_n_0
    SLICE_X49Y55         LUT6 (Prop_lut6_I0_O)        0.124    11.729 f  vs0/pixel_addr_d[10]_i_2/O
                         net (fo=22, routed)          0.983    12.712    vs0/CEP
    SLICE_X45Y58         LUT2 (Prop_lut2_I1_O)        0.150    12.862 r  vs0/pixel_addr_d[10]_i_1/O
                         net (fo=19, routed)          0.699    13.561    vs0_n_211
    SLICE_X44Y55         FDRE                                         r  pixel_addr_d_reg[0]_rep/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=6458, routed)        1.435    14.806    clk_IBUF_BUFG
    SLICE_X44Y55         FDRE                                         r  pixel_addr_d_reg[0]_rep/C
                         clock pessimism              0.188    14.994    
                         clock uncertainty           -0.035    14.959    
    SLICE_X44Y55         FDRE (Setup_fdre_C_R)       -0.631    14.328    pixel_addr_d_reg[0]_rep
  -------------------------------------------------------------------
                         required time                         14.328    
                         arrival time                         -13.561    
  -------------------------------------------------------------------
                         slack                                  0.766    

Slack (MET) :             0.778ns  (required time - arrival time)
  Source:                 P_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixel_addr1_reg[7]_rep__10/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.876ns  (logic 2.438ns (27.466%)  route 6.438ns (72.534%))
  Logic Levels:           7  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.816ns = ( 14.816 - 10.000 ) 
    Source Clock Delay      (SCD):    5.101ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=6458, routed)        1.550     5.101    clk_IBUF_BUFG
    SLICE_X35Y54         FDRE                                         r  P_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y54         FDRE (Prop_fdre_C_Q)         0.419     5.520 r  P_reg[2]/Q
                         net (fo=91, routed)          0.992     6.513    P[2]
    SLICE_X35Y53         LUT3 (Prop_lut3_I0_O)        0.324     6.837 r  x[0]_i_2/O
                         net (fo=112, routed)         1.166     8.002    x[0]_i_2_n_0
    SLICE_X35Y45         LUT5 (Prop_lut5_I4_O)        0.358     8.360 r  pixel_addr1[4]_i_14/O
                         net (fo=4, routed)           0.760     9.121    vs0/pixel_addr1_reg[4]_i_2_2
    SLICE_X36Y47         LUT4 (Prop_lut4_I2_O)        0.326     9.447 r  vs0/pixel_addr1[13]_i_55/O
                         net (fo=1, routed)           0.000     9.447    vs0/pixel_addr1[13]_i_55_n_0
    SLICE_X36Y47         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.848 r  vs0/pixel_addr1_reg[13]_i_24/CO[3]
                         net (fo=1, routed)           0.000     9.848    vs0/pixel_addr1_reg[13]_i_24_n_0
    SLICE_X36Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.005 r  vs0/pixel_addr1_reg[13]_i_10/CO[1]
                         net (fo=1, routed)           0.437    10.441    vs0/fish_region1
    SLICE_X39Y50         LUT6 (Prop_lut6_I5_O)        0.329    10.770 r  vs0/pixel_addr1[13]_i_3/O
                         net (fo=135, routed)         0.857    11.627    vs0/pixel_addr1[13]_i_3_n_0
    SLICE_X45Y49         LUT6 (Prop_lut6_I0_O)        0.124    11.751 r  vs0/pixel_addr1[13]_i_1/O
                         net (fo=198, routed)         2.227    13.978    vs0_n_90
    SLICE_X48Y18         FDRE                                         r  pixel_addr1_reg[7]_rep__10/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=6458, routed)        1.444    14.816    clk_IBUF_BUFG
    SLICE_X48Y18         FDRE                                         r  pixel_addr1_reg[7]_rep__10/C
                         clock pessimism              0.180    14.996    
                         clock uncertainty           -0.035    14.960    
    SLICE_X48Y18         FDRE (Setup_fdre_C_CE)      -0.205    14.755    pixel_addr1_reg[7]_rep__10
  -------------------------------------------------------------------
                         required time                         14.755    
                         arrival time                         -13.978    
  -------------------------------------------------------------------
                         slack                                  0.778    

Slack (MET) :             0.778ns  (required time - arrival time)
  Source:                 P_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixel_addr_d_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.451ns  (logic 2.357ns (27.889%)  route 6.094ns (72.111%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.809ns = ( 14.809 - 10.000 ) 
    Source Clock Delay      (SCD):    5.101ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=6458, routed)        1.550     5.101    clk_IBUF_BUFG
    SLICE_X35Y54         FDRE                                         r  P_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y54         FDRE (Prop_fdre_C_Q)         0.419     5.520 r  P_reg[2]/Q
                         net (fo=91, routed)          0.992     6.513    P[2]
    SLICE_X35Y53         LUT3 (Prop_lut3_I0_O)        0.324     6.837 r  x[0]_i_2/O
                         net (fo=112, routed)         1.070     7.907    x[0]_i_2_n_0
    SLICE_X45Y59         LUT6 (Prop_lut6_I5_O)        0.332     8.239 r  pixel_addr_d[4]_i_7/O
                         net (fo=5, routed)           0.740     8.979    vs0/pixel_addr_d_reg[4]_rep_0[0]
    SLICE_X47Y57         LUT4 (Prop_lut4_I3_O)        0.124     9.103 r  vs0/pixel_addr_d[10]_i_57/O
                         net (fo=1, routed)           0.000     9.103    vs0/pixel_addr_d[10]_i_57_n_0
    SLICE_X47Y57         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.501 r  vs0/pixel_addr_d_reg[10]_i_27/CO[3]
                         net (fo=1, routed)           0.000     9.501    vs0/pixel_addr_d_reg[10]_i_27_n_0
    SLICE_X47Y58         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.658 f  vs0/pixel_addr_d_reg[10]_i_14/CO[1]
                         net (fo=1, routed)           0.599    10.257    vs0/d_region1
    SLICE_X47Y59         LUT6 (Prop_lut6_I2_O)        0.329    10.586 f  vs0/pixel_addr_d[10]_i_4/O
                         net (fo=20, routed)          1.019    11.605    vs0/pixel_addr_d[10]_i_4_n_0
    SLICE_X49Y55         LUT6 (Prop_lut6_I0_O)        0.124    11.729 f  vs0/pixel_addr_d[10]_i_2/O
                         net (fo=22, routed)          0.983    12.712    vs0/CEP
    SLICE_X45Y58         LUT2 (Prop_lut2_I1_O)        0.150    12.862 r  vs0/pixel_addr_d[10]_i_1/O
                         net (fo=19, routed)          0.691    13.553    vs0_n_211
    SLICE_X49Y53         FDRE                                         r  pixel_addr_d_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=6458, routed)        1.438    14.809    clk_IBUF_BUFG
    SLICE_X49Y53         FDRE                                         r  pixel_addr_d_reg[1]/C
                         clock pessimism              0.188    14.997    
                         clock uncertainty           -0.035    14.962    
    SLICE_X49Y53         FDRE (Setup_fdre_C_R)       -0.631    14.331    pixel_addr_d_reg[1]
  -------------------------------------------------------------------
                         required time                         14.331    
                         arrival time                         -13.553    
  -------------------------------------------------------------------
                         slack                                  0.778    

Slack (MET) :             0.778ns  (required time - arrival time)
  Source:                 P_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixel_addr_d_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.451ns  (logic 2.357ns (27.889%)  route 6.094ns (72.111%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.809ns = ( 14.809 - 10.000 ) 
    Source Clock Delay      (SCD):    5.101ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=6458, routed)        1.550     5.101    clk_IBUF_BUFG
    SLICE_X35Y54         FDRE                                         r  P_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y54         FDRE (Prop_fdre_C_Q)         0.419     5.520 r  P_reg[2]/Q
                         net (fo=91, routed)          0.992     6.513    P[2]
    SLICE_X35Y53         LUT3 (Prop_lut3_I0_O)        0.324     6.837 r  x[0]_i_2/O
                         net (fo=112, routed)         1.070     7.907    x[0]_i_2_n_0
    SLICE_X45Y59         LUT6 (Prop_lut6_I5_O)        0.332     8.239 r  pixel_addr_d[4]_i_7/O
                         net (fo=5, routed)           0.740     8.979    vs0/pixel_addr_d_reg[4]_rep_0[0]
    SLICE_X47Y57         LUT4 (Prop_lut4_I3_O)        0.124     9.103 r  vs0/pixel_addr_d[10]_i_57/O
                         net (fo=1, routed)           0.000     9.103    vs0/pixel_addr_d[10]_i_57_n_0
    SLICE_X47Y57         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.501 r  vs0/pixel_addr_d_reg[10]_i_27/CO[3]
                         net (fo=1, routed)           0.000     9.501    vs0/pixel_addr_d_reg[10]_i_27_n_0
    SLICE_X47Y58         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.658 f  vs0/pixel_addr_d_reg[10]_i_14/CO[1]
                         net (fo=1, routed)           0.599    10.257    vs0/d_region1
    SLICE_X47Y59         LUT6 (Prop_lut6_I2_O)        0.329    10.586 f  vs0/pixel_addr_d[10]_i_4/O
                         net (fo=20, routed)          1.019    11.605    vs0/pixel_addr_d[10]_i_4_n_0
    SLICE_X49Y55         LUT6 (Prop_lut6_I0_O)        0.124    11.729 f  vs0/pixel_addr_d[10]_i_2/O
                         net (fo=22, routed)          0.983    12.712    vs0/CEP
    SLICE_X45Y58         LUT2 (Prop_lut2_I1_O)        0.150    12.862 r  vs0/pixel_addr_d[10]_i_1/O
                         net (fo=19, routed)          0.691    13.553    vs0_n_211
    SLICE_X49Y53         FDRE                                         r  pixel_addr_d_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=6458, routed)        1.438    14.809    clk_IBUF_BUFG
    SLICE_X49Y53         FDRE                                         r  pixel_addr_d_reg[2]/C
                         clock pessimism              0.188    14.997    
                         clock uncertainty           -0.035    14.962    
    SLICE_X49Y53         FDRE (Setup_fdre_C_R)       -0.631    14.331    pixel_addr_d_reg[2]
  -------------------------------------------------------------------
                         required time                         14.331    
                         arrival time                         -13.553    
  -------------------------------------------------------------------
                         slack                                  0.778    

Slack (MET) :             0.778ns  (required time - arrival time)
  Source:                 P_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixel_addr_d_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.451ns  (logic 2.357ns (27.889%)  route 6.094ns (72.111%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.809ns = ( 14.809 - 10.000 ) 
    Source Clock Delay      (SCD):    5.101ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=6458, routed)        1.550     5.101    clk_IBUF_BUFG
    SLICE_X35Y54         FDRE                                         r  P_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y54         FDRE (Prop_fdre_C_Q)         0.419     5.520 r  P_reg[2]/Q
                         net (fo=91, routed)          0.992     6.513    P[2]
    SLICE_X35Y53         LUT3 (Prop_lut3_I0_O)        0.324     6.837 r  x[0]_i_2/O
                         net (fo=112, routed)         1.070     7.907    x[0]_i_2_n_0
    SLICE_X45Y59         LUT6 (Prop_lut6_I5_O)        0.332     8.239 r  pixel_addr_d[4]_i_7/O
                         net (fo=5, routed)           0.740     8.979    vs0/pixel_addr_d_reg[4]_rep_0[0]
    SLICE_X47Y57         LUT4 (Prop_lut4_I3_O)        0.124     9.103 r  vs0/pixel_addr_d[10]_i_57/O
                         net (fo=1, routed)           0.000     9.103    vs0/pixel_addr_d[10]_i_57_n_0
    SLICE_X47Y57         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.501 r  vs0/pixel_addr_d_reg[10]_i_27/CO[3]
                         net (fo=1, routed)           0.000     9.501    vs0/pixel_addr_d_reg[10]_i_27_n_0
    SLICE_X47Y58         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.658 f  vs0/pixel_addr_d_reg[10]_i_14/CO[1]
                         net (fo=1, routed)           0.599    10.257    vs0/d_region1
    SLICE_X47Y59         LUT6 (Prop_lut6_I2_O)        0.329    10.586 f  vs0/pixel_addr_d[10]_i_4/O
                         net (fo=20, routed)          1.019    11.605    vs0/pixel_addr_d[10]_i_4_n_0
    SLICE_X49Y55         LUT6 (Prop_lut6_I0_O)        0.124    11.729 f  vs0/pixel_addr_d[10]_i_2/O
                         net (fo=22, routed)          0.983    12.712    vs0/CEP
    SLICE_X45Y58         LUT2 (Prop_lut2_I1_O)        0.150    12.862 r  vs0/pixel_addr_d[10]_i_1/O
                         net (fo=19, routed)          0.691    13.553    vs0_n_211
    SLICE_X49Y53         FDRE                                         r  pixel_addr_d_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=6458, routed)        1.438    14.809    clk_IBUF_BUFG
    SLICE_X49Y53         FDRE                                         r  pixel_addr_d_reg[3]/C
                         clock pessimism              0.188    14.997    
                         clock uncertainty           -0.035    14.962    
    SLICE_X49Y53         FDRE (Setup_fdre_C_R)       -0.631    14.331    pixel_addr_d_reg[3]
  -------------------------------------------------------------------
                         required time                         14.331    
                         arrival time                         -13.553    
  -------------------------------------------------------------------
                         slack                                  0.778    

Slack (MET) :             0.778ns  (required time - arrival time)
  Source:                 P_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixel_addr_d_reg[4]_rep/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.451ns  (logic 2.357ns (27.889%)  route 6.094ns (72.111%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.809ns = ( 14.809 - 10.000 ) 
    Source Clock Delay      (SCD):    5.101ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=6458, routed)        1.550     5.101    clk_IBUF_BUFG
    SLICE_X35Y54         FDRE                                         r  P_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y54         FDRE (Prop_fdre_C_Q)         0.419     5.520 r  P_reg[2]/Q
                         net (fo=91, routed)          0.992     6.513    P[2]
    SLICE_X35Y53         LUT3 (Prop_lut3_I0_O)        0.324     6.837 r  x[0]_i_2/O
                         net (fo=112, routed)         1.070     7.907    x[0]_i_2_n_0
    SLICE_X45Y59         LUT6 (Prop_lut6_I5_O)        0.332     8.239 r  pixel_addr_d[4]_i_7/O
                         net (fo=5, routed)           0.740     8.979    vs0/pixel_addr_d_reg[4]_rep_0[0]
    SLICE_X47Y57         LUT4 (Prop_lut4_I3_O)        0.124     9.103 r  vs0/pixel_addr_d[10]_i_57/O
                         net (fo=1, routed)           0.000     9.103    vs0/pixel_addr_d[10]_i_57_n_0
    SLICE_X47Y57         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.501 r  vs0/pixel_addr_d_reg[10]_i_27/CO[3]
                         net (fo=1, routed)           0.000     9.501    vs0/pixel_addr_d_reg[10]_i_27_n_0
    SLICE_X47Y58         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.658 f  vs0/pixel_addr_d_reg[10]_i_14/CO[1]
                         net (fo=1, routed)           0.599    10.257    vs0/d_region1
    SLICE_X47Y59         LUT6 (Prop_lut6_I2_O)        0.329    10.586 f  vs0/pixel_addr_d[10]_i_4/O
                         net (fo=20, routed)          1.019    11.605    vs0/pixel_addr_d[10]_i_4_n_0
    SLICE_X49Y55         LUT6 (Prop_lut6_I0_O)        0.124    11.729 f  vs0/pixel_addr_d[10]_i_2/O
                         net (fo=22, routed)          0.983    12.712    vs0/CEP
    SLICE_X45Y58         LUT2 (Prop_lut2_I1_O)        0.150    12.862 r  vs0/pixel_addr_d[10]_i_1/O
                         net (fo=19, routed)          0.691    13.553    vs0_n_211
    SLICE_X49Y53         FDRE                                         r  pixel_addr_d_reg[4]_rep/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=6458, routed)        1.438    14.809    clk_IBUF_BUFG
    SLICE_X49Y53         FDRE                                         r  pixel_addr_d_reg[4]_rep/C
                         clock pessimism              0.188    14.997    
                         clock uncertainty           -0.035    14.962    
    SLICE_X49Y53         FDRE (Setup_fdre_C_R)       -0.631    14.331    pixel_addr_d_reg[4]_rep
  -------------------------------------------------------------------
                         required time                         14.331    
                         arrival time                         -13.553    
  -------------------------------------------------------------------
                         slack                                  0.778    

Slack (MET) :             0.792ns  (required time - arrival time)
  Source:                 P_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixel_addr1_reg[3]_rep__2/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.861ns  (logic 2.438ns (27.514%)  route 6.423ns (72.486%))
  Logic Levels:           7  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.815ns = ( 14.815 - 10.000 ) 
    Source Clock Delay      (SCD):    5.101ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=6458, routed)        1.550     5.101    clk_IBUF_BUFG
    SLICE_X35Y54         FDRE                                         r  P_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y54         FDRE (Prop_fdre_C_Q)         0.419     5.520 r  P_reg[2]/Q
                         net (fo=91, routed)          0.992     6.513    P[2]
    SLICE_X35Y53         LUT3 (Prop_lut3_I0_O)        0.324     6.837 r  x[0]_i_2/O
                         net (fo=112, routed)         1.166     8.002    x[0]_i_2_n_0
    SLICE_X35Y45         LUT5 (Prop_lut5_I4_O)        0.358     8.360 r  pixel_addr1[4]_i_14/O
                         net (fo=4, routed)           0.760     9.121    vs0/pixel_addr1_reg[4]_i_2_2
    SLICE_X36Y47         LUT4 (Prop_lut4_I2_O)        0.326     9.447 r  vs0/pixel_addr1[13]_i_55/O
                         net (fo=1, routed)           0.000     9.447    vs0/pixel_addr1[13]_i_55_n_0
    SLICE_X36Y47         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.848 r  vs0/pixel_addr1_reg[13]_i_24/CO[3]
                         net (fo=1, routed)           0.000     9.848    vs0/pixel_addr1_reg[13]_i_24_n_0
    SLICE_X36Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.005 r  vs0/pixel_addr1_reg[13]_i_10/CO[1]
                         net (fo=1, routed)           0.437    10.441    vs0/fish_region1
    SLICE_X39Y50         LUT6 (Prop_lut6_I5_O)        0.329    10.770 r  vs0/pixel_addr1[13]_i_3/O
                         net (fo=135, routed)         0.857    11.627    vs0/pixel_addr1[13]_i_3_n_0
    SLICE_X45Y49         LUT6 (Prop_lut6_I0_O)        0.124    11.751 r  vs0/pixel_addr1[13]_i_1/O
                         net (fo=198, routed)         2.211    13.962    vs0_n_90
    SLICE_X48Y19         FDRE                                         r  pixel_addr1_reg[3]_rep__2/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=6458, routed)        1.443    14.815    clk_IBUF_BUFG
    SLICE_X48Y19         FDRE                                         r  pixel_addr1_reg[3]_rep__2/C
                         clock pessimism              0.180    14.995    
                         clock uncertainty           -0.035    14.959    
    SLICE_X48Y19         FDRE (Setup_fdre_C_CE)      -0.205    14.754    pixel_addr1_reg[3]_rep__2
  -------------------------------------------------------------------
                         required time                         14.754    
                         arrival time                         -13.962    
  -------------------------------------------------------------------
                         slack                                  0.792    

Slack (MET) :             0.806ns  (required time - arrival time)
  Source:                 P_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixel_addr1_reg[5]_rep__10/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.850ns  (logic 2.438ns (27.549%)  route 6.412ns (72.451%))
  Logic Levels:           7  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.818ns = ( 14.818 - 10.000 ) 
    Source Clock Delay      (SCD):    5.101ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=6458, routed)        1.550     5.101    clk_IBUF_BUFG
    SLICE_X35Y54         FDRE                                         r  P_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y54         FDRE (Prop_fdre_C_Q)         0.419     5.520 r  P_reg[2]/Q
                         net (fo=91, routed)          0.992     6.513    P[2]
    SLICE_X35Y53         LUT3 (Prop_lut3_I0_O)        0.324     6.837 r  x[0]_i_2/O
                         net (fo=112, routed)         1.166     8.002    x[0]_i_2_n_0
    SLICE_X35Y45         LUT5 (Prop_lut5_I4_O)        0.358     8.360 r  pixel_addr1[4]_i_14/O
                         net (fo=4, routed)           0.760     9.121    vs0/pixel_addr1_reg[4]_i_2_2
    SLICE_X36Y47         LUT4 (Prop_lut4_I2_O)        0.326     9.447 r  vs0/pixel_addr1[13]_i_55/O
                         net (fo=1, routed)           0.000     9.447    vs0/pixel_addr1[13]_i_55_n_0
    SLICE_X36Y47         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.848 r  vs0/pixel_addr1_reg[13]_i_24/CO[3]
                         net (fo=1, routed)           0.000     9.848    vs0/pixel_addr1_reg[13]_i_24_n_0
    SLICE_X36Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.005 r  vs0/pixel_addr1_reg[13]_i_10/CO[1]
                         net (fo=1, routed)           0.437    10.441    vs0/fish_region1
    SLICE_X39Y50         LUT6 (Prop_lut6_I5_O)        0.329    10.770 r  vs0/pixel_addr1[13]_i_3/O
                         net (fo=135, routed)         0.857    11.627    vs0/pixel_addr1[13]_i_3_n_0
    SLICE_X45Y49         LUT6 (Prop_lut6_I0_O)        0.124    11.751 r  vs0/pixel_addr1[13]_i_1/O
                         net (fo=198, routed)         2.200    13.951    vs0_n_90
    SLICE_X47Y14         FDRE                                         r  pixel_addr1_reg[5]_rep__10/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=6458, routed)        1.446    14.818    clk_IBUF_BUFG
    SLICE_X47Y14         FDRE                                         r  pixel_addr1_reg[5]_rep__10/C
                         clock pessimism              0.180    14.998    
                         clock uncertainty           -0.035    14.962    
    SLICE_X47Y14         FDRE (Setup_fdre_C_CE)      -0.205    14.757    pixel_addr1_reg[5]_rep__10
  -------------------------------------------------------------------
                         required time                         14.757    
                         arrival time                         -13.951    
  -------------------------------------------------------------------
                         slack                                  0.806    

Slack (MET) :             0.836ns  (required time - arrival time)
  Source:                 P_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixel_addr1_reg[7]_rep__4/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.791ns  (logic 3.018ns (34.329%)  route 5.773ns (65.671%))
  Logic Levels:           8  (CARRY4=3 LUT3=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.823ns = ( 14.823 - 10.000 ) 
    Source Clock Delay      (SCD):    5.101ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=6458, routed)        1.550     5.101    clk_IBUF_BUFG
    SLICE_X35Y54         FDRE                                         r  P_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y54         FDRE (Prop_fdre_C_Q)         0.419     5.520 r  P_reg[2]/Q
                         net (fo=91, routed)          0.992     6.513    P[2]
    SLICE_X35Y53         LUT3 (Prop_lut3_I0_O)        0.324     6.837 r  x[0]_i_2/O
                         net (fo=112, routed)         1.166     8.002    x[0]_i_2_n_0
    SLICE_X35Y45         LUT5 (Prop_lut5_I4_O)        0.358     8.360 r  pixel_addr1[4]_i_14/O
                         net (fo=4, routed)           0.760     9.121    vs0/pixel_addr1_reg[4]_i_2_2
    SLICE_X36Y47         LUT4 (Prop_lut4_I2_O)        0.326     9.447 r  vs0/pixel_addr1[13]_i_55/O
                         net (fo=1, routed)           0.000     9.447    vs0/pixel_addr1[13]_i_55_n_0
    SLICE_X36Y47         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.848 r  vs0/pixel_addr1_reg[13]_i_24/CO[3]
                         net (fo=1, routed)           0.000     9.848    vs0/pixel_addr1_reg[13]_i_24_n_0
    SLICE_X36Y48         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.005 r  vs0/pixel_addr1_reg[13]_i_10/CO[1]
                         net (fo=1, routed)           0.437    10.441    vs0/fish_region1
    SLICE_X39Y50         LUT6 (Prop_lut6_I5_O)        0.329    10.770 r  vs0/pixel_addr1[13]_i_3/O
                         net (fo=135, routed)         0.613    11.384    vs0/pixel_addr1[13]_i_3_n_0
    SLICE_X39Y47         LUT4 (Prop_lut4_I2_O)        0.124    11.508 r  vs0/pixel_addr1[8]_i_4/O
                         net (fo=1, routed)           0.000    11.508    vs0/pixel_addr1[8]_i_4_n_0
    SLICE_X39Y47         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    12.088 r  vs0/pixel_addr1_reg[8]_i_1/O[2]
                         net (fo=24, routed)          1.805    13.893    pixel_addr1[7]
    SLICE_X51Y12         FDRE                                         r  pixel_addr1_reg[7]_rep__4/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=6458, routed)        1.451    14.823    clk_IBUF_BUFG
    SLICE_X51Y12         FDRE                                         r  pixel_addr1_reg[7]_rep__4/C
                         clock pessimism              0.180    15.003    
                         clock uncertainty           -0.035    14.967    
    SLICE_X51Y12         FDRE (Setup_fdre_C_D)       -0.239    14.728    pixel_addr1_reg[7]_rep__4
  -------------------------------------------------------------------
                         required time                         14.728    
                         arrival time                         -13.893    
  -------------------------------------------------------------------
                         slack                                  0.836    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 pixel_addr_d_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram4/RAM_reg_0_255_10_10/RAMS64E_A/ADR4
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.962%)  route 0.116ns (45.038%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=6458, routed)        0.560     1.473    clk_IBUF_BUFG
    SLICE_X47Y53         FDRE                                         r  pixel_addr_d_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y53         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  pixel_addr_d_reg[4]/Q
                         net (fo=192, routed)         0.116     1.730    ram4/RAM_reg_0_255_10_10/A4
    SLICE_X46Y53         RAMS64E                                      r  ram4/RAM_reg_0_255_10_10/RAMS64E_A/ADR4
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=6458, routed)        0.830     1.988    ram4/RAM_reg_0_255_10_10/WCLK
    SLICE_X46Y53         RAMS64E                                      r  ram4/RAM_reg_0_255_10_10/RAMS64E_A/CLK
                         clock pessimism             -0.501     1.486    
    SLICE_X46Y53         RAMS64E (Hold_rams64e_CLK_ADR4)
                                                      0.200     1.686    ram4/RAM_reg_0_255_10_10/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         -1.686    
                         arrival time                           1.730    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 pixel_addr_d_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram4/RAM_reg_0_255_10_10/RAMS64E_B/ADR4
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.962%)  route 0.116ns (45.038%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=6458, routed)        0.560     1.473    clk_IBUF_BUFG
    SLICE_X47Y53         FDRE                                         r  pixel_addr_d_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y53         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  pixel_addr_d_reg[4]/Q
                         net (fo=192, routed)         0.116     1.730    ram4/RAM_reg_0_255_10_10/A4
    SLICE_X46Y53         RAMS64E                                      r  ram4/RAM_reg_0_255_10_10/RAMS64E_B/ADR4
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=6458, routed)        0.830     1.988    ram4/RAM_reg_0_255_10_10/WCLK
    SLICE_X46Y53         RAMS64E                                      r  ram4/RAM_reg_0_255_10_10/RAMS64E_B/CLK
                         clock pessimism             -0.501     1.486    
    SLICE_X46Y53         RAMS64E (Hold_rams64e_CLK_ADR4)
                                                      0.200     1.686    ram4/RAM_reg_0_255_10_10/RAMS64E_B
  -------------------------------------------------------------------
                         required time                         -1.686    
                         arrival time                           1.730    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 pixel_addr_d_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram4/RAM_reg_0_255_10_10/RAMS64E_C/ADR4
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.962%)  route 0.116ns (45.038%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=6458, routed)        0.560     1.473    clk_IBUF_BUFG
    SLICE_X47Y53         FDRE                                         r  pixel_addr_d_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y53         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  pixel_addr_d_reg[4]/Q
                         net (fo=192, routed)         0.116     1.730    ram4/RAM_reg_0_255_10_10/A4
    SLICE_X46Y53         RAMS64E                                      r  ram4/RAM_reg_0_255_10_10/RAMS64E_C/ADR4
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=6458, routed)        0.830     1.988    ram4/RAM_reg_0_255_10_10/WCLK
    SLICE_X46Y53         RAMS64E                                      r  ram4/RAM_reg_0_255_10_10/RAMS64E_C/CLK
                         clock pessimism             -0.501     1.486    
    SLICE_X46Y53         RAMS64E (Hold_rams64e_CLK_ADR4)
                                                      0.200     1.686    ram4/RAM_reg_0_255_10_10/RAMS64E_C
  -------------------------------------------------------------------
                         required time                         -1.686    
                         arrival time                           1.730    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 pixel_addr_d_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram4/RAM_reg_0_255_10_10/RAMS64E_D/ADR4
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.962%)  route 0.116ns (45.038%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=6458, routed)        0.560     1.473    clk_IBUF_BUFG
    SLICE_X47Y53         FDRE                                         r  pixel_addr_d_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y53         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  pixel_addr_d_reg[4]/Q
                         net (fo=192, routed)         0.116     1.730    ram4/RAM_reg_0_255_10_10/A4
    SLICE_X46Y53         RAMS64E                                      r  ram4/RAM_reg_0_255_10_10/RAMS64E_D/ADR4
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=6458, routed)        0.830     1.988    ram4/RAM_reg_0_255_10_10/WCLK
    SLICE_X46Y53         RAMS64E                                      r  ram4/RAM_reg_0_255_10_10/RAMS64E_D/CLK
                         clock pessimism             -0.501     1.486    
    SLICE_X46Y53         RAMS64E (Hold_rams64e_CLK_ADR4)
                                                      0.200     1.686    ram4/RAM_reg_0_255_10_10/RAMS64E_D
  -------------------------------------------------------------------
                         required time                         -1.686    
                         arrival time                           1.730    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 pixel_addr1_reg[0]_rep__16/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram1/RAM_reg_11520_11775_9_9/RAMS64E_A/ADR0
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.141ns (36.705%)  route 0.243ns (63.295%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=6458, routed)        0.566     1.479    clk_IBUF_BUFG
    SLICE_X15Y39         FDRE                                         r  pixel_addr1_reg[0]_rep__16/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y39         FDRE (Prop_fdre_C_Q)         0.141     1.620 r  pixel_addr1_reg[0]_rep__16/Q
                         net (fo=128, routed)         0.243     1.864    ram1/RAM_reg_11520_11775_9_9/A0
    SLICE_X14Y39         RAMS64E                                      r  ram1/RAM_reg_11520_11775_9_9/RAMS64E_A/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=6458, routed)        0.836     1.994    ram1/RAM_reg_11520_11775_9_9/WCLK
    SLICE_X14Y39         RAMS64E                                      r  ram1/RAM_reg_11520_11775_9_9/RAMS64E_A/CLK
                         clock pessimism             -0.502     1.492    
    SLICE_X14Y39         RAMS64E (Hold_rams64e_CLK_ADR0)
                                                      0.310     1.802    ram1/RAM_reg_11520_11775_9_9/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         -1.802    
                         arrival time                           1.864    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 pixel_addr1_reg[0]_rep__16/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram1/RAM_reg_11520_11775_9_9/RAMS64E_B/ADR0
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.141ns (36.705%)  route 0.243ns (63.295%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=6458, routed)        0.566     1.479    clk_IBUF_BUFG
    SLICE_X15Y39         FDRE                                         r  pixel_addr1_reg[0]_rep__16/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y39         FDRE (Prop_fdre_C_Q)         0.141     1.620 r  pixel_addr1_reg[0]_rep__16/Q
                         net (fo=128, routed)         0.243     1.864    ram1/RAM_reg_11520_11775_9_9/A0
    SLICE_X14Y39         RAMS64E                                      r  ram1/RAM_reg_11520_11775_9_9/RAMS64E_B/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=6458, routed)        0.836     1.994    ram1/RAM_reg_11520_11775_9_9/WCLK
    SLICE_X14Y39         RAMS64E                                      r  ram1/RAM_reg_11520_11775_9_9/RAMS64E_B/CLK
                         clock pessimism             -0.502     1.492    
    SLICE_X14Y39         RAMS64E (Hold_rams64e_CLK_ADR0)
                                                      0.310     1.802    ram1/RAM_reg_11520_11775_9_9/RAMS64E_B
  -------------------------------------------------------------------
                         required time                         -1.802    
                         arrival time                           1.864    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 pixel_addr1_reg[0]_rep__16/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram1/RAM_reg_11520_11775_9_9/RAMS64E_C/ADR0
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.141ns (36.705%)  route 0.243ns (63.295%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=6458, routed)        0.566     1.479    clk_IBUF_BUFG
    SLICE_X15Y39         FDRE                                         r  pixel_addr1_reg[0]_rep__16/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y39         FDRE (Prop_fdre_C_Q)         0.141     1.620 r  pixel_addr1_reg[0]_rep__16/Q
                         net (fo=128, routed)         0.243     1.864    ram1/RAM_reg_11520_11775_9_9/A0
    SLICE_X14Y39         RAMS64E                                      r  ram1/RAM_reg_11520_11775_9_9/RAMS64E_C/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=6458, routed)        0.836     1.994    ram1/RAM_reg_11520_11775_9_9/WCLK
    SLICE_X14Y39         RAMS64E                                      r  ram1/RAM_reg_11520_11775_9_9/RAMS64E_C/CLK
                         clock pessimism             -0.502     1.492    
    SLICE_X14Y39         RAMS64E (Hold_rams64e_CLK_ADR0)
                                                      0.310     1.802    ram1/RAM_reg_11520_11775_9_9/RAMS64E_C
  -------------------------------------------------------------------
                         required time                         -1.802    
                         arrival time                           1.864    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 pixel_addr1_reg[0]_rep__16/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram1/RAM_reg_11520_11775_9_9/RAMS64E_D/ADR0
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.141ns (36.705%)  route 0.243ns (63.295%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=6458, routed)        0.566     1.479    clk_IBUF_BUFG
    SLICE_X15Y39         FDRE                                         r  pixel_addr1_reg[0]_rep__16/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y39         FDRE (Prop_fdre_C_Q)         0.141     1.620 r  pixel_addr1_reg[0]_rep__16/Q
                         net (fo=128, routed)         0.243     1.864    ram1/RAM_reg_11520_11775_9_9/A0
    SLICE_X14Y39         RAMS64E                                      r  ram1/RAM_reg_11520_11775_9_9/RAMS64E_D/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=6458, routed)        0.836     1.994    ram1/RAM_reg_11520_11775_9_9/WCLK
    SLICE_X14Y39         RAMS64E                                      r  ram1/RAM_reg_11520_11775_9_9/RAMS64E_D/CLK
                         clock pessimism             -0.502     1.492    
    SLICE_X14Y39         RAMS64E (Hold_rams64e_CLK_ADR0)
                                                      0.310     1.802    ram1/RAM_reg_11520_11775_9_9/RAMS64E_D
  -------------------------------------------------------------------
                         required time                         -1.802    
                         arrival time                           1.864    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 pixel_addr2_reg[0]_rep__9/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram2/RAM_reg_1280_1535_3_3/RAMS64E_A/ADR0
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.141ns (36.632%)  route 0.244ns (63.368%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=6458, routed)        0.552     1.465    clk_IBUF_BUFG
    SLICE_X51Y71         FDRE                                         r  pixel_addr2_reg[0]_rep__9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y71         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  pixel_addr2_reg[0]_rep__9/Q
                         net (fo=128, routed)         0.244     1.850    ram2/RAM_reg_1280_1535_3_3/A0
    SLICE_X50Y71         RAMS64E                                      r  ram2/RAM_reg_1280_1535_3_3/RAMS64E_A/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=6458, routed)        0.821     1.979    ram2/RAM_reg_1280_1535_3_3/WCLK
    SLICE_X50Y71         RAMS64E                                      r  ram2/RAM_reg_1280_1535_3_3/RAMS64E_A/CLK
                         clock pessimism             -0.500     1.478    
    SLICE_X50Y71         RAMS64E (Hold_rams64e_CLK_ADR0)
                                                      0.310     1.788    ram2/RAM_reg_1280_1535_3_3/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         -1.788    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 pixel_addr2_reg[0]_rep__9/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram2/RAM_reg_1280_1535_3_3/RAMS64E_B/ADR0
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.141ns (36.632%)  route 0.244ns (63.368%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=6458, routed)        0.552     1.465    clk_IBUF_BUFG
    SLICE_X51Y71         FDRE                                         r  pixel_addr2_reg[0]_rep__9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y71         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  pixel_addr2_reg[0]_rep__9/Q
                         net (fo=128, routed)         0.244     1.850    ram2/RAM_reg_1280_1535_3_3/A0
    SLICE_X50Y71         RAMS64E                                      r  ram2/RAM_reg_1280_1535_3_3/RAMS64E_B/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=6458, routed)        0.821     1.979    ram2/RAM_reg_1280_1535_3_3/WCLK
    SLICE_X50Y71         RAMS64E                                      r  ram2/RAM_reg_1280_1535_3_3/RAMS64E_B/CLK
                         clock pessimism             -0.500     1.478    
    SLICE_X50Y71         RAMS64E (Hold_rams64e_CLK_ADR0)
                                                      0.310     1.788    ram2/RAM_reg_1280_1535_3_3/RAMS64E_B
  -------------------------------------------------------------------
                         required time                         -1.788    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  0.062    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y6   ram0/RAM_reg_0_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y7   ram0/RAM_reg_0_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y0   ram0/RAM_reg_0_10/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y10  ram0/RAM_reg_0_11/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y5   ram0/RAM_reg_0_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y4   ram0/RAM_reg_0_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y8   ram0/RAM_reg_0_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y10  ram0/RAM_reg_0_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y6   ram0/RAM_reg_0_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y17  ram0/RAM_reg_0_7/CLKARDCLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X60Y48  ram1/RAM_reg_0_255_0_0/RAMS64E_A/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X60Y48  ram1/RAM_reg_0_255_0_0/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X60Y48  ram1/RAM_reg_0_255_0_0/RAMS64E_B/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X60Y48  ram1/RAM_reg_0_255_0_0/RAMS64E_B/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X60Y48  ram1/RAM_reg_0_255_0_0/RAMS64E_C/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X60Y48  ram1/RAM_reg_0_255_0_0/RAMS64E_C/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X60Y48  ram1/RAM_reg_0_255_0_0/RAMS64E_D/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X60Y48  ram1/RAM_reg_0_255_0_0/RAMS64E_D/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X52Y39  ram1/RAM_reg_0_255_10_10/RAMS64E_A/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X52Y39  ram1/RAM_reg_0_255_10_10/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X60Y48  ram1/RAM_reg_0_255_0_0/RAMS64E_A/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X60Y48  ram1/RAM_reg_0_255_0_0/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X60Y48  ram1/RAM_reg_0_255_0_0/RAMS64E_B/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X60Y48  ram1/RAM_reg_0_255_0_0/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X60Y48  ram1/RAM_reg_0_255_0_0/RAMS64E_C/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X60Y48  ram1/RAM_reg_0_255_0_0/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X60Y48  ram1/RAM_reg_0_255_0_0/RAMS64E_D/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X60Y48  ram1/RAM_reg_0_255_0_0/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X52Y39  ram1/RAM_reg_0_255_10_10/RAMS64E_A/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X52Y39  ram1/RAM_reg_0_255_10_10/RAMS64E_A/CLK



