# VHDL Hardware
VHDL code for programming to the CPLD being tested.  
This design is down-loaded to the CPLD by the stand-alone programmer or an external programmer.  
The design just toggles all the CPLD pins for testing.  
  
This is an __Xilinx ISE__ project  

[Main VHDL file](CPLD_Tester.vhd)