$date
	Thu Jul 13 07:19:34 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module mux_tb $end
$var wire 1 ! Y $end
$var reg 2 " I [1:0] $end
$var reg 1 # S $end
$var integer 32 $ i [31:0] $end
$var integer 32 % j [31:0] $end
$scope module M1 $end
$var wire 2 & I [1:0] $end
$var wire 1 # S $end
$var wire 1 ' Sbar $end
$var wire 1 ! Y $end
$var wire 1 ( w1 $end
$var wire 1 ) w2 $end
$upscope $end
$scope task delay $end
$upscope $end
$scope task initialize $end
$upscope $end
$scope task stimulus $end
$var reg 2 * a [1:0] $end
$var reg 1 + select $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x+
bx *
0)
0(
1'
b0 &
bx %
bx $
0#
b0 "
0!
$end
#100000
0+
b0 *
b0 %
b0 $
#200000
0'
1#
1+
b1 %
#300000
1!
1(
1'
0#
b1 "
b1 &
0+
b1 *
b1 $
b0 %
#400000
0!
0(
0'
1#
1+
b1 %
#500000
1'
0#
b10 "
b10 &
0+
b10 *
b10 $
b0 %
#600000
1!
0'
1)
1#
1+
b1 %
#700000
1(
1'
0)
0#
b11 "
b11 &
0+
b11 *
b11 $
b0 %
#800000
0(
0'
1)
1#
1+
b1 %
#900000
b100 $
b10 %
