Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate C:\Users\abc19\Documents\GitHub\EECS301\lab3\NCO.qsys --block-symbol-file --output-directory=C:\Users\abc19\Documents\GitHub\EECS301\lab3\NCO --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading lab3/NCO.qsys
Progress: Reading input file
Progress: Adding nco_ii_0 [altera_nco_ii 15.0]
Progress: Parameterizing module nco_ii_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: ip-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\Users\abc19\Documents\GitHub\EECS301\lab3\NCO.qsys --synthesis=VERILOG --output-directory=C:\Users\abc19\Documents\GitHub\EECS301\lab3\NCO\synthesis --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading lab3/NCO.qsys
Progress: Reading input file
Progress: Adding nco_ii_0 [altera_nco_ii 15.0]
Progress: Parameterizing module nco_ii_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: NCO: Generating NCO "NCO" for QUARTUS_SYNTH
Info: nco_ii_0: "NCO" instantiated altera_nco_ii "nco_ii_0"
Info: NCO: Done "NCO" with 2 modules, 19 files
Info: ip-generate succeeded.
Info: Finished: Create HDL design files for synthesis
