

================================================================
== Vitis HLS Report for 'decision_function_6'
================================================================
* Date:           Sun Jun 26 16:47:13 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        myproject_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  7.00 ns|  3.156 ns|     1.89 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        0|        0|      0 ns|      0 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    140|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       0|     31|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|      -|    -|
|Register         |        -|    -|       -|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|       0|    171|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|       0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------+------------------+---------+----+---+----+-----+
    |        Instance       |      Module      | BRAM_18K| DSP| FF| LUT| URAM|
    +-----------------------+------------------+---------+----+---+----+-----+
    |mux_63_32_1_1_x1_U326  |mux_63_32_1_1_x1  |        0|   0|  0|  31|    0|
    +-----------------------+------------------+---------+----+---+----+-----+
    |Total                  |                  |        0|   0|  0|  31|    0|
    +-----------------------+------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |activation_23_fu_130_p2    |       and|   0|  0|   2|           1|           1|
    |activation_24_fu_142_p2    |       and|   0|  0|   2|           1|           1|
    |activation_25_fu_154_p2    |       and|   0|  0|   2|           1|           1|
    |activation_fu_112_p2       |       and|   0|  0|   2|           1|           1|
    |and_ln193_20_fu_148_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln193_fu_136_p2        |       and|   0|  0|   2|           1|           1|
    |comparison_18_fu_82_p2     |      icmp|   0|  0|  20|          32|          18|
    |comparison_19_fu_88_p2     |      icmp|   0|  0|  20|          32|          17|
    |comparison_20_fu_94_p2     |      icmp|   0|  0|  20|          32|          18|
    |comparison_21_fu_100_p2    |      icmp|   0|  0|  20|          32|          17|
    |comparison_fu_76_p2        |      icmp|   0|  0|  20|          32|          16|
    |or_ln208_12_fu_176_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln208_13_fu_190_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln208_14_fu_208_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln208_fu_160_p2         |        or|   0|  0|   2|           1|           1|
    |agg_result_fu_230_p7       |    select|   0|  0|   3|           1|           3|
    |select_ln208_15_fu_196_p3  |    select|   0|  0|   2|           1|           2|
    |select_ln208_16_fu_214_p3  |    select|   0|  0|   4|           1|           3|
    |select_ln208_fu_182_p3     |    select|   0|  0|   3|           1|           2|
    |activation_22_fu_106_p2    |       xor|   0|  0|   2|           1|           2|
    |xor_ln195_6_fu_124_p2      |       xor|   0|  0|   2|           1|           2|
    |xor_ln195_fu_118_p2        |       xor|   0|  0|   2|           1|           2|
    |xor_ln208_fu_166_p2        |       xor|   0|  0|   2|           2|           1|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0| 140|         179|         113|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+---------------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  |    Source Object    |    C Type    |
+-----------+-----+-----+------------+---------------------+--------------+
|ap_ready   |  out|    1|  ap_ctrl_hs|  decision_function.6|  return value|
|ap_return  |  out|   32|  ap_ctrl_hs|  decision_function.6|  return value|
|p_read1    |   in|   32|     ap_none|              p_read1|        scalar|
|p_read2    |   in|   32|     ap_none|              p_read2|        scalar|
|p_read3    |   in|   32|     ap_none|              p_read3|        scalar|
|p_read4    |   in|   32|     ap_none|              p_read4|        scalar|
+-----------+-----+-----+------------+---------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 1
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.15>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_1" [firmware/BDT.h:0]   --->   Operation 2 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%p_read44 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read4"   --->   Operation 3 'read' 'p_read44' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%p_read33 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read3"   --->   Operation 4 'read' 'p_read33' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%p_read22 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read2"   --->   Operation 5 'read' 'p_read22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%p_read11 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read1"   --->   Operation 6 'read' 'p_read11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (1.11ns)   --->   "%comparison = icmp_slt  i32 %p_read33, i32 4294941486"   --->   Operation 7 'icmp' 'comparison' <Predicate = true> <Delay = 1.11> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8 [1/1] (1.11ns)   --->   "%comparison_18 = icmp_slt  i32 %p_read22, i32 4294869972"   --->   Operation 8 'icmp' 'comparison_18' <Predicate = (or_ln208_13 & or_ln208_14)> <Delay = 1.11> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 9 [1/1] (1.11ns)   --->   "%comparison_19 = icmp_slt  i32 %p_read22, i32 131002"   --->   Operation 9 'icmp' 'comparison_19' <Predicate = true> <Delay = 1.11> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 10 [1/1] (1.11ns)   --->   "%comparison_20 = icmp_slt  i32 %p_read11, i32 4294893442"   --->   Operation 10 'icmp' 'comparison_20' <Predicate = (or_ln208_13 & or_ln208_14)> <Delay = 1.11> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 11 [1/1] (1.11ns)   --->   "%comparison_21 = icmp_slt  i32 %p_read44, i32 92274"   --->   Operation 11 'icmp' 'comparison_21' <Predicate = true> <Delay = 1.11> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (0.33ns)   --->   "%activation_22 = xor i1 %comparison, i1 1" [firmware/BDT.h:195]   --->   Operation 12 'xor' 'activation_22' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (0.33ns)   --->   "%activation = and i1 %comparison_18, i1 %comparison" [firmware/BDT.h:193]   --->   Operation 13 'and' 'activation' <Predicate = (or_ln208_13 & or_ln208_14)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.00ns) (grouped into LUT with out node select_ln208_15)   --->   "%xor_ln195 = xor i1 %comparison_18, i1 1" [firmware/BDT.h:195]   --->   Operation 14 'xor' 'xor_ln195' <Predicate = (or_ln208_13 & or_ln208_14)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.00ns) (grouped into LUT with out node activation_23)   --->   "%xor_ln195_6 = xor i1 %comparison_19, i1 1" [firmware/BDT.h:195]   --->   Operation 15 'xor' 'xor_ln195_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.33ns) (out node of the LUT)   --->   "%activation_23 = and i1 %xor_ln195_6, i1 %activation_22" [firmware/BDT.h:195]   --->   Operation 16 'and' 'activation_23' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.00ns) (grouped into LUT with out node select_ln208_15)   --->   "%and_ln193 = and i1 %comparison_20, i1 %xor_ln195" [firmware/BDT.h:193]   --->   Operation 17 'and' 'and_ln193' <Predicate = (or_ln208_13 & or_ln208_14)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.00ns) (grouped into LUT with out node select_ln208_15)   --->   "%activation_24 = and i1 %and_ln193, i1 %comparison" [firmware/BDT.h:193]   --->   Operation 18 'and' 'activation_24' <Predicate = (or_ln208_13 & or_ln208_14)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.00ns) (grouped into LUT with out node agg_result)   --->   "%and_ln193_20 = and i1 %comparison_21, i1 %activation_22" [firmware/BDT.h:193]   --->   Operation 19 'and' 'and_ln193_20' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns) (grouped into LUT with out node agg_result)   --->   "%activation_25 = and i1 %and_ln193_20, i1 %comparison_19" [firmware/BDT.h:193]   --->   Operation 20 'and' 'activation_25' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.33ns)   --->   "%or_ln208 = or i1 %activation, i1 %activation_23" [firmware/BDT.h:208]   --->   Operation 21 'or' 'or_ln208' <Predicate = (or_ln208_13 & or_ln208_14)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.00ns) (grouped into LUT with out node select_ln208_15)   --->   "%xor_ln208 = xor i1 %activation, i1 1" [firmware/BDT.h:208]   --->   Operation 22 'xor' 'xor_ln208' <Predicate = (or_ln208 & or_ln208_12 & or_ln208_13 & or_ln208_14)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns) (grouped into LUT with out node select_ln208_15)   --->   "%zext_ln208 = zext i1 %xor_ln208" [firmware/BDT.h:208]   --->   Operation 23 'zext' 'zext_ln208' <Predicate = (or_ln208 & or_ln208_12 & or_ln208_13 & or_ln208_14)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns) (grouped into LUT with out node select_ln208_15)   --->   "%or_ln208_12 = or i1 %or_ln208, i1 %activation_24" [firmware/BDT.h:208]   --->   Operation 24 'or' 'or_ln208_12' <Predicate = (or_ln208_13 & or_ln208_14)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.00ns) (grouped into LUT with out node select_ln208_15)   --->   "%select_ln208 = select i1 %or_ln208, i2 %zext_ln208, i2 2" [firmware/BDT.h:208]   --->   Operation 25 'select' 'select_ln208' <Predicate = (or_ln208_12 & or_ln208_13 & or_ln208_14)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.33ns)   --->   "%or_ln208_13 = or i1 %comparison, i1 %activation_23" [firmware/BDT.h:208]   --->   Operation 26 'or' 'or_ln208_13' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.33ns) (out node of the LUT)   --->   "%select_ln208_15 = select i1 %or_ln208_12, i2 %select_ln208, i2 3" [firmware/BDT.h:208]   --->   Operation 27 'select' 'select_ln208_15' <Predicate = (or_ln208_13 & or_ln208_14)> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.00ns) (grouped into LUT with out node agg_result)   --->   "%zext_ln208_4 = zext i2 %select_ln208_15" [firmware/BDT.h:208]   --->   Operation 28 'zext' 'zext_ln208_4' <Predicate = (or_ln208_13 & or_ln208_14)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns) (grouped into LUT with out node agg_result)   --->   "%or_ln208_14 = or i1 %or_ln208_13, i1 %activation_25" [firmware/BDT.h:208]   --->   Operation 29 'or' 'or_ln208_14' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.00ns) (grouped into LUT with out node agg_result)   --->   "%select_ln208_16 = select i1 %or_ln208_13, i3 %zext_ln208_4, i3 4" [firmware/BDT.h:208]   --->   Operation 30 'select' 'select_ln208_16' <Predicate = (or_ln208_14)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.00ns) (grouped into LUT with out node agg_result)   --->   "%select_ln208_17 = select i1 %or_ln208_14, i3 %select_ln208_16, i3 5" [firmware/BDT.h:208]   --->   Operation 31 'select' 'select_ln208_17' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.72ns) (out node of the LUT)   --->   "%agg_result = mux i32 @_ssdm_op_Mux.ap_auto.6i32.i3, i32 52614, i32 37849, i32 36599, i32 922, i32 4294958218, i32 22281, i3 %select_ln208_17" [firmware/BDT.h:209]   --->   Operation 32 'mux' 'agg_result' <Predicate = true> <Delay = 0.72> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%ret_ln213 = ret i32 %agg_result" [firmware/BDT.h:213]   --->   Operation 33 'ret' 'ret_ln213' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 1
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ p_read1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read4]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specpipeline_ln0 (specpipeline) [ 00]
p_read44         (read        ) [ 00]
p_read33         (read        ) [ 00]
p_read22         (read        ) [ 00]
p_read11         (read        ) [ 00]
comparison       (icmp        ) [ 00]
comparison_18    (icmp        ) [ 00]
comparison_19    (icmp        ) [ 00]
comparison_20    (icmp        ) [ 00]
comparison_21    (icmp        ) [ 00]
activation_22    (xor         ) [ 00]
activation       (and         ) [ 00]
xor_ln195        (xor         ) [ 00]
xor_ln195_6      (xor         ) [ 00]
activation_23    (and         ) [ 00]
and_ln193        (and         ) [ 00]
activation_24    (and         ) [ 00]
and_ln193_20     (and         ) [ 00]
activation_25    (and         ) [ 00]
or_ln208         (or          ) [ 01]
xor_ln208        (xor         ) [ 00]
zext_ln208       (zext        ) [ 00]
or_ln208_12      (or          ) [ 01]
select_ln208     (select      ) [ 00]
or_ln208_13      (or          ) [ 01]
select_ln208_15  (select      ) [ 00]
zext_ln208_4     (zext        ) [ 00]
or_ln208_14      (or          ) [ 01]
select_ln208_16  (select      ) [ 00]
select_ln208_17  (select      ) [ 00]
agg_result       (mux         ) [ 00]
ret_ln213        (ret         ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="p_read1">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read1"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="p_read2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read2"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="p_read3">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read3"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="p_read4">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read4"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.6i32.i3"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1004" name="p_read44_read_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="32" slack="0"/>
<pin id="54" dir="0" index="1" bw="32" slack="0"/>
<pin id="55" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read44/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="p_read33_read_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="32" slack="0"/>
<pin id="60" dir="0" index="1" bw="32" slack="0"/>
<pin id="61" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read33/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="p_read22_read_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="32" slack="0"/>
<pin id="66" dir="0" index="1" bw="32" slack="0"/>
<pin id="67" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read22/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="p_read11_read_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="32" slack="0"/>
<pin id="72" dir="0" index="1" bw="32" slack="0"/>
<pin id="73" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read11/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="comparison_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="32" slack="0"/>
<pin id="78" dir="0" index="1" bw="32" slack="0"/>
<pin id="79" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="comparison/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="comparison_18_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="32" slack="0"/>
<pin id="84" dir="0" index="1" bw="32" slack="0"/>
<pin id="85" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="comparison_18/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="comparison_19_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="32" slack="0"/>
<pin id="90" dir="0" index="1" bw="32" slack="0"/>
<pin id="91" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="comparison_19/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="comparison_20_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="32" slack="0"/>
<pin id="96" dir="0" index="1" bw="32" slack="0"/>
<pin id="97" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="comparison_20/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="comparison_21_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="32" slack="0"/>
<pin id="102" dir="0" index="1" bw="32" slack="0"/>
<pin id="103" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="comparison_21/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="activation_22_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="1" slack="0"/>
<pin id="108" dir="0" index="1" bw="1" slack="0"/>
<pin id="109" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="activation_22/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="activation_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="1" slack="0"/>
<pin id="114" dir="0" index="1" bw="1" slack="0"/>
<pin id="115" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="activation/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="xor_ln195_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1" slack="0"/>
<pin id="120" dir="0" index="1" bw="1" slack="0"/>
<pin id="121" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln195/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="xor_ln195_6_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="1" slack="0"/>
<pin id="126" dir="0" index="1" bw="1" slack="0"/>
<pin id="127" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln195_6/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="activation_23_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="1" slack="0"/>
<pin id="132" dir="0" index="1" bw="1" slack="0"/>
<pin id="133" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="activation_23/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="and_ln193_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="1" slack="0"/>
<pin id="138" dir="0" index="1" bw="1" slack="0"/>
<pin id="139" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln193/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="activation_24_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="1" slack="0"/>
<pin id="144" dir="0" index="1" bw="1" slack="0"/>
<pin id="145" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="activation_24/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="and_ln193_20_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="1" slack="0"/>
<pin id="150" dir="0" index="1" bw="1" slack="0"/>
<pin id="151" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln193_20/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="activation_25_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="1" slack="0"/>
<pin id="156" dir="0" index="1" bw="1" slack="0"/>
<pin id="157" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="activation_25/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="or_ln208_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="1" slack="0"/>
<pin id="162" dir="0" index="1" bw="1" slack="0"/>
<pin id="163" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln208/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="xor_ln208_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="1" slack="0"/>
<pin id="168" dir="0" index="1" bw="1" slack="0"/>
<pin id="169" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln208/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="zext_ln208_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="1" slack="0"/>
<pin id="174" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln208/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="or_ln208_12_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="1" slack="0"/>
<pin id="178" dir="0" index="1" bw="1" slack="0"/>
<pin id="179" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln208_12/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="select_ln208_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="1" slack="0"/>
<pin id="184" dir="0" index="1" bw="2" slack="0"/>
<pin id="185" dir="0" index="2" bw="2" slack="0"/>
<pin id="186" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln208/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="or_ln208_13_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="1" slack="0"/>
<pin id="192" dir="0" index="1" bw="1" slack="0"/>
<pin id="193" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln208_13/1 "/>
</bind>
</comp>

<comp id="196" class="1004" name="select_ln208_15_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="1" slack="0"/>
<pin id="198" dir="0" index="1" bw="2" slack="0"/>
<pin id="199" dir="0" index="2" bw="2" slack="0"/>
<pin id="200" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln208_15/1 "/>
</bind>
</comp>

<comp id="204" class="1004" name="zext_ln208_4_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="2" slack="0"/>
<pin id="206" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln208_4/1 "/>
</bind>
</comp>

<comp id="208" class="1004" name="or_ln208_14_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="1" slack="0"/>
<pin id="210" dir="0" index="1" bw="1" slack="0"/>
<pin id="211" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln208_14/1 "/>
</bind>
</comp>

<comp id="214" class="1004" name="select_ln208_16_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="1" slack="0"/>
<pin id="216" dir="0" index="1" bw="3" slack="0"/>
<pin id="217" dir="0" index="2" bw="3" slack="0"/>
<pin id="218" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln208_16/1 "/>
</bind>
</comp>

<comp id="222" class="1004" name="select_ln208_17_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="1" slack="0"/>
<pin id="224" dir="0" index="1" bw="3" slack="0"/>
<pin id="225" dir="0" index="2" bw="3" slack="0"/>
<pin id="226" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln208_17/1 "/>
</bind>
</comp>

<comp id="230" class="1004" name="agg_result_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="32" slack="0"/>
<pin id="232" dir="0" index="1" bw="17" slack="0"/>
<pin id="233" dir="0" index="2" bw="17" slack="0"/>
<pin id="234" dir="0" index="3" bw="17" slack="0"/>
<pin id="235" dir="0" index="4" bw="11" slack="0"/>
<pin id="236" dir="0" index="5" bw="15" slack="0"/>
<pin id="237" dir="0" index="6" bw="16" slack="0"/>
<pin id="238" dir="0" index="7" bw="3" slack="0"/>
<pin id="239" dir="1" index="8" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="agg_result/1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="56"><net_src comp="16" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="57"><net_src comp="6" pin="0"/><net_sink comp="52" pin=1"/></net>

<net id="62"><net_src comp="16" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="63"><net_src comp="4" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="68"><net_src comp="16" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="69"><net_src comp="2" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="74"><net_src comp="16" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="75"><net_src comp="0" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="80"><net_src comp="58" pin="2"/><net_sink comp="76" pin=0"/></net>

<net id="81"><net_src comp="18" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="86"><net_src comp="64" pin="2"/><net_sink comp="82" pin=0"/></net>

<net id="87"><net_src comp="20" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="92"><net_src comp="64" pin="2"/><net_sink comp="88" pin=0"/></net>

<net id="93"><net_src comp="22" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="98"><net_src comp="70" pin="2"/><net_sink comp="94" pin=0"/></net>

<net id="99"><net_src comp="24" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="104"><net_src comp="52" pin="2"/><net_sink comp="100" pin=0"/></net>

<net id="105"><net_src comp="26" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="110"><net_src comp="76" pin="2"/><net_sink comp="106" pin=0"/></net>

<net id="111"><net_src comp="28" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="116"><net_src comp="82" pin="2"/><net_sink comp="112" pin=0"/></net>

<net id="117"><net_src comp="76" pin="2"/><net_sink comp="112" pin=1"/></net>

<net id="122"><net_src comp="82" pin="2"/><net_sink comp="118" pin=0"/></net>

<net id="123"><net_src comp="28" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="128"><net_src comp="88" pin="2"/><net_sink comp="124" pin=0"/></net>

<net id="129"><net_src comp="28" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="134"><net_src comp="124" pin="2"/><net_sink comp="130" pin=0"/></net>

<net id="135"><net_src comp="106" pin="2"/><net_sink comp="130" pin=1"/></net>

<net id="140"><net_src comp="94" pin="2"/><net_sink comp="136" pin=0"/></net>

<net id="141"><net_src comp="118" pin="2"/><net_sink comp="136" pin=1"/></net>

<net id="146"><net_src comp="136" pin="2"/><net_sink comp="142" pin=0"/></net>

<net id="147"><net_src comp="76" pin="2"/><net_sink comp="142" pin=1"/></net>

<net id="152"><net_src comp="100" pin="2"/><net_sink comp="148" pin=0"/></net>

<net id="153"><net_src comp="106" pin="2"/><net_sink comp="148" pin=1"/></net>

<net id="158"><net_src comp="148" pin="2"/><net_sink comp="154" pin=0"/></net>

<net id="159"><net_src comp="88" pin="2"/><net_sink comp="154" pin=1"/></net>

<net id="164"><net_src comp="112" pin="2"/><net_sink comp="160" pin=0"/></net>

<net id="165"><net_src comp="130" pin="2"/><net_sink comp="160" pin=1"/></net>

<net id="170"><net_src comp="112" pin="2"/><net_sink comp="166" pin=0"/></net>

<net id="171"><net_src comp="28" pin="0"/><net_sink comp="166" pin=1"/></net>

<net id="175"><net_src comp="166" pin="2"/><net_sink comp="172" pin=0"/></net>

<net id="180"><net_src comp="160" pin="2"/><net_sink comp="176" pin=0"/></net>

<net id="181"><net_src comp="142" pin="2"/><net_sink comp="176" pin=1"/></net>

<net id="187"><net_src comp="160" pin="2"/><net_sink comp="182" pin=0"/></net>

<net id="188"><net_src comp="172" pin="1"/><net_sink comp="182" pin=1"/></net>

<net id="189"><net_src comp="30" pin="0"/><net_sink comp="182" pin=2"/></net>

<net id="194"><net_src comp="76" pin="2"/><net_sink comp="190" pin=0"/></net>

<net id="195"><net_src comp="130" pin="2"/><net_sink comp="190" pin=1"/></net>

<net id="201"><net_src comp="176" pin="2"/><net_sink comp="196" pin=0"/></net>

<net id="202"><net_src comp="182" pin="3"/><net_sink comp="196" pin=1"/></net>

<net id="203"><net_src comp="32" pin="0"/><net_sink comp="196" pin=2"/></net>

<net id="207"><net_src comp="196" pin="3"/><net_sink comp="204" pin=0"/></net>

<net id="212"><net_src comp="190" pin="2"/><net_sink comp="208" pin=0"/></net>

<net id="213"><net_src comp="154" pin="2"/><net_sink comp="208" pin=1"/></net>

<net id="219"><net_src comp="190" pin="2"/><net_sink comp="214" pin=0"/></net>

<net id="220"><net_src comp="204" pin="1"/><net_sink comp="214" pin=1"/></net>

<net id="221"><net_src comp="34" pin="0"/><net_sink comp="214" pin=2"/></net>

<net id="227"><net_src comp="208" pin="2"/><net_sink comp="222" pin=0"/></net>

<net id="228"><net_src comp="214" pin="3"/><net_sink comp="222" pin=1"/></net>

<net id="229"><net_src comp="36" pin="0"/><net_sink comp="222" pin=2"/></net>

<net id="240"><net_src comp="38" pin="0"/><net_sink comp="230" pin=0"/></net>

<net id="241"><net_src comp="40" pin="0"/><net_sink comp="230" pin=1"/></net>

<net id="242"><net_src comp="42" pin="0"/><net_sink comp="230" pin=2"/></net>

<net id="243"><net_src comp="44" pin="0"/><net_sink comp="230" pin=3"/></net>

<net id="244"><net_src comp="46" pin="0"/><net_sink comp="230" pin=4"/></net>

<net id="245"><net_src comp="48" pin="0"/><net_sink comp="230" pin=5"/></net>

<net id="246"><net_src comp="50" pin="0"/><net_sink comp="230" pin=6"/></net>

<net id="247"><net_src comp="222" pin="3"/><net_sink comp="230" pin=7"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: decision_function.6 : p_read1 | {1 }
	Port: decision_function.6 : p_read2 | {1 }
	Port: decision_function.6 : p_read3 | {1 }
	Port: decision_function.6 : p_read4 | {1 }
  - Chain level:
	State 1
		activation_22 : 1
		activation : 1
		xor_ln195 : 1
		xor_ln195_6 : 1
		activation_23 : 1
		and_ln193 : 1
		activation_24 : 1
		and_ln193_20 : 1
		activation_25 : 1
		or_ln208 : 1
		xor_ln208 : 1
		zext_ln208 : 1
		or_ln208_12 : 1
		select_ln208 : 1
		or_ln208_13 : 1
		select_ln208_15 : 2
		zext_ln208_4 : 3
		or_ln208_14 : 1
		select_ln208_16 : 4
		select_ln208_17 : 5
		agg_result : 6
		ret_ln213 : 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------|---------|---------|
| Operation|     Functional Unit    |    FF   |   LUT   |
|----------|------------------------|---------|---------|
|          |    comparison_fu_76    |    0    |    20   |
|          |   comparison_18_fu_82  |    0    |    20   |
|   icmp   |   comparison_19_fu_88  |    0    |    20   |
|          |   comparison_20_fu_94  |    0    |    20   |
|          |  comparison_21_fu_100  |    0    |    20   |
|----------|------------------------|---------|---------|
|    mux   |    agg_result_fu_230   |    0    |    31   |
|----------|------------------------|---------|---------|
|          |    activation_fu_112   |    0    |    2    |
|          |  activation_23_fu_130  |    0    |    2    |
|    and   |    and_ln193_fu_136    |    0    |    2    |
|          |  activation_24_fu_142  |    0    |    2    |
|          |   and_ln193_20_fu_148  |    0    |    2    |
|          |  activation_25_fu_154  |    0    |    2    |
|----------|------------------------|---------|---------|
|          |   select_ln208_fu_182  |    0    |    2    |
|  select  | select_ln208_15_fu_196 |    0    |    2    |
|          | select_ln208_16_fu_214 |    0    |    3    |
|          | select_ln208_17_fu_222 |    0    |    3    |
|----------|------------------------|---------|---------|
|          |  activation_22_fu_106  |    0    |    2    |
|    xor   |    xor_ln195_fu_118    |    0    |    2    |
|          |   xor_ln195_6_fu_124   |    0    |    2    |
|          |    xor_ln208_fu_166    |    0    |    2    |
|----------|------------------------|---------|---------|
|          |     or_ln208_fu_160    |    0    |    2    |
|    or    |   or_ln208_12_fu_176   |    0    |    2    |
|          |   or_ln208_13_fu_190   |    0    |    2    |
|          |   or_ln208_14_fu_208   |    0    |    2    |
|----------|------------------------|---------|---------|
|          |   p_read44_read_fu_52  |    0    |    0    |
|   read   |   p_read33_read_fu_58  |    0    |    0    |
|          |   p_read22_read_fu_64  |    0    |    0    |
|          |   p_read11_read_fu_70  |    0    |    0    |
|----------|------------------------|---------|---------|
|   zext   |    zext_ln208_fu_172   |    0    |    0    |
|          |   zext_ln208_4_fu_204  |    0    |    0    |
|----------|------------------------|---------|---------|
|   Total  |                        |    0    |   169   |
|----------|------------------------|---------|---------|

Memories:
N/A

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   169  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |    -   |    -   |
+-----------+--------+--------+
|   Total   |    0   |   169  |
+-----------+--------+--------+
