// Copyright lowRISC contributors.
// Licensed under the Apache License, Version 2.0, see LICENSE for details.
// SPDX-License-Identifier: Apache-2.0
//
// Register Top module auto-generated by `reggen`


`include "common_cells/assertions.svh"

module pulpissimo_padframe_all_pads_config_reg_top #(
    parameter type reg_req_t = logic,
    parameter type reg_rsp_t = logic,
    parameter int AW = 9
) (
  input clk_i,
  input rst_ni,
  input  reg_req_t reg_req_i,
  output reg_rsp_t reg_rsp_o,
  // To HW
  output pulpissimo_padframe_all_pads_config_reg_pkg::pulpissimo_padframe_all_pads_config_reg2hw_t reg2hw, // Write


  // Config
  input devmode_i // If 1, explicit error return for unmapped register access
);

  import pulpissimo_padframe_all_pads_config_reg_pkg::* ;

  localparam int DW = 32;
  localparam int DBW = DW/8;                    // Byte Width

  // register signals
  logic           reg_we;
  logic           reg_re;
  logic [AW-1:0]  reg_addr;
  logic [DW-1:0]  reg_wdata;
  logic [DBW-1:0] reg_be;
  logic [DW-1:0]  reg_rdata;
  logic           reg_error;

  logic          addrmiss, wr_err;

  logic [DW-1:0] reg_rdata_next;

  // Below register interface can be changed
  reg_req_t  reg_intf_req;
  reg_rsp_t  reg_intf_rsp;


  assign reg_intf_req = reg_req_i;
  assign reg_rsp_o = reg_intf_rsp;


  assign reg_we = reg_intf_req.valid & reg_intf_req.write;
  assign reg_re = reg_intf_req.valid & ~reg_intf_req.write;
  assign reg_addr = reg_intf_req.addr;
  assign reg_wdata = reg_intf_req.wdata;
  assign reg_be = reg_intf_req.wstrb;
  assign reg_intf_rsp.rdata = reg_rdata;
  assign reg_intf_rsp.error = reg_error;
  assign reg_intf_rsp.ready = 1'b1;

  assign reg_rdata = reg_rdata_next ;
  assign reg_error = (devmode_i & addrmiss) | wr_err;


  // Define SW related signals
  // Format: <reg>_<field>_{wd|we|qs}
  //        or <reg>_{wd|we|qs} if field == 1 or 0
  logic [15:0] info_hw_version_qs;
  logic [15:0] info_padcount_qs;
  logic pad_io00_cfg_chip2pad_qs;
  logic pad_io00_cfg_chip2pad_wd;
  logic pad_io00_cfg_chip2pad_we;
  logic pad_io00_cfg_pull_en_qs;
  logic pad_io00_cfg_pull_en_wd;
  logic pad_io00_cfg_pull_en_we;
  logic pad_io00_cfg_rx_en_qs;
  logic pad_io00_cfg_rx_en_wd;
  logic pad_io00_cfg_rx_en_we;
  logic pad_io00_cfg_tx_en_qs;
  logic pad_io00_cfg_tx_en_wd;
  logic pad_io00_cfg_tx_en_we;
  logic [5:0] pad_io00_mux_sel_qs;
  logic [5:0] pad_io00_mux_sel_wd;
  logic pad_io00_mux_sel_we;
  logic pad_io01_cfg_chip2pad_qs;
  logic pad_io01_cfg_chip2pad_wd;
  logic pad_io01_cfg_chip2pad_we;
  logic pad_io01_cfg_pull_en_qs;
  logic pad_io01_cfg_pull_en_wd;
  logic pad_io01_cfg_pull_en_we;
  logic pad_io01_cfg_rx_en_qs;
  logic pad_io01_cfg_rx_en_wd;
  logic pad_io01_cfg_rx_en_we;
  logic pad_io01_cfg_tx_en_qs;
  logic pad_io01_cfg_tx_en_wd;
  logic pad_io01_cfg_tx_en_we;
  logic [5:0] pad_io01_mux_sel_qs;
  logic [5:0] pad_io01_mux_sel_wd;
  logic pad_io01_mux_sel_we;
  logic pad_io02_cfg_chip2pad_qs;
  logic pad_io02_cfg_chip2pad_wd;
  logic pad_io02_cfg_chip2pad_we;
  logic pad_io02_cfg_pull_en_qs;
  logic pad_io02_cfg_pull_en_wd;
  logic pad_io02_cfg_pull_en_we;
  logic pad_io02_cfg_rx_en_qs;
  logic pad_io02_cfg_rx_en_wd;
  logic pad_io02_cfg_rx_en_we;
  logic pad_io02_cfg_tx_en_qs;
  logic pad_io02_cfg_tx_en_wd;
  logic pad_io02_cfg_tx_en_we;
  logic [5:0] pad_io02_mux_sel_qs;
  logic [5:0] pad_io02_mux_sel_wd;
  logic pad_io02_mux_sel_we;
  logic pad_io03_cfg_chip2pad_qs;
  logic pad_io03_cfg_chip2pad_wd;
  logic pad_io03_cfg_chip2pad_we;
  logic pad_io03_cfg_pull_en_qs;
  logic pad_io03_cfg_pull_en_wd;
  logic pad_io03_cfg_pull_en_we;
  logic pad_io03_cfg_rx_en_qs;
  logic pad_io03_cfg_rx_en_wd;
  logic pad_io03_cfg_rx_en_we;
  logic pad_io03_cfg_tx_en_qs;
  logic pad_io03_cfg_tx_en_wd;
  logic pad_io03_cfg_tx_en_we;
  logic [5:0] pad_io03_mux_sel_qs;
  logic [5:0] pad_io03_mux_sel_wd;
  logic pad_io03_mux_sel_we;
  logic pad_io04_cfg_chip2pad_qs;
  logic pad_io04_cfg_chip2pad_wd;
  logic pad_io04_cfg_chip2pad_we;
  logic pad_io04_cfg_pull_en_qs;
  logic pad_io04_cfg_pull_en_wd;
  logic pad_io04_cfg_pull_en_we;
  logic pad_io04_cfg_rx_en_qs;
  logic pad_io04_cfg_rx_en_wd;
  logic pad_io04_cfg_rx_en_we;
  logic pad_io04_cfg_tx_en_qs;
  logic pad_io04_cfg_tx_en_wd;
  logic pad_io04_cfg_tx_en_we;
  logic [5:0] pad_io04_mux_sel_qs;
  logic [5:0] pad_io04_mux_sel_wd;
  logic pad_io04_mux_sel_we;
  logic pad_io05_cfg_chip2pad_qs;
  logic pad_io05_cfg_chip2pad_wd;
  logic pad_io05_cfg_chip2pad_we;
  logic pad_io05_cfg_pull_en_qs;
  logic pad_io05_cfg_pull_en_wd;
  logic pad_io05_cfg_pull_en_we;
  logic pad_io05_cfg_rx_en_qs;
  logic pad_io05_cfg_rx_en_wd;
  logic pad_io05_cfg_rx_en_we;
  logic pad_io05_cfg_tx_en_qs;
  logic pad_io05_cfg_tx_en_wd;
  logic pad_io05_cfg_tx_en_we;
  logic [5:0] pad_io05_mux_sel_qs;
  logic [5:0] pad_io05_mux_sel_wd;
  logic pad_io05_mux_sel_we;
  logic pad_io06_cfg_chip2pad_qs;
  logic pad_io06_cfg_chip2pad_wd;
  logic pad_io06_cfg_chip2pad_we;
  logic pad_io06_cfg_pull_en_qs;
  logic pad_io06_cfg_pull_en_wd;
  logic pad_io06_cfg_pull_en_we;
  logic pad_io06_cfg_rx_en_qs;
  logic pad_io06_cfg_rx_en_wd;
  logic pad_io06_cfg_rx_en_we;
  logic pad_io06_cfg_tx_en_qs;
  logic pad_io06_cfg_tx_en_wd;
  logic pad_io06_cfg_tx_en_we;
  logic [5:0] pad_io06_mux_sel_qs;
  logic [5:0] pad_io06_mux_sel_wd;
  logic pad_io06_mux_sel_we;
  logic pad_io07_cfg_chip2pad_qs;
  logic pad_io07_cfg_chip2pad_wd;
  logic pad_io07_cfg_chip2pad_we;
  logic pad_io07_cfg_pull_en_qs;
  logic pad_io07_cfg_pull_en_wd;
  logic pad_io07_cfg_pull_en_we;
  logic pad_io07_cfg_rx_en_qs;
  logic pad_io07_cfg_rx_en_wd;
  logic pad_io07_cfg_rx_en_we;
  logic pad_io07_cfg_tx_en_qs;
  logic pad_io07_cfg_tx_en_wd;
  logic pad_io07_cfg_tx_en_we;
  logic [5:0] pad_io07_mux_sel_qs;
  logic [5:0] pad_io07_mux_sel_wd;
  logic pad_io07_mux_sel_we;
  logic pad_io08_cfg_chip2pad_qs;
  logic pad_io08_cfg_chip2pad_wd;
  logic pad_io08_cfg_chip2pad_we;
  logic pad_io08_cfg_pull_en_qs;
  logic pad_io08_cfg_pull_en_wd;
  logic pad_io08_cfg_pull_en_we;
  logic pad_io08_cfg_rx_en_qs;
  logic pad_io08_cfg_rx_en_wd;
  logic pad_io08_cfg_rx_en_we;
  logic pad_io08_cfg_tx_en_qs;
  logic pad_io08_cfg_tx_en_wd;
  logic pad_io08_cfg_tx_en_we;
  logic [5:0] pad_io08_mux_sel_qs;
  logic [5:0] pad_io08_mux_sel_wd;
  logic pad_io08_mux_sel_we;
  logic pad_io09_cfg_chip2pad_qs;
  logic pad_io09_cfg_chip2pad_wd;
  logic pad_io09_cfg_chip2pad_we;
  logic pad_io09_cfg_pull_en_qs;
  logic pad_io09_cfg_pull_en_wd;
  logic pad_io09_cfg_pull_en_we;
  logic pad_io09_cfg_rx_en_qs;
  logic pad_io09_cfg_rx_en_wd;
  logic pad_io09_cfg_rx_en_we;
  logic pad_io09_cfg_tx_en_qs;
  logic pad_io09_cfg_tx_en_wd;
  logic pad_io09_cfg_tx_en_we;
  logic [5:0] pad_io09_mux_sel_qs;
  logic [5:0] pad_io09_mux_sel_wd;
  logic pad_io09_mux_sel_we;
  logic pad_io10_cfg_chip2pad_qs;
  logic pad_io10_cfg_chip2pad_wd;
  logic pad_io10_cfg_chip2pad_we;
  logic pad_io10_cfg_pull_en_qs;
  logic pad_io10_cfg_pull_en_wd;
  logic pad_io10_cfg_pull_en_we;
  logic pad_io10_cfg_rx_en_qs;
  logic pad_io10_cfg_rx_en_wd;
  logic pad_io10_cfg_rx_en_we;
  logic pad_io10_cfg_tx_en_qs;
  logic pad_io10_cfg_tx_en_wd;
  logic pad_io10_cfg_tx_en_we;
  logic [5:0] pad_io10_mux_sel_qs;
  logic [5:0] pad_io10_mux_sel_wd;
  logic pad_io10_mux_sel_we;
  logic pad_io11_cfg_chip2pad_qs;
  logic pad_io11_cfg_chip2pad_wd;
  logic pad_io11_cfg_chip2pad_we;
  logic pad_io11_cfg_pull_en_qs;
  logic pad_io11_cfg_pull_en_wd;
  logic pad_io11_cfg_pull_en_we;
  logic pad_io11_cfg_rx_en_qs;
  logic pad_io11_cfg_rx_en_wd;
  logic pad_io11_cfg_rx_en_we;
  logic pad_io11_cfg_tx_en_qs;
  logic pad_io11_cfg_tx_en_wd;
  logic pad_io11_cfg_tx_en_we;
  logic [5:0] pad_io11_mux_sel_qs;
  logic [5:0] pad_io11_mux_sel_wd;
  logic pad_io11_mux_sel_we;
  logic pad_io12_cfg_chip2pad_qs;
  logic pad_io12_cfg_chip2pad_wd;
  logic pad_io12_cfg_chip2pad_we;
  logic pad_io12_cfg_pull_en_qs;
  logic pad_io12_cfg_pull_en_wd;
  logic pad_io12_cfg_pull_en_we;
  logic pad_io12_cfg_rx_en_qs;
  logic pad_io12_cfg_rx_en_wd;
  logic pad_io12_cfg_rx_en_we;
  logic pad_io12_cfg_tx_en_qs;
  logic pad_io12_cfg_tx_en_wd;
  logic pad_io12_cfg_tx_en_we;
  logic [5:0] pad_io12_mux_sel_qs;
  logic [5:0] pad_io12_mux_sel_wd;
  logic pad_io12_mux_sel_we;
  logic pad_io13_cfg_chip2pad_qs;
  logic pad_io13_cfg_chip2pad_wd;
  logic pad_io13_cfg_chip2pad_we;
  logic pad_io13_cfg_pull_en_qs;
  logic pad_io13_cfg_pull_en_wd;
  logic pad_io13_cfg_pull_en_we;
  logic pad_io13_cfg_rx_en_qs;
  logic pad_io13_cfg_rx_en_wd;
  logic pad_io13_cfg_rx_en_we;
  logic pad_io13_cfg_tx_en_qs;
  logic pad_io13_cfg_tx_en_wd;
  logic pad_io13_cfg_tx_en_we;
  logic [5:0] pad_io13_mux_sel_qs;
  logic [5:0] pad_io13_mux_sel_wd;
  logic pad_io13_mux_sel_we;
  logic pad_io14_cfg_chip2pad_qs;
  logic pad_io14_cfg_chip2pad_wd;
  logic pad_io14_cfg_chip2pad_we;
  logic pad_io14_cfg_pull_en_qs;
  logic pad_io14_cfg_pull_en_wd;
  logic pad_io14_cfg_pull_en_we;
  logic pad_io14_cfg_rx_en_qs;
  logic pad_io14_cfg_rx_en_wd;
  logic pad_io14_cfg_rx_en_we;
  logic pad_io14_cfg_tx_en_qs;
  logic pad_io14_cfg_tx_en_wd;
  logic pad_io14_cfg_tx_en_we;
  logic [5:0] pad_io14_mux_sel_qs;
  logic [5:0] pad_io14_mux_sel_wd;
  logic pad_io14_mux_sel_we;
  logic pad_io15_cfg_chip2pad_qs;
  logic pad_io15_cfg_chip2pad_wd;
  logic pad_io15_cfg_chip2pad_we;
  logic pad_io15_cfg_pull_en_qs;
  logic pad_io15_cfg_pull_en_wd;
  logic pad_io15_cfg_pull_en_we;
  logic pad_io15_cfg_rx_en_qs;
  logic pad_io15_cfg_rx_en_wd;
  logic pad_io15_cfg_rx_en_we;
  logic pad_io15_cfg_tx_en_qs;
  logic pad_io15_cfg_tx_en_wd;
  logic pad_io15_cfg_tx_en_we;
  logic [5:0] pad_io15_mux_sel_qs;
  logic [5:0] pad_io15_mux_sel_wd;
  logic pad_io15_mux_sel_we;
  logic pad_io16_cfg_chip2pad_qs;
  logic pad_io16_cfg_chip2pad_wd;
  logic pad_io16_cfg_chip2pad_we;
  logic pad_io16_cfg_pull_en_qs;
  logic pad_io16_cfg_pull_en_wd;
  logic pad_io16_cfg_pull_en_we;
  logic pad_io16_cfg_rx_en_qs;
  logic pad_io16_cfg_rx_en_wd;
  logic pad_io16_cfg_rx_en_we;
  logic pad_io16_cfg_tx_en_qs;
  logic pad_io16_cfg_tx_en_wd;
  logic pad_io16_cfg_tx_en_we;
  logic [5:0] pad_io16_mux_sel_qs;
  logic [5:0] pad_io16_mux_sel_wd;
  logic pad_io16_mux_sel_we;
  logic pad_io17_cfg_chip2pad_qs;
  logic pad_io17_cfg_chip2pad_wd;
  logic pad_io17_cfg_chip2pad_we;
  logic pad_io17_cfg_pull_en_qs;
  logic pad_io17_cfg_pull_en_wd;
  logic pad_io17_cfg_pull_en_we;
  logic pad_io17_cfg_rx_en_qs;
  logic pad_io17_cfg_rx_en_wd;
  logic pad_io17_cfg_rx_en_we;
  logic pad_io17_cfg_tx_en_qs;
  logic pad_io17_cfg_tx_en_wd;
  logic pad_io17_cfg_tx_en_we;
  logic [5:0] pad_io17_mux_sel_qs;
  logic [5:0] pad_io17_mux_sel_wd;
  logic pad_io17_mux_sel_we;
  logic pad_io18_cfg_chip2pad_qs;
  logic pad_io18_cfg_chip2pad_wd;
  logic pad_io18_cfg_chip2pad_we;
  logic pad_io18_cfg_pull_en_qs;
  logic pad_io18_cfg_pull_en_wd;
  logic pad_io18_cfg_pull_en_we;
  logic pad_io18_cfg_rx_en_qs;
  logic pad_io18_cfg_rx_en_wd;
  logic pad_io18_cfg_rx_en_we;
  logic pad_io18_cfg_tx_en_qs;
  logic pad_io18_cfg_tx_en_wd;
  logic pad_io18_cfg_tx_en_we;
  logic [5:0] pad_io18_mux_sel_qs;
  logic [5:0] pad_io18_mux_sel_wd;
  logic pad_io18_mux_sel_we;
  logic pad_io19_cfg_chip2pad_qs;
  logic pad_io19_cfg_chip2pad_wd;
  logic pad_io19_cfg_chip2pad_we;
  logic pad_io19_cfg_pull_en_qs;
  logic pad_io19_cfg_pull_en_wd;
  logic pad_io19_cfg_pull_en_we;
  logic pad_io19_cfg_rx_en_qs;
  logic pad_io19_cfg_rx_en_wd;
  logic pad_io19_cfg_rx_en_we;
  logic pad_io19_cfg_tx_en_qs;
  logic pad_io19_cfg_tx_en_wd;
  logic pad_io19_cfg_tx_en_we;
  logic [5:0] pad_io19_mux_sel_qs;
  logic [5:0] pad_io19_mux_sel_wd;
  logic pad_io19_mux_sel_we;
  logic pad_io20_cfg_chip2pad_qs;
  logic pad_io20_cfg_chip2pad_wd;
  logic pad_io20_cfg_chip2pad_we;
  logic pad_io20_cfg_pull_en_qs;
  logic pad_io20_cfg_pull_en_wd;
  logic pad_io20_cfg_pull_en_we;
  logic pad_io20_cfg_rx_en_qs;
  logic pad_io20_cfg_rx_en_wd;
  logic pad_io20_cfg_rx_en_we;
  logic pad_io20_cfg_tx_en_qs;
  logic pad_io20_cfg_tx_en_wd;
  logic pad_io20_cfg_tx_en_we;
  logic [5:0] pad_io20_mux_sel_qs;
  logic [5:0] pad_io20_mux_sel_wd;
  logic pad_io20_mux_sel_we;
  logic pad_io21_cfg_chip2pad_qs;
  logic pad_io21_cfg_chip2pad_wd;
  logic pad_io21_cfg_chip2pad_we;
  logic pad_io21_cfg_pull_en_qs;
  logic pad_io21_cfg_pull_en_wd;
  logic pad_io21_cfg_pull_en_we;
  logic pad_io21_cfg_rx_en_qs;
  logic pad_io21_cfg_rx_en_wd;
  logic pad_io21_cfg_rx_en_we;
  logic pad_io21_cfg_tx_en_qs;
  logic pad_io21_cfg_tx_en_wd;
  logic pad_io21_cfg_tx_en_we;
  logic [5:0] pad_io21_mux_sel_qs;
  logic [5:0] pad_io21_mux_sel_wd;
  logic pad_io21_mux_sel_we;
  logic pad_io22_cfg_chip2pad_qs;
  logic pad_io22_cfg_chip2pad_wd;
  logic pad_io22_cfg_chip2pad_we;
  logic pad_io22_cfg_pull_en_qs;
  logic pad_io22_cfg_pull_en_wd;
  logic pad_io22_cfg_pull_en_we;
  logic pad_io22_cfg_rx_en_qs;
  logic pad_io22_cfg_rx_en_wd;
  logic pad_io22_cfg_rx_en_we;
  logic pad_io22_cfg_tx_en_qs;
  logic pad_io22_cfg_tx_en_wd;
  logic pad_io22_cfg_tx_en_we;
  logic [5:0] pad_io22_mux_sel_qs;
  logic [5:0] pad_io22_mux_sel_wd;
  logic pad_io22_mux_sel_we;
  logic pad_io23_cfg_chip2pad_qs;
  logic pad_io23_cfg_chip2pad_wd;
  logic pad_io23_cfg_chip2pad_we;
  logic pad_io23_cfg_pull_en_qs;
  logic pad_io23_cfg_pull_en_wd;
  logic pad_io23_cfg_pull_en_we;
  logic pad_io23_cfg_rx_en_qs;
  logic pad_io23_cfg_rx_en_wd;
  logic pad_io23_cfg_rx_en_we;
  logic pad_io23_cfg_tx_en_qs;
  logic pad_io23_cfg_tx_en_wd;
  logic pad_io23_cfg_tx_en_we;
  logic [5:0] pad_io23_mux_sel_qs;
  logic [5:0] pad_io23_mux_sel_wd;
  logic pad_io23_mux_sel_we;
  logic pad_io24_cfg_chip2pad_qs;
  logic pad_io24_cfg_chip2pad_wd;
  logic pad_io24_cfg_chip2pad_we;
  logic pad_io24_cfg_pull_en_qs;
  logic pad_io24_cfg_pull_en_wd;
  logic pad_io24_cfg_pull_en_we;
  logic pad_io24_cfg_rx_en_qs;
  logic pad_io24_cfg_rx_en_wd;
  logic pad_io24_cfg_rx_en_we;
  logic pad_io24_cfg_tx_en_qs;
  logic pad_io24_cfg_tx_en_wd;
  logic pad_io24_cfg_tx_en_we;
  logic [5:0] pad_io24_mux_sel_qs;
  logic [5:0] pad_io24_mux_sel_wd;
  logic pad_io24_mux_sel_we;
  logic pad_io25_cfg_chip2pad_qs;
  logic pad_io25_cfg_chip2pad_wd;
  logic pad_io25_cfg_chip2pad_we;
  logic pad_io25_cfg_pull_en_qs;
  logic pad_io25_cfg_pull_en_wd;
  logic pad_io25_cfg_pull_en_we;
  logic pad_io25_cfg_rx_en_qs;
  logic pad_io25_cfg_rx_en_wd;
  logic pad_io25_cfg_rx_en_we;
  logic pad_io25_cfg_tx_en_qs;
  logic pad_io25_cfg_tx_en_wd;
  logic pad_io25_cfg_tx_en_we;
  logic [5:0] pad_io25_mux_sel_qs;
  logic [5:0] pad_io25_mux_sel_wd;
  logic pad_io25_mux_sel_we;
  logic pad_io26_cfg_chip2pad_qs;
  logic pad_io26_cfg_chip2pad_wd;
  logic pad_io26_cfg_chip2pad_we;
  logic pad_io26_cfg_pull_en_qs;
  logic pad_io26_cfg_pull_en_wd;
  logic pad_io26_cfg_pull_en_we;
  logic pad_io26_cfg_rx_en_qs;
  logic pad_io26_cfg_rx_en_wd;
  logic pad_io26_cfg_rx_en_we;
  logic pad_io26_cfg_tx_en_qs;
  logic pad_io26_cfg_tx_en_wd;
  logic pad_io26_cfg_tx_en_we;
  logic [5:0] pad_io26_mux_sel_qs;
  logic [5:0] pad_io26_mux_sel_wd;
  logic pad_io26_mux_sel_we;
  logic pad_io27_cfg_chip2pad_qs;
  logic pad_io27_cfg_chip2pad_wd;
  logic pad_io27_cfg_chip2pad_we;
  logic pad_io27_cfg_pull_en_qs;
  logic pad_io27_cfg_pull_en_wd;
  logic pad_io27_cfg_pull_en_we;
  logic pad_io27_cfg_rx_en_qs;
  logic pad_io27_cfg_rx_en_wd;
  logic pad_io27_cfg_rx_en_we;
  logic pad_io27_cfg_tx_en_qs;
  logic pad_io27_cfg_tx_en_wd;
  logic pad_io27_cfg_tx_en_we;
  logic [5:0] pad_io27_mux_sel_qs;
  logic [5:0] pad_io27_mux_sel_wd;
  logic pad_io27_mux_sel_we;
  logic pad_io28_cfg_chip2pad_qs;
  logic pad_io28_cfg_chip2pad_wd;
  logic pad_io28_cfg_chip2pad_we;
  logic pad_io28_cfg_pull_en_qs;
  logic pad_io28_cfg_pull_en_wd;
  logic pad_io28_cfg_pull_en_we;
  logic pad_io28_cfg_rx_en_qs;
  logic pad_io28_cfg_rx_en_wd;
  logic pad_io28_cfg_rx_en_we;
  logic pad_io28_cfg_tx_en_qs;
  logic pad_io28_cfg_tx_en_wd;
  logic pad_io28_cfg_tx_en_we;
  logic [5:0] pad_io28_mux_sel_qs;
  logic [5:0] pad_io28_mux_sel_wd;
  logic pad_io28_mux_sel_we;
  logic pad_io29_cfg_chip2pad_qs;
  logic pad_io29_cfg_chip2pad_wd;
  logic pad_io29_cfg_chip2pad_we;
  logic pad_io29_cfg_pull_en_qs;
  logic pad_io29_cfg_pull_en_wd;
  logic pad_io29_cfg_pull_en_we;
  logic pad_io29_cfg_rx_en_qs;
  logic pad_io29_cfg_rx_en_wd;
  logic pad_io29_cfg_rx_en_we;
  logic pad_io29_cfg_tx_en_qs;
  logic pad_io29_cfg_tx_en_wd;
  logic pad_io29_cfg_tx_en_we;
  logic [5:0] pad_io29_mux_sel_qs;
  logic [5:0] pad_io29_mux_sel_wd;
  logic pad_io29_mux_sel_we;
  logic pad_io30_cfg_chip2pad_qs;
  logic pad_io30_cfg_chip2pad_wd;
  logic pad_io30_cfg_chip2pad_we;
  logic pad_io30_cfg_pull_en_qs;
  logic pad_io30_cfg_pull_en_wd;
  logic pad_io30_cfg_pull_en_we;
  logic pad_io30_cfg_rx_en_qs;
  logic pad_io30_cfg_rx_en_wd;
  logic pad_io30_cfg_rx_en_we;
  logic pad_io30_cfg_tx_en_qs;
  logic pad_io30_cfg_tx_en_wd;
  logic pad_io30_cfg_tx_en_we;
  logic [5:0] pad_io30_mux_sel_qs;
  logic [5:0] pad_io30_mux_sel_wd;
  logic pad_io30_mux_sel_we;
  logic pad_io31_cfg_chip2pad_qs;
  logic pad_io31_cfg_chip2pad_wd;
  logic pad_io31_cfg_chip2pad_we;
  logic pad_io31_cfg_pull_en_qs;
  logic pad_io31_cfg_pull_en_wd;
  logic pad_io31_cfg_pull_en_we;
  logic pad_io31_cfg_rx_en_qs;
  logic pad_io31_cfg_rx_en_wd;
  logic pad_io31_cfg_rx_en_we;
  logic pad_io31_cfg_tx_en_qs;
  logic pad_io31_cfg_tx_en_wd;
  logic pad_io31_cfg_tx_en_we;
  logic [5:0] pad_io31_mux_sel_qs;
  logic [5:0] pad_io31_mux_sel_wd;
  logic pad_io31_mux_sel_we;

  // Register instances
  // R[info]: V(False)

  //   F[hw_version]: 15:0
  prim_subreg #(
    .DW      (16),
    .SWACCESS("RO"),
    .RESVAL  (16'h2)
  ) u_info_hw_version (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    .we     (1'b0),
    .wd     ('0  ),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.info.hw_version.q ),

    // to register interface (read)
    .qs     (info_hw_version_qs)
  );


  //   F[padcount]: 31:16
  prim_subreg #(
    .DW      (16),
    .SWACCESS("RO"),
    .RESVAL  (16'h20)
  ) u_info_padcount (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    .we     (1'b0),
    .wd     ('0  ),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.info.padcount.q ),

    // to register interface (read)
    .qs     (info_padcount_qs)
  );


  // R[pad_io00_cfg]: V(False)

  //   F[chip2pad]: 0:0
  prim_subreg #(
    .DW      (1),
    .SWACCESS("RW"),
    .RESVAL  (1'h0)
  ) u_pad_io00_cfg_chip2pad (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (pad_io00_cfg_chip2pad_we),
    .wd     (pad_io00_cfg_chip2pad_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.pad_io00_cfg.chip2pad.q ),

    // to register interface (read)
    .qs     (pad_io00_cfg_chip2pad_qs)
  );


  //   F[pull_en]: 1:1
  prim_subreg #(
    .DW      (1),
    .SWACCESS("RW"),
    .RESVAL  (1'h0)
  ) u_pad_io00_cfg_pull_en (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (pad_io00_cfg_pull_en_we),
    .wd     (pad_io00_cfg_pull_en_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.pad_io00_cfg.pull_en.q ),

    // to register interface (read)
    .qs     (pad_io00_cfg_pull_en_qs)
  );


  //   F[rx_en]: 2:2
  prim_subreg #(
    .DW      (1),
    .SWACCESS("RW"),
    .RESVAL  (1'h1)
  ) u_pad_io00_cfg_rx_en (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (pad_io00_cfg_rx_en_we),
    .wd     (pad_io00_cfg_rx_en_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.pad_io00_cfg.rx_en.q ),

    // to register interface (read)
    .qs     (pad_io00_cfg_rx_en_qs)
  );


  //   F[tx_en]: 3:3
  prim_subreg #(
    .DW      (1),
    .SWACCESS("RW"),
    .RESVAL  (1'h0)
  ) u_pad_io00_cfg_tx_en (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (pad_io00_cfg_tx_en_we),
    .wd     (pad_io00_cfg_tx_en_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.pad_io00_cfg.tx_en.q ),

    // to register interface (read)
    .qs     (pad_io00_cfg_tx_en_qs)
  );


  // R[pad_io00_mux_sel]: V(False)

  prim_subreg #(
    .DW      (6),
    .SWACCESS("RW"),
    .RESVAL  (6'he)
  ) u_pad_io00_mux_sel (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (pad_io00_mux_sel_we),
    .wd     (pad_io00_mux_sel_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.pad_io00_mux_sel.q ),

    // to register interface (read)
    .qs     (pad_io00_mux_sel_qs)
  );


  // R[pad_io01_cfg]: V(False)

  //   F[chip2pad]: 0:0
  prim_subreg #(
    .DW      (1),
    .SWACCESS("RW"),
    .RESVAL  (1'h0)
  ) u_pad_io01_cfg_chip2pad (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (pad_io01_cfg_chip2pad_we),
    .wd     (pad_io01_cfg_chip2pad_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.pad_io01_cfg.chip2pad.q ),

    // to register interface (read)
    .qs     (pad_io01_cfg_chip2pad_qs)
  );


  //   F[pull_en]: 1:1
  prim_subreg #(
    .DW      (1),
    .SWACCESS("RW"),
    .RESVAL  (1'h0)
  ) u_pad_io01_cfg_pull_en (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (pad_io01_cfg_pull_en_we),
    .wd     (pad_io01_cfg_pull_en_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.pad_io01_cfg.pull_en.q ),

    // to register interface (read)
    .qs     (pad_io01_cfg_pull_en_qs)
  );


  //   F[rx_en]: 2:2
  prim_subreg #(
    .DW      (1),
    .SWACCESS("RW"),
    .RESVAL  (1'h1)
  ) u_pad_io01_cfg_rx_en (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (pad_io01_cfg_rx_en_we),
    .wd     (pad_io01_cfg_rx_en_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.pad_io01_cfg.rx_en.q ),

    // to register interface (read)
    .qs     (pad_io01_cfg_rx_en_qs)
  );


  //   F[tx_en]: 3:3
  prim_subreg #(
    .DW      (1),
    .SWACCESS("RW"),
    .RESVAL  (1'h0)
  ) u_pad_io01_cfg_tx_en (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (pad_io01_cfg_tx_en_we),
    .wd     (pad_io01_cfg_tx_en_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.pad_io01_cfg.tx_en.q ),

    // to register interface (read)
    .qs     (pad_io01_cfg_tx_en_qs)
  );


  // R[pad_io01_mux_sel]: V(False)

  prim_subreg #(
    .DW      (6),
    .SWACCESS("RW"),
    .RESVAL  (6'he)
  ) u_pad_io01_mux_sel (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (pad_io01_mux_sel_we),
    .wd     (pad_io01_mux_sel_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.pad_io01_mux_sel.q ),

    // to register interface (read)
    .qs     (pad_io01_mux_sel_qs)
  );


  // R[pad_io02_cfg]: V(False)

  //   F[chip2pad]: 0:0
  prim_subreg #(
    .DW      (1),
    .SWACCESS("RW"),
    .RESVAL  (1'h0)
  ) u_pad_io02_cfg_chip2pad (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (pad_io02_cfg_chip2pad_we),
    .wd     (pad_io02_cfg_chip2pad_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.pad_io02_cfg.chip2pad.q ),

    // to register interface (read)
    .qs     (pad_io02_cfg_chip2pad_qs)
  );


  //   F[pull_en]: 1:1
  prim_subreg #(
    .DW      (1),
    .SWACCESS("RW"),
    .RESVAL  (1'h0)
  ) u_pad_io02_cfg_pull_en (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (pad_io02_cfg_pull_en_we),
    .wd     (pad_io02_cfg_pull_en_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.pad_io02_cfg.pull_en.q ),

    // to register interface (read)
    .qs     (pad_io02_cfg_pull_en_qs)
  );


  //   F[rx_en]: 2:2
  prim_subreg #(
    .DW      (1),
    .SWACCESS("RW"),
    .RESVAL  (1'h1)
  ) u_pad_io02_cfg_rx_en (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (pad_io02_cfg_rx_en_we),
    .wd     (pad_io02_cfg_rx_en_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.pad_io02_cfg.rx_en.q ),

    // to register interface (read)
    .qs     (pad_io02_cfg_rx_en_qs)
  );


  //   F[tx_en]: 3:3
  prim_subreg #(
    .DW      (1),
    .SWACCESS("RW"),
    .RESVAL  (1'h0)
  ) u_pad_io02_cfg_tx_en (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (pad_io02_cfg_tx_en_we),
    .wd     (pad_io02_cfg_tx_en_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.pad_io02_cfg.tx_en.q ),

    // to register interface (read)
    .qs     (pad_io02_cfg_tx_en_qs)
  );


  // R[pad_io02_mux_sel]: V(False)

  prim_subreg #(
    .DW      (6),
    .SWACCESS("RW"),
    .RESVAL  (6'he)
  ) u_pad_io02_mux_sel (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (pad_io02_mux_sel_we),
    .wd     (pad_io02_mux_sel_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.pad_io02_mux_sel.q ),

    // to register interface (read)
    .qs     (pad_io02_mux_sel_qs)
  );


  // R[pad_io03_cfg]: V(False)

  //   F[chip2pad]: 0:0
  prim_subreg #(
    .DW      (1),
    .SWACCESS("RW"),
    .RESVAL  (1'h0)
  ) u_pad_io03_cfg_chip2pad (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (pad_io03_cfg_chip2pad_we),
    .wd     (pad_io03_cfg_chip2pad_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.pad_io03_cfg.chip2pad.q ),

    // to register interface (read)
    .qs     (pad_io03_cfg_chip2pad_qs)
  );


  //   F[pull_en]: 1:1
  prim_subreg #(
    .DW      (1),
    .SWACCESS("RW"),
    .RESVAL  (1'h0)
  ) u_pad_io03_cfg_pull_en (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (pad_io03_cfg_pull_en_we),
    .wd     (pad_io03_cfg_pull_en_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.pad_io03_cfg.pull_en.q ),

    // to register interface (read)
    .qs     (pad_io03_cfg_pull_en_qs)
  );


  //   F[rx_en]: 2:2
  prim_subreg #(
    .DW      (1),
    .SWACCESS("RW"),
    .RESVAL  (1'h1)
  ) u_pad_io03_cfg_rx_en (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (pad_io03_cfg_rx_en_we),
    .wd     (pad_io03_cfg_rx_en_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.pad_io03_cfg.rx_en.q ),

    // to register interface (read)
    .qs     (pad_io03_cfg_rx_en_qs)
  );


  //   F[tx_en]: 3:3
  prim_subreg #(
    .DW      (1),
    .SWACCESS("RW"),
    .RESVAL  (1'h0)
  ) u_pad_io03_cfg_tx_en (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (pad_io03_cfg_tx_en_we),
    .wd     (pad_io03_cfg_tx_en_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.pad_io03_cfg.tx_en.q ),

    // to register interface (read)
    .qs     (pad_io03_cfg_tx_en_qs)
  );


  // R[pad_io03_mux_sel]: V(False)

  prim_subreg #(
    .DW      (6),
    .SWACCESS("RW"),
    .RESVAL  (6'he)
  ) u_pad_io03_mux_sel (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (pad_io03_mux_sel_we),
    .wd     (pad_io03_mux_sel_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.pad_io03_mux_sel.q ),

    // to register interface (read)
    .qs     (pad_io03_mux_sel_qs)
  );


  // R[pad_io04_cfg]: V(False)

  //   F[chip2pad]: 0:0
  prim_subreg #(
    .DW      (1),
    .SWACCESS("RW"),
    .RESVAL  (1'h0)
  ) u_pad_io04_cfg_chip2pad (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (pad_io04_cfg_chip2pad_we),
    .wd     (pad_io04_cfg_chip2pad_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.pad_io04_cfg.chip2pad.q ),

    // to register interface (read)
    .qs     (pad_io04_cfg_chip2pad_qs)
  );


  //   F[pull_en]: 1:1
  prim_subreg #(
    .DW      (1),
    .SWACCESS("RW"),
    .RESVAL  (1'h0)
  ) u_pad_io04_cfg_pull_en (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (pad_io04_cfg_pull_en_we),
    .wd     (pad_io04_cfg_pull_en_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.pad_io04_cfg.pull_en.q ),

    // to register interface (read)
    .qs     (pad_io04_cfg_pull_en_qs)
  );


  //   F[rx_en]: 2:2
  prim_subreg #(
    .DW      (1),
    .SWACCESS("RW"),
    .RESVAL  (1'h1)
  ) u_pad_io04_cfg_rx_en (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (pad_io04_cfg_rx_en_we),
    .wd     (pad_io04_cfg_rx_en_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.pad_io04_cfg.rx_en.q ),

    // to register interface (read)
    .qs     (pad_io04_cfg_rx_en_qs)
  );


  //   F[tx_en]: 3:3
  prim_subreg #(
    .DW      (1),
    .SWACCESS("RW"),
    .RESVAL  (1'h0)
  ) u_pad_io04_cfg_tx_en (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (pad_io04_cfg_tx_en_we),
    .wd     (pad_io04_cfg_tx_en_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.pad_io04_cfg.tx_en.q ),

    // to register interface (read)
    .qs     (pad_io04_cfg_tx_en_qs)
  );


  // R[pad_io04_mux_sel]: V(False)

  prim_subreg #(
    .DW      (6),
    .SWACCESS("RW"),
    .RESVAL  (6'he)
  ) u_pad_io04_mux_sel (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (pad_io04_mux_sel_we),
    .wd     (pad_io04_mux_sel_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.pad_io04_mux_sel.q ),

    // to register interface (read)
    .qs     (pad_io04_mux_sel_qs)
  );


  // R[pad_io05_cfg]: V(False)

  //   F[chip2pad]: 0:0
  prim_subreg #(
    .DW      (1),
    .SWACCESS("RW"),
    .RESVAL  (1'h0)
  ) u_pad_io05_cfg_chip2pad (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (pad_io05_cfg_chip2pad_we),
    .wd     (pad_io05_cfg_chip2pad_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.pad_io05_cfg.chip2pad.q ),

    // to register interface (read)
    .qs     (pad_io05_cfg_chip2pad_qs)
  );


  //   F[pull_en]: 1:1
  prim_subreg #(
    .DW      (1),
    .SWACCESS("RW"),
    .RESVAL  (1'h0)
  ) u_pad_io05_cfg_pull_en (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (pad_io05_cfg_pull_en_we),
    .wd     (pad_io05_cfg_pull_en_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.pad_io05_cfg.pull_en.q ),

    // to register interface (read)
    .qs     (pad_io05_cfg_pull_en_qs)
  );


  //   F[rx_en]: 2:2
  prim_subreg #(
    .DW      (1),
    .SWACCESS("RW"),
    .RESVAL  (1'h1)
  ) u_pad_io05_cfg_rx_en (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (pad_io05_cfg_rx_en_we),
    .wd     (pad_io05_cfg_rx_en_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.pad_io05_cfg.rx_en.q ),

    // to register interface (read)
    .qs     (pad_io05_cfg_rx_en_qs)
  );


  //   F[tx_en]: 3:3
  prim_subreg #(
    .DW      (1),
    .SWACCESS("RW"),
    .RESVAL  (1'h0)
  ) u_pad_io05_cfg_tx_en (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (pad_io05_cfg_tx_en_we),
    .wd     (pad_io05_cfg_tx_en_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.pad_io05_cfg.tx_en.q ),

    // to register interface (read)
    .qs     (pad_io05_cfg_tx_en_qs)
  );


  // R[pad_io05_mux_sel]: V(False)

  prim_subreg #(
    .DW      (6),
    .SWACCESS("RW"),
    .RESVAL  (6'he)
  ) u_pad_io05_mux_sel (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (pad_io05_mux_sel_we),
    .wd     (pad_io05_mux_sel_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.pad_io05_mux_sel.q ),

    // to register interface (read)
    .qs     (pad_io05_mux_sel_qs)
  );


  // R[pad_io06_cfg]: V(False)

  //   F[chip2pad]: 0:0
  prim_subreg #(
    .DW      (1),
    .SWACCESS("RW"),
    .RESVAL  (1'h0)
  ) u_pad_io06_cfg_chip2pad (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (pad_io06_cfg_chip2pad_we),
    .wd     (pad_io06_cfg_chip2pad_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.pad_io06_cfg.chip2pad.q ),

    // to register interface (read)
    .qs     (pad_io06_cfg_chip2pad_qs)
  );


  //   F[pull_en]: 1:1
  prim_subreg #(
    .DW      (1),
    .SWACCESS("RW"),
    .RESVAL  (1'h0)
  ) u_pad_io06_cfg_pull_en (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (pad_io06_cfg_pull_en_we),
    .wd     (pad_io06_cfg_pull_en_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.pad_io06_cfg.pull_en.q ),

    // to register interface (read)
    .qs     (pad_io06_cfg_pull_en_qs)
  );


  //   F[rx_en]: 2:2
  prim_subreg #(
    .DW      (1),
    .SWACCESS("RW"),
    .RESVAL  (1'h1)
  ) u_pad_io06_cfg_rx_en (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (pad_io06_cfg_rx_en_we),
    .wd     (pad_io06_cfg_rx_en_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.pad_io06_cfg.rx_en.q ),

    // to register interface (read)
    .qs     (pad_io06_cfg_rx_en_qs)
  );


  //   F[tx_en]: 3:3
  prim_subreg #(
    .DW      (1),
    .SWACCESS("RW"),
    .RESVAL  (1'h0)
  ) u_pad_io06_cfg_tx_en (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (pad_io06_cfg_tx_en_we),
    .wd     (pad_io06_cfg_tx_en_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.pad_io06_cfg.tx_en.q ),

    // to register interface (read)
    .qs     (pad_io06_cfg_tx_en_qs)
  );


  // R[pad_io06_mux_sel]: V(False)

  prim_subreg #(
    .DW      (6),
    .SWACCESS("RW"),
    .RESVAL  (6'he)
  ) u_pad_io06_mux_sel (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (pad_io06_mux_sel_we),
    .wd     (pad_io06_mux_sel_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.pad_io06_mux_sel.q ),

    // to register interface (read)
    .qs     (pad_io06_mux_sel_qs)
  );


  // R[pad_io07_cfg]: V(False)

  //   F[chip2pad]: 0:0
  prim_subreg #(
    .DW      (1),
    .SWACCESS("RW"),
    .RESVAL  (1'h0)
  ) u_pad_io07_cfg_chip2pad (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (pad_io07_cfg_chip2pad_we),
    .wd     (pad_io07_cfg_chip2pad_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.pad_io07_cfg.chip2pad.q ),

    // to register interface (read)
    .qs     (pad_io07_cfg_chip2pad_qs)
  );


  //   F[pull_en]: 1:1
  prim_subreg #(
    .DW      (1),
    .SWACCESS("RW"),
    .RESVAL  (1'h0)
  ) u_pad_io07_cfg_pull_en (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (pad_io07_cfg_pull_en_we),
    .wd     (pad_io07_cfg_pull_en_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.pad_io07_cfg.pull_en.q ),

    // to register interface (read)
    .qs     (pad_io07_cfg_pull_en_qs)
  );


  //   F[rx_en]: 2:2
  prim_subreg #(
    .DW      (1),
    .SWACCESS("RW"),
    .RESVAL  (1'h1)
  ) u_pad_io07_cfg_rx_en (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (pad_io07_cfg_rx_en_we),
    .wd     (pad_io07_cfg_rx_en_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.pad_io07_cfg.rx_en.q ),

    // to register interface (read)
    .qs     (pad_io07_cfg_rx_en_qs)
  );


  //   F[tx_en]: 3:3
  prim_subreg #(
    .DW      (1),
    .SWACCESS("RW"),
    .RESVAL  (1'h0)
  ) u_pad_io07_cfg_tx_en (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (pad_io07_cfg_tx_en_we),
    .wd     (pad_io07_cfg_tx_en_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.pad_io07_cfg.tx_en.q ),

    // to register interface (read)
    .qs     (pad_io07_cfg_tx_en_qs)
  );


  // R[pad_io07_mux_sel]: V(False)

  prim_subreg #(
    .DW      (6),
    .SWACCESS("RW"),
    .RESVAL  (6'he)
  ) u_pad_io07_mux_sel (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (pad_io07_mux_sel_we),
    .wd     (pad_io07_mux_sel_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.pad_io07_mux_sel.q ),

    // to register interface (read)
    .qs     (pad_io07_mux_sel_qs)
  );


  // R[pad_io08_cfg]: V(False)

  //   F[chip2pad]: 0:0
  prim_subreg #(
    .DW      (1),
    .SWACCESS("RW"),
    .RESVAL  (1'h0)
  ) u_pad_io08_cfg_chip2pad (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (pad_io08_cfg_chip2pad_we),
    .wd     (pad_io08_cfg_chip2pad_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.pad_io08_cfg.chip2pad.q ),

    // to register interface (read)
    .qs     (pad_io08_cfg_chip2pad_qs)
  );


  //   F[pull_en]: 1:1
  prim_subreg #(
    .DW      (1),
    .SWACCESS("RW"),
    .RESVAL  (1'h0)
  ) u_pad_io08_cfg_pull_en (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (pad_io08_cfg_pull_en_we),
    .wd     (pad_io08_cfg_pull_en_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.pad_io08_cfg.pull_en.q ),

    // to register interface (read)
    .qs     (pad_io08_cfg_pull_en_qs)
  );


  //   F[rx_en]: 2:2
  prim_subreg #(
    .DW      (1),
    .SWACCESS("RW"),
    .RESVAL  (1'h1)
  ) u_pad_io08_cfg_rx_en (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (pad_io08_cfg_rx_en_we),
    .wd     (pad_io08_cfg_rx_en_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.pad_io08_cfg.rx_en.q ),

    // to register interface (read)
    .qs     (pad_io08_cfg_rx_en_qs)
  );


  //   F[tx_en]: 3:3
  prim_subreg #(
    .DW      (1),
    .SWACCESS("RW"),
    .RESVAL  (1'h0)
  ) u_pad_io08_cfg_tx_en (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (pad_io08_cfg_tx_en_we),
    .wd     (pad_io08_cfg_tx_en_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.pad_io08_cfg.tx_en.q ),

    // to register interface (read)
    .qs     (pad_io08_cfg_tx_en_qs)
  );


  // R[pad_io08_mux_sel]: V(False)

  prim_subreg #(
    .DW      (6),
    .SWACCESS("RW"),
    .RESVAL  (6'he)
  ) u_pad_io08_mux_sel (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (pad_io08_mux_sel_we),
    .wd     (pad_io08_mux_sel_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.pad_io08_mux_sel.q ),

    // to register interface (read)
    .qs     (pad_io08_mux_sel_qs)
  );


  // R[pad_io09_cfg]: V(False)

  //   F[chip2pad]: 0:0
  prim_subreg #(
    .DW      (1),
    .SWACCESS("RW"),
    .RESVAL  (1'h0)
  ) u_pad_io09_cfg_chip2pad (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (pad_io09_cfg_chip2pad_we),
    .wd     (pad_io09_cfg_chip2pad_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.pad_io09_cfg.chip2pad.q ),

    // to register interface (read)
    .qs     (pad_io09_cfg_chip2pad_qs)
  );


  //   F[pull_en]: 1:1
  prim_subreg #(
    .DW      (1),
    .SWACCESS("RW"),
    .RESVAL  (1'h0)
  ) u_pad_io09_cfg_pull_en (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (pad_io09_cfg_pull_en_we),
    .wd     (pad_io09_cfg_pull_en_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.pad_io09_cfg.pull_en.q ),

    // to register interface (read)
    .qs     (pad_io09_cfg_pull_en_qs)
  );


  //   F[rx_en]: 2:2
  prim_subreg #(
    .DW      (1),
    .SWACCESS("RW"),
    .RESVAL  (1'h1)
  ) u_pad_io09_cfg_rx_en (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (pad_io09_cfg_rx_en_we),
    .wd     (pad_io09_cfg_rx_en_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.pad_io09_cfg.rx_en.q ),

    // to register interface (read)
    .qs     (pad_io09_cfg_rx_en_qs)
  );


  //   F[tx_en]: 3:3
  prim_subreg #(
    .DW      (1),
    .SWACCESS("RW"),
    .RESVAL  (1'h0)
  ) u_pad_io09_cfg_tx_en (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (pad_io09_cfg_tx_en_we),
    .wd     (pad_io09_cfg_tx_en_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.pad_io09_cfg.tx_en.q ),

    // to register interface (read)
    .qs     (pad_io09_cfg_tx_en_qs)
  );


  // R[pad_io09_mux_sel]: V(False)

  prim_subreg #(
    .DW      (6),
    .SWACCESS("RW"),
    .RESVAL  (6'he)
  ) u_pad_io09_mux_sel (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (pad_io09_mux_sel_we),
    .wd     (pad_io09_mux_sel_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.pad_io09_mux_sel.q ),

    // to register interface (read)
    .qs     (pad_io09_mux_sel_qs)
  );


  // R[pad_io10_cfg]: V(False)

  //   F[chip2pad]: 0:0
  prim_subreg #(
    .DW      (1),
    .SWACCESS("RW"),
    .RESVAL  (1'h0)
  ) u_pad_io10_cfg_chip2pad (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (pad_io10_cfg_chip2pad_we),
    .wd     (pad_io10_cfg_chip2pad_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.pad_io10_cfg.chip2pad.q ),

    // to register interface (read)
    .qs     (pad_io10_cfg_chip2pad_qs)
  );


  //   F[pull_en]: 1:1
  prim_subreg #(
    .DW      (1),
    .SWACCESS("RW"),
    .RESVAL  (1'h0)
  ) u_pad_io10_cfg_pull_en (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (pad_io10_cfg_pull_en_we),
    .wd     (pad_io10_cfg_pull_en_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.pad_io10_cfg.pull_en.q ),

    // to register interface (read)
    .qs     (pad_io10_cfg_pull_en_qs)
  );


  //   F[rx_en]: 2:2
  prim_subreg #(
    .DW      (1),
    .SWACCESS("RW"),
    .RESVAL  (1'h1)
  ) u_pad_io10_cfg_rx_en (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (pad_io10_cfg_rx_en_we),
    .wd     (pad_io10_cfg_rx_en_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.pad_io10_cfg.rx_en.q ),

    // to register interface (read)
    .qs     (pad_io10_cfg_rx_en_qs)
  );


  //   F[tx_en]: 3:3
  prim_subreg #(
    .DW      (1),
    .SWACCESS("RW"),
    .RESVAL  (1'h0)
  ) u_pad_io10_cfg_tx_en (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (pad_io10_cfg_tx_en_we),
    .wd     (pad_io10_cfg_tx_en_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.pad_io10_cfg.tx_en.q ),

    // to register interface (read)
    .qs     (pad_io10_cfg_tx_en_qs)
  );


  // R[pad_io10_mux_sel]: V(False)

  prim_subreg #(
    .DW      (6),
    .SWACCESS("RW"),
    .RESVAL  (6'he)
  ) u_pad_io10_mux_sel (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (pad_io10_mux_sel_we),
    .wd     (pad_io10_mux_sel_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.pad_io10_mux_sel.q ),

    // to register interface (read)
    .qs     (pad_io10_mux_sel_qs)
  );


  // R[pad_io11_cfg]: V(False)

  //   F[chip2pad]: 0:0
  prim_subreg #(
    .DW      (1),
    .SWACCESS("RW"),
    .RESVAL  (1'h0)
  ) u_pad_io11_cfg_chip2pad (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (pad_io11_cfg_chip2pad_we),
    .wd     (pad_io11_cfg_chip2pad_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.pad_io11_cfg.chip2pad.q ),

    // to register interface (read)
    .qs     (pad_io11_cfg_chip2pad_qs)
  );


  //   F[pull_en]: 1:1
  prim_subreg #(
    .DW      (1),
    .SWACCESS("RW"),
    .RESVAL  (1'h0)
  ) u_pad_io11_cfg_pull_en (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (pad_io11_cfg_pull_en_we),
    .wd     (pad_io11_cfg_pull_en_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.pad_io11_cfg.pull_en.q ),

    // to register interface (read)
    .qs     (pad_io11_cfg_pull_en_qs)
  );


  //   F[rx_en]: 2:2
  prim_subreg #(
    .DW      (1),
    .SWACCESS("RW"),
    .RESVAL  (1'h1)
  ) u_pad_io11_cfg_rx_en (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (pad_io11_cfg_rx_en_we),
    .wd     (pad_io11_cfg_rx_en_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.pad_io11_cfg.rx_en.q ),

    // to register interface (read)
    .qs     (pad_io11_cfg_rx_en_qs)
  );


  //   F[tx_en]: 3:3
  prim_subreg #(
    .DW      (1),
    .SWACCESS("RW"),
    .RESVAL  (1'h0)
  ) u_pad_io11_cfg_tx_en (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (pad_io11_cfg_tx_en_we),
    .wd     (pad_io11_cfg_tx_en_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.pad_io11_cfg.tx_en.q ),

    // to register interface (read)
    .qs     (pad_io11_cfg_tx_en_qs)
  );


  // R[pad_io11_mux_sel]: V(False)

  prim_subreg #(
    .DW      (6),
    .SWACCESS("RW"),
    .RESVAL  (6'he)
  ) u_pad_io11_mux_sel (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (pad_io11_mux_sel_we),
    .wd     (pad_io11_mux_sel_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.pad_io11_mux_sel.q ),

    // to register interface (read)
    .qs     (pad_io11_mux_sel_qs)
  );


  // R[pad_io12_cfg]: V(False)

  //   F[chip2pad]: 0:0
  prim_subreg #(
    .DW      (1),
    .SWACCESS("RW"),
    .RESVAL  (1'h0)
  ) u_pad_io12_cfg_chip2pad (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (pad_io12_cfg_chip2pad_we),
    .wd     (pad_io12_cfg_chip2pad_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.pad_io12_cfg.chip2pad.q ),

    // to register interface (read)
    .qs     (pad_io12_cfg_chip2pad_qs)
  );


  //   F[pull_en]: 1:1
  prim_subreg #(
    .DW      (1),
    .SWACCESS("RW"),
    .RESVAL  (1'h0)
  ) u_pad_io12_cfg_pull_en (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (pad_io12_cfg_pull_en_we),
    .wd     (pad_io12_cfg_pull_en_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.pad_io12_cfg.pull_en.q ),

    // to register interface (read)
    .qs     (pad_io12_cfg_pull_en_qs)
  );


  //   F[rx_en]: 2:2
  prim_subreg #(
    .DW      (1),
    .SWACCESS("RW"),
    .RESVAL  (1'h1)
  ) u_pad_io12_cfg_rx_en (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (pad_io12_cfg_rx_en_we),
    .wd     (pad_io12_cfg_rx_en_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.pad_io12_cfg.rx_en.q ),

    // to register interface (read)
    .qs     (pad_io12_cfg_rx_en_qs)
  );


  //   F[tx_en]: 3:3
  prim_subreg #(
    .DW      (1),
    .SWACCESS("RW"),
    .RESVAL  (1'h0)
  ) u_pad_io12_cfg_tx_en (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (pad_io12_cfg_tx_en_we),
    .wd     (pad_io12_cfg_tx_en_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.pad_io12_cfg.tx_en.q ),

    // to register interface (read)
    .qs     (pad_io12_cfg_tx_en_qs)
  );


  // R[pad_io12_mux_sel]: V(False)

  prim_subreg #(
    .DW      (6),
    .SWACCESS("RW"),
    .RESVAL  (6'he)
  ) u_pad_io12_mux_sel (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (pad_io12_mux_sel_we),
    .wd     (pad_io12_mux_sel_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.pad_io12_mux_sel.q ),

    // to register interface (read)
    .qs     (pad_io12_mux_sel_qs)
  );


  // R[pad_io13_cfg]: V(False)

  //   F[chip2pad]: 0:0
  prim_subreg #(
    .DW      (1),
    .SWACCESS("RW"),
    .RESVAL  (1'h0)
  ) u_pad_io13_cfg_chip2pad (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (pad_io13_cfg_chip2pad_we),
    .wd     (pad_io13_cfg_chip2pad_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.pad_io13_cfg.chip2pad.q ),

    // to register interface (read)
    .qs     (pad_io13_cfg_chip2pad_qs)
  );


  //   F[pull_en]: 1:1
  prim_subreg #(
    .DW      (1),
    .SWACCESS("RW"),
    .RESVAL  (1'h0)
  ) u_pad_io13_cfg_pull_en (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (pad_io13_cfg_pull_en_we),
    .wd     (pad_io13_cfg_pull_en_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.pad_io13_cfg.pull_en.q ),

    // to register interface (read)
    .qs     (pad_io13_cfg_pull_en_qs)
  );


  //   F[rx_en]: 2:2
  prim_subreg #(
    .DW      (1),
    .SWACCESS("RW"),
    .RESVAL  (1'h1)
  ) u_pad_io13_cfg_rx_en (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (pad_io13_cfg_rx_en_we),
    .wd     (pad_io13_cfg_rx_en_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.pad_io13_cfg.rx_en.q ),

    // to register interface (read)
    .qs     (pad_io13_cfg_rx_en_qs)
  );


  //   F[tx_en]: 3:3
  prim_subreg #(
    .DW      (1),
    .SWACCESS("RW"),
    .RESVAL  (1'h0)
  ) u_pad_io13_cfg_tx_en (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (pad_io13_cfg_tx_en_we),
    .wd     (pad_io13_cfg_tx_en_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.pad_io13_cfg.tx_en.q ),

    // to register interface (read)
    .qs     (pad_io13_cfg_tx_en_qs)
  );


  // R[pad_io13_mux_sel]: V(False)

  prim_subreg #(
    .DW      (6),
    .SWACCESS("RW"),
    .RESVAL  (6'he)
  ) u_pad_io13_mux_sel (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (pad_io13_mux_sel_we),
    .wd     (pad_io13_mux_sel_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.pad_io13_mux_sel.q ),

    // to register interface (read)
    .qs     (pad_io13_mux_sel_qs)
  );


  // R[pad_io14_cfg]: V(False)

  //   F[chip2pad]: 0:0
  prim_subreg #(
    .DW      (1),
    .SWACCESS("RW"),
    .RESVAL  (1'h0)
  ) u_pad_io14_cfg_chip2pad (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (pad_io14_cfg_chip2pad_we),
    .wd     (pad_io14_cfg_chip2pad_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.pad_io14_cfg.chip2pad.q ),

    // to register interface (read)
    .qs     (pad_io14_cfg_chip2pad_qs)
  );


  //   F[pull_en]: 1:1
  prim_subreg #(
    .DW      (1),
    .SWACCESS("RW"),
    .RESVAL  (1'h0)
  ) u_pad_io14_cfg_pull_en (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (pad_io14_cfg_pull_en_we),
    .wd     (pad_io14_cfg_pull_en_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.pad_io14_cfg.pull_en.q ),

    // to register interface (read)
    .qs     (pad_io14_cfg_pull_en_qs)
  );


  //   F[rx_en]: 2:2
  prim_subreg #(
    .DW      (1),
    .SWACCESS("RW"),
    .RESVAL  (1'h1)
  ) u_pad_io14_cfg_rx_en (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (pad_io14_cfg_rx_en_we),
    .wd     (pad_io14_cfg_rx_en_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.pad_io14_cfg.rx_en.q ),

    // to register interface (read)
    .qs     (pad_io14_cfg_rx_en_qs)
  );


  //   F[tx_en]: 3:3
  prim_subreg #(
    .DW      (1),
    .SWACCESS("RW"),
    .RESVAL  (1'h0)
  ) u_pad_io14_cfg_tx_en (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (pad_io14_cfg_tx_en_we),
    .wd     (pad_io14_cfg_tx_en_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.pad_io14_cfg.tx_en.q ),

    // to register interface (read)
    .qs     (pad_io14_cfg_tx_en_qs)
  );


  // R[pad_io14_mux_sel]: V(False)

  prim_subreg #(
    .DW      (6),
    .SWACCESS("RW"),
    .RESVAL  (6'he)
  ) u_pad_io14_mux_sel (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (pad_io14_mux_sel_we),
    .wd     (pad_io14_mux_sel_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.pad_io14_mux_sel.q ),

    // to register interface (read)
    .qs     (pad_io14_mux_sel_qs)
  );


  // R[pad_io15_cfg]: V(False)

  //   F[chip2pad]: 0:0
  prim_subreg #(
    .DW      (1),
    .SWACCESS("RW"),
    .RESVAL  (1'h0)
  ) u_pad_io15_cfg_chip2pad (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (pad_io15_cfg_chip2pad_we),
    .wd     (pad_io15_cfg_chip2pad_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.pad_io15_cfg.chip2pad.q ),

    // to register interface (read)
    .qs     (pad_io15_cfg_chip2pad_qs)
  );


  //   F[pull_en]: 1:1
  prim_subreg #(
    .DW      (1),
    .SWACCESS("RW"),
    .RESVAL  (1'h0)
  ) u_pad_io15_cfg_pull_en (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (pad_io15_cfg_pull_en_we),
    .wd     (pad_io15_cfg_pull_en_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.pad_io15_cfg.pull_en.q ),

    // to register interface (read)
    .qs     (pad_io15_cfg_pull_en_qs)
  );


  //   F[rx_en]: 2:2
  prim_subreg #(
    .DW      (1),
    .SWACCESS("RW"),
    .RESVAL  (1'h1)
  ) u_pad_io15_cfg_rx_en (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (pad_io15_cfg_rx_en_we),
    .wd     (pad_io15_cfg_rx_en_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.pad_io15_cfg.rx_en.q ),

    // to register interface (read)
    .qs     (pad_io15_cfg_rx_en_qs)
  );


  //   F[tx_en]: 3:3
  prim_subreg #(
    .DW      (1),
    .SWACCESS("RW"),
    .RESVAL  (1'h0)
  ) u_pad_io15_cfg_tx_en (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (pad_io15_cfg_tx_en_we),
    .wd     (pad_io15_cfg_tx_en_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.pad_io15_cfg.tx_en.q ),

    // to register interface (read)
    .qs     (pad_io15_cfg_tx_en_qs)
  );


  // R[pad_io15_mux_sel]: V(False)

  prim_subreg #(
    .DW      (6),
    .SWACCESS("RW"),
    .RESVAL  (6'he)
  ) u_pad_io15_mux_sel (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (pad_io15_mux_sel_we),
    .wd     (pad_io15_mux_sel_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.pad_io15_mux_sel.q ),

    // to register interface (read)
    .qs     (pad_io15_mux_sel_qs)
  );


  // R[pad_io16_cfg]: V(False)

  //   F[chip2pad]: 0:0
  prim_subreg #(
    .DW      (1),
    .SWACCESS("RW"),
    .RESVAL  (1'h0)
  ) u_pad_io16_cfg_chip2pad (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (pad_io16_cfg_chip2pad_we),
    .wd     (pad_io16_cfg_chip2pad_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.pad_io16_cfg.chip2pad.q ),

    // to register interface (read)
    .qs     (pad_io16_cfg_chip2pad_qs)
  );


  //   F[pull_en]: 1:1
  prim_subreg #(
    .DW      (1),
    .SWACCESS("RW"),
    .RESVAL  (1'h0)
  ) u_pad_io16_cfg_pull_en (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (pad_io16_cfg_pull_en_we),
    .wd     (pad_io16_cfg_pull_en_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.pad_io16_cfg.pull_en.q ),

    // to register interface (read)
    .qs     (pad_io16_cfg_pull_en_qs)
  );


  //   F[rx_en]: 2:2
  prim_subreg #(
    .DW      (1),
    .SWACCESS("RW"),
    .RESVAL  (1'h1)
  ) u_pad_io16_cfg_rx_en (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (pad_io16_cfg_rx_en_we),
    .wd     (pad_io16_cfg_rx_en_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.pad_io16_cfg.rx_en.q ),

    // to register interface (read)
    .qs     (pad_io16_cfg_rx_en_qs)
  );


  //   F[tx_en]: 3:3
  prim_subreg #(
    .DW      (1),
    .SWACCESS("RW"),
    .RESVAL  (1'h0)
  ) u_pad_io16_cfg_tx_en (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (pad_io16_cfg_tx_en_we),
    .wd     (pad_io16_cfg_tx_en_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.pad_io16_cfg.tx_en.q ),

    // to register interface (read)
    .qs     (pad_io16_cfg_tx_en_qs)
  );


  // R[pad_io16_mux_sel]: V(False)

  prim_subreg #(
    .DW      (6),
    .SWACCESS("RW"),
    .RESVAL  (6'he)
  ) u_pad_io16_mux_sel (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (pad_io16_mux_sel_we),
    .wd     (pad_io16_mux_sel_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.pad_io16_mux_sel.q ),

    // to register interface (read)
    .qs     (pad_io16_mux_sel_qs)
  );


  // R[pad_io17_cfg]: V(False)

  //   F[chip2pad]: 0:0
  prim_subreg #(
    .DW      (1),
    .SWACCESS("RW"),
    .RESVAL  (1'h0)
  ) u_pad_io17_cfg_chip2pad (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (pad_io17_cfg_chip2pad_we),
    .wd     (pad_io17_cfg_chip2pad_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.pad_io17_cfg.chip2pad.q ),

    // to register interface (read)
    .qs     (pad_io17_cfg_chip2pad_qs)
  );


  //   F[pull_en]: 1:1
  prim_subreg #(
    .DW      (1),
    .SWACCESS("RW"),
    .RESVAL  (1'h0)
  ) u_pad_io17_cfg_pull_en (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (pad_io17_cfg_pull_en_we),
    .wd     (pad_io17_cfg_pull_en_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.pad_io17_cfg.pull_en.q ),

    // to register interface (read)
    .qs     (pad_io17_cfg_pull_en_qs)
  );


  //   F[rx_en]: 2:2
  prim_subreg #(
    .DW      (1),
    .SWACCESS("RW"),
    .RESVAL  (1'h1)
  ) u_pad_io17_cfg_rx_en (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (pad_io17_cfg_rx_en_we),
    .wd     (pad_io17_cfg_rx_en_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.pad_io17_cfg.rx_en.q ),

    // to register interface (read)
    .qs     (pad_io17_cfg_rx_en_qs)
  );


  //   F[tx_en]: 3:3
  prim_subreg #(
    .DW      (1),
    .SWACCESS("RW"),
    .RESVAL  (1'h0)
  ) u_pad_io17_cfg_tx_en (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (pad_io17_cfg_tx_en_we),
    .wd     (pad_io17_cfg_tx_en_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.pad_io17_cfg.tx_en.q ),

    // to register interface (read)
    .qs     (pad_io17_cfg_tx_en_qs)
  );


  // R[pad_io17_mux_sel]: V(False)

  prim_subreg #(
    .DW      (6),
    .SWACCESS("RW"),
    .RESVAL  (6'he)
  ) u_pad_io17_mux_sel (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (pad_io17_mux_sel_we),
    .wd     (pad_io17_mux_sel_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.pad_io17_mux_sel.q ),

    // to register interface (read)
    .qs     (pad_io17_mux_sel_qs)
  );


  // R[pad_io18_cfg]: V(False)

  //   F[chip2pad]: 0:0
  prim_subreg #(
    .DW      (1),
    .SWACCESS("RW"),
    .RESVAL  (1'h0)
  ) u_pad_io18_cfg_chip2pad (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (pad_io18_cfg_chip2pad_we),
    .wd     (pad_io18_cfg_chip2pad_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.pad_io18_cfg.chip2pad.q ),

    // to register interface (read)
    .qs     (pad_io18_cfg_chip2pad_qs)
  );


  //   F[pull_en]: 1:1
  prim_subreg #(
    .DW      (1),
    .SWACCESS("RW"),
    .RESVAL  (1'h0)
  ) u_pad_io18_cfg_pull_en (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (pad_io18_cfg_pull_en_we),
    .wd     (pad_io18_cfg_pull_en_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.pad_io18_cfg.pull_en.q ),

    // to register interface (read)
    .qs     (pad_io18_cfg_pull_en_qs)
  );


  //   F[rx_en]: 2:2
  prim_subreg #(
    .DW      (1),
    .SWACCESS("RW"),
    .RESVAL  (1'h1)
  ) u_pad_io18_cfg_rx_en (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (pad_io18_cfg_rx_en_we),
    .wd     (pad_io18_cfg_rx_en_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.pad_io18_cfg.rx_en.q ),

    // to register interface (read)
    .qs     (pad_io18_cfg_rx_en_qs)
  );


  //   F[tx_en]: 3:3
  prim_subreg #(
    .DW      (1),
    .SWACCESS("RW"),
    .RESVAL  (1'h0)
  ) u_pad_io18_cfg_tx_en (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (pad_io18_cfg_tx_en_we),
    .wd     (pad_io18_cfg_tx_en_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.pad_io18_cfg.tx_en.q ),

    // to register interface (read)
    .qs     (pad_io18_cfg_tx_en_qs)
  );


  // R[pad_io18_mux_sel]: V(False)

  prim_subreg #(
    .DW      (6),
    .SWACCESS("RW"),
    .RESVAL  (6'he)
  ) u_pad_io18_mux_sel (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (pad_io18_mux_sel_we),
    .wd     (pad_io18_mux_sel_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.pad_io18_mux_sel.q ),

    // to register interface (read)
    .qs     (pad_io18_mux_sel_qs)
  );


  // R[pad_io19_cfg]: V(False)

  //   F[chip2pad]: 0:0
  prim_subreg #(
    .DW      (1),
    .SWACCESS("RW"),
    .RESVAL  (1'h0)
  ) u_pad_io19_cfg_chip2pad (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (pad_io19_cfg_chip2pad_we),
    .wd     (pad_io19_cfg_chip2pad_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.pad_io19_cfg.chip2pad.q ),

    // to register interface (read)
    .qs     (pad_io19_cfg_chip2pad_qs)
  );


  //   F[pull_en]: 1:1
  prim_subreg #(
    .DW      (1),
    .SWACCESS("RW"),
    .RESVAL  (1'h0)
  ) u_pad_io19_cfg_pull_en (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (pad_io19_cfg_pull_en_we),
    .wd     (pad_io19_cfg_pull_en_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.pad_io19_cfg.pull_en.q ),

    // to register interface (read)
    .qs     (pad_io19_cfg_pull_en_qs)
  );


  //   F[rx_en]: 2:2
  prim_subreg #(
    .DW      (1),
    .SWACCESS("RW"),
    .RESVAL  (1'h1)
  ) u_pad_io19_cfg_rx_en (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (pad_io19_cfg_rx_en_we),
    .wd     (pad_io19_cfg_rx_en_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.pad_io19_cfg.rx_en.q ),

    // to register interface (read)
    .qs     (pad_io19_cfg_rx_en_qs)
  );


  //   F[tx_en]: 3:3
  prim_subreg #(
    .DW      (1),
    .SWACCESS("RW"),
    .RESVAL  (1'h0)
  ) u_pad_io19_cfg_tx_en (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (pad_io19_cfg_tx_en_we),
    .wd     (pad_io19_cfg_tx_en_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.pad_io19_cfg.tx_en.q ),

    // to register interface (read)
    .qs     (pad_io19_cfg_tx_en_qs)
  );


  // R[pad_io19_mux_sel]: V(False)

  prim_subreg #(
    .DW      (6),
    .SWACCESS("RW"),
    .RESVAL  (6'he)
  ) u_pad_io19_mux_sel (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (pad_io19_mux_sel_we),
    .wd     (pad_io19_mux_sel_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.pad_io19_mux_sel.q ),

    // to register interface (read)
    .qs     (pad_io19_mux_sel_qs)
  );


  // R[pad_io20_cfg]: V(False)

  //   F[chip2pad]: 0:0
  prim_subreg #(
    .DW      (1),
    .SWACCESS("RW"),
    .RESVAL  (1'h0)
  ) u_pad_io20_cfg_chip2pad (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (pad_io20_cfg_chip2pad_we),
    .wd     (pad_io20_cfg_chip2pad_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.pad_io20_cfg.chip2pad.q ),

    // to register interface (read)
    .qs     (pad_io20_cfg_chip2pad_qs)
  );


  //   F[pull_en]: 1:1
  prim_subreg #(
    .DW      (1),
    .SWACCESS("RW"),
    .RESVAL  (1'h0)
  ) u_pad_io20_cfg_pull_en (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (pad_io20_cfg_pull_en_we),
    .wd     (pad_io20_cfg_pull_en_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.pad_io20_cfg.pull_en.q ),

    // to register interface (read)
    .qs     (pad_io20_cfg_pull_en_qs)
  );


  //   F[rx_en]: 2:2
  prim_subreg #(
    .DW      (1),
    .SWACCESS("RW"),
    .RESVAL  (1'h1)
  ) u_pad_io20_cfg_rx_en (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (pad_io20_cfg_rx_en_we),
    .wd     (pad_io20_cfg_rx_en_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.pad_io20_cfg.rx_en.q ),

    // to register interface (read)
    .qs     (pad_io20_cfg_rx_en_qs)
  );


  //   F[tx_en]: 3:3
  prim_subreg #(
    .DW      (1),
    .SWACCESS("RW"),
    .RESVAL  (1'h0)
  ) u_pad_io20_cfg_tx_en (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (pad_io20_cfg_tx_en_we),
    .wd     (pad_io20_cfg_tx_en_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.pad_io20_cfg.tx_en.q ),

    // to register interface (read)
    .qs     (pad_io20_cfg_tx_en_qs)
  );


  // R[pad_io20_mux_sel]: V(False)

  prim_subreg #(
    .DW      (6),
    .SWACCESS("RW"),
    .RESVAL  (6'he)
  ) u_pad_io20_mux_sel (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (pad_io20_mux_sel_we),
    .wd     (pad_io20_mux_sel_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.pad_io20_mux_sel.q ),

    // to register interface (read)
    .qs     (pad_io20_mux_sel_qs)
  );


  // R[pad_io21_cfg]: V(False)

  //   F[chip2pad]: 0:0
  prim_subreg #(
    .DW      (1),
    .SWACCESS("RW"),
    .RESVAL  (1'h0)
  ) u_pad_io21_cfg_chip2pad (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (pad_io21_cfg_chip2pad_we),
    .wd     (pad_io21_cfg_chip2pad_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.pad_io21_cfg.chip2pad.q ),

    // to register interface (read)
    .qs     (pad_io21_cfg_chip2pad_qs)
  );


  //   F[pull_en]: 1:1
  prim_subreg #(
    .DW      (1),
    .SWACCESS("RW"),
    .RESVAL  (1'h0)
  ) u_pad_io21_cfg_pull_en (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (pad_io21_cfg_pull_en_we),
    .wd     (pad_io21_cfg_pull_en_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.pad_io21_cfg.pull_en.q ),

    // to register interface (read)
    .qs     (pad_io21_cfg_pull_en_qs)
  );


  //   F[rx_en]: 2:2
  prim_subreg #(
    .DW      (1),
    .SWACCESS("RW"),
    .RESVAL  (1'h1)
  ) u_pad_io21_cfg_rx_en (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (pad_io21_cfg_rx_en_we),
    .wd     (pad_io21_cfg_rx_en_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.pad_io21_cfg.rx_en.q ),

    // to register interface (read)
    .qs     (pad_io21_cfg_rx_en_qs)
  );


  //   F[tx_en]: 3:3
  prim_subreg #(
    .DW      (1),
    .SWACCESS("RW"),
    .RESVAL  (1'h0)
  ) u_pad_io21_cfg_tx_en (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (pad_io21_cfg_tx_en_we),
    .wd     (pad_io21_cfg_tx_en_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.pad_io21_cfg.tx_en.q ),

    // to register interface (read)
    .qs     (pad_io21_cfg_tx_en_qs)
  );


  // R[pad_io21_mux_sel]: V(False)

  prim_subreg #(
    .DW      (6),
    .SWACCESS("RW"),
    .RESVAL  (6'he)
  ) u_pad_io21_mux_sel (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (pad_io21_mux_sel_we),
    .wd     (pad_io21_mux_sel_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.pad_io21_mux_sel.q ),

    // to register interface (read)
    .qs     (pad_io21_mux_sel_qs)
  );


  // R[pad_io22_cfg]: V(False)

  //   F[chip2pad]: 0:0
  prim_subreg #(
    .DW      (1),
    .SWACCESS("RW"),
    .RESVAL  (1'h0)
  ) u_pad_io22_cfg_chip2pad (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (pad_io22_cfg_chip2pad_we),
    .wd     (pad_io22_cfg_chip2pad_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.pad_io22_cfg.chip2pad.q ),

    // to register interface (read)
    .qs     (pad_io22_cfg_chip2pad_qs)
  );


  //   F[pull_en]: 1:1
  prim_subreg #(
    .DW      (1),
    .SWACCESS("RW"),
    .RESVAL  (1'h0)
  ) u_pad_io22_cfg_pull_en (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (pad_io22_cfg_pull_en_we),
    .wd     (pad_io22_cfg_pull_en_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.pad_io22_cfg.pull_en.q ),

    // to register interface (read)
    .qs     (pad_io22_cfg_pull_en_qs)
  );


  //   F[rx_en]: 2:2
  prim_subreg #(
    .DW      (1),
    .SWACCESS("RW"),
    .RESVAL  (1'h1)
  ) u_pad_io22_cfg_rx_en (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (pad_io22_cfg_rx_en_we),
    .wd     (pad_io22_cfg_rx_en_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.pad_io22_cfg.rx_en.q ),

    // to register interface (read)
    .qs     (pad_io22_cfg_rx_en_qs)
  );


  //   F[tx_en]: 3:3
  prim_subreg #(
    .DW      (1),
    .SWACCESS("RW"),
    .RESVAL  (1'h0)
  ) u_pad_io22_cfg_tx_en (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (pad_io22_cfg_tx_en_we),
    .wd     (pad_io22_cfg_tx_en_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.pad_io22_cfg.tx_en.q ),

    // to register interface (read)
    .qs     (pad_io22_cfg_tx_en_qs)
  );


  // R[pad_io22_mux_sel]: V(False)

  prim_subreg #(
    .DW      (6),
    .SWACCESS("RW"),
    .RESVAL  (6'he)
  ) u_pad_io22_mux_sel (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (pad_io22_mux_sel_we),
    .wd     (pad_io22_mux_sel_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.pad_io22_mux_sel.q ),

    // to register interface (read)
    .qs     (pad_io22_mux_sel_qs)
  );


  // R[pad_io23_cfg]: V(False)

  //   F[chip2pad]: 0:0
  prim_subreg #(
    .DW      (1),
    .SWACCESS("RW"),
    .RESVAL  (1'h0)
  ) u_pad_io23_cfg_chip2pad (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (pad_io23_cfg_chip2pad_we),
    .wd     (pad_io23_cfg_chip2pad_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.pad_io23_cfg.chip2pad.q ),

    // to register interface (read)
    .qs     (pad_io23_cfg_chip2pad_qs)
  );


  //   F[pull_en]: 1:1
  prim_subreg #(
    .DW      (1),
    .SWACCESS("RW"),
    .RESVAL  (1'h0)
  ) u_pad_io23_cfg_pull_en (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (pad_io23_cfg_pull_en_we),
    .wd     (pad_io23_cfg_pull_en_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.pad_io23_cfg.pull_en.q ),

    // to register interface (read)
    .qs     (pad_io23_cfg_pull_en_qs)
  );


  //   F[rx_en]: 2:2
  prim_subreg #(
    .DW      (1),
    .SWACCESS("RW"),
    .RESVAL  (1'h1)
  ) u_pad_io23_cfg_rx_en (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (pad_io23_cfg_rx_en_we),
    .wd     (pad_io23_cfg_rx_en_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.pad_io23_cfg.rx_en.q ),

    // to register interface (read)
    .qs     (pad_io23_cfg_rx_en_qs)
  );


  //   F[tx_en]: 3:3
  prim_subreg #(
    .DW      (1),
    .SWACCESS("RW"),
    .RESVAL  (1'h0)
  ) u_pad_io23_cfg_tx_en (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (pad_io23_cfg_tx_en_we),
    .wd     (pad_io23_cfg_tx_en_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.pad_io23_cfg.tx_en.q ),

    // to register interface (read)
    .qs     (pad_io23_cfg_tx_en_qs)
  );


  // R[pad_io23_mux_sel]: V(False)

  prim_subreg #(
    .DW      (6),
    .SWACCESS("RW"),
    .RESVAL  (6'he)
  ) u_pad_io23_mux_sel (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (pad_io23_mux_sel_we),
    .wd     (pad_io23_mux_sel_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.pad_io23_mux_sel.q ),

    // to register interface (read)
    .qs     (pad_io23_mux_sel_qs)
  );


  // R[pad_io24_cfg]: V(False)

  //   F[chip2pad]: 0:0
  prim_subreg #(
    .DW      (1),
    .SWACCESS("RW"),
    .RESVAL  (1'h0)
  ) u_pad_io24_cfg_chip2pad (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (pad_io24_cfg_chip2pad_we),
    .wd     (pad_io24_cfg_chip2pad_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.pad_io24_cfg.chip2pad.q ),

    // to register interface (read)
    .qs     (pad_io24_cfg_chip2pad_qs)
  );


  //   F[pull_en]: 1:1
  prim_subreg #(
    .DW      (1),
    .SWACCESS("RW"),
    .RESVAL  (1'h0)
  ) u_pad_io24_cfg_pull_en (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (pad_io24_cfg_pull_en_we),
    .wd     (pad_io24_cfg_pull_en_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.pad_io24_cfg.pull_en.q ),

    // to register interface (read)
    .qs     (pad_io24_cfg_pull_en_qs)
  );


  //   F[rx_en]: 2:2
  prim_subreg #(
    .DW      (1),
    .SWACCESS("RW"),
    .RESVAL  (1'h1)
  ) u_pad_io24_cfg_rx_en (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (pad_io24_cfg_rx_en_we),
    .wd     (pad_io24_cfg_rx_en_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.pad_io24_cfg.rx_en.q ),

    // to register interface (read)
    .qs     (pad_io24_cfg_rx_en_qs)
  );


  //   F[tx_en]: 3:3
  prim_subreg #(
    .DW      (1),
    .SWACCESS("RW"),
    .RESVAL  (1'h0)
  ) u_pad_io24_cfg_tx_en (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (pad_io24_cfg_tx_en_we),
    .wd     (pad_io24_cfg_tx_en_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.pad_io24_cfg.tx_en.q ),

    // to register interface (read)
    .qs     (pad_io24_cfg_tx_en_qs)
  );


  // R[pad_io24_mux_sel]: V(False)

  prim_subreg #(
    .DW      (6),
    .SWACCESS("RW"),
    .RESVAL  (6'he)
  ) u_pad_io24_mux_sel (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (pad_io24_mux_sel_we),
    .wd     (pad_io24_mux_sel_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.pad_io24_mux_sel.q ),

    // to register interface (read)
    .qs     (pad_io24_mux_sel_qs)
  );


  // R[pad_io25_cfg]: V(False)

  //   F[chip2pad]: 0:0
  prim_subreg #(
    .DW      (1),
    .SWACCESS("RW"),
    .RESVAL  (1'h0)
  ) u_pad_io25_cfg_chip2pad (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (pad_io25_cfg_chip2pad_we),
    .wd     (pad_io25_cfg_chip2pad_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.pad_io25_cfg.chip2pad.q ),

    // to register interface (read)
    .qs     (pad_io25_cfg_chip2pad_qs)
  );


  //   F[pull_en]: 1:1
  prim_subreg #(
    .DW      (1),
    .SWACCESS("RW"),
    .RESVAL  (1'h0)
  ) u_pad_io25_cfg_pull_en (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (pad_io25_cfg_pull_en_we),
    .wd     (pad_io25_cfg_pull_en_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.pad_io25_cfg.pull_en.q ),

    // to register interface (read)
    .qs     (pad_io25_cfg_pull_en_qs)
  );


  //   F[rx_en]: 2:2
  prim_subreg #(
    .DW      (1),
    .SWACCESS("RW"),
    .RESVAL  (1'h1)
  ) u_pad_io25_cfg_rx_en (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (pad_io25_cfg_rx_en_we),
    .wd     (pad_io25_cfg_rx_en_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.pad_io25_cfg.rx_en.q ),

    // to register interface (read)
    .qs     (pad_io25_cfg_rx_en_qs)
  );


  //   F[tx_en]: 3:3
  prim_subreg #(
    .DW      (1),
    .SWACCESS("RW"),
    .RESVAL  (1'h0)
  ) u_pad_io25_cfg_tx_en (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (pad_io25_cfg_tx_en_we),
    .wd     (pad_io25_cfg_tx_en_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.pad_io25_cfg.tx_en.q ),

    // to register interface (read)
    .qs     (pad_io25_cfg_tx_en_qs)
  );


  // R[pad_io25_mux_sel]: V(False)

  prim_subreg #(
    .DW      (6),
    .SWACCESS("RW"),
    .RESVAL  (6'he)
  ) u_pad_io25_mux_sel (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (pad_io25_mux_sel_we),
    .wd     (pad_io25_mux_sel_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.pad_io25_mux_sel.q ),

    // to register interface (read)
    .qs     (pad_io25_mux_sel_qs)
  );


  // R[pad_io26_cfg]: V(False)

  //   F[chip2pad]: 0:0
  prim_subreg #(
    .DW      (1),
    .SWACCESS("RW"),
    .RESVAL  (1'h0)
  ) u_pad_io26_cfg_chip2pad (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (pad_io26_cfg_chip2pad_we),
    .wd     (pad_io26_cfg_chip2pad_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.pad_io26_cfg.chip2pad.q ),

    // to register interface (read)
    .qs     (pad_io26_cfg_chip2pad_qs)
  );


  //   F[pull_en]: 1:1
  prim_subreg #(
    .DW      (1),
    .SWACCESS("RW"),
    .RESVAL  (1'h0)
  ) u_pad_io26_cfg_pull_en (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (pad_io26_cfg_pull_en_we),
    .wd     (pad_io26_cfg_pull_en_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.pad_io26_cfg.pull_en.q ),

    // to register interface (read)
    .qs     (pad_io26_cfg_pull_en_qs)
  );


  //   F[rx_en]: 2:2
  prim_subreg #(
    .DW      (1),
    .SWACCESS("RW"),
    .RESVAL  (1'h1)
  ) u_pad_io26_cfg_rx_en (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (pad_io26_cfg_rx_en_we),
    .wd     (pad_io26_cfg_rx_en_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.pad_io26_cfg.rx_en.q ),

    // to register interface (read)
    .qs     (pad_io26_cfg_rx_en_qs)
  );


  //   F[tx_en]: 3:3
  prim_subreg #(
    .DW      (1),
    .SWACCESS("RW"),
    .RESVAL  (1'h0)
  ) u_pad_io26_cfg_tx_en (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (pad_io26_cfg_tx_en_we),
    .wd     (pad_io26_cfg_tx_en_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.pad_io26_cfg.tx_en.q ),

    // to register interface (read)
    .qs     (pad_io26_cfg_tx_en_qs)
  );


  // R[pad_io26_mux_sel]: V(False)

  prim_subreg #(
    .DW      (6),
    .SWACCESS("RW"),
    .RESVAL  (6'he)
  ) u_pad_io26_mux_sel (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (pad_io26_mux_sel_we),
    .wd     (pad_io26_mux_sel_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.pad_io26_mux_sel.q ),

    // to register interface (read)
    .qs     (pad_io26_mux_sel_qs)
  );


  // R[pad_io27_cfg]: V(False)

  //   F[chip2pad]: 0:0
  prim_subreg #(
    .DW      (1),
    .SWACCESS("RW"),
    .RESVAL  (1'h0)
  ) u_pad_io27_cfg_chip2pad (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (pad_io27_cfg_chip2pad_we),
    .wd     (pad_io27_cfg_chip2pad_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.pad_io27_cfg.chip2pad.q ),

    // to register interface (read)
    .qs     (pad_io27_cfg_chip2pad_qs)
  );


  //   F[pull_en]: 1:1
  prim_subreg #(
    .DW      (1),
    .SWACCESS("RW"),
    .RESVAL  (1'h0)
  ) u_pad_io27_cfg_pull_en (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (pad_io27_cfg_pull_en_we),
    .wd     (pad_io27_cfg_pull_en_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.pad_io27_cfg.pull_en.q ),

    // to register interface (read)
    .qs     (pad_io27_cfg_pull_en_qs)
  );


  //   F[rx_en]: 2:2
  prim_subreg #(
    .DW      (1),
    .SWACCESS("RW"),
    .RESVAL  (1'h1)
  ) u_pad_io27_cfg_rx_en (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (pad_io27_cfg_rx_en_we),
    .wd     (pad_io27_cfg_rx_en_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.pad_io27_cfg.rx_en.q ),

    // to register interface (read)
    .qs     (pad_io27_cfg_rx_en_qs)
  );


  //   F[tx_en]: 3:3
  prim_subreg #(
    .DW      (1),
    .SWACCESS("RW"),
    .RESVAL  (1'h0)
  ) u_pad_io27_cfg_tx_en (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (pad_io27_cfg_tx_en_we),
    .wd     (pad_io27_cfg_tx_en_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.pad_io27_cfg.tx_en.q ),

    // to register interface (read)
    .qs     (pad_io27_cfg_tx_en_qs)
  );


  // R[pad_io27_mux_sel]: V(False)

  prim_subreg #(
    .DW      (6),
    .SWACCESS("RW"),
    .RESVAL  (6'he)
  ) u_pad_io27_mux_sel (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (pad_io27_mux_sel_we),
    .wd     (pad_io27_mux_sel_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.pad_io27_mux_sel.q ),

    // to register interface (read)
    .qs     (pad_io27_mux_sel_qs)
  );


  // R[pad_io28_cfg]: V(False)

  //   F[chip2pad]: 0:0
  prim_subreg #(
    .DW      (1),
    .SWACCESS("RW"),
    .RESVAL  (1'h0)
  ) u_pad_io28_cfg_chip2pad (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (pad_io28_cfg_chip2pad_we),
    .wd     (pad_io28_cfg_chip2pad_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.pad_io28_cfg.chip2pad.q ),

    // to register interface (read)
    .qs     (pad_io28_cfg_chip2pad_qs)
  );


  //   F[pull_en]: 1:1
  prim_subreg #(
    .DW      (1),
    .SWACCESS("RW"),
    .RESVAL  (1'h0)
  ) u_pad_io28_cfg_pull_en (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (pad_io28_cfg_pull_en_we),
    .wd     (pad_io28_cfg_pull_en_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.pad_io28_cfg.pull_en.q ),

    // to register interface (read)
    .qs     (pad_io28_cfg_pull_en_qs)
  );


  //   F[rx_en]: 2:2
  prim_subreg #(
    .DW      (1),
    .SWACCESS("RW"),
    .RESVAL  (1'h1)
  ) u_pad_io28_cfg_rx_en (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (pad_io28_cfg_rx_en_we),
    .wd     (pad_io28_cfg_rx_en_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.pad_io28_cfg.rx_en.q ),

    // to register interface (read)
    .qs     (pad_io28_cfg_rx_en_qs)
  );


  //   F[tx_en]: 3:3
  prim_subreg #(
    .DW      (1),
    .SWACCESS("RW"),
    .RESVAL  (1'h0)
  ) u_pad_io28_cfg_tx_en (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (pad_io28_cfg_tx_en_we),
    .wd     (pad_io28_cfg_tx_en_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.pad_io28_cfg.tx_en.q ),

    // to register interface (read)
    .qs     (pad_io28_cfg_tx_en_qs)
  );


  // R[pad_io28_mux_sel]: V(False)

  prim_subreg #(
    .DW      (6),
    .SWACCESS("RW"),
    .RESVAL  (6'he)
  ) u_pad_io28_mux_sel (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (pad_io28_mux_sel_we),
    .wd     (pad_io28_mux_sel_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.pad_io28_mux_sel.q ),

    // to register interface (read)
    .qs     (pad_io28_mux_sel_qs)
  );


  // R[pad_io29_cfg]: V(False)

  //   F[chip2pad]: 0:0
  prim_subreg #(
    .DW      (1),
    .SWACCESS("RW"),
    .RESVAL  (1'h0)
  ) u_pad_io29_cfg_chip2pad (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (pad_io29_cfg_chip2pad_we),
    .wd     (pad_io29_cfg_chip2pad_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.pad_io29_cfg.chip2pad.q ),

    // to register interface (read)
    .qs     (pad_io29_cfg_chip2pad_qs)
  );


  //   F[pull_en]: 1:1
  prim_subreg #(
    .DW      (1),
    .SWACCESS("RW"),
    .RESVAL  (1'h0)
  ) u_pad_io29_cfg_pull_en (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (pad_io29_cfg_pull_en_we),
    .wd     (pad_io29_cfg_pull_en_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.pad_io29_cfg.pull_en.q ),

    // to register interface (read)
    .qs     (pad_io29_cfg_pull_en_qs)
  );


  //   F[rx_en]: 2:2
  prim_subreg #(
    .DW      (1),
    .SWACCESS("RW"),
    .RESVAL  (1'h1)
  ) u_pad_io29_cfg_rx_en (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (pad_io29_cfg_rx_en_we),
    .wd     (pad_io29_cfg_rx_en_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.pad_io29_cfg.rx_en.q ),

    // to register interface (read)
    .qs     (pad_io29_cfg_rx_en_qs)
  );


  //   F[tx_en]: 3:3
  prim_subreg #(
    .DW      (1),
    .SWACCESS("RW"),
    .RESVAL  (1'h0)
  ) u_pad_io29_cfg_tx_en (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (pad_io29_cfg_tx_en_we),
    .wd     (pad_io29_cfg_tx_en_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.pad_io29_cfg.tx_en.q ),

    // to register interface (read)
    .qs     (pad_io29_cfg_tx_en_qs)
  );


  // R[pad_io29_mux_sel]: V(False)

  prim_subreg #(
    .DW      (6),
    .SWACCESS("RW"),
    .RESVAL  (6'he)
  ) u_pad_io29_mux_sel (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (pad_io29_mux_sel_we),
    .wd     (pad_io29_mux_sel_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.pad_io29_mux_sel.q ),

    // to register interface (read)
    .qs     (pad_io29_mux_sel_qs)
  );


  // R[pad_io30_cfg]: V(False)

  //   F[chip2pad]: 0:0
  prim_subreg #(
    .DW      (1),
    .SWACCESS("RW"),
    .RESVAL  (1'h0)
  ) u_pad_io30_cfg_chip2pad (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (pad_io30_cfg_chip2pad_we),
    .wd     (pad_io30_cfg_chip2pad_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.pad_io30_cfg.chip2pad.q ),

    // to register interface (read)
    .qs     (pad_io30_cfg_chip2pad_qs)
  );


  //   F[pull_en]: 1:1
  prim_subreg #(
    .DW      (1),
    .SWACCESS("RW"),
    .RESVAL  (1'h0)
  ) u_pad_io30_cfg_pull_en (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (pad_io30_cfg_pull_en_we),
    .wd     (pad_io30_cfg_pull_en_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.pad_io30_cfg.pull_en.q ),

    // to register interface (read)
    .qs     (pad_io30_cfg_pull_en_qs)
  );


  //   F[rx_en]: 2:2
  prim_subreg #(
    .DW      (1),
    .SWACCESS("RW"),
    .RESVAL  (1'h1)
  ) u_pad_io30_cfg_rx_en (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (pad_io30_cfg_rx_en_we),
    .wd     (pad_io30_cfg_rx_en_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.pad_io30_cfg.rx_en.q ),

    // to register interface (read)
    .qs     (pad_io30_cfg_rx_en_qs)
  );


  //   F[tx_en]: 3:3
  prim_subreg #(
    .DW      (1),
    .SWACCESS("RW"),
    .RESVAL  (1'h0)
  ) u_pad_io30_cfg_tx_en (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (pad_io30_cfg_tx_en_we),
    .wd     (pad_io30_cfg_tx_en_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.pad_io30_cfg.tx_en.q ),

    // to register interface (read)
    .qs     (pad_io30_cfg_tx_en_qs)
  );


  // R[pad_io30_mux_sel]: V(False)

  prim_subreg #(
    .DW      (6),
    .SWACCESS("RW"),
    .RESVAL  (6'he)
  ) u_pad_io30_mux_sel (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (pad_io30_mux_sel_we),
    .wd     (pad_io30_mux_sel_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.pad_io30_mux_sel.q ),

    // to register interface (read)
    .qs     (pad_io30_mux_sel_qs)
  );


  // R[pad_io31_cfg]: V(False)

  //   F[chip2pad]: 0:0
  prim_subreg #(
    .DW      (1),
    .SWACCESS("RW"),
    .RESVAL  (1'h0)
  ) u_pad_io31_cfg_chip2pad (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (pad_io31_cfg_chip2pad_we),
    .wd     (pad_io31_cfg_chip2pad_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.pad_io31_cfg.chip2pad.q ),

    // to register interface (read)
    .qs     (pad_io31_cfg_chip2pad_qs)
  );


  //   F[pull_en]: 1:1
  prim_subreg #(
    .DW      (1),
    .SWACCESS("RW"),
    .RESVAL  (1'h0)
  ) u_pad_io31_cfg_pull_en (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (pad_io31_cfg_pull_en_we),
    .wd     (pad_io31_cfg_pull_en_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.pad_io31_cfg.pull_en.q ),

    // to register interface (read)
    .qs     (pad_io31_cfg_pull_en_qs)
  );


  //   F[rx_en]: 2:2
  prim_subreg #(
    .DW      (1),
    .SWACCESS("RW"),
    .RESVAL  (1'h1)
  ) u_pad_io31_cfg_rx_en (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (pad_io31_cfg_rx_en_we),
    .wd     (pad_io31_cfg_rx_en_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.pad_io31_cfg.rx_en.q ),

    // to register interface (read)
    .qs     (pad_io31_cfg_rx_en_qs)
  );


  //   F[tx_en]: 3:3
  prim_subreg #(
    .DW      (1),
    .SWACCESS("RW"),
    .RESVAL  (1'h0)
  ) u_pad_io31_cfg_tx_en (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (pad_io31_cfg_tx_en_we),
    .wd     (pad_io31_cfg_tx_en_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.pad_io31_cfg.tx_en.q ),

    // to register interface (read)
    .qs     (pad_io31_cfg_tx_en_qs)
  );


  // R[pad_io31_mux_sel]: V(False)

  prim_subreg #(
    .DW      (6),
    .SWACCESS("RW"),
    .RESVAL  (6'he)
  ) u_pad_io31_mux_sel (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

    // from register interface
    .we     (pad_io31_mux_sel_we),
    .wd     (pad_io31_mux_sel_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0  ),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.pad_io31_mux_sel.q ),

    // to register interface (read)
    .qs     (pad_io31_mux_sel_qs)
  );




  logic [64:0] addr_hit;
  always_comb begin
    addr_hit = '0;
    addr_hit[ 0] = (reg_addr == PULPISSIMO_PADFRAME_ALL_PADS_CONFIG_INFO_OFFSET);
    addr_hit[ 1] = (reg_addr == PULPISSIMO_PADFRAME_ALL_PADS_CONFIG_PAD_IO00_CFG_OFFSET);
    addr_hit[ 2] = (reg_addr == PULPISSIMO_PADFRAME_ALL_PADS_CONFIG_PAD_IO00_MUX_SEL_OFFSET);
    addr_hit[ 3] = (reg_addr == PULPISSIMO_PADFRAME_ALL_PADS_CONFIG_PAD_IO01_CFG_OFFSET);
    addr_hit[ 4] = (reg_addr == PULPISSIMO_PADFRAME_ALL_PADS_CONFIG_PAD_IO01_MUX_SEL_OFFSET);
    addr_hit[ 5] = (reg_addr == PULPISSIMO_PADFRAME_ALL_PADS_CONFIG_PAD_IO02_CFG_OFFSET);
    addr_hit[ 6] = (reg_addr == PULPISSIMO_PADFRAME_ALL_PADS_CONFIG_PAD_IO02_MUX_SEL_OFFSET);
    addr_hit[ 7] = (reg_addr == PULPISSIMO_PADFRAME_ALL_PADS_CONFIG_PAD_IO03_CFG_OFFSET);
    addr_hit[ 8] = (reg_addr == PULPISSIMO_PADFRAME_ALL_PADS_CONFIG_PAD_IO03_MUX_SEL_OFFSET);
    addr_hit[ 9] = (reg_addr == PULPISSIMO_PADFRAME_ALL_PADS_CONFIG_PAD_IO04_CFG_OFFSET);
    addr_hit[10] = (reg_addr == PULPISSIMO_PADFRAME_ALL_PADS_CONFIG_PAD_IO04_MUX_SEL_OFFSET);
    addr_hit[11] = (reg_addr == PULPISSIMO_PADFRAME_ALL_PADS_CONFIG_PAD_IO05_CFG_OFFSET);
    addr_hit[12] = (reg_addr == PULPISSIMO_PADFRAME_ALL_PADS_CONFIG_PAD_IO05_MUX_SEL_OFFSET);
    addr_hit[13] = (reg_addr == PULPISSIMO_PADFRAME_ALL_PADS_CONFIG_PAD_IO06_CFG_OFFSET);
    addr_hit[14] = (reg_addr == PULPISSIMO_PADFRAME_ALL_PADS_CONFIG_PAD_IO06_MUX_SEL_OFFSET);
    addr_hit[15] = (reg_addr == PULPISSIMO_PADFRAME_ALL_PADS_CONFIG_PAD_IO07_CFG_OFFSET);
    addr_hit[16] = (reg_addr == PULPISSIMO_PADFRAME_ALL_PADS_CONFIG_PAD_IO07_MUX_SEL_OFFSET);
    addr_hit[17] = (reg_addr == PULPISSIMO_PADFRAME_ALL_PADS_CONFIG_PAD_IO08_CFG_OFFSET);
    addr_hit[18] = (reg_addr == PULPISSIMO_PADFRAME_ALL_PADS_CONFIG_PAD_IO08_MUX_SEL_OFFSET);
    addr_hit[19] = (reg_addr == PULPISSIMO_PADFRAME_ALL_PADS_CONFIG_PAD_IO09_CFG_OFFSET);
    addr_hit[20] = (reg_addr == PULPISSIMO_PADFRAME_ALL_PADS_CONFIG_PAD_IO09_MUX_SEL_OFFSET);
    addr_hit[21] = (reg_addr == PULPISSIMO_PADFRAME_ALL_PADS_CONFIG_PAD_IO10_CFG_OFFSET);
    addr_hit[22] = (reg_addr == PULPISSIMO_PADFRAME_ALL_PADS_CONFIG_PAD_IO10_MUX_SEL_OFFSET);
    addr_hit[23] = (reg_addr == PULPISSIMO_PADFRAME_ALL_PADS_CONFIG_PAD_IO11_CFG_OFFSET);
    addr_hit[24] = (reg_addr == PULPISSIMO_PADFRAME_ALL_PADS_CONFIG_PAD_IO11_MUX_SEL_OFFSET);
    addr_hit[25] = (reg_addr == PULPISSIMO_PADFRAME_ALL_PADS_CONFIG_PAD_IO12_CFG_OFFSET);
    addr_hit[26] = (reg_addr == PULPISSIMO_PADFRAME_ALL_PADS_CONFIG_PAD_IO12_MUX_SEL_OFFSET);
    addr_hit[27] = (reg_addr == PULPISSIMO_PADFRAME_ALL_PADS_CONFIG_PAD_IO13_CFG_OFFSET);
    addr_hit[28] = (reg_addr == PULPISSIMO_PADFRAME_ALL_PADS_CONFIG_PAD_IO13_MUX_SEL_OFFSET);
    addr_hit[29] = (reg_addr == PULPISSIMO_PADFRAME_ALL_PADS_CONFIG_PAD_IO14_CFG_OFFSET);
    addr_hit[30] = (reg_addr == PULPISSIMO_PADFRAME_ALL_PADS_CONFIG_PAD_IO14_MUX_SEL_OFFSET);
    addr_hit[31] = (reg_addr == PULPISSIMO_PADFRAME_ALL_PADS_CONFIG_PAD_IO15_CFG_OFFSET);
    addr_hit[32] = (reg_addr == PULPISSIMO_PADFRAME_ALL_PADS_CONFIG_PAD_IO15_MUX_SEL_OFFSET);
    addr_hit[33] = (reg_addr == PULPISSIMO_PADFRAME_ALL_PADS_CONFIG_PAD_IO16_CFG_OFFSET);
    addr_hit[34] = (reg_addr == PULPISSIMO_PADFRAME_ALL_PADS_CONFIG_PAD_IO16_MUX_SEL_OFFSET);
    addr_hit[35] = (reg_addr == PULPISSIMO_PADFRAME_ALL_PADS_CONFIG_PAD_IO17_CFG_OFFSET);
    addr_hit[36] = (reg_addr == PULPISSIMO_PADFRAME_ALL_PADS_CONFIG_PAD_IO17_MUX_SEL_OFFSET);
    addr_hit[37] = (reg_addr == PULPISSIMO_PADFRAME_ALL_PADS_CONFIG_PAD_IO18_CFG_OFFSET);
    addr_hit[38] = (reg_addr == PULPISSIMO_PADFRAME_ALL_PADS_CONFIG_PAD_IO18_MUX_SEL_OFFSET);
    addr_hit[39] = (reg_addr == PULPISSIMO_PADFRAME_ALL_PADS_CONFIG_PAD_IO19_CFG_OFFSET);
    addr_hit[40] = (reg_addr == PULPISSIMO_PADFRAME_ALL_PADS_CONFIG_PAD_IO19_MUX_SEL_OFFSET);
    addr_hit[41] = (reg_addr == PULPISSIMO_PADFRAME_ALL_PADS_CONFIG_PAD_IO20_CFG_OFFSET);
    addr_hit[42] = (reg_addr == PULPISSIMO_PADFRAME_ALL_PADS_CONFIG_PAD_IO20_MUX_SEL_OFFSET);
    addr_hit[43] = (reg_addr == PULPISSIMO_PADFRAME_ALL_PADS_CONFIG_PAD_IO21_CFG_OFFSET);
    addr_hit[44] = (reg_addr == PULPISSIMO_PADFRAME_ALL_PADS_CONFIG_PAD_IO21_MUX_SEL_OFFSET);
    addr_hit[45] = (reg_addr == PULPISSIMO_PADFRAME_ALL_PADS_CONFIG_PAD_IO22_CFG_OFFSET);
    addr_hit[46] = (reg_addr == PULPISSIMO_PADFRAME_ALL_PADS_CONFIG_PAD_IO22_MUX_SEL_OFFSET);
    addr_hit[47] = (reg_addr == PULPISSIMO_PADFRAME_ALL_PADS_CONFIG_PAD_IO23_CFG_OFFSET);
    addr_hit[48] = (reg_addr == PULPISSIMO_PADFRAME_ALL_PADS_CONFIG_PAD_IO23_MUX_SEL_OFFSET);
    addr_hit[49] = (reg_addr == PULPISSIMO_PADFRAME_ALL_PADS_CONFIG_PAD_IO24_CFG_OFFSET);
    addr_hit[50] = (reg_addr == PULPISSIMO_PADFRAME_ALL_PADS_CONFIG_PAD_IO24_MUX_SEL_OFFSET);
    addr_hit[51] = (reg_addr == PULPISSIMO_PADFRAME_ALL_PADS_CONFIG_PAD_IO25_CFG_OFFSET);
    addr_hit[52] = (reg_addr == PULPISSIMO_PADFRAME_ALL_PADS_CONFIG_PAD_IO25_MUX_SEL_OFFSET);
    addr_hit[53] = (reg_addr == PULPISSIMO_PADFRAME_ALL_PADS_CONFIG_PAD_IO26_CFG_OFFSET);
    addr_hit[54] = (reg_addr == PULPISSIMO_PADFRAME_ALL_PADS_CONFIG_PAD_IO26_MUX_SEL_OFFSET);
    addr_hit[55] = (reg_addr == PULPISSIMO_PADFRAME_ALL_PADS_CONFIG_PAD_IO27_CFG_OFFSET);
    addr_hit[56] = (reg_addr == PULPISSIMO_PADFRAME_ALL_PADS_CONFIG_PAD_IO27_MUX_SEL_OFFSET);
    addr_hit[57] = (reg_addr == PULPISSIMO_PADFRAME_ALL_PADS_CONFIG_PAD_IO28_CFG_OFFSET);
    addr_hit[58] = (reg_addr == PULPISSIMO_PADFRAME_ALL_PADS_CONFIG_PAD_IO28_MUX_SEL_OFFSET);
    addr_hit[59] = (reg_addr == PULPISSIMO_PADFRAME_ALL_PADS_CONFIG_PAD_IO29_CFG_OFFSET);
    addr_hit[60] = (reg_addr == PULPISSIMO_PADFRAME_ALL_PADS_CONFIG_PAD_IO29_MUX_SEL_OFFSET);
    addr_hit[61] = (reg_addr == PULPISSIMO_PADFRAME_ALL_PADS_CONFIG_PAD_IO30_CFG_OFFSET);
    addr_hit[62] = (reg_addr == PULPISSIMO_PADFRAME_ALL_PADS_CONFIG_PAD_IO30_MUX_SEL_OFFSET);
    addr_hit[63] = (reg_addr == PULPISSIMO_PADFRAME_ALL_PADS_CONFIG_PAD_IO31_CFG_OFFSET);
    addr_hit[64] = (reg_addr == PULPISSIMO_PADFRAME_ALL_PADS_CONFIG_PAD_IO31_MUX_SEL_OFFSET);
  end

  assign addrmiss = (reg_re || reg_we) ? ~|addr_hit : 1'b0 ;

  // Check sub-word write is permitted
  always_comb begin
    wr_err = (reg_we &
              ((addr_hit[ 0] & (|(PULPISSIMO_PADFRAME_ALL_PADS_CONFIG_PERMIT[ 0] & ~reg_be))) |
               (addr_hit[ 1] & (|(PULPISSIMO_PADFRAME_ALL_PADS_CONFIG_PERMIT[ 1] & ~reg_be))) |
               (addr_hit[ 2] & (|(PULPISSIMO_PADFRAME_ALL_PADS_CONFIG_PERMIT[ 2] & ~reg_be))) |
               (addr_hit[ 3] & (|(PULPISSIMO_PADFRAME_ALL_PADS_CONFIG_PERMIT[ 3] & ~reg_be))) |
               (addr_hit[ 4] & (|(PULPISSIMO_PADFRAME_ALL_PADS_CONFIG_PERMIT[ 4] & ~reg_be))) |
               (addr_hit[ 5] & (|(PULPISSIMO_PADFRAME_ALL_PADS_CONFIG_PERMIT[ 5] & ~reg_be))) |
               (addr_hit[ 6] & (|(PULPISSIMO_PADFRAME_ALL_PADS_CONFIG_PERMIT[ 6] & ~reg_be))) |
               (addr_hit[ 7] & (|(PULPISSIMO_PADFRAME_ALL_PADS_CONFIG_PERMIT[ 7] & ~reg_be))) |
               (addr_hit[ 8] & (|(PULPISSIMO_PADFRAME_ALL_PADS_CONFIG_PERMIT[ 8] & ~reg_be))) |
               (addr_hit[ 9] & (|(PULPISSIMO_PADFRAME_ALL_PADS_CONFIG_PERMIT[ 9] & ~reg_be))) |
               (addr_hit[10] & (|(PULPISSIMO_PADFRAME_ALL_PADS_CONFIG_PERMIT[10] & ~reg_be))) |
               (addr_hit[11] & (|(PULPISSIMO_PADFRAME_ALL_PADS_CONFIG_PERMIT[11] & ~reg_be))) |
               (addr_hit[12] & (|(PULPISSIMO_PADFRAME_ALL_PADS_CONFIG_PERMIT[12] & ~reg_be))) |
               (addr_hit[13] & (|(PULPISSIMO_PADFRAME_ALL_PADS_CONFIG_PERMIT[13] & ~reg_be))) |
               (addr_hit[14] & (|(PULPISSIMO_PADFRAME_ALL_PADS_CONFIG_PERMIT[14] & ~reg_be))) |
               (addr_hit[15] & (|(PULPISSIMO_PADFRAME_ALL_PADS_CONFIG_PERMIT[15] & ~reg_be))) |
               (addr_hit[16] & (|(PULPISSIMO_PADFRAME_ALL_PADS_CONFIG_PERMIT[16] & ~reg_be))) |
               (addr_hit[17] & (|(PULPISSIMO_PADFRAME_ALL_PADS_CONFIG_PERMIT[17] & ~reg_be))) |
               (addr_hit[18] & (|(PULPISSIMO_PADFRAME_ALL_PADS_CONFIG_PERMIT[18] & ~reg_be))) |
               (addr_hit[19] & (|(PULPISSIMO_PADFRAME_ALL_PADS_CONFIG_PERMIT[19] & ~reg_be))) |
               (addr_hit[20] & (|(PULPISSIMO_PADFRAME_ALL_PADS_CONFIG_PERMIT[20] & ~reg_be))) |
               (addr_hit[21] & (|(PULPISSIMO_PADFRAME_ALL_PADS_CONFIG_PERMIT[21] & ~reg_be))) |
               (addr_hit[22] & (|(PULPISSIMO_PADFRAME_ALL_PADS_CONFIG_PERMIT[22] & ~reg_be))) |
               (addr_hit[23] & (|(PULPISSIMO_PADFRAME_ALL_PADS_CONFIG_PERMIT[23] & ~reg_be))) |
               (addr_hit[24] & (|(PULPISSIMO_PADFRAME_ALL_PADS_CONFIG_PERMIT[24] & ~reg_be))) |
               (addr_hit[25] & (|(PULPISSIMO_PADFRAME_ALL_PADS_CONFIG_PERMIT[25] & ~reg_be))) |
               (addr_hit[26] & (|(PULPISSIMO_PADFRAME_ALL_PADS_CONFIG_PERMIT[26] & ~reg_be))) |
               (addr_hit[27] & (|(PULPISSIMO_PADFRAME_ALL_PADS_CONFIG_PERMIT[27] & ~reg_be))) |
               (addr_hit[28] & (|(PULPISSIMO_PADFRAME_ALL_PADS_CONFIG_PERMIT[28] & ~reg_be))) |
               (addr_hit[29] & (|(PULPISSIMO_PADFRAME_ALL_PADS_CONFIG_PERMIT[29] & ~reg_be))) |
               (addr_hit[30] & (|(PULPISSIMO_PADFRAME_ALL_PADS_CONFIG_PERMIT[30] & ~reg_be))) |
               (addr_hit[31] & (|(PULPISSIMO_PADFRAME_ALL_PADS_CONFIG_PERMIT[31] & ~reg_be))) |
               (addr_hit[32] & (|(PULPISSIMO_PADFRAME_ALL_PADS_CONFIG_PERMIT[32] & ~reg_be))) |
               (addr_hit[33] & (|(PULPISSIMO_PADFRAME_ALL_PADS_CONFIG_PERMIT[33] & ~reg_be))) |
               (addr_hit[34] & (|(PULPISSIMO_PADFRAME_ALL_PADS_CONFIG_PERMIT[34] & ~reg_be))) |
               (addr_hit[35] & (|(PULPISSIMO_PADFRAME_ALL_PADS_CONFIG_PERMIT[35] & ~reg_be))) |
               (addr_hit[36] & (|(PULPISSIMO_PADFRAME_ALL_PADS_CONFIG_PERMIT[36] & ~reg_be))) |
               (addr_hit[37] & (|(PULPISSIMO_PADFRAME_ALL_PADS_CONFIG_PERMIT[37] & ~reg_be))) |
               (addr_hit[38] & (|(PULPISSIMO_PADFRAME_ALL_PADS_CONFIG_PERMIT[38] & ~reg_be))) |
               (addr_hit[39] & (|(PULPISSIMO_PADFRAME_ALL_PADS_CONFIG_PERMIT[39] & ~reg_be))) |
               (addr_hit[40] & (|(PULPISSIMO_PADFRAME_ALL_PADS_CONFIG_PERMIT[40] & ~reg_be))) |
               (addr_hit[41] & (|(PULPISSIMO_PADFRAME_ALL_PADS_CONFIG_PERMIT[41] & ~reg_be))) |
               (addr_hit[42] & (|(PULPISSIMO_PADFRAME_ALL_PADS_CONFIG_PERMIT[42] & ~reg_be))) |
               (addr_hit[43] & (|(PULPISSIMO_PADFRAME_ALL_PADS_CONFIG_PERMIT[43] & ~reg_be))) |
               (addr_hit[44] & (|(PULPISSIMO_PADFRAME_ALL_PADS_CONFIG_PERMIT[44] & ~reg_be))) |
               (addr_hit[45] & (|(PULPISSIMO_PADFRAME_ALL_PADS_CONFIG_PERMIT[45] & ~reg_be))) |
               (addr_hit[46] & (|(PULPISSIMO_PADFRAME_ALL_PADS_CONFIG_PERMIT[46] & ~reg_be))) |
               (addr_hit[47] & (|(PULPISSIMO_PADFRAME_ALL_PADS_CONFIG_PERMIT[47] & ~reg_be))) |
               (addr_hit[48] & (|(PULPISSIMO_PADFRAME_ALL_PADS_CONFIG_PERMIT[48] & ~reg_be))) |
               (addr_hit[49] & (|(PULPISSIMO_PADFRAME_ALL_PADS_CONFIG_PERMIT[49] & ~reg_be))) |
               (addr_hit[50] & (|(PULPISSIMO_PADFRAME_ALL_PADS_CONFIG_PERMIT[50] & ~reg_be))) |
               (addr_hit[51] & (|(PULPISSIMO_PADFRAME_ALL_PADS_CONFIG_PERMIT[51] & ~reg_be))) |
               (addr_hit[52] & (|(PULPISSIMO_PADFRAME_ALL_PADS_CONFIG_PERMIT[52] & ~reg_be))) |
               (addr_hit[53] & (|(PULPISSIMO_PADFRAME_ALL_PADS_CONFIG_PERMIT[53] & ~reg_be))) |
               (addr_hit[54] & (|(PULPISSIMO_PADFRAME_ALL_PADS_CONFIG_PERMIT[54] & ~reg_be))) |
               (addr_hit[55] & (|(PULPISSIMO_PADFRAME_ALL_PADS_CONFIG_PERMIT[55] & ~reg_be))) |
               (addr_hit[56] & (|(PULPISSIMO_PADFRAME_ALL_PADS_CONFIG_PERMIT[56] & ~reg_be))) |
               (addr_hit[57] & (|(PULPISSIMO_PADFRAME_ALL_PADS_CONFIG_PERMIT[57] & ~reg_be))) |
               (addr_hit[58] & (|(PULPISSIMO_PADFRAME_ALL_PADS_CONFIG_PERMIT[58] & ~reg_be))) |
               (addr_hit[59] & (|(PULPISSIMO_PADFRAME_ALL_PADS_CONFIG_PERMIT[59] & ~reg_be))) |
               (addr_hit[60] & (|(PULPISSIMO_PADFRAME_ALL_PADS_CONFIG_PERMIT[60] & ~reg_be))) |
               (addr_hit[61] & (|(PULPISSIMO_PADFRAME_ALL_PADS_CONFIG_PERMIT[61] & ~reg_be))) |
               (addr_hit[62] & (|(PULPISSIMO_PADFRAME_ALL_PADS_CONFIG_PERMIT[62] & ~reg_be))) |
               (addr_hit[63] & (|(PULPISSIMO_PADFRAME_ALL_PADS_CONFIG_PERMIT[63] & ~reg_be))) |
               (addr_hit[64] & (|(PULPISSIMO_PADFRAME_ALL_PADS_CONFIG_PERMIT[64] & ~reg_be)))));
  end

  assign pad_io00_cfg_chip2pad_we = addr_hit[1] & reg_we & !reg_error;
  assign pad_io00_cfg_chip2pad_wd = reg_wdata[0];

  assign pad_io00_cfg_pull_en_we = addr_hit[1] & reg_we & !reg_error;
  assign pad_io00_cfg_pull_en_wd = reg_wdata[1];

  assign pad_io00_cfg_rx_en_we = addr_hit[1] & reg_we & !reg_error;
  assign pad_io00_cfg_rx_en_wd = reg_wdata[2];

  assign pad_io00_cfg_tx_en_we = addr_hit[1] & reg_we & !reg_error;
  assign pad_io00_cfg_tx_en_wd = reg_wdata[3];

  assign pad_io00_mux_sel_we = addr_hit[2] & reg_we & !reg_error;
  assign pad_io00_mux_sel_wd = reg_wdata[5:0];

  assign pad_io01_cfg_chip2pad_we = addr_hit[3] & reg_we & !reg_error;
  assign pad_io01_cfg_chip2pad_wd = reg_wdata[0];

  assign pad_io01_cfg_pull_en_we = addr_hit[3] & reg_we & !reg_error;
  assign pad_io01_cfg_pull_en_wd = reg_wdata[1];

  assign pad_io01_cfg_rx_en_we = addr_hit[3] & reg_we & !reg_error;
  assign pad_io01_cfg_rx_en_wd = reg_wdata[2];

  assign pad_io01_cfg_tx_en_we = addr_hit[3] & reg_we & !reg_error;
  assign pad_io01_cfg_tx_en_wd = reg_wdata[3];

  assign pad_io01_mux_sel_we = addr_hit[4] & reg_we & !reg_error;
  assign pad_io01_mux_sel_wd = reg_wdata[5:0];

  assign pad_io02_cfg_chip2pad_we = addr_hit[5] & reg_we & !reg_error;
  assign pad_io02_cfg_chip2pad_wd = reg_wdata[0];

  assign pad_io02_cfg_pull_en_we = addr_hit[5] & reg_we & !reg_error;
  assign pad_io02_cfg_pull_en_wd = reg_wdata[1];

  assign pad_io02_cfg_rx_en_we = addr_hit[5] & reg_we & !reg_error;
  assign pad_io02_cfg_rx_en_wd = reg_wdata[2];

  assign pad_io02_cfg_tx_en_we = addr_hit[5] & reg_we & !reg_error;
  assign pad_io02_cfg_tx_en_wd = reg_wdata[3];

  assign pad_io02_mux_sel_we = addr_hit[6] & reg_we & !reg_error;
  assign pad_io02_mux_sel_wd = reg_wdata[5:0];

  assign pad_io03_cfg_chip2pad_we = addr_hit[7] & reg_we & !reg_error;
  assign pad_io03_cfg_chip2pad_wd = reg_wdata[0];

  assign pad_io03_cfg_pull_en_we = addr_hit[7] & reg_we & !reg_error;
  assign pad_io03_cfg_pull_en_wd = reg_wdata[1];

  assign pad_io03_cfg_rx_en_we = addr_hit[7] & reg_we & !reg_error;
  assign pad_io03_cfg_rx_en_wd = reg_wdata[2];

  assign pad_io03_cfg_tx_en_we = addr_hit[7] & reg_we & !reg_error;
  assign pad_io03_cfg_tx_en_wd = reg_wdata[3];

  assign pad_io03_mux_sel_we = addr_hit[8] & reg_we & !reg_error;
  assign pad_io03_mux_sel_wd = reg_wdata[5:0];

  assign pad_io04_cfg_chip2pad_we = addr_hit[9] & reg_we & !reg_error;
  assign pad_io04_cfg_chip2pad_wd = reg_wdata[0];

  assign pad_io04_cfg_pull_en_we = addr_hit[9] & reg_we & !reg_error;
  assign pad_io04_cfg_pull_en_wd = reg_wdata[1];

  assign pad_io04_cfg_rx_en_we = addr_hit[9] & reg_we & !reg_error;
  assign pad_io04_cfg_rx_en_wd = reg_wdata[2];

  assign pad_io04_cfg_tx_en_we = addr_hit[9] & reg_we & !reg_error;
  assign pad_io04_cfg_tx_en_wd = reg_wdata[3];

  assign pad_io04_mux_sel_we = addr_hit[10] & reg_we & !reg_error;
  assign pad_io04_mux_sel_wd = reg_wdata[5:0];

  assign pad_io05_cfg_chip2pad_we = addr_hit[11] & reg_we & !reg_error;
  assign pad_io05_cfg_chip2pad_wd = reg_wdata[0];

  assign pad_io05_cfg_pull_en_we = addr_hit[11] & reg_we & !reg_error;
  assign pad_io05_cfg_pull_en_wd = reg_wdata[1];

  assign pad_io05_cfg_rx_en_we = addr_hit[11] & reg_we & !reg_error;
  assign pad_io05_cfg_rx_en_wd = reg_wdata[2];

  assign pad_io05_cfg_tx_en_we = addr_hit[11] & reg_we & !reg_error;
  assign pad_io05_cfg_tx_en_wd = reg_wdata[3];

  assign pad_io05_mux_sel_we = addr_hit[12] & reg_we & !reg_error;
  assign pad_io05_mux_sel_wd = reg_wdata[5:0];

  assign pad_io06_cfg_chip2pad_we = addr_hit[13] & reg_we & !reg_error;
  assign pad_io06_cfg_chip2pad_wd = reg_wdata[0];

  assign pad_io06_cfg_pull_en_we = addr_hit[13] & reg_we & !reg_error;
  assign pad_io06_cfg_pull_en_wd = reg_wdata[1];

  assign pad_io06_cfg_rx_en_we = addr_hit[13] & reg_we & !reg_error;
  assign pad_io06_cfg_rx_en_wd = reg_wdata[2];

  assign pad_io06_cfg_tx_en_we = addr_hit[13] & reg_we & !reg_error;
  assign pad_io06_cfg_tx_en_wd = reg_wdata[3];

  assign pad_io06_mux_sel_we = addr_hit[14] & reg_we & !reg_error;
  assign pad_io06_mux_sel_wd = reg_wdata[5:0];

  assign pad_io07_cfg_chip2pad_we = addr_hit[15] & reg_we & !reg_error;
  assign pad_io07_cfg_chip2pad_wd = reg_wdata[0];

  assign pad_io07_cfg_pull_en_we = addr_hit[15] & reg_we & !reg_error;
  assign pad_io07_cfg_pull_en_wd = reg_wdata[1];

  assign pad_io07_cfg_rx_en_we = addr_hit[15] & reg_we & !reg_error;
  assign pad_io07_cfg_rx_en_wd = reg_wdata[2];

  assign pad_io07_cfg_tx_en_we = addr_hit[15] & reg_we & !reg_error;
  assign pad_io07_cfg_tx_en_wd = reg_wdata[3];

  assign pad_io07_mux_sel_we = addr_hit[16] & reg_we & !reg_error;
  assign pad_io07_mux_sel_wd = reg_wdata[5:0];

  assign pad_io08_cfg_chip2pad_we = addr_hit[17] & reg_we & !reg_error;
  assign pad_io08_cfg_chip2pad_wd = reg_wdata[0];

  assign pad_io08_cfg_pull_en_we = addr_hit[17] & reg_we & !reg_error;
  assign pad_io08_cfg_pull_en_wd = reg_wdata[1];

  assign pad_io08_cfg_rx_en_we = addr_hit[17] & reg_we & !reg_error;
  assign pad_io08_cfg_rx_en_wd = reg_wdata[2];

  assign pad_io08_cfg_tx_en_we = addr_hit[17] & reg_we & !reg_error;
  assign pad_io08_cfg_tx_en_wd = reg_wdata[3];

  assign pad_io08_mux_sel_we = addr_hit[18] & reg_we & !reg_error;
  assign pad_io08_mux_sel_wd = reg_wdata[5:0];

  assign pad_io09_cfg_chip2pad_we = addr_hit[19] & reg_we & !reg_error;
  assign pad_io09_cfg_chip2pad_wd = reg_wdata[0];

  assign pad_io09_cfg_pull_en_we = addr_hit[19] & reg_we & !reg_error;
  assign pad_io09_cfg_pull_en_wd = reg_wdata[1];

  assign pad_io09_cfg_rx_en_we = addr_hit[19] & reg_we & !reg_error;
  assign pad_io09_cfg_rx_en_wd = reg_wdata[2];

  assign pad_io09_cfg_tx_en_we = addr_hit[19] & reg_we & !reg_error;
  assign pad_io09_cfg_tx_en_wd = reg_wdata[3];

  assign pad_io09_mux_sel_we = addr_hit[20] & reg_we & !reg_error;
  assign pad_io09_mux_sel_wd = reg_wdata[5:0];

  assign pad_io10_cfg_chip2pad_we = addr_hit[21] & reg_we & !reg_error;
  assign pad_io10_cfg_chip2pad_wd = reg_wdata[0];

  assign pad_io10_cfg_pull_en_we = addr_hit[21] & reg_we & !reg_error;
  assign pad_io10_cfg_pull_en_wd = reg_wdata[1];

  assign pad_io10_cfg_rx_en_we = addr_hit[21] & reg_we & !reg_error;
  assign pad_io10_cfg_rx_en_wd = reg_wdata[2];

  assign pad_io10_cfg_tx_en_we = addr_hit[21] & reg_we & !reg_error;
  assign pad_io10_cfg_tx_en_wd = reg_wdata[3];

  assign pad_io10_mux_sel_we = addr_hit[22] & reg_we & !reg_error;
  assign pad_io10_mux_sel_wd = reg_wdata[5:0];

  assign pad_io11_cfg_chip2pad_we = addr_hit[23] & reg_we & !reg_error;
  assign pad_io11_cfg_chip2pad_wd = reg_wdata[0];

  assign pad_io11_cfg_pull_en_we = addr_hit[23] & reg_we & !reg_error;
  assign pad_io11_cfg_pull_en_wd = reg_wdata[1];

  assign pad_io11_cfg_rx_en_we = addr_hit[23] & reg_we & !reg_error;
  assign pad_io11_cfg_rx_en_wd = reg_wdata[2];

  assign pad_io11_cfg_tx_en_we = addr_hit[23] & reg_we & !reg_error;
  assign pad_io11_cfg_tx_en_wd = reg_wdata[3];

  assign pad_io11_mux_sel_we = addr_hit[24] & reg_we & !reg_error;
  assign pad_io11_mux_sel_wd = reg_wdata[5:0];

  assign pad_io12_cfg_chip2pad_we = addr_hit[25] & reg_we & !reg_error;
  assign pad_io12_cfg_chip2pad_wd = reg_wdata[0];

  assign pad_io12_cfg_pull_en_we = addr_hit[25] & reg_we & !reg_error;
  assign pad_io12_cfg_pull_en_wd = reg_wdata[1];

  assign pad_io12_cfg_rx_en_we = addr_hit[25] & reg_we & !reg_error;
  assign pad_io12_cfg_rx_en_wd = reg_wdata[2];

  assign pad_io12_cfg_tx_en_we = addr_hit[25] & reg_we & !reg_error;
  assign pad_io12_cfg_tx_en_wd = reg_wdata[3];

  assign pad_io12_mux_sel_we = addr_hit[26] & reg_we & !reg_error;
  assign pad_io12_mux_sel_wd = reg_wdata[5:0];

  assign pad_io13_cfg_chip2pad_we = addr_hit[27] & reg_we & !reg_error;
  assign pad_io13_cfg_chip2pad_wd = reg_wdata[0];

  assign pad_io13_cfg_pull_en_we = addr_hit[27] & reg_we & !reg_error;
  assign pad_io13_cfg_pull_en_wd = reg_wdata[1];

  assign pad_io13_cfg_rx_en_we = addr_hit[27] & reg_we & !reg_error;
  assign pad_io13_cfg_rx_en_wd = reg_wdata[2];

  assign pad_io13_cfg_tx_en_we = addr_hit[27] & reg_we & !reg_error;
  assign pad_io13_cfg_tx_en_wd = reg_wdata[3];

  assign pad_io13_mux_sel_we = addr_hit[28] & reg_we & !reg_error;
  assign pad_io13_mux_sel_wd = reg_wdata[5:0];

  assign pad_io14_cfg_chip2pad_we = addr_hit[29] & reg_we & !reg_error;
  assign pad_io14_cfg_chip2pad_wd = reg_wdata[0];

  assign pad_io14_cfg_pull_en_we = addr_hit[29] & reg_we & !reg_error;
  assign pad_io14_cfg_pull_en_wd = reg_wdata[1];

  assign pad_io14_cfg_rx_en_we = addr_hit[29] & reg_we & !reg_error;
  assign pad_io14_cfg_rx_en_wd = reg_wdata[2];

  assign pad_io14_cfg_tx_en_we = addr_hit[29] & reg_we & !reg_error;
  assign pad_io14_cfg_tx_en_wd = reg_wdata[3];

  assign pad_io14_mux_sel_we = addr_hit[30] & reg_we & !reg_error;
  assign pad_io14_mux_sel_wd = reg_wdata[5:0];

  assign pad_io15_cfg_chip2pad_we = addr_hit[31] & reg_we & !reg_error;
  assign pad_io15_cfg_chip2pad_wd = reg_wdata[0];

  assign pad_io15_cfg_pull_en_we = addr_hit[31] & reg_we & !reg_error;
  assign pad_io15_cfg_pull_en_wd = reg_wdata[1];

  assign pad_io15_cfg_rx_en_we = addr_hit[31] & reg_we & !reg_error;
  assign pad_io15_cfg_rx_en_wd = reg_wdata[2];

  assign pad_io15_cfg_tx_en_we = addr_hit[31] & reg_we & !reg_error;
  assign pad_io15_cfg_tx_en_wd = reg_wdata[3];

  assign pad_io15_mux_sel_we = addr_hit[32] & reg_we & !reg_error;
  assign pad_io15_mux_sel_wd = reg_wdata[5:0];

  assign pad_io16_cfg_chip2pad_we = addr_hit[33] & reg_we & !reg_error;
  assign pad_io16_cfg_chip2pad_wd = reg_wdata[0];

  assign pad_io16_cfg_pull_en_we = addr_hit[33] & reg_we & !reg_error;
  assign pad_io16_cfg_pull_en_wd = reg_wdata[1];

  assign pad_io16_cfg_rx_en_we = addr_hit[33] & reg_we & !reg_error;
  assign pad_io16_cfg_rx_en_wd = reg_wdata[2];

  assign pad_io16_cfg_tx_en_we = addr_hit[33] & reg_we & !reg_error;
  assign pad_io16_cfg_tx_en_wd = reg_wdata[3];

  assign pad_io16_mux_sel_we = addr_hit[34] & reg_we & !reg_error;
  assign pad_io16_mux_sel_wd = reg_wdata[5:0];

  assign pad_io17_cfg_chip2pad_we = addr_hit[35] & reg_we & !reg_error;
  assign pad_io17_cfg_chip2pad_wd = reg_wdata[0];

  assign pad_io17_cfg_pull_en_we = addr_hit[35] & reg_we & !reg_error;
  assign pad_io17_cfg_pull_en_wd = reg_wdata[1];

  assign pad_io17_cfg_rx_en_we = addr_hit[35] & reg_we & !reg_error;
  assign pad_io17_cfg_rx_en_wd = reg_wdata[2];

  assign pad_io17_cfg_tx_en_we = addr_hit[35] & reg_we & !reg_error;
  assign pad_io17_cfg_tx_en_wd = reg_wdata[3];

  assign pad_io17_mux_sel_we = addr_hit[36] & reg_we & !reg_error;
  assign pad_io17_mux_sel_wd = reg_wdata[5:0];

  assign pad_io18_cfg_chip2pad_we = addr_hit[37] & reg_we & !reg_error;
  assign pad_io18_cfg_chip2pad_wd = reg_wdata[0];

  assign pad_io18_cfg_pull_en_we = addr_hit[37] & reg_we & !reg_error;
  assign pad_io18_cfg_pull_en_wd = reg_wdata[1];

  assign pad_io18_cfg_rx_en_we = addr_hit[37] & reg_we & !reg_error;
  assign pad_io18_cfg_rx_en_wd = reg_wdata[2];

  assign pad_io18_cfg_tx_en_we = addr_hit[37] & reg_we & !reg_error;
  assign pad_io18_cfg_tx_en_wd = reg_wdata[3];

  assign pad_io18_mux_sel_we = addr_hit[38] & reg_we & !reg_error;
  assign pad_io18_mux_sel_wd = reg_wdata[5:0];

  assign pad_io19_cfg_chip2pad_we = addr_hit[39] & reg_we & !reg_error;
  assign pad_io19_cfg_chip2pad_wd = reg_wdata[0];

  assign pad_io19_cfg_pull_en_we = addr_hit[39] & reg_we & !reg_error;
  assign pad_io19_cfg_pull_en_wd = reg_wdata[1];

  assign pad_io19_cfg_rx_en_we = addr_hit[39] & reg_we & !reg_error;
  assign pad_io19_cfg_rx_en_wd = reg_wdata[2];

  assign pad_io19_cfg_tx_en_we = addr_hit[39] & reg_we & !reg_error;
  assign pad_io19_cfg_tx_en_wd = reg_wdata[3];

  assign pad_io19_mux_sel_we = addr_hit[40] & reg_we & !reg_error;
  assign pad_io19_mux_sel_wd = reg_wdata[5:0];

  assign pad_io20_cfg_chip2pad_we = addr_hit[41] & reg_we & !reg_error;
  assign pad_io20_cfg_chip2pad_wd = reg_wdata[0];

  assign pad_io20_cfg_pull_en_we = addr_hit[41] & reg_we & !reg_error;
  assign pad_io20_cfg_pull_en_wd = reg_wdata[1];

  assign pad_io20_cfg_rx_en_we = addr_hit[41] & reg_we & !reg_error;
  assign pad_io20_cfg_rx_en_wd = reg_wdata[2];

  assign pad_io20_cfg_tx_en_we = addr_hit[41] & reg_we & !reg_error;
  assign pad_io20_cfg_tx_en_wd = reg_wdata[3];

  assign pad_io20_mux_sel_we = addr_hit[42] & reg_we & !reg_error;
  assign pad_io20_mux_sel_wd = reg_wdata[5:0];

  assign pad_io21_cfg_chip2pad_we = addr_hit[43] & reg_we & !reg_error;
  assign pad_io21_cfg_chip2pad_wd = reg_wdata[0];

  assign pad_io21_cfg_pull_en_we = addr_hit[43] & reg_we & !reg_error;
  assign pad_io21_cfg_pull_en_wd = reg_wdata[1];

  assign pad_io21_cfg_rx_en_we = addr_hit[43] & reg_we & !reg_error;
  assign pad_io21_cfg_rx_en_wd = reg_wdata[2];

  assign pad_io21_cfg_tx_en_we = addr_hit[43] & reg_we & !reg_error;
  assign pad_io21_cfg_tx_en_wd = reg_wdata[3];

  assign pad_io21_mux_sel_we = addr_hit[44] & reg_we & !reg_error;
  assign pad_io21_mux_sel_wd = reg_wdata[5:0];

  assign pad_io22_cfg_chip2pad_we = addr_hit[45] & reg_we & !reg_error;
  assign pad_io22_cfg_chip2pad_wd = reg_wdata[0];

  assign pad_io22_cfg_pull_en_we = addr_hit[45] & reg_we & !reg_error;
  assign pad_io22_cfg_pull_en_wd = reg_wdata[1];

  assign pad_io22_cfg_rx_en_we = addr_hit[45] & reg_we & !reg_error;
  assign pad_io22_cfg_rx_en_wd = reg_wdata[2];

  assign pad_io22_cfg_tx_en_we = addr_hit[45] & reg_we & !reg_error;
  assign pad_io22_cfg_tx_en_wd = reg_wdata[3];

  assign pad_io22_mux_sel_we = addr_hit[46] & reg_we & !reg_error;
  assign pad_io22_mux_sel_wd = reg_wdata[5:0];

  assign pad_io23_cfg_chip2pad_we = addr_hit[47] & reg_we & !reg_error;
  assign pad_io23_cfg_chip2pad_wd = reg_wdata[0];

  assign pad_io23_cfg_pull_en_we = addr_hit[47] & reg_we & !reg_error;
  assign pad_io23_cfg_pull_en_wd = reg_wdata[1];

  assign pad_io23_cfg_rx_en_we = addr_hit[47] & reg_we & !reg_error;
  assign pad_io23_cfg_rx_en_wd = reg_wdata[2];

  assign pad_io23_cfg_tx_en_we = addr_hit[47] & reg_we & !reg_error;
  assign pad_io23_cfg_tx_en_wd = reg_wdata[3];

  assign pad_io23_mux_sel_we = addr_hit[48] & reg_we & !reg_error;
  assign pad_io23_mux_sel_wd = reg_wdata[5:0];

  assign pad_io24_cfg_chip2pad_we = addr_hit[49] & reg_we & !reg_error;
  assign pad_io24_cfg_chip2pad_wd = reg_wdata[0];

  assign pad_io24_cfg_pull_en_we = addr_hit[49] & reg_we & !reg_error;
  assign pad_io24_cfg_pull_en_wd = reg_wdata[1];

  assign pad_io24_cfg_rx_en_we = addr_hit[49] & reg_we & !reg_error;
  assign pad_io24_cfg_rx_en_wd = reg_wdata[2];

  assign pad_io24_cfg_tx_en_we = addr_hit[49] & reg_we & !reg_error;
  assign pad_io24_cfg_tx_en_wd = reg_wdata[3];

  assign pad_io24_mux_sel_we = addr_hit[50] & reg_we & !reg_error;
  assign pad_io24_mux_sel_wd = reg_wdata[5:0];

  assign pad_io25_cfg_chip2pad_we = addr_hit[51] & reg_we & !reg_error;
  assign pad_io25_cfg_chip2pad_wd = reg_wdata[0];

  assign pad_io25_cfg_pull_en_we = addr_hit[51] & reg_we & !reg_error;
  assign pad_io25_cfg_pull_en_wd = reg_wdata[1];

  assign pad_io25_cfg_rx_en_we = addr_hit[51] & reg_we & !reg_error;
  assign pad_io25_cfg_rx_en_wd = reg_wdata[2];

  assign pad_io25_cfg_tx_en_we = addr_hit[51] & reg_we & !reg_error;
  assign pad_io25_cfg_tx_en_wd = reg_wdata[3];

  assign pad_io25_mux_sel_we = addr_hit[52] & reg_we & !reg_error;
  assign pad_io25_mux_sel_wd = reg_wdata[5:0];

  assign pad_io26_cfg_chip2pad_we = addr_hit[53] & reg_we & !reg_error;
  assign pad_io26_cfg_chip2pad_wd = reg_wdata[0];

  assign pad_io26_cfg_pull_en_we = addr_hit[53] & reg_we & !reg_error;
  assign pad_io26_cfg_pull_en_wd = reg_wdata[1];

  assign pad_io26_cfg_rx_en_we = addr_hit[53] & reg_we & !reg_error;
  assign pad_io26_cfg_rx_en_wd = reg_wdata[2];

  assign pad_io26_cfg_tx_en_we = addr_hit[53] & reg_we & !reg_error;
  assign pad_io26_cfg_tx_en_wd = reg_wdata[3];

  assign pad_io26_mux_sel_we = addr_hit[54] & reg_we & !reg_error;
  assign pad_io26_mux_sel_wd = reg_wdata[5:0];

  assign pad_io27_cfg_chip2pad_we = addr_hit[55] & reg_we & !reg_error;
  assign pad_io27_cfg_chip2pad_wd = reg_wdata[0];

  assign pad_io27_cfg_pull_en_we = addr_hit[55] & reg_we & !reg_error;
  assign pad_io27_cfg_pull_en_wd = reg_wdata[1];

  assign pad_io27_cfg_rx_en_we = addr_hit[55] & reg_we & !reg_error;
  assign pad_io27_cfg_rx_en_wd = reg_wdata[2];

  assign pad_io27_cfg_tx_en_we = addr_hit[55] & reg_we & !reg_error;
  assign pad_io27_cfg_tx_en_wd = reg_wdata[3];

  assign pad_io27_mux_sel_we = addr_hit[56] & reg_we & !reg_error;
  assign pad_io27_mux_sel_wd = reg_wdata[5:0];

  assign pad_io28_cfg_chip2pad_we = addr_hit[57] & reg_we & !reg_error;
  assign pad_io28_cfg_chip2pad_wd = reg_wdata[0];

  assign pad_io28_cfg_pull_en_we = addr_hit[57] & reg_we & !reg_error;
  assign pad_io28_cfg_pull_en_wd = reg_wdata[1];

  assign pad_io28_cfg_rx_en_we = addr_hit[57] & reg_we & !reg_error;
  assign pad_io28_cfg_rx_en_wd = reg_wdata[2];

  assign pad_io28_cfg_tx_en_we = addr_hit[57] & reg_we & !reg_error;
  assign pad_io28_cfg_tx_en_wd = reg_wdata[3];

  assign pad_io28_mux_sel_we = addr_hit[58] & reg_we & !reg_error;
  assign pad_io28_mux_sel_wd = reg_wdata[5:0];

  assign pad_io29_cfg_chip2pad_we = addr_hit[59] & reg_we & !reg_error;
  assign pad_io29_cfg_chip2pad_wd = reg_wdata[0];

  assign pad_io29_cfg_pull_en_we = addr_hit[59] & reg_we & !reg_error;
  assign pad_io29_cfg_pull_en_wd = reg_wdata[1];

  assign pad_io29_cfg_rx_en_we = addr_hit[59] & reg_we & !reg_error;
  assign pad_io29_cfg_rx_en_wd = reg_wdata[2];

  assign pad_io29_cfg_tx_en_we = addr_hit[59] & reg_we & !reg_error;
  assign pad_io29_cfg_tx_en_wd = reg_wdata[3];

  assign pad_io29_mux_sel_we = addr_hit[60] & reg_we & !reg_error;
  assign pad_io29_mux_sel_wd = reg_wdata[5:0];

  assign pad_io30_cfg_chip2pad_we = addr_hit[61] & reg_we & !reg_error;
  assign pad_io30_cfg_chip2pad_wd = reg_wdata[0];

  assign pad_io30_cfg_pull_en_we = addr_hit[61] & reg_we & !reg_error;
  assign pad_io30_cfg_pull_en_wd = reg_wdata[1];

  assign pad_io30_cfg_rx_en_we = addr_hit[61] & reg_we & !reg_error;
  assign pad_io30_cfg_rx_en_wd = reg_wdata[2];

  assign pad_io30_cfg_tx_en_we = addr_hit[61] & reg_we & !reg_error;
  assign pad_io30_cfg_tx_en_wd = reg_wdata[3];

  assign pad_io30_mux_sel_we = addr_hit[62] & reg_we & !reg_error;
  assign pad_io30_mux_sel_wd = reg_wdata[5:0];

  assign pad_io31_cfg_chip2pad_we = addr_hit[63] & reg_we & !reg_error;
  assign pad_io31_cfg_chip2pad_wd = reg_wdata[0];

  assign pad_io31_cfg_pull_en_we = addr_hit[63] & reg_we & !reg_error;
  assign pad_io31_cfg_pull_en_wd = reg_wdata[1];

  assign pad_io31_cfg_rx_en_we = addr_hit[63] & reg_we & !reg_error;
  assign pad_io31_cfg_rx_en_wd = reg_wdata[2];

  assign pad_io31_cfg_tx_en_we = addr_hit[63] & reg_we & !reg_error;
  assign pad_io31_cfg_tx_en_wd = reg_wdata[3];

  assign pad_io31_mux_sel_we = addr_hit[64] & reg_we & !reg_error;
  assign pad_io31_mux_sel_wd = reg_wdata[5:0];

  // Read data return
  always_comb begin
    reg_rdata_next = '0;
    unique case (1'b1)
      addr_hit[0]: begin
        reg_rdata_next[15:0] = info_hw_version_qs;
        reg_rdata_next[31:16] = info_padcount_qs;
      end

      addr_hit[1]: begin
        reg_rdata_next[0] = pad_io00_cfg_chip2pad_qs;
        reg_rdata_next[1] = pad_io00_cfg_pull_en_qs;
        reg_rdata_next[2] = pad_io00_cfg_rx_en_qs;
        reg_rdata_next[3] = pad_io00_cfg_tx_en_qs;
      end

      addr_hit[2]: begin
        reg_rdata_next[5:0] = pad_io00_mux_sel_qs;
      end

      addr_hit[3]: begin
        reg_rdata_next[0] = pad_io01_cfg_chip2pad_qs;
        reg_rdata_next[1] = pad_io01_cfg_pull_en_qs;
        reg_rdata_next[2] = pad_io01_cfg_rx_en_qs;
        reg_rdata_next[3] = pad_io01_cfg_tx_en_qs;
      end

      addr_hit[4]: begin
        reg_rdata_next[5:0] = pad_io01_mux_sel_qs;
      end

      addr_hit[5]: begin
        reg_rdata_next[0] = pad_io02_cfg_chip2pad_qs;
        reg_rdata_next[1] = pad_io02_cfg_pull_en_qs;
        reg_rdata_next[2] = pad_io02_cfg_rx_en_qs;
        reg_rdata_next[3] = pad_io02_cfg_tx_en_qs;
      end

      addr_hit[6]: begin
        reg_rdata_next[5:0] = pad_io02_mux_sel_qs;
      end

      addr_hit[7]: begin
        reg_rdata_next[0] = pad_io03_cfg_chip2pad_qs;
        reg_rdata_next[1] = pad_io03_cfg_pull_en_qs;
        reg_rdata_next[2] = pad_io03_cfg_rx_en_qs;
        reg_rdata_next[3] = pad_io03_cfg_tx_en_qs;
      end

      addr_hit[8]: begin
        reg_rdata_next[5:0] = pad_io03_mux_sel_qs;
      end

      addr_hit[9]: begin
        reg_rdata_next[0] = pad_io04_cfg_chip2pad_qs;
        reg_rdata_next[1] = pad_io04_cfg_pull_en_qs;
        reg_rdata_next[2] = pad_io04_cfg_rx_en_qs;
        reg_rdata_next[3] = pad_io04_cfg_tx_en_qs;
      end

      addr_hit[10]: begin
        reg_rdata_next[5:0] = pad_io04_mux_sel_qs;
      end

      addr_hit[11]: begin
        reg_rdata_next[0] = pad_io05_cfg_chip2pad_qs;
        reg_rdata_next[1] = pad_io05_cfg_pull_en_qs;
        reg_rdata_next[2] = pad_io05_cfg_rx_en_qs;
        reg_rdata_next[3] = pad_io05_cfg_tx_en_qs;
      end

      addr_hit[12]: begin
        reg_rdata_next[5:0] = pad_io05_mux_sel_qs;
      end

      addr_hit[13]: begin
        reg_rdata_next[0] = pad_io06_cfg_chip2pad_qs;
        reg_rdata_next[1] = pad_io06_cfg_pull_en_qs;
        reg_rdata_next[2] = pad_io06_cfg_rx_en_qs;
        reg_rdata_next[3] = pad_io06_cfg_tx_en_qs;
      end

      addr_hit[14]: begin
        reg_rdata_next[5:0] = pad_io06_mux_sel_qs;
      end

      addr_hit[15]: begin
        reg_rdata_next[0] = pad_io07_cfg_chip2pad_qs;
        reg_rdata_next[1] = pad_io07_cfg_pull_en_qs;
        reg_rdata_next[2] = pad_io07_cfg_rx_en_qs;
        reg_rdata_next[3] = pad_io07_cfg_tx_en_qs;
      end

      addr_hit[16]: begin
        reg_rdata_next[5:0] = pad_io07_mux_sel_qs;
      end

      addr_hit[17]: begin
        reg_rdata_next[0] = pad_io08_cfg_chip2pad_qs;
        reg_rdata_next[1] = pad_io08_cfg_pull_en_qs;
        reg_rdata_next[2] = pad_io08_cfg_rx_en_qs;
        reg_rdata_next[3] = pad_io08_cfg_tx_en_qs;
      end

      addr_hit[18]: begin
        reg_rdata_next[5:0] = pad_io08_mux_sel_qs;
      end

      addr_hit[19]: begin
        reg_rdata_next[0] = pad_io09_cfg_chip2pad_qs;
        reg_rdata_next[1] = pad_io09_cfg_pull_en_qs;
        reg_rdata_next[2] = pad_io09_cfg_rx_en_qs;
        reg_rdata_next[3] = pad_io09_cfg_tx_en_qs;
      end

      addr_hit[20]: begin
        reg_rdata_next[5:0] = pad_io09_mux_sel_qs;
      end

      addr_hit[21]: begin
        reg_rdata_next[0] = pad_io10_cfg_chip2pad_qs;
        reg_rdata_next[1] = pad_io10_cfg_pull_en_qs;
        reg_rdata_next[2] = pad_io10_cfg_rx_en_qs;
        reg_rdata_next[3] = pad_io10_cfg_tx_en_qs;
      end

      addr_hit[22]: begin
        reg_rdata_next[5:0] = pad_io10_mux_sel_qs;
      end

      addr_hit[23]: begin
        reg_rdata_next[0] = pad_io11_cfg_chip2pad_qs;
        reg_rdata_next[1] = pad_io11_cfg_pull_en_qs;
        reg_rdata_next[2] = pad_io11_cfg_rx_en_qs;
        reg_rdata_next[3] = pad_io11_cfg_tx_en_qs;
      end

      addr_hit[24]: begin
        reg_rdata_next[5:0] = pad_io11_mux_sel_qs;
      end

      addr_hit[25]: begin
        reg_rdata_next[0] = pad_io12_cfg_chip2pad_qs;
        reg_rdata_next[1] = pad_io12_cfg_pull_en_qs;
        reg_rdata_next[2] = pad_io12_cfg_rx_en_qs;
        reg_rdata_next[3] = pad_io12_cfg_tx_en_qs;
      end

      addr_hit[26]: begin
        reg_rdata_next[5:0] = pad_io12_mux_sel_qs;
      end

      addr_hit[27]: begin
        reg_rdata_next[0] = pad_io13_cfg_chip2pad_qs;
        reg_rdata_next[1] = pad_io13_cfg_pull_en_qs;
        reg_rdata_next[2] = pad_io13_cfg_rx_en_qs;
        reg_rdata_next[3] = pad_io13_cfg_tx_en_qs;
      end

      addr_hit[28]: begin
        reg_rdata_next[5:0] = pad_io13_mux_sel_qs;
      end

      addr_hit[29]: begin
        reg_rdata_next[0] = pad_io14_cfg_chip2pad_qs;
        reg_rdata_next[1] = pad_io14_cfg_pull_en_qs;
        reg_rdata_next[2] = pad_io14_cfg_rx_en_qs;
        reg_rdata_next[3] = pad_io14_cfg_tx_en_qs;
      end

      addr_hit[30]: begin
        reg_rdata_next[5:0] = pad_io14_mux_sel_qs;
      end

      addr_hit[31]: begin
        reg_rdata_next[0] = pad_io15_cfg_chip2pad_qs;
        reg_rdata_next[1] = pad_io15_cfg_pull_en_qs;
        reg_rdata_next[2] = pad_io15_cfg_rx_en_qs;
        reg_rdata_next[3] = pad_io15_cfg_tx_en_qs;
      end

      addr_hit[32]: begin
        reg_rdata_next[5:0] = pad_io15_mux_sel_qs;
      end

      addr_hit[33]: begin
        reg_rdata_next[0] = pad_io16_cfg_chip2pad_qs;
        reg_rdata_next[1] = pad_io16_cfg_pull_en_qs;
        reg_rdata_next[2] = pad_io16_cfg_rx_en_qs;
        reg_rdata_next[3] = pad_io16_cfg_tx_en_qs;
      end

      addr_hit[34]: begin
        reg_rdata_next[5:0] = pad_io16_mux_sel_qs;
      end

      addr_hit[35]: begin
        reg_rdata_next[0] = pad_io17_cfg_chip2pad_qs;
        reg_rdata_next[1] = pad_io17_cfg_pull_en_qs;
        reg_rdata_next[2] = pad_io17_cfg_rx_en_qs;
        reg_rdata_next[3] = pad_io17_cfg_tx_en_qs;
      end

      addr_hit[36]: begin
        reg_rdata_next[5:0] = pad_io17_mux_sel_qs;
      end

      addr_hit[37]: begin
        reg_rdata_next[0] = pad_io18_cfg_chip2pad_qs;
        reg_rdata_next[1] = pad_io18_cfg_pull_en_qs;
        reg_rdata_next[2] = pad_io18_cfg_rx_en_qs;
        reg_rdata_next[3] = pad_io18_cfg_tx_en_qs;
      end

      addr_hit[38]: begin
        reg_rdata_next[5:0] = pad_io18_mux_sel_qs;
      end

      addr_hit[39]: begin
        reg_rdata_next[0] = pad_io19_cfg_chip2pad_qs;
        reg_rdata_next[1] = pad_io19_cfg_pull_en_qs;
        reg_rdata_next[2] = pad_io19_cfg_rx_en_qs;
        reg_rdata_next[3] = pad_io19_cfg_tx_en_qs;
      end

      addr_hit[40]: begin
        reg_rdata_next[5:0] = pad_io19_mux_sel_qs;
      end

      addr_hit[41]: begin
        reg_rdata_next[0] = pad_io20_cfg_chip2pad_qs;
        reg_rdata_next[1] = pad_io20_cfg_pull_en_qs;
        reg_rdata_next[2] = pad_io20_cfg_rx_en_qs;
        reg_rdata_next[3] = pad_io20_cfg_tx_en_qs;
      end

      addr_hit[42]: begin
        reg_rdata_next[5:0] = pad_io20_mux_sel_qs;
      end

      addr_hit[43]: begin
        reg_rdata_next[0] = pad_io21_cfg_chip2pad_qs;
        reg_rdata_next[1] = pad_io21_cfg_pull_en_qs;
        reg_rdata_next[2] = pad_io21_cfg_rx_en_qs;
        reg_rdata_next[3] = pad_io21_cfg_tx_en_qs;
      end

      addr_hit[44]: begin
        reg_rdata_next[5:0] = pad_io21_mux_sel_qs;
      end

      addr_hit[45]: begin
        reg_rdata_next[0] = pad_io22_cfg_chip2pad_qs;
        reg_rdata_next[1] = pad_io22_cfg_pull_en_qs;
        reg_rdata_next[2] = pad_io22_cfg_rx_en_qs;
        reg_rdata_next[3] = pad_io22_cfg_tx_en_qs;
      end

      addr_hit[46]: begin
        reg_rdata_next[5:0] = pad_io22_mux_sel_qs;
      end

      addr_hit[47]: begin
        reg_rdata_next[0] = pad_io23_cfg_chip2pad_qs;
        reg_rdata_next[1] = pad_io23_cfg_pull_en_qs;
        reg_rdata_next[2] = pad_io23_cfg_rx_en_qs;
        reg_rdata_next[3] = pad_io23_cfg_tx_en_qs;
      end

      addr_hit[48]: begin
        reg_rdata_next[5:0] = pad_io23_mux_sel_qs;
      end

      addr_hit[49]: begin
        reg_rdata_next[0] = pad_io24_cfg_chip2pad_qs;
        reg_rdata_next[1] = pad_io24_cfg_pull_en_qs;
        reg_rdata_next[2] = pad_io24_cfg_rx_en_qs;
        reg_rdata_next[3] = pad_io24_cfg_tx_en_qs;
      end

      addr_hit[50]: begin
        reg_rdata_next[5:0] = pad_io24_mux_sel_qs;
      end

      addr_hit[51]: begin
        reg_rdata_next[0] = pad_io25_cfg_chip2pad_qs;
        reg_rdata_next[1] = pad_io25_cfg_pull_en_qs;
        reg_rdata_next[2] = pad_io25_cfg_rx_en_qs;
        reg_rdata_next[3] = pad_io25_cfg_tx_en_qs;
      end

      addr_hit[52]: begin
        reg_rdata_next[5:0] = pad_io25_mux_sel_qs;
      end

      addr_hit[53]: begin
        reg_rdata_next[0] = pad_io26_cfg_chip2pad_qs;
        reg_rdata_next[1] = pad_io26_cfg_pull_en_qs;
        reg_rdata_next[2] = pad_io26_cfg_rx_en_qs;
        reg_rdata_next[3] = pad_io26_cfg_tx_en_qs;
      end

      addr_hit[54]: begin
        reg_rdata_next[5:0] = pad_io26_mux_sel_qs;
      end

      addr_hit[55]: begin
        reg_rdata_next[0] = pad_io27_cfg_chip2pad_qs;
        reg_rdata_next[1] = pad_io27_cfg_pull_en_qs;
        reg_rdata_next[2] = pad_io27_cfg_rx_en_qs;
        reg_rdata_next[3] = pad_io27_cfg_tx_en_qs;
      end

      addr_hit[56]: begin
        reg_rdata_next[5:0] = pad_io27_mux_sel_qs;
      end

      addr_hit[57]: begin
        reg_rdata_next[0] = pad_io28_cfg_chip2pad_qs;
        reg_rdata_next[1] = pad_io28_cfg_pull_en_qs;
        reg_rdata_next[2] = pad_io28_cfg_rx_en_qs;
        reg_rdata_next[3] = pad_io28_cfg_tx_en_qs;
      end

      addr_hit[58]: begin
        reg_rdata_next[5:0] = pad_io28_mux_sel_qs;
      end

      addr_hit[59]: begin
        reg_rdata_next[0] = pad_io29_cfg_chip2pad_qs;
        reg_rdata_next[1] = pad_io29_cfg_pull_en_qs;
        reg_rdata_next[2] = pad_io29_cfg_rx_en_qs;
        reg_rdata_next[3] = pad_io29_cfg_tx_en_qs;
      end

      addr_hit[60]: begin
        reg_rdata_next[5:0] = pad_io29_mux_sel_qs;
      end

      addr_hit[61]: begin
        reg_rdata_next[0] = pad_io30_cfg_chip2pad_qs;
        reg_rdata_next[1] = pad_io30_cfg_pull_en_qs;
        reg_rdata_next[2] = pad_io30_cfg_rx_en_qs;
        reg_rdata_next[3] = pad_io30_cfg_tx_en_qs;
      end

      addr_hit[62]: begin
        reg_rdata_next[5:0] = pad_io30_mux_sel_qs;
      end

      addr_hit[63]: begin
        reg_rdata_next[0] = pad_io31_cfg_chip2pad_qs;
        reg_rdata_next[1] = pad_io31_cfg_pull_en_qs;
        reg_rdata_next[2] = pad_io31_cfg_rx_en_qs;
        reg_rdata_next[3] = pad_io31_cfg_tx_en_qs;
      end

      addr_hit[64]: begin
        reg_rdata_next[5:0] = pad_io31_mux_sel_qs;
      end

      default: begin
        reg_rdata_next = '1;
      end
    endcase
  end

  // Unused signal tieoff

  // wdata / byte enable are not always fully used
  // add a blanket unused statement to handle lint waivers
  logic unused_wdata;
  logic unused_be;
  assign unused_wdata = ^reg_wdata;
  assign unused_be = ^reg_be;

  // Assertions for Register Interface
  `ASSERT(en2addrHit, (reg_we || reg_re) |-> $onehot0(addr_hit))

endmodule
