euretil summari three year activ european refer tile experi pier stanislao paolucci iuliana bacivarov gert goossen rainer leuper frédéric rousseau christoph schumach lothar thiel piero vicini project euretil european refer tile architectur experi grant agreement call ict object fet ict concurr tera devic comput acknowledg author summar document work perform euretil team three year project period full team compos istituto nazional fisica nuclear sezion roma infn roberto ammendola andrea biagioni ottorino frezza michela giovagnoli francesca cicero alessandro lonardo pier stanislao paolucci francesco simula david rossetti laura tosoratto piero vicini rwth aachen univers iss sss rwth jovana jovic rainer leuper lui murillo christoph schumach jan henrik weinstock eth zurich swiss feder institut technolog zurich ethz iuliana bacivarov devendra rai lar schor lothar thiel hoeseok yang université joseph fourier grenobl institut technolog tima laboratori ujf inp tima ashraf antabl ikbel belaid clément deschamp nicola fournel mohamad jaber julian michaud etienn ripert frédéric rousseau target compil technolog target gert goossen werner geurt public deriv euretil publish execut summari project deliver document peer review committe expert field euretil project fund european commiss grant agreement call ict object fet ict concurr tera devic comput project euretil european refer tile architectur experi grant agreement call ict object fet ict concurr tera devic comput tabl content abstract particip institut structur document bibliograph note publish summari revis project object expect final softwar tool chain experiment hardwar simul platform embed system hpc definit hierarch brain inspir tile process architectur fault toler scalabl versatil distribut network processor asip design applic benchmark main expect final work packag work perform achiev year architectur design dnp design lqcd psnn asip design system level program framework scalabl simul environ hardwar depend softwar work perform achiev second year definit fault awar architectur challeng applic benchmark innov intellectu properti design tool system level program framework dal scalabl embed comput simul environ vep integr dnp driver softwar hardwar depend softwar hds project euretil european refer tile architectur experi grant agreement call ict object fet ict concurr tera devic comput work perform achiev third year system level program framework dal hardwar depend softwar hds scalabl embed comput simul environ vep support fault awar dnp apenet innov asip support rdma asip design tool improv experiment platform prototyp quong dpsnn stdp distribut polychron plastic spike neural net plan activ shape project background shape project abstract investig tile paradigm experiment real time communic awar system mpsoc shape risc magic vliw dsp dnp tile dissemin paper poster technic press newslett book book chapter present cast cast agenda appendix euretil project glossari refer project euretil european refer tile architectur experi grant agreement call ict object fet ict concurr tera devic comput abstract summari three year activ euretil project euretil investig implement brain inspir fault toler foundat innov system architectur massiv parallel tile comput architectur correspond program paradigm execut target tile platform tile simul set process tile map candid generat holist tool chain combin analyt bio inspir method hardwar depend softwar generat provid servic maximum effici minim overhead tile simul collect profil data close loop tool chain fine grain parallel insid process exploit optim intra tile compil techniqu project focus level elementari tile elementari tile multi processor includ fault toler distribut network processor inter tile communic asip acceler euretil investig implement innov equip elementari tile high bandwidth low latenc brain inter tile communic emul level connect hierarchi neural column cortic area cortex develop dedic cortic simul benchmark dpsnn stdp distribut polychron spike neural net synapt spike time depend plastic euretil leverag multi tile paradigm tool chain develop fet aca shape integr project ape parallel comput lab infn roma charg euretil design quong system apenet board dnp distribut network processor scientif applic benchmark comput engin network laboratori tik eth zurich swiss feder institut technolog design high level explicit parallel program automat map tool dol dal set embed system benchmark softwar system silicon sss iss institut rwth aachen investig parallel simul technolog scalabl simul base profil debug support tima laboratori univers joseph fourier grenobl explor deploy hds hardwar depend softwar includ distribut architectur target compil technolog belgian lead provid retarget softwar tool compil design program verif applic specif processor asip charg design tool custom compon euretil architectur grant agreement call ict object fet ict concurr tera devic comput scientif coordin pier stanislao paolucci istituto nazional fisica nuclear roma itali administr coordin michela giovagnoli istituto nazional fisica nuclear roma itali project euretil european refer tile architectur experi grant agreement call ict object fet ict concurr tera devic comput particip institut infn istituto nazional fisica nuclear sezion roma coordin ape parallel comput lab comput engin network laboratori tik eth zurich swiss feder institut technolog softwar system silicon sss iss institut rwth aachen ujf tima tima laboratori univers joseph fourier grenobl target compil technolog structur document document summar activ european refer tile experi euretil fet futur emerg technolog project three year activ document provid global view project framework simplifi read individu public produc project time frame purpos creat histor record project develop flow individu section dedic year activ describ project status report euretil project evolut shape project insert short summari shape relev euretil project bibliograph note refer document compos group citat group restrict set prior art public produc group start euretil project claim complet list public sure contribut defin start point project second group select public produc member team start project time frame shape project third group select public produc group period topic investig euretil project set select public produc member euretil team result project activ complet list present public produc project includ dissemin project euretil european refer tile architectur experi grant agreement call ict object fet ict concurr tera devic comput softwar design specif platform methodolog describ refer paper sangiovanni vincentelli martin softwar generat flow respect chart approach propos kienhui account architectur specif includ layer lowest layer call hardwar depend softwar hds hardwar access softwar hds develop process describ schirner domer gerstlauer kahn process network model comput khan express comput kernel constitut lower level hierarchi euretil applic leverag distribut oper layer dol thiel bacivarov haid huang develop framework shape project paolucci jerraya leuper thiel vicini kpn model explicit separ comput communic parallel applic specif applic kernel express set concurr execut process communic point point fifo channel euretil individu kpn process topolog kpn describ xml base format haid instanti process connect fifo channel map target platform process compos kpn compil processor compil specif map xml file sourc code process descript applic kernel platform independ express dynam applic scenario specif upper level applic hierarchi target address develop euretil distribut applic layer dal multi tile context challeng manag effici communic tile focus work euretil softwar driver develop hds generat work focus map qualiti lin gerstlauer evan order reduc impact perform softwar driver generat depend high hardwar architectur cost approach deal tile system kind tile facilit exist driver virtual environ heiser virtual environ help well multi applic support simul euretil tile system key aspect project work exploit parallel structur acceler simul chip multi processor experi custom parallel simul framework penri discuss impact vari system size accompani cach effect simul host machin suggest cach effect account schedul logic process simul host core ezudheen parallel systemc kernel fast hardwar simul smp machin earli work describ parallel systemc simul reli parallel execut process execut delta cycl method schedul systemc logic process physic simul host thread discuss learn mistak comprehens studi real concurr bug characterist present exhaust analysi classif concurr bug atom violat order violat observ matur real parallel applic well set conclus fact set preced guid modern debug methodolog tool parallel system project euretil european refer tile architectur experi grant agreement call ict object fet ict concurr tera devic comput goal euretil develop dpsnn stdp benchmark distribut polychron spike neural net synapt spike time depend plastic paper cognit comput modha optim describ boundari arena intend play resum key refer contribut defin start point work song competit hebbian learn spike time depend synapt plastic describ precis time order pre post synapt spike captur causal anti causal relat pair neuron decid potenti depress individu synaps opinion key featur captur brain inspir model comput appli real problem polychron relev individu axon delay comput describ izhikevich featur deem essenti cortic simul benchmark creat interconnect topolog inspir advanc model hardwar interconnect brain inspir comput model izhikevich concern model spike neuron sure acknowledg spinnak massiv parallel neural net simul steve furber sourc thought characterist brain inspir hardwar interconnect system euretil project continu shape project list key refer shape hardwar softwar tool chain architectur thiel paolucci rousseau jerraya simul techniqu develop shape time framework summar paper kraemer leuper schumach leuper key role hardwar architectur shape tile play diopsi mpsoc paolucci architectur magic vliw dsp paolucci project euretil european refer tile architectur experi grant agreement call ict object fet ict concurr tera devic comput publish summari revis project object expect final euretil project http investig brain inspir foundat innov softwar hardwar architectur futur fault toler dynam tile system appli embed system high perform comput requir extrem numer dsp comput capabl project will deliv experiment tile platform studi tile system scenario embed system hpc quong hardwar platform vep simul platform tile program optim environ appli dynam fault toler process numer dsp applic foundat innov set applic benchmark repres hpc embed system domain code program environ softwar tool chain softwar perspect euretil aim provid scalabl effici extens program framework tile platform exploit under parallel investig key brain inspir architectur enhanc specif euretil propos program environ base model comput explicit expos coars grain fine grain parallel applic automat tool aim obtain predict effici system implement optim match concurr parallel applic under tile hardwar figur sketch envis softwar euretil tool chain softwar tool chain well chart approach euretil design phase will enrich novel concept program effici three layer hierarchi euretil platform propos softwar tool chain aim optim issu system throughput guarante real time constraint applic oper restrict addit fault toler aspect consid system level program repres parallel concurr fault toler system level implement distribut real time oper system effici fast simul environ strong impact optim system implement propos program framework develop ethz base model comput match well tile euretil architectur identifi three level hierarchi network process describ structur applic analog three level identifi cortic inspir organ hardwar cortic column cortic area neo cortex upper level hierarchi network process repres coars grain concurr level associ finer grain parallel practic concept distribut oper layer dol appli success multi tile shape platform shape project http shape http shape will extend describ tremend concurr set parallel applic run simultan depend independ brain inspir tile architectur shape dol appli describ static stream orient applic map singl applic multi core architectur project euretil european refer tile architectur experi grant agreement call ict object fet ict concurr tera devic comput third level hierarchi describ miss euretil aim execut concurr dynam applic advantag tile distribut platform figur schemat view holist scalabl euretil softwar tool chain scenario scenario scenario scenario scenario scenario applic scenario fsm core platform map map map design space explor fault softwar synthesi virtual platform simul hardwar emul extern event intern event fault toler dynam remap dynam select map fsm scenario fault event dynam applic event dynam remap semi dynam intra cluster static processor level duplic fulli dynam project euretil european refer tile architectur experi grant agreement call ict object fet ict concurr tera devic comput answer challeng dol program environ enrich innov concept program model will call distribut applic layer dal develop ethz correspond third level hierarchi euretil platform add level hierarchi current process network layer dol allow applic programm concurr execut dynam instanti applic hardwar second dol program model relat level hierarchi architectur match well under brain inspir hardwar platform plan unplan intern extern event will consid initi dynam remap exploit hierarch natur under execut platform dynam concurr inher applic semi autom effici map method investig includ time monitor optim consid time predict individu applic well effici term system throughput acceler execut addit fault toler aspect euretil system hardwar platform program model compil hardwar depend softwar oper system tile simul fault toler aspect concret consider start system level euretil program environ dynam map strategi tile sens dal environ allow design express fault toler awar mechan dedic programm routin project euretil european refer tile architectur experi grant agreement call ict object fet ict concurr tera devic comput experiment hardwar simul platform embed system hpc project develop platform will experi innov futur tile softwar hardwar architectur vep embed system tile simul platform simul framework will develop rwth aachen will includ multipl risc network custom interconnect mesh compos infn dnps distribut network processor quong hardwar platform scientif high perform comput hardwar platform network custom interconnect mesh compos dnps host fpga board apenet provid innov fault awar fault inject featur platform includ shelf board mount intel multi core cpus infn will explor addit gpgpus figur simplifi view euretil platform vep quong will experi hardwar softwar innov futur tile embed system vep hpc quong project will explor addit softwar programm hardwar acceler form asip framework develop target compil technolog project euretil european refer tile architectur experi grant agreement call ict object fet ict concurr tera devic comput definit hierarch brain inspir tile process architectur plan match coars grain fine grain concurr applic under hardwar platform predict effici system figur hierarch brain inspir architectur conceptu view appli embed system case bottom level hierarchi elementari tile includ dnp distribut network processor inter tile communic general purpos processor local memori depend target applic domain tile includ dsp asip upper level hierarchi construct distribut memori paradigm will reflect three level hierarchi brain inspir architectur cortic column cortic area neo cortex dynam network process describ structur applic level hierarchi cortic column euretil elementari tile comput kernel carri process access read write mode variabl store tile memori analog columnar comput enabl network neuron insid column fine grain concurr instruct level parallel share memori thread will exploit level abstract correspond complex numer comput elementari signal imag process oper filter small scale fft matrix comput invers state machin singl thread comput includ simul set neighbour neuron second level hierarchi cortic area euretil array hardwar tile process euretil comput will declar arbitrari small larg scale communic pattern process dimension array project euretil european refer tile architectur experi grant agreement call ict object fet ict concurr tera devic comput messag pass connect comput process will map array comput hardwar tile kind dimension decomposit data structur smaller domain classic strategi dsp numer algorithm third level hierarchi neo cortex euretil hardwar system complex softwar applic descript euretil will program broad rang complex numer dsp control applic code network high abstract comput model describ second level hierarchi independ communic applic will concurr execut share hardwar platform layer dynam sens applic dynam enter exit system figur graphic repres level brain inspir hierarchi associ concept concurr manag appli embed system case fault toler scalabl elementari processor design guarante failur rate low sustain execut platform base compon scale processor system requir manag frequent failur current parallel system manag fault primit approach base period check point period save full state applic extern storag manag applic programm hardwar fault hardwar repair exclud previous checkpoint reload hardwar system partit euretil aim autom handl fault hardwar point view dnp distribut network processor will discov critic event faulti line faulti tile inject synthet critic fault event stimul system fault manag reaction dnp will monitor system behaviour will signal failur softwar environ autom higher level strategi will investig rout messag faulti compon key topic investig scale behaviour brain inspir system tile configur purpos will rais level abstract simul capabl behaviour high abstract model dnps processor kind synthet traffic workload failur versatil distribut network processor dnp will compat platform describ appropri processor interfac flexibl softwar programm dnp design form asip asip design tool suit hardwar prototyp deliv euretil will integr custom interconnect integr fpgas principl dal ethz will compat propos platform platform independ characterist system level environ order appli dal effect program euretil platform fundament platform specif support implement hardwar depend softwar ujf tima ensu simul capabl fast simul environ asip design design tool oper level elementari tile brain inspir tile architectur work base retarget tool suit design program project euretil european refer tile architectur experi grant agreement call ict object fet ict concurr tera devic comput applic specif processor asip build technolog target contribut project major way softwar programm acceler will elementari tile acceler form asip optimis typic numer kernel applic envisag project architectur explor base profil applic code retarget sdk addit tool generat effici rtl hardwar model asip enabl quick implement fpgas second softwar develop kit sdks will develop processor elementari tile intend numer data process includ exist dsps asip acceler key element sdks effici compil chip debugg third asip will contribut acceler dnp apenet interconnect system applic benchmark characterist project determin select set benchmark softwar environ hardwar architectur conceiv euretil qualit quantit driven solut problem select embed system scientif comput scenario euretil futur tile architectur appli dynam scenario includ numer intens digit signal process scientif kernel individu repres kahn process network explor dynam fault toler process applic expect exploit hint come brain architectur system capabl extrem parallel low power oper decid set benchmark select applic domain dataflow orient digit signal process benchmark dal environ will describ expect dynam chang scenario mobil applianc explicit tile descript parallel set benchmark develop ethz partner consolid experi solut optim techniqu embed system dpsnn stdp distribut polychron spike neural net synapt spike time depend plastic cortic simul benchmark purpos sourc requir architectur inspir extrem parallel parallel distribut code challeng scientif grand challeng studi brain simul benchmark will develop direct respons coordin pier stanislao paolucci infn roma lqcd lattic quantum chromo dynam classic hpc grand challeng drive develop generat massiv parallel distribut comput benchmark will maintain ape group infn roma brain benchmark will code tempor framework euretil project standard mpi environ well xml dal environ will allow compar featur environ comparison classic environ benchmark will code scratch explicit descript parallel project euretil european refer tile architectur experi grant agreement call ict object fet ict concurr tera devic comput main expect final achiev goal main expect final definit hierarch scalabl tile architectur inspir cortic structur search brain inspir fault toler foundat innov hardwar prototyp quong integr tile core support fault awar toler scalabl flexibl simul enabl explor behaviour fault easier debug process applic set high repres benchmark lqcd lattic quantum chromo dynam psnn polychron spike neural network multi dimension fft fast fourier transform dsp data flow orient demonstr potenti euretil architectur broad class numer dsp control applic scenario embed system hpc tile program environ applic express dynam network process dynam map control effici manner level brain inspir architectur cortic column cortic area neo cortex implement tile awar critic event fault fault toler system level support softwar architectur layer work packag project structur ten work packag brain inspir process system softwar requir tile hardwar architectur specif foundat process program environ distribut hardwar depend softwar generat tile simul profil innov hardwar intellectu properti challeng tile applic softwar tool chain integr train exploit dissemin manag project euretil european refer tile architectur experi grant agreement call ict object fet ict concurr tera devic comput work perform achiev year record activ year project technic content maintain origin year report maintain histor track project flow section describ project evolut architectur design year architectur design perform infn cooper consortium partner led infn includ contribut partner start conclud period report deliver object produc preliminari system specif euretil tile hardwar platform collabor decid parallel synerg develop line area embed system area hpc system softwar point view unifi element common softwar tool chain high level program mechan hds simul framework main hardwar develop area scalabl fault toler brain inspir network capabl interfac custom asip optim specif scientif applic lqcd pssn euretil case studi commod comput acceler dnp design area activ cover infn area dnp enhanc main goal design dnp base torus network hpc system vhdl code dnp interfac hpc pci express base host system dnp integr optim rdma support intel base host system port dnp torus network control fpga platform design channel fpga base electron card hpc system dnp activ execut collabor apenet project infn initi call apenet aim build high perform custom network hpc commod cluster idea develop framework ape project apenet generat nic board fpga base implement torus network cluster progress euretil hpc platform forese develop fpga base network card torus network router dnp architectur interconnect commod cluster year synthes current dnp target fpga altera stratix devic obtain preliminari encourag clock frequenc footprint redesign dnp serial link interfac compliant figur dnp test board apenet develop project euretil european refer tile architectur experi grant agreement call ict object fet ict concurr tera devic comput target ser des total speed toroid link dnp pci express interfac develop preliminari test integr microprocessor better support rdma oper perform complet design apenet prototyp board result lqcd psnn asip design year activ asip sdk technolog extend target method check suitabl processor model compil support advanc chip debug capabl graphic integr develop environ initi feasibl studi design asip scientif numer process task envisag project lqcd psnn system level program framework dal main concept correspond dal api establish dal specif document includ basic dal descript api interfac work packag partner key issu summar deliver report brain inspir process system requir deliv develop implement distribut function systemc simul check correct function multipl concurr applic dynam map map strategi well fault toler featur euretil project period start plan advanc implement distribut function simul partner basi bug free applic develop support final hds implement sourc term perform analysi system optim scalabl simul environ area activ led rwth cooper partner main target scalabl simul environ support develop valid system hardwar softwar applic activ compris area abstract simul parallel simul debug support fault inject project work topic perform abstract simul hybrid processor simul hysim initi deploy arm magic processor shape project hysim engin restructur easier port improv support complex applic will euretil addit extens concept purpos fast network chip simul investig exemplari tile platform satisfactori initi model test full integr simul flow will follow parallel simul parallel simul start shape project continu mix level parallel simul tile comput platform creat consist basic tile process element local memori connect packet router simul exhibit dac technic detail present code isss debug support novel debug techniqu lower complex mpsoc softwar develop euretil system present project partner techniqu base advanc visibl control determin virtual prototyp aim find softwar malfunct caus concurr inter tile intra tile project euretil european refer tile architectur experi grant agreement call ict object fet ict concurr tera devic comput activ implement debug support cope current simul technolog euretil will cover project stage fault inject discuss hardwar system softwar partner kind fault handl euretil system fault will model support inject system simul implement hardwar depend softwar ujf tima respons provid hds tool chain generat binari code processor platform defin hardwar depend softwar hds softwar direct depend under hardwar ujf tima charg provid hds includ servic low level softwar main challeng hds generat brain inspir paradigm hierarch architectur impli dynam chang execut task run processor applic failur detect architectur brain natur fault toler redund reason deal fault toler awar softwar servic provid hds real time properti well control mechan control mechan concern architectur control organ distribut central hybrid version work emerg solut fault toler task migrat challeng numa architectur smp hierarch architectur task migrat suppos reach specif point execut copi need restart task processor stack regist memori task code cach will start point euretil hous call dna develop previous shape project run processor architectur dna extend includ miss smp system task migrat step move forward euretil context dna run arm processor well architectur sparc mip magicv control mechan task migrat base effici communic infrastructur driver consolid automat driver select special communic protocol select requir project euretil european refer tile architectur experi grant agreement call ict object fet ict concurr tera devic comput work perform achiev second year record activ second year project technic content maintain origin year report maintain histor track project flow section describ project evolut definit fault awar architectur infn propos consortium novel design paradigm name creat system awar fault critic event distribut approach addit hardwar compon dnp dedic softwar compon run tile creat local awar fault critic event local awar propag system hierarchi local system fault awar softwar approach fault reactiv ground propos ethz system level perspect fault reactiv strategi investig idea implement distribut applic layer dal fault recoveri fault toler figur network processor leaf tile system equip compon local awar fault critic event propag upper hierarchi level creat system awar reaction fault critic event autonom initi system control requir system respons challeng applic benchmark three benchmark area dsp data flow orient psnn brain simul lattic quantum chromo dynam project euretil european refer tile architectur experi grant agreement call ict object fet ict concurr tera devic comput applic benchmark implement distribut applic layer dal specif dsp data flow orient eth zurich dal compliant applic pictur pictur applic consist parallel mjpeg decod kernel fast fourier transform matrix multipl applic includ dal distribut download http euretil topolog applic consist task level parallel specif form individu process network applic level parallel specif express dynam applic scenario form finit state machin dal framework capabl decid map remap applic process well investig key featur fault manag case studi pictur pictur applic design demonstr parallel execut multipl applic well basic dal action start stop paus resum video implement control infrastructur distribut map remap individu compon process investig basic fault manag illustr map level applic resid damag core smooth redirect reserv healthi core investig open design option process level redund critic applic exploit pre calcul perform trade off psnn studi brain simul benchmark drive sourc architectur concept produc version psnn nativ distribut polychron spike neural network benchmark benchmark compil initi toy scale network framework dal environ xml standard mpi context code execut product list comput inspir review biolog fact experiment theoret neurosci complet revers engin sequenti refer psnn code grasp detail understand block point parallel lqcd infn team multi decenni experi lattic quantum chromo dynam multi process represent problem start lqcd will valid featur associ dynam fault toler develop ethz year perform quantit reassess bandwidth latenc requir account characterist euretil platform innov intellectu properti design tool addit definit implement fault awar system infn main achiev deliveri refin dnp compon introduct apenet quong hardwar prototyp asip develop side target design specif asip architectur optimis applic domain target project dnp releas power robust faster design introduct special hardwar speed pcie side transact well transfer apenet final board integr releas dnp produc pre seri board valid extens test session project euretil european refer tile architectur experi grant agreement call ict object fet ict concurr tera devic comput figur apenet board produc infn product reduc prototyp quong system hybrid parallel cluster select hpc euretil platform dnp innov infn execut refin dnp order robust faster design focus optim improv network interfac block dedic hardwar logic improv rdma task execut speed introduc hardwar block implement gpu peer peer protocol brand concept current commerci network card work devot enhanc physic link interfac optim fpga embed microprocessor niosii firmwar addit start defin architectur plan design hardwar block requir implement famo fault toler mechan euretil platform demonstr apenet innov infn introduc releas apenet board dnp base pcie board implement torus network featur fulli bidirect link gbps raw bandwidth direct integr enabl dnp high fpga apenet nvidia devic special hardwar block support nvidia gpu direct peer peer inter gpu protocol produc test set apenet prototyp perform preliminari bandwidth latenc analysi obtain good term access latenc reduct quong innov quong successor ape supercomput prototyp hpc euretil platform hybrid intel server base cluster acceler nvidia gpus interconnect apenet torus network project euretil european refer tile architectur experi grant agreement call ict object fet ict concurr tera devic comput initi procur phase quong reduc prototyp tflop upgrad full quong tower system capabl peak perform tflop quong tower will euretil collabor perform test softwar develop asip design tool improv euretil approach design asip retarget tool suit base processor descript languag tool suit support architectur explor generat softwar develop kit generat rtl hardwar implement asip design tool suit purpos project year target develop number extens optim retarget tool suit activ develop focuss main topic methodolog defin model memori communic interfac asip techniqu develop implement provid enhanc feedback user retarget tool suit architectur optimis process lqcd asip design project year start develop specif asip architectur optimis applic domain target project activ carri target cooper infn effici asip lqcd design design tool suit asip name vcflx refer vector complex float point flexibl benchmark singl vcflx asip implement lqcd faster bit float point cpu faster magicv dsp instanc vcflx asip fit singl virtex fpga speed lqcd provid rapidio fast communic channel achiev high communic bandwidth system level program framework dal frame led ethz second complet prototyp distribut applic layer dal implement consolid dal under concept project work packag tool distribut applic layer dal system level program environ core architectur consid dynam applic scenario applic appear disappear dynam runtim time approach allow design handl system level fault occur runtim map optim applic euretil platform dal environ remap restart applic case chang applic scenario case perman system fault provid time guarante applic remap restart fault occur arbitrarili runtim hard dal addit method investig specif generat analysi redund task graph call critic applic real time constraint result effort second dal prototyp includ complet specif function simul automat generat initi specif case studi demonstr capabl dal complet project euretil european refer tile architectur experi grant agreement call ict object fet ict concurr tera devic comput document http euretil well tool chain complet basic tool includ perform analysi search design space map optim specif platform constraint key challeng encount applic programm design applic dal fist instanc expos process level parallel applic second expos applic level concurr dynam formal program model addit challeng expos fault awar system earli design decid propos fault manag strategi answer challeng dal function simul develop tool applic programm test profil applic earli design top ordinari comput system technic dal function simul version run top linux posix thread execut dal process simpli communic share memori linux system addit specif process network design hierarch control applic level dynam comput specif automat generat synthesi step function simul load system boot design space explor tool map consist set map valid set applic state set compil master control basic process manag instruct slave control start paus restart task well instal communic channel correspond memori propos function simul virtual main dal concept easili test function simul enabl fast develop test port dal design target euretil platform fast develop prototyp open area perform analysi map remap optim fault awar offer function capabl euretil system hide low level detail parallel develop hardwar depend softwar scalabl embed comput simul environ vep work perform rwth simul environ topic vep simul base version vep simul realiz distribut partner vep simul offer select comput element irisc processor instruct set simul altern abstract execut devic employ systemc modul load host compil share librari code execut insid simul environ mechan ramp dnp driver test softwar actual tool chain risc processor introduc addit effort origin project plan bridg solut risc softwar tool chain debug support debug techniqu concurr softwar run heterogen multi core system develop order set ground preliminari debugg framework euretil system techniqu name event base bug pattern descript ebpd add autom debug assert techniqu formal verif easili retarget cover program model system build block under debugg architectur bpd grammar bpd compil event monitor sequenti consist analys sca develop evalu project euretil european refer tile architectur experi grant agreement call ict object fet ict concurr tera devic comput simpler multi core system common bug pattern concurr softwar describ bpd grammar order start popul databas well pattern abstract simul hysim technolog legaci shape enhanc way first framework redesign support class conceptu processor architectur customiz core profound processor state synchron nativ target processor introduc second time synchron mechan introduc enabl support multi core platform reli time includ watchdog timeout apart preliminari experi conduct multi core platform evalu hybrid noc simul parallel simul collabor synopsi parallel simul research focus applic system current industri fault inject fault simul investig identifi conflict work packag step packet probe block introduc vep simul model probe allow drop corrupt packet link dnps custom fashion integr dnp driver softwar rwth infn port dnp devic driver written infn basic dnp rdma api port enabl softwar conduct dnp send oper low level rdma api place higher level presto communic api port enabl softwar conduct synchron block send receiv oper dnp torus network communic partner address respect communic rank presto api dnp driver code nativ host simplifi debug driver code true event core communic simultan test applic current softwar develop fault awar dnp model hardwar depend softwar hds split tima contribut work main point port dna top target processor platform specif develop reach object euretil port dna port dna top processor irisc risc cisc port top irisc start quarter develop tool synopsi irisc processor includ compil linker simul architectur provid kernel dna port librari peripher driver work remain kernel port architectur standard peripher timer standard librari facto write specif function printf fit peripher manag provid boot version usb stick simul qemu base simpl applic semaphor multi thread timer tima main contribut euretil provid task migrat top numa smp architectur virtual provid multi applic support well featur plan project track improv dna support virtual exist virtual solut project euretil european refer tile architectur experi grant agreement call ict object fet ict concurr tera devic comput provid nicta lab sydney australia adapt requir version freeli version softwar tool chain version run arm conclus head modif dna provid virtual support well support dal api describ deliver integr dal api task migrat support develop project euretil european refer tile architectur experi grant agreement call ict object fet ict concurr tera devic comput work perform achiev third year system level program framework dal frame led ethz distribut applic layer dal final key concept publish dal scenario base design flow support design optim simultan execut multipl applic target heterogen core system deliver document produc detail insight high level specif model dynam system target core system multi object map optim algorithm propos dal optim problem dynam system complex propos techniqu problem decomposit provid scalabl core system prone high chip temperatur provid guarante maximum temperatur function correct timeli design core system thermal analysi method core system propos deliver document method estim temperatur base set applic specif calibr run associ temperatur measur built sensor second method formal worst case real time analysi method provid safe bound execut time maximum chip temperatur final hierarch control mechan propos hierarch control mechan implement automat fault recoveri mechan discuss concept implement prototyp distribut applic layer order model high level specif dalips softwar develop environ dal develop frame result effort dalips plug eclips addit sadexpo state architectur base decomposit framework map optim integr dalips order execut applic dal paradigm distribut linux cluster time environ implement messag pass interfac mpi communic layer final softwar tool chain develop input high level specif dal benchmark automat generat code select target architectur distribut linux cluster hardwar depend softwar hds hds activ split part basic architectur featur base quong architectur irisc base vep architectur tool chain generat code state art task migrat embed system summar main differ architectur base quong platform architectur base intel multi core architectur dnp access pcie interfac well peripher suppos support pcie oper system dna irisc base vep architectur architectur base irisc processor processor tile tile includ dnp allow connect tile pcie driver dnp direct call dna base quong platform develop dna boot multi core intel processor project euretil european refer tile architectur experi grant agreement call ict object fet ict concurr tera devic comput pcie support context develop command interfac dna servic facilit debug command termin includ keyboard manag implement dal api start paus resum allow start paus resum task processor support ethernet connect valid architectur dna includ lightweight open sourc tcp stack embed interrupt manag support dna standard architectur specif develop demo graphic window bare metal hardwar architectur dna frame buffer manag video screen irisc base vep architectur develop well dna port irisc architectur valid dnp driver develop valid irisc base architectur worth mention driver valid arm base simul platform includ dnp multi tile simul environ version tool chain provid tool chain take input dal model depend target generat code compil dna request servic final binari code processor final state art task migrat embed system well fit requir euretil project depend target architectur scalabl embed comput simul environ vep activ simul debug technolog carri improv vep environ term effici scalabl usabl project concret activ perform simul ecosystem vep hand vep extend facilit valid main brain inspir concept simul provis servic network complet artefact develop fault monitor awar featur euretil layer dnp hds hand featur improv usabl softwar develop task user configur logger visual interfac develop order provid better trace analysi visual softwar execut output final intern compon vep optim order achiev higher simul speed includ optim help avoid overhead unnecessari event insid systemc kernel data transact inter compon communic routin optim simul execut faster previous version fault inject fault inject framework creat coupl vep framework allow user inject fault system specif tempor spatial characterist avoid manipul complex simul sourc code formal xml specif fault forc manifest fault project euretil european refer tile architectur experi grant agreement call ict object fet ict concurr tera devic comput repeat simul execut guarante determinist faulti scenario facilit develop fault awar compon euretil layer parallel simul parsc kernel conceiv shape matur previous year euretil vep order acceler execut speed parsc euretil pose challeng guarante simul determin compat legaci sequenti model technolog develop facilit integr legaci model practic analys nondeterminist trait systemc code lead function anomali scandal tool technolog present fdl hldvt joint paper rwth infn synopsi accept public vipe guarante simul determin vep parsc achiev speed previous version includ speed optim vep debug profil event base multi tile debugg architectur develop previous year improv attain higher retarget scalabl event monitor framework design compon base system facilit definit custom monitor oss target processor well defin event base intermedi represent eir develop facilit abstract complex low level detail target hardwar oss event level abstract systemat debug attain higher scalabl structur organ tree network event monitor allow distribut parallel debugg deal massiv parallel system compon debugg infrastructur port target vep process compon multi core debugg architectur present addit scriptabl interact command interfac cli vep allow defin custom automat debug profil task cli allow extend basic debug inspect api vep tcl program languag support fault awar fault toler issu address euretil approach principl present deliver publish appli dnp systemc model demonstr vep simul review meet activ report fault awar activ focus implement mechan euretil hpc experiment platform consolid specif approach integr vhdl code dnp fault manag apenet hardwar introduct control diagnost messag flow torus network link fault manag lifama implement host fault manag linux daemon current implement nio micro control perform read process fpga sensor avalon bus forese implement techniqu transfer dnp status regist function block verifi extens test session dnp apenet innov integr complet dnp apenet hardwar system allow real test apenet architectur final environ project euretil european refer tile architectur experi grant agreement call ict object fet ict concurr tera devic comput infn releas librari test program base synthet real applic kernel perform extens test session measur bandwidth latenc condit benchmark optim specif hardwar block impact system perform execut design activ link sensibl obtain channel bandwidth enhanc robust transfer protocol activ devot optim apenet host interfac pcie protocol high latenc control minim host interfac block complet design softwar interfac acceler move critic task fpga custom hardwar block cooper target preliminari evalu effect introduct rdma path tlb translat buffer virtual physic address translat perform gpu interfac improv heavili test achiev good term bandwidth enhanc small packet latenc reduct order explor futur system develop activ execut port dnp design state art fpga devic built silicon process impress amount intern user resourc huge number high speed transceiv preliminari evalu synthesi activ encourag dnp logic occup limit medium size devic allow architectur improv introduct comput special hardwar throughput doubl devic improv transceiv softwar activ focus system softwar bug fix perform optim develop modul support hardwar innov highlight releas vep interfac presto program environ develop apenet api openmpi layer support dal apenet platform collabor ujf dna prototyp driver specif apenet hardwar analys simpl program produc dna tool chain run set select apenet board regist pcie code exploit activ place demonstr advantag dnp apenet architectur introduct high level trigger system current futur high energi physic collid framework apenet featur gpu direct mechan assur low access latenc numer acceler implement fpga base allow configur special reduc data transport overhead increas time budget trigger comput asip support rdma core platform critic depend effici packet base communic tile network effici refer high bandwidth low latenc observ hpc platform current dnp implement includ firmwar run nio soft core altera offer high bandwidth communic high latenc reduc latenc acceler network function buffer search virtual physic address translat need target cooper infn start develop softwar programm dnp architectur asip technolog activ version dnp asip model optimis design tool suit basic project euretil european refer tile architectur experi grant agreement call ict object fet ict concurr tera devic comput architectur bit microprocessor dedic hardwar instruct acceler buffer search function rdma task optimis architectur result cycl count typic buffer search firmwar program reduc compar exist implement nio current clock frequenc asip lower nio buffer search execut faster asip compar nio cycl time improv reach asip design tool improv approach design asip retarget tool suit base processor descript languag tool suit support architectur explor generat softwar develop kit generat rtl hardwar implement asip design tool suit purpos target develop extens optimis retarget tool suit specif relev euretil activ tool develop activ focuss topic continu work develop advanc capabl model synthesi interfac asip basic concept approach report year year deliv implement concept test model synthesis exampl interfac tool extend capabl model multi thread architectur includ generat hardwar support store context thread context switch well program aspect final develop implement addit capabl provid feedback user retarget tool suit asip architectur optimis process tool analys report connect issu asip architectur experiment platform prototyp quong infn complet procur assembl phase node quong system core tflop peak singl precis comput platform topolog requir server gpu acceler procur batch apenet board deliv septemb figur node quong prototyp project euretil european refer tile architectur experi grant agreement call ict object fet ict concurr tera devic comput place apenet board addict product launch board will deliv februari parallel reduc quong platform prototyp node topolog heavili test valid system hardwar softwar provid prototyp system develop applic addit euretil scientif applic benchmark quong prototyp apenet network valid success execut grand challeng applic kernel heisenberg spin glass code hsg benchmark laser plasma interact simul preliminari hep trigger algorithm dpsnn stdp distribut polychron plastic spike neural net figur collect spike rastergram individu neuron activ produc dpsnn stdp project euretil european refer tile architectur experi grant agreement call ict object fet ict concurr tera devic comput design implement code complet prototyp dpsnn stdp simul distribut polychron spike neural net synapt spike time depend plastic full simul cycl initi dynam phase network includ synaps mpi environ quong prototyp industri standard interconnect system infiniband switch fabric reproduc ident behavior number process port initi phase dpsnn stdp code dal environ execut prototyp environ quong node interconnect apenet card class build block construct dal mpi network process will permit start comparison activ apenet interconnect system infiniband system perform offer dna mpi presto messag pass softwar layer appli dpsnn stdp benchmark will identifi middlewar hardwar bottleneck deriv architectur improv futur generat interconnect system plan activ prototyp experiment hardwar platform quong simul vep integr softwar tool chain base dal program environ euretil hds deliv work packag will demonstr work prototyp fault manag descript applic dynam support scalabl consortium will elabor complet pictur subject exampl fault manag area reduc distanc partner detect manag fault integr level plan complet port full dpsnn stdp cortic simul euretil platform start campaign measur identifi promis area architectur improv extens project septemb evalu project level forese main topic cover qualit assess quantit measur avail integr euretil system enabl extens campaign qualit evalu quantit measur integr softwar hardwar platform develop environ consortium elabor main euretil merit develop perceiv base adequ tempor period dedic evalu platform develop better integr method fault applic dynam scalabl exist demonstr improv greater system integr will develop benchmark dedic applic dynam benchmark highlight fault toler behaviour brain inspir enhanc will start experi hardwar softwar improv deriv experi gain dpsnn stdp benchmark project euretil european refer tile architectur experi grant agreement call ict object fet ict concurr tera devic comput shape project background euretil project evolut shape project insert summari featur project relev euretil project shape project abstract process power ceil low consumpt low cost dens numer embed scalabl system dedic futur human centric applic will manag multi channel audio video multi sensori input output nanoscal system chip will integr billion gate design challeng find scalabl design style futur cmos technolog main problem wire threaten law tile architectur path small process tile connect short wire second problem manag design complex billion gate design tile design style extens reus process tile tile compos stabl intellectu properti requir gate manag complex challeng provid simpl effici program environ massiv tile parallel architectur propos approach experi applic investig tile paradigm shape investig ground break architectur paradigm typic heterogen shape tile compos vliw float point dsp digit signal processor risc control dnp distribut network processor distribut chip memori pot set peripher tile interfac dxm distribut extern memori tile includ gate optim balanc parallel local memori reus futur technolog shape rout fabric connect chip chip tile weav distribut packet switch network neighbour engin methodolog studi chip figur shape architectur templat project euretil european refer tile architectur experi grant agreement call ict object fet ict concurr tera devic comput network maximum system densiti figur previous shape open path densiti record multi teraflop singl board tile comput petaflop system experiment real time communic awar system shape adopt layer system softwar destroy algorithm parallel data workload distribut real time requir provid programm system softwar fulli awar tile hardwar paradigm effici predict system softwar manag intra tile inter tile latenc bandwidth comput resourc applic architectur level profil applic descript process network formal simplifi represent shape tile map applic process network shape tile applic describ model base approach term network actor explicit real time constraint figur illustr applic descript applic map shape architectur iter autom semi autom multi object optim map procedur perform estim level abstract system level analyt predict base low level simul environ figur map represent layer structur softwar separ applic code hardwar depend softwar hds debug applic system softwar layer independ higher simul speed applic debug virtual architectur agnost hds detail real hardwar properti hds generat refin system softwar transact accur step virtual prototyp level virtual shape platform vsp generat system softwar detail need order execut actual hardwar compon shape environ well interact euretil concept environ interfac tool softwar design flow will adapt challeng impos three layer hierarchi dynam adapt capabl figur applic descript process network formal sumplifi represent shape tile map applic process network onth shape tile project euretil european refer tile architectur experi grant agreement call ict object fet ict concurr tera devic comput figur shape softwar environ overview softwar access chip chip network homogen interfac hardwar softwar interfac adopt integr signal acquisit reconfigur logic tile generat generat number tile singl chip will grow applic will portabl shape platform benchmark set applic character larg inher parallel except real time constraint wave field synthesi array sound sourc reproduc larg array loud speaker treatment audio signal acquir array microphon ultrasound scanner simul theoret physic lattic quantum chromo dynam shape propos programm high perform low power dens system solut design interfac reconfigur logic signal acquisit generat system architectur design scale low singl modul host tile mass market applic classic digit signal process system radar medic equip tile high system requir massiv numer comput tile optimis compil simul analyt estim trace model compil function simul compon interact properti constraint compon sourc code map hds generat hds sourc code memori map compil sourc code binari link dispatch servic binari librari explor applic analysi map code generat virtual shape platform compos binari project euretil european refer tile architectur experi grant agreement call ict object fet ict concurr tera devic comput mpsoc shape risc magic vliw dsp dnp tile atmel roma partner shape project deliv cmos silicon risc magicv vliw dsp mpsoc develop board constitut refer model simul comput tile led place rout trial advanc technolog assess scalabl multi tile consortium final tape trial tile chip cmos target technolog final figur area comput power gigaflop power consumpt elementari hardwar tile multi processor includ distribut network processor inter tile communic float point vliw processor numer intens comput risc processor control user interfac sequenti comput shape hardwar tile joint design effort ape team infn italian istituto nazional fisica nuclear atmel roma opportun acknowledg work federico aglietti antonio cerruto antonio costa maurizio cosimi andrea michelotti figur board mount diopsi risc magic vliw dsp multi processor figur shape tile rout figur shape elementari tile risc vliw dsp distribut network processor project euretil european refer tile architectur experi grant agreement call ict object fet ict concurr tera devic comput elena pastorelli andrea ricciardi design diopsi design center univers roma prof alessandro trifiletti giusepp scotti play key role place rout target cmos technolog tile shape chip pictur microelectron marcello coppola team univers cagliari prof luigi raffo team pisa prof luca fanucci team evolv spidergon network chip inter tile communic attach distribut network processor design infn project euretil european refer tile architectur experi grant agreement call ict object fet ict concurr tera devic comput dissemin period euretil project produc set public present describ euretil list section chapter cast workshop roma januari twenti speaker repres teradevic comput project euretil teraflux tram soo present activ research document detail list present particip paper poster technic press newslett ethz kumar thiel behaviour composit construct built server algorithm proc workshop composit theori technolog real time embed system san juan puerto rico dec kumar thiel quantifi rare time event settl time overshoot proc ieee real time system symposium rtss san juan puerto rico dec kang yang schor bacivarov thiel multi object map optim problem decomposit core system proc ieee symposium embed system real time multimedia estimedia tamper finland oct schor bacivarov rai yang kang thiel scenario base design flow map stream applic chip core system proc conf compil architectur synthesi embed system case tamper finland oct rai yang bacivarov thiel power agnost techniqu effici temperatur estim multicor embed system proc conf compil architectur synthesi embed system case tamper finland oct schor yang bacivarov thiel thermal awar task assign real time applic multi core system proc symposium formal method compon object fmco turin itali volum lncs oct schor yang bacivarov thiel worst case temperatur analysi resourc model iet circuit devic system volum issu sep huang haid bacivarov keller thiel embed formal perform analysi design cycl mpsoc real time stream applic acm transact embed comput system tec journal acm volum issu schor bacivarov yang thiel fast worst case peak temperatur evalu real time applic multi core system proc ieee latin american test workshop latw quito ecuador apr schor bacivarov yang thiel worst case temperatur guarante real time applic multi core system proc ieee real time embed technolog applic symposium rtas proc ieee real time embed technolog applic symposium rtas beij china apr kumar thiel time analysi processor temperatur control speed scale proc ieee real time embed technolog applic symposium rtas beij china apr bacivarov belaid biagioni antabl fournel frezza jovic leuper cicero lonardo murillo paolucci rai rossetti rousseau schor schumach simula thiel tosoratto vicini yang dal program effici fault toler applic core system poster jan pari franc project euretil european refer tile architectur experi grant agreement call ict object fet ict concurr tera devic comput kumar chen thiel demand bound server general resourc reserv hard real time system proc confer embed softwar emsoft oct schor yang bacivarov thiel worst case temperatur analysi resourc avail case studi proc workshop power time model optim simul patmo lectur note comput scienc lncs springer sep kumar chen thiel schranzhof buttazzo real time analysi server general job arriv proc intl conf embed real time comput system applic rtcsa aug thiel schor yang bacivarov thermal awar system analysi softwar synthesi embed multi processor proc design autom confer dac jun rai yang bacivarov chen thiel worst case temperatur analysi real time system proceed design autom test europ grenobl franc march perathon lampka thiel compos heterogen compon system wide perform analysi proceed design autom test europ grenobl franc march invit paper bacivarov yang schor rai jha thiel poster distribut applic layer effici reliabl program tile architectur design autom test europ friday workshop grenobl franc march huang santinelli chen thiel buttazzo appli real time interfac calculus dynam power manag hard real time system real time system journal springer netherland mar schranzhof chen thiel dynam power awar map applic heterogen mpsoc platform ieee transact industri informat ieee novemb rwth schumach weinstock leuper ascheid tossorato lonardo petra groetker legasci legaci systemc model integr parallel systemc simul workshop virtual prototyp parallel embed system vipe boston usa accept public schumach weinstock leuper ascheid nondeterminist behavior sequenti parallel systemc simul ieee intern high level design valid test workshop hldvt nov huntington beach california usa schumach weinstock leuper ascheid scandal systemc analysi nondetermin anomali forum specif design languag fdl sep vienna austria murillo harnath leuper ascheid scalabl retarget debugg architectur heterogen mpsoc system softwar soc silicon debug confer sep vienna austria murillo euss jovic yakoushkin leuper ascheid synchron hybrid mpsoc full system simul design autom confer dac jun san francisco usa leuper real virtual platform design autom test europ mar dresden germani jovic yakoushkin murillo euss leuper ascheid hybrid simul extens processor core design autom test europ mar dresden germani kraemer leuper petra philipp hoffmann checkpoint systemc base virtual platform intern journal embed real time communic system ijertc murillo zhou euss leuper ascheid debug concurr mpsoc softwar bug pattern descript system softwar soc silicon debug confer oct munich germani leuper martin topham eeckhout schirrmeist chen virtual manycor platform move processor core design autom test europ mar grenobl franc castrillon shah murillo leuper ascheid backend virtual platform hardwar schedul map framework ieee latin america symp circuit system feb bogota colombia kraemer design analysi effici mpsoc simul techniqu dissert aachen germani http source_opus project euretil european refer tile architectur experi grant agreement call ict object fet ict concurr tera devic comput schumach leuper petra hoffmann parsc synchron parallel systemc simul multi core host architectur proceed code isss octob scottsdal arizona usa http tima chagoya garzon rousseau pétrot multi devic driver synthesi flow heterogen hierarch system euromicro confer digit system design sept izmir turkey ashraf elant frédéric rousseau task migrat multi tile mpsoc challeng state art preliminari solut journé nation réseau doctor microélectroniqu marseill franc june poster paper english chagoya garzon post rousseau semi autom configur file generat heterogen multi tile system comput softwar applic confer compsac munich germani juli chen godet bar rousseau petrot model driven methodolog expedit embed devic driver develop intern symposium rapid system prototyp ieee rsp karlsruh germani infn roberto ammendola andrea biagioni ottorino frezza francesca cicero alessandro lonardo pier stanislao paolucci david rossetti francesco simula laura tosoratto piero vicini quong gpu base hpc system dedic lqcd comput applic acceler high perform comput symposium symposium applic acceler high perform comput pier stanislao paolucci euretil project european refer tile architectur experi hipeacinfo quarter newslett number octob http newslett pdf roberto ammendola andrea biagioni ottorino frezza francesca cicero alessandro lonardo pier paolucci roberto petronzio david rossetti andrea salamon gaetano salina francesco simula nazario tantalo laura tosoratto piero vicini apenet toroid network enabl petaflop scale lattic qcd simul commod cluster high energi physic lattic hep lat distribut parallel cluster comput arxiv hep lat proceed ammendola biagioni frezza cicero lonardo paolucci rossetti salamon salina simula tosoratto vicini apenet high bandwidth torus direct network petaflop scale commod cluster intern confer comput high energi nuclear physic chep octob taipei taiwan proceed phys conf ser doi ammendola biagioni frezza cicero lonardo paolucci rossetti salamon salina simula tosoratto vicini master multi gpu comput torus network gpu technolog confer gtc http content gtc poster master multi gpu comput torus poster ammendola biagioni chiodi frezza cicero lunadei rossetti salamon salina simula tosoratto vicini high speed data transfer fpgas qsfp modul topic workshop electron particl physic aachen germani septemb proceed jinst doi ammendola high speed data transfer fpgas qsfp modul nuclear scienc symposium confer record nss mic ieee public year novemb knoxvill tennesse doi nssmic project euretil european refer tile architectur experi grant agreement call ict object fet ict concurr tera devic comput book book chapter ethz book chapter bacivarov haid huang thiel method tool map process network multi processor system chip handbook signal process system springer octob rwth book leuper temam processor system chip simul springer septemb isbn book kempf ascheid leuper multiprocessor system chip design space explor springer feb isbn tima katalin popovici freder rousseau ahm jerraya marilyn wolf embed softwar design program multiprocessor system chip simulink systemc case studi springer april isbn book chapter xavier guerin freder petrot oper system support applic target heterogen multi core system chip book multi core embed system crc press chapter april present ethz iuliana bacivarov thermal awar design real time multi core embed system invit talk map applic mpsoc jun iuliana bacivarov temperatur predict multi core real time system invit talk dac workshop multiprocessor system chip cyber physic system programm time support hardwar platform high perform embed applic jun iuliana bacivarov distribut applic layer seamless program tile architectur cast januari rome itali http mediawiki euretil iuliana bacivarov distribut oper layer effici predict kpn base design flow invit talk workshop compil assist system chip assembl conjunct embed system week scottsdal octob http iuliana bacivarov effici execut kahn process network cell invit talk summer school model embed signal process system lorentz center leiden netherland aug sep http web present iuliana iuliana bacivarov distribut oper layer practic perspect tutori summer school model embed signal process system lorentz center leiden netherland aug sep http web present iuliana iuliana bacivarov distribut oper layer effici design space explor scalabl mpsoc invit talk combinatori optim embed system design workshop conjunct intern confer integr artifici intellig oper techniqu constraint program bologna itali june http artist overview html iuliana bacivarov invit talk effici execut kahn process network mpsoc map applic mpsoc june goar germani http artist program html rwth jovana jovic simul challeng euretil project cast januari rome itali special session virtual manycor platform move processor core organ leuper martin project euretil european refer tile architectur experi grant agreement call ict object fet ict concurr tera devic comput leuper meyr embed processor design block lectur alari lugano feb ict technolog transfer workshop target horizon brussel apr organ leuper yakoushkin advanc simul techniqu joint rwth tamper seminar june leuper soc design umic excel cluster seminar berlin sep juan euss hybrid simul technolog extens core full system simul complex mpsoc nov present hipeac comput system week rainer leuper hipeac cluster meet design simul cluster octob barcelona spain rainer leuper mpsoc design wireless multimedia tutori mixd june wroclaw poland rainer leuper cool mpsoc design asci winter school embed system march soesterburg netherland rainer leuper design technolog wireless system chip huawei esl symposium septemb shenzhen peopl republ china rainer leuper embed processor design implement cours msc embed system track alari institut march univers lugano switzerland stefan kraemer advanc simul techniqu virtual platform imperi colleg london london unit kingdom christoph schumach stefan kraemer rainer leuper demonstr dac exhibit parsc parallel systemc simul determinist accur fast june anaheim usa christoph schumach virtual platform technolog multi core platform umic day octob rwth aachen infn vicini quong gpu base hpc system dedic lqcd comput symposium applic acceler high perform comput knoxvill usa juli saahpc rossetti remot direct memori access nvidia gpus apenet torus interconnect intern confer high perform comput network storag analysi seattl http tabscont archiv paolucci euretil brain inspir tile experi cast januari rome itali http mediawiki euretil vicini euretil hpc embed experiment platform cast januari rome itali http mediawiki euretil ammendola apenet toroid network enabl petaflop scale lattic qcd simul commod cluster lattic xxviii intern symposium lattic field theori villasimius itali june http contribid sessionid confid rossetti apenet project status lattic xxix intern symposium lattic field theori squaw villag lake taho usa juli publish https html target geurt goossen idea design asip lqcd cast rome itali januari http mediawiki euretil goossen compil tool catalyst multicor soc design electron design solut fair yokohama japan januari goossen compil tool catalyst multicor soc design third friday workshop design embed parallel comput platform architectur design tool applic design autom test europ grenobl franc march goossen verbist enabl design program applic specif processor sophia antipoli micro electron confer sophia antipoli franc octob goossen build multicor soc applic specif processor electron design solut fair yokohama japan novemb project euretil european refer tile architectur experi grant agreement call ict object fet ict concurr tera devic comput verbist build softwar programm acceler arm base subsystem arm technic symposium taipei hsinchu taiwan novemb goossen build multicor soc applic specif processor intl conf base soc design soc grenobl franc decemb goossen design tool build softwar programm acceler multicor soc workshop tool embed system design sint michielsgestel netherland decemb goossen brockmey geurt applic specif instruct set processor asip design tool tile system cast pari franc januari goossen asip technolog rtl block flexibl electron design solut fair yokohama japan januari cox goossen hardwar acceler perform programm context methodolog case studi embed system confer san jose usa april goossen design programm acceler multicor soc artemi technolog confer budapest hungari june tima frédéric rousseau requir communic synthesi euretil communic path formal cast januari pari franc frédéric rousseau present euretil project front board director univers joseph fourier march grenobl franc frédéric rousseau communic synthesi low level softwar hierarch heterogen system cast januari rome itali cast key action conduct period framework organ cast workshop comput architectur softwar tool nano technolog numer embed scalabl system host roma januari frentani confer center http twenti speaker repres teradevic comput project euretil teraflux tram soo present activ research archiv host present public access host http web site cast agenda monday januari day event speaker affili durat start registr open speranza falciano infn roma soo scale issu current architectur approach overcom daniel rubio bonilla ustutt hlrs stuttgart project euretil european refer tile architectur experi grant agreement call ict object fet ict concurr tera devic comput soo composit concurr mihai letia epfl lausann short break soo issu larg scale schedul distribut applic tommaso cucinotta scuola superior pisa soo resourc discoveri model heterogen comput environ christiaan baaij univers twent short break tram introduct tram project object antonio rubio upc barcelona tram variabl devic level andrew brown univers glasgow coffe break tram tool method robust sram design paul zuber imec tram temperatur voltag process variat sram shrikanth ganapathi upc barcelona tram robust sram memori ioana vatajelu upc barcelona tram carbon nanotub technolog altern futur ram memori carmen garcia upc barcelona social dinner tuesday januari day event speaker affili durat start euretil brain inspir tile experi pier paolucci infn roma euretil distribut applic layer seamless program tile architectur iuliana bacivarov eth zurich euretil simul challeng euretil project jovana jovic rwth aachen coffe break project euretil european refer tile architectur experi grant agreement call ict object fet ict concurr tera devic comput euretil communic synthesi low level softwar hierarch heterogen system freder rousseau tima ujf grenobl euretil idea design asip lqcd werner geurt target leuven short break euretil hpc embed experiment platform piero vicini infn roma teraflux intro roberto giorgi università siena teraflux doron shamia microsoft lunch teraflux transact memori teraflux berham khan univers manchest teraflux comput model salman khan univers manchest short break teraflux state art plan loop nest optim konrad trifunov inria saclay franc fet plan jean mari auger fet offic closur project euretil european refer tile architectur experi grant agreement call ict object fet ict concurr tera devic comput appendix euretil project glossari abi applic binari interfac alut adapt lookup tabl abstract execut devic api applic program interfac apenet fpga base card low latenc high bandwidth direct network interconnect base dnp asip applic specif instruct set processor ber bit error rate bml byte manag layer framework openmpi librari bpdlang bug pattern descript languag btl byte transfer layer framework openmpi librari cycl accur cdr clock data recoveri cli command interfac complet queue crc cyclic redund check dal distribut applic layer dfm dnp fault manag dmi direct memori interfac dnao dna oper system dnp distribut network processor dol distribut oper layer dpsnn stdp distribut polychron spike neural network synapt spike time depend plastic psnn stdp code nativ redesign rewritten exploit parallel distribut comput system dwarf debug attribut record format standard format debug binari object dwr dnp watchdog regist ecc error correct code eir event base intermedi represent multi core debug euretil european refer tile architectur experi fit failur time fault manag fpga field programm gate array gui graphic user interfac hal hardwar abstract layer hds hardwar depend softwar hfm host fault manag hlem high level event monitor multi core debug hpc high perform comput hynoc hybrid noc simul technolog hysim hybrid simul technolog hwr host watchdog regist project euretil european refer tile architectur experi grant agreement call ict object fet ict concurr tera devic comput instruct accur ice institut communic technolog embed system ide integr develop environ tool develop debug embed softwar integr gui imc interfac method call infn istituto nazional fisica nuclear nation institut nuclear physic input output ioctl input output control system call devic specif input output oper oper express regular system call intellectu properti design target tool suit design program asip irisc ice reduc instruct set comput rwth proprietari processor isr interrupt servic routin iss instruct set simul jit time compil kpn khan process network ldm lifama diagnost messag lifama link fault manag lisa languag instruct set architectur design local fault monitor logic process lqcd lattic quantum chromodynam lsb bit long term synapt depress ltl linear tempor logic ltp long term synapt potenti lut tabl lwip lightweight memori manag mmu memori manag unit mpi messag pass interfac msb byte mtl match transport layer framework openmpi librari nic network interfac control nio bit microprocessor soft core altera fpgas shorthand nio nml model languag processor architectur descript languag ompi open mpi implement mpi standard opal open portabl access layer openmpi librari opengl open graphic librari multi platform api render comput graphic ort open time environ openmpi librari oper system osci open systemc initi osi open system interconnect parsc parallel systemc parallel systemc execut engin project euretil european refer tile architectur experi grant agreement call ict object fet ict concurr tera devic comput pci pcie peripher compon interconnect tima ujf pcs physic code sublay infn pdc pin cach infn peo process execut order pic programm interrupt control pma physic medium attach pml point point messag layer framework openmpi librari prbs pseudorandom binari sequenc presto mpi librari apenet dnp psb peripher subsystem bus vep psnn polychron spike neural network neural network take consider delay introduc axon arbor principl synaps reproduc spike behaviour neural network python general purpos interpret program languag peer peer quong lqcd gpu platform ring buffer rdma remot direct memori access rdma rdma read oper impli handshak sender receiv rdma rdma write oper impli handshak sender receiv rte runtim environ rwth rtl regist transfer level refer regist transfer languag vhdl verilog rwth rheinisch westfaelisch technisch hochschul aachen systemc scandal systemc analysi nondetermin anomali scml systemc model languag collect conveni model object systemc simd singl instruct multipl data vector process processor architectur concept implement data level parallel sndnp servic network dnp snet servic network stdp synapt spike time depend plastic mechan synapt evolut depend relat time spike incom neuron spike neuron emit synaps potenti depress sip softwar interfac protocol tcl tool command languag general purpos interpret program languag tlm transact level model tsbe target specif multi core debug virtual physic vbe vesa bio extens vep virtual euretil platform vep virtual euretil platform experiment vhdl vhsic hardwar descript languag vliw long instruct word processor architectur concept implement instruct level parallel watchdog xml extens markup languag xsd xml schema definit project euretil european refer tile architectur experi grant agreement call ict object fet ict concurr tera devic comput refer sangiovanni vincentelli martin platform base design softwar design methodolog embed system ieee design test kahn semant simpl languag parallel program proc ifip congr stockholm sweden aug lee sangiovanni vincentelli framework compar model comput ieee tran comput aid des integr circuit syst dec edward lavagno lee sangiovanni vincentelli design embed system formal model valid synthesi proc ieee mar kienhui depretter van der wolf visser methodolog design programm embed system chart approach proceed intern confer embed comput system architectur model simul springer verlag schirner dömer gerstlauer high level develop model automat generat hardwar depend softwar hardwar depend softwar principl practic springer chapter lothar thiel iuliana bacivarov wolfgang haid kai huang map applic tile multiprocessor embed system proceed seventh intern confer applic concurr system design acsd ieee comput societi doi acsd http acsd paolucci jerraya leuper thiel vicini shape tile scalabl softwar hardwar architectur platform embed system hardwar softwar codesign system synthesi code isss proceed intern confer oct doi jing lin andrea gerstlauer brian evan communic awar heterogen multiprocessor map real time stream system signal process system gernot heiser virtual embed system bother dac ezudheen chandran chandra simon ravi parallel systemc kernel fast hardwar simul smp machin workshop principl advanc distribut simul pad park seo zhou learn mistak comprehens studi real concurr bug characterist proceed intern confer architectur support program languag oper project euretil european refer tile architectur experi grant agreement call ict object fet ict concurr tera devic comput system asplo penri fay hodgdon well schell august connor exploit parallel structur acceler simul chip multi processor proceed intern symposium high perform comput architectur hpca song competit hebbian learn spike time depend synapt plastic natur neurosci izhikevich polychron comput spike neural comput izhikevich dynam system neurosci geometri excit burst cambridg mit press izhikevich simpl model spike neuron ieee transact neural network novemb izhikevich model cortic spike neuron ieee transact neural network xin jun steve furber john wood effici model spike neural network scalabl chip multi processor int joint conf neural network ijcnn plana chip inter chip communic network spinnak massiv parallel neural net simul ieee paolucci diopsi multiprocessor tile shape mpsoc applic specif mpsoc katalin popovici xavier guerin frédéric rousseau pier stanislao paolucci ahm amin jerraya platform base softwar design flow heterogen mpsoc acm tran embed comput syst doi xavier guerin frédéric pétrot system framework design embed softwar target heterogen multi core soc asap haid huang bacivarov thiel multiprocessor soc softwar design flow ieee signal process magazin nov haid keller huang bacivarov thiel generat calibr composit perform analysi model multi processor system proc conf embed comput system architectur model simul samo samo greec juli award stamati vassiliadi best paper award project euretil european refer tile architectur experi grant agreement call ict object fet ict concurr tera devic comput sporer becking franck bacivarov haid huang thiel paolucci bazzana vicini ceng kraemer leuper shape scalabl parallel architectur appli wave field synthesi proc audio engin societi confer hillerød denmark sept schumach leuper petra hoffmann parsc synchron parallel systemc simul multi core host architectur proceed intern confer hardwar softwar codesign system synthesi code isss octob scottsdal arizona usa kraemer gao weinstock leuper ascheid meyr hysim fast simul framework embed softwar develop proceed confer hardwar softwar codesign code isss system synthesi salzburg austria chagoya garzon guerin rousseau petrot rossetti lonardo vicini paolucci synthesi communic mechan multi tile system base heterogen multi processor system chip rapid system prototyp rsp ieee ifip intern symposium june doi rsp paolucci complex domain float point vliw dsp withdata program bus multiplex microprocessor interfac patent popovici guerin rousseau paolucci jerraya effici softwar develop platform multimedia applic abstract level rapid system prototyp rsp ieee ifip intern workshop doi rsp paolucci apparatus method dynam program decompress patent file paolucci kajfasz bonnot candael maufroid pastorelli ricciardi fusella guarino magic fpu customiz vliw core modular vliw processor architectur descript environ comput physic communic septemb paolucci janus gigaflop vliw risc soc tile hot chip ieee stanford confer http note janus develop diopsi mariani avasar vanmeerbeeck ykman couvreur palermo silvano zaccaria industri design space explor framework support time resourc manag multi core system proc stuijk geilen twan basten predict multiprocessor design flow stream applic dynam behaviour proc dsd project euretil european refer tile architectur experi grant agreement call ict object fet ict concurr tera devic comput van stralen pimentel scenario base design space explor mpsoc proc iccd wang henkel hyco hybrid compil simul embed softwar target depend code proceed confer hardwar softwar codesign system synthesi code isss oct tamper finland chen han domer order parallel simul esl design design autom test europ confer exhibit modha cognit comput communic acm pag bacivarov haid huang thiel method tool map process network multi processor system chip handbook signal process system springer oct schor yang bacivarov thiel worst case temperatur analysi resourc model iet circuit devic system journal volum issu sep huang haid bacivarov keller thiel embed formal perform analysi design cycl mpsoc real time multimedia applic acm transact embed comput system tec volum issu kang yang schor bacivarov thiel multi object map optim problem decomposit core system proc ieee symposium embed system real time multimedia estimedia tamper finland oct schor bacivarov rai yang kang thiel scenario base design flow map stream applic chip core system proc conf compil architectur synthesi embed system case tamper finland oct rai yang bacivarov thiel power agnost techniqu effici temperatur estim multicor embed system proc conf compil architectur synthesi embed system case tamper finland oct best paper award katalin popovici frédéric rousseau ahm jerraya marilyn wolf editor author embed softwar design program multiprocessor system chip simulink systemc case studi springer isbn april alexandr chagoya garzon nicola post frédéric rousseau semi autom configur project euretil european refer tile architectur experi grant agreement call ict object fet ict concurr tera devic comput file generat heterogen multi tile system compsac alexandr chagoya garzon frédéric rousseau frédéric pétrot multi devic driver synthesi flow heterogen hierarch system dsd schumach weinstock leuper ascheid tossorato lonardo petra groetker legasci legaci systemc model integr parallel systemc simul workshop virtual prototyp parallel embed system vipe boston usa accept public murillo euss jovic yakoushkin leuper ascheid synchron hybrid mpsoc full system simul design autom confer dac jun san francisco usa murillo harnath leuper ascheid scalabl retarget debugg architectur heterogen mpsoc system softwar soc silicon debug confer sep vienna austria roberto ammendola andrea biagioni ottorino frezza francesca cicero alessando lonardo pier stanislao paolucci david rossetti francesco simula laura tosoratto piero vicini apenet torus network optim gpu base hpc system phys conf ser doi andrea biagioni francesca cicero alessandro lonardo pier stanislao paolucci mersia perra david rossetti carlo sidor francesco simula laura tosoratto piero vicini distribut network processor novel chip chip interconnect network architectur http roberto ammendola andrea biagioni prezza cicero alessandro lonardo pier stanislao paolucci david rossetti andrea salamon gaetano salina francesco simula laura tosoratto piero vicini apenet high bandwidth torus direct network petaflop scale commod cluster phys conf ser doi http ammendola biagioni frezza cicero lonardo paolucci rossetti simula tosoratto vicini quong gpu base hpc system dedic lqcd comput applic acceler high perform comput saahpc symposium juli doi saahpc ieee david rossetti roberto ammendola piero vicini andrea biagioni ottorino frezza francesco cicero alessandro lonardo pier stanislao paolucci francesco simula laura tosoratto apenet project status proceed xxix intern symposium lattic field theori lattic juli squaw valley lake taho california onlin http cgi bin reader confid project euretil european refer tile architectur experi grant agreement call ict object fet ict concurr tera devic comput ammendola biagioni chiodi frezza cicero lonardo lunadei paolucci rossetti salamon salina simula tosoratto vicini high speed data transfer fpgas qsfp modul jinst doi project euretil european refer tile architectur experi grant agreement call ict object fet ict concurr tera devic comput euretil summari three year activ european refer tile experi pier stanislao paolucci iuliana bacivarov gert goossen rainer leuper frédéric rousseau christoph schumach lothar thiel piero vicini euretil project fund european commiss grant agreement call ict object fet ict concurr tera devic comput 