
                      Design Compiler Graphical
                            DC Ultra (TM)
                             DFTMAX (TM)
                         Power Compiler (TM)
                           DesignWare (R)
                           DC Expert (TM)
                         Design Vision (TM)
                          HDL Compiler (TM)
                         VHDL Compiler (TM)
                            DFT Compiler
                        Library Compiler (TM)
                         Design Compiler(R)

         Version J-2014.09-SP5-2 for RHEL64 -- Jul 11, 2015
               Copyright (c) 1988-2015 Synopsys, Inc.

This software and the associated documentation are confidential and 
proprietary to Synopsys, Inc. Your use or disclosure of this software 
is subject to the terms and conditions of a written license agreement 
between you, or your company, and Synopsys, Inc.

Initializing...
##############################################
# Setup: fill out the following parameters: name of clock signal, clock period (ns),
# reset signal name (if used), name of top-level module, name of source file
set CLK_NAME "clk";
clk
set CLK_PERIOD 2.63000000000000000000;
2.63000000000000000000
set RST_NAME "reset";
reset
set TOP_MOD_NAME "mvm_16_16_16_1";
mvm_16_16_16_1
set SRC_FILE "testq.sv";
testq.sv
###############################################
source setupdc.tcl
NangateOpenCellLibrary_typical.db dw_foundation.sldb
file mkdir work_synth
define_design_lib WORK -path work_synth
1
analyze $SRC_FILE -format sverilog
Running PRESTO HDLC
Searching for ./testq.sv
Compiling source file ./testq.sv
Presto compilation completed successfully.
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'
Loading db file '/usr/local/synopsys/syn/libraries/syn/dw_foundation.sldb'
1
elaborate -work WORK $TOP_MOD_NAME
Loading db file '/usr/local/synopsys/syn/libraries/syn/gtech.db'
Loading db file '/usr/local/synopsys/syn/libraries/syn/standard.sldb'
  Loading link library 'NangateOpenCellLibrary'
  Loading link library 'gtech'
Running PRESTO HDLC
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'mvm_16_16_16_1'.
Information: Building the design 'multipath' instantiated from design 'mvm_16_16_16_1' with
	the parameters "16,16,16,1". (HDL-193)

Inferred memory devices in process
	in routine multipath_k16_p16_b16_g1 line 281 in file
		'./testq.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      y_rd_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      done_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      delay_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'increaser' instantiated from design 'multipath_k16_p16_b16_g1' with
	the parameters "5,16". (HDL-193)

Inferred memory devices in process
	in routine increaser_b5_TOP16 line 65 in file
		'./testq.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       out_reg       | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'singlepath' instantiated from design 'multipath_k16_p16_b16_g1' with
	the parameters "1,16,16,1|((E%)(E%)(E%)(E%)(E%)(E%)(X%)(E%)(E%)(E%))". (HDL-193)

Statistics for case statements in always block at line 173 in file
	'./testq.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           189            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine singlepath_n_row1_n_col16_b16_g1 line 157 in file
		'./testq.sv'.
================================================================================
|    Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
================================================================================
| genblk1.y_we_aux_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
================================================================================

Inferred memory devices in process
	in routine singlepath_n_row1_n_col16_b16_g1 line 173 in file
		'./testq.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      y_re_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     acc_aux_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      y_we_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      ready_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      x_re_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      state_reg      | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
|      a_we_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      x_we_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      a_re_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'seqMemory' instantiated from design 'singlepath_n_row1_n_col16_b16_g1' with
	the parameters "16,16". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'seqMemory' instantiated from design 'singlepath_n_row1_n_col16_b16_g1' with
	the parameters "32,1". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'mac' instantiated from design 'singlepath_n_row1_n_col16_b16_g1' with
	the parameters "16,1". (HDL-193)
Warning:  ./testq.sv:21: signed to unsigned assignment occurs. (VER-318)
Warning:  ./testq.sv:42: unsigned to signed assignment occurs. (VER-318)
Warning:  ./testq.sv:51: signed to unsigned assignment occurs. (VER-318)

Inferred memory devices in process
	in routine mac_b16_g1 line 44 in file
		'./testq.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| genblk1.clr_aux_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| genblk1.add_in_reg  | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|     add_out_reg     | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'seqMemory_b16_SIZE16' with
	the parameters "16,16,4". (HDL-193)

Inferred memory devices in process
	in routine memory_b16_SIZE16_LOGSIZE4 line 99 in file
		'./testq.sv'.
===================================================================================
|      Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|      data_out_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
| data_out_tri_enable_reg | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===================================================================================

Inferred tri-state devices in process
	in routine memory_b16_SIZE16_LOGSIZE4 line 99 in file
		'./testq.sv'.
=================================================
| Register Name |       Type       | Width | MB |
=================================================
| data_out_tri  | Tri-State Buffer |  16   | N  |
=================================================
Statistics for MUX_OPs
=========================================================================
|        block name/line         | Inputs | Outputs | # sel inputs | MB |
=========================================================================
| memory_b16_SIZE16_LOGSIZE4/105 |   16   |   16    |      4       | N  |
=========================================================================
Presto compilation completed successfully.
Information: Building the design 'increaser' instantiated from design 'seqMemory_b16_SIZE16' with
	the parameters "4,15". (HDL-193)

Inferred memory devices in process
	in routine increaser_b4_TOP15 line 65 in file
		'./testq.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       out_reg       | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'seqMemory_b32_SIZE1' with
	the parameters "32,1,1". (HDL-193)

Inferred memory devices in process
	in routine memory_b32_SIZE1_LOGSIZE1 line 99 in file
		'./testq.sv'.
===================================================================================
|      Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================
|         mem_reg         | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|      data_out_reg       | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
| data_out_tri_enable_reg | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
===================================================================================

Inferred tri-state devices in process
	in routine memory_b32_SIZE1_LOGSIZE1 line 99 in file
		'./testq.sv'.
=================================================
| Register Name |       Type       | Width | MB |
=================================================
| data_out_tri  | Tri-State Buffer |  32   | N  |
=================================================
Presto compilation completed successfully.
Information: Building the design 'increaser' instantiated from design 'seqMemory_b32_SIZE1' with
	the parameters "1,0". (HDL-193)

Inferred memory devices in process
	in routine increaser_b1_TOP0 line 65 in file
		'./testq.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       out_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
1
###### CLOCKS AND PORTS #######
set CLK_PORT [get_ports $CLK_NAME]
{clk}
set TMP1 [remove_from_collection [all_inputs] $CLK_PORT]
{reset loadMatrix loadVector start data_in[15] data_in[14] data_in[13] data_in[12] data_in[11] data_in[10] data_in[9] data_in[8] data_in[7] data_in[6] data_in[5] data_in[4] data_in[3] data_in[2] data_in[1] data_in[0]}
set INPUTS [remove_from_collection $TMP1 $RST_NAME]
{loadMatrix loadVector start data_in[15] data_in[14] data_in[13] data_in[12] data_in[11] data_in[10] data_in[9] data_in[8] data_in[7] data_in[6] data_in[5] data_in[4] data_in[3] data_in[2] data_in[1] data_in[0]}
create_clock -period $CLK_PERIOD [get_ports clk]
1
#set_input_delay 1 -max -clock clk $INPUTS
#set_output_delay 1 -max -clock clk [all_outputs]
# rule of thumb: 20% of clock period
###### OPTIMIZATION #######
set_max_area 0 
1
###### RUN #####
compile
Information: Checking out the license 'DesignWare'. (SEC-104)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | J-2014.09-DWBB_201409.5.2 |   *     |
| Licensed DW Building Blocks        | J-2014.09-DWBB_201409.5.2 |   *     |
============================================================================


Information: There are 684 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Beginning Pass 1 Mapping
  ------------------------
  Processing 'mac_b16_g1_0'
  Processing 'increaser_b1_TOP0_0'
  Processing 'memory_b32_SIZE1_LOGSIZE1_0'
  Processing 'seqMemory_b32_SIZE1_0'
  Processing 'increaser_b4_TOP15_0'
  Processing 'memory_b16_SIZE16_LOGSIZE4_0'
  Processing 'seqMemory_b16_SIZE16_0'
  Processing 'singlepath_n_row1_n_col16_b16_g1_0'
Information: The register 'state_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'state_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'state_reg[5]' is a constant and will be removed. (OPT-1206)
  Processing 'increaser_b5_TOP16'
  Processing 'multipath_k16_p16_b16_g1'
  Processing 'mvm_16_16_16_1'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------
  Processing 'mac_b16_g1_1_DW01_add_0'
  Processing 'mac_b16_g1_2_DW01_add_0'
  Processing 'mac_b16_g1_3_DW01_add_0'
  Processing 'mac_b16_g1_4_DW01_add_0'
  Processing 'mac_b16_g1_5_DW01_add_0'
  Processing 'mac_b16_g1_6_DW01_add_0'
  Processing 'mac_b16_g1_7_DW01_add_0'
  Processing 'mac_b16_g1_8_DW01_add_0'
  Processing 'mac_b16_g1_9_DW01_add_0'
  Processing 'mac_b16_g1_10_DW01_add_0'
  Processing 'mac_b16_g1_11_DW01_add_0'
  Processing 'mac_b16_g1_12_DW01_add_0'
  Processing 'mac_b16_g1_13_DW01_add_0'
  Processing 'mac_b16_g1_14_DW01_add_0'
  Processing 'mac_b16_g1_15_DW01_add_0'
  Processing 'mac_b16_g1_0_DW01_add_0'
  Processing 'increaser_b5_TOP16_DW01_inc_0'
  Mapping 'mac_b16_g1_1_DW_mult_tc_0'
  Mapping 'mac_b16_g1_2_DW_mult_tc_0'
  Mapping 'mac_b16_g1_3_DW_mult_tc_0'
  Mapping 'mac_b16_g1_4_DW_mult_tc_0'
  Mapping 'mac_b16_g1_5_DW_mult_tc_0'
  Mapping 'mac_b16_g1_6_DW_mult_tc_0'
  Mapping 'mac_b16_g1_7_DW_mult_tc_0'
  Mapping 'mac_b16_g1_8_DW_mult_tc_0'
  Mapping 'mac_b16_g1_9_DW_mult_tc_0'
  Mapping 'mac_b16_g1_10_DW_mult_tc_0'
  Mapping 'mac_b16_g1_11_DW_mult_tc_0'
  Mapping 'mac_b16_g1_12_DW_mult_tc_0'
  Mapping 'mac_b16_g1_13_DW_mult_tc_0'
  Mapping 'mac_b16_g1_14_DW_mult_tc_0'
  Mapping 'mac_b16_g1_15_DW_mult_tc_0'
  Mapping 'mac_b16_g1_0_DW_mult_tc_0'

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:25  117449.4      0.88     148.1   17943.1                          
    0:00:25  117449.4      0.88     148.1   17943.1                          
    0:00:25  117494.1      0.88     148.1   17943.1                          
    0:00:25  117538.7      0.88     148.1   17943.1                          
    0:00:25  117583.4      0.88     148.1   17943.1                          
    0:00:25  117620.9      0.88     148.1   17900.5                          
    0:00:26  118073.1      0.88     148.0    7865.7                          
    0:00:39  120202.2      0.53      86.4       0.0                          
    0:00:39  120189.4      0.53      86.4       0.0                          
    0:00:39  120189.4      0.53      86.4       0.0                          
    0:00:40  120190.0      0.53      86.4       0.0                          
    0:00:40  120190.0      0.53      86.4       0.0                          
    0:00:51  107322.2      0.55      79.4       0.0                          
    0:00:52  107327.5      0.53      76.5       0.0                          
    0:00:54  107340.0      0.51      75.5       0.0                          
    0:00:56  107348.8      0.49      74.3       0.0                          
    0:00:57  107353.9      0.50      74.1       0.0                          
    0:00:57  107361.9      0.48      73.4       0.0                          
    0:00:58  107376.2      0.49      73.2       0.0                          
    0:00:58  107381.5      0.47      72.6       0.0                          
    0:00:59  107394.6      0.48      71.5       0.0                          
    0:01:00  107403.6      0.47      69.8       0.0                          
    0:01:00  107422.2      0.47      68.0       0.0                          
    0:01:00  107437.1      0.46      66.6       0.0                          
    0:01:01  107446.7      0.46      65.9       0.0                          
    0:01:01  107456.6      0.46      65.3       0.0                          
    0:01:01  107464.5      0.45      64.9       0.0                          
    0:01:02  107472.0      0.44      64.3       0.0                          
    0:01:02  107481.0      0.44      63.9       0.0                          
    0:01:02  107344.6      0.44      63.9       0.0                          
    0:01:02  107344.6      0.44      63.9       0.0                          
    0:01:03  107344.6      0.44      63.9       0.0                          
    0:01:03  107344.6      0.44      63.9       0.0                          
    0:01:03  107344.6      0.44      63.9       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:01:03  107344.6      0.44      63.9       0.0                          
    0:01:03  107358.1      0.44      63.6       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[30]/D
    0:01:03  107376.5      0.43      62.9       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:01:03  107398.8      0.43      62.2       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[30]/D
    0:01:03  107419.0      0.42      61.7       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[30]/D
    0:01:03  107441.1      0.42      61.2       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[30]/D
    0:01:03  107455.8      0.42      60.8       0.0 path/path/path/genblk1.add_in_reg[30]/D
    0:01:04  107494.9      0.41      60.0       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[30]/D
    0:01:04  107519.3      0.40      59.1       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[30]/D
    0:01:04  107535.8      0.40      58.7       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[30]/D
    0:01:04  107554.4      0.39      58.3       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[30]/D
    0:01:04  107565.9      0.39      58.0       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[30]/D
    0:01:04  107571.5      0.39      57.9       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[30]/D
    0:01:04  107579.7      0.38      57.6       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:01:04  107602.9      0.38      57.2       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:01:04  107615.4      0.38      56.6       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:04  107679.2      0.38      54.8      96.9 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:04  107703.4      0.38      54.1     121.1 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:04  107704.5      0.38      54.1     121.1 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:01:04  107730.3      0.37      53.8     121.1 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:01:04  107766.7      0.37      51.9     121.1 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:05  107794.4      0.37      50.5     121.1 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:05  107817.2      0.37      49.5     121.1 path/genblk1[10].path/path/genblk1.add_in_reg[30]/D
    0:01:05  107827.9      0.37      49.3     121.1 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:01:05  107836.7      0.37      49.1     121.1 path/genblk1[10].path/path/genblk1.add_in_reg[30]/D
    0:01:05  107848.4      0.37      48.9     121.1 path/genblk1[13].path/path/genblk1.add_in_reg[30]/D
    0:01:05  107874.2      0.36      48.5     121.1 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:01:05  107880.8      0.36      48.3     121.1 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:01:05  107892.0      0.36      48.1     121.1 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:01:05  107896.8      0.36      48.0     121.1 path/genblk1[14].path/path/genblk1.add_in_reg[30]/D
    0:01:05  107920.2      0.35      47.2     121.1 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:05  107948.1      0.35      46.5     121.1 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:05  107962.0      0.35      46.1     121.1 path/path/path/genblk1.add_in_reg[30]/D
    0:01:06  107971.3      0.34      45.8     121.1 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:06  108001.9      0.34      44.9     121.1 path/path/path/genblk1.add_in_reg[31]/D
    0:01:06  108026.6      0.34      44.1     121.1 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:06  108060.9      0.34      43.1     121.1 path/genblk1[4].path/path/genblk1.add_in_reg[30]/D
    0:01:06  108060.9      0.34      43.1     121.1 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:01:06  108070.5      0.34      43.0     121.1 path/genblk1[10].path/path/genblk1.add_in_reg[30]/D
    0:01:06  108092.0      0.34      42.7     121.1 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:01:06  108109.3      0.33      42.5     121.1 path/genblk1[13].path/path/genblk1.add_in_reg[30]/D
    0:01:06  108111.2      0.33      42.5     121.1 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:01:06  108125.0      0.33      42.2     121.1 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:01:06  108140.7      0.32      41.8     121.1 path/genblk1[10].path/path/genblk1.add_in_reg[30]/D
    0:01:06  108163.6      0.32      41.5     121.1 path/genblk1[10].path/path/genblk1.add_in_reg[30]/D
    0:01:07  108184.3      0.32      41.0     121.1 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:07  108199.8      0.32      40.8     121.1 path/genblk1[12].path/path/genblk1.add_in_reg[30]/D
    0:01:07  108236.2      0.32      40.0     121.1 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:01:07  108260.1      0.31      39.4     121.1 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:01:07  108278.5      0.31      38.9     121.1 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:01:07  108294.5      0.31      38.7     121.1 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:01:07  108307.5      0.31      38.4     121.1 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:07  108315.2      0.31      38.3     121.1 path/path/path/genblk1.add_in_reg[31]/D
    0:01:07  108334.4      0.31      37.9     121.1 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:07  108342.6      0.31      37.7     121.1 path/path/path/genblk1.add_in_reg[31]/D
    0:01:07  108355.6      0.31      37.5     121.1 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:01:07  108363.6      0.30      37.3     121.1 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:08  108372.4      0.30      37.3     145.3 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:01:08  108382.5      0.30      37.1     145.3 path/genblk1[13].path/path/genblk1.add_in_reg[30]/D
    0:01:08  108404.0      0.30      36.6     145.3 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:01:08  108412.6      0.30      36.5     145.3 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:01:08  108429.3      0.30      36.2     145.3 path/genblk1[5].path/path/genblk1.add_in_reg[30]/D
    0:01:08  108435.2      0.29      36.1     145.3 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:01:08  108458.0      0.29      35.5     145.3 path/genblk1[10].path/path/genblk1.add_in_reg[30]/D
    0:01:08  108461.0      0.29      35.5     145.3 path/genblk1[4].path/path/genblk1.add_in_reg[30]/D
    0:01:08  108489.7      0.29      35.0     145.3 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:01:08  108493.7      0.29      34.9     145.3 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:01:08  108514.7      0.29      34.4     145.3 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:08  108533.1      0.28      34.1     145.3 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:01:09  108550.3      0.28      33.8     145.3 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:01:09  108563.4      0.28      33.6     145.3 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:01:09  108573.8      0.28      33.4     145.3 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:09  108574.0      0.28      33.4     145.3 path/genblk1[4].path/path/genblk1.add_in_reg[30]/D
    0:01:09  108595.8      0.28      32.9     145.3 path/genblk1[5].path/path/genblk1.add_in_reg[30]/D
    0:01:09  108605.7      0.28      32.8     145.3 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:01:09  108628.5      0.28      32.3     145.3 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:09  108650.1      0.27      31.9     145.3 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:09  108655.7      0.27      31.7     145.3 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:01:09  108661.0      0.27      31.6     145.3 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:01:10  108664.7      0.27      31.5     145.3 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:01:10  108682.5      0.27      31.3     145.3 path/genblk1[10].path/path/genblk1.add_in_reg[30]/D
    0:01:10  108692.4      0.27      31.1     145.3 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:10  108696.4      0.27      30.9     145.3 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:01:10  108711.8      0.27      30.8     145.3 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:01:10  108746.1      0.27      30.2     145.3 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:01:10  108775.9      0.27      29.5     145.3 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:10  108785.5      0.27      29.4     145.3 path/genblk1[13].path/path/genblk1.add_in_reg[30]/D
    0:01:10  108810.2      0.26      29.1     169.5 path/genblk1[12].path/path/genblk1.add_in_reg[30]/D
    0:01:10  108830.7      0.26      28.9     169.5 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:01:10  108848.5      0.26      28.5     169.5 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:10  108854.6      0.25      28.3     169.5 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:11  108869.5      0.25      28.0     169.5 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:01:11  108881.8      0.25      27.9     169.5 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:01:11  108900.9      0.25      27.6     169.5 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:01:11  108913.2      0.25      27.4     169.5 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:11  108927.8      0.25      27.1     169.5 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:11  108944.3      0.24      26.8     193.7 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:11  108958.9      0.24      26.7     193.7 path/genblk1[13].path/path/genblk1.add_in_reg[30]/D
    0:01:11  108973.3      0.24      26.5     193.7 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:11  108980.7      0.24      26.2     193.7 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:11  108990.6      0.24      25.9     193.7 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:01:11  109003.3      0.24      25.8     193.7 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:01:11  109021.7      0.24      25.5     193.7 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:11  109033.7      0.24      25.4     193.7 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:01:11  109054.7      0.24      25.0     193.7 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:12  109063.2      0.24      24.8     193.7 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:12  109069.3      0.23      24.7     193.7 path/path/path/genblk1.add_in_reg[31]/D
    0:01:12  109080.5      0.23      24.5     193.7 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:01:12  109080.2      0.23      24.5     193.7 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:01:12  109089.3      0.23      24.3     193.7 path/genblk1[13].path/path/genblk1.add_in_reg[30]/D
    0:01:12  109098.3      0.22      24.2     193.7 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:01:12  109108.7      0.22      24.0     193.7 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:01:12  109118.8      0.22      23.9     193.7 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:01:12  109122.2      0.22      23.8     193.7 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:01:12  109128.4      0.22      23.7     193.7 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:01:12  109147.5      0.22      23.4     193.7 path/genblk1[10].path/path/genblk1.add_in_reg[30]/D
    0:01:12  109159.0      0.22      23.1     193.7 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:12  109168.3      0.22      22.9     193.7 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:01:13  109177.3      0.22      22.8     193.7 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:01:13  109191.4      0.22      22.6     193.7 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:01:13  109214.0      0.22      22.2     193.7 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:01:13  109226.2      0.22      22.0     193.7 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:13  109229.2      0.21      21.9     193.7 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:01:13  109260.0      0.21      21.4     193.7 path/path/path/genblk1.add_in_reg[31]/D
    0:01:13  109260.0      0.21      21.4     193.7 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:01:13  109272.0      0.21      21.4     193.7 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:01:13  109283.7      0.21      21.2     193.7 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:13  109295.4      0.21      20.9     193.7 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:13  109307.4      0.21      20.7     193.7 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:01:14  109309.0      0.21      20.7     193.7 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:01:14  109325.2      0.21      20.5     193.7 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:01:14  109330.0      0.21      20.5     193.7 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:01:14  109349.1      0.21      20.1     193.7 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:14  109352.1      0.21      20.1     193.7 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:01:14  109356.3      0.20      20.0     193.7 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:01:14  109370.4      0.20      19.8     193.7 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:14  109388.5      0.20      19.4     193.7 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:14  109388.5      0.20      19.4     193.7 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:01:14  109395.4      0.20      19.2     193.7 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:01:14  109395.4      0.20      19.2     193.7 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:01:14  109397.3      0.20      19.2     193.7 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:01:15  109405.0      0.20      19.1     193.7 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:01:15  109406.3      0.20      19.0     193.7 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:01:15  109420.4      0.20      18.8     193.7 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:15  109425.7      0.19      18.7     193.7 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:01:15  109436.9      0.19      18.5     193.7 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:01:15  109452.3      0.19      18.4     193.7 path/genblk1[12].path/path/genblk1.add_in_reg[30]/D
    0:01:15  109466.7      0.19      18.2     193.7 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:15  109472.6      0.19      18.1     193.7 path/genblk1[10].path/path/genblk1.add_in_reg[30]/D
    0:01:15  109478.2      0.19      18.1     193.7 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:01:15  109478.2      0.19      18.1     193.7 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:01:15  109482.4      0.19      18.0     193.7 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:01:16  109499.2      0.19      17.8     193.7 path/genblk1[10].path/path/genblk1.add_in_reg[30]/D
    0:01:16  109498.9      0.18      17.8     193.7 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:01:16  109514.6      0.18      17.5     193.7 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:01:16  109515.4      0.18      17.5     193.7 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:01:16  109530.0      0.18      17.2     193.7 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:01:16  109538.3      0.18      17.1     193.7 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:01:16  109542.3      0.18      17.0     193.7 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:16  109555.3      0.18      16.5     193.7 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:16  109560.1      0.18      16.5     193.7 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:16  109561.4      0.18      16.4     193.7 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:16  109568.9      0.18      16.3     193.7 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:01:16  109574.2      0.17      16.2     193.7 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:01:16  109575.8      0.17      16.2     193.7 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:01:16  109575.8      0.17      16.2     193.7 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:01:16  109575.2      0.17      16.1     193.7 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:01:16  109580.0      0.17      16.0     193.7 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:01:17  109586.7      0.17      15.8     193.7 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:17  109586.9      0.17      15.8     193.7 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:01:17  109593.1      0.17      15.7     193.7 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:17  109605.3      0.17      15.4     193.7 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:17  109615.4      0.17      15.3     193.7 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:01:17  109620.5      0.17      15.2     193.7 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:01:17  109620.5      0.17      15.2     193.7 path/path/path/genblk1.add_in_reg[31]/D
    0:01:17  109627.9      0.17      15.1     193.7 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:01:17  109635.1      0.17      14.8     193.7 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:17  109644.7      0.17      14.7     193.7 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:01:17  109650.3      0.17      14.7     193.7 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:01:18  109656.4      0.16      14.5     193.7 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:01:18  109665.4      0.16      14.5     193.7 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:01:18  109679.8      0.16      14.1     193.7 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:18  109680.8      0.16      14.0     193.7 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:01:18  109692.0      0.16      14.0     193.7 path/path/path/genblk1.add_in_reg[31]/D
    0:01:18  109701.9      0.16      13.9     193.7 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:01:18  109703.7      0.16      13.8     193.7 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:01:18  109724.2      0.16      13.4     193.7 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:18  109724.5      0.16      13.4     193.7 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:01:18  109726.3      0.16      13.3     193.7 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:01:18  109729.0      0.16      13.3     193.7 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:01:18  109729.0      0.16      13.3     193.7 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:01:18  109731.4      0.16      13.3     193.7 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:01:19  109752.9      0.16      13.0     193.7 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:01:19  109753.2      0.16      13.0     193.7 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:01:19  109755.9      0.16      13.0     193.7 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:01:19  109758.0      0.15      12.9     193.7 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:19  109778.2      0.15      12.7     193.7 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:19  109778.2      0.15      12.6     193.7 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:19  109781.9      0.15      12.5     193.7 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:01:19  109784.6      0.15      12.5     193.7 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:01:19  109791.0      0.15      12.5     193.7 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:01:19  109791.0      0.15      12.5     193.7 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:19  109800.8      0.15      12.4     193.7 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:01:19  109808.3      0.15      12.3     193.7 path/genblk1[10].path/path/genblk1.add_in_reg[30]/D
    0:01:20  109819.4      0.15      12.1     193.7 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:01:20  109826.3      0.15      12.0     193.7 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:01:20  109837.3      0.15      11.9     193.7 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:20  109853.5      0.15      11.7     193.7 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:20  109863.3      0.14      11.6     193.7 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:01:20  109866.5      0.14      11.5     193.7 path/genblk1[10].path/path/genblk1.add_in_reg[30]/D
    0:01:20  109866.5      0.14      11.5     193.7 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:01:20  109868.1      0.14      11.5     193.7 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:01:20  109875.3      0.14      11.4     193.7 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:01:20  109886.2      0.14      11.2     193.7 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:20  109903.5      0.14      10.9     193.7 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:20  109912.3      0.14      10.8     193.7 path/genblk1[12].path/path/genblk1.add_in_reg[30]/D
    0:01:20  109912.3      0.14      10.8     193.7 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:21  109926.4      0.14      10.6     193.7 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:21  109926.4      0.14      10.6     193.7 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:01:21  109936.7      0.14      10.5     193.7 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:01:21  109942.1      0.14      10.3     193.7 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:21  109946.0      0.14      10.3     193.7 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:01:21  109959.6      0.13      10.0     193.7 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:21  109959.6      0.13      10.0     193.7 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:01:21  109960.7      0.13      10.0     193.7 path/path/path/genblk1.add_in_reg[31]/D
    0:01:21  109963.6      0.13      10.0     193.7 path/path/path/genblk1.add_in_reg[31]/D
    0:01:21  109964.4      0.13      10.0     193.7 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:01:21  109979.6      0.13       9.8     193.7 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:21  109979.8      0.13       9.8     193.7 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:01:21  109979.8      0.13       9.8     193.7 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:21  109983.0      0.13       9.7     193.7 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:01:21  109984.3      0.13       9.7     193.7 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:01:22  109996.3      0.13       9.5     193.7 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:22  110005.1      0.13       9.3     193.7 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:22  110008.3      0.13       9.3     193.7 path/path/path/genblk1.add_in_reg[31]/D
    0:01:22  110008.6      0.12       9.3     193.7 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:01:22  110013.3      0.12       9.3     193.7 path/genblk1[12].path/path/genblk1.add_in_reg[30]/D
    0:01:22  110013.3      0.12       9.3     193.7 path/path/path/genblk1.add_in_reg[31]/D
    0:01:22  110024.0      0.12       9.2     193.7 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:01:22  110024.5      0.12       9.2     193.7 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:01:22  110026.1      0.12       9.1     193.7 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:22  110034.4      0.12       9.1     193.7 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:01:22  110037.0      0.12       9.0     193.7 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:01:23  110042.1      0.12       8.9     193.7 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:01:23  110042.1      0.12       8.9     193.7 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:01:23  110049.0      0.12       8.8     193.7 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:23  110055.6      0.12       8.7     193.7 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:23  110055.6      0.12       8.7     193.7 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:01:23  110058.0      0.12       8.6     193.7 path/path/path/genblk1.add_in_reg[31]/D
    0:01:23  110062.6      0.12       8.6     193.7 path/genblk1[12].path/path/genblk1.add_in_reg[30]/D
    0:01:23  110062.6      0.12       8.5     193.7 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:23  110071.9      0.12       8.4     193.7 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:01:23  110075.9      0.12       8.4     193.7 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:01:23  110083.3      0.12       8.3     193.7 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:01:24  110083.0      0.12       8.3     193.7 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:01:24  110086.8      0.12       8.2     193.7 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:01:24  110086.8      0.11       8.2     193.7 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:24  110105.6      0.11       7.9     193.7 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:24  110106.2      0.11       7.9     193.7 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:01:24  110106.2      0.11       7.9     193.7 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:24  110106.2      0.11       7.9     193.7 path/path/path/genblk1.add_in_reg[31]/D
    0:01:25  110106.2      0.11       7.9     193.7 path/path/path/genblk1.add_in_reg[31]/D
    0:01:25  110106.2      0.11       7.9     193.7 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:25  110108.8      0.11       7.9     193.7 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:25  110115.0      0.11       7.8     193.7 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:25  110116.0      0.11       7.8     193.7 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:01:25  110116.8      0.11       7.7     193.7 path/path/path/genblk1.add_in_reg[31]/D
    0:01:25  110117.6      0.11       7.7     193.7 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:01:25  110117.6      0.11       7.7     193.7 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:25  110134.6      0.11       7.4     193.7 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:25  110143.2      0.11       7.3     193.7 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:01:25  110153.3      0.11       7.2     193.7 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:01:26  110156.7      0.11       7.2     193.7 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:01:26  110156.7      0.11       7.2     193.7 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:26  110163.1      0.11       7.1     193.7 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:26  110174.0      0.11       7.1     193.7 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:01:26  110186.8      0.11       7.0     193.7 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:01:26  110200.3      0.10       6.9     193.7 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:26  110214.4      0.10       6.7     193.7 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:26  110215.0      0.10       6.7     193.7 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:26  110215.0      0.10       6.7     193.7 path/path/path/genblk1.add_in_reg[31]/D
    0:01:27  110215.0      0.10       6.6     193.7 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:01:27  110215.0      0.10       6.6     193.7 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:01:27  110217.1      0.10       6.6     193.7 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:01:27  110230.7      0.10       6.5     193.7 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:01:27  110239.7      0.10       6.4     193.7 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:27  110245.8      0.09       6.3     193.7 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:01:27  110258.9      0.09       6.2     193.7 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:01:28  110265.8      0.09       6.1     193.7 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:01:28  110275.1      0.09       6.0     193.7 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:01:28  110288.1      0.09       5.8     193.7 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:01:28  110298.0      0.08       5.7     193.7 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:01:28  110303.0      0.08       5.7     193.7 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:01:28  110314.5      0.08       5.6     193.7 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:01:28  110327.8      0.08       5.4     193.7 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:28  110340.5      0.08       5.2     193.7 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:28  110350.4      0.08       5.1     193.7 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:01:28  110360.2      0.08       5.0     193.7 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:01:28  110367.9      0.08       5.0     193.7 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:28  110381.0      0.07       4.8     193.7 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:01:29  110387.6      0.07       4.8     193.7 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:01:29  110400.6      0.07       4.7     193.7 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:29  110404.6      0.07       4.6     193.7 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:01:29  110409.7      0.07       4.6     193.7 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:01:29  110416.3      0.07       4.5     193.7 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:01:29  110424.0      0.07       4.4     193.7 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:29  110436.0      0.07       4.3     193.7 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:29  110449.8      0.07       4.2     193.7 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:29  110457.8      0.07       4.1     193.7 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:01:29  110461.8      0.06       4.1     193.7 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:01:29  110477.0      0.06       3.9     193.7 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:29  110484.7      0.06       3.9     193.7 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:01:29  110491.9      0.06       3.8     193.7 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:01:30  110501.2      0.06       3.7     193.7 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:30  110512.4      0.06       3.6     193.7 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:01:30  110523.8      0.06       3.5     193.7 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:30  110534.2      0.06       3.4     193.7 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:01:30  110539.2      0.06       3.3     193.7 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:01:30  110547.5      0.06       3.2     193.7 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:01:30  110556.2      0.05       3.2     193.7 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:01:30  110564.0      0.05       3.1     193.7 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:01:30  110565.3      0.05       3.1     193.7 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:01:30  110575.4      0.05       3.0     193.7 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:30  110585.0      0.05       2.9     193.7 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:30  110586.3      0.05       2.8     193.7 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:01:31  110589.8      0.05       2.8     193.7 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:01:31  110599.9      0.05       2.8     193.7 path/path/path/genblk1.add_in_reg[31]/D
    0:01:31  110605.2      0.05       2.7     193.7 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:01:31  110607.6      0.05       2.7     193.7 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:01:31  110613.4      0.05       2.6     193.7 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:01:31  110621.7      0.05       2.5     193.7 path/genblk1[12].path/path/genblk1.add_in_reg[30]/D
    0:01:31  110632.6      0.05       2.4     193.7 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:31  110637.4      0.05       2.4     193.7 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:01:31  110643.5      0.04       2.3     193.7 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:01:31  110651.5      0.04       2.3     193.7 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:01:31  110663.2      0.04       2.2     193.7 path/genblk1[12].path/path/genblk1.add_in_reg[30]/D
    0:01:31  110674.4      0.04       2.1     193.7 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:01:32  110682.6      0.04       2.1     193.7 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:01:32  110682.6      0.04       2.1     193.7 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:01:32  110685.3      0.04       2.0     193.7 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:32  110691.1      0.04       1.9     193.7 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:01:32  110695.9      0.04       1.9     193.7 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:01:32  110703.1      0.04       1.8     193.7 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:01:32  110712.4      0.04       1.8     193.7 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:01:32  110723.3      0.04       1.7     193.7 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:01:32  110732.3      0.03       1.6     193.7 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:01:32  110738.7      0.03       1.6     193.7 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:01:32  110747.2      0.03       1.5     193.7 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:32  110754.4      0.03       1.4     193.7 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:01:33  110762.4      0.03       1.4     193.7 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:01:33  110765.6      0.03       1.4     193.7 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:01:33  110775.7      0.03       1.3     193.7 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:33  110781.8      0.03       1.3     193.7 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:01:33  110788.7      0.03       1.2     193.7 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:01:33  110795.6      0.03       1.2     193.7 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:01:33  110804.4      0.03       1.1     193.7 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:33  110811.3      0.03       1.1     193.7 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:01:33  110816.9      0.03       1.1     193.7 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:01:33  110828.4      0.02       1.0     193.7 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:33  110835.8      0.02       1.0     193.7 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:01:33  110843.5      0.02       0.9     193.7 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:01:33  110850.4      0.02       0.9     193.7 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:33  110855.5      0.02       0.9     193.7 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:01:34  110862.9      0.02       0.8     193.7 path/genblk1[12].path/path/genblk1.add_in_reg[30]/D
    0:01:34  110868.5      0.02       0.8     193.7 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:01:34  110878.4      0.02       0.7     193.7 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:34  110881.3      0.02       0.7     193.7 path/genblk1[12].path/path/genblk1.add_in_reg[30]/D
    0:01:34  110885.8      0.02       0.6     193.7 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:01:34  110890.9      0.02       0.6     193.7 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:34  110897.8      0.02       0.6     193.7 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:01:34  110904.4      0.02       0.6     193.7 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:01:34  110906.0      0.02       0.6     193.7 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:01:34  110908.4      0.02       0.5     193.7 path/genblk1[12].path/path/genblk1.add_in_reg[30]/D
    0:01:34  110915.9      0.01       0.5     193.7 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:01:34  110919.9      0.01       0.5     193.7 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:35  110926.5      0.01       0.4     193.7 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:35  110941.9      0.01       0.4     193.7 path/path/path/genblk1.add_in_reg[31]/D
    0:01:35  110946.7      0.01       0.4     193.7 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:01:35  110952.3      0.01       0.3     193.7 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:01:35  110960.8      0.01       0.3     193.7 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:01:35  110967.8      0.01       0.2     193.7 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:01:35  110974.1      0.01       0.2     193.7 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:01:35  110981.3      0.01       0.2     193.7 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:35  110984.8      0.01       0.1     193.7 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:35  110992.0      0.01       0.1     193.7 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:01:35  111001.0      0.01       0.1     193.7 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:35  111005.5      0.00       0.1     193.7 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:35  111010.8      0.00       0.1     193.7 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:01:36  111016.7      0.00       0.1     193.7 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:01:36  111022.5      0.00       0.0     193.7 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:01:36  111028.7      0.00       0.0     193.7 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:01:36  111031.3      0.00       0.0     193.7 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:01:36  111035.6      0.00       0.0     193.7 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:36  111036.4      0.00       0.0     193.7 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:36  111038.5      0.00       0.0     193.7 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:01:36  111042.2      0.00       0.0     193.7 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:01:36  111043.0      0.00       0.0     193.7                          
    0:01:37  111038.8      0.00       0.0     193.7                          


  Beginning Design Rule Fixing  (max_transition)  (max_capacitance)
  ----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:01:37  111038.8      0.00       0.0     193.7                          
    0:01:37  110972.8      0.00       0.0       0.0                          


  Beginning Area-Recovery Phase  (max_area 0)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:01:37  110972.8      0.00       0.0       0.0                          
    0:01:37  110972.8      0.00       0.0       0.0                          
    0:01:40  110465.8      0.08       0.3       0.0                          
    0:01:41  110416.6      0.08       0.3       0.0                          
    0:01:42  110389.5      0.08       0.3       0.0                          
    0:01:42  110367.9      0.08       0.3       0.0                          
    0:01:42  110348.8      0.08       0.3       0.0                          
    0:01:43  110330.1      0.08       0.3       0.0                          
    0:01:43  110312.6      0.08       0.3       0.0                          
    0:01:43  110295.0      0.08       0.3       0.0                          
    0:01:44  110286.0      0.08       0.3       0.0                          
    0:01:44  110269.5      0.08       0.3       0.0                          
    0:01:44  110261.0      0.08       0.3       0.0                          
    0:01:44  110252.5      0.08       0.3       0.0                          
    0:01:45  110244.0      0.08       0.3       0.0                          
    0:01:45  110235.5      0.08       0.3       0.0                          
    0:01:45  110226.9      0.08       0.3       0.0                          
    0:01:45  110218.4      0.08       0.3       0.0                          
    0:01:45  110218.4      0.08       0.3       0.0                          
    0:01:45  110235.2      0.03       0.2       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:45  110237.0      0.03       0.2       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:45  110244.5      0.02       0.2       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:45  110244.5      0.02       0.2       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:46  110244.5      0.02       0.1       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:46  110245.3      0.02       0.1       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:01:46  110248.5      0.01       0.1       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:46  110249.3      0.01       0.1       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:46  110249.3      0.01       0.1       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:46  110250.9      0.01       0.1       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:46  110254.6      0.01       0.1       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:01:46  110256.2      0.01       0.0       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:01:46  110258.1      0.01       0.0       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:46  110258.1      0.01       0.0       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:01:46  110257.8      0.00       0.0       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:01:46  110263.9      0.00       0.0       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:46  110269.2      0.00       0.0       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:47  110271.6      0.00       0.0       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:01:47  110277.5      0.00       0.0       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:47  110280.1      0.00       0.0       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:47  110280.9      0.00       0.0       0.0                          
    0:01:48  110198.5      0.02       0.2       0.0                          
    0:01:48  110197.4      0.02       0.2       0.0                          
    0:01:48  110197.4      0.02       0.2       0.0                          
    0:01:48  110197.4      0.02       0.2       0.0                          
    0:01:48  110197.4      0.02       0.2       0.0                          
    0:01:48  110197.4      0.02       0.2       0.0                          
    0:01:48  110197.4      0.02       0.2       0.0                          
    0:01:48  110213.6      0.00       0.0       0.0 path/path/path/genblk1.add_in_reg[31]/D
    0:01:48  110216.3      0.00       0.0       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:01:48  110222.7      0.00       0.0       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:01:49  110224.0      0.00       0.0       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[30]/D
    0:01:49  110225.3      0.00       0.0       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[30]/D
    0:01:49  110229.1      0.00       0.0       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:01:49  110229.6      0.00       0.0       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:01:49  110157.8      0.00       0.0       0.0                          
    0:01:51  110107.0      0.00       0.0       0.0                          
    0:01:51  110088.4      0.00       0.0       0.0                          
    0:01:51  110064.4      0.00       0.0       0.0                          
    0:01:51  110042.6      0.00       0.0       0.0                          
    0:01:52  110016.5      0.00       0.0       0.0                          
    0:01:52  110000.0      0.00       0.0       0.0                          
    0:01:52  109981.4      0.00       0.0       0.0                          
    0:01:53  109871.3      0.00       0.0       0.0                          
    0:01:53  109759.6      0.00       0.0       0.0                          
    0:01:54  109734.0      0.00       0.0       0.0                          
    0:01:54  109679.0      0.00       0.0       0.0                          
    0:01:55  109621.8      0.00       0.0       0.0                          
    0:01:56  109566.7      0.00       0.0       0.0                          
    0:01:56  109564.3      0.00       0.0       0.0                          
    0:01:56  109560.6      0.00       0.0       0.0                          
    0:01:57  109552.9      0.00       0.0       0.0                          
    0:01:57  109548.4      0.00       0.0       0.0                          
    0:01:57  109545.2      0.00       0.0       0.0                          
    0:01:59  109544.4      0.00       0.0       0.0                          
    0:01:59  109525.8      0.02       0.1       0.0                          
    0:01:59  109525.2      0.02       0.1       0.0                          
    0:01:59  109525.2      0.02       0.1       0.0                          
    0:01:59  109525.2      0.02       0.1       0.0                          
    0:02:00  109525.2      0.02       0.1       0.0                          
    0:02:00  109525.2      0.02       0.1       0.0                          
    0:02:00  109525.2      0.02       0.1       0.0                          
    0:02:00  109525.8      0.01       0.1       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:02:00  109526.6      0.01       0.1       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:02:00  109527.1      0.01       0.1       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:02:00  109534.3      0.01       0.1       0.0 path/path/path/genblk1.add_in_reg[31]/D
    0:02:00  109536.4      0.01       0.0       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:02:00  109536.7      0.01       0.0       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:02:00  109539.9      0.00       0.0       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:02:01  109543.6      0.00       0.0       0.0                          
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Warning: Design 'mvm_16_16_16_1' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
     Net 'path/genblk1[1].path/genblk1.Vec_y_Mem/Incr/clk': 12136 load(s), 1 driver(s)
1
report_area
 
****************************************
Report : area
Design : mvm_16_16_16_1
Version: J-2014.09-SP5-2
Date   : Sun Nov 29 22:09:38 2015
****************************************

Information: Updating design information... (UID-85)
Warning: Design 'mvm_16_16_16_1' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
Library(s) Used:

    NangateOpenCellLibrary (File: /home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db)

Number of ports:                           54
Number of nets:                            54
Number of cells:                            1
Number of combinational cells:              0
Number of sequential cells:                 0
Number of macros/black boxes:               0
Number of buf/inv:                          0
Number of references:                       1

Combinational area:              52535.532230
Buf/Inv area:                     2332.819990
Noncombinational area:           57008.054035
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (Wire load has zero net area)

Total cell area:                109543.586265
Total area:                 undefined
1
report_power
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated primary inputs. (PWR-414)
Warning: Design has unannotated sequential cell outputs. (PWR-415)
 
****************************************
Report : power
        -analysis_effort low
Design : mvm_16_16_16_1
Version: J-2014.09-SP5-2
Date   : Sun Nov 29 22:09:44 2015
****************************************


Library(s) Used:

    NangateOpenCellLibrary (File: /home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db)


Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

Design        Wire Load Model            Library
------------------------------------------------
mvm_16_16_16_1         5K_hvratio_1_1    NangateOpenCellLibrary


Global Operating Voltage = 1.1  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000ff
    Time Units = 1ns
    Dynamic Power Units = 1uW    (derived from V,C,T units)
    Leakage Power Units = 1nW


  Cell Internal Power  =  23.4499 mW   (88%)
  Net Switching Power  =   3.1808 mW   (12%)
                         ---------
Total Dynamic Power    =  26.6307 mW  (100%)

Cell Leakage Power     =   2.2487 mW


                 Internal         Switching           Leakage            Total
Power Group      Power            Power               Power              Power   (   %    )  Attrs
--------------------------------------------------------------------------------------------------
io_pad             0.0000            0.0000            0.0000            0.0000  (   0.00%)
memory             0.0000            0.0000            0.0000            0.0000  (   0.00%)
black_box          0.0000            0.0000            0.0000            0.0000  (   0.00%)
clock_network      0.0000            0.0000            0.0000            0.0000  (   0.00%)
register       2.1847e+04          506.4737        9.5615e+05        2.3310e+04  (  80.72%)
sequential         0.0000            0.0000            0.0000            0.0000  (   0.00%)
combinational  1.6024e+03        2.6743e+03        1.2925e+06        5.5693e+03  (  19.28%)
--------------------------------------------------------------------------------------------------
Total          2.3450e+04 uW     3.1808e+03 uW     2.2487e+06 nW     2.8879e+04 uW
1
report_timing
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : mvm_16_16_16_1
Version: J-2014.09-SP5-2
Date   : Sun Nov 29 22:09:44 2015
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: path/genblk1[12].path/Mat_a_Mem/Mem/data_out_tri_enable_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: path/genblk1[12].path/path/genblk1.add_in_reg[31]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_16_16_16_1     5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  path/genblk1[12].path/Mat_a_Mem/Mem/data_out_tri_enable_reg[1]/CK (DFF_X1)
                                                          0.00 #     0.00 r
  path/genblk1[12].path/Mat_a_Mem/Mem/data_out_tri_enable_reg[1]/Q (DFF_X1)
                                                          0.09       0.09 r
  path/genblk1[12].path/Mat_a_Mem/Mem/data_out_tri[1]/Z (TBUF_X2)
                                                          0.13       0.21 f
  path/genblk1[12].path/Mat_a_Mem/Mem/data_out[1] (memory_b16_SIZE16_LOGSIZE4_8)
                                                          0.00       0.21 f
  path/genblk1[12].path/Mat_a_Mem/data_out[1] (seqMemory_b16_SIZE16_8)
                                                          0.00       0.21 f
  path/genblk1[12].path/path/in0[1] (mac_b16_g1_4)        0.00       0.21 f
  path/genblk1[12].path/path/mult_21/a[1] (mac_b16_g1_4_DW_mult_tc_0)
                                                          0.00       0.21 f
  path/genblk1[12].path/path/mult_21/U679/ZN (NAND2_X1)
                                                          0.05       0.27 r
  path/genblk1[12].path/path/mult_21/U542/Z (BUF_X2)      0.06       0.33 r
  path/genblk1[12].path/path/mult_21/U847/ZN (OAI22_X1)
                                                          0.05       0.38 f
  path/genblk1[12].path/path/mult_21/U80/CO (FA_X1)       0.11       0.49 f
  path/genblk1[12].path/path/mult_21/U683/ZN (NAND2_X1)
                                                          0.05       0.54 r
  path/genblk1[12].path/path/mult_21/U655/ZN (NAND3_X1)
                                                          0.04       0.57 f
  path/genblk1[12].path/path/mult_21/U689/ZN (NAND2_X1)
                                                          0.04       0.61 r
  path/genblk1[12].path/path/mult_21/U691/ZN (NAND3_X1)
                                                          0.04       0.65 f
  path/genblk1[12].path/path/mult_21/U709/ZN (NAND2_X1)
                                                          0.03       0.69 r
  path/genblk1[12].path/path/mult_21/U569/ZN (NAND3_X1)
                                                          0.04       0.73 f
  path/genblk1[12].path/path/mult_21/U694/ZN (NAND2_X1)
                                                          0.04       0.77 r
  path/genblk1[12].path/path/mult_21/U697/ZN (NAND3_X1)
                                                          0.04       0.81 f
  path/genblk1[12].path/path/mult_21/U562/ZN (NAND2_X1)
                                                          0.04       0.85 r
  path/genblk1[12].path/path/mult_21/U673/ZN (NAND3_X1)
                                                          0.03       0.88 f
  path/genblk1[12].path/path/mult_21/U717/ZN (NAND2_X1)
                                                          0.03       0.92 r
  path/genblk1[12].path/path/mult_21/U712/ZN (NAND3_X1)
                                                          0.04       0.95 f
  path/genblk1[12].path/path/mult_21/U723/ZN (NAND2_X1)
                                                          0.04       0.99 r
  path/genblk1[12].path/path/mult_21/U576/ZN (NAND3_X1)
                                                          0.04       1.03 f
  path/genblk1[12].path/path/mult_21/U731/ZN (NAND2_X1)
                                                          0.04       1.06 r
  path/genblk1[12].path/path/mult_21/U733/ZN (NAND3_X1)
                                                          0.04       1.10 f
  path/genblk1[12].path/path/mult_21/U649/ZN (NAND2_X1)
                                                          0.03       1.13 r
  path/genblk1[12].path/path/mult_21/U651/ZN (NAND3_X1)
                                                          0.04       1.17 f
  path/genblk1[12].path/path/mult_21/U818/ZN (NAND2_X1)
                                                          0.04       1.21 r
  path/genblk1[12].path/path/mult_21/U820/ZN (NAND3_X1)
                                                          0.04       1.25 f
  path/genblk1[12].path/path/mult_21/U836/ZN (NAND2_X1)
                                                          0.04       1.28 r
  path/genblk1[12].path/path/mult_21/U619/ZN (NAND3_X1)
                                                          0.04       1.32 f
  path/genblk1[12].path/path/mult_21/U799/ZN (NAND2_X1)
                                                          0.04       1.35 r
  path/genblk1[12].path/path/mult_21/U677/ZN (NAND3_X1)
                                                          0.04       1.40 f
  path/genblk1[12].path/path/mult_21/U563/ZN (NAND2_X1)
                                                          0.04       1.44 r
  path/genblk1[12].path/path/mult_21/U596/ZN (NAND3_X1)
                                                          0.03       1.47 f
  path/genblk1[12].path/path/mult_21/U622/ZN (NAND2_X1)
                                                          0.03       1.50 r
  path/genblk1[12].path/path/mult_21/U625/ZN (NAND3_X1)
                                                          0.04       1.54 f
  path/genblk1[12].path/path/mult_21/U812/ZN (NAND2_X1)
                                                          0.04       1.57 r
  path/genblk1[12].path/path/mult_21/U626/ZN (NAND3_X1)
                                                          0.04       1.61 f
  path/genblk1[12].path/path/mult_21/U642/ZN (NAND2_X1)
                                                          0.04       1.65 r
  path/genblk1[12].path/path/mult_21/U645/ZN (NAND3_X1)
                                                          0.04       1.68 f
  path/genblk1[12].path/path/mult_21/U805/ZN (NAND2_X1)
                                                          0.04       1.72 r
  path/genblk1[12].path/path/mult_21/U580/ZN (NAND3_X1)
                                                          0.04       1.76 f
  path/genblk1[12].path/path/mult_21/U785/ZN (NAND2_X1)
                                                          0.04       1.80 r
  path/genblk1[12].path/path/mult_21/U586/ZN (NAND3_X1)
                                                          0.04       1.83 f
  path/genblk1[12].path/path/mult_21/U664/ZN (NAND2_X1)
                                                          0.03       1.86 r
  path/genblk1[12].path/path/mult_21/U667/ZN (NAND3_X1)
                                                          0.04       1.90 f
  path/genblk1[12].path/path/mult_21/U776/ZN (NAND2_X1)
                                                          0.04       1.94 r
  path/genblk1[12].path/path/mult_21/U675/ZN (NAND3_X1)
                                                          0.04       1.98 f
  path/genblk1[12].path/path/mult_21/U790/ZN (NAND2_X1)
                                                          0.04       2.01 r
  path/genblk1[12].path/path/mult_21/U638/ZN (NAND3_X1)
                                                          0.04       2.05 f
  path/genblk1[12].path/path/mult_21/U796/ZN (NAND2_X1)
                                                          0.04       2.09 r
  path/genblk1[12].path/path/mult_21/U591/ZN (NAND3_X1)
                                                          0.04       2.12 f
  path/genblk1[12].path/path/mult_21/U634/ZN (NAND2_X1)
                                                          0.03       2.16 r
  path/genblk1[12].path/path/mult_21/U590/ZN (NAND3_X1)
                                                          0.04       2.20 f
  path/genblk1[12].path/path/mult_21/U827/ZN (NAND2_X1)
                                                          0.04       2.24 r
  path/genblk1[12].path/path/mult_21/U828/ZN (NAND3_X1)
                                                          0.04       2.27 f
  path/genblk1[12].path/path/mult_21/U830/ZN (NAND2_X1)
                                                          0.03       2.30 r
  path/genblk1[12].path/path/mult_21/U600/ZN (NAND3_X1)
                                                          0.04       2.35 f
  path/genblk1[12].path/path/mult_21/U609/ZN (NAND2_X1)
                                                          0.04       2.39 r
  path/genblk1[12].path/path/mult_21/U611/ZN (NAND3_X1)
                                                          0.04       2.43 f
  path/genblk1[12].path/path/mult_21/U616/ZN (NAND2_X1)
                                                          0.03       2.46 r
  path/genblk1[12].path/path/mult_21/U617/ZN (NAND3_X1)
                                                          0.05       2.51 f
  path/genblk1[12].path/path/mult_21/U547/ZN (NAND2_X1)
                                                          0.03       2.54 r
  path/genblk1[12].path/path/mult_21/U543/ZN (AND3_X1)
                                                          0.05       2.59 r
  path/genblk1[12].path/path/mult_21/product[31] (mac_b16_g1_4_DW_mult_tc_0)
                                                          0.00       2.59 r
  path/genblk1[12].path/path/genblk1.add_in_reg[31]/D (DFF_X1)
                                                          0.01       2.60 r
  data arrival time                                                  2.60

  clock clk (rise edge)                                   2.63       2.63
  clock network delay (ideal)                             0.00       2.63
  path/genblk1[12].path/path/genblk1.add_in_reg[31]/CK (DFF_X1)
                                                          0.00       2.63 r
  library setup time                                     -0.03       2.60
  data required time                                                 2.60
  --------------------------------------------------------------------------
  data required time                                                 2.60
  data arrival time                                                 -2.60
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


1
write -f verilog $TOP_MOD_NAME -output gates.v -hierarchy
Writing verilog file '/home/home5/lfolkerts/ese507/Project2/Project3/src/tmp/gates.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
Warning: Verilog writer has added 15 nets to module multipath_k16_p16_b16_g1 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
1
quit

Thank you...
