/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [17:0] _00_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [2:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire [15:0] celloutsig_0_1z;
  wire [24:0] celloutsig_0_20z;
  wire [15:0] celloutsig_0_21z;
  wire [6:0] celloutsig_0_24z;
  wire [9:0] celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire [36:0] celloutsig_0_29z;
  wire [23:0] celloutsig_0_2z;
  wire [4:0] celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire [15:0] celloutsig_0_35z;
  wire celloutsig_0_36z;
  wire celloutsig_0_39z;
  wire [12:0] celloutsig_0_3z;
  reg [3:0] celloutsig_0_45z;
  wire celloutsig_0_49z;
  wire [8:0] celloutsig_0_4z;
  wire [6:0] celloutsig_0_52z;
  wire celloutsig_0_54z;
  wire celloutsig_0_57z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_77z;
  wire celloutsig_0_78z;
  reg [18:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [17:0] celloutsig_0_9z;
  wire [28:0] celloutsig_1_0z;
  wire [2:0] celloutsig_1_10z;
  wire celloutsig_1_13z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [2:0] celloutsig_1_2z;
  wire [4:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [6:0] celloutsig_1_6z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_39z = ~((celloutsig_0_12z | celloutsig_0_8z) & celloutsig_0_29z[10]);
  assign celloutsig_0_57z = ~((celloutsig_0_3z[7] | celloutsig_0_16z) & celloutsig_0_39z);
  assign celloutsig_0_14z = ~((celloutsig_0_0z | celloutsig_0_2z[10]) & celloutsig_0_7z[1]);
  assign celloutsig_0_19z = ~((celloutsig_0_9z[7] | celloutsig_0_15z) & celloutsig_0_3z[9]);
  assign celloutsig_0_8z = ~((celloutsig_0_4z[3] | celloutsig_0_2z[1]) & (celloutsig_0_5z | celloutsig_0_7z[18]));
  assign celloutsig_0_13z = ~((celloutsig_0_4z[4] | celloutsig_0_0z) & (celloutsig_0_4z[2] | celloutsig_0_2z[20]));
  assign celloutsig_0_36z = celloutsig_0_31z[4] | celloutsig_0_1z[6];
  assign celloutsig_0_78z = ~(celloutsig_0_57z ^ celloutsig_0_77z);
  always_ff @(posedge clkin_data[32], negedge clkin_data[0])
    if (!clkin_data[0]) _00_ <= 18'h00000;
    else _00_ <= { celloutsig_0_35z, celloutsig_0_6z, celloutsig_0_36z };
  assign celloutsig_1_3z = in_data[145:141] / { 1'h1, celloutsig_1_1z, celloutsig_1_2z };
  assign celloutsig_1_19z = { celloutsig_1_10z, celloutsig_1_5z, celloutsig_1_13z, celloutsig_1_2z } === { celloutsig_1_2z[2], celloutsig_1_6z };
  assign celloutsig_0_0z = in_data[34:15] >= in_data[49:30];
  assign celloutsig_0_77z = { celloutsig_0_4z[6:2], celloutsig_0_10z } > { celloutsig_0_45z[1:0], celloutsig_0_49z, celloutsig_0_15z, celloutsig_0_54z, celloutsig_0_0z };
  assign celloutsig_1_5z = celloutsig_1_2z > celloutsig_1_2z;
  assign celloutsig_0_18z = celloutsig_0_4z[7:0] <= celloutsig_0_3z[10:3];
  assign celloutsig_0_32z = celloutsig_0_21z[10:7] <= { celloutsig_0_11z[0], celloutsig_0_12z, celloutsig_0_8z, celloutsig_0_15z };
  assign celloutsig_0_54z = { celloutsig_0_35z[12:3], celloutsig_0_32z, celloutsig_0_39z } < { celloutsig_0_11z, celloutsig_0_39z, celloutsig_0_52z, celloutsig_0_28z };
  assign celloutsig_0_21z = { in_data[89:75], celloutsig_0_0z } % { 1'h1, in_data[94:88], celloutsig_0_0z, celloutsig_0_10z, celloutsig_0_11z, celloutsig_0_12z, celloutsig_0_18z, celloutsig_0_12z };
  assign celloutsig_0_29z = { celloutsig_0_21z[7], celloutsig_0_8z, celloutsig_0_2z, celloutsig_0_19z, celloutsig_0_27z } % { 1'h1, in_data[11:2], celloutsig_0_2z, celloutsig_0_13z, celloutsig_0_8z };
  assign celloutsig_0_1z[15:1] = in_data[60] ? in_data[37:23] : { in_data[92:84], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_4z = - { celloutsig_0_1z[15:8], celloutsig_0_0z };
  assign celloutsig_1_10z = - { celloutsig_1_5z, celloutsig_1_4z, celloutsig_1_4z };
  assign celloutsig_0_24z = - { celloutsig_0_20z[6:1], celloutsig_0_19z };
  assign celloutsig_0_27z = - { celloutsig_0_0z, celloutsig_0_8z, celloutsig_0_13z, celloutsig_0_24z };
  assign celloutsig_0_12z = celloutsig_0_1z[13:1] !== { celloutsig_0_1z[12:1], celloutsig_0_0z };
  assign celloutsig_0_15z = { celloutsig_0_11z, celloutsig_0_6z, celloutsig_0_10z, celloutsig_0_14z, celloutsig_0_12z, celloutsig_0_10z } !== celloutsig_0_7z[13:6];
  assign celloutsig_0_11z = ~ celloutsig_0_7z[5:3];
  assign celloutsig_0_9z = { celloutsig_0_3z[11:3], celloutsig_0_4z } | celloutsig_0_2z[20:3];
  assign celloutsig_0_49z = & celloutsig_0_35z[11:9];
  assign celloutsig_0_10z = & { celloutsig_0_8z, celloutsig_0_6z, celloutsig_0_5z, celloutsig_0_2z[21:13] };
  assign celloutsig_1_1z = | celloutsig_1_0z[19:15];
  assign celloutsig_1_4z = | celloutsig_1_3z[3:0];
  assign celloutsig_1_13z = | { celloutsig_1_5z, celloutsig_1_3z[3:1] };
  assign celloutsig_0_16z = | { celloutsig_0_13z, celloutsig_0_12z, celloutsig_0_3z[11:1], celloutsig_0_0z };
  assign celloutsig_0_28z = | in_data[76:73];
  assign celloutsig_1_18z = ~^ celloutsig_1_6z[6:1];
  assign celloutsig_0_5z = ^ { celloutsig_0_2z[17:1], celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_1z[15:1], celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_6z = ^ celloutsig_0_1z[10:8];
  assign celloutsig_0_35z = { celloutsig_0_20z[22:16], celloutsig_0_8z, celloutsig_0_32z, celloutsig_0_13z, celloutsig_0_12z, celloutsig_0_32z, celloutsig_0_11z, celloutsig_0_32z } >> { celloutsig_0_31z[3:0], celloutsig_0_6z, celloutsig_0_27z, celloutsig_0_13z };
  assign celloutsig_0_52z = _00_[6:0] << celloutsig_0_3z[11:5];
  assign celloutsig_1_2z = in_data[154:152] <<< in_data[119:117];
  assign celloutsig_0_20z = { in_data[62:49], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_19z, celloutsig_0_0z, celloutsig_0_10z, celloutsig_0_12z, celloutsig_0_5z, celloutsig_0_14z, celloutsig_0_14z, celloutsig_0_12z } <<< { celloutsig_0_9z[4:0], celloutsig_0_10z, celloutsig_0_7z };
  assign celloutsig_0_31z = celloutsig_0_2z[11:7] <<< celloutsig_0_3z[11:7];
  assign celloutsig_0_3z = { celloutsig_0_2z[13:2], celloutsig_0_0z } - celloutsig_0_2z[12:0];
  assign celloutsig_1_6z = { celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_5z } - { in_data[157:152], celloutsig_1_4z };
  assign celloutsig_0_2z = { in_data[52:30], celloutsig_0_0z } - { in_data[66:60], celloutsig_0_1z[15:1], celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_1_0z = in_data[145:117] ~^ in_data[152:124];
  always_latch
    if (!clkin_data[0]) celloutsig_0_45z = 4'h0;
    else if (celloutsig_1_18z) celloutsig_0_45z = { celloutsig_0_2z[4:2], celloutsig_0_13z };
  always_latch
    if (clkin_data[0]) celloutsig_0_7z = 19'h00000;
    else if (celloutsig_1_18z) celloutsig_0_7z = { celloutsig_0_2z[20:11], celloutsig_0_4z };
  assign celloutsig_0_1z[0] = celloutsig_0_0z;
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_77z, celloutsig_0_78z };
endmodule
