# Uart_protocol
This project implements a complete Universal Asynchronous Receiver-Transmitter (UART) communication protocol in Verilog HDL, designed for FPGA-based systems. It includes both transmitter and receiver modules, supporting configurable baud rates, parity options, and stop bits. 
