
---------- Begin Simulation Statistics ----------
simSeconds                                   0.368723                       # Number of seconds simulated (Second)
simTicks                                 368722953000                       # Number of ticks simulated (Tick)
finalTick                                368722953000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                   2960.14                       # Real time elapsed on the host (Second)
hostTickRate                                124562627                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    8524588                       # Number of bytes of host memory used (Byte)
simInsts                                     50000001                       # Number of instructions simulated (Count)
simOps                                       62368872                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                    16891                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                      21070                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
system.cpu.numCycles                        368722966                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                      1020337866                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                 35990839                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                      983490517                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                6468279                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined            993959724                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined         468352174                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved            35102087                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples           368709742                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               2.667384                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              2.875390                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                 162853995     44.17%     44.17% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                  20098677      5.45%     49.62% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                   9480135      2.57%     52.19% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                  30783174      8.35%     60.54% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                  41033356     11.13%     71.67% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                  29995211      8.14%     79.80% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                  15385083      4.17%     83.98% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                  26978817      7.32%     91.29% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                  32101294      8.71%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total             368709742                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                  242705      0.42%      0.42% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%      0.42% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%      0.42% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%      0.42% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%      0.42% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%      0.42% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%      0.42% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%      0.42% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%      0.42% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%      0.42% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%      0.42% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      0      0.00%      0.42% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%      0.42% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                     73      0.00%      0.42% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%      0.42% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                     18      0.00%      0.42% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                     3      0.00%      0.42% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%      0.42% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%      0.42% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0      0.00%      0.42% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%      0.42% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%      0.42% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%      0.42% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%      0.42% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%      0.42% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%      0.42% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%      0.42% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%      0.42% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%      0.42% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%      0.42% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%      0.42% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%      0.42% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%      0.42% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%      0.42% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%      0.42% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%      0.42% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%      0.42% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%      0.42% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%      0.42% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%      0.42% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%      0.42% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%      0.42% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%      0.42% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%      0.42% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%      0.42% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%      0.42% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead               50157397     86.45%     86.87% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite               7617685     13.13%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead                 7      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite               87      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass    281921096     28.67%     28.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu     141157235     14.35%     43.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult       131023      0.01%     43.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv            80      0.00%     43.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd           60      0.00%     43.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     43.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt            0      0.00%     43.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     43.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     43.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     43.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            0      0.00%     43.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     43.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd            0      0.00%     43.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     43.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu          261      0.00%     43.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp            0      0.00%     43.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt          142      0.00%     43.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc          435      0.00%     43.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     43.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     43.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift            0      0.00%     43.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     43.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     43.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     43.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd            0      0.00%     43.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     43.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     43.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt            0      0.00%     43.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            0      0.00%     43.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     43.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            0      0.00%     43.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     43.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     43.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     43.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     43.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     43.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     43.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     43.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     43.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     43.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     43.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     43.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     43.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     43.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     43.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     43.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     43.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead    297033755     30.20%     73.23% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite    263246035     26.77%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead          123      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite          272      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total      983490517                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         2.667288                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                            58017975                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.058992                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads               2400174070                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites              2050287362                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses       598558136                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                      2954                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                     3079                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses             1286                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                        0                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                       0                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses               0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                   759585831                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                         1565                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                           0                       # Number of vector alu accesses (Count)
system.cpu.numInsts                         895083872                       # Number of executed instructions (Count)
system.cpu.numLoadInsts                     266379749                       # Number of load instructions executed (Count)
system.cpu.numSquashedInsts                  88406639                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.numNop                                   0                       # Number of nop insts executed (Count)
system.cpu.numRefs                          486477251                       # Number of memory reference insts executed (Count)
system.cpu.numBranches                       18030082                       # Number of branches executed (Count)
system.cpu.numStoreInsts                    220097502                       # Number of stores executed (Count)
system.cpu.numRate                           2.427524                       # Inst execution rate ((Count/Cycle))
system.cpu.timesIdled                             283                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                           13224                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.committedInsts                    50000001                       # Number of Instructions Simulated (Count)
system.cpu.committedOps                      62368872                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.cpi                               7.374459                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu.totalCpi                          7.374459                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu.ipc                               0.135603                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu.totalIpc                          0.135603                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu.intRegfileReads                  862443341                       # Number of integer regfile reads (Count)
system.cpu.intRegfileWrites                 362653583                       # Number of integer regfile writes (Count)
system.cpu.fpRegfileReads                        2105                       # Number of floating regfile reads (Count)
system.cpu.fpRegfileWrites                        945                       # Number of floating regfile writes (Count)
system.cpu.ccRegfileReads                   103813523                       # number of cc regfile reads (Count)
system.cpu.ccRegfileWrites                   45814547                       # number of cc regfile writes (Count)
system.cpu.miscRegfileReads                 525658222                       # number of misc regfile reads (Count)
system.cpu.MemDepUnit__0.insertedLoads      303717883                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores     293350672                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads      9063043                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores      1766271                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups                24846991                       # Number of BP lookups (Count)
system.cpu.branchPred.condPredicted          24101352                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condIncorrect             26516                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.BTBLookups             24094512                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBHits                24093120                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.999942                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.RASUsed                   24050                       # Number of times the RAS was used to get a target. (Count)
system.cpu.branchPred.RASIncorrect                  3                       # Number of incorrect RAS predictions. (Count)
system.cpu.branchPred.indirectLookups             268                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits                 54                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses              214                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted           83                       # Number of mispredicted indirect branches. (Count)
system.cpu.commit.commitSquashedInsts       621564809                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls          888752                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts             26056                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples    288193348                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     0.216413                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     1.082528                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0       267861331     92.95%     92.95% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1        10566035      3.67%     96.61% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2         1932937      0.67%     97.28% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3         2271388      0.79%     98.07% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4          244889      0.08%     98.16% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5          625713      0.22%     98.37% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6          199781      0.07%     98.44% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7          114200      0.04%     98.48% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8         4377074      1.52%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total    288193348                       # Number of insts commited each cycle (Count)
system.cpu.commit.instsCommitted             50000001                       # Number of instructions committed (Count)
system.cpu.commit.opsCommitted               62368872                       # Number of ops (including micro ops) committed (Count)
system.cpu.commit.memRefs                    36814370                       # Number of memory references committed (Count)
system.cpu.commit.loads                      25317332                       # Number of loads committed (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                          48                       # Number of memory barriers committed (Count)
system.cpu.commit.branches                    3201949                       # Number of branches committed (Count)
system.cpu.commit.vectorInstructions                0                       # Number of committed Vector instructions. (Count)
system.cpu.commit.floating                        835                       # Number of committed floating point instructions. (Count)
system.cpu.commit.integer                    61431726                       # Number of committed integer instructions. (Count)
system.cpu.commit.functionCalls                 21390                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass       888801      1.43%      1.43% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu     24534233     39.34%     40.76% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult       130868      0.21%     40.97% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv           70      0.00%     40.97% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd           21      0.00%     40.97% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     40.97% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     40.97% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     40.97% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     40.97% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     40.97% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     40.97% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     40.97% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd            0      0.00%     40.97% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     40.97% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu          142      0.00%     40.97% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     40.97% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt          126      0.00%     40.97% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc          241      0.00%     40.97% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     40.97% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     40.97% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     40.97% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     40.97% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     40.97% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     40.97% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     40.97% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     40.97% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     40.97% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     40.97% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     40.97% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     40.97% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     40.97% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     40.97% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     40.97% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     40.97% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     40.97% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     40.97% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     40.97% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     40.97% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     40.97% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     40.97% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     40.97% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     40.97% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     40.97% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     40.97% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     40.97% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     40.97% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     40.97% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead     25317250     40.59%     81.57% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite     11496874     18.43%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead           82      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite          164      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total     62368872                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples       4377074                       # number cycles where commit BW limit reached (Cycle)
system.cpu.dcache.demandHits::cpu.data      269369110                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total         269369110                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data     269369113                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total        269369113                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data      3022703                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total         3022703                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data      3088277                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total        3088277                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data 193383774952                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total 193383774952                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data 193383774952                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total 193383774952                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data    272391813                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total     272391813                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data    272457390                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total    272457390                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.011097                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.011097                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.011335                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.011335                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 63977.100943                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.demandAvgMissLatency::total 63977.100943                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 62618.662430                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::total 62618.662430                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.blockedCycles::no_mshrs      1601335                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets       119136                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs        54299                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets          958                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs      29.491059                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets   124.359081                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks      1124750                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total           1124750                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::cpu.data      1963600                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total       1963600                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::cpu.data      1963600                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total      1963600                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::cpu.data      1059103                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total      1059103                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data      1124676                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.dcache.prefetcher       993584                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total      2118260                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data  74133234953                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total  74133234953                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data  80115154953                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.dcache.prefetcher  63157507585                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total 143272662538                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.003888                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.003888                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.004128                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.dcache.prefetcher          inf                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.007775                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 69996.246780                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 69996.246780                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 71233.986457                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.dcache.prefetcher 63565.342825                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 67636.957946                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.replacements                2117236                       # number of replacements (Count)
system.cpu.dcache.HardPFReq.mshrMisses::cpu.dcache.prefetcher       993584                       # number of HardPFReq MSHR misses (Count)
system.cpu.dcache.HardPFReq.mshrMisses::total       993584                       # number of HardPFReq MSHR misses (Count)
system.cpu.dcache.HardPFReq.mshrMissLatency::cpu.dcache.prefetcher  63157507585                       # number of HardPFReq MSHR miss ticks (Tick)
system.cpu.dcache.HardPFReq.mshrMissLatency::total  63157507585                       # number of HardPFReq MSHR miss ticks (Tick)
system.cpu.dcache.HardPFReq.mshrMissRate::cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.cpu.dcache.HardPFReq.mshrMissRate::total          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.cpu.dcache.HardPFReq.avgMshrMissLatency::cpu.dcache.prefetcher 63565.342825                       # average HardPFReq mshr miss latency ((Tick/Count))
system.cpu.dcache.HardPFReq.avgMshrMissLatency::total 63565.342825                       # average HardPFReq mshr miss latency ((Tick/Count))
system.cpu.dcache.LockedRMWReadReq.hits::cpu.data           24                       # number of LockedRMWReadReq hits (Count)
system.cpu.dcache.LockedRMWReadReq.hits::total           24                       # number of LockedRMWReadReq hits (Count)
system.cpu.dcache.LockedRMWReadReq.accesses::cpu.data           24                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu.dcache.LockedRMWReadReq.accesses::total           24                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu.dcache.LockedRMWReadReq.mshrMissLatency::cpu.data       321000                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu.dcache.LockedRMWReadReq.mshrMissLatency::total       321000                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu.dcache.LockedRMWReadReq.avgMshrMissLatency::cpu.data          inf                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.LockedRMWReadReq.avgMshrMissLatency::total          inf                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.LockedRMWWriteReq.hits::cpu.data           24                       # number of LockedRMWWriteReq hits (Count)
system.cpu.dcache.LockedRMWWriteReq.hits::total           24                       # number of LockedRMWWriteReq hits (Count)
system.cpu.dcache.LockedRMWWriteReq.accesses::cpu.data           24                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu.dcache.LockedRMWWriteReq.accesses::total           24                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.hits::cpu.data    258419403                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total       258419403                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data      2475397                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total       2475397                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data 153289028000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total 153289028000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data    260894800                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total    260894800                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.009488                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.009488                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 61925.027783                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 61925.027783                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::cpu.data      1963451                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total      1963451                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrMisses::cpu.data       511946                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total       511946                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data  34593993000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total  34593993000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.001962                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.001962                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 67573.519473                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 67573.519473                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.SoftPFReq.hits::cpu.data            3                       # number of SoftPFReq hits (Count)
system.cpu.dcache.SoftPFReq.hits::total             3                       # number of SoftPFReq hits (Count)
system.cpu.dcache.SoftPFReq.misses::cpu.data        65574                       # number of SoftPFReq misses (Count)
system.cpu.dcache.SoftPFReq.misses::total        65574                       # number of SoftPFReq misses (Count)
system.cpu.dcache.SoftPFReq.accesses::cpu.data        65577                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu.dcache.SoftPFReq.accesses::total        65577                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu.dcache.SoftPFReq.missRate::cpu.data     0.999954                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu.dcache.SoftPFReq.missRate::total     0.999954                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu.dcache.SoftPFReq.mshrMisses::cpu.data        65573                       # number of SoftPFReq MSHR misses (Count)
system.cpu.dcache.SoftPFReq.mshrMisses::total        65573                       # number of SoftPFReq MSHR misses (Count)
system.cpu.dcache.SoftPFReq.mshrMissLatency::cpu.data   5981920000                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu.dcache.SoftPFReq.mshrMissLatency::total   5981920000                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu.dcache.SoftPFReq.mshrMissRate::cpu.data     0.999939                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu.dcache.SoftPFReq.mshrMissRate::total     0.999939                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu.dcache.SoftPFReq.avgMshrMissLatency::cpu.data 91225.351898                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu.dcache.SoftPFReq.avgMshrMissLatency::total 91225.351898                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::cpu.data     10949707                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total       10949707                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data       547306                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total       547306                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data  40094746952                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total  40094746952                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data     11497013                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total     11497013                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.047604                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.047604                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 73258.372742                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 73258.372742                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrHits::cpu.data          149                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrHits::total          149                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrMisses::cpu.data       547157                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total       547157                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data  39539241953                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total  39539241953                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.047591                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.047591                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 72263.065177                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 72263.065177                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 368722953000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.prefetcher.demandMshrMisses      1059103                       # demands not covered by prefetchs (Count)
system.cpu.dcache.prefetcher.pfIssued         1076344                       # number of hwpf issued (Count)
system.cpu.dcache.prefetcher.pfUnused              26                       # number of HardPF blocks evicted w/o reference (Count)
system.cpu.dcache.prefetcher.pfUseful          980742                       # number of useful prefetch (Count)
system.cpu.dcache.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
system.cpu.dcache.prefetcher.accuracy        0.911179                       # accuracy of the prefetcher (Count)
system.cpu.dcache.prefetcher.coverage        0.480792                       # coverage brought by this prefetcher (Count)
system.cpu.dcache.prefetcher.pfHitInCache        82741                       # number of prefetches hitting in cache (Count)
system.cpu.dcache.prefetcher.pfHitInMSHR           19                       # number of prefetches hitting in a MSHR (Count)
system.cpu.dcache.prefetcher.pfHitInWB              0                       # number of prefetches hit in the Write Buffer (Count)
system.cpu.dcache.prefetcher.pfLate             82760                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
system.cpu.dcache.prefetcher.pfIdentified      2209070                       # number of prefetch candidates identified (Count)
system.cpu.dcache.prefetcher.pfBufferHit       808156                       # number of redundant prefetches already in prefetch queue (Count)
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped (Count)
system.cpu.dcache.prefetcher.pfRemovedDemand        40199                       # number of prefetches dropped due to a demand for the same address (Count)
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
system.cpu.dcache.prefetcher.pfSpanPage        482166                       # number of prefetches that crossed the page (Count)
system.cpu.dcache.prefetcher.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
system.cpu.dcache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 368722953000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse           997.112225                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs            271487421                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs            2118260                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs             128.165297                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick              200000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data   512.050131                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.occupancies::cpu.dcache.prefetcher   485.062094                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data     0.500049                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::cpu.dcache.prefetcher     0.473693                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total        0.973742                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1022          447                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.occupanciesTaskId::1024          577                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1022::2          238                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1022::3          194                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1022::4           15                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::0            3                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1           18                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::2          239                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::3          216                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::4          101                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1022     0.436523                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.ratioOccsTaskId::1024     0.563477                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses         1091948012                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses        1091948012                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 368722953000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.decode.idleCycles                 65371124                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles             130228852                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                 153591538                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles              12331542                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                7186686                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved             23268724                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                   474                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts             1135848809                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                  2263                       # Number of squashed instructions handled by decode (Count)
system.cpu.fetch.icacheStallCycles           96697866                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu.fetch.insts                      817876058                       # Number of instructions fetch has processed (Count)
system.cpu.fetch.branches                    24846991                       # Number of branches that fetch encountered (Count)
system.cpu.fetch.predictedBranches           24117224                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                     264824635                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                14374302                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.miscStallCycles                   16                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu.fetch.pendingTrapStallCycles            74                       # Number of stall cycles due to pending traps (Cycle)
system.cpu.fetch.cacheLines                  93099700                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes               3141613                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples          368709742                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              3.240895                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             3.448900                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                169633492     46.01%     46.01% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                  5701470      1.55%     47.55% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                  3197684      0.87%     48.42% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                 42487588     11.52%     59.94% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                 20337932      5.52%     65.46% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                  4060438      1.10%     66.56% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                 14470418      3.92%     70.49% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                  3652186      0.99%     71.48% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                105168534     28.52%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total            368709742                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.branchRate                  0.067387                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetch.rate                        2.218132                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.icache.demandHits::cpu.inst       93098845                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total          93098845                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst      93098845                       # number of overall hits (Count)
system.cpu.icache.overallHits::total         93098845                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst          855                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total             855                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst          855                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total            855                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst     64261000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total     64261000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst     64261000                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total     64261000                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst     93099700                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total      93099700                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst     93099700                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total     93099700                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.000009                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.000009                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.000009                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.000009                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 75159.064327                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.demandAvgMissLatency::total 75159.064327                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 75159.064327                       # average overall miss latency ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::total 75159.064327                       # average overall miss latency ((Tick/Count))
system.cpu.icache.blockedCycles::no_mshrs          149                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs            8                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs      18.625000                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.demandMshrHits::cpu.inst          248                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.demandMshrHits::total           248                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.overallMshrHits::cpu.inst          248                       # number of overall MSHR hits (Count)
system.cpu.icache.overallMshrHits::total          248                       # number of overall MSHR hits (Count)
system.cpu.icache.demandMshrMisses::cpu.inst          607                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total          607                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst          607                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total          607                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst     50108000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total     50108000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst     50108000                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total     50108000                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.000007                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.000007                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.000007                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.000007                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 82550.247117                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 82550.247117                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 82550.247117                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 82550.247117                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.replacements                     36                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst     93098845                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total        93098845                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst          855                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total           855                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst     64261000                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total     64261000                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst     93099700                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total     93099700                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.000009                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.000009                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 75159.064327                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 75159.064327                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrHits::cpu.inst          248                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrHits::total          248                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrMisses::cpu.inst          607                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total          607                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst     50108000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total     50108000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.000007                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.000007                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 82550.247117                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 82550.247117                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 368722953000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.prefetcher.demandMshrMisses          607                       # demands not covered by prefetchs (Count)
system.cpu.icache.prefetcher.pfIssued               0                       # number of hwpf issued (Count)
system.cpu.icache.prefetcher.pfUseful               0                       # number of useful prefetch (Count)
system.cpu.icache.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
system.cpu.icache.prefetcher.accuracy             nan                       # accuracy of the prefetcher (Count)
system.cpu.icache.prefetcher.coverage               0                       # coverage brought by this prefetcher (Count)
system.cpu.icache.prefetcher.pfHitInCache            0                       # number of prefetches hitting in cache (Count)
system.cpu.icache.prefetcher.pfHitInMSHR            0                       # number of prefetches hitting in a MSHR (Count)
system.cpu.icache.prefetcher.pfHitInWB              0                       # number of prefetches hit in the Write Buffer (Count)
system.cpu.icache.prefetcher.pfLate                 0                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified (Count)
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue (Count)
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped (Count)
system.cpu.icache.prefetcher.pfRemovedDemand            0                       # number of prefetches dropped due to a demand for the same address (Count)
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page (Count)
system.cpu.icache.prefetcher.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
system.cpu.icache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 368722953000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse           465.297287                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs             93099452                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs                607                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs           153376.362438                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick               88000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst   465.297287                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst     0.454392                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total        0.454392                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024          571                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::4          571                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024     0.557617                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses          372399407                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses         372399407                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 368722953000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.iew.idleCycles                           0                       # Number of cycles IEW is idle (Cycle)
system.cpu.iew.squashCycles                   7186686                       # Number of cycles IEW is squashing (Cycle)
system.cpu.iew.blockCycles                   73462804                       # Number of cycles IEW is blocking (Cycle)
system.cpu.iew.unblockCycles                    67853                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.iew.dispatchedInsts             1056328705                       # Number of instructions dispatched to IQ (Count)
system.cpu.iew.dispSquashedInsts                  100                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.iew.dispLoadInsts                303717883                       # Number of dispatched load instructions (Count)
system.cpu.iew.dispStoreInsts               293350672                       # Number of dispatched store instructions (Count)
system.cpu.iew.dispNonSpecInsts              35990554                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iew.iqFullEvents                     54885                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.iew.lsqFullEvents                    12604                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.iew.memOrderViolationEvents           2020                       # Number of memory order violations (Count)
system.cpu.iew.predictedTakenIncorrect           4466                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.iew.predictedNotTakenIncorrect        22447                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.iew.branchMispredicts                26913                       # Number of branch mispredicts detected at execute (Count)
system.cpu.iew.instsToCommit                881755934                       # Cumulative count of insts sent to commit (Count)
system.cpu.iew.writebackCount               598559422                       # Cumulative count of insts written-back (Count)
system.cpu.iew.producerInst                 317940132                       # Number of instructions producing a value (Count)
system.cpu.iew.consumerInst                 381652472                       # Number of instructions consuming a value (Count)
system.cpu.iew.wbRate                        1.623331                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.iew.wbFanout                      0.833062                       # Average fanout of values written-back ((Count/Count))
system.cpu.interrupts.clk_domain.clock          16000                       # Clock period in ticks (Tick)
system.cpu.lsq0.forwLoads                     5360187                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads               278400503                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                  250                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                2020                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores              281853623                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                   16                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                  45865                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples           25251793                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean              6.423467                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev             4.734097                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9               25138126     99.55%     99.55% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19                16434      0.07%     99.61% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29                15442      0.06%     99.68% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39                 9344      0.04%     99.71% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49                 6522      0.03%     99.74% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59                 7503      0.03%     99.77% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69                 4561      0.02%     99.79% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79                29253      0.12%     99.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::80-89                 6993      0.03%     99.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::90-99                 5203      0.02%     99.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::100-109               4621      0.02%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119               4065      0.02%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::120-129                874      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139                699      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149                213      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159                178      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169                116      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179                 85      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::180-189                 45      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::190-199                 47      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::200-209                 33      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::210-219                 27      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::220-229                 12      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::230-239                 16      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::240-249                 31      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::250-259                 33      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::260-269                 66      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::270-279                 92      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::280-289                173      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::290-299                165      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows              821      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                5                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value              546                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total             25251793                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.dtb.rdAccesses               266320748                       # TLB accesses on read requests (Count)
system.cpu.mmu.dtb.wrAccesses               220097503                       # TLB accesses on write requests (Count)
system.cpu.mmu.dtb.rdMisses                     31520                       # TLB misses on read requests (Count)
system.cpu.mmu.dtb.wrMisses                    358190                       # TLB misses on write requests (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 368722953000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.rdAccesses                       0                       # TLB accesses on read requests (Count)
system.cpu.mmu.itb.wrAccesses                93099718                       # TLB accesses on write requests (Count)
system.cpu.mmu.itb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.itb.wrMisses                        69                       # TLB misses on write requests (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 368722953000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON 368722953000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                7186686                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                 71635443                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles               120592546                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles            273                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                 157646554                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles              11648240                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts             1097959235                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents               4665944                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents                3267714                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.SQFullEvents                1633508                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.renamedOperands           572611839                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                  2679686612                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups               1104993850                       # Number of integer rename lookups (Count)
system.cpu.rename.fpLookups                      3747                       # Number of floating rename lookups (Count)
system.cpu.rename.committedMaps              79759175                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                492852485                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                       9                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                   8                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                  33308053                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                        874686192                       # The number of ROB reads (Count)
system.cpu.rob.writes                      1448387133                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                 50000001                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                   62368872                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                    89                       # Number of system calls (Count)
system.l2bus.transDist::ReadResp              1571710                       # Transaction distribution (Count)
system.l2bus.transDist::WritebackDirty        2247910                       # Transaction distribution (Count)
system.l2bus.transDist::CleanEvict            1995641                       # Transaction distribution (Count)
system.l2bus.transDist::HardPFReq             1006639                       # Transaction distribution (Count)
system.l2bus.transDist::ReadExReq              547157                       # Transaction distribution (Count)
system.l2bus.transDist::ReadExResp             547157                       # Transaction distribution (Count)
system.l2bus.transDist::ReadSharedReq         1571710                       # Transaction distribution (Count)
system.l2bus.pktCount_system.cpu.icache.mem_side_port::system.l2cache.cpu_side_port         1250                       # Packet count per connected requestor and responder (Count)
system.l2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2cache.cpu_side_port      6353756                       # Packet count per connected requestor and responder (Count)
system.l2bus.pktCount::total                  6355006                       # Packet count per connected requestor and responder (Count)
system.l2bus.pktSize_system.cpu.icache.mem_side_port::system.l2cache.cpu_side_port        38848                       # Cumulative packet size per connected requestor and responder (Byte)
system.l2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2cache.cpu_side_port    207552640                       # Cumulative packet size per connected requestor and responder (Byte)
system.l2bus.pktSize::total                 207591488                       # Cumulative packet size per connected requestor and responder (Byte)
system.l2bus.snoops                           3132918                       # Total snoops (Count)
system.l2bus.snoopTraffic                    71882240                       # Total snoop traffic (Byte)
system.l2bus.snoopFanout::samples             5251785                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::mean               0.000140                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::stdev              0.011813                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::underflows                0      0.00%      0.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::0                   5251052     99.99%     99.99% # Request fanout histogram (Count)
system.l2bus.snoopFanout::1                       733      0.01%    100.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::2                         0      0.00%    100.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::overflows                 0      0.00%    100.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::min_value                 0                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::max_value                 1                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::total               5251785                       # Request fanout histogram (Count)
system.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 368722953000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2bus.reqLayer0.occupancy           7131286360                       # Layer occupancy (ticks) (Tick)
system.l2bus.reqLayer0.utilization                0.0                       # Layer utilization (Ratio)
system.l2bus.respLayer0.occupancy             1821000                       # Layer occupancy (ticks) (Tick)
system.l2bus.respLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.l2bus.respLayer1.occupancy          6354780000                       # Layer occupancy (ticks) (Tick)
system.l2bus.respLayer1.utilization               0.0                       # Layer utilization (Ratio)
system.l2bus.snoop_filter.totRequests         4236139                       # Total number of requests made to the snoop filter. (Count)
system.l2bus.snoop_filter.hitSingleRequests      2117272                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.l2bus.snoop_filter.hitMultiRequests            3                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.l2bus.snoop_filter.totSnoops               730                       # Total number of snoops made to the snoop filter. (Count)
system.l2bus.snoop_filter.hitSingleSnoops          730                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.l2bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.l2cache.demandHits::cpu.inst                 5                       # number of demand (read+write) hits (Count)
system.l2cache.demandHits::cpu.data            225451                       # number of demand (read+write) hits (Count)
system.l2cache.demandHits::cpu.dcache.prefetcher       314929                       # number of demand (read+write) hits (Count)
system.l2cache.demandHits::total               540385                       # number of demand (read+write) hits (Count)
system.l2cache.overallHits::cpu.inst                5                       # number of overall hits (Count)
system.l2cache.overallHits::cpu.data           225451                       # number of overall hits (Count)
system.l2cache.overallHits::cpu.dcache.prefetcher       314929                       # number of overall hits (Count)
system.l2cache.overallHits::total              540385                       # number of overall hits (Count)
system.l2cache.demandMisses::cpu.inst             602                       # number of demand (read+write) misses (Count)
system.l2cache.demandMisses::cpu.data          899225                       # number of demand (read+write) misses (Count)
system.l2cache.demandMisses::cpu.dcache.prefetcher       678655                       # number of demand (read+write) misses (Count)
system.l2cache.demandMisses::total            1578482                       # number of demand (read+write) misses (Count)
system.l2cache.overallMisses::cpu.inst            602                       # number of overall misses (Count)
system.l2cache.overallMisses::cpu.data         899225                       # number of overall misses (Count)
system.l2cache.overallMisses::cpu.dcache.prefetcher       678655                       # number of overall misses (Count)
system.l2cache.overallMisses::total           1578482                       # number of overall misses (Count)
system.l2cache.demandMissLatency::cpu.inst     48225000                       # number of demand (read+write) miss ticks (Tick)
system.l2cache.demandMissLatency::cpu.data  74062706000                       # number of demand (read+write) miss ticks (Tick)
system.l2cache.demandMissLatency::cpu.dcache.prefetcher  58195667275                       # number of demand (read+write) miss ticks (Tick)
system.l2cache.demandMissLatency::total  132306598275                       # number of demand (read+write) miss ticks (Tick)
system.l2cache.overallMissLatency::cpu.inst     48225000                       # number of overall miss ticks (Tick)
system.l2cache.overallMissLatency::cpu.data  74062706000                       # number of overall miss ticks (Tick)
system.l2cache.overallMissLatency::cpu.dcache.prefetcher  58195667275                       # number of overall miss ticks (Tick)
system.l2cache.overallMissLatency::total 132306598275                       # number of overall miss ticks (Tick)
system.l2cache.demandAccesses::cpu.inst           607                       # number of demand (read+write) accesses (Count)
system.l2cache.demandAccesses::cpu.data       1124676                       # number of demand (read+write) accesses (Count)
system.l2cache.demandAccesses::cpu.dcache.prefetcher       993584                       # number of demand (read+write) accesses (Count)
system.l2cache.demandAccesses::total          2118867                       # number of demand (read+write) accesses (Count)
system.l2cache.overallAccesses::cpu.inst          607                       # number of overall (read+write) accesses (Count)
system.l2cache.overallAccesses::cpu.data      1124676                       # number of overall (read+write) accesses (Count)
system.l2cache.overallAccesses::cpu.dcache.prefetcher       993584                       # number of overall (read+write) accesses (Count)
system.l2cache.overallAccesses::total         2118867                       # number of overall (read+write) accesses (Count)
system.l2cache.demandMissRate::cpu.inst      0.991763                       # miss rate for demand accesses (Ratio)
system.l2cache.demandMissRate::cpu.data      0.799541                       # miss rate for demand accesses (Ratio)
system.l2cache.demandMissRate::cpu.dcache.prefetcher     0.683037                       # miss rate for demand accesses (Ratio)
system.l2cache.demandMissRate::total         0.744965                       # miss rate for demand accesses (Ratio)
system.l2cache.overallMissRate::cpu.inst     0.991763                       # miss rate for overall accesses (Ratio)
system.l2cache.overallMissRate::cpu.data     0.799541                       # miss rate for overall accesses (Ratio)
system.l2cache.overallMissRate::cpu.dcache.prefetcher     0.683037                       # miss rate for overall accesses (Ratio)
system.l2cache.overallMissRate::total        0.744965                       # miss rate for overall accesses (Ratio)
system.l2cache.demandAvgMissLatency::cpu.inst 80107.973422                       # average overall miss latency in ticks ((Tick/Count))
system.l2cache.demandAvgMissLatency::cpu.data 82362.819094                       # average overall miss latency in ticks ((Tick/Count))
system.l2cache.demandAvgMissLatency::cpu.dcache.prefetcher 85751.475013                       # average overall miss latency in ticks ((Tick/Count))
system.l2cache.demandAvgMissLatency::total 83818.883126                       # average overall miss latency in ticks ((Tick/Count))
system.l2cache.overallAvgMissLatency::cpu.inst 80107.973422                       # average overall miss latency ((Tick/Count))
system.l2cache.overallAvgMissLatency::cpu.data 82362.819094                       # average overall miss latency ((Tick/Count))
system.l2cache.overallAvgMissLatency::cpu.dcache.prefetcher 85751.475013                       # average overall miss latency ((Tick/Count))
system.l2cache.overallAvgMissLatency::total 83818.883126                       # average overall miss latency ((Tick/Count))
system.l2cache.blockedCycles::no_mshrs              0                       # number of cycles access was blocked (Cycle)
system.l2cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.l2cache.blockedCauses::no_mshrs              0                       # number of times access was blocked (Count)
system.l2cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.l2cache.avgBlocked::no_mshrs               nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2cache.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2cache.writebacks::writebacks         1123160                       # number of writebacks (Count)
system.l2cache.writebacks::total              1123160                       # number of writebacks (Count)
system.l2cache.demandMshrHits::cpu.data         12984                       # number of demand (read+write) MSHR hits (Count)
system.l2cache.demandMshrHits::cpu.dcache.prefetcher        10743                       # number of demand (read+write) MSHR hits (Count)
system.l2cache.demandMshrHits::total            23727                       # number of demand (read+write) MSHR hits (Count)
system.l2cache.overallMshrHits::cpu.data        12984                       # number of overall MSHR hits (Count)
system.l2cache.overallMshrHits::cpu.dcache.prefetcher        10743                       # number of overall MSHR hits (Count)
system.l2cache.overallMshrHits::total           23727                       # number of overall MSHR hits (Count)
system.l2cache.demandMshrMisses::cpu.inst          602                       # number of demand (read+write) MSHR misses (Count)
system.l2cache.demandMshrMisses::cpu.data       886241                       # number of demand (read+write) MSHR misses (Count)
system.l2cache.demandMshrMisses::cpu.dcache.prefetcher       667912                       # number of demand (read+write) MSHR misses (Count)
system.l2cache.demandMshrMisses::total        1554755                       # number of demand (read+write) MSHR misses (Count)
system.l2cache.overallMshrMisses::cpu.inst          602                       # number of overall MSHR misses (Count)
system.l2cache.overallMshrMisses::cpu.data       886241                       # number of overall MSHR misses (Count)
system.l2cache.overallMshrMisses::cpu.dcache.prefetcher       667912                       # number of overall MSHR misses (Count)
system.l2cache.overallMshrMisses::l2cache.prefetcher       575616                       # number of overall MSHR misses (Count)
system.l2cache.overallMshrMisses::total       2130371                       # number of overall MSHR misses (Count)
system.l2cache.demandMshrMissLatency::cpu.inst     42205000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2cache.demandMshrMissLatency::cpu.data  64804818000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2cache.demandMshrMissLatency::cpu.dcache.prefetcher  50920209017                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2cache.demandMshrMissLatency::total 115767232017                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2cache.overallMshrMissLatency::cpu.inst     42205000                       # number of overall MSHR miss ticks (Tick)
system.l2cache.overallMshrMissLatency::cpu.data  64804818000                       # number of overall MSHR miss ticks (Tick)
system.l2cache.overallMshrMissLatency::cpu.dcache.prefetcher  50920209017                       # number of overall MSHR miss ticks (Tick)
system.l2cache.overallMshrMissLatency::l2cache.prefetcher  38248723410                       # number of overall MSHR miss ticks (Tick)
system.l2cache.overallMshrMissLatency::total 154015955427                       # number of overall MSHR miss ticks (Tick)
system.l2cache.demandMshrMissRate::cpu.inst     0.991763                       # mshr miss ratio for demand accesses (Ratio)
system.l2cache.demandMshrMissRate::cpu.data     0.787997                       # mshr miss ratio for demand accesses (Ratio)
system.l2cache.demandMshrMissRate::cpu.dcache.prefetcher     0.672225                       # mshr miss ratio for demand accesses (Ratio)
system.l2cache.demandMshrMissRate::total     0.733767                       # mshr miss ratio for demand accesses (Ratio)
system.l2cache.overallMshrMissRate::cpu.inst     0.991763                       # mshr miss ratio for overall accesses (Ratio)
system.l2cache.overallMshrMissRate::cpu.data     0.787997                       # mshr miss ratio for overall accesses (Ratio)
system.l2cache.overallMshrMissRate::cpu.dcache.prefetcher     0.672225                       # mshr miss ratio for overall accesses (Ratio)
system.l2cache.overallMshrMissRate::l2cache.prefetcher          inf                       # mshr miss ratio for overall accesses (Ratio)
system.l2cache.overallMshrMissRate::total     1.005429                       # mshr miss ratio for overall accesses (Ratio)
system.l2cache.demandAvgMshrMissLatency::cpu.inst 70107.973422                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.demandAvgMshrMissLatency::cpu.data 73123.245257                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.demandAvgMshrMissLatency::cpu.dcache.prefetcher 76237.901126                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.demandAvgMshrMissLatency::total 74460.112376                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.overallAvgMshrMissLatency::cpu.inst 70107.973422                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.overallAvgMshrMissLatency::cpu.data 73123.245257                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.overallAvgMshrMissLatency::cpu.dcache.prefetcher 76237.901126                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.overallAvgMshrMissLatency::l2cache.prefetcher 66448.332586                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.overallAvgMshrMissLatency::total 72295.368003                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.replacements                   2126279                       # number of replacements (Count)
system.l2cache.CleanEvict.mshrMisses::writebacks           38                       # number of CleanEvict MSHR misses (Count)
system.l2cache.CleanEvict.mshrMisses::total           38                       # number of CleanEvict MSHR misses (Count)
system.l2cache.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2cache.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2cache.HardPFReq.mshrMisses::l2cache.prefetcher       575616                       # number of HardPFReq MSHR misses (Count)
system.l2cache.HardPFReq.mshrMisses::total       575616                       # number of HardPFReq MSHR misses (Count)
system.l2cache.HardPFReq.mshrMissLatency::l2cache.prefetcher  38248723410                       # number of HardPFReq MSHR miss ticks (Tick)
system.l2cache.HardPFReq.mshrMissLatency::total  38248723410                       # number of HardPFReq MSHR miss ticks (Tick)
system.l2cache.HardPFReq.mshrMissRate::l2cache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.l2cache.HardPFReq.mshrMissRate::total          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
system.l2cache.HardPFReq.avgMshrMissLatency::l2cache.prefetcher 66448.332586                       # average HardPFReq mshr miss latency ((Tick/Count))
system.l2cache.HardPFReq.avgMshrMissLatency::total 66448.332586                       # average HardPFReq mshr miss latency ((Tick/Count))
system.l2cache.ReadExReq.hits::cpu.data        126151                       # number of ReadExReq hits (Count)
system.l2cache.ReadExReq.hits::total           126151                       # number of ReadExReq hits (Count)
system.l2cache.ReadExReq.misses::cpu.data       421006                       # number of ReadExReq misses (Count)
system.l2cache.ReadExReq.misses::total         421006                       # number of ReadExReq misses (Count)
system.l2cache.ReadExReq.missLatency::cpu.data  36326566000                       # number of ReadExReq miss ticks (Tick)
system.l2cache.ReadExReq.missLatency::total  36326566000                       # number of ReadExReq miss ticks (Tick)
system.l2cache.ReadExReq.accesses::cpu.data       547157                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2cache.ReadExReq.accesses::total       547157                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2cache.ReadExReq.missRate::cpu.data     0.769443                       # miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.missRate::total     0.769443                       # miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.avgMissLatency::cpu.data 86285.150330                       # average ReadExReq miss latency ((Tick/Count))
system.l2cache.ReadExReq.avgMissLatency::total 86285.150330                       # average ReadExReq miss latency ((Tick/Count))
system.l2cache.ReadExReq.mshrMisses::cpu.data       421006                       # number of ReadExReq MSHR misses (Count)
system.l2cache.ReadExReq.mshrMisses::total       421006                       # number of ReadExReq MSHR misses (Count)
system.l2cache.ReadExReq.mshrMissLatency::cpu.data  32116506000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2cache.ReadExReq.mshrMissLatency::total  32116506000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2cache.ReadExReq.mshrMissRate::cpu.data     0.769443                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.mshrMissRate::total     0.769443                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.avgMshrMissLatency::cpu.data 76285.150330                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2cache.ReadExReq.avgMshrMissLatency::total 76285.150330                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.hits::cpu.inst            5                       # number of ReadSharedReq hits (Count)
system.l2cache.ReadSharedReq.hits::cpu.data        99300                       # number of ReadSharedReq hits (Count)
system.l2cache.ReadSharedReq.hits::cpu.dcache.prefetcher       314929                       # number of ReadSharedReq hits (Count)
system.l2cache.ReadSharedReq.hits::total       414234                       # number of ReadSharedReq hits (Count)
system.l2cache.ReadSharedReq.misses::cpu.inst          602                       # number of ReadSharedReq misses (Count)
system.l2cache.ReadSharedReq.misses::cpu.data       478219                       # number of ReadSharedReq misses (Count)
system.l2cache.ReadSharedReq.misses::cpu.dcache.prefetcher       678655                       # number of ReadSharedReq misses (Count)
system.l2cache.ReadSharedReq.misses::total      1157476                       # number of ReadSharedReq misses (Count)
system.l2cache.ReadSharedReq.missLatency::cpu.inst     48225000                       # number of ReadSharedReq miss ticks (Tick)
system.l2cache.ReadSharedReq.missLatency::cpu.data  37736140000                       # number of ReadSharedReq miss ticks (Tick)
system.l2cache.ReadSharedReq.missLatency::cpu.dcache.prefetcher  58195667275                       # number of ReadSharedReq miss ticks (Tick)
system.l2cache.ReadSharedReq.missLatency::total  95980032275                       # number of ReadSharedReq miss ticks (Tick)
system.l2cache.ReadSharedReq.accesses::cpu.inst          607                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2cache.ReadSharedReq.accesses::cpu.data       577519                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2cache.ReadSharedReq.accesses::cpu.dcache.prefetcher       993584                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2cache.ReadSharedReq.accesses::total      1571710                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2cache.ReadSharedReq.missRate::cpu.inst     0.991763                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.missRate::cpu.data     0.828058                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.missRate::cpu.dcache.prefetcher     0.683037                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.missRate::total     0.736444                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.avgMissLatency::cpu.inst 80107.973422                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMissLatency::cpu.data 78909.746371                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMissLatency::cpu.dcache.prefetcher 85751.475013                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMissLatency::total 82921.833606                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.mshrHits::cpu.data        12984                       # number of ReadSharedReq MSHR hits (Count)
system.l2cache.ReadSharedReq.mshrHits::cpu.dcache.prefetcher        10743                       # number of ReadSharedReq MSHR hits (Count)
system.l2cache.ReadSharedReq.mshrHits::total        23727                       # number of ReadSharedReq MSHR hits (Count)
system.l2cache.ReadSharedReq.mshrMisses::cpu.inst          602                       # number of ReadSharedReq MSHR misses (Count)
system.l2cache.ReadSharedReq.mshrMisses::cpu.data       465235                       # number of ReadSharedReq MSHR misses (Count)
system.l2cache.ReadSharedReq.mshrMisses::cpu.dcache.prefetcher       667912                       # number of ReadSharedReq MSHR misses (Count)
system.l2cache.ReadSharedReq.mshrMisses::total      1133749                       # number of ReadSharedReq MSHR misses (Count)
system.l2cache.ReadSharedReq.mshrMissLatency::cpu.inst     42205000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2cache.ReadSharedReq.mshrMissLatency::cpu.data  32688312000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2cache.ReadSharedReq.mshrMissLatency::cpu.dcache.prefetcher  50920209017                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2cache.ReadSharedReq.mshrMissLatency::total  83650726017                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2cache.ReadSharedReq.mshrMissRate::cpu.inst     0.991763                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.mshrMissRate::cpu.data     0.805575                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.mshrMissRate::cpu.dcache.prefetcher     0.672225                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.mshrMissRate::total     0.721347                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.avgMshrMissLatency::cpu.inst 70107.973422                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMshrMissLatency::cpu.data 70261.936441                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMshrMissLatency::cpu.dcache.prefetcher 76237.901126                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMshrMissLatency::total 73782.403351                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2cache.WritebackDirty.hits::writebacks      1124750                       # number of WritebackDirty hits (Count)
system.l2cache.WritebackDirty.hits::total      1124750                       # number of WritebackDirty hits (Count)
system.l2cache.WritebackDirty.accesses::writebacks      1124750                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2cache.WritebackDirty.accesses::total      1124750                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 368722953000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2cache.prefetcher.demandMshrMisses      1554755                       # demands not covered by prefetchs (Count)
system.l2cache.prefetcher.pfIssued             600935                       # number of hwpf issued (Count)
system.l2cache.prefetcher.pfUnused              11544                       # number of HardPF blocks evicted w/o reference (Count)
system.l2cache.prefetcher.pfUseful             540344                       # number of useful prefetch (Count)
system.l2cache.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
system.l2cache.prefetcher.accuracy           0.899172                       # accuracy of the prefetcher (Count)
system.l2cache.prefetcher.coverage           0.257909                       # coverage brought by this prefetcher (Count)
system.l2cache.prefetcher.pfHitInCache          12153                       # number of prefetches hitting in cache (Count)
system.l2cache.prefetcher.pfHitInMSHR           13166                       # number of prefetches hitting in a MSHR (Count)
system.l2cache.prefetcher.pfHitInWB                 0                       # number of prefetches hit in the Write Buffer (Count)
system.l2cache.prefetcher.pfLate                25319                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
system.l2cache.prefetcher.pfIdentified         601204                       # number of prefetch candidates identified (Count)
system.l2cache.prefetcher.pfBufferHit              26                       # number of redundant prefetches already in prefetch queue (Count)
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped (Count)
system.l2cache.prefetcher.pfRemovedDemand          212                       # number of prefetches dropped due to a demand for the same address (Count)
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size (Count)
system.l2cache.prefetcher.pfSpanPage           164864                       # number of prefetches that crossed the page (Count)
system.l2cache.prefetcher.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
system.l2cache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 368722953000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2cache.tags.tagsInUse             3983.832600                       # Average ticks per tags in use ((Tick/Count))
system.l2cache.tags.totalRefs                 4787987                       # Total number of references to valid blocks. (Count)
system.l2cache.tags.sampledRefs               2130375                       # Sample count of references to valid blocks. (Count)
system.l2cache.tags.avgRefs                  2.247486                       # Average number of references to valid blocks. ((Count/Count))
system.l2cache.tags.warmupTick                  77000                       # The tick when the warmup percentage was hit. (Tick)
system.l2cache.tags.occupancies::writebacks     0.047317                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2cache.tags.occupancies::cpu.inst    13.577705                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2cache.tags.occupancies::cpu.data  1551.121147                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2cache.tags.occupancies::cpu.dcache.prefetcher  1227.714130                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2cache.tags.occupancies::l2cache.prefetcher  1191.372302                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2cache.tags.avgOccs::writebacks      0.000012                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.avgOccs::cpu.inst        0.003315                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.avgOccs::cpu.data        0.378692                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.avgOccs::cpu.dcache.prefetcher     0.299735                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.avgOccs::l2cache.prefetcher     0.290862                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.avgOccs::total           0.972615                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.occupanciesTaskId::1022         2265                       # Occupied blocks per task id (Count)
system.l2cache.tags.occupanciesTaskId::1024         1831                       # Occupied blocks per task id (Count)
system.l2cache.tags.ageTaskId_1022::2             295                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ageTaskId_1022::3            1970                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ageTaskId_1024::0               2                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ageTaskId_1024::1              19                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ageTaskId_1024::2             181                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ageTaskId_1024::3            1629                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ratioOccsTaskId::1022     0.552979                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2cache.tags.ratioOccsTaskId::1024     0.447021                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2cache.tags.tagAccesses              36019463                       # Number of tag accesses (Count)
system.l2cache.tags.dataAccesses             36019463                       # Number of data accesses (Count)
system.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 368722953000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.avgPriority_writebacks::samples   1123160.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.inst::samples       602.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.data::samples    886241.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.dcache.prefetcher::samples    667913.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_l2cache.prefetcher::samples    575615.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrl.priorityMaxLatency       0.015317804500                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrl.numReadWriteTurnArounds         64452                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrl.numWriteReadTurnArounds         64452                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrl.numStayReadState              5317019                       # Number of times bus staying in READ state (Count)
system.mem_ctrl.numStayWriteState             1060995                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrl.readReqs                      2130371                       # Number of read requests accepted (Count)
system.mem_ctrl.writeReqs                     1123160                       # Number of write requests accepted (Count)
system.mem_ctrl.readBursts                    2130371                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrl.writeBursts                   1123160                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrl.servicedByWrQ                       0                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrl.mergedWrBursts                      0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrl.avgRdQLen                        1.71                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrl.avgWrQLen                       25.89                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::6                2130371                       # Read request sizes (log2) (Count)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::6               1123160                       # Write request sizes (log2) (Count)
system.mem_ctrl.rdQLenPdf::0                  1123969                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::1                   521171                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::2                   177025                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::3                   152713                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::4                   143287                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::5                     9767                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::6                     2195                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::7                      158                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::8                       62                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::9                       21                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::10                       3                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::0                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::1                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::2                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::3                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::4                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::5                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::6                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::7                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::8                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::9                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::10                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::11                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::12                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::13                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::14                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::15                   26514                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::16                   26721                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::17                   62121                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::18                   62696                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::19                   63127                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::20                   63215                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::21                   64494                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::22                   64486                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::23                   64497                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::24                   64524                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::25                   66152                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::26                   66237                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::27                   65222                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::28                   64503                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::29                   77668                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::30                   64502                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::31                   81065                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::32                   75390                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::33                       9                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::34                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::35                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.rdPerTurnAround::samples        64452                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::mean       33.053482                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::gmean      30.335414                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::stdev      41.859303                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::0-127          64361     99.86%     99.86% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::128-255           15      0.02%     99.88% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::256-383           12      0.02%     99.90% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::384-511            1      0.00%     99.90% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::512-639            3      0.00%     99.91% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::640-767            4      0.01%     99.91% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::768-895           12      0.02%     99.93% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::896-1023           11      0.02%     99.95% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::1024-1151           13      0.02%     99.97% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::1152-1279            3      0.00%     99.97% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::1280-1407            1      0.00%     99.98% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::1408-1535            3      0.00%     99.98% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::1664-1791            3      0.00%     99.98% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::1792-1919            1      0.00%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::2048-2175            2      0.00%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::2176-2303            3      0.00%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::2304-2431            2      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::2432-2559            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::2560-2687            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::total          64452                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.wrPerTurnAround::samples        64452                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::mean       17.425945                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::gmean      17.318755                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::stdev       2.014261                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::16             37481     58.15%     58.15% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::17                 3      0.00%     58.16% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::18             15360     23.83%     81.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::19              1021      1.58%     83.57% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::20                33      0.05%     83.63% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::21              5411      8.40%     92.02% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::22              5069      7.86%     99.89% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::23                74      0.11%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::total          64452                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.bytesReadWrQ                        0                       # Total number of bytes read from write queue (Byte)
system.mem_ctrl.bytesReadSys                136343744                       # Total read bytes from the system interface side (Byte)
system.mem_ctrl.bytesWrittenSys              71882240                       # Total written bytes from the system interface side (Byte)
system.mem_ctrl.avgRdBWSys               369772868.46582615                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.avgWrBWSys               194949187.22892740                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.totGap                   368720789000                       # Total gap between requests (Tick)
system.mem_ctrl.avgGap                      113329.42                       # Average gap between requests ((Tick/Count))
system.mem_ctrl.requestorReadBytes::cpu.inst        38528                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorReadBytes::cpu.data     56719424                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorReadBytes::cpu.dcache.prefetcher     42746432                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorReadBytes::l2cache.prefetcher     36839360                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorWriteBytes::writebacks     71880768                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrl.requestorReadRate::cpu.inst 104490.376003253579                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorReadRate::cpu.data 153826669.965945929289                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorReadRate::cpu.dcache.prefetcher 115931030.743290871382                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorReadRate::l2cache.prefetcher 99910677.380586057901                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorWriteRate::writebacks 194945195.071704685688                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrl.requestorReadAccesses::cpu.inst          602                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorReadAccesses::cpu.data       886241                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorReadAccesses::cpu.dcache.prefetcher       667913                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorReadAccesses::l2cache.prefetcher       575615                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorWriteAccesses::writebacks      1123160                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrl.requestorReadTotalLat::cpu.inst     17310746                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorReadTotalLat::cpu.data  28187246662                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorReadTotalLat::cpu.dcache.prefetcher  22322036477                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorReadTotalLat::l2cache.prefetcher  20250575255                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorWriteTotalLat::writebacks 9086030581288                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrl.requestorReadAvgLat::cpu.inst     28755.39                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorReadAvgLat::cpu.data     31805.40                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorReadAvgLat::cpu.dcache.prefetcher     33420.57                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorReadAvgLat::l2cache.prefetcher     35180.76                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorWriteAvgLat::writebacks   8089702.79                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrl.dram.bytesRead::cpu.inst        38528                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::cpu.data     56719424                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::cpu.dcache.prefetcher     42746432                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::l2cache.prefetcher     36839360                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::total       136343744                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::cpu.inst        38528                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::total        38528                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesWritten::writebacks     71882240                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.bytesWritten::total     71882240                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.numReads::cpu.inst           602                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::cpu.data        886241                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::cpu.dcache.prefetcher       667913                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::l2cache.prefetcher       575615                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::total          2130371                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::writebacks      1123160                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::total         1123160                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.bwRead::cpu.inst          104490                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::cpu.data       153826670                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::cpu.dcache.prefetcher    115931031                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::l2cache.prefetcher     99910677                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::total          369772868                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::cpu.inst       104490                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::total         104490                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::writebacks    194949187                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::total         194949187                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::writebacks    194949187                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.inst         104490                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.data      153826670                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.dcache.prefetcher    115931031                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::l2cache.prefetcher     99910677                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::total         564722056                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.readBursts               2130371                       # Number of DRAM read bursts (Count)
system.mem_ctrl.dram.writeBursts              1123137                       # Number of DRAM write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::0        133200                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::1        133023                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::2        133015                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::3        133011                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::4        133527                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::5        133482                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::6        133402                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::7        133362                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::8        133344                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::9        133150                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::10       133098                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::11       133006                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::12       132914                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::13       132886                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::14       132995                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::15       132956                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::0         70367                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::1         70276                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::2         70307                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::3         70297                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::4         70169                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::5         70144                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::6         70144                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::7         70144                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::8         70144                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::9         70144                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::10        70144                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::11        70144                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::12        70080                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::13        70133                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::14        70273                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::15        70227                       # Per bank write bursts (Count)
system.mem_ctrl.dram.totQLat              30832712890                       # Total ticks spent queuing (Tick)
system.mem_ctrl.dram.totBusLat            10651855000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrl.dram.totMemAccLat         70777169140                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrl.dram.avgQLat                 14472.93                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgBusLat                5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgMemAccLat            33222.93                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.readRowHits              1904555                       # Number of row buffer hits during reads (Count)
system.mem_ctrl.dram.writeRowHits             1012557                       # Number of row buffer hits during writes (Count)
system.mem_ctrl.dram.readRowHitRate             89.40                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrl.dram.writeRowHitRate            90.15                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrl.dram.bytesPerActivate::samples       336395                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::mean   618.987940                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::gmean   482.046717                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::stdev   345.923421                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::0-127        19026      5.66%      5.66% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::128-255        46357     13.78%     19.44% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::256-383        25267      7.51%     26.95% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::384-511        23044      6.85%     33.80% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::512-639        70293     20.90%     54.69% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::640-767        15013      4.46%     59.16% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::768-895        13174      3.92%     63.07% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::896-1023        18097      5.38%     68.45% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::1024-1151       106124     31.55%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::total       336395                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesRead              136343744                       # Total bytes read (Byte)
system.mem_ctrl.dram.bytesWritten            71880768                       # Total bytes written (Byte)
system.mem_ctrl.dram.avgRdBW               369.772868                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.avgWrBW               194.945195                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.peakBW                  12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrl.dram.busUtil                     4.41                       # Data bus utilization in percentage (Ratio)
system.mem_ctrl.dram.busUtilRead                 2.89                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrl.dram.busUtilWrite                1.52                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrl.dram.pageHitRate                89.66                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED 368722953000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.dram.rank0.actEnergy       1202161800                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preEnergy        638960355                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.readEnergy      7611397080                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.writeEnergy     2932846560                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.refreshEnergy 29106277200.000004                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actBackEnergy 118115879940                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preBackEnergy  42123610080                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.totalEnergy   201731133015                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.averagePower    547.107609                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::IDLE 107965909527                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::REF  12312300000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT 248444743473                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.actEnergy       1199705640                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preEnergy        637658670                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.readEnergy      7599451860                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.writeEnergy     2929928580                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.refreshEnergy 29106277200.000004                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actBackEnergy 117767628750                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preBackEnergy  42416874240                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.totalEnergy   201657524940                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.averagePower    546.907979                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::IDLE 108732569039                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::REF  12312300000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT 247678083961                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED 368722953000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp             1709365                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty       1123160                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict           1002428                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq             421006                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp            421006                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq        1709365                       # Transaction distribution (Count)
system.membus.pktCount_system.l2cache.mem_side_port::system.mem_ctrl.port      6386330                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2cache.mem_side_port::total      6386330                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                 6386330                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2cache.mem_side_port::system.mem_ctrl.port    208225984                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2cache.mem_side_port::total    208225984                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                208225984                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples            2130371                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                  2130371    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total              2130371                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 368722953000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer2.occupancy          8775379426                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (Ratio)
system.membus.respLayer0.occupancy        11041055039                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests        4255959                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests      2125588                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
