// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition"

// DATE "02/28/2026 16:36:03"

// 
// Device: Altera EP2C35F672C6 Package FBGA672
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module axi_4_lite (
	clk,
	reset,
	awaddr,
	awaddr_valid,
	awready,
	wdata,
	wstrb,
	wdata_valid,
	wready,
	bready,
	bdata,
	bvalid,
	araddr,
	araddr_valid,
	arready,
	rready,
	rvalid,
	rdata,
	rresp);
input 	clk;
input 	reset;
input 	[3:0] awaddr;
input 	awaddr_valid;
output 	awready;
input 	[31:0] wdata;
input 	[3:0] wstrb;
input 	wdata_valid;
output 	wready;
input 	bready;
output 	[1:0] bdata;
output 	bvalid;
input 	[3:0] araddr;
input 	araddr_valid;
output 	arready;
input 	rready;
output 	rvalid;
output 	[31:0] rdata;
output 	[1:0] rresp;

// Design Ports Information
// awaddr[0]	=>  Location: PIN_J5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// awaddr[1]	=>  Location: PIN_AE15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// awready	=>  Location: PIN_E26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// wready	=>  Location: PIN_T23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// bdata[0]	=>  Location: PIN_AA5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// bdata[1]	=>  Location: PIN_T8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// bvalid	=>  Location: PIN_D26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// araddr[0]	=>  Location: PIN_AA15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// araddr[1]	=>  Location: PIN_AA14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// arready	=>  Location: PIN_J23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rvalid	=>  Location: PIN_E23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rdata[0]	=>  Location: PIN_B23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rdata[1]	=>  Location: PIN_A22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rdata[2]	=>  Location: PIN_B24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rdata[3]	=>  Location: PIN_B22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rdata[4]	=>  Location: PIN_A23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rdata[5]	=>  Location: PIN_C21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rdata[6]	=>  Location: PIN_A21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rdata[7]	=>  Location: PIN_B25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rdata[8]	=>  Location: PIN_P17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rdata[9]	=>  Location: PIN_P23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rdata[10]	=>  Location: PIN_K25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rdata[11]	=>  Location: PIN_E22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rdata[12]	=>  Location: PIN_M23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rdata[13]	=>  Location: PIN_T22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rdata[14]	=>  Location: PIN_K26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rdata[15]	=>  Location: PIN_P24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rdata[16]	=>  Location: PIN_L20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rdata[17]	=>  Location: PIN_J18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rdata[18]	=>  Location: PIN_L19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rdata[19]	=>  Location: PIN_K17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rdata[20]	=>  Location: PIN_R25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rdata[21]	=>  Location: PIN_J22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rdata[22]	=>  Location: PIN_C25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rdata[23]	=>  Location: PIN_B21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rdata[24]	=>  Location: PIN_R24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rdata[25]	=>  Location: PIN_R20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rdata[26]	=>  Location: PIN_M19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rdata[27]	=>  Location: PIN_K23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rdata[28]	=>  Location: PIN_K21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rdata[29]	=>  Location: PIN_M21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rdata[30]	=>  Location: PIN_M20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rdata[31]	=>  Location: PIN_N20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rresp[0]	=>  Location: PIN_B8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// rresp[1]	=>  Location: PIN_AE10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// clk	=>  Location: PIN_P2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// awaddr_valid	=>  Location: PIN_C23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// reset	=>  Location: PIN_J21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// wdata_valid	=>  Location: PIN_L23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// bready	=>  Location: PIN_H23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// araddr_valid	=>  Location: PIN_H25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// rready	=>  Location: PIN_F21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// araddr[3]	=>  Location: PIN_K18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// araddr[2]	=>  Location: PIN_K19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// wdata[0]	=>  Location: PIN_F24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// wstrb[0]	=>  Location: PIN_G22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// wdata[1]	=>  Location: PIN_G23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// wdata[2]	=>  Location: PIN_C24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// wdata[3]	=>  Location: PIN_N18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// wdata[4]	=>  Location: PIN_G21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// wdata[5]	=>  Location: PIN_D25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// wdata[6]	=>  Location: PIN_G24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// wdata[7]	=>  Location: PIN_K22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// wdata[8]	=>  Location: PIN_G25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// wstrb[1]	=>  Location: PIN_L24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// wdata[9]	=>  Location: PIN_H24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// wdata[10]	=>  Location: PIN_F26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// wdata[11]	=>  Location: PIN_K24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// wdata[12]	=>  Location: PIN_H26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// wdata[13]	=>  Location: PIN_H19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// wdata[14]	=>  Location: PIN_P18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// wdata[15]	=>  Location: PIN_J24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// wdata[16]	=>  Location: PIN_H21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// wstrb[2]	=>  Location: PIN_J20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// wdata[17]	=>  Location: PIN_E24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// wdata[18]	=>  Location: PIN_C22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// wdata[19]	=>  Location: PIN_D21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// wdata[20]	=>  Location: PIN_F20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// wdata[21]	=>  Location: PIN_L21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// wdata[22]	=>  Location: PIN_D23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// wdata[23]	=>  Location: PIN_F23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// wdata[24]	=>  Location: PIN_L25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// wstrb[3]	=>  Location: PIN_N24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// wdata[25]	=>  Location: PIN_M24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// wdata[26]	=>  Location: PIN_J25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// wdata[27]	=>  Location: PIN_F25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// wdata[28]	=>  Location: PIN_N23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// wdata[29]	=>  Location: PIN_M22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// wdata[30]	=>  Location: PIN_M25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// wdata[31]	=>  Location: PIN_J26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// awaddr[3]	=>  Location: PIN_G26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// awaddr[2]	=>  Location: PIN_E25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("axi_4_lite_v_fast.sdo");
// synopsys translate_on

wire \clear_aen~regout ;
wire \register[2][1]~regout ;
wire \register[0][1]~regout ;
wire \Mux30~0_combout ;
wire \register[3][3]~regout ;
wire \register[1][5]~regout ;
wire \register[3][6]~regout ;
wire \register[2][7]~regout ;
wire \register[0][7]~regout ;
wire \Mux24~0_combout ;
wire \register[3][8]~regout ;
wire \register[2][11]~regout ;
wire \register[0][11]~regout ;
wire \Mux20~0_combout ;
wire \register[2][12]~regout ;
wire \register[1][15]~regout ;
wire \register[2][16]~regout ;
wire \register[1][16]~regout ;
wire \register[2][17]~regout ;
wire \register[2][18]~regout ;
wire \register[1][18]~regout ;
wire \register[1][19]~regout ;
wire \register[1][20]~regout ;
wire \register[0][20]~regout ;
wire \Mux11~0_combout ;
wire \register[2][22]~regout ;
wire \register[1][23]~regout ;
wire \register[2][24]~regout ;
wire \register[1][25]~regout ;
wire \register[3][26]~regout ;
wire \register[1][27]~regout ;
wire \register[1][28]~regout ;
wire \register[0][28]~regout ;
wire \Mux3~0_combout ;
wire \register[3][30]~regout ;
wire \register[1][31]~regout ;
wire \clear_aen~0_combout ;
wire \rready~combout ;
wire \register[2][1]~feeder_combout ;
wire \register[3][3]~feeder_combout ;
wire \register[2][7]~feeder_combout ;
wire \register[2][12]~feeder_combout ;
wire \register[1][15]~feeder_combout ;
wire \register[1][16]~feeder_combout ;
wire \register[2][17]~feeder_combout ;
wire \register[2][18]~feeder_combout ;
wire \register[1][18]~feeder_combout ;
wire \register[1][19]~feeder_combout ;
wire \register[1][20]~feeder_combout ;
wire \register[2][24]~feeder_combout ;
wire \register[3][26]~feeder_combout ;
wire \register[1][27]~feeder_combout ;
wire \register[3][30]~feeder_combout ;
wire \register[1][31]~feeder_combout ;
wire \clk~combout ;
wire \clk~clkctrl_outclk ;
wire \awaddr_valid~combout ;
wire \awready~0_combout ;
wire \reset~combout ;
wire \awready~reg0_regout ;
wire \wdata_valid~combout ;
wire \aen~0_combout ;
wire \aen~regout ;
wire \wready~0_combout ;
wire \wready~reg0_regout ;
wire \bready~combout ;
wire \bvalid~0_combout ;
wire \bvalid~reg0_regout ;
wire \araddr_valid~combout ;
wire \rvalid~0_combout ;
wire \rvalid~reg0_regout ;
wire \arready~0_combout ;
wire \arready~reg0_regout ;
wire \addr_latch[3]~feeder_combout ;
wire \addr_latch[3]~0_combout ;
wire \addr_latch[2]~feeder_combout ;
wire \register[0][8]~0_combout ;
wire \register[3][0]~4_combout ;
wire \register[3][0]~regout ;
wire \register[0][0]~3_combout ;
wire \register[0][0]~regout ;
wire \register[1][0]~2_combout ;
wire \register[1][0]~regout ;
wire \Mux31~0_combout ;
wire \register[2][0]~feeder_combout ;
wire \register[2][0]~1_combout ;
wire \register[2][0]~regout ;
wire \Mux31~1_combout ;
wire \rdata[0]~0_combout ;
wire \rdata[0]~reg0_regout ;
wire \register[1][1]~feeder_combout ;
wire \register[1][1]~regout ;
wire \register[3][1]~feeder_combout ;
wire \register[3][1]~regout ;
wire \Mux30~1_combout ;
wire \rdata[1]~reg0_regout ;
wire \register[0][2]~regout ;
wire \register[1][2]~feeder_combout ;
wire \register[1][2]~regout ;
wire \Mux29~0_combout ;
wire \register[2][2]~feeder_combout ;
wire \register[2][2]~regout ;
wire \register[3][2]~feeder_combout ;
wire \register[3][2]~regout ;
wire \Mux29~1_combout ;
wire \rdata[2]~reg0_regout ;
wire \register[1][3]~regout ;
wire \register[0][3]~regout ;
wire \register[2][3]~feeder_combout ;
wire \register[2][3]~regout ;
wire \Mux28~0_combout ;
wire \Mux28~1_combout ;
wire \rdata[3]~reg0_regout ;
wire \register[0][4]~regout ;
wire \register[1][4]~regout ;
wire \Mux27~0_combout ;
wire \register[2][4]~feeder_combout ;
wire \register[2][4]~regout ;
wire \register[3][4]~feeder_combout ;
wire \register[3][4]~regout ;
wire \Mux27~1_combout ;
wire \rdata[4]~reg0_regout ;
wire \register[3][5]~feeder_combout ;
wire \register[3][5]~regout ;
wire \register[0][5]~regout ;
wire \register[2][5]~feeder_combout ;
wire \register[2][5]~regout ;
wire \Mux26~0_combout ;
wire \Mux26~1_combout ;
wire \rdata[5]~reg0_regout ;
wire \register[0][6]~regout ;
wire \register[1][6]~feeder_combout ;
wire \register[1][6]~regout ;
wire \Mux25~0_combout ;
wire \register[2][6]~regout ;
wire \Mux25~1_combout ;
wire \rdata[6]~reg0_regout ;
wire \register[3][7]~feeder_combout ;
wire \register[3][7]~regout ;
wire \register[1][7]~feeder_combout ;
wire \register[1][7]~regout ;
wire \Mux24~1_combout ;
wire \rdata[7]~reg0_regout ;
wire \register[0][8]~7_combout ;
wire \register[0][8]~regout ;
wire \register[1][8]~feeder_combout ;
wire \register[1][8]~6_combout ;
wire \register[1][8]~regout ;
wire \Mux23~0_combout ;
wire \register[2][8]~5_combout ;
wire \register[2][8]~regout ;
wire \Mux23~1_combout ;
wire \rdata[8]~reg0_regout ;
wire \register[1][9]~feeder_combout ;
wire \register[1][9]~regout ;
wire \register[0][9]~regout ;
wire \register[2][9]~feeder_combout ;
wire \register[2][9]~regout ;
wire \Mux22~0_combout ;
wire \register[3][9]~feeder_combout ;
wire \register[3][8]~8_combout ;
wire \register[3][9]~regout ;
wire \Mux22~1_combout ;
wire \rdata[9]~reg0_regout ;
wire \register[2][10]~regout ;
wire \register[0][10]~regout ;
wire \register[1][10]~feeder_combout ;
wire \register[1][10]~regout ;
wire \Mux21~0_combout ;
wire \register[3][10]~regout ;
wire \Mux21~1_combout ;
wire \rdata[10]~reg0_regout ;
wire \register[1][11]~feeder_combout ;
wire \register[1][11]~regout ;
wire \register[3][11]~regout ;
wire \Mux20~1_combout ;
wire \rdata[11]~reg0_regout ;
wire \register[3][12]~regout ;
wire \register[1][12]~feeder_combout ;
wire \register[1][12]~regout ;
wire \register[0][12]~regout ;
wire \Mux19~0_combout ;
wire \Mux19~1_combout ;
wire \rdata[12]~reg0_regout ;
wire \register[2][13]~regout ;
wire \register[0][13]~regout ;
wire \Mux18~0_combout ;
wire \register[1][13]~feeder_combout ;
wire \register[1][13]~regout ;
wire \register[3][13]~feeder_combout ;
wire \register[3][13]~regout ;
wire \Mux18~1_combout ;
wire \rdata[13]~reg0_regout ;
wire \register[2][14]~feeder_combout ;
wire \register[2][14]~regout ;
wire \register[3][14]~feeder_combout ;
wire \register[3][14]~regout ;
wire \register[0][14]~regout ;
wire \register[1][14]~feeder_combout ;
wire \register[1][14]~regout ;
wire \Mux17~0_combout ;
wire \Mux17~1_combout ;
wire \rdata[14]~reg0_regout ;
wire \register[2][15]~regout ;
wire \register[0][15]~regout ;
wire \Mux16~0_combout ;
wire \register[3][15]~regout ;
wire \Mux16~1_combout ;
wire \rdata[15]~reg0_regout ;
wire \register[0][16]~11_combout ;
wire \register[0][16]~regout ;
wire \Mux15~0_combout ;
wire \register[3][16]~12_combout ;
wire \register[3][16]~regout ;
wire \Mux15~1_combout ;
wire \rdata[16]~reg0_regout ;
wire \register[0][17]~regout ;
wire \Mux14~0_combout ;
wire \register[1][16]~10_combout ;
wire \register[1][17]~regout ;
wire \register[3][17]~feeder_combout ;
wire \register[3][17]~regout ;
wire \Mux14~1_combout ;
wire \rdata[17]~reg0_regout ;
wire \register[3][18]~regout ;
wire \register[0][18]~regout ;
wire \Mux13~0_combout ;
wire \Mux13~1_combout ;
wire \rdata[18]~reg0_regout ;
wire \register[3][19]~regout ;
wire \register[0][19]~regout ;
wire \register[2][16]~9_combout ;
wire \register[2][19]~regout ;
wire \Mux12~0_combout ;
wire \Mux12~1_combout ;
wire \rdata[19]~reg0_regout ;
wire \register[3][20]~feeder_combout ;
wire \register[3][20]~regout ;
wire \register[2][20]~feeder_combout ;
wire \register[2][20]~regout ;
wire \Mux11~1_combout ;
wire \rdata[20]~reg0_regout ;
wire \register[1][21]~feeder_combout ;
wire \register[1][21]~regout ;
wire \register[0][21]~regout ;
wire \register[2][21]~regout ;
wire \Mux10~0_combout ;
wire \register[3][21]~feeder_combout ;
wire \register[3][21]~regout ;
wire \Mux10~1_combout ;
wire \rdata[21]~reg0_regout ;
wire \register[3][22]~regout ;
wire \register[0][22]~regout ;
wire \register[1][22]~feeder_combout ;
wire \register[1][22]~regout ;
wire \Mux9~0_combout ;
wire \Mux9~1_combout ;
wire \rdata[22]~reg0_regout ;
wire \register[0][23]~regout ;
wire \register[2][23]~feeder_combout ;
wire \register[2][23]~regout ;
wire \Mux8~0_combout ;
wire \register[3][23]~regout ;
wire \Mux8~1_combout ;
wire \rdata[23]~reg0_regout ;
wire \register[3][24]~feeder_combout ;
wire \register[3][24]~16_combout ;
wire \register[3][24]~regout ;
wire \register[1][24]~14_combout ;
wire \register[1][24]~regout ;
wire \register[0][24]~15_combout ;
wire \register[0][24]~regout ;
wire \Mux7~0_combout ;
wire \Mux7~1_combout ;
wire \rdata[24]~reg0_regout ;
wire \register[3][25]~regout ;
wire \register[0][25]~regout ;
wire \register[2][24]~13_combout ;
wire \register[2][25]~regout ;
wire \Mux6~0_combout ;
wire \Mux6~1_combout ;
wire \rdata[25]~reg0_regout ;
wire \register[2][26]~feeder_combout ;
wire \register[2][26]~regout ;
wire \register[0][26]~regout ;
wire \register[1][26]~regout ;
wire \Mux5~0_combout ;
wire \Mux5~1_combout ;
wire \rdata[26]~reg0_regout ;
wire \register[3][27]~regout ;
wire \register[0][27]~regout ;
wire \register[2][27]~regout ;
wire \Mux4~0_combout ;
wire \Mux4~1_combout ;
wire \rdata[27]~reg0_regout ;
wire \register[3][28]~regout ;
wire \register[2][28]~regout ;
wire \Mux3~1_combout ;
wire \rdata[28]~reg0_regout ;
wire \register[1][29]~feeder_combout ;
wire \register[1][29]~regout ;
wire \register[0][29]~regout ;
wire \register[2][29]~regout ;
wire \Mux2~0_combout ;
wire \register[3][29]~regout ;
wire \Mux2~1_combout ;
wire \rdata[29]~reg0_regout ;
wire \register[2][30]~feeder_combout ;
wire \register[2][30]~regout ;
wire \register[1][30]~regout ;
wire \register[0][30]~regout ;
wire \Mux1~0_combout ;
wire \Mux1~1_combout ;
wire \rdata[30]~reg0_regout ;
wire \register[3][31]~feeder_combout ;
wire \register[3][31]~regout ;
wire \register[0][31]~regout ;
wire \register[2][31]~feeder_combout ;
wire \register[2][31]~regout ;
wire \Mux0~0_combout ;
wire \Mux0~1_combout ;
wire \rdata[31]~reg0_regout ;
wire [3:0] addr_latch;
wire [3:0] \wstrb~combout ;
wire [31:0] \wdata~combout ;
wire [3:0] \awaddr~combout ;
wire [3:0] \araddr~combout ;


// Location: LCFF_X63_Y27_N25
cycloneii_lcell_ff clear_aen(
	.clk(\clk~clkctrl_outclk ),
	.datain(\clear_aen~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\reset~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\clear_aen~regout ));

// Location: LCFF_X64_Y28_N3
cycloneii_lcell_ff \register[2][1] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\register[2][1]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register[2][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register[2][1]~regout ));

// Location: LCFF_X62_Y28_N3
cycloneii_lcell_ff \register[0][1] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\wdata~combout [1]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register[0][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register[0][1]~regout ));

// Location: LCCOMB_X62_Y28_N2
cycloneii_lcell_comb \Mux30~0 (
// Equation(s):
// \Mux30~0_combout  = (\araddr~combout [3] & ((\araddr~combout [2]) # ((\register[2][1]~regout )))) # (!\araddr~combout [3] & (!\araddr~combout [2] & (\register[0][1]~regout )))

	.dataa(\araddr~combout [3]),
	.datab(\araddr~combout [2]),
	.datac(\register[0][1]~regout ),
	.datad(\register[2][1]~regout ),
	.cin(gnd),
	.combout(\Mux30~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux30~0 .lut_mask = 16'hBA98;
defparam \Mux30~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X64_Y28_N11
cycloneii_lcell_ff \register[3][3] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\register[3][3]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register[3][0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register[3][3]~regout ));

// Location: LCFF_X62_Y28_N17
cycloneii_lcell_ff \register[1][5] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\wdata~combout [5]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register[1][0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register[1][5]~regout ));

// Location: LCFF_X64_Y28_N19
cycloneii_lcell_ff \register[3][6] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\wdata~combout [6]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register[3][0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register[3][6]~regout ));

// Location: LCFF_X64_Y28_N17
cycloneii_lcell_ff \register[2][7] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\register[2][7]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register[2][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register[2][7]~regout ));

// Location: LCFF_X62_Y28_N7
cycloneii_lcell_ff \register[0][7] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\wdata~combout [7]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register[0][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register[0][7]~regout ));

// Location: LCCOMB_X62_Y28_N6
cycloneii_lcell_comb \Mux24~0 (
// Equation(s):
// \Mux24~0_combout  = (\araddr~combout [3] & ((\araddr~combout [2]) # ((\register[2][7]~regout )))) # (!\araddr~combout [3] & (!\araddr~combout [2] & (\register[0][7]~regout )))

	.dataa(\araddr~combout [3]),
	.datab(\araddr~combout [2]),
	.datac(\register[0][7]~regout ),
	.datad(\register[2][7]~regout ),
	.cin(gnd),
	.combout(\Mux24~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux24~0 .lut_mask = 16'hBA98;
defparam \Mux24~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X64_Y27_N17
cycloneii_lcell_ff \register[3][8] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\wdata~combout [8]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register[3][8]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register[3][8]~regout ));

// Location: LCFF_X64_Y26_N3
cycloneii_lcell_ff \register[2][11] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\wdata~combout [11]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register[2][8]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register[2][11]~regout ));

// Location: LCFF_X63_Y26_N7
cycloneii_lcell_ff \register[0][11] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\wdata~combout [11]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register[0][8]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register[0][11]~regout ));

// Location: LCCOMB_X63_Y26_N6
cycloneii_lcell_comb \Mux20~0 (
// Equation(s):
// \Mux20~0_combout  = (\araddr~combout [2] & (\araddr~combout [3])) # (!\araddr~combout [2] & ((\araddr~combout [3] & ((\register[2][11]~regout ))) # (!\araddr~combout [3] & (\register[0][11]~regout ))))

	.dataa(\araddr~combout [2]),
	.datab(\araddr~combout [3]),
	.datac(\register[0][11]~regout ),
	.datad(\register[2][11]~regout ),
	.cin(gnd),
	.combout(\Mux20~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux20~0 .lut_mask = 16'hDC98;
defparam \Mux20~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X64_Y26_N17
cycloneii_lcell_ff \register[2][12] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\register[2][12]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register[2][8]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register[2][12]~regout ));

// Location: LCFF_X62_Y26_N15
cycloneii_lcell_ff \register[1][15] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\register[1][15]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register[1][8]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register[1][15]~regout ));

// Location: LCFF_X63_Y28_N13
cycloneii_lcell_ff \register[2][16] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\wdata~combout [16]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register[2][16]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register[2][16]~regout ));

// Location: LCFF_X61_Y27_N21
cycloneii_lcell_ff \register[1][16] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\register[1][16]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register[1][16]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register[1][16]~regout ));

// Location: LCFF_X60_Y27_N1
cycloneii_lcell_ff \register[2][17] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\register[2][17]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register[2][16]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register[2][17]~regout ));

// Location: LCFF_X60_Y27_N11
cycloneii_lcell_ff \register[2][18] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\register[2][18]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register[2][16]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register[2][18]~regout ));

// Location: LCFF_X61_Y27_N25
cycloneii_lcell_ff \register[1][18] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\register[1][18]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register[1][16]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register[1][18]~regout ));

// Location: LCFF_X61_Y27_N17
cycloneii_lcell_ff \register[1][19] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\register[1][19]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register[1][16]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register[1][19]~regout ));

// Location: LCFF_X61_Y27_N1
cycloneii_lcell_ff \register[1][20] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\register[1][20]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register[1][16]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register[1][20]~regout ));

// Location: LCFF_X61_Y27_N3
cycloneii_lcell_ff \register[0][20] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\wdata~combout [20]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register[0][16]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register[0][20]~regout ));

// Location: LCCOMB_X61_Y27_N2
cycloneii_lcell_comb \Mux11~0 (
// Equation(s):
// \Mux11~0_combout  = (\araddr~combout [2] & ((\araddr~combout [3]) # ((\register[1][20]~regout )))) # (!\araddr~combout [2] & (!\araddr~combout [3] & (\register[0][20]~regout )))

	.dataa(\araddr~combout [2]),
	.datab(\araddr~combout [3]),
	.datac(\register[0][20]~regout ),
	.datad(\register[1][20]~regout ),
	.cin(gnd),
	.combout(\Mux11~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux11~0 .lut_mask = 16'hBA98;
defparam \Mux11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X63_Y28_N17
cycloneii_lcell_ff \register[2][22] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\wdata~combout [22]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register[2][16]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register[2][22]~regout ));

// Location: LCFF_X61_Y27_N5
cycloneii_lcell_ff \register[1][23] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\wdata~combout [23]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register[1][16]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register[1][23]~regout ));

// Location: LCFF_X62_Y27_N29
cycloneii_lcell_ff \register[2][24] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\register[2][24]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register[2][24]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register[2][24]~regout ));

// Location: LCFF_X63_Y25_N21
cycloneii_lcell_ff \register[1][25] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\wdata~combout [25]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register[1][24]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register[1][25]~regout ));

// Location: LCFF_X62_Y27_N31
cycloneii_lcell_ff \register[3][26] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\register[3][26]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register[3][24]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register[3][26]~regout ));

// Location: LCFF_X63_Y25_N17
cycloneii_lcell_ff \register[1][27] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\register[1][27]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register[1][24]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register[1][27]~regout ));

// Location: LCFF_X63_Y25_N5
cycloneii_lcell_ff \register[1][28] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\wdata~combout [28]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register[1][24]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register[1][28]~regout ));

// Location: LCFF_X63_Y25_N27
cycloneii_lcell_ff \register[0][28] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\wdata~combout [28]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register[0][24]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register[0][28]~regout ));

// Location: LCCOMB_X63_Y25_N26
cycloneii_lcell_comb \Mux3~0 (
// Equation(s):
// \Mux3~0_combout  = (\araddr~combout [3] & (((\araddr~combout [2])))) # (!\araddr~combout [3] & ((\araddr~combout [2] & (\register[1][28]~regout )) # (!\araddr~combout [2] & ((\register[0][28]~regout )))))

	.dataa(\araddr~combout [3]),
	.datab(\register[1][28]~regout ),
	.datac(\register[0][28]~regout ),
	.datad(\araddr~combout [2]),
	.cin(gnd),
	.combout(\Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux3~0 .lut_mask = 16'hEE50;
defparam \Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X62_Y27_N23
cycloneii_lcell_ff \register[3][30] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\register[3][30]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register[3][24]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register[3][30]~regout ));

// Location: LCFF_X63_Y25_N7
cycloneii_lcell_ff \register[1][31] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\register[1][31]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register[1][24]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register[1][31]~regout ));

// Location: LCCOMB_X63_Y27_N24
cycloneii_lcell_comb \clear_aen~0 (
// Equation(s):
// \clear_aen~0_combout  = (\clear_aen~regout ) # ((\wready~reg0_regout  & \wdata_valid~combout ))

	.dataa(\wready~reg0_regout ),
	.datab(\wdata_valid~combout ),
	.datac(\clear_aen~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\clear_aen~0_combout ),
	.cout());
// synopsys translate_off
defparam \clear_aen~0 .lut_mask = 16'hF8F8;
defparam \clear_aen~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_F21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \rready~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\rready~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(rready));
// synopsys translate_off
defparam \rready~I .input_async_reset = "none";
defparam \rready~I .input_power_up = "low";
defparam \rready~I .input_register_mode = "none";
defparam \rready~I .input_sync_reset = "none";
defparam \rready~I .oe_async_reset = "none";
defparam \rready~I .oe_power_up = "low";
defparam \rready~I .oe_register_mode = "none";
defparam \rready~I .oe_sync_reset = "none";
defparam \rready~I .operation_mode = "input";
defparam \rready~I .output_async_reset = "none";
defparam \rready~I .output_power_up = "low";
defparam \rready~I .output_register_mode = "none";
defparam \rready~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X64_Y28_N2
cycloneii_lcell_comb \register[2][1]~feeder (
// Equation(s):
// \register[2][1]~feeder_combout  = \wdata~combout [1]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\wdata~combout [1]),
	.cin(gnd),
	.combout(\register[2][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \register[2][1]~feeder .lut_mask = 16'hFF00;
defparam \register[2][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y28_N10
cycloneii_lcell_comb \register[3][3]~feeder (
// Equation(s):
// \register[3][3]~feeder_combout  = \wdata~combout [3]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\wdata~combout [3]),
	.cin(gnd),
	.combout(\register[3][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \register[3][3]~feeder .lut_mask = 16'hFF00;
defparam \register[3][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y28_N16
cycloneii_lcell_comb \register[2][7]~feeder (
// Equation(s):
// \register[2][7]~feeder_combout  = \wdata~combout [7]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\wdata~combout [7]),
	.cin(gnd),
	.combout(\register[2][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \register[2][7]~feeder .lut_mask = 16'hFF00;
defparam \register[2][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y26_N16
cycloneii_lcell_comb \register[2][12]~feeder (
// Equation(s):
// \register[2][12]~feeder_combout  = \wdata~combout [12]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\wdata~combout [12]),
	.cin(gnd),
	.combout(\register[2][12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \register[2][12]~feeder .lut_mask = 16'hFF00;
defparam \register[2][12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y26_N14
cycloneii_lcell_comb \register[1][15]~feeder (
// Equation(s):
// \register[1][15]~feeder_combout  = \wdata~combout [15]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\wdata~combout [15]),
	.cin(gnd),
	.combout(\register[1][15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \register[1][15]~feeder .lut_mask = 16'hFF00;
defparam \register[1][15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y27_N20
cycloneii_lcell_comb \register[1][16]~feeder (
// Equation(s):
// \register[1][16]~feeder_combout  = \wdata~combout [16]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\wdata~combout [16]),
	.cin(gnd),
	.combout(\register[1][16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \register[1][16]~feeder .lut_mask = 16'hFF00;
defparam \register[1][16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y27_N0
cycloneii_lcell_comb \register[2][17]~feeder (
// Equation(s):
// \register[2][17]~feeder_combout  = \wdata~combout [17]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\wdata~combout [17]),
	.cin(gnd),
	.combout(\register[2][17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \register[2][17]~feeder .lut_mask = 16'hFF00;
defparam \register[2][17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y27_N10
cycloneii_lcell_comb \register[2][18]~feeder (
// Equation(s):
// \register[2][18]~feeder_combout  = \wdata~combout [18]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\wdata~combout [18]),
	.cin(gnd),
	.combout(\register[2][18]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \register[2][18]~feeder .lut_mask = 16'hFF00;
defparam \register[2][18]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y27_N24
cycloneii_lcell_comb \register[1][18]~feeder (
// Equation(s):
// \register[1][18]~feeder_combout  = \wdata~combout [18]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\wdata~combout [18]),
	.cin(gnd),
	.combout(\register[1][18]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \register[1][18]~feeder .lut_mask = 16'hFF00;
defparam \register[1][18]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y27_N16
cycloneii_lcell_comb \register[1][19]~feeder (
// Equation(s):
// \register[1][19]~feeder_combout  = \wdata~combout [19]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\wdata~combout [19]),
	.cin(gnd),
	.combout(\register[1][19]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \register[1][19]~feeder .lut_mask = 16'hFF00;
defparam \register[1][19]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y27_N0
cycloneii_lcell_comb \register[1][20]~feeder (
// Equation(s):
// \register[1][20]~feeder_combout  = \wdata~combout [20]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\wdata~combout [20]),
	.cin(gnd),
	.combout(\register[1][20]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \register[1][20]~feeder .lut_mask = 16'hFF00;
defparam \register[1][20]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y27_N28
cycloneii_lcell_comb \register[2][24]~feeder (
// Equation(s):
// \register[2][24]~feeder_combout  = \wdata~combout [24]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\wdata~combout [24]),
	.cin(gnd),
	.combout(\register[2][24]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \register[2][24]~feeder .lut_mask = 16'hFF00;
defparam \register[2][24]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y27_N30
cycloneii_lcell_comb \register[3][26]~feeder (
// Equation(s):
// \register[3][26]~feeder_combout  = \wdata~combout [26]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\wdata~combout [26]),
	.cin(gnd),
	.combout(\register[3][26]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \register[3][26]~feeder .lut_mask = 16'hFF00;
defparam \register[3][26]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y25_N16
cycloneii_lcell_comb \register[1][27]~feeder (
// Equation(s):
// \register[1][27]~feeder_combout  = \wdata~combout [27]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\wdata~combout [27]),
	.cin(gnd),
	.combout(\register[1][27]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \register[1][27]~feeder .lut_mask = 16'hFF00;
defparam \register[1][27]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y27_N22
cycloneii_lcell_comb \register[3][30]~feeder (
// Equation(s):
// \register[3][30]~feeder_combout  = \wdata~combout [30]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\wdata~combout [30]),
	.cin(gnd),
	.combout(\register[3][30]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \register[3][30]~feeder .lut_mask = 16'hFF00;
defparam \register[3][30]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y25_N6
cycloneii_lcell_comb \register[1][31]~feeder (
// Equation(s):
// \register[1][31]~feeder_combout  = \wdata~combout [31]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\wdata~combout [31]),
	.cin(gnd),
	.combout(\register[1][31]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \register[1][31]~feeder .lut_mask = 16'hFF00;
defparam \register[1][31]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_P2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \clk~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\clk~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(clk));
// synopsys translate_off
defparam \clk~I .input_async_reset = "none";
defparam \clk~I .input_power_up = "low";
defparam \clk~I .input_register_mode = "none";
defparam \clk~I .input_sync_reset = "none";
defparam \clk~I .oe_async_reset = "none";
defparam \clk~I .oe_power_up = "low";
defparam \clk~I .oe_register_mode = "none";
defparam \clk~I .oe_sync_reset = "none";
defparam \clk~I .operation_mode = "input";
defparam \clk~I .output_async_reset = "none";
defparam \clk~I .output_power_up = "low";
defparam \clk~I .output_register_mode = "none";
defparam \clk~I .output_sync_reset = "none";
// synopsys translate_on

// Location: CLKCTRL_G3
cycloneii_clkctrl \clk~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\clk~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clk~clkctrl_outclk ));
// synopsys translate_off
defparam \clk~clkctrl .clock_type = "global clock";
defparam \clk~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: PIN_C23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \awaddr_valid~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\awaddr_valid~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(awaddr_valid));
// synopsys translate_off
defparam \awaddr_valid~I .input_async_reset = "none";
defparam \awaddr_valid~I .input_power_up = "low";
defparam \awaddr_valid~I .input_register_mode = "none";
defparam \awaddr_valid~I .input_sync_reset = "none";
defparam \awaddr_valid~I .oe_async_reset = "none";
defparam \awaddr_valid~I .oe_power_up = "low";
defparam \awaddr_valid~I .oe_register_mode = "none";
defparam \awaddr_valid~I .oe_sync_reset = "none";
defparam \awaddr_valid~I .operation_mode = "input";
defparam \awaddr_valid~I .output_async_reset = "none";
defparam \awaddr_valid~I .output_power_up = "low";
defparam \awaddr_valid~I .output_register_mode = "none";
defparam \awaddr_valid~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X63_Y27_N12
cycloneii_lcell_comb \awready~0 (
// Equation(s):
// \awready~0_combout  = (!\aen~regout  & ((!\awaddr_valid~combout ) # (!\awready~reg0_regout )))

	.dataa(\aen~regout ),
	.datab(vcc),
	.datac(\awready~reg0_regout ),
	.datad(\awaddr_valid~combout ),
	.cin(gnd),
	.combout(\awready~0_combout ),
	.cout());
// synopsys translate_off
defparam \awready~0 .lut_mask = 16'h0555;
defparam \awready~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_J21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \reset~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\reset~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(reset));
// synopsys translate_off
defparam \reset~I .input_async_reset = "none";
defparam \reset~I .input_power_up = "low";
defparam \reset~I .input_register_mode = "none";
defparam \reset~I .input_sync_reset = "none";
defparam \reset~I .oe_async_reset = "none";
defparam \reset~I .oe_power_up = "low";
defparam \reset~I .oe_register_mode = "none";
defparam \reset~I .oe_sync_reset = "none";
defparam \reset~I .operation_mode = "input";
defparam \reset~I .output_async_reset = "none";
defparam \reset~I .output_power_up = "low";
defparam \reset~I .output_register_mode = "none";
defparam \reset~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X63_Y27_N13
cycloneii_lcell_ff \awready~reg0 (
	.clk(\clk~clkctrl_outclk ),
	.datain(\awready~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\reset~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\awready~reg0_regout ));

// Location: PIN_L23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \wdata_valid~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\wdata_valid~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(wdata_valid));
// synopsys translate_off
defparam \wdata_valid~I .input_async_reset = "none";
defparam \wdata_valid~I .input_power_up = "low";
defparam \wdata_valid~I .input_register_mode = "none";
defparam \wdata_valid~I .input_sync_reset = "none";
defparam \wdata_valid~I .oe_async_reset = "none";
defparam \wdata_valid~I .oe_power_up = "low";
defparam \wdata_valid~I .oe_register_mode = "none";
defparam \wdata_valid~I .oe_sync_reset = "none";
defparam \wdata_valid~I .operation_mode = "input";
defparam \wdata_valid~I .output_async_reset = "none";
defparam \wdata_valid~I .output_power_up = "low";
defparam \wdata_valid~I .output_register_mode = "none";
defparam \wdata_valid~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X63_Y27_N10
cycloneii_lcell_comb \aen~0 (
// Equation(s):
// \aen~0_combout  = (\aen~regout  & (!\clear_aen~regout )) # (!\aen~regout  & (((\awaddr_valid~combout  & \awready~reg0_regout ))))

	.dataa(\clear_aen~regout ),
	.datab(\awaddr_valid~combout ),
	.datac(\aen~regout ),
	.datad(\awready~reg0_regout ),
	.cin(gnd),
	.combout(\aen~0_combout ),
	.cout());
// synopsys translate_off
defparam \aen~0 .lut_mask = 16'h5C50;
defparam \aen~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X63_Y27_N11
cycloneii_lcell_ff aen(
	.clk(\clk~clkctrl_outclk ),
	.datain(\aen~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\reset~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\aen~regout ));

// Location: LCCOMB_X63_Y27_N30
cycloneii_lcell_comb \wready~0 (
// Equation(s):
// \wready~0_combout  = (\wready~reg0_regout  & (!\wdata_valid~combout )) # (!\wready~reg0_regout  & ((\aen~regout )))

	.dataa(vcc),
	.datab(\wdata_valid~combout ),
	.datac(\wready~reg0_regout ),
	.datad(\aen~regout ),
	.cin(gnd),
	.combout(\wready~0_combout ),
	.cout());
// synopsys translate_off
defparam \wready~0 .lut_mask = 16'h3F30;
defparam \wready~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X63_Y27_N31
cycloneii_lcell_ff \wready~reg0 (
	.clk(\clk~clkctrl_outclk ),
	.datain(\wready~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\reset~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\wready~reg0_regout ));

// Location: PIN_H23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \bready~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\bready~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(bready));
// synopsys translate_off
defparam \bready~I .input_async_reset = "none";
defparam \bready~I .input_power_up = "low";
defparam \bready~I .input_register_mode = "none";
defparam \bready~I .input_sync_reset = "none";
defparam \bready~I .oe_async_reset = "none";
defparam \bready~I .oe_power_up = "low";
defparam \bready~I .oe_register_mode = "none";
defparam \bready~I .oe_sync_reset = "none";
defparam \bready~I .operation_mode = "input";
defparam \bready~I .output_async_reset = "none";
defparam \bready~I .output_power_up = "low";
defparam \bready~I .output_register_mode = "none";
defparam \bready~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X63_Y27_N16
cycloneii_lcell_comb \bvalid~0 (
// Equation(s):
// \bvalid~0_combout  = (\bvalid~reg0_regout  & (((!\bready~combout )))) # (!\bvalid~reg0_regout  & (\wready~reg0_regout  & (\wdata_valid~combout )))

	.dataa(\wready~reg0_regout ),
	.datab(\wdata_valid~combout ),
	.datac(\bvalid~reg0_regout ),
	.datad(\bready~combout ),
	.cin(gnd),
	.combout(\bvalid~0_combout ),
	.cout());
// synopsys translate_off
defparam \bvalid~0 .lut_mask = 16'h08F8;
defparam \bvalid~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X63_Y27_N17
cycloneii_lcell_ff \bvalid~reg0 (
	.clk(\clk~clkctrl_outclk ),
	.datain(\bvalid~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\reset~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\bvalid~reg0_regout ));

// Location: PIN_H25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \araddr_valid~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\araddr_valid~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(araddr_valid));
// synopsys translate_off
defparam \araddr_valid~I .input_async_reset = "none";
defparam \araddr_valid~I .input_power_up = "low";
defparam \araddr_valid~I .input_register_mode = "none";
defparam \araddr_valid~I .input_sync_reset = "none";
defparam \araddr_valid~I .oe_async_reset = "none";
defparam \araddr_valid~I .oe_power_up = "low";
defparam \araddr_valid~I .oe_register_mode = "none";
defparam \araddr_valid~I .oe_sync_reset = "none";
defparam \araddr_valid~I .operation_mode = "input";
defparam \araddr_valid~I .output_async_reset = "none";
defparam \araddr_valid~I .output_power_up = "low";
defparam \araddr_valid~I .output_register_mode = "none";
defparam \araddr_valid~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X62_Y26_N28
cycloneii_lcell_comb \rvalid~0 (
// Equation(s):
// \rvalid~0_combout  = (\rvalid~reg0_regout  & (!\rready~combout )) # (!\rvalid~reg0_regout  & (((\arready~reg0_regout  & \araddr_valid~combout ))))

	.dataa(\rready~combout ),
	.datab(\arready~reg0_regout ),
	.datac(\rvalid~reg0_regout ),
	.datad(\araddr_valid~combout ),
	.cin(gnd),
	.combout(\rvalid~0_combout ),
	.cout());
// synopsys translate_off
defparam \rvalid~0 .lut_mask = 16'h5C50;
defparam \rvalid~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X62_Y26_N29
cycloneii_lcell_ff \rvalid~reg0 (
	.clk(\clk~clkctrl_outclk ),
	.datain(\rvalid~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(!\reset~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\rvalid~reg0_regout ));

// Location: LCCOMB_X62_Y26_N10
cycloneii_lcell_comb \arready~0 (
// Equation(s):
// \arready~0_combout  = (\reset~combout  & !\rvalid~reg0_regout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\reset~combout ),
	.datad(\rvalid~reg0_regout ),
	.cin(gnd),
	.combout(\arready~0_combout ),
	.cout());
// synopsys translate_off
defparam \arready~0 .lut_mask = 16'h00F0;
defparam \arready~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X61_Y26_N29
cycloneii_lcell_ff \arready~reg0 (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\arready~0_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\arready~reg0_regout ));

// Location: PIN_F24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \wdata[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\wdata~combout [0]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(wdata[0]));
// synopsys translate_off
defparam \wdata[0]~I .input_async_reset = "none";
defparam \wdata[0]~I .input_power_up = "low";
defparam \wdata[0]~I .input_register_mode = "none";
defparam \wdata[0]~I .input_sync_reset = "none";
defparam \wdata[0]~I .oe_async_reset = "none";
defparam \wdata[0]~I .oe_power_up = "low";
defparam \wdata[0]~I .oe_register_mode = "none";
defparam \wdata[0]~I .oe_sync_reset = "none";
defparam \wdata[0]~I .operation_mode = "input";
defparam \wdata[0]~I .output_async_reset = "none";
defparam \wdata[0]~I .output_power_up = "low";
defparam \wdata[0]~I .output_register_mode = "none";
defparam \wdata[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \awaddr[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\awaddr~combout [3]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(awaddr[3]));
// synopsys translate_off
defparam \awaddr[3]~I .input_async_reset = "none";
defparam \awaddr[3]~I .input_power_up = "low";
defparam \awaddr[3]~I .input_register_mode = "none";
defparam \awaddr[3]~I .input_sync_reset = "none";
defparam \awaddr[3]~I .oe_async_reset = "none";
defparam \awaddr[3]~I .oe_power_up = "low";
defparam \awaddr[3]~I .oe_register_mode = "none";
defparam \awaddr[3]~I .oe_sync_reset = "none";
defparam \awaddr[3]~I .operation_mode = "input";
defparam \awaddr[3]~I .output_async_reset = "none";
defparam \awaddr[3]~I .output_power_up = "low";
defparam \awaddr[3]~I .output_register_mode = "none";
defparam \awaddr[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X64_Y27_N12
cycloneii_lcell_comb \addr_latch[3]~feeder (
// Equation(s):
// \addr_latch[3]~feeder_combout  = \awaddr~combout [3]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\awaddr~combout [3]),
	.cin(gnd),
	.combout(\addr_latch[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \addr_latch[3]~feeder .lut_mask = 16'hFF00;
defparam \addr_latch[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y27_N22
cycloneii_lcell_comb \addr_latch[3]~0 (
// Equation(s):
// \addr_latch[3]~0_combout  = (!\aen~regout  & (\awaddr_valid~combout  & (\reset~combout  & \awready~reg0_regout )))

	.dataa(\aen~regout ),
	.datab(\awaddr_valid~combout ),
	.datac(\reset~combout ),
	.datad(\awready~reg0_regout ),
	.cin(gnd),
	.combout(\addr_latch[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \addr_latch[3]~0 .lut_mask = 16'h4000;
defparam \addr_latch[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X64_Y27_N13
cycloneii_lcell_ff \addr_latch[3] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\addr_latch[3]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\addr_latch[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(addr_latch[3]));

// Location: PIN_E25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \awaddr[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\awaddr~combout [2]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(awaddr[2]));
// synopsys translate_off
defparam \awaddr[2]~I .input_async_reset = "none";
defparam \awaddr[2]~I .input_power_up = "low";
defparam \awaddr[2]~I .input_register_mode = "none";
defparam \awaddr[2]~I .input_sync_reset = "none";
defparam \awaddr[2]~I .oe_async_reset = "none";
defparam \awaddr[2]~I .oe_power_up = "low";
defparam \awaddr[2]~I .oe_register_mode = "none";
defparam \awaddr[2]~I .oe_sync_reset = "none";
defparam \awaddr[2]~I .operation_mode = "input";
defparam \awaddr[2]~I .output_async_reset = "none";
defparam \awaddr[2]~I .output_power_up = "low";
defparam \awaddr[2]~I .output_register_mode = "none";
defparam \awaddr[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X64_Y27_N2
cycloneii_lcell_comb \addr_latch[2]~feeder (
// Equation(s):
// \addr_latch[2]~feeder_combout  = \awaddr~combout [2]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\awaddr~combout [2]),
	.cin(gnd),
	.combout(\addr_latch[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \addr_latch[2]~feeder .lut_mask = 16'hFF00;
defparam \addr_latch[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X64_Y27_N3
cycloneii_lcell_ff \addr_latch[2] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\addr_latch[2]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\addr_latch[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(addr_latch[2]));

// Location: LCCOMB_X63_Y27_N18
cycloneii_lcell_comb \register[0][8]~0 (
// Equation(s):
// \register[0][8]~0_combout  = (\reset~combout  & (\wdata_valid~combout  & \wready~reg0_regout ))

	.dataa(\reset~combout ),
	.datab(vcc),
	.datac(\wdata_valid~combout ),
	.datad(\wready~reg0_regout ),
	.cin(gnd),
	.combout(\register[0][8]~0_combout ),
	.cout());
// synopsys translate_off
defparam \register[0][8]~0 .lut_mask = 16'hA000;
defparam \register[0][8]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y28_N0
cycloneii_lcell_comb \register[3][0]~4 (
// Equation(s):
// \register[3][0]~4_combout  = (\wstrb~combout [0] & (addr_latch[3] & (addr_latch[2] & \register[0][8]~0_combout )))

	.dataa(\wstrb~combout [0]),
	.datab(addr_latch[3]),
	.datac(addr_latch[2]),
	.datad(\register[0][8]~0_combout ),
	.cin(gnd),
	.combout(\register[3][0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \register[3][0]~4 .lut_mask = 16'h8000;
defparam \register[3][0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X64_Y28_N29
cycloneii_lcell_ff \register[3][0] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\wdata~combout [0]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register[3][0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register[3][0]~regout ));

// Location: PIN_K19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \araddr[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\araddr~combout [2]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(araddr[2]));
// synopsys translate_off
defparam \araddr[2]~I .input_async_reset = "none";
defparam \araddr[2]~I .input_power_up = "low";
defparam \araddr[2]~I .input_register_mode = "none";
defparam \araddr[2]~I .input_sync_reset = "none";
defparam \araddr[2]~I .oe_async_reset = "none";
defparam \araddr[2]~I .oe_power_up = "low";
defparam \araddr[2]~I .oe_register_mode = "none";
defparam \araddr[2]~I .oe_sync_reset = "none";
defparam \araddr[2]~I .operation_mode = "input";
defparam \araddr[2]~I .output_async_reset = "none";
defparam \araddr[2]~I .output_power_up = "low";
defparam \araddr[2]~I .output_register_mode = "none";
defparam \araddr[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X63_Y28_N0
cycloneii_lcell_comb \register[0][0]~3 (
// Equation(s):
// \register[0][0]~3_combout  = (\wstrb~combout [0] & (!addr_latch[2] & (!addr_latch[3] & \register[0][8]~0_combout )))

	.dataa(\wstrb~combout [0]),
	.datab(addr_latch[2]),
	.datac(addr_latch[3]),
	.datad(\register[0][8]~0_combout ),
	.cin(gnd),
	.combout(\register[0][0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \register[0][0]~3 .lut_mask = 16'h0200;
defparam \register[0][0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X62_Y28_N15
cycloneii_lcell_ff \register[0][0] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\wdata~combout [0]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register[0][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register[0][0]~regout ));

// Location: LCCOMB_X63_Y28_N14
cycloneii_lcell_comb \register[1][0]~2 (
// Equation(s):
// \register[1][0]~2_combout  = (\wstrb~combout [0] & (addr_latch[2] & (!addr_latch[3] & \register[0][8]~0_combout )))

	.dataa(\wstrb~combout [0]),
	.datab(addr_latch[2]),
	.datac(addr_latch[3]),
	.datad(\register[0][8]~0_combout ),
	.cin(gnd),
	.combout(\register[1][0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \register[1][0]~2 .lut_mask = 16'h0800;
defparam \register[1][0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X62_Y28_N13
cycloneii_lcell_ff \register[1][0] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\wdata~combout [0]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register[1][0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register[1][0]~regout ));

// Location: LCCOMB_X62_Y28_N14
cycloneii_lcell_comb \Mux31~0 (
// Equation(s):
// \Mux31~0_combout  = (\araddr~combout [3] & (\araddr~combout [2])) # (!\araddr~combout [3] & ((\araddr~combout [2] & ((\register[1][0]~regout ))) # (!\araddr~combout [2] & (\register[0][0]~regout ))))

	.dataa(\araddr~combout [3]),
	.datab(\araddr~combout [2]),
	.datac(\register[0][0]~regout ),
	.datad(\register[1][0]~regout ),
	.cin(gnd),
	.combout(\Mux31~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux31~0 .lut_mask = 16'hDC98;
defparam \Mux31~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y27_N26
cycloneii_lcell_comb \register[2][0]~feeder (
// Equation(s):
// \register[2][0]~feeder_combout  = \wdata~combout [0]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\wdata~combout [0]),
	.cin(gnd),
	.combout(\register[2][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \register[2][0]~feeder .lut_mask = 16'hFF00;
defparam \register[2][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_G22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \wstrb[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\wstrb~combout [0]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(wstrb[0]));
// synopsys translate_off
defparam \wstrb[0]~I .input_async_reset = "none";
defparam \wstrb[0]~I .input_power_up = "low";
defparam \wstrb[0]~I .input_register_mode = "none";
defparam \wstrb[0]~I .input_sync_reset = "none";
defparam \wstrb[0]~I .oe_async_reset = "none";
defparam \wstrb[0]~I .oe_power_up = "low";
defparam \wstrb[0]~I .oe_register_mode = "none";
defparam \wstrb[0]~I .oe_sync_reset = "none";
defparam \wstrb[0]~I .operation_mode = "input";
defparam \wstrb[0]~I .output_async_reset = "none";
defparam \wstrb[0]~I .output_power_up = "low";
defparam \wstrb[0]~I .output_register_mode = "none";
defparam \wstrb[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X63_Y27_N28
cycloneii_lcell_comb \register[2][0]~1 (
// Equation(s):
// \register[2][0]~1_combout  = (!addr_latch[2] & (\wstrb~combout [0] & (addr_latch[3] & \register[0][8]~0_combout )))

	.dataa(addr_latch[2]),
	.datab(\wstrb~combout [0]),
	.datac(addr_latch[3]),
	.datad(\register[0][8]~0_combout ),
	.cin(gnd),
	.combout(\register[2][0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \register[2][0]~1 .lut_mask = 16'h4000;
defparam \register[2][0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X63_Y27_N27
cycloneii_lcell_ff \register[2][0] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\register[2][0]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register[2][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register[2][0]~regout ));

// Location: LCCOMB_X61_Y28_N4
cycloneii_lcell_comb \Mux31~1 (
// Equation(s):
// \Mux31~1_combout  = (\araddr~combout [3] & ((\Mux31~0_combout  & (\register[3][0]~regout )) # (!\Mux31~0_combout  & ((\register[2][0]~regout ))))) # (!\araddr~combout [3] & (((\Mux31~0_combout ))))

	.dataa(\araddr~combout [3]),
	.datab(\register[3][0]~regout ),
	.datac(\Mux31~0_combout ),
	.datad(\register[2][0]~regout ),
	.cin(gnd),
	.combout(\Mux31~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux31~1 .lut_mask = 16'hDAD0;
defparam \Mux31~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y26_N18
cycloneii_lcell_comb \rdata[0]~0 (
// Equation(s):
// \rdata[0]~0_combout  = (\reset~combout  & (\araddr_valid~combout  & \arready~reg0_regout ))

	.dataa(vcc),
	.datab(\reset~combout ),
	.datac(\araddr_valid~combout ),
	.datad(\arready~reg0_regout ),
	.cin(gnd),
	.combout(\rdata[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \rdata[0]~0 .lut_mask = 16'hC000;
defparam \rdata[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X61_Y28_N5
cycloneii_lcell_ff \rdata[0]~reg0 (
	.clk(\clk~clkctrl_outclk ),
	.datain(\Mux31~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rdata[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\rdata[0]~reg0_regout ));

// Location: PIN_G23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \wdata[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\wdata~combout [1]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(wdata[1]));
// synopsys translate_off
defparam \wdata[1]~I .input_async_reset = "none";
defparam \wdata[1]~I .input_power_up = "low";
defparam \wdata[1]~I .input_register_mode = "none";
defparam \wdata[1]~I .input_sync_reset = "none";
defparam \wdata[1]~I .oe_async_reset = "none";
defparam \wdata[1]~I .oe_power_up = "low";
defparam \wdata[1]~I .oe_register_mode = "none";
defparam \wdata[1]~I .oe_sync_reset = "none";
defparam \wdata[1]~I .operation_mode = "input";
defparam \wdata[1]~I .output_async_reset = "none";
defparam \wdata[1]~I .output_power_up = "low";
defparam \wdata[1]~I .output_register_mode = "none";
defparam \wdata[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X62_Y28_N4
cycloneii_lcell_comb \register[1][1]~feeder (
// Equation(s):
// \register[1][1]~feeder_combout  = \wdata~combout [1]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\wdata~combout [1]),
	.cin(gnd),
	.combout(\register[1][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \register[1][1]~feeder .lut_mask = 16'hFF00;
defparam \register[1][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X62_Y28_N5
cycloneii_lcell_ff \register[1][1] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\register[1][1]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register[1][0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register[1][1]~regout ));

// Location: LCCOMB_X64_Y28_N24
cycloneii_lcell_comb \register[3][1]~feeder (
// Equation(s):
// \register[3][1]~feeder_combout  = \wdata~combout [1]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\wdata~combout [1]),
	.cin(gnd),
	.combout(\register[3][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \register[3][1]~feeder .lut_mask = 16'hFF00;
defparam \register[3][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X64_Y28_N25
cycloneii_lcell_ff \register[3][1] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\register[3][1]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register[3][0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register[3][1]~regout ));

// Location: LCCOMB_X61_Y28_N10
cycloneii_lcell_comb \Mux30~1 (
// Equation(s):
// \Mux30~1_combout  = (\Mux30~0_combout  & (((\register[3][1]~regout )) # (!\araddr~combout [2]))) # (!\Mux30~0_combout  & (\araddr~combout [2] & (\register[1][1]~regout )))

	.dataa(\Mux30~0_combout ),
	.datab(\araddr~combout [2]),
	.datac(\register[1][1]~regout ),
	.datad(\register[3][1]~regout ),
	.cin(gnd),
	.combout(\Mux30~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux30~1 .lut_mask = 16'hEA62;
defparam \Mux30~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X61_Y28_N11
cycloneii_lcell_ff \rdata[1]~reg0 (
	.clk(\clk~clkctrl_outclk ),
	.datain(\Mux30~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rdata[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\rdata[1]~reg0_regout ));

// Location: PIN_C24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \wdata[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\wdata~combout [2]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(wdata[2]));
// synopsys translate_off
defparam \wdata[2]~I .input_async_reset = "none";
defparam \wdata[2]~I .input_power_up = "low";
defparam \wdata[2]~I .input_register_mode = "none";
defparam \wdata[2]~I .input_sync_reset = "none";
defparam \wdata[2]~I .oe_async_reset = "none";
defparam \wdata[2]~I .oe_power_up = "low";
defparam \wdata[2]~I .oe_register_mode = "none";
defparam \wdata[2]~I .oe_sync_reset = "none";
defparam \wdata[2]~I .operation_mode = "input";
defparam \wdata[2]~I .output_async_reset = "none";
defparam \wdata[2]~I .output_power_up = "low";
defparam \wdata[2]~I .output_register_mode = "none";
defparam \wdata[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X62_Y28_N23
cycloneii_lcell_ff \register[0][2] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\wdata~combout [2]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register[0][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register[0][2]~regout ));

// Location: LCCOMB_X62_Y28_N28
cycloneii_lcell_comb \register[1][2]~feeder (
// Equation(s):
// \register[1][2]~feeder_combout  = \wdata~combout [2]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\wdata~combout [2]),
	.cin(gnd),
	.combout(\register[1][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \register[1][2]~feeder .lut_mask = 16'hFF00;
defparam \register[1][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X62_Y28_N29
cycloneii_lcell_ff \register[1][2] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\register[1][2]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register[1][0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register[1][2]~regout ));

// Location: LCCOMB_X62_Y28_N22
cycloneii_lcell_comb \Mux29~0 (
// Equation(s):
// \Mux29~0_combout  = (\araddr~combout [3] & (\araddr~combout [2])) # (!\araddr~combout [3] & ((\araddr~combout [2] & ((\register[1][2]~regout ))) # (!\araddr~combout [2] & (\register[0][2]~regout ))))

	.dataa(\araddr~combout [3]),
	.datab(\araddr~combout [2]),
	.datac(\register[0][2]~regout ),
	.datad(\register[1][2]~regout ),
	.cin(gnd),
	.combout(\Mux29~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux29~0 .lut_mask = 16'hDC98;
defparam \Mux29~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y28_N22
cycloneii_lcell_comb \register[2][2]~feeder (
// Equation(s):
// \register[2][2]~feeder_combout  = \wdata~combout [2]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\wdata~combout [2]),
	.cin(gnd),
	.combout(\register[2][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \register[2][2]~feeder .lut_mask = 16'hFF00;
defparam \register[2][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X64_Y28_N23
cycloneii_lcell_ff \register[2][2] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\register[2][2]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register[2][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register[2][2]~regout ));

// Location: LCCOMB_X64_Y28_N12
cycloneii_lcell_comb \register[3][2]~feeder (
// Equation(s):
// \register[3][2]~feeder_combout  = \wdata~combout [2]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\wdata~combout [2]),
	.cin(gnd),
	.combout(\register[3][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \register[3][2]~feeder .lut_mask = 16'hFF00;
defparam \register[3][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X64_Y28_N13
cycloneii_lcell_ff \register[3][2] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\register[3][2]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register[3][0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register[3][2]~regout ));

// Location: LCCOMB_X61_Y28_N0
cycloneii_lcell_comb \Mux29~1 (
// Equation(s):
// \Mux29~1_combout  = (\araddr~combout [3] & ((\Mux29~0_combout  & ((\register[3][2]~regout ))) # (!\Mux29~0_combout  & (\register[2][2]~regout )))) # (!\araddr~combout [3] & (\Mux29~0_combout ))

	.dataa(\araddr~combout [3]),
	.datab(\Mux29~0_combout ),
	.datac(\register[2][2]~regout ),
	.datad(\register[3][2]~regout ),
	.cin(gnd),
	.combout(\Mux29~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux29~1 .lut_mask = 16'hEC64;
defparam \Mux29~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X61_Y28_N1
cycloneii_lcell_ff \rdata[2]~reg0 (
	.clk(\clk~clkctrl_outclk ),
	.datain(\Mux29~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rdata[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\rdata[2]~reg0_regout ));

// Location: PIN_N18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \wdata[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\wdata~combout [3]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(wdata[3]));
// synopsys translate_off
defparam \wdata[3]~I .input_async_reset = "none";
defparam \wdata[3]~I .input_power_up = "low";
defparam \wdata[3]~I .input_register_mode = "none";
defparam \wdata[3]~I .input_sync_reset = "none";
defparam \wdata[3]~I .oe_async_reset = "none";
defparam \wdata[3]~I .oe_power_up = "low";
defparam \wdata[3]~I .oe_register_mode = "none";
defparam \wdata[3]~I .oe_sync_reset = "none";
defparam \wdata[3]~I .operation_mode = "input";
defparam \wdata[3]~I .output_async_reset = "none";
defparam \wdata[3]~I .output_power_up = "low";
defparam \wdata[3]~I .output_register_mode = "none";
defparam \wdata[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X62_Y28_N9
cycloneii_lcell_ff \register[1][3] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\wdata~combout [3]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register[1][0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register[1][3]~regout ));

// Location: LCFF_X62_Y28_N19
cycloneii_lcell_ff \register[0][3] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\wdata~combout [3]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register[0][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register[0][3]~regout ));

// Location: LCCOMB_X63_Y27_N0
cycloneii_lcell_comb \register[2][3]~feeder (
// Equation(s):
// \register[2][3]~feeder_combout  = \wdata~combout [3]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\wdata~combout [3]),
	.cin(gnd),
	.combout(\register[2][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \register[2][3]~feeder .lut_mask = 16'hFF00;
defparam \register[2][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X63_Y27_N1
cycloneii_lcell_ff \register[2][3] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\register[2][3]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register[2][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register[2][3]~regout ));

// Location: LCCOMB_X62_Y28_N18
cycloneii_lcell_comb \Mux28~0 (
// Equation(s):
// \Mux28~0_combout  = (\araddr~combout [3] & ((\araddr~combout [2]) # ((\register[2][3]~regout )))) # (!\araddr~combout [3] & (!\araddr~combout [2] & (\register[0][3]~regout )))

	.dataa(\araddr~combout [3]),
	.datab(\araddr~combout [2]),
	.datac(\register[0][3]~regout ),
	.datad(\register[2][3]~regout ),
	.cin(gnd),
	.combout(\Mux28~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux28~0 .lut_mask = 16'hBA98;
defparam \Mux28~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y28_N6
cycloneii_lcell_comb \Mux28~1 (
// Equation(s):
// \Mux28~1_combout  = (\araddr~combout [2] & ((\Mux28~0_combout  & (\register[3][3]~regout )) # (!\Mux28~0_combout  & ((\register[1][3]~regout ))))) # (!\araddr~combout [2] & (((\Mux28~0_combout ))))

	.dataa(\register[3][3]~regout ),
	.datab(\araddr~combout [2]),
	.datac(\register[1][3]~regout ),
	.datad(\Mux28~0_combout ),
	.cin(gnd),
	.combout(\Mux28~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux28~1 .lut_mask = 16'hBBC0;
defparam \Mux28~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X61_Y28_N7
cycloneii_lcell_ff \rdata[3]~reg0 (
	.clk(\clk~clkctrl_outclk ),
	.datain(\Mux28~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rdata[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\rdata[3]~reg0_regout ));

// Location: PIN_G21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \wdata[4]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\wdata~combout [4]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(wdata[4]));
// synopsys translate_off
defparam \wdata[4]~I .input_async_reset = "none";
defparam \wdata[4]~I .input_power_up = "low";
defparam \wdata[4]~I .input_register_mode = "none";
defparam \wdata[4]~I .input_sync_reset = "none";
defparam \wdata[4]~I .oe_async_reset = "none";
defparam \wdata[4]~I .oe_power_up = "low";
defparam \wdata[4]~I .oe_register_mode = "none";
defparam \wdata[4]~I .oe_sync_reset = "none";
defparam \wdata[4]~I .operation_mode = "input";
defparam \wdata[4]~I .output_async_reset = "none";
defparam \wdata[4]~I .output_power_up = "low";
defparam \wdata[4]~I .output_register_mode = "none";
defparam \wdata[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X62_Y28_N31
cycloneii_lcell_ff \register[0][4] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\wdata~combout [4]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register[0][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register[0][4]~regout ));

// Location: LCFF_X62_Y28_N1
cycloneii_lcell_ff \register[1][4] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\wdata~combout [4]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register[1][0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register[1][4]~regout ));

// Location: LCCOMB_X62_Y28_N30
cycloneii_lcell_comb \Mux27~0 (
// Equation(s):
// \Mux27~0_combout  = (\araddr~combout [3] & (\araddr~combout [2])) # (!\araddr~combout [3] & ((\araddr~combout [2] & ((\register[1][4]~regout ))) # (!\araddr~combout [2] & (\register[0][4]~regout ))))

	.dataa(\araddr~combout [3]),
	.datab(\araddr~combout [2]),
	.datac(\register[0][4]~regout ),
	.datad(\register[1][4]~regout ),
	.cin(gnd),
	.combout(\Mux27~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux27~0 .lut_mask = 16'hDC98;
defparam \Mux27~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y27_N6
cycloneii_lcell_comb \register[2][4]~feeder (
// Equation(s):
// \register[2][4]~feeder_combout  = \wdata~combout [4]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\wdata~combout [4]),
	.cin(gnd),
	.combout(\register[2][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \register[2][4]~feeder .lut_mask = 16'hFF00;
defparam \register[2][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X63_Y27_N7
cycloneii_lcell_ff \register[2][4] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\register[2][4]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register[2][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register[2][4]~regout ));

// Location: LCCOMB_X64_Y28_N20
cycloneii_lcell_comb \register[3][4]~feeder (
// Equation(s):
// \register[3][4]~feeder_combout  = \wdata~combout [4]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\wdata~combout [4]),
	.cin(gnd),
	.combout(\register[3][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \register[3][4]~feeder .lut_mask = 16'hFF00;
defparam \register[3][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X64_Y28_N21
cycloneii_lcell_ff \register[3][4] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\register[3][4]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register[3][0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register[3][4]~regout ));

// Location: LCCOMB_X61_Y28_N24
cycloneii_lcell_comb \Mux27~1 (
// Equation(s):
// \Mux27~1_combout  = (\araddr~combout [3] & ((\Mux27~0_combout  & ((\register[3][4]~regout ))) # (!\Mux27~0_combout  & (\register[2][4]~regout )))) # (!\araddr~combout [3] & (\Mux27~0_combout ))

	.dataa(\araddr~combout [3]),
	.datab(\Mux27~0_combout ),
	.datac(\register[2][4]~regout ),
	.datad(\register[3][4]~regout ),
	.cin(gnd),
	.combout(\Mux27~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux27~1 .lut_mask = 16'hEC64;
defparam \Mux27~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X61_Y28_N25
cycloneii_lcell_ff \rdata[4]~reg0 (
	.clk(\clk~clkctrl_outclk ),
	.datain(\Mux27~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rdata[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\rdata[4]~reg0_regout ));

// Location: PIN_D25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \wdata[5]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\wdata~combout [5]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(wdata[5]));
// synopsys translate_off
defparam \wdata[5]~I .input_async_reset = "none";
defparam \wdata[5]~I .input_power_up = "low";
defparam \wdata[5]~I .input_register_mode = "none";
defparam \wdata[5]~I .input_sync_reset = "none";
defparam \wdata[5]~I .oe_async_reset = "none";
defparam \wdata[5]~I .oe_power_up = "low";
defparam \wdata[5]~I .oe_register_mode = "none";
defparam \wdata[5]~I .oe_sync_reset = "none";
defparam \wdata[5]~I .operation_mode = "input";
defparam \wdata[5]~I .output_async_reset = "none";
defparam \wdata[5]~I .output_power_up = "low";
defparam \wdata[5]~I .output_register_mode = "none";
defparam \wdata[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X64_Y28_N14
cycloneii_lcell_comb \register[3][5]~feeder (
// Equation(s):
// \register[3][5]~feeder_combout  = \wdata~combout [5]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\wdata~combout [5]),
	.cin(gnd),
	.combout(\register[3][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \register[3][5]~feeder .lut_mask = 16'hFF00;
defparam \register[3][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X64_Y28_N15
cycloneii_lcell_ff \register[3][5] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\register[3][5]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register[3][0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register[3][5]~regout ));

// Location: LCFF_X62_Y28_N27
cycloneii_lcell_ff \register[0][5] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\wdata~combout [5]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register[0][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register[0][5]~regout ));

// Location: LCCOMB_X63_Y27_N4
cycloneii_lcell_comb \register[2][5]~feeder (
// Equation(s):
// \register[2][5]~feeder_combout  = \wdata~combout [5]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\wdata~combout [5]),
	.cin(gnd),
	.combout(\register[2][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \register[2][5]~feeder .lut_mask = 16'hFF00;
defparam \register[2][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X63_Y27_N5
cycloneii_lcell_ff \register[2][5] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\register[2][5]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register[2][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register[2][5]~regout ));

// Location: LCCOMB_X62_Y28_N26
cycloneii_lcell_comb \Mux26~0 (
// Equation(s):
// \Mux26~0_combout  = (\araddr~combout [3] & ((\araddr~combout [2]) # ((\register[2][5]~regout )))) # (!\araddr~combout [3] & (!\araddr~combout [2] & (\register[0][5]~regout )))

	.dataa(\araddr~combout [3]),
	.datab(\araddr~combout [2]),
	.datac(\register[0][5]~regout ),
	.datad(\register[2][5]~regout ),
	.cin(gnd),
	.combout(\Mux26~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux26~0 .lut_mask = 16'hBA98;
defparam \Mux26~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y28_N22
cycloneii_lcell_comb \Mux26~1 (
// Equation(s):
// \Mux26~1_combout  = (\Mux26~0_combout  & (((\register[3][5]~regout ) # (!\araddr~combout [2])))) # (!\Mux26~0_combout  & (\register[1][5]~regout  & ((\araddr~combout [2]))))

	.dataa(\register[1][5]~regout ),
	.datab(\register[3][5]~regout ),
	.datac(\Mux26~0_combout ),
	.datad(\araddr~combout [2]),
	.cin(gnd),
	.combout(\Mux26~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux26~1 .lut_mask = 16'hCAF0;
defparam \Mux26~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X61_Y28_N23
cycloneii_lcell_ff \rdata[5]~reg0 (
	.clk(\clk~clkctrl_outclk ),
	.datain(\Mux26~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rdata[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\rdata[5]~reg0_regout ));

// Location: PIN_G24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \wdata[6]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\wdata~combout [6]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(wdata[6]));
// synopsys translate_off
defparam \wdata[6]~I .input_async_reset = "none";
defparam \wdata[6]~I .input_power_up = "low";
defparam \wdata[6]~I .input_register_mode = "none";
defparam \wdata[6]~I .input_sync_reset = "none";
defparam \wdata[6]~I .oe_async_reset = "none";
defparam \wdata[6]~I .oe_power_up = "low";
defparam \wdata[6]~I .oe_register_mode = "none";
defparam \wdata[6]~I .oe_sync_reset = "none";
defparam \wdata[6]~I .operation_mode = "input";
defparam \wdata[6]~I .output_async_reset = "none";
defparam \wdata[6]~I .output_power_up = "low";
defparam \wdata[6]~I .output_register_mode = "none";
defparam \wdata[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X62_Y28_N11
cycloneii_lcell_ff \register[0][6] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\wdata~combout [6]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register[0][0]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register[0][6]~regout ));

// Location: LCCOMB_X62_Y28_N20
cycloneii_lcell_comb \register[1][6]~feeder (
// Equation(s):
// \register[1][6]~feeder_combout  = \wdata~combout [6]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\wdata~combout [6]),
	.cin(gnd),
	.combout(\register[1][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \register[1][6]~feeder .lut_mask = 16'hFF00;
defparam \register[1][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X62_Y28_N21
cycloneii_lcell_ff \register[1][6] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\register[1][6]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register[1][0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register[1][6]~regout ));

// Location: LCCOMB_X62_Y28_N10
cycloneii_lcell_comb \Mux25~0 (
// Equation(s):
// \Mux25~0_combout  = (\araddr~combout [3] & (\araddr~combout [2])) # (!\araddr~combout [3] & ((\araddr~combout [2] & ((\register[1][6]~regout ))) # (!\araddr~combout [2] & (\register[0][6]~regout ))))

	.dataa(\araddr~combout [3]),
	.datab(\araddr~combout [2]),
	.datac(\register[0][6]~regout ),
	.datad(\register[1][6]~regout ),
	.cin(gnd),
	.combout(\Mux25~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux25~0 .lut_mask = 16'hDC98;
defparam \Mux25~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_K18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \araddr[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\araddr~combout [3]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(araddr[3]));
// synopsys translate_off
defparam \araddr[3]~I .input_async_reset = "none";
defparam \araddr[3]~I .input_power_up = "low";
defparam \araddr[3]~I .input_register_mode = "none";
defparam \araddr[3]~I .input_sync_reset = "none";
defparam \araddr[3]~I .oe_async_reset = "none";
defparam \araddr[3]~I .oe_power_up = "low";
defparam \araddr[3]~I .oe_register_mode = "none";
defparam \araddr[3]~I .oe_sync_reset = "none";
defparam \araddr[3]~I .operation_mode = "input";
defparam \araddr[3]~I .output_async_reset = "none";
defparam \araddr[3]~I .output_power_up = "low";
defparam \araddr[3]~I .output_register_mode = "none";
defparam \araddr[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X64_Y28_N5
cycloneii_lcell_ff \register[2][6] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\wdata~combout [6]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register[2][0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register[2][6]~regout ));

// Location: LCCOMB_X61_Y28_N8
cycloneii_lcell_comb \Mux25~1 (
// Equation(s):
// \Mux25~1_combout  = (\Mux25~0_combout  & ((\register[3][6]~regout ) # ((!\araddr~combout [3])))) # (!\Mux25~0_combout  & (((\araddr~combout [3] & \register[2][6]~regout ))))

	.dataa(\register[3][6]~regout ),
	.datab(\Mux25~0_combout ),
	.datac(\araddr~combout [3]),
	.datad(\register[2][6]~regout ),
	.cin(gnd),
	.combout(\Mux25~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux25~1 .lut_mask = 16'hBC8C;
defparam \Mux25~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X61_Y28_N9
cycloneii_lcell_ff \rdata[6]~reg0 (
	.clk(\clk~clkctrl_outclk ),
	.datain(\Mux25~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rdata[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\rdata[6]~reg0_regout ));

// Location: PIN_K22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \wdata[7]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\wdata~combout [7]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(wdata[7]));
// synopsys translate_off
defparam \wdata[7]~I .input_async_reset = "none";
defparam \wdata[7]~I .input_power_up = "low";
defparam \wdata[7]~I .input_register_mode = "none";
defparam \wdata[7]~I .input_sync_reset = "none";
defparam \wdata[7]~I .oe_async_reset = "none";
defparam \wdata[7]~I .oe_power_up = "low";
defparam \wdata[7]~I .oe_register_mode = "none";
defparam \wdata[7]~I .oe_sync_reset = "none";
defparam \wdata[7]~I .operation_mode = "input";
defparam \wdata[7]~I .output_async_reset = "none";
defparam \wdata[7]~I .output_power_up = "low";
defparam \wdata[7]~I .output_register_mode = "none";
defparam \wdata[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X64_Y28_N26
cycloneii_lcell_comb \register[3][7]~feeder (
// Equation(s):
// \register[3][7]~feeder_combout  = \wdata~combout [7]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\wdata~combout [7]),
	.cin(gnd),
	.combout(\register[3][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \register[3][7]~feeder .lut_mask = 16'hFF00;
defparam \register[3][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X64_Y28_N27
cycloneii_lcell_ff \register[3][7] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\register[3][7]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register[3][0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register[3][7]~regout ));

// Location: LCCOMB_X62_Y28_N24
cycloneii_lcell_comb \register[1][7]~feeder (
// Equation(s):
// \register[1][7]~feeder_combout  = \wdata~combout [7]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\wdata~combout [7]),
	.cin(gnd),
	.combout(\register[1][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \register[1][7]~feeder .lut_mask = 16'hFF00;
defparam \register[1][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X62_Y28_N25
cycloneii_lcell_ff \register[1][7] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\register[1][7]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register[1][0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register[1][7]~regout ));

// Location: LCCOMB_X61_Y28_N18
cycloneii_lcell_comb \Mux24~1 (
// Equation(s):
// \Mux24~1_combout  = (\Mux24~0_combout  & (((\register[3][7]~regout )) # (!\araddr~combout [2]))) # (!\Mux24~0_combout  & (\araddr~combout [2] & ((\register[1][7]~regout ))))

	.dataa(\Mux24~0_combout ),
	.datab(\araddr~combout [2]),
	.datac(\register[3][7]~regout ),
	.datad(\register[1][7]~regout ),
	.cin(gnd),
	.combout(\Mux24~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux24~1 .lut_mask = 16'hE6A2;
defparam \Mux24~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X61_Y28_N19
cycloneii_lcell_ff \rdata[7]~reg0 (
	.clk(\clk~clkctrl_outclk ),
	.datain(\Mux24~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rdata[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\rdata[7]~reg0_regout ));

// Location: PIN_G25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \wdata[8]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\wdata~combout [8]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(wdata[8]));
// synopsys translate_off
defparam \wdata[8]~I .input_async_reset = "none";
defparam \wdata[8]~I .input_power_up = "low";
defparam \wdata[8]~I .input_register_mode = "none";
defparam \wdata[8]~I .input_sync_reset = "none";
defparam \wdata[8]~I .oe_async_reset = "none";
defparam \wdata[8]~I .oe_power_up = "low";
defparam \wdata[8]~I .oe_register_mode = "none";
defparam \wdata[8]~I .oe_sync_reset = "none";
defparam \wdata[8]~I .operation_mode = "input";
defparam \wdata[8]~I .output_async_reset = "none";
defparam \wdata[8]~I .output_power_up = "low";
defparam \wdata[8]~I .output_register_mode = "none";
defparam \wdata[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X64_Y26_N14
cycloneii_lcell_comb \register[0][8]~7 (
// Equation(s):
// \register[0][8]~7_combout  = (\wstrb~combout [1] & (!addr_latch[3] & (!addr_latch[2] & \register[0][8]~0_combout )))

	.dataa(\wstrb~combout [1]),
	.datab(addr_latch[3]),
	.datac(addr_latch[2]),
	.datad(\register[0][8]~0_combout ),
	.cin(gnd),
	.combout(\register[0][8]~7_combout ),
	.cout());
// synopsys translate_off
defparam \register[0][8]~7 .lut_mask = 16'h0200;
defparam \register[0][8]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X63_Y26_N17
cycloneii_lcell_ff \register[0][8] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\wdata~combout [8]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register[0][8]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register[0][8]~regout ));

// Location: LCCOMB_X62_Y26_N16
cycloneii_lcell_comb \register[1][8]~feeder (
// Equation(s):
// \register[1][8]~feeder_combout  = \wdata~combout [8]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\wdata~combout [8]),
	.cin(gnd),
	.combout(\register[1][8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \register[1][8]~feeder .lut_mask = 16'hFF00;
defparam \register[1][8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_L24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \wstrb[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\wstrb~combout [1]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(wstrb[1]));
// synopsys translate_off
defparam \wstrb[1]~I .input_async_reset = "none";
defparam \wstrb[1]~I .input_power_up = "low";
defparam \wstrb[1]~I .input_register_mode = "none";
defparam \wstrb[1]~I .input_sync_reset = "none";
defparam \wstrb[1]~I .oe_async_reset = "none";
defparam \wstrb[1]~I .oe_power_up = "low";
defparam \wstrb[1]~I .oe_register_mode = "none";
defparam \wstrb[1]~I .oe_sync_reset = "none";
defparam \wstrb[1]~I .operation_mode = "input";
defparam \wstrb[1]~I .output_async_reset = "none";
defparam \wstrb[1]~I .output_power_up = "low";
defparam \wstrb[1]~I .output_register_mode = "none";
defparam \wstrb[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X62_Y26_N0
cycloneii_lcell_comb \register[1][8]~6 (
// Equation(s):
// \register[1][8]~6_combout  = (!addr_latch[3] & (\wstrb~combout [1] & (addr_latch[2] & \register[0][8]~0_combout )))

	.dataa(addr_latch[3]),
	.datab(\wstrb~combout [1]),
	.datac(addr_latch[2]),
	.datad(\register[0][8]~0_combout ),
	.cin(gnd),
	.combout(\register[1][8]~6_combout ),
	.cout());
// synopsys translate_off
defparam \register[1][8]~6 .lut_mask = 16'h4000;
defparam \register[1][8]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X62_Y26_N17
cycloneii_lcell_ff \register[1][8] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\register[1][8]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register[1][8]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register[1][8]~regout ));

// Location: LCCOMB_X63_Y26_N16
cycloneii_lcell_comb \Mux23~0 (
// Equation(s):
// \Mux23~0_combout  = (\araddr~combout [2] & ((\araddr~combout [3]) # ((\register[1][8]~regout )))) # (!\araddr~combout [2] & (!\araddr~combout [3] & (\register[0][8]~regout )))

	.dataa(\araddr~combout [2]),
	.datab(\araddr~combout [3]),
	.datac(\register[0][8]~regout ),
	.datad(\register[1][8]~regout ),
	.cin(gnd),
	.combout(\Mux23~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux23~0 .lut_mask = 16'hBA98;
defparam \Mux23~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y26_N20
cycloneii_lcell_comb \register[2][8]~5 (
// Equation(s):
// \register[2][8]~5_combout  = (\wstrb~combout [1] & (addr_latch[3] & (\register[0][8]~0_combout  & !addr_latch[2])))

	.dataa(\wstrb~combout [1]),
	.datab(addr_latch[3]),
	.datac(\register[0][8]~0_combout ),
	.datad(addr_latch[2]),
	.cin(gnd),
	.combout(\register[2][8]~5_combout ),
	.cout());
// synopsys translate_off
defparam \register[2][8]~5 .lut_mask = 16'h0080;
defparam \register[2][8]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X64_Y26_N13
cycloneii_lcell_ff \register[2][8] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\wdata~combout [8]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register[2][8]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register[2][8]~regout ));

// Location: LCCOMB_X64_Y26_N8
cycloneii_lcell_comb \Mux23~1 (
// Equation(s):
// \Mux23~1_combout  = (\Mux23~0_combout  & ((\register[3][8]~regout ) # ((!\araddr~combout [3])))) # (!\Mux23~0_combout  & (((\araddr~combout [3] & \register[2][8]~regout ))))

	.dataa(\register[3][8]~regout ),
	.datab(\Mux23~0_combout ),
	.datac(\araddr~combout [3]),
	.datad(\register[2][8]~regout ),
	.cin(gnd),
	.combout(\Mux23~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux23~1 .lut_mask = 16'hBC8C;
defparam \Mux23~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X64_Y26_N9
cycloneii_lcell_ff \rdata[8]~reg0 (
	.clk(\clk~clkctrl_outclk ),
	.datain(\Mux23~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rdata[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\rdata[8]~reg0_regout ));

// Location: PIN_H24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \wdata[9]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\wdata~combout [9]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(wdata[9]));
// synopsys translate_off
defparam \wdata[9]~I .input_async_reset = "none";
defparam \wdata[9]~I .input_power_up = "low";
defparam \wdata[9]~I .input_register_mode = "none";
defparam \wdata[9]~I .input_sync_reset = "none";
defparam \wdata[9]~I .oe_async_reset = "none";
defparam \wdata[9]~I .oe_power_up = "low";
defparam \wdata[9]~I .oe_register_mode = "none";
defparam \wdata[9]~I .oe_sync_reset = "none";
defparam \wdata[9]~I .operation_mode = "input";
defparam \wdata[9]~I .output_async_reset = "none";
defparam \wdata[9]~I .output_power_up = "low";
defparam \wdata[9]~I .output_register_mode = "none";
defparam \wdata[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X62_Y26_N18
cycloneii_lcell_comb \register[1][9]~feeder (
// Equation(s):
// \register[1][9]~feeder_combout  = \wdata~combout [9]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\wdata~combout [9]),
	.cin(gnd),
	.combout(\register[1][9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \register[1][9]~feeder .lut_mask = 16'hFF00;
defparam \register[1][9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X62_Y26_N19
cycloneii_lcell_ff \register[1][9] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\register[1][9]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register[1][8]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register[1][9]~regout ));

// Location: LCFF_X63_Y26_N15
cycloneii_lcell_ff \register[0][9] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\wdata~combout [9]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register[0][8]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register[0][9]~regout ));

// Location: LCCOMB_X64_Y26_N6
cycloneii_lcell_comb \register[2][9]~feeder (
// Equation(s):
// \register[2][9]~feeder_combout  = \wdata~combout [9]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\wdata~combout [9]),
	.cin(gnd),
	.combout(\register[2][9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \register[2][9]~feeder .lut_mask = 16'hFF00;
defparam \register[2][9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X64_Y26_N7
cycloneii_lcell_ff \register[2][9] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\register[2][9]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register[2][8]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register[2][9]~regout ));

// Location: LCCOMB_X63_Y26_N14
cycloneii_lcell_comb \Mux22~0 (
// Equation(s):
// \Mux22~0_combout  = (\araddr~combout [2] & (\araddr~combout [3])) # (!\araddr~combout [2] & ((\araddr~combout [3] & ((\register[2][9]~regout ))) # (!\araddr~combout [3] & (\register[0][9]~regout ))))

	.dataa(\araddr~combout [2]),
	.datab(\araddr~combout [3]),
	.datac(\register[0][9]~regout ),
	.datad(\register[2][9]~regout ),
	.cin(gnd),
	.combout(\Mux22~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux22~0 .lut_mask = 16'hDC98;
defparam \Mux22~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y27_N22
cycloneii_lcell_comb \register[3][9]~feeder (
// Equation(s):
// \register[3][9]~feeder_combout  = \wdata~combout [9]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\wdata~combout [9]),
	.cin(gnd),
	.combout(\register[3][9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \register[3][9]~feeder .lut_mask = 16'hFF00;
defparam \register[3][9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y27_N4
cycloneii_lcell_comb \register[3][8]~8 (
// Equation(s):
// \register[3][8]~8_combout  = (addr_latch[3] & (addr_latch[2] & (\wstrb~combout [1] & \register[0][8]~0_combout )))

	.dataa(addr_latch[3]),
	.datab(addr_latch[2]),
	.datac(\wstrb~combout [1]),
	.datad(\register[0][8]~0_combout ),
	.cin(gnd),
	.combout(\register[3][8]~8_combout ),
	.cout());
// synopsys translate_off
defparam \register[3][8]~8 .lut_mask = 16'h8000;
defparam \register[3][8]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X64_Y27_N23
cycloneii_lcell_ff \register[3][9] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\register[3][9]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register[3][8]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register[3][9]~regout ));

// Location: LCCOMB_X63_Y26_N24
cycloneii_lcell_comb \Mux22~1 (
// Equation(s):
// \Mux22~1_combout  = (\araddr~combout [2] & ((\Mux22~0_combout  & ((\register[3][9]~regout ))) # (!\Mux22~0_combout  & (\register[1][9]~regout )))) # (!\araddr~combout [2] & (((\Mux22~0_combout ))))

	.dataa(\araddr~combout [2]),
	.datab(\register[1][9]~regout ),
	.datac(\Mux22~0_combout ),
	.datad(\register[3][9]~regout ),
	.cin(gnd),
	.combout(\Mux22~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux22~1 .lut_mask = 16'hF858;
defparam \Mux22~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X63_Y26_N25
cycloneii_lcell_ff \rdata[9]~reg0 (
	.clk(\clk~clkctrl_outclk ),
	.datain(\Mux22~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rdata[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\rdata[9]~reg0_regout ));

// Location: PIN_F26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \wdata[10]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\wdata~combout [10]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(wdata[10]));
// synopsys translate_off
defparam \wdata[10]~I .input_async_reset = "none";
defparam \wdata[10]~I .input_power_up = "low";
defparam \wdata[10]~I .input_register_mode = "none";
defparam \wdata[10]~I .input_sync_reset = "none";
defparam \wdata[10]~I .oe_async_reset = "none";
defparam \wdata[10]~I .oe_power_up = "low";
defparam \wdata[10]~I .oe_register_mode = "none";
defparam \wdata[10]~I .oe_sync_reset = "none";
defparam \wdata[10]~I .operation_mode = "input";
defparam \wdata[10]~I .output_async_reset = "none";
defparam \wdata[10]~I .output_power_up = "low";
defparam \wdata[10]~I .output_register_mode = "none";
defparam \wdata[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X64_Y26_N29
cycloneii_lcell_ff \register[2][10] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\wdata~combout [10]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register[2][8]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register[2][10]~regout ));

// Location: LCFF_X63_Y26_N5
cycloneii_lcell_ff \register[0][10] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\wdata~combout [10]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register[0][8]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register[0][10]~regout ));

// Location: LCCOMB_X62_Y26_N24
cycloneii_lcell_comb \register[1][10]~feeder (
// Equation(s):
// \register[1][10]~feeder_combout  = \wdata~combout [10]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\wdata~combout [10]),
	.cin(gnd),
	.combout(\register[1][10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \register[1][10]~feeder .lut_mask = 16'hFF00;
defparam \register[1][10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X62_Y26_N25
cycloneii_lcell_ff \register[1][10] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\register[1][10]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register[1][8]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register[1][10]~regout ));

// Location: LCCOMB_X63_Y26_N4
cycloneii_lcell_comb \Mux21~0 (
// Equation(s):
// \Mux21~0_combout  = (\araddr~combout [2] & ((\araddr~combout [3]) # ((\register[1][10]~regout )))) # (!\araddr~combout [2] & (!\araddr~combout [3] & (\register[0][10]~regout )))

	.dataa(\araddr~combout [2]),
	.datab(\araddr~combout [3]),
	.datac(\register[0][10]~regout ),
	.datad(\register[1][10]~regout ),
	.cin(gnd),
	.combout(\Mux21~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux21~0 .lut_mask = 16'hBA98;
defparam \Mux21~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X64_Y27_N9
cycloneii_lcell_ff \register[3][10] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\wdata~combout [10]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register[3][8]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register[3][10]~regout ));

// Location: LCCOMB_X64_Y26_N30
cycloneii_lcell_comb \Mux21~1 (
// Equation(s):
// \Mux21~1_combout  = (\araddr~combout [3] & ((\Mux21~0_combout  & ((\register[3][10]~regout ))) # (!\Mux21~0_combout  & (\register[2][10]~regout )))) # (!\araddr~combout [3] & (((\Mux21~0_combout ))))

	.dataa(\araddr~combout [3]),
	.datab(\register[2][10]~regout ),
	.datac(\Mux21~0_combout ),
	.datad(\register[3][10]~regout ),
	.cin(gnd),
	.combout(\Mux21~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux21~1 .lut_mask = 16'hF858;
defparam \Mux21~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X64_Y26_N31
cycloneii_lcell_ff \rdata[10]~reg0 (
	.clk(\clk~clkctrl_outclk ),
	.datain(\Mux21~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rdata[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\rdata[10]~reg0_regout ));

// Location: PIN_K24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \wdata[11]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\wdata~combout [11]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(wdata[11]));
// synopsys translate_off
defparam \wdata[11]~I .input_async_reset = "none";
defparam \wdata[11]~I .input_power_up = "low";
defparam \wdata[11]~I .input_register_mode = "none";
defparam \wdata[11]~I .input_sync_reset = "none";
defparam \wdata[11]~I .oe_async_reset = "none";
defparam \wdata[11]~I .oe_power_up = "low";
defparam \wdata[11]~I .oe_register_mode = "none";
defparam \wdata[11]~I .oe_sync_reset = "none";
defparam \wdata[11]~I .operation_mode = "input";
defparam \wdata[11]~I .output_async_reset = "none";
defparam \wdata[11]~I .output_power_up = "low";
defparam \wdata[11]~I .output_register_mode = "none";
defparam \wdata[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X62_Y26_N26
cycloneii_lcell_comb \register[1][11]~feeder (
// Equation(s):
// \register[1][11]~feeder_combout  = \wdata~combout [11]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\wdata~combout [11]),
	.cin(gnd),
	.combout(\register[1][11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \register[1][11]~feeder .lut_mask = 16'hFF00;
defparam \register[1][11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X62_Y26_N27
cycloneii_lcell_ff \register[1][11] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\register[1][11]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register[1][8]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register[1][11]~regout ));

// Location: LCFF_X64_Y27_N31
cycloneii_lcell_ff \register[3][11] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\wdata~combout [11]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register[3][8]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register[3][11]~regout ));

// Location: LCCOMB_X63_Y26_N26
cycloneii_lcell_comb \Mux20~1 (
// Equation(s):
// \Mux20~1_combout  = (\Mux20~0_combout  & (((\register[3][11]~regout ) # (!\araddr~combout [2])))) # (!\Mux20~0_combout  & (\register[1][11]~regout  & ((\araddr~combout [2]))))

	.dataa(\Mux20~0_combout ),
	.datab(\register[1][11]~regout ),
	.datac(\register[3][11]~regout ),
	.datad(\araddr~combout [2]),
	.cin(gnd),
	.combout(\Mux20~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux20~1 .lut_mask = 16'hE4AA;
defparam \Mux20~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X63_Y26_N27
cycloneii_lcell_ff \rdata[11]~reg0 (
	.clk(\clk~clkctrl_outclk ),
	.datain(\Mux20~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rdata[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\rdata[11]~reg0_regout ));

// Location: PIN_H26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \wdata[12]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\wdata~combout [12]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(wdata[12]));
// synopsys translate_off
defparam \wdata[12]~I .input_async_reset = "none";
defparam \wdata[12]~I .input_power_up = "low";
defparam \wdata[12]~I .input_register_mode = "none";
defparam \wdata[12]~I .input_sync_reset = "none";
defparam \wdata[12]~I .oe_async_reset = "none";
defparam \wdata[12]~I .oe_power_up = "low";
defparam \wdata[12]~I .oe_register_mode = "none";
defparam \wdata[12]~I .oe_sync_reset = "none";
defparam \wdata[12]~I .operation_mode = "input";
defparam \wdata[12]~I .output_async_reset = "none";
defparam \wdata[12]~I .output_power_up = "low";
defparam \wdata[12]~I .output_register_mode = "none";
defparam \wdata[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X64_Y27_N21
cycloneii_lcell_ff \register[3][12] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\wdata~combout [12]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register[3][8]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register[3][12]~regout ));

// Location: LCCOMB_X62_Y26_N4
cycloneii_lcell_comb \register[1][12]~feeder (
// Equation(s):
// \register[1][12]~feeder_combout  = \wdata~combout [12]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\wdata~combout [12]),
	.cin(gnd),
	.combout(\register[1][12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \register[1][12]~feeder .lut_mask = 16'hFF00;
defparam \register[1][12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X62_Y26_N5
cycloneii_lcell_ff \register[1][12] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\register[1][12]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register[1][8]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register[1][12]~regout ));

// Location: LCFF_X63_Y26_N9
cycloneii_lcell_ff \register[0][12] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\wdata~combout [12]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register[0][8]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register[0][12]~regout ));

// Location: LCCOMB_X63_Y26_N8
cycloneii_lcell_comb \Mux19~0 (
// Equation(s):
// \Mux19~0_combout  = (\araddr~combout [2] & ((\register[1][12]~regout ) # ((\araddr~combout [3])))) # (!\araddr~combout [2] & (((\register[0][12]~regout  & !\araddr~combout [3]))))

	.dataa(\araddr~combout [2]),
	.datab(\register[1][12]~regout ),
	.datac(\register[0][12]~regout ),
	.datad(\araddr~combout [3]),
	.cin(gnd),
	.combout(\Mux19~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux19~0 .lut_mask = 16'hAAD8;
defparam \Mux19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y26_N4
cycloneii_lcell_comb \Mux19~1 (
// Equation(s):
// \Mux19~1_combout  = (\araddr~combout [3] & ((\Mux19~0_combout  & ((\register[3][12]~regout ))) # (!\Mux19~0_combout  & (\register[2][12]~regout )))) # (!\araddr~combout [3] & (((\Mux19~0_combout ))))

	.dataa(\register[2][12]~regout ),
	.datab(\register[3][12]~regout ),
	.datac(\araddr~combout [3]),
	.datad(\Mux19~0_combout ),
	.cin(gnd),
	.combout(\Mux19~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux19~1 .lut_mask = 16'hCFA0;
defparam \Mux19~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X64_Y26_N5
cycloneii_lcell_ff \rdata[12]~reg0 (
	.clk(\clk~clkctrl_outclk ),
	.datain(\Mux19~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rdata[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\rdata[12]~reg0_regout ));

// Location: PIN_H19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \wdata[13]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\wdata~combout [13]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(wdata[13]));
// synopsys translate_off
defparam \wdata[13]~I .input_async_reset = "none";
defparam \wdata[13]~I .input_power_up = "low";
defparam \wdata[13]~I .input_register_mode = "none";
defparam \wdata[13]~I .input_sync_reset = "none";
defparam \wdata[13]~I .oe_async_reset = "none";
defparam \wdata[13]~I .oe_power_up = "low";
defparam \wdata[13]~I .oe_register_mode = "none";
defparam \wdata[13]~I .oe_sync_reset = "none";
defparam \wdata[13]~I .operation_mode = "input";
defparam \wdata[13]~I .output_async_reset = "none";
defparam \wdata[13]~I .output_power_up = "low";
defparam \wdata[13]~I .output_register_mode = "none";
defparam \wdata[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X64_Y26_N11
cycloneii_lcell_ff \register[2][13] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\wdata~combout [13]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register[2][8]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register[2][13]~regout ));

// Location: LCFF_X63_Y26_N3
cycloneii_lcell_ff \register[0][13] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\wdata~combout [13]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register[0][8]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register[0][13]~regout ));

// Location: LCCOMB_X63_Y26_N2
cycloneii_lcell_comb \Mux18~0 (
// Equation(s):
// \Mux18~0_combout  = (\araddr~combout [2] & (((\araddr~combout [3])))) # (!\araddr~combout [2] & ((\araddr~combout [3] & (\register[2][13]~regout )) # (!\araddr~combout [3] & ((\register[0][13]~regout )))))

	.dataa(\araddr~combout [2]),
	.datab(\register[2][13]~regout ),
	.datac(\register[0][13]~regout ),
	.datad(\araddr~combout [3]),
	.cin(gnd),
	.combout(\Mux18~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux18~0 .lut_mask = 16'hEE50;
defparam \Mux18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y26_N30
cycloneii_lcell_comb \register[1][13]~feeder (
// Equation(s):
// \register[1][13]~feeder_combout  = \wdata~combout [13]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\wdata~combout [13]),
	.cin(gnd),
	.combout(\register[1][13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \register[1][13]~feeder .lut_mask = 16'hFF00;
defparam \register[1][13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X62_Y26_N31
cycloneii_lcell_ff \register[1][13] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\register[1][13]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register[1][8]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register[1][13]~regout ));

// Location: LCCOMB_X64_Y27_N18
cycloneii_lcell_comb \register[3][13]~feeder (
// Equation(s):
// \register[3][13]~feeder_combout  = \wdata~combout [13]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\wdata~combout [13]),
	.cin(gnd),
	.combout(\register[3][13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \register[3][13]~feeder .lut_mask = 16'hFF00;
defparam \register[3][13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X64_Y27_N19
cycloneii_lcell_ff \register[3][13] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\register[3][13]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register[3][8]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register[3][13]~regout ));

// Location: LCCOMB_X63_Y26_N28
cycloneii_lcell_comb \Mux18~1 (
// Equation(s):
// \Mux18~1_combout  = (\araddr~combout [2] & ((\Mux18~0_combout  & ((\register[3][13]~regout ))) # (!\Mux18~0_combout  & (\register[1][13]~regout )))) # (!\araddr~combout [2] & (\Mux18~0_combout ))

	.dataa(\araddr~combout [2]),
	.datab(\Mux18~0_combout ),
	.datac(\register[1][13]~regout ),
	.datad(\register[3][13]~regout ),
	.cin(gnd),
	.combout(\Mux18~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux18~1 .lut_mask = 16'hEC64;
defparam \Mux18~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X63_Y26_N29
cycloneii_lcell_ff \rdata[13]~reg0 (
	.clk(\clk~clkctrl_outclk ),
	.datain(\Mux18~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rdata[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\rdata[13]~reg0_regout ));

// Location: PIN_P18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \wdata[14]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\wdata~combout [14]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(wdata[14]));
// synopsys translate_off
defparam \wdata[14]~I .input_async_reset = "none";
defparam \wdata[14]~I .input_power_up = "low";
defparam \wdata[14]~I .input_register_mode = "none";
defparam \wdata[14]~I .input_sync_reset = "none";
defparam \wdata[14]~I .oe_async_reset = "none";
defparam \wdata[14]~I .oe_power_up = "low";
defparam \wdata[14]~I .oe_register_mode = "none";
defparam \wdata[14]~I .oe_sync_reset = "none";
defparam \wdata[14]~I .operation_mode = "input";
defparam \wdata[14]~I .output_async_reset = "none";
defparam \wdata[14]~I .output_power_up = "low";
defparam \wdata[14]~I .output_register_mode = "none";
defparam \wdata[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X64_Y26_N0
cycloneii_lcell_comb \register[2][14]~feeder (
// Equation(s):
// \register[2][14]~feeder_combout  = \wdata~combout [14]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\wdata~combout [14]),
	.cin(gnd),
	.combout(\register[2][14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \register[2][14]~feeder .lut_mask = 16'hFF00;
defparam \register[2][14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X64_Y26_N1
cycloneii_lcell_ff \register[2][14] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\register[2][14]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register[2][8]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register[2][14]~regout ));

// Location: LCCOMB_X64_Y27_N28
cycloneii_lcell_comb \register[3][14]~feeder (
// Equation(s):
// \register[3][14]~feeder_combout  = \wdata~combout [14]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\wdata~combout [14]),
	.cin(gnd),
	.combout(\register[3][14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \register[3][14]~feeder .lut_mask = 16'hFF00;
defparam \register[3][14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X64_Y27_N29
cycloneii_lcell_ff \register[3][14] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\register[3][14]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register[3][8]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register[3][14]~regout ));

// Location: LCFF_X63_Y26_N13
cycloneii_lcell_ff \register[0][14] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\wdata~combout [14]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register[0][8]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register[0][14]~regout ));

// Location: LCCOMB_X62_Y26_N12
cycloneii_lcell_comb \register[1][14]~feeder (
// Equation(s):
// \register[1][14]~feeder_combout  = \wdata~combout [14]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\wdata~combout [14]),
	.cin(gnd),
	.combout(\register[1][14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \register[1][14]~feeder .lut_mask = 16'hFF00;
defparam \register[1][14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X62_Y26_N13
cycloneii_lcell_ff \register[1][14] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\register[1][14]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register[1][8]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register[1][14]~regout ));

// Location: LCCOMB_X63_Y26_N12
cycloneii_lcell_comb \Mux17~0 (
// Equation(s):
// \Mux17~0_combout  = (\araddr~combout [2] & ((\araddr~combout [3]) # ((\register[1][14]~regout )))) # (!\araddr~combout [2] & (!\araddr~combout [3] & (\register[0][14]~regout )))

	.dataa(\araddr~combout [2]),
	.datab(\araddr~combout [3]),
	.datac(\register[0][14]~regout ),
	.datad(\register[1][14]~regout ),
	.cin(gnd),
	.combout(\Mux17~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux17~0 .lut_mask = 16'hBA98;
defparam \Mux17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y26_N26
cycloneii_lcell_comb \Mux17~1 (
// Equation(s):
// \Mux17~1_combout  = (\araddr~combout [3] & ((\Mux17~0_combout  & ((\register[3][14]~regout ))) # (!\Mux17~0_combout  & (\register[2][14]~regout )))) # (!\araddr~combout [3] & (((\Mux17~0_combout ))))

	.dataa(\araddr~combout [3]),
	.datab(\register[2][14]~regout ),
	.datac(\register[3][14]~regout ),
	.datad(\Mux17~0_combout ),
	.cin(gnd),
	.combout(\Mux17~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux17~1 .lut_mask = 16'hF588;
defparam \Mux17~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X64_Y26_N27
cycloneii_lcell_ff \rdata[14]~reg0 (
	.clk(\clk~clkctrl_outclk ),
	.datain(\Mux17~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rdata[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\rdata[14]~reg0_regout ));

// Location: PIN_J24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \wdata[15]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\wdata~combout [15]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(wdata[15]));
// synopsys translate_off
defparam \wdata[15]~I .input_async_reset = "none";
defparam \wdata[15]~I .input_power_up = "low";
defparam \wdata[15]~I .input_register_mode = "none";
defparam \wdata[15]~I .input_sync_reset = "none";
defparam \wdata[15]~I .oe_async_reset = "none";
defparam \wdata[15]~I .oe_power_up = "low";
defparam \wdata[15]~I .oe_register_mode = "none";
defparam \wdata[15]~I .oe_sync_reset = "none";
defparam \wdata[15]~I .operation_mode = "input";
defparam \wdata[15]~I .output_async_reset = "none";
defparam \wdata[15]~I .output_power_up = "low";
defparam \wdata[15]~I .output_register_mode = "none";
defparam \wdata[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X64_Y26_N23
cycloneii_lcell_ff \register[2][15] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\wdata~combout [15]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register[2][8]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register[2][15]~regout ));

// Location: LCFF_X63_Y26_N19
cycloneii_lcell_ff \register[0][15] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\wdata~combout [15]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register[0][8]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register[0][15]~regout ));

// Location: LCCOMB_X63_Y26_N18
cycloneii_lcell_comb \Mux16~0 (
// Equation(s):
// \Mux16~0_combout  = (\araddr~combout [2] & (((\araddr~combout [3])))) # (!\araddr~combout [2] & ((\araddr~combout [3] & (\register[2][15]~regout )) # (!\araddr~combout [3] & ((\register[0][15]~regout )))))

	.dataa(\araddr~combout [2]),
	.datab(\register[2][15]~regout ),
	.datac(\register[0][15]~regout ),
	.datad(\araddr~combout [3]),
	.cin(gnd),
	.combout(\Mux16~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux16~0 .lut_mask = 16'hEE50;
defparam \Mux16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X64_Y27_N27
cycloneii_lcell_ff \register[3][15] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\wdata~combout [15]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register[3][8]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register[3][15]~regout ));

// Location: LCCOMB_X63_Y26_N22
cycloneii_lcell_comb \Mux16~1 (
// Equation(s):
// \Mux16~1_combout  = (\Mux16~0_combout  & (((\register[3][15]~regout ) # (!\araddr~combout [2])))) # (!\Mux16~0_combout  & (\register[1][15]~regout  & ((\araddr~combout [2]))))

	.dataa(\register[1][15]~regout ),
	.datab(\Mux16~0_combout ),
	.datac(\register[3][15]~regout ),
	.datad(\araddr~combout [2]),
	.cin(gnd),
	.combout(\Mux16~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux16~1 .lut_mask = 16'hE2CC;
defparam \Mux16~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X63_Y26_N23
cycloneii_lcell_ff \rdata[15]~reg0 (
	.clk(\clk~clkctrl_outclk ),
	.datain(\Mux16~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rdata[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\rdata[15]~reg0_regout ));

// Location: PIN_H21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \wdata[16]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\wdata~combout [16]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(wdata[16]));
// synopsys translate_off
defparam \wdata[16]~I .input_async_reset = "none";
defparam \wdata[16]~I .input_power_up = "low";
defparam \wdata[16]~I .input_register_mode = "none";
defparam \wdata[16]~I .input_sync_reset = "none";
defparam \wdata[16]~I .oe_async_reset = "none";
defparam \wdata[16]~I .oe_power_up = "low";
defparam \wdata[16]~I .oe_register_mode = "none";
defparam \wdata[16]~I .oe_sync_reset = "none";
defparam \wdata[16]~I .operation_mode = "input";
defparam \wdata[16]~I .output_async_reset = "none";
defparam \wdata[16]~I .output_power_up = "low";
defparam \wdata[16]~I .output_register_mode = "none";
defparam \wdata[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \wstrb[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\wstrb~combout [2]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(wstrb[2]));
// synopsys translate_off
defparam \wstrb[2]~I .input_async_reset = "none";
defparam \wstrb[2]~I .input_power_up = "low";
defparam \wstrb[2]~I .input_register_mode = "none";
defparam \wstrb[2]~I .input_sync_reset = "none";
defparam \wstrb[2]~I .oe_async_reset = "none";
defparam \wstrb[2]~I .oe_power_up = "low";
defparam \wstrb[2]~I .oe_register_mode = "none";
defparam \wstrb[2]~I .oe_sync_reset = "none";
defparam \wstrb[2]~I .operation_mode = "input";
defparam \wstrb[2]~I .output_async_reset = "none";
defparam \wstrb[2]~I .output_power_up = "low";
defparam \wstrb[2]~I .output_register_mode = "none";
defparam \wstrb[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X63_Y27_N8
cycloneii_lcell_comb \register[0][16]~11 (
// Equation(s):
// \register[0][16]~11_combout  = (!addr_latch[2] & (\wstrb~combout [2] & (!addr_latch[3] & \register[0][8]~0_combout )))

	.dataa(addr_latch[2]),
	.datab(\wstrb~combout [2]),
	.datac(addr_latch[3]),
	.datad(\register[0][8]~0_combout ),
	.cin(gnd),
	.combout(\register[0][16]~11_combout ),
	.cout());
// synopsys translate_off
defparam \register[0][16]~11 .lut_mask = 16'h0400;
defparam \register[0][16]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X61_Y27_N23
cycloneii_lcell_ff \register[0][16] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\wdata~combout [16]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register[0][16]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register[0][16]~regout ));

// Location: LCCOMB_X61_Y27_N22
cycloneii_lcell_comb \Mux15~0 (
// Equation(s):
// \Mux15~0_combout  = (\araddr~combout [3] & (((\araddr~combout [2])))) # (!\araddr~combout [3] & ((\araddr~combout [2] & (\register[1][16]~regout )) # (!\araddr~combout [2] & ((\register[0][16]~regout )))))

	.dataa(\register[1][16]~regout ),
	.datab(\araddr~combout [3]),
	.datac(\register[0][16]~regout ),
	.datad(\araddr~combout [2]),
	.cin(gnd),
	.combout(\Mux15~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux15~0 .lut_mask = 16'hEE30;
defparam \Mux15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y28_N10
cycloneii_lcell_comb \register[3][16]~12 (
// Equation(s):
// \register[3][16]~12_combout  = (\wstrb~combout [2] & (addr_latch[2] & (addr_latch[3] & \register[0][8]~0_combout )))

	.dataa(\wstrb~combout [2]),
	.datab(addr_latch[2]),
	.datac(addr_latch[3]),
	.datad(\register[0][8]~0_combout ),
	.cin(gnd),
	.combout(\register[3][16]~12_combout ),
	.cout());
// synopsys translate_off
defparam \register[3][16]~12 .lut_mask = 16'h8000;
defparam \register[3][16]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X63_Y28_N3
cycloneii_lcell_ff \register[3][16] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\wdata~combout [16]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register[3][16]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register[3][16]~regout ));

// Location: LCCOMB_X60_Y27_N4
cycloneii_lcell_comb \Mux15~1 (
// Equation(s):
// \Mux15~1_combout  = (\Mux15~0_combout  & (((\register[3][16]~regout ) # (!\araddr~combout [3])))) # (!\Mux15~0_combout  & (\register[2][16]~regout  & ((\araddr~combout [3]))))

	.dataa(\register[2][16]~regout ),
	.datab(\Mux15~0_combout ),
	.datac(\register[3][16]~regout ),
	.datad(\araddr~combout [3]),
	.cin(gnd),
	.combout(\Mux15~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux15~1 .lut_mask = 16'hE2CC;
defparam \Mux15~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X60_Y27_N5
cycloneii_lcell_ff \rdata[16]~reg0 (
	.clk(\clk~clkctrl_outclk ),
	.datain(\Mux15~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rdata[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\rdata[16]~reg0_regout ));

// Location: PIN_E24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \wdata[17]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\wdata~combout [17]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(wdata[17]));
// synopsys translate_off
defparam \wdata[17]~I .input_async_reset = "none";
defparam \wdata[17]~I .input_power_up = "low";
defparam \wdata[17]~I .input_register_mode = "none";
defparam \wdata[17]~I .input_sync_reset = "none";
defparam \wdata[17]~I .oe_async_reset = "none";
defparam \wdata[17]~I .oe_power_up = "low";
defparam \wdata[17]~I .oe_register_mode = "none";
defparam \wdata[17]~I .oe_sync_reset = "none";
defparam \wdata[17]~I .operation_mode = "input";
defparam \wdata[17]~I .output_async_reset = "none";
defparam \wdata[17]~I .output_power_up = "low";
defparam \wdata[17]~I .output_register_mode = "none";
defparam \wdata[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X61_Y27_N31
cycloneii_lcell_ff \register[0][17] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\wdata~combout [17]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register[0][16]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register[0][17]~regout ));

// Location: LCCOMB_X61_Y27_N30
cycloneii_lcell_comb \Mux14~0 (
// Equation(s):
// \Mux14~0_combout  = (\araddr~combout [3] & ((\register[2][17]~regout ) # ((\araddr~combout [2])))) # (!\araddr~combout [3] & (((\register[0][17]~regout  & !\araddr~combout [2]))))

	.dataa(\register[2][17]~regout ),
	.datab(\araddr~combout [3]),
	.datac(\register[0][17]~regout ),
	.datad(\araddr~combout [2]),
	.cin(gnd),
	.combout(\Mux14~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux14~0 .lut_mask = 16'hCCB8;
defparam \Mux14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y27_N30
cycloneii_lcell_comb \register[1][16]~10 (
// Equation(s):
// \register[1][16]~10_combout  = (\wstrb~combout [2] & (addr_latch[2] & (!addr_latch[3] & \register[0][8]~0_combout )))

	.dataa(\wstrb~combout [2]),
	.datab(addr_latch[2]),
	.datac(addr_latch[3]),
	.datad(\register[0][8]~0_combout ),
	.cin(gnd),
	.combout(\register[1][16]~10_combout ),
	.cout());
// synopsys translate_off
defparam \register[1][16]~10 .lut_mask = 16'h0800;
defparam \register[1][16]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X61_Y27_N13
cycloneii_lcell_ff \register[1][17] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\wdata~combout [17]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register[1][16]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register[1][17]~regout ));

// Location: LCCOMB_X63_Y28_N24
cycloneii_lcell_comb \register[3][17]~feeder (
// Equation(s):
// \register[3][17]~feeder_combout  = \wdata~combout [17]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\wdata~combout [17]),
	.cin(gnd),
	.combout(\register[3][17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \register[3][17]~feeder .lut_mask = 16'hFF00;
defparam \register[3][17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X63_Y28_N25
cycloneii_lcell_ff \register[3][17] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\register[3][17]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register[3][16]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register[3][17]~regout ));

// Location: LCCOMB_X60_Y27_N22
cycloneii_lcell_comb \Mux14~1 (
// Equation(s):
// \Mux14~1_combout  = (\araddr~combout [2] & ((\Mux14~0_combout  & ((\register[3][17]~regout ))) # (!\Mux14~0_combout  & (\register[1][17]~regout )))) # (!\araddr~combout [2] & (\Mux14~0_combout ))

	.dataa(\araddr~combout [2]),
	.datab(\Mux14~0_combout ),
	.datac(\register[1][17]~regout ),
	.datad(\register[3][17]~regout ),
	.cin(gnd),
	.combout(\Mux14~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux14~1 .lut_mask = 16'hEC64;
defparam \Mux14~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X60_Y27_N23
cycloneii_lcell_ff \rdata[17]~reg0 (
	.clk(\clk~clkctrl_outclk ),
	.datain(\Mux14~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rdata[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\rdata[17]~reg0_regout ));

// Location: PIN_C22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \wdata[18]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\wdata~combout [18]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(wdata[18]));
// synopsys translate_off
defparam \wdata[18]~I .input_async_reset = "none";
defparam \wdata[18]~I .input_power_up = "low";
defparam \wdata[18]~I .input_register_mode = "none";
defparam \wdata[18]~I .input_sync_reset = "none";
defparam \wdata[18]~I .oe_async_reset = "none";
defparam \wdata[18]~I .oe_power_up = "low";
defparam \wdata[18]~I .oe_register_mode = "none";
defparam \wdata[18]~I .oe_sync_reset = "none";
defparam \wdata[18]~I .operation_mode = "input";
defparam \wdata[18]~I .output_async_reset = "none";
defparam \wdata[18]~I .output_power_up = "low";
defparam \wdata[18]~I .output_register_mode = "none";
defparam \wdata[18]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X63_Y28_N27
cycloneii_lcell_ff \register[3][18] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\wdata~combout [18]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register[3][16]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register[3][18]~regout ));

// Location: LCFF_X61_Y27_N7
cycloneii_lcell_ff \register[0][18] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\wdata~combout [18]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register[0][16]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register[0][18]~regout ));

// Location: LCCOMB_X61_Y27_N6
cycloneii_lcell_comb \Mux13~0 (
// Equation(s):
// \Mux13~0_combout  = (\araddr~combout [3] & (((\araddr~combout [2])))) # (!\araddr~combout [3] & ((\araddr~combout [2] & (\register[1][18]~regout )) # (!\araddr~combout [2] & ((\register[0][18]~regout )))))

	.dataa(\register[1][18]~regout ),
	.datab(\araddr~combout [3]),
	.datac(\register[0][18]~regout ),
	.datad(\araddr~combout [2]),
	.cin(gnd),
	.combout(\Mux13~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux13~0 .lut_mask = 16'hEE30;
defparam \Mux13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y27_N16
cycloneii_lcell_comb \Mux13~1 (
// Equation(s):
// \Mux13~1_combout  = (\araddr~combout [3] & ((\Mux13~0_combout  & ((\register[3][18]~regout ))) # (!\Mux13~0_combout  & (\register[2][18]~regout )))) # (!\araddr~combout [3] & (((\Mux13~0_combout ))))

	.dataa(\register[2][18]~regout ),
	.datab(\araddr~combout [3]),
	.datac(\register[3][18]~regout ),
	.datad(\Mux13~0_combout ),
	.cin(gnd),
	.combout(\Mux13~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux13~1 .lut_mask = 16'hF388;
defparam \Mux13~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X60_Y27_N17
cycloneii_lcell_ff \rdata[18]~reg0 (
	.clk(\clk~clkctrl_outclk ),
	.datain(\Mux13~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rdata[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\rdata[18]~reg0_regout ));

// Location: PIN_D21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \wdata[19]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\wdata~combout [19]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(wdata[19]));
// synopsys translate_off
defparam \wdata[19]~I .input_async_reset = "none";
defparam \wdata[19]~I .input_power_up = "low";
defparam \wdata[19]~I .input_register_mode = "none";
defparam \wdata[19]~I .input_sync_reset = "none";
defparam \wdata[19]~I .oe_async_reset = "none";
defparam \wdata[19]~I .oe_power_up = "low";
defparam \wdata[19]~I .oe_register_mode = "none";
defparam \wdata[19]~I .oe_sync_reset = "none";
defparam \wdata[19]~I .operation_mode = "input";
defparam \wdata[19]~I .output_async_reset = "none";
defparam \wdata[19]~I .output_power_up = "low";
defparam \wdata[19]~I .output_register_mode = "none";
defparam \wdata[19]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X63_Y28_N5
cycloneii_lcell_ff \register[3][19] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\wdata~combout [19]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register[3][16]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register[3][19]~regout ));

// Location: LCFF_X61_Y27_N11
cycloneii_lcell_ff \register[0][19] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\wdata~combout [19]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register[0][16]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register[0][19]~regout ));

// Location: LCCOMB_X63_Y27_N2
cycloneii_lcell_comb \register[2][16]~9 (
// Equation(s):
// \register[2][16]~9_combout  = (!addr_latch[2] & (\wstrb~combout [2] & (addr_latch[3] & \register[0][8]~0_combout )))

	.dataa(addr_latch[2]),
	.datab(\wstrb~combout [2]),
	.datac(addr_latch[3]),
	.datad(\register[0][8]~0_combout ),
	.cin(gnd),
	.combout(\register[2][16]~9_combout ),
	.cout());
// synopsys translate_off
defparam \register[2][16]~9 .lut_mask = 16'h4000;
defparam \register[2][16]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X60_Y27_N13
cycloneii_lcell_ff \register[2][19] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\wdata~combout [19]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register[2][16]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register[2][19]~regout ));

// Location: LCCOMB_X61_Y27_N10
cycloneii_lcell_comb \Mux12~0 (
// Equation(s):
// \Mux12~0_combout  = (\araddr~combout [2] & (\araddr~combout [3])) # (!\araddr~combout [2] & ((\araddr~combout [3] & ((\register[2][19]~regout ))) # (!\araddr~combout [3] & (\register[0][19]~regout ))))

	.dataa(\araddr~combout [2]),
	.datab(\araddr~combout [3]),
	.datac(\register[0][19]~regout ),
	.datad(\register[2][19]~regout ),
	.cin(gnd),
	.combout(\Mux12~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux12~0 .lut_mask = 16'hDC98;
defparam \Mux12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y27_N26
cycloneii_lcell_comb \Mux12~1 (
// Equation(s):
// \Mux12~1_combout  = (\Mux12~0_combout  & (((\register[3][19]~regout ) # (!\araddr~combout [2])))) # (!\Mux12~0_combout  & (\register[1][19]~regout  & ((\araddr~combout [2]))))

	.dataa(\register[1][19]~regout ),
	.datab(\register[3][19]~regout ),
	.datac(\Mux12~0_combout ),
	.datad(\araddr~combout [2]),
	.cin(gnd),
	.combout(\Mux12~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux12~1 .lut_mask = 16'hCAF0;
defparam \Mux12~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X60_Y27_N27
cycloneii_lcell_ff \rdata[19]~reg0 (
	.clk(\clk~clkctrl_outclk ),
	.datain(\Mux12~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rdata[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\rdata[19]~reg0_regout ));

// Location: PIN_F20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \wdata[20]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\wdata~combout [20]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(wdata[20]));
// synopsys translate_off
defparam \wdata[20]~I .input_async_reset = "none";
defparam \wdata[20]~I .input_power_up = "low";
defparam \wdata[20]~I .input_register_mode = "none";
defparam \wdata[20]~I .input_sync_reset = "none";
defparam \wdata[20]~I .oe_async_reset = "none";
defparam \wdata[20]~I .oe_power_up = "low";
defparam \wdata[20]~I .oe_register_mode = "none";
defparam \wdata[20]~I .oe_sync_reset = "none";
defparam \wdata[20]~I .operation_mode = "input";
defparam \wdata[20]~I .output_async_reset = "none";
defparam \wdata[20]~I .output_power_up = "low";
defparam \wdata[20]~I .output_register_mode = "none";
defparam \wdata[20]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X63_Y28_N8
cycloneii_lcell_comb \register[3][20]~feeder (
// Equation(s):
// \register[3][20]~feeder_combout  = \wdata~combout [20]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\wdata~combout [20]),
	.cin(gnd),
	.combout(\register[3][20]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \register[3][20]~feeder .lut_mask = 16'hFF00;
defparam \register[3][20]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X63_Y28_N9
cycloneii_lcell_ff \register[3][20] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\register[3][20]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register[3][16]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register[3][20]~regout ));

// Location: LCCOMB_X63_Y28_N22
cycloneii_lcell_comb \register[2][20]~feeder (
// Equation(s):
// \register[2][20]~feeder_combout  = \wdata~combout [20]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\wdata~combout [20]),
	.cin(gnd),
	.combout(\register[2][20]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \register[2][20]~feeder .lut_mask = 16'hFF00;
defparam \register[2][20]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X63_Y28_N23
cycloneii_lcell_ff \register[2][20] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\register[2][20]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register[2][16]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register[2][20]~regout ));

// Location: LCCOMB_X62_Y25_N12
cycloneii_lcell_comb \Mux11~1 (
// Equation(s):
// \Mux11~1_combout  = (\Mux11~0_combout  & (((\register[3][20]~regout )) # (!\araddr~combout [3]))) # (!\Mux11~0_combout  & (\araddr~combout [3] & ((\register[2][20]~regout ))))

	.dataa(\Mux11~0_combout ),
	.datab(\araddr~combout [3]),
	.datac(\register[3][20]~regout ),
	.datad(\register[2][20]~regout ),
	.cin(gnd),
	.combout(\Mux11~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux11~1 .lut_mask = 16'hE6A2;
defparam \Mux11~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X62_Y25_N13
cycloneii_lcell_ff \rdata[20]~reg0 (
	.clk(\clk~clkctrl_outclk ),
	.datain(\Mux11~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rdata[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\rdata[20]~reg0_regout ));

// Location: PIN_L21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \wdata[21]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\wdata~combout [21]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(wdata[21]));
// synopsys translate_off
defparam \wdata[21]~I .input_async_reset = "none";
defparam \wdata[21]~I .input_power_up = "low";
defparam \wdata[21]~I .input_register_mode = "none";
defparam \wdata[21]~I .input_sync_reset = "none";
defparam \wdata[21]~I .oe_async_reset = "none";
defparam \wdata[21]~I .oe_power_up = "low";
defparam \wdata[21]~I .oe_register_mode = "none";
defparam \wdata[21]~I .oe_sync_reset = "none";
defparam \wdata[21]~I .operation_mode = "input";
defparam \wdata[21]~I .output_async_reset = "none";
defparam \wdata[21]~I .output_power_up = "low";
defparam \wdata[21]~I .output_register_mode = "none";
defparam \wdata[21]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X61_Y27_N8
cycloneii_lcell_comb \register[1][21]~feeder (
// Equation(s):
// \register[1][21]~feeder_combout  = \wdata~combout [21]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\wdata~combout [21]),
	.cin(gnd),
	.combout(\register[1][21]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \register[1][21]~feeder .lut_mask = 16'hFF00;
defparam \register[1][21]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X61_Y27_N9
cycloneii_lcell_ff \register[1][21] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\register[1][21]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register[1][16]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register[1][21]~regout ));

// Location: LCFF_X61_Y27_N27
cycloneii_lcell_ff \register[0][21] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\wdata~combout [21]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register[0][16]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register[0][21]~regout ));

// Location: LCFF_X60_Y27_N15
cycloneii_lcell_ff \register[2][21] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\wdata~combout [21]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register[2][16]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register[2][21]~regout ));

// Location: LCCOMB_X61_Y27_N26
cycloneii_lcell_comb \Mux10~0 (
// Equation(s):
// \Mux10~0_combout  = (\araddr~combout [2] & (\araddr~combout [3])) # (!\araddr~combout [2] & ((\araddr~combout [3] & ((\register[2][21]~regout ))) # (!\araddr~combout [3] & (\register[0][21]~regout ))))

	.dataa(\araddr~combout [2]),
	.datab(\araddr~combout [3]),
	.datac(\register[0][21]~regout ),
	.datad(\register[2][21]~regout ),
	.cin(gnd),
	.combout(\Mux10~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux10~0 .lut_mask = 16'hDC98;
defparam \Mux10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y28_N18
cycloneii_lcell_comb \register[3][21]~feeder (
// Equation(s):
// \register[3][21]~feeder_combout  = \wdata~combout [21]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\wdata~combout [21]),
	.cin(gnd),
	.combout(\register[3][21]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \register[3][21]~feeder .lut_mask = 16'hFF00;
defparam \register[3][21]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X63_Y28_N19
cycloneii_lcell_ff \register[3][21] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\register[3][21]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register[3][16]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register[3][21]~regout ));

// Location: LCCOMB_X60_Y27_N24
cycloneii_lcell_comb \Mux10~1 (
// Equation(s):
// \Mux10~1_combout  = (\araddr~combout [2] & ((\Mux10~0_combout  & ((\register[3][21]~regout ))) # (!\Mux10~0_combout  & (\register[1][21]~regout )))) # (!\araddr~combout [2] & (((\Mux10~0_combout ))))

	.dataa(\araddr~combout [2]),
	.datab(\register[1][21]~regout ),
	.datac(\Mux10~0_combout ),
	.datad(\register[3][21]~regout ),
	.cin(gnd),
	.combout(\Mux10~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux10~1 .lut_mask = 16'hF858;
defparam \Mux10~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X60_Y27_N25
cycloneii_lcell_ff \rdata[21]~reg0 (
	.clk(\clk~clkctrl_outclk ),
	.datain(\Mux10~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rdata[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\rdata[21]~reg0_regout ));

// Location: PIN_D23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \wdata[22]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\wdata~combout [22]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(wdata[22]));
// synopsys translate_off
defparam \wdata[22]~I .input_async_reset = "none";
defparam \wdata[22]~I .input_power_up = "low";
defparam \wdata[22]~I .input_register_mode = "none";
defparam \wdata[22]~I .input_sync_reset = "none";
defparam \wdata[22]~I .oe_async_reset = "none";
defparam \wdata[22]~I .oe_power_up = "low";
defparam \wdata[22]~I .oe_register_mode = "none";
defparam \wdata[22]~I .oe_sync_reset = "none";
defparam \wdata[22]~I .operation_mode = "input";
defparam \wdata[22]~I .output_async_reset = "none";
defparam \wdata[22]~I .output_power_up = "low";
defparam \wdata[22]~I .output_register_mode = "none";
defparam \wdata[22]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X63_Y28_N7
cycloneii_lcell_ff \register[3][22] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\wdata~combout [22]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register[3][16]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register[3][22]~regout ));

// Location: LCFF_X61_Y27_N15
cycloneii_lcell_ff \register[0][22] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\wdata~combout [22]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register[0][16]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register[0][22]~regout ));

// Location: LCCOMB_X61_Y27_N28
cycloneii_lcell_comb \register[1][22]~feeder (
// Equation(s):
// \register[1][22]~feeder_combout  = \wdata~combout [22]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\wdata~combout [22]),
	.cin(gnd),
	.combout(\register[1][22]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \register[1][22]~feeder .lut_mask = 16'hFF00;
defparam \register[1][22]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X61_Y27_N29
cycloneii_lcell_ff \register[1][22] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\register[1][22]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register[1][16]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register[1][22]~regout ));

// Location: LCCOMB_X61_Y27_N14
cycloneii_lcell_comb \Mux9~0 (
// Equation(s):
// \Mux9~0_combout  = (\araddr~combout [2] & ((\araddr~combout [3]) # ((\register[1][22]~regout )))) # (!\araddr~combout [2] & (!\araddr~combout [3] & (\register[0][22]~regout )))

	.dataa(\araddr~combout [2]),
	.datab(\araddr~combout [3]),
	.datac(\register[0][22]~regout ),
	.datad(\register[1][22]~regout ),
	.cin(gnd),
	.combout(\Mux9~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux9~0 .lut_mask = 16'hBA98;
defparam \Mux9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y28_N12
cycloneii_lcell_comb \Mux9~1 (
// Equation(s):
// \Mux9~1_combout  = (\araddr~combout [3] & ((\Mux9~0_combout  & ((\register[3][22]~regout ))) # (!\Mux9~0_combout  & (\register[2][22]~regout )))) # (!\araddr~combout [3] & (((\Mux9~0_combout ))))

	.dataa(\register[2][22]~regout ),
	.datab(\register[3][22]~regout ),
	.datac(\araddr~combout [3]),
	.datad(\Mux9~0_combout ),
	.cin(gnd),
	.combout(\Mux9~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux9~1 .lut_mask = 16'hCFA0;
defparam \Mux9~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X61_Y28_N13
cycloneii_lcell_ff \rdata[22]~reg0 (
	.clk(\clk~clkctrl_outclk ),
	.datain(\Mux9~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rdata[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\rdata[22]~reg0_regout ));

// Location: PIN_F23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \wdata[23]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\wdata~combout [23]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(wdata[23]));
// synopsys translate_off
defparam \wdata[23]~I .input_async_reset = "none";
defparam \wdata[23]~I .input_power_up = "low";
defparam \wdata[23]~I .input_register_mode = "none";
defparam \wdata[23]~I .input_sync_reset = "none";
defparam \wdata[23]~I .oe_async_reset = "none";
defparam \wdata[23]~I .oe_power_up = "low";
defparam \wdata[23]~I .oe_register_mode = "none";
defparam \wdata[23]~I .oe_sync_reset = "none";
defparam \wdata[23]~I .operation_mode = "input";
defparam \wdata[23]~I .output_async_reset = "none";
defparam \wdata[23]~I .output_power_up = "low";
defparam \wdata[23]~I .output_register_mode = "none";
defparam \wdata[23]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X61_Y27_N19
cycloneii_lcell_ff \register[0][23] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\wdata~combout [23]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register[0][16]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register[0][23]~regout ));

// Location: LCCOMB_X60_Y27_N28
cycloneii_lcell_comb \register[2][23]~feeder (
// Equation(s):
// \register[2][23]~feeder_combout  = \wdata~combout [23]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\wdata~combout [23]),
	.cin(gnd),
	.combout(\register[2][23]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \register[2][23]~feeder .lut_mask = 16'hFF00;
defparam \register[2][23]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X60_Y27_N29
cycloneii_lcell_ff \register[2][23] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\register[2][23]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register[2][16]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register[2][23]~regout ));

// Location: LCCOMB_X61_Y27_N18
cycloneii_lcell_comb \Mux8~0 (
// Equation(s):
// \Mux8~0_combout  = (\araddr~combout [2] & (\araddr~combout [3])) # (!\araddr~combout [2] & ((\araddr~combout [3] & ((\register[2][23]~regout ))) # (!\araddr~combout [3] & (\register[0][23]~regout ))))

	.dataa(\araddr~combout [2]),
	.datab(\araddr~combout [3]),
	.datac(\register[0][23]~regout ),
	.datad(\register[2][23]~regout ),
	.cin(gnd),
	.combout(\Mux8~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux8~0 .lut_mask = 16'hDC98;
defparam \Mux8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X63_Y28_N21
cycloneii_lcell_ff \register[3][23] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\wdata~combout [23]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register[3][16]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register[3][23]~regout ));

// Location: LCCOMB_X60_Y27_N2
cycloneii_lcell_comb \Mux8~1 (
// Equation(s):
// \Mux8~1_combout  = (\Mux8~0_combout  & (((\register[3][23]~regout ) # (!\araddr~combout [2])))) # (!\Mux8~0_combout  & (\register[1][23]~regout  & ((\araddr~combout [2]))))

	.dataa(\register[1][23]~regout ),
	.datab(\Mux8~0_combout ),
	.datac(\register[3][23]~regout ),
	.datad(\araddr~combout [2]),
	.cin(gnd),
	.combout(\Mux8~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux8~1 .lut_mask = 16'hE2CC;
defparam \Mux8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X60_Y27_N3
cycloneii_lcell_ff \rdata[23]~reg0 (
	.clk(\clk~clkctrl_outclk ),
	.datain(\Mux8~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rdata[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\rdata[23]~reg0_regout ));

// Location: PIN_L25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \wdata[24]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\wdata~combout [24]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(wdata[24]));
// synopsys translate_off
defparam \wdata[24]~I .input_async_reset = "none";
defparam \wdata[24]~I .input_power_up = "low";
defparam \wdata[24]~I .input_register_mode = "none";
defparam \wdata[24]~I .input_sync_reset = "none";
defparam \wdata[24]~I .oe_async_reset = "none";
defparam \wdata[24]~I .oe_power_up = "low";
defparam \wdata[24]~I .oe_register_mode = "none";
defparam \wdata[24]~I .oe_sync_reset = "none";
defparam \wdata[24]~I .operation_mode = "input";
defparam \wdata[24]~I .output_async_reset = "none";
defparam \wdata[24]~I .output_power_up = "low";
defparam \wdata[24]~I .output_register_mode = "none";
defparam \wdata[24]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X62_Y27_N14
cycloneii_lcell_comb \register[3][24]~feeder (
// Equation(s):
// \register[3][24]~feeder_combout  = \wdata~combout [24]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\wdata~combout [24]),
	.cin(gnd),
	.combout(\register[3][24]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \register[3][24]~feeder .lut_mask = 16'hFF00;
defparam \register[3][24]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_N24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \wstrb[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\wstrb~combout [3]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(wstrb[3]));
// synopsys translate_off
defparam \wstrb[3]~I .input_async_reset = "none";
defparam \wstrb[3]~I .input_power_up = "low";
defparam \wstrb[3]~I .input_register_mode = "none";
defparam \wstrb[3]~I .input_sync_reset = "none";
defparam \wstrb[3]~I .oe_async_reset = "none";
defparam \wstrb[3]~I .oe_power_up = "low";
defparam \wstrb[3]~I .oe_register_mode = "none";
defparam \wstrb[3]~I .oe_sync_reset = "none";
defparam \wstrb[3]~I .operation_mode = "input";
defparam \wstrb[3]~I .output_async_reset = "none";
defparam \wstrb[3]~I .output_power_up = "low";
defparam \wstrb[3]~I .output_register_mode = "none";
defparam \wstrb[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X63_Y27_N20
cycloneii_lcell_comb \register[3][24]~16 (
// Equation(s):
// \register[3][24]~16_combout  = (addr_latch[2] & (\wstrb~combout [3] & (addr_latch[3] & \register[0][8]~0_combout )))

	.dataa(addr_latch[2]),
	.datab(\wstrb~combout [3]),
	.datac(addr_latch[3]),
	.datad(\register[0][8]~0_combout ),
	.cin(gnd),
	.combout(\register[3][24]~16_combout ),
	.cout());
// synopsys translate_off
defparam \register[3][24]~16 .lut_mask = 16'h8000;
defparam \register[3][24]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X62_Y27_N15
cycloneii_lcell_ff \register[3][24] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\register[3][24]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register[3][24]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register[3][24]~regout ));

// Location: LCCOMB_X63_Y25_N8
cycloneii_lcell_comb \register[1][24]~14 (
// Equation(s):
// \register[1][24]~14_combout  = (\wstrb~combout [3] & (addr_latch[2] & (!addr_latch[3] & \register[0][8]~0_combout )))

	.dataa(\wstrb~combout [3]),
	.datab(addr_latch[2]),
	.datac(addr_latch[3]),
	.datad(\register[0][8]~0_combout ),
	.cin(gnd),
	.combout(\register[1][24]~14_combout ),
	.cout());
// synopsys translate_off
defparam \register[1][24]~14 .lut_mask = 16'h0800;
defparam \register[1][24]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X63_Y25_N1
cycloneii_lcell_ff \register[1][24] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\wdata~combout [24]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register[1][24]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register[1][24]~regout ));

// Location: LCCOMB_X63_Y25_N14
cycloneii_lcell_comb \register[0][24]~15 (
// Equation(s):
// \register[0][24]~15_combout  = (\wstrb~combout [3] & (!addr_latch[2] & (!addr_latch[3] & \register[0][8]~0_combout )))

	.dataa(\wstrb~combout [3]),
	.datab(addr_latch[2]),
	.datac(addr_latch[3]),
	.datad(\register[0][8]~0_combout ),
	.cin(gnd),
	.combout(\register[0][24]~15_combout ),
	.cout());
// synopsys translate_off
defparam \register[0][24]~15 .lut_mask = 16'h0200;
defparam \register[0][24]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X63_Y25_N3
cycloneii_lcell_ff \register[0][24] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\wdata~combout [24]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register[0][24]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register[0][24]~regout ));

// Location: LCCOMB_X63_Y25_N2
cycloneii_lcell_comb \Mux7~0 (
// Equation(s):
// \Mux7~0_combout  = (\araddr~combout [3] & (((\araddr~combout [2])))) # (!\araddr~combout [3] & ((\araddr~combout [2] & (\register[1][24]~regout )) # (!\araddr~combout [2] & ((\register[0][24]~regout )))))

	.dataa(\araddr~combout [3]),
	.datab(\register[1][24]~regout ),
	.datac(\register[0][24]~regout ),
	.datad(\araddr~combout [2]),
	.cin(gnd),
	.combout(\Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux7~0 .lut_mask = 16'hEE50;
defparam \Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y25_N2
cycloneii_lcell_comb \Mux7~1 (
// Equation(s):
// \Mux7~1_combout  = (\araddr~combout [3] & ((\Mux7~0_combout  & ((\register[3][24]~regout ))) # (!\Mux7~0_combout  & (\register[2][24]~regout )))) # (!\araddr~combout [3] & (((\Mux7~0_combout ))))

	.dataa(\register[2][24]~regout ),
	.datab(\araddr~combout [3]),
	.datac(\register[3][24]~regout ),
	.datad(\Mux7~0_combout ),
	.cin(gnd),
	.combout(\Mux7~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux7~1 .lut_mask = 16'hF388;
defparam \Mux7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X62_Y25_N3
cycloneii_lcell_ff \rdata[24]~reg0 (
	.clk(\clk~clkctrl_outclk ),
	.datain(\Mux7~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rdata[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\rdata[24]~reg0_regout ));

// Location: PIN_M24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \wdata[25]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\wdata~combout [25]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(wdata[25]));
// synopsys translate_off
defparam \wdata[25]~I .input_async_reset = "none";
defparam \wdata[25]~I .input_power_up = "low";
defparam \wdata[25]~I .input_register_mode = "none";
defparam \wdata[25]~I .input_sync_reset = "none";
defparam \wdata[25]~I .oe_async_reset = "none";
defparam \wdata[25]~I .oe_power_up = "low";
defparam \wdata[25]~I .oe_register_mode = "none";
defparam \wdata[25]~I .oe_sync_reset = "none";
defparam \wdata[25]~I .operation_mode = "input";
defparam \wdata[25]~I .output_async_reset = "none";
defparam \wdata[25]~I .output_power_up = "low";
defparam \wdata[25]~I .output_register_mode = "none";
defparam \wdata[25]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X62_Y27_N3
cycloneii_lcell_ff \register[3][25] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\wdata~combout [25]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register[3][24]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register[3][25]~regout ));

// Location: LCFF_X63_Y25_N19
cycloneii_lcell_ff \register[0][25] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\wdata~combout [25]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register[0][24]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register[0][25]~regout ));

// Location: LCCOMB_X63_Y27_N14
cycloneii_lcell_comb \register[2][24]~13 (
// Equation(s):
// \register[2][24]~13_combout  = (!addr_latch[2] & (\wstrb~combout [3] & (addr_latch[3] & \register[0][8]~0_combout )))

	.dataa(addr_latch[2]),
	.datab(\wstrb~combout [3]),
	.datac(addr_latch[3]),
	.datad(\register[0][8]~0_combout ),
	.cin(gnd),
	.combout(\register[2][24]~13_combout ),
	.cout());
// synopsys translate_off
defparam \register[2][24]~13 .lut_mask = 16'h4000;
defparam \register[2][24]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X62_Y27_N25
cycloneii_lcell_ff \register[2][25] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\wdata~combout [25]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register[2][24]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register[2][25]~regout ));

// Location: LCCOMB_X63_Y25_N18
cycloneii_lcell_comb \Mux6~0 (
// Equation(s):
// \Mux6~0_combout  = (\araddr~combout [3] & ((\araddr~combout [2]) # ((\register[2][25]~regout )))) # (!\araddr~combout [3] & (!\araddr~combout [2] & (\register[0][25]~regout )))

	.dataa(\araddr~combout [3]),
	.datab(\araddr~combout [2]),
	.datac(\register[0][25]~regout ),
	.datad(\register[2][25]~regout ),
	.cin(gnd),
	.combout(\Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux6~0 .lut_mask = 16'hBA98;
defparam \Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y25_N16
cycloneii_lcell_comb \Mux6~1 (
// Equation(s):
// \Mux6~1_combout  = (\araddr~combout [2] & ((\Mux6~0_combout  & ((\register[3][25]~regout ))) # (!\Mux6~0_combout  & (\register[1][25]~regout )))) # (!\araddr~combout [2] & (((\Mux6~0_combout ))))

	.dataa(\register[1][25]~regout ),
	.datab(\register[3][25]~regout ),
	.datac(\araddr~combout [2]),
	.datad(\Mux6~0_combout ),
	.cin(gnd),
	.combout(\Mux6~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux6~1 .lut_mask = 16'hCFA0;
defparam \Mux6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X64_Y25_N17
cycloneii_lcell_ff \rdata[25]~reg0 (
	.clk(\clk~clkctrl_outclk ),
	.datain(\Mux6~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rdata[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\rdata[25]~reg0_regout ));

// Location: PIN_J25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \wdata[26]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\wdata~combout [26]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(wdata[26]));
// synopsys translate_off
defparam \wdata[26]~I .input_async_reset = "none";
defparam \wdata[26]~I .input_power_up = "low";
defparam \wdata[26]~I .input_register_mode = "none";
defparam \wdata[26]~I .input_sync_reset = "none";
defparam \wdata[26]~I .oe_async_reset = "none";
defparam \wdata[26]~I .oe_power_up = "low";
defparam \wdata[26]~I .oe_register_mode = "none";
defparam \wdata[26]~I .oe_sync_reset = "none";
defparam \wdata[26]~I .operation_mode = "input";
defparam \wdata[26]~I .output_async_reset = "none";
defparam \wdata[26]~I .output_power_up = "low";
defparam \wdata[26]~I .output_register_mode = "none";
defparam \wdata[26]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X62_Y27_N20
cycloneii_lcell_comb \register[2][26]~feeder (
// Equation(s):
// \register[2][26]~feeder_combout  = \wdata~combout [26]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\wdata~combout [26]),
	.cin(gnd),
	.combout(\register[2][26]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \register[2][26]~feeder .lut_mask = 16'hFF00;
defparam \register[2][26]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X62_Y27_N21
cycloneii_lcell_ff \register[2][26] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\register[2][26]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register[2][24]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register[2][26]~regout ));

// Location: LCFF_X63_Y25_N23
cycloneii_lcell_ff \register[0][26] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\wdata~combout [26]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register[0][24]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register[0][26]~regout ));

// Location: LCFF_X63_Y25_N13
cycloneii_lcell_ff \register[1][26] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\wdata~combout [26]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register[1][24]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register[1][26]~regout ));

// Location: LCCOMB_X63_Y25_N22
cycloneii_lcell_comb \Mux5~0 (
// Equation(s):
// \Mux5~0_combout  = (\araddr~combout [3] & (\araddr~combout [2])) # (!\araddr~combout [3] & ((\araddr~combout [2] & ((\register[1][26]~regout ))) # (!\araddr~combout [2] & (\register[0][26]~regout ))))

	.dataa(\araddr~combout [3]),
	.datab(\araddr~combout [2]),
	.datac(\register[0][26]~regout ),
	.datad(\register[1][26]~regout ),
	.cin(gnd),
	.combout(\Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux5~0 .lut_mask = 16'hDC98;
defparam \Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y25_N0
cycloneii_lcell_comb \Mux5~1 (
// Equation(s):
// \Mux5~1_combout  = (\araddr~combout [3] & ((\Mux5~0_combout  & (\register[3][26]~regout )) # (!\Mux5~0_combout  & ((\register[2][26]~regout ))))) # (!\araddr~combout [3] & (((\Mux5~0_combout ))))

	.dataa(\register[3][26]~regout ),
	.datab(\araddr~combout [3]),
	.datac(\register[2][26]~regout ),
	.datad(\Mux5~0_combout ),
	.cin(gnd),
	.combout(\Mux5~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux5~1 .lut_mask = 16'hBBC0;
defparam \Mux5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X62_Y25_N1
cycloneii_lcell_ff \rdata[26]~reg0 (
	.clk(\clk~clkctrl_outclk ),
	.datain(\Mux5~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rdata[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\rdata[26]~reg0_regout ));

// Location: PIN_F25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \wdata[27]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\wdata~combout [27]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(wdata[27]));
// synopsys translate_off
defparam \wdata[27]~I .input_async_reset = "none";
defparam \wdata[27]~I .input_power_up = "low";
defparam \wdata[27]~I .input_register_mode = "none";
defparam \wdata[27]~I .input_sync_reset = "none";
defparam \wdata[27]~I .oe_async_reset = "none";
defparam \wdata[27]~I .oe_power_up = "low";
defparam \wdata[27]~I .oe_register_mode = "none";
defparam \wdata[27]~I .oe_sync_reset = "none";
defparam \wdata[27]~I .operation_mode = "input";
defparam \wdata[27]~I .output_async_reset = "none";
defparam \wdata[27]~I .output_power_up = "low";
defparam \wdata[27]~I .output_register_mode = "none";
defparam \wdata[27]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X62_Y27_N27
cycloneii_lcell_ff \register[3][27] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\wdata~combout [27]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register[3][24]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register[3][27]~regout ));

// Location: LCFF_X63_Y25_N11
cycloneii_lcell_ff \register[0][27] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\wdata~combout [27]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register[0][24]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register[0][27]~regout ));

// Location: LCFF_X62_Y27_N13
cycloneii_lcell_ff \register[2][27] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\wdata~combout [27]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register[2][24]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register[2][27]~regout ));

// Location: LCCOMB_X63_Y25_N10
cycloneii_lcell_comb \Mux4~0 (
// Equation(s):
// \Mux4~0_combout  = (\araddr~combout [3] & ((\araddr~combout [2]) # ((\register[2][27]~regout )))) # (!\araddr~combout [3] & (!\araddr~combout [2] & (\register[0][27]~regout )))

	.dataa(\araddr~combout [3]),
	.datab(\araddr~combout [2]),
	.datac(\register[0][27]~regout ),
	.datad(\register[2][27]~regout ),
	.cin(gnd),
	.combout(\Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux4~0 .lut_mask = 16'hBA98;
defparam \Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y25_N18
cycloneii_lcell_comb \Mux4~1 (
// Equation(s):
// \Mux4~1_combout  = (\Mux4~0_combout  & (((\register[3][27]~regout ) # (!\araddr~combout [2])))) # (!\Mux4~0_combout  & (\register[1][27]~regout  & ((\araddr~combout [2]))))

	.dataa(\register[1][27]~regout ),
	.datab(\register[3][27]~regout ),
	.datac(\Mux4~0_combout ),
	.datad(\araddr~combout [2]),
	.cin(gnd),
	.combout(\Mux4~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux4~1 .lut_mask = 16'hCAF0;
defparam \Mux4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X62_Y25_N19
cycloneii_lcell_ff \rdata[27]~reg0 (
	.clk(\clk~clkctrl_outclk ),
	.datain(\Mux4~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rdata[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\rdata[27]~reg0_regout ));

// Location: PIN_N23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \wdata[28]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\wdata~combout [28]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(wdata[28]));
// synopsys translate_off
defparam \wdata[28]~I .input_async_reset = "none";
defparam \wdata[28]~I .input_power_up = "low";
defparam \wdata[28]~I .input_register_mode = "none";
defparam \wdata[28]~I .input_sync_reset = "none";
defparam \wdata[28]~I .oe_async_reset = "none";
defparam \wdata[28]~I .oe_power_up = "low";
defparam \wdata[28]~I .oe_register_mode = "none";
defparam \wdata[28]~I .oe_sync_reset = "none";
defparam \wdata[28]~I .operation_mode = "input";
defparam \wdata[28]~I .output_async_reset = "none";
defparam \wdata[28]~I .output_power_up = "low";
defparam \wdata[28]~I .output_register_mode = "none";
defparam \wdata[28]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X62_Y27_N11
cycloneii_lcell_ff \register[3][28] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\wdata~combout [28]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register[3][24]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register[3][28]~regout ));

// Location: LCFF_X62_Y27_N5
cycloneii_lcell_ff \register[2][28] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\wdata~combout [28]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register[2][24]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register[2][28]~regout ));

// Location: LCCOMB_X62_Y25_N28
cycloneii_lcell_comb \Mux3~1 (
// Equation(s):
// \Mux3~1_combout  = (\Mux3~0_combout  & ((\register[3][28]~regout ) # ((!\araddr~combout [3])))) # (!\Mux3~0_combout  & (((\araddr~combout [3] & \register[2][28]~regout ))))

	.dataa(\Mux3~0_combout ),
	.datab(\register[3][28]~regout ),
	.datac(\araddr~combout [3]),
	.datad(\register[2][28]~regout ),
	.cin(gnd),
	.combout(\Mux3~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux3~1 .lut_mask = 16'hDA8A;
defparam \Mux3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X62_Y25_N29
cycloneii_lcell_ff \rdata[28]~reg0 (
	.clk(\clk~clkctrl_outclk ),
	.datain(\Mux3~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rdata[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\rdata[28]~reg0_regout ));

// Location: PIN_M22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \wdata[29]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\wdata~combout [29]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(wdata[29]));
// synopsys translate_off
defparam \wdata[29]~I .input_async_reset = "none";
defparam \wdata[29]~I .input_power_up = "low";
defparam \wdata[29]~I .input_register_mode = "none";
defparam \wdata[29]~I .input_sync_reset = "none";
defparam \wdata[29]~I .oe_async_reset = "none";
defparam \wdata[29]~I .oe_power_up = "low";
defparam \wdata[29]~I .oe_register_mode = "none";
defparam \wdata[29]~I .oe_sync_reset = "none";
defparam \wdata[29]~I .operation_mode = "input";
defparam \wdata[29]~I .output_async_reset = "none";
defparam \wdata[29]~I .output_power_up = "low";
defparam \wdata[29]~I .output_register_mode = "none";
defparam \wdata[29]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X63_Y25_N28
cycloneii_lcell_comb \register[1][29]~feeder (
// Equation(s):
// \register[1][29]~feeder_combout  = \wdata~combout [29]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\wdata~combout [29]),
	.cin(gnd),
	.combout(\register[1][29]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \register[1][29]~feeder .lut_mask = 16'hFF00;
defparam \register[1][29]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X63_Y25_N29
cycloneii_lcell_ff \register[1][29] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\register[1][29]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register[1][24]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register[1][29]~regout ));

// Location: LCFF_X62_Y25_N21
cycloneii_lcell_ff \register[0][29] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\wdata~combout [29]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register[0][24]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register[0][29]~regout ));

// Location: LCFF_X62_Y27_N17
cycloneii_lcell_ff \register[2][29] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\wdata~combout [29]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register[2][24]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register[2][29]~regout ));

// Location: LCCOMB_X62_Y25_N20
cycloneii_lcell_comb \Mux2~0 (
// Equation(s):
// \Mux2~0_combout  = (\araddr~combout [2] & (\araddr~combout [3])) # (!\araddr~combout [2] & ((\araddr~combout [3] & ((\register[2][29]~regout ))) # (!\araddr~combout [3] & (\register[0][29]~regout ))))

	.dataa(\araddr~combout [2]),
	.datab(\araddr~combout [3]),
	.datac(\register[0][29]~regout ),
	.datad(\register[2][29]~regout ),
	.cin(gnd),
	.combout(\Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2~0 .lut_mask = 16'hDC98;
defparam \Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X62_Y27_N7
cycloneii_lcell_ff \register[3][29] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\wdata~combout [29]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register[3][24]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register[3][29]~regout ));

// Location: LCCOMB_X62_Y25_N22
cycloneii_lcell_comb \Mux2~1 (
// Equation(s):
// \Mux2~1_combout  = (\araddr~combout [2] & ((\Mux2~0_combout  & ((\register[3][29]~regout ))) # (!\Mux2~0_combout  & (\register[1][29]~regout )))) # (!\araddr~combout [2] & (((\Mux2~0_combout ))))

	.dataa(\araddr~combout [2]),
	.datab(\register[1][29]~regout ),
	.datac(\Mux2~0_combout ),
	.datad(\register[3][29]~regout ),
	.cin(gnd),
	.combout(\Mux2~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux2~1 .lut_mask = 16'hF858;
defparam \Mux2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X62_Y25_N23
cycloneii_lcell_ff \rdata[29]~reg0 (
	.clk(\clk~clkctrl_outclk ),
	.datain(\Mux2~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rdata[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\rdata[29]~reg0_regout ));

// Location: PIN_M25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \wdata[30]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\wdata~combout [30]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(wdata[30]));
// synopsys translate_off
defparam \wdata[30]~I .input_async_reset = "none";
defparam \wdata[30]~I .input_power_up = "low";
defparam \wdata[30]~I .input_register_mode = "none";
defparam \wdata[30]~I .input_sync_reset = "none";
defparam \wdata[30]~I .oe_async_reset = "none";
defparam \wdata[30]~I .oe_power_up = "low";
defparam \wdata[30]~I .oe_register_mode = "none";
defparam \wdata[30]~I .oe_sync_reset = "none";
defparam \wdata[30]~I .operation_mode = "input";
defparam \wdata[30]~I .output_async_reset = "none";
defparam \wdata[30]~I .output_power_up = "low";
defparam \wdata[30]~I .output_register_mode = "none";
defparam \wdata[30]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X62_Y27_N0
cycloneii_lcell_comb \register[2][30]~feeder (
// Equation(s):
// \register[2][30]~feeder_combout  = \wdata~combout [30]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\wdata~combout [30]),
	.cin(gnd),
	.combout(\register[2][30]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \register[2][30]~feeder .lut_mask = 16'hFF00;
defparam \register[2][30]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X62_Y27_N1
cycloneii_lcell_ff \register[2][30] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\register[2][30]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register[2][24]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register[2][30]~regout ));

// Location: LCFF_X63_Y25_N31
cycloneii_lcell_ff \register[1][30] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\wdata~combout [30]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register[1][24]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register[1][30]~regout ));

// Location: LCFF_X63_Y25_N25
cycloneii_lcell_ff \register[0][30] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\wdata~combout [30]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register[0][24]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register[0][30]~regout ));

// Location: LCCOMB_X63_Y25_N24
cycloneii_lcell_comb \Mux1~0 (
// Equation(s):
// \Mux1~0_combout  = (\araddr~combout [3] & (((\araddr~combout [2])))) # (!\araddr~combout [3] & ((\araddr~combout [2] & (\register[1][30]~regout )) # (!\araddr~combout [2] & ((\register[0][30]~regout )))))

	.dataa(\araddr~combout [3]),
	.datab(\register[1][30]~regout ),
	.datac(\register[0][30]~regout ),
	.datad(\araddr~combout [2]),
	.cin(gnd),
	.combout(\Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux1~0 .lut_mask = 16'hEE50;
defparam \Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y25_N24
cycloneii_lcell_comb \Mux1~1 (
// Equation(s):
// \Mux1~1_combout  = (\araddr~combout [3] & ((\Mux1~0_combout  & (\register[3][30]~regout )) # (!\Mux1~0_combout  & ((\register[2][30]~regout ))))) # (!\araddr~combout [3] & (((\Mux1~0_combout ))))

	.dataa(\register[3][30]~regout ),
	.datab(\register[2][30]~regout ),
	.datac(\araddr~combout [3]),
	.datad(\Mux1~0_combout ),
	.cin(gnd),
	.combout(\Mux1~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux1~1 .lut_mask = 16'hAFC0;
defparam \Mux1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X62_Y25_N25
cycloneii_lcell_ff \rdata[30]~reg0 (
	.clk(\clk~clkctrl_outclk ),
	.datain(\Mux1~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rdata[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\rdata[30]~reg0_regout ));

// Location: PIN_J26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \wdata[31]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\wdata~combout [31]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(wdata[31]));
// synopsys translate_off
defparam \wdata[31]~I .input_async_reset = "none";
defparam \wdata[31]~I .input_power_up = "low";
defparam \wdata[31]~I .input_register_mode = "none";
defparam \wdata[31]~I .input_sync_reset = "none";
defparam \wdata[31]~I .oe_async_reset = "none";
defparam \wdata[31]~I .oe_power_up = "low";
defparam \wdata[31]~I .oe_register_mode = "none";
defparam \wdata[31]~I .oe_sync_reset = "none";
defparam \wdata[31]~I .operation_mode = "input";
defparam \wdata[31]~I .output_async_reset = "none";
defparam \wdata[31]~I .output_power_up = "low";
defparam \wdata[31]~I .output_register_mode = "none";
defparam \wdata[31]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X62_Y27_N18
cycloneii_lcell_comb \register[3][31]~feeder (
// Equation(s):
// \register[3][31]~feeder_combout  = \wdata~combout [31]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\wdata~combout [31]),
	.cin(gnd),
	.combout(\register[3][31]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \register[3][31]~feeder .lut_mask = 16'hFF00;
defparam \register[3][31]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X62_Y27_N19
cycloneii_lcell_ff \register[3][31] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\register[3][31]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register[3][24]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register[3][31]~regout ));

// Location: LCFF_X62_Y25_N15
cycloneii_lcell_ff \register[0][31] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\wdata~combout [31]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\register[0][24]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register[0][31]~regout ));

// Location: LCCOMB_X62_Y27_N8
cycloneii_lcell_comb \register[2][31]~feeder (
// Equation(s):
// \register[2][31]~feeder_combout  = \wdata~combout [31]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\wdata~combout [31]),
	.cin(gnd),
	.combout(\register[2][31]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \register[2][31]~feeder .lut_mask = 16'hFF00;
defparam \register[2][31]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X62_Y27_N9
cycloneii_lcell_ff \register[2][31] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\register[2][31]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\register[2][24]~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\register[2][31]~regout ));

// Location: LCCOMB_X62_Y25_N14
cycloneii_lcell_comb \Mux0~0 (
// Equation(s):
// \Mux0~0_combout  = (\araddr~combout [2] & (\araddr~combout [3])) # (!\araddr~combout [2] & ((\araddr~combout [3] & ((\register[2][31]~regout ))) # (!\araddr~combout [3] & (\register[0][31]~regout ))))

	.dataa(\araddr~combout [2]),
	.datab(\araddr~combout [3]),
	.datac(\register[0][31]~regout ),
	.datad(\register[2][31]~regout ),
	.cin(gnd),
	.combout(\Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux0~0 .lut_mask = 16'hDC98;
defparam \Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y25_N10
cycloneii_lcell_comb \Mux0~1 (
// Equation(s):
// \Mux0~1_combout  = (\Mux0~0_combout  & (((\register[3][31]~regout ) # (!\araddr~combout [2])))) # (!\Mux0~0_combout  & (\register[1][31]~regout  & ((\araddr~combout [2]))))

	.dataa(\register[1][31]~regout ),
	.datab(\register[3][31]~regout ),
	.datac(\Mux0~0_combout ),
	.datad(\araddr~combout [2]),
	.cin(gnd),
	.combout(\Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mux0~1 .lut_mask = 16'hCAF0;
defparam \Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X62_Y25_N11
cycloneii_lcell_ff \rdata[31]~reg0 (
	.clk(\clk~clkctrl_outclk ),
	.datain(\Mux0~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rdata[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\rdata[31]~reg0_regout ));

// Location: PIN_J5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \awaddr[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(awaddr[0]));
// synopsys translate_off
defparam \awaddr[0]~I .input_async_reset = "none";
defparam \awaddr[0]~I .input_power_up = "low";
defparam \awaddr[0]~I .input_register_mode = "none";
defparam \awaddr[0]~I .input_sync_reset = "none";
defparam \awaddr[0]~I .oe_async_reset = "none";
defparam \awaddr[0]~I .oe_power_up = "low";
defparam \awaddr[0]~I .oe_register_mode = "none";
defparam \awaddr[0]~I .oe_sync_reset = "none";
defparam \awaddr[0]~I .operation_mode = "input";
defparam \awaddr[0]~I .output_async_reset = "none";
defparam \awaddr[0]~I .output_power_up = "low";
defparam \awaddr[0]~I .output_register_mode = "none";
defparam \awaddr[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \awaddr[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(awaddr[1]));
// synopsys translate_off
defparam \awaddr[1]~I .input_async_reset = "none";
defparam \awaddr[1]~I .input_power_up = "low";
defparam \awaddr[1]~I .input_register_mode = "none";
defparam \awaddr[1]~I .input_sync_reset = "none";
defparam \awaddr[1]~I .oe_async_reset = "none";
defparam \awaddr[1]~I .oe_power_up = "low";
defparam \awaddr[1]~I .oe_register_mode = "none";
defparam \awaddr[1]~I .oe_sync_reset = "none";
defparam \awaddr[1]~I .operation_mode = "input";
defparam \awaddr[1]~I .output_async_reset = "none";
defparam \awaddr[1]~I .output_power_up = "low";
defparam \awaddr[1]~I .output_register_mode = "none";
defparam \awaddr[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \awready~I (
	.datain(\awready~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(awready));
// synopsys translate_off
defparam \awready~I .input_async_reset = "none";
defparam \awready~I .input_power_up = "low";
defparam \awready~I .input_register_mode = "none";
defparam \awready~I .input_sync_reset = "none";
defparam \awready~I .oe_async_reset = "none";
defparam \awready~I .oe_power_up = "low";
defparam \awready~I .oe_register_mode = "none";
defparam \awready~I .oe_sync_reset = "none";
defparam \awready~I .operation_mode = "output";
defparam \awready~I .output_async_reset = "none";
defparam \awready~I .output_power_up = "low";
defparam \awready~I .output_register_mode = "none";
defparam \awready~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \wready~I (
	.datain(\wready~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(wready));
// synopsys translate_off
defparam \wready~I .input_async_reset = "none";
defparam \wready~I .input_power_up = "low";
defparam \wready~I .input_register_mode = "none";
defparam \wready~I .input_sync_reset = "none";
defparam \wready~I .oe_async_reset = "none";
defparam \wready~I .oe_power_up = "low";
defparam \wready~I .oe_register_mode = "none";
defparam \wready~I .oe_sync_reset = "none";
defparam \wready~I .operation_mode = "output";
defparam \wready~I .output_async_reset = "none";
defparam \wready~I .output_power_up = "low";
defparam \wready~I .output_register_mode = "none";
defparam \wready~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \bdata[0]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(bdata[0]));
// synopsys translate_off
defparam \bdata[0]~I .input_async_reset = "none";
defparam \bdata[0]~I .input_power_up = "low";
defparam \bdata[0]~I .input_register_mode = "none";
defparam \bdata[0]~I .input_sync_reset = "none";
defparam \bdata[0]~I .oe_async_reset = "none";
defparam \bdata[0]~I .oe_power_up = "low";
defparam \bdata[0]~I .oe_register_mode = "none";
defparam \bdata[0]~I .oe_sync_reset = "none";
defparam \bdata[0]~I .operation_mode = "output";
defparam \bdata[0]~I .output_async_reset = "none";
defparam \bdata[0]~I .output_power_up = "low";
defparam \bdata[0]~I .output_register_mode = "none";
defparam \bdata[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \bdata[1]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(bdata[1]));
// synopsys translate_off
defparam \bdata[1]~I .input_async_reset = "none";
defparam \bdata[1]~I .input_power_up = "low";
defparam \bdata[1]~I .input_register_mode = "none";
defparam \bdata[1]~I .input_sync_reset = "none";
defparam \bdata[1]~I .oe_async_reset = "none";
defparam \bdata[1]~I .oe_power_up = "low";
defparam \bdata[1]~I .oe_register_mode = "none";
defparam \bdata[1]~I .oe_sync_reset = "none";
defparam \bdata[1]~I .operation_mode = "output";
defparam \bdata[1]~I .output_async_reset = "none";
defparam \bdata[1]~I .output_power_up = "low";
defparam \bdata[1]~I .output_register_mode = "none";
defparam \bdata[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \bvalid~I (
	.datain(\bvalid~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(bvalid));
// synopsys translate_off
defparam \bvalid~I .input_async_reset = "none";
defparam \bvalid~I .input_power_up = "low";
defparam \bvalid~I .input_register_mode = "none";
defparam \bvalid~I .input_sync_reset = "none";
defparam \bvalid~I .oe_async_reset = "none";
defparam \bvalid~I .oe_power_up = "low";
defparam \bvalid~I .oe_register_mode = "none";
defparam \bvalid~I .oe_sync_reset = "none";
defparam \bvalid~I .operation_mode = "output";
defparam \bvalid~I .output_async_reset = "none";
defparam \bvalid~I .output_power_up = "low";
defparam \bvalid~I .output_register_mode = "none";
defparam \bvalid~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \araddr[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(araddr[0]));
// synopsys translate_off
defparam \araddr[0]~I .input_async_reset = "none";
defparam \araddr[0]~I .input_power_up = "low";
defparam \araddr[0]~I .input_register_mode = "none";
defparam \araddr[0]~I .input_sync_reset = "none";
defparam \araddr[0]~I .oe_async_reset = "none";
defparam \araddr[0]~I .oe_power_up = "low";
defparam \araddr[0]~I .oe_register_mode = "none";
defparam \araddr[0]~I .oe_sync_reset = "none";
defparam \araddr[0]~I .operation_mode = "input";
defparam \araddr[0]~I .output_async_reset = "none";
defparam \araddr[0]~I .output_power_up = "low";
defparam \araddr[0]~I .output_register_mode = "none";
defparam \araddr[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \araddr[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(araddr[1]));
// synopsys translate_off
defparam \araddr[1]~I .input_async_reset = "none";
defparam \araddr[1]~I .input_power_up = "low";
defparam \araddr[1]~I .input_register_mode = "none";
defparam \araddr[1]~I .input_sync_reset = "none";
defparam \araddr[1]~I .oe_async_reset = "none";
defparam \araddr[1]~I .oe_power_up = "low";
defparam \araddr[1]~I .oe_register_mode = "none";
defparam \araddr[1]~I .oe_sync_reset = "none";
defparam \araddr[1]~I .operation_mode = "input";
defparam \araddr[1]~I .output_async_reset = "none";
defparam \araddr[1]~I .output_power_up = "low";
defparam \araddr[1]~I .output_register_mode = "none";
defparam \araddr[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \arready~I (
	.datain(\arready~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(arready));
// synopsys translate_off
defparam \arready~I .input_async_reset = "none";
defparam \arready~I .input_power_up = "low";
defparam \arready~I .input_register_mode = "none";
defparam \arready~I .input_sync_reset = "none";
defparam \arready~I .oe_async_reset = "none";
defparam \arready~I .oe_power_up = "low";
defparam \arready~I .oe_register_mode = "none";
defparam \arready~I .oe_sync_reset = "none";
defparam \arready~I .operation_mode = "output";
defparam \arready~I .output_async_reset = "none";
defparam \arready~I .output_power_up = "low";
defparam \arready~I .output_register_mode = "none";
defparam \arready~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \rvalid~I (
	.datain(\rvalid~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(rvalid));
// synopsys translate_off
defparam \rvalid~I .input_async_reset = "none";
defparam \rvalid~I .input_power_up = "low";
defparam \rvalid~I .input_register_mode = "none";
defparam \rvalid~I .input_sync_reset = "none";
defparam \rvalid~I .oe_async_reset = "none";
defparam \rvalid~I .oe_power_up = "low";
defparam \rvalid~I .oe_register_mode = "none";
defparam \rvalid~I .oe_sync_reset = "none";
defparam \rvalid~I .operation_mode = "output";
defparam \rvalid~I .output_async_reset = "none";
defparam \rvalid~I .output_power_up = "low";
defparam \rvalid~I .output_register_mode = "none";
defparam \rvalid~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \rdata[0]~I (
	.datain(\rdata[0]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(rdata[0]));
// synopsys translate_off
defparam \rdata[0]~I .input_async_reset = "none";
defparam \rdata[0]~I .input_power_up = "low";
defparam \rdata[0]~I .input_register_mode = "none";
defparam \rdata[0]~I .input_sync_reset = "none";
defparam \rdata[0]~I .oe_async_reset = "none";
defparam \rdata[0]~I .oe_power_up = "low";
defparam \rdata[0]~I .oe_register_mode = "none";
defparam \rdata[0]~I .oe_sync_reset = "none";
defparam \rdata[0]~I .operation_mode = "output";
defparam \rdata[0]~I .output_async_reset = "none";
defparam \rdata[0]~I .output_power_up = "low";
defparam \rdata[0]~I .output_register_mode = "none";
defparam \rdata[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \rdata[1]~I (
	.datain(\rdata[1]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(rdata[1]));
// synopsys translate_off
defparam \rdata[1]~I .input_async_reset = "none";
defparam \rdata[1]~I .input_power_up = "low";
defparam \rdata[1]~I .input_register_mode = "none";
defparam \rdata[1]~I .input_sync_reset = "none";
defparam \rdata[1]~I .oe_async_reset = "none";
defparam \rdata[1]~I .oe_power_up = "low";
defparam \rdata[1]~I .oe_register_mode = "none";
defparam \rdata[1]~I .oe_sync_reset = "none";
defparam \rdata[1]~I .operation_mode = "output";
defparam \rdata[1]~I .output_async_reset = "none";
defparam \rdata[1]~I .output_power_up = "low";
defparam \rdata[1]~I .output_register_mode = "none";
defparam \rdata[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \rdata[2]~I (
	.datain(\rdata[2]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(rdata[2]));
// synopsys translate_off
defparam \rdata[2]~I .input_async_reset = "none";
defparam \rdata[2]~I .input_power_up = "low";
defparam \rdata[2]~I .input_register_mode = "none";
defparam \rdata[2]~I .input_sync_reset = "none";
defparam \rdata[2]~I .oe_async_reset = "none";
defparam \rdata[2]~I .oe_power_up = "low";
defparam \rdata[2]~I .oe_register_mode = "none";
defparam \rdata[2]~I .oe_sync_reset = "none";
defparam \rdata[2]~I .operation_mode = "output";
defparam \rdata[2]~I .output_async_reset = "none";
defparam \rdata[2]~I .output_power_up = "low";
defparam \rdata[2]~I .output_register_mode = "none";
defparam \rdata[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \rdata[3]~I (
	.datain(\rdata[3]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(rdata[3]));
// synopsys translate_off
defparam \rdata[3]~I .input_async_reset = "none";
defparam \rdata[3]~I .input_power_up = "low";
defparam \rdata[3]~I .input_register_mode = "none";
defparam \rdata[3]~I .input_sync_reset = "none";
defparam \rdata[3]~I .oe_async_reset = "none";
defparam \rdata[3]~I .oe_power_up = "low";
defparam \rdata[3]~I .oe_register_mode = "none";
defparam \rdata[3]~I .oe_sync_reset = "none";
defparam \rdata[3]~I .operation_mode = "output";
defparam \rdata[3]~I .output_async_reset = "none";
defparam \rdata[3]~I .output_power_up = "low";
defparam \rdata[3]~I .output_register_mode = "none";
defparam \rdata[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \rdata[4]~I (
	.datain(\rdata[4]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(rdata[4]));
// synopsys translate_off
defparam \rdata[4]~I .input_async_reset = "none";
defparam \rdata[4]~I .input_power_up = "low";
defparam \rdata[4]~I .input_register_mode = "none";
defparam \rdata[4]~I .input_sync_reset = "none";
defparam \rdata[4]~I .oe_async_reset = "none";
defparam \rdata[4]~I .oe_power_up = "low";
defparam \rdata[4]~I .oe_register_mode = "none";
defparam \rdata[4]~I .oe_sync_reset = "none";
defparam \rdata[4]~I .operation_mode = "output";
defparam \rdata[4]~I .output_async_reset = "none";
defparam \rdata[4]~I .output_power_up = "low";
defparam \rdata[4]~I .output_register_mode = "none";
defparam \rdata[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \rdata[5]~I (
	.datain(\rdata[5]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(rdata[5]));
// synopsys translate_off
defparam \rdata[5]~I .input_async_reset = "none";
defparam \rdata[5]~I .input_power_up = "low";
defparam \rdata[5]~I .input_register_mode = "none";
defparam \rdata[5]~I .input_sync_reset = "none";
defparam \rdata[5]~I .oe_async_reset = "none";
defparam \rdata[5]~I .oe_power_up = "low";
defparam \rdata[5]~I .oe_register_mode = "none";
defparam \rdata[5]~I .oe_sync_reset = "none";
defparam \rdata[5]~I .operation_mode = "output";
defparam \rdata[5]~I .output_async_reset = "none";
defparam \rdata[5]~I .output_power_up = "low";
defparam \rdata[5]~I .output_register_mode = "none";
defparam \rdata[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \rdata[6]~I (
	.datain(\rdata[6]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(rdata[6]));
// synopsys translate_off
defparam \rdata[6]~I .input_async_reset = "none";
defparam \rdata[6]~I .input_power_up = "low";
defparam \rdata[6]~I .input_register_mode = "none";
defparam \rdata[6]~I .input_sync_reset = "none";
defparam \rdata[6]~I .oe_async_reset = "none";
defparam \rdata[6]~I .oe_power_up = "low";
defparam \rdata[6]~I .oe_register_mode = "none";
defparam \rdata[6]~I .oe_sync_reset = "none";
defparam \rdata[6]~I .operation_mode = "output";
defparam \rdata[6]~I .output_async_reset = "none";
defparam \rdata[6]~I .output_power_up = "low";
defparam \rdata[6]~I .output_register_mode = "none";
defparam \rdata[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \rdata[7]~I (
	.datain(\rdata[7]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(rdata[7]));
// synopsys translate_off
defparam \rdata[7]~I .input_async_reset = "none";
defparam \rdata[7]~I .input_power_up = "low";
defparam \rdata[7]~I .input_register_mode = "none";
defparam \rdata[7]~I .input_sync_reset = "none";
defparam \rdata[7]~I .oe_async_reset = "none";
defparam \rdata[7]~I .oe_power_up = "low";
defparam \rdata[7]~I .oe_register_mode = "none";
defparam \rdata[7]~I .oe_sync_reset = "none";
defparam \rdata[7]~I .operation_mode = "output";
defparam \rdata[7]~I .output_async_reset = "none";
defparam \rdata[7]~I .output_power_up = "low";
defparam \rdata[7]~I .output_register_mode = "none";
defparam \rdata[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \rdata[8]~I (
	.datain(\rdata[8]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(rdata[8]));
// synopsys translate_off
defparam \rdata[8]~I .input_async_reset = "none";
defparam \rdata[8]~I .input_power_up = "low";
defparam \rdata[8]~I .input_register_mode = "none";
defparam \rdata[8]~I .input_sync_reset = "none";
defparam \rdata[8]~I .oe_async_reset = "none";
defparam \rdata[8]~I .oe_power_up = "low";
defparam \rdata[8]~I .oe_register_mode = "none";
defparam \rdata[8]~I .oe_sync_reset = "none";
defparam \rdata[8]~I .operation_mode = "output";
defparam \rdata[8]~I .output_async_reset = "none";
defparam \rdata[8]~I .output_power_up = "low";
defparam \rdata[8]~I .output_register_mode = "none";
defparam \rdata[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \rdata[9]~I (
	.datain(\rdata[9]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(rdata[9]));
// synopsys translate_off
defparam \rdata[9]~I .input_async_reset = "none";
defparam \rdata[9]~I .input_power_up = "low";
defparam \rdata[9]~I .input_register_mode = "none";
defparam \rdata[9]~I .input_sync_reset = "none";
defparam \rdata[9]~I .oe_async_reset = "none";
defparam \rdata[9]~I .oe_power_up = "low";
defparam \rdata[9]~I .oe_register_mode = "none";
defparam \rdata[9]~I .oe_sync_reset = "none";
defparam \rdata[9]~I .operation_mode = "output";
defparam \rdata[9]~I .output_async_reset = "none";
defparam \rdata[9]~I .output_power_up = "low";
defparam \rdata[9]~I .output_register_mode = "none";
defparam \rdata[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \rdata[10]~I (
	.datain(\rdata[10]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(rdata[10]));
// synopsys translate_off
defparam \rdata[10]~I .input_async_reset = "none";
defparam \rdata[10]~I .input_power_up = "low";
defparam \rdata[10]~I .input_register_mode = "none";
defparam \rdata[10]~I .input_sync_reset = "none";
defparam \rdata[10]~I .oe_async_reset = "none";
defparam \rdata[10]~I .oe_power_up = "low";
defparam \rdata[10]~I .oe_register_mode = "none";
defparam \rdata[10]~I .oe_sync_reset = "none";
defparam \rdata[10]~I .operation_mode = "output";
defparam \rdata[10]~I .output_async_reset = "none";
defparam \rdata[10]~I .output_power_up = "low";
defparam \rdata[10]~I .output_register_mode = "none";
defparam \rdata[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \rdata[11]~I (
	.datain(\rdata[11]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(rdata[11]));
// synopsys translate_off
defparam \rdata[11]~I .input_async_reset = "none";
defparam \rdata[11]~I .input_power_up = "low";
defparam \rdata[11]~I .input_register_mode = "none";
defparam \rdata[11]~I .input_sync_reset = "none";
defparam \rdata[11]~I .oe_async_reset = "none";
defparam \rdata[11]~I .oe_power_up = "low";
defparam \rdata[11]~I .oe_register_mode = "none";
defparam \rdata[11]~I .oe_sync_reset = "none";
defparam \rdata[11]~I .operation_mode = "output";
defparam \rdata[11]~I .output_async_reset = "none";
defparam \rdata[11]~I .output_power_up = "low";
defparam \rdata[11]~I .output_register_mode = "none";
defparam \rdata[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \rdata[12]~I (
	.datain(\rdata[12]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(rdata[12]));
// synopsys translate_off
defparam \rdata[12]~I .input_async_reset = "none";
defparam \rdata[12]~I .input_power_up = "low";
defparam \rdata[12]~I .input_register_mode = "none";
defparam \rdata[12]~I .input_sync_reset = "none";
defparam \rdata[12]~I .oe_async_reset = "none";
defparam \rdata[12]~I .oe_power_up = "low";
defparam \rdata[12]~I .oe_register_mode = "none";
defparam \rdata[12]~I .oe_sync_reset = "none";
defparam \rdata[12]~I .operation_mode = "output";
defparam \rdata[12]~I .output_async_reset = "none";
defparam \rdata[12]~I .output_power_up = "low";
defparam \rdata[12]~I .output_register_mode = "none";
defparam \rdata[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \rdata[13]~I (
	.datain(\rdata[13]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(rdata[13]));
// synopsys translate_off
defparam \rdata[13]~I .input_async_reset = "none";
defparam \rdata[13]~I .input_power_up = "low";
defparam \rdata[13]~I .input_register_mode = "none";
defparam \rdata[13]~I .input_sync_reset = "none";
defparam \rdata[13]~I .oe_async_reset = "none";
defparam \rdata[13]~I .oe_power_up = "low";
defparam \rdata[13]~I .oe_register_mode = "none";
defparam \rdata[13]~I .oe_sync_reset = "none";
defparam \rdata[13]~I .operation_mode = "output";
defparam \rdata[13]~I .output_async_reset = "none";
defparam \rdata[13]~I .output_power_up = "low";
defparam \rdata[13]~I .output_register_mode = "none";
defparam \rdata[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \rdata[14]~I (
	.datain(\rdata[14]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(rdata[14]));
// synopsys translate_off
defparam \rdata[14]~I .input_async_reset = "none";
defparam \rdata[14]~I .input_power_up = "low";
defparam \rdata[14]~I .input_register_mode = "none";
defparam \rdata[14]~I .input_sync_reset = "none";
defparam \rdata[14]~I .oe_async_reset = "none";
defparam \rdata[14]~I .oe_power_up = "low";
defparam \rdata[14]~I .oe_register_mode = "none";
defparam \rdata[14]~I .oe_sync_reset = "none";
defparam \rdata[14]~I .operation_mode = "output";
defparam \rdata[14]~I .output_async_reset = "none";
defparam \rdata[14]~I .output_power_up = "low";
defparam \rdata[14]~I .output_register_mode = "none";
defparam \rdata[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \rdata[15]~I (
	.datain(\rdata[15]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(rdata[15]));
// synopsys translate_off
defparam \rdata[15]~I .input_async_reset = "none";
defparam \rdata[15]~I .input_power_up = "low";
defparam \rdata[15]~I .input_register_mode = "none";
defparam \rdata[15]~I .input_sync_reset = "none";
defparam \rdata[15]~I .oe_async_reset = "none";
defparam \rdata[15]~I .oe_power_up = "low";
defparam \rdata[15]~I .oe_register_mode = "none";
defparam \rdata[15]~I .oe_sync_reset = "none";
defparam \rdata[15]~I .operation_mode = "output";
defparam \rdata[15]~I .output_async_reset = "none";
defparam \rdata[15]~I .output_power_up = "low";
defparam \rdata[15]~I .output_register_mode = "none";
defparam \rdata[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \rdata[16]~I (
	.datain(\rdata[16]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(rdata[16]));
// synopsys translate_off
defparam \rdata[16]~I .input_async_reset = "none";
defparam \rdata[16]~I .input_power_up = "low";
defparam \rdata[16]~I .input_register_mode = "none";
defparam \rdata[16]~I .input_sync_reset = "none";
defparam \rdata[16]~I .oe_async_reset = "none";
defparam \rdata[16]~I .oe_power_up = "low";
defparam \rdata[16]~I .oe_register_mode = "none";
defparam \rdata[16]~I .oe_sync_reset = "none";
defparam \rdata[16]~I .operation_mode = "output";
defparam \rdata[16]~I .output_async_reset = "none";
defparam \rdata[16]~I .output_power_up = "low";
defparam \rdata[16]~I .output_register_mode = "none";
defparam \rdata[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \rdata[17]~I (
	.datain(\rdata[17]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(rdata[17]));
// synopsys translate_off
defparam \rdata[17]~I .input_async_reset = "none";
defparam \rdata[17]~I .input_power_up = "low";
defparam \rdata[17]~I .input_register_mode = "none";
defparam \rdata[17]~I .input_sync_reset = "none";
defparam \rdata[17]~I .oe_async_reset = "none";
defparam \rdata[17]~I .oe_power_up = "low";
defparam \rdata[17]~I .oe_register_mode = "none";
defparam \rdata[17]~I .oe_sync_reset = "none";
defparam \rdata[17]~I .operation_mode = "output";
defparam \rdata[17]~I .output_async_reset = "none";
defparam \rdata[17]~I .output_power_up = "low";
defparam \rdata[17]~I .output_register_mode = "none";
defparam \rdata[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \rdata[18]~I (
	.datain(\rdata[18]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(rdata[18]));
// synopsys translate_off
defparam \rdata[18]~I .input_async_reset = "none";
defparam \rdata[18]~I .input_power_up = "low";
defparam \rdata[18]~I .input_register_mode = "none";
defparam \rdata[18]~I .input_sync_reset = "none";
defparam \rdata[18]~I .oe_async_reset = "none";
defparam \rdata[18]~I .oe_power_up = "low";
defparam \rdata[18]~I .oe_register_mode = "none";
defparam \rdata[18]~I .oe_sync_reset = "none";
defparam \rdata[18]~I .operation_mode = "output";
defparam \rdata[18]~I .output_async_reset = "none";
defparam \rdata[18]~I .output_power_up = "low";
defparam \rdata[18]~I .output_register_mode = "none";
defparam \rdata[18]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \rdata[19]~I (
	.datain(\rdata[19]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(rdata[19]));
// synopsys translate_off
defparam \rdata[19]~I .input_async_reset = "none";
defparam \rdata[19]~I .input_power_up = "low";
defparam \rdata[19]~I .input_register_mode = "none";
defparam \rdata[19]~I .input_sync_reset = "none";
defparam \rdata[19]~I .oe_async_reset = "none";
defparam \rdata[19]~I .oe_power_up = "low";
defparam \rdata[19]~I .oe_register_mode = "none";
defparam \rdata[19]~I .oe_sync_reset = "none";
defparam \rdata[19]~I .operation_mode = "output";
defparam \rdata[19]~I .output_async_reset = "none";
defparam \rdata[19]~I .output_power_up = "low";
defparam \rdata[19]~I .output_register_mode = "none";
defparam \rdata[19]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \rdata[20]~I (
	.datain(\rdata[20]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(rdata[20]));
// synopsys translate_off
defparam \rdata[20]~I .input_async_reset = "none";
defparam \rdata[20]~I .input_power_up = "low";
defparam \rdata[20]~I .input_register_mode = "none";
defparam \rdata[20]~I .input_sync_reset = "none";
defparam \rdata[20]~I .oe_async_reset = "none";
defparam \rdata[20]~I .oe_power_up = "low";
defparam \rdata[20]~I .oe_register_mode = "none";
defparam \rdata[20]~I .oe_sync_reset = "none";
defparam \rdata[20]~I .operation_mode = "output";
defparam \rdata[20]~I .output_async_reset = "none";
defparam \rdata[20]~I .output_power_up = "low";
defparam \rdata[20]~I .output_register_mode = "none";
defparam \rdata[20]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \rdata[21]~I (
	.datain(\rdata[21]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(rdata[21]));
// synopsys translate_off
defparam \rdata[21]~I .input_async_reset = "none";
defparam \rdata[21]~I .input_power_up = "low";
defparam \rdata[21]~I .input_register_mode = "none";
defparam \rdata[21]~I .input_sync_reset = "none";
defparam \rdata[21]~I .oe_async_reset = "none";
defparam \rdata[21]~I .oe_power_up = "low";
defparam \rdata[21]~I .oe_register_mode = "none";
defparam \rdata[21]~I .oe_sync_reset = "none";
defparam \rdata[21]~I .operation_mode = "output";
defparam \rdata[21]~I .output_async_reset = "none";
defparam \rdata[21]~I .output_power_up = "low";
defparam \rdata[21]~I .output_register_mode = "none";
defparam \rdata[21]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \rdata[22]~I (
	.datain(\rdata[22]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(rdata[22]));
// synopsys translate_off
defparam \rdata[22]~I .input_async_reset = "none";
defparam \rdata[22]~I .input_power_up = "low";
defparam \rdata[22]~I .input_register_mode = "none";
defparam \rdata[22]~I .input_sync_reset = "none";
defparam \rdata[22]~I .oe_async_reset = "none";
defparam \rdata[22]~I .oe_power_up = "low";
defparam \rdata[22]~I .oe_register_mode = "none";
defparam \rdata[22]~I .oe_sync_reset = "none";
defparam \rdata[22]~I .operation_mode = "output";
defparam \rdata[22]~I .output_async_reset = "none";
defparam \rdata[22]~I .output_power_up = "low";
defparam \rdata[22]~I .output_register_mode = "none";
defparam \rdata[22]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \rdata[23]~I (
	.datain(\rdata[23]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(rdata[23]));
// synopsys translate_off
defparam \rdata[23]~I .input_async_reset = "none";
defparam \rdata[23]~I .input_power_up = "low";
defparam \rdata[23]~I .input_register_mode = "none";
defparam \rdata[23]~I .input_sync_reset = "none";
defparam \rdata[23]~I .oe_async_reset = "none";
defparam \rdata[23]~I .oe_power_up = "low";
defparam \rdata[23]~I .oe_register_mode = "none";
defparam \rdata[23]~I .oe_sync_reset = "none";
defparam \rdata[23]~I .operation_mode = "output";
defparam \rdata[23]~I .output_async_reset = "none";
defparam \rdata[23]~I .output_power_up = "low";
defparam \rdata[23]~I .output_register_mode = "none";
defparam \rdata[23]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \rdata[24]~I (
	.datain(\rdata[24]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(rdata[24]));
// synopsys translate_off
defparam \rdata[24]~I .input_async_reset = "none";
defparam \rdata[24]~I .input_power_up = "low";
defparam \rdata[24]~I .input_register_mode = "none";
defparam \rdata[24]~I .input_sync_reset = "none";
defparam \rdata[24]~I .oe_async_reset = "none";
defparam \rdata[24]~I .oe_power_up = "low";
defparam \rdata[24]~I .oe_register_mode = "none";
defparam \rdata[24]~I .oe_sync_reset = "none";
defparam \rdata[24]~I .operation_mode = "output";
defparam \rdata[24]~I .output_async_reset = "none";
defparam \rdata[24]~I .output_power_up = "low";
defparam \rdata[24]~I .output_register_mode = "none";
defparam \rdata[24]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \rdata[25]~I (
	.datain(\rdata[25]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(rdata[25]));
// synopsys translate_off
defparam \rdata[25]~I .input_async_reset = "none";
defparam \rdata[25]~I .input_power_up = "low";
defparam \rdata[25]~I .input_register_mode = "none";
defparam \rdata[25]~I .input_sync_reset = "none";
defparam \rdata[25]~I .oe_async_reset = "none";
defparam \rdata[25]~I .oe_power_up = "low";
defparam \rdata[25]~I .oe_register_mode = "none";
defparam \rdata[25]~I .oe_sync_reset = "none";
defparam \rdata[25]~I .operation_mode = "output";
defparam \rdata[25]~I .output_async_reset = "none";
defparam \rdata[25]~I .output_power_up = "low";
defparam \rdata[25]~I .output_register_mode = "none";
defparam \rdata[25]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \rdata[26]~I (
	.datain(\rdata[26]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(rdata[26]));
// synopsys translate_off
defparam \rdata[26]~I .input_async_reset = "none";
defparam \rdata[26]~I .input_power_up = "low";
defparam \rdata[26]~I .input_register_mode = "none";
defparam \rdata[26]~I .input_sync_reset = "none";
defparam \rdata[26]~I .oe_async_reset = "none";
defparam \rdata[26]~I .oe_power_up = "low";
defparam \rdata[26]~I .oe_register_mode = "none";
defparam \rdata[26]~I .oe_sync_reset = "none";
defparam \rdata[26]~I .operation_mode = "output";
defparam \rdata[26]~I .output_async_reset = "none";
defparam \rdata[26]~I .output_power_up = "low";
defparam \rdata[26]~I .output_register_mode = "none";
defparam \rdata[26]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \rdata[27]~I (
	.datain(\rdata[27]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(rdata[27]));
// synopsys translate_off
defparam \rdata[27]~I .input_async_reset = "none";
defparam \rdata[27]~I .input_power_up = "low";
defparam \rdata[27]~I .input_register_mode = "none";
defparam \rdata[27]~I .input_sync_reset = "none";
defparam \rdata[27]~I .oe_async_reset = "none";
defparam \rdata[27]~I .oe_power_up = "low";
defparam \rdata[27]~I .oe_register_mode = "none";
defparam \rdata[27]~I .oe_sync_reset = "none";
defparam \rdata[27]~I .operation_mode = "output";
defparam \rdata[27]~I .output_async_reset = "none";
defparam \rdata[27]~I .output_power_up = "low";
defparam \rdata[27]~I .output_register_mode = "none";
defparam \rdata[27]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \rdata[28]~I (
	.datain(\rdata[28]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(rdata[28]));
// synopsys translate_off
defparam \rdata[28]~I .input_async_reset = "none";
defparam \rdata[28]~I .input_power_up = "low";
defparam \rdata[28]~I .input_register_mode = "none";
defparam \rdata[28]~I .input_sync_reset = "none";
defparam \rdata[28]~I .oe_async_reset = "none";
defparam \rdata[28]~I .oe_power_up = "low";
defparam \rdata[28]~I .oe_register_mode = "none";
defparam \rdata[28]~I .oe_sync_reset = "none";
defparam \rdata[28]~I .operation_mode = "output";
defparam \rdata[28]~I .output_async_reset = "none";
defparam \rdata[28]~I .output_power_up = "low";
defparam \rdata[28]~I .output_register_mode = "none";
defparam \rdata[28]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \rdata[29]~I (
	.datain(\rdata[29]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(rdata[29]));
// synopsys translate_off
defparam \rdata[29]~I .input_async_reset = "none";
defparam \rdata[29]~I .input_power_up = "low";
defparam \rdata[29]~I .input_register_mode = "none";
defparam \rdata[29]~I .input_sync_reset = "none";
defparam \rdata[29]~I .oe_async_reset = "none";
defparam \rdata[29]~I .oe_power_up = "low";
defparam \rdata[29]~I .oe_register_mode = "none";
defparam \rdata[29]~I .oe_sync_reset = "none";
defparam \rdata[29]~I .operation_mode = "output";
defparam \rdata[29]~I .output_async_reset = "none";
defparam \rdata[29]~I .output_power_up = "low";
defparam \rdata[29]~I .output_register_mode = "none";
defparam \rdata[29]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \rdata[30]~I (
	.datain(\rdata[30]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(rdata[30]));
// synopsys translate_off
defparam \rdata[30]~I .input_async_reset = "none";
defparam \rdata[30]~I .input_power_up = "low";
defparam \rdata[30]~I .input_register_mode = "none";
defparam \rdata[30]~I .input_sync_reset = "none";
defparam \rdata[30]~I .oe_async_reset = "none";
defparam \rdata[30]~I .oe_power_up = "low";
defparam \rdata[30]~I .oe_register_mode = "none";
defparam \rdata[30]~I .oe_sync_reset = "none";
defparam \rdata[30]~I .operation_mode = "output";
defparam \rdata[30]~I .output_async_reset = "none";
defparam \rdata[30]~I .output_power_up = "low";
defparam \rdata[30]~I .output_register_mode = "none";
defparam \rdata[30]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \rdata[31]~I (
	.datain(\rdata[31]~reg0_regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(rdata[31]));
// synopsys translate_off
defparam \rdata[31]~I .input_async_reset = "none";
defparam \rdata[31]~I .input_power_up = "low";
defparam \rdata[31]~I .input_register_mode = "none";
defparam \rdata[31]~I .input_sync_reset = "none";
defparam \rdata[31]~I .oe_async_reset = "none";
defparam \rdata[31]~I .oe_power_up = "low";
defparam \rdata[31]~I .oe_register_mode = "none";
defparam \rdata[31]~I .oe_sync_reset = "none";
defparam \rdata[31]~I .operation_mode = "output";
defparam \rdata[31]~I .output_async_reset = "none";
defparam \rdata[31]~I .output_power_up = "low";
defparam \rdata[31]~I .output_register_mode = "none";
defparam \rdata[31]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \rresp[0]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(rresp[0]));
// synopsys translate_off
defparam \rresp[0]~I .input_async_reset = "none";
defparam \rresp[0]~I .input_power_up = "low";
defparam \rresp[0]~I .input_register_mode = "none";
defparam \rresp[0]~I .input_sync_reset = "none";
defparam \rresp[0]~I .oe_async_reset = "none";
defparam \rresp[0]~I .oe_power_up = "low";
defparam \rresp[0]~I .oe_register_mode = "none";
defparam \rresp[0]~I .oe_sync_reset = "none";
defparam \rresp[0]~I .operation_mode = "output";
defparam \rresp[0]~I .output_async_reset = "none";
defparam \rresp[0]~I .output_power_up = "low";
defparam \rresp[0]~I .output_register_mode = "none";
defparam \rresp[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \rresp[1]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(rresp[1]));
// synopsys translate_off
defparam \rresp[1]~I .input_async_reset = "none";
defparam \rresp[1]~I .input_power_up = "low";
defparam \rresp[1]~I .input_register_mode = "none";
defparam \rresp[1]~I .input_sync_reset = "none";
defparam \rresp[1]~I .oe_async_reset = "none";
defparam \rresp[1]~I .oe_power_up = "low";
defparam \rresp[1]~I .oe_register_mode = "none";
defparam \rresp[1]~I .oe_sync_reset = "none";
defparam \rresp[1]~I .operation_mode = "output";
defparam \rresp[1]~I .output_async_reset = "none";
defparam \rresp[1]~I .output_power_up = "low";
defparam \rresp[1]~I .output_register_mode = "none";
defparam \rresp[1]~I .output_sync_reset = "none";
// synopsys translate_on

endmodule
