# AddingMachine_Full_Scan_Design_and_Test
In this project, we converted a CPU adding machine to gate-level format using a netlist generator, then performed scan insertion on it and tested it using a virtual tester.
