<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.14"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>interfaces: public/tier0/P5P6PerformanceCounters.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
  $(document).ready(initResizable);
/* @license-end */</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">interfaces
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.14 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('_p5_p6_performance_counters_8h_source.html','');});
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle">
<div class="title">P5P6PerformanceCounters.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="_p5_p6_performance_counters_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">//========= Copyright Valve Corporation, All rights reserved. ============//</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment">// Purpose: </span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">// $NoKeywords: $</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment">//=============================================================================//</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="preprocessor">#ifndef P5P6PERFORMANCECOUNTERS_H</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="preprocessor">#define P5P6PERFORMANCECOUNTERS_H</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;</div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment">// defined for &lt; Pentium 4</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;</div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment">//---------------------------------------------------------------------------</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment">// Format of the performance event IDs within this header file in case you</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment">// wish to add any additional events that may not be present here.</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment">// BITS 0-8 Unit Mask, Unsed on P5 processors</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment">// BIT  9   Set if event can be set on counter 0</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment">// BIT  10  Set if event can be set on counter 1</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment">// BITS 11-15   Unused Set to zero</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment">// BITS 16-23   Event Select ID, Only bits 16-21 used on P5 Family</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment">// BITS 24-27   Unused set to zero</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment">// BITS 28-32   Process family that the event belong to, as returned by</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment">//      the CPUID instruction.</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment">//---------------------------------------------------------------------------</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;</div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment">//---------------------------------------------------------------------------</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment">// PENTIUM PERFORMANCE COUNTERS.</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment">//---------------------------------------------------------------------------</span></div><div class="line"><a name="l00030"></a><span class="lineno"><a class="line" href="_p5_p6_performance_counters_8h.html#a52aa5d6581abfdcf40a9a41cd68b7d63">   30</a></span>&#160;<span class="preprocessor">#define P5_DTCRD 0x50000300 //Data Cache Reads</span></div><div class="line"><a name="l00031"></a><span class="lineno"><a class="line" href="_p5_p6_performance_counters_8h.html#a371b353a65f765338b3c967a17b1befd">   31</a></span>&#160;<span class="preprocessor">#define P5_DWRIT 0x50010300 //Data Cache Writes</span></div><div class="line"><a name="l00032"></a><span class="lineno"><a class="line" href="_p5_p6_performance_counters_8h.html#a55aad91aa30db4bc3b0196e92cdc93a1">   32</a></span>&#160;<span class="preprocessor">#define P5_DTTLB 0x50020300 //Data TLB Miss</span></div><div class="line"><a name="l00033"></a><span class="lineno"><a class="line" href="_p5_p6_performance_counters_8h.html#a3cdf068b5730ddb05ff369300f3c4cc8">   33</a></span>&#160;<span class="preprocessor">#define P5_DTRMS 0x50030300 //Data Read Misses</span></div><div class="line"><a name="l00034"></a><span class="lineno"><a class="line" href="_p5_p6_performance_counters_8h.html#a3e67d174188e01e621324259fdb15e91">   34</a></span>&#160;<span class="preprocessor">#define P5_DWRMS 0x50040300 //Data Write Miss</span></div><div class="line"><a name="l00035"></a><span class="lineno"><a class="line" href="_p5_p6_performance_counters_8h.html#a651dda4a34d3f42592e7b8d5dba7f961">   35</a></span>&#160;<span class="preprocessor">#define P5_WHLCL 0x50050300 //Write (Hit) to M- or E-state line</span></div><div class="line"><a name="l00036"></a><span class="lineno"><a class="line" href="_p5_p6_performance_counters_8h.html#ae4104c9691ba9e4c8096e8fc32043dac">   36</a></span>&#160;<span class="preprocessor">#define P5_DCLWB 0x50060300 //Data Cache Lines Written Back</span></div><div class="line"><a name="l00037"></a><span class="lineno"><a class="line" href="_p5_p6_performance_counters_8h.html#ade21b557dc36c8d7482f8fc9402a2056">   37</a></span>&#160;<span class="preprocessor">#define P5_DCSNP 0x50070300 //External Snoops</span></div><div class="line"><a name="l00038"></a><span class="lineno"><a class="line" href="_p5_p6_performance_counters_8h.html#a37cf7ef7866b393f18baa4e9bf989283">   38</a></span>&#160;<span class="preprocessor">#define P5_DCSHT 0x50080300 //Data Cache Snoop Hits</span></div><div class="line"><a name="l00039"></a><span class="lineno"><a class="line" href="_p5_p6_performance_counters_8h.html#ad20818a0c1becbf297844302720ea940">   39</a></span>&#160;<span class="preprocessor">#define P5_MAIBP 0x50090300 //Memory Access in Both Pipes</span></div><div class="line"><a name="l00040"></a><span class="lineno"><a class="line" href="_p5_p6_performance_counters_8h.html#ad485a0c86a1f8cd0a51581a8ef12f09f">   40</a></span>&#160;<span class="preprocessor">#define P5_BANKS 0x500A0300 //Bank Conflicts</span></div><div class="line"><a name="l00041"></a><span class="lineno"><a class="line" href="_p5_p6_performance_counters_8h.html#aa57e844da8ae0c5ce32880af286f22ed">   41</a></span>&#160;<span class="preprocessor">#define P5_MISAL 0x500B0300 //Misaligned Data Memory Reference</span></div><div class="line"><a name="l00042"></a><span class="lineno"><a class="line" href="_p5_p6_performance_counters_8h.html#a065f7e8b853c24cafa02be2ed2c47525">   42</a></span>&#160;<span class="preprocessor">#define P5_COCRD 0x500C0300 //Code Cache Reads</span></div><div class="line"><a name="l00043"></a><span class="lineno"><a class="line" href="_p5_p6_performance_counters_8h.html#acfd48908f928196bbc1dbf34eda94f05">   43</a></span>&#160;<span class="preprocessor">#define P5_COTLB 0x500D0300 //Code TLB Misses</span></div><div class="line"><a name="l00044"></a><span class="lineno"><a class="line" href="_p5_p6_performance_counters_8h.html#a93b663bd9e01d0d9a74cb7190fa7bb58">   44</a></span>&#160;<span class="preprocessor">#define P5_COCMS 0x500E0300 //Code Cache Misses</span></div><div class="line"><a name="l00045"></a><span class="lineno"><a class="line" href="_p5_p6_performance_counters_8h.html#a66f72bec0d55411edd667bd42696833f">   45</a></span>&#160;<span class="preprocessor">#define P5_ANYSG 0x500F0300 //Any Segment Register Loaded</span></div><div class="line"><a name="l00046"></a><span class="lineno"><a class="line" href="_p5_p6_performance_counters_8h.html#ad82407f3167c5c7eab8e90cf94c1f342">   46</a></span>&#160;<span class="preprocessor">#define P5_BRANC 0x50120300 //Branches</span></div><div class="line"><a name="l00047"></a><span class="lineno"><a class="line" href="_p5_p6_performance_counters_8h.html#a4ef2fca24ebb59cc743cf7f2514cf494">   47</a></span>&#160;<span class="preprocessor">#define P5_BTBHT 0x50130300 //BTB Hits</span></div><div class="line"><a name="l00048"></a><span class="lineno"><a class="line" href="_p5_p6_performance_counters_8h.html#afc120bdbd0613287cd2968a2d3e62618">   48</a></span>&#160;<span class="preprocessor">#define P5_TBRAN 0x50140300 //Taken Branch or BTB hit</span></div><div class="line"><a name="l00049"></a><span class="lineno"><a class="line" href="_p5_p6_performance_counters_8h.html#a9dc4c3587ba688013ecadb52c7518fef">   49</a></span>&#160;<span class="preprocessor">#define P5_PFLSH 0x50150300 //Pipeline flushes</span></div><div class="line"><a name="l00050"></a><span class="lineno"><a class="line" href="_p5_p6_performance_counters_8h.html#a1fce15786916b52a520d828897a32548">   50</a></span>&#160;<span class="preprocessor">#define P5_INSTR 0x50160300 //Instructions Executed</span></div><div class="line"><a name="l00051"></a><span class="lineno"><a class="line" href="_p5_p6_performance_counters_8h.html#a39d340de62d3de29ac89248f18cdef67">   51</a></span>&#160;<span class="preprocessor">#define P5_INSTV 0x50170300 //Instructions Executed in the V-Pipe (Pairing)</span></div><div class="line"><a name="l00052"></a><span class="lineno"><a class="line" href="_p5_p6_performance_counters_8h.html#a112d1312d44438bf2d0f08047111ec06">   52</a></span>&#160;<span class="preprocessor">#define P5_CLOCL 0x50180300 //Bus active</span></div><div class="line"><a name="l00053"></a><span class="lineno"><a class="line" href="_p5_p6_performance_counters_8h.html#abfc4106611ce232a30dd2f2658cb5482">   53</a></span>&#160;<span class="preprocessor">#define P5_PSDWR 0x50190300 //Full write buffers</span></div><div class="line"><a name="l00054"></a><span class="lineno"><a class="line" href="_p5_p6_performance_counters_8h.html#a90e1522677aca777cfe6f5f0f91e30ff">   54</a></span>&#160;<span class="preprocessor">#define P5_PSWDR 0x501A0300 //Waiting for Data Memory Read</span></div><div class="line"><a name="l00055"></a><span class="lineno"><a class="line" href="_p5_p6_performance_counters_8h.html#a0748b5dc030fc9bd2b4f2cb08dac4f85">   55</a></span>&#160;<span class="preprocessor">#define P5_NCLSW 0x501B0300 //Clocks stalled writing an E or M state line</span></div><div class="line"><a name="l00056"></a><span class="lineno"><a class="line" href="_p5_p6_performance_counters_8h.html#ad9782bd1c8ffd2fdb05e6dc71459496d">   56</a></span>&#160;<span class="preprocessor">#define P5_IORWC 0x501D0300 //I/O Read or Write Cycle</span></div><div class="line"><a name="l00057"></a><span class="lineno"><a class="line" href="_p5_p6_performance_counters_8h.html#a2ae0f339465819f317d7898a78b03325">   57</a></span>&#160;<span class="preprocessor">#define P5_NOCMR 0x501E0300 //Non-Cacheable Memory Reads</span></div><div class="line"><a name="l00058"></a><span class="lineno"><a class="line" href="_p5_p6_performance_counters_8h.html#aff976552b2b1e02d7c659594f4f11b26">   58</a></span>&#160;<span class="preprocessor">#define P5_PSLDA 0x501F0300 //Clocks stalled due to AGI</span></div><div class="line"><a name="l00059"></a><span class="lineno"><a class="line" href="_p5_p6_performance_counters_8h.html#aac2ba55a1f08fa18f50f7a1f052c1008">   59</a></span>&#160;<span class="preprocessor">#define P5_FLOPS 0x50220300 //Floating Point Operations</span></div><div class="line"><a name="l00060"></a><span class="lineno"><a class="line" href="_p5_p6_performance_counters_8h.html#a790921a95a0d19504cea63b1790d3d0f">   60</a></span>&#160;<span class="preprocessor">#define P5_DBGR0 0x50230300 //Breakpoint match on DR0</span></div><div class="line"><a name="l00061"></a><span class="lineno"><a class="line" href="_p5_p6_performance_counters_8h.html#ace636d2962aae4441a86d43ad04605b0">   61</a></span>&#160;<span class="preprocessor">#define P5_DBGR1 0x50240300 //Breakpoint match on DR1</span></div><div class="line"><a name="l00062"></a><span class="lineno"><a class="line" href="_p5_p6_performance_counters_8h.html#a4c12271b294cea2952a0d43f4a817573">   62</a></span>&#160;<span class="preprocessor">#define P5_DBGR2 0x50250300 //Breakpoint match on DR2</span></div><div class="line"><a name="l00063"></a><span class="lineno"><a class="line" href="_p5_p6_performance_counters_8h.html#afbf86325cb58e2094c3df015ce91ec8c">   63</a></span>&#160;<span class="preprocessor">#define P5_DBGR3 0x50260300 //Breakpoint match on DR3</span></div><div class="line"><a name="l00064"></a><span class="lineno"><a class="line" href="_p5_p6_performance_counters_8h.html#ac527b66b39ae70d8cff196d925af57bc">   64</a></span>&#160;<span class="preprocessor">#define P5_HWINT 0x50270300 //Hardware interrupts</span></div><div class="line"><a name="l00065"></a><span class="lineno"><a class="line" href="_p5_p6_performance_counters_8h.html#a74f3602ba06f0a0a8c667d3c2d9a1b6d">   65</a></span>&#160;<span class="preprocessor">#define P5_DTRWR 0x50280300 //Data reads or writes</span></div><div class="line"><a name="l00066"></a><span class="lineno"><a class="line" href="_p5_p6_performance_counters_8h.html#a4de3ceab9ba8eaf6931719c8c2ebaf0b">   66</a></span>&#160;<span class="preprocessor">#define P5_DTRWM 0x50290300 //Data read or write miss</span></div><div class="line"><a name="l00067"></a><span class="lineno"><a class="line" href="_p5_p6_performance_counters_8h.html#ab0d9369c4b451a67d34d8e0af6a452a6">   67</a></span>&#160;<span class="preprocessor">#define P5_BOLAT 0x502A0100 //Bus ownership latency</span></div><div class="line"><a name="l00068"></a><span class="lineno"><a class="line" href="_p5_p6_performance_counters_8h.html#a80f759ecbee256737aa7afd61abb00a3">   68</a></span>&#160;<span class="preprocessor">#define P5_BOTFR 0x502A0200 //Bus ownership transfer</span></div><div class="line"><a name="l00069"></a><span class="lineno"><a class="line" href="_p5_p6_performance_counters_8h.html#a001b9b5f44674624aa92f29ce5dd7e86">   69</a></span>&#160;<span class="preprocessor">#define P5_MMXA1 0x502B0100 //MMX Instruction Executed in U-pipe</span></div><div class="line"><a name="l00070"></a><span class="lineno"><a class="line" href="_p5_p6_performance_counters_8h.html#ab60d7454a9c25796489942bb49a5652f">   70</a></span>&#160;<span class="preprocessor">#define P5_MMXA2 0x502B0200 //MMX Instruction Executed in V-pipe</span></div><div class="line"><a name="l00071"></a><span class="lineno"><a class="line" href="_p5_p6_performance_counters_8h.html#a14620af552f4ba996a005edf4351c5d2">   71</a></span>&#160;<span class="preprocessor">#define P5_MMXMS 0x502C0100 //Cache M state line sharing</span></div><div class="line"><a name="l00072"></a><span class="lineno"><a class="line" href="_p5_p6_performance_counters_8h.html#a6da55568733b681dfbfeafdb86eac85e">   72</a></span>&#160;<span class="preprocessor">#define P5_MMSLS 0x502C0200 //Cache line sharing</span></div><div class="line"><a name="l00073"></a><span class="lineno"><a class="line" href="_p5_p6_performance_counters_8h.html#a5884c94fb27b435f25985310860d4bc7">   73</a></span>&#160;<span class="preprocessor">#define P5_MMXB1 0x502D0100 //EMMS Instructions Executed</span></div><div class="line"><a name="l00074"></a><span class="lineno"><a class="line" href="_p5_p6_performance_counters_8h.html#ad66519e30d9165f6b7ae081a4a7cf21c">   74</a></span>&#160;<span class="preprocessor">#define P5_MMXB2 0x502D0200 //Transition from MMX to FP instructions</span></div><div class="line"><a name="l00075"></a><span class="lineno"><a class="line" href="_p5_p6_performance_counters_8h.html#a8241fe1a3cce8db8131f55c33afda5a0">   75</a></span>&#160;<span class="preprocessor">#define P5_NOCMW 0x502E0200 //Non-Cacheable Memory Writes</span></div><div class="line"><a name="l00076"></a><span class="lineno"><a class="line" href="_p5_p6_performance_counters_8h.html#a36cd5200373aae306370bfc13d4ad1dc">   76</a></span>&#160;<span class="preprocessor">#define P5_MMXC1 0x502F0100 //Saturated MMX Instructions Executed</span></div><div class="line"><a name="l00077"></a><span class="lineno"><a class="line" href="_p5_p6_performance_counters_8h.html#a5a7d43ab4c7933b0ec536917dfc251b4">   77</a></span>&#160;<span class="preprocessor">#define P5_MMXC2 0x502F0200 //Saturations Performed</span></div><div class="line"><a name="l00078"></a><span class="lineno"><a class="line" href="_p5_p6_performance_counters_8h.html#a8b0b0ef47dd87d64d9e44bd9b63cd569">   78</a></span>&#160;<span class="preprocessor">#define P5_MMXHS 0x50300100 //Cycles Not in HALT State</span></div><div class="line"><a name="l00079"></a><span class="lineno"><a class="line" href="_p5_p6_performance_counters_8h.html#a34ae948afd10cd4cd70126c37b9d7c2e">   79</a></span>&#160;<span class="preprocessor">#define P5_MMXD2 0x50310100 //MMX Data Read</span></div><div class="line"><a name="l00080"></a><span class="lineno"><a class="line" href="_p5_p6_performance_counters_8h.html#a67d27604a25b510e1a420e1396b92428">   80</a></span>&#160;<span class="preprocessor">#define P5_MMXFP 0x50320100 //Floating Point Stalls</span></div><div class="line"><a name="l00081"></a><span class="lineno"><a class="line" href="_p5_p6_performance_counters_8h.html#a674e1b287679c5eef0423ee41bf8febe">   81</a></span>&#160;<span class="preprocessor">#define P5_MMXTB 0x50320200 //Taken Branches</span></div><div class="line"><a name="l00082"></a><span class="lineno"><a class="line" href="_p5_p6_performance_counters_8h.html#ab5c9fea78f5c6fc858123732422b3438">   82</a></span>&#160;<span class="preprocessor">#define P5_MMXD0 0x50330100 //D1 Starvation and FIFO Empty</span></div><div class="line"><a name="l00083"></a><span class="lineno"><a class="line" href="_p5_p6_performance_counters_8h.html#a8c28044ebc7a3781edc714c0fe47d2dd">   83</a></span>&#160;<span class="preprocessor">#define P5_MMXD1 0x50330200 //D1 Starvation and one instruction in FIFO</span></div><div class="line"><a name="l00084"></a><span class="lineno"><a class="line" href="_p5_p6_performance_counters_8h.html#a2536d7510dfedb9213b66617673ed87f">   84</a></span>&#160;<span class="preprocessor">#define P5_MMXE1 0x50340100 //MMX Data Writes</span></div><div class="line"><a name="l00085"></a><span class="lineno"><a class="line" href="_p5_p6_performance_counters_8h.html#a65042d4e3812ee0f6efa0243af63caae">   85</a></span>&#160;<span class="preprocessor">#define P5_MMXE2 0x50340200 //MMX Data Write Misses</span></div><div class="line"><a name="l00086"></a><span class="lineno"><a class="line" href="_p5_p6_performance_counters_8h.html#a9bf20b838e7895a07688208bcee948e2">   86</a></span>&#160;<span class="preprocessor">#define P5_MMXWB 0x50350100 //Pipeline flushes, wrong branch prediction</span></div><div class="line"><a name="l00087"></a><span class="lineno"><a class="line" href="_p5_p6_performance_counters_8h.html#acaf6087da58d68549b35c704eedc9a15">   87</a></span>&#160;<span class="preprocessor">#define P5_MMXWJ 0x50350200 //Pipeline flushes, branch prediction WB-stage</span></div><div class="line"><a name="l00088"></a><span class="lineno"><a class="line" href="_p5_p6_performance_counters_8h.html#aae7b780f489918544740b25d9e5ee19a">   88</a></span>&#160;<span class="preprocessor">#define P5_MMXF1 0x50360100 //Misaligned MMX Data Memory Reference</span></div><div class="line"><a name="l00089"></a><span class="lineno"><a class="line" href="_p5_p6_performance_counters_8h.html#a85eaf3f2fadfb82ab821a5a35a894fcd">   89</a></span>&#160;<span class="preprocessor">#define P5_MMXF2 0x50360200 //Pipeline Stalled Waiting for MMX data read</span></div><div class="line"><a name="l00090"></a><span class="lineno"><a class="line" href="_p5_p6_performance_counters_8h.html#a30d421cf6750007d063f198aae430804">   90</a></span>&#160;<span class="preprocessor">#define P5_MMXRI 0x50370100 //Returns Predicted Incorrectly</span></div><div class="line"><a name="l00091"></a><span class="lineno"><a class="line" href="_p5_p6_performance_counters_8h.html#a2e18957c5111f8e896bd80a829c901fc">   91</a></span>&#160;<span class="preprocessor">#define P5_MMXRP 0x50370200 //Returns Predicted</span></div><div class="line"><a name="l00092"></a><span class="lineno"><a class="line" href="_p5_p6_performance_counters_8h.html#ace76f1267250ecd4c88159b460d0235d">   92</a></span>&#160;<span class="preprocessor">#define P5_MMXG1 0x50380100 //MMX Multiply Unit Interlock</span></div><div class="line"><a name="l00093"></a><span class="lineno"><a class="line" href="_p5_p6_performance_counters_8h.html#ae71b5bfd7195e62852a1cccfc62e7b35">   93</a></span>&#160;<span class="preprocessor">#define P5_MMXG2 0x50380200 //MOVD/MOVQ store stall, previous operation</span></div><div class="line"><a name="l00094"></a><span class="lineno"><a class="line" href="_p5_p6_performance_counters_8h.html#a33670f5a7d778db75b59af4f9e49a5e3">   94</a></span>&#160;<span class="preprocessor">#define P5_MMXRT 0x50390100 //Returns</span></div><div class="line"><a name="l00095"></a><span class="lineno"><a class="line" href="_p5_p6_performance_counters_8h.html#aab5ff861af397183a4e2b46419e326f8">   95</a></span>&#160;<span class="preprocessor">#define P5_MMXRO 0x50390200 //RSB Overflows</span></div><div class="line"><a name="l00096"></a><span class="lineno"><a class="line" href="_p5_p6_performance_counters_8h.html#a1152476edd20248865040c7016c53dcc">   96</a></span>&#160;<span class="preprocessor">#define P5_MMXBF 0x503A0100 //BTB False entries</span></div><div class="line"><a name="l00097"></a><span class="lineno"><a class="line" href="_p5_p6_performance_counters_8h.html#af4a5eef823d5909470e5a6230f232409">   97</a></span>&#160;<span class="preprocessor">#define P5_MMXBM 0x503A0200 //BTB misprediction on a Not-Taken Branch</span></div><div class="line"><a name="l00098"></a><span class="lineno"><a class="line" href="_p5_p6_performance_counters_8h.html#a43e796e2bd4ce4973ae1d9964be7bc3f">   98</a></span>&#160;<span class="preprocessor">#define P5_PXDWR 0x503B0100 //stalled due MMX Full write buffers</span></div><div class="line"><a name="l00099"></a><span class="lineno"><a class="line" href="_p5_p6_performance_counters_8h.html#aae09717cc519c8d533be2a88396446ec">   99</a></span>&#160;<span class="preprocessor">#define P5_PXZWR 0x503B0200 //stalled on MMX write to E or M state line</span></div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;</div><div class="line"><a name="l00101"></a><span class="lineno"><a class="line" href="_p5_p6_performance_counters_8h.html#abcc9d5592427136736589993a7e12561">  101</a></span>&#160;<span class="preprocessor">#define P5_CLOCK 0x503F0300 //Special value to count clocks on P5</span></div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;</div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;</div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;<span class="comment">//---------------------------------------------------------------------------</span></div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;<span class="comment">// PENTIUM PRO / PENTIUM II  PERFORMANCE COUNTERS.</span></div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;<span class="comment">//---------------------------------------------------------------------------</span></div><div class="line"><a name="l00107"></a><span class="lineno"><a class="line" href="_p5_p6_performance_counters_8h.html#acd590b153216ae13f8f2a179b88df38d">  107</a></span>&#160;<span class="preprocessor">#define P6_STRBB 0x60030300 //Store Buffer Block</span></div><div class="line"><a name="l00108"></a><span class="lineno"><a class="line" href="_p5_p6_performance_counters_8h.html#af95588d31b75970e69076e425506a0b5">  108</a></span>&#160;<span class="preprocessor">#define P6_STBDC 0x60040300 //Store Buffer Drain Cycles</span></div><div class="line"><a name="l00109"></a><span class="lineno"><a class="line" href="_p5_p6_performance_counters_8h.html#ad4af5337442a38bc7c13536e9acfd6ea">  109</a></span>&#160;<span class="preprocessor">#define P6_MISMM 0x60050300 //Misaligned Data Memory Reference</span></div><div class="line"><a name="l00110"></a><span class="lineno"><a class="line" href="_p5_p6_performance_counters_8h.html#a97bcc4a7896325d22a697e187931080f">  110</a></span>&#160;<span class="preprocessor">#define P6_SEGLD 0x60060300 //Segment register loads</span></div><div class="line"><a name="l00111"></a><span class="lineno"><a class="line" href="_p5_p6_performance_counters_8h.html#a94d7103658cdf4ebbe31f48811f108d6">  111</a></span>&#160;<span class="preprocessor">#define P6_FPOPE 0x60100100 //FP Computational Op. (COUNTER 0 ONLY)</span></div><div class="line"><a name="l00112"></a><span class="lineno"><a class="line" href="_p5_p6_performance_counters_8h.html#a9782fd1a3e350438685a4ba85f0d0743">  112</a></span>&#160;<span class="preprocessor">#define P6_FPEOA 0x60110200 //FP Microcode Exceptions (COUNTER 1 ONLY)</span></div><div class="line"><a name="l00113"></a><span class="lineno"><a class="line" href="_p5_p6_performance_counters_8h.html#ab66a45e1eb9c6b1f82f6dd366532c245">  113</a></span>&#160;<span class="preprocessor">#define P6_FMULT 0x60120200 //Multiplies (COUNTER 1 ONLY)</span></div><div class="line"><a name="l00114"></a><span class="lineno"><a class="line" href="_p5_p6_performance_counters_8h.html#ad7d9513a93c9a877b738a7c77e18a082">  114</a></span>&#160;<span class="preprocessor">#define P6_FPDIV 0x60130200 //Divides (COUNTER 1 ONLY)</span></div><div class="line"><a name="l00115"></a><span class="lineno"><a class="line" href="_p5_p6_performance_counters_8h.html#a61223493ecf307b924d871b322b3297f">  115</a></span>&#160;<span class="preprocessor">#define P6_DBUSY 0x60140200 //Cycles Divider Busy  (COUNTER 1 ONLY)</span></div><div class="line"><a name="l00116"></a><span class="lineno"><a class="line" href="_p5_p6_performance_counters_8h.html#ac385dffbc9fe10b98a07e76d44fe3a70">  116</a></span>&#160;<span class="preprocessor">#define P6_L2STR 0x60210300 //L2 address strobes =&gt; address bus utilization</span></div><div class="line"><a name="l00117"></a><span class="lineno"><a class="line" href="_p5_p6_performance_counters_8h.html#a21a71b30ffa9b413f4058f7c8a1789bf">  117</a></span>&#160;<span class="preprocessor">#define P6_L2BBS 0x60220300 //Cycles L2 Bus Busy</span></div><div class="line"><a name="l00118"></a><span class="lineno"><a class="line" href="_p5_p6_performance_counters_8h.html#a8ad686ef8e948477810eb2c7cc2af1bb">  118</a></span>&#160;<span class="preprocessor">#define P6_L2BBT 0x60230300 //Cycles L2 Bus Busy transferring data to CPU</span></div><div class="line"><a name="l00119"></a><span class="lineno"><a class="line" href="_p5_p6_performance_counters_8h.html#a276e3261847373a8e21967964b9c5803">  119</a></span>&#160;<span class="preprocessor">#define P6_L2ALO 0x60240300 //L2 Lines Allocated</span></div><div class="line"><a name="l00120"></a><span class="lineno"><a class="line" href="_p5_p6_performance_counters_8h.html#a56ba257ba7d0ffb7ab6c8e325fd9049a">  120</a></span>&#160;<span class="preprocessor">#define P6_L2MAL 0x60250300 //L2 M-state Lines Allocated</span></div><div class="line"><a name="l00121"></a><span class="lineno"><a class="line" href="_p5_p6_performance_counters_8h.html#a3eddc60c3df918a8a959d46913ad6d21">  121</a></span>&#160;<span class="preprocessor">#define P6_L2CEV 0x60260300 //L2 Lines Evicted</span></div><div class="line"><a name="l00122"></a><span class="lineno"><a class="line" href="_p5_p6_performance_counters_8h.html#aece56e0c86f152b636ae5fe100b6548f">  122</a></span>&#160;<span class="preprocessor">#define P6_L2MEV 0x60270300 //L2 M-state Lines Evicted</span></div><div class="line"><a name="l00123"></a><span class="lineno"><a class="line" href="_p5_p6_performance_counters_8h.html#ada27553a9a699faf77c04c7fc702ceac">  123</a></span>&#160;<span class="preprocessor">#define P6_L2MCF 0x60280301 //L2 Cache Instruction Fetch Misses</span></div><div class="line"><a name="l00124"></a><span class="lineno"><a class="line" href="_p5_p6_performance_counters_8h.html#aebed7aec63d17a740c51204b04eb7398">  124</a></span>&#160;<span class="preprocessor">#define P6_L2FET 0x6028030F //L2 Cache Instruction Fetches</span></div><div class="line"><a name="l00125"></a><span class="lineno"><a class="line" href="_p5_p6_performance_counters_8h.html#a4bbfc23e659632e145074fa1dec8e4f7">  125</a></span>&#160;<span class="preprocessor">#define P6_L2DRM 0x60290301 //L2 Cache Read Misses</span></div><div class="line"><a name="l00126"></a><span class="lineno"><a class="line" href="_p5_p6_performance_counters_8h.html#a248c10607b0805b3db015599f84a7564">  126</a></span>&#160;<span class="preprocessor">#define P6_L2DMR 0x6029030F //L2 Cache Reads</span></div><div class="line"><a name="l00127"></a><span class="lineno"><a class="line" href="_p5_p6_performance_counters_8h.html#aa498389966a2511891bd62994e37ff5d">  127</a></span>&#160;<span class="preprocessor">#define P6_L2DWM 0x602A0301 //L2 Cache Write Misses</span></div><div class="line"><a name="l00128"></a><span class="lineno"><a class="line" href="_p5_p6_performance_counters_8h.html#ab7957ea90c9062134806f22b20da585c">  128</a></span>&#160;<span class="preprocessor">#define P6_L2DMW 0x602A030F //L2 Cache Writes</span></div><div class="line"><a name="l00129"></a><span class="lineno"><a class="line" href="_p5_p6_performance_counters_8h.html#a0ed228f29891c7e1c3a84c74d171573d">  129</a></span>&#160;<span class="preprocessor">#define P6_L2CMS 0x602E0301 //L2 Cache Request Misses</span></div><div class="line"><a name="l00130"></a><span class="lineno"><a class="line" href="_p5_p6_performance_counters_8h.html#ad6e6df60d6d2c1a177ba60a5144f37e2">  130</a></span>&#160;<span class="preprocessor">#define P6_L2DCR 0x602E030F //L2 Cache Requests</span></div><div class="line"><a name="l00131"></a><span class="lineno"><a class="line" href="_p5_p6_performance_counters_8h.html#a1d8153ed64e95775b9397647ba62f67b">  131</a></span>&#160;<span class="preprocessor">#define P6_DMREF 0x60430300 //Data Memory References</span></div><div class="line"><a name="l00132"></a><span class="lineno"><a class="line" href="_p5_p6_performance_counters_8h.html#a1b0b9d1dacb40e91636b863841f8d136">  132</a></span>&#160;<span class="preprocessor">#define P6_DCALO 0x6045030F //L1 Lines Allocated</span></div><div class="line"><a name="l00133"></a><span class="lineno"><a class="line" href="_p5_p6_performance_counters_8h.html#aa41087566ca62414f53d27abfb384d62">  133</a></span>&#160;<span class="preprocessor">#define P6_DCMAL 0x60460300 //L1 M-state Data Cache Lines Allocated</span></div><div class="line"><a name="l00134"></a><span class="lineno"><a class="line" href="_p5_p6_performance_counters_8h.html#a4391dd130567d5a4ca5df6c30ac5ea13">  134</a></span>&#160;<span class="preprocessor">#define P6_DCMEV 0x60470300 //L1 M-state Data Cache Lines Evicted</span></div><div class="line"><a name="l00135"></a><span class="lineno"><a class="line" href="_p5_p6_performance_counters_8h.html#a2ac794ee6f57d13fa5b7c97df89201aa">  135</a></span>&#160;<span class="preprocessor">#define P6_DCOUT 0x60480300 //L1 Misses outstanding</span></div><div class="line"><a name="l00136"></a><span class="lineno"><a class="line" href="_p5_p6_performance_counters_8h.html#a8359332da90f289a7fb0a2c19f2933d9">  136</a></span>&#160;<span class="preprocessor">#define P6_TSMCD 0x60520300 //Time Self-Modifiying Code Detected</span></div><div class="line"><a name="l00137"></a><span class="lineno"><a class="line" href="_p5_p6_performance_counters_8h.html#ab1b06448c6687053cd405229944cae7b">  137</a></span>&#160;<span class="preprocessor">#define P6_BRWRA 0x60600300 //External Bus Cycles While Receive Active</span></div><div class="line"><a name="l00138"></a><span class="lineno"><a class="line" href="_p5_p6_performance_counters_8h.html#a3f13e40daebc2fc4ffc0a527fbfca0d4">  138</a></span>&#160;<span class="preprocessor">#define P6_BRDCD 0x60600300 //External Bus Request Outstanding</span></div><div class="line"><a name="l00139"></a><span class="lineno"><a class="line" href="_p5_p6_performance_counters_8h.html#af62258f10b2631f0c6e4cd25bcfc78ed">  139</a></span>&#160;<span class="preprocessor">#define P6_BRBNR 0x60610300 //External Bus Cycles While BNR Asserted</span></div><div class="line"><a name="l00140"></a><span class="lineno"><a class="line" href="_p5_p6_performance_counters_8h.html#afbfbd3fad59a01ffa2434855c3b28b06">  140</a></span>&#160;<span class="preprocessor">#define P6_BUSBS 0x60620300 //External Bus Cycles-DRDY Asserted (busy)</span></div><div class="line"><a name="l00141"></a><span class="lineno"><a class="line" href="_p5_p6_performance_counters_8h.html#a3e987bde38a7c678fe2f14a50b687d34">  141</a></span>&#160;<span class="preprocessor">#define P6_BLOCK 0x60630300 //External Bus Cycles-LOCK signal asserted</span></div><div class="line"><a name="l00142"></a><span class="lineno"><a class="line" href="_p5_p6_performance_counters_8h.html#a4e4c6a4862e4b5400bd8fcd45e1b3bc9">  142</a></span>&#160;<span class="preprocessor">#define P6_BBRCV 0x60640300 //External Bus Cycles-Processor receiving data</span></div><div class="line"><a name="l00143"></a><span class="lineno"><a class="line" href="_p5_p6_performance_counters_8h.html#aad11befc137c8864537f4fc67a1abb9a">  143</a></span>&#160;<span class="preprocessor">#define P6_BURST 0x60650300 //External Bus Burst Read Operations</span></div><div class="line"><a name="l00144"></a><span class="lineno"><a class="line" href="_p5_p6_performance_counters_8h.html#a0b270f19f3a9eb1a06155f4123019e61">  144</a></span>&#160;<span class="preprocessor">#define P6_BRINV 0x60660300 //External Bus Read for Ownership Transaction</span></div><div class="line"><a name="l00145"></a><span class="lineno"><a class="line" href="_p5_p6_performance_counters_8h.html#a4f72fd9b97255b15933d5ce0c56b0d5d">  145</a></span>&#160;<span class="preprocessor">#define P6_BMLEV 0x60670300 //External Bus Writeback M-state Evicted</span></div><div class="line"><a name="l00146"></a><span class="lineno"><a class="line" href="_p5_p6_performance_counters_8h.html#aa468fce0a6c86d7af1da0a1fd4b1b56e">  146</a></span>&#160;<span class="preprocessor">#define P6_BBIFT 0x60680300 //External Bus Burst Instruction Fetches</span></div><div class="line"><a name="l00147"></a><span class="lineno"><a class="line" href="_p5_p6_performance_counters_8h.html#a4c9cb4a2a61704df4dbbe2912a4842d2">  147</a></span>&#160;<span class="preprocessor">#define P6_BINVL 0x60690300 //External Bus Invalidate Transactions</span></div><div class="line"><a name="l00148"></a><span class="lineno"><a class="line" href="_p5_p6_performance_counters_8h.html#a6fe23295e733ca9c43ecc624cd1b337b">  148</a></span>&#160;<span class="preprocessor">#define P6_BPRBT 0x606A0300 //External Bus Partial Read Transactions</span></div><div class="line"><a name="l00149"></a><span class="lineno"><a class="line" href="_p5_p6_performance_counters_8h.html#a73465b4d21269806f72a151f23a62302">  149</a></span>&#160;<span class="preprocessor">#define P6_BPTMO 0x606B0300 //External Bus Partial Memory Transactions</span></div><div class="line"><a name="l00150"></a><span class="lineno"><a class="line" href="_p5_p6_performance_counters_8h.html#a51491da56aa746694f1ed5298cb6da6e">  150</a></span>&#160;<span class="preprocessor">#define P6_BUSIO 0x606C0300 //External Bus I/O Bus Transactions</span></div><div class="line"><a name="l00151"></a><span class="lineno"><a class="line" href="_p5_p6_performance_counters_8h.html#a8ba2ccbf32ad144acb6835b7c8fa032f">  151</a></span>&#160;<span class="preprocessor">#define P6_BUSDF 0x606D0300 //External Bus Deferred Transactions</span></div><div class="line"><a name="l00152"></a><span class="lineno"><a class="line" href="_p5_p6_performance_counters_8h.html#ac40dab41c3ac4fbf2b79135429ab8b9c">  152</a></span>&#160;<span class="preprocessor">#define P6_BUSTB 0x606E0300 //External Bus Burst Transactions</span></div><div class="line"><a name="l00153"></a><span class="lineno"><a class="line" href="_p5_p6_performance_counters_8h.html#a86dfbb93588a9e433fb9604c7f65939d">  153</a></span>&#160;<span class="preprocessor">#define P6_BMALL 0x606F0300 //External Bus Memory Transactions</span></div><div class="line"><a name="l00154"></a><span class="lineno"><a class="line" href="_p5_p6_performance_counters_8h.html#ae0e160347f8dbee862099bd2adc5578b">  154</a></span>&#160;<span class="preprocessor">#define P6_BSALL 0x60700300 //External Bus Transactions</span></div><div class="line"><a name="l00155"></a><span class="lineno"><a class="line" href="_p5_p6_performance_counters_8h.html#ac31b423848f09096f423e2aa5078daac">  155</a></span>&#160;<span class="preprocessor">#define P6_CLOCK 0x60790300 //Clockticks</span></div><div class="line"><a name="l00156"></a><span class="lineno"><a class="line" href="_p5_p6_performance_counters_8h.html#a479bf413f655c704d23b811362331829">  156</a></span>&#160;<span class="preprocessor">#define P6_BRHIT 0x607A0300 //External Bus Cycles While HIT Asserted</span></div><div class="line"><a name="l00157"></a><span class="lineno"><a class="line" href="_p5_p6_performance_counters_8h.html#a7467e36c8338615a87f686fff9e8e780">  157</a></span>&#160;<span class="preprocessor">#define P6_BRHTM 0x607B0300 //External Bus Cycles While HITM Asserted</span></div><div class="line"><a name="l00158"></a><span class="lineno"><a class="line" href="_p5_p6_performance_counters_8h.html#a2e07d4884e67b71c58313fefff93887d">  158</a></span>&#160;<span class="preprocessor">#define P6_BRSST 0x607E0300 //External Bus Cycles While Snoop Stalled</span></div><div class="line"><a name="l00159"></a><span class="lineno"><a class="line" href="_p5_p6_performance_counters_8h.html#ae1c0cf35246c145ed00d1b1454be802d">  159</a></span>&#160;<span class="preprocessor">#define P6_CMREF 0x60800300 //Total Instruction Fetches</span></div><div class="line"><a name="l00160"></a><span class="lineno"><a class="line" href="_p5_p6_performance_counters_8h.html#a0c0c12aba786cb7ede9378c617840885">  160</a></span>&#160;<span class="preprocessor">#define P6_TOIFM 0x60810300 //Total Instruction Fetch Misses</span></div><div class="line"><a name="l00161"></a><span class="lineno"><a class="line" href="_p5_p6_performance_counters_8h.html#acafd26a9f78ce355340a802dd06abee8">  161</a></span>&#160;<span class="preprocessor">#define P6_INTLB 0x60850300 //Instructions TLB Misses</span></div><div class="line"><a name="l00162"></a><span class="lineno"><a class="line" href="_p5_p6_performance_counters_8h.html#a33be9f5a776d4128711e65b98af9ed15">  162</a></span>&#160;<span class="preprocessor">#define P6_CSFET 0x60860300 //Cycles Instruction Fetch Stalled</span></div><div class="line"><a name="l00163"></a><span class="lineno"><a class="line" href="_p5_p6_performance_counters_8h.html#a3f0f099313f00f82b7c15c22535f9613">  163</a></span>&#160;<span class="preprocessor">#define P6_FTSTL 0x60870300 //Cycles Instruction Fetch stalled</span></div><div class="line"><a name="l00164"></a><span class="lineno"><a class="line" href="_p5_p6_performance_counters_8h.html#a12c5b44cdfbbc9a1960ee8c22e398f1c">  164</a></span>&#160;<span class="preprocessor">#define P6_RSTAL 0x60A20300 //Resource Related Stalls</span></div><div class="line"><a name="l00165"></a><span class="lineno"><a class="line" href="_p5_p6_performance_counters_8h.html#a7791b6c1241e6cfe00d6152b65fb2142">  165</a></span>&#160;<span class="preprocessor">#define P6_MMXIE 0x60B00300 //MMX Instructions Executed</span></div><div class="line"><a name="l00166"></a><span class="lineno"><a class="line" href="_p5_p6_performance_counters_8h.html#a14582cd9bc6376d75d563d54740643f6">  166</a></span>&#160;<span class="preprocessor">#define P6_SAISE 0x60B10300 //Saturated Arithmetic Instructions Executed</span></div><div class="line"><a name="l00167"></a><span class="lineno"><a class="line" href="_p5_p6_performance_counters_8h.html#acb4c7684065c62ee6751c7c9e1629df5">  167</a></span>&#160;<span class="preprocessor">#define P6_PORT0 0x60B20301 //MMX micro-ops executed on Port 0</span></div><div class="line"><a name="l00168"></a><span class="lineno"><a class="line" href="_p5_p6_performance_counters_8h.html#aa862ffabb2117720d9a03e86ef73bd12">  168</a></span>&#160;<span class="preprocessor">#define P6_PORT1 0x60B20302 //MMX micro-ops executed on Port 1</span></div><div class="line"><a name="l00169"></a><span class="lineno"><a class="line" href="_p5_p6_performance_counters_8h.html#ae74af6495bef326886cfc6c0c3a05940">  169</a></span>&#160;<span class="preprocessor">#define P6_PORT2 0x60B20304 //MMX micro-ops executed on Port 2</span></div><div class="line"><a name="l00170"></a><span class="lineno"><a class="line" href="_p5_p6_performance_counters_8h.html#ad332271768d26121edd40e6d91223784">  170</a></span>&#160;<span class="preprocessor">#define P6_PORT3 0x60B20308 //MMX micro-ops executed on Port 3</span></div><div class="line"><a name="l00171"></a><span class="lineno"><a class="line" href="_p5_p6_performance_counters_8h.html#a316037311aca18f3a150be22db13d2a0">  171</a></span>&#160;<span class="preprocessor">#define P6_MMXPA 0x60B30300 //MMX Packed Arithmetic</span></div><div class="line"><a name="l00172"></a><span class="lineno"><a class="line" href="_p5_p6_performance_counters_8h.html#aa77a0d0dc5f1a34fc168a8c5f240cbcd">  172</a></span>&#160;<span class="preprocessor">#define P6_MMXPM 0x60B30301 //MMX Packed Multiply</span></div><div class="line"><a name="l00173"></a><span class="lineno"><a class="line" href="_p5_p6_performance_counters_8h.html#a4faca46cc6beac89c14a4ed88fa6a9d2">  173</a></span>&#160;<span class="preprocessor">#define P6_MMXPS 0x60B30302 //MMX Packed Shift</span></div><div class="line"><a name="l00174"></a><span class="lineno"><a class="line" href="_p5_p6_performance_counters_8h.html#aaf9b0444a4cf6a751474ac074dd21760">  174</a></span>&#160;<span class="preprocessor">#define P6_MMXPO 0x60B30304 //MMX Packed Operations</span></div><div class="line"><a name="l00175"></a><span class="lineno"><a class="line" href="_p5_p6_performance_counters_8h.html#af059ea5687ec9240528b0edbdaf014fa">  175</a></span>&#160;<span class="preprocessor">#define P6_MMXUO 0x60B30308 //MMX Unpacked Operations</span></div><div class="line"><a name="l00176"></a><span class="lineno"><a class="line" href="_p5_p6_performance_counters_8h.html#a0be586b578e6f91cc271e08914914a1d">  176</a></span>&#160;<span class="preprocessor">#define P6_MMXPL 0x60B30310 //MMX Packed Logical</span></div><div class="line"><a name="l00177"></a><span class="lineno"><a class="line" href="_p5_p6_performance_counters_8h.html#ac0df6e5d9dab52c965b634394c3a968e">  177</a></span>&#160;<span class="preprocessor">#define P6_INSTR 0x60C00300 //Instructions Retired</span></div><div class="line"><a name="l00178"></a><span class="lineno"><a class="line" href="_p5_p6_performance_counters_8h.html#abbfd5971af616a49d4bb1df1340d8444">  178</a></span>&#160;<span class="preprocessor">#define P6_FPOPS 0x60C10100 //FP operations retired (COUNTER 0 ONLY)</span></div><div class="line"><a name="l00179"></a><span class="lineno"><a class="line" href="_p5_p6_performance_counters_8h.html#aa9cc7837c95fcc37c425e29730559419">  179</a></span>&#160;<span class="preprocessor">#define P6_UOPSR 0x60C20300 //Micro-Ops Retired</span></div><div class="line"><a name="l00180"></a><span class="lineno"><a class="line" href="_p5_p6_performance_counters_8h.html#ae4b21537b1bad7bf45e91203a16f99e0">  180</a></span>&#160;<span class="preprocessor">#define P6_BRRET 0x60C40300 //Branch Instructions Retired</span></div><div class="line"><a name="l00181"></a><span class="lineno"><a class="line" href="_p5_p6_performance_counters_8h.html#a4a4faea8dd9bb6a86da0139b3b55b030">  181</a></span>&#160;<span class="preprocessor">#define P6_BRMSR 0x60C50300 //Branch Mispredictions Retired</span></div><div class="line"><a name="l00182"></a><span class="lineno"><a class="line" href="_p5_p6_performance_counters_8h.html#a331a3434b916128e95bf0ac6f3a814e7">  182</a></span>&#160;<span class="preprocessor">#define P6_MASKD 0x60C60300 //Clocks while interrupts masked</span></div><div class="line"><a name="l00183"></a><span class="lineno"><a class="line" href="_p5_p6_performance_counters_8h.html#a890fee59eb71ff8a328c3bde89f42fd7">  183</a></span>&#160;<span class="preprocessor">#define P6_MSKPN 0x60C70300 //Clocks while interrupt is pending</span></div><div class="line"><a name="l00184"></a><span class="lineno"><a class="line" href="_p5_p6_performance_counters_8h.html#a591cace97e94d99e5c251aac8f7c95cc">  184</a></span>&#160;<span class="preprocessor">#define P6_HWINT 0x60C80300 //Hardware Interrupts Received</span></div><div class="line"><a name="l00185"></a><span class="lineno"><a class="line" href="_p5_p6_performance_counters_8h.html#a512509bc3f64c985abb7870b2a510fb2">  185</a></span>&#160;<span class="preprocessor">#define P6_BTAKR 0x60C90300 //Taken Branch Retired</span></div><div class="line"><a name="l00186"></a><span class="lineno"><a class="line" href="_p5_p6_performance_counters_8h.html#aaa692948bdfe89c8742954c0e398a959">  186</a></span>&#160;<span class="preprocessor">#define P6_BTAKM 0x60CA0300 //Taken Branch Mispredictions</span></div><div class="line"><a name="l00187"></a><span class="lineno"><a class="line" href="_p5_p6_performance_counters_8h.html#afbcca9d8eb5435421af7d7d4d48cd6e2">  187</a></span>&#160;<span class="preprocessor">#define P6_FPMMX 0x60CC0301 //Transitions from Floating Point to MMX</span></div><div class="line"><a name="l00188"></a><span class="lineno"><a class="line" href="_p5_p6_performance_counters_8h.html#a6d0bc5fe0a8fbe4209137c1542e457c0">  188</a></span>&#160;<span class="preprocessor">#define P6_MMXFP 0x60CC0300 //Transitions from MMX to Floating Point</span></div><div class="line"><a name="l00189"></a><span class="lineno"><a class="line" href="_p5_p6_performance_counters_8h.html#ac0e7f323ecd8c1695f4e39be4c606e17">  189</a></span>&#160;<span class="preprocessor">#define P6_SIMDA 0x60CD0300 //SIMD Assists (EMMS Instructions Executed)</span></div><div class="line"><a name="l00190"></a><span class="lineno"><a class="line" href="_p5_p6_performance_counters_8h.html#a483b94233027af1c29a90235300bba4e">  190</a></span>&#160;<span class="preprocessor">#define P6_MMXIR 0x60CE0300 //MMX Instructions Retired</span></div><div class="line"><a name="l00191"></a><span class="lineno"><a class="line" href="_p5_p6_performance_counters_8h.html#ac6e9c3c568d7bbd45ea352792649dc41">  191</a></span>&#160;<span class="preprocessor">#define P6_SAISR 0x60CF0300 //Saturated Arithmetic Instructions Retired</span></div><div class="line"><a name="l00192"></a><span class="lineno"><a class="line" href="_p5_p6_performance_counters_8h.html#aa4f62cbe247bd2d634becc4f383b4549">  192</a></span>&#160;<span class="preprocessor">#define P6_INSTD 0x60D00300 //Instructions Decoded</span></div><div class="line"><a name="l00193"></a><span class="lineno"><a class="line" href="_p5_p6_performance_counters_8h.html#afca33b7bd3350cc11b01e1e51cb20fee">  193</a></span>&#160;<span class="preprocessor">#define P6_NPRTL 0x60D20300 //Renaming Stalls</span></div><div class="line"><a name="l00194"></a><span class="lineno"><a class="line" href="_p5_p6_performance_counters_8h.html#a4888a06a706c63811ddb0570478b1c2c">  194</a></span>&#160;<span class="preprocessor">#define P6_SRSES 0x60D40301 //Segment Rename Stalls - ES</span></div><div class="line"><a name="l00195"></a><span class="lineno"><a class="line" href="_p5_p6_performance_counters_8h.html#aabe3cce678a5fb8e436a3d3f389a5d3f">  195</a></span>&#160;<span class="preprocessor">#define P6_SRSDS 0x60D40302 //Segment Rename Stalls - DS</span></div><div class="line"><a name="l00196"></a><span class="lineno"><a class="line" href="_p5_p6_performance_counters_8h.html#a2ecee999cf87812c4adfb1816a47c78d">  196</a></span>&#160;<span class="preprocessor">#define P6_SRSFS 0x60D40304 //Segment Rename Stalls - FS</span></div><div class="line"><a name="l00197"></a><span class="lineno"><a class="line" href="_p5_p6_performance_counters_8h.html#ae12b6f4e005024d2725ed415ac63d729">  197</a></span>&#160;<span class="preprocessor">#define P6_SRSGS 0x60D40308 //Segment Rename Stalls - GS</span></div><div class="line"><a name="l00198"></a><span class="lineno"><a class="line" href="_p5_p6_performance_counters_8h.html#af590376cce500c76cea4b173a1933833">  198</a></span>&#160;<span class="preprocessor">#define P6_SRSXS 0x60D4030F //Segment Rename Stalls - ES DS FS GS</span></div><div class="line"><a name="l00199"></a><span class="lineno"><a class="line" href="_p5_p6_performance_counters_8h.html#a6a841474f3f5319a76faf14aec3cfc93">  199</a></span>&#160;<span class="preprocessor">#define P6_SRNES 0x60D50301 //Segment Renames - ES</span></div><div class="line"><a name="l00200"></a><span class="lineno"><a class="line" href="_p5_p6_performance_counters_8h.html#a9fcea8c2f104724097bda4cfaa753a2d">  200</a></span>&#160;<span class="preprocessor">#define P6_SRNDS 0x60D50302 //Segment Renames - DS</span></div><div class="line"><a name="l00201"></a><span class="lineno"><a class="line" href="_p5_p6_performance_counters_8h.html#a0243c7e84cd17175592214a427d56789">  201</a></span>&#160;<span class="preprocessor">#define P6_SRNFS 0x60D50304 //Segment Renames - FS</span></div><div class="line"><a name="l00202"></a><span class="lineno"><a class="line" href="_p5_p6_performance_counters_8h.html#a558cffb63fdaef6dad625ae0f74c2a73">  202</a></span>&#160;<span class="preprocessor">#define P6_SRNGS 0x60D50308 //Segment Renames - GS</span></div><div class="line"><a name="l00203"></a><span class="lineno"><a class="line" href="_p5_p6_performance_counters_8h.html#a83e30a47c76b17829ccbe831cd355e4f">  203</a></span>&#160;<span class="preprocessor">#define P6_SRNXS 0x60D5030F //Segment Renames - ES DS FS GS</span></div><div class="line"><a name="l00204"></a><span class="lineno"><a class="line" href="_p5_p6_performance_counters_8h.html#acb46b9ac71706084e76f54ff9959f4af">  204</a></span>&#160;<span class="preprocessor">#define P6_BRDEC 0x60E00300 //Branch Instructions Decoded</span></div><div class="line"><a name="l00205"></a><span class="lineno"><a class="line" href="_p5_p6_performance_counters_8h.html#aa3c3f5c957915b9001ee1f431acfa3eb">  205</a></span>&#160;<span class="preprocessor">#define P6_BTBMS 0x60E20301 //BTB Misses</span></div><div class="line"><a name="l00206"></a><span class="lineno"><a class="line" href="_p5_p6_performance_counters_8h.html#abe321fc58dd49144766547f929e8193b">  206</a></span>&#160;<span class="preprocessor">#define P6_RETDC 0x60E40300 //Bogus Branches</span></div><div class="line"><a name="l00207"></a><span class="lineno"><a class="line" href="_p5_p6_performance_counters_8h.html#a5712d559b351e9133a0453226083876d">  207</a></span>&#160;<span class="preprocessor">#define P6_BACLR 0x60E60300 //BACLEARS Asserted (Testing)</span></div><div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;</div><div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;</div><div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;</div><div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;</div><div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;</div><div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;</div><div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;<span class="comment">// INTEL</span></div><div class="line"><a name="l00215"></a><span class="lineno"><a class="line" href="_p5_p6_performance_counters_8h.html#aa824876e0ade9852b0d53086cdec21e4">  215</a></span>&#160;<span class="preprocessor">#define PENTIUM_FAMILY    5 // define for pentium</span></div><div class="line"><a name="l00216"></a><span class="lineno"><a class="line" href="_p5_p6_performance_counters_8h.html#a26db6d72244fc5ac284a346177b19b02">  216</a></span>&#160;<span class="preprocessor">#define PENTIUMPRO_FAMILY 6 // define for pentium pro</span></div><div class="line"><a name="l00217"></a><span class="lineno"><a class="line" href="_p5_p6_performance_counters_8h.html#a31fb2b3bee9d74ac6a5f55d7c65d9cb3">  217</a></span>&#160;<span class="preprocessor">#define PENTIUM4_FAMILY   15    // define for pentium 4</span></div><div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;</div><div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;</div><div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;<span class="comment">// AMD</span></div><div class="line"><a name="l00221"></a><span class="lineno"><a class="line" href="_p5_p6_performance_counters_8h.html#ad71185b0ffad3e96e9738ad35a309ab0">  221</a></span>&#160;<span class="preprocessor">#define K6_FAMILY          5    </span></div><div class="line"><a name="l00222"></a><span class="lineno"><a class="line" href="_p5_p6_performance_counters_8h.html#abdcdbb8f3fdaf929ffdb5d3bc2707f8a">  222</a></span>&#160;<span class="preprocessor">#define K8_FAMILY           6   </span></div><div class="line"><a name="l00223"></a><span class="lineno"><a class="line" href="_p5_p6_performance_counters_8h.html#a3e38460b389c985ed1bf56c9563ac0cc">  223</a></span>&#160;<span class="preprocessor">#define EXTENDED_FAMILY   15  // AMD 64 and AMD Opteron</span></div><div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;</div><div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;<span class="preprocessor">#endif // P5P6PERFORMANCECOUNTERS_H</span></div></div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_f832923ad3cb060bc87ad85e68b8a1c3.html">public</a></li><li class="navelem"><a class="el" href="dir_972d83f814a37472b8711aac71ab41a9.html">tier0</a></li><li class="navelem"><a class="el" href="_p5_p6_performance_counters_8h.html">P5P6PerformanceCounters.h</a></li>
    <li class="footer">Generated by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.14 </li>
  </ul>
</div>
</body>
</html>
