

================================================================
== Vitis HLS Report for 'aes_Pipeline_3'
================================================================
* Date:           Wed Apr 17 16:02:19 2024

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        AES_Power_Monitor
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.681 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       34|       34|  0.340 us|  0.340 us|   34|   34|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |       32|       32|         1|          1|          1|    32|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     24|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     27|    -|
|Register         |        -|    -|       8|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|       8|     51|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+----+------------+------------+
    |empty_67_fu_62_p2       |         +|   0|  0|  14|           6|           1|
    |exitcond43314_fu_56_p2  |      icmp|   0|  0|  10|           6|           7|
    +------------------------+----------+----+---+----+------------+------------+
    |Total                   |          |   0|  0|  24|          12|           8|
    +------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_sig_allocacmp_p_load  |   9|          2|    6|         12|
    |empty_fu_30              |   9|          2|    6|         12|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  27|          6|   13|         26|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------+---+----+-----+-----------+
    |     Name    | FF| LUT| Bits| Const Bits|
    +-------------+---+----+-----+-----------+
    |ap_CS_fsm    |  1|   0|    1|          0|
    |ap_done_reg  |  1|   0|    1|          0|
    |empty_fu_30  |  6|   0|    6|          0|
    +-------------+---+----+-----+-----------+
    |Total        |  8|   0|    8|          0|
    +-------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+----------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+-----------------------+-----+-----+------------+----------------+--------------+
|ap_clk                 |   in|    1|  ap_ctrl_hs|  aes_Pipeline_3|  return value|
|ap_rst                 |   in|    1|  ap_ctrl_hs|  aes_Pipeline_3|  return value|
|ap_start               |   in|    1|  ap_ctrl_hs|  aes_Pipeline_3|  return value|
|ap_done                |  out|    1|  ap_ctrl_hs|  aes_Pipeline_3|  return value|
|ap_idle                |  out|    1|  ap_ctrl_hs|  aes_Pipeline_3|  return value|
|ap_ready               |  out|    1|  ap_ctrl_hs|  aes_Pipeline_3|  return value|
|key_array128_address0  |  out|   11|   ap_memory|    key_array128|         array|
|key_array128_ce0       |  out|    1|   ap_memory|    key_array128|         array|
|key_array128_we0       |  out|    1|   ap_memory|    key_array128|         array|
|key_array128_d0        |  out|    8|   ap_memory|    key_array128|         array|
+-----------------------+-----+-----+------------+----------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.68>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%empty = alloca i32 1"   --->   Operation 4 'alloca' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (1.58ns)   --->   "%store_ln0 = store i6 0, i6 %empty"   --->   Operation 5 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memset.loop"   --->   Operation 6 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%p_load = load i6 %empty"   --->   Operation 7 'load' 'p_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 8 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (1.42ns)   --->   "%exitcond43314 = icmp_eq  i6 %p_load, i6 32"   --->   Operation 9 'icmp' 'exitcond43314' <Predicate = true> <Delay = 1.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%empty_66 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32"   --->   Operation 10 'speclooptripcount' 'empty_66' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (1.82ns)   --->   "%empty_67 = add i6 %p_load, i6 1"   --->   Operation 11 'add' 'empty_67' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %exitcond43314, void %memset.loop.split, void %split.exitStub"   --->   Operation 12 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%p_cast4_cast = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i5.i6, i5 16, i6 %p_load"   --->   Operation 13 'bitconcatenate' 'p_cast4_cast' <Predicate = (!exitcond43314)> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%p_cast4_cast_cast = zext i11 %p_cast4_cast"   --->   Operation 14 'zext' 'p_cast4_cast_cast' <Predicate = (!exitcond43314)> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%key_array128_addr = getelementptr i8 %key_array128, i64 0, i64 %p_cast4_cast_cast"   --->   Operation 15 'getelementptr' 'key_array128_addr' <Predicate = (!exitcond43314)> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (3.25ns)   --->   "%store_ln0 = store i8 0, i11 %key_array128_addr"   --->   Operation 16 'store' 'store_ln0' <Predicate = (!exitcond43314)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1056> <RAM>
ST_1 : Operation 17 [1/1] (1.58ns)   --->   "%store_ln0 = store i6 %empty_67, i6 %empty"   --->   Operation 17 'store' 'store_ln0' <Predicate = (!exitcond43314)> <Delay = 1.58>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memset.loop"   --->   Operation 18 'br' 'br_ln0' <Predicate = (!exitcond43314)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 19 'ret' 'ret_ln0' <Predicate = (exitcond43314)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ key_array128]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
empty             (alloca           ) [ 01]
store_ln0         (store            ) [ 00]
br_ln0            (br               ) [ 00]
p_load            (load             ) [ 00]
specpipeline_ln0  (specpipeline     ) [ 00]
exitcond43314     (icmp             ) [ 01]
empty_66          (speclooptripcount) [ 00]
empty_67          (add              ) [ 00]
br_ln0            (br               ) [ 00]
p_cast4_cast      (bitconcatenate   ) [ 00]
p_cast4_cast_cast (zext             ) [ 00]
key_array128_addr (getelementptr    ) [ 00]
store_ln0         (store            ) [ 00]
store_ln0         (store            ) [ 00]
br_ln0            (br               ) [ 00]
ret_ln0           (ret              ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="key_array128">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="key_array128"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1001" name="const_2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i5.i6"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1004" name="empty_fu_30">
<pin_list>
<pin id="31" dir="0" index="0" bw="1" slack="0"/>
<pin id="32" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="34" class="1004" name="key_array128_addr_gep_fu_34">
<pin_list>
<pin id="35" dir="0" index="0" bw="8" slack="0"/>
<pin id="36" dir="0" index="1" bw="1" slack="0"/>
<pin id="37" dir="0" index="2" bw="11" slack="0"/>
<pin id="38" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="key_array128_addr/1 "/>
</bind>
</comp>

<comp id="41" class="1004" name="store_ln0_access_fu_41">
<pin_list>
<pin id="42" dir="0" index="0" bw="11" slack="0"/>
<pin id="43" dir="0" index="1" bw="8" slack="0"/>
<pin id="44" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="45" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="48" class="1004" name="store_ln0_store_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="1" slack="0"/>
<pin id="50" dir="0" index="1" bw="6" slack="0"/>
<pin id="51" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="53" class="1004" name="p_load_load_fu_53">
<pin_list>
<pin id="54" dir="0" index="0" bw="6" slack="0"/>
<pin id="55" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_load/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="exitcond43314_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="6" slack="0"/>
<pin id="58" dir="0" index="1" bw="6" slack="0"/>
<pin id="59" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond43314/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="empty_67_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="6" slack="0"/>
<pin id="64" dir="0" index="1" bw="1" slack="0"/>
<pin id="65" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_67/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="p_cast4_cast_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="11" slack="0"/>
<pin id="70" dir="0" index="1" bw="5" slack="0"/>
<pin id="71" dir="0" index="2" bw="6" slack="0"/>
<pin id="72" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_cast4_cast/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="p_cast4_cast_cast_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="11" slack="0"/>
<pin id="78" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast4_cast_cast/1 "/>
</bind>
</comp>

<comp id="81" class="1004" name="store_ln0_store_fu_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="6" slack="0"/>
<pin id="83" dir="0" index="1" bw="6" slack="0"/>
<pin id="84" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="86" class="1005" name="empty_reg_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="6" slack="0"/>
<pin id="88" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="empty "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="33"><net_src comp="2" pin="0"/><net_sink comp="30" pin=0"/></net>

<net id="39"><net_src comp="0" pin="0"/><net_sink comp="34" pin=0"/></net>

<net id="40"><net_src comp="26" pin="0"/><net_sink comp="34" pin=1"/></net>

<net id="46"><net_src comp="28" pin="0"/><net_sink comp="41" pin=1"/></net>

<net id="47"><net_src comp="34" pin="3"/><net_sink comp="41" pin=0"/></net>

<net id="52"><net_src comp="4" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="60"><net_src comp="53" pin="1"/><net_sink comp="56" pin=0"/></net>

<net id="61"><net_src comp="14" pin="0"/><net_sink comp="56" pin=1"/></net>

<net id="66"><net_src comp="53" pin="1"/><net_sink comp="62" pin=0"/></net>

<net id="67"><net_src comp="20" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="73"><net_src comp="22" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="74"><net_src comp="24" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="75"><net_src comp="53" pin="1"/><net_sink comp="68" pin=2"/></net>

<net id="79"><net_src comp="68" pin="3"/><net_sink comp="76" pin=0"/></net>

<net id="80"><net_src comp="76" pin="1"/><net_sink comp="34" pin=2"/></net>

<net id="85"><net_src comp="62" pin="2"/><net_sink comp="81" pin=0"/></net>

<net id="89"><net_src comp="30" pin="1"/><net_sink comp="86" pin=0"/></net>

<net id="90"><net_src comp="86" pin="1"/><net_sink comp="48" pin=1"/></net>

<net id="91"><net_src comp="86" pin="1"/><net_sink comp="53" pin=0"/></net>

<net id="92"><net_src comp="86" pin="1"/><net_sink comp="81" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: key_array128 | {1 }
 - Input state : 
  - Chain level:
	State 1
		store_ln0 : 1
		p_load : 1
		exitcond43314 : 2
		empty_67 : 2
		br_ln0 : 3
		p_cast4_cast : 2
		p_cast4_cast_cast : 3
		key_array128_addr : 4
		store_ln0 : 5
		store_ln0 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|
| Operation|     Functional Unit     |    FF   |   LUT   |
|----------|-------------------------|---------|---------|
|    add   |      empty_67_fu_62     |    0    |    14   |
|----------|-------------------------|---------|---------|
|   icmp   |   exitcond43314_fu_56   |    0    |    10   |
|----------|-------------------------|---------|---------|
|bitconcatenate|    p_cast4_cast_fu_68   |    0    |    0    |
|----------|-------------------------|---------|---------|
|   zext   | p_cast4_cast_cast_fu_76 |    0    |    0    |
|----------|-------------------------|---------|---------|
|   Total  |                         |    0    |    24   |
|----------|-------------------------|---------|---------|

Memories:
N/A

* Register list:
+------------+--------+
|            |   FF   |
+------------+--------+
|empty_reg_86|    6   |
+------------+--------+
|    Total   |    6   |
+------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   24   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |    6   |    -   |
+-----------+--------+--------+
|   Total   |    6   |   24   |
+-----------+--------+--------+
