
*** Running vivado
    with args -log top_128.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_128.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source top_128.tcl -notrace
Command: synth_design -top top_128 -part xc7s25ftgb196-1
Starting synth_design
WARNING: [Vivado_Tcl 4-393] The 'Synthesis' target of the following IPs are stale, please generate the output products using the generate_target or synth_ip command before running synth_design.
C:/Users/Moon/Desktop/PLD_filter/PLD_filter1.srcs/sources_1/ip/rgb2dvi_0/rgb2dvi_0.xci
C:/Users/Moon/Desktop/PLD_filter/PLD_filter1.srcs/sources_1/ip/Wave_Ram/Wave_Ram.xci
C:/Users/Moon/Desktop/PLD_filter/PLD_filter1.srcs/sources_1/ip/Clk_Division_0/Clk_Division_0.xci
C:/Users/Moon/Desktop/PLD_filter/PLD_filter1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci

WARNING: [Vivado_Tcl 4-393] The 'Implementation' target of the following IPs are stale, please generate the output products using the generate_target or synth_ip command before running synth_design.
C:/Users/Moon/Desktop/PLD_filter/PLD_filter1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci

INFO: [IP_Flow 19-2162] IP 'rgb2dvi_0' is locked:
* IP definition 'rgb2dvi (1.2)' for IP 'rgb2dvi_0' (customized with software release 2018.2) was not found in the IP Catalog.
* Current project part 'xc7s25ftgb196-1' and the part 'xc7s15ftgb196-1' used to customize the IP 'rgb2dvi_0' do not match.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
INFO: [IP_Flow 19-2162] IP 'Wave_Ram' is locked:
* Current project part 'xc7s25ftgb196-1' and the part 'xc7s15ftgb196-1' used to customize the IP 'Wave_Ram' do not match.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
INFO: [IP_Flow 19-2162] IP 'Clk_Division_0' is locked:
* IP definition 'Clk_Division (1.0)' for IP 'Clk_Division_0' (customized with software release 2018.2) was not found in the IP Catalog.
* Current project part 'xc7s25ftgb196-1' and the part 'xc7s15ftgb196-1' used to customize the IP 'Clk_Division_0' do not match.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
INFO: [IP_Flow 19-2162] IP 'clk_wiz_0' is locked:
* Current project part 'xc7s25ftgb196-1' and the part 'xc7s15ftgb196-1' used to customize the IP 'clk_wiz_0' do not match.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
Attempting to get a license for feature 'Synthesis' and/or device 'xc7s25'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s25'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 17724 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 455.152 ; gain = 96.488
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_128' [C:/Users/Moon/Desktop/PLD_filter/PLD_filter1.srcs/sources_1/new/top_128.v:22]
	Parameter WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'FIR_128' [C:/Users/Moon/Desktop/PLD_filter/PLD_filter1.srcs/sources_1/new/FIR_128.v:24]
	Parameter WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'Clk_Division_0' [C:/Users/Moon/Desktop/PLD_filter/PLD_filter1.runs/synth_2/.Xil/Vivado-16392-DESKTOP-N9UHTE5/realtime/Clk_Division_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Clk_Division_0' (1#1) [C:/Users/Moon/Desktop/PLD_filter/PLD_filter1.runs/synth_2/.Xil/Vivado-16392-DESKTOP-N9UHTE5/realtime/Clk_Division_0_stub.v:6]
WARNING: [Synth 8-5788] Register sample_0_reg in module FIR_128 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Moon/Desktop/PLD_filter/PLD_filter1.srcs/sources_1/new/FIR_128.v:1288]
WARNING: [Synth 8-5788] Register add_level2_14_reg in module FIR_128 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Moon/Desktop/PLD_filter/PLD_filter1.srcs/sources_1/new/FIR_128.v:1818]
WARNING: [Synth 8-5788] Register add_level2_15_reg in module FIR_128 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Moon/Desktop/PLD_filter/PLD_filter1.srcs/sources_1/new/FIR_128.v:1819]
WARNING: [Synth 8-5788] Register add_level2_16_reg in module FIR_128 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Moon/Desktop/PLD_filter/PLD_filter1.srcs/sources_1/new/FIR_128.v:1820]
WARNING: [Synth 8-5788] Register add_level2_17_reg in module FIR_128 is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Moon/Desktop/PLD_filter/PLD_filter1.srcs/sources_1/new/FIR_128.v:1821]
INFO: [Synth 8-6155] done synthesizing module 'FIR_128' (2#1) [C:/Users/Moon/Desktop/PLD_filter/PLD_filter1.srcs/sources_1/new/FIR_128.v:24]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Moon/Desktop/PLD_filter/PLD_filter1.srcs/sources_1/new/top_128.v:70]
INFO: [Synth 8-6157] synthesizing module 'DACtest_128' [C:/Users/Moon/Desktop/PLD_filter/PLD_filter1.srcs/sources_1/new/DACtest_128.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Moon/Desktop/PLD_filter/PLD_filter1.srcs/sources_1/new/DACtest_128.v:47]
INFO: [Synth 8-6155] done synthesizing module 'DACtest_128' (3#1) [C:/Users/Moon/Desktop/PLD_filter/PLD_filter1.srcs/sources_1/new/DACtest_128.v:23]
INFO: [Synth 8-6157] synthesizing module 'uart_top' [C:/Users/Moon/Desktop/PLD_filter/PLD_filter1.srcs/sources_1/new/uart_top.v:23]
INFO: [Synth 8-6157] synthesizing module 'clk_div' [C:/Users/Moon/Desktop/PLD_filter/PLD_filter1.srcs/sources_1/new/clk_div.v:23]
INFO: [Synth 8-6155] done synthesizing module 'clk_div' (4#1) [C:/Users/Moon/Desktop/PLD_filter/PLD_filter1.srcs/sources_1/new/clk_div.v:23]
INFO: [Synth 8-6157] synthesizing module 'uart_rx' [C:/Users/Moon/Desktop/PLD_filter/PLD_filter1.srcs/sources_1/new/uart_rx.v:4]
	Parameter IDLE bound to: 0 - type: integer 
	Parameter RECEIVE bound to: 1 - type: integer 
	Parameter IDLE2 bound to: 2 - type: integer 
	Parameter RECEIVE2 bound to: 3 - type: integer 
	Parameter RECEIVE_END bound to: 4 - type: integer 
WARNING: [Synth 8-6090] variable 'data_i2' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/Moon/Desktop/PLD_filter/PLD_filter1.srcs/sources_1/new/uart_rx.v:53]
INFO: [Synth 8-6155] done synthesizing module 'uart_rx' (5#1) [C:/Users/Moon/Desktop/PLD_filter/PLD_filter1.srcs/sources_1/new/uart_rx.v:4]
INFO: [Synth 8-6155] done synthesizing module 'uart_top' (6#1) [C:/Users/Moon/Desktop/PLD_filter/PLD_filter1.srcs/sources_1/new/uart_top.v:23]
INFO: [Synth 8-6157] synthesizing module 'uart_blue' [C:/Users/Moon/Desktop/PLD_filter/PLD_filter1.srcs/sources_1/new/uart_blue.v:4]
INFO: [Synth 8-6157] synthesizing module 'uart_rx_blue' [C:/Users/Moon/Desktop/PLD_filter/PLD_filter1.srcs/sources_1/new/uart_rx_blue.v:3]
	Parameter IDLE bound to: 0 - type: integer 
	Parameter RECEIVE bound to: 1 - type: integer 
	Parameter RECEIVE_END bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'uart_rx_blue' (7#1) [C:/Users/Moon/Desktop/PLD_filter/PLD_filter1.srcs/sources_1/new/uart_rx_blue.v:3]
INFO: [Synth 8-6155] done synthesizing module 'uart_blue' (8#1) [C:/Users/Moon/Desktop/PLD_filter/PLD_filter1.srcs/sources_1/new/uart_blue.v:4]
INFO: [Synth 8-6157] synthesizing module 'i2c_top' [C:/Users/Moon/Desktop/PLD_filter/PLD_filter1.srcs/sources_1/new/i2c_top.v:3]
	Parameter SLAVE_ADDR bound to: 7'b1100001 
	Parameter BIT_CTRL bound to: 1'b0 
	Parameter CLK_FREQ bound to: 26'b10111110101111000010000000 
	Parameter I2C_FREQ bound to: 18'b111101000010010000 
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_1' [C:/Users/Moon/Desktop/PLD_filter/PLD_filter1.runs/synth_2/.Xil/Vivado-16392-DESKTOP-N9UHTE5/realtime/clk_wiz_1_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_1' (9#1) [C:/Users/Moon/Desktop/PLD_filter/PLD_filter1.runs/synth_2/.Xil/Vivado-16392-DESKTOP-N9UHTE5/realtime/clk_wiz_1_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'i2c_drive' [C:/Users/Moon/Desktop/PLD_filter/PLD_filter1.srcs/sources_1/new/i2c_drive.v:3]
	Parameter SLAVE_ADDR bound to: 7'b1100001 
	Parameter CLK_FREQ bound to: 26'b10111110101111000010000000 
	Parameter I2C_FREQ bound to: 18'b111101000010010000 
	Parameter st_idle bound to: 8'b00000001 
	Parameter st_sladdr bound to: 8'b00000010 
	Parameter st_addr16 bound to: 8'b00000100 
	Parameter st_addr8 bound to: 8'b00001000 
	Parameter st_data_wr bound to: 8'b00010000 
	Parameter st_addr_rd bound to: 8'b00100000 
	Parameter st_data_rd bound to: 8'b01000000 
	Parameter st_stop bound to: 8'b10000000 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Moon/Desktop/PLD_filter/PLD_filter1.srcs/sources_1/new/i2c_drive.v:173]
INFO: [Synth 8-6155] done synthesizing module 'i2c_drive' (10#1) [C:/Users/Moon/Desktop/PLD_filter/PLD_filter1.srcs/sources_1/new/i2c_drive.v:3]
WARNING: [Synth 8-689] width (8) of port connection 'i2c_addr' does not match port width (16) of module 'i2c_drive' [C:/Users/Moon/Desktop/PLD_filter/PLD_filter1.srcs/sources_1/new/i2c_top.v:41]
INFO: [Synth 8-6157] synthesizing module 'MCP4725_init' [C:/Users/Moon/Desktop/PLD_filter/PLD_filter1.srcs/sources_1/new/MCP4725_init.v:3]
INFO: [Synth 8-6155] done synthesizing module 'MCP4725_init' (11#1) [C:/Users/Moon/Desktop/PLD_filter/PLD_filter1.srcs/sources_1/new/MCP4725_init.v:3]
INFO: [Synth 8-6155] done synthesizing module 'i2c_top' (12#1) [C:/Users/Moon/Desktop/PLD_filter/PLD_filter1.srcs/sources_1/new/i2c_top.v:3]
INFO: [Synth 8-6157] synthesizing module 'HDMI_top' [C:/Users/Moon/Desktop/PLD_filter/PLD_filter1.srcs/sources_1/new/HDMI_top.v:23]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [C:/Users/Moon/Desktop/PLD_filter/PLD_filter1.runs/synth_2/.Xil/Vivado-16392-DESKTOP-N9UHTE5/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (13#1) [C:/Users/Moon/Desktop/PLD_filter/PLD_filter1.runs/synth_2/.Xil/Vivado-16392-DESKTOP-N9UHTE5/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'Driver_HDMI' [C:/Users/Moon/Desktop/PLD_filter/PLD_filter1.srcs/sources_1/new/Driver_HDMI.v:27]
	Parameter H_ACTIVE_1280_720 bound to: 16'b0000010100000000 
	Parameter H_FP_1280_720 bound to: 16'b0000000001101110 
	Parameter H_SYNC_1280_720 bound to: 16'b0000000000101000 
	Parameter H_BP_1280_720 bound to: 16'b0000000011011100 
	Parameter V_ACTIVE_1280_720 bound to: 16'b0000001011010000 
	Parameter V_FP_1280_720 bound to: 16'b0000000000000101 
	Parameter V_SYNC_1280_720 bound to: 16'b0000000000000101 
	Parameter V_BP_1280_720 bound to: 16'b0000000000010100 
	Parameter H_TOTAL_1280_720 bound to: 16'b0000011001110010 
	Parameter V_TOTAL_1280_720 bound to: 16'b0000001011101110 
	Parameter H_ACTIVE_1600_900 bound to: 16'b0000011001000000 
	Parameter H_FP_1600_900 bound to: 16'b0000000000110000 
	Parameter H_SYNC_1600_900 bound to: 16'b0000000000001100 
	Parameter H_BP_1600_900 bound to: 16'b0000000001010000 
	Parameter V_ACTIVE_1600_900 bound to: 16'b0000001110000100 
	Parameter V_FP_1600_900 bound to: 16'b0000000000000011 
	Parameter V_SYNC_1600_900 bound to: 16'b0000000000000101 
	Parameter V_BP_1600_900 bound to: 16'b0000000000010010 
	Parameter H_TOTAL_1600_900 bound to: 16'b0000011011001100 
	Parameter V_TOTAL_1600_900 bound to: 16'b0000001110011110 
	Parameter H_ACTIVE_1920_1080 bound to: 16'b0000011110000000 
	Parameter H_FP_1920_1080 bound to: 16'b0000000001011000 
	Parameter H_SYNC_1920_1080 bound to: 16'b0000000000101100 
	Parameter H_BP_1920_1080 bound to: 16'b0000000010010100 
	Parameter V_ACTIVE_1920_1080 bound to: 16'b0000010000111000 
	Parameter V_FP_1920_1080 bound to: 16'b0000000000000100 
	Parameter V_SYNC_1920_1080 bound to: 16'b0000000000000101 
	Parameter V_BP_1920_1080 bound to: 16'b0000000000100100 
	Parameter H_TOTAL_1920_1080 bound to: 16'b0000100010011000 
	Parameter V_TOTAL_1920_1080 bound to: 16'b0000010001100101 
INFO: [Synth 8-6155] done synthesizing module 'Driver_HDMI' (14#1) [C:/Users/Moon/Desktop/PLD_filter/PLD_filter1.srcs/sources_1/new/Driver_HDMI.v:27]
INFO: [Synth 8-6157] synthesizing module 'Driver_ADC' [C:/Users/Moon/Desktop/PLD_filter/PLD_filter1.srcs/sources_1/new/Driver_ADC.v:23]
	Parameter Default_Factor bound to: 31'b0000000000000000000000001100100 
	Parameter Sample_Num bound to: 15'b100101100000000 
INFO: [Synth 8-6157] synthesizing module 'Freq_Cal' [C:/Users/Moon/Desktop/PLD_filter/PLD_filter1.srcs/sources_1/new/Freq_Cal.v:23]
	Parameter Trigger_Mode bound to: 1'b1 
	Parameter Measure_Num_Bit bound to: 3'b100 
	Parameter Trigger_Limit_T bound to: 100000000 - type: integer 
	Parameter ST_IDLE bound to: 2'b00 
	Parameter ST_START_H bound to: 2'b01 
	Parameter ST_START_L bound to: 2'b10 
	Parameter ST_WAIT bound to: 2'b11 
INFO: [Synth 8-6155] done synthesizing module 'Freq_Cal' (15#1) [C:/Users/Moon/Desktop/PLD_filter/PLD_filter1.srcs/sources_1/new/Freq_Cal.v:23]
INFO: [Synth 8-638] synthesizing module 'Wave_Ram' [c:/Users/Moon/Desktop/PLD_filter/PLD_filter1.srcs/sources_1/ip/Wave_Ram/synth/Wave_Ram.vhd:71]
	Parameter C_FAMILY bound to: spartan7 - type: string 
	Parameter C_XDEVICEFAMILY bound to: spartan7 - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 0 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 0 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 1 - type: integer 
	Parameter C_BYTE_SIZE bound to: 9 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
	Parameter C_INIT_FILE bound to: Wave_Ram.mem - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 0 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 0 - type: integer 
	Parameter C_WEA_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 8 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 8 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 19200 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 19200 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 15 - type: integer 
	Parameter C_HAS_RSTB bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 0 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 0 - type: integer 
	Parameter C_WEB_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 8 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 8 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 19200 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 19200 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 15 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_USE_URAM bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_EN_DEEPSLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_SHUTDOWN_PIN bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: 5 - type: string 
	Parameter C_COUNT_18K_BRAM bound to: 0 - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     4.8621 mW - type: string 
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_4_1' declared at 'c:/Users/Moon/Desktop/PLD_filter/PLD_filter1.srcs/sources_1/ip/Wave_Ram/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd:195313' bound to instance 'U0' of component 'blk_mem_gen_v8_4_1' [c:/Users/Moon/Desktop/PLD_filter/PLD_filter1.srcs/sources_1/ip/Wave_Ram/synth/Wave_Ram.vhd:237]
INFO: [Synth 8-256] done synthesizing module 'Wave_Ram' (26#1) [c:/Users/Moon/Desktop/PLD_filter/PLD_filter1.srcs/sources_1/ip/Wave_Ram/synth/Wave_Ram.vhd:71]
INFO: [Synth 8-6155] done synthesizing module 'Driver_ADC' (27#1) [C:/Users/Moon/Desktop/PLD_filter/PLD_filter1.srcs/sources_1/new/Driver_ADC.v:23]
WARNING: [Synth 8-350] instance 'Driver_ADC_0' of module 'Driver_ADC' requires 15 connections, but only 12 given [C:/Users/Moon/Desktop/PLD_filter/PLD_filter1.srcs/sources_1/new/HDMI_top.v:111]
INFO: [Synth 8-6157] synthesizing module 'video_generator' [C:/Users/Moon/Desktop/PLD_filter/PLD_filter1.srcs/sources_1/new/video_generator.v:23]
	Parameter Delay_Num bound to: 3'b010 
	Parameter Video_H bound to: 12'b011110000000 
	Parameter Video_L bound to: 12'b010000111000 
WARNING: [Synth 8-6014] Unused sequential element set_x_i_reg was removed.  [C:/Users/Moon/Desktop/PLD_filter/PLD_filter1.srcs/sources_1/new/video_generator.v:87]
WARNING: [Synth 8-5788] Register adc_data_i_reg in module video_generator is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/Moon/Desktop/PLD_filter/PLD_filter1.srcs/sources_1/new/video_generator.v:93]
INFO: [Synth 8-6155] done synthesizing module 'video_generator' (28#1) [C:/Users/Moon/Desktop/PLD_filter/PLD_filter1.srcs/sources_1/new/video_generator.v:23]
INFO: [Synth 8-6157] synthesizing module 'osd_rom' [C:/Users/Moon/Desktop/PLD_filter/PLD_filter1.runs/synth_2/.Xil/Vivado-16392-DESKTOP-N9UHTE5/realtime/osd_rom_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'osd_rom' (29#1) [C:/Users/Moon/Desktop/PLD_filter/PLD_filter1.runs/synth_2/.Xil/Vivado-16392-DESKTOP-N9UHTE5/realtime/osd_rom_stub.v:6]
WARNING: [Synth 8-689] width (13) of port connection 'addra' does not match port width (14) of module 'osd_rom' [C:/Users/Moon/Desktop/PLD_filter/PLD_filter1.srcs/sources_1/new/HDMI_top.v:145]
WARNING: [Synth 8-350] instance 'osd_rom_m0' of module 'osd_rom' requires 6 connections, but only 4 given [C:/Users/Moon/Desktop/PLD_filter/PLD_filter1.srcs/sources_1/new/HDMI_top.v:142]
INFO: [Synth 8-6157] synthesizing module 'osd_rom_freq' [C:/Users/Moon/Desktop/PLD_filter/PLD_filter1.runs/synth_2/.Xil/Vivado-16392-DESKTOP-N9UHTE5/realtime/osd_rom_freq_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'osd_rom_freq' (30#1) [C:/Users/Moon/Desktop/PLD_filter/PLD_filter1.runs/synth_2/.Xil/Vivado-16392-DESKTOP-N9UHTE5/realtime/osd_rom_freq_stub.v:6]
WARNING: [Synth 8-689] width (13) of port connection 'addra' does not match port width (12) of module 'osd_rom_freq' [C:/Users/Moon/Desktop/PLD_filter/PLD_filter1.srcs/sources_1/new/HDMI_top.v:151]
WARNING: [Synth 8-350] instance 'osd_rom_m1' of module 'osd_rom_freq' requires 6 connections, but only 4 given [C:/Users/Moon/Desktop/PLD_filter/PLD_filter1.srcs/sources_1/new/HDMI_top.v:148]
INFO: [Synth 8-6157] synthesizing module 'osd_rom_max' [C:/Users/Moon/Desktop/PLD_filter/PLD_filter1.runs/synth_2/.Xil/Vivado-16392-DESKTOP-N9UHTE5/realtime/osd_rom_max_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'osd_rom_max' (31#1) [C:/Users/Moon/Desktop/PLD_filter/PLD_filter1.runs/synth_2/.Xil/Vivado-16392-DESKTOP-N9UHTE5/realtime/osd_rom_max_stub.v:6]
WARNING: [Synth 8-689] width (13) of port connection 'addra' does not match port width (12) of module 'osd_rom_max' [C:/Users/Moon/Desktop/PLD_filter/PLD_filter1.srcs/sources_1/new/HDMI_top.v:157]
WARNING: [Synth 8-350] instance 'osd_rom_m2' of module 'osd_rom_max' requires 6 connections, but only 4 given [C:/Users/Moon/Desktop/PLD_filter/PLD_filter1.srcs/sources_1/new/HDMI_top.v:154]
INFO: [Synth 8-6157] synthesizing module 'osd_display' [C:/Users/Moon/Desktop/PLD_filter/PLD_filter1.srcs/sources_1/new/osd_display.v:23]
INFO: [Synth 8-6157] synthesizing module 'timing_gen_xy' [C:/Users/Moon/Desktop/PLD_filter/PLD_filter1.srcs/sources_1/new/timing_gen_xy.v:23]
INFO: [Synth 8-6155] done synthesizing module 'timing_gen_xy' (32#1) [C:/Users/Moon/Desktop/PLD_filter/PLD_filter1.srcs/sources_1/new/timing_gen_xy.v:23]
WARNING: [Synth 8-6014] Unused sequential element region_active_d1_reg was removed.  [C:/Users/Moon/Desktop/PLD_filter/PLD_filter1.srcs/sources_1/new/osd_display.v:81]
WARNING: [Synth 8-6014] Unused sequential element region_active_d2_reg was removed.  [C:/Users/Moon/Desktop/PLD_filter/PLD_filter1.srcs/sources_1/new/osd_display.v:82]
INFO: [Synth 8-6155] done synthesizing module 'osd_display' (33#1) [C:/Users/Moon/Desktop/PLD_filter/PLD_filter1.srcs/sources_1/new/osd_display.v:23]
INFO: [Synth 8-6157] synthesizing module 'num_display' [C:/Users/Moon/Desktop/PLD_filter/PLD_filter1.srcs/sources_1/new/num_display.v:23]
INFO: [Synth 8-6157] synthesizing module 'mem_0' [C:/Users/Moon/Desktop/PLD_filter/PLD_filter1.runs/synth_2/.Xil/Vivado-16392-DESKTOP-N9UHTE5/realtime/mem_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'mem_0' (34#1) [C:/Users/Moon/Desktop/PLD_filter/PLD_filter1.runs/synth_2/.Xil/Vivado-16392-DESKTOP-N9UHTE5/realtime/mem_0_stub.v:6]
WARNING: [Synth 8-689] width (13) of port connection 'addra' does not match port width (8) of module 'mem_0' [C:/Users/Moon/Desktop/PLD_filter/PLD_filter1.srcs/sources_1/new/num_display.v:94]
WARNING: [Synth 8-350] instance 'rom_t00' of module 'mem_0' requires 6 connections, but only 4 given [C:/Users/Moon/Desktop/PLD_filter/PLD_filter1.srcs/sources_1/new/num_display.v:94]
INFO: [Synth 8-6157] synthesizing module 'mem_1' [C:/Users/Moon/Desktop/PLD_filter/PLD_filter1.runs/synth_2/.Xil/Vivado-16392-DESKTOP-N9UHTE5/realtime/mem_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'mem_1' (35#1) [C:/Users/Moon/Desktop/PLD_filter/PLD_filter1.runs/synth_2/.Xil/Vivado-16392-DESKTOP-N9UHTE5/realtime/mem_1_stub.v:6]
WARNING: [Synth 8-689] width (13) of port connection 'addra' does not match port width (8) of module 'mem_1' [C:/Users/Moon/Desktop/PLD_filter/PLD_filter1.srcs/sources_1/new/num_display.v:95]
WARNING: [Synth 8-350] instance 'rom_t01' of module 'mem_1' requires 6 connections, but only 4 given [C:/Users/Moon/Desktop/PLD_filter/PLD_filter1.srcs/sources_1/new/num_display.v:95]
INFO: [Synth 8-6157] synthesizing module 'mem_2' [C:/Users/Moon/Desktop/PLD_filter/PLD_filter1.runs/synth_2/.Xil/Vivado-16392-DESKTOP-N9UHTE5/realtime/mem_2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'mem_2' (36#1) [C:/Users/Moon/Desktop/PLD_filter/PLD_filter1.runs/synth_2/.Xil/Vivado-16392-DESKTOP-N9UHTE5/realtime/mem_2_stub.v:6]
WARNING: [Synth 8-689] width (13) of port connection 'addra' does not match port width (8) of module 'mem_2' [C:/Users/Moon/Desktop/PLD_filter/PLD_filter1.srcs/sources_1/new/num_display.v:96]
WARNING: [Synth 8-350] instance 'rom_t02' of module 'mem_2' requires 6 connections, but only 4 given [C:/Users/Moon/Desktop/PLD_filter/PLD_filter1.srcs/sources_1/new/num_display.v:96]
INFO: [Synth 8-6157] synthesizing module 'mem_3' [C:/Users/Moon/Desktop/PLD_filter/PLD_filter1.runs/synth_2/.Xil/Vivado-16392-DESKTOP-N9UHTE5/realtime/mem_3_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'mem_3' (37#1) [C:/Users/Moon/Desktop/PLD_filter/PLD_filter1.runs/synth_2/.Xil/Vivado-16392-DESKTOP-N9UHTE5/realtime/mem_3_stub.v:6]
WARNING: [Synth 8-689] width (13) of port connection 'addra' does not match port width (8) of module 'mem_3' [C:/Users/Moon/Desktop/PLD_filter/PLD_filter1.srcs/sources_1/new/num_display.v:97]
WARNING: [Synth 8-350] instance 'rom_t03' of module 'mem_3' requires 6 connections, but only 4 given [C:/Users/Moon/Desktop/PLD_filter/PLD_filter1.srcs/sources_1/new/num_display.v:97]
INFO: [Synth 8-6157] synthesizing module 'mem_4' [C:/Users/Moon/Desktop/PLD_filter/PLD_filter1.runs/synth_2/.Xil/Vivado-16392-DESKTOP-N9UHTE5/realtime/mem_4_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'mem_4' (38#1) [C:/Users/Moon/Desktop/PLD_filter/PLD_filter1.runs/synth_2/.Xil/Vivado-16392-DESKTOP-N9UHTE5/realtime/mem_4_stub.v:6]
WARNING: [Synth 8-689] width (13) of port connection 'addra' does not match port width (8) of module 'mem_4' [C:/Users/Moon/Desktop/PLD_filter/PLD_filter1.srcs/sources_1/new/num_display.v:98]
WARNING: [Synth 8-350] instance 'rom_t04' of module 'mem_4' requires 6 connections, but only 4 given [C:/Users/Moon/Desktop/PLD_filter/PLD_filter1.srcs/sources_1/new/num_display.v:98]
INFO: [Synth 8-6157] synthesizing module 'mem_5' [C:/Users/Moon/Desktop/PLD_filter/PLD_filter1.runs/synth_2/.Xil/Vivado-16392-DESKTOP-N9UHTE5/realtime/mem_5_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'mem_5' (39#1) [C:/Users/Moon/Desktop/PLD_filter/PLD_filter1.runs/synth_2/.Xil/Vivado-16392-DESKTOP-N9UHTE5/realtime/mem_5_stub.v:6]
WARNING: [Synth 8-689] width (13) of port connection 'addra' does not match port width (8) of module 'mem_5' [C:/Users/Moon/Desktop/PLD_filter/PLD_filter1.srcs/sources_1/new/num_display.v:99]
WARNING: [Synth 8-350] instance 'rom_t05' of module 'mem_5' requires 6 connections, but only 4 given [C:/Users/Moon/Desktop/PLD_filter/PLD_filter1.srcs/sources_1/new/num_display.v:99]
INFO: [Synth 8-6157] synthesizing module 'mem_6' [C:/Users/Moon/Desktop/PLD_filter/PLD_filter1.runs/synth_2/.Xil/Vivado-16392-DESKTOP-N9UHTE5/realtime/mem_6_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'mem_6' (40#1) [C:/Users/Moon/Desktop/PLD_filter/PLD_filter1.runs/synth_2/.Xil/Vivado-16392-DESKTOP-N9UHTE5/realtime/mem_6_stub.v:6]
WARNING: [Synth 8-689] width (13) of port connection 'addra' does not match port width (8) of module 'mem_6' [C:/Users/Moon/Desktop/PLD_filter/PLD_filter1.srcs/sources_1/new/num_display.v:100]
WARNING: [Synth 8-350] instance 'rom_t06' of module 'mem_6' requires 6 connections, but only 4 given [C:/Users/Moon/Desktop/PLD_filter/PLD_filter1.srcs/sources_1/new/num_display.v:100]
INFO: [Synth 8-6157] synthesizing module 'mem_7' [C:/Users/Moon/Desktop/PLD_filter/PLD_filter1.runs/synth_2/.Xil/Vivado-16392-DESKTOP-N9UHTE5/realtime/mem_7_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'mem_7' (41#1) [C:/Users/Moon/Desktop/PLD_filter/PLD_filter1.runs/synth_2/.Xil/Vivado-16392-DESKTOP-N9UHTE5/realtime/mem_7_stub.v:6]
WARNING: [Synth 8-689] width (13) of port connection 'addra' does not match port width (8) of module 'mem_7' [C:/Users/Moon/Desktop/PLD_filter/PLD_filter1.srcs/sources_1/new/num_display.v:101]
WARNING: [Synth 8-350] instance 'rom_t07' of module 'mem_7' requires 6 connections, but only 4 given [C:/Users/Moon/Desktop/PLD_filter/PLD_filter1.srcs/sources_1/new/num_display.v:101]
INFO: [Synth 8-6157] synthesizing module 'mem_8' [C:/Users/Moon/Desktop/PLD_filter/PLD_filter1.runs/synth_2/.Xil/Vivado-16392-DESKTOP-N9UHTE5/realtime/mem_8_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'mem_8' (42#1) [C:/Users/Moon/Desktop/PLD_filter/PLD_filter1.runs/synth_2/.Xil/Vivado-16392-DESKTOP-N9UHTE5/realtime/mem_8_stub.v:6]
WARNING: [Synth 8-689] width (13) of port connection 'addra' does not match port width (8) of module 'mem_8' [C:/Users/Moon/Desktop/PLD_filter/PLD_filter1.srcs/sources_1/new/num_display.v:102]
WARNING: [Synth 8-350] instance 'rom_t08' of module 'mem_8' requires 6 connections, but only 4 given [C:/Users/Moon/Desktop/PLD_filter/PLD_filter1.srcs/sources_1/new/num_display.v:102]
INFO: [Synth 8-6157] synthesizing module 'mem_9' [C:/Users/Moon/Desktop/PLD_filter/PLD_filter1.runs/synth_2/.Xil/Vivado-16392-DESKTOP-N9UHTE5/realtime/mem_9_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'mem_9' (43#1) [C:/Users/Moon/Desktop/PLD_filter/PLD_filter1.runs/synth_2/.Xil/Vivado-16392-DESKTOP-N9UHTE5/realtime/mem_9_stub.v:6]
WARNING: [Synth 8-689] width (13) of port connection 'addra' does not match port width (8) of module 'mem_9' [C:/Users/Moon/Desktop/PLD_filter/PLD_filter1.srcs/sources_1/new/num_display.v:103]
WARNING: [Synth 8-350] instance 'rom_t09' of module 'mem_9' requires 6 connections, but only 4 given [C:/Users/Moon/Desktop/PLD_filter/PLD_filter1.srcs/sources_1/new/num_display.v:103]
WARNING: [Synth 8-689] width (13) of port connection 'addra' does not match port width (8) of module 'mem_0' [C:/Users/Moon/Desktop/PLD_filter/PLD_filter1.srcs/sources_1/new/num_display.v:105]
WARNING: [Synth 8-350] instance 'rom_t10' of module 'mem_0' requires 6 connections, but only 4 given [C:/Users/Moon/Desktop/PLD_filter/PLD_filter1.srcs/sources_1/new/num_display.v:105]
WARNING: [Synth 8-689] width (13) of port connection 'addra' does not match port width (8) of module 'mem_1' [C:/Users/Moon/Desktop/PLD_filter/PLD_filter1.srcs/sources_1/new/num_display.v:106]
WARNING: [Synth 8-350] instance 'rom_t11' of module 'mem_1' requires 6 connections, but only 4 given [C:/Users/Moon/Desktop/PLD_filter/PLD_filter1.srcs/sources_1/new/num_display.v:106]
WARNING: [Synth 8-689] width (13) of port connection 'addra' does not match port width (8) of module 'mem_2' [C:/Users/Moon/Desktop/PLD_filter/PLD_filter1.srcs/sources_1/new/num_display.v:107]
WARNING: [Synth 8-350] instance 'rom_t12' of module 'mem_2' requires 6 connections, but only 4 given [C:/Users/Moon/Desktop/PLD_filter/PLD_filter1.srcs/sources_1/new/num_display.v:107]
WARNING: [Synth 8-689] width (13) of port connection 'addra' does not match port width (8) of module 'mem_3' [C:/Users/Moon/Desktop/PLD_filter/PLD_filter1.srcs/sources_1/new/num_display.v:108]
WARNING: [Synth 8-350] instance 'rom_t13' of module 'mem_3' requires 6 connections, but only 4 given [C:/Users/Moon/Desktop/PLD_filter/PLD_filter1.srcs/sources_1/new/num_display.v:108]
WARNING: [Synth 8-689] width (13) of port connection 'addra' does not match port width (8) of module 'mem_4' [C:/Users/Moon/Desktop/PLD_filter/PLD_filter1.srcs/sources_1/new/num_display.v:109]
WARNING: [Synth 8-350] instance 'rom_t14' of module 'mem_4' requires 6 connections, but only 4 given [C:/Users/Moon/Desktop/PLD_filter/PLD_filter1.srcs/sources_1/new/num_display.v:109]
WARNING: [Synth 8-689] width (13) of port connection 'addra' does not match port width (8) of module 'mem_5' [C:/Users/Moon/Desktop/PLD_filter/PLD_filter1.srcs/sources_1/new/num_display.v:110]
WARNING: [Synth 8-350] instance 'rom_t15' of module 'mem_5' requires 6 connections, but only 4 given [C:/Users/Moon/Desktop/PLD_filter/PLD_filter1.srcs/sources_1/new/num_display.v:110]
WARNING: [Synth 8-689] width (13) of port connection 'addra' does not match port width (8) of module 'mem_6' [C:/Users/Moon/Desktop/PLD_filter/PLD_filter1.srcs/sources_1/new/num_display.v:111]
WARNING: [Synth 8-350] instance 'rom_t16' of module 'mem_6' requires 6 connections, but only 4 given [C:/Users/Moon/Desktop/PLD_filter/PLD_filter1.srcs/sources_1/new/num_display.v:111]
WARNING: [Synth 8-689] width (13) of port connection 'addra' does not match port width (8) of module 'mem_7' [C:/Users/Moon/Desktop/PLD_filter/PLD_filter1.srcs/sources_1/new/num_display.v:112]
WARNING: [Synth 8-350] instance 'rom_t17' of module 'mem_7' requires 6 connections, but only 4 given [C:/Users/Moon/Desktop/PLD_filter/PLD_filter1.srcs/sources_1/new/num_display.v:112]
WARNING: [Synth 8-689] width (13) of port connection 'addra' does not match port width (8) of module 'mem_8' [C:/Users/Moon/Desktop/PLD_filter/PLD_filter1.srcs/sources_1/new/num_display.v:113]
WARNING: [Synth 8-350] instance 'rom_t18' of module 'mem_8' requires 6 connections, but only 4 given [C:/Users/Moon/Desktop/PLD_filter/PLD_filter1.srcs/sources_1/new/num_display.v:113]
WARNING: [Synth 8-689] width (13) of port connection 'addra' does not match port width (8) of module 'mem_9' [C:/Users/Moon/Desktop/PLD_filter/PLD_filter1.srcs/sources_1/new/num_display.v:114]
WARNING: [Synth 8-350] instance 'rom_t19' of module 'mem_9' requires 6 connections, but only 4 given [C:/Users/Moon/Desktop/PLD_filter/PLD_filter1.srcs/sources_1/new/num_display.v:114]
WARNING: [Synth 8-689] width (13) of port connection 'addra' does not match port width (8) of module 'mem_0' [C:/Users/Moon/Desktop/PLD_filter/PLD_filter1.srcs/sources_1/new/num_display.v:116]
WARNING: [Synth 8-350] instance 'rom_t20' of module 'mem_0' requires 6 connections, but only 4 given [C:/Users/Moon/Desktop/PLD_filter/PLD_filter1.srcs/sources_1/new/num_display.v:116]
WARNING: [Synth 8-689] width (13) of port connection 'addra' does not match port width (8) of module 'mem_1' [C:/Users/Moon/Desktop/PLD_filter/PLD_filter1.srcs/sources_1/new/num_display.v:117]
WARNING: [Synth 8-350] instance 'rom_t21' of module 'mem_1' requires 6 connections, but only 4 given [C:/Users/Moon/Desktop/PLD_filter/PLD_filter1.srcs/sources_1/new/num_display.v:117]
WARNING: [Synth 8-689] width (13) of port connection 'addra' does not match port width (8) of module 'mem_2' [C:/Users/Moon/Desktop/PLD_filter/PLD_filter1.srcs/sources_1/new/num_display.v:118]
WARNING: [Synth 8-350] instance 'rom_t22' of module 'mem_2' requires 6 connections, but only 4 given [C:/Users/Moon/Desktop/PLD_filter/PLD_filter1.srcs/sources_1/new/num_display.v:118]
WARNING: [Synth 8-689] width (13) of port connection 'addra' does not match port width (8) of module 'mem_3' [C:/Users/Moon/Desktop/PLD_filter/PLD_filter1.srcs/sources_1/new/num_display.v:119]
WARNING: [Synth 8-350] instance 'rom_t23' of module 'mem_3' requires 6 connections, but only 4 given [C:/Users/Moon/Desktop/PLD_filter/PLD_filter1.srcs/sources_1/new/num_display.v:119]
WARNING: [Synth 8-689] width (13) of port connection 'addra' does not match port width (8) of module 'mem_4' [C:/Users/Moon/Desktop/PLD_filter/PLD_filter1.srcs/sources_1/new/num_display.v:120]
WARNING: [Synth 8-350] instance 'rom_t24' of module 'mem_4' requires 6 connections, but only 4 given [C:/Users/Moon/Desktop/PLD_filter/PLD_filter1.srcs/sources_1/new/num_display.v:120]
WARNING: [Synth 8-689] width (13) of port connection 'addra' does not match port width (8) of module 'mem_5' [C:/Users/Moon/Desktop/PLD_filter/PLD_filter1.srcs/sources_1/new/num_display.v:121]
WARNING: [Synth 8-350] instance 'rom_t25' of module 'mem_5' requires 6 connections, but only 4 given [C:/Users/Moon/Desktop/PLD_filter/PLD_filter1.srcs/sources_1/new/num_display.v:121]
WARNING: [Synth 8-689] width (13) of port connection 'addra' does not match port width (8) of module 'mem_6' [C:/Users/Moon/Desktop/PLD_filter/PLD_filter1.srcs/sources_1/new/num_display.v:122]
WARNING: [Synth 8-350] instance 'rom_t26' of module 'mem_6' requires 6 connections, but only 4 given [C:/Users/Moon/Desktop/PLD_filter/PLD_filter1.srcs/sources_1/new/num_display.v:122]
WARNING: [Synth 8-689] width (13) of port connection 'addra' does not match port width (8) of module 'mem_7' [C:/Users/Moon/Desktop/PLD_filter/PLD_filter1.srcs/sources_1/new/num_display.v:123]
WARNING: [Synth 8-350] instance 'rom_t27' of module 'mem_7' requires 6 connections, but only 4 given [C:/Users/Moon/Desktop/PLD_filter/PLD_filter1.srcs/sources_1/new/num_display.v:123]
WARNING: [Synth 8-689] width (13) of port connection 'addra' does not match port width (8) of module 'mem_8' [C:/Users/Moon/Desktop/PLD_filter/PLD_filter1.srcs/sources_1/new/num_display.v:124]
WARNING: [Synth 8-350] instance 'rom_t28' of module 'mem_8' requires 6 connections, but only 4 given [C:/Users/Moon/Desktop/PLD_filter/PLD_filter1.srcs/sources_1/new/num_display.v:124]
WARNING: [Synth 8-689] width (13) of port connection 'addra' does not match port width (8) of module 'mem_9' [C:/Users/Moon/Desktop/PLD_filter/PLD_filter1.srcs/sources_1/new/num_display.v:125]
WARNING: [Synth 8-350] instance 'rom_t29' of module 'mem_9' requires 6 connections, but only 4 given [C:/Users/Moon/Desktop/PLD_filter/PLD_filter1.srcs/sources_1/new/num_display.v:125]
INFO: [Synth 8-6157] synthesizing module 'mem_dot' [C:/Users/Moon/Desktop/PLD_filter/PLD_filter1.runs/synth_2/.Xil/Vivado-16392-DESKTOP-N9UHTE5/realtime/mem_dot_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'mem_dot' (44#1) [C:/Users/Moon/Desktop/PLD_filter/PLD_filter1.runs/synth_2/.Xil/Vivado-16392-DESKTOP-N9UHTE5/realtime/mem_dot_stub.v:6]
WARNING: [Synth 8-689] width (13) of port connection 'addra' does not match port width (8) of module 'mem_dot' [C:/Users/Moon/Desktop/PLD_filter/PLD_filter1.srcs/sources_1/new/num_display.v:127]
WARNING: [Synth 8-350] instance 'rom_dot' of module 'mem_dot' requires 6 connections, but only 4 given [C:/Users/Moon/Desktop/PLD_filter/PLD_filter1.srcs/sources_1/new/num_display.v:127]
WARNING: [Synth 8-6014] Unused sequential element data_0_reg was removed.  [C:/Users/Moon/Desktop/PLD_filter/PLD_filter1.srcs/sources_1/new/num_display.v:86]
INFO: [Synth 8-6155] done synthesizing module 'num_display' (45#1) [C:/Users/Moon/Desktop/PLD_filter/PLD_filter1.srcs/sources_1/new/num_display.v:23]
INFO: [Synth 8-638] synthesizing module 'rgb2dvi_0' [c:/Users/Moon/Desktop/PLD_filter/PLD_filter1.srcs/sources_1/ip/rgb2dvi_0/synth/rgb2dvi_0.vhd:71]
	Parameter kGenerateSerialClk bound to: 1 - type: bool 
	Parameter kClkPrimitive bound to: MMCM - type: string 
	Parameter kRstActiveHigh bound to: 0 - type: bool 
	Parameter kClkRange bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'rgb2dvi' declared at 'c:/Users/Moon/Desktop/PLD_filter/PLD_filter1.srcs/sources_1/ip/rgb2dvi_0/src/rgb2dvi.vhd:61' bound to instance 'U0' of component 'rgb2dvi' [c:/Users/Moon/Desktop/PLD_filter/PLD_filter1.srcs/sources_1/ip/rgb2dvi_0/synth/rgb2dvi_0.vhd:116]
INFO: [Synth 8-638] synthesizing module 'rgb2dvi' [c:/Users/Moon/Desktop/PLD_filter/PLD_filter1.srcs/sources_1/ip/rgb2dvi_0/src/rgb2dvi.vhd:89]
	Parameter kGenerateSerialClk bound to: 1 - type: bool 
	Parameter kClkPrimitive bound to: MMCM - type: string 
	Parameter kClkRange bound to: 2 - type: integer 
	Parameter kRstActiveHigh bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'ClockGen' [c:/Users/Moon/Desktop/PLD_filter/PLD_filter1.srcs/sources_1/ip/rgb2dvi_0/xil_defaultlib/src/ClockGen.vhd:46]
	Parameter kClkRange bound to: 2 - type: integer 
	Parameter kClkPrimitive bound to: MMCM - type: string 
	Parameter kPolarity bound to: 1'b1 
INFO: [Synth 8-3491] module 'ResetBridge' declared at 'c:/Users/Moon/Desktop/PLD_filter/PLD_filter1.srcs/sources_1/ip/rgb2dvi_0/xil_defaultlib/src/SyncAsyncReset.vhd:63' bound to instance 'LockLostReset' of component 'ResetBridge' [c:/Users/Moon/Desktop/PLD_filter/PLD_filter1.srcs/sources_1/ip/rgb2dvi_0/xil_defaultlib/src/ClockGen.vhd:77]
INFO: [Synth 8-638] synthesizing module 'ResetBridge' [c:/Users/Moon/Desktop/PLD_filter/PLD_filter1.srcs/sources_1/ip/rgb2dvi_0/xil_defaultlib/src/SyncAsyncReset.vhd:72]
	Parameter kPolarity bound to: 1'b1 
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [c:/Users/Moon/Desktop/PLD_filter/PLD_filter1.srcs/sources_1/ip/rgb2dvi_0/xil_defaultlib/src/SyncAsyncReset.vhd:73]
INFO: [Synth 8-638] synthesizing module 'SyncAsync' [c:/Users/Moon/Desktop/PLD_filter/PLD_filter1.srcs/sources_1/ip/rgb2dvi_0/xil_defaultlib/src/SyncAsync.vhd:72]
	Parameter kResetTo bound to: 1'b1 
	Parameter kStages bound to: 2 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* async_reg = "TRUE" *) [c:/Users/Moon/Desktop/PLD_filter/PLD_filter1.srcs/sources_1/ip/rgb2dvi_0/xil_defaultlib/src/SyncAsync.vhd:73]
INFO: [Synth 8-256] done synthesizing module 'SyncAsync' (46#1) [c:/Users/Moon/Desktop/PLD_filter/PLD_filter1.srcs/sources_1/ip/rgb2dvi_0/xil_defaultlib/src/SyncAsync.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'ResetBridge' (47#1) [c:/Users/Moon/Desktop/PLD_filter/PLD_filter1.srcs/sources_1/ip/rgb2dvi_0/xil_defaultlib/src/SyncAsyncReset.vhd:72]
	Parameter kResetTo bound to: 1'b0 
	Parameter kStages bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'SyncAsync' declared at 'c:/Users/Moon/Desktop/PLD_filter/PLD_filter1.srcs/sources_1/ip/rgb2dvi_0/xil_defaultlib/src/SyncAsync.vhd:61' bound to instance 'PLL_LockSyncAsync' of component 'SyncAsync' [c:/Users/Moon/Desktop/PLD_filter/PLD_filter1.srcs/sources_1/ip/rgb2dvi_0/xil_defaultlib/src/ClockGen.vhd:85]
INFO: [Synth 8-638] synthesizing module 'SyncAsync__parameterized1' [c:/Users/Moon/Desktop/PLD_filter/PLD_filter1.srcs/sources_1/ip/rgb2dvi_0/xil_defaultlib/src/SyncAsync.vhd:72]
	Parameter kResetTo bound to: 1'b0 
	Parameter kStages bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'SyncAsync__parameterized1' (47#1) [c:/Users/Moon/Desktop/PLD_filter/PLD_filter1.srcs/sources_1/ip/rgb2dvi_0/xil_defaultlib/src/SyncAsync.vhd:72]
WARNING: [Synth 8-614] signal 'pRst' is read in the process but is not in the sensitivity list [c:/Users/Moon/Desktop/PLD_filter/PLD_filter1.srcs/sources_1/ip/rgb2dvi_0/xil_defaultlib/src/ClockGen.vhd:92]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 10.000000 - type: float 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKFBOUT_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKIN1_PERIOD bound to: 12.000000 - type: float 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: float 
	Parameter CLKOUT0_DIVIDE_F bound to: 2.000000 - type: float 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT0_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKOUT1_DIVIDE bound to: 10 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKOUT4_CASCADE bound to: 0 - type: bool 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT6_USE_FINE_PS bound to: 0 - type: bool 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PSEN_INVERTED bound to: 1'b0 
	Parameter IS_PSINCDEC_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.010000 - type: float 
	Parameter REF_JITTER2 bound to: 0.000000 - type: float 
	Parameter SS_EN bound to: FALSE - type: string 
	Parameter SS_MODE bound to: CENTER_HIGH - type: string 
	Parameter SS_MOD_PERIOD bound to: 10000 - type: integer 
	Parameter STARTUP_WAIT bound to: 0 - type: bool 
INFO: [Synth 8-113] binding component instance 'DVI_ClkGenerator' to cell 'MMCME2_ADV' [c:/Users/Moon/Desktop/PLD_filter/PLD_filter1.srcs/sources_1/ip/rgb2dvi_0/xil_defaultlib/src/ClockGen.vhd:134]
INFO: [Synth 8-256] done synthesizing module 'ClockGen' (48#1) [c:/Users/Moon/Desktop/PLD_filter/PLD_filter1.srcs/sources_1/ip/rgb2dvi_0/xil_defaultlib/src/ClockGen.vhd:46]
INFO: [Synth 8-638] synthesizing module 'OutputSERDES' [c:/Users/Moon/Desktop/PLD_filter/PLD_filter1.srcs/sources_1/ip/rgb2dvi_0/src/OutputSERDES.vhd:76]
	Parameter kParallelWidth bound to: 10 - type: integer 
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IOSTANDARD bound to: TMDS_33 - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'OutputBuffer' to cell 'OBUFDS' [c:/Users/Moon/Desktop/PLD_filter/PLD_filter1.srcs/sources_1/ip/rgb2dvi_0/src/OutputSERDES.vhd:83]
	Parameter DATA_RATE_OQ bound to: DDR - type: string 
	Parameter DATA_RATE_TQ bound to: SDR - type: string 
	Parameter DATA_WIDTH bound to: 10 - type: integer 
	Parameter INIT_OQ bound to: 1'b0 
	Parameter INIT_TQ bound to: 1'b0 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_OQ bound to: 1'b0 
	Parameter SRVAL_TQ bound to: 1'b0 
	Parameter TBYTE_CTL bound to: FALSE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-113] binding component instance 'SerializerMaster' to cell 'OSERDESE2' [c:/Users/Moon/Desktop/PLD_filter/PLD_filter1.srcs/sources_1/ip/rgb2dvi_0/src/OutputSERDES.vhd:92]
	Parameter DATA_RATE_OQ bound to: DDR - type: string 
	Parameter DATA_RATE_TQ bound to: SDR - type: string 
	Parameter DATA_WIDTH bound to: 10 - type: integer 
	Parameter INIT_OQ bound to: 1'b0 
	Parameter INIT_TQ bound to: 1'b0 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: SLAVE - type: string 
	Parameter SRVAL_OQ bound to: 1'b0 
	Parameter SRVAL_TQ bound to: 1'b0 
	Parameter TBYTE_CTL bound to: FALSE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-113] binding component instance 'SerializerSlave' to cell 'OSERDESE2' [c:/Users/Moon/Desktop/PLD_filter/PLD_filter1.srcs/sources_1/ip/rgb2dvi_0/src/OutputSERDES.vhd:135]
INFO: [Synth 8-256] done synthesizing module 'OutputSERDES' (49#1) [c:/Users/Moon/Desktop/PLD_filter/PLD_filter1.srcs/sources_1/ip/rgb2dvi_0/src/OutputSERDES.vhd:76]
INFO: [Synth 8-638] synthesizing module 'TMDS_Encoder' [c:/Users/Moon/Desktop/PLD_filter/PLD_filter1.srcs/sources_1/ip/rgb2dvi_0/src/TMDS_Encoder.vhd:80]
INFO: [Synth 8-256] done synthesizing module 'TMDS_Encoder' (50#1) [c:/Users/Moon/Desktop/PLD_filter/PLD_filter1.srcs/sources_1/ip/rgb2dvi_0/src/TMDS_Encoder.vhd:80]
INFO: [Synth 8-256] done synthesizing module 'rgb2dvi' (51#1) [c:/Users/Moon/Desktop/PLD_filter/PLD_filter1.srcs/sources_1/ip/rgb2dvi_0/src/rgb2dvi.vhd:89]
INFO: [Synth 8-256] done synthesizing module 'rgb2dvi_0' (52#1) [c:/Users/Moon/Desktop/PLD_filter/PLD_filter1.srcs/sources_1/ip/rgb2dvi_0/synth/rgb2dvi_0.vhd:71]
INFO: [Synth 8-6155] done synthesizing module 'HDMI_top' (53#1) [C:/Users/Moon/Desktop/PLD_filter/PLD_filter1.srcs/sources_1/new/HDMI_top.v:23]
INFO: [Synth 8-6155] done synthesizing module 'top_128' (54#1) [C:/Users/Moon/Desktop/PLD_filter/PLD_filter1.srcs/sources_1/new/top_128.v:22]
WARNING: [Synth 8-3331] design TMDS_Encoder has unconnected port SerialClk
WARNING: [Synth 8-3331] design TMDS_Encoder has unconnected port aRst
WARNING: [Synth 8-3331] design rgb2dvi has unconnected port aRst
WARNING: [Synth 8-3331] design num_display has unconnected port data[9]
WARNING: [Synth 8-3331] design num_display has unconnected port data[8]
WARNING: [Synth 8-3331] design video_generator has unconnected port i_set_x[10]
WARNING: [Synth 8-3331] design video_generator has unconnected port i_set_x[9]
WARNING: [Synth 8-3331] design video_generator has unconnected port i_set_x[8]
WARNING: [Synth 8-3331] design video_generator has unconnected port i_set_x[7]
WARNING: [Synth 8-3331] design video_generator has unconnected port i_set_x[6]
WARNING: [Synth 8-3331] design video_generator has unconnected port i_set_x[5]
WARNING: [Synth 8-3331] design video_generator has unconnected port i_set_x[4]
WARNING: [Synth 8-3331] design video_generator has unconnected port i_set_x[3]
WARNING: [Synth 8-3331] design video_generator has unconnected port i_set_x[2]
WARNING: [Synth 8-3331] design video_generator has unconnected port i_set_x[1]
WARNING: [Synth 8-3331] design video_generator has unconnected port i_set_x[0]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port MUX_RST[0]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port MEM_LAT_RST
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port MEM_REG_RST
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port MUX_REGCE[0]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port MEM_REGCE
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port WE
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[14]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[13]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[12]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[11]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[10]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[9]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[8]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[7]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[6]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[5]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[4]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[3]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[2]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[1]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ADDR_IN[0]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[7]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[6]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[5]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[4]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[3]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[2]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[1]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port SBITERRIN[0]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port DBITERRIN[7]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port DBITERRIN[6]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port DBITERRIN[5]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port DBITERRIN[4]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port DBITERRIN[3]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port DBITERRIN[2]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port DBITERRIN[1]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port DBITERRIN[0]
WARNING: [Synth 8-3331] design blk_mem_gen_mux__parameterized0 has unconnected port ECCPIPECE
WARNING: [Synth 8-3331] design blk_mem_gen_mux has unconnected port MUX_RST[0]
WARNING: [Synth 8-3331] design blk_mem_gen_mux has unconnected port MEM_LAT_RST
WARNING: [Synth 8-3331] design blk_mem_gen_mux has unconnected port MEM_REG_RST
WARNING: [Synth 8-3331] design blk_mem_gen_mux has unconnected port MUX_REGCE[0]
WARNING: [Synth 8-3331] design blk_mem_gen_mux has unconnected port MEM_REGCE
WARNING: [Synth 8-3331] design blk_mem_gen_mux has unconnected port WE
WARNING: [Synth 8-3331] design blk_mem_gen_mux has unconnected port ADDR_IN[14]
WARNING: [Synth 8-3331] design blk_mem_gen_mux has unconnected port ADDR_IN[13]
WARNING: [Synth 8-3331] design blk_mem_gen_mux has unconnected port ADDR_IN[12]
WARNING: [Synth 8-3331] design blk_mem_gen_mux has unconnected port ADDR_IN[11]
WARNING: [Synth 8-3331] design blk_mem_gen_mux has unconnected port ADDR_IN[10]
WARNING: [Synth 8-3331] design blk_mem_gen_mux has unconnected port ADDR_IN[9]
WARNING: [Synth 8-3331] design blk_mem_gen_mux has unconnected port ADDR_IN[8]
WARNING: [Synth 8-3331] design blk_mem_gen_mux has unconnected port ADDR_IN[7]
WARNING: [Synth 8-3331] design blk_mem_gen_mux has unconnected port ADDR_IN[6]
WARNING: [Synth 8-3331] design blk_mem_gen_mux has unconnected port ADDR_IN[5]
WARNING: [Synth 8-3331] design blk_mem_gen_mux has unconnected port ADDR_IN[4]
WARNING: [Synth 8-3331] design blk_mem_gen_mux has unconnected port ADDR_IN[3]
WARNING: [Synth 8-3331] design blk_mem_gen_mux has unconnected port ADDR_IN[2]
WARNING: [Synth 8-3331] design blk_mem_gen_mux has unconnected port ADDR_IN[1]
WARNING: [Synth 8-3331] design blk_mem_gen_mux has unconnected port ADDR_IN[0]
WARNING: [Synth 8-3331] design blk_mem_gen_mux has unconnected port SBITERRIN[7]
WARNING: [Synth 8-3331] design blk_mem_gen_mux has unconnected port SBITERRIN[6]
WARNING: [Synth 8-3331] design blk_mem_gen_mux has unconnected port SBITERRIN[5]
WARNING: [Synth 8-3331] design blk_mem_gen_mux has unconnected port SBITERRIN[4]
WARNING: [Synth 8-3331] design blk_mem_gen_mux has unconnected port SBITERRIN[3]
WARNING: [Synth 8-3331] design blk_mem_gen_mux has unconnected port SBITERRIN[2]
WARNING: [Synth 8-3331] design blk_mem_gen_mux has unconnected port SBITERRIN[1]
WARNING: [Synth 8-3331] design blk_mem_gen_mux has unconnected port SBITERRIN[0]
WARNING: [Synth 8-3331] design blk_mem_gen_mux has unconnected port DBITERRIN[7]
WARNING: [Synth 8-3331] design blk_mem_gen_mux has unconnected port DBITERRIN[6]
WARNING: [Synth 8-3331] design blk_mem_gen_mux has unconnected port DBITERRIN[5]
WARNING: [Synth 8-3331] design blk_mem_gen_mux has unconnected port DBITERRIN[4]
WARNING: [Synth 8-3331] design blk_mem_gen_mux has unconnected port DBITERRIN[3]
WARNING: [Synth 8-3331] design blk_mem_gen_mux has unconnected port DBITERRIN[2]
WARNING: [Synth 8-3331] design blk_mem_gen_mux has unconnected port DBITERRIN[1]
WARNING: [Synth 8-3331] design blk_mem_gen_mux has unconnected port DBITERRIN[0]
WARNING: [Synth 8-3331] design blk_mem_gen_mux has unconnected port ECCPIPECE
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized3 has unconnected port SSRA
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized3 has unconnected port REGCEA
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized3 has unconnected port SSRB
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized3 has unconnected port WEB[0]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized3 has unconnected port DINB[8]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized3 has unconnected port DINB[7]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized3 has unconnected port DINB[6]
WARNING: [Synth 8-3331] design blk_mem_gen_prim_wrapper__parameterized3 has unconnected port DINB[5]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:59 ; elapsed = 00:01:02 . Memory (MB): peak = 765.324 ; gain = 406.660
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:00 ; elapsed = 00:01:03 . Memory (MB): peak = 765.324 ; gain = 406.660
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:00 ; elapsed = 00:01:03 . Memory (MB): peak = 765.324 ; gain = 406.660
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 10 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7s25ftgb196-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/Moon/Desktop/PLD_filter/PLD_filter1.srcs/sources_1/ip/Clk_Division_0/Clk_Division_0/Clk_Division_0_in_context.xdc] for cell 'fir_instance/your_instance_name1'
Finished Parsing XDC File [c:/Users/Moon/Desktop/PLD_filter/PLD_filter1.srcs/sources_1/ip/Clk_Division_0/Clk_Division_0/Clk_Division_0_in_context.xdc] for cell 'fir_instance/your_instance_name1'
Parsing XDC File [c:/Users/Moon/Desktop/PLD_filter/PLD_filter1.srcs/sources_1/ip/Clk_Division_0/Clk_Division_0/Clk_Division_0_in_context.xdc] for cell 'fir_instance/your_instance_name2'
Finished Parsing XDC File [c:/Users/Moon/Desktop/PLD_filter/PLD_filter1.srcs/sources_1/ip/Clk_Division_0/Clk_Division_0/Clk_Division_0_in_context.xdc] for cell 'fir_instance/your_instance_name2'
Parsing XDC File [c:/Users/Moon/Desktop/PLD_filter/PLD_filter1.srcs/sources_1/ip/Clk_Division_0/Clk_Division_0/Clk_Division_0_in_context.xdc] for cell 'dac_instance/inst'
Finished Parsing XDC File [c:/Users/Moon/Desktop/PLD_filter/PLD_filter1.srcs/sources_1/ip/Clk_Division_0/Clk_Division_0/Clk_Division_0_in_context.xdc] for cell 'dac_instance/inst'
Parsing XDC File [c:/Users/Moon/Desktop/PLD_filter/PLD_filter1.srcs/sources_1/ip/Clk_Division_0/Clk_Division_0/Clk_Division_0_in_context.xdc] for cell 'HDMI/Driver_ADC_0/Clock_ADC'
Finished Parsing XDC File [c:/Users/Moon/Desktop/PLD_filter/PLD_filter1.srcs/sources_1/ip/Clk_Division_0/Clk_Division_0/Clk_Division_0_in_context.xdc] for cell 'HDMI/Driver_ADC_0/Clock_ADC'
Parsing XDC File [c:/Users/Moon/Desktop/PLD_filter/PLD_filter1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'HDMI/clk_10'
Finished Parsing XDC File [c:/Users/Moon/Desktop/PLD_filter/PLD_filter1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'HDMI/clk_10'
Parsing XDC File [c:/Users/Moon/Desktop/PLD_filter/PLD_filter1.srcs/sources_1/ip/mem_dot/mem_dot/mem_dot_in_context.xdc] for cell 'HDMI/max_display/rom_dot'
Finished Parsing XDC File [c:/Users/Moon/Desktop/PLD_filter/PLD_filter1.srcs/sources_1/ip/mem_dot/mem_dot/mem_dot_in_context.xdc] for cell 'HDMI/max_display/rom_dot'
Parsing XDC File [c:/Users/Moon/Desktop/PLD_filter/PLD_filter1.srcs/sources_1/ip/mem_dot/mem_dot/mem_dot_in_context.xdc] for cell 'HDMI/freq_display/rom_dot'
Finished Parsing XDC File [c:/Users/Moon/Desktop/PLD_filter/PLD_filter1.srcs/sources_1/ip/mem_dot/mem_dot/mem_dot_in_context.xdc] for cell 'HDMI/freq_display/rom_dot'
Parsing XDC File [c:/Users/Moon/Desktop/PLD_filter/PLD_filter1.srcs/sources_1/ip/mem_0/mem_0/mem_0_in_context.xdc] for cell 'HDMI/max_display/rom_t00'
Finished Parsing XDC File [c:/Users/Moon/Desktop/PLD_filter/PLD_filter1.srcs/sources_1/ip/mem_0/mem_0/mem_0_in_context.xdc] for cell 'HDMI/max_display/rom_t00'
Parsing XDC File [c:/Users/Moon/Desktop/PLD_filter/PLD_filter1.srcs/sources_1/ip/mem_0/mem_0/mem_0_in_context.xdc] for cell 'HDMI/max_display/rom_t10'
Finished Parsing XDC File [c:/Users/Moon/Desktop/PLD_filter/PLD_filter1.srcs/sources_1/ip/mem_0/mem_0/mem_0_in_context.xdc] for cell 'HDMI/max_display/rom_t10'
Parsing XDC File [c:/Users/Moon/Desktop/PLD_filter/PLD_filter1.srcs/sources_1/ip/mem_0/mem_0/mem_0_in_context.xdc] for cell 'HDMI/max_display/rom_t20'
Finished Parsing XDC File [c:/Users/Moon/Desktop/PLD_filter/PLD_filter1.srcs/sources_1/ip/mem_0/mem_0/mem_0_in_context.xdc] for cell 'HDMI/max_display/rom_t20'
Parsing XDC File [c:/Users/Moon/Desktop/PLD_filter/PLD_filter1.srcs/sources_1/ip/mem_0/mem_0/mem_0_in_context.xdc] for cell 'HDMI/freq_display/rom_t00'
Finished Parsing XDC File [c:/Users/Moon/Desktop/PLD_filter/PLD_filter1.srcs/sources_1/ip/mem_0/mem_0/mem_0_in_context.xdc] for cell 'HDMI/freq_display/rom_t00'
Parsing XDC File [c:/Users/Moon/Desktop/PLD_filter/PLD_filter1.srcs/sources_1/ip/mem_0/mem_0/mem_0_in_context.xdc] for cell 'HDMI/freq_display/rom_t10'
Finished Parsing XDC File [c:/Users/Moon/Desktop/PLD_filter/PLD_filter1.srcs/sources_1/ip/mem_0/mem_0/mem_0_in_context.xdc] for cell 'HDMI/freq_display/rom_t10'
Parsing XDC File [c:/Users/Moon/Desktop/PLD_filter/PLD_filter1.srcs/sources_1/ip/mem_0/mem_0/mem_0_in_context.xdc] for cell 'HDMI/freq_display/rom_t20'
Finished Parsing XDC File [c:/Users/Moon/Desktop/PLD_filter/PLD_filter1.srcs/sources_1/ip/mem_0/mem_0/mem_0_in_context.xdc] for cell 'HDMI/freq_display/rom_t20'
Parsing XDC File [c:/Users/Moon/Desktop/PLD_filter/PLD_filter1.srcs/sources_1/ip/mem_1/mem_1/mem_1_in_context.xdc] for cell 'HDMI/max_display/rom_t01'
Finished Parsing XDC File [c:/Users/Moon/Desktop/PLD_filter/PLD_filter1.srcs/sources_1/ip/mem_1/mem_1/mem_1_in_context.xdc] for cell 'HDMI/max_display/rom_t01'
Parsing XDC File [c:/Users/Moon/Desktop/PLD_filter/PLD_filter1.srcs/sources_1/ip/mem_1/mem_1/mem_1_in_context.xdc] for cell 'HDMI/max_display/rom_t11'
Finished Parsing XDC File [c:/Users/Moon/Desktop/PLD_filter/PLD_filter1.srcs/sources_1/ip/mem_1/mem_1/mem_1_in_context.xdc] for cell 'HDMI/max_display/rom_t11'
Parsing XDC File [c:/Users/Moon/Desktop/PLD_filter/PLD_filter1.srcs/sources_1/ip/mem_1/mem_1/mem_1_in_context.xdc] for cell 'HDMI/max_display/rom_t21'
Finished Parsing XDC File [c:/Users/Moon/Desktop/PLD_filter/PLD_filter1.srcs/sources_1/ip/mem_1/mem_1/mem_1_in_context.xdc] for cell 'HDMI/max_display/rom_t21'
Parsing XDC File [c:/Users/Moon/Desktop/PLD_filter/PLD_filter1.srcs/sources_1/ip/mem_1/mem_1/mem_1_in_context.xdc] for cell 'HDMI/freq_display/rom_t01'
Finished Parsing XDC File [c:/Users/Moon/Desktop/PLD_filter/PLD_filter1.srcs/sources_1/ip/mem_1/mem_1/mem_1_in_context.xdc] for cell 'HDMI/freq_display/rom_t01'
Parsing XDC File [c:/Users/Moon/Desktop/PLD_filter/PLD_filter1.srcs/sources_1/ip/mem_1/mem_1/mem_1_in_context.xdc] for cell 'HDMI/freq_display/rom_t11'
Finished Parsing XDC File [c:/Users/Moon/Desktop/PLD_filter/PLD_filter1.srcs/sources_1/ip/mem_1/mem_1/mem_1_in_context.xdc] for cell 'HDMI/freq_display/rom_t11'
Parsing XDC File [c:/Users/Moon/Desktop/PLD_filter/PLD_filter1.srcs/sources_1/ip/mem_1/mem_1/mem_1_in_context.xdc] for cell 'HDMI/freq_display/rom_t21'
Finished Parsing XDC File [c:/Users/Moon/Desktop/PLD_filter/PLD_filter1.srcs/sources_1/ip/mem_1/mem_1/mem_1_in_context.xdc] for cell 'HDMI/freq_display/rom_t21'
Parsing XDC File [c:/Users/Moon/Desktop/PLD_filter/PLD_filter1.srcs/sources_1/ip/mem_2/mem_2/mem_2_in_context.xdc] for cell 'HDMI/max_display/rom_t02'
Finished Parsing XDC File [c:/Users/Moon/Desktop/PLD_filter/PLD_filter1.srcs/sources_1/ip/mem_2/mem_2/mem_2_in_context.xdc] for cell 'HDMI/max_display/rom_t02'
Parsing XDC File [c:/Users/Moon/Desktop/PLD_filter/PLD_filter1.srcs/sources_1/ip/mem_2/mem_2/mem_2_in_context.xdc] for cell 'HDMI/max_display/rom_t12'
Finished Parsing XDC File [c:/Users/Moon/Desktop/PLD_filter/PLD_filter1.srcs/sources_1/ip/mem_2/mem_2/mem_2_in_context.xdc] for cell 'HDMI/max_display/rom_t12'
Parsing XDC File [c:/Users/Moon/Desktop/PLD_filter/PLD_filter1.srcs/sources_1/ip/mem_2/mem_2/mem_2_in_context.xdc] for cell 'HDMI/max_display/rom_t22'
Finished Parsing XDC File [c:/Users/Moon/Desktop/PLD_filter/PLD_filter1.srcs/sources_1/ip/mem_2/mem_2/mem_2_in_context.xdc] for cell 'HDMI/max_display/rom_t22'
Parsing XDC File [c:/Users/Moon/Desktop/PLD_filter/PLD_filter1.srcs/sources_1/ip/mem_2/mem_2/mem_2_in_context.xdc] for cell 'HDMI/freq_display/rom_t02'
Finished Parsing XDC File [c:/Users/Moon/Desktop/PLD_filter/PLD_filter1.srcs/sources_1/ip/mem_2/mem_2/mem_2_in_context.xdc] for cell 'HDMI/freq_display/rom_t02'
Parsing XDC File [c:/Users/Moon/Desktop/PLD_filter/PLD_filter1.srcs/sources_1/ip/mem_2/mem_2/mem_2_in_context.xdc] for cell 'HDMI/freq_display/rom_t12'
Finished Parsing XDC File [c:/Users/Moon/Desktop/PLD_filter/PLD_filter1.srcs/sources_1/ip/mem_2/mem_2/mem_2_in_context.xdc] for cell 'HDMI/freq_display/rom_t12'
Parsing XDC File [c:/Users/Moon/Desktop/PLD_filter/PLD_filter1.srcs/sources_1/ip/mem_2/mem_2/mem_2_in_context.xdc] for cell 'HDMI/freq_display/rom_t22'
Finished Parsing XDC File [c:/Users/Moon/Desktop/PLD_filter/PLD_filter1.srcs/sources_1/ip/mem_2/mem_2/mem_2_in_context.xdc] for cell 'HDMI/freq_display/rom_t22'
Parsing XDC File [c:/Users/Moon/Desktop/PLD_filter/PLD_filter1.srcs/sources_1/ip/mem_3/mem_3/mem_3_in_context.xdc] for cell 'HDMI/max_display/rom_t03'
Finished Parsing XDC File [c:/Users/Moon/Desktop/PLD_filter/PLD_filter1.srcs/sources_1/ip/mem_3/mem_3/mem_3_in_context.xdc] for cell 'HDMI/max_display/rom_t03'
Parsing XDC File [c:/Users/Moon/Desktop/PLD_filter/PLD_filter1.srcs/sources_1/ip/mem_3/mem_3/mem_3_in_context.xdc] for cell 'HDMI/max_display/rom_t13'
Finished Parsing XDC File [c:/Users/Moon/Desktop/PLD_filter/PLD_filter1.srcs/sources_1/ip/mem_3/mem_3/mem_3_in_context.xdc] for cell 'HDMI/max_display/rom_t13'
Parsing XDC File [c:/Users/Moon/Desktop/PLD_filter/PLD_filter1.srcs/sources_1/ip/mem_3/mem_3/mem_3_in_context.xdc] for cell 'HDMI/max_display/rom_t23'
Finished Parsing XDC File [c:/Users/Moon/Desktop/PLD_filter/PLD_filter1.srcs/sources_1/ip/mem_3/mem_3/mem_3_in_context.xdc] for cell 'HDMI/max_display/rom_t23'
Parsing XDC File [c:/Users/Moon/Desktop/PLD_filter/PLD_filter1.srcs/sources_1/ip/mem_3/mem_3/mem_3_in_context.xdc] for cell 'HDMI/freq_display/rom_t03'
Finished Parsing XDC File [c:/Users/Moon/Desktop/PLD_filter/PLD_filter1.srcs/sources_1/ip/mem_3/mem_3/mem_3_in_context.xdc] for cell 'HDMI/freq_display/rom_t03'
Parsing XDC File [c:/Users/Moon/Desktop/PLD_filter/PLD_filter1.srcs/sources_1/ip/mem_3/mem_3/mem_3_in_context.xdc] for cell 'HDMI/freq_display/rom_t13'
Finished Parsing XDC File [c:/Users/Moon/Desktop/PLD_filter/PLD_filter1.srcs/sources_1/ip/mem_3/mem_3/mem_3_in_context.xdc] for cell 'HDMI/freq_display/rom_t13'
Parsing XDC File [c:/Users/Moon/Desktop/PLD_filter/PLD_filter1.srcs/sources_1/ip/mem_3/mem_3/mem_3_in_context.xdc] for cell 'HDMI/freq_display/rom_t23'
Finished Parsing XDC File [c:/Users/Moon/Desktop/PLD_filter/PLD_filter1.srcs/sources_1/ip/mem_3/mem_3/mem_3_in_context.xdc] for cell 'HDMI/freq_display/rom_t23'
Parsing XDC File [c:/Users/Moon/Desktop/PLD_filter/PLD_filter1.srcs/sources_1/ip/mem_4/mem_4/mem_4_in_context.xdc] for cell 'HDMI/max_display/rom_t04'
Finished Parsing XDC File [c:/Users/Moon/Desktop/PLD_filter/PLD_filter1.srcs/sources_1/ip/mem_4/mem_4/mem_4_in_context.xdc] for cell 'HDMI/max_display/rom_t04'
Parsing XDC File [c:/Users/Moon/Desktop/PLD_filter/PLD_filter1.srcs/sources_1/ip/mem_4/mem_4/mem_4_in_context.xdc] for cell 'HDMI/max_display/rom_t14'
Finished Parsing XDC File [c:/Users/Moon/Desktop/PLD_filter/PLD_filter1.srcs/sources_1/ip/mem_4/mem_4/mem_4_in_context.xdc] for cell 'HDMI/max_display/rom_t14'
Parsing XDC File [c:/Users/Moon/Desktop/PLD_filter/PLD_filter1.srcs/sources_1/ip/mem_4/mem_4/mem_4_in_context.xdc] for cell 'HDMI/max_display/rom_t24'
Finished Parsing XDC File [c:/Users/Moon/Desktop/PLD_filter/PLD_filter1.srcs/sources_1/ip/mem_4/mem_4/mem_4_in_context.xdc] for cell 'HDMI/max_display/rom_t24'
Parsing XDC File [c:/Users/Moon/Desktop/PLD_filter/PLD_filter1.srcs/sources_1/ip/mem_4/mem_4/mem_4_in_context.xdc] for cell 'HDMI/freq_display/rom_t04'
Finished Parsing XDC File [c:/Users/Moon/Desktop/PLD_filter/PLD_filter1.srcs/sources_1/ip/mem_4/mem_4/mem_4_in_context.xdc] for cell 'HDMI/freq_display/rom_t04'
Parsing XDC File [c:/Users/Moon/Desktop/PLD_filter/PLD_filter1.srcs/sources_1/ip/mem_4/mem_4/mem_4_in_context.xdc] for cell 'HDMI/freq_display/rom_t14'
Finished Parsing XDC File [c:/Users/Moon/Desktop/PLD_filter/PLD_filter1.srcs/sources_1/ip/mem_4/mem_4/mem_4_in_context.xdc] for cell 'HDMI/freq_display/rom_t14'
Parsing XDC File [c:/Users/Moon/Desktop/PLD_filter/PLD_filter1.srcs/sources_1/ip/mem_4/mem_4/mem_4_in_context.xdc] for cell 'HDMI/freq_display/rom_t24'
Finished Parsing XDC File [c:/Users/Moon/Desktop/PLD_filter/PLD_filter1.srcs/sources_1/ip/mem_4/mem_4/mem_4_in_context.xdc] for cell 'HDMI/freq_display/rom_t24'
Parsing XDC File [c:/Users/Moon/Desktop/PLD_filter/PLD_filter1.srcs/sources_1/ip/mem_5/mem_5/mem_5_in_context.xdc] for cell 'HDMI/max_display/rom_t05'
Finished Parsing XDC File [c:/Users/Moon/Desktop/PLD_filter/PLD_filter1.srcs/sources_1/ip/mem_5/mem_5/mem_5_in_context.xdc] for cell 'HDMI/max_display/rom_t05'
Parsing XDC File [c:/Users/Moon/Desktop/PLD_filter/PLD_filter1.srcs/sources_1/ip/mem_5/mem_5/mem_5_in_context.xdc] for cell 'HDMI/max_display/rom_t15'
Finished Parsing XDC File [c:/Users/Moon/Desktop/PLD_filter/PLD_filter1.srcs/sources_1/ip/mem_5/mem_5/mem_5_in_context.xdc] for cell 'HDMI/max_display/rom_t15'
Parsing XDC File [c:/Users/Moon/Desktop/PLD_filter/PLD_filter1.srcs/sources_1/ip/mem_5/mem_5/mem_5_in_context.xdc] for cell 'HDMI/max_display/rom_t25'
Finished Parsing XDC File [c:/Users/Moon/Desktop/PLD_filter/PLD_filter1.srcs/sources_1/ip/mem_5/mem_5/mem_5_in_context.xdc] for cell 'HDMI/max_display/rom_t25'
Parsing XDC File [c:/Users/Moon/Desktop/PLD_filter/PLD_filter1.srcs/sources_1/ip/mem_5/mem_5/mem_5_in_context.xdc] for cell 'HDMI/freq_display/rom_t05'
Finished Parsing XDC File [c:/Users/Moon/Desktop/PLD_filter/PLD_filter1.srcs/sources_1/ip/mem_5/mem_5/mem_5_in_context.xdc] for cell 'HDMI/freq_display/rom_t05'
Parsing XDC File [c:/Users/Moon/Desktop/PLD_filter/PLD_filter1.srcs/sources_1/ip/mem_5/mem_5/mem_5_in_context.xdc] for cell 'HDMI/freq_display/rom_t15'
Finished Parsing XDC File [c:/Users/Moon/Desktop/PLD_filter/PLD_filter1.srcs/sources_1/ip/mem_5/mem_5/mem_5_in_context.xdc] for cell 'HDMI/freq_display/rom_t15'
Parsing XDC File [c:/Users/Moon/Desktop/PLD_filter/PLD_filter1.srcs/sources_1/ip/mem_5/mem_5/mem_5_in_context.xdc] for cell 'HDMI/freq_display/rom_t25'
Finished Parsing XDC File [c:/Users/Moon/Desktop/PLD_filter/PLD_filter1.srcs/sources_1/ip/mem_5/mem_5/mem_5_in_context.xdc] for cell 'HDMI/freq_display/rom_t25'
Parsing XDC File [c:/Users/Moon/Desktop/PLD_filter/PLD_filter1.srcs/sources_1/ip/mem_6/mem_6/mem_6_in_context.xdc] for cell 'HDMI/max_display/rom_t06'
Finished Parsing XDC File [c:/Users/Moon/Desktop/PLD_filter/PLD_filter1.srcs/sources_1/ip/mem_6/mem_6/mem_6_in_context.xdc] for cell 'HDMI/max_display/rom_t06'
Parsing XDC File [c:/Users/Moon/Desktop/PLD_filter/PLD_filter1.srcs/sources_1/ip/mem_6/mem_6/mem_6_in_context.xdc] for cell 'HDMI/max_display/rom_t16'
Finished Parsing XDC File [c:/Users/Moon/Desktop/PLD_filter/PLD_filter1.srcs/sources_1/ip/mem_6/mem_6/mem_6_in_context.xdc] for cell 'HDMI/max_display/rom_t16'
Parsing XDC File [c:/Users/Moon/Desktop/PLD_filter/PLD_filter1.srcs/sources_1/ip/mem_6/mem_6/mem_6_in_context.xdc] for cell 'HDMI/max_display/rom_t26'
Finished Parsing XDC File [c:/Users/Moon/Desktop/PLD_filter/PLD_filter1.srcs/sources_1/ip/mem_6/mem_6/mem_6_in_context.xdc] for cell 'HDMI/max_display/rom_t26'
Parsing XDC File [c:/Users/Moon/Desktop/PLD_filter/PLD_filter1.srcs/sources_1/ip/mem_6/mem_6/mem_6_in_context.xdc] for cell 'HDMI/freq_display/rom_t06'
Finished Parsing XDC File [c:/Users/Moon/Desktop/PLD_filter/PLD_filter1.srcs/sources_1/ip/mem_6/mem_6/mem_6_in_context.xdc] for cell 'HDMI/freq_display/rom_t06'
Parsing XDC File [c:/Users/Moon/Desktop/PLD_filter/PLD_filter1.srcs/sources_1/ip/mem_6/mem_6/mem_6_in_context.xdc] for cell 'HDMI/freq_display/rom_t16'
Finished Parsing XDC File [c:/Users/Moon/Desktop/PLD_filter/PLD_filter1.srcs/sources_1/ip/mem_6/mem_6/mem_6_in_context.xdc] for cell 'HDMI/freq_display/rom_t16'
Parsing XDC File [c:/Users/Moon/Desktop/PLD_filter/PLD_filter1.srcs/sources_1/ip/mem_6/mem_6/mem_6_in_context.xdc] for cell 'HDMI/freq_display/rom_t26'
Finished Parsing XDC File [c:/Users/Moon/Desktop/PLD_filter/PLD_filter1.srcs/sources_1/ip/mem_6/mem_6/mem_6_in_context.xdc] for cell 'HDMI/freq_display/rom_t26'
Parsing XDC File [c:/Users/Moon/Desktop/PLD_filter/PLD_filter1.srcs/sources_1/ip/mem_7/mem_7/mem_7_in_context.xdc] for cell 'HDMI/max_display/rom_t07'
Finished Parsing XDC File [c:/Users/Moon/Desktop/PLD_filter/PLD_filter1.srcs/sources_1/ip/mem_7/mem_7/mem_7_in_context.xdc] for cell 'HDMI/max_display/rom_t07'
Parsing XDC File [c:/Users/Moon/Desktop/PLD_filter/PLD_filter1.srcs/sources_1/ip/mem_7/mem_7/mem_7_in_context.xdc] for cell 'HDMI/max_display/rom_t17'
Finished Parsing XDC File [c:/Users/Moon/Desktop/PLD_filter/PLD_filter1.srcs/sources_1/ip/mem_7/mem_7/mem_7_in_context.xdc] for cell 'HDMI/max_display/rom_t17'
Parsing XDC File [c:/Users/Moon/Desktop/PLD_filter/PLD_filter1.srcs/sources_1/ip/mem_7/mem_7/mem_7_in_context.xdc] for cell 'HDMI/max_display/rom_t27'
Finished Parsing XDC File [c:/Users/Moon/Desktop/PLD_filter/PLD_filter1.srcs/sources_1/ip/mem_7/mem_7/mem_7_in_context.xdc] for cell 'HDMI/max_display/rom_t27'
Parsing XDC File [c:/Users/Moon/Desktop/PLD_filter/PLD_filter1.srcs/sources_1/ip/mem_7/mem_7/mem_7_in_context.xdc] for cell 'HDMI/freq_display/rom_t07'
Finished Parsing XDC File [c:/Users/Moon/Desktop/PLD_filter/PLD_filter1.srcs/sources_1/ip/mem_7/mem_7/mem_7_in_context.xdc] for cell 'HDMI/freq_display/rom_t07'
Parsing XDC File [c:/Users/Moon/Desktop/PLD_filter/PLD_filter1.srcs/sources_1/ip/mem_7/mem_7/mem_7_in_context.xdc] for cell 'HDMI/freq_display/rom_t17'
Finished Parsing XDC File [c:/Users/Moon/Desktop/PLD_filter/PLD_filter1.srcs/sources_1/ip/mem_7/mem_7/mem_7_in_context.xdc] for cell 'HDMI/freq_display/rom_t17'
Parsing XDC File [c:/Users/Moon/Desktop/PLD_filter/PLD_filter1.srcs/sources_1/ip/mem_7/mem_7/mem_7_in_context.xdc] for cell 'HDMI/freq_display/rom_t27'
Finished Parsing XDC File [c:/Users/Moon/Desktop/PLD_filter/PLD_filter1.srcs/sources_1/ip/mem_7/mem_7/mem_7_in_context.xdc] for cell 'HDMI/freq_display/rom_t27'
Parsing XDC File [c:/Users/Moon/Desktop/PLD_filter/PLD_filter1.srcs/sources_1/ip/mem_8/mem_8/mem_8_in_context.xdc] for cell 'HDMI/max_display/rom_t08'
Finished Parsing XDC File [c:/Users/Moon/Desktop/PLD_filter/PLD_filter1.srcs/sources_1/ip/mem_8/mem_8/mem_8_in_context.xdc] for cell 'HDMI/max_display/rom_t08'
Parsing XDC File [c:/Users/Moon/Desktop/PLD_filter/PLD_filter1.srcs/sources_1/ip/mem_8/mem_8/mem_8_in_context.xdc] for cell 'HDMI/max_display/rom_t18'
Finished Parsing XDC File [c:/Users/Moon/Desktop/PLD_filter/PLD_filter1.srcs/sources_1/ip/mem_8/mem_8/mem_8_in_context.xdc] for cell 'HDMI/max_display/rom_t18'
Parsing XDC File [c:/Users/Moon/Desktop/PLD_filter/PLD_filter1.srcs/sources_1/ip/mem_8/mem_8/mem_8_in_context.xdc] for cell 'HDMI/max_display/rom_t28'
Finished Parsing XDC File [c:/Users/Moon/Desktop/PLD_filter/PLD_filter1.srcs/sources_1/ip/mem_8/mem_8/mem_8_in_context.xdc] for cell 'HDMI/max_display/rom_t28'
Parsing XDC File [c:/Users/Moon/Desktop/PLD_filter/PLD_filter1.srcs/sources_1/ip/mem_8/mem_8/mem_8_in_context.xdc] for cell 'HDMI/freq_display/rom_t08'
Finished Parsing XDC File [c:/Users/Moon/Desktop/PLD_filter/PLD_filter1.srcs/sources_1/ip/mem_8/mem_8/mem_8_in_context.xdc] for cell 'HDMI/freq_display/rom_t08'
Parsing XDC File [c:/Users/Moon/Desktop/PLD_filter/PLD_filter1.srcs/sources_1/ip/mem_8/mem_8/mem_8_in_context.xdc] for cell 'HDMI/freq_display/rom_t18'
Finished Parsing XDC File [c:/Users/Moon/Desktop/PLD_filter/PLD_filter1.srcs/sources_1/ip/mem_8/mem_8/mem_8_in_context.xdc] for cell 'HDMI/freq_display/rom_t18'
Parsing XDC File [c:/Users/Moon/Desktop/PLD_filter/PLD_filter1.srcs/sources_1/ip/mem_8/mem_8/mem_8_in_context.xdc] for cell 'HDMI/freq_display/rom_t28'
Finished Parsing XDC File [c:/Users/Moon/Desktop/PLD_filter/PLD_filter1.srcs/sources_1/ip/mem_8/mem_8/mem_8_in_context.xdc] for cell 'HDMI/freq_display/rom_t28'
Parsing XDC File [c:/Users/Moon/Desktop/PLD_filter/PLD_filter1.srcs/sources_1/ip/mem_9/mem_9/mem_9_in_context.xdc] for cell 'HDMI/max_display/rom_t09'
Finished Parsing XDC File [c:/Users/Moon/Desktop/PLD_filter/PLD_filter1.srcs/sources_1/ip/mem_9/mem_9/mem_9_in_context.xdc] for cell 'HDMI/max_display/rom_t09'
Parsing XDC File [c:/Users/Moon/Desktop/PLD_filter/PLD_filter1.srcs/sources_1/ip/mem_9/mem_9/mem_9_in_context.xdc] for cell 'HDMI/max_display/rom_t19'
Finished Parsing XDC File [c:/Users/Moon/Desktop/PLD_filter/PLD_filter1.srcs/sources_1/ip/mem_9/mem_9/mem_9_in_context.xdc] for cell 'HDMI/max_display/rom_t19'
Parsing XDC File [c:/Users/Moon/Desktop/PLD_filter/PLD_filter1.srcs/sources_1/ip/mem_9/mem_9/mem_9_in_context.xdc] for cell 'HDMI/max_display/rom_t29'
Finished Parsing XDC File [c:/Users/Moon/Desktop/PLD_filter/PLD_filter1.srcs/sources_1/ip/mem_9/mem_9/mem_9_in_context.xdc] for cell 'HDMI/max_display/rom_t29'
Parsing XDC File [c:/Users/Moon/Desktop/PLD_filter/PLD_filter1.srcs/sources_1/ip/mem_9/mem_9/mem_9_in_context.xdc] for cell 'HDMI/freq_display/rom_t09'
Finished Parsing XDC File [c:/Users/Moon/Desktop/PLD_filter/PLD_filter1.srcs/sources_1/ip/mem_9/mem_9/mem_9_in_context.xdc] for cell 'HDMI/freq_display/rom_t09'
Parsing XDC File [c:/Users/Moon/Desktop/PLD_filter/PLD_filter1.srcs/sources_1/ip/mem_9/mem_9/mem_9_in_context.xdc] for cell 'HDMI/freq_display/rom_t19'
Finished Parsing XDC File [c:/Users/Moon/Desktop/PLD_filter/PLD_filter1.srcs/sources_1/ip/mem_9/mem_9/mem_9_in_context.xdc] for cell 'HDMI/freq_display/rom_t19'
Parsing XDC File [c:/Users/Moon/Desktop/PLD_filter/PLD_filter1.srcs/sources_1/ip/mem_9/mem_9/mem_9_in_context.xdc] for cell 'HDMI/freq_display/rom_t29'
Finished Parsing XDC File [c:/Users/Moon/Desktop/PLD_filter/PLD_filter1.srcs/sources_1/ip/mem_9/mem_9/mem_9_in_context.xdc] for cell 'HDMI/freq_display/rom_t29'
Parsing XDC File [c:/Users/Moon/Desktop/PLD_filter/PLD_filter1.srcs/sources_1/ip/osd_rom/osd_rom/osd_rom_in_context.xdc] for cell 'HDMI/osd_rom_m0'
Finished Parsing XDC File [c:/Users/Moon/Desktop/PLD_filter/PLD_filter1.srcs/sources_1/ip/osd_rom/osd_rom/osd_rom_in_context.xdc] for cell 'HDMI/osd_rom_m0'
Parsing XDC File [c:/Users/Moon/Desktop/PLD_filter/PLD_filter1.srcs/sources_1/ip/osd_rom_freq/osd_rom_freq/osd_rom_freq_in_context.xdc] for cell 'HDMI/osd_rom_m1'
Finished Parsing XDC File [c:/Users/Moon/Desktop/PLD_filter/PLD_filter1.srcs/sources_1/ip/osd_rom_freq/osd_rom_freq/osd_rom_freq_in_context.xdc] for cell 'HDMI/osd_rom_m1'
Parsing XDC File [c:/Users/Moon/Desktop/PLD_filter/PLD_filter1.srcs/sources_1/ip/osd_rom_max/osd_rom_max/osd_rom_max_in_context.xdc] for cell 'HDMI/osd_rom_m2'
Finished Parsing XDC File [c:/Users/Moon/Desktop/PLD_filter/PLD_filter1.srcs/sources_1/ip/osd_rom_max/osd_rom_max/osd_rom_max_in_context.xdc] for cell 'HDMI/osd_rom_m2'
Parsing XDC File [c:/Users/Moon/Desktop/PLD_filter/PLD_filter1.srcs/sources_1/ip/clk_wiz_1/clk_wiz_1/clk_wiz_1_in_context.xdc] for cell 'dacout/instance_name'
WARNING: [Constraints 18-619] A clock with name 'clk_100MHz' already exists, overwriting the previous clock with the same name. [c:/Users/Moon/Desktop/PLD_filter/PLD_filter1.srcs/sources_1/ip/clk_wiz_1/clk_wiz_1/clk_wiz_1_in_context.xdc:1]
Finished Parsing XDC File [c:/Users/Moon/Desktop/PLD_filter/PLD_filter1.srcs/sources_1/ip/clk_wiz_1/clk_wiz_1/clk_wiz_1_in_context.xdc] for cell 'dacout/instance_name'
Parsing XDC File [c:/Users/Moon/Desktop/PLD_filter/PLD_filter1.srcs/sources_1/ip/rgb2dvi_0/src/rgb2dvi.xdc] for cell 'HDMI/Mini_HDMI_Driver/U0'
Finished Parsing XDC File [c:/Users/Moon/Desktop/PLD_filter/PLD_filter1.srcs/sources_1/ip/rgb2dvi_0/src/rgb2dvi.xdc] for cell 'HDMI/Mini_HDMI_Driver/U0'
Parsing XDC File [C:/Users/Moon/Desktop/PLD_filter/PLD_filter1.srcs/constrs_1/new/system.xdc]
Finished Parsing XDC File [C:/Users/Moon/Desktop/PLD_filter/PLD_filter1.srcs/constrs_1/new/system.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Moon/Desktop/PLD_filter/PLD_filter1.srcs/constrs_1/new/system.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_128_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_128_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/Moon/Desktop/PLD_filter/PLD_filter1.runs/synth_2/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/Moon/Desktop/PLD_filter/PLD_filter1.runs/synth_2/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Moon/Desktop/PLD_filter/PLD_filter1.runs/synth_2/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_128_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_128_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [c:/Users/Moon/Desktop/PLD_filter/PLD_filter1.srcs/sources_1/ip/rgb2dvi_0/src/rgb2dvi_clocks.xdc] for cell 'HDMI/Mini_HDMI_Driver/U0'
Finished Parsing XDC File [c:/Users/Moon/Desktop/PLD_filter/PLD_filter1.srcs/sources_1/ip/rgb2dvi_0/src/rgb2dvi_clocks.xdc] for cell 'HDMI/Mini_HDMI_Driver/U0'
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.123 . Memory (MB): peak = 897.375 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'HDMI/osd_rom_m0' at clock pin 'clka' is different from the actual clock period '13.193', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'HDMI/osd_rom_m1' at clock pin 'clka' is different from the actual clock period '13.193', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'HDMI/osd_rom_m2' at clock pin 'clka' is different from the actual clock period '13.193', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'HDMI/freq_display/rom_dot' at clock pin 'clka' is different from the actual clock period '13.193', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'HDMI/freq_display/rom_t00' at clock pin 'clka' is different from the actual clock period '13.193', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'HDMI/freq_display/rom_t01' at clock pin 'clka' is different from the actual clock period '13.193', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'HDMI/freq_display/rom_t02' at clock pin 'clka' is different from the actual clock period '13.193', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'HDMI/freq_display/rom_t03' at clock pin 'clka' is different from the actual clock period '13.193', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'HDMI/freq_display/rom_t04' at clock pin 'clka' is different from the actual clock period '13.193', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'HDMI/freq_display/rom_t05' at clock pin 'clka' is different from the actual clock period '13.193', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'HDMI/freq_display/rom_t06' at clock pin 'clka' is different from the actual clock period '13.193', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'HDMI/freq_display/rom_t07' at clock pin 'clka' is different from the actual clock period '13.193', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'HDMI/freq_display/rom_t08' at clock pin 'clka' is different from the actual clock period '13.193', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'HDMI/freq_display/rom_t09' at clock pin 'clka' is different from the actual clock period '13.193', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'HDMI/freq_display/rom_t10' at clock pin 'clka' is different from the actual clock period '13.193', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'HDMI/freq_display/rom_t11' at clock pin 'clka' is different from the actual clock period '13.193', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'HDMI/freq_display/rom_t12' at clock pin 'clka' is different from the actual clock period '13.193', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'HDMI/freq_display/rom_t13' at clock pin 'clka' is different from the actual clock period '13.193', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'HDMI/freq_display/rom_t14' at clock pin 'clka' is different from the actual clock period '13.193', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'HDMI/freq_display/rom_t15' at clock pin 'clka' is different from the actual clock period '13.193', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'HDMI/freq_display/rom_t16' at clock pin 'clka' is different from the actual clock period '13.193', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'HDMI/freq_display/rom_t17' at clock pin 'clka' is different from the actual clock period '13.193', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'HDMI/freq_display/rom_t18' at clock pin 'clka' is different from the actual clock period '13.193', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'HDMI/freq_display/rom_t19' at clock pin 'clka' is different from the actual clock period '13.193', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'HDMI/freq_display/rom_t20' at clock pin 'clka' is different from the actual clock period '13.193', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'HDMI/freq_display/rom_t21' at clock pin 'clka' is different from the actual clock period '13.193', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'HDMI/freq_display/rom_t22' at clock pin 'clka' is different from the actual clock period '13.193', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'HDMI/freq_display/rom_t23' at clock pin 'clka' is different from the actual clock period '13.193', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'HDMI/freq_display/rom_t24' at clock pin 'clka' is different from the actual clock period '13.193', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'HDMI/freq_display/rom_t25' at clock pin 'clka' is different from the actual clock period '13.193', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'HDMI/freq_display/rom_t26' at clock pin 'clka' is different from the actual clock period '13.193', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'HDMI/freq_display/rom_t27' at clock pin 'clka' is different from the actual clock period '13.193', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'HDMI/freq_display/rom_t28' at clock pin 'clka' is different from the actual clock period '13.193', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'HDMI/freq_display/rom_t29' at clock pin 'clka' is different from the actual clock period '13.193', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'HDMI/max_display/rom_dot' at clock pin 'clka' is different from the actual clock period '13.193', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'HDMI/max_display/rom_t00' at clock pin 'clka' is different from the actual clock period '13.193', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'HDMI/max_display/rom_t01' at clock pin 'clka' is different from the actual clock period '13.193', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'HDMI/max_display/rom_t02' at clock pin 'clka' is different from the actual clock period '13.193', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'HDMI/max_display/rom_t03' at clock pin 'clka' is different from the actual clock period '13.193', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'HDMI/max_display/rom_t04' at clock pin 'clka' is different from the actual clock period '13.193', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'HDMI/max_display/rom_t05' at clock pin 'clka' is different from the actual clock period '13.193', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'HDMI/max_display/rom_t06' at clock pin 'clka' is different from the actual clock period '13.193', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'HDMI/max_display/rom_t07' at clock pin 'clka' is different from the actual clock period '13.193', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'HDMI/max_display/rom_t08' at clock pin 'clka' is different from the actual clock period '13.193', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'HDMI/max_display/rom_t09' at clock pin 'clka' is different from the actual clock period '13.193', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'HDMI/max_display/rom_t10' at clock pin 'clka' is different from the actual clock period '13.193', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'HDMI/max_display/rom_t11' at clock pin 'clka' is different from the actual clock period '13.193', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'HDMI/max_display/rom_t12' at clock pin 'clka' is different from the actual clock period '13.193', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'HDMI/max_display/rom_t13' at clock pin 'clka' is different from the actual clock period '13.193', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'HDMI/max_display/rom_t14' at clock pin 'clka' is different from the actual clock period '13.193', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'HDMI/max_display/rom_t15' at clock pin 'clka' is different from the actual clock period '13.193', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'HDMI/max_display/rom_t16' at clock pin 'clka' is different from the actual clock period '13.193', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'HDMI/max_display/rom_t17' at clock pin 'clka' is different from the actual clock period '13.193', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'HDMI/max_display/rom_t18' at clock pin 'clka' is different from the actual clock period '13.193', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'HDMI/max_display/rom_t19' at clock pin 'clka' is different from the actual clock period '13.193', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'HDMI/max_display/rom_t20' at clock pin 'clka' is different from the actual clock period '13.193', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'HDMI/max_display/rom_t21' at clock pin 'clka' is different from the actual clock period '13.193', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'HDMI/max_display/rom_t22' at clock pin 'clka' is different from the actual clock period '13.193', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'HDMI/max_display/rom_t23' at clock pin 'clka' is different from the actual clock period '13.193', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'HDMI/max_display/rom_t24' at clock pin 'clka' is different from the actual clock period '13.193', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'HDMI/max_display/rom_t25' at clock pin 'clka' is different from the actual clock period '13.193', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'HDMI/max_display/rom_t26' at clock pin 'clka' is different from the actual clock period '13.193', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'HDMI/max_display/rom_t27' at clock pin 'clka' is different from the actual clock period '13.193', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'HDMI/max_display/rom_t28' at clock pin 'clka' is different from the actual clock period '13.193', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'HDMI/max_display/rom_t29' at clock pin 'clka' is different from the actual clock period '13.193', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:01:12 ; elapsed = 00:01:17 . Memory (MB): peak = 897.375 ; gain = 538.711
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7s25ftgb196-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:12 ; elapsed = 00:01:17 . Memory (MB): peak = 897.375 ; gain = 538.711
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for clk_100MHz. (constraint file  c:/Users/Moon/Desktop/PLD_filter/PLD_filter1.srcs/sources_1/ip/clk_wiz_1/clk_wiz_1/clk_wiz_1_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk_100MHz. (constraint file  c:/Users/Moon/Desktop/PLD_filter/PLD_filter1.srcs/sources_1/ip/clk_wiz_1/clk_wiz_1/clk_wiz_1_in_context.xdc, line 4).
Applied set_property DONT_TOUCH = true for HDMI/Mini_HDMI_Driver. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for HDMI/Driver_ADC_0/Ram_Wave. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for HDMI/Mini_HDMI_Driver/U0. (constraint file  C:/Users/Moon/Desktop/PLD_filter/PLD_filter1.runs/synth_2/dont_touch.xdc, line 13).
Applied set_property DONT_TOUCH = true for HDMI/Driver_ADC_0/Clock_ADC. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for dac_instance/inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for fir_instance/your_instance_name1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for fir_instance/your_instance_name2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for HDMI/clk_10. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for HDMI/max_display/rom_dot. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for HDMI/freq_display/rom_dot. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for HDMI/max_display/rom_t00. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for HDMI/freq_display/rom_t00. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for HDMI/max_display/rom_t10. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for HDMI/freq_display/rom_t10. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for HDMI/max_display/rom_t20. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for HDMI/freq_display/rom_t20. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for HDMI/max_display/rom_t01. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for HDMI/freq_display/rom_t01. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for HDMI/max_display/rom_t11. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for HDMI/freq_display/rom_t11. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for HDMI/max_display/rom_t21. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for HDMI/freq_display/rom_t21. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for HDMI/max_display/rom_t02. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for HDMI/freq_display/rom_t02. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for HDMI/max_display/rom_t12. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for HDMI/freq_display/rom_t12. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for HDMI/max_display/rom_t22. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for HDMI/freq_display/rom_t22. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for HDMI/max_display/rom_t03. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for HDMI/freq_display/rom_t03. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for HDMI/max_display/rom_t13. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for HDMI/freq_display/rom_t13. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for HDMI/max_display/rom_t23. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for HDMI/freq_display/rom_t23. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for HDMI/max_display/rom_t04. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for HDMI/freq_display/rom_t04. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for HDMI/max_display/rom_t14. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for HDMI/freq_display/rom_t14. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for HDMI/max_display/rom_t24. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for HDMI/freq_display/rom_t24. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for HDMI/max_display/rom_t05. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for HDMI/freq_display/rom_t05. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for HDMI/max_display/rom_t15. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for HDMI/freq_display/rom_t15. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for HDMI/max_display/rom_t25. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for HDMI/freq_display/rom_t25. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for HDMI/max_display/rom_t06. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for HDMI/freq_display/rom_t06. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for HDMI/max_display/rom_t16. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for HDMI/freq_display/rom_t16. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for HDMI/max_display/rom_t26. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for HDMI/freq_display/rom_t26. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for HDMI/max_display/rom_t07. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for HDMI/freq_display/rom_t07. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for HDMI/max_display/rom_t17. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for HDMI/freq_display/rom_t17. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for HDMI/max_display/rom_t27. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for HDMI/freq_display/rom_t27. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for HDMI/max_display/rom_t08. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for HDMI/freq_display/rom_t08. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for HDMI/max_display/rom_t18. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for HDMI/freq_display/rom_t18. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for HDMI/max_display/rom_t28. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for HDMI/freq_display/rom_t28. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for HDMI/max_display/rom_t09. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for HDMI/freq_display/rom_t09. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for HDMI/max_display/rom_t19. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for HDMI/freq_display/rom_t19. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for HDMI/max_display/rom_t29. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for HDMI/freq_display/rom_t29. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for HDMI/osd_rom_m0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for HDMI/osd_rom_m1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for HDMI/osd_rom_m2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for dacout/instance_name. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:13 ; elapsed = 00:01:18 . Memory (MB): peak = 897.375 ; gain = 538.711
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "Clk_Divide1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Clk_Divide1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "coeff3" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "coeff5" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "coeff23" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "coeff29" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element coeff2_reg was removed.  [C:/Users/Moon/Desktop/PLD_filter/PLD_filter1.srcs/sources_1/new/FIR_128.v:176]
WARNING: [Synth 8-6014] Unused sequential element coeff4_reg was removed.  [C:/Users/Moon/Desktop/PLD_filter/PLD_filter1.srcs/sources_1/new/FIR_128.v:178]
WARNING: [Synth 8-6014] Unused sequential element coeff13_reg was removed.  [C:/Users/Moon/Desktop/PLD_filter/PLD_filter1.srcs/sources_1/new/FIR_128.v:187]
WARNING: [Synth 8-6014] Unused sequential element coeff17_reg was removed.  [C:/Users/Moon/Desktop/PLD_filter/PLD_filter1.srcs/sources_1/new/FIR_128.v:191]
WARNING: [Synth 8-6014] Unused sequential element coeff18_reg was removed.  [C:/Users/Moon/Desktop/PLD_filter/PLD_filter1.srcs/sources_1/new/FIR_128.v:192]
WARNING: [Synth 8-6014] Unused sequential element coeff19_reg was removed.  [C:/Users/Moon/Desktop/PLD_filter/PLD_filter1.srcs/sources_1/new/FIR_128.v:193]
WARNING: [Synth 8-6014] Unused sequential element coeff20_reg was removed.  [C:/Users/Moon/Desktop/PLD_filter/PLD_filter1.srcs/sources_1/new/FIR_128.v:194]
WARNING: [Synth 8-6014] Unused sequential element coeff21_reg was removed.  [C:/Users/Moon/Desktop/PLD_filter/PLD_filter1.srcs/sources_1/new/FIR_128.v:195]
WARNING: [Synth 8-6014] Unused sequential element coeff22_reg was removed.  [C:/Users/Moon/Desktop/PLD_filter/PLD_filter1.srcs/sources_1/new/FIR_128.v:196]
WARNING: [Synth 8-6014] Unused sequential element coeff23_reg was removed.  [C:/Users/Moon/Desktop/PLD_filter/PLD_filter1.srcs/sources_1/new/FIR_128.v:197]
WARNING: [Synth 8-6014] Unused sequential element coeff24_reg was removed.  [C:/Users/Moon/Desktop/PLD_filter/PLD_filter1.srcs/sources_1/new/FIR_128.v:198]
WARNING: [Synth 8-6014] Unused sequential element coeff25_reg was removed.  [C:/Users/Moon/Desktop/PLD_filter/PLD_filter1.srcs/sources_1/new/FIR_128.v:199]
WARNING: [Synth 8-6014] Unused sequential element coeff26_reg was removed.  [C:/Users/Moon/Desktop/PLD_filter/PLD_filter1.srcs/sources_1/new/FIR_128.v:200]
WARNING: [Synth 8-6014] Unused sequential element coeff27_reg was removed.  [C:/Users/Moon/Desktop/PLD_filter/PLD_filter1.srcs/sources_1/new/FIR_128.v:201]
WARNING: [Synth 8-6014] Unused sequential element coeff28_reg was removed.  [C:/Users/Moon/Desktop/PLD_filter/PLD_filter1.srcs/sources_1/new/FIR_128.v:202]
WARNING: [Synth 8-6014] Unused sequential element coeff37_reg was removed.  [C:/Users/Moon/Desktop/PLD_filter/PLD_filter1.srcs/sources_1/new/FIR_128.v:211]
WARNING: [Synth 8-6014] Unused sequential element coeff41_reg was removed.  [C:/Users/Moon/Desktop/PLD_filter/PLD_filter1.srcs/sources_1/new/FIR_128.v:215]
WARNING: [Synth 8-6014] Unused sequential element coeff42_reg was removed.  [C:/Users/Moon/Desktop/PLD_filter/PLD_filter1.srcs/sources_1/new/FIR_128.v:216]
WARNING: [Synth 8-6014] Unused sequential element coeff43_reg was removed.  [C:/Users/Moon/Desktop/PLD_filter/PLD_filter1.srcs/sources_1/new/FIR_128.v:217]
WARNING: [Synth 8-6014] Unused sequential element coeff44_reg was removed.  [C:/Users/Moon/Desktop/PLD_filter/PLD_filter1.srcs/sources_1/new/FIR_128.v:218]
WARNING: [Synth 8-6014] Unused sequential element coeff45_reg was removed.  [C:/Users/Moon/Desktop/PLD_filter/PLD_filter1.srcs/sources_1/new/FIR_128.v:219]
WARNING: [Synth 8-6014] Unused sequential element coeff46_reg was removed.  [C:/Users/Moon/Desktop/PLD_filter/PLD_filter1.srcs/sources_1/new/FIR_128.v:220]
WARNING: [Synth 8-6014] Unused sequential element coeff47_reg was removed.  [C:/Users/Moon/Desktop/PLD_filter/PLD_filter1.srcs/sources_1/new/FIR_128.v:221]
WARNING: [Synth 8-6014] Unused sequential element coeff48_reg was removed.  [C:/Users/Moon/Desktop/PLD_filter/PLD_filter1.srcs/sources_1/new/FIR_128.v:222]
WARNING: [Synth 8-6014] Unused sequential element coeff49_reg was removed.  [C:/Users/Moon/Desktop/PLD_filter/PLD_filter1.srcs/sources_1/new/FIR_128.v:223]
WARNING: [Synth 8-6014] Unused sequential element coeff50_reg was removed.  [C:/Users/Moon/Desktop/PLD_filter/PLD_filter1.srcs/sources_1/new/FIR_128.v:224]
WARNING: [Synth 8-6014] Unused sequential element coeff51_reg was removed.  [C:/Users/Moon/Desktop/PLD_filter/PLD_filter1.srcs/sources_1/new/FIR_128.v:225]
WARNING: [Synth 8-6014] Unused sequential element coeff52_reg was removed.  [C:/Users/Moon/Desktop/PLD_filter/PLD_filter1.srcs/sources_1/new/FIR_128.v:226]
WARNING: [Synth 8-6014] Unused sequential element coeff55_reg was removed.  [C:/Users/Moon/Desktop/PLD_filter/PLD_filter1.srcs/sources_1/new/FIR_128.v:229]
WARNING: [Synth 8-6014] Unused sequential element coeff56_reg was removed.  [C:/Users/Moon/Desktop/PLD_filter/PLD_filter1.srcs/sources_1/new/FIR_128.v:230]
WARNING: [Synth 8-6014] Unused sequential element coeff57_reg was removed.  [C:/Users/Moon/Desktop/PLD_filter/PLD_filter1.srcs/sources_1/new/FIR_128.v:231]
WARNING: [Synth 8-6014] Unused sequential element coeff58_reg was removed.  [C:/Users/Moon/Desktop/PLD_filter/PLD_filter1.srcs/sources_1/new/FIR_128.v:232]
WARNING: [Synth 8-6014] Unused sequential element coeff59_reg was removed.  [C:/Users/Moon/Desktop/PLD_filter/PLD_filter1.srcs/sources_1/new/FIR_128.v:233]
WARNING: [Synth 8-6014] Unused sequential element coeff60_reg was removed.  [C:/Users/Moon/Desktop/PLD_filter/PLD_filter1.srcs/sources_1/new/FIR_128.v:234]
WARNING: [Synth 8-6014] Unused sequential element coeff61_reg was removed.  [C:/Users/Moon/Desktop/PLD_filter/PLD_filter1.srcs/sources_1/new/FIR_128.v:235]
INFO: [Synth 8-802] inferred FSM for state register 'cur_st_reg' in module 'uart_rx'
INFO: [Synth 8-5546] ROM "nxt_st" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "nxt_st" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "receive_ack" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_i" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nxt_st" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'cur_st_reg' in module 'uart_rx_blue'
INFO: [Synth 8-5546] ROM "nxt_st" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "receive_ack" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data_i" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "count" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nxt_st" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'cur_state_reg' in module 'i2c_drive'
INFO: [Synth 8-5546] ROM "dri_clk" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "scl" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "scl" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "scl" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "scl" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "sda_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sda_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "sda_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "sda_out" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "sda_dir" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sda_dir" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sda_dir" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sda_dir" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sda_dir" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sda_dir" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "i2c_done" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "st_done" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "st_done" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "st_done" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "st_done" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "st_done" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "st_done" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "data_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "i2c_data_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "i2c_exec" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'state_current_reg' in module 'Freq_Cal'
INFO: [Synth 8-5544] ROM "state_next" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "max_data_o" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "trigger_cnt" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_next" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_next" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_next" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "en_trigger" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "flg_trigger" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "oscillo_en_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "LED_IO" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "LED_IO2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "data" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "data_dac" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              000 |                             0000
                 RECEIVE |                              100 |                             0001
                   IDLE2 |                              011 |                             0010
                RECEIVE2 |                              010 |                             0011
             RECEIVE_END |                              001 |                             0100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cur_st_reg' using encoding 'sequential' in module 'uart_rx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              001 |                             0000
                 RECEIVE |                              010 |                             0001
             RECEIVE_END |                              100 |                             0010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cur_st_reg' using encoding 'one-hot' in module 'uart_rx_blue'
INFO: [Synth 8-3898] No Re-encoding of one hot register 'cur_state_reg' in module 'fsm22C35CD7F800'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 ST_IDLE |                             0100 |                               00
              ST_START_H |                             0010 |                               01
              ST_START_L |                             1000 |                               10
                 ST_WAIT |                             0001 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_current_reg' using encoding 'one-hot' in module 'Freq_Cal'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:17 ; elapsed = 00:01:22 . Memory (MB): peak = 897.375 ; gain = 538.711
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     35 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 13    
	   2 Input     28 Bit       Adders := 2     
	   2 Input     21 Bit       Adders := 8     
	   2 Input     20 Bit       Adders := 16    
	   2 Input     19 Bit       Adders := 32    
	  10 Input     18 Bit       Adders := 1     
	   2 Input     15 Bit       Adders := 3     
	   3 Input     15 Bit       Adders := 4     
	   3 Input     14 Bit       Adders := 1     
	   2 Input     14 Bit       Adders := 2     
	   2 Input     13 Bit       Adders := 1     
	   4 Input     12 Bit       Adders := 1     
	   3 Input     12 Bit       Adders := 23    
	   2 Input     12 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 5     
	   2 Input      9 Bit       Adders := 65    
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
	   3 Input      6 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 7     
	   3 Input      5 Bit       Adders := 9     
	   4 Input      5 Bit       Adders := 3     
	   2 Input      4 Bit       Adders := 5     
	   8 Input      4 Bit       Adders := 6     
+---XORs : 
	   2 Input      1 Bit         XORs := 42    
+---Registers : 
	               35 Bit    Registers := 1     
	               32 Bit    Registers := 3     
	               31 Bit    Registers := 2     
	               24 Bit    Registers := 35    
	               21 Bit    Registers := 9     
	               20 Bit    Registers := 17    
	               19 Bit    Registers := 33    
	               18 Bit    Registers := 65    
	               16 Bit    Registers := 3     
	               15 Bit    Registers := 2     
	               12 Bit    Registers := 2     
	               11 Bit    Registers := 3     
	               10 Bit    Registers := 4     
	                9 Bit    Registers := 133   
	                8 Bit    Registers := 150   
	                7 Bit    Registers := 1     
	                5 Bit    Registers := 7     
	                4 Bit    Registers := 16    
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 8     
	                1 Bit    Registers := 157   
+---Muxes : 
	   2 Input     35 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 3     
	   3 Input     31 Bit        Muxes := 2     
	   2 Input     24 Bit        Muxes := 2     
	   4 Input     24 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 10    
	   4 Input     10 Bit        Muxes := 3     
	   2 Input      9 Bit        Muxes := 125   
	   4 Input      9 Bit        Muxes := 18    
	   3 Input      9 Bit        Muxes := 14    
	   8 Input      9 Bit        Muxes := 16    
	   7 Input      9 Bit        Muxes := 8     
	   6 Input      9 Bit        Muxes := 2     
	   5 Input      9 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 22    
	   9 Input      8 Bit        Muxes := 13    
	   8 Input      8 Bit        Muxes := 1     
	  22 Input      8 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 40    
	   8 Input      7 Bit        Muxes := 16    
	   9 Input      7 Bit        Muxes := 10    
	   3 Input      7 Bit        Muxes := 1     
	  31 Input      7 Bit        Muxes := 1     
	  29 Input      7 Bit        Muxes := 1     
	  33 Input      7 Bit        Muxes := 1     
	  22 Input      7 Bit        Muxes := 1     
	   6 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 4     
	   2 Input      5 Bit        Muxes := 12    
	   2 Input      4 Bit        Muxes := 9     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 5     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 93    
	   8 Input      1 Bit        Muxes := 2     
	  26 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 4     
	   5 Input      1 Bit        Muxes := 1     
	  31 Input      1 Bit        Muxes := 6     
	  29 Input      1 Bit        Muxes := 6     
	  33 Input      1 Bit        Muxes := 5     
	  22 Input      1 Bit        Muxes := 6     
	   6 Input      1 Bit        Muxes := 5     
	  56 Input      1 Bit        Muxes := 2     
	   9 Input      1 Bit        Muxes := 11    
	   4 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module top_128 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 2     
Module FIR_128 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     21 Bit       Adders := 8     
	   2 Input     20 Bit       Adders := 16    
	   2 Input     19 Bit       Adders := 32    
	  10 Input     18 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 64    
+---Registers : 
	               31 Bit    Registers := 2     
	               21 Bit    Registers := 9     
	               20 Bit    Registers := 17    
	               19 Bit    Registers := 33    
	               18 Bit    Registers := 65    
	                9 Bit    Registers := 130   
	                8 Bit    Registers := 129   
+---Muxes : 
	   3 Input     31 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 122   
	   4 Input      9 Bit        Muxes := 18    
	   3 Input      9 Bit        Muxes := 14    
	   8 Input      9 Bit        Muxes := 16    
	   7 Input      9 Bit        Muxes := 8     
	   6 Input      9 Bit        Muxes := 2     
	   5 Input      9 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 15    
	   9 Input      8 Bit        Muxes := 11    
	   8 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 33    
	   8 Input      7 Bit        Muxes := 16    
	   9 Input      7 Bit        Muxes := 9     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
	   8 Input      1 Bit        Muxes := 2     
Module DACtest_128 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	  26 Input      1 Bit        Muxes := 3     
Module clk_div 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module uart_rx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 1     
+---Muxes : 
	   3 Input      7 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
Module uart_top 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
Module uart_rx_blue 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
Module uart_blue 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     28 Bit       Adders := 1     
Module i2c_drive 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	  22 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   9 Input      8 Bit        Muxes := 2     
	  31 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 6     
	  29 Input      7 Bit        Muxes := 1     
	  33 Input      7 Bit        Muxes := 1     
	  22 Input      7 Bit        Muxes := 1     
	   6 Input      7 Bit        Muxes := 1     
	   9 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 29    
	  31 Input      1 Bit        Muxes := 6     
	  29 Input      1 Bit        Muxes := 6     
	  33 Input      1 Bit        Muxes := 5     
	  22 Input      1 Bit        Muxes := 6     
	   6 Input      1 Bit        Muxes := 5     
	  56 Input      1 Bit        Muxes := 2     
	   9 Input      1 Bit        Muxes := 11    
Module MCP4725_init 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     15 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               15 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     15 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module Driver_HDMI 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 6     
	   4 Input     12 Bit       Adders := 1     
	   3 Input     12 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   3 Input      6 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module Freq_Cal 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     35 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 3     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               35 Bit    Registers := 1     
	               32 Bit    Registers := 3     
	                8 Bit    Registers := 6     
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     35 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 6     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
Module bindec 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 8     
Module blk_mem_gen_mux 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module blk_mem_gen_mux__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module Driver_ADC 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     15 Bit       Adders := 4     
	   2 Input     15 Bit       Adders := 2     
	   3 Input     14 Bit       Adders := 1     
	   2 Input     14 Bit       Adders := 2     
	   2 Input     13 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 1     
	               15 Bit    Registers := 1     
	               11 Bit    Registers := 2     
	                8 Bit    Registers := 3     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module video_generator 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 3     
+---Registers : 
	               24 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input     24 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module timing_gen_xy 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module osd_display 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     12 Bit       Adders := 2     
+---Registers : 
	               24 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module num_display__xdcDup__1 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 1     
Module num_display 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 1     
Module SyncAsync 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module SyncAsync__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module ClockGen 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module TMDS_Encoder 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      5 Bit       Adders := 3     
	   4 Input      5 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   8 Input      4 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 14    
+---Registers : 
	               10 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 6     
+---Muxes : 
	   4 Input     10 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 3     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 3     
Module HDMI_top 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 90 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5544] ROM "p_1_out0" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_1_out0" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_1_out0" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_1_out0" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_1_out0" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_1_out0" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_1_out0" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_1_out0" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_1_out0" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_1_out0" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "coeff23" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "coeff29" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "coeff3" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "coeff5" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Clk_Divide1" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element u_i2c_drive/data_r_reg was removed.  [C:/Users/Moon/Desktop/PLD_filter/PLD_filter1.srcs/sources_1/new/i2c_drive.v:164]
WARNING: [Synth 8-6014] Unused sequential element u_i2c_drive/i2c_data_r_reg was removed.  [C:/Users/Moon/Desktop/PLD_filter/PLD_filter1.srcs/sources_1/new/i2c_drive.v:165]
WARNING: [Synth 8-6014] Unused sequential element u_i2c_drive/i2c_done_reg was removed.  [C:/Users/Moon/Desktop/PLD_filter/PLD_filter1.srcs/sources_1/new/i2c_drive.v:161]
INFO: [Synth 8-5546] ROM "u_i2c_drive/dri_clk" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "u_i2c_drive/sda_dir" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "u_i2c_drive/st_done" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "u_MCP4725_init/i2c_exec" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ENOUT" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ENOUT" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ENOUT" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ENOUT" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ENOUT" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ENOUT" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ENOUT" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ENOUT" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "oscillo_en_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'DataEncoders[1].DataEncoder/pC1_1_reg' into 'DataEncoders[1].DataEncoder/pC0_1_reg' [c:/Users/Moon/Desktop/PLD_filter/PLD_filter1.srcs/sources_1/ip/rgb2dvi_0/src/TMDS_Encoder.vhd:115]
INFO: [Synth 8-4471] merging register 'DataEncoders[1].DataEncoder/pC1_2_reg' into 'DataEncoders[1].DataEncoder/pC0_2_reg' [c:/Users/Moon/Desktop/PLD_filter/PLD_filter1.srcs/sources_1/ip/rgb2dvi_0/src/TMDS_Encoder.vhd:149]
INFO: [Synth 8-4471] merging register 'DataEncoders[1].DataEncoder/pVde_1_reg' into 'DataEncoders[0].DataEncoder/pVde_1_reg' [c:/Users/Moon/Desktop/PLD_filter/PLD_filter1.srcs/sources_1/ip/rgb2dvi_0/src/TMDS_Encoder.vhd:110]
INFO: [Synth 8-4471] merging register 'DataEncoders[1].DataEncoder/pVde_2_reg' into 'DataEncoders[0].DataEncoder/pVde_2_reg' [c:/Users/Moon/Desktop/PLD_filter/PLD_filter1.srcs/sources_1/ip/rgb2dvi_0/src/TMDS_Encoder.vhd:150]
INFO: [Synth 8-4471] merging register 'DataEncoders[2].DataEncoder/pC0_1_reg' into 'DataEncoders[1].DataEncoder/pC0_1_reg' [c:/Users/Moon/Desktop/PLD_filter/PLD_filter1.srcs/sources_1/ip/rgb2dvi_0/src/TMDS_Encoder.vhd:114]
INFO: [Synth 8-4471] merging register 'DataEncoders[2].DataEncoder/pC0_2_reg' into 'DataEncoders[1].DataEncoder/pC0_2_reg' [c:/Users/Moon/Desktop/PLD_filter/PLD_filter1.srcs/sources_1/ip/rgb2dvi_0/src/TMDS_Encoder.vhd:148]
INFO: [Synth 8-4471] merging register 'DataEncoders[2].DataEncoder/pC1_1_reg' into 'DataEncoders[1].DataEncoder/pC0_1_reg' [c:/Users/Moon/Desktop/PLD_filter/PLD_filter1.srcs/sources_1/ip/rgb2dvi_0/src/TMDS_Encoder.vhd:115]
INFO: [Synth 8-4471] merging register 'DataEncoders[2].DataEncoder/pC1_2_reg' into 'DataEncoders[1].DataEncoder/pC0_2_reg' [c:/Users/Moon/Desktop/PLD_filter/PLD_filter1.srcs/sources_1/ip/rgb2dvi_0/src/TMDS_Encoder.vhd:149]
INFO: [Synth 8-4471] merging register 'DataEncoders[2].DataEncoder/pVde_1_reg' into 'DataEncoders[0].DataEncoder/pVde_1_reg' [c:/Users/Moon/Desktop/PLD_filter/PLD_filter1.srcs/sources_1/ip/rgb2dvi_0/src/TMDS_Encoder.vhd:110]
INFO: [Synth 8-4471] merging register 'DataEncoders[2].DataEncoder/pVde_2_reg' into 'DataEncoders[0].DataEncoder/pVde_2_reg' [c:/Users/Moon/Desktop/PLD_filter/PLD_filter1.srcs/sources_1/ip/rgb2dvi_0/src/TMDS_Encoder.vhd:150]
WARNING: [Synth 8-6014] Unused sequential element DataEncoders[1].DataEncoder/pC1_1_reg was removed.  [c:/Users/Moon/Desktop/PLD_filter/PLD_filter1.srcs/sources_1/ip/rgb2dvi_0/src/TMDS_Encoder.vhd:115]
WARNING: [Synth 8-6014] Unused sequential element DataEncoders[1].DataEncoder/pC1_2_reg was removed.  [c:/Users/Moon/Desktop/PLD_filter/PLD_filter1.srcs/sources_1/ip/rgb2dvi_0/src/TMDS_Encoder.vhd:149]
WARNING: [Synth 8-6014] Unused sequential element DataEncoders[1].DataEncoder/pVde_1_reg was removed.  [c:/Users/Moon/Desktop/PLD_filter/PLD_filter1.srcs/sources_1/ip/rgb2dvi_0/src/TMDS_Encoder.vhd:110]
WARNING: [Synth 8-6014] Unused sequential element DataEncoders[1].DataEncoder/pVde_2_reg was removed.  [c:/Users/Moon/Desktop/PLD_filter/PLD_filter1.srcs/sources_1/ip/rgb2dvi_0/src/TMDS_Encoder.vhd:150]
WARNING: [Synth 8-6014] Unused sequential element DataEncoders[2].DataEncoder/pC0_1_reg was removed.  [c:/Users/Moon/Desktop/PLD_filter/PLD_filter1.srcs/sources_1/ip/rgb2dvi_0/src/TMDS_Encoder.vhd:114]
WARNING: [Synth 8-6014] Unused sequential element DataEncoders[2].DataEncoder/pC0_2_reg was removed.  [c:/Users/Moon/Desktop/PLD_filter/PLD_filter1.srcs/sources_1/ip/rgb2dvi_0/src/TMDS_Encoder.vhd:148]
WARNING: [Synth 8-6014] Unused sequential element DataEncoders[2].DataEncoder/pC1_1_reg was removed.  [c:/Users/Moon/Desktop/PLD_filter/PLD_filter1.srcs/sources_1/ip/rgb2dvi_0/src/TMDS_Encoder.vhd:115]
WARNING: [Synth 8-6014] Unused sequential element DataEncoders[2].DataEncoder/pC1_2_reg was removed.  [c:/Users/Moon/Desktop/PLD_filter/PLD_filter1.srcs/sources_1/ip/rgb2dvi_0/src/TMDS_Encoder.vhd:149]
WARNING: [Synth 8-6014] Unused sequential element DataEncoders[2].DataEncoder/pVde_1_reg was removed.  [c:/Users/Moon/Desktop/PLD_filter/PLD_filter1.srcs/sources_1/ip/rgb2dvi_0/src/TMDS_Encoder.vhd:110]
WARNING: [Synth 8-6014] Unused sequential element DataEncoders[2].DataEncoder/pVde_2_reg was removed.  [c:/Users/Moon/Desktop/PLD_filter/PLD_filter1.srcs/sources_1/ip/rgb2dvi_0/src/TMDS_Encoder.vhd:150]
DSP Report: Generating DSP freq_kHz, operation Mode is: C+A*(B:0x64).
DSP Report: operator freq_kHz is absorbed into DSP freq_kHz.
DSP Report: operator freq_kHz0 is absorbed into DSP freq_kHz.
INFO: [Synth 8-5546] ROM "LED_IO" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "LED_IO2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3886] merging instance 'HDMI/Driver_ADC_0/trigger_gate_i_reg[0]' (FDC) to 'HDMI/Driver_ADC_0/oscillo_scale_i_reg[3]'
INFO: [Synth 8-3886] merging instance 'HDMI/Driver_ADC_0/trigger_gate_i_reg[1]' (FDC) to 'HDMI/Driver_ADC_0/oscillo_scale_i_reg[3]'
INFO: [Synth 8-3886] merging instance 'HDMI/Driver_ADC_0/trigger_gate_i_reg[2]' (FDC) to 'HDMI/Driver_ADC_0/oscillo_scale_i_reg[3]'
INFO: [Synth 8-3886] merging instance 'HDMI/Driver_ADC_0/trigger_gate_i_reg[3]' (FDC) to 'HDMI/Driver_ADC_0/oscillo_scale_i_reg[3]'
INFO: [Synth 8-3886] merging instance 'HDMI/Driver_ADC_0/trigger_gate_i_reg[4]' (FDC) to 'HDMI/Driver_ADC_0/oscillo_scale_i_reg[3]'
INFO: [Synth 8-3886] merging instance 'HDMI/Driver_ADC_0/trigger_gate_i_reg[5]' (FDC) to 'HDMI/Driver_ADC_0/oscillo_scale_i_reg[3]'
INFO: [Synth 8-3886] merging instance 'HDMI/Driver_ADC_0/trigger_gate_i_reg[6]' (FDC) to 'HDMI/Driver_ADC_0/oscillo_scale_i_reg[3]'
INFO: [Synth 8-3886] merging instance 'HDMI/Driver_ADC_0/trigger_gate_i_reg[7]' (FDC) to 'HDMI/Driver_ADC_0/oscillo_scale_i_reg[2]'
INFO: [Synth 8-3886] merging instance 'HDMI/Driver_ADC_0/oscillo_offset_i_reg[0]' (FDC) to 'HDMI/Driver_ADC_0/oscillo_scale_i_reg[3]'
INFO: [Synth 8-3886] merging instance 'HDMI/Driver_ADC_0/oscillo_offset_i_reg[1]' (FDC) to 'HDMI/Driver_ADC_0/oscillo_scale_i_reg[3]'
INFO: [Synth 8-3886] merging instance 'HDMI/Driver_ADC_0/oscillo_offset_i_reg[2]' (FDC) to 'HDMI/Driver_ADC_0/oscillo_scale_i_reg[2]'
INFO: [Synth 8-3886] merging instance 'HDMI/Driver_ADC_0/oscillo_offset_i_reg[3]' (FDC) to 'HDMI/Driver_ADC_0/oscillo_scale_i_reg[3]'
INFO: [Synth 8-3886] merging instance 'HDMI/Driver_ADC_0/oscillo_offset_i_reg[4]' (FDC) to 'HDMI/Driver_ADC_0/oscillo_scale_i_reg[3]'
INFO: [Synth 8-3886] merging instance 'HDMI/Driver_ADC_0/oscillo_offset_i_reg[5]' (FDC) to 'HDMI/Driver_ADC_0/oscillo_scale_i_reg[2]'
INFO: [Synth 8-3886] merging instance 'HDMI/Driver_ADC_0/oscillo_offset_i_reg[6]' (FDC) to 'HDMI/Driver_ADC_0/oscillo_scale_i_reg[2]'
INFO: [Synth 8-3886] merging instance 'HDMI/Driver_ADC_0/oscillo_offset_i_reg[7]' (FDC) to 'HDMI/Driver_ADC_0/oscillo_scale_i_reg[3]'
INFO: [Synth 8-3886] merging instance 'HDMI/Driver_ADC_0/oscillo_offset_i_reg[8]' (FDC) to 'HDMI/Driver_ADC_0/oscillo_scale_i_reg[3]'
INFO: [Synth 8-3886] merging instance 'HDMI/Driver_ADC_0/oscillo_offset_i_reg[9]' (FDC) to 'HDMI/Driver_ADC_0/oscillo_scale_i_reg[3]'
INFO: [Synth 8-3886] merging instance 'HDMI/Driver_ADC_0/oscillo_offset_i_reg[10]' (FDC) to 'HDMI/Driver_ADC_0/oscillo_scale_i_reg[3]'
INFO: [Synth 8-3886] merging instance 'HDMI/Driver_ADC_0/oscillo_scale_i_reg[0]' (FDC) to 'HDMI/Driver_ADC_0/oscillo_scale_i_reg[2]'
INFO: [Synth 8-3886] merging instance 'HDMI/Driver_ADC_0/oscillo_scale_i_reg[1]' (FDC) to 'HDMI/Driver_ADC_0/oscillo_scale_i_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (HDMI/Driver_ADC_0/\oscillo_scale_i_reg[3] )
INFO: [Synth 8-3886] merging instance 'HDMI/max_display/osd_display_0/pos_vs_d0_reg' (FD) to 'HDMI/max_display/osd_display_1/timing_gen_xy_m0/vs_d0_reg'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (HDMI/HDMI0/video_mode_i_reg)
INFO: [Synth 8-3886] merging instance 'HDMI/max_display/osd_display_1/pos_vs_d0_reg' (FD) to 'HDMI/max_display/osd_display_2/timing_gen_xy_m0/vs_d0_reg'
INFO: [Synth 8-3886] merging instance 'HDMI/video_adc/rgb_data_o_reg[0]' (FDC) to 'HDMI/video_adc/rgb_data_o_reg[1]'
INFO: [Synth 8-3886] merging instance 'HDMI/video_adc/rgb_data_o_reg[1]' (FDC) to 'HDMI/video_adc/rgb_data_o_reg[2]'
INFO: [Synth 8-3886] merging instance 'HDMI/video_adc/rgb_data_o_reg[2]' (FDC) to 'HDMI/video_adc/rgb_data_o_reg[3]'
INFO: [Synth 8-3886] merging instance 'HDMI/video_adc/rgb_data_o_reg[3]' (FDC) to 'HDMI/video_adc/rgb_data_o_reg[4]'
INFO: [Synth 8-3886] merging instance 'HDMI/video_adc/rgb_data_o_reg[4]' (FDC) to 'HDMI/video_adc/rgb_data_o_reg[5]'
INFO: [Synth 8-3886] merging instance 'HDMI/video_adc/rgb_data_o_reg[5]' (FDC) to 'HDMI/video_adc/rgb_data_o_reg[6]'
INFO: [Synth 8-3886] merging instance 'HDMI/video_adc/rgb_data_o_reg[6]' (FDC) to 'HDMI/video_adc/rgb_data_o_reg[7]'
INFO: [Synth 8-3886] merging instance 'HDMI/video_adc/rgb_data_o_reg[7]' (FDC) to 'HDMI/video_adc/rgb_data_o_reg[16]'
INFO: [Synth 8-3886] merging instance 'HDMI/video_adc/rgb_data_o_reg[8]' (FDC) to 'HDMI/video_adc/rgb_data_o_reg[15]'
INFO: [Synth 8-3886] merging instance 'HDMI/video_adc/rgb_data_o_reg[9]' (FDC) to 'HDMI/video_adc/rgb_data_o_reg[15]'
INFO: [Synth 8-3886] merging instance 'HDMI/video_adc/rgb_data_o_reg[10]' (FDC) to 'HDMI/video_adc/rgb_data_o_reg[15]'
INFO: [Synth 8-3886] merging instance 'HDMI/video_adc/rgb_data_o_reg[11]' (FDC) to 'HDMI/video_adc/rgb_data_o_reg[15]'
INFO: [Synth 8-3886] merging instance 'HDMI/video_adc/rgb_data_o_reg[12]' (FDC) to 'HDMI/video_adc/rgb_data_o_reg[15]'
INFO: [Synth 8-3886] merging instance 'HDMI/video_adc/rgb_data_o_reg[13]' (FDC) to 'HDMI/video_adc/rgb_data_o_reg[15]'
INFO: [Synth 8-3886] merging instance 'HDMI/video_adc/rgb_data_o_reg[14]' (FDC) to 'HDMI/video_adc/rgb_data_o_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (HDMI/video_adc/\rgb_data_o_reg[15] )
INFO: [Synth 8-3886] merging instance 'HDMI/video_adc/rgb_data_o_reg[16]' (FDC) to 'HDMI/video_adc/rgb_data_o_reg[17]'
INFO: [Synth 8-3886] merging instance 'HDMI/video_adc/rgb_data_o_reg[17]' (FDC) to 'HDMI/video_adc/rgb_data_o_reg[18]'
INFO: [Synth 8-3886] merging instance 'HDMI/video_adc/rgb_data_o_reg[18]' (FDC) to 'HDMI/video_adc/rgb_data_o_reg[19]'
INFO: [Synth 8-3886] merging instance 'HDMI/video_adc/rgb_data_o_reg[19]' (FDC) to 'HDMI/video_adc/rgb_data_o_reg[20]'
INFO: [Synth 8-3886] merging instance 'HDMI/video_adc/rgb_data_o_reg[20]' (FDC) to 'HDMI/video_adc/rgb_data_o_reg[21]'
INFO: [Synth 8-3886] merging instance 'HDMI/video_adc/rgb_data_o_reg[21]' (FDC) to 'HDMI/video_adc/rgb_data_o_reg[22]'
INFO: [Synth 8-3886] merging instance 'HDMI/video_adc/rgb_data_o_reg[22]' (FDC) to 'HDMI/video_adc/rgb_data_o_reg[23]'
INFO: [Synth 8-3886] merging instance 'HDMI/max_display/osd_display_2/pos_vs_d0_reg' (FD) to 'HDMI/max_display/osd_display_dot/timing_gen_xy_m0/vs_d0_reg'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (HDMI/max_display/cs_reg)
INFO: [Synth 8-3886] merging instance 'HDMI/max_display/osd_display_1/timing_gen_xy_m0/vs_d1_reg' (FD) to 'HDMI/max_display/osd_display_0/pos_vs_d1_reg'
INFO: [Synth 8-3886] merging instance 'HDMI/freq_display/osd_display_0/pos_vs_d0_reg' (FD) to 'HDMI/freq_display/osd_display_1/timing_gen_xy_m0/vs_d0_reg'
INFO: [Synth 8-3886] merging instance 'HDMI/max_display/osd_display_2/timing_gen_xy_m0/vs_d1_reg' (FD) to 'HDMI/max_display/osd_display_1/pos_vs_d1_reg'
INFO: [Synth 8-3886] merging instance 'HDMI/freq_display/osd_display_1/pos_vs_d0_reg' (FD) to 'HDMI/freq_display/osd_display_2/timing_gen_xy_m0/vs_d0_reg'
INFO: [Synth 8-3886] merging instance 'HDMI/Driver_ADC_0/Freq_Cal_0/trigger_gate_i_reg[0]' (FDC) to 'HDMI/Driver_ADC_0/Freq_Cal_0/trigger_gate_i_reg[6]'
INFO: [Synth 8-3886] merging instance 'HDMI/Driver_ADC_0/Freq_Cal_0/trigger_gate_i_reg[1]' (FDC) to 'HDMI/Driver_ADC_0/Freq_Cal_0/trigger_gate_i_reg[6]'
INFO: [Synth 8-3886] merging instance 'HDMI/Driver_ADC_0/Freq_Cal_0/trigger_gate_i_reg[2]' (FDC) to 'HDMI/Driver_ADC_0/Freq_Cal_0/trigger_gate_i_reg[6]'
INFO: [Synth 8-3886] merging instance 'HDMI/Driver_ADC_0/Freq_Cal_0/trigger_gate_i_reg[3]' (FDC) to 'HDMI/Driver_ADC_0/Freq_Cal_0/trigger_gate_i_reg[6]'
INFO: [Synth 8-3886] merging instance 'HDMI/Driver_ADC_0/Freq_Cal_0/trigger_gate_i_reg[4]' (FDC) to 'HDMI/Driver_ADC_0/Freq_Cal_0/trigger_gate_i_reg[6]'
INFO: [Synth 8-3886] merging instance 'HDMI/Driver_ADC_0/Freq_Cal_0/trigger_gate_i_reg[5]' (FDC) to 'HDMI/Driver_ADC_0/Freq_Cal_0/trigger_gate_i_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (HDMI/Driver_ADC_0/\Freq_Cal_0/trigger_gate_i_reg[6] )
INFO: [Synth 8-3886] merging instance 'HDMI/max_display/osd_display_dot/timing_gen_xy_m0/vs_d1_reg' (FD) to 'HDMI/max_display/osd_display_2/pos_vs_d1_reg'
INFO: [Synth 8-3886] merging instance 'HDMI/freq_display/osd_display_2/pos_vs_d0_reg' (FD) to 'HDMI/freq_display/osd_display_dot/timing_gen_xy_m0/vs_d0_reg'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (HDMI/freq_display/cs_reg)
INFO: [Synth 8-3886] merging instance 'fir_instance/sample_65_reg[3]' (FDC) to 'fir_instance/add_data_64_reg[3]'
INFO: [Synth 8-3886] merging instance 'fir_instance/sample_65_reg[4]' (FDC) to 'fir_instance/add_data_64_reg[4]'
INFO: [Synth 8-3886] merging instance 'fir_instance/sample_65_reg[5]' (FDC) to 'fir_instance/add_data_64_reg[5]'
INFO: [Synth 8-3886] merging instance 'fir_instance/sample_65_reg[6]' (FDC) to 'fir_instance/add_data_64_reg[6]'
INFO: [Synth 8-3886] merging instance 'fir_instance/sample_65_reg[7]' (FDC) to 'fir_instance/add_data_64_reg[7]'
INFO: [Synth 8-3886] merging instance 'fir_instance/sample_65_reg[2]' (FDC) to 'fir_instance/add_data_64_reg[2]'
INFO: [Synth 8-3886] merging instance 'fir_instance/sample_65_reg[0]' (FDC) to 'fir_instance/add_data_64_reg[0]'
INFO: [Synth 8-3886] merging instance 'fir_instance/sample_65_reg[1]' (FDC) to 'fir_instance/add_data_64_reg[1]'
INFO: [Synth 8-3886] merging instance 'HDMI/freq_display/osd_display_1/timing_gen_xy_m0/vs_d1_reg' (FD) to 'HDMI/freq_display/osd_display_0/pos_vs_d1_reg'
INFO: [Synth 8-3886] merging instance 'fir_instance/coeff3_reg[7]' (FDSE) to 'fir_instance/coeff3_reg[8]'
INFO: [Synth 8-3886] merging instance 'fir_instance/coeff4_reg[7]' (FDE) to 'fir_instance/coeff4_reg[8]'
INFO: [Synth 8-3886] merging instance 'fir_instance/coeff5_reg[6]' (FDSE) to 'fir_instance/coeff5_reg[8]'
INFO: [Synth 8-3886] merging instance 'fir_instance/coeff5_reg[7]' (FDSE) to 'fir_instance/coeff5_reg[8]'
INFO: [Synth 8-3886] merging instance 'fir_instance/coeff5_reg[3]' (FDSE) to 'fir_instance/coeff5_reg[2]'
INFO: [Synth 8-3886] merging instance 'fir_instance/coeff6_reg[6]' (FDSE) to 'fir_instance/coeff6_reg[8]'
INFO: [Synth 8-3886] merging instance 'fir_instance/coeff6_reg[7]' (FDSE) to 'fir_instance/coeff6_reg[8]'
INFO: [Synth 8-3886] merging instance 'fir_instance/coeff7_reg[6]' (FDSE) to 'fir_instance/coeff7_reg[7]'
INFO: [Synth 8-3886] merging instance 'fir_instance/coeff7_reg[7]' (FDSE) to 'fir_instance/coeff7_reg[8]'
INFO: [Synth 8-3886] merging instance 'fir_instance/coeff8_reg[6]' (FDSE) to 'fir_instance/coeff8_reg[7]'
INFO: [Synth 8-3886] merging instance 'fir_instance/coeff8_reg[7]' (FDSE) to 'fir_instance/coeff8_reg[8]'
INFO: [Synth 8-3886] merging instance 'fir_instance/coeff65_reg[7]' (FDRE) to 'fir_instance/coeff65_reg[8]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fir_instance/\coeff65_reg[8] )
INFO: [Synth 8-3886] merging instance 'fir_instance/add_data_64_reg[7]' (FDC) to 'fir_instance/add_data_64_reg[8]'
INFO: [Synth 8-3886] merging instance 'fir_instance/coeff57_reg[7]' (FDE) to 'fir_instance/coeff58_reg[7]'
INFO: [Synth 8-3886] merging instance 'fir_instance/coeff57_reg[8]' (FDE) to 'fir_instance/coeff58_reg[7]'
INFO: [Synth 8-3886] merging instance 'fir_instance/coeff57_reg[5]' (FDE) to 'fir_instance/coeff58_reg[7]'
INFO: [Synth 8-3886] merging instance 'fir_instance/coeff58_reg[7]' (FDE) to 'fir_instance/coeff58_reg[8]'
INFO: [Synth 8-3886] merging instance 'fir_instance/coeff58_reg[8]' (FDE) to 'fir_instance/coeff60_reg[7]'
INFO: [Synth 8-3886] merging instance 'fir_instance/coeff59_reg[7]' (FDE) to 'fir_instance/coeff60_reg[7]'
INFO: [Synth 8-3886] merging instance 'fir_instance/coeff59_reg[8]' (FDE) to 'fir_instance/coeff60_reg[7]'
INFO: [Synth 8-3886] merging instance 'fir_instance/coeff60_reg[7]' (FDE) to 'fir_instance/coeff60_reg[8]'
INFO: [Synth 8-3886] merging instance 'fir_instance/coeff60_reg[8]' (FDE) to 'fir_instance/coeff56_reg[8]'
INFO: [Synth 8-3886] merging instance 'fir_instance/coeff61_reg[7]' (FDE) to 'fir_instance/coeff56_reg[8]'
INFO: [Synth 8-3886] merging instance 'fir_instance/coeff61_reg[8]' (FDE) to 'fir_instance/coeff56_reg[8]'
INFO: [Synth 8-3886] merging instance 'fir_instance/coeff62_reg[7]' (FDRE) to 'fir_instance/coeff62_reg[8]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fir_instance/\coeff62_reg[8] )
INFO: [Synth 8-3886] merging instance 'fir_instance/coeff63_reg[7]' (FDRE) to 'fir_instance/coeff63_reg[8]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fir_instance/\coeff63_reg[8] )
INFO: [Synth 8-3886] merging instance 'fir_instance/coeff64_reg[7]' (FDRE) to 'fir_instance/coeff64_reg[8]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fir_instance/\coeff64_reg[8] )
INFO: [Synth 8-3886] merging instance 'fir_instance/coeff49_reg[6]' (FDE) to 'fir_instance/coeff49_reg[7]'
INFO: [Synth 8-3886] merging instance 'fir_instance/coeff49_reg[7]' (FDE) to 'fir_instance/coeff49_reg[8]'
INFO: [Synth 8-3886] merging instance 'fir_instance/coeff50_reg[6]' (FDE) to 'fir_instance/coeff50_reg[8]'
INFO: [Synth 8-3886] merging instance 'fir_instance/coeff50_reg[7]' (FDE) to 'fir_instance/coeff50_reg[8]'
INFO: [Synth 8-3886] merging instance 'fir_instance/coeff51_reg[6]' (FDE) to 'fir_instance/coeff51_reg[7]'
INFO: [Synth 8-3886] merging instance 'fir_instance/coeff51_reg[7]' (FDE) to 'fir_instance/coeff51_reg[8]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fir_instance/\coeff56_reg[5] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (fir_instance/\coeff36_reg[8] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (fir_instance/\coeff37_reg[8] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (fir_instance/\coeff38_reg[8] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (fir_instance/\coeff39_reg[8] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (fir_instance/\coeff40_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dacout/u_MCP4725_init/i2c_data1_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dacout/u_MCP4725_init/i2c_data2_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dacout/u_i2c_drive/wr_flag_reg )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (fir_instance/\Clk_Divide2_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fir_instance/\Clk_Divide2_reg[30] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (fir_instance/\Clk_Divide1_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (fir_instance/\Clk_Divide1_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (HDMI/Driver_ADC_0/\addr_rd_reg[14] )
WARNING: [Synth 8-3332] Sequential element (add_level_8_reg[18]) is unused and will be removed from module FIR_128.
WARNING: [Synth 8-3332] Sequential element (add_level_7_reg[18]) is unused and will be removed from module FIR_128.
WARNING: [Synth 8-3332] Sequential element (add_level2_4_reg[19]) is unused and will be removed from module FIR_128.
WARNING: [Synth 8-3332] Sequential element (add_level2_4_reg[18]) is unused and will be removed from module FIR_128.
WARNING: [Synth 8-3332] Sequential element (add_level_6_reg[18]) is unused and will be removed from module FIR_128.
WARNING: [Synth 8-3332] Sequential element (add_level_5_reg[18]) is unused and will be removed from module FIR_128.
WARNING: [Synth 8-3332] Sequential element (add_level2_3_reg[19]) is unused and will be removed from module FIR_128.
WARNING: [Synth 8-3332] Sequential element (add_level2_3_reg[18]) is unused and will be removed from module FIR_128.
WARNING: [Synth 8-3332] Sequential element (add_level3_2_reg[20]) is unused and will be removed from module FIR_128.
WARNING: [Synth 8-3332] Sequential element (add_level3_2_reg[19]) is unused and will be removed from module FIR_128.
WARNING: [Synth 8-3332] Sequential element (add_level3_2_reg[18]) is unused and will be removed from module FIR_128.
WARNING: [Synth 8-3332] Sequential element (add_level_12_reg[18]) is unused and will be removed from module FIR_128.
WARNING: [Synth 8-3332] Sequential element (add_level_11_reg[18]) is unused and will be removed from module FIR_128.
WARNING: [Synth 8-3332] Sequential element (add_level2_6_reg[19]) is unused and will be removed from module FIR_128.
WARNING: [Synth 8-3332] Sequential element (add_level2_6_reg[18]) is unused and will be removed from module FIR_128.
WARNING: [Synth 8-3332] Sequential element (add_level_10_reg[18]) is unused and will be removed from module FIR_128.
WARNING: [Synth 8-3332] Sequential element (add_level_9_reg[18]) is unused and will be removed from module FIR_128.
WARNING: [Synth 8-3332] Sequential element (add_level2_5_reg[19]) is unused and will be removed from module FIR_128.
WARNING: [Synth 8-3332] Sequential element (add_level2_5_reg[18]) is unused and will be removed from module FIR_128.
WARNING: [Synth 8-3332] Sequential element (add_level3_3_reg[20]) is unused and will be removed from module FIR_128.
WARNING: [Synth 8-3332] Sequential element (add_level3_3_reg[19]) is unused and will be removed from module FIR_128.
WARNING: [Synth 8-3332] Sequential element (add_level3_3_reg[18]) is unused and will be removed from module FIR_128.
WARNING: [Synth 8-3332] Sequential element (add_level_16_reg[18]) is unused and will be removed from module FIR_128.
WARNING: [Synth 8-3332] Sequential element (add_level_15_reg[18]) is unused and will be removed from module FIR_128.
WARNING: [Synth 8-3332] Sequential element (add_level2_8_reg[19]) is unused and will be removed from module FIR_128.
WARNING: [Synth 8-3332] Sequential element (add_level2_8_reg[18]) is unused and will be removed from module FIR_128.
WARNING: [Synth 8-3332] Sequential element (add_level_14_reg[18]) is unused and will be removed from module FIR_128.
WARNING: [Synth 8-3332] Sequential element (add_level_13_reg[18]) is unused and will be removed from module FIR_128.
WARNING: [Synth 8-3332] Sequential element (add_level2_7_reg[19]) is unused and will be removed from module FIR_128.
WARNING: [Synth 8-3332] Sequential element (add_level2_7_reg[18]) is unused and will be removed from module FIR_128.
WARNING: [Synth 8-3332] Sequential element (add_level3_4_reg[20]) is unused and will be removed from module FIR_128.
WARNING: [Synth 8-3332] Sequential element (add_level3_4_reg[19]) is unused and will be removed from module FIR_128.
WARNING: [Synth 8-3332] Sequential element (add_level3_4_reg[18]) is unused and will be removed from module FIR_128.
WARNING: [Synth 8-3332] Sequential element (coeff40_reg[8]) is unused and will be removed from module FIR_128.
WARNING: [Synth 8-3332] Sequential element (coeff39_reg[8]) is unused and will be removed from module FIR_128.
WARNING: [Synth 8-3332] Sequential element (add_level_20_reg[18]) is unused and will be removed from module FIR_128.
WARNING: [Synth 8-3332] Sequential element (coeff38_reg[8]) is unused and will be removed from module FIR_128.
WARNING: [Synth 8-3332] Sequential element (add_level_19_reg[18]) is unused and will be removed from module FIR_128.
WARNING: [Synth 8-3332] Sequential element (add_level2_10_reg[19]) is unused and will be removed from module FIR_128.
WARNING: [Synth 8-3332] Sequential element (add_level2_10_reg[18]) is unused and will be removed from module FIR_128.
WARNING: [Synth 8-3332] Sequential element (coeff36_reg[8]) is unused and will be removed from module FIR_128.
WARNING: [Synth 8-3332] Sequential element (add_level_18_reg[18]) is unused and will be removed from module FIR_128.
WARNING: [Synth 8-3332] Sequential element (add_level_17_reg[18]) is unused and will be removed from module FIR_128.
WARNING: [Synth 8-3332] Sequential element (add_level2_9_reg[19]) is unused and will be removed from module FIR_128.
WARNING: [Synth 8-3332] Sequential element (add_level2_9_reg[18]) is unused and will be removed from module FIR_128.
WARNING: [Synth 8-3332] Sequential element (add_level3_5_reg[20]) is unused and will be removed from module FIR_128.
WARNING: [Synth 8-3332] Sequential element (add_level3_5_reg[19]) is unused and will be removed from module FIR_128.
WARNING: [Synth 8-3332] Sequential element (add_level3_5_reg[18]) is unused and will be removed from module FIR_128.
WARNING: [Synth 8-3332] Sequential element (add_level_24_reg[18]) is unused and will be removed from module FIR_128.
WARNING: [Synth 8-3332] Sequential element (add_level_23_reg[18]) is unused and will be removed from module FIR_128.
WARNING: [Synth 8-3332] Sequential element (add_level2_12_reg[19]) is unused and will be removed from module FIR_128.
WARNING: [Synth 8-3332] Sequential element (add_level2_12_reg[18]) is unused and will be removed from module FIR_128.
WARNING: [Synth 8-3332] Sequential element (add_level_22_reg[18]) is unused and will be removed from module FIR_128.
WARNING: [Synth 8-3332] Sequential element (add_level_21_reg[18]) is unused and will be removed from module FIR_128.
WARNING: [Synth 8-3332] Sequential element (add_level2_11_reg[19]) is unused and will be removed from module FIR_128.
WARNING: [Synth 8-3332] Sequential element (add_level2_11_reg[18]) is unused and will be removed from module FIR_128.
WARNING: [Synth 8-3332] Sequential element (add_level3_6_reg[20]) is unused and will be removed from module FIR_128.
WARNING: [Synth 8-3332] Sequential element (add_level3_6_reg[19]) is unused and will be removed from module FIR_128.
WARNING: [Synth 8-3332] Sequential element (add_level3_6_reg[18]) is unused and will be removed from module FIR_128.
WARNING: [Synth 8-3332] Sequential element (add_level_28_reg[18]) is unused and will be removed from module FIR_128.
WARNING: [Synth 8-3332] Sequential element (add_level_27_reg[18]) is unused and will be removed from module FIR_128.
WARNING: [Synth 8-3332] Sequential element (add_level2_14_reg[19]) is unused and will be removed from module FIR_128.
WARNING: [Synth 8-3332] Sequential element (add_level2_14_reg[18]) is unused and will be removed from module FIR_128.
WARNING: [Synth 8-3332] Sequential element (add_level_26_reg[18]) is unused and will be removed from module FIR_128.
WARNING: [Synth 8-3332] Sequential element (add_level_25_reg[18]) is unused and will be removed from module FIR_128.
WARNING: [Synth 8-3332] Sequential element (add_level2_13_reg[19]) is unused and will be removed from module FIR_128.
WARNING: [Synth 8-3332] Sequential element (add_level2_13_reg[18]) is unused and will be removed from module FIR_128.
WARNING: [Synth 8-3332] Sequential element (add_level3_7_reg[20]) is unused and will be removed from module FIR_128.
WARNING: [Synth 8-3332] Sequential element (add_level3_7_reg[19]) is unused and will be removed from module FIR_128.
WARNING: [Synth 8-3332] Sequential element (add_level3_7_reg[18]) is unused and will be removed from module FIR_128.
WARNING: [Synth 8-3332] Sequential element (coeff64_reg[8]) is unused and will be removed from module FIR_128.
WARNING: [Synth 8-3332] Sequential element (coeff63_reg[8]) is unused and will be removed from module FIR_128.
WARNING: [Synth 8-3332] Sequential element (add_level_32_reg[18]) is unused and will be removed from module FIR_128.
WARNING: [Synth 8-3332] Sequential element (coeff62_reg[8]) is unused and will be removed from module FIR_128.
WARNING: [Synth 8-3332] Sequential element (add_level_31_reg[18]) is unused and will be removed from module FIR_128.
WARNING: [Synth 8-3332] Sequential element (add_level2_16_reg[19]) is unused and will be removed from module FIR_128.
WARNING: [Synth 8-3332] Sequential element (add_level2_16_reg[18]) is unused and will be removed from module FIR_128.
WARNING: [Synth 8-3332] Sequential element (add_level_30_reg[18]) is unused and will be removed from module FIR_128.
WARNING: [Synth 8-3332] Sequential element (add_level_29_reg[18]) is unused and will be removed from module FIR_128.
WARNING: [Synth 8-3332] Sequential element (add_level2_15_reg[19]) is unused and will be removed from module FIR_128.
WARNING: [Synth 8-3332] Sequential element (add_level2_15_reg[18]) is unused and will be removed from module FIR_128.
WARNING: [Synth 8-3332] Sequential element (add_level3_8_reg[20]) is unused and will be removed from module FIR_128.
WARNING: [Synth 8-3332] Sequential element (add_level3_8_reg[19]) is unused and will be removed from module FIR_128.
WARNING: [Synth 8-3332] Sequential element (add_level3_8_reg[18]) is unused and will be removed from module FIR_128.
WARNING: [Synth 8-3332] Sequential element (coeff65_reg[8]) is unused and will be removed from module FIR_128.
WARNING: [Synth 8-3332] Sequential element (add_level_33_reg[18]) is unused and will be removed from module FIR_128.
WARNING: [Synth 8-3332] Sequential element (add_level2_17_reg[19]) is unused and will be removed from module FIR_128.
WARNING: [Synth 8-3332] Sequential element (add_level2_17_reg[18]) is unused and will be removed from module FIR_128.
WARNING: [Synth 8-3332] Sequential element (add_level3_9_reg[20]) is unused and will be removed from module FIR_128.
WARNING: [Synth 8-3332] Sequential element (add_level3_9_reg[19]) is unused and will be removed from module FIR_128.
WARNING: [Synth 8-3332] Sequential element (add_level3_9_reg[18]) is unused and will be removed from module FIR_128.
WARNING: [Synth 8-3332] Sequential element (add_level_4_reg[18]) is unused and will be removed from module FIR_128.
WARNING: [Synth 8-3332] Sequential element (add_level_3_reg[18]) is unused and will be removed from module FIR_128.
WARNING: [Synth 8-3332] Sequential element (add_level2_2_reg[19]) is unused and will be removed from module FIR_128.
WARNING: [Synth 8-3332] Sequential element (add_level2_2_reg[18]) is unused and will be removed from module FIR_128.
WARNING: [Synth 8-3332] Sequential element (add_level_2_reg[18]) is unused and will be removed from module FIR_128.
WARNING: [Synth 8-3332] Sequential element (add_level_1_reg[18]) is unused and will be removed from module FIR_128.
WARNING: [Synth 8-3332] Sequential element (add_level2_1_reg[19]) is unused and will be removed from module FIR_128.
WARNING: [Synth 8-3332] Sequential element (add_level2_1_reg[18]) is unused and will be removed from module FIR_128.
WARNING: [Synth 8-3332] Sequential element (add_level3_1_reg[20]) is unused and will be removed from module FIR_128.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (HDMI/Mini_HDMI_Driver/U0/\DataEncoders[1].DataEncoder/pC0_1_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (HDMI/Mini_HDMI_Driver/U0/\DataEncoders[1].DataEncoder/pC0_1_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (HDMI/osd_display_title/\timing_gen_xy_m0/i_data_d0_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (HDMI/osd_display_title/\timing_gen_xy_m0/i_data_d0_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (HDMI/osd_display_freq/\timing_gen_xy_m0/i_data_d0_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (HDMI/osd_display_freq/\timing_gen_xy_m0/i_data_d0_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (HDMI/osd_display_max/\timing_gen_xy_m0/i_data_d0_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (HDMI/osd_display_max/\timing_gen_xy_m0/i_data_d0_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (HDMI/max_display/\osd_display_0/timing_gen_xy_m0/i_data_d0_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (HDMI/max_display/\osd_display_0/timing_gen_xy_m0/i_data_d0_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (HDMI/max_display/\osd_display_1/timing_gen_xy_m0/i_data_d0_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (HDMI/max_display/\osd_display_1/timing_gen_xy_m0/i_data_d0_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (HDMI/max_display/\osd_display_2/timing_gen_xy_m0/i_data_d0_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (HDMI/max_display/\osd_display_2/timing_gen_xy_m0/i_data_d0_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (HDMI/max_display/\osd_display_dot/timing_gen_xy_m0/i_data_d0_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (HDMI/max_display/\osd_display_dot/timing_gen_xy_m0/i_data_d0_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (HDMI/freq_display/\osd_display_0/timing_gen_xy_m0/i_data_d0_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (HDMI/freq_display/\osd_display_0/timing_gen_xy_m0/i_data_d0_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (HDMI/freq_display/\osd_display_1/timing_gen_xy_m0/i_data_d0_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (HDMI/freq_display/\osd_display_1/timing_gen_xy_m0/i_data_d0_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (HDMI/freq_display/\osd_display_2/timing_gen_xy_m0/i_data_d0_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (HDMI/freq_display/\osd_display_2/timing_gen_xy_m0/i_data_d0_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (HDMI/freq_display/\osd_display_dot/timing_gen_xy_m0/i_data_d0_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (HDMI/freq_display/\osd_display_dot/timing_gen_xy_m0/i_data_d0_reg[15] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:07 ; elapsed = 00:02:14 . Memory (MB): peak = 897.375 ; gain = 538.711
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+------------+---------------------+---------------+----------------+
|Module Name | RTL Object          | Depth x Width | Implemented As | 
+------------+---------------------+---------------+----------------+
|i2c_drive   | scl                 | 128x1         | LUT            | 
|i2c_drive   | scl                 | 128x1         | LUT            | 
|i2c_drive   | sda_out             | 128x1         | LUT            | 
|i2c_drive   | sda_out             | 128x1         | LUT            | 
|i2c_top     | u_i2c_drive/scl     | 128x1         | LUT            | 
|i2c_top     | u_i2c_drive/scl     | 128x1         | LUT            | 
|i2c_top     | u_i2c_drive/sda_out | 128x1         | LUT            | 
|i2c_top     | u_i2c_drive/sda_out | 128x1         | LUT            | 
+------------+---------------------+---------------+----------------+


DSP: Preliminary Mapping  Report (see note below)
+------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping  | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|HDMI_top    | C+A*(B:0x64) | 10     | 7      | 3      | -      | 10     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
+------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'HDMI/clk_10/clk_out1' to pin 'HDMI/clk_10/bbstub_clk_out1/O'
WARNING: [Synth 8-565] redefining clock 'clk_100MHz'
INFO: [Synth 8-5578] Moved timing constraint from pin 'dacout/instance_name/clk_out1' to pin 'dacout/instance_name/bbstub_clk_out1/O'
INFO: [Synth 8-5783] Moving clock source from hierarchical pin 'HDMI/Mini_HDMI_Driver/U0/PixelClk' to 'HDMI/osd_display_title/i_0/osd_ram_addr_reg[0]/C'
INFO: [Synth 8-5819] Moved 3 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:21 ; elapsed = 00:02:29 . Memory (MB): peak = 913.770 ; gain = 555.105
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:25 ; elapsed = 00:02:32 . Memory (MB): peak = 949.410 ; gain = 590.746
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:32 ; elapsed = 00:02:40 . Memory (MB): peak = 1075.922 ; gain = 717.258
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-4442] BlackBox module \HDMI/max_display/rom_t00  has unconnected pin wea[0]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \HDMI/max_display/rom_t00  has unconnected pin dina[7]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \HDMI/max_display/rom_t00  has unconnected pin dina[6]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \HDMI/max_display/rom_t00  has unconnected pin dina[5]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \HDMI/max_display/rom_t00  has unconnected pin dina[4]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \HDMI/max_display/rom_t00  has unconnected pin dina[3]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \HDMI/max_display/rom_t00  has unconnected pin dina[2]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \HDMI/max_display/rom_t00  has unconnected pin dina[1]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \HDMI/max_display/rom_t00  has unconnected pin dina[0]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \HDMI/max_display/rom_t01  has unconnected pin wea[0]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \HDMI/max_display/rom_t01  has unconnected pin dina[7]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \HDMI/max_display/rom_t01  has unconnected pin dina[6]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \HDMI/max_display/rom_t01  has unconnected pin dina[5]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \HDMI/max_display/rom_t01  has unconnected pin dina[4]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \HDMI/max_display/rom_t01  has unconnected pin dina[3]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \HDMI/max_display/rom_t01  has unconnected pin dina[2]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \HDMI/max_display/rom_t01  has unconnected pin dina[1]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \HDMI/max_display/rom_t01  has unconnected pin dina[0]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \HDMI/max_display/rom_t02  has unconnected pin wea[0]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \HDMI/max_display/rom_t02  has unconnected pin dina[7]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \HDMI/max_display/rom_t02  has unconnected pin dina[6]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \HDMI/max_display/rom_t02  has unconnected pin dina[5]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \HDMI/max_display/rom_t02  has unconnected pin dina[4]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \HDMI/max_display/rom_t02  has unconnected pin dina[3]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \HDMI/max_display/rom_t02  has unconnected pin dina[2]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \HDMI/max_display/rom_t02  has unconnected pin dina[1]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \HDMI/max_display/rom_t02  has unconnected pin dina[0]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \HDMI/max_display/rom_t03  has unconnected pin wea[0]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \HDMI/max_display/rom_t03  has unconnected pin dina[7]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \HDMI/max_display/rom_t03  has unconnected pin dina[6]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \HDMI/max_display/rom_t03  has unconnected pin dina[5]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \HDMI/max_display/rom_t03  has unconnected pin dina[4]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \HDMI/max_display/rom_t03  has unconnected pin dina[3]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \HDMI/max_display/rom_t03  has unconnected pin dina[2]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \HDMI/max_display/rom_t03  has unconnected pin dina[1]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \HDMI/max_display/rom_t03  has unconnected pin dina[0]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \HDMI/max_display/rom_t04  has unconnected pin wea[0]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \HDMI/max_display/rom_t04  has unconnected pin dina[7]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \HDMI/max_display/rom_t04  has unconnected pin dina[6]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \HDMI/max_display/rom_t04  has unconnected pin dina[5]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \HDMI/max_display/rom_t04  has unconnected pin dina[4]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \HDMI/max_display/rom_t04  has unconnected pin dina[3]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \HDMI/max_display/rom_t04  has unconnected pin dina[2]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \HDMI/max_display/rom_t04  has unconnected pin dina[1]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \HDMI/max_display/rom_t04  has unconnected pin dina[0]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \HDMI/max_display/rom_t05  has unconnected pin wea[0]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \HDMI/max_display/rom_t05  has unconnected pin dina[7]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \HDMI/max_display/rom_t05  has unconnected pin dina[6]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \HDMI/max_display/rom_t05  has unconnected pin dina[5]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \HDMI/max_display/rom_t05  has unconnected pin dina[4]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \HDMI/max_display/rom_t05  has unconnected pin dina[3]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \HDMI/max_display/rom_t05  has unconnected pin dina[2]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \HDMI/max_display/rom_t05  has unconnected pin dina[1]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \HDMI/max_display/rom_t05  has unconnected pin dina[0]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \HDMI/max_display/rom_t06  has unconnected pin wea[0]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \HDMI/max_display/rom_t06  has unconnected pin dina[7]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \HDMI/max_display/rom_t06  has unconnected pin dina[6]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \HDMI/max_display/rom_t06  has unconnected pin dina[5]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \HDMI/max_display/rom_t06  has unconnected pin dina[4]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \HDMI/max_display/rom_t06  has unconnected pin dina[3]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \HDMI/max_display/rom_t06  has unconnected pin dina[2]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \HDMI/max_display/rom_t06  has unconnected pin dina[1]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \HDMI/max_display/rom_t06  has unconnected pin dina[0]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \HDMI/max_display/rom_t07  has unconnected pin wea[0]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \HDMI/max_display/rom_t07  has unconnected pin dina[7]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \HDMI/max_display/rom_t07  has unconnected pin dina[6]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \HDMI/max_display/rom_t07  has unconnected pin dina[5]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \HDMI/max_display/rom_t07  has unconnected pin dina[4]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \HDMI/max_display/rom_t07  has unconnected pin dina[3]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \HDMI/max_display/rom_t07  has unconnected pin dina[2]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \HDMI/max_display/rom_t07  has unconnected pin dina[1]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \HDMI/max_display/rom_t07  has unconnected pin dina[0]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \HDMI/max_display/rom_t08  has unconnected pin wea[0]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \HDMI/max_display/rom_t08  has unconnected pin dina[7]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \HDMI/max_display/rom_t08  has unconnected pin dina[6]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \HDMI/max_display/rom_t08  has unconnected pin dina[5]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \HDMI/max_display/rom_t08  has unconnected pin dina[4]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \HDMI/max_display/rom_t08  has unconnected pin dina[3]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \HDMI/max_display/rom_t08  has unconnected pin dina[2]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \HDMI/max_display/rom_t08  has unconnected pin dina[1]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \HDMI/max_display/rom_t08  has unconnected pin dina[0]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \HDMI/max_display/rom_t09  has unconnected pin wea[0]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \HDMI/max_display/rom_t09  has unconnected pin dina[7]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \HDMI/max_display/rom_t09  has unconnected pin dina[6]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \HDMI/max_display/rom_t09  has unconnected pin dina[5]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \HDMI/max_display/rom_t09  has unconnected pin dina[4]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \HDMI/max_display/rom_t09  has unconnected pin dina[3]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \HDMI/max_display/rom_t09  has unconnected pin dina[2]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \HDMI/max_display/rom_t09  has unconnected pin dina[1]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \HDMI/max_display/rom_t09  has unconnected pin dina[0]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \HDMI/max_display/rom_t10  has unconnected pin wea[0]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \HDMI/max_display/rom_t10  has unconnected pin dina[7]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \HDMI/max_display/rom_t10  has unconnected pin dina[6]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \HDMI/max_display/rom_t10  has unconnected pin dina[5]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \HDMI/max_display/rom_t10  has unconnected pin dina[4]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \HDMI/max_display/rom_t10  has unconnected pin dina[3]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \HDMI/max_display/rom_t10  has unconnected pin dina[2]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \HDMI/max_display/rom_t10  has unconnected pin dina[1]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \HDMI/max_display/rom_t10  has unconnected pin dina[0]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \HDMI/max_display/rom_t11  has unconnected pin wea[0]
INFO: [Common 17-14] Message 'Synth 8-4442' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:34 ; elapsed = 00:02:42 . Memory (MB): peak = 1075.922 ; gain = 717.258
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:34 ; elapsed = 00:02:42 . Memory (MB): peak = 1075.922 ; gain = 717.258
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:36 ; elapsed = 00:02:44 . Memory (MB): peak = 1075.922 ; gain = 717.258
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:36 ; elapsed = 00:02:44 . Memory (MB): peak = 1075.922 ; gain = 717.258
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:36 ; elapsed = 00:02:44 . Memory (MB): peak = 1075.922 ; gain = 717.258
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:36 ; elapsed = 00:02:44 . Memory (MB): peak = 1075.922 ; gain = 717.258
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+----------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                                                             | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+----------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|top_128     | HDMI/osd_display_freq/timing_gen_xy_m0/i_data_d1_reg[23]             | 3      | 3     | NO           | NO                 | YES               | 3      | 0       | 
|top_128     | HDMI/osd_display_max/timing_gen_xy_m0/i_data_d1_reg[23]              | 3      | 3     | NO           | NO                 | YES               | 3      | 0       | 
|top_128     | HDMI/max_display/osd_display_0/timing_gen_xy_m0/i_data_d1_reg[23]    | 3      | 3     | NO           | NO                 | YES               | 3      | 0       | 
|top_128     | HDMI/max_display/osd_display_1/timing_gen_xy_m0/i_data_d1_reg[23]    | 3      | 3     | NO           | NO                 | YES               | 3      | 0       | 
|top_128     | HDMI/max_display/osd_display_2/timing_gen_xy_m0/i_data_d1_reg[23]    | 3      | 3     | NO           | NO                 | YES               | 3      | 0       | 
|top_128     | HDMI/max_display/osd_display_dot/timing_gen_xy_m0/i_data_d1_reg[23]  | 3      | 3     | NO           | NO                 | YES               | 3      | 0       | 
|top_128     | HDMI/freq_display/osd_display_0/timing_gen_xy_m0/i_data_d1_reg[23]   | 3      | 3     | NO           | NO                 | YES               | 3      | 0       | 
|top_128     | HDMI/freq_display/osd_display_1/timing_gen_xy_m0/i_data_d1_reg[23]   | 3      | 3     | NO           | NO                 | YES               | 3      | 0       | 
|top_128     | HDMI/freq_display/osd_display_2/timing_gen_xy_m0/i_data_d1_reg[23]   | 3      | 3     | NO           | NO                 | YES               | 3      | 0       | 
|top_128     | HDMI/freq_display/osd_display_dot/timing_gen_xy_m0/hs_d1_reg         | 22     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|top_128     | HDMI/freq_display/osd_display_dot/timing_gen_xy_m0/i_data_d1_reg[23] | 3      | 3     | NO           | NO                 | YES               | 3      | 0       | 
+------------+----------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+---------------+----------+
|      |BlackBox name  |Instances |
+------+---------------+----------+
|1     |clk_wiz_0      |         1|
|2     |osd_rom        |         1|
|3     |osd_rom_freq   |         1|
|4     |osd_rom_max    |         1|
|5     |Clk_Division_0 |         4|
|6     |mem_0          |         6|
|7     |mem_1          |         6|
|8     |mem_2          |         6|
|9     |mem_3          |         6|
|10    |mem_4          |         6|
|11    |mem_5          |         6|
|12    |mem_6          |         6|
|13    |mem_7          |         6|
|14    |mem_8          |         6|
|15    |mem_9          |         6|
|16    |mem_dot        |         2|
|17    |clk_wiz_1      |         1|
+------+---------------+----------+

Report Cell Usage: 
+------+------------------+------+
|      |Cell              |Count |
+------+------------------+------+
|1     |Clk_Division_0    |     1|
|2     |Clk_Division_0__1 |     1|
|3     |Clk_Division_0__2 |     1|
|4     |Clk_Division_0__3 |     1|
|5     |clk_wiz_0         |     1|
|6     |clk_wiz_1         |     1|
|7     |mem_0             |     1|
|8     |mem_0__2          |     1|
|9     |mem_0__3          |     1|
|10    |mem_0__4          |     1|
|11    |mem_0__5          |     1|
|12    |mem_0__6          |     1|
|13    |mem_1             |     1|
|14    |mem_1__2          |     1|
|15    |mem_1__3          |     1|
|16    |mem_1__4          |     1|
|17    |mem_1__5          |     1|
|18    |mem_1__6          |     1|
|19    |mem_2             |     1|
|20    |mem_2__2          |     1|
|21    |mem_2__3          |     1|
|22    |mem_2__4          |     1|
|23    |mem_2__5          |     1|
|24    |mem_2__6          |     1|
|25    |mem_3             |     1|
|26    |mem_3__2          |     1|
|27    |mem_3__3          |     1|
|28    |mem_3__4          |     1|
|29    |mem_3__5          |     1|
|30    |mem_3__6          |     1|
|31    |mem_4             |     1|
|32    |mem_4__2          |     1|
|33    |mem_4__3          |     1|
|34    |mem_4__4          |     1|
|35    |mem_4__5          |     1|
|36    |mem_4__6          |     1|
|37    |mem_5             |     1|
|38    |mem_5__2          |     1|
|39    |mem_5__3          |     1|
|40    |mem_5__4          |     1|
|41    |mem_5__5          |     1|
|42    |mem_5__6          |     1|
|43    |mem_6             |     1|
|44    |mem_6__2          |     1|
|45    |mem_6__3          |     1|
|46    |mem_6__4          |     1|
|47    |mem_6__5          |     1|
|48    |mem_6__6          |     1|
|49    |mem_7             |     1|
|50    |mem_7__2          |     1|
|51    |mem_7__3          |     1|
|52    |mem_7__4          |     1|
|53    |mem_7__5          |     1|
|54    |mem_7__6          |     1|
|55    |mem_8             |     1|
|56    |mem_8__2          |     1|
|57    |mem_8__3          |     1|
|58    |mem_8__4          |     1|
|59    |mem_8__5          |     1|
|60    |mem_8__6          |     1|
|61    |mem_9             |     1|
|62    |mem_9__2          |     1|
|63    |mem_9__3          |     1|
|64    |mem_9__4          |     1|
|65    |mem_9__5          |     1|
|66    |mem_9__6          |     1|
|67    |mem_dot           |     1|
|68    |mem_dot__2        |     1|
|69    |osd_rom           |     1|
|70    |osd_rom_freq      |     1|
|71    |osd_rom_max       |     1|
|72    |BUFG              |     2|
|73    |CARRY4            |  1653|
|74    |DSP48E1           |     1|
|75    |LUT1              |   203|
|76    |LUT2              |  3850|
|77    |LUT3              |  1104|
|78    |LUT4              |  1728|
|79    |LUT5              |   934|
|80    |LUT6              |  2653|
|81    |MMCME2_ADV        |     1|
|82    |MUXF7             |    60|
|83    |MUXF8             |     2|
|84    |OSERDESE2         |     4|
|85    |OSERDESE2_1       |     4|
|86    |RAMB36E1          |     5|
|87    |SRL16E            |    30|
|88    |SRLC32E           |     1|
|89    |FDCE              |  4320|
|90    |FDPE              |    13|
|91    |FDRE              |   906|
|92    |FDSE              |   106|
|93    |IBUF              |    11|
|94    |OBUF              |     8|
|95    |OBUFDS            |     4|
|96    |OBUFT             |     1|
+------+------------------+------+

Report Instance Areas: 
+------+---------------------------------------------------+-----------------------------------------+------+
|      |Instance                                           |Module                                   |Cells |
+------+---------------------------------------------------+-----------------------------------------+------+
|1     |top                                                |                                         | 18130|
|2     |  HDMI                                             |HDMI_top                                 |  3559|
|3     |    Mini_HDMI_Driver                               |rgb2dvi_0                                |   349|
|4     |      U0                                           |rgb2dvi                                  |   349|
|5     |        \ClockGenInternal.ClockGenX                |ClockGen                                 |    12|
|6     |          LockLostReset                            |ResetBridge_27                           |     3|
|7     |            SyncAsyncx                             |SyncAsync_28                             |     2|
|8     |          PLL_LockSyncAsync                        |SyncAsync__parameterized1                |     2|
|9     |        ClockSerializer                            |OutputSERDES                             |     3|
|10    |        \DataEncoders[0].DataEncoder               |TMDS_Encoder                             |   112|
|11    |        \DataEncoders[0].DataSerializer            |OutputSERDES_22                          |     3|
|12    |        \DataEncoders[1].DataEncoder               |TMDS_Encoder_23                          |   107|
|13    |        \DataEncoders[1].DataSerializer            |OutputSERDES_24                          |     3|
|14    |        \DataEncoders[2].DataEncoder               |TMDS_Encoder_25                          |   104|
|15    |        \DataEncoders[2].DataSerializer            |OutputSERDES_26                          |     3|
|16    |        LockLostReset                              |ResetBridge                              |     2|
|17    |          SyncAsyncx                               |SyncAsync                                |     2|
|18    |    Driver_ADC_0                                   |Driver_ADC                               |   565|
|19    |      Ram_Wave                                     |Wave_Ram                                 |    42|
|20    |        U0                                         |blk_mem_gen_v8_4_1                       |    42|
|21    |          inst_blk_mem_gen                         |blk_mem_gen_v8_4_1_synth                 |    42|
|22    |            \gnbram.gnativebmg.native_blk_mem_gen  |blk_mem_gen_top                          |    42|
|23    |              \valid.cstr                          |blk_mem_gen_generic_cstr                 |    42|
|24    |                \bindec_a.bindec_inst_a            |bindec                                   |     5|
|25    |                \bindec_b.bindec_inst_b            |bindec_21                                |     4|
|26    |                \has_mux_b.B                       |blk_mem_gen_mux__parameterized0          |    27|
|27    |                \ramloop[0].ram.r                  |blk_mem_gen_prim_width                   |     1|
|28    |                  \prim_noinit.ram                 |blk_mem_gen_prim_wrapper                 |     1|
|29    |                \ramloop[1].ram.r                  |blk_mem_gen_prim_width__parameterized0   |     1|
|30    |                  \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized0 |     1|
|31    |                \ramloop[2].ram.r                  |blk_mem_gen_prim_width__parameterized1   |     2|
|32    |                  \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized1 |     2|
|33    |                \ramloop[3].ram.r                  |blk_mem_gen_prim_width__parameterized2   |     1|
|34    |                  \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized2 |     1|
|35    |                \ramloop[4].ram.r                  |blk_mem_gen_prim_width__parameterized3   |     1|
|36    |                  \prim_noinit.ram                 |blk_mem_gen_prim_wrapper__parameterized3 |     1|
|37    |      Freq_Cal_0                                   |Freq_Cal                                 |   347|
|38    |    HDMI0                                          |Driver_HDMI                              |   198|
|39    |    freq_display                                   |num_display                              |   935|
|40    |      osd_display_0                                |osd_display_13                           |   146|
|41    |        timing_gen_xy_m0                           |timing_gen_xy_20                         |   112|
|42    |      osd_display_1                                |osd_display_14                           |   155|
|43    |        timing_gen_xy_m0                           |timing_gen_xy_19                         |   121|
|44    |      osd_display_2                                |osd_display_15                           |   180|
|45    |        timing_gen_xy_m0                           |timing_gen_xy_18                         |   146|
|46    |      osd_display_dot                              |osd_display_16                           |   184|
|47    |        timing_gen_xy_m0                           |timing_gen_xy_17                         |   144|
|48    |    max_display                                    |num_display__xdcDup__1                   |   917|
|49    |      osd_display_0                                |osd_display_5                            |   146|
|50    |        timing_gen_xy_m0                           |timing_gen_xy_12                         |   112|
|51    |      osd_display_1                                |osd_display_6                            |   155|
|52    |        timing_gen_xy_m0                           |timing_gen_xy_11                         |   121|
|53    |      osd_display_2                                |osd_display_7                            |   181|
|54    |        timing_gen_xy_m0                           |timing_gen_xy_10                         |   147|
|55    |      osd_display_dot                              |osd_display_8                            |   177|
|56    |        timing_gen_xy_m0                           |timing_gen_xy_9                          |   143|
|57    |    osd_display_freq                               |osd_display                              |   149|
|58    |      timing_gen_xy_m0                             |timing_gen_xy_4                          |   118|
|59    |    osd_display_max                                |osd_display_1                            |   149|
|60    |      timing_gen_xy_m0                             |timing_gen_xy_3                          |   116|
|61    |    osd_display_title                              |osd_display_2                            |   146|
|62    |      timing_gen_xy_m0                             |timing_gen_xy                            |   114|
|63    |    video_adc                                      |video_generator                          |    64|
|64    |  dac_instance                                     |DACtest_128                              |    17|
|65    |  dacout                                           |i2c_top                                  |   165|
|66    |    u_MCP4725_init                                 |MCP4725_init                             |    49|
|67    |    u_i2c_drive                                    |i2c_drive                                |   115|
|68    |  fir_instance                                     |FIR_128                                  | 14082|
|69    |  uart_blue                                        |uart_blue                                |   114|
|70    |    clk_div_baud                                   |clk_div_0                                |    88|
|71    |    uart_rx_blue                                   |uart_rx_blue                             |    26|
|72    |  uart_top                                         |uart_top                                 |   147|
|73    |    clk_div_baud                                   |clk_div                                  |    89|
|74    |    uart_rx                                        |uart_rx                                  |    58|
+------+---------------------------------------------------+-----------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:36 ; elapsed = 00:02:44 . Memory (MB): peak = 1075.922 ; gain = 717.258
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 585 critical warnings and 409 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:26 ; elapsed = 00:02:33 . Memory (MB): peak = 1075.922 ; gain = 585.207
Synthesis Optimization Complete : Time (s): cpu = 00:02:36 ; elapsed = 00:02:44 . Memory (MB): peak = 1075.922 ; gain = 717.258
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 1737 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
391 Infos, 399 Warnings, 100 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:42 ; elapsed = 00:02:51 . Memory (MB): peak = 1075.922 ; gain = 717.258
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Moon/Desktop/PLD_filter/PLD_filter1.runs/synth_2/top_128.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_128_utilization_synth.rpt -pb top_128_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.152 . Memory (MB): peak = 1075.922 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Fri Nov 13 01:39:22 2020...
