Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.15 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.15 secs
 
--> Reading design: RegisterFile.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "RegisterFile.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "RegisterFile"
Output Format                      : NGC
Target Device                      : xc3s100e-4-vq100

---- Source Options
Top Module Name                    : RegisterFile
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "G:/Arquitectura Computadores/sparcv8/RegisterFile.vhd" in Library work.
Entity <registerfile> compiled.
Entity <registerfile> (Architecture <arqrf>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <RegisterFile> in library <work> (architecture <arqrf>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <RegisterFile> in library <work> (Architecture <arqrf>).
WARNING:Xst:790 - "G:/Arquitectura Computadores/sparcv8/RegisterFile.vhd" line 57: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1607 - Contents of array <Reg> may be accessed with an index that does not cover the full array size.
WARNING:Xst:790 - "G:/Arquitectura Computadores/sparcv8/RegisterFile.vhd" line 58: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1607 - Contents of array <Reg> may be accessed with an index that does not cover the full array size.
WARNING:Xst:790 - "G:/Arquitectura Computadores/sparcv8/RegisterFile.vhd" line 61: Index value(s) does not match array range, simulation mismatch.
INFO:Xst:1607 - Contents of array <Reg> may be accessed with an index that does not cover the full array size.
WARNING:Xst:819 - "G:/Arquitectura Computadores/sparcv8/RegisterFile.vhd" line 49: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <Reg>
Entity <RegisterFile> analyzed. Unit <RegisterFile> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...
INFO:Xst:2679 - Register <Reg<32>> in unit <RegisterFile> has a constant value of 00000000000000000000000000000000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <Reg<33>> in unit <RegisterFile> has a constant value of 00000000000000000000000000000000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <Reg<34>> in unit <RegisterFile> has a constant value of 00000000000000000000000000000000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <Reg<35>> in unit <RegisterFile> has a constant value of 00000000000000000000000000000000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <Reg<36>> in unit <RegisterFile> has a constant value of 00000000000000000000000000000000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <Reg<37>> in unit <RegisterFile> has a constant value of 00000000000000000000000000000000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <Reg<38>> in unit <RegisterFile> has a constant value of 00000000000000000000000000000000 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <Reg<39>> in unit <RegisterFile> has a constant value of 00000000000000000000000000000000 during circuit operation. The register is replaced by logic.

Synthesizing Unit <RegisterFile>.
    Related source file is "G:/Arquitectura Computadores/sparcv8/RegisterFile.vhd".
WARNING:Xst:737 - Found 32-bit latch for signal <Reg_7>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <Reg_8>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <Reg_9>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <Reg_10>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <Reg_11>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <Reg_12>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <Reg_13>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <Reg_14>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <Reg_15>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <Reg_20>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <Reg_16>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <Reg_21>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <Reg_17>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <Reg_22>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <Reg_18>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <Reg_23>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <Reg_19>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <Reg_24>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <Reg_25>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <Reg_30>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <Reg_26>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <Reg_31>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <Reg_27>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <Reg_28>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <Reg_29>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <Reg_0>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <Reg_1>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <Reg_2>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <Reg_3>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <Reg_4>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <Reg_5>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <Reg_6>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 32-bit 40-to-1 multiplexer for signal <$varindex0000> created at line 58.
    Found 32-bit 40-to-1 multiplexer for signal <$varindex0001> created at line 57.
    Summary:
	inferred  64 Multiplexer(s).
Unit <RegisterFile> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Latches                                              : 32
 32-bit latch                                          : 32
# Multiplexers                                         : 2
 32-bit 40-to-1 multiplexer                            : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Latches                                              : 32
 32-bit latch                                          : 32
# Multiplexers                                         : 2
 32-bit 40-to-1 multiplexer                            : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <RegisterFile> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block RegisterFile, actual ratio is 114.
Optimizing block <RegisterFile> to meet ratio 100 (+ 5) of 960 slices :
WARNING:Xst:2254 - Area constraint could not be met for block <RegisterFile>, final ratio is 114.

Final Macro Processing ...

=========================================================================
Final Register Report

Found no macro
=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : RegisterFile.ngr
Top Level Output File Name         : RegisterFile
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 112

Cell Usage :
# BELS                             : 2085
#      LUT2                        : 68
#      LUT3                        : 1024
#      LUT4                        : 33
#      MUXF5                       : 512
#      MUXF6                       : 256
#      MUXF7                       : 128
#      MUXF8                       : 64
# FlipFlops/Latches                : 1024
#      LDCE                        : 1024
# Clock Buffers                    : 24
#      BUFG                        : 24
# IO Buffers                       : 112
#      IBUF                        : 48
#      OBUF                        : 64
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s100evq100-4 

 Number of Slices:                     1101  out of    960   114% (*) 
 Number of Slice Flip Flops:           1024  out of   1920    53%  
 Number of 4 input LUTs:               1125  out of   1920    58%  
 Number of IOs:                         112
 Number of bonded IOBs:                 112  out of     66   169% (*) 
 Number of GCLKs:                        24  out of     24   100%  

WARNING:Xst:1336 -  (*) More than 100% of Device resources are used

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
----------------------------------------+------------------------+-------+
Clock Signal                            | Clock buffer(FF name)  | Load  |
----------------------------------------+------------------------+-------+
Reg_6_cmp_eq00001(Reg_6_cmp_eq00001:O)  | BUFG(*)(Reg_6_0)       | 32    |
Reg_5_cmp_eq00001(Reg_5_cmp_eq00001:O)  | BUFG(*)(Reg_5_0)       | 32    |
Reg_4_cmp_eq00001(Reg_4_cmp_eq00001:O)  | BUFG(*)(Reg_4_0)       | 32    |
Reg_3_cmp_eq00001(Reg_3_cmp_eq00001:O)  | BUFG(*)(Reg_3_0)       | 32    |
Reg_2_cmp_eq00001(Reg_2_cmp_eq00001:O)  | BUFG(*)(Reg_2_0)       | 32    |
Reg_1_cmp_eq00001(Reg_1_cmp_eq00001:O)  | BUFG(*)(Reg_1_0)       | 32    |
Reg_0_cmp_eq00001(Reg_0_cmp_eq00001:O)  | BUFG(*)(Reg_0_0)       | 32    |
Reg_29_cmp_eq00001(Reg_29_cmp_eq00001:O)| BUFG(*)(Reg_29_0)      | 32    |
Reg_28_cmp_eq00001(Reg_28_cmp_eq00001:O)| BUFG(*)(Reg_28_0)      | 32    |
Reg_27_cmp_eq00001(Reg_27_cmp_eq00001:O)| BUFG(*)(Reg_27_0)      | 32    |
Reg_31_cmp_eq00001(Reg_31_cmp_eq00001:O)| BUFG(*)(Reg_31_0)      | 32    |
Reg_26_cmp_eq00001(Reg_26_cmp_eq00001:O)| BUFG(*)(Reg_26_0)      | 32    |
Reg_30_cmp_eq00001(Reg_30_cmp_eq00001:O)| BUFG(*)(Reg_30_0)      | 32    |
Reg_25_cmp_eq00001(Reg_25_cmp_eq00001:O)| BUFG(*)(Reg_25_0)      | 32    |
Reg_24_cmp_eq00001(Reg_24_cmp_eq00001:O)| BUFG(*)(Reg_24_0)      | 32    |
Reg_19_cmp_eq00001(Reg_19_cmp_eq00001:O)| BUFG(*)(Reg_19_0)      | 32    |
Reg_23_cmp_eq00001(Reg_23_cmp_eq00001:O)| BUFG(*)(Reg_23_0)      | 32    |
Reg_18_cmp_eq00001(Reg_18_cmp_eq00001:O)| BUFG(*)(Reg_18_0)      | 32    |
Reg_22_cmp_eq00001(Reg_22_cmp_eq00001:O)| BUFG(*)(Reg_22_0)      | 32    |
Reg_17_cmp_eq00001(Reg_17_cmp_eq00001:O)| BUFG(*)(Reg_17_0)      | 32    |
Reg_21_cmp_eq00001(Reg_21_cmp_eq00001:O)| BUFG(*)(Reg_21_0)      | 32    |
Reg_16_cmp_eq00001(Reg_16_cmp_eq00001:O)| BUFG(*)(Reg_16_0)      | 32    |
Reg_20_cmp_eq00001(Reg_20_cmp_eq00001:O)| BUFG(*)(Reg_20_0)      | 32    |
Reg_15_cmp_eq00001(Reg_15_cmp_eq00001:O)| BUFG(*)(Reg_15_0)      | 32    |
Reg_14_cmp_eq0000(Reg_14_cmp_eq00001:O) | NONE(*)(Reg_14_0)      | 32    |
Reg_13_cmp_eq0000(Reg_13_cmp_eq00001:O) | NONE(*)(Reg_13_0)      | 32    |
Reg_12_cmp_eq0000(Reg_12_cmp_eq00001:O) | NONE(*)(Reg_12_0)      | 32    |
Reg_11_cmp_eq0000(Reg_11_cmp_eq00001:O) | NONE(*)(Reg_11_0)      | 32    |
Reg_10_cmp_eq0000(Reg_10_cmp_eq00001:O) | NONE(*)(Reg_10_0)      | 32    |
Reg_9_cmp_eq0000(Reg_9_cmp_eq00001:O)   | NONE(*)(Reg_9_0)       | 32    |
Reg_8_cmp_eq0000(Reg_8_cmp_eq00001:O)   | NONE(*)(Reg_8_0)       | 32    |
Reg_7_cmp_eq0000(Reg_7_cmp_eq00001:O)   | NONE(*)(Reg_7_0)       | 32    |
----------------------------------------+------------------------+-------+
(*) These 32 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+------------------------+-------+
Control Signal                     | Buffer(FF name)        | Load  |
-----------------------------------+------------------------+-------+
reset                              | IBUF                   | 1024  |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: No path found
   Minimum input arrival time before clock: 6.177ns
   Maximum output required time after clock: 8.685ns
   Maximum combinational path delay: 10.286ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Reg_6_cmp_eq00001'
  Total number of paths / destination ports: 192 / 64
-------------------------------------------------------------------------
Offset:              6.177ns (Levels of Logic = 3)
  Source:            Rd<0> (PAD)
  Destination:       Reg_6_0 (LATCH)
  Destination Clock: Reg_6_cmp_eq00001 falling

  Data Path: Rd<0> to Reg_6_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             4   1.218   0.762  Rd_0_IBUF (Rd_0_IBUF)
     LUT2:I0->O            9   0.704   0.824  Reg_0_cmp_eq000021 (N111)
     LUT4:I3->O         1024   0.704   1.410  Reg_7_not00001 (Reg_7_not0000)
     LDCE:GE                   0.555          Reg_6_31
    ----------------------------------------
    Total                      6.177ns (3.181ns logic, 2.996ns route)
                                       (51.5% logic, 48.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Reg_5_cmp_eq00001'
  Total number of paths / destination ports: 192 / 64
-------------------------------------------------------------------------
Offset:              6.177ns (Levels of Logic = 3)
  Source:            Rd<0> (PAD)
  Destination:       Reg_5_0 (LATCH)
  Destination Clock: Reg_5_cmp_eq00001 falling

  Data Path: Rd<0> to Reg_5_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             4   1.218   0.762  Rd_0_IBUF (Rd_0_IBUF)
     LUT2:I0->O            9   0.704   0.824  Reg_0_cmp_eq000021 (N111)
     LUT4:I3->O         1024   0.704   1.410  Reg_7_not00001 (Reg_7_not0000)
     LDCE:GE                   0.555          Reg_5_31
    ----------------------------------------
    Total                      6.177ns (3.181ns logic, 2.996ns route)
                                       (51.5% logic, 48.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Reg_4_cmp_eq00001'
  Total number of paths / destination ports: 192 / 64
-------------------------------------------------------------------------
Offset:              6.177ns (Levels of Logic = 3)
  Source:            Rd<0> (PAD)
  Destination:       Reg_4_0 (LATCH)
  Destination Clock: Reg_4_cmp_eq00001 falling

  Data Path: Rd<0> to Reg_4_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             4   1.218   0.762  Rd_0_IBUF (Rd_0_IBUF)
     LUT2:I0->O            9   0.704   0.824  Reg_0_cmp_eq000021 (N111)
     LUT4:I3->O         1024   0.704   1.410  Reg_7_not00001 (Reg_7_not0000)
     LDCE:GE                   0.555          Reg_4_31
    ----------------------------------------
    Total                      6.177ns (3.181ns logic, 2.996ns route)
                                       (51.5% logic, 48.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Reg_3_cmp_eq00001'
  Total number of paths / destination ports: 192 / 64
-------------------------------------------------------------------------
Offset:              6.177ns (Levels of Logic = 3)
  Source:            Rd<0> (PAD)
  Destination:       Reg_3_0 (LATCH)
  Destination Clock: Reg_3_cmp_eq00001 falling

  Data Path: Rd<0> to Reg_3_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             4   1.218   0.762  Rd_0_IBUF (Rd_0_IBUF)
     LUT2:I0->O            9   0.704   0.824  Reg_0_cmp_eq000021 (N111)
     LUT4:I3->O         1024   0.704   1.410  Reg_7_not00001 (Reg_7_not0000)
     LDCE:GE                   0.555          Reg_3_31
    ----------------------------------------
    Total                      6.177ns (3.181ns logic, 2.996ns route)
                                       (51.5% logic, 48.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Reg_2_cmp_eq00001'
  Total number of paths / destination ports: 192 / 64
-------------------------------------------------------------------------
Offset:              6.177ns (Levels of Logic = 3)
  Source:            Rd<0> (PAD)
  Destination:       Reg_2_0 (LATCH)
  Destination Clock: Reg_2_cmp_eq00001 falling

  Data Path: Rd<0> to Reg_2_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             4   1.218   0.762  Rd_0_IBUF (Rd_0_IBUF)
     LUT2:I0->O            9   0.704   0.824  Reg_0_cmp_eq000021 (N111)
     LUT4:I3->O         1024   0.704   1.410  Reg_7_not00001 (Reg_7_not0000)
     LDCE:GE                   0.555          Reg_2_31
    ----------------------------------------
    Total                      6.177ns (3.181ns logic, 2.996ns route)
                                       (51.5% logic, 48.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Reg_1_cmp_eq00001'
  Total number of paths / destination ports: 192 / 64
-------------------------------------------------------------------------
Offset:              6.177ns (Levels of Logic = 3)
  Source:            Rd<0> (PAD)
  Destination:       Reg_1_0 (LATCH)
  Destination Clock: Reg_1_cmp_eq00001 falling

  Data Path: Rd<0> to Reg_1_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             4   1.218   0.762  Rd_0_IBUF (Rd_0_IBUF)
     LUT2:I0->O            9   0.704   0.824  Reg_0_cmp_eq000021 (N111)
     LUT4:I3->O         1024   0.704   1.410  Reg_7_not00001 (Reg_7_not0000)
     LDCE:GE                   0.555          Reg_1_31
    ----------------------------------------
    Total                      6.177ns (3.181ns logic, 2.996ns route)
                                       (51.5% logic, 48.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Reg_0_cmp_eq00001'
  Total number of paths / destination ports: 192 / 64
-------------------------------------------------------------------------
Offset:              6.177ns (Levels of Logic = 3)
  Source:            Rd<0> (PAD)
  Destination:       Reg_0_0 (LATCH)
  Destination Clock: Reg_0_cmp_eq00001 falling

  Data Path: Rd<0> to Reg_0_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             4   1.218   0.762  Rd_0_IBUF (Rd_0_IBUF)
     LUT2:I0->O            9   0.704   0.824  Reg_0_cmp_eq000021 (N111)
     LUT4:I3->O         1024   0.704   1.410  Reg_7_not00001 (Reg_7_not0000)
     LDCE:GE                   0.555          Reg_0_31
    ----------------------------------------
    Total                      6.177ns (3.181ns logic, 2.996ns route)
                                       (51.5% logic, 48.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Reg_29_cmp_eq00001'
  Total number of paths / destination ports: 192 / 64
-------------------------------------------------------------------------
Offset:              6.177ns (Levels of Logic = 3)
  Source:            Rd<0> (PAD)
  Destination:       Reg_29_0 (LATCH)
  Destination Clock: Reg_29_cmp_eq00001 falling

  Data Path: Rd<0> to Reg_29_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             4   1.218   0.762  Rd_0_IBUF (Rd_0_IBUF)
     LUT2:I0->O            9   0.704   0.824  Reg_0_cmp_eq000021 (N111)
     LUT4:I3->O         1024   0.704   1.410  Reg_7_not00001 (Reg_7_not0000)
     LDCE:GE                   0.555          Reg_29_31
    ----------------------------------------
    Total                      6.177ns (3.181ns logic, 2.996ns route)
                                       (51.5% logic, 48.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Reg_28_cmp_eq00001'
  Total number of paths / destination ports: 192 / 64
-------------------------------------------------------------------------
Offset:              6.177ns (Levels of Logic = 3)
  Source:            Rd<0> (PAD)
  Destination:       Reg_28_0 (LATCH)
  Destination Clock: Reg_28_cmp_eq00001 falling

  Data Path: Rd<0> to Reg_28_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             4   1.218   0.762  Rd_0_IBUF (Rd_0_IBUF)
     LUT2:I0->O            9   0.704   0.824  Reg_0_cmp_eq000021 (N111)
     LUT4:I3->O         1024   0.704   1.410  Reg_7_not00001 (Reg_7_not0000)
     LDCE:GE                   0.555          Reg_28_31
    ----------------------------------------
    Total                      6.177ns (3.181ns logic, 2.996ns route)
                                       (51.5% logic, 48.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Reg_27_cmp_eq00001'
  Total number of paths / destination ports: 192 / 64
-------------------------------------------------------------------------
Offset:              6.177ns (Levels of Logic = 3)
  Source:            Rd<0> (PAD)
  Destination:       Reg_27_0 (LATCH)
  Destination Clock: Reg_27_cmp_eq00001 falling

  Data Path: Rd<0> to Reg_27_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             4   1.218   0.762  Rd_0_IBUF (Rd_0_IBUF)
     LUT2:I0->O            9   0.704   0.824  Reg_0_cmp_eq000021 (N111)
     LUT4:I3->O         1024   0.704   1.410  Reg_7_not00001 (Reg_7_not0000)
     LDCE:GE                   0.555          Reg_27_31
    ----------------------------------------
    Total                      6.177ns (3.181ns logic, 2.996ns route)
                                       (51.5% logic, 48.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Reg_31_cmp_eq00001'
  Total number of paths / destination ports: 192 / 64
-------------------------------------------------------------------------
Offset:              6.177ns (Levels of Logic = 3)
  Source:            Rd<0> (PAD)
  Destination:       Reg_31_0 (LATCH)
  Destination Clock: Reg_31_cmp_eq00001 falling

  Data Path: Rd<0> to Reg_31_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             4   1.218   0.762  Rd_0_IBUF (Rd_0_IBUF)
     LUT2:I0->O            9   0.704   0.824  Reg_0_cmp_eq000021 (N111)
     LUT4:I3->O         1024   0.704   1.410  Reg_7_not00001 (Reg_7_not0000)
     LDCE:GE                   0.555          Reg_31_31
    ----------------------------------------
    Total                      6.177ns (3.181ns logic, 2.996ns route)
                                       (51.5% logic, 48.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Reg_26_cmp_eq00001'
  Total number of paths / destination ports: 192 / 64
-------------------------------------------------------------------------
Offset:              6.177ns (Levels of Logic = 3)
  Source:            Rd<0> (PAD)
  Destination:       Reg_26_0 (LATCH)
  Destination Clock: Reg_26_cmp_eq00001 falling

  Data Path: Rd<0> to Reg_26_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             4   1.218   0.762  Rd_0_IBUF (Rd_0_IBUF)
     LUT2:I0->O            9   0.704   0.824  Reg_0_cmp_eq000021 (N111)
     LUT4:I3->O         1024   0.704   1.410  Reg_7_not00001 (Reg_7_not0000)
     LDCE:GE                   0.555          Reg_26_31
    ----------------------------------------
    Total                      6.177ns (3.181ns logic, 2.996ns route)
                                       (51.5% logic, 48.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Reg_30_cmp_eq00001'
  Total number of paths / destination ports: 192 / 64
-------------------------------------------------------------------------
Offset:              6.177ns (Levels of Logic = 3)
  Source:            Rd<0> (PAD)
  Destination:       Reg_30_0 (LATCH)
  Destination Clock: Reg_30_cmp_eq00001 falling

  Data Path: Rd<0> to Reg_30_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             4   1.218   0.762  Rd_0_IBUF (Rd_0_IBUF)
     LUT2:I0->O            9   0.704   0.824  Reg_0_cmp_eq000021 (N111)
     LUT4:I3->O         1024   0.704   1.410  Reg_7_not00001 (Reg_7_not0000)
     LDCE:GE                   0.555          Reg_30_31
    ----------------------------------------
    Total                      6.177ns (3.181ns logic, 2.996ns route)
                                       (51.5% logic, 48.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Reg_25_cmp_eq00001'
  Total number of paths / destination ports: 192 / 64
-------------------------------------------------------------------------
Offset:              6.177ns (Levels of Logic = 3)
  Source:            Rd<0> (PAD)
  Destination:       Reg_25_0 (LATCH)
  Destination Clock: Reg_25_cmp_eq00001 falling

  Data Path: Rd<0> to Reg_25_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             4   1.218   0.762  Rd_0_IBUF (Rd_0_IBUF)
     LUT2:I0->O            9   0.704   0.824  Reg_0_cmp_eq000021 (N111)
     LUT4:I3->O         1024   0.704   1.410  Reg_7_not00001 (Reg_7_not0000)
     LDCE:GE                   0.555          Reg_25_31
    ----------------------------------------
    Total                      6.177ns (3.181ns logic, 2.996ns route)
                                       (51.5% logic, 48.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Reg_24_cmp_eq00001'
  Total number of paths / destination ports: 192 / 64
-------------------------------------------------------------------------
Offset:              6.177ns (Levels of Logic = 3)
  Source:            Rd<0> (PAD)
  Destination:       Reg_24_0 (LATCH)
  Destination Clock: Reg_24_cmp_eq00001 falling

  Data Path: Rd<0> to Reg_24_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             4   1.218   0.762  Rd_0_IBUF (Rd_0_IBUF)
     LUT2:I0->O            9   0.704   0.824  Reg_0_cmp_eq000021 (N111)
     LUT4:I3->O         1024   0.704   1.410  Reg_7_not00001 (Reg_7_not0000)
     LDCE:GE                   0.555          Reg_24_31
    ----------------------------------------
    Total                      6.177ns (3.181ns logic, 2.996ns route)
                                       (51.5% logic, 48.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Reg_19_cmp_eq00001'
  Total number of paths / destination ports: 192 / 64
-------------------------------------------------------------------------
Offset:              6.177ns (Levels of Logic = 3)
  Source:            Rd<0> (PAD)
  Destination:       Reg_19_0 (LATCH)
  Destination Clock: Reg_19_cmp_eq00001 falling

  Data Path: Rd<0> to Reg_19_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             4   1.218   0.762  Rd_0_IBUF (Rd_0_IBUF)
     LUT2:I0->O            9   0.704   0.824  Reg_0_cmp_eq000021 (N111)
     LUT4:I3->O         1024   0.704   1.410  Reg_7_not00001 (Reg_7_not0000)
     LDCE:GE                   0.555          Reg_19_31
    ----------------------------------------
    Total                      6.177ns (3.181ns logic, 2.996ns route)
                                       (51.5% logic, 48.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Reg_23_cmp_eq00001'
  Total number of paths / destination ports: 192 / 64
-------------------------------------------------------------------------
Offset:              6.177ns (Levels of Logic = 3)
  Source:            Rd<0> (PAD)
  Destination:       Reg_23_0 (LATCH)
  Destination Clock: Reg_23_cmp_eq00001 falling

  Data Path: Rd<0> to Reg_23_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             4   1.218   0.762  Rd_0_IBUF (Rd_0_IBUF)
     LUT2:I0->O            9   0.704   0.824  Reg_0_cmp_eq000021 (N111)
     LUT4:I3->O         1024   0.704   1.410  Reg_7_not00001 (Reg_7_not0000)
     LDCE:GE                   0.555          Reg_23_31
    ----------------------------------------
    Total                      6.177ns (3.181ns logic, 2.996ns route)
                                       (51.5% logic, 48.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Reg_18_cmp_eq00001'
  Total number of paths / destination ports: 192 / 64
-------------------------------------------------------------------------
Offset:              6.177ns (Levels of Logic = 3)
  Source:            Rd<0> (PAD)
  Destination:       Reg_18_0 (LATCH)
  Destination Clock: Reg_18_cmp_eq00001 falling

  Data Path: Rd<0> to Reg_18_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             4   1.218   0.762  Rd_0_IBUF (Rd_0_IBUF)
     LUT2:I0->O            9   0.704   0.824  Reg_0_cmp_eq000021 (N111)
     LUT4:I3->O         1024   0.704   1.410  Reg_7_not00001 (Reg_7_not0000)
     LDCE:GE                   0.555          Reg_18_31
    ----------------------------------------
    Total                      6.177ns (3.181ns logic, 2.996ns route)
                                       (51.5% logic, 48.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Reg_22_cmp_eq00001'
  Total number of paths / destination ports: 192 / 64
-------------------------------------------------------------------------
Offset:              6.177ns (Levels of Logic = 3)
  Source:            Rd<0> (PAD)
  Destination:       Reg_22_0 (LATCH)
  Destination Clock: Reg_22_cmp_eq00001 falling

  Data Path: Rd<0> to Reg_22_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             4   1.218   0.762  Rd_0_IBUF (Rd_0_IBUF)
     LUT2:I0->O            9   0.704   0.824  Reg_0_cmp_eq000021 (N111)
     LUT4:I3->O         1024   0.704   1.410  Reg_7_not00001 (Reg_7_not0000)
     LDCE:GE                   0.555          Reg_22_31
    ----------------------------------------
    Total                      6.177ns (3.181ns logic, 2.996ns route)
                                       (51.5% logic, 48.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Reg_17_cmp_eq00001'
  Total number of paths / destination ports: 192 / 64
-------------------------------------------------------------------------
Offset:              6.177ns (Levels of Logic = 3)
  Source:            Rd<0> (PAD)
  Destination:       Reg_17_0 (LATCH)
  Destination Clock: Reg_17_cmp_eq00001 falling

  Data Path: Rd<0> to Reg_17_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             4   1.218   0.762  Rd_0_IBUF (Rd_0_IBUF)
     LUT2:I0->O            9   0.704   0.824  Reg_0_cmp_eq000021 (N111)
     LUT4:I3->O         1024   0.704   1.410  Reg_7_not00001 (Reg_7_not0000)
     LDCE:GE                   0.555          Reg_17_31
    ----------------------------------------
    Total                      6.177ns (3.181ns logic, 2.996ns route)
                                       (51.5% logic, 48.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Reg_21_cmp_eq00001'
  Total number of paths / destination ports: 192 / 64
-------------------------------------------------------------------------
Offset:              6.177ns (Levels of Logic = 3)
  Source:            Rd<0> (PAD)
  Destination:       Reg_21_0 (LATCH)
  Destination Clock: Reg_21_cmp_eq00001 falling

  Data Path: Rd<0> to Reg_21_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             4   1.218   0.762  Rd_0_IBUF (Rd_0_IBUF)
     LUT2:I0->O            9   0.704   0.824  Reg_0_cmp_eq000021 (N111)
     LUT4:I3->O         1024   0.704   1.410  Reg_7_not00001 (Reg_7_not0000)
     LDCE:GE                   0.555          Reg_21_31
    ----------------------------------------
    Total                      6.177ns (3.181ns logic, 2.996ns route)
                                       (51.5% logic, 48.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Reg_16_cmp_eq00001'
  Total number of paths / destination ports: 192 / 64
-------------------------------------------------------------------------
Offset:              6.177ns (Levels of Logic = 3)
  Source:            Rd<0> (PAD)
  Destination:       Reg_16_0 (LATCH)
  Destination Clock: Reg_16_cmp_eq00001 falling

  Data Path: Rd<0> to Reg_16_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             4   1.218   0.762  Rd_0_IBUF (Rd_0_IBUF)
     LUT2:I0->O            9   0.704   0.824  Reg_0_cmp_eq000021 (N111)
     LUT4:I3->O         1024   0.704   1.410  Reg_7_not00001 (Reg_7_not0000)
     LDCE:GE                   0.555          Reg_16_31
    ----------------------------------------
    Total                      6.177ns (3.181ns logic, 2.996ns route)
                                       (51.5% logic, 48.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Reg_20_cmp_eq00001'
  Total number of paths / destination ports: 192 / 64
-------------------------------------------------------------------------
Offset:              6.177ns (Levels of Logic = 3)
  Source:            Rd<0> (PAD)
  Destination:       Reg_20_0 (LATCH)
  Destination Clock: Reg_20_cmp_eq00001 falling

  Data Path: Rd<0> to Reg_20_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             4   1.218   0.762  Rd_0_IBUF (Rd_0_IBUF)
     LUT2:I0->O            9   0.704   0.824  Reg_0_cmp_eq000021 (N111)
     LUT4:I3->O         1024   0.704   1.410  Reg_7_not00001 (Reg_7_not0000)
     LDCE:GE                   0.555          Reg_20_31
    ----------------------------------------
    Total                      6.177ns (3.181ns logic, 2.996ns route)
                                       (51.5% logic, 48.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Reg_15_cmp_eq00001'
  Total number of paths / destination ports: 192 / 64
-------------------------------------------------------------------------
Offset:              6.177ns (Levels of Logic = 3)
  Source:            Rd<0> (PAD)
  Destination:       Reg_15_0 (LATCH)
  Destination Clock: Reg_15_cmp_eq00001 falling

  Data Path: Rd<0> to Reg_15_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             4   1.218   0.762  Rd_0_IBUF (Rd_0_IBUF)
     LUT2:I0->O            9   0.704   0.824  Reg_0_cmp_eq000021 (N111)
     LUT4:I3->O         1024   0.704   1.410  Reg_7_not00001 (Reg_7_not0000)
     LDCE:GE                   0.555          Reg_15_31
    ----------------------------------------
    Total                      6.177ns (3.181ns logic, 2.996ns route)
                                       (51.5% logic, 48.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Reg_14_cmp_eq0000'
  Total number of paths / destination ports: 192 / 64
-------------------------------------------------------------------------
Offset:              6.177ns (Levels of Logic = 3)
  Source:            Rd<0> (PAD)
  Destination:       Reg_14_0 (LATCH)
  Destination Clock: Reg_14_cmp_eq0000 falling

  Data Path: Rd<0> to Reg_14_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             4   1.218   0.762  Rd_0_IBUF (Rd_0_IBUF)
     LUT2:I0->O            9   0.704   0.824  Reg_0_cmp_eq000021 (N111)
     LUT4:I3->O         1024   0.704   1.410  Reg_7_not00001 (Reg_7_not0000)
     LDCE:GE                   0.555          Reg_14_31
    ----------------------------------------
    Total                      6.177ns (3.181ns logic, 2.996ns route)
                                       (51.5% logic, 48.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Reg_13_cmp_eq0000'
  Total number of paths / destination ports: 192 / 64
-------------------------------------------------------------------------
Offset:              6.177ns (Levels of Logic = 3)
  Source:            Rd<0> (PAD)
  Destination:       Reg_13_0 (LATCH)
  Destination Clock: Reg_13_cmp_eq0000 falling

  Data Path: Rd<0> to Reg_13_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             4   1.218   0.762  Rd_0_IBUF (Rd_0_IBUF)
     LUT2:I0->O            9   0.704   0.824  Reg_0_cmp_eq000021 (N111)
     LUT4:I3->O         1024   0.704   1.410  Reg_7_not00001 (Reg_7_not0000)
     LDCE:GE                   0.555          Reg_13_31
    ----------------------------------------
    Total                      6.177ns (3.181ns logic, 2.996ns route)
                                       (51.5% logic, 48.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Reg_12_cmp_eq0000'
  Total number of paths / destination ports: 192 / 64
-------------------------------------------------------------------------
Offset:              6.177ns (Levels of Logic = 3)
  Source:            Rd<0> (PAD)
  Destination:       Reg_12_0 (LATCH)
  Destination Clock: Reg_12_cmp_eq0000 falling

  Data Path: Rd<0> to Reg_12_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             4   1.218   0.762  Rd_0_IBUF (Rd_0_IBUF)
     LUT2:I0->O            9   0.704   0.824  Reg_0_cmp_eq000021 (N111)
     LUT4:I3->O         1024   0.704   1.410  Reg_7_not00001 (Reg_7_not0000)
     LDCE:GE                   0.555          Reg_12_31
    ----------------------------------------
    Total                      6.177ns (3.181ns logic, 2.996ns route)
                                       (51.5% logic, 48.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Reg_11_cmp_eq0000'
  Total number of paths / destination ports: 192 / 64
-------------------------------------------------------------------------
Offset:              6.177ns (Levels of Logic = 3)
  Source:            Rd<0> (PAD)
  Destination:       Reg_11_0 (LATCH)
  Destination Clock: Reg_11_cmp_eq0000 falling

  Data Path: Rd<0> to Reg_11_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             4   1.218   0.762  Rd_0_IBUF (Rd_0_IBUF)
     LUT2:I0->O            9   0.704   0.824  Reg_0_cmp_eq000021 (N111)
     LUT4:I3->O         1024   0.704   1.410  Reg_7_not00001 (Reg_7_not0000)
     LDCE:GE                   0.555          Reg_11_31
    ----------------------------------------
    Total                      6.177ns (3.181ns logic, 2.996ns route)
                                       (51.5% logic, 48.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Reg_10_cmp_eq0000'
  Total number of paths / destination ports: 192 / 64
-------------------------------------------------------------------------
Offset:              6.177ns (Levels of Logic = 3)
  Source:            Rd<0> (PAD)
  Destination:       Reg_10_0 (LATCH)
  Destination Clock: Reg_10_cmp_eq0000 falling

  Data Path: Rd<0> to Reg_10_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             4   1.218   0.762  Rd_0_IBUF (Rd_0_IBUF)
     LUT2:I0->O            9   0.704   0.824  Reg_0_cmp_eq000021 (N111)
     LUT4:I3->O         1024   0.704   1.410  Reg_7_not00001 (Reg_7_not0000)
     LDCE:GE                   0.555          Reg_10_31
    ----------------------------------------
    Total                      6.177ns (3.181ns logic, 2.996ns route)
                                       (51.5% logic, 48.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Reg_9_cmp_eq0000'
  Total number of paths / destination ports: 192 / 64
-------------------------------------------------------------------------
Offset:              6.177ns (Levels of Logic = 3)
  Source:            Rd<0> (PAD)
  Destination:       Reg_9_0 (LATCH)
  Destination Clock: Reg_9_cmp_eq0000 falling

  Data Path: Rd<0> to Reg_9_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             4   1.218   0.762  Rd_0_IBUF (Rd_0_IBUF)
     LUT2:I0->O            9   0.704   0.824  Reg_0_cmp_eq000021 (N111)
     LUT4:I3->O         1024   0.704   1.410  Reg_7_not00001 (Reg_7_not0000)
     LDCE:GE                   0.555          Reg_9_31
    ----------------------------------------
    Total                      6.177ns (3.181ns logic, 2.996ns route)
                                       (51.5% logic, 48.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Reg_8_cmp_eq0000'
  Total number of paths / destination ports: 192 / 64
-------------------------------------------------------------------------
Offset:              6.177ns (Levels of Logic = 3)
  Source:            Rd<0> (PAD)
  Destination:       Reg_8_0 (LATCH)
  Destination Clock: Reg_8_cmp_eq0000 falling

  Data Path: Rd<0> to Reg_8_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             4   1.218   0.762  Rd_0_IBUF (Rd_0_IBUF)
     LUT2:I0->O            9   0.704   0.824  Reg_0_cmp_eq000021 (N111)
     LUT4:I3->O         1024   0.704   1.410  Reg_7_not00001 (Reg_7_not0000)
     LDCE:GE                   0.555          Reg_8_31
    ----------------------------------------
    Total                      6.177ns (3.181ns logic, 2.996ns route)
                                       (51.5% logic, 48.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Reg_7_cmp_eq0000'
  Total number of paths / destination ports: 192 / 64
-------------------------------------------------------------------------
Offset:              6.177ns (Levels of Logic = 3)
  Source:            Rd<0> (PAD)
  Destination:       Reg_7_0 (LATCH)
  Destination Clock: Reg_7_cmp_eq0000 falling

  Data Path: Rd<0> to Reg_7_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             4   1.218   0.762  Rd_0_IBUF (Rd_0_IBUF)
     LUT2:I0->O            9   0.704   0.824  Reg_0_cmp_eq000021 (N111)
     LUT4:I3->O         1024   0.704   1.410  Reg_7_not00001 (Reg_7_not0000)
     LDCE:GE                   0.555          Reg_7_31
    ----------------------------------------
    Total                      6.177ns (3.181ns logic, 2.996ns route)
                                       (51.5% logic, 48.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Reg_0_cmp_eq00001'
  Total number of paths / destination ports: 64 / 64
-------------------------------------------------------------------------
Offset:              8.685ns (Levels of Logic = 7)
  Source:            Reg_0_31 (LATCH)
  Destination:       Rs1out<31> (PAD)
  Source Clock:      Reg_0_cmp_eq00001 falling

  Data Path: Reg_0_31 to Rs1out<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCE:G->Q             2   0.676   0.526  Reg_0_31 (Reg_0_31)
     LUT3:I1->O            1   0.704   0.000  Mmux__varindex0000_1024 (Mmux__varindex0000_1024)
     MUXF5:I0->O           1   0.321   0.000  Mmux__varindex0000_8_f5_23 (Mmux__varindex0000_8_f524)
     MUXF6:I0->O           1   0.521   0.000  Mmux__varindex0000_6_f6_23 (Mmux__varindex0000_6_f624)
     MUXF7:I0->O           1   0.521   0.000  Mmux__varindex0000_4_f7_23 (Mmux__varindex0000_4_f724)
     MUXF8:I0->O           1   0.521   0.499  Mmux__varindex0000_2_f8_23 (_varindex0000<31>)
     LUT2:I1->O            1   0.704   0.420  Rs2out<31>1 (Rs2out_31_OBUF)
     OBUF:I->O                 3.272          Rs2out_31_OBUF (Rs2out<31>)
    ----------------------------------------
    Total                      8.685ns (7.240ns logic, 1.445ns route)
                                       (83.4% logic, 16.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Reg_8_cmp_eq0000'
  Total number of paths / destination ports: 64 / 64
-------------------------------------------------------------------------
Offset:              8.641ns (Levels of Logic = 7)
  Source:            Reg_8_31 (LATCH)
  Destination:       Rs1out<31> (PAD)
  Source Clock:      Reg_8_cmp_eq0000 falling

  Data Path: Reg_8_31 to Rs1out<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCE:G->Q             2   0.676   0.482  Reg_8_31 (Reg_8_31)
     LUT3:I2->O            1   0.704   0.000  Mmux__varindex0000_1024 (Mmux__varindex0000_1024)
     MUXF5:I0->O           1   0.321   0.000  Mmux__varindex0000_8_f5_23 (Mmux__varindex0000_8_f524)
     MUXF6:I0->O           1   0.521   0.000  Mmux__varindex0000_6_f6_23 (Mmux__varindex0000_6_f624)
     MUXF7:I0->O           1   0.521   0.000  Mmux__varindex0000_4_f7_23 (Mmux__varindex0000_4_f724)
     MUXF8:I0->O           1   0.521   0.499  Mmux__varindex0000_2_f8_23 (_varindex0000<31>)
     LUT2:I1->O            1   0.704   0.420  Rs2out<31>1 (Rs2out_31_OBUF)
     OBUF:I->O                 3.272          Rs2out_31_OBUF (Rs2out<31>)
    ----------------------------------------
    Total                      8.641ns (7.240ns logic, 1.401ns route)
                                       (83.8% logic, 16.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Reg_16_cmp_eq00001'
  Total number of paths / destination ports: 64 / 64
-------------------------------------------------------------------------
Offset:              8.685ns (Levels of Logic = 7)
  Source:            Reg_16_31 (LATCH)
  Destination:       Rs1out<31> (PAD)
  Source Clock:      Reg_16_cmp_eq00001 falling

  Data Path: Reg_16_31 to Rs1out<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCE:G->Q             2   0.676   0.526  Reg_16_31 (Reg_16_31)
     LUT3:I1->O            1   0.704   0.000  Mmux__varindex0000_999 (Mmux__varindex0000_999)
     MUXF5:I1->O           1   0.321   0.000  Mmux__varindex0000_8_f5_23 (Mmux__varindex0000_8_f524)
     MUXF6:I0->O           1   0.521   0.000  Mmux__varindex0000_6_f6_23 (Mmux__varindex0000_6_f624)
     MUXF7:I0->O           1   0.521   0.000  Mmux__varindex0000_4_f7_23 (Mmux__varindex0000_4_f724)
     MUXF8:I0->O           1   0.521   0.499  Mmux__varindex0000_2_f8_23 (_varindex0000<31>)
     LUT2:I1->O            1   0.704   0.420  Rs2out<31>1 (Rs2out_31_OBUF)
     OBUF:I->O                 3.272          Rs2out_31_OBUF (Rs2out<31>)
    ----------------------------------------
    Total                      8.685ns (7.240ns logic, 1.445ns route)
                                       (83.4% logic, 16.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Reg_24_cmp_eq00001'
  Total number of paths / destination ports: 64 / 64
-------------------------------------------------------------------------
Offset:              8.641ns (Levels of Logic = 7)
  Source:            Reg_24_31 (LATCH)
  Destination:       Rs1out<31> (PAD)
  Source Clock:      Reg_24_cmp_eq00001 falling

  Data Path: Reg_24_31 to Rs1out<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCE:G->Q             2   0.676   0.482  Reg_24_31 (Reg_24_31)
     LUT3:I2->O            1   0.704   0.000  Mmux__varindex0000_999 (Mmux__varindex0000_999)
     MUXF5:I1->O           1   0.321   0.000  Mmux__varindex0000_8_f5_23 (Mmux__varindex0000_8_f524)
     MUXF6:I0->O           1   0.521   0.000  Mmux__varindex0000_6_f6_23 (Mmux__varindex0000_6_f624)
     MUXF7:I0->O           1   0.521   0.000  Mmux__varindex0000_4_f7_23 (Mmux__varindex0000_4_f724)
     MUXF8:I0->O           1   0.521   0.499  Mmux__varindex0000_2_f8_23 (_varindex0000<31>)
     LUT2:I1->O            1   0.704   0.420  Rs2out<31>1 (Rs2out_31_OBUF)
     OBUF:I->O                 3.272          Rs2out_31_OBUF (Rs2out<31>)
    ----------------------------------------
    Total                      8.641ns (7.240ns logic, 1.401ns route)
                                       (83.8% logic, 16.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Reg_1_cmp_eq00001'
  Total number of paths / destination ports: 64 / 64
-------------------------------------------------------------------------
Offset:              8.685ns (Levels of Logic = 7)
  Source:            Reg_1_31 (LATCH)
  Destination:       Rs1out<31> (PAD)
  Source Clock:      Reg_1_cmp_eq00001 falling

  Data Path: Reg_1_31 to Rs1out<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCE:G->Q             2   0.676   0.526  Reg_1_31 (Reg_1_31)
     LUT3:I1->O            1   0.704   0.000  Mmux__varindex0000_998 (Mmux__varindex0000_998)
     MUXF5:I0->O           1   0.321   0.000  Mmux__varindex0000_7_f5_73 (Mmux__varindex0000_7_f574)
     MUXF6:I1->O           1   0.521   0.000  Mmux__varindex0000_6_f6_23 (Mmux__varindex0000_6_f624)
     MUXF7:I0->O           1   0.521   0.000  Mmux__varindex0000_4_f7_23 (Mmux__varindex0000_4_f724)
     MUXF8:I0->O           1   0.521   0.499  Mmux__varindex0000_2_f8_23 (_varindex0000<31>)
     LUT2:I1->O            1   0.704   0.420  Rs2out<31>1 (Rs2out_31_OBUF)
     OBUF:I->O                 3.272          Rs2out_31_OBUF (Rs2out<31>)
    ----------------------------------------
    Total                      8.685ns (7.240ns logic, 1.445ns route)
                                       (83.4% logic, 16.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Reg_9_cmp_eq0000'
  Total number of paths / destination ports: 64 / 64
-------------------------------------------------------------------------
Offset:              8.641ns (Levels of Logic = 7)
  Source:            Reg_9_31 (LATCH)
  Destination:       Rs1out<31> (PAD)
  Source Clock:      Reg_9_cmp_eq0000 falling

  Data Path: Reg_9_31 to Rs1out<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCE:G->Q             2   0.676   0.482  Reg_9_31 (Reg_9_31)
     LUT3:I2->O            1   0.704   0.000  Mmux__varindex0000_998 (Mmux__varindex0000_998)
     MUXF5:I0->O           1   0.321   0.000  Mmux__varindex0000_7_f5_73 (Mmux__varindex0000_7_f574)
     MUXF6:I1->O           1   0.521   0.000  Mmux__varindex0000_6_f6_23 (Mmux__varindex0000_6_f624)
     MUXF7:I0->O           1   0.521   0.000  Mmux__varindex0000_4_f7_23 (Mmux__varindex0000_4_f724)
     MUXF8:I0->O           1   0.521   0.499  Mmux__varindex0000_2_f8_23 (_varindex0000<31>)
     LUT2:I1->O            1   0.704   0.420  Rs2out<31>1 (Rs2out_31_OBUF)
     OBUF:I->O                 3.272          Rs2out_31_OBUF (Rs2out<31>)
    ----------------------------------------
    Total                      8.641ns (7.240ns logic, 1.401ns route)
                                       (83.8% logic, 16.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Reg_17_cmp_eq00001'
  Total number of paths / destination ports: 64 / 64
-------------------------------------------------------------------------
Offset:              8.685ns (Levels of Logic = 7)
  Source:            Reg_17_31 (LATCH)
  Destination:       Rs1out<31> (PAD)
  Source Clock:      Reg_17_cmp_eq00001 falling

  Data Path: Reg_17_31 to Rs1out<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCE:G->Q             2   0.676   0.526  Reg_17_31 (Reg_17_31)
     LUT3:I1->O            1   0.704   0.000  Mmux__varindex0000_8149 (Mmux__varindex0000_8149)
     MUXF5:I1->O           1   0.321   0.000  Mmux__varindex0000_7_f5_73 (Mmux__varindex0000_7_f574)
     MUXF6:I1->O           1   0.521   0.000  Mmux__varindex0000_6_f6_23 (Mmux__varindex0000_6_f624)
     MUXF7:I0->O           1   0.521   0.000  Mmux__varindex0000_4_f7_23 (Mmux__varindex0000_4_f724)
     MUXF8:I0->O           1   0.521   0.499  Mmux__varindex0000_2_f8_23 (_varindex0000<31>)
     LUT2:I1->O            1   0.704   0.420  Rs2out<31>1 (Rs2out_31_OBUF)
     OBUF:I->O                 3.272          Rs2out_31_OBUF (Rs2out<31>)
    ----------------------------------------
    Total                      8.685ns (7.240ns logic, 1.445ns route)
                                       (83.4% logic, 16.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Reg_25_cmp_eq00001'
  Total number of paths / destination ports: 64 / 64
-------------------------------------------------------------------------
Offset:              8.641ns (Levels of Logic = 7)
  Source:            Reg_25_31 (LATCH)
  Destination:       Rs1out<31> (PAD)
  Source Clock:      Reg_25_cmp_eq00001 falling

  Data Path: Reg_25_31 to Rs1out<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCE:G->Q             2   0.676   0.482  Reg_25_31 (Reg_25_31)
     LUT3:I2->O            1   0.704   0.000  Mmux__varindex0000_8149 (Mmux__varindex0000_8149)
     MUXF5:I1->O           1   0.321   0.000  Mmux__varindex0000_7_f5_73 (Mmux__varindex0000_7_f574)
     MUXF6:I1->O           1   0.521   0.000  Mmux__varindex0000_6_f6_23 (Mmux__varindex0000_6_f624)
     MUXF7:I0->O           1   0.521   0.000  Mmux__varindex0000_4_f7_23 (Mmux__varindex0000_4_f724)
     MUXF8:I0->O           1   0.521   0.499  Mmux__varindex0000_2_f8_23 (_varindex0000<31>)
     LUT2:I1->O            1   0.704   0.420  Rs2out<31>1 (Rs2out_31_OBUF)
     OBUF:I->O                 3.272          Rs2out_31_OBUF (Rs2out<31>)
    ----------------------------------------
    Total                      8.641ns (7.240ns logic, 1.401ns route)
                                       (83.8% logic, 16.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Reg_2_cmp_eq00001'
  Total number of paths / destination ports: 64 / 64
-------------------------------------------------------------------------
Offset:              8.685ns (Levels of Logic = 7)
  Source:            Reg_2_31 (LATCH)
  Destination:       Rs1out<31> (PAD)
  Source Clock:      Reg_2_cmp_eq00001 falling

  Data Path: Reg_2_31 to Rs1out<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCE:G->Q             2   0.676   0.526  Reg_2_31 (Reg_2_31)
     LUT3:I1->O            1   0.704   0.000  Mmux__varindex0000_997 (Mmux__varindex0000_997)
     MUXF5:I0->O           1   0.321   0.000  Mmux__varindex0000_7_f5_72 (Mmux__varindex0000_7_f573)
     MUXF6:I0->O           1   0.521   0.000  Mmux__varindex0000_5_f6_48 (Mmux__varindex0000_5_f649)
     MUXF7:I1->O           1   0.521   0.000  Mmux__varindex0000_4_f7_23 (Mmux__varindex0000_4_f724)
     MUXF8:I0->O           1   0.521   0.499  Mmux__varindex0000_2_f8_23 (_varindex0000<31>)
     LUT2:I1->O            1   0.704   0.420  Rs2out<31>1 (Rs2out_31_OBUF)
     OBUF:I->O                 3.272          Rs2out_31_OBUF (Rs2out<31>)
    ----------------------------------------
    Total                      8.685ns (7.240ns logic, 1.445ns route)
                                       (83.4% logic, 16.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Reg_10_cmp_eq0000'
  Total number of paths / destination ports: 64 / 64
-------------------------------------------------------------------------
Offset:              8.641ns (Levels of Logic = 7)
  Source:            Reg_10_31 (LATCH)
  Destination:       Rs1out<31> (PAD)
  Source Clock:      Reg_10_cmp_eq0000 falling

  Data Path: Reg_10_31 to Rs1out<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCE:G->Q             2   0.676   0.482  Reg_10_31 (Reg_10_31)
     LUT3:I2->O            1   0.704   0.000  Mmux__varindex0000_997 (Mmux__varindex0000_997)
     MUXF5:I0->O           1   0.321   0.000  Mmux__varindex0000_7_f5_72 (Mmux__varindex0000_7_f573)
     MUXF6:I0->O           1   0.521   0.000  Mmux__varindex0000_5_f6_48 (Mmux__varindex0000_5_f649)
     MUXF7:I1->O           1   0.521   0.000  Mmux__varindex0000_4_f7_23 (Mmux__varindex0000_4_f724)
     MUXF8:I0->O           1   0.521   0.499  Mmux__varindex0000_2_f8_23 (_varindex0000<31>)
     LUT2:I1->O            1   0.704   0.420  Rs2out<31>1 (Rs2out_31_OBUF)
     OBUF:I->O                 3.272          Rs2out_31_OBUF (Rs2out<31>)
    ----------------------------------------
    Total                      8.641ns (7.240ns logic, 1.401ns route)
                                       (83.8% logic, 16.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Reg_18_cmp_eq00001'
  Total number of paths / destination ports: 64 / 64
-------------------------------------------------------------------------
Offset:              8.685ns (Levels of Logic = 7)
  Source:            Reg_18_31 (LATCH)
  Destination:       Rs1out<31> (PAD)
  Source Clock:      Reg_18_cmp_eq00001 falling

  Data Path: Reg_18_31 to Rs1out<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCE:G->Q             2   0.676   0.526  Reg_18_31 (Reg_18_31)
     LUT3:I1->O            1   0.704   0.000  Mmux__varindex0000_8148 (Mmux__varindex0000_8148)
     MUXF5:I1->O           1   0.321   0.000  Mmux__varindex0000_7_f5_72 (Mmux__varindex0000_7_f573)
     MUXF6:I0->O           1   0.521   0.000  Mmux__varindex0000_5_f6_48 (Mmux__varindex0000_5_f649)
     MUXF7:I1->O           1   0.521   0.000  Mmux__varindex0000_4_f7_23 (Mmux__varindex0000_4_f724)
     MUXF8:I0->O           1   0.521   0.499  Mmux__varindex0000_2_f8_23 (_varindex0000<31>)
     LUT2:I1->O            1   0.704   0.420  Rs2out<31>1 (Rs2out_31_OBUF)
     OBUF:I->O                 3.272          Rs2out_31_OBUF (Rs2out<31>)
    ----------------------------------------
    Total                      8.685ns (7.240ns logic, 1.445ns route)
                                       (83.4% logic, 16.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Reg_26_cmp_eq00001'
  Total number of paths / destination ports: 64 / 64
-------------------------------------------------------------------------
Offset:              8.641ns (Levels of Logic = 7)
  Source:            Reg_26_31 (LATCH)
  Destination:       Rs1out<31> (PAD)
  Source Clock:      Reg_26_cmp_eq00001 falling

  Data Path: Reg_26_31 to Rs1out<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCE:G->Q             2   0.676   0.482  Reg_26_31 (Reg_26_31)
     LUT3:I2->O            1   0.704   0.000  Mmux__varindex0000_8148 (Mmux__varindex0000_8148)
     MUXF5:I1->O           1   0.321   0.000  Mmux__varindex0000_7_f5_72 (Mmux__varindex0000_7_f573)
     MUXF6:I0->O           1   0.521   0.000  Mmux__varindex0000_5_f6_48 (Mmux__varindex0000_5_f649)
     MUXF7:I1->O           1   0.521   0.000  Mmux__varindex0000_4_f7_23 (Mmux__varindex0000_4_f724)
     MUXF8:I0->O           1   0.521   0.499  Mmux__varindex0000_2_f8_23 (_varindex0000<31>)
     LUT2:I1->O            1   0.704   0.420  Rs2out<31>1 (Rs2out_31_OBUF)
     OBUF:I->O                 3.272          Rs2out_31_OBUF (Rs2out<31>)
    ----------------------------------------
    Total                      8.641ns (7.240ns logic, 1.401ns route)
                                       (83.8% logic, 16.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Reg_3_cmp_eq00001'
  Total number of paths / destination ports: 64 / 64
-------------------------------------------------------------------------
Offset:              8.685ns (Levels of Logic = 7)
  Source:            Reg_3_31 (LATCH)
  Destination:       Rs1out<31> (PAD)
  Source Clock:      Reg_3_cmp_eq00001 falling

  Data Path: Reg_3_31 to Rs1out<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCE:G->Q             2   0.676   0.526  Reg_3_31 (Reg_3_31)
     LUT3:I1->O            1   0.704   0.000  Mmux__varindex0000_8147 (Mmux__varindex0000_8147)
     MUXF5:I0->O           1   0.321   0.000  Mmux__varindex0000_6_f5_73 (Mmux__varindex0000_6_f574)
     MUXF6:I1->O           1   0.521   0.000  Mmux__varindex0000_5_f6_48 (Mmux__varindex0000_5_f649)
     MUXF7:I1->O           1   0.521   0.000  Mmux__varindex0000_4_f7_23 (Mmux__varindex0000_4_f724)
     MUXF8:I0->O           1   0.521   0.499  Mmux__varindex0000_2_f8_23 (_varindex0000<31>)
     LUT2:I1->O            1   0.704   0.420  Rs2out<31>1 (Rs2out_31_OBUF)
     OBUF:I->O                 3.272          Rs2out_31_OBUF (Rs2out<31>)
    ----------------------------------------
    Total                      8.685ns (7.240ns logic, 1.445ns route)
                                       (83.4% logic, 16.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Reg_11_cmp_eq0000'
  Total number of paths / destination ports: 64 / 64
-------------------------------------------------------------------------
Offset:              8.641ns (Levels of Logic = 7)
  Source:            Reg_11_31 (LATCH)
  Destination:       Rs1out<31> (PAD)
  Source Clock:      Reg_11_cmp_eq0000 falling

  Data Path: Reg_11_31 to Rs1out<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCE:G->Q             2   0.676   0.482  Reg_11_31 (Reg_11_31)
     LUT3:I2->O            1   0.704   0.000  Mmux__varindex0000_8147 (Mmux__varindex0000_8147)
     MUXF5:I0->O           1   0.321   0.000  Mmux__varindex0000_6_f5_73 (Mmux__varindex0000_6_f574)
     MUXF6:I1->O           1   0.521   0.000  Mmux__varindex0000_5_f6_48 (Mmux__varindex0000_5_f649)
     MUXF7:I1->O           1   0.521   0.000  Mmux__varindex0000_4_f7_23 (Mmux__varindex0000_4_f724)
     MUXF8:I0->O           1   0.521   0.499  Mmux__varindex0000_2_f8_23 (_varindex0000<31>)
     LUT2:I1->O            1   0.704   0.420  Rs2out<31>1 (Rs2out_31_OBUF)
     OBUF:I->O                 3.272          Rs2out_31_OBUF (Rs2out<31>)
    ----------------------------------------
    Total                      8.641ns (7.240ns logic, 1.401ns route)
                                       (83.8% logic, 16.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Reg_19_cmp_eq00001'
  Total number of paths / destination ports: 64 / 64
-------------------------------------------------------------------------
Offset:              8.685ns (Levels of Logic = 7)
  Source:            Reg_19_31 (LATCH)
  Destination:       Rs1out<31> (PAD)
  Source Clock:      Reg_19_cmp_eq00001 falling

  Data Path: Reg_19_31 to Rs1out<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCE:G->Q             2   0.676   0.526  Reg_19_31 (Reg_19_31)
     LUT3:I1->O            1   0.704   0.000  Mmux__varindex0000_799 (Mmux__varindex0000_799)
     MUXF5:I1->O           1   0.321   0.000  Mmux__varindex0000_6_f5_73 (Mmux__varindex0000_6_f574)
     MUXF6:I1->O           1   0.521   0.000  Mmux__varindex0000_5_f6_48 (Mmux__varindex0000_5_f649)
     MUXF7:I1->O           1   0.521   0.000  Mmux__varindex0000_4_f7_23 (Mmux__varindex0000_4_f724)
     MUXF8:I0->O           1   0.521   0.499  Mmux__varindex0000_2_f8_23 (_varindex0000<31>)
     LUT2:I1->O            1   0.704   0.420  Rs2out<31>1 (Rs2out_31_OBUF)
     OBUF:I->O                 3.272          Rs2out_31_OBUF (Rs2out<31>)
    ----------------------------------------
    Total                      8.685ns (7.240ns logic, 1.445ns route)
                                       (83.4% logic, 16.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Reg_27_cmp_eq00001'
  Total number of paths / destination ports: 64 / 64
-------------------------------------------------------------------------
Offset:              8.641ns (Levels of Logic = 7)
  Source:            Reg_27_31 (LATCH)
  Destination:       Rs1out<31> (PAD)
  Source Clock:      Reg_27_cmp_eq00001 falling

  Data Path: Reg_27_31 to Rs1out<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCE:G->Q             2   0.676   0.482  Reg_27_31 (Reg_27_31)
     LUT3:I2->O            1   0.704   0.000  Mmux__varindex0000_799 (Mmux__varindex0000_799)
     MUXF5:I1->O           1   0.321   0.000  Mmux__varindex0000_6_f5_73 (Mmux__varindex0000_6_f574)
     MUXF6:I1->O           1   0.521   0.000  Mmux__varindex0000_5_f6_48 (Mmux__varindex0000_5_f649)
     MUXF7:I1->O           1   0.521   0.000  Mmux__varindex0000_4_f7_23 (Mmux__varindex0000_4_f724)
     MUXF8:I0->O           1   0.521   0.499  Mmux__varindex0000_2_f8_23 (_varindex0000<31>)
     LUT2:I1->O            1   0.704   0.420  Rs2out<31>1 (Rs2out_31_OBUF)
     OBUF:I->O                 3.272          Rs2out_31_OBUF (Rs2out<31>)
    ----------------------------------------
    Total                      8.641ns (7.240ns logic, 1.401ns route)
                                       (83.8% logic, 16.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Reg_4_cmp_eq00001'
  Total number of paths / destination ports: 64 / 64
-------------------------------------------------------------------------
Offset:              8.685ns (Levels of Logic = 7)
  Source:            Reg_4_31 (LATCH)
  Destination:       Rs1out<31> (PAD)
  Source Clock:      Reg_4_cmp_eq00001 falling

  Data Path: Reg_4_31 to Rs1out<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCE:G->Q             2   0.676   0.526  Reg_4_31 (Reg_4_31)
     LUT3:I1->O            1   0.704   0.000  Mmux__varindex0000_996 (Mmux__varindex0000_996)
     MUXF5:I0->O           1   0.321   0.000  Mmux__varindex0000_7_f5_71 (Mmux__varindex0000_7_f572)
     MUXF6:I0->O           1   0.521   0.000  Mmux__varindex0000_5_f6_47 (Mmux__varindex0000_5_f648)
     MUXF7:I0->O           1   0.521   0.000  Mmux__varindex0000_3_f7_23 (Mmux__varindex0000_3_f724)
     MUXF8:I1->O           1   0.521   0.499  Mmux__varindex0000_2_f8_23 (_varindex0000<31>)
     LUT2:I1->O            1   0.704   0.420  Rs2out<31>1 (Rs2out_31_OBUF)
     OBUF:I->O                 3.272          Rs2out_31_OBUF (Rs2out<31>)
    ----------------------------------------
    Total                      8.685ns (7.240ns logic, 1.445ns route)
                                       (83.4% logic, 16.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Reg_12_cmp_eq0000'
  Total number of paths / destination ports: 64 / 64
-------------------------------------------------------------------------
Offset:              8.641ns (Levels of Logic = 7)
  Source:            Reg_12_31 (LATCH)
  Destination:       Rs1out<31> (PAD)
  Source Clock:      Reg_12_cmp_eq0000 falling

  Data Path: Reg_12_31 to Rs1out<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCE:G->Q             2   0.676   0.482  Reg_12_31 (Reg_12_31)
     LUT3:I2->O            1   0.704   0.000  Mmux__varindex0000_996 (Mmux__varindex0000_996)
     MUXF5:I0->O           1   0.321   0.000  Mmux__varindex0000_7_f5_71 (Mmux__varindex0000_7_f572)
     MUXF6:I0->O           1   0.521   0.000  Mmux__varindex0000_5_f6_47 (Mmux__varindex0000_5_f648)
     MUXF7:I0->O           1   0.521   0.000  Mmux__varindex0000_3_f7_23 (Mmux__varindex0000_3_f724)
     MUXF8:I1->O           1   0.521   0.499  Mmux__varindex0000_2_f8_23 (_varindex0000<31>)
     LUT2:I1->O            1   0.704   0.420  Rs2out<31>1 (Rs2out_31_OBUF)
     OBUF:I->O                 3.272          Rs2out_31_OBUF (Rs2out<31>)
    ----------------------------------------
    Total                      8.641ns (7.240ns logic, 1.401ns route)
                                       (83.8% logic, 16.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Reg_20_cmp_eq00001'
  Total number of paths / destination ports: 64 / 64
-------------------------------------------------------------------------
Offset:              8.685ns (Levels of Logic = 7)
  Source:            Reg_20_31 (LATCH)
  Destination:       Rs1out<31> (PAD)
  Source Clock:      Reg_20_cmp_eq00001 falling

  Data Path: Reg_20_31 to Rs1out<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCE:G->Q             2   0.676   0.526  Reg_20_31 (Reg_20_31)
     LUT3:I1->O            1   0.704   0.000  Mmux__varindex0000_8146 (Mmux__varindex0000_8146)
     MUXF5:I1->O           1   0.321   0.000  Mmux__varindex0000_7_f5_71 (Mmux__varindex0000_7_f572)
     MUXF6:I0->O           1   0.521   0.000  Mmux__varindex0000_5_f6_47 (Mmux__varindex0000_5_f648)
     MUXF7:I0->O           1   0.521   0.000  Mmux__varindex0000_3_f7_23 (Mmux__varindex0000_3_f724)
     MUXF8:I1->O           1   0.521   0.499  Mmux__varindex0000_2_f8_23 (_varindex0000<31>)
     LUT2:I1->O            1   0.704   0.420  Rs2out<31>1 (Rs2out_31_OBUF)
     OBUF:I->O                 3.272          Rs2out_31_OBUF (Rs2out<31>)
    ----------------------------------------
    Total                      8.685ns (7.240ns logic, 1.445ns route)
                                       (83.4% logic, 16.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Reg_28_cmp_eq00001'
  Total number of paths / destination ports: 64 / 64
-------------------------------------------------------------------------
Offset:              8.641ns (Levels of Logic = 7)
  Source:            Reg_28_31 (LATCH)
  Destination:       Rs1out<31> (PAD)
  Source Clock:      Reg_28_cmp_eq00001 falling

  Data Path: Reg_28_31 to Rs1out<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCE:G->Q             2   0.676   0.482  Reg_28_31 (Reg_28_31)
     LUT3:I2->O            1   0.704   0.000  Mmux__varindex0000_8146 (Mmux__varindex0000_8146)
     MUXF5:I1->O           1   0.321   0.000  Mmux__varindex0000_7_f5_71 (Mmux__varindex0000_7_f572)
     MUXF6:I0->O           1   0.521   0.000  Mmux__varindex0000_5_f6_47 (Mmux__varindex0000_5_f648)
     MUXF7:I0->O           1   0.521   0.000  Mmux__varindex0000_3_f7_23 (Mmux__varindex0000_3_f724)
     MUXF8:I1->O           1   0.521   0.499  Mmux__varindex0000_2_f8_23 (_varindex0000<31>)
     LUT2:I1->O            1   0.704   0.420  Rs2out<31>1 (Rs2out_31_OBUF)
     OBUF:I->O                 3.272          Rs2out_31_OBUF (Rs2out<31>)
    ----------------------------------------
    Total                      8.641ns (7.240ns logic, 1.401ns route)
                                       (83.8% logic, 16.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Reg_5_cmp_eq00001'
  Total number of paths / destination ports: 64 / 64
-------------------------------------------------------------------------
Offset:              8.685ns (Levels of Logic = 7)
  Source:            Reg_5_31 (LATCH)
  Destination:       Rs1out<31> (PAD)
  Source Clock:      Reg_5_cmp_eq00001 falling

  Data Path: Reg_5_31 to Rs1out<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCE:G->Q             2   0.676   0.526  Reg_5_31 (Reg_5_31)
     LUT3:I1->O            1   0.704   0.000  Mmux__varindex0000_8145 (Mmux__varindex0000_8145)
     MUXF5:I0->O           1   0.321   0.000  Mmux__varindex0000_6_f5_72 (Mmux__varindex0000_6_f573)
     MUXF6:I1->O           1   0.521   0.000  Mmux__varindex0000_5_f6_47 (Mmux__varindex0000_5_f648)
     MUXF7:I0->O           1   0.521   0.000  Mmux__varindex0000_3_f7_23 (Mmux__varindex0000_3_f724)
     MUXF8:I1->O           1   0.521   0.499  Mmux__varindex0000_2_f8_23 (_varindex0000<31>)
     LUT2:I1->O            1   0.704   0.420  Rs2out<31>1 (Rs2out_31_OBUF)
     OBUF:I->O                 3.272          Rs2out_31_OBUF (Rs2out<31>)
    ----------------------------------------
    Total                      8.685ns (7.240ns logic, 1.445ns route)
                                       (83.4% logic, 16.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Reg_13_cmp_eq0000'
  Total number of paths / destination ports: 64 / 64
-------------------------------------------------------------------------
Offset:              8.641ns (Levels of Logic = 7)
  Source:            Reg_13_31 (LATCH)
  Destination:       Rs1out<31> (PAD)
  Source Clock:      Reg_13_cmp_eq0000 falling

  Data Path: Reg_13_31 to Rs1out<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCE:G->Q             2   0.676   0.482  Reg_13_31 (Reg_13_31)
     LUT3:I2->O            1   0.704   0.000  Mmux__varindex0000_8145 (Mmux__varindex0000_8145)
     MUXF5:I0->O           1   0.321   0.000  Mmux__varindex0000_6_f5_72 (Mmux__varindex0000_6_f573)
     MUXF6:I1->O           1   0.521   0.000  Mmux__varindex0000_5_f6_47 (Mmux__varindex0000_5_f648)
     MUXF7:I0->O           1   0.521   0.000  Mmux__varindex0000_3_f7_23 (Mmux__varindex0000_3_f724)
     MUXF8:I1->O           1   0.521   0.499  Mmux__varindex0000_2_f8_23 (_varindex0000<31>)
     LUT2:I1->O            1   0.704   0.420  Rs2out<31>1 (Rs2out_31_OBUF)
     OBUF:I->O                 3.272          Rs2out_31_OBUF (Rs2out<31>)
    ----------------------------------------
    Total                      8.641ns (7.240ns logic, 1.401ns route)
                                       (83.8% logic, 16.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Reg_21_cmp_eq00001'
  Total number of paths / destination ports: 64 / 64
-------------------------------------------------------------------------
Offset:              8.685ns (Levels of Logic = 7)
  Source:            Reg_21_31 (LATCH)
  Destination:       Rs1out<31> (PAD)
  Source Clock:      Reg_21_cmp_eq00001 falling

  Data Path: Reg_21_31 to Rs1out<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCE:G->Q             2   0.676   0.526  Reg_21_31 (Reg_21_31)
     LUT3:I1->O            1   0.704   0.000  Mmux__varindex0000_798 (Mmux__varindex0000_798)
     MUXF5:I1->O           1   0.321   0.000  Mmux__varindex0000_6_f5_72 (Mmux__varindex0000_6_f573)
     MUXF6:I1->O           1   0.521   0.000  Mmux__varindex0000_5_f6_47 (Mmux__varindex0000_5_f648)
     MUXF7:I0->O           1   0.521   0.000  Mmux__varindex0000_3_f7_23 (Mmux__varindex0000_3_f724)
     MUXF8:I1->O           1   0.521   0.499  Mmux__varindex0000_2_f8_23 (_varindex0000<31>)
     LUT2:I1->O            1   0.704   0.420  Rs2out<31>1 (Rs2out_31_OBUF)
     OBUF:I->O                 3.272          Rs2out_31_OBUF (Rs2out<31>)
    ----------------------------------------
    Total                      8.685ns (7.240ns logic, 1.445ns route)
                                       (83.4% logic, 16.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Reg_29_cmp_eq00001'
  Total number of paths / destination ports: 64 / 64
-------------------------------------------------------------------------
Offset:              8.641ns (Levels of Logic = 7)
  Source:            Reg_29_31 (LATCH)
  Destination:       Rs1out<31> (PAD)
  Source Clock:      Reg_29_cmp_eq00001 falling

  Data Path: Reg_29_31 to Rs1out<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCE:G->Q             2   0.676   0.482  Reg_29_31 (Reg_29_31)
     LUT3:I2->O            1   0.704   0.000  Mmux__varindex0000_798 (Mmux__varindex0000_798)
     MUXF5:I1->O           1   0.321   0.000  Mmux__varindex0000_6_f5_72 (Mmux__varindex0000_6_f573)
     MUXF6:I1->O           1   0.521   0.000  Mmux__varindex0000_5_f6_47 (Mmux__varindex0000_5_f648)
     MUXF7:I0->O           1   0.521   0.000  Mmux__varindex0000_3_f7_23 (Mmux__varindex0000_3_f724)
     MUXF8:I1->O           1   0.521   0.499  Mmux__varindex0000_2_f8_23 (_varindex0000<31>)
     LUT2:I1->O            1   0.704   0.420  Rs2out<31>1 (Rs2out_31_OBUF)
     OBUF:I->O                 3.272          Rs2out_31_OBUF (Rs2out<31>)
    ----------------------------------------
    Total                      8.641ns (7.240ns logic, 1.401ns route)
                                       (83.8% logic, 16.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Reg_6_cmp_eq00001'
  Total number of paths / destination ports: 64 / 64
-------------------------------------------------------------------------
Offset:              8.685ns (Levels of Logic = 7)
  Source:            Reg_6_31 (LATCH)
  Destination:       Rs1out<31> (PAD)
  Source Clock:      Reg_6_cmp_eq00001 falling

  Data Path: Reg_6_31 to Rs1out<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCE:G->Q             2   0.676   0.526  Reg_6_31 (Reg_6_31)
     LUT3:I1->O            1   0.704   0.000  Mmux__varindex0000_8144 (Mmux__varindex0000_8144)
     MUXF5:I0->O           1   0.321   0.000  Mmux__varindex0000_6_f5_71 (Mmux__varindex0000_6_f572)
     MUXF6:I0->O           1   0.521   0.000  Mmux__varindex0000_4_f6_23 (Mmux__varindex0000_4_f624)
     MUXF7:I1->O           1   0.521   0.000  Mmux__varindex0000_3_f7_23 (Mmux__varindex0000_3_f724)
     MUXF8:I1->O           1   0.521   0.499  Mmux__varindex0000_2_f8_23 (_varindex0000<31>)
     LUT2:I1->O            1   0.704   0.420  Rs2out<31>1 (Rs2out_31_OBUF)
     OBUF:I->O                 3.272          Rs2out_31_OBUF (Rs2out<31>)
    ----------------------------------------
    Total                      8.685ns (7.240ns logic, 1.445ns route)
                                       (83.4% logic, 16.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Reg_14_cmp_eq0000'
  Total number of paths / destination ports: 64 / 64
-------------------------------------------------------------------------
Offset:              8.641ns (Levels of Logic = 7)
  Source:            Reg_14_31 (LATCH)
  Destination:       Rs1out<31> (PAD)
  Source Clock:      Reg_14_cmp_eq0000 falling

  Data Path: Reg_14_31 to Rs1out<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCE:G->Q             2   0.676   0.482  Reg_14_31 (Reg_14_31)
     LUT3:I2->O            1   0.704   0.000  Mmux__varindex0000_8144 (Mmux__varindex0000_8144)
     MUXF5:I0->O           1   0.321   0.000  Mmux__varindex0000_6_f5_71 (Mmux__varindex0000_6_f572)
     MUXF6:I0->O           1   0.521   0.000  Mmux__varindex0000_4_f6_23 (Mmux__varindex0000_4_f624)
     MUXF7:I1->O           1   0.521   0.000  Mmux__varindex0000_3_f7_23 (Mmux__varindex0000_3_f724)
     MUXF8:I1->O           1   0.521   0.499  Mmux__varindex0000_2_f8_23 (_varindex0000<31>)
     LUT2:I1->O            1   0.704   0.420  Rs2out<31>1 (Rs2out_31_OBUF)
     OBUF:I->O                 3.272          Rs2out_31_OBUF (Rs2out<31>)
    ----------------------------------------
    Total                      8.641ns (7.240ns logic, 1.401ns route)
                                       (83.8% logic, 16.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Reg_22_cmp_eq00001'
  Total number of paths / destination ports: 64 / 64
-------------------------------------------------------------------------
Offset:              8.685ns (Levels of Logic = 7)
  Source:            Reg_22_31 (LATCH)
  Destination:       Rs1out<31> (PAD)
  Source Clock:      Reg_22_cmp_eq00001 falling

  Data Path: Reg_22_31 to Rs1out<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCE:G->Q             2   0.676   0.526  Reg_22_31 (Reg_22_31)
     LUT3:I1->O            1   0.704   0.000  Mmux__varindex0000_797 (Mmux__varindex0000_797)
     MUXF5:I1->O           1   0.321   0.000  Mmux__varindex0000_6_f5_71 (Mmux__varindex0000_6_f572)
     MUXF6:I0->O           1   0.521   0.000  Mmux__varindex0000_4_f6_23 (Mmux__varindex0000_4_f624)
     MUXF7:I1->O           1   0.521   0.000  Mmux__varindex0000_3_f7_23 (Mmux__varindex0000_3_f724)
     MUXF8:I1->O           1   0.521   0.499  Mmux__varindex0000_2_f8_23 (_varindex0000<31>)
     LUT2:I1->O            1   0.704   0.420  Rs2out<31>1 (Rs2out_31_OBUF)
     OBUF:I->O                 3.272          Rs2out_31_OBUF (Rs2out<31>)
    ----------------------------------------
    Total                      8.685ns (7.240ns logic, 1.445ns route)
                                       (83.4% logic, 16.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Reg_30_cmp_eq00001'
  Total number of paths / destination ports: 64 / 64
-------------------------------------------------------------------------
Offset:              8.641ns (Levels of Logic = 7)
  Source:            Reg_30_31 (LATCH)
  Destination:       Rs1out<31> (PAD)
  Source Clock:      Reg_30_cmp_eq00001 falling

  Data Path: Reg_30_31 to Rs1out<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCE:G->Q             2   0.676   0.482  Reg_30_31 (Reg_30_31)
     LUT3:I2->O            1   0.704   0.000  Mmux__varindex0000_797 (Mmux__varindex0000_797)
     MUXF5:I1->O           1   0.321   0.000  Mmux__varindex0000_6_f5_71 (Mmux__varindex0000_6_f572)
     MUXF6:I0->O           1   0.521   0.000  Mmux__varindex0000_4_f6_23 (Mmux__varindex0000_4_f624)
     MUXF7:I1->O           1   0.521   0.000  Mmux__varindex0000_3_f7_23 (Mmux__varindex0000_3_f724)
     MUXF8:I1->O           1   0.521   0.499  Mmux__varindex0000_2_f8_23 (_varindex0000<31>)
     LUT2:I1->O            1   0.704   0.420  Rs2out<31>1 (Rs2out_31_OBUF)
     OBUF:I->O                 3.272          Rs2out_31_OBUF (Rs2out<31>)
    ----------------------------------------
    Total                      8.641ns (7.240ns logic, 1.401ns route)
                                       (83.8% logic, 16.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Reg_7_cmp_eq0000'
  Total number of paths / destination ports: 64 / 64
-------------------------------------------------------------------------
Offset:              8.685ns (Levels of Logic = 7)
  Source:            Reg_7_31 (LATCH)
  Destination:       Rs1out<31> (PAD)
  Source Clock:      Reg_7_cmp_eq0000 falling

  Data Path: Reg_7_31 to Rs1out<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCE:G->Q             2   0.676   0.526  Reg_7_31 (Reg_7_31)
     LUT3:I1->O            1   0.704   0.000  Mmux__varindex0000_796 (Mmux__varindex0000_796)
     MUXF5:I0->O           1   0.321   0.000  Mmux__varindex0000_5_f5_23 (Mmux__varindex0000_5_f524)
     MUXF6:I1->O           1   0.521   0.000  Mmux__varindex0000_4_f6_23 (Mmux__varindex0000_4_f624)
     MUXF7:I1->O           1   0.521   0.000  Mmux__varindex0000_3_f7_23 (Mmux__varindex0000_3_f724)
     MUXF8:I1->O           1   0.521   0.499  Mmux__varindex0000_2_f8_23 (_varindex0000<31>)
     LUT2:I1->O            1   0.704   0.420  Rs2out<31>1 (Rs2out_31_OBUF)
     OBUF:I->O                 3.272          Rs2out_31_OBUF (Rs2out<31>)
    ----------------------------------------
    Total                      8.685ns (7.240ns logic, 1.445ns route)
                                       (83.4% logic, 16.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Reg_15_cmp_eq00001'
  Total number of paths / destination ports: 64 / 64
-------------------------------------------------------------------------
Offset:              8.641ns (Levels of Logic = 7)
  Source:            Reg_15_31 (LATCH)
  Destination:       Rs1out<31> (PAD)
  Source Clock:      Reg_15_cmp_eq00001 falling

  Data Path: Reg_15_31 to Rs1out<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCE:G->Q             2   0.676   0.482  Reg_15_31 (Reg_15_31)
     LUT3:I2->O            1   0.704   0.000  Mmux__varindex0000_796 (Mmux__varindex0000_796)
     MUXF5:I0->O           1   0.321   0.000  Mmux__varindex0000_5_f5_23 (Mmux__varindex0000_5_f524)
     MUXF6:I1->O           1   0.521   0.000  Mmux__varindex0000_4_f6_23 (Mmux__varindex0000_4_f624)
     MUXF7:I1->O           1   0.521   0.000  Mmux__varindex0000_3_f7_23 (Mmux__varindex0000_3_f724)
     MUXF8:I1->O           1   0.521   0.499  Mmux__varindex0000_2_f8_23 (_varindex0000<31>)
     LUT2:I1->O            1   0.704   0.420  Rs2out<31>1 (Rs2out_31_OBUF)
     OBUF:I->O                 3.272          Rs2out_31_OBUF (Rs2out<31>)
    ----------------------------------------
    Total                      8.641ns (7.240ns logic, 1.401ns route)
                                       (83.8% logic, 16.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Reg_23_cmp_eq00001'
  Total number of paths / destination ports: 64 / 64
-------------------------------------------------------------------------
Offset:              8.685ns (Levels of Logic = 7)
  Source:            Reg_23_31 (LATCH)
  Destination:       Rs1out<31> (PAD)
  Source Clock:      Reg_23_cmp_eq00001 falling

  Data Path: Reg_23_31 to Rs1out<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCE:G->Q             2   0.676   0.526  Reg_23_31 (Reg_23_31)
     LUT3:I1->O            1   0.704   0.000  Mmux__varindex0000_624 (Mmux__varindex0000_624)
     MUXF5:I1->O           1   0.321   0.000  Mmux__varindex0000_5_f5_23 (Mmux__varindex0000_5_f524)
     MUXF6:I1->O           1   0.521   0.000  Mmux__varindex0000_4_f6_23 (Mmux__varindex0000_4_f624)
     MUXF7:I1->O           1   0.521   0.000  Mmux__varindex0000_3_f7_23 (Mmux__varindex0000_3_f724)
     MUXF8:I1->O           1   0.521   0.499  Mmux__varindex0000_2_f8_23 (_varindex0000<31>)
     LUT2:I1->O            1   0.704   0.420  Rs2out<31>1 (Rs2out_31_OBUF)
     OBUF:I->O                 3.272          Rs2out_31_OBUF (Rs2out<31>)
    ----------------------------------------
    Total                      8.685ns (7.240ns logic, 1.445ns route)
                                       (83.4% logic, 16.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Reg_31_cmp_eq00001'
  Total number of paths / destination ports: 64 / 64
-------------------------------------------------------------------------
Offset:              8.641ns (Levels of Logic = 7)
  Source:            Reg_31_31 (LATCH)
  Destination:       Rs1out<31> (PAD)
  Source Clock:      Reg_31_cmp_eq00001 falling

  Data Path: Reg_31_31 to Rs1out<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCE:G->Q             2   0.676   0.482  Reg_31_31 (Reg_31_31)
     LUT3:I2->O            1   0.704   0.000  Mmux__varindex0000_624 (Mmux__varindex0000_624)
     MUXF5:I1->O           1   0.321   0.000  Mmux__varindex0000_5_f5_23 (Mmux__varindex0000_5_f524)
     MUXF6:I1->O           1   0.521   0.000  Mmux__varindex0000_4_f6_23 (Mmux__varindex0000_4_f624)
     MUXF7:I1->O           1   0.521   0.000  Mmux__varindex0000_3_f7_23 (Mmux__varindex0000_3_f724)
     MUXF8:I1->O           1   0.521   0.499  Mmux__varindex0000_2_f8_23 (_varindex0000<31>)
     LUT2:I1->O            1   0.704   0.420  Rs2out<31>1 (Rs2out_31_OBUF)
     OBUF:I->O                 3.272          Rs2out_31_OBUF (Rs2out<31>)
    ----------------------------------------
    Total                      8.641ns (7.240ns logic, 1.401ns route)
                                       (83.8% logic, 16.2% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 2048 / 64
-------------------------------------------------------------------------
Delay:               10.286ns (Levels of Logic = 8)
  Source:            Rs1<3> (PAD)
  Destination:       Rs1out<31> (PAD)

  Data Path: Rs1<3> to Rs1out<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           512   1.218   1.585  Rs1_3_IBUF (Rs1_3_IBUF)
     LUT3:I0->O            1   0.704   0.000  Mmux__varindex0001_6 (Mmux__varindex0001_6)
     MUXF5:I1->O           1   0.321   0.000  Mmux__varindex0001_5_f5 (Mmux__varindex0001_5_f5)
     MUXF6:I1->O           1   0.521   0.000  Mmux__varindex0001_4_f6 (Mmux__varindex0001_4_f6)
     MUXF7:I1->O           1   0.521   0.000  Mmux__varindex0001_3_f7 (Mmux__varindex0001_3_f7)
     MUXF8:I1->O           1   0.521   0.499  Mmux__varindex0001_2_f8 (_varindex0001<0>)
     LUT2:I1->O            1   0.704   0.420  Rs1out<0>1 (Rs1out_0_OBUF)
     OBUF:I->O                 3.272          Rs1out_0_OBUF (Rs1out<0>)
    ----------------------------------------
    Total                     10.286ns (7.782ns logic, 2.504ns route)
                                       (75.7% logic, 24.3% route)

=========================================================================


Total REAL time to Xst completion: 15.00 secs
Total CPU time to Xst completion: 15.08 secs
 
--> 

Total memory usage is 389816 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   38 (   0 filtered)
Number of infos    :   12 (   0 filtered)

