---
cpu: 
    general: 
       assertion: enable
       debug: 0xFFFFF
       stat_detail: EXTENSIVE       #OPTIONS: EXTENSIVE, SUMMARY
       stat_file: #NOTE: files must not be included in this file
       runtime_init:
           bench_name_in: RUNTIM_GEN
           bench_path_in: RUNTIM_GEN
           simpoint_w_file_in: RUNTIM_GEN
           simpoint_s_file_in: RUNTIM_GEN
           static_code_file_in: RUNTIM_GEN
           stat_file_out: RUNTIME_GEN
           debug_file_out: RUNTIME_GEN

    frontend: 
       gen_uop: enable
       wrong_path: enable
       instrumentation: enable
       sim_point: enable
       simpoint_file: 
       code_cache_size_thr: 100 #TODO be considerate of BB_NEAR_EMPTY_SIZE param

    backend: 
       core: BASICBLOCK            #OPTIONS: IN_ORDER, OUT_OF_ORDER, BASICBLOCK
       width: 4 #TODO use it?
       lrf: enable
       squash: enable
       mem_model: PERFECT          #OPTIONS: PERFECT, NAIVE_SPECUL

       bp:
           type: TOURNAMENT        #OPTIONS: BIM, G_SHARE, TOURNAMENT, 2BC_GSKEW
           bim:
               localPredictorSize: 2048
               localCtrBits: 2
               localHistoryTableSize: 2048
               localHistoryBits: 11
               instShiftAmt: 0
               e_cam: 0
               e_ram: 0.33415725
               e_wire: 2.669986e-1
               w_wire: 1
           g_share:
               globalPredictorSize: 8192
               globalHistoryBits: 13
               globalCtrBits: 2
               instShiftAmt: 0
               e_cam: 0
               e_ram: 0.33415725
               e_wire: 2.669986e-1
               w_wire: 1
           tournament:
               localPredictorSize: 2048
               localCtrBits: 2
               localHistoryTableSize: 2048
               localHistoryBits: 11
               globalPredictorSize: 8192
               globalHistoryBits: 13
               globalCtrBits: 2
               choicePredictorSize: 8192
               choiceCtrBits: 2
               instShiftAmt: 0
               e_cam: 0
               e_ram: 0.33415725
               e_wire: 2.669986e-1
               w_wire: 1
           bc_gskew:                             #TODO: take _ out + fix this list when added this predictor
               localPredictorSize: 2048
               localCtrBits: 2
               localHistoryTableSize: 2048
               localHistoryBits: 11
               globalPredictorSize: 8192
               globalHistoryBits: 13
               globalCtrBits: 2
               choicePredictorSize: 8192
               choiceCtrBits: 2
               instShiftAmt: 0
               e_cam: 0
               e_ram: 0.33415725
               e_wire: 2.669986e-1
               w_wire: 1

       rf:
           simple:
               rf_size: 80
               rf_lo: 117
               rf_hi: 196
               rd_wire_cnt: 32
               wr_wire_cnt: 16
               name: SIMPLE_RF
               cout: 1
               e_cam: 0
               e_ram: 7.785043
               e_wire: 1.045157e-1
               w_wire: 64
           lrf:
               rf_size: 17
               rf_lo: 100
               rf_hi: 116
               rd_wire_cnt: 32
               wr_wire_cnt: 16
               name: LRF
               cout: 16 #NOTE equal to the number of BBWINDOWS
               e_cam: 0
               e_ram: 0.619338
               e_wire: 5.064818e-2
               w_wire: 64
           grf:
               segmnt_cnt: 1 # Specify the number of GRF segments (1 is a unified GRF)
               a_size: 80
               a_lo: 117
               a_hi: 196
               r_size: 1600 # RENAME REGS
               r_lo: 197
               r_hi: 1796
               p_size: 1680
               p_lo: 1
               p_hi: 1680
               rd_wire_cnt: 32
               wr_wire_cnt: 16
               name: GRF
               cout: 1
               e_cam: 0
               e_ram: 0.5246242813
               e_wire: 1.135708e-1
               w_wire: 64
           rf:
               a_size: 80
               a_lo: 117
               a_hi: 196
               r_size: 120 # RENAME REGS
               r_lo: 197
               r_hi: 316
               p_size: 200
               p_lo: 1
               p_hi: 200
               rd_wire_cnt: 32
               wr_wire_cnt: 16
               name: RF
               cout: 1
               e_cam: 0
               e_ram: 9.037722
               e_wire: 2.259340e-1
               w_wire: 64
           arst:
               e_cam: 0
               e_ram: 0.504776
           apr:
               e_cam: 0
               e_ram: 0.677302
           rat:
               e_cam: 0
               e_ram: 1.170876
           garst:
               e_cam: 0
               e_ram: 0.602778
           gapr:
               e_cam: 0
               e_ram: 0.402384
           grat:
               e_cam: 0
               e_ram: 1.069866
 
       space:
            global_arch:
                size: 80
                start: 117
                end: 196
                name: GARF
            global_phys:
                size: 200
                start: 1
                end: 200
                name: GPRF
            local:
                size: 17
                start: 100
                end: 116
                name: LRF

       table: 
            QUE:
                size: 1000
                count: 1
                rd_wire_cnt: 1000
                wr_wire_cnt: 1000
                e_cam: 0
                e_ram: 0
                e_wire: 0
                w_wire: 0
                name: bbQUE
                type: FIFO
            bbROB: 
                size: 100
                count: 1
                rd_wire_cnt: 100
                wr_wire_cnt: 100
                e_cam: 0
                e_ram: 0.112165
                e_wire: 1.820614e-2
                w_wire: 64
                name: bbROB
                type: RAM
            inoROB: 
                size: 50
                count: 1
                rd_wire_cnt: 16
                wr_wire_cnt: 16
                e_cam: 0
                e_ram: 0.608496 #TODO this is the energy I got from ROB - upgrade it
                e_wire: 0
                w_wire: 64
                name: ROB
                type: RAM
            o3ROB: 
                size: 180
                count: 1
                rd_wire_cnt: 16
                wr_wire_cnt: 16
                e_cam: 0
                e_ram: 0.608496
                e_wire: 1.811005e-2
                w_wire: 64
                name: ROB
                type: RAM
            LQ:
                size: 200
                count: 1
                rd_wire_cnt: 16
                wr_wire_cnt: 16
                e_cam: 2.204357
                e_ram: 1.236428
                e_wire: 2.127423e-2
                w_wire: 64
                name: LQ
                type: CAM
            SQ:
                size: 200
                count: 1
                rd_wire_cnt: 16
                wr_wire_cnt: 16
                e_cam: 1.315326
                e_ram: 1.620642
                e_wire: 2.127423e-2
                w_wire: 64
                name: SQ
                type: CAM
            resStn:
                size: 120
                count: 1
                rd_wire_cnt: 16
                wr_wire_cnt: 16
                e_cam: 4.08806
                e_cam2: 1.184757
                e_ram: 2.638897
                e_wire: 5.579845e-2
                w_wire: 64
                name: resStn
                type: FIFO
            bbWindow:
                size: 60    # MUST BE >= THE BB SIZE COMPILER GENERATES FOR SIM CORRECTNESS
                count: 16
                runahead_issue_en: 1
                runahead_issue_cnt: 2
                rd_wire_cnt: 4
                wr_wire_cnt: 4
                e_cam: 0
                e_ram: 0.439745
                e_wire: 4.176818e-2
                w_wire: 64
                name: bbWindow_ #TODO get rid of _
                type: FIFO
            iWindow: #only for INO
                size: 50
                count: 1
                rd_wire_cnt: 16
                wr_wire_cnt: 16
                e_cam: 0
                e_ram: 2.535452
                e_wire: 2.660543e-2
                w_wire: 64
                name: iWindow
                type: FIFO
            mshr:
                size: 20
                count: 1
                rd_wire_cnt: 16
                wr_wire_cnt: 16
                e_cam: 0        #TODO develop this
                e_ram: 0        #TODO develop this
                e_wire: 0       # for now
                w_wire: 64
                name: MSHR
                type: RAM
            st_buff: #only for INO
                size: 20
                count: 1
                rd_wire_cnt: 16
                wr_wire_cnt: 16
                e_cam: 0.763521
                e_ram: 1.160567
                e_wire: 0       # for now
                w_wire: 64
                name: st_buff
                type: FIFO
            ras: 
                size: 16
                count: 1
                rd_wire_cnt: 16
                wr_wire_cnt: 16
                e_cam: 0
                e_ram: 0.633863
                e_wire: 0       # for now
                w_wire: 64
                name: RAS
                type: RAM
            BTB: 
                size: 4096
                count: 1
                rd_wire_cnt: 16
                wr_wire_cnt: 16
                e_cam: 1.238
                e_ram: 0
                e_wire: 0   # TODO already counted in BP?
                w_wire: 64
                name: BTB
                type: CAM

       eu:
           alu:
               count: 32
               count_per_blk: 2
               latency: 1
               e_eu: 1.040
           fpu:
               count: 0
               count_per_blk: 0
               latency: 5
               e_eu: 8.800
           memu:
               count: 0
               count_per_blk: 0
               latency: 1
               e_eu: 1.040
           bru:
               count: 0
               count_per_blk: 0
               latency: 4
               e_eu: 1.040

       pipe:
           bp:
               width: 4
               latency: 1
               name: branchPred
           fetch:
               width: 4 #TODO Gets doubled in code - fix it
               latency: 3
               name: fetch
           decode:
               width: 4 #TODO Gets doubled in code - fix it
               latency: 4
               name: decode
           schedule:
               width: 4
               latency: 2
               name: schedule
           execution:
               width: 16
               latency: 1 #TODO what does it mean for FPU?
               name: execution
           memory:
               width: 4
               latency: 1
               name: memory
           commit:
               width: 4
               latency: 1
               name: commit
       
       port:
           fetch_to_decode:
               delay: 2
               length: 10
               name: fetch_to_decode
           fetch_to_bp:
               delay: 1
               length: 10
               name: fetch_to_bp
           bp_to_fetch:
               delay: 1
               length: 10
               name: bp_to_fetch
           decode_to_scheduler:
               delay: 1
               length: 10
               name: decode_to_scheduler
           scheduler_to_execution:
               delay: 1
               length: 10
               name: scheduler_to_execution
           execution_to_scheduler:
               delay: 1
               length: 10
               name: execution_to_scheduler
           execution_to_memory:
               delay: 1
               length: 10
               name: execution_to_memory
           memory_to_scheduler:
               delay: 1
               length: 10
               name: memory_to_scheduler
           commit_to_bp:
               delay: 1
               length: 10
               name: commit_to_bp
           commit_to_scheduler:
               delay: 1
               length: 10
               name: commit_to_scheduler
           commit_to_scheduler: #TODO for INO only
               delay: 1
               length: 20
               name: mem_buff
       
       mem:
           itlb:
               e_ram: 0
               e_cam: 2.341
               e_wire: 0    # TODO for now
               w_wire: 64
           dtlb:
               e_ram: 0
               e_cam: 2.133
               e_wire: 0    # TODO for now
               w_wire: 64
           L1:
               sa: 1 # Set Associativity
               size: 32768
               line_size: 64
               latency: 3
               num_port: 1
               e_wire: 0    # TODO for now
               w_wire: 64
               name: L1
           L2:
               sa: 1 # Set Associativity
               size: 2097152
               line_size: 64
               latency: 12
               num_port: 1
               e_wire: 0    # TODO for now
               w_wire: 64
               name: L2
           L3:
               sa: 1 # Set Associativity
               size: 8388688
               line_size: 64
               latency: 20
               num_port: 1
               e_wire: 0    # TODO for now
               w_wire: 64
               name: L3
           MEM:
               sa: 1 # Set Associativity
               size: 0 #TODO need this one?
               line_size: 64
               latency: 100
               num_port: 1
               e_wire: 0    # TODO for now
               w_wire: 64
               name: MEM

compiler:
   lrf: enable
   schedule: disable
   dot: disable

#       s_file: "/home/milad/esc_project/svn/PARS/src/binaryTranslator/output_files/"+string (program_name)+"_obj.s"
