

================================================================
== Vitis HLS Report for 'count_Pipeline_APPEARANCES'
================================================================
* Date:           Mon Jul 25 22:36:27 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        byte_count_stream
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z010i-clg225-1L


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.053 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     1028|     1028|  10.280 us|  10.280 us|  1028|  1028|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |               |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |- APPEARANCES  |     1026|     1026|         4|          1|          1|  1024|       yes|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 1, D = 4, States = { 1 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.46>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%prev = alloca i32 1"   --->   Operation 7 'alloca' 'prev' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 8 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%count_1_1 = alloca i32 1"   --->   Operation 9 'alloca' 'count_1_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %In_r, void @empty_0, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (1.70ns)   --->   "%store_ln0 = store i8 0, i8 %count_1_1"   --->   Operation 11 'store' 'store_ln0' <Predicate = true> <Delay = 1.70>
ST_1 : Operation 12 [1/1] (1.58ns)   --->   "%store_ln0 = store i11 0, i11 %i"   --->   Operation 12 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body5"   --->   Operation 13 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%i_2 = load i11 %i" [byte_count_stream/src/byte_count_stream.cpp:29]   --->   Operation 14 'load' 'i_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (1.88ns)   --->   "%icmp_ln29 = icmp_eq  i11 %i_2, i11 1024" [byte_count_stream/src/byte_count_stream.cpp:29]   --->   Operation 15 'icmp' 'icmp_ln29' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1024, i64 1024, i64 1024"   --->   Operation 16 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (1.63ns)   --->   "%i_3 = add i11 %i_2, i11 1" [byte_count_stream/src/byte_count_stream.cpp:29]   --->   Operation 17 'add' 'i_3' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln29 = br i1 %icmp_ln29, void %for.body5.split, void %for.end22.exitStub" [byte_count_stream/src/byte_count_stream.cpp:29]   --->   Operation 18 'br' 'br_ln29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (1.88ns)   --->   "%icmp_ln33 = icmp_eq  i11 %i_2, i11 0" [byte_count_stream/src/byte_count_stream.cpp:33]   --->   Operation 19 'icmp' 'icmp_ln33' <Predicate = (!icmp_ln29)> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (1.58ns)   --->   "%store_ln29 = store i11 %i_3, i11 %i" [byte_count_stream/src/byte_count_stream.cpp:29]   --->   Operation 20 'store' 'store_ln29' <Predicate = (!icmp_ln29)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 3.47>
ST_2 : Operation 21 [1/1] (3.47ns)   --->   "%prev_2 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %In_r" [C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 21 'read' 'prev_2' <Predicate = true> <Delay = 3.47> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>

State 3 <SV = 2> <Delay = 6.05>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%prev_load_1 = load i8 %prev" [byte_count_stream/src/byte_count_stream.cpp:33]   --->   Operation 22 'load' 'prev_load_1' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%specpipeline_ln30 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty" [byte_count_stream/src/byte_count_stream.cpp:30]   --->   Operation 23 'specpipeline' 'specpipeline_ln30' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%specloopname_ln25 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [byte_count_stream/src/byte_count_stream.cpp:25]   --->   Operation 24 'specloopname' 'specloopname_ln25' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (1.24ns)   --->   "%prev_1 = select i1 %icmp_ln33, i8 %prev_2, i8 %prev_load_1" [byte_count_stream/src/byte_count_stream.cpp:33]   --->   Operation 25 'select' 'prev_1' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 26 [1/1] (1.55ns)   --->   "%icmp_ln37 = icmp_eq  i8 %prev_2, i8 %prev_1" [byte_count_stream/src/byte_count_stream.cpp:37]   --->   Operation 26 'icmp' 'icmp_ln37' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln37 = br i1 %icmp_ln37, void %if.else, void %for.inc20" [byte_count_stream/src/byte_count_stream.cpp:37]   --->   Operation 27 'br' 'br_ln37' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%count_load_1 = load i8 %count_1_1" [byte_count_stream/src/byte_count_stream.cpp:40]   --->   Operation 28 'load' 'count_load_1' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln40 = zext i8 %prev_1" [byte_count_stream/src/byte_count_stream.cpp:40]   --->   Operation 29 'zext' 'zext_ln40' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%appear_addr = getelementptr i8 %appear, i32 0, i32 %zext_ln40" [byte_count_stream/src/byte_count_stream.cpp:40]   --->   Operation 30 'getelementptr' 'appear_addr' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (3.25ns)   --->   "%store_ln40 = store i8 %count_load_1, i8 %appear_addr" [byte_count_stream/src/byte_count_stream.cpp:40]   --->   Operation 31 'store' 'store_ln40' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 256> <RAM>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln41 = zext i8 %prev_2" [byte_count_stream/src/byte_count_stream.cpp:41]   --->   Operation 32 'zext' 'zext_ln41' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%appear_addr_1 = getelementptr i8 %appear, i32 0, i32 %zext_ln41" [byte_count_stream/src/byte_count_stream.cpp:41]   --->   Operation 33 'getelementptr' 'appear_addr_1' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_3 : Operation 34 [2/2] (3.25ns)   --->   "%appear_load = load i8 %appear_addr_1" [byte_count_stream/src/byte_count_stream.cpp:41]   --->   Operation 34 'load' 'appear_load' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 256> <RAM>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%store_ln29 = store i8 %prev_2, i8 %prev" [byte_count_stream/src/byte_count_stream.cpp:29]   --->   Operation 35 'store' 'store_ln29' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%prev_load = load i8 %prev"   --->   Operation 43 'load' 'prev_load' <Predicate = (icmp_ln29)> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%count_load = load i8 %count_1_1"   --->   Operation 44 'load' 'count_load' <Predicate = (icmp_ln29)> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %prev_out, i8 %prev_load"   --->   Operation 45 'write' 'write_ln0' <Predicate = (icmp_ln29)> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %count_1_1_out, i8 %count_load"   --->   Operation 46 'write' 'write_ln0' <Predicate = (icmp_ln29)> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 47 'ret' 'ret_ln0' <Predicate = (icmp_ln29)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 4.96>
ST_4 : Operation 36 [1/2] (3.25ns)   --->   "%appear_load = load i8 %appear_addr_1" [byte_count_stream/src/byte_count_stream.cpp:41]   --->   Operation 36 'load' 'appear_load' <Predicate = (!icmp_ln37)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 256> <RAM>
ST_4 : Operation 37 [1/1] (1.70ns)   --->   "%store_ln41 = store i8 %appear_load, i8 %count_1_1" [byte_count_stream/src/byte_count_stream.cpp:41]   --->   Operation 37 'store' 'store_ln41' <Predicate = (!icmp_ln37)> <Delay = 1.70>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc20"   --->   Operation 38 'br' 'br_ln0' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "%count_load_2 = load i8 %count_1_1" [byte_count_stream/src/byte_count_stream.cpp:25]   --->   Operation 39 'load' 'count_load_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 40 [1/1] (1.91ns)   --->   "%count_1 = add i8 %count_load_2, i8 1" [byte_count_stream/src/byte_count_stream.cpp:25]   --->   Operation 40 'add' 'count_1' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 41 [1/1] (1.70ns)   --->   "%store_ln29 = store i8 %count_1, i8 %count_1_1" [byte_count_stream/src/byte_count_stream.cpp:29]   --->   Operation 41 'store' 'store_ln29' <Predicate = true> <Delay = 1.70>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%br_ln29 = br void %for.body5" [byte_count_stream/src/byte_count_stream.cpp:29]   --->   Operation 42 'br' 'br_ln29' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 3.47ns
The critical path consists of the following:
	'alloca' operation ('i') [6]  (0 ns)
	'load' operation ('i', byte_count_stream/src/byte_count_stream.cpp:29) on local variable 'i' [13]  (0 ns)
	'add' operation ('i', byte_count_stream/src/byte_count_stream.cpp:29) [16]  (1.64 ns)
	'store' operation ('store_ln29', byte_count_stream/src/byte_count_stream.cpp:29) of variable 'i', byte_count_stream/src/byte_count_stream.cpp:29 on local variable 'i' [41]  (1.59 ns)
	blocking operation 0.241 ns on control path)

 <State 2>: 3.48ns
The critical path consists of the following:
	fifo read operation ('tmp', C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'In_r' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) [22]  (3.48 ns)

 <State 3>: 6.05ns
The critical path consists of the following:
	'load' operation ('prev_load_1', byte_count_stream/src/byte_count_stream.cpp:33) on local variable 'prev' [19]  (0 ns)
	'select' operation ('prev', byte_count_stream/src/byte_count_stream.cpp:33) [24]  (1.25 ns)
	'getelementptr' operation ('appear_addr', byte_count_stream/src/byte_count_stream.cpp:40) [30]  (0 ns)
	'store' operation ('store_ln40', byte_count_stream/src/byte_count_stream.cpp:40) of variable 'count_load_1', byte_count_stream/src/byte_count_stream.cpp:40 on array 'appear' [31]  (3.25 ns)
	blocking operation 1.55 ns on control path)

 <State 4>: 4.96ns
The critical path consists of the following:
	'load' operation ('appear_load', byte_count_stream/src/byte_count_stream.cpp:41) on array 'appear' [34]  (3.25 ns)
	'store' operation ('store_ln41', byte_count_stream/src/byte_count_stream.cpp:41) of variable 'appear_load', byte_count_stream/src/byte_count_stream.cpp:41 on local variable 'count' [35]  (1.71 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
