/* DSPLITS  $TITLE  Literal definitions for DSPMOD    Modified:   10/06/89 - SJS - support for algorithm THREE   05/02/89 - TSS - Merged code from SJS & SGS for optical to dtd project   04/14/89 - SJS - changed speech to 'ONE' and music to 'TWO'   12/13/88 - cj  - 'smart' changed to 'speech'   08/08/88 - sjs - Author*/dcl inc.dsp.code lit '(1 & (INC.POLY<>0))'; /* set to 1 to include this code, else 0 */dcl inc.debug.code lit '0';dcl DSPSel      lit  '"70"';dcl DSPCtl      lit  '"71"';dcl DSPData     lit  '"72"';dcl DSPEnable   lit  '"40"';dcl DSPReset    lit '"200"';dcl DSP#        lit  '"00"';dcl ICR         lit  '"00"';dcl CVR         lit  '"01"';dcl ISR         lit  '"02"';dcl IVR         lit  '"03"';dcl DSP16SE     lit  '"44"';dcl DSP16ZF     lit  '"45"';dcl DSP32SE     lit  '"46"';dcl DSP32ZF     lit  '"47"';dcl DSPRead     lit  '"00"';dcl DSPWrite    lit  '"10"';/* literals for building .dspex files */DCL DSPEX_VERSION   lit '1';        /* Magic number in header */dcl dspex_file      lit ''':.system:.dspex-7''';   // Presumably binary files for the DSP-70dcl tsm_data_file   lit ''':.system:.tsmdata''';   // Presumably binary files for the DSP-70dcl dspex_rec_len   lit '8';        /* Record length in header sector */dcl dspex_rec_name  lit '0';        /* Algorithm file name */dcl dspex_rec_type  lit '4';        /* Type */dcl dspex_rec_sect  lit '5';        /* Starting sector offset from .DSPEX-7 start */dcl dspex_rec_flen  lit '6';        /* File length in words */dcl dspex_type#boot lit '1';        /* Bootstrap type file */dcl dspex_type#alg  lit '2';        /* Regular algorithm file *//* Literals for Q page DTD TSM options */dcl TSM#Pitch.Default      lit    '976';dcl TSM#Pitch.u.limit      lit   '10000';dcl TSM#Pitch.l.limit      lit     '700';dcl TSM#Max.Cut.Default    lit    '2048';dcl TSM#Max.Cut.u.limit    lit    '4096';dcl TSM#Max.Cut.l.limit    lit     '512';dcl TSM#Just.Default       lit       '4'; dcl TSM#Just.u.limit       lit       '4';dcl TSM#Just.l.limit       lit       '1';dcl TSM#Ratio.Default      lit '10000';dcl TSM#Quick.Ratio.l      lit '5001';dcl TSM#Quick.Ratio.u      lit '19999';dcl TSM#ONE.Ratio.l      lit '8000';dcl TSM#ONE.Ratio.u      lit '12000';dcl TSM#TWO.Ratio.l      lit '5001';dcl TSM#TWO.Ratio.u      lit '19999';/* Q page DTD TSM.Options array definitions */dcl TSM.Opt#pitch          lit '0';dcl TSM.Opt#max.cut        lit '1';dcl TSM.Opt#just           lit '2';dcl TSM.Opt#c.or.e         lit '3';dcl TSM.Opt#ratio          lit '4';dcl TSM.Opt#stereo         lit '5';dcl TSM.Opt#len.ms         lit '6';	//	keep ms,ls in orderdcl TSM.Opt#len.ls         lit '7';	//	keep ms,ls in orderdcl TSM.Opt#len.wd         lit '8';dcl TSM.Opt#array.size     lit '9';  /* size of options array, words *//* Q page DTD SRC.Options array definitions */dcl SRC.Opt#ratio          lit '0'; /* ratio is two words *//*                              1   */dcl SRC.Opt#stereo         lit '2';dcl SRC.Opt#DSP70there     lit '3';dcl SRC.Opt#array.size     lit '4';  /* size of options array, words *//* Q page literals for different DSP functions */dcl dsp#idle         lit  '0';dcl dsp#boot         lit  '1';dcl dsp#tsm          lit  '2';dcl dsp#check.dsp70  lit  '3';dcl dsp#SynSCSI      lit  '4';     /* reading or writing the Synclavier SCSI bus *//* Q page literals for different DSP algorithms */dcl dsp#three        lit  '0';dcl dsp#one          lit  '1';/* TSM algorithms */dcl dsp#two          lit  '2';dcl dsp#nosrc        lit  '0';/* Sample Rate Conversion Algorithms */dcl dsp#src          lit  '1';/* L page literals for different DSP algorithms */dcl dsp#ac_src lit '100'; /* algorithm class sample rate conversion */dcl dsp#ac_tsm lit '101';/* Literals for DSP70 servicing       */dcl dsp#event.mask       lit '"h18"';dcl dsp#read.audio       lit '"h08"';dcl dsp#write.audio      lit '"h10"';dcl dsp#done             lit '"h18"';dcl dsp#extended.cmd     lit '"h18"';dcl dsp#write.ack.set    lit '"h92"';/* init 56k port, set hf1, set treq   */dcl dsp#write.ack.clr    lit '"h82"';/* init 56k port, clr hf0,1, set treq */dcl dsp#read.ack.set     lit '"h89"';/* init 56k port, set hf0, set rreq   */dcl dsp#read.ack.clr     lit '"h81"';/* init 56k port, clr hf0,1, set rreq */dcl dsp#ext.ack.set      lit '"h9a"';/* init 56k port, set hf1,0, set treq */