
export const bio = [
  "Hi, I'm Uchchhash Sarkar.",
  "II am a Design Verification Engineer, with a B.Sc. in EEE.",
  "My research interests include System-on-Chip, Computer Architecture, In-Memory Computing, Hardware Accelerators, and Hardware Security.",
  "Thanks for visiting!",
];
  
  export const skills = [];
  
  export const projects = {
    webProjects: [],
    softwareProjects: [],
    androidProjects: [],
    freelanceProjects: [],
  };
  
export const education = [
  {
    title: "B.Sc. in Electrical & Electronic Engineering",
    duration: "Nov 16 - Aug 21",
    subtitle: "Ahsanullah University of Science & Technology",
    details: ["CGPA: 3.584/4.00, Last Four Semesters: 3.854/4.00"],
    tags: [
      "VLSI I & II",
      "Computer Architecture",
      "Microcontroller and Microprocessor",
      "Digital Logic Design",
      "Digital Signal Processing",
      "Analog Integrated Circuit",
    ],
    icon: "graduation-cap",
  },
  {
    title: "Higher School Certificate in Science",
    duration: "2015",
    subtitle: "Board of Education, Dhaka",
    details: ["GPA: 5.00/5.00"],
    tags: ["Physics", "Chemistry", "Mathematics"],
    icon: "book",
  },
];

export const experience = [
  {
    title: "Ulkasemi Private Limited",
    duration: "December 2021 - Present",
    subtitle: "Design Verification Engineer",
    details: [
      `Skilled in test plan development, self-checking testbench implementation, debugging, coverage analysis, 
                    and protocol checking with assertions of IP-level RTL designs using SystemVerilog and UVM`,
      `Skilled in behavioral modeling for mixed-signal design, creating self-checking testbench to validate models, 
                verifying schematics according to design specifications, and 
                integrating analog and digital domains into a UVM testbench environment`,
    ],    tags: ["System-on-Chip", "Functional-Verification", "Behavioral-Modelling", "Co-Simulation"],
    icon: "group",
  },
];
  
  export const footer = [
  //   {
  //     label: "Dev Profiles",
  //     data: [
  //       {
  //         text: "Stackoverflow",
  //         link: "https://stackoverflow.com/users/8461233/vinay-somawat",
  //       },
  //       {
  //         text: "GitHub",
  //         link: "https://github.com/vinaysomawat",
  //       },
  //       {
  //         text: "LeetCode",
  //         link: "https://leetcode.com/somawatvinay/",
  //       },
  //     ],
  //   },
  //   {
  //     label: "Resources",
  //     data: [
  //       {
  //         text: "Enable Dark/Light Mode",
  //         func: "enableDarkMode()",
  //       },
  //       {
  //         text: "Print this page",
  //         func: "window.print()",
  //       },
  //       {
  //         text: "Clone this page",
  //         link: "https://github.com/vinaysomawat/vinaysomawat.github.io",
  //       },
  //     ],
  //   },
    {
      label: "Links",
      data: [
      //   {
      //     text: "Linkedin",
      //     link: "https://www.linkedin.com/in/vinaysomawat/",
      //   },
      //   {
      //     text: "Twitter",
      //     link: "https://twitter.com/thesigmakid",
      //   },
        {
          text: "Buy me a coffee",
          link: "https://www.buymeacoffee.com/r194dME8y",
        },
        {
          text: "Github/vinaysomawat.github.io",
          link: "https://github.com/vinaysomawat/vinaysomawat.github.io",
        },
      ],
    },
    {
      label: "copyright-text",
      data: [
        "Made with &hearts; by Vinay Somawat.",
        "&copy; No Copyrights. Feel free to use this template.",
      ],
    },
  ];




// export const education = [
//   {
//     title: "B.Sc. in Electrical & Electronic Engineering",
//     duration: "Nov 16 - Aug 21",
//     subtitle: "Ahsanullah University of Science & Technology",
//     details: ["CGPA: 3.584/4.00, Last Four Semesters: 3.854/4.00"],
//     tags: [
//       "VLSI I & II",
//       "Computer Architecture",
//       "Microcontroller and Microprocessor",
//       "Digital Logic Design",
//       "Digital Signal Processing",
//       "Analog Integrated Circuit",
//     ],
//     icon: "graduation-cap",
//   },
//   {
//     title: "Higher School Certificate in Science",
//     duration: "2015",
//     subtitle: "Board of Education, Dhaka",
//     details: ["GPA: 5.00/5.00"],
//     tags: ["Physics", "Chemistry", "Mathematics"],
//     icon: "book",
//   },
// ];

// export const experience = [
//   {
//     title: "Ulkasemi Private Limited",
//     duration: "December 2021 - Present",
//     subtitle: "Design Verification Engineer",
//     details: [
//       `Skilled in test plan development, self-checking testbench implementation, debugging, coverage analysis, 
//                     and protocol checking with assertions of IP-level RTL designs using SystemVerilog and UVM`,
//       `Skilled in behavioral modeling for mixed-signal design, creating self-checking testbench to validate models, 
//                 verifying schematics according to design specifications, and 
//                 integrating analog and digital domains into a UVM testbench environment`,
//     ],    tags: ["System-on-Chip", "Functional-Verification", "Behavioral-Modelling", "Co-Simulation"],
//     icon: "group",
//   },
// ];

// export const projects = [
//   {
//     title: "Ulkasemi Private Limited",
//     duration: "December 2021 - Present",
//     subtitle: "Design Verification Engineer",
//     details: [
//       `Skilled in test plan development, self-checking testbench implementation, debugging, coverage analysis, 
//                     and protocol checking with assertions of IP-level RTL designs using SystemVerilog and UVM`,
//       `Skilled in behavioral modeling for mixed-signal design, creating self-checking testbench to validate models, 
//                 verifying schematics according to design specifications, and 
//                 integrating analog and digital domains into a UVM testbench environment`,
//     ],    tags: ["System-on-Chip", "Functional-Verification", "Behavioral-Modelling", "Co-Simulation"],
//     icon: "group",
//   },
// ];




