#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x14347b0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1434940 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x14272d0 .functor NOT 1, L_0x1482bb0, C4<0>, C4<0>, C4<0>;
L_0x1482990 .functor XOR 2, L_0x1482830, L_0x14828f0, C4<00>, C4<00>;
L_0x1482aa0 .functor XOR 2, L_0x1482990, L_0x1482a00, C4<00>, C4<00>;
v0x147e2c0_0 .net *"_ivl_10", 1 0, L_0x1482a00;  1 drivers
v0x147e3c0_0 .net *"_ivl_12", 1 0, L_0x1482aa0;  1 drivers
v0x147e4a0_0 .net *"_ivl_2", 1 0, L_0x1481630;  1 drivers
v0x147e560_0 .net *"_ivl_4", 1 0, L_0x1482830;  1 drivers
v0x147e640_0 .net *"_ivl_6", 1 0, L_0x14828f0;  1 drivers
v0x147e770_0 .net *"_ivl_8", 1 0, L_0x1482990;  1 drivers
v0x147e850_0 .net "a", 0 0, v0x147b310_0;  1 drivers
v0x147e8f0_0 .net "b", 0 0, v0x147b3b0_0;  1 drivers
v0x147e990_0 .net "c", 0 0, v0x147b450_0;  1 drivers
v0x147ea30_0 .var "clk", 0 0;
v0x147ead0_0 .net "d", 0 0, v0x147b590_0;  1 drivers
v0x147eb70_0 .net "out_pos_dut", 0 0, L_0x14825a0;  1 drivers
v0x147ec10_0 .net "out_pos_ref", 0 0, L_0x1480140;  1 drivers
v0x147ecb0_0 .net "out_sop_dut", 0 0, L_0x14811d0;  1 drivers
v0x147ed50_0 .net "out_sop_ref", 0 0, L_0x1455ac0;  1 drivers
v0x147edf0_0 .var/2u "stats1", 223 0;
v0x147ee90_0 .var/2u "strobe", 0 0;
v0x147ef30_0 .net "tb_match", 0 0, L_0x1482bb0;  1 drivers
v0x147f000_0 .net "tb_mismatch", 0 0, L_0x14272d0;  1 drivers
v0x147f0a0_0 .net "wavedrom_enable", 0 0, v0x147b860_0;  1 drivers
v0x147f170_0 .net "wavedrom_title", 511 0, v0x147b900_0;  1 drivers
L_0x1481630 .concat [ 1 1 0 0], L_0x1480140, L_0x1455ac0;
L_0x1482830 .concat [ 1 1 0 0], L_0x1480140, L_0x1455ac0;
L_0x14828f0 .concat [ 1 1 0 0], L_0x14825a0, L_0x14811d0;
L_0x1482a00 .concat [ 1 1 0 0], L_0x1480140, L_0x1455ac0;
L_0x1482bb0 .cmp/eeq 2, L_0x1481630, L_0x1482aa0;
S_0x1434ad0 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x1434940;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x14276b0 .functor AND 1, v0x147b450_0, v0x147b590_0, C4<1>, C4<1>;
L_0x1427a90 .functor NOT 1, v0x147b310_0, C4<0>, C4<0>, C4<0>;
L_0x1427e70 .functor NOT 1, v0x147b3b0_0, C4<0>, C4<0>, C4<0>;
L_0x14280f0 .functor AND 1, L_0x1427a90, L_0x1427e70, C4<1>, C4<1>;
L_0x143f3d0 .functor AND 1, L_0x14280f0, v0x147b450_0, C4<1>, C4<1>;
L_0x1455ac0 .functor OR 1, L_0x14276b0, L_0x143f3d0, C4<0>, C4<0>;
L_0x147f5c0 .functor NOT 1, v0x147b3b0_0, C4<0>, C4<0>, C4<0>;
L_0x147f630 .functor OR 1, L_0x147f5c0, v0x147b590_0, C4<0>, C4<0>;
L_0x147f740 .functor AND 1, v0x147b450_0, L_0x147f630, C4<1>, C4<1>;
L_0x147f800 .functor NOT 1, v0x147b310_0, C4<0>, C4<0>, C4<0>;
L_0x147f8d0 .functor OR 1, L_0x147f800, v0x147b3b0_0, C4<0>, C4<0>;
L_0x147f940 .functor AND 1, L_0x147f740, L_0x147f8d0, C4<1>, C4<1>;
L_0x147fac0 .functor NOT 1, v0x147b3b0_0, C4<0>, C4<0>, C4<0>;
L_0x147fb30 .functor OR 1, L_0x147fac0, v0x147b590_0, C4<0>, C4<0>;
L_0x147fa50 .functor AND 1, v0x147b450_0, L_0x147fb30, C4<1>, C4<1>;
L_0x147fcc0 .functor NOT 1, v0x147b310_0, C4<0>, C4<0>, C4<0>;
L_0x147fdc0 .functor OR 1, L_0x147fcc0, v0x147b590_0, C4<0>, C4<0>;
L_0x147fe80 .functor AND 1, L_0x147fa50, L_0x147fdc0, C4<1>, C4<1>;
L_0x1480030 .functor XNOR 1, L_0x147f940, L_0x147fe80, C4<0>, C4<0>;
v0x1426c00_0 .net *"_ivl_0", 0 0, L_0x14276b0;  1 drivers
v0x1427000_0 .net *"_ivl_12", 0 0, L_0x147f5c0;  1 drivers
v0x14273e0_0 .net *"_ivl_14", 0 0, L_0x147f630;  1 drivers
v0x14277c0_0 .net *"_ivl_16", 0 0, L_0x147f740;  1 drivers
v0x1427ba0_0 .net *"_ivl_18", 0 0, L_0x147f800;  1 drivers
v0x1427f80_0 .net *"_ivl_2", 0 0, L_0x1427a90;  1 drivers
v0x1428200_0 .net *"_ivl_20", 0 0, L_0x147f8d0;  1 drivers
v0x1479880_0 .net *"_ivl_24", 0 0, L_0x147fac0;  1 drivers
v0x1479960_0 .net *"_ivl_26", 0 0, L_0x147fb30;  1 drivers
v0x1479a40_0 .net *"_ivl_28", 0 0, L_0x147fa50;  1 drivers
v0x1479b20_0 .net *"_ivl_30", 0 0, L_0x147fcc0;  1 drivers
v0x1479c00_0 .net *"_ivl_32", 0 0, L_0x147fdc0;  1 drivers
v0x1479ce0_0 .net *"_ivl_36", 0 0, L_0x1480030;  1 drivers
L_0x7f36eee06018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x1479da0_0 .net *"_ivl_38", 0 0, L_0x7f36eee06018;  1 drivers
v0x1479e80_0 .net *"_ivl_4", 0 0, L_0x1427e70;  1 drivers
v0x1479f60_0 .net *"_ivl_6", 0 0, L_0x14280f0;  1 drivers
v0x147a040_0 .net *"_ivl_8", 0 0, L_0x143f3d0;  1 drivers
v0x147a120_0 .net "a", 0 0, v0x147b310_0;  alias, 1 drivers
v0x147a1e0_0 .net "b", 0 0, v0x147b3b0_0;  alias, 1 drivers
v0x147a2a0_0 .net "c", 0 0, v0x147b450_0;  alias, 1 drivers
v0x147a360_0 .net "d", 0 0, v0x147b590_0;  alias, 1 drivers
v0x147a420_0 .net "out_pos", 0 0, L_0x1480140;  alias, 1 drivers
v0x147a4e0_0 .net "out_sop", 0 0, L_0x1455ac0;  alias, 1 drivers
v0x147a5a0_0 .net "pos0", 0 0, L_0x147f940;  1 drivers
v0x147a660_0 .net "pos1", 0 0, L_0x147fe80;  1 drivers
L_0x1480140 .functor MUXZ 1, L_0x7f36eee06018, L_0x147f940, L_0x1480030, C4<>;
S_0x147a7e0 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x1434940;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x147b310_0 .var "a", 0 0;
v0x147b3b0_0 .var "b", 0 0;
v0x147b450_0 .var "c", 0 0;
v0x147b4f0_0 .net "clk", 0 0, v0x147ea30_0;  1 drivers
v0x147b590_0 .var "d", 0 0;
v0x147b680_0 .var/2u "fail", 0 0;
v0x147b720_0 .var/2u "fail1", 0 0;
v0x147b7c0_0 .net "tb_match", 0 0, L_0x1482bb0;  alias, 1 drivers
v0x147b860_0 .var "wavedrom_enable", 0 0;
v0x147b900_0 .var "wavedrom_title", 511 0;
E_0x1433120/0 .event negedge, v0x147b4f0_0;
E_0x1433120/1 .event posedge, v0x147b4f0_0;
E_0x1433120 .event/or E_0x1433120/0, E_0x1433120/1;
S_0x147ab10 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x147a7e0;
 .timescale -12 -12;
v0x147ad50_0 .var/2s "i", 31 0;
E_0x1432fc0 .event posedge, v0x147b4f0_0;
S_0x147ae50 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x147a7e0;
 .timescale -12 -12;
v0x147b050_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x147b130 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x147a7e0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x147bae0 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x1434940;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x14802f0 .functor NOT 1, v0x147b310_0, C4<0>, C4<0>, C4<0>;
L_0x1480380 .functor NOT 1, v0x147b3b0_0, C4<0>, C4<0>, C4<0>;
L_0x1480520 .functor AND 1, L_0x14802f0, L_0x1480380, C4<1>, C4<1>;
L_0x1480630 .functor AND 1, L_0x1480520, v0x147b450_0, C4<1>, C4<1>;
L_0x1480830 .functor AND 1, L_0x1480630, v0x147b590_0, C4<1>, C4<1>;
L_0x1480a00 .functor NOT 1, v0x147b3b0_0, C4<0>, C4<0>, C4<0>;
L_0x1480ab0 .functor AND 1, v0x147b310_0, L_0x1480a00, C4<1>, C4<1>;
L_0x1480c80 .functor AND 1, L_0x1480ab0, v0x147b450_0, C4<1>, C4<1>;
L_0x1480d90 .functor AND 1, L_0x1480c80, v0x147b590_0, C4<1>, C4<1>;
L_0x1480e50 .functor OR 1, L_0x1480830, L_0x1480d90, C4<0>, C4<0>;
L_0x1480fc0 .functor AND 1, v0x147b310_0, v0x147b3b0_0, C4<1>, C4<1>;
L_0x1481030 .functor AND 1, L_0x1480fc0, v0x147b450_0, C4<1>, C4<1>;
L_0x1481110 .functor AND 1, L_0x1481030, v0x147b590_0, C4<1>, C4<1>;
L_0x14811d0 .functor OR 1, L_0x1480e50, L_0x1481110, C4<0>, C4<0>;
L_0x14810a0 .functor OR 1, v0x147b310_0, v0x147b3b0_0, C4<0>, C4<0>;
L_0x14813b0 .functor NOT 1, v0x147b450_0, C4<0>, C4<0>, C4<0>;
L_0x14814b0 .functor OR 1, L_0x14810a0, L_0x14813b0, C4<0>, C4<0>;
L_0x14815c0 .functor NOT 1, v0x147b450_0, C4<0>, C4<0>, C4<0>;
L_0x14816d0 .functor OR 1, v0x147b310_0, L_0x14815c0, C4<0>, C4<0>;
L_0x1481790 .functor NOT 1, v0x147b590_0, C4<0>, C4<0>, C4<0>;
L_0x14818b0 .functor OR 1, L_0x14816d0, L_0x1481790, C4<0>, C4<0>;
L_0x14819c0 .functor AND 1, L_0x14814b0, L_0x14818b0, C4<1>, C4<1>;
L_0x1481b90 .functor NOT 1, v0x147b310_0, C4<0>, C4<0>, C4<0>;
L_0x1481c00 .functor OR 1, L_0x1481b90, v0x147b3b0_0, C4<0>, C4<0>;
L_0x1481d90 .functor NOT 1, v0x147b450_0, C4<0>, C4<0>, C4<0>;
L_0x1481e00 .functor OR 1, L_0x1481c00, L_0x1481d90, C4<0>, C4<0>;
L_0x1481ff0 .functor AND 1, L_0x14819c0, L_0x1481e00, C4<1>, C4<1>;
L_0x1482100 .functor NOT 1, v0x147b310_0, C4<0>, C4<0>, C4<0>;
L_0x1482260 .functor OR 1, L_0x1482100, v0x147b3b0_0, C4<0>, C4<0>;
L_0x1482320 .functor NOT 1, v0x147b590_0, C4<0>, C4<0>, C4<0>;
L_0x1482490 .functor OR 1, L_0x1482260, L_0x1482320, C4<0>, C4<0>;
L_0x14825a0 .functor AND 1, L_0x1481ff0, L_0x1482490, C4<1>, C4<1>;
v0x147bca0_0 .net *"_ivl_0", 0 0, L_0x14802f0;  1 drivers
v0x147bd80_0 .net *"_ivl_10", 0 0, L_0x1480a00;  1 drivers
v0x147be60_0 .net *"_ivl_12", 0 0, L_0x1480ab0;  1 drivers
v0x147bf50_0 .net *"_ivl_14", 0 0, L_0x1480c80;  1 drivers
v0x147c030_0 .net *"_ivl_16", 0 0, L_0x1480d90;  1 drivers
v0x147c160_0 .net *"_ivl_18", 0 0, L_0x1480e50;  1 drivers
v0x147c240_0 .net *"_ivl_2", 0 0, L_0x1480380;  1 drivers
v0x147c320_0 .net *"_ivl_20", 0 0, L_0x1480fc0;  1 drivers
v0x147c400_0 .net *"_ivl_22", 0 0, L_0x1481030;  1 drivers
v0x147c570_0 .net *"_ivl_24", 0 0, L_0x1481110;  1 drivers
v0x147c650_0 .net *"_ivl_28", 0 0, L_0x14810a0;  1 drivers
v0x147c730_0 .net *"_ivl_30", 0 0, L_0x14813b0;  1 drivers
v0x147c810_0 .net *"_ivl_32", 0 0, L_0x14814b0;  1 drivers
v0x147c8f0_0 .net *"_ivl_34", 0 0, L_0x14815c0;  1 drivers
v0x147c9d0_0 .net *"_ivl_36", 0 0, L_0x14816d0;  1 drivers
v0x147cab0_0 .net *"_ivl_38", 0 0, L_0x1481790;  1 drivers
v0x147cb90_0 .net *"_ivl_4", 0 0, L_0x1480520;  1 drivers
v0x147cd80_0 .net *"_ivl_40", 0 0, L_0x14818b0;  1 drivers
v0x147ce60_0 .net *"_ivl_42", 0 0, L_0x14819c0;  1 drivers
v0x147cf40_0 .net *"_ivl_44", 0 0, L_0x1481b90;  1 drivers
v0x147d020_0 .net *"_ivl_46", 0 0, L_0x1481c00;  1 drivers
v0x147d100_0 .net *"_ivl_48", 0 0, L_0x1481d90;  1 drivers
v0x147d1e0_0 .net *"_ivl_50", 0 0, L_0x1481e00;  1 drivers
v0x147d2c0_0 .net *"_ivl_52", 0 0, L_0x1481ff0;  1 drivers
v0x147d3a0_0 .net *"_ivl_54", 0 0, L_0x1482100;  1 drivers
v0x147d480_0 .net *"_ivl_56", 0 0, L_0x1482260;  1 drivers
v0x147d560_0 .net *"_ivl_58", 0 0, L_0x1482320;  1 drivers
v0x147d640_0 .net *"_ivl_6", 0 0, L_0x1480630;  1 drivers
v0x147d720_0 .net *"_ivl_60", 0 0, L_0x1482490;  1 drivers
v0x147d800_0 .net *"_ivl_8", 0 0, L_0x1480830;  1 drivers
v0x147d8e0_0 .net "a", 0 0, v0x147b310_0;  alias, 1 drivers
v0x147d980_0 .net "b", 0 0, v0x147b3b0_0;  alias, 1 drivers
v0x147da70_0 .net "c", 0 0, v0x147b450_0;  alias, 1 drivers
v0x147dd70_0 .net "d", 0 0, v0x147b590_0;  alias, 1 drivers
v0x147de60_0 .net "out_pos", 0 0, L_0x14825a0;  alias, 1 drivers
v0x147df20_0 .net "out_sop", 0 0, L_0x14811d0;  alias, 1 drivers
S_0x147e0a0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x1434940;
 .timescale -12 -12;
E_0x141c9f0 .event anyedge, v0x147ee90_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x147ee90_0;
    %nor/r;
    %assign/vec4 v0x147ee90_0, 0;
    %wait E_0x141c9f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x147a7e0;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x147b680_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x147b720_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x147a7e0;
T_4 ;
    %wait E_0x1433120;
    %load/vec4 v0x147b7c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x147b680_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x147a7e0;
T_5 ;
    %wait E_0x1432fc0;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x147b590_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x147b450_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x147b3b0_0, 0;
    %assign/vec4 v0x147b310_0, 0;
    %wait E_0x1432fc0;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x147b590_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x147b450_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x147b3b0_0, 0;
    %assign/vec4 v0x147b310_0, 0;
    %wait E_0x1432fc0;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x147b590_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x147b450_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x147b3b0_0, 0;
    %assign/vec4 v0x147b310_0, 0;
    %wait E_0x1432fc0;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x147b590_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x147b450_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x147b3b0_0, 0;
    %assign/vec4 v0x147b310_0, 0;
    %wait E_0x1432fc0;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x147b590_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x147b450_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x147b3b0_0, 0;
    %assign/vec4 v0x147b310_0, 0;
    %wait E_0x1432fc0;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x147b590_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x147b450_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x147b3b0_0, 0;
    %assign/vec4 v0x147b310_0, 0;
    %wait E_0x1432fc0;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x147b590_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x147b450_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x147b3b0_0, 0;
    %assign/vec4 v0x147b310_0, 0;
    %wait E_0x1432fc0;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x147b590_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x147b450_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x147b3b0_0, 0;
    %assign/vec4 v0x147b310_0, 0;
    %wait E_0x1432fc0;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x147b590_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x147b450_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x147b3b0_0, 0;
    %assign/vec4 v0x147b310_0, 0;
    %wait E_0x1432fc0;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x147b590_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x147b450_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x147b3b0_0, 0;
    %assign/vec4 v0x147b310_0, 0;
    %wait E_0x1432fc0;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x147b590_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x147b450_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x147b3b0_0, 0;
    %assign/vec4 v0x147b310_0, 0;
    %wait E_0x1432fc0;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x147b590_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x147b450_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x147b3b0_0, 0;
    %assign/vec4 v0x147b310_0, 0;
    %wait E_0x1432fc0;
    %load/vec4 v0x147b680_0;
    %store/vec4 v0x147b720_0, 0, 1;
    %fork t_1, S_0x147ab10;
    %jmp t_0;
    .scope S_0x147ab10;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x147ad50_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x147ad50_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x1432fc0;
    %load/vec4 v0x147ad50_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x147b590_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x147b450_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x147b3b0_0, 0;
    %assign/vec4 v0x147b310_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x147ad50_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x147ad50_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x147a7e0;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1433120;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x147b590_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x147b450_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x147b3b0_0, 0;
    %assign/vec4 v0x147b310_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x147b680_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x147b720_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x1434940;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x147ea30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x147ee90_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x1434940;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x147ea30_0;
    %inv;
    %store/vec4 v0x147ea30_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x1434940;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x147b4f0_0, v0x147f000_0, v0x147e850_0, v0x147e8f0_0, v0x147e990_0, v0x147ead0_0, v0x147ed50_0, v0x147ecb0_0, v0x147ec10_0, v0x147eb70_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x1434940;
T_9 ;
    %load/vec4 v0x147edf0_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x147edf0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x147edf0_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x147edf0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x147edf0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x147edf0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x147edf0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x147edf0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x147edf0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x147edf0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x1434940;
T_10 ;
    %wait E_0x1433120;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x147edf0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x147edf0_0, 4, 32;
    %load/vec4 v0x147ef30_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x147edf0_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x147edf0_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x147edf0_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x147edf0_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x147ed50_0;
    %load/vec4 v0x147ed50_0;
    %load/vec4 v0x147ecb0_0;
    %xor;
    %load/vec4 v0x147ed50_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x147edf0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x147edf0_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x147edf0_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x147edf0_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x147ec10_0;
    %load/vec4 v0x147ec10_0;
    %load/vec4 v0x147eb70_0;
    %xor;
    %load/vec4 v0x147ec10_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x147edf0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x147edf0_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x147edf0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x147edf0_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt-4o/can55_depth0/human/ece241_2013_q2/iter0/response49/top_module.sv";
