// Seed: 2474685942
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  input wire id_6;
  input wire id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_2 = id_7;
  assign id_3 = id_3;
endmodule
module module_1 (
    input wire id_0,
    output supply1 id_1,
    output supply0 id_2,
    output wor id_3,
    input wire id_4,
    output supply0 id_5,
    output supply1 id_6,
    output uwire id_7
);
  wire id_9;
  wire id_10, id_11, id_12, id_13;
  module_0(
      id_11, id_11, id_9, id_12, id_11, id_12, id_9
  );
  logic [7:0] id_14;
  id_15(
      .id_0(id_1), .id_1(id_14[1]), .id_2(id_14), .id_3(1), .id_4(id_10)
  );
endmodule
