[{'role': 'system', 'content': 'You are a technical specialist with expertise in electronics. Your task is to analyze datasheets for electronic components and provide a concise summary of the product’s key characteristics and specifications. In addition, you need to gather textual information about the component, including its description and typical applications.Instructions:    Identify the correct component in the datasheet using the provided product code.    Summarize key parameters, including:        Voltage ratings        Current ratings        Power consumption        Operating temperature range        Package type        Special features or notes (if applicable)        Moisture Sensetive Level JEDEC J-STD-020E    Provide a short description of the component, including what it is (e.g., transistor, microcontroller, sensor) and its primary function.    Explain typical applications for the component (e.g., power management, signal processing, data storage, etc.).    Be thorough and accurate: Ensure the information corresponds specifically to the product code, as some datasheets cover multiple variants.Your goal is to create a clear and accurate technical summary that includes both key specifications and a description of what the component is used for.'}, {'role': 'user', 'content': 'Give me information about the component of ADS1115IRUGR production of TEXAS INSTRUMENTS from the text:Voltage\nReference\nOscillatorSCL\nSDAADDR\nADS1113AIN1\nGNDAIN0VDD\nI2C\nInterface16-Bit \nû¯\nADC\nADS1114OscillatorComparator\nALERT/\nRDY\nPGA\nADS1115AIN0\nAIN1\nAIN2\nAIN3\nCopyright © 2016, Texas Instruments IncorporatedAIN1AIN0\nMUX SCL\nSDAADDR\nI2C\nInterface16-Bit \nû¯\nADCVoltage\nReference\nOscillatorComparator\nALERT/\nRDY\nPGASCL\nSDAADDR\nI2C\nInterface16-Bit \nû¯\nADCVoltage\nReference\nGNDVDD\nGNDVDD\nProduct\nFolder\nOrder\nNow\nTechnical\nDocuments\nTools &\nSoftware\nSupport &\nCommunity\nAnIMPORTANT NOTICE attheend ofthisdata sheet addresses availability, warranty, changes, use insafety-critical applications,\nintellectual property matters andother important disclaimers. PRODUCTION DATA.ADS1113 ,ADS1114 ,ADS1115\nSBAS444D –MAY 2009 –REVISED JANUARY 2018\nADS111x Ultra-Small, Low-Power, I2C-Compatible, 860-SPS, 16-Bit ADCs\nWithInternal Reference, Oscillator, andProgrammable Comparator\n11Features\n1•Ultra-Small X2QFN Package:\n2mm×1.5mm×0.4mm\n•Wide Supply Range: 2.0Vto5.5V\n•Low Current Consumption: 150μA\n(Continuous-Conversion Mode)\n•Programmable Data Rate:\n8SPS to860SPS\n•Single-Cycle Settling\n•Internal Low-Drift Voltage Reference\n•Internal Oscillator\n•I2CInterface: Four Pin-Selectable Addresses\n•Four Single-Ended orTwo Differential Inputs\n(ADS1115)\n•Programmable Comparator (ADS1114 and\nADS1115)\n•Operating Temperature Range:\n–40°Cto+125 °C\n2Applications\n•Portable Instrumentation\n•Battery Voltage andCurrent Monitoring\n•Temperature Measurement Systems\n•Consumer Electronics\n•Factory Automation andProcess Control3Description\nThe ADS1113, ADS1114, and ADS1115 devices\n(ADS111x) are precision, low-power, 16-bit, I2C-\ncompatible, analog-to-digital converters (ADCs)\noffered inan ultra-small, leadless, X2QFN-10\npackage, and aVSSOP-10 package. The ADS111x\ndevices incorporate alow-drift voltage reference and\nanoscillator. The ADS1114 and ADS1115 also\nincorporate aprogrammable gain amplifier (PGA) and\nadigital comparator. These features, along with a\nwide operating supply range, make theADS111x well\nsuited forpower- and space-constrained, sensor\nmeasurement applications.\nThe ADS111x perform conversions atdata rates up\nto860 samples persecond (SPS). The PGA offers\ninput ranges from ±256 mV to±6.144 V,allowing\nprecise large- and small-signal measurements. The\nADS1115 features aninput multiplexer (MUX) that\nallows two differential orfour single-ended input\nmeasurements. Use the digital comparator inthe\nADS1114 and ADS1115 forunder- and overvoltage\ndetection.\nThe ADS111x operate in either continuous-\nconversion mode orsingle-shot mode. The devices\nareautomatically powered down after one conversion\ninsingle-shot mode; therefore, power consumption is\nsignificantly reduced during idleperiods.\nDevice Information(1)\nPART NUMBER PACKAGE BODY SIZE (NOM)\nADS111xX2QFN (10) 1.50 mm×2.00 mm\nVSSOP (10) 3.00 mm×3.00 mm\n(1)Forallavailable packages, seethepackage option addendum\nattheendofthedata sheet.\nSimplified Block Diagrams\n2ADS1113 ,ADS1114 ,ADS1115\nSBAS444D –MAY 2009 –REVISED JANUARY 2018 www.ti.com\nProduct Folder Links: ADS1113 ADS1114 ADS1115Submit Documentation Feedback Copyright ©2009 –2018, Texas Instruments IncorporatedTable ofContents\n1Features .................................................................. 1\n2Applications ........................................................... 1\n3Description ............................................................. 1\n4Revision History ..................................................... 2\n5Device Comparison Table ..................................... 5\n6PinConfiguration andFunctions ......................... 5\n7Specifications ......................................................... 6\n7.1 Absolute Maximum Ratings ...................................... 6\n7.2 ESD Ratings .............................................................. 6\n7.3 Recommended Operating Conditions ....................... 6\n7.4 Thermal Information .................................................. 6\n7.5 Electrical Characteristics .......................................... 7\n7.6 Timing Requirements: I2C......................................... 8\n7.7 Typical Characteristics .............................................. 9\n8Parameter Measurement Information ................ 13\n8.1 Noise Performance ................................................. 13\n9Detailed Description ............................................ 14\n9.1 Overview ................................................................. 14\n9.2 Functional Block Diagrams ..................................... 14\n9.3 Feature Description ................................................. 15\n9.4 Device Functional Modes ........................................ 219.5 Programming ........................................................... 22\n9.6 Register Map ........................................................... 27\n10Application andImplementation ........................ 31\n10.1 Application Information .......................................... 31\n10.2 Typical Application ............................................... 36\n11Power Supply Recommendations ..................... 40\n11.1 Power-Supply Sequencing .................................... 40\n11.2 Power-Supply Decoupling ..................................... 40\n12Layout ................................................................... 41\n12.1 Layout Guidelines ................................................. 41\n12.2 Layout Example .................................................... 42\n13Device andDocumentation Support ................. 43\n13.1 Documentation Support ........................................ 43\n13.2 Related Links ........................................................ 43\n13.3 Receiving Notification ofDocumentation Updates 43\n13.4 Community Resources .......................................... 43\n13.5 Trademarks ........................................................... 43\n13.6 Electrostatic Discharge Caution ............................ 43\n13.7 Glossary ................................................................ 43\n14Mechanical, Packaging, andOrderable\nInformation ........................................................... 44\n4Revision History\nNOTE: Page numbers forprevious revisions may differ from page numbers inthecurrent version.\nChanges from Revision C(December 2016) toRevision D Page\n•Changed Digital input voltage max value from VDD +0.3Vto5.5VinAbsolute Maximum Ratings table .......................... 6\n•Added "over temperature "toOffset driftparameter forclarity ............................................................................................... 7\n•Added Long-term Offset driftparameter inElectrical Characteristics table ........................................................................... 7\n•Added "over temperature "toGain driftparameter forclarity ................................................................................................. 7\n•Added Long-term gain driftparameter inElectrical Characteristics table .............................................................................. 7\n•Changed VIHparameter max value from VDD to5.5VinElectrical Characteristics table .................................................... 7\n•Added Output Data Rate andConversion Time section forclarity. ...................................................................................... 17\n•Changed Figure 28,ALERT PinTiming Diagram ,forclarity ................................................................................................ 19\n•Changed Figure 39,Typical Connections oftheADS1115 ,forclarity ................................................................................. 31\n•Changed theresistor values inFigure 43,Basic Hardware Configuration ,from 10Ωto10kΩ.......................................... 35\nChanges from Revision B(October 2009) toRevision C Page\n•Added Device Information ,ESD Ratings ,Recommended Operating Conditions ,andThermal Information tables,\nandParameter Measurement Information ,Detailed Description ,Application andImplementation ,Power Supply\nRecommendations ,Layout ,Device andDocumentation Support ,andMechanical, Packaging, andOrderable\nInformation sections ................................................................................................................................................................ 1\n•Changed Title,andDescription ,Features ,andApplications sections forclarity ................................................................... 1\n•Deleted temperature range textfrom Description section andmoved toFeatures section ................................................... 1\n•Changed Product Family table titletoDevice Comparison Table anddeleted Package Designator column ........................ 5\n•Changed PinFunctions table forclarity .................................................................................................................................. 5\n•Changed Power-supply voltage max value from 5.5Vto7VinAbsolute Maximum Ratings table ...................................... 6\n•Changed Analog input voltage minvalue from –0.3VtoGND –0.3VinAbsolute Maximum Ratings table ....................... 6\n3ADS1113 ,ADS1114 ,ADS1115\nwww.ti.com SBAS444D –MAY 2009 –REVISED JANUARY 2018\nProduct Folder Links: ADS1113 ADS1114 ADS1115Submit Documentation Feedback Copyright ©2009 –2018, Texas Instruments Incorporated•Changed Digital input voltage minvalue from –0.5VtoGND –0.3VinAbsolute Maximum Ratings table ......................... 6\n•Changed Digital input voltage max value from 5.5VtoVDD +0.3VinAbsolute Maximum Ratings table .......................... 6\n•Deleted Analog input current rows inAbsolute Maximum Ratings table ................................................................................ 6\n•Added Input current rowinAbsolute Maximum Ratings table ............................................................................................... 6\n•Added Operating temperature range of–40°Cto+125 °Cback intoAbsolute Maximum Ratings table ................................ 6\n•Added minimum specification of–40°CforTJinAbsolute Maximum Ratings table ............................................................. 6\n•Changed Electrical Characteristics table conditions lineforclarity ........................................................................................ 7\n•Changed allinstances of"FS"to"FSR "................................................................................................................................. 7\n•Deleted FSR from Electrical Characteristics andmoved toRecommended Operating Conditions table .............................. 7\n•Added values from Table 2toDifferential input impedance parameter inElectrical Characteristics table ............................ 7\n•Changed Output noise parameter linkfrom "seeTypical Characteristics "to"seeNoise Performance section "in\nElectrical Characteristics table ............................................................................................................................................... 7\n•Changed Offset error empty minvalue to–3,andmax value from ±3to3forclarity inElectrical Characteristics table ......7\n•Changed VIHparameter max value from 5.5VtoVDD inElectrical Characteristics table .................................................... 7\n•Changed VILparameter minvalue from GND –0.5VtoGND inElectrical Characteristics table ......................................... 7\n•Changed Input leakage current parameters from tworows toonerow, changed testconditions from VIH=5.5V and\nVIL=GND toGND <VDIG<VDD, andchanged minvalue from 10µAto–10µAinElectrical Characteristics table ........... 7\n•Changed textinnote 1ofElectrical Characteristics table from "Innoevent should more than VDD +0.3Vbe\napplied tothisdevice "to"Nomore than VDD +0.3Vor5.5V(whichever issmaller) must beapplied tothisdevice.\nSee Table 3formore information. "......................................................................................................................................... 7\n•Deleted Power-supply voltage parameter from Electrical Characteristics andmoved toRecommended Operating\nConditions table ...................................................................................................................................................................... 8\n•Deleted Specified temperature parameter from Electrical Characteristics andmoved toRecommended Operating\nConditions table ...................................................................................................................................................................... 8\n•Deleted Storage temperature parameter from Electrical Characteristics andmoved toAbsolute Maximum Ratings table ..8\n•Added condition statement inTiming Requirements: I2Ctable .............................................................................................. 8\n•Added note 1toTiming Requirements table .......................................................................................................................... 8\n•Changed Figure 22;deleted "Gain =2/3,1,2,4,8,or16"................................................................................................. 14\n•Added Functional Block Diagrams forADS1114 andADS1113 .......................................................................................... 14\n•Changed Analog Inputs section toprovide LSB size information instead ofPGA setting ................................................... 16\n•Changed Full-Scale Input section titletoFull-Scale Range (FSR) andLSB Size,andupdated section forclarity ............. 17\n•Added Voltage Reference andOscillator sections ............................................................................................................... 17\n•Changed Comparator section titletoDigital Comparator ,andupdated section forclarity. ................................................. 17\n•Changed Conversion Ready Pinsection forclarity .............................................................................................................. 19\n•Changed Register Map section forclarity ............................................................................................................................ 27\n•Changed Application Information section forclarity ............................................................................................................. 31\n•Added Input Protection section ............................................................................................................................................. 32\n•Added Unused Inputs andOutputs section .......................................................................................................................... 32\n•Changed Aliasing section titletoAnalog Input Filtering andupdated section forclarity ...................................................... 33\n•Added Typical Application section ........................................................................................................................................ 36\nChanges from Revision A(August 2009) toRevision B Page\n•Deleted Operating Temperature bullet from Features section ............................................................................................... 1\n•Deleted Operating temperature range from Absolute Maximum Ratings table ...................................................................... 6\n•Deleted Operating temperature parameter from Temperature section ofElectrical Characteristics table ............................. 8\n•Changed Figure 2,Operating Current vsTemperature, toreflect maximum operating temperature .................................... 9\n•Changed Figure 3,Power-Down Current vsTemperature, toreflect maximum operating temperature ................................ 9\n4ADS1113 ,ADS1114 ,ADS1115\nSBAS444D –MAY 2009 –REVISED JANUARY 2018 www.ti.com\nProduct Folder Links: ADS1113 ADS1114 ADS1115Submit Documentation Feedback Copyright ©2009 –2018, Texas Instruments Incorporated•Changed Figure 4,Single-Ended Offset Error vsTemperature, toreflect maximum operating temperature ........................ 9\n•Changed Figure 5,Differential Offset vsTemperature, toreflect maximum operating temperature ..................................... 9\n•Changed Figure 6,Gain Error vsTemperature, toreflect maximum operating temperature ................................................. 9\n•Changed 140°Cto125°CinFigure 9,INLvsInput Signal .................................................................................................... 9\n•Changed +140 °Cto+125 °CinFigure 10,INLvsInput Signal .............................................................................................. 9\n•Changed +140 °Cto+125 °CinFigure 11,INLvsInput Signal .............................................................................................. 9\n•Changed +140 °Cto+125 °CinFigure 12,INLvsInput Signal .............................................................................................. 9\n•Changed Figure 13,INLvsTemperature, toreflect maximum operating temperature .......................................................... 9\n•Changed Figure 16,Noise vsTemperature, toreflect maximum operating temperature .................................................... 10\n•Changed Figure 20,Data Rate vsTemperature, toreflect maximum operating temperature ............................................. 11\n1 ADDR\n2 ALERT/RDY\n3GND\n4AIN0\n5 AIN16 AIN27 AIN38 VDD9 SDA10 SCL\nNot to scale\n1 ADDR 10  SCL\n2 ALERT/RDY 9  SDA\n3 GND 8  VDD\n4 AIN0 7  AIN3\n5 AIN1 6  AIN2\nNot to scale\n5ADS1113 ,ADS1114 ,ADS1115\nwww.ti.com SBAS444D –MAY 2009 –REVISED JANUARY 2018\nProduct Folder Links: ADS1113 ADS1114 ADS1115Submit Documentation Feedback Copyright ©2009 –2018, Texas Instruments Incorporated5Device Comparison Table\nDEVICERESOLUTION\n(Bits)MAXIMUM SAMPLE\nRATE\n(SPS)INPUT CHANNELS\nDifferential\n(Single-Ended)PGA INTERFACESPECIAL\nFEATURES\nADS1115 16 860 2(4) Yes I2C Comparator\nADS1114 16 860 1(1) Yes I2C Comparator\nADS1113 16 860 1(1) No I2C None\nADS1015 12 3300 2(4) Yes I2C Comparator\nADS1014 12 3300 1(1) Yes I2C Comparator\nADS1013 12 3300 1(1) No I2C None\nADS1118 16 860 2(4) Yes SPI Temperature sensor\nADS1018 12 3300 2(4) Yes SPI Temperature sensor\n6PinConfiguration andFunctions\nRUG Package\n10-Pin X2QFN\nTopViewDGS Package\n10-Pin VSSOP\nTopView\n(1) See theUnused Inputs andOutputs section forunused pinconnections.PinFunctions\nPIN(1)\nTYPE DESCRIPTION NAME ADS1113 ADS1114 ADS1115\nADDR 1 1 1 Digital input I2Cslave address select\nAIN0 4 4 4 Analog input Analog input 0\nAIN1 5 5 5 Analog input Analog input 1\nAIN2 — — 6 Analog input Analog input 2(ADS1115 only)\nAIN3 — — 7 Analog input Analog input 3(ADS1115 only)\nALERT/RDY — 2 2 Digital output Comparator output orconversion ready (ADS1114 andADS1115 only)\nGND 3 3 3 Analog Ground\nNC 2,6,7 6,7 — — Notconnected\nSCL 10 10 10 Digital input Serial clock input. locks data onSDA\nSDA 9 9 9 Digital I/O Serial data. Transmits andreceives data\nVDD 8 8 8 Analog Power supply. Connect a0.1-μF,power-supply decoupling capacitor toGND.\n6ADS1113 ,ADS1114 ,ADS1115\nSBAS444D –MAY 2009 –REVISED JANUARY 2018 www.ti.com\nProduct Folder Links: ADS1113 ADS1114 ADS1115Submit Documentation Feedback Copyright ©2009 –2018, Texas Instruments Incorporated(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage tothedevice. These arestress ratings\nonly, which donotimply functional operation ofthedevice atthese oranyother conditions beyond those indicated under Recommended\nOperating Conditions .Exposure toabsolute-maximum-rated conditions forextended periods may affect device reliability.7Specifications\n7.1 Absolute Maximum Ratings\nover operating free-air temperature range (unless otherwise noted)(1)\nMIN MAX UNIT\nPower-supply voltage VDD toGND –0.3 7 V\nAnalog input voltage AIN0, AIN1, AIN2, AIN3 GND –0.3 VDD +0.3 V\nDigital input voltage SDA, SCL, ADDR, ALERT/RDY GND –0.3 5.5 V\nInput current, continuous Any pinexcept power supply pins –10 10 mA\nTemperatureOperating ambient, TA –40 125\n°C Junction, TJ –40 150\nStorage, Tstg –60 150\n(1) JEDEC document JEP155 states that500-V HBM allows safe manufacturing with astandard ESD control process.\n(2) JEDEC document JEP157 states that250-V CDM allows safe manufacturing with astandard ESD control process.7.2 ESD Ratings\nVALUE UNIT\nV(ESD) Electrostatic dischargeHuman-body model (HBM), perANSI/ESDA/JEDEC JS-001(1)±2000\nV\nCharged-device model (CDM), perJEDEC specification JESD22-C101(2)±500\n(1) AINP andAINN denote theselected positive andnegative inputs. AINx denotes oneofthefour available analog inputs.\n(2) This parameter expresses thefull-scale range oftheADC scaling. Nomore than VDD +0.3Vmust beapplied totheanalog inputs of\nthedevice. See Table 3more information.7.3 Recommended Operating Conditions\nMIN NOM MAX UNIT\nPOWER SUPPLY\nPower supply (VDD toGND) 2 5.5 V\nANALOG INPUTS(1)\nFSR Full-scale input voltage range(2)(VIN=V(AINP) –V(AINN) ) ±0.256 ±6.144 V\nV(AINx) Absolute input voltage GND VDD V\nDIGITAL INPUTS\nVDIG Digital input voltage GND 5.5 V\nTEMPERATURE\nTA Operating ambient temperature –40 125 °C\n(1) Formore information about traditional andnew thermal metrics, seetheSemiconductor andICPackage Thermal Metrics application\nreport.7.4 Thermal Information\nTHERMAL METRIC(1)ADS111x\nUNIT DGS (VSSOP) RUG (X2QFN)\n10PINS 10PINS\nRθJA Junction-to-ambient thermal resistance 182.7 245.2 °C/W\nRθJC(top) Junction-to-case (top) thermal resistance 67.2 69.3 °C/W\nRθJB Junction-to-board thermal resistance 103.8 172.0 °C/W\nψJT Junction-to-top characterization parameter 10.2 8.2 °C/W\nψJB Junction-to-board characterization parameter 102.1 170.8 °C/W\nRθJC(bot) Junction-to-case (bottom) thermal resistance N/A N/A °C/W\n7ADS1113 ,ADS1114 ,ADS1115\nwww.ti.com SBAS444D –MAY 2009 –REVISED JANUARY 2018\nProduct Folder Links: ADS1113 ADS1114 ADS1115Submit Documentation Feedback Copyright ©2009 –2018, Texas Instruments Incorporated(1) This parameter expresses thefull-scale range oftheADC scaling. Nomore than VDD +0.3Vmust beapplied totheanalog inputs of\nthedevice. See Table 3more information.\n(2) Best-fit INL; covers 99% offull-scale.\n(3) Includes allerrors from onboard PGA andvoltage reference.7.5 Electrical Characteristics\nAtVDD =3.3V,data rate =8SPS, andfull-scale input voltage range (FSR) =±2.048 V(unless otherwise noted).\nMaximum andminimum specifications apply from TA=–40°Cto+125 °C.Typical specifications areatTA=25°C.\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\nANALOG INPUT\nCommon-mode input impedanceFSR =±6.144 V(1)10\nMΩFSR =±4.096 V(1),FSR =±2.048 V 6\nFSR =±1.024 V 3\nFSR =±0.512 V,FSR =±0.256 V 100\nDifferential input impedanceFSR =±6.144 V(1)22\nMΩFSR =±4.096 V(1)15\nFSR =±2.048 V 4.9\nFSR =±1.024 V 2.4\nFSR =±0.512 V,±0.256 V 710 kΩ\nSYSTEM PERFORMANCE\nResolution (nomissing codes) 16 Bits\nDR Data rate 8,16,32,64,128, 250, 475, 860 SPS\nData rate variation Alldata rates –10% 10%\nOutput noise See Noise Performance section\nINL Integral nonlinearity DR=8SPS, FSR =±2.048 V(2)1 LSB\nOffset errorFSR =±2.048 V,differential inputs –3 ±1 3\nLSB\nFSR =±2.048 V,single-ended inputs ±3\nOffset driftover temperature FSR =±2.048 V 0.005 LSB/ °C\nLong-term Offset driftFSR =±2.048 V,TA=125°C,\n1000 hrs±1 LSB\nOffset power-supply rejection FSR =±2.048 V,DCsupply variation 1 LSB/V\nOffset channel match Match between anytwoinputs 3 LSB\nGain error(3)FSR =±2.048 V,TA=25°C 0.01% 0.15%\nGain driftover temperature(3)FSR =±0.256 V 7\nppm/ °C FSR =±2.048 V 5 40\nFSR =±6.144 V(1)5\nLong-term gain drift(3) FSR =±2.048 V,TA=125°C,\n1000 hrs±0.05 %\nGain power-supply rejection 80 ppm/V\nGain match(3)Match between anytwogains 0.02% 0.1%\nGain channel match Match between anytwoinputs 0.05% 0.1%\nCMRR Common-mode rejection ratioAtDC, FSR =±0.256 V 105\ndBAtDC, FSR =±2.048 V 100\nAtDC, FSR =±6.144 V(1)90\nfCM=60Hz,DR=8SPS 105\nfCM=50Hz,DR=8SPS 105\nDIGITAL INPUT/OUTPUT\nVIH High-level input voltage 0.7VDD 5.5 V\nVIL Low-level input voltage GND 0.3VDD V\nVOL Low-level output voltage IOL=3mA GND 0.15 0.4 V\nInput leakage current GND <VDIG<VDD –10 10 µA\nSCL\nSDAtLOWtR tF tHDSTA\ntHDSTA\ntHDDAT\ntBUFtSUDATtHIGHtSUSTAtSUSTO\nP S S P\n8ADS1113 ,ADS1114 ,ADS1115\nSBAS444D –MAY 2009 –REVISED JANUARY 2018 www.ti.com\nProduct Folder Links: ADS1113 ADS1114 ADS1115Submit Documentation Feedback Copyright ©2009 –2018, Texas Instruments IncorporatedElectrical Characteristics (continued)\nAtVDD =3.3V,data rate =8SPS, andfull-scale input voltage range (FSR) =±2.048 V(unless otherwise noted).\nMaximum andminimum specifications apply from TA=–40°Cto+125 °C.Typical specifications areatTA=25°C.\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\nPOWER-SUPPLY\nIVDD Supply currentPower-downTA=25°C 0.5 2\nµA5\nOperatingTA=25°C 150 200\n300\nPD Power dissipationVDD =5.0V 0.9\nmW VDD =3.3V 0.5\nVDD =2.0V 0.3\n(1) Forhigh-speed mode maximum values, thecapacitive load onthebuslinemust notexceed 400pF.7.6 Timing Requirements: I2C\nover operating ambient temperature range andVDD =2.0Vto5.5V(unless otherwise noted)\nFAST MODE HIGH-SPEED MODE\nUNIT MIN MAX MIN MAX\nfSCL SCL clock frequency 0.01 0.4 0.01 3.4 MHz\ntBUFBus free time between START andSTOP\ncondition600 160 ns\ntHDSTAHold time after repeated START condition.\nAfter thisperiod, thefirstclock isgenerated.600 160 ns\ntSUSTA Setup time forarepeated START condition 600 160 ns\ntSUSTO Setup time forSTOP condition 600 160 ns\ntHDDAT Data hold time 0 0 ns\ntSUDAT Data setup time 100 10 ns\ntLOW Low period oftheSCL clock pin 1300 160 ns\ntHIGH High period fortheSCL clock pin 600 60 ns\ntF Rise time forboth SDA andSCL signals(1)300 160 ns\ntR Falltime forboth SDA andSCL signals(1)300 160 ns\nFigure 1.I2CInterface Timing\n0.05\n0.04\n0.03\n0.02\n0.01\n0\n-0.01\n0.02\n0.03\n0.04-\n-\n-Gain Error (%)\n-40 -20 0 20 40 60 80 100 120 140\nTemperature (°C)FSR = ±0.512 VFSR = 0.256 V ±\nFSR = 1.024 V, 2.048 V,\n4.096 V, and 6.144 V± ±\n± ±\n0.15\n0.10\n0.05\n0\n-0.05\n0.10\n0.15-\n-Gain Error (%)\n2.0 2.5 3.0 3.5 4.0 4.5 5.0 5.5\nSupply Voltage (V)FSR = ±256 mV\nFSR = ±2.048 V\n150\n100\n50\n0\n-50\n100\n150\n200\n250\n300-\n-\n-\n-\n-Offset Error (µV)\n-40 -20 0 20 40 60 80 100 120 140\nTemperature (°C)VDD = 2 VFSR = ±4.096 V\nFSR = ±2.048 VFSR = ±1.024 V\nFSR = ±0.512 V\nVDD = 5 V\n60\n50\n40\n30\n20\n10\n0\n-10\n20 -Offset Voltage (µV)\n-40 -20 0 20 40 60 80 100 120 140\nTemperature (°C)VDD = 3 V\nVDD = 2 VVDD = 5 V\nVDD = 4 V\n300\n250\n200\n150\n100\n50\n0Operating Current (µA)\n-40 -20 0 20 40 60 80 100 120 140\nTemperature (°C)VDD = 5 V\nVDD = 2 VVDD = 3.3 V\n5.0\n4.5\n4.0\n3.5\n3.0\n2.5\n2.0\n1.5\n1.0\n0.5\n0Power-down Current (µA)\n-40 -20 0 20 40 60 80 100 120 140\nTemperature (°C)VDD = 5 V\nVDD = 2 VVDD = 3.3 V\n9ADS1113 ,ADS1114 ,ADS1115\nwww.ti.com SBAS444D –MAY 2009 –REVISED JANUARY 2018\nProduct Folder Links: ADS1113 ADS1114 ADS1115Submit Documentation Feedback Copyright ©2009 –2018, Texas Instruments Incorporated7.7 Typical Characteristics\natTA=25°C,VDD =3.3V,FSR =±2.048 V,DR=8SPS (unless otherwise noted)\nFigure 2.Operating Current vsTemperature Figure 3.Power-Down Current vsTemperature\nFigure 4.Single-Ended Offset Error vsTemperature Figure 5.Differential Offset vsTemperature\nFigure 6.Gain Error vsTemperature Figure 7.Gain Error vsSupply Voltage\nVDD = 2 V\nVDD = 5 V140\n120\n100\n80\n60\n40\n20\n0Integral Nonlinearity ( V)µ\n-60 -40 -20 0 20 40 60 80 100 120 140\nTemperature ( C) °VDD = 3.3 V\n60\n40\n20\n0\n-20\n40\n60-\n-Integral Nonlinearity (µV)\n-0.5 -0.3 -0.2 -0.1 0 0.1 0.5\nInput Voltage (V)-0.4 0.4 0.2 0.3T = +25°CA\nT = +125°CAT = -40°CA\n60\n40\n20\n0\n-20\n40\n60-\n-Integral Nonlinearity (µV)\n-0.5 -0.250 -0.125 0 0.125 0.250 0.5\nInput Signal (V)-0.375+125°C\n+25°C-40°C\n0.375\n60\n40\n20\n0\n-20\n40\n60-\n-Integral Nonlinearity (µV)\n-2.0 -1.0 -0.5 0 0.5 1.0 2.0\nInput Voltage (V)-1.5 1.5T = -40°CA\nT = +25°CAT = +125°CA\n60\n50\n40\n30\n20\n10\n0Integral Nonlinearity (µV)\n2.0 3.0 3.5 4.0 4.5 5.0 5.5\nSupply Voltage (V)2.5FSR = ±6.144 V\nFSR = ±2.048 VFSR = 0.512 V, 0.256 V ± ±\n60\n40\n20\n0\n-20\n40\n60-\n-Integral Nonlinearity (µV)\n-2.0 -1.0 -0.5 0 0.5 1.0 2.0\nInput Signal (V)-1.5+125°C\n+25°C-40°C\n1.5\n10ADS1113 ,ADS1114 ,ADS1115\nSBAS444D –MAY 2009 –REVISED JANUARY 2018 www.ti.com\nProduct Folder Links: ADS1113 ADS1114 ADS1115Submit Documentation Feedback Copyright ©2009 –2018, Texas Instruments IncorporatedTypical Characteristics (continued)\natTA=25°C,VDD =3.3V,FSR =±2.048 V,DR=8SPS (unless otherwise noted)\nFigure 8.INLvsSupply VoltageVDD =3.3V,FSR =±2.048 V,DR=8SPS, best fit\nFigure 9.INLvsInput Signal\nVDD =3.3V,FSR =±0.512 V,DR=8SPS, best fit\nFigure 10.INLvsInput SignalVDD =5V,FSR =±2.048 V,DR=8SPS, best fit\nFigure 11.INLvsInput Signal\nVDD =5V,FSR =±0.512 V,DR=8SPS, best fit\nFigure 12.INLvsInput Signal Figure 13.INLvsTemperature\nTotal Error (µV)4\n3\n2\n1\n0\n-1\n2\n3\n4-\n-\n-\n-2.048 -1.024 0 1.024 2.048\nInput Signal (V)\n160\n140\n120\n100\n80\n60\n40\n20\n0Number of Occurrences\n-3 3\nOffset (LSBs)-1 1 0 2 -2\n30\n25\n20\n15\n10\n5\n0Number of Occurrences\n-0.010\nGain Error (%)0.010 0.040-0.0050.015 0.035 0.0900\n0.020 0.030 0.050 0.005 0.025 0.045 0.055 0.065 0.075 0.085 0.060 0.070 0.080\n10\n9\n8\n7\n6\n5\n4\n3\n2\n1\n0RMS Noise (µV)\n-40 -20 0 20 40 60 80 100 120 140\nTemperature (°C)\n-0.5 -0.4 -0.3 -0.2 -0.1 0 0.1 0.2 0.3 0.4 0.512\n10\n8\n6\n4\n2\n0RMS Noise (µV)\nInput Voltage (V)DR = 860 SPS\nDR = 8 SPSDR = 128 SPS\n35\n30\n25\n20\n15\n10\n5\n0RMS Noise (µV)\n2.0 3.0 3.5 4.0 4.5 5.0 5.5\nSupply Voltage (V)2.5FSR = ±2.048 V\n860 SPS\n128 SPS\n8 SPS\n11ADS1113 ,ADS1114 ,ADS1115\nwww.ti.com SBAS444D –MAY 2009 –REVISED JANUARY 2018\nProduct Folder Links: ADS1113 ADS1114 ADS1115Submit Documentation Feedback Copyright ©2009 –2018, Texas Instruments IncorporatedTypical Characteristics (continued)\natTA=25°C,VDD =3.3V,FSR =±2.048 V,DR=8SPS (unless otherwise noted)\nFSR =±0.512 V\nFigure 14.Noise vsInput SignalFSR =±2.048 V\nFigure 15.Noise vsSupply Voltage\nFSR =±2.048 V,DR=8SPS\nFigure 16.Noise vsTemperatureFSR =±2.048 V,185units\nFigure 17.Gain Error Histogram\nFSR =±2.048 V,185units\nFigure 18.Offset HistogramDifferential inputs; includes noise, offset andgain error\nFigure 19.Total Error vsInput Signal\n4\n3\n2\n1\n0\n-1\n2\n3\n4-\n-\n-Data Rate Error (%)\n-40 -20 0 20 40 60 80 100 120 140\nTemperature (°C)VDD = 2 VVDD = 5 V\nVDD = 3.3 V\n0\n-10\n20\n30\n40\n50\n60\n70\n80-\n-\n-\n-\n-\n-\n-Gain (dB)\n1 10 100 1k 10k\nInput Frequency (Hz)\n12ADS1113 ,ADS1114 ,ADS1115\nSBAS444D –MAY 2009 –REVISED JANUARY 2018 www.ti.com\nProduct Folder Links: ADS1113 ADS1114 ADS1115Submit Documentation Feedback Copyright ©2009 –2018, Texas Instruments IncorporatedTypical Characteristics (continued)\natTA=25°C,VDD =3.3V,FSR =±2.048 V,DR=8SPS (unless otherwise noted)\nFigure 20.Data Rate vsTemperatureDR=8SPS\nFigure 21.Digital Filter Frequency Response\n13ADS1113 ,ADS1114 ,ADS1115\nwww.ti.com SBAS444D –MAY 2009 –REVISED JANUARY 2018\nProduct Folder Links: ADS1113 ADS1114 ADS1115Submit Documentation Feedback Copyright ©2009 –2018, Texas Instruments Incorporated8Parameter Measurement Information\n8.1 Noise Performance\nDelta-sigma (ΔΣ)analog-to-digital converters (ADCs) arebased ontheprinciple ofoversampling. The input\nsignal ofaΔΣADC issampled atahigh frequency (modulator frequency) and subsequently filtered and\ndecimated inthedigital domain toyield aconversion result attherespective output data rate. The ratio between\nmodulator frequency and output data rate iscalled oversampling ratio (OSR). Byincreasing theOSR, and thus\nreducing theoutput data rate, thenoise performance oftheADC can beoptimized. Inother words, theinput-\nreferred noise drops when reducing theoutput data rate because more samples oftheinternal modulator are\naveraged toyield one conversion result. Increasing thegain also reduces theinput-referred noise, which is\nparticularly useful when measuring low-level signals.\nTable 1and Table 2summarize theADS111x noise performance. Data arerepresentative oftypical noise\nperformance atTA=25°Cwith theinputs shorted together externally. Table 1shows theinput-referred noise in\nunits ofμVRMSfortheconditions shown. Note that µVPPvalues areshown inparenthesis. Table 2shows the\neffective resolution calculated fromμVRMS values using Equation 1.The noise-free resolution calculated from\npeak-to-peak noise values using Equation 2areshown inparenthesis.\nEffective Resolution =ln(FSR /VRMS-Noise )/ln(2) (1)\nNoise-Free Resolution =ln(FSR /VPP-Noise )/ln(2) (2)\nTable 1.Noise inμVRMS(μVPP)atVDD =3.3V\nDATA RATE\n(SPS)FSR (Full-Scale Range)\n±6.144 V ±4.096 V ±2.048 V ±1.024 V ±0.512 V ±0.256 V\n8 187.5 (187.5) 125(125) 62.5 (62.5) 31.25 (31.25) 15.62 (15.62) 7.81 (7.81)\n16 187.5 (187.5) 125(125) 62.5 (62.5) 31.25 (31.25) 15.62 (15.62) 7.81 (7.81)\n32 187.5 (187.5) 125(125) 62.5 (62.5) 31.25 (31.25) 15.62 (15.62) 7.81 (7.81)\n64 187.5 (187.5) 125(125) 62.5 (62.5) 31.25 (31.25) 15.62 (15.62) 7.81 (7.81)\n128 187.5 (187.5) 125(125) 62.5 (62.5) 31.25 (31.25) 15.62 (15.62) 7.81 (12.35)\n250 187.5 (252.09) 125(148.28) 62.5 (84.03) 31.25 (39.54) 15.62 (16.06) 7.81 (18.53)\n475 187.5 (266.92) 125(227.38) 62.5 (79.08) 31.25 (56.84) 15.62 (32.13) 7.81 (25.95)\n860 187.5 (430.06) 125(266.93) 62.5 (118.63) 31.25 (64.26) 15.62 (40.78) 7.81 (35.83)\nTable 2.Effective Resolution from RMS Noise (Noise-Free Resolution from Peak-to-Peak Noise) at\nVDD =3.3V\nDATA RATE\n(SPS)FSR (Full-Scale Range)\n±6.144 V ±4.096 V ±2.048 V ±1.024 V ±0.512 V ±0.256 V\n8 16(16) 16(16) 16(16) 16(16) 16(16) 16(16)\n16 16(16) 16(16) 16(16) 16(16) 16(16) 16(16)\n32 16(16) 16(16) 16(16) 16(16) 16(16) 16(16)\n64 16(16) 16(16) 16(16) 16(16) 16(16) 16(16)\n128 16(16) 16(16) 16(16) 16(16) 16(16) 16(15.33)\n250 16(15.57) 16(15.75) 16(15.57) 16(15.66) 16(15.96) 16(14.75)\n475 16(15.49) 16(15.13) 16(15.66) 16(15.13) 16(14.95) 16(14.26)\n860 16(14.8) 16(14.9) 16(15.07) 16(14.95) 16(14.61) 16(13.8)\nComparator\nALERT/RDY\nPGAVoltage\nReference\nSCL\nSDAADDRADS1114\nAIN1\nGNDAIN0VDD\nI2C\nInterface 16-Bit û¯\nADC\nOscillator\nCopyright © 2016, Texas Instruments Incorporated\nVoltage\nReference\nSCL\nSDAADDRADS1113\nAIN1\nGNDAIN0VDD\nI2C\nInterface 16-Bit û¯\nADC\nOscillator\nCopyright © 2016, Texas Instruments Incorporated\nComparator\nALERT/RDY Voltage\nReference\nSCL\nSDAADDRADS1115\nI2C\nInterface 16-Bit û¯\nADC\nOscillator\nCopyright © 2016, Texas Instruments IncorporatedPGA\nGNDVDD\nMUX\nAIN1\nAIN2AIN0\nAIN3\n14ADS1113 ,ADS1114 ,ADS1115\nSBAS444D –MAY 2009 –REVISED JANUARY 2018 www.ti.com\nProduct Folder Links: ADS1113 ADS1114 ADS1115Submit Documentation Feedback Copyright ©2009 –2018, Texas Instruments Incorporated9Detailed Description\n9.1 Overview\nThe ADS111x are very small, low-power, 16-bit, delta-sigma (ΔΣ)analog-to-digital converters (ADCs). The\nADS111x consist ofaΔΣADC core with aninternal voltage reference, aclock oscillator andanI2Cinterface. The\nADS1114 and ADS1115 also integrate aprogrammable gain amplifier (PGA) and aprogrammable digital\ncomparator. Figure 22,Figure 23,andFigure 24show thefunctional block diagrams ofADS1115, ADS1114, and\nADS1113, respectively.\nThe ADS111x ADC core measures adifferential signal, VIN,that isthedifference ofV(AINP) and V(AINN) .The\nconverter core consists ofadifferential, switched-capacitor ΔΣmodulator followed byadigital filter. This\narchitecture results inavery strong attenuation ofanycommon-mode signals. Input signals arecompared tothe\ninternal voltage reference. The digital filter receives ahigh-speed bitstream from themodulator and outputs a\ncode proportional totheinput voltage.\nThe ADS111x have two available conversion modes: single-shot and continuous-conversion. Insingle-shot\nmode, theADC performs one conversion oftheinput signal upon request, stores theconversion value toan\ninternal conversion register, and then enters apower-down state. This mode isintended toprovide significant\npower savings insystems that only require periodic conversions orwhen there arelong idleperiods between\nconversions. Incontinuous-conversion mode, theADC automatically begins aconversion oftheinput signal as\nsoon astheprevious conversion iscompleted. The rate ofcontinuous conversion isequal totheprogrammed\ndata rate. Data canberead atanytime andalways reflect themost recent completed conversion.\n9.2 Functional Block Diagrams\nFigure 22.ADS1115 Block Diagram\nFigure 23.ADS1114 Block Diagram Figure 24.ADS1113 Block Diagram\nVDD\nGNDAIN0\nVDD\nGNDAIN1\nVDD\nGNDAIN2\nVDD\nGNDAIN3AINP\nAINN\nGNDADS1115\nCopyright © 2016, Texas Instruments Incorporated\n15ADS1113 ,ADS1114 ,ADS1115\nwww.ti.com SBAS444D –MAY 2009 –REVISED JANUARY 2018\nProduct Folder Links: ADS1113 ADS1114 ADS1115Submit Documentation Feedback Copyright ©2009 –2018, Texas Instruments Incorporated9.3 Feature Description\n9.3.1 Multiplexer\nThe ADS1115 contains aninput multiplexer (MUX), asshown inFigure 25.Either four single-ended ortwo\ndifferential signals can bemeasured. Additionally, AIN0 and AIN1 may bemeasured differentially toAIN3. The\nmultiplexer isconfigured bybitsMUX[2:0] intheConfig register .When single-ended signals aremeasured, the\nnegative input oftheADC isinternally connected toGND byaswitch within themultiplexer.\nFigure 25.Input Multiplexer\nThe ADS1113 and ADS1114 donothave aninput multiplexer and canmeasure either one differential signal or\none single-ended signal. For single-ended measurements, connect the AIN1 pin toGND externally. In\nsubsequent sections ofthis data sheet, AIN Prefers toAIN0 and AIN Nrefers toAIN1 fortheADS1113 and\nADS1114.\nElectrostatic discharge (ESD) diodes connected toVDD and GND protect theADS111x analog inputs. Keep the\nabsolute voltage ofanyinput within therange shown inEquation 3toprevent theESD diodes from turning on.\nGND –0.3V<V(AINX) <VDD +0.3V (3)\nIfthevoltages ontheinput pins canpotentially violate these conditions, useexternal Schottky diodes and series\nresistors tolimit theinput current tosafe values (see theAbsolute Maximum Ratings table).\ntSAMPLE\nON\nOFFS1\nS2\nOFFON\nEquivalent\nCircuit\nfMOD =  250 kHzZCM\nZDIFF\nZCMAINNAINP0.7 V\n0.7 VS1S1CA1\nCB\nCA2S2S20.7 V\n0.7 V AINNAINP\n16ADS1113 ,ADS1114 ,ADS1115\nSBAS444D –MAY 2009 –REVISED JANUARY 2018 www.ti.com\nProduct Folder Links: ADS1113 ADS1114 ADS1115Submit Documentation Feedback Copyright ©2009 –2018, Texas Instruments IncorporatedFeature Description (continued)\n9.3.2 Analog Inputs\nThe ADS111x use aswitched-capacitor input stage where capacitors are continuously charged and then\ndischarged tomeasure thevoltage between AIN Pand AIN N.The frequency atwhich theinput signal issampled\niscalled thesampling frequency orthemodulator frequency (fMOD).The ADS111x hasa1-MHz internal oscillator\nthat isfurther divided byafactor of4togenerate fMOD at250 kHz. The capacitors used inthisinput stage are\nsmall, and toexternal circuitry, theaverage loading appears resistive. Figure 26shows this structure. The\ncapacitor values settheresistance and switching rate. Figure 27shows thetiming fortheswitches inFigure 26.\nDuring thesampling phase, switches S1areclosed. This event charges CA1toV(AINP) ,CA2toV(AINN) ,and CBto\n(V(AINP) –V(AINN) ).During thedischarge phase, S1isfirstopened and then S2isclosed. Both CA1and CA2then\ndischarge toapproximately 0.7Vand CBdischarges to0V.This charging draws avery small transient current\nfrom thesource driving theADS111x analog inputs. The average value ofthiscurrent canbeused tocalculate\ntheeffective impedance (Zeff),where Zeff=VIN/IAVERAGE .\nFigure 26.Simplified Analog Input Circuit\nFigure 27.S1andS2Switch Timing\nThe common-mode input impedance ismeasured byapplying acommon-mode signal totheshorted AIN Pand\nAIN Ninputs and measuring theaverage current consumed byeach pin. The common-mode input impedance\nchanges depending onthefull-scale range, butisapproximately 6MΩforthedefault full-scale range. In\nFigure 26,thecommon-mode input impedance isZCM.\nThe differential input impedance ismeasured byapplying adifferential signal toAIN PandAIN Ninputs where one\ninput isheld at0.7V.The current that flows through thepinconnected to0.7Visthedifferential current and\nscales with thefull-scale range. InFigure 26,thedifferential input impedance isZDIFF.\nMake sure toconsider thetypical value oftheinput impedance. Unless theinput source hasalowimpedance,\ntheADS111x input impedance may affect themeasurement accuracy. Forsources with high-output impedance,\nbuffering may benecessary. Active buffers introduce noise, and also introduce offset and gain errors. Consider\nallofthese factors inhigh-accuracy applications.\nThe clock oscillator frequency drifts slightly with temperature; therefore, theinput impedances also drift. Formost\napplications, thisinput impedance driftisnegligible, andcanbeignored.\n17ADS1113 ,ADS1114 ,ADS1115\nwww.ti.com SBAS444D –MAY 2009 –REVISED JANUARY 2018\nProduct Folder Links: ADS1113 ADS1114 ADS1115Submit Documentation Feedback Copyright ©2009 –2018, Texas Instruments IncorporatedFeature Description (continued)\n9.3.3 Full-Scale Range (FSR) andLSB Size\nAprogrammable gain amplifier (PGA) isimplemented before theΔΣADC oftheADS1114 and ADS1115. The\nfull-scale range isconfigured bybits PGA[2:0] intheConfig register and can besetto±6.144 V,±4.096 V,\n±2.048 V,±1.024 V,±0.512 V,±0.256 V.Table 3shows theFSR together with thecorresponding LSB size.\nEquation 4shows how tocalculate theLSB size from theselected full-scale range.\nLSB =FSR /216(4)\n(1) This parameter expresses thefull-scale range oftheADC scaling.\nDonotapply more than VDD +0.3Vtotheanalog inputs ofthe\ndevice.Table 3.Full-Scale Range andCorresponding LSB Size\nFSR LSB SIZE\n±6.144 V(1)187.5μV\n±4.096 V(1)125μV\n±2.048 V 62.5μV\n±1.024 V 31.25μV\n±0.512 V 15.625μV\n±0.256 V 7.8125μV\nThe FSR oftheADS1113 isfixed at±2.048 V.\nAnalog input voltages must never exceed theanalog input voltage limits given intheAbsolute Maximum Ratings .\nIfaVDD supply voltage greater than 4Visused, the±6.144 Vfull-scale range allows input voltages toextend up\ntothesupply. Although inthiscase (orwhenever thesupply voltage isless than thefull-scale range; forexample,\nVDD =3.3Vand full-scale range =±4.096 V),afull-scale ADC output code cannot beobtained. Forexample,\nwith VDD =3.3Vand FSR =±4.096 V,only signals uptoVIN=±3.3Vcanbemeasured. The code range that\nrepresents voltages |VIN|>3.3Visnotused inthiscase.\n9.3.4 Voltage Reference\nThe ADS111x have anintegrated voltage reference. Anexternal reference cannot beused with these devices.\nErrors associated with theinitial voltage reference accuracy andthereference driftwith temperature areincluded\ninthegain error andgain driftspecifications intheElectrical Characteristics table.\n9.3.5 Oscillator\nThe ADS111x have anintegrated oscillator running at1MHz. Noexternal clock canbeapplied tooperate these\ndevices. The internal oscillator drifts over temperature and time. The output data rate scales proportionally with\ntheoscillator frequency.\n9.3.6 Output Data Rate andConversion Time\nThe ADS111x offer programmable output data rates. Use theDR[2:0] bitsintheConfig register toselect output\ndata rates of8SPS, 16SPS, 32SPS, 64SPS, 128SPS, 250SPS, 475SPS, or860SPS.\nConversions intheADS111x settle within asingle cycle; thus, theconversion time isequal to1/DR.\n9.3.7 Digital Comparator (ADS1114 andADS1115 Only)\nThe ADS1115 and ADS1114 feature aprogrammable digital comparator that can issue analert onthe\nALERT/RDY pin. The COMP_MODE bitintheConfig register configures thecomparator aseither atraditional\ncomparator orawindow comparator. Intraditional comparator mode, theALERT/RDY pinasserts (active lowby\ndefault) when conversion data exceeds thelimit setinthehigh-threshold register (Hi_thresh). The comparator\nthen deasserts only when theconversion data falls below thelimit setinthelow-threshold register (Lo_thresh). In\nwindow comparator mode, theALERT/RDY pinasserts when theconversion data exceed theHi_thresh register\norfallbelow theLo_thresh register value.\n18ADS1113 ,ADS1114 ,ADS1115\nSBAS444D –MAY 2009 –REVISED JANUARY 2018 www.ti.com\nProduct Folder Links: ADS1113 ADS1114 ADS1115Submit Documentation Feedback Copyright ©2009 –2018, Texas Instruments IncorporatedIneither window ortraditional comparator mode, thecomparator canbeconfigured tolatch after being asserted\nbytheCOMP_LAT bitintheConfig register. This setting causes theassertion toremain even iftheinput signal\nisnotbeyond thebounds ofthethreshold registers. This latched assertion can only becleared byissuing an\nSMBus alert response orbyreading theConversion register .The ALERT/RDY pincanbeconfigured asactive\nhigh oractive lowbytheCOMP_POL bitintheConfig register. Operational diagrams forboth thecomparator\nmodes areshown inFigure 28.\nThe comparator can also beconfigured toactivate theALERT/RDY pinonly after asetnumber ofsuccessive\nreadings exceed the threshold values set inthe threshold registers (Hi_thresh and Lo_thresh). The\nCOMP_QUE[1:0] bits intheConfig register configures thecomparator towait forone, two, orfour readings\nbeyond thethreshold before activating theALERT/RDY pin. The COMP_QUE[1:0] bits can also disable the\ncomparator function, andputtheALERT/RDY pinintoahigh state.\nADS1114/5 \nStatus\nALERT/RDY\n(active high)8 µsConverting Converting Converting Converting\nConversion Ready Conversion Ready Conversion Ready\nTH_H\nTH_L\nTime\nTime\nTimeSuccessful\nSMBus Alert\nResponseSuccessful\nSMBus Alert\nResponseLatching\nComparator\nOutput\nNon-Latching\nComparator\nOutputInput SignalTH_H\nTH_L\nTime\nTime\nTimeSuccessful\nSMBus Alert\nResponseLatching\nComparator\nOutput\nNon-Latching\nComparator\nOutputInput Signal\nWINDOW COMPARATOR MODE TRADITIONAL  COMPARATOR MODE\n19ADS1113 ,ADS1114 ,ADS1115\nwww.ti.com SBAS444D –MAY 2009 –REVISED JANUARY 2018\nProduct Folder Links: ADS1113 ADS1114 ADS1115Submit Documentation Feedback Copyright ©2009 –2018, Texas Instruments Incorporated9.3.8 Conversion Ready Pin(ADS1114 andADS1115 Only)\nThe ALERT/RDY pincan also beconfigured asaconversion ready pin. Set themost-significant bitofthe\nHi_thresh register to1and themost-significant bitofLo_thresh register to0toenable thepinasaconversion\nready pin. The COMP_POL bitcontinues tofunction asexpected. SettheCOMP_QUE[1:0] bits toany 2-bit\nvalue other than 11tokeep theALERT/RDY pinenabled, andallow theconversion ready signal toappear atthe\nALERT/RDY pin output. The COMP_MODE and COMP_LAT bits nolonger control any function. When\nconfigured asaconversion ready pin,ALERT/RDY continues torequire apullup resistor. The ADS111x provide\nanapproximately 8-µsconversion ready pulse ontheALERT/RDY pinattheend ofeach conversion in\ncontinuous-conversion mode, asshown inFigure 29.Insingle-shot mode, theALERT/RDY pinasserts lowatthe\nendofaconversion iftheCOMP_POL bitissetto0.\nFigure 28.ALERT PinTiming Diagram\nFigure 29.Conversion Ready Pulse inContinuous-Conversion Mode\n20ADS1113 ,ADS1114 ,ADS1115\nSBAS444D –MAY 2009 –REVISED JANUARY 2018 www.ti.com\nProduct Folder Links: ADS1113 ADS1114 ADS1115Submit Documentation Feedback Copyright ©2009 –2018, Texas Instruments Incorporated9.3.9 SMbus Alert Response\nInlatching comparator mode (COMP_LAT =1),theALERT/RDY pinasserts when thecomparator detects a\nconversion thatexceeds theupper orlower threshold value. This assertion islatched andcanbecleared only by\nreading conversion data, orbyissuing asuccessful SMBus alert response and reading theasserting device I2C\naddress. Ifconversion data exceed theupper orlower threshold values after being cleared, thepinreasserts.\nThis assertion does notaffect conversions that arealready inprogress. The ALERT/RDY pinisanopen-drain\noutput. This architecture allows several devices toshare thesame interface bus. When disabled, thepinholds a\nhigh state sothatthepindoes notinterfere with other devices onthesame busline.\nWhen themaster senses that theALERT/RDY pinhas latched, themaster issues anSMBus alert command\n(00011001) totheI2Cbus. Any ADS1114 and ADS1115 data converters ontheI2Cbus with theALERT/RDY\npins asserted respond tothecommand with theslave address. Ifmore than one ADS111x ontheI2Cbusassert\nthelatched ALERT/RDY pin, arbitration during theaddress response portion oftheSMBus alert determines\nwhich device clears assertion. The device with thelowest I2Caddress always wins arbitration. Ifadevice loses\narbitration, thedevice does notclear thecomparator output pinassertion. The master then repeats theSMBus\nalert response until alldevices have therespective assertions cleared. Inwindow comparator mode, theSMBus\nalert status bitindicates a1ifsignals exceed thehigh threshold, anda0ifsignals exceed thelowthreshold.\n21ADS1113 ,ADS1114 ,ADS1115\nwww.ti.com SBAS444D –MAY 2009 –REVISED JANUARY 2018\nProduct Folder Links: ADS1113 ADS1114 ADS1115Submit Documentation Feedback Copyright ©2009 –2018, Texas Instruments Incorporated9.4 Device Functional Modes\n9.4.1 Reset andPower-Up\nThe ADS111x reset onpower-up and setallthebitsintheConfig register totherespective default settings. The\nADS111x enter apower-down state after completion ofthereset process. The device interface anddigital blocks\nareactive, butnodata conversions areperformed. The initial power-down state oftheADS111x relieves systems\nwith tight power-supply requirements from encountering asurge during power-up.\nThe ADS111x respond totheI2Cgeneral-call reset commands. When theADS111x receive ageneral callreset\ncommand (06h), aninternal reset isperformed asifthedevice ispowered-up.\n9.4.2 Operating Modes\nThe ADS111x operate inone oftwomodes: continuous-conversion orsingle-shot. The MODE bitintheConfig\nregister selects therespective operating mode.\n9.4.2.1 Single-Shot Mode\nWhen theMODE bitintheConfig register issetto1,theADS111x enter apower-down state, and operate in\nsingle-shot mode. This power-down state isthedefault state fortheADS111x when power isfirst applied.\nAlthough powered down, thedevices stillrespond tocommands. The ADS111x remain inthispower-down state\nuntil a1iswritten totheoperational status (OS) bitintheConfig register. When theOSbitisasserted, the\ndevice powers upinapproximately 25μs,resets theOS bitto0,and starts asingle conversion. When\nconversion data areready forretrieval, thedevice powers down again. Writing a1totheOSbitwhile a\nconversion isongoing hasnoeffect. Toswitch tocontinuous-conversion mode, write a0totheMODE bitinthe\nConfig register.\n9.4.2.2 Continuous-Conversion Mode\nIncontinuous-conversion mode (MODE bitsetto0),theADS111x perform conversions continuously. When a\nconversion iscomplete, theADS111x place theresult intheConversion register and immediately begin another\nconversion. When writing new configuration settings, thecurrently ongoing conversion completes with the\nprevious configuration settings. Thereafter, continuous conversions with thenew configuration settings start. To\nswitch tosingle-shot conversion mode, write a1totheMODE bitintheconfiguration register orreset thedevice.\n9.4.3 Duty Cycling ForLow Power\nThe noise performance ofaΔΣADC generally improves when lowering theoutput data rate because more\nsamples oftheinternal modulator areaveraged toyield one conversion result. Inapplications where power\nconsumption iscritical, theimproved noise performance atlow data rates may notberequired. For these\napplications, theADS111x support duty cycling that yield significant power savings byperiodically requesting\nhigh data rate readings ataneffectively lower data rate. Forexample, anADS111x inpower-down state with a\ndata rate setto860 SPS canbeoperated byamicrocontroller that instructs asingle-shot conversion every 125\nms(8SPS). Aconversion at860 SPS only requires approximately 1.2ms,sotheADS111x enter power-down\nstate fortheremaining 123.8 ms.Inthisconfiguration, theADS111x consume approximately 1/100th thepower\nthat isotherwise consumed incontinuous-conversion mode. The duty cycling rate iscompletely arbitrary and is\ndefined bythemaster controller. The ADS111x offer lower data rates thatdonotimplement duty cycling andalso\noffer improved noise performance ifrequired.\n22ADS1113 ,ADS1114 ,ADS1115\nSBAS444D –MAY 2009 –REVISED JANUARY 2018 www.ti.com\nProduct Folder Links: ADS1113 ADS1114 ADS1115Submit Documentation Feedback Copyright ©2009 –2018, Texas Instruments Incorporated9.5 Programming\n9.5.1 I2CInterface\nThe ADS111x communicate through anI2Cinterface. I2Cisatwo-wire open-drain interface thatsupports multiple\ndevices and masters onasingle bus. Devices ontheI2Cbusonly drive thebuslines lowbyconnecting them to\nground; thedevices never drive thebuslines high. Instead, thebuswires arepulled high bypullup resistors, so\nthebuswires arealways high when nodevice isdriving them low. Asaresult ofthisconfiguration, twodevices\ncannot conflict. Iftwodevices drive thebussimultaneously, there isnodriver contention.\nCommunication ontheI2Cbusalways takes place between twodevices, oneacting asthemaster andtheother\nastheslave. Both themaster and slave canread and write, buttheslave canonly dosounder thedirection of\nthemaster. Some I2Cdevices canactasamaster orslave, buttheADS111x canonly actasaslave device.\nAnI2Cbus consists oftwo lines: SDA and SCL. SDA carries data; SCL provides theclock. Alldata are\ntransmitted across theI2Cbus ingroups ofeight bits. Tosend abitontheI2Cbus, drive theSDA linetothe\nappropriate level while SCL islow(alowonSDA indicates thebitiszero; ahigh indicates thebitisone). After\ntheSDA line settles, theSCL line isbrought high, then low. This pulse onSCL clocks theSDA bitinto the\nreceiver shift register. IftheI2Cbusisheld idleformore than 25ms,thebustimes out.\nThe I2Cbus isbidirectional; that is,theSDA line isused forboth transmitting and receiving data. When the\nmaster reads from aslave, theslave drives thedata line; when themaster sends toaslave, themaster drives\nthedata line. The master always drives theclock line. The ADS111x cannot actasamaster, and therefore can\nnever drive SCL.\nMost ofthetime thebusisidle; nocommunication occurs, and both lines arehigh. When communication takes\nplace, thebusisactive. Only amaster device canstart acommunication and initiate aSTART condition onthe\nbus. Normally, thedata lineisonly allowed tochange state while theclock lineislow. Ifthedata linechanges\nstate while theclock lineishigh, itiseither aSTART condition oraSTOP condition. ASTART condition occurs\nwhen theclock lineishigh, andthedata linegoes from high tolow. ASTOP condition occurs when theclock line\nishigh, andthedata linegoes from lowtohigh.\nAfter themaster issues aSTART condition, themaster sends abyte that indicates with which slave device to\ncommunicate. This byte iscalled theaddress byte.Each device onanI2Cbus has aunique 7-bit address to\nwhich itresponds. The master sends anaddress intheaddress byte, together with abitthat indicates whether\nthemaster wishes toread from orwrite totheslave device.\nEvery byte (address and data) transmitted ontheI2Cbus isacknowledged with anacknowledge bit.When the\nmaster finishes sending abyte (eight data bits) toaslave, themaster stops driving SDA and waits fortheslave\ntoacknowledge thebyte. The slave acknowledges thebyte bypulling SDA low. The master then sends aclock\npulse toclock theacknowledge bit.Similarly, when themaster completes reading abyte, themaster pulls SDA\nlowtoacknowledge this completion totheslave. The master then sends aclock pulse toclock thebit.The\nmaster always drives theclock line.\nIfadevice isnotpresent onthebus, and themaster attempts toaddress it,itreceives anot-acknowledge\nbecause nodevice ispresent atthat address topull theline low. Anot-acknowledge isperformed bysimply\nleaving SDA high during anacknowledge cycle.\nWhen themaster has finished communicating with aslave, itmay issue aSTOP condition. When aSTOP\ncondition isissued, thebusbecomes idleagain. The master may also issue another START condition. When a\nSTART condition isissued while thebusisactive, itiscalled arepeated start condition.\nTheTiming Requirements section shows atiming diagram fortheADS111x I2Ccommunication.\n23ADS1113 ,ADS1114 ,ADS1115\nwww.ti.com SBAS444D –MAY 2009 –REVISED JANUARY 2018\nProduct Folder Links: ADS1113 ADS1114 ADS1115Submit Documentation Feedback Copyright ©2009 –2018, Texas Instruments IncorporatedProgramming (continued)\n9.5.1.1 I2CAddress Selection\nThe ADS111x have one address pin, ADDR, that configures theI2Caddress ofthedevice. This pincan be\nconnected toGND, VDD, SDA, orSCL, allowing forfour different addresses tobeselected with one pin, as\nshown inTable 4.The state ofaddress pinADDR issampled continuously. Use theGND, VDD and SCL\naddresses first. IfSDA isused asthedevice address, hold theSDA linelowforatleast 100nsafter theSCL line\ngoes lowtomake sure thedevice decodes theaddress correctly during I2Ccommunication.\nTable 4.ADDR PinConnection andCorresponding Slave Address\nADDR PINCONNECTION SLAVE ADDRESS\nGND 1001000\nVDD 1001001\nSDA 1001010\nSCL 1001011\n9.5.1.2 I2CGeneral Call\nThe ADS111x respond totheI2Cgeneral calladdress (0000000) iftheeighth bitis0.The devices acknowledge\nthegeneral calladdress andrespond tocommands inthesecond byte. Ifthesecond byte is00000110 (06h), the\nADS111x reset theinternal registers andenter apower-down state.\n9.5.1.3 I2CSpeed Modes\nThe I2Cbus operates atone ofthree speeds. Standard mode allows aclock frequency ofupto100 kHz; fast\nmode permits aclock frequency ofupto400 kHz; and high-speed mode (also called Hsmode) allows aclock\nfrequency ofupto3.4MHz. The ADS111x arefully compatible with allthree modes.\nNospecial action isrequired touse theADS111x instandard orfast mode, buthigh-speed mode must be\nactivated. Toactivate high-speed mode, send aspecial address byte of00001xxx following theSTART condition,\nwhere xxxarebitsunique totheHs-capable master. This byte iscalled theHsmaster code, andisdifferent from\nnormal address bytes; theeighth bitdoes notindicate read/write status. The ADS111x donotacknowledge this\nbyte; theI2Cspecification prohibits acknowledgment oftheHsmaster code. Upon receiving amaster code, the\nADS111x switch onHsmode filters, and communicate atupto3.4MHz. The ADS111x switch outofHsmode\nwith thenext STOP condition.\nFormore information onhigh-speed mode, consult theI2Cspecification.\n9.5.2 Slave Mode Operations\nThe ADS111x actasslave receivers orslave transmitters. The ADS111x cannot drive theSCL line asslave\ndevices.\n9.5.2.1 Receive Mode\nInslave receive mode, thefirstbyte transmitted from themaster totheslave consists ofthe7-bit device address\nfollowed byalowR/Wbit.The next byte transmitted bythemaster istheAddress Pointer register .The ADS111x\nthen acknowledge receipt oftheAddress Pointer register byte. The next twobytes arewritten totheaddress\ngiven bytheregister address pointer bits, P[1:0]. The ADS111x acknowledge each byte sent. Register bytes are\nsent with themost significant byte first, followed bytheleast significant byte.\n9.5.2.2 Transmit Mode\nInslave transmit mode, thefirst byte transmitted bythemaster isthe7-bit slave address followed bythehigh\nR/Wbit.This byte places theslave intotransmit mode and indicates that theADS111x arebeing read from. The\nnext byte transmitted bytheslave isthemost significant byte oftheregister that isindicated bytheregister\naddress pointer bits, P[1:0]. This byte isfollowed byanacknowledgment from themaster. The remaining least\nsignificant byte isthen sent bytheslave and isfollowed byanacknowledgment from themaster. The master\nmay terminate transmission after anybyte bynotacknowledging orissuing aSTART orSTOP condition.\nFrame 1: Slave Address Byte Frame 2: Address Pointer Register1\nStart By\nMasterACK By\nADS1113/4/5ACK By\nADS1113/4/5\nFrame 3: Slave Address Byte Frame 4: Data Byte 1 Read RegisterStart By\nMasterACK By\nADS1113/4/5ACK By\nMaster(2)From\nADS1113/4/51 9 1 9\n1 9 1 9SDASCL\n0 0 1 R/W 0 0 0 0 0 0 P1 P0\n/c188\n/c188/c188\nSDA\n(Continued)SCL\n(Continued)\nSDA\n(Continued)SCL\n(Continued)1 0 0 10 A1(1)A0(1)\n0 A1(1)A0(1)R/W D15 D14 D13 D12 D11 D10 D9 D8\nFrame 5: Data Byte 2 Read RegisterStop By\nMasterACK By\nMaster(3)From\nADS1113/4/51 9\nD7 D6 D5 D4 D3 D2 D1 D0Stop By\nMaster\n24ADS1113 ,ADS1114 ,ADS1115\nSBAS444D –MAY 2009 –REVISED JANUARY 2018 www.ti.com\nProduct Folder Links: ADS1113 ADS1114 ADS1115Submit Documentation Feedback Copyright ©2009 –2018, Texas Instruments Incorporated9.5.3 Writing ToandReading From theRegisters\nToaccess aspecific register from theADS111x, themaster must first write anappropriate value toregister\naddress pointer bitsP[1:0] intheAddress Pointer register .The Address Pointer register iswritten todirectly after\ntheslave address byte, lowR/Wbit,and asuccessful slave acknowledgment. After theAddress Pointer register\niswritten, theslave acknowledges, andthemaster issues aSTOP orarepeated START condition.\nWhen reading from theADS111x, theprevious value written tobitsP[1:0] determines theregister thatisread. To\nchange which register isread, anew value must bewritten toP[1:0]. Towrite anew value toP[1:0], themaster\nissues aslave address byte with theR/Wbitlow, followed bytheAddress Pointer register byte. Noadditional\ndata has tobetransmitted, and aSTOP condition can beissued bythemaster. The master can now issue a\nSTART condition and send theslave address byte with theR/Wbithigh tobegin theread. Figure 37details this\nsequence. Ifrepeated reads from thesame register aredesired, there isnoneed tocontinually send theAddress\nPointer register, because theADS111x store thevalue ofP[1:0] until itismodified byawrite operation. However,\nforevery write operation, theAddress Pointer register must bewritten with theappropriate values.\n(1) The values ofA0andA1aredetermined bytheADDR pin.\n(2) Master canleave SDA high toterminate asingle-byte read operation.\n(3) Master canleave SDA high toterminate atwo-byte read operation.\nFigure 30.Timing Diagram forReading From ADS111x\nFrame 1: SMBus ALERT Response Address Byte Frame 2: Slave AddressStart By\nMasterACK By\nADS1113/4/5From\nADS1113/4/5NACK By\nMasterStop By\nMaster1 9 1 9\nSDASCLALERT\n0 0 0 1 1 0 0 R/ W 1 0 0 1 A1 A0 Status\nFrame 1: Slave Address Byte Frame 2: Address Pointer Register\nFrame 4: Data Byte 21\nStart By\nMasterACK By\nADS1113/4/5ACK By\nADS1113/4/5\nACK By\nADS1113/4/5Stop By\nMaster1 9 1\n1\nD7 D6 D5 D4 D3 D2 D1 D09\nFrame 3: Data Byte 1ACK By\nADS1113/4/51\nD15SDA\n(Continued)SCL\n(Continued)\nD14 D13 D12 D11 D10 D9 D899\nSDASCL\n0 0 1 0 A1(1)A0(1)R/W 0 0 0 0 0 0 P1 P0 /c188/c188\n25ADS1113 ,ADS1114 ,ADS1115\nwww.ti.com SBAS444D –MAY 2009 –REVISED JANUARY 2018\nProduct Folder Links: ADS1113 ADS1114 ADS1115Submit Documentation Feedback Copyright ©2009 –2018, Texas Instruments Incorporated(1) The values ofA0andA1aredetermined bytheADDR pin.\nFigure 31.Timing Diagram forWriting toADS111x\n(1) The values ofA0andA1aredetermined bytheADDR pin.\nFigure 32.Timing Diagram forSMBus Alert Response\n7FFFh\nOutput Code\n-FS 0 +FS\nInput Voltage VIN7FFEh\n0001h\n0000h\n8000hFFFFh\n8001h\n-FS2 - 115\n215+FS2 - 115\n215. . .\n. . .\n. . . . . .\n26ADS1113 ,ADS1114 ,ADS1115\nSBAS444D –MAY 2009 –REVISED JANUARY 2018 www.ti.com\nProduct Folder Links: ADS1113 ADS1114 ADS1115Submit Documentation Feedback Copyright ©2009 –2018, Texas Instruments Incorporated9.5.4 Data Format\nThe ADS111x provide 16bits ofdata inbinary two\'s complement format. Apositive full-scale (+FS) input\nproduces anoutput code of7FFFh and anegative full-scale (–FS)input produces anoutput code of8000h. The\noutput clips atthese codes forsignals that exceed full-scale. Table 5summarizes theideal output codes for\ndifferent input signals. Figure 33shows code transitions versus input voltage.\n(1) Excludes theeffects ofnoise, INL, offset, andgain errors.Table 5.Input Signal Versus Ideal Output Code\nINPUT SIGNAL\nVIN=(VAINP–VAINN) IDEAL OUTPUT CODE(1)(1)\n≥+FS (215–1)/2157FFFh\n+FS/2150001h\n0 0000h\n–FS/215FFFFh\n≤–FS 8000h\nFigure 33.Code Transition Diagram\nNOTE\nSingle-ended signal measurements, where VAINN =0Vand VAINP=0Vto+FS, only use\nthepositive code range from 0000h to7FFFh. However, because ofdevice offset, the\nADS111x canstilloutput negative codes incase VAINPisclose to0V.\n27ADS1113 ,ADS1114 ,ADS1115\nwww.ti.com SBAS444D –MAY 2009 –REVISED JANUARY 2018\nProduct Folder Links: ADS1113 ADS1114 ADS1115Submit Documentation Feedback Copyright ©2009 –2018, Texas Instruments Incorporated9.6 Register Map\nThe ADS111x have four registers that are accessible through theI2Cinterface using theAddress Pointer\nregister .The Conversion register contains theresult ofthelastconversion. The Config register isused tochange\ntheADS111x operating modes and query thestatus ofthedevice. The other two registers, Lo_thresh and\nHi_thresh, setthethreshold values used forthecomparator function, andarenotavailable intheADS1113.\n9.6.1 Address Pointer Register (address =N/A) [reset =N/A]\nAllfour registers areaccessed bywriting totheAddress Pointer register; seeFigure 30.\nFigure 34.Address Pointer Register\n7 6 5 4 3 2 1 0\n0 0 0 0 0 0 P[1:0]\nW-0h W-0h W-0h W-0h W-0h W-0h W-0h\nLEGEND: R/W =Read/Write; R=Read only; W=Write only; -n=value after reset\nTable 6.Address Pointer Register Field Descriptions\nBit Field Type Reset Description\n7:2 Reserved W 0h Always write 0h\n1:0 P[1:0] W 0h Register address pointer\n00:Conversion register\n01:Config register\n10:Lo_thresh register\n11:Hi_thresh register\n9.6.2 Conversion Register (P[1:0] =0h)[reset =0000h]\nThe 16-bit Conversion register contains theresult ofthelast conversion inbinary two\'s complement format.\nFollowing power-up, theConversion register iscleared to0,andremains 0until thefirstconversion iscompleted.\nFigure 35.Conversion Register\n15 14 13 12 11 10 9 8\nD15 D14 D13 D12 D11 D10 D9 D8\nR-0h R-0h R-0h R-0h R-0h R-0h R-0h R-0h\n7 6 5 4 3 2 1 0\nD7 D6 D5 D4 D3 D2 D1 D0\nR-0h R-0h R-0h R-0h R-0h R-0h R-0h R-0h\nLEGEND: R/W =Read/Write; R=Read only; -n=value after reset\nTable 7.Conversion Register Field Descriptions\nBit Field Type Reset Description\n15:0 D[15:0] R 0000h 16-bit conversion result\n28ADS1113 ,ADS1114 ,ADS1115\nSBAS444D –MAY 2009 –REVISED JANUARY 2018 www.ti.com\nProduct Folder Links: ADS1113 ADS1114 ADS1115Submit Documentation Feedback Copyright ©2009 –2018, Texas Instruments Incorporated9.6.3 Config Register (P[1:0] =1h)[reset =8583h]\nThe 16-bit Config register isused tocontrol theoperating mode, input selection, data rate, full-scale range, and\ncomparator modes.\nFigure 36.Config Register\n15 14 13 12 11 10 9 8\nOS MUX[2:0] PGA[2:0] MODE\nR/W-1h R/W-0h R/W-2h R/W-1h\n7 6 5 4 3 2 1 0\nDR[2:0] COMP_MODE COMP_POL COMP_LAT COMP_QUE[1:0]\nR/W-4h R/W-0h R/W-0h R/W-0h R/W-3h\nLEGEND: R/W =Read/Write; R=Read only; -n=value after reset\n(1) This parameter expresses thefull-scale range oftheADC scaling. Donotapply more than VDD +0.3Vtotheanalog inputs ofthe\ndevice.Table 8.Config Register Field Descriptions\nBit Field Type Reset Description\n15 OS R/W 1hOperational status orsingle-shot conversion start\nThis bitdetermines theoperational status ofthedevice. OScanonly bewritten\nwhen inpower-down state andhasnoeffect when aconversion isongoing.\nWhen writing:\n0:Noeffect\n1:Start asingle conversion (when inpower-down state)\nWhen reading:\n0:Device iscurrently performing aconversion\n1:Device isnotcurrently performing aconversion\n14:12 MUX[2:0] R/W 0hInput multiplexer configuration (ADS1115 only)\nThese bitsconfigure theinput multiplexer. These bitsserve nofunction onthe\nADS1113 andADS1114.\n000:AIN P=AIN0 andAIN N=AIN1 (default)\n001:AIN P=AIN0 andAIN N=AIN3\n010:AIN P=AIN1 andAIN N=AIN3\n011:AIN P=AIN2 andAIN N=AIN3\n100:AIN P=AIN0 andAIN N=GND\n101:AIN P=AIN1 andAIN N=GND\n110:AIN P=AIN2 andAIN N=GND\n111:AIN P=AIN3 andAIN N=GND\n11:9 PGA[2:0] R/W 2hProgrammable gain amplifier configuration\nThese bitssettheFSR oftheprogrammable gain amplifier. These bitsserve no\nfunction ontheADS1113.\n000:FSR =±6.144 V(1)\n001:FSR =±4.096 V(1)\n010:FSR =±2.048 V(default)\n011:FSR =±1.024 V\n100:FSR =±0.512 V\n101:FSR =±0.256 V\n110:FSR =±0.256 V\n111:FSR =±0.256 V\n8 MODE R/W 1hDevice operating mode\nThis bitcontrols theoperating mode.\n0:Continuous-conversion mode\n1:Single-shot mode orpower-down state (default)\n7:5 DR[2:0] R/W 4hData rate\nThese bitscontrol thedata rate setting.\n000:8SPS\n001:16SPS\n010:32SPS\n011:64SPS\n100:128SPS (default)\n101:250SPS\n110:475SPS\n111:860SPS\n29ADS1113 ,ADS1114 ,ADS1115\nwww.ti.com SBAS444D –MAY 2009 –REVISED JANUARY 2018\nProduct Folder Links: ADS1113 ADS1114 ADS1115Submit Documentation Feedback Copyright ©2009 –2018, Texas Instruments IncorporatedTable 8.Config Register Field Descriptions (continued)\nBit Field Type Reset Description\n4 COMP_MODE R/W 0hComparator mode (ADS1114 andADS1115 only)\nThis bitconfigures thecomparator operating mode. This bitserves nofunction on\ntheADS1113.\n0:Traditional comparator (default)\n1:Window comparator\n3 COMP_POL R/W 0hComparator polarity (ADS1114 andADS1115 only)\nThis bitcontrols thepolarity oftheALERT/RDY pin.This bitserves nofunction on\ntheADS1113.\n0:Active low(default)\n1:Active high\n2 COMP_LAT R/W 0hLatching comparator (ADS1114 andADS1115 only)\nThis bitcontrols whether theALERT/RDY pinlatches after being asserted or\nclears after conversions arewithin themargin oftheupper andlower threshold\nvalues. This bitserves nofunction ontheADS1113.\n0:Nonlatching comparator .The ALERT/RDY pindoes notlatch when asserted\n(default).\n1:Latching comparator. The asserted ALERT/RDY pinremains latched until\nconversion data areread bythemaster oranappropriate SMBus alert response\nissent bythemaster. The device responds with itsaddress, anditisthelowest\naddress currently asserting theALERT/RDY busline.\n1:0 COMP_QUE[1:0] R/W 3hComparator queue anddisable (ADS1114 andADS1115 only)\nThese bitsperform twofunctions. When setto11,thecomparator isdisabled and\ntheALERT/RDY pinissettoahigh-impedance state. When settoanyother\nvalue, theALERT/RDY pinandthecomparator function areenabled, andtheset\nvalue determines thenumber ofsuccessive conversions exceeding theupper or\nlower threshold required before asserting theALERT/RDY pin.These bitsserve\nnofunction ontheADS1113.\n00:Assert after oneconversion\n01:Assert after twoconversions\n10:Assert after four conversions\n11:Disable comparator andsetALERT/RDY pintohigh-impedance (default)\n30ADS1113 ,ADS1114 ,ADS1115\nSBAS444D –MAY 2009 –REVISED JANUARY 2018 www.ti.com\nProduct Folder Links: ADS1113 ADS1114 ADS1115Submit Documentation Feedback Copyright ©2009 –2018, Texas Instruments Incorporated9.6.4 Lo_thresh (P[1:0] =2h)[reset =8000h] andHi_thresh (P[1:0] =3h)[reset =7FFFh] Registers\nThe upper and lower threshold values used bythecomparator are stored intwo 16-bit registers intwo\'s\ncomplement format. The comparator isimplemented asadigital comparator; therefore, thevalues inthese\nregisters must beupdated whenever thePGA settings arechanged.\nThe conversion-ready function oftheALERT/RDY pinisenabled bysetting theHi_thresh register MSB to1and\ntheLo_thresh register MSB to0.Tousethecomparator function oftheALERT/RDY pin,theHi_thresh register\nvalue must always begreater than theLo_thresh register value. The threshold register formats areshown in\nFigure 37.When settoRDY mode, theALERT/RDY pinoutputs theOSbitwhen insingle-shot mode, and\nprovides acontinuous-conversion ready pulse when incontinuous-conversion mode.\nFigure 37.Lo_thresh Register\n15 14 13 12 11 10 9 8\nLo_thresh15 Lo_thresh14 Lo_thresh13 Lo_thresh12 Lo_thresh11 Lo_thresh10 Lo_thresh9 Lo_thresh8\nR/W-1h R/W-0h R/W-0h R/W-0h R/W-0h R/W-0h R/W-0h R/W-0h\n7 6 5 4 3 2 1 0\nLo_thresh7 Lo_thresh6 Lo_thresh5 Lo_thresh4 Lo_thresh3 Lo_thresh2 Lo_thresh1 Lo_thresh0\nR/W-0h R/W-0h R/W-0h R/W-0h R/W-0h R/W-0h R/W-0h R/W-0h\nLEGEND: R/W =Read/Write; R=Read only; -n=value after reset\nFigure 38.Hi_thresh Register\n15 14 13 12 11 10 9 8\nHi_thresh15 Hi_thresh14 Hi_thresh13 Hi_thresh12 Hi_thresh11 Hi_thresh10 Hi_thresh9 Hi_thresh8\nR/W-0h R/W-1h R/W-1h R/W-1h R/W-1h R/W-1h R/W-1h R/W-1h\n7 6 5 4 3 2 1 0\nHi_thresh7 Hi_thresh6 Hi_thresh5 Hi_thresh4 Hi_thresh3 Hi_thresh2 Hi_thresh1 Hi_thresh0\nR/W-1h R/W-1h R/W-1h R/W-1h R/W-1h R/W-1h R/W-1h R/W-1h\nLEGEND: R/W =Read/Write; R=Read only; -n=value after reset\nTable 9.Lo_thresh andHi_thresh Register Field Descriptions\nBit Field Type Reset Description\n15:0 Lo_thresh[15:0] R/W 8000h Low threshold value\n15:0 Hi_thresh[15:0] R/W 7FFFh High threshold value\nVDD\nSDASCL\nGPIOMicrocontroller or\nMicroprocessor\nwith I2C Port\nInputs Selected\nfrom Configuration\nRegister\nCopyright © 2016, Texas Instruments IncorporatedVDD1-k\r\x03to 10-k\r\x03(typ)\nPullup ResistorsADDR\nALERT/RDY\nGND\nAIN0\nAIN1SCL\nSDA\nVDD\nAIN3\nAIN2ADS1115\n1\n2\n3\n4\n510\n9\n8\n7\n60.1 \x85F (typ)\n31ADS1113 ,ADS1114 ,ADS1115\nwww.ti.com SBAS444D –MAY 2009 –REVISED JANUARY 2018\nProduct Folder Links: ADS1113 ADS1114 ADS1115Submit Documentation Feedback Copyright ©2009 –2018, Texas Instruments Incorporated10Application andImplementation\nNOTE\nInformation inthe following applications sections isnot part ofthe TIcomponent\nspecification, and TIdoes notwarrant itsaccuracy orcompleteness. TI’scustomers are\nresponsible fordetermining suitability ofcomponents fortheir purposes. Customers should\nvalidate andtesttheir design implementation toconfirm system functionality.\n10.1 Application Information\nThe following sections give example circuits andsuggestions forusing theADS111x invarious situations.\n10.1.1 Basic Connections\nThe principle I2Cconnections fortheADS1115 areshown inFigure 39.\nFigure 39.Typical Connections oftheADS1115\nThe fully-differential voltage input oftheADS111x isideal forconnection todifferential sources with moderately\nlow source impedance, such asthermocouples and thermistors. Although the ADS111x can read bipolar\ndifferential signals, these devices cannot accept negative voltages oneither input.\nThe ADS111x draw transient currents during conversion. A0.1-μFpower-supply bypass capacitor supplies the\nmomentary bursts ofextra current required from thesupply.\nThe ADS111x interface directly tostandard mode, fast mode, and high-speed mode I2Ccontrollers. Any\nmicrocontroller I2Cperipheral, including master-only and single-master I2Cperipherals, operates with the\nADS111x. The ADS111x does notperform clock-stretching (that is,thedevice never pulls theclock linelow), so\nitisnotnecessary toprovide forthisfunction unless other clock-stretching devices areonthesame I2Cbus.\nPullup resistors arerequired onboth theSDA andSCL lines because I2Cbusdrivers areopen drain. The size of\nthese resistors depends onthebus operating speed and capacitance ofthebus lines. Higher-value resistors\nconsume less power, butincrease thetransition times onthebus, thus limiting thebus speed. Lower-value\nresistors allow higher speed, butattheexpense ofhigher power consumption. Long bus lines have higher\ncapacitance and require smaller pullup resistors tocompensate. Donotuseresistors that aretoosmall because\nthebusdrivers may notbeable topullthebuslines low.\n0.1 \x1dF (typ)VDD\nADDR\nALERT/RDY\nGND\nAIN0\nAIN1SCL\nSDA\nVDD\nAIN3\nAIN2ADS1115\nInputs Selected\nfrom Configuration\nRegisterOutput Codes \n0-32767\n1\n2\n3\n410\n59\n8\n7\n6\nCopyright © 2016, Texas Instruments Incorporated\n32ADS1113 ,ADS1114 ,ADS1115\nSBAS444D –MAY 2009 –REVISED JANUARY 2018 www.ti.com\nProduct Folder Links: ADS1113 ADS1114 ADS1115Submit Documentation Feedback Copyright ©2009 –2018, Texas Instruments IncorporatedApplication Information (continued)\n10.1.2 Single-Ended Inputs\nThe ADS1113 and ADS1114 can measure one, and theADS1115 uptofour, single-ended signals. The\nADS1113 and ADS1114 can measure single-ended signals byconnecting AIN1 toGND externally. The\nADS1115 measures single-ended signals byappropriate configuration oftheMUX[2:0] bitsintheConfig register .\nFigure 40shows asingle-ended connection scheme forADS1115. The single-ended signal ranges from 0Vup\ntopositive supply or+FS, whichever islower. Negative voltages cannot beapplied tothese devices because the\nADS111x canonly accept positive voltages with respect toground. The ADS111x donotlose linearity within the\ninput range.\nThe ADS111x offer adifferential input voltage range of±FSR. Single-ended configurations useonly one-half of\nthefull-scale input voltage range. Differential configurations maximize thedynamic range oftheADC, and\nprovide better common-mode noise rejection than single-ended configurations.\nNOTE: Digital pinconnections omitted forclarity.\nFigure 40.Measuring Single-Ended Inputs\nThe ADS1115 also allows AIN3 toserve asacommon point formeasurements byappropriate setting ofthe\nMUX[2:0] bits. AIN0, AIN1, and AIN2 can allbemeasured with respect toAIN3. Inthis configuration, the\nADS1115 operates with inputs, where AIN3 serves asthecommon point. This ability improves theusable range\nover the single-ended configuration because negative differential voltages are allowed when\nGND <V(AIN3) <VDD; however, common-mode noise attenuation isnotoffered.\n10.1.3 Input Protection\nThe ADS111x arefabricated inasmall-geometry, low-voltage process. The analog inputs feature protection\ndiodes tothesupply rails. However, thecurrent-handling ability ofthese diodes islimited, and theADS111x can\nbepermanently damaged byanalog input voltages that exceed approximately 300 mV beyond therails for\nextended periods. One way toprotect against overvoltage istoplace current-limiting resistors ontheinput lines.\nThe ADS111x analog inputs canwithstand continuous currents aslarge as10mA.\n10.1.4 Unused Inputs andOutputs\nEither float unused analog inputs, ortietheunused analog inputs tomidsupply orVDD. Connecting unused\nanalog inputs toGND ispossible, butmay yield higher leakage currents than theprevious options.\nEither float NC(not-connected) pins, ortietheNCpins toGND. IftheALERT/RDY output pinisnotused, leave\nthepinunconnected ortiethepintoVDD using aweak pullup resistor.\nMagnitude\nfMOD / 2 fMOD Output\nData RateFrequencyExternal\nAntialiasing Filter\nRoll-OffMagnitude\nfMOD / 2 fMOD Output\nData RateFrequencyDigital FilterMagnitude\nfMOD / 2 fMOD Output\nData RateFrequencySensor\nSignal Unwanted \nSignalsUnwanted \nSignals\nAliasing of \nUnwanted Signals\n33ADS1113 ,ADS1114 ,ADS1115\nwww.ti.com SBAS444D –MAY 2009 –REVISED JANUARY 2018\nProduct Folder Links: ADS1113 ADS1114 ADS1115Submit Documentation Feedback Copyright ©2009 –2018, Texas Instruments IncorporatedApplication Information (continued)\n10.1.5 Analog Input Filtering\nAnalog input filtering serves twopurposes:\n1.Limits theeffect ofaliasing during thesampling process\n2.Reduces external noise from being apart ofthemeasurement\nAliasing occurs when frequency components arepresent intheinput signal thatarehigher than halfthesampling\nfrequency oftheADC (also known astheNyquist frequency ).These frequency components foldback and show\nupintheactual frequency band ofinterest below half thesampling frequency. The filter response ofthedigital\nfilter repeats atmultiples ofthesampling frequency, also known asthemodulator frequency (fMOD),asshown in\nFigure 41.Signals ornoise uptoafrequency where thefilter response repeats areattenuated toacertain\namount bythedigital filter depending onthefilter architecture. Any frequency components present intheinput\nsignal around themodulator frequency, ormultiples thereof, arenotattenuated and alias back into theband of\ninterest, unless attenuated byanexternal analog filter.\nFigure 41.Effect ofAliasing\nMany sensor signals areinherently band-limited; forexample, theoutput ofathermocouple hasalimited rate of\nchange. Inthiscase, thesensor signal does notalias back intothepass-band when using aΔΣADC. However,\nany noise pick-up along thesensor wiring ortheapplication circuitry can potentially alias into thepass-band.\nPower line-cycle frequency and harmonics areone common noise source. External noise canalso begenerated\nfrom electromagnetic interference (EMI) orradio frequency interference (RFI) sources, such asnearby motors\nand cellular phones. Another noise source typically exists ontheprinted-circuit-board (PCB) itself intheform of\nclocks and other digital signals. Analog input filtering helps remove unwanted signals from affecting the\nmeasurement result.\nAfirst-order resistor-capacitor (RC) filter is(inmost cases) sufficient toeither totally eliminate aliasing, orto\nreduce theeffect ofaliasing toalevel within thenoise floor ofthesensor. Ideally, anysignal beyond fMOD/2is\nattenuated toalevel below thenoise floor oftheADC. The digital filter oftheADS111x attenuate signals toa\ncertain degree, asshown inFigure 21.Inaddition, noise components areusually smaller inmagnitude than the\nactual sensor signal. Therefore, use afirst-order RCfilter with acutoff frequency setattheoutput data rate or\n10xhigher asagenerally good starting point forasystem design.\nVDD\nSDASCLMicrocontroller or\nMicroprocessor\nWith I2C Port1-k\r\x03to 10-k\r\x03(typ)\nI2C Pullup ResistorsVDD\nGND\nCopyright © 2016, Texas Instruments IncorporatedADDR\nALERT/RDY\nGND\nAIN0\nAIN1SCL\nSDA\nVDD\nAIN3\nAIN2ADS1115\n1\n2\n3\n4\n510\n9\n8\n7\n6\nADDR\nALERT/RDY\nGND\nAIN0\nAIN1SCL\nSDA\nVDD\nAIN3\nAIN2ADS1115\n1\n2\n3\n4\n510\n9\n8\n7\n6\nADDR\nALERT/RDY\nGND\nAIN0\nAIN1SCL\nSDA\nVDD\nAIN3\nAIN2ADS1115\n1\n2\n3\n4\n510\n9\n8\n7\n6\nADDR\nALERT/RDY\nGND\nAIN0\nAIN1SCL\nSDA\nVDD\nAIN3\nAIN2ADS1115\n1\n2\n3\n4\n510\n9\n8\n7\n6\n34ADS1113 ,ADS1114 ,ADS1115\nSBAS444D –MAY 2009 –REVISED JANUARY 2018 www.ti.com\nProduct Folder Links: ADS1113 ADS1114 ADS1115Submit Documentation Feedback Copyright ©2009 –2018, Texas Instruments IncorporatedApplication Information (continued)\n10.1.6 Connecting Multiple Devices\nItispossible toconnect uptofour ADS111x devices toasingle I2Cbususing different address pinconfigurations\nforeach device. Use theaddress pintosettheADS111x toone offour different I2Caddresses. Use theGND,\nVDD and SCL addresses first. IfSDA isused asthedevice address, hold theSDA linelowforatleast 100 ns\nafter theSCL linegoes lowtomake sure thedevice decodes theaddress correctly during I2Ccommunication. An\nexample showing four ADS111x devices onthesame I2Cbusisshown inFigure 42.One setofpullup resistors\nisrequired perbus. The pullup resistor values may need tobelowered tocompensate fortheadditional bus\ncapacitance presented bymultiple devices andincreased linelength.\nNOTE: ADS111x power andinput connections omitted forclarity. The ADDR pinselects theI2Caddress.\nFigure 42.Connecting Multiple ADS111x Devices\nVDD\nGND\nSCL\nSDAADDR\nALERT \n(ADS1114/5 Only)AIN0\nAIN1\nAIN2 (ADS1115 Only)\nAIN3 (ADS1115 Only)SCL (P1.6)\nSDA (P1.7)I2C-Capable Master\n(MSP430F2002)ADS111x3.3 V\nVDD\nGND\nJTAG Serial/UART3.3 V\nCopyright © 2016, Texas Instruments Incorporated10 k\r0.1 µF\n10 k\r3.3 V\n0.1 µF\n35ADS1113 ,ADS1114 ,ADS1115\nwww.ti.com SBAS444D –MAY 2009 –REVISED JANUARY 2018\nProduct Folder Links: ADS1113 ADS1114 ADS1115Submit Documentation Feedback Copyright ©2009 –2018, Texas Instruments IncorporatedApplication Information (continued)\n10.1.7 Quickstart Guide\nThis section provides abrief example ofADS111x communications. See subsequent sections ofthisdata sheet\nformore detailed explanations. Hardware forthisdesign includes: one ADS111x configured with anI2Caddress\nof1001000; amicrocontroller with anI2Cinterface; discrete components such asresistors, capacitors, andserial\nconnectors; anda2Vto5Vpower supply. Figure 43shows thebasic hardware configuration.\nThe ADS111x communicate with themaster (microcontroller) through anI2Cinterface. The master provides a\nclock signal ontheSCL pinand data aretransferred using theSDA pin.The ADS111x never drive theSCL pin.\nForinformation onprogramming and debugging themicrocontroller being used, seethedevice-specific product\ndata sheet.\nThe firstbyte sent bythemaster istheADS111x address, followed bytheR/Wbitthat instructs theADS111x to\nlisten forasubsequent byte. The second byte istheAddress Pointer register byte. The third and fourth bytes\nsent from themaster arewritten totheregister indicated inregister address pointer bitsP[1:0]. See Figure 30\nandFigure 31forread andwrite operation timing diagrams, respectively. Allread andwrite transactions with the\nADS111x must bepreceded byaSTART condition, andfollowed byaSTOP condition.\nForexample, towrite totheconfiguration register tosettheADS111x tocontinuous-conversion mode and then\nread theconversion result, send thefollowing bytes inthisorder:\n1.Write toConfig register:\n–First byte: 0b10010000 (first 7-bit I2Caddress followed byalowR/Wbit)\n–Second byte: 0b00000001 (points toConfig register)\n–Third byte: 0b10000100 (MSB oftheConfig register tobewritten)\n–Fourth byte: 0b10000011 (LSB oftheConfig register tobewritten)\n2.Write toAddress Pointer register:\n–First byte: 0b10010000 (first 7-bit I2Caddress followed byalowR/Wbit)\n–Second byte: 0b00000000 (points toConversion register)\n3.Read Conversion register:\n–First byte: 0b10010001 (first 7-bit I2Caddress followed byahigh R/Wbit)\n–Second byte: theADS111x response with theMSB oftheConversion register\n–Third byte: theADS111x response with theLSB oftheConversion register\nFigure 43.Basic Hardware Configuration\nVSHUNTLOADHigh-Voltage Bus\nRSHUNTILOAD\nR3\nR2 R1R5VDD\nAINPAINN\nADS1115I2C\nOPA333VDD\n+\n±VCM\nVOUTR6\nCCM1CDIFF\nVINX4-Wire Kelvin \nConnectionCCM2\nR4\n36ADS1113 ,ADS1114 ,ADS1115\nSBAS444D –MAY 2009 –REVISED JANUARY 2018 www.ti.com\nProduct Folder Links: ADS1113 ADS1114 ADS1115Submit Documentation Feedback Copyright ©2009 –2018, Texas Instruments Incorporated10.2 Typical Application\nShunt-based, current-measurement solutions arewidely used tomonitor load currents. Low-side, current-shunt\nmeasurements areindependent ofthebus voltage because theshunt common-mode voltage isnear ground.\nFigure 44shows anexample circuit forabidirectional, low-side, current-shunt measurement system. The load\ncurrent isdetermined bymeasuring thevoltage across theshunt resistor that isamplified and level-shifted bya\nlow-drift operational amplifier, OPA333 .The OPA333 output voltage isdigitized with ADS1115 and sent tothe\nmicrocontroller using theI2Cinterface. This circuit iscapable ofmeasuring bidirectional currents flowing through\ntheshunt resistor with great accuracy andprecision.\nFigure 44.Low-Side Current Shunt Monitoring\n10.2.1 Design Requirements\nTable 10shows thedesign parameters forthisapplication.\n(1) Does notaccount forinaccuracy ofshunt resistor andtheprecision resistors used intheapplication.Table 10.Design Parameters\nDESIGN PARAMETER VALUE\nSupply voltage (VDD) 5V\nVoltage across Shunt Resistor (VSHUNT ) ±50mV\nOutput Data Rate (DR) ≥200readings persecond\nTypical measurement accuracy atTA=25°C(1)±0.2%\n10.2.2 Detailed Design Procedure\nThe firststage oftheapplication circuit consists ofanOPA333 inanoninverting summing amplifier configuration\nandserves twopurposes:\n1.Tolevel-shift theground-referenced signal toallow bidirectional current measurements while running offa\nunipolar supply. The voltage across theshunt resistor, VSHUNT ,islevel-shifted byacommon-mode voltage,\nVCM,asshown inFigure 44.The level-shifted voltage, VINX,atthenoninverting input isgiven byEquation 5.\nVINX=(VCM·R3+VSHUNT ·R4)/(R3+R4) (5)\n2.Toamplify thelevel-shifted voltage (VINX).The OPA333 isconfigured inanoninverting gain configuration\nwith theoutput voltage, VOUT,given byEquation 6.\nVOUT=VINX·(1+R2/R1) (6)\nUsing Equation 5andEquation 6,VOUTisgiven asafunction ofVSHUNT andVCMbyEquation 7.\nVOUT=(VCM·R3+VSHUNT ·R4)/(R3+R4)·(1+R2/R1) (7)\nUsing Equation 7theADC differential input voltage, before thefirst-order RCfilter, isgiven byEquation 8.\nVOUT–VCM=VSHUNT ·(1+R2/R1)/(1+R4/R3)+VCM·(R2/R1–R3/R4)/(1+R3/R4) (8)\nIfR1=R3andR2=R4,Equation 8issimplified toEquation 9.\nVOUT–VCM=VSHUNT ·(1+R2/R1)/(1+R4/R3) (9)\n37ADS1113 ,ADS1114 ,ADS1115\nwww.ti.com SBAS444D –MAY 2009 –REVISED JANUARY 2018\nProduct Folder Links: ADS1113 ADS1114 ADS1115Submit Documentation Feedback Copyright ©2009 –2018, Texas Instruments Incorporated10.2.2.1 Shunt Resistor Considerations\nAshunt resistor (RSHUNT )isanaccurate resistance inserted inseries with theload asshown inFigure 44.Ifthe\nabsolute voltage drop across theshunt, |VSHUNT |,isalarger percentage ofthebusvoltage, thevoltage drop may\nreduce theoverall efficiency and system performance. If|VSHUNT |istoolow, measuring thesmall voltage drop\nrequires careful design attention and proper selection oftheADC, operation amplifier, and precision resistors.\nMake sure thattheabsolute voltage attheshunt terminals does notresult inviolation oftheinput common-mode\nvoltage range requirements oftheoperational amplifier. The power dissipation ontheshunt resistor increases\nthetemperature because ofthecurrent flowing through it.Tominimize themeasurement errors due tovariation\nintemperature, select alow-drift shunt resistor. Tominimize themeasurement gain error, select ashunt resistor\nwith lowtolerance value. Toremove theerrors due tostray ground resistance, useafour-wire Kelvin-connected\nshunt resistor, asshown inFigure 44.\n10.2.2.2 Operational Amplifier Considerations\nThe operational amplifier used forthisdesign example requires thefollowing features:\n•Unipolar supply operation (5V)\n•Low input offset voltage (<10µV)andinput offset voltage drift(<0.5µV/°C)\n•Rail-to-rail input andoutput capability\n•Low thermal andflicker noise\n•High common-mode rejection (>100dB)\nOPA333 offers allthese benefits andisselected forthisapplication.\n10.2.2.3 ADC Input Common-Mode Considerations\nVCMsets theVOUTcommon-mode voltage byappropriate selection ofprecision resistors R1,R2,R3,andR4.\nIfR1=R3,R2=R4,andVSHUNT =0V,VOUTisgiven byEquation 10.\nVOUT=VCM (10)\nIfVOUTisconnected totheADC positive input (AINP) and VCMisconnected totheADC negative input (AINN),\nVCMappears asacommon-mode voltage tothe ADC. This configuration allows pseudo-differential\nmeasurements anduses themaximum dynamic range oftheADC ifVCMissetatmidsupply (VDD /2).Aresistor\ndivider from VDD toGND followed byabuffer amplifier canbeused togenerate VCM.\n10.2.2.4 Resistor (R1,R2,R3,R4)Considerations\nProper selection ofresistors R1,R2,R3andR4iscritical formeeting theoverall accuracy requirements.\nUsing Equation 8,theoffset term, VOUT-OS ,andthegain term, AOUT,ofthedifferential ADC input arerepresented\nbyEquation 11andEquation 12respectively. The error contributions from thefirst-order RCfilters areignored.\nVOUT-OS =VCM·(R2/R1-R3/R4)/(1+R3/R4) (11)\nAOUT=(1+R2/R1)/(1+R4/R3) (12)\nThe tolerance, drift and linearity performance ofthese resistors iscritical tomeeting theoverall accuracy\nrequirements. InEquation 11,ifR1=R3and R2=R4,VOUT-OS =0Vand therefore, thecommon-mode voltage,\nVCM,only contributes tolevel-shift VSHUNT and does notintroduce anyerror atthedifferential ADC inputs. High-\nprecision resistors provide better common-mode rejection from VCM.\n10.2.2.5 Noise and Input Impedance Considerations\nIfvn_res represents theinput-referred rms noise from alltheresistors, vn_op represents theinput-referred rms\nnoise ofOPA333, and vn_ADC represents theinput-referred rms noise ofADS1115, thetotal input-referred noise\noftheentire system, vN,canbeapproximated byEquation 13.\nvN2=vn_res2+vn_op2+vn_ADC /(1+R2/R1)2(13)\nItisimportant tonote thattheADC noise contribution, vn_ADC ,isattenuated bythenon-inverting gain stage.\n38ADS1113 ,ADS1114 ,ADS1115\nSBAS444D –MAY 2009 –REVISED JANUARY 2018 www.ti.com\nProduct Folder Links: ADS1113 ADS1114 ADS1115Submit Documentation Feedback Copyright ©2009 –2018, Texas Instruments IncorporatedIfthegain ofthenoninverting gain stage ishigh (≥5),agood approximation forvn_res2isgiven byEquation 14.\nThe noise contribution from resistors R2,R4,R5,andR6when referred totheinput issmaller incomparison toR1\nandR3andcanbeneglected forapproximation purposes.\nvn_res2=4·k·T·(R1+R3)·Δf\nwhere\n•where k=Boltzmann constant\n•T=temperature (inkelvins)\n•Δf=noise bandwidth (14)\nAnapproximation fortheinput impedance, RIN,oftheapplication circuit isgiven byEquation 15.RINcan be\nmodeled asaresistor inparallel with theshunt resistor, andcancontribute toadditional gain error.\nRIN=R3+R4 (15)\nFrom Equation 14and Equation 15,atrade-off exists between vNand RIN.IfR3increases, vn_res increases, and\ntherefore, thetotal input-referred rms system noise, vN,increases. IfR3decreases, theinput impedance, RIN,\ndrops, andcauses additional gain error.\n10.2.2.6 First-order RCFilter Considerations\nAlthough thedevice digital filter attenuates high-frequency noise, useafirstorder low-pass RCfilter attheADC\ninputs tofurther reject out-of-bandwidth noise and avoid aliasing. Adifferential low-pass RCfilter formed byR5,\nR6,and thedifferential capacitor CDIFFsets the–3-dB cutoff frequency, fC,given byEquation 16.These filter\nresistors produce avoltage drop because oftheinput currents flowing intoandoutoftheADC. This voltage drop\ncould contribute toanadditional gain error. Limit thefilter resistor values tobelow 1kΩ.\nfC=1/[2π·(R5+R6)·CDIFF] (16)\nTwo common-mode filter capacitors (CCM1and CCM2)arealso added tooffer attenuation ofhigh-frequency,\ncommon-mode noise components. Select adifferential capacitor, CDIFF,that isatleast anorder ofmagnitude\n(10x) larger than these common-mode capacitors because mismatches inthese common-mode capacitors can\nconvert common-mode noise intodifferential noise.\n10.2.2.7 Circuit Implementation\nTable 11shows thechosen values forthisdesign.\n(1) 1%precision resistors usedTable 11.Parameters\nPARAMETER VALUE\nVCM 2.5V\nFSR ofADC ±0.256 V\nOutput Data Rate 250SPS\nR1,R3 1kΩ(1)\nR2,R4 5kΩ(1)\nR5,R6 100Ω(1)\nCDIFF 0.22 µF\nCCM1,CCM2 0.022 µF\nUsing Equation 7,ifVSHUNT ranges from –50mVto+50 mV, theapplication circuit produces adifferential voltage\nranging from –0.250 Vto+0.250 Vacross theADC inputs .The ADC istherefore configured ataFSR of±0.256\nVtomaximize thedynamic range oftheADC.\nThe –3dBcutoff frequencies ofthedifferential low-pass filter and thecommon-mode low-pass filters aresetat\n3.6kHz and0.36 kHz, respectively.\nRSHUNT typically ranges from 0.01 mΩto100 mΩ.Therefore, ifR1=R3=1kΩ,agood trade-off exists between\nthecircuit input impedance and input referred resistor noise asexplained intheNoise and Input Impedance\nConsiderations section.\nAsimple resistor divider followed byabuffer amplifier isused togenerate VCMof2.5Vfrom a5-Vsupply.\nShunt Voltage (mV)Measurement Error ( \x08)\n-50-40-30-20-10010203040 50-2-1.75-1.5-1.25-1-0.75-0.5-0.2500.250.50.7511.251.51.752\nD005Including all errors\nExcluding resistor errors\nExcluding resistor errors, after offset calibration\nShunt Voltage (mV)Measured Output (mV)\n-60-50-40-30-20-1001020304050 60-250-200-150-100-50050100150200250\nD004\n39ADS1113 ,ADS1114 ,ADS1115\nwww.ti.com SBAS444D –MAY 2009 –REVISED JANUARY 2018\nProduct Folder Links: ADS1113 ADS1114 ADS1115Submit Documentation Feedback Copyright ©2009 –2018, Texas Instruments Incorporated10.2.2.8 Results Summary\nAprecision voltage source isused tosweep VSHUNT from –50mVto+50 mV. The application circuit produces a\ndifferential voltage of–250 mV to+250 mV across theADC inputs. Figure 45and Figure 46show the\nmeasurement results. The measurements aretaken atTA=25°C.Although 1%tolerance resistors areused, the\nexact value ofthese resistors aremeasured with aFluke 4.5digit multimeter toexclude theerrors due to\ninaccuracy ofthese resistors. InFigure 45,thex-axis represents VSHUNT and theblack line represents the\nmeasured digital output voltage inmV. InFigure 46,thex-axis represents VSHUNT ,theblack linerepresents the\ntotal measurement error in%,theblue line represents thetotal measurement error in%after excluding the\nerrors from precision resistors andthegreen linerepresents thetotal measurement error in%after excluding the\nerrors from precision resistors and performing asystem offset calibration with VSHUNT =0V.Table 12shows a\nresults summary.\n(1) TA=25°C,notaccounting forinaccuracy ofshunt resistor.Table 12.Results Summary(1)\nPARAMETER VALUE\nTotal error, including errors from 1%precision resistors 1.89%\nTotal error, excluding errors from 1%precision resistors 0.17%\nTotal error, after offset calibration, excluding errors from 1%precision resistors 0.11%\n10.2.3 Application Curves\nFigure 45.Measured Output vsShunt Voltage (VSHUNT ) Figure 46.Measurement Error vsShunt Voltage (VSHUNT )\n0.1 µFVDD\nADDR\nGND\nAIN0\nAIN1DIN\nSDA\nVDD\nAIN3\nAIN2TI Device\nALERT/RDY1\n2\n3\n49\n8\n7\n610\n5\n40ADS1113 ,ADS1114 ,ADS1115\nSBAS444D –MAY 2009 –REVISED JANUARY 2018 www.ti.com\nProduct Folder Links: ADS1113 ADS1114 ADS1115Submit Documentation Feedback Copyright ©2009 –2018, Texas Instruments Incorporated11Power Supply Recommendations\nThe device requires asingle unipolar supply, VDD, topower both theanalog anddigital circuitry ofthedevice.\n11.1 Power-Supply Sequencing\nWait approximately 50µsafter VDD isstabilized before communicating with thedevice toallow thepower-up\nreset process tocomplete.\n11.2 Power-Supply Decoupling\nGood power-supply decoupling isimportant toachieve optimum performance. VDD must bedecoupled with at\nleast a0.1-µFcapacitor, asshown inFigure 47.The 0.1-μFbypass capacitor supplies themomentary bursts of\nextra current required from thesupply when thedevice isconverting. Place thebypass capacitor asclose tothe\npower-supply pinofthedevice aspossible using low-impedance connections. Use multilayer ceramic chip\ncapacitors (MLCCs) that offer lowequivalent series resistance (ESR) and inductance (ESL) characteristics for\npower-supply decoupling purposes. Forvery sensitive systems, orforsystems inharsh noise environments,\navoid theuse ofvias forconnecting thecapacitors tothedevice pins forbetter noise immunity. The use of\nmultiple vias inparallel lowers theoverall inductance, andisbeneficial forconnections toground planes.\nFigure 47.ADS1115 Power-Supply Decoupling\nDevice MicrocontrollerSignal\nConditioning\n(RC Filters\nand\nAmplifiers)Supply\nGeneration\nConnector\nor AntennaGround Fill or\nGround Plane\nOptional: SplitGround CutGround Fill or\nGround Plane\nOptional: SplitGround CutInterface\nTransceiver\nGround Fill or\nGround PlaneGround Fill or\nGround Plane\n41ADS1113 ,ADS1114 ,ADS1115\nwww.ti.com SBAS444D –MAY 2009 –REVISED JANUARY 2018\nProduct Folder Links: ADS1113 ADS1114 ADS1115Submit Documentation Feedback Copyright ©2009 –2018, Texas Instruments Incorporated12Layout\n12.1 Layout Guidelines\nEmploy best design practices when laying out aprinted-circuit board (PCB) forboth analog and digital\ncomponents. Foroptimal performance, separate theanalog components [such asADCs, amplifiers, references,\ndigital-to-analog converters (DACs), and analog MUXs] from digital components [such asmicrocontrollers,\ncomplex programmable logic devices (CPLDs), field-programmable gate arrays (FPGAs), radio frequency (RF)\ntransceivers, universal serial bus(USB) transceivers, and switching regulators]. Anexample ofgood component\nplacement isshown inFigure 48.Although Figure 48provides agood example ofcomponent placement, the\nbest placement foreach application isunique tothegeometries, components, and PCB fabrication capabilities\nemployed. That is,there isnosingle layout thatisperfect forevery design andcareful consideration must always\nbeused when designing with anyanalog component.\nFigure 48.System Component Placement\nThe following outlines some basic recommendations forthelayout oftheADS111x togetthebest possible\nperformance oftheADC. Agood design canberuined with abadcircuit layout.\n•Separate analog and digital signals. Tostart, partition theboard into analog and digital sections where the\nlayout permits. Route digital lines away from analog lines. This prevents digital noise from coupling back into\nanalog signals.\n•Fillvoid areas onsignal layers with ground fill.\n•Provide good ground return paths. Signal return currents flow onthepath ofleast impedance. Iftheground\nplane iscutorhasother traces that block thecurrent from flowing right next tothesignal trace, ithastofind\nanother path toreturn tothesource and complete thecircuit. Ifitisforced intoalarger path, itincreases the\nchance thatthesignal radiates. Sensitive signals aremore susceptible toEMI interference.\n•Use bypass capacitors onsupplies toreduce high-frequency noise. Donotplace vias between bypass\ncapacitors and theactive device. Placing thebypass capacitors onthesame layer asclose totheactive\ndevice yields thebest results.\n•Consider theresistance andinductance oftherouting. Often, traces fortheinputs have resistances thatreact\nwith theinput bias current and cause anadded error voltage. Reduce theloop area enclosed bythesource\nsignal and thereturn current inorder toreduce theinductance inthepath. Reduce theinductance toreduce\ntheEMI pickup, andreduce thehigh frequency impedance seen bythedevice.\n•Differential inputs must bematched forboth theinputs going tothemeasurement source.\n•Analog inputs with differential connections must have acapacitor placed differentially across theinputs. Best\ninput combinations fordifferential measurements use adjacent analog input lines such asAIN0, AIN1 and\nAIN2, AIN3. The differential capacitors must beofhigh quality. The best ceramic chip capacitors areC0G\n(NPO), which have stable properties andlow-noise characteristics.\n2\nAIN0VDD\nAIN3\nAIN2\nSCL\nVDD\nTI Device GND\nAIN1SCL\n Vias connect to either bottom layer or\n an internal plane. The bottom layer or\n internal plane are dedicated GND planesADDR\nALERT/RDY\nADDR\nSDA\nSDA\n4 7\n6 510\n89\n31\nALERT/RDY\nAIN2AIN3AIN0\nAIN1\nSCL\nSDA\nAIN0AIN1SCL\nSDA\nVDD\nAIN3\nAIN21\nGNDTI Device\nAIN2VDD\n10\n9\n4\n5678\n Vias connect to either bottom layer or\n an internal plane. The bottom layer or\n internal plane are dedicated GND planesADDRALERT/RDY\n31\n2ALERT/RDYADDRAIN3AIN0\nAIN1\n42ADS1113 ,ADS1114 ,ADS1115\nSBAS444D –MAY 2009 –REVISED JANUARY 2018 www.ti.com\nProduct Folder Links: ADS1113 ADS1114 ADS1115Submit Documentation Feedback Copyright ©2009 –2018, Texas Instruments Incorporated12.2 Layout Example\nFigure 49.ADS1115 X2QFN Package\nFigure 50.ADS1115 VSSOP Package\n43ADS1113 ,ADS1114 ,ADS1115\nwww.ti.com SBAS444D –MAY 2009 –REVISED JANUARY 2018\nProduct Folder Links: ADS1113 ADS1114 ADS1115Submit Documentation Feedback Copyright ©2009 –2018, Texas Instruments Incorporated13Device andDocumentation Support\n13.1 Documentation Support\n13.1.1 Related Documentation\nForrelated documentation seethefollowing:\n•OPAx333 1.8-V, microPower, CMOS Operational Amplifiers, Zero-Drift Series (SBOS351)\n•MSP430F20x1, MSP430F20x2, MSP430F20x3 Mixed Signal Microcontroller (SLAS491)\n•TIDA-00824 Human Skin Temperature Sensing forWearable Applications Reference Design (TIDUAY7)\n13.2 Related Links\nThe following table lists quick access links. Categories include technical documents, support and community\nresources, tools andsoftware, andquick access tosample orbuy.\nTable 13.Related Links\nPARTS PRODUCT FOLDER SAMPLE &BUYTECHNICAL\nDOCUMENTSTOOLS &\nSOFTWARESUPPORT &\nCOMMUNITY\nADS1113 Click here Click here Click here Click here Click here\nADS1114 Click here Click here Click here Click here Click here\nADS1115 Click here Click here Click here Click here Click here\n13.3 Receiving Notification ofDocumentation Updates\nToreceive notification ofdocumentation updates, navigate tothedevice product folder onti.com. Intheupper\nright corner, click onAlert metoregister and receive aweekly digest ofany product information that has\nchanged. Forchange details, review therevision history included inanyrevised document.\n13.4 Community Resources\nThe following links connect toTIcommunity resources. Linked contents areprovided "AS IS"bytherespective\ncontributors. They donotconstitute TIspecifications and donotnecessarily reflect TI\'sviews; seeTI\'sTerms of\nUse.\nTIE2E™Online Community TI\'sEngineer-to-Engineer (E2E) Community. Created tofoster collaboration\namong engineers. Ate2e.ti.com, youcanaskquestions, share knowledge, explore ideas andhelp\nsolve problems with fellow engineers.\nDesign Support TI\'sDesign Support Quickly findhelpful E2E forums along with design support tools and\ncontact information fortechnical support.\n13.5 Trademarks\nE2E isatrademark ofTexas Instruments.\nAllother trademarks aretheproperty oftheir respective owners.\n13.6 Electrostatic Discharge Caution\nThis integrated circuit can bedamaged byESD. Texas Instruments recommends that allintegrated circuits behandled with\nappropriate precautions. Failure toobserve proper handling andinstallation procedures cancause damage.\nESD damage canrange from subtle performance degradation tocomplete device failure. Precision integrated circuits may bemore\nsusceptible todamage because very small parametric changes could cause thedevice nottomeet itspublished specifications.\n13.7 Glossary\nSLYZ022 —TIGlossary .\nThis glossary lists andexplains terms, acronyms, anddefinitions.\n44ADS1113 ,ADS1114 ,ADS1115\nSBAS444D –MAY 2009 –REVISED JANUARY 2018 www.ti.com\nProduct Folder Links: ADS1113 ADS1114 ADS1115Submit Documentation Feedback Copyright ©2009 –2018, Texas Instruments Incorporated14Mechanical, Packaging, andOrderable Information\nThe following pages include mechanical, packaging, and orderable information. This information isthemost\ncurrent data available forthedesignated devices. This data issubject tochange without notice and revision of\nthisdocument. Forbrowser-based versions ofthisdata sheet, refer totheleft-hand navigation.\nPACKAGE OPTION ADDENDUM\nwww.ti.com 10-Nov-2021\nAddendum-Page 1PACKAGING INFORMATION\nOrderable Device Status\n(1)Package Type Package\nDrawingPinsPackage\nQtyEco Plan\n(2)Lead finish/\nBall material\n(6)MSL Peak Temp\n(3)Op Temp (°C) Device Marking\n(4/5)Samples\nADS1113IDGSR ACTIVE VSSOP DGS 102500RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 125 BROI\nADS1113IDGST ACTIVE VSSOP DGS 10250RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 125 BROI\nADS1113IRUGR ACTIVE X2QFN RUG 103000RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 N6J\nADS1113IRUGT ACTIVE X2QFN RUG 10250RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 N6J\nADS1114IDGSR ACTIVE VSSOP DGS 102500RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 125 BRNI\nADS1114IDGST ACTIVE VSSOP DGS 10250RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 125 BRNI\nADS1114IRUGR ACTIVE X2QFN RUG 103000RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 N5J\nADS1114IRUGT ACTIVE X2QFN RUG 10250RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 N5J\nADS1115IDGSR ACTIVE VSSOP DGS 102500RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 125 BOGI\nADS1115IDGST ACTIVE VSSOP DGS 10250RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 125 BOGI\nADS1115IRUGR ACTIVE X2QFN RUG 103000RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 N4J\nADS1115IRUGT ACTIVE X2QFN RUG 10250RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 N4J\n \n(1) The marketing status values are defined as follows:\nACTIVE: Product device recommended for new designs.\nLIFEBUY:  TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.\nNRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.\nPREVIEW:  Device has been announced but is not in production. Samples may or may not be available.\nOBSOLETE:  TI has discontinued the production of the device.\n \n(2) RoHS:  TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances,  including the requirement that RoHS substance\ndo not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may\nreference these types of products as "Pb-Free".\nRoHS Exempt:  TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.\nGreen: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold.  Antimony trioxide based\nflame retardants must also meet the <=1000ppm threshold requirement.\n \nPACKAGE OPTION ADDENDUM\nwww.ti.com 10-Nov-2021\nAddendum-Page 2(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.\n \n(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.\n \n(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation\nof the previous line and the two combined represent the entire Device Marking for that device.\n \n(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two\nlines if the finish value exceeds the maximum column width.\n \nImportant Information and Disclaimer: The information provided on this page represents TI\'s knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information\nprovided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and\ncontinues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals.\nTI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.\n \nIn no event shall TI\'s liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.\n \n OTHER QUALIFIED VERSIONS OF ADS1113, ADS1114, ADS1115 :\n•Automotive : ADS1113-Q1 , ADS1114-Q1 , ADS1115-Q1\n NOTE: Qualified Version Definitions:\n•Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects\nPACKAGE MATERIALS INFORMATION\n  \nwww.ti.com 19-Jan-2024\nTAPE AND REEL INFORMATION\nReel Width (W1)REEL DIMENSIONS\nA0\nB0\nK0\nWDimension designed to accommodate the component length\nDimension designed to accommodate the component thickness\nOverall width of the carrier tape\nPitch between successive cavity centersDimension designed to accommodate the component widthTAPE DIMENSIONS\nK0 P1\nB0W\nA0 Cavity\nQUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE\nPocket QuadrantsSprocket Holes\nQ1 Q1 Q2 Q2\nQ3 Q3 Q4 Q4 User Direction of FeedP1Reel\nDiameter\n \n*All dimensions are nominal\nDevice Package\nTypePackage\nDrawingPinsSPQ Reel\nDiameter\n(mm)Reel\nWidth\nW1 (mm)A0\n(mm)B0\n(mm)K0\n(mm)P1\n(mm)W\n(mm)Pin1\nQuadrant\nADS1113IDGSR VSSOP DGS 102500 330.0 12.4 5.33.31.38.012.0 Q1\nADS1113IDGST VSSOP DGS 10250 180.0 12.4 5.33.31.38.012.0 Q1\nADS1113IRUGR X2QFN RUG 103000 180.0 8.41.752.250.554.08.0 Q1\nADS1113IRUGT X2QFN RUG 10250 180.0 8.41.752.250.554.08.0 Q1\nADS1114IDGSR VSSOP DGS 102500 330.0 12.4 5.33.31.38.012.0 Q1\nADS1114IDGST VSSOP DGS 10250 180.0 12.4 5.33.31.38.012.0 Q1\nADS1114IRUGR X2QFN RUG 103000 180.0 8.41.752.250.554.08.0 Q1\nADS1114IRUGT X2QFN RUG 10250 180.0 8.41.752.250.554.08.0 Q1\nADS1115IDGSR VSSOP DGS 102500 330.0 12.4 5.33.31.38.012.0 Q1\nADS1115IDGST VSSOP DGS 10250 180.0 12.4 5.33.31.38.012.0 Q1\nADS1115IRUGR X2QFN RUG 103000 180.0 8.41.752.250.554.08.0 Q1\nADS1115IRUGT X2QFN RUG 10250 180.0 8.41.752.250.554.08.0 Q1\nPack Materials-Page 1\nPACKAGE MATERIALS INFORMATION\n  \nwww.ti.com 19-Jan-2024\nTAPE AND REEL BOX DIMENSIONS\nWidth (mm)\nWLH\n \n*All dimensions are nominal\nDevice Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm)\nADS1113IDGSR VSSOP DGS 102500 367.0 367.0 38.0\nADS1113IDGST VSSOP DGS 10250 213.0 191.0 35.0\nADS1113IRUGR X2QFN RUG 103000 210.0 185.0 35.0\nADS1113IRUGT X2QFN RUG 10250 210.0 185.0 35.0\nADS1114IDGSR VSSOP DGS 102500 367.0 367.0 38.0\nADS1114IDGST VSSOP DGS 10250 213.0 191.0 35.0\nADS1114IRUGR X2QFN RUG 103000 210.0 185.0 35.0\nADS1114IRUGT X2QFN RUG 10250 210.0 185.0 35.0\nADS1115IDGSR VSSOP DGS 102500 367.0 367.0 38.0\nADS1115IDGST VSSOP DGS 10250 213.0 191.0 35.0\nADS1115IRUGR X2QFN RUG 103000 210.0 185.0 35.0\nADS1115IRUGT X2QFN RUG 10250 210.0 185.0 35.0\nPack Materials-Page 2\nwww.ti.comPACKAGE OUTLINE\nC\n TYP5.05\n4.75\n1.1 MAX8X 0.5\n10X 0.270.172X\n2\n0.150.05 TYP0.230.13\n0- 80.25\nGAGE PLANE\n0.70.4A\nNOTE 33.12.9\nB\nNOTE 43.12.9\n4221984/A   05/2015VSSOP - 1.1 mm max height DGS0010A\nSMALL OUTLINE PACKAGE\nNOTES:  1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing    per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not    exceed 0.15 mm per side. 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.5. Reference JEDEC registration MO-187, variation BA.\n 110\n0.1 CA B65PIN 1 ID\nAREASEATING PLANE\n0.1C\n SEE DETAIL A\nDETAIL A\nTYPICALSCALE  3.200\nwww.ti.comEXAMPLE BOARD LAYOUT\n(4.4)\n0.05 MAX\nALL AROUND0.05 MINALL AROUND10X (1.45)\n10X (0.3)\n8X (0.5)(R )\nTYP0.05\n4221984/A   05/2015VSSOP - 1.1 mm max height DGS0010A\nSMALL OUTLINE PACKAGE\nSYMM\nSYMM\nLAND PATTERN EXAMPLE\nSCALE:10X1\n5 610\nNOTES: (continued) 6. Publication IPC-7351 may have alternate designs. 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site. METALSOLDER MASKOPENING\nNON SOLDER MASK\nDEFINED\nSOLDER MASK DETAILS\nNOT TO SCALESOLDER MASKOPENING METAL UNDERSOLDER MASK\nSOLDER MASK\nDEFINED\nwww.ti.comEXAMPLE STENCIL DESIGN\n(4.4)8X (0.5)10X (0.3)10X (1.45)\n(R ) TYP0.05\n4221984/A   05/2015VSSOP - 1.1 mm max height DGS0010A\nSMALL OUTLINE PACKAGE\nNOTES: (continued)\n 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate    design recommendations.   9. Board assembly site may have different recommendations for stencil design. SYMM\nSYMM1\n5 610\nSOLDER PASTE EXAMPLE\nBASED ON 0.125 mm THICK STENCIL\nSCALE:10X\n\nIMPORTANT NOTICE AND DISCLAIMER\nTI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE \nDESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS” \nAND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY \nIMPLIED WARRANTIES OF MERCHANTABILIT Y, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD \nPARTY INTELLECTUAL PROPERTY RIGHTS.\nThese resources are intended for skilled developers designing with TI products. Y ou are solely responsible for (1) selecting the appropriate \nTI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable \nstandards, and any other safety, security, regulatory or other requirements.\nThese resources are subject to change without notice. TI grants you permission to use these resources only for development of an \napplication that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license \nis granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for , and you \nwill fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these \nresources.\nTI’s products are provided subject to TI’s Terms of Sale or other applicable terms available either on ti.com  or provided in conjunction with \nsuch TI products. TI’s provision of these resources does not expand or otherwise alter TI’s applicable warranties or warranty disclaimers for \nTI products.\nTI objects to and rejects any additional or different terms you may have proposed. IMPORTANT NOTICE\nMailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265\nCopyright © 202 4, Texas Instruments Incorporated\n'}]
!==============================================================================!
### Component Summary: ADS1115IRUGR

#### Key Characteristics and Specifications:
- **Voltage Ratings**: 
  - Supply Voltage (VDD): 2.0V to 5.5V
  - Analog Input Voltage: GND to VDD + 0.3V
- **Current Ratings**: 
  - Supply Current: 150 µA (typical in continuous-conversion mode)
- **Power Consumption**: 
  - Power Dissipation: 
    - 0.9 mW at VDD = 5.0V
    - 0.5 mW at VDD = 3.3V
    - 0.3 mW at VDD = 2.0V
- **Operating Temperature Range**: 
  - -40°C to +125°C
- **Package Type**: 
  - X2QFN (10 pins), dimensions: 2mm x 1.5mm x 0.4mm
- **Special Features**: 
  - 16-bit resolution
  - I2C interface with four selectable addresses
  - Programmable Gain Amplifier (PGA) for input ranges from ±256 mV to ±6.144 V
  - Internal low-drift voltage reference and oscillator
  - Programmable comparator (for ADS1114 and ADS1115)
  - Supports continuous and single-shot conversion modes
- **Moisture Sensitive Level (MSL)**: 
  - Level 1, according to JEDEC J-STD-020E

#### Description:
The **ADS1115** is a precision, low-power, 16-bit analog-to-digital converter (ADC) that operates via an I2C interface. It is designed for applications requiring high accuracy and low power consumption. The device features an internal voltage reference and oscillator, making it suitable for various sensor measurement applications. The ADS1115 can handle up to four single-ended or two differential inputs, allowing for flexible configurations in data acquisition systems.

#### Typical Applications:
- **Portable Instrumentation**: Ideal for battery-operated devices due to its low power consumption.
- **Battery Voltage and Current Monitoring**: Used in systems that require precise voltage and current measurements.
- **Temperature Measurement Systems**: Suitable for interfacing with temperature sensors.
- **Consumer Electronics**: Commonly found in devices that require analog signal processing.
- **Factory Automation and Process Control**: Utilized in industrial applications for monitoring and control systems.

The ADS1115 is particularly advantageous in applications where space is constrained, and precise measurements are critical, making it a versatile choice for engineers and designers in various fields.