Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto a65dbb14485f4bbb92aafd52f1b65e6e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_reversePolishNotation_behav xil_defaultlib.tb_reversePolishNotation xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.ram_pkg
Compiling architecture behavioral of entity xil_defaultlib.block_ram [\block_ram(1,11)\]
Compiling architecture behavioral of entity xil_defaultlib.reversePolishNotation [reversepolishnotation_default]
Compiling module xil_defaultlib.tb_reversePolishNotation
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_reversePolishNotation_behav
