#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Sun Apr 20 17:45:14 2025
# Process ID         : 23436
# Current directory  : G:/Vivado/DigitalClock/DigitalClock.runs/synth_1
# Command line       : vivado.exe -log top_level.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_level.tcl
# Log file           : G:/Vivado/DigitalClock/DigitalClock.runs/synth_1/top_level.vds
# Journal file       : G:/Vivado/DigitalClock/DigitalClock.runs/synth_1\vivado.jou
# Running On         : DESKTOP-U7PTVF4
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 22631
# Processor Detail   : AMD Ryzen 5 2600 Six-Core Processor            
# CPU Frequency      : 3394 MHz
# CPU Physical cores : 6
# CPU Logical cores  : 12
# Host memory        : 51471 MB
# Swap memory        : 3221 MB
# Total Virtual      : 54693 MB
# Available Virtual  : 26155 MB
#-----------------------------------------------------------
source top_level.tcl -notrace
Command: synth_design -top top_level -part xc7a50ticsg324-1L
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a50ti'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a50ti'
INFO: [Device 21-403] Loading part xc7a50ticsg324-1L
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 10788
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 979.973 ; gain = 466.941
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top_level' [G:/Vivado/DigitalClock/DigitalClock.srcs/sources_1/imports/Downloads/top_level.vhd:26]
INFO: [Synth 8-3491] module 'BinTo7seg' declared at 'G:/Vivado/DigitalClock/DigitalClock.srcs/sources_1/imports/Downloads/7seg.vhd:6' bound to instance 'B27S' of component 'BinTo7seg' [G:/Vivado/DigitalClock/DigitalClock.srcs/sources_1/imports/Downloads/top_level.vhd:141]
INFO: [Synth 8-638] synthesizing module 'BinTo7seg' [G:/Vivado/DigitalClock/DigitalClock.srcs/sources_1/imports/Downloads/7seg.vhd:20]
INFO: [Synth 8-256] done synthesizing module 'BinTo7seg' (0#1) [G:/Vivado/DigitalClock/DigitalClock.srcs/sources_1/imports/Downloads/7seg.vhd:20]
INFO: [Synth 8-3491] module 'stopwatch_logic' declared at 'G:/Vivado/DigitalClock/DigitalClock.srcs/sources_1/imports/Downloads/stopky.vhd:5' bound to instance 'stopwatch' of component 'stopwatch_logic' [G:/Vivado/DigitalClock/DigitalClock.srcs/sources_1/imports/Downloads/top_level.vhd:157]
INFO: [Synth 8-638] synthesizing module 'stopwatch_logic' [G:/Vivado/DigitalClock/DigitalClock.srcs/sources_1/imports/Downloads/stopky.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'stopwatch_logic' (0#1) [G:/Vivado/DigitalClock/DigitalClock.srcs/sources_1/imports/Downloads/stopky.vhd:17]
INFO: [Synth 8-3491] module 'hodiny' declared at 'G:/Vivado/DigitalClock/DigitalClock.srcs/sources_1/imports/Downloads/hodiny.vhd:5' bound to instance 'clock' of component 'hodiny' [G:/Vivado/DigitalClock/DigitalClock.srcs/sources_1/imports/Downloads/top_level.vhd:168]
INFO: [Synth 8-638] synthesizing module 'hodiny' [G:/Vivado/DigitalClock/DigitalClock.srcs/sources_1/imports/Downloads/hodiny.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'hodiny' (0#1) [G:/Vivado/DigitalClock/DigitalClock.srcs/sources_1/imports/Downloads/hodiny.vhd:18]
INFO: [Synth 8-3491] module 'switch' declared at 'G:/Vivado/DigitalClock/DigitalClock.srcs/sources_1/imports/Downloads/switch.vhd:7' bound to instance 'switch_block' of component 'switch' [G:/Vivado/DigitalClock/DigitalClock.srcs/sources_1/imports/Downloads/top_level.vhd:180]
INFO: [Synth 8-638] synthesizing module 'switch' [G:/Vivado/DigitalClock/DigitalClock.srcs/sources_1/imports/Downloads/switch.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'switch' (0#1) [G:/Vivado/DigitalClock/DigitalClock.srcs/sources_1/imports/Downloads/switch.vhd:26]
INFO: [Synth 8-3491] module 'Alarm' declared at 'G:/Vivado/DigitalClock/DigitalClock.srcs/sources_1/imports/Downloads/Alarm.vhd:34' bound to instance 'Alarm_block' of component 'Alarm' [G:/Vivado/DigitalClock/DigitalClock.srcs/sources_1/imports/Downloads/top_level.vhd:197]
INFO: [Synth 8-638] synthesizing module 'Alarm' [G:/Vivado/DigitalClock/DigitalClock.srcs/sources_1/imports/Downloads/Alarm.vhd:45]
WARNING: [Synth 8-614] signal 'alarm_hh' is read in the process but is not in the sensitivity list [G:/Vivado/DigitalClock/DigitalClock.srcs/sources_1/imports/Downloads/Alarm.vhd:56]
WARNING: [Synth 8-614] signal 'alarm_mm' is read in the process but is not in the sensitivity list [G:/Vivado/DigitalClock/DigitalClock.srcs/sources_1/imports/Downloads/Alarm.vhd:56]
INFO: [Synth 8-256] done synthesizing module 'Alarm' (0#1) [G:/Vivado/DigitalClock/DigitalClock.srcs/sources_1/imports/Downloads/Alarm.vhd:45]
INFO: [Synth 8-3491] module 'debounce' declared at 'G:/Vivado/DigitalClock/DigitalClock.srcs/sources_1/new/debounce.vhd:5' bound to instance 'Debounce_BTNA' of component 'debounce' [G:/Vivado/DigitalClock/DigitalClock.srcs/sources_1/imports/Downloads/top_level.vhd:209]
INFO: [Synth 8-638] synthesizing module 'debounce' [G:/Vivado/DigitalClock/DigitalClock.srcs/sources_1/new/debounce.vhd:19]
	Parameter DB_TIME bound to: 64'b0000000000000000000101101011110011000100000111101001000000000000 
WARNING: [Synth 8-614] signal 'sync_buffer' is read in the process but is not in the sensitivity list [G:/Vivado/DigitalClock/DigitalClock.srcs/sources_1/new/debounce.vhd:30]
WARNING: [Synth 8-614] signal 'sig_btn' is read in the process but is not in the sensitivity list [G:/Vivado/DigitalClock/DigitalClock.srcs/sources_1/new/debounce.vhd:30]
INFO: [Synth 8-256] done synthesizing module 'debounce' (0#1) [G:/Vivado/DigitalClock/DigitalClock.srcs/sources_1/new/debounce.vhd:19]
INFO: [Synth 8-3491] module 'debounce' declared at 'G:/Vivado/DigitalClock/DigitalClock.srcs/sources_1/new/debounce.vhd:5' bound to instance 'Debounce_BTNB' of component 'debounce' [G:/Vivado/DigitalClock/DigitalClock.srcs/sources_1/imports/Downloads/top_level.vhd:219]
INFO: [Synth 8-3491] module 'debounce' declared at 'G:/Vivado/DigitalClock/DigitalClock.srcs/sources_1/new/debounce.vhd:5' bound to instance 'Debounce_BTNC' of component 'debounce' [G:/Vivado/DigitalClock/DigitalClock.srcs/sources_1/imports/Downloads/top_level.vhd:229]
INFO: [Synth 8-3491] module 'debounce' declared at 'G:/Vivado/DigitalClock/DigitalClock.srcs/sources_1/new/debounce.vhd:5' bound to instance 'Debounce_BTND' of component 'debounce' [G:/Vivado/DigitalClock/DigitalClock.srcs/sources_1/imports/Downloads/top_level.vhd:239]
INFO: [Synth 8-256] done synthesizing module 'top_level' (0#1) [G:/Vivado/DigitalClock/DigitalClock.srcs/sources_1/imports/Downloads/top_level.vhd:26]
WARNING: [Synth 8-3917] design top_level has port DP driven by constant 1
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:12 . Memory (MB): peak = 1088.109 ; gain = 575.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:12 . Memory (MB): peak = 1088.109 ; gain = 575.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:12 . Memory (MB): peak = 1088.109 ; gain = 575.078
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1088.109 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [G:/Vivado/DigitalClock/DigitalClock.srcs/constrs_1/new/Nexys-A7-50T-Master.xdc]
Finished Parsing XDC File [G:/Vivado/DigitalClock/DigitalClock.srcs/constrs_1/new/Nexys-A7-50T-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [G:/Vivado/DigitalClock/DigitalClock.srcs/constrs_1/new/Nexys-A7-50T-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_level_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_level_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1178.383 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1178.383 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:24 . Memory (MB): peak = 1178.383 ; gain = 665.352
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a50ticsg324-1L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:24 . Memory (MB): peak = 1178.383 ; gain = 665.352
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:24 . Memory (MB): peak = 1178.383 ; gain = 665.352
---------------------------------------------------------------------------------
WARNING: [Synth 8-327] inferring latch for variable 'alarm_hh_reg' [G:/Vivado/DigitalClock/DigitalClock.srcs/sources_1/imports/Downloads/Alarm.vhd:59]
WARNING: [Synth 8-327] inferring latch for variable 'alarm_mm_reg' [G:/Vivado/DigitalClock/DigitalClock.srcs/sources_1/imports/Downloads/Alarm.vhd:60]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:25 . Memory (MB): peak = 1178.383 ; gain = 665.352
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   27 Bit       Adders := 1     
	   2 Input   22 Bit       Adders := 4     
	   2 Input   15 Bit       Adders := 1     
	   2 Input    8 Bit       Adders := 5     
	   2 Input    6 Bit       Adders := 3     
	   2 Input    5 Bit       Adders := 2     
	   2 Input    3 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               27 Bit    Registers := 1     
	               22 Bit    Registers := 4     
	               15 Bit    Registers := 1     
	                8 Bit    Registers := 4     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 3     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 24    
+---Muxes : 
	   2 Input   22 Bit        Muxes := 4     
	   7 Input    8 Bit        Muxes := 1     
	   4 Input    8 Bit        Muxes := 3     
	   2 Input    6 Bit        Muxes := 4     
	   2 Input    5 Bit        Muxes := 6     
	   2 Input    3 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 16    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 120 (col length:60)
BRAMs: 150 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3917] design top_level has port DP driven by constant 1
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 1st driver pin 'Debounce_BTNA/fall_reg/Q' [G:/Vivado/DigitalClock/DigitalClock.srcs/sources_1/new/debounce.vhd:43]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin Q with 2nd driver pin 'GND' [G:/Vivado/DigitalClock/DigitalClock.srcs/sources_1/new/debounce.vhd:43]
CRITICAL WARNING: [Synth 8-6858] multi-driven net Q is connected to at least one constant driver which has been preserved, other driver is ignored [G:/Vivado/DigitalClock/DigitalClock.srcs/sources_1/new/debounce.vhd:43]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:34 . Memory (MB): peak = 1213.262 ; gain = 700.230
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:43 . Memory (MB): peak = 1287.430 ; gain = 774.398
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:45 . Memory (MB): peak = 1335.812 ; gain = 822.781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:24 ; elapsed = 00:00:45 . Memory (MB): peak = 1353.891 ; gain = 840.859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:27 ; elapsed = 00:00:52 . Memory (MB): peak = 1523.129 ; gain = 1010.098
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:27 ; elapsed = 00:00:52 . Memory (MB): peak = 1523.129 ; gain = 1010.098
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:27 ; elapsed = 00:00:52 . Memory (MB): peak = 1523.129 ; gain = 1010.098
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:27 ; elapsed = 00:00:52 . Memory (MB): peak = 1523.129 ; gain = 1010.098
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:27 ; elapsed = 00:00:52 . Memory (MB): peak = 1523.129 ; gain = 1010.098
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:27 ; elapsed = 00:00:52 . Memory (MB): peak = 1523.129 ; gain = 1010.098
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    34|
|3     |LUT1   |     9|
|4     |LUT2   |    88|
|5     |LUT3   |    23|
|6     |LUT4   |    56|
|7     |LUT5   |    41|
|8     |LUT6   |    84|
|9     |FDRE   |   218|
|10    |LD     |    16|
|11    |IBUF   |     6|
|12    |OBUF   |    17|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:27 ; elapsed = 00:00:52 . Memory (MB): peak = 1523.129 ; gain = 1010.098
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 3 critical warnings and 4 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:19 ; elapsed = 00:00:49 . Memory (MB): peak = 1523.129 ; gain = 919.824
Synthesis Optimization Complete : Time (s): cpu = 00:00:27 ; elapsed = 00:00:52 . Memory (MB): peak = 1523.129 ; gain = 1010.098
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1523.129 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 50 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1524.691 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 16 instances were transformed.
  LD => LDCE: 16 instances

Synth Design complete | Checksum: 61e61e47
INFO: [Common 17-83] Releasing license: Synthesis
38 Infos, 9 Warnings, 3 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:30 ; elapsed = 00:01:00 . Memory (MB): peak = 1524.691 ; gain = 1202.195
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1524.691 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'G:/Vivado/DigitalClock/DigitalClock.runs/synth_1/top_level.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file top_level_utilization_synth.rpt -pb top_level_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Apr 20 17:46:22 2025...
