$date
	Sun Oct 23 08:32:03 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#333790
b110 &
b110 %
1$
b110 !
1"
#333791
0"
#333794
b11 &
b11 %
#333798
b1010 &
b1010 %
#333802
b101 &
b101 %
#333806
b10000 &
b10000 %
#333810
b1000 &
b1000 %
#333814
b100 &
b100 %
#333818
b10 &
b10 %
#333822
b1 &
1#
b1 %
#333826
b0 &
b0 %
0#
0$
#1348995
b11 !
1"
#1348998
b11 &
b11 %
1$
#1348999
0"
#1349002
b1010 &
b1010 %
#1349006
b101 &
b101 %
#1349010
b10000 &
b10000 %
#1349014
b1000 &
b1000 %
#1349018
b100 &
b100 %
#1349022
b10 &
b10 %
#1349026
b1 &
b1 %
1#
#1349030
b0 &
0#
b0 %
0$
#2362756
b1011 !
1"
#2362758
b1011 &
b1011 %
1$
#2362759
0"
#2362762
b100010 &
b100010 %
#2362766
b10001 &
b10001 %
#2362770
b110100 &
b110100 %
#2362774
b11010 &
b11010 %
#2362778
b1101 &
b1101 %
#2362782
b101000 &
b101000 %
#2362786
b10100 &
b10100 %
#2362790
b1010 &
b1010 %
#2362794
b101 &
b101 %
#2362798
b10000 &
b10000 %
#2362802
b1000 &
b1000 %
#2362806
b100 &
b100 %
#2362810
b10 &
b10 %
#2362814
b1 &
1#
b1 %
#2362818
b0 &
b0 %
0#
0$
#4500012
