/***************************************************************************
 *     Copyright (c) 1999-2009, Broadcom Corporation
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 as
 * published by the Free Software Foundation.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
 * GNU General Public License for more details.
 *
 * You should have received a copy of the GNU General Public License
 * along with this program; if not, write to the Free Software
 * Foundation, Inc., 59 Temple Place - Suite 330, Boston, MA 02111-1307, USA.
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on         Fri Mar 20 13:05:17 2009
 *                 MD5 Checksum         4f0509cfa0b8fc4589050694b4a3e234
 *
 * Compiled with:  RDB Utility          combo_header.pl
 *                 RDB Parser           3.0
 *                 unknown              unknown
 *                 Perl Interpreter     5.008008
 *                 Operating System     linux
 *
 * Revision History:
 *
 * $brcm_Log: /magnum/basemodules/chp/7340/rdb/a0/bchp_sds.h $
 * 
 * Hydra_Software_Devel/1   3/22/09 9:06p yuxiaz
 * PR53430: Initial version of header files.
 *
 ***************************************************************************/

#ifndef BCHP_SDS_H__
#define BCHP_SDS_H__

/***************************************************************************
 *SDS - SDS Receiver Register Set
 ***************************************************************************/
#define BCHP_SDS_ADCDBIT                         0x01100064 /* ADC Data Format Control */
#define BCHP_SDS_ADCPCLP                         0x01100060 /* ADC Clip Detection Control */
#define BCHP_SDS_ADCPCTL                         0x01100058 /* ADC Capture Control */
#define BCHP_SDS_AFECTL1                         0x0110005c /* AFE Control */
#define BCHP_SDS_AGCMISC                         0x01100098 /* Misc AGC Control */
#define BCHP_SDS_AGFCTL                          0x01100054 /* Automatic Fine Gain Control */
#define BCHP_SDS_AGICTL                          0x01100090 /* IF AGC Control */
#define BCHP_SDS_AGTCTL                          0x01100094 /* RF AGC Control */
#define BCHP_SDS_AUXID                           0x01100034 /* Auxiliary ID */
#define BCHP_SDS_BCKTMR                          0x0110002c /* Timer Control */
#define BCHP_SDS_BERCTLA                         0x011001e8 /* BERT Control Register 1 */
#define BCHP_SDS_BERCTLB                         0x011001ec /* BERT Control Register 2 */
#define BCHP_SDS_BLCPTH                          0x011000ac /* Baud Loop Clip Threshold */
#define BCHP_SDS_BLPCTL1                         0x011000a0 /* Baud Loop Control 1 */
#define BCHP_SDS_BLPCTL2                         0x011000a4 /* Baud Loop Control 2 */
#define BCHP_SDS_BLPCTL3                         0x011000a8 /* Baud Loop Control 3 */
#define BCHP_SDS_BLSCCP                          0x01100158 /* HP Block Length Scale */
#define BCHP_SDS_CGCTL1                          0x0110035c /* Clock Generator Control 1 */
#define BCHP_SDS_CGCTL2                          0x01100360 /* Clock Generator Control 2 */
#define BCHP_SDS_CGCTRL                          0x01100358 /* Clock Generator Control 0 */
#define BCHP_SDS_CGDIV0                          0x01100374 /* Clock Divide Control 0 */
#define BCHP_SDS_CGDIV1                          0x01100378 /* Clock Divide Control 1 */
#define BCHP_SDS_CGDIV10                         0x0110039c /* Clock Divide Control 10 */
#define BCHP_SDS_CGDIV11                         0x011003a0 /* Clock Divide Control 11 */
#define BCHP_SDS_CGDIV2                          0x0110037c /* Clock Divide Control 2 */
#define BCHP_SDS_CGDIV3                          0x01100380 /* Clock Divide Control 3 */
#define BCHP_SDS_CGDIV4                          0x01100384 /* Clock Divide Control 4 */
#define BCHP_SDS_CGDIV5                          0x01100388 /* Clock Divide Control 5 */
#define BCHP_SDS_CGDIV6                          0x0110038c /* Clock Divide Control 6 */
#define BCHP_SDS_CGDIV7                          0x01100390 /* Clock Divide Control 7 */
#define BCHP_SDS_CGDIV8                          0x01100394 /* Clock Divide Control 8 */
#define BCHP_SDS_CGDIV9                          0x01100398 /* Clock Divide Control 9 */
#define BCHP_SDS_CGMISC                          0x01100368 /* Clock Generator Misc Control */
#define BCHP_SDS_CGMISC2                         0x0110036c /* Clock Generator Misc Control 2 */
#define BCHP_SDS_CGPDWN                          0x01100364 /* Clock Generator Powerdown Control */
#define BCHP_SDS_CGPLLCTL2                       0x01100340 /* Receiver PLL Control 2 */
#define BCHP_SDS_CGPLLCTL3                       0x01100344 /* Receiver PLL Control 3 */
#define BCHP_SDS_CGPLLCTL4                       0x01100348 /* Receiver PLL Control 4 */
#define BCHP_SDS_CGPLLCTL5                       0x0110034c /* Receiver PLL Control 5 */
#define BCHP_SDS_CGPLLCTL6                       0x01100350 /* Receiver PLL Control 6 */
#define BCHP_SDS_CGPLLCTL7                       0x01100354 /* Receiver PLL Control 7 */
#define BCHP_SDS_CLCTL                           0x011000c0 /* Carrier Loop Reset And Enable Control */
#define BCHP_SDS_CLFFCTL                         0x011000dc /* CLFFCTL */
#define BCHP_SDS_CLMISC                          0x011000cc /* Carrier Loop Bypass And Freeze Control */
#define BCHP_SDS_CLMISC2                         0x011000d0 /* Carrier Loop Miscellaneous Control */
#define BCHP_SDS_CLOON                           0x011000d8 /* Carrier Loop training/EXT Symbol Control */
#define BCHP_SDS_CLPDCTL                         0x011000c4 /* Carrier Loop Phase Detectors Control */
#define BCHP_SDS_CLQCFD                          0x011000c8 /* Carrier Loop Frequency Detectors/Cycle Slip Control */
#define BCHP_SDS_CLSTS                           0x011000d4 /* Carrier Loop Status Control */
#define BCHP_SDS_CORMSK                          0x0110015c /* HP Correlator Size Mask */
#define BCHP_SDS_DCOCTL1                         0x01100068 /* DC Offset Control 1 */
#define BCHP_SDS_DCOCTL2                         0x0110006c /* DC Offset Control 2 */
#define BCHP_SDS_DFCTL                           0x0110004c /* Decimation Filter Bank Upsampling Control */
#define BCHP_SDS_DSCMD                           0x01100238 /* DiSEqC Command Data */
#define BCHP_SDS_DSCMEMADR                       0x01100240 /* DiSEqC FIR Filter Coefficient Memory Start Address */
#define BCHP_SDS_DSCMEMDAT                       0x01100244 /* DiSEqC FIR Filter Coefficient Register */
#define BCHP_SDS_DSFIRCTL                        0x01100248 /* DiSEqC FIR Filter Control Register */
#define BCHP_SDS_DS_SAR_THRSH                    0x0110024c /* DiSEqC SAR Status Thresh Control */
#define BCHP_SDS_DS_SAR_DATA_OUT                 0x01100250 /* DiSEqC SAR Data Output */
#define BCHP_SDS_DS_SAR_DC_OFFSET                0x01100254 /* DiSEqC SAR DC Offset Calibration */
#define BCHP_SDS_DS_SAR_LPF_INT                  0x01100258 /* DiSEqC SAR Low-pass Filter Integrator */
#define BCHP_SDS_DS_SAR_CONTROL                  0x0110025c /* DiSEqC SAR Control */
#define BCHP_SDS_DS_MISC_CONTROL                 0x01100260 /* DiSEqC Misc. Control */
#define BCHP_SDS_DS_PARITY                       0x01100264 /* DiSEqC Misc. Control */
#define BCHP_SDS_DSCTL1                          0x01100200 /* DiSEqC Control 1 */
#define BCHP_SDS_DSCTL10                         0x01100224 /* DiSEqC Control 10 */
#define BCHP_SDS_DSCTL11                         0x01100228 /* DiSEqC Control 11 */
#define BCHP_SDS_DSCTL12                         0x0110022c /* DiSEqC Control 12 */
#define BCHP_SDS_DSCTL13                         0x01100230 /* DiSEqC Control 13 */
#define BCHP_SDS_DSCTL14                         0x01100234 /* DiSEqC Control 14 */
#define BCHP_SDS_DSCTL2                          0x01100204 /* DiSEqC Control 2 */
#define BCHP_SDS_DSCTL3                          0x01100208 /* DiSEqC Control 3 */
#define BCHP_SDS_DSCTL4                          0x0110020c /* DiSEqC Control 4 */
#define BCHP_SDS_DSCTL5                          0x01100210 /* DiSEqC Control 5 */
#define BCHP_SDS_DSCTL6                          0x01100214 /* DiSEqC Control 6 */
#define BCHP_SDS_DSCTL7                          0x01100218 /* DiSEqC Control 7 */
#define BCHP_SDS_DSCTL8                          0x0110021c /* DiSEqC Control 8 */
#define BCHP_SDS_DSCTL9                          0x01100220 /* DiSEqC Control 9 */
#define BCHP_SDS_DSRPLY                          0x0110023c /* DiSEqC Receive Data */
#define BCHP_SDS_DSTGCTL                         0x01100040 /* Destagger Control */
#define BCHP_SDS_EQBLND                          0x011000e4 /* Equalizer Blind Adaptation Control Register */
#define BCHP_SDS_EQCFAD                          0x011000fc /* Equalizer FFE Coefficients Control Register */
#define BCHP_SDS_EQFFE1                          0x011000e8 /* Equalizer FFE Control Register 1 */
#define BCHP_SDS_EQFFE2                          0x011000ec /* Equalizer FFE Control Register 2 */
#define BCHP_SDS_EQFFE3                          0x011000f0 /* Equalizer FFE Control Register 3 */
#define BCHP_SDS_EQFRZ1                          0x01100100 /* Equalizer FFE Freeze Control Register 1 */
#define BCHP_SDS_EQFRZ2                          0x01100104 /* Equalizer FFE Freeze Control Register 2 */
#define BCHP_SDS_EQFRZ3                          0x01100108 /* Equalizer FFE Freeze Control Register 3 */
#define BCHP_SDS_EQMISC                          0x011000f8 /* Equalizer FFE Misc Control Register */
#define BCHP_SDS_EQMODE                          0x011000e0 /* Equalizer QAM Mode Control Register */
#define BCHP_SDS_EQMU                            0x011000f4 /* Equlizer FFE Mu Setting Regsiter */
#define BCHP_SDS_EXTIFDIR                        0x01100028 /* External Interface I/O Direction Control */
#define BCHP_SDS_FECTL                           0x0110017c /* Reed-Solomon Control Register */
#define BCHP_SDS_PLHDRCFG                        0x01100170 /* PL Header Configuration Register */
#define BCHP_SDS_FILTCTL                         0x01100048 /* Decimating Halfband Filter Control */
#define BCHP_SDS_FIRQSTS1                        0x01100298 /* Filtered Interrupt Status 1 */
#define BCHP_SDS_FIRQSTS2                        0x0110029c /* Filtered Interrupt Status 2 */
#define BCHP_SDS_FIRQSTS3                        0x011002a0 /* Filtered Interrupt Status 3 */
#define BCHP_SDS_FIRQSTS4                        0x011002a4 /* Filtered Interrupt Status 4 */
#define BCHP_SDS_FIRQSTS5                        0x011002a8 /* Filtered Interrupt Status 5 */
#define BCHP_SDS_FMAX                            0x01100150 /* HP Recursive Frequency Estimates Count */
#define BCHP_SDS_FMMAX                           0x0110016c /* DAFE FMAX */
#define BCHP_SDS_DCOLKCTL                        0x01100078 /* DCO Leak Control */
#define BCHP_SDS_GENCTRL1                        0x011002b4 /* Reserved */
#define BCHP_SDS_GENCTRL2                        0x011002b8 /* Reserved */
#define BCHP_SDS_GLBCTL                          0x01100020 /* Global block reset and interrupt control */
#define BCHP_SDS_PILOTCTL                        0x0110011c /* Pilot Control */
#define BCHP_SDS_HPCTRL1                         0x01100120 /* HP Control 1 */
#define BCHP_SDS_HPCTRL2                         0x01100124 /* HP Control 2 */
#define BCHP_SDS_HPCTRL3                         0x01100128 /* HP Control 3 */
#define BCHP_SDS_HPCTRL4                         0x0110012c /* HP Control 4 */
#define BCHP_SDS_HPCTRL5                         0x01100130 /* HP Control 5 */
#define BCHP_SDS_HPCTRL6                         0x01100134 /* HP Control 6 */
#define BCHP_SDS_HPCTRL7                         0x01100138 /* HP Control 7 */
#define BCHP_SDS_HPCTRL8                         0x0110013c /* HP Control 8 */
#define BCHP_SDS_HPLLCTL                         0x01100370 /* Clock Generator Misc Control 3 */
#define BCHP_SDS_HPMODE                          0x01100168 /* HP Operating Mode */
#define BCHP_SDS_HPPDWN                          0x01100140 /* HP Powerdown Mask */
#define BCHP_SDS_HSTATEBP                        0x01100160 /* HP State Interrupt */
#define BCHP_SDS_IFMAX                           0x0110014c /* HP Maximum Number of IF Steps */
#define BCHP_SDS_IICCNT                          0x011001f8 /* MI2C Byte Count */
#define BCHP_SDS_IICHPA                          0x011001fc /* MI2C Chip Address */
#define BCHP_SDS_IICTL1                          0x011001f0 /* MI2C Control Register 1 */
#define BCHP_SDS_IICTL2                          0x011001f4 /* MI2C Control Register 2 */
#define BCHP_SDS_IQAMP                           0x01100070 /* I/Q Imbalance Amplitude Control */
#define BCHP_SDS_IQPHS                           0x01100074 /* I/Q Imbalance Phase Control */
#define BCHP_SDS_IRQMSK1                         0x01100270 /* Interrupt Status Mask 1 */
#define BCHP_SDS_IRQMSK2                         0x01100274 /* Interrupt Status Mask 2 */
#define BCHP_SDS_IRQMSK3                         0x01100278 /* Interrupt Status Mask 3 */
#define BCHP_SDS_IRQMSK4                         0x0110027c /* Interrupt Status Mask 4 */
#define BCHP_SDS_IRQMSK5                         0x01100280 /* Interrupt Status Mask 5 */
#define BCHP_SDS_IRQSTS1                         0x01100284 /* Interrupt Status 1 */
#define BCHP_SDS_IRQSTS2                         0x01100288 /* Interrupt Status 2 */
#define BCHP_SDS_IRQSTS3                         0x0110028c /* Interrupt Status 3 */
#define BCHP_SDS_IRQSTS4                         0x01100290 /* Interrupt Status 4 */
#define BCHP_SDS_IRQSTS5                         0x01100294 /* Interrupt Status 5 */
#define BCHP_SDS_MCTRL                           0x011002ac /* RBUS Host Control Register */
#define BCHP_SDS_MISCTL                          0x01100024 /* Miscellaneous control */
#define BCHP_SDS_MIXCTL                          0x01100044 /* Frontend Mixer Control */
#define BCHP_SDS_NDFCTL                          0x01100050 /* Non-Decimating Filter Control */
#define BCHP_SDS_NVCTL                           0x0110007c /* Nyquist and VID Filter Control */
#define BCHP_SDS_OIFCTL                          0x01100184 /* Output Interface Control 1 */
#define BCHP_SDS_OIFCTL2                         0x01100188 /* Output Interface Control 2 */
#define BCHP_SDS_OIFCTL3                         0x0110018c /* Output Interface Control 3 */
#define BCHP_SDS_OIFCTL4                         0x01100190 /* Output Interface Control 4 */
#define BCHP_SDS_OIFCTL5                         0x01100194 /* Output Interface Control 5 */
#define BCHP_SDS_OPLL_NDIV_INT                   0x011001ac /* Output Interface PLL Feedback Divider Integer Control */
#define BCHP_SDS_OPLL_NDIV_FRAC                  0x011001b0 /* Output Interface PLL Feedback Divider Fractional Control */
#define BCHP_SDS_OPLL_MPDIV                      0x011001b4 /* Output Interface PLL Divider Control */
#define BCHP_SDS_OPLL_CTRL1                      0x011001b8 /* Output Interface PLL Control 1 */
#define BCHP_SDS_OPLL_CTRL0                      0x011001bc /* Output Interface PLL Control 0 */
#define BCHP_SDS_OPLL_MODE                       0x011001c0 /* Output Interface PLL Mode Control */
#define BCHP_SDS_OPLL_PWRDN                      0x011001c4 /* Output Interface PLL Power Down Control */
#define BCHP_SDS_OPLL_RST                        0x011001c8 /* Output Interface PLL Reset Control */
#define BCHP_SDS_OSUBD                           0x011001cc /* Output Interface PLL Sub-divider control */
#define BCHP_SDS_OCOEF                           0x011001d0 /* Output Interface Loop Filter Coefficient */
#define BCHP_SDS_OFI                             0x011001d4 /* Output Interface Loop Filter Integrator */
#define BCHP_SDS_OFFO                            0x011001d8 /* Output Interface Loop Filter Output */
#define BCHP_SDS_ONFN                            0x01100154 /* HP One of N */
#define BCHP_SDS_PFCTL                           0x011000b0 /* Baud Loop Pre-filter Control */
#define BCHP_SDS_PLDCTL                          0x01100118 /* PLDCTL */
#define BCHP_SDS_PSCTL                           0x01100180 /* Parallel/Serial Output Control */
#define BCHP_SDS_PUPCFG                          0x01100038 /* Power-up configuration register 1 */
#define BCHP_SDS_PUPCFGB                         0x0110003c /* Power-up configuration register 2 */
#define BCHP_SDS_REVID                           0x01100030 /* Revision ID */
#define BCHP_SDS_SNRCTL                          0x011001e0 /* SNR Control Register */
#define BCHP_SDS_TFAVG                           0x01100144 /* HP Frequency-Offset Average */
#define BCHP_SDS_TRNLEN                          0x01100164 /* HP Training Length */
#define BCHP_SDS_VLCTL1                          0x0110010c /* Viterbi Loading Control Register 1 */
#define BCHP_SDS_VLCTL2                          0x01100110 /* Viterbi Loading Control Register 2 */
#define BCHP_SDS_VLCTL3                          0x01100114 /* Viterbi Loading Control Register 3 */
#define BCHP_SDS_VTCTL1                          0x01100174 /* Viterbi Decoder Configuration Register 1 */
#define BCHP_SDS_VTCTL2                          0x01100178 /* Viterbi Decoder Configuration Register 2 */
#define BCHP_SDS_WSMAX                           0x01100148 /* HP Recursive Carrier Frequency-Offset Wait State */
#define BCHP_SDS_HI_HOLE                         0x011002ec /* Host Interface Address Hole (for test only - not a real register) */
#define BCHP_SDS_HI_SPARE                        0x011002fc /* Not used */
#define BCHP_SDS_HI_TST                          0x011002f0 /* Host Interface Test Control Register */
#define BCHP_SDS_ICB_CTL                         0x011002e0 /* Host Interface ICB Control Register */
#define BCHP_SDS_MI2CSA                          0x01100430 /* MI2C Status */
#define BCHP_SDS_BEST                            0x011006d4 /* BERT status register */
#define BCHP_SDS_BLP                             0x011005e0 /* Block length selected by the header processor to attain lock */
#define BCHP_SDS_BNCO                            0x011004b4 /* Baud Loop NCO Contents */
#define BCHP_SDS_BRFO                            0x011004b0 /* Baud Loop Filter Output */
#define BCHP_SDS_CGSTA                           0x01100400 /* Clock Generator Status 0 */
#define BCHP_SDS_CGSTA1                          0x01100404 /* Clock Generator Status 1 */
#define BCHP_SDS_CGSTA2                          0x01100408 /* Clock Generator Status 2 */
#define BCHP_SDS_DST1                            0x01100728 /* diseqc status 1 */
#define BCHP_SDS_DST2                            0x0110072c /* diseqc status 2 */
#define BCHP_SDS_PLHDRSCR1                       0x01100730 /* PL Header Scrambling Sequence 1 */
#define BCHP_SDS_PLHDRSCR2                       0x01100734 /* PL Header Scrambling Sequence 2 */
#define BCHP_SDS_PLHDRSCR3                       0x01100738 /* PL Header Scrambling Sequence 3 */
#define BCHP_SDS_EQSFT                           0x01100550 /* EQ Soft Decisions */
#define BCHP_SDS_FLFO                            0x011004e4 /* Front carrier loop filter output */
#define BCHP_SDS_FRF1                            0x011005d4 /* Carrier frequency offset component due to stepping the IF */
#define BCHP_SDS_FRF2                            0x011005d8 /* Carrier frequency offset component due to the last recursive computation */
#define BCHP_SDS_FRF3                            0x011005dc /* Carrier frequency offset value excluding the IF component */
#define BCHP_SDS_FRSV                            0x01100630 /* RS Digicipher II packet header reserved words */
#define BCHP_SDS_OSIGPN                          0x011001a8 /* Output Interface signature analyzer */
#define BCHP_SDS_MIICRX1                         0x01100428 /* MI2C RX Data Register 1 */
#define BCHP_SDS_MIICRX2                         0x0110042c /* MI2C RX Data Register 2 */
#define BCHP_SDS_STAT                            0x011005e4 /* 24-bit status from the header processor */
#define BCHP_SDS_TPOUT                           0x01100764 /* Testport client mux */
#define BCHP_SDS_TSFT                            0x0110054c /* VLC Advanced FEC Soft Decisions */
#define BCHP_SDS_VCNT                            0x0110060c /* Viterbi decoder integration counter value */
#define BCHP_SDS_VRCV                            0x0110061c /* Viterbi re-encoding register count value */
#define BCHP_SDS_VREC                            0x01100618 /* Viterbi re-encoding register error value */
#define BCHP_SDS_VST                             0x01100614 /* Viterbi decoder internal status monitor */
#define BCHP_SDS_VSTC                            0x01100610 /* Viterbi decoder state change counter values */
#define BCHP_SDS_MBOX_CSR_P                      0x011002e4 /* Host Interface Processor MBOX Config. and Status Register */
#define BCHP_SDS_MBOX_CSR_S                      0x011002f4 /* Host Interface Serial IF MBOX Config. and Status Register */
#define BCHP_SDS_MBOX_DATA_P                     0x011002e8 /* Host Interface Processor MBOX Data Register */
#define BCHP_SDS_MBOX_DATA_S                     0x011002f8 /* Host Interface Serial IF 	 MBOX Data Register */
#define BCHP_SDS_HD16QAM                         0x01100530 /* 16QAM hard decision levels */
#define BCHP_SDS_HD8PSK1                         0x01100524 /* 8psk hard decision level 1 and cos(22.5deg) values */
#define BCHP_SDS_HD8PSK2                         0x01100528 /* 8psk hard decision level 2 and sin(22.5deg) values */
#define BCHP_SDS_ABW                             0x01100484 /* IF and RF AGC loop bandwidths */
#define BCHP_SDS_ADC                             0x01100440 /* ADC Clip Thresholds */
#define BCHP_SDS_ADCTL                           0x011006e0 /* RX A/D Control. */
#define BCHP_SDS_AEST                            0x01100450 /* IQ Imbalance Amplitude Integrator Value */
#define BCHP_SDS_AFECTL                          0x01100464 /* AFE Control MSBs */
#define BCHP_SDS_AFECTL2                         0x01100468 /* AFE Control LSBs */
#define BCHP_SDS_AGF                             0x0110045c /* AGF Gain and Threshold Control */
#define BCHP_SDS_AII                             0x01100488 /* IF AGC integrator */
#define BCHP_SDS_AGI                             0x0110048c /* IF AGC gain threshold */
#define BCHP_SDS_AIT                             0x01100490 /* RF AGC integrator */
#define BCHP_SDS_AGT                             0x01100494 /* RF AGC gain threshold */
#define BCHP_SDS_AGCLI                           0x01100498 /* IF AGC delta-sigma fixed gain value and input select. */
#define BCHP_SDS_DSGIN                           0x01100474 /* DSGIN Register */
#define BCHP_SDS_IAGCTH                          0x01100470 /* Internal tuner AGC threshold */
#define BCHP_SDS_AIF                             0x01100460 /* AGF Integrator Value */
#define BCHP_SDS_ATHR                            0x01100480 /* IF AGC loop threshold */
#define BCHP_SDS_BEIT                            0x011006c0 /* BERT integration period and threshold */
#define BCHP_SDS_BEM1                            0x011006c8 /* BERT 16-QAM or 8-PSK symbol mapping values */
#define BCHP_SDS_BEM2                            0x011006cc /* BERT 16-QAM symbol mapping values */
#define BCHP_SDS_BEM3                            0x011006d0 /* BERT QPSK symbol mapping values */
#define BCHP_SDS_BERC                            0x011006c4 /* BERT error counter value */
#define BCHP_SDS_BERTMR                          0x01100774 /* BERT Timer Start Count */
#define BCHP_SDS_GENTMR1                         0x01100518 /* General Timer 1 Start Count */
#define BCHP_SDS_GENTMR2                         0x0110051c /* General Timer 2 Start Count */
#define BCHP_SDS_XTLTMR                          0x01100434 /* Crystal Timer Start Count */
#define BCHP_SDS_BFOS                            0x011004ac /* Baud Loop Frequency Offset */
#define BCHP_SDS_BLEN                            0x01100580 /* Block length in symbols (Auto Increment) */
#define BCHP_SDS_BRI                             0x011004a8 /* Baud Loop Integrator Value */
#define BCHP_SDS_BRIC                            0x011004a4 /* Baud Loop Integrator Coefficient */
#define BCHP_SDS_BRLC                            0x011004a0 /* Baud Loop Linear Coefficient */
#define BCHP_SDS_BTMR                            0x01100770 /* Baud Clock Timer Start Count */
#define BCHP_SDS_CICC                            0x01100718 /* CIC length */
#define BCHP_SDS_CLCT                            0x01100510 /* Carrier loop lock control */
#define BCHP_SDS_CLHT                            0x01100504 /* Carrier loop lock high threshold value */
#define BCHP_SDS_CLLA                            0x0110050c /* Carrier loop lock accumulator value */
#define BCHP_SDS_CLLT                            0x01100508 /* Carrier loop lock low threshold value */
#define BCHP_SDS_CMA                             0x01100534 /* CMA modulus values */
#define BCHP_SDS_CMATH                           0x01100538 /* CMA Threshold */
#define BCHP_SDS_CRBFD                           0x01100500 /* Carrier loop QAM/8PSK phase detector threshold */
#define BCHP_SDS_DCDSX                           0x0110044c /* DCO Extra Delta-Sigma Control Word */
#define BCHP_SDS_DCO                             0x01100448 /* DCO Integrator Values */
#define BCHP_SDS_DDIO                            0x01100708 /* diseqc general purpose I/O control */
#define BCHP_SDS_DELIF                           0x01100574 /* IF step size */
#define BCHP_SDS_DPTH                            0x01100568 /* Differential peak magnitude threshold */
#define BCHP_SDS_DSCT                            0x01100700 /* misc diseqc controls */
#define BCHP_SDS_DTCT                            0x01100704 /* voltage count and the TX frequency control word */
#define BCHP_SDS_F0B                             0x01100520 /* FFE Coefficient Read/Write */
#define BCHP_SDS_FCIC                            0x0110071c /* CIC1 threshold and majority vote control */
#define BCHP_SDS_FERC                            0x011001a0 /* Output interface mpeg frame error counter */
#define BCHP_SDS_FRC                             0x011001a4 /* Output interface mpeg frame counter */
#define BCHP_SDS_FERR                            0x0110062c /* RS correctable and uncorrectable blocks */
#define BCHP_SDS_FFCNT                           0x01100418 /* Fine Frequency Count */
#define BCHP_SDS_FFLPA                           0x01100514 /* Fine frequency adjustment phase accumulator */
#define BCHP_SDS_FFNORM                          0x0110041c /* Fine Frequency Normalization */
#define BCHP_SDS_FLI                             0x011004d4 /* Front carrier loop integrator value */
#define BCHP_SDS_FLIC                            0x011004c8 /* Set 1 front carrier loop integrator coefficient and scaling values */
#define BCHP_SDS_FLIC1                           0x011004cc /* Set 2 front carrier loop integrator coefficient and scaling values */
#define BCHP_SDS_FLIF                            0x011004d8 /* Front carrier loop IF frequency control word */
#define BCHP_SDS_FLLC                            0x011004c0 /* Set 1 front carrier loop linear coefficient and scaling values */
#define BCHP_SDS_FLLC1                           0x011004c4 /* Set 2 front carrier loop linear coefficient and scaling values */
#define BCHP_SDS_FLPA                            0x011004dc /* Front carrier loop phase accumulator value */
#define BCHP_SDS_FLSW                            0x011004d0 /* Front carrier loop sweep rate */
#define BCHP_SDS_FLTD                            0x011004e0 /* Front carrier loop frequency detector threshold */
#define BCHP_SDS_FMOD                            0x01100628 /* RS Mode */
#define BCHP_SDS_FNRM                            0x0110057c /* Frequency offset inversion control and frequency offset scaling factor */
#define BCHP_SDS_FRF                             0x01100584 /* Carrier frequency offset */
#define BCHP_SDS_FRS                             0x01100624 /* RS sync retention total and bad blocks and sync inverse max */
#define BCHP_SDS_FSYN                            0x01100620 /* RS sync acquisition/retention total and bad headers */
#define BCHP_SDS_H8PSK                           0x01100564 /* H8PSK */
#define BCHP_SDS_HPBP                            0x01100598 /* Internal break-point of Block Length Counter */
#define BCHP_SDS_HPCC0                           0x01100778 /* HPCC0 */
#define BCHP_SDS_HPCC1                           0x0110077c /* HPCC1 */
#define BCHP_SDS_HPCC2                           0x01100780 /* HPCC2 */
#define BCHP_SDS_HPCC3                           0x01100784 /* HPCC3 */
#define BCHP_SDS_HPCC4                           0x01100788 /* HPCC4 */
#define BCHP_SDS_HPCC5                           0x0110078c /* HPCC5 */
#define BCHP_SDS_HPCC6                           0x01100790 /* HPCC6 */
#define BCHP_SDS_HPCC7                           0x01100794 /* HPCC7 */
#define BCHP_SDS_HPDC0                           0x01100798 /* HPDC0 */
#define BCHP_SDS_HPDC1                           0x0110079c /* HPDC1 */
#define BCHP_SDS_HPDC2                           0x011007a0 /* HPDC2 */
#define BCHP_SDS_HPDC3                           0x011007a4 /* HPDC3 */
#define BCHP_SDS_HPDC4                           0x011007a8 /* HPDC4 */
#define BCHP_SDS_HPDC5                           0x011007ac /* HPDC5 */
#define BCHP_SDS_HPDC6                           0x011007b0 /* HPDC6 */
#define BCHP_SDS_HPDC7                           0x011007b4 /* HPDC7 */
#define BCHP_SDS_IRQ                             0x01100594 /* Interrupt enable vector */
#define BCHP_SDS_IRQMSK                          0x0110076c /* Interrupt Mask */
#define BCHP_SDS_IRQRST                          0x01100768 /* Interrupt Status */
#define BCHP_SDS_MGTH                            0x01100570 /* Magnitude difference threshold between consecutive differential peaks */
#define BCHP_SDS_MIICTX1                         0x01100420 /* MI2C TX Data Register 1 */
#define BCHP_SDS_MIICTX2                         0x01100424 /* MI2C TX Data Register 2 */
#define BCHP_SDS_MISC1                           0x0110058c /* TCMAX and TLMAX */
#define BCHP_SDS_MISC2                           0x01100590 /* Equalizer insertion delay to line up 1 of N EARLY. Periodic one-of-n reset. */
#define BCHP_SDS_MSMAX                           0x011005a0 /* MSMMAX, MSNMAX */
#define BCHP_SDS_OFD                             0x0110053c /* EQ off-baud sample delay */
#define BCHP_SDS_OFNSEQ                          0x01100588 /* 1 of N Sequence */
#define BCHP_SDS_OPLL                            0x01100198 /* Output interface NCO clock rate numerator */
#define BCHP_SDS_OPLL2                           0x0110019c /* Output interface NCO clock rate delta */
#define BCHP_SDS_OVRDSEL                         0x011007b8 /* HP Micro Override Selects */
#define BCHP_SDS_SIMAX                           0x011007bc /* Spectral Inversion M/N values */
#define BCHP_SDS_SITHRSH                         0x011007c0 /* Spectral Inversion Thresholds */
#define BCHP_SDS_FFOFF                           0x0110073c /* Fine Frequency Offset */
#define BCHP_SDS_SISTEP                          0x011007c4 /* Spectral Inversion IF Step Size */
#define BCHP_SDS_FFCOEF0                         0x011007c8 /* Fine Frequency Coefficients 0-3 */
#define BCHP_SDS_FFCOEF1                         0x011007cc /* Fine Frequency Coefficients 4-7 */
#define BCHP_SDS_FFCOEF2                         0x011007d0 /* Fine Frequency Coefficients 8-11 */
#define BCHP_SDS_FFCOEF3                         0x011007d4 /* Fine Frequency Coefficients 12-15 */
#define BCHP_SDS_FFCOEF4                         0x011007d8 /* Fine Frequency Coefficients 16-19 */
#define BCHP_SDS_FFCOEF5                         0x011007dc /* Fine Frequency Coefficients 20-23 */
#define BCHP_SDS_FFCOEF6                         0x011007e0 /* Fine Frequency Coefficients 24-27 */
#define BCHP_SDS_PEST                            0x01100454 /* IQ Imbalance Phase Integrator Value */
#define BCHP_SDS_PHDIV1                          0x01100410 /* Phase offset divider 1 and 2 */
#define BCHP_SDS_PHDIV2                          0x01100414 /* Phase offset divider 3 */
#define BCHP_SDS_PLC                             0x011004ec /* 1st set of back carrier loop linear and integrator coefficients and scaling values */
#define BCHP_SDS_PLC1                            0x011004f0 /* 2nd set of back carrier loop linear and integrator coefficients and scaling values */
#define BCHP_SDS_PLCTL                           0x0110040c /* Pilot Control */
#define BCHP_SDS_PLI                             0x011004f8 /* Back carrier loop integrator value */
#define BCHP_SDS_PLPA                            0x011004fc /* Back carrier loop phase accumulator value */
#define BCHP_SDS_PLSW                            0x011004f4 /* Back carrier loop sweep rate */
#define BCHP_SDS_PLTD                            0x011004e8 /* Back carrier loop frequency detector threshold */
#define BCHP_SDS_PSMAX                           0x0110059c /* PSMMAX, PSNMAX */
#define BCHP_SDS_HDRD                            0x011007e4 /* HP Header Symbol I,Q */
#define BCHP_SDS_HDRA                            0x011007e8 /* HP Header Symbol Memory Address */
#define BCHP_SDS_FRF4                            0x011007ec /* Carrier frequency offset value calculated by DAFE during receiver locked state */
#define BCHP_SDS_PVMAX                           0x011005a4 /* PVMMAX, PVNMAX */
#define BCHP_SDS_Q15T                            0x011006e4 /* Quiet 15ms and auto control word timing */
#define BCHP_SDS_QPSK                            0x0110052c /* QPSK hard decision level */
#define BCHP_SDS_RBDT                            0x011006f4 /* RX low duty min and bit timing */
#define BCHP_SDS_RERT                            0x011006fc /* RX end reply timing and voltage top/bottom levels */
#define BCHP_SDS_RLMAX                           0x011005b0 /* RLMMAX, RLNMAX */
#define BCHP_SDS_RTDC1                           0x0110070c /* RX clip thresholds and testport control */
#define BCHP_SDS_RTDC2                           0x01100710 /* RX noise integration control */
#define BCHP_SDS_RXBT                            0x011006ec /* RX bit max/min timing */
#define BCHP_SDS_RXRT                            0x011006f0 /* RX max cycle and reply timing */
#define BCHP_SDS_SCIC                            0x01100720 /* CIC2 threshold and majority vote control */
#define BCHP_SDS_SFTDLY                          0x01100560 /* SFTDLY */
#define BCHP_SDS_SLEW                            0x011006f8 /* Slew rate control and TOA to TOD timing */
#define BCHP_SDS_SNRE                            0x011006b0 /* SNR Estimate. */
#define BCHP_SDS_SNRHT                           0x011006a8 /* SNR Estimator high threshold. */
#define BCHP_SDS_SNRLT                           0x011006ac /* SNR Estimator low threshold. */
#define BCHP_SDS_TCMAX                           0x011005a8 /* TCMMAX, TCNMAX */
#define BCHP_SDS_TCTL                            0x01100714 /* TOA/TOD control */
#define BCHP_SDS_TLMAX                           0x011005ac /* TLMMAX, TLNMAX */
#define BCHP_SDS_TMTH                            0x0110056c /* Time offset threshold between two consecutive differential peaks */
#define BCHP_SDS_TNRM                            0x01100578 /* Timing offset inversion control and timing offset scaling value */
#define BCHP_SDS_TPCTL1                          0x01100754 /* Testport control register 1 */
#define BCHP_SDS_TPCTL2                          0x01100758 /* Testport control register 2 */
#define BCHP_SDS_TPCTL3                          0x0110075c /* Testport control register 3 */
#define BCHP_SDS_TPDIR                           0x01100740 /* Testport I/O direction register */
#define BCHP_SDS_TPDS                            0x01100750 /* Testport data select register */
#define BCHP_SDS_TPODS3                          0x0110074c /* Testport output data select register 3 */
#define BCHP_SDS_TPWC                            0x011006e8 /* Tone absent timing, TX PWK period and one/zero on counts */
#define BCHP_SDS_TSTM                            0x01100724 /* TOA/TOD or testport status */
#define BCHP_SDS_V0                              0x011005e8 /* Viterbi decoder sync error threshold 0 (DVB/DIRECTV rate 1/2, DC rate 5/11) */
#define BCHP_SDS_V1                              0x011005ec /* Viterbi decoder sync error threshold 1 (DVB/DIRECTV rate 2/3, DC rate 1/2) */
#define BCHP_SDS_V2                              0x011005f0 /* Viterbi decoder sync error threshold 2 (DVB/DIRECTV rate 3/4, DC rate 3/5) */
#define BCHP_SDS_V3                              0x011005f4 /* Viterbi decoder sync error threshold 3 (DVB/DIRECTV rate 5/6, DC rate 2/3) */
#define BCHP_SDS_V4                              0x011005f8 /* Viterbi decoder sync error threshold 4 (DVB/DIRECTV rate 6/7, DC rate 3/4) */
#define BCHP_SDS_V5                              0x011005fc /* Viterbi decoder sync error threshold 5 (DVB/DIRECTV rate 7/8, DC rate 4/5) */
#define BCHP_SDS_V6                              0x01100600 /* Viterbi decoder sync error threshold 6 (DVB/DIRECTV unused, DC rate 5/6) */
#define BCHP_SDS_V7                              0x01100604 /* Viterbi decoder sync error threshold 7 (DVB/DIRECTV unused, DC rate 7/8) */
#define BCHP_SDS_VCOS                            0x01100548 /* VLC 8PSK and QPSK levels */
#define BCHP_SDS_VINT                            0x01100608 /* Viterbi decoder sync integration period */
#define BCHP_SDS_VLCI                            0x01100540 /* VLC I-rail Gain */
#define BCHP_SDS_VLCQ                            0x01100544 /* VLC Q-rail Gain */
#define BCHP_SDS_XSEED                           0x01100554 /* Physical Layer Descrambler Seed */
#define BCHP_SDS_XTAP1                           0x01100558 /* Physical Layer Descrambler x1 */
#define BCHP_SDS_XTAP2                           0x0110055c /* Physical Layer Descrambler x2 */
#define BCHP_SDS_FNRMR                           0x011006dc /* Alternate frequency offset scaling factor */
#define BCHP_SDS_LUPD                            0x011004b8 /* Carrier loop PD loop-up-table memory read/write data */
#define BCHP_SDS_LUPA                            0x011004bc /* Carrier loop PD loop-up-table memory read/write address */
#define BCHP_SDS_MEMTMR0                         0x011003b0 /* TM registers for sds_receiver */
#define BCHP_SDS_MEMTMR1                         0x011003b4 /* TM registers for sds_receiver */
#define BCHP_SDS_SPLL_NDIV_INT                   0x011002c0 /* Sample Clock PLL Feedback Divider Integer Control */
#define BCHP_SDS_SPLL_NDIV_FRAC                  0x011002c4 /* Sample Clock PLL Feedback Divider Fractional Control */
#define BCHP_SDS_SPLL_MPDIV                      0x011002c8 /* Sample Clock PLL Divider Control */
#define BCHP_SDS_SPLL_CTRL1                      0x011002cc /* Sample Clock PLL Control 1 */
#define BCHP_SDS_SPLL_CTRL0                      0x011002d0 /* Sample Clock PLL Control 0 */
#define BCHP_SDS_SPLL_MODE                       0x011002d4 /* Sample Clock PLL Mode Control */
#define BCHP_SDS_SPLL_PWRDN                      0x011002d8 /* Sample Clock PLL Power Down Control */
#define BCHP_SDS_SPLL_RST                        0x011002dc /* Sample Clock PLL Reset Control */
#define BCHP_SDS_DFT_CTRL0                       0x01100300 /* DFT Control 0 */
#define BCHP_SDS_DFT_CTRL1                       0x01100304 /* DFT Control 1 */
#define BCHP_SDS_DFT_RANGE_START                 0x01100308 /* DFT Starting Bin */
#define BCHP_SDS_DFT_RANGE_END                   0x0110030c /* DFT Ending Bin */
#define BCHP_SDS_DFT_DDFS_FCW                    0x01100310 /* DFT DDFS Frequency Control Word */
#define BCHP_SDS_DFT_PEAK_POW                    0x01100314 /* DFT Peak Power */
#define BCHP_SDS_DFT_PEAK_BIN                    0x01100318 /* DFT Peak Bin */
#define BCHP_SDS_DFT_TOTAL_POW                   0x0110031c /* DFT Total Power */
#define BCHP_SDS_DFT_MEM_RADDR                   0x01100320 /* DFT Bin Memory Read Address */
#define BCHP_SDS_DFT_MEM_RDATA                   0x01100324 /* DFT Bin Memory Read Data */
#define BCHP_SDS_NTCH_CTRL                       0x011003c0 /* Notch Filter Control */
#define BCHP_SDS_NTCH_FCWADJ_SCL                 0x011003c4 /* Notch Filter FCW Adjustment Scale */
#define BCHP_SDS_NTCH_FCW0                       0x011003c8 /* Notch Filter 0 DDFS Frequency Control Word */
#define BCHP_SDS_NTCH_FCW1                       0x011003cc /* Notch Filter 1 DDFS Frequency Control Word */
#define BCHP_SDS_NTCH_FCW2                       0x011003d0 /* Notch Filter 2 DDFS Frequency Control Word */
#define BCHP_SDS_NTCH_FCW3                       0x011003d4 /* Notch Filter DDFS Combined Frequency Control Word */
#define BCHP_SDS_NTCH_DCO0_INT                   0x011003d8 /* Notch Filter 0 BB DC Canceller Loop Integrator */
#define BCHP_SDS_NTCH_DCO1_INT                   0x011003dc /* Notch Filter 1 BB DC Canceller Loop Integrator */
#define BCHP_SDS_NTCH_DCO2_INT                   0x011003e0 /* Notch Filter 2 BB DC Canceller Loop Integrator */
#define BCHP_SDS_BRSW                            0x0110049c /* Baud Loop Sweep Configuration */
#define BCHP_SDS_SDSLEN                          0x011007f0 /* Soft Decision Signature Analyzer Symbol Length */
#define BCHP_SDS_SDSIG                           0x011007f4 /* Soft Decision Signature Analyzer Output */
#define BCHP_SDS_CLFBCTL                         0x011000b4 /* Forward Backward Loop Control */
#define BCHP_SDS_CLFBCTL2                        0x011000b8 /* Forward Backward Loop Bypass Control */
#define BCHP_SDS_FBLC                            0x011006b4 /* Forward Backward Loop Filter Coefficient */
#define BCHP_SDS_FBLI                            0x011006b8 /* Forward Backward Loop Filter Integrator */
#define BCHP_SDS_FBPA                            0x011006bc /* Forward Backward Loop Phase Accumulator */

/***************************************************************************
 *ADCDBIT - ADC Data Format Control
 ***************************************************************************/
/* SDS :: ADCDBIT :: reserved0 [31:08] */
#define BCHP_SDS_ADCDBIT_reserved0_MASK                            0xffffff00
#define BCHP_SDS_ADCDBIT_reserved0_SHIFT                           8

/* SDS :: ADCDBIT :: reserved_for_eco1 [07:05] */
#define BCHP_SDS_ADCDBIT_reserved_for_eco1_MASK                    0x000000e0
#define BCHP_SDS_ADCDBIT_reserved_for_eco1_SHIFT                   5

/* SDS :: ADCDBIT :: ob_tc [04:04] */
#define BCHP_SDS_ADCDBIT_ob_tc_MASK                                0x00000010
#define BCHP_SDS_ADCDBIT_ob_tc_SHIFT                               4

/* SDS :: ADCDBIT :: zero_ctl [03:00] */
#define BCHP_SDS_ADCDBIT_zero_ctl_MASK                             0x0000000f
#define BCHP_SDS_ADCDBIT_zero_ctl_SHIFT                            0

/***************************************************************************
 *ADCPCLP - ADC Clip Detection Control
 ***************************************************************************/
/* SDS :: ADCPCLP :: reserved0 [31:08] */
#define BCHP_SDS_ADCPCLP_reserved0_MASK                            0xffffff00
#define BCHP_SDS_ADCPCLP_reserved0_SHIFT                           8

/* SDS :: ADCPCLP :: reserved_for_eco1 [07:05] */
#define BCHP_SDS_ADCPCLP_reserved_for_eco1_MASK                    0x000000e0
#define BCHP_SDS_ADCPCLP_reserved_for_eco1_SHIFT                   5

/* SDS :: ADCPCLP :: q_noclip [04:04] */
#define BCHP_SDS_ADCPCLP_q_noclip_MASK                             0x00000010
#define BCHP_SDS_ADCPCLP_q_noclip_SHIFT                            4

/* SDS :: ADCPCLP :: i_noclip [03:03] */
#define BCHP_SDS_ADCPCLP_i_noclip_MASK                             0x00000008
#define BCHP_SDS_ADCPCLP_i_noclip_SHIFT                            3

/* SDS :: ADCPCLP :: reserved_for_eco2 [02:02] */
#define BCHP_SDS_ADCPCLP_reserved_for_eco2_MASK                    0x00000004
#define BCHP_SDS_ADCPCLP_reserved_for_eco2_SHIFT                   2

/* SDS :: ADCPCLP :: iq_qi [01:01] */
#define BCHP_SDS_ADCPCLP_iq_qi_MASK                                0x00000002
#define BCHP_SDS_ADCPCLP_iq_qi_SHIFT                               1

/* SDS :: ADCPCLP :: adc_int [00:00] */
#define BCHP_SDS_ADCPCLP_adc_int_MASK                              0x00000001
#define BCHP_SDS_ADCPCLP_adc_int_SHIFT                             0

/***************************************************************************
 *ADCPCTL - ADC Capture Control
 ***************************************************************************/
/* SDS :: ADCPCTL :: reserved0 [31:08] */
#define BCHP_SDS_ADCPCTL_reserved0_MASK                            0xffffff00
#define BCHP_SDS_ADCPCTL_reserved0_SHIFT                           8

/* SDS :: ADCPCTL :: smpl8_mode [07:07] */
#define BCHP_SDS_ADCPCTL_smpl8_mode_MASK                           0x00000080
#define BCHP_SDS_ADCPCTL_smpl8_mode_SHIFT                          7

/* SDS :: ADCPCTL :: iq_phase_sel [06:06] */
#define BCHP_SDS_ADCPCTL_iq_phase_sel_MASK                         0x00000040
#define BCHP_SDS_ADCPCTL_iq_phase_sel_SHIFT                        6

/* SDS :: ADCPCTL :: clkinv [05:05] */
#define BCHP_SDS_ADCPCTL_clkinv_MASK                               0x00000020
#define BCHP_SDS_ADCPCTL_clkinv_SHIFT                              5

/* SDS :: ADCPCTL :: q_nofifo [04:04] */
#define BCHP_SDS_ADCPCTL_q_nofifo_MASK                             0x00000010
#define BCHP_SDS_ADCPCTL_q_nofifo_SHIFT                            4

/* SDS :: ADCPCTL :: i_nofifo [03:03] */
#define BCHP_SDS_ADCPCTL_i_nofifo_MASK                             0x00000008
#define BCHP_SDS_ADCPCTL_i_nofifo_SHIFT                            3

/* SDS :: ADCPCTL :: Insel [02:01] */
#define BCHP_SDS_ADCPCTL_Insel_MASK                                0x00000006
#define BCHP_SDS_ADCPCTL_Insel_SHIFT                               1

/* SDS :: ADCPCTL :: Reset [00:00] */
#define BCHP_SDS_ADCPCTL_Reset_MASK                                0x00000001
#define BCHP_SDS_ADCPCTL_Reset_SHIFT                               0

/***************************************************************************
 *AFECTL1 - AFE Control
 ***************************************************************************/
/* SDS :: AFECTL1 :: reserved0 [31:08] */
#define BCHP_SDS_AFECTL1_reserved0_MASK                            0xffffff00
#define BCHP_SDS_AFECTL1_reserved0_SHIFT                           8

/* SDS :: AFECTL1 :: reserved_for_eco1 [07:07] */
#define BCHP_SDS_AFECTL1_reserved_for_eco1_MASK                    0x00000080
#define BCHP_SDS_AFECTL1_reserved_for_eco1_SHIFT                   7

/* SDS :: AFECTL1 :: sdsafe_pgactrl [06:04] */
#define BCHP_SDS_AFECTL1_sdsafe_pgactrl_MASK                       0x00000070
#define BCHP_SDS_AFECTL1_sdsafe_pgactrl_SHIFT                      4

/* SDS :: AFECTL1 :: reserved_for_eco2 [03:02] */
#define BCHP_SDS_AFECTL1_reserved_for_eco2_MASK                    0x0000000c
#define BCHP_SDS_AFECTL1_reserved_for_eco2_SHIFT                   2

/* SDS :: AFECTL1 :: sdsafe_clksel [01:01] */
#define BCHP_SDS_AFECTL1_sdsafe_clksel_MASK                        0x00000002
#define BCHP_SDS_AFECTL1_sdsafe_clksel_SHIFT                       1

/* SDS :: AFECTL1 :: sdsafe_pwrdn [00:00] */
#define BCHP_SDS_AFECTL1_sdsafe_pwrdn_MASK                         0x00000001
#define BCHP_SDS_AFECTL1_sdsafe_pwrdn_SHIFT                        0

/***************************************************************************
 *AGCMISC - Misc AGC Control
 ***************************************************************************/
/* SDS :: AGCMISC :: reserved0 [31:08] */
#define BCHP_SDS_AGCMISC_reserved0_MASK                            0xffffff00
#define BCHP_SDS_AGCMISC_reserved0_SHIFT                           8

/* SDS :: AGCMISC :: reserved_for_eco1 [07:07] */
#define BCHP_SDS_AGCMISC_reserved_for_eco1_MASK                    0x00000080
#define BCHP_SDS_AGCMISC_reserved_for_eco1_SHIFT                   7

/* SDS :: AGCMISC :: SWAPIT [06:06] */
#define BCHP_SDS_AGCMISC_SWAPIT_MASK                               0x00000040
#define BCHP_SDS_AGCMISC_SWAPIT_SHIFT                              6

/* SDS :: AGCMISC :: USEIORQ [05:05] */
#define BCHP_SDS_AGCMISC_USEIORQ_MASK                              0x00000020
#define BCHP_SDS_AGCMISC_USEIORQ_SHIFT                             5

/* SDS :: AGCMISC :: USEQ [04:04] */
#define BCHP_SDS_AGCMISC_USEQ_MASK                                 0x00000010
#define BCHP_SDS_AGCMISC_USEQ_SHIFT                                4

/* SDS :: AGCMISC :: reserved_for_eco2 [03:03] */
#define BCHP_SDS_AGCMISC_reserved_for_eco2_MASK                    0x00000008
#define BCHP_SDS_AGCMISC_reserved_for_eco2_SHIFT                   3

/* SDS :: AGCMISC :: FRZHLD [02:02] */
#define BCHP_SDS_AGCMISC_FRZHLD_MASK                               0x00000004
#define BCHP_SDS_AGCMISC_FRZHLD_SHIFT                              2

/* SDS :: AGCMISC :: USEST [01:01] */
#define BCHP_SDS_AGCMISC_USEST_MASK                                0x00000002
#define BCHP_SDS_AGCMISC_USEST_SHIFT                               1

/* SDS :: AGCMISC :: STATUS [00:00] */
#define BCHP_SDS_AGCMISC_STATUS_MASK                               0x00000001
#define BCHP_SDS_AGCMISC_STATUS_SHIFT                              0

/***************************************************************************
 *AGFCTL - Automatic Fine Gain Control
 ***************************************************************************/
/* SDS :: AGFCTL :: reserved0 [31:08] */
#define BCHP_SDS_AGFCTL_reserved0_MASK                             0xffffff00
#define BCHP_SDS_AGFCTL_reserved0_SHIFT                            8

/* SDS :: AGFCTL :: use_status [07:07] */
#define BCHP_SDS_AGFCTL_use_status_MASK                            0x00000080
#define BCHP_SDS_AGFCTL_use_status_SHIFT                           7

/* SDS :: AGFCTL :: Status [06:06] */
#define BCHP_SDS_AGFCTL_Status_MASK                                0x00000040
#define BCHP_SDS_AGFCTL_Status_SHIFT                               6

/* SDS :: AGFCTL :: reserved_for_eco1 [05:03] */
#define BCHP_SDS_AGFCTL_reserved_for_eco1_MASK                     0x00000038
#define BCHP_SDS_AGFCTL_reserved_for_eco1_SHIFT                    3

/* SDS :: AGFCTL :: agf_frz [02:02] */
#define BCHP_SDS_AGFCTL_agf_frz_MASK                               0x00000004
#define BCHP_SDS_AGFCTL_agf_frz_SHIFT                              2

/* SDS :: AGFCTL :: agf_byp [01:01] */
#define BCHP_SDS_AGFCTL_agf_byp_MASK                               0x00000002
#define BCHP_SDS_AGFCTL_agf_byp_SHIFT                              1

/* SDS :: AGFCTL :: agf_rst [00:00] */
#define BCHP_SDS_AGFCTL_agf_rst_MASK                               0x00000001
#define BCHP_SDS_AGFCTL_agf_rst_SHIFT                              0

/***************************************************************************
 *AGICTL - IF AGC Control
 ***************************************************************************/
/* SDS :: AGICTL :: reserved0 [31:08] */
#define BCHP_SDS_AGICTL_reserved0_MASK                             0xffffff00
#define BCHP_SDS_AGICTL_reserved0_SHIFT                            8

/* SDS :: AGICTL :: reserved_for_eco1 [07:06] */
#define BCHP_SDS_AGICTL_reserved_for_eco1_MASK                     0x000000c0
#define BCHP_SDS_AGICTL_reserved_for_eco1_SHIFT                    6

/* SDS :: AGICTL :: DSGISELI [05:05] */
#define BCHP_SDS_AGICTL_DSGISELI_MASK                              0x00000020
#define BCHP_SDS_AGICTL_DSGISELI_SHIFT                             5

/* SDS :: AGICTL :: DSGRSTI [04:04] */
#define BCHP_SDS_AGICTL_DSGRSTI_MASK                               0x00000010
#define BCHP_SDS_AGICTL_DSGRSTI_SHIFT                              4

/* SDS :: AGICTL :: AGIPOS [03:03] */
#define BCHP_SDS_AGICTL_AGIPOS_MASK                                0x00000008
#define BCHP_SDS_AGICTL_AGIPOS_SHIFT                               3

/* SDS :: AGICTL :: AGIZ [02:02] */
#define BCHP_SDS_AGICTL_AGIZ_MASK                                  0x00000004
#define BCHP_SDS_AGICTL_AGIZ_SHIFT                                 2

/* SDS :: AGICTL :: FREEZE [01:01] */
#define BCHP_SDS_AGICTL_FREEZE_MASK                                0x00000002
#define BCHP_SDS_AGICTL_FREEZE_SHIFT                               1

/* SDS :: AGICTL :: RESET [00:00] */
#define BCHP_SDS_AGICTL_RESET_MASK                                 0x00000001
#define BCHP_SDS_AGICTL_RESET_SHIFT                                0

/***************************************************************************
 *AGTCTL - RF AGC Control
 ***************************************************************************/
/* SDS :: AGTCTL :: reserved0 [31:08] */
#define BCHP_SDS_AGTCTL_reserved0_MASK                             0xffffff00
#define BCHP_SDS_AGTCTL_reserved0_SHIFT                            8

/* SDS :: AGTCTL :: reserved_for_eco1 [07:06] */
#define BCHP_SDS_AGTCTL_reserved_for_eco1_MASK                     0x000000c0
#define BCHP_SDS_AGTCTL_reserved_for_eco1_SHIFT                    6

/* SDS :: AGTCTL :: DSGISELT [05:05] */
#define BCHP_SDS_AGTCTL_DSGISELT_MASK                              0x00000020
#define BCHP_SDS_AGTCTL_DSGISELT_SHIFT                             5

/* SDS :: AGTCTL :: DSGRSTT [04:04] */
#define BCHP_SDS_AGTCTL_DSGRSTT_MASK                               0x00000010
#define BCHP_SDS_AGTCTL_DSGRSTT_SHIFT                              4

/* SDS :: AGTCTL :: AGIPOS [03:03] */
#define BCHP_SDS_AGTCTL_AGIPOS_MASK                                0x00000008
#define BCHP_SDS_AGTCTL_AGIPOS_SHIFT                               3

/* SDS :: AGTCTL :: AGIZ [02:02] */
#define BCHP_SDS_AGTCTL_AGIZ_MASK                                  0x00000004
#define BCHP_SDS_AGTCTL_AGIZ_SHIFT                                 2

/* SDS :: AGTCTL :: FREEZE [01:01] */
#define BCHP_SDS_AGTCTL_FREEZE_MASK                                0x00000002
#define BCHP_SDS_AGTCTL_FREEZE_SHIFT                               1

/* SDS :: AGTCTL :: RESET [00:00] */
#define BCHP_SDS_AGTCTL_RESET_MASK                                 0x00000001
#define BCHP_SDS_AGTCTL_RESET_SHIFT                                0

/***************************************************************************
 *AUXID - Auxiliary ID
 ***************************************************************************/
/* SDS :: AUXID :: reserved0 [31:08] */
#define BCHP_SDS_AUXID_reserved0_MASK                              0xffffff00
#define BCHP_SDS_AUXID_reserved0_SHIFT                             8

/* SDS :: AUXID :: auxid [07:00] */
#define BCHP_SDS_AUXID_auxid_MASK                                  0x000000ff
#define BCHP_SDS_AUXID_auxid_SHIFT                                 0

/***************************************************************************
 *BCKTMR - Timer Control
 ***************************************************************************/
/* SDS :: BCKTMR :: reserved0 [31:08] */
#define BCHP_SDS_BCKTMR_reserved0_MASK                             0xffffff00
#define BCHP_SDS_BCKTMR_reserved0_SHIFT                            8

/* SDS :: BCKTMR :: reserved_for_eco1 [07:06] */
#define BCHP_SDS_BCKTMR_reserved_for_eco1_MASK                     0x000000c0
#define BCHP_SDS_BCKTMR_reserved_for_eco1_SHIFT                    6

/* SDS :: BCKTMR :: xtltm_en [05:05] */
#define BCHP_SDS_BCKTMR_xtltm_en_MASK                              0x00000020
#define BCHP_SDS_BCKTMR_xtltm_en_SHIFT                             5

/* SDS :: BCKTMR :: gentm_en2 [04:04] */
#define BCHP_SDS_BCKTMR_gentm_en2_MASK                             0x00000010
#define BCHP_SDS_BCKTMR_gentm_en2_SHIFT                            4

/* SDS :: BCKTMR :: gentm_en1 [03:03] */
#define BCHP_SDS_BCKTMR_gentm_en1_MASK                             0x00000008
#define BCHP_SDS_BCKTMR_gentm_en1_SHIFT                            3

/* SDS :: BCKTMR :: brtm_en [02:02] */
#define BCHP_SDS_BCKTMR_brtm_en_MASK                               0x00000004
#define BCHP_SDS_BCKTMR_brtm_en_SHIFT                              2

/* SDS :: BCKTMR :: btm_en [01:01] */
#define BCHP_SDS_BCKTMR_btm_en_MASK                                0x00000002
#define BCHP_SDS_BCKTMR_btm_en_SHIFT                               1

/* SDS :: BCKTMR :: btmmd [00:00] */
#define BCHP_SDS_BCKTMR_btmmd_MASK                                 0x00000001
#define BCHP_SDS_BCKTMR_btmmd_SHIFT                                0

/***************************************************************************
 *BERCTLA - BERT Control Register 1
 ***************************************************************************/
/* SDS :: BERCTLA :: reserved0 [31:08] */
#define BCHP_SDS_BERCTLA_reserved0_MASK                            0xffffff00
#define BCHP_SDS_BERCTLA_reserved0_SHIFT                           8

/* SDS :: BERCTLA :: BERIQR [07:04] */
#define BCHP_SDS_BERCTLA_BERIQR_MASK                               0x000000f0
#define BCHP_SDS_BERCTLA_BERIQR_SHIFT                              4

/* SDS :: BERCTLA :: BERRMD [03:03] */
#define BCHP_SDS_BERCTLA_BERRMD_MASK                               0x00000008
#define BCHP_SDS_BERCTLA_BERRMD_SHIFT                              3

/* SDS :: BERCTLA :: BERMOD [02:02] */
#define BCHP_SDS_BERCTLA_BERMOD_MASK                               0x00000004
#define BCHP_SDS_BERCTLA_BERMOD_SHIFT                              2

/* SDS :: BERCTLA :: BERINV [01:01] */
#define BCHP_SDS_BERCTLA_BERINV_MASK                               0x00000002
#define BCHP_SDS_BERCTLA_BERINV_SHIFT                              1

/* SDS :: BERCTLA :: BERSEQ [00:00] */
#define BCHP_SDS_BERCTLA_BERSEQ_MASK                               0x00000001
#define BCHP_SDS_BERCTLA_BERSEQ_SHIFT                              0

/***************************************************************************
 *BERCTLB - BERT Control Register 2
 ***************************************************************************/
/* SDS :: BERCTLB :: reserved0 [31:08] */
#define BCHP_SDS_BERCTLB_reserved0_MASK                            0xffffff00
#define BCHP_SDS_BERCTLB_reserved0_SHIFT                           8

/* SDS :: BERCTLB :: BERSRC [07:04] */
#define BCHP_SDS_BERCTLB_BERSRC_MASK                               0x000000f0
#define BCHP_SDS_BERCTLB_BERSRC_SHIFT                              4

/* SDS :: BERCTLB :: BERPSV [03:03] */
#define BCHP_SDS_BERCTLB_BERPSV_MASK                               0x00000008
#define BCHP_SDS_BERCTLB_BERPSV_SHIFT                              3

/* SDS :: BERCTLB :: BEREXT [02:02] */
#define BCHP_SDS_BERCTLB_BEREXT_MASK                               0x00000004
#define BCHP_SDS_BERCTLB_BEREXT_SHIFT                              2

/* SDS :: BERCTLB :: BERCEN [01:01] */
#define BCHP_SDS_BERCTLB_BERCEN_MASK                               0x00000002
#define BCHP_SDS_BERCTLB_BERCEN_SHIFT                              1

/* SDS :: BERCTLB :: BERRST [00:00] */
#define BCHP_SDS_BERCTLB_BERRST_MASK                               0x00000001
#define BCHP_SDS_BERCTLB_BERRST_SHIFT                              0

/***************************************************************************
 *BLCPTH - Baud Loop Clip Threshold
 ***************************************************************************/
/* SDS :: BLCPTH :: reserved0 [31:08] */
#define BCHP_SDS_BLCPTH_reserved0_MASK                             0xffffff00
#define BCHP_SDS_BLCPTH_reserved0_SHIFT                            8

/* SDS :: BLCPTH :: clip_thd [07:00] */
#define BCHP_SDS_BLCPTH_clip_thd_MASK                              0x000000ff
#define BCHP_SDS_BLCPTH_clip_thd_SHIFT                             0

/***************************************************************************
 *BLPCTL1 - Baud Loop Control 1
 ***************************************************************************/
/* SDS :: BLPCTL1 :: reserved0 [31:08] */
#define BCHP_SDS_BLPCTL1_reserved0_MASK                            0xffffff00
#define BCHP_SDS_BLPCTL1_reserved0_SHIFT                           8

/* SDS :: BLPCTL1 :: pd_ovd [07:07] */
#define BCHP_SDS_BLPCTL1_pd_ovd_MASK                               0x00000080
#define BCHP_SDS_BLPCTL1_pd_ovd_SHIFT                              7

/* SDS :: BLPCTL1 :: pd_stat [06:06] */
#define BCHP_SDS_BLPCTL1_pd_stat_MASK                              0x00000040
#define BCHP_SDS_BLPCTL1_pd_stat_SHIFT                             6

/* SDS :: BLPCTL1 :: zr_stat [05:05] */
#define BCHP_SDS_BLPCTL1_zr_stat_MASK                              0x00000020
#define BCHP_SDS_BLPCTL1_zr_stat_SHIFT                             5

/* SDS :: BLPCTL1 :: blp_freeze [04:04] */
#define BCHP_SDS_BLPCTL1_blp_freeze_MASK                           0x00000010
#define BCHP_SDS_BLPCTL1_blp_freeze_SHIFT                          4

/* SDS :: BLPCTL1 :: oqpsk [03:03] */
#define BCHP_SDS_BLPCTL1_oqpsk_MASK                                0x00000008
#define BCHP_SDS_BLPCTL1_oqpsk_SHIFT                               3

/* SDS :: BLPCTL1 :: pass_q [02:02] */
#define BCHP_SDS_BLPCTL1_pass_q_MASK                               0x00000004
#define BCHP_SDS_BLPCTL1_pass_q_SHIFT                              2

/* SDS :: BLPCTL1 :: pass_i [01:01] */
#define BCHP_SDS_BLPCTL1_pass_i_MASK                               0x00000002
#define BCHP_SDS_BLPCTL1_pass_i_SHIFT                              1

/* SDS :: BLPCTL1 :: blp_en [00:00] */
#define BCHP_SDS_BLPCTL1_blp_en_MASK                               0x00000001
#define BCHP_SDS_BLPCTL1_blp_en_SHIFT                              0

/***************************************************************************
 *BLPCTL2 - Baud Loop Control 2
 ***************************************************************************/
/* SDS :: BLPCTL2 :: reserved0 [31:08] */
#define BCHP_SDS_BLPCTL2_reserved0_MASK                            0xffffff00
#define BCHP_SDS_BLPCTL2_reserved0_SHIFT                           8

/* SDS :: BLPCTL2 :: x2_vclk [07:07] */
#define BCHP_SDS_BLPCTL2_x2_vclk_MASK                              0x00000080
#define BCHP_SDS_BLPCTL2_x2_vclk_SHIFT                             7

/* SDS :: BLPCTL2 :: ip_sel [06:06] */
#define BCHP_SDS_BLPCTL2_ip_sel_MASK                               0x00000040
#define BCHP_SDS_BLPCTL2_ip_sel_SHIFT                              6

/* SDS :: BLPCTL2 :: bl_dec_sel [05:05] */
#define BCHP_SDS_BLPCTL2_bl_dec_sel_MASK                           0x00000020
#define BCHP_SDS_BLPCTL2_bl_dec_sel_SHIFT                          5

/* SDS :: BLPCTL2 :: i_mu_offen [04:04] */
#define BCHP_SDS_BLPCTL2_i_mu_offen_MASK                           0x00000010
#define BCHP_SDS_BLPCTL2_i_mu_offen_SHIFT                          4

/* SDS :: BLPCTL2 :: q_mu_offen [03:03] */
#define BCHP_SDS_BLPCTL2_q_mu_offen_MASK                           0x00000008
#define BCHP_SDS_BLPCTL2_q_mu_offen_SHIFT                          3

/* SDS :: BLPCTL2 :: blp_obw [02:01] */
#define BCHP_SDS_BLPCTL2_blp_obw_MASK                              0x00000006
#define BCHP_SDS_BLPCTL2_blp_obw_SHIFT                             1

/* SDS :: BLPCTL2 :: blp_rst [00:00] */
#define BCHP_SDS_BLPCTL2_blp_rst_MASK                              0x00000001
#define BCHP_SDS_BLPCTL2_blp_rst_SHIFT                             0

/***************************************************************************
 *BLPCTL3 - Baud Loop Control 3
 ***************************************************************************/
/* SDS :: BLPCTL3 :: reserved0 [31:08] */
#define BCHP_SDS_BLPCTL3_reserved0_MASK                            0xffffff00
#define BCHP_SDS_BLPCTL3_reserved0_SHIFT                           8

/* SDS :: BLPCTL3 :: tv_dly [07:05] */
#define BCHP_SDS_BLPCTL3_tv_dly_MASK                               0x000000e0
#define BCHP_SDS_BLPCTL3_tv_dly_SHIFT                              5

/* SDS :: BLPCTL3 :: reserved_for_eco1 [04:03] */
#define BCHP_SDS_BLPCTL3_reserved_for_eco1_MASK                    0x00000018
#define BCHP_SDS_BLPCTL3_reserved_for_eco1_SHIFT                   3

/* SDS :: BLPCTL3 :: tv_dly_ov [02:02] */
#define BCHP_SDS_BLPCTL3_tv_dly_ov_MASK                            0x00000004
#define BCHP_SDS_BLPCTL3_tv_dly_ov_SHIFT                           2

/* SDS :: BLPCTL3 :: mu_phase [01:01] */
#define BCHP_SDS_BLPCTL3_mu_phase_MASK                             0x00000002
#define BCHP_SDS_BLPCTL3_mu_phase_SHIFT                            1

/* SDS :: BLPCTL3 :: use_valid [00:00] */
#define BCHP_SDS_BLPCTL3_use_valid_MASK                            0x00000001
#define BCHP_SDS_BLPCTL3_use_valid_SHIFT                           0

/***************************************************************************
 *BLSCCP - HP Block Length Scale
 ***************************************************************************/
/* SDS :: BLSCCP :: reserved0 [31:08] */
#define BCHP_SDS_BLSCCP_reserved0_MASK                             0xffffff00
#define BCHP_SDS_BLSCCP_reserved0_SHIFT                            8

/* SDS :: BLSCCP :: BLSCALE [07:04] */
#define BCHP_SDS_BLSCCP_BLSCALE_MASK                               0x000000f0
#define BCHP_SDS_BLSCCP_BLSCALE_SHIFT                              4

/* SDS :: BLSCCP :: Reservew [03:00] */
#define BCHP_SDS_BLSCCP_Reservew_MASK                              0x0000000f
#define BCHP_SDS_BLSCCP_Reservew_SHIFT                             0

/***************************************************************************
 *CGCTL1 - Clock Generator Control 1
 ***************************************************************************/
/* SDS :: CGCTL1 :: reserved0 [31:08] */
#define BCHP_SDS_CGCTL1_reserved0_MASK                             0xffffff00
#define BCHP_SDS_CGCTL1_reserved0_SHIFT                            8

/* SDS :: CGCTL1 :: fedec_sel [07:07] */
#define BCHP_SDS_CGCTL1_fedec_sel_MASK                             0x00000080
#define BCHP_SDS_CGCTL1_fedec_sel_SHIFT                            7

/* SDS :: CGCTL1 :: mic_baud [06:04] */
#define BCHP_SDS_CGCTL1_mic_baud_MASK                              0x00000070
#define BCHP_SDS_CGCTL1_mic_baud_SHIFT                             4

/* SDS :: CGCTL1 :: reserved_for_eco1 [03:00] */
#define BCHP_SDS_CGCTL1_reserved_for_eco1_MASK                     0x0000000f
#define BCHP_SDS_CGCTL1_reserved_for_eco1_SHIFT                    0

/***************************************************************************
 *CGCTL2 - Clock Generator Control 2
 ***************************************************************************/
/* SDS :: CGCTL2 :: reserved0 [31:08] */
#define BCHP_SDS_CGCTL2_reserved0_MASK                             0xffffff00
#define BCHP_SDS_CGCTL2_reserved0_SHIFT                            8

/* SDS :: CGCTL2 :: reserved_for_eco1 [07:05] */
#define BCHP_SDS_CGCTL2_reserved_for_eco1_MASK                     0x000000e0
#define BCHP_SDS_CGCTL2_reserved_for_eco1_SHIFT                    5

/* SDS :: CGCTL2 :: oif_bclkx4_sel [04:04] */
#define BCHP_SDS_CGCTL2_oif_bclkx4_sel_MASK                        0x00000010
#define BCHP_SDS_CGCTL2_oif_bclkx4_sel_SHIFT                       4

/* SDS :: CGCTL2 :: tfecbclk_sel [03:03] */
#define BCHP_SDS_CGCTL2_tfecbclk_sel_MASK                          0x00000008
#define BCHP_SDS_CGCTL2_tfecbclk_sel_SHIFT                         3

/* SDS :: CGCTL2 :: plloxtal_sel [02:01] */
#define BCHP_SDS_CGCTL2_plloxtal_sel_MASK                          0x00000006
#define BCHP_SDS_CGCTL2_plloxtal_sel_SHIFT                         1

/* SDS :: CGCTL2 :: reserved_for_eco2 [00:00] */
#define BCHP_SDS_CGCTL2_reserved_for_eco2_MASK                     0x00000001
#define BCHP_SDS_CGCTL2_reserved_for_eco2_SHIFT                    0

/***************************************************************************
 *CGCTRL - Clock Generator Control 0
 ***************************************************************************/
/* SDS :: CGCTRL :: reserved0 [31:08] */
#define BCHP_SDS_CGCTRL_reserved0_MASK                             0xffffff00
#define BCHP_SDS_CGCTRL_reserved0_SHIFT                            8

/* SDS :: CGCTRL :: reserved_for_eco1 [07:02] */
#define BCHP_SDS_CGCTRL_reserved_for_eco1_MASK                     0x000000fc
#define BCHP_SDS_CGCTRL_reserved_for_eco1_SHIFT                    2

/* SDS :: CGCTRL :: und2x [01:01] */
#define BCHP_SDS_CGCTRL_und2x_MASK                                 0x00000002
#define BCHP_SDS_CGCTRL_und2x_SHIFT                                1

/* SDS :: CGCTRL :: crsm_srst [00:00] */
#define BCHP_SDS_CGCTRL_crsm_srst_MASK                             0x00000001
#define BCHP_SDS_CGCTRL_crsm_srst_SHIFT                            0

/***************************************************************************
 *CGDIV0 - Clock Divide Control 0
 ***************************************************************************/
/* SDS :: CGDIV0 :: reserved0 [31:08] */
#define BCHP_SDS_CGDIV0_reserved0_MASK                             0xffffff00
#define BCHP_SDS_CGDIV0_reserved0_SHIFT                            8

/* SDS :: CGDIV0 :: reserved_for_eco1 [07:04] */
#define BCHP_SDS_CGDIV0_reserved_for_eco1_MASK                     0x000000f0
#define BCHP_SDS_CGDIV0_reserved_for_eco1_SHIFT                    4

/* SDS :: CGDIV0 :: fs_div [03:00] */
#define BCHP_SDS_CGDIV0_fs_div_MASK                                0x0000000f
#define BCHP_SDS_CGDIV0_fs_div_SHIFT                               0

/***************************************************************************
 *CGDIV1 - Clock Divide Control 1
 ***************************************************************************/
/* SDS :: CGDIV1 :: reserved0 [31:08] */
#define BCHP_SDS_CGDIV1_reserved0_MASK                             0xffffff00
#define BCHP_SDS_CGDIV1_reserved0_SHIFT                            8

/* SDS :: CGDIV1 :: reserved_for_eco1 [07:04] */
#define BCHP_SDS_CGDIV1_reserved_for_eco1_MASK                     0x000000f0
#define BCHP_SDS_CGDIV1_reserved_for_eco1_SHIFT                    4

/* SDS :: CGDIV1 :: uP_div [03:00] */
#define BCHP_SDS_CGDIV1_uP_div_MASK                                0x0000000f
#define BCHP_SDS_CGDIV1_uP_div_SHIFT                               0

/***************************************************************************
 *CGDIV10 - Clock Divide Control 10
 ***************************************************************************/
/* SDS :: CGDIV10 :: reserved0 [31:08] */
#define BCHP_SDS_CGDIV10_reserved0_MASK                            0xffffff00
#define BCHP_SDS_CGDIV10_reserved0_SHIFT                           8

/* SDS :: CGDIV10 :: i2c_div1 [07:00] */
#define BCHP_SDS_CGDIV10_i2c_div1_MASK                             0x000000ff
#define BCHP_SDS_CGDIV10_i2c_div1_SHIFT                            0

/***************************************************************************
 *CGDIV11 - Clock Divide Control 11
 ***************************************************************************/
/* SDS :: CGDIV11 :: reserved0 [31:08] */
#define BCHP_SDS_CGDIV11_reserved0_MASK                            0xffffff00
#define BCHP_SDS_CGDIV11_reserved0_SHIFT                           8

/* SDS :: CGDIV11 :: reserved_for_eco1 [07:03] */
#define BCHP_SDS_CGDIV11_reserved_for_eco1_MASK                    0x000000f8
#define BCHP_SDS_CGDIV11_reserved_for_eco1_SHIFT                   3

/* SDS :: CGDIV11 :: i2c_div1 [02:00] */
#define BCHP_SDS_CGDIV11_i2c_div1_MASK                             0x00000007
#define BCHP_SDS_CGDIV11_i2c_div1_SHIFT                            0

/***************************************************************************
 *CGDIV2 - Clock Divide Control 2
 ***************************************************************************/
/* SDS :: CGDIV2 :: reserved0 [31:08] */
#define BCHP_SDS_CGDIV2_reserved0_MASK                             0xffffff00
#define BCHP_SDS_CGDIV2_reserved0_SHIFT                            8

/* SDS :: CGDIV2 :: reserved_for_eco1 [07:00] */
#define BCHP_SDS_CGDIV2_reserved_for_eco1_MASK                     0x000000ff
#define BCHP_SDS_CGDIV2_reserved_for_eco1_SHIFT                    0

/***************************************************************************
 *CGDIV3 - Clock Divide Control 3
 ***************************************************************************/
/* SDS :: CGDIV3 :: reserved0 [31:08] */
#define BCHP_SDS_CGDIV3_reserved0_MASK                             0xffffff00
#define BCHP_SDS_CGDIV3_reserved0_SHIFT                            8

/* SDS :: CGDIV3 :: dsec_div [07:00] */
#define BCHP_SDS_CGDIV3_dsec_div_MASK                              0x000000ff
#define BCHP_SDS_CGDIV3_dsec_div_SHIFT                             0

/***************************************************************************
 *CGDIV4 - Clock Divide Control 4
 ***************************************************************************/
/* SDS :: CGDIV4 :: reserved0 [31:08] */
#define BCHP_SDS_CGDIV4_reserved0_MASK                             0xffffff00
#define BCHP_SDS_CGDIV4_reserved0_SHIFT                            8

/* SDS :: CGDIV4 :: reserved_for_eco1 [07:03] */
#define BCHP_SDS_CGDIV4_reserved_for_eco1_MASK                     0x000000f8
#define BCHP_SDS_CGDIV4_reserved_for_eco1_SHIFT                    3

/* SDS :: CGDIV4 :: dsec_div [02:00] */
#define BCHP_SDS_CGDIV4_dsec_div_MASK                              0x00000007
#define BCHP_SDS_CGDIV4_dsec_div_SHIFT                             0

/***************************************************************************
 *CGDIV5 - Clock Divide Control 5
 ***************************************************************************/
/* SDS :: CGDIV5 :: reserved0 [31:08] */
#define BCHP_SDS_CGDIV5_reserved0_MASK                             0xffffff00
#define BCHP_SDS_CGDIV5_reserved0_SHIFT                            8

/* SDS :: CGDIV5 :: reserved_for_eco1 [07:00] */
#define BCHP_SDS_CGDIV5_reserved_for_eco1_MASK                     0x000000ff
#define BCHP_SDS_CGDIV5_reserved_for_eco1_SHIFT                    0

/***************************************************************************
 *CGDIV6 - Clock Divide Control 6
 ***************************************************************************/
/* SDS :: CGDIV6 :: reserved0 [31:08] */
#define BCHP_SDS_CGDIV6_reserved0_MASK                             0xffffff00
#define BCHP_SDS_CGDIV6_reserved0_SHIFT                            8

/* SDS :: CGDIV6 :: tfec_div [07:04] */
#define BCHP_SDS_CGDIV6_tfec_div_MASK                              0x000000f0
#define BCHP_SDS_CGDIV6_tfec_div_SHIFT                             4

/* SDS :: CGDIV6 :: reserved_for_eco1 [03:00] */
#define BCHP_SDS_CGDIV6_reserved_for_eco1_MASK                     0x0000000f
#define BCHP_SDS_CGDIV6_reserved_for_eco1_SHIFT                    0

/***************************************************************************
 *CGDIV7 - Clock Divide Control 7
 ***************************************************************************/
/* SDS :: CGDIV7 :: reserved0 [31:08] */
#define BCHP_SDS_CGDIV7_reserved0_MASK                             0xffffff00
#define BCHP_SDS_CGDIV7_reserved0_SHIFT                            8

/* SDS :: CGDIV7 :: delsig_div [07:04] */
#define BCHP_SDS_CGDIV7_delsig_div_MASK                            0x000000f0
#define BCHP_SDS_CGDIV7_delsig_div_SHIFT                           4

/* SDS :: CGDIV7 :: tfec_slow_div [03:00] */
#define BCHP_SDS_CGDIV7_tfec_slow_div_MASK                         0x0000000f
#define BCHP_SDS_CGDIV7_tfec_slow_div_SHIFT                        0

/***************************************************************************
 *CGDIV8 - Clock Divide Control 8
 ***************************************************************************/
/* SDS :: CGDIV8 :: reserved0 [31:08] */
#define BCHP_SDS_CGDIV8_reserved0_MASK                             0xffffff00
#define BCHP_SDS_CGDIV8_reserved0_SHIFT                            8

/* SDS :: CGDIV8 :: i2c_div2 [07:00] */
#define BCHP_SDS_CGDIV8_i2c_div2_MASK                              0x000000ff
#define BCHP_SDS_CGDIV8_i2c_div2_SHIFT                             0

/***************************************************************************
 *CGDIV9 - Clock Divide Control 9
 ***************************************************************************/
/* SDS :: CGDIV9 :: reserved0 [31:08] */
#define BCHP_SDS_CGDIV9_reserved0_MASK                             0xffffff00
#define BCHP_SDS_CGDIV9_reserved0_SHIFT                            8

/* SDS :: CGDIV9 :: pllwaitcnt [07:04] */
#define BCHP_SDS_CGDIV9_pllwaitcnt_MASK                            0x000000f0
#define BCHP_SDS_CGDIV9_pllwaitcnt_SHIFT                           4

/* SDS :: CGDIV9 :: reserved_for_eco1 [03:03] */
#define BCHP_SDS_CGDIV9_reserved_for_eco1_MASK                     0x00000008
#define BCHP_SDS_CGDIV9_reserved_for_eco1_SHIFT                    3

/* SDS :: CGDIV9 :: i2c_div2 [02:00] */
#define BCHP_SDS_CGDIV9_i2c_div2_MASK                              0x00000007
#define BCHP_SDS_CGDIV9_i2c_div2_SHIFT                             0

/***************************************************************************
 *CGMISC - Clock Generator Misc Control
 ***************************************************************************/
/* SDS :: CGMISC :: reserved0 [31:08] */
#define BCHP_SDS_CGMISC_reserved0_MASK                             0xffffff00
#define BCHP_SDS_CGMISC_reserved0_SHIFT                            8

/* SDS :: CGMISC :: fpll_ld [07:07] */
#define BCHP_SDS_CGMISC_fpll_ld_MASK                               0x00000080
#define BCHP_SDS_CGMISC_fpll_ld_SHIFT                              7

/* SDS :: CGMISC :: reserved_for_eco1 [06:06] */
#define BCHP_SDS_CGMISC_reserved_for_eco1_MASK                     0x00000040
#define BCHP_SDS_CGMISC_reserved_for_eco1_SHIFT                    6

/* SDS :: CGMISC :: div_change [05:05] */
#define BCHP_SDS_CGMISC_div_change_MASK                            0x00000020
#define BCHP_SDS_CGMISC_div_change_SHIFT                           5

/* SDS :: CGMISC :: pll_change [04:04] */
#define BCHP_SDS_CGMISC_pll_change_MASK                            0x00000010
#define BCHP_SDS_CGMISC_pll_change_SHIFT                           4

/* SDS :: CGMISC :: reserved_for_eco2 [03:03] */
#define BCHP_SDS_CGMISC_reserved_for_eco2_MASK                     0x00000008
#define BCHP_SDS_CGMISC_reserved_for_eco2_SHIFT                    3

/* SDS :: CGMISC :: micro_rstclkgen [02:02] */
#define BCHP_SDS_CGMISC_micro_rstclkgen_MASK                       0x00000004
#define BCHP_SDS_CGMISC_micro_rstclkgen_SHIFT                      2

/* SDS :: CGMISC :: micro_ld_div [01:01] */
#define BCHP_SDS_CGMISC_micro_ld_div_MASK                          0x00000002
#define BCHP_SDS_CGMISC_micro_ld_div_SHIFT                         1

/* SDS :: CGMISC :: micro_shutdn [00:00] */
#define BCHP_SDS_CGMISC_micro_shutdn_MASK                          0x00000001
#define BCHP_SDS_CGMISC_micro_shutdn_SHIFT                         0

/***************************************************************************
 *CGMISC2 - Clock Generator Misc Control 2
 ***************************************************************************/
/* SDS :: CGMISC2 :: reserved0 [31:08] */
#define BCHP_SDS_CGMISC2_reserved0_MASK                            0xffffff00
#define BCHP_SDS_CGMISC2_reserved0_SHIFT                           8

/* SDS :: CGMISC2 :: pllwaitcnt [07:00] */
#define BCHP_SDS_CGMISC2_pllwaitcnt_MASK                           0x000000ff
#define BCHP_SDS_CGMISC2_pllwaitcnt_SHIFT                          0

/***************************************************************************
 *CGPDWN - Clock Generator Powerdown Control
 ***************************************************************************/
/* SDS :: CGPDWN :: reserved0 [31:08] */
#define BCHP_SDS_CGPDWN_reserved0_MASK                             0xffffff00
#define BCHP_SDS_CGPDWN_reserved0_SHIFT                            8

/* SDS :: CGPDWN :: reserved_for_eco1 [07:05] */
#define BCHP_SDS_CGPDWN_reserved_for_eco1_MASK                     0x000000e0
#define BCHP_SDS_CGPDWN_reserved_for_eco1_SHIFT                    5

/* SDS :: CGPDWN :: fec_pdwn [04:04] */
#define BCHP_SDS_CGPDWN_fec_pdwn_MASK                              0x00000010
#define BCHP_SDS_CGPDWN_fec_pdwn_SHIFT                             4

/* SDS :: CGPDWN :: tfec_pdwn [03:03] */
#define BCHP_SDS_CGPDWN_tfec_pdwn_MASK                             0x00000008
#define BCHP_SDS_CGPDWN_tfec_pdwn_SHIFT                            3

/* SDS :: CGPDWN :: reserved_for_eco2 [02:00] */
#define BCHP_SDS_CGPDWN_reserved_for_eco2_MASK                     0x00000007
#define BCHP_SDS_CGPDWN_reserved_for_eco2_SHIFT                    0

/***************************************************************************
 *CGPLLCTL2 - Receiver PLL Control 2
 ***************************************************************************/
/* SDS :: CGPLLCTL2 :: reserved0 [31:08] */
#define BCHP_SDS_CGPLLCTL2_reserved0_MASK                          0xffffff00
#define BCHP_SDS_CGPLLCTL2_reserved0_SHIFT                         8

/* SDS :: CGPLLCTL2 :: reserved_for_eco1 [07:06] */
#define BCHP_SDS_CGPLLCTL2_reserved_for_eco1_MASK                  0x000000c0
#define BCHP_SDS_CGPLLCTL2_reserved_for_eco1_SHIFT                 6

/* SDS :: CGPLLCTL2 :: pllout_en [05:05] */
#define BCHP_SDS_CGPLLCTL2_pllout_en_MASK                          0x00000020
#define BCHP_SDS_CGPLLCTL2_pllout_en_SHIFT                         5

/* SDS :: CGPLLCTL2 :: reserved_for_eco2 [04:04] */
#define BCHP_SDS_CGPLLCTL2_reserved_for_eco2_MASK                  0x00000010
#define BCHP_SDS_CGPLLCTL2_reserved_for_eco2_SHIFT                 4

/* SDS :: CGPLLCTL2 :: mcntl [03:00] */
#define BCHP_SDS_CGPLLCTL2_mcntl_MASK                              0x0000000f
#define BCHP_SDS_CGPLLCTL2_mcntl_SHIFT                             0

/***************************************************************************
 *CGPLLCTL3 - Receiver PLL Control 3
 ***************************************************************************/
/* SDS :: CGPLLCTL3 :: reserved0 [31:08] */
#define BCHP_SDS_CGPLLCTL3_reserved0_MASK                          0xffffff00
#define BCHP_SDS_CGPLLCTL3_reserved0_SHIFT                         8

/* SDS :: CGPLLCTL3 :: reserved_for_eco1 [07:00] */
#define BCHP_SDS_CGPLLCTL3_reserved_for_eco1_MASK                  0x000000ff
#define BCHP_SDS_CGPLLCTL3_reserved_for_eco1_SHIFT                 0

/***************************************************************************
 *CGPLLCTL4 - Receiver PLL Control 4
 ***************************************************************************/
/* SDS :: CGPLLCTL4 :: reserved0 [31:08] */
#define BCHP_SDS_CGPLLCTL4_reserved0_MASK                          0xffffff00
#define BCHP_SDS_CGPLLCTL4_reserved0_SHIFT                         8

/* SDS :: CGPLLCTL4 :: reserved_for_eco1 [07:00] */
#define BCHP_SDS_CGPLLCTL4_reserved_for_eco1_MASK                  0x000000ff
#define BCHP_SDS_CGPLLCTL4_reserved_for_eco1_SHIFT                 0

/***************************************************************************
 *CGPLLCTL5 - Receiver PLL Control 5
 ***************************************************************************/
/* SDS :: CGPLLCTL5 :: reserved0 [31:08] */
#define BCHP_SDS_CGPLLCTL5_reserved0_MASK                          0xffffff00
#define BCHP_SDS_CGPLLCTL5_reserved0_SHIFT                         8

/* SDS :: CGPLLCTL5 :: reserved_for_eco1 [07:00] */
#define BCHP_SDS_CGPLLCTL5_reserved_for_eco1_MASK                  0x000000ff
#define BCHP_SDS_CGPLLCTL5_reserved_for_eco1_SHIFT                 0

/***************************************************************************
 *CGPLLCTL6 - Receiver PLL Control 6
 ***************************************************************************/
/* SDS :: CGPLLCTL6 :: reserved0 [31:08] */
#define BCHP_SDS_CGPLLCTL6_reserved0_MASK                          0xffffff00
#define BCHP_SDS_CGPLLCTL6_reserved0_SHIFT                         8

/* SDS :: CGPLLCTL6 :: reserved_for_eco1 [07:00] */
#define BCHP_SDS_CGPLLCTL6_reserved_for_eco1_MASK                  0x000000ff
#define BCHP_SDS_CGPLLCTL6_reserved_for_eco1_SHIFT                 0

/***************************************************************************
 *CGPLLCTL7 - Receiver PLL Control 7
 ***************************************************************************/
/* SDS :: CGPLLCTL7 :: reserved0 [31:08] */
#define BCHP_SDS_CGPLLCTL7_reserved0_MASK                          0xffffff00
#define BCHP_SDS_CGPLLCTL7_reserved0_SHIFT                         8

/* SDS :: CGPLLCTL7 :: reserved_for_eco1 [07:06] */
#define BCHP_SDS_CGPLLCTL7_reserved_for_eco1_MASK                  0x000000c0
#define BCHP_SDS_CGPLLCTL7_reserved_for_eco1_SHIFT                 6

/* SDS :: CGPLLCTL7 :: pllout_en [05:05] */
#define BCHP_SDS_CGPLLCTL7_pllout_en_MASK                          0x00000020
#define BCHP_SDS_CGPLLCTL7_pllout_en_SHIFT                         5

/* SDS :: CGPLLCTL7 :: reserved_for_eco2 [04:04] */
#define BCHP_SDS_CGPLLCTL7_reserved_for_eco2_MASK                  0x00000010
#define BCHP_SDS_CGPLLCTL7_reserved_for_eco2_SHIFT                 4

/* SDS :: CGPLLCTL7 :: mcntl [03:00] */
#define BCHP_SDS_CGPLLCTL7_mcntl_MASK                              0x0000000f
#define BCHP_SDS_CGPLLCTL7_mcntl_SHIFT                             0

/***************************************************************************
 *CLCTL - Carrier Loop Reset And Enable Control
 ***************************************************************************/
/* SDS :: CLCTL :: reserved0 [31:08] */
#define BCHP_SDS_CLCTL_reserved0_MASK                              0xffffff00
#define BCHP_SDS_CLCTL_reserved0_SHIFT                             8

/* SDS :: CLCTL :: cl_en_tuner_hp [07:07] */
#define BCHP_SDS_CLCTL_cl_en_tuner_hp_MASK                         0x00000080
#define BCHP_SDS_CLCTL_cl_en_tuner_hp_SHIFT                        7

/* SDS :: CLCTL :: derbyp [06:06] */
#define BCHP_SDS_CLCTL_derbyp_MASK                                 0x00000040
#define BCHP_SDS_CLCTL_derbyp_SHIFT                                6

/* SDS :: CLCTL :: cl_en_tuner_if [05:05] */
#define BCHP_SDS_CLCTL_cl_en_tuner_if_MASK                         0x00000020
#define BCHP_SDS_CLCTL_cl_en_tuner_if_SHIFT                        5

/* SDS :: CLCTL :: clen [04:04] */
#define BCHP_SDS_CLCTL_clen_MASK                                   0x00000010
#define BCHP_SDS_CLCTL_clen_SHIFT                                  4

/* SDS :: CLCTL :: zero_ctl [03:02] */
#define BCHP_SDS_CLCTL_zero_ctl_MASK                               0x0000000c
#define BCHP_SDS_CLCTL_zero_ctl_SHIFT                              2

/* SDS :: CLCTL :: clp_rst [01:01] */
#define BCHP_SDS_CLCTL_clp_rst_MASK                                0x00000002
#define BCHP_SDS_CLCTL_clp_rst_SHIFT                               1

/* SDS :: CLCTL :: clf_rst [00:00] */
#define BCHP_SDS_CLCTL_clf_rst_MASK                                0x00000001
#define BCHP_SDS_CLCTL_clf_rst_SHIFT                               0

/***************************************************************************
 *CLFFCTL - CLFFCTL
 ***************************************************************************/
/* SDS :: CLFFCTL :: reserved0 [31:08] */
#define BCHP_SDS_CLFFCTL_reserved0_MASK                            0xffffff00
#define BCHP_SDS_CLFFCTL_reserved0_SHIFT                           8

/* SDS :: CLFFCTL :: reserved_for_eco1 [07:02] */
#define BCHP_SDS_CLFFCTL_reserved_for_eco1_MASK                    0x000000fc
#define BCHP_SDS_CLFFCTL_reserved_for_eco1_SHIFT                   2

/* SDS :: CLFFCTL :: fine_mix_byp [01:01] */
#define BCHP_SDS_CLFFCTL_fine_mix_byp_MASK                         0x00000002
#define BCHP_SDS_CLFFCTL_fine_mix_byp_SHIFT                        1

/* SDS :: CLFFCTL :: clffsrst [00:00] */
#define BCHP_SDS_CLFFCTL_clffsrst_MASK                             0x00000001
#define BCHP_SDS_CLFFCTL_clffsrst_SHIFT                            0

/***************************************************************************
 *CLMISC - Carrier Loop Bypass And Freeze Control
 ***************************************************************************/
/* SDS :: CLMISC :: reserved0 [31:08] */
#define BCHP_SDS_CLMISC_reserved0_MASK                             0xffffff00
#define BCHP_SDS_CLMISC_reserved0_SHIFT                            8

/* SDS :: CLMISC :: lfbyp3 [07:07] */
#define BCHP_SDS_CLMISC_lfbyp3_MASK                                0x00000080
#define BCHP_SDS_CLMISC_lfbyp3_SHIFT                               7

/* SDS :: CLMISC :: lfbyp2 [06:06] */
#define BCHP_SDS_CLMISC_lfbyp2_MASK                                0x00000040
#define BCHP_SDS_CLMISC_lfbyp2_SHIFT                               6

/* SDS :: CLMISC :: lfbyp1 [05:05] */
#define BCHP_SDS_CLMISC_lfbyp1_MASK                                0x00000020
#define BCHP_SDS_CLMISC_lfbyp1_SHIFT                               5

/* SDS :: CLMISC :: oqpsk [04:04] */
#define BCHP_SDS_CLMISC_oqpsk_MASK                                 0x00000010
#define BCHP_SDS_CLMISC_oqpsk_SHIFT                                4

/* SDS :: CLMISC :: bpsk [03:03] */
#define BCHP_SDS_CLMISC_bpsk_MASK                                  0x00000008
#define BCHP_SDS_CLMISC_bpsk_SHIFT                                 3

/* SDS :: CLMISC :: fclfrz [02:02] */
#define BCHP_SDS_CLMISC_fclfrz_MASK                                0x00000004
#define BCHP_SDS_CLMISC_fclfrz_SHIFT                               2

/* SDS :: CLMISC :: pclfrz [01:01] */
#define BCHP_SDS_CLMISC_pclfrz_MASK                                0x00000002
#define BCHP_SDS_CLMISC_pclfrz_SHIFT                               1

/* SDS :: CLMISC :: ocfrz [00:00] */
#define BCHP_SDS_CLMISC_ocfrz_MASK                                 0x00000001
#define BCHP_SDS_CLMISC_ocfrz_SHIFT                                0

/***************************************************************************
 *CLMISC2 - Carrier Loop Miscellaneous Control
 ***************************************************************************/
/* SDS :: CLMISC2 :: reserved0 [31:08] */
#define BCHP_SDS_CLMISC2_reserved0_MASK                            0xffffff00
#define BCHP_SDS_CLMISC2_reserved0_SHIFT                           8

/* SDS :: CLMISC2 :: uclmod [07:07] */
#define BCHP_SDS_CLMISC2_uclmod_MASK                               0x00000080
#define BCHP_SDS_CLMISC2_uclmod_SHIFT                              7

/* SDS :: CLMISC2 :: dzerctl [06:05] */
#define BCHP_SDS_CLMISC2_dzerctl_MASK                              0x00000060
#define BCHP_SDS_CLMISC2_dzerctl_SHIFT                             5

/* SDS :: CLMISC2 :: clenb [04:04] */
#define BCHP_SDS_CLMISC2_clenb_MASK                                0x00000010
#define BCHP_SDS_CLMISC2_clenb_SHIFT                               4

/* SDS :: CLMISC2 :: leakctl [03:01] */
#define BCHP_SDS_CLMISC2_leakctl_MASK                              0x0000000e
#define BCHP_SDS_CLMISC2_leakctl_SHIFT                             1

/* SDS :: CLMISC2 :: reserved_for_eco1 [00:00] */
#define BCHP_SDS_CLMISC2_reserved_for_eco1_MASK                    0x00000001
#define BCHP_SDS_CLMISC2_reserved_for_eco1_SHIFT                   0

/***************************************************************************
 *CLOON - Carrier Loop training/EXT Symbol Control
 ***************************************************************************/
/* SDS :: CLOON :: reserved0 [31:08] */
#define BCHP_SDS_CLOON_reserved0_MASK                              0xffffff00
#define BCHP_SDS_CLOON_reserved0_SHIFT                             8

/* SDS :: CLOON :: clf_coeff1_ext [07:07] */
#define BCHP_SDS_CLOON_clf_coeff1_ext_MASK                         0x00000080
#define BCHP_SDS_CLOON_clf_coeff1_ext_SHIFT                        7

/* SDS :: CLOON :: clf_pd_ext [06:06] */
#define BCHP_SDS_CLOON_clf_pd_ext_MASK                             0x00000040
#define BCHP_SDS_CLOON_clf_pd_ext_SHIFT                            6

/* SDS :: CLOON :: clf_int_ext [05:05] */
#define BCHP_SDS_CLOON_clf_int_ext_MASK                            0x00000020
#define BCHP_SDS_CLOON_clf_int_ext_SHIFT                           5

/* SDS :: CLOON :: clf_lin_ext [04:04] */
#define BCHP_SDS_CLOON_clf_lin_ext_MASK                            0x00000010
#define BCHP_SDS_CLOON_clf_lin_ext_SHIFT                           4

/* SDS :: CLOON :: clb_coeff1_ext [03:03] */
#define BCHP_SDS_CLOON_clb_coeff1_ext_MASK                         0x00000008
#define BCHP_SDS_CLOON_clb_coeff1_ext_SHIFT                        3

/* SDS :: CLOON :: clb_pd_ext [02:02] */
#define BCHP_SDS_CLOON_clb_pd_ext_MASK                             0x00000004
#define BCHP_SDS_CLOON_clb_pd_ext_SHIFT                            2

/* SDS :: CLOON :: clb_int_ext [01:01] */
#define BCHP_SDS_CLOON_clb_int_ext_MASK                            0x00000002
#define BCHP_SDS_CLOON_clb_int_ext_SHIFT                           1

/* SDS :: CLOON :: clb_lin_ext [00:00] */
#define BCHP_SDS_CLOON_clb_lin_ext_MASK                            0x00000001
#define BCHP_SDS_CLOON_clb_lin_ext_SHIFT                           0

/***************************************************************************
 *CLPDCTL - Carrier Loop Phase Detectors Control
 ***************************************************************************/
/* SDS :: CLPDCTL :: reserved0 [31:08] */
#define BCHP_SDS_CLPDCTL_reserved0_MASK                            0xffffff00
#define BCHP_SDS_CLPDCTL_reserved0_SHIFT                           8

/* SDS :: CLPDCTL :: updqam [07:07] */
#define BCHP_SDS_CLPDCTL_updqam_MASK                               0x00000080
#define BCHP_SDS_CLPDCTL_updqam_SHIFT                              7

/* SDS :: CLPDCTL :: updqam1 [06:06] */
#define BCHP_SDS_CLPDCTL_updqam1_MASK                              0x00000040
#define BCHP_SDS_CLPDCTL_updqam1_SHIFT                             6

/* SDS :: CLPDCTL :: reserved_for_eco1 [05:05] */
#define BCHP_SDS_CLPDCTL_reserved_for_eco1_MASK                    0x00000020
#define BCHP_SDS_CLPDCTL_reserved_for_eco1_SHIFT                   5

/* SDS :: CLPDCTL :: flfsel [04:04] */
#define BCHP_SDS_CLPDCTL_flfsel_MASK                               0x00000010
#define BCHP_SDS_CLPDCTL_flfsel_SHIFT                              4

/* SDS :: CLPDCTL :: updqamff [03:03] */
#define BCHP_SDS_CLPDCTL_updqamff_MASK                             0x00000008
#define BCHP_SDS_CLPDCTL_updqamff_SHIFT                            3

/* SDS :: CLPDCTL :: ufcf1 [02:02] */
#define BCHP_SDS_CLPDCTL_ufcf1_MASK                                0x00000004
#define BCHP_SDS_CLPDCTL_ufcf1_SHIFT                               2

/* SDS :: CLPDCTL :: front_in_sel [01:01] */
#define BCHP_SDS_CLPDCTL_front_in_sel_MASK                         0x00000002
#define BCHP_SDS_CLPDCTL_front_in_sel_SHIFT                        1

/* SDS :: CLPDCTL :: back_in_sel [00:00] */
#define BCHP_SDS_CLPDCTL_back_in_sel_MASK                          0x00000001
#define BCHP_SDS_CLPDCTL_back_in_sel_SHIFT                         0

/***************************************************************************
 *CLQCFD - Carrier Loop Frequency Detectors/Cycle Slip Control
 ***************************************************************************/
/* SDS :: CLQCFD :: reserved0 [31:08] */
#define BCHP_SDS_CLQCFD_reserved0_MASK                             0xffffff00
#define BCHP_SDS_CLQCFD_reserved0_SHIFT                            8

/* SDS :: CLQCFD :: fenfd [07:07] */
#define BCHP_SDS_CLQCFD_fenfd_MASK                                 0x00000080
#define BCHP_SDS_CLQCFD_fenfd_SHIFT                                7

/* SDS :: CLQCFD :: benfd [06:06] */
#define BCHP_SDS_CLQCFD_benfd_MASK                                 0x00000040
#define BCHP_SDS_CLQCFD_benfd_SHIFT                                6

/* SDS :: CLQCFD :: fcsctl [05:05] */
#define BCHP_SDS_CLQCFD_fcsctl_MASK                                0x00000020
#define BCHP_SDS_CLQCFD_fcsctl_SHIFT                               5

/* SDS :: CLQCFD :: bcsctl [04:04] */
#define BCHP_SDS_CLQCFD_bcsctl_MASK                                0x00000010
#define BCHP_SDS_CLQCFD_bcsctl_SHIFT                               4

/* SDS :: CLQCFD :: reserved_for_eco1 [03:00] */
#define BCHP_SDS_CLQCFD_reserved_for_eco1_MASK                     0x0000000f
#define BCHP_SDS_CLQCFD_reserved_for_eco1_SHIFT                    0

/***************************************************************************
 *CLSTS - Carrier Loop Status Control
 ***************************************************************************/
/* SDS :: CLSTS :: reserved0 [31:08] */
#define BCHP_SDS_CLSTS_reserved0_MASK                              0xffffff00
#define BCHP_SDS_CLSTS_reserved0_SHIFT                             8

/* SDS :: CLSTS :: clcktc [07:06] */
#define BCHP_SDS_CLSTS_clcktc_MASK                                 0x000000c0
#define BCHP_SDS_CLSTS_clcktc_SHIFT                                6

/* SDS :: CLSTS :: stsf [05:04] */
#define BCHP_SDS_CLSTS_stsf_MASK                                   0x00000030
#define BCHP_SDS_CLSTS_stsf_SHIFT                                  4

/* SDS :: CLSTS :: stsb [03:02] */
#define BCHP_SDS_CLSTS_stsb_MASK                                   0x0000000c
#define BCHP_SDS_CLSTS_stsb_SHIFT                                  2

/* SDS :: CLSTS :: ustsf [01:01] */
#define BCHP_SDS_CLSTS_ustsf_MASK                                  0x00000002
#define BCHP_SDS_CLSTS_ustsf_SHIFT                                 1

/* SDS :: CLSTS :: ustsb [00:00] */
#define BCHP_SDS_CLSTS_ustsb_MASK                                  0x00000001
#define BCHP_SDS_CLSTS_ustsb_SHIFT                                 0

/***************************************************************************
 *CORMSK - HP Correlator Size Mask
 ***************************************************************************/
/* SDS :: CORMSK :: reserved0 [31:08] */
#define BCHP_SDS_CORMSK_reserved0_MASK                             0xffffff00
#define BCHP_SDS_CORMSK_reserved0_SHIFT                            8

/* SDS :: CORMSK :: reserved_for_eco1 [07:07] */
#define BCHP_SDS_CORMSK_reserved_for_eco1_MASK                     0x00000080
#define BCHP_SDS_CORMSK_reserved_for_eco1_SHIFT                    7

/* SDS :: CORMSK :: CORMASK [06:00] */
#define BCHP_SDS_CORMSK_CORMASK_MASK                               0x0000007f
#define BCHP_SDS_CORMSK_CORMASK_SHIFT                              0

/***************************************************************************
 *DCOCTL1 - DC Offset Control 1
 ***************************************************************************/
/* SDS :: DCOCTL1 :: reserved0 [31:08] */
#define BCHP_SDS_DCOCTL1_reserved0_MASK                            0xffffff00
#define BCHP_SDS_DCOCTL1_reserved0_SHIFT                           8

/* SDS :: DCOCTL1 :: if_mode [07:07] */
#define BCHP_SDS_DCOCTL1_if_mode_MASK                              0x00000080
#define BCHP_SDS_DCOCTL1_if_mode_SHIFT                             7

/* SDS :: DCOCTL1 :: reserved_for_eco1 [06:06] */
#define BCHP_SDS_DCOCTL1_reserved_for_eco1_MASK                    0x00000040
#define BCHP_SDS_DCOCTL1_reserved_for_eco1_SHIFT                   6

/* SDS :: DCOCTL1 :: ext_dco [05:05] */
#define BCHP_SDS_DCOCTL1_ext_dco_MASK                              0x00000020
#define BCHP_SDS_DCOCTL1_ext_dco_SHIFT                             5

/* SDS :: DCOCTL1 :: dco_freeze [04:04] */
#define BCHP_SDS_DCOCTL1_dco_freeze_MASK                           0x00000010
#define BCHP_SDS_DCOCTL1_dco_freeze_SHIFT                          4

/* SDS :: DCOCTL1 :: reserved_for_eco2 [03:01] */
#define BCHP_SDS_DCOCTL1_reserved_for_eco2_MASK                    0x0000000e
#define BCHP_SDS_DCOCTL1_reserved_for_eco2_SHIFT                   1

/* SDS :: DCOCTL1 :: dco_byp [00:00] */
#define BCHP_SDS_DCOCTL1_dco_byp_MASK                              0x00000001
#define BCHP_SDS_DCOCTL1_dco_byp_SHIFT                             0

/***************************************************************************
 *DCOCTL2 - DC Offset Control 2
 ***************************************************************************/
/* SDS :: DCOCTL2 :: reserved0 [31:08] */
#define BCHP_SDS_DCOCTL2_reserved0_MASK                            0xffffff00
#define BCHP_SDS_DCOCTL2_reserved0_SHIFT                           8

/* SDS :: DCOCTL2 :: reserved_for_eco1 [07:07] */
#define BCHP_SDS_DCOCTL2_reserved_for_eco1_MASK                    0x00000080
#define BCHP_SDS_DCOCTL2_reserved_for_eco1_SHIFT                   7

/* SDS :: DCOCTL2 :: dco_ds_inv [06:06] */
#define BCHP_SDS_DCOCTL2_dco_ds_inv_MASK                           0x00000040
#define BCHP_SDS_DCOCTL2_dco_ds_inv_SHIFT                          6

/* SDS :: DCOCTL2 :: dco_ctl [05:02] */
#define BCHP_SDS_DCOCTL2_dco_ctl_MASK                              0x0000003c
#define BCHP_SDS_DCOCTL2_dco_ctl_SHIFT                             2

/* SDS :: DCOCTL2 :: dco_rst [01:01] */
#define BCHP_SDS_DCOCTL2_dco_rst_MASK                              0x00000002
#define BCHP_SDS_DCOCTL2_dco_rst_SHIFT                             1

/* SDS :: DCOCTL2 :: dco_ds_rst [00:00] */
#define BCHP_SDS_DCOCTL2_dco_ds_rst_MASK                           0x00000001
#define BCHP_SDS_DCOCTL2_dco_ds_rst_SHIFT                          0

/***************************************************************************
 *DFCTL - Decimation Filter Bank Upsampling Control
 ***************************************************************************/
/* SDS :: DFCTL :: reserved0 [31:08] */
#define BCHP_SDS_DFCTL_reserved0_MASK                              0xffffff00
#define BCHP_SDS_DFCTL_reserved0_SHIFT                             8

/* SDS :: DFCTL :: reserved_for_eco1 [07:01] */
#define BCHP_SDS_DFCTL_reserved_for_eco1_MASK                      0x000000fe
#define BCHP_SDS_DFCTL_reserved_for_eco1_SHIFT                     1

/* SDS :: DFCTL :: Upsample [00:00] */
#define BCHP_SDS_DFCTL_Upsample_MASK                               0x00000001
#define BCHP_SDS_DFCTL_Upsample_SHIFT                              0

/***************************************************************************
 *DSCMD - DiSEqC Command Data
 ***************************************************************************/
/* SDS :: DSCMD :: reserved0 [31:08] */
#define BCHP_SDS_DSCMD_reserved0_MASK                              0xffffff00
#define BCHP_SDS_DSCMD_reserved0_SHIFT                             8

/* SDS :: DSCMD :: DSCMD [07:00] */
#define BCHP_SDS_DSCMD_DSCMD_MASK                                  0x000000ff
#define BCHP_SDS_DSCMD_DSCMD_SHIFT                                 0

/***************************************************************************
 *DSCMEMADR - DiSEqC FIR Filter Coefficient Memory Start Address
 ***************************************************************************/
/* SDS :: DSCMEMADR :: reserved0 [31:05] */
#define BCHP_SDS_DSCMEMADR_reserved0_MASK                          0xffffffe0
#define BCHP_SDS_DSCMEMADR_reserved0_SHIFT                         5

/* SDS :: DSCMEMADR :: CMEMADR [04:00] */
#define BCHP_SDS_DSCMEMADR_CMEMADR_MASK                            0x0000001f
#define BCHP_SDS_DSCMEMADR_CMEMADR_SHIFT                           0

/***************************************************************************
 *DSCMEMDAT - DiSEqC FIR Filter Coefficient Register
 ***************************************************************************/
/* SDS :: DSCMEMDAT :: reserved0 [31:28] */
#define BCHP_SDS_DSCMEMDAT_reserved0_MASK                          0xf0000000
#define BCHP_SDS_DSCMEMDAT_reserved0_SHIFT                         28

/* SDS :: DSCMEMDAT :: FIR_EVEN_TAP [27:16] */
#define BCHP_SDS_DSCMEMDAT_FIR_EVEN_TAP_MASK                       0x0fff0000
#define BCHP_SDS_DSCMEMDAT_FIR_EVEN_TAP_SHIFT                      16

/* SDS :: DSCMEMDAT :: reserved1 [15:12] */
#define BCHP_SDS_DSCMEMDAT_reserved1_MASK                          0x0000f000
#define BCHP_SDS_DSCMEMDAT_reserved1_SHIFT                         12

/* SDS :: DSCMEMDAT :: FIR_ODD_TAP [11:00] */
#define BCHP_SDS_DSCMEMDAT_FIR_ODD_TAP_MASK                        0x00000fff
#define BCHP_SDS_DSCMEMDAT_FIR_ODD_TAP_SHIFT                       0

/***************************************************************************
 *DSFIRCTL - DiSEqC FIR Filter Control Register
 ***************************************************************************/
/* SDS :: DSFIRCTL :: reserved0 [31:14] */
#define BCHP_SDS_DSFIRCTL_reserved0_MASK                           0xffffc000
#define BCHP_SDS_DSFIRCTL_reserved0_SHIFT                          14

/* SDS :: DSFIRCTL :: FIR_TP_IN_SEL [13:13] */
#define BCHP_SDS_DSFIRCTL_FIR_TP_IN_SEL_MASK                       0x00002000
#define BCHP_SDS_DSFIRCTL_FIR_TP_IN_SEL_SHIFT                      13

/* SDS :: DSFIRCTL :: FIR_BYPASS [12:12] */
#define BCHP_SDS_DSFIRCTL_FIR_BYPASS_MASK                          0x00001000
#define BCHP_SDS_DSFIRCTL_FIR_BYPASS_SHIFT                         12

/* SDS :: DSFIRCTL :: reserved_for_eco1 [11:10] */
#define BCHP_SDS_DSFIRCTL_reserved_for_eco1_MASK                   0x00000c00
#define BCHP_SDS_DSFIRCTL_reserved_for_eco1_SHIFT                  10

/* SDS :: DSFIRCTL :: FIR_SFT [09:08] */
#define BCHP_SDS_DSFIRCTL_FIR_SFT_MASK                             0x00000300
#define BCHP_SDS_DSFIRCTL_FIR_SFT_SHIFT                            8

/* SDS :: DSFIRCTL :: reserved_for_eco2 [07:07] */
#define BCHP_SDS_DSFIRCTL_reserved_for_eco2_MASK                   0x00000080
#define BCHP_SDS_DSFIRCTL_reserved_for_eco2_SHIFT                  7

/* SDS :: DSFIRCTL :: FIR_TAPS [06:00] */
#define BCHP_SDS_DSFIRCTL_FIR_TAPS_MASK                            0x0000007f
#define BCHP_SDS_DSFIRCTL_FIR_TAPS_SHIFT                           0

/***************************************************************************
 *DS_SAR_THRSH - DiSEqC SAR Status Thresh Control
 ***************************************************************************/
/* SDS :: DS_SAR_THRSH :: reserved0 [31:24] */
#define BCHP_SDS_DS_SAR_THRSH_reserved0_MASK                       0xff000000
#define BCHP_SDS_DS_SAR_THRSH_reserved0_SHIFT                      24

/* SDS :: DS_SAR_THRSH :: reserved_for_eco1 [23:17] */
#define BCHP_SDS_DS_SAR_THRSH_reserved_for_eco1_MASK               0x00fe0000
#define BCHP_SDS_DS_SAR_THRSH_reserved_for_eco1_SHIFT              17

/* SDS :: DS_SAR_THRSH :: hi_lo_stat_en [16:16] */
#define BCHP_SDS_DS_SAR_THRSH_hi_lo_stat_en_MASK                   0x00010000
#define BCHP_SDS_DS_SAR_THRSH_hi_lo_stat_en_SHIFT                  16

/* SDS :: DS_SAR_THRSH :: hi_thrsh [15:08] */
#define BCHP_SDS_DS_SAR_THRSH_hi_thrsh_MASK                        0x0000ff00
#define BCHP_SDS_DS_SAR_THRSH_hi_thrsh_SHIFT                       8

/* SDS :: DS_SAR_THRSH :: lo_thrsh [07:00] */
#define BCHP_SDS_DS_SAR_THRSH_lo_thrsh_MASK                        0x000000ff
#define BCHP_SDS_DS_SAR_THRSH_lo_thrsh_SHIFT                       0

/***************************************************************************
 *DS_SAR_DATA_OUT - DiSEqC SAR Data Output
 ***************************************************************************/
/* SDS :: DS_SAR_DATA_OUT :: reserved0 [31:26] */
#define BCHP_SDS_DS_SAR_DATA_OUT_reserved0_MASK                    0xfc000000
#define BCHP_SDS_DS_SAR_DATA_OUT_reserved0_SHIFT                   26

/* SDS :: DS_SAR_DATA_OUT :: hi_thrsh_crossed [25:25] */
#define BCHP_SDS_DS_SAR_DATA_OUT_hi_thrsh_crossed_MASK             0x02000000
#define BCHP_SDS_DS_SAR_DATA_OUT_hi_thrsh_crossed_SHIFT            25

/* SDS :: DS_SAR_DATA_OUT :: lo_thrsh_crossed [24:24] */
#define BCHP_SDS_DS_SAR_DATA_OUT_lo_thrsh_crossed_MASK             0x01000000
#define BCHP_SDS_DS_SAR_DATA_OUT_lo_thrsh_crossed_SHIFT            24

/* SDS :: DS_SAR_DATA_OUT :: max_out [23:16] */
#define BCHP_SDS_DS_SAR_DATA_OUT_max_out_MASK                      0x00ff0000
#define BCHP_SDS_DS_SAR_DATA_OUT_max_out_SHIFT                     16

/* SDS :: DS_SAR_DATA_OUT :: min_out [15:08] */
#define BCHP_SDS_DS_SAR_DATA_OUT_min_out_MASK                      0x0000ff00
#define BCHP_SDS_DS_SAR_DATA_OUT_min_out_SHIFT                     8

/* SDS :: DS_SAR_DATA_OUT :: adc_out [07:00] */
#define BCHP_SDS_DS_SAR_DATA_OUT_adc_out_MASK                      0x000000ff
#define BCHP_SDS_DS_SAR_DATA_OUT_adc_out_SHIFT                     0

/***************************************************************************
 *DS_SAR_DC_OFFSET - DiSEqC SAR DC Offset Calibration
 ***************************************************************************/
/* SDS :: DS_SAR_DC_OFFSET :: reserved0 [31:16] */
#define BCHP_SDS_DS_SAR_DC_OFFSET_reserved0_MASK                   0xffff0000
#define BCHP_SDS_DS_SAR_DC_OFFSET_reserved0_SHIFT                  16

/* SDS :: DS_SAR_DC_OFFSET :: reserved_for_eco1 [15:08] */
#define BCHP_SDS_DS_SAR_DC_OFFSET_reserved_for_eco1_MASK           0x0000ff00
#define BCHP_SDS_DS_SAR_DC_OFFSET_reserved_for_eco1_SHIFT          8

/* SDS :: DS_SAR_DC_OFFSET :: sar_dc_offset [07:00] */
#define BCHP_SDS_DS_SAR_DC_OFFSET_sar_dc_offset_MASK               0x000000ff
#define BCHP_SDS_DS_SAR_DC_OFFSET_sar_dc_offset_SHIFT              0

/***************************************************************************
 *DS_SAR_LPF_INT - DiSEqC SAR Low-pass Filter Integrator
 ***************************************************************************/
/* SDS :: DS_SAR_LPF_INT :: reserved0 [31:24] */
#define BCHP_SDS_DS_SAR_LPF_INT_reserved0_MASK                     0xff000000
#define BCHP_SDS_DS_SAR_LPF_INT_reserved0_SHIFT                    24

/* SDS :: DS_SAR_LPF_INT :: lpf_int [23:00] */
#define BCHP_SDS_DS_SAR_LPF_INT_lpf_int_MASK                       0x00ffffff
#define BCHP_SDS_DS_SAR_LPF_INT_lpf_int_SHIFT                      0

/***************************************************************************
 *DS_SAR_CONTROL - DiSEqC SAR Control
 ***************************************************************************/
/* SDS :: DS_SAR_CONTROL :: reserved_for_eco0 [31:24] */
#define BCHP_SDS_DS_SAR_CONTROL_reserved_for_eco0_MASK             0xff000000
#define BCHP_SDS_DS_SAR_CONTROL_reserved_for_eco0_SHIFT            24

/* SDS :: DS_SAR_CONTROL :: sar_adc_byp [23:23] */
#define BCHP_SDS_DS_SAR_CONTROL_sar_adc_byp_MASK                   0x00800000
#define BCHP_SDS_DS_SAR_CONTROL_sar_adc_byp_SHIFT                  23

/* SDS :: DS_SAR_CONTROL :: sar_conv_clk_cycles [22:19] */
#define BCHP_SDS_DS_SAR_CONTROL_sar_conv_clk_cycles_MASK           0x00780000
#define BCHP_SDS_DS_SAR_CONTROL_sar_conv_clk_cycles_SHIFT          19

/* SDS :: DS_SAR_CONTROL :: sar_ready_byp [18:18] */
#define BCHP_SDS_DS_SAR_CONTROL_sar_ready_byp_MASK                 0x00040000
#define BCHP_SDS_DS_SAR_CONTROL_sar_ready_byp_SHIFT                18

/* SDS :: DS_SAR_CONTROL :: sar_tp_sel [17:17] */
#define BCHP_SDS_DS_SAR_CONTROL_sar_tp_sel_MASK                    0x00020000
#define BCHP_SDS_DS_SAR_CONTROL_sar_tp_sel_SHIFT                   17

/* SDS :: DS_SAR_CONTROL :: sar_tp_ctrl [16:14] */
#define BCHP_SDS_DS_SAR_CONTROL_sar_tp_ctrl_MASK                   0x0001c000
#define BCHP_SDS_DS_SAR_CONTROL_sar_tp_ctrl_SHIFT                  14

/* SDS :: DS_SAR_CONTROL :: sar_lpf_rst [13:13] */
#define BCHP_SDS_DS_SAR_CONTROL_sar_lpf_rst_MASK                   0x00002000
#define BCHP_SDS_DS_SAR_CONTROL_sar_lpf_rst_SHIFT                  13

/* SDS :: DS_SAR_CONTROL :: sar_lpf_frz [12:12] */
#define BCHP_SDS_DS_SAR_CONTROL_sar_lpf_frz_MASK                   0x00001000
#define BCHP_SDS_DS_SAR_CONTROL_sar_lpf_frz_SHIFT                  12

/* SDS :: DS_SAR_CONTROL :: sar_lpf_alpha [11:08] */
#define BCHP_SDS_DS_SAR_CONTROL_sar_lpf_alpha_MASK                 0x00000f00
#define BCHP_SDS_DS_SAR_CONTROL_sar_lpf_alpha_SHIFT                8

/* SDS :: DS_SAR_CONTROL :: sar_min_rst [07:07] */
#define BCHP_SDS_DS_SAR_CONTROL_sar_min_rst_MASK                   0x00000080
#define BCHP_SDS_DS_SAR_CONTROL_sar_min_rst_SHIFT                  7

/* SDS :: DS_SAR_CONTROL :: sar_max_rst [06:06] */
#define BCHP_SDS_DS_SAR_CONTROL_sar_max_rst_MASK                   0x00000040
#define BCHP_SDS_DS_SAR_CONTROL_sar_max_rst_SHIFT                  6

/* SDS :: DS_SAR_CONTROL :: sar_adc_edge_sel [05:05] */
#define BCHP_SDS_DS_SAR_CONTROL_sar_adc_edge_sel_MASK              0x00000020
#define BCHP_SDS_DS_SAR_CONTROL_sar_adc_edge_sel_SHIFT             5

/* SDS :: DS_SAR_CONTROL :: sar_adc_2s_comp_sel [04:04] */
#define BCHP_SDS_DS_SAR_CONTROL_sar_adc_2s_comp_sel_MASK           0x00000010
#define BCHP_SDS_DS_SAR_CONTROL_sar_adc_2s_comp_sel_SHIFT          4

/* SDS :: DS_SAR_CONTROL :: sar_adc_one_sample_mode [03:03] */
#define BCHP_SDS_DS_SAR_CONTROL_sar_adc_one_sample_mode_MASK       0x00000008
#define BCHP_SDS_DS_SAR_CONTROL_sar_adc_one_sample_mode_SHIFT      3

/* SDS :: DS_SAR_CONTROL :: sar_adc_stop [02:02] */
#define BCHP_SDS_DS_SAR_CONTROL_sar_adc_stop_MASK                  0x00000004
#define BCHP_SDS_DS_SAR_CONTROL_sar_adc_stop_SHIFT                 2

/* SDS :: DS_SAR_CONTROL :: sar_adc_start_sel [01:01] */
#define BCHP_SDS_DS_SAR_CONTROL_sar_adc_start_sel_MASK             0x00000002
#define BCHP_SDS_DS_SAR_CONTROL_sar_adc_start_sel_SHIFT            1

/* SDS :: DS_SAR_CONTROL :: sar_adc_start [00:00] */
#define BCHP_SDS_DS_SAR_CONTROL_sar_adc_start_MASK                 0x00000001
#define BCHP_SDS_DS_SAR_CONTROL_sar_adc_start_SHIFT                0

/***************************************************************************
 *DS_MISC_CONTROL - DiSEqC Misc. Control
 ***************************************************************************/
/* SDS :: DS_MISC_CONTROL :: ds_adc_clk_byp [31:31] */
#define BCHP_SDS_DS_MISC_CONTROL_ds_adc_clk_byp_MASK               0x80000000
#define BCHP_SDS_DS_MISC_CONTROL_ds_adc_clk_byp_SHIFT              31

/* SDS :: DS_MISC_CONTROL :: ds_adc_byp_clk_ph [30:28] */
#define BCHP_SDS_DS_MISC_CONTROL_ds_adc_byp_clk_ph_MASK            0x70000000
#define BCHP_SDS_DS_MISC_CONTROL_ds_adc_byp_clk_ph_SHIFT           28

/* SDS :: DS_MISC_CONTROL :: ds_dec_gain [27:26] */
#define BCHP_SDS_DS_MISC_CONTROL_ds_dec_gain_MASK                  0x0c000000
#define BCHP_SDS_DS_MISC_CONTROL_ds_dec_gain_SHIFT                 26

/* SDS :: DS_MISC_CONTROL :: ds_hb2_sel [25:24] */
#define BCHP_SDS_DS_MISC_CONTROL_ds_hb2_sel_MASK                   0x03000000
#define BCHP_SDS_DS_MISC_CONTROL_ds_hb2_sel_SHIFT                  24

/* SDS :: DS_MISC_CONTROL :: ds_byphb [23:21] */
#define BCHP_SDS_DS_MISC_CONTROL_ds_byphb_MASK                     0x00e00000
#define BCHP_SDS_DS_MISC_CONTROL_ds_byphb_SHIFT                    21

/* SDS :: DS_MISC_CONTROL :: ds_tpout_resample [20:20] */
#define BCHP_SDS_DS_MISC_CONTROL_ds_tpout_resample_MASK            0x00100000
#define BCHP_SDS_DS_MISC_CONTROL_ds_tpout_resample_SHIFT           20

/* SDS :: DS_MISC_CONTROL :: ds_adc_format_sel [19:19] */
#define BCHP_SDS_DS_MISC_CONTROL_ds_adc_format_sel_MASK            0x00080000
#define BCHP_SDS_DS_MISC_CONTROL_ds_adc_format_sel_SHIFT           19

/* SDS :: DS_MISC_CONTROL :: ds_dac_format_sel [18:18] */
#define BCHP_SDS_DS_MISC_CONTROL_ds_dac_format_sel_MASK            0x00040000
#define BCHP_SDS_DS_MISC_CONTROL_ds_dac_format_sel_SHIFT           18

/* SDS :: DS_MISC_CONTROL :: TPOCLP [17:17] */
#define BCHP_SDS_DS_MISC_CONTROL_TPOCLP_MASK                       0x00020000
#define BCHP_SDS_DS_MISC_CONTROL_TPOCLP_SHIFT                      17

/* SDS :: DS_MISC_CONTROL :: TCLPEN [16:16] */
#define BCHP_SDS_DS_MISC_CONTROL_TCLPEN_MASK                       0x00010000
#define BCHP_SDS_DS_MISC_CONTROL_TCLPEN_SHIFT                      16

/* SDS :: DS_MISC_CONTROL :: tone_sat_hi_thresh [15:08] */
#define BCHP_SDS_DS_MISC_CONTROL_tone_sat_hi_thresh_MASK           0x0000ff00
#define BCHP_SDS_DS_MISC_CONTROL_tone_sat_hi_thresh_SHIFT          8

/* SDS :: DS_MISC_CONTROL :: tone_sat_lo_thresh [07:00] */
#define BCHP_SDS_DS_MISC_CONTROL_tone_sat_lo_thresh_MASK           0x000000ff
#define BCHP_SDS_DS_MISC_CONTROL_tone_sat_lo_thresh_SHIFT          0

/***************************************************************************
 *DS_PARITY - DiSEqC Misc. Control
 ***************************************************************************/
/* SDS :: DS_PARITY :: ds_parity [31:16] */
#define BCHP_SDS_DS_PARITY_ds_parity_MASK                          0xffff0000
#define BCHP_SDS_DS_PARITY_ds_parity_SHIFT                         16

/* SDS :: DS_PARITY :: ds_parity_error [15:00] */
#define BCHP_SDS_DS_PARITY_ds_parity_error_MASK                    0x0000ffff
#define BCHP_SDS_DS_PARITY_ds_parity_error_SHIFT                   0

/***************************************************************************
 *DSCTL1 - DiSEqC Control 1
 ***************************************************************************/
/* SDS :: DSCTL1 :: reserved0 [31:08] */
#define BCHP_SDS_DSCTL1_reserved0_MASK                             0xffffff00
#define BCHP_SDS_DSCTL1_reserved0_SHIFT                            8

/* SDS :: DSCTL1 :: TBMSEL [07:07] */
#define BCHP_SDS_DSCTL1_TBMSEL_MASK                                0x00000080
#define BCHP_SDS_DSCTL1_TBMSEL_SHIFT                               7

/* SDS :: DSCTL1 :: TBMDEN [06:06] */
#define BCHP_SDS_DSCTL1_TBMDEN_MASK                                0x00000040
#define BCHP_SDS_DSCTL1_TBMDEN_SHIFT                               6

/* SDS :: DSCTL1 :: CTMSEL [05:05] */
#define BCHP_SDS_DSCTL1_CTMSEL_MASK                                0x00000020
#define BCHP_SDS_DSCTL1_CTMSEL_SHIFT                               5

/* SDS :: DSCTL1 :: CTMDEN [04:04] */
#define BCHP_SDS_DSCTL1_CTMDEN_MASK                                0x00000010
#define BCHP_SDS_DSCTL1_CTMDEN_SHIFT                               4

/* SDS :: DSCTL1 :: RRPYEN [03:03] */
#define BCHP_SDS_DSCTL1_RRPYEN_MASK                                0x00000008
#define BCHP_SDS_DSCTL1_RRPYEN_SHIFT                               3

/* SDS :: DSCTL1 :: RESRCE [02:02] */
#define BCHP_SDS_DSCTL1_RESRCE_MASK                                0x00000004
#define BCHP_SDS_DSCTL1_RESRCE_SHIFT                               2

/* SDS :: DSCTL1 :: TSTART [01:01] */
#define BCHP_SDS_DSCTL1_TSTART_MASK                                0x00000002
#define BCHP_SDS_DSCTL1_TSTART_SHIFT                               1

/* SDS :: DSCTL1 :: DSTCLR [00:00] */
#define BCHP_SDS_DSCTL1_DSTCLR_MASK                                0x00000001
#define BCHP_SDS_DSCTL1_DSTCLR_SHIFT                               0

/***************************************************************************
 *DSCTL10 - DiSEqC Control 10
 ***************************************************************************/
/* SDS :: DSCTL10 :: reserved0 [31:08] */
#define BCHP_SDS_DSCTL10_reserved0_MASK                            0xffffff00
#define BCHP_SDS_DSCTL10_reserved0_SHIFT                           8

/* SDS :: DSCTL10 :: RXPWRDN [07:07] */
#define BCHP_SDS_DSCTL10_RXPWRDN_MASK                              0x00000080
#define BCHP_SDS_DSCTL10_RXPWRDN_SHIFT                             7

/* SDS :: DSCTL10 :: TXPWRUP [06:06] */
#define BCHP_SDS_DSCTL10_TXPWRUP_MASK                              0x00000040
#define BCHP_SDS_DSCTL10_TXPWRUP_SHIFT                             6

/* SDS :: DSCTL10 :: TXCLKDIV [05:03] */
#define BCHP_SDS_DSCTL10_TXCLKDIV_MASK                             0x00000038
#define BCHP_SDS_DSCTL10_TXCLKDIV_SHIFT                            3

/* SDS :: DSCTL10 :: FFSTRST [02:02] */
#define BCHP_SDS_DSCTL10_FFSTRST_MASK                              0x00000004
#define BCHP_SDS_DSCTL10_FFSTRST_SHIFT                             2

/* SDS :: DSCTL10 :: FFRST [01:01] */
#define BCHP_SDS_DSCTL10_FFRST_MASK                                0x00000002
#define BCHP_SDS_DSCTL10_FFRST_SHIFT                               1

/* SDS :: DSCTL10 :: ADCEDSEL [00:00] */
#define BCHP_SDS_DSCTL10_ADCEDSEL_MASK                             0x00000001
#define BCHP_SDS_DSCTL10_ADCEDSEL_SHIFT                            0

/***************************************************************************
 *DSCTL11 - DiSEqC Control 11
 ***************************************************************************/
/* SDS :: DSCTL11 :: reserved0 [31:08] */
#define BCHP_SDS_DSCTL11_reserved0_MASK                            0xffffff00
#define BCHP_SDS_DSCTL11_reserved0_SHIFT                           8

/* SDS :: DSCTL11 :: reserved_for_eco1 [07:07] */
#define BCHP_SDS_DSCTL11_reserved_for_eco1_MASK                    0x00000080
#define BCHP_SDS_DSCTL11_reserved_for_eco1_SHIFT                   7

/* SDS :: DSCTL11 :: TRSWEN1 [06:06] */
#define BCHP_SDS_DSCTL11_TRSWEN1_MASK                              0x00000040
#define BCHP_SDS_DSCTL11_TRSWEN1_SHIFT                             6

/* SDS :: DSCTL11 :: TRIMTOP1 [05:03] */
#define BCHP_SDS_DSCTL11_TRIMTOP1_MASK                             0x00000038
#define BCHP_SDS_DSCTL11_TRIMTOP1_SHIFT                            3

/* SDS :: DSCTL11 :: TRIMBOT1 [02:00] */
#define BCHP_SDS_DSCTL11_TRIMBOT1_MASK                             0x00000007
#define BCHP_SDS_DSCTL11_TRIMBOT1_SHIFT                            0

/***************************************************************************
 *DSCTL12 - DiSEqC Control 12
 ***************************************************************************/
/* SDS :: DSCTL12 :: reserved0 [31:08] */
#define BCHP_SDS_DSCTL12_reserved0_MASK                            0xffffff00
#define BCHP_SDS_DSCTL12_reserved0_SHIFT                           8

/* SDS :: DSCTL12 :: RXZTOTH [07:00] */
#define BCHP_SDS_DSCTL12_RXZTOTH_MASK                              0x000000ff
#define BCHP_SDS_DSCTL12_RXZTOTH_SHIFT                             0

/***************************************************************************
 *DSCTL13 - DiSEqC Control 13
 ***************************************************************************/
/* SDS :: DSCTL13 :: reserved0 [31:08] */
#define BCHP_SDS_DSCTL13_reserved0_MASK                            0xffffff00
#define BCHP_SDS_DSCTL13_reserved0_SHIFT                           8

/* SDS :: DSCTL13 :: RXOTZTH [07:00] */
#define BCHP_SDS_DSCTL13_RXOTZTH_MASK                              0x000000ff
#define BCHP_SDS_DSCTL13_RXOTZTH_SHIFT                             0

/***************************************************************************
 *DSCTL14 - DiSEqC Control 14
 ***************************************************************************/
/* SDS :: DSCTL14 :: reserved0 [31:08] */
#define BCHP_SDS_DSCTL14_reserved0_MASK                            0xffffff00
#define BCHP_SDS_DSCTL14_reserved0_SHIFT                           8

/* SDS :: DSCTL14 :: MXTHRHEN [07:07] */
#define BCHP_SDS_DSCTL14_MXTHRHEN_MASK                             0x00000080
#define BCHP_SDS_DSCTL14_MXTHRHEN_SHIFT                            7

/* SDS :: DSCTL14 :: CICDRSEL [06:06] */
#define BCHP_SDS_DSCTL14_CICDRSEL_MASK                             0x00000040
#define BCHP_SDS_DSCTL14_CICDRSEL_SHIFT                            6

/* SDS :: DSCTL14 :: NESD8BYP [05:05] */
#define BCHP_SDS_DSCTL14_NESD8BYP_MASK                             0x00000020
#define BCHP_SDS_DSCTL14_NESD8BYP_SHIFT                            5

/* SDS :: DSCTL14 :: NLPDSSEL [04:04] */
#define BCHP_SDS_DSCTL14_NLPDSSEL_MASK                             0x00000010
#define BCHP_SDS_DSCTL14_NLPDSSEL_SHIFT                            4

/* SDS :: DSCTL14 :: ESTMDSEL [03:03] */
#define BCHP_SDS_DSCTL14_ESTMDSEL_MASK                             0x00000008
#define BCHP_SDS_DSCTL14_ESTMDSEL_SHIFT                            3

/* SDS :: DSCTL14 :: TONMDSEL [02:00] */
#define BCHP_SDS_DSCTL14_TONMDSEL_MASK                             0x00000007
#define BCHP_SDS_DSCTL14_TONMDSEL_SHIFT                            0

/***************************************************************************
 *DSCTL2 - DiSEqC Control 2
 ***************************************************************************/
/* SDS :: DSCTL2 :: reserved0 [31:08] */
#define BCHP_SDS_DSCTL2_reserved0_MASK                             0xffffff00
#define BCHP_SDS_DSCTL2_reserved0_SHIFT                            8

/* SDS :: DSCTL2 :: ACWDTX [07:07] */
#define BCHP_SDS_DSCTL2_ACWDTX_MASK                                0x00000080
#define BCHP_SDS_DSCTL2_ACWDTX_SHIFT                               7

/* SDS :: DSCTL2 :: DACCWRST [06:06] */
#define BCHP_SDS_DSCTL2_DACCWRST_MASK                              0x00000040
#define BCHP_SDS_DSCTL2_DACCWRST_SHIFT                             6

/* SDS :: DSCTL2 :: SMRST [05:05] */
#define BCHP_SDS_DSCTL2_SMRST_MASK                                 0x00000020
#define BCHP_SDS_DSCTL2_SMRST_SHIFT                                5

/* SDS :: DSCTL2 :: LNBPU [04:04] */
#define BCHP_SDS_DSCTL2_LNBPU_MASK                                 0x00000010
#define BCHP_SDS_DSCTL2_LNBPU_SHIFT                                4

/* SDS :: DSCTL2 :: DFSRST [03:03] */
#define BCHP_SDS_DSCTL2_DFSRST_MASK                                0x00000008
#define BCHP_SDS_DSCTL2_DFSRST_SHIFT                               3

/* SDS :: DSCTL2 :: LOWSPLY [02:02] */
#define BCHP_SDS_DSCTL2_LOWSPLY_MASK                               0x00000004
#define BCHP_SDS_DSCTL2_LOWSPLY_SHIFT                              2

/* SDS :: DSCTL2 :: RSTPTR [01:01] */
#define BCHP_SDS_DSCTL2_RSTPTR_MASK                                0x00000002
#define BCHP_SDS_DSCTL2_RSTPTR_SHIFT                               1

/* SDS :: DSCTL2 :: DSRST [00:00] */
#define BCHP_SDS_DSCTL2_DSRST_MASK                                 0x00000001
#define BCHP_SDS_DSCTL2_DSRST_SHIFT                                0

/***************************************************************************
 *DSCTL3 - DiSEqC Control 3
 ***************************************************************************/
/* SDS :: DSCTL3 :: reserved0 [31:08] */
#define BCHP_SDS_DSCTL3_reserved0_MASK                             0xffffff00
#define BCHP_SDS_DSCTL3_reserved0_SHIFT                            8

/* SDS :: DSCTL3 :: DACSLMD [07:07] */
#define BCHP_SDS_DSCTL3_DACSLMD_MASK                               0x00000080
#define BCHP_SDS_DSCTL3_DACSLMD_SHIFT                              7

/* SDS :: DSCTL3 :: SELBYP [06:06] */
#define BCHP_SDS_DSCTL3_SELBYP_MASK                                0x00000040
#define BCHP_SDS_DSCTL3_SELBYP_SHIFT                               6

/* SDS :: DSCTL3 :: ACWEN1 [05:05] */
#define BCHP_SDS_DSCTL3_ACWEN1_MASK                                0x00000020
#define BCHP_SDS_DSCTL3_ACWEN1_SHIFT                               5

/* SDS :: DSCTL3 :: SLVTP [04:04] */
#define BCHP_SDS_DSCTL3_SLVTP_MASK                                 0x00000010
#define BCHP_SDS_DSCTL3_SLVTP_SHIFT                                4

/* SDS :: DSCTL3 :: VCTEN [03:03] */
#define BCHP_SDS_DSCTL3_VCTEN_MASK                                 0x00000008
#define BCHP_SDS_DSCTL3_VCTEN_SHIFT                                3

/* SDS :: DSCTL3 :: SLWDS [02:02] */
#define BCHP_SDS_DSCTL3_SLWDS_MASK                                 0x00000004
#define BCHP_SDS_DSCTL3_SLWDS_SHIFT                                2

/* SDS :: DSCTL3 :: DCADD [01:01] */
#define BCHP_SDS_DSCTL3_DCADD_MASK                                 0x00000002
#define BCHP_SDS_DSCTL3_DCADD_SHIFT                                1

/* SDS :: DSCTL3 :: TNADD [00:00] */
#define BCHP_SDS_DSCTL3_TNADD_MASK                                 0x00000001
#define BCHP_SDS_DSCTL3_TNADD_SHIFT                                0

/***************************************************************************
 *DSCTL4 - DiSEqC Control 4
 ***************************************************************************/
/* SDS :: DSCTL4 :: reserved0 [31:08] */
#define BCHP_SDS_DSCTL4_reserved0_MASK                             0xffffff00
#define BCHP_SDS_DSCTL4_reserved0_SHIFT                            8

/* SDS :: DSCTL4 :: RSTOVRD [07:07] */
#define BCHP_SDS_DSCTL4_RSTOVRD_MASK                               0x00000080
#define BCHP_SDS_DSCTL4_RSTOVRD_SHIFT                              7

/* SDS :: DSCTL4 :: MXTHRST [06:06] */
#define BCHP_SDS_DSCTL4_MXTHRST_MASK                               0x00000040
#define BCHP_SDS_DSCTL4_MXTHRST_SHIFT                              6

/* SDS :: DSCTL4 :: CINTRST [05:05] */
#define BCHP_SDS_DSCTL4_CINTRST_MASK                               0x00000020
#define BCHP_SDS_DSCTL4_CINTRST_SHIFT                              5

/* SDS :: DSCTL4 :: CIMMRST [04:04] */
#define BCHP_SDS_DSCTL4_CIMMRST_MASK                               0x00000010
#define BCHP_SDS_DSCTL4_CIMMRST_SHIFT                              4

/* SDS :: DSCTL4 :: LPFDRST [03:03] */
#define BCHP_SDS_DSCTL4_LPFDRST_MASK                               0x00000008
#define BCHP_SDS_DSCTL4_LPFDRST_SHIFT                              3

/* SDS :: DSCTL4 :: LPFNRST [02:02] */
#define BCHP_SDS_DSCTL4_LPFNRST_MASK                               0x00000004
#define BCHP_SDS_DSCTL4_LPFNRST_SHIFT                              2

/* SDS :: DSCTL4 :: LPFNDIF [01:01] */
#define BCHP_SDS_DSCTL4_LPFNDIF_MASK                               0x00000002
#define BCHP_SDS_DSCTL4_LPFNDIF_SHIFT                              1

/* SDS :: DSCTL4 :: LPFNEST [00:00] */
#define BCHP_SDS_DSCTL4_LPFNEST_MASK                               0x00000001
#define BCHP_SDS_DSCTL4_LPFNEST_SHIFT                              0

/***************************************************************************
 *DSCTL5 - DiSEqC Control 5
 ***************************************************************************/
/* SDS :: DSCTL5 :: reserved0 [31:08] */
#define BCHP_SDS_DSCTL5_reserved0_MASK                             0xffffff00
#define BCHP_SDS_DSCTL5_reserved0_SHIFT                            8

/* SDS :: DSCTL5 :: DFSGAIN [07:00] */
#define BCHP_SDS_DSCTL5_DFSGAIN_MASK                               0x000000ff
#define BCHP_SDS_DSCTL5_DFSGAIN_SHIFT                              0

/***************************************************************************
 *DSCTL6 - DiSEqC Control 6
 ***************************************************************************/
/* SDS :: DSCTL6 :: reserved0 [31:08] */
#define BCHP_SDS_DSCTL6_reserved0_MASK                             0xffffff00
#define BCHP_SDS_DSCTL6_reserved0_SHIFT                            8

/* SDS :: DSCTL6 :: TSTCLR [07:07] */
#define BCHP_SDS_DSCTL6_TSTCLR_MASK                                0x00000080
#define BCHP_SDS_DSCTL6_TSTCLR_SHIFT                               7

/* SDS :: DSCTL6 :: TDETEN [06:06] */
#define BCHP_SDS_DSCTL6_TDETEN_MASK                                0x00000040
#define BCHP_SDS_DSCTL6_TDETEN_SHIFT                               6

/* SDS :: DSCTL6 :: AWDENLS [05:05] */
#define BCHP_SDS_DSCTL6_AWDENLS_MASK                               0x00000020
#define BCHP_SDS_DSCTL6_AWDENLS_SHIFT                              5

/* SDS :: DSCTL6 :: reserved_for_eco1 [04:04] */
#define BCHP_SDS_DSCTL6_reserved_for_eco1_MASK                     0x00000010
#define BCHP_SDS_DSCTL6_reserved_for_eco1_SHIFT                    4

/* SDS :: DSCTL6 :: TXENMD [03:03] */
#define BCHP_SDS_DSCTL6_TXENMD_MASK                                0x00000008
#define BCHP_SDS_DSCTL6_TXENMD_SHIFT                               3

/* SDS :: DSCTL6 :: FSTSLW [02:02] */
#define BCHP_SDS_DSCTL6_FSTSLW_MASK                                0x00000004
#define BCHP_SDS_DSCTL6_FSTSLW_SHIFT                               2

/* SDS :: DSCTL6 :: TXDCTRL_EN [01:01] */
#define BCHP_SDS_DSCTL6_TXDCTRL_EN_MASK                            0x00000002
#define BCHP_SDS_DSCTL6_TXDCTRL_EN_SHIFT                           1

/* SDS :: DSCTL6 :: EJIT_EN [00:00] */
#define BCHP_SDS_DSCTL6_EJIT_EN_MASK                               0x00000001
#define BCHP_SDS_DSCTL6_EJIT_EN_SHIFT                              0

/***************************************************************************
 *DSCTL7 - DiSEqC Control 7
 ***************************************************************************/
/* SDS :: DSCTL7 :: reserved0 [31:08] */
#define BCHP_SDS_DSCTL7_reserved0_MASK                             0xffffff00
#define BCHP_SDS_DSCTL7_reserved0_SHIFT                            8

/* SDS :: DSCTL7 :: LPBKEN [07:07] */
#define BCHP_SDS_DSCTL7_LPBKEN_MASK                                0x00000080
#define BCHP_SDS_DSCTL7_LPBKEN_SHIFT                               7

/* SDS :: DSCTL7 :: RTODIS [06:06] */
#define BCHP_SDS_DSCTL7_RTODIS_MASK                                0x00000040
#define BCHP_SDS_DSCTL7_RTODIS_SHIFT                               6

/* SDS :: DSCTL7 :: RXFAFU_3_0 [05:03] */
#define BCHP_SDS_DSCTL7_RXFAFU_3_0_MASK                            0x00000038
#define BCHP_SDS_DSCTL7_RXFAFU_3_0_SHIFT                           3

/* SDS :: DSCTL7 :: TXFAEM_3_0 [02:00] */
#define BCHP_SDS_DSCTL7_TXFAEM_3_0_MASK                            0x00000007
#define BCHP_SDS_DSCTL7_TXFAEM_3_0_SHIFT                           0

/***************************************************************************
 *DSCTL8 - DiSEqC Control 8
 ***************************************************************************/
/* SDS :: DSCTL8 :: reserved0 [31:08] */
#define BCHP_SDS_DSCTL8_reserved0_MASK                             0xffffff00
#define BCHP_SDS_DSCTL8_reserved0_SHIFT                            8

/* SDS :: DSCTL8 :: ACTLWD [07:00] */
#define BCHP_SDS_DSCTL8_ACTLWD_MASK                                0x000000ff
#define BCHP_SDS_DSCTL8_ACTLWD_SHIFT                               0

/***************************************************************************
 *DSCTL9 - DiSEqC Control 9
 ***************************************************************************/
/* SDS :: DSCTL9 :: reserved0 [31:09] */
#define BCHP_SDS_DSCTL9_reserved0_MASK                             0xfffffe00
#define BCHP_SDS_DSCTL9_reserved0_SHIFT                            9

/* SDS :: DSCTL9 :: reserved_for_eco1 [08:04] */
#define BCHP_SDS_DSCTL9_reserved_for_eco1_MASK                     0x000001f0
#define BCHP_SDS_DSCTL9_reserved_for_eco1_SHIFT                    4

/* SDS :: DSCTL9 :: REXCNT [03:00] */
#define BCHP_SDS_DSCTL9_REXCNT_MASK                                0x0000000f
#define BCHP_SDS_DSCTL9_REXCNT_SHIFT                               0

/***************************************************************************
 *DSRPLY - DiSEqC Receive Data
 ***************************************************************************/
/* SDS :: DSRPLY :: reserved0 [31:08] */
#define BCHP_SDS_DSRPLY_reserved0_MASK                             0xffffff00
#define BCHP_SDS_DSRPLY_reserved0_SHIFT                            8

/* SDS :: DSRPLY :: DSRPLY [07:00] */
#define BCHP_SDS_DSRPLY_DSRPLY_MASK                                0x000000ff
#define BCHP_SDS_DSRPLY_DSRPLY_SHIFT                               0

/***************************************************************************
 *DSTGCTL - Destagger Control
 ***************************************************************************/
/* SDS :: DSTGCTL :: reserved0 [31:08] */
#define BCHP_SDS_DSTGCTL_reserved0_MASK                            0xffffff00
#define BCHP_SDS_DSTGCTL_reserved0_SHIFT                           8

/* SDS :: DSTGCTL :: reserved_for_eco1 [07:05] */
#define BCHP_SDS_DSTGCTL_reserved_for_eco1_MASK                    0x000000e0
#define BCHP_SDS_DSTGCTL_reserved_for_eco1_SHIFT                   5

/* SDS :: DSTGCTL :: deint_only [04:04] */
#define BCHP_SDS_DSTGCTL_deint_only_MASK                           0x00000010
#define BCHP_SDS_DSTGCTL_deint_only_SHIFT                          4

/* SDS :: DSTGCTL :: reserved_for_eco2 [03:03] */
#define BCHP_SDS_DSTGCTL_reserved_for_eco2_MASK                    0x00000008
#define BCHP_SDS_DSTGCTL_reserved_for_eco2_SHIFT                   3

/* SDS :: DSTGCTL :: iq_swap_back [02:02] */
#define BCHP_SDS_DSTGCTL_iq_swap_back_MASK                         0x00000004
#define BCHP_SDS_DSTGCTL_iq_swap_back_SHIFT                        2

/* SDS :: DSTGCTL :: iq_swap_front [01:01] */
#define BCHP_SDS_DSTGCTL_iq_swap_front_MASK                        0x00000002
#define BCHP_SDS_DSTGCTL_iq_swap_front_SHIFT                       1

/* SDS :: DSTGCTL :: autoswap_on [00:00] */
#define BCHP_SDS_DSTGCTL_autoswap_on_MASK                          0x00000001
#define BCHP_SDS_DSTGCTL_autoswap_on_SHIFT                         0

/***************************************************************************
 *EQBLND - Equalizer Blind Adaptation Control Register
 ***************************************************************************/
/* SDS :: EQBLND :: reserved0 [31:08] */
#define BCHP_SDS_EQBLND_reserved0_MASK                             0xffffff00
#define BCHP_SDS_EQBLND_reserved0_SHIFT                            8

/* SDS :: EQBLND :: reserved_for_eco1 [07:07] */
#define BCHP_SDS_EQBLND_reserved_for_eco1_MASK                     0x00000080
#define BCHP_SDS_EQBLND_reserved_for_eco1_SHIFT                    7

/* SDS :: EQBLND :: ext_en [06:06] */
#define BCHP_SDS_EQBLND_ext_en_MASK                                0x00000040
#define BCHP_SDS_EQBLND_ext_en_SHIFT                               6

/* SDS :: EQBLND :: reserved_for_eco2 [05:04] */
#define BCHP_SDS_EQBLND_reserved_for_eco2_MASK                     0x00000030
#define BCHP_SDS_EQBLND_reserved_for_eco2_SHIFT                    4

/* SDS :: EQBLND :: cma_do [03:03] */
#define BCHP_SDS_EQBLND_cma_do_MASK                                0x00000008
#define BCHP_SDS_EQBLND_cma_do_SHIFT                               3

/* SDS :: EQBLND :: cma_en [02:02] */
#define BCHP_SDS_EQBLND_cma_en_MASK                                0x00000004
#define BCHP_SDS_EQBLND_cma_en_SHIFT                               2

/* SDS :: EQBLND :: reserved_for_eco3 [01:00] */
#define BCHP_SDS_EQBLND_reserved_for_eco3_MASK                     0x00000003
#define BCHP_SDS_EQBLND_reserved_for_eco3_SHIFT                    0

/***************************************************************************
 *EQCFAD - Equalizer FFE Coefficients Control Register
 ***************************************************************************/
/* SDS :: EQCFAD :: reserved0 [31:08] */
#define BCHP_SDS_EQCFAD_reserved0_MASK                             0xffffff00
#define BCHP_SDS_EQCFAD_reserved0_SHIFT                            8

/* SDS :: EQCFAD :: reserved_for_eco1 [07:07] */
#define BCHP_SDS_EQCFAD_reserved_for_eco1_MASK                     0x00000080
#define BCHP_SDS_EQCFAD_reserved_for_eco1_SHIFT                    7

/* SDS :: EQCFAD :: coeff_rw_en [06:06] */
#define BCHP_SDS_EQCFAD_coeff_rw_en_MASK                           0x00000040
#define BCHP_SDS_EQCFAD_coeff_rw_en_SHIFT                          6

/* SDS :: EQCFAD :: coeff_bytesel [05:05] */
#define BCHP_SDS_EQCFAD_coeff_bytesel_MASK                         0x00000020
#define BCHP_SDS_EQCFAD_coeff_bytesel_SHIFT                        5

/* SDS :: EQCFAD :: coeff_addr [04:00] */
#define BCHP_SDS_EQCFAD_coeff_addr_MASK                            0x0000001f
#define BCHP_SDS_EQCFAD_coeff_addr_SHIFT                           0

/***************************************************************************
 *EQFFE1 - Equalizer FFE Control Register 1
 ***************************************************************************/
/* SDS :: EQFFE1 :: reserved0 [31:08] */
#define BCHP_SDS_EQFFE1_reserved0_MASK                             0xffffff00
#define BCHP_SDS_EQFFE1_reserved0_SHIFT                            8

/* SDS :: EQFFE1 :: ffe_update_rate [07:05] */
#define BCHP_SDS_EQFFE1_ffe_update_rate_MASK                       0x000000e0
#define BCHP_SDS_EQFFE1_ffe_update_rate_SHIFT                      5

/* SDS :: EQFFE1 :: ffe_update_mode [04:03] */
#define BCHP_SDS_EQFFE1_ffe_update_mode_MASK                       0x00000018
#define BCHP_SDS_EQFFE1_ffe_update_mode_SHIFT                      3

/* SDS :: EQFFE1 :: ffe_signed_lms [02:02] */
#define BCHP_SDS_EQFFE1_ffe_signed_lms_MASK                        0x00000004
#define BCHP_SDS_EQFFE1_ffe_signed_lms_SHIFT                       2

/* SDS :: EQFFE1 :: ffe_bypass [01:01] */
#define BCHP_SDS_EQFFE1_ffe_bypass_MASK                            0x00000002
#define BCHP_SDS_EQFFE1_ffe_bypass_SHIFT                           1

/* SDS :: EQFFE1 :: ffe_reset [00:00] */
#define BCHP_SDS_EQFFE1_ffe_reset_MASK                             0x00000001
#define BCHP_SDS_EQFFE1_ffe_reset_SHIFT                            0

/***************************************************************************
 *EQFFE2 - Equalizer FFE Control Register 2
 ***************************************************************************/
/* SDS :: EQFFE2 :: reserved0 [31:08] */
#define BCHP_SDS_EQFFE2_reserved0_MASK                             0xffffff00
#define BCHP_SDS_EQFFE2_reserved0_SHIFT                            8

/* SDS :: EQFFE2 :: ffe_mu_delta_en [07:07] */
#define BCHP_SDS_EQFFE2_ffe_mu_delta_en_MASK                       0x00000080
#define BCHP_SDS_EQFFE2_ffe_mu_delta_en_SHIFT                      7

/* SDS :: EQFFE2 :: reserved_for_eco1 [06:03] */
#define BCHP_SDS_EQFFE2_reserved_for_eco1_MASK                     0x00000078
#define BCHP_SDS_EQFFE2_reserved_for_eco1_SHIFT                    3

/* SDS :: EQFFE2 :: ffe_frz [02:02] */
#define BCHP_SDS_EQFFE2_ffe_frz_MASK                               0x00000004
#define BCHP_SDS_EQFFE2_ffe_frz_SHIFT                              2

/* SDS :: EQFFE2 :: ffe_mainq_frz [01:01] */
#define BCHP_SDS_EQFFE2_ffe_mainq_frz_MASK                         0x00000002
#define BCHP_SDS_EQFFE2_ffe_mainq_frz_SHIFT                        1

/* SDS :: EQFFE2 :: ffe_maini_frz [00:00] */
#define BCHP_SDS_EQFFE2_ffe_maini_frz_MASK                         0x00000001
#define BCHP_SDS_EQFFE2_ffe_maini_frz_SHIFT                        0

/***************************************************************************
 *EQFFE3 - Equalizer FFE Control Register 3
 ***************************************************************************/
/* SDS :: EQFFE3 :: reserved0 [31:08] */
#define BCHP_SDS_EQFFE3_reserved0_MASK                             0xffffff00
#define BCHP_SDS_EQFFE3_reserved0_SHIFT                            8

/* SDS :: EQFFE3 :: reserved_for_eco1 [07:05] */
#define BCHP_SDS_EQFFE3_reserved_for_eco1_MASK                     0x000000e0
#define BCHP_SDS_EQFFE3_reserved_for_eco1_SHIFT                    5

/* SDS :: EQFFE3 :: ffe_main_tap [04:00] */
#define BCHP_SDS_EQFFE3_ffe_main_tap_MASK                          0x0000001f
#define BCHP_SDS_EQFFE3_ffe_main_tap_SHIFT                         0

/***************************************************************************
 *EQFRZ1 - Equalizer FFE Freeze Control Register 1
 ***************************************************************************/
/* SDS :: EQFRZ1 :: reserved0 [31:08] */
#define BCHP_SDS_EQFRZ1_reserved0_MASK                             0xffffff00
#define BCHP_SDS_EQFRZ1_reserved0_SHIFT                            8

/* SDS :: EQFRZ1 :: frz_tap7 [07:07] */
#define BCHP_SDS_EQFRZ1_frz_tap7_MASK                              0x00000080
#define BCHP_SDS_EQFRZ1_frz_tap7_SHIFT                             7

/* SDS :: EQFRZ1 :: frz_tap6 [06:06] */
#define BCHP_SDS_EQFRZ1_frz_tap6_MASK                              0x00000040
#define BCHP_SDS_EQFRZ1_frz_tap6_SHIFT                             6

/* SDS :: EQFRZ1 :: frz_tap5 [05:05] */
#define BCHP_SDS_EQFRZ1_frz_tap5_MASK                              0x00000020
#define BCHP_SDS_EQFRZ1_frz_tap5_SHIFT                             5

/* SDS :: EQFRZ1 :: frz_tap4 [04:04] */
#define BCHP_SDS_EQFRZ1_frz_tap4_MASK                              0x00000010
#define BCHP_SDS_EQFRZ1_frz_tap4_SHIFT                             4

/* SDS :: EQFRZ1 :: frz_tap3 [03:03] */
#define BCHP_SDS_EQFRZ1_frz_tap3_MASK                              0x00000008
#define BCHP_SDS_EQFRZ1_frz_tap3_SHIFT                             3

/* SDS :: EQFRZ1 :: frz_tap2 [02:02] */
#define BCHP_SDS_EQFRZ1_frz_tap2_MASK                              0x00000004
#define BCHP_SDS_EQFRZ1_frz_tap2_SHIFT                             2

/* SDS :: EQFRZ1 :: frz_tap1 [01:01] */
#define BCHP_SDS_EQFRZ1_frz_tap1_MASK                              0x00000002
#define BCHP_SDS_EQFRZ1_frz_tap1_SHIFT                             1

/* SDS :: EQFRZ1 :: frz_tap0 [00:00] */
#define BCHP_SDS_EQFRZ1_frz_tap0_MASK                              0x00000001
#define BCHP_SDS_EQFRZ1_frz_tap0_SHIFT                             0

/***************************************************************************
 *EQFRZ2 - Equalizer FFE Freeze Control Register 2
 ***************************************************************************/
/* SDS :: EQFRZ2 :: reserved0 [31:08] */
#define BCHP_SDS_EQFRZ2_reserved0_MASK                             0xffffff00
#define BCHP_SDS_EQFRZ2_reserved0_SHIFT                            8

/* SDS :: EQFRZ2 :: frz_tap15 [07:07] */
#define BCHP_SDS_EQFRZ2_frz_tap15_MASK                             0x00000080
#define BCHP_SDS_EQFRZ2_frz_tap15_SHIFT                            7

/* SDS :: EQFRZ2 :: frz_tap14 [06:06] */
#define BCHP_SDS_EQFRZ2_frz_tap14_MASK                             0x00000040
#define BCHP_SDS_EQFRZ2_frz_tap14_SHIFT                            6

/* SDS :: EQFRZ2 :: frz_tap13 [05:05] */
#define BCHP_SDS_EQFRZ2_frz_tap13_MASK                             0x00000020
#define BCHP_SDS_EQFRZ2_frz_tap13_SHIFT                            5

/* SDS :: EQFRZ2 :: frz_tap12 [04:04] */
#define BCHP_SDS_EQFRZ2_frz_tap12_MASK                             0x00000010
#define BCHP_SDS_EQFRZ2_frz_tap12_SHIFT                            4

/* SDS :: EQFRZ2 :: frz_tap11 [03:03] */
#define BCHP_SDS_EQFRZ2_frz_tap11_MASK                             0x00000008
#define BCHP_SDS_EQFRZ2_frz_tap11_SHIFT                            3

/* SDS :: EQFRZ2 :: frz_tap10 [02:02] */
#define BCHP_SDS_EQFRZ2_frz_tap10_MASK                             0x00000004
#define BCHP_SDS_EQFRZ2_frz_tap10_SHIFT                            2

/* SDS :: EQFRZ2 :: frz_tap9 [01:01] */
#define BCHP_SDS_EQFRZ2_frz_tap9_MASK                              0x00000002
#define BCHP_SDS_EQFRZ2_frz_tap9_SHIFT                             1

/* SDS :: EQFRZ2 :: frz_tap8 [00:00] */
#define BCHP_SDS_EQFRZ2_frz_tap8_MASK                              0x00000001
#define BCHP_SDS_EQFRZ2_frz_tap8_SHIFT                             0

/***************************************************************************
 *EQFRZ3 - Equalizer FFE Freeze Control Register 3
 ***************************************************************************/
/* SDS :: EQFRZ3 :: reserved0 [31:08] */
#define BCHP_SDS_EQFRZ3_reserved0_MASK                             0xffffff00
#define BCHP_SDS_EQFRZ3_reserved0_SHIFT                            8

/* SDS :: EQFRZ3 :: frz_tap23 [07:07] */
#define BCHP_SDS_EQFRZ3_frz_tap23_MASK                             0x00000080
#define BCHP_SDS_EQFRZ3_frz_tap23_SHIFT                            7

/* SDS :: EQFRZ3 :: frz_tap22 [06:06] */
#define BCHP_SDS_EQFRZ3_frz_tap22_MASK                             0x00000040
#define BCHP_SDS_EQFRZ3_frz_tap22_SHIFT                            6

/* SDS :: EQFRZ3 :: frz_tap21 [05:05] */
#define BCHP_SDS_EQFRZ3_frz_tap21_MASK                             0x00000020
#define BCHP_SDS_EQFRZ3_frz_tap21_SHIFT                            5

/* SDS :: EQFRZ3 :: frz_tap20 [04:04] */
#define BCHP_SDS_EQFRZ3_frz_tap20_MASK                             0x00000010
#define BCHP_SDS_EQFRZ3_frz_tap20_SHIFT                            4

/* SDS :: EQFRZ3 :: frz_tap19 [03:03] */
#define BCHP_SDS_EQFRZ3_frz_tap19_MASK                             0x00000008
#define BCHP_SDS_EQFRZ3_frz_tap19_SHIFT                            3

/* SDS :: EQFRZ3 :: frz_tap18 [02:02] */
#define BCHP_SDS_EQFRZ3_frz_tap18_MASK                             0x00000004
#define BCHP_SDS_EQFRZ3_frz_tap18_SHIFT                            2

/* SDS :: EQFRZ3 :: frz_tap17 [01:01] */
#define BCHP_SDS_EQFRZ3_frz_tap17_MASK                             0x00000002
#define BCHP_SDS_EQFRZ3_frz_tap17_SHIFT                            1

/* SDS :: EQFRZ3 :: frz_tap16 [00:00] */
#define BCHP_SDS_EQFRZ3_frz_tap16_MASK                             0x00000001
#define BCHP_SDS_EQFRZ3_frz_tap16_SHIFT                            0

/***************************************************************************
 *EQMISC - Equalizer FFE Misc Control Register
 ***************************************************************************/
/* SDS :: EQMISC :: reserved0 [31:08] */
#define BCHP_SDS_EQMISC_reserved0_MASK                             0xffffff00
#define BCHP_SDS_EQMISC_reserved0_SHIFT                            8

/* SDS :: EQMISC :: eq_pd [07:07] */
#define BCHP_SDS_EQMISC_eq_pd_MASK                                 0x00000080
#define BCHP_SDS_EQMISC_eq_pd_SHIFT                                7

/* SDS :: EQMISC :: off_baud_dlysel [06:06] */
#define BCHP_SDS_EQMISC_off_baud_dlysel_MASK                       0x00000040
#define BCHP_SDS_EQMISC_off_baud_dlysel_SHIFT                      6

/* SDS :: EQMISC :: ffe_mu_delta [05:03] */
#define BCHP_SDS_EQMISC_ffe_mu_delta_MASK                          0x00000038
#define BCHP_SDS_EQMISC_ffe_mu_delta_SHIFT                         3

/* SDS :: EQMISC :: hdr_auto_save [02:02] */
#define BCHP_SDS_EQMISC_hdr_auto_save_MASK                         0x00000004
#define BCHP_SDS_EQMISC_hdr_auto_save_SHIFT                        2

/* SDS :: EQMISC :: eq_indly_i [01:01] */
#define BCHP_SDS_EQMISC_eq_indly_i_MASK                            0x00000002
#define BCHP_SDS_EQMISC_eq_indly_i_SHIFT                           1

/* SDS :: EQMISC :: eq_in_dly_q [00:00] */
#define BCHP_SDS_EQMISC_eq_in_dly_q_MASK                           0x00000001
#define BCHP_SDS_EQMISC_eq_in_dly_q_SHIFT                          0

/***************************************************************************
 *EQMODE - Equalizer QAM Mode Control Register
 ***************************************************************************/
/* SDS :: EQMODE :: reserved0 [31:08] */
#define BCHP_SDS_EQMODE_reserved0_MASK                             0xffffff00
#define BCHP_SDS_EQMODE_reserved0_SHIFT                            8

/* SDS :: EQMODE :: reserved_for_eco1 [07:07] */
#define BCHP_SDS_EQMODE_reserved_for_eco1_MASK                     0x00000080
#define BCHP_SDS_EQMODE_reserved_for_eco1_SHIFT                    7

/* SDS :: EQMODE :: cl_cci_pd_sel [06:06] */
#define BCHP_SDS_EQMODE_cl_cci_pd_sel_MASK                         0x00000040
#define BCHP_SDS_EQMODE_cl_cci_pd_sel_SHIFT                        6

/* SDS :: EQMODE :: cl_soft_slice_sel [05:05] */
#define BCHP_SDS_EQMODE_cl_soft_slice_sel_MASK                     0x00000020
#define BCHP_SDS_EQMODE_cl_soft_slice_sel_SHIFT                    5

/* SDS :: EQMODE :: dvbs2_8psk_mapping [04:04] */
#define BCHP_SDS_EQMODE_dvbs2_8psk_mapping_MASK                    0x00000010
#define BCHP_SDS_EQMODE_dvbs2_8psk_mapping_SHIFT                   4

/* SDS :: EQMODE :: err_mode [03:02] */
#define BCHP_SDS_EQMODE_err_mode_MASK                              0x0000000c
#define BCHP_SDS_EQMODE_err_mode_SHIFT                             2

/* SDS :: EQMODE :: sym_mode [01:00] */
#define BCHP_SDS_EQMODE_sym_mode_MASK                              0x00000003
#define BCHP_SDS_EQMODE_sym_mode_SHIFT                             0

/***************************************************************************
 *EQMU - Equlizer FFE Mu Setting Regsiter
 ***************************************************************************/
/* SDS :: EQMU :: reserved0 [31:08] */
#define BCHP_SDS_EQMU_reserved0_MASK                               0xffffff00
#define BCHP_SDS_EQMU_reserved0_SHIFT                              8

/* SDS :: EQMU :: ffe_main_mu [07:04] */
#define BCHP_SDS_EQMU_ffe_main_mu_MASK                             0x000000f0
#define BCHP_SDS_EQMU_ffe_main_mu_SHIFT                            4

/* SDS :: EQMU :: ffe_mu [03:00] */
#define BCHP_SDS_EQMU_ffe_mu_MASK                                  0x0000000f
#define BCHP_SDS_EQMU_ffe_mu_SHIFT                                 0

/***************************************************************************
 *EXTIFDIR - External Interface I/O Direction Control
 ***************************************************************************/
/* SDS :: EXTIFDIR :: reserved0 [31:08] */
#define BCHP_SDS_EXTIFDIR_reserved0_MASK                           0xffffff00
#define BCHP_SDS_EXTIFDIR_reserved0_SHIFT                          8

/* SDS :: EXTIFDIR :: dsec_txen_oenb [07:07] */
#define BCHP_SDS_EXTIFDIR_dsec_txen_oenb_MASK                      0x00000080
#define BCHP_SDS_EXTIFDIR_dsec_txen_oenb_SHIFT                     7

/* SDS :: EXTIFDIR :: dsec_vctl_oenb [06:06] */
#define BCHP_SDS_EXTIFDIR_dsec_vctl_oenb_MASK                      0x00000040
#define BCHP_SDS_EXTIFDIR_dsec_vctl_oenb_SHIFT                     6

/* SDS :: EXTIFDIR :: dsec_txout_oenb [05:05] */
#define BCHP_SDS_EXTIFDIR_dsec_txout_oenb_MASK                     0x00000020
#define BCHP_SDS_EXTIFDIR_dsec_txout_oenb_SHIFT                    5

/* SDS :: EXTIFDIR :: pkt_err_oenb [04:04] */
#define BCHP_SDS_EXTIFDIR_pkt_err_oenb_MASK                        0x00000010
#define BCHP_SDS_EXTIFDIR_pkt_err_oenb_SHIFT                       4

/* SDS :: EXTIFDIR :: pkt_valid_oenb [03:03] */
#define BCHP_SDS_EXTIFDIR_pkt_valid_oenb_MASK                      0x00000008
#define BCHP_SDS_EXTIFDIR_pkt_valid_oenb_SHIFT                     3

/* SDS :: EXTIFDIR :: pkt_sync_oenb [02:02] */
#define BCHP_SDS_EXTIFDIR_pkt_sync_oenb_MASK                       0x00000004
#define BCHP_SDS_EXTIFDIR_pkt_sync_oenb_SHIFT                      2

/* SDS :: EXTIFDIR :: pkt_data_oenb [01:01] */
#define BCHP_SDS_EXTIFDIR_pkt_data_oenb_MASK                       0x00000002
#define BCHP_SDS_EXTIFDIR_pkt_data_oenb_SHIFT                      1

/* SDS :: EXTIFDIR :: pkt_clk_oenb [00:00] */
#define BCHP_SDS_EXTIFDIR_pkt_clk_oenb_MASK                        0x00000001
#define BCHP_SDS_EXTIFDIR_pkt_clk_oenb_SHIFT                       0

/***************************************************************************
 *FECTL - Reed-Solomon Control Register
 ***************************************************************************/
/* SDS :: FECTL :: reserved0 [31:06] */
#define BCHP_SDS_FECTL_reserved0_MASK                              0xffffffc0
#define BCHP_SDS_FECTL_reserved0_SHIFT                             6

/* SDS :: FECTL :: Rsvrdy [05:05] */
#define BCHP_SDS_FECTL_Rsvrdy_MASK                                 0x00000020
#define BCHP_SDS_FECTL_Rsvrdy_SHIFT                                5

/* SDS :: FECTL :: reserved_for_eco1 [04:04] */
#define BCHP_SDS_FECTL_reserved_for_eco1_MASK                      0x00000010
#define BCHP_SDS_FECTL_reserved_for_eco1_SHIFT                     4

/* SDS :: FECTL :: CorDis [03:03] */
#define BCHP_SDS_FECTL_CorDis_MASK                                 0x00000008
#define BCHP_SDS_FECTL_CorDis_SHIFT                                3

/* SDS :: FECTL :: Repack [02:02] */
#define BCHP_SDS_FECTL_Repack_MASK                                 0x00000004
#define BCHP_SDS_FECTL_Repack_SHIFT                                2

/* SDS :: FECTL :: Side [01:01] */
#define BCHP_SDS_FECTL_Side_MASK                                   0x00000002
#define BCHP_SDS_FECTL_Side_SHIFT                                  1

/* SDS :: FECTL :: Reset [00:00] */
#define BCHP_SDS_FECTL_Reset_MASK                                  0x00000001
#define BCHP_SDS_FECTL_Reset_SHIFT                                 0

/***************************************************************************
 *PLHDRCFG - PL Header Configuration Register
 ***************************************************************************/
/* SDS :: PLHDRCFG :: reserved0 [31:08] */
#define BCHP_SDS_PLHDRCFG_reserved0_MASK                           0xffffff00
#define BCHP_SDS_PLHDRCFG_reserved0_SHIFT                          8

/* SDS :: PLHDRCFG :: hdr_byp [07:07] */
#define BCHP_SDS_PLHDRCFG_hdr_byp_MASK                             0x00000080
#define BCHP_SDS_PLHDRCFG_hdr_byp_SHIFT                            7

/* SDS :: PLHDRCFG :: type [06:05] */
#define BCHP_SDS_PLHDRCFG_type_MASK                                0x00000060
#define BCHP_SDS_PLHDRCFG_type_SHIFT                               5

/* SDS :: PLHDRCFG :: modcod [04:00] */
#define BCHP_SDS_PLHDRCFG_modcod_MASK                              0x0000001f
#define BCHP_SDS_PLHDRCFG_modcod_SHIFT                             0

/***************************************************************************
 *FILTCTL - Decimating Halfband Filter Control
 ***************************************************************************/
/* SDS :: FILTCTL :: reserved0 [31:08] */
#define BCHP_SDS_FILTCTL_reserved0_MASK                            0xffffff00
#define BCHP_SDS_FILTCTL_reserved0_SHIFT                           8

/* SDS :: FILTCTL :: byp_he2 [07:07] */
#define BCHP_SDS_FILTCTL_byp_he2_MASK                              0x00000080
#define BCHP_SDS_FILTCTL_byp_he2_SHIFT                             7

/* SDS :: FILTCTL :: byp_h0 [06:06] */
#define BCHP_SDS_FILTCTL_byp_h0_MASK                               0x00000040
#define BCHP_SDS_FILTCTL_byp_h0_SHIFT                              6

/* SDS :: FILTCTL :: byp_hf [05:05] */
#define BCHP_SDS_FILTCTL_byp_hf_MASK                               0x00000020
#define BCHP_SDS_FILTCTL_byp_hf_SHIFT                              5

/* SDS :: FILTCTL :: byp_he1 [04:04] */
#define BCHP_SDS_FILTCTL_byp_he1_MASK                              0x00000010
#define BCHP_SDS_FILTCTL_byp_he1_SHIFT                             4

/* SDS :: FILTCTL :: byp_hd [03:03] */
#define BCHP_SDS_FILTCTL_byp_hd_MASK                               0x00000008
#define BCHP_SDS_FILTCTL_byp_hd_SHIFT                              3

/* SDS :: FILTCTL :: byp_hc [02:02] */
#define BCHP_SDS_FILTCTL_byp_hc_MASK                               0x00000004
#define BCHP_SDS_FILTCTL_byp_hc_SHIFT                              2

/* SDS :: FILTCTL :: byp_hb [01:01] */
#define BCHP_SDS_FILTCTL_byp_hb_MASK                               0x00000002
#define BCHP_SDS_FILTCTL_byp_hb_SHIFT                              1

/* SDS :: FILTCTL :: byp_ha [00:00] */
#define BCHP_SDS_FILTCTL_byp_ha_MASK                               0x00000001
#define BCHP_SDS_FILTCTL_byp_ha_SHIFT                              0

/***************************************************************************
 *FIRQSTS1 - Filtered Interrupt Status 1
 ***************************************************************************/
/* SDS :: FIRQSTS1 :: reserved0 [31:08] */
#define BCHP_SDS_FIRQSTS1_reserved0_MASK                           0xffffff00
#define BCHP_SDS_FIRQSTS1_reserved0_SHIFT                          8

/* SDS :: FIRQSTS1 :: FIRQSTS1 [07:00] */
#define BCHP_SDS_FIRQSTS1_FIRQSTS1_MASK                            0x000000ff
#define BCHP_SDS_FIRQSTS1_FIRQSTS1_SHIFT                           0

/***************************************************************************
 *FIRQSTS2 - Filtered Interrupt Status 2
 ***************************************************************************/
/* SDS :: FIRQSTS2 :: reserved0 [31:08] */
#define BCHP_SDS_FIRQSTS2_reserved0_MASK                           0xffffff00
#define BCHP_SDS_FIRQSTS2_reserved0_SHIFT                          8

/* SDS :: FIRQSTS2 :: FIRQSTS2 [07:00] */
#define BCHP_SDS_FIRQSTS2_FIRQSTS2_MASK                            0x000000ff
#define BCHP_SDS_FIRQSTS2_FIRQSTS2_SHIFT                           0

/***************************************************************************
 *FIRQSTS3 - Filtered Interrupt Status 3
 ***************************************************************************/
/* SDS :: FIRQSTS3 :: reserved0 [31:08] */
#define BCHP_SDS_FIRQSTS3_reserved0_MASK                           0xffffff00
#define BCHP_SDS_FIRQSTS3_reserved0_SHIFT                          8

/* SDS :: FIRQSTS3 :: FIRQSTS3 [07:00] */
#define BCHP_SDS_FIRQSTS3_FIRQSTS3_MASK                            0x000000ff
#define BCHP_SDS_FIRQSTS3_FIRQSTS3_SHIFT                           0

/***************************************************************************
 *FIRQSTS4 - Filtered Interrupt Status 4
 ***************************************************************************/
/* SDS :: FIRQSTS4 :: reserved0 [31:08] */
#define BCHP_SDS_FIRQSTS4_reserved0_MASK                           0xffffff00
#define BCHP_SDS_FIRQSTS4_reserved0_SHIFT                          8

/* SDS :: FIRQSTS4 :: FIRQSTS4 [07:00] */
#define BCHP_SDS_FIRQSTS4_FIRQSTS4_MASK                            0x000000ff
#define BCHP_SDS_FIRQSTS4_FIRQSTS4_SHIFT                           0

/***************************************************************************
 *FIRQSTS5 - Filtered Interrupt Status 5
 ***************************************************************************/
/* SDS :: FIRQSTS5 :: reserved0 [31:17] */
#define BCHP_SDS_FIRQSTS5_reserved0_MASK                           0xfffe0000
#define BCHP_SDS_FIRQSTS5_reserved0_SHIFT                          17

/* SDS :: FIRQSTS5 :: FIRQSTS5 [16:00] */
#define BCHP_SDS_FIRQSTS5_FIRQSTS5_MASK                            0x0001ffff
#define BCHP_SDS_FIRQSTS5_FIRQSTS5_SHIFT                           0

/***************************************************************************
 *FMAX - HP Recursive Frequency Estimates Count
 ***************************************************************************/
/* SDS :: FMAX :: reserved0 [31:08] */
#define BCHP_SDS_FMAX_reserved0_MASK                               0xffffff00
#define BCHP_SDS_FMAX_reserved0_SHIFT                              8

/* SDS :: FMAX :: FNMAX [07:04] */
#define BCHP_SDS_FMAX_FNMAX_MASK                                   0x000000f0
#define BCHP_SDS_FMAX_FNMAX_SHIFT                                  4

/* SDS :: FMAX :: FMMAX [03:00] */
#define BCHP_SDS_FMAX_FMMAX_MASK                                   0x0000000f
#define BCHP_SDS_FMAX_FMMAX_SHIFT                                  0

/***************************************************************************
 *FMMAX - DAFE FMAX
 ***************************************************************************/
/* SDS :: FMMAX :: reserved0 [31:08] */
#define BCHP_SDS_FMMAX_reserved0_MASK                              0xffffff00
#define BCHP_SDS_FMMAX_reserved0_SHIFT                             8

/* SDS :: FMMAX :: reserved_for_eco1 [07:05] */
#define BCHP_SDS_FMMAX_reserved_for_eco1_MASK                      0x000000e0
#define BCHP_SDS_FMMAX_reserved_for_eco1_SHIFT                     5

/* SDS :: FMMAX :: dafe_fmmax [04:00] */
#define BCHP_SDS_FMMAX_dafe_fmmax_MASK                             0x0000001f
#define BCHP_SDS_FMMAX_dafe_fmmax_SHIFT                            0

/***************************************************************************
 *DCOLKCTL - DCO Leak Control
 ***************************************************************************/
/* SDS :: DCOLKCTL :: reserved0 [31:08] */
#define BCHP_SDS_DCOLKCTL_reserved0_MASK                           0xffffff00
#define BCHP_SDS_DCOLKCTL_reserved0_SHIFT                          8

/* SDS :: DCOLKCTL :: dco_leak_ctl [07:01] */
#define BCHP_SDS_DCOLKCTL_dco_leak_ctl_MASK                        0x000000fe
#define BCHP_SDS_DCOLKCTL_dco_leak_ctl_SHIFT                       1

/* SDS :: DCOLKCTL :: reserved_for_eco1 [00:00] */
#define BCHP_SDS_DCOLKCTL_reserved_for_eco1_MASK                   0x00000001
#define BCHP_SDS_DCOLKCTL_reserved_for_eco1_SHIFT                  0

/***************************************************************************
 *GENCTRL1 - Reserved
 ***************************************************************************/
/* SDS :: GENCTRL1 :: reserved0 [31:08] */
#define BCHP_SDS_GENCTRL1_reserved0_MASK                           0xffffff00
#define BCHP_SDS_GENCTRL1_reserved0_SHIFT                          8

/* SDS :: GENCTRL1 :: reserved_for_eco1 [07:02] */
#define BCHP_SDS_GENCTRL1_reserved_for_eco1_MASK                   0x000000fc
#define BCHP_SDS_GENCTRL1_reserved_for_eco1_SHIFT                  2

/* SDS :: GENCTRL1 :: selvtop_ctl [01:01] */
#define BCHP_SDS_GENCTRL1_selvtop_ctl_MASK                         0x00000002
#define BCHP_SDS_GENCTRL1_selvtop_ctl_SHIFT                        1

/* SDS :: GENCTRL1 :: afec_pwrdn [00:00] */
#define BCHP_SDS_GENCTRL1_afec_pwrdn_MASK                          0x00000001
#define BCHP_SDS_GENCTRL1_afec_pwrdn_SHIFT                         0

/***************************************************************************
 *GENCTRL2 - Reserved
 ***************************************************************************/
/* SDS :: GENCTRL2 :: reserved0 [31:08] */
#define BCHP_SDS_GENCTRL2_reserved0_MASK                           0xffffff00
#define BCHP_SDS_GENCTRL2_reserved0_SHIFT                          8

/* SDS :: GENCTRL2 :: reserved_for_eco1 [07:00] */
#define BCHP_SDS_GENCTRL2_reserved_for_eco1_MASK                   0x000000ff
#define BCHP_SDS_GENCTRL2_reserved_for_eco1_SHIFT                  0

/***************************************************************************
 *GLBCTL - Global block reset and interrupt control
 ***************************************************************************/
/* SDS :: GLBCTL :: reserved0 [31:08] */
#define BCHP_SDS_GLBCTL_reserved0_MASK                             0xffffff00
#define BCHP_SDS_GLBCTL_reserved0_SHIFT                            8

/* SDS :: GLBCTL :: intrdclren [07:07] */
#define BCHP_SDS_GLBCTL_intrdclren_MASK                            0x00000080
#define BCHP_SDS_GLBCTL_intrdclren_SHIFT                           7

/* SDS :: GLBCTL :: reserved_for_eco1 [06:01] */
#define BCHP_SDS_GLBCTL_reserved_for_eco1_MASK                     0x0000007e
#define BCHP_SDS_GLBCTL_reserved_for_eco1_SHIFT                    1

/* SDS :: GLBCTL :: glbblkrst [00:00] */
#define BCHP_SDS_GLBCTL_glbblkrst_MASK                             0x00000001
#define BCHP_SDS_GLBCTL_glbblkrst_SHIFT                            0

/***************************************************************************
 *PILOTCTL - Pilot Control
 ***************************************************************************/
/* SDS :: PILOTCTL :: reserved0 [31:08] */
#define BCHP_SDS_PILOTCTL_reserved0_MASK                           0xffffff00
#define BCHP_SDS_PILOTCTL_reserved0_SHIFT                          8

/* SDS :: PILOTCTL :: reserved_for_eco1 [07:06] */
#define BCHP_SDS_PILOTCTL_reserved_for_eco1_MASK                   0x000000c0
#define BCHP_SDS_PILOTCTL_reserved_for_eco1_SHIFT                  6

/* SDS :: PILOTCTL :: pilot_loop [05:05] */
#define BCHP_SDS_PILOTCTL_pilot_loop_MASK                          0x00000020
#define BCHP_SDS_PILOTCTL_pilot_loop_SHIFT                         5

/* SDS :: PILOTCTL :: phase_align_mode [04:04] */
#define BCHP_SDS_PILOTCTL_phase_align_mode_MASK                    0x00000010
#define BCHP_SDS_PILOTCTL_phase_align_mode_SHIFT                   4

/* SDS :: PILOTCTL :: short_phase_adj_en [03:03] */
#define BCHP_SDS_PILOTCTL_short_phase_adj_en_MASK                  0x00000008
#define BCHP_SDS_PILOTCTL_short_phase_adj_en_SHIFT                 3

/* SDS :: PILOTCTL :: phase_adj_en [02:02] */
#define BCHP_SDS_PILOTCTL_phase_adj_en_MASK                        0x00000004
#define BCHP_SDS_PILOTCTL_phase_adj_en_SHIFT                       2

/* SDS :: PILOTCTL :: pilot_update_mode [01:01] */
#define BCHP_SDS_PILOTCTL_pilot_update_mode_MASK                   0x00000002
#define BCHP_SDS_PILOTCTL_pilot_update_mode_SHIFT                  1

/* SDS :: PILOTCTL :: pilot_mode [00:00] */
#define BCHP_SDS_PILOTCTL_pilot_mode_MASK                          0x00000001
#define BCHP_SDS_PILOTCTL_pilot_mode_SHIFT                         0

/***************************************************************************
 *HPCTRL1 - HP Control 1
 ***************************************************************************/
/* SDS :: HPCTRL1 :: reserved0 [31:08] */
#define BCHP_SDS_HPCTRL1_reserved0_MASK                            0xffffff00
#define BCHP_SDS_HPCTRL1_reserved0_SHIFT                           8

/* SDS :: HPCTRL1 :: OFNOVR [07:07] */
#define BCHP_SDS_HPCTRL1_OFNOVR_MASK                               0x00000080
#define BCHP_SDS_HPCTRL1_OFNOVR_SHIFT                              7

/* SDS :: HPCTRL1 :: RSTSP [06:06] */
#define BCHP_SDS_HPCTRL1_RSTSP_MASK                                0x00000040
#define BCHP_SDS_HPCTRL1_RSTSP_SHIFT                               6

/* SDS :: HPCTRL1 :: PDEN [05:05] */
#define BCHP_SDS_HPCTRL1_PDEN_MASK                                 0x00000020
#define BCHP_SDS_HPCTRL1_PDEN_SHIFT                                5

/* SDS :: HPCTRL1 :: MODE [04:04] */
#define BCHP_SDS_HPCTRL1_MODE_MASK                                 0x00000010
#define BCHP_SDS_HPCTRL1_MODE_SHIFT                                4

/* SDS :: HPCTRL1 :: RSTIF [03:03] */
#define BCHP_SDS_HPCTRL1_RSTIF_MASK                                0x00000008
#define BCHP_SDS_HPCTRL1_RSTIF_SHIFT                               3

/* SDS :: HPCTRL1 :: HPWS [02:02] */
#define BCHP_SDS_HPCTRL1_HPWS_MASK                                 0x00000004
#define BCHP_SDS_HPCTRL1_HPWS_SHIFT                                2

/* SDS :: HPCTRL1 :: HPEN [01:01] */
#define BCHP_SDS_HPCTRL1_HPEN_MASK                                 0x00000002
#define BCHP_SDS_HPCTRL1_HPEN_SHIFT                                1

/* SDS :: HPCTRL1 :: HPRST [00:00] */
#define BCHP_SDS_HPCTRL1_HPRST_MASK                                0x00000001
#define BCHP_SDS_HPCTRL1_HPRST_SHIFT                               0

/***************************************************************************
 *HPCTRL2 - HP Control 2
 ***************************************************************************/
/* SDS :: HPCTRL2 :: reserved0 [31:08] */
#define BCHP_SDS_HPCTRL2_reserved0_MASK                            0xffffff00
#define BCHP_SDS_HPCTRL2_reserved0_SHIFT                           8

/* SDS :: HPCTRL2 :: FECPH_OVR [07:05] */
#define BCHP_SDS_HPCTRL2_FECPH_OVR_MASK                            0x000000e0
#define BCHP_SDS_HPCTRL2_FECPH_OVR_SHIFT                           5

/* SDS :: HPCTRL2 :: FECEN_VR [04:04] */
#define BCHP_SDS_HPCTRL2_FECEN_VR_MASK                             0x00000010
#define BCHP_SDS_HPCTRL2_FECEN_VR_SHIFT                            4

/* SDS :: HPCTRL2 :: SPINV_OVR [03:03] */
#define BCHP_SDS_HPCTRL2_SPINV_OVR_MASK                            0x00000008
#define BCHP_SDS_HPCTRL2_SPINV_OVR_SHIFT                           3

/* SDS :: HPCTRL2 :: TRN_OVR [02:02] */
#define BCHP_SDS_HPCTRL2_TRN_OVR_MASK                              0x00000004
#define BCHP_SDS_HPCTRL2_TRN_OVR_SHIFT                             2

/* SDS :: HPCTRL2 :: LCK_OVR [01:01] */
#define BCHP_SDS_HPCTRL2_LCK_OVR_MASK                              0x00000002
#define BCHP_SDS_HPCTRL2_LCK_OVR_SHIFT                             1

/* SDS :: HPCTRL2 :: MIC_OVR [00:00] */
#define BCHP_SDS_HPCTRL2_MIC_OVR_MASK                              0x00000001
#define BCHP_SDS_HPCTRL2_MIC_OVR_SHIFT                             0

/***************************************************************************
 *HPCTRL3 - HP Control 3
 ***************************************************************************/
/* SDS :: HPCTRL3 :: reserved0 [31:08] */
#define BCHP_SDS_HPCTRL3_reserved0_MASK                            0xffffff00
#define BCHP_SDS_HPCTRL3_reserved0_SHIFT                           8

/* SDS :: HPCTRL3 :: TDONE_FILTER [07:07] */
#define BCHP_SDS_HPCTRL3_TDONE_FILTER_MASK                         0x00000080
#define BCHP_SDS_HPCTRL3_TDONE_FILTER_SHIFT                        7

/* SDS :: HPCTRL3 :: BLR_OVR [06:06] */
#define BCHP_SDS_HPCTRL3_BLR_OVR_MASK                              0x00000040
#define BCHP_SDS_HPCTRL3_BLR_OVR_SHIFT                             6

/* SDS :: HPCTRL3 :: reserved_for_eco1 [05:04] */
#define BCHP_SDS_HPCTRL3_reserved_for_eco1_MASK                    0x00000030
#define BCHP_SDS_HPCTRL3_reserved_for_eco1_SHIFT                   4

/* SDS :: HPCTRL3 :: CSLIP_EN [03:03] */
#define BCHP_SDS_HPCTRL3_CSLIP_EN_MASK                             0x00000008
#define BCHP_SDS_HPCTRL3_CSLIP_EN_SHIFT                            3

/* SDS :: HPCTRL3 :: DAFE_DN [02:02] */
#define BCHP_SDS_HPCTRL3_DAFE_DN_MASK                              0x00000004
#define BCHP_SDS_HPCTRL3_DAFE_DN_SHIFT                             2

/* SDS :: HPCTRL3 :: DAFE_EN [01:01] */
#define BCHP_SDS_HPCTRL3_DAFE_EN_MASK                              0x00000002
#define BCHP_SDS_HPCTRL3_DAFE_EN_SHIFT                             1

/* SDS :: HPCTRL3 :: DAVE_OV [00:00] */
#define BCHP_SDS_HPCTRL3_DAVE_OV_MASK                              0x00000001
#define BCHP_SDS_HPCTRL3_DAVE_OV_SHIFT                             0

/***************************************************************************
 *HPCTRL4 - HP Control 4
 ***************************************************************************/
/* SDS :: HPCTRL4 :: reserved0 [31:08] */
#define BCHP_SDS_HPCTRL4_reserved0_MASK                            0xffffff00
#define BCHP_SDS_HPCTRL4_reserved0_SHIFT                           8

/* SDS :: HPCTRL4 :: COH_INSEL [07:06] */
#define BCHP_SDS_HPCTRL4_COH_INSEL_MASK                            0x000000c0
#define BCHP_SDS_HPCTRL4_COH_INSEL_SHIFT                           6

/* SDS :: HPCTRL4 :: reserved_for_eco1 [05:05] */
#define BCHP_SDS_HPCTRL4_reserved_for_eco1_MASK                    0x00000020
#define BCHP_SDS_HPCTRL4_reserved_for_eco1_SHIFT                   5

/* SDS :: HPCTRL4 :: PHI_TRN [04:04] */
#define BCHP_SDS_HPCTRL4_PHI_TRN_MASK                              0x00000010
#define BCHP_SDS_HPCTRL4_PHI_TRN_SHIFT                             4

/* SDS :: HPCTRL4 :: TRN_DIR_DIS [03:03] */
#define BCHP_SDS_HPCTRL4_TRN_DIR_DIS_MASK                          0x00000008
#define BCHP_SDS_HPCTRL4_TRN_DIR_DIS_SHIFT                         3

/* SDS :: HPCTRL4 :: TRN_DIR [02:02] */
#define BCHP_SDS_HPCTRL4_TRN_DIR_MASK                              0x00000004
#define BCHP_SDS_HPCTRL4_TRN_DIR_SHIFT                             2

/* SDS :: HPCTRL4 :: OFN_PNE [01:01] */
#define BCHP_SDS_HPCTRL4_OFN_PNE_MASK                              0x00000002
#define BCHP_SDS_HPCTRL4_OFN_PNE_SHIFT                             1

/* SDS :: HPCTRL4 :: OFN_DIR [00:00] */
#define BCHP_SDS_HPCTRL4_OFN_DIR_MASK                              0x00000001
#define BCHP_SDS_HPCTRL4_OFN_DIR_SHIFT                             0

/***************************************************************************
 *HPCTRL5 - HP Control 5
 ***************************************************************************/
/* SDS :: HPCTRL5 :: reserved0 [31:08] */
#define BCHP_SDS_HPCTRL5_reserved0_MASK                            0xffffff00
#define BCHP_SDS_HPCTRL5_reserved0_SHIFT                           8

/* SDS :: HPCTRL5 :: reserved_for_eco1 [07:07] */
#define BCHP_SDS_HPCTRL5_reserved_for_eco1_MASK                    0x00000080
#define BCHP_SDS_HPCTRL5_reserved_for_eco1_SHIFT                   7

/* SDS :: HPCTRL5 :: DCAROF [06:06] */
#define BCHP_SDS_HPCTRL5_DCAROF_MASK                               0x00000040
#define BCHP_SDS_HPCTRL5_DCAROF_SHIFT                              6

/* SDS :: HPCTRL5 :: DTIMOF [05:05] */
#define BCHP_SDS_HPCTRL5_DTIMOF_MASK                               0x00000020
#define BCHP_SDS_HPCTRL5_DTIMOF_SHIFT                              5

/* SDS :: HPCTRL5 :: reserved_for_eco2 [04:04] */
#define BCHP_SDS_HPCTRL5_reserved_for_eco2_MASK                    0x00000010
#define BCHP_SDS_HPCTRL5_reserved_for_eco2_SHIFT                   4

/* SDS :: HPCTRL5 :: OFNRS [03:03] */
#define BCHP_SDS_HPCTRL5_OFNRS_MASK                                0x00000008
#define BCHP_SDS_HPCTRL5_OFNRS_SHIFT                               3

/* SDS :: HPCTRL5 :: reserved_for_eco3 [02:01] */
#define BCHP_SDS_HPCTRL5_reserved_for_eco3_MASK                    0x00000006
#define BCHP_SDS_HPCTRL5_reserved_for_eco3_SHIFT                   1

/* SDS :: HPCTRL5 :: CSLMD [00:00] */
#define BCHP_SDS_HPCTRL5_CSLMD_MASK                                0x00000001
#define BCHP_SDS_HPCTRL5_CSLMD_SHIFT                               0

/***************************************************************************
 *HPCTRL6 - HP Control 6
 ***************************************************************************/
/* SDS :: HPCTRL6 :: reserved0 [31:08] */
#define BCHP_SDS_HPCTRL6_reserved0_MASK                            0xffffff00
#define BCHP_SDS_HPCTRL6_reserved0_SHIFT                           8

/* SDS :: HPCTRL6 :: INVDFE [07:07] */
#define BCHP_SDS_HPCTRL6_INVDFE_MASK                               0x00000080
#define BCHP_SDS_HPCTRL6_INVDFE_SHIFT                              7

/* SDS :: HPCTRL6 :: BLKLE [06:06] */
#define BCHP_SDS_HPCTRL6_BLKLE_MASK                                0x00000040
#define BCHP_SDS_HPCTRL6_BLKLE_SHIFT                               6

/* SDS :: HPCTRL6 :: BYPMIX [05:05] */
#define BCHP_SDS_HPCTRL6_BYPMIX_MASK                               0x00000020
#define BCHP_SDS_HPCTRL6_BYPMIX_SHIFT                              5

/* SDS :: HPCTRL6 :: EN127 [04:04] */
#define BCHP_SDS_HPCTRL6_EN127_MASK                                0x00000010
#define BCHP_SDS_HPCTRL6_EN127_SHIFT                               4

/* SDS :: HPCTRL6 :: VLCRST [03:03] */
#define BCHP_SDS_HPCTRL6_VLCRST_MASK                               0x00000008
#define BCHP_SDS_HPCTRL6_VLCRST_SHIFT                              3

/* SDS :: HPCTRL6 :: VLCFRZ [02:02] */
#define BCHP_SDS_HPCTRL6_VLCFRZ_MASK                               0x00000004
#define BCHP_SDS_HPCTRL6_VLCFRZ_SHIFT                              2

/* SDS :: HPCTRL6 :: CLBFRZ [01:01] */
#define BCHP_SDS_HPCTRL6_CLBFRZ_MASK                               0x00000002
#define BCHP_SDS_HPCTRL6_CLBFRZ_SHIFT                              1

/* SDS :: HPCTRL6 :: CLFFRZ [00:00] */
#define BCHP_SDS_HPCTRL6_CLFFRZ_MASK                               0x00000001
#define BCHP_SDS_HPCTRL6_CLFFRZ_SHIFT                              0

/***************************************************************************
 *HPCTRL7 - HP Control 7
 ***************************************************************************/
/* SDS :: HPCTRL7 :: reserved0 [31:08] */
#define BCHP_SDS_HPCTRL7_reserved0_MASK                            0xffffff00
#define BCHP_SDS_HPCTRL7_reserved0_SHIFT                           8

/* SDS :: HPCTRL7 :: PHEN [07:07] */
#define BCHP_SDS_HPCTRL7_PHEN_MASK                                 0x00000080
#define BCHP_SDS_HPCTRL7_PHEN_SHIFT                                7

/* SDS :: HPCTRL7 :: BYPMAG [06:06] */
#define BCHP_SDS_HPCTRL7_BYPMAG_MASK                               0x00000040
#define BCHP_SDS_HPCTRL7_BYPMAG_SHIFT                              6

/* SDS :: HPCTRL7 :: TIMLPSEL [05:04] */
#define BCHP_SDS_HPCTRL7_TIMLPSEL_MASK                             0x00000030
#define BCHP_SDS_HPCTRL7_TIMLPSEL_SHIFT                            4

/* SDS :: HPCTRL7 :: FECPHDIS [03:03] */
#define BCHP_SDS_HPCTRL7_FECPHDIS_MASK                             0x00000008
#define BCHP_SDS_HPCTRL7_FECPHDIS_SHIFT                            3

/* SDS :: HPCTRL7 :: FFSWAP [02:02] */
#define BCHP_SDS_HPCTRL7_FFSWAP_MASK                               0x00000004
#define BCHP_SDS_HPCTRL7_FFSWAP_SHIFT                              2

/* SDS :: HPCTRL7 :: INSEL [01:00] */
#define BCHP_SDS_HPCTRL7_INSEL_MASK                                0x00000003
#define BCHP_SDS_HPCTRL7_INSEL_SHIFT                               0

/***************************************************************************
 *HPCTRL8 - HP Control 8
 ***************************************************************************/
/* SDS :: HPCTRL8 :: reserved0 [31:08] */
#define BCHP_SDS_HPCTRL8_reserved0_MASK                            0xffffff00
#define BCHP_SDS_HPCTRL8_reserved0_SHIFT                           8

/* SDS :: HPCTRL8 :: reserved_for_eco1 [07:05] */
#define BCHP_SDS_HPCTRL8_reserved_for_eco1_MASK                    0x000000e0
#define BCHP_SDS_HPCTRL8_reserved_for_eco1_SHIFT                   5

/* SDS :: HPCTRL8 :: HP_SPINV_POST_MIX [04:04] */
#define BCHP_SDS_HPCTRL8_HP_SPINV_POST_MIX_MASK                    0x00000010
#define BCHP_SDS_HPCTRL8_HP_SPINV_POST_MIX_SHIFT                   4

/* SDS :: HPCTRL8 :: TURBO_IF_INV [03:03] */
#define BCHP_SDS_HPCTRL8_TURBO_IF_INV_MASK                         0x00000008
#define BCHP_SDS_HPCTRL8_TURBO_IF_INV_SHIFT                        3

/* SDS :: HPCTRL8 :: FORCE_HP_STATE_TO_FMREC [02:02] */
#define BCHP_SDS_HPCTRL8_FORCE_HP_STATE_TO_FMREC_MASK              0x00000004
#define BCHP_SDS_HPCTRL8_FORCE_HP_STATE_TO_FMREC_SHIFT             2

/* SDS :: HPCTRL8 :: DIFF_PHI_INV [01:01] */
#define BCHP_SDS_HPCTRL8_DIFF_PHI_INV_MASK                         0x00000002
#define BCHP_SDS_HPCTRL8_DIFF_PHI_INV_SHIFT                        1

/* SDS :: HPCTRL8 :: FFOFFINV [00:00] */
#define BCHP_SDS_HPCTRL8_FFOFFINV_MASK                             0x00000001
#define BCHP_SDS_HPCTRL8_FFOFFINV_SHIFT                            0

/***************************************************************************
 *HPLLCTL - Clock Generator Misc Control 3
 ***************************************************************************/
/* SDS :: HPLLCTL :: reserved0 [31:08] */
#define BCHP_SDS_HPLLCTL_reserved0_MASK                            0xffffff00
#define BCHP_SDS_HPLLCTL_reserved0_SHIFT                           8

/* SDS :: HPLLCTL :: clkgen_byp [07:07] */
#define BCHP_SDS_HPLLCTL_clkgen_byp_MASK                           0x00000080
#define BCHP_SDS_HPLLCTL_clkgen_byp_SHIFT                          7

/* SDS :: HPLLCTL :: pll_clk_inv [06:06] */
#define BCHP_SDS_HPLLCTL_pll_clk_inv_MASK                          0x00000040
#define BCHP_SDS_HPLLCTL_pll_clk_inv_SHIFT                         6

/* SDS :: HPLLCTL :: pll_clk_src [05:05] */
#define BCHP_SDS_HPLLCTL_pll_clk_src_MASK                          0x00000020
#define BCHP_SDS_HPLLCTL_pll_clk_src_SHIFT                         5

/* SDS :: HPLLCTL :: reserved_for_eco1 [04:04] */
#define BCHP_SDS_HPLLCTL_reserved_for_eco1_MASK                    0x00000010
#define BCHP_SDS_HPLLCTL_reserved_for_eco1_SHIFT                   4

/* SDS :: HPLLCTL :: fpll_clk_inv [03:03] */
#define BCHP_SDS_HPLLCTL_fpll_clk_inv_MASK                         0x00000008
#define BCHP_SDS_HPLLCTL_fpll_clk_inv_SHIFT                        3

/* SDS :: HPLLCTL :: fpll_src_sel [02:02] */
#define BCHP_SDS_HPLLCTL_fpll_src_sel_MASK                         0x00000004
#define BCHP_SDS_HPLLCTL_fpll_src_sel_SHIFT                        2

/* SDS :: HPLLCTL :: reserved_for_eco2 [01:01] */
#define BCHP_SDS_HPLLCTL_reserved_for_eco2_MASK                    0x00000002
#define BCHP_SDS_HPLLCTL_reserved_for_eco2_SHIFT                   1

/* SDS :: HPLLCTL :: sleep_en [00:00] */
#define BCHP_SDS_HPLLCTL_sleep_en_MASK                             0x00000001
#define BCHP_SDS_HPLLCTL_sleep_en_SHIFT                            0

/***************************************************************************
 *HPMODE - HP Operating Mode
 ***************************************************************************/
/* SDS :: HPMODE :: reserved0 [31:08] */
#define BCHP_SDS_HPMODE_reserved0_MASK                             0xffffff00
#define BCHP_SDS_HPMODE_reserved0_SHIFT                            8

/* SDS :: HPMODE :: use_shadow [07:07] */
#define BCHP_SDS_HPMODE_use_shadow_MASK                            0x00000080
#define BCHP_SDS_HPMODE_use_shadow_SHIFT                           7

/* SDS :: HPMODE :: dcorr_modcod_search [06:06] */
#define BCHP_SDS_HPMODE_dcorr_modcod_search_MASK                   0x00000040
#define BCHP_SDS_HPMODE_dcorr_modcod_search_SHIFT                  6

/* SDS :: HPMODE :: disable_fec_start [05:05] */
#define BCHP_SDS_HPMODE_disable_fec_start_MASK                     0x00000020
#define BCHP_SDS_HPMODE_disable_fec_start_SHIFT                    5

/* SDS :: HPMODE :: dafe_modcod_search [04:04] */
#define BCHP_SDS_HPMODE_dafe_modcod_search_MASK                    0x00000010
#define BCHP_SDS_HPMODE_dafe_modcod_search_SHIFT                   4

/* SDS :: HPMODE :: enable_dafe_update_during_receiver_lock_state [03:03] */
#define BCHP_SDS_HPMODE_enable_dafe_update_during_receiver_lock_state_MASK 0x00000008
#define BCHP_SDS_HPMODE_enable_dafe_update_during_receiver_lock_state_SHIFT 3

/* SDS :: HPMODE :: disable_fine_freq_during_receiver_lock_state [02:02] */
#define BCHP_SDS_HPMODE_disable_fine_freq_during_receiver_lock_state_MASK 0x00000004
#define BCHP_SDS_HPMODE_disable_fine_freq_during_receiver_lock_state_SHIFT 2

/* SDS :: HPMODE :: hdr_mode [01:00] */
#define BCHP_SDS_HPMODE_hdr_mode_MASK                              0x00000003
#define BCHP_SDS_HPMODE_hdr_mode_SHIFT                             0

/***************************************************************************
 *HPPDWN - HP Powerdown Mask
 ***************************************************************************/
/* SDS :: HPPDWN :: reserved0 [31:08] */
#define BCHP_SDS_HPPDWN_reserved0_MASK                             0xffffff00
#define BCHP_SDS_HPPDWN_reserved0_SHIFT                            8

/* SDS :: HPPDWN :: reserved_for_eco1 [07:04] */
#define BCHP_SDS_HPPDWN_reserved_for_eco1_MASK                     0x000000f0
#define BCHP_SDS_HPPDWN_reserved_for_eco1_SHIFT                    4

/* SDS :: HPPDWN :: DCRPDN [03:00] */
#define BCHP_SDS_HPPDWN_DCRPDN_MASK                                0x0000000f
#define BCHP_SDS_HPPDWN_DCRPDN_SHIFT                               0

/***************************************************************************
 *HSTATEBP - HP State Interrupt
 ***************************************************************************/
/* SDS :: HSTATEBP :: reserved0 [31:08] */
#define BCHP_SDS_HSTATEBP_reserved0_MASK                           0xffffff00
#define BCHP_SDS_HSTATEBP_reserved0_SHIFT                          8

/* SDS :: HSTATEBP :: STATEBP_EN [07:07] */
#define BCHP_SDS_HSTATEBP_STATEBP_EN_MASK                          0x00000080
#define BCHP_SDS_HSTATEBP_STATEBP_EN_SHIFT                         7

/* SDS :: HSTATEBP :: reserved_for_eco1 [06:05] */
#define BCHP_SDS_HSTATEBP_reserved_for_eco1_MASK                   0x00000060
#define BCHP_SDS_HSTATEBP_reserved_for_eco1_SHIFT                  5

/* SDS :: HSTATEBP :: STATEBP [04:00] */
#define BCHP_SDS_HSTATEBP_STATEBP_MASK                             0x0000001f
#define BCHP_SDS_HSTATEBP_STATEBP_SHIFT                            0

/***************************************************************************
 *IFMAX - HP Maximum Number of IF Steps
 ***************************************************************************/
/* SDS :: IFMAX :: reserved0 [31:08] */
#define BCHP_SDS_IFMAX_reserved0_MASK                              0xffffff00
#define BCHP_SDS_IFMAX_reserved0_SHIFT                             8

/* SDS :: IFMAX :: IFMAX [07:00] */
#define BCHP_SDS_IFMAX_IFMAX_MASK                                  0x000000ff
#define BCHP_SDS_IFMAX_IFMAX_SHIFT                                 0

/***************************************************************************
 *IICCNT - MI2C Byte Count
 ***************************************************************************/
/* SDS :: IICCNT :: reserved0 [31:08] */
#define BCHP_SDS_IICCNT_reserved0_MASK                             0xffffff00
#define BCHP_SDS_IICCNT_reserved0_SHIFT                            8

/* SDS :: IICCNT :: iic_count2 [07:04] */
#define BCHP_SDS_IICCNT_iic_count2_MASK                            0x000000f0
#define BCHP_SDS_IICCNT_iic_count2_SHIFT                           4

/* SDS :: IICCNT :: iic_count1 [03:00] */
#define BCHP_SDS_IICCNT_iic_count1_MASK                            0x0000000f
#define BCHP_SDS_IICCNT_iic_count1_SHIFT                           0

/***************************************************************************
 *IICHPA - MI2C Chip Address
 ***************************************************************************/
/* SDS :: IICHPA :: reserved0 [31:08] */
#define BCHP_SDS_IICHPA_reserved0_MASK                             0xffffff00
#define BCHP_SDS_IICHPA_reserved0_SHIFT                            8

/* SDS :: IICHPA :: chip_addr [07:01] */
#define BCHP_SDS_IICHPA_chip_addr_MASK                             0x000000fe
#define BCHP_SDS_IICHPA_chip_addr_SHIFT                            1

/* SDS :: IICHPA :: reserved_for_eco1 [00:00] */
#define BCHP_SDS_IICHPA_reserved_for_eco1_MASK                     0x00000001
#define BCHP_SDS_IICHPA_reserved_for_eco1_SHIFT                    0

/***************************************************************************
 *IICTL1 - MI2C Control Register 1
 ***************************************************************************/
/* SDS :: IICTL1 :: reserved0 [31:08] */
#define BCHP_SDS_IICTL1_reserved0_MASK                             0xffffff00
#define BCHP_SDS_IICTL1_reserved0_SHIFT                            8

/* SDS :: IICTL1 :: dly_dis [07:07] */
#define BCHP_SDS_IICTL1_dly_dis_MASK                               0x00000080
#define BCHP_SDS_IICTL1_dly_dis_SHIFT                              7

/* SDS :: IICTL1 :: degltch_dis [06:06] */
#define BCHP_SDS_IICTL1_degltch_dis_MASK                           0x00000040
#define BCHP_SDS_IICTL1_degltch_dis_SHIFT                          6

/* SDS :: IICTL1 :: loopen [05:05] */
#define BCHP_SDS_IICTL1_loopen_MASK                                0x00000020
#define BCHP_SDS_IICTL1_loopen_SHIFT                               5

/* SDS :: IICTL1 :: upbyck [04:04] */
#define BCHP_SDS_IICTL1_upbyck_MASK                                0x00000010
#define BCHP_SDS_IICTL1_upbyck_SHIFT                               4

/* SDS :: IICTL1 :: upbyin [03:03] */
#define BCHP_SDS_IICTL1_upbyin_MASK                                0x00000008
#define BCHP_SDS_IICTL1_upbyin_SHIFT                               3

/* SDS :: IICTL1 :: gpiobyp [02:02] */
#define BCHP_SDS_IICTL1_gpiobyp_MASK                               0x00000004
#define BCHP_SDS_IICTL1_gpiobyp_SHIFT                              2

/* SDS :: IICTL1 :: upbyp [01:01] */
#define BCHP_SDS_IICTL1_upbyp_MASK                                 0x00000002
#define BCHP_SDS_IICTL1_upbyp_SHIFT                                1

/* SDS :: IICTL1 :: reserved_for_eco1 [00:00] */
#define BCHP_SDS_IICTL1_reserved_for_eco1_MASK                     0x00000001
#define BCHP_SDS_IICTL1_reserved_for_eco1_SHIFT                    0

/***************************************************************************
 *IICTL2 - MI2C Control Register 2
 ***************************************************************************/
/* SDS :: IICTL2 :: reserved0 [31:08] */
#define BCHP_SDS_IICTL2_reserved0_MASK                             0xffffff00
#define BCHP_SDS_IICTL2_reserved0_SHIFT                            8

/* SDS :: IICTL2 :: miic_rst [07:07] */
#define BCHP_SDS_IICTL2_miic_rst_MASK                              0x00000080
#define BCHP_SDS_IICTL2_miic_rst_SHIFT                             7

/* SDS :: IICTL2 :: reserved_for_eco1 [06:05] */
#define BCHP_SDS_IICTL2_reserved_for_eco1_MASK                     0x00000060
#define BCHP_SDS_IICTL2_reserved_for_eco1_SHIFT                    5

/* SDS :: IICTL2 :: sbyp [04:04] */
#define BCHP_SDS_IICTL2_sbyp_MASK                                  0x00000010
#define BCHP_SDS_IICTL2_sbyp_SHIFT                                 4

/* SDS :: IICTL2 :: reserved_for_eco2 [03:03] */
#define BCHP_SDS_IICTL2_reserved_for_eco2_MASK                     0x00000008
#define BCHP_SDS_IICTL2_reserved_for_eco2_SHIFT                    3

/* SDS :: IICTL2 :: dtf [02:01] */
#define BCHP_SDS_IICTL2_dtf_MASK                                   0x00000006
#define BCHP_SDS_IICTL2_dtf_SHIFT                                  1

/* SDS :: IICTL2 :: iic_en [00:00] */
#define BCHP_SDS_IICTL2_iic_en_MASK                                0x00000001
#define BCHP_SDS_IICTL2_iic_en_SHIFT                               0

/***************************************************************************
 *IQAMP - I/Q Imbalance Amplitude Control
 ***************************************************************************/
/* SDS :: IQAMP :: reserved0 [31:08] */
#define BCHP_SDS_IQAMP_reserved0_MASK                              0xffffff00
#define BCHP_SDS_IQAMP_reserved0_SHIFT                             8

/* SDS :: IQAMP :: iqamp_shift1 [07:06] */
#define BCHP_SDS_IQAMP_iqamp_shift1_MASK                           0x000000c0
#define BCHP_SDS_IQAMP_iqamp_shift1_SHIFT                          6

/* SDS :: IQAMP :: iqamp_shift2 [05:03] */
#define BCHP_SDS_IQAMP_iqamp_shift2_MASK                           0x00000038
#define BCHP_SDS_IQAMP_iqamp_shift2_SHIFT                          3

/* SDS :: IQAMP :: iqamp_byp [02:02] */
#define BCHP_SDS_IQAMP_iqamp_byp_MASK                              0x00000004
#define BCHP_SDS_IQAMP_iqamp_byp_SHIFT                             2

/* SDS :: IQAMP :: iqamp_freeze [01:01] */
#define BCHP_SDS_IQAMP_iqamp_freeze_MASK                           0x00000002
#define BCHP_SDS_IQAMP_iqamp_freeze_SHIFT                          1

/* SDS :: IQAMP :: iq_rst [00:00] */
#define BCHP_SDS_IQAMP_iq_rst_MASK                                 0x00000001
#define BCHP_SDS_IQAMP_iq_rst_SHIFT                                0

/***************************************************************************
 *IQPHS - I/Q Imbalance Phase Control
 ***************************************************************************/
/* SDS :: IQPHS :: reserved0 [31:08] */
#define BCHP_SDS_IQPHS_reserved0_MASK                              0xffffff00
#define BCHP_SDS_IQPHS_reserved0_SHIFT                             8

/* SDS :: IQPHS :: reserved_for_eco1 [07:07] */
#define BCHP_SDS_IQPHS_reserved_for_eco1_MASK                      0x00000080
#define BCHP_SDS_IQPHS_reserved_for_eco1_SHIFT                     7

/* SDS :: IQPHS :: iqphs_shift1 [06:05] */
#define BCHP_SDS_IQPHS_iqphs_shift1_MASK                           0x00000060
#define BCHP_SDS_IQPHS_iqphs_shift1_SHIFT                          5

/* SDS :: IQPHS :: iqphs_shift2 [04:02] */
#define BCHP_SDS_IQPHS_iqphs_shift2_MASK                           0x0000001c
#define BCHP_SDS_IQPHS_iqphs_shift2_SHIFT                          2

/* SDS :: IQPHS :: iqphs_byp [01:01] */
#define BCHP_SDS_IQPHS_iqphs_byp_MASK                              0x00000002
#define BCHP_SDS_IQPHS_iqphs_byp_SHIFT                             1

/* SDS :: IQPHS :: iqphs_freeze [00:00] */
#define BCHP_SDS_IQPHS_iqphs_freeze_MASK                           0x00000001
#define BCHP_SDS_IQPHS_iqphs_freeze_SHIFT                          0

/***************************************************************************
 *IRQMSK1 - Interrupt Status Mask 1
 ***************************************************************************/
/* SDS :: IRQMSK1 :: reserved0 [31:08] */
#define BCHP_SDS_IRQMSK1_reserved0_MASK                            0xffffff00
#define BCHP_SDS_IRQMSK1_reserved0_SHIFT                           8

/* SDS :: IRQMSK1 :: DSC_IM [07:07] */
#define BCHP_SDS_IRQMSK1_DSC_IM_MASK                               0x00000080
#define BCHP_SDS_IRQMSK1_DSC_IM_SHIFT                              7

/* SDS :: IRQMSK1 :: BRTM_IM [06:06] */
#define BCHP_SDS_IRQMSK1_BRTM_IM_MASK                              0x00000040
#define BCHP_SDS_IRQMSK1_BRTM_IM_SHIFT                             6

/* SDS :: IRQMSK1 :: BTM_IM [05:05] */
#define BCHP_SDS_IRQMSK1_BTM_IM_MASK                               0x00000020
#define BCHP_SDS_IRQMSK1_BTM_IM_SHIFT                              5

/* SDS :: IRQMSK1 :: RXFF_IM [04:04] */
#define BCHP_SDS_IRQMSK1_RXFF_IM_MASK                              0x00000010
#define BCHP_SDS_IRQMSK1_RXFF_IM_SHIFT                             4

/* SDS :: IRQMSK1 :: TXFF_IM [03:03] */
#define BCHP_SDS_IRQMSK1_TXFF_IM_MASK                              0x00000008
#define BCHP_SDS_IRQMSK1_TXFF_IM_SHIFT                             3

/* SDS :: IRQMSK1 :: DSDN_IM [02:02] */
#define BCHP_SDS_IRQMSK1_DSDN_IM_MASK                              0x00000004
#define BCHP_SDS_IRQMSK1_DSDN_IM_SHIFT                             2

/* SDS :: IRQMSK1 :: IRQ5_IM [01:01] */
#define BCHP_SDS_IRQMSK1_IRQ5_IM_MASK                              0x00000002
#define BCHP_SDS_IRQMSK1_IRQ5_IM_SHIFT                             1

/* SDS :: IRQMSK1 :: MIC_IM [00:00] */
#define BCHP_SDS_IRQMSK1_MIC_IM_MASK                               0x00000001
#define BCHP_SDS_IRQMSK1_MIC_IM_SHIFT                              0

/***************************************************************************
 *IRQMSK2 - Interrupt Status Mask 2
 ***************************************************************************/
/* SDS :: IRQMSK2 :: reserved0 [31:08] */
#define BCHP_SDS_IRQMSK2_reserved0_MASK                            0xffffff00
#define BCHP_SDS_IRQMSK2_reserved0_SHIFT                           8

/* SDS :: IRQMSK2 :: HP_IM [07:07] */
#define BCHP_SDS_IRQMSK2_HP_IM_MASK                                0x00000080
#define BCHP_SDS_IRQMSK2_HP_IM_SHIFT                               7

/* SDS :: IRQMSK2 :: AOIQ_IM [06:06] */
#define BCHP_SDS_IRQMSK2_AOIQ_IM_MASK                              0x00000040
#define BCHP_SDS_IRQMSK2_AOIQ_IM_SHIFT                             6

/* SDS :: IRQMSK2 :: SOL_IM [05:05] */
#define BCHP_SDS_IRQMSK2_SOL_IM_MASK                               0x00000020
#define BCHP_SDS_IRQMSK2_SOL_IM_SHIFT                              5

/* SDS :: IRQMSK2 :: SIL_IM [04:04] */
#define BCHP_SDS_IRQMSK2_SIL_IM_MASK                               0x00000010
#define BCHP_SDS_IRQMSK2_SIL_IM_SHIFT                              4

/* SDS :: IRQMSK2 :: RVIL_IM [03:03] */
#define BCHP_SDS_IRQMSK2_RVIL_IM_MASK                              0x00000008
#define BCHP_SDS_IRQMSK2_RVIL_IM_SHIFT                             3

/* SDS :: IRQMSK2 :: RVOL_IM [02:02] */
#define BCHP_SDS_IRQMSK2_RVOL_IM_MASK                              0x00000004
#define BCHP_SDS_IRQMSK2_RVOL_IM_SHIFT                             2

/* SDS :: IRQMSK2 :: COL_IM [01:01] */
#define BCHP_SDS_IRQMSK2_COL_IM_MASK                               0x00000002
#define BCHP_SDS_IRQMSK2_COL_IM_SHIFT                              1

/* SDS :: IRQMSK2 :: CIL_IM [00:00] */
#define BCHP_SDS_IRQMSK2_CIL_IM_MASK                               0x00000001
#define BCHP_SDS_IRQMSK2_CIL_IM_SHIFT                              0

/***************************************************************************
 *IRQMSK3 - Interrupt Status Mask 3
 ***************************************************************************/
/* SDS :: IRQMSK3 :: reserved0 [31:08] */
#define BCHP_SDS_IRQMSK3_reserved0_MASK                            0xffffff00
#define BCHP_SDS_IRQMSK3_reserved0_SHIFT                           8

/* SDS :: IRQMSK3 :: TCO_IM [07:07] */
#define BCHP_SDS_IRQMSK3_TCO_IM_MASK                               0x00000080
#define BCHP_SDS_IRQMSK3_TCO_IM_SHIFT                              7

/* SDS :: IRQMSK3 :: TNO_IM [06:06] */
#define BCHP_SDS_IRQMSK3_TNO_IM_MASK                               0x00000040
#define BCHP_SDS_IRQMSK3_TNO_IM_SHIFT                              6

/* SDS :: IRQMSK3 :: TBO_IM [05:05] */
#define BCHP_SDS_IRQMSK3_TBO_IM_MASK                               0x00000020
#define BCHP_SDS_IRQMSK3_TBO_IM_SHIFT                              5

/* SDS :: IRQMSK3 :: TROL_IM [04:04] */
#define BCHP_SDS_IRQMSK3_TROL_IM_MASK                              0x00000010
#define BCHP_SDS_IRQMSK3_TROL_IM_SHIFT                             4

/* SDS :: IRQMSK3 :: TRIL_IM [03:03] */
#define BCHP_SDS_IRQMSK3_TRIL_IM_MASK                              0x00000008
#define BCHP_SDS_IRQMSK3_TRIL_IM_SHIFT                             3

/* SDS :: IRQMSK3 :: OSO_IM [02:02] */
#define BCHP_SDS_IRQMSK3_OSO_IM_MASK                               0x00000004
#define BCHP_SDS_IRQMSK3_OSO_IM_SHIFT                              2

/* SDS :: IRQMSK3 :: TOL_IM [01:01] */
#define BCHP_SDS_IRQMSK3_TOL_IM_MASK                               0x00000002
#define BCHP_SDS_IRQMSK3_TOL_IM_SHIFT                              1

/* SDS :: IRQMSK3 :: TIL_IM [00:00] */
#define BCHP_SDS_IRQMSK3_TIL_IM_MASK                               0x00000001
#define BCHP_SDS_IRQMSK3_TIL_IM_SHIFT                              0

/***************************************************************************
 *IRQMSK4 - Interrupt Status Mask 4
 ***************************************************************************/
/* SDS :: IRQMSK4 :: reserved0 [31:08] */
#define BCHP_SDS_IRQMSK4_reserved0_MASK                            0xffffff00
#define BCHP_SDS_IRQMSK4_reserved0_SHIFT                           8

/* SDS :: IRQMSK4 :: OFO_IM [07:07] */
#define BCHP_SDS_IRQMSK4_OFO_IM_MASK                               0x00000080
#define BCHP_SDS_IRQMSK4_OFO_IM_SHIFT                              7

/* SDS :: IRQMSK4 :: OFU_IM [06:06] */
#define BCHP_SDS_IRQMSK4_OFU_IM_MASK                               0x00000040
#define BCHP_SDS_IRQMSK4_OFU_IM_SHIFT                              6

/* SDS :: IRQMSK4 :: BOF_IM [05:05] */
#define BCHP_SDS_IRQMSK4_BOF_IM_MASK                               0x00000020
#define BCHP_SDS_IRQMSK4_BOF_IM_SHIFT                              5

/* SDS :: IRQMSK4 :: TOS_IM [04:04] */
#define BCHP_SDS_IRQMSK4_TOS_IM_MASK                               0x00000010
#define BCHP_SDS_IRQMSK4_TOS_IM_SHIFT                              4

/* SDS :: IRQMSK4 :: TIS_IM [03:03] */
#define BCHP_SDS_IRQMSK4_TIS_IM_MASK                               0x00000008
#define BCHP_SDS_IRQMSK4_TIS_IM_SHIFT                              3

/* SDS :: IRQMSK4 :: FOO_IM [02:02] */
#define BCHP_SDS_IRQMSK4_FOO_IM_MASK                               0x00000004
#define BCHP_SDS_IRQMSK4_FOO_IM_SHIFT                              2

/* SDS :: IRQMSK4 :: FOL_IM [01:01] */
#define BCHP_SDS_IRQMSK4_FOL_IM_MASK                               0x00000002
#define BCHP_SDS_IRQMSK4_FOL_IM_SHIFT                              1

/* SDS :: IRQMSK4 :: FIL_IM [00:00] */
#define BCHP_SDS_IRQMSK4_FIL_IM_MASK                               0x00000001
#define BCHP_SDS_IRQMSK4_FIL_IM_SHIFT                              0

/***************************************************************************
 *IRQMSK5 - Interrupt Status Mask 5
 ***************************************************************************/
/* SDS :: IRQMSK5 :: reserved0 [31:19] */
#define BCHP_SDS_IRQMSK5_reserved0_MASK                            0xfff80000
#define BCHP_SDS_IRQMSK5_reserved0_SHIFT                           19

/* SDS :: IRQMSK5 :: XTLTM_IS [18:18] */
#define BCHP_SDS_IRQMSK5_XTLTM_IS_MASK                             0x00040000
#define BCHP_SDS_IRQMSK5_XTLTM_IS_SHIFT                            18

/* SDS :: IRQMSK5 :: GENTM_IS2 [17:17] */
#define BCHP_SDS_IRQMSK5_GENTM_IS2_MASK                            0x00020000
#define BCHP_SDS_IRQMSK5_GENTM_IS2_SHIFT                           17

/* SDS :: IRQMSK5 :: sar_vol_gt_hi_thrsh [16:16] */
#define BCHP_SDS_IRQMSK5_sar_vol_gt_hi_thrsh_MASK                  0x00010000
#define BCHP_SDS_IRQMSK5_sar_vol_gt_hi_thrsh_SHIFT                 16

/* SDS :: IRQMSK5 :: sar_vol_lt_lo_thrsh [15:15] */
#define BCHP_SDS_IRQMSK5_sar_vol_lt_lo_thrsh_MASK                  0x00008000
#define BCHP_SDS_IRQMSK5_sar_vol_lt_lo_thrsh_SHIFT                 15

/* SDS :: IRQMSK5 :: rf_agc_gt_max_change [14:14] */
#define BCHP_SDS_IRQMSK5_rf_agc_gt_max_change_MASK                 0x00004000
#define BCHP_SDS_IRQMSK5_rf_agc_gt_max_change_SHIFT                14

/* SDS :: IRQMSK5 :: rf_agc_le_thresh_fall [13:13] */
#define BCHP_SDS_IRQMSK5_rf_agc_le_thresh_fall_MASK                0x00002000
#define BCHP_SDS_IRQMSK5_rf_agc_le_thresh_fall_SHIFT               13

/* SDS :: IRQMSK5 :: rf_agc_le_thresh_rise [12:12] */
#define BCHP_SDS_IRQMSK5_rf_agc_le_thresh_rise_MASK                0x00001000
#define BCHP_SDS_IRQMSK5_rf_agc_le_thresh_rise_SHIFT               12

/* SDS :: IRQMSK5 :: if_agc_le_thresh_fall [11:11] */
#define BCHP_SDS_IRQMSK5_if_agc_le_thresh_fall_MASK                0x00000800
#define BCHP_SDS_IRQMSK5_if_agc_le_thresh_fall_SHIFT               11

/* SDS :: IRQMSK5 :: if_agc_le_thresh_rise [10:10] */
#define BCHP_SDS_IRQMSK5_if_agc_le_thresh_rise_MASK                0x00000400
#define BCHP_SDS_IRQMSK5_if_agc_le_thresh_rise_SHIFT               10

/* SDS :: IRQMSK5 :: GENTM_IS1 [09:09] */
#define BCHP_SDS_IRQMSK5_GENTM_IS1_MASK                            0x00000200
#define BCHP_SDS_IRQMSK5_GENTM_IS1_SHIFT                           9

/* SDS :: IRQMSK5 :: FERRCNT_ROVER_IS [08:08] */
#define BCHP_SDS_IRQMSK5_FERRCNT_ROVER_IS_MASK                     0x00000100
#define BCHP_SDS_IRQMSK5_FERRCNT_ROVER_IS_SHIFT                    8

/* SDS :: IRQMSK5 :: FCNT_ROVER_IS [07:07] */
#define BCHP_SDS_IRQMSK5_FCNT_ROVER_IS_MASK                        0x00000080
#define BCHP_SDS_IRQMSK5_FCNT_ROVER_IS_SHIFT                       7

/* SDS :: IRQMSK5 :: P_MBOX_IS [06:06] */
#define BCHP_SDS_IRQMSK5_P_MBOX_IS_MASK                            0x00000040
#define BCHP_SDS_IRQMSK5_P_MBOX_IS_SHIFT                           6

/* SDS :: IRQMSK5 :: MICRO_TIMEOUT_IS [05:05] */
#define BCHP_SDS_IRQMSK5_MICRO_TIMEOUT_IS_MASK                     0x00000020
#define BCHP_SDS_IRQMSK5_MICRO_TIMEOUT_IS_SHIFT                    5

/* SDS :: IRQMSK5 :: MICRO_XFR_IS [04:04] */
#define BCHP_SDS_IRQMSK5_MICRO_XFR_IS_MASK                         0x00000010
#define BCHP_SDS_IRQMSK5_MICRO_XFR_IS_SHIFT                        4

/* SDS :: IRQMSK5 :: MICRO_ABORT_IS [03:03] */
#define BCHP_SDS_IRQMSK5_MICRO_ABORT_IS_MASK                       0x00000008
#define BCHP_SDS_IRQMSK5_MICRO_ABORT_IS_SHIFT                      3

/* SDS :: IRQMSK5 :: SHUTDN_IS [02:02] */
#define BCHP_SDS_IRQMSK5_SHUTDN_IS_MASK                            0x00000004
#define BCHP_SDS_IRQMSK5_SHUTDN_IS_SHIFT                           2

/* SDS :: IRQMSK5 :: CLIP_IS [01:01] */
#define BCHP_SDS_IRQMSK5_CLIP_IS_MASK                              0x00000002
#define BCHP_SDS_IRQMSK5_CLIP_IS_SHIFT                             1

/* SDS :: IRQMSK5 :: TONE_IS [00:00] */
#define BCHP_SDS_IRQMSK5_TONE_IS_MASK                              0x00000001
#define BCHP_SDS_IRQMSK5_TONE_IS_SHIFT                             0

/***************************************************************************
 *IRQSTS1 - Interrupt Status 1
 ***************************************************************************/
/* SDS :: IRQSTS1 :: reserved0 [31:08] */
#define BCHP_SDS_IRQSTS1_reserved0_MASK                            0xffffff00
#define BCHP_SDS_IRQSTS1_reserved0_SHIFT                           8

/* SDS :: IRQSTS1 :: DSC_IS [07:07] */
#define BCHP_SDS_IRQSTS1_DSC_IS_MASK                               0x00000080
#define BCHP_SDS_IRQSTS1_DSC_IS_SHIFT                              7

/* SDS :: IRQSTS1 :: BRTM_IS [06:06] */
#define BCHP_SDS_IRQSTS1_BRTM_IS_MASK                              0x00000040
#define BCHP_SDS_IRQSTS1_BRTM_IS_SHIFT                             6

/* SDS :: IRQSTS1 :: BTM_IS [05:05] */
#define BCHP_SDS_IRQSTS1_BTM_IS_MASK                               0x00000020
#define BCHP_SDS_IRQSTS1_BTM_IS_SHIFT                              5

/* SDS :: IRQSTS1 :: RXFF_IS [04:04] */
#define BCHP_SDS_IRQSTS1_RXFF_IS_MASK                              0x00000010
#define BCHP_SDS_IRQSTS1_RXFF_IS_SHIFT                             4

/* SDS :: IRQSTS1 :: TXFF_IS [03:03] */
#define BCHP_SDS_IRQSTS1_TXFF_IS_MASK                              0x00000008
#define BCHP_SDS_IRQSTS1_TXFF_IS_SHIFT                             3

/* SDS :: IRQSTS1 :: DSDN_IS [02:02] */
#define BCHP_SDS_IRQSTS1_DSDN_IS_MASK                              0x00000004
#define BCHP_SDS_IRQSTS1_DSDN_IS_SHIFT                             2

/* SDS :: IRQSTS1 :: IRQ5_IS [01:01] */
#define BCHP_SDS_IRQSTS1_IRQ5_IS_MASK                              0x00000002
#define BCHP_SDS_IRQSTS1_IRQ5_IS_SHIFT                             1

/* SDS :: IRQSTS1 :: MIC_IS [00:00] */
#define BCHP_SDS_IRQSTS1_MIC_IS_MASK                               0x00000001
#define BCHP_SDS_IRQSTS1_MIC_IS_SHIFT                              0

/***************************************************************************
 *IRQSTS2 - Interrupt Status 2
 ***************************************************************************/
/* SDS :: IRQSTS2 :: reserved0 [31:08] */
#define BCHP_SDS_IRQSTS2_reserved0_MASK                            0xffffff00
#define BCHP_SDS_IRQSTS2_reserved0_SHIFT                           8

/* SDS :: IRQSTS2 :: HP_IS [07:07] */
#define BCHP_SDS_IRQSTS2_HP_IS_MASK                                0x00000080
#define BCHP_SDS_IRQSTS2_HP_IS_SHIFT                               7

/* SDS :: IRQSTS2 :: AOIQ_IS [06:06] */
#define BCHP_SDS_IRQSTS2_AOIQ_IS_MASK                              0x00000040
#define BCHP_SDS_IRQSTS2_AOIQ_IS_SHIFT                             6

/* SDS :: IRQSTS2 :: SOL_IS [05:05] */
#define BCHP_SDS_IRQSTS2_SOL_IS_MASK                               0x00000020
#define BCHP_SDS_IRQSTS2_SOL_IS_SHIFT                              5

/* SDS :: IRQSTS2 :: SIL_IS [04:04] */
#define BCHP_SDS_IRQSTS2_SIL_IS_MASK                               0x00000010
#define BCHP_SDS_IRQSTS2_SIL_IS_SHIFT                              4

/* SDS :: IRQSTS2 :: RVIL_IS [03:03] */
#define BCHP_SDS_IRQSTS2_RVIL_IS_MASK                              0x00000008
#define BCHP_SDS_IRQSTS2_RVIL_IS_SHIFT                             3

/* SDS :: IRQSTS2 :: RVOL_IS [02:02] */
#define BCHP_SDS_IRQSTS2_RVOL_IS_MASK                              0x00000004
#define BCHP_SDS_IRQSTS2_RVOL_IS_SHIFT                             2

/* SDS :: IRQSTS2 :: AFECHPIL_IS [01:01] */
#define BCHP_SDS_IRQSTS2_AFECHPIL_IS_MASK                          0x00000002
#define BCHP_SDS_IRQSTS2_AFECHPIL_IS_SHIFT                         1

/* SDS :: IRQSTS2 :: AFECHPOL_IS [00:00] */
#define BCHP_SDS_IRQSTS2_AFECHPOL_IS_MASK                          0x00000001
#define BCHP_SDS_IRQSTS2_AFECHPOL_IS_SHIFT                         0

/***************************************************************************
 *IRQSTS3 - Interrupt Status 3
 ***************************************************************************/
/* SDS :: IRQSTS3 :: reserved0 [31:08] */
#define BCHP_SDS_IRQSTS3_reserved0_MASK                            0xffffff00
#define BCHP_SDS_IRQSTS3_reserved0_SHIFT                           8

/* SDS :: IRQSTS3 :: TCO_IS [07:07] */
#define BCHP_SDS_IRQSTS3_TCO_IS_MASK                               0x00000080
#define BCHP_SDS_IRQSTS3_TCO_IS_SHIFT                              7

/* SDS :: IRQSTS3 :: TNO_IS [06:06] */
#define BCHP_SDS_IRQSTS3_TNO_IS_MASK                               0x00000040
#define BCHP_SDS_IRQSTS3_TNO_IS_SHIFT                              6

/* SDS :: IRQSTS3 :: TBO_IS [05:05] */
#define BCHP_SDS_IRQSTS3_TBO_IS_MASK                               0x00000020
#define BCHP_SDS_IRQSTS3_TBO_IS_SHIFT                              5

/* SDS :: IRQSTS3 :: TROL_IS [04:04] */
#define BCHP_SDS_IRQSTS3_TROL_IS_MASK                              0x00000010
#define BCHP_SDS_IRQSTS3_TROL_IS_SHIFT                             4

/* SDS :: IRQSTS3 :: TRIL_IS [03:03] */
#define BCHP_SDS_IRQSTS3_TRIL_IS_MASK                              0x00000008
#define BCHP_SDS_IRQSTS3_TRIL_IS_SHIFT                             3

/* SDS :: IRQSTS3 :: OSO_IS [02:02] */
#define BCHP_SDS_IRQSTS3_OSO_IS_MASK                               0x00000004
#define BCHP_SDS_IRQSTS3_OSO_IS_SHIFT                              2

/* SDS :: IRQSTS3 :: TOL_IS [01:01] */
#define BCHP_SDS_IRQSTS3_TOL_IS_MASK                               0x00000002
#define BCHP_SDS_IRQSTS3_TOL_IS_SHIFT                              1

/* SDS :: IRQSTS3 :: TIL_IS [00:00] */
#define BCHP_SDS_IRQSTS3_TIL_IS_MASK                               0x00000001
#define BCHP_SDS_IRQSTS3_TIL_IS_SHIFT                              0

/***************************************************************************
 *IRQSTS4 - Interrupt Status 4
 ***************************************************************************/
/* SDS :: IRQSTS4 :: reserved0 [31:08] */
#define BCHP_SDS_IRQSTS4_reserved0_MASK                            0xffffff00
#define BCHP_SDS_IRQSTS4_reserved0_SHIFT                           8

/* SDS :: IRQSTS4 :: OFO_IS [07:07] */
#define BCHP_SDS_IRQSTS4_OFO_IS_MASK                               0x00000080
#define BCHP_SDS_IRQSTS4_OFO_IS_SHIFT                              7

/* SDS :: IRQSTS4 :: OFU_IS [06:06] */
#define BCHP_SDS_IRQSTS4_OFU_IS_MASK                               0x00000040
#define BCHP_SDS_IRQSTS4_OFU_IS_SHIFT                              6

/* SDS :: IRQSTS4 :: BOF_IS [05:05] */
#define BCHP_SDS_IRQSTS4_BOF_IS_MASK                               0x00000020
#define BCHP_SDS_IRQSTS4_BOF_IS_SHIFT                              5

/* SDS :: IRQSTS4 :: TOS_IS [04:04] */
#define BCHP_SDS_IRQSTS4_TOS_IS_MASK                               0x00000010
#define BCHP_SDS_IRQSTS4_TOS_IS_SHIFT                              4

/* SDS :: IRQSTS4 :: TIS_IS [03:03] */
#define BCHP_SDS_IRQSTS4_TIS_IS_MASK                               0x00000008
#define BCHP_SDS_IRQSTS4_TIS_IS_SHIFT                              3

/* SDS :: IRQSTS4 :: FOO_IS [02:02] */
#define BCHP_SDS_IRQSTS4_FOO_IS_MASK                               0x00000004
#define BCHP_SDS_IRQSTS4_FOO_IS_SHIFT                              2

/* SDS :: IRQSTS4 :: FOL_IS [01:01] */
#define BCHP_SDS_IRQSTS4_FOL_IS_MASK                               0x00000002
#define BCHP_SDS_IRQSTS4_FOL_IS_SHIFT                              1

/* SDS :: IRQSTS4 :: FIL_IS [00:00] */
#define BCHP_SDS_IRQSTS4_FIL_IS_MASK                               0x00000001
#define BCHP_SDS_IRQSTS4_FIL_IS_SHIFT                              0

/***************************************************************************
 *IRQSTS5 - Interrupt Status 5
 ***************************************************************************/
/* SDS :: IRQSTS5 :: reserved0 [31:21] */
#define BCHP_SDS_IRQSTS5_reserved0_MASK                            0xffe00000
#define BCHP_SDS_IRQSTS5_reserved0_SHIFT                           21

/* SDS :: IRQSTS5 :: tuner_mixpll_lose_lock [20:20] */
#define BCHP_SDS_IRQSTS5_tuner_mixpll_lose_lock_MASK               0x00100000
#define BCHP_SDS_IRQSTS5_tuner_mixpll_lose_lock_SHIFT              20

/* SDS :: IRQSTS5 :: tuner_refpll_lose_lock [19:19] */
#define BCHP_SDS_IRQSTS5_tuner_refpll_lose_lock_MASK               0x00080000
#define BCHP_SDS_IRQSTS5_tuner_refpll_lose_lock_SHIFT              19

/* SDS :: IRQSTS5 :: XTLTM_IS [18:18] */
#define BCHP_SDS_IRQSTS5_XTLTM_IS_MASK                             0x00040000
#define BCHP_SDS_IRQSTS5_XTLTM_IS_SHIFT                            18

/* SDS :: IRQSTS5 :: GENTM_IS2 [17:17] */
#define BCHP_SDS_IRQSTS5_GENTM_IS2_MASK                            0x00020000
#define BCHP_SDS_IRQSTS5_GENTM_IS2_SHIFT                           17

/* SDS :: IRQSTS5 :: sar_vol_gt_hi_thrsh [16:16] */
#define BCHP_SDS_IRQSTS5_sar_vol_gt_hi_thrsh_MASK                  0x00010000
#define BCHP_SDS_IRQSTS5_sar_vol_gt_hi_thrsh_SHIFT                 16

/* SDS :: IRQSTS5 :: sar_vol_lt_lo_thrsh [15:15] */
#define BCHP_SDS_IRQSTS5_sar_vol_lt_lo_thrsh_MASK                  0x00008000
#define BCHP_SDS_IRQSTS5_sar_vol_lt_lo_thrsh_SHIFT                 15

/* SDS :: IRQSTS5 :: rf_agc_gt_max_change [14:14] */
#define BCHP_SDS_IRQSTS5_rf_agc_gt_max_change_MASK                 0x00004000
#define BCHP_SDS_IRQSTS5_rf_agc_gt_max_change_SHIFT                14

/* SDS :: IRQSTS5 :: rf_agc_le_thresh_fall [13:13] */
#define BCHP_SDS_IRQSTS5_rf_agc_le_thresh_fall_MASK                0x00002000
#define BCHP_SDS_IRQSTS5_rf_agc_le_thresh_fall_SHIFT               13

/* SDS :: IRQSTS5 :: rf_agc_le_thresh_rise [12:12] */
#define BCHP_SDS_IRQSTS5_rf_agc_le_thresh_rise_MASK                0x00001000
#define BCHP_SDS_IRQSTS5_rf_agc_le_thresh_rise_SHIFT               12

/* SDS :: IRQSTS5 :: if_agc_le_thresh_fall [11:11] */
#define BCHP_SDS_IRQSTS5_if_agc_le_thresh_fall_MASK                0x00000800
#define BCHP_SDS_IRQSTS5_if_agc_le_thresh_fall_SHIFT               11

/* SDS :: IRQSTS5 :: if_agc_le_thresh_rise [10:10] */
#define BCHP_SDS_IRQSTS5_if_agc_le_thresh_rise_MASK                0x00000400
#define BCHP_SDS_IRQSTS5_if_agc_le_thresh_rise_SHIFT               10

/* SDS :: IRQSTS5 :: GENTM_IS1 [09:09] */
#define BCHP_SDS_IRQSTS5_GENTM_IS1_MASK                            0x00000200
#define BCHP_SDS_IRQSTS5_GENTM_IS1_SHIFT                           9

/* SDS :: IRQSTS5 :: FERRCNT_ROVER_IS [08:08] */
#define BCHP_SDS_IRQSTS5_FERRCNT_ROVER_IS_MASK                     0x00000100
#define BCHP_SDS_IRQSTS5_FERRCNT_ROVER_IS_SHIFT                    8

/* SDS :: IRQSTS5 :: FCNT_ROVER_IS [07:07] */
#define BCHP_SDS_IRQSTS5_FCNT_ROVER_IS_MASK                        0x00000080
#define BCHP_SDS_IRQSTS5_FCNT_ROVER_IS_SHIFT                       7

/* SDS :: IRQSTS5 :: P_MBOX_IS [06:06] */
#define BCHP_SDS_IRQSTS5_P_MBOX_IS_MASK                            0x00000040
#define BCHP_SDS_IRQSTS5_P_MBOX_IS_SHIFT                           6

/* SDS :: IRQSTS5 :: MICRO_TIMEOUT_IS [05:05] */
#define BCHP_SDS_IRQSTS5_MICRO_TIMEOUT_IS_MASK                     0x00000020
#define BCHP_SDS_IRQSTS5_MICRO_TIMEOUT_IS_SHIFT                    5

/* SDS :: IRQSTS5 :: MICRO_XFR_IS [04:04] */
#define BCHP_SDS_IRQSTS5_MICRO_XFR_IS_MASK                         0x00000010
#define BCHP_SDS_IRQSTS5_MICRO_XFR_IS_SHIFT                        4

/* SDS :: IRQSTS5 :: MICRO_ABORT_IS [03:03] */
#define BCHP_SDS_IRQSTS5_MICRO_ABORT_IS_MASK                       0x00000008
#define BCHP_SDS_IRQSTS5_MICRO_ABORT_IS_SHIFT                      3

/* SDS :: IRQSTS5 :: SHUTDN_IS [02:02] */
#define BCHP_SDS_IRQSTS5_SHUTDN_IS_MASK                            0x00000004
#define BCHP_SDS_IRQSTS5_SHUTDN_IS_SHIFT                           2

/* SDS :: IRQSTS5 :: CLIP_IS [01:01] */
#define BCHP_SDS_IRQSTS5_CLIP_IS_MASK                              0x00000002
#define BCHP_SDS_IRQSTS5_CLIP_IS_SHIFT                             1

/* SDS :: IRQSTS5 :: TONE_IS [00:00] */
#define BCHP_SDS_IRQSTS5_TONE_IS_MASK                              0x00000001
#define BCHP_SDS_IRQSTS5_TONE_IS_SHIFT                             0

/***************************************************************************
 *MCTRL - RBUS Host Control Register
 ***************************************************************************/
/* SDS :: MCTRL :: reserved0 [31:08] */
#define BCHP_SDS_MCTRL_reserved0_MASK                              0xffffff00
#define BCHP_SDS_MCTRL_reserved0_SHIFT                             8

/* SDS :: MCTRL :: reserved_for_eco1 [07:05] */
#define BCHP_SDS_MCTRL_reserved_for_eco1_MASK                      0x000000e0
#define BCHP_SDS_MCTRL_reserved_for_eco1_SHIFT                     5

/* SDS :: MCTRL :: SRST [04:04] */
#define BCHP_SDS_MCTRL_SRST_MASK                                   0x00000010
#define BCHP_SDS_MCTRL_SRST_SHIFT                                  4

/* SDS :: MCTRL :: HRST [03:03] */
#define BCHP_SDS_MCTRL_HRST_MASK                                   0x00000008
#define BCHP_SDS_MCTRL_HRST_SHIFT                                  3

/* SDS :: MCTRL :: reserved_for_eco2 [02:00] */
#define BCHP_SDS_MCTRL_reserved_for_eco2_MASK                      0x00000007
#define BCHP_SDS_MCTRL_reserved_for_eco2_SHIFT                     0

/***************************************************************************
 *MISCTL - Miscellaneous control
 ***************************************************************************/
/* SDS :: MISCTL :: reserved0 [31:08] */
#define BCHP_SDS_MISCTL_reserved0_MASK                             0xffffff00
#define BCHP_SDS_MISCTL_reserved0_SHIFT                            8

/* SDS :: MISCTL :: reserved_for_eco1 [07:07] */
#define BCHP_SDS_MISCTL_reserved_for_eco1_MASK                     0x00000080
#define BCHP_SDS_MISCTL_reserved_for_eco1_SHIFT                    7

/* SDS :: MISCTL :: rhen [06:06] */
#define BCHP_SDS_MISCTL_rhen_MASK                                  0x00000040
#define BCHP_SDS_MISCTL_rhen_SHIFT                                 6

/* SDS :: MISCTL :: reserved_for_eco2 [05:05] */
#define BCHP_SDS_MISCTL_reserved_for_eco2_MASK                     0x00000020
#define BCHP_SDS_MISCTL_reserved_for_eco2_SHIFT                    5

/* SDS :: MISCTL :: cblksel [04:04] */
#define BCHP_SDS_MISCTL_cblksel_MASK                               0x00000010
#define BCHP_SDS_MISCTL_cblksel_SHIFT                              4

/* SDS :: MISCTL :: bblksel [03:03] */
#define BCHP_SDS_MISCTL_bblksel_MASK                               0x00000008
#define BCHP_SDS_MISCTL_bblksel_SHIFT                              3

/* SDS :: MISCTL :: reserved_for_eco3 [02:02] */
#define BCHP_SDS_MISCTL_reserved_for_eco3_MASK                     0x00000004
#define BCHP_SDS_MISCTL_reserved_for_eco3_SHIFT                    2

/* SDS :: MISCTL :: pnen [01:01] */
#define BCHP_SDS_MISCTL_pnen_MASK                                  0x00000002
#define BCHP_SDS_MISCTL_pnen_SHIFT                                 1

/* SDS :: MISCTL :: pnrst [00:00] */
#define BCHP_SDS_MISCTL_pnrst_MASK                                 0x00000001
#define BCHP_SDS_MISCTL_pnrst_SHIFT                                0

/***************************************************************************
 *MIXCTL - Frontend Mixer Control
 ***************************************************************************/
/* SDS :: MIXCTL :: reserved0 [31:08] */
#define BCHP_SDS_MIXCTL_reserved0_MASK                             0xffffff00
#define BCHP_SDS_MIXCTL_reserved0_SHIFT                            8

/* SDS :: MIXCTL :: reserved_for_eco1 [07:05] */
#define BCHP_SDS_MIXCTL_reserved_for_eco1_MASK                     0x000000e0
#define BCHP_SDS_MIXCTL_reserved_for_eco1_SHIFT                    5

/* SDS :: MIXCTL :: mixer_byp [04:04] */
#define BCHP_SDS_MIXCTL_mixer_byp_MASK                             0x00000010
#define BCHP_SDS_MIXCTL_mixer_byp_SHIFT                            4

/* SDS :: MIXCTL :: reserved_for_eco2 [03:02] */
#define BCHP_SDS_MIXCTL_reserved_for_eco2_MASK                     0x0000000c
#define BCHP_SDS_MIXCTL_reserved_for_eco2_SHIFT                    2

/* SDS :: MIXCTL :: spinv_pre [01:01] */
#define BCHP_SDS_MIXCTL_spinv_pre_MASK                             0x00000002
#define BCHP_SDS_MIXCTL_spinv_pre_SHIFT                            1

/* SDS :: MIXCTL :: mix_shift [00:00] */
#define BCHP_SDS_MIXCTL_mix_shift_MASK                             0x00000001
#define BCHP_SDS_MIXCTL_mix_shift_SHIFT                            0

/***************************************************************************
 *NDFCTL - Non-Decimating Filter Control
 ***************************************************************************/
/* SDS :: NDFCTL :: reserved0 [31:08] */
#define BCHP_SDS_NDFCTL_reserved0_MASK                             0xffffff00
#define BCHP_SDS_NDFCTL_reserved0_SHIFT                            8

/* SDS :: NDFCTL :: hf_sel [07:06] */
#define BCHP_SDS_NDFCTL_hf_sel_MASK                                0x000000c0
#define BCHP_SDS_NDFCTL_hf_sel_SHIFT                               6

/* SDS :: NDFCTL :: hf_mask [05:00] */
#define BCHP_SDS_NDFCTL_hf_mask_MASK                               0x0000003f
#define BCHP_SDS_NDFCTL_hf_mask_SHIFT                              0

/***************************************************************************
 *NVCTL - Nyquist and VID Filter Control
 ***************************************************************************/
/* SDS :: NVCTL :: reserved0 [31:08] */
#define BCHP_SDS_NVCTL_reserved0_MASK                              0xffffff00
#define BCHP_SDS_NVCTL_reserved0_SHIFT                             8

/* SDS :: NVCTL :: vid_alpha [07:06] */
#define BCHP_SDS_NVCTL_vid_alpha_MASK                              0x000000c0
#define BCHP_SDS_NVCTL_vid_alpha_SHIFT                             6

/* SDS :: NVCTL :: nyq_byp [05:05] */
#define BCHP_SDS_NVCTL_nyq_byp_MASK                                0x00000020
#define BCHP_SDS_NVCTL_nyq_byp_SHIFT                               5

/* SDS :: NVCTL :: nyq_gain [04:03] */
#define BCHP_SDS_NVCTL_nyq_gain_MASK                               0x00000018
#define BCHP_SDS_NVCTL_nyq_gain_SHIFT                              3

/* SDS :: NVCTL :: nyq_alpha [02:02] */
#define BCHP_SDS_NVCTL_nyq_alpha_MASK                              0x00000004
#define BCHP_SDS_NVCTL_nyq_alpha_SHIFT                             2

/* SDS :: NVCTL :: vid_byp [01:00] */
#define BCHP_SDS_NVCTL_vid_byp_MASK                                0x00000003
#define BCHP_SDS_NVCTL_vid_byp_SHIFT                               0

/***************************************************************************
 *OIFCTL - Output Interface Control 1
 ***************************************************************************/
/* SDS :: OIFCTL :: reserved0 [31:08] */
#define BCHP_SDS_OIFCTL_reserved0_MASK                             0xffffff00
#define BCHP_SDS_OIFCTL_reserved0_SHIFT                            8

/* SDS :: OIFCTL :: fec_sel [07:07] */
#define BCHP_SDS_OIFCTL_fec_sel_MASK                               0x00000080
#define BCHP_SDS_OIFCTL_fec_sel_SHIFT                              7

/* SDS :: OIFCTL :: err_clksup [06:06] */
#define BCHP_SDS_OIFCTL_err_clksup_MASK                            0x00000040
#define BCHP_SDS_OIFCTL_err_clksup_SHIFT                           6

/* SDS :: OIFCTL :: reserved_for_eco1 [05:05] */
#define BCHP_SDS_OIFCTL_reserved_for_eco1_MASK                     0x00000020
#define BCHP_SDS_OIFCTL_reserved_for_eco1_SHIFT                    5

/* SDS :: OIFCTL :: errsyncsup [04:04] */
#define BCHP_SDS_OIFCTL_errsyncsup_MASK                            0x00000010
#define BCHP_SDS_OIFCTL_errsyncsup_SHIFT                           4

/* SDS :: OIFCTL :: datainv [03:03] */
#define BCHP_SDS_OIFCTL_datainv_MASK                               0x00000008
#define BCHP_SDS_OIFCTL_datainv_SHIFT                              3

/* SDS :: OIFCTL :: xbert [02:02] */
#define BCHP_SDS_OIFCTL_xbert_MASK                                 0x00000004
#define BCHP_SDS_OIFCTL_xbert_SHIFT                                2

/* SDS :: OIFCTL :: over_clking_mode [01:01] */
#define BCHP_SDS_OIFCTL_over_clking_mode_MASK                      0x00000002
#define BCHP_SDS_OIFCTL_over_clking_mode_SHIFT                     1

/* SDS :: OIFCTL :: tfec_afec_sel [00:00] */
#define BCHP_SDS_OIFCTL_tfec_afec_sel_MASK                         0x00000001
#define BCHP_SDS_OIFCTL_tfec_afec_sel_SHIFT                        0

/***************************************************************************
 *OIFCTL2 - Output Interface Control 2
 ***************************************************************************/
/* SDS :: OIFCTL2 :: reserved0 [31:08] */
#define BCHP_SDS_OIFCTL2_reserved0_MASK                            0xffffff00
#define BCHP_SDS_OIFCTL2_reserved0_SHIFT                           8

/* SDS :: OIFCTL2 :: delh [07:07] */
#define BCHP_SDS_OIFCTL2_delh_MASK                                 0x00000080
#define BCHP_SDS_OIFCTL2_delh_SHIFT                                7

/* SDS :: OIFCTL2 :: head4 [06:06] */
#define BCHP_SDS_OIFCTL2_head4_MASK                                0x00000040
#define BCHP_SDS_OIFCTL2_head4_SHIFT                               6

/* SDS :: OIFCTL2 :: sync1 [05:05] */
#define BCHP_SDS_OIFCTL2_sync1_MASK                                0x00000020
#define BCHP_SDS_OIFCTL2_sync1_SHIFT                               5

/* SDS :: OIFCTL2 :: reserved_for_eco1 [04:04] */
#define BCHP_SDS_OIFCTL2_reserved_for_eco1_MASK                    0x00000010
#define BCHP_SDS_OIFCTL2_reserved_for_eco1_SHIFT                   4

/* SDS :: OIFCTL2 :: pwrdown [03:03] */
#define BCHP_SDS_OIFCTL2_pwrdown_MASK                              0x00000008
#define BCHP_SDS_OIFCTL2_pwrdown_SHIFT                             3

/* SDS :: OIFCTL2 :: clrdata [02:02] */
#define BCHP_SDS_OIFCTL2_clrdata_MASK                              0x00000004
#define BCHP_SDS_OIFCTL2_clrdata_SHIFT                             2

/* SDS :: OIFCTL2 :: reserved_for_eco2 [01:01] */
#define BCHP_SDS_OIFCTL2_reserved_for_eco2_MASK                    0x00000002
#define BCHP_SDS_OIFCTL2_reserved_for_eco2_SHIFT                   1

/* SDS :: OIFCTL2 :: sense [00:00] */
#define BCHP_SDS_OIFCTL2_sense_MASK                                0x00000001
#define BCHP_SDS_OIFCTL2_sense_SHIFT                               0

/***************************************************************************
 *OIFCTL3 - Output Interface Control 3
 ***************************************************************************/
/* SDS :: OIFCTL3 :: reserved0 [31:16] */
#define BCHP_SDS_OIFCTL3_reserved0_MASK                            0xffff0000
#define BCHP_SDS_OIFCTL3_reserved0_SHIFT                           16

/* SDS :: OIFCTL3 :: reserved_for_eco1 [15:11] */
#define BCHP_SDS_OIFCTL3_reserved_for_eco1_MASK                    0x0000f800
#define BCHP_SDS_OIFCTL3_reserved_for_eco1_SHIFT                   11

/* SDS :: OIFCTL3 :: loop_en [10:10] */
#define BCHP_SDS_OIFCTL3_loop_en_MASK                              0x00000400
#define BCHP_SDS_OIFCTL3_loop_en_SHIFT                             10

/* SDS :: OIFCTL3 :: byt_clk_sel [09:08] */
#define BCHP_SDS_OIFCTL3_byt_clk_sel_MASK                          0x00000300
#define BCHP_SDS_OIFCTL3_byt_clk_sel_SHIFT                         8

/* SDS :: OIFCTL3 :: reserved_for_eco2 [07:07] */
#define BCHP_SDS_OIFCTL3_reserved_for_eco2_MASK                    0x00000080
#define BCHP_SDS_OIFCTL3_reserved_for_eco2_SHIFT                   7

/* SDS :: OIFCTL3 :: wfreeze_psvalid_off [06:06] */
#define BCHP_SDS_OIFCTL3_wfreeze_psvalid_off_MASK                  0x00000040
#define BCHP_SDS_OIFCTL3_wfreeze_psvalid_off_SHIFT                 6

/* SDS :: OIFCTL3 :: reserved_for_eco3 [05:05] */
#define BCHP_SDS_OIFCTL3_reserved_for_eco3_MASK                    0x00000020
#define BCHP_SDS_OIFCTL3_reserved_for_eco3_SHIFT                   5

/* SDS :: OIFCTL3 :: opll_byp [04:04] */
#define BCHP_SDS_OIFCTL3_opll_byp_MASK                             0x00000010
#define BCHP_SDS_OIFCTL3_opll_byp_SHIFT                            4

/* SDS :: OIFCTL3 :: wfreeze [03:03] */
#define BCHP_SDS_OIFCTL3_wfreeze_MASK                              0x00000008
#define BCHP_SDS_OIFCTL3_wfreeze_SHIFT                             3

/* SDS :: OIFCTL3 :: oifbyp [02:02] */
#define BCHP_SDS_OIFCTL3_oifbyp_MASK                               0x00000004
#define BCHP_SDS_OIFCTL3_oifbyp_SHIFT                              2

/* SDS :: OIFCTL3 :: oc_rst [01:01] */
#define BCHP_SDS_OIFCTL3_oc_rst_MASK                               0x00000002
#define BCHP_SDS_OIFCTL3_oc_rst_SHIFT                              1

/* SDS :: OIFCTL3 :: reserved_for_eco4 [00:00] */
#define BCHP_SDS_OIFCTL3_reserved_for_eco4_MASK                    0x00000001
#define BCHP_SDS_OIFCTL3_reserved_for_eco4_SHIFT                   0

/***************************************************************************
 *OIFCTL4 - Output Interface Control 4
 ***************************************************************************/
/* SDS :: OIFCTL4 :: reserved0 [31:08] */
#define BCHP_SDS_OIFCTL4_reserved0_MASK                            0xffffff00
#define BCHP_SDS_OIFCTL4_reserved0_SHIFT                           8

/* SDS :: OIFCTL4 :: xbyp_en [07:07] */
#define BCHP_SDS_OIFCTL4_xbyp_en_MASK                              0x00000080
#define BCHP_SDS_OIFCTL4_xbyp_en_SHIFT                             7

/* SDS :: OIFCTL4 :: mpeg_frame_snap [06:06] */
#define BCHP_SDS_OIFCTL4_mpeg_frame_snap_MASK                      0x00000040
#define BCHP_SDS_OIFCTL4_mpeg_frame_snap_SHIFT                     6

/* SDS :: OIFCTL4 :: mpeg_frame_reset [05:05] */
#define BCHP_SDS_OIFCTL4_mpeg_frame_reset_MASK                     0x00000020
#define BCHP_SDS_OIFCTL4_mpeg_frame_reset_SHIFT                    5

/* SDS :: OIFCTL4 :: oif_sigpn_set [04:04] */
#define BCHP_SDS_OIFCTL4_oif_sigpn_set_MASK                        0x00000010
#define BCHP_SDS_OIFCTL4_oif_sigpn_set_SHIFT                       4

/* SDS :: OIFCTL4 :: rfreeze [03:03] */
#define BCHP_SDS_OIFCTL4_rfreeze_MASK                              0x00000008
#define BCHP_SDS_OIFCTL4_rfreeze_SHIFT                             3

/* SDS :: OIFCTL4 :: xbert_decphs [02:02] */
#define BCHP_SDS_OIFCTL4_xbert_decphs_MASK                         0x00000004
#define BCHP_SDS_OIFCTL4_xbert_decphs_SHIFT                        2

/* SDS :: OIFCTL4 :: reserved_for_eco1 [01:01] */
#define BCHP_SDS_OIFCTL4_reserved_for_eco1_MASK                    0x00000002
#define BCHP_SDS_OIFCTL4_reserved_for_eco1_SHIFT                   1

/* SDS :: OIFCTL4 :: xbert_dec2 [00:00] */
#define BCHP_SDS_OIFCTL4_xbert_dec2_MASK                           0x00000001
#define BCHP_SDS_OIFCTL4_xbert_dec2_SHIFT                          0

/***************************************************************************
 *OIFCTL5 - Output Interface Control 5
 ***************************************************************************/
/* SDS :: OIFCTL5 :: reserved0 [31:24] */
#define BCHP_SDS_OIFCTL5_reserved0_MASK                            0xff000000
#define BCHP_SDS_OIFCTL5_reserved0_SHIFT                           24

/* SDS :: OIFCTL5 :: ps_clk_dly_sel [23:20] */
#define BCHP_SDS_OIFCTL5_ps_clk_dly_sel_MASK                       0x00f00000
#define BCHP_SDS_OIFCTL5_ps_clk_dly_sel_SHIFT                      20

/* SDS :: OIFCTL5 :: ps_sync_dly_sel [19:16] */
#define BCHP_SDS_OIFCTL5_ps_sync_dly_sel_MASK                      0x000f0000
#define BCHP_SDS_OIFCTL5_ps_sync_dly_sel_SHIFT                     16

/* SDS :: OIFCTL5 :: ps_valid_dly_sel [15:12] */
#define BCHP_SDS_OIFCTL5_ps_valid_dly_sel_MASK                     0x0000f000
#define BCHP_SDS_OIFCTL5_ps_valid_dly_sel_SHIFT                    12

/* SDS :: OIFCTL5 :: ps_err_dly_sel [11:08] */
#define BCHP_SDS_OIFCTL5_ps_err_dly_sel_MASK                       0x00000f00
#define BCHP_SDS_OIFCTL5_ps_err_dly_sel_SHIFT                      8

/* SDS :: OIFCTL5 :: ps_dat7_1_dly_sel [07:04] */
#define BCHP_SDS_OIFCTL5_ps_dat7_1_dly_sel_MASK                    0x000000f0
#define BCHP_SDS_OIFCTL5_ps_dat7_1_dly_sel_SHIFT                   4

/* SDS :: OIFCTL5 :: ps_dat0_dly_sel [03:00] */
#define BCHP_SDS_OIFCTL5_ps_dat0_dly_sel_MASK                      0x0000000f
#define BCHP_SDS_OIFCTL5_ps_dat0_dly_sel_SHIFT                     0

/***************************************************************************
 *OPLL_NDIV_INT - Output Interface PLL Feedback Divider Integer Control
 ***************************************************************************/
/* SDS :: OPLL_NDIV_INT :: reserved0 [31:09] */
#define BCHP_SDS_OPLL_NDIV_INT_reserved0_MASK                      0xfffffe00
#define BCHP_SDS_OPLL_NDIV_INT_reserved0_SHIFT                     9

/* SDS :: OPLL_NDIV_INT :: ndiv_int [08:00] */
#define BCHP_SDS_OPLL_NDIV_INT_ndiv_int_MASK                       0x000001ff
#define BCHP_SDS_OPLL_NDIV_INT_ndiv_int_SHIFT                      0

/***************************************************************************
 *OPLL_NDIV_FRAC - Output Interface PLL Feedback Divider Fractional Control
 ***************************************************************************/
/* SDS :: OPLL_NDIV_FRAC :: reserved0 [31:24] */
#define BCHP_SDS_OPLL_NDIV_FRAC_reserved0_MASK                     0xff000000
#define BCHP_SDS_OPLL_NDIV_FRAC_reserved0_SHIFT                    24

/* SDS :: OPLL_NDIV_FRAC :: ndiv_frac [23:00] */
#define BCHP_SDS_OPLL_NDIV_FRAC_ndiv_frac_MASK                     0x00ffffff
#define BCHP_SDS_OPLL_NDIV_FRAC_ndiv_frac_SHIFT                    0

/***************************************************************************
 *OPLL_MPDIV - Output Interface PLL Divider Control
 ***************************************************************************/
/* SDS :: OPLL_MPDIV :: m3div [31:24] */
#define BCHP_SDS_OPLL_MPDIV_m3div_MASK                             0xff000000
#define BCHP_SDS_OPLL_MPDIV_m3div_SHIFT                            24

/* SDS :: OPLL_MPDIV :: m2div [23:16] */
#define BCHP_SDS_OPLL_MPDIV_m2div_MASK                             0x00ff0000
#define BCHP_SDS_OPLL_MPDIV_m2div_SHIFT                            16

/* SDS :: OPLL_MPDIV :: m1div [15:08] */
#define BCHP_SDS_OPLL_MPDIV_m1div_MASK                             0x0000ff00
#define BCHP_SDS_OPLL_MPDIV_m1div_SHIFT                            8

/* SDS :: OPLL_MPDIV :: p1div [07:04] */
#define BCHP_SDS_OPLL_MPDIV_p1div_MASK                             0x000000f0
#define BCHP_SDS_OPLL_MPDIV_p1div_SHIFT                            4

/* SDS :: OPLL_MPDIV :: p2div [03:00] */
#define BCHP_SDS_OPLL_MPDIV_p2div_MASK                             0x0000000f
#define BCHP_SDS_OPLL_MPDIV_p2div_SHIFT                            0

/***************************************************************************
 *OPLL_CTRL1 - Output Interface PLL Control 1
 ***************************************************************************/
/* SDS :: OPLL_CTRL1 :: reserved0 [31:06] */
#define BCHP_SDS_OPLL_CTRL1_reserved0_MASK                         0xffffffc0
#define BCHP_SDS_OPLL_CTRL1_reserved0_SHIFT                        6

/* SDS :: OPLL_CTRL1 :: ptap_adj [05:04] */
#define BCHP_SDS_OPLL_CTRL1_ptap_adj_MASK                          0x00000030
#define BCHP_SDS_OPLL_CTRL1_ptap_adj_SHIFT                         4

/* SDS :: OPLL_CTRL1 :: ctap_adj [03:02] */
#define BCHP_SDS_OPLL_CTRL1_ctap_adj_MASK                          0x0000000c
#define BCHP_SDS_OPLL_CTRL1_ctap_adj_SHIFT                         2

/* SDS :: OPLL_CTRL1 :: Lowcur_en [01:01] */
#define BCHP_SDS_OPLL_CTRL1_Lowcur_en_MASK                         0x00000002
#define BCHP_SDS_OPLL_CTRL1_Lowcur_en_SHIFT                        1

/* SDS :: OPLL_CTRL1 :: biasin_en [00:00] */
#define BCHP_SDS_OPLL_CTRL1_biasin_en_MASK                         0x00000001
#define BCHP_SDS_OPLL_CTRL1_biasin_en_SHIFT                        0

/***************************************************************************
 *OPLL_CTRL0 - Output Interface PLL Control 0
 ***************************************************************************/
/* SDS :: OPLL_CTRL0 :: testa_sel [31:30] */
#define BCHP_SDS_OPLL_CTRL0_testa_sel_MASK                         0xc0000000
#define BCHP_SDS_OPLL_CTRL0_testa_sel_SHIFT                        30

/* SDS :: OPLL_CTRL0 :: kvco_xs [29:27] */
#define BCHP_SDS_OPLL_CTRL0_kvco_xs_MASK                           0x38000000
#define BCHP_SDS_OPLL_CTRL0_kvco_xs_SHIFT                          27

/* SDS :: OPLL_CTRL0 :: kvco_xf [26:24] */
#define BCHP_SDS_OPLL_CTRL0_kvco_xf_MASK                           0x07000000
#define BCHP_SDS_OPLL_CTRL0_kvco_xf_SHIFT                          24

/* SDS :: OPLL_CTRL0 :: lpf_bw [23:22] */
#define BCHP_SDS_OPLL_CTRL0_lpf_bw_MASK                            0x00c00000
#define BCHP_SDS_OPLL_CTRL0_lpf_bw_SHIFT                           22

/* SDS :: OPLL_CTRL0 :: LF_order [21:21] */
#define BCHP_SDS_OPLL_CTRL0_LF_order_MASK                          0x00200000
#define BCHP_SDS_OPLL_CTRL0_LF_order_SHIFT                         21

/* SDS :: OPLL_CTRL0 :: Cn [20:19] */
#define BCHP_SDS_OPLL_CTRL0_Cn_MASK                                0x00180000
#define BCHP_SDS_OPLL_CTRL0_Cn_SHIFT                               19

/* SDS :: OPLL_CTRL0 :: Rn [18:17] */
#define BCHP_SDS_OPLL_CTRL0_Rn_MASK                                0x00060000
#define BCHP_SDS_OPLL_CTRL0_Rn_SHIFT                               17

/* SDS :: OPLL_CTRL0 :: Cp [16:15] */
#define BCHP_SDS_OPLL_CTRL0_Cp_MASK                                0x00018000
#define BCHP_SDS_OPLL_CTRL0_Cp_SHIFT                               15

/* SDS :: OPLL_CTRL0 :: Cz [14:13] */
#define BCHP_SDS_OPLL_CTRL0_Cz_MASK                                0x00006000
#define BCHP_SDS_OPLL_CTRL0_Cz_SHIFT                               13

/* SDS :: OPLL_CTRL0 :: Rz [12:10] */
#define BCHP_SDS_OPLL_CTRL0_Rz_MASK                                0x00001c00
#define BCHP_SDS_OPLL_CTRL0_Rz_SHIFT                               10

/* SDS :: OPLL_CTRL0 :: Icpx [09:05] */
#define BCHP_SDS_OPLL_CTRL0_Icpx_MASK                              0x000003e0
#define BCHP_SDS_OPLL_CTRL0_Icpx_SHIFT                             5

/* SDS :: OPLL_CTRL0 :: Icp_off [04:00] */
#define BCHP_SDS_OPLL_CTRL0_Icp_off_MASK                           0x0000001f
#define BCHP_SDS_OPLL_CTRL0_Icp_off_SHIFT                          0

/***************************************************************************
 *OPLL_MODE - Output Interface PLL Mode Control
 ***************************************************************************/
/* SDS :: OPLL_MODE :: reserved_for_eco0 [31:23] */
#define BCHP_SDS_OPLL_MODE_reserved_for_eco0_MASK                  0xff800000
#define BCHP_SDS_OPLL_MODE_reserved_for_eco0_SHIFT                 23

/* SDS :: OPLL_MODE :: lock [22:22] */
#define BCHP_SDS_OPLL_MODE_lock_MASK                               0x00400000
#define BCHP_SDS_OPLL_MODE_lock_SHIFT                              22

/* SDS :: OPLL_MODE :: lock_ovrd [21:21] */
#define BCHP_SDS_OPLL_MODE_lock_ovrd_MASK                          0x00200000
#define BCHP_SDS_OPLL_MODE_lock_ovrd_SHIFT                         21

/* SDS :: OPLL_MODE :: lock_ovrd_value [20:20] */
#define BCHP_SDS_OPLL_MODE_lock_ovrd_value_MASK                    0x00100000
#define BCHP_SDS_OPLL_MODE_lock_ovrd_value_SHIFT                   20

/* SDS :: OPLL_MODE :: test_en [19:19] */
#define BCHP_SDS_OPLL_MODE_test_en_MASK                            0x00080000
#define BCHP_SDS_OPLL_MODE_test_en_SHIFT                           19

/* SDS :: OPLL_MODE :: test_sel [18:16] */
#define BCHP_SDS_OPLL_MODE_test_sel_MASK                           0x00070000
#define BCHP_SDS_OPLL_MODE_test_sel_SHIFT                          16

/* SDS :: OPLL_MODE :: dly_ch3 [15:14] */
#define BCHP_SDS_OPLL_MODE_dly_ch3_MASK                            0x0000c000
#define BCHP_SDS_OPLL_MODE_dly_ch3_SHIFT                           14

/* SDS :: OPLL_MODE :: dly_ch2 [13:12] */
#define BCHP_SDS_OPLL_MODE_dly_ch2_MASK                            0x00003000
#define BCHP_SDS_OPLL_MODE_dly_ch2_SHIFT                           12

/* SDS :: OPLL_MODE :: dly_ch1 [11:10] */
#define BCHP_SDS_OPLL_MODE_dly_ch1_MASK                            0x00000c00
#define BCHP_SDS_OPLL_MODE_dly_ch1_SHIFT                           10

/* SDS :: OPLL_MODE :: vco_rng [09:08] */
#define BCHP_SDS_OPLL_MODE_vco_rng_MASK                            0x00000300
#define BCHP_SDS_OPLL_MODE_vco_rng_SHIFT                           8

/* SDS :: OPLL_MODE :: ndiv_dither_mfb [07:07] */
#define BCHP_SDS_OPLL_MODE_ndiv_dither_mfb_MASK                    0x00000080
#define BCHP_SDS_OPLL_MODE_ndiv_dither_mfb_SHIFT                   7

/* SDS :: OPLL_MODE :: ndiv_mode [06:04] */
#define BCHP_SDS_OPLL_MODE_ndiv_mode_MASK                          0x00000070
#define BCHP_SDS_OPLL_MODE_ndiv_mode_SHIFT                         4

/* SDS :: OPLL_MODE :: bypass_sdmod [03:03] */
#define BCHP_SDS_OPLL_MODE_bypass_sdmod_MASK                       0x00000008
#define BCHP_SDS_OPLL_MODE_bypass_sdmod_SHIFT                      3

/* SDS :: OPLL_MODE :: enb_clkout [02:02] */
#define BCHP_SDS_OPLL_MODE_enb_clkout_MASK                         0x00000004
#define BCHP_SDS_OPLL_MODE_enb_clkout_SHIFT                        2

/* SDS :: OPLL_MODE :: bypen [01:01] */
#define BCHP_SDS_OPLL_MODE_bypen_MASK                              0x00000002
#define BCHP_SDS_OPLL_MODE_bypen_SHIFT                             1

/* SDS :: OPLL_MODE :: inpsel [00:00] */
#define BCHP_SDS_OPLL_MODE_inpsel_MASK                             0x00000001
#define BCHP_SDS_OPLL_MODE_inpsel_SHIFT                            0

/***************************************************************************
 *OPLL_PWRDN - Output Interface PLL Power Down Control
 ***************************************************************************/
/* SDS :: OPLL_PWRDN :: reserved0 [31:09] */
#define BCHP_SDS_OPLL_PWRDN_reserved0_MASK                         0xfffffe00
#define BCHP_SDS_OPLL_PWRDN_reserved0_SHIFT                        9

/* SDS :: OPLL_PWRDN :: ndiv_pwrdn [08:08] */
#define BCHP_SDS_OPLL_PWRDN_ndiv_pwrdn_MASK                        0x00000100
#define BCHP_SDS_OPLL_PWRDN_ndiv_pwrdn_SHIFT                       8

/* SDS :: OPLL_PWRDN :: en_cmlbuf3 [07:07] */
#define BCHP_SDS_OPLL_PWRDN_en_cmlbuf3_MASK                        0x00000080
#define BCHP_SDS_OPLL_PWRDN_en_cmlbuf3_SHIFT                       7

/* SDS :: OPLL_PWRDN :: en_cmlbuf2 [06:06] */
#define BCHP_SDS_OPLL_PWRDN_en_cmlbuf2_MASK                        0x00000040
#define BCHP_SDS_OPLL_PWRDN_en_cmlbuf2_SHIFT                       6

/* SDS :: OPLL_PWRDN :: en_cmlbuf1 [05:05] */
#define BCHP_SDS_OPLL_PWRDN_en_cmlbuf1_MASK                        0x00000020
#define BCHP_SDS_OPLL_PWRDN_en_cmlbuf1_SHIFT                       5

/* SDS :: OPLL_PWRDN :: pwrdn_ch3 [04:04] */
#define BCHP_SDS_OPLL_PWRDN_pwrdn_ch3_MASK                         0x00000010
#define BCHP_SDS_OPLL_PWRDN_pwrdn_ch3_SHIFT                        4

/* SDS :: OPLL_PWRDN :: pwrdn_ch2 [03:03] */
#define BCHP_SDS_OPLL_PWRDN_pwrdn_ch2_MASK                         0x00000008
#define BCHP_SDS_OPLL_PWRDN_pwrdn_ch2_SHIFT                        3

/* SDS :: OPLL_PWRDN :: pwrdn_ch1 [02:02] */
#define BCHP_SDS_OPLL_PWRDN_pwrdn_ch1_MASK                         0x00000004
#define BCHP_SDS_OPLL_PWRDN_pwrdn_ch1_SHIFT                        2

/* SDS :: OPLL_PWRDN :: refcomp_pwrdn [01:01] */
#define BCHP_SDS_OPLL_PWRDN_refcomp_pwrdn_MASK                     0x00000002
#define BCHP_SDS_OPLL_PWRDN_refcomp_pwrdn_SHIFT                    1

/* SDS :: OPLL_PWRDN :: pwrdn [00:00] */
#define BCHP_SDS_OPLL_PWRDN_pwrdn_MASK                             0x00000001
#define BCHP_SDS_OPLL_PWRDN_pwrdn_SHIFT                            0

/***************************************************************************
 *OPLL_RST - Output Interface PLL Reset Control
 ***************************************************************************/
/* SDS :: OPLL_RST :: reserved0 [31:03] */
#define BCHP_SDS_OPLL_RST_reserved0_MASK                           0xfffffff8
#define BCHP_SDS_OPLL_RST_reserved0_SHIFT                          3

/* SDS :: OPLL_RST :: dreset_sel [02:02] */
#define BCHP_SDS_OPLL_RST_dreset_sel_MASK                          0x00000004
#define BCHP_SDS_OPLL_RST_dreset_sel_SHIFT                         2

/* SDS :: OPLL_RST :: dreset [01:01] */
#define BCHP_SDS_OPLL_RST_dreset_MASK                              0x00000002
#define BCHP_SDS_OPLL_RST_dreset_SHIFT                             1

/* SDS :: OPLL_RST :: areset [00:00] */
#define BCHP_SDS_OPLL_RST_areset_MASK                              0x00000001
#define BCHP_SDS_OPLL_RST_areset_SHIFT                             0

/***************************************************************************
 *OSUBD - Output Interface PLL Sub-divider control
 ***************************************************************************/
/* SDS :: OSUBD :: reserved0 [31:08] */
#define BCHP_SDS_OSUBD_reserved0_MASK                              0xffffff00
#define BCHP_SDS_OSUBD_reserved0_SHIFT                             8

/* SDS :: OSUBD :: reserved_for_eco1 [07:07] */
#define BCHP_SDS_OSUBD_reserved_for_eco1_MASK                      0x00000080
#define BCHP_SDS_OSUBD_reserved_for_eco1_SHIFT                     7

/* SDS :: OSUBD :: low_baud [06:06] */
#define BCHP_SDS_OSUBD_low_baud_MASK                               0x00000040
#define BCHP_SDS_OSUBD_low_baud_SHIFT                              6

/* SDS :: OSUBD :: reserved_for_eco2 [05:05] */
#define BCHP_SDS_OSUBD_reserved_for_eco2_MASK                      0x00000020
#define BCHP_SDS_OSUBD_reserved_for_eco2_SHIFT                     5

/* SDS :: OSUBD :: subd_ratio [04:00] */
#define BCHP_SDS_OSUBD_subd_ratio_MASK                             0x0000001f
#define BCHP_SDS_OSUBD_subd_ratio_SHIFT                            0

/***************************************************************************
 *OCOEF - Output Interface Loop Filter Coefficient
 ***************************************************************************/
/* SDS :: OCOEF :: oif_k1 [31:28] */
#define BCHP_SDS_OCOEF_oif_k1_MASK                                 0xf0000000
#define BCHP_SDS_OCOEF_oif_k1_SHIFT                                28

/* SDS :: OCOEF :: oif_k0 [27:24] */
#define BCHP_SDS_OCOEF_oif_k0_MASK                                 0x0f000000
#define BCHP_SDS_OCOEF_oif_k0_SHIFT                                24

/* SDS :: OCOEF :: reserved0 [23:00] */
#define BCHP_SDS_OCOEF_reserved0_MASK                              0x00ffffff
#define BCHP_SDS_OCOEF_reserved0_SHIFT                             0

/***************************************************************************
 *OFI - Output Interface Loop Filter Integrator
 ***************************************************************************/
/* SDS :: OFI :: reserved0 [31:29] */
#define BCHP_SDS_OFI_reserved0_MASK                                0xe0000000
#define BCHP_SDS_OFI_reserved0_SHIFT                               29

/* SDS :: OFI :: oif_int [28:00] */
#define BCHP_SDS_OFI_oif_int_MASK                                  0x1fffffff
#define BCHP_SDS_OFI_oif_int_SHIFT                                 0

/***************************************************************************
 *OFFO - Output Interface Loop Filter Output
 ***************************************************************************/
/* SDS :: OFFO :: reserved0 [31:29] */
#define BCHP_SDS_OFFO_reserved0_MASK                               0xe0000000
#define BCHP_SDS_OFFO_reserved0_SHIFT                              29

/* SDS :: OFFO :: oif_lpout [28:00] */
#define BCHP_SDS_OFFO_oif_lpout_MASK                               0x1fffffff
#define BCHP_SDS_OFFO_oif_lpout_SHIFT                              0

/***************************************************************************
 *ONFN - HP One of N
 ***************************************************************************/
/* SDS :: ONFN :: reserved0 [31:08] */
#define BCHP_SDS_ONFN_reserved0_MASK                               0xffffff00
#define BCHP_SDS_ONFN_reserved0_SHIFT                              8

/* SDS :: ONFN :: reserved_for_eco1 [07:05] */
#define BCHP_SDS_ONFN_reserved_for_eco1_MASK                       0x000000e0
#define BCHP_SDS_ONFN_reserved_for_eco1_SHIFT                      5

/* SDS :: ONFN :: ONFNLOC [04:00] */
#define BCHP_SDS_ONFN_ONFNLOC_MASK                                 0x0000001f
#define BCHP_SDS_ONFN_ONFNLOC_SHIFT                                0

/***************************************************************************
 *PFCTL - Baud Loop Pre-filter Control
 ***************************************************************************/
/* SDS :: PFCTL :: reserved0 [31:08] */
#define BCHP_SDS_PFCTL_reserved0_MASK                              0xffffff00
#define BCHP_SDS_PFCTL_reserved0_SHIFT                             8

/* SDS :: PFCTL :: reserved_for_eco1 [07:03] */
#define BCHP_SDS_PFCTL_reserved_for_eco1_MASK                      0x000000f8
#define BCHP_SDS_PFCTL_reserved_for_eco1_SHIFT                     3

/* SDS :: PFCTL :: pf_byp [02:02] */
#define BCHP_SDS_PFCTL_pf_byp_MASK                                 0x00000004
#define BCHP_SDS_PFCTL_pf_byp_SHIFT                                2

/* SDS :: PFCTL :: pd_sel [01:01] */
#define BCHP_SDS_PFCTL_pd_sel_MASK                                 0x00000002
#define BCHP_SDS_PFCTL_pd_sel_SHIFT                                1

/* SDS :: PFCTL :: pf_ebw [00:00] */
#define BCHP_SDS_PFCTL_pf_ebw_MASK                                 0x00000001
#define BCHP_SDS_PFCTL_pf_ebw_SHIFT                                0

/***************************************************************************
 *PLDCTL - PLDCTL
 ***************************************************************************/
/* SDS :: PLDCTL :: reserved0 [31:08] */
#define BCHP_SDS_PLDCTL_reserved0_MASK                             0xffffff00
#define BCHP_SDS_PLDCTL_reserved0_SHIFT                            8

/* SDS :: PLDCTL :: reserved_for_eco1 [07:05] */
#define BCHP_SDS_PLDCTL_reserved_for_eco1_MASK                     0x000000e0
#define BCHP_SDS_PLDCTL_reserved_for_eco1_SHIFT                    5

/* SDS :: PLDCTL :: pl_res_en [04:04] */
#define BCHP_SDS_PLDCTL_pl_res_en_MASK                             0x00000010
#define BCHP_SDS_PLDCTL_pl_res_en_SHIFT                            4

/* SDS :: PLDCTL :: pl_res_byp [03:03] */
#define BCHP_SDS_PLDCTL_pl_res_byp_MASK                            0x00000008
#define BCHP_SDS_PLDCTL_pl_res_byp_SHIFT                           3

/* SDS :: PLDCTL :: pl_des_en [02:02] */
#define BCHP_SDS_PLDCTL_pl_des_en_MASK                             0x00000004
#define BCHP_SDS_PLDCTL_pl_des_en_SHIFT                            2

/* SDS :: PLDCTL :: pl_des_byp [01:01] */
#define BCHP_SDS_PLDCTL_pl_des_byp_MASK                            0x00000002
#define BCHP_SDS_PLDCTL_pl_des_byp_SHIFT                           1

/* SDS :: PLDCTL :: reserved_for_eco2 [00:00] */
#define BCHP_SDS_PLDCTL_reserved_for_eco2_MASK                     0x00000001
#define BCHP_SDS_PLDCTL_reserved_for_eco2_SHIFT                    0

/***************************************************************************
 *PSCTL - Parallel/Serial Output Control
 ***************************************************************************/
/* SDS :: PSCTL :: reserved0 [31:08] */
#define BCHP_SDS_PSCTL_reserved0_MASK                              0xffffff00
#define BCHP_SDS_PSCTL_reserved0_SHIFT                             8

/* SDS :: PSCTL :: errinv [07:07] */
#define BCHP_SDS_PSCTL_errinv_MASK                                 0x00000080
#define BCHP_SDS_PSCTL_errinv_SHIFT                                7

/* SDS :: PSCTL :: syncinv [06:06] */
#define BCHP_SDS_PSCTL_syncinv_MASK                                0x00000040
#define BCHP_SDS_PSCTL_syncinv_SHIFT                               6

/* SDS :: PSCTL :: vldinv [05:05] */
#define BCHP_SDS_PSCTL_vldinv_MASK                                 0x00000020
#define BCHP_SDS_PSCTL_vldinv_SHIFT                                5

/* SDS :: PSCTL :: clksup [04:04] */
#define BCHP_SDS_PSCTL_clksup_MASK                                 0x00000010
#define BCHP_SDS_PSCTL_clksup_SHIFT                                4

/* SDS :: PSCTL :: clkinv [03:03] */
#define BCHP_SDS_PSCTL_clkinv_MASK                                 0x00000008
#define BCHP_SDS_PSCTL_clkinv_SHIFT                                3

/* SDS :: PSCTL :: freeze [02:02] */
#define BCHP_SDS_PSCTL_freeze_MASK                                 0x00000004
#define BCHP_SDS_PSCTL_freeze_SHIFT                                2

/* SDS :: PSCTL :: serial [01:01] */
#define BCHP_SDS_PSCTL_serial_MASK                                 0x00000002
#define BCHP_SDS_PSCTL_serial_SHIFT                                1

/* SDS :: PSCTL :: reset [00:00] */
#define BCHP_SDS_PSCTL_reset_MASK                                  0x00000001
#define BCHP_SDS_PSCTL_reset_SHIFT                                 0

/***************************************************************************
 *PUPCFG - Power-up configuration register 1
 ***************************************************************************/
/* SDS :: PUPCFG :: reserved0 [31:08] */
#define BCHP_SDS_PUPCFG_reserved0_MASK                             0xffffff00
#define BCHP_SDS_PUPCFG_reserved0_SHIFT                            8

/* SDS :: PUPCFG :: reserved_for_eco1 [07:07] */
#define BCHP_SDS_PUPCFG_reserved_for_eco1_MASK                     0x00000080
#define BCHP_SDS_PUPCFG_reserved_for_eco1_SHIFT                    7

/* SDS :: PUPCFG :: host_clk_byp_ovrd [06:06] */
#define BCHP_SDS_PUPCFG_host_clk_byp_ovrd_MASK                     0x00000040
#define BCHP_SDS_PUPCFG_host_clk_byp_ovrd_SHIFT                    6

/* SDS :: PUPCFG :: fpll_byp [05:05] */
#define BCHP_SDS_PUPCFG_fpll_byp_MASK                              0x00000020
#define BCHP_SDS_PUPCFG_fpll_byp_SHIFT                             5

/* SDS :: PUPCFG :: spll_byp [04:04] */
#define BCHP_SDS_PUPCFG_spll_byp_MASK                              0x00000010
#define BCHP_SDS_PUPCFG_spll_byp_SHIFT                             4

/* SDS :: PUPCFG :: reserved_for_eco2 [03:00] */
#define BCHP_SDS_PUPCFG_reserved_for_eco2_MASK                     0x0000000f
#define BCHP_SDS_PUPCFG_reserved_for_eco2_SHIFT                    0

/***************************************************************************
 *PUPCFGB - Power-up configuration register 2
 ***************************************************************************/
/* SDS :: PUPCFGB :: reserved0 [31:08] */
#define BCHP_SDS_PUPCFGB_reserved0_MASK                            0xffffff00
#define BCHP_SDS_PUPCFGB_reserved0_SHIFT                           8

/* SDS :: PUPCFGB :: reserved_for_eco1 [07:04] */
#define BCHP_SDS_PUPCFGB_reserved_for_eco1_MASK                    0x000000f0
#define BCHP_SDS_PUPCFGB_reserved_for_eco1_SHIFT                   4

/* SDS :: PUPCFGB :: pll_bypclk_sel [03:03] */
#define BCHP_SDS_PUPCFGB_pll_bypclk_sel_MASK                       0x00000008
#define BCHP_SDS_PUPCFGB_pll_bypclk_sel_SHIFT                      3

/* SDS :: PUPCFGB :: reserved_for_eco2 [02:00] */
#define BCHP_SDS_PUPCFGB_reserved_for_eco2_MASK                    0x00000007
#define BCHP_SDS_PUPCFGB_reserved_for_eco2_SHIFT                   0

/***************************************************************************
 *REVID - Revision ID
 ***************************************************************************/
/* SDS :: REVID :: reserved0 [31:08] */
#define BCHP_SDS_REVID_reserved0_MASK                              0xffffff00
#define BCHP_SDS_REVID_reserved0_SHIFT                             8

/* SDS :: REVID :: revid [07:00] */
#define BCHP_SDS_REVID_revid_MASK                                  0x000000ff
#define BCHP_SDS_REVID_revid_SHIFT                                 0

/***************************************************************************
 *SNRCTL - SNR Control Register
 ***************************************************************************/
/* SDS :: SNRCTL :: reserved0 [31:08] */
#define BCHP_SDS_SNRCTL_reserved0_MASK                             0xffffff00
#define BCHP_SDS_SNRCTL_reserved0_SHIFT                            8

/* SDS :: SNRCTL :: snr_srst [07:07] */
#define BCHP_SDS_SNRCTL_snr_srst_MASK                              0x00000080
#define BCHP_SDS_SNRCTL_snr_srst_SHIFT                             7

/* SDS :: SNRCTL :: snr_err_sel [06:06] */
#define BCHP_SDS_SNRCTL_snr_err_sel_MASK                           0x00000040
#define BCHP_SDS_SNRCTL_snr_err_sel_SHIFT                          6

/* SDS :: SNRCTL :: snr_estsel [05:04] */
#define BCHP_SDS_SNRCTL_snr_estsel_MASK                            0x00000030
#define BCHP_SDS_SNRCTL_snr_estsel_SHIFT                           4

/* SDS :: SNRCTL :: snr_sq_mode [03:03] */
#define BCHP_SDS_SNRCTL_snr_sq_mode_MASK                           0x00000008
#define BCHP_SDS_SNRCTL_snr_sq_mode_SHIFT                          3

/* SDS :: SNRCTL :: snr_tpsel [02:02] */
#define BCHP_SDS_SNRCTL_snr_tpsel_MASK                             0x00000004
#define BCHP_SDS_SNRCTL_snr_tpsel_SHIFT                            2

/* SDS :: SNRCTL :: snr_tc [01:00] */
#define BCHP_SDS_SNRCTL_snr_tc_MASK                                0x00000003
#define BCHP_SDS_SNRCTL_snr_tc_SHIFT                               0

/***************************************************************************
 *TFAVG - HP Frequency-Offset Average
 ***************************************************************************/
/* SDS :: TFAVG :: reserved0 [31:08] */
#define BCHP_SDS_TFAVG_reserved0_MASK                              0xffffff00
#define BCHP_SDS_TFAVG_reserved0_SHIFT                             8

/* SDS :: TFAVG :: reserved_for_eco1 [07:07] */
#define BCHP_SDS_TFAVG_reserved_for_eco1_MASK                      0x00000080
#define BCHP_SDS_TFAVG_reserved_for_eco1_SHIFT                     7

/* SDS :: TFAVG :: TAVG [06:04] */
#define BCHP_SDS_TFAVG_TAVG_MASK                                   0x00000070
#define BCHP_SDS_TFAVG_TAVG_SHIFT                                  4

/* SDS :: TFAVG :: reserved_for_eco2 [03:03] */
#define BCHP_SDS_TFAVG_reserved_for_eco2_MASK                      0x00000008
#define BCHP_SDS_TFAVG_reserved_for_eco2_SHIFT                     3

/* SDS :: TFAVG :: FAVG [02:00] */
#define BCHP_SDS_TFAVG_FAVG_MASK                                   0x00000007
#define BCHP_SDS_TFAVG_FAVG_SHIFT                                  0

/***************************************************************************
 *TRNLEN - HP Training Length
 ***************************************************************************/
/* SDS :: TRNLEN :: reserved0 [31:08] */
#define BCHP_SDS_TRNLEN_reserved0_MASK                             0xffffff00
#define BCHP_SDS_TRNLEN_reserved0_SHIFT                            8

/* SDS :: TRNLEN :: TRNLEN [07:00] */
#define BCHP_SDS_TRNLEN_TRNLEN_MASK                                0x000000ff
#define BCHP_SDS_TRNLEN_TRNLEN_SHIFT                               0

/***************************************************************************
 *VLCTL1 - Viterbi Loading Control Register 1
 ***************************************************************************/
/* SDS :: VLCTL1 :: reserved0 [31:08] */
#define BCHP_SDS_VLCTL1_reserved0_MASK                             0xffffff00
#define BCHP_SDS_VLCTL1_reserved0_SHIFT                            8

/* SDS :: VLCTL1 :: tfecfm [07:07] */
#define BCHP_SDS_VLCTL1_tfecfm_MASK                                0x00000080
#define BCHP_SDS_VLCTL1_tfecfm_SHIFT                               7

/* SDS :: VLCTL1 :: vlc_tr_oon [06:06] */
#define BCHP_SDS_VLCTL1_vlc_tr_oon_MASK                            0x00000040
#define BCHP_SDS_VLCTL1_vlc_tr_oon_SHIFT                           6

/* SDS :: VLCTL1 :: use_qpsk_lvl [05:05] */
#define BCHP_SDS_VLCTL1_use_qpsk_lvl_MASK                          0x00000020
#define BCHP_SDS_VLCTL1_use_qpsk_lvl_SHIFT                         5

/* SDS :: VLCTL1 :: mowfp [04:04] */
#define BCHP_SDS_VLCTL1_mowfp_MASK                                 0x00000010
#define BCHP_SDS_VLCTL1_mowfp_SHIFT                                4

/* SDS :: VLCTL1 :: vffbyp [03:03] */
#define BCHP_SDS_VLCTL1_vffbyp_MASK                                0x00000008
#define BCHP_SDS_VLCTL1_vffbyp_SHIFT                               3

/* SDS :: VLCTL1 :: vlcfrz [02:02] */
#define BCHP_SDS_VLCTL1_vlcfrz_MASK                                0x00000004
#define BCHP_SDS_VLCTL1_vlcfrz_SHIFT                               2

/* SDS :: VLCTL1 :: vlcbyp [01:01] */
#define BCHP_SDS_VLCTL1_vlcbyp_MASK                                0x00000002
#define BCHP_SDS_VLCTL1_vlcbyp_SHIFT                               1

/* SDS :: VLCTL1 :: vlcrst [00:00] */
#define BCHP_SDS_VLCTL1_vlcrst_MASK                                0x00000001
#define BCHP_SDS_VLCTL1_vlcrst_SHIFT                               0

/***************************************************************************
 *VLCTL2 - Viterbi Loading Control Register 2
 ***************************************************************************/
/* SDS :: VLCTL2 :: reserved0 [31:08] */
#define BCHP_SDS_VLCTL2_reserved0_MASK                             0xffffff00
#define BCHP_SDS_VLCTL2_reserved0_SHIFT                            8

/* SDS :: VLCTL2 :: zerout [07:04] */
#define BCHP_SDS_VLCTL2_zerout_MASK                                0x000000f0
#define BCHP_SDS_VLCTL2_zerout_SHIFT                               4

/* SDS :: VLCTL2 :: ldpc_valid_gateoff [03:03] */
#define BCHP_SDS_VLCTL2_ldpc_valid_gateoff_MASK                    0x00000008
#define BCHP_SDS_VLCTL2_ldpc_valid_gateoff_SHIFT                   3

/* SDS :: VLCTL2 :: vlctl [02:01] */
#define BCHP_SDS_VLCTL2_vlctl_MASK                                 0x00000006
#define BCHP_SDS_VLCTL2_vlctl_SHIFT                                1

/* SDS :: VLCTL2 :: vlcmod [00:00] */
#define BCHP_SDS_VLCTL2_vlcmod_MASK                                0x00000001
#define BCHP_SDS_VLCTL2_vlcmod_SHIFT                               0

/***************************************************************************
 *VLCTL3 - Viterbi Loading Control Register 3
 ***************************************************************************/
/* SDS :: VLCTL3 :: reserved0 [31:08] */
#define BCHP_SDS_VLCTL3_reserved0_MASK                             0xffffff00
#define BCHP_SDS_VLCTL3_reserved0_SHIFT                            8

/* SDS :: VLCTL3 :: selhp3 [07:07] */
#define BCHP_SDS_VLCTL3_selhp3_MASK                                0x00000080
#define BCHP_SDS_VLCTL3_selhp3_SHIFT                               7

/* SDS :: VLCTL3 :: selhp2 [06:06] */
#define BCHP_SDS_VLCTL3_selhp2_MASK                                0x00000040
#define BCHP_SDS_VLCTL3_selhp2_SHIFT                               6

/* SDS :: VLCTL3 :: selhp1 [05:05] */
#define BCHP_SDS_VLCTL3_selhp1_MASK                                0x00000020
#define BCHP_SDS_VLCTL3_selhp1_SHIFT                               5

/* SDS :: VLCTL3 :: selhp0 [04:04] */
#define BCHP_SDS_VLCTL3_selhp0_MASK                                0x00000010
#define BCHP_SDS_VLCTL3_selhp0_SHIFT                               4

/* SDS :: VLCTL3 :: tfecsa [03:03] */
#define BCHP_SDS_VLCTL3_tfecsa_MASK                                0x00000008
#define BCHP_SDS_VLCTL3_tfecsa_SHIFT                               3

/* SDS :: VLCTL3 :: fecphs [02:02] */
#define BCHP_SDS_VLCTL3_fecphs_MASK                                0x00000004
#define BCHP_SDS_VLCTL3_fecphs_SHIFT                               2

/* SDS :: VLCTL3 :: vlc_soft_insel [01:01] */
#define BCHP_SDS_VLCTL3_vlc_soft_insel_MASK                        0x00000002
#define BCHP_SDS_VLCTL3_vlc_soft_insel_SHIFT                       1

/* SDS :: VLCTL3 :: insel [00:00] */
#define BCHP_SDS_VLCTL3_insel_MASK                                 0x00000001
#define BCHP_SDS_VLCTL3_insel_SHIFT                                0

/***************************************************************************
 *VTCTL1 - Viterbi Decoder Configuration Register 1
 ***************************************************************************/
/* SDS :: VTCTL1 :: reserved0 [31:08] */
#define BCHP_SDS_VTCTL1_reserved0_MASK                             0xffffff00
#define BCHP_SDS_VTCTL1_reserved0_SHIFT                            8

/* SDS :: VTCTL1 :: slpsyn [07:07] */
#define BCHP_SDS_VTCTL1_slpsyn_MASK                                0x00000080
#define BCHP_SDS_VTCTL1_slpsyn_SHIFT                               7

/* SDS :: VTCTL1 :: invctl [06:05] */
#define BCHP_SDS_VTCTL1_invctl_MASK                                0x00000060
#define BCHP_SDS_VTCTL1_invctl_SHIFT                               5

/* SDS :: VTCTL1 :: vitmod [04:00] */
#define BCHP_SDS_VTCTL1_vitmod_MASK                                0x0000001f
#define BCHP_SDS_VTCTL1_vitmod_SHIFT                               0

/***************************************************************************
 *VTCTL2 - Viterbi Decoder Configuration Register 2
 ***************************************************************************/
/* SDS :: VTCTL2 :: reserved0 [31:08] */
#define BCHP_SDS_VTCTL2_reserved0_MASK                             0xffffff00
#define BCHP_SDS_VTCTL2_reserved0_SHIFT                            8

/* SDS :: VTCTL2 :: vit_rec_cnt_snap [07:07] */
#define BCHP_SDS_VTCTL2_vit_rec_cnt_snap_MASK                      0x00000080
#define BCHP_SDS_VTCTL2_vit_rec_cnt_snap_SHIFT                     7

/* SDS :: VTCTL2 :: Reset [06:06] */
#define BCHP_SDS_VTCTL2_Reset_MASK                                 0x00000040
#define BCHP_SDS_VTCTL2_Reset_SHIFT                                6

/* SDS :: VTCTL2 :: vit_rec_ov [05:05] */
#define BCHP_SDS_VTCTL2_vit_rec_ov_MASK                            0x00000020
#define BCHP_SDS_VTCTL2_vit_rec_ov_SHIFT                           5

/* SDS :: VTCTL2 :: freeze [04:04] */
#define BCHP_SDS_VTCTL2_freeze_MASK                                0x00000010
#define BCHP_SDS_VTCTL2_freeze_SHIFT                               4

/* SDS :: VTCTL2 :: Bpsk [03:03] */
#define BCHP_SDS_VTCTL2_Bpsk_MASK                                  0x00000008
#define BCHP_SDS_VTCTL2_Bpsk_SHIFT                                 3

/* SDS :: VTCTL2 :: spltmx [02:02] */
#define BCHP_SDS_VTCTL2_spltmx_MASK                                0x00000004
#define BCHP_SDS_VTCTL2_spltmx_SHIFT                               2

/* SDS :: VTCTL2 :: opqsk [01:01] */
#define BCHP_SDS_VTCTL2_opqsk_MASK                                 0x00000002
#define BCHP_SDS_VTCTL2_opqsk_SHIFT                                1

/* SDS :: VTCTL2 :: dciflg [00:00] */
#define BCHP_SDS_VTCTL2_dciflg_MASK                                0x00000001
#define BCHP_SDS_VTCTL2_dciflg_SHIFT                               0

/***************************************************************************
 *WSMAX - HP Recursive Carrier Frequency-Offset Wait State
 ***************************************************************************/
/* SDS :: WSMAX :: reserved0 [31:08] */
#define BCHP_SDS_WSMAX_reserved0_MASK                              0xffffff00
#define BCHP_SDS_WSMAX_reserved0_SHIFT                             8

/* SDS :: WSMAX :: reserved_for_eco1 [07:03] */
#define BCHP_SDS_WSMAX_reserved_for_eco1_MASK                      0x000000f8
#define BCHP_SDS_WSMAX_reserved_for_eco1_SHIFT                     3

/* SDS :: WSMAX :: WSMAX [02:00] */
#define BCHP_SDS_WSMAX_WSMAX_MASK                                  0x00000007
#define BCHP_SDS_WSMAX_WSMAX_SHIFT                                 0

/***************************************************************************
 *HI_HOLE - Host Interface Address Hole (for test only - not a real register)
 ***************************************************************************/
/* SDS :: HI_HOLE :: reserved0 [31:00] */
#define BCHP_SDS_HI_HOLE_reserved0_MASK                            0xffffffff
#define BCHP_SDS_HI_HOLE_reserved0_SHIFT                           0

/***************************************************************************
 *HI_SPARE - Not used
 ***************************************************************************/
/* SDS :: HI_SPARE :: reserved_for_eco0 [31:00] */
#define BCHP_SDS_HI_SPARE_reserved_for_eco0_MASK                   0xffffffff
#define BCHP_SDS_HI_SPARE_reserved_for_eco0_SHIFT                  0

/***************************************************************************
 *HI_TST - Host Interface Test Control Register
 ***************************************************************************/
/* SDS :: HI_TST :: TP_SEL [31:27] */
#define BCHP_SDS_HI_TST_TP_SEL_MASK                                0xf8000000
#define BCHP_SDS_HI_TST_TP_SEL_SHIFT                               27

/* SDS :: HI_TST :: reserved_for_eco0 [26:02] */
#define BCHP_SDS_HI_TST_reserved_for_eco0_MASK                     0x07fffffc
#define BCHP_SDS_HI_TST_reserved_for_eco0_SHIFT                    2

/* SDS :: HI_TST :: HOLDOFF_MBOX_XFRS [01:01] */
#define BCHP_SDS_HI_TST_HOLDOFF_MBOX_XFRS_MASK                     0x00000002
#define BCHP_SDS_HI_TST_HOLDOFF_MBOX_XFRS_SHIFT                    1

/* SDS :: HI_TST :: reserved_for_eco1 [00:00] */
#define BCHP_SDS_HI_TST_reserved_for_eco1_MASK                     0x00000001
#define BCHP_SDS_HI_TST_reserved_for_eco1_SHIFT                    0

/***************************************************************************
 *ICB_CTL - Host Interface ICB Control Register
 ***************************************************************************/
/* SDS :: ICB_CTL :: reserved0 [31:04] */
#define BCHP_SDS_ICB_CTL_reserved0_MASK                            0xfffffff0
#define BCHP_SDS_ICB_CTL_reserved0_SHIFT                           4

/* SDS :: ICB_CTL :: ICB_TIMEOUT [03:01] */
#define BCHP_SDS_ICB_CTL_ICB_TIMEOUT_MASK                          0x0000000e
#define BCHP_SDS_ICB_CTL_ICB_TIMEOUT_SHIFT                         1

/* SDS :: ICB_CTL :: BUS_ERR_EN [00:00] */
#define BCHP_SDS_ICB_CTL_BUS_ERR_EN_MASK                           0x00000001
#define BCHP_SDS_ICB_CTL_BUS_ERR_EN_SHIFT                          0

/***************************************************************************
 *MI2CSA - MI2C Status
 ***************************************************************************/
/* SDS :: MI2CSA :: reserved0 [31:26] */
#define BCHP_SDS_MI2CSA_reserved0_MASK                             0xfc000000
#define BCHP_SDS_MI2CSA_reserved0_SHIFT                            26

/* SDS :: MI2CSA :: no_ack [25:25] */
#define BCHP_SDS_MI2CSA_no_ack_MASK                                0x02000000
#define BCHP_SDS_MI2CSA_no_ack_SHIFT                               25

/* SDS :: MI2CSA :: intrp [24:24] */
#define BCHP_SDS_MI2CSA_intrp_MASK                                 0x01000000
#define BCHP_SDS_MI2CSA_intrp_SHIFT                                24

/* SDS :: MI2CSA :: reserved1 [23:19] */
#define BCHP_SDS_MI2CSA_reserved1_MASK                             0x00f80000
#define BCHP_SDS_MI2CSA_reserved1_SHIFT                            19

/* SDS :: MI2CSA :: rd_enable [18:18] */
#define BCHP_SDS_MI2CSA_rd_enable_MASK                             0x00040000
#define BCHP_SDS_MI2CSA_rd_enable_SHIFT                            18

/* SDS :: MI2CSA :: state [17:16] */
#define BCHP_SDS_MI2CSA_state_MASK                                 0x00030000
#define BCHP_SDS_MI2CSA_state_SHIFT                                16

/* SDS :: MI2CSA :: reserved2 [15:00] */
#define BCHP_SDS_MI2CSA_reserved2_MASK                             0x0000ffff
#define BCHP_SDS_MI2CSA_reserved2_SHIFT                            0

/***************************************************************************
 *BEST - BERT status register
 ***************************************************************************/
/* SDS :: BEST :: berrot [31:28] */
#define BCHP_SDS_BEST_berrot_MASK                                  0xf0000000
#define BCHP_SDS_BEST_berrot_SHIFT                                 28

/* SDS :: BEST :: sync_lock [27:27] */
#define BCHP_SDS_BEST_sync_lock_MASK                               0x08000000
#define BCHP_SDS_BEST_sync_lock_SHIFT                              27

/* SDS :: BEST :: sync_unlock [26:26] */
#define BCHP_SDS_BEST_sync_unlock_MASK                             0x04000000
#define BCHP_SDS_BEST_sync_unlock_SHIFT                            26

/* SDS :: BEST :: sync [25:25] */
#define BCHP_SDS_BEST_sync_MASK                                    0x02000000
#define BCHP_SDS_BEST_sync_SHIFT                                   25

/* SDS :: BEST :: vitsel [24:24] */
#define BCHP_SDS_BEST_vitsel_MASK                                  0x01000000
#define BCHP_SDS_BEST_vitsel_SHIFT                                 24

/* SDS :: BEST :: reserved0 [23:00] */
#define BCHP_SDS_BEST_reserved0_MASK                               0x00ffffff
#define BCHP_SDS_BEST_reserved0_SHIFT                              0

/***************************************************************************
 *BLP - Block length selected by the header processor to attain lock
 ***************************************************************************/
/* SDS :: BLP :: reserved0 [31:28] */
#define BCHP_SDS_BLP_reserved0_MASK                                0xf0000000
#define BCHP_SDS_BLP_reserved0_SHIFT                               28

/* SDS :: BLP :: BLENPK [27:08] */
#define BCHP_SDS_BLP_BLENPK_MASK                                   0x0fffff00
#define BCHP_SDS_BLP_BLENPK_SHIFT                                  8

/* SDS :: BLP :: reserved1 [07:00] */
#define BCHP_SDS_BLP_reserved1_MASK                                0x000000ff
#define BCHP_SDS_BLP_reserved1_SHIFT                               0

/***************************************************************************
 *BNCO - Baud Loop NCO Contents
 ***************************************************************************/
/* SDS :: BNCO :: bl_nco [31:00] */
#define BCHP_SDS_BNCO_bl_nco_MASK                                  0xffffffff
#define BCHP_SDS_BNCO_bl_nco_SHIFT                                 0

/***************************************************************************
 *BRFO - Baud Loop Filter Output
 ***************************************************************************/
/* SDS :: BRFO :: bl_lpfilt_out [31:08] */
#define BCHP_SDS_BRFO_bl_lpfilt_out_MASK                           0xffffff00
#define BCHP_SDS_BRFO_bl_lpfilt_out_SHIFT                          8

/* SDS :: BRFO :: reserved0 [07:00] */
#define BCHP_SDS_BRFO_reserved0_MASK                               0x000000ff
#define BCHP_SDS_BRFO_reserved0_SHIFT                              0

/***************************************************************************
 *CGSTA - Clock Generator Status 0
 ***************************************************************************/
/* SDS :: CGSTA :: reserved0 [31:26] */
#define BCHP_SDS_CGSTA_reserved0_MASK                              0xfc000000
#define BCHP_SDS_CGSTA_reserved0_SHIFT                             26

/* SDS :: CGSTA :: resync [25:25] */
#define BCHP_SDS_CGSTA_resync_MASK                                 0x02000000
#define BCHP_SDS_CGSTA_resync_SHIFT                                25

/* SDS :: CGSTA :: shutdn_done [24:24] */
#define BCHP_SDS_CGSTA_shutdn_done_MASK                            0x01000000
#define BCHP_SDS_CGSTA_shutdn_done_SHIFT                           24

/* SDS :: CGSTA :: reserved1 [23:20] */
#define BCHP_SDS_CGSTA_reserved1_MASK                              0x00f00000
#define BCHP_SDS_CGSTA_reserved1_SHIFT                             20

/* SDS :: CGSTA :: crsmwaitcnt [19:08] */
#define BCHP_SDS_CGSTA_crsmwaitcnt_MASK                            0x000fff00
#define BCHP_SDS_CGSTA_crsmwaitcnt_SHIFT                           8

/* SDS :: CGSTA :: reserved2 [07:00] */
#define BCHP_SDS_CGSTA_reserved2_MASK                              0x000000ff
#define BCHP_SDS_CGSTA_reserved2_SHIFT                             0

/***************************************************************************
 *CGSTA1 - Clock Generator Status 1
 ***************************************************************************/
/* SDS :: CGSTA1 :: pllctl2 [31:24] */
#define BCHP_SDS_CGSTA1_pllctl2_MASK                               0xff000000
#define BCHP_SDS_CGSTA1_pllctl2_SHIFT                              24

/* SDS :: CGSTA1 :: pllctl7 [23:16] */
#define BCHP_SDS_CGSTA1_pllctl7_MASK                               0x00ff0000
#define BCHP_SDS_CGSTA1_pllctl7_SHIFT                              16

/* SDS :: CGSTA1 :: reserved0 [15:00] */
#define BCHP_SDS_CGSTA1_reserved0_MASK                             0x0000ffff
#define BCHP_SDS_CGSTA1_reserved0_SHIFT                            0

/***************************************************************************
 *CGSTA2 - Clock Generator Status 2
 ***************************************************************************/
/* SDS :: CGSTA2 :: reserved0 [31:28] */
#define BCHP_SDS_CGSTA2_reserved0_MASK                             0xf0000000
#define BCHP_SDS_CGSTA2_reserved0_SHIFT                            28

/* SDS :: CGSTA2 :: fs_div_out [27:24] */
#define BCHP_SDS_CGSTA2_fs_div_out_MASK                            0x0f000000
#define BCHP_SDS_CGSTA2_fs_div_out_SHIFT                           24

/* SDS :: CGSTA2 :: reserved1 [23:16] */
#define BCHP_SDS_CGSTA2_reserved1_MASK                             0x00ff0000
#define BCHP_SDS_CGSTA2_reserved1_SHIFT                            16

/* SDS :: CGSTA2 :: uP_div_out [15:12] */
#define BCHP_SDS_CGSTA2_uP_div_out_MASK                            0x0000f000
#define BCHP_SDS_CGSTA2_uP_div_out_SHIFT                           12

/* SDS :: CGSTA2 :: tfec_div_out [11:08] */
#define BCHP_SDS_CGSTA2_tfec_div_out_MASK                          0x00000f00
#define BCHP_SDS_CGSTA2_tfec_div_out_SHIFT                         8

/* SDS :: CGSTA2 :: tfec_slow_div_out [07:04] */
#define BCHP_SDS_CGSTA2_tfec_slow_div_out_MASK                     0x000000f0
#define BCHP_SDS_CGSTA2_tfec_slow_div_out_SHIFT                    4

/* SDS :: CGSTA2 :: delsig_div_out [03:00] */
#define BCHP_SDS_CGSTA2_delsig_div_out_MASK                        0x0000000f
#define BCHP_SDS_CGSTA2_delsig_div_out_SHIFT                       0

/***************************************************************************
 *DST1 - diseqc status 1
 ***************************************************************************/
/* SDS :: DST1 :: DSSMCS [31:29] */
#define BCHP_SDS_DST1_DSSMCS_MASK                                  0xe0000000
#define BCHP_SDS_DST1_DSSMCS_SHIFT                                 29

/* SDS :: DST1 :: CWDONE [28:28] */
#define BCHP_SDS_DST1_CWDONE_MASK                                  0x10000000
#define BCHP_SDS_DST1_CWDONE_SHIFT                                 28

/* SDS :: DST1 :: RXDONE [27:27] */
#define BCHP_SDS_DST1_RXDONE_MASK                                  0x08000000
#define BCHP_SDS_DST1_RXDONE_SHIFT                                 27

/* SDS :: DST1 :: TXDONE [26:26] */
#define BCHP_SDS_DST1_TXDONE_MASK                                  0x04000000
#define BCHP_SDS_DST1_TXDONE_SHIFT                                 26

/* SDS :: DST1 :: DSDONE [25:25] */
#define BCHP_SDS_DST1_DSDONE_MASK                                  0x02000000
#define BCHP_SDS_DST1_DSDONE_SHIFT                                 25

/* SDS :: DST1 :: DSERR [24:24] */
#define BCHP_SDS_DST1_DSERR_MASK                                   0x01000000
#define BCHP_SDS_DST1_DSERR_SHIFT                                  24

/* SDS :: DST1 :: RXBCNT [23:19] */
#define BCHP_SDS_DST1_RXBCNT_MASK                                  0x00f80000
#define BCHP_SDS_DST1_RXBCNT_SHIFT                                 19

/* SDS :: DST1 :: TXSCNT [18:14] */
#define BCHP_SDS_DST1_TXSCNT_MASK                                  0x0007c000
#define BCHP_SDS_DST1_TXSCNT_SHIFT                                 14

/* SDS :: DST1 :: RXERTO [13:13] */
#define BCHP_SDS_DST1_RXERTO_MASK                                  0x00002000
#define BCHP_SDS_DST1_RXERTO_SHIFT                                 13

/* SDS :: DST1 :: RXOF [12:12] */
#define BCHP_SDS_DST1_RXOF_MASK                                    0x00001000
#define BCHP_SDS_DST1_RXOF_SHIFT                                   12

/* SDS :: DST1 :: RXRPTO [11:11] */
#define BCHP_SDS_DST1_RXRPTO_MASK                                  0x00000800
#define BCHP_SDS_DST1_RXRPTO_SHIFT                                 11

/* SDS :: DST1 :: RXPARE [10:10] */
#define BCHP_SDS_DST1_RXPARE_MASK                                  0x00000400
#define BCHP_SDS_DST1_RXPARE_SHIFT                                 10

/* SDS :: DST1 :: RPLYTI [09:00] */
#define BCHP_SDS_DST1_RPLYTI_MASK                                  0x000003ff
#define BCHP_SDS_DST1_RPLYTI_SHIFT                                 0

/***************************************************************************
 *DST2 - diseqc status 2
 ***************************************************************************/
/* SDS :: DST2 :: RXPAR [31:16] */
#define BCHP_SDS_DST2_RXPAR_MASK                                   0xffff0000
#define BCHP_SDS_DST2_RXPAR_SHIFT                                  16

/* SDS :: DST2 :: INCOMP_BYT_ERR [15:15] */
#define BCHP_SDS_DST2_INCOMP_BYT_ERR_MASK                          0x00008000
#define BCHP_SDS_DST2_INCOMP_BYT_ERR_SHIFT                         15

/* SDS :: DST2 :: FREQ_MODE [14:12] */
#define BCHP_SDS_DST2_FREQ_MODE_MASK                               0x00007000
#define BCHP_SDS_DST2_FREQ_MODE_SHIFT                              12

/* SDS :: DST2 :: RXEBOF [11:11] */
#define BCHP_SDS_DST2_RXEBOF_MASK                                  0x00000800
#define BCHP_SDS_DST2_RXEBOF_SHIFT                                 11

/* SDS :: DST2 :: RXEBCE [10:10] */
#define BCHP_SDS_DST2_RXEBCE_MASK                                  0x00000400
#define BCHP_SDS_DST2_RXEBCE_SHIFT                                 10

/* SDS :: DST2 :: EXT_RX_OUT [09:09] */
#define BCHP_SDS_DST2_EXT_RX_OUT_MASK                              0x00000200
#define BCHP_SDS_DST2_EXT_RX_OUT_SHIFT                             9

/* SDS :: DST2 :: INT_POS_RX_IN [08:08] */
#define BCHP_SDS_DST2_INT_POS_RX_IN_MASK                           0x00000100
#define BCHP_SDS_DST2_INT_POS_RX_IN_SHIFT                          8

/* SDS :: DST2 :: INT_NEG_RX_IN [07:07] */
#define BCHP_SDS_DST2_INT_NEG_RX_IN_MASK                           0x00000080
#define BCHP_SDS_DST2_INT_NEG_RX_IN_SHIFT                          7

/* SDS :: DST2 :: EXT_RX_IN [06:06] */
#define BCHP_SDS_DST2_EXT_RX_IN_MASK                               0x00000040
#define BCHP_SDS_DST2_EXT_RX_IN_SHIFT                              6

/* SDS :: DST2 :: RX_IN [05:05] */
#define BCHP_SDS_DST2_RX_IN_MASK                                   0x00000020
#define BCHP_SDS_DST2_RX_IN_SHIFT                                  5

/* SDS :: DST2 :: reserved0 [04:04] */
#define BCHP_SDS_DST2_reserved0_MASK                               0x00000010
#define BCHP_SDS_DST2_reserved0_SHIFT                              4

/* SDS :: DST2 :: TDSTAT3 [03:03] */
#define BCHP_SDS_DST2_TDSTAT3_MASK                                 0x00000008
#define BCHP_SDS_DST2_TDSTAT3_SHIFT                                3

/* SDS :: DST2 :: TDSTAT2 [02:02] */
#define BCHP_SDS_DST2_TDSTAT2_MASK                                 0x00000004
#define BCHP_SDS_DST2_TDSTAT2_SHIFT                                2

/* SDS :: DST2 :: TDSTAT1 [01:01] */
#define BCHP_SDS_DST2_TDSTAT1_MASK                                 0x00000002
#define BCHP_SDS_DST2_TDSTAT1_SHIFT                                1

/* SDS :: DST2 :: TDSTAT0 [00:00] */
#define BCHP_SDS_DST2_TDSTAT0_MASK                                 0x00000001
#define BCHP_SDS_DST2_TDSTAT0_SHIFT                                0

/***************************************************************************
 *PLHDRSCR1 - PL Header Scrambling Sequence 1
 ***************************************************************************/
/* SDS :: PLHDRSCR1 :: plhdscr1 [31:00] */
#define BCHP_SDS_PLHDRSCR1_plhdscr1_MASK                           0xffffffff
#define BCHP_SDS_PLHDRSCR1_plhdscr1_SHIFT                          0

/***************************************************************************
 *PLHDRSCR2 - PL Header Scrambling Sequence 2
 ***************************************************************************/
/* SDS :: PLHDRSCR2 :: plhdscr2 [31:00] */
#define BCHP_SDS_PLHDRSCR2_plhdscr2_MASK                           0xffffffff
#define BCHP_SDS_PLHDRSCR2_plhdscr2_SHIFT                          0

/***************************************************************************
 *PLHDRSCR3 - PL Header Scrambling Sequence 3
 ***************************************************************************/
/* SDS :: PLHDRSCR3 :: reserved0 [31:26] */
#define BCHP_SDS_PLHDRSCR3_reserved0_MASK                          0xfc000000
#define BCHP_SDS_PLHDRSCR3_reserved0_SHIFT                         26

/* SDS :: PLHDRSCR3 :: plhdscr3 [25:00] */
#define BCHP_SDS_PLHDRSCR3_plhdscr3_MASK                           0x03ffffff
#define BCHP_SDS_PLHDRSCR3_plhdscr3_SHIFT                          0

/***************************************************************************
 *EQSFT - EQ Soft Decisions
 ***************************************************************************/
/* SDS :: EQSFT :: soft_i [31:24] */
#define BCHP_SDS_EQSFT_soft_i_MASK                                 0xff000000
#define BCHP_SDS_EQSFT_soft_i_SHIFT                                24

/* SDS :: EQSFT :: soft_q [23:16] */
#define BCHP_SDS_EQSFT_soft_q_MASK                                 0x00ff0000
#define BCHP_SDS_EQSFT_soft_q_SHIFT                                16

/* SDS :: EQSFT :: reserved0 [15:00] */
#define BCHP_SDS_EQSFT_reserved0_MASK                              0x0000ffff
#define BCHP_SDS_EQSFT_reserved0_SHIFT                             0

/***************************************************************************
 *FLFO - Front carrier loop filter output
 ***************************************************************************/
/* SDS :: FLFO :: reserved0 [31:26] */
#define BCHP_SDS_FLFO_reserved0_MASK                               0xfc000000
#define BCHP_SDS_FLFO_reserved0_SHIFT                              26

/* SDS :: FLFO :: clf_out [25:08] */
#define BCHP_SDS_FLFO_clf_out_MASK                                 0x03ffff00
#define BCHP_SDS_FLFO_clf_out_SHIFT                                8

/* SDS :: FLFO :: reserved1 [07:00] */
#define BCHP_SDS_FLFO_reserved1_MASK                               0x000000ff
#define BCHP_SDS_FLFO_reserved1_SHIFT                              0

/***************************************************************************
 *FRF1 - Carrier frequency offset component due to stepping the IF
 ***************************************************************************/
/* SDS :: FRF1 :: freq_offset1 [31:08] */
#define BCHP_SDS_FRF1_freq_offset1_MASK                            0xffffff00
#define BCHP_SDS_FRF1_freq_offset1_SHIFT                           8

/* SDS :: FRF1 :: reserved0 [07:00] */
#define BCHP_SDS_FRF1_reserved0_MASK                               0x000000ff
#define BCHP_SDS_FRF1_reserved0_SHIFT                              0

/***************************************************************************
 *FRF2 - Carrier frequency offset component due to the last recursive computation
 ***************************************************************************/
/* SDS :: FRF2 :: freq_offset2 [31:08] */
#define BCHP_SDS_FRF2_freq_offset2_MASK                            0xffffff00
#define BCHP_SDS_FRF2_freq_offset2_SHIFT                           8

/* SDS :: FRF2 :: reserved0 [07:00] */
#define BCHP_SDS_FRF2_reserved0_MASK                               0x000000ff
#define BCHP_SDS_FRF2_reserved0_SHIFT                              0

/***************************************************************************
 *FRF3 - Carrier frequency offset value excluding the IF component
 ***************************************************************************/
/* SDS :: FRF3 :: freq_offset3 [31:08] */
#define BCHP_SDS_FRF3_freq_offset3_MASK                            0xffffff00
#define BCHP_SDS_FRF3_freq_offset3_SHIFT                           8

/* SDS :: FRF3 :: reserved0 [07:00] */
#define BCHP_SDS_FRF3_reserved0_MASK                               0x000000ff
#define BCHP_SDS_FRF3_reserved0_SHIFT                              0

/***************************************************************************
 *FRSV - RS Digicipher II packet header reserved words
 ***************************************************************************/
/* SDS :: FRSV :: reserved0 [31:16] */
#define BCHP_SDS_FRSV_reserved0_MASK                               0xffff0000
#define BCHP_SDS_FRSV_reserved0_SHIFT                              16

/* SDS :: FRSV :: rsv [15:00] */
#define BCHP_SDS_FRSV_rsv_MASK                                     0x0000ffff
#define BCHP_SDS_FRSV_rsv_SHIFT                                    0

/***************************************************************************
 *OSIGPN - Output Interface signature analyzer
 ***************************************************************************/
/* SDS :: OSIGPN :: OSIGPN [31:00] */
#define BCHP_SDS_OSIGPN_OSIGPN_MASK                                0xffffffff
#define BCHP_SDS_OSIGPN_OSIGPN_SHIFT                               0

/***************************************************************************
 *MIICRX1 - MI2C RX Data Register 1
 ***************************************************************************/
/* SDS :: MIICRX1 :: rx1 [31:24] */
#define BCHP_SDS_MIICRX1_rx1_MASK                                  0xff000000
#define BCHP_SDS_MIICRX1_rx1_SHIFT                                 24

/* SDS :: MIICRX1 :: rx2 [23:16] */
#define BCHP_SDS_MIICRX1_rx2_MASK                                  0x00ff0000
#define BCHP_SDS_MIICRX1_rx2_SHIFT                                 16

/* SDS :: MIICRX1 :: rx3 [15:08] */
#define BCHP_SDS_MIICRX1_rx3_MASK                                  0x0000ff00
#define BCHP_SDS_MIICRX1_rx3_SHIFT                                 8

/* SDS :: MIICRX1 :: rx4 [07:00] */
#define BCHP_SDS_MIICRX1_rx4_MASK                                  0x000000ff
#define BCHP_SDS_MIICRX1_rx4_SHIFT                                 0

/***************************************************************************
 *MIICRX2 - MI2C RX Data Register 2
 ***************************************************************************/
/* SDS :: MIICRX2 :: rx5 [31:24] */
#define BCHP_SDS_MIICRX2_rx5_MASK                                  0xff000000
#define BCHP_SDS_MIICRX2_rx5_SHIFT                                 24

/* SDS :: MIICRX2 :: rx6 [23:16] */
#define BCHP_SDS_MIICRX2_rx6_MASK                                  0x00ff0000
#define BCHP_SDS_MIICRX2_rx6_SHIFT                                 16

/* SDS :: MIICRX2 :: rx7 [15:08] */
#define BCHP_SDS_MIICRX2_rx7_MASK                                  0x0000ff00
#define BCHP_SDS_MIICRX2_rx7_SHIFT                                 8

/* SDS :: MIICRX2 :: rx8 [07:00] */
#define BCHP_SDS_MIICRX2_rx8_MASK                                  0x000000ff
#define BCHP_SDS_MIICRX2_rx8_SHIFT                                 0

/***************************************************************************
 *STAT - 24-bit status from the header processor
 ***************************************************************************/
/* SDS :: STAT :: clip_in [31:31] */
#define BCHP_SDS_STAT_clip_in_MASK                                 0x80000000
#define BCHP_SDS_STAT_clip_in_SHIFT                                31

/* SDS :: STAT :: clip_ffe [30:30] */
#define BCHP_SDS_STAT_clip_ffe_MASK                                0x40000000
#define BCHP_SDS_STAT_clip_ffe_SHIFT                               30

/* SDS :: STAT :: clip_bpsk [29:29] */
#define BCHP_SDS_STAT_clip_bpsk_MASK                               0x20000000
#define BCHP_SDS_STAT_clip_bpsk_SHIFT                              29

/* SDS :: STAT :: hpstate [28:24] */
#define BCHP_SDS_STAT_hpstate_MASK                                 0x1f000000
#define BCHP_SDS_STAT_hpstate_SHIFT                                24

/* SDS :: STAT :: fec_start [23:23] */
#define BCHP_SDS_STAT_fec_start_MASK                               0x00800000
#define BCHP_SDS_STAT_fec_start_SHIFT                              23

/* SDS :: STAT :: fec_phase [22:20] */
#define BCHP_SDS_STAT_fec_phase_MASK                               0x00700000
#define BCHP_SDS_STAT_fec_phase_SHIFT                              20

/* SDS :: STAT :: vlc_en [19:19] */
#define BCHP_SDS_STAT_vlc_en_MASK                                  0x00080000
#define BCHP_SDS_STAT_vlc_en_SHIFT                                 19

/* SDS :: STAT :: vlc_frz [18:18] */
#define BCHP_SDS_STAT_vlc_frz_MASK                                 0x00040000
#define BCHP_SDS_STAT_vlc_frz_SHIFT                                18

/* SDS :: STAT :: spinv [17:17] */
#define BCHP_SDS_STAT_spinv_MASK                                   0x00020000
#define BCHP_SDS_STAT_spinv_SHIFT                                  17

/* SDS :: STAT :: hp_lock [16:16] */
#define BCHP_SDS_STAT_hp_lock_MASK                                 0x00010000
#define BCHP_SDS_STAT_hp_lock_SHIFT                                16

/* SDS :: STAT :: tim_check_spinv [15:15] */
#define BCHP_SDS_STAT_tim_check_spinv_MASK                         0x00008000
#define BCHP_SDS_STAT_tim_check_spinv_SHIFT                        15

/* SDS :: STAT :: eq_frz [14:14] */
#define BCHP_SDS_STAT_eq_frz_MASK                                  0x00004000
#define BCHP_SDS_STAT_eq_frz_SHIFT                                 14

/* SDS :: STAT :: eq_mainI_frz [13:13] */
#define BCHP_SDS_STAT_eq_mainI_frz_MASK                            0x00002000
#define BCHP_SDS_STAT_eq_mainI_frz_SHIFT                           13

/* SDS :: STAT :: eq_mainQ_frz [12:12] */
#define BCHP_SDS_STAT_eq_mainQ_frz_MASK                            0x00001000
#define BCHP_SDS_STAT_eq_mainQ_frz_SHIFT                           12

/* SDS :: STAT :: timloop_en [11:11] */
#define BCHP_SDS_STAT_timloop_en_MASK                              0x00000800
#define BCHP_SDS_STAT_timloop_en_SHIFT                             11

/* SDS :: STAT :: timloop_frz [10:10] */
#define BCHP_SDS_STAT_timloop_frz_MASK                             0x00000400
#define BCHP_SDS_STAT_timloop_frz_SHIFT                            10

/* SDS :: STAT :: carloop_en [09:09] */
#define BCHP_SDS_STAT_carloop_en_MASK                              0x00000200
#define BCHP_SDS_STAT_carloop_en_SHIFT                             9

/* SDS :: STAT :: carloop_frz [08:08] */
#define BCHP_SDS_STAT_carloop_frz_MASK                             0x00000100
#define BCHP_SDS_STAT_carloop_frz_SHIFT                            8

/* SDS :: STAT :: match_count [07:00] */
#define BCHP_SDS_STAT_match_count_MASK                             0x000000ff
#define BCHP_SDS_STAT_match_count_SHIFT                            0

/***************************************************************************
 *TPOUT - Testport client mux
 ***************************************************************************/
/* SDS :: TPOUT :: tp_mux_out [31:12] */
#define BCHP_SDS_TPOUT_tp_mux_out_MASK                             0xfffff000
#define BCHP_SDS_TPOUT_tp_mux_out_SHIFT                            12

/* SDS :: TPOUT :: reserved0 [11:00] */
#define BCHP_SDS_TPOUT_reserved0_MASK                              0x00000fff
#define BCHP_SDS_TPOUT_reserved0_SHIFT                             0

/***************************************************************************
 *TSFT - VLC Advanced FEC Soft Decisions
 ***************************************************************************/
/* SDS :: TSFT :: i_vlc_tfec [31:24] */
#define BCHP_SDS_TSFT_i_vlc_tfec_MASK                              0xff000000
#define BCHP_SDS_TSFT_i_vlc_tfec_SHIFT                             24

/* SDS :: TSFT :: q_vlc_tfec [23:16] */
#define BCHP_SDS_TSFT_q_vlc_tfec_MASK                              0x00ff0000
#define BCHP_SDS_TSFT_q_vlc_tfec_SHIFT                             16

/* SDS :: TSFT :: reserved0 [15:00] */
#define BCHP_SDS_TSFT_reserved0_MASK                               0x0000ffff
#define BCHP_SDS_TSFT_reserved0_SHIFT                              0

/***************************************************************************
 *VCNT - Viterbi decoder integration counter value
 ***************************************************************************/
/* SDS :: VCNT :: Vcnt [31:16] */
#define BCHP_SDS_VCNT_Vcnt_MASK                                    0xffff0000
#define BCHP_SDS_VCNT_Vcnt_SHIFT                                   16

/* SDS :: VCNT :: reserved0 [15:00] */
#define BCHP_SDS_VCNT_reserved0_MASK                               0x0000ffff
#define BCHP_SDS_VCNT_reserved0_SHIFT                              0

/***************************************************************************
 *VRCV - Viterbi re-encoding register count value
 ***************************************************************************/
/* SDS :: VRCV :: Vrcv [31:00] */
#define BCHP_SDS_VRCV_Vrcv_MASK                                    0xffffffff
#define BCHP_SDS_VRCV_Vrcv_SHIFT                                   0

/***************************************************************************
 *VREC - Viterbi re-encoding register error value
 ***************************************************************************/
/* SDS :: VREC :: Vrec [31:00] */
#define BCHP_SDS_VREC_Vrec_MASK                                    0xffffffff
#define BCHP_SDS_VREC_Vrec_SHIFT                                   0

/***************************************************************************
 *VST - Viterbi decoder internal status monitor
 ***************************************************************************/
/* SDS :: VST :: reserved0 [31:30] */
#define BCHP_SDS_VST_reserved0_MASK                                0xc0000000
#define BCHP_SDS_VST_reserved0_SHIFT                               30

/* SDS :: VST :: spinv_state [29:28] */
#define BCHP_SDS_VST_spinv_state_MASK                              0x30000000
#define BCHP_SDS_VST_spinv_state_SHIFT                             28

/* SDS :: VST :: punct_mode [27:24] */
#define BCHP_SDS_VST_punct_mode_MASK                               0x0f000000
#define BCHP_SDS_VST_punct_mode_SHIFT                              24

/* SDS :: VST :: reserved1 [23:23] */
#define BCHP_SDS_VST_reserved1_MASK                                0x00800000
#define BCHP_SDS_VST_reserved1_SHIFT                               23

/* SDS :: VST :: punct_dly [22:19] */
#define BCHP_SDS_VST_punct_dly_MASK                                0x00780000
#define BCHP_SDS_VST_punct_dly_SHIFT                               19

/* SDS :: VST :: phs_rot [18:17] */
#define BCHP_SDS_VST_phs_rot_MASK                                  0x00060000
#define BCHP_SDS_VST_phs_rot_SHIFT                                 17

/* SDS :: VST :: Bpsk_timing [16:16] */
#define BCHP_SDS_VST_Bpsk_timing_MASK                              0x00010000
#define BCHP_SDS_VST_Bpsk_timing_SHIFT                             16

/* SDS :: VST :: reserved2 [15:00] */
#define BCHP_SDS_VST_reserved2_MASK                                0x0000ffff
#define BCHP_SDS_VST_reserved2_SHIFT                               0

/***************************************************************************
 *VSTC - Viterbi decoder state change counter values
 ***************************************************************************/
/* SDS :: VSTC :: Vstc [31:16] */
#define BCHP_SDS_VSTC_Vstc_MASK                                    0xffff0000
#define BCHP_SDS_VSTC_Vstc_SHIFT                                   16

/* SDS :: VSTC :: reserved0 [15:00] */
#define BCHP_SDS_VSTC_reserved0_MASK                               0x0000ffff
#define BCHP_SDS_VSTC_reserved0_SHIFT                              0

/***************************************************************************
 *MBOX_CSR_P - Host Interface Processor MBOX Config. and Status Register
 ***************************************************************************/
/* SDS :: MBOX_CSR_P :: DONE [31:31] */
#define BCHP_SDS_MBOX_CSR_P_DONE_MASK                              0x80000000
#define BCHP_SDS_MBOX_CSR_P_DONE_SHIFT                             31

/* SDS :: MBOX_CSR_P :: A_ERR [30:30] */
#define BCHP_SDS_MBOX_CSR_P_A_ERR_MASK                             0x40000000
#define BCHP_SDS_MBOX_CSR_P_A_ERR_SHIFT                            30

/* SDS :: MBOX_CSR_P :: T_ERR [29:29] */
#define BCHP_SDS_MBOX_CSR_P_T_ERR_MASK                             0x20000000
#define BCHP_SDS_MBOX_CSR_P_T_ERR_SHIFT                            29

/* SDS :: MBOX_CSR_P :: BUSY [28:28] */
#define BCHP_SDS_MBOX_CSR_P_BUSY_MASK                              0x10000000
#define BCHP_SDS_MBOX_CSR_P_BUSY_SHIFT                             28

/* SDS :: MBOX_CSR_P :: reserved0 [27:16] */
#define BCHP_SDS_MBOX_CSR_P_reserved0_MASK                         0x0fff0000
#define BCHP_SDS_MBOX_CSR_P_reserved0_SHIFT                        16

/* SDS :: MBOX_CSR_P :: MBOX_A_15_2 [15:02] */
#define BCHP_SDS_MBOX_CSR_P_MBOX_A_15_2_MASK                       0x0000fffc
#define BCHP_SDS_MBOX_CSR_P_MBOX_A_15_2_SHIFT                      2

/* SDS :: MBOX_CSR_P :: reserved1 [01:01] */
#define BCHP_SDS_MBOX_CSR_P_reserved1_MASK                         0x00000002
#define BCHP_SDS_MBOX_CSR_P_reserved1_SHIFT                        1

/* SDS :: MBOX_CSR_P :: MBOX_W [00:00] */
#define BCHP_SDS_MBOX_CSR_P_MBOX_W_MASK                            0x00000001
#define BCHP_SDS_MBOX_CSR_P_MBOX_W_SHIFT                           0

/***************************************************************************
 *MBOX_CSR_S - Host Interface Serial IF MBOX Config. and Status Register
 ***************************************************************************/
/* SDS :: MBOX_CSR_S :: DONE [31:31] */
#define BCHP_SDS_MBOX_CSR_S_DONE_MASK                              0x80000000
#define BCHP_SDS_MBOX_CSR_S_DONE_SHIFT                             31

/* SDS :: MBOX_CSR_S :: A_ERR [30:30] */
#define BCHP_SDS_MBOX_CSR_S_A_ERR_MASK                             0x40000000
#define BCHP_SDS_MBOX_CSR_S_A_ERR_SHIFT                            30

/* SDS :: MBOX_CSR_S :: T_ERR [29:29] */
#define BCHP_SDS_MBOX_CSR_S_T_ERR_MASK                             0x20000000
#define BCHP_SDS_MBOX_CSR_S_T_ERR_SHIFT                            29

/* SDS :: MBOX_CSR_S :: BUSY [28:28] */
#define BCHP_SDS_MBOX_CSR_S_BUSY_MASK                              0x10000000
#define BCHP_SDS_MBOX_CSR_S_BUSY_SHIFT                             28

/* SDS :: MBOX_CSR_S :: reserved_for_eco0 [27:16] */
#define BCHP_SDS_MBOX_CSR_S_reserved_for_eco0_MASK                 0x0fff0000
#define BCHP_SDS_MBOX_CSR_S_reserved_for_eco0_SHIFT                16

/* SDS :: MBOX_CSR_S :: MBOX_A_15_2 [15:02] */
#define BCHP_SDS_MBOX_CSR_S_MBOX_A_15_2_MASK                       0x0000fffc
#define BCHP_SDS_MBOX_CSR_S_MBOX_A_15_2_SHIFT                      2

/* SDS :: MBOX_CSR_S :: reserved_for_eco1 [01:01] */
#define BCHP_SDS_MBOX_CSR_S_reserved_for_eco1_MASK                 0x00000002
#define BCHP_SDS_MBOX_CSR_S_reserved_for_eco1_SHIFT                1

/* SDS :: MBOX_CSR_S :: MBOX_W [00:00] */
#define BCHP_SDS_MBOX_CSR_S_MBOX_W_MASK                            0x00000001
#define BCHP_SDS_MBOX_CSR_S_MBOX_W_SHIFT                           0

/***************************************************************************
 *MBOX_DATA_P - Host Interface Processor MBOX Data Register
 ***************************************************************************/
/* SDS :: MBOX_DATA_P :: MBOX_DATA [31:00] */
#define BCHP_SDS_MBOX_DATA_P_MBOX_DATA_MASK                        0xffffffff
#define BCHP_SDS_MBOX_DATA_P_MBOX_DATA_SHIFT                       0

/***************************************************************************
 *MBOX_DATA_S - Host Interface Serial IF 	 MBOX Data Register
 ***************************************************************************/
/* SDS :: MBOX_DATA_S :: MBOX_DATA [31:00] */
#define BCHP_SDS_MBOX_DATA_S_MBOX_DATA_MASK                        0xffffffff
#define BCHP_SDS_MBOX_DATA_S_MBOX_DATA_SHIFT                       0

/***************************************************************************
 *HD16QAM - 16QAM hard decision levels
 ***************************************************************************/
/* SDS :: HD16QAM :: reserved0 [31:26] */
#define BCHP_SDS_HD16QAM_reserved0_MASK                            0xfc000000
#define BCHP_SDS_HD16QAM_reserved0_SHIFT                           26

/* SDS :: HD16QAM :: q16_lvl [25:16] */
#define BCHP_SDS_HD16QAM_q16_lvl_MASK                              0x03ff0000
#define BCHP_SDS_HD16QAM_q16_lvl_SHIFT                             16

/* SDS :: HD16QAM :: reserved1 [15:10] */
#define BCHP_SDS_HD16QAM_reserved1_MASK                            0x0000fc00
#define BCHP_SDS_HD16QAM_reserved1_SHIFT                           10

/* SDS :: HD16QAM :: q16_lvl2 [09:00] */
#define BCHP_SDS_HD16QAM_q16_lvl2_MASK                             0x000003ff
#define BCHP_SDS_HD16QAM_q16_lvl2_SHIFT                            0

/***************************************************************************
 *HD8PSK1 - 8psk hard decision level 1 and cos(22.5deg) values
 ***************************************************************************/
/* SDS :: HD8PSK1 :: reserved0 [31:26] */
#define BCHP_SDS_HD8PSK1_reserved0_MASK                            0xfc000000
#define BCHP_SDS_HD8PSK1_reserved0_SHIFT                           26

/* SDS :: HD8PSK1 :: p_cos22_5 [25:16] */
#define BCHP_SDS_HD8PSK1_p_cos22_5_MASK                            0x03ff0000
#define BCHP_SDS_HD8PSK1_p_cos22_5_SHIFT                           16

/* SDS :: HD8PSK1 :: reserved1 [15:10] */
#define BCHP_SDS_HD8PSK1_reserved1_MASK                            0x0000fc00
#define BCHP_SDS_HD8PSK1_reserved1_SHIFT                           10

/* SDS :: HD8PSK1 :: cos22_5 [09:00] */
#define BCHP_SDS_HD8PSK1_cos22_5_MASK                              0x000003ff
#define BCHP_SDS_HD8PSK1_cos22_5_SHIFT                             0

/***************************************************************************
 *HD8PSK2 - 8psk hard decision level 2 and sin(22.5deg) values
 ***************************************************************************/
/* SDS :: HD8PSK2 :: reserved0 [31:26] */
#define BCHP_SDS_HD8PSK2_reserved0_MASK                            0xfc000000
#define BCHP_SDS_HD8PSK2_reserved0_SHIFT                           26

/* SDS :: HD8PSK2 :: p_sin22_5 [25:16] */
#define BCHP_SDS_HD8PSK2_p_sin22_5_MASK                            0x03ff0000
#define BCHP_SDS_HD8PSK2_p_sin22_5_SHIFT                           16

/* SDS :: HD8PSK2 :: reserved1 [15:10] */
#define BCHP_SDS_HD8PSK2_reserved1_MASK                            0x0000fc00
#define BCHP_SDS_HD8PSK2_reserved1_SHIFT                           10

/* SDS :: HD8PSK2 :: sin22_5 [09:00] */
#define BCHP_SDS_HD8PSK2_sin22_5_MASK                              0x000003ff
#define BCHP_SDS_HD8PSK2_sin22_5_SHIFT                             0

/***************************************************************************
 *ABW - IF and RF AGC loop bandwidths
 ***************************************************************************/
/* SDS :: ABW :: reserved0 [31:28] */
#define BCHP_SDS_ABW_reserved0_MASK                                0xf0000000
#define BCHP_SDS_ABW_reserved0_SHIFT                               28

/* SDS :: ABW :: BW_IF [27:24] */
#define BCHP_SDS_ABW_BW_IF_MASK                                    0x0f000000
#define BCHP_SDS_ABW_BW_IF_SHIFT                                   24

/* SDS :: ABW :: reserved1 [23:20] */
#define BCHP_SDS_ABW_reserved1_MASK                                0x00f00000
#define BCHP_SDS_ABW_reserved1_SHIFT                               20

/* SDS :: ABW :: BW_RF [19:16] */
#define BCHP_SDS_ABW_BW_RF_MASK                                    0x000f0000
#define BCHP_SDS_ABW_BW_RF_SHIFT                                   16

/* SDS :: ABW :: reserved2 [15:00] */
#define BCHP_SDS_ABW_reserved2_MASK                                0x0000ffff
#define BCHP_SDS_ABW_reserved2_SHIFT                               0

/***************************************************************************
 *ADC - ADC Clip Thresholds
 ***************************************************************************/
/* SDS :: ADC :: reserved0 [31:31] */
#define BCHP_SDS_ADC_reserved0_MASK                                0x80000000
#define BCHP_SDS_ADC_reserved0_SHIFT                               31

/* SDS :: ADC :: adclip_thresh_q [30:24] */
#define BCHP_SDS_ADC_adclip_thresh_q_MASK                          0x7f000000
#define BCHP_SDS_ADC_adclip_thresh_q_SHIFT                         24

/* SDS :: ADC :: reserved1 [23:23] */
#define BCHP_SDS_ADC_reserved1_MASK                                0x00800000
#define BCHP_SDS_ADC_reserved1_SHIFT                               23

/* SDS :: ADC :: adclip_thresh_i [22:16] */
#define BCHP_SDS_ADC_adclip_thresh_i_MASK                          0x007f0000
#define BCHP_SDS_ADC_adclip_thresh_i_SHIFT                         16

/* SDS :: ADC :: reserved2 [15:12] */
#define BCHP_SDS_ADC_reserved2_MASK                                0x0000f000
#define BCHP_SDS_ADC_reserved2_SHIFT                               12

/* SDS :: ADC :: adfifo_waddr [11:10] */
#define BCHP_SDS_ADC_adfifo_waddr_MASK                             0x00000c00
#define BCHP_SDS_ADC_adfifo_waddr_SHIFT                            10

/* SDS :: ADC :: adfifo_raddr [09:08] */
#define BCHP_SDS_ADC_adfifo_raddr_MASK                             0x00000300
#define BCHP_SDS_ADC_adfifo_raddr_SHIFT                            8

/* SDS :: ADC :: reserved3 [07:00] */
#define BCHP_SDS_ADC_reserved3_MASK                                0x000000ff
#define BCHP_SDS_ADC_reserved3_SHIFT                               0

/***************************************************************************
 *ADCTL - RX A/D Control.
 ***************************************************************************/
/* SDS :: ADCTL :: reserved0 [31:28] */
#define BCHP_SDS_ADCTL_reserved0_MASK                              0xf0000000
#define BCHP_SDS_ADCTL_reserved0_SHIFT                             28

/* SDS :: ADCTL :: diseqc_pgactrl [27:24] */
#define BCHP_SDS_ADCTL_diseqc_pgactrl_MASK                         0x0f000000
#define BCHP_SDS_ADCTL_diseqc_pgactrl_SHIFT                        24

/* SDS :: ADCTL :: reserved_for_eco1 [23:22] */
#define BCHP_SDS_ADCTL_reserved_for_eco1_MASK                      0x00c00000
#define BCHP_SDS_ADCTL_reserved_for_eco1_SHIFT                     22

/* SDS :: ADCTL :: ctrl_diseqc [21:16] */
#define BCHP_SDS_ADCTL_ctrl_diseqc_MASK                            0x003f0000
#define BCHP_SDS_ADCTL_ctrl_diseqc_SHIFT                           16

/* SDS :: ADCTL :: reserved2 [15:00] */
#define BCHP_SDS_ADCTL_reserved2_MASK                              0x0000ffff
#define BCHP_SDS_ADCTL_reserved2_SHIFT                             0

/***************************************************************************
 *AEST - IQ Imbalance Amplitude Integrator Value
 ***************************************************************************/
/* SDS :: AEST :: reserved0 [31:30] */
#define BCHP_SDS_AEST_reserved0_MASK                               0xc0000000
#define BCHP_SDS_AEST_reserved0_SHIFT                              30

/* SDS :: AEST :: iq_amp_int [29:08] */
#define BCHP_SDS_AEST_iq_amp_int_MASK                              0x3fffff00
#define BCHP_SDS_AEST_iq_amp_int_SHIFT                             8

/* SDS :: AEST :: reserved1 [07:00] */
#define BCHP_SDS_AEST_reserved1_MASK                               0x000000ff
#define BCHP_SDS_AEST_reserved1_SHIFT                              0

/***************************************************************************
 *AFECTL - AFE Control MSBs
 ***************************************************************************/
/* SDS :: AFECTL :: ctrl_sdsafe [31:26] */
#define BCHP_SDS_AFECTL_ctrl_sdsafe_MASK                           0xfc000000
#define BCHP_SDS_AFECTL_ctrl_sdsafe_SHIFT                          26

/* SDS :: AFECTL :: ctrl_shared [25:08] */
#define BCHP_SDS_AFECTL_ctrl_shared_MASK                           0x03ffff00
#define BCHP_SDS_AFECTL_ctrl_shared_SHIFT                          8

/* SDS :: AFECTL :: reserved0 [07:00] */
#define BCHP_SDS_AFECTL_reserved0_MASK                             0x000000ff
#define BCHP_SDS_AFECTL_reserved0_SHIFT                            0

/***************************************************************************
 *AFECTL2 - AFE Control LSBs
 ***************************************************************************/
/* SDS :: AFECTL2 :: ctrl_shared [31:00] */
#define BCHP_SDS_AFECTL2_ctrl_shared_MASK                          0xffffffff
#define BCHP_SDS_AFECTL2_ctrl_shared_SHIFT                         0

/***************************************************************************
 *AGF - AGF Gain and Threshold Control
 ***************************************************************************/
/* SDS :: AGF :: reserved0 [31:28] */
#define BCHP_SDS_AGF_reserved0_MASK                                0xf0000000
#define BCHP_SDS_AGF_reserved0_SHIFT                               28

/* SDS :: AGF :: agf_ctl [27:24] */
#define BCHP_SDS_AGF_agf_ctl_MASK                                  0x0f000000
#define BCHP_SDS_AGF_agf_ctl_SHIFT                                 24

/* SDS :: AGF :: agf_threshold [23:08] */
#define BCHP_SDS_AGF_agf_threshold_MASK                            0x00ffff00
#define BCHP_SDS_AGF_agf_threshold_SHIFT                           8

/* SDS :: AGF :: reserved1 [07:00] */
#define BCHP_SDS_AGF_reserved1_MASK                                0x000000ff
#define BCHP_SDS_AGF_reserved1_SHIFT                               0

/***************************************************************************
 *AII - IF AGC integrator
 ***************************************************************************/
/* SDS :: AII :: INT_IF [31:08] */
#define BCHP_SDS_AII_INT_IF_MASK                                   0xffffff00
#define BCHP_SDS_AII_INT_IF_SHIFT                                  8

/* SDS :: AII :: reserved0 [07:00] */
#define BCHP_SDS_AII_reserved0_MASK                                0x000000ff
#define BCHP_SDS_AII_reserved0_SHIFT                               0

/***************************************************************************
 *AGI - IF AGC gain threshold
 ***************************************************************************/
/* SDS :: AGI :: GAIN_IF [31:04] */
#define BCHP_SDS_AGI_GAIN_IF_MASK                                  0xfffffff0
#define BCHP_SDS_AGI_GAIN_IF_SHIFT                                 4

/* SDS :: AGI :: reserved0 [03:01] */
#define BCHP_SDS_AGI_reserved0_MASK                                0x0000000e
#define BCHP_SDS_AGI_reserved0_SHIFT                               1

/* SDS :: AGI :: GAIN_IF_STS [00:00] */
#define BCHP_SDS_AGI_GAIN_IF_STS_MASK                              0x00000001
#define BCHP_SDS_AGI_GAIN_IF_STS_SHIFT                             0

/***************************************************************************
 *AIT - RF AGC integrator
 ***************************************************************************/
/* SDS :: AIT :: INT_RF [31:08] */
#define BCHP_SDS_AIT_INT_RF_MASK                                   0xffffff00
#define BCHP_SDS_AIT_INT_RF_SHIFT                                  8

/* SDS :: AIT :: reserved0 [07:00] */
#define BCHP_SDS_AIT_reserved0_MASK                                0x000000ff
#define BCHP_SDS_AIT_reserved0_SHIFT                               0

/***************************************************************************
 *AGT - RF AGC gain threshold
 ***************************************************************************/
/* SDS :: AGT :: GAIN_RF [31:04] */
#define BCHP_SDS_AGT_GAIN_RF_MASK                                  0xfffffff0
#define BCHP_SDS_AGT_GAIN_RF_SHIFT                                 4

/* SDS :: AGT :: reserved0 [03:01] */
#define BCHP_SDS_AGT_reserved0_MASK                                0x0000000e
#define BCHP_SDS_AGT_reserved0_SHIFT                               1

/* SDS :: AGT :: GAIN_IF_STS [00:00] */
#define BCHP_SDS_AGT_GAIN_IF_STS_MASK                              0x00000001
#define BCHP_SDS_AGT_GAIN_IF_STS_SHIFT                             0

/***************************************************************************
 *AGCLI - IF AGC delta-sigma fixed gain value and input select.
 ***************************************************************************/
/* SDS :: AGCLI :: XIF_SQ [31:12] */
#define BCHP_SDS_AGCLI_XIF_SQ_MASK                                 0xfffff000
#define BCHP_SDS_AGCLI_XIF_SQ_SHIFT                                12

/* SDS :: AGCLI :: reserved0 [11:00] */
#define BCHP_SDS_AGCLI_reserved0_MASK                              0x00000fff
#define BCHP_SDS_AGCLI_reserved0_SHIFT                             0

/***************************************************************************
 *DSGIN - DSGIN Register
 ***************************************************************************/
/* SDS :: DSGIN :: DSGIN_I [31:16] */
#define BCHP_SDS_DSGIN_DSGIN_I_MASK                                0xffff0000
#define BCHP_SDS_DSGIN_DSGIN_I_SHIFT                               16

/* SDS :: DSGIN :: DSGIN_T [15:00] */
#define BCHP_SDS_DSGIN_DSGIN_T_MASK                                0x0000ffff
#define BCHP_SDS_DSGIN_DSGIN_T_SHIFT                               0

/***************************************************************************
 *IAGCTH - Internal tuner AGC threshold
 ***************************************************************************/
/* SDS :: IAGCTH :: IAGCTH_I [31:16] */
#define BCHP_SDS_IAGCTH_IAGCTH_I_MASK                              0xffff0000
#define BCHP_SDS_IAGCTH_IAGCTH_I_SHIFT                             16

/* SDS :: IAGCTH :: IAGCTH_T [15:00] */
#define BCHP_SDS_IAGCTH_IAGCTH_T_MASK                              0x0000ffff
#define BCHP_SDS_IAGCTH_IAGCTH_T_SHIFT                             0

/***************************************************************************
 *AIF - AGF Integrator Value
 ***************************************************************************/
/* SDS :: AIF :: agf_int_val [31:08] */
#define BCHP_SDS_AIF_agf_int_val_MASK                              0xffffff00
#define BCHP_SDS_AIF_agf_int_val_SHIFT                             8

/* SDS :: AIF :: reserved0 [07:00] */
#define BCHP_SDS_AIF_reserved0_MASK                                0x000000ff
#define BCHP_SDS_AIF_reserved0_SHIFT                               0

/***************************************************************************
 *ATHR - IF AGC loop threshold
 ***************************************************************************/
/* SDS :: ATHR :: THD [31:16] */
#define BCHP_SDS_ATHR_THD_MASK                                     0xffff0000
#define BCHP_SDS_ATHR_THD_SHIFT                                    16

/* SDS :: ATHR :: reserved0 [15:00] */
#define BCHP_SDS_ATHR_reserved0_MASK                               0x0000ffff
#define BCHP_SDS_ATHR_reserved0_SHIFT                              0

/***************************************************************************
 *BEIT - BERT integration period and threshold
 ***************************************************************************/
/* SDS :: BEIT :: iperiod [31:16] */
#define BCHP_SDS_BEIT_iperiod_MASK                                 0xffff0000
#define BCHP_SDS_BEIT_iperiod_SHIFT                                16

/* SDS :: BEIT :: threshold [15:00] */
#define BCHP_SDS_BEIT_threshold_MASK                               0x0000ffff
#define BCHP_SDS_BEIT_threshold_SHIFT                              0

/***************************************************************************
 *BEM1 - BERT 16-QAM or 8-PSK symbol mapping values
 ***************************************************************************/
/* SDS :: BEM1 :: ae [31:28] */
#define BCHP_SDS_BEM1_ae_MASK                                      0xf0000000
#define BCHP_SDS_BEM1_ae_SHIFT                                     28

/* SDS :: BEM1 :: af [27:24] */
#define BCHP_SDS_BEM1_af_MASK                                      0x0f000000
#define BCHP_SDS_BEM1_af_SHIFT                                     24

/* SDS :: BEM1 :: be [23:20] */
#define BCHP_SDS_BEM1_be_MASK                                      0x00f00000
#define BCHP_SDS_BEM1_be_SHIFT                                     20

/* SDS :: BEM1 :: bf [19:16] */
#define BCHP_SDS_BEM1_bf_MASK                                      0x000f0000
#define BCHP_SDS_BEM1_bf_SHIFT                                     16

/* SDS :: BEM1 :: ce [15:12] */
#define BCHP_SDS_BEM1_ce_MASK                                      0x0000f000
#define BCHP_SDS_BEM1_ce_SHIFT                                     12

/* SDS :: BEM1 :: cf [11:08] */
#define BCHP_SDS_BEM1_cf_MASK                                      0x00000f00
#define BCHP_SDS_BEM1_cf_SHIFT                                     8

/* SDS :: BEM1 :: de [07:04] */
#define BCHP_SDS_BEM1_de_MASK                                      0x000000f0
#define BCHP_SDS_BEM1_de_SHIFT                                     4

/* SDS :: BEM1 :: df [03:00] */
#define BCHP_SDS_BEM1_df_MASK                                      0x0000000f
#define BCHP_SDS_BEM1_df_SHIFT                                     0

/***************************************************************************
 *BEM2 - BERT 16-QAM symbol mapping values
 ***************************************************************************/
/* SDS :: BEM2 :: ag [31:28] */
#define BCHP_SDS_BEM2_ag_MASK                                      0xf0000000
#define BCHP_SDS_BEM2_ag_SHIFT                                     28

/* SDS :: BEM2 :: ah [27:24] */
#define BCHP_SDS_BEM2_ah_MASK                                      0x0f000000
#define BCHP_SDS_BEM2_ah_SHIFT                                     24

/* SDS :: BEM2 :: bg [23:20] */
#define BCHP_SDS_BEM2_bg_MASK                                      0x00f00000
#define BCHP_SDS_BEM2_bg_SHIFT                                     20

/* SDS :: BEM2 :: bh [19:16] */
#define BCHP_SDS_BEM2_bh_MASK                                      0x000f0000
#define BCHP_SDS_BEM2_bh_SHIFT                                     16

/* SDS :: BEM2 :: cg [15:12] */
#define BCHP_SDS_BEM2_cg_MASK                                      0x0000f000
#define BCHP_SDS_BEM2_cg_SHIFT                                     12

/* SDS :: BEM2 :: ch [11:08] */
#define BCHP_SDS_BEM2_ch_MASK                                      0x00000f00
#define BCHP_SDS_BEM2_ch_SHIFT                                     8

/* SDS :: BEM2 :: dg [07:04] */
#define BCHP_SDS_BEM2_dg_MASK                                      0x000000f0
#define BCHP_SDS_BEM2_dg_SHIFT                                     4

/* SDS :: BEM2 :: dh [03:00] */
#define BCHP_SDS_BEM2_dh_MASK                                      0x0000000f
#define BCHP_SDS_BEM2_dh_SHIFT                                     0

/***************************************************************************
 *BEM3 - BERT QPSK symbol mapping values
 ***************************************************************************/
/* SDS :: BEM3 :: q_1 [31:30] */
#define BCHP_SDS_BEM3_q_1_MASK                                     0xc0000000
#define BCHP_SDS_BEM3_q_1_SHIFT                                    30

/* SDS :: BEM3 :: q_2 [29:28] */
#define BCHP_SDS_BEM3_q_2_MASK                                     0x30000000
#define BCHP_SDS_BEM3_q_2_SHIFT                                    28

/* SDS :: BEM3 :: q_3 [27:26] */
#define BCHP_SDS_BEM3_q_3_MASK                                     0x0c000000
#define BCHP_SDS_BEM3_q_3_SHIFT                                    26

/* SDS :: BEM3 :: q_4 [25:24] */
#define BCHP_SDS_BEM3_q_4_MASK                                     0x03000000
#define BCHP_SDS_BEM3_q_4_SHIFT                                    24

/* SDS :: BEM3 :: reserved0 [23:00] */
#define BCHP_SDS_BEM3_reserved0_MASK                               0x00ffffff
#define BCHP_SDS_BEM3_reserved0_SHIFT                              0

/***************************************************************************
 *BERC - BERT error counter value
 ***************************************************************************/
/* SDS :: BERC :: err_cnt [31:00] */
#define BCHP_SDS_BERC_err_cnt_MASK                                 0xffffffff
#define BCHP_SDS_BERC_err_cnt_SHIFT                                0

/***************************************************************************
 *BERTMR - BERT Timer Start Count
 ***************************************************************************/
/* SDS :: BERTMR :: bertimer_cnt [31:00] */
#define BCHP_SDS_BERTMR_bertimer_cnt_MASK                          0xffffffff
#define BCHP_SDS_BERTMR_bertimer_cnt_SHIFT                         0

/***************************************************************************
 *GENTMR1 - General Timer 1 Start Count
 ***************************************************************************/
/* SDS :: GENTMR1 :: gentimer_cnt [31:00] */
#define BCHP_SDS_GENTMR1_gentimer_cnt_MASK                         0xffffffff
#define BCHP_SDS_GENTMR1_gentimer_cnt_SHIFT                        0

/***************************************************************************
 *GENTMR2 - General Timer 2 Start Count
 ***************************************************************************/
/* SDS :: GENTMR2 :: gentimer_cnt [31:00] */
#define BCHP_SDS_GENTMR2_gentimer_cnt_MASK                         0xffffffff
#define BCHP_SDS_GENTMR2_gentimer_cnt_SHIFT                        0

/***************************************************************************
 *XTLTMR - Crystal Timer Start Count
 ***************************************************************************/
/* SDS :: XTLTMR :: xtltimer_cnt [31:00] */
#define BCHP_SDS_XTLTMR_xtltimer_cnt_MASK                          0xffffffff
#define BCHP_SDS_XTLTMR_xtltimer_cnt_SHIFT                         0

/***************************************************************************
 *BFOS - Baud Loop Frequency Offset
 ***************************************************************************/
/* SDS :: BFOS :: bl_fos [31:08] */
#define BCHP_SDS_BFOS_bl_fos_MASK                                  0xffffff00
#define BCHP_SDS_BFOS_bl_fos_SHIFT                                 8

/* SDS :: BFOS :: reserved0 [07:00] */
#define BCHP_SDS_BFOS_reserved0_MASK                               0x000000ff
#define BCHP_SDS_BFOS_reserved0_SHIFT                              0

/***************************************************************************
 *BLEN - Block length in symbols (Auto Increment)
 ***************************************************************************/
/* SDS :: BLEN :: reserved0 [31:28] */
#define BCHP_SDS_BLEN_reserved0_MASK                               0xf0000000
#define BCHP_SDS_BLEN_reserved0_SHIFT                              28

/* SDS :: BLEN :: BLKLEN [27:08] */
#define BCHP_SDS_BLEN_BLKLEN_MASK                                  0x0fffff00
#define BCHP_SDS_BLEN_BLKLEN_SHIFT                                 8

/* SDS :: BLEN :: reserved1 [07:00] */
#define BCHP_SDS_BLEN_reserved1_MASK                               0x000000ff
#define BCHP_SDS_BLEN_reserved1_SHIFT                              0

/***************************************************************************
 *BRI - Baud Loop Integrator Value
 ***************************************************************************/
/* SDS :: BRI :: bl_int [31:00] */
#define BCHP_SDS_BRI_bl_int_MASK                                   0xffffffff
#define BCHP_SDS_BRI_bl_int_SHIFT                                  0

/***************************************************************************
 *BRIC - Baud Loop Integrator Coefficient
 ***************************************************************************/
/* SDS :: BRIC :: bl_int_coef [31:00] */
#define BCHP_SDS_BRIC_bl_int_coef_MASK                             0xffffffff
#define BCHP_SDS_BRIC_bl_int_coef_SHIFT                            0

/***************************************************************************
 *BRLC - Baud Loop Linear Coefficient
 ***************************************************************************/
/* SDS :: BRLC :: bl_lin_coef [31:08] */
#define BCHP_SDS_BRLC_bl_lin_coef_MASK                             0xffffff00
#define BCHP_SDS_BRLC_bl_lin_coef_SHIFT                            8

/* SDS :: BRLC :: reserved0 [07:00] */
#define BCHP_SDS_BRLC_reserved0_MASK                               0x000000ff
#define BCHP_SDS_BRLC_reserved0_SHIFT                              0

/***************************************************************************
 *BTMR - Baud Clock Timer Start Count
 ***************************************************************************/
/* SDS :: BTMR :: btimer_cnt [31:00] */
#define BCHP_SDS_BTMR_btimer_cnt_MASK                              0xffffffff
#define BCHP_SDS_BTMR_btimer_cnt_SHIFT                             0

/***************************************************************************
 *CICC - CIC length
 ***************************************************************************/
/* SDS :: CICC :: reserved0 [31:30] */
#define BCHP_SDS_CICC_reserved0_MASK                               0xc0000000
#define BCHP_SDS_CICC_reserved0_SHIFT                              30

/* SDS :: CICC :: cic1_m [29:24] */
#define BCHP_SDS_CICC_cic1_m_MASK                                  0x3f000000
#define BCHP_SDS_CICC_cic1_m_SHIFT                                 24

/* SDS :: CICC :: reserved1 [23:22] */
#define BCHP_SDS_CICC_reserved1_MASK                               0x00c00000
#define BCHP_SDS_CICC_reserved1_SHIFT                              22

/* SDS :: CICC :: cic2_m [21:16] */
#define BCHP_SDS_CICC_cic2_m_MASK                                  0x003f0000
#define BCHP_SDS_CICC_cic2_m_SHIFT                                 16

/* SDS :: CICC :: reserved2 [15:15] */
#define BCHP_SDS_CICC_reserved2_MASK                               0x00008000
#define BCHP_SDS_CICC_reserved2_SHIFT                              15

/* SDS :: CICC :: diff_lpf_alpha [14:12] */
#define BCHP_SDS_CICC_diff_lpf_alpha_MASK                          0x00007000
#define BCHP_SDS_CICC_diff_lpf_alpha_SHIFT                         12

/* SDS :: CICC :: reserved3 [11:10] */
#define BCHP_SDS_CICC_reserved3_MASK                               0x00000c00
#define BCHP_SDS_CICC_reserved3_SHIFT                              10

/* SDS :: CICC :: max_thresh_ctl [09:08] */
#define BCHP_SDS_CICC_max_thresh_ctl_MASK                          0x00000300
#define BCHP_SDS_CICC_max_thresh_ctl_SHIFT                         8

/* SDS :: CICC :: max_signal [07:00] */
#define BCHP_SDS_CICC_max_signal_MASK                              0x000000ff
#define BCHP_SDS_CICC_max_signal_SHIFT                             0

/***************************************************************************
 *CLCT - Carrier loop lock control
 ***************************************************************************/
/* SDS :: CLCT :: cl_lock_cnten [31:31] */
#define BCHP_SDS_CLCT_cl_lock_cnten_MASK                           0x80000000
#define BCHP_SDS_CLCT_cl_lock_cnten_SHIFT                          31

/* SDS :: CLCT :: cl_lock_cnt [30:16] */
#define BCHP_SDS_CLCT_cl_lock_cnt_MASK                             0x7fff0000
#define BCHP_SDS_CLCT_cl_lock_cnt_SHIFT                            16

/* SDS :: CLCT :: reserved0 [15:13] */
#define BCHP_SDS_CLCT_reserved0_MASK                               0x0000e000
#define BCHP_SDS_CLCT_reserved0_SHIFT                              13

/* SDS :: CLCT :: cl_lock_sften [12:12] */
#define BCHP_SDS_CLCT_cl_lock_sften_MASK                           0x00001000
#define BCHP_SDS_CLCT_cl_lock_sften_SHIFT                          12

/* SDS :: CLCT :: cl_lock_sft [11:08] */
#define BCHP_SDS_CLCT_cl_lock_sft_MASK                             0x00000f00
#define BCHP_SDS_CLCT_cl_lock_sft_SHIFT                            8

/* SDS :: CLCT :: reserved1 [07:00] */
#define BCHP_SDS_CLCT_reserved1_MASK                               0x000000ff
#define BCHP_SDS_CLCT_reserved1_SHIFT                              0

/***************************************************************************
 *CLHT - Carrier loop lock high threshold value
 ***************************************************************************/
/* SDS :: CLHT :: reserved0 [31:28] */
#define BCHP_SDS_CLHT_reserved0_MASK                               0xf0000000
#define BCHP_SDS_CLHT_reserved0_SHIFT                              28

/* SDS :: CLHT :: cl_lock_thrh [27:08] */
#define BCHP_SDS_CLHT_cl_lock_thrh_MASK                            0x0fffff00
#define BCHP_SDS_CLHT_cl_lock_thrh_SHIFT                           8

/* SDS :: CLHT :: reserved1 [07:00] */
#define BCHP_SDS_CLHT_reserved1_MASK                               0x000000ff
#define BCHP_SDS_CLHT_reserved1_SHIFT                              0

/***************************************************************************
 *CLLA - Carrier loop lock accumulator value
 ***************************************************************************/
/* SDS :: CLLA :: cl_lock_accum [31:08] */
#define BCHP_SDS_CLLA_cl_lock_accum_MASK                           0xffffff00
#define BCHP_SDS_CLLA_cl_lock_accum_SHIFT                          8

/* SDS :: CLLA :: reserved0 [07:00] */
#define BCHP_SDS_CLLA_reserved0_MASK                               0x000000ff
#define BCHP_SDS_CLLA_reserved0_SHIFT                              0

/***************************************************************************
 *CLLT - Carrier loop lock low threshold value
 ***************************************************************************/
/* SDS :: CLLT :: reserved0 [31:28] */
#define BCHP_SDS_CLLT_reserved0_MASK                               0xf0000000
#define BCHP_SDS_CLLT_reserved0_SHIFT                              28

/* SDS :: CLLT :: cl_lock_thrl [27:08] */
#define BCHP_SDS_CLLT_cl_lock_thrl_MASK                            0x0fffff00
#define BCHP_SDS_CLLT_cl_lock_thrl_SHIFT                           8

/* SDS :: CLLT :: reserved1 [07:00] */
#define BCHP_SDS_CLLT_reserved1_MASK                               0x000000ff
#define BCHP_SDS_CLLT_reserved1_SHIFT                              0

/***************************************************************************
 *CMA - CMA modulus values
 ***************************************************************************/
/* SDS :: CMA :: cma_mod_r1 [31:16] */
#define BCHP_SDS_CMA_cma_mod_r1_MASK                               0xffff0000
#define BCHP_SDS_CMA_cma_mod_r1_SHIFT                              16

/* SDS :: CMA :: cma_mod_r2 [15:00] */
#define BCHP_SDS_CMA_cma_mod_r2_MASK                               0x0000ffff
#define BCHP_SDS_CMA_cma_mod_r2_SHIFT                              0

/***************************************************************************
 *CMATH - CMA Threshold
 ***************************************************************************/
/* SDS :: CMATH :: reserved0 [31:26] */
#define BCHP_SDS_CMATH_reserved0_MASK                              0xfc000000
#define BCHP_SDS_CMATH_reserved0_SHIFT                             26

/* SDS :: CMATH :: cma_thresh [25:08] */
#define BCHP_SDS_CMATH_cma_thresh_MASK                             0x03ffff00
#define BCHP_SDS_CMATH_cma_thresh_SHIFT                            8

/* SDS :: CMATH :: reserved1 [07:00] */
#define BCHP_SDS_CMATH_reserved1_MASK                              0x000000ff
#define BCHP_SDS_CMATH_reserved1_SHIFT                             0

/***************************************************************************
 *CRBFD - Carrier loop QAM/8PSK phase detector threshold
 ***************************************************************************/
/* SDS :: CRBFD :: freq_en [31:31] */
#define BCHP_SDS_CRBFD_freq_en_MASK                                0x80000000
#define BCHP_SDS_CRBFD_freq_en_SHIFT                               31

/* SDS :: CRBFD :: oon_en [30:30] */
#define BCHP_SDS_CRBFD_oon_en_MASK                                 0x40000000
#define BCHP_SDS_CRBFD_oon_en_SHIFT                                30

/* SDS :: CRBFD :: reserved0 [29:26] */
#define BCHP_SDS_CRBFD_reserved0_MASK                              0x3c000000
#define BCHP_SDS_CRBFD_reserved0_SHIFT                             26

/* SDS :: CRBFD :: freq_thresh [25:16] */
#define BCHP_SDS_CRBFD_freq_thresh_MASK                            0x03ff0000
#define BCHP_SDS_CRBFD_freq_thresh_SHIFT                           16

/* SDS :: CRBFD :: reserved1 [15:00] */
#define BCHP_SDS_CRBFD_reserved1_MASK                              0x0000ffff
#define BCHP_SDS_CRBFD_reserved1_SHIFT                             0

/***************************************************************************
 *DCDSX - DCO Extra Delta-Sigma Control Word
 ***************************************************************************/
/* SDS :: DCDSX :: dco_ds_val [31:16] */
#define BCHP_SDS_DCDSX_dco_ds_val_MASK                             0xffff0000
#define BCHP_SDS_DCDSX_dco_ds_val_SHIFT                            16

/* SDS :: DCDSX :: reserved0 [15:00] */
#define BCHP_SDS_DCDSX_reserved0_MASK                              0x0000ffff
#define BCHP_SDS_DCDSX_reserved0_SHIFT                             0

/***************************************************************************
 *DCO - DCO Integrator Values
 ***************************************************************************/
/* SDS :: DCO :: dco_int_val_q [31:16] */
#define BCHP_SDS_DCO_dco_int_val_q_MASK                            0xffff0000
#define BCHP_SDS_DCO_dco_int_val_q_SHIFT                           16

/* SDS :: DCO :: dco_int_val_i [15:00] */
#define BCHP_SDS_DCO_dco_int_val_i_MASK                            0x0000ffff
#define BCHP_SDS_DCO_dco_int_val_i_SHIFT                           0

/***************************************************************************
 *DDIO - diseqc general purpose I/O control
 ***************************************************************************/
/* SDS :: DDIO :: TXENINV [31:31] */
#define BCHP_SDS_DDIO_TXENINV_MASK                                 0x80000000
#define BCHP_SDS_DDIO_TXENINV_SHIFT                                31

/* SDS :: DDIO :: TXENSEL [30:28] */
#define BCHP_SDS_DDIO_TXENSEL_MASK                                 0x70000000
#define BCHP_SDS_DDIO_TXENSEL_SHIFT                                28

/* SDS :: DDIO :: VCTLINV [27:27] */
#define BCHP_SDS_DDIO_VCTLINV_MASK                                 0x08000000
#define BCHP_SDS_DDIO_VCTLINV_SHIFT                                27

/* SDS :: DDIO :: VCTLSEL [26:24] */
#define BCHP_SDS_DDIO_VCTLSEL_MASK                                 0x07000000
#define BCHP_SDS_DDIO_VCTLSEL_SHIFT                                24

/* SDS :: DDIO :: TXOUTINV [23:23] */
#define BCHP_SDS_DDIO_TXOUTINV_MASK                                0x00800000
#define BCHP_SDS_DDIO_TXOUTINV_SHIFT                               23

/* SDS :: DDIO :: TXOUTSEL [22:20] */
#define BCHP_SDS_DDIO_TXOUTSEL_MASK                                0x00700000
#define BCHP_SDS_DDIO_TXOUTSEL_SHIFT                               20

/* SDS :: DDIO :: RXDBGSEL [19:18] */
#define BCHP_SDS_DDIO_RXDBGSEL_MASK                                0x000c0000
#define BCHP_SDS_DDIO_RXDBGSEL_SHIFT                               18

/* SDS :: DDIO :: MANUAL [17:17] */
#define BCHP_SDS_DDIO_MANUAL_MASK                                  0x00020000
#define BCHP_SDS_DDIO_MANUAL_SHIFT                                 17

/* SDS :: DDIO :: reserved_for_eco0 [16:08] */
#define BCHP_SDS_DDIO_reserved_for_eco0_MASK                       0x0001ff00
#define BCHP_SDS_DDIO_reserved_for_eco0_SHIFT                      8

/* SDS :: DDIO :: POSRXINV [07:07] */
#define BCHP_SDS_DDIO_POSRXINV_MASK                                0x00000080
#define BCHP_SDS_DDIO_POSRXINV_SHIFT                               7

/* SDS :: DDIO :: POSRXSEL [06:04] */
#define BCHP_SDS_DDIO_POSRXSEL_MASK                                0x00000070
#define BCHP_SDS_DDIO_POSRXSEL_SHIFT                               4

/* SDS :: DDIO :: ISENSEINV [03:03] */
#define BCHP_SDS_DDIO_ISENSEINV_MASK                               0x00000008
#define BCHP_SDS_DDIO_ISENSEINV_SHIFT                              3

/* SDS :: DDIO :: ISENSESEL [02:00] */
#define BCHP_SDS_DDIO_ISENSESEL_MASK                               0x00000007
#define BCHP_SDS_DDIO_ISENSESEL_SHIFT                              0

/***************************************************************************
 *DELIF - IF step size
 ***************************************************************************/
/* SDS :: DELIF :: DELIF [31:08] */
#define BCHP_SDS_DELIF_DELIF_MASK                                  0xffffff00
#define BCHP_SDS_DELIF_DELIF_SHIFT                                 8

/* SDS :: DELIF :: reserved0 [07:00] */
#define BCHP_SDS_DELIF_reserved0_MASK                              0x000000ff
#define BCHP_SDS_DELIF_reserved0_SHIFT                             0

/***************************************************************************
 *DPTH - Differential peak magnitude threshold
 ***************************************************************************/
/* SDS :: DPTH :: reserved0 [31:30] */
#define BCHP_SDS_DPTH_reserved0_MASK                               0xc0000000
#define BCHP_SDS_DPTH_reserved0_SHIFT                              30

/* SDS :: DPTH :: DPEAKTH [29:16] */
#define BCHP_SDS_DPTH_DPEAKTH_MASK                                 0x3fff0000
#define BCHP_SDS_DPTH_DPEAKTH_SHIFT                                16

/* SDS :: DPTH :: reserved1 [15:00] */
#define BCHP_SDS_DPTH_reserved1_MASK                               0x0000ffff
#define BCHP_SDS_DPTH_reserved1_SHIFT                              0

/***************************************************************************
 *DSCT - misc diseqc controls
 ***************************************************************************/
/* SDS :: DSCT :: RXEDCTL [31:30] */
#define BCHP_SDS_DSCT_RXEDCTL_MASK                                 0xc0000000
#define BCHP_SDS_DSCT_RXEDCTL_SHIFT                                30

/* SDS :: DSCT :: RXPNCTL [29:28] */
#define BCHP_SDS_DSCT_RXPNCTL_MASK                                 0x30000000
#define BCHP_SDS_DSCT_RXPNCTL_SHIFT                                28

/* SDS :: DSCT :: FBITCHK [27:27] */
#define BCHP_SDS_DSCT_FBITCHK_MASK                                 0x08000000
#define BCHP_SDS_DSCT_FBITCHK_SHIFT                                27

/* SDS :: DSCT :: DSDGCN [26:24] */
#define BCHP_SDS_DSCT_DSDGCN_MASK                                  0x07000000
#define BCHP_SDS_DSCT_DSDGCN_SHIFT                                 24

/* SDS :: DSCT :: reserved0 [23:23] */
#define BCHP_SDS_DSCT_reserved0_MASK                               0x00800000
#define BCHP_SDS_DSCT_reserved0_SHIFT                              23

/* SDS :: DSCT :: DSINTSEL [22:22] */
#define BCHP_SDS_DSCT_DSINTSEL_MASK                                0x00400000
#define BCHP_SDS_DSCT_DSINTSEL_SHIFT                               22

/* SDS :: DSCT :: T22DGC [21:20] */
#define BCHP_SDS_DSCT_T22DGC_MASK                                  0x00300000
#define BCHP_SDS_DSCT_T22DGC_SHIFT                                 20

/* SDS :: DSCT :: RXSSEL [19:19] */
#define BCHP_SDS_DSCT_RXSSEL_MASK                                  0x00080000
#define BCHP_SDS_DSCT_RXSSEL_SHIFT                                 19

/* SDS :: DSCT :: RXPACT [18:18] */
#define BCHP_SDS_DSCT_RXPACT_MASK                                  0x00040000
#define BCHP_SDS_DSCT_RXPACT_SHIFT                                 18

/* SDS :: DSCT :: TXSSEL [17:16] */
#define BCHP_SDS_DSCT_TXSSEL_MASK                                  0x00030000
#define BCHP_SDS_DSCT_TXSSEL_SHIFT                                 16

/* SDS :: DSCT :: TXPACT [15:15] */
#define BCHP_SDS_DSCT_TXPACT_MASK                                  0x00008000
#define BCHP_SDS_DSCT_TXPACT_SHIFT                                 15

/* SDS :: DSCT :: TPMODE [14:12] */
#define BCHP_SDS_DSCT_TPMODE_MASK                                  0x00007000
#define BCHP_SDS_DSCT_TPMODE_SHIFT                                 12

/* SDS :: DSCT :: TSTMODE [11:11] */
#define BCHP_SDS_DSCT_TSTMODE_MASK                                 0x00000800
#define BCHP_SDS_DSCT_TSTMODE_SHIFT                                11

/* SDS :: DSCT :: reserved1 [10:02] */
#define BCHP_SDS_DSCT_reserved1_MASK                               0x000007fc
#define BCHP_SDS_DSCT_reserved1_SHIFT                              2

/* SDS :: DSCT :: reserved_for_eco2 [01:00] */
#define BCHP_SDS_DSCT_reserved_for_eco2_MASK                       0x00000003
#define BCHP_SDS_DSCT_reserved_for_eco2_SHIFT                      0

/***************************************************************************
 *DTCT - voltage count and the TX frequency control word
 ***************************************************************************/
/* SDS :: DTCT :: VCNT [31:24] */
#define BCHP_SDS_DTCT_VCNT_MASK                                    0xff000000
#define BCHP_SDS_DTCT_VCNT_SHIFT                                   24

/* SDS :: DTCT :: FCW [23:00] */
#define BCHP_SDS_DTCT_FCW_MASK                                     0x00ffffff
#define BCHP_SDS_DTCT_FCW_SHIFT                                    0

/***************************************************************************
 *F0B - FFE Coefficient Read/Write
 ***************************************************************************/
/* SDS :: F0B :: coeff_i [31:16] */
#define BCHP_SDS_F0B_coeff_i_MASK                                  0xffff0000
#define BCHP_SDS_F0B_coeff_i_SHIFT                                 16

/* SDS :: F0B :: coeff_q [15:00] */
#define BCHP_SDS_F0B_coeff_q_MASK                                  0x0000ffff
#define BCHP_SDS_F0B_coeff_q_SHIFT                                 0

/***************************************************************************
 *FCIC - CIC1 threshold and majority vote control
 ***************************************************************************/
/* SDS :: FCIC :: thresh_cic1 [31:24] */
#define BCHP_SDS_FCIC_thresh_cic1_MASK                             0xff000000
#define BCHP_SDS_FCIC_thresh_cic1_SHIFT                            24

/* SDS :: FCIC :: min_thresh_cic1 [23:16] */
#define BCHP_SDS_FCIC_min_thresh_cic1_MASK                         0x00ff0000
#define BCHP_SDS_FCIC_min_thresh_cic1_SHIFT                        16

/* SDS :: FCIC :: reserved0 [15:13] */
#define BCHP_SDS_FCIC_reserved0_MASK                               0x0000e000
#define BCHP_SDS_FCIC_reserved0_SHIFT                              13

/* SDS :: FCIC :: m1_maj_vote [12:08] */
#define BCHP_SDS_FCIC_m1_maj_vote_MASK                             0x00001f00
#define BCHP_SDS_FCIC_m1_maj_vote_SHIFT                            8

/* SDS :: FCIC :: reserved1 [07:05] */
#define BCHP_SDS_FCIC_reserved1_MASK                               0x000000e0
#define BCHP_SDS_FCIC_reserved1_SHIFT                              5

/* SDS :: FCIC :: n1_maj_vote [04:00] */
#define BCHP_SDS_FCIC_n1_maj_vote_MASK                             0x0000001f
#define BCHP_SDS_FCIC_n1_maj_vote_SHIFT                            0

/***************************************************************************
 *FERC - Output interface mpeg frame error counter
 ***************************************************************************/
/* SDS :: FERC :: mpeg_errcnt [31:00] */
#define BCHP_SDS_FERC_mpeg_errcnt_MASK                             0xffffffff
#define BCHP_SDS_FERC_mpeg_errcnt_SHIFT                            0

/***************************************************************************
 *FRC - Output interface mpeg frame counter
 ***************************************************************************/
/* SDS :: FRC :: mpeg_cnt [31:00] */
#define BCHP_SDS_FRC_mpeg_cnt_MASK                                 0xffffffff
#define BCHP_SDS_FRC_mpeg_cnt_SHIFT                                0

/***************************************************************************
 *FERR - RS correctable and uncorrectable blocks
 ***************************************************************************/
/* SDS :: FERR :: csym [31:16] */
#define BCHP_SDS_FERR_csym_MASK                                    0xffff0000
#define BCHP_SDS_FERR_csym_SHIFT                                   16

/* SDS :: FERR :: bbclk [15:00] */
#define BCHP_SDS_FERR_bbclk_MASK                                   0x0000ffff
#define BCHP_SDS_FERR_bbclk_SHIFT                                  0

/***************************************************************************
 *FFCNT - Fine Frequency Count
 ***************************************************************************/
/* SDS :: FFCNT :: FFCNT [31:24] */
#define BCHP_SDS_FFCNT_FFCNT_MASK                                  0xff000000
#define BCHP_SDS_FFCNT_FFCNT_SHIFT                                 24

/* SDS :: FFCNT :: reserved0 [23:20] */
#define BCHP_SDS_FFCNT_reserved0_MASK                              0x00f00000
#define BCHP_SDS_FFCNT_reserved0_SHIFT                             20

/* SDS :: FFCNT :: FFSCL [19:16] */
#define BCHP_SDS_FFCNT_FFSCL_MASK                                  0x000f0000
#define BCHP_SDS_FFCNT_FFSCL_SHIFT                                 16

/* SDS :: FFCNT :: reserved1 [15:00] */
#define BCHP_SDS_FFCNT_reserved1_MASK                              0x0000ffff
#define BCHP_SDS_FFCNT_reserved1_SHIFT                             0

/***************************************************************************
 *FFLPA - Fine frequency adjustment phase accumulator
 ***************************************************************************/
/* SDS :: FFLPA :: fflpa [31:08] */
#define BCHP_SDS_FFLPA_fflpa_MASK                                  0xffffff00
#define BCHP_SDS_FFLPA_fflpa_SHIFT                                 8

/* SDS :: FFLPA :: reserved0 [07:00] */
#define BCHP_SDS_FFLPA_reserved0_MASK                              0x000000ff
#define BCHP_SDS_FFLPA_reserved0_SHIFT                             0

/***************************************************************************
 *FFNORM - Fine Frequency Normalization
 ***************************************************************************/
/* SDS :: FFNORM :: reserved0 [31:30] */
#define BCHP_SDS_FFNORM_reserved0_MASK                             0xc0000000
#define BCHP_SDS_FFNORM_reserved0_SHIFT                            30

/* SDS :: FFNORM :: FFNORM [29:00] */
#define BCHP_SDS_FFNORM_FFNORM_MASK                                0x3fffffff
#define BCHP_SDS_FFNORM_FFNORM_SHIFT                               0

/***************************************************************************
 *FLI - Front carrier loop integrator value
 ***************************************************************************/
/* SDS :: FLI :: clf_int [31:00] */
#define BCHP_SDS_FLI_clf_int_MASK                                  0xffffffff
#define BCHP_SDS_FLI_clf_int_SHIFT                                 0

/***************************************************************************
 *FLIC - Set 1 front carrier loop integrator coefficient and scaling values
 ***************************************************************************/
/* SDS :: FLIC :: clf_int_coeff0 [31:16] */
#define BCHP_SDS_FLIC_clf_int_coeff0_MASK                          0xffff0000
#define BCHP_SDS_FLIC_clf_int_coeff0_SHIFT                         16

/* SDS :: FLIC :: reserved0 [15:12] */
#define BCHP_SDS_FLIC_reserved0_MASK                               0x0000f000
#define BCHP_SDS_FLIC_reserved0_SHIFT                              12

/* SDS :: FLIC :: clf_int_scale0 [11:08] */
#define BCHP_SDS_FLIC_clf_int_scale0_MASK                          0x00000f00
#define BCHP_SDS_FLIC_clf_int_scale0_SHIFT                         8

/* SDS :: FLIC :: reserved1 [07:00] */
#define BCHP_SDS_FLIC_reserved1_MASK                               0x000000ff
#define BCHP_SDS_FLIC_reserved1_SHIFT                              0

/***************************************************************************
 *FLIC1 - Set 2 front carrier loop integrator coefficient and scaling values
 ***************************************************************************/
/* SDS :: FLIC1 :: clf_int_coeff1 [31:16] */
#define BCHP_SDS_FLIC1_clf_int_coeff1_MASK                         0xffff0000
#define BCHP_SDS_FLIC1_clf_int_coeff1_SHIFT                        16

/* SDS :: FLIC1 :: reserved0 [15:12] */
#define BCHP_SDS_FLIC1_reserved0_MASK                              0x0000f000
#define BCHP_SDS_FLIC1_reserved0_SHIFT                             12

/* SDS :: FLIC1 :: clf_int_scale1 [11:08] */
#define BCHP_SDS_FLIC1_clf_int_scale1_MASK                         0x00000f00
#define BCHP_SDS_FLIC1_clf_int_scale1_SHIFT                        8

/* SDS :: FLIC1 :: reserved1 [07:00] */
#define BCHP_SDS_FLIC1_reserved1_MASK                              0x000000ff
#define BCHP_SDS_FLIC1_reserved1_SHIFT                             0

/***************************************************************************
 *FLIF - Front carrier loop IF frequency control word
 ***************************************************************************/
/* SDS :: FLIF :: reserved0 [31:28] */
#define BCHP_SDS_FLIF_reserved0_MASK                               0xf0000000
#define BCHP_SDS_FLIF_reserved0_SHIFT                              28

/* SDS :: FLIF :: clf_if_freq [27:08] */
#define BCHP_SDS_FLIF_clf_if_freq_MASK                             0x0fffff00
#define BCHP_SDS_FLIF_clf_if_freq_SHIFT                            8

/* SDS :: FLIF :: reserved1 [07:00] */
#define BCHP_SDS_FLIF_reserved1_MASK                               0x000000ff
#define BCHP_SDS_FLIF_reserved1_SHIFT                              0

/***************************************************************************
 *FLLC - Set 1 front carrier loop linear coefficient and scaling values
 ***************************************************************************/
/* SDS :: FLLC :: reserved0 [31:30] */
#define BCHP_SDS_FLLC_reserved0_MASK                               0xc0000000
#define BCHP_SDS_FLLC_reserved0_SHIFT                              30

/* SDS :: FLLC :: clf_lin_coeff0 [29:16] */
#define BCHP_SDS_FLLC_clf_lin_coeff0_MASK                          0x3fff0000
#define BCHP_SDS_FLLC_clf_lin_coeff0_SHIFT                         16

/* SDS :: FLLC :: reserved1 [15:11] */
#define BCHP_SDS_FLLC_reserved1_MASK                               0x0000f800
#define BCHP_SDS_FLLC_reserved1_SHIFT                              11

/* SDS :: FLLC :: clf_lin_shift0 [10:08] */
#define BCHP_SDS_FLLC_clf_lin_shift0_MASK                          0x00000700
#define BCHP_SDS_FLLC_clf_lin_shift0_SHIFT                         8

/* SDS :: FLLC :: reserved2 [07:00] */
#define BCHP_SDS_FLLC_reserved2_MASK                               0x000000ff
#define BCHP_SDS_FLLC_reserved2_SHIFT                              0

/***************************************************************************
 *FLLC1 - Set 2 front carrier loop linear coefficient and scaling values
 ***************************************************************************/
/* SDS :: FLLC1 :: reserved0 [31:30] */
#define BCHP_SDS_FLLC1_reserved0_MASK                              0xc0000000
#define BCHP_SDS_FLLC1_reserved0_SHIFT                             30

/* SDS :: FLLC1 :: clf_lin_coeff1 [29:16] */
#define BCHP_SDS_FLLC1_clf_lin_coeff1_MASK                         0x3fff0000
#define BCHP_SDS_FLLC1_clf_lin_coeff1_SHIFT                        16

/* SDS :: FLLC1 :: reserved1 [15:11] */
#define BCHP_SDS_FLLC1_reserved1_MASK                              0x0000f800
#define BCHP_SDS_FLLC1_reserved1_SHIFT                             11

/* SDS :: FLLC1 :: clf_lin_shift1 [10:08] */
#define BCHP_SDS_FLLC1_clf_lin_shift1_MASK                         0x00000700
#define BCHP_SDS_FLLC1_clf_lin_shift1_SHIFT                        8

/* SDS :: FLLC1 :: reserved2 [07:00] */
#define BCHP_SDS_FLLC1_reserved2_MASK                              0x000000ff
#define BCHP_SDS_FLLC1_reserved2_SHIFT                             0

/***************************************************************************
 *FLPA - Front carrier loop phase accumulator value
 ***************************************************************************/
/* SDS :: FLPA :: reserved0 [31:26] */
#define BCHP_SDS_FLPA_reserved0_MASK                               0xfc000000
#define BCHP_SDS_FLPA_reserved0_SHIFT                              26

/* SDS :: FLPA :: clf_pa [25:00] */
#define BCHP_SDS_FLPA_clf_pa_MASK                                  0x03ffffff
#define BCHP_SDS_FLPA_clf_pa_SHIFT                                 0

/***************************************************************************
 *FLSW - Front carrier loop sweep rate
 ***************************************************************************/
/* SDS :: FLSW :: clf_sweep [31:16] */
#define BCHP_SDS_FLSW_clf_sweep_MASK                               0xffff0000
#define BCHP_SDS_FLSW_clf_sweep_SHIFT                              16

/* SDS :: FLSW :: clf_int_sat [15:08] */
#define BCHP_SDS_FLSW_clf_int_sat_MASK                             0x0000ff00
#define BCHP_SDS_FLSW_clf_int_sat_SHIFT                            8

/* SDS :: FLSW :: clf_hp_sat [07:00] */
#define BCHP_SDS_FLSW_clf_hp_sat_MASK                              0x000000ff
#define BCHP_SDS_FLSW_clf_hp_sat_SHIFT                             0

/***************************************************************************
 *FLTD - Front carrier loop frequency detector threshold
 ***************************************************************************/
/* SDS :: FLTD :: clf_thresh [31:24] */
#define BCHP_SDS_FLTD_clf_thresh_MASK                              0xff000000
#define BCHP_SDS_FLTD_clf_thresh_SHIFT                             24

/* SDS :: FLTD :: reserved0 [23:00] */
#define BCHP_SDS_FLTD_reserved0_MASK                               0x00ffffff
#define BCHP_SDS_FLTD_reserved0_SHIFT                              0

/***************************************************************************
 *FMOD - RS Mode
 ***************************************************************************/
/* SDS :: FMOD :: reserved_for_eco0 [31:16] */
#define BCHP_SDS_FMOD_reserved_for_eco0_MASK                       0xffff0000
#define BCHP_SDS_FMOD_reserved_for_eco0_SHIFT                      16

/* SDS :: FMOD :: rs_disable [15:15] */
#define BCHP_SDS_FMOD_rs_disable_MASK                              0x00008000
#define BCHP_SDS_FMOD_rs_disable_SHIFT                             15

/* SDS :: FMOD :: intlv_depth [14:12] */
#define BCHP_SDS_FMOD_intlv_depth_MASK                             0x00007000
#define BCHP_SDS_FMOD_intlv_depth_SHIFT                            12

/* SDS :: FMOD :: rs_mode [11:10] */
#define BCHP_SDS_FMOD_rs_mode_MASK                                 0x00000c00
#define BCHP_SDS_FMOD_rs_mode_SHIFT                                10

/* SDS :: FMOD :: rs_tei [09:09] */
#define BCHP_SDS_FMOD_rs_tei_MASK                                  0x00000200
#define BCHP_SDS_FMOD_rs_tei_SHIFT                                 9

/* SDS :: FMOD :: reserved_for_eco1 [08:05] */
#define BCHP_SDS_FMOD_reserved_for_eco1_MASK                       0x000001e0
#define BCHP_SDS_FMOD_reserved_for_eco1_SHIFT                      5

/* SDS :: FMOD :: rs_stuff [04:00] */
#define BCHP_SDS_FMOD_rs_stuff_MASK                                0x0000001f
#define BCHP_SDS_FMOD_rs_stuff_SHIFT                               0

/***************************************************************************
 *FNRM - Frequency offset inversion control and frequency offset scaling factor
 ***************************************************************************/
/* SDS :: FNRM :: reserved0 [31:30] */
#define BCHP_SDS_FNRM_reserved0_MASK                               0xc0000000
#define BCHP_SDS_FNRM_reserved0_SHIFT                              30

/* SDS :: FNRM :: FNORM [29:00] */
#define BCHP_SDS_FNRM_FNORM_MASK                                   0x3fffffff
#define BCHP_SDS_FNRM_FNORM_SHIFT                                  0

/***************************************************************************
 *FRF - Carrier frequency offset
 ***************************************************************************/
/* SDS :: FRF :: FREQ_OFFSET [31:08] */
#define BCHP_SDS_FRF_FREQ_OFFSET_MASK                              0xffffff00
#define BCHP_SDS_FRF_FREQ_OFFSET_SHIFT                             8

/* SDS :: FRF :: reserved0 [07:00] */
#define BCHP_SDS_FRF_reserved0_MASK                                0x000000ff
#define BCHP_SDS_FRF_reserved0_SHIFT                               0

/***************************************************************************
 *FRS - RS sync retention total and bad blocks and sync inverse max
 ***************************************************************************/
/* SDS :: FRS :: rss [31:24] */
#define BCHP_SDS_FRS_rss_MASK                                      0xff000000
#define BCHP_SDS_FRS_rss_SHIFT                                     24

/* SDS :: FRS :: im [23:16] */
#define BCHP_SDS_FRS_im_MASK                                       0x00ff0000
#define BCHP_SDS_FRS_im_SHIFT                                      16

/* SDS :: FRS :: rst [15:08] */
#define BCHP_SDS_FRS_rst_MASK                                      0x0000ff00
#define BCHP_SDS_FRS_rst_SHIFT                                     8

/* SDS :: FRS :: rsb [07:00] */
#define BCHP_SDS_FRS_rsb_MASK                                      0x000000ff
#define BCHP_SDS_FRS_rsb_SHIFT                                     0

/***************************************************************************
 *FSYN - RS sync acquisition/retention total and bad headers
 ***************************************************************************/
/* SDS :: FSYN :: Act [31:24] */
#define BCHP_SDS_FSYN_Act_MASK                                     0xff000000
#define BCHP_SDS_FSYN_Act_SHIFT                                    24

/* SDS :: FSYN :: Acb [23:16] */
#define BCHP_SDS_FSYN_Acb_MASK                                     0x00ff0000
#define BCHP_SDS_FSYN_Acb_SHIFT                                    16

/* SDS :: FSYN :: Rtt [15:08] */
#define BCHP_SDS_FSYN_Rtt_MASK                                     0x0000ff00
#define BCHP_SDS_FSYN_Rtt_SHIFT                                    8

/* SDS :: FSYN :: Rtb [07:00] */
#define BCHP_SDS_FSYN_Rtb_MASK                                     0x000000ff
#define BCHP_SDS_FSYN_Rtb_SHIFT                                    0

/***************************************************************************
 *H8PSK - H8PSK
 ***************************************************************************/
/* SDS :: H8PSK :: reserved0 [31:25] */
#define BCHP_SDS_H8PSK_reserved0_MASK                              0xfe000000
#define BCHP_SDS_H8PSK_reserved0_SHIFT                             25

/* SDS :: H8PSK :: bpsk_map [24:24] */
#define BCHP_SDS_H8PSK_bpsk_map_MASK                               0x01000000
#define BCHP_SDS_H8PSK_bpsk_map_SHIFT                              24

/* SDS :: H8PSK :: bpsk_level [23:16] */
#define BCHP_SDS_H8PSK_bpsk_level_MASK                             0x00ff0000
#define BCHP_SDS_H8PSK_bpsk_level_SHIFT                            16

/* SDS :: H8PSK :: reserved1 [15:12] */
#define BCHP_SDS_H8PSK_reserved1_MASK                              0x0000f000
#define BCHP_SDS_H8PSK_reserved1_SHIFT                             12

/* SDS :: H8PSK :: bslice_gain [11:00] */
#define BCHP_SDS_H8PSK_bslice_gain_MASK                            0x00000fff
#define BCHP_SDS_H8PSK_bslice_gain_SHIFT                           0

/***************************************************************************
 *HPBP - Internal break-point of Block Length Counter
 ***************************************************************************/
/* SDS :: HPBP :: reserved0 [31:28] */
#define BCHP_SDS_HPBP_reserved0_MASK                               0xf0000000
#define BCHP_SDS_HPBP_reserved0_SHIFT                              28

/* SDS :: HPBP :: BLENBP [27:08] */
#define BCHP_SDS_HPBP_BLENBP_MASK                                  0x0fffff00
#define BCHP_SDS_HPBP_BLENBP_SHIFT                                 8

/* SDS :: HPBP :: reserved1 [07:00] */
#define BCHP_SDS_HPBP_reserved1_MASK                               0x000000ff
#define BCHP_SDS_HPBP_reserved1_SHIFT                              0

/***************************************************************************
 *HPCC0 - HPCC0
 ***************************************************************************/
/* SDS :: HPCC0 :: HPCC0 [31:00] */
#define BCHP_SDS_HPCC0_HPCC0_MASK                                  0xffffffff
#define BCHP_SDS_HPCC0_HPCC0_SHIFT                                 0

/***************************************************************************
 *HPCC1 - HPCC1
 ***************************************************************************/
/* SDS :: HPCC1 :: HPCC1 [31:00] */
#define BCHP_SDS_HPCC1_HPCC1_MASK                                  0xffffffff
#define BCHP_SDS_HPCC1_HPCC1_SHIFT                                 0

/***************************************************************************
 *HPCC2 - HPCC2
 ***************************************************************************/
/* SDS :: HPCC2 :: HPCC2 [31:00] */
#define BCHP_SDS_HPCC2_HPCC2_MASK                                  0xffffffff
#define BCHP_SDS_HPCC2_HPCC2_SHIFT                                 0

/***************************************************************************
 *HPCC3 - HPCC3
 ***************************************************************************/
/* SDS :: HPCC3 :: HPCC3 [31:00] */
#define BCHP_SDS_HPCC3_HPCC3_MASK                                  0xffffffff
#define BCHP_SDS_HPCC3_HPCC3_SHIFT                                 0

/***************************************************************************
 *HPCC4 - HPCC4
 ***************************************************************************/
/* SDS :: HPCC4 :: HPCC4 [31:00] */
#define BCHP_SDS_HPCC4_HPCC4_MASK                                  0xffffffff
#define BCHP_SDS_HPCC4_HPCC4_SHIFT                                 0

/***************************************************************************
 *HPCC5 - HPCC5
 ***************************************************************************/
/* SDS :: HPCC5 :: HPCC5 [31:00] */
#define BCHP_SDS_HPCC5_HPCC5_MASK                                  0xffffffff
#define BCHP_SDS_HPCC5_HPCC5_SHIFT                                 0

/***************************************************************************
 *HPCC6 - HPCC6
 ***************************************************************************/
/* SDS :: HPCC6 :: HPCC6 [31:00] */
#define BCHP_SDS_HPCC6_HPCC6_MASK                                  0xffffffff
#define BCHP_SDS_HPCC6_HPCC6_SHIFT                                 0

/***************************************************************************
 *HPCC7 - HPCC7
 ***************************************************************************/
/* SDS :: HPCC7 :: HPCC7 [31:00] */
#define BCHP_SDS_HPCC7_HPCC7_MASK                                  0xffffffff
#define BCHP_SDS_HPCC7_HPCC7_SHIFT                                 0

/***************************************************************************
 *HPDC0 - HPDC0
 ***************************************************************************/
/* SDS :: HPDC0 :: HPDC0 [31:00] */
#define BCHP_SDS_HPDC0_HPDC0_MASK                                  0xffffffff
#define BCHP_SDS_HPDC0_HPDC0_SHIFT                                 0

/***************************************************************************
 *HPDC1 - HPDC1
 ***************************************************************************/
/* SDS :: HPDC1 :: HPDC1 [31:00] */
#define BCHP_SDS_HPDC1_HPDC1_MASK                                  0xffffffff
#define BCHP_SDS_HPDC1_HPDC1_SHIFT                                 0

/***************************************************************************
 *HPDC2 - HPDC2
 ***************************************************************************/
/* SDS :: HPDC2 :: HPDC2 [31:00] */
#define BCHP_SDS_HPDC2_HPDC2_MASK                                  0xffffffff
#define BCHP_SDS_HPDC2_HPDC2_SHIFT                                 0

/***************************************************************************
 *HPDC3 - HPDC3
 ***************************************************************************/
/* SDS :: HPDC3 :: HPDC3 [31:00] */
#define BCHP_SDS_HPDC3_HPDC3_MASK                                  0xffffffff
#define BCHP_SDS_HPDC3_HPDC3_SHIFT                                 0

/***************************************************************************
 *HPDC4 - HPDC4
 ***************************************************************************/
/* SDS :: HPDC4 :: HPDC4 [31:00] */
#define BCHP_SDS_HPDC4_HPDC4_MASK                                  0xffffffff
#define BCHP_SDS_HPDC4_HPDC4_SHIFT                                 0

/***************************************************************************
 *HPDC5 - HPDC5
 ***************************************************************************/
/* SDS :: HPDC5 :: HPDC5 [31:00] */
#define BCHP_SDS_HPDC5_HPDC5_MASK                                  0xffffffff
#define BCHP_SDS_HPDC5_HPDC5_SHIFT                                 0

/***************************************************************************
 *HPDC6 - HPDC6
 ***************************************************************************/
/* SDS :: HPDC6 :: HPDC6 [31:00] */
#define BCHP_SDS_HPDC6_HPDC6_MASK                                  0xffffffff
#define BCHP_SDS_HPDC6_HPDC6_SHIFT                                 0

/***************************************************************************
 *HPDC7 - HPDC7
 ***************************************************************************/
/* SDS :: HPDC7 :: HPDC7 [31:00] */
#define BCHP_SDS_HPDC7_HPDC7_MASK                                  0xffffffff
#define BCHP_SDS_HPDC7_HPDC7_SHIFT                                 0

/***************************************************************************
 *IRQ - Interrupt enable vector
 ***************************************************************************/
/* SDS :: IRQ :: reserved0 [31:28] */
#define BCHP_SDS_IRQ_reserved0_MASK                                0xf0000000
#define BCHP_SDS_IRQ_reserved0_SHIFT                               28

/* SDS :: IRQ :: dafe_irqen [27:27] */
#define BCHP_SDS_IRQ_dafe_irqen_MASK                               0x08000000
#define BCHP_SDS_IRQ_dafe_irqen_SHIFT                              27

/* SDS :: IRQ :: state_change_irqen [26:26] */
#define BCHP_SDS_IRQ_state_change_irqen_MASK                       0x04000000
#define BCHP_SDS_IRQ_state_change_irqen_SHIFT                      26

/* SDS :: IRQ :: reacquire_irqen [25:25] */
#define BCHP_SDS_IRQ_reacquire_irqen_MASK                          0x02000000
#define BCHP_SDS_IRQ_reacquire_irqen_SHIFT                         25

/* SDS :: IRQ :: hpstate_irqen [24:24] */
#define BCHP_SDS_IRQ_hpstate_irqen_MASK                            0x01000000
#define BCHP_SDS_IRQ_hpstate_irqen_SHIFT                           24

/* SDS :: IRQ :: blenbp_irqen [23:23] */
#define BCHP_SDS_IRQ_blenbp_irqen_MASK                             0x00800000
#define BCHP_SDS_IRQ_blenbp_irqen_SHIFT                            23

/* SDS :: IRQ :: carslip_irqen [22:22] */
#define BCHP_SDS_IRQ_carslip_irqen_MASK                            0x00400000
#define BCHP_SDS_IRQ_carslip_irqen_SHIFT                           22

/* SDS :: IRQ :: timslip_irqen [21:21] */
#define BCHP_SDS_IRQ_timslip_irqen_MASK                            0x00200000
#define BCHP_SDS_IRQ_timslip_irqen_SHIFT                           21

/* SDS :: IRQ :: Peak_irqen [20:20] */
#define BCHP_SDS_IRQ_Peak_irqen_MASK                               0x00100000
#define BCHP_SDS_IRQ_Peak_irqen_SHIFT                              20

/* SDS :: IRQ :: timlock_irqen [19:19] */
#define BCHP_SDS_IRQ_timlock_irqen_MASK                            0x00080000
#define BCHP_SDS_IRQ_timlock_irqen_SHIFT                           19

/* SDS :: IRQ :: timloss_irqen [18:18] */
#define BCHP_SDS_IRQ_timloss_irqen_MASK                            0x00040000
#define BCHP_SDS_IRQ_timloss_irqen_SHIFT                           18

/* SDS :: IRQ :: carlock_irqen [17:17] */
#define BCHP_SDS_IRQ_carlock_irqen_MASK                            0x00020000
#define BCHP_SDS_IRQ_carlock_irqen_SHIFT                           17

/* SDS :: IRQ :: carloss_irqen [16:16] */
#define BCHP_SDS_IRQ_carloss_irqen_MASK                            0x00010000
#define BCHP_SDS_IRQ_carloss_irqen_SHIFT                           16

/* SDS :: IRQ :: reserved1 [15:12] */
#define BCHP_SDS_IRQ_reserved1_MASK                                0x0000f000
#define BCHP_SDS_IRQ_reserved1_SHIFT                               12

/* SDS :: IRQ :: dafe_int [11:11] */
#define BCHP_SDS_IRQ_dafe_int_MASK                                 0x00000800
#define BCHP_SDS_IRQ_dafe_int_SHIFT                                11

/* SDS :: IRQ :: state_change_int [10:10] */
#define BCHP_SDS_IRQ_state_change_int_MASK                         0x00000400
#define BCHP_SDS_IRQ_state_change_int_SHIFT                        10

/* SDS :: IRQ :: reacquire_int [09:09] */
#define BCHP_SDS_IRQ_reacquire_int_MASK                            0x00000200
#define BCHP_SDS_IRQ_reacquire_int_SHIFT                           9

/* SDS :: IRQ :: hpstate_int [08:08] */
#define BCHP_SDS_IRQ_hpstate_int_MASK                              0x00000100
#define BCHP_SDS_IRQ_hpstate_int_SHIFT                             8

/* SDS :: IRQ :: blenbp_int [07:07] */
#define BCHP_SDS_IRQ_blenbp_int_MASK                               0x00000080
#define BCHP_SDS_IRQ_blenbp_int_SHIFT                              7

/* SDS :: IRQ :: carslip_int [06:06] */
#define BCHP_SDS_IRQ_carslip_int_MASK                              0x00000040
#define BCHP_SDS_IRQ_carslip_int_SHIFT                             6

/* SDS :: IRQ :: timslip_int [05:05] */
#define BCHP_SDS_IRQ_timslip_int_MASK                              0x00000020
#define BCHP_SDS_IRQ_timslip_int_SHIFT                             5

/* SDS :: IRQ :: Peak_int [04:04] */
#define BCHP_SDS_IRQ_Peak_int_MASK                                 0x00000010
#define BCHP_SDS_IRQ_Peak_int_SHIFT                                4

/* SDS :: IRQ :: timlock_int [03:03] */
#define BCHP_SDS_IRQ_timlock_int_MASK                              0x00000008
#define BCHP_SDS_IRQ_timlock_int_SHIFT                             3

/* SDS :: IRQ :: timloss_int [02:02] */
#define BCHP_SDS_IRQ_timloss_int_MASK                              0x00000004
#define BCHP_SDS_IRQ_timloss_int_SHIFT                             2

/* SDS :: IRQ :: carlock_int [01:01] */
#define BCHP_SDS_IRQ_carlock_int_MASK                              0x00000002
#define BCHP_SDS_IRQ_carlock_int_SHIFT                             1

/* SDS :: IRQ :: carloss_int [00:00] */
#define BCHP_SDS_IRQ_carloss_int_MASK                              0x00000001
#define BCHP_SDS_IRQ_carloss_int_SHIFT                             0

/***************************************************************************
 *IRQMSK - Interrupt Mask
 ***************************************************************************/
/* SDS :: IRQMSK :: irqmsk4 [31:24] */
#define BCHP_SDS_IRQMSK_irqmsk4_MASK                               0xff000000
#define BCHP_SDS_IRQMSK_irqmsk4_SHIFT                              24

/* SDS :: IRQMSK :: irqmsk3 [23:16] */
#define BCHP_SDS_IRQMSK_irqmsk3_MASK                               0x00ff0000
#define BCHP_SDS_IRQMSK_irqmsk3_SHIFT                              16

/* SDS :: IRQMSK :: irqmsk2 [15:08] */
#define BCHP_SDS_IRQMSK_irqmsk2_MASK                               0x0000ff00
#define BCHP_SDS_IRQMSK_irqmsk2_SHIFT                              8

/* SDS :: IRQMSK :: irqmsk1 [07:00] */
#define BCHP_SDS_IRQMSK_irqmsk1_MASK                               0x000000ff
#define BCHP_SDS_IRQMSK_irqmsk1_SHIFT                              0

/***************************************************************************
 *IRQRST - Interrupt Status
 ***************************************************************************/
/* SDS :: IRQRST :: irqsts4 [31:24] */
#define BCHP_SDS_IRQRST_irqsts4_MASK                               0xff000000
#define BCHP_SDS_IRQRST_irqsts4_SHIFT                              24

/* SDS :: IRQRST :: irqsts3 [23:16] */
#define BCHP_SDS_IRQRST_irqsts3_MASK                               0x00ff0000
#define BCHP_SDS_IRQRST_irqsts3_SHIFT                              16

/* SDS :: IRQRST :: irqsts2 [15:08] */
#define BCHP_SDS_IRQRST_irqsts2_MASK                               0x0000ff00
#define BCHP_SDS_IRQRST_irqsts2_SHIFT                              8

/* SDS :: IRQRST :: irqsts1 [07:00] */
#define BCHP_SDS_IRQRST_irqsts1_MASK                               0x000000ff
#define BCHP_SDS_IRQRST_irqsts1_SHIFT                              0

/***************************************************************************
 *MGTH - Magnitude difference threshold between consecutive differential peaks
 ***************************************************************************/
/* SDS :: MGTH :: reserved0 [31:30] */
#define BCHP_SDS_MGTH_reserved0_MASK                               0xc0000000
#define BCHP_SDS_MGTH_reserved0_SHIFT                              30

/* SDS :: MGTH :: MAGDEL [29:16] */
#define BCHP_SDS_MGTH_MAGDEL_MASK                                  0x3fff0000
#define BCHP_SDS_MGTH_MAGDEL_SHIFT                                 16

/* SDS :: MGTH :: reserved1 [15:00] */
#define BCHP_SDS_MGTH_reserved1_MASK                               0x0000ffff
#define BCHP_SDS_MGTH_reserved1_SHIFT                              0

/***************************************************************************
 *MIICTX1 - MI2C TX Data Register 1
 ***************************************************************************/
/* SDS :: MIICTX1 :: tx1 [31:24] */
#define BCHP_SDS_MIICTX1_tx1_MASK                                  0xff000000
#define BCHP_SDS_MIICTX1_tx1_SHIFT                                 24

/* SDS :: MIICTX1 :: tx2 [23:16] */
#define BCHP_SDS_MIICTX1_tx2_MASK                                  0x00ff0000
#define BCHP_SDS_MIICTX1_tx2_SHIFT                                 16

/* SDS :: MIICTX1 :: tx3 [15:08] */
#define BCHP_SDS_MIICTX1_tx3_MASK                                  0x0000ff00
#define BCHP_SDS_MIICTX1_tx3_SHIFT                                 8

/* SDS :: MIICTX1 :: tx4 [07:00] */
#define BCHP_SDS_MIICTX1_tx4_MASK                                  0x000000ff
#define BCHP_SDS_MIICTX1_tx4_SHIFT                                 0

/***************************************************************************
 *MIICTX2 - MI2C TX Data Register 2
 ***************************************************************************/
/* SDS :: MIICTX2 :: tx5 [31:24] */
#define BCHP_SDS_MIICTX2_tx5_MASK                                  0xff000000
#define BCHP_SDS_MIICTX2_tx5_SHIFT                                 24

/* SDS :: MIICTX2 :: tx6 [23:16] */
#define BCHP_SDS_MIICTX2_tx6_MASK                                  0x00ff0000
#define BCHP_SDS_MIICTX2_tx6_SHIFT                                 16

/* SDS :: MIICTX2 :: tx7 [15:08] */
#define BCHP_SDS_MIICTX2_tx7_MASK                                  0x0000ff00
#define BCHP_SDS_MIICTX2_tx7_SHIFT                                 8

/* SDS :: MIICTX2 :: tx8 [07:00] */
#define BCHP_SDS_MIICTX2_tx8_MASK                                  0x000000ff
#define BCHP_SDS_MIICTX2_tx8_SHIFT                                 0

/***************************************************************************
 *MISC1 - TCMAX and TLMAX
 ***************************************************************************/
/* SDS :: MISC1 :: TCWMAX [31:16] */
#define BCHP_SDS_MISC1_TCWMAX_MASK                                 0xffff0000
#define BCHP_SDS_MISC1_TCWMAX_SHIFT                                16

/* SDS :: MISC1 :: TLWMAX [15:00] */
#define BCHP_SDS_MISC1_TLWMAX_MASK                                 0x0000ffff
#define BCHP_SDS_MISC1_TLWMAX_SHIFT                                0

/***************************************************************************
 *MISC2 - Equalizer insertion delay to line up 1 of N EARLY. Periodic one-of-n reset.
 ***************************************************************************/
/* SDS :: MISC2 :: reserved0 [31:29] */
#define BCHP_SDS_MISC2_reserved0_MASK                              0xe0000000
#define BCHP_SDS_MISC2_reserved0_SHIFT                             29

/* SDS :: MISC2 :: EQDLY [28:24] */
#define BCHP_SDS_MISC2_EQDLY_MASK                                  0x1f000000
#define BCHP_SDS_MISC2_EQDLY_SHIFT                                 24

/* SDS :: MISC2 :: MISC2 [23:00] */
#define BCHP_SDS_MISC2_MISC2_MASK                                  0x00ffffff
#define BCHP_SDS_MISC2_MISC2_SHIFT                                 0

/***************************************************************************
 *MSMAX - MSMMAX, MSNMAX
 ***************************************************************************/
/* SDS :: MSMAX :: MSMMAX [31:24] */
#define BCHP_SDS_MSMAX_MSMMAX_MASK                                 0xff000000
#define BCHP_SDS_MSMAX_MSMMAX_SHIFT                                24

/* SDS :: MSMAX :: MSNMAX [23:16] */
#define BCHP_SDS_MSMAX_MSNMAX_MASK                                 0x00ff0000
#define BCHP_SDS_MSMAX_MSNMAX_SHIFT                                16

/* SDS :: MSMAX :: reserved0 [15:00] */
#define BCHP_SDS_MSMAX_reserved0_MASK                              0x0000ffff
#define BCHP_SDS_MSMAX_reserved0_SHIFT                             0

/***************************************************************************
 *OFD - EQ off-baud sample delay
 ***************************************************************************/
/* SDS :: OFD :: off_baud_delay [31:28] */
#define BCHP_SDS_OFD_off_baud_delay_MASK                           0xf0000000
#define BCHP_SDS_OFD_off_baud_delay_SHIFT                          28

/* SDS :: OFD :: reserved0 [27:00] */
#define BCHP_SDS_OFD_reserved0_MASK                                0x0fffffff
#define BCHP_SDS_OFD_reserved0_SHIFT                               0

/***************************************************************************
 *OFNSEQ - 1 of N Sequence
 ***************************************************************************/
/* SDS :: OFNSEQ :: ONFNSEQ [31:00] */
#define BCHP_SDS_OFNSEQ_ONFNSEQ_MASK                               0xffffffff
#define BCHP_SDS_OFNSEQ_ONFNSEQ_SHIFT                              0

/***************************************************************************
 *OPLL - Output interface NCO clock rate numerator
 ***************************************************************************/
/* SDS :: OPLL :: numerator [31:00] */
#define BCHP_SDS_OPLL_numerator_MASK                               0xffffffff
#define BCHP_SDS_OPLL_numerator_SHIFT                              0

/***************************************************************************
 *OPLL2 - Output interface NCO clock rate delta
 ***************************************************************************/
/* SDS :: OPLL2 :: delta [31:00] */
#define BCHP_SDS_OPLL2_delta_MASK                                  0xffffffff
#define BCHP_SDS_OPLL2_delta_SHIFT                                 0

/***************************************************************************
 *OVRDSEL - HP Micro Override Selects
 ***************************************************************************/
/* SDS :: OVRDSEL :: EQFRZQOV [31:31] */
#define BCHP_SDS_OVRDSEL_EQFRZQOV_MASK                             0x80000000
#define BCHP_SDS_OVRDSEL_EQFRZQOV_SHIFT                            31

/* SDS :: OVRDSEL :: EQFRZIOV [30:30] */
#define BCHP_SDS_OVRDSEL_EQFRZIOV_MASK                             0x40000000
#define BCHP_SDS_OVRDSEL_EQFRZIOV_SHIFT                            30

/* SDS :: OVRDSEL :: EQRSTOV [29:29] */
#define BCHP_SDS_OVRDSEL_EQRSTOV_MASK                              0x20000000
#define BCHP_SDS_OVRDSEL_EQRSTOV_SHIFT                             29

/* SDS :: OVRDSEL :: EQFRZOV [28:28] */
#define BCHP_SDS_OVRDSEL_EQFRZOV_MASK                              0x10000000
#define BCHP_SDS_OVRDSEL_EQFRZOV_SHIFT                             28

/* SDS :: OVRDSEL :: VLCRSTOV [27:27] */
#define BCHP_SDS_OVRDSEL_VLCRSTOV_MASK                             0x08000000
#define BCHP_SDS_OVRDSEL_VLCRSTOV_SHIFT                            27

/* SDS :: OVRDSEL :: VLCFRZOV [26:26] */
#define BCHP_SDS_OVRDSEL_VLCFRZOV_MASK                             0x04000000
#define BCHP_SDS_OVRDSEL_VLCFRZOV_SHIFT                            26

/* SDS :: OVRDSEL :: VLCENOV [25:25] */
#define BCHP_SDS_OVRDSEL_VLCENOV_MASK                              0x02000000
#define BCHP_SDS_OVRDSEL_VLCENOV_SHIFT                             25

/* SDS :: OVRDSEL :: TLRSTOV [24:24] */
#define BCHP_SDS_OVRDSEL_TLRSTOV_MASK                              0x01000000
#define BCHP_SDS_OVRDSEL_TLRSTOV_SHIFT                             24

/* SDS :: OVRDSEL :: TLFRZOV [23:23] */
#define BCHP_SDS_OVRDSEL_TLFRZOV_MASK                              0x00800000
#define BCHP_SDS_OVRDSEL_TLFRZOV_SHIFT                             23

/* SDS :: OVRDSEL :: TLENOV [22:22] */
#define BCHP_SDS_OVRDSEL_TLENOV_MASK                               0x00400000
#define BCHP_SDS_OVRDSEL_TLENOV_SHIFT                              22

/* SDS :: OVRDSEL :: CLBRSTOV [21:21] */
#define BCHP_SDS_OVRDSEL_CLBRSTOV_MASK                             0x00200000
#define BCHP_SDS_OVRDSEL_CLBRSTOV_SHIFT                            21

/* SDS :: OVRDSEL :: CLBFRZOV [20:20] */
#define BCHP_SDS_OVRDSEL_CLBFRZOV_MASK                             0x00100000
#define BCHP_SDS_OVRDSEL_CLBFRZOV_SHIFT                            20

/* SDS :: OVRDSEL :: CLBENOV [19:19] */
#define BCHP_SDS_OVRDSEL_CLBENOV_MASK                              0x00080000
#define BCHP_SDS_OVRDSEL_CLBENOV_SHIFT                             19

/* SDS :: OVRDSEL :: CLFRSTOV [18:18] */
#define BCHP_SDS_OVRDSEL_CLFRSTOV_MASK                             0x00040000
#define BCHP_SDS_OVRDSEL_CLFRSTOV_SHIFT                            18

/* SDS :: OVRDSEL :: CLFFRZOV [17:17] */
#define BCHP_SDS_OVRDSEL_CLFFRZOV_MASK                             0x00020000
#define BCHP_SDS_OVRDSEL_CLFFRZOV_SHIFT                            17

/* SDS :: OVRDSEL :: CLFENOV [16:16] */
#define BCHP_SDS_OVRDSEL_CLFENOV_MASK                              0x00010000
#define BCHP_SDS_OVRDSEL_CLFENOV_SHIFT                             16

/* SDS :: OVRDSEL :: reserved0 [15:00] */
#define BCHP_SDS_OVRDSEL_reserved0_MASK                            0x0000ffff
#define BCHP_SDS_OVRDSEL_reserved0_SHIFT                           0

/***************************************************************************
 *SIMAX - Spectral Inversion M/N values
 ***************************************************************************/
/* SDS :: SIMAX :: SIMMAX [31:24] */
#define BCHP_SDS_SIMAX_SIMMAX_MASK                                 0xff000000
#define BCHP_SDS_SIMAX_SIMMAX_SHIFT                                24

/* SDS :: SIMAX :: SINMAX [23:16] */
#define BCHP_SDS_SIMAX_SINMAX_MASK                                 0x00ff0000
#define BCHP_SDS_SIMAX_SINMAX_SHIFT                                16

/* SDS :: SIMAX :: reserved0 [15:00] */
#define BCHP_SDS_SIMAX_reserved0_MASK                              0x0000ffff
#define BCHP_SDS_SIMAX_reserved0_SHIFT                             0

/***************************************************************************
 *SITHRSH - Spectral Inversion Thresholds
 ***************************************************************************/
/* SDS :: SITHRSH :: reserved0 [31:30] */
#define BCHP_SDS_SITHRSH_reserved0_MASK                            0xc0000000
#define BCHP_SDS_SITHRSH_reserved0_SHIFT                           30

/* SDS :: SITHRSH :: SPINV_THRESH1 [29:16] */
#define BCHP_SDS_SITHRSH_SPINV_THRESH1_MASK                        0x3fff0000
#define BCHP_SDS_SITHRSH_SPINV_THRESH1_SHIFT                       16

/* SDS :: SITHRSH :: reserved1 [15:14] */
#define BCHP_SDS_SITHRSH_reserved1_MASK                            0x0000c000
#define BCHP_SDS_SITHRSH_reserved1_SHIFT                           14

/* SDS :: SITHRSH :: SPINV_THRESH2 [13:00] */
#define BCHP_SDS_SITHRSH_SPINV_THRESH2_MASK                        0x00003fff
#define BCHP_SDS_SITHRSH_SPINV_THRESH2_SHIFT                       0

/***************************************************************************
 *FFOFF - Fine Frequency Offset
 ***************************************************************************/
/* SDS :: FFOFF :: FFOFF [31:08] */
#define BCHP_SDS_FFOFF_FFOFF_MASK                                  0xffffff00
#define BCHP_SDS_FFOFF_FFOFF_SHIFT                                 8

/* SDS :: FFOFF :: reserved0 [07:00] */
#define BCHP_SDS_FFOFF_reserved0_MASK                              0x000000ff
#define BCHP_SDS_FFOFF_reserved0_SHIFT                             0

/***************************************************************************
 *SISTEP - Spectral Inversion IF Step Size
 ***************************************************************************/
/* SDS :: SISTEP :: SPINV_STEP [31:08] */
#define BCHP_SDS_SISTEP_SPINV_STEP_MASK                            0xffffff00
#define BCHP_SDS_SISTEP_SPINV_STEP_SHIFT                           8

/* SDS :: SISTEP :: reserved0 [07:00] */
#define BCHP_SDS_SISTEP_reserved0_MASK                             0x000000ff
#define BCHP_SDS_SISTEP_reserved0_SHIFT                            0

/***************************************************************************
 *FFCOEF0 - Fine Frequency Coefficients 0-3
 ***************************************************************************/
/* SDS :: FFCOEF0 :: FFCOEF0 [31:24] */
#define BCHP_SDS_FFCOEF0_FFCOEF0_MASK                              0xff000000
#define BCHP_SDS_FFCOEF0_FFCOEF0_SHIFT                             24

/* SDS :: FFCOEF0 :: FFCOEF1 [23:16] */
#define BCHP_SDS_FFCOEF0_FFCOEF1_MASK                              0x00ff0000
#define BCHP_SDS_FFCOEF0_FFCOEF1_SHIFT                             16

/* SDS :: FFCOEF0 :: FFCOEF2 [15:08] */
#define BCHP_SDS_FFCOEF0_FFCOEF2_MASK                              0x0000ff00
#define BCHP_SDS_FFCOEF0_FFCOEF2_SHIFT                             8

/* SDS :: FFCOEF0 :: FFCOEF3 [07:00] */
#define BCHP_SDS_FFCOEF0_FFCOEF3_MASK                              0x000000ff
#define BCHP_SDS_FFCOEF0_FFCOEF3_SHIFT                             0

/***************************************************************************
 *FFCOEF1 - Fine Frequency Coefficients 4-7
 ***************************************************************************/
/* SDS :: FFCOEF1 :: FFCOEF4 [31:24] */
#define BCHP_SDS_FFCOEF1_FFCOEF4_MASK                              0xff000000
#define BCHP_SDS_FFCOEF1_FFCOEF4_SHIFT                             24

/* SDS :: FFCOEF1 :: FFCOEF5 [23:16] */
#define BCHP_SDS_FFCOEF1_FFCOEF5_MASK                              0x00ff0000
#define BCHP_SDS_FFCOEF1_FFCOEF5_SHIFT                             16

/* SDS :: FFCOEF1 :: FFCOEF6 [15:08] */
#define BCHP_SDS_FFCOEF1_FFCOEF6_MASK                              0x0000ff00
#define BCHP_SDS_FFCOEF1_FFCOEF6_SHIFT                             8

/* SDS :: FFCOEF1 :: FFCOEF7 [07:00] */
#define BCHP_SDS_FFCOEF1_FFCOEF7_MASK                              0x000000ff
#define BCHP_SDS_FFCOEF1_FFCOEF7_SHIFT                             0

/***************************************************************************
 *FFCOEF2 - Fine Frequency Coefficients 8-11
 ***************************************************************************/
/* SDS :: FFCOEF2 :: FFCOEF8 [31:24] */
#define BCHP_SDS_FFCOEF2_FFCOEF8_MASK                              0xff000000
#define BCHP_SDS_FFCOEF2_FFCOEF8_SHIFT                             24

/* SDS :: FFCOEF2 :: FFCOEF9 [23:16] */
#define BCHP_SDS_FFCOEF2_FFCOEF9_MASK                              0x00ff0000
#define BCHP_SDS_FFCOEF2_FFCOEF9_SHIFT                             16

/* SDS :: FFCOEF2 :: FFCOEF10 [15:08] */
#define BCHP_SDS_FFCOEF2_FFCOEF10_MASK                             0x0000ff00
#define BCHP_SDS_FFCOEF2_FFCOEF10_SHIFT                            8

/* SDS :: FFCOEF2 :: FFCOEF11 [07:00] */
#define BCHP_SDS_FFCOEF2_FFCOEF11_MASK                             0x000000ff
#define BCHP_SDS_FFCOEF2_FFCOEF11_SHIFT                            0

/***************************************************************************
 *FFCOEF3 - Fine Frequency Coefficients 12-15
 ***************************************************************************/
/* SDS :: FFCOEF3 :: FFCOEF12 [31:24] */
#define BCHP_SDS_FFCOEF3_FFCOEF12_MASK                             0xff000000
#define BCHP_SDS_FFCOEF3_FFCOEF12_SHIFT                            24

/* SDS :: FFCOEF3 :: FFCOEF13 [23:16] */
#define BCHP_SDS_FFCOEF3_FFCOEF13_MASK                             0x00ff0000
#define BCHP_SDS_FFCOEF3_FFCOEF13_SHIFT                            16

/* SDS :: FFCOEF3 :: FFCOEF14 [15:08] */
#define BCHP_SDS_FFCOEF3_FFCOEF14_MASK                             0x0000ff00
#define BCHP_SDS_FFCOEF3_FFCOEF14_SHIFT                            8

/* SDS :: FFCOEF3 :: FFCOEF15 [07:00] */
#define BCHP_SDS_FFCOEF3_FFCOEF15_MASK                             0x000000ff
#define BCHP_SDS_FFCOEF3_FFCOEF15_SHIFT                            0

/***************************************************************************
 *FFCOEF4 - Fine Frequency Coefficients 16-19
 ***************************************************************************/
/* SDS :: FFCOEF4 :: FFCOEF16 [31:24] */
#define BCHP_SDS_FFCOEF4_FFCOEF16_MASK                             0xff000000
#define BCHP_SDS_FFCOEF4_FFCOEF16_SHIFT                            24

/* SDS :: FFCOEF4 :: FFCOEF17 [23:16] */
#define BCHP_SDS_FFCOEF4_FFCOEF17_MASK                             0x00ff0000
#define BCHP_SDS_FFCOEF4_FFCOEF17_SHIFT                            16

/* SDS :: FFCOEF4 :: FFCOEF18 [15:08] */
#define BCHP_SDS_FFCOEF4_FFCOEF18_MASK                             0x0000ff00
#define BCHP_SDS_FFCOEF4_FFCOEF18_SHIFT                            8

/* SDS :: FFCOEF4 :: FFCOEF19 [07:00] */
#define BCHP_SDS_FFCOEF4_FFCOEF19_MASK                             0x000000ff
#define BCHP_SDS_FFCOEF4_FFCOEF19_SHIFT                            0

/***************************************************************************
 *FFCOEF5 - Fine Frequency Coefficients 20-23
 ***************************************************************************/
/* SDS :: FFCOEF5 :: FFCOEF20 [31:24] */
#define BCHP_SDS_FFCOEF5_FFCOEF20_MASK                             0xff000000
#define BCHP_SDS_FFCOEF5_FFCOEF20_SHIFT                            24

/* SDS :: FFCOEF5 :: FFCOEF21 [23:16] */
#define BCHP_SDS_FFCOEF5_FFCOEF21_MASK                             0x00ff0000
#define BCHP_SDS_FFCOEF5_FFCOEF21_SHIFT                            16

/* SDS :: FFCOEF5 :: FFCOEF22 [15:08] */
#define BCHP_SDS_FFCOEF5_FFCOEF22_MASK                             0x0000ff00
#define BCHP_SDS_FFCOEF5_FFCOEF22_SHIFT                            8

/* SDS :: FFCOEF5 :: FFCOEF23 [07:00] */
#define BCHP_SDS_FFCOEF5_FFCOEF23_MASK                             0x000000ff
#define BCHP_SDS_FFCOEF5_FFCOEF23_SHIFT                            0

/***************************************************************************
 *FFCOEF6 - Fine Frequency Coefficients 24-27
 ***************************************************************************/
/* SDS :: FFCOEF6 :: FFCOEF24 [31:24] */
#define BCHP_SDS_FFCOEF6_FFCOEF24_MASK                             0xff000000
#define BCHP_SDS_FFCOEF6_FFCOEF24_SHIFT                            24

/* SDS :: FFCOEF6 :: FFCOEF25 [23:16] */
#define BCHP_SDS_FFCOEF6_FFCOEF25_MASK                             0x00ff0000
#define BCHP_SDS_FFCOEF6_FFCOEF25_SHIFT                            16

/* SDS :: FFCOEF6 :: FFCOEF26 [15:08] */
#define BCHP_SDS_FFCOEF6_FFCOEF26_MASK                             0x0000ff00
#define BCHP_SDS_FFCOEF6_FFCOEF26_SHIFT                            8

/* SDS :: FFCOEF6 :: FFCOEF27 [07:00] */
#define BCHP_SDS_FFCOEF6_FFCOEF27_MASK                             0x000000ff
#define BCHP_SDS_FFCOEF6_FFCOEF27_SHIFT                            0

/***************************************************************************
 *PEST - IQ Imbalance Phase Integrator Value
 ***************************************************************************/
/* SDS :: PEST :: reserved0 [31:30] */
#define BCHP_SDS_PEST_reserved0_MASK                               0xc0000000
#define BCHP_SDS_PEST_reserved0_SHIFT                              30

/* SDS :: PEST :: iq_phs_int [29:08] */
#define BCHP_SDS_PEST_iq_phs_int_MASK                              0x3fffff00
#define BCHP_SDS_PEST_iq_phs_int_SHIFT                             8

/* SDS :: PEST :: reserved1 [07:00] */
#define BCHP_SDS_PEST_reserved1_MASK                               0x000000ff
#define BCHP_SDS_PEST_reserved1_SHIFT                              0

/***************************************************************************
 *PHDIV1 - Phase offset divider 1 and 2
 ***************************************************************************/
/* SDS :: PHDIV1 :: reserved0 [31:30] */
#define BCHP_SDS_PHDIV1_reserved0_MASK                             0xc0000000
#define BCHP_SDS_PHDIV1_reserved0_SHIFT                            30

/* SDS :: PHDIV1 :: PHDIV1 [29:16] */
#define BCHP_SDS_PHDIV1_PHDIV1_MASK                                0x3fff0000
#define BCHP_SDS_PHDIV1_PHDIV1_SHIFT                               16

/* SDS :: PHDIV1 :: reserved1 [15:14] */
#define BCHP_SDS_PHDIV1_reserved1_MASK                             0x0000c000
#define BCHP_SDS_PHDIV1_reserved1_SHIFT                            14

/* SDS :: PHDIV1 :: PHDIV2 [13:00] */
#define BCHP_SDS_PHDIV1_PHDIV2_MASK                                0x00003fff
#define BCHP_SDS_PHDIV1_PHDIV2_SHIFT                               0

/***************************************************************************
 *PHDIV2 - Phase offset divider 3
 ***************************************************************************/
/* SDS :: PHDIV2 :: reserved0 [31:30] */
#define BCHP_SDS_PHDIV2_reserved0_MASK                             0xc0000000
#define BCHP_SDS_PHDIV2_reserved0_SHIFT                            30

/* SDS :: PHDIV2 :: PHDIV3 [29:16] */
#define BCHP_SDS_PHDIV2_PHDIV3_MASK                                0x3fff0000
#define BCHP_SDS_PHDIV2_PHDIV3_SHIFT                               16

/* SDS :: PHDIV2 :: reserved1 [15:00] */
#define BCHP_SDS_PHDIV2_reserved1_MASK                             0x0000ffff
#define BCHP_SDS_PHDIV2_reserved1_SHIFT                            0

/***************************************************************************
 *PLC - 1st set of back carrier loop linear and integrator coefficients and scaling values
 ***************************************************************************/
/* SDS :: PLC :: reserved0 [31:28] */
#define BCHP_SDS_PLC_reserved0_MASK                                0xf0000000
#define BCHP_SDS_PLC_reserved0_SHIFT                               28

/* SDS :: PLC :: clb_int_scale0 [27:24] */
#define BCHP_SDS_PLC_clb_int_scale0_MASK                           0x0f000000
#define BCHP_SDS_PLC_clb_int_scale0_SHIFT                          24

/* SDS :: PLC :: reserved1 [23:22] */
#define BCHP_SDS_PLC_reserved1_MASK                                0x00c00000
#define BCHP_SDS_PLC_reserved1_SHIFT                               22

/* SDS :: PLC :: clb_int_coeff0 [21:16] */
#define BCHP_SDS_PLC_clb_int_coeff0_MASK                           0x003f0000
#define BCHP_SDS_PLC_clb_int_coeff0_SHIFT                          16

/* SDS :: PLC :: reserved2 [15:11] */
#define BCHP_SDS_PLC_reserved2_MASK                                0x0000f800
#define BCHP_SDS_PLC_reserved2_SHIFT                               11

/* SDS :: PLC :: clb_lin_scale0 [10:08] */
#define BCHP_SDS_PLC_clb_lin_scale0_MASK                           0x00000700
#define BCHP_SDS_PLC_clb_lin_scale0_SHIFT                          8

/* SDS :: PLC :: reserved3 [07:06] */
#define BCHP_SDS_PLC_reserved3_MASK                                0x000000c0
#define BCHP_SDS_PLC_reserved3_SHIFT                               6

/* SDS :: PLC :: clb_lin_coeff0 [05:00] */
#define BCHP_SDS_PLC_clb_lin_coeff0_MASK                           0x0000003f
#define BCHP_SDS_PLC_clb_lin_coeff0_SHIFT                          0

/***************************************************************************
 *PLC1 - 2nd set of back carrier loop linear and integrator coefficients and scaling values
 ***************************************************************************/
/* SDS :: PLC1 :: reserved0 [31:28] */
#define BCHP_SDS_PLC1_reserved0_MASK                               0xf0000000
#define BCHP_SDS_PLC1_reserved0_SHIFT                              28

/* SDS :: PLC1 :: clb_int_scale1 [27:24] */
#define BCHP_SDS_PLC1_clb_int_scale1_MASK                          0x0f000000
#define BCHP_SDS_PLC1_clb_int_scale1_SHIFT                         24

/* SDS :: PLC1 :: reserved1 [23:22] */
#define BCHP_SDS_PLC1_reserved1_MASK                               0x00c00000
#define BCHP_SDS_PLC1_reserved1_SHIFT                              22

/* SDS :: PLC1 :: clb_int_coeff1 [21:16] */
#define BCHP_SDS_PLC1_clb_int_coeff1_MASK                          0x003f0000
#define BCHP_SDS_PLC1_clb_int_coeff1_SHIFT                         16

/* SDS :: PLC1 :: reserved2 [15:11] */
#define BCHP_SDS_PLC1_reserved2_MASK                               0x0000f800
#define BCHP_SDS_PLC1_reserved2_SHIFT                              11

/* SDS :: PLC1 :: clb_lin_scale1 [10:08] */
#define BCHP_SDS_PLC1_clb_lin_scale1_MASK                          0x00000700
#define BCHP_SDS_PLC1_clb_lin_scale1_SHIFT                         8

/* SDS :: PLC1 :: reserved3 [07:06] */
#define BCHP_SDS_PLC1_reserved3_MASK                               0x000000c0
#define BCHP_SDS_PLC1_reserved3_SHIFT                              6

/* SDS :: PLC1 :: clb_lin_coeff1 [05:00] */
#define BCHP_SDS_PLC1_clb_lin_coeff1_MASK                          0x0000003f
#define BCHP_SDS_PLC1_clb_lin_coeff1_SHIFT                         0

/***************************************************************************
 *PLCTL - Pilot Control
 ***************************************************************************/
/* SDS :: PLCTL :: PLTINT [31:16] */
#define BCHP_SDS_PLCTL_PLTINT_MASK                                 0xffff0000
#define BCHP_SDS_PLCTL_PLTINT_SHIFT                                16

/* SDS :: PLCTL :: PLTLEN [15:08] */
#define BCHP_SDS_PLCTL_PLTLEN_MASK                                 0x0000ff00
#define BCHP_SDS_PLCTL_PLTLEN_SHIFT                                8

/* SDS :: PLCTL :: PLTCNT [07:00] */
#define BCHP_SDS_PLCTL_PLTCNT_MASK                                 0x000000ff
#define BCHP_SDS_PLCTL_PLTCNT_SHIFT                                0

/***************************************************************************
 *PLI - Back carrier loop integrator value
 ***************************************************************************/
/* SDS :: PLI :: clf_int [31:00] */
#define BCHP_SDS_PLI_clf_int_MASK                                  0xffffffff
#define BCHP_SDS_PLI_clf_int_SHIFT                                 0

/***************************************************************************
 *PLPA - Back carrier loop phase accumulator value
 ***************************************************************************/
/* SDS :: PLPA :: reserved0 [31:26] */
#define BCHP_SDS_PLPA_reserved0_MASK                               0xfc000000
#define BCHP_SDS_PLPA_reserved0_SHIFT                              26

/* SDS :: PLPA :: clb_pa [25:00] */
#define BCHP_SDS_PLPA_clb_pa_MASK                                  0x03ffffff
#define BCHP_SDS_PLPA_clb_pa_SHIFT                                 0

/***************************************************************************
 *PLSW - Back carrier loop sweep rate
 ***************************************************************************/
/* SDS :: PLSW :: reserved0 [31:30] */
#define BCHP_SDS_PLSW_reserved0_MASK                               0xc0000000
#define BCHP_SDS_PLSW_reserved0_SHIFT                              30

/* SDS :: PLSW :: clb_sweep [29:00] */
#define BCHP_SDS_PLSW_clb_sweep_MASK                               0x3fffffff
#define BCHP_SDS_PLSW_clb_sweep_SHIFT                              0

/***************************************************************************
 *PLTD - Back carrier loop frequency detector threshold
 ***************************************************************************/
/* SDS :: PLTD :: clb_thresh [31:24] */
#define BCHP_SDS_PLTD_clb_thresh_MASK                              0xff000000
#define BCHP_SDS_PLTD_clb_thresh_SHIFT                             24

/* SDS :: PLTD :: reserved0 [23:00] */
#define BCHP_SDS_PLTD_reserved0_MASK                               0x00ffffff
#define BCHP_SDS_PLTD_reserved0_SHIFT                              0

/***************************************************************************
 *PSMAX - PSMMAX, PSNMAX
 ***************************************************************************/
/* SDS :: PSMAX :: PSMMAX [31:24] */
#define BCHP_SDS_PSMAX_PSMMAX_MASK                                 0xff000000
#define BCHP_SDS_PSMAX_PSMMAX_SHIFT                                24

/* SDS :: PSMAX :: PSNMAX [23:16] */
#define BCHP_SDS_PSMAX_PSNMAX_MASK                                 0x00ff0000
#define BCHP_SDS_PSMAX_PSNMAX_SHIFT                                16

/* SDS :: PSMAX :: reserved0 [15:00] */
#define BCHP_SDS_PSMAX_reserved0_MASK                              0x0000ffff
#define BCHP_SDS_PSMAX_reserved0_SHIFT                             0

/***************************************************************************
 *HDRD - HP Header Symbol I,Q
 ***************************************************************************/
/* SDS :: HDRD :: i_hdrd [31:24] */
#define BCHP_SDS_HDRD_i_hdrd_MASK                                  0xff000000
#define BCHP_SDS_HDRD_i_hdrd_SHIFT                                 24

/* SDS :: HDRD :: q_hdrd [23:16] */
#define BCHP_SDS_HDRD_q_hdrd_MASK                                  0x00ff0000
#define BCHP_SDS_HDRD_q_hdrd_SHIFT                                 16

/* SDS :: HDRD :: reserved0 [15:12] */
#define BCHP_SDS_HDRD_reserved0_MASK                               0x0000f000
#define BCHP_SDS_HDRD_reserved0_SHIFT                              12

/* SDS :: HDRD :: hdr_capture_rcv_lock [11:11] */
#define BCHP_SDS_HDRD_hdr_capture_rcv_lock_MASK                    0x00000800
#define BCHP_SDS_HDRD_hdr_capture_rcv_lock_SHIFT                   11

/* SDS :: HDRD :: hdr_capture_req [10:10] */
#define BCHP_SDS_HDRD_hdr_capture_req_MASK                         0x00000400
#define BCHP_SDS_HDRD_hdr_capture_req_SHIFT                        10

/* SDS :: HDRD :: rcv_lock [09:09] */
#define BCHP_SDS_HDRD_rcv_lock_MASK                                0x00000200
#define BCHP_SDS_HDRD_rcv_lock_SHIFT                               9

/* SDS :: HDRD :: header_ready [08:08] */
#define BCHP_SDS_HDRD_header_ready_MASK                            0x00000100
#define BCHP_SDS_HDRD_header_ready_SHIFT                           8

/* SDS :: HDRD :: reserved1 [07:00] */
#define BCHP_SDS_HDRD_reserved1_MASK                               0x000000ff
#define BCHP_SDS_HDRD_reserved1_SHIFT                              0

/***************************************************************************
 *HDRA - HP Header Symbol Memory Address
 ***************************************************************************/
/* SDS :: HDRA :: reserved0 [31:31] */
#define BCHP_SDS_HDRA_reserved0_MASK                               0x80000000
#define BCHP_SDS_HDRA_reserved0_SHIFT                              31

/* SDS :: HDRA :: reserved_for_eco1 [30:30] */
#define BCHP_SDS_HDRA_reserved_for_eco1_MASK                       0x40000000
#define BCHP_SDS_HDRA_reserved_for_eco1_SHIFT                      30

/* SDS :: HDRA :: hdra [29:24] */
#define BCHP_SDS_HDRA_hdra_MASK                                    0x3f000000
#define BCHP_SDS_HDRA_hdra_SHIFT                                   24

/* SDS :: HDRA :: reserved2 [23:17] */
#define BCHP_SDS_HDRA_reserved2_MASK                               0x00fe0000
#define BCHP_SDS_HDRA_reserved2_SHIFT                              17

/* SDS :: HDRA :: hdr_capture_req [16:16] */
#define BCHP_SDS_HDRA_hdr_capture_req_MASK                         0x00010000
#define BCHP_SDS_HDRA_hdr_capture_req_SHIFT                        16

/* SDS :: HDRA :: reserved3 [15:00] */
#define BCHP_SDS_HDRA_reserved3_MASK                               0x0000ffff
#define BCHP_SDS_HDRA_reserved3_SHIFT                              0

/***************************************************************************
 *FRF4 - Carrier frequency offset value calculated by DAFE during receiver locked state
 ***************************************************************************/
/* SDS :: FRF4 :: freq_offset4 [31:08] */
#define BCHP_SDS_FRF4_freq_offset4_MASK                            0xffffff00
#define BCHP_SDS_FRF4_freq_offset4_SHIFT                           8

/* SDS :: FRF4 :: reserved0 [07:00] */
#define BCHP_SDS_FRF4_reserved0_MASK                               0x000000ff
#define BCHP_SDS_FRF4_reserved0_SHIFT                              0

/***************************************************************************
 *PVMAX - PVMMAX, PVNMAX
 ***************************************************************************/
/* SDS :: PVMAX :: PVMMAX [31:24] */
#define BCHP_SDS_PVMAX_PVMMAX_MASK                                 0xff000000
#define BCHP_SDS_PVMAX_PVMMAX_SHIFT                                24

/* SDS :: PVMAX :: PVNMAX [23:16] */
#define BCHP_SDS_PVMAX_PVNMAX_MASK                                 0x00ff0000
#define BCHP_SDS_PVMAX_PVNMAX_SHIFT                                16

/* SDS :: PVMAX :: reserved0 [15:00] */
#define BCHP_SDS_PVMAX_reserved0_MASK                              0x0000ffff
#define BCHP_SDS_PVMAX_reserved0_SHIFT                             0

/***************************************************************************
 *Q15T - Quiet 15ms and auto control word timing
 ***************************************************************************/
/* SDS :: Q15T :: Q15TIM [31:16] */
#define BCHP_SDS_Q15T_Q15TIM_MASK                                  0xffff0000
#define BCHP_SDS_Q15T_Q15TIM_SHIFT                                 16

/* SDS :: Q15T :: reserved0 [15:14] */
#define BCHP_SDS_Q15T_reserved0_MASK                               0x0000c000
#define BCHP_SDS_Q15T_reserved0_SHIFT                              14

/* SDS :: Q15T :: ACWTIM [13:00] */
#define BCHP_SDS_Q15T_ACWTIM_MASK                                  0x00003fff
#define BCHP_SDS_Q15T_ACWTIM_SHIFT                                 0

/***************************************************************************
 *QPSK - QPSK hard decision level
 ***************************************************************************/
/* SDS :: QPSK :: reserved0 [31:26] */
#define BCHP_SDS_QPSK_reserved0_MASK                               0xfc000000
#define BCHP_SDS_QPSK_reserved0_SHIFT                              26

/* SDS :: QPSK :: qpsk_lvl [25:16] */
#define BCHP_SDS_QPSK_qpsk_lvl_MASK                                0x03ff0000
#define BCHP_SDS_QPSK_qpsk_lvl_SHIFT                               16

/* SDS :: QPSK :: reserved1 [15:00] */
#define BCHP_SDS_QPSK_reserved1_MASK                               0x0000ffff
#define BCHP_SDS_QPSK_reserved1_SHIFT                              0

/***************************************************************************
 *RBDT - RX low duty min and bit timing
 ***************************************************************************/
/* SDS :: RBDT :: reserved0 [31:28] */
#define BCHP_SDS_RBDT_reserved0_MASK                               0xf0000000
#define BCHP_SDS_RBDT_reserved0_SHIFT                              28

/* SDS :: RBDT :: RLDMIT [27:16] */
#define BCHP_SDS_RBDT_RLDMIT_MASK                                  0x0fff0000
#define BCHP_SDS_RBDT_RLDMIT_SHIFT                                 16

/* SDS :: RBDT :: reserved1 [15:12] */
#define BCHP_SDS_RBDT_reserved1_MASK                               0x0000f000
#define BCHP_SDS_RBDT_reserved1_SHIFT                              12

/* SDS :: RBDT :: RXBITT [11:00] */
#define BCHP_SDS_RBDT_RXBITT_MASK                                  0x00000fff
#define BCHP_SDS_RBDT_RXBITT_SHIFT                                 0

/***************************************************************************
 *RERT - RX end reply timing and voltage top/bottom levels
 ***************************************************************************/
/* SDS :: RERT :: RXERTI [31:16] */
#define BCHP_SDS_RERT_RXERTI_MASK                                  0xffff0000
#define BCHP_SDS_RERT_RXERTI_SHIFT                                 16

/* SDS :: RERT :: VTOP [15:08] */
#define BCHP_SDS_RERT_VTOP_MASK                                    0x0000ff00
#define BCHP_SDS_RERT_VTOP_SHIFT                                   8

/* SDS :: RERT :: VBOT [07:00] */
#define BCHP_SDS_RERT_VBOT_MASK                                    0x000000ff
#define BCHP_SDS_RERT_VBOT_SHIFT                                   0

/***************************************************************************
 *RLMAX - RLMMAX, RLNMAX
 ***************************************************************************/
/* SDS :: RLMAX :: RLMMAX [31:24] */
#define BCHP_SDS_RLMAX_RLMMAX_MASK                                 0xff000000
#define BCHP_SDS_RLMAX_RLMMAX_SHIFT                                24

/* SDS :: RLMAX :: RLNMAX [23:16] */
#define BCHP_SDS_RLMAX_RLNMAX_MASK                                 0x00ff0000
#define BCHP_SDS_RLMAX_RLNMAX_SHIFT                                16

/* SDS :: RLMAX :: reserved0 [15:00] */
#define BCHP_SDS_RLMAX_reserved0_MASK                              0x0000ffff
#define BCHP_SDS_RLMAX_reserved0_SHIFT                             0

/***************************************************************************
 *RTDC1 - RX clip thresholds and testport control
 ***************************************************************************/
/* SDS :: RTDC1 :: clip_hi_thresh [31:24] */
#define BCHP_SDS_RTDC1_clip_hi_thresh_MASK                         0xff000000
#define BCHP_SDS_RTDC1_clip_hi_thresh_SHIFT                        24

/* SDS :: RTDC1 :: clip_lo_thresh [23:16] */
#define BCHP_SDS_RTDC1_clip_lo_thresh_MASK                         0x00ff0000
#define BCHP_SDS_RTDC1_clip_lo_thresh_SHIFT                        16

/* SDS :: RTDC1 :: adc_byp [15:15] */
#define BCHP_SDS_RTDC1_adc_byp_MASK                                0x00008000
#define BCHP_SDS_RTDC1_adc_byp_SHIFT                               15

/* SDS :: RTDC1 :: reserved0 [14:13] */
#define BCHP_SDS_RTDC1_reserved0_MASK                              0x00006000
#define BCHP_SDS_RTDC1_reserved0_SHIFT                             13

/* SDS :: RTDC1 :: tp_out_sel [12:08] */
#define BCHP_SDS_RTDC1_tp_out_sel_MASK                             0x00001f00
#define BCHP_SDS_RTDC1_tp_out_sel_SHIFT                            8

/* SDS :: RTDC1 :: reserved1 [07:02] */
#define BCHP_SDS_RTDC1_reserved1_MASK                              0x000000fc
#define BCHP_SDS_RTDC1_reserved1_SHIFT                             2

/* SDS :: RTDC1 :: fifo_overflow [01:01] */
#define BCHP_SDS_RTDC1_fifo_overflow_MASK                          0x00000002
#define BCHP_SDS_RTDC1_fifo_overflow_SHIFT                         1

/* SDS :: RTDC1 :: fifo_underflow [00:00] */
#define BCHP_SDS_RTDC1_fifo_underflow_MASK                         0x00000001
#define BCHP_SDS_RTDC1_fifo_underflow_SHIFT                        0

/***************************************************************************
 *RTDC2 - RX noise integration control
 ***************************************************************************/
/* SDS :: RTDC2 :: noise_intg_data [31:16] */
#define BCHP_SDS_RTDC2_noise_intg_data_MASK                        0xffff0000
#define BCHP_SDS_RTDC2_noise_intg_data_SHIFT                       16

/* SDS :: RTDC2 :: reserved0 [15:11] */
#define BCHP_SDS_RTDC2_reserved0_MASK                              0x0000f800
#define BCHP_SDS_RTDC2_reserved0_SHIFT                             11

/* SDS :: RTDC2 :: noise_lpf_alpha [10:08] */
#define BCHP_SDS_RTDC2_noise_lpf_alpha_MASK                        0x00000700
#define BCHP_SDS_RTDC2_noise_lpf_alpha_SHIFT                       8

/* SDS :: RTDC2 :: reserved1 [07:04] */
#define BCHP_SDS_RTDC2_reserved1_MASK                              0x000000f0
#define BCHP_SDS_RTDC2_reserved1_SHIFT                             4

/* SDS :: RTDC2 :: min_noise_int [03:00] */
#define BCHP_SDS_RTDC2_min_noise_int_MASK                          0x0000000f
#define BCHP_SDS_RTDC2_min_noise_int_SHIFT                         0

/***************************************************************************
 *RXBT - RX bit max/min timing
 ***************************************************************************/
/* SDS :: RXBT :: reserved0 [31:28] */
#define BCHP_SDS_RXBT_reserved0_MASK                               0xf0000000
#define BCHP_SDS_RXBT_reserved0_SHIFT                              28

/* SDS :: RXBT :: RXBMAT [27:16] */
#define BCHP_SDS_RXBT_RXBMAT_MASK                                  0x0fff0000
#define BCHP_SDS_RXBT_RXBMAT_SHIFT                                 16

/* SDS :: RXBT :: reserved1 [15:12] */
#define BCHP_SDS_RXBT_reserved1_MASK                               0x0000f000
#define BCHP_SDS_RXBT_reserved1_SHIFT                              12

/* SDS :: RXBT :: RXBMIT [11:00] */
#define BCHP_SDS_RXBT_RXBMIT_MASK                                  0x00000fff
#define BCHP_SDS_RXBT_RXBMIT_SHIFT                                 0

/***************************************************************************
 *RXRT - RX max cycle and reply timing
 ***************************************************************************/
/* SDS :: RXRT :: RXMCTI [31:24] */
#define BCHP_SDS_RXRT_RXMCTI_MASK                                  0xff000000
#define BCHP_SDS_RXRT_RXMCTI_SHIFT                                 24

/* SDS :: RXRT :: reserved0 [23:20] */
#define BCHP_SDS_RXRT_reserved0_MASK                               0x00f00000
#define BCHP_SDS_RXRT_reserved0_SHIFT                              20

/* SDS :: RXRT :: RXRTIM [19:00] */
#define BCHP_SDS_RXRT_RXRTIM_MASK                                  0x000fffff
#define BCHP_SDS_RXRT_RXRTIM_SHIFT                                 0

/***************************************************************************
 *SCIC - CIC2 threshold and majority vote control
 ***************************************************************************/
/* SDS :: SCIC :: thresh_cic2 [31:24] */
#define BCHP_SDS_SCIC_thresh_cic2_MASK                             0xff000000
#define BCHP_SDS_SCIC_thresh_cic2_SHIFT                            24

/* SDS :: SCIC :: min_thresh_cic2 [23:16] */
#define BCHP_SDS_SCIC_min_thresh_cic2_MASK                         0x00ff0000
#define BCHP_SDS_SCIC_min_thresh_cic2_SHIFT                        16

/* SDS :: SCIC :: reserved0 [15:13] */
#define BCHP_SDS_SCIC_reserved0_MASK                               0x0000e000
#define BCHP_SDS_SCIC_reserved0_SHIFT                              13

/* SDS :: SCIC :: m2_maj_vote [12:08] */
#define BCHP_SDS_SCIC_m2_maj_vote_MASK                             0x00001f00
#define BCHP_SDS_SCIC_m2_maj_vote_SHIFT                            8

/* SDS :: SCIC :: reserved1 [07:05] */
#define BCHP_SDS_SCIC_reserved1_MASK                               0x000000e0
#define BCHP_SDS_SCIC_reserved1_SHIFT                              5

/* SDS :: SCIC :: n2_maj_vote [04:00] */
#define BCHP_SDS_SCIC_n2_maj_vote_MASK                             0x0000001f
#define BCHP_SDS_SCIC_n2_maj_vote_SHIFT                            0

/***************************************************************************
 *SFTDLY - SFTDLY
 ***************************************************************************/
/* SDS :: SFTDLY :: reserved0 [31:18] */
#define BCHP_SDS_SFTDLY_reserved0_MASK                             0xfffc0000
#define BCHP_SDS_SFTDLY_reserved0_SHIFT                            18

/* SDS :: SFTDLY :: sft_dly_byp [17:17] */
#define BCHP_SDS_SFTDLY_sft_dly_byp_MASK                           0x00020000
#define BCHP_SDS_SFTDLY_sft_dly_byp_SHIFT                          17

/* SDS :: SFTDLY :: sft_dly_insel [16:16] */
#define BCHP_SDS_SFTDLY_sft_dly_insel_MASK                         0x00010000
#define BCHP_SDS_SFTDLY_sft_dly_insel_SHIFT                        16

/* SDS :: SFTDLY :: reserved1 [15:13] */
#define BCHP_SDS_SFTDLY_reserved1_MASK                             0x0000e000
#define BCHP_SDS_SFTDLY_reserved1_SHIFT                            13

/* SDS :: SFTDLY :: delay_overwrite [12:12] */
#define BCHP_SDS_SFTDLY_delay_overwrite_MASK                       0x00001000
#define BCHP_SDS_SFTDLY_delay_overwrite_SHIFT                      12

/* SDS :: SFTDLY :: reserved2 [11:11] */
#define BCHP_SDS_SFTDLY_reserved2_MASK                             0x00000800
#define BCHP_SDS_SFTDLY_reserved2_SHIFT                            11

/* SDS :: SFTDLY :: delay_micro [10:00] */
#define BCHP_SDS_SFTDLY_delay_micro_MASK                           0x000007ff
#define BCHP_SDS_SFTDLY_delay_micro_SHIFT                          0

/***************************************************************************
 *SLEW - Slew rate control and TOA to TOD timing
 ***************************************************************************/
/* SDS :: SLEW :: VSLEWR1 [31:24] */
#define BCHP_SDS_SLEW_VSLEWR1_MASK                                 0xff000000
#define BCHP_SDS_SLEW_VSLEWR1_SHIFT                                24

/* SDS :: SLEW :: VSLEWF1 [23:16] */
#define BCHP_SDS_SLEW_VSLEWF1_MASK                                 0x00ff0000
#define BCHP_SDS_SLEW_VSLEWF1_SHIFT                                16

/* SDS :: SLEW :: reserved0 [15:11] */
#define BCHP_SDS_SLEW_reserved0_MASK                               0x0000f800
#define BCHP_SDS_SLEW_reserved0_SHIFT                              11

/* SDS :: SLEW :: TOA2TODT [10:00] */
#define BCHP_SDS_SLEW_TOA2TODT_MASK                                0x000007ff
#define BCHP_SDS_SLEW_TOA2TODT_SHIFT                               0

/***************************************************************************
 *SNRE - SNR Estimate.
 ***************************************************************************/
/* SDS :: SNRE :: snr_est [31:00] */
#define BCHP_SDS_SNRE_snr_est_MASK                                 0xffffffff
#define BCHP_SDS_SNRE_snr_est_SHIFT                                0

/***************************************************************************
 *SNRHT - SNR Estimator high threshold.
 ***************************************************************************/
/* SDS :: SNRHT :: snr_thrh [31:00] */
#define BCHP_SDS_SNRHT_snr_thrh_MASK                               0xffffffff
#define BCHP_SDS_SNRHT_snr_thrh_SHIFT                              0

/***************************************************************************
 *SNRLT - SNR Estimator low threshold.
 ***************************************************************************/
/* SDS :: SNRLT :: snr_thrl [31:00] */
#define BCHP_SDS_SNRLT_snr_thrl_MASK                               0xffffffff
#define BCHP_SDS_SNRLT_snr_thrl_SHIFT                              0

/***************************************************************************
 *TCMAX - TCMMAX, TCNMAX
 ***************************************************************************/
/* SDS :: TCMAX :: TCMMAX [31:24] */
#define BCHP_SDS_TCMAX_TCMMAX_MASK                                 0xff000000
#define BCHP_SDS_TCMAX_TCMMAX_SHIFT                                24

/* SDS :: TCMAX :: TCNMAX [23:16] */
#define BCHP_SDS_TCMAX_TCNMAX_MASK                                 0x00ff0000
#define BCHP_SDS_TCMAX_TCNMAX_SHIFT                                16

/* SDS :: TCMAX :: TCKMAX [15:08] */
#define BCHP_SDS_TCMAX_TCKMAX_MASK                                 0x0000ff00
#define BCHP_SDS_TCMAX_TCKMAX_SHIFT                                8

/* SDS :: TCMAX :: TCEMAX [07:00] */
#define BCHP_SDS_TCMAX_TCEMAX_MASK                                 0x000000ff
#define BCHP_SDS_TCMAX_TCEMAX_SHIFT                                0

/***************************************************************************
 *TCTL - TOA/TOD control
 ***************************************************************************/
/* SDS :: TCTL :: toa_conf_timeout [31:24] */
#define BCHP_SDS_TCTL_toa_conf_timeout_MASK                        0xff000000
#define BCHP_SDS_TCTL_toa_conf_timeout_SHIFT                       24

/* SDS :: TCTL :: first_bit_chk_en [23:23] */
#define BCHP_SDS_TCTL_first_bit_chk_en_MASK                        0x00800000
#define BCHP_SDS_TCTL_first_bit_chk_en_SHIFT                       23

/* SDS :: TCTL :: second_bit_chk_en [22:22] */
#define BCHP_SDS_TCTL_second_bit_chk_en_MASK                       0x00400000
#define BCHP_SDS_TCTL_second_bit_chk_en_SHIFT                      22

/* SDS :: TCTL :: freq_det_en [21:21] */
#define BCHP_SDS_TCTL_freq_det_en_MASK                             0x00200000
#define BCHP_SDS_TCTL_freq_det_en_SHIFT                            21

/* SDS :: TCTL :: peak_search_start [20:20] */
#define BCHP_SDS_TCTL_peak_search_start_MASK                       0x00100000
#define BCHP_SDS_TCTL_peak_search_start_SHIFT                      20

/* SDS :: TCTL :: tod_conf_timer [19:16] */
#define BCHP_SDS_TCTL_tod_conf_timer_MASK                          0x000f0000
#define BCHP_SDS_TCTL_tod_conf_timer_SHIFT                         16

/* SDS :: TCTL :: cic1_dly [15:12] */
#define BCHP_SDS_TCTL_cic1_dly_MASK                                0x0000f000
#define BCHP_SDS_TCTL_cic1_dly_SHIFT                               12

/* SDS :: TCTL :: RXFAFU_4 [11:11] */
#define BCHP_SDS_TCTL_RXFAFU_4_MASK                                0x00000800
#define BCHP_SDS_TCTL_RXFAFU_4_SHIFT                               11

/* SDS :: TCTL :: TXFAEM_4 [10:10] */
#define BCHP_SDS_TCTL_TXFAEM_4_MASK                                0x00000400
#define BCHP_SDS_TCTL_TXFAEM_4_SHIFT                               10

/* SDS :: TCTL :: toa_conf_dly_sel [09:05] */
#define BCHP_SDS_TCTL_toa_conf_dly_sel_MASK                        0x000003e0
#define BCHP_SDS_TCTL_toa_conf_dly_sel_SHIFT                       5

/* SDS :: TCTL :: tod_conf_dly_sel [04:00] */
#define BCHP_SDS_TCTL_tod_conf_dly_sel_MASK                        0x0000001f
#define BCHP_SDS_TCTL_tod_conf_dly_sel_SHIFT                       0

/***************************************************************************
 *TLMAX - TLMMAX, TLNMAX
 ***************************************************************************/
/* SDS :: TLMAX :: TLMMAX [31:24] */
#define BCHP_SDS_TLMAX_TLMMAX_MASK                                 0xff000000
#define BCHP_SDS_TLMAX_TLMMAX_SHIFT                                24

/* SDS :: TLMAX :: TLNMAX [23:16] */
#define BCHP_SDS_TLMAX_TLNMAX_MASK                                 0x00ff0000
#define BCHP_SDS_TLMAX_TLNMAX_SHIFT                                16

/* SDS :: TLMAX :: reserved0 [15:00] */
#define BCHP_SDS_TLMAX_reserved0_MASK                              0x0000ffff
#define BCHP_SDS_TLMAX_reserved0_SHIFT                             0

/***************************************************************************
 *TMTH - Time offset threshold between two consecutive differential peaks
 ***************************************************************************/
/* SDS :: TMTH :: reserved0 [31:28] */
#define BCHP_SDS_TMTH_reserved0_MASK                               0xf0000000
#define BCHP_SDS_TMTH_reserved0_SHIFT                              28

/* SDS :: TMTH :: TIMDEL [27:08] */
#define BCHP_SDS_TMTH_TIMDEL_MASK                                  0x0fffff00
#define BCHP_SDS_TMTH_TIMDEL_SHIFT                                 8

/* SDS :: TMTH :: reserved1 [07:00] */
#define BCHP_SDS_TMTH_reserved1_MASK                               0x000000ff
#define BCHP_SDS_TMTH_reserved1_SHIFT                              0

/***************************************************************************
 *TNRM - Timing offset inversion control and timing offset scaling value
 ***************************************************************************/
/* SDS :: TNRM :: TIMOFF_INV [31:31] */
#define BCHP_SDS_TNRM_TIMOFF_INV_MASK                              0x80000000
#define BCHP_SDS_TNRM_TIMOFF_INV_SHIFT                             31

/* SDS :: TNRM :: reserved0 [30:20] */
#define BCHP_SDS_TNRM_reserved0_MASK                               0x7ff00000
#define BCHP_SDS_TNRM_reserved0_SHIFT                              20

/* SDS :: TNRM :: TNORM [19:00] */
#define BCHP_SDS_TNRM_TNORM_MASK                                   0x000fffff
#define BCHP_SDS_TNRM_TNORM_SHIFT                                  0

/***************************************************************************
 *TPCTL1 - Testport control register 1
 ***************************************************************************/
/* SDS :: TPCTL1 :: reserved_for_eco0 [31:31] */
#define BCHP_SDS_TPCTL1_reserved_for_eco0_MASK                     0x80000000
#define BCHP_SDS_TPCTL1_reserved_for_eco0_SHIFT                    31

/* SDS :: TPCTL1 :: tp_in_shift [30:30] */
#define BCHP_SDS_TPCTL1_tp_in_shift_MASK                           0x40000000
#define BCHP_SDS_TPCTL1_tp_in_shift_SHIFT                          30

/* SDS :: TPCTL1 :: reserved_for_eco1 [29:29] */
#define BCHP_SDS_TPCTL1_reserved_for_eco1_MASK                     0x20000000
#define BCHP_SDS_TPCTL1_reserved_for_eco1_SHIFT                    29

/* SDS :: TPCTL1 :: tpinclk_sel [28:27] */
#define BCHP_SDS_TPCTL1_tpinclk_sel_MASK                           0x18000000
#define BCHP_SDS_TPCTL1_tpinclk_sel_SHIFT                          27

/* SDS :: TPCTL1 :: tpout_dec_rst [26:26] */
#define BCHP_SDS_TPCTL1_tpout_dec_rst_MASK                         0x04000000
#define BCHP_SDS_TPCTL1_tpout_dec_rst_SHIFT                        26

/* SDS :: TPCTL1 :: tpout_dec_sel [25:24] */
#define BCHP_SDS_TPCTL1_tpout_dec_sel_MASK                         0x03000000
#define BCHP_SDS_TPCTL1_tpout_dec_sel_SHIFT                        24

/* SDS :: TPCTL1 :: reserved_for_eco2 [23:23] */
#define BCHP_SDS_TPCTL1_reserved_for_eco2_MASK                     0x00800000
#define BCHP_SDS_TPCTL1_reserved_for_eco2_SHIFT                    23

/* SDS :: TPCTL1 :: hp_tpsel [22:20] */
#define BCHP_SDS_TPCTL1_hp_tpsel_MASK                              0x00700000
#define BCHP_SDS_TPCTL1_hp_tpsel_SHIFT                             20

/* SDS :: TPCTL1 :: reserved_for_eco3 [19:16] */
#define BCHP_SDS_TPCTL1_reserved_for_eco3_MASK                     0x000f0000
#define BCHP_SDS_TPCTL1_reserved_for_eco3_SHIFT                    16

/* SDS :: TPCTL1 :: adcout_sel [15:15] */
#define BCHP_SDS_TPCTL1_adcout_sel_MASK                            0x00008000
#define BCHP_SDS_TPCTL1_adcout_sel_SHIFT                           15

/* SDS :: TPCTL1 :: reserved_for_eco4 [14:09] */
#define BCHP_SDS_TPCTL1_reserved_for_eco4_MASK                     0x00007e00
#define BCHP_SDS_TPCTL1_reserved_for_eco4_SHIFT                    9

/* SDS :: TPCTL1 :: eq_tpout_il [08:08] */
#define BCHP_SDS_TPCTL1_eq_tpout_il_MASK                           0x00000100
#define BCHP_SDS_TPCTL1_eq_tpout_il_SHIFT                          8

/* SDS :: TPCTL1 :: vitctl [07:00] */
#define BCHP_SDS_TPCTL1_vitctl_MASK                                0x000000ff
#define BCHP_SDS_TPCTL1_vitctl_SHIFT                               0

/***************************************************************************
 *TPCTL2 - Testport control register 2
 ***************************************************************************/
/* SDS :: TPCTL2 :: reserved_for_eco0 [31:31] */
#define BCHP_SDS_TPCTL2_reserved_for_eco0_MASK                     0x80000000
#define BCHP_SDS_TPCTL2_reserved_for_eco0_SHIFT                    31

/* SDS :: TPCTL2 :: mscl_dir [30:30] */
#define BCHP_SDS_TPCTL2_mscl_dir_MASK                              0x40000000
#define BCHP_SDS_TPCTL2_mscl_dir_SHIFT                             30

/* SDS :: TPCTL2 :: rfagc_dir [29:29] */
#define BCHP_SDS_TPCTL2_rfagc_dir_MASK                             0x20000000
#define BCHP_SDS_TPCTL2_rfagc_dir_SHIFT                            29

/* SDS :: TPCTL2 :: ifagc_dir [28:28] */
#define BCHP_SDS_TPCTL2_ifagc_dir_MASK                             0x10000000
#define BCHP_SDS_TPCTL2_ifagc_dir_SHIFT                            28

/* SDS :: TPCTL2 :: reserved_for_eco1 [27:00] */
#define BCHP_SDS_TPCTL2_reserved_for_eco1_MASK                     0x0fffffff
#define BCHP_SDS_TPCTL2_reserved_for_eco1_SHIFT                    0

/***************************************************************************
 *TPCTL3 - Testport control register 3
 ***************************************************************************/
/* SDS :: TPCTL3 :: fe_tpout_sel [31:28] */
#define BCHP_SDS_TPCTL3_fe_tpout_sel_MASK                          0xf0000000
#define BCHP_SDS_TPCTL3_fe_tpout_sel_SHIFT                         28

/* SDS :: TPCTL3 :: satst [27:24] */
#define BCHP_SDS_TPCTL3_satst_MASK                                 0x0f000000
#define BCHP_SDS_TPCTL3_satst_SHIFT                                24

/* SDS :: TPCTL3 :: reserved_for_eco0 [23:19] */
#define BCHP_SDS_TPCTL3_reserved_for_eco0_MASK                     0x00f80000
#define BCHP_SDS_TPCTL3_reserved_for_eco0_SHIFT                    19

/* SDS :: TPCTL3 :: eqosel [18:16] */
#define BCHP_SDS_TPCTL3_eqosel_MASK                                0x00070000
#define BCHP_SDS_TPCTL3_eqosel_SHIFT                               16

/* SDS :: TPCTL3 :: reserved_for_eco1 [15:02] */
#define BCHP_SDS_TPCTL3_reserved_for_eco1_MASK                     0x0000fffc
#define BCHP_SDS_TPCTL3_reserved_for_eco1_SHIFT                    2

/* SDS :: TPCTL3 :: rosc1_en [01:01] */
#define BCHP_SDS_TPCTL3_rosc1_en_MASK                              0x00000002
#define BCHP_SDS_TPCTL3_rosc1_en_SHIFT                             1

/* SDS :: TPCTL3 :: rosc0_en [00:00] */
#define BCHP_SDS_TPCTL3_rosc0_en_MASK                              0x00000001
#define BCHP_SDS_TPCTL3_rosc0_en_SHIFT                             0

/***************************************************************************
 *TPDIR - Testport I/O direction register
 ***************************************************************************/
/* SDS :: TPDIR :: reserved_for_eco0 [31:08] */
#define BCHP_SDS_TPDIR_reserved_for_eco0_MASK                      0xffffff00
#define BCHP_SDS_TPDIR_reserved_for_eco0_SHIFT                     8

/* SDS :: TPDIR :: mscl_dir [07:07] */
#define BCHP_SDS_TPDIR_mscl_dir_MASK                               0x00000080
#define BCHP_SDS_TPDIR_mscl_dir_SHIFT                              7

/* SDS :: TPDIR :: reserved_for_eco1 [06:06] */
#define BCHP_SDS_TPDIR_reserved_for_eco1_MASK                      0x00000040
#define BCHP_SDS_TPDIR_reserved_for_eco1_SHIFT                     6

/* SDS :: TPDIR :: rfagc_dir [05:05] */
#define BCHP_SDS_TPDIR_rfagc_dir_MASK                              0x00000020
#define BCHP_SDS_TPDIR_rfagc_dir_SHIFT                             5

/* SDS :: TPDIR :: ifagc_dir [04:04] */
#define BCHP_SDS_TPDIR_ifagc_dir_MASK                              0x00000010
#define BCHP_SDS_TPDIR_ifagc_dir_SHIFT                             4

/* SDS :: TPDIR :: reserved_for_eco2 [03:00] */
#define BCHP_SDS_TPDIR_reserved_for_eco2_MASK                      0x0000000f
#define BCHP_SDS_TPDIR_reserved_for_eco2_SHIFT                     0

/***************************************************************************
 *TPDS - Testport data select register
 ***************************************************************************/
/* SDS :: TPDS :: reserved_for_eco0 [31:29] */
#define BCHP_SDS_TPDS_reserved_for_eco0_MASK                       0xe0000000
#define BCHP_SDS_TPDS_reserved_for_eco0_SHIFT                      29

/* SDS :: TPDS :: tpmux_sel [28:24] */
#define BCHP_SDS_TPDS_tpmux_sel_MASK                               0x1f000000
#define BCHP_SDS_TPDS_tpmux_sel_SHIFT                              24

/* SDS :: TPDS :: reserved_for_eco1 [23:23] */
#define BCHP_SDS_TPDS_reserved_for_eco1_MASK                       0x00800000
#define BCHP_SDS_TPDS_reserved_for_eco1_SHIFT                      23

/* SDS :: TPDS :: hi_tpout_noresamp [22:22] */
#define BCHP_SDS_TPDS_hi_tpout_noresamp_MASK                       0x00400000
#define BCHP_SDS_TPDS_hi_tpout_noresamp_SHIFT                      22

/* SDS :: TPDS :: reserved_for_eco2 [21:20] */
#define BCHP_SDS_TPDS_reserved_for_eco2_MASK                       0x00300000
#define BCHP_SDS_TPDS_reserved_for_eco2_SHIFT                      20

/* SDS :: TPDS :: rxin_sel [19:16] */
#define BCHP_SDS_TPDS_rxin_sel_MASK                                0x000f0000
#define BCHP_SDS_TPDS_rxin_sel_SHIFT                               16

/* SDS :: TPDS :: tpclk_sel [15:12] */
#define BCHP_SDS_TPDS_tpclk_sel_MASK                               0x0000f000
#define BCHP_SDS_TPDS_tpclk_sel_SHIFT                              12

/* SDS :: TPDS :: latrig_sel [11:08] */
#define BCHP_SDS_TPDS_latrig_sel_MASK                              0x00000f00
#define BCHP_SDS_TPDS_latrig_sel_SHIFT                             8

/* SDS :: TPDS :: reserved_for_eco3 [07:00] */
#define BCHP_SDS_TPDS_reserved_for_eco3_MASK                       0x000000ff
#define BCHP_SDS_TPDS_reserved_for_eco3_SHIFT                      0

/***************************************************************************
 *TPODS3 - Testport output data select register 3
 ***************************************************************************/
/* SDS :: TPODS3 :: reserved_for_eco0 [31:08] */
#define BCHP_SDS_TPODS3_reserved_for_eco0_MASK                     0xffffff00
#define BCHP_SDS_TPODS3_reserved_for_eco0_SHIFT                    8

/* SDS :: TPODS3 :: xsync_sel [07:06] */
#define BCHP_SDS_TPODS3_xsync_sel_MASK                             0x000000c0
#define BCHP_SDS_TPODS3_xsync_sel_SHIFT                            6

/* SDS :: TPODS3 :: xdata_sel [05:03] */
#define BCHP_SDS_TPODS3_xdata_sel_MASK                             0x00000038
#define BCHP_SDS_TPODS3_xdata_sel_SHIFT                            3

/* SDS :: TPODS3 :: xclk_sel [02:00] */
#define BCHP_SDS_TPODS3_xclk_sel_MASK                              0x00000007
#define BCHP_SDS_TPODS3_xclk_sel_SHIFT                             0

/***************************************************************************
 *TPWC - Tone absent timing, TX PWK period and one/zero on counts
 ***************************************************************************/
/* SDS :: TPWC :: TABSTI [31:24] */
#define BCHP_SDS_TPWC_TABSTI_MASK                                  0xff000000
#define BCHP_SDS_TPWC_TABSTI_SHIFT                                 24

/* SDS :: TPWC :: reserved0 [23:22] */
#define BCHP_SDS_TPWC_reserved0_MASK                               0x00c00000
#define BCHP_SDS_TPWC_reserved0_SHIFT                              22

/* SDS :: TPWC :: TXPWPC [21:16] */
#define BCHP_SDS_TPWC_TXPWPC_MASK                                  0x003f0000
#define BCHP_SDS_TPWC_TXPWPC_SHIFT                                 16

/* SDS :: TPWC :: reserved1 [15:14] */
#define BCHP_SDS_TPWC_reserved1_MASK                               0x0000c000
#define BCHP_SDS_TPWC_reserved1_SHIFT                              14

/* SDS :: TPWC :: TXPW1C [13:08] */
#define BCHP_SDS_TPWC_TXPW1C_MASK                                  0x00003f00
#define BCHP_SDS_TPWC_TXPW1C_SHIFT                                 8

/* SDS :: TPWC :: reserved2 [07:06] */
#define BCHP_SDS_TPWC_reserved2_MASK                               0x000000c0
#define BCHP_SDS_TPWC_reserved2_SHIFT                              6

/* SDS :: TPWC :: TXPW0C [05:00] */
#define BCHP_SDS_TPWC_TXPW0C_MASK                                  0x0000003f
#define BCHP_SDS_TPWC_TXPW0C_SHIFT                                 0

/***************************************************************************
 *TSTM - TOA/TOD or testport status
 ***************************************************************************/
/* SDS :: TSTM :: rx_status_msbs [31:16] */
#define BCHP_SDS_TSTM_rx_status_msbs_MASK                          0xffff0000
#define BCHP_SDS_TSTM_rx_status_msbs_SHIFT                         16

/* SDS :: TSTM :: rx_status_lsbs [15:00] */
#define BCHP_SDS_TSTM_rx_status_lsbs_MASK                          0x0000ffff
#define BCHP_SDS_TSTM_rx_status_lsbs_SHIFT                         0

/***************************************************************************
 *V0 - Viterbi decoder sync error threshold 0 (DVB/DIRECTV rate 1/2, DC rate 5/11)
 ***************************************************************************/
/* SDS :: V0 :: vth0 [31:16] */
#define BCHP_SDS_V0_vth0_MASK                                      0xffff0000
#define BCHP_SDS_V0_vth0_SHIFT                                     16

/* SDS :: V0 :: reserved0 [15:00] */
#define BCHP_SDS_V0_reserved0_MASK                                 0x0000ffff
#define BCHP_SDS_V0_reserved0_SHIFT                                0

/***************************************************************************
 *V1 - Viterbi decoder sync error threshold 1 (DVB/DIRECTV rate 2/3, DC rate 1/2)
 ***************************************************************************/
/* SDS :: V1 :: vth1 [31:16] */
#define BCHP_SDS_V1_vth1_MASK                                      0xffff0000
#define BCHP_SDS_V1_vth1_SHIFT                                     16

/* SDS :: V1 :: reserved0 [15:00] */
#define BCHP_SDS_V1_reserved0_MASK                                 0x0000ffff
#define BCHP_SDS_V1_reserved0_SHIFT                                0

/***************************************************************************
 *V2 - Viterbi decoder sync error threshold 2 (DVB/DIRECTV rate 3/4, DC rate 3/5)
 ***************************************************************************/
/* SDS :: V2 :: vth2 [31:16] */
#define BCHP_SDS_V2_vth2_MASK                                      0xffff0000
#define BCHP_SDS_V2_vth2_SHIFT                                     16

/* SDS :: V2 :: reserved0 [15:00] */
#define BCHP_SDS_V2_reserved0_MASK                                 0x0000ffff
#define BCHP_SDS_V2_reserved0_SHIFT                                0

/***************************************************************************
 *V3 - Viterbi decoder sync error threshold 3 (DVB/DIRECTV rate 5/6, DC rate 2/3)
 ***************************************************************************/
/* SDS :: V3 :: vth3 [31:16] */
#define BCHP_SDS_V3_vth3_MASK                                      0xffff0000
#define BCHP_SDS_V3_vth3_SHIFT                                     16

/* SDS :: V3 :: reserved0 [15:00] */
#define BCHP_SDS_V3_reserved0_MASK                                 0x0000ffff
#define BCHP_SDS_V3_reserved0_SHIFT                                0

/***************************************************************************
 *V4 - Viterbi decoder sync error threshold 4 (DVB/DIRECTV rate 6/7, DC rate 3/4)
 ***************************************************************************/
/* SDS :: V4 :: vth4 [31:16] */
#define BCHP_SDS_V4_vth4_MASK                                      0xffff0000
#define BCHP_SDS_V4_vth4_SHIFT                                     16

/* SDS :: V4 :: reserved0 [15:00] */
#define BCHP_SDS_V4_reserved0_MASK                                 0x0000ffff
#define BCHP_SDS_V4_reserved0_SHIFT                                0

/***************************************************************************
 *V5 - Viterbi decoder sync error threshold 5 (DVB/DIRECTV rate 7/8, DC rate 4/5)
 ***************************************************************************/
/* SDS :: V5 :: vth5 [31:16] */
#define BCHP_SDS_V5_vth5_MASK                                      0xffff0000
#define BCHP_SDS_V5_vth5_SHIFT                                     16

/* SDS :: V5 :: reserved0 [15:00] */
#define BCHP_SDS_V5_reserved0_MASK                                 0x0000ffff
#define BCHP_SDS_V5_reserved0_SHIFT                                0

/***************************************************************************
 *V6 - Viterbi decoder sync error threshold 6 (DVB/DIRECTV unused, DC rate 5/6)
 ***************************************************************************/
/* SDS :: V6 :: vth6 [31:16] */
#define BCHP_SDS_V6_vth6_MASK                                      0xffff0000
#define BCHP_SDS_V6_vth6_SHIFT                                     16

/* SDS :: V6 :: reserved0 [15:00] */
#define BCHP_SDS_V6_reserved0_MASK                                 0x0000ffff
#define BCHP_SDS_V6_reserved0_SHIFT                                0

/***************************************************************************
 *V7 - Viterbi decoder sync error threshold 7 (DVB/DIRECTV unused, DC rate 7/8)
 ***************************************************************************/
/* SDS :: V7 :: vth7 [31:16] */
#define BCHP_SDS_V7_vth7_MASK                                      0xffff0000
#define BCHP_SDS_V7_vth7_SHIFT                                     16

/* SDS :: V7 :: reserved0 [15:00] */
#define BCHP_SDS_V7_reserved0_MASK                                 0x0000ffff
#define BCHP_SDS_V7_reserved0_SHIFT                                0

/***************************************************************************
 *VCOS - VLC 8PSK and QPSK levels
 ***************************************************************************/
/* SDS :: VCOS :: vlc_cos22_5 [31:24] */
#define BCHP_SDS_VCOS_vlc_cos22_5_MASK                             0xff000000
#define BCHP_SDS_VCOS_vlc_cos22_5_SHIFT                            24

/* SDS :: VCOS :: vlc_sin22_5 [23:16] */
#define BCHP_SDS_VCOS_vlc_sin22_5_MASK                             0x00ff0000
#define BCHP_SDS_VCOS_vlc_sin22_5_SHIFT                            16

/* SDS :: VCOS :: vlc_qpsk_lvl [15:08] */
#define BCHP_SDS_VCOS_vlc_qpsk_lvl_MASK                            0x0000ff00
#define BCHP_SDS_VCOS_vlc_qpsk_lvl_SHIFT                           8

/* SDS :: VCOS :: reserved0 [07:03] */
#define BCHP_SDS_VCOS_reserved0_MASK                               0x000000f8
#define BCHP_SDS_VCOS_reserved0_SHIFT                              3

/* SDS :: VCOS :: vlc_fec_phase [02:00] */
#define BCHP_SDS_VCOS_vlc_fec_phase_MASK                           0x00000007
#define BCHP_SDS_VCOS_vlc_fec_phase_SHIFT                          0

/***************************************************************************
 *VINT - Viterbi decoder sync integration period
 ***************************************************************************/
/* SDS :: VINT :: Vint [31:16] */
#define BCHP_SDS_VINT_Vint_MASK                                    0xffff0000
#define BCHP_SDS_VINT_Vint_SHIFT                                   16

/* SDS :: VINT :: reserved0 [15:00] */
#define BCHP_SDS_VINT_reserved0_MASK                               0x0000ffff
#define BCHP_SDS_VINT_reserved0_SHIFT                              0

/***************************************************************************
 *VLCI - VLC I-rail Gain
 ***************************************************************************/
/* SDS :: VLCI :: vlci [31:16] */
#define BCHP_SDS_VLCI_vlci_MASK                                    0xffff0000
#define BCHP_SDS_VLCI_vlci_SHIFT                                   16

/* SDS :: VLCI :: reserved_for_eco0 [15:09] */
#define BCHP_SDS_VLCI_reserved_for_eco0_MASK                       0x0000fe00
#define BCHP_SDS_VLCI_reserved_for_eco0_SHIFT                      9

/* SDS :: VLCI :: vlci_wait [08:08] */
#define BCHP_SDS_VLCI_vlci_wait_MASK                               0x00000100
#define BCHP_SDS_VLCI_vlci_wait_SHIFT                              8

/* SDS :: VLCI :: reserved_for_eco1 [07:00] */
#define BCHP_SDS_VLCI_reserved_for_eco1_MASK                       0x000000ff
#define BCHP_SDS_VLCI_reserved_for_eco1_SHIFT                      0

/***************************************************************************
 *VLCQ - VLC Q-rail Gain
 ***************************************************************************/
/* SDS :: VLCQ :: vlcq [31:16] */
#define BCHP_SDS_VLCQ_vlcq_MASK                                    0xffff0000
#define BCHP_SDS_VLCQ_vlcq_SHIFT                                   16

/* SDS :: VLCQ :: reserved_for_eco0 [15:09] */
#define BCHP_SDS_VLCQ_reserved_for_eco0_MASK                       0x0000fe00
#define BCHP_SDS_VLCQ_reserved_for_eco0_SHIFT                      9

/* SDS :: VLCQ :: vlcq_wait [08:08] */
#define BCHP_SDS_VLCQ_vlcq_wait_MASK                               0x00000100
#define BCHP_SDS_VLCQ_vlcq_wait_SHIFT                              8

/* SDS :: VLCQ :: reserved_for_eco1 [07:00] */
#define BCHP_SDS_VLCQ_reserved_for_eco1_MASK                       0x000000ff
#define BCHP_SDS_VLCQ_reserved_for_eco1_SHIFT                      0

/***************************************************************************
 *XSEED - Physical Layer Descrambler Seed
 ***************************************************************************/
/* SDS :: XSEED :: reserved0 [31:26] */
#define BCHP_SDS_XSEED_reserved0_MASK                              0xfc000000
#define BCHP_SDS_XSEED_reserved0_SHIFT                             26

/* SDS :: XSEED :: x_init [25:08] */
#define BCHP_SDS_XSEED_x_init_MASK                                 0x03ffff00
#define BCHP_SDS_XSEED_x_init_SHIFT                                8

/* SDS :: XSEED :: reserved1 [07:00] */
#define BCHP_SDS_XSEED_reserved1_MASK                              0x000000ff
#define BCHP_SDS_XSEED_reserved1_SHIFT                             0

/***************************************************************************
 *XTAP1 - Physical Layer Descrambler x1
 ***************************************************************************/
/* SDS :: XTAP1 :: reserved0 [31:26] */
#define BCHP_SDS_XTAP1_reserved0_MASK                              0xfc000000
#define BCHP_SDS_XTAP1_reserved0_SHIFT                             26

/* SDS :: XTAP1 :: x_tap1 [25:08] */
#define BCHP_SDS_XTAP1_x_tap1_MASK                                 0x03ffff00
#define BCHP_SDS_XTAP1_x_tap1_SHIFT                                8

/* SDS :: XTAP1 :: reserved1 [07:00] */
#define BCHP_SDS_XTAP1_reserved1_MASK                              0x000000ff
#define BCHP_SDS_XTAP1_reserved1_SHIFT                             0

/***************************************************************************
 *XTAP2 - Physical Layer Descrambler x2
 ***************************************************************************/
/* SDS :: XTAP2 :: reserved0 [31:26] */
#define BCHP_SDS_XTAP2_reserved0_MASK                              0xfc000000
#define BCHP_SDS_XTAP2_reserved0_SHIFT                             26

/* SDS :: XTAP2 :: x_tap2 [25:08] */
#define BCHP_SDS_XTAP2_x_tap2_MASK                                 0x03ffff00
#define BCHP_SDS_XTAP2_x_tap2_SHIFT                                8

/* SDS :: XTAP2 :: reserved1 [07:00] */
#define BCHP_SDS_XTAP2_reserved1_MASK                              0x000000ff
#define BCHP_SDS_XTAP2_reserved1_SHIFT                             0

/***************************************************************************
 *FNRMR - Alternate frequency offset scaling factor
 ***************************************************************************/
/* SDS :: FNRMR :: reserved0 [31:30] */
#define BCHP_SDS_FNRMR_reserved0_MASK                              0xc0000000
#define BCHP_SDS_FNRMR_reserved0_SHIFT                             30

/* SDS :: FNRMR :: FNORMR [29:00] */
#define BCHP_SDS_FNRMR_FNORMR_MASK                                 0x3fffffff
#define BCHP_SDS_FNRMR_FNORMR_SHIFT                                0

/***************************************************************************
 *LUPD - Carrier loop PD loop-up-table memory read/write data
 ***************************************************************************/
/* SDS :: LUPD :: lupd [31:00] */
#define BCHP_SDS_LUPD_lupd_MASK                                    0xffffffff
#define BCHP_SDS_LUPD_lupd_SHIFT                                   0

/***************************************************************************
 *LUPA - Carrier loop PD loop-up-table memory read/write address
 ***************************************************************************/
/* SDS :: LUPA :: lupa [31:00] */
#define BCHP_SDS_LUPA_lupa_MASK                                    0xffffffff
#define BCHP_SDS_LUPA_lupa_SHIFT                                   0

/***************************************************************************
 *MEMTMR0 - TM registers for sds_receiver
 ***************************************************************************/
/* SDS :: MEMTMR0 :: ds_fir_coef_mem [31:28] */
#define BCHP_SDS_MEMTMR0_ds_fir_coef_mem_MASK                      0xf0000000
#define BCHP_SDS_MEMTMR0_ds_fir_coef_mem_SHIFT                     28

/* SDS :: MEMTMR0 :: ds_fir_data_mem [27:24] */
#define BCHP_SDS_MEMTMR0_ds_fir_data_mem_MASK                      0x0f000000
#define BCHP_SDS_MEMTMR0_ds_fir_data_mem_SHIFT                     24

/* SDS :: MEMTMR0 :: pd_lup_mem [23:20] */
#define BCHP_SDS_MEMTMR0_pd_lup_mem_MASK                           0x00f00000
#define BCHP_SDS_MEMTMR0_pd_lup_mem_SHIFT                          20

/* SDS :: MEMTMR0 :: ffe_errdly_mem [19:16] */
#define BCHP_SDS_MEMTMR0_ffe_errdly_mem_MASK                       0x000f0000
#define BCHP_SDS_MEMTMR0_ffe_errdly_mem_SHIFT                      16

/* SDS :: MEMTMR0 :: ffe_tapdly_mem0 [15:12] */
#define BCHP_SDS_MEMTMR0_ffe_tapdly_mem0_MASK                      0x0000f000
#define BCHP_SDS_MEMTMR0_ffe_tapdly_mem0_SHIFT                     12

/* SDS :: MEMTMR0 :: ffe_tapdly_mem1 [11:08] */
#define BCHP_SDS_MEMTMR0_ffe_tapdly_mem1_MASK                      0x00000f00
#define BCHP_SDS_MEMTMR0_ffe_tapdly_mem1_SHIFT                     8

/* SDS :: MEMTMR0 :: hdrsym_mem [07:04] */
#define BCHP_SDS_MEMTMR0_hdrsym_mem_MASK                           0x000000f0
#define BCHP_SDS_MEMTMR0_hdrsym_mem_SHIFT                          4

/* SDS :: MEMTMR0 :: phsdly_mem [03:00] */
#define BCHP_SDS_MEMTMR0_phsdly_mem_MASK                           0x0000000f
#define BCHP_SDS_MEMTMR0_phsdly_mem_SHIFT                          0

/***************************************************************************
 *MEMTMR1 - TM registers for sds_receiver
 ***************************************************************************/
/* SDS :: MEMTMR1 :: fec_fmem [31:28] */
#define BCHP_SDS_MEMTMR1_fec_fmem_MASK                             0xf0000000
#define BCHP_SDS_MEMTMR1_fec_fmem_SHIFT                            28

/* SDS :: MEMTMR1 :: fec_imem [27:24] */
#define BCHP_SDS_MEMTMR1_fec_imem_MASK                             0x0f000000
#define BCHP_SDS_MEMTMR1_fec_imem_SHIFT                            24

/* SDS :: MEMTMR1 :: fec_pmem [23:20] */
#define BCHP_SDS_MEMTMR1_fec_pmem_MASK                             0x00f00000
#define BCHP_SDS_MEMTMR1_fec_pmem_SHIFT                            20

/* SDS :: MEMTMR1 :: reserved_for_eco0 [19:16] */
#define BCHP_SDS_MEMTMR1_reserved_for_eco0_MASK                    0x000f0000
#define BCHP_SDS_MEMTMR1_reserved_for_eco0_SHIFT                   16

/* SDS :: MEMTMR1 :: vit_ram_dp_mem [15:08] */
#define BCHP_SDS_MEMTMR1_vit_ram_dp_mem_MASK                       0x0000ff00
#define BCHP_SDS_MEMTMR1_vit_ram_dp_mem_SHIFT                      8

/* SDS :: MEMTMR1 :: reserved_for_eco1 [07:00] */
#define BCHP_SDS_MEMTMR1_reserved_for_eco1_MASK                    0x000000ff
#define BCHP_SDS_MEMTMR1_reserved_for_eco1_SHIFT                   0

/***************************************************************************
 *SPLL_NDIV_INT - Sample Clock PLL Feedback Divider Integer Control
 ***************************************************************************/
/* SDS :: SPLL_NDIV_INT :: reserved0 [31:09] */
#define BCHP_SDS_SPLL_NDIV_INT_reserved0_MASK                      0xfffffe00
#define BCHP_SDS_SPLL_NDIV_INT_reserved0_SHIFT                     9

/* SDS :: SPLL_NDIV_INT :: ndiv_int [08:00] */
#define BCHP_SDS_SPLL_NDIV_INT_ndiv_int_MASK                       0x000001ff
#define BCHP_SDS_SPLL_NDIV_INT_ndiv_int_SHIFT                      0

/***************************************************************************
 *SPLL_NDIV_FRAC - Sample Clock PLL Feedback Divider Fractional Control
 ***************************************************************************/
/* SDS :: SPLL_NDIV_FRAC :: reserved0 [31:24] */
#define BCHP_SDS_SPLL_NDIV_FRAC_reserved0_MASK                     0xff000000
#define BCHP_SDS_SPLL_NDIV_FRAC_reserved0_SHIFT                    24

/* SDS :: SPLL_NDIV_FRAC :: ndiv_frac [23:00] */
#define BCHP_SDS_SPLL_NDIV_FRAC_ndiv_frac_MASK                     0x00ffffff
#define BCHP_SDS_SPLL_NDIV_FRAC_ndiv_frac_SHIFT                    0

/***************************************************************************
 *SPLL_MPDIV - Sample Clock PLL Divider Control
 ***************************************************************************/
/* SDS :: SPLL_MPDIV :: m3div [31:24] */
#define BCHP_SDS_SPLL_MPDIV_m3div_MASK                             0xff000000
#define BCHP_SDS_SPLL_MPDIV_m3div_SHIFT                            24

/* SDS :: SPLL_MPDIV :: m2div [23:16] */
#define BCHP_SDS_SPLL_MPDIV_m2div_MASK                             0x00ff0000
#define BCHP_SDS_SPLL_MPDIV_m2div_SHIFT                            16

/* SDS :: SPLL_MPDIV :: m1div [15:08] */
#define BCHP_SDS_SPLL_MPDIV_m1div_MASK                             0x0000ff00
#define BCHP_SDS_SPLL_MPDIV_m1div_SHIFT                            8

/* SDS :: SPLL_MPDIV :: p1div [07:04] */
#define BCHP_SDS_SPLL_MPDIV_p1div_MASK                             0x000000f0
#define BCHP_SDS_SPLL_MPDIV_p1div_SHIFT                            4

/* SDS :: SPLL_MPDIV :: p2div [03:00] */
#define BCHP_SDS_SPLL_MPDIV_p2div_MASK                             0x0000000f
#define BCHP_SDS_SPLL_MPDIV_p2div_SHIFT                            0

/***************************************************************************
 *SPLL_CTRL1 - Sample Clock PLL Control 1
 ***************************************************************************/
/* SDS :: SPLL_CTRL1 :: reserved0 [31:06] */
#define BCHP_SDS_SPLL_CTRL1_reserved0_MASK                         0xffffffc0
#define BCHP_SDS_SPLL_CTRL1_reserved0_SHIFT                        6

/* SDS :: SPLL_CTRL1 :: ptap_adj [05:04] */
#define BCHP_SDS_SPLL_CTRL1_ptap_adj_MASK                          0x00000030
#define BCHP_SDS_SPLL_CTRL1_ptap_adj_SHIFT                         4

/* SDS :: SPLL_CTRL1 :: ctap_adj [03:02] */
#define BCHP_SDS_SPLL_CTRL1_ctap_adj_MASK                          0x0000000c
#define BCHP_SDS_SPLL_CTRL1_ctap_adj_SHIFT                         2

/* SDS :: SPLL_CTRL1 :: Lowcur_en [01:01] */
#define BCHP_SDS_SPLL_CTRL1_Lowcur_en_MASK                         0x00000002
#define BCHP_SDS_SPLL_CTRL1_Lowcur_en_SHIFT                        1

/* SDS :: SPLL_CTRL1 :: biasin_en [00:00] */
#define BCHP_SDS_SPLL_CTRL1_biasin_en_MASK                         0x00000001
#define BCHP_SDS_SPLL_CTRL1_biasin_en_SHIFT                        0

/***************************************************************************
 *SPLL_CTRL0 - Sample Clock PLL Control 0
 ***************************************************************************/
/* SDS :: SPLL_CTRL0 :: testa_sel [31:30] */
#define BCHP_SDS_SPLL_CTRL0_testa_sel_MASK                         0xc0000000
#define BCHP_SDS_SPLL_CTRL0_testa_sel_SHIFT                        30

/* SDS :: SPLL_CTRL0 :: kvco_xs [29:27] */
#define BCHP_SDS_SPLL_CTRL0_kvco_xs_MASK                           0x38000000
#define BCHP_SDS_SPLL_CTRL0_kvco_xs_SHIFT                          27

/* SDS :: SPLL_CTRL0 :: kvco_xf [26:24] */
#define BCHP_SDS_SPLL_CTRL0_kvco_xf_MASK                           0x07000000
#define BCHP_SDS_SPLL_CTRL0_kvco_xf_SHIFT                          24

/* SDS :: SPLL_CTRL0 :: lpf_bw [23:22] */
#define BCHP_SDS_SPLL_CTRL0_lpf_bw_MASK                            0x00c00000
#define BCHP_SDS_SPLL_CTRL0_lpf_bw_SHIFT                           22

/* SDS :: SPLL_CTRL0 :: LF_order [21:21] */
#define BCHP_SDS_SPLL_CTRL0_LF_order_MASK                          0x00200000
#define BCHP_SDS_SPLL_CTRL0_LF_order_SHIFT                         21

/* SDS :: SPLL_CTRL0 :: Cn [20:19] */
#define BCHP_SDS_SPLL_CTRL0_Cn_MASK                                0x00180000
#define BCHP_SDS_SPLL_CTRL0_Cn_SHIFT                               19

/* SDS :: SPLL_CTRL0 :: Rn [18:17] */
#define BCHP_SDS_SPLL_CTRL0_Rn_MASK                                0x00060000
#define BCHP_SDS_SPLL_CTRL0_Rn_SHIFT                               17

/* SDS :: SPLL_CTRL0 :: Cp [16:15] */
#define BCHP_SDS_SPLL_CTRL0_Cp_MASK                                0x00018000
#define BCHP_SDS_SPLL_CTRL0_Cp_SHIFT                               15

/* SDS :: SPLL_CTRL0 :: Cz [14:13] */
#define BCHP_SDS_SPLL_CTRL0_Cz_MASK                                0x00006000
#define BCHP_SDS_SPLL_CTRL0_Cz_SHIFT                               13

/* SDS :: SPLL_CTRL0 :: Rz [12:10] */
#define BCHP_SDS_SPLL_CTRL0_Rz_MASK                                0x00001c00
#define BCHP_SDS_SPLL_CTRL0_Rz_SHIFT                               10

/* SDS :: SPLL_CTRL0 :: Icpx [09:05] */
#define BCHP_SDS_SPLL_CTRL0_Icpx_MASK                              0x000003e0
#define BCHP_SDS_SPLL_CTRL0_Icpx_SHIFT                             5

/* SDS :: SPLL_CTRL0 :: Icp_off [04:00] */
#define BCHP_SDS_SPLL_CTRL0_Icp_off_MASK                           0x0000001f
#define BCHP_SDS_SPLL_CTRL0_Icp_off_SHIFT                          0

/***************************************************************************
 *SPLL_MODE - Sample Clock PLL Mode Control
 ***************************************************************************/
/* SDS :: SPLL_MODE :: reserved_for_eco0 [31:25] */
#define BCHP_SDS_SPLL_MODE_reserved_for_eco0_MASK                  0xfe000000
#define BCHP_SDS_SPLL_MODE_reserved_for_eco0_SHIFT                 25

/* SDS :: SPLL_MODE :: lock [24:24] */
#define BCHP_SDS_SPLL_MODE_lock_MASK                               0x01000000
#define BCHP_SDS_SPLL_MODE_lock_SHIFT                              24

/* SDS :: SPLL_MODE :: reserved_for_eco1 [23:21] */
#define BCHP_SDS_SPLL_MODE_reserved_for_eco1_MASK                  0x00e00000
#define BCHP_SDS_SPLL_MODE_reserved_for_eco1_SHIFT                 21

/* SDS :: SPLL_MODE :: chip_pll_byp_ovrd [20:20] */
#define BCHP_SDS_SPLL_MODE_chip_pll_byp_ovrd_MASK                  0x00100000
#define BCHP_SDS_SPLL_MODE_chip_pll_byp_ovrd_SHIFT                 20

/* SDS :: SPLL_MODE :: test_en [19:19] */
#define BCHP_SDS_SPLL_MODE_test_en_MASK                            0x00080000
#define BCHP_SDS_SPLL_MODE_test_en_SHIFT                           19

/* SDS :: SPLL_MODE :: test_sel [18:16] */
#define BCHP_SDS_SPLL_MODE_test_sel_MASK                           0x00070000
#define BCHP_SDS_SPLL_MODE_test_sel_SHIFT                          16

/* SDS :: SPLL_MODE :: dly_ch3 [15:14] */
#define BCHP_SDS_SPLL_MODE_dly_ch3_MASK                            0x0000c000
#define BCHP_SDS_SPLL_MODE_dly_ch3_SHIFT                           14

/* SDS :: SPLL_MODE :: dly_ch2 [13:12] */
#define BCHP_SDS_SPLL_MODE_dly_ch2_MASK                            0x00003000
#define BCHP_SDS_SPLL_MODE_dly_ch2_SHIFT                           12

/* SDS :: SPLL_MODE :: dly_ch1 [11:10] */
#define BCHP_SDS_SPLL_MODE_dly_ch1_MASK                            0x00000c00
#define BCHP_SDS_SPLL_MODE_dly_ch1_SHIFT                           10

/* SDS :: SPLL_MODE :: vco_rng [09:08] */
#define BCHP_SDS_SPLL_MODE_vco_rng_MASK                            0x00000300
#define BCHP_SDS_SPLL_MODE_vco_rng_SHIFT                           8

/* SDS :: SPLL_MODE :: ndiv_dither_mfb [07:07] */
#define BCHP_SDS_SPLL_MODE_ndiv_dither_mfb_MASK                    0x00000080
#define BCHP_SDS_SPLL_MODE_ndiv_dither_mfb_SHIFT                   7

/* SDS :: SPLL_MODE :: ndiv_mode [06:04] */
#define BCHP_SDS_SPLL_MODE_ndiv_mode_MASK                          0x00000070
#define BCHP_SDS_SPLL_MODE_ndiv_mode_SHIFT                         4

/* SDS :: SPLL_MODE :: bypass_sdmod [03:03] */
#define BCHP_SDS_SPLL_MODE_bypass_sdmod_MASK                       0x00000008
#define BCHP_SDS_SPLL_MODE_bypass_sdmod_SHIFT                      3

/* SDS :: SPLL_MODE :: enb_clkout [02:02] */
#define BCHP_SDS_SPLL_MODE_enb_clkout_MASK                         0x00000004
#define BCHP_SDS_SPLL_MODE_enb_clkout_SHIFT                        2

/* SDS :: SPLL_MODE :: bypen [01:01] */
#define BCHP_SDS_SPLL_MODE_bypen_MASK                              0x00000002
#define BCHP_SDS_SPLL_MODE_bypen_SHIFT                             1

/* SDS :: SPLL_MODE :: inpsel [00:00] */
#define BCHP_SDS_SPLL_MODE_inpsel_MASK                             0x00000001
#define BCHP_SDS_SPLL_MODE_inpsel_SHIFT                            0

/***************************************************************************
 *SPLL_PWRDN - Sample Clock PLL Power Down Control
 ***************************************************************************/
/* SDS :: SPLL_PWRDN :: reserved0 [31:09] */
#define BCHP_SDS_SPLL_PWRDN_reserved0_MASK                         0xfffffe00
#define BCHP_SDS_SPLL_PWRDN_reserved0_SHIFT                        9

/* SDS :: SPLL_PWRDN :: ndiv_pwrdn [08:08] */
#define BCHP_SDS_SPLL_PWRDN_ndiv_pwrdn_MASK                        0x00000100
#define BCHP_SDS_SPLL_PWRDN_ndiv_pwrdn_SHIFT                       8

/* SDS :: SPLL_PWRDN :: en_cmlbuf3 [07:07] */
#define BCHP_SDS_SPLL_PWRDN_en_cmlbuf3_MASK                        0x00000080
#define BCHP_SDS_SPLL_PWRDN_en_cmlbuf3_SHIFT                       7

/* SDS :: SPLL_PWRDN :: en_cmlbuf2 [06:06] */
#define BCHP_SDS_SPLL_PWRDN_en_cmlbuf2_MASK                        0x00000040
#define BCHP_SDS_SPLL_PWRDN_en_cmlbuf2_SHIFT                       6

/* SDS :: SPLL_PWRDN :: en_cmlbuf1 [05:05] */
#define BCHP_SDS_SPLL_PWRDN_en_cmlbuf1_MASK                        0x00000020
#define BCHP_SDS_SPLL_PWRDN_en_cmlbuf1_SHIFT                       5

/* SDS :: SPLL_PWRDN :: pwrdn_ch3 [04:04] */
#define BCHP_SDS_SPLL_PWRDN_pwrdn_ch3_MASK                         0x00000010
#define BCHP_SDS_SPLL_PWRDN_pwrdn_ch3_SHIFT                        4

/* SDS :: SPLL_PWRDN :: pwrdn_ch2 [03:03] */
#define BCHP_SDS_SPLL_PWRDN_pwrdn_ch2_MASK                         0x00000008
#define BCHP_SDS_SPLL_PWRDN_pwrdn_ch2_SHIFT                        3

/* SDS :: SPLL_PWRDN :: pwrdn_ch1 [02:02] */
#define BCHP_SDS_SPLL_PWRDN_pwrdn_ch1_MASK                         0x00000004
#define BCHP_SDS_SPLL_PWRDN_pwrdn_ch1_SHIFT                        2

/* SDS :: SPLL_PWRDN :: refcomp_pwrdn [01:01] */
#define BCHP_SDS_SPLL_PWRDN_refcomp_pwrdn_MASK                     0x00000002
#define BCHP_SDS_SPLL_PWRDN_refcomp_pwrdn_SHIFT                    1

/* SDS :: SPLL_PWRDN :: pwrdn [00:00] */
#define BCHP_SDS_SPLL_PWRDN_pwrdn_MASK                             0x00000001
#define BCHP_SDS_SPLL_PWRDN_pwrdn_SHIFT                            0

/***************************************************************************
 *SPLL_RST - Sample Clock PLL Reset Control
 ***************************************************************************/
/* SDS :: SPLL_RST :: reserved0 [31:02] */
#define BCHP_SDS_SPLL_RST_reserved0_MASK                           0xfffffffc
#define BCHP_SDS_SPLL_RST_reserved0_SHIFT                          2

/* SDS :: SPLL_RST :: dreset [01:01] */
#define BCHP_SDS_SPLL_RST_dreset_MASK                              0x00000002
#define BCHP_SDS_SPLL_RST_dreset_SHIFT                             1

/* SDS :: SPLL_RST :: areset [00:00] */
#define BCHP_SDS_SPLL_RST_areset_MASK                              0x00000001
#define BCHP_SDS_SPLL_RST_areset_SHIFT                             0

/***************************************************************************
 *DFT_CTRL0 - DFT Control 0
 ***************************************************************************/
/* SDS :: DFT_CTRL0 :: dft_done [31:31] */
#define BCHP_SDS_DFT_CTRL0_dft_done_MASK                           0x80000000
#define BCHP_SDS_DFT_CTRL0_dft_done_SHIFT                          31

/* SDS :: DFT_CTRL0 :: dft_done_iter [30:30] */
#define BCHP_SDS_DFT_CTRL0_dft_done_iter_MASK                      0x40000000
#define BCHP_SDS_DFT_CTRL0_dft_done_iter_SHIFT                     30

/* SDS :: DFT_CTRL0 :: dft_busy [29:29] */
#define BCHP_SDS_DFT_CTRL0_dft_busy_MASK                           0x20000000
#define BCHP_SDS_DFT_CTRL0_dft_busy_SHIFT                          29

/* SDS :: DFT_CTRL0 :: reserved0 [28:01] */
#define BCHP_SDS_DFT_CTRL0_reserved0_MASK                          0x1ffffffe
#define BCHP_SDS_DFT_CTRL0_reserved0_SHIFT                         1

/* SDS :: DFT_CTRL0 :: dft_start [00:00] */
#define BCHP_SDS_DFT_CTRL0_dft_start_MASK                          0x00000001
#define BCHP_SDS_DFT_CTRL0_dft_start_SHIFT                         0

/***************************************************************************
 *DFT_CTRL1 - DFT Control 1
 ***************************************************************************/
/* SDS :: DFT_CTRL1 :: reserved0 [31:08] */
#define BCHP_SDS_DFT_CTRL1_reserved0_MASK                          0xffffff00
#define BCHP_SDS_DFT_CTRL1_reserved0_SHIFT                         8

/* SDS :: DFT_CTRL1 :: dft_srst [07:07] */
#define BCHP_SDS_DFT_CTRL1_dft_srst_MASK                           0x00000080
#define BCHP_SDS_DFT_CTRL1_dft_srst_SHIFT                          7

/* SDS :: DFT_CTRL1 :: reserved1 [06:05] */
#define BCHP_SDS_DFT_CTRL1_reserved1_MASK                          0x00000060
#define BCHP_SDS_DFT_CTRL1_reserved1_SHIFT                         5

/* SDS :: DFT_CTRL1 :: dft_range_sel [04:04] */
#define BCHP_SDS_DFT_CTRL1_dft_range_sel_MASK                      0x00000010
#define BCHP_SDS_DFT_CTRL1_dft_range_sel_SHIFT                     4

/* SDS :: DFT_CTRL1 :: dft_in_sel [03:03] */
#define BCHP_SDS_DFT_CTRL1_dft_in_sel_MASK                         0x00000008
#define BCHP_SDS_DFT_CTRL1_dft_in_sel_SHIFT                        3

/* SDS :: DFT_CTRL1 :: dft_mode [02:02] */
#define BCHP_SDS_DFT_CTRL1_dft_mode_MASK                           0x00000004
#define BCHP_SDS_DFT_CTRL1_dft_mode_SHIFT                          2

/* SDS :: DFT_CTRL1 :: dft_size [01:00] */
#define BCHP_SDS_DFT_CTRL1_dft_size_MASK                           0x00000003
#define BCHP_SDS_DFT_CTRL1_dft_size_SHIFT                          0

/***************************************************************************
 *DFT_RANGE_START - DFT Starting Bin
 ***************************************************************************/
/* SDS :: DFT_RANGE_START :: reserved0 [31:11] */
#define BCHP_SDS_DFT_RANGE_START_reserved0_MASK                    0xfffff800
#define BCHP_SDS_DFT_RANGE_START_reserved0_SHIFT                   11

/* SDS :: DFT_RANGE_START :: dft_range_start [10:00] */
#define BCHP_SDS_DFT_RANGE_START_dft_range_start_MASK              0x000007ff
#define BCHP_SDS_DFT_RANGE_START_dft_range_start_SHIFT             0

/***************************************************************************
 *DFT_RANGE_END - DFT Ending Bin
 ***************************************************************************/
/* SDS :: DFT_RANGE_END :: reserved0 [31:11] */
#define BCHP_SDS_DFT_RANGE_END_reserved0_MASK                      0xfffff800
#define BCHP_SDS_DFT_RANGE_END_reserved0_SHIFT                     11

/* SDS :: DFT_RANGE_END :: dft_range_end [10:00] */
#define BCHP_SDS_DFT_RANGE_END_dft_range_end_MASK                  0x000007ff
#define BCHP_SDS_DFT_RANGE_END_dft_range_end_SHIFT                 0

/***************************************************************************
 *DFT_DDFS_FCW - DFT DDFS Frequency Control Word
 ***************************************************************************/
/* SDS :: DFT_DDFS_FCW :: reserved0 [31:16] */
#define BCHP_SDS_DFT_DDFS_FCW_reserved0_MASK                       0xffff0000
#define BCHP_SDS_DFT_DDFS_FCW_reserved0_SHIFT                      16

/* SDS :: DFT_DDFS_FCW :: dft_ddfs_fcw [15:00] */
#define BCHP_SDS_DFT_DDFS_FCW_dft_ddfs_fcw_MASK                    0x0000ffff
#define BCHP_SDS_DFT_DDFS_FCW_dft_ddfs_fcw_SHIFT                   0

/***************************************************************************
 *DFT_PEAK_POW - DFT Peak Power
 ***************************************************************************/
/* SDS :: DFT_PEAK_POW :: dft_peak_pow [31:00] */
#define BCHP_SDS_DFT_PEAK_POW_dft_peak_pow_MASK                    0xffffffff
#define BCHP_SDS_DFT_PEAK_POW_dft_peak_pow_SHIFT                   0

/***************************************************************************
 *DFT_PEAK_BIN - DFT Peak Bin
 ***************************************************************************/
/* SDS :: DFT_PEAK_BIN :: reserved0 [31:12] */
#define BCHP_SDS_DFT_PEAK_BIN_reserved0_MASK                       0xfffff000
#define BCHP_SDS_DFT_PEAK_BIN_reserved0_SHIFT                      12

/* SDS :: DFT_PEAK_BIN :: dft_peak_bin [11:00] */
#define BCHP_SDS_DFT_PEAK_BIN_dft_peak_bin_MASK                    0x00000fff
#define BCHP_SDS_DFT_PEAK_BIN_dft_peak_bin_SHIFT                   0

/***************************************************************************
 *DFT_TOTAL_POW - DFT Total Power
 ***************************************************************************/
/* SDS :: DFT_TOTAL_POW :: dft_total_pow [31:00] */
#define BCHP_SDS_DFT_TOTAL_POW_dft_total_pow_MASK                  0xffffffff
#define BCHP_SDS_DFT_TOTAL_POW_dft_total_pow_SHIFT                 0

/***************************************************************************
 *DFT_MEM_RADDR - DFT Bin Memory Read Address
 ***************************************************************************/
/* SDS :: DFT_MEM_RADDR :: reserved0 [31:06] */
#define BCHP_SDS_DFT_MEM_RADDR_reserved0_MASK                      0xffffffc0
#define BCHP_SDS_DFT_MEM_RADDR_reserved0_SHIFT                     6

/* SDS :: DFT_MEM_RADDR :: dft_mem_raddr [05:00] */
#define BCHP_SDS_DFT_MEM_RADDR_dft_mem_raddr_MASK                  0x0000003f
#define BCHP_SDS_DFT_MEM_RADDR_dft_mem_raddr_SHIFT                 0

/***************************************************************************
 *DFT_MEM_RDATA - DFT Bin Memory Read Data
 ***************************************************************************/
/* SDS :: DFT_MEM_RDATA :: dft_mem_rdata [31:00] */
#define BCHP_SDS_DFT_MEM_RDATA_dft_mem_rdata_MASK                  0xffffffff
#define BCHP_SDS_DFT_MEM_RDATA_dft_mem_rdata_SHIFT                 0

/***************************************************************************
 *NTCH_CTRL - Notch Filter Control
 ***************************************************************************/
/* SDS :: NTCH_CTRL :: reserved0 [31:13] */
#define BCHP_SDS_NTCH_CTRL_reserved0_MASK                          0xffffe000
#define BCHP_SDS_NTCH_CTRL_reserved0_SHIFT                         13

/* SDS :: NTCH_CTRL :: notch_in_sel [12:12] */
#define BCHP_SDS_NTCH_CTRL_notch_in_sel_MASK                       0x00001000
#define BCHP_SDS_NTCH_CTRL_notch_in_sel_SHIFT                      12

/* SDS :: NTCH_CTRL :: frz_notch2 [11:11] */
#define BCHP_SDS_NTCH_CTRL_frz_notch2_MASK                         0x00000800
#define BCHP_SDS_NTCH_CTRL_frz_notch2_SHIFT                        11

/* SDS :: NTCH_CTRL :: frz_notch1 [10:10] */
#define BCHP_SDS_NTCH_CTRL_frz_notch1_MASK                         0x00000400
#define BCHP_SDS_NTCH_CTRL_frz_notch1_SHIFT                        10

/* SDS :: NTCH_CTRL :: frz_notch0 [09:09] */
#define BCHP_SDS_NTCH_CTRL_frz_notch0_MASK                         0x00000200
#define BCHP_SDS_NTCH_CTRL_frz_notch0_SHIFT                        9

/* SDS :: NTCH_CTRL :: frz_notch_ddfs [08:08] */
#define BCHP_SDS_NTCH_CTRL_frz_notch_ddfs_MASK                     0x00000100
#define BCHP_SDS_NTCH_CTRL_frz_notch_ddfs_SHIFT                    8

/* SDS :: NTCH_CTRL :: notch_fcw_adj_en [07:07] */
#define BCHP_SDS_NTCH_CTRL_notch_fcw_adj_en_MASK                   0x00000080
#define BCHP_SDS_NTCH_CTRL_notch_fcw_adj_en_SHIFT                  7

/* SDS :: NTCH_CTRL :: byp_notch_2x [06:06] */
#define BCHP_SDS_NTCH_CTRL_byp_notch_2x_MASK                       0x00000040
#define BCHP_SDS_NTCH_CTRL_byp_notch_2x_SHIFT                      6

/* SDS :: NTCH_CTRL :: byp_notch_dtpath [05:05] */
#define BCHP_SDS_NTCH_CTRL_byp_notch_dtpath_MASK                   0x00000020
#define BCHP_SDS_NTCH_CTRL_byp_notch_dtpath_SHIFT                  5

/* SDS :: NTCH_CTRL :: byp_notch [04:04] */
#define BCHP_SDS_NTCH_CTRL_byp_notch_MASK                          0x00000010
#define BCHP_SDS_NTCH_CTRL_byp_notch_SHIFT                         4

/* SDS :: NTCH_CTRL :: notch_bbdc_rst [03:03] */
#define BCHP_SDS_NTCH_CTRL_notch_bbdc_rst_MASK                     0x00000008
#define BCHP_SDS_NTCH_CTRL_notch_bbdc_rst_SHIFT                    3

/* SDS :: NTCH_CTRL :: notch_ddfs_rst [02:02] */
#define BCHP_SDS_NTCH_CTRL_notch_ddfs_rst_MASK                     0x00000004
#define BCHP_SDS_NTCH_CTRL_notch_ddfs_rst_SHIFT                    2

/* SDS :: NTCH_CTRL :: notch_ctrl_rst [01:01] */
#define BCHP_SDS_NTCH_CTRL_notch_ctrl_rst_MASK                     0x00000002
#define BCHP_SDS_NTCH_CTRL_notch_ctrl_rst_SHIFT                    1

/* SDS :: NTCH_CTRL :: notch_rst [00:00] */
#define BCHP_SDS_NTCH_CTRL_notch_rst_MASK                          0x00000001
#define BCHP_SDS_NTCH_CTRL_notch_rst_SHIFT                         0

/***************************************************************************
 *NTCH_FCWADJ_SCL - Notch Filter FCW Adjustment Scale
 ***************************************************************************/
/* SDS :: NTCH_FCWADJ_SCL :: reserved0 [31:23] */
#define BCHP_SDS_NTCH_FCWADJ_SCL_reserved0_MASK                    0xff800000
#define BCHP_SDS_NTCH_FCWADJ_SCL_reserved0_SHIFT                   23

/* SDS :: NTCH_FCWADJ_SCL :: notch_fcwadj_scale [22:00] */
#define BCHP_SDS_NTCH_FCWADJ_SCL_notch_fcwadj_scale_MASK           0x007fffff
#define BCHP_SDS_NTCH_FCWADJ_SCL_notch_fcwadj_scale_SHIFT          0

/***************************************************************************
 *NTCH_FCW0 - Notch Filter 0 DDFS Frequency Control Word
 ***************************************************************************/
/* SDS :: NTCH_FCW0 :: notch_width0 [31:28] */
#define BCHP_SDS_NTCH_FCW0_notch_width0_MASK                       0xf0000000
#define BCHP_SDS_NTCH_FCW0_notch_width0_SHIFT                      28

/* SDS :: NTCH_FCW0 :: notch_depth0 [27:24] */
#define BCHP_SDS_NTCH_FCW0_notch_depth0_MASK                       0x0f000000
#define BCHP_SDS_NTCH_FCW0_notch_depth0_SHIFT                      24

/* SDS :: NTCH_FCW0 :: reserved_for_eco0 [23:20] */
#define BCHP_SDS_NTCH_FCW0_reserved_for_eco0_MASK                  0x00f00000
#define BCHP_SDS_NTCH_FCW0_reserved_for_eco0_SHIFT                 20

/* SDS :: NTCH_FCW0 :: notch_fcw0 [19:00] */
#define BCHP_SDS_NTCH_FCW0_notch_fcw0_MASK                         0x000fffff
#define BCHP_SDS_NTCH_FCW0_notch_fcw0_SHIFT                        0

/***************************************************************************
 *NTCH_FCW1 - Notch Filter 1 DDFS Frequency Control Word
 ***************************************************************************/
/* SDS :: NTCH_FCW1 :: notch_width1 [31:28] */
#define BCHP_SDS_NTCH_FCW1_notch_width1_MASK                       0xf0000000
#define BCHP_SDS_NTCH_FCW1_notch_width1_SHIFT                      28

/* SDS :: NTCH_FCW1 :: notch_depth1 [27:24] */
#define BCHP_SDS_NTCH_FCW1_notch_depth1_MASK                       0x0f000000
#define BCHP_SDS_NTCH_FCW1_notch_depth1_SHIFT                      24

/* SDS :: NTCH_FCW1 :: reserved_for_eco0 [23:20] */
#define BCHP_SDS_NTCH_FCW1_reserved_for_eco0_MASK                  0x00f00000
#define BCHP_SDS_NTCH_FCW1_reserved_for_eco0_SHIFT                 20

/* SDS :: NTCH_FCW1 :: notch_fcw1 [19:00] */
#define BCHP_SDS_NTCH_FCW1_notch_fcw1_MASK                         0x000fffff
#define BCHP_SDS_NTCH_FCW1_notch_fcw1_SHIFT                        0

/***************************************************************************
 *NTCH_FCW2 - Notch Filter 2 DDFS Frequency Control Word
 ***************************************************************************/
/* SDS :: NTCH_FCW2 :: notch_width2 [31:28] */
#define BCHP_SDS_NTCH_FCW2_notch_width2_MASK                       0xf0000000
#define BCHP_SDS_NTCH_FCW2_notch_width2_SHIFT                      28

/* SDS :: NTCH_FCW2 :: notch_depth2 [27:24] */
#define BCHP_SDS_NTCH_FCW2_notch_depth2_MASK                       0x0f000000
#define BCHP_SDS_NTCH_FCW2_notch_depth2_SHIFT                      24

/* SDS :: NTCH_FCW2 :: reserved_for_eco0 [23:20] */
#define BCHP_SDS_NTCH_FCW2_reserved_for_eco0_MASK                  0x00f00000
#define BCHP_SDS_NTCH_FCW2_reserved_for_eco0_SHIFT                 20

/* SDS :: NTCH_FCW2 :: notch_fcw2 [19:00] */
#define BCHP_SDS_NTCH_FCW2_notch_fcw2_MASK                         0x000fffff
#define BCHP_SDS_NTCH_FCW2_notch_fcw2_SHIFT                        0

/***************************************************************************
 *NTCH_FCW3 - Notch Filter DDFS Combined Frequency Control Word
 ***************************************************************************/
/* SDS :: NTCH_FCW3 :: reserved0 [31:20] */
#define BCHP_SDS_NTCH_FCW3_reserved0_MASK                          0xfff00000
#define BCHP_SDS_NTCH_FCW3_reserved0_SHIFT                         20

/* SDS :: NTCH_FCW3 :: notch_fcw3 [19:00] */
#define BCHP_SDS_NTCH_FCW3_notch_fcw3_MASK                         0x000fffff
#define BCHP_SDS_NTCH_FCW3_notch_fcw3_SHIFT                        0

/***************************************************************************
 *NTCH_DCO0_INT - Notch Filter 0 BB DC Canceller Loop Integrator
 ***************************************************************************/
/* SDS :: NTCH_DCO0_INT :: notch_dco0_int_i [31:16] */
#define BCHP_SDS_NTCH_DCO0_INT_notch_dco0_int_i_MASK               0xffff0000
#define BCHP_SDS_NTCH_DCO0_INT_notch_dco0_int_i_SHIFT              16

/* SDS :: NTCH_DCO0_INT :: notch_dco0_int_q [15:00] */
#define BCHP_SDS_NTCH_DCO0_INT_notch_dco0_int_q_MASK               0x0000ffff
#define BCHP_SDS_NTCH_DCO0_INT_notch_dco0_int_q_SHIFT              0

/***************************************************************************
 *NTCH_DCO1_INT - Notch Filter 1 BB DC Canceller Loop Integrator
 ***************************************************************************/
/* SDS :: NTCH_DCO1_INT :: notch_dco1_int_i [31:16] */
#define BCHP_SDS_NTCH_DCO1_INT_notch_dco1_int_i_MASK               0xffff0000
#define BCHP_SDS_NTCH_DCO1_INT_notch_dco1_int_i_SHIFT              16

/* SDS :: NTCH_DCO1_INT :: notch_dco1_int_q [15:00] */
#define BCHP_SDS_NTCH_DCO1_INT_notch_dco1_int_q_MASK               0x0000ffff
#define BCHP_SDS_NTCH_DCO1_INT_notch_dco1_int_q_SHIFT              0

/***************************************************************************
 *NTCH_DCO2_INT - Notch Filter 2 BB DC Canceller Loop Integrator
 ***************************************************************************/
/* SDS :: NTCH_DCO2_INT :: notch_dco2_int_i [31:16] */
#define BCHP_SDS_NTCH_DCO2_INT_notch_dco2_int_i_MASK               0xffff0000
#define BCHP_SDS_NTCH_DCO2_INT_notch_dco2_int_i_SHIFT              16

/* SDS :: NTCH_DCO2_INT :: notch_dco2_int_q [15:00] */
#define BCHP_SDS_NTCH_DCO2_INT_notch_dco2_int_q_MASK               0x0000ffff
#define BCHP_SDS_NTCH_DCO2_INT_notch_dco2_int_q_SHIFT              0

/***************************************************************************
 *BRSW - Baud Loop Sweep Configuration
 ***************************************************************************/
/* SDS :: BRSW :: sweep_delta [31:16] */
#define BCHP_SDS_BRSW_sweep_delta_MASK                             0xffff0000
#define BCHP_SDS_BRSW_sweep_delta_SHIFT                            16

/* SDS :: BRSW :: sweep_range [15:00] */
#define BCHP_SDS_BRSW_sweep_range_MASK                             0x0000ffff
#define BCHP_SDS_BRSW_sweep_range_SHIFT                            0

/***************************************************************************
 *SDSLEN - Soft Decision Signature Analyzer Symbol Length
 ***************************************************************************/
/* SDS :: SDSLEN :: softd_sig_len [31:00] */
#define BCHP_SDS_SDSLEN_softd_sig_len_MASK                         0xffffffff
#define BCHP_SDS_SDSLEN_softd_sig_len_SHIFT                        0

/***************************************************************************
 *SDSIG - Soft Decision Signature Analyzer Output
 ***************************************************************************/
/* SDS :: SDSIG :: softd_sig [31:00] */
#define BCHP_SDS_SDSIG_softd_sig_MASK                              0xffffffff
#define BCHP_SDS_SDSIG_softd_sig_SHIFT                             0

/***************************************************************************
 *CLFBCTL - Forward Backward Loop Control
 ***************************************************************************/
/* SDS :: CLFBCTL :: reserved0 [31:08] */
#define BCHP_SDS_CLFBCTL_reserved0_MASK                            0xffffff00
#define BCHP_SDS_CLFBCTL_reserved0_SHIFT                           8

/* SDS :: CLFBCTL :: fb_mode [07:07] */
#define BCHP_SDS_CLFBCTL_fb_mode_MASK                              0x00000080
#define BCHP_SDS_CLFBCTL_fb_mode_SHIFT                             7

/* SDS :: CLFBCTL :: reserved_for_eco1 [06:06] */
#define BCHP_SDS_CLFBCTL_reserved_for_eco1_MASK                    0x00000040
#define BCHP_SDS_CLFBCTL_reserved_for_eco1_SHIFT                   6

/* SDS :: CLFBCTL :: bwloop_en [05:05] */
#define BCHP_SDS_CLFBCTL_bwloop_en_MASK                            0x00000020
#define BCHP_SDS_CLFBCTL_bwloop_en_SHIFT                           5

/* SDS :: CLFBCTL :: bwloop_frz [04:04] */
#define BCHP_SDS_CLFBCTL_bwloop_frz_MASK                           0x00000010
#define BCHP_SDS_CLFBCTL_bwloop_frz_SHIFT                          4

/* SDS :: CLFBCTL :: bwloop_rst [03:03] */
#define BCHP_SDS_CLFBCTL_bwloop_rst_MASK                           0x00000008
#define BCHP_SDS_CLFBCTL_bwloop_rst_SHIFT                          3

/* SDS :: CLFBCTL :: fwloop_en [02:02] */
#define BCHP_SDS_CLFBCTL_fwloop_en_MASK                            0x00000004
#define BCHP_SDS_CLFBCTL_fwloop_en_SHIFT                           2

/* SDS :: CLFBCTL :: fwloop_frz [01:01] */
#define BCHP_SDS_CLFBCTL_fwloop_frz_MASK                           0x00000002
#define BCHP_SDS_CLFBCTL_fwloop_frz_SHIFT                          1

/* SDS :: CLFBCTL :: fwloop_rst [00:00] */
#define BCHP_SDS_CLFBCTL_fwloop_rst_MASK                           0x00000001
#define BCHP_SDS_CLFBCTL_fwloop_rst_SHIFT                          0

/***************************************************************************
 *CLFBCTL2 - Forward Backward Loop Bypass Control
 ***************************************************************************/
/* SDS :: CLFBCTL2 :: reserved0 [31:08] */
#define BCHP_SDS_CLFBCTL2_reserved0_MASK                           0xffffff00
#define BCHP_SDS_CLFBCTL2_reserved0_SHIFT                          8

/* SDS :: CLFBCTL2 :: reserved_for_eco1 [07:03] */
#define BCHP_SDS_CLFBCTL2_reserved_for_eco1_MASK                   0x000000f8
#define BCHP_SDS_CLFBCTL2_reserved_for_eco1_SHIFT                  3

/* SDS :: CLFBCTL2 :: fb_ff_byp3 [02:02] */
#define BCHP_SDS_CLFBCTL2_fb_ff_byp3_MASK                          0x00000004
#define BCHP_SDS_CLFBCTL2_fb_ff_byp3_SHIFT                         2

/* SDS :: CLFBCTL2 :: fb_ff_byp2 [01:01] */
#define BCHP_SDS_CLFBCTL2_fb_ff_byp2_MASK                          0x00000002
#define BCHP_SDS_CLFBCTL2_fb_ff_byp2_SHIFT                         1

/* SDS :: CLFBCTL2 :: fb_ff_byp1 [00:00] */
#define BCHP_SDS_CLFBCTL2_fb_ff_byp1_MASK                          0x00000001
#define BCHP_SDS_CLFBCTL2_fb_ff_byp1_SHIFT                         0

/***************************************************************************
 *FBLC - Forward Backward Loop Filter Coefficient
 ***************************************************************************/
/* SDS :: FBLC :: reserved0 [31:28] */
#define BCHP_SDS_FBLC_reserved0_MASK                               0xf0000000
#define BCHP_SDS_FBLC_reserved0_SHIFT                              28

/* SDS :: FBLC :: fb_int_shift [27:24] */
#define BCHP_SDS_FBLC_fb_int_shift_MASK                            0x0f000000
#define BCHP_SDS_FBLC_fb_int_shift_SHIFT                           24

/* SDS :: FBLC :: reserved1 [23:22] */
#define BCHP_SDS_FBLC_reserved1_MASK                               0x00c00000
#define BCHP_SDS_FBLC_reserved1_SHIFT                              22

/* SDS :: FBLC :: fb_int_coeff [21:16] */
#define BCHP_SDS_FBLC_fb_int_coeff_MASK                            0x003f0000
#define BCHP_SDS_FBLC_fb_int_coeff_SHIFT                           16

/* SDS :: FBLC :: reserved2 [15:11] */
#define BCHP_SDS_FBLC_reserved2_MASK                               0x0000f800
#define BCHP_SDS_FBLC_reserved2_SHIFT                              11

/* SDS :: FBLC :: fb_lin_shift [10:08] */
#define BCHP_SDS_FBLC_fb_lin_shift_MASK                            0x00000700
#define BCHP_SDS_FBLC_fb_lin_shift_SHIFT                           8

/* SDS :: FBLC :: reserved3 [07:06] */
#define BCHP_SDS_FBLC_reserved3_MASK                               0x000000c0
#define BCHP_SDS_FBLC_reserved3_SHIFT                              6

/* SDS :: FBLC :: fb_lin_coeff [05:00] */
#define BCHP_SDS_FBLC_fb_lin_coeff_MASK                            0x0000003f
#define BCHP_SDS_FBLC_fb_lin_coeff_SHIFT                           0

/***************************************************************************
 *FBLI - Forward Backward Loop Filter Integrator
 ***************************************************************************/
/* SDS :: FBLI :: fbli [31:00] */
#define BCHP_SDS_FBLI_fbli_MASK                                    0xffffffff
#define BCHP_SDS_FBLI_fbli_SHIFT                                   0

/***************************************************************************
 *FBPA - Forward Backward Loop Phase Accumulator
 ***************************************************************************/
/* SDS :: FBPA :: reserved0 [31:26] */
#define BCHP_SDS_FBPA_reserved0_MASK                               0xfc000000
#define BCHP_SDS_FBPA_reserved0_SHIFT                              26

/* SDS :: FBPA :: fbpa [25:00] */
#define BCHP_SDS_FBPA_fbpa_MASK                                    0x03ffffff
#define BCHP_SDS_FBPA_fbpa_SHIFT                                   0

#endif /* #ifndef BCHP_SDS_H__ */

/* End of File */
