# Asynchronous-FIFO
Designed an Asynchronous FIFO in Verilog HDL verified for CDC between 40 MHz and 10 MHz, with a burst size of 100 and FIFO depth of 75. Integrated 2 Flip Flop synchronizer to increase the metastability resolution time, also implemented FIFO pointers using Gray Code.
