
#####################################################
## Nitro Reference Flow : Route Stage              ##
## Version : 2019.1.R2                             ##
## Loads design from clock stage, prepares for     ##
## and then runs run_route_timing                  ##
#####################################################

info UI33: performed source of flow_variables.tcl for 0 sec (CPU time: 0 sec; MEM: RSS - 265M, CVMEM - 1691M, PVMEM - 1870M)
info UI33: performed source of scr/kit_utils.tcl for 0 sec (CPU time: 0 sec; MEM: RSS - 265M, CVMEM - 1691M, PVMEM - 1870M)
Loading utility util::nrf_utils
  util::save_vars already loaded.  Use -force true to overwrite
Loading utility util::db_utils
warning UI4: Only 1 cores are available; the -cpus argument was set to 2.
NRF info: Checking flow variables for route
NRF info: Verifying user input for route
Storing TCL variables as db root property
info CHK10: Checking technology...
info CHK10: Checking libraries...
info CHK10: Checking design...
info CHK10: Checking partition...
info CHK10: Checking cells...
info CHK10: Checking nets...
info CHK10: Checking pins...
info CHK10: Checking placement...
info Found 2946 movable and 0 fixed cells in partition float_mult
info DP136: Found 0 moveable cells and 0 fixed cells to be illegal.
info CHK10: Checking floorplan...
-------------------------------------------------------------------------------------------
|                                       Pin Errors                                        |
|----------------------+-------+---------+------------------------------------------------|
| Name                 | Count | Status  | Description                                    | 
|----------------------+-------+---------+------------------------------------------------|
| not_connected        | 96    | Warning | Pin is not connected to any net                | 
|----------------------+-------+---------+------------------------------------------------|
| pg_not_connected     | 0     | Passed  | PG core pin is not connected to any supply net | 
|----------------------+-------+---------+------------------------------------------------|
| no_leaf_pin_geometry | 0     | Passed  | Leaf pin doesn't have geometry or not placed.  | 
-------------------------------------------------------------------------------------------


-----------------------------------------------------------------------------------------------------------------
|                                               Floorplan Errors                                                |
|---------------------------+-------+---------+-----------------------------------------------------------------|
| Name                      | Count | Status  | Description                                                     | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| no_tracks                 | 0     | Passed  | No preferred direction routing tracks on the layer.             | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| track_step_too_small      | 0     | Passed  | Step of routing tracks is smaller then via-wire spacing.        | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| track_step_too_big        | 0     | Passed  | Step of routing tracks is bigger then via-wire spacing.         | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| diff_track_step           | 0     | Passed  | Different step of preferred direction routing tracks.           | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| tracks_not_cover_pin      | 0     | Passed  | Routing tracks do not cover pin.                                | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| tracks_not_masked         | 0     | Passed  | Routing tracks shall have mask on masked layer.                 | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| tracks_incorrectly_masked | 0     | Passed  | Routing tracks masks shall interlace.                           | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| no_macro_pin_access       | 0     | Passed  | Macro pin doesn't have routing access.                          | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| macro_pin_blocked         | 0     | Passed  | Macro pin may be blocked by nearby objects.                     | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| no_port_access            | 0     | Passed  | Partition port doesn't have routing access.                     | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| not_aligned_pin           | 0     | Passed  | Macro/top pin is not aligned to manufacturing grid.             | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| offgrid_core_access       | 82    | Warning | Library core pin has only offgird routing access.               | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| no_core_access            | 0     | Passed  | Library core pin doesn't have routing access.                   | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| no_port_geometry          | 0     | Passed  | Port doesn't have geometry or not placed.                       | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| port_outside_partition    | 0     | Passed  | Port is placed outside partition.                               | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| port_min_area             | 0     | Passed  | Port has insufficient minimum area.                             | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| port_short                | 0     | Passed  | Port has intersection with other one.                           | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| port_spacing              | 0     | Passed  | Port has insufficient spacing with other one.                   | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| port_above_max_layer      | 0     | Passed  | Port is above of max layer.                                     | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| region_overlaps           | 0     | Passed  | Region overlaps other region.                                   | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| cell_outside_region       | 0     | Passed  | Cell outside of region with member_hard requirement. Will       | 
|                           |       |         | cause pin assignment to fail.                                   | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| cell_inside_region        | 0     | Passed  | Foreign cell is inside region with non_member_hard requirement. | 
|                           |       |         | Will cause pin assignment to fail                               | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| region_off_mfg_grid       | 0     | Passed  | Region is not on manufacturing grid                             | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| region_off_fp_grid        | 0     | Passed  | Region is not on floorplan grid.                                | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| excessive_region_blockage | 0     | Passed  | Placement blockages cover more than 70% of region. Run          | 
|                           |       |         | report_region_utilization to verify placeability.               | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| macro_off_mfg             | 0     | Passed  | Macro off manufacturing grid.                                   | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| missing_cell_rows         | 0     | Passed  | No cell rows are found in the design. Placer will fail          | 
|                           |       |         | without rows.                                                   | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| partition_overlap         | 0     | Passed  | Partition overlaps other partition.                             | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| partition_off_fp_grid     | 0     | Passed  | Partition is not on floorplan grid.                             | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| endcap_alignment          | 0     | Passed  | Cell is not aligned with the cell row.                          | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| row_without_endcaps       | 120   | Warning | Row has no endcap cells at ends.                                | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| no_pin_mask               | 0     | Passed  | Port shape does not have a mask on a masked layer.              | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| narrow_pin_misalignment   | 0     | Passed  | Narrow port shape mask, on masked layer, doesn't match          | 
|                           |       |         | track mask.                                                     | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| wide_pin_misalignment     | 0     | Passed  | Wide port shape mask, on masked layer, should be on alternate   | 
|                           |       |         | mask to reduce routing congestion.                              | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| short_placement_width     | 0     | Passed  | The width of the placement rectangle is short.                  | 
|---------------------------+-------+---------+-----------------------------------------------------------------|
| object_off_floorplan_grid | 0     | Passed  | Objects are off floorplan grid.                                 | 
-----------------------------------------------------------------------------------------------------------------


info UI33: performed design checks for 0 sec (CPU time: 0 sec; MEM: RSS - 266M, CVMEM - 1691M, PVMEM - 1870M)
Nitro-SoC> # get_config -name process -param node
Nitro-SoC> # config_lib_vias -use_generated true -create true -select true -use_asymmetrical true -use_4cut true
Routing lib vias have been created
Routing lib vias have been selected
Nitro-SoC> # config_shell -echo false
NRF info: Configuring MCMM scenarios for route
NRF info: Power effort is low. Enabling corner corner_0_0 for leakage and dynamic power.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Corner     | Enable | Setup | Hold  | CRPR       | SI   | Power            | EM   | Voltage Drop | DRC        | Process                    | RC Temp | Scale Factor | 
|------------+--------+-------+-------+------------+------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| slow       | false  | true  | false | setup_hold | none | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+-------+-------+------------+------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| fast       | false  | false | false | setup_hold | none | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+-------+-------+------------+------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| corner_0_0 | true   | true  | true  | setup_hold | none | leakage, dynamic | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------
| Mode     | Enable | System | Corners    | 
|----------+--------+--------+------------|
| default  | false  | true   | <all>      | 
|----------+--------+--------+------------|
| new_mode | true   | false  | corner_0_0 | 
-------------------------------------------


-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Corner     | Enable | Setup | Hold  | CRPR       | SI   | Power            | EM   | Voltage Drop | DRC        | Process                    | RC Temp | Scale Factor | 
|------------+--------+-------+-------+------------+------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| slow       | false  | true  | false | setup_hold | none | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+-------+-------+------------+------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| fast       | false  | false | false | setup_hold | none | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+-------+-------+------------+------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| corner_0_0 | true   | true  | true  | setup_hold | none | leakage, dynamic | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------


Nitro-SoC> # config_shell -echo false
NRF info: Configuring target libraries for route
NRF info: There are no user defined dont_use cells
Nitro-SoC> # config_timing -disable_clock_gating_checks false
Nitro-SoC> # set_crpr_spec -method graph_based
Nitro-SoC> # config_flows -preserve_rcd false
Nitro-SoC> # config_shell -echo false
Nitro-SoC> # source scr/config.tcl
Nitro-SoC> # config_timing -rc_degrade_min_slew_when_rd_less_than_rnet false
Nitro-SoC> # config_timing -disable_recovery_removal false
Nitro-SoC> # config_timing -enable_exception_proxy true
Nitro-SoC> # config_timing -disable_time_borrow false
Nitro-SoC> # config_timing -disable_annotation_factor_calc true
Nitro-SoC> # config_timing -enable_clock_propagation_through_three_state_enable_pins false
Nitro-SoC> # config_timing -disable_internal_inout_cell_paths true
Nitro-SoC> # config_timing -enable_cond_arcs_with_default true 
Nitro-SoC> # config_timing -enable_default_for_cond_arcs true
Nitro-SoC> # config_timing -enable_setup_independent_hold_checks true
Nitro-SoC> # config_timing -enable_ideal_clock_data_tags true
Nitro-SoC> # config_timing -enable_clock_gating_propagate true
Nitro-SoC> # config_timing -disable_seq_case_analysis true
Nitro-SoC> # config_timing -early_launch_at_borrowing_latches false
Nitro-SoC> # config_timing -enable_preset_clear_arcs false
Nitro-SoC> # config_timing -enable_non_unate_clock_paths true
Nitro-SoC> # config_timing -pt_min_max_compatibility on_chip_variation
Nitro-SoC> # config_timing -enable_non_unate_clock_paths true
Nitro-SoC> # config_timing -disable_sequential_generation_of_waveform_preserving_clocks false
Nitro-SoC> # config_timing -capacitance_violation_threshold 0
Nitro-SoC> # config_timing -disable_clock_gating_checks false
Nitro-SoC> # config_timing -enable_default_input_delay false
Nitro-SoC> # config_extraction -gr_short_route_gcell_span 3
Nitro-SoC> # config_extraction -search_distance_multiple 15
Nitro-SoC> # config_extraction -use_thickness_variation false
Nitro-SoC> # config_extraction -use_thickness_variation_for_cap false
Nitro-SoC> # config_extraction -use_thickness_variation_for_res true
Nitro-SoC> # config_extraction -coupling_abs_threshold 0.1f
Nitro-SoC> # config_extraction -coupling_rel_threshold 1.0
Nitro-SoC> # ta_debug -cc_ratio 0
info UI33: performed source of scr/config.tcl for 0 sec (CPU time: 0 sec; MEM: RSS - 217M, CVMEM - 1691M, PVMEM - 1870M)
Nitro-SoC> # config_route_timing -name dvia_mode -value dfm
Nitro-SoC> # config_place_detail -name follow_drc_for
Nitro-SoC> # source nrf_customization.tcl
info UI33: performed source of nrf_customization.tcl for 0 sec (CPU time: 0 sec; MEM: RSS - 217M, CVMEM - 1691M, PVMEM - 1870M)
Nitro-SoC> # config_extraction -use_thickness_variation false
Nitro-SoC> # config_extraction -use_thickness_variation_for_cap false
Nitro-SoC> # config_extraction -use_thickness_variation_for_res true
Nitro-SoC> # set_crpr_spec -crpr_threshold 5p
Nitro-SoC> # set_crpr_spec -method graph_based
Nitro-SoC> # set_crpr_spec -transition same_transition
Nitro-SoC> # fk_msg Max Length Constraint
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
NRF info: Max Length Constraint
Nitro-SoC> # set_max_length -length_threshold 1000u
Nitro-SoC> # report_max_length
Nitro-SoC> # fk_msg Max Length Set to 1000
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
NRF info: Max Length Set to 1000
Nitro-SoC> # fk_msg Running RRT with Interleave Optimization
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
NRF info: Running RRT with Interleave Optimization
Nitro-SoC> # run_route_timing -mode interleave_opt -cpus 2 -messages verbose
Nitro-SoC> # help run_route_timing -return
Nitro-SoC> # print_table -title Start run_route_timing flow -column_names Argument Value -values cpus 2 messages verbose timing_mode si preserve_clocks auto save_db_stages {} stop_after false start_from false resume false skip_stages {} run_stages {} mode interleave_opt trial false dump_qor_stages {} user_params {}
------------------------------------
|   Start run_route_timing flow    |
|-----------------+----------------|
| Argument        | Value          | 
|-----------------+----------------|
| cpus            | 2              | 
|-----------------+----------------|
| messages        | verbose        | 
|-----------------+----------------|
| timing_mode     | si             | 
|-----------------+----------------|
| preserve_clocks | auto           | 
|-----------------+----------------|
| save_db_stages  |                | 
|-----------------+----------------|
| stop_after      | false          | 
|-----------------+----------------|
| start_from      | false          | 
|-----------------+----------------|
| resume          | false          | 
|-----------------+----------------|
| skip_stages     |                | 
|-----------------+----------------|
| run_stages      |                | 
|-----------------+----------------|
| mode            | interleave_opt | 
|-----------------+----------------|
| trial           | false          | 
|-----------------+----------------|
| dump_qor_stages |                | 
|-----------------+----------------|
| user_params     |                | 
------------------------------------


Nitro-SoC> # fk_msg Setting up run_route_timing flow ...

Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name verbose_level
NRF info: Setting up run_route_timing flow ...

Nitro-SoC> # config_messages -message_id UI24 -max_messages 0
Nitro-SoC> # config_messages -message_id UI24 -max_log_messages 0
Nitro-SoC> # config_messages -message_id UI34 -max_messages 0
Nitro-SoC> # config_messages -message_id UI34 -max_log_messages 0
Nitro-SoC> # config_messages -message_id UI54 -max_messages 0
Nitro-SoC> # config_messages -message_id UI54 -max_log_messages 0
Nitro-SoC> # config_messages -message_id UI705 -max_messages 0
Nitro-SoC> # config_messages -message_id UI705 -max_log_messages 0
Nitro-SoC> # config_messages -message_id UI156 -max_messages 0
Nitro-SoC> # config_messages -message_id UI156 -max_log_messages 0
Nitro-SoC> # config_messages -message_id config1 -max_messages 0
Nitro-SoC> # config_messages -message_id config1 -max_log_messages 0
Nitro-SoC> # config_messages -message_id config3 -max_messages 0
Nitro-SoC> # config_messages -message_id config3 -max_log_messages 0
Nitro-SoC> # config_messages -message_id config5 -max_messages 0
Nitro-SoC> # config_messages -message_id config5 -max_log_messages 0
Nitro-SoC> # config_messages -message_id CSDB57 -max_messages 0
Nitro-SoC> # config_messages -message_id CSDB57 -max_log_messages 0
Nitro-SoC> # config_messages -message_id CSDB87 -max_messages 0
Nitro-SoC> # config_messages -message_id CSDB87 -max_log_messages 0
Nitro-SoC> # config_messages -message_id TA_CMDS1618 -max_messages 0
Nitro-SoC> # config_messages -message_id TA_CMDS1618 -max_log_messages 0
Nitro-SoC> # config_messages -message_id TA_CMDS1619 -max_messages 0
Nitro-SoC> # config_messages -message_id TA_CMDS1619 -max_log_messages 0
Nitro-SoC> # config_messages -message_id TA_CMDS7412 -max_messages 0
Nitro-SoC> # config_messages -message_id TA_CMDS7412 -max_log_messages 0
Nitro-SoC> # config_messages -message_id SDB43 -max_messages 0
Nitro-SoC> # config_messages -message_id SDB43 -max_log_messages 0
Nitro-SoC> # config_messages -message_id CSDB45 -max_messages 0
Nitro-SoC> # config_messages -message_id CSDB45 -max_log_messages 0
Nitro-SoC> # create_property -name tdro_last_stage -object_type root -data_type string -storage sparse -persistent true -init_value null
Nitro-SoC> # create_property -name follow_gr -object_type net -data_type integer -storage sparse -persistent true -init_value 0
Nitro-SoC> # create_property -name preserve_layer -object_type net -data_type integer -storage sparse -persistent true -init_value 0
Nitro-SoC> # create_property -name preserve_channel -object_type net -data_type integer -storage sparse -persistent true -init_value 0
Nitro-SoC> # fk_msg -set_prompt RRT
Nitro-SoC> # new_config_flow -name flow_msg_prompt -quiet
Nitro-SoC> # new_config_flow -name flow_msg_prompt -value RRT -descr Flow prefix - will appear in all messages printed by flow_msg -quiet
Nitro-SoC> # config_shell -level _d%ve_
Nitro-SoC> # fk_msg -set_verbosity_filter debug
Nitro-SoC> # new_config_flow -name verbose_level
Nitro-SoC> # new_config_flow -name verbose_level -value debug -quiet
Nitro-SoC> # config_shell -echo false
warning UI4: Only 1 cores are available; the -cpus argument was set to 2.
info TA_CMDS6301: Limiting CPUs to available cores (Requested: 2, Available: 1).
info TA_CMDS6300: Running Multi-Core Timing Analysis using 1 CPUs.
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 217M, CVMEM - 1691M, PVMEM - 1870M, PRSS - 217M)
Routing lib vias have been created
Routing lib vias have been selected
RRT warning: GR congestion map doesn't exist
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|                                                                           Current Parameter Values for 'config_route_timing'                                                                            |
|--------------------------+-----------------------------------------------------------------+------------+------------+----------+------------+--------------------------------+------------+------------|
| Name                     | Description                                                     | Value      | Default    | Modified | Value_type | Enum                           | Persistent | User_level | 
|--------------------------+-----------------------------------------------------------------+------------+------------+----------+------------+--------------------------------+------------+------------|
| dvia_mode                | Specifies the mode of double via replacement                    | dfm        | timing     | true     | N/A        | dfm none timing                | true       | normal     | 
|--------------------------+-----------------------------------------------------------------+------------+------------+----------+------------+--------------------------------+------------+------------|
| tr_preserve_gr_channel   | Specifies effort to preserve channel for follow_gr nets in      | 90         | 0          | true     | N/A        |                                | true       | advanced   | 
|                          | route_track (0-100)                                             |            |            |          |            |                                |            |            | 
|--------------------------+-----------------------------------------------------------------+------------+------------+----------+------------+--------------------------------+------------+------------|
| tr_preserve_gr_layer     | Specifies effort to preserve layer for follow_gr nets in        | 100        | 0          | true     | N/A        |                                | true       | advanced   | 
|                          | route_track (0-100)                                             |            |            |          |            |                                |            |            | 
|--------------------------+-----------------------------------------------------------------+------------+------------+----------+------------+--------------------------------+------------+------------|
| ds_max_count             | Specifies the maximum allowed number of dominant scenarios      | 6          | 0          | true     | N/A        |                                | true       | developer  | 
|--------------------------+-----------------------------------------------------------------+------------+------------+----------+------------+--------------------------------+------------+------------|
| ds_threshold             | Specifies the percentage threshold for dominant scenarios       | 80         | 0          | true     | N/A        |                                | true       | developer  | 
|--------------------------+-----------------------------------------------------------------+------------+------------+----------+------------+--------------------------------+------------+------------|
| fr_topo_cri_priority     | Specifies priority value for topology critical nets in          | 0          | 50         | true     | N/A        |                                | true       | developer  | 
|                          | route_final (0-100)                                             |            |            |          |            |                                |            |            | 
|--------------------------+-----------------------------------------------------------------+------------+------------+----------+------------+--------------------------------+------------+------------|
| low_power_effort         | Specifies low power effort                                      | low        | none       | true     | N/A        | high low medium none           | true       | developer  | 
|--------------------------+-----------------------------------------------------------------+------------+------------+----------+------------+--------------------------------+------------+------------|
| opt_cdm_model            | Specifies advanced CDM model                                    | delta_area | delta_area | true     | N/A        | delta_area dynamic_bloat none  | true       | developer  | 
|--------------------------+-----------------------------------------------------------------+------------+------------+----------+------------+--------------------------------+------------+------------|
| opt_cpus                 | Specifies number of cpus for optimizer ('0' - distributed)      | 4          | 4          | true     | N/A        |                                | true       | developer  | 
|--------------------------+-----------------------------------------------------------------+------------+------------+----------+------------+--------------------------------+------------+------------|
| si_mcmm                  | Specifies to look at all the enabled corners in si_delay_repair | true       | false      | true     | N/A        |                                | true       | developer  | 
|--------------------------+-----------------------------------------------------------------+------------+------------+----------+------------+--------------------------------+------------+------------|
| tr_preserve_all_gr_layer | Specifies effort to preserve layer for all the nets in          | 100        | 0          | true     | N/A        |                                | true       | developer  | 
|                          | route_track (0-100)                                             |            |            |          |            |                                |            |            | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------



RRT info: Running run_route_timing in 'interleave_opt' mode ...

RRT info: Start stage 'check'
RRT info: User event handler 'before check' completed successfully
-----------------------------
|  Check routing lib vias   |
|-------+---------+---------|
| layer | regular | minarea | 
|-------+---------+---------|
| via1  | ok      | none    | 
|-------+---------+---------|
| via2  | ok      | none    | 
|-------+---------+---------|
| via3  | ok      | none    | 
|-------+---------+---------|
| via4  | ok      | none    | 
|-------+---------+---------|
| via5  | ok      | none    | 
|-------+---------+---------|
| via6  | ok      | none    | 
|-------+---------+---------|
| via7  | ok      | none    | 
-----------------------------


RRT info: Stage 'check' completed successfully
RRT info: User event handler 'after check' completed successfully
RRT info: Start stage 'start'
RRT info: User event handler 'before start' completed successfully
RRT warning: Removing detail routing of '3011' data nets
RRT warning: Removing filler cells
info Removing existing filler cells.
info UI49: removed 0 core filler cells
info UI49: inserted 0 core filler cells
info UI33: performed core filler cells placement for 0 sec (CPU time: 0 sec; MEM: RSS - 217M, CVMEM - 1691M, PVMEM - 1870M, PRSS - 217M)
#################################################################################################################
info if you would like to re-evaluate any 'auto_ideal' properties, use the 'update_property' command.
INFO: Setting the auto_ideal_fanout_threshold ==> 1024

 Auto Ideal Fanout Threshold for design 'float_mult'
--------------------------------
| auto_ideal_fanout_threshold* | 
|------------------------------|
| 1024                         | 
--------------------------------


#################################################################################################################
warning EXTR600: Extraction configuration 'use_thickness_variation_for_res' value is changed from 'true' to 'false'.
Setting the Parasitic and Delay models for a (Full GR) -OR- (DR+GR mix) Extraction & Timing...

Parasitic models:
--------------------------------------------------
| Wiring       | Clock Coupling | Data  Coupling | 
|--------------+----------------+----------------|
| Global Route | Full           | Predictive     | 
|--------------+----------------+----------------|
| Detail Route | Full           | Predictive     | 
--------------------------------------------------


Delay models:
---------------------------------
| Name  | Model    | Base Model | 
|-------+----------+------------|
| Data  | adaptive | voltage    | 
|-------+----------+------------|
| Clock | accurate | voltage    | 
---------------------------------


------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Corner     | Enable | Setup | Hold  | CRPR       | SI    | Power            | EM   | Voltage Drop | DRC        | Process                    | RC Temp | Scale Factor | 
|------------+--------+-------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| slow       | false  | true  | false | setup_hold | none  | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+-------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| fast       | false  | false | false | setup_hold | none  | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+-------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| corner_0_0 | true   | true  | true  | setup_hold | delay | leakage, dynamic | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
------------------------------------------------------------------------------------------------------------------------------------------------------------------------


Report 'report_mcmm_scenarios': MCMM Scenarios
Generated on Wed Jan 4 02:04:05 2023
  
-------------------------
|    MCMM Scenarios     |
|------------+----------|
|            | new_mode | 
|------------+----------|
| corner_0_0 | B        | 
-------------------------


info UI33: performed report_mcmm_scenarios for 0 sec (CPU time: 0 sec; MEM: RSS - 218M, CVMEM - 1691M, PVMEM - 1870M, PRSS - 217M)
info Found 2946 movable and 0 fixed cells in partition float_mult
info DP136: Found 0 moveable cells and 0 fixed cells to be illegal.
info UI33: performed get_illegal_cells for 0 sec (CPU time: 0 sec; MEM: RSS - 219M, CVMEM - 1691M, PVMEM - 1870M, PRSS - 217M)
RRT info: Stage 'start' completed successfully
RRT info: User event handler 'after start' completed successfully
RRT info: Start stage 'clock'
RRT info: User event handler 'before clock' completed successfully
RRT warning: Skipping 'clock' routing stage because there are no clock nets
RRT info: Stage 'clock' skipped
RRT info: Start stage 'gr'
RRT info: User event handler 'before gr' completed successfully
Report 'ccap_options': Report ccap options
Generated on Wed Jan 4 02:04:05 2023
  
----------------------------------------------------------
|       Current ccap options (units: femto-farads)       |
|---------------------------+----------------------------|
|                           | Value                      | 
|---------------------------+----------------------------|
| cpus                      | 1                          | 
|---------------------------+----------------------------|
| partition                 | float_mult                 | 
|---------------------------+----------------------------|
| nets                      | all                        | 
|---------------------------+----------------------------|
| corner                    | corner_0_0                 | 
|---------------------------+----------------------------|
| process_technology        | new_rcmaster_techFreePDK45 | 
|---------------------------+----------------------------|
| flat                      | false                      | 
|---------------------------+----------------------------|
| shrink_factor             | 1                          | 
|---------------------------+----------------------------|
| ignore_derates            | false                      | 
|---------------------------+----------------------------|
| cc_per_filter             | 0                          | 
|---------------------------+----------------------------|
| cc_total_filter           | 0                          | 
|---------------------------+----------------------------|
| abs_bounds                | 0                          | 
|---------------------------+----------------------------|
| ratio_bounds              | 0                          | 
|---------------------------+----------------------------|
| noise_bounds              | 0.4                        | 
|---------------------------+----------------------------|
| noise_clock_bounds        | 0.2                        | 
|---------------------------+----------------------------|
| noise_model               | native                     | 
|---------------------------+----------------------------|
| default_driver_lib_cell   | -                          | 
|---------------------------+----------------------------|
| default_load_lib_cell     | -                          | 
|---------------------------+----------------------------|
| noise_per_filter          | 0.005                      | 
|---------------------------+----------------------------|
| noise_total_filter        | 0.02                       | 
|---------------------------+----------------------------|
| clock_noise_filter_derate | 0.5                        | 
|---------------------------+----------------------------|
| si_delta_filter           | 1                          | 
|---------------------------+----------------------------|
| si_delta_filter_rel       | 10                         | 
----------------------------------------------------------


  
---------------------------------------------------------------------------------------------------------------
|                                         Common ccap report settings                                         |
|------------------------+--------------+----------------+-------+-------------+--------+-------+-------------|
|                        | coupling_abs | coupling_ratio | noise | noise_clock | timing | slew  | delta_delay | 
|------------------------+--------------+----------------+-------+-------------+--------+-------+-------------|
| enabled                | true         | true           | true  | true        | false  | false | false       | 
|------------------------+--------------+----------------+-------+-------------+--------+-------+-------------|
| limit                  | 5000         | 5000           | 5000  | 5000        | 5000   | 5000  | 500         | 
|------------------------+--------------+----------------+-------+-------------+--------+-------+-------------|
| ranges                 | 10           | 10             | 10    | 10          | 10     | 10    | 10          | 
|------------------------+--------------+----------------+-------+-------------+--------+-------+-------------|
| aggressors             | 0            | 0              | 4     | 4           | 5      | 0     | 5           | 
|------------------------+--------------+----------------+-------+-------------+--------+-------+-------------|
| aggressor_ratio_filter | 0            | 0              | 0     | 0           | 0      | 0     | 0           | 
|------------------------+--------------+----------------+-------+-------------+--------+-------+-------------|
| aggressor_cc_filter    | 0            | 0              | 0     | 0           | 0      | 0     | 0           | 
---------------------------------------------------------------------------------------------------------------


#################################################################################################################

 Auto Ideal Fanout Threshold for design 'float_mult'
--------------------------------
| auto_ideal_fanout_threshold* | 
|------------------------------|
| 1024                         | 
--------------------------------


#################################################################################################################
Setting the Parasitic and Delay models for a (Full GR) -OR- (DR+GR mix) Extraction & Timing...

Parasitic models:
--------------------------------------------------
| Wiring       | Clock Coupling | Data  Coupling | 
|--------------+----------------+----------------|
| Global Route | Full           | Predictive     | 
|--------------+----------------+----------------|
| Detail Route | Full           | Predictive     | 
--------------------------------------------------


Delay models:
---------------------------------
| Name  | Model    | Base Model | 
|-------+----------+------------|
| Data  | adaptive | voltage    | 
|-------+----------+------------|
| Clock | accurate | voltage    | 
---------------------------------


RRT info: Performing new global routing on small grid
info UI30: performing global routing on partition float_mult (started at Wed Jan 4 02:04:05 2023)
--------------------------------
| Technology property | metal8 | 
|---------------------+--------|
| Partition property  | metal8 | 
|---------------------+--------|
| Actual max layer    | metal8 | 
--------------------------------


---------------------------------------------------------------------------------------------------------------------------------
|                                    Non-default Parameter Values for 'config_route_global'                                     |
|-------------------------------+--------------------------------------------------------------+-------+---------+--------------|
| Name                          | Description                                                  | Value | Default | User Defined | 
|-------------------------------+--------------------------------------------------------------+-------+---------+--------------|
| gr_follow_gr*                 | value of the follow_gr attribute applied to critical nets    | 100   | 90      | true         | 
|-------------------------------+--------------------------------------------------------------+-------+---------+--------------|
| gr_full_timing_update_thresh* | threshold proportion of net routes that triggers full timing | 0     | 0.3     | true         | 
|                               |  update                                                      |       |         |              | 
|-------------------------------+--------------------------------------------------------------+-------+---------+--------------|
| gr_verbosity*                 | silent=0, info=1, verbose=2                                  | 2     | 1       | true         | 
---------------------------------------------------------------------------------------------------------------------------------


gr_follow_gr gr_full_timing_update_thresh gr_verbosity
List has 3 elements
Setting up data structures; grid size small
Small partition; changing hier depth to 1
Sdb track: Routing Layer  1 (Horizontal) = start    0, step 1400, number 620
Sdb track: Routing Layer  2 (Vertical)   = start    0, step 1900, number 455
Sdb track: Routing Layer  3 (Horizontal) = start    0, step 1400, number 620
Sdb track: Routing Layer  4 (Vertical)   = start    0, step 2800, number 308
Sdb track: Routing Layer  5 (Horizontal) = start    0, step 2800, number 310
Sdb track: Routing Layer  6 (Vertical)   = start    0, step 2800, number 308
Sdb track: Routing Layer  7 (Horizontal) = start    0, step 8000, number 109
Sdb track: Routing Layer  8 (Vertical)   = start    0, step 8000, number 108

CapCalc CPUs = 1

Gathering obstacles for metal layers 1 through 8

Instantiated routing nodes at 2688 of 2688 (100 %) potential locations.
Completed initial data structure setup   (1 seconds elapsed)
setupRakeServer is called with gr_cong
Layer 1 HORIZ  Step cost 57 Upward via cost 14
Layer 2 VERT   Step cost 42 Upward via cost 14
Layer 3 HORIZ  Step cost 57 Upward via cost 14
Layer 4 VERT   Step cost 42 Upward via cost 14
Layer 5 HORIZ  Step cost 57 Upward via cost 14
Layer 6 VERT   Step cost 42 Upward via cost 14
Layer 7 HORIZ  Step cost 57 Upward via cost 14
Layer 8 VERT   Step cost 42
 xOrig 0 xHi 864504 xStep 57000 colHi 16
 yOrig 0 yHi 868004 yStep 42000 rowHi 21

Congestion effort = medium
Timing effort     = medium

Start global routing with  1  CPUs 

info GR11: Skipping net 'regA/out[31]' status: 'gr_small'
info GR11: Skipping net 'mantissa_multiplier/i_0/Out[20]' status: 'gr_small'
info GR11: Skipping net 'mantissa_multiplier/i_0/Out[19]' status: 'gr_small'
info GR11: Skipping net 'mantissa_multiplier/i_0/Out[18]' status: 'gr_small'
info GR11: Skipping net 'mantissa_multiplier/i_0/Out[14]' status: 'gr_small'
info GR11: Skipping net 'mantissa_multiplier/i_0/Out[13]' status: 'gr_small'
info GR11: Skipping net 'mantissa_multiplier/i_0/Out[12]' status: 'gr_small'
info GR11: Skipping net 'mantissa_multiplier/i_0/Out[10]' status: 'gr_small'
info GR11: Skipping net 'mantissa_multiplier/i_0/Out[9]' status: 'gr_small'
info GR11: Skipping net 'mantissa_multiplier/i_0/Out[2]' status: 'gr_small'
info GR11: Skipping net 'mantissa_multiplier/i_0/Out[1]' status: 'gr_small'
info GR11: Skipping net 'mantissa_multiplier/i_0/Out[0]' status: 'gr_small'
info GR11: Skipping net 'i_0_6/MP_final[9]' status: 'gr_small'
info GR11: Skipping net 'i_0_6/MP_final[3]' status: 'gr_small'
info GR11: Skipping net 'i_0_6/MP_final[2]' status: 'gr_small'
info GR11: Skipping net 'n_0_1' status: 'gr_small'
info GR11: Skipping net 'n_0_6' status: 'gr_small'
info GR11: Skipping net 'n_0_12' status: 'gr_small'
info GR11: Skipping net 'n_0_13' status: 'gr_small'
info GR11: Skipping net 'n_0_15' status: 'gr_small'
info GR11: Skipping net 'n_0_16' status: 'gr_small'
info GR11: Skipping net 'n_0_17' status: 'gr_small'
info GR11: Skipping net 'n_0_20' status: 'gr_small'
info GR11: Skipping net 'n_0_24' status: 'gr_small'
info GR11: Skipping net 'n_0_0_6' status: 'gr_small'
info GR11: Skipping net 'n_0_26' status: 'gr_small'
info GR11: Skipping net 'n_0_0_10' status: 'gr_small'
info GR11: Skipping net 'n_0_0_14' status: 'gr_small'
info GR11: Skipping net 'n_0_31' status: 'gr_small'
info GR11: Skipping net 'n_0_0_15' status: 'gr_small'
info GR11: Skipping net 'n_0_0_22' status: 'gr_small'
info GR11: Skipping net 'n_0_0_23' status: 'gr_small'
info GR11: Skipping net 'n_0_0_24' status: 'gr_small'
info GR11: Skipping net 'n_0_0_27' status: 'gr_small'
info GR11: Skipping net 'n_0_0_29' status: 'gr_small'
info GR11: Skipping net 'n_0_0_37' status: 'gr_small'
info GR11: Skipping net 'n_0_0_41' status: 'gr_small'
info GR11: Skipping net 'n_0_0_42' status: 'gr_small'
info GR11: Skipping net 'n_0_0_44' status: 'gr_small'
info GR11: Skipping net 'n_0_0_71' status: 'gr_small'
info GR11: Skipping net 'n_0_0_79' status: 'gr_small'
info GR11: Skipping net 'n_0_0_80' status: 'gr_small'
info GR11: Skipping net 'n_0_0_88' status: 'gr_small'
info GR11: Skipping net 'n_0_35' status: 'gr_small'
info GR11: Skipping net 'n_0_37' status: 'gr_small'
info GR11: Skipping net 'n_0_38' status: 'gr_small'
info GR11: Skipping net 'n_0_40' status: 'gr_small'
info GR11: Skipping net 'n_0_41' status: 'gr_small'
info GR11: Skipping net 'n_0_47' status: 'gr_small'
info GR11: Skipping net 'n_0_48' status: 'gr_small'
info GR11: Skipping net 'n_0_57' status: 'gr_small'
info GR11: Skipping net 'n_0_0_89' status: 'gr_small'
info GR11: Skipping net 'n_0_0_90' status: 'gr_small'
info GR11: Skipping net 'n_0_0_91' status: 'gr_small'
info GR11: Skipping net 'n_0_0_16' status: 'gr_small'
info GR11: Skipping net 'n_0_0_17' status: 'gr_small'
info GR11: Skipping net 'n_0_0_19' status: 'gr_small'
info GR11: Skipping net 'n_0_0_20' status: 'gr_small'
info GR11: Skipping net 'n_0_0_47' status: 'gr_small'
info GR11: Skipping net 'n_0_0_48' status: 'gr_small'
info GR11: Skipping net 'n_0_0_52' status: 'gr_small'
info GR11: Skipping net 'n_0_0_57' status: 'gr_small'
info GR11: Skipping net 'n_0_0_58' status: 'gr_small'
info GR11: Skipping net 'n_0_0_59' status: 'gr_small'
info GR11: Skipping net 'n_0_0_60' status: 'gr_small'
info GR11: Skipping net 'n_0_0_62' status: 'gr_small'
info GR11: Skipping net 'n_0_0_66' status: 'gr_small'
info GR11: Skipping net 'n_0_0_67' status: 'gr_small'
info GR11: Skipping net 'n_0_0_68' status: 'gr_small'
info GR11: Skipping net 'i_0_6/n_2' status: 'gr_small'
info GR11: Skipping net 'i_0_6/n_5' status: 'gr_small'
info GR11: Skipping net 'i_0_6/n_6' status: 'gr_small'
info GR11: Skipping net 'i_0_6/n_9' status: 'gr_small'
info GR11: Skipping net 'i_0_6/n_10' status: 'gr_small'
info GR11: Skipping net 'i_0_6/n_12' status: 'gr_small'
info GR11: Skipping net 'i_0_6/n_21' status: 'gr_small'
info GR11: Skipping net 'i_0_6/n_19' status: 'gr_small'
info GR11: Skipping net 'i_0_6/n_18' status: 'gr_small'
info GR11: Skipping net 'i_0_6/n_17' status: 'gr_small'
info GR11: Skipping net 'i_0_6/n_16' status: 'gr_small'
info GR11: Skipping net 'mantissa_multiplier/i_0/n_20' status: 'gr_small'
info GR11: Skipping net 'mantissa_multiplier/i_0/n_36' status: 'gr_small'
info GR11: Skipping net 'mantissa_multiplier/i_0/n_107' status: 'gr_small'
info GR11: Skipping net 'mantissa_multiplier/i_0/n_40' status: 'gr_small'
info GR11: Skipping net 'mantissa_multiplier/i_0/n_44' status: 'gr_small'
info GR11: Skipping net 'mantissa_multiplier/i_0/n_150' status: 'gr_small'
info GR11: Skipping net 'mantissa_multiplier/i_0/n_64' status: 'gr_small'
info GR11: Skipping net 'mantissa_multiplier/i_0/n_48' status: 'gr_small'
info GR11: Skipping net 'mantissa_multiplier/i_0/n_51' status: 'gr_small'
info GR11: Skipping net 'mantissa_multiplier/i_0/n_52' status: 'gr_small'
info GR11: Skipping net 'mantissa_multiplier/i_0/n_53' status: 'gr_small'
info GR11: Skipping net 'mantissa_multiplier/i_0/n_54' status: 'gr_small'
info GR11: Skipping net 'mantissa_multiplier/i_0/n_60' status: 'gr_small'
info GR11: Skipping net 'mantissa_multiplier/i_0/n_61' status: 'gr_small'
info GR11: Skipping net 'mantissa_multiplier/i_0/n_63' status: 'gr_small'
info GR11: Skipping net 'mantissa_multiplier/i_0/n_68' status: 'gr_small'
info GR11: Skipping net 'mantissa_multiplier/i_0/n_73' status: 'gr_small'
info GR11: Skipping net 'mantissa_multiplier/i_0/n_77' status: 'gr_small'
info GR11: Skipping net 'mantissa_multiplier/i_0/n_78' status: 'gr_small'
info GR11: Skipping net 'mantissa_multiplier/i_0/n_79' status: 'gr_small'
Built 2035 nets   (0 seconds elapsed)

Initial Routing ...
At routing level  0, did    2035 of    2035 assigned nets;  100.0 percent of length   (0 seconds elapsed)
info TA_CMDS6301: Limiting CPUs to available cores (Requested: 2, Available: 1).
info TA_CMDS6300: Running Multi-Core Timing Analysis using 1 CPUs.
info EXTR538: The corner corner_0_0 check passed!
info EXTR540: The extraction technology check passed!

Layer assignment conditions are met for Metal-7 and above. 
With slack cutoff = 1000ps, found 0 possibly layer assigned nets. 

    Updated timing:   WNS =     0,  TNS =          0    (3 seconds elapsed)
    Edge Overflows = 1 (0.0204 %),  Macro Overflows = 0,  Node Overflows = 0 (0.0000 %) 

Congestion pass 1: may reroute upto 13 nets (may degrade timing)...
    WNS =     0,  TNS =          0 
    Edge Overflows = 0 (0.0000 %),  Macro Overflows = 0,  Node Overflows = 0 (0.0000 %) 
    Routing net stats:     1 skipped,      0 unimproved,     12 routed   (0 seconds elapsed)

    rake server setup complete : Heap: 0G 0M 0k Elapsed Time: 0:0:1 CPU Time: 0:0:0
Report 'route_congestion': Route Congestion Report
Generated on Wed Jan 4 02:04:09 2023
  
------------------------------------------------------------------------
|                        Congestion Statistics                         |
|----------------+-------------+-------------+-----------+-------------|
|                | X           | Y           | Via       | Total       | 
|----------------+-------------+-------------+-----------+-------------|
| Edge Count     | 1260        | 1280        | 2352      | 4892        | 
|----------------+-------------+-------------+-----------+-------------|
| Overflow Edges | 0           | 0           | 0         | 0           | 
|----------------+-------------+-------------+-----------+-------------|
| Overflow as %  | 0           | 0           | 0         | 0           | 
|----------------+-------------+-------------+-----------+-------------|
| Worst          | 0.703704    | 1           | 0.538462  | 1           | 
|----------------+-------------+-------------+-----------+-------------|
| Average        | 0.153017    | 0.332013    | 0.0950046 | 0.125497    | 
|----------------+-------------+-------------+-----------+-------------|
| Overflow Nodes | 0           | 0           | -1        | 0           | 
|----------------+-------------+-------------+-----------+-------------|
| Wire Length    | 1.19496e+08 | 1.31292e+08 | 10182     | 2.50788e+08 | 
------------------------------------------------------------------------


Report 'routing': Global Routing Report
Generated on Wed Jan 4 02:04:09 2023
  
-------------------------------------------------------------------------------------------------------------------------------------
|                                                         Wires statistics                                                          |
|-------------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
|                               | TOTAL  | metal1 | metal2 | metal3 | metal4 | metal5 | metal6 | metal7 | metal8 | metal9 | metal10 | 
|-------------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Wire length (millimeter)      | 25.08  | 0.38   | 8.28   | 10.06  | 4.76   | 1.51   | 0.05   | 0.00   | 0.05   | 0.00   | 0.00    | 
|-------------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Wire length (%)               | 100.00 | 1.50   | 33.00  | 40.13  | 18.97  | 6.02   | 0.18   | 0.00   | 0.20   | 0.00   | 0.00    | 
|-------------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Non preferred wire length (%) | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00    | 
|-------------------------------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Number of wires  (thousand)   | 4.19   | 0.06   | 1.60   | 1.42   | 0.96   | 0.15   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00    | 
-------------------------------------------------------------------------------------------------------------------------------------


  
--------------------------------------------------------------------------------------------------------------------
|                                                 Vias statistics                                                  |
|----------------------------+--------+--------+--------+--------+--------+--------+--------+--------+------+------|
|                            | TOTAL  | via1   | via2   | via3   | via4   | via5   | via6   | via7   | via8 | via9 | 
|----------------------------+--------+--------+--------+--------+--------+--------+--------+--------+------+------|
| Number of vias  (thousand) | 10.18  | 5.13   | 3.31   | 1.45   | 0.28   | 0.00   | 0.00   | 0.00   | 0.00 | 0.00 | 
|----------------------------+--------+--------+--------+--------+--------+--------+--------+--------+------+------|
| Vias (%)                   | 100.00 | 50.42  | 32.46  | 14.24  | 2.80   | 0.04   | 0.02   | 0.02   | 0.00 | 0.00 | 
|----------------------------+--------+--------+--------+--------+--------+--------+--------+--------+------+------|
| Single vias (%)            | 100.00 | 100.00 | 100.00 | 100.00 | 100.00 | 100.00 | 100.00 | 100.00 | 0    | 0    | 
|----------------------------+--------+--------+--------+--------+--------+--------+--------+--------+------+------|
| Double vias (%)            | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0    | 0    | 
|----------------------------+--------+--------+--------+--------+--------+--------+--------+--------+------+------|
| Multi vias (%)             | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0.00   | 0    | 0    | 
--------------------------------------------------------------------------------------------------------------------


info UI30: performing congestion analysis on partition float_mult (started at Wed Jan 4 02:04:09 2023)

Congestion ratio stats: min = 0.02, max = 0.60, mean = 0.34 
At threshold 1.17, found 0 hot spots, consisting of 0 grid-cells (0.00 pct of total)
At threshold 0.99, found 0 hot spots, consisting of 0 grid-cells (0.00 pct of total)
At threshold 0.87, found 0 hot spots, consisting of 0 grid-cells (0.00 pct of total)

-------------------------------------------------
| Grade = A; the partition should route easily. |
-------------------------------------------------

info UI: 100 (out of 976) 'GR11' messages were written to the session log file
info UI33: performed global routing for 3 sec (CPU time: 1 sec; MEM: RSS - 232M, CVMEM - 1691M, PVMEM - 1870M, PRSS - 232M)
info TDRO: Prepare timing info: derate
info TDRO: Invalidating timer
info TDRO20: Updating timer ...
info TA_CMDS6301: Limiting CPUs to available cores (Requested: 2, Available: 1).
info TA_CMDS6300: Running Multi-Core Timing Analysis using 1 CPUs.
info EXTR538: The corner corner_0_0 check passed!
info EXTR540: The extraction technology check passed!
info TDRO: Run time 2  seconds
info TDRO20: Finding bottlenecks ...
info TDRO: Run time 0  seconds
info TDRO: Set tdro_pin_wvepn attribute on 0 pins
info TDRO: wns = 0 tns = 0
info TDRO: Set tdro_pin_criticality attribute on 10539 pins
Found 0 dominant TNS scenarios.
Found 0 dominant THS scenarios.
info TDRO: Invalidating timer
info UI33: performed collect timing critical nets for 2 sec (CPU time: 1 sec; MEM: RSS - 222M, CVMEM - 1691M, PVMEM - 1870M, PRSS - 232M)
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Corner     | Enable | Setup  | Hold  | CRPR       | SI    | Power            | EM   | Voltage Drop | DRC        | Process                    | RC Temp | Scale Factor | 
|------------+--------+--------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| slow       | false  | pruned | false | setup_hold | none  | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+--------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| fast       | false  | false  | false | setup_hold | none  | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+--------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| corner_0_0 | true   | true   | false | setup_hold | delay | leakage, dynamic | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------


RRT warning: No critical nets have been passed to ipo_sweep_noise
Updating timing ...
info TA_CMDS6301: Limiting CPUs to available cores (Requested: 2, Available: 1).
info TA_CMDS6300: Running Multi-Core Timing Analysis using 1 CPUs.
info EXTR538: The corner corner_0_0 check passed!
info EXTR540: The extraction technology check passed!
info UI33: performed update timing for 1 sec (CPU time: 0 sec; MEM: RSS - 231M, CVMEM - 1691M, PVMEM - 1870M, PRSS - 232M)
Report 'report_path_group': Path Group
Generated on Wed Jan 4 02:04:14 2023
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (pico)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 231M, CVMEM - 1691M, PVMEM - 1870M, PRSS - 232M)
Report 'report_path_group': Path Group
Generated on Wed Jan 4 02:04:14 2023
  
-----------------------------------------------------------------------------------------------------------
|                                        PATH GROUPS (HOLD) (pico)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 231M, CVMEM - 1691M, PVMEM - 1870M, PRSS - 232M)
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 231M, CVMEM - 1691M, PVMEM - 1870M, PRSS - 232M)
-----------------------------------------------------------------------
|       MCMM variability report for design 'float_mult' (pico)        |
|-----------------------+-----+-----+---------+------+------+---------|
|                       | WNS | TNS | #Endpts | WHS  | THS  | #Endpts | 
|-----------------------+-----+-----+---------+------+------+---------|
| new_mode (corner_0_0) | --- | 0.0 | 0       | -ne- | -ne- | -ne-    | 
-----------------------------------------------------------------------


"-ne-" : Not Enabled
----------------------
|       | WNS | TWNS | 
|-------+-----+------|
| late  | 0.0 | 0.0  | 
|-------+-----+------|
| early | 0.0 | 0.0  | 
----------------------


RRT info: Stage 'gr' completed successfully
RRT info: User event handler 'after gr' completed successfully
RRT info: Start stage 'tr_opt'
RRT info: User event handler 'before tr_opt' completed successfully
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|                                                                        route_track configuration                                                                         |
|-------------------------------+---------------------------------------------------------------+-------+---------+----------+------------+------+------------+------------|
| Name                          | Description                                                   | Value | Default | Modified | Value_type | Enum | Persistent | User_level | 
|-------------------------------+---------------------------------------------------------------+-------+---------+----------+------------+------+------------+------------|
| fix_all_drc                   | Use extra strategies to fix rest of violations (versions      | false | true    | true     | N/A        |      | true       | normal     | 
|                               | next)                                                         |       |         |          |            |      |            |            | 
|-------------------------------+---------------------------------------------------------------+-------+---------+----------+------------+------+------------+------------|
| full_drc_pass                 | First path with full DRC check (versions old,new)             | 1     | 2       | true     | N/A        |      | true       | normal     | 
|-------------------------------+---------------------------------------------------------------+-------+---------+----------+------------+------+------------+------------|
| min_drc_convergence_rate      | Specifies minimum reduction of DRC violations in percents for | 50    | 20      | true     | N/A        |      | true       | normal     | 
|                               | route_track to proceed with its runs after run 3 (versions    |       |         |          |            |      |            |            | 
|                               | old,new)                                                      |       |         |          |            |      |            |            | 
|-------------------------------+---------------------------------------------------------------+-------+---------+----------+------------+------+------------+------------|
| min_drc_convergence_rate_next | Specifies minimum reduction of DRC violations in percents for | 50    | 20      | true     | N/A        |      | true       | normal     | 
|                               | route_track to proceed with its runs after run 2 (version     |       |         |          |            |      |            |            | 
|                               | next)                                                         |       |         |          |            |      |            |            | 
|-------------------------------+---------------------------------------------------------------+-------+---------+----------+------------+------+------------+------------|
| min_global_layer              | Minimal layer from which follow global metrics have effect    | 4     | 1       | true     | N/A        |      | true       | normal     | 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------


Updating timing ...
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 231M, CVMEM - 1691M, PVMEM - 1870M, PRSS - 232M)
Report 'report_path_group': Path Group
Generated on Wed Jan 4 02:04:14 2023
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (pico)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 231M, CVMEM - 1691M, PVMEM - 1870M, PRSS - 232M)
Report 'report_path_group': Path Group
Generated on Wed Jan 4 02:04:14 2023
  
-----------------------------------------------------------------------------------------------------------
|                                        PATH GROUPS (HOLD) (pico)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 231M, CVMEM - 1691M, PVMEM - 1870M, PRSS - 232M)
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 231M, CVMEM - 1691M, PVMEM - 1870M, PRSS - 232M)
-----------------------------------------------------------------------
|       MCMM variability report for design 'float_mult' (pico)        |
|-----------------------+-----+-----+---------+------+------+---------|
|                       | WNS | TNS | #Endpts | WHS  | THS  | #Endpts | 
|-----------------------+-----+-----+---------+------+------+---------|
| new_mode (corner_0_0) | --- | 0.0 | 0       | -ne- | -ne- | -ne-    | 
-----------------------------------------------------------------------


"-ne-" : Not Enabled
----------------------
|       | WNS | TWNS | 
|-------+-----+------|
| late  | 0.0 | 0.0  | 
|-------+-----+------|
| early | 0.0 | 0.0  | 
----------------------


RRT info: Retrieving statistics from db
-----------------------------------------------------------------
| Property Name                | Property Value | Property Type | 
|------------------------------+----------------+---------------|
| name                         | sda root       | string        | 
|------------------------------+----------------+---------------|
| top_hier                     | float_mult     | string        | 
|------------------------------+----------------+---------------|
| auto_ideal_fanout_threshold* | 1024           | int           | 
|------------------------------+----------------+---------------|
| mv_is_enabled*               | false          | bool          | 
|------------------------------+----------------+---------------|
| mxdb.design_state.netlist*   | false          | bool          | 
-----------------------------------------------------------------


RRT info: No statistics table in this db
RRT info: Retrieving application info...
RRT info: Retrieving design info...
-------------------------
|   Max routing layer   |
|-------------+---------|
| Stack       | metal10 | 
|-------------+---------|
| Property    | metal8  | 
|-------------+---------|
| Recommended | metal8  | 
-------------------------


RRT info: $ClkNets list is already defined. Reusing it
RRT info: Detecting non-clock nets
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 231M, CVMEM - 1691M, PVMEM - 1870M, PRSS - 232M)
RRT info: Design is not timed. Can't record timing information
RRT info: Retrieving global routing info...
----------------------------------------------------------------
|                        | tr_opt_init                         | 
|------------------------+-------------------------------------|
| elapsed_time  (min)    | 00h 16m                             | 
|------------------------+-------------------------------------|
| cpu_time  (min)        | 0.0008124999999999999d 00.0h 00.0m  | 
|------------------------+-------------------------------------|
| heap_memory  (Mb)      | 1184                                | 
|------------------------+-------------------------------------|
| logic_utilization  (%) | 52.67                               | 
|------------------------+-------------------------------------|
| overflow_edges         | 0                                   | 
|------------------------+-------------------------------------|
| overflow_nodes         | 0                                   | 
|------------------------+-------------------------------------|
| wire_len_total  (mm)   | 25.1                                | 
|------------------------+-------------------------------------|
| via_count_total        | 10182                               | 
----------------------------------------------------------------



info 'twns' objective check is passed.
Running full-chip extraction...
info Full-chip area is (0 0 864500 868000)
info Using 1 cpu(s)
Creating density maps...
info metal1 layer density max: 0.311196 min: 0.000000 avg: 0.155487
info metal2 layer density max: 0.007486 min: 0.000000 avg: 0.004269
info metal3 layer density max: 0.011200 min: 0.000000 avg: 0.004610
info metal4 layer density max: 0.015600 min: 0.000000 avg: 0.009184
info metal5 layer density max: 0.015600 min: 0.000000 avg: 0.009184
info metal6 layer density max: 0.260000 min: 0.000000 avg: 0.177923
info metal7 layer density max: 0.000000 min: 0.000000 avg: 0.000000
info metal8 layer density max: 0.000000 min: 0.000000 avg: 0.000000
info metal9 layer density max: 0.000000 min: 0.000000 avg: 0.000000
info metal10 layer density max: 0.000000 min: 0.000000 avg: 0.000000
Density maps have been created successfully
Processing metal1: 20% 50% 70% 100% 
Processing metal2: 30% 60% 100% 
Processing metal3: 20% 50% 70% 100% 
Processing metal4: 50% 100% 
Processing metal5: 50% 100% 
Processing metal6: 50% 100% 
Processing metal7: 100% 
Processing metal8: 100% 
Processing metal9: 100% 
Processing metal10: 100% 
Extracting GR capacitances: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Updating library timing info...
Collecting library timing info: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Extracting wire resistances: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Collecting clock nets...
Collected 0 clock nets
Updating timing...
Collecting timing bottlenecks: 100%
Calculating slew/delay values: 80% 90% 100%

'twns' has 0 victims
info UI33: performed collect timing critical nets for 0 sec (CPU time: 0 sec; MEM: RSS - 233M, CVMEM - 1691M, PVMEM - 1870M, PRSS - 232M)
-------------
| WNS nets  |
|-------+---|
| Count | 0 | 
-------------


RRT warning: User-specified value 'true' for option 'cri_all' overrides previous 'false'
RRT warning: User-specified value 'false' for option 'cri_gr_cc_derate' overrides previous 'true'
RRT warning: User-specified value 'true' for option 'cri_reuse' overrides previous 'false'
info TDRO: Prepare timing info: nonSI
info TDRO20: Updating timer ...
info TDRO: Run time 0  seconds
info TDRO20: Finding bottlenecks ...
info TDRO: Run time 0  seconds
info TDRO: Set tdro_pin_wvepn attribute on 0 pins
info TDRO: wns = 0 tns = 0
info TDRO: Set tdro_pin_criticality attribute on 10539 pins
info UI33: performed collect timing critical nets for 0 sec (CPU time: 0 sec; MEM: RSS - 233M, CVMEM - 1691M, PVMEM - 1870M, PRSS - 232M)
-------------------------
| Current critical nets |
|-------+---------------|
| Count | 0             | 
-------------------------



Setting all clock networks in partition(s) 'float_mult':
----------------------------------------------------------

Reading networks for clocks '*' ...

-----------------------------------------
|   Clock Tree Stats for clock(s) '*'   |
|-------------------------------+-------|
|                               | Count | 
|-------------------------------+-------|
| Total Clock Nets              | 0     | 
|-------------------------------+-------|
| Total Sequential cells        | 0     | 
|-------------------------------+-------|
| Tree Elements (Combinational) | 0     | 
|-------------------------------+-------|
| Tree Elements (Sequential)    | 0     | 
|-------------------------------+-------|
| Tree Elements (Clock Sources) | 0     | 
|-------------------------------+-------|
| Tree Elements (Total)         | 0     | 
-----------------------------------------


No Clock Gating elements found
No Leaf Flops found

No clock nets found

All Clock networks set for partition float_mult.

RRT debug: Executing 'route_track -runs 2 -keep_detail_routing 5 -timing_effort none -river false'
info UI30: performing track routing on partition float_mult (started at Wed Jan 4 02:04:16 2023)
Starting route_track for technology class A
Settings initialization ...
-----------------------------------
|         Nets statistics         |
|-------------------+------+------|
|                   | Nets | Pins | 
|-------------------+------+------|
| Total (partition) | 3013 | 9985 | 
|-------------------+------+------|
| To be routed :    | 3011 | 9985 | 
|-------------------+------+------|
|   - signal        | 3011 | 9985 | 
|-------------------+------+------|
| To be skipped :   | 2    | 0    | 
|-------------------+------+------|
|   - less 2 pins   | 2    | 0    | 
-----------------------------------


--------------------------------
|    Signal nets statistics    |
|-----------------------+------|
|                       | Nets | 
|-----------------------+------|
| Routing :             |      | 
|-----------------------+------|
|   - with global wires | 1947 | 
|-----------------------+------|
|   - no any wires      | 1064 | 
--------------------------------


--------------------------------
| Technology property | metal8 | 
|---------------------+--------|
| Partition property  | metal8 | 
|---------------------+--------|
| Actual max layer    | metal8 | 
--------------------------------


Routing Cell Library initialization ...
  Technology offset 700 is not equal to partition offset 200 on metal1 layer. Use partition value.
  Technology offset 950 is not equal to partition offset 500 on metal2 layer. Use partition value.
 core  lib cells:   23 with     44 unique orients.
 partition cells:    1 with      1 unique orients.
Calculated access for 94 core library pins:
 Ideal   :     2 pins (via ongrid,  completely inside of pin)
 Good    :    10 pins (via ongrid,  no violations)
 Offgrid :    82 pins (via offgrid, completely inside of pin)
 None    :     0 pins (no access)
 None NDR:     0 pins (no NDR via access)
Pitch/Offset X: 1900/500, Y: 1400/200
Done in 0.0 (0.0 CPU) seconds, used 0 MB
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.7G

Initialization ...
Global grid size 21 rows x 16 columns
Collect nets ...
Collect vias ...
Property preserve_layer is set on 3011 nets with average value 100.00
Create routing grid ...
Initialize routing channels ...
Creating resource map ...
M1: horizontal grid 454X x 619Y
M2:   vertical grid 454X x 619Y
M3: horizontal grid 745X x 619Y
M4:   vertical grid 307X x 619Y
M5: horizontal grid 307X x 309Y
M6:   vertical grid 307X x 402Y
M7: horizontal grid 399X x 108Y
M8:   vertical grid 107X x 108Y
M9: horizontal grid 107X x 53Y
M10:   vertical grid 53X x 53Y
Cpu time: 00:00:00, Elapsed time: 00:00:01, Memory: 1.7G

Reading design data ...
Fixed net wires 180
Fixed net vias 22500
Core cells 2946
Core cells with unique orientation 43: pin objects 516, obstructions 205
Macro cells 0: pin objects 0, obstructions 0
Top level pin objects 100, obstructions 0
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.7G

Reading nets: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Detected 1947 nets with global routing
Detected 1064 nets without any routing
Detected 4192 wires, 10182 vias
Detected 9985 pins
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.7G

Set nets timing parameters ...
No parallel length constraints have been set.
Initial Track Assignment: 1 2 3 4 5 6 done
Cpu time: 00:00:01, Elapsed time: 00:00:01, Memory: 1.7G

Run(1) ...
1.000 Changed     9593 of    17077 tested segments in   126 channels. Unresolved     9539 violations and      967 notes
1.001 Changed     7288 of    18046 tested segments in   182 channels. Unresolved     7179 violations and      734 notes
1.002 Changed     6102 of    16381 tested segments in   217 channels. Unresolved     5807 violations and      632 notes
1.003 Changed     5291 of    14448 tested segments in   216 channels. Unresolved     5180 violations and      535 notes
1.004 Changed     4651 of    12971 tested segments in   218 channels. Unresolved     4554 violations and      499 notes
1.005 Changed     4177 of    11807 tested segments in   216 channels. Unresolved     4071 violations and      526 notes
1.006 Changed     3873 of    10970 tested segments in   217 channels. Unresolved     3702 violations and      534 notes
1.007 Changed     3712 of    10135 tested segments in   209 channels. Unresolved     3546 violations and      502 notes
1.008 Changed     3601 of     9953 tested segments in   215 channels. Unresolved     3315 violations and      501 notes
1.009 Changed     3285 of     9471 tested segments in   204 channels. Unresolved     3130 violations and      516 notes
1.010 Changed     3084 of     8797 tested segments in   202 channels. Unresolved     2769 violations and      617 notes
1.011 Changed     2699 of     8342 tested segments in   201 channels. Unresolved     2349 violations and      719 notes
1.012 Changed     2276 of     7384 tested segments in   190 channels. Unresolved     1899 violations and      913 notes
1.013 Changed     1723 of     6101 tested segments in   171 channels. Unresolved     1434 violations and     1059 notes
1.014 Changed     1297 of     4699 tested segments in   177 channels. Unresolved      995 violations and     1219 notes
1.015 Changed      939 of     3574 tested segments in   171 channels. Unresolved      770 violations and     1289 notes
1.016 Changed      677 of     2640 tested segments in   159 channels. Unresolved      522 violations and     1356 notes
1.017 Changed      488 of     1969 tested segments in   162 channels. Unresolved      378 violations and     1415 notes
1.018 Changed      365 of     1437 tested segments in   145 channels. Unresolved      269 violations and     1444 notes
1.019 Changed      276 of     1015 tested segments in   131 channels. Unresolved      212 violations and     1472 notes
1.020 Changed      236 of      851 tested segments in   120 channels. Unresolved      147 violations and     1510 notes
1.021 Changed      188 of      683 tested segments in   111 channels. Unresolved      106 violations and     1531 notes
1.022 Changed      140 of      505 tested segments in   104 channels. Unresolved       74 violations and     1538 notes
1.023 Changed      107 of      366 tested segments in    79 channels. Unresolved       57 violations and     1549 notes
1.024 Changed       99 of      283 tested segments in    72 channels. Unresolved       42 violations and     1557 notes
1.025 Changed       79 of      235 tested segments in    64 channels. Unresolved       31 violations and     1560 notes
1.026 Changed       63 of      188 tested segments in    59 channels. Unresolved       16 violations and     1560 notes
1.027 Changed       43 of      137 tested segments in    59 channels. Unresolved        8 violations and     1564 notes
1.028 Changed       32 of       97 tested segments in    43 channels. Unresolved        6 violations and     1562 notes
1.029 Changed       26 of       82 tested segments in    41 channels. Unresolved        5 violations and     1566 notes
1.030 Changed       20 of       66 tested segments in    38 channels. Unresolved        4 violations and     1566 notes
1.031 Changed       14 of       51 tested segments in    30 channels. Unresolved        6 violations and     1567 notes
1.032 Changed       14 of       46 tested segments in    26 channels. Unresolved        7 violations and     1569 notes
1.033 Changed       12 of       46 tested segments in    26 channels. Unresolved        4 violations and     1571 notes
1.034 Changed        5 of       27 tested segments in    15 channels. Unresolved        1 violations and     1571 notes
1.035 Changed        4 of       10 tested segments in     8 channels. Unresolved        1 violations and     1573 notes
1.036 Changed        1 of        7 tested segments in     4 channels. Unresolved        1 violations and     1573 notes
1.037 Changed        1 of        1 tested segments in     1 channels. Unresolved        1 violations and     1573 notes
1.038 Changed        0 of        1 tested segments in     1 channels. Unresolved        1 violations and     1573 notes
1.039 Changed        0 of        0 tested segments in     0 channels. Unresolved        1 violations and     1573 notes
Result=end(begin): viols=1(9539), notes=1573(967)
Cpu time: 00:03:46, Elapsed time: 00:09:38, Memory: 1.7G

Run(2) ...
2.000 Changed      486 of    20991 tested segments in   236 channels. Unresolved        1 violations and     1453 notes
2.001 Changed      287 of     2218 tested segments in   183 channels. Unresolved        1 violations and     1381 notes
2.002 Changed      297 of     1669 tested segments in   166 channels. Unresolved        1 violations and     1334 notes
2.003 Changed      176 of      531 tested segments in   146 channels. Unresolved        1 violations and     1330 notes
2.004 Changed       90 of      324 tested segments in   120 channels. Unresolved        1 violations and     1309 notes
2.005 Changed       73 of      206 tested segments in   101 channels. Unresolved        1 violations and     1300 notes
2.006 Changed       68 of      175 tested segments in    92 channels. Unresolved        2 violations and     1294 notes
2.007 Changed       59 of      153 tested segments in    87 channels. Unresolved        1 violations and     1288 notes
2.008 Changed       58 of      143 tested segments in    83 channels. Unresolved        1 violations and     1286 notes
2.009 Changed       54 of      139 tested segments in    84 channels. Unresolved        1 violations and     1281 notes
2.010 Changed       45 of      121 tested segments in    73 channels. Unresolved        1 violations and     1279 notes
2.011 Changed       45 of      109 tested segments in    63 channels. Unresolved        1 violations and     1273 notes
2.012 Changed       43 of      123 tested segments in    69 channels. Unresolved        1 violations and     1268 notes
2.013 Changed       34 of       99 tested segments in    60 channels. Unresolved        1 violations and     1264 notes
2.014 Changed       32 of       88 tested segments in    51 channels. Unresolved        1 violations and     1264 notes
2.015 Changed       31 of       90 tested segments in    55 channels. Unresolved        1 violations and     1260 notes
2.016 Changed       25 of       76 tested segments in    47 channels. Unresolved        1 violations and     1258 notes
2.017 Changed       17 of       68 tested segments in    44 channels. Unresolved        1 violations and     1255 notes
2.018 Changed       21 of       47 tested segments in    35 channels. Unresolved        1 violations and     1254 notes
2.019 Changed       19 of       61 tested segments in    39 channels. Unresolved        1 violations and     1255 notes
2.020 Changed       19 of       43 tested segments in    30 channels. Unresolved        1 violations and     1253 notes
2.021 Changed       16 of       54 tested segments in    35 channels. Unresolved        1 violations and     1250 notes
2.022 Changed       14 of       54 tested segments in    34 channels. Unresolved        1 violations and     1251 notes
2.023 Changed       13 of       39 tested segments in    27 channels. Unresolved        1 violations and     1250 notes
2.024 Changed       12 of       40 tested segments in    28 channels. Unresolved        1 violations and     1251 notes
2.025 Changed       10 of       39 tested segments in    26 channels. Unresolved        1 violations and     1252 notes
2.026 Changed        5 of       28 tested segments in    18 channels. Unresolved        1 violations and     1250 notes
2.027 Changed        5 of       17 tested segments in    12 channels. Unresolved        1 violations and     1251 notes
2.028 Changed        2 of       21 tested segments in    12 channels. Unresolved        1 violations and     1252 notes
2.029 Changed        1 of        9 tested segments in     6 channels. Unresolved        1 violations and     1252 notes
2.030 Changed       12 of       31 tested segments in    10 channels. Unresolved        7 violations and     1255 notes
2.031 Changed        3 of       39 tested segments in    18 channels. Unresolved        4 violations and     1255 notes
2.032 Changed        5 of       25 tested segments in    14 channels. Unresolved        4 violations and     1256 notes
2.033 Changed        6 of       30 tested segments in    16 channels. Unresolved        7 violations and     1255 notes
2.034 Changed        1 of       22 tested segments in    11 channels. Unresolved        4 violations and     1255 notes
2.035 Changed        2 of       15 tested segments in    11 channels. Unresolved        5 violations and     1255 notes
2.036 Changed        2 of       12 tested segments in     9 channels. Unresolved        3 violations and     1257 notes
2.037 Changed        3 of       13 tested segments in     6 channels. Unresolved        0 violations and     1259 notes
2.038 Changed        2 of       13 tested segments in     7 channels. Unresolved        0 violations and     1258 notes
2.039 Changed        0 of        2 tested segments in     2 channels. Unresolved        0 violations and     1258 notes
2.040 Changed        0 of        0 tested segments in     0 channels. Unresolved        0 violations and     1258 notes
Result=end(begin): viols=0(1), notes=1258(1453)
Cpu time: 00:00:25, Elapsed time: 00:01:07, Memory: 1.7G

Write routing ...
M1: 10098 vias and 1585 wires with length 0.855 (0.031 in non-prefer direction)
M2: 12978 vias and 12848 wires with length 11.848 (0.236 in non-prefer direction)
M3: 4510 vias and 9861 wires with length 12.001 (0.121 in non-prefer direction)
M4: 1741 vias and 2853 wires with length 2.928 (0.069 in non-prefer direction)
M5: 545 vias and 1124 wires with length 4.571 (0.035 in non-prefer direction)
M6: 411 vias and 183 wires with length 0.486 (0.000 in non-prefer direction)
M7: 328 vias and 456 wires with length 0.566 (0.174 in non-prefer direction)
M8: 0 vias and 207 wires with length 1.236 (0.019 in non-prefer direction)
M9: 0 vias and 0 wires with length 0.000 (0.000 in non-prefer direction)
M10: 0 vias and 0 wires with length 0.000 (0.000 in non-prefer direction)
Total: 30611 vias and 29117 wires with length 34.492 (0.685 in non-prefer direction)

Total 1258 notes:
Note: Offgrid - 981
Note: Split - 67
Note: Fat merge - 2
Note: Segment orientation - 208

Info: Via overhang - 144
info UI33: performed track routing for 10 min 46 sec (CPU time: 4 min 12 sec; MEM: RSS - 255M, CVMEM - 1691M, PVMEM - 1870M, PRSS - 256M)
#################################################################################################################

 Auto Ideal Fanout Threshold for design 'float_mult'
--------------------------------
| auto_ideal_fanout_threshold* | 
|------------------------------|
| 1024                         | 
--------------------------------


#################################################################################################################
Setting the Parasitic and Delay models for a Full DR Extraction & Timing...

Parasitic models:
--------------------------------------------------
| Wiring       | Clock Coupling | Data  Coupling | 
|--------------+----------------+----------------|
| Global Route | Full           | Full           | 
|--------------+----------------+----------------|
| Detail Route | Actual Level 6 | Actual Level 6 | 
--------------------------------------------------


Delay models:
---------------------------------
| Name  | Model    | Base Model | 
|-------+----------+------------|
| Data  | adaptive | voltage    | 
|-------+----------+------------|
| Clock | accurate | voltage    | 
---------------------------------


-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Corner     | Enable | Setup  | Hold  | CRPR       | SI    | Power            | EM   | Voltage Drop | DRC        | Process                    | RC Temp | Scale Factor | 
|------------+--------+--------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| slow       | false  | pruned | false | setup_hold | none  | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+--------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| fast       | false  | false  | false | setup_hold | none  | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+--------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| corner_0_0 | true   | true   | true  | setup_hold | delay | leakage, dynamic | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------


RRT info: Power effort is low. Enabling corner corner_0_0 for leakage and dynamic power.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Corner     | Enable | Setup  | Hold  | CRPR       | SI    | Power            | EM   | Voltage Drop | DRC        | Process                    | RC Temp | Scale Factor | 
|------------+--------+--------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| slow       | false  | pruned | false | setup_hold | none  | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+--------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| fast       | false  | false  | false | setup_hold | none  | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+--------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| corner_0_0 | true   | true   | true  | setup_hold | delay | leakage, dynamic | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------


warning EXTR600: Extraction configuration 'break_shorts' value is changed from 'false' to 'true'.
Updating timing ...
info TA_CMDS6301: Limiting CPUs to available cores (Requested: 2, Available: 1).
info TA_CMDS6300: Running Multi-Core Timing Analysis using 1 CPUs.
info EXTR538: The corner corner_0_0 check passed!
info EXTR540: The extraction technology check passed!
info UI33: performed update timing for 15 sec (CPU time: 7 sec; MEM: RSS - 269M, CVMEM - 1691M, PVMEM - 1870M, PRSS - 269M)
Report 'report_path_group': Path Group
Generated on Wed Jan 4 02:15:19 2023
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (pico)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 269M, CVMEM - 1691M, PVMEM - 1870M, PRSS - 269M)
Report 'report_path_group': Path Group
Generated on Wed Jan 4 02:15:19 2023
  
-----------------------------------------------------------------------------------------------------------
|                                        PATH GROUPS (HOLD) (pico)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 269M, CVMEM - 1691M, PVMEM - 1870M, PRSS - 269M)
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 269M, CVMEM - 1691M, PVMEM - 1870M, PRSS - 269M)
---------------------------------------------------------------------
|      MCMM variability report for design 'float_mult' (pico)       |
|-----------------------+-----+-----+---------+-----+-----+---------|
|                       | WNS | TNS | #Endpts | WHS | THS | #Endpts | 
|-----------------------+-----+-----+---------+-----+-----+---------|
| new_mode (corner_0_0) | --- | 0.0 | 0       | --- | 0.0 | 0       | 
---------------------------------------------------------------------


"-ne-" : Not Enabled
----------------------
|       | WNS | TWNS | 
|-------+-----+------|
| late  | 0.0 | 0.0  | 
|-------+-----+------|
| early | 0.0 | 0.0  | 
----------------------



info 'clock_si' objective check is passed.
Start Final Routing in SI improvement mode on 1 cpus
Non default settings:
  Plength threshold: 0
  Skip correction

Routing Cell Library initialization ...
 core  lib cells:   23 with     44 unique orients.
 partition cells:    1 with      1 unique orients.
Done in 0.0 (0.0 CPU) seconds, used 0 MB

--------------------------------
| Technology property | metal8 | 
|---------------------+--------|
| Partition property  | metal8 | 
|---------------------+--------|
| Actual max layer    | metal8 | 
--------------------------------


-----------------------------------
|         Nets statistics         |
|-------------------+------+------|
|                   | Nets | Pins | 
|-------------------+------+------|
| Total (partition) | 3013 | 9985 | 
|-------------------+------+------|
| To be routed :    | 3011 | 9985 | 
|-------------------+------+------|
|   - signal        | 3011 | 9985 | 
|-------------------+------+------|
| To be skipped :   | 2    | 0    | 
|-------------------+------+------|
|   - less 2 pins   | 2    | 0    | 
-----------------------------------


--------------------------------
|    Signal nets statistics    |
|-----------------------+------|
|                       | Nets | 
|-----------------------+------|
| Routing :             |      | 
|-----------------------+------|
|   - with detail wires | 3011 | 
--------------------------------



Calculating isolation plength threshold for each net ...
Check opens ...
Total opens=0 (nets=0)

Running full-chip extraction...
info Full-chip area is (0 0 864500 868000)
info Using 1 cpu(s)
Creating density maps...
info metal1 layer density max: 0.312567 min: 0.000000 avg: 0.161926
info metal2 layer density max: 0.204079 min: 0.000000 avg: 0.088533
info metal3 layer density max: 0.326800 min: 0.000000 avg: 0.095213
info metal4 layer density max: 0.161618 min: 0.000000 avg: 0.052162
info metal5 layer density max: 0.315990 min: 0.000000 avg: 0.075659
info metal6 layer density max: 0.312114 min: 0.000000 avg: 0.185608
info metal7 layer density max: 0.067712 min: 0.000000 avg: 0.021032
info metal8 layer density max: 0.164040 min: 0.000000 avg: 0.048408
info metal9 layer density max: 0.000000 min: 0.000000 avg: 0.000000
info metal10 layer density max: 0.000000 min: 0.000000 avg: 0.000000
Density maps have been created successfully
Processing metal1: 20% 50% 70% 100% 
Processing metal2: 30% 60% 100% 
Processing metal3: 20% 50% 70% 100% 
Processing metal4: 50% 100% 
Processing metal5: 50% 100% 
Processing metal6: 50% 100% 
Processing metal7: 100% 
Processing metal8: 100% 
Processing metal9: 100% 
Processing metal10: 100% 
Updating library timing info...
Collecting library timing info: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Extracting wire resistances: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Collecting clock nets...
Collected 0 clock nets
Updating timing...

'clock_si' has 0 victims

'clock_si' score is 0

Si Assist: total victims: 0
Si Assist: rejected victims: 0 aggressors: 0
Si Assist: rejected victims aggressive: 0 no aggressors: 0
Si Assist: victims detected: old: 0 current: 0 new: 0
Si Assist: total victims: 0 aggressors: 0
Initialization finished
Cpu time: 00:00:01, Elapsed time: 00:00:02, Memory: 1.7G


Check violations (1 windows)...
Total viols=0
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.7G

Routing windows accepted: 0 rejected: 0
Finish Final Routing ...
info UI33: performed SI repair routing for 1 sec (CPU time: 0 sec; MEM: RSS - 278M, CVMEM - 1691M, PVMEM - 1870M, PRSS - 269M)
Updating timing ...
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 278M, CVMEM - 1691M, PVMEM - 1870M, PRSS - 269M)
Report 'report_path_group': Path Group
Generated on Wed Jan 4 02:15:21 2023
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (pico)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 278M, CVMEM - 1691M, PVMEM - 1870M, PRSS - 269M)
Report 'report_path_group': Path Group
Generated on Wed Jan 4 02:15:21 2023
  
-----------------------------------------------------------------------------------------------------------
|                                        PATH GROUPS (HOLD) (pico)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 278M, CVMEM - 1691M, PVMEM - 1870M, PRSS - 269M)
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 278M, CVMEM - 1691M, PVMEM - 1870M, PRSS - 269M)
---------------------------------------------------------------------
|      MCMM variability report for design 'float_mult' (pico)       |
|-----------------------+-----+-----+---------+-----+-----+---------|
|                       | WNS | TNS | #Endpts | WHS | THS | #Endpts | 
|-----------------------+-----+-----+---------+-----+-----+---------|
| new_mode (corner_0_0) | --- | 0.0 | 0       | --- | 0.0 | 0       | 
---------------------------------------------------------------------


"-ne-" : Not Enabled
----------------------
|       | WNS | TWNS | 
|-------+-----+------|
| late  | 0.0 | 0.0  | 
|-------+-----+------|
| early | 0.0 | 0.0  | 
----------------------


RRT info: Retrieving design info...
-------------------------
|   Max routing layer   |
|-------------+---------|
| Stack       | metal10 | 
|-------------+---------|
| Property    | metal8  | 
|-------------+---------|
| Recommended | metal8  | 
-------------------------


RRT info: $ClkNets list is already defined. Reusing it
RRT info: $NonClkNets list is already defined. Reusing it
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 278M, CVMEM - 1691M, PVMEM - 1870M, PRSS - 278M)
RRT info: Design is not timed. Can't record timing information
RRT info: Retrieving detail routing info...
------------------------------------------------------------------------------------------------------
|                        | tr_opt_init                         | tr_opt_tr_0                         | 
|------------------------+-------------------------------------+-------------------------------------|
| elapsed_time  (min)    | 00h 16m                             | 00h 12m                             | 
|------------------------+-------------------------------------+-------------------------------------|
| cpu_time  (min)        | 0.0008124999999999999d 00.0h 00.0m  | 0.0031388888888888885d 00.0h 00.0m  | 
|------------------------+-------------------------------------+-------------------------------------|
| heap_memory  (Mb)      | 1184                                | 1184                                | 
|------------------------+-------------------------------------+-------------------------------------|
| logic_utilization  (%) | 52.67                               | 52.67                               | 
|------------------------+-------------------------------------+-------------------------------------|
| overflow_edges         | 0                                   |                                     | 
|------------------------+-------------------------------------+-------------------------------------|
| overflow_nodes         | 0                                   |                                     | 
|------------------------+-------------------------------------+-------------------------------------|
| wire_len_total  (mm)   | 25.1                                | 34.5                                | 
|------------------------+-------------------------------------+-------------------------------------|
| via_count_total        | 10182                               | 30611                               | 
------------------------------------------------------------------------------------------------------


RRT info: Max util is set to 100.0%

Info: Cell density rectangles with ZERO-CAPACITY = 17
Info: Cell density rectangles with ZERO-CAPACITY & LOAD > 0 = 0

Placement Cell Density Distribution - 81 objects 
        --- get_objects cell_density_rect -of [get_objects cell_density_map] --->
0       |================================================================ 17
2.97991 | 0
5.95982 | 0
8.93973 | 0
11.9196 | 0
14.8996 | 0
17.8795 | 0
20.8594 | 0
23.8393 | 0
26.8192 | 0
29.7991 | 0
32.779  | 0
35.7589 |=== 1
38.7388 | 0
41.7188 |=== 1
44.6987 |============================== 8
47.6786 |========================================= 11
50.6585 |==================================================================== 18
53.6384 |==================================================== 14
56.6183 |========================================= 11
59.5982 |
        V     get_property -name utilization -object %object%

RRT debug: Executing 'optimize -effort medium'
info CHK10: Checking placement...
info UI32: performing optimize in post_route mode  (started at Wed Jan 4 02:15:22 2023)
Report 'float_mult': Design Report
Generated on Wed Jan 4 02:15:22 2023
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 6     | 
| Constant Cells | 1     | 
| Spare Cells    | 0     | 
| Clock Cells    | 0     | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 2946  | 
| Unplaced Cells | 0     | 
--------------------------


  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 0     | 0          | 
| Inverters      | 321   | 10.89      | 
| Registers      | 96    | 3.25       | 
| Latches        | 0     | 0          | 
| Complex Cells  | 867   | 29.42      | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 2946  | 100        | 
---------------------------------------


  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 3732.51                | 52.67           | 
| Buffers, Inverters | 170.772                | 2.4             | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 7086.24                | 100             | 
-----------------------------------------------------------------


  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 3013  | 100        | 
| Orphaned        | 2     | 0.06       | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 623   | 20.67      | 
| 2 Fanouts       | 2086  | 69.23      | 
| 3-30 Fanouts    | 301   | 9.99       | 
| 30-127 Fanouts  | 1     | 0.03       | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------


Report 'gr_config': GR Config Report
Generated on Wed Jan 4 02:15:22 2023
  
----------------------------------------------------------
|                    GR Configuration                    |
|------------+----------+--------+-----------+-----------|
|            | Mode     | Tracks | Min Layer | Max Layer | 
|------------+----------+--------+-----------+-----------|
| float_mult | unfolded | 30     | 1         | 8         | 
----------------------------------------------------------


info OPT221: The optimizer only reports negative slack path groups (SETUP)
info OPT221: The optimizer only reports negative slack path groups (HOLD)
--------------------------------------------------
| Wiring       | Clock Coupling | Data  Coupling | 
|--------------+----------------+----------------|
| Global Route | Full           | Full           | 
|--------------+----------------+----------------|
| Detail Route | Actual Level 6 | Actual Level 6 | 
--------------------------------------------------


Cell Density Map Utilization - 64 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  | 0
30  | 0
35  |== 1
40  |== 1
45  |==================================== 15
50  |======================================================================== 30
55  |======================================== 17
60  | 0
65  | 0
70  | 0
75  | 0
80  | 0
85  | 0
90  | 0
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%


info OPT1: Analyzing design float_mult.
info OPT24: optimize_max_util is set to 100% in partition float_mult (0 density boxes are currently over utilized: max=59.5982%).

WNS:0 TNS:0 TNDD:0.0 WHS:0 THS:0 THDD:0.0 SLEW:-3509 CAP:-243.0 LEAKAGE:0.086742 DYNAMIC:0.000000 AREA:3732.51

INFO :: Running optimization in MEDIUM effort level
info OPT5: Optimizing objective MAX_SLEW.
WNS:0 TNS:0 TNDD:0.0 WHS:0 THS:0 THDD:0.0 SLEW:-3509 CAP:-243.0 LEAKAGE:0.086742 DYNAMIC:0.000000 AREA:3732.51
info OPT2: Pass 1 optimization.
WNS:0 TNS:0 TNDD:0.0 WHS:0 THS:0 THDD:0.0 SLEW:0 CAP:-217.7 LEAKAGE:0.086770 DYNAMIC:0.000000 AREA:3733.31

info OPT3: 1 nets evaluated, 1 optimized in this pass.
info OPT6: cpu [0h:0m:0s] memory [1g:667m:216k]
info OPT4: Total 1 nets evaluated, 1 optimized.
info OPT24: optimize_max_util is set to 100% in partition float_mult (0 density boxes are currently over utilized: max=59.5982%).

info OPT6: cpu [0h:0m:0s] memory [1g:667m:216k]
info OPT225: Completed optimization in postroute mode with MAX SLEW objective and MAX SLEW step in 3 sec (CPU time: 0 sec; MEM: RSS - 279M, CVMEM - 1691M, PVMEM - 1870M)
info OPT5: Optimizing objective MAX_CAP.
WNS:0 TNS:0 TNDD:0.0 WHS:0 THS:0 THDD:0.0 SLEW:0 CAP:-217.7 LEAKAGE:0.086770 DYNAMIC:0.000000 AREA:3733.31
info OPT2: Pass 1 optimization.
WNS:0 TNS:0 TNDD:0.0 WHS:0 THS:0 THDD:0.0 SLEW:0 CAP:-135.1 LEAKAGE:0.087420 DYNAMIC:0.000000 AREA:3743.95

info OPT3: 18 nets evaluated, 18 optimized in this pass.
info OPT6: cpu [0h:0m:1s] memory [1g:667m:216k]
info OPT4: Total 18 nets evaluated, 18 optimized.
info OPT24: optimize_max_util is set to 100% in partition float_mult (0 density boxes are currently over utilized: max=59.5982%).

info OPT6: cpu [0h:0m:1s] memory [1g:667m:216k]
info OPT225: Completed optimization in postroute mode with MAX CAP objective and MAX CAP step in 8 sec (CPU time: 1 sec; MEM: RSS - 283M, CVMEM - 1691M, PVMEM - 1870M)
WNS:0 TNS:0 TNDD:0.0 WHS:0 THS:0 THDD:0.0 SLEW:0 CAP:-135.1 LEAKAGE:0.087420 DYNAMIC:0.000000 AREA:3743.95

info OPT24: optimize_max_util is set to 100% in partition float_mult (0 density boxes are currently over utilized: max=59.5982%).

Report 'float_mult': Design Report
Generated on Wed Jan 4 02:15:33 2023
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 6     | 
| Constant Cells | 1     | 
| Spare Cells    | 0     | 
| Clock Cells    | 0     | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 2946  | 
| Unplaced Cells | 0     | 
--------------------------


  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 0     | 0          | 
| Inverters      | 321   | 10.89      | 
| Registers      | 96    | 3.25       | 
| Latches        | 0     | 0          | 
| Complex Cells  | 867   | 29.42      | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 2946  | 100        | 
---------------------------------------


  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 3743.95                | 52.83           | 
| Buffers, Inverters | 170.772                | 2.4             | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 7086.24                | 100             | 
-----------------------------------------------------------------


  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 3013  | 100        | 
| Orphaned        | 2     | 0.06       | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 623   | 20.67      | 
| 2 Fanouts       | 2086  | 69.23      | 
| 3-30 Fanouts    | 301   | 9.99       | 
| 30-127 Fanouts  | 1     | 0.03       | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------


info OPT221: The optimizer only reports negative slack path groups (SETUP)
info OPT221: The optimizer only reports negative slack path groups (HOLD)
Cell Density Map Utilization - 64 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  | 0
30  | 0
35  |== 1
40  |== 1
45  |============================= 13
50  |======================================================================== 32
55  |====================================== 17
60  | 0
65  | 0
70  | 0
75  | 0
80  | 0
85  | 0
90  | 0
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%

info UI33: performed optimize in post_route mode for 11 sec (CPU time: 2 sec; MEM: RSS - 283M, CVMEM - 1691M, PVMEM - 1870M, PRSS - 283M)
RRT info: Retrieving design info...
-------------------------
|   Max routing layer   |
|-------------+---------|
| Stack       | metal10 | 
|-------------+---------|
| Property    | metal8  | 
|-------------+---------|
| Recommended | metal8  | 
-------------------------


RRT info: $ClkNets list is already defined. Reusing it
RRT info: $NonClkNets list is already defined. Reusing it
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 283M, CVMEM - 1691M, PVMEM - 1870M, PRSS - 283M)
RRT info: Design is not timed. Can't record timing information
RRT info: Retrieving detail routing info...
-----------------------------------------------------------------------------------------------------------------------------------------
|                        | tr_opt_init                        | tr_opt_tr_0                        | tr_opt_drc_0                       | 
|------------------------+------------------------------------+------------------------------------+------------------------------------|
| elapsed_time  (min)    | 00h 16m                            | 00h 12m                            | 00h 00m                            | 
|------------------------+------------------------------------+------------------------------------+------------------------------------|
| cpu_time  (min)        | 0.0008124999999999999d 00.0h00.0m  | 0.0031388888888888885d 00.0h00.0m  | 2.7777777777777776e-5d 00.0h00.0m  | 
|------------------------+------------------------------------+------------------------------------+------------------------------------|
| heap_memory  (Mb)      | 1184                               | 1184                               | 1184                               | 
|------------------------+------------------------------------+------------------------------------+------------------------------------|
| logic_utilization  (%) | 52.67                              | 52.67                              | 52.83                              | 
|------------------------+------------------------------------+------------------------------------+------------------------------------|
| overflow_edges         | 0                                  |                                    |                                    | 
|------------------------+------------------------------------+------------------------------------+------------------------------------|
| overflow_nodes         | 0                                  |                                    |                                    | 
|------------------------+------------------------------------+------------------------------------+------------------------------------|
| wire_len_total  (mm)   | 25.1                               | 34.5                               | 34.5                               | 
|------------------------+------------------------------------+------------------------------------+------------------------------------|
| via_count_total        | 10182                              | 30611                              | 30611                              | 
-----------------------------------------------------------------------------------------------------------------------------------------


info CHK10: Checking placement...
info UI32: performing optimize in post_route mode  (started at Wed Jan 4 02:15:34 2023)
Report 'float_mult': Design Report
Generated on Wed Jan 4 02:15:34 2023
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 6     | 
| Constant Cells | 1     | 
| Spare Cells    | 0     | 
| Clock Cells    | 0     | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 2946  | 
| Unplaced Cells | 0     | 
--------------------------


  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 0     | 0          | 
| Inverters      | 321   | 10.89      | 
| Registers      | 96    | 3.25       | 
| Latches        | 0     | 0          | 
| Complex Cells  | 867   | 29.42      | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 2946  | 100        | 
---------------------------------------


  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 3743.95                | 52.83           | 
| Buffers, Inverters | 170.772                | 2.4             | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 7086.24                | 100             | 
-----------------------------------------------------------------


  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 3013  | 100        | 
| Orphaned        | 2     | 0.06       | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 623   | 20.67      | 
| 2 Fanouts       | 2086  | 69.23      | 
| 3-30 Fanouts    | 301   | 9.99       | 
| 30-127 Fanouts  | 1     | 0.03       | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------


Report 'gr_config': GR Config Report
Generated on Wed Jan 4 02:15:34 2023
  
----------------------------------------------------------
|                    GR Configuration                    |
|------------+----------+--------+-----------+-----------|
|            | Mode     | Tracks | Min Layer | Max Layer | 
|------------+----------+--------+-----------+-----------|
| float_mult | unfolded | 30     | 1         | 8         | 
----------------------------------------------------------


info OPT221: The optimizer only reports negative slack path groups (SETUP)
info OPT221: The optimizer only reports negative slack path groups (HOLD)
--------------------------------------------------
| Wiring       | Clock Coupling | Data  Coupling | 
|--------------+----------------+----------------|
| Global Route | Full           | Full           | 
|--------------+----------------+----------------|
| Detail Route | Actual Level 6 | Actual Level 6 | 
--------------------------------------------------


Cell Density Map Utilization - 64 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  | 0
30  | 0
35  |== 1
40  |== 1
45  |============================= 13
50  |======================================================================== 32
55  |====================================== 17
60  | 0
65  | 0
70  | 0
75  | 0
80  | 0
85  | 0
90  | 0
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%


info OPT1: Analyzing design float_mult.
info OPT24: optimize_max_util is set to 100% in partition float_mult (0 density boxes are currently over utilized: max=59.5982%).

WNS:0 TNS:0 TNDD:0.0 WHS:0 THS:0 THDD:0.0 SLEW:0 CAP:-135.1 LEAKAGE:0.087420 DYNAMIC:0.000000 AREA:3743.95

INFO :: Running optimization in MEDIUM effort level
WNS:0 TNS:0 TNDD:0.0 WHS:0 THS:0 THDD:0.0 SLEW:0 CAP:-135.1 LEAKAGE:0.087420 DYNAMIC:0.000000 AREA:3743.95

info OPT24: optimize_max_util is set to 100% in partition float_mult (0 density boxes are currently over utilized: max=59.5982%).

Report 'float_mult': Design Report
Generated on Wed Jan 4 02:15:34 2023
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 6     | 
| Constant Cells | 1     | 
| Spare Cells    | 0     | 
| Clock Cells    | 0     | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 2946  | 
| Unplaced Cells | 0     | 
--------------------------


  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 0     | 0          | 
| Inverters      | 321   | 10.89      | 
| Registers      | 96    | 3.25       | 
| Latches        | 0     | 0          | 
| Complex Cells  | 867   | 29.42      | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 2946  | 100        | 
---------------------------------------


  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 3743.95                | 52.83           | 
| Buffers, Inverters | 170.772                | 2.4             | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 7086.24                | 100             | 
-----------------------------------------------------------------


  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 3013  | 100        | 
| Orphaned        | 2     | 0.06       | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 623   | 20.67      | 
| 2 Fanouts       | 2086  | 69.23      | 
| 3-30 Fanouts    | 301   | 9.99       | 
| 30-127 Fanouts  | 1     | 0.03       | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------


info OPT221: The optimizer only reports negative slack path groups (SETUP)
info OPT221: The optimizer only reports negative slack path groups (HOLD)
Cell Density Map Utilization - 64 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  | 0
30  | 0
35  |== 1
40  |== 1
45  |============================= 13
50  |======================================================================== 32
55  |====================================== 17
60  | 0
65  | 0
70  | 0
75  | 0
80  | 0
85  | 0
90  | 0
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%

info UI33: performed optimize in post_route mode for 0 sec (CPU time: 0 sec; MEM: RSS - 283M, CVMEM - 1691M, PVMEM - 1870M, PRSS - 283M)
RRT info: Retrieving design info...
-------------------------
|   Max routing layer   |
|-------------+---------|
| Stack       | metal10 | 
|-------------+---------|
| Property    | metal8  | 
|-------------+---------|
| Recommended | metal8  | 
-------------------------


RRT info: $ClkNets list is already defined. Reusing it
RRT info: $NonClkNets list is already defined. Reusing it
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 283M, CVMEM - 1691M, PVMEM - 1870M, PRSS - 283M)
RRT info: Design is not timed. Can't record timing information
RRT info: Retrieving detail routing info...
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|                        | tr_opt_init                        | tr_opt_tr_0                        | tr_opt_drc_0                       | tr_opt_tns_0                      | 
|------------------------+------------------------------------+------------------------------------+------------------------------------+-----------------------------------|
| elapsed_time  (min)    | 00h 16m                            | 00h 12m                            | 00h 00m                            | 00h 00m                           | 
|------------------------+------------------------------------+------------------------------------+------------------------------------+-----------------------------------|
| cpu_time  (min)        | 0.0008124999999999999d00.0h 00.0m  | 0.0031388888888888885d00.0h 00.0m  | 2.7777777777777776e-5d00.0h 00.0m  | 6.944444444444444e-6d00.0h 00.0m  | 
|------------------------+------------------------------------+------------------------------------+------------------------------------+-----------------------------------|
| heap_memory  (Mb)      | 1184                               | 1184                               | 1184                               | 1184                              | 
|------------------------+------------------------------------+------------------------------------+------------------------------------+-----------------------------------|
| logic_utilization  (%) | 52.67                              | 52.67                              | 52.83                              | 52.83                             | 
|------------------------+------------------------------------+------------------------------------+------------------------------------+-----------------------------------|
| overflow_edges         | 0                                  |                                    |                                    |                                   | 
|------------------------+------------------------------------+------------------------------------+------------------------------------+-----------------------------------|
| overflow_nodes         | 0                                  |                                    |                                    |                                   | 
|------------------------+------------------------------------+------------------------------------+------------------------------------+-----------------------------------|
| wire_len_total  (mm)   | 25.1                               | 34.5                               | 34.5                               | 34.5                              | 
|------------------------+------------------------------------+------------------------------------+------------------------------------+-----------------------------------|
| via_count_total        | 10182                              | 30611                              | 30611                              | 30611                             | 
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------


info RCT: Saving properties of path groups
info RCT: Changing path group slack margin to 199
corner_0_0
corner_0_0
info LP: The enabled corners for dynamic power are: corner_0_0
info LP: The enabled corners for leakage power are: corner_0_0
info LP: The total power for corner_0_0 corner: 87420
info LP: The total power for corner_0_0 corner: 87420
info LP: The detailed power report:
Report 'report_power_summary': Power
Generated on Wed Jan 4 02:15:35 2023
  
-----------------------------------------------------------------------------------------
|                               Power Summary (nanowatt)                                |
|--------------------+----------+-----------+--+---------+---------+--+-------+---------|
| Component          | Internal | Switching |  | Dynamic | Leakage |  | Total | Percent | 
|--------------------+----------+-----------+--+---------+---------+--+-------+---------|
| Entire design      |        0 |         0 |  |       0 |   87420 |  | 87420 |  100.00 | 
|--------------------+----------+-----------+--+---------+---------+--+-------+---------|
|                    |          |           |  |         |         |  |       |         | 
|--------------------+----------+-----------+--+---------+---------+--+-------+---------|
| Power of all cells |        0 |         0 |  |       0 |   87420 |  | 87420 |  100.00 | 
|--------------------+----------+-----------+--+---------+---------+--+-------+---------|
|   Clock cells      |        0 |         0 |  |       0 |       0 |  |     0 |    0.00 | 
|--------------------+----------+-----------+--+---------+---------+--+-------+---------|
|   Data cells       |        0 |         0 |  |       0 |   87420 |  | 87420 |  100.00 | 
|--------------------+----------+-----------+--+---------+---------+--+-------+---------|
|     Combinational  |        0 |         0 |  |       0 |   79263 |  | 79263 |   90.67 | 
|--------------------+----------+-----------+--+---------+---------+--+-------+---------|
|     Registers      |        0 |         0 |  |       0 |    8157 |  |  8157 |    9.33 | 
|--------------------+----------+-----------+--+---------+---------+--+-------+---------|
|     Macros         |        0 |         0 |  |       0 |       0 |  |     0 |    0.00 | 
|--------------------+----------+-----------+--+---------+---------+--+-------+---------|
|     Physical       |        0 |         0 |  |       0 |       0 |  |     0 |    0.00 | 
|--------------------+----------+-----------+--+---------+---------+--+-------+---------|
|                    |          |           |  |         |         |  |       |         | 
|--------------------+----------+-----------+--+---------+---------+--+-------+---------|
| Power of all nets  |          |         0 |  |       0 |         |  |     0 |    0.00 | 
|--------------------+----------+-----------+--+---------+---------+--+-------+---------|
|   Clock nets       |          |         0 |  |       0 |         |  |     0 |    0.00 | 
|--------------------+----------+-----------+--+---------+---------+--+-------+---------|
|     Clock leaves   |          |         0 |  |       0 |         |  |     0 |    0.00 | 
|--------------------+----------+-----------+--+---------+---------+--+-------+---------|
|   Data nets        |          |         0 |  |       0 |         |  |     0 |    0.00 | 
-----------------------------------------------------------------------------------------


info LP: Low effort power optimization of all cells.
info LP: Start power optimization in mode postroute_normal.
info CHK10: Checking placement...
info UI32: performing optimize in post_route mode  (started at Wed Jan 4 02:15:39 2023)
Report 'float_mult': Design Report
Generated on Wed Jan 4 02:15:39 2023
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 6     | 
| Constant Cells | 1     | 
| Spare Cells    | 0     | 
| Clock Cells    | 0     | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 2946  | 
| Unplaced Cells | 0     | 
--------------------------


  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 0     | 0          | 
| Inverters      | 321   | 10.89      | 
| Registers      | 96    | 3.25       | 
| Latches        | 0     | 0          | 
| Complex Cells  | 867   | 29.42      | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 2946  | 100        | 
---------------------------------------


  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 3743.95                | 52.83           | 
| Buffers, Inverters | 170.772                | 2.4             | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 7086.24                | 100             | 
-----------------------------------------------------------------


  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 3013  | 100        | 
| Orphaned        | 2     | 0.06       | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 623   | 20.67      | 
| 2 Fanouts       | 2086  | 69.23      | 
| 3-30 Fanouts    | 301   | 9.99       | 
| 30-127 Fanouts  | 1     | 0.03       | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------


Report 'gr_config': GR Config Report
Generated on Wed Jan 4 02:15:42 2023
  
----------------------------------------------------------
|                    GR Configuration                    |
|------------+----------+--------+-----------+-----------|
|            | Mode     | Tracks | Min Layer | Max Layer | 
|------------+----------+--------+-----------+-----------|
| float_mult | unfolded | 30     | 1         | 8         | 
----------------------------------------------------------


info OPT221: The optimizer only reports negative slack path groups (SETUP)
info OPT221: The optimizer only reports negative slack path groups (HOLD)
--------------------------------------------------
| Wiring       | Clock Coupling | Data  Coupling | 
|--------------+----------------+----------------|
| Global Route | Full           | Full           | 
|--------------+----------------+----------------|
| Detail Route | Actual Level 6 | Actual Level 6 | 
--------------------------------------------------


Cell Density Map Utilization - 64 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  | 0
30  | 0
35  |== 1
40  |== 1
45  |============================= 13
50  |======================================================================== 32
55  |====================================== 17
60  | 0
65  | 0
70  | 0
75  | 0
80  | 0
85  | 0
90  | 0
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%


info OPT1: Analyzing design float_mult.
info OPT24: optimize_max_util is set to 100% in partition float_mult (0 density boxes are currently over utilized: max=59.5982%).

WNS:0 TNS:0 TNDD:0.0 WHS:0 THS:0 THDD:0.0 SLEW:0 CAP:-135.1 LEAKAGE:0.087420 DYNAMIC:0.000000 AREA:3743.95

info OPT5: Optimizing objective TOTAL_POWER.
SLEW:0 CAP:-135.1 LEAKAGE:0.087420 DYNAMIC:0.000000 AREA:3743.95

info OPT10: optimized 1 targets
SLEW:0 CAP:-135.1 LEAKAGE:0.087420 DYNAMIC:0.000000 AREA:3743.95

info OPT10: optimized 16 targets
SLEW:0 CAP:-135.1 LEAKAGE:0.087420 DYNAMIC:0.000000 AREA:3743.95

info OPT9: total 17 nets optimized
info OPT24: optimize_max_util is set to 100% in partition float_mult (0 density boxes are currently over utilized: max=59.5982%).

info OPT6: cpu [0h:0m:0s] memory [1g:667m:216k]
SLEW:0 CAP:-135.1 LEAKAGE:0.087420 DYNAMIC:0.000000 AREA:3743.95

info OPT10: optimized 1 targets
SLEW:0 CAP:-135.1 LEAKAGE:0.087420 DYNAMIC:0.000000 AREA:3743.95

info OPT10: optimized 16 targets
SLEW:0 CAP:-135.1 LEAKAGE:0.087420 DYNAMIC:0.000000 AREA:3743.95

info OPT9: total 17 nets optimized
info OPT24: optimize_max_util is set to 100% in partition float_mult (0 density boxes are currently over utilized: max=59.5982%).

info OPT6: cpu [0h:0m:1s] memory [1g:667m:216k]
info OPT225: Completed optimization in postroute mode with TOTAL POWER objective and TOTAL POWER step in 6 sec (CPU time: 1 sec; MEM: RSS - 284M, CVMEM - 1691M, PVMEM - 1870M)
WNS:0 TNS:0 TNDD:0.0 WHS:0 THS:0 THDD:0.0 SLEW:0 CAP:-135.1 LEAKAGE:0.087420 DYNAMIC:0.000000 AREA:3743.95

info OPT24: optimize_max_util is set to 100% in partition float_mult (0 density boxes are currently over utilized: max=59.5982%).

info DUM207: optimize: re-initialized cell-density map for partition float_mult old bin-size 8x8 rows new bin-size 8x8 rows.
info DUM204: optimize: re-initialized cell-density map for partition float_mult old max-util 100 new max-util 100.
Report 'float_mult': Design Report
Generated on Wed Jan 4 02:15:48 2023
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 6     | 
| Constant Cells | 1     | 
| Spare Cells    | 0     | 
| Clock Cells    | 0     | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 2946  | 
| Unplaced Cells | 0     | 
--------------------------


  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 0     | 0          | 
| Inverters      | 321   | 10.89      | 
| Registers      | 96    | 3.25       | 
| Latches        | 0     | 0          | 
| Complex Cells  | 867   | 29.42      | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 2946  | 100        | 
---------------------------------------


  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 3743.95                | 52.83           | 
| Buffers, Inverters | 170.772                | 2.4             | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 7086.24                | 100             | 
-----------------------------------------------------------------


  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 3013  | 100        | 
| Orphaned        | 2     | 0.06       | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 623   | 20.67      | 
| 2 Fanouts       | 2086  | 69.23      | 
| 3-30 Fanouts    | 301   | 9.99       | 
| 30-127 Fanouts  | 1     | 0.03       | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------


info OPT221: The optimizer only reports negative slack path groups (SETUP)
info OPT221: The optimizer only reports negative slack path groups (HOLD)
Cell Density Map Utilization - 64 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  | 0
30  | 0
35  |== 1
40  |== 1
45  |============================= 13
50  |======================================================================== 32
55  |====================================== 17
60  | 0
65  | 0
70  | 0
75  | 0
80  | 0
85  | 0
90  | 0
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%

warning UI160: Clear all variables that may contain removed objects.
info UI33: performed optimize in post_route mode for 8 sec (CPU time: 2 sec; MEM: RSS - 284M, CVMEM - 1691M, PVMEM - 1870M, PRSS - 284M)
info LP: Power optimization done.
info LP: The detailed power report after power optimization.
Report 'report_power_summary': Power
Generated on Wed Jan 4 02:15:48 2023
  
-----------------------------------------------------------------------------------------
|                               Power Summary (nanowatt)                                |
|--------------------+----------+-----------+--+---------+---------+--+-------+---------|
| Component          | Internal | Switching |  | Dynamic | Leakage |  | Total | Percent | 
|--------------------+----------+-----------+--+---------+---------+--+-------+---------|
| Entire design      |        0 |         0 |  |       0 |   87420 |  | 87420 |  100.00 | 
|--------------------+----------+-----------+--+---------+---------+--+-------+---------|
|                    |          |           |  |         |         |  |       |         | 
|--------------------+----------+-----------+--+---------+---------+--+-------+---------|
| Power of all cells |        0 |         0 |  |       0 |   87420 |  | 87420 |  100.00 | 
|--------------------+----------+-----------+--+---------+---------+--+-------+---------|
|   Clock cells      |        0 |         0 |  |       0 |       0 |  |     0 |    0.00 | 
|--------------------+----------+-----------+--+---------+---------+--+-------+---------|
|   Data cells       |        0 |         0 |  |       0 |   87420 |  | 87420 |  100.00 | 
|--------------------+----------+-----------+--+---------+---------+--+-------+---------|
|     Combinational  |        0 |         0 |  |       0 |   79263 |  | 79263 |   90.67 | 
|--------------------+----------+-----------+--+---------+---------+--+-------+---------|
|     Registers      |        0 |         0 |  |       0 |    8157 |  |  8157 |    9.33 | 
|--------------------+----------+-----------+--+---------+---------+--+-------+---------|
|     Macros         |        0 |         0 |  |       0 |       0 |  |     0 |    0.00 | 
|--------------------+----------+-----------+--+---------+---------+--+-------+---------|
|     Physical       |        0 |         0 |  |       0 |       0 |  |     0 |    0.00 | 
|--------------------+----------+-----------+--+---------+---------+--+-------+---------|
|                    |          |           |  |         |         |  |       |         | 
|--------------------+----------+-----------+--+---------+---------+--+-------+---------|
| Power of all nets  |          |         0 |  |       0 |         |  |     0 |    0.00 | 
|--------------------+----------+-----------+--+---------+---------+--+-------+---------|
|   Clock nets       |          |         0 |  |       0 |         |  |     0 |    0.00 | 
|--------------------+----------+-----------+--+---------+---------+--+-------+---------|
|     Clock leaves   |          |         0 |  |       0 |         |  |     0 |    0.00 | 
|--------------------+----------+-----------+--+---------+---------+--+-------+---------|
|   Data nets        |          |         0 |  |       0 |         |  |     0 |    0.00 | 
-----------------------------------------------------------------------------------------


info UI33: performed report_power_summary for 2 sec (CPU time: 0 sec; MEM: RSS - 284M, CVMEM - 1691M, PVMEM - 1870M, PRSS - 284M)
info RCT: Restoring properties of path groups
info RCT: Number of path groups 8
Report 'report_path_group': Path Group
Generated on Wed Jan 4 02:15:51 2023
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (pico)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 284M, CVMEM - 1691M, PVMEM - 1870M, PRSS - 284M)
RRT info: Retrieving design info...
-------------------------
|   Max routing layer   |
|-------------+---------|
| Stack       | metal10 | 
|-------------+---------|
| Property    | metal8  | 
|-------------+---------|
| Recommended | metal8  | 
-------------------------


RRT info: $ClkNets list is already defined. Reusing it
RRT info: $NonClkNets list is already defined. Reusing it
info UI34: no objects were found for '*'
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 284M, CVMEM - 1691M, PVMEM - 1870M, PRSS - 284M)
info UI34: no objects were found for '*'
RRT info: Design is not timed. Can't record timing information
RRT info: Retrieving detail routing info...
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|                        | tr_opt_init                        | tr_opt_tr_0                        | tr_opt_drc_0                       | tr_opt_tns_0                      | tr_opt_power_0                     | 
|------------------------+------------------------------------+------------------------------------+------------------------------------+-----------------------------------+------------------------------------|
| elapsed_time  (min)    | 00h 16m                            | 00h 12m                            | 00h 00m                            | 00h 00m                           | 00h 00m                            | 
|------------------------+------------------------------------+------------------------------------+------------------------------------+-----------------------------------+------------------------------------|
| cpu_time  (min)        | 0.0008124999999999999d00.0h 00.0m  | 0.0031388888888888885d00.0h 00.0m  | 2.7777777777777776e-5d00.0h 00.0m  | 6.944444444444444e-6d00.0h 00.0m  | 4.8611111111111115e-5d00.0h 00.0m  | 
|------------------------+------------------------------------+------------------------------------+------------------------------------+-----------------------------------+------------------------------------|
| heap_memory  (Mb)      | 1184                               | 1184                               | 1184                               | 1184                              | 1184                               | 
|------------------------+------------------------------------+------------------------------------+------------------------------------+-----------------------------------+------------------------------------|
| logic_utilization  (%) | 52.67                              | 52.67                              | 52.83                              | 52.83                             | 52.83                              | 
|------------------------+------------------------------------+------------------------------------+------------------------------------+-----------------------------------+------------------------------------|
| overflow_edges         | 0                                  |                                    |                                    |                                   |                                    | 
|------------------------+------------------------------------+------------------------------------+------------------------------------+-----------------------------------+------------------------------------|
| overflow_nodes         | 0                                  |                                    |                                    |                                   |                                    | 
|------------------------+------------------------------------+------------------------------------+------------------------------------+-----------------------------------+------------------------------------|
| wire_len_total  (mm)   | 25.1                               | 34.5                               | 34.5                               | 34.5                              | 34.5                               | 
|------------------------+------------------------------------+------------------------------------+------------------------------------+-----------------------------------+------------------------------------|
| via_count_total        | 10182                              | 30611                              | 30611                              | 30611                             | 30611                              | 
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------


info CHK10: Checking placement...
info UI32: performing optimize in post_route mode  (started at Wed Jan 4 02:15:52 2023)
Report 'float_mult': Design Report
Generated on Wed Jan 4 02:15:52 2023
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 6     | 
| Constant Cells | 1     | 
| Spare Cells    | 0     | 
| Clock Cells    | 0     | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 2946  | 
| Unplaced Cells | 0     | 
--------------------------


  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 0     | 0          | 
| Inverters      | 321   | 10.89      | 
| Registers      | 96    | 3.25       | 
| Latches        | 0     | 0          | 
| Complex Cells  | 867   | 29.42      | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 2946  | 100        | 
---------------------------------------


  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 3743.95                | 52.83           | 
| Buffers, Inverters | 170.772                | 2.4             | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 7086.24                | 100             | 
-----------------------------------------------------------------


  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 3013  | 100        | 
| Orphaned        | 2     | 0.06       | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 623   | 20.67      | 
| 2 Fanouts       | 2086  | 69.23      | 
| 3-30 Fanouts    | 301   | 9.99       | 
| 30-127 Fanouts  | 1     | 0.03       | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------


Report 'gr_config': GR Config Report
Generated on Wed Jan 4 02:15:52 2023
  
----------------------------------------------------------
|                    GR Configuration                    |
|------------+----------+--------+-----------+-----------|
|            | Mode     | Tracks | Min Layer | Max Layer | 
|------------+----------+--------+-----------+-----------|
| float_mult | unfolded | 30     | 1         | 8         | 
----------------------------------------------------------


info OPT221: The optimizer only reports negative slack path groups (SETUP)
info OPT221: The optimizer only reports negative slack path groups (HOLD)
--------------------------------------------------
| Wiring       | Clock Coupling | Data  Coupling | 
|--------------+----------------+----------------|
| Global Route | Full           | Full           | 
|--------------+----------------+----------------|
| Detail Route | Actual Level 6 | Actual Level 6 | 
--------------------------------------------------


Cell Density Map Utilization - 64 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  | 0
30  | 0
35  |== 1
40  |== 1
45  |============================= 13
50  |======================================================================== 32
55  |====================================== 17
60  | 0
65  | 0
70  | 0
75  | 0
80  | 0
85  | 0
90  | 0
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%


info OPT1: Analyzing design float_mult.
info OPT24: optimize_max_util is set to 100% in partition float_mult (0 density boxes are currently over utilized: max=59.5982%).

WNS:0 TNS:0 TNDD:0.0 WHS:0 THS:0 THDD:0.0 SLEW:0 CAP:-135.1 LEAKAGE:0.087420 DYNAMIC:0.000000 AREA:3743.95

INFO :: Running optimization in MEDIUM effort level
WNS:0 TNS:0 TNDD:0.0 WHS:0 THS:0 THDD:0.0 SLEW:0 CAP:-135.1 LEAKAGE:0.087420 DYNAMIC:0.000000 AREA:3743.95

info OPT24: optimize_max_util is set to 100% in partition float_mult (0 density boxes are currently over utilized: max=59.5982%).

info DUM207: optimize: re-initialized cell-density map for partition float_mult old bin-size 8x8 rows new bin-size 8x8 rows.
info DUM204: optimize: re-initialized cell-density map for partition float_mult old max-util 100 new max-util 100.
Report 'float_mult': Design Report
Generated on Wed Jan 4 02:15:52 2023
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 6     | 
| Constant Cells | 1     | 
| Spare Cells    | 0     | 
| Clock Cells    | 0     | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 2946  | 
| Unplaced Cells | 0     | 
--------------------------


  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 0     | 0          | 
| Inverters      | 321   | 10.89      | 
| Registers      | 96    | 3.25       | 
| Latches        | 0     | 0          | 
| Complex Cells  | 867   | 29.42      | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 2946  | 100        | 
---------------------------------------


  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 3743.95                | 52.83           | 
| Buffers, Inverters | 170.772                | 2.4             | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 7086.24                | 100             | 
-----------------------------------------------------------------


  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 3013  | 100        | 
| Orphaned        | 2     | 0.06       | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 623   | 20.67      | 
| 2 Fanouts       | 2086  | 69.23      | 
| 3-30 Fanouts    | 301   | 9.99       | 
| 30-127 Fanouts  | 1     | 0.03       | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------


info OPT221: The optimizer only reports negative slack path groups (SETUP)
info OPT221: The optimizer only reports negative slack path groups (HOLD)
Cell Density Map Utilization - 64 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  | 0
30  | 0
35  |== 1
40  |== 1
45  |============================= 13
50  |======================================================================== 32
55  |====================================== 17
60  | 0
65  | 0
70  | 0
75  | 0
80  | 0
85  | 0
90  | 0
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%

warning UI160: Clear all variables that may contain removed objects.
info UI33: performed optimize in post_route mode for 0 sec (CPU time: 0 sec; MEM: RSS - 282M, CVMEM - 1691M, PVMEM - 1870M, PRSS - 284M)
RRT info: Retrieving design info...
-------------------------
|   Max routing layer   |
|-------------+---------|
| Stack       | metal10 | 
|-------------+---------|
| Property    | metal8  | 
|-------------+---------|
| Recommended | metal8  | 
-------------------------


RRT info: $ClkNets list is already defined. Reusing it
RRT info: $NonClkNets list is already defined. Reusing it
info UI34: no objects were found for '*'
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 282M, CVMEM - 1691M, PVMEM - 1870M, PRSS - 284M)
info UI34: no objects were found for '*'
RRT info: Design is not timed. Can't record timing information
RRT info: Retrieving detail routing info...
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|                        | tr_opt_init                        | tr_opt_tr_0                        | tr_opt_drc_0                       | tr_opt_tns_0                      | tr_opt_power_0                     | tr_opt_wns_0                       | 
|------------------------+------------------------------------+------------------------------------+------------------------------------+-----------------------------------+------------------------------------+------------------------------------|
| elapsed_time  (min)    | 00h 16m                            | 00h 12m                            | 00h 00m                            | 00h 00m                           | 00h 00m                            | 00h 00m                            | 
|------------------------+------------------------------------+------------------------------------+------------------------------------+-----------------------------------+------------------------------------+------------------------------------|
| cpu_time  (min)        | 0.0008124999999999999d00.0h 00.0m  | 0.0031388888888888885d00.0h 00.0m  | 2.7777777777777776e-5d00.0h 00.0m  | 6.944444444444444e-6d00.0h 00.0m  | 4.8611111111111115e-5d00.0h 00.0m  | 1.3888888888888888e-5d00.0h 00.0m  | 
|------------------------+------------------------------------+------------------------------------+------------------------------------+-----------------------------------+------------------------------------+------------------------------------|
| heap_memory  (Mb)      | 1184                               | 1184                               | 1184                               | 1184                              | 1184                               | 1184                               | 
|------------------------+------------------------------------+------------------------------------+------------------------------------+-----------------------------------+------------------------------------+------------------------------------|
| logic_utilization  (%) | 52.67                              | 52.67                              | 52.83                              | 52.83                             | 52.83                              | 52.83                              | 
|------------------------+------------------------------------+------------------------------------+------------------------------------+-----------------------------------+------------------------------------+------------------------------------|
| overflow_edges         | 0                                  |                                    |                                    |                                   |                                    |                                    | 
|------------------------+------------------------------------+------------------------------------+------------------------------------+-----------------------------------+------------------------------------+------------------------------------|
| overflow_nodes         | 0                                  |                                    |                                    |                                   |                                    |                                    | 
|------------------------+------------------------------------+------------------------------------+------------------------------------+-----------------------------------+------------------------------------+------------------------------------|
| wire_len_total  (mm)   | 25.1                               | 34.5                               | 34.5                               | 34.5                              | 34.5                               | 34.5                               | 
|------------------------+------------------------------------+------------------------------------+------------------------------------+-----------------------------------+------------------------------------+------------------------------------|
| via_count_total        | 10182                              | 30611                              | 30611                              | 30611                             | 30611                              | 30611                              | 
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------


error CONFIG3: Parameter with name 'hold_max_util' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'hold_mode' was not found in config 'route_timing'.
warning UI705: 'set_property -value' specified value was ignored.
info CHK10: Checking placement...
info UI32: performing optimize in post_route mode  (started at Wed Jan 4 02:15:55 2023)
Report 'float_mult': Design Report
Generated on Wed Jan 4 02:15:55 2023
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 6     | 
| Constant Cells | 1     | 
| Spare Cells    | 0     | 
| Clock Cells    | 0     | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 2946  | 
| Unplaced Cells | 0     | 
--------------------------


  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 0     | 0          | 
| Inverters      | 321   | 10.89      | 
| Registers      | 96    | 3.25       | 
| Latches        | 0     | 0          | 
| Complex Cells  | 867   | 29.42      | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 2946  | 100        | 
---------------------------------------


  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 3743.95                | 52.83           | 
| Buffers, Inverters | 170.772                | 2.4             | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 7086.24                | 100             | 
-----------------------------------------------------------------


  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 3013  | 100        | 
| Orphaned        | 2     | 0.06       | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 623   | 20.67      | 
| 2 Fanouts       | 2086  | 69.23      | 
| 3-30 Fanouts    | 301   | 9.99       | 
| 30-127 Fanouts  | 1     | 0.03       | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------


Report 'gr_config': GR Config Report
Generated on Wed Jan 4 02:15:55 2023
  
----------------------------------------------------------
|                    GR Configuration                    |
|------------+----------+--------+-----------+-----------|
|            | Mode     | Tracks | Min Layer | Max Layer | 
|------------+----------+--------+-----------+-----------|
| float_mult | unfolded | 30     | 1         | 8         | 
----------------------------------------------------------


info OPT221: The optimizer only reports negative slack path groups (SETUP)
info OPT221: The optimizer only reports negative slack path groups (HOLD)
--------------------------------------------------
| Wiring       | Clock Coupling | Data  Coupling | 
|--------------+----------------+----------------|
| Global Route | Full           | Full           | 
|--------------+----------------+----------------|
| Detail Route | Actual Level 6 | Actual Level 6 | 
--------------------------------------------------


Cell Density Map Utilization - 64 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  | 0
30  | 0
35  |== 1
40  |== 1
45  |============================= 13
50  |======================================================================== 32
55  |====================================== 17
60  | 0
65  | 0
70  | 0
75  | 0
80  | 0
85  | 0
90  | 0
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%


info OPT1: Analyzing design float_mult.
info OPT24: optimize_max_util is set to 100% in partition float_mult (0 density boxes are currently over utilized: max=59.5982%).

WNS:0 TNS:0 TNDD:0.0 WHS:0 THS:0 THDD:0.0 SLEW:0 CAP:-135.1 LEAKAGE:0.087420 DYNAMIC:0.000000 AREA:3743.95

WNS:0 TNS:0 TNDD:0.0 WHS:0 THS:0 THDD:0.0 SLEW:0 CAP:-135.1 LEAKAGE:0.087420 DYNAMIC:0.000000 AREA:3743.95

info OPT24: optimize_max_util is set to 100% in partition float_mult (0 density boxes are currently over utilized: max=59.5982%).

info DUM207: optimize: re-initialized cell-density map for partition float_mult old bin-size 8x8 rows new bin-size 8x8 rows.
info DUM204: optimize: re-initialized cell-density map for partition float_mult old max-util 100 new max-util 100.
Report 'float_mult': Design Report
Generated on Wed Jan 4 02:15:55 2023
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 6     | 
| Constant Cells | 1     | 
| Spare Cells    | 0     | 
| Clock Cells    | 0     | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 2946  | 
| Unplaced Cells | 0     | 
--------------------------


  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 0     | 0          | 
| Inverters      | 321   | 10.89      | 
| Registers      | 96    | 3.25       | 
| Latches        | 0     | 0          | 
| Complex Cells  | 867   | 29.42      | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 2946  | 100        | 
---------------------------------------


  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 3743.95                | 52.83           | 
| Buffers, Inverters | 170.772                | 2.4             | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 7086.24                | 100             | 
-----------------------------------------------------------------


  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 3013  | 100        | 
| Orphaned        | 2     | 0.06       | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 623   | 20.67      | 
| 2 Fanouts       | 2086  | 69.23      | 
| 3-30 Fanouts    | 301   | 9.99       | 
| 30-127 Fanouts  | 1     | 0.03       | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------


info OPT221: The optimizer only reports negative slack path groups (SETUP)
info OPT221: The optimizer only reports negative slack path groups (HOLD)
Cell Density Map Utilization - 64 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  | 0
30  | 0
35  |== 1
40  |== 1
45  |============================= 13
50  |======================================================================== 32
55  |====================================== 17
60  | 0
65  | 0
70  | 0
75  | 0
80  | 0
85  | 0
90  | 0
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%

warning UI160: Clear all variables that may contain removed objects.
info UI33: performed optimize in post_route mode for 0 sec (CPU time: 0 sec; MEM: RSS - 283M, CVMEM - 1691M, PVMEM - 1870M, PRSS - 284M)
warning UI705: 'set_property -value' specified value was ignored.
RRT info: Retrieving design info...
-------------------------
|   Max routing layer   |
|-------------+---------|
| Stack       | metal10 | 
|-------------+---------|
| Property    | metal8  | 
|-------------+---------|
| Recommended | metal8  | 
-------------------------


RRT info: $ClkNets list is already defined. Reusing it
RRT info: $NonClkNets list is already defined. Reusing it
info UI34: no objects were found for '*'
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 283M, CVMEM - 1691M, PVMEM - 1870M, PRSS - 284M)
info UI34: no objects were found for '*'
RRT info: Design is not timed. Can't record timing information
RRT info: Retrieving detail routing info...
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|                        | tr_opt_init                        | tr_opt_tr_0                        | tr_opt_drc_0                       | tr_opt_tns_0                      | tr_opt_power_0                     | tr_opt_wns_0                       | tr_opt_hold_0                     | 
|------------------------+------------------------------------+------------------------------------+------------------------------------+-----------------------------------+------------------------------------+------------------------------------+-----------------------------------|
| elapsed_time  (min)    | 00h 16m                            | 00h 12m                            | 00h 00m                            | 00h 00m                           | 00h 00m                            | 00h 00m                            | 00h 00m                           | 
|------------------------+------------------------------------+------------------------------------+------------------------------------+-----------------------------------+------------------------------------+------------------------------------+-----------------------------------|
| cpu_time  (min)        | 0.0008124999999999999d00.0h 00.0m  | 0.0031388888888888885d00.0h 00.0m  | 2.7777777777777776e-5d00.0h 00.0m  | 6.944444444444444e-6d00.0h 00.0m  | 4.8611111111111115e-5d00.0h 00.0m  | 1.3888888888888888e-5d00.0h 00.0m  | 6.944444444444444e-6d00.0h 00.0m  | 
|------------------------+------------------------------------+------------------------------------+------------------------------------+-----------------------------------+------------------------------------+------------------------------------+-----------------------------------|
| heap_memory  (Mb)      | 1184                               | 1184                               | 1184                               | 1184                              | 1184                               | 1184                               | 1184                              | 
|------------------------+------------------------------------+------------------------------------+------------------------------------+-----------------------------------+------------------------------------+------------------------------------+-----------------------------------|
| logic_utilization  (%) | 52.67                              | 52.67                              | 52.83                              | 52.83                             | 52.83                              | 52.83                              | 52.83                             | 
|------------------------+------------------------------------+------------------------------------+------------------------------------+-----------------------------------+------------------------------------+------------------------------------+-----------------------------------|
| overflow_edges         | 0                                  |                                    |                                    |                                   |                                    |                                    |                                   | 
|------------------------+------------------------------------+------------------------------------+------------------------------------+-----------------------------------+------------------------------------+------------------------------------+-----------------------------------|
| overflow_nodes         | 0                                  |                                    |                                    |                                   |                                    |                                    |                                   | 
|------------------------+------------------------------------+------------------------------------+------------------------------------+-----------------------------------+------------------------------------+------------------------------------+-----------------------------------|
| wire_len_total  (mm)   | 25.1                               | 34.5                               | 34.5                               | 34.5                              | 34.5                               | 34.5                               | 34.5                              | 
|------------------------+------------------------------------+------------------------------------+------------------------------------+-----------------------------------+------------------------------------+------------------------------------+-----------------------------------|
| via_count_total        | 10182                              | 30611                              | 30611                              | 30611                             | 30611                              | 30611                              | 30611                             | 
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------


info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 284M, CVMEM - 1691M, PVMEM - 1870M, PRSS - 284M)
Updating timing ...
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 283M, CVMEM - 1691M, PVMEM - 1870M, PRSS - 284M)
Report 'report_path_group': Path Group
Generated on Wed Jan 4 02:15:58 2023
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (pico)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 283M, CVMEM - 1691M, PVMEM - 1870M, PRSS - 284M)
Report 'report_path_group': Path Group
Generated on Wed Jan 4 02:15:58 2023
  
-----------------------------------------------------------------------------------------------------------
|                                        PATH GROUPS (HOLD) (pico)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 283M, CVMEM - 1691M, PVMEM - 1870M, PRSS - 284M)
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 283M, CVMEM - 1691M, PVMEM - 1870M, PRSS - 284M)
---------------------------------------------------------------------
|      MCMM variability report for design 'float_mult' (pico)       |
|-----------------------+-----+-----+---------+-----+-----+---------|
|                       | WNS | TNS | #Endpts | WHS | THS | #Endpts | 
|-----------------------+-----+-----+---------+-----+-----+---------|
| new_mode (corner_0_0) | --- | 0.0 | 0       | --- | 0.0 | 0       | 
---------------------------------------------------------------------


"-ne-" : Not Enabled
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
----------------------
|       | WNS | TWNS | 
|-------+-----+------|
| late  | 0.0 | 0.0  | 
|-------+-----+------|
| early | 0.0 | 0.0  | 
----------------------


info CHK10: Checking placement...
info UI30: performing detailed placement on partition float_mult (started at Wed Jan 4 02:15:58 2023)
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|                                                                   Non-default Parameter Values for 'config_place_detail'                                                                   |
|----------------------------------+---------------------------------------------------------------+-----------+--------------------------------------------------------------+--------------|
| Name                             | Description                                                   | Value     | Default                                                      | User Defined | 
|----------------------------------+---------------------------------------------------------------+-----------+--------------------------------------------------------------+--------------|
| incremental_steps*               | place_detail to do mask swapping if specified, and/or honor   | mask_swap | mask_swap fix_soft_edge_spacing fix_soft_edge_spacing_even_i | true         | 
|                                  | incrementally soft edge spacing constraints on an already     |           | f_hard_constraints_are_not_met                               |              | 
|                                  | legal placement, specify one or more of (mask_swap fix_soft_  |           |                                                              |              | 
|                                  | edge_spacing fix_soft_edge_spacing_even_if_hard_constraints_  |           |                                                              |              | 
|                                  | are_not_met)                                                  |           |                                                              |              | 
|----------------------------------+---------------------------------------------------------------+-----------+--------------------------------------------------------------+--------------|
| optimize_displacement_threshold* | This option is only used when optimize_for option is set to   | 0         | 40                                                           | true         | 
|                                  | DISP. The swapping to improve displacement process is invoked |           |                                                              |              | 
|                                  | if and only if the maximum displacement after legalization is |           |                                                              |              | 
|                                  | more than or equal the specified threshold. The unit is row   |           |                                                              |              | 
|                                  | height.                                                       |           |                                                              |              | 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------


incremental_steps optimize_displacement_threshold
List has 2 elements
info Found 2946 movable and 0 fixed cells in partition float_mult
info DP107: Legalizer for site FreePDK45_38x28_10R_NP_162NW_34O, has 60 cut rows, with average utilization 52.8341%, utilization with cell bloats 52.8341%.
info DP116: Legalizer has initial 23 illegal movable cells and 0 illegal fixed cells.
info DP128: Legalizer has 23 illegal moveable cells after fix orientation only step.
info DP117: Iteration 1 (without drc) has 1 illegal movable cells.
info DP117: Iteration 2 (without drc) has 0 illegal movable cells.
info DP118: Finished placing cells without drc: total movable cells: 2946, cells moved: 19, total movement: 6.24286, max movement: 0.542857, average movement: 0.328571.
info DP115: Iteration 3 (with drc) has 0 illegal movable cells.
info Optimize displacement: 0 (0.0%) cells are moved and 10 (0.3%) cells are flipped.
info DP113: Finished legalization after 3 iterations, all movable and fixed cells are legal.
info Number of moved cells: 19. First few cells with largest displacements:
info DP110: 0.54 rows, from {524900 10000, N} to {517300 10000, FN}, cell regB/out_reg[17].
info DP110: 0.54 rows, from {722500 640000, FS} to {714900 640000, FS}, cell mantissa_multiplier/i_0/i_2673.
info DP110: 0.54 rows, from {733900 640000, FS} to {726300 640000, FS}, cell mantissa_multiplier/i_0/i_2675.
info DP110: 0.54 rows, from {789000 38000, N} to {781400 38000, FN}, cell regA/out_reg[21].
info DP110: 0.27 rows, from {414700 10000, N} to {418500 10000, FN}, cell regA/out_reg[2].
info DP111: Legalization summary: total movable cells: 2946, cells moved: 19, total movement: 6.24286, max movement: 0.542857, average movement: 0.328571.
------------------------------------------------------------------------------------------------
|                                     Legalization Summary                                     |
|---------------------+-------------+------------------------+--------------+------------------|
| Total Movable Cells | Cells Moved | Total Movement in Rows | Max Movement | Average Movement | 
|---------------------+-------------+------------------------+--------------+------------------|
| 2946                | 19          | 6.24286                | 0.542857     | 0.328571         | 
------------------------------------------------------------------------------------------------


info DUM207: place_detail: re-initialized cell-density map for partition float_mult old bin-size 8x8 rows new bin-size 8x8 rows.
info DUM203: place_detail: created cell-density map for partition float_mult with max-util 100 and bin-size 8x8 rows.
info UI33: performed detailed placement for 0 sec (CPU time: 0 sec; MEM: RSS - 283M, CVMEM - 1691M, PVMEM - 1870M, PRSS - 284M)
LVS verification progress:
Preparing nets ...
Processing nets: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% 

info Set 'max_open' and 'total_open' attributes for '54' open nets

Report 'report_lvs': Detail Routing LVS Report
Generated on Wed Jan 4 02:15:58 2023
  
----------------------------------------------------------------------------------------------
|                           LVS detail routing verification report                           |
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
|                   | Total nets | Open nets | Open | Float | Tail | Loop | Pillar | Warning | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Signal nets       | 3011       | 68        | 78   | 0     | 5    | 0    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Logic nets        | 2          | 0         | 0    | 0     | 0    | 0    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Shield nets       | 0          | 0         | 0    | 0     | 0    | 0    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Power/Ground nets | -          | -         | -    | -     | -    | -    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| DontRoute nets    | 0          | 0         | 0    | 0     | 0    | 0    | -      | -       | 
----------------------------------------------------------------------------------------------


  
------------------------------------------------------------------------------------
|                     LVS open distance distribution (micron)                      |
|--------+--------------+-------+-------+-------+------+------+------+------+------|
|        | Total: 31.44 | 0.00  | 0.52  | 1.04  | 1.57 | 2.09 | 3.13 | 4.18 | 5.22 | 
|--------+--------------+-------+-------+-------+------+------+------+------+------|
| % open | 100          | 25.64 | 52.56 | 10.26 | 6.41 | 1.28 | 1.28 | 1.28 | 1.28 | 
|--------+--------------+-------+-------+-------+------+------+------+------+------|
| # open | 78           | 20    | 41    | 8     | 5    | 1    | 1    | 1    | 1    | 
------------------------------------------------------------------------------------


info UI33: performed LVS verification for 0 sec (CPU time: 0 sec; MEM: RSS - 283M, CVMEM - 1691M, PVMEM - 1870M, PRSS - 284M)

info 'twns' objective check is passed.
Running full-chip extraction...
info Full-chip area is (0 0 864500 868000)
info Using 1 cpu(s)
Creating density maps...
info metal1 layer density max: 0.312567 min: 0.000000 avg: 0.162330
info metal2 layer density max: 0.204079 min: 0.000000 avg: 0.088533
info metal3 layer density max: 0.326800 min: 0.000000 avg: 0.095213
info metal4 layer density max: 0.161618 min: 0.000000 avg: 0.052162
info metal5 layer density max: 0.315990 min: 0.000000 avg: 0.075659
info metal6 layer density max: 0.312114 min: 0.000000 avg: 0.185608
info metal7 layer density max: 0.067712 min: 0.000000 avg: 0.021032
info metal8 layer density max: 0.164040 min: 0.000000 avg: 0.048408
info metal9 layer density max: 0.000000 min: 0.000000 avg: 0.000000
info metal10 layer density max: 0.000000 min: 0.000000 avg: 0.000000
Density maps have been created successfully
Processing metal1: 20% 50% 70% 100% 
Processing metal2: 30% 60% 100% 
Processing metal3: 20% 50% 70% 100% 
Processing metal4: 50% 100% 
Processing metal5: 50% 100% 
Processing metal6: 50% 100% 
Processing metal7: 100% 
Processing metal8: 100% 
Processing metal9: 100% 
Processing metal10: 100% 
Updating library timing info...
Collecting library timing info: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Extracting wire resistances: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Collecting clock nets...
Collected 0 clock nets
Updating timing...
Collecting timing bottlenecks: 100%

'twns' has 0 victims
info UI33: performed collect timing critical nets for 1 sec (CPU time: 0 sec; MEM: RSS - 283M, CVMEM - 1691M, PVMEM - 1870M, PRSS - 284M)
-------------
| WNS nets  |
|-------+---|
| Count | 0 | 
-------------



info 'si_bump' objective check is passed.
Updating timing...

'si_bump' has 0 victims
info UI33: performed collect timing critical nets for 0 sec (CPU time: 0 sec; MEM: RSS - 283M, CVMEM - 1691M, PVMEM - 1870M, PRSS - 284M)
error CONFIG3: Parameter with name 'cri_reuse' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'cri_all' was not found in config 'route_timing'.
RRT warning: User-specified value 'true' for option 'cri_all' overrides previous 'false'
Updating timing ...
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 283M, CVMEM - 1691M, PVMEM - 1870M, PRSS - 284M)
Report 'report_path_group': Path Group
Generated on Wed Jan 4 02:16:00 2023
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (pico)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 283M, CVMEM - 1691M, PVMEM - 1870M, PRSS - 284M)
Report 'report_path_group': Path Group
Generated on Wed Jan 4 02:16:00 2023
  
-----------------------------------------------------------------------------------------------------------
|                                        PATH GROUPS (HOLD) (pico)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 283M, CVMEM - 1691M, PVMEM - 1870M, PRSS - 284M)
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 283M, CVMEM - 1691M, PVMEM - 1870M, PRSS - 284M)
---------------------------------------------------------------------
|      MCMM variability report for design 'float_mult' (pico)       |
|-----------------------+-----+-----+---------+-----+-----+---------|
|                       | WNS | TNS | #Endpts | WHS | THS | #Endpts | 
|-----------------------+-----+-----+---------+-----+-----+---------|
| new_mode (corner_0_0) | --- | 0.0 | 0       | --- | 0.0 | 0       | 
---------------------------------------------------------------------


"-ne-" : Not Enabled
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
----------------------
|       | WNS | TWNS | 
|-------+-----+------|
| late  | 0.0 | 0.0  | 
|-------+-----+------|
| early | 0.0 | 0.0  | 
----------------------


info TDRO: Prepare timing info: SI
info TDRO20: Updating timer ...
info TDRO: Run time 0  seconds
info TDRO20: Finding bottlenecks ...
info TDRO: Run time 0  seconds
info TDRO: Set tdro_pin_wvepn attribute on 0 pins
info TDRO: wns = 0 tns = 0
info TDRO: Set tdro_pin_criticality attribute on 10539 pins
info UI33: performed collect timing critical nets for 0 sec (CPU time: 0 sec; MEM: RSS - 283M, CVMEM - 1691M, PVMEM - 1870M, PRSS - 284M)
-------------------------
| Current critical nets |
|-------+---------------|
| Count | 0             | 
-------------------------


warning UI705: 'get_property -name' specified value was ignored.
warning CSDB45: Property 'is_original_fixed_registers' already created.
warning CSDB45: Property 'is_original_fixed_tree_elements' already created.

Setting all clock networks in partition(s) 'float_mult':
----------------------------------------------------------

Reading networks for clocks '*' ...

-----------------------------------------
|   Clock Tree Stats for clock(s) '*'   |
|-------------------------------+-------|
|                               | Count | 
|-------------------------------+-------|
| Total Clock Nets              | 0     | 
|-------------------------------+-------|
| Total Sequential cells        | 0     | 
|-------------------------------+-------|
| Tree Elements (Combinational) | 0     | 
|-------------------------------+-------|
| Tree Elements (Sequential)    | 0     | 
|-------------------------------+-------|
| Tree Elements (Clock Sources) | 0     | 
|-------------------------------+-------|
| Tree Elements (Total)         | 0     | 
-----------------------------------------


No Clock Gating elements found
No Leaf Flops found

No clock nets found

All Clock networks set for partition float_mult.

RRT debug: Executing 'route_track -keep_detail_routing 5 -timing_effort none -river false'
info UI30: performing track routing on partition float_mult (started at Wed Jan 4 02:16:00 2023)
Starting route_track for technology class A
Settings initialization ...
-----------------------------------
|         Nets statistics         |
|-------------------+------+------|
|                   | Nets | Pins | 
|-------------------+------+------|
| Total (partition) | 3013 | 9985 | 
|-------------------+------+------|
| To be routed :    | 3011 | 9985 | 
|-------------------+------+------|
|   - signal        | 3011 | 9985 | 
|-------------------+------+------|
| To be skipped :   | 2    | 0    | 
|-------------------+------+------|
|   - less 2 pins   | 2    | 0    | 
-----------------------------------


--------------------------------
|    Signal nets statistics    |
|-----------------------+------|
|                       | Nets | 
|-----------------------+------|
| Routing :             |      | 
|-----------------------+------|
|   - with detail wires | 3011 | 
|-----------------------+------|
| Priority (all) :      |      | 
|-----------------------+------|
|   - detail routed     | 3011 | 
--------------------------------


--------------------------------
| Technology property | metal8 | 
|---------------------+--------|
| Partition property  | metal8 | 
|---------------------+--------|
| Actual max layer    | metal8 | 
--------------------------------


Routing Cell Library initialization ...
  Technology offset 700 is not equal to partition offset 200 on metal1 layer. Use partition value.
  Technology offset 950 is not equal to partition offset 500 on metal2 layer. Use partition value.
 core  lib cells:   26 with    104 unique orients.
 partition cells:    1 with      1 unique orients.
Calculated access for 105 core library pins:
 Ideal   :     4 pins (via ongrid,  completely inside of pin)
 Good    :    14 pins (via ongrid,  no violations)
 Offgrid :    87 pins (via offgrid, completely inside of pin)
 None    :     0 pins (no access)
 None NDR:     0 pins (no NDR via access)
Pitch/Offset X: 1900/500, Y: 1400/200
Done in 0.0 (0.0 CPU) seconds, used 0 MB
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.7G

Initialization ...
Global grid size 21 rows x 16 columns
Collect nets ...
Collect vias ...
Property preserve_layer is set on 3011 nets with average value 100.00
Create routing grid ...
Initialize routing channels ...
Creating resource map ...
M1: horizontal grid 454X x 619Y
M2:   vertical grid 454X x 619Y
M3: horizontal grid 745X x 619Y
M4:   vertical grid 307X x 619Y
M5: horizontal grid 307X x 309Y
M6:   vertical grid 307X x 402Y
M7: horizontal grid 399X x 108Y
M8:   vertical grid 107X x 108Y
M9: horizontal grid 107X x 53Y
M10:   vertical grid 53X x 53Y
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.7G

Reading design data ...
Fixed net wires 180
Fixed net vias 22500
Core cells 2946
Core cells with unique orientation 53: pin objects 689, obstructions 359
Macro cells 0: pin objects 0, obstructions 0
Top level pin objects 100, obstructions 0
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.7G

Reading nets: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Detected 1064 nets with detail routing
Detected 1947 nets with mixed global and detail routing
Detected 33309 wires, 40793 vias
Detected 9985 pins
Cpu time: 00:00:00, Elapsed time: 00:00:01, Memory: 1.7G

Set nets timing parameters ...
No parallel length constraints have been set.
Initial Track Assignment: 1 2 3 done
Cpu time: 00:00:00, Elapsed time: 00:00:01, Memory: 1.7G

Run(1) ...
1.000 Changed       97 of    28769 tested segments in   257 channels. Unresolved      226 violations and     1285 notes
1.001 Changed       63 of     1639 tested segments in   158 channels. Unresolved       70 violations and     1293 notes
1.002 Changed       30 of      174 tested segments in    49 channels. Unresolved       45 violations and     1273 notes
1.003 Changed       29 of      112 tested segments in    39 channels. Unresolved       34 violations and     1270 notes
1.004 Changed       32 of      104 tested segments in    34 channels. Unresolved       42 violations and     1265 notes
1.005 Changed       27 of      126 tested segments in    40 channels. Unresolved       39 violations and     1262 notes
1.006 Changed       19 of      115 tested segments in    42 channels. Unresolved       33 violations and     1261 notes
1.007 Changed       19 of      116 tested segments in    35 channels. Unresolved       34 violations and     1263 notes
1.008 Changed       21 of      107 tested segments in    35 channels. Unresolved       35 violations and     1263 notes
1.009 Changed       16 of       86 tested segments in    28 channels. Unresolved       25 violations and     1267 notes
1.010 Changed       12 of       69 tested segments in    27 channels. Unresolved       21 violations and     1268 notes
1.011 Changed       19 of       58 tested segments in    23 channels. Unresolved       21 violations and     1267 notes
1.012 Changed        8 of       57 tested segments in    24 channels. Unresolved       17 violations and     1268 notes
1.013 Changed        5 of       37 tested segments in    19 channels. Unresolved       17 violations and     1268 notes
1.014 Changed       12 of       42 tested segments in    17 channels. Unresolved       21 violations and     1268 notes
1.015 Changed       20 of       87 tested segments in    27 channels. Unresolved       33 violations and     1269 notes
1.016 Changed       16 of       90 tested segments in    28 channels. Unresolved       25 violations and     1270 notes
1.017 Changed        5 of       53 tested segments in    21 channels. Unresolved       10 violations and     1274 notes
1.018 Changed        5 of       28 tested segments in    11 channels. Unresolved       11 violations and     1273 notes
1.019 Changed        3 of       24 tested segments in    11 channels. Unresolved        7 violations and     1275 notes
1.020 Changed        2 of       14 tested segments in     8 channels. Unresolved        2 violations and     1276 notes
1.021 Changed        1 of        8 tested segments in     5 channels. Unresolved        0 violations and     1279 notes
1.022 Changed        1 of        3 tested segments in     3 channels. Unresolved        0 violations and     1279 notes
1.023 Changed        0 of        2 tested segments in     1 channels. Unresolved        0 violations and     1279 notes
1.024 Changed        0 of        0 tested segments in     0 channels. Unresolved        0 violations and     1279 notes
Result=end(begin): viols=0(226), notes=1279(1285)
Cpu time: 00:00:07, Elapsed time: 00:00:13, Memory: 1.7G

Run(2) ...
2.000 Changed        4 of     2244 tested segments in   155 channels. Unresolved        0 violations and     1282 notes
2.001 Changed        5 of     1289 tested segments in   148 channels. Unresolved        0 violations and     1281 notes
2.002 Changed        2 of     1282 tested segments in   147 channels. Unresolved        0 violations and     1281 notes
2.003 Changed        0 of        2 tested segments in     2 channels. Unresolved        0 violations and     1278 notes
2.004 Changed        0 of        0 tested segments in     0 channels. Unresolved        0 violations and     1278 notes
Result=end(begin): viols=0(0), notes=1278(1282)
Cpu time: 00:00:01, Elapsed time: 00:00:03, Memory: 1.7G

Run(3) ...
3.000 Changed        2 of     1342 tested segments in   146 channels. Unresolved        0 violations and     1278 notes
3.001 Changed        1 of     1284 tested segments in   150 channels. Unresolved        0 violations and     1275 notes
3.002 Changed        3 of     1276 tested segments in   145 channels. Unresolved        0 violations and     1273 notes
3.003 Changed        3 of     1275 tested segments in   144 channels. Unresolved        0 violations and     1273 notes
3.004 Changed        3 of        3 tested segments in     2 channels. Unresolved        0 violations and     1273 notes
3.005 Changed        0 of        3 tested segments in     2 channels. Unresolved        0 violations and     1273 notes
3.006 Changed        0 of        0 tested segments in     0 channels. Unresolved        0 violations and     1273 notes
Result=end(begin): viols=0(0), notes=1273(1278)
Cpu time: 00:00:01, Elapsed time: 00:00:03, Memory: 1.7G

Write routing ...
M1: 10093 vias and 1581 wires with length 0.853 (0.030 in non-prefer direction)
M2: 13028 vias and 12870 wires with length 11.842 (0.236 in non-prefer direction)
M3: 4526 vias and 9893 wires with length 11.997 (0.120 in non-prefer direction)
M4: 1750 vias and 2863 wires with length 2.937 (0.068 in non-prefer direction)
M5: 547 vias and 1127 wires with length 4.583 (0.035 in non-prefer direction)
M6: 413 vias and 183 wires with length 0.486 (0.000 in non-prefer direction)
M7: 330 vias and 457 wires with length 0.567 (0.174 in non-prefer direction)
M8: 0 vias and 209 wires with length 1.242 (0.020 in non-prefer direction)
M9: 0 vias and 0 wires with length 0.000 (0.000 in non-prefer direction)
M10: 0 vias and 0 wires with length 0.000 (0.000 in non-prefer direction)
Total: 30687 vias and 29183 wires with length 34.507 (0.683 in non-prefer direction)

Total 1273 notes:
Note: Wire in port - 1
Note: Offgrid - 987
Note: Fork - 2
Note: Split - 73
Note: Segment orientation - 210

Info: Via overhang - 181
info UI33: performed track routing for 20 sec (CPU time: 9 sec; MEM: RSS - 284M, CVMEM - 1691M, PVMEM - 1870M, PRSS - 284M)
#################################################################################################################

 Auto Ideal Fanout Threshold for design 'float_mult'
--------------------------------
| auto_ideal_fanout_threshold* | 
|------------------------------|
| 1024                         | 
--------------------------------


#################################################################################################################
Setting the Parasitic and Delay models for a Full DR Extraction & Timing...

Parasitic models:
--------------------------------------------------
| Wiring       | Clock Coupling | Data  Coupling | 
|--------------+----------------+----------------|
| Global Route | Full           | Full           | 
|--------------+----------------+----------------|
| Detail Route | Actual Level 6 | Actual Level 6 | 
--------------------------------------------------


Delay models:
---------------------------------
| Name  | Model    | Base Model | 
|-------+----------+------------|
| Data  | adaptive | voltage    | 
|-------+----------+------------|
| Clock | accurate | voltage    | 
---------------------------------


-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Corner     | Enable | Setup  | Hold  | CRPR       | SI    | Power            | EM   | Voltage Drop | DRC        | Process                    | RC Temp | Scale Factor | 
|------------+--------+--------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| slow       | false  | pruned | false | setup_hold | none  | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+--------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| fast       | false  | false  | false | setup_hold | none  | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+--------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| corner_0_0 | true   | true   | false | setup_hold | delay | leakage, dynamic | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------


warning EXTR600: Extraction configuration 'break_shorts' value is changed from 'true' to 'false'.
Updating timing ...
info TA_CMDS6301: Limiting CPUs to available cores (Requested: 2, Available: 1).
info TA_CMDS6300: Running Multi-Core Timing Analysis using 1 CPUs.
info EXTR538: The corner corner_0_0 check passed!
info EXTR540: The extraction technology check passed!
info UI33: performed update timing for 25 sec (CPU time: 10 sec; MEM: RSS - 282M, CVMEM - 1691M, PVMEM - 1870M, PRSS - 284M)
Report 'report_path_group': Path Group
Generated on Wed Jan 4 02:16:48 2023
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (pico)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 282M, CVMEM - 1691M, PVMEM - 1870M, PRSS - 284M)
Report 'report_path_group': Path Group
Generated on Wed Jan 4 02:16:48 2023
  
-----------------------------------------------------------------------------------------------------------
|                                        PATH GROUPS (HOLD) (pico)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 282M, CVMEM - 1691M, PVMEM - 1870M, PRSS - 284M)
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 282M, CVMEM - 1691M, PVMEM - 1870M, PRSS - 284M)
-----------------------------------------------------------------------
|       MCMM variability report for design 'float_mult' (pico)        |
|-----------------------+-----+-----+---------+------+------+---------|
|                       | WNS | TNS | #Endpts | WHS  | THS  | #Endpts | 
|-----------------------+-----+-----+---------+------+------+---------|
| new_mode (corner_0_0) | --- | 0.0 | 0       | -ne- | -ne- | -ne-    | 
-----------------------------------------------------------------------


"-ne-" : Not Enabled
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
----------------------
|       | WNS | TWNS | 
|-------+-----+------|
| late  | 0.0 | 0.0  | 
|-------+-----+------|
| early | 0.0 | 0.0  | 
----------------------



info 'clock_si' objective check is passed.
Start Final Routing in SI improvement mode on 1 cpus
Non default settings:
  Plength threshold: 0
  Skip correction

Routing Cell Library initialization ...
 core  lib cells:   26 with    104 unique orients.
 partition cells:    1 with      1 unique orients.
Done in 0.0 (0.0 CPU) seconds, used 0 MB

--------------------------------
| Technology property | metal8 | 
|---------------------+--------|
| Partition property  | metal8 | 
|---------------------+--------|
| Actual max layer    | metal8 | 
--------------------------------


-----------------------------------
|         Nets statistics         |
|-------------------+------+------|
|                   | Nets | Pins | 
|-------------------+------+------|
| Total (partition) | 3013 | 9985 | 
|-------------------+------+------|
| To be routed :    | 3011 | 9985 | 
|-------------------+------+------|
|   - signal        | 3011 | 9985 | 
|-------------------+------+------|
| To be skipped :   | 2    | 0    | 
|-------------------+------+------|
|   - less 2 pins   | 2    | 0    | 
-----------------------------------


--------------------------------
|    Signal nets statistics    |
|-----------------------+------|
|                       | Nets | 
|-----------------------+------|
| Routing :             |      | 
|-----------------------+------|
|   - with detail wires | 3011 | 
--------------------------------



Calculating isolation plength threshold for each net ...
Check opens ...
Total opens=0 (nets=0)

Running full-chip extraction...
info Full-chip area is (0 0 864500 868000)
info Using 1 cpu(s)
Creating density maps...
info metal1 layer density max: 0.312567 min: 0.000000 avg: 0.162257
info metal2 layer density max: 0.204079 min: 0.000000 avg: 0.088501
info metal3 layer density max: 0.326800 min: 0.000000 avg: 0.095202
info metal4 layer density max: 0.163618 min: 0.000000 avg: 0.052303
info metal5 layer density max: 0.315990 min: 0.000000 avg: 0.075837
info metal6 layer density max: 0.312114 min: 0.000000 avg: 0.185612
info metal7 layer density max: 0.067712 min: 0.000000 avg: 0.021069
info metal8 layer density max: 0.164040 min: 0.000000 avg: 0.048603
info metal9 layer density max: 0.000000 min: 0.000000 avg: 0.000000
info metal10 layer density max: 0.000000 min: 0.000000 avg: 0.000000
Density maps have been created successfully
Processing metal1: 20% 50% 70% 100% 
Processing metal2: 30% 60% 100% 
Processing metal3: 20% 50% 70% 100% 
Processing metal4: 50% 100% 
Processing metal5: 50% 100% 
Processing metal6: 50% 100% 
Processing metal7: 100% 
Processing metal8: 100% 
Processing metal9: 100% 
Processing metal10: 100% 
Updating library timing info...
Collecting library timing info: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Extracting wire resistances: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Collecting clock nets...
Collected 0 clock nets
Updating timing...

'clock_si' has 0 victims

'clock_si' score is 0

Si Assist: total victims: 0
Si Assist: rejected victims: 0 aggressors: 0
Si Assist: rejected victims aggressive: 0 no aggressors: 0
Si Assist: victims detected: old: 0 current: 0 new: 0
Si Assist: total victims: 0 aggressors: 0
Initialization finished
Cpu time: 00:00:02, Elapsed time: 00:00:06, Memory: 1.7G


Check violations (1 windows)...
Total viols=0
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.7G

Routing windows accepted: 0 rejected: 0
Finish Final Routing ...
info UI33: performed SI repair routing for 6 sec (CPU time: 2 sec; MEM: RSS - 284M, CVMEM - 1691M, PVMEM - 1870M, PRSS - 284M)
Updating timing ...
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 284M, CVMEM - 1691M, PVMEM - 1870M, PRSS - 284M)
Report 'report_path_group': Path Group
Generated on Wed Jan 4 02:16:55 2023
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (pico)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 284M, CVMEM - 1691M, PVMEM - 1870M, PRSS - 284M)
Report 'report_path_group': Path Group
Generated on Wed Jan 4 02:16:55 2023
  
-----------------------------------------------------------------------------------------------------------
|                                        PATH GROUPS (HOLD) (pico)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 284M, CVMEM - 1691M, PVMEM - 1870M, PRSS - 284M)
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 284M, CVMEM - 1691M, PVMEM - 1870M, PRSS - 284M)
-----------------------------------------------------------------------
|       MCMM variability report for design 'float_mult' (pico)        |
|-----------------------+-----+-----+---------+------+------+---------|
|                       | WNS | TNS | #Endpts | WHS  | THS  | #Endpts | 
|-----------------------+-----+-----+---------+------+------+---------|
| new_mode (corner_0_0) | --- | 0.0 | 0       | -ne- | -ne- | -ne-    | 
-----------------------------------------------------------------------


"-ne-" : Not Enabled
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
----------------------
|       | WNS | TWNS | 
|-------+-----+------|
| late  | 0.0 | 0.0  | 
|-------+-----+------|
| early | 0.0 | 0.0  | 
----------------------


RRT info: Retrieving design info...
-------------------------
|   Max routing layer   |
|-------------+---------|
| Stack       | metal10 | 
|-------------+---------|
| Property    | metal8  | 
|-------------+---------|
| Recommended | metal8  | 
-------------------------


RRT info: $ClkNets list is already defined. Reusing it
RRT info: $NonClkNets list is already defined. Reusing it
info UI34: no objects were found for '*'
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 284M, CVMEM - 1691M, PVMEM - 1870M, PRSS - 284M)
info UI34: no objects were found for '*'
RRT info: Design is not timed. Can't record timing information
RRT info: Retrieving detail routing info...
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|                        | tr_opt_init                       | tr_opt_tr_0                       | tr_opt_drc_0                      | tr_opt_tns_0                     | tr_opt_power_0                    | tr_opt_wns_0                      | tr_opt_hold_0                    | tr_opt_tr_1                        | 
|------------------------+-----------------------------------+-----------------------------------+-----------------------------------+----------------------------------+-----------------------------------+-----------------------------------+----------------------------------+------------------------------------|
| elapsed_time  (min)    | 00h 16m                           | 00h 12m                           | 00h 00m                           | 00h 00m                          | 00h 00m                           | 00h 00m                           | 00h 00m                          | 00h 01m                            | 
|------------------------+-----------------------------------+-----------------------------------+-----------------------------------+----------------------------------+-----------------------------------+-----------------------------------+----------------------------------+------------------------------------|
| cpu_time  (min)        | 0.0008124999999999999d00.0h 00.0m | 0.0031388888888888885d00.0h 00.0m | 2.7777777777777776e-5d00.0h 00.0m | 6.944444444444444e-6d00.0h 00.0m | 4.8611111111111115e-5d00.0h 00.0m | 1.3888888888888888e-5d00.0h 00.0m | 6.944444444444444e-6d00.0h 00.0m | 0.00030555555555555555d00.0h 00.0m | 
|------------------------+-----------------------------------+-----------------------------------+-----------------------------------+----------------------------------+-----------------------------------+-----------------------------------+----------------------------------+------------------------------------|
| heap_memory  (Mb)      | 1184                              | 1184                              | 1184                              | 1184                             | 1184                              | 1184                              | 1184                             | 1184                               | 
|------------------------+-----------------------------------+-----------------------------------+-----------------------------------+----------------------------------+-----------------------------------+-----------------------------------+----------------------------------+------------------------------------|
| logic_utilization  (%) | 52.67                             | 52.67                             | 52.83                             | 52.83                            | 52.83                             | 52.83                             | 52.83                            | 52.83                              | 
|------------------------+-----------------------------------+-----------------------------------+-----------------------------------+----------------------------------+-----------------------------------+-----------------------------------+----------------------------------+------------------------------------|
| overflow_edges         | 0                                 |                                   |                                   |                                  |                                   |                                   |                                  |                                    | 
|------------------------+-----------------------------------+-----------------------------------+-----------------------------------+----------------------------------+-----------------------------------+-----------------------------------+----------------------------------+------------------------------------|
| overflow_nodes         | 0                                 |                                   |                                   |                                  |                                   |                                   |                                  |                                    | 
|------------------------+-----------------------------------+-----------------------------------+-----------------------------------+----------------------------------+-----------------------------------+-----------------------------------+----------------------------------+------------------------------------|
| wire_len_total  (mm)   | 25.1                              | 34.5                              | 34.5                              | 34.5                             | 34.5                              | 34.5                              | 34.5                             | 34.5                               | 
|------------------------+-----------------------------------+-----------------------------------+-----------------------------------+----------------------------------+-----------------------------------+-----------------------------------+----------------------------------+------------------------------------|
| via_count_total        | 10182                             | 30611                             | 30611                             | 30611                            | 30611                             | 30611                             | 30611                            | 30687                              | 
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------


RRT info: Iter 1 convergence rate is -0.0%
RRT info: STOP iterations

info UI30: performing final routing on partition float_mult (started at Wed Jan 4 02:16:56 2023)
Start Final Routing in simple DRC mode on 1 cpus

Routing Cell Library initialization ...
 core  lib cells:   26 with     56 unique orients.
 partition cells:    1 with      1 unique orients.
Done in 0.0 (0.0 CPU) seconds, used 0 MB

--------------------------------
| Technology property | metal8 | 
|---------------------+--------|
| Partition property  | metal8 | 
|---------------------+--------|
| Actual max layer    | metal8 | 
--------------------------------


-----------------------------------
|         Nets statistics         |
|-------------------+------+------|
|                   | Nets | Pins | 
|-------------------+------+------|
| Total (partition) | 3013 | 9985 | 
|-------------------+------+------|
| To be routed :    | 3011 | 9985 | 
|-------------------+------+------|
|   - signal        | 3011 | 9985 | 
|-------------------+------+------|
|   - tieoff        | 0    | 0    | 
|-------------------+------+------|
| To be skipped :   | 2    | 0    | 
|-------------------+------+------|
|   - less 2 pins   | 2    | 0    | 
-----------------------------------


--------------------------------
|    Signal nets statistics    |
|-----------------------+------|
|                       | Nets | 
|-----------------------+------|
| Routing :             |      | 
|-----------------------+------|
|   - with detail wires | 3011 | 
--------------------------------


Check opens ...
Total opens=0 (nets=0)

Check routing ...
---------
| Value | 
---------


Initialization finished
Cpu time: 00:00:00, Elapsed time: 00:00:02, Memory: 1.7G


Check violations (1 windows)...
Total viols=0
Cpu time: 00:00:01, Elapsed time: 00:00:00, Memory: 1.7G

Routing windows accepted: 0 rejected: 0
Finish Final Routing ...
info UI33: performed final routing for 1 sec (CPU time: 0 sec; MEM: RSS - 284M, CVMEM - 1691M, PVMEM - 1870M, PRSS - 284M)
RRT info: Stage 'tr_opt' completed successfully
RRT info: User event handler 'after tr_opt' completed successfully
RRT info: Start stage 'spread'
RRT info: User event handler 'before spread' completed successfully
error CONFIG3: Parameter with name 'spread_slack_margin' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'spread_min_cost' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'spread_mode' was not found in config 'route_timing'.
Updating timing ...
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 284M, CVMEM - 1691M, PVMEM - 1870M, PRSS - 284M)
Report 'report_path_group': Path Group
Generated on Wed Jan 4 02:16:57 2023
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (pico)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 284M, CVMEM - 1691M, PVMEM - 1870M, PRSS - 284M)
Report 'report_path_group': Path Group
Generated on Wed Jan 4 02:16:57 2023
  
-----------------------------------------------------------------------------------------------------------
|                                        PATH GROUPS (HOLD) (pico)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 284M, CVMEM - 1691M, PVMEM - 1870M, PRSS - 284M)
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 284M, CVMEM - 1691M, PVMEM - 1870M, PRSS - 284M)
-----------------------------------------------------------------------
|       MCMM variability report for design 'float_mult' (pico)        |
|-----------------------+-----+-----+---------+------+------+---------|
|                       | WNS | TNS | #Endpts | WHS  | THS  | #Endpts | 
|-----------------------+-----+-----+---------+------+------+---------|
| new_mode (corner_0_0) | --- | 0.0 | 0       | -ne- | -ne- | -ne-    | 
-----------------------------------------------------------------------


"-ne-" : Not Enabled
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
----------------------
|       | WNS | TWNS | 
|-------+-----+------|
| late  | 0.0 | 0.0  | 
|-------+-----+------|
| early | 0.0 | 0.0  | 
----------------------


RRT info: Spreading '0' critical signal nets
RRT info: Spreading total '0' critical nets
RRT info: Skipping 'spread' optimization step because there is no need
RRT info: Stage 'spread' skipped
RRT info: Start stage 'si'
RRT info: User event handler 'before si' completed successfully
error CONFIG3: Parameter with name 'si_fix_bump' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'si_iter_max_nets' was not found in config 'route_timing'.
Updating timing ...
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 284M, CVMEM - 1691M, PVMEM - 1870M, PRSS - 284M)
Report 'report_path_group': Path Group
Generated on Wed Jan 4 02:16:58 2023
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (pico)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 284M, CVMEM - 1691M, PVMEM - 1870M, PRSS - 284M)
Report 'report_path_group': Path Group
Generated on Wed Jan 4 02:16:58 2023
  
-----------------------------------------------------------------------------------------------------------
|                                        PATH GROUPS (HOLD) (pico)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 284M, CVMEM - 1691M, PVMEM - 1870M, PRSS - 284M)
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 284M, CVMEM - 1691M, PVMEM - 1870M, PRSS - 284M)
-----------------------------------------------------------------------
|       MCMM variability report for design 'float_mult' (pico)        |
|-----------------------+-----+-----+---------+------+------+---------|
|                       | WNS | TNS | #Endpts | WHS  | THS  | #Endpts | 
|-----------------------+-----+-----+---------+------+------+---------|
| new_mode (corner_0_0) | --- | 0.0 | 0       | -ne- | -ne- | -ne-    | 
-----------------------------------------------------------------------


"-ne-" : Not Enabled
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
----------------------
|       | WNS | TWNS | 
|-------+-----+------|
| late  | 0.0 | 0.0  | 
|-------+-----+------|
| early | 0.0 | 0.0  | 
----------------------


info UI34: no objects were found for '*'

info 'tns' objective check is passed.
info 'twns' objective check is passed.
info 'clock_si' objective check is passed.
Start Final Routing in SI improvement mode on 1 cpus
Non default settings:
  Plength threshold: 0
  Skip correction

Routing Cell Library initialization ...
 core  lib cells:   26 with     56 unique orients.
 partition cells:    1 with      1 unique orients.
Done in 0.0 (0.0 CPU) seconds, used 0 MB

--------------------------------
| Technology property | metal8 | 
|---------------------+--------|
| Partition property  | metal8 | 
|---------------------+--------|
| Actual max layer    | metal8 | 
--------------------------------


-----------------------------------
|         Nets statistics         |
|-------------------+------+------|
|                   | Nets | Pins | 
|-------------------+------+------|
| Total (partition) | 3013 | 9985 | 
|-------------------+------+------|
| To be routed :    | 3011 | 9985 | 
|-------------------+------+------|
|   - signal        | 3011 | 9985 | 
|-------------------+------+------|
| To be skipped :   | 2    | 0    | 
|-------------------+------+------|
|   - less 2 pins   | 2    | 0    | 
-----------------------------------


--------------------------------
|    Signal nets statistics    |
|-----------------------+------|
|                       | Nets | 
|-----------------------+------|
| Routing :             |      | 
|-----------------------+------|
|   - with detail wires | 3011 | 
--------------------------------



Calculating isolation plength threshold for each net ...
Check opens ...
Total opens=0 (nets=0)

Running full-chip extraction...
info Full-chip area is (0 0 864500 868000)
info Using 1 cpu(s)
Creating density maps...
info metal1 layer density max: 0.312567 min: 0.000000 avg: 0.162257
info metal2 layer density max: 0.204079 min: 0.000000 avg: 0.088501
info metal3 layer density max: 0.326800 min: 0.000000 avg: 0.095202
info metal4 layer density max: 0.163618 min: 0.000000 avg: 0.052303
info metal5 layer density max: 0.315990 min: 0.000000 avg: 0.075837
info metal6 layer density max: 0.312114 min: 0.000000 avg: 0.185612
info metal7 layer density max: 0.067712 min: 0.000000 avg: 0.021069
info metal8 layer density max: 0.164040 min: 0.000000 avg: 0.048603
info metal9 layer density max: 0.000000 min: 0.000000 avg: 0.000000
info metal10 layer density max: 0.000000 min: 0.000000 avg: 0.000000
Density maps have been created successfully
Processing metal1: 20% 50% 70% 100% 
Processing metal2: 30% 60% 100% 
Processing metal3: 20% 50% 70% 100% 
Processing metal4: 50% 100% 
Processing metal5: 50% 100% 
Processing metal6: 50% 100% 
Processing metal7: 100% 
Processing metal8: 100% 
Processing metal9: 100% 
Processing metal10: 100% 
Updating library timing info...
Collecting library timing info: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Extracting wire resistances: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Collecting clock nets...
Collected 0 clock nets
Updating timing...
Collecting timing bottlenecks: 100%
Updating timing...
Collecting timing bottlenecks: 100%
Updating timing...


Si Assist: report has 0 victims with total value of 0
Si Assist: selected 0 victims with total value of 0

'tns' has 0 victims
'twns' has 0 victims
'clock_si' has 0 victims

'tns' score is 0
'twns' score is 0
'clock_si' score is 0

Si Assist: total victims: 0
Si Assist: rejected victims: 0 aggressors: 0
Si Assist: rejected victims aggressive: 0 no aggressors: 0
Si Assist: victims detected: old: 0 current: 0 new: 0
Si Assist: total victims: 0 aggressors: 0
Initialization finished
Cpu time: 00:00:03, Elapsed time: 00:00:15, Memory: 1.7G


Check violations (1 windows)...
Total viols=0
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.7G

Routing windows accepted: 0 rejected: 0
Finish Final Routing ...
info UI33: performed SI repair routing for 15 sec (CPU time: 3 sec; MEM: RSS - 284M, CVMEM - 1691M, PVMEM - 1870M, PRSS - 284M)
Updating timing ...
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 284M, CVMEM - 1691M, PVMEM - 1870M, PRSS - 284M)
Report 'report_path_group': Path Group
Generated on Wed Jan 4 02:17:13 2023
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (pico)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 284M, CVMEM - 1691M, PVMEM - 1870M, PRSS - 284M)
Report 'report_path_group': Path Group
Generated on Wed Jan 4 02:17:13 2023
  
-----------------------------------------------------------------------------------------------------------
|                                        PATH GROUPS (HOLD) (pico)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 284M, CVMEM - 1691M, PVMEM - 1870M, PRSS - 284M)
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 284M, CVMEM - 1691M, PVMEM - 1870M, PRSS - 284M)
-----------------------------------------------------------------------
|       MCMM variability report for design 'float_mult' (pico)        |
|-----------------------+-----+-----+---------+------+------+---------|
|                       | WNS | TNS | #Endpts | WHS  | THS  | #Endpts | 
|-----------------------+-----+-----+---------+------+------+---------|
| new_mode (corner_0_0) | --- | 0.0 | 0       | -ne- | -ne- | -ne-    | 
-----------------------------------------------------------------------


"-ne-" : Not Enabled
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
----------------------
|       | WNS | TWNS | 
|-------+-----+------|
| late  | 0.0 | 0.0  | 
|-------+-----+------|
| early | 0.0 | 0.0  | 
----------------------


RRT info: SI-TNS reduction from 0.0 to 0.0

RRT info: Stage 'si' completed successfully
RRT info: User event handler 'after si' completed successfully
RRT info: Start stage 'drc'
RRT info: User event handler 'before drc' completed successfully
error CONFIG3: Parameter with name 'drc_accept' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'drc_pa' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'drc_fix_sadp' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'drc_effort' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'drc_run_limit' was not found in config 'route_timing'.
RRT debug: Executing 'route_final '
info UI30: performing final routing on partition float_mult (started at Wed Jan 4 02:17:13 2023)
Start Final Routing in full DRC mode on 1 cpus

Routing Cell Library initialization ...
 core  lib cells:   26 with     56 unique orients.
 partition cells:    1 with      1 unique orients.
Done in 0.0 (0.0 CPU) seconds, used 0 MB

--------------------------------
| Technology property | metal8 | 
|---------------------+--------|
| Partition property  | metal8 | 
|---------------------+--------|
| Actual max layer    | metal8 | 
--------------------------------


-----------------------------------
|         Nets statistics         |
|-------------------+------+------|
|                   | Nets | Pins | 
|-------------------+------+------|
| Total (partition) | 3013 | 9985 | 
|-------------------+------+------|
| To be routed :    | 3011 | 9985 | 
|-------------------+------+------|
|   - signal        | 3011 | 9985 | 
|-------------------+------+------|
|   - tieoff        | 0    | 0    | 
|-------------------+------+------|
| To be skipped :   | 2    | 0    | 
|-------------------+------+------|
|   - less 2 pins   | 2    | 0    | 
-----------------------------------


--------------------------------
|    Signal nets statistics    |
|-----------------------+------|
|                       | Nets | 
|-----------------------+------|
| Routing :             |      | 
|-----------------------+------|
|   - with detail wires | 3011 | 
--------------------------------


Check opens ...
Total opens=0 (nets=0)

Check routing ...
---------
| Value | 
---------


Initialization finished
Cpu time: 00:00:02, Elapsed time: 00:00:06, Memory: 1.7G


Check violations (1 windows)...
Total viols=0
Cpu time: 00:00:01, Elapsed time: 00:00:03, Memory: 1.7G


Check violations (1 windows)...
Total viols=0
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.7G

Routing windows accepted: 0 rejected: 0
Finish Final Routing ...
info UI33: performed final routing for 9 sec (CPU time: 3 sec; MEM: RSS - 302M, CVMEM - 1691M, PVMEM - 1870M, PRSS - 302M)
info DRC201: Only violations caused by detail_route shapes are being checked.
DRC verification progress:
Processing metal1: 20% 50% 70% 100% 
Processing metal2: 30% 60% 100% 
Processing metal3: 20% 50% 70% 100% 
Processing metal4: 50% 100% 
Processing metal5: 50% 100% 
Processing metal6: 50% 100% 
Processing metal7: 100% 
Processing metal8: 100% 
Processing metal9: 100% 
Processing metal10: 100% 

Report 'tdro_drc': Report Drc
Generated on Wed Jan 4 02:17:24 2023
  
----------------------------------------------------------------------------------------------------------------------------
|                                                 DRC verification report                                                  |
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
|                       | TOTAL | metal1 | metal2 | metal3 | metal4 | metal5 | metal6 | metal7 | metal8 | metal9 | metal10 | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Grid                  | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Width                 | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Minimum samenet space | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Fat samenet space     | 0     | -      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Minimum diffnet space | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Fat diffnet space     | 0     | -      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Diffnet short         | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Prohibited routing    | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
|                       | TOTAL | CO     | via1   | via2   | via3   | via4   | via5   | via6   | via7   | via8   | via9    | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Grid                  | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Size                  | 0     | -      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Minimum space         | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
----------------------------------------------------------------------------------------------------------------------------


info UI33: performed DRC verification for 0 sec (CPU time: 0 sec; MEM: RSS - 304M, CVMEM - 1691M, PVMEM - 1870M, PRSS - 304M)

RRT info: Number of remaining shorts: 0
RRT info: Number of remaining DRCs  : 0

RRT info: Stage 'drc' completed successfully
RRT info: User event handler 'after drc' completed successfully
RRT info: Start stage 'iopt'
RRT info: User event handler 'before iopt' completed successfully
error CONFIG3: Parameter with name 'iopt_usq' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'iopt_wns_early_weight' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'iopt_wns_abs_tol' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'iopt_wns_zero' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'iopt_wns_max_iters' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'iopt_signoff' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'iopt_full_timing_update' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'iopt_wns_late_weight' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'iopt_wns_rel_tol' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'iopt_tns_first' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'iopt_soft_edge_spacing' was not found in config 'route_timing'.
RRT warning: Configured value 'dfm' for option 'dvia_mode' overrides previous 'timing'
error CONFIG3: Parameter with name 'dvia_clean_drc' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'dvia_pre_check' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'dvia_min_cost' was not found in config 'route_timing'.
RRT warning: User-specified value 'false' for option 'dvia_clean_drc' overrides previous 'true'
RRT debug: Executing 'replace_vias -pre_check true'
DFM via replacement progress:
Processing via1: 10% 20% 40% 50% 70% 80% 100% 
Processing via2: 20% 40% 60% 80% 100% 
Processing via3: 10% 20% 40% 50% 70% 80% 100% 
Processing via4: 20% 50% 70% 100% 
Processing via5: 20% 50% 70% 100% 
Processing via6: 20% 50% 70% 100% 
Processing via7: 50% 100% 

Full timing update

Report 'report_dfm_rvi': DFM via replacement report
Generated on Wed Jan 4 02:17:40 2023
  
---------------------------------------------------------------------------------------------------
|                                   DFM via replacement report                                    |
|-------------------+-------+-------+-------+-------+-------+-------+-------+-------+------+------|
|                   | Total | via1  | via2  | via3  | via4  | via5  | via6  | via7  | via8 | via9 | 
|-------------------+-------+-------+-------+-------+-------+-------+-------+-------+------+------|
| Checked vias      | 30966 | 10113 | 13100 | 4673  | 1774  | 555   | 419   | 332   | 0    | 0    | 
|-------------------+-------+-------+-------+-------+-------+-------+-------+-------+------+------|
| Replaced vias     | 26199 | 8142  | 11216 | 4238  | 1525  | 355   | 413   | 310   | 0    | 0    | 
|-------------------+-------+-------+-------+-------+-------+-------+-------+-------+------+------|
| Replaced vias (%) | 84.61 | 80.51 | 85.62 | 90.69 | 85.96 | 63.96 | 98.57 | 93.37 | 0.00 | 0.00 | 
---------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------------------------------
|                                        Via statistics in the design                                        |
|----------------------------+--------+-------+-------+-------+-------+-------+--------+-------+------+------|
|                            | TOTAL  | via1  | via2  | via3  | via4  | via5  | via6   | via7  | via8 | via9 | 
|----------------------------+--------+-------+-------+-------+-------+-------+--------+-------+------+------|
| Number of vias  (thousand) | 30.69  | 10.09 | 13.03 | 4.53  | 1.75  | 0.55  | 0.41   | 0.33  | 0.00 | 0.00 | 
|----------------------------+--------+-------+-------+-------+-------+-------+--------+-------+------+------|
| Vias (%)                   | 100.00 | 32.89 | 42.45 | 14.75 | 5.70  | 1.78  | 1.35   | 1.08  | 0.00 | 0.00 | 
|----------------------------+--------+-------+-------+-------+-------+-------+--------+-------+------+------|
| Single vias (%)            | 14.63  | 19.33 | 13.91 | 6.36  | 12.86 | 35.10 | 0.00   | 6.06  | 0    | 0    | 
|----------------------------+--------+-------+-------+-------+-------+-------+--------+-------+------+------|
| Double vias (%)            | 85.37  | 80.67 | 86.09 | 93.64 | 87.14 | 64.90 | 100.00 | 93.94 | 0    | 0    | 
|----------------------------+--------+-------+-------+-------+-------+-------+--------+-------+------+------|
| Multi vias (%)             | 0.00   | 0.00  | 0.00  | 0.00  | 0.00  | 0.00  | 0.00   | 0.00  | 0    | 0    | 
--------------------------------------------------------------------------------------------------------------


info UI33: performed Via replacement for 15 sec (CPU time: 7 sec; MEM: RSS - 305M, CVMEM - 1691M, PVMEM - 1870M, PRSS - 305M)
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Corner     | Enable | Setup  | Hold  | CRPR       | SI    | Power            | EM   | Voltage Drop | DRC        | Process                    | RC Temp | Scale Factor | 
|------------+--------+--------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| slow       | false  | pruned | false | setup_hold | none  | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+--------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| fast       | false  | false  | false | setup_hold | none  | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+--------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| corner_0_0 | true   | true   | true  | setup_hold | delay | leakage, dynamic | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------


info UI34: no objects were found for '*'
RRT info: Power effort is low. Enabling corner corner_0_0 for leakage and dynamic power.
info UI34: no objects were found for '*'
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Corner     | Enable | Setup  | Hold  | CRPR       | SI    | Power            | EM   | Voltage Drop | DRC        | Process                    | RC Temp | Scale Factor | 
|------------+--------+--------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| slow       | false  | pruned | false | setup_hold | none  | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+--------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| fast       | false  | false  | false | setup_hold | none  | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+--------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| corner_0_0 | true   | true   | true  | setup_hold | delay | leakage, dynamic | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------


info UI33: performed prune_mcmm_dominated_scenarios for 0 sec (CPU time: 0 sec; MEM: RSS - 284M, CVMEM - 1691M, PVMEM - 1870M, PRSS - 305M)
Report 'report_mcmm_scenarios': MCMM Scenarios
Generated on Wed Jan 4 02:17:40 2023
  
-------------------------
|    MCMM Scenarios     |
|------------+----------|
|            | new_mode | 
|------------+----------|
| corner_0_0 | B        | 
-------------------------


info UI33: performed report_mcmm_scenarios for 0 sec (CPU time: 0 sec; MEM: RSS - 284M, CVMEM - 1691M, PVMEM - 1870M, PRSS - 305M)
warning EXTR600: Extraction configuration 'include_vertical_parallel_coupling' value is changed from 'false' to 'true'.
Updating timing ...
info TA_CMDS6301: Limiting CPUs to available cores (Requested: 2, Available: 1).
info TA_CMDS6300: Running Multi-Core Timing Analysis using 1 CPUs.
info EXTR538: The corner corner_0_0 check passed!
info EXTR540: The extraction technology check passed!
info UI33: performed update timing for 13 sec (CPU time: 6 sec; MEM: RSS - 298M, CVMEM - 1691M, PVMEM - 1870M, PRSS - 305M)
Report 'report_path_group': Path Group
Generated on Wed Jan 4 02:17:54 2023
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (pico)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 298M, CVMEM - 1691M, PVMEM - 1870M, PRSS - 305M)
Report 'report_path_group': Path Group
Generated on Wed Jan 4 02:17:54 2023
  
-----------------------------------------------------------------------------------------------------------
|                                        PATH GROUPS (HOLD) (pico)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 298M, CVMEM - 1691M, PVMEM - 1870M, PRSS - 305M)
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 298M, CVMEM - 1691M, PVMEM - 1870M, PRSS - 305M)
---------------------------------------------------------------------
|      MCMM variability report for design 'float_mult' (pico)       |
|-----------------------+-----+-----+---------+-----+-----+---------|
|                       | WNS | TNS | #Endpts | WHS | THS | #Endpts | 
|-----------------------+-----+-----+---------+-----+-----+---------|
| new_mode (corner_0_0) | --- | 0.0 | 0       | --- | 0.0 | 0       | 
---------------------------------------------------------------------


"-ne-" : Not Enabled
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
----------------------
|       | WNS | TWNS | 
|-------+-----+------|
| late  | 0.0 | 0.0  | 
|-------+-----+------|
| early | 0.0 | 0.0  | 
----------------------


RRT info: Using '3' cells for USQ opt
warning CSDB45: Property 'is_original_fixed_registers' already created.
warning CSDB45: Property 'is_original_fixed_tree_elements' already created.

Setting all clock networks in partition(s) 'float_mult':
----------------------------------------------------------

Reading networks for clocks '*' ...

-----------------------------------------
|   Clock Tree Stats for clock(s) '*'   |
|-------------------------------+-------|
|                               | Count | 
|-------------------------------+-------|
| Total Clock Nets              | 0     | 
|-------------------------------+-------|
| Total Sequential cells        | 0     | 
|-------------------------------+-------|
| Tree Elements (Combinational) | 0     | 
|-------------------------------+-------|
| Tree Elements (Sequential)    | 0     | 
|-------------------------------+-------|
| Tree Elements (Clock Sources) | 0     | 
|-------------------------------+-------|
| Tree Elements (Total)         | 0     | 
-----------------------------------------


No Clock Gating elements found
No Leaf Flops found

No clock nets found

All Clock networks set for partition float_mult.

info CHK10: Checking placement...
info UI32: performing optimize in post_route mode  (started at Wed Jan 4 02:17:54 2023)
Report 'float_mult': Design Report
Generated on Wed Jan 4 02:17:54 2023
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 6     | 
| Constant Cells | 1     | 
| Spare Cells    | 0     | 
| Clock Cells    | 0     | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 2946  | 
| Unplaced Cells | 0     | 
--------------------------


  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 0     | 0          | 
| Inverters      | 321   | 10.89      | 
| Registers      | 96    | 3.25       | 
| Latches        | 0     | 0          | 
| Complex Cells  | 867   | 29.42      | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 2946  | 100        | 
---------------------------------------


  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 3743.95                | 52.83           | 
| Buffers, Inverters | 170.772                | 2.4             | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 7086.24                | 100             | 
-----------------------------------------------------------------


  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 3013  | 100        | 
| Orphaned        | 2     | 0.06       | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 623   | 20.67      | 
| 2 Fanouts       | 2086  | 69.23      | 
| 3-30 Fanouts    | 301   | 9.99       | 
| 30-127 Fanouts  | 1     | 0.03       | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------


Report 'gr_config': GR Config Report
Generated on Wed Jan 4 02:17:54 2023
  
----------------------------------------------------------
|                    GR Configuration                    |
|------------+----------+--------+-----------+-----------|
|            | Mode     | Tracks | Min Layer | Max Layer | 
|------------+----------+--------+-----------+-----------|
| float_mult | unfolded | 30     | 1         | 8         | 
----------------------------------------------------------


info OPT221: The optimizer only reports negative slack path groups (SETUP)
info OPT221: The optimizer only reports negative slack path groups (HOLD)
--------------------------------------------------
| Wiring       | Clock Coupling | Data  Coupling | 
|--------------+----------------+----------------|
| Global Route | Full           | Full           | 
|--------------+----------------+----------------|
| Detail Route | Actual Level 6 | Actual Level 6 | 
--------------------------------------------------


Cell Density Map Utilization - 64 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  | 0
30  | 0
35  |== 1
40  |== 1
45  |================================ 14
50  |======================================================================== 31
55  |======================================= 17
60  | 0
65  | 0
70  | 0
75  | 0
80  | 0
85  | 0
90  | 0
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%


info OPT1: Analyzing design float_mult.
info OPT24: optimize_max_util is set to 100% in partition float_mult (0 density boxes are currently over utilized: max=59.5982%).

WNS:0 TNS:0 TNDD:0.0 WHS:0 THS:0 THDD:0.0 SLEW:0 CAP:-3.8 LEAKAGE:0.087420 DYNAMIC:0.000000 AREA:3743.95

info OPT5: Optimizing objective MAX_CAP.
WNS:0 TNS:0 TNDD:0.0 WHS:0 THS:0 THDD:0.0 SLEW:0 CAP:-3.8 LEAKAGE:0.087420 DYNAMIC:0.000000 AREA:3743.95
info OPT2: Pass 1 optimization.
WNS:0 TNS:0 TNDD:0.0 WHS:0 THS:0 THDD:0.0 SLEW:0 CAP:0.0 LEAKAGE:0.087564 DYNAMIC:0.000000 CLOCK_AREA:0 AREA:3746.08

info OPT3: 4 nets evaluated, 4 optimized in this pass.
info OPT6: cpu [0h:0m:2s] memory [1g:667m:216k]
info OPT4: Total 4 nets evaluated, 4 optimized.
info OPT24: optimize_max_util is set to 100% in partition float_mult (0 density boxes are currently over utilized: max=59.5982%).

info OPT6: cpu [0h:0m:2s] memory [1g:667m:216k]
info OPT225: Completed optimization in postroute mode with MAX CAP objective and MAX CAP step in 7 sec (CPU time: 2 sec; MEM: RSS - 300M, CVMEM - 1691M, PVMEM - 1870M)
WNS:0 TNS:0 TNDD:0.0 WHS:0 THS:0 THDD:0.0 SLEW:0 CAP:0.0 LEAKAGE:0.087564 DYNAMIC:0.000000 CLOCK_AREA:0 AREA:3746.08

info OPT24: optimize_max_util is set to 100% in partition float_mult (0 density boxes are currently over utilized: max=59.5982%).

info DUM207: optimize: re-initialized cell-density map for partition float_mult old bin-size 8x8 rows new bin-size 8x8 rows.
info DUM204: optimize: re-initialized cell-density map for partition float_mult old max-util 100 new max-util 100.
Report 'float_mult': Design Report
Generated on Wed Jan 4 02:18:01 2023
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 6     | 
| Constant Cells | 1     | 
| Spare Cells    | 0     | 
| Clock Cells    | 0     | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 2946  | 
| Unplaced Cells | 0     | 
--------------------------


  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 0     | 0          | 
| Inverters      | 321   | 10.89      | 
| Registers      | 96    | 3.25       | 
| Latches        | 0     | 0          | 
| Complex Cells  | 867   | 29.42      | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 2946  | 100        | 
---------------------------------------


  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 3746.08                | 52.86           | 
| Buffers, Inverters | 170.772                | 2.4             | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 7086.24                | 100             | 
-----------------------------------------------------------------


  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 3013  | 100        | 
| Orphaned        | 2     | 0.06       | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 623   | 20.67      | 
| 2 Fanouts       | 2086  | 69.23      | 
| 3-30 Fanouts    | 301   | 9.99       | 
| 30-127 Fanouts  | 1     | 0.03       | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------


info OPT221: The optimizer only reports negative slack path groups (SETUP)
info OPT221: The optimizer only reports negative slack path groups (HOLD)
Cell Density Map Utilization - 64 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  | 0
30  | 0
35  |== 1
40  |== 1
45  |================================ 14
50  |======================================================================== 31
55  |======================================= 17
60  | 0
65  | 0
70  | 0
75  | 0
80  | 0
85  | 0
90  | 0
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%

warning UI160: Clear all variables that may contain removed objects.
info UI33: performed optimize in post_route mode for 13 sec (CPU time: 3 sec; MEM: RSS - 298M, CVMEM - 1691M, PVMEM - 1870M, PRSS - 305M)
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 298M, CVMEM - 1691M, PVMEM - 1870M, PRSS - 305M)
error CONFIG3: Parameter with name 'hold_max_util' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'hold_mode' was not found in config 'route_timing'.
RRT warning: User-specified value 'white_space' for option 'hold_mode' overrides previous 'normal'
warning UI705: 'set_property -value' specified value was ignored.
info CHK10: Checking placement...
info UI32: performing optimize in post_route mode  (started at Wed Jan 4 02:18:09 2023)
Report 'float_mult': Design Report
Generated on Wed Jan 4 02:18:09 2023
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 6     | 
| Constant Cells | 1     | 
| Spare Cells    | 0     | 
| Clock Cells    | 0     | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 2946  | 
| Unplaced Cells | 0     | 
--------------------------


  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 0     | 0          | 
| Inverters      | 321   | 10.89      | 
| Registers      | 96    | 3.25       | 
| Latches        | 0     | 0          | 
| Complex Cells  | 867   | 29.42      | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 2946  | 100        | 
---------------------------------------


  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 3746.08                | 52.86           | 
| Buffers, Inverters | 170.772                | 2.4             | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 7086.24                | 100             | 
-----------------------------------------------------------------


  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 3013  | 100        | 
| Orphaned        | 2     | 0.06       | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 623   | 20.67      | 
| 2 Fanouts       | 2086  | 69.23      | 
| 3-30 Fanouts    | 301   | 9.99       | 
| 30-127 Fanouts  | 1     | 0.03       | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------


Report 'gr_config': GR Config Report
Generated on Wed Jan 4 02:18:09 2023
  
----------------------------------------------------------
|                    GR Configuration                    |
|------------+----------+--------+-----------+-----------|
|            | Mode     | Tracks | Min Layer | Max Layer | 
|------------+----------+--------+-----------+-----------|
| float_mult | unfolded | 30     | 1         | 8         | 
----------------------------------------------------------


info OPT221: The optimizer only reports negative slack path groups (SETUP)
info OPT221: The optimizer only reports negative slack path groups (HOLD)
--------------------------------------------------
| Wiring       | Clock Coupling | Data  Coupling | 
|--------------+----------------+----------------|
| Global Route | Full           | Full           | 
|--------------+----------------+----------------|
| Detail Route | Actual Level 6 | Actual Level 6 | 
--------------------------------------------------


Cell Density Map Utilization - 64 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  | 0
30  | 0
35  |== 1
40  |== 1
45  |================================ 14
50  |======================================================================== 31
55  |======================================= 17
60  | 0
65  | 0
70  | 0
75  | 0
80  | 0
85  | 0
90  | 0
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%


info OPT1: Analyzing design float_mult.
info OPT24: optimize_max_util is set to 100% in partition float_mult (0 density boxes are currently over utilized: max=59.5982%).

WNS:0 TNS:0 TNDD:0.0 WHS:0 THS:0 THDD:0.0 SLEW:0 CAP:0.0 LEAKAGE:0.087564 DYNAMIC:0.000000 AREA:3746.08

WNS:0 TNS:0 TNDD:0.0 WHS:0 THS:0 THDD:0.0 SLEW:0 CAP:0.0 LEAKAGE:0.087564 DYNAMIC:0.000000 AREA:3746.08

info OPT24: optimize_max_util is set to 100% in partition float_mult (0 density boxes are currently over utilized: max=59.5982%).

info DUM207: optimize: re-initialized cell-density map for partition float_mult old bin-size 8x8 rows new bin-size 8x8 rows.
info DUM204: optimize: re-initialized cell-density map for partition float_mult old max-util 100 new max-util 100.
Report 'float_mult': Design Report
Generated on Wed Jan 4 02:18:09 2023
  
--------------------------
|  Hierarchy Statistics  |
|----------------+-------|
|                | Count | 
|----------------+-------|
| Hier Cells     | 6     | 
| Constant Cells | 1     | 
| Spare Cells    | 0     | 
| Clock Cells    | 0     | 
| Scan Cells     | N/A   | 
| Leaf Cells     | 2946  | 
| Unplaced Cells | 0     | 
--------------------------


  
---------------------------------------
|        Leaf Cells Statistics        |
|----------------+-------+------------|
|                | Count | Percentage | 
|----------------+-------+------------|
| Buffers        | 0     | 0          | 
| Inverters      | 321   | 10.89      | 
| Registers      | 96    | 3.25       | 
| Latches        | 0     | 0          | 
| Complex Cells  | 867   | 29.42      | 
| Filler Cells   | 0     | 0          | 
| Physical Cells | 0     | 0          | 
| Logical Cells  | 2946  | 100        | 
---------------------------------------


  
-----------------------------------------------------------------
|                   Placement Area Statistics                   |
|--------------------+------------------------+-----------------|
|                    | Area (sq-micro (e-12)) | Utilization (%) | 
|--------------------+------------------------+-----------------|
| Standard Cells     | 3746.08                | 52.86           | 
| Buffers, Inverters | 170.772                | 2.4             | 
| Filler Cells       | 0                      | 0               | 
| Physical Cells     | 0                      | 0               | 
| Placeable Row Area | 7086.24                | 100             | 
-----------------------------------------------------------------


  
----------------------------------------
|         Flat Nets Statistics         |
|-----------------+-------+------------|
|                 | Count | Percentage | 
|-----------------+-------+------------|
| All             | 3013  | 100        | 
| Orphaned        | 2     | 0.06       | 
| Multi Driver    | 0     | 0          | 
| 1 Fanout        | 623   | 20.67      | 
| 2 Fanouts       | 2086  | 69.23      | 
| 3-30 Fanouts    | 301   | 9.99       | 
| 30-127 Fanouts  | 1     | 0.03       | 
| 128-500 Fanouts | 0     | 0          | 
| > 500 Fanouts   | 0     | 0          | 
----------------------------------------


info OPT221: The optimizer only reports negative slack path groups (SETUP)
info OPT221: The optimizer only reports negative slack path groups (HOLD)
Cell Density Map Utilization - 64 objects 
    --- get_objects -type cell_density_rect -of [get_objects cell_density_ma --->
25  | 0
30  | 0
35  |== 1
40  |== 1
45  |================================ 14
50  |======================================================================== 31
55  |======================================= 17
60  | 0
65  | 0
70  | 0
75  | 0
80  | 0
85  | 0
90  | 0
95  | 0
100 | 0
105 | 0
110 | 0
115 | 0
120 | 0
125 | 0
130 | 0
135 | 0
140 | 0
145 | 0
150 |
    V      get_property -name utilization -object %object%

warning UI160: Clear all variables that may contain removed objects.
info UI33: performed optimize in post_route mode for 0 sec (CPU time: 0 sec; MEM: RSS - 298M, CVMEM - 1691M, PVMEM - 1870M, PRSS - 305M)
warning UI705: 'set_property -value' specified value was ignored.
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 298M, CVMEM - 1691M, PVMEM - 1870M, PRSS - 305M)
info CHK10: Checking placement...
info UI30: performing detailed placement on partition float_mult (started at Wed Jan 4 02:18:09 2023)
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|                                                                   Non-default Parameter Values for 'config_place_detail'                                                                   |
|----------------------------------+---------------------------------------------------------------+-----------+--------------------------------------------------------------+--------------|
| Name                             | Description                                                   | Value     | Default                                                      | User Defined | 
|----------------------------------+---------------------------------------------------------------+-----------+--------------------------------------------------------------+--------------|
| incremental_steps*               | place_detail to do mask swapping if specified, and/or honor   | mask_swap | mask_swap fix_soft_edge_spacing fix_soft_edge_spacing_even_i | true         | 
|                                  | incrementally soft edge spacing constraints on an already     |           | f_hard_constraints_are_not_met                               |              | 
|                                  | legal placement, specify one or more of (mask_swap fix_soft_  |           |                                                              |              | 
|                                  | edge_spacing fix_soft_edge_spacing_even_if_hard_constraints_  |           |                                                              |              | 
|                                  | are_not_met)                                                  |           |                                                              |              | 
|----------------------------------+---------------------------------------------------------------+-----------+--------------------------------------------------------------+--------------|
| optimize_displacement_threshold* | This option is only used when optimize_for option is set to   | 0         | 40                                                           | true         | 
|                                  | DISP. The swapping to improve displacement process is invoked |           |                                                              |              | 
|                                  | if and only if the maximum displacement after legalization is |           |                                                              |              | 
|                                  | more than or equal the specified threshold. The unit is row   |           |                                                              |              | 
|                                  | height.                                                       |           |                                                              |              | 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------


incremental_steps optimize_displacement_threshold
List has 2 elements
info Found 2946 movable and 0 fixed cells in partition float_mult
info DP107: Legalizer for site FreePDK45_38x28_10R_NP_162NW_34O, has 60 cut rows, with average utilization 52.8641%, utilization with cell bloats 52.8641%.
info DP116: Legalizer has initial 0 illegal movable cells and 0 illegal fixed cells.
info DP113: Finished legalization after 0 iterations, all movable and fixed cells are legal.
info DP111: Legalization summary: total movable cells: 2946, cells moved: 0, total movement: 0, max movement: 0, average movement: 0.
------------------------------------------------------------------------------------------------
|                                     Legalization Summary                                     |
|---------------------+-------------+------------------------+--------------+------------------|
| Total Movable Cells | Cells Moved | Total Movement in Rows | Max Movement | Average Movement | 
|---------------------+-------------+------------------------+--------------+------------------|
| 2946                | 0           | 0                      | 0            | 0                | 
------------------------------------------------------------------------------------------------


info DUM207: place_detail: re-initialized cell-density map for partition float_mult old bin-size 8x8 rows new bin-size 8x8 rows.
info DUM203: place_detail: created cell-density map for partition float_mult with max-util 100 and bin-size 8x8 rows.
info UI33: performed detailed placement for 0 sec (CPU time: 0 sec; MEM: RSS - 298M, CVMEM - 1691M, PVMEM - 1870M, PRSS - 305M)
warning CSDB45: Property 'is_original_fixed_registers' already created.
warning CSDB45: Property 'is_original_fixed_tree_elements' already created.

Setting all clock networks in partition(s) 'float_mult':
----------------------------------------------------------

Reading networks for clocks '*' ...

-----------------------------------------
|   Clock Tree Stats for clock(s) '*'   |
|-------------------------------+-------|
|                               | Count | 
|-------------------------------+-------|
| Total Clock Nets              | 0     | 
|-------------------------------+-------|
| Total Sequential cells        | 0     | 
|-------------------------------+-------|
| Tree Elements (Combinational) | 0     | 
|-------------------------------+-------|
| Tree Elements (Sequential)    | 0     | 
|-------------------------------+-------|
| Tree Elements (Clock Sources) | 0     | 
|-------------------------------+-------|
| Tree Elements (Total)         | 0     | 
-----------------------------------------


No Clock Gating elements found
No Leaf Flops found

No clock nets found

All Clock networks set for partition float_mult.

info CHK10: Checking placement...
info Found 2946 movable and 0 fixed cells in partition float_mult
info DP136: Found 0 moveable cells and 0 fixed cells to be illegal.
Checking boundary overlap with partition: float_mult; Nmacros=0; overlaps=0 : fpan/mcplace/mcpController.cpp@3946
info Report for partition float_mult:
--------------------------------------------------------------------------------------------------------------
|                                              Placement Errors                                              |
|------------------------+-------+--------+------------------------------------------------------------------|
| Name                   | Count | Status | Description                                                      | 
|------------------------+-------+--------+------------------------------------------------------------------|
| not_placed             | 0     | Passed | Cell is not placed                                               | 
|------------------------+-------+--------+------------------------------------------------------------------|
| macro_not_fixed        | 0     | Passed | Macro cell is not fixed                                          | 
|------------------------+-------+--------+------------------------------------------------------------------|
| cannot_be_legalized    | 0     | Passed | Cell can't be legalized                                          | 
|------------------------+-------+--------+------------------------------------------------------------------|
| outside_region         | 0     | Passed | Cell is placed outside of its hard region or inside a prohibited | 
|                        |       |        | hard region                                                      | 
|------------------------+-------+--------+------------------------------------------------------------------|
| outside_partition      | 0     | Passed | Cell is placed outside partition                                 | 
|------------------------+-------+--------+------------------------------------------------------------------|
| close_to_boundary      | 0     | Passed | Cell is close to partition boundary                              | 
|------------------------+-------+--------+------------------------------------------------------------------|
| close_to_macro         | 0     | Passed | Cell is close to macro blockages                                 | 
|------------------------+-------+--------+------------------------------------------------------------------|
| macro_overlap          | 0     | Passed | Macros are overlapping each other                                | 
|------------------------+-------+--------+------------------------------------------------------------------|
| macro_boundary_overlap | 0     | Passed | Macros are overlapping boundary                                  | 
--------------------------------------------------------------------------------------------------------------


info UI33: performed placement checks for 0 sec (CPU time: 0 sec; MEM: RSS - 299M, CVMEM - 1691M, PVMEM - 1870M, PRSS - 305M)
LVS verification progress:
Preparing nets ...
Processing nets: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% 

info Set 'max_open' and 'total_open' attributes for '8' open nets

Report 'report_lvs': Detail Routing LVS Report
Generated on Wed Jan 4 02:18:10 2023
  
----------------------------------------------------------------------------------------------
|                           LVS detail routing verification report                           |
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
|                   | Total nets | Open nets | Open | Float | Tail | Loop | Pillar | Warning | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Signal nets       | 3011       | 8         | 10   | 0     | 0    | 0    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Logic nets        | 2          | 0         | 0    | 0     | 0    | 0    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Shield nets       | 0          | 0         | 0    | 0     | 0    | 0    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Power/Ground nets | -          | -         | -    | -     | -    | -    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| DontRoute nets    | 0          | 0         | 0    | 0     | 0    | 0    | -      | -       | 
----------------------------------------------------------------------------------------------


  
--------------------------------------------------------------------------------------
|                    LVS open distance distribution (nanometers)                     |
|--------+---------------+-------+-------+-------+--------+--------+--------+--------|
|        | Total: 975.00 | 0.00  | 25.50 | 76.50 | 102.00 | 127.50 | 178.50 | 255.00 | 
|--------+---------------+-------+-------+-------+--------+--------+--------+--------|
| % open | 100           | 10.00 | 10.00 | 20.00 | 20.00  | 10.00  | 20.00  | 10.00  | 
|--------+---------------+-------+-------+-------+--------+--------+--------+--------|
| # open | 10            | 1     | 1     | 2     | 2      | 1      | 2      | 1      | 
--------------------------------------------------------------------------------------


info UI33: performed LVS verification for 0 sec (CPU time: 0 sec; MEM: RSS - 299M, CVMEM - 1691M, PVMEM - 1870M, PRSS - 305M)
LVS cleaning progress:
Preparing nets ...
Processing nets: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% 

Report 'report_lvs': Detail Routing LVS Report
Generated on Wed Jan 4 02:18:10 2023
  
----------------------------------------------------------------------------------------------
|                           LVS detail routing verification report                           |
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
|                   | Total nets | Open nets | Open | Float | Tail | Loop | Pillar | Warning | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Signal nets       | 3011       | -         | -    | 0     | 0    | -    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Logic nets        | 2          | -         | -    | 0     | 0    | -    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Shield nets       | 0          | -         | -    | 0     | 0    | -    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Power/Ground nets | -          | -         | -    | -     | -    | -    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| DontRoute nets    | 0          | -         | -    | 0     | 0    | -    | -      | -       | 
----------------------------------------------------------------------------------------------


info UI33: performed LVS cleaning for 0 sec (CPU time: 0 sec; MEM: RSS - 299M, CVMEM - 1691M, PVMEM - 1870M, PRSS - 305M)
LVS verification progress:
Preparing nets ...
Processing nets: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% 

info Set 'max_open' and 'total_open' attributes for '8' open nets

Report 'report_lvs': Detail Routing LVS Report
Generated on Wed Jan 4 02:18:10 2023
  
----------------------------------------------------------------------------------------------
|                           LVS detail routing verification report                           |
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
|                   | Total nets | Open nets | Open | Float | Tail | Loop | Pillar | Warning | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Signal nets       | 3011       | 8         | 10   | 0     | 0    | 0    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Logic nets        | 2          | 0         | 0    | 0     | 0    | 0    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Shield nets       | 0          | 0         | 0    | 0     | 0    | 0    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Power/Ground nets | -          | -         | -    | -     | -    | -    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| DontRoute nets    | 0          | 0         | 0    | 0     | 0    | 0    | -      | -       | 
----------------------------------------------------------------------------------------------


  
--------------------------------------------------------------------------------------
|                    LVS open distance distribution (nanometers)                     |
|--------+---------------+-------+-------+-------+--------+--------+--------+--------|
|        | Total: 975.00 | 0.00  | 25.50 | 76.50 | 102.00 | 127.50 | 178.50 | 255.00 | 
|--------+---------------+-------+-------+-------+--------+--------+--------+--------|
| % open | 100           | 10.00 | 10.00 | 20.00 | 20.00  | 10.00  | 20.00  | 10.00  | 
|--------+---------------+-------+-------+-------+--------+--------+--------+--------|
| # open | 10            | 1     | 1     | 2     | 2      | 1      | 2      | 1      | 
--------------------------------------------------------------------------------------


info UI33: performed LVS verification for 0 sec (CPU time: 0 sec; MEM: RSS - 299M, CVMEM - 1691M, PVMEM - 1870M, PRSS - 305M)
info UI30: performing final routing on partition float_mult (started at Wed Jan 4 02:18:10 2023)
Start Final Routing in simple DRC mode on 1 cpus
Non default settings:
  Execute from 1 till 3 Runs

Routing Cell Library initialization ...
 core  lib cells:   26 with    104 unique orients.
 partition cells:    1 with      1 unique orients.
Done in 0.0 (0.0 CPU) seconds, used 0 MB

--------------------------------
| Technology property | metal8 | 
|---------------------+--------|
| Partition property  | metal8 | 
|---------------------+--------|
| Actual max layer    | metal8 | 
--------------------------------


-----------------------------------
|         Nets statistics         |
|-------------------+------+------|
|                   | Nets | Pins | 
|-------------------+------+------|
| Total (partition) | 3013 | 9985 | 
|-------------------+------+------|
| To be routed :    | 3011 | 9985 | 
|-------------------+------+------|
|   - signal        | 3011 | 9985 | 
|-------------------+------+------|
|   - tieoff        | 0    | 0    | 
|-------------------+------+------|
| To be skipped :   | 2    | 0    | 
|-------------------+------+------|
|   - less 2 pins   | 2    | 0    | 
-----------------------------------


--------------------------------
|    Signal nets statistics    |
|-----------------------+------|
|                       | Nets | 
|-----------------------+------|
| Routing :             |      | 
|-----------------------+------|
|   - with detail wires | 3011 | 
--------------------------------


warning Iteration through nets takes unexpected long time.
Expect long time of execution.
Check opens ...
Longest open in net 'clk' of length=4100
Total opens=10 (nets=8)

Check routing ...
--------------------------------
|                      | Value | 
|----------------------+-------|
| Removed bad contacts | 21    | 
--------------------------------


Check opens ...
Longest open in net 'clk' of length=3900
Total opens=11 (nets=9)

Initialization finished
Cpu time: 00:00:00, Elapsed time: 00:00:01, Memory: 1.7G


Check violations (1 windows)...
Total viols=1
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.7G

Run(1) 'Objective: fix opens' O_I_1(1,1)_M12_SA_RH_C00  ...
complete (4/4): opens (11->0), viols (1->0)
Result=end(begin): opens=0(11), viols=0(1)
Cpu time: 00:00:01, Elapsed time: 00:00:01, Memory: 1.7G

Check routing ...
Routing windows accepted: 4 rejected: 0
Finish Final Routing ...

Changed nets: 10 (0%)
Saving routing in 'eco' mode ...

Number of touched nets: 10
Number of changed nets: 10

0 nets (0 clocks) have got their timing invalidated
info UI33: performed final routing for 2 sec (CPU time: 1 sec; MEM: RSS - 303M, CVMEM - 1691M, PVMEM - 1870M, PRSS - 305M)
LVS cleaning progress:
Preparing nets ...
Processing nets: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% 

Report 'report_lvs': Detail Routing LVS Report
Generated on Wed Jan 4 02:18:13 2023
  
----------------------------------------------------------------------------------------------
|                           LVS detail routing verification report                           |
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
|                   | Total nets | Open nets | Open | Float | Tail | Loop | Pillar | Warning | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Signal nets       | 3011       | -         | -    | 0     | 0    | -    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Logic nets        | 2          | -         | -    | 0     | 0    | -    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Shield nets       | 0          | -         | -    | 0     | 0    | -    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Power/Ground nets | -          | -         | -    | -     | -    | -    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| DontRoute nets    | 0          | -         | -    | 0     | 0    | -    | -      | -       | 
----------------------------------------------------------------------------------------------


info UI33: performed LVS cleaning for 0 sec (CPU time: 0 sec; MEM: RSS - 303M, CVMEM - 1691M, PVMEM - 1870M, PRSS - 305M)
info UI30: performing final routing on partition float_mult (started at Wed Jan 4 02:18:13 2023)
Start Final Routing in simple DRC mode on 1 cpus
  with 'number' acceptance 
Non default settings:
  Execute from 1 till 7 Runs

Routing Cell Library initialization ...
 core  lib cells:   26 with     56 unique orients.
 partition cells:    1 with      1 unique orients.
Done in 0.0 (0.0 CPU) seconds, used 0 MB

--------------------------------
| Technology property | metal8 | 
|---------------------+--------|
| Partition property  | metal8 | 
|---------------------+--------|
| Actual max layer    | metal8 | 
--------------------------------


-----------------------------------
|         Nets statistics         |
|-------------------+------+------|
|                   | Nets | Pins | 
|-------------------+------+------|
| Total (partition) | 3013 | 9985 | 
|-------------------+------+------|
| To be routed :    | 3011 | 9985 | 
|-------------------+------+------|
|   - signal        | 3011 | 9985 | 
|-------------------+------+------|
|   - tieoff        | 0    | 0    | 
|-------------------+------+------|
| To be skipped :   | 2    | 0    | 
|-------------------+------+------|
|   - less 2 pins   | 2    | 0    | 
-----------------------------------


--------------------------------
|    Signal nets statistics    |
|-----------------------+------|
|                       | Nets | 
|-----------------------+------|
| Routing :             |      | 
|-----------------------+------|
|   - with detail wires | 3011 | 
--------------------------------


Check opens ...
Total opens=0 (nets=0)

Check routing ...
---------
| Value | 
---------


Initialization finished
Cpu time: 00:00:00, Elapsed time: 00:00:01, Memory: 1.7G


Check violations (1 windows)...
Total viols=0
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.7G

Routing windows accepted: 0 rejected: 0
Finish Final Routing ...
info UI33: performed final routing for 1 sec (CPU time: 0 sec; MEM: RSS - 303M, CVMEM - 1691M, PVMEM - 1870M, PRSS - 305M)
LVS verification progress:
Preparing nets ...
Processing nets: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% 

Report 'report_lvs': Detail Routing LVS Report
Generated on Wed Jan 4 02:18:15 2023
  
----------------------------------------------------------------------------------------------
|                           LVS detail routing verification report                           |
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
|                   | Total nets | Open nets | Open | Float | Tail | Loop | Pillar | Warning | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Signal nets       | 3011       | 0         | 0    | 0     | 0    | 0    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Logic nets        | 2          | 0         | 0    | 0     | 0    | 0    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Shield nets       | 0          | 0         | 0    | 0     | 0    | 0    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| Power/Ground nets | -          | -         | -    | -     | -    | -    | -      | -       | 
|-------------------+------------+-----------+------+-------+------+------+--------+---------|
| DontRoute nets    | 0          | 0         | 0    | 0     | 0    | 0    | -      | -       | 
----------------------------------------------------------------------------------------------


info UI33: performed LVS verification for 0 sec (CPU time: 0 sec; MEM: RSS - 303M, CVMEM - 1691M, PVMEM - 1870M, PRSS - 305M)
Updating timing ...
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 303M, CVMEM - 1691M, PVMEM - 1870M, PRSS - 305M)
Report 'report_path_group': Path Group
Generated on Wed Jan 4 02:18:15 2023
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (pico)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 303M, CVMEM - 1691M, PVMEM - 1870M, PRSS - 305M)
Report 'report_path_group': Path Group
Generated on Wed Jan 4 02:18:15 2023
  
-----------------------------------------------------------------------------------------------------------
|                                        PATH GROUPS (HOLD) (pico)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 303M, CVMEM - 1691M, PVMEM - 1870M, PRSS - 305M)
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 303M, CVMEM - 1691M, PVMEM - 1870M, PRSS - 305M)
---------------------------------------------------------------------
|      MCMM variability report for design 'float_mult' (pico)       |
|-----------------------+-----+-----+---------+-----+-----+---------|
|                       | WNS | TNS | #Endpts | WHS | THS | #Endpts | 
|-----------------------+-----+-----+---------+-----+-----+---------|
| new_mode (corner_0_0) | --- | 0.0 | 0       | --- | 0.0 | 0       | 
---------------------------------------------------------------------


"-ne-" : Not Enabled
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
----------------------
|       | WNS | TWNS | 
|-------+-----+------|
| late  | 0.0 | 0.0  | 
|-------+-----+------|
| early | 0.0 | 0.0  | 
----------------------



info 'twns' objective check is passed.
Start Final Routing in SI improvement mode on 1 cpus
Non default settings:
  Plength threshold: 0
  Skip correction

Routing Cell Library initialization ...
 core  lib cells:   26 with     56 unique orients.
 partition cells:    1 with      1 unique orients.
Done in 0.0 (0.0 CPU) seconds, used 0 MB

--------------------------------
| Technology property | metal8 | 
|---------------------+--------|
| Partition property  | metal8 | 
|---------------------+--------|
| Actual max layer    | metal8 | 
--------------------------------


-----------------------------------
|         Nets statistics         |
|-------------------+------+------|
|                   | Nets | Pins | 
|-------------------+------+------|
| Total (partition) | 3013 | 9985 | 
|-------------------+------+------|
| To be routed :    | 3011 | 9985 | 
|-------------------+------+------|
|   - signal        | 3011 | 9985 | 
|-------------------+------+------|
| To be skipped :   | 2    | 0    | 
|-------------------+------+------|
|   - less 2 pins   | 2    | 0    | 
-----------------------------------


--------------------------------
|    Signal nets statistics    |
|-----------------------+------|
|                       | Nets | 
|-----------------------+------|
| Routing :             |      | 
|-----------------------+------|
|   - with detail wires | 3011 | 
--------------------------------


warning Iteration through nets takes unexpected long time.
Expect long time of execution.

Calculating isolation plength threshold for each net ...
Check opens ...
Total opens=0 (nets=0)

Running full-chip extraction...
info Full-chip area is (0 0 864500 868000)
info Using 1 cpu(s)
Creating density maps...
info metal1 layer density max: 0.323549 min: 0.000000 avg: 0.168585
info metal2 layer density max: 0.230742 min: 0.000000 avg: 0.107492
info metal3 layer density max: 0.337229 min: 0.000000 avg: 0.106721
info metal4 layer density max: 0.192445 min: 0.000000 avg: 0.063661
info metal5 layer density max: 0.321018 min: 0.000000 avg: 0.080087
info metal6 layer density max: 0.315543 min: 0.000000 avg: 0.187631
info metal7 layer density max: 0.099390 min: 0.000000 avg: 0.032602
info metal8 layer density max: 0.175184 min: 0.000000 avg: 0.051809
info metal9 layer density max: 0.000000 min: 0.000000 avg: 0.000000
info metal10 layer density max: 0.000000 min: 0.000000 avg: 0.000000
Density maps have been created successfully
Processing metal1: 20% 50% 70% 100% 
Processing metal2: 30% 60% 100% 
Processing metal3: 20% 50% 70% 100% 
Processing metal4: 50% 100% 
Processing metal5: 50% 100% 
Processing metal6: 50% 100% 
Processing metal7: 100% 
Processing metal8: 100% 
Processing metal9: 100% 
Processing metal10: 100% 
Updating library timing info...
Collecting library timing info: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Extracting wire resistances: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Collecting clock nets...
Collected 0 clock nets
Updating timing...
Collecting timing bottlenecks: 100%

'twns' has 0 victims

'twns' score is 0

Si Assist: total victims: 0
Si Assist: rejected victims: 0 aggressors: 0
Si Assist: rejected victims aggressive: 0 no aggressors: 0
Si Assist: victims detected: old: 0 current: 0 new: 0
Si Assist: total victims: 0 aggressors: 0
Initialization finished
Cpu time: 00:00:01, Elapsed time: 00:00:02, Memory: 1.7G


Check violations (1 windows)...
Total viols=0
Cpu time: 00:00:00, Elapsed time: 00:00:01, Memory: 1.7G

Routing windows accepted: 0 rejected: 0
Finish Final Routing ...
info UI33: performed SI repair routing for 2 sec (CPU time: 1 sec; MEM: RSS - 305M, CVMEM - 1691M, PVMEM - 1870M, PRSS - 305M)
error CONFIG3: Parameter with name 'drc_accept' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'drc_pa' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'drc_fix_sadp' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'drc_effort' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'drc_run_limit' was not found in config 'route_timing'.
RRT debug: Executing 'route_final '
info UI30: performing final routing on partition float_mult (started at Wed Jan 4 02:18:18 2023)
Start Final Routing in full DRC mode on 1 cpus

Routing Cell Library initialization ...
 core  lib cells:   26 with     56 unique orients.
 partition cells:    1 with      1 unique orients.
Done in 0.0 (0.0 CPU) seconds, used 0 MB

--------------------------------
| Technology property | metal8 | 
|---------------------+--------|
| Partition property  | metal8 | 
|---------------------+--------|
| Actual max layer    | metal8 | 
--------------------------------


-----------------------------------
|         Nets statistics         |
|-------------------+------+------|
|                   | Nets | Pins | 
|-------------------+------+------|
| Total (partition) | 3013 | 9985 | 
|-------------------+------+------|
| To be routed :    | 3011 | 9985 | 
|-------------------+------+------|
|   - signal        | 3011 | 9985 | 
|-------------------+------+------|
|   - tieoff        | 0    | 0    | 
|-------------------+------+------|
| To be skipped :   | 2    | 0    | 
|-------------------+------+------|
|   - less 2 pins   | 2    | 0    | 
-----------------------------------


--------------------------------
|    Signal nets statistics    |
|-----------------------+------|
|                       | Nets | 
|-----------------------+------|
| Routing :             |      | 
|-----------------------+------|
|   - with detail wires | 3011 | 
--------------------------------


Check opens ...
Total opens=0 (nets=0)

Check routing ...
---------
| Value | 
---------


Initialization finished
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.7G


Check violations (1 windows)...
Total viols=0
Cpu time: 00:00:01, Elapsed time: 00:00:02, Memory: 1.7G


Check violations (1 windows)...
Total viols=0
Cpu time: 00:00:00, Elapsed time: 00:00:01, Memory: 1.7G

Routing windows accepted: 0 rejected: 0
Finish Final Routing ...
info UI33: performed final routing for 2 sec (CPU time: 1 sec; MEM: RSS - 311M, CVMEM - 1691M, PVMEM - 1870M, PRSS - 311M)
info DRC201: Only violations caused by detail_route shapes are being checked.
DRC verification progress:
Processing metal1: 20% 50% 70% 100% 
Processing metal2: 30% 60% 100% 
Processing metal3: 20% 50% 70% 100% 
Processing metal4: 50% 100% 
Processing metal5: 50% 100% 
Processing metal6: 50% 100% 
Processing metal7: 100% 
Processing metal8: 100% 
Processing metal9: 100% 
Processing metal10: 100% 

Report 'tdro_drc': Report Drc
Generated on Wed Jan 4 02:18:22 2023
  
----------------------------------------------------------------------------------------------------------------------------
|                                                 DRC verification report                                                  |
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
|                       | TOTAL | metal1 | metal2 | metal3 | metal4 | metal5 | metal6 | metal7 | metal8 | metal9 | metal10 | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Grid                  | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Width                 | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Minimum samenet space | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Fat samenet space     | 0     | -      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Minimum diffnet space | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Fat diffnet space     | 0     | -      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Diffnet short         | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Prohibited routing    | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
|                       | TOTAL | CO     | via1   | via2   | via3   | via4   | via5   | via6   | via7   | via8   | via9    | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Grid                  | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Size                  | 0     | -      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Minimum space         | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
----------------------------------------------------------------------------------------------------------------------------


info UI33: performed DRC verification for 1 sec (CPU time: 0 sec; MEM: RSS - 311M, CVMEM - 1691M, PVMEM - 1870M, PRSS - 311M)

RRT info: Number of remaining shorts: 0
RRT info: Number of remaining DRCs  : 0

Updating timing ...
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 311M, CVMEM - 1691M, PVMEM - 1870M, PRSS - 311M)
Report 'report_path_group': Path Group
Generated on Wed Jan 4 02:18:22 2023
  
-----------------------------------------------------------------------------------------------------------
|                                       PATH GROUPS (SETUP) (pico)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 311M, CVMEM - 1691M, PVMEM - 1870M, PRSS - 311M)
Report 'report_path_group': Path Group
Generated on Wed Jan 4 02:18:22 2023
  
-----------------------------------------------------------------------------------------------------------
|                                        PATH GROUPS (HOLD) (pico)                                        |
|-----+--------+--------+-----------+-----------+---------------------+-----------------------+-----+-----|
| QOR | Weight | Margin | TNS Range | Endpoints | Violating Endpoints | Violating Endpoints % | WNS | TNS | 
-----------------------------------------------------------------------------------------------------------


info UI33: performed report_path_group for 0 sec (CPU time: 0 sec; MEM: RSS - 311M, CVMEM - 1691M, PVMEM - 1870M, PRSS - 311M)
info UI33: performed update timing for 0 sec (CPU time: 0 sec; MEM: RSS - 311M, CVMEM - 1691M, PVMEM - 1870M, PRSS - 311M)
---------------------------------------------------------------------
|      MCMM variability report for design 'float_mult' (pico)       |
|-----------------------+-----+-----+---------+-----+-----+---------|
|                       | WNS | TNS | #Endpts | WHS | THS | #Endpts | 
|-----------------------+-----+-----+---------+-----+-----+---------|
| new_mode (corner_0_0) | --- | 0.0 | 0       | --- | 0.0 | 0       | 
---------------------------------------------------------------------


"-ne-" : Not Enabled
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
info UI34: no objects were found for '*'
----------------------
|       | WNS | TWNS | 
|-------+-----+------|
| late  | 0.0 | 0.0  | 
|-------+-----+------|
| early | 0.0 | 0.0  | 
----------------------


--------------------------

No late violations left!

--------------------------
---------------------------

No early violations left!

---------------------------
RRT info: Stage 'iopt' completed successfully
RRT info: User event handler 'after iopt' completed successfully
RRT info: Start stage 'dvia'
RRT info: User event handler 'before dvia' completed successfully
RRT warning: Configured value 'dfm' for option 'dvia_mode' overrides previous 'timing'
error CONFIG3: Parameter with name 'dvia_clean_drc' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'dvia_pre_check' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'dvia_min_cost' was not found in config 'route_timing'.
RRT debug: Executing 'replace_vias -pre_check true'
DFM via replacement progress:
Processing via1: 10% 20% 40% 50% 70% 80% 100% 
Processing via2: 20% 40% 60% 80% 100% 
Processing via3: 10% 20% 40% 50% 70% 80% 100% 
Processing via4: 20% 50% 70% 100% 
Processing via5: 20% 50% 70% 100% 
Processing via6: 20% 50% 70% 100% 
Processing via7: 50% 100% 

Incremental timing update of 53 nets

Report 'report_dfm_rvi': DFM via replacement report
Generated on Wed Jan 4 02:18:32 2023
  
----------------------------------------------------------------------------------------------
|                                 DFM via replacement report                                 |
|-------------------+-------+-------+-------+------+------+------+------+------+------+------|
|                   | Total | via1  | via2  | via3 | via4 | via5 | via6 | via7 | via8 | via9 | 
|-------------------+-------+-------+-------+------+------+------+------+------+------+------|
| Checked vias      | 30967 | 10113 | 13103 | 4671 | 1774 | 555  | 419  | 332  | 0    | 0    | 
|-------------------+-------+-------+-------+------+------+------+------+------+------+------|
| Replaced vias     | 70    | 41    | 26    | 2    | 1    | 0    | 0    | 0    | 0    | 0    | 
|-------------------+-------+-------+-------+------+------+------+------+------+------+------|
| Replaced vias (%) | 0.23  | 0.41  | 0.20  | 0.04 | 0.06 | 0.00 | 0.00 | 0.00 | 0.00 | 0.00 | 
----------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------------------------------
|                                        Via statistics in the design                                        |
|----------------------------+--------+-------+-------+-------+-------+-------+--------+-------+------+------|
|                            | TOTAL  | via1  | via2  | via3  | via4  | via5  | via6   | via7  | via8 | via9 | 
|----------------------------+--------+-------+-------+-------+-------+-------+--------+-------+------+------|
| Number of vias  (thousand) | 30.69  | 10.09 | 13.03 | 4.52  | 1.75  | 0.55  | 0.41   | 0.33  | 0.00 | 0.00 | 
|----------------------------+--------+-------+-------+-------+-------+-------+--------+-------+------+------|
| Vias (%)                   | 100.00 | 32.89 | 42.46 | 14.74 | 5.70  | 1.78  | 1.35   | 1.08  | 0.00 | 0.00 | 
|----------------------------+--------+-------+-------+-------+-------+-------+--------+-------+------+------|
| Single vias (%)            | 14.47  | 19.00 | 13.80 | 6.34  | 12.86 | 35.10 | 0.00   | 6.06  | 0    | 0    | 
|----------------------------+--------+-------+-------+-------+-------+-------+--------+-------+------+------|
| Double vias (%)            | 85.53  | 81.00 | 86.20 | 93.66 | 87.14 | 64.90 | 100.00 | 93.94 | 0    | 0    | 
|----------------------------+--------+-------+-------+-------+-------+-------+--------+-------+------+------|
| Multi vias (%)             | 0.00   | 0.00  | 0.00  | 0.00  | 0.00  | 0.00  | 0.00   | 0.00  | 0    | 0    | 
--------------------------------------------------------------------------------------------------------------


info UI33: performed Via replacement for 9 sec (CPU time: 3 sec; MEM: RSS - 310M, CVMEM - 1691M, PVMEM - 1870M, PRSS - 311M)
error CONFIG3: Parameter with name 'drc_accept' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'drc_pa' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'drc_fix_sadp' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'drc_effort' was not found in config 'route_timing'.
error CONFIG3: Parameter with name 'drc_run_limit' was not found in config 'route_timing'.
RRT warning: User-specified value 'number_improved' for option 'drc_accept' overrides previous ''
RRT debug: Executing 'route_final -accept number_improved'
info UI30: performing final routing on partition float_mult (started at Wed Jan 4 02:18:32 2023)
Start Final Routing in full DRC mode on 1 cpus
  with 'number' acceptance 

Routing Cell Library initialization ...
 core  lib cells:   26 with     56 unique orients.
 partition cells:    1 with      1 unique orients.
Done in 0.0 (0.0 CPU) seconds, used 0 MB

--------------------------------
| Technology property | metal8 | 
|---------------------+--------|
| Partition property  | metal8 | 
|---------------------+--------|
| Actual max layer    | metal8 | 
--------------------------------


-----------------------------------
|         Nets statistics         |
|-------------------+------+------|
|                   | Nets | Pins | 
|-------------------+------+------|
| Total (partition) | 3013 | 9985 | 
|-------------------+------+------|
| To be routed :    | 3011 | 9985 | 
|-------------------+------+------|
|   - signal        | 3011 | 9985 | 
|-------------------+------+------|
|   - tieoff        | 0    | 0    | 
|-------------------+------+------|
| To be skipped :   | 2    | 0    | 
|-------------------+------+------|
|   - less 2 pins   | 2    | 0    | 
-----------------------------------


--------------------------------
|    Signal nets statistics    |
|-----------------------+------|
|                       | Nets | 
|-----------------------+------|
| Routing :             |      | 
|-----------------------+------|
|   - with detail wires | 3011 | 
--------------------------------


Check opens ...
Total opens=0 (nets=0)

Check routing ...
---------
| Value | 
---------


Initialization finished
Cpu time: 00:00:00, Elapsed time: 00:00:00, Memory: 1.7G


Check violations (1 windows)...
Total viols=0
Cpu time: 00:00:01, Elapsed time: 00:00:01, Memory: 1.7G


Check violations (1 windows)...
Total viols=0
Cpu time: 00:00:00, Elapsed time: 00:00:01, Memory: 1.7G

Routing windows accepted: 0 rejected: 0
Finish Final Routing ...
info UI33: performed final routing for 2 sec (CPU time: 1 sec; MEM: RSS - 312M, CVMEM - 1691M, PVMEM - 1870M, PRSS - 312M)
info DRC201: Only violations caused by detail_route shapes are being checked.
DRC verification progress:
Processing metal1: 20% 50% 70% 100% 
Processing metal2: 30% 60% 100% 
Processing metal3: 20% 50% 70% 100% 
Processing metal4: 50% 100% 
Processing metal5: 50% 100% 
Processing metal6: 50% 100% 
Processing metal7: 100% 
Processing metal8: 100% 
Processing metal9: 100% 
Processing metal10: 100% 

Report 'tdro_drc': Report Drc
Generated on Wed Jan 4 02:18:36 2023
  
----------------------------------------------------------------------------------------------------------------------------
|                                                 DRC verification report                                                  |
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
|                       | TOTAL | metal1 | metal2 | metal3 | metal4 | metal5 | metal6 | metal7 | metal8 | metal9 | metal10 | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Grid                  | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Width                 | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Minimum samenet space | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Fat samenet space     | 0     | -      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Minimum diffnet space | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Fat diffnet space     | 0     | -      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Diffnet short         | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Prohibited routing    | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
|                       | TOTAL | CO     | via1   | via2   | via3   | via4   | via5   | via6   | via7   | via8   | via9    | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Grid                  | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Size                  | 0     | -      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
|-----------------------+-------+--------+--------+--------+--------+--------+--------+--------+--------+--------+---------|
| Minimum space         | 0     | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0       | 
----------------------------------------------------------------------------------------------------------------------------


info UI33: performed DRC verification for 1 sec (CPU time: 0 sec; MEM: RSS - 312M, CVMEM - 1691M, PVMEM - 1870M, PRSS - 312M)

RRT info: Number of remaining shorts: 0
RRT info: Number of remaining DRCs  : 0

RRT info: Stage 'dvia' completed successfully
RRT info: User event handler 'after dvia' completed successfully
RRT info: Start stage 'dp'
RRT info: User event handler 'before dp' completed successfully
RRT info: Stage 'dp' skipped
RRT info: Start stage 'finish'
RRT info: User event handler 'before finish' completed successfully
------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Corner     | Enable | Setup | Hold  | CRPR       | SI    | Power            | EM   | Voltage Drop | DRC        | Process                    | RC Temp | Scale Factor | 
|------------+--------+-------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| slow       | false  | true  | false | setup_hold | none  | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+-------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| fast       | false  | false | false | setup_hold | none  | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+-------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| corner_0_0 | true   | true  | true  | setup_hold | delay | leakage, dynamic | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
------------------------------------------------------------------------------------------------------------------------------------------------------------------------


RRT info: Power effort is low. Enabling corner corner_0_0 for leakage and dynamic power.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Corner     | Enable | Setup | Hold  | CRPR       | SI    | Power            | EM   | Voltage Drop | DRC        | Process                    | RC Temp | Scale Factor | 
|------------+--------+-------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| slow       | false  | true  | false | setup_hold | none  | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+-------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| fast       | false  | false | false | setup_hold | none  | leakage          | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
|------------+--------+-------+-------+------------+-------+------------------+------+--------------+------------+----------------------------+---------+--------------|
| corner_0_0 | true   | true  | true  | setup_hold | delay | leakage, dynamic | none | none         | trans, cap | new_rcmaster_techFreePDK45 | 25      | 1            | 
------------------------------------------------------------------------------------------------------------------------------------------------------------------------


RRT info: Stage 'finish' completed successfully
RRT info: User event handler 'after finish' completed successfully
Nitro-SoC> # config_shell -ignore_errors false
Nitro-SoC> # config_application -cpus 1
Nitro-SoC> # config_timing -cpus 2
warning The design is already timed. New CPU settings will be effective from next non-incremental timing analysis
Nitro-SoC> # config_default_value -command route_global -argument check -value  technology libraries routing 
Nitro-SoC> # config_default_value -command route_global -argument messages -value normal
Nitro-SoC> # config_default_value -command route_track -argument check -value  technology libraries routing 
Nitro-SoC> # config_default_value -command route_track -argument messages -value normal
Nitro-SoC> # config_default_value -command route_final -argument check -value  technology libraries routing 
Nitro-SoC> # config_default_value -command route_final -argument messages -value normal
Nitro-SoC> # config_default_value -command route_si_repair -argument check -value  
Nitro-SoC> # config_default_value -command route_si_repair -argument messages -value normal
Nitro-SoC> # config_route_final -opt_strict_drc false
Nitro-SoC> # write_db -data design -file dbs/route.db
Nitro-SoC> # save_db -directory dbs/route.db -overwrite true -data design -cpus 4 -description 
warning UI4: Only 1 cores are available; the -cpus argument was set to 4.
info UI36: Writing folded database file '/home/vlsi/Desktop/Lab5_2022/work/dbs/route.db'.
info Writing design...
info Writing timer configuration...
info Writing SI configuration...
info Writing Parasitic Models and Extractor configuration...
info Writing Scan data
info Writing Trailing data
info Writing partitions...
info UI33: performed database save for 0 sec (CPU time: 0 sec; MEM: RSS - 312M, CVMEM - 1691M, PVMEM - 1870M)
Nitro-SoC> # config_shell -echo false
NRF info: Reports started Wed Jan 04 02:18:37 EET 2023
Report 'application': Application Report
Generated on Wed Jan 4 02:18:37 2023
  
-------------------------------------------------------------------------------------------
|                      Application CPU time and memory usage status                       |
|-----------------------------------------------------------------------------------------|
| Total memory (MBytes)    | 1691                                                         | 
| Heap memory (MBytes)     | 1184                                                         | 
| Resident memory (MBytes) | 312                                                          | 
| CPU time (minutes)       | 6.68                                                         | 
| Elapsed time (minutes)   | 29.9                                                         | 
| Load Averages            | 5.54 6.43 5.77                                               | 
| Build                    | 1.68700.2.290                                                | 
| Version                  | version 2019.1.R2 1.68700.2.290 Fri Nov 29 21:06:00 PST 2019 | 
| Calibre Version          | Calibre library v2019.2_14.13                                | 
| Computer Name            | localhost.localdomain                                        | 
| Cores                    | 1                                                            | 
| Frequency (GHz)          | 2.7                                                          | 
| Execution mode           | 64                                                           | 
| Process id               | 17933                                                        | 
| Interaction mode         | window                                                       | 
| Log file                 | nitro.log                                                    | 
| Journal file             | nitro.jou                                                    | 
| Working directory        | /home/vlsi/Desktop/Lab5_2022/work/.nitro_tmp_localhost.local | 
|                          domain_17933                                                 | 
-------------------------------------------------------------------------------------------


-----------------------------------------------------------------------------------------
| Name                                                        | Value      | Default    | 
|-------------------------------------------------------------+------------+------------|
| cpus                                                        | 2          | 4          | 
| create_io_path_groups                                       | true       | false      | 
| create_clock_check_path_group                               | false      | false      | 
| derate_annotated_delays                                     | true       | true       | 
| disable_auto_clock_gating_checks                            | false      | false      | 
| disable_case_analysis                                       | false      | false      | 
| disable_clock_gating_checks                                 | false      | false      | 
| disable_recovery_removal_checks                             | false      | false      | 
| disable_seq_case_analysis                                   | true       | true       | 
| enable_clock_gating_propagate                               | true       | true       | 
| early_launch_at_borrowing_latches                           | false      | true       | 
| enable_default_for_cond_arcs                                | true       | true       | 
| enable_default_input_delays                                 | false      | true       | 
| enable_non_unate_clock_paths                                | true       | true       | 
| enable_path_segmentation                                    | true       | true       | 
| enable_port_clock_leaves                                    | false      | false      | 
| enable_preset_clear_arcs                                    | false      | false      | 
| enable_setup_independent_hold_checks                        | true       | true       | 
| estimated_delays                                            | false      | false      | 
| ignore_driving_cell_for_annotated_delays                    | true       | true       | 
| sdf_includes_si_delays                                      | false      | false      | 
| report_unconstrained_path                                   | false      | false      | 
| use_si_slew_for_max_transition                              | false      | false      | 
| zero_rc_delays                                              | false      | false      | 
| ignore_driving_cell_for_clock_ports                         | false      | false      | 
| use_annotated_cts_offsets                                   | false      | false      | 
| enable_skew_estimation                                      | false      | false      | 
| valid_skew_estimation                                       | false      | false      | 
| enable_ideal_clock_data_tags                                | true       | true       | 
| enable_clock_propagation_through_three_state_enable_pins    | false      | false      | 
| disable_sequential_generation_of_waveform_preserving_clocks | false      | false      | 
| capacitance_violation_threshold                             | 0          | -2         | 
| derate_output_delay                                         | false      | false      | 
| additive_regular_ocv_for_advanced_ocv                       | false      | false      | 
| clock_source_use_driver_arc                                 | true       | true       | 
| use_pin_specific_clock_latency_and_propagation              | true       | true       | 
| sdf_is_derated                                              | false      | false      | 
| use_worst_constraint_from_all_slew_permutations             | true       | true       | 
| use_worst_of_early_and_late_libs_constraint                 | true       | true       | 
| clock_enable_separate_rise_fall_pin_capacitance             | false      | false      | 
| data_enable_separate_rise_fall_pin_capacitance              | false      | false      | 
| timing_slew_propagation_mode                                | worst_slew | worst_slew | 
| gclock_source_network_num_master_registers                  | 1000000    | 1000000    | 
| alpine_timing_mode                                          | -1         | -1         | 
| parametric_ocv                                              | false      | false      | 
| parametric_ocv_corner_sigma                                 | 3          | 3          | 
| enforce_explicit_library_association_to_corners             | false      | false      | 
| enable_slew_variation                                       | true       | true       | 
| low_geometry                                                | false      | false      | 
| precise_waveform_analysis                                   | false      | false      | 
-----------------------------------------------------------------------------------------


NRF info: Writing Timing Summary Reports Wed Jan 04 02:18:37 EET 2023
NRF info: Writing Detailed Setup Timing Path Reports Wed Jan 04 02:18:38 EET 2023
NRF info: Writing Detailed Hold Timing Path Reports Wed Jan 04 02:18:38 EET 2023
NRF info: Writing Timing Drc Reports Wed Jan 04 02:18:38 EET 2023
NRF info: Writing Physical Reports Wed Jan 04 02:18:38 EET 2023
NRF info: Writing Power Reports Wed Jan 04 02:18:39 EET 2023
NRF info: Reports completed Wed Jan 04 02:18:40 EET 2023
info UI33: performed source of flow_scripts/3_route.tcl for 14 min 35 sec (CPU time: 5 min 39 sec; MEM: RSS - 312M, CVMEM - 1691M, PVMEM - 1870M)
