<?xml version="1.0" encoding="ISO-8859-1" ?>
<?xml-stylesheet type="text/xsl" href="datasheet.xsl"?>
<datasheet>
  <header>syn_md_module</header>
  <project-settings>
    <fam>ProASIC3</fam>
    <die>A3P1000</die>
    <package>208 PQFP</package>
    <speed-grade>-2</speed-grade>
    <voltage>1.5</voltage>
    <hdl-type>Verilog</hdl-type>
    <project-description>
    </project-description>
    <location>E:/LWD_NMR/Code/LWD_NMR_FPGA/20210415good/Libero_v11.9/2D_NMR_EC_FPGA_150205/component/work/syn_md_module</location>
    <state>GENERATED ( Mon May 17 14:45:32 2021 )</state>
    <swide-toolchain>SoftConsole workspace has not been generated</swide-toolchain>
  </project-settings>
  <site-map>
  </site-map>
  <fileset>
    <name>HDL File(s)</name>
    <file>E:\LWD_NMR\Code\LWD_NMR_FPGA\20210415good\Libero_v11.9\2D_NMR_EC_FPGA_150205\component\work\CAL\CAL.v</file>
    <file>E:\LWD_NMR\Code\LWD_NMR_FPGA\20210415good\Libero_v11.9\2D_NMR_EC_FPGA_150205\component\work\ClockManagement\ClockManagement.v</file>
    <file>E:\LWD_NMR\Code\LWD_NMR_FPGA\20210415good\Libero_v11.9\2D_NMR_EC_FPGA_150205\component\work\DDS\DDS.v</file>
    <file>E:\LWD_NMR\Code\LWD_NMR_FPGA\20210415good\Libero_v11.9\2D_NMR_EC_FPGA_150205\component\work\DSTimer\DSTimer.v</file>
    <file>E:\LWD_NMR\Code\LWD_NMR_FPGA\20210415good\Libero_v11.9\2D_NMR_EC_FPGA_150205\component\work\DUMP\DUMP.v</file>
    <file>E:\LWD_NMR\Code\LWD_NMR_FPGA\20210415good\Libero_v11.9\2D_NMR_EC_FPGA_150205\component\work\DUMP_OFF\DUMP_OFF.v</file>
    <file>E:\LWD_NMR\Code\LWD_NMR_FPGA\20210415good\Libero_v11.9\2D_NMR_EC_FPGA_150205\component\work\DUMP_ON\DUMP_ON.v</file>
    <file>E:\LWD_NMR\Code\LWD_NMR_FPGA\20210415good\Libero_v11.9\2D_NMR_EC_FPGA_150205\component\work\GPMI\GPMI.v</file>
    <file>E:\LWD_NMR\Code\LWD_NMR_FPGA\20210415good\Libero_v11.9\2D_NMR_EC_FPGA_150205\component\work\NMR_TOP\NMR_TOP.v</file>
    <file>E:\LWD_NMR\Code\LWD_NMR_FPGA\20210415good\Libero_v11.9\2D_NMR_EC_FPGA_150205\component\work\noise_acq\noise_acq.v</file>
    <file>E:\LWD_NMR\Code\LWD_NMR_FPGA\20210415good\Libero_v11.9\2D_NMR_EC_FPGA_150205\component\work\pd_pluse_top\pd_pluse_top.v</file>
    <file>E:\LWD_NMR\Code\LWD_NMR_FPGA\20210415good\Libero_v11.9\2D_NMR_EC_FPGA_150205\component\work\PLUSE\PLUSE.v</file>
    <file>E:\LWD_NMR\Code\LWD_NMR_FPGA\20210415good\Libero_v11.9\2D_NMR_EC_FPGA_150205\component\work\sd_acq_top\sd_acq_top.v</file>
    <file>E:\LWD_NMR\Code\LWD_NMR_FPGA\20210415good\Libero_v11.9\2D_NMR_EC_FPGA_150205\component\work\signal_acq\signal_acq.v</file>
    <file>E:\LWD_NMR\Code\LWD_NMR_FPGA\20210415good\Libero_v11.9\2D_NMR_EC_FPGA_150205\component\work\Signal_Noise_Acq\Signal_Noise_Acq.v</file>
    <file>E:\LWD_NMR\Code\LWD_NMR_FPGA\20210415good\Libero_v11.9\2D_NMR_EC_FPGA_150205\component\work\syn_md_module\syn_md_module.v</file>
    <file>E:\LWD_NMR\Code\LWD_NMR_FPGA\20210415good\Libero_v11.9\2D_NMR_EC_FPGA_150205\component\work\timer_top\timer_top.v</file>
    <file>E:\LWD_NMR\Code\LWD_NMR_FPGA\20210415good\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\1ms_dump_choice.v</file>
    <file>E:\LWD_NMR\Code\LWD_NMR_FPGA\20210415good\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\add_reg.v</file>
    <file>E:\LWD_NMR\Code\LWD_NMR_FPGA\20210415good\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\bridge_div.v</file>
    <file>E:\LWD_NMR\Code\LWD_NMR_FPGA\20210415good\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\bri_coder.v</file>
    <file>E:\LWD_NMR\Code\LWD_NMR_FPGA\20210415good\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\bri_dump_sw.v</file>
    <file>E:\LWD_NMR\Code\LWD_NMR_FPGA\20210415good\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\bri_state.v</file>
    <file>E:\LWD_NMR\Code\LWD_NMR_FPGA\20210415good\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\bri_timer.v</file>
    <file>E:\LWD_NMR\Code\LWD_NMR_FPGA\20210415good\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\cal_div.v</file>
    <file>E:\LWD_NMR\Code\LWD_NMR_FPGA\20210415good\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\cal_load.v</file>
    <file>E:\LWD_NMR\Code\LWD_NMR_FPGA\20210415good\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\clk_10k.v</file>
    <file>E:\LWD_NMR\Code\LWD_NMR_FPGA\20210415good\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\clk_5k.v</file>
    <file>E:\LWD_NMR\Code\LWD_NMR_FPGA\20210415good\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\clk_div500.v</file>
    <file>E:\LWD_NMR\Code\LWD_NMR_FPGA\20210415good\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\ctrl_addr.v</file>
    <file>E:\LWD_NMR\Code\LWD_NMR_FPGA\20210415good\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\dds_change.v</file>
    <file>E:\LWD_NMR\Code\LWD_NMR_FPGA\20210415good\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\dds_coder.v</file>
    <file>E:\LWD_NMR\Code\LWD_NMR_FPGA\20210415good\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\dds_state.v</file>
    <file>E:\LWD_NMR\Code\LWD_NMR_FPGA\20210415good\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\dds_timer.v</file>
    <file>E:\LWD_NMR\Code\LWD_NMR_FPGA\20210415good\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\dump_coder.v</file>
    <file>E:\LWD_NMR\Code\LWD_NMR_FPGA\20210415good\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\dump_state.v</file>
    <file>E:\LWD_NMR\Code\LWD_NMR_FPGA\20210415good\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\dump_sustain_timer.v</file>
    <file>E:\LWD_NMR\Code\LWD_NMR_FPGA\20210415good\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\dump_timer.v</file>
    <file>E:\LWD_NMR\Code\LWD_NMR_FPGA\20210415good\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\link.v</file>
    <file>E:\LWD_NMR\Code\LWD_NMR_FPGA\20210415good\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\long_timer.v</file>
    <file>E:\LWD_NMR\Code\LWD_NMR_FPGA\20210415good\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\noiseclk.v</file>
    <file>E:\LWD_NMR\Code\LWD_NMR_FPGA\20210415good\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\noiseclkctrl.v</file>
    <file>E:\LWD_NMR\Code\LWD_NMR_FPGA\20210415good\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\noisestate.v</file>
    <file>E:\LWD_NMR\Code\LWD_NMR_FPGA\20210415good\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\noise_addr.v</file>
    <file>E:\LWD_NMR\Code\LWD_NMR_FPGA\20210415good\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\nsctrl_choice.v</file>
    <file>E:\LWD_NMR\Code\LWD_NMR_FPGA\20210415good\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\n_pluse_acq.v</file>
    <file>E:\LWD_NMR\Code\LWD_NMR_FPGA\20210415good\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\n_rdclk_syn.v</file>
    <file>E:\LWD_NMR\Code\LWD_NMR_FPGA\20210415good\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\n_s_change.v</file>
    <file>E:\LWD_NMR\Code\LWD_NMR_FPGA\20210415good\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\off_on_coder.v</file>
    <file>E:\LWD_NMR\Code\LWD_NMR_FPGA\20210415good\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\off_on_state.v</file>
    <file>E:\LWD_NMR\Code\LWD_NMR_FPGA\20210415good\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\off_on_timer.v</file>
    <file>E:\LWD_NMR\Code\LWD_NMR_FPGA\20210415good\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\para_load.v</file>
    <file>E:\LWD_NMR\Code\LWD_NMR_FPGA\20210415good\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\pd_pluse_coder.v</file>
    <file>E:\LWD_NMR\Code\LWD_NMR_FPGA\20210415good\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\pd_pluse_state.v</file>
    <file>E:\LWD_NMR\Code\LWD_NMR_FPGA\20210415good\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\pd_pluse_timer.v</file>
    <file>E:\LWD_NMR\Code\LWD_NMR_FPGA\20210415good\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\plusestate.v</file>
    <file>E:\LWD_NMR\Code\LWD_NMR_FPGA\20210415good\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\qq_coder.v</file>
    <file>E:\LWD_NMR\Code\LWD_NMR_FPGA\20210415good\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\qq_state.v</file>
    <file>E:\LWD_NMR\Code\LWD_NMR_FPGA\20210415good\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\qq_timer.v</file>
    <file>E:\LWD_NMR\Code\LWD_NMR_FPGA\20210415good\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\readata_choice.v</file>
    <file>E:\LWD_NMR\Code\LWD_NMR_FPGA\20210415good\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\reset_module.v</file>
    <file>E:\LWD_NMR\Code\LWD_NMR_FPGA\20210415good\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\scalestate.v</file>
    <file>E:\LWD_NMR\Code\LWD_NMR_FPGA\20210415good\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\scanstate.v</file>
    <file>E:\LWD_NMR\Code\LWD_NMR_FPGA\20210415good\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\scan_scale_sw.v</file>
    <file>E:\LWD_NMR\Code\LWD_NMR_FPGA\20210415good\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\sd_acq_coder.v</file>
    <file>E:\LWD_NMR\Code\LWD_NMR_FPGA\20210415good\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\sd_acq_state.v</file>
    <file>E:\LWD_NMR\Code\LWD_NMR_FPGA\20210415good\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\sd_acq_timer.v</file>
    <file>E:\LWD_NMR\Code\LWD_NMR_FPGA\20210415good\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\signalclkctrl.v</file>
    <file>E:\LWD_NMR\Code\LWD_NMR_FPGA\20210415good\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\state_1ms.v</file>
    <file>E:\LWD_NMR\Code\LWD_NMR_FPGA\20210415good\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\state_switch.v</file>
    <file>E:\LWD_NMR\Code\LWD_NMR_FPGA\20210415good\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\syn_md.v</file>
    <file>E:\LWD_NMR\Code\LWD_NMR_FPGA\20210415good\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\syn_md_combine.v</file>
    <file>E:\LWD_NMR\Code\LWD_NMR_FPGA\20210415good\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\syn_md_edge_detect.v</file>
    <file>E:\LWD_NMR\Code\LWD_NMR_FPGA\20210415good\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\s_acq_change.v</file>
    <file>E:\LWD_NMR\Code\LWD_NMR_FPGA\20210415good\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\s_clk_div.v</file>
    <file>E:\LWD_NMR\Code\LWD_NMR_FPGA\20210415good\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\ten_choice_one.v</file>
    <file>E:\LWD_NMR\Code\LWD_NMR_FPGA\20210415good\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\timer.v</file>
    <file>E:\LWD_NMR\Code\LWD_NMR_FPGA\20210415good\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\topctrlchange.v</file>
    <file>E:\LWD_NMR\Code\LWD_NMR_FPGA\20210415good\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\top_code.v</file>
    <file>E:\LWD_NMR\Code\LWD_NMR_FPGA\20210415good\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\tri_state.v</file>
    <file>E:\LWD_NMR\Code\LWD_NMR_FPGA\20210415good\Libero_v11.9\2D_NMR_EC_FPGA_150205\hdl\xwe_xzcs2_syn.v</file>
    <file>E:\LWD_NMR\Code\LWD_NMR_FPGA\20210415good\Libero_v11.9\2D_NMR_EC_FPGA_150205\smartgen\cmp_constant_4b\cmp_constant_4b.v</file>
    <file>E:\LWD_NMR\Code\LWD_NMR_FPGA\20210415good\Libero_v11.9\2D_NMR_EC_FPGA_150205\smartgen\necount_cmp\necount_cmp.v</file>
    <file>E:\LWD_NMR\Code\LWD_NMR_FPGA\20210415good\Libero_v11.9\2D_NMR_EC_FPGA_150205\smartgen\necount_inc\necount_inc.v</file>
    <file>E:\LWD_NMR\Code\LWD_NMR_FPGA\20210415good\Libero_v11.9\2D_NMR_EC_FPGA_150205\smartgen\pd_pluse_inc\pd_pluse_inc.v</file>
    <file>E:\LWD_NMR\Code\LWD_NMR_FPGA\20210415good\Libero_v11.9\2D_NMR_EC_FPGA_150205\smartgen\pllclk\pllclk.v</file>
    <file>E:\LWD_NMR\Code\LWD_NMR_FPGA\20210415good\Libero_v11.9\2D_NMR_EC_FPGA_150205\smartgen\RAM\RAM.v</file>
    <file>E:\LWD_NMR\Code\LWD_NMR_FPGA\20210415good\Libero_v11.9\2D_NMR_EC_FPGA_150205\smartgen\sd_sacq_inc\sd_sacq_inc.v</file>
    <file>E:\LWD_NMR\Code\LWD_NMR_FPGA\20210415good\Libero_v11.9\2D_NMR_EC_FPGA_150205\smartgen\Timer_Cmp\Timer_Cmp.v</file>
  </fileset>
  <io>
    <port-name>rst_n</port-name>
    <direction>IN</direction>
    <pin-number>-</pin-number>
    <io-standard>LVTTL</io-standard>
  </io>
  <io>
    <port-name>sw1</port-name>
    <direction>IN</direction>
    <pin-number>-</pin-number>
    <io-standard>LVTTL</io-standard>
  </io>
  <io>
    <port-name>syn_md_out</port-name>
    <direction>OUT</direction>
    <pin-number>-</pin-number>
    <io-standard>LVTTL</io-standard>
  </io>
  <io>
    <port-name>rt_sw</port-name>
    <direction>IN</direction>
    <pin-number>-</pin-number>
    <io-standard>LVTTL</io-standard>
  </io>
  <io>
    <port-name>clkin</port-name>
    <direction>IN</direction>
    <pin-number>-</pin-number>
    <io-standard>LVTTL</io-standard>
  </io>
  <io>
    <port-name>sw2</port-name>
    <direction>IN</direction>
    <pin-number>-</pin-number>
    <io-standard>LVTTL</io-standard>
  </io>
  <io>
    <port-name>soft_d</port-name>
    <direction>IN</direction>
    <pin-number>-</pin-number>
    <io-standard>LVTTL</io-standard>
  </io>
  <core type="HdlModule">
    <core-type>HdlModule</core-type>
    <core-exttype>syn_md</core-exttype>
    <core-location>hdl\syn_md.v</core-location>
    <core-name>syn_md_0</core-name>
  </core>
  <core type="HdlModule">
    <core-type>HdlModule</core-type>
    <core-exttype>syn_md_combine</core-exttype>
    <core-location>hdl\syn_md_combine.v</core-location>
    <core-name>syn_md_combine_0</core-name>
  </core>
  <core type="HdlModule">
    <core-type>HdlModule</core-type>
    <core-exttype>syn_md_edge_detect</core-exttype>
    <core-location>hdl\syn_md_edge_detect.v</core-location>
    <core-name>syn_md_edge_detect_0</core-name>
  </core>
  <memorysystem>
    <title>Memory Map for syn_md_module</title>
    <description>The project does not contain any subsystems.</description>
  </memorysystem>
</datasheet>
