
Electric_Water_Heater_project.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         0000144a  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000002  00800060  0000144a  000014de  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000045  00800062  00800062  000014e0  2**0
                  ALLOC
  3 .comment      00000030  00000000  00000000  000014e0  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 0000003c  00000000  00000000  00001510  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 000003d8  00000000  00000000  0000154c  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   0000389b  00000000  00000000  00001924  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 000013bb  00000000  00000000  000051bf  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   0000233b  00000000  00000000  0000657a  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  000007c8  00000000  00000000  000088b8  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    00000e6b  00000000  00000000  00009080  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    00002091  00000000  00000000  00009eeb  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000300  00000000  00000000  0000bf7c  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 32 00 	jmp	0x64	; 0x64 <__ctors_end>
       4:	0c 94 51 00 	jmp	0xa2	; 0xa2 <__vector_1>
       8:	0c 94 4f 00 	jmp	0x9e	; 0x9e <__bad_interrupt>
       c:	0c 94 4f 00 	jmp	0x9e	; 0x9e <__bad_interrupt>
      10:	0c 94 4f 00 	jmp	0x9e	; 0x9e <__bad_interrupt>
      14:	0c 94 4e 02 	jmp	0x49c	; 0x49c <__vector_5>
      18:	0c 94 4f 00 	jmp	0x9e	; 0x9e <__bad_interrupt>
      1c:	0c 94 4f 00 	jmp	0x9e	; 0x9e <__bad_interrupt>
      20:	0c 94 4f 00 	jmp	0x9e	; 0x9e <__bad_interrupt>
      24:	0c 94 4f 00 	jmp	0x9e	; 0x9e <__bad_interrupt>
      28:	0c 94 4f 00 	jmp	0x9e	; 0x9e <__bad_interrupt>
      2c:	0c 94 ea 01 	jmp	0x3d4	; 0x3d4 <__vector_11>
      30:	0c 94 4f 00 	jmp	0x9e	; 0x9e <__bad_interrupt>
      34:	0c 94 4f 00 	jmp	0x9e	; 0x9e <__bad_interrupt>
      38:	0c 94 4f 00 	jmp	0x9e	; 0x9e <__bad_interrupt>
      3c:	0c 94 4f 00 	jmp	0x9e	; 0x9e <__bad_interrupt>
      40:	0c 94 4f 00 	jmp	0x9e	; 0x9e <__bad_interrupt>
      44:	0c 94 4f 00 	jmp	0x9e	; 0x9e <__bad_interrupt>
      48:	0c 94 4f 00 	jmp	0x9e	; 0x9e <__bad_interrupt>
      4c:	0c 94 4f 00 	jmp	0x9e	; 0x9e <__bad_interrupt>
      50:	0c 94 4f 00 	jmp	0x9e	; 0x9e <__bad_interrupt>
      54:	43 04       	cpc	r4, r3
      56:	47 04       	cpc	r4, r7
      58:	4b 04       	cpc	r4, r11
      5a:	4f 04       	cpc	r4, r15
      5c:	53 04       	cpc	r5, r3
      5e:	57 04       	cpc	r5, r7
      60:	5b 04       	cpc	r5, r11
      62:	5f 04       	cpc	r5, r15

00000064 <__ctors_end>:
      64:	11 24       	eor	r1, r1
      66:	1f be       	out	0x3f, r1	; 63
      68:	cf e5       	ldi	r28, 0x5F	; 95
      6a:	d8 e0       	ldi	r29, 0x08	; 8
      6c:	de bf       	out	0x3e, r29	; 62
      6e:	cd bf       	out	0x3d, r28	; 61

00000070 <__do_copy_data>:
      70:	10 e0       	ldi	r17, 0x00	; 0
      72:	a0 e6       	ldi	r26, 0x60	; 96
      74:	b0 e0       	ldi	r27, 0x00	; 0
      76:	ea e4       	ldi	r30, 0x4A	; 74
      78:	f4 e1       	ldi	r31, 0x14	; 20
      7a:	02 c0       	rjmp	.+4      	; 0x80 <__do_copy_data+0x10>
      7c:	05 90       	lpm	r0, Z+
      7e:	0d 92       	st	X+, r0
      80:	a2 36       	cpi	r26, 0x62	; 98
      82:	b1 07       	cpc	r27, r17
      84:	d9 f7       	brne	.-10     	; 0x7c <__do_copy_data+0xc>

00000086 <__do_clear_bss>:
      86:	20 e0       	ldi	r18, 0x00	; 0
      88:	a2 e6       	ldi	r26, 0x62	; 98
      8a:	b0 e0       	ldi	r27, 0x00	; 0
      8c:	01 c0       	rjmp	.+2      	; 0x90 <.do_clear_bss_start>

0000008e <.do_clear_bss_loop>:
      8e:	1d 92       	st	X+, r1

00000090 <.do_clear_bss_start>:
      90:	a7 3a       	cpi	r26, 0xA7	; 167
      92:	b2 07       	cpc	r27, r18
      94:	e1 f7       	brne	.-8      	; 0x8e <.do_clear_bss_loop>
      96:	0e 94 fd 00 	call	0x1fa	; 0x1fa <main>
      9a:	0c 94 23 0a 	jmp	0x1446	; 0x1446 <_exit>

0000009e <__bad_interrupt>:
      9e:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

000000a2 <__vector_1>:



//===============================================================================================

ISR(INT0_vect){
      a2:	1f 92       	push	r1
      a4:	0f 92       	push	r0
      a6:	0f b6       	in	r0, 0x3f	; 63
      a8:	0f 92       	push	r0
      aa:	11 24       	eor	r1, r1
      ac:	2f 93       	push	r18
      ae:	3f 93       	push	r19
      b0:	4f 93       	push	r20
      b2:	5f 93       	push	r21
      b4:	6f 93       	push	r22
      b6:	7f 93       	push	r23
      b8:	8f 93       	push	r24
      ba:	9f 93       	push	r25
      bc:	af 93       	push	r26
      be:	bf 93       	push	r27
      c0:	ef 93       	push	r30
      c2:	ff 93       	push	r31
	power_flag^=1;
      c4:	90 91 88 00 	lds	r25, 0x0088	; 0x800088 <power_flag>
      c8:	81 e0       	ldi	r24, 0x01	; 1
      ca:	89 27       	eor	r24, r25
      cc:	80 93 88 00 	sts	0x0088, r24	; 0x800088 <power_flag>
	if(power_flag==0){
      d0:	81 11       	cpse	r24, r1
      d2:	0f c0       	rjmp	.+30     	; 0xf2 <__vector_1+0x50>
		LED0_OFF();
      d4:	0e 94 06 04 	call	0x80c	; 0x80c <LED0_OFF>
		LED1_OFF();
      d8:	0e 94 14 04 	call	0x828	; 0x828 <LED1_OFF>
		LED2_OFF();
      dc:	0e 94 24 04 	call	0x848	; 0x848 <LED2_OFF>
		Timer0_Stop();
      e0:	0e 94 56 06 	call	0xcac	; 0xcac <Timer0_Stop>
		Timer2_Stop();
      e4:	0e 94 68 07 	call	0xed0	; 0xed0 <Timer2_Stop>
		first_push_flag=0;
      e8:	10 92 87 00 	sts	0x0087, r1	; 0x800087 <first_push_flag>
		//SEVSEG_Disable1();
		//SEVSEG_Disable2();
		//SEVSEG_Dot_Disable();
		LCD_disable();
      ec:	0e 94 ea 03 	call	0x7d4	; 0x7d4 <LCD_disable>
      f0:	12 c0       	rjmp	.+36     	; 0x116 <__vector_1+0x74>
	}
	else {
		LED0_ON();
      f2:	0e 94 00 04 	call	0x800	; 0x800 <LED0_ON>
		//SEVSEG_Initialization();
		LCD_Initialization();
      f6:	0e 94 b1 03 	call	0x762	; 0x762 <LCD_Initialization>
		test=1;	//to reset the counter
      fa:	81 e0       	ldi	r24, 0x01	; 1
      fc:	80 93 86 00 	sts	0x0086, r24	; 0x800086 <test>
		Timer2_Start(PreS_1024_);	//start timer2 to get the ADC read every 100 ms
     100:	85 e0       	ldi	r24, 0x05	; 5
     102:	0e 94 0a 07 	call	0xe14	; 0xe14 <Timer2_Start>
		Timer2_WithInterrupt_SetDelay(Normal_Mode_ , 100 , 255);
     106:	2f ef       	ldi	r18, 0xFF	; 255
     108:	44 e6       	ldi	r20, 0x64	; 100
     10a:	50 e0       	ldi	r21, 0x00	; 0
     10c:	60 e0       	ldi	r22, 0x00	; 0
     10e:	70 e0       	ldi	r23, 0x00	; 0
     110:	80 e0       	ldi	r24, 0x00	; 0
     112:	0e 94 b0 07 	call	0xf60	; 0xf60 <Timer2_WithInterrupt_SetDelay>
	}
}
     116:	ff 91       	pop	r31
     118:	ef 91       	pop	r30
     11a:	bf 91       	pop	r27
     11c:	af 91       	pop	r26
     11e:	9f 91       	pop	r25
     120:	8f 91       	pop	r24
     122:	7f 91       	pop	r23
     124:	6f 91       	pop	r22
     126:	5f 91       	pop	r21
     128:	4f 91       	pop	r20
     12a:	3f 91       	pop	r19
     12c:	2f 91       	pop	r18
     12e:	0f 90       	pop	r0
     130:	0f be       	out	0x3f, r0	; 63
     132:	0f 90       	pop	r0
     134:	1f 90       	pop	r1
     136:	18 95       	reti

00000138 <sitting_temp>:

//===============================================================================================


void sitting_temp(uint8_t btn0_read_,uint8_t btn1_read_){		//if user press the button make test = 1 to restart timer
	if(btn0_read_==PRESSED&&degree<75){
     138:	81 30       	cpi	r24, 0x01	; 1
     13a:	01 f5       	brne	.+64     	; 0x17c <sitting_temp+0x44>
     13c:	90 91 61 00 	lds	r25, 0x0061	; 0x800061 <degree>
     140:	9b 34       	cpi	r25, 0x4B	; 75
     142:	e0 f4       	brcc	.+56     	; 0x17c <sitting_temp+0x44>
		degree+=5;
     144:	65 e0       	ldi	r22, 0x05	; 5
     146:	69 0f       	add	r22, r25
     148:	60 93 61 00 	sts	0x0061, r22	; 0x800061 <degree>
		EEPROM_Write(degree_addr , degree); // Saving desired temperature on EEPROM
     14c:	80 91 60 00 	lds	r24, 0x0060	; 0x800060 <__DATA_REGION_ORIGIN__>
     150:	90 e0       	ldi	r25, 0x00	; 0
     152:	0e 94 b8 05 	call	0xb70	; 0xb70 <EEPROM_Write>
		access_flag=1;
     156:	81 e0       	ldi	r24, 0x01	; 1
     158:	80 93 84 00 	sts	0x0084, r24	; 0x800084 <access_flag>
		test=1;
     15c:	80 93 86 00 	sts	0x0086, r24	; 0x800086 <test>
		Timer0_Stop();
     160:	0e 94 56 06 	call	0xcac	; 0xcac <Timer0_Stop>
		Timer0_Start(PreS_1024);
     164:	85 e0       	ldi	r24, 0x05	; 5
     166:	0e 94 f8 05 	call	0xbf0	; 0xbf0 <Timer0_Start>
		Timer0_WithInterrupt_SetDelay(Normal_Mode,5000,255);
     16a:	2f ef       	ldi	r18, 0xFF	; 255
     16c:	48 e8       	ldi	r20, 0x88	; 136
     16e:	53 e1       	ldi	r21, 0x13	; 19
     170:	60 e0       	ldi	r22, 0x00	; 0
     172:	70 e0       	ldi	r23, 0x00	; 0
     174:	80 e0       	ldi	r24, 0x00	; 0
     176:	0e 94 9e 06 	call	0xd3c	; 0xd3c <Timer0_WithInterrupt_SetDelay>
     17a:	08 95       	ret
	}
	else if(btn1_read_==PRESSED&&degree>35) {
     17c:	61 30       	cpi	r22, 0x01	; 1
     17e:	01 f5       	brne	.+64     	; 0x1c0 <sitting_temp+0x88>
     180:	90 91 61 00 	lds	r25, 0x0061	; 0x800061 <degree>
     184:	94 32       	cpi	r25, 0x24	; 36
     186:	e0 f0       	brcs	.+56     	; 0x1c0 <sitting_temp+0x88>
		degree-=5;
     188:	6b ef       	ldi	r22, 0xFB	; 251
     18a:	69 0f       	add	r22, r25
     18c:	60 93 61 00 	sts	0x0061, r22	; 0x800061 <degree>
		EEPROM_Write(degree_addr , degree); // Saving desired temperature on EEPROM
     190:	80 91 60 00 	lds	r24, 0x0060	; 0x800060 <__DATA_REGION_ORIGIN__>
     194:	90 e0       	ldi	r25, 0x00	; 0
     196:	0e 94 b8 05 	call	0xb70	; 0xb70 <EEPROM_Write>
		access_flag=1;
     19a:	81 e0       	ldi	r24, 0x01	; 1
     19c:	80 93 84 00 	sts	0x0084, r24	; 0x800084 <access_flag>
		test=1;
     1a0:	80 93 86 00 	sts	0x0086, r24	; 0x800086 <test>
		Timer0_Stop();
     1a4:	0e 94 56 06 	call	0xcac	; 0xcac <Timer0_Stop>
		Timer0_Start(PreS_1024);
     1a8:	85 e0       	ldi	r24, 0x05	; 5
     1aa:	0e 94 f8 05 	call	0xbf0	; 0xbf0 <Timer0_Start>
		Timer0_WithInterrupt_SetDelay(Normal_Mode,5000,255);
     1ae:	2f ef       	ldi	r18, 0xFF	; 255
     1b0:	48 e8       	ldi	r20, 0x88	; 136
     1b2:	53 e1       	ldi	r21, 0x13	; 19
     1b4:	60 e0       	ldi	r22, 0x00	; 0
     1b6:	70 e0       	ldi	r23, 0x00	; 0
     1b8:	80 e0       	ldi	r24, 0x00	; 0
     1ba:	0e 94 9e 06 	call	0xd3c	; 0xd3c <Timer0_WithInterrupt_SetDelay>
     1be:	08 95       	ret
	}
	else if((btn1_read_==PRESSED&&degree==35)||(btn0_read_==PRESSED&&degree==75)) {
     1c0:	61 30       	cpi	r22, 0x01	; 1
     1c2:	21 f4       	brne	.+8      	; 0x1cc <sitting_temp+0x94>
     1c4:	90 91 61 00 	lds	r25, 0x0061	; 0x800061 <degree>
     1c8:	93 32       	cpi	r25, 0x23	; 35
     1ca:	31 f0       	breq	.+12     	; 0x1d8 <sitting_temp+0xa0>
     1cc:	81 30       	cpi	r24, 0x01	; 1
     1ce:	a1 f4       	brne	.+40     	; 0x1f8 <sitting_temp+0xc0>
     1d0:	80 91 61 00 	lds	r24, 0x0061	; 0x800061 <degree>
     1d4:	8b 34       	cpi	r24, 0x4B	; 75
     1d6:	81 f4       	brne	.+32     	; 0x1f8 <sitting_temp+0xc0>
		test=1;
     1d8:	81 e0       	ldi	r24, 0x01	; 1
     1da:	80 93 86 00 	sts	0x0086, r24	; 0x800086 <test>
		Timer0_Stop();
     1de:	0e 94 56 06 	call	0xcac	; 0xcac <Timer0_Stop>
		Timer0_Start(PreS_1024);
     1e2:	85 e0       	ldi	r24, 0x05	; 5
     1e4:	0e 94 f8 05 	call	0xbf0	; 0xbf0 <Timer0_Start>
		Timer0_WithInterrupt_SetDelay(Normal_Mode,5000,255);
     1e8:	2f ef       	ldi	r18, 0xFF	; 255
     1ea:	48 e8       	ldi	r20, 0x88	; 136
     1ec:	53 e1       	ldi	r21, 0x13	; 19
     1ee:	60 e0       	ldi	r22, 0x00	; 0
     1f0:	70 e0       	ldi	r23, 0x00	; 0
     1f2:	80 e0       	ldi	r24, 0x00	; 0
     1f4:	0e 94 9e 06 	call	0xd3c	; 0xd3c <Timer0_WithInterrupt_SetDelay>
     1f8:	08 95       	ret

000001fa <main>:
{

	
	

	Interrupt_Initialization(INT0_Signal);
     1fa:	80 e0       	ldi	r24, 0x00	; 0
     1fc:	0e 94 cd 05 	call	0xb9a	; 0xb9a <Interrupt_Initialization>
	DIO_SetPinPullUp(DIO_PORTD,DIO_PIN2);
     200:	62 e0       	ldi	r22, 0x02	; 2
     202:	83 e0       	ldi	r24, 0x03	; 3
     204:	0e 94 84 05 	call	0xb08	; 0xb08 <DIO_SetPinPullUp>
	Timer0_WithInterrupt_Initialization(Normal_Mode,Pin_disconnected);
     208:	60 e0       	ldi	r22, 0x00	; 0
     20a:	80 e0       	ldi	r24, 0x00	; 0
     20c:	0e 94 60 06 	call	0xcc0	; 0xcc0 <Timer0_WithInterrupt_Initialization>
	Timer2_WithInterrupt_Initialization(Normal_Mode_ , Pin_disconnected_);
     210:	60 e0       	ldi	r22, 0x00	; 0
     212:	80 e0       	ldi	r24, 0x00	; 0
     214:	0e 94 72 07 	call	0xee4	; 0xee4 <Timer2_WithInterrupt_Initialization>

	// Timer1_with_interrupt_initialization(TIMER1_Normal , TIMER1_PIN_Disconnected,TIMER1_Channel_A);
	// Timer1_start(TIMER1_Prescaler_1024);
	// Timer1_with_interrupt_setDelay(TIMER1_Normal , 100 , 255);
	ADC_Initialization(ADC1);
     218:	81 e0       	ldi	r24, 0x01	; 1
     21a:	0e 94 3a 04 	call	0x874	; 0x874 <ADC_Initialization>
	BTN0_Initialization();
     21e:	0e 94 44 03 	call	0x688	; 0x688 <BTN0_Initialization>
	BTN1_Initialization();
     222:	0e 94 59 03 	call	0x6b2	; 0x6b2 <BTN1_Initialization>
	LED0_Initialization();
     226:	0e 94 fa 03 	call	0x7f4	; 0x7f4 <LED0_Initialization>
	LED1_Initialization();
     22a:	0e 94 0c 04 	call	0x818	; 0x818 <LED1_Initialization>
	LED2_Initialization();
     22e:	0e 94 1c 04 	call	0x838	; 0x838 <LED2_Initialization>
	Relay_Initialization();
     232:	0e 94 28 04 	call	0x850	; 0x850 <Relay_Initialization>
	
	Timer2_Start(PreS_1024_);	//start timer2 to get the ADC read every 100 ms
     236:	85 e0       	ldi	r24, 0x05	; 5
     238:	0e 94 0a 07 	call	0xe14	; 0xe14 <Timer2_Start>
	Timer2_WithInterrupt_SetDelay(Normal_Mode_ , 100 , 255);
     23c:	2f ef       	ldi	r18, 0xFF	; 255
     23e:	44 e6       	ldi	r20, 0x64	; 100
     240:	50 e0       	ldi	r21, 0x00	; 0
     242:	60 e0       	ldi	r22, 0x00	; 0
     244:	70 e0       	ldi	r23, 0x00	; 0
     246:	80 e0       	ldi	r24, 0x00	; 0
     248:	0e 94 b0 07 	call	0xf60	; 0xf60 <Timer2_WithInterrupt_SetDelay>

	SET_BIT(DDRA , PIN3);
     24c:	8a b3       	in	r24, 0x1a	; 26
     24e:	88 60       	ori	r24, 0x08	; 8
     250:	8a bb       	out	0x1a, r24	; 26
	
	/* Replace with your application code */
	while (1)
	{
		btn1_read_ = BTN1_Read();	//get button1 read
     252:	0e 94 5f 03 	call	0x6be	; 0x6be <BTN1_Read>
     256:	80 93 a6 00 	sts	0x00A6, r24	; 0x8000a6 <btn1_read_>
		btn0_read_ =BTN0_Read();	//get button0 read
     25a:	0e 94 4e 03 	call	0x69c	; 0x69c <BTN0_Read>
     25e:	80 93 a5 00 	sts	0x00A5, r24	; 0x8000a5 <btn0_read_>
		
		if(btn0_read_)
     262:	88 23       	and	r24, r24
     264:	21 f0       	breq	.+8      	; 0x26e <main+0x74>
		{
			SET_BIT(PORTA , PIN3);
     266:	8b b3       	in	r24, 0x1b	; 27
     268:	88 60       	ori	r24, 0x08	; 8
     26a:	8b bb       	out	0x1b, r24	; 27
     26c:	03 c0       	rjmp	.+6      	; 0x274 <main+0x7a>
		}
		else
		{
			CLR_BIT(PORTA , PIN3);
     26e:	8b b3       	in	r24, 0x1b	; 27
     270:	87 7f       	andi	r24, 0xF7	; 247
     272:	8b bb       	out	0x1b, r24	; 27
		}
		
		//check if the device is on or off
		if (power_flag==0);	//if off do noting
     274:	80 91 88 00 	lds	r24, 0x0088	; 0x800088 <power_flag>
     278:	88 23       	and	r24, r24
     27a:	59 f3       	breq	.-42     	; 0x252 <main+0x58>
		else{	//if on start operations
			if (access_flag==1)
     27c:	80 91 84 00 	lds	r24, 0x0084	; 0x800084 <access_flag>
     280:	81 30       	cpi	r24, 0x01	; 1
     282:	39 f4       	brne	.+14     	; 0x292 <main+0x98>
			{
				degree=EEPROM_Read(degree_addr);
     284:	80 91 60 00 	lds	r24, 0x0060	; 0x800060 <__DATA_REGION_ORIGIN__>
     288:	90 e0       	ldi	r25, 0x00	; 0
     28a:	0e 94 c4 05 	call	0xb88	; 0xb88 <EEPROM_Read>
     28e:	80 93 61 00 	sts	0x0061, r24	; 0x800061 <degree>
			}
			

			if((first_push_flag==0&&btn0_read_==PRESSED)||(first_push_flag==0&&btn1_read_==PRESSED)){	//check if buttons are clicked for the first time to enter setting mode
     292:	80 91 87 00 	lds	r24, 0x0087	; 0x800087 <first_push_flag>
     296:	81 11       	cpse	r24, r1
     298:	17 c0       	rjmp	.+46     	; 0x2c8 <main+0xce>
     29a:	80 91 a5 00 	lds	r24, 0x00A5	; 0x8000a5 <btn0_read_>
     29e:	81 30       	cpi	r24, 0x01	; 1
     2a0:	21 f0       	breq	.+8      	; 0x2aa <main+0xb0>
     2a2:	80 91 a6 00 	lds	r24, 0x00A6	; 0x8000a6 <btn1_read_>
     2a6:	81 30       	cpi	r24, 0x01	; 1
     2a8:	79 f4       	brne	.+30     	; 0x2c8 <main+0xce>
				first_push_flag=1;	//raise the flag
     2aa:	81 e0       	ldi	r24, 0x01	; 1
     2ac:	80 93 87 00 	sts	0x0087, r24	; 0x800087 <first_push_flag>
				Timer0_Start(PreS_1024);	//start timer0 so that if 5 seconds spend without using buttons ,exit setting mode
     2b0:	85 e0       	ldi	r24, 0x05	; 5
     2b2:	0e 94 f8 05 	call	0xbf0	; 0xbf0 <Timer0_Start>
				Timer0_WithInterrupt_SetDelay(Normal_Mode,5000,255);
     2b6:	2f ef       	ldi	r18, 0xFF	; 255
     2b8:	48 e8       	ldi	r20, 0x88	; 136
     2ba:	53 e1       	ldi	r21, 0x13	; 19
     2bc:	60 e0       	ldi	r22, 0x00	; 0
     2be:	70 e0       	ldi	r23, 0x00	; 0
     2c0:	80 e0       	ldi	r24, 0x00	; 0
     2c2:	0e 94 9e 06 	call	0xd3c	; 0xd3c <Timer0_WithInterrupt_SetDelay>
     2c6:	06 c0       	rjmp	.+12     	; 0x2d4 <main+0xda>
				// btn1_read_=0;
				// btn0_read_=0;
			}
			else//  if( (btn0_read_==PRESSED) ||(btn1_read_==PRESSED) ) 
			{	//if this isn't the first click call the function of setting mode
				sitting_temp(btn0_read_,btn1_read_);
     2c8:	60 91 a6 00 	lds	r22, 0x00A6	; 0x8000a6 <btn1_read_>
     2cc:	80 91 a5 00 	lds	r24, 0x00A5	; 0x8000a5 <btn0_read_>
     2d0:	0e 94 9c 00 	call	0x138	; 0x138 <sitting_temp>
				
			}
			
			//compare the current temp with set_temp
			
			if(current_temp<degree-5){
     2d4:	c0 91 61 00 	lds	r28, 0x0061	; 0x800061 <degree>
     2d8:	d0 e0       	ldi	r29, 0x00	; 0
     2da:	be 01       	movw	r22, r28
     2dc:	65 50       	subi	r22, 0x05	; 5
     2de:	71 09       	sbc	r23, r1
     2e0:	07 2e       	mov	r0, r23
     2e2:	00 0c       	add	r0, r0
     2e4:	88 0b       	sbc	r24, r24
     2e6:	99 0b       	sbc	r25, r25
     2e8:	0e 94 bf 08 	call	0x117e	; 0x117e <__floatsisf>
     2ec:	4b 01       	movw	r8, r22
     2ee:	5c 01       	movw	r10, r24
     2f0:	c0 90 80 00 	lds	r12, 0x0080	; 0x800080 <current_temp>
     2f4:	d0 90 81 00 	lds	r13, 0x0081	; 0x800081 <current_temp+0x1>
     2f8:	e0 90 82 00 	lds	r14, 0x0082	; 0x800082 <current_temp+0x2>
     2fc:	f0 90 83 00 	lds	r15, 0x0083	; 0x800083 <current_temp+0x3>
     300:	a7 01       	movw	r20, r14
     302:	96 01       	movw	r18, r12
     304:	0e 94 4b 09 	call	0x1296	; 0x1296 <__gesf2>
     308:	18 16       	cp	r1, r24
     30a:	44 f4       	brge	.+16     	; 0x31c <main+0x122>
				heat_flag=1;	//raise flag of heating element
     30c:	81 e0       	ldi	r24, 0x01	; 1
     30e:	80 93 85 00 	sts	0x0085, r24	; 0x800085 <heat_flag>
				LED1_ON(); // Heating element on
     312:	0e 94 10 04 	call	0x820	; 0x820 <LED1_ON>
				LED2_OFF(); // Cooling element off
     316:	0e 94 24 04 	call	0x848	; 0x848 <LED2_OFF>
     31a:	9b cf       	rjmp	.-202    	; 0x252 <main+0x58>
			}
			else if (current_temp>degree+5)
     31c:	be 01       	movw	r22, r28
     31e:	6b 5f       	subi	r22, 0xFB	; 251
     320:	7f 4f       	sbci	r23, 0xFF	; 255
     322:	07 2e       	mov	r0, r23
     324:	00 0c       	add	r0, r0
     326:	88 0b       	sbc	r24, r24
     328:	99 0b       	sbc	r25, r25
     32a:	0e 94 bf 08 	call	0x117e	; 0x117e <__floatsisf>
     32e:	2b 01       	movw	r4, r22
     330:	3c 01       	movw	r6, r24
     332:	9b 01       	movw	r18, r22
     334:	ac 01       	movw	r20, r24
     336:	c7 01       	movw	r24, r14
     338:	b6 01       	movw	r22, r12
     33a:	0e 94 4b 09 	call	0x1296	; 0x1296 <__gesf2>
     33e:	18 16       	cp	r1, r24
     340:	3c f4       	brge	.+14     	; 0x350 <main+0x156>
			{
				heat_flag=0;	//raise flag of heating element
     342:	10 92 85 00 	sts	0x0085, r1	; 0x800085 <heat_flag>
				LED1_OFF(); // Heating element off
     346:	0e 94 14 04 	call	0x828	; 0x828 <LED1_OFF>
				LED2_ON(); // Cooling element on
     34a:	0e 94 20 04 	call	0x840	; 0x840 <LED2_ON>
     34e:	81 cf       	rjmp	.-254    	; 0x252 <main+0x58>
			}
			else if (current_temp <=degree - 5 && current_temp >= degree + 5)
     350:	a7 01       	movw	r20, r14
     352:	96 01       	movw	r18, r12
     354:	c5 01       	movw	r24, r10
     356:	b4 01       	movw	r22, r8
     358:	0e 94 4b 09 	call	0x1296	; 0x1296 <__gesf2>
     35c:	88 23       	and	r24, r24
     35e:	cc f0       	brlt	.+50     	; 0x392 <main+0x198>
     360:	a3 01       	movw	r20, r6
     362:	92 01       	movw	r18, r4
     364:	c7 01       	movw	r24, r14
     366:	b6 01       	movw	r22, r12
     368:	0e 94 4b 09 	call	0x1296	; 0x1296 <__gesf2>
     36c:	88 23       	and	r24, r24
     36e:	8c f0       	brlt	.+34     	; 0x392 <main+0x198>
			{
				LED1_OFF(); // Heating element off
     370:	0e 94 14 04 	call	0x828	; 0x828 <LED1_OFF>
				LED2_OFF(); // Cooling element off
     374:	0e 94 24 04 	call	0x848	; 0x848 <LED2_OFF>
				heat_flag=0;	//raise flag of heating element
     378:	10 92 85 00 	sts	0x0085, r1	; 0x800085 <heat_flag>
				Relay_ON();
     37c:	0e 94 2e 04 	call	0x85c	; 0x85c <Relay_ON>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     380:	8f e3       	ldi	r24, 0x3F	; 63
     382:	9c e9       	ldi	r25, 0x9C	; 156
     384:	01 97       	sbiw	r24, 0x01	; 1
     386:	f1 f7       	brne	.-4      	; 0x384 <main+0x18a>
     388:	00 c0       	rjmp	.+0      	; 0x38a <main+0x190>
     38a:	00 00       	nop
				_delay_ms(10);
				Relay_OFF();
     38c:	0e 94 34 04 	call	0x868	; 0x868 <Relay_OFF>
				heat_flag=0;	//raise flag of heating element
				LED1_OFF(); // Heating element off
				LED2_ON(); // Cooling element on
			}
			else if (current_temp <=degree - 5 && current_temp >= degree + 5)
			{
     390:	60 cf       	rjmp	.-320    	; 0x252 <main+0x58>
				_delay_ms(10);
				Relay_OFF();
			}
			else
			{
				SET_BIT(PORTA , PIN3);
     392:	8b b3       	in	r24, 0x1b	; 27
     394:	88 60       	ori	r24, 0x08	; 8
     396:	8b bb       	out	0x1b, r24	; 27
     398:	5c cf       	rjmp	.-328    	; 0x252 <main+0x58>

0000039a <calcualate_avg_temp>:

//===============================================================================================


float calcualate_avg_temp(uint16_t* arr)
{
     39a:	ac 01       	movw	r20, r24
	uint16_t sum = 0;
	
	for(uint8_t i = 0 ; i < 10 ; i++)
     39c:	90 e0       	ldi	r25, 0x00	; 0
//===============================================================================================


float calcualate_avg_temp(uint16_t* arr)
{
	uint16_t sum = 0;
     39e:	60 e0       	ldi	r22, 0x00	; 0
     3a0:	70 e0       	ldi	r23, 0x00	; 0
	
	for(uint8_t i = 0 ; i < 10 ; i++)
     3a2:	0b c0       	rjmp	.+22     	; 0x3ba <calcualate_avg_temp+0x20>
	{
		sum += arr[i];
     3a4:	e9 2f       	mov	r30, r25
     3a6:	f0 e0       	ldi	r31, 0x00	; 0
     3a8:	ee 0f       	add	r30, r30
     3aa:	ff 1f       	adc	r31, r31
     3ac:	e4 0f       	add	r30, r20
     3ae:	f5 1f       	adc	r31, r21
     3b0:	20 81       	ld	r18, Z
     3b2:	31 81       	ldd	r19, Z+1	; 0x01
     3b4:	62 0f       	add	r22, r18
     3b6:	73 1f       	adc	r23, r19

float calcualate_avg_temp(uint16_t* arr)
{
	uint16_t sum = 0;
	
	for(uint8_t i = 0 ; i < 10 ; i++)
     3b8:	9f 5f       	subi	r25, 0xFF	; 255
     3ba:	9a 30       	cpi	r25, 0x0A	; 10
     3bc:	98 f3       	brcs	.-26     	; 0x3a4 <calcualate_avg_temp+0xa>
	{
		sum += arr[i];
	}
	
	return (float ) sum / (float ) 10;
     3be:	80 e0       	ldi	r24, 0x00	; 0
     3c0:	90 e0       	ldi	r25, 0x00	; 0
     3c2:	0e 94 bd 08 	call	0x117a	; 0x117a <__floatunsisf>
     3c6:	20 e0       	ldi	r18, 0x00	; 0
     3c8:	30 e0       	ldi	r19, 0x00	; 0
     3ca:	40 e2       	ldi	r20, 0x20	; 32
     3cc:	51 e4       	ldi	r21, 0x41	; 65
     3ce:	0e 94 1c 08 	call	0x1038	; 0x1038 <__divsf3>
}
     3d2:	08 95       	ret

000003d4 <__vector_11>:

//===============================================================================================



ISR(TIMER0_OVF_vect){
     3d4:	1f 92       	push	r1
     3d6:	0f 92       	push	r0
     3d8:	0f b6       	in	r0, 0x3f	; 63
     3da:	0f 92       	push	r0
     3dc:	11 24       	eor	r1, r1
     3de:	2f 93       	push	r18
     3e0:	3f 93       	push	r19
     3e2:	4f 93       	push	r20
     3e4:	5f 93       	push	r21
     3e6:	6f 93       	push	r22
     3e8:	7f 93       	push	r23
     3ea:	8f 93       	push	r24
     3ec:	9f 93       	push	r25
     3ee:	af 93       	push	r26
     3f0:	bf 93       	push	r27
     3f2:	ef 93       	push	r30
     3f4:	ff 93       	push	r31
	
	static uint32_t cnt=0;
	if(test==1){	//restart count from 0 if user press the buttons
     3f6:	80 91 86 00 	lds	r24, 0x0086	; 0x800086 <test>
     3fa:	81 30       	cpi	r24, 0x01	; 1
     3fc:	51 f4       	brne	.+20     	; 0x412 <__EEPROM_REGION_LENGTH__+0x12>
		cnt=0;
     3fe:	10 92 66 00 	sts	0x0066, r1	; 0x800066 <cnt.2133>
     402:	10 92 67 00 	sts	0x0067, r1	; 0x800067 <cnt.2133+0x1>
     406:	10 92 68 00 	sts	0x0068, r1	; 0x800068 <cnt.2133+0x2>
     40a:	10 92 69 00 	sts	0x0069, r1	; 0x800069 <cnt.2133+0x3>
		test=0;
     40e:	10 92 86 00 	sts	0x0086, r1	; 0x800086 <test>
	}
	if(cnt==Number_OVF){		//if counter reach number of overflows
     412:	40 91 66 00 	lds	r20, 0x0066	; 0x800066 <cnt.2133>
     416:	50 91 67 00 	lds	r21, 0x0067	; 0x800067 <cnt.2133+0x1>
     41a:	60 91 68 00 	lds	r22, 0x0068	; 0x800068 <cnt.2133+0x2>
     41e:	70 91 69 00 	lds	r23, 0x0069	; 0x800069 <cnt.2133+0x3>
     422:	80 91 91 00 	lds	r24, 0x0091	; 0x800091 <Number_OVF>
     426:	90 91 92 00 	lds	r25, 0x0092	; 0x800092 <Number_OVF+0x1>
     42a:	a0 91 93 00 	lds	r26, 0x0093	; 0x800093 <Number_OVF+0x2>
     42e:	b0 91 94 00 	lds	r27, 0x0094	; 0x800094 <Number_OVF+0x3>
     432:	48 17       	cp	r20, r24
     434:	59 07       	cpc	r21, r25
     436:	6a 07       	cpc	r22, r26
     438:	7b 07       	cpc	r23, r27
     43a:	61 f4       	brne	.+24     	; 0x454 <__EEPROM_REGION_LENGTH__+0x54>
		Timer0_Stop();			//stop the timer
     43c:	0e 94 56 06 	call	0xcac	; 0xcac <Timer0_Stop>
		first_push_flag=0;
     440:	10 92 87 00 	sts	0x0087, r1	; 0x800087 <first_push_flag>
		cnt=0;					//make  counter =0
     444:	10 92 66 00 	sts	0x0066, r1	; 0x800066 <cnt.2133>
     448:	10 92 67 00 	sts	0x0067, r1	; 0x800067 <cnt.2133+0x1>
     44c:	10 92 68 00 	sts	0x0068, r1	; 0x800068 <cnt.2133+0x2>
     450:	10 92 69 00 	sts	0x0069, r1	; 0x800069 <cnt.2133+0x3>
	else if(cnt%(Number_OVF/5)==0){
		LCD_Write_Number(degree);
		//SEVSEG_Display(degree);
	}
	*/
	cnt++;
     454:	80 91 66 00 	lds	r24, 0x0066	; 0x800066 <cnt.2133>
     458:	90 91 67 00 	lds	r25, 0x0067	; 0x800067 <cnt.2133+0x1>
     45c:	a0 91 68 00 	lds	r26, 0x0068	; 0x800068 <cnt.2133+0x2>
     460:	b0 91 69 00 	lds	r27, 0x0069	; 0x800069 <cnt.2133+0x3>
     464:	01 96       	adiw	r24, 0x01	; 1
     466:	a1 1d       	adc	r26, r1
     468:	b1 1d       	adc	r27, r1
     46a:	80 93 66 00 	sts	0x0066, r24	; 0x800066 <cnt.2133>
     46e:	90 93 67 00 	sts	0x0067, r25	; 0x800067 <cnt.2133+0x1>
     472:	a0 93 68 00 	sts	0x0068, r26	; 0x800068 <cnt.2133+0x2>
     476:	b0 93 69 00 	sts	0x0069, r27	; 0x800069 <cnt.2133+0x3>
}
     47a:	ff 91       	pop	r31
     47c:	ef 91       	pop	r30
     47e:	bf 91       	pop	r27
     480:	af 91       	pop	r26
     482:	9f 91       	pop	r25
     484:	8f 91       	pop	r24
     486:	7f 91       	pop	r23
     488:	6f 91       	pop	r22
     48a:	5f 91       	pop	r21
     48c:	4f 91       	pop	r20
     48e:	3f 91       	pop	r19
     490:	2f 91       	pop	r18
     492:	0f 90       	pop	r0
     494:	0f be       	out	0x3f, r0	; 63
     496:	0f 90       	pop	r0
     498:	1f 90       	pop	r1
     49a:	18 95       	reti

0000049c <__vector_5>:

//===============================================================================================


ISR(TIMER2_OVF_vect)
{
     49c:	1f 92       	push	r1
     49e:	0f 92       	push	r0
     4a0:	0f b6       	in	r0, 0x3f	; 63
     4a2:	0f 92       	push	r0
     4a4:	11 24       	eor	r1, r1
     4a6:	2f 93       	push	r18
     4a8:	3f 93       	push	r19
     4aa:	4f 93       	push	r20
     4ac:	5f 93       	push	r21
     4ae:	6f 93       	push	r22
     4b0:	7f 93       	push	r23
     4b2:	8f 93       	push	r24
     4b4:	9f 93       	push	r25
     4b6:	af 93       	push	r26
     4b8:	bf 93       	push	r27
     4ba:	cf 93       	push	r28
     4bc:	df 93       	push	r29
     4be:	ef 93       	push	r30
     4c0:	ff 93       	push	r31
	static uint32_t timer2_count = 0;
	
	if (first_push_flag == 1)
     4c2:	80 91 87 00 	lds	r24, 0x0087	; 0x800087 <first_push_flag>
     4c6:	81 30       	cpi	r24, 0x01	; 1
     4c8:	71 f4       	brne	.+28     	; 0x4e6 <__vector_5+0x4a>
	{
		if( blink_7_segment )
     4ca:	80 91 6a 00 	lds	r24, 0x006A	; 0x80006a <blink_7_segment>
     4ce:	88 23       	and	r24, r24
     4d0:	29 f0       	breq	.+10     	; 0x4dc <__vector_5+0x40>
		{
			SEVSEG_Display(degree);
     4d2:	80 91 61 00 	lds	r24, 0x0061	; 0x800061 <degree>
     4d6:	0e 94 13 03 	call	0x626	; 0x626 <SEVSEG_Display>
     4da:	12 c0       	rjmp	.+36     	; 0x500 <__vector_5+0x64>
		}
		else
		{
			SEVSEG_Disable1();
     4dc:	0e 94 01 03 	call	0x602	; 0x602 <SEVSEG_Disable1>
			SEVSEG_Disable2();
     4e0:	0e 94 0d 03 	call	0x61a	; 0x61a <SEVSEG_Disable2>
     4e4:	0d c0       	rjmp	.+26     	; 0x500 <__vector_5+0x64>
		}
		
	}
	else
	{
		SEVSEG_Display(current_temp);
     4e6:	60 91 80 00 	lds	r22, 0x0080	; 0x800080 <current_temp>
     4ea:	70 91 81 00 	lds	r23, 0x0081	; 0x800081 <current_temp+0x1>
     4ee:	80 91 82 00 	lds	r24, 0x0082	; 0x800082 <current_temp+0x2>
     4f2:	90 91 83 00 	lds	r25, 0x0083	; 0x800083 <current_temp+0x3>
     4f6:	0e 94 8e 08 	call	0x111c	; 0x111c <__fixunssfsi>
     4fa:	86 2f       	mov	r24, r22
     4fc:	0e 94 13 03 	call	0x626	; 0x626 <SEVSEG_Display>
	}
	
	if(timer2_count < Timer2_OVF)
     500:	80 91 62 00 	lds	r24, 0x0062	; 0x800062 <__data_end>
     504:	90 91 63 00 	lds	r25, 0x0063	; 0x800063 <__data_end+0x1>
     508:	a0 91 64 00 	lds	r26, 0x0064	; 0x800064 <__data_end+0x2>
     50c:	b0 91 65 00 	lds	r27, 0x0065	; 0x800065 <__data_end+0x3>
     510:	40 91 9f 00 	lds	r20, 0x009F	; 0x80009f <Timer2_OVF>
     514:	50 91 a0 00 	lds	r21, 0x00A0	; 0x8000a0 <Timer2_OVF+0x1>
     518:	60 91 a1 00 	lds	r22, 0x00A1	; 0x8000a1 <Timer2_OVF+0x2>
     51c:	70 91 a2 00 	lds	r23, 0x00A2	; 0x8000a2 <Timer2_OVF+0x3>
     520:	84 17       	cp	r24, r20
     522:	95 07       	cpc	r25, r21
     524:	a6 07       	cpc	r26, r22
     526:	b7 07       	cpc	r27, r23
     528:	60 f4       	brcc	.+24     	; 0x542 <__vector_5+0xa6>
	{
		timer2_count++;
     52a:	01 96       	adiw	r24, 0x01	; 1
     52c:	a1 1d       	adc	r26, r1
     52e:	b1 1d       	adc	r27, r1
     530:	80 93 62 00 	sts	0x0062, r24	; 0x800062 <__data_end>
     534:	90 93 63 00 	sts	0x0063, r25	; 0x800063 <__data_end+0x1>
     538:	a0 93 64 00 	sts	0x0064, r26	; 0x800064 <__data_end+0x2>
     53c:	b0 93 65 00 	sts	0x0065, r27	; 0x800065 <__data_end+0x3>
     540:	47 c0       	rjmp	.+142    	; 0x5d0 <__vector_5+0x134>
	}
	else
	{
		// ADC read
		last_10_temp[temp_index] = (500.0 * ADC_Read()) / 1024.0 ; // degree
     542:	c0 91 6b 00 	lds	r28, 0x006B	; 0x80006b <temp_index>
     546:	d0 e0       	ldi	r29, 0x00	; 0
     548:	0e 94 66 04 	call	0x8cc	; 0x8cc <ADC_Read>
     54c:	bc 01       	movw	r22, r24
     54e:	80 e0       	ldi	r24, 0x00	; 0
     550:	90 e0       	ldi	r25, 0x00	; 0
     552:	0e 94 bd 08 	call	0x117a	; 0x117a <__floatunsisf>
     556:	20 e0       	ldi	r18, 0x00	; 0
     558:	30 e0       	ldi	r19, 0x00	; 0
     55a:	4a ef       	ldi	r20, 0xFA	; 250
     55c:	53 e4       	ldi	r21, 0x43	; 67
     55e:	0e 94 50 09 	call	0x12a0	; 0x12a0 <__mulsf3>
     562:	20 e0       	ldi	r18, 0x00	; 0
     564:	30 e0       	ldi	r19, 0x00	; 0
     566:	40 e8       	ldi	r20, 0x80	; 128
     568:	5a e3       	ldi	r21, 0x3A	; 58
     56a:	0e 94 50 09 	call	0x12a0	; 0x12a0 <__mulsf3>
     56e:	cc 0f       	add	r28, r28
     570:	dd 1f       	adc	r29, r29
     572:	c4 59       	subi	r28, 0x94	; 148
     574:	df 4f       	sbci	r29, 0xFF	; 255
     576:	0e 94 8e 08 	call	0x111c	; 0x111c <__fixunssfsi>
     57a:	79 83       	std	Y+1, r23	; 0x01
     57c:	68 83       	st	Y, r22
		temp_index++;
     57e:	80 91 6b 00 	lds	r24, 0x006B	; 0x80006b <temp_index>
     582:	8f 5f       	subi	r24, 0xFF	; 255
     584:	80 93 6b 00 	sts	0x006B, r24	; 0x80006b <temp_index>

		if(temp_index > 9)
     588:	8a 30       	cpi	r24, 0x0A	; 10
     58a:	d0 f0       	brcs	.+52     	; 0x5c0 <__vector_5+0x124>
		{
			temp_index = 0;
     58c:	10 92 6b 00 	sts	0x006B, r1	; 0x80006b <temp_index>
			current_temp=calcualate_avg_temp(last_10_temp);
     590:	8c e6       	ldi	r24, 0x6C	; 108
     592:	90 e0       	ldi	r25, 0x00	; 0
     594:	0e 94 cd 01 	call	0x39a	; 0x39a <calcualate_avg_temp>
     598:	60 93 80 00 	sts	0x0080, r22	; 0x800080 <current_temp>
     59c:	70 93 81 00 	sts	0x0081, r23	; 0x800081 <current_temp+0x1>
     5a0:	80 93 82 00 	sts	0x0082, r24	; 0x800082 <current_temp+0x2>
     5a4:	90 93 83 00 	sts	0x0083, r25	; 0x800083 <current_temp+0x3>
			if (heat_flag==1)
     5a8:	80 91 85 00 	lds	r24, 0x0085	; 0x800085 <heat_flag>
     5ac:	81 30       	cpi	r24, 0x01	; 1
     5ae:	11 f4       	brne	.+4      	; 0x5b4 <__vector_5+0x118>
			{
				LED1_TGL();
     5b0:	0e 94 18 04 	call	0x830	; 0x830 <LED1_TGL>
			}
			blink_7_segment ^= 1;
     5b4:	90 91 6a 00 	lds	r25, 0x006A	; 0x80006a <blink_7_segment>
     5b8:	81 e0       	ldi	r24, 0x01	; 1
     5ba:	89 27       	eor	r24, r25
     5bc:	80 93 6a 00 	sts	0x006A, r24	; 0x80006a <blink_7_segment>
		}
		timer2_count = 0;
     5c0:	10 92 62 00 	sts	0x0062, r1	; 0x800062 <__data_end>
     5c4:	10 92 63 00 	sts	0x0063, r1	; 0x800063 <__data_end+0x1>
     5c8:	10 92 64 00 	sts	0x0064, r1	; 0x800064 <__data_end+0x2>
     5cc:	10 92 65 00 	sts	0x0065, r1	; 0x800065 <__data_end+0x3>

	}
}
     5d0:	ff 91       	pop	r31
     5d2:	ef 91       	pop	r30
     5d4:	df 91       	pop	r29
     5d6:	cf 91       	pop	r28
     5d8:	bf 91       	pop	r27
     5da:	af 91       	pop	r26
     5dc:	9f 91       	pop	r25
     5de:	8f 91       	pop	r24
     5e0:	7f 91       	pop	r23
     5e2:	6f 91       	pop	r22
     5e4:	5f 91       	pop	r21
     5e6:	4f 91       	pop	r20
     5e8:	3f 91       	pop	r19
     5ea:	2f 91       	pop	r18
     5ec:	0f 90       	pop	r0
     5ee:	0f be       	out	0x3f, r0	; 63
     5f0:	0f 90       	pop	r0
     5f2:	1f 90       	pop	r1
     5f4:	18 95       	reti

000005f6 <SEVSEG_Enable1>:
{
	DIO_SetPinValue(SEVSEG_CTRL_PORT, SEVSEG_PIN_DOT, SEVSEG_HIGH);
}
void SEVSEG_Dot_Disable(void)//Disable dot
{
	DIO_SetPinValue(SEVSEG_CTRL_PORT, SEVSEG_PIN_DOT, SEVSEG_LOW);
     5f6:	41 e0       	ldi	r20, 0x01	; 1
     5f8:	61 e0       	ldi	r22, 0x01	; 1
     5fa:	81 e0       	ldi	r24, 0x01	; 1
     5fc:	0e 94 df 04 	call	0x9be	; 0x9be <DIO_SetPinValue>
     600:	08 95       	ret

00000602 <SEVSEG_Disable1>:
     602:	40 e0       	ldi	r20, 0x00	; 0
     604:	61 e0       	ldi	r22, 0x01	; 1
     606:	81 e0       	ldi	r24, 0x01	; 1
     608:	0e 94 df 04 	call	0x9be	; 0x9be <DIO_SetPinValue>
     60c:	08 95       	ret

0000060e <SEVSEG_Enable2>:
     60e:	41 e0       	ldi	r20, 0x01	; 1
     610:	62 e0       	ldi	r22, 0x02	; 2
     612:	81 e0       	ldi	r24, 0x01	; 1
     614:	0e 94 df 04 	call	0x9be	; 0x9be <DIO_SetPinValue>
     618:	08 95       	ret

0000061a <SEVSEG_Disable2>:
     61a:	40 e0       	ldi	r20, 0x00	; 0
     61c:	62 e0       	ldi	r22, 0x02	; 2
     61e:	81 e0       	ldi	r24, 0x01	; 1
     620:	0e 94 df 04 	call	0x9be	; 0x9be <DIO_SetPinValue>
     624:	08 95       	ret

00000626 <SEVSEG_Display>:
}
void SEVSEG_Display(uint8_t number)
{
     626:	cf 93       	push	r28
	uint8_t num1 = number%10;
     628:	9d ec       	ldi	r25, 0xCD	; 205
     62a:	89 9f       	mul	r24, r25
     62c:	91 2d       	mov	r25, r1
     62e:	11 24       	eor	r1, r1
     630:	29 2f       	mov	r18, r25
     632:	26 95       	lsr	r18
     634:	26 95       	lsr	r18
     636:	26 95       	lsr	r18
     638:	22 0f       	add	r18, r18
     63a:	32 2f       	mov	r19, r18
     63c:	33 0f       	add	r19, r19
     63e:	33 0f       	add	r19, r19
     640:	23 0f       	add	r18, r19
     642:	82 1b       	sub	r24, r18
     644:	28 2f       	mov	r18, r24
	uint8_t num2 = number/10;
     646:	c9 2f       	mov	r28, r25
     648:	c6 95       	lsr	r28
     64a:	c6 95       	lsr	r28
     64c:	c6 95       	lsr	r28
	PORTA = (num1 << 4);
     64e:	22 95       	swap	r18
     650:	20 7f       	andi	r18, 0xF0	; 240
     652:	2b bb       	out	0x1b, r18	; 27
	SEVSEG_Enable1();
     654:	0e 94 fb 02 	call	0x5f6	; 0x5f6 <SEVSEG_Enable1>
	SEVSEG_Disable2();
     658:	0e 94 0d 03 	call	0x61a	; 0x61a <SEVSEG_Disable2>
     65c:	8f e3       	ldi	r24, 0x3F	; 63
     65e:	9c e9       	ldi	r25, 0x9C	; 156
     660:	01 97       	sbiw	r24, 0x01	; 1
     662:	f1 f7       	brne	.-4      	; 0x660 <SEVSEG_Display+0x3a>
     664:	00 c0       	rjmp	.+0      	; 0x666 <SEVSEG_Display+0x40>
     666:	00 00       	nop
	_delay_ms(10);
	PORTA = (num2 << 4);
     668:	9c 2f       	mov	r25, r28
     66a:	92 95       	swap	r25
     66c:	90 7f       	andi	r25, 0xF0	; 240
     66e:	9b bb       	out	0x1b, r25	; 27
	SEVSEG_Disable1();
     670:	0e 94 01 03 	call	0x602	; 0x602 <SEVSEG_Disable1>
	SEVSEG_Enable2();
     674:	0e 94 07 03 	call	0x60e	; 0x60e <SEVSEG_Enable2>
     678:	8f e3       	ldi	r24, 0x3F	; 63
     67a:	9c e9       	ldi	r25, 0x9C	; 156
     67c:	01 97       	sbiw	r24, 0x01	; 1
     67e:	f1 f7       	brne	.-4      	; 0x67c <SEVSEG_Display+0x56>
     680:	00 c0       	rjmp	.+0      	; 0x682 <SEVSEG_Display+0x5c>
     682:	00 00       	nop
	_delay_ms(10);
     684:	cf 91       	pop	r28
     686:	08 95       	ret

00000688 <BTN0_Initialization>:
#include "PushBTN0.h"


void BTN0_Initialization(void)
{
	DIO_SetPinDirection(BTN0_PORT, BTN0_PIN, BTN0_INP);
     688:	40 e0       	ldi	r20, 0x00	; 0
     68a:	60 e0       	ldi	r22, 0x00	; 0
     68c:	81 e0       	ldi	r24, 0x01	; 1
     68e:	0e 94 6e 04 	call	0x8dc	; 0x8dc <DIO_SetPinDirection>
	DIO_SetPinPullUp(BTN0_PORT , BTN0_PIN);
     692:	60 e0       	ldi	r22, 0x00	; 0
     694:	81 e0       	ldi	r24, 0x01	; 1
     696:	0e 94 84 05 	call	0xb08	; 0xb08 <DIO_SetPinPullUp>
     69a:	08 95       	ret

0000069c <BTN0_Read>:

uint8_t BTN0_Read(void)
{
	uint8_t Btn = NPRESSED;
	uint8_t val = 0;
	val = DIO_ReadPinValue(BTN0_PORT, BTN0_PIN);
     69c:	60 e0       	ldi	r22, 0x00	; 0
     69e:	81 e0       	ldi	r24, 0x01	; 1
     6a0:	0e 94 50 05 	call	0xaa0	; 0xaa0 <DIO_ReadPinValue>
     6a4:	ef e3       	ldi	r30, 0x3F	; 63
     6a6:	fc e9       	ldi	r31, 0x9C	; 156
     6a8:	31 97       	sbiw	r30, 0x01	; 1
     6aa:	f1 f7       	brne	.-4      	; 0x6a8 <BTN0_Read+0xc>
     6ac:	00 c0       	rjmp	.+0      	; 0x6ae <BTN0_Read+0x12>
     6ae:	00 00       	nop
	{
		Btn = DIO_ReadPinValue(BTN0_PORT, BTN0_PIN);
	}
	_delay_ms(10);
	return val;
}
     6b0:	08 95       	ret

000006b2 <BTN1_Initialization>:
#include "PushBTN1.h"


void BTN1_Initialization(void)
{
	DIO_SetPinDirection(BTN1_PORT, BTN1_PIN, BTN1_INP);
     6b2:	40 e0       	ldi	r20, 0x00	; 0
     6b4:	66 e0       	ldi	r22, 0x06	; 6
     6b6:	83 e0       	ldi	r24, 0x03	; 3
     6b8:	0e 94 6e 04 	call	0x8dc	; 0x8dc <DIO_SetPinDirection>
     6bc:	08 95       	ret

000006be <BTN1_Read>:

uint8_t BTN1_Read(void)
{
	uint8_t Btn = NPRESSED;
	uint8_t val = 0;
	val = DIO_ReadPinValue(BTN1_PORT, BTN1_PIN);
     6be:	66 e0       	ldi	r22, 0x06	; 6
     6c0:	83 e0       	ldi	r24, 0x03	; 3
     6c2:	0e 94 50 05 	call	0xaa0	; 0xaa0 <DIO_ReadPinValue>
     6c6:	ef e3       	ldi	r30, 0x3F	; 63
     6c8:	fc e9       	ldi	r31, 0x9C	; 156
     6ca:	31 97       	sbiw	r30, 0x01	; 1
     6cc:	f1 f7       	brne	.-4      	; 0x6ca <BTN1_Read+0xc>
     6ce:	00 c0       	rjmp	.+0      	; 0x6d0 <BTN1_Read+0x12>
     6d0:	00 00       	nop
	{
		Btn = DIO_ReadPinValue(BTN1_PORT, BTN1_PIN);
	}
	_delay_ms(10);
	return val;
}
     6d2:	08 95       	ret

000006d4 <LCD_Write_Command>:
	{
		LCD_Write_Character(customChatacter[iter]);
	}
	/*Choose location*/
	LCD_Location(loc[0], loc[1]);
}
     6d4:	cf 93       	push	r28
     6d6:	c8 2f       	mov	r28, r24
     6d8:	40 e0       	ldi	r20, 0x00	; 0
     6da:	61 e0       	ldi	r22, 0x01	; 1
     6dc:	81 e0       	ldi	r24, 0x01	; 1
     6de:	0e 94 df 04 	call	0x9be	; 0x9be <DIO_SetPinValue>
     6e2:	40 e0       	ldi	r20, 0x00	; 0
     6e4:	62 e0       	ldi	r22, 0x02	; 2
     6e6:	81 e0       	ldi	r24, 0x01	; 1
     6e8:	0e 94 df 04 	call	0x9be	; 0x9be <DIO_SetPinValue>
     6ec:	40 e0       	ldi	r20, 0x00	; 0
     6ee:	63 e0       	ldi	r22, 0x03	; 3
     6f0:	81 e0       	ldi	r24, 0x01	; 1
     6f2:	0e 94 df 04 	call	0x9be	; 0x9be <DIO_SetPinValue>
     6f6:	8b b3       	in	r24, 0x1b	; 27
     6f8:	9c 2f       	mov	r25, r28
     6fa:	90 7f       	andi	r25, 0xF0	; 240
     6fc:	8f 70       	andi	r24, 0x0F	; 15
     6fe:	89 2b       	or	r24, r25
     700:	8b bb       	out	0x1b, r24	; 27
     702:	41 e0       	ldi	r20, 0x01	; 1
     704:	63 e0       	ldi	r22, 0x03	; 3
     706:	81 e0       	ldi	r24, 0x01	; 1
     708:	0e 94 df 04 	call	0x9be	; 0x9be <DIO_SetPinValue>
     70c:	8f e9       	ldi	r24, 0x9F	; 159
     70e:	9f e0       	ldi	r25, 0x0F	; 15
     710:	01 97       	sbiw	r24, 0x01	; 1
     712:	f1 f7       	brne	.-4      	; 0x710 <LCD_Write_Command+0x3c>
     714:	00 c0       	rjmp	.+0      	; 0x716 <LCD_Write_Command+0x42>
     716:	00 00       	nop
     718:	40 e0       	ldi	r20, 0x00	; 0
     71a:	63 e0       	ldi	r22, 0x03	; 3
     71c:	81 e0       	ldi	r24, 0x01	; 1
     71e:	0e 94 df 04 	call	0x9be	; 0x9be <DIO_SetPinValue>
     722:	20 e1       	ldi	r18, 0x10	; 16
     724:	c2 9f       	mul	r28, r18
     726:	c0 01       	movw	r24, r0
     728:	11 24       	eor	r1, r1
     72a:	9b b3       	in	r25, 0x1b	; 27
     72c:	9f 70       	andi	r25, 0x0F	; 15
     72e:	89 2b       	or	r24, r25
     730:	8b bb       	out	0x1b, r24	; 27
     732:	41 e0       	ldi	r20, 0x01	; 1
     734:	63 e0       	ldi	r22, 0x03	; 3
     736:	81 e0       	ldi	r24, 0x01	; 1
     738:	0e 94 df 04 	call	0x9be	; 0x9be <DIO_SetPinValue>
     73c:	8f e9       	ldi	r24, 0x9F	; 159
     73e:	9f e0       	ldi	r25, 0x0F	; 15
     740:	01 97       	sbiw	r24, 0x01	; 1
     742:	f1 f7       	brne	.-4      	; 0x740 <LCD_Write_Command+0x6c>
     744:	00 c0       	rjmp	.+0      	; 0x746 <LCD_Write_Command+0x72>
     746:	00 00       	nop
     748:	40 e0       	ldi	r20, 0x00	; 0
     74a:	63 e0       	ldi	r22, 0x03	; 3
     74c:	81 e0       	ldi	r24, 0x01	; 1
     74e:	0e 94 df 04 	call	0x9be	; 0x9be <DIO_SetPinValue>
     752:	8f e1       	ldi	r24, 0x1F	; 31
     754:	9e e4       	ldi	r25, 0x4E	; 78
     756:	01 97       	sbiw	r24, 0x01	; 1
     758:	f1 f7       	brne	.-4      	; 0x756 <LCD_Write_Command+0x82>
     75a:	00 c0       	rjmp	.+0      	; 0x75c <LCD_Write_Command+0x88>
     75c:	00 00       	nop
     75e:	cf 91       	pop	r28
     760:	08 95       	ret

00000762 <LCD_Initialization>:
     762:	41 e0       	ldi	r20, 0x01	; 1
     764:	61 e0       	ldi	r22, 0x01	; 1
     766:	81 e0       	ldi	r24, 0x01	; 1
     768:	0e 94 6e 04 	call	0x8dc	; 0x8dc <DIO_SetPinDirection>
     76c:	41 e0       	ldi	r20, 0x01	; 1
     76e:	62 e0       	ldi	r22, 0x02	; 2
     770:	81 e0       	ldi	r24, 0x01	; 1
     772:	0e 94 6e 04 	call	0x8dc	; 0x8dc <DIO_SetPinDirection>
     776:	41 e0       	ldi	r20, 0x01	; 1
     778:	63 e0       	ldi	r22, 0x03	; 3
     77a:	81 e0       	ldi	r24, 0x01	; 1
     77c:	0e 94 6e 04 	call	0x8dc	; 0x8dc <DIO_SetPinDirection>
     780:	41 e0       	ldi	r20, 0x01	; 1
     782:	64 e0       	ldi	r22, 0x04	; 4
     784:	80 e0       	ldi	r24, 0x00	; 0
     786:	0e 94 6e 04 	call	0x8dc	; 0x8dc <DIO_SetPinDirection>
     78a:	41 e0       	ldi	r20, 0x01	; 1
     78c:	65 e0       	ldi	r22, 0x05	; 5
     78e:	80 e0       	ldi	r24, 0x00	; 0
     790:	0e 94 6e 04 	call	0x8dc	; 0x8dc <DIO_SetPinDirection>
     794:	41 e0       	ldi	r20, 0x01	; 1
     796:	66 e0       	ldi	r22, 0x06	; 6
     798:	80 e0       	ldi	r24, 0x00	; 0
     79a:	0e 94 6e 04 	call	0x8dc	; 0x8dc <DIO_SetPinDirection>
     79e:	41 e0       	ldi	r20, 0x01	; 1
     7a0:	67 e0       	ldi	r22, 0x07	; 7
     7a2:	80 e0       	ldi	r24, 0x00	; 0
     7a4:	0e 94 6e 04 	call	0x8dc	; 0x8dc <DIO_SetPinDirection>
     7a8:	83 e3       	ldi	r24, 0x33	; 51
     7aa:	0e 94 6a 03 	call	0x6d4	; 0x6d4 <LCD_Write_Command>
     7ae:	82 e3       	ldi	r24, 0x32	; 50
     7b0:	0e 94 6a 03 	call	0x6d4	; 0x6d4 <LCD_Write_Command>
     7b4:	88 e2       	ldi	r24, 0x28	; 40
     7b6:	0e 94 6a 03 	call	0x6d4	; 0x6d4 <LCD_Write_Command>
     7ba:	82 e0       	ldi	r24, 0x02	; 2
     7bc:	0e 94 6a 03 	call	0x6d4	; 0x6d4 <LCD_Write_Command>
     7c0:	8c e0       	ldi	r24, 0x0C	; 12
     7c2:	0e 94 6a 03 	call	0x6d4	; 0x6d4 <LCD_Write_Command>
     7c6:	81 e0       	ldi	r24, 0x01	; 1
     7c8:	0e 94 6a 03 	call	0x6d4	; 0x6d4 <LCD_Write_Command>
     7cc:	86 e0       	ldi	r24, 0x06	; 6
     7ce:	0e 94 6a 03 	call	0x6d4	; 0x6d4 <LCD_Write_Command>
     7d2:	08 95       	ret

000007d4 <LCD_disable>:

void LCD_disable(){
	
		DIO_SetPinDirection(LCD_CTRL_PORT, LCD_RS, 0);
     7d4:	40 e0       	ldi	r20, 0x00	; 0
     7d6:	61 e0       	ldi	r22, 0x01	; 1
     7d8:	81 e0       	ldi	r24, 0x01	; 1
     7da:	0e 94 6e 04 	call	0x8dc	; 0x8dc <DIO_SetPinDirection>
		DIO_SetPinDirection(LCD_CTRL_PORT, LCD_RW, 0);
     7de:	40 e0       	ldi	r20, 0x00	; 0
     7e0:	62 e0       	ldi	r22, 0x02	; 2
     7e2:	81 e0       	ldi	r24, 0x01	; 1
     7e4:	0e 94 6e 04 	call	0x8dc	; 0x8dc <DIO_SetPinDirection>
		DIO_SetPinDirection(LCD_CTRL_PORT, LCD_EN, 0);
     7e8:	40 e0       	ldi	r20, 0x00	; 0
     7ea:	63 e0       	ldi	r22, 0x03	; 3
     7ec:	81 e0       	ldi	r24, 0x01	; 1
     7ee:	0e 94 6e 04 	call	0x8dc	; 0x8dc <DIO_SetPinDirection>
     7f2:	08 95       	ret

000007f4 <LED0_Initialization>:
#include "LED0.h"

void LED0_Initialization(void)
{
	//SET_BIT(LED0_DDR, LED0);
	DIO_SetPinDirection(LED0_PORT, LED0, LED0_OUT);
     7f4:	41 e0       	ldi	r20, 0x01	; 1
     7f6:	62 e0       	ldi	r22, 0x02	; 2
     7f8:	82 e0       	ldi	r24, 0x02	; 2
     7fa:	0e 94 6e 04 	call	0x8dc	; 0x8dc <DIO_SetPinDirection>
     7fe:	08 95       	ret

00000800 <LED0_ON>:
}
void LED0_ON(void)
{
	//SET_BIT(LED0_PORT, LED0);
	DIO_SetPinValue(LED0_PORT, LED0, LED0_ONN);
     800:	41 e0       	ldi	r20, 0x01	; 1
     802:	62 e0       	ldi	r22, 0x02	; 2
     804:	82 e0       	ldi	r24, 0x02	; 2
     806:	0e 94 df 04 	call	0x9be	; 0x9be <DIO_SetPinValue>
     80a:	08 95       	ret

0000080c <LED0_OFF>:
}
void LED0_OFF(void)
{
	//CLR_BIT(LED0_PORT, LED0);
	DIO_SetPinValue(LED0_PORT, LED0, LED0_OFFF);
     80c:	40 e0       	ldi	r20, 0x00	; 0
     80e:	62 e0       	ldi	r22, 0x02	; 2
     810:	82 e0       	ldi	r24, 0x02	; 2
     812:	0e 94 df 04 	call	0x9be	; 0x9be <DIO_SetPinValue>
     816:	08 95       	ret

00000818 <LED1_Initialization>:
 */ 
#include "LED1.h"

void LED1_Initialization(void)
{
	SET_BIT(LED1_DDR, LED1);
     818:	84 b3       	in	r24, 0x14	; 20
     81a:	80 68       	ori	r24, 0x80	; 128
     81c:	84 bb       	out	0x14, r24	; 20
     81e:	08 95       	ret

00000820 <LED1_ON>:
}
void LED1_ON(void)
{
	SET_BIT(LED1_PORT, LED1);
     820:	85 b3       	in	r24, 0x15	; 21
     822:	80 68       	ori	r24, 0x80	; 128
     824:	85 bb       	out	0x15, r24	; 21
     826:	08 95       	ret

00000828 <LED1_OFF>:
}
void LED1_OFF(void)
{
	CLR_BIT(LED1_PORT, LED1);
     828:	85 b3       	in	r24, 0x15	; 21
     82a:	8f 77       	andi	r24, 0x7F	; 127
     82c:	85 bb       	out	0x15, r24	; 21
     82e:	08 95       	ret

00000830 <LED1_TGL>:
}
void LED1_TGL(void)
{
	TGL_BIT(LED1_PORT, LED1);
     830:	85 b3       	in	r24, 0x15	; 21
     832:	80 58       	subi	r24, 0x80	; 128
     834:	85 bb       	out	0x15, r24	; 21
     836:	08 95       	ret

00000838 <LED2_Initialization>:
 */ 
#include "LED2.h"

void LED2_Initialization(void)
{
	SET_BIT(LED2_DDR, LED2);
     838:	81 b3       	in	r24, 0x11	; 17
     83a:	88 60       	ori	r24, 0x08	; 8
     83c:	81 bb       	out	0x11, r24	; 17
     83e:	08 95       	ret

00000840 <LED2_ON>:
}
void LED2_ON(void)
{
	SET_BIT(LED2_PORT, LED2);
     840:	82 b3       	in	r24, 0x12	; 18
     842:	88 60       	ori	r24, 0x08	; 8
     844:	82 bb       	out	0x12, r24	; 18
     846:	08 95       	ret

00000848 <LED2_OFF>:
}
void LED2_OFF(void)
{
	CLR_BIT(LED2_PORT, LED2);
     848:	82 b3       	in	r24, 0x12	; 18
     84a:	87 7f       	andi	r24, 0xF7	; 247
     84c:	82 bb       	out	0x12, r24	; 18
     84e:	08 95       	ret

00000850 <Relay_Initialization>:
#include "Relay.h"


void Relay_Initialization(void)
{
	DIO_SetPinDirection(RELAY_PORT, RELAY_PIN, RELAY_OUT);
     850:	41 e0       	ldi	r20, 0x01	; 1
     852:	62 e0       	ldi	r22, 0x02	; 2
     854:	80 e0       	ldi	r24, 0x00	; 0
     856:	0e 94 6e 04 	call	0x8dc	; 0x8dc <DIO_SetPinDirection>
     85a:	08 95       	ret

0000085c <Relay_ON>:
}
void Relay_ON(void)
{
	DIO_SetPinValue(RELAY_PORT, RELAY_PIN, RELAY_HIGH);
     85c:	41 e0       	ldi	r20, 0x01	; 1
     85e:	62 e0       	ldi	r22, 0x02	; 2
     860:	80 e0       	ldi	r24, 0x00	; 0
     862:	0e 94 df 04 	call	0x9be	; 0x9be <DIO_SetPinValue>
     866:	08 95       	ret

00000868 <Relay_OFF>:
}
void Relay_OFF(void)
{
	DIO_SetPinValue(RELAY_PORT, RELAY_PIN, RELAY_LOW);
     868:	40 e0       	ldi	r20, 0x00	; 0
     86a:	62 e0       	ldi	r22, 0x02	; 2
     86c:	80 e0       	ldi	r24, 0x00	; 0
     86e:	0e 94 df 04 	call	0x9be	; 0x9be <DIO_SetPinValue>
     872:	08 95       	ret

00000874 <ADC_Initialization>:
	/*
	1- Select voltage refernce
	2- Select left or right adjust
	3- Select chanel (1)
	*/
	switch(chanel)
     874:	90 e0       	ldi	r25, 0x00	; 0
     876:	88 30       	cpi	r24, 0x08	; 8
     878:	91 05       	cpc	r25, r1
     87a:	20 f5       	brcc	.+72     	; 0x8c4 <ADC_Initialization+0x50>
     87c:	fc 01       	movw	r30, r24
     87e:	e6 5d       	subi	r30, 0xD6	; 214
     880:	ff 4f       	sbci	r31, 0xFF	; 255
     882:	0c 94 03 0a 	jmp	0x1406	; 0x1406 <__tablejump2__>
	{
		case ADC0:
		ADMUX |= 0b01000000;//0x40
     886:	87 b1       	in	r24, 0x07	; 7
     888:	80 64       	ori	r24, 0x40	; 64
     88a:	87 b9       	out	0x07, r24	; 7
		break;
     88c:	1b c0       	rjmp	.+54     	; 0x8c4 <ADC_Initialization+0x50>
		case ADC1:
		ADMUX |= 0b01000001;//0x41
     88e:	87 b1       	in	r24, 0x07	; 7
     890:	81 64       	ori	r24, 0x41	; 65
     892:	87 b9       	out	0x07, r24	; 7
		break;
     894:	17 c0       	rjmp	.+46     	; 0x8c4 <ADC_Initialization+0x50>
		case ADC2:
		ADMUX |= 0b01000010;//0x42
     896:	87 b1       	in	r24, 0x07	; 7
     898:	82 64       	ori	r24, 0x42	; 66
     89a:	87 b9       	out	0x07, r24	; 7
		break;
     89c:	13 c0       	rjmp	.+38     	; 0x8c4 <ADC_Initialization+0x50>
		case ADC3:
		ADMUX |= 0b01000011;//0x43
     89e:	87 b1       	in	r24, 0x07	; 7
     8a0:	83 64       	ori	r24, 0x43	; 67
     8a2:	87 b9       	out	0x07, r24	; 7
		break;
     8a4:	0f c0       	rjmp	.+30     	; 0x8c4 <ADC_Initialization+0x50>
		case ADC4:
		ADMUX |= 0b01000100;//0x44
     8a6:	87 b1       	in	r24, 0x07	; 7
     8a8:	84 64       	ori	r24, 0x44	; 68
     8aa:	87 b9       	out	0x07, r24	; 7
		break;
     8ac:	0b c0       	rjmp	.+22     	; 0x8c4 <ADC_Initialization+0x50>
		case ADC5:
		ADMUX |= 0b01000101;//0x45
     8ae:	87 b1       	in	r24, 0x07	; 7
     8b0:	85 64       	ori	r24, 0x45	; 69
     8b2:	87 b9       	out	0x07, r24	; 7
		break;
     8b4:	07 c0       	rjmp	.+14     	; 0x8c4 <ADC_Initialization+0x50>
		case ADC6:
		ADMUX |= 0b01000110;//0x46
     8b6:	87 b1       	in	r24, 0x07	; 7
     8b8:	86 64       	ori	r24, 0x46	; 70
     8ba:	87 b9       	out	0x07, r24	; 7
		break;
     8bc:	03 c0       	rjmp	.+6      	; 0x8c4 <ADC_Initialization+0x50>
		case ADC7:
		ADMUX |= 0b01000111;//0x47
     8be:	87 b1       	in	r24, 0x07	; 7
     8c0:	87 64       	ori	r24, 0x47	; 71
     8c2:	87 b9       	out	0x07, r24	; 7
	/*
	1- Auto trigger mode
	2- Select prescaler
	3- enable ADC
	*/
	ADCSRA |= 0b10100111;//0xA7
     8c4:	86 b1       	in	r24, 0x06	; 6
     8c6:	87 6a       	ori	r24, 0xA7	; 167
     8c8:	86 b9       	out	0x06, r24	; 6
     8ca:	08 95       	ret

000008cc <ADC_Read>:
}

uint16_t ADC_Read(void)
{
	uint16_t data = 0;
	SET_BIT(ADCSRA, ADSC);
     8cc:	86 b1       	in	r24, 0x06	; 6
     8ce:	80 64       	ori	r24, 0x40	; 64
     8d0:	86 b9       	out	0x06, r24	; 6
	while(GET_BIT(ADCSRA, ADIF) != 1);//wait until conversion finished
     8d2:	34 9b       	sbis	0x06, 4	; 6
     8d4:	fe cf       	rjmp	.-4      	; 0x8d2 <ADC_Read+0x6>
	data = ADC_DATA;
     8d6:	84 b1       	in	r24, 0x04	; 4
     8d8:	95 b1       	in	r25, 0x05	; 5
	return data;
     8da:	08 95       	ret

000008dc <DIO_SetPinDirection>:
		break;
		case DIO_PORTC:
		TGL_BIT(PORTC, pin);
		break;
		case DIO_PORTD:
		TGL_BIT(PORTD, pin);
     8dc:	44 23       	and	r20, r20
     8de:	19 f0       	breq	.+6      	; 0x8e6 <DIO_SetPinDirection+0xa>
     8e0:	41 30       	cpi	r20, 0x01	; 1
     8e2:	c9 f1       	breq	.+114    	; 0x956 <DIO_SetPinDirection+0x7a>
     8e4:	08 95       	ret
     8e6:	81 30       	cpi	r24, 0x01	; 1
     8e8:	91 f0       	breq	.+36     	; 0x90e <DIO_SetPinDirection+0x32>
     8ea:	28 f0       	brcs	.+10     	; 0x8f6 <DIO_SetPinDirection+0x1a>
     8ec:	82 30       	cpi	r24, 0x02	; 2
     8ee:	d9 f0       	breq	.+54     	; 0x926 <DIO_SetPinDirection+0x4a>
     8f0:	83 30       	cpi	r24, 0x03	; 3
     8f2:	29 f1       	breq	.+74     	; 0x93e <DIO_SetPinDirection+0x62>
     8f4:	08 95       	ret
     8f6:	2a b3       	in	r18, 0x1a	; 26
     8f8:	81 e0       	ldi	r24, 0x01	; 1
     8fa:	90 e0       	ldi	r25, 0x00	; 0
     8fc:	02 c0       	rjmp	.+4      	; 0x902 <DIO_SetPinDirection+0x26>
     8fe:	88 0f       	add	r24, r24
     900:	99 1f       	adc	r25, r25
     902:	6a 95       	dec	r22
     904:	e2 f7       	brpl	.-8      	; 0x8fe <DIO_SetPinDirection+0x22>
     906:	80 95       	com	r24
     908:	82 23       	and	r24, r18
     90a:	8a bb       	out	0x1a, r24	; 26
     90c:	08 95       	ret
     90e:	27 b3       	in	r18, 0x17	; 23
     910:	81 e0       	ldi	r24, 0x01	; 1
     912:	90 e0       	ldi	r25, 0x00	; 0
     914:	02 c0       	rjmp	.+4      	; 0x91a <DIO_SetPinDirection+0x3e>
     916:	88 0f       	add	r24, r24
     918:	99 1f       	adc	r25, r25
     91a:	6a 95       	dec	r22
     91c:	e2 f7       	brpl	.-8      	; 0x916 <DIO_SetPinDirection+0x3a>
     91e:	80 95       	com	r24
     920:	82 23       	and	r24, r18
     922:	87 bb       	out	0x17, r24	; 23
     924:	08 95       	ret
     926:	24 b3       	in	r18, 0x14	; 20
     928:	81 e0       	ldi	r24, 0x01	; 1
     92a:	90 e0       	ldi	r25, 0x00	; 0
     92c:	02 c0       	rjmp	.+4      	; 0x932 <DIO_SetPinDirection+0x56>
     92e:	88 0f       	add	r24, r24
     930:	99 1f       	adc	r25, r25
     932:	6a 95       	dec	r22
     934:	e2 f7       	brpl	.-8      	; 0x92e <DIO_SetPinDirection+0x52>
     936:	80 95       	com	r24
     938:	82 23       	and	r24, r18
     93a:	84 bb       	out	0x14, r24	; 20
     93c:	08 95       	ret
     93e:	21 b3       	in	r18, 0x11	; 17
     940:	81 e0       	ldi	r24, 0x01	; 1
     942:	90 e0       	ldi	r25, 0x00	; 0
     944:	02 c0       	rjmp	.+4      	; 0x94a <DIO_SetPinDirection+0x6e>
     946:	88 0f       	add	r24, r24
     948:	99 1f       	adc	r25, r25
     94a:	6a 95       	dec	r22
     94c:	e2 f7       	brpl	.-8      	; 0x946 <DIO_SetPinDirection+0x6a>
     94e:	80 95       	com	r24
     950:	82 23       	and	r24, r18
     952:	81 bb       	out	0x11, r24	; 17
     954:	08 95       	ret
     956:	81 30       	cpi	r24, 0x01	; 1
     958:	89 f0       	breq	.+34     	; 0x97c <DIO_SetPinDirection+0xa0>
     95a:	28 f0       	brcs	.+10     	; 0x966 <DIO_SetPinDirection+0x8a>
     95c:	82 30       	cpi	r24, 0x02	; 2
     95e:	c9 f0       	breq	.+50     	; 0x992 <DIO_SetPinDirection+0xb6>
     960:	83 30       	cpi	r24, 0x03	; 3
     962:	11 f1       	breq	.+68     	; 0x9a8 <DIO_SetPinDirection+0xcc>
     964:	08 95       	ret
     966:	2a b3       	in	r18, 0x1a	; 26
     968:	81 e0       	ldi	r24, 0x01	; 1
     96a:	90 e0       	ldi	r25, 0x00	; 0
     96c:	02 c0       	rjmp	.+4      	; 0x972 <DIO_SetPinDirection+0x96>
     96e:	88 0f       	add	r24, r24
     970:	99 1f       	adc	r25, r25
     972:	6a 95       	dec	r22
     974:	e2 f7       	brpl	.-8      	; 0x96e <DIO_SetPinDirection+0x92>
     976:	82 2b       	or	r24, r18
     978:	8a bb       	out	0x1a, r24	; 26
     97a:	08 95       	ret
     97c:	27 b3       	in	r18, 0x17	; 23
     97e:	81 e0       	ldi	r24, 0x01	; 1
     980:	90 e0       	ldi	r25, 0x00	; 0
     982:	02 c0       	rjmp	.+4      	; 0x988 <DIO_SetPinDirection+0xac>
     984:	88 0f       	add	r24, r24
     986:	99 1f       	adc	r25, r25
     988:	6a 95       	dec	r22
     98a:	e2 f7       	brpl	.-8      	; 0x984 <DIO_SetPinDirection+0xa8>
     98c:	82 2b       	or	r24, r18
     98e:	87 bb       	out	0x17, r24	; 23
     990:	08 95       	ret
     992:	24 b3       	in	r18, 0x14	; 20
     994:	81 e0       	ldi	r24, 0x01	; 1
     996:	90 e0       	ldi	r25, 0x00	; 0
     998:	02 c0       	rjmp	.+4      	; 0x99e <DIO_SetPinDirection+0xc2>
     99a:	88 0f       	add	r24, r24
     99c:	99 1f       	adc	r25, r25
     99e:	6a 95       	dec	r22
     9a0:	e2 f7       	brpl	.-8      	; 0x99a <DIO_SetPinDirection+0xbe>
     9a2:	82 2b       	or	r24, r18
     9a4:	84 bb       	out	0x14, r24	; 20
     9a6:	08 95       	ret
     9a8:	21 b3       	in	r18, 0x11	; 17
     9aa:	81 e0       	ldi	r24, 0x01	; 1
     9ac:	90 e0       	ldi	r25, 0x00	; 0
     9ae:	02 c0       	rjmp	.+4      	; 0x9b4 <DIO_SetPinDirection+0xd8>
     9b0:	88 0f       	add	r24, r24
     9b2:	99 1f       	adc	r25, r25
     9b4:	6a 95       	dec	r22
     9b6:	e2 f7       	brpl	.-8      	; 0x9b0 <DIO_SetPinDirection+0xd4>
     9b8:	82 2b       	or	r24, r18
     9ba:	81 bb       	out	0x11, r24	; 17
     9bc:	08 95       	ret

000009be <DIO_SetPinValue>:
     9be:	44 23       	and	r20, r20
     9c0:	19 f0       	breq	.+6      	; 0x9c8 <DIO_SetPinValue+0xa>
     9c2:	41 30       	cpi	r20, 0x01	; 1
     9c4:	c9 f1       	breq	.+114    	; 0xa38 <DIO_SetPinValue+0x7a>
     9c6:	08 95       	ret
     9c8:	81 30       	cpi	r24, 0x01	; 1
     9ca:	91 f0       	breq	.+36     	; 0x9f0 <DIO_SetPinValue+0x32>
     9cc:	28 f0       	brcs	.+10     	; 0x9d8 <DIO_SetPinValue+0x1a>
     9ce:	82 30       	cpi	r24, 0x02	; 2
     9d0:	d9 f0       	breq	.+54     	; 0xa08 <DIO_SetPinValue+0x4a>
     9d2:	83 30       	cpi	r24, 0x03	; 3
     9d4:	29 f1       	breq	.+74     	; 0xa20 <DIO_SetPinValue+0x62>
     9d6:	08 95       	ret
     9d8:	2b b3       	in	r18, 0x1b	; 27
     9da:	81 e0       	ldi	r24, 0x01	; 1
     9dc:	90 e0       	ldi	r25, 0x00	; 0
     9de:	02 c0       	rjmp	.+4      	; 0x9e4 <DIO_SetPinValue+0x26>
     9e0:	88 0f       	add	r24, r24
     9e2:	99 1f       	adc	r25, r25
     9e4:	6a 95       	dec	r22
     9e6:	e2 f7       	brpl	.-8      	; 0x9e0 <DIO_SetPinValue+0x22>
     9e8:	80 95       	com	r24
     9ea:	82 23       	and	r24, r18
     9ec:	8b bb       	out	0x1b, r24	; 27
     9ee:	08 95       	ret
     9f0:	28 b3       	in	r18, 0x18	; 24
     9f2:	81 e0       	ldi	r24, 0x01	; 1
     9f4:	90 e0       	ldi	r25, 0x00	; 0
     9f6:	02 c0       	rjmp	.+4      	; 0x9fc <DIO_SetPinValue+0x3e>
     9f8:	88 0f       	add	r24, r24
     9fa:	99 1f       	adc	r25, r25
     9fc:	6a 95       	dec	r22
     9fe:	e2 f7       	brpl	.-8      	; 0x9f8 <DIO_SetPinValue+0x3a>
     a00:	80 95       	com	r24
     a02:	82 23       	and	r24, r18
     a04:	88 bb       	out	0x18, r24	; 24
     a06:	08 95       	ret
     a08:	25 b3       	in	r18, 0x15	; 21
     a0a:	81 e0       	ldi	r24, 0x01	; 1
     a0c:	90 e0       	ldi	r25, 0x00	; 0
     a0e:	02 c0       	rjmp	.+4      	; 0xa14 <DIO_SetPinValue+0x56>
     a10:	88 0f       	add	r24, r24
     a12:	99 1f       	adc	r25, r25
     a14:	6a 95       	dec	r22
     a16:	e2 f7       	brpl	.-8      	; 0xa10 <DIO_SetPinValue+0x52>
     a18:	80 95       	com	r24
     a1a:	82 23       	and	r24, r18
     a1c:	85 bb       	out	0x15, r24	; 21
     a1e:	08 95       	ret
     a20:	22 b3       	in	r18, 0x12	; 18
     a22:	81 e0       	ldi	r24, 0x01	; 1
     a24:	90 e0       	ldi	r25, 0x00	; 0
     a26:	02 c0       	rjmp	.+4      	; 0xa2c <DIO_SetPinValue+0x6e>
     a28:	88 0f       	add	r24, r24
     a2a:	99 1f       	adc	r25, r25
     a2c:	6a 95       	dec	r22
     a2e:	e2 f7       	brpl	.-8      	; 0xa28 <DIO_SetPinValue+0x6a>
     a30:	80 95       	com	r24
     a32:	82 23       	and	r24, r18
     a34:	82 bb       	out	0x12, r24	; 18
     a36:	08 95       	ret
     a38:	81 30       	cpi	r24, 0x01	; 1
     a3a:	89 f0       	breq	.+34     	; 0xa5e <DIO_SetPinValue+0xa0>
     a3c:	28 f0       	brcs	.+10     	; 0xa48 <DIO_SetPinValue+0x8a>
     a3e:	82 30       	cpi	r24, 0x02	; 2
     a40:	c9 f0       	breq	.+50     	; 0xa74 <DIO_SetPinValue+0xb6>
     a42:	83 30       	cpi	r24, 0x03	; 3
     a44:	11 f1       	breq	.+68     	; 0xa8a <DIO_SetPinValue+0xcc>
     a46:	08 95       	ret
     a48:	2b b3       	in	r18, 0x1b	; 27
     a4a:	81 e0       	ldi	r24, 0x01	; 1
     a4c:	90 e0       	ldi	r25, 0x00	; 0
     a4e:	02 c0       	rjmp	.+4      	; 0xa54 <DIO_SetPinValue+0x96>
     a50:	88 0f       	add	r24, r24
     a52:	99 1f       	adc	r25, r25
     a54:	6a 95       	dec	r22
     a56:	e2 f7       	brpl	.-8      	; 0xa50 <DIO_SetPinValue+0x92>
     a58:	82 2b       	or	r24, r18
     a5a:	8b bb       	out	0x1b, r24	; 27
     a5c:	08 95       	ret
     a5e:	28 b3       	in	r18, 0x18	; 24
     a60:	81 e0       	ldi	r24, 0x01	; 1
     a62:	90 e0       	ldi	r25, 0x00	; 0
     a64:	02 c0       	rjmp	.+4      	; 0xa6a <DIO_SetPinValue+0xac>
     a66:	88 0f       	add	r24, r24
     a68:	99 1f       	adc	r25, r25
     a6a:	6a 95       	dec	r22
     a6c:	e2 f7       	brpl	.-8      	; 0xa66 <DIO_SetPinValue+0xa8>
     a6e:	82 2b       	or	r24, r18
     a70:	88 bb       	out	0x18, r24	; 24
     a72:	08 95       	ret
     a74:	25 b3       	in	r18, 0x15	; 21
     a76:	81 e0       	ldi	r24, 0x01	; 1
     a78:	90 e0       	ldi	r25, 0x00	; 0
     a7a:	02 c0       	rjmp	.+4      	; 0xa80 <DIO_SetPinValue+0xc2>
     a7c:	88 0f       	add	r24, r24
     a7e:	99 1f       	adc	r25, r25
     a80:	6a 95       	dec	r22
     a82:	e2 f7       	brpl	.-8      	; 0xa7c <DIO_SetPinValue+0xbe>
     a84:	82 2b       	or	r24, r18
     a86:	85 bb       	out	0x15, r24	; 21
     a88:	08 95       	ret
     a8a:	22 b3       	in	r18, 0x12	; 18
     a8c:	81 e0       	ldi	r24, 0x01	; 1
     a8e:	90 e0       	ldi	r25, 0x00	; 0
     a90:	02 c0       	rjmp	.+4      	; 0xa96 <DIO_SetPinValue+0xd8>
     a92:	88 0f       	add	r24, r24
     a94:	99 1f       	adc	r25, r25
     a96:	6a 95       	dec	r22
     a98:	e2 f7       	brpl	.-8      	; 0xa92 <DIO_SetPinValue+0xd4>
     a9a:	82 2b       	or	r24, r18
     a9c:	82 bb       	out	0x12, r24	; 18
     a9e:	08 95       	ret

00000aa0 <DIO_ReadPinValue>:
     aa0:	ef e3       	ldi	r30, 0x3F	; 63
     aa2:	fc e9       	ldi	r31, 0x9C	; 156
     aa4:	31 97       	sbiw	r30, 0x01	; 1
     aa6:	f1 f7       	brne	.-4      	; 0xaa4 <DIO_ReadPinValue+0x4>
     aa8:	00 c0       	rjmp	.+0      	; 0xaaa <DIO_ReadPinValue+0xa>
     aaa:	00 00       	nop
//If pin is defined as input
uint8_t DIO_ReadPinValue (Port port, Pin pin)
{
	uint8_t reading = 0;
	_delay_ms(10);
	switch (port)
     aac:	81 30       	cpi	r24, 0x01	; 1
     aae:	79 f0       	breq	.+30     	; 0xace <DIO_ReadPinValue+0x2e>
     ab0:	28 f0       	brcs	.+10     	; 0xabc <DIO_ReadPinValue+0x1c>
     ab2:	82 30       	cpi	r24, 0x02	; 2
     ab4:	a9 f0       	breq	.+42     	; 0xae0 <DIO_ReadPinValue+0x40>
     ab6:	83 30       	cpi	r24, 0x03	; 3
     ab8:	e1 f0       	breq	.+56     	; 0xaf2 <DIO_ReadPinValue+0x52>
     aba:	24 c0       	rjmp	.+72     	; 0xb04 <DIO_ReadPinValue+0x64>
	{
		case DIO_PORTA:
		reading = GET_BIT(PINA, pin);
     abc:	89 b3       	in	r24, 0x19	; 25
     abe:	90 e0       	ldi	r25, 0x00	; 0
     ac0:	02 c0       	rjmp	.+4      	; 0xac6 <DIO_ReadPinValue+0x26>
     ac2:	95 95       	asr	r25
     ac4:	87 95       	ror	r24
     ac6:	6a 95       	dec	r22
     ac8:	e2 f7       	brpl	.-8      	; 0xac2 <DIO_ReadPinValue+0x22>
     aca:	81 70       	andi	r24, 0x01	; 1
		break;
     acc:	08 95       	ret
		case DIO_PORTB:
		reading = GET_BIT(PINB, pin);
     ace:	86 b3       	in	r24, 0x16	; 22
     ad0:	90 e0       	ldi	r25, 0x00	; 0
     ad2:	02 c0       	rjmp	.+4      	; 0xad8 <DIO_ReadPinValue+0x38>
     ad4:	95 95       	asr	r25
     ad6:	87 95       	ror	r24
     ad8:	6a 95       	dec	r22
     ada:	e2 f7       	brpl	.-8      	; 0xad4 <DIO_ReadPinValue+0x34>
     adc:	81 70       	andi	r24, 0x01	; 1
		break;
     ade:	08 95       	ret
		case DIO_PORTC:
		reading = GET_BIT(PINC, pin);
     ae0:	83 b3       	in	r24, 0x13	; 19
     ae2:	90 e0       	ldi	r25, 0x00	; 0
     ae4:	02 c0       	rjmp	.+4      	; 0xaea <DIO_ReadPinValue+0x4a>
     ae6:	95 95       	asr	r25
     ae8:	87 95       	ror	r24
     aea:	6a 95       	dec	r22
     aec:	e2 f7       	brpl	.-8      	; 0xae6 <DIO_ReadPinValue+0x46>
     aee:	81 70       	andi	r24, 0x01	; 1
		break;
     af0:	08 95       	ret
		case DIO_PORTD:
		reading = GET_BIT(PIND, pin);
     af2:	80 b3       	in	r24, 0x10	; 16
     af4:	90 e0       	ldi	r25, 0x00	; 0
     af6:	02 c0       	rjmp	.+4      	; 0xafc <DIO_ReadPinValue+0x5c>
     af8:	95 95       	asr	r25
     afa:	87 95       	ror	r24
     afc:	6a 95       	dec	r22
     afe:	e2 f7       	brpl	.-8      	; 0xaf8 <DIO_ReadPinValue+0x58>
     b00:	81 70       	andi	r24, 0x01	; 1
		break;
     b02:	08 95       	ret
	}
}
//If pin is defined as input
uint8_t DIO_ReadPinValue (Port port, Pin pin)
{
	uint8_t reading = 0;
     b04:	80 e0       	ldi	r24, 0x00	; 0
		case DIO_PORTD:
		reading = GET_BIT(PIND, pin);
		break;
	}
	return reading;
}
     b06:	08 95       	ret

00000b08 <DIO_SetPinPullUp>:
void DIO_SetPinPullUp (Port port, Pin pin)
{
	switch (port)
     b08:	81 30       	cpi	r24, 0x01	; 1
     b0a:	89 f0       	breq	.+34     	; 0xb2e <DIO_SetPinPullUp+0x26>
     b0c:	28 f0       	brcs	.+10     	; 0xb18 <DIO_SetPinPullUp+0x10>
     b0e:	82 30       	cpi	r24, 0x02	; 2
     b10:	c9 f0       	breq	.+50     	; 0xb44 <DIO_SetPinPullUp+0x3c>
     b12:	83 30       	cpi	r24, 0x03	; 3
     b14:	11 f1       	breq	.+68     	; 0xb5a <DIO_SetPinPullUp+0x52>
     b16:	08 95       	ret
	{
		case DIO_PORTA:
		SET_BIT(PORTA, pin);
     b18:	2b b3       	in	r18, 0x1b	; 27
     b1a:	81 e0       	ldi	r24, 0x01	; 1
     b1c:	90 e0       	ldi	r25, 0x00	; 0
     b1e:	02 c0       	rjmp	.+4      	; 0xb24 <DIO_SetPinPullUp+0x1c>
     b20:	88 0f       	add	r24, r24
     b22:	99 1f       	adc	r25, r25
     b24:	6a 95       	dec	r22
     b26:	e2 f7       	brpl	.-8      	; 0xb20 <DIO_SetPinPullUp+0x18>
     b28:	82 2b       	or	r24, r18
     b2a:	8b bb       	out	0x1b, r24	; 27
		break;
     b2c:	08 95       	ret
		case DIO_PORTB:
		SET_BIT(PORTB, pin);
     b2e:	28 b3       	in	r18, 0x18	; 24
     b30:	81 e0       	ldi	r24, 0x01	; 1
     b32:	90 e0       	ldi	r25, 0x00	; 0
     b34:	02 c0       	rjmp	.+4      	; 0xb3a <DIO_SetPinPullUp+0x32>
     b36:	88 0f       	add	r24, r24
     b38:	99 1f       	adc	r25, r25
     b3a:	6a 95       	dec	r22
     b3c:	e2 f7       	brpl	.-8      	; 0xb36 <DIO_SetPinPullUp+0x2e>
     b3e:	82 2b       	or	r24, r18
     b40:	88 bb       	out	0x18, r24	; 24
		break;
     b42:	08 95       	ret
		case DIO_PORTC:
		SET_BIT(PORTC, pin);
     b44:	25 b3       	in	r18, 0x15	; 21
     b46:	81 e0       	ldi	r24, 0x01	; 1
     b48:	90 e0       	ldi	r25, 0x00	; 0
     b4a:	02 c0       	rjmp	.+4      	; 0xb50 <DIO_SetPinPullUp+0x48>
     b4c:	88 0f       	add	r24, r24
     b4e:	99 1f       	adc	r25, r25
     b50:	6a 95       	dec	r22
     b52:	e2 f7       	brpl	.-8      	; 0xb4c <DIO_SetPinPullUp+0x44>
     b54:	82 2b       	or	r24, r18
     b56:	85 bb       	out	0x15, r24	; 21
		break;
     b58:	08 95       	ret
		case DIO_PORTD:
		SET_BIT(PORTD, pin);
     b5a:	22 b3       	in	r18, 0x12	; 18
     b5c:	81 e0       	ldi	r24, 0x01	; 1
     b5e:	90 e0       	ldi	r25, 0x00	; 0
     b60:	02 c0       	rjmp	.+4      	; 0xb66 <DIO_SetPinPullUp+0x5e>
     b62:	88 0f       	add	r24, r24
     b64:	99 1f       	adc	r25, r25
     b66:	6a 95       	dec	r22
     b68:	e2 f7       	brpl	.-8      	; 0xb62 <DIO_SetPinPullUp+0x5a>
     b6a:	82 2b       	or	r24, r18
     b6c:	82 bb       	out	0x12, r24	; 18
     b6e:	08 95       	ret

00000b70 <EEPROM_Write>:
#include "EEPROM.h"

void EEPROM_Write(uint16_t address , uint8_t data)
{
	// Wait for completion of previous write 
	while(EECR & (1<<EEWE));
     b70:	e1 99       	sbic	0x1c, 1	; 28
     b72:	fe cf       	rjmp	.-4      	; 0xb70 <EEPROM_Write>
	/* Set up address and data registers */
	EEAR = address;
     b74:	9f bb       	out	0x1f, r25	; 31
     b76:	8e bb       	out	0x1e, r24	; 30
	EEDR = data;
     b78:	6d bb       	out	0x1d, r22	; 29
	/* Write logical one to EEMWE */
	EECR |= (1<<EEMWE);
     b7a:	8c b3       	in	r24, 0x1c	; 28
     b7c:	84 60       	ori	r24, 0x04	; 4
     b7e:	8c bb       	out	0x1c, r24	; 28
	/* Start EEPROM write by setting EEWE */
	EECR |= (1<<EEWE);
     b80:	8c b3       	in	r24, 0x1c	; 28
     b82:	82 60       	ori	r24, 0x02	; 2
     b84:	8c bb       	out	0x1c, r24	; 28
     b86:	08 95       	ret

00000b88 <EEPROM_Read>:
}

uint8_t EEPROM_Read(uint16_t adderss)
{
	/* Wait for completion of previous write */
	while(EECR & (1<<EEWE));
     b88:	e1 99       	sbic	0x1c, 1	; 28
     b8a:	fe cf       	rjmp	.-4      	; 0xb88 <EEPROM_Read>
	/* Set up address register */
	EEAR = adderss;
     b8c:	9f bb       	out	0x1f, r25	; 31
     b8e:	8e bb       	out	0x1e, r24	; 30
	/* Start EEPROM read by writing EERE */
	EECR |= (1<<EERE);
     b90:	8c b3       	in	r24, 0x1c	; 28
     b92:	81 60       	ori	r24, 0x01	; 1
     b94:	8c bb       	out	0x1c, r24	; 28
	/* Return data from data register */
	return EEDR;
     b96:	8d b3       	in	r24, 0x1d	; 29
     b98:	08 95       	ret

00000b9a <Interrupt_Initialization>:
*/

void Interrupt_Initialization(Interrupt_Signal_Pin pin)
{
	//Define Direction as input
	CLR_BIT(DDRD, PD2);
     b9a:	91 b3       	in	r25, 0x11	; 17
     b9c:	9b 7f       	andi	r25, 0xFB	; 251
     b9e:	91 bb       	out	0x11, r25	; 17
	CLR_BIT(DDRD, PD3);
     ba0:	91 b3       	in	r25, 0x11	; 17
     ba2:	97 7f       	andi	r25, 0xF7	; 247
     ba4:	91 bb       	out	0x11, r25	; 17
	CLR_BIT(DDRD, PB2);
     ba6:	91 b3       	in	r25, 0x11	; 17
     ba8:	9b 7f       	andi	r25, 0xFB	; 251
     baa:	91 bb       	out	0x11, r25	; 17
	//Enable Global interrupt (Apartment Door)
	//===============================================================
	#if Global_INTERRUPT_STATUS == GLOBAL_EN
	sei();
     bac:	78 94       	sei
	//CLR_BIT(SREG, 7);
	#else
	#warning This is invalid choice
	#endif
	//==============================================================
	if(pin == INT0_Signal)
     bae:	81 11       	cpse	r24, r1
     bb0:	0a c0       	rjmp	.+20     	; 0xbc6 <Interrupt_Initialization+0x2c>
	{
		//Enable Peripheral interrupt (Room Door)
		SET_BIT(GICR, INT0);
     bb2:	8b b7       	in	r24, 0x3b	; 59
     bb4:	80 64       	ori	r24, 0x40	; 64
     bb6:	8b bf       	out	0x3b, r24	; 59
		#elif Interrupt_SENSE == HIGH_SIGNAL
		CLR_BIT(MCUCR, ISC01);SET_BIT(MCUCR, ISC00);
		#elif Interrupt_SENSE == Falling_SIGNAL
		SET_BIT(MCUCR, ISC01);CLR_BIT(MCUCR, ISC00);
		#elif Interrupt_SENSE == RISING_SIGNAL
		SET_BIT(MCUCR, ISC01);SET_BIT(MCUCR, ISC00);
     bb8:	85 b7       	in	r24, 0x35	; 53
     bba:	82 60       	ori	r24, 0x02	; 2
     bbc:	85 bf       	out	0x35, r24	; 53
     bbe:	85 b7       	in	r24, 0x35	; 53
     bc0:	81 60       	ori	r24, 0x01	; 1
     bc2:	85 bf       	out	0x35, r24	; 53
     bc4:	08 95       	ret
		#else
		#warning This is invalid
		#endif
	}
	else if(pin == INT1_Signal)
     bc6:	81 30       	cpi	r24, 0x01	; 1
     bc8:	51 f4       	brne	.+20     	; 0xbde <Interrupt_Initialization+0x44>
	{
		//Enable Peripheral interrupt (Room Door)
		SET_BIT(GICR, INT1);
     bca:	8b b7       	in	r24, 0x3b	; 59
     bcc:	80 68       	ori	r24, 0x80	; 128
     bce:	8b bf       	out	0x3b, r24	; 59
		#elif Interrupt_SENSE == HIGH_SIGNAL
		CLR_BIT(MCUCR, ISC11);SET_BIT(MCUCR, ISC10);
		#elif Interrupt_SENSE == Falling_SIGNAL
		SET_BIT(MCUCR, ISC11);CLR_BIT(MCUCR, ISC10);
		#elif Interrupt_SENSE == RISING_SIGNAL
		SET_BIT(MCUCR, ISC11);SET_BIT(MCUCR, ISC10);
     bd0:	85 b7       	in	r24, 0x35	; 53
     bd2:	88 60       	ori	r24, 0x08	; 8
     bd4:	85 bf       	out	0x35, r24	; 53
     bd6:	85 b7       	in	r24, 0x35	; 53
     bd8:	84 60       	ori	r24, 0x04	; 4
     bda:	85 bf       	out	0x35, r24	; 53
     bdc:	08 95       	ret
		#else
		#warning This is invalid
		#endif
	}
	else if(pin == INT2_Signal)
     bde:	82 30       	cpi	r24, 0x02	; 2
     be0:	31 f4       	brne	.+12     	; 0xbee <Interrupt_Initialization+0x54>
	{
		//Enable Peripheral interrupt (Room Door)
		SET_BIT(GICR, INT2);
     be2:	8b b7       	in	r24, 0x3b	; 59
     be4:	80 62       	ori	r24, 0x20	; 32
     be6:	8b bf       	out	0x3b, r24	; 59
		#if Interrupt_SENSE == Falling_SIGNAL
		CLR_BIT(MCUCSR, ISC2);
		#elif Interrupt_SENSE == RISING_SIGNAL
		SET_BIT(MCUCSR, ISC2);
     be8:	84 b7       	in	r24, 0x34	; 52
     bea:	80 64       	ori	r24, 0x40	; 64
     bec:	84 bf       	out	0x34, r24	; 52
     bee:	08 95       	ret

00000bf0 <Timer0_Start>:
			while(GET_BIT(TIFR, OCF0) != 1);//Wait until raise flag
			SET_BIT(TIFR, OCF0);//Clear flag
			counter++;//Increment counter
		}
	}
}
     bf0:	83 30       	cpi	r24, 0x03	; 3
     bf2:	61 f1       	breq	.+88     	; 0xc4c <Timer0_Start+0x5c>
     bf4:	28 f4       	brcc	.+10     	; 0xc00 <Timer0_Start+0x10>
     bf6:	81 30       	cpi	r24, 0x01	; 1
     bf8:	49 f0       	breq	.+18     	; 0xc0c <Timer0_Start+0x1c>
     bfa:	82 30       	cpi	r24, 0x02	; 2
     bfc:	b9 f0       	breq	.+46     	; 0xc2c <Timer0_Start+0x3c>
     bfe:	08 95       	ret
     c00:	84 30       	cpi	r24, 0x04	; 4
     c02:	a1 f1       	breq	.+104    	; 0xc6c <Timer0_Start+0x7c>
     c04:	85 30       	cpi	r24, 0x05	; 5
     c06:	09 f4       	brne	.+2      	; 0xc0a <Timer0_Start+0x1a>
     c08:	41 c0       	rjmp	.+130    	; 0xc8c <Timer0_Start+0x9c>
     c0a:	08 95       	ret
     c0c:	81 e0       	ldi	r24, 0x01	; 1
     c0e:	90 e0       	ldi	r25, 0x00	; 0
     c10:	90 93 96 00 	sts	0x0096, r25	; 0x800096 <_Prescaler+0x1>
     c14:	80 93 95 00 	sts	0x0095, r24	; 0x800095 <_Prescaler>
     c18:	83 b7       	in	r24, 0x33	; 51
     c1a:	8b 7f       	andi	r24, 0xFB	; 251
     c1c:	83 bf       	out	0x33, r24	; 51
     c1e:	83 b7       	in	r24, 0x33	; 51
     c20:	8d 7f       	andi	r24, 0xFD	; 253
     c22:	83 bf       	out	0x33, r24	; 51
     c24:	83 b7       	in	r24, 0x33	; 51
     c26:	81 60       	ori	r24, 0x01	; 1
     c28:	83 bf       	out	0x33, r24	; 51
     c2a:	08 95       	ret
     c2c:	88 e0       	ldi	r24, 0x08	; 8
     c2e:	90 e0       	ldi	r25, 0x00	; 0
     c30:	90 93 96 00 	sts	0x0096, r25	; 0x800096 <_Prescaler+0x1>
     c34:	80 93 95 00 	sts	0x0095, r24	; 0x800095 <_Prescaler>
     c38:	83 b7       	in	r24, 0x33	; 51
     c3a:	8b 7f       	andi	r24, 0xFB	; 251
     c3c:	83 bf       	out	0x33, r24	; 51
     c3e:	83 b7       	in	r24, 0x33	; 51
     c40:	82 60       	ori	r24, 0x02	; 2
     c42:	83 bf       	out	0x33, r24	; 51
     c44:	83 b7       	in	r24, 0x33	; 51
     c46:	8e 7f       	andi	r24, 0xFE	; 254
     c48:	83 bf       	out	0x33, r24	; 51
     c4a:	08 95       	ret
     c4c:	80 e4       	ldi	r24, 0x40	; 64
     c4e:	90 e0       	ldi	r25, 0x00	; 0
     c50:	90 93 96 00 	sts	0x0096, r25	; 0x800096 <_Prescaler+0x1>
     c54:	80 93 95 00 	sts	0x0095, r24	; 0x800095 <_Prescaler>
     c58:	83 b7       	in	r24, 0x33	; 51
     c5a:	8b 7f       	andi	r24, 0xFB	; 251
     c5c:	83 bf       	out	0x33, r24	; 51
     c5e:	83 b7       	in	r24, 0x33	; 51
     c60:	82 60       	ori	r24, 0x02	; 2
     c62:	83 bf       	out	0x33, r24	; 51
     c64:	83 b7       	in	r24, 0x33	; 51
     c66:	81 60       	ori	r24, 0x01	; 1
     c68:	83 bf       	out	0x33, r24	; 51
     c6a:	08 95       	ret
     c6c:	80 e0       	ldi	r24, 0x00	; 0
     c6e:	91 e0       	ldi	r25, 0x01	; 1
     c70:	90 93 96 00 	sts	0x0096, r25	; 0x800096 <_Prescaler+0x1>
     c74:	80 93 95 00 	sts	0x0095, r24	; 0x800095 <_Prescaler>
     c78:	83 b7       	in	r24, 0x33	; 51
     c7a:	84 60       	ori	r24, 0x04	; 4
     c7c:	83 bf       	out	0x33, r24	; 51
     c7e:	83 b7       	in	r24, 0x33	; 51
     c80:	8d 7f       	andi	r24, 0xFD	; 253
     c82:	83 bf       	out	0x33, r24	; 51
     c84:	83 b7       	in	r24, 0x33	; 51
     c86:	8e 7f       	andi	r24, 0xFE	; 254
     c88:	83 bf       	out	0x33, r24	; 51
     c8a:	08 95       	ret
     c8c:	80 e0       	ldi	r24, 0x00	; 0
     c8e:	94 e0       	ldi	r25, 0x04	; 4
     c90:	90 93 96 00 	sts	0x0096, r25	; 0x800096 <_Prescaler+0x1>
     c94:	80 93 95 00 	sts	0x0095, r24	; 0x800095 <_Prescaler>
     c98:	83 b7       	in	r24, 0x33	; 51
     c9a:	84 60       	ori	r24, 0x04	; 4
     c9c:	83 bf       	out	0x33, r24	; 51
     c9e:	83 b7       	in	r24, 0x33	; 51
     ca0:	8d 7f       	andi	r24, 0xFD	; 253
     ca2:	83 bf       	out	0x33, r24	; 51
     ca4:	83 b7       	in	r24, 0x33	; 51
     ca6:	81 60       	ori	r24, 0x01	; 1
     ca8:	83 bf       	out	0x33, r24	; 51
     caa:	08 95       	ret

00000cac <Timer0_Stop>:
     cac:	83 b7       	in	r24, 0x33	; 51
     cae:	8b 7f       	andi	r24, 0xFB	; 251
     cb0:	83 bf       	out	0x33, r24	; 51
     cb2:	83 b7       	in	r24, 0x33	; 51
     cb4:	8d 7f       	andi	r24, 0xFD	; 253
     cb6:	83 bf       	out	0x33, r24	; 51
     cb8:	83 b7       	in	r24, 0x33	; 51
     cba:	8e 7f       	andi	r24, 0xFE	; 254
     cbc:	83 bf       	out	0x33, r24	; 51
     cbe:	08 95       	ret

00000cc0 <Timer0_WithInterrupt_Initialization>:
uint32_t Number_CTC = 0;
uint32_t Init_Value = 0;

void Timer0_WithInterrupt_Initialization(Timer0_Mode mode, Timer0_Pin_Mode pin)
{
	cli();//Close global interrupt
     cc0:	f8 94       	cli
	switch(mode)//Chose Mode
     cc2:	88 23       	and	r24, r24
     cc4:	19 f0       	breq	.+6      	; 0xccc <Timer0_WithInterrupt_Initialization+0xc>
     cc6:	82 30       	cpi	r24, 0x02	; 2
     cc8:	59 f0       	breq	.+22     	; 0xce0 <Timer0_WithInterrupt_Initialization+0x20>
     cca:	13 c0       	rjmp	.+38     	; 0xcf2 <Timer0_WithInterrupt_Initialization+0x32>
	{
		case Normal_Mode:
		CLR_BIT(TCCR0, WGM01);CLR_BIT(TCCR0, WGM00);
     ccc:	83 b7       	in	r24, 0x33	; 51
     cce:	87 7f       	andi	r24, 0xF7	; 247
     cd0:	83 bf       	out	0x33, r24	; 51
     cd2:	83 b7       	in	r24, 0x33	; 51
     cd4:	8f 7b       	andi	r24, 0xBF	; 191
     cd6:	83 bf       	out	0x33, r24	; 51
		SET_BIT(TIMSK, TOIE0);//Open OVF interrupt
     cd8:	89 b7       	in	r24, 0x39	; 57
     cda:	81 60       	ori	r24, 0x01	; 1
     cdc:	89 bf       	out	0x39, r24	; 57
		break;
     cde:	09 c0       	rjmp	.+18     	; 0xcf2 <Timer0_WithInterrupt_Initialization+0x32>
		case CTC_Mode:
		SET_BIT(TCCR0, WGM01);CLR_BIT(TCCR0, WGM00);
     ce0:	83 b7       	in	r24, 0x33	; 51
     ce2:	88 60       	ori	r24, 0x08	; 8
     ce4:	83 bf       	out	0x33, r24	; 51
     ce6:	83 b7       	in	r24, 0x33	; 51
     ce8:	8f 7b       	andi	r24, 0xBF	; 191
     cea:	83 bf       	out	0x33, r24	; 51
		SET_BIT(TIMSK, OCIE0);//Open CTC Interrupt
     cec:	89 b7       	in	r24, 0x39	; 57
     cee:	82 60       	ori	r24, 0x02	; 2
     cf0:	89 bf       	out	0x39, r24	; 57
		case PWM_PhaseCorrect:
		break;
		case PWM_Fast:
		break;
	}
	switch(pin)//Output pin mode
     cf2:	61 30       	cpi	r22, 0x01	; 1
     cf4:	69 f0       	breq	.+26     	; 0xd10 <Timer0_WithInterrupt_Initialization+0x50>
     cf6:	28 f0       	brcs	.+10     	; 0xd02 <Timer0_WithInterrupt_Initialization+0x42>
     cf8:	62 30       	cpi	r22, 0x02	; 2
     cfa:	89 f0       	breq	.+34     	; 0xd1e <Timer0_WithInterrupt_Initialization+0x5e>
     cfc:	63 30       	cpi	r22, 0x03	; 3
     cfe:	b1 f0       	breq	.+44     	; 0xd2c <Timer0_WithInterrupt_Initialization+0x6c>
     d00:	1b c0       	rjmp	.+54     	; 0xd38 <Timer0_WithInterrupt_Initialization+0x78>
	{
		case Pin_disconnected:
		CLR_BIT(TCCR0, COM01);CLR_BIT(TCCR0, COM00);
     d02:	83 b7       	in	r24, 0x33	; 51
     d04:	8f 7d       	andi	r24, 0xDF	; 223
     d06:	83 bf       	out	0x33, r24	; 51
     d08:	83 b7       	in	r24, 0x33	; 51
     d0a:	8f 7e       	andi	r24, 0xEF	; 239
     d0c:	83 bf       	out	0x33, r24	; 51
		break;
     d0e:	14 c0       	rjmp	.+40     	; 0xd38 <Timer0_WithInterrupt_Initialization+0x78>
		case Pin_Toggle:
		CLR_BIT(TCCR0, COM01);SET_BIT(TCCR0, COM00);
     d10:	83 b7       	in	r24, 0x33	; 51
     d12:	8f 7d       	andi	r24, 0xDF	; 223
     d14:	83 bf       	out	0x33, r24	; 51
     d16:	83 b7       	in	r24, 0x33	; 51
     d18:	80 61       	ori	r24, 0x10	; 16
     d1a:	83 bf       	out	0x33, r24	; 51
		break;
     d1c:	0d c0       	rjmp	.+26     	; 0xd38 <Timer0_WithInterrupt_Initialization+0x78>
		case Pin_Clear:
		SET_BIT(TCCR0, COM01);CLR_BIT(TCCR0, COM00);
     d1e:	83 b7       	in	r24, 0x33	; 51
     d20:	80 62       	ori	r24, 0x20	; 32
     d22:	83 bf       	out	0x33, r24	; 51
     d24:	83 b7       	in	r24, 0x33	; 51
     d26:	8f 7e       	andi	r24, 0xEF	; 239
     d28:	83 bf       	out	0x33, r24	; 51
		break;
     d2a:	06 c0       	rjmp	.+12     	; 0xd38 <Timer0_WithInterrupt_Initialization+0x78>
		case Pin_Set:
		SET_BIT(TCCR0, COM01);SET_BIT(TCCR0, COM00);
     d2c:	83 b7       	in	r24, 0x33	; 51
     d2e:	80 62       	ori	r24, 0x20	; 32
     d30:	83 bf       	out	0x33, r24	; 51
     d32:	83 b7       	in	r24, 0x33	; 51
     d34:	80 61       	ori	r24, 0x10	; 16
     d36:	83 bf       	out	0x33, r24	; 51
		break;
	}
	sei();//Enable global interrupt
     d38:	78 94       	sei
     d3a:	08 95       	ret

00000d3c <Timer0_WithInterrupt_SetDelay>:
}
void Timer0_WithInterrupt_SetDelay(Timer0_Mode mode, uint32_t delay, uint8_t top)
{
     d3c:	0f 93       	push	r16
	if(mode == Normal_Mode)
     d3e:	81 11       	cpse	r24, r1
     d40:	37 c0       	rjmp	.+110    	; 0xdb0 <Timer0_WithInterrupt_SetDelay+0x74>
	{
		uint8_t Tick = ( 1 * _Prescaler) / Frequency;
     d42:	20 91 95 00 	lds	r18, 0x0095	; 0x800095 <_Prescaler>
     d46:	30 91 96 00 	lds	r19, 0x0096	; 0x800096 <_Prescaler+0x1>
     d4a:	f9 01       	movw	r30, r18
     d4c:	f2 95       	swap	r31
     d4e:	e2 95       	swap	r30
     d50:	ef 70       	andi	r30, 0x0F	; 15
     d52:	ef 27       	eor	r30, r31
     d54:	ff 70       	andi	r31, 0x0F	; 15
     d56:	ef 27       	eor	r30, r31
		uint32_t count = (delay * Microsecond) / Tick;
     d58:	a8 ee       	ldi	r26, 0xE8	; 232
     d5a:	b3 e0       	ldi	r27, 0x03	; 3
     d5c:	9a 01       	movw	r18, r20
     d5e:	ab 01       	movw	r20, r22
     d60:	0e 94 09 0a 	call	0x1412	; 0x1412 <__muluhisi3>
     d64:	2e 2f       	mov	r18, r30
     d66:	30 e0       	ldi	r19, 0x00	; 0
     d68:	40 e0       	ldi	r20, 0x00	; 0
     d6a:	50 e0       	ldi	r21, 0x00	; 0
     d6c:	0e 94 e1 09 	call	0x13c2	; 0x13c2 <__udivmodsi4>
		Number_OVF = count / Bits;
     d70:	bb 27       	eor	r27, r27
     d72:	a5 2f       	mov	r26, r21
     d74:	94 2f       	mov	r25, r20
     d76:	83 2f       	mov	r24, r19
		Number_OVF ++;
     d78:	01 96       	adiw	r24, 0x01	; 1
     d7a:	a1 1d       	adc	r26, r1
     d7c:	b1 1d       	adc	r27, r1
     d7e:	80 93 91 00 	sts	0x0091, r24	; 0x800091 <Number_OVF>
     d82:	90 93 92 00 	sts	0x0092, r25	; 0x800092 <Number_OVF+0x1>
     d86:	a0 93 93 00 	sts	0x0093, r26	; 0x800093 <Number_OVF+0x2>
     d8a:	b0 93 94 00 	sts	0x0094, r27	; 0x800094 <Number_OVF+0x3>
		Init_Value = Bits - (count % Bits);
     d8e:	80 e0       	ldi	r24, 0x00	; 0
     d90:	91 e0       	ldi	r25, 0x01	; 1
     d92:	a0 e0       	ldi	r26, 0x00	; 0
     d94:	b0 e0       	ldi	r27, 0x00	; 0
     d96:	82 1b       	sub	r24, r18
     d98:	91 09       	sbc	r25, r1
     d9a:	a1 09       	sbc	r26, r1
     d9c:	b1 09       	sbc	r27, r1
     d9e:	80 93 89 00 	sts	0x0089, r24	; 0x800089 <Init_Value>
     da2:	90 93 8a 00 	sts	0x008A, r25	; 0x80008a <Init_Value+0x1>
     da6:	a0 93 8b 00 	sts	0x008B, r26	; 0x80008b <Init_Value+0x2>
     daa:	b0 93 8c 00 	sts	0x008C, r27	; 0x80008c <Init_Value+0x3>
		return;
     dae:	30 c0       	rjmp	.+96     	; 0xe10 <Timer0_WithInterrupt_SetDelay+0xd4>
	}
	else if(mode == CTC_Mode)
     db0:	82 30       	cpi	r24, 0x02	; 2
     db2:	71 f5       	brne	.+92     	; 0xe10 <Timer0_WithInterrupt_SetDelay+0xd4>
	{
		OCR0 = top;
     db4:	2c bf       	out	0x3c, r18	; 60
		uint8_t Tick = ( 1 * _Prescaler) / Frequency;
     db6:	20 91 95 00 	lds	r18, 0x0095	; 0x800095 <_Prescaler>
     dba:	30 91 96 00 	lds	r19, 0x0096	; 0x800096 <_Prescaler+0x1>
     dbe:	f9 01       	movw	r30, r18
     dc0:	f2 95       	swap	r31
     dc2:	e2 95       	swap	r30
     dc4:	ef 70       	andi	r30, 0x0F	; 15
     dc6:	ef 27       	eor	r30, r31
     dc8:	ff 70       	andi	r31, 0x0F	; 15
     dca:	ef 27       	eor	r30, r31
		uint32_t count = (delay * Microsecond) / Tick;
     dcc:	a8 ee       	ldi	r26, 0xE8	; 232
     dce:	b3 e0       	ldi	r27, 0x03	; 3
     dd0:	9a 01       	movw	r18, r20
     dd2:	ab 01       	movw	r20, r22
     dd4:	0e 94 09 0a 	call	0x1412	; 0x1412 <__muluhisi3>
     dd8:	2e 2f       	mov	r18, r30
     dda:	30 e0       	ldi	r19, 0x00	; 0
     ddc:	40 e0       	ldi	r20, 0x00	; 0
     dde:	50 e0       	ldi	r21, 0x00	; 0
     de0:	0e 94 e1 09 	call	0x13c2	; 0x13c2 <__udivmodsi4>
     de4:	ca 01       	movw	r24, r20
     de6:	b9 01       	movw	r22, r18
		Number_CTC = count / OCR0;
     de8:	0c b7       	in	r16, 0x3c	; 60
     dea:	20 2f       	mov	r18, r16
     dec:	30 e0       	ldi	r19, 0x00	; 0
     dee:	40 e0       	ldi	r20, 0x00	; 0
     df0:	50 e0       	ldi	r21, 0x00	; 0
     df2:	0e 94 e1 09 	call	0x13c2	; 0x13c2 <__udivmodsi4>
		Number_CTC ++;
     df6:	da 01       	movw	r26, r20
     df8:	c9 01       	movw	r24, r18
     dfa:	01 96       	adiw	r24, 0x01	; 1
     dfc:	a1 1d       	adc	r26, r1
     dfe:	b1 1d       	adc	r27, r1
     e00:	80 93 8d 00 	sts	0x008D, r24	; 0x80008d <Number_CTC>
     e04:	90 93 8e 00 	sts	0x008E, r25	; 0x80008e <Number_CTC+0x1>
     e08:	a0 93 8f 00 	sts	0x008F, r26	; 0x80008f <Number_CTC+0x2>
     e0c:	b0 93 90 00 	sts	0x0090, r27	; 0x800090 <Number_CTC+0x3>
		return;
	}
}
     e10:	0f 91       	pop	r16
     e12:	08 95       	ret

00000e14 <Timer2_Start>:

uint16 _Prescaler_ = 0;

void Timer2_Start(Timer2_Prescaler prescaler)
{
	switch(prescaler)
     e14:	83 30       	cpi	r24, 0x03	; 3
     e16:	61 f1       	breq	.+88     	; 0xe70 <Timer2_Start+0x5c>
     e18:	28 f4       	brcc	.+10     	; 0xe24 <Timer2_Start+0x10>
     e1a:	81 30       	cpi	r24, 0x01	; 1
     e1c:	49 f0       	breq	.+18     	; 0xe30 <Timer2_Start+0x1c>
     e1e:	82 30       	cpi	r24, 0x02	; 2
     e20:	b9 f0       	breq	.+46     	; 0xe50 <Timer2_Start+0x3c>
     e22:	08 95       	ret
     e24:	84 30       	cpi	r24, 0x04	; 4
     e26:	a1 f1       	breq	.+104    	; 0xe90 <Timer2_Start+0x7c>
     e28:	85 30       	cpi	r24, 0x05	; 5
     e2a:	09 f4       	brne	.+2      	; 0xe2e <Timer2_Start+0x1a>
     e2c:	41 c0       	rjmp	.+130    	; 0xeb0 <Timer2_Start+0x9c>
     e2e:	08 95       	ret
	{
		case PreS_0_:
		break;
		case PreS_1_:
		_Prescaler_ = 1;
     e30:	81 e0       	ldi	r24, 0x01	; 1
     e32:	90 e0       	ldi	r25, 0x00	; 0
     e34:	90 93 a4 00 	sts	0x00A4, r25	; 0x8000a4 <_Prescaler_+0x1>
     e38:	80 93 a3 00 	sts	0x00A3, r24	; 0x8000a3 <_Prescaler_>
		CLR_BIT(TCCR2, CS22);CLR_BIT(TCCR2, CS21);SET_BIT(TCCR2, CS20);
     e3c:	85 b5       	in	r24, 0x25	; 37
     e3e:	8b 7f       	andi	r24, 0xFB	; 251
     e40:	85 bd       	out	0x25, r24	; 37
     e42:	85 b5       	in	r24, 0x25	; 37
     e44:	8d 7f       	andi	r24, 0xFD	; 253
     e46:	85 bd       	out	0x25, r24	; 37
     e48:	85 b5       	in	r24, 0x25	; 37
     e4a:	81 60       	ori	r24, 0x01	; 1
     e4c:	85 bd       	out	0x25, r24	; 37
		break;
     e4e:	08 95       	ret
		case PreS_8_:
		_Prescaler_ = 8;
     e50:	88 e0       	ldi	r24, 0x08	; 8
     e52:	90 e0       	ldi	r25, 0x00	; 0
     e54:	90 93 a4 00 	sts	0x00A4, r25	; 0x8000a4 <_Prescaler_+0x1>
     e58:	80 93 a3 00 	sts	0x00A3, r24	; 0x8000a3 <_Prescaler_>
		CLR_BIT(TCCR2, CS22);SET_BIT(TCCR2, CS21);CLR_BIT(TCCR2, CS20);
     e5c:	85 b5       	in	r24, 0x25	; 37
     e5e:	8b 7f       	andi	r24, 0xFB	; 251
     e60:	85 bd       	out	0x25, r24	; 37
     e62:	85 b5       	in	r24, 0x25	; 37
     e64:	82 60       	ori	r24, 0x02	; 2
     e66:	85 bd       	out	0x25, r24	; 37
     e68:	85 b5       	in	r24, 0x25	; 37
     e6a:	8e 7f       	andi	r24, 0xFE	; 254
     e6c:	85 bd       	out	0x25, r24	; 37
		break;
     e6e:	08 95       	ret
		case PreS_64_:
		_Prescaler_ = 64;
     e70:	80 e4       	ldi	r24, 0x40	; 64
     e72:	90 e0       	ldi	r25, 0x00	; 0
     e74:	90 93 a4 00 	sts	0x00A4, r25	; 0x8000a4 <_Prescaler_+0x1>
     e78:	80 93 a3 00 	sts	0x00A3, r24	; 0x8000a3 <_Prescaler_>
		CLR_BIT(TCCR2, CS22);SET_BIT(TCCR2, CS21);SET_BIT(TCCR2, CS20);
     e7c:	85 b5       	in	r24, 0x25	; 37
     e7e:	8b 7f       	andi	r24, 0xFB	; 251
     e80:	85 bd       	out	0x25, r24	; 37
     e82:	85 b5       	in	r24, 0x25	; 37
     e84:	82 60       	ori	r24, 0x02	; 2
     e86:	85 bd       	out	0x25, r24	; 37
     e88:	85 b5       	in	r24, 0x25	; 37
     e8a:	81 60       	ori	r24, 0x01	; 1
     e8c:	85 bd       	out	0x25, r24	; 37
		break;
     e8e:	08 95       	ret
		case PreS_256_:
		_Prescaler_ = 256;
     e90:	80 e0       	ldi	r24, 0x00	; 0
     e92:	91 e0       	ldi	r25, 0x01	; 1
     e94:	90 93 a4 00 	sts	0x00A4, r25	; 0x8000a4 <_Prescaler_+0x1>
     e98:	80 93 a3 00 	sts	0x00A3, r24	; 0x8000a3 <_Prescaler_>
		SET_BIT(TCCR2, CS22);CLR_BIT(TCCR2, CS21);CLR_BIT(TCCR2, CS20);
     e9c:	85 b5       	in	r24, 0x25	; 37
     e9e:	84 60       	ori	r24, 0x04	; 4
     ea0:	85 bd       	out	0x25, r24	; 37
     ea2:	85 b5       	in	r24, 0x25	; 37
     ea4:	8d 7f       	andi	r24, 0xFD	; 253
     ea6:	85 bd       	out	0x25, r24	; 37
     ea8:	85 b5       	in	r24, 0x25	; 37
     eaa:	8e 7f       	andi	r24, 0xFE	; 254
     eac:	85 bd       	out	0x25, r24	; 37
		break;
     eae:	08 95       	ret
		case PreS_1024_:
		_Prescaler_ = 1024;
     eb0:	80 e0       	ldi	r24, 0x00	; 0
     eb2:	94 e0       	ldi	r25, 0x04	; 4
     eb4:	90 93 a4 00 	sts	0x00A4, r25	; 0x8000a4 <_Prescaler_+0x1>
     eb8:	80 93 a3 00 	sts	0x00A3, r24	; 0x8000a3 <_Prescaler_>
		SET_BIT(TCCR2, CS22);CLR_BIT(TCCR2, CS21);SET_BIT(TCCR2, CS20);
     ebc:	85 b5       	in	r24, 0x25	; 37
     ebe:	84 60       	ori	r24, 0x04	; 4
     ec0:	85 bd       	out	0x25, r24	; 37
     ec2:	85 b5       	in	r24, 0x25	; 37
     ec4:	8d 7f       	andi	r24, 0xFD	; 253
     ec6:	85 bd       	out	0x25, r24	; 37
     ec8:	85 b5       	in	r24, 0x25	; 37
     eca:	81 60       	ori	r24, 0x01	; 1
     ecc:	85 bd       	out	0x25, r24	; 37
     ece:	08 95       	ret

00000ed0 <Timer2_Stop>:
		
	}
}
void Timer2_Stop(void)
{
	CLR_BIT(TCCR2, CS22);CLR_BIT(TCCR2, CS21);CLR_BIT(TCCR2, CS20);
     ed0:	85 b5       	in	r24, 0x25	; 37
     ed2:	8b 7f       	andi	r24, 0xFB	; 251
     ed4:	85 bd       	out	0x25, r24	; 37
     ed6:	85 b5       	in	r24, 0x25	; 37
     ed8:	8d 7f       	andi	r24, 0xFD	; 253
     eda:	85 bd       	out	0x25, r24	; 37
     edc:	85 b5       	in	r24, 0x25	; 37
     ede:	8e 7f       	andi	r24, 0xFE	; 254
     ee0:	85 bd       	out	0x25, r24	; 37
     ee2:	08 95       	ret

00000ee4 <Timer2_WithInterrupt_Initialization>:
uint32_t Timer2_CTC = 0;
uint32_t Timer2_Init_Value = 0;

void Timer2_WithInterrupt_Initialization(Timer2_Mode mode, Timer2_Pin_Mode pin)
{
	cli();//Close global interrupt
     ee4:	f8 94       	cli
	switch(mode)//Chose Mode
     ee6:	88 23       	and	r24, r24
     ee8:	19 f0       	breq	.+6      	; 0xef0 <Timer2_WithInterrupt_Initialization+0xc>
     eea:	82 30       	cpi	r24, 0x02	; 2
     eec:	59 f0       	breq	.+22     	; 0xf04 <Timer2_WithInterrupt_Initialization+0x20>
     eee:	13 c0       	rjmp	.+38     	; 0xf16 <Timer2_WithInterrupt_Initialization+0x32>
	{
		case Normal_Mode_:
		CLR_BIT(TCCR2, WGM21);CLR_BIT(TCCR2, WGM20);
     ef0:	85 b5       	in	r24, 0x25	; 37
     ef2:	87 7f       	andi	r24, 0xF7	; 247
     ef4:	85 bd       	out	0x25, r24	; 37
     ef6:	85 b5       	in	r24, 0x25	; 37
     ef8:	8f 7b       	andi	r24, 0xBF	; 191
     efa:	85 bd       	out	0x25, r24	; 37
		SET_BIT(TIMSK, TOIE2);//Open OVF interrupt
     efc:	89 b7       	in	r24, 0x39	; 57
     efe:	80 64       	ori	r24, 0x40	; 64
     f00:	89 bf       	out	0x39, r24	; 57
		break;
     f02:	09 c0       	rjmp	.+18     	; 0xf16 <Timer2_WithInterrupt_Initialization+0x32>
		case CTC_Mode_:
		SET_BIT(TCCR2, WGM21);CLR_BIT(TCCR2, WGM20);
     f04:	85 b5       	in	r24, 0x25	; 37
     f06:	88 60       	ori	r24, 0x08	; 8
     f08:	85 bd       	out	0x25, r24	; 37
     f0a:	85 b5       	in	r24, 0x25	; 37
     f0c:	8f 7b       	andi	r24, 0xBF	; 191
     f0e:	85 bd       	out	0x25, r24	; 37
		SET_BIT(TIMSK, OCIE2);//Open CTC Interrupt
     f10:	89 b7       	in	r24, 0x39	; 57
     f12:	80 68       	ori	r24, 0x80	; 128
     f14:	89 bf       	out	0x39, r24	; 57
		case PWM_PhaseCorrect_:
		break;
		case PWM_Fast_:
		break;
	}
	switch(pin)//Output pin mode
     f16:	61 30       	cpi	r22, 0x01	; 1
     f18:	69 f0       	breq	.+26     	; 0xf34 <Timer2_WithInterrupt_Initialization+0x50>
     f1a:	28 f0       	brcs	.+10     	; 0xf26 <Timer2_WithInterrupt_Initialization+0x42>
     f1c:	62 30       	cpi	r22, 0x02	; 2
     f1e:	89 f0       	breq	.+34     	; 0xf42 <Timer2_WithInterrupt_Initialization+0x5e>
     f20:	63 30       	cpi	r22, 0x03	; 3
     f22:	b1 f0       	breq	.+44     	; 0xf50 <Timer2_WithInterrupt_Initialization+0x6c>
     f24:	1b c0       	rjmp	.+54     	; 0xf5c <Timer2_WithInterrupt_Initialization+0x78>
	{
		case Pin_disconnected_:
		CLR_BIT(TCCR2, COM21);CLR_BIT(TCCR2, COM20);
     f26:	85 b5       	in	r24, 0x25	; 37
     f28:	8f 7d       	andi	r24, 0xDF	; 223
     f2a:	85 bd       	out	0x25, r24	; 37
     f2c:	85 b5       	in	r24, 0x25	; 37
     f2e:	8f 7e       	andi	r24, 0xEF	; 239
     f30:	85 bd       	out	0x25, r24	; 37
		break;
     f32:	14 c0       	rjmp	.+40     	; 0xf5c <Timer2_WithInterrupt_Initialization+0x78>
		case Pin_Toggle_:
		CLR_BIT(TCCR2, COM21);SET_BIT(TCCR2, COM20);
     f34:	85 b5       	in	r24, 0x25	; 37
     f36:	8f 7d       	andi	r24, 0xDF	; 223
     f38:	85 bd       	out	0x25, r24	; 37
     f3a:	85 b5       	in	r24, 0x25	; 37
     f3c:	80 61       	ori	r24, 0x10	; 16
     f3e:	85 bd       	out	0x25, r24	; 37
		break;
     f40:	0d c0       	rjmp	.+26     	; 0xf5c <Timer2_WithInterrupt_Initialization+0x78>
		case Pin_Clear_:
		SET_BIT(TCCR2, COM21);CLR_BIT(TCCR2, COM20);
     f42:	85 b5       	in	r24, 0x25	; 37
     f44:	80 62       	ori	r24, 0x20	; 32
     f46:	85 bd       	out	0x25, r24	; 37
     f48:	85 b5       	in	r24, 0x25	; 37
     f4a:	8f 7e       	andi	r24, 0xEF	; 239
     f4c:	85 bd       	out	0x25, r24	; 37
		break;
     f4e:	06 c0       	rjmp	.+12     	; 0xf5c <Timer2_WithInterrupt_Initialization+0x78>
		case Pin_Set_:
		SET_BIT(TCCR2, COM21);SET_BIT(TCCR2, COM20);
     f50:	85 b5       	in	r24, 0x25	; 37
     f52:	80 62       	ori	r24, 0x20	; 32
     f54:	85 bd       	out	0x25, r24	; 37
     f56:	85 b5       	in	r24, 0x25	; 37
     f58:	80 61       	ori	r24, 0x10	; 16
     f5a:	85 bd       	out	0x25, r24	; 37
		break;
	}
	sei();//Enable global interrupt
     f5c:	78 94       	sei
     f5e:	08 95       	ret

00000f60 <Timer2_WithInterrupt_SetDelay>:
}
void Timer2_WithInterrupt_SetDelay(Timer2_Mode mode, uint32_t delay, uint8_t top)
{
     f60:	0f 93       	push	r16
	if(mode == Normal_Mode_)
     f62:	81 11       	cpse	r24, r1
     f64:	37 c0       	rjmp	.+110    	; 0xfd4 <Timer2_WithInterrupt_SetDelay+0x74>
	{
		uint8_t Tick = ( 1 * _Prescaler_) / Frequency;
     f66:	20 91 a3 00 	lds	r18, 0x00A3	; 0x8000a3 <_Prescaler_>
     f6a:	30 91 a4 00 	lds	r19, 0x00A4	; 0x8000a4 <_Prescaler_+0x1>
     f6e:	f9 01       	movw	r30, r18
     f70:	f2 95       	swap	r31
     f72:	e2 95       	swap	r30
     f74:	ef 70       	andi	r30, 0x0F	; 15
     f76:	ef 27       	eor	r30, r31
     f78:	ff 70       	andi	r31, 0x0F	; 15
     f7a:	ef 27       	eor	r30, r31
		uint32_t count = (delay * Microsecond) / Tick;
     f7c:	a8 ee       	ldi	r26, 0xE8	; 232
     f7e:	b3 e0       	ldi	r27, 0x03	; 3
     f80:	9a 01       	movw	r18, r20
     f82:	ab 01       	movw	r20, r22
     f84:	0e 94 09 0a 	call	0x1412	; 0x1412 <__muluhisi3>
     f88:	2e 2f       	mov	r18, r30
     f8a:	30 e0       	ldi	r19, 0x00	; 0
     f8c:	40 e0       	ldi	r20, 0x00	; 0
     f8e:	50 e0       	ldi	r21, 0x00	; 0
     f90:	0e 94 e1 09 	call	0x13c2	; 0x13c2 <__udivmodsi4>
		Timer2_OVF = count / Bits;
     f94:	bb 27       	eor	r27, r27
     f96:	a5 2f       	mov	r26, r21
     f98:	94 2f       	mov	r25, r20
     f9a:	83 2f       	mov	r24, r19
		Timer2_OVF ++;
     f9c:	01 96       	adiw	r24, 0x01	; 1
     f9e:	a1 1d       	adc	r26, r1
     fa0:	b1 1d       	adc	r27, r1
     fa2:	80 93 9f 00 	sts	0x009F, r24	; 0x80009f <Timer2_OVF>
     fa6:	90 93 a0 00 	sts	0x00A0, r25	; 0x8000a0 <Timer2_OVF+0x1>
     faa:	a0 93 a1 00 	sts	0x00A1, r26	; 0x8000a1 <Timer2_OVF+0x2>
     fae:	b0 93 a2 00 	sts	0x00A2, r27	; 0x8000a2 <Timer2_OVF+0x3>
		Timer2_Init_Value = Bits - (count % Bits);
     fb2:	80 e0       	ldi	r24, 0x00	; 0
     fb4:	91 e0       	ldi	r25, 0x01	; 1
     fb6:	a0 e0       	ldi	r26, 0x00	; 0
     fb8:	b0 e0       	ldi	r27, 0x00	; 0
     fba:	82 1b       	sub	r24, r18
     fbc:	91 09       	sbc	r25, r1
     fbe:	a1 09       	sbc	r26, r1
     fc0:	b1 09       	sbc	r27, r1
     fc2:	80 93 97 00 	sts	0x0097, r24	; 0x800097 <Timer2_Init_Value>
     fc6:	90 93 98 00 	sts	0x0098, r25	; 0x800098 <Timer2_Init_Value+0x1>
     fca:	a0 93 99 00 	sts	0x0099, r26	; 0x800099 <Timer2_Init_Value+0x2>
     fce:	b0 93 9a 00 	sts	0x009A, r27	; 0x80009a <Timer2_Init_Value+0x3>
		return;
     fd2:	30 c0       	rjmp	.+96     	; 0x1034 <Timer2_WithInterrupt_SetDelay+0xd4>
	}
	else if(mode == CTC_Mode_)
     fd4:	82 30       	cpi	r24, 0x02	; 2
     fd6:	71 f5       	brne	.+92     	; 0x1034 <Timer2_WithInterrupt_SetDelay+0xd4>
	{
		OCR2 = top;
     fd8:	23 bd       	out	0x23, r18	; 35
		uint8_t Tick = ( 1 * _Prescaler_) / Frequency;
     fda:	20 91 a3 00 	lds	r18, 0x00A3	; 0x8000a3 <_Prescaler_>
     fde:	30 91 a4 00 	lds	r19, 0x00A4	; 0x8000a4 <_Prescaler_+0x1>
     fe2:	f9 01       	movw	r30, r18
     fe4:	f2 95       	swap	r31
     fe6:	e2 95       	swap	r30
     fe8:	ef 70       	andi	r30, 0x0F	; 15
     fea:	ef 27       	eor	r30, r31
     fec:	ff 70       	andi	r31, 0x0F	; 15
     fee:	ef 27       	eor	r30, r31
		uint32_t count = (delay * Microsecond) / Tick;
     ff0:	a8 ee       	ldi	r26, 0xE8	; 232
     ff2:	b3 e0       	ldi	r27, 0x03	; 3
     ff4:	9a 01       	movw	r18, r20
     ff6:	ab 01       	movw	r20, r22
     ff8:	0e 94 09 0a 	call	0x1412	; 0x1412 <__muluhisi3>
     ffc:	2e 2f       	mov	r18, r30
     ffe:	30 e0       	ldi	r19, 0x00	; 0
    1000:	40 e0       	ldi	r20, 0x00	; 0
    1002:	50 e0       	ldi	r21, 0x00	; 0
    1004:	0e 94 e1 09 	call	0x13c2	; 0x13c2 <__udivmodsi4>
    1008:	ca 01       	movw	r24, r20
    100a:	b9 01       	movw	r22, r18
		Timer2_CTC = count / OCR0;
    100c:	0c b7       	in	r16, 0x3c	; 60
    100e:	20 2f       	mov	r18, r16
    1010:	30 e0       	ldi	r19, 0x00	; 0
    1012:	40 e0       	ldi	r20, 0x00	; 0
    1014:	50 e0       	ldi	r21, 0x00	; 0
    1016:	0e 94 e1 09 	call	0x13c2	; 0x13c2 <__udivmodsi4>
		Timer2_CTC ++;
    101a:	da 01       	movw	r26, r20
    101c:	c9 01       	movw	r24, r18
    101e:	01 96       	adiw	r24, 0x01	; 1
    1020:	a1 1d       	adc	r26, r1
    1022:	b1 1d       	adc	r27, r1
    1024:	80 93 9b 00 	sts	0x009B, r24	; 0x80009b <Timer2_CTC>
    1028:	90 93 9c 00 	sts	0x009C, r25	; 0x80009c <Timer2_CTC+0x1>
    102c:	a0 93 9d 00 	sts	0x009D, r26	; 0x80009d <Timer2_CTC+0x2>
    1030:	b0 93 9e 00 	sts	0x009E, r27	; 0x80009e <Timer2_CTC+0x3>
		return;
	}
}
    1034:	0f 91       	pop	r16
    1036:	08 95       	ret

00001038 <__divsf3>:
    1038:	0e 94 30 08 	call	0x1060	; 0x1060 <__divsf3x>
    103c:	0c 94 11 09 	jmp	0x1222	; 0x1222 <__fp_round>
    1040:	0e 94 0a 09 	call	0x1214	; 0x1214 <__fp_pscB>
    1044:	58 f0       	brcs	.+22     	; 0x105c <__divsf3+0x24>
    1046:	0e 94 03 09 	call	0x1206	; 0x1206 <__fp_pscA>
    104a:	40 f0       	brcs	.+16     	; 0x105c <__divsf3+0x24>
    104c:	29 f4       	brne	.+10     	; 0x1058 <__divsf3+0x20>
    104e:	5f 3f       	cpi	r21, 0xFF	; 255
    1050:	29 f0       	breq	.+10     	; 0x105c <__divsf3+0x24>
    1052:	0c 94 fa 08 	jmp	0x11f4	; 0x11f4 <__fp_inf>
    1056:	51 11       	cpse	r21, r1
    1058:	0c 94 45 09 	jmp	0x128a	; 0x128a <__fp_szero>
    105c:	0c 94 00 09 	jmp	0x1200	; 0x1200 <__fp_nan>

00001060 <__divsf3x>:
    1060:	0e 94 22 09 	call	0x1244	; 0x1244 <__fp_split3>
    1064:	68 f3       	brcs	.-38     	; 0x1040 <__divsf3+0x8>

00001066 <__divsf3_pse>:
    1066:	99 23       	and	r25, r25
    1068:	b1 f3       	breq	.-20     	; 0x1056 <__divsf3+0x1e>
    106a:	55 23       	and	r21, r21
    106c:	91 f3       	breq	.-28     	; 0x1052 <__divsf3+0x1a>
    106e:	95 1b       	sub	r25, r21
    1070:	55 0b       	sbc	r21, r21
    1072:	bb 27       	eor	r27, r27
    1074:	aa 27       	eor	r26, r26
    1076:	62 17       	cp	r22, r18
    1078:	73 07       	cpc	r23, r19
    107a:	84 07       	cpc	r24, r20
    107c:	38 f0       	brcs	.+14     	; 0x108c <__divsf3_pse+0x26>
    107e:	9f 5f       	subi	r25, 0xFF	; 255
    1080:	5f 4f       	sbci	r21, 0xFF	; 255
    1082:	22 0f       	add	r18, r18
    1084:	33 1f       	adc	r19, r19
    1086:	44 1f       	adc	r20, r20
    1088:	aa 1f       	adc	r26, r26
    108a:	a9 f3       	breq	.-22     	; 0x1076 <__divsf3_pse+0x10>
    108c:	35 d0       	rcall	.+106    	; 0x10f8 <__divsf3_pse+0x92>
    108e:	0e 2e       	mov	r0, r30
    1090:	3a f0       	brmi	.+14     	; 0x10a0 <__divsf3_pse+0x3a>
    1092:	e0 e8       	ldi	r30, 0x80	; 128
    1094:	32 d0       	rcall	.+100    	; 0x10fa <__divsf3_pse+0x94>
    1096:	91 50       	subi	r25, 0x01	; 1
    1098:	50 40       	sbci	r21, 0x00	; 0
    109a:	e6 95       	lsr	r30
    109c:	00 1c       	adc	r0, r0
    109e:	ca f7       	brpl	.-14     	; 0x1092 <__divsf3_pse+0x2c>
    10a0:	2b d0       	rcall	.+86     	; 0x10f8 <__divsf3_pse+0x92>
    10a2:	fe 2f       	mov	r31, r30
    10a4:	29 d0       	rcall	.+82     	; 0x10f8 <__divsf3_pse+0x92>
    10a6:	66 0f       	add	r22, r22
    10a8:	77 1f       	adc	r23, r23
    10aa:	88 1f       	adc	r24, r24
    10ac:	bb 1f       	adc	r27, r27
    10ae:	26 17       	cp	r18, r22
    10b0:	37 07       	cpc	r19, r23
    10b2:	48 07       	cpc	r20, r24
    10b4:	ab 07       	cpc	r26, r27
    10b6:	b0 e8       	ldi	r27, 0x80	; 128
    10b8:	09 f0       	breq	.+2      	; 0x10bc <__divsf3_pse+0x56>
    10ba:	bb 0b       	sbc	r27, r27
    10bc:	80 2d       	mov	r24, r0
    10be:	bf 01       	movw	r22, r30
    10c0:	ff 27       	eor	r31, r31
    10c2:	93 58       	subi	r25, 0x83	; 131
    10c4:	5f 4f       	sbci	r21, 0xFF	; 255
    10c6:	3a f0       	brmi	.+14     	; 0x10d6 <__divsf3_pse+0x70>
    10c8:	9e 3f       	cpi	r25, 0xFE	; 254
    10ca:	51 05       	cpc	r21, r1
    10cc:	78 f0       	brcs	.+30     	; 0x10ec <__divsf3_pse+0x86>
    10ce:	0c 94 fa 08 	jmp	0x11f4	; 0x11f4 <__fp_inf>
    10d2:	0c 94 45 09 	jmp	0x128a	; 0x128a <__fp_szero>
    10d6:	5f 3f       	cpi	r21, 0xFF	; 255
    10d8:	e4 f3       	brlt	.-8      	; 0x10d2 <__divsf3_pse+0x6c>
    10da:	98 3e       	cpi	r25, 0xE8	; 232
    10dc:	d4 f3       	brlt	.-12     	; 0x10d2 <__divsf3_pse+0x6c>
    10de:	86 95       	lsr	r24
    10e0:	77 95       	ror	r23
    10e2:	67 95       	ror	r22
    10e4:	b7 95       	ror	r27
    10e6:	f7 95       	ror	r31
    10e8:	9f 5f       	subi	r25, 0xFF	; 255
    10ea:	c9 f7       	brne	.-14     	; 0x10de <__divsf3_pse+0x78>
    10ec:	88 0f       	add	r24, r24
    10ee:	91 1d       	adc	r25, r1
    10f0:	96 95       	lsr	r25
    10f2:	87 95       	ror	r24
    10f4:	97 f9       	bld	r25, 7
    10f6:	08 95       	ret
    10f8:	e1 e0       	ldi	r30, 0x01	; 1
    10fa:	66 0f       	add	r22, r22
    10fc:	77 1f       	adc	r23, r23
    10fe:	88 1f       	adc	r24, r24
    1100:	bb 1f       	adc	r27, r27
    1102:	62 17       	cp	r22, r18
    1104:	73 07       	cpc	r23, r19
    1106:	84 07       	cpc	r24, r20
    1108:	ba 07       	cpc	r27, r26
    110a:	20 f0       	brcs	.+8      	; 0x1114 <__divsf3_pse+0xae>
    110c:	62 1b       	sub	r22, r18
    110e:	73 0b       	sbc	r23, r19
    1110:	84 0b       	sbc	r24, r20
    1112:	ba 0b       	sbc	r27, r26
    1114:	ee 1f       	adc	r30, r30
    1116:	88 f7       	brcc	.-30     	; 0x10fa <__divsf3_pse+0x94>
    1118:	e0 95       	com	r30
    111a:	08 95       	ret

0000111c <__fixunssfsi>:
    111c:	0e 94 2a 09 	call	0x1254	; 0x1254 <__fp_splitA>
    1120:	88 f0       	brcs	.+34     	; 0x1144 <__fixunssfsi+0x28>
    1122:	9f 57       	subi	r25, 0x7F	; 127
    1124:	98 f0       	brcs	.+38     	; 0x114c <__fixunssfsi+0x30>
    1126:	b9 2f       	mov	r27, r25
    1128:	99 27       	eor	r25, r25
    112a:	b7 51       	subi	r27, 0x17	; 23
    112c:	b0 f0       	brcs	.+44     	; 0x115a <__fixunssfsi+0x3e>
    112e:	e1 f0       	breq	.+56     	; 0x1168 <__fixunssfsi+0x4c>
    1130:	66 0f       	add	r22, r22
    1132:	77 1f       	adc	r23, r23
    1134:	88 1f       	adc	r24, r24
    1136:	99 1f       	adc	r25, r25
    1138:	1a f0       	brmi	.+6      	; 0x1140 <__fixunssfsi+0x24>
    113a:	ba 95       	dec	r27
    113c:	c9 f7       	brne	.-14     	; 0x1130 <__fixunssfsi+0x14>
    113e:	14 c0       	rjmp	.+40     	; 0x1168 <__fixunssfsi+0x4c>
    1140:	b1 30       	cpi	r27, 0x01	; 1
    1142:	91 f0       	breq	.+36     	; 0x1168 <__fixunssfsi+0x4c>
    1144:	0e 94 44 09 	call	0x1288	; 0x1288 <__fp_zero>
    1148:	b1 e0       	ldi	r27, 0x01	; 1
    114a:	08 95       	ret
    114c:	0c 94 44 09 	jmp	0x1288	; 0x1288 <__fp_zero>
    1150:	67 2f       	mov	r22, r23
    1152:	78 2f       	mov	r23, r24
    1154:	88 27       	eor	r24, r24
    1156:	b8 5f       	subi	r27, 0xF8	; 248
    1158:	39 f0       	breq	.+14     	; 0x1168 <__fixunssfsi+0x4c>
    115a:	b9 3f       	cpi	r27, 0xF9	; 249
    115c:	cc f3       	brlt	.-14     	; 0x1150 <__fixunssfsi+0x34>
    115e:	86 95       	lsr	r24
    1160:	77 95       	ror	r23
    1162:	67 95       	ror	r22
    1164:	b3 95       	inc	r27
    1166:	d9 f7       	brne	.-10     	; 0x115e <__fixunssfsi+0x42>
    1168:	3e f4       	brtc	.+14     	; 0x1178 <__fixunssfsi+0x5c>
    116a:	90 95       	com	r25
    116c:	80 95       	com	r24
    116e:	70 95       	com	r23
    1170:	61 95       	neg	r22
    1172:	7f 4f       	sbci	r23, 0xFF	; 255
    1174:	8f 4f       	sbci	r24, 0xFF	; 255
    1176:	9f 4f       	sbci	r25, 0xFF	; 255
    1178:	08 95       	ret

0000117a <__floatunsisf>:
    117a:	e8 94       	clt
    117c:	09 c0       	rjmp	.+18     	; 0x1190 <__floatsisf+0x12>

0000117e <__floatsisf>:
    117e:	97 fb       	bst	r25, 7
    1180:	3e f4       	brtc	.+14     	; 0x1190 <__floatsisf+0x12>
    1182:	90 95       	com	r25
    1184:	80 95       	com	r24
    1186:	70 95       	com	r23
    1188:	61 95       	neg	r22
    118a:	7f 4f       	sbci	r23, 0xFF	; 255
    118c:	8f 4f       	sbci	r24, 0xFF	; 255
    118e:	9f 4f       	sbci	r25, 0xFF	; 255
    1190:	99 23       	and	r25, r25
    1192:	a9 f0       	breq	.+42     	; 0x11be <__floatsisf+0x40>
    1194:	f9 2f       	mov	r31, r25
    1196:	96 e9       	ldi	r25, 0x96	; 150
    1198:	bb 27       	eor	r27, r27
    119a:	93 95       	inc	r25
    119c:	f6 95       	lsr	r31
    119e:	87 95       	ror	r24
    11a0:	77 95       	ror	r23
    11a2:	67 95       	ror	r22
    11a4:	b7 95       	ror	r27
    11a6:	f1 11       	cpse	r31, r1
    11a8:	f8 cf       	rjmp	.-16     	; 0x119a <__floatsisf+0x1c>
    11aa:	fa f4       	brpl	.+62     	; 0x11ea <__floatsisf+0x6c>
    11ac:	bb 0f       	add	r27, r27
    11ae:	11 f4       	brne	.+4      	; 0x11b4 <__floatsisf+0x36>
    11b0:	60 ff       	sbrs	r22, 0
    11b2:	1b c0       	rjmp	.+54     	; 0x11ea <__floatsisf+0x6c>
    11b4:	6f 5f       	subi	r22, 0xFF	; 255
    11b6:	7f 4f       	sbci	r23, 0xFF	; 255
    11b8:	8f 4f       	sbci	r24, 0xFF	; 255
    11ba:	9f 4f       	sbci	r25, 0xFF	; 255
    11bc:	16 c0       	rjmp	.+44     	; 0x11ea <__floatsisf+0x6c>
    11be:	88 23       	and	r24, r24
    11c0:	11 f0       	breq	.+4      	; 0x11c6 <__floatsisf+0x48>
    11c2:	96 e9       	ldi	r25, 0x96	; 150
    11c4:	11 c0       	rjmp	.+34     	; 0x11e8 <__floatsisf+0x6a>
    11c6:	77 23       	and	r23, r23
    11c8:	21 f0       	breq	.+8      	; 0x11d2 <__floatsisf+0x54>
    11ca:	9e e8       	ldi	r25, 0x8E	; 142
    11cc:	87 2f       	mov	r24, r23
    11ce:	76 2f       	mov	r23, r22
    11d0:	05 c0       	rjmp	.+10     	; 0x11dc <__floatsisf+0x5e>
    11d2:	66 23       	and	r22, r22
    11d4:	71 f0       	breq	.+28     	; 0x11f2 <__floatsisf+0x74>
    11d6:	96 e8       	ldi	r25, 0x86	; 134
    11d8:	86 2f       	mov	r24, r22
    11da:	70 e0       	ldi	r23, 0x00	; 0
    11dc:	60 e0       	ldi	r22, 0x00	; 0
    11de:	2a f0       	brmi	.+10     	; 0x11ea <__floatsisf+0x6c>
    11e0:	9a 95       	dec	r25
    11e2:	66 0f       	add	r22, r22
    11e4:	77 1f       	adc	r23, r23
    11e6:	88 1f       	adc	r24, r24
    11e8:	da f7       	brpl	.-10     	; 0x11e0 <__floatsisf+0x62>
    11ea:	88 0f       	add	r24, r24
    11ec:	96 95       	lsr	r25
    11ee:	87 95       	ror	r24
    11f0:	97 f9       	bld	r25, 7
    11f2:	08 95       	ret

000011f4 <__fp_inf>:
    11f4:	97 f9       	bld	r25, 7
    11f6:	9f 67       	ori	r25, 0x7F	; 127
    11f8:	80 e8       	ldi	r24, 0x80	; 128
    11fa:	70 e0       	ldi	r23, 0x00	; 0
    11fc:	60 e0       	ldi	r22, 0x00	; 0
    11fe:	08 95       	ret

00001200 <__fp_nan>:
    1200:	9f ef       	ldi	r25, 0xFF	; 255
    1202:	80 ec       	ldi	r24, 0xC0	; 192
    1204:	08 95       	ret

00001206 <__fp_pscA>:
    1206:	00 24       	eor	r0, r0
    1208:	0a 94       	dec	r0
    120a:	16 16       	cp	r1, r22
    120c:	17 06       	cpc	r1, r23
    120e:	18 06       	cpc	r1, r24
    1210:	09 06       	cpc	r0, r25
    1212:	08 95       	ret

00001214 <__fp_pscB>:
    1214:	00 24       	eor	r0, r0
    1216:	0a 94       	dec	r0
    1218:	12 16       	cp	r1, r18
    121a:	13 06       	cpc	r1, r19
    121c:	14 06       	cpc	r1, r20
    121e:	05 06       	cpc	r0, r21
    1220:	08 95       	ret

00001222 <__fp_round>:
    1222:	09 2e       	mov	r0, r25
    1224:	03 94       	inc	r0
    1226:	00 0c       	add	r0, r0
    1228:	11 f4       	brne	.+4      	; 0x122e <__fp_round+0xc>
    122a:	88 23       	and	r24, r24
    122c:	52 f0       	brmi	.+20     	; 0x1242 <__fp_round+0x20>
    122e:	bb 0f       	add	r27, r27
    1230:	40 f4       	brcc	.+16     	; 0x1242 <__fp_round+0x20>
    1232:	bf 2b       	or	r27, r31
    1234:	11 f4       	brne	.+4      	; 0x123a <__fp_round+0x18>
    1236:	60 ff       	sbrs	r22, 0
    1238:	04 c0       	rjmp	.+8      	; 0x1242 <__fp_round+0x20>
    123a:	6f 5f       	subi	r22, 0xFF	; 255
    123c:	7f 4f       	sbci	r23, 0xFF	; 255
    123e:	8f 4f       	sbci	r24, 0xFF	; 255
    1240:	9f 4f       	sbci	r25, 0xFF	; 255
    1242:	08 95       	ret

00001244 <__fp_split3>:
    1244:	57 fd       	sbrc	r21, 7
    1246:	90 58       	subi	r25, 0x80	; 128
    1248:	44 0f       	add	r20, r20
    124a:	55 1f       	adc	r21, r21
    124c:	59 f0       	breq	.+22     	; 0x1264 <__fp_splitA+0x10>
    124e:	5f 3f       	cpi	r21, 0xFF	; 255
    1250:	71 f0       	breq	.+28     	; 0x126e <__fp_splitA+0x1a>
    1252:	47 95       	ror	r20

00001254 <__fp_splitA>:
    1254:	88 0f       	add	r24, r24
    1256:	97 fb       	bst	r25, 7
    1258:	99 1f       	adc	r25, r25
    125a:	61 f0       	breq	.+24     	; 0x1274 <__fp_splitA+0x20>
    125c:	9f 3f       	cpi	r25, 0xFF	; 255
    125e:	79 f0       	breq	.+30     	; 0x127e <__fp_splitA+0x2a>
    1260:	87 95       	ror	r24
    1262:	08 95       	ret
    1264:	12 16       	cp	r1, r18
    1266:	13 06       	cpc	r1, r19
    1268:	14 06       	cpc	r1, r20
    126a:	55 1f       	adc	r21, r21
    126c:	f2 cf       	rjmp	.-28     	; 0x1252 <__fp_split3+0xe>
    126e:	46 95       	lsr	r20
    1270:	f1 df       	rcall	.-30     	; 0x1254 <__fp_splitA>
    1272:	08 c0       	rjmp	.+16     	; 0x1284 <__fp_splitA+0x30>
    1274:	16 16       	cp	r1, r22
    1276:	17 06       	cpc	r1, r23
    1278:	18 06       	cpc	r1, r24
    127a:	99 1f       	adc	r25, r25
    127c:	f1 cf       	rjmp	.-30     	; 0x1260 <__fp_splitA+0xc>
    127e:	86 95       	lsr	r24
    1280:	71 05       	cpc	r23, r1
    1282:	61 05       	cpc	r22, r1
    1284:	08 94       	sec
    1286:	08 95       	ret

00001288 <__fp_zero>:
    1288:	e8 94       	clt

0000128a <__fp_szero>:
    128a:	bb 27       	eor	r27, r27
    128c:	66 27       	eor	r22, r22
    128e:	77 27       	eor	r23, r23
    1290:	cb 01       	movw	r24, r22
    1292:	97 f9       	bld	r25, 7
    1294:	08 95       	ret

00001296 <__gesf2>:
    1296:	0e 94 bd 09 	call	0x137a	; 0x137a <__fp_cmp>
    129a:	08 f4       	brcc	.+2      	; 0x129e <__gesf2+0x8>
    129c:	8f ef       	ldi	r24, 0xFF	; 255
    129e:	08 95       	ret

000012a0 <__mulsf3>:
    12a0:	0e 94 63 09 	call	0x12c6	; 0x12c6 <__mulsf3x>
    12a4:	0c 94 11 09 	jmp	0x1222	; 0x1222 <__fp_round>
    12a8:	0e 94 03 09 	call	0x1206	; 0x1206 <__fp_pscA>
    12ac:	38 f0       	brcs	.+14     	; 0x12bc <__mulsf3+0x1c>
    12ae:	0e 94 0a 09 	call	0x1214	; 0x1214 <__fp_pscB>
    12b2:	20 f0       	brcs	.+8      	; 0x12bc <__mulsf3+0x1c>
    12b4:	95 23       	and	r25, r21
    12b6:	11 f0       	breq	.+4      	; 0x12bc <__mulsf3+0x1c>
    12b8:	0c 94 fa 08 	jmp	0x11f4	; 0x11f4 <__fp_inf>
    12bc:	0c 94 00 09 	jmp	0x1200	; 0x1200 <__fp_nan>
    12c0:	11 24       	eor	r1, r1
    12c2:	0c 94 45 09 	jmp	0x128a	; 0x128a <__fp_szero>

000012c6 <__mulsf3x>:
    12c6:	0e 94 22 09 	call	0x1244	; 0x1244 <__fp_split3>
    12ca:	70 f3       	brcs	.-36     	; 0x12a8 <__mulsf3+0x8>

000012cc <__mulsf3_pse>:
    12cc:	95 9f       	mul	r25, r21
    12ce:	c1 f3       	breq	.-16     	; 0x12c0 <__mulsf3+0x20>
    12d0:	95 0f       	add	r25, r21
    12d2:	50 e0       	ldi	r21, 0x00	; 0
    12d4:	55 1f       	adc	r21, r21
    12d6:	62 9f       	mul	r22, r18
    12d8:	f0 01       	movw	r30, r0
    12da:	72 9f       	mul	r23, r18
    12dc:	bb 27       	eor	r27, r27
    12de:	f0 0d       	add	r31, r0
    12e0:	b1 1d       	adc	r27, r1
    12e2:	63 9f       	mul	r22, r19
    12e4:	aa 27       	eor	r26, r26
    12e6:	f0 0d       	add	r31, r0
    12e8:	b1 1d       	adc	r27, r1
    12ea:	aa 1f       	adc	r26, r26
    12ec:	64 9f       	mul	r22, r20
    12ee:	66 27       	eor	r22, r22
    12f0:	b0 0d       	add	r27, r0
    12f2:	a1 1d       	adc	r26, r1
    12f4:	66 1f       	adc	r22, r22
    12f6:	82 9f       	mul	r24, r18
    12f8:	22 27       	eor	r18, r18
    12fa:	b0 0d       	add	r27, r0
    12fc:	a1 1d       	adc	r26, r1
    12fe:	62 1f       	adc	r22, r18
    1300:	73 9f       	mul	r23, r19
    1302:	b0 0d       	add	r27, r0
    1304:	a1 1d       	adc	r26, r1
    1306:	62 1f       	adc	r22, r18
    1308:	83 9f       	mul	r24, r19
    130a:	a0 0d       	add	r26, r0
    130c:	61 1d       	adc	r22, r1
    130e:	22 1f       	adc	r18, r18
    1310:	74 9f       	mul	r23, r20
    1312:	33 27       	eor	r19, r19
    1314:	a0 0d       	add	r26, r0
    1316:	61 1d       	adc	r22, r1
    1318:	23 1f       	adc	r18, r19
    131a:	84 9f       	mul	r24, r20
    131c:	60 0d       	add	r22, r0
    131e:	21 1d       	adc	r18, r1
    1320:	82 2f       	mov	r24, r18
    1322:	76 2f       	mov	r23, r22
    1324:	6a 2f       	mov	r22, r26
    1326:	11 24       	eor	r1, r1
    1328:	9f 57       	subi	r25, 0x7F	; 127
    132a:	50 40       	sbci	r21, 0x00	; 0
    132c:	9a f0       	brmi	.+38     	; 0x1354 <__mulsf3_pse+0x88>
    132e:	f1 f0       	breq	.+60     	; 0x136c <__mulsf3_pse+0xa0>
    1330:	88 23       	and	r24, r24
    1332:	4a f0       	brmi	.+18     	; 0x1346 <__mulsf3_pse+0x7a>
    1334:	ee 0f       	add	r30, r30
    1336:	ff 1f       	adc	r31, r31
    1338:	bb 1f       	adc	r27, r27
    133a:	66 1f       	adc	r22, r22
    133c:	77 1f       	adc	r23, r23
    133e:	88 1f       	adc	r24, r24
    1340:	91 50       	subi	r25, 0x01	; 1
    1342:	50 40       	sbci	r21, 0x00	; 0
    1344:	a9 f7       	brne	.-22     	; 0x1330 <__mulsf3_pse+0x64>
    1346:	9e 3f       	cpi	r25, 0xFE	; 254
    1348:	51 05       	cpc	r21, r1
    134a:	80 f0       	brcs	.+32     	; 0x136c <__mulsf3_pse+0xa0>
    134c:	0c 94 fa 08 	jmp	0x11f4	; 0x11f4 <__fp_inf>
    1350:	0c 94 45 09 	jmp	0x128a	; 0x128a <__fp_szero>
    1354:	5f 3f       	cpi	r21, 0xFF	; 255
    1356:	e4 f3       	brlt	.-8      	; 0x1350 <__mulsf3_pse+0x84>
    1358:	98 3e       	cpi	r25, 0xE8	; 232
    135a:	d4 f3       	brlt	.-12     	; 0x1350 <__mulsf3_pse+0x84>
    135c:	86 95       	lsr	r24
    135e:	77 95       	ror	r23
    1360:	67 95       	ror	r22
    1362:	b7 95       	ror	r27
    1364:	f7 95       	ror	r31
    1366:	e7 95       	ror	r30
    1368:	9f 5f       	subi	r25, 0xFF	; 255
    136a:	c1 f7       	brne	.-16     	; 0x135c <__mulsf3_pse+0x90>
    136c:	fe 2b       	or	r31, r30
    136e:	88 0f       	add	r24, r24
    1370:	91 1d       	adc	r25, r1
    1372:	96 95       	lsr	r25
    1374:	87 95       	ror	r24
    1376:	97 f9       	bld	r25, 7
    1378:	08 95       	ret

0000137a <__fp_cmp>:
    137a:	99 0f       	add	r25, r25
    137c:	00 08       	sbc	r0, r0
    137e:	55 0f       	add	r21, r21
    1380:	aa 0b       	sbc	r26, r26
    1382:	e0 e8       	ldi	r30, 0x80	; 128
    1384:	fe ef       	ldi	r31, 0xFE	; 254
    1386:	16 16       	cp	r1, r22
    1388:	17 06       	cpc	r1, r23
    138a:	e8 07       	cpc	r30, r24
    138c:	f9 07       	cpc	r31, r25
    138e:	c0 f0       	brcs	.+48     	; 0x13c0 <__fp_cmp+0x46>
    1390:	12 16       	cp	r1, r18
    1392:	13 06       	cpc	r1, r19
    1394:	e4 07       	cpc	r30, r20
    1396:	f5 07       	cpc	r31, r21
    1398:	98 f0       	brcs	.+38     	; 0x13c0 <__fp_cmp+0x46>
    139a:	62 1b       	sub	r22, r18
    139c:	73 0b       	sbc	r23, r19
    139e:	84 0b       	sbc	r24, r20
    13a0:	95 0b       	sbc	r25, r21
    13a2:	39 f4       	brne	.+14     	; 0x13b2 <__fp_cmp+0x38>
    13a4:	0a 26       	eor	r0, r26
    13a6:	61 f0       	breq	.+24     	; 0x13c0 <__fp_cmp+0x46>
    13a8:	23 2b       	or	r18, r19
    13aa:	24 2b       	or	r18, r20
    13ac:	25 2b       	or	r18, r21
    13ae:	21 f4       	brne	.+8      	; 0x13b8 <__fp_cmp+0x3e>
    13b0:	08 95       	ret
    13b2:	0a 26       	eor	r0, r26
    13b4:	09 f4       	brne	.+2      	; 0x13b8 <__fp_cmp+0x3e>
    13b6:	a1 40       	sbci	r26, 0x01	; 1
    13b8:	a6 95       	lsr	r26
    13ba:	8f ef       	ldi	r24, 0xFF	; 255
    13bc:	81 1d       	adc	r24, r1
    13be:	81 1d       	adc	r24, r1
    13c0:	08 95       	ret

000013c2 <__udivmodsi4>:
    13c2:	a1 e2       	ldi	r26, 0x21	; 33
    13c4:	1a 2e       	mov	r1, r26
    13c6:	aa 1b       	sub	r26, r26
    13c8:	bb 1b       	sub	r27, r27
    13ca:	fd 01       	movw	r30, r26
    13cc:	0d c0       	rjmp	.+26     	; 0x13e8 <__udivmodsi4_ep>

000013ce <__udivmodsi4_loop>:
    13ce:	aa 1f       	adc	r26, r26
    13d0:	bb 1f       	adc	r27, r27
    13d2:	ee 1f       	adc	r30, r30
    13d4:	ff 1f       	adc	r31, r31
    13d6:	a2 17       	cp	r26, r18
    13d8:	b3 07       	cpc	r27, r19
    13da:	e4 07       	cpc	r30, r20
    13dc:	f5 07       	cpc	r31, r21
    13de:	20 f0       	brcs	.+8      	; 0x13e8 <__udivmodsi4_ep>
    13e0:	a2 1b       	sub	r26, r18
    13e2:	b3 0b       	sbc	r27, r19
    13e4:	e4 0b       	sbc	r30, r20
    13e6:	f5 0b       	sbc	r31, r21

000013e8 <__udivmodsi4_ep>:
    13e8:	66 1f       	adc	r22, r22
    13ea:	77 1f       	adc	r23, r23
    13ec:	88 1f       	adc	r24, r24
    13ee:	99 1f       	adc	r25, r25
    13f0:	1a 94       	dec	r1
    13f2:	69 f7       	brne	.-38     	; 0x13ce <__udivmodsi4_loop>
    13f4:	60 95       	com	r22
    13f6:	70 95       	com	r23
    13f8:	80 95       	com	r24
    13fa:	90 95       	com	r25
    13fc:	9b 01       	movw	r18, r22
    13fe:	ac 01       	movw	r20, r24
    1400:	bd 01       	movw	r22, r26
    1402:	cf 01       	movw	r24, r30
    1404:	08 95       	ret

00001406 <__tablejump2__>:
    1406:	ee 0f       	add	r30, r30
    1408:	ff 1f       	adc	r31, r31
    140a:	05 90       	lpm	r0, Z+
    140c:	f4 91       	lpm	r31, Z
    140e:	e0 2d       	mov	r30, r0
    1410:	09 94       	ijmp

00001412 <__muluhisi3>:
    1412:	0e 94 14 0a 	call	0x1428	; 0x1428 <__umulhisi3>
    1416:	a5 9f       	mul	r26, r21
    1418:	90 0d       	add	r25, r0
    141a:	b4 9f       	mul	r27, r20
    141c:	90 0d       	add	r25, r0
    141e:	a4 9f       	mul	r26, r20
    1420:	80 0d       	add	r24, r0
    1422:	91 1d       	adc	r25, r1
    1424:	11 24       	eor	r1, r1
    1426:	08 95       	ret

00001428 <__umulhisi3>:
    1428:	a2 9f       	mul	r26, r18
    142a:	b0 01       	movw	r22, r0
    142c:	b3 9f       	mul	r27, r19
    142e:	c0 01       	movw	r24, r0
    1430:	a3 9f       	mul	r26, r19
    1432:	70 0d       	add	r23, r0
    1434:	81 1d       	adc	r24, r1
    1436:	11 24       	eor	r1, r1
    1438:	91 1d       	adc	r25, r1
    143a:	b2 9f       	mul	r27, r18
    143c:	70 0d       	add	r23, r0
    143e:	81 1d       	adc	r24, r1
    1440:	11 24       	eor	r1, r1
    1442:	91 1d       	adc	r25, r1
    1444:	08 95       	ret

00001446 <_exit>:
    1446:	f8 94       	cli

00001448 <__stop_program>:
    1448:	ff cf       	rjmp	.-2      	; 0x1448 <__stop_program>
