/*
 * 
 * SYNTIANT CONFIDENTIAL
 * _____________________
 *  
 *   Copyright (c) 2018 Syntiant Corporation
 *   All Rights Reserved.
 *  
 *  NOTICE:  All information contained herein is, and remains the property of
 *  Syntiant Corporation and its suppliers, if any.  The intellectual and
 *  technical concepts contained herein are proprietary to Syntiant Corporation
 *  and its suppliers and may be covered by U.S. and Foreign Patents, patents in
 *  process, and are protected by trade secret or copyright law.  Dissemination
 *  of this information or reproduction of this material is strictly forbidden
 *  unless prior written permission is obtained from Syntiant Corporation.
 */
/*
 * ******* Automatically generated for ndp120 v1.00  DO NOT MODIFY!!!!!
 *          Generated Wed Feb  5 23:42:07 2020 UTC
 */
#ifndef NDP120_REGS_H
#define NDP120_REGS_H

/*
 * block ndp120.bootram, base 0x00000000
 */
#define NDP120_BOOTRAM 0x00000000U
#define NDP120_BOOTRAM_SIZE 0x00004000U

/*
 * block ndp120.bootrom, base 0x01000000
 */
#define NDP120_BOOTROM 0x01000000U
#define NDP120_BOOTROM_SIZE 0x00001000U

/*
 * block ndp120.bootram_remap, base 0x1fffc000
 */
#define NDP120_BOOTRAM_REMAP 0x1fffc000U
#define NDP120_BOOTRAM_REMAP_SIZE 0x00004000U

/*
 * block ndp120.ram, base 0x20000000
 */
#define NDP120_RAM 0x20000000U
#define NDP120_RAM_SIZE 0x00008000U

/*
 * block ndp120.dsp_iram, base 0x30000000
 */
#define NDP120_DSP_IRAM 0x30000000U
#define NDP120_DSP_IRAM_SIZE 0x00018000U

/*
 * block ndp120.dsp_dram, base 0x30080000
 */
#define NDP120_DSP_DRAM 0x30080000U
#define NDP120_DSP_DRAM_SIZE 0x00030000U

/*
 * block ndp120.dualtimer0, base 0x40002000
 */
#define NDP120_DUALTIMER0 0x40002000U
#define NDP120_DUALTIMER0_SIZE 0x00001000U

/*
 * block ndp120.uart0, base 0x40004000
 */
#define NDP120_UART0 0x40004000U
#define NDP120_UART0_SIZE 0x00001000U

/*
 * block ndp120.chip_config, base 0x40009000
 */
#define NDP120_CHIP_CONFIG 0x40009000U
#define NDP120_CHIP_CONFIG_SIZE 0x00001000U
/* register ndp120.chip_config.id */
#define NDP120_CHIP_CONFIG_ID 0x40009000U
/* register ndp120.chip_config.clkctl0 */
#define NDP120_CHIP_CONFIG_CLKCTL0 0x40009004U
#define NDP120_CHIP_CONFIG_CLKCTL0_MCUCLKDIV_SHIFT 0
#define NDP120_CHIP_CONFIG_CLKCTL0_MCUCLKDIV_MASK 0x000003ffU
#define NDP120_CHIP_CONFIG_CLKCTL0_MCUCLKDIV(v) \
        ((v) << NDP120_CHIP_CONFIG_CLKCTL0_MCUCLKDIV_SHIFT)
#define NDP120_CHIP_CONFIG_CLKCTL0_MCUCLKDIV_INSERT(x, v) \
        ((x) | ((v) << NDP120_CHIP_CONFIG_CLKCTL0_MCUCLKDIV_SHIFT))
#define NDP120_CHIP_CONFIG_CLKCTL0_MCUCLKDIV_MASK_INSERT(x, v) \
        (((x) & ~NDP120_CHIP_CONFIG_CLKCTL0_MCUCLKDIV_MASK) | ((v) << NDP120_CHIP_CONFIG_CLKCTL0_MCUCLKDIV_SHIFT))
#define NDP120_CHIP_CONFIG_CLKCTL0_MCUCLKDIV_EXTRACT(x) \
        (((x) & NDP120_CHIP_CONFIG_CLKCTL0_MCUCLKDIV_MASK) >> NDP120_CHIP_CONFIG_CLKCTL0_MCUCLKDIV_SHIFT)
#define NDP120_CHIP_CONFIG_CLKCTL0_MCUCLKDIV_DEFAULT 0x00000001U
#define NDP120_CHIP_CONFIG_CLKCTL0_MCURSTB_SHIFT 10
#define NDP120_CHIP_CONFIG_CLKCTL0_MCURSTB_MASK 0x00000400U
#define NDP120_CHIP_CONFIG_CLKCTL0_MCURSTB(v) \
        ((v) << NDP120_CHIP_CONFIG_CLKCTL0_MCURSTB_SHIFT)
#define NDP120_CHIP_CONFIG_CLKCTL0_MCURSTB_INSERT(x, v) \
        ((x) | ((v) << NDP120_CHIP_CONFIG_CLKCTL0_MCURSTB_SHIFT))
#define NDP120_CHIP_CONFIG_CLKCTL0_MCURSTB_MASK_INSERT(x, v) \
        (((x) & ~NDP120_CHIP_CONFIG_CLKCTL0_MCURSTB_MASK) | ((v) << NDP120_CHIP_CONFIG_CLKCTL0_MCURSTB_SHIFT))
#define NDP120_CHIP_CONFIG_CLKCTL0_MCURSTB_EXTRACT(x) \
        (((x) & NDP120_CHIP_CONFIG_CLKCTL0_MCURSTB_MASK) >> NDP120_CHIP_CONFIG_CLKCTL0_MCURSTB_SHIFT)
#define NDP120_CHIP_CONFIG_CLKCTL0_MCURSTB_DEFAULT 0x00000001U
#define NDP120_CHIP_CONFIG_CLKCTL0_OTPRSTB_SHIFT 11
#define NDP120_CHIP_CONFIG_CLKCTL0_OTPRSTB_MASK 0x00000800U
#define NDP120_CHIP_CONFIG_CLKCTL0_OTPRSTB(v) \
        ((v) << NDP120_CHIP_CONFIG_CLKCTL0_OTPRSTB_SHIFT)
#define NDP120_CHIP_CONFIG_CLKCTL0_OTPRSTB_INSERT(x, v) \
        ((x) | ((v) << NDP120_CHIP_CONFIG_CLKCTL0_OTPRSTB_SHIFT))
#define NDP120_CHIP_CONFIG_CLKCTL0_OTPRSTB_MASK_INSERT(x, v) \
        (((x) & ~NDP120_CHIP_CONFIG_CLKCTL0_OTPRSTB_MASK) | ((v) << NDP120_CHIP_CONFIG_CLKCTL0_OTPRSTB_SHIFT))
#define NDP120_CHIP_CONFIG_CLKCTL0_OTPRSTB_EXTRACT(x) \
        (((x) & NDP120_CHIP_CONFIG_CLKCTL0_OTPRSTB_MASK) >> NDP120_CHIP_CONFIG_CLKCTL0_OTPRSTB_SHIFT)
#define NDP120_CHIP_CONFIG_CLKCTL0_OTPRSTB_DEFAULT 0x00000001U
#define NDP120_CHIP_CONFIG_CLKCTL0_FORCE_DNN_CLK_SHIFT 12
#define NDP120_CHIP_CONFIG_CLKCTL0_FORCE_DNN_CLK_MASK 0x00001000U
#define NDP120_CHIP_CONFIG_CLKCTL0_FORCE_DNN_CLK(v) \
        ((v) << NDP120_CHIP_CONFIG_CLKCTL0_FORCE_DNN_CLK_SHIFT)
#define NDP120_CHIP_CONFIG_CLKCTL0_FORCE_DNN_CLK_INSERT(x, v) \
        ((x) | ((v) << NDP120_CHIP_CONFIG_CLKCTL0_FORCE_DNN_CLK_SHIFT))
#define NDP120_CHIP_CONFIG_CLKCTL0_FORCE_DNN_CLK_MASK_INSERT(x, v) \
        (((x) & ~NDP120_CHIP_CONFIG_CLKCTL0_FORCE_DNN_CLK_MASK) | ((v) << NDP120_CHIP_CONFIG_CLKCTL0_FORCE_DNN_CLK_SHIFT))
#define NDP120_CHIP_CONFIG_CLKCTL0_FORCE_DNN_CLK_EXTRACT(x) \
        (((x) & NDP120_CHIP_CONFIG_CLKCTL0_FORCE_DNN_CLK_MASK) >> NDP120_CHIP_CONFIG_CLKCTL0_FORCE_DNN_CLK_SHIFT)
#define NDP120_CHIP_CONFIG_CLKCTL0_FORCE_DNN_CLK_DEFAULT 0x00000000U
#define NDP120_CHIP_CONFIG_CLKCTL0_FORCE_AUD_CLK_SHIFT 13
#define NDP120_CHIP_CONFIG_CLKCTL0_FORCE_AUD_CLK_MASK 0x0000e000U
#define NDP120_CHIP_CONFIG_CLKCTL0_FORCE_AUD_CLK(v) \
        ((v) << NDP120_CHIP_CONFIG_CLKCTL0_FORCE_AUD_CLK_SHIFT)
#define NDP120_CHIP_CONFIG_CLKCTL0_FORCE_AUD_CLK_INSERT(x, v) \
        ((x) | ((v) << NDP120_CHIP_CONFIG_CLKCTL0_FORCE_AUD_CLK_SHIFT))
#define NDP120_CHIP_CONFIG_CLKCTL0_FORCE_AUD_CLK_MASK_INSERT(x, v) \
        (((x) & ~NDP120_CHIP_CONFIG_CLKCTL0_FORCE_AUD_CLK_MASK) | ((v) << NDP120_CHIP_CONFIG_CLKCTL0_FORCE_AUD_CLK_SHIFT))
#define NDP120_CHIP_CONFIG_CLKCTL0_FORCE_AUD_CLK_EXTRACT(x) \
        (((x) & NDP120_CHIP_CONFIG_CLKCTL0_FORCE_AUD_CLK_MASK) >> NDP120_CHIP_CONFIG_CLKCTL0_FORCE_AUD_CLK_SHIFT)
#define NDP120_CHIP_CONFIG_CLKCTL0_FORCE_AUD_CLK_DEFAULT 0x00000000U
#define NDP120_CHIP_CONFIG_CLKCTL0_FORCE_AESOTP_CLK_SHIFT 16
#define NDP120_CHIP_CONFIG_CLKCTL0_FORCE_AESOTP_CLK_MASK 0x00010000U
#define NDP120_CHIP_CONFIG_CLKCTL0_FORCE_AESOTP_CLK(v) \
        ((v) << NDP120_CHIP_CONFIG_CLKCTL0_FORCE_AESOTP_CLK_SHIFT)
#define NDP120_CHIP_CONFIG_CLKCTL0_FORCE_AESOTP_CLK_INSERT(x, v) \
        ((x) | ((v) << NDP120_CHIP_CONFIG_CLKCTL0_FORCE_AESOTP_CLK_SHIFT))
#define NDP120_CHIP_CONFIG_CLKCTL0_FORCE_AESOTP_CLK_MASK_INSERT(x, v) \
        (((x) & ~NDP120_CHIP_CONFIG_CLKCTL0_FORCE_AESOTP_CLK_MASK) | ((v) << NDP120_CHIP_CONFIG_CLKCTL0_FORCE_AESOTP_CLK_SHIFT))
#define NDP120_CHIP_CONFIG_CLKCTL0_FORCE_AESOTP_CLK_EXTRACT(x) \
        (((x) & NDP120_CHIP_CONFIG_CLKCTL0_FORCE_AESOTP_CLK_MASK) >> NDP120_CHIP_CONFIG_CLKCTL0_FORCE_AESOTP_CLK_SHIFT)
#define NDP120_CHIP_CONFIG_CLKCTL0_FORCE_AESOTP_CLK_DEFAULT 0x00000000U
#define NDP120_CHIP_CONFIG_CLKCTL0_FORCE_PCLK_CLK_SHIFT 17
#define NDP120_CHIP_CONFIG_CLKCTL0_FORCE_PCLK_CLK_MASK 0x00020000U
#define NDP120_CHIP_CONFIG_CLKCTL0_FORCE_PCLK_CLK(v) \
        ((v) << NDP120_CHIP_CONFIG_CLKCTL0_FORCE_PCLK_CLK_SHIFT)
#define NDP120_CHIP_CONFIG_CLKCTL0_FORCE_PCLK_CLK_INSERT(x, v) \
        ((x) | ((v) << NDP120_CHIP_CONFIG_CLKCTL0_FORCE_PCLK_CLK_SHIFT))
#define NDP120_CHIP_CONFIG_CLKCTL0_FORCE_PCLK_CLK_MASK_INSERT(x, v) \
        (((x) & ~NDP120_CHIP_CONFIG_CLKCTL0_FORCE_PCLK_CLK_MASK) | ((v) << NDP120_CHIP_CONFIG_CLKCTL0_FORCE_PCLK_CLK_SHIFT))
#define NDP120_CHIP_CONFIG_CLKCTL0_FORCE_PCLK_CLK_EXTRACT(x) \
        (((x) & NDP120_CHIP_CONFIG_CLKCTL0_FORCE_PCLK_CLK_MASK) >> NDP120_CHIP_CONFIG_CLKCTL0_FORCE_PCLK_CLK_SHIFT)
#define NDP120_CHIP_CONFIG_CLKCTL0_FORCE_PCLK_CLK_DEFAULT 0x00000000U
#define NDP120_CHIP_CONFIG_CLKCTL0_MCUDBGEN_SHIFT 18
#define NDP120_CHIP_CONFIG_CLKCTL0_MCUDBGEN_MASK 0x00040000U
#define NDP120_CHIP_CONFIG_CLKCTL0_MCUDBGEN(v) \
        ((v) << NDP120_CHIP_CONFIG_CLKCTL0_MCUDBGEN_SHIFT)
#define NDP120_CHIP_CONFIG_CLKCTL0_MCUDBGEN_INSERT(x, v) \
        ((x) | ((v) << NDP120_CHIP_CONFIG_CLKCTL0_MCUDBGEN_SHIFT))
#define NDP120_CHIP_CONFIG_CLKCTL0_MCUDBGEN_MASK_INSERT(x, v) \
        (((x) & ~NDP120_CHIP_CONFIG_CLKCTL0_MCUDBGEN_MASK) | ((v) << NDP120_CHIP_CONFIG_CLKCTL0_MCUDBGEN_SHIFT))
#define NDP120_CHIP_CONFIG_CLKCTL0_MCUDBGEN_EXTRACT(x) \
        (((x) & NDP120_CHIP_CONFIG_CLKCTL0_MCUDBGEN_MASK) >> NDP120_CHIP_CONFIG_CLKCTL0_MCUDBGEN_SHIFT)
#define NDP120_CHIP_CONFIG_CLKCTL0_MCUDBGEN_DEFAULT 0x00000000U
#define NDP120_CHIP_CONFIG_CLKCTL0_DEFAULT 0x00000c01U 
/* register ndp120.chip_config.clkctl1 */
#define NDP120_CHIP_CONFIG_CLKCTL1 0x40009008U
#define NDP120_CHIP_CONFIG_CLKCTL1_REFSEL_SHIFT 0
#define NDP120_CHIP_CONFIG_CLKCTL1_REFSEL_MASK 0x00000001U
#define NDP120_CHIP_CONFIG_CLKCTL1_REFSEL(v) \
        ((v) << NDP120_CHIP_CONFIG_CLKCTL1_REFSEL_SHIFT)
#define NDP120_CHIP_CONFIG_CLKCTL1_REFSEL_INSERT(x, v) \
        ((x) | ((v) << NDP120_CHIP_CONFIG_CLKCTL1_REFSEL_SHIFT))
#define NDP120_CHIP_CONFIG_CLKCTL1_REFSEL_MASK_INSERT(x, v) \
        (((x) & ~NDP120_CHIP_CONFIG_CLKCTL1_REFSEL_MASK) | ((v) << NDP120_CHIP_CONFIG_CLKCTL1_REFSEL_SHIFT))
#define NDP120_CHIP_CONFIG_CLKCTL1_REFSEL_EXTRACT(x) \
        (((x) & NDP120_CHIP_CONFIG_CLKCTL1_REFSEL_MASK) >> NDP120_CHIP_CONFIG_CLKCTL1_REFSEL_SHIFT)
#define NDP120_CHIP_CONFIG_CLKCTL1_REFSEL_DEFAULT 0x00000000U
#define NDP120_CHIP_CONFIG_CLKCTL1_REFSEL_CLKIN 0x0U
#define NDP120_CHIP_CONFIG_CLKCTL1_REFSEL_XTALIN 0x1U
#define NDP120_CHIP_CONFIG_CLKCTL1_REFSEL_MAX 0x1U
#define NDP120_CHIP_CONFIG_CLKCTL1_REFSEL_VALID(v) \
        (v >= 0 && v <= 1)
#define NDP120_CHIP_CONFIG_CLKCTL1_CLKSEL_SHIFT 1
#define NDP120_CHIP_CONFIG_CLKCTL1_CLKSEL_MASK 0x00000002U
#define NDP120_CHIP_CONFIG_CLKCTL1_CLKSEL(v) \
        ((v) << NDP120_CHIP_CONFIG_CLKCTL1_CLKSEL_SHIFT)
#define NDP120_CHIP_CONFIG_CLKCTL1_CLKSEL_INSERT(x, v) \
        ((x) | ((v) << NDP120_CHIP_CONFIG_CLKCTL1_CLKSEL_SHIFT))
#define NDP120_CHIP_CONFIG_CLKCTL1_CLKSEL_MASK_INSERT(x, v) \
        (((x) & ~NDP120_CHIP_CONFIG_CLKCTL1_CLKSEL_MASK) | ((v) << NDP120_CHIP_CONFIG_CLKCTL1_CLKSEL_SHIFT))
#define NDP120_CHIP_CONFIG_CLKCTL1_CLKSEL_EXTRACT(x) \
        (((x) & NDP120_CHIP_CONFIG_CLKCTL1_CLKSEL_MASK) >> NDP120_CHIP_CONFIG_CLKCTL1_CLKSEL_SHIFT)
#define NDP120_CHIP_CONFIG_CLKCTL1_CLKSEL_DEFAULT 0x00000000U
#define NDP120_CHIP_CONFIG_CLKCTL1_CLKSEL_FLL 0x0U
#define NDP120_CHIP_CONFIG_CLKCTL1_CLKSEL_PLL 0x1U
#define NDP120_CHIP_CONFIG_CLKCTL1_CLKSEL_MAX 0x1U
#define NDP120_CHIP_CONFIG_CLKCTL1_CLKSEL_VALID(v) \
        (v >= 0 && v <= 1)
#define NDP120_CHIP_CONFIG_CLKCTL1_EXTSEL_SHIFT 2
#define NDP120_CHIP_CONFIG_CLKCTL1_EXTSEL_MASK 0x00000004U
#define NDP120_CHIP_CONFIG_CLKCTL1_EXTSEL(v) \
        ((v) << NDP120_CHIP_CONFIG_CLKCTL1_EXTSEL_SHIFT)
#define NDP120_CHIP_CONFIG_CLKCTL1_EXTSEL_INSERT(x, v) \
        ((x) | ((v) << NDP120_CHIP_CONFIG_CLKCTL1_EXTSEL_SHIFT))
#define NDP120_CHIP_CONFIG_CLKCTL1_EXTSEL_MASK_INSERT(x, v) \
        (((x) & ~NDP120_CHIP_CONFIG_CLKCTL1_EXTSEL_MASK) | ((v) << NDP120_CHIP_CONFIG_CLKCTL1_EXTSEL_SHIFT))
#define NDP120_CHIP_CONFIG_CLKCTL1_EXTSEL_EXTRACT(x) \
        (((x) & NDP120_CHIP_CONFIG_CLKCTL1_EXTSEL_MASK) >> NDP120_CHIP_CONFIG_CLKCTL1_EXTSEL_SHIFT)
#define NDP120_CHIP_CONFIG_CLKCTL1_EXTSEL_DEFAULT 0x00000000U
#define NDP120_CHIP_CONFIG_CLKCTL1_EXTSEL_INT 0x0U
#define NDP120_CHIP_CONFIG_CLKCTL1_EXTSEL_EXT 0x1U
#define NDP120_CHIP_CONFIG_CLKCTL1_EXTSEL_MAX 0x1U
#define NDP120_CHIP_CONFIG_CLKCTL1_EXTSEL_VALID(v) \
        (v >= 0 && v <= 1)
#define NDP120_CHIP_CONFIG_CLKCTL1_CLK_IE_SHIFT 3
#define NDP120_CHIP_CONFIG_CLKCTL1_CLK_IE_MASK 0x00000008U
#define NDP120_CHIP_CONFIG_CLKCTL1_CLK_IE(v) \
        ((v) << NDP120_CHIP_CONFIG_CLKCTL1_CLK_IE_SHIFT)
#define NDP120_CHIP_CONFIG_CLKCTL1_CLK_IE_INSERT(x, v) \
        ((x) | ((v) << NDP120_CHIP_CONFIG_CLKCTL1_CLK_IE_SHIFT))
#define NDP120_CHIP_CONFIG_CLKCTL1_CLK_IE_MASK_INSERT(x, v) \
        (((x) & ~NDP120_CHIP_CONFIG_CLKCTL1_CLK_IE_MASK) | ((v) << NDP120_CHIP_CONFIG_CLKCTL1_CLK_IE_SHIFT))
#define NDP120_CHIP_CONFIG_CLKCTL1_CLK_IE_EXTRACT(x) \
        (((x) & NDP120_CHIP_CONFIG_CLKCTL1_CLK_IE_MASK) >> NDP120_CHIP_CONFIG_CLKCTL1_CLK_IE_SHIFT)
#define NDP120_CHIP_CONFIG_CLKCTL1_CLK_IE_DEFAULT 0x00000001U
#define NDP120_CHIP_CONFIG_CLKCTL1_CLK_SMT_SHIFT 4
#define NDP120_CHIP_CONFIG_CLKCTL1_CLK_SMT_MASK 0x00000010U
#define NDP120_CHIP_CONFIG_CLKCTL1_CLK_SMT(v) \
        ((v) << NDP120_CHIP_CONFIG_CLKCTL1_CLK_SMT_SHIFT)
#define NDP120_CHIP_CONFIG_CLKCTL1_CLK_SMT_INSERT(x, v) \
        ((x) | ((v) << NDP120_CHIP_CONFIG_CLKCTL1_CLK_SMT_SHIFT))
#define NDP120_CHIP_CONFIG_CLKCTL1_CLK_SMT_MASK_INSERT(x, v) \
        (((x) & ~NDP120_CHIP_CONFIG_CLKCTL1_CLK_SMT_MASK) | ((v) << NDP120_CHIP_CONFIG_CLKCTL1_CLK_SMT_SHIFT))
#define NDP120_CHIP_CONFIG_CLKCTL1_CLK_SMT_EXTRACT(x) \
        (((x) & NDP120_CHIP_CONFIG_CLKCTL1_CLK_SMT_MASK) >> NDP120_CHIP_CONFIG_CLKCTL1_CLK_SMT_SHIFT)
#define NDP120_CHIP_CONFIG_CLKCTL1_CLK_SMT_DEFAULT 0x00000001U
#define NDP120_CHIP_CONFIG_CLKCTL1_TESTCLK_SEL_SHIFT 5
#define NDP120_CHIP_CONFIG_CLKCTL1_TESTCLK_SEL_MASK 0x000000e0U
#define NDP120_CHIP_CONFIG_CLKCTL1_TESTCLK_SEL(v) \
        ((v) << NDP120_CHIP_CONFIG_CLKCTL1_TESTCLK_SEL_SHIFT)
#define NDP120_CHIP_CONFIG_CLKCTL1_TESTCLK_SEL_INSERT(x, v) \
        ((x) | ((v) << NDP120_CHIP_CONFIG_CLKCTL1_TESTCLK_SEL_SHIFT))
#define NDP120_CHIP_CONFIG_CLKCTL1_TESTCLK_SEL_MASK_INSERT(x, v) \
        (((x) & ~NDP120_CHIP_CONFIG_CLKCTL1_TESTCLK_SEL_MASK) | ((v) << NDP120_CHIP_CONFIG_CLKCTL1_TESTCLK_SEL_SHIFT))
#define NDP120_CHIP_CONFIG_CLKCTL1_TESTCLK_SEL_EXTRACT(x) \
        (((x) & NDP120_CHIP_CONFIG_CLKCTL1_TESTCLK_SEL_MASK) >> NDP120_CHIP_CONFIG_CLKCTL1_TESTCLK_SEL_SHIFT)
#define NDP120_CHIP_CONFIG_CLKCTL1_TESTCLK_SEL_DEFAULT 0x00000000U
#define NDP120_CHIP_CONFIG_CLKCTL1_TESTCLK_SEL_DISABLE 0x0U
#define NDP120_CHIP_CONFIG_CLKCTL1_TESTCLK_SEL_XTAL 0x1U
#define NDP120_CHIP_CONFIG_CLKCTL1_TESTCLK_SEL_EXT 0x2U
#define NDP120_CHIP_CONFIG_CLKCTL1_TESTCLK_SEL_PLL 0x3U
#define NDP120_CHIP_CONFIG_CLKCTL1_TESTCLK_SEL_OSC 0x4U
#define NDP120_CHIP_CONFIG_CLKCTL1_TESTCLK_SEL_MCU 0x5U
#define NDP120_CHIP_CONFIG_CLKCTL1_TESTCLK_SEL_AUD0 0x6U
#define NDP120_CHIP_CONFIG_CLKCTL1_TESTCLK_SEL_AUD1 0x7U
#define NDP120_CHIP_CONFIG_CLKCTL1_TESTCLK_SEL_MAX 0x7U
#define NDP120_CHIP_CONFIG_CLKCTL1_TESTCLK_SEL_VALID(v) \
        (v >= 0 && v <= 7)
#define NDP120_CHIP_CONFIG_CLKCTL1_TESTCLK_GPIO_SHIFT 8
#define NDP120_CHIP_CONFIG_CLKCTL1_TESTCLK_GPIO_MASK 0x00001f00U
#define NDP120_CHIP_CONFIG_CLKCTL1_TESTCLK_GPIO(v) \
        ((v) << NDP120_CHIP_CONFIG_CLKCTL1_TESTCLK_GPIO_SHIFT)
#define NDP120_CHIP_CONFIG_CLKCTL1_TESTCLK_GPIO_INSERT(x, v) \
        ((x) | ((v) << NDP120_CHIP_CONFIG_CLKCTL1_TESTCLK_GPIO_SHIFT))
#define NDP120_CHIP_CONFIG_CLKCTL1_TESTCLK_GPIO_MASK_INSERT(x, v) \
        (((x) & ~NDP120_CHIP_CONFIG_CLKCTL1_TESTCLK_GPIO_MASK) | ((v) << NDP120_CHIP_CONFIG_CLKCTL1_TESTCLK_GPIO_SHIFT))
#define NDP120_CHIP_CONFIG_CLKCTL1_TESTCLK_GPIO_EXTRACT(x) \
        (((x) & NDP120_CHIP_CONFIG_CLKCTL1_TESTCLK_GPIO_MASK) >> NDP120_CHIP_CONFIG_CLKCTL1_TESTCLK_GPIO_SHIFT)
#define NDP120_CHIP_CONFIG_CLKCTL1_TESTCLK_GPIO_DEFAULT 0x00000000U
#define NDP120_CHIP_CONFIG_CLKCTL1_DEFAULT 0x00000018U 
/* register ndp120.chip_config.clkctl2 */
#define NDP120_CHIP_CONFIG_CLKCTL2 0x4000900cU
#define NDP120_CHIP_CONFIG_CLKCTL2_UARTCLKENABLE_SHIFT 0
#define NDP120_CHIP_CONFIG_CLKCTL2_UARTCLKENABLE_MASK 0x00000001U
#define NDP120_CHIP_CONFIG_CLKCTL2_UARTCLKENABLE(v) \
        ((v) << NDP120_CHIP_CONFIG_CLKCTL2_UARTCLKENABLE_SHIFT)
#define NDP120_CHIP_CONFIG_CLKCTL2_UARTCLKENABLE_INSERT(x, v) \
        ((x) | ((v) << NDP120_CHIP_CONFIG_CLKCTL2_UARTCLKENABLE_SHIFT))
#define NDP120_CHIP_CONFIG_CLKCTL2_UARTCLKENABLE_MASK_INSERT(x, v) \
        (((x) & ~NDP120_CHIP_CONFIG_CLKCTL2_UARTCLKENABLE_MASK) | ((v) << NDP120_CHIP_CONFIG_CLKCTL2_UARTCLKENABLE_SHIFT))
#define NDP120_CHIP_CONFIG_CLKCTL2_UARTCLKENABLE_EXTRACT(x) \
        (((x) & NDP120_CHIP_CONFIG_CLKCTL2_UARTCLKENABLE_MASK) >> NDP120_CHIP_CONFIG_CLKCTL2_UARTCLKENABLE_SHIFT)
#define NDP120_CHIP_CONFIG_CLKCTL2_UARTCLKENABLE_DEFAULT 0x00000000U
#define NDP120_CHIP_CONFIG_CLKCTL2_FLIPUART_SHIFT 1
#define NDP120_CHIP_CONFIG_CLKCTL2_FLIPUART_MASK 0x00000002U
#define NDP120_CHIP_CONFIG_CLKCTL2_FLIPUART(v) \
        ((v) << NDP120_CHIP_CONFIG_CLKCTL2_FLIPUART_SHIFT)
#define NDP120_CHIP_CONFIG_CLKCTL2_FLIPUART_INSERT(x, v) \
        ((x) | ((v) << NDP120_CHIP_CONFIG_CLKCTL2_FLIPUART_SHIFT))
#define NDP120_CHIP_CONFIG_CLKCTL2_FLIPUART_MASK_INSERT(x, v) \
        (((x) & ~NDP120_CHIP_CONFIG_CLKCTL2_FLIPUART_MASK) | ((v) << NDP120_CHIP_CONFIG_CLKCTL2_FLIPUART_SHIFT))
#define NDP120_CHIP_CONFIG_CLKCTL2_FLIPUART_EXTRACT(x) \
        (((x) & NDP120_CHIP_CONFIG_CLKCTL2_FLIPUART_MASK) >> NDP120_CHIP_CONFIG_CLKCTL2_FLIPUART_SHIFT)
#define NDP120_CHIP_CONFIG_CLKCTL2_FLIPUART_DEFAULT 0x00000000U
#define NDP120_CHIP_CONFIG_CLKCTL2_TIMERCLKENABLE_SHIFT 2
#define NDP120_CHIP_CONFIG_CLKCTL2_TIMERCLKENABLE_MASK 0x00000004U
#define NDP120_CHIP_CONFIG_CLKCTL2_TIMERCLKENABLE(v) \
        ((v) << NDP120_CHIP_CONFIG_CLKCTL2_TIMERCLKENABLE_SHIFT)
#define NDP120_CHIP_CONFIG_CLKCTL2_TIMERCLKENABLE_INSERT(x, v) \
        ((x) | ((v) << NDP120_CHIP_CONFIG_CLKCTL2_TIMERCLKENABLE_SHIFT))
#define NDP120_CHIP_CONFIG_CLKCTL2_TIMERCLKENABLE_MASK_INSERT(x, v) \
        (((x) & ~NDP120_CHIP_CONFIG_CLKCTL2_TIMERCLKENABLE_MASK) | ((v) << NDP120_CHIP_CONFIG_CLKCTL2_TIMERCLKENABLE_SHIFT))
#define NDP120_CHIP_CONFIG_CLKCTL2_TIMERCLKENABLE_EXTRACT(x) \
        (((x) & NDP120_CHIP_CONFIG_CLKCTL2_TIMERCLKENABLE_MASK) >> NDP120_CHIP_CONFIG_CLKCTL2_TIMERCLKENABLE_SHIFT)
#define NDP120_CHIP_CONFIG_CLKCTL2_TIMERCLKENABLE_DEFAULT 0x00000000U
#define NDP120_CHIP_CONFIG_CLKCTL2_XTAL_OSC_SHIFT 3
#define NDP120_CHIP_CONFIG_CLKCTL2_XTAL_OSC_MASK 0x00000008U
#define NDP120_CHIP_CONFIG_CLKCTL2_XTAL_OSC(v) \
        ((v) << NDP120_CHIP_CONFIG_CLKCTL2_XTAL_OSC_SHIFT)
#define NDP120_CHIP_CONFIG_CLKCTL2_XTAL_OSC_INSERT(x, v) \
        ((x) | ((v) << NDP120_CHIP_CONFIG_CLKCTL2_XTAL_OSC_SHIFT))
#define NDP120_CHIP_CONFIG_CLKCTL2_XTAL_OSC_MASK_INSERT(x, v) \
        (((x) & ~NDP120_CHIP_CONFIG_CLKCTL2_XTAL_OSC_MASK) | ((v) << NDP120_CHIP_CONFIG_CLKCTL2_XTAL_OSC_SHIFT))
#define NDP120_CHIP_CONFIG_CLKCTL2_XTAL_OSC_EXTRACT(x) \
        (((x) & NDP120_CHIP_CONFIG_CLKCTL2_XTAL_OSC_MASK) >> NDP120_CHIP_CONFIG_CLKCTL2_XTAL_OSC_SHIFT)
#define NDP120_CHIP_CONFIG_CLKCTL2_XTAL_OSC_DEFAULT 0x00000000U
#define NDP120_CHIP_CONFIG_CLKCTL2_XTAL_OUT_SHIFT 4
#define NDP120_CHIP_CONFIG_CLKCTL2_XTAL_OUT_MASK 0x00000010U
#define NDP120_CHIP_CONFIG_CLKCTL2_XTAL_OUT(v) \
        ((v) << NDP120_CHIP_CONFIG_CLKCTL2_XTAL_OUT_SHIFT)
#define NDP120_CHIP_CONFIG_CLKCTL2_XTAL_OUT_INSERT(x, v) \
        ((x) | ((v) << NDP120_CHIP_CONFIG_CLKCTL2_XTAL_OUT_SHIFT))
#define NDP120_CHIP_CONFIG_CLKCTL2_XTAL_OUT_MASK_INSERT(x, v) \
        (((x) & ~NDP120_CHIP_CONFIG_CLKCTL2_XTAL_OUT_MASK) | ((v) << NDP120_CHIP_CONFIG_CLKCTL2_XTAL_OUT_SHIFT))
#define NDP120_CHIP_CONFIG_CLKCTL2_XTAL_OUT_EXTRACT(x) \
        (((x) & NDP120_CHIP_CONFIG_CLKCTL2_XTAL_OUT_MASK) >> NDP120_CHIP_CONFIG_CLKCTL2_XTAL_OUT_SHIFT)
#define NDP120_CHIP_CONFIG_CLKCTL2_XTAL_OUT_DEFAULT 0x00000000U
#define NDP120_CHIP_CONFIG_CLKCTL2_DEFAULT 0x00000000U 
/* register array ndp120.chip_config.audctrl[2] */
#define NDP120_CHIP_CONFIG_AUDCTRL(i) (0x40009010U + ((i) << 2))
#define NDP120_CHIP_CONFIG_AUDCTRL_COUNT 2
#define NDP120_CHIP_CONFIG_AUDCTRL_PDMCLKOUTDIV_SHIFT 0
#define NDP120_CHIP_CONFIG_AUDCTRL_PDMCLKOUTDIV_MASK 0x000003ffU
#define NDP120_CHIP_CONFIG_AUDCTRL_PDMCLKOUTDIV(v) \
        ((v) << NDP120_CHIP_CONFIG_AUDCTRL_PDMCLKOUTDIV_SHIFT)
#define NDP120_CHIP_CONFIG_AUDCTRL_PDMCLKOUTDIV_INSERT(x, v) \
        ((x) | ((v) << NDP120_CHIP_CONFIG_AUDCTRL_PDMCLKOUTDIV_SHIFT))
#define NDP120_CHIP_CONFIG_AUDCTRL_PDMCLKOUTDIV_MASK_INSERT(x, v) \
        (((x) & ~NDP120_CHIP_CONFIG_AUDCTRL_PDMCLKOUTDIV_MASK) | ((v) << NDP120_CHIP_CONFIG_AUDCTRL_PDMCLKOUTDIV_SHIFT))
#define NDP120_CHIP_CONFIG_AUDCTRL_PDMCLKOUTDIV_EXTRACT(x) \
        (((x) & NDP120_CHIP_CONFIG_AUDCTRL_PDMCLKOUTDIV_MASK) >> NDP120_CHIP_CONFIG_AUDCTRL_PDMCLKOUTDIV_SHIFT)
#define NDP120_CHIP_CONFIG_AUDCTRL_PDMCLKOUTDIV_DEFAULT 0x0000000aU
#define NDP120_CHIP_CONFIG_AUDCTRL_PDMCLKOUTNEEDED_SHIFT 10
#define NDP120_CHIP_CONFIG_AUDCTRL_PDMCLKOUTNEEDED_MASK 0x00000400U
#define NDP120_CHIP_CONFIG_AUDCTRL_PDMCLKOUTNEEDED(v) \
        ((v) << NDP120_CHIP_CONFIG_AUDCTRL_PDMCLKOUTNEEDED_SHIFT)
#define NDP120_CHIP_CONFIG_AUDCTRL_PDMCLKOUTNEEDED_INSERT(x, v) \
        ((x) | ((v) << NDP120_CHIP_CONFIG_AUDCTRL_PDMCLKOUTNEEDED_SHIFT))
#define NDP120_CHIP_CONFIG_AUDCTRL_PDMCLKOUTNEEDED_MASK_INSERT(x, v) \
        (((x) & ~NDP120_CHIP_CONFIG_AUDCTRL_PDMCLKOUTNEEDED_MASK) | ((v) << NDP120_CHIP_CONFIG_AUDCTRL_PDMCLKOUTNEEDED_SHIFT))
#define NDP120_CHIP_CONFIG_AUDCTRL_PDMCLKOUTNEEDED_EXTRACT(x) \
        (((x) & NDP120_CHIP_CONFIG_AUDCTRL_PDMCLKOUTNEEDED_MASK) >> NDP120_CHIP_CONFIG_AUDCTRL_PDMCLKOUTNEEDED_SHIFT)
#define NDP120_CHIP_CONFIG_AUDCTRL_PDMCLKOUTNEEDED_DEFAULT 0x00000000U
#define NDP120_CHIP_CONFIG_AUDCTRL_PCLK0_EN_SHIFT 11
#define NDP120_CHIP_CONFIG_AUDCTRL_PCLK0_EN_MASK 0x00000800U
#define NDP120_CHIP_CONFIG_AUDCTRL_PCLK0_EN(v) \
        ((v) << NDP120_CHIP_CONFIG_AUDCTRL_PCLK0_EN_SHIFT)
#define NDP120_CHIP_CONFIG_AUDCTRL_PCLK0_EN_INSERT(x, v) \
        ((x) | ((v) << NDP120_CHIP_CONFIG_AUDCTRL_PCLK0_EN_SHIFT))
#define NDP120_CHIP_CONFIG_AUDCTRL_PCLK0_EN_MASK_INSERT(x, v) \
        (((x) & ~NDP120_CHIP_CONFIG_AUDCTRL_PCLK0_EN_MASK) | ((v) << NDP120_CHIP_CONFIG_AUDCTRL_PCLK0_EN_SHIFT))
#define NDP120_CHIP_CONFIG_AUDCTRL_PCLK0_EN_EXTRACT(x) \
        (((x) & NDP120_CHIP_CONFIG_AUDCTRL_PCLK0_EN_MASK) >> NDP120_CHIP_CONFIG_AUDCTRL_PCLK0_EN_SHIFT)
#define NDP120_CHIP_CONFIG_AUDCTRL_PCLK0_EN_DEFAULT 0x00000000U
#define NDP120_CHIP_CONFIG_AUDCTRL_PCLK1_EN_SHIFT 12
#define NDP120_CHIP_CONFIG_AUDCTRL_PCLK1_EN_MASK 0x00001000U
#define NDP120_CHIP_CONFIG_AUDCTRL_PCLK1_EN(v) \
        ((v) << NDP120_CHIP_CONFIG_AUDCTRL_PCLK1_EN_SHIFT)
#define NDP120_CHIP_CONFIG_AUDCTRL_PCLK1_EN_INSERT(x, v) \
        ((x) | ((v) << NDP120_CHIP_CONFIG_AUDCTRL_PCLK1_EN_SHIFT))
#define NDP120_CHIP_CONFIG_AUDCTRL_PCLK1_EN_MASK_INSERT(x, v) \
        (((x) & ~NDP120_CHIP_CONFIG_AUDCTRL_PCLK1_EN_MASK) | ((v) << NDP120_CHIP_CONFIG_AUDCTRL_PCLK1_EN_SHIFT))
#define NDP120_CHIP_CONFIG_AUDCTRL_PCLK1_EN_EXTRACT(x) \
        (((x) & NDP120_CHIP_CONFIG_AUDCTRL_PCLK1_EN_MASK) >> NDP120_CHIP_CONFIG_AUDCTRL_PCLK1_EN_SHIFT)
#define NDP120_CHIP_CONFIG_AUDCTRL_PCLK1_EN_DEFAULT 0x00000000U
#define NDP120_CHIP_CONFIG_AUDCTRL_OE_SHIFT 13
#define NDP120_CHIP_CONFIG_AUDCTRL_OE_MASK 0x00006000U
#define NDP120_CHIP_CONFIG_AUDCTRL_OE(v) \
        ((v) << NDP120_CHIP_CONFIG_AUDCTRL_OE_SHIFT)
#define NDP120_CHIP_CONFIG_AUDCTRL_OE_INSERT(x, v) \
        ((x) | ((v) << NDP120_CHIP_CONFIG_AUDCTRL_OE_SHIFT))
#define NDP120_CHIP_CONFIG_AUDCTRL_OE_MASK_INSERT(x, v) \
        (((x) & ~NDP120_CHIP_CONFIG_AUDCTRL_OE_MASK) | ((v) << NDP120_CHIP_CONFIG_AUDCTRL_OE_SHIFT))
#define NDP120_CHIP_CONFIG_AUDCTRL_OE_EXTRACT(x) \
        (((x) & NDP120_CHIP_CONFIG_AUDCTRL_OE_MASK) >> NDP120_CHIP_CONFIG_AUDCTRL_OE_SHIFT)
#define NDP120_CHIP_CONFIG_AUDCTRL_OE_DEFAULT 0x00000000U
#define NDP120_CHIP_CONFIG_AUDCTRL_IE_SHIFT 15
#define NDP120_CHIP_CONFIG_AUDCTRL_IE_MASK 0x00038000U
#define NDP120_CHIP_CONFIG_AUDCTRL_IE(v) \
        ((v) << NDP120_CHIP_CONFIG_AUDCTRL_IE_SHIFT)
#define NDP120_CHIP_CONFIG_AUDCTRL_IE_INSERT(x, v) \
        ((x) | ((v) << NDP120_CHIP_CONFIG_AUDCTRL_IE_SHIFT))
#define NDP120_CHIP_CONFIG_AUDCTRL_IE_MASK_INSERT(x, v) \
        (((x) & ~NDP120_CHIP_CONFIG_AUDCTRL_IE_MASK) | ((v) << NDP120_CHIP_CONFIG_AUDCTRL_IE_SHIFT))
#define NDP120_CHIP_CONFIG_AUDCTRL_IE_EXTRACT(x) \
        (((x) & NDP120_CHIP_CONFIG_AUDCTRL_IE_MASK) >> NDP120_CHIP_CONFIG_AUDCTRL_IE_SHIFT)
#define NDP120_CHIP_CONFIG_AUDCTRL_IE_DEFAULT 0x00000000U
#define NDP120_CHIP_CONFIG_AUDCTRL_MODE_SHIFT 18
#define NDP120_CHIP_CONFIG_AUDCTRL_MODE_MASK 0x001c0000U
#define NDP120_CHIP_CONFIG_AUDCTRL_MODE(v) \
        ((v) << NDP120_CHIP_CONFIG_AUDCTRL_MODE_SHIFT)
#define NDP120_CHIP_CONFIG_AUDCTRL_MODE_INSERT(x, v) \
        ((x) | ((v) << NDP120_CHIP_CONFIG_AUDCTRL_MODE_SHIFT))
#define NDP120_CHIP_CONFIG_AUDCTRL_MODE_MASK_INSERT(x, v) \
        (((x) & ~NDP120_CHIP_CONFIG_AUDCTRL_MODE_MASK) | ((v) << NDP120_CHIP_CONFIG_AUDCTRL_MODE_SHIFT))
#define NDP120_CHIP_CONFIG_AUDCTRL_MODE_EXTRACT(x) \
        (((x) & NDP120_CHIP_CONFIG_AUDCTRL_MODE_MASK) >> NDP120_CHIP_CONFIG_AUDCTRL_MODE_SHIFT)
#define NDP120_CHIP_CONFIG_AUDCTRL_MODE_DEFAULT 0x00000000U
#define NDP120_CHIP_CONFIG_AUDCTRL_MODE_DISABLE 0x0U
#define NDP120_CHIP_CONFIG_AUDCTRL_MODE_PDM_IN 0x1U
#define NDP120_CHIP_CONFIG_AUDCTRL_MODE_PDM_OUT 0x2U
#define NDP120_CHIP_CONFIG_AUDCTRL_MODE_PDM_THRU 0x3U
#define NDP120_CHIP_CONFIG_AUDCTRL_MODE_I2S_SLAVE 0x4U
#define NDP120_CHIP_CONFIG_AUDCTRL_MODE_MAX 0x4U
#define NDP120_CHIP_CONFIG_AUDCTRL_MODE_VALID(v) \
        (v >= 0 && v <= 4)
#define NDP120_CHIP_CONFIG_AUDCTRL_TDM_SIZE_SHIFT 21
#define NDP120_CHIP_CONFIG_AUDCTRL_TDM_SIZE_MASK 0x00e00000U
#define NDP120_CHIP_CONFIG_AUDCTRL_TDM_SIZE(v) \
        ((v) << NDP120_CHIP_CONFIG_AUDCTRL_TDM_SIZE_SHIFT)
#define NDP120_CHIP_CONFIG_AUDCTRL_TDM_SIZE_INSERT(x, v) \
        ((x) | ((v) << NDP120_CHIP_CONFIG_AUDCTRL_TDM_SIZE_SHIFT))
#define NDP120_CHIP_CONFIG_AUDCTRL_TDM_SIZE_MASK_INSERT(x, v) \
        (((x) & ~NDP120_CHIP_CONFIG_AUDCTRL_TDM_SIZE_MASK) | ((v) << NDP120_CHIP_CONFIG_AUDCTRL_TDM_SIZE_SHIFT))
#define NDP120_CHIP_CONFIG_AUDCTRL_TDM_SIZE_EXTRACT(x) \
        (((x) & NDP120_CHIP_CONFIG_AUDCTRL_TDM_SIZE_MASK) >> NDP120_CHIP_CONFIG_AUDCTRL_TDM_SIZE_SHIFT)
#define NDP120_CHIP_CONFIG_AUDCTRL_TDM_SIZE_DEFAULT 0x00000004U
#define NDP120_CHIP_CONFIG_AUDCTRL_TDM_SIZE_TDM3 0x2U
#define NDP120_CHIP_CONFIG_AUDCTRL_TDM_SIZE_TDM4 0x3U
#define NDP120_CHIP_CONFIG_AUDCTRL_TDM_SIZE_TDM8 0x7U
#define NDP120_CHIP_CONFIG_AUDCTRL_TDM_SIZE_MAX 0x7U
#define NDP120_CHIP_CONFIG_AUDCTRL_TDM_SIZE_VALID(v) \
        (v == NDP120_CHIP_CONFIG_AUDCTRL_TDM_SIZE_TDM3 || v == NDP120_CHIP_CONFIG_AUDCTRL_TDM_SIZE_TDM4 || v == NDP120_CHIP_CONFIG_AUDCTRL_TDM_SIZE_TDM8)
#define NDP120_CHIP_CONFIG_AUDCTRL_TDM_INDEX_SHIFT(i) (((i) * 3) + 24)
#define NDP120_CHIP_CONFIG_AUDCTRL_TDM_INDEX_MASK(i) \
        (0x7U << NDP120_CHIP_CONFIG_AUDCTRL_TDM_INDEX_SHIFT(i))
#define NDP120_CHIP_CONFIG_AUDCTRL_TDM_INDEX(i, v) \
        ((v) << NDP120_CHIP_CONFIG_AUDCTRL_TDM_INDEX_SHIFT(i))
#define NDP120_CHIP_CONFIG_AUDCTRL_TDM_INDEX_INSERT(x, i, v) \
        ((x) | ((v) << NDP120_CHIP_CONFIG_AUDCTRL_TDM_INDEX_SHIFT(i)))
#define NDP120_CHIP_CONFIG_AUDCTRL_TDM_INDEX_MASK_INSERT(x, i, v) \
        (((x) & ~NDP120_CHIP_CONFIG_AUDCTRL_TDM_INDEX_MASK(i)) | ((v) << NDP120_CHIP_CONFIG_AUDCTRL_TDM_INDEX_SHIFT(i)))
#define NDP120_CHIP_CONFIG_AUDCTRL_TDM_INDEX_EXTRACT(x, i) \
        (((x) & NDP120_CHIP_CONFIG_AUDCTRL_TDM_INDEX_MASK(i)) >> NDP120_CHIP_CONFIG_AUDCTRL_TDM_INDEX_SHIFT(i))
#define NDP120_CHIP_CONFIG_AUDCTRL_TDM_INDEX_COUNT 2
#define NDP120_CHIP_CONFIG_AUDCTRL_TDM_INDEX_DEFAULT 0x00000000U
#define NDP120_CHIP_CONFIG_AUDCTRL_DEFAULT 0x0080000aU 
/* register ndp120.chip_config.audctrl2 */
#define NDP120_CHIP_CONFIG_AUDCTRL2 0x40009018U
#define NDP120_CHIP_CONFIG_AUDCTRL2_RSTB_SHIFT 0
#define NDP120_CHIP_CONFIG_AUDCTRL2_RSTB_MASK 0x00000001U
#define NDP120_CHIP_CONFIG_AUDCTRL2_RSTB(v) \
        ((v) << NDP120_CHIP_CONFIG_AUDCTRL2_RSTB_SHIFT)
#define NDP120_CHIP_CONFIG_AUDCTRL2_RSTB_INSERT(x, v) \
        ((x) | ((v) << NDP120_CHIP_CONFIG_AUDCTRL2_RSTB_SHIFT))
#define NDP120_CHIP_CONFIG_AUDCTRL2_RSTB_MASK_INSERT(x, v) \
        (((x) & ~NDP120_CHIP_CONFIG_AUDCTRL2_RSTB_MASK) | ((v) << NDP120_CHIP_CONFIG_AUDCTRL2_RSTB_SHIFT))
#define NDP120_CHIP_CONFIG_AUDCTRL2_RSTB_EXTRACT(x) \
        (((x) & NDP120_CHIP_CONFIG_AUDCTRL2_RSTB_MASK) >> NDP120_CHIP_CONFIG_AUDCTRL2_RSTB_SHIFT)
#define NDP120_CHIP_CONFIG_AUDCTRL2_RSTB_DEFAULT 0x00000001U
#define NDP120_CHIP_CONFIG_AUDCTRL2_AUD2CLKOUTDIV_SHIFT 1
#define NDP120_CHIP_CONFIG_AUDCTRL2_AUD2CLKOUTDIV_MASK 0x000007feU
#define NDP120_CHIP_CONFIG_AUDCTRL2_AUD2CLKOUTDIV(v) \
        ((v) << NDP120_CHIP_CONFIG_AUDCTRL2_AUD2CLKOUTDIV_SHIFT)
#define NDP120_CHIP_CONFIG_AUDCTRL2_AUD2CLKOUTDIV_INSERT(x, v) \
        ((x) | ((v) << NDP120_CHIP_CONFIG_AUDCTRL2_AUD2CLKOUTDIV_SHIFT))
#define NDP120_CHIP_CONFIG_AUDCTRL2_AUD2CLKOUTDIV_MASK_INSERT(x, v) \
        (((x) & ~NDP120_CHIP_CONFIG_AUDCTRL2_AUD2CLKOUTDIV_MASK) | ((v) << NDP120_CHIP_CONFIG_AUDCTRL2_AUD2CLKOUTDIV_SHIFT))
#define NDP120_CHIP_CONFIG_AUDCTRL2_AUD2CLKOUTDIV_EXTRACT(x) \
        (((x) & NDP120_CHIP_CONFIG_AUDCTRL2_AUD2CLKOUTDIV_MASK) >> NDP120_CHIP_CONFIG_AUDCTRL2_AUD2CLKOUTDIV_SHIFT)
#define NDP120_CHIP_CONFIG_AUDCTRL2_AUD2CLKOUTDIV_DEFAULT 0x00000002U
#define NDP120_CHIP_CONFIG_AUDCTRL2_AUD2CLKOUTNEEDED_SHIFT 11
#define NDP120_CHIP_CONFIG_AUDCTRL2_AUD2CLKOUTNEEDED_MASK 0x00000800U
#define NDP120_CHIP_CONFIG_AUDCTRL2_AUD2CLKOUTNEEDED(v) \
        ((v) << NDP120_CHIP_CONFIG_AUDCTRL2_AUD2CLKOUTNEEDED_SHIFT)
#define NDP120_CHIP_CONFIG_AUDCTRL2_AUD2CLKOUTNEEDED_INSERT(x, v) \
        ((x) | ((v) << NDP120_CHIP_CONFIG_AUDCTRL2_AUD2CLKOUTNEEDED_SHIFT))
#define NDP120_CHIP_CONFIG_AUDCTRL2_AUD2CLKOUTNEEDED_MASK_INSERT(x, v) \
        (((x) & ~NDP120_CHIP_CONFIG_AUDCTRL2_AUD2CLKOUTNEEDED_MASK) | ((v) << NDP120_CHIP_CONFIG_AUDCTRL2_AUD2CLKOUTNEEDED_SHIFT))
#define NDP120_CHIP_CONFIG_AUDCTRL2_AUD2CLKOUTNEEDED_EXTRACT(x) \
        (((x) & NDP120_CHIP_CONFIG_AUDCTRL2_AUD2CLKOUTNEEDED_MASK) >> NDP120_CHIP_CONFIG_AUDCTRL2_AUD2CLKOUTNEEDED_SHIFT)
#define NDP120_CHIP_CONFIG_AUDCTRL2_AUD2CLKOUTNEEDED_DEFAULT 0x00000000U
#define NDP120_CHIP_CONFIG_AUDCTRL2_AUD2CLKDIV_SHIFT 12
#define NDP120_CHIP_CONFIG_AUDCTRL2_AUD2CLKDIV_MASK 0x003ff000U
#define NDP120_CHIP_CONFIG_AUDCTRL2_AUD2CLKDIV(v) \
        ((v) << NDP120_CHIP_CONFIG_AUDCTRL2_AUD2CLKDIV_SHIFT)
#define NDP120_CHIP_CONFIG_AUDCTRL2_AUD2CLKDIV_INSERT(x, v) \
        ((x) | ((v) << NDP120_CHIP_CONFIG_AUDCTRL2_AUD2CLKDIV_SHIFT))
#define NDP120_CHIP_CONFIG_AUDCTRL2_AUD2CLKDIV_MASK_INSERT(x, v) \
        (((x) & ~NDP120_CHIP_CONFIG_AUDCTRL2_AUD2CLKDIV_MASK) | ((v) << NDP120_CHIP_CONFIG_AUDCTRL2_AUD2CLKDIV_SHIFT))
#define NDP120_CHIP_CONFIG_AUDCTRL2_AUD2CLKDIV_EXTRACT(x) \
        (((x) & NDP120_CHIP_CONFIG_AUDCTRL2_AUD2CLKDIV_MASK) >> NDP120_CHIP_CONFIG_AUDCTRL2_AUD2CLKDIV_SHIFT)
#define NDP120_CHIP_CONFIG_AUDCTRL2_AUD2CLKDIV_DEFAULT 0x00000004U
#define NDP120_CHIP_CONFIG_AUDCTRL2_OE_SHIFT 22
#define NDP120_CHIP_CONFIG_AUDCTRL2_OE_MASK 0x01c00000U
#define NDP120_CHIP_CONFIG_AUDCTRL2_OE(v) \
        ((v) << NDP120_CHIP_CONFIG_AUDCTRL2_OE_SHIFT)
#define NDP120_CHIP_CONFIG_AUDCTRL2_OE_INSERT(x, v) \
        ((x) | ((v) << NDP120_CHIP_CONFIG_AUDCTRL2_OE_SHIFT))
#define NDP120_CHIP_CONFIG_AUDCTRL2_OE_MASK_INSERT(x, v) \
        (((x) & ~NDP120_CHIP_CONFIG_AUDCTRL2_OE_MASK) | ((v) << NDP120_CHIP_CONFIG_AUDCTRL2_OE_SHIFT))
#define NDP120_CHIP_CONFIG_AUDCTRL2_OE_EXTRACT(x) \
        (((x) & NDP120_CHIP_CONFIG_AUDCTRL2_OE_MASK) >> NDP120_CHIP_CONFIG_AUDCTRL2_OE_SHIFT)
#define NDP120_CHIP_CONFIG_AUDCTRL2_OE_DEFAULT 0x00000000U
#define NDP120_CHIP_CONFIG_AUDCTRL2_OE_DISABLE 0x0U
#define NDP120_CHIP_CONFIG_AUDCTRL2_OE_I2S_SLAVE 0x4U
#define NDP120_CHIP_CONFIG_AUDCTRL2_OE_I2S_MASTER 0x7U
#define NDP120_CHIP_CONFIG_AUDCTRL2_OE_MAX 0x7U
#define NDP120_CHIP_CONFIG_AUDCTRL2_OE_VALID(v) \
        (v == NDP120_CHIP_CONFIG_AUDCTRL2_OE_DISABLE || v == NDP120_CHIP_CONFIG_AUDCTRL2_OE_I2S_SLAVE || v == NDP120_CHIP_CONFIG_AUDCTRL2_OE_I2S_MASTER)
#define NDP120_CHIP_CONFIG_AUDCTRL2_IE_SHIFT 25
#define NDP120_CHIP_CONFIG_AUDCTRL2_IE_MASK 0x06000000U
#define NDP120_CHIP_CONFIG_AUDCTRL2_IE(v) \
        ((v) << NDP120_CHIP_CONFIG_AUDCTRL2_IE_SHIFT)
#define NDP120_CHIP_CONFIG_AUDCTRL2_IE_INSERT(x, v) \
        ((x) | ((v) << NDP120_CHIP_CONFIG_AUDCTRL2_IE_SHIFT))
#define NDP120_CHIP_CONFIG_AUDCTRL2_IE_MASK_INSERT(x, v) \
        (((x) & ~NDP120_CHIP_CONFIG_AUDCTRL2_IE_MASK) | ((v) << NDP120_CHIP_CONFIG_AUDCTRL2_IE_SHIFT))
#define NDP120_CHIP_CONFIG_AUDCTRL2_IE_EXTRACT(x) \
        (((x) & NDP120_CHIP_CONFIG_AUDCTRL2_IE_MASK) >> NDP120_CHIP_CONFIG_AUDCTRL2_IE_SHIFT)
#define NDP120_CHIP_CONFIG_AUDCTRL2_IE_DEFAULT 0x00000000U
#define NDP120_CHIP_CONFIG_AUDCTRL2_IE_DISABLE 0x0U
#define NDP120_CHIP_CONFIG_AUDCTRL2_IE_I2S_MASTER 0x2U
#define NDP120_CHIP_CONFIG_AUDCTRL2_IE_I2S_SLAVE 0x3U
#define NDP120_CHIP_CONFIG_AUDCTRL2_IE_MAX 0x3U
#define NDP120_CHIP_CONFIG_AUDCTRL2_IE_VALID(v) \
        (v == NDP120_CHIP_CONFIG_AUDCTRL2_IE_DISABLE || v == NDP120_CHIP_CONFIG_AUDCTRL2_IE_I2S_MASTER || v == NDP120_CHIP_CONFIG_AUDCTRL2_IE_I2S_SLAVE)
#define NDP120_CHIP_CONFIG_AUDCTRL2_DEFAULT 0x00004005U 
/* register ndp120.chip_config.gpiosel */
#define NDP120_CHIP_CONFIG_GPIOSEL 0x4000901cU
#define NDP120_CHIP_CONFIG_GPIOSEL_SEL_SHIFT 0
#define NDP120_CHIP_CONFIG_GPIOSEL_SEL_MASK 0x07ffffffU
#define NDP120_CHIP_CONFIG_GPIOSEL_SEL(v) \
        ((v) << NDP120_CHIP_CONFIG_GPIOSEL_SEL_SHIFT)
#define NDP120_CHIP_CONFIG_GPIOSEL_SEL_INSERT(x, v) \
        ((x) | ((v) << NDP120_CHIP_CONFIG_GPIOSEL_SEL_SHIFT))
#define NDP120_CHIP_CONFIG_GPIOSEL_SEL_MASK_INSERT(x, v) \
        (((x) & ~NDP120_CHIP_CONFIG_GPIOSEL_SEL_MASK) | ((v) << NDP120_CHIP_CONFIG_GPIOSEL_SEL_SHIFT))
#define NDP120_CHIP_CONFIG_GPIOSEL_SEL_EXTRACT(x) \
        (((x) & NDP120_CHIP_CONFIG_GPIOSEL_SEL_MASK) >> NDP120_CHIP_CONFIG_GPIOSEL_SEL_SHIFT)
#define NDP120_CHIP_CONFIG_GPIOSEL_SEL_DEFAULT 0x00000000U
#define NDP120_CHIP_CONFIG_GPIOSEL_DEFAULT 0x00000000U 
/* register ndp120.chip_config.gpiood */
#define NDP120_CHIP_CONFIG_GPIOOD 0x40009020U
#define NDP120_CHIP_CONFIG_GPIOOD_OD_SHIFT 0
#define NDP120_CHIP_CONFIG_GPIOOD_OD_MASK 0x07ffffffU
#define NDP120_CHIP_CONFIG_GPIOOD_OD(v) \
        ((v) << NDP120_CHIP_CONFIG_GPIOOD_OD_SHIFT)
#define NDP120_CHIP_CONFIG_GPIOOD_OD_INSERT(x, v) \
        ((x) | ((v) << NDP120_CHIP_CONFIG_GPIOOD_OD_SHIFT))
#define NDP120_CHIP_CONFIG_GPIOOD_OD_MASK_INSERT(x, v) \
        (((x) & ~NDP120_CHIP_CONFIG_GPIOOD_OD_MASK) | ((v) << NDP120_CHIP_CONFIG_GPIOOD_OD_SHIFT))
#define NDP120_CHIP_CONFIG_GPIOOD_OD_EXTRACT(x) \
        (((x) & NDP120_CHIP_CONFIG_GPIOOD_OD_MASK) >> NDP120_CHIP_CONFIG_GPIOOD_OD_SHIFT)
#define NDP120_CHIP_CONFIG_GPIOOD_OD_DEFAULT 0x00000000U
#define NDP120_CHIP_CONFIG_GPIOOD_DEFAULT 0x00000000U 
/* register ndp120.chip_config.gpioie */
#define NDP120_CHIP_CONFIG_GPIOIE 0x40009024U
#define NDP120_CHIP_CONFIG_GPIOIE_IE_SHIFT 0
#define NDP120_CHIP_CONFIG_GPIOIE_IE_MASK 0x07ffffffU
#define NDP120_CHIP_CONFIG_GPIOIE_IE(v) \
        ((v) << NDP120_CHIP_CONFIG_GPIOIE_IE_SHIFT)
#define NDP120_CHIP_CONFIG_GPIOIE_IE_INSERT(x, v) \
        ((x) | ((v) << NDP120_CHIP_CONFIG_GPIOIE_IE_SHIFT))
#define NDP120_CHIP_CONFIG_GPIOIE_IE_MASK_INSERT(x, v) \
        (((x) & ~NDP120_CHIP_CONFIG_GPIOIE_IE_MASK) | ((v) << NDP120_CHIP_CONFIG_GPIOIE_IE_SHIFT))
#define NDP120_CHIP_CONFIG_GPIOIE_IE_EXTRACT(x) \
        (((x) & NDP120_CHIP_CONFIG_GPIOIE_IE_MASK) >> NDP120_CHIP_CONFIG_GPIOIE_IE_SHIFT)
#define NDP120_CHIP_CONFIG_GPIOIE_IE_DEFAULT 0x00000000U
#define NDP120_CHIP_CONFIG_GPIOIE_DEFAULT 0x00000000U 
/* register ndp120.chip_config.gpiooe */
#define NDP120_CHIP_CONFIG_GPIOOE 0x40009028U
#define NDP120_CHIP_CONFIG_GPIOOE_OE_SHIFT 0
#define NDP120_CHIP_CONFIG_GPIOOE_OE_MASK 0x07ffffffU
#define NDP120_CHIP_CONFIG_GPIOOE_OE(v) \
        ((v) << NDP120_CHIP_CONFIG_GPIOOE_OE_SHIFT)
#define NDP120_CHIP_CONFIG_GPIOOE_OE_INSERT(x, v) \
        ((x) | ((v) << NDP120_CHIP_CONFIG_GPIOOE_OE_SHIFT))
#define NDP120_CHIP_CONFIG_GPIOOE_OE_MASK_INSERT(x, v) \
        (((x) & ~NDP120_CHIP_CONFIG_GPIOOE_OE_MASK) | ((v) << NDP120_CHIP_CONFIG_GPIOOE_OE_SHIFT))
#define NDP120_CHIP_CONFIG_GPIOOE_OE_EXTRACT(x) \
        (((x) & NDP120_CHIP_CONFIG_GPIOOE_OE_MASK) >> NDP120_CHIP_CONFIG_GPIOOE_OE_SHIFT)
#define NDP120_CHIP_CONFIG_GPIOOE_OE_DEFAULT 0x00000000U
#define NDP120_CHIP_CONFIG_GPIOOE_DEFAULT 0x00000000U 
/* register ndp120.chip_config.gpiopu */
#define NDP120_CHIP_CONFIG_GPIOPU 0x4000902cU
#define NDP120_CHIP_CONFIG_GPIOPU_PU_SHIFT 0
#define NDP120_CHIP_CONFIG_GPIOPU_PU_MASK 0x07ffffffU
#define NDP120_CHIP_CONFIG_GPIOPU_PU(v) \
        ((v) << NDP120_CHIP_CONFIG_GPIOPU_PU_SHIFT)
#define NDP120_CHIP_CONFIG_GPIOPU_PU_INSERT(x, v) \
        ((x) | ((v) << NDP120_CHIP_CONFIG_GPIOPU_PU_SHIFT))
#define NDP120_CHIP_CONFIG_GPIOPU_PU_MASK_INSERT(x, v) \
        (((x) & ~NDP120_CHIP_CONFIG_GPIOPU_PU_MASK) | ((v) << NDP120_CHIP_CONFIG_GPIOPU_PU_SHIFT))
#define NDP120_CHIP_CONFIG_GPIOPU_PU_EXTRACT(x) \
        (((x) & NDP120_CHIP_CONFIG_GPIOPU_PU_MASK) >> NDP120_CHIP_CONFIG_GPIOPU_PU_SHIFT)
#define NDP120_CHIP_CONFIG_GPIOPU_PU_DEFAULT 0x00000000U
#define NDP120_CHIP_CONFIG_GPIOPU_DEFAULT 0x00000000U 
/* register ndp120.chip_config.gpiopd */
#define NDP120_CHIP_CONFIG_GPIOPD 0x40009030U
#define NDP120_CHIP_CONFIG_GPIOPD_PD_SHIFT 0
#define NDP120_CHIP_CONFIG_GPIOPD_PD_MASK 0x07ffffffU
#define NDP120_CHIP_CONFIG_GPIOPD_PD(v) \
        ((v) << NDP120_CHIP_CONFIG_GPIOPD_PD_SHIFT)
#define NDP120_CHIP_CONFIG_GPIOPD_PD_INSERT(x, v) \
        ((x) | ((v) << NDP120_CHIP_CONFIG_GPIOPD_PD_SHIFT))
#define NDP120_CHIP_CONFIG_GPIOPD_PD_MASK_INSERT(x, v) \
        (((x) & ~NDP120_CHIP_CONFIG_GPIOPD_PD_MASK) | ((v) << NDP120_CHIP_CONFIG_GPIOPD_PD_SHIFT))
#define NDP120_CHIP_CONFIG_GPIOPD_PD_EXTRACT(x) \
        (((x) & NDP120_CHIP_CONFIG_GPIOPD_PD_MASK) >> NDP120_CHIP_CONFIG_GPIOPD_PD_SHIFT)
#define NDP120_CHIP_CONFIG_GPIOPD_PD_DEFAULT 0x00000000U
#define NDP120_CHIP_CONFIG_GPIOPD_DEFAULT 0x00000000U 
/* register ndp120.chip_config.gpiodrivelo */
#define NDP120_CHIP_CONFIG_GPIODRIVELO 0x40009034U
#define NDP120_CHIP_CONFIG_GPIODRIVELO_DRIVE_SHIFT(i) (((i) * 2) + 0)
#define NDP120_CHIP_CONFIG_GPIODRIVELO_DRIVE_MASK(i) \
        (0x3U << NDP120_CHIP_CONFIG_GPIODRIVELO_DRIVE_SHIFT(i))
#define NDP120_CHIP_CONFIG_GPIODRIVELO_DRIVE(i, v) \
        ((v) << NDP120_CHIP_CONFIG_GPIODRIVELO_DRIVE_SHIFT(i))
#define NDP120_CHIP_CONFIG_GPIODRIVELO_DRIVE_INSERT(x, i, v) \
        ((x) | ((v) << NDP120_CHIP_CONFIG_GPIODRIVELO_DRIVE_SHIFT(i)))
#define NDP120_CHIP_CONFIG_GPIODRIVELO_DRIVE_MASK_INSERT(x, i, v) \
        (((x) & ~NDP120_CHIP_CONFIG_GPIODRIVELO_DRIVE_MASK(i)) | ((v) << NDP120_CHIP_CONFIG_GPIODRIVELO_DRIVE_SHIFT(i)))
#define NDP120_CHIP_CONFIG_GPIODRIVELO_DRIVE_EXTRACT(x, i) \
        (((x) & NDP120_CHIP_CONFIG_GPIODRIVELO_DRIVE_MASK(i)) >> NDP120_CHIP_CONFIG_GPIODRIVELO_DRIVE_SHIFT(i))
#define NDP120_CHIP_CONFIG_GPIODRIVELO_DRIVE_COUNT 16
#define NDP120_CHIP_CONFIG_GPIODRIVELO_DRIVE_DEFAULT 0x00000000U
#define NDP120_CHIP_CONFIG_GPIODRIVELO_DRIVE_DRIVE2MA 0x0U
#define NDP120_CHIP_CONFIG_GPIODRIVELO_DRIVE_DRIVE4MA 0x1U
#define NDP120_CHIP_CONFIG_GPIODRIVELO_DRIVE_DRIVE6MA 0x2U
#define NDP120_CHIP_CONFIG_GPIODRIVELO_DRIVE_DRIVE8MA 0x3U
#define NDP120_CHIP_CONFIG_GPIODRIVELO_DRIVE_MAX 0x3U
#define NDP120_CHIP_CONFIG_GPIODRIVELO_DRIVE_VALID(v) \
        (v >= 0 && v <= 3)
#define NDP120_CHIP_CONFIG_GPIODRIVELO_DEFAULT 0x00000000U 
/* register ndp120.chip_config.gpiodrivehi */
#define NDP120_CHIP_CONFIG_GPIODRIVEHI 0x40009038U
#define NDP120_CHIP_CONFIG_GPIODRIVEHI_DRIVE_SHIFT(i) (((i) * 2) + 0)
#define NDP120_CHIP_CONFIG_GPIODRIVEHI_DRIVE_MASK(i) \
        (0x3U << NDP120_CHIP_CONFIG_GPIODRIVEHI_DRIVE_SHIFT(i))
#define NDP120_CHIP_CONFIG_GPIODRIVEHI_DRIVE(i, v) \
        ((v) << NDP120_CHIP_CONFIG_GPIODRIVEHI_DRIVE_SHIFT(i))
#define NDP120_CHIP_CONFIG_GPIODRIVEHI_DRIVE_INSERT(x, i, v) \
        ((x) | ((v) << NDP120_CHIP_CONFIG_GPIODRIVEHI_DRIVE_SHIFT(i)))
#define NDP120_CHIP_CONFIG_GPIODRIVEHI_DRIVE_MASK_INSERT(x, i, v) \
        (((x) & ~NDP120_CHIP_CONFIG_GPIODRIVEHI_DRIVE_MASK(i)) | ((v) << NDP120_CHIP_CONFIG_GPIODRIVEHI_DRIVE_SHIFT(i)))
#define NDP120_CHIP_CONFIG_GPIODRIVEHI_DRIVE_EXTRACT(x, i) \
        (((x) & NDP120_CHIP_CONFIG_GPIODRIVEHI_DRIVE_MASK(i)) >> NDP120_CHIP_CONFIG_GPIODRIVEHI_DRIVE_SHIFT(i))
#define NDP120_CHIP_CONFIG_GPIODRIVEHI_DRIVE_COUNT 11
#define NDP120_CHIP_CONFIG_GPIODRIVEHI_DRIVE_DEFAULT 0x00000000U
#define NDP120_CHIP_CONFIG_GPIODRIVEHI_DRIVE_DRIVE2MA 0x0U
#define NDP120_CHIP_CONFIG_GPIODRIVEHI_DRIVE_DRIVE4MA 0x1U
#define NDP120_CHIP_CONFIG_GPIODRIVEHI_DRIVE_DRIVE6MA 0x2U
#define NDP120_CHIP_CONFIG_GPIODRIVEHI_DRIVE_DRIVE8MA 0x3U
#define NDP120_CHIP_CONFIG_GPIODRIVEHI_DRIVE_MAX 0x3U
#define NDP120_CHIP_CONFIG_GPIODRIVEHI_DRIVE_VALID(v) \
        (v >= 0 && v <= 3)
#define NDP120_CHIP_CONFIG_GPIODRIVEHI_DEFAULT 0x00000000U 
/* register ndp120.chip_config.gpioiddq */
#define NDP120_CHIP_CONFIG_GPIOIDDQ 0x4000903cU
#define NDP120_CHIP_CONFIG_GPIOIDDQ_IDDQ_SHIFT 0
#define NDP120_CHIP_CONFIG_GPIOIDDQ_IDDQ_MASK 0x07ffffffU
#define NDP120_CHIP_CONFIG_GPIOIDDQ_IDDQ(v) \
        ((v) << NDP120_CHIP_CONFIG_GPIOIDDQ_IDDQ_SHIFT)
#define NDP120_CHIP_CONFIG_GPIOIDDQ_IDDQ_INSERT(x, v) \
        ((x) | ((v) << NDP120_CHIP_CONFIG_GPIOIDDQ_IDDQ_SHIFT))
#define NDP120_CHIP_CONFIG_GPIOIDDQ_IDDQ_MASK_INSERT(x, v) \
        (((x) & ~NDP120_CHIP_CONFIG_GPIOIDDQ_IDDQ_MASK) | ((v) << NDP120_CHIP_CONFIG_GPIOIDDQ_IDDQ_SHIFT))
#define NDP120_CHIP_CONFIG_GPIOIDDQ_IDDQ_EXTRACT(x) \
        (((x) & NDP120_CHIP_CONFIG_GPIOIDDQ_IDDQ_MASK) >> NDP120_CHIP_CONFIG_GPIOIDDQ_IDDQ_SHIFT)
#define NDP120_CHIP_CONFIG_GPIOIDDQ_IDDQ_DEFAULT 0x00000000U
#define NDP120_CHIP_CONFIG_GPIOIDDQ_DEFAULT 0x00000000U 
/* register ndp120.chip_config.spictl */
#define NDP120_CHIP_CONFIG_SPICTL 0x40009040U
#define NDP120_CHIP_CONFIG_SPICTL_MSPI_MODE_SHIFT 0
#define NDP120_CHIP_CONFIG_SPICTL_MSPI_MODE_MASK 0x00000003U
#define NDP120_CHIP_CONFIG_SPICTL_MSPI_MODE(v) \
        ((v) << NDP120_CHIP_CONFIG_SPICTL_MSPI_MODE_SHIFT)
#define NDP120_CHIP_CONFIG_SPICTL_MSPI_MODE_INSERT(x, v) \
        ((x) | ((v) << NDP120_CHIP_CONFIG_SPICTL_MSPI_MODE_SHIFT))
#define NDP120_CHIP_CONFIG_SPICTL_MSPI_MODE_MASK_INSERT(x, v) \
        (((x) & ~NDP120_CHIP_CONFIG_SPICTL_MSPI_MODE_MASK) | ((v) << NDP120_CHIP_CONFIG_SPICTL_MSPI_MODE_SHIFT))
#define NDP120_CHIP_CONFIG_SPICTL_MSPI_MODE_EXTRACT(x) \
        (((x) & NDP120_CHIP_CONFIG_SPICTL_MSPI_MODE_MASK) >> NDP120_CHIP_CONFIG_SPICTL_MSPI_MODE_SHIFT)
#define NDP120_CHIP_CONFIG_SPICTL_MSPI_MODE_DEFAULT 0x00000000U
#define NDP120_CHIP_CONFIG_SPICTL_MSPI_MODE_DISABLE 0x0U
#define NDP120_CHIP_CONFIG_SPICTL_MSPI_MODE_FOUR_WIRE 0x1U
#define NDP120_CHIP_CONFIG_SPICTL_MSPI_MODE_THREE_WIRE 0x2U
#define NDP120_CHIP_CONFIG_SPICTL_MSPI_MODE_QUAD 0x3U
#define NDP120_CHIP_CONFIG_SPICTL_MSPI_MODE_MAX 0x3U
#define NDP120_CHIP_CONFIG_SPICTL_MSPI_MODE_VALID(v) \
        (v >= 0 && v <= 3)
#define NDP120_CHIP_CONFIG_SPICTL_MSPI_READ_SHIFT 2
#define NDP120_CHIP_CONFIG_SPICTL_MSPI_READ_MASK 0x00000004U
#define NDP120_CHIP_CONFIG_SPICTL_MSPI_READ(v) \
        ((v) << NDP120_CHIP_CONFIG_SPICTL_MSPI_READ_SHIFT)
#define NDP120_CHIP_CONFIG_SPICTL_MSPI_READ_INSERT(x, v) \
        ((x) | ((v) << NDP120_CHIP_CONFIG_SPICTL_MSPI_READ_SHIFT))
#define NDP120_CHIP_CONFIG_SPICTL_MSPI_READ_MASK_INSERT(x, v) \
        (((x) & ~NDP120_CHIP_CONFIG_SPICTL_MSPI_READ_MASK) | ((v) << NDP120_CHIP_CONFIG_SPICTL_MSPI_READ_SHIFT))
#define NDP120_CHIP_CONFIG_SPICTL_MSPI_READ_EXTRACT(x) \
        (((x) & NDP120_CHIP_CONFIG_SPICTL_MSPI_READ_MASK) >> NDP120_CHIP_CONFIG_SPICTL_MSPI_READ_SHIFT)
#define NDP120_CHIP_CONFIG_SPICTL_MSPI_READ_DEFAULT 0x00000000U
#define NDP120_CHIP_CONFIG_SPICTL_MSPI_CLKDIV_SHIFT 3
#define NDP120_CHIP_CONFIG_SPICTL_MSPI_CLKDIV_MASK 0x00001ff8U
#define NDP120_CHIP_CONFIG_SPICTL_MSPI_CLKDIV(v) \
        ((v) << NDP120_CHIP_CONFIG_SPICTL_MSPI_CLKDIV_SHIFT)
#define NDP120_CHIP_CONFIG_SPICTL_MSPI_CLKDIV_INSERT(x, v) \
        ((x) | ((v) << NDP120_CHIP_CONFIG_SPICTL_MSPI_CLKDIV_SHIFT))
#define NDP120_CHIP_CONFIG_SPICTL_MSPI_CLKDIV_MASK_INSERT(x, v) \
        (((x) & ~NDP120_CHIP_CONFIG_SPICTL_MSPI_CLKDIV_MASK) | ((v) << NDP120_CHIP_CONFIG_SPICTL_MSPI_CLKDIV_SHIFT))
#define NDP120_CHIP_CONFIG_SPICTL_MSPI_CLKDIV_EXTRACT(x) \
        (((x) & NDP120_CHIP_CONFIG_SPICTL_MSPI_CLKDIV_MASK) >> NDP120_CHIP_CONFIG_SPICTL_MSPI_CLKDIV_SHIFT)
#define NDP120_CHIP_CONFIG_SPICTL_MSPI_CLKDIV_DEFAULT 0x00000001U
#define NDP120_CHIP_CONFIG_SPICTL_MODE_SHIFT 13
#define NDP120_CHIP_CONFIG_SPICTL_MODE_MASK 0x00006000U
#define NDP120_CHIP_CONFIG_SPICTL_MODE(v) \
        ((v) << NDP120_CHIP_CONFIG_SPICTL_MODE_SHIFT)
#define NDP120_CHIP_CONFIG_SPICTL_MODE_INSERT(x, v) \
        ((x) | ((v) << NDP120_CHIP_CONFIG_SPICTL_MODE_SHIFT))
#define NDP120_CHIP_CONFIG_SPICTL_MODE_MASK_INSERT(x, v) \
        (((x) & ~NDP120_CHIP_CONFIG_SPICTL_MODE_MASK) | ((v) << NDP120_CHIP_CONFIG_SPICTL_MODE_SHIFT))
#define NDP120_CHIP_CONFIG_SPICTL_MODE_EXTRACT(x) \
        (((x) & NDP120_CHIP_CONFIG_SPICTL_MODE_MASK) >> NDP120_CHIP_CONFIG_SPICTL_MODE_SHIFT)
#define NDP120_CHIP_CONFIG_SPICTL_MODE_DEFAULT 0x00000000U
#define NDP120_CHIP_CONFIG_SPICTL_MODE_STANDBY 0x0U
#define NDP120_CHIP_CONFIG_SPICTL_MODE_SS 0x1U
#define NDP120_CHIP_CONFIG_SPICTL_MODE_TRANSFER 0x2U
#define NDP120_CHIP_CONFIG_SPICTL_MODE_UPDATE 0x3U
#define NDP120_CHIP_CONFIG_SPICTL_MODE_MAX 0x3U
#define NDP120_CHIP_CONFIG_SPICTL_MODE_VALID(v) \
        (v >= 0 && v <= 3)
#define NDP120_CHIP_CONFIG_SPICTL_NUMBYTES_SHIFT 15
#define NDP120_CHIP_CONFIG_SPICTL_NUMBYTES_MASK 0x00078000U
#define NDP120_CHIP_CONFIG_SPICTL_NUMBYTES(v) \
        ((v) << NDP120_CHIP_CONFIG_SPICTL_NUMBYTES_SHIFT)
#define NDP120_CHIP_CONFIG_SPICTL_NUMBYTES_INSERT(x, v) \
        ((x) | ((v) << NDP120_CHIP_CONFIG_SPICTL_NUMBYTES_SHIFT))
#define NDP120_CHIP_CONFIG_SPICTL_NUMBYTES_MASK_INSERT(x, v) \
        (((x) & ~NDP120_CHIP_CONFIG_SPICTL_NUMBYTES_MASK) | ((v) << NDP120_CHIP_CONFIG_SPICTL_NUMBYTES_SHIFT))
#define NDP120_CHIP_CONFIG_SPICTL_NUMBYTES_EXTRACT(x) \
        (((x) & NDP120_CHIP_CONFIG_SPICTL_NUMBYTES_MASK) >> NDP120_CHIP_CONFIG_SPICTL_NUMBYTES_SHIFT)
#define NDP120_CHIP_CONFIG_SPICTL_NUMBYTES_DEFAULT 0x00000000U
#define NDP120_CHIP_CONFIG_SPICTL_NUMBYTES_ONE_BYTE 0x0U
#define NDP120_CHIP_CONFIG_SPICTL_NUMBYTES_TWO_BYTE 0x1U
#define NDP120_CHIP_CONFIG_SPICTL_NUMBYTES_THREE_BYTE 0x2U
#define NDP120_CHIP_CONFIG_SPICTL_NUMBYTES_FOUR_BYTE 0x3U
#define NDP120_CHIP_CONFIG_SPICTL_NUMBYTES_FIVE_BYTE 0x4U
#define NDP120_CHIP_CONFIG_SPICTL_NUMBYTES_SIX_BYTE 0x5U
#define NDP120_CHIP_CONFIG_SPICTL_NUMBYTES_SEVEN_BYTE 0x6U
#define NDP120_CHIP_CONFIG_SPICTL_NUMBYTES_EIGHT_BYTE 0x7U
#define NDP120_CHIP_CONFIG_SPICTL_NUMBYTES_NINE_BYTE 0x8U
#define NDP120_CHIP_CONFIG_SPICTL_NUMBYTES_TEN_BYTE 0x9U
#define NDP120_CHIP_CONFIG_SPICTL_NUMBYTES_ELEVEN_BYTE 0xaU
#define NDP120_CHIP_CONFIG_SPICTL_NUMBYTES_TWELVE_BYTE 0xbU
#define NDP120_CHIP_CONFIG_SPICTL_NUMBYTES_THIRTEEN_BYTE 0xcU
#define NDP120_CHIP_CONFIG_SPICTL_NUMBYTES_FOURTEEN_BYTE 0xdU
#define NDP120_CHIP_CONFIG_SPICTL_NUMBYTES_FIFTEEN_BYTE 0xeU
#define NDP120_CHIP_CONFIG_SPICTL_NUMBYTES_SIXTEEN_BYTE 0xfU
#define NDP120_CHIP_CONFIG_SPICTL_NUMBYTES_MAX 0xfU
#define NDP120_CHIP_CONFIG_SPICTL_NUMBYTES_VALID(v) \
        (v >= 0 && v <= 15)
#define NDP120_CHIP_CONFIG_SPICTL_MSSB_OE_SHIFT 19
#define NDP120_CHIP_CONFIG_SPICTL_MSSB_OE_MASK 0x00380000U
#define NDP120_CHIP_CONFIG_SPICTL_MSSB_OE(v) \
        ((v) << NDP120_CHIP_CONFIG_SPICTL_MSSB_OE_SHIFT)
#define NDP120_CHIP_CONFIG_SPICTL_MSSB_OE_INSERT(x, v) \
        ((x) | ((v) << NDP120_CHIP_CONFIG_SPICTL_MSSB_OE_SHIFT))
#define NDP120_CHIP_CONFIG_SPICTL_MSSB_OE_MASK_INSERT(x, v) \
        (((x) & ~NDP120_CHIP_CONFIG_SPICTL_MSSB_OE_MASK) | ((v) << NDP120_CHIP_CONFIG_SPICTL_MSSB_OE_SHIFT))
#define NDP120_CHIP_CONFIG_SPICTL_MSSB_OE_EXTRACT(x) \
        (((x) & NDP120_CHIP_CONFIG_SPICTL_MSSB_OE_MASK) >> NDP120_CHIP_CONFIG_SPICTL_MSSB_OE_SHIFT)
#define NDP120_CHIP_CONFIG_SPICTL_MSSB_OE_DEFAULT 0x00000000U
#define NDP120_CHIP_CONFIG_SPICTL_MSSB_SHIFT 22
#define NDP120_CHIP_CONFIG_SPICTL_MSSB_MASK 0x00c00000U
#define NDP120_CHIP_CONFIG_SPICTL_MSSB(v) \
        ((v) << NDP120_CHIP_CONFIG_SPICTL_MSSB_SHIFT)
#define NDP120_CHIP_CONFIG_SPICTL_MSSB_INSERT(x, v) \
        ((x) | ((v) << NDP120_CHIP_CONFIG_SPICTL_MSSB_SHIFT))
#define NDP120_CHIP_CONFIG_SPICTL_MSSB_MASK_INSERT(x, v) \
        (((x) & ~NDP120_CHIP_CONFIG_SPICTL_MSSB_MASK) | ((v) << NDP120_CHIP_CONFIG_SPICTL_MSSB_SHIFT))
#define NDP120_CHIP_CONFIG_SPICTL_MSSB_EXTRACT(x) \
        (((x) & NDP120_CHIP_CONFIG_SPICTL_MSSB_MASK) >> NDP120_CHIP_CONFIG_SPICTL_MSSB_SHIFT)
#define NDP120_CHIP_CONFIG_SPICTL_MSSB_DEFAULT 0x00000000U
#define NDP120_CHIP_CONFIG_SPICTL_MSSB_MSSB0 0x0U
#define NDP120_CHIP_CONFIG_SPICTL_MSSB_MMSB1 0x1U
#define NDP120_CHIP_CONFIG_SPICTL_MSSB_MMSB2 0x2U
#define NDP120_CHIP_CONFIG_SPICTL_MSSB_MAX 0x2U
#define NDP120_CHIP_CONFIG_SPICTL_MSSB_VALID(v) \
        (v >= 0 && v <= 2)
#define NDP120_CHIP_CONFIG_SPICTL_TYPE_SHIFT 24
#define NDP120_CHIP_CONFIG_SPICTL_TYPE_MASK 0x03000000U
#define NDP120_CHIP_CONFIG_SPICTL_TYPE(v) \
        ((v) << NDP120_CHIP_CONFIG_SPICTL_TYPE_SHIFT)
#define NDP120_CHIP_CONFIG_SPICTL_TYPE_INSERT(x, v) \
        ((x) | ((v) << NDP120_CHIP_CONFIG_SPICTL_TYPE_SHIFT))
#define NDP120_CHIP_CONFIG_SPICTL_TYPE_MASK_INSERT(x, v) \
        (((x) & ~NDP120_CHIP_CONFIG_SPICTL_TYPE_MASK) | ((v) << NDP120_CHIP_CONFIG_SPICTL_TYPE_SHIFT))
#define NDP120_CHIP_CONFIG_SPICTL_TYPE_EXTRACT(x) \
        (((x) & NDP120_CHIP_CONFIG_SPICTL_TYPE_MASK) >> NDP120_CHIP_CONFIG_SPICTL_TYPE_SHIFT)
#define NDP120_CHIP_CONFIG_SPICTL_TYPE_DEFAULT 0x00000000U
#define NDP120_CHIP_CONFIG_SPICTL_DONE_SHIFT 26
#define NDP120_CHIP_CONFIG_SPICTL_DONE_MASK 0x04000000U
#define NDP120_CHIP_CONFIG_SPICTL_DONE(v) \
        ((v) << NDP120_CHIP_CONFIG_SPICTL_DONE_SHIFT)
#define NDP120_CHIP_CONFIG_SPICTL_DONE_INSERT(x, v) \
        ((x) | ((v) << NDP120_CHIP_CONFIG_SPICTL_DONE_SHIFT))
#define NDP120_CHIP_CONFIG_SPICTL_DONE_MASK_INSERT(x, v) \
        (((x) & ~NDP120_CHIP_CONFIG_SPICTL_DONE_MASK) | ((v) << NDP120_CHIP_CONFIG_SPICTL_DONE_SHIFT))
#define NDP120_CHIP_CONFIG_SPICTL_DONE_EXTRACT(x) \
        (((x) & NDP120_CHIP_CONFIG_SPICTL_DONE_MASK) >> NDP120_CHIP_CONFIG_SPICTL_DONE_SHIFT)
#define NDP120_CHIP_CONFIG_SPICTL_DEFAULT 0x00000008U 
/* register array ndp120.chip_config.spitx[4] */
#define NDP120_CHIP_CONFIG_SPITX(i) (0x40009044U + ((i) << 2))
#define NDP120_CHIP_CONFIG_SPITX_COUNT 4
#define NDP120_CHIP_CONFIG_SPITX_TXBYTES_SHIFT 0
#define NDP120_CHIP_CONFIG_SPITX_TXBYTES_MASK 0xffffffffU
#define NDP120_CHIP_CONFIG_SPITX_TXBYTES(v) \
        ((v) << NDP120_CHIP_CONFIG_SPITX_TXBYTES_SHIFT)
#define NDP120_CHIP_CONFIG_SPITX_TXBYTES_INSERT(x, v) \
        ((x) | ((v) << NDP120_CHIP_CONFIG_SPITX_TXBYTES_SHIFT))
#define NDP120_CHIP_CONFIG_SPITX_TXBYTES_MASK_INSERT(x, v) \
        (((x) & ~NDP120_CHIP_CONFIG_SPITX_TXBYTES_MASK) | ((v) << NDP120_CHIP_CONFIG_SPITX_TXBYTES_SHIFT))
#define NDP120_CHIP_CONFIG_SPITX_TXBYTES_EXTRACT(x) \
        (((x) & NDP120_CHIP_CONFIG_SPITX_TXBYTES_MASK) >> NDP120_CHIP_CONFIG_SPITX_TXBYTES_SHIFT)
#define NDP120_CHIP_CONFIG_SPITX_TXBYTES_DEFAULT 0x00000000U
#define NDP120_CHIP_CONFIG_SPITX_DEFAULT 0x00000000U 
/* register array ndp120.chip_config.spirx[4] */
#define NDP120_CHIP_CONFIG_SPIRX(i) (0x40009054U + ((i) << 2))
#define NDP120_CHIP_CONFIG_SPIRX_COUNT 4
#define NDP120_CHIP_CONFIG_SPIRX_RXBYTES_SHIFT 0
#define NDP120_CHIP_CONFIG_SPIRX_RXBYTES_MASK 0xffffffffU
#define NDP120_CHIP_CONFIG_SPIRX_RXBYTES(v) \
        ((v) << NDP120_CHIP_CONFIG_SPIRX_RXBYTES_SHIFT)
#define NDP120_CHIP_CONFIG_SPIRX_RXBYTES_INSERT(x, v) \
        ((x) | ((v) << NDP120_CHIP_CONFIG_SPIRX_RXBYTES_SHIFT))
#define NDP120_CHIP_CONFIG_SPIRX_RXBYTES_MASK_INSERT(x, v) \
        (((x) & ~NDP120_CHIP_CONFIG_SPIRX_RXBYTES_MASK) | ((v) << NDP120_CHIP_CONFIG_SPIRX_RXBYTES_SHIFT))
#define NDP120_CHIP_CONFIG_SPIRX_RXBYTES_EXTRACT(x) \
        (((x) & NDP120_CHIP_CONFIG_SPIRX_RXBYTES_MASK) >> NDP120_CHIP_CONFIG_SPIRX_RXBYTES_SHIFT)
/* register ndp120.chip_config.i2cctl */
#define NDP120_CHIP_CONFIG_I2CCTL 0x40009064U
#define NDP120_CHIP_CONFIG_I2CCTL_ENABLE_SHIFT 0
#define NDP120_CHIP_CONFIG_I2CCTL_ENABLE_MASK 0x00000001U
#define NDP120_CHIP_CONFIG_I2CCTL_ENABLE(v) \
        ((v) << NDP120_CHIP_CONFIG_I2CCTL_ENABLE_SHIFT)
#define NDP120_CHIP_CONFIG_I2CCTL_ENABLE_INSERT(x, v) \
        ((x) | ((v) << NDP120_CHIP_CONFIG_I2CCTL_ENABLE_SHIFT))
#define NDP120_CHIP_CONFIG_I2CCTL_ENABLE_MASK_INSERT(x, v) \
        (((x) & ~NDP120_CHIP_CONFIG_I2CCTL_ENABLE_MASK) | ((v) << NDP120_CHIP_CONFIG_I2CCTL_ENABLE_SHIFT))
#define NDP120_CHIP_CONFIG_I2CCTL_ENABLE_EXTRACT(x) \
        (((x) & NDP120_CHIP_CONFIG_I2CCTL_ENABLE_MASK) >> NDP120_CHIP_CONFIG_I2CCTL_ENABLE_SHIFT)
#define NDP120_CHIP_CONFIG_I2CCTL_ENABLE_DEFAULT 0x00000000U
#define NDP120_CHIP_CONFIG_I2CCTL_MODE_SHIFT 1
#define NDP120_CHIP_CONFIG_I2CCTL_MODE_MASK 0x00000006U
#define NDP120_CHIP_CONFIG_I2CCTL_MODE(v) \
        ((v) << NDP120_CHIP_CONFIG_I2CCTL_MODE_SHIFT)
#define NDP120_CHIP_CONFIG_I2CCTL_MODE_INSERT(x, v) \
        ((x) | ((v) << NDP120_CHIP_CONFIG_I2CCTL_MODE_SHIFT))
#define NDP120_CHIP_CONFIG_I2CCTL_MODE_MASK_INSERT(x, v) \
        (((x) & ~NDP120_CHIP_CONFIG_I2CCTL_MODE_MASK) | ((v) << NDP120_CHIP_CONFIG_I2CCTL_MODE_SHIFT))
#define NDP120_CHIP_CONFIG_I2CCTL_MODE_EXTRACT(x) \
        (((x) & NDP120_CHIP_CONFIG_I2CCTL_MODE_MASK) >> NDP120_CHIP_CONFIG_I2CCTL_MODE_SHIFT)
#define NDP120_CHIP_CONFIG_I2CCTL_MODE_DEFAULT 0x00000000U
#define NDP120_CHIP_CONFIG_I2CCTL_MODE_CONTINUE 0x0U
#define NDP120_CHIP_CONFIG_I2CCTL_MODE_UPDATE 0x1U
#define NDP120_CHIP_CONFIG_I2CCTL_MODE_PAUSE 0x2U
#define NDP120_CHIP_CONFIG_I2CCTL_MODE_STOP 0x3U
#define NDP120_CHIP_CONFIG_I2CCTL_MODE_MAX 0x3U
#define NDP120_CHIP_CONFIG_I2CCTL_MODE_VALID(v) \
        (v >= 0 && v <= 3)
#define NDP120_CHIP_CONFIG_I2CCTL_NUM_BYTES_SHIFT 3
#define NDP120_CHIP_CONFIG_I2CCTL_NUM_BYTES_MASK 0x00000038U
#define NDP120_CHIP_CONFIG_I2CCTL_NUM_BYTES(v) \
        ((v) << NDP120_CHIP_CONFIG_I2CCTL_NUM_BYTES_SHIFT)
#define NDP120_CHIP_CONFIG_I2CCTL_NUM_BYTES_INSERT(x, v) \
        ((x) | ((v) << NDP120_CHIP_CONFIG_I2CCTL_NUM_BYTES_SHIFT))
#define NDP120_CHIP_CONFIG_I2CCTL_NUM_BYTES_MASK_INSERT(x, v) \
        (((x) & ~NDP120_CHIP_CONFIG_I2CCTL_NUM_BYTES_MASK) | ((v) << NDP120_CHIP_CONFIG_I2CCTL_NUM_BYTES_SHIFT))
#define NDP120_CHIP_CONFIG_I2CCTL_NUM_BYTES_EXTRACT(x) \
        (((x) & NDP120_CHIP_CONFIG_I2CCTL_NUM_BYTES_MASK) >> NDP120_CHIP_CONFIG_I2CCTL_NUM_BYTES_SHIFT)
#define NDP120_CHIP_CONFIG_I2CCTL_NUM_BYTES_DEFAULT 0x00000000U
#define NDP120_CHIP_CONFIG_I2CCTL_ADDR_SHIFT 6
#define NDP120_CHIP_CONFIG_I2CCTL_ADDR_MASK 0x00001fc0U
#define NDP120_CHIP_CONFIG_I2CCTL_ADDR(v) \
        ((v) << NDP120_CHIP_CONFIG_I2CCTL_ADDR_SHIFT)
#define NDP120_CHIP_CONFIG_I2CCTL_ADDR_INSERT(x, v) \
        ((x) | ((v) << NDP120_CHIP_CONFIG_I2CCTL_ADDR_SHIFT))
#define NDP120_CHIP_CONFIG_I2CCTL_ADDR_MASK_INSERT(x, v) \
        (((x) & ~NDP120_CHIP_CONFIG_I2CCTL_ADDR_MASK) | ((v) << NDP120_CHIP_CONFIG_I2CCTL_ADDR_SHIFT))
#define NDP120_CHIP_CONFIG_I2CCTL_ADDR_EXTRACT(x) \
        (((x) & NDP120_CHIP_CONFIG_I2CCTL_ADDR_MASK) >> NDP120_CHIP_CONFIG_I2CCTL_ADDR_SHIFT)
#define NDP120_CHIP_CONFIG_I2CCTL_ADDR_DEFAULT 0x00000000U
#define NDP120_CHIP_CONFIG_I2CCTL_READ_WRITE_SHIFT 13
#define NDP120_CHIP_CONFIG_I2CCTL_READ_WRITE_MASK 0x00002000U
#define NDP120_CHIP_CONFIG_I2CCTL_READ_WRITE(v) \
        ((v) << NDP120_CHIP_CONFIG_I2CCTL_READ_WRITE_SHIFT)
#define NDP120_CHIP_CONFIG_I2CCTL_READ_WRITE_INSERT(x, v) \
        ((x) | ((v) << NDP120_CHIP_CONFIG_I2CCTL_READ_WRITE_SHIFT))
#define NDP120_CHIP_CONFIG_I2CCTL_READ_WRITE_MASK_INSERT(x, v) \
        (((x) & ~NDP120_CHIP_CONFIG_I2CCTL_READ_WRITE_MASK) | ((v) << NDP120_CHIP_CONFIG_I2CCTL_READ_WRITE_SHIFT))
#define NDP120_CHIP_CONFIG_I2CCTL_READ_WRITE_EXTRACT(x) \
        (((x) & NDP120_CHIP_CONFIG_I2CCTL_READ_WRITE_MASK) >> NDP120_CHIP_CONFIG_I2CCTL_READ_WRITE_SHIFT)
#define NDP120_CHIP_CONFIG_I2CCTL_READ_WRITE_DEFAULT 0x00000000U
#define NDP120_CHIP_CONFIG_I2CCTL_DONE_SHIFT 14
#define NDP120_CHIP_CONFIG_I2CCTL_DONE_MASK 0x00004000U
#define NDP120_CHIP_CONFIG_I2CCTL_DONE(v) \
        ((v) << NDP120_CHIP_CONFIG_I2CCTL_DONE_SHIFT)
#define NDP120_CHIP_CONFIG_I2CCTL_DONE_INSERT(x, v) \
        ((x) | ((v) << NDP120_CHIP_CONFIG_I2CCTL_DONE_SHIFT))
#define NDP120_CHIP_CONFIG_I2CCTL_DONE_MASK_INSERT(x, v) \
        (((x) & ~NDP120_CHIP_CONFIG_I2CCTL_DONE_MASK) | ((v) << NDP120_CHIP_CONFIG_I2CCTL_DONE_SHIFT))
#define NDP120_CHIP_CONFIG_I2CCTL_DONE_EXTRACT(x) \
        (((x) & NDP120_CHIP_CONFIG_I2CCTL_DONE_MASK) >> NDP120_CHIP_CONFIG_I2CCTL_DONE_SHIFT)
#define NDP120_CHIP_CONFIG_I2CCTL_ERROR_ACK_SHIFT 15
#define NDP120_CHIP_CONFIG_I2CCTL_ERROR_ACK_MASK 0x00008000U
#define NDP120_CHIP_CONFIG_I2CCTL_ERROR_ACK(v) \
        ((v) << NDP120_CHIP_CONFIG_I2CCTL_ERROR_ACK_SHIFT)
#define NDP120_CHIP_CONFIG_I2CCTL_ERROR_ACK_INSERT(x, v) \
        ((x) | ((v) << NDP120_CHIP_CONFIG_I2CCTL_ERROR_ACK_SHIFT))
#define NDP120_CHIP_CONFIG_I2CCTL_ERROR_ACK_MASK_INSERT(x, v) \
        (((x) & ~NDP120_CHIP_CONFIG_I2CCTL_ERROR_ACK_MASK) | ((v) << NDP120_CHIP_CONFIG_I2CCTL_ERROR_ACK_SHIFT))
#define NDP120_CHIP_CONFIG_I2CCTL_ERROR_ACK_EXTRACT(x) \
        (((x) & NDP120_CHIP_CONFIG_I2CCTL_ERROR_ACK_MASK) >> NDP120_CHIP_CONFIG_I2CCTL_ERROR_ACK_SHIFT)
#define NDP120_CHIP_CONFIG_I2CCTL_DEFAULT 0x00000000U 
/* register array ndp120.chip_config.i2ctx[2] */
#define NDP120_CHIP_CONFIG_I2CTX(i) (0x40009068U + ((i) << 2))
#define NDP120_CHIP_CONFIG_I2CTX_COUNT 2
#define NDP120_CHIP_CONFIG_I2CTX_TXBYTES_SHIFT 0
#define NDP120_CHIP_CONFIG_I2CTX_TXBYTES_MASK 0xffffffffU
#define NDP120_CHIP_CONFIG_I2CTX_TXBYTES(v) \
        ((v) << NDP120_CHIP_CONFIG_I2CTX_TXBYTES_SHIFT)
#define NDP120_CHIP_CONFIG_I2CTX_TXBYTES_INSERT(x, v) \
        ((x) | ((v) << NDP120_CHIP_CONFIG_I2CTX_TXBYTES_SHIFT))
#define NDP120_CHIP_CONFIG_I2CTX_TXBYTES_MASK_INSERT(x, v) \
        (((x) & ~NDP120_CHIP_CONFIG_I2CTX_TXBYTES_MASK) | ((v) << NDP120_CHIP_CONFIG_I2CTX_TXBYTES_SHIFT))
#define NDP120_CHIP_CONFIG_I2CTX_TXBYTES_EXTRACT(x) \
        (((x) & NDP120_CHIP_CONFIG_I2CTX_TXBYTES_MASK) >> NDP120_CHIP_CONFIG_I2CTX_TXBYTES_SHIFT)
#define NDP120_CHIP_CONFIG_I2CTX_TXBYTES_DEFAULT 0x00000000U
#define NDP120_CHIP_CONFIG_I2CTX_DEFAULT 0x00000000U 
/* register array ndp120.chip_config.i2crx[2] */
#define NDP120_CHIP_CONFIG_I2CRX(i) (0x40009070U + ((i) << 2))
#define NDP120_CHIP_CONFIG_I2CRX_COUNT 2
#define NDP120_CHIP_CONFIG_I2CRX_RXBYTES_SHIFT 0
#define NDP120_CHIP_CONFIG_I2CRX_RXBYTES_MASK 0xffffffffU
#define NDP120_CHIP_CONFIG_I2CRX_RXBYTES(v) \
        ((v) << NDP120_CHIP_CONFIG_I2CRX_RXBYTES_SHIFT)
#define NDP120_CHIP_CONFIG_I2CRX_RXBYTES_INSERT(x, v) \
        ((x) | ((v) << NDP120_CHIP_CONFIG_I2CRX_RXBYTES_SHIFT))
#define NDP120_CHIP_CONFIG_I2CRX_RXBYTES_MASK_INSERT(x, v) \
        (((x) & ~NDP120_CHIP_CONFIG_I2CRX_RXBYTES_MASK) | ((v) << NDP120_CHIP_CONFIG_I2CRX_RXBYTES_SHIFT))
#define NDP120_CHIP_CONFIG_I2CRX_RXBYTES_EXTRACT(x) \
        (((x) & NDP120_CHIP_CONFIG_I2CRX_RXBYTES_MASK) >> NDP120_CHIP_CONFIG_I2CRX_RXBYTES_SHIFT)
/* register ndp120.chip_config.i2ccfg0 */
#define NDP120_CHIP_CONFIG_I2CCFG0 0x40009078U
#define NDP120_CHIP_CONFIG_I2CCFG0_START_DELAY_SHIFT 0
#define NDP120_CHIP_CONFIG_I2CCFG0_START_DELAY_MASK 0x000000ffU
#define NDP120_CHIP_CONFIG_I2CCFG0_START_DELAY(v) \
        ((v) << NDP120_CHIP_CONFIG_I2CCFG0_START_DELAY_SHIFT)
#define NDP120_CHIP_CONFIG_I2CCFG0_START_DELAY_INSERT(x, v) \
        ((x) | ((v) << NDP120_CHIP_CONFIG_I2CCFG0_START_DELAY_SHIFT))
#define NDP120_CHIP_CONFIG_I2CCFG0_START_DELAY_MASK_INSERT(x, v) \
        (((x) & ~NDP120_CHIP_CONFIG_I2CCFG0_START_DELAY_MASK) | ((v) << NDP120_CHIP_CONFIG_I2CCFG0_START_DELAY_SHIFT))
#define NDP120_CHIP_CONFIG_I2CCFG0_START_DELAY_EXTRACT(x) \
        (((x) & NDP120_CHIP_CONFIG_I2CCFG0_START_DELAY_MASK) >> NDP120_CHIP_CONFIG_I2CCFG0_START_DELAY_SHIFT)
#define NDP120_CHIP_CONFIG_I2CCFG0_START_DELAY_DEFAULT 0x00000013U
#define NDP120_CHIP_CONFIG_I2CCFG0_DATA_CLEAR_SHIFT 8
#define NDP120_CHIP_CONFIG_I2CCFG0_DATA_CLEAR_MASK 0x0000ff00U
#define NDP120_CHIP_CONFIG_I2CCFG0_DATA_CLEAR(v) \
        ((v) << NDP120_CHIP_CONFIG_I2CCFG0_DATA_CLEAR_SHIFT)
#define NDP120_CHIP_CONFIG_I2CCFG0_DATA_CLEAR_INSERT(x, v) \
        ((x) | ((v) << NDP120_CHIP_CONFIG_I2CCFG0_DATA_CLEAR_SHIFT))
#define NDP120_CHIP_CONFIG_I2CCFG0_DATA_CLEAR_MASK_INSERT(x, v) \
        (((x) & ~NDP120_CHIP_CONFIG_I2CCFG0_DATA_CLEAR_MASK) | ((v) << NDP120_CHIP_CONFIG_I2CCFG0_DATA_CLEAR_SHIFT))
#define NDP120_CHIP_CONFIG_I2CCFG0_DATA_CLEAR_EXTRACT(x) \
        (((x) & NDP120_CHIP_CONFIG_I2CCFG0_DATA_CLEAR_MASK) >> NDP120_CHIP_CONFIG_I2CCFG0_DATA_CLEAR_SHIFT)
#define NDP120_CHIP_CONFIG_I2CCFG0_DATA_CLEAR_DEFAULT 0x00000009U
#define NDP120_CHIP_CONFIG_I2CCFG0_DATA_START_SHIFT 16
#define NDP120_CHIP_CONFIG_I2CCFG0_DATA_START_MASK 0x00ff0000U
#define NDP120_CHIP_CONFIG_I2CCFG0_DATA_START(v) \
        ((v) << NDP120_CHIP_CONFIG_I2CCFG0_DATA_START_SHIFT)
#define NDP120_CHIP_CONFIG_I2CCFG0_DATA_START_INSERT(x, v) \
        ((x) | ((v) << NDP120_CHIP_CONFIG_I2CCFG0_DATA_START_SHIFT))
#define NDP120_CHIP_CONFIG_I2CCFG0_DATA_START_MASK_INSERT(x, v) \
        (((x) & ~NDP120_CHIP_CONFIG_I2CCFG0_DATA_START_MASK) | ((v) << NDP120_CHIP_CONFIG_I2CCFG0_DATA_START_SHIFT))
#define NDP120_CHIP_CONFIG_I2CCFG0_DATA_START_EXTRACT(x) \
        (((x) & NDP120_CHIP_CONFIG_I2CCFG0_DATA_START_MASK) >> NDP120_CHIP_CONFIG_I2CCFG0_DATA_START_SHIFT)
#define NDP120_CHIP_CONFIG_I2CCFG0_DATA_START_DEFAULT 0x00000013U
#define NDP120_CHIP_CONFIG_I2CCFG0_ENABLE_INTERFACE_SHIFT 24
#define NDP120_CHIP_CONFIG_I2CCFG0_ENABLE_INTERFACE_MASK 0x01000000U
#define NDP120_CHIP_CONFIG_I2CCFG0_ENABLE_INTERFACE(v) \
        ((v) << NDP120_CHIP_CONFIG_I2CCFG0_ENABLE_INTERFACE_SHIFT)
#define NDP120_CHIP_CONFIG_I2CCFG0_ENABLE_INTERFACE_INSERT(x, v) \
        ((x) | ((v) << NDP120_CHIP_CONFIG_I2CCFG0_ENABLE_INTERFACE_SHIFT))
#define NDP120_CHIP_CONFIG_I2CCFG0_ENABLE_INTERFACE_MASK_INSERT(x, v) \
        (((x) & ~NDP120_CHIP_CONFIG_I2CCFG0_ENABLE_INTERFACE_MASK) | ((v) << NDP120_CHIP_CONFIG_I2CCFG0_ENABLE_INTERFACE_SHIFT))
#define NDP120_CHIP_CONFIG_I2CCFG0_ENABLE_INTERFACE_EXTRACT(x) \
        (((x) & NDP120_CHIP_CONFIG_I2CCFG0_ENABLE_INTERFACE_MASK) >> NDP120_CHIP_CONFIG_I2CCFG0_ENABLE_INTERFACE_SHIFT)
#define NDP120_CHIP_CONFIG_I2CCFG0_ENABLE_INTERFACE_DEFAULT 0x00000000U
#define NDP120_CHIP_CONFIG_I2CCFG0_PULLUP_MODE_SHIFT 25
#define NDP120_CHIP_CONFIG_I2CCFG0_PULLUP_MODE_MASK 0x06000000U
#define NDP120_CHIP_CONFIG_I2CCFG0_PULLUP_MODE(v) \
        ((v) << NDP120_CHIP_CONFIG_I2CCFG0_PULLUP_MODE_SHIFT)
#define NDP120_CHIP_CONFIG_I2CCFG0_PULLUP_MODE_INSERT(x, v) \
        ((x) | ((v) << NDP120_CHIP_CONFIG_I2CCFG0_PULLUP_MODE_SHIFT))
#define NDP120_CHIP_CONFIG_I2CCFG0_PULLUP_MODE_MASK_INSERT(x, v) \
        (((x) & ~NDP120_CHIP_CONFIG_I2CCFG0_PULLUP_MODE_MASK) | ((v) << NDP120_CHIP_CONFIG_I2CCFG0_PULLUP_MODE_SHIFT))
#define NDP120_CHIP_CONFIG_I2CCFG0_PULLUP_MODE_EXTRACT(x) \
        (((x) & NDP120_CHIP_CONFIG_I2CCFG0_PULLUP_MODE_MASK) >> NDP120_CHIP_CONFIG_I2CCFG0_PULLUP_MODE_SHIFT)
#define NDP120_CHIP_CONFIG_I2CCFG0_PULLUP_MODE_DEFAULT 0x00000001U
#define NDP120_CHIP_CONFIG_I2CCFG0_PULLUP_MODE_DISABLE 0x0U
#define NDP120_CHIP_CONFIG_I2CCFG0_PULLUP_MODE_PULLUP 0x1U
#define NDP120_CHIP_CONFIG_I2CCFG0_PULLUP_MODE_PULLUP_HIGH 0x2U
#define NDP120_CHIP_CONFIG_I2CCFG0_PULLUP_MODE_DRIVE 0x3U
#define NDP120_CHIP_CONFIG_I2CCFG0_PULLUP_MODE_MAX 0x3U
#define NDP120_CHIP_CONFIG_I2CCFG0_PULLUP_MODE_VALID(v) \
        (v >= 0 && v <= 3)
#define NDP120_CHIP_CONFIG_I2CCFG0_SCL_DRIVE_SHIFT 27
#define NDP120_CHIP_CONFIG_I2CCFG0_SCL_DRIVE_MASK 0x18000000U
#define NDP120_CHIP_CONFIG_I2CCFG0_SCL_DRIVE(v) \
        ((v) << NDP120_CHIP_CONFIG_I2CCFG0_SCL_DRIVE_SHIFT)
#define NDP120_CHIP_CONFIG_I2CCFG0_SCL_DRIVE_INSERT(x, v) \
        ((x) | ((v) << NDP120_CHIP_CONFIG_I2CCFG0_SCL_DRIVE_SHIFT))
#define NDP120_CHIP_CONFIG_I2CCFG0_SCL_DRIVE_MASK_INSERT(x, v) \
        (((x) & ~NDP120_CHIP_CONFIG_I2CCFG0_SCL_DRIVE_MASK) | ((v) << NDP120_CHIP_CONFIG_I2CCFG0_SCL_DRIVE_SHIFT))
#define NDP120_CHIP_CONFIG_I2CCFG0_SCL_DRIVE_EXTRACT(x) \
        (((x) & NDP120_CHIP_CONFIG_I2CCFG0_SCL_DRIVE_MASK) >> NDP120_CHIP_CONFIG_I2CCFG0_SCL_DRIVE_SHIFT)
#define NDP120_CHIP_CONFIG_I2CCFG0_SCL_DRIVE_DEFAULT 0x00000000U
#define NDP120_CHIP_CONFIG_I2CCFG0_SDA_DRIVE_SHIFT 29
#define NDP120_CHIP_CONFIG_I2CCFG0_SDA_DRIVE_MASK 0x60000000U
#define NDP120_CHIP_CONFIG_I2CCFG0_SDA_DRIVE(v) \
        ((v) << NDP120_CHIP_CONFIG_I2CCFG0_SDA_DRIVE_SHIFT)
#define NDP120_CHIP_CONFIG_I2CCFG0_SDA_DRIVE_INSERT(x, v) \
        ((x) | ((v) << NDP120_CHIP_CONFIG_I2CCFG0_SDA_DRIVE_SHIFT))
#define NDP120_CHIP_CONFIG_I2CCFG0_SDA_DRIVE_MASK_INSERT(x, v) \
        (((x) & ~NDP120_CHIP_CONFIG_I2CCFG0_SDA_DRIVE_MASK) | ((v) << NDP120_CHIP_CONFIG_I2CCFG0_SDA_DRIVE_SHIFT))
#define NDP120_CHIP_CONFIG_I2CCFG0_SDA_DRIVE_EXTRACT(x) \
        (((x) & NDP120_CHIP_CONFIG_I2CCFG0_SDA_DRIVE_MASK) >> NDP120_CHIP_CONFIG_I2CCFG0_SDA_DRIVE_SHIFT)
#define NDP120_CHIP_CONFIG_I2CCFG0_SDA_DRIVE_DEFAULT 0x00000000U
#define NDP120_CHIP_CONFIG_I2CCFG0_DEFAULT 0x02130913U 
/* register ndp120.chip_config.i2ccfg1 */
#define NDP120_CHIP_CONFIG_I2CCFG1 0x4000907cU
#define NDP120_CHIP_CONFIG_I2CCFG1_SCL_HIGH_SHIFT 0
#define NDP120_CHIP_CONFIG_I2CCFG1_SCL_HIGH_MASK 0x000000ffU
#define NDP120_CHIP_CONFIG_I2CCFG1_SCL_HIGH(v) \
        ((v) << NDP120_CHIP_CONFIG_I2CCFG1_SCL_HIGH_SHIFT)
#define NDP120_CHIP_CONFIG_I2CCFG1_SCL_HIGH_INSERT(x, v) \
        ((x) | ((v) << NDP120_CHIP_CONFIG_I2CCFG1_SCL_HIGH_SHIFT))
#define NDP120_CHIP_CONFIG_I2CCFG1_SCL_HIGH_MASK_INSERT(x, v) \
        (((x) & ~NDP120_CHIP_CONFIG_I2CCFG1_SCL_HIGH_MASK) | ((v) << NDP120_CHIP_CONFIG_I2CCFG1_SCL_HIGH_SHIFT))
#define NDP120_CHIP_CONFIG_I2CCFG1_SCL_HIGH_EXTRACT(x) \
        (((x) & NDP120_CHIP_CONFIG_I2CCFG1_SCL_HIGH_MASK) >> NDP120_CHIP_CONFIG_I2CCFG1_SCL_HIGH_SHIFT)
#define NDP120_CHIP_CONFIG_I2CCFG1_SCL_HIGH_DEFAULT 0x0000001dU
#define NDP120_CHIP_CONFIG_I2CCFG1_SCL_CHECK_SHIFT 8
#define NDP120_CHIP_CONFIG_I2CCFG1_SCL_CHECK_MASK 0x0000ff00U
#define NDP120_CHIP_CONFIG_I2CCFG1_SCL_CHECK(v) \
        ((v) << NDP120_CHIP_CONFIG_I2CCFG1_SCL_CHECK_SHIFT)
#define NDP120_CHIP_CONFIG_I2CCFG1_SCL_CHECK_INSERT(x, v) \
        ((x) | ((v) << NDP120_CHIP_CONFIG_I2CCFG1_SCL_CHECK_SHIFT))
#define NDP120_CHIP_CONFIG_I2CCFG1_SCL_CHECK_MASK_INSERT(x, v) \
        (((x) & ~NDP120_CHIP_CONFIG_I2CCFG1_SCL_CHECK_MASK) | ((v) << NDP120_CHIP_CONFIG_I2CCFG1_SCL_CHECK_SHIFT))
#define NDP120_CHIP_CONFIG_I2CCFG1_SCL_CHECK_EXTRACT(x) \
        (((x) & NDP120_CHIP_CONFIG_I2CCFG1_SCL_CHECK_MASK) >> NDP120_CHIP_CONFIG_I2CCFG1_SCL_CHECK_SHIFT)
#define NDP120_CHIP_CONFIG_I2CCFG1_SCL_CHECK_DEFAULT 0x0000001eU
#define NDP120_CHIP_CONFIG_I2CCFG1_SCL_LOW_SHIFT 16
#define NDP120_CHIP_CONFIG_I2CCFG1_SCL_LOW_MASK 0x00ff0000U
#define NDP120_CHIP_CONFIG_I2CCFG1_SCL_LOW(v) \
        ((v) << NDP120_CHIP_CONFIG_I2CCFG1_SCL_LOW_SHIFT)
#define NDP120_CHIP_CONFIG_I2CCFG1_SCL_LOW_INSERT(x, v) \
        ((x) | ((v) << NDP120_CHIP_CONFIG_I2CCFG1_SCL_LOW_SHIFT))
#define NDP120_CHIP_CONFIG_I2CCFG1_SCL_LOW_MASK_INSERT(x, v) \
        (((x) & ~NDP120_CHIP_CONFIG_I2CCFG1_SCL_LOW_MASK) | ((v) << NDP120_CHIP_CONFIG_I2CCFG1_SCL_LOW_SHIFT))
#define NDP120_CHIP_CONFIG_I2CCFG1_SCL_LOW_EXTRACT(x) \
        (((x) & NDP120_CHIP_CONFIG_I2CCFG1_SCL_LOW_MASK) >> NDP120_CHIP_CONFIG_I2CCFG1_SCL_LOW_SHIFT)
#define NDP120_CHIP_CONFIG_I2CCFG1_SCL_LOW_DEFAULT 0x0000003bU
#define NDP120_CHIP_CONFIG_I2CCFG1_DIVIDER_SHIFT 24
#define NDP120_CHIP_CONFIG_I2CCFG1_DIVIDER_MASK 0xff000000U
#define NDP120_CHIP_CONFIG_I2CCFG1_DIVIDER(v) \
        ((v) << NDP120_CHIP_CONFIG_I2CCFG1_DIVIDER_SHIFT)
#define NDP120_CHIP_CONFIG_I2CCFG1_DIVIDER_INSERT(x, v) \
        ((x) | ((v) << NDP120_CHIP_CONFIG_I2CCFG1_DIVIDER_SHIFT))
#define NDP120_CHIP_CONFIG_I2CCFG1_DIVIDER_MASK_INSERT(x, v) \
        (((x) & ~NDP120_CHIP_CONFIG_I2CCFG1_DIVIDER_MASK) | ((v) << NDP120_CHIP_CONFIG_I2CCFG1_DIVIDER_SHIFT))
#define NDP120_CHIP_CONFIG_I2CCFG1_DIVIDER_EXTRACT(x) \
        (((x) & NDP120_CHIP_CONFIG_I2CCFG1_DIVIDER_MASK) >> NDP120_CHIP_CONFIG_I2CCFG1_DIVIDER_SHIFT)
#define NDP120_CHIP_CONFIG_I2CCFG1_DIVIDER_DEFAULT 0x00000008U
#define NDP120_CHIP_CONFIG_I2CCFG1_DEFAULT 0x083b1e1dU 
/* register ndp120.chip_config.hostint */
#define NDP120_CHIP_CONFIG_HOSTINT 0x40009080U
#define NDP120_CHIP_CONFIG_HOSTINT_CLEAR_MATCH_INT_SHIFT 0
#define NDP120_CHIP_CONFIG_HOSTINT_CLEAR_MATCH_INT_MASK 0x00000001U
#define NDP120_CHIP_CONFIG_HOSTINT_CLEAR_MATCH_INT(v) \
        ((v) << NDP120_CHIP_CONFIG_HOSTINT_CLEAR_MATCH_INT_SHIFT)
#define NDP120_CHIP_CONFIG_HOSTINT_CLEAR_MATCH_INT_INSERT(x, v) \
        ((x) | ((v) << NDP120_CHIP_CONFIG_HOSTINT_CLEAR_MATCH_INT_SHIFT))
#define NDP120_CHIP_CONFIG_HOSTINT_CLEAR_MATCH_INT_MASK_INSERT(x, v) \
        (((x) & ~NDP120_CHIP_CONFIG_HOSTINT_CLEAR_MATCH_INT_MASK) | ((v) << NDP120_CHIP_CONFIG_HOSTINT_CLEAR_MATCH_INT_SHIFT))
#define NDP120_CHIP_CONFIG_HOSTINT_CLEAR_MATCH_INT_EXTRACT(x) \
        (((x) & NDP120_CHIP_CONFIG_HOSTINT_CLEAR_MATCH_INT_MASK) >> NDP120_CHIP_CONFIG_HOSTINT_CLEAR_MATCH_INT_SHIFT)
#define NDP120_CHIP_CONFIG_HOSTINT_CLEAR_MBIN_INT_SHIFT 1
#define NDP120_CHIP_CONFIG_HOSTINT_CLEAR_MBIN_INT_MASK 0x00000002U
#define NDP120_CHIP_CONFIG_HOSTINT_CLEAR_MBIN_INT(v) \
        ((v) << NDP120_CHIP_CONFIG_HOSTINT_CLEAR_MBIN_INT_SHIFT)
#define NDP120_CHIP_CONFIG_HOSTINT_CLEAR_MBIN_INT_INSERT(x, v) \
        ((x) | ((v) << NDP120_CHIP_CONFIG_HOSTINT_CLEAR_MBIN_INT_SHIFT))
#define NDP120_CHIP_CONFIG_HOSTINT_CLEAR_MBIN_INT_MASK_INSERT(x, v) \
        (((x) & ~NDP120_CHIP_CONFIG_HOSTINT_CLEAR_MBIN_INT_MASK) | ((v) << NDP120_CHIP_CONFIG_HOSTINT_CLEAR_MBIN_INT_SHIFT))
#define NDP120_CHIP_CONFIG_HOSTINT_CLEAR_MBIN_INT_EXTRACT(x) \
        (((x) & NDP120_CHIP_CONFIG_HOSTINT_CLEAR_MBIN_INT_MASK) >> NDP120_CHIP_CONFIG_HOSTINT_CLEAR_MBIN_INT_SHIFT)
#define NDP120_CHIP_CONFIG_HOSTINT_CLEAR_MBOUT_INT_SHIFT 2
#define NDP120_CHIP_CONFIG_HOSTINT_CLEAR_MBOUT_INT_MASK 0x00000004U
#define NDP120_CHIP_CONFIG_HOSTINT_CLEAR_MBOUT_INT(v) \
        ((v) << NDP120_CHIP_CONFIG_HOSTINT_CLEAR_MBOUT_INT_SHIFT)
#define NDP120_CHIP_CONFIG_HOSTINT_CLEAR_MBOUT_INT_INSERT(x, v) \
        ((x) | ((v) << NDP120_CHIP_CONFIG_HOSTINT_CLEAR_MBOUT_INT_SHIFT))
#define NDP120_CHIP_CONFIG_HOSTINT_CLEAR_MBOUT_INT_MASK_INSERT(x, v) \
        (((x) & ~NDP120_CHIP_CONFIG_HOSTINT_CLEAR_MBOUT_INT_MASK) | ((v) << NDP120_CHIP_CONFIG_HOSTINT_CLEAR_MBOUT_INT_SHIFT))
#define NDP120_CHIP_CONFIG_HOSTINT_CLEAR_MBOUT_INT_EXTRACT(x) \
        (((x) & NDP120_CHIP_CONFIG_HOSTINT_CLEAR_MBOUT_INT_MASK) >> NDP120_CHIP_CONFIG_HOSTINT_CLEAR_MBOUT_INT_SHIFT)
#define NDP120_CHIP_CONFIG_HOSTINT_CLEAR_DNN_INT_SHIFT 3
#define NDP120_CHIP_CONFIG_HOSTINT_CLEAR_DNN_INT_MASK 0x00000008U
#define NDP120_CHIP_CONFIG_HOSTINT_CLEAR_DNN_INT(v) \
        ((v) << NDP120_CHIP_CONFIG_HOSTINT_CLEAR_DNN_INT_SHIFT)
#define NDP120_CHIP_CONFIG_HOSTINT_CLEAR_DNN_INT_INSERT(x, v) \
        ((x) | ((v) << NDP120_CHIP_CONFIG_HOSTINT_CLEAR_DNN_INT_SHIFT))
#define NDP120_CHIP_CONFIG_HOSTINT_CLEAR_DNN_INT_MASK_INSERT(x, v) \
        (((x) & ~NDP120_CHIP_CONFIG_HOSTINT_CLEAR_DNN_INT_MASK) | ((v) << NDP120_CHIP_CONFIG_HOSTINT_CLEAR_DNN_INT_SHIFT))
#define NDP120_CHIP_CONFIG_HOSTINT_CLEAR_DNN_INT_EXTRACT(x) \
        (((x) & NDP120_CHIP_CONFIG_HOSTINT_CLEAR_DNN_INT_MASK) >> NDP120_CHIP_CONFIG_HOSTINT_CLEAR_DNN_INT_SHIFT)
#define NDP120_CHIP_CONFIG_HOSTINT_CLEAR_FREQ_INT_SHIFT 4
#define NDP120_CHIP_CONFIG_HOSTINT_CLEAR_FREQ_INT_MASK 0x00000010U
#define NDP120_CHIP_CONFIG_HOSTINT_CLEAR_FREQ_INT(v) \
        ((v) << NDP120_CHIP_CONFIG_HOSTINT_CLEAR_FREQ_INT_SHIFT)
#define NDP120_CHIP_CONFIG_HOSTINT_CLEAR_FREQ_INT_INSERT(x, v) \
        ((x) | ((v) << NDP120_CHIP_CONFIG_HOSTINT_CLEAR_FREQ_INT_SHIFT))
#define NDP120_CHIP_CONFIG_HOSTINT_CLEAR_FREQ_INT_MASK_INSERT(x, v) \
        (((x) & ~NDP120_CHIP_CONFIG_HOSTINT_CLEAR_FREQ_INT_MASK) | ((v) << NDP120_CHIP_CONFIG_HOSTINT_CLEAR_FREQ_INT_SHIFT))
#define NDP120_CHIP_CONFIG_HOSTINT_CLEAR_FREQ_INT_EXTRACT(x) \
        (((x) & NDP120_CHIP_CONFIG_HOSTINT_CLEAR_FREQ_INT_MASK) >> NDP120_CHIP_CONFIG_HOSTINT_CLEAR_FREQ_INT_SHIFT)
#define NDP120_CHIP_CONFIG_HOSTINT_CLEAR_AE_INT_SHIFT 5
#define NDP120_CHIP_CONFIG_HOSTINT_CLEAR_AE_INT_MASK 0x00000020U
#define NDP120_CHIP_CONFIG_HOSTINT_CLEAR_AE_INT(v) \
        ((v) << NDP120_CHIP_CONFIG_HOSTINT_CLEAR_AE_INT_SHIFT)
#define NDP120_CHIP_CONFIG_HOSTINT_CLEAR_AE_INT_INSERT(x, v) \
        ((x) | ((v) << NDP120_CHIP_CONFIG_HOSTINT_CLEAR_AE_INT_SHIFT))
#define NDP120_CHIP_CONFIG_HOSTINT_CLEAR_AE_INT_MASK_INSERT(x, v) \
        (((x) & ~NDP120_CHIP_CONFIG_HOSTINT_CLEAR_AE_INT_MASK) | ((v) << NDP120_CHIP_CONFIG_HOSTINT_CLEAR_AE_INT_SHIFT))
#define NDP120_CHIP_CONFIG_HOSTINT_CLEAR_AE_INT_EXTRACT(x) \
        (((x) & NDP120_CHIP_CONFIG_HOSTINT_CLEAR_AE_INT_MASK) >> NDP120_CHIP_CONFIG_HOSTINT_CLEAR_AE_INT_SHIFT)
#define NDP120_CHIP_CONFIG_HOSTINT_CLEAR_WM_INT_SHIFT 6
#define NDP120_CHIP_CONFIG_HOSTINT_CLEAR_WM_INT_MASK 0x00000040U
#define NDP120_CHIP_CONFIG_HOSTINT_CLEAR_WM_INT(v) \
        ((v) << NDP120_CHIP_CONFIG_HOSTINT_CLEAR_WM_INT_SHIFT)
#define NDP120_CHIP_CONFIG_HOSTINT_CLEAR_WM_INT_INSERT(x, v) \
        ((x) | ((v) << NDP120_CHIP_CONFIG_HOSTINT_CLEAR_WM_INT_SHIFT))
#define NDP120_CHIP_CONFIG_HOSTINT_CLEAR_WM_INT_MASK_INSERT(x, v) \
        (((x) & ~NDP120_CHIP_CONFIG_HOSTINT_CLEAR_WM_INT_MASK) | ((v) << NDP120_CHIP_CONFIG_HOSTINT_CLEAR_WM_INT_SHIFT))
#define NDP120_CHIP_CONFIG_HOSTINT_CLEAR_WM_INT_EXTRACT(x) \
        (((x) & NDP120_CHIP_CONFIG_HOSTINT_CLEAR_WM_INT_MASK) >> NDP120_CHIP_CONFIG_HOSTINT_CLEAR_WM_INT_SHIFT)
/* register ndp120.chip_config.mboxin */
#define NDP120_CHIP_CONFIG_MBOXIN 0x40009084U
#define NDP120_CHIP_CONFIG_MBOXIN_MBIN_SHIFT 0
#define NDP120_CHIP_CONFIG_MBOXIN_MBIN_MASK 0x000000ffU
#define NDP120_CHIP_CONFIG_MBOXIN_MBIN(v) \
        ((v) << NDP120_CHIP_CONFIG_MBOXIN_MBIN_SHIFT)
#define NDP120_CHIP_CONFIG_MBOXIN_MBIN_INSERT(x, v) \
        ((x) | ((v) << NDP120_CHIP_CONFIG_MBOXIN_MBIN_SHIFT))
#define NDP120_CHIP_CONFIG_MBOXIN_MBIN_MASK_INSERT(x, v) \
        (((x) & ~NDP120_CHIP_CONFIG_MBOXIN_MBIN_MASK) | ((v) << NDP120_CHIP_CONFIG_MBOXIN_MBIN_SHIFT))
#define NDP120_CHIP_CONFIG_MBOXIN_MBIN_EXTRACT(x) \
        (((x) & NDP120_CHIP_CONFIG_MBOXIN_MBIN_MASK) >> NDP120_CHIP_CONFIG_MBOXIN_MBIN_SHIFT)
#define NDP120_CHIP_CONFIG_MBOXIN_MBIN_TOGGLE_SHIFT 8
#define NDP120_CHIP_CONFIG_MBOXIN_MBIN_TOGGLE_MASK 0x00000100U
#define NDP120_CHIP_CONFIG_MBOXIN_MBIN_TOGGLE(v) \
        ((v) << NDP120_CHIP_CONFIG_MBOXIN_MBIN_TOGGLE_SHIFT)
#define NDP120_CHIP_CONFIG_MBOXIN_MBIN_TOGGLE_INSERT(x, v) \
        ((x) | ((v) << NDP120_CHIP_CONFIG_MBOXIN_MBIN_TOGGLE_SHIFT))
#define NDP120_CHIP_CONFIG_MBOXIN_MBIN_TOGGLE_MASK_INSERT(x, v) \
        (((x) & ~NDP120_CHIP_CONFIG_MBOXIN_MBIN_TOGGLE_MASK) | ((v) << NDP120_CHIP_CONFIG_MBOXIN_MBIN_TOGGLE_SHIFT))
#define NDP120_CHIP_CONFIG_MBOXIN_MBIN_TOGGLE_EXTRACT(x) \
        (((x) & NDP120_CHIP_CONFIG_MBOXIN_MBIN_TOGGLE_MASK) >> NDP120_CHIP_CONFIG_MBOXIN_MBIN_TOGGLE_SHIFT)
#define NDP120_CHIP_CONFIG_MBOXIN_MBIN_RESP_SHIFT 16
#define NDP120_CHIP_CONFIG_MBOXIN_MBIN_RESP_MASK 0x00ff0000U
#define NDP120_CHIP_CONFIG_MBOXIN_MBIN_RESP(v) \
        ((v) << NDP120_CHIP_CONFIG_MBOXIN_MBIN_RESP_SHIFT)
#define NDP120_CHIP_CONFIG_MBOXIN_MBIN_RESP_INSERT(x, v) \
        ((x) | ((v) << NDP120_CHIP_CONFIG_MBOXIN_MBIN_RESP_SHIFT))
#define NDP120_CHIP_CONFIG_MBOXIN_MBIN_RESP_MASK_INSERT(x, v) \
        (((x) & ~NDP120_CHIP_CONFIG_MBOXIN_MBIN_RESP_MASK) | ((v) << NDP120_CHIP_CONFIG_MBOXIN_MBIN_RESP_SHIFT))
#define NDP120_CHIP_CONFIG_MBOXIN_MBIN_RESP_EXTRACT(x) \
        (((x) & NDP120_CHIP_CONFIG_MBOXIN_MBIN_RESP_MASK) >> NDP120_CHIP_CONFIG_MBOXIN_MBIN_RESP_SHIFT)
#define NDP120_CHIP_CONFIG_MBOXIN_MBIN_RESP_DEFAULT 0x00000000U
#define NDP120_CHIP_CONFIG_MBOXIN_DEFAULT 0x00000000U 
/* register ndp120.chip_config.mboxout */
#define NDP120_CHIP_CONFIG_MBOXOUT 0x40009088U
#define NDP120_CHIP_CONFIG_MBOXOUT_MBOUT_SHIFT 0
#define NDP120_CHIP_CONFIG_MBOXOUT_MBOUT_MASK 0x000000ffU
#define NDP120_CHIP_CONFIG_MBOXOUT_MBOUT(v) \
        ((v) << NDP120_CHIP_CONFIG_MBOXOUT_MBOUT_SHIFT)
#define NDP120_CHIP_CONFIG_MBOXOUT_MBOUT_INSERT(x, v) \
        ((x) | ((v) << NDP120_CHIP_CONFIG_MBOXOUT_MBOUT_SHIFT))
#define NDP120_CHIP_CONFIG_MBOXOUT_MBOUT_MASK_INSERT(x, v) \
        (((x) & ~NDP120_CHIP_CONFIG_MBOXOUT_MBOUT_MASK) | ((v) << NDP120_CHIP_CONFIG_MBOXOUT_MBOUT_SHIFT))
#define NDP120_CHIP_CONFIG_MBOXOUT_MBOUT_EXTRACT(x) \
        (((x) & NDP120_CHIP_CONFIG_MBOXOUT_MBOUT_MASK) >> NDP120_CHIP_CONFIG_MBOXOUT_MBOUT_SHIFT)
#define NDP120_CHIP_CONFIG_MBOXOUT_MBOUT_DEFAULT 0x00000000U
#define NDP120_CHIP_CONFIG_MBOXOUT_MBOUT_RESP_SHIFT 16
#define NDP120_CHIP_CONFIG_MBOXOUT_MBOUT_RESP_MASK 0x00ff0000U
#define NDP120_CHIP_CONFIG_MBOXOUT_MBOUT_RESP(v) \
        ((v) << NDP120_CHIP_CONFIG_MBOXOUT_MBOUT_RESP_SHIFT)
#define NDP120_CHIP_CONFIG_MBOXOUT_MBOUT_RESP_INSERT(x, v) \
        ((x) | ((v) << NDP120_CHIP_CONFIG_MBOXOUT_MBOUT_RESP_SHIFT))
#define NDP120_CHIP_CONFIG_MBOXOUT_MBOUT_RESP_MASK_INSERT(x, v) \
        (((x) & ~NDP120_CHIP_CONFIG_MBOXOUT_MBOUT_RESP_MASK) | ((v) << NDP120_CHIP_CONFIG_MBOXOUT_MBOUT_RESP_SHIFT))
#define NDP120_CHIP_CONFIG_MBOXOUT_MBOUT_RESP_EXTRACT(x) \
        (((x) & NDP120_CHIP_CONFIG_MBOXOUT_MBOUT_RESP_MASK) >> NDP120_CHIP_CONFIG_MBOXOUT_MBOUT_RESP_SHIFT)
#define NDP120_CHIP_CONFIG_MBOXOUT_MBOUT_RESP_TOGGLE_SHIFT 24
#define NDP120_CHIP_CONFIG_MBOXOUT_MBOUT_RESP_TOGGLE_MASK 0x01000000U
#define NDP120_CHIP_CONFIG_MBOXOUT_MBOUT_RESP_TOGGLE(v) \
        ((v) << NDP120_CHIP_CONFIG_MBOXOUT_MBOUT_RESP_TOGGLE_SHIFT)
#define NDP120_CHIP_CONFIG_MBOXOUT_MBOUT_RESP_TOGGLE_INSERT(x, v) \
        ((x) | ((v) << NDP120_CHIP_CONFIG_MBOXOUT_MBOUT_RESP_TOGGLE_SHIFT))
#define NDP120_CHIP_CONFIG_MBOXOUT_MBOUT_RESP_TOGGLE_MASK_INSERT(x, v) \
        (((x) & ~NDP120_CHIP_CONFIG_MBOXOUT_MBOUT_RESP_TOGGLE_MASK) | ((v) << NDP120_CHIP_CONFIG_MBOXOUT_MBOUT_RESP_TOGGLE_SHIFT))
#define NDP120_CHIP_CONFIG_MBOXOUT_MBOUT_RESP_TOGGLE_EXTRACT(x) \
        (((x) & NDP120_CHIP_CONFIG_MBOXOUT_MBOUT_RESP_TOGGLE_MASK) >> NDP120_CHIP_CONFIG_MBOXOUT_MBOUT_RESP_TOGGLE_SHIFT)
#define NDP120_CHIP_CONFIG_MBOXOUT_DEFAULT 0x00000000U 
/* register ndp120.chip_config.matchint */
#define NDP120_CHIP_CONFIG_MATCHINT 0x4000908cU
#define NDP120_CHIP_CONFIG_MATCHINT_STATUS_SHIFT 0
#define NDP120_CHIP_CONFIG_MATCHINT_STATUS_MASK 0x000000ffU
#define NDP120_CHIP_CONFIG_MATCHINT_STATUS(v) \
        ((v) << NDP120_CHIP_CONFIG_MATCHINT_STATUS_SHIFT)
#define NDP120_CHIP_CONFIG_MATCHINT_STATUS_INSERT(x, v) \
        ((x) | ((v) << NDP120_CHIP_CONFIG_MATCHINT_STATUS_SHIFT))
#define NDP120_CHIP_CONFIG_MATCHINT_STATUS_MASK_INSERT(x, v) \
        (((x) & ~NDP120_CHIP_CONFIG_MATCHINT_STATUS_MASK) | ((v) << NDP120_CHIP_CONFIG_MATCHINT_STATUS_SHIFT))
#define NDP120_CHIP_CONFIG_MATCHINT_STATUS_EXTRACT(x) \
        (((x) & NDP120_CHIP_CONFIG_MATCHINT_STATUS_MASK) >> NDP120_CHIP_CONFIG_MATCHINT_STATUS_SHIFT)
#define NDP120_CHIP_CONFIG_MATCHINT_STATUS_DEFAULT 0x00000000U
#define NDP120_CHIP_CONFIG_MATCHINT_DEFAULT 0x00000000U 
/* register ndp120.chip_config.featureint */
#define NDP120_CHIP_CONFIG_FEATUREINT 0x40009090U
#define NDP120_CHIP_CONFIG_FEATUREINT_STATUS_SHIFT 0
#define NDP120_CHIP_CONFIG_FEATUREINT_STATUS_MASK 0x000000ffU
#define NDP120_CHIP_CONFIG_FEATUREINT_STATUS(v) \
        ((v) << NDP120_CHIP_CONFIG_FEATUREINT_STATUS_SHIFT)
#define NDP120_CHIP_CONFIG_FEATUREINT_STATUS_INSERT(x, v) \
        ((x) | ((v) << NDP120_CHIP_CONFIG_FEATUREINT_STATUS_SHIFT))
#define NDP120_CHIP_CONFIG_FEATUREINT_STATUS_MASK_INSERT(x, v) \
        (((x) & ~NDP120_CHIP_CONFIG_FEATUREINT_STATUS_MASK) | ((v) << NDP120_CHIP_CONFIG_FEATUREINT_STATUS_SHIFT))
#define NDP120_CHIP_CONFIG_FEATUREINT_STATUS_EXTRACT(x) \
        (((x) & NDP120_CHIP_CONFIG_FEATUREINT_STATUS_MASK) >> NDP120_CHIP_CONFIG_FEATUREINT_STATUS_SHIFT)
#define NDP120_CHIP_CONFIG_FEATUREINT_STATUS_DEFAULT 0x00000000U
#define NDP120_CHIP_CONFIG_FEATUREINT_DEFAULT 0x00000000U 
/* register ndp120.chip_config.dnnint */
#define NDP120_CHIP_CONFIG_DNNINT 0x40009094U
#define NDP120_CHIP_CONFIG_DNNINT_STATUS_SHIFT 0
#define NDP120_CHIP_CONFIG_DNNINT_STATUS_MASK 0x000000ffU
#define NDP120_CHIP_CONFIG_DNNINT_STATUS(v) \
        ((v) << NDP120_CHIP_CONFIG_DNNINT_STATUS_SHIFT)
#define NDP120_CHIP_CONFIG_DNNINT_STATUS_INSERT(x, v) \
        ((x) | ((v) << NDP120_CHIP_CONFIG_DNNINT_STATUS_SHIFT))
#define NDP120_CHIP_CONFIG_DNNINT_STATUS_MASK_INSERT(x, v) \
        (((x) & ~NDP120_CHIP_CONFIG_DNNINT_STATUS_MASK) | ((v) << NDP120_CHIP_CONFIG_DNNINT_STATUS_SHIFT))
#define NDP120_CHIP_CONFIG_DNNINT_STATUS_EXTRACT(x) \
        (((x) & NDP120_CHIP_CONFIG_DNNINT_STATUS_MASK) >> NDP120_CHIP_CONFIG_DNNINT_STATUS_SHIFT)
#define NDP120_CHIP_CONFIG_DNNINT_STATUS_DEFAULT 0x00000000U
#define NDP120_CHIP_CONFIG_DNNINT_DEFAULT 0x00000000U 
/* register ndp120.chip_config.watermarkint */
#define NDP120_CHIP_CONFIG_WATERMARKINT 0x40009098U
#define NDP120_CHIP_CONFIG_WATERMARKINT_STATUS_SHIFT 0
#define NDP120_CHIP_CONFIG_WATERMARKINT_STATUS_MASK 0xffffffffU
#define NDP120_CHIP_CONFIG_WATERMARKINT_STATUS(v) \
        ((v) << NDP120_CHIP_CONFIG_WATERMARKINT_STATUS_SHIFT)
#define NDP120_CHIP_CONFIG_WATERMARKINT_STATUS_INSERT(x, v) \
        ((x) | ((v) << NDP120_CHIP_CONFIG_WATERMARKINT_STATUS_SHIFT))
#define NDP120_CHIP_CONFIG_WATERMARKINT_STATUS_MASK_INSERT(x, v) \
        (((x) & ~NDP120_CHIP_CONFIG_WATERMARKINT_STATUS_MASK) | ((v) << NDP120_CHIP_CONFIG_WATERMARKINT_STATUS_SHIFT))
#define NDP120_CHIP_CONFIG_WATERMARKINT_STATUS_EXTRACT(x) \
        (((x) & NDP120_CHIP_CONFIG_WATERMARKINT_STATUS_MASK) >> NDP120_CHIP_CONFIG_WATERMARKINT_STATUS_SHIFT)
#define NDP120_CHIP_CONFIG_WATERMARKINT_STATUS_DEFAULT 0x00000000U
#define NDP120_CHIP_CONFIG_WATERMARKINT_DEFAULT 0x00000000U 
/* register ndp120.chip_config.mcu_int_to_dsp */
#define NDP120_CHIP_CONFIG_MCU_INT_TO_DSP 0x4000909cU
#define NDP120_CHIP_CONFIG_MCU_INT_TO_DSP_MCU_INT_DATA_SHIFT 0
#define NDP120_CHIP_CONFIG_MCU_INT_TO_DSP_MCU_INT_DATA_MASK 0xffffffffU
#define NDP120_CHIP_CONFIG_MCU_INT_TO_DSP_MCU_INT_DATA(v) \
        ((v) << NDP120_CHIP_CONFIG_MCU_INT_TO_DSP_MCU_INT_DATA_SHIFT)
#define NDP120_CHIP_CONFIG_MCU_INT_TO_DSP_MCU_INT_DATA_INSERT(x, v) \
        ((x) | ((v) << NDP120_CHIP_CONFIG_MCU_INT_TO_DSP_MCU_INT_DATA_SHIFT))
#define NDP120_CHIP_CONFIG_MCU_INT_TO_DSP_MCU_INT_DATA_MASK_INSERT(x, v) \
        (((x) & ~NDP120_CHIP_CONFIG_MCU_INT_TO_DSP_MCU_INT_DATA_MASK) | ((v) << NDP120_CHIP_CONFIG_MCU_INT_TO_DSP_MCU_INT_DATA_SHIFT))
#define NDP120_CHIP_CONFIG_MCU_INT_TO_DSP_MCU_INT_DATA_EXTRACT(x) \
        (((x) & NDP120_CHIP_CONFIG_MCU_INT_TO_DSP_MCU_INT_DATA_MASK) >> NDP120_CHIP_CONFIG_MCU_INT_TO_DSP_MCU_INT_DATA_SHIFT)
#define NDP120_CHIP_CONFIG_MCU_INT_TO_DSP_MCU_INT_DATA_DEFAULT 0x00000000U
#define NDP120_CHIP_CONFIG_MCU_INT_TO_DSP_DEFAULT 0x00000000U 
/* register ndp120.chip_config.dsp_int_to_mcu */
#define NDP120_CHIP_CONFIG_DSP_INT_TO_MCU 0x400090a0U
#define NDP120_CHIP_CONFIG_DSP_INT_TO_MCU_DSP_INT_DATA_SHIFT 0
#define NDP120_CHIP_CONFIG_DSP_INT_TO_MCU_DSP_INT_DATA_MASK 0xffffffffU
#define NDP120_CHIP_CONFIG_DSP_INT_TO_MCU_DSP_INT_DATA(v) \
        ((v) << NDP120_CHIP_CONFIG_DSP_INT_TO_MCU_DSP_INT_DATA_SHIFT)
#define NDP120_CHIP_CONFIG_DSP_INT_TO_MCU_DSP_INT_DATA_INSERT(x, v) \
        ((x) | ((v) << NDP120_CHIP_CONFIG_DSP_INT_TO_MCU_DSP_INT_DATA_SHIFT))
#define NDP120_CHIP_CONFIG_DSP_INT_TO_MCU_DSP_INT_DATA_MASK_INSERT(x, v) \
        (((x) & ~NDP120_CHIP_CONFIG_DSP_INT_TO_MCU_DSP_INT_DATA_MASK) | ((v) << NDP120_CHIP_CONFIG_DSP_INT_TO_MCU_DSP_INT_DATA_SHIFT))
#define NDP120_CHIP_CONFIG_DSP_INT_TO_MCU_DSP_INT_DATA_EXTRACT(x) \
        (((x) & NDP120_CHIP_CONFIG_DSP_INT_TO_MCU_DSP_INT_DATA_MASK) >> NDP120_CHIP_CONFIG_DSP_INT_TO_MCU_DSP_INT_DATA_SHIFT)
#define NDP120_CHIP_CONFIG_DSP_INT_TO_MCU_DSP_INT_DATA_DEFAULT 0x00000000U
#define NDP120_CHIP_CONFIG_DSP_INT_TO_MCU_DEFAULT 0x00000000U 
/* register ndp120.chip_config.mem */
#define NDP120_CHIP_CONFIG_MEM 0x400090a4U
#define NDP120_CHIP_CONFIG_MEM_MARGIN_READ_SHIFT 0
#define NDP120_CHIP_CONFIG_MEM_MARGIN_READ_MASK 0x00000007U
#define NDP120_CHIP_CONFIG_MEM_MARGIN_READ(v) \
        ((v) << NDP120_CHIP_CONFIG_MEM_MARGIN_READ_SHIFT)
#define NDP120_CHIP_CONFIG_MEM_MARGIN_READ_INSERT(x, v) \
        ((x) | ((v) << NDP120_CHIP_CONFIG_MEM_MARGIN_READ_SHIFT))
#define NDP120_CHIP_CONFIG_MEM_MARGIN_READ_MASK_INSERT(x, v) \
        (((x) & ~NDP120_CHIP_CONFIG_MEM_MARGIN_READ_MASK) | ((v) << NDP120_CHIP_CONFIG_MEM_MARGIN_READ_SHIFT))
#define NDP120_CHIP_CONFIG_MEM_MARGIN_READ_EXTRACT(x) \
        (((x) & NDP120_CHIP_CONFIG_MEM_MARGIN_READ_MASK) >> NDP120_CHIP_CONFIG_MEM_MARGIN_READ_SHIFT)
#define NDP120_CHIP_CONFIG_MEM_MARGIN_READ_DEFAULT 0x00000007U
#define NDP120_CHIP_CONFIG_MEM_MARGIN_WRITE_SHIFT 3
#define NDP120_CHIP_CONFIG_MEM_MARGIN_WRITE_MASK 0x00000018U
#define NDP120_CHIP_CONFIG_MEM_MARGIN_WRITE(v) \
        ((v) << NDP120_CHIP_CONFIG_MEM_MARGIN_WRITE_SHIFT)
#define NDP120_CHIP_CONFIG_MEM_MARGIN_WRITE_INSERT(x, v) \
        ((x) | ((v) << NDP120_CHIP_CONFIG_MEM_MARGIN_WRITE_SHIFT))
#define NDP120_CHIP_CONFIG_MEM_MARGIN_WRITE_MASK_INSERT(x, v) \
        (((x) & ~NDP120_CHIP_CONFIG_MEM_MARGIN_WRITE_MASK) | ((v) << NDP120_CHIP_CONFIG_MEM_MARGIN_WRITE_SHIFT))
#define NDP120_CHIP_CONFIG_MEM_MARGIN_WRITE_EXTRACT(x) \
        (((x) & NDP120_CHIP_CONFIG_MEM_MARGIN_WRITE_MASK) >> NDP120_CHIP_CONFIG_MEM_MARGIN_WRITE_SHIFT)
#define NDP120_CHIP_CONFIG_MEM_MARGIN_WRITE_DEFAULT 0x00000000U
#define NDP120_CHIP_CONFIG_MEM_READ_ASSIST_SHIFT 5
#define NDP120_CHIP_CONFIG_MEM_READ_ASSIST_MASK 0x000000e0U
#define NDP120_CHIP_CONFIG_MEM_READ_ASSIST(v) \
        ((v) << NDP120_CHIP_CONFIG_MEM_READ_ASSIST_SHIFT)
#define NDP120_CHIP_CONFIG_MEM_READ_ASSIST_INSERT(x, v) \
        ((x) | ((v) << NDP120_CHIP_CONFIG_MEM_READ_ASSIST_SHIFT))
#define NDP120_CHIP_CONFIG_MEM_READ_ASSIST_MASK_INSERT(x, v) \
        (((x) & ~NDP120_CHIP_CONFIG_MEM_READ_ASSIST_MASK) | ((v) << NDP120_CHIP_CONFIG_MEM_READ_ASSIST_SHIFT))
#define NDP120_CHIP_CONFIG_MEM_READ_ASSIST_EXTRACT(x) \
        (((x) & NDP120_CHIP_CONFIG_MEM_READ_ASSIST_MASK) >> NDP120_CHIP_CONFIG_MEM_READ_ASSIST_SHIFT)
#define NDP120_CHIP_CONFIG_MEM_READ_ASSIST_DEFAULT 0x00000000U
#define NDP120_CHIP_CONFIG_MEM_WRITE_ASSIST_SHIFT 8
#define NDP120_CHIP_CONFIG_MEM_WRITE_ASSIST_MASK 0x00000700U
#define NDP120_CHIP_CONFIG_MEM_WRITE_ASSIST(v) \
        ((v) << NDP120_CHIP_CONFIG_MEM_WRITE_ASSIST_SHIFT)
#define NDP120_CHIP_CONFIG_MEM_WRITE_ASSIST_INSERT(x, v) \
        ((x) | ((v) << NDP120_CHIP_CONFIG_MEM_WRITE_ASSIST_SHIFT))
#define NDP120_CHIP_CONFIG_MEM_WRITE_ASSIST_MASK_INSERT(x, v) \
        (((x) & ~NDP120_CHIP_CONFIG_MEM_WRITE_ASSIST_MASK) | ((v) << NDP120_CHIP_CONFIG_MEM_WRITE_ASSIST_SHIFT))
#define NDP120_CHIP_CONFIG_MEM_WRITE_ASSIST_EXTRACT(x) \
        (((x) & NDP120_CHIP_CONFIG_MEM_WRITE_ASSIST_MASK) >> NDP120_CHIP_CONFIG_MEM_WRITE_ASSIST_SHIFT)
#define NDP120_CHIP_CONFIG_MEM_WRITE_ASSIST_DEFAULT 0x00000007U
#define NDP120_CHIP_CONFIG_MEM_PG_BOOTRAM_SHIFT 11
#define NDP120_CHIP_CONFIG_MEM_PG_BOOTRAM_MASK 0x00003800U
#define NDP120_CHIP_CONFIG_MEM_PG_BOOTRAM(v) \
        ((v) << NDP120_CHIP_CONFIG_MEM_PG_BOOTRAM_SHIFT)
#define NDP120_CHIP_CONFIG_MEM_PG_BOOTRAM_INSERT(x, v) \
        ((x) | ((v) << NDP120_CHIP_CONFIG_MEM_PG_BOOTRAM_SHIFT))
#define NDP120_CHIP_CONFIG_MEM_PG_BOOTRAM_MASK_INSERT(x, v) \
        (((x) & ~NDP120_CHIP_CONFIG_MEM_PG_BOOTRAM_MASK) | ((v) << NDP120_CHIP_CONFIG_MEM_PG_BOOTRAM_SHIFT))
#define NDP120_CHIP_CONFIG_MEM_PG_BOOTRAM_EXTRACT(x) \
        (((x) & NDP120_CHIP_CONFIG_MEM_PG_BOOTRAM_MASK) >> NDP120_CHIP_CONFIG_MEM_PG_BOOTRAM_SHIFT)
#define NDP120_CHIP_CONFIG_MEM_PG_BOOTRAM_DEFAULT 0x00000006U
#define NDP120_CHIP_CONFIG_MEM_PG_RAM_SHIFT 14
#define NDP120_CHIP_CONFIG_MEM_PG_RAM_MASK 0x0001c000U
#define NDP120_CHIP_CONFIG_MEM_PG_RAM(v) \
        ((v) << NDP120_CHIP_CONFIG_MEM_PG_RAM_SHIFT)
#define NDP120_CHIP_CONFIG_MEM_PG_RAM_INSERT(x, v) \
        ((x) | ((v) << NDP120_CHIP_CONFIG_MEM_PG_RAM_SHIFT))
#define NDP120_CHIP_CONFIG_MEM_PG_RAM_MASK_INSERT(x, v) \
        (((x) & ~NDP120_CHIP_CONFIG_MEM_PG_RAM_MASK) | ((v) << NDP120_CHIP_CONFIG_MEM_PG_RAM_SHIFT))
#define NDP120_CHIP_CONFIG_MEM_PG_RAM_EXTRACT(x) \
        (((x) & NDP120_CHIP_CONFIG_MEM_PG_RAM_MASK) >> NDP120_CHIP_CONFIG_MEM_PG_RAM_SHIFT)
#define NDP120_CHIP_CONFIG_MEM_PG_RAM_DEFAULT 0x00000006U
#define NDP120_CHIP_CONFIG_MEM_PG_ROM_SHIFT 17
#define NDP120_CHIP_CONFIG_MEM_PG_ROM_MASK 0x00020000U
#define NDP120_CHIP_CONFIG_MEM_PG_ROM(v) \
        ((v) << NDP120_CHIP_CONFIG_MEM_PG_ROM_SHIFT)
#define NDP120_CHIP_CONFIG_MEM_PG_ROM_INSERT(x, v) \
        ((x) | ((v) << NDP120_CHIP_CONFIG_MEM_PG_ROM_SHIFT))
#define NDP120_CHIP_CONFIG_MEM_PG_ROM_MASK_INSERT(x, v) \
        (((x) & ~NDP120_CHIP_CONFIG_MEM_PG_ROM_MASK) | ((v) << NDP120_CHIP_CONFIG_MEM_PG_ROM_SHIFT))
#define NDP120_CHIP_CONFIG_MEM_PG_ROM_EXTRACT(x) \
        (((x) & NDP120_CHIP_CONFIG_MEM_PG_ROM_MASK) >> NDP120_CHIP_CONFIG_MEM_PG_ROM_SHIFT)
#define NDP120_CHIP_CONFIG_MEM_PG_ROM_DEFAULT 0x00000000U
#define NDP120_CHIP_CONFIG_MEM_DEFAULT 0x0001b707U 
/* register ndp120.chip_config.addrprotlo_0 */
#define NDP120_CHIP_CONFIG_ADDRPROTLO_0 0x400090a8U
/* register ndp120.chip_config.addrprothi_0 */
#define NDP120_CHIP_CONFIG_ADDRPROTHI_0 0x400090acU
/* register ndp120.chip_config.addrprotlo_1 */
#define NDP120_CHIP_CONFIG_ADDRPROTLO_1 0x400090b0U
/* register ndp120.chip_config.addrprothi_1 */
#define NDP120_CHIP_CONFIG_ADDRPROTHI_1 0x400090b4U
/* register ndp120.chip_config.otpctl */
#define NDP120_CHIP_CONFIG_OTPCTL 0x400090b8U
#define NDP120_CHIP_CONFIG_OTPCTL_READ_SHIFT 0
#define NDP120_CHIP_CONFIG_OTPCTL_READ_MASK 0x00000001U
#define NDP120_CHIP_CONFIG_OTPCTL_READ(v) \
        ((v) << NDP120_CHIP_CONFIG_OTPCTL_READ_SHIFT)
#define NDP120_CHIP_CONFIG_OTPCTL_READ_INSERT(x, v) \
        ((x) | ((v) << NDP120_CHIP_CONFIG_OTPCTL_READ_SHIFT))
#define NDP120_CHIP_CONFIG_OTPCTL_READ_MASK_INSERT(x, v) \
        (((x) & ~NDP120_CHIP_CONFIG_OTPCTL_READ_MASK) | ((v) << NDP120_CHIP_CONFIG_OTPCTL_READ_SHIFT))
#define NDP120_CHIP_CONFIG_OTPCTL_READ_EXTRACT(x) \
        (((x) & NDP120_CHIP_CONFIG_OTPCTL_READ_MASK) >> NDP120_CHIP_CONFIG_OTPCTL_READ_SHIFT)
#define NDP120_CHIP_CONFIG_OTPCTL_READ_DEFAULT 0x00000000U
#define NDP120_CHIP_CONFIG_OTPCTL_READNEXT_SHIFT 1
#define NDP120_CHIP_CONFIG_OTPCTL_READNEXT_MASK 0x00000002U
#define NDP120_CHIP_CONFIG_OTPCTL_READNEXT(v) \
        ((v) << NDP120_CHIP_CONFIG_OTPCTL_READNEXT_SHIFT)
#define NDP120_CHIP_CONFIG_OTPCTL_READNEXT_INSERT(x, v) \
        ((x) | ((v) << NDP120_CHIP_CONFIG_OTPCTL_READNEXT_SHIFT))
#define NDP120_CHIP_CONFIG_OTPCTL_READNEXT_MASK_INSERT(x, v) \
        (((x) & ~NDP120_CHIP_CONFIG_OTPCTL_READNEXT_MASK) | ((v) << NDP120_CHIP_CONFIG_OTPCTL_READNEXT_SHIFT))
#define NDP120_CHIP_CONFIG_OTPCTL_READNEXT_EXTRACT(x) \
        (((x) & NDP120_CHIP_CONFIG_OTPCTL_READNEXT_MASK) >> NDP120_CHIP_CONFIG_OTPCTL_READNEXT_SHIFT)
#define NDP120_CHIP_CONFIG_OTPCTL_READNEXT_DEFAULT 0x00000000U
#define NDP120_CHIP_CONFIG_OTPCTL_PROG_SHIFT 2
#define NDP120_CHIP_CONFIG_OTPCTL_PROG_MASK 0x00000004U
#define NDP120_CHIP_CONFIG_OTPCTL_PROG(v) \
        ((v) << NDP120_CHIP_CONFIG_OTPCTL_PROG_SHIFT)
#define NDP120_CHIP_CONFIG_OTPCTL_PROG_INSERT(x, v) \
        ((x) | ((v) << NDP120_CHIP_CONFIG_OTPCTL_PROG_SHIFT))
#define NDP120_CHIP_CONFIG_OTPCTL_PROG_MASK_INSERT(x, v) \
        (((x) & ~NDP120_CHIP_CONFIG_OTPCTL_PROG_MASK) | ((v) << NDP120_CHIP_CONFIG_OTPCTL_PROG_SHIFT))
#define NDP120_CHIP_CONFIG_OTPCTL_PROG_EXTRACT(x) \
        (((x) & NDP120_CHIP_CONFIG_OTPCTL_PROG_MASK) >> NDP120_CHIP_CONFIG_OTPCTL_PROG_SHIFT)
#define NDP120_CHIP_CONFIG_OTPCTL_PROG_DEFAULT 0x00000000U
#define NDP120_CHIP_CONFIG_OTPCTL_PWDN_SHIFT 3
#define NDP120_CHIP_CONFIG_OTPCTL_PWDN_MASK 0x00000008U
#define NDP120_CHIP_CONFIG_OTPCTL_PWDN(v) \
        ((v) << NDP120_CHIP_CONFIG_OTPCTL_PWDN_SHIFT)
#define NDP120_CHIP_CONFIG_OTPCTL_PWDN_INSERT(x, v) \
        ((x) | ((v) << NDP120_CHIP_CONFIG_OTPCTL_PWDN_SHIFT))
#define NDP120_CHIP_CONFIG_OTPCTL_PWDN_MASK_INSERT(x, v) \
        (((x) & ~NDP120_CHIP_CONFIG_OTPCTL_PWDN_MASK) | ((v) << NDP120_CHIP_CONFIG_OTPCTL_PWDN_SHIFT))
#define NDP120_CHIP_CONFIG_OTPCTL_PWDN_EXTRACT(x) \
        (((x) & NDP120_CHIP_CONFIG_OTPCTL_PWDN_MASK) >> NDP120_CHIP_CONFIG_OTPCTL_PWDN_SHIFT)
#define NDP120_CHIP_CONFIG_OTPCTL_PWDN_DEFAULT 0x00000000U
#define NDP120_CHIP_CONFIG_OTPCTL_WORDADDR_SHIFT 4
#define NDP120_CHIP_CONFIG_OTPCTL_WORDADDR_MASK 0x000000f0U
#define NDP120_CHIP_CONFIG_OTPCTL_WORDADDR(v) \
        ((v) << NDP120_CHIP_CONFIG_OTPCTL_WORDADDR_SHIFT)
#define NDP120_CHIP_CONFIG_OTPCTL_WORDADDR_INSERT(x, v) \
        ((x) | ((v) << NDP120_CHIP_CONFIG_OTPCTL_WORDADDR_SHIFT))
#define NDP120_CHIP_CONFIG_OTPCTL_WORDADDR_MASK_INSERT(x, v) \
        (((x) & ~NDP120_CHIP_CONFIG_OTPCTL_WORDADDR_MASK) | ((v) << NDP120_CHIP_CONFIG_OTPCTL_WORDADDR_SHIFT))
#define NDP120_CHIP_CONFIG_OTPCTL_WORDADDR_EXTRACT(x) \
        (((x) & NDP120_CHIP_CONFIG_OTPCTL_WORDADDR_MASK) >> NDP120_CHIP_CONFIG_OTPCTL_WORDADDR_SHIFT)
#define NDP120_CHIP_CONFIG_OTPCTL_WORDADDR_DEFAULT 0x00000000U
#define NDP120_CHIP_CONFIG_OTPCTL_BITADDR_SHIFT 8
#define NDP120_CHIP_CONFIG_OTPCTL_BITADDR_MASK 0x00001f00U
#define NDP120_CHIP_CONFIG_OTPCTL_BITADDR(v) \
        ((v) << NDP120_CHIP_CONFIG_OTPCTL_BITADDR_SHIFT)
#define NDP120_CHIP_CONFIG_OTPCTL_BITADDR_INSERT(x, v) \
        ((x) | ((v) << NDP120_CHIP_CONFIG_OTPCTL_BITADDR_SHIFT))
#define NDP120_CHIP_CONFIG_OTPCTL_BITADDR_MASK_INSERT(x, v) \
        (((x) & ~NDP120_CHIP_CONFIG_OTPCTL_BITADDR_MASK) | ((v) << NDP120_CHIP_CONFIG_OTPCTL_BITADDR_SHIFT))
#define NDP120_CHIP_CONFIG_OTPCTL_BITADDR_EXTRACT(x) \
        (((x) & NDP120_CHIP_CONFIG_OTPCTL_BITADDR_MASK) >> NDP120_CHIP_CONFIG_OTPCTL_BITADDR_SHIFT)
#define NDP120_CHIP_CONFIG_OTPCTL_BITADDR_DEFAULT 0x00000000U
#define NDP120_CHIP_CONFIG_OTPCTL_DONE_SHIFT 13
#define NDP120_CHIP_CONFIG_OTPCTL_DONE_MASK 0x00002000U
#define NDP120_CHIP_CONFIG_OTPCTL_DONE(v) \
        ((v) << NDP120_CHIP_CONFIG_OTPCTL_DONE_SHIFT)
#define NDP120_CHIP_CONFIG_OTPCTL_DONE_INSERT(x, v) \
        ((x) | ((v) << NDP120_CHIP_CONFIG_OTPCTL_DONE_SHIFT))
#define NDP120_CHIP_CONFIG_OTPCTL_DONE_MASK_INSERT(x, v) \
        (((x) & ~NDP120_CHIP_CONFIG_OTPCTL_DONE_MASK) | ((v) << NDP120_CHIP_CONFIG_OTPCTL_DONE_SHIFT))
#define NDP120_CHIP_CONFIG_OTPCTL_DONE_EXTRACT(x) \
        (((x) & NDP120_CHIP_CONFIG_OTPCTL_DONE_MASK) >> NDP120_CHIP_CONFIG_OTPCTL_DONE_SHIFT)
#define NDP120_CHIP_CONFIG_OTPCTL_CLEARDONE_SHIFT 14
#define NDP120_CHIP_CONFIG_OTPCTL_CLEARDONE_MASK 0x00004000U
#define NDP120_CHIP_CONFIG_OTPCTL_CLEARDONE(v) \
        ((v) << NDP120_CHIP_CONFIG_OTPCTL_CLEARDONE_SHIFT)
#define NDP120_CHIP_CONFIG_OTPCTL_CLEARDONE_INSERT(x, v) \
        ((x) | ((v) << NDP120_CHIP_CONFIG_OTPCTL_CLEARDONE_SHIFT))
#define NDP120_CHIP_CONFIG_OTPCTL_CLEARDONE_MASK_INSERT(x, v) \
        (((x) & ~NDP120_CHIP_CONFIG_OTPCTL_CLEARDONE_MASK) | ((v) << NDP120_CHIP_CONFIG_OTPCTL_CLEARDONE_SHIFT))
#define NDP120_CHIP_CONFIG_OTPCTL_CLEARDONE_EXTRACT(x) \
        (((x) & NDP120_CHIP_CONFIG_OTPCTL_CLEARDONE_MASK) >> NDP120_CHIP_CONFIG_OTPCTL_CLEARDONE_SHIFT)
#define NDP120_CHIP_CONFIG_OTPCTL_CLEARDONE_DEFAULT 0x00000000U
#define NDP120_CHIP_CONFIG_OTPCTL_LOCK_DEVICE_SHIFT 15
#define NDP120_CHIP_CONFIG_OTPCTL_LOCK_DEVICE_MASK 0x00008000U
#define NDP120_CHIP_CONFIG_OTPCTL_LOCK_DEVICE(v) \
        ((v) << NDP120_CHIP_CONFIG_OTPCTL_LOCK_DEVICE_SHIFT)
#define NDP120_CHIP_CONFIG_OTPCTL_LOCK_DEVICE_INSERT(x, v) \
        ((x) | ((v) << NDP120_CHIP_CONFIG_OTPCTL_LOCK_DEVICE_SHIFT))
#define NDP120_CHIP_CONFIG_OTPCTL_LOCK_DEVICE_MASK_INSERT(x, v) \
        (((x) & ~NDP120_CHIP_CONFIG_OTPCTL_LOCK_DEVICE_MASK) | ((v) << NDP120_CHIP_CONFIG_OTPCTL_LOCK_DEVICE_SHIFT))
#define NDP120_CHIP_CONFIG_OTPCTL_LOCK_DEVICE_EXTRACT(x) \
        (((x) & NDP120_CHIP_CONFIG_OTPCTL_LOCK_DEVICE_MASK) >> NDP120_CHIP_CONFIG_OTPCTL_LOCK_DEVICE_SHIFT)
#define NDP120_CHIP_CONFIG_OTPCTL_LOCK_DISABLE_SHIFT 16
#define NDP120_CHIP_CONFIG_OTPCTL_LOCK_DISABLE_MASK 0x00010000U
#define NDP120_CHIP_CONFIG_OTPCTL_LOCK_DISABLE(v) \
        ((v) << NDP120_CHIP_CONFIG_OTPCTL_LOCK_DISABLE_SHIFT)
#define NDP120_CHIP_CONFIG_OTPCTL_LOCK_DISABLE_INSERT(x, v) \
        ((x) | ((v) << NDP120_CHIP_CONFIG_OTPCTL_LOCK_DISABLE_SHIFT))
#define NDP120_CHIP_CONFIG_OTPCTL_LOCK_DISABLE_MASK_INSERT(x, v) \
        (((x) & ~NDP120_CHIP_CONFIG_OTPCTL_LOCK_DISABLE_MASK) | ((v) << NDP120_CHIP_CONFIG_OTPCTL_LOCK_DISABLE_SHIFT))
#define NDP120_CHIP_CONFIG_OTPCTL_LOCK_DISABLE_EXTRACT(x) \
        (((x) & NDP120_CHIP_CONFIG_OTPCTL_LOCK_DISABLE_MASK) >> NDP120_CHIP_CONFIG_OTPCTL_LOCK_DISABLE_SHIFT)
#define NDP120_CHIP_CONFIG_OTPCTL_LOCK_DISABLE_DEFAULT 0x00000000U
#define NDP120_CHIP_CONFIG_OTPCTL_LOCK_ENABLE_SHIFT 17
#define NDP120_CHIP_CONFIG_OTPCTL_LOCK_ENABLE_MASK 0x00020000U
#define NDP120_CHIP_CONFIG_OTPCTL_LOCK_ENABLE(v) \
        ((v) << NDP120_CHIP_CONFIG_OTPCTL_LOCK_ENABLE_SHIFT)
#define NDP120_CHIP_CONFIG_OTPCTL_LOCK_ENABLE_INSERT(x, v) \
        ((x) | ((v) << NDP120_CHIP_CONFIG_OTPCTL_LOCK_ENABLE_SHIFT))
#define NDP120_CHIP_CONFIG_OTPCTL_LOCK_ENABLE_MASK_INSERT(x, v) \
        (((x) & ~NDP120_CHIP_CONFIG_OTPCTL_LOCK_ENABLE_MASK) | ((v) << NDP120_CHIP_CONFIG_OTPCTL_LOCK_ENABLE_SHIFT))
#define NDP120_CHIP_CONFIG_OTPCTL_LOCK_ENABLE_EXTRACT(x) \
        (((x) & NDP120_CHIP_CONFIG_OTPCTL_LOCK_ENABLE_MASK) >> NDP120_CHIP_CONFIG_OTPCTL_LOCK_ENABLE_SHIFT)
#define NDP120_CHIP_CONFIG_OTPCTL_LOCK_ENABLE_DEFAULT 0x00000000U
#define NDP120_CHIP_CONFIG_OTPCTL_STATUS_SHIFT 18
#define NDP120_CHIP_CONFIG_OTPCTL_STATUS_MASK 0x03fc0000U
#define NDP120_CHIP_CONFIG_OTPCTL_STATUS(v) \
        ((v) << NDP120_CHIP_CONFIG_OTPCTL_STATUS_SHIFT)
#define NDP120_CHIP_CONFIG_OTPCTL_STATUS_INSERT(x, v) \
        ((x) | ((v) << NDP120_CHIP_CONFIG_OTPCTL_STATUS_SHIFT))
#define NDP120_CHIP_CONFIG_OTPCTL_STATUS_MASK_INSERT(x, v) \
        (((x) & ~NDP120_CHIP_CONFIG_OTPCTL_STATUS_MASK) | ((v) << NDP120_CHIP_CONFIG_OTPCTL_STATUS_SHIFT))
#define NDP120_CHIP_CONFIG_OTPCTL_STATUS_EXTRACT(x) \
        (((x) & NDP120_CHIP_CONFIG_OTPCTL_STATUS_MASK) >> NDP120_CHIP_CONFIG_OTPCTL_STATUS_SHIFT)
#define NDP120_CHIP_CONFIG_OTPCTL_DEFAULT 0x00000000U 
/* register ndp120.chip_config.otpcfg */
#define NDP120_CHIP_CONFIG_OTPCFG 0x400090bcU
#define NDP120_CHIP_CONFIG_OTPCFG_WAKEUP_SHIFT 0
#define NDP120_CHIP_CONFIG_OTPCFG_WAKEUP_MASK 0x000000ffU
#define NDP120_CHIP_CONFIG_OTPCFG_WAKEUP(v) \
        ((v) << NDP120_CHIP_CONFIG_OTPCFG_WAKEUP_SHIFT)
#define NDP120_CHIP_CONFIG_OTPCFG_WAKEUP_INSERT(x, v) \
        ((x) | ((v) << NDP120_CHIP_CONFIG_OTPCFG_WAKEUP_SHIFT))
#define NDP120_CHIP_CONFIG_OTPCFG_WAKEUP_MASK_INSERT(x, v) \
        (((x) & ~NDP120_CHIP_CONFIG_OTPCFG_WAKEUP_MASK) | ((v) << NDP120_CHIP_CONFIG_OTPCFG_WAKEUP_SHIFT))
#define NDP120_CHIP_CONFIG_OTPCFG_WAKEUP_EXTRACT(x) \
        (((x) & NDP120_CHIP_CONFIG_OTPCFG_WAKEUP_MASK) >> NDP120_CHIP_CONFIG_OTPCFG_WAKEUP_SHIFT)
#define NDP120_CHIP_CONFIG_OTPCFG_WAKEUP_DEFAULT 0x0000000bU
#define NDP120_CHIP_CONFIG_OTPCFG_STROBE_SHIFT 8
#define NDP120_CHIP_CONFIG_OTPCFG_STROBE_MASK 0x0000ff00U
#define NDP120_CHIP_CONFIG_OTPCFG_STROBE(v) \
        ((v) << NDP120_CHIP_CONFIG_OTPCFG_STROBE_SHIFT)
#define NDP120_CHIP_CONFIG_OTPCFG_STROBE_INSERT(x, v) \
        ((x) | ((v) << NDP120_CHIP_CONFIG_OTPCFG_STROBE_SHIFT))
#define NDP120_CHIP_CONFIG_OTPCFG_STROBE_MASK_INSERT(x, v) \
        (((x) & ~NDP120_CHIP_CONFIG_OTPCFG_STROBE_MASK) | ((v) << NDP120_CHIP_CONFIG_OTPCFG_STROBE_SHIFT))
#define NDP120_CHIP_CONFIG_OTPCFG_STROBE_EXTRACT(x) \
        (((x) & NDP120_CHIP_CONFIG_OTPCFG_STROBE_MASK) >> NDP120_CHIP_CONFIG_OTPCFG_STROBE_SHIFT)
#define NDP120_CHIP_CONFIG_OTPCFG_STROBE_DEFAULT 0x00000050U
#define NDP120_CHIP_CONFIG_OTPCFG_DEFAULT 0x0000500bU 
/* register ndp120.chip_config.otpdout */
#define NDP120_CHIP_CONFIG_OTPDOUT 0x400090c0U
/* register ndp120.chip_config.otpprotkey */
#define NDP120_CHIP_CONFIG_OTPPROTKEY 0x400090c4U
/* register ndp120.chip_config.fllctl0 */
#define NDP120_CHIP_CONFIG_FLLCTL0 0x400090c8U
#define NDP120_CHIP_CONFIG_FLLCTL0_ENABLE_OSC_SHIFT 0
#define NDP120_CHIP_CONFIG_FLLCTL0_ENABLE_OSC_MASK 0x00000001U
#define NDP120_CHIP_CONFIG_FLLCTL0_ENABLE_OSC(v) \
        ((v) << NDP120_CHIP_CONFIG_FLLCTL0_ENABLE_OSC_SHIFT)
#define NDP120_CHIP_CONFIG_FLLCTL0_ENABLE_OSC_INSERT(x, v) \
        ((x) | ((v) << NDP120_CHIP_CONFIG_FLLCTL0_ENABLE_OSC_SHIFT))
#define NDP120_CHIP_CONFIG_FLLCTL0_ENABLE_OSC_MASK_INSERT(x, v) \
        (((x) & ~NDP120_CHIP_CONFIG_FLLCTL0_ENABLE_OSC_MASK) | ((v) << NDP120_CHIP_CONFIG_FLLCTL0_ENABLE_OSC_SHIFT))
#define NDP120_CHIP_CONFIG_FLLCTL0_ENABLE_OSC_EXTRACT(x) \
        (((x) & NDP120_CHIP_CONFIG_FLLCTL0_ENABLE_OSC_MASK) >> NDP120_CHIP_CONFIG_FLLCTL0_ENABLE_OSC_SHIFT)
#define NDP120_CHIP_CONFIG_FLLCTL0_ENABLE_OSC_DEFAULT 0x00000001U
#define NDP120_CHIP_CONFIG_FLLCTL0_ENABLE_SHIFT 1
#define NDP120_CHIP_CONFIG_FLLCTL0_ENABLE_MASK 0x00000002U
#define NDP120_CHIP_CONFIG_FLLCTL0_ENABLE(v) \
        ((v) << NDP120_CHIP_CONFIG_FLLCTL0_ENABLE_SHIFT)
#define NDP120_CHIP_CONFIG_FLLCTL0_ENABLE_INSERT(x, v) \
        ((x) | ((v) << NDP120_CHIP_CONFIG_FLLCTL0_ENABLE_SHIFT))
#define NDP120_CHIP_CONFIG_FLLCTL0_ENABLE_MASK_INSERT(x, v) \
        (((x) & ~NDP120_CHIP_CONFIG_FLLCTL0_ENABLE_MASK) | ((v) << NDP120_CHIP_CONFIG_FLLCTL0_ENABLE_SHIFT))
#define NDP120_CHIP_CONFIG_FLLCTL0_ENABLE_EXTRACT(x) \
        (((x) & NDP120_CHIP_CONFIG_FLLCTL0_ENABLE_MASK) >> NDP120_CHIP_CONFIG_FLLCTL0_ENABLE_SHIFT)
#define NDP120_CHIP_CONFIG_FLLCTL0_ENABLE_DEFAULT 0x00000000U
#define NDP120_CHIP_CONFIG_FLLCTL0_ENABLETRACKING_SHIFT 2
#define NDP120_CHIP_CONFIG_FLLCTL0_ENABLETRACKING_MASK 0x00000004U
#define NDP120_CHIP_CONFIG_FLLCTL0_ENABLETRACKING(v) \
        ((v) << NDP120_CHIP_CONFIG_FLLCTL0_ENABLETRACKING_SHIFT)
#define NDP120_CHIP_CONFIG_FLLCTL0_ENABLETRACKING_INSERT(x, v) \
        ((x) | ((v) << NDP120_CHIP_CONFIG_FLLCTL0_ENABLETRACKING_SHIFT))
#define NDP120_CHIP_CONFIG_FLLCTL0_ENABLETRACKING_MASK_INSERT(x, v) \
        (((x) & ~NDP120_CHIP_CONFIG_FLLCTL0_ENABLETRACKING_MASK) | ((v) << NDP120_CHIP_CONFIG_FLLCTL0_ENABLETRACKING_SHIFT))
#define NDP120_CHIP_CONFIG_FLLCTL0_ENABLETRACKING_EXTRACT(x) \
        (((x) & NDP120_CHIP_CONFIG_FLLCTL0_ENABLETRACKING_MASK) >> NDP120_CHIP_CONFIG_FLLCTL0_ENABLETRACKING_SHIFT)
#define NDP120_CHIP_CONFIG_FLLCTL0_ENABLETRACKING_DEFAULT 0x00000000U
#define NDP120_CHIP_CONFIG_FLLCTL0_ENABLESIGMADELTA_SHIFT 3
#define NDP120_CHIP_CONFIG_FLLCTL0_ENABLESIGMADELTA_MASK 0x00000008U
#define NDP120_CHIP_CONFIG_FLLCTL0_ENABLESIGMADELTA(v) \
        ((v) << NDP120_CHIP_CONFIG_FLLCTL0_ENABLESIGMADELTA_SHIFT)
#define NDP120_CHIP_CONFIG_FLLCTL0_ENABLESIGMADELTA_INSERT(x, v) \
        ((x) | ((v) << NDP120_CHIP_CONFIG_FLLCTL0_ENABLESIGMADELTA_SHIFT))
#define NDP120_CHIP_CONFIG_FLLCTL0_ENABLESIGMADELTA_MASK_INSERT(x, v) \
        (((x) & ~NDP120_CHIP_CONFIG_FLLCTL0_ENABLESIGMADELTA_MASK) | ((v) << NDP120_CHIP_CONFIG_FLLCTL0_ENABLESIGMADELTA_SHIFT))
#define NDP120_CHIP_CONFIG_FLLCTL0_ENABLESIGMADELTA_EXTRACT(x) \
        (((x) & NDP120_CHIP_CONFIG_FLLCTL0_ENABLESIGMADELTA_MASK) >> NDP120_CHIP_CONFIG_FLLCTL0_ENABLESIGMADELTA_SHIFT)
#define NDP120_CHIP_CONFIG_FLLCTL0_ENABLESIGMADELTA_DEFAULT 0x00000001U
#define NDP120_CHIP_CONFIG_FLLCTL0_PERIODGAIN_SHIFT 4
#define NDP120_CHIP_CONFIG_FLLCTL0_PERIODGAIN_MASK 0x00000070U
#define NDP120_CHIP_CONFIG_FLLCTL0_PERIODGAIN(v) \
        ((v) << NDP120_CHIP_CONFIG_FLLCTL0_PERIODGAIN_SHIFT)
#define NDP120_CHIP_CONFIG_FLLCTL0_PERIODGAIN_INSERT(x, v) \
        ((x) | ((v) << NDP120_CHIP_CONFIG_FLLCTL0_PERIODGAIN_SHIFT))
#define NDP120_CHIP_CONFIG_FLLCTL0_PERIODGAIN_MASK_INSERT(x, v) \
        (((x) & ~NDP120_CHIP_CONFIG_FLLCTL0_PERIODGAIN_MASK) | ((v) << NDP120_CHIP_CONFIG_FLLCTL0_PERIODGAIN_SHIFT))
#define NDP120_CHIP_CONFIG_FLLCTL0_PERIODGAIN_EXTRACT(x) \
        (((x) & NDP120_CHIP_CONFIG_FLLCTL0_PERIODGAIN_MASK) >> NDP120_CHIP_CONFIG_FLLCTL0_PERIODGAIN_SHIFT)
#define NDP120_CHIP_CONFIG_FLLCTL0_PERIODGAIN_DEFAULT 0x00000003U
#define NDP120_CHIP_CONFIG_FLLCTL0_COARSECODE_SHIFT 7
#define NDP120_CHIP_CONFIG_FLLCTL0_COARSECODE_MASK 0x00000380U
#define NDP120_CHIP_CONFIG_FLLCTL0_COARSECODE(v) \
        ((v) << NDP120_CHIP_CONFIG_FLLCTL0_COARSECODE_SHIFT)
#define NDP120_CHIP_CONFIG_FLLCTL0_COARSECODE_INSERT(x, v) \
        ((x) | ((v) << NDP120_CHIP_CONFIG_FLLCTL0_COARSECODE_SHIFT))
#define NDP120_CHIP_CONFIG_FLLCTL0_COARSECODE_MASK_INSERT(x, v) \
        (((x) & ~NDP120_CHIP_CONFIG_FLLCTL0_COARSECODE_MASK) | ((v) << NDP120_CHIP_CONFIG_FLLCTL0_COARSECODE_SHIFT))
#define NDP120_CHIP_CONFIG_FLLCTL0_COARSECODE_EXTRACT(x) \
        (((x) & NDP120_CHIP_CONFIG_FLLCTL0_COARSECODE_MASK) >> NDP120_CHIP_CONFIG_FLLCTL0_COARSECODE_SHIFT)
#define NDP120_CHIP_CONFIG_FLLCTL0_COARSECODE_DEFAULT 0x00000007U
#define NDP120_CHIP_CONFIG_FLLCTL0_FINECODE_SHIFT 10
#define NDP120_CHIP_CONFIG_FLLCTL0_FINECODE_MASK 0x007ffc00U
#define NDP120_CHIP_CONFIG_FLLCTL0_FINECODE(v) \
        ((v) << NDP120_CHIP_CONFIG_FLLCTL0_FINECODE_SHIFT)
#define NDP120_CHIP_CONFIG_FLLCTL0_FINECODE_INSERT(x, v) \
        ((x) | ((v) << NDP120_CHIP_CONFIG_FLLCTL0_FINECODE_SHIFT))
#define NDP120_CHIP_CONFIG_FLLCTL0_FINECODE_MASK_INSERT(x, v) \
        (((x) & ~NDP120_CHIP_CONFIG_FLLCTL0_FINECODE_MASK) | ((v) << NDP120_CHIP_CONFIG_FLLCTL0_FINECODE_SHIFT))
#define NDP120_CHIP_CONFIG_FLLCTL0_FINECODE_EXTRACT(x) \
        (((x) & NDP120_CHIP_CONFIG_FLLCTL0_FINECODE_MASK) >> NDP120_CHIP_CONFIG_FLLCTL0_FINECODE_SHIFT)
#define NDP120_CHIP_CONFIG_FLLCTL0_FINECODE_DEFAULT 0x00001f80U
#define NDP120_CHIP_CONFIG_FLLCTL0_MAXCOARSE_SHIFT 23
#define NDP120_CHIP_CONFIG_FLLCTL0_MAXCOARSE_MASK 0x03800000U
#define NDP120_CHIP_CONFIG_FLLCTL0_MAXCOARSE(v) \
        ((v) << NDP120_CHIP_CONFIG_FLLCTL0_MAXCOARSE_SHIFT)
#define NDP120_CHIP_CONFIG_FLLCTL0_MAXCOARSE_INSERT(x, v) \
        ((x) | ((v) << NDP120_CHIP_CONFIG_FLLCTL0_MAXCOARSE_SHIFT))
#define NDP120_CHIP_CONFIG_FLLCTL0_MAXCOARSE_MASK_INSERT(x, v) \
        (((x) & ~NDP120_CHIP_CONFIG_FLLCTL0_MAXCOARSE_MASK) | ((v) << NDP120_CHIP_CONFIG_FLLCTL0_MAXCOARSE_SHIFT))
#define NDP120_CHIP_CONFIG_FLLCTL0_MAXCOARSE_EXTRACT(x) \
        (((x) & NDP120_CHIP_CONFIG_FLLCTL0_MAXCOARSE_MASK) >> NDP120_CHIP_CONFIG_FLLCTL0_MAXCOARSE_SHIFT)
#define NDP120_CHIP_CONFIG_FLLCTL0_MAXCOARSE_DEFAULT 0x00000007U
#define NDP120_CHIP_CONFIG_FLLCTL0_CODE_UPDATE_SHIFT 26
#define NDP120_CHIP_CONFIG_FLLCTL0_CODE_UPDATE_MASK 0x04000000U
#define NDP120_CHIP_CONFIG_FLLCTL0_CODE_UPDATE(v) \
        ((v) << NDP120_CHIP_CONFIG_FLLCTL0_CODE_UPDATE_SHIFT)
#define NDP120_CHIP_CONFIG_FLLCTL0_CODE_UPDATE_INSERT(x, v) \
        ((x) | ((v) << NDP120_CHIP_CONFIG_FLLCTL0_CODE_UPDATE_SHIFT))
#define NDP120_CHIP_CONFIG_FLLCTL0_CODE_UPDATE_MASK_INSERT(x, v) \
        (((x) & ~NDP120_CHIP_CONFIG_FLLCTL0_CODE_UPDATE_MASK) | ((v) << NDP120_CHIP_CONFIG_FLLCTL0_CODE_UPDATE_SHIFT))
#define NDP120_CHIP_CONFIG_FLLCTL0_CODE_UPDATE_EXTRACT(x) \
        (((x) & NDP120_CHIP_CONFIG_FLLCTL0_CODE_UPDATE_MASK) >> NDP120_CHIP_CONFIG_FLLCTL0_CODE_UPDATE_SHIFT)
#define NDP120_CHIP_CONFIG_FLLCTL0_CODE_UPDATE_DEFAULT 0x00000001U
#define NDP120_CHIP_CONFIG_FLLCTL0_MULT_UPDATE_SHIFT 27
#define NDP120_CHIP_CONFIG_FLLCTL0_MULT_UPDATE_MASK 0x08000000U
#define NDP120_CHIP_CONFIG_FLLCTL0_MULT_UPDATE(v) \
        ((v) << NDP120_CHIP_CONFIG_FLLCTL0_MULT_UPDATE_SHIFT)
#define NDP120_CHIP_CONFIG_FLLCTL0_MULT_UPDATE_INSERT(x, v) \
        ((x) | ((v) << NDP120_CHIP_CONFIG_FLLCTL0_MULT_UPDATE_SHIFT))
#define NDP120_CHIP_CONFIG_FLLCTL0_MULT_UPDATE_MASK_INSERT(x, v) \
        (((x) & ~NDP120_CHIP_CONFIG_FLLCTL0_MULT_UPDATE_MASK) | ((v) << NDP120_CHIP_CONFIG_FLLCTL0_MULT_UPDATE_SHIFT))
#define NDP120_CHIP_CONFIG_FLLCTL0_MULT_UPDATE_EXTRACT(x) \
        (((x) & NDP120_CHIP_CONFIG_FLLCTL0_MULT_UPDATE_MASK) >> NDP120_CHIP_CONFIG_FLLCTL0_MULT_UPDATE_SHIFT)
#define NDP120_CHIP_CONFIG_FLLCTL0_MULT_UPDATE_DEFAULT 0x00000001U
#define NDP120_CHIP_CONFIG_FLLCTL0_DEFAULT 0x0ffe03b9U 
/* register ndp120.chip_config.fllctl1 */
#define NDP120_CHIP_CONFIG_FLLCTL1 0x400090ccU
#define NDP120_CHIP_CONFIG_FLLCTL1_FREQMULT_SHIFT 0
#define NDP120_CHIP_CONFIG_FLLCTL1_FREQMULT_MASK 0x00003fffU
#define NDP120_CHIP_CONFIG_FLLCTL1_FREQMULT(v) \
        ((v) << NDP120_CHIP_CONFIG_FLLCTL1_FREQMULT_SHIFT)
#define NDP120_CHIP_CONFIG_FLLCTL1_FREQMULT_INSERT(x, v) \
        ((x) | ((v) << NDP120_CHIP_CONFIG_FLLCTL1_FREQMULT_SHIFT))
#define NDP120_CHIP_CONFIG_FLLCTL1_FREQMULT_MASK_INSERT(x, v) \
        (((x) & ~NDP120_CHIP_CONFIG_FLLCTL1_FREQMULT_MASK) | ((v) << NDP120_CHIP_CONFIG_FLLCTL1_FREQMULT_SHIFT))
#define NDP120_CHIP_CONFIG_FLLCTL1_FREQMULT_EXTRACT(x) \
        (((x) & NDP120_CHIP_CONFIG_FLLCTL1_FREQMULT_MASK) >> NDP120_CHIP_CONFIG_FLLCTL1_FREQMULT_SHIFT)
#define NDP120_CHIP_CONFIG_FLLCTL1_FREQMULT_DEFAULT 0x000007d0U
#define NDP120_CHIP_CONFIG_FLLCTL1_FREQDIV_SHIFT 14
#define NDP120_CHIP_CONFIG_FLLCTL1_FREQDIV_MASK 0x0fffc000U
#define NDP120_CHIP_CONFIG_FLLCTL1_FREQDIV(v) \
        ((v) << NDP120_CHIP_CONFIG_FLLCTL1_FREQDIV_SHIFT)
#define NDP120_CHIP_CONFIG_FLLCTL1_FREQDIV_INSERT(x, v) \
        ((x) | ((v) << NDP120_CHIP_CONFIG_FLLCTL1_FREQDIV_SHIFT))
#define NDP120_CHIP_CONFIG_FLLCTL1_FREQDIV_MASK_INSERT(x, v) \
        (((x) & ~NDP120_CHIP_CONFIG_FLLCTL1_FREQDIV_MASK) | ((v) << NDP120_CHIP_CONFIG_FLLCTL1_FREQDIV_SHIFT))
#define NDP120_CHIP_CONFIG_FLLCTL1_FREQDIV_EXTRACT(x) \
        (((x) & NDP120_CHIP_CONFIG_FLLCTL1_FREQDIV_MASK) >> NDP120_CHIP_CONFIG_FLLCTL1_FREQDIV_SHIFT)
#define NDP120_CHIP_CONFIG_FLLCTL1_FREQDIV_DEFAULT 0x00000042U
#define NDP120_CHIP_CONFIG_FLLCTL1_WARMUPLIMIT_SHIFT 28
#define NDP120_CHIP_CONFIG_FLLCTL1_WARMUPLIMIT_MASK 0xf0000000U
#define NDP120_CHIP_CONFIG_FLLCTL1_WARMUPLIMIT(v) \
        ((v) << NDP120_CHIP_CONFIG_FLLCTL1_WARMUPLIMIT_SHIFT)
#define NDP120_CHIP_CONFIG_FLLCTL1_WARMUPLIMIT_INSERT(x, v) \
        ((x) | ((v) << NDP120_CHIP_CONFIG_FLLCTL1_WARMUPLIMIT_SHIFT))
#define NDP120_CHIP_CONFIG_FLLCTL1_WARMUPLIMIT_MASK_INSERT(x, v) \
        (((x) & ~NDP120_CHIP_CONFIG_FLLCTL1_WARMUPLIMIT_MASK) | ((v) << NDP120_CHIP_CONFIG_FLLCTL1_WARMUPLIMIT_SHIFT))
#define NDP120_CHIP_CONFIG_FLLCTL1_WARMUPLIMIT_EXTRACT(x) \
        (((x) & NDP120_CHIP_CONFIG_FLLCTL1_WARMUPLIMIT_MASK) >> NDP120_CHIP_CONFIG_FLLCTL1_WARMUPLIMIT_SHIFT)
#define NDP120_CHIP_CONFIG_FLLCTL1_WARMUPLIMIT_DEFAULT 0x00000004U
#define NDP120_CHIP_CONFIG_FLLCTL1_DEFAULT 0x401087d0U 
/* register ndp120.chip_config.fllctl2 */
#define NDP120_CHIP_CONFIG_FLLCTL2 0x400090d0U
#define NDP120_CHIP_CONFIG_FLLCTL2_LOCKLIMIT_SHIFT 0
#define NDP120_CHIP_CONFIG_FLLCTL2_LOCKLIMIT_MASK 0x000000ffU
#define NDP120_CHIP_CONFIG_FLLCTL2_LOCKLIMIT(v) \
        ((v) << NDP120_CHIP_CONFIG_FLLCTL2_LOCKLIMIT_SHIFT)
#define NDP120_CHIP_CONFIG_FLLCTL2_LOCKLIMIT_INSERT(x, v) \
        ((x) | ((v) << NDP120_CHIP_CONFIG_FLLCTL2_LOCKLIMIT_SHIFT))
#define NDP120_CHIP_CONFIG_FLLCTL2_LOCKLIMIT_MASK_INSERT(x, v) \
        (((x) & ~NDP120_CHIP_CONFIG_FLLCTL2_LOCKLIMIT_MASK) | ((v) << NDP120_CHIP_CONFIG_FLLCTL2_LOCKLIMIT_SHIFT))
#define NDP120_CHIP_CONFIG_FLLCTL2_LOCKLIMIT_EXTRACT(x) \
        (((x) & NDP120_CHIP_CONFIG_FLLCTL2_LOCKLIMIT_MASK) >> NDP120_CHIP_CONFIG_FLLCTL2_LOCKLIMIT_SHIFT)
#define NDP120_CHIP_CONFIG_FLLCTL2_LOCKLIMIT_DEFAULT 0x00000010U
#define NDP120_CHIP_CONFIG_FLLCTL2_UNLOCKLIMIT_SHIFT 8
#define NDP120_CHIP_CONFIG_FLLCTL2_UNLOCKLIMIT_MASK 0x0000ff00U
#define NDP120_CHIP_CONFIG_FLLCTL2_UNLOCKLIMIT(v) \
        ((v) << NDP120_CHIP_CONFIG_FLLCTL2_UNLOCKLIMIT_SHIFT)
#define NDP120_CHIP_CONFIG_FLLCTL2_UNLOCKLIMIT_INSERT(x, v) \
        ((x) | ((v) << NDP120_CHIP_CONFIG_FLLCTL2_UNLOCKLIMIT_SHIFT))
#define NDP120_CHIP_CONFIG_FLLCTL2_UNLOCKLIMIT_MASK_INSERT(x, v) \
        (((x) & ~NDP120_CHIP_CONFIG_FLLCTL2_UNLOCKLIMIT_MASK) | ((v) << NDP120_CHIP_CONFIG_FLLCTL2_UNLOCKLIMIT_SHIFT))
#define NDP120_CHIP_CONFIG_FLLCTL2_UNLOCKLIMIT_EXTRACT(x) \
        (((x) & NDP120_CHIP_CONFIG_FLLCTL2_UNLOCKLIMIT_MASK) >> NDP120_CHIP_CONFIG_FLLCTL2_UNLOCKLIMIT_SHIFT)
#define NDP120_CHIP_CONFIG_FLLCTL2_UNLOCKLIMIT_DEFAULT 0x00000010U
#define NDP120_CHIP_CONFIG_FLLCTL2_LOCKCOUNT_SHIFT 16
#define NDP120_CHIP_CONFIG_FLLCTL2_LOCKCOUNT_MASK 0x000f0000U
#define NDP120_CHIP_CONFIG_FLLCTL2_LOCKCOUNT(v) \
        ((v) << NDP120_CHIP_CONFIG_FLLCTL2_LOCKCOUNT_SHIFT)
#define NDP120_CHIP_CONFIG_FLLCTL2_LOCKCOUNT_INSERT(x, v) \
        ((x) | ((v) << NDP120_CHIP_CONFIG_FLLCTL2_LOCKCOUNT_SHIFT))
#define NDP120_CHIP_CONFIG_FLLCTL2_LOCKCOUNT_MASK_INSERT(x, v) \
        (((x) & ~NDP120_CHIP_CONFIG_FLLCTL2_LOCKCOUNT_MASK) | ((v) << NDP120_CHIP_CONFIG_FLLCTL2_LOCKCOUNT_SHIFT))
#define NDP120_CHIP_CONFIG_FLLCTL2_LOCKCOUNT_EXTRACT(x) \
        (((x) & NDP120_CHIP_CONFIG_FLLCTL2_LOCKCOUNT_MASK) >> NDP120_CHIP_CONFIG_FLLCTL2_LOCKCOUNT_SHIFT)
#define NDP120_CHIP_CONFIG_FLLCTL2_LOCKCOUNT_DEFAULT 0x0000000fU
#define NDP120_CHIP_CONFIG_FLLCTL2_LOOPGAIN0_SHIFT 20
#define NDP120_CHIP_CONFIG_FLLCTL2_LOOPGAIN0_MASK 0x00f00000U
#define NDP120_CHIP_CONFIG_FLLCTL2_LOOPGAIN0(v) \
        ((v) << NDP120_CHIP_CONFIG_FLLCTL2_LOOPGAIN0_SHIFT)
#define NDP120_CHIP_CONFIG_FLLCTL2_LOOPGAIN0_INSERT(x, v) \
        ((x) | ((v) << NDP120_CHIP_CONFIG_FLLCTL2_LOOPGAIN0_SHIFT))
#define NDP120_CHIP_CONFIG_FLLCTL2_LOOPGAIN0_MASK_INSERT(x, v) \
        (((x) & ~NDP120_CHIP_CONFIG_FLLCTL2_LOOPGAIN0_MASK) | ((v) << NDP120_CHIP_CONFIG_FLLCTL2_LOOPGAIN0_SHIFT))
#define NDP120_CHIP_CONFIG_FLLCTL2_LOOPGAIN0_EXTRACT(x) \
        (((x) & NDP120_CHIP_CONFIG_FLLCTL2_LOOPGAIN0_MASK) >> NDP120_CHIP_CONFIG_FLLCTL2_LOOPGAIN0_SHIFT)
#define NDP120_CHIP_CONFIG_FLLCTL2_LOOPGAIN0_DEFAULT 0x00000007U
#define NDP120_CHIP_CONFIG_FLLCTL2_LOOPGAIN1_SHIFT 24
#define NDP120_CHIP_CONFIG_FLLCTL2_LOOPGAIN1_MASK 0x0f000000U
#define NDP120_CHIP_CONFIG_FLLCTL2_LOOPGAIN1(v) \
        ((v) << NDP120_CHIP_CONFIG_FLLCTL2_LOOPGAIN1_SHIFT)
#define NDP120_CHIP_CONFIG_FLLCTL2_LOOPGAIN1_INSERT(x, v) \
        ((x) | ((v) << NDP120_CHIP_CONFIG_FLLCTL2_LOOPGAIN1_SHIFT))
#define NDP120_CHIP_CONFIG_FLLCTL2_LOOPGAIN1_MASK_INSERT(x, v) \
        (((x) & ~NDP120_CHIP_CONFIG_FLLCTL2_LOOPGAIN1_MASK) | ((v) << NDP120_CHIP_CONFIG_FLLCTL2_LOOPGAIN1_SHIFT))
#define NDP120_CHIP_CONFIG_FLLCTL2_LOOPGAIN1_EXTRACT(x) \
        (((x) & NDP120_CHIP_CONFIG_FLLCTL2_LOOPGAIN1_MASK) >> NDP120_CHIP_CONFIG_FLLCTL2_LOOPGAIN1_SHIFT)
#define NDP120_CHIP_CONFIG_FLLCTL2_LOOPGAIN1_DEFAULT 0x00000009U
#define NDP120_CHIP_CONFIG_FLLCTL2_DEFAULT 0x097f1010U 
/* register ndp120.chip_config.fllctl3 */
#define NDP120_CHIP_CONFIG_FLLCTL3 0x400090d4U
#define NDP120_CHIP_CONFIG_FLLCTL3_DCOOFFSET_SHIFT 0
#define NDP120_CHIP_CONFIG_FLLCTL3_DCOOFFSET_MASK 0x000003ffU
#define NDP120_CHIP_CONFIG_FLLCTL3_DCOOFFSET(v) \
        ((v) << NDP120_CHIP_CONFIG_FLLCTL3_DCOOFFSET_SHIFT)
#define NDP120_CHIP_CONFIG_FLLCTL3_DCOOFFSET_INSERT(x, v) \
        ((x) | ((v) << NDP120_CHIP_CONFIG_FLLCTL3_DCOOFFSET_SHIFT))
#define NDP120_CHIP_CONFIG_FLLCTL3_DCOOFFSET_MASK_INSERT(x, v) \
        (((x) & ~NDP120_CHIP_CONFIG_FLLCTL3_DCOOFFSET_MASK) | ((v) << NDP120_CHIP_CONFIG_FLLCTL3_DCOOFFSET_SHIFT))
#define NDP120_CHIP_CONFIG_FLLCTL3_DCOOFFSET_EXTRACT(x) \
        (((x) & NDP120_CHIP_CONFIG_FLLCTL3_DCOOFFSET_MASK) >> NDP120_CHIP_CONFIG_FLLCTL3_DCOOFFSET_SHIFT)
#define NDP120_CHIP_CONFIG_FLLCTL3_DCOOFFSET_DEFAULT 0x00000034U
#define NDP120_CHIP_CONFIG_FLLCTL3_DCOCOARSEDELAY_SHIFT 10
#define NDP120_CHIP_CONFIG_FLLCTL3_DCOCOARSEDELAY_MASK 0x000ffc00U
#define NDP120_CHIP_CONFIG_FLLCTL3_DCOCOARSEDELAY(v) \
        ((v) << NDP120_CHIP_CONFIG_FLLCTL3_DCOCOARSEDELAY_SHIFT)
#define NDP120_CHIP_CONFIG_FLLCTL3_DCOCOARSEDELAY_INSERT(x, v) \
        ((x) | ((v) << NDP120_CHIP_CONFIG_FLLCTL3_DCOCOARSEDELAY_SHIFT))
#define NDP120_CHIP_CONFIG_FLLCTL3_DCOCOARSEDELAY_MASK_INSERT(x, v) \
        (((x) & ~NDP120_CHIP_CONFIG_FLLCTL3_DCOCOARSEDELAY_MASK) | ((v) << NDP120_CHIP_CONFIG_FLLCTL3_DCOCOARSEDELAY_SHIFT))
#define NDP120_CHIP_CONFIG_FLLCTL3_DCOCOARSEDELAY_EXTRACT(x) \
        (((x) & NDP120_CHIP_CONFIG_FLLCTL3_DCOCOARSEDELAY_MASK) >> NDP120_CHIP_CONFIG_FLLCTL3_DCOCOARSEDELAY_SHIFT)
#define NDP120_CHIP_CONFIG_FLLCTL3_DCOCOARSEDELAY_DEFAULT 0x00000050U
#define NDP120_CHIP_CONFIG_FLLCTL3_FINELOWERLIMIT_SHIFT 20
#define NDP120_CHIP_CONFIG_FLLCTL3_FINELOWERLIMIT_MASK 0x03f00000U
#define NDP120_CHIP_CONFIG_FLLCTL3_FINELOWERLIMIT(v) \
        ((v) << NDP120_CHIP_CONFIG_FLLCTL3_FINELOWERLIMIT_SHIFT)
#define NDP120_CHIP_CONFIG_FLLCTL3_FINELOWERLIMIT_INSERT(x, v) \
        ((x) | ((v) << NDP120_CHIP_CONFIG_FLLCTL3_FINELOWERLIMIT_SHIFT))
#define NDP120_CHIP_CONFIG_FLLCTL3_FINELOWERLIMIT_MASK_INSERT(x, v) \
        (((x) & ~NDP120_CHIP_CONFIG_FLLCTL3_FINELOWERLIMIT_MASK) | ((v) << NDP120_CHIP_CONFIG_FLLCTL3_FINELOWERLIMIT_SHIFT))
#define NDP120_CHIP_CONFIG_FLLCTL3_FINELOWERLIMIT_EXTRACT(x) \
        (((x) & NDP120_CHIP_CONFIG_FLLCTL3_FINELOWERLIMIT_MASK) >> NDP120_CHIP_CONFIG_FLLCTL3_FINELOWERLIMIT_SHIFT)
#define NDP120_CHIP_CONFIG_FLLCTL3_FINELOWERLIMIT_DEFAULT 0x00000010U
#define NDP120_CHIP_CONFIG_FLLCTL3_FINEUPPERLIMIT_SHIFT 26
#define NDP120_CHIP_CONFIG_FLLCTL3_FINEUPPERLIMIT_MASK 0xfc000000U
#define NDP120_CHIP_CONFIG_FLLCTL3_FINEUPPERLIMIT(v) \
        ((v) << NDP120_CHIP_CONFIG_FLLCTL3_FINEUPPERLIMIT_SHIFT)
#define NDP120_CHIP_CONFIG_FLLCTL3_FINEUPPERLIMIT_INSERT(x, v) \
        ((x) | ((v) << NDP120_CHIP_CONFIG_FLLCTL3_FINEUPPERLIMIT_SHIFT))
#define NDP120_CHIP_CONFIG_FLLCTL3_FINEUPPERLIMIT_MASK_INSERT(x, v) \
        (((x) & ~NDP120_CHIP_CONFIG_FLLCTL3_FINEUPPERLIMIT_MASK) | ((v) << NDP120_CHIP_CONFIG_FLLCTL3_FINEUPPERLIMIT_SHIFT))
#define NDP120_CHIP_CONFIG_FLLCTL3_FINEUPPERLIMIT_EXTRACT(x) \
        (((x) & NDP120_CHIP_CONFIG_FLLCTL3_FINEUPPERLIMIT_MASK) >> NDP120_CHIP_CONFIG_FLLCTL3_FINEUPPERLIMIT_SHIFT)
#define NDP120_CHIP_CONFIG_FLLCTL3_FINEUPPERLIMIT_DEFAULT 0x00000030U
#define NDP120_CHIP_CONFIG_FLLCTL3_DEFAULT 0xc1014034U 
/* register ndp120.chip_config.fllsts0 */
#define NDP120_CHIP_CONFIG_FLLSTS0 0x400090d8U
#define NDP120_CHIP_CONFIG_FLLSTS0_MODE_SHIFT 0
#define NDP120_CHIP_CONFIG_FLLSTS0_MODE_MASK 0x00000007U
#define NDP120_CHIP_CONFIG_FLLSTS0_MODE(v) \
        ((v) << NDP120_CHIP_CONFIG_FLLSTS0_MODE_SHIFT)
#define NDP120_CHIP_CONFIG_FLLSTS0_MODE_INSERT(x, v) \
        ((x) | ((v) << NDP120_CHIP_CONFIG_FLLSTS0_MODE_SHIFT))
#define NDP120_CHIP_CONFIG_FLLSTS0_MODE_MASK_INSERT(x, v) \
        (((x) & ~NDP120_CHIP_CONFIG_FLLSTS0_MODE_MASK) | ((v) << NDP120_CHIP_CONFIG_FLLSTS0_MODE_SHIFT))
#define NDP120_CHIP_CONFIG_FLLSTS0_MODE_EXTRACT(x) \
        (((x) & NDP120_CHIP_CONFIG_FLLSTS0_MODE_MASK) >> NDP120_CHIP_CONFIG_FLLSTS0_MODE_SHIFT)
#define NDP120_CHIP_CONFIG_FLLSTS0_LOCKED_SHIFT 3
#define NDP120_CHIP_CONFIG_FLLSTS0_LOCKED_MASK 0x00000008U
#define NDP120_CHIP_CONFIG_FLLSTS0_LOCKED(v) \
        ((v) << NDP120_CHIP_CONFIG_FLLSTS0_LOCKED_SHIFT)
#define NDP120_CHIP_CONFIG_FLLSTS0_LOCKED_INSERT(x, v) \
        ((x) | ((v) << NDP120_CHIP_CONFIG_FLLSTS0_LOCKED_SHIFT))
#define NDP120_CHIP_CONFIG_FLLSTS0_LOCKED_MASK_INSERT(x, v) \
        (((x) & ~NDP120_CHIP_CONFIG_FLLSTS0_LOCKED_MASK) | ((v) << NDP120_CHIP_CONFIG_FLLSTS0_LOCKED_SHIFT))
#define NDP120_CHIP_CONFIG_FLLSTS0_LOCKED_EXTRACT(x) \
        (((x) & NDP120_CHIP_CONFIG_FLLSTS0_LOCKED_MASK) >> NDP120_CHIP_CONFIG_FLLSTS0_LOCKED_SHIFT)
#define NDP120_CHIP_CONFIG_FLLSTS0_NUMUNLOCK_SHIFT 4
#define NDP120_CHIP_CONFIG_FLLSTS0_NUMUNLOCK_MASK 0x00000ff0U
#define NDP120_CHIP_CONFIG_FLLSTS0_NUMUNLOCK(v) \
        ((v) << NDP120_CHIP_CONFIG_FLLSTS0_NUMUNLOCK_SHIFT)
#define NDP120_CHIP_CONFIG_FLLSTS0_NUMUNLOCK_INSERT(x, v) \
        ((x) | ((v) << NDP120_CHIP_CONFIG_FLLSTS0_NUMUNLOCK_SHIFT))
#define NDP120_CHIP_CONFIG_FLLSTS0_NUMUNLOCK_MASK_INSERT(x, v) \
        (((x) & ~NDP120_CHIP_CONFIG_FLLSTS0_NUMUNLOCK_MASK) | ((v) << NDP120_CHIP_CONFIG_FLLSTS0_NUMUNLOCK_SHIFT))
#define NDP120_CHIP_CONFIG_FLLSTS0_NUMUNLOCK_EXTRACT(x) \
        (((x) & NDP120_CHIP_CONFIG_FLLSTS0_NUMUNLOCK_MASK) >> NDP120_CHIP_CONFIG_FLLSTS0_NUMUNLOCK_SHIFT)
#define NDP120_CHIP_CONFIG_FLLSTS0_PERIODERROR_SHIFT 12
#define NDP120_CHIP_CONFIG_FLLSTS0_PERIODERROR_MASK 0x07fff000U
#define NDP120_CHIP_CONFIG_FLLSTS0_PERIODERROR(v) \
        ((v) << NDP120_CHIP_CONFIG_FLLSTS0_PERIODERROR_SHIFT)
#define NDP120_CHIP_CONFIG_FLLSTS0_PERIODERROR_INSERT(x, v) \
        ((x) | ((v) << NDP120_CHIP_CONFIG_FLLSTS0_PERIODERROR_SHIFT))
#define NDP120_CHIP_CONFIG_FLLSTS0_PERIODERROR_MASK_INSERT(x, v) \
        (((x) & ~NDP120_CHIP_CONFIG_FLLSTS0_PERIODERROR_MASK) | ((v) << NDP120_CHIP_CONFIG_FLLSTS0_PERIODERROR_SHIFT))
#define NDP120_CHIP_CONFIG_FLLSTS0_PERIODERROR_EXTRACT(x) \
        (((x) & NDP120_CHIP_CONFIG_FLLSTS0_PERIODERROR_MASK) >> NDP120_CHIP_CONFIG_FLLSTS0_PERIODERROR_SHIFT)
#define NDP120_CHIP_CONFIG_FLLSTS0_DCOCSEL_SHIFT 27
#define NDP120_CHIP_CONFIG_FLLSTS0_DCOCSEL_MASK 0x38000000U
#define NDP120_CHIP_CONFIG_FLLSTS0_DCOCSEL(v) \
        ((v) << NDP120_CHIP_CONFIG_FLLSTS0_DCOCSEL_SHIFT)
#define NDP120_CHIP_CONFIG_FLLSTS0_DCOCSEL_INSERT(x, v) \
        ((x) | ((v) << NDP120_CHIP_CONFIG_FLLSTS0_DCOCSEL_SHIFT))
#define NDP120_CHIP_CONFIG_FLLSTS0_DCOCSEL_MASK_INSERT(x, v) \
        (((x) & ~NDP120_CHIP_CONFIG_FLLSTS0_DCOCSEL_MASK) | ((v) << NDP120_CHIP_CONFIG_FLLSTS0_DCOCSEL_SHIFT))
#define NDP120_CHIP_CONFIG_FLLSTS0_DCOCSEL_EXTRACT(x) \
        (((x) & NDP120_CHIP_CONFIG_FLLSTS0_DCOCSEL_MASK) >> NDP120_CHIP_CONFIG_FLLSTS0_DCOCSEL_SHIFT)
/* register ndp120.chip_config.fllsts1 */
#define NDP120_CHIP_CONFIG_FLLSTS1 0x400090dcU
#define NDP120_CHIP_CONFIG_FLLSTS1_AVGPERIODERROR_SHIFT 0
#define NDP120_CHIP_CONFIG_FLLSTS1_AVGPERIODERROR_MASK 0x00000fffU
#define NDP120_CHIP_CONFIG_FLLSTS1_AVGPERIODERROR(v) \
        ((v) << NDP120_CHIP_CONFIG_FLLSTS1_AVGPERIODERROR_SHIFT)
#define NDP120_CHIP_CONFIG_FLLSTS1_AVGPERIODERROR_INSERT(x, v) \
        ((x) | ((v) << NDP120_CHIP_CONFIG_FLLSTS1_AVGPERIODERROR_SHIFT))
#define NDP120_CHIP_CONFIG_FLLSTS1_AVGPERIODERROR_MASK_INSERT(x, v) \
        (((x) & ~NDP120_CHIP_CONFIG_FLLSTS1_AVGPERIODERROR_MASK) | ((v) << NDP120_CHIP_CONFIG_FLLSTS1_AVGPERIODERROR_SHIFT))
#define NDP120_CHIP_CONFIG_FLLSTS1_AVGPERIODERROR_EXTRACT(x) \
        (((x) & NDP120_CHIP_CONFIG_FLLSTS1_AVGPERIODERROR_MASK) >> NDP120_CHIP_CONFIG_FLLSTS1_AVGPERIODERROR_SHIFT)
#define NDP120_CHIP_CONFIG_FLLSTS1_INTEGRATOR_SHIFT 12
#define NDP120_CHIP_CONFIG_FLLSTS1_INTEGRATOR_MASK 0xfffff000U
#define NDP120_CHIP_CONFIG_FLLSTS1_INTEGRATOR(v) \
        ((v) << NDP120_CHIP_CONFIG_FLLSTS1_INTEGRATOR_SHIFT)
#define NDP120_CHIP_CONFIG_FLLSTS1_INTEGRATOR_INSERT(x, v) \
        ((x) | ((v) << NDP120_CHIP_CONFIG_FLLSTS1_INTEGRATOR_SHIFT))
#define NDP120_CHIP_CONFIG_FLLSTS1_INTEGRATOR_MASK_INSERT(x, v) \
        (((x) & ~NDP120_CHIP_CONFIG_FLLSTS1_INTEGRATOR_MASK) | ((v) << NDP120_CHIP_CONFIG_FLLSTS1_INTEGRATOR_SHIFT))
#define NDP120_CHIP_CONFIG_FLLSTS1_INTEGRATOR_EXTRACT(x) \
        (((x) & NDP120_CHIP_CONFIG_FLLSTS1_INTEGRATOR_MASK) >> NDP120_CHIP_CONFIG_FLLSTS1_INTEGRATOR_SHIFT)
/* register ndp120.chip_config.fllsts2 */
#define NDP120_CHIP_CONFIG_FLLSTS2 0x400090e0U
/* register ndp120.chip_config.fllsts3 */
#define NDP120_CHIP_CONFIG_FLLSTS3 0x400090e4U
/* register ndp120.chip_config.crcctl */
#define NDP120_CHIP_CONFIG_CRCCTL 0x400090e8U
#define NDP120_CHIP_CONFIG_CRCCTL_INIT_SHIFT 0
#define NDP120_CHIP_CONFIG_CRCCTL_INIT_MASK 0x00000001U
#define NDP120_CHIP_CONFIG_CRCCTL_INIT(v) \
        ((v) << NDP120_CHIP_CONFIG_CRCCTL_INIT_SHIFT)
#define NDP120_CHIP_CONFIG_CRCCTL_INIT_INSERT(x, v) \
        ((x) | ((v) << NDP120_CHIP_CONFIG_CRCCTL_INIT_SHIFT))
#define NDP120_CHIP_CONFIG_CRCCTL_INIT_MASK_INSERT(x, v) \
        (((x) & ~NDP120_CHIP_CONFIG_CRCCTL_INIT_MASK) | ((v) << NDP120_CHIP_CONFIG_CRCCTL_INIT_SHIFT))
#define NDP120_CHIP_CONFIG_CRCCTL_INIT_EXTRACT(x) \
        (((x) & NDP120_CHIP_CONFIG_CRCCTL_INIT_MASK) >> NDP120_CHIP_CONFIG_CRCCTL_INIT_SHIFT)
#define NDP120_CHIP_CONFIG_CRCCTL_INIT_DEFAULT 0x00000000U
#define NDP120_CHIP_CONFIG_CRCCTL_NUMBYTES_SHIFT 1
#define NDP120_CHIP_CONFIG_CRCCTL_NUMBYTES_MASK 0x00000006U
#define NDP120_CHIP_CONFIG_CRCCTL_NUMBYTES(v) \
        ((v) << NDP120_CHIP_CONFIG_CRCCTL_NUMBYTES_SHIFT)
#define NDP120_CHIP_CONFIG_CRCCTL_NUMBYTES_INSERT(x, v) \
        ((x) | ((v) << NDP120_CHIP_CONFIG_CRCCTL_NUMBYTES_SHIFT))
#define NDP120_CHIP_CONFIG_CRCCTL_NUMBYTES_MASK_INSERT(x, v) \
        (((x) & ~NDP120_CHIP_CONFIG_CRCCTL_NUMBYTES_MASK) | ((v) << NDP120_CHIP_CONFIG_CRCCTL_NUMBYTES_SHIFT))
#define NDP120_CHIP_CONFIG_CRCCTL_NUMBYTES_EXTRACT(x) \
        (((x) & NDP120_CHIP_CONFIG_CRCCTL_NUMBYTES_MASK) >> NDP120_CHIP_CONFIG_CRCCTL_NUMBYTES_SHIFT)
#define NDP120_CHIP_CONFIG_CRCCTL_NUMBYTES_DEFAULT 0x00000000U
#define NDP120_CHIP_CONFIG_CRCCTL_DEFAULT 0x00000000U 
/* register ndp120.chip_config.crcin */
#define NDP120_CHIP_CONFIG_CRCIN 0x400090ecU
#define NDP120_CHIP_CONFIG_CRCIN_WORD_SHIFT 0
#define NDP120_CHIP_CONFIG_CRCIN_WORD_MASK 0xffffffffU
#define NDP120_CHIP_CONFIG_CRCIN_WORD(v) \
        ((v) << NDP120_CHIP_CONFIG_CRCIN_WORD_SHIFT)
#define NDP120_CHIP_CONFIG_CRCIN_WORD_INSERT(x, v) \
        ((x) | ((v) << NDP120_CHIP_CONFIG_CRCIN_WORD_SHIFT))
#define NDP120_CHIP_CONFIG_CRCIN_WORD_MASK_INSERT(x, v) \
        (((x) & ~NDP120_CHIP_CONFIG_CRCIN_WORD_MASK) | ((v) << NDP120_CHIP_CONFIG_CRCIN_WORD_SHIFT))
#define NDP120_CHIP_CONFIG_CRCIN_WORD_EXTRACT(x) \
        (((x) & NDP120_CHIP_CONFIG_CRCIN_WORD_MASK) >> NDP120_CHIP_CONFIG_CRCIN_WORD_SHIFT)
#define NDP120_CHIP_CONFIG_CRCIN_WORD_DEFAULT 0x00000000U
#define NDP120_CHIP_CONFIG_CRCIN_DEFAULT 0x00000000U 
/* register ndp120.chip_config.crcout */
#define NDP120_CHIP_CONFIG_CRCOUT 0x400090f0U
#define NDP120_CHIP_CONFIG_CRCOUT_WORD_SHIFT 0
#define NDP120_CHIP_CONFIG_CRCOUT_WORD_MASK 0xffffffffU
#define NDP120_CHIP_CONFIG_CRCOUT_WORD(v) \
        ((v) << NDP120_CHIP_CONFIG_CRCOUT_WORD_SHIFT)
#define NDP120_CHIP_CONFIG_CRCOUT_WORD_INSERT(x, v) \
        ((x) | ((v) << NDP120_CHIP_CONFIG_CRCOUT_WORD_SHIFT))
#define NDP120_CHIP_CONFIG_CRCOUT_WORD_MASK_INSERT(x, v) \
        (((x) & ~NDP120_CHIP_CONFIG_CRCOUT_WORD_MASK) | ((v) << NDP120_CHIP_CONFIG_CRCOUT_WORD_SHIFT))
#define NDP120_CHIP_CONFIG_CRCOUT_WORD_EXTRACT(x) \
        (((x) & NDP120_CHIP_CONFIG_CRCOUT_WORD_MASK) >> NDP120_CHIP_CONFIG_CRCOUT_WORD_SHIFT)
/* register ndp120.chip_config.aesctl */
#define NDP120_CHIP_CONFIG_AESCTL 0x400090f4U
#define NDP120_CHIP_CONFIG_AESCTL_ENABLE_SHIFT 0
#define NDP120_CHIP_CONFIG_AESCTL_ENABLE_MASK 0x00000001U
#define NDP120_CHIP_CONFIG_AESCTL_ENABLE(v) \
        ((v) << NDP120_CHIP_CONFIG_AESCTL_ENABLE_SHIFT)
#define NDP120_CHIP_CONFIG_AESCTL_ENABLE_INSERT(x, v) \
        ((x) | ((v) << NDP120_CHIP_CONFIG_AESCTL_ENABLE_SHIFT))
#define NDP120_CHIP_CONFIG_AESCTL_ENABLE_MASK_INSERT(x, v) \
        (((x) & ~NDP120_CHIP_CONFIG_AESCTL_ENABLE_MASK) | ((v) << NDP120_CHIP_CONFIG_AESCTL_ENABLE_SHIFT))
#define NDP120_CHIP_CONFIG_AESCTL_ENABLE_EXTRACT(x) \
        (((x) & NDP120_CHIP_CONFIG_AESCTL_ENABLE_MASK) >> NDP120_CHIP_CONFIG_AESCTL_ENABLE_SHIFT)
#define NDP120_CHIP_CONFIG_AESCTL_ENABLE_DEFAULT 0x00000000U
#define NDP120_CHIP_CONFIG_AESCTL_MODE_SHIFT 1
#define NDP120_CHIP_CONFIG_AESCTL_MODE_MASK 0x0000001eU
#define NDP120_CHIP_CONFIG_AESCTL_MODE(v) \
        ((v) << NDP120_CHIP_CONFIG_AESCTL_MODE_SHIFT)
#define NDP120_CHIP_CONFIG_AESCTL_MODE_INSERT(x, v) \
        ((x) | ((v) << NDP120_CHIP_CONFIG_AESCTL_MODE_SHIFT))
#define NDP120_CHIP_CONFIG_AESCTL_MODE_MASK_INSERT(x, v) \
        (((x) & ~NDP120_CHIP_CONFIG_AESCTL_MODE_MASK) | ((v) << NDP120_CHIP_CONFIG_AESCTL_MODE_SHIFT))
#define NDP120_CHIP_CONFIG_AESCTL_MODE_EXTRACT(x) \
        (((x) & NDP120_CHIP_CONFIG_AESCTL_MODE_MASK) >> NDP120_CHIP_CONFIG_AESCTL_MODE_SHIFT)
#define NDP120_CHIP_CONFIG_AESCTL_MODE_DEFAULT 0x00000000U
#define NDP120_CHIP_CONFIG_AESCTL_MODE_L2_KEY 0x0U
#define NDP120_CHIP_CONFIG_AESCTL_MODE_L3_KEY 0x1U
#define NDP120_CHIP_CONFIG_AESCTL_MODE_NONCE 0x2U
#define NDP120_CHIP_CONFIG_AESCTL_MODE_DECRYPT 0x3U
#define NDP120_CHIP_CONFIG_AESCTL_MODE_DECRYPT_TAG 0x4U
#define NDP120_CHIP_CONFIG_AESCTL_MODE_CALC_TAG_FIRST 0x5U
#define NDP120_CHIP_CONFIG_AESCTL_MODE_CALC_TAG 0x6U
#define NDP120_CHIP_CONFIG_AESCTL_MODE_AES_KEY 0x7U
#define NDP120_CHIP_CONFIG_AESCTL_MODE_AES_ECB 0x8U
#define NDP120_CHIP_CONFIG_AESCTL_MODE_MAX 0x8U
#define NDP120_CHIP_CONFIG_AESCTL_MODE_VALID(v) \
        (v >= 0 && v <= 8)
#define NDP120_CHIP_CONFIG_AESCTL_KEY_SEL_SHIFT 5
#define NDP120_CHIP_CONFIG_AESCTL_KEY_SEL_MASK 0x000000e0U
#define NDP120_CHIP_CONFIG_AESCTL_KEY_SEL(v) \
        ((v) << NDP120_CHIP_CONFIG_AESCTL_KEY_SEL_SHIFT)
#define NDP120_CHIP_CONFIG_AESCTL_KEY_SEL_INSERT(x, v) \
        ((x) | ((v) << NDP120_CHIP_CONFIG_AESCTL_KEY_SEL_SHIFT))
#define NDP120_CHIP_CONFIG_AESCTL_KEY_SEL_MASK_INSERT(x, v) \
        (((x) & ~NDP120_CHIP_CONFIG_AESCTL_KEY_SEL_MASK) | ((v) << NDP120_CHIP_CONFIG_AESCTL_KEY_SEL_SHIFT))
#define NDP120_CHIP_CONFIG_AESCTL_KEY_SEL_EXTRACT(x) \
        (((x) & NDP120_CHIP_CONFIG_AESCTL_KEY_SEL_MASK) >> NDP120_CHIP_CONFIG_AESCTL_KEY_SEL_SHIFT)
#define NDP120_CHIP_CONFIG_AESCTL_KEY_SEL_DEFAULT 0x00000000U
#define NDP120_CHIP_CONFIG_AESCTL_PGEN_SHIFT 8
#define NDP120_CHIP_CONFIG_AESCTL_PGEN_MASK 0x00000100U
#define NDP120_CHIP_CONFIG_AESCTL_PGEN(v) \
        ((v) << NDP120_CHIP_CONFIG_AESCTL_PGEN_SHIFT)
#define NDP120_CHIP_CONFIG_AESCTL_PGEN_INSERT(x, v) \
        ((x) | ((v) << NDP120_CHIP_CONFIG_AESCTL_PGEN_SHIFT))
#define NDP120_CHIP_CONFIG_AESCTL_PGEN_MASK_INSERT(x, v) \
        (((x) & ~NDP120_CHIP_CONFIG_AESCTL_PGEN_MASK) | ((v) << NDP120_CHIP_CONFIG_AESCTL_PGEN_SHIFT))
#define NDP120_CHIP_CONFIG_AESCTL_PGEN_EXTRACT(x) \
        (((x) & NDP120_CHIP_CONFIG_AESCTL_PGEN_MASK) >> NDP120_CHIP_CONFIG_AESCTL_PGEN_SHIFT)
#define NDP120_CHIP_CONFIG_AESCTL_PGEN_DEFAULT 0x00000000U
#define NDP120_CHIP_CONFIG_AESCTL_KEY_STATUS_SHIFT 9
#define NDP120_CHIP_CONFIG_AESCTL_KEY_STATUS_MASK 0x00001e00U
#define NDP120_CHIP_CONFIG_AESCTL_KEY_STATUS(v) \
        ((v) << NDP120_CHIP_CONFIG_AESCTL_KEY_STATUS_SHIFT)
#define NDP120_CHIP_CONFIG_AESCTL_KEY_STATUS_INSERT(x, v) \
        ((x) | ((v) << NDP120_CHIP_CONFIG_AESCTL_KEY_STATUS_SHIFT))
#define NDP120_CHIP_CONFIG_AESCTL_KEY_STATUS_MASK_INSERT(x, v) \
        (((x) & ~NDP120_CHIP_CONFIG_AESCTL_KEY_STATUS_MASK) | ((v) << NDP120_CHIP_CONFIG_AESCTL_KEY_STATUS_SHIFT))
#define NDP120_CHIP_CONFIG_AESCTL_KEY_STATUS_EXTRACT(x) \
        (((x) & NDP120_CHIP_CONFIG_AESCTL_KEY_STATUS_MASK) >> NDP120_CHIP_CONFIG_AESCTL_KEY_STATUS_SHIFT)
#define NDP120_CHIP_CONFIG_AESCTL_STATUS_SHIFT 13
#define NDP120_CHIP_CONFIG_AESCTL_STATUS_MASK 0x0001e000U
#define NDP120_CHIP_CONFIG_AESCTL_STATUS(v) \
        ((v) << NDP120_CHIP_CONFIG_AESCTL_STATUS_SHIFT)
#define NDP120_CHIP_CONFIG_AESCTL_STATUS_INSERT(x, v) \
        ((x) | ((v) << NDP120_CHIP_CONFIG_AESCTL_STATUS_SHIFT))
#define NDP120_CHIP_CONFIG_AESCTL_STATUS_MASK_INSERT(x, v) \
        (((x) & ~NDP120_CHIP_CONFIG_AESCTL_STATUS_MASK) | ((v) << NDP120_CHIP_CONFIG_AESCTL_STATUS_SHIFT))
#define NDP120_CHIP_CONFIG_AESCTL_STATUS_EXTRACT(x) \
        (((x) & NDP120_CHIP_CONFIG_AESCTL_STATUS_MASK) >> NDP120_CHIP_CONFIG_AESCTL_STATUS_SHIFT)
#define NDP120_CHIP_CONFIG_AESCTL_STATUS_L2_READY 0x1U
#define NDP120_CHIP_CONFIG_AESCTL_STATUS_L3_READY 0x2U
#define NDP120_CHIP_CONFIG_AESCTL_STATUS_DECRYPT 0x3U
#define NDP120_CHIP_CONFIG_AESCTL_STATUS_TAG 0x5U
#define NDP120_CHIP_CONFIG_AESCTL_STATUS_ECB_KEY_READY 0x6U
#define NDP120_CHIP_CONFIG_AESCTL_STATUS_ENCRYPT 0x7U
#define NDP120_CHIP_CONFIG_AESCTL_STATUS_ERROR 0x8U
#define NDP120_CHIP_CONFIG_AESCTL_STATUS_MAX 0x8U
#define NDP120_CHIP_CONFIG_AESCTL_STATUS_VALID(v) \
        (v == NDP120_CHIP_CONFIG_AESCTL_STATUS_L2_READY || v == NDP120_CHIP_CONFIG_AESCTL_STATUS_L3_READY || v == NDP120_CHIP_CONFIG_AESCTL_STATUS_DECRYPT || v == NDP120_CHIP_CONFIG_AESCTL_STATUS_TAG || v == NDP120_CHIP_CONFIG_AESCTL_STATUS_ECB_KEY_READY || v == NDP120_CHIP_CONFIG_AESCTL_STATUS_ENCRYPT || v == NDP120_CHIP_CONFIG_AESCTL_STATUS_ERROR)
#define NDP120_CHIP_CONFIG_AESCTL_RUNNING_SHIFT 17
#define NDP120_CHIP_CONFIG_AESCTL_RUNNING_MASK 0x00020000U
#define NDP120_CHIP_CONFIG_AESCTL_RUNNING(v) \
        ((v) << NDP120_CHIP_CONFIG_AESCTL_RUNNING_SHIFT)
#define NDP120_CHIP_CONFIG_AESCTL_RUNNING_INSERT(x, v) \
        ((x) | ((v) << NDP120_CHIP_CONFIG_AESCTL_RUNNING_SHIFT))
#define NDP120_CHIP_CONFIG_AESCTL_RUNNING_MASK_INSERT(x, v) \
        (((x) & ~NDP120_CHIP_CONFIG_AESCTL_RUNNING_MASK) | ((v) << NDP120_CHIP_CONFIG_AESCTL_RUNNING_SHIFT))
#define NDP120_CHIP_CONFIG_AESCTL_RUNNING_EXTRACT(x) \
        (((x) & NDP120_CHIP_CONFIG_AESCTL_RUNNING_MASK) >> NDP120_CHIP_CONFIG_AESCTL_RUNNING_SHIFT)
#define NDP120_CHIP_CONFIG_AESCTL_DONE_SHIFT 18
#define NDP120_CHIP_CONFIG_AESCTL_DONE_MASK 0x00040000U
#define NDP120_CHIP_CONFIG_AESCTL_DONE(v) \
        ((v) << NDP120_CHIP_CONFIG_AESCTL_DONE_SHIFT)
#define NDP120_CHIP_CONFIG_AESCTL_DONE_INSERT(x, v) \
        ((x) | ((v) << NDP120_CHIP_CONFIG_AESCTL_DONE_SHIFT))
#define NDP120_CHIP_CONFIG_AESCTL_DONE_MASK_INSERT(x, v) \
        (((x) & ~NDP120_CHIP_CONFIG_AESCTL_DONE_MASK) | ((v) << NDP120_CHIP_CONFIG_AESCTL_DONE_SHIFT))
#define NDP120_CHIP_CONFIG_AESCTL_DONE_EXTRACT(x) \
        (((x) & NDP120_CHIP_CONFIG_AESCTL_DONE_MASK) >> NDP120_CHIP_CONFIG_AESCTL_DONE_SHIFT)
#define NDP120_CHIP_CONFIG_AESCTL_DEFAULT 0x00000000U 
/* register array ndp120.chip_config.aesdin[4] */
#define NDP120_CHIP_CONFIG_AESDIN(i) (0x400090f8U + ((i) << 2))
#define NDP120_CHIP_CONFIG_AESDIN_COUNT 4
/* register array ndp120.chip_config.aesdout[4] */
#define NDP120_CHIP_CONFIG_AESDOUT(i) (0x40009108U + ((i) << 2))
#define NDP120_CHIP_CONFIG_AESDOUT_COUNT 4
/* register ndp120.chip_config.spi_cfg */
#define NDP120_CHIP_CONFIG_SPI_CFG 0x40009118U
#define NDP120_CHIP_CONFIG_SPI_CFG_ENABLE_SHIFT 0
#define NDP120_CHIP_CONFIG_SPI_CFG_ENABLE_MASK 0x00000001U
#define NDP120_CHIP_CONFIG_SPI_CFG_ENABLE(v) \
        ((v) << NDP120_CHIP_CONFIG_SPI_CFG_ENABLE_SHIFT)
#define NDP120_CHIP_CONFIG_SPI_CFG_ENABLE_INSERT(x, v) \
        ((x) | ((v) << NDP120_CHIP_CONFIG_SPI_CFG_ENABLE_SHIFT))
#define NDP120_CHIP_CONFIG_SPI_CFG_ENABLE_MASK_INSERT(x, v) \
        (((x) & ~NDP120_CHIP_CONFIG_SPI_CFG_ENABLE_MASK) | ((v) << NDP120_CHIP_CONFIG_SPI_CFG_ENABLE_SHIFT))
#define NDP120_CHIP_CONFIG_SPI_CFG_ENABLE_EXTRACT(x) \
        (((x) & NDP120_CHIP_CONFIG_SPI_CFG_ENABLE_MASK) >> NDP120_CHIP_CONFIG_SPI_CFG_ENABLE_SHIFT)
#define NDP120_CHIP_CONFIG_SPI_CFG_ENABLE_DEFAULT 0x00000000U
#define NDP120_CHIP_CONFIG_SPI_CFG_OVERRIDE_SHIFT 1
#define NDP120_CHIP_CONFIG_SPI_CFG_OVERRIDE_MASK 0xfffffffeU
#define NDP120_CHIP_CONFIG_SPI_CFG_OVERRIDE(v) \
        ((v) << NDP120_CHIP_CONFIG_SPI_CFG_OVERRIDE_SHIFT)
#define NDP120_CHIP_CONFIG_SPI_CFG_OVERRIDE_INSERT(x, v) \
        ((x) | ((v) << NDP120_CHIP_CONFIG_SPI_CFG_OVERRIDE_SHIFT))
#define NDP120_CHIP_CONFIG_SPI_CFG_OVERRIDE_MASK_INSERT(x, v) \
        (((x) & ~NDP120_CHIP_CONFIG_SPI_CFG_OVERRIDE_MASK) | ((v) << NDP120_CHIP_CONFIG_SPI_CFG_OVERRIDE_SHIFT))
#define NDP120_CHIP_CONFIG_SPI_CFG_OVERRIDE_EXTRACT(x) \
        (((x) & NDP120_CHIP_CONFIG_SPI_CFG_OVERRIDE_MASK) >> NDP120_CHIP_CONFIG_SPI_CFG_OVERRIDE_SHIFT)
#define NDP120_CHIP_CONFIG_SPI_CFG_OVERRIDE_DEFAULT 0x00000000U
#define NDP120_CHIP_CONFIG_SPI_CFG_DEFAULT 0x00000000U 
/* register ndp120.chip_config.dsp_cfg */
#define NDP120_CHIP_CONFIG_DSP_CFG 0x4000911cU
#define NDP120_CHIP_CONFIG_DSP_CFG_RUN_STALL_SHIFT 0
#define NDP120_CHIP_CONFIG_DSP_CFG_RUN_STALL_MASK 0x00000001U
#define NDP120_CHIP_CONFIG_DSP_CFG_RUN_STALL(v) \
        ((v) << NDP120_CHIP_CONFIG_DSP_CFG_RUN_STALL_SHIFT)
#define NDP120_CHIP_CONFIG_DSP_CFG_RUN_STALL_INSERT(x, v) \
        ((x) | ((v) << NDP120_CHIP_CONFIG_DSP_CFG_RUN_STALL_SHIFT))
#define NDP120_CHIP_CONFIG_DSP_CFG_RUN_STALL_MASK_INSERT(x, v) \
        (((x) & ~NDP120_CHIP_CONFIG_DSP_CFG_RUN_STALL_MASK) | ((v) << NDP120_CHIP_CONFIG_DSP_CFG_RUN_STALL_SHIFT))
#define NDP120_CHIP_CONFIG_DSP_CFG_RUN_STALL_EXTRACT(x) \
        (((x) & NDP120_CHIP_CONFIG_DSP_CFG_RUN_STALL_MASK) >> NDP120_CHIP_CONFIG_DSP_CFG_RUN_STALL_SHIFT)
#define NDP120_CHIP_CONFIG_DSP_CFG_RUN_STALL_DEFAULT 0x00000001U
#define NDP120_CHIP_CONFIG_DSP_CFG_BRESET_SHIFT 1
#define NDP120_CHIP_CONFIG_DSP_CFG_BRESET_MASK 0x00000002U
#define NDP120_CHIP_CONFIG_DSP_CFG_BRESET(v) \
        ((v) << NDP120_CHIP_CONFIG_DSP_CFG_BRESET_SHIFT)
#define NDP120_CHIP_CONFIG_DSP_CFG_BRESET_INSERT(x, v) \
        ((x) | ((v) << NDP120_CHIP_CONFIG_DSP_CFG_BRESET_SHIFT))
#define NDP120_CHIP_CONFIG_DSP_CFG_BRESET_MASK_INSERT(x, v) \
        (((x) & ~NDP120_CHIP_CONFIG_DSP_CFG_BRESET_MASK) | ((v) << NDP120_CHIP_CONFIG_DSP_CFG_BRESET_SHIFT))
#define NDP120_CHIP_CONFIG_DSP_CFG_BRESET_EXTRACT(x) \
        (((x) & NDP120_CHIP_CONFIG_DSP_CFG_BRESET_MASK) >> NDP120_CHIP_CONFIG_DSP_CFG_BRESET_SHIFT)
#define NDP120_CHIP_CONFIG_DSP_CFG_BRESET_DEFAULT 0x00000001U
#define NDP120_CHIP_CONFIG_DSP_CFG_DRESET_SHIFT 2
#define NDP120_CHIP_CONFIG_DSP_CFG_DRESET_MASK 0x00000004U
#define NDP120_CHIP_CONFIG_DSP_CFG_DRESET(v) \
        ((v) << NDP120_CHIP_CONFIG_DSP_CFG_DRESET_SHIFT)
#define NDP120_CHIP_CONFIG_DSP_CFG_DRESET_INSERT(x, v) \
        ((x) | ((v) << NDP120_CHIP_CONFIG_DSP_CFG_DRESET_SHIFT))
#define NDP120_CHIP_CONFIG_DSP_CFG_DRESET_MASK_INSERT(x, v) \
        (((x) & ~NDP120_CHIP_CONFIG_DSP_CFG_DRESET_MASK) | ((v) << NDP120_CHIP_CONFIG_DSP_CFG_DRESET_SHIFT))
#define NDP120_CHIP_CONFIG_DSP_CFG_DRESET_EXTRACT(x) \
        (((x) & NDP120_CHIP_CONFIG_DSP_CFG_DRESET_MASK) >> NDP120_CHIP_CONFIG_DSP_CFG_DRESET_SHIFT)
#define NDP120_CHIP_CONFIG_DSP_CFG_DRESET_DEFAULT 0x00000001U
#define NDP120_CHIP_CONFIG_DSP_CFG_STAT_VECTOR_SEL_SHIFT 3
#define NDP120_CHIP_CONFIG_DSP_CFG_STAT_VECTOR_SEL_MASK 0x00000008U
#define NDP120_CHIP_CONFIG_DSP_CFG_STAT_VECTOR_SEL(v) \
        ((v) << NDP120_CHIP_CONFIG_DSP_CFG_STAT_VECTOR_SEL_SHIFT)
#define NDP120_CHIP_CONFIG_DSP_CFG_STAT_VECTOR_SEL_INSERT(x, v) \
        ((x) | ((v) << NDP120_CHIP_CONFIG_DSP_CFG_STAT_VECTOR_SEL_SHIFT))
#define NDP120_CHIP_CONFIG_DSP_CFG_STAT_VECTOR_SEL_MASK_INSERT(x, v) \
        (((x) & ~NDP120_CHIP_CONFIG_DSP_CFG_STAT_VECTOR_SEL_MASK) | ((v) << NDP120_CHIP_CONFIG_DSP_CFG_STAT_VECTOR_SEL_SHIFT))
#define NDP120_CHIP_CONFIG_DSP_CFG_STAT_VECTOR_SEL_EXTRACT(x) \
        (((x) & NDP120_CHIP_CONFIG_DSP_CFG_STAT_VECTOR_SEL_MASK) >> NDP120_CHIP_CONFIG_DSP_CFG_STAT_VECTOR_SEL_SHIFT)
#define NDP120_CHIP_CONFIG_DSP_CFG_STAT_VECTOR_SEL_DEFAULT 0x00000000U
#define NDP120_CHIP_CONFIG_DSP_CFG_OCD_HALT_ON_RESET_SHIFT 4
#define NDP120_CHIP_CONFIG_DSP_CFG_OCD_HALT_ON_RESET_MASK 0x00000010U
#define NDP120_CHIP_CONFIG_DSP_CFG_OCD_HALT_ON_RESET(v) \
        ((v) << NDP120_CHIP_CONFIG_DSP_CFG_OCD_HALT_ON_RESET_SHIFT)
#define NDP120_CHIP_CONFIG_DSP_CFG_OCD_HALT_ON_RESET_INSERT(x, v) \
        ((x) | ((v) << NDP120_CHIP_CONFIG_DSP_CFG_OCD_HALT_ON_RESET_SHIFT))
#define NDP120_CHIP_CONFIG_DSP_CFG_OCD_HALT_ON_RESET_MASK_INSERT(x, v) \
        (((x) & ~NDP120_CHIP_CONFIG_DSP_CFG_OCD_HALT_ON_RESET_MASK) | ((v) << NDP120_CHIP_CONFIG_DSP_CFG_OCD_HALT_ON_RESET_SHIFT))
#define NDP120_CHIP_CONFIG_DSP_CFG_OCD_HALT_ON_RESET_EXTRACT(x) \
        (((x) & NDP120_CHIP_CONFIG_DSP_CFG_OCD_HALT_ON_RESET_MASK) >> NDP120_CHIP_CONFIG_DSP_CFG_OCD_HALT_ON_RESET_SHIFT)
#define NDP120_CHIP_CONFIG_DSP_CFG_OCD_HALT_ON_RESET_DEFAULT 0x00000000U
#define NDP120_CHIP_CONFIG_DSP_CFG_DEFAULT 0x00000007U 
/* register ndp120.chip_config.dsp_en_hclksys */
#define NDP120_CHIP_CONFIG_DSP_EN_HCLKSYS 0x40009120U
#define NDP120_CHIP_CONFIG_DSP_EN_HCLKSYS_EN_HCLKSYS_FOR_DSP_SHIFT 0
#define NDP120_CHIP_CONFIG_DSP_EN_HCLKSYS_EN_HCLKSYS_FOR_DSP_MASK 0x00000001U
#define NDP120_CHIP_CONFIG_DSP_EN_HCLKSYS_EN_HCLKSYS_FOR_DSP(v) \
        ((v) << NDP120_CHIP_CONFIG_DSP_EN_HCLKSYS_EN_HCLKSYS_FOR_DSP_SHIFT)
#define NDP120_CHIP_CONFIG_DSP_EN_HCLKSYS_EN_HCLKSYS_FOR_DSP_INSERT(x, v) \
        ((x) | ((v) << NDP120_CHIP_CONFIG_DSP_EN_HCLKSYS_EN_HCLKSYS_FOR_DSP_SHIFT))
#define NDP120_CHIP_CONFIG_DSP_EN_HCLKSYS_EN_HCLKSYS_FOR_DSP_MASK_INSERT(x, v) \
        (((x) & ~NDP120_CHIP_CONFIG_DSP_EN_HCLKSYS_EN_HCLKSYS_FOR_DSP_MASK) | ((v) << NDP120_CHIP_CONFIG_DSP_EN_HCLKSYS_EN_HCLKSYS_FOR_DSP_SHIFT))
#define NDP120_CHIP_CONFIG_DSP_EN_HCLKSYS_EN_HCLKSYS_FOR_DSP_EXTRACT(x) \
        (((x) & NDP120_CHIP_CONFIG_DSP_EN_HCLKSYS_EN_HCLKSYS_FOR_DSP_MASK) >> NDP120_CHIP_CONFIG_DSP_EN_HCLKSYS_EN_HCLKSYS_FOR_DSP_SHIFT)
#define NDP120_CHIP_CONFIG_DSP_EN_HCLKSYS_EN_HCLKSYS_FOR_DSP_DEFAULT 0x00000000U
#define NDP120_CHIP_CONFIG_DSP_EN_HCLKSYS_DEFAULT 0x00000000U 
/* register ndp120.chip_config.dsp_status */
#define NDP120_CHIP_CONFIG_DSP_STATUS 0x40009124U
#define NDP120_CHIP_CONFIG_DSP_STATUS_P_WAIT_MODE_SHIFT 0
#define NDP120_CHIP_CONFIG_DSP_STATUS_P_WAIT_MODE_MASK 0x00000001U
#define NDP120_CHIP_CONFIG_DSP_STATUS_P_WAIT_MODE(v) \
        ((v) << NDP120_CHIP_CONFIG_DSP_STATUS_P_WAIT_MODE_SHIFT)
#define NDP120_CHIP_CONFIG_DSP_STATUS_P_WAIT_MODE_INSERT(x, v) \
        ((x) | ((v) << NDP120_CHIP_CONFIG_DSP_STATUS_P_WAIT_MODE_SHIFT))
#define NDP120_CHIP_CONFIG_DSP_STATUS_P_WAIT_MODE_MASK_INSERT(x, v) \
        (((x) & ~NDP120_CHIP_CONFIG_DSP_STATUS_P_WAIT_MODE_MASK) | ((v) << NDP120_CHIP_CONFIG_DSP_STATUS_P_WAIT_MODE_SHIFT))
#define NDP120_CHIP_CONFIG_DSP_STATUS_P_WAIT_MODE_EXTRACT(x) \
        (((x) & NDP120_CHIP_CONFIG_DSP_STATUS_P_WAIT_MODE_MASK) >> NDP120_CHIP_CONFIG_DSP_STATUS_P_WAIT_MODE_SHIFT)
#define NDP120_CHIP_CONFIG_DSP_STATUS_IRAM0_LOAD_STORE_SHIFT 1
#define NDP120_CHIP_CONFIG_DSP_STATUS_IRAM0_LOAD_STORE_MASK 0x00000002U
#define NDP120_CHIP_CONFIG_DSP_STATUS_IRAM0_LOAD_STORE(v) \
        ((v) << NDP120_CHIP_CONFIG_DSP_STATUS_IRAM0_LOAD_STORE_SHIFT)
#define NDP120_CHIP_CONFIG_DSP_STATUS_IRAM0_LOAD_STORE_INSERT(x, v) \
        ((x) | ((v) << NDP120_CHIP_CONFIG_DSP_STATUS_IRAM0_LOAD_STORE_SHIFT))
#define NDP120_CHIP_CONFIG_DSP_STATUS_IRAM0_LOAD_STORE_MASK_INSERT(x, v) \
        (((x) & ~NDP120_CHIP_CONFIG_DSP_STATUS_IRAM0_LOAD_STORE_MASK) | ((v) << NDP120_CHIP_CONFIG_DSP_STATUS_IRAM0_LOAD_STORE_SHIFT))
#define NDP120_CHIP_CONFIG_DSP_STATUS_IRAM0_LOAD_STORE_EXTRACT(x) \
        (((x) & NDP120_CHIP_CONFIG_DSP_STATUS_IRAM0_LOAD_STORE_MASK) >> NDP120_CHIP_CONFIG_DSP_STATUS_IRAM0_LOAD_STORE_SHIFT)
#define NDP120_CHIP_CONFIG_DSP_STATUS_XOCD_MODE_SHIFT 2
#define NDP120_CHIP_CONFIG_DSP_STATUS_XOCD_MODE_MASK 0x00000004U
#define NDP120_CHIP_CONFIG_DSP_STATUS_XOCD_MODE(v) \
        ((v) << NDP120_CHIP_CONFIG_DSP_STATUS_XOCD_MODE_SHIFT)
#define NDP120_CHIP_CONFIG_DSP_STATUS_XOCD_MODE_INSERT(x, v) \
        ((x) | ((v) << NDP120_CHIP_CONFIG_DSP_STATUS_XOCD_MODE_SHIFT))
#define NDP120_CHIP_CONFIG_DSP_STATUS_XOCD_MODE_MASK_INSERT(x, v) \
        (((x) & ~NDP120_CHIP_CONFIG_DSP_STATUS_XOCD_MODE_MASK) | ((v) << NDP120_CHIP_CONFIG_DSP_STATUS_XOCD_MODE_SHIFT))
#define NDP120_CHIP_CONFIG_DSP_STATUS_XOCD_MODE_EXTRACT(x) \
        (((x) & NDP120_CHIP_CONFIG_DSP_STATUS_XOCD_MODE_MASK) >> NDP120_CHIP_CONFIG_DSP_STATUS_XOCD_MODE_SHIFT)
#define NDP120_CHIP_CONFIG_DSP_STATUS_DEBUG_MODE_SHIFT 3
#define NDP120_CHIP_CONFIG_DSP_STATUS_DEBUG_MODE_MASK 0x00000008U
#define NDP120_CHIP_CONFIG_DSP_STATUS_DEBUG_MODE(v) \
        ((v) << NDP120_CHIP_CONFIG_DSP_STATUS_DEBUG_MODE_SHIFT)
#define NDP120_CHIP_CONFIG_DSP_STATUS_DEBUG_MODE_INSERT(x, v) \
        ((x) | ((v) << NDP120_CHIP_CONFIG_DSP_STATUS_DEBUG_MODE_SHIFT))
#define NDP120_CHIP_CONFIG_DSP_STATUS_DEBUG_MODE_MASK_INSERT(x, v) \
        (((x) & ~NDP120_CHIP_CONFIG_DSP_STATUS_DEBUG_MODE_MASK) | ((v) << NDP120_CHIP_CONFIG_DSP_STATUS_DEBUG_MODE_SHIFT))
#define NDP120_CHIP_CONFIG_DSP_STATUS_DEBUG_MODE_EXTRACT(x) \
        (((x) & NDP120_CHIP_CONFIG_DSP_STATUS_DEBUG_MODE_MASK) >> NDP120_CHIP_CONFIG_DSP_STATUS_DEBUG_MODE_SHIFT)
#define NDP120_CHIP_CONFIG_DSP_STATUS_DOUBLE_EXCEPTION_ERROR_SHIFT 4
#define NDP120_CHIP_CONFIG_DSP_STATUS_DOUBLE_EXCEPTION_ERROR_MASK 0x00000010U
#define NDP120_CHIP_CONFIG_DSP_STATUS_DOUBLE_EXCEPTION_ERROR(v) \
        ((v) << NDP120_CHIP_CONFIG_DSP_STATUS_DOUBLE_EXCEPTION_ERROR_SHIFT)
#define NDP120_CHIP_CONFIG_DSP_STATUS_DOUBLE_EXCEPTION_ERROR_INSERT(x, v) \
        ((x) | ((v) << NDP120_CHIP_CONFIG_DSP_STATUS_DOUBLE_EXCEPTION_ERROR_SHIFT))
#define NDP120_CHIP_CONFIG_DSP_STATUS_DOUBLE_EXCEPTION_ERROR_MASK_INSERT(x, v) \
        (((x) & ~NDP120_CHIP_CONFIG_DSP_STATUS_DOUBLE_EXCEPTION_ERROR_MASK) | ((v) << NDP120_CHIP_CONFIG_DSP_STATUS_DOUBLE_EXCEPTION_ERROR_SHIFT))
#define NDP120_CHIP_CONFIG_DSP_STATUS_DOUBLE_EXCEPTION_ERROR_EXTRACT(x) \
        (((x) & NDP120_CHIP_CONFIG_DSP_STATUS_DOUBLE_EXCEPTION_ERROR_MASK) >> NDP120_CHIP_CONFIG_DSP_STATUS_DOUBLE_EXCEPTION_ERROR_SHIFT)
#define NDP120_CHIP_CONFIG_DSP_STATUS_P_FATAL_ERROR_SHIFT 5
#define NDP120_CHIP_CONFIG_DSP_STATUS_P_FATAL_ERROR_MASK 0x00000020U
#define NDP120_CHIP_CONFIG_DSP_STATUS_P_FATAL_ERROR(v) \
        ((v) << NDP120_CHIP_CONFIG_DSP_STATUS_P_FATAL_ERROR_SHIFT)
#define NDP120_CHIP_CONFIG_DSP_STATUS_P_FATAL_ERROR_INSERT(x, v) \
        ((x) | ((v) << NDP120_CHIP_CONFIG_DSP_STATUS_P_FATAL_ERROR_SHIFT))
#define NDP120_CHIP_CONFIG_DSP_STATUS_P_FATAL_ERROR_MASK_INSERT(x, v) \
        (((x) & ~NDP120_CHIP_CONFIG_DSP_STATUS_P_FATAL_ERROR_MASK) | ((v) << NDP120_CHIP_CONFIG_DSP_STATUS_P_FATAL_ERROR_SHIFT))
#define NDP120_CHIP_CONFIG_DSP_STATUS_P_FATAL_ERROR_EXTRACT(x) \
        (((x) & NDP120_CHIP_CONFIG_DSP_STATUS_P_FATAL_ERROR_MASK) >> NDP120_CHIP_CONFIG_DSP_STATUS_P_FATAL_ERROR_SHIFT)
#define NDP120_CHIP_CONFIG_DSP_STATUS_P_FAULT_INFO_VALID_SHIFT 6
#define NDP120_CHIP_CONFIG_DSP_STATUS_P_FAULT_INFO_VALID_MASK 0x00000040U
#define NDP120_CHIP_CONFIG_DSP_STATUS_P_FAULT_INFO_VALID(v) \
        ((v) << NDP120_CHIP_CONFIG_DSP_STATUS_P_FAULT_INFO_VALID_SHIFT)
#define NDP120_CHIP_CONFIG_DSP_STATUS_P_FAULT_INFO_VALID_INSERT(x, v) \
        ((x) | ((v) << NDP120_CHIP_CONFIG_DSP_STATUS_P_FAULT_INFO_VALID_SHIFT))
#define NDP120_CHIP_CONFIG_DSP_STATUS_P_FAULT_INFO_VALID_MASK_INSERT(x, v) \
        (((x) & ~NDP120_CHIP_CONFIG_DSP_STATUS_P_FAULT_INFO_VALID_MASK) | ((v) << NDP120_CHIP_CONFIG_DSP_STATUS_P_FAULT_INFO_VALID_SHIFT))
#define NDP120_CHIP_CONFIG_DSP_STATUS_P_FAULT_INFO_VALID_EXTRACT(x) \
        (((x) & NDP120_CHIP_CONFIG_DSP_STATUS_P_FAULT_INFO_VALID_MASK) >> NDP120_CHIP_CONFIG_DSP_STATUS_P_FAULT_INFO_VALID_SHIFT)
/* register ndp120.chip_config.dsp_fault_info */
#define NDP120_CHIP_CONFIG_DSP_FAULT_INFO 0x40009128U
#define NDP120_CHIP_CONFIG_DSP_FAULT_INFO_P_FAULT_INFO_SHIFT 0
#define NDP120_CHIP_CONFIG_DSP_FAULT_INFO_P_FAULT_INFO_MASK 0xffffffffU
#define NDP120_CHIP_CONFIG_DSP_FAULT_INFO_P_FAULT_INFO(v) \
        ((v) << NDP120_CHIP_CONFIG_DSP_FAULT_INFO_P_FAULT_INFO_SHIFT)
#define NDP120_CHIP_CONFIG_DSP_FAULT_INFO_P_FAULT_INFO_INSERT(x, v) \
        ((x) | ((v) << NDP120_CHIP_CONFIG_DSP_FAULT_INFO_P_FAULT_INFO_SHIFT))
#define NDP120_CHIP_CONFIG_DSP_FAULT_INFO_P_FAULT_INFO_MASK_INSERT(x, v) \
        (((x) & ~NDP120_CHIP_CONFIG_DSP_FAULT_INFO_P_FAULT_INFO_MASK) | ((v) << NDP120_CHIP_CONFIG_DSP_FAULT_INFO_P_FAULT_INFO_SHIFT))
#define NDP120_CHIP_CONFIG_DSP_FAULT_INFO_P_FAULT_INFO_EXTRACT(x) \
        (((x) & NDP120_CHIP_CONFIG_DSP_FAULT_INFO_P_FAULT_INFO_MASK) >> NDP120_CHIP_CONFIG_DSP_FAULT_INFO_P_FAULT_INFO_SHIFT)
/* register ndp120.chip_config.dsp_mem_assist */
#define NDP120_CHIP_CONFIG_DSP_MEM_ASSIST 0x4000912cU
#define NDP120_CHIP_CONFIG_DSP_MEM_ASSIST_WRITE_ASSIST_SHIFT 0
#define NDP120_CHIP_CONFIG_DSP_MEM_ASSIST_WRITE_ASSIST_MASK 0x00000007U
#define NDP120_CHIP_CONFIG_DSP_MEM_ASSIST_WRITE_ASSIST(v) \
        ((v) << NDP120_CHIP_CONFIG_DSP_MEM_ASSIST_WRITE_ASSIST_SHIFT)
#define NDP120_CHIP_CONFIG_DSP_MEM_ASSIST_WRITE_ASSIST_INSERT(x, v) \
        ((x) | ((v) << NDP120_CHIP_CONFIG_DSP_MEM_ASSIST_WRITE_ASSIST_SHIFT))
#define NDP120_CHIP_CONFIG_DSP_MEM_ASSIST_WRITE_ASSIST_MASK_INSERT(x, v) \
        (((x) & ~NDP120_CHIP_CONFIG_DSP_MEM_ASSIST_WRITE_ASSIST_MASK) | ((v) << NDP120_CHIP_CONFIG_DSP_MEM_ASSIST_WRITE_ASSIST_SHIFT))
#define NDP120_CHIP_CONFIG_DSP_MEM_ASSIST_WRITE_ASSIST_EXTRACT(x) \
        (((x) & NDP120_CHIP_CONFIG_DSP_MEM_ASSIST_WRITE_ASSIST_MASK) >> NDP120_CHIP_CONFIG_DSP_MEM_ASSIST_WRITE_ASSIST_SHIFT)
#define NDP120_CHIP_CONFIG_DSP_MEM_ASSIST_WRITE_ASSIST_DEFAULT 0x00000007U
#define NDP120_CHIP_CONFIG_DSP_MEM_ASSIST_READ_ASSIST_SHIFT 3
#define NDP120_CHIP_CONFIG_DSP_MEM_ASSIST_READ_ASSIST_MASK 0x00000038U
#define NDP120_CHIP_CONFIG_DSP_MEM_ASSIST_READ_ASSIST(v) \
        ((v) << NDP120_CHIP_CONFIG_DSP_MEM_ASSIST_READ_ASSIST_SHIFT)
#define NDP120_CHIP_CONFIG_DSP_MEM_ASSIST_READ_ASSIST_INSERT(x, v) \
        ((x) | ((v) << NDP120_CHIP_CONFIG_DSP_MEM_ASSIST_READ_ASSIST_SHIFT))
#define NDP120_CHIP_CONFIG_DSP_MEM_ASSIST_READ_ASSIST_MASK_INSERT(x, v) \
        (((x) & ~NDP120_CHIP_CONFIG_DSP_MEM_ASSIST_READ_ASSIST_MASK) | ((v) << NDP120_CHIP_CONFIG_DSP_MEM_ASSIST_READ_ASSIST_SHIFT))
#define NDP120_CHIP_CONFIG_DSP_MEM_ASSIST_READ_ASSIST_EXTRACT(x) \
        (((x) & NDP120_CHIP_CONFIG_DSP_MEM_ASSIST_READ_ASSIST_MASK) >> NDP120_CHIP_CONFIG_DSP_MEM_ASSIST_READ_ASSIST_SHIFT)
#define NDP120_CHIP_CONFIG_DSP_MEM_ASSIST_READ_ASSIST_DEFAULT 0x00000000U
#define NDP120_CHIP_CONFIG_DSP_MEM_ASSIST_MARGIN_WRITE_SHIFT 6
#define NDP120_CHIP_CONFIG_DSP_MEM_ASSIST_MARGIN_WRITE_MASK 0x000000c0U
#define NDP120_CHIP_CONFIG_DSP_MEM_ASSIST_MARGIN_WRITE(v) \
        ((v) << NDP120_CHIP_CONFIG_DSP_MEM_ASSIST_MARGIN_WRITE_SHIFT)
#define NDP120_CHIP_CONFIG_DSP_MEM_ASSIST_MARGIN_WRITE_INSERT(x, v) \
        ((x) | ((v) << NDP120_CHIP_CONFIG_DSP_MEM_ASSIST_MARGIN_WRITE_SHIFT))
#define NDP120_CHIP_CONFIG_DSP_MEM_ASSIST_MARGIN_WRITE_MASK_INSERT(x, v) \
        (((x) & ~NDP120_CHIP_CONFIG_DSP_MEM_ASSIST_MARGIN_WRITE_MASK) | ((v) << NDP120_CHIP_CONFIG_DSP_MEM_ASSIST_MARGIN_WRITE_SHIFT))
#define NDP120_CHIP_CONFIG_DSP_MEM_ASSIST_MARGIN_WRITE_EXTRACT(x) \
        (((x) & NDP120_CHIP_CONFIG_DSP_MEM_ASSIST_MARGIN_WRITE_MASK) >> NDP120_CHIP_CONFIG_DSP_MEM_ASSIST_MARGIN_WRITE_SHIFT)
#define NDP120_CHIP_CONFIG_DSP_MEM_ASSIST_MARGIN_WRITE_DEFAULT 0x00000000U
#define NDP120_CHIP_CONFIG_DSP_MEM_ASSIST_MARGIN_READ_SHIFT 8
#define NDP120_CHIP_CONFIG_DSP_MEM_ASSIST_MARGIN_READ_MASK 0x00000700U
#define NDP120_CHIP_CONFIG_DSP_MEM_ASSIST_MARGIN_READ(v) \
        ((v) << NDP120_CHIP_CONFIG_DSP_MEM_ASSIST_MARGIN_READ_SHIFT)
#define NDP120_CHIP_CONFIG_DSP_MEM_ASSIST_MARGIN_READ_INSERT(x, v) \
        ((x) | ((v) << NDP120_CHIP_CONFIG_DSP_MEM_ASSIST_MARGIN_READ_SHIFT))
#define NDP120_CHIP_CONFIG_DSP_MEM_ASSIST_MARGIN_READ_MASK_INSERT(x, v) \
        (((x) & ~NDP120_CHIP_CONFIG_DSP_MEM_ASSIST_MARGIN_READ_MASK) | ((v) << NDP120_CHIP_CONFIG_DSP_MEM_ASSIST_MARGIN_READ_SHIFT))
#define NDP120_CHIP_CONFIG_DSP_MEM_ASSIST_MARGIN_READ_EXTRACT(x) \
        (((x) & NDP120_CHIP_CONFIG_DSP_MEM_ASSIST_MARGIN_READ_MASK) >> NDP120_CHIP_CONFIG_DSP_MEM_ASSIST_MARGIN_READ_SHIFT)
#define NDP120_CHIP_CONFIG_DSP_MEM_ASSIST_MARGIN_READ_DEFAULT 0x00000007U
#define NDP120_CHIP_CONFIG_DSP_MEM_ASSIST_DEFAULT 0x00000707U 
/* register ndp120.chip_config.dsp_mem_pgen */
#define NDP120_CHIP_CONFIG_DSP_MEM_PGEN 0x40009130U
#define NDP120_CHIP_CONFIG_DSP_MEM_PGEN_DSP_PGEN_SHIFT 0
#define NDP120_CHIP_CONFIG_DSP_MEM_PGEN_DSP_PGEN_MASK 0x000000ffU
#define NDP120_CHIP_CONFIG_DSP_MEM_PGEN_DSP_PGEN(v) \
        ((v) << NDP120_CHIP_CONFIG_DSP_MEM_PGEN_DSP_PGEN_SHIFT)
#define NDP120_CHIP_CONFIG_DSP_MEM_PGEN_DSP_PGEN_INSERT(x, v) \
        ((x) | ((v) << NDP120_CHIP_CONFIG_DSP_MEM_PGEN_DSP_PGEN_SHIFT))
#define NDP120_CHIP_CONFIG_DSP_MEM_PGEN_DSP_PGEN_MASK_INSERT(x, v) \
        (((x) & ~NDP120_CHIP_CONFIG_DSP_MEM_PGEN_DSP_PGEN_MASK) | ((v) << NDP120_CHIP_CONFIG_DSP_MEM_PGEN_DSP_PGEN_SHIFT))
#define NDP120_CHIP_CONFIG_DSP_MEM_PGEN_DSP_PGEN_EXTRACT(x) \
        (((x) & NDP120_CHIP_CONFIG_DSP_MEM_PGEN_DSP_PGEN_MASK) >> NDP120_CHIP_CONFIG_DSP_MEM_PGEN_DSP_PGEN_SHIFT)
#define NDP120_CHIP_CONFIG_DSP_MEM_PGEN_DSP_PGEN_DEFAULT 0x00000000U
#define NDP120_CHIP_CONFIG_DSP_MEM_PGEN_DEFAULT 0x00000000U 
/* register ndp120.chip_config.dsp_mem_ret1n */
#define NDP120_CHIP_CONFIG_DSP_MEM_RET1N 0x40009134U
#define NDP120_CHIP_CONFIG_DSP_MEM_RET1N_DSP_RET1N_SHIFT 0
#define NDP120_CHIP_CONFIG_DSP_MEM_RET1N_DSP_RET1N_MASK 0x000000ffU
#define NDP120_CHIP_CONFIG_DSP_MEM_RET1N_DSP_RET1N(v) \
        ((v) << NDP120_CHIP_CONFIG_DSP_MEM_RET1N_DSP_RET1N_SHIFT)
#define NDP120_CHIP_CONFIG_DSP_MEM_RET1N_DSP_RET1N_INSERT(x, v) \
        ((x) | ((v) << NDP120_CHIP_CONFIG_DSP_MEM_RET1N_DSP_RET1N_SHIFT))
#define NDP120_CHIP_CONFIG_DSP_MEM_RET1N_DSP_RET1N_MASK_INSERT(x, v) \
        (((x) & ~NDP120_CHIP_CONFIG_DSP_MEM_RET1N_DSP_RET1N_MASK) | ((v) << NDP120_CHIP_CONFIG_DSP_MEM_RET1N_DSP_RET1N_SHIFT))
#define NDP120_CHIP_CONFIG_DSP_MEM_RET1N_DSP_RET1N_EXTRACT(x) \
        (((x) & NDP120_CHIP_CONFIG_DSP_MEM_RET1N_DSP_RET1N_MASK) >> NDP120_CHIP_CONFIG_DSP_MEM_RET1N_DSP_RET1N_SHIFT)
#define NDP120_CHIP_CONFIG_DSP_MEM_RET1N_DSP_RET1N_DEFAULT 0x000000ffU
#define NDP120_CHIP_CONFIG_DSP_MEM_RET1N_DEFAULT 0x000000ffU 
/* register ndp120.chip_config.dsp_mem_ret2n */
#define NDP120_CHIP_CONFIG_DSP_MEM_RET2N 0x40009138U
#define NDP120_CHIP_CONFIG_DSP_MEM_RET2N_DSP_RET2N_SHIFT 0
#define NDP120_CHIP_CONFIG_DSP_MEM_RET2N_DSP_RET2N_MASK 0x000000ffU
#define NDP120_CHIP_CONFIG_DSP_MEM_RET2N_DSP_RET2N(v) \
        ((v) << NDP120_CHIP_CONFIG_DSP_MEM_RET2N_DSP_RET2N_SHIFT)
#define NDP120_CHIP_CONFIG_DSP_MEM_RET2N_DSP_RET2N_INSERT(x, v) \
        ((x) | ((v) << NDP120_CHIP_CONFIG_DSP_MEM_RET2N_DSP_RET2N_SHIFT))
#define NDP120_CHIP_CONFIG_DSP_MEM_RET2N_DSP_RET2N_MASK_INSERT(x, v) \
        (((x) & ~NDP120_CHIP_CONFIG_DSP_MEM_RET2N_DSP_RET2N_MASK) | ((v) << NDP120_CHIP_CONFIG_DSP_MEM_RET2N_DSP_RET2N_SHIFT))
#define NDP120_CHIP_CONFIG_DSP_MEM_RET2N_DSP_RET2N_EXTRACT(x) \
        (((x) & NDP120_CHIP_CONFIG_DSP_MEM_RET2N_DSP_RET2N_MASK) >> NDP120_CHIP_CONFIG_DSP_MEM_RET2N_DSP_RET2N_SHIFT)
#define NDP120_CHIP_CONFIG_DSP_MEM_RET2N_DSP_RET2N_DEFAULT 0x000000ffU
#define NDP120_CHIP_CONFIG_DSP_MEM_RET2N_DEFAULT 0x000000ffU 
/* register ndp120.chip_config.dma_src_addr */
#define NDP120_CHIP_CONFIG_DMA_SRC_ADDR 0x4000913cU
#define NDP120_CHIP_CONFIG_DMA_SRC_ADDR_SRC_ADDR_SHIFT 0
#define NDP120_CHIP_CONFIG_DMA_SRC_ADDR_SRC_ADDR_MASK 0xffffffffU
#define NDP120_CHIP_CONFIG_DMA_SRC_ADDR_SRC_ADDR(v) \
        ((v) << NDP120_CHIP_CONFIG_DMA_SRC_ADDR_SRC_ADDR_SHIFT)
#define NDP120_CHIP_CONFIG_DMA_SRC_ADDR_SRC_ADDR_INSERT(x, v) \
        ((x) | ((v) << NDP120_CHIP_CONFIG_DMA_SRC_ADDR_SRC_ADDR_SHIFT))
#define NDP120_CHIP_CONFIG_DMA_SRC_ADDR_SRC_ADDR_MASK_INSERT(x, v) \
        (((x) & ~NDP120_CHIP_CONFIG_DMA_SRC_ADDR_SRC_ADDR_MASK) | ((v) << NDP120_CHIP_CONFIG_DMA_SRC_ADDR_SRC_ADDR_SHIFT))
#define NDP120_CHIP_CONFIG_DMA_SRC_ADDR_SRC_ADDR_EXTRACT(x) \
        (((x) & NDP120_CHIP_CONFIG_DMA_SRC_ADDR_SRC_ADDR_MASK) >> NDP120_CHIP_CONFIG_DMA_SRC_ADDR_SRC_ADDR_SHIFT)
#define NDP120_CHIP_CONFIG_DMA_SRC_ADDR_SRC_ADDR_DEFAULT 0x00000000U
#define NDP120_CHIP_CONFIG_DMA_SRC_ADDR_DEFAULT 0x00000000U 
/* register ndp120.chip_config.dma_dest_addr */
#define NDP120_CHIP_CONFIG_DMA_DEST_ADDR 0x40009140U
#define NDP120_CHIP_CONFIG_DMA_DEST_ADDR_DEST_ADDR_SHIFT 0
#define NDP120_CHIP_CONFIG_DMA_DEST_ADDR_DEST_ADDR_MASK 0xffffffffU
#define NDP120_CHIP_CONFIG_DMA_DEST_ADDR_DEST_ADDR(v) \
        ((v) << NDP120_CHIP_CONFIG_DMA_DEST_ADDR_DEST_ADDR_SHIFT)
#define NDP120_CHIP_CONFIG_DMA_DEST_ADDR_DEST_ADDR_INSERT(x, v) \
        ((x) | ((v) << NDP120_CHIP_CONFIG_DMA_DEST_ADDR_DEST_ADDR_SHIFT))
#define NDP120_CHIP_CONFIG_DMA_DEST_ADDR_DEST_ADDR_MASK_INSERT(x, v) \
        (((x) & ~NDP120_CHIP_CONFIG_DMA_DEST_ADDR_DEST_ADDR_MASK) | ((v) << NDP120_CHIP_CONFIG_DMA_DEST_ADDR_DEST_ADDR_SHIFT))
#define NDP120_CHIP_CONFIG_DMA_DEST_ADDR_DEST_ADDR_EXTRACT(x) \
        (((x) & NDP120_CHIP_CONFIG_DMA_DEST_ADDR_DEST_ADDR_MASK) >> NDP120_CHIP_CONFIG_DMA_DEST_ADDR_DEST_ADDR_SHIFT)
#define NDP120_CHIP_CONFIG_DMA_DEST_ADDR_DEST_ADDR_DEFAULT 0x00000000U
#define NDP120_CHIP_CONFIG_DMA_DEST_ADDR_DEFAULT 0x00000000U 
/* register ndp120.chip_config.dma_cnt */
#define NDP120_CHIP_CONFIG_DMA_CNT 0x40009144U
#define NDP120_CHIP_CONFIG_DMA_CNT_WORD_COUNT_SHIFT 0
#define NDP120_CHIP_CONFIG_DMA_CNT_WORD_COUNT_MASK 0x0000ffffU
#define NDP120_CHIP_CONFIG_DMA_CNT_WORD_COUNT(v) \
        ((v) << NDP120_CHIP_CONFIG_DMA_CNT_WORD_COUNT_SHIFT)
#define NDP120_CHIP_CONFIG_DMA_CNT_WORD_COUNT_INSERT(x, v) \
        ((x) | ((v) << NDP120_CHIP_CONFIG_DMA_CNT_WORD_COUNT_SHIFT))
#define NDP120_CHIP_CONFIG_DMA_CNT_WORD_COUNT_MASK_INSERT(x, v) \
        (((x) & ~NDP120_CHIP_CONFIG_DMA_CNT_WORD_COUNT_MASK) | ((v) << NDP120_CHIP_CONFIG_DMA_CNT_WORD_COUNT_SHIFT))
#define NDP120_CHIP_CONFIG_DMA_CNT_WORD_COUNT_EXTRACT(x) \
        (((x) & NDP120_CHIP_CONFIG_DMA_CNT_WORD_COUNT_MASK) >> NDP120_CHIP_CONFIG_DMA_CNT_WORD_COUNT_SHIFT)
#define NDP120_CHIP_CONFIG_DMA_CNT_WORD_COUNT_DEFAULT 0x00000000U
#define NDP120_CHIP_CONFIG_DMA_CNT_DEFAULT 0x00000000U 
/* register ndp120.chip_config.dma_ctrl */
#define NDP120_CHIP_CONFIG_DMA_CTRL 0x40009148U
#define NDP120_CHIP_CONFIG_DMA_CTRL_MAX_BURST_SIZE_SHIFT 0
#define NDP120_CHIP_CONFIG_DMA_CTRL_MAX_BURST_SIZE_MASK 0x00000003U
#define NDP120_CHIP_CONFIG_DMA_CTRL_MAX_BURST_SIZE(v) \
        ((v) << NDP120_CHIP_CONFIG_DMA_CTRL_MAX_BURST_SIZE_SHIFT)
#define NDP120_CHIP_CONFIG_DMA_CTRL_MAX_BURST_SIZE_INSERT(x, v) \
        ((x) | ((v) << NDP120_CHIP_CONFIG_DMA_CTRL_MAX_BURST_SIZE_SHIFT))
#define NDP120_CHIP_CONFIG_DMA_CTRL_MAX_BURST_SIZE_MASK_INSERT(x, v) \
        (((x) & ~NDP120_CHIP_CONFIG_DMA_CTRL_MAX_BURST_SIZE_MASK) | ((v) << NDP120_CHIP_CONFIG_DMA_CTRL_MAX_BURST_SIZE_SHIFT))
#define NDP120_CHIP_CONFIG_DMA_CTRL_MAX_BURST_SIZE_EXTRACT(x) \
        (((x) & NDP120_CHIP_CONFIG_DMA_CTRL_MAX_BURST_SIZE_MASK) >> NDP120_CHIP_CONFIG_DMA_CTRL_MAX_BURST_SIZE_SHIFT)
#define NDP120_CHIP_CONFIG_DMA_CTRL_MAX_BURST_SIZE_DEFAULT 0x00000000U
#define NDP120_CHIP_CONFIG_DMA_CTRL_MAX_BURST_SIZE_BURST1 0x0U
#define NDP120_CHIP_CONFIG_DMA_CTRL_MAX_BURST_SIZE_BURST4 0x1U
#define NDP120_CHIP_CONFIG_DMA_CTRL_MAX_BURST_SIZE_BURST8 0x2U
#define NDP120_CHIP_CONFIG_DMA_CTRL_MAX_BURST_SIZE_BURST16 0x3U
#define NDP120_CHIP_CONFIG_DMA_CTRL_MAX_BURST_SIZE_MAX 0x3U
#define NDP120_CHIP_CONFIG_DMA_CTRL_MAX_BURST_SIZE_VALID(v) \
        (v >= 0 && v <= 3)
#define NDP120_CHIP_CONFIG_DMA_CTRL_ABORT_SHIFT 2
#define NDP120_CHIP_CONFIG_DMA_CTRL_ABORT_MASK 0x00000004U
#define NDP120_CHIP_CONFIG_DMA_CTRL_ABORT(v) \
        ((v) << NDP120_CHIP_CONFIG_DMA_CTRL_ABORT_SHIFT)
#define NDP120_CHIP_CONFIG_DMA_CTRL_ABORT_INSERT(x, v) \
        ((x) | ((v) << NDP120_CHIP_CONFIG_DMA_CTRL_ABORT_SHIFT))
#define NDP120_CHIP_CONFIG_DMA_CTRL_ABORT_MASK_INSERT(x, v) \
        (((x) & ~NDP120_CHIP_CONFIG_DMA_CTRL_ABORT_MASK) | ((v) << NDP120_CHIP_CONFIG_DMA_CTRL_ABORT_SHIFT))
#define NDP120_CHIP_CONFIG_DMA_CTRL_ABORT_EXTRACT(x) \
        (((x) & NDP120_CHIP_CONFIG_DMA_CTRL_ABORT_MASK) >> NDP120_CHIP_CONFIG_DMA_CTRL_ABORT_SHIFT)
#define NDP120_CHIP_CONFIG_DMA_CTRL_ABORT_DEFAULT 0x00000000U
#define NDP120_CHIP_CONFIG_DMA_CTRL_START_SHIFT 3
#define NDP120_CHIP_CONFIG_DMA_CTRL_START_MASK 0x00000008U
#define NDP120_CHIP_CONFIG_DMA_CTRL_START(v) \
        ((v) << NDP120_CHIP_CONFIG_DMA_CTRL_START_SHIFT)
#define NDP120_CHIP_CONFIG_DMA_CTRL_START_INSERT(x, v) \
        ((x) | ((v) << NDP120_CHIP_CONFIG_DMA_CTRL_START_SHIFT))
#define NDP120_CHIP_CONFIG_DMA_CTRL_START_MASK_INSERT(x, v) \
        (((x) & ~NDP120_CHIP_CONFIG_DMA_CTRL_START_MASK) | ((v) << NDP120_CHIP_CONFIG_DMA_CTRL_START_SHIFT))
#define NDP120_CHIP_CONFIG_DMA_CTRL_START_EXTRACT(x) \
        (((x) & NDP120_CHIP_CONFIG_DMA_CTRL_START_MASK) >> NDP120_CHIP_CONFIG_DMA_CTRL_START_SHIFT)
#define NDP120_CHIP_CONFIG_DMA_CTRL_START_DEFAULT 0x00000000U
#define NDP120_CHIP_CONFIG_DMA_CTRL_STALL_SHIFT 4
#define NDP120_CHIP_CONFIG_DMA_CTRL_STALL_MASK 0x00000010U
#define NDP120_CHIP_CONFIG_DMA_CTRL_STALL(v) \
        ((v) << NDP120_CHIP_CONFIG_DMA_CTRL_STALL_SHIFT)
#define NDP120_CHIP_CONFIG_DMA_CTRL_STALL_INSERT(x, v) \
        ((x) | ((v) << NDP120_CHIP_CONFIG_DMA_CTRL_STALL_SHIFT))
#define NDP120_CHIP_CONFIG_DMA_CTRL_STALL_MASK_INSERT(x, v) \
        (((x) & ~NDP120_CHIP_CONFIG_DMA_CTRL_STALL_MASK) | ((v) << NDP120_CHIP_CONFIG_DMA_CTRL_STALL_SHIFT))
#define NDP120_CHIP_CONFIG_DMA_CTRL_STALL_EXTRACT(x) \
        (((x) & NDP120_CHIP_CONFIG_DMA_CTRL_STALL_MASK) >> NDP120_CHIP_CONFIG_DMA_CTRL_STALL_SHIFT)
#define NDP120_CHIP_CONFIG_DMA_CTRL_STALL_DEFAULT 0x00000000U
#define NDP120_CHIP_CONFIG_DMA_CTRL_DEFAULT 0x00000000U 
/* register ndp120.chip_config.dma_status */
#define NDP120_CHIP_CONFIG_DMA_STATUS 0x4000914cU
#define NDP120_CHIP_CONFIG_DMA_STATUS_DONE_SHIFT 0
#define NDP120_CHIP_CONFIG_DMA_STATUS_DONE_MASK 0x00000001U
#define NDP120_CHIP_CONFIG_DMA_STATUS_DONE(v) \
        ((v) << NDP120_CHIP_CONFIG_DMA_STATUS_DONE_SHIFT)
#define NDP120_CHIP_CONFIG_DMA_STATUS_DONE_INSERT(x, v) \
        ((x) | ((v) << NDP120_CHIP_CONFIG_DMA_STATUS_DONE_SHIFT))
#define NDP120_CHIP_CONFIG_DMA_STATUS_DONE_MASK_INSERT(x, v) \
        (((x) & ~NDP120_CHIP_CONFIG_DMA_STATUS_DONE_MASK) | ((v) << NDP120_CHIP_CONFIG_DMA_STATUS_DONE_SHIFT))
#define NDP120_CHIP_CONFIG_DMA_STATUS_DONE_EXTRACT(x) \
        (((x) & NDP120_CHIP_CONFIG_DMA_STATUS_DONE_MASK) >> NDP120_CHIP_CONFIG_DMA_STATUS_DONE_SHIFT)
#define NDP120_CHIP_CONFIG_DMA_STATUS_BUSY_SHIFT 1
#define NDP120_CHIP_CONFIG_DMA_STATUS_BUSY_MASK 0x00000002U
#define NDP120_CHIP_CONFIG_DMA_STATUS_BUSY(v) \
        ((v) << NDP120_CHIP_CONFIG_DMA_STATUS_BUSY_SHIFT)
#define NDP120_CHIP_CONFIG_DMA_STATUS_BUSY_INSERT(x, v) \
        ((x) | ((v) << NDP120_CHIP_CONFIG_DMA_STATUS_BUSY_SHIFT))
#define NDP120_CHIP_CONFIG_DMA_STATUS_BUSY_MASK_INSERT(x, v) \
        (((x) & ~NDP120_CHIP_CONFIG_DMA_STATUS_BUSY_MASK) | ((v) << NDP120_CHIP_CONFIG_DMA_STATUS_BUSY_SHIFT))
#define NDP120_CHIP_CONFIG_DMA_STATUS_BUSY_EXTRACT(x) \
        (((x) & NDP120_CHIP_CONFIG_DMA_STATUS_BUSY_MASK) >> NDP120_CHIP_CONFIG_DMA_STATUS_BUSY_SHIFT)
#define NDP120_CHIP_CONFIG_DMA_STATUS_ERR_SHIFT 2
#define NDP120_CHIP_CONFIG_DMA_STATUS_ERR_MASK 0x00000004U
#define NDP120_CHIP_CONFIG_DMA_STATUS_ERR(v) \
        ((v) << NDP120_CHIP_CONFIG_DMA_STATUS_ERR_SHIFT)
#define NDP120_CHIP_CONFIG_DMA_STATUS_ERR_INSERT(x, v) \
        ((x) | ((v) << NDP120_CHIP_CONFIG_DMA_STATUS_ERR_SHIFT))
#define NDP120_CHIP_CONFIG_DMA_STATUS_ERR_MASK_INSERT(x, v) \
        (((x) & ~NDP120_CHIP_CONFIG_DMA_STATUS_ERR_MASK) | ((v) << NDP120_CHIP_CONFIG_DMA_STATUS_ERR_SHIFT))
#define NDP120_CHIP_CONFIG_DMA_STATUS_ERR_EXTRACT(x) \
        (((x) & NDP120_CHIP_CONFIG_DMA_STATUS_ERR_MASK) >> NDP120_CHIP_CONFIG_DMA_STATUS_ERR_SHIFT)
#define NDP120_CHIP_CONFIG_DMA_STATUS_REMAINING_CNT_SHIFT 3
#define NDP120_CHIP_CONFIG_DMA_STATUS_REMAINING_CNT_MASK 0x0007fff8U
#define NDP120_CHIP_CONFIG_DMA_STATUS_REMAINING_CNT(v) \
        ((v) << NDP120_CHIP_CONFIG_DMA_STATUS_REMAINING_CNT_SHIFT)
#define NDP120_CHIP_CONFIG_DMA_STATUS_REMAINING_CNT_INSERT(x, v) \
        ((x) | ((v) << NDP120_CHIP_CONFIG_DMA_STATUS_REMAINING_CNT_SHIFT))
#define NDP120_CHIP_CONFIG_DMA_STATUS_REMAINING_CNT_MASK_INSERT(x, v) \
        (((x) & ~NDP120_CHIP_CONFIG_DMA_STATUS_REMAINING_CNT_MASK) | ((v) << NDP120_CHIP_CONFIG_DMA_STATUS_REMAINING_CNT_SHIFT))
#define NDP120_CHIP_CONFIG_DMA_STATUS_REMAINING_CNT_EXTRACT(x) \
        (((x) & NDP120_CHIP_CONFIG_DMA_STATUS_REMAINING_CNT_MASK) >> NDP120_CHIP_CONFIG_DMA_STATUS_REMAINING_CNT_SHIFT)
/* register ndp120.chip_config.multi_core_debug_cfg */
#define NDP120_CHIP_CONFIG_MULTI_CORE_DEBUG_CFG 0x40009150U
#define NDP120_CHIP_CONFIG_MULTI_CORE_DEBUG_CFG_RESET_DSP_BREAK_IN_SHIFT 0
#define NDP120_CHIP_CONFIG_MULTI_CORE_DEBUG_CFG_RESET_DSP_BREAK_IN_MASK 0x00000001U
#define NDP120_CHIP_CONFIG_MULTI_CORE_DEBUG_CFG_RESET_DSP_BREAK_IN(v) \
        ((v) << NDP120_CHIP_CONFIG_MULTI_CORE_DEBUG_CFG_RESET_DSP_BREAK_IN_SHIFT)
#define NDP120_CHIP_CONFIG_MULTI_CORE_DEBUG_CFG_RESET_DSP_BREAK_IN_INSERT(x, v) \
        ((x) | ((v) << NDP120_CHIP_CONFIG_MULTI_CORE_DEBUG_CFG_RESET_DSP_BREAK_IN_SHIFT))
#define NDP120_CHIP_CONFIG_MULTI_CORE_DEBUG_CFG_RESET_DSP_BREAK_IN_MASK_INSERT(x, v) \
        (((x) & ~NDP120_CHIP_CONFIG_MULTI_CORE_DEBUG_CFG_RESET_DSP_BREAK_IN_MASK) | ((v) << NDP120_CHIP_CONFIG_MULTI_CORE_DEBUG_CFG_RESET_DSP_BREAK_IN_SHIFT))
#define NDP120_CHIP_CONFIG_MULTI_CORE_DEBUG_CFG_RESET_DSP_BREAK_IN_EXTRACT(x) \
        (((x) & NDP120_CHIP_CONFIG_MULTI_CORE_DEBUG_CFG_RESET_DSP_BREAK_IN_MASK) >> NDP120_CHIP_CONFIG_MULTI_CORE_DEBUG_CFG_RESET_DSP_BREAK_IN_SHIFT)
#define NDP120_CHIP_CONFIG_MULTI_CORE_DEBUG_CFG_RESET_DSP_BREAK_IN_DEFAULT 0x00000000U
#define NDP120_CHIP_CONFIG_MULTI_CORE_DEBUG_CFG_ENABLE_DSP_BREAK_IN_SHIFT 1
#define NDP120_CHIP_CONFIG_MULTI_CORE_DEBUG_CFG_ENABLE_DSP_BREAK_IN_MASK 0x00000002U
#define NDP120_CHIP_CONFIG_MULTI_CORE_DEBUG_CFG_ENABLE_DSP_BREAK_IN(v) \
        ((v) << NDP120_CHIP_CONFIG_MULTI_CORE_DEBUG_CFG_ENABLE_DSP_BREAK_IN_SHIFT)
#define NDP120_CHIP_CONFIG_MULTI_CORE_DEBUG_CFG_ENABLE_DSP_BREAK_IN_INSERT(x, v) \
        ((x) | ((v) << NDP120_CHIP_CONFIG_MULTI_CORE_DEBUG_CFG_ENABLE_DSP_BREAK_IN_SHIFT))
#define NDP120_CHIP_CONFIG_MULTI_CORE_DEBUG_CFG_ENABLE_DSP_BREAK_IN_MASK_INSERT(x, v) \
        (((x) & ~NDP120_CHIP_CONFIG_MULTI_CORE_DEBUG_CFG_ENABLE_DSP_BREAK_IN_MASK) | ((v) << NDP120_CHIP_CONFIG_MULTI_CORE_DEBUG_CFG_ENABLE_DSP_BREAK_IN_SHIFT))
#define NDP120_CHIP_CONFIG_MULTI_CORE_DEBUG_CFG_ENABLE_DSP_BREAK_IN_EXTRACT(x) \
        (((x) & NDP120_CHIP_CONFIG_MULTI_CORE_DEBUG_CFG_ENABLE_DSP_BREAK_IN_MASK) >> NDP120_CHIP_CONFIG_MULTI_CORE_DEBUG_CFG_ENABLE_DSP_BREAK_IN_SHIFT)
#define NDP120_CHIP_CONFIG_MULTI_CORE_DEBUG_CFG_ENABLE_DSP_BREAK_IN_DEFAULT 0x00000001U
#define NDP120_CHIP_CONFIG_MULTI_CORE_DEBUG_CFG_ENABLE_DSP_BREAK_OUT_ACK_SHIFT 2
#define NDP120_CHIP_CONFIG_MULTI_CORE_DEBUG_CFG_ENABLE_DSP_BREAK_OUT_ACK_MASK 0x00000004U
#define NDP120_CHIP_CONFIG_MULTI_CORE_DEBUG_CFG_ENABLE_DSP_BREAK_OUT_ACK(v) \
        ((v) << NDP120_CHIP_CONFIG_MULTI_CORE_DEBUG_CFG_ENABLE_DSP_BREAK_OUT_ACK_SHIFT)
#define NDP120_CHIP_CONFIG_MULTI_CORE_DEBUG_CFG_ENABLE_DSP_BREAK_OUT_ACK_INSERT(x, v) \
        ((x) | ((v) << NDP120_CHIP_CONFIG_MULTI_CORE_DEBUG_CFG_ENABLE_DSP_BREAK_OUT_ACK_SHIFT))
#define NDP120_CHIP_CONFIG_MULTI_CORE_DEBUG_CFG_ENABLE_DSP_BREAK_OUT_ACK_MASK_INSERT(x, v) \
        (((x) & ~NDP120_CHIP_CONFIG_MULTI_CORE_DEBUG_CFG_ENABLE_DSP_BREAK_OUT_ACK_MASK) | ((v) << NDP120_CHIP_CONFIG_MULTI_CORE_DEBUG_CFG_ENABLE_DSP_BREAK_OUT_ACK_SHIFT))
#define NDP120_CHIP_CONFIG_MULTI_CORE_DEBUG_CFG_ENABLE_DSP_BREAK_OUT_ACK_EXTRACT(x) \
        (((x) & NDP120_CHIP_CONFIG_MULTI_CORE_DEBUG_CFG_ENABLE_DSP_BREAK_OUT_ACK_MASK) >> NDP120_CHIP_CONFIG_MULTI_CORE_DEBUG_CFG_ENABLE_DSP_BREAK_OUT_ACK_SHIFT)
#define NDP120_CHIP_CONFIG_MULTI_CORE_DEBUG_CFG_ENABLE_DSP_BREAK_OUT_ACK_DEFAULT 0x00000001U
#define NDP120_CHIP_CONFIG_MULTI_CORE_DEBUG_CFG_ENABLE_XOCD_MODE_STALLING_DSP_SHIFT 3
#define NDP120_CHIP_CONFIG_MULTI_CORE_DEBUG_CFG_ENABLE_XOCD_MODE_STALLING_DSP_MASK 0x00000008U
#define NDP120_CHIP_CONFIG_MULTI_CORE_DEBUG_CFG_ENABLE_XOCD_MODE_STALLING_DSP(v) \
        ((v) << NDP120_CHIP_CONFIG_MULTI_CORE_DEBUG_CFG_ENABLE_XOCD_MODE_STALLING_DSP_SHIFT)
#define NDP120_CHIP_CONFIG_MULTI_CORE_DEBUG_CFG_ENABLE_XOCD_MODE_STALLING_DSP_INSERT(x, v) \
        ((x) | ((v) << NDP120_CHIP_CONFIG_MULTI_CORE_DEBUG_CFG_ENABLE_XOCD_MODE_STALLING_DSP_SHIFT))
#define NDP120_CHIP_CONFIG_MULTI_CORE_DEBUG_CFG_ENABLE_XOCD_MODE_STALLING_DSP_MASK_INSERT(x, v) \
        (((x) & ~NDP120_CHIP_CONFIG_MULTI_CORE_DEBUG_CFG_ENABLE_XOCD_MODE_STALLING_DSP_MASK) | ((v) << NDP120_CHIP_CONFIG_MULTI_CORE_DEBUG_CFG_ENABLE_XOCD_MODE_STALLING_DSP_SHIFT))
#define NDP120_CHIP_CONFIG_MULTI_CORE_DEBUG_CFG_ENABLE_XOCD_MODE_STALLING_DSP_EXTRACT(x) \
        (((x) & NDP120_CHIP_CONFIG_MULTI_CORE_DEBUG_CFG_ENABLE_XOCD_MODE_STALLING_DSP_MASK) >> NDP120_CHIP_CONFIG_MULTI_CORE_DEBUG_CFG_ENABLE_XOCD_MODE_STALLING_DSP_SHIFT)
#define NDP120_CHIP_CONFIG_MULTI_CORE_DEBUG_CFG_ENABLE_XOCD_MODE_STALLING_DSP_DEFAULT 0x00000001U
#define NDP120_CHIP_CONFIG_MULTI_CORE_DEBUG_CFG_ENABLE_HALTED_BREAKING_ARM_SHIFT 4
#define NDP120_CHIP_CONFIG_MULTI_CORE_DEBUG_CFG_ENABLE_HALTED_BREAKING_ARM_MASK 0x00000010U
#define NDP120_CHIP_CONFIG_MULTI_CORE_DEBUG_CFG_ENABLE_HALTED_BREAKING_ARM(v) \
        ((v) << NDP120_CHIP_CONFIG_MULTI_CORE_DEBUG_CFG_ENABLE_HALTED_BREAKING_ARM_SHIFT)
#define NDP120_CHIP_CONFIG_MULTI_CORE_DEBUG_CFG_ENABLE_HALTED_BREAKING_ARM_INSERT(x, v) \
        ((x) | ((v) << NDP120_CHIP_CONFIG_MULTI_CORE_DEBUG_CFG_ENABLE_HALTED_BREAKING_ARM_SHIFT))
#define NDP120_CHIP_CONFIG_MULTI_CORE_DEBUG_CFG_ENABLE_HALTED_BREAKING_ARM_MASK_INSERT(x, v) \
        (((x) & ~NDP120_CHIP_CONFIG_MULTI_CORE_DEBUG_CFG_ENABLE_HALTED_BREAKING_ARM_MASK) | ((v) << NDP120_CHIP_CONFIG_MULTI_CORE_DEBUG_CFG_ENABLE_HALTED_BREAKING_ARM_SHIFT))
#define NDP120_CHIP_CONFIG_MULTI_CORE_DEBUG_CFG_ENABLE_HALTED_BREAKING_ARM_EXTRACT(x) \
        (((x) & NDP120_CHIP_CONFIG_MULTI_CORE_DEBUG_CFG_ENABLE_HALTED_BREAKING_ARM_MASK) >> NDP120_CHIP_CONFIG_MULTI_CORE_DEBUG_CFG_ENABLE_HALTED_BREAKING_ARM_SHIFT)
#define NDP120_CHIP_CONFIG_MULTI_CORE_DEBUG_CFG_ENABLE_HALTED_BREAKING_ARM_DEFAULT 0x00000001U
#define NDP120_CHIP_CONFIG_MULTI_CORE_DEBUG_CFG_ENABLE_HALTED_STALLING_DSP_SHIFT 5
#define NDP120_CHIP_CONFIG_MULTI_CORE_DEBUG_CFG_ENABLE_HALTED_STALLING_DSP_MASK 0x00000020U
#define NDP120_CHIP_CONFIG_MULTI_CORE_DEBUG_CFG_ENABLE_HALTED_STALLING_DSP(v) \
        ((v) << NDP120_CHIP_CONFIG_MULTI_CORE_DEBUG_CFG_ENABLE_HALTED_STALLING_DSP_SHIFT)
#define NDP120_CHIP_CONFIG_MULTI_CORE_DEBUG_CFG_ENABLE_HALTED_STALLING_DSP_INSERT(x, v) \
        ((x) | ((v) << NDP120_CHIP_CONFIG_MULTI_CORE_DEBUG_CFG_ENABLE_HALTED_STALLING_DSP_SHIFT))
#define NDP120_CHIP_CONFIG_MULTI_CORE_DEBUG_CFG_ENABLE_HALTED_STALLING_DSP_MASK_INSERT(x, v) \
        (((x) & ~NDP120_CHIP_CONFIG_MULTI_CORE_DEBUG_CFG_ENABLE_HALTED_STALLING_DSP_MASK) | ((v) << NDP120_CHIP_CONFIG_MULTI_CORE_DEBUG_CFG_ENABLE_HALTED_STALLING_DSP_SHIFT))
#define NDP120_CHIP_CONFIG_MULTI_CORE_DEBUG_CFG_ENABLE_HALTED_STALLING_DSP_EXTRACT(x) \
        (((x) & NDP120_CHIP_CONFIG_MULTI_CORE_DEBUG_CFG_ENABLE_HALTED_STALLING_DSP_MASK) >> NDP120_CHIP_CONFIG_MULTI_CORE_DEBUG_CFG_ENABLE_HALTED_STALLING_DSP_SHIFT)
#define NDP120_CHIP_CONFIG_MULTI_CORE_DEBUG_CFG_ENABLE_HALTED_STALLING_DSP_DEFAULT 0x00000001U
#define NDP120_CHIP_CONFIG_MULTI_CORE_DEBUG_CFG_ENABLE_BREAKOUT_BREAKING_ARM_SHIFT 6
#define NDP120_CHIP_CONFIG_MULTI_CORE_DEBUG_CFG_ENABLE_BREAKOUT_BREAKING_ARM_MASK 0x00000040U
#define NDP120_CHIP_CONFIG_MULTI_CORE_DEBUG_CFG_ENABLE_BREAKOUT_BREAKING_ARM(v) \
        ((v) << NDP120_CHIP_CONFIG_MULTI_CORE_DEBUG_CFG_ENABLE_BREAKOUT_BREAKING_ARM_SHIFT)
#define NDP120_CHIP_CONFIG_MULTI_CORE_DEBUG_CFG_ENABLE_BREAKOUT_BREAKING_ARM_INSERT(x, v) \
        ((x) | ((v) << NDP120_CHIP_CONFIG_MULTI_CORE_DEBUG_CFG_ENABLE_BREAKOUT_BREAKING_ARM_SHIFT))
#define NDP120_CHIP_CONFIG_MULTI_CORE_DEBUG_CFG_ENABLE_BREAKOUT_BREAKING_ARM_MASK_INSERT(x, v) \
        (((x) & ~NDP120_CHIP_CONFIG_MULTI_CORE_DEBUG_CFG_ENABLE_BREAKOUT_BREAKING_ARM_MASK) | ((v) << NDP120_CHIP_CONFIG_MULTI_CORE_DEBUG_CFG_ENABLE_BREAKOUT_BREAKING_ARM_SHIFT))
#define NDP120_CHIP_CONFIG_MULTI_CORE_DEBUG_CFG_ENABLE_BREAKOUT_BREAKING_ARM_EXTRACT(x) \
        (((x) & NDP120_CHIP_CONFIG_MULTI_CORE_DEBUG_CFG_ENABLE_BREAKOUT_BREAKING_ARM_MASK) >> NDP120_CHIP_CONFIG_MULTI_CORE_DEBUG_CFG_ENABLE_BREAKOUT_BREAKING_ARM_SHIFT)
#define NDP120_CHIP_CONFIG_MULTI_CORE_DEBUG_CFG_ENABLE_BREAKOUT_BREAKING_ARM_DEFAULT 0x00000001U
#define NDP120_CHIP_CONFIG_MULTI_CORE_DEBUG_CFG_ENABLE_XOCD_MODE_RESTART_ARM_SHIFT 7
#define NDP120_CHIP_CONFIG_MULTI_CORE_DEBUG_CFG_ENABLE_XOCD_MODE_RESTART_ARM_MASK 0x00000080U
#define NDP120_CHIP_CONFIG_MULTI_CORE_DEBUG_CFG_ENABLE_XOCD_MODE_RESTART_ARM(v) \
        ((v) << NDP120_CHIP_CONFIG_MULTI_CORE_DEBUG_CFG_ENABLE_XOCD_MODE_RESTART_ARM_SHIFT)
#define NDP120_CHIP_CONFIG_MULTI_CORE_DEBUG_CFG_ENABLE_XOCD_MODE_RESTART_ARM_INSERT(x, v) \
        ((x) | ((v) << NDP120_CHIP_CONFIG_MULTI_CORE_DEBUG_CFG_ENABLE_XOCD_MODE_RESTART_ARM_SHIFT))
#define NDP120_CHIP_CONFIG_MULTI_CORE_DEBUG_CFG_ENABLE_XOCD_MODE_RESTART_ARM_MASK_INSERT(x, v) \
        (((x) & ~NDP120_CHIP_CONFIG_MULTI_CORE_DEBUG_CFG_ENABLE_XOCD_MODE_RESTART_ARM_MASK) | ((v) << NDP120_CHIP_CONFIG_MULTI_CORE_DEBUG_CFG_ENABLE_XOCD_MODE_RESTART_ARM_SHIFT))
#define NDP120_CHIP_CONFIG_MULTI_CORE_DEBUG_CFG_ENABLE_XOCD_MODE_RESTART_ARM_EXTRACT(x) \
        (((x) & NDP120_CHIP_CONFIG_MULTI_CORE_DEBUG_CFG_ENABLE_XOCD_MODE_RESTART_ARM_MASK) >> NDP120_CHIP_CONFIG_MULTI_CORE_DEBUG_CFG_ENABLE_XOCD_MODE_RESTART_ARM_SHIFT)
#define NDP120_CHIP_CONFIG_MULTI_CORE_DEBUG_CFG_ENABLE_XOCD_MODE_RESTART_ARM_DEFAULT 0x00000001U
#define NDP120_CHIP_CONFIG_MULTI_CORE_DEBUG_CFG_MCU_EDBGRQ_SHIFT 8
#define NDP120_CHIP_CONFIG_MULTI_CORE_DEBUG_CFG_MCU_EDBGRQ_MASK 0x00000100U
#define NDP120_CHIP_CONFIG_MULTI_CORE_DEBUG_CFG_MCU_EDBGRQ(v) \
        ((v) << NDP120_CHIP_CONFIG_MULTI_CORE_DEBUG_CFG_MCU_EDBGRQ_SHIFT)
#define NDP120_CHIP_CONFIG_MULTI_CORE_DEBUG_CFG_MCU_EDBGRQ_INSERT(x, v) \
        ((x) | ((v) << NDP120_CHIP_CONFIG_MULTI_CORE_DEBUG_CFG_MCU_EDBGRQ_SHIFT))
#define NDP120_CHIP_CONFIG_MULTI_CORE_DEBUG_CFG_MCU_EDBGRQ_MASK_INSERT(x, v) \
        (((x) & ~NDP120_CHIP_CONFIG_MULTI_CORE_DEBUG_CFG_MCU_EDBGRQ_MASK) | ((v) << NDP120_CHIP_CONFIG_MULTI_CORE_DEBUG_CFG_MCU_EDBGRQ_SHIFT))
#define NDP120_CHIP_CONFIG_MULTI_CORE_DEBUG_CFG_MCU_EDBGRQ_EXTRACT(x) \
        (((x) & NDP120_CHIP_CONFIG_MULTI_CORE_DEBUG_CFG_MCU_EDBGRQ_MASK) >> NDP120_CHIP_CONFIG_MULTI_CORE_DEBUG_CFG_MCU_EDBGRQ_SHIFT)
#define NDP120_CHIP_CONFIG_MULTI_CORE_DEBUG_CFG_MCU_EDBGRQ_DEFAULT 0x00000000U
#define NDP120_CHIP_CONFIG_MULTI_CORE_DEBUG_CFG_JTAG_MODE_SHIFT 9
#define NDP120_CHIP_CONFIG_MULTI_CORE_DEBUG_CFG_JTAG_MODE_MASK 0x00000600U
#define NDP120_CHIP_CONFIG_MULTI_CORE_DEBUG_CFG_JTAG_MODE(v) \
        ((v) << NDP120_CHIP_CONFIG_MULTI_CORE_DEBUG_CFG_JTAG_MODE_SHIFT)
#define NDP120_CHIP_CONFIG_MULTI_CORE_DEBUG_CFG_JTAG_MODE_INSERT(x, v) \
        ((x) | ((v) << NDP120_CHIP_CONFIG_MULTI_CORE_DEBUG_CFG_JTAG_MODE_SHIFT))
#define NDP120_CHIP_CONFIG_MULTI_CORE_DEBUG_CFG_JTAG_MODE_MASK_INSERT(x, v) \
        (((x) & ~NDP120_CHIP_CONFIG_MULTI_CORE_DEBUG_CFG_JTAG_MODE_MASK) | ((v) << NDP120_CHIP_CONFIG_MULTI_CORE_DEBUG_CFG_JTAG_MODE_SHIFT))
#define NDP120_CHIP_CONFIG_MULTI_CORE_DEBUG_CFG_JTAG_MODE_EXTRACT(x) \
        (((x) & NDP120_CHIP_CONFIG_MULTI_CORE_DEBUG_CFG_JTAG_MODE_MASK) >> NDP120_CHIP_CONFIG_MULTI_CORE_DEBUG_CFG_JTAG_MODE_SHIFT)
#define NDP120_CHIP_CONFIG_MULTI_CORE_DEBUG_CFG_JTAG_MODE_DEFAULT 0x00000000U
#define NDP120_CHIP_CONFIG_MULTI_CORE_DEBUG_CFG_JTAG_MODE_DISABLE 0x0U
#define NDP120_CHIP_CONFIG_MULTI_CORE_DEBUG_CFG_JTAG_MODE_FOUR_WIRE 0x1U
#define NDP120_CHIP_CONFIG_MULTI_CORE_DEBUG_CFG_JTAG_MODE_TWO_WIRE 0x2U
#define NDP120_CHIP_CONFIG_MULTI_CORE_DEBUG_CFG_JTAG_MODE_MAX 0x2U
#define NDP120_CHIP_CONFIG_MULTI_CORE_DEBUG_CFG_JTAG_MODE_VALID(v) \
        (v >= 0 && v <= 2)
#define NDP120_CHIP_CONFIG_MULTI_CORE_DEBUG_CFG_JTAG_DRIVE_SHIFT 11
#define NDP120_CHIP_CONFIG_MULTI_CORE_DEBUG_CFG_JTAG_DRIVE_MASK 0x00001800U
#define NDP120_CHIP_CONFIG_MULTI_CORE_DEBUG_CFG_JTAG_DRIVE(v) \
        ((v) << NDP120_CHIP_CONFIG_MULTI_CORE_DEBUG_CFG_JTAG_DRIVE_SHIFT)
#define NDP120_CHIP_CONFIG_MULTI_CORE_DEBUG_CFG_JTAG_DRIVE_INSERT(x, v) \
        ((x) | ((v) << NDP120_CHIP_CONFIG_MULTI_CORE_DEBUG_CFG_JTAG_DRIVE_SHIFT))
#define NDP120_CHIP_CONFIG_MULTI_CORE_DEBUG_CFG_JTAG_DRIVE_MASK_INSERT(x, v) \
        (((x) & ~NDP120_CHIP_CONFIG_MULTI_CORE_DEBUG_CFG_JTAG_DRIVE_MASK) | ((v) << NDP120_CHIP_CONFIG_MULTI_CORE_DEBUG_CFG_JTAG_DRIVE_SHIFT))
#define NDP120_CHIP_CONFIG_MULTI_CORE_DEBUG_CFG_JTAG_DRIVE_EXTRACT(x) \
        (((x) & NDP120_CHIP_CONFIG_MULTI_CORE_DEBUG_CFG_JTAG_DRIVE_MASK) >> NDP120_CHIP_CONFIG_MULTI_CORE_DEBUG_CFG_JTAG_DRIVE_SHIFT)
#define NDP120_CHIP_CONFIG_MULTI_CORE_DEBUG_CFG_JTAG_DRIVE_DEFAULT 0x00000000U
#define NDP120_CHIP_CONFIG_MULTI_CORE_DEBUG_CFG_JTAG_DRIVE_DRIVE2MA 0x0U
#define NDP120_CHIP_CONFIG_MULTI_CORE_DEBUG_CFG_JTAG_DRIVE_DRIVE4MA 0x1U
#define NDP120_CHIP_CONFIG_MULTI_CORE_DEBUG_CFG_JTAG_DRIVE_DRIVE6MA 0x2U
#define NDP120_CHIP_CONFIG_MULTI_CORE_DEBUG_CFG_JTAG_DRIVE_DRIVE8MA 0x3U
#define NDP120_CHIP_CONFIG_MULTI_CORE_DEBUG_CFG_JTAG_DRIVE_MAX 0x3U
#define NDP120_CHIP_CONFIG_MULTI_CORE_DEBUG_CFG_JTAG_DRIVE_VALID(v) \
        (v >= 0 && v <= 3)
#define NDP120_CHIP_CONFIG_MULTI_CORE_DEBUG_CFG_JTAG_SMT_SHIFT 13
#define NDP120_CHIP_CONFIG_MULTI_CORE_DEBUG_CFG_JTAG_SMT_MASK 0x00002000U
#define NDP120_CHIP_CONFIG_MULTI_CORE_DEBUG_CFG_JTAG_SMT(v) \
        ((v) << NDP120_CHIP_CONFIG_MULTI_CORE_DEBUG_CFG_JTAG_SMT_SHIFT)
#define NDP120_CHIP_CONFIG_MULTI_CORE_DEBUG_CFG_JTAG_SMT_INSERT(x, v) \
        ((x) | ((v) << NDP120_CHIP_CONFIG_MULTI_CORE_DEBUG_CFG_JTAG_SMT_SHIFT))
#define NDP120_CHIP_CONFIG_MULTI_CORE_DEBUG_CFG_JTAG_SMT_MASK_INSERT(x, v) \
        (((x) & ~NDP120_CHIP_CONFIG_MULTI_CORE_DEBUG_CFG_JTAG_SMT_MASK) | ((v) << NDP120_CHIP_CONFIG_MULTI_CORE_DEBUG_CFG_JTAG_SMT_SHIFT))
#define NDP120_CHIP_CONFIG_MULTI_CORE_DEBUG_CFG_JTAG_SMT_EXTRACT(x) \
        (((x) & NDP120_CHIP_CONFIG_MULTI_CORE_DEBUG_CFG_JTAG_SMT_MASK) >> NDP120_CHIP_CONFIG_MULTI_CORE_DEBUG_CFG_JTAG_SMT_SHIFT)
#define NDP120_CHIP_CONFIG_MULTI_CORE_DEBUG_CFG_JTAG_SMT_DEFAULT 0x00000001U
#define NDP120_CHIP_CONFIG_MULTI_CORE_DEBUG_CFG_JTAG_IDDQ_SHIFT 14
#define NDP120_CHIP_CONFIG_MULTI_CORE_DEBUG_CFG_JTAG_IDDQ_MASK 0x00004000U
#define NDP120_CHIP_CONFIG_MULTI_CORE_DEBUG_CFG_JTAG_IDDQ(v) \
        ((v) << NDP120_CHIP_CONFIG_MULTI_CORE_DEBUG_CFG_JTAG_IDDQ_SHIFT)
#define NDP120_CHIP_CONFIG_MULTI_CORE_DEBUG_CFG_JTAG_IDDQ_INSERT(x, v) \
        ((x) | ((v) << NDP120_CHIP_CONFIG_MULTI_CORE_DEBUG_CFG_JTAG_IDDQ_SHIFT))
#define NDP120_CHIP_CONFIG_MULTI_CORE_DEBUG_CFG_JTAG_IDDQ_MASK_INSERT(x, v) \
        (((x) & ~NDP120_CHIP_CONFIG_MULTI_CORE_DEBUG_CFG_JTAG_IDDQ_MASK) | ((v) << NDP120_CHIP_CONFIG_MULTI_CORE_DEBUG_CFG_JTAG_IDDQ_SHIFT))
#define NDP120_CHIP_CONFIG_MULTI_CORE_DEBUG_CFG_JTAG_IDDQ_EXTRACT(x) \
        (((x) & NDP120_CHIP_CONFIG_MULTI_CORE_DEBUG_CFG_JTAG_IDDQ_MASK) >> NDP120_CHIP_CONFIG_MULTI_CORE_DEBUG_CFG_JTAG_IDDQ_SHIFT)
#define NDP120_CHIP_CONFIG_MULTI_CORE_DEBUG_CFG_JTAG_IDDQ_DEFAULT 0x00000000U
#define NDP120_CHIP_CONFIG_MULTI_CORE_DEBUG_CFG_JTCK_PU_SHIFT 15
#define NDP120_CHIP_CONFIG_MULTI_CORE_DEBUG_CFG_JTCK_PU_MASK 0x00008000U
#define NDP120_CHIP_CONFIG_MULTI_CORE_DEBUG_CFG_JTCK_PU(v) \
        ((v) << NDP120_CHIP_CONFIG_MULTI_CORE_DEBUG_CFG_JTCK_PU_SHIFT)
#define NDP120_CHIP_CONFIG_MULTI_CORE_DEBUG_CFG_JTCK_PU_INSERT(x, v) \
        ((x) | ((v) << NDP120_CHIP_CONFIG_MULTI_CORE_DEBUG_CFG_JTCK_PU_SHIFT))
#define NDP120_CHIP_CONFIG_MULTI_CORE_DEBUG_CFG_JTCK_PU_MASK_INSERT(x, v) \
        (((x) & ~NDP120_CHIP_CONFIG_MULTI_CORE_DEBUG_CFG_JTCK_PU_MASK) | ((v) << NDP120_CHIP_CONFIG_MULTI_CORE_DEBUG_CFG_JTCK_PU_SHIFT))
#define NDP120_CHIP_CONFIG_MULTI_CORE_DEBUG_CFG_JTCK_PU_EXTRACT(x) \
        (((x) & NDP120_CHIP_CONFIG_MULTI_CORE_DEBUG_CFG_JTCK_PU_MASK) >> NDP120_CHIP_CONFIG_MULTI_CORE_DEBUG_CFG_JTCK_PU_SHIFT)
#define NDP120_CHIP_CONFIG_MULTI_CORE_DEBUG_CFG_JTCK_PU_DEFAULT 0x00000001U
#define NDP120_CHIP_CONFIG_MULTI_CORE_DEBUG_CFG_JTDO_PU_SHIFT 16
#define NDP120_CHIP_CONFIG_MULTI_CORE_DEBUG_CFG_JTDO_PU_MASK 0x00010000U
#define NDP120_CHIP_CONFIG_MULTI_CORE_DEBUG_CFG_JTDO_PU(v) \
        ((v) << NDP120_CHIP_CONFIG_MULTI_CORE_DEBUG_CFG_JTDO_PU_SHIFT)
#define NDP120_CHIP_CONFIG_MULTI_CORE_DEBUG_CFG_JTDO_PU_INSERT(x, v) \
        ((x) | ((v) << NDP120_CHIP_CONFIG_MULTI_CORE_DEBUG_CFG_JTDO_PU_SHIFT))
#define NDP120_CHIP_CONFIG_MULTI_CORE_DEBUG_CFG_JTDO_PU_MASK_INSERT(x, v) \
        (((x) & ~NDP120_CHIP_CONFIG_MULTI_CORE_DEBUG_CFG_JTDO_PU_MASK) | ((v) << NDP120_CHIP_CONFIG_MULTI_CORE_DEBUG_CFG_JTDO_PU_SHIFT))
#define NDP120_CHIP_CONFIG_MULTI_CORE_DEBUG_CFG_JTDO_PU_EXTRACT(x) \
        (((x) & NDP120_CHIP_CONFIG_MULTI_CORE_DEBUG_CFG_JTDO_PU_MASK) >> NDP120_CHIP_CONFIG_MULTI_CORE_DEBUG_CFG_JTDO_PU_SHIFT)
#define NDP120_CHIP_CONFIG_MULTI_CORE_DEBUG_CFG_JTDO_PU_DEFAULT 0x00000001U
#define NDP120_CHIP_CONFIG_MULTI_CORE_DEBUG_CFG_JTMS_PUPD_SHIFT 17
#define NDP120_CHIP_CONFIG_MULTI_CORE_DEBUG_CFG_JTMS_PUPD_MASK 0x00020000U
#define NDP120_CHIP_CONFIG_MULTI_CORE_DEBUG_CFG_JTMS_PUPD(v) \
        ((v) << NDP120_CHIP_CONFIG_MULTI_CORE_DEBUG_CFG_JTMS_PUPD_SHIFT)
#define NDP120_CHIP_CONFIG_MULTI_CORE_DEBUG_CFG_JTMS_PUPD_INSERT(x, v) \
        ((x) | ((v) << NDP120_CHIP_CONFIG_MULTI_CORE_DEBUG_CFG_JTMS_PUPD_SHIFT))
#define NDP120_CHIP_CONFIG_MULTI_CORE_DEBUG_CFG_JTMS_PUPD_MASK_INSERT(x, v) \
        (((x) & ~NDP120_CHIP_CONFIG_MULTI_CORE_DEBUG_CFG_JTMS_PUPD_MASK) | ((v) << NDP120_CHIP_CONFIG_MULTI_CORE_DEBUG_CFG_JTMS_PUPD_SHIFT))
#define NDP120_CHIP_CONFIG_MULTI_CORE_DEBUG_CFG_JTMS_PUPD_EXTRACT(x) \
        (((x) & NDP120_CHIP_CONFIG_MULTI_CORE_DEBUG_CFG_JTMS_PUPD_MASK) >> NDP120_CHIP_CONFIG_MULTI_CORE_DEBUG_CFG_JTMS_PUPD_SHIFT)
#define NDP120_CHIP_CONFIG_MULTI_CORE_DEBUG_CFG_JTMS_PUPD_DEFAULT 0x00000001U
#define NDP120_CHIP_CONFIG_MULTI_CORE_DEBUG_CFG_JTRST_SHIFT 18
#define NDP120_CHIP_CONFIG_MULTI_CORE_DEBUG_CFG_JTRST_MASK 0x00040000U
#define NDP120_CHIP_CONFIG_MULTI_CORE_DEBUG_CFG_JTRST(v) \
        ((v) << NDP120_CHIP_CONFIG_MULTI_CORE_DEBUG_CFG_JTRST_SHIFT)
#define NDP120_CHIP_CONFIG_MULTI_CORE_DEBUG_CFG_JTRST_INSERT(x, v) \
        ((x) | ((v) << NDP120_CHIP_CONFIG_MULTI_CORE_DEBUG_CFG_JTRST_SHIFT))
#define NDP120_CHIP_CONFIG_MULTI_CORE_DEBUG_CFG_JTRST_MASK_INSERT(x, v) \
        (((x) & ~NDP120_CHIP_CONFIG_MULTI_CORE_DEBUG_CFG_JTRST_MASK) | ((v) << NDP120_CHIP_CONFIG_MULTI_CORE_DEBUG_CFG_JTRST_SHIFT))
#define NDP120_CHIP_CONFIG_MULTI_CORE_DEBUG_CFG_JTRST_EXTRACT(x) \
        (((x) & NDP120_CHIP_CONFIG_MULTI_CORE_DEBUG_CFG_JTRST_MASK) >> NDP120_CHIP_CONFIG_MULTI_CORE_DEBUG_CFG_JTRST_SHIFT)
#define NDP120_CHIP_CONFIG_MULTI_CORE_DEBUG_CFG_JTRST_DEFAULT 0x00000001U
#define NDP120_CHIP_CONFIG_MULTI_CORE_DEBUG_CFG_JTAG_OAC_SHIFT 19
#define NDP120_CHIP_CONFIG_MULTI_CORE_DEBUG_CFG_JTAG_OAC_MASK 0x7ff80000U
#define NDP120_CHIP_CONFIG_MULTI_CORE_DEBUG_CFG_JTAG_OAC(v) \
        ((v) << NDP120_CHIP_CONFIG_MULTI_CORE_DEBUG_CFG_JTAG_OAC_SHIFT)
#define NDP120_CHIP_CONFIG_MULTI_CORE_DEBUG_CFG_JTAG_OAC_INSERT(x, v) \
        ((x) | ((v) << NDP120_CHIP_CONFIG_MULTI_CORE_DEBUG_CFG_JTAG_OAC_SHIFT))
#define NDP120_CHIP_CONFIG_MULTI_CORE_DEBUG_CFG_JTAG_OAC_MASK_INSERT(x, v) \
        (((x) & ~NDP120_CHIP_CONFIG_MULTI_CORE_DEBUG_CFG_JTAG_OAC_MASK) | ((v) << NDP120_CHIP_CONFIG_MULTI_CORE_DEBUG_CFG_JTAG_OAC_SHIFT))
#define NDP120_CHIP_CONFIG_MULTI_CORE_DEBUG_CFG_JTAG_OAC_EXTRACT(x) \
        (((x) & NDP120_CHIP_CONFIG_MULTI_CORE_DEBUG_CFG_JTAG_OAC_MASK) >> NDP120_CHIP_CONFIG_MULTI_CORE_DEBUG_CFG_JTAG_OAC_SHIFT)
#define NDP120_CHIP_CONFIG_MULTI_CORE_DEBUG_CFG_JTAG_OAC_DEFAULT 0x00000310U
#define NDP120_CHIP_CONFIG_MULTI_CORE_DEBUG_CFG_DEFAULT 0x1887a0feU 
/* register ndp120.chip_config.vidcfg0 */
#define NDP120_CHIP_CONFIG_VIDCFG0 0x40009154U
#define NDP120_CHIP_CONFIG_VIDCFG0_ENABLE_SHIFT 0
#define NDP120_CHIP_CONFIG_VIDCFG0_ENABLE_MASK 0x00000001U
#define NDP120_CHIP_CONFIG_VIDCFG0_ENABLE(v) \
        ((v) << NDP120_CHIP_CONFIG_VIDCFG0_ENABLE_SHIFT)
#define NDP120_CHIP_CONFIG_VIDCFG0_ENABLE_INSERT(x, v) \
        ((x) | ((v) << NDP120_CHIP_CONFIG_VIDCFG0_ENABLE_SHIFT))
#define NDP120_CHIP_CONFIG_VIDCFG0_ENABLE_MASK_INSERT(x, v) \
        (((x) & ~NDP120_CHIP_CONFIG_VIDCFG0_ENABLE_MASK) | ((v) << NDP120_CHIP_CONFIG_VIDCFG0_ENABLE_SHIFT))
#define NDP120_CHIP_CONFIG_VIDCFG0_ENABLE_EXTRACT(x) \
        (((x) & NDP120_CHIP_CONFIG_VIDCFG0_ENABLE_MASK) >> NDP120_CHIP_CONFIG_VIDCFG0_ENABLE_SHIFT)
#define NDP120_CHIP_CONFIG_VIDCFG0_ENABLE_DEFAULT 0x00000000U
#define NDP120_CHIP_CONFIG_VIDCFG0_ENABLE_INTERFACE_SHIFT 1
#define NDP120_CHIP_CONFIG_VIDCFG0_ENABLE_INTERFACE_MASK 0x00000002U
#define NDP120_CHIP_CONFIG_VIDCFG0_ENABLE_INTERFACE(v) \
        ((v) << NDP120_CHIP_CONFIG_VIDCFG0_ENABLE_INTERFACE_SHIFT)
#define NDP120_CHIP_CONFIG_VIDCFG0_ENABLE_INTERFACE_INSERT(x, v) \
        ((x) | ((v) << NDP120_CHIP_CONFIG_VIDCFG0_ENABLE_INTERFACE_SHIFT))
#define NDP120_CHIP_CONFIG_VIDCFG0_ENABLE_INTERFACE_MASK_INSERT(x, v) \
        (((x) & ~NDP120_CHIP_CONFIG_VIDCFG0_ENABLE_INTERFACE_MASK) | ((v) << NDP120_CHIP_CONFIG_VIDCFG0_ENABLE_INTERFACE_SHIFT))
#define NDP120_CHIP_CONFIG_VIDCFG0_ENABLE_INTERFACE_EXTRACT(x) \
        (((x) & NDP120_CHIP_CONFIG_VIDCFG0_ENABLE_INTERFACE_MASK) >> NDP120_CHIP_CONFIG_VIDCFG0_ENABLE_INTERFACE_SHIFT)
#define NDP120_CHIP_CONFIG_VIDCFG0_ENABLE_INTERFACE_DEFAULT 0x00000000U
#define NDP120_CHIP_CONFIG_VIDCFG0_ACTIVE_LOW_SHIFT 2
#define NDP120_CHIP_CONFIG_VIDCFG0_ACTIVE_LOW_MASK 0x00000004U
#define NDP120_CHIP_CONFIG_VIDCFG0_ACTIVE_LOW(v) \
        ((v) << NDP120_CHIP_CONFIG_VIDCFG0_ACTIVE_LOW_SHIFT)
#define NDP120_CHIP_CONFIG_VIDCFG0_ACTIVE_LOW_INSERT(x, v) \
        ((x) | ((v) << NDP120_CHIP_CONFIG_VIDCFG0_ACTIVE_LOW_SHIFT))
#define NDP120_CHIP_CONFIG_VIDCFG0_ACTIVE_LOW_MASK_INSERT(x, v) \
        (((x) & ~NDP120_CHIP_CONFIG_VIDCFG0_ACTIVE_LOW_MASK) | ((v) << NDP120_CHIP_CONFIG_VIDCFG0_ACTIVE_LOW_SHIFT))
#define NDP120_CHIP_CONFIG_VIDCFG0_ACTIVE_LOW_EXTRACT(x) \
        (((x) & NDP120_CHIP_CONFIG_VIDCFG0_ACTIVE_LOW_MASK) >> NDP120_CHIP_CONFIG_VIDCFG0_ACTIVE_LOW_SHIFT)
#define NDP120_CHIP_CONFIG_VIDCFG0_ACTIVE_LOW_DEFAULT 0x00000000U
#define NDP120_CHIP_CONFIG_VIDCFG0_VSYNC_PULSE_SHIFT 3
#define NDP120_CHIP_CONFIG_VIDCFG0_VSYNC_PULSE_MASK 0x00000008U
#define NDP120_CHIP_CONFIG_VIDCFG0_VSYNC_PULSE(v) \
        ((v) << NDP120_CHIP_CONFIG_VIDCFG0_VSYNC_PULSE_SHIFT)
#define NDP120_CHIP_CONFIG_VIDCFG0_VSYNC_PULSE_INSERT(x, v) \
        ((x) | ((v) << NDP120_CHIP_CONFIG_VIDCFG0_VSYNC_PULSE_SHIFT))
#define NDP120_CHIP_CONFIG_VIDCFG0_VSYNC_PULSE_MASK_INSERT(x, v) \
        (((x) & ~NDP120_CHIP_CONFIG_VIDCFG0_VSYNC_PULSE_MASK) | ((v) << NDP120_CHIP_CONFIG_VIDCFG0_VSYNC_PULSE_SHIFT))
#define NDP120_CHIP_CONFIG_VIDCFG0_VSYNC_PULSE_EXTRACT(x) \
        (((x) & NDP120_CHIP_CONFIG_VIDCFG0_VSYNC_PULSE_MASK) >> NDP120_CHIP_CONFIG_VIDCFG0_VSYNC_PULSE_SHIFT)
#define NDP120_CHIP_CONFIG_VIDCFG0_VSYNC_PULSE_DEFAULT 0x00000000U
#define NDP120_CHIP_CONFIG_VIDCFG0_BIG_ENDIAN_SHIFT 4
#define NDP120_CHIP_CONFIG_VIDCFG0_BIG_ENDIAN_MASK 0x00000010U
#define NDP120_CHIP_CONFIG_VIDCFG0_BIG_ENDIAN(v) \
        ((v) << NDP120_CHIP_CONFIG_VIDCFG0_BIG_ENDIAN_SHIFT)
#define NDP120_CHIP_CONFIG_VIDCFG0_BIG_ENDIAN_INSERT(x, v) \
        ((x) | ((v) << NDP120_CHIP_CONFIG_VIDCFG0_BIG_ENDIAN_SHIFT))
#define NDP120_CHIP_CONFIG_VIDCFG0_BIG_ENDIAN_MASK_INSERT(x, v) \
        (((x) & ~NDP120_CHIP_CONFIG_VIDCFG0_BIG_ENDIAN_MASK) | ((v) << NDP120_CHIP_CONFIG_VIDCFG0_BIG_ENDIAN_SHIFT))
#define NDP120_CHIP_CONFIG_VIDCFG0_BIG_ENDIAN_EXTRACT(x) \
        (((x) & NDP120_CHIP_CONFIG_VIDCFG0_BIG_ENDIAN_MASK) >> NDP120_CHIP_CONFIG_VIDCFG0_BIG_ENDIAN_SHIFT)
#define NDP120_CHIP_CONFIG_VIDCFG0_BIG_ENDIAN_DEFAULT 0x00000001U
#define NDP120_CHIP_CONFIG_VIDCFG0_NUM_BITS_SHIFT 5
#define NDP120_CHIP_CONFIG_VIDCFG0_NUM_BITS_MASK 0x00000060U
#define NDP120_CHIP_CONFIG_VIDCFG0_NUM_BITS(v) \
        ((v) << NDP120_CHIP_CONFIG_VIDCFG0_NUM_BITS_SHIFT)
#define NDP120_CHIP_CONFIG_VIDCFG0_NUM_BITS_INSERT(x, v) \
        ((x) | ((v) << NDP120_CHIP_CONFIG_VIDCFG0_NUM_BITS_SHIFT))
#define NDP120_CHIP_CONFIG_VIDCFG0_NUM_BITS_MASK_INSERT(x, v) \
        (((x) & ~NDP120_CHIP_CONFIG_VIDCFG0_NUM_BITS_MASK) | ((v) << NDP120_CHIP_CONFIG_VIDCFG0_NUM_BITS_SHIFT))
#define NDP120_CHIP_CONFIG_VIDCFG0_NUM_BITS_EXTRACT(x) \
        (((x) & NDP120_CHIP_CONFIG_VIDCFG0_NUM_BITS_MASK) >> NDP120_CHIP_CONFIG_VIDCFG0_NUM_BITS_SHIFT)
#define NDP120_CHIP_CONFIG_VIDCFG0_NUM_BITS_DEFAULT 0x00000002U
#define NDP120_CHIP_CONFIG_VIDCFG0_NUM_BITS_BIT_1 0x0U
#define NDP120_CHIP_CONFIG_VIDCFG0_NUM_BITS_BIT_4 0x1U
#define NDP120_CHIP_CONFIG_VIDCFG0_NUM_BITS_BIT_8 0x2U
#define NDP120_CHIP_CONFIG_VIDCFG0_NUM_BITS_MAX 0x2U
#define NDP120_CHIP_CONFIG_VIDCFG0_NUM_BITS_VALID(v) \
        (v >= 0 && v <= 2)
#define NDP120_CHIP_CONFIG_VIDCFG0_MAX_BURST_SHIFT 7
#define NDP120_CHIP_CONFIG_VIDCFG0_MAX_BURST_MASK 0x00000180U
#define NDP120_CHIP_CONFIG_VIDCFG0_MAX_BURST(v) \
        ((v) << NDP120_CHIP_CONFIG_VIDCFG0_MAX_BURST_SHIFT)
#define NDP120_CHIP_CONFIG_VIDCFG0_MAX_BURST_INSERT(x, v) \
        ((x) | ((v) << NDP120_CHIP_CONFIG_VIDCFG0_MAX_BURST_SHIFT))
#define NDP120_CHIP_CONFIG_VIDCFG0_MAX_BURST_MASK_INSERT(x, v) \
        (((x) & ~NDP120_CHIP_CONFIG_VIDCFG0_MAX_BURST_MASK) | ((v) << NDP120_CHIP_CONFIG_VIDCFG0_MAX_BURST_SHIFT))
#define NDP120_CHIP_CONFIG_VIDCFG0_MAX_BURST_EXTRACT(x) \
        (((x) & NDP120_CHIP_CONFIG_VIDCFG0_MAX_BURST_MASK) >> NDP120_CHIP_CONFIG_VIDCFG0_MAX_BURST_SHIFT)
#define NDP120_CHIP_CONFIG_VIDCFG0_MAX_BURST_DEFAULT 0x00000001U
#define NDP120_CHIP_CONFIG_VIDCFG0_MAX_BURST_BURST_1 0x0U
#define NDP120_CHIP_CONFIG_VIDCFG0_MAX_BURST_BURST_4 0x1U
#define NDP120_CHIP_CONFIG_VIDCFG0_MAX_BURST_BURST_8 0x2U
#define NDP120_CHIP_CONFIG_VIDCFG0_MAX_BURST_MAX 0x2U
#define NDP120_CHIP_CONFIG_VIDCFG0_MAX_BURST_VALID(v) \
        (v >= 0 && v <= 2)
#define NDP120_CHIP_CONFIG_VIDCFG0_FRAME_SIZE_SHIFT(i) (((i) * 10) + 9)
#define NDP120_CHIP_CONFIG_VIDCFG0_FRAME_SIZE_MASK(i) \
        (0x3ffU << NDP120_CHIP_CONFIG_VIDCFG0_FRAME_SIZE_SHIFT(i))
#define NDP120_CHIP_CONFIG_VIDCFG0_FRAME_SIZE(i, v) \
        ((v) << NDP120_CHIP_CONFIG_VIDCFG0_FRAME_SIZE_SHIFT(i))
#define NDP120_CHIP_CONFIG_VIDCFG0_FRAME_SIZE_INSERT(x, i, v) \
        ((x) | ((v) << NDP120_CHIP_CONFIG_VIDCFG0_FRAME_SIZE_SHIFT(i)))
#define NDP120_CHIP_CONFIG_VIDCFG0_FRAME_SIZE_MASK_INSERT(x, i, v) \
        (((x) & ~NDP120_CHIP_CONFIG_VIDCFG0_FRAME_SIZE_MASK(i)) | ((v) << NDP120_CHIP_CONFIG_VIDCFG0_FRAME_SIZE_SHIFT(i)))
#define NDP120_CHIP_CONFIG_VIDCFG0_FRAME_SIZE_EXTRACT(x, i) \
        (((x) & NDP120_CHIP_CONFIG_VIDCFG0_FRAME_SIZE_MASK(i)) >> NDP120_CHIP_CONFIG_VIDCFG0_FRAME_SIZE_SHIFT(i))
#define NDP120_CHIP_CONFIG_VIDCFG0_FRAME_SIZE_COUNT 2
#define NDP120_CHIP_CONFIG_VIDCFG0_FRAME_SIZE_DEFAULT 0x00000000U
#define NDP120_CHIP_CONFIG_VIDCFG0_INT_ENABLE_SHIFT 29
#define NDP120_CHIP_CONFIG_VIDCFG0_INT_ENABLE_MASK 0x20000000U
#define NDP120_CHIP_CONFIG_VIDCFG0_INT_ENABLE(v) \
        ((v) << NDP120_CHIP_CONFIG_VIDCFG0_INT_ENABLE_SHIFT)
#define NDP120_CHIP_CONFIG_VIDCFG0_INT_ENABLE_INSERT(x, v) \
        ((x) | ((v) << NDP120_CHIP_CONFIG_VIDCFG0_INT_ENABLE_SHIFT))
#define NDP120_CHIP_CONFIG_VIDCFG0_INT_ENABLE_MASK_INSERT(x, v) \
        (((x) & ~NDP120_CHIP_CONFIG_VIDCFG0_INT_ENABLE_MASK) | ((v) << NDP120_CHIP_CONFIG_VIDCFG0_INT_ENABLE_SHIFT))
#define NDP120_CHIP_CONFIG_VIDCFG0_INT_ENABLE_EXTRACT(x) \
        (((x) & NDP120_CHIP_CONFIG_VIDCFG0_INT_ENABLE_MASK) >> NDP120_CHIP_CONFIG_VIDCFG0_INT_ENABLE_SHIFT)
#define NDP120_CHIP_CONFIG_VIDCFG0_INT_ENABLE_DEFAULT 0x00000000U
#define NDP120_CHIP_CONFIG_VIDCFG0_DEFAULT 0x000000d0U 
/* register ndp120.chip_config.vidcfg1 */
#define NDP120_CHIP_CONFIG_VIDCFG1 0x40009158U
#define NDP120_CHIP_CONFIG_VIDCFG1_IMAGE_SIZE_SHIFT(i) (((i) * 10) + 0)
#define NDP120_CHIP_CONFIG_VIDCFG1_IMAGE_SIZE_MASK(i) \
        (0x3ffU << NDP120_CHIP_CONFIG_VIDCFG1_IMAGE_SIZE_SHIFT(i))
#define NDP120_CHIP_CONFIG_VIDCFG1_IMAGE_SIZE(i, v) \
        ((v) << NDP120_CHIP_CONFIG_VIDCFG1_IMAGE_SIZE_SHIFT(i))
#define NDP120_CHIP_CONFIG_VIDCFG1_IMAGE_SIZE_INSERT(x, i, v) \
        ((x) | ((v) << NDP120_CHIP_CONFIG_VIDCFG1_IMAGE_SIZE_SHIFT(i)))
#define NDP120_CHIP_CONFIG_VIDCFG1_IMAGE_SIZE_MASK_INSERT(x, i, v) \
        (((x) & ~NDP120_CHIP_CONFIG_VIDCFG1_IMAGE_SIZE_MASK(i)) | ((v) << NDP120_CHIP_CONFIG_VIDCFG1_IMAGE_SIZE_SHIFT(i)))
#define NDP120_CHIP_CONFIG_VIDCFG1_IMAGE_SIZE_EXTRACT(x, i) \
        (((x) & NDP120_CHIP_CONFIG_VIDCFG1_IMAGE_SIZE_MASK(i)) >> NDP120_CHIP_CONFIG_VIDCFG1_IMAGE_SIZE_SHIFT(i))
#define NDP120_CHIP_CONFIG_VIDCFG1_IMAGE_SIZE_COUNT 2
#define NDP120_CHIP_CONFIG_VIDCFG1_IMAGE_SIZE_DEFAULT 0x00000000U
#define NDP120_CHIP_CONFIG_VIDCFG1_DEFAULT 0x00000000U 
/* register ndp120.chip_config.vidcfg2 */
#define NDP120_CHIP_CONFIG_VIDCFG2 0x4000915cU
#define NDP120_CHIP_CONFIG_VIDCFG2_IMAGE_LOC_SHIFT(i) (((i) * 10) + 0)
#define NDP120_CHIP_CONFIG_VIDCFG2_IMAGE_LOC_MASK(i) \
        (0x3ffU << NDP120_CHIP_CONFIG_VIDCFG2_IMAGE_LOC_SHIFT(i))
#define NDP120_CHIP_CONFIG_VIDCFG2_IMAGE_LOC(i, v) \
        ((v) << NDP120_CHIP_CONFIG_VIDCFG2_IMAGE_LOC_SHIFT(i))
#define NDP120_CHIP_CONFIG_VIDCFG2_IMAGE_LOC_INSERT(x, i, v) \
        ((x) | ((v) << NDP120_CHIP_CONFIG_VIDCFG2_IMAGE_LOC_SHIFT(i)))
#define NDP120_CHIP_CONFIG_VIDCFG2_IMAGE_LOC_MASK_INSERT(x, i, v) \
        (((x) & ~NDP120_CHIP_CONFIG_VIDCFG2_IMAGE_LOC_MASK(i)) | ((v) << NDP120_CHIP_CONFIG_VIDCFG2_IMAGE_LOC_SHIFT(i)))
#define NDP120_CHIP_CONFIG_VIDCFG2_IMAGE_LOC_EXTRACT(x, i) \
        (((x) & NDP120_CHIP_CONFIG_VIDCFG2_IMAGE_LOC_MASK(i)) >> NDP120_CHIP_CONFIG_VIDCFG2_IMAGE_LOC_SHIFT(i))
#define NDP120_CHIP_CONFIG_VIDCFG2_IMAGE_LOC_COUNT 2
#define NDP120_CHIP_CONFIG_VIDCFG2_IMAGE_LOC_DEFAULT 0x00000000U
#define NDP120_CHIP_CONFIG_VIDCFG2_DEFAULT 0x00000000U 
/* register array ndp120.chip_config.vidaddr[2] */
#define NDP120_CHIP_CONFIG_VIDADDR(i) (0x40009160U + ((i) << 2))
#define NDP120_CHIP_CONFIG_VIDADDR_COUNT 2
#define NDP120_CHIP_CONFIG_VIDADDR_BASE_ADDR_SHIFT 0
#define NDP120_CHIP_CONFIG_VIDADDR_BASE_ADDR_MASK 0xffffffffU
#define NDP120_CHIP_CONFIG_VIDADDR_BASE_ADDR(v) \
        ((v) << NDP120_CHIP_CONFIG_VIDADDR_BASE_ADDR_SHIFT)
#define NDP120_CHIP_CONFIG_VIDADDR_BASE_ADDR_INSERT(x, v) \
        ((x) | ((v) << NDP120_CHIP_CONFIG_VIDADDR_BASE_ADDR_SHIFT))
#define NDP120_CHIP_CONFIG_VIDADDR_BASE_ADDR_MASK_INSERT(x, v) \
        (((x) & ~NDP120_CHIP_CONFIG_VIDADDR_BASE_ADDR_MASK) | ((v) << NDP120_CHIP_CONFIG_VIDADDR_BASE_ADDR_SHIFT))
#define NDP120_CHIP_CONFIG_VIDADDR_BASE_ADDR_EXTRACT(x) \
        (((x) & NDP120_CHIP_CONFIG_VIDADDR_BASE_ADDR_MASK) >> NDP120_CHIP_CONFIG_VIDADDR_BASE_ADDR_SHIFT)
#define NDP120_CHIP_CONFIG_VIDADDR_BASE_ADDR_DEFAULT 0x60000000U
#define NDP120_CHIP_CONFIG_VIDADDR_DEFAULT 0x60000000U 
/* register ndp120.chip_config.vidsts0 */
#define NDP120_CHIP_CONFIG_VIDSTS0 0x40009168U
#define NDP120_CHIP_CONFIG_VIDSTS0_EOF_SHIFT 0
#define NDP120_CHIP_CONFIG_VIDSTS0_EOF_MASK 0x00000001U
#define NDP120_CHIP_CONFIG_VIDSTS0_EOF(v) \
        ((v) << NDP120_CHIP_CONFIG_VIDSTS0_EOF_SHIFT)
#define NDP120_CHIP_CONFIG_VIDSTS0_EOF_INSERT(x, v) \
        ((x) | ((v) << NDP120_CHIP_CONFIG_VIDSTS0_EOF_SHIFT))
#define NDP120_CHIP_CONFIG_VIDSTS0_EOF_MASK_INSERT(x, v) \
        (((x) & ~NDP120_CHIP_CONFIG_VIDSTS0_EOF_MASK) | ((v) << NDP120_CHIP_CONFIG_VIDSTS0_EOF_SHIFT))
#define NDP120_CHIP_CONFIG_VIDSTS0_EOF_EXTRACT(x) \
        (((x) & NDP120_CHIP_CONFIG_VIDSTS0_EOF_MASK) >> NDP120_CHIP_CONFIG_VIDSTS0_EOF_SHIFT)
#define NDP120_CHIP_CONFIG_VIDSTS0_RUNNING_SHIFT 1
#define NDP120_CHIP_CONFIG_VIDSTS0_RUNNING_MASK 0x00000002U
#define NDP120_CHIP_CONFIG_VIDSTS0_RUNNING(v) \
        ((v) << NDP120_CHIP_CONFIG_VIDSTS0_RUNNING_SHIFT)
#define NDP120_CHIP_CONFIG_VIDSTS0_RUNNING_INSERT(x, v) \
        ((x) | ((v) << NDP120_CHIP_CONFIG_VIDSTS0_RUNNING_SHIFT))
#define NDP120_CHIP_CONFIG_VIDSTS0_RUNNING_MASK_INSERT(x, v) \
        (((x) & ~NDP120_CHIP_CONFIG_VIDSTS0_RUNNING_MASK) | ((v) << NDP120_CHIP_CONFIG_VIDSTS0_RUNNING_SHIFT))
#define NDP120_CHIP_CONFIG_VIDSTS0_RUNNING_EXTRACT(x) \
        (((x) & NDP120_CHIP_CONFIG_VIDSTS0_RUNNING_MASK) >> NDP120_CHIP_CONFIG_VIDSTS0_RUNNING_SHIFT)
#define NDP120_CHIP_CONFIG_VIDSTS0_ERROR_SHIFT 2
#define NDP120_CHIP_CONFIG_VIDSTS0_ERROR_MASK 0x00000004U
#define NDP120_CHIP_CONFIG_VIDSTS0_ERROR(v) \
        ((v) << NDP120_CHIP_CONFIG_VIDSTS0_ERROR_SHIFT)
#define NDP120_CHIP_CONFIG_VIDSTS0_ERROR_INSERT(x, v) \
        ((x) | ((v) << NDP120_CHIP_CONFIG_VIDSTS0_ERROR_SHIFT))
#define NDP120_CHIP_CONFIG_VIDSTS0_ERROR_MASK_INSERT(x, v) \
        (((x) & ~NDP120_CHIP_CONFIG_VIDSTS0_ERROR_MASK) | ((v) << NDP120_CHIP_CONFIG_VIDSTS0_ERROR_SHIFT))
#define NDP120_CHIP_CONFIG_VIDSTS0_ERROR_EXTRACT(x) \
        (((x) & NDP120_CHIP_CONFIG_VIDSTS0_ERROR_MASK) >> NDP120_CHIP_CONFIG_VIDSTS0_ERROR_SHIFT)
#define NDP120_CHIP_CONFIG_VIDSTS0_FRAME_INDEX_SHIFT 3
#define NDP120_CHIP_CONFIG_VIDSTS0_FRAME_INDEX_MASK 0x00001ff8U
#define NDP120_CHIP_CONFIG_VIDSTS0_FRAME_INDEX(v) \
        ((v) << NDP120_CHIP_CONFIG_VIDSTS0_FRAME_INDEX_SHIFT)
#define NDP120_CHIP_CONFIG_VIDSTS0_FRAME_INDEX_INSERT(x, v) \
        ((x) | ((v) << NDP120_CHIP_CONFIG_VIDSTS0_FRAME_INDEX_SHIFT))
#define NDP120_CHIP_CONFIG_VIDSTS0_FRAME_INDEX_MASK_INSERT(x, v) \
        (((x) & ~NDP120_CHIP_CONFIG_VIDSTS0_FRAME_INDEX_MASK) | ((v) << NDP120_CHIP_CONFIG_VIDSTS0_FRAME_INDEX_SHIFT))
#define NDP120_CHIP_CONFIG_VIDSTS0_FRAME_INDEX_EXTRACT(x) \
        (((x) & NDP120_CHIP_CONFIG_VIDSTS0_FRAME_INDEX_MASK) >> NDP120_CHIP_CONFIG_VIDSTS0_FRAME_INDEX_SHIFT)
/* register ndp120.chip_config.vidsts1 */
#define NDP120_CHIP_CONFIG_VIDSTS1 0x4000916cU
#define NDP120_CHIP_CONFIG_VIDSTS1_FRAME_SIZE_SHIFT(i) (((i) * 10) + 0)
#define NDP120_CHIP_CONFIG_VIDSTS1_FRAME_SIZE_MASK(i) \
        (0x3ffU << NDP120_CHIP_CONFIG_VIDSTS1_FRAME_SIZE_SHIFT(i))
#define NDP120_CHIP_CONFIG_VIDSTS1_FRAME_SIZE(i, v) \
        ((v) << NDP120_CHIP_CONFIG_VIDSTS1_FRAME_SIZE_SHIFT(i))
#define NDP120_CHIP_CONFIG_VIDSTS1_FRAME_SIZE_INSERT(x, i, v) \
        ((x) | ((v) << NDP120_CHIP_CONFIG_VIDSTS1_FRAME_SIZE_SHIFT(i)))
#define NDP120_CHIP_CONFIG_VIDSTS1_FRAME_SIZE_MASK_INSERT(x, i, v) \
        (((x) & ~NDP120_CHIP_CONFIG_VIDSTS1_FRAME_SIZE_MASK(i)) | ((v) << NDP120_CHIP_CONFIG_VIDSTS1_FRAME_SIZE_SHIFT(i)))
#define NDP120_CHIP_CONFIG_VIDSTS1_FRAME_SIZE_EXTRACT(x, i) \
        (((x) & NDP120_CHIP_CONFIG_VIDSTS1_FRAME_SIZE_MASK(i)) >> NDP120_CHIP_CONFIG_VIDSTS1_FRAME_SIZE_SHIFT(i))
#define NDP120_CHIP_CONFIG_VIDSTS1_FRAME_SIZE_COUNT 2
/* register ndp120.chip_config.vidsts2 */
#define NDP120_CHIP_CONFIG_VIDSTS2 0x40009170U
#define NDP120_CHIP_CONFIG_VIDSTS2_BYTE_COUNT_SHIFT 0
#define NDP120_CHIP_CONFIG_VIDSTS2_BYTE_COUNT_MASK 0x000fffffU
#define NDP120_CHIP_CONFIG_VIDSTS2_BYTE_COUNT(v) \
        ((v) << NDP120_CHIP_CONFIG_VIDSTS2_BYTE_COUNT_SHIFT)
#define NDP120_CHIP_CONFIG_VIDSTS2_BYTE_COUNT_INSERT(x, v) \
        ((x) | ((v) << NDP120_CHIP_CONFIG_VIDSTS2_BYTE_COUNT_SHIFT))
#define NDP120_CHIP_CONFIG_VIDSTS2_BYTE_COUNT_MASK_INSERT(x, v) \
        (((x) & ~NDP120_CHIP_CONFIG_VIDSTS2_BYTE_COUNT_MASK) | ((v) << NDP120_CHIP_CONFIG_VIDSTS2_BYTE_COUNT_SHIFT))
#define NDP120_CHIP_CONFIG_VIDSTS2_BYTE_COUNT_EXTRACT(x) \
        (((x) & NDP120_CHIP_CONFIG_VIDSTS2_BYTE_COUNT_MASK) >> NDP120_CHIP_CONFIG_VIDSTS2_BYTE_COUNT_SHIFT)
/* register ndp120.chip_config.hostspiaddr */
#define NDP120_CHIP_CONFIG_HOSTSPIADDR 0x40009174U
#define NDP120_CHIP_CONFIG_HOSTSPIADDR_READ_ADDR_SHIFT 0
#define NDP120_CHIP_CONFIG_HOSTSPIADDR_READ_ADDR_MASK 0x0000001fU
#define NDP120_CHIP_CONFIG_HOSTSPIADDR_READ_ADDR(v) \
        ((v) << NDP120_CHIP_CONFIG_HOSTSPIADDR_READ_ADDR_SHIFT)
#define NDP120_CHIP_CONFIG_HOSTSPIADDR_READ_ADDR_INSERT(x, v) \
        ((x) | ((v) << NDP120_CHIP_CONFIG_HOSTSPIADDR_READ_ADDR_SHIFT))
#define NDP120_CHIP_CONFIG_HOSTSPIADDR_READ_ADDR_MASK_INSERT(x, v) \
        (((x) & ~NDP120_CHIP_CONFIG_HOSTSPIADDR_READ_ADDR_MASK) | ((v) << NDP120_CHIP_CONFIG_HOSTSPIADDR_READ_ADDR_SHIFT))
#define NDP120_CHIP_CONFIG_HOSTSPIADDR_READ_ADDR_EXTRACT(x) \
        (((x) & NDP120_CHIP_CONFIG_HOSTSPIADDR_READ_ADDR_MASK) >> NDP120_CHIP_CONFIG_HOSTSPIADDR_READ_ADDR_SHIFT)
#define NDP120_CHIP_CONFIG_HOSTSPIADDR_READ_ADDR_DEFAULT 0x00000000U
#define NDP120_CHIP_CONFIG_HOSTSPIADDR_ENABLE_SHIFT 5
#define NDP120_CHIP_CONFIG_HOSTSPIADDR_ENABLE_MASK 0x00000020U
#define NDP120_CHIP_CONFIG_HOSTSPIADDR_ENABLE(v) \
        ((v) << NDP120_CHIP_CONFIG_HOSTSPIADDR_ENABLE_SHIFT)
#define NDP120_CHIP_CONFIG_HOSTSPIADDR_ENABLE_INSERT(x, v) \
        ((x) | ((v) << NDP120_CHIP_CONFIG_HOSTSPIADDR_ENABLE_SHIFT))
#define NDP120_CHIP_CONFIG_HOSTSPIADDR_ENABLE_MASK_INSERT(x, v) \
        (((x) & ~NDP120_CHIP_CONFIG_HOSTSPIADDR_ENABLE_MASK) | ((v) << NDP120_CHIP_CONFIG_HOSTSPIADDR_ENABLE_SHIFT))
#define NDP120_CHIP_CONFIG_HOSTSPIADDR_ENABLE_EXTRACT(x) \
        (((x) & NDP120_CHIP_CONFIG_HOSTSPIADDR_ENABLE_MASK) >> NDP120_CHIP_CONFIG_HOSTSPIADDR_ENABLE_SHIFT)
#define NDP120_CHIP_CONFIG_HOSTSPIADDR_ENABLE_DEFAULT 0x00000000U
#define NDP120_CHIP_CONFIG_HOSTSPIADDR_INT_MASK_SHIFT 6
#define NDP120_CHIP_CONFIG_HOSTSPIADDR_INT_MASK_MASK 0x00003fc0U
#define NDP120_CHIP_CONFIG_HOSTSPIADDR_INT_MASK(v) \
        ((v) << NDP120_CHIP_CONFIG_HOSTSPIADDR_INT_MASK_SHIFT)
#define NDP120_CHIP_CONFIG_HOSTSPIADDR_INT_MASK_INSERT(x, v) \
        ((x) | ((v) << NDP120_CHIP_CONFIG_HOSTSPIADDR_INT_MASK_SHIFT))
#define NDP120_CHIP_CONFIG_HOSTSPIADDR_INT_MASK_MASK_INSERT(x, v) \
        (((x) & ~NDP120_CHIP_CONFIG_HOSTSPIADDR_INT_MASK_MASK) | ((v) << NDP120_CHIP_CONFIG_HOSTSPIADDR_INT_MASK_SHIFT))
#define NDP120_CHIP_CONFIG_HOSTSPIADDR_INT_MASK_EXTRACT(x) \
        (((x) & NDP120_CHIP_CONFIG_HOSTSPIADDR_INT_MASK_MASK) >> NDP120_CHIP_CONFIG_HOSTSPIADDR_INT_MASK_SHIFT)
#define NDP120_CHIP_CONFIG_HOSTSPIADDR_INT_MASK_DEFAULT 0x00000000U
#define NDP120_CHIP_CONFIG_HOSTSPIADDR_DEFAULT 0x00000000U 
/* register ndp120.chip_config.hostspidata */
#define NDP120_CHIP_CONFIG_HOSTSPIDATA 0x40009178U
/* register array ndp120.chip_config.spare[2] */
#define NDP120_CHIP_CONFIG_SPARE(i) (0x4000917cU + ((i) << 2))
#define NDP120_CHIP_CONFIG_SPARE_COUNT 2
#define NDP120_CHIP_CONFIG_SPARE_WORD_SHIFT 0
#define NDP120_CHIP_CONFIG_SPARE_WORD_MASK 0xffffffffU
#define NDP120_CHIP_CONFIG_SPARE_WORD(v) \
        ((v) << NDP120_CHIP_CONFIG_SPARE_WORD_SHIFT)
#define NDP120_CHIP_CONFIG_SPARE_WORD_INSERT(x, v) \
        ((x) | ((v) << NDP120_CHIP_CONFIG_SPARE_WORD_SHIFT))
#define NDP120_CHIP_CONFIG_SPARE_WORD_MASK_INSERT(x, v) \
        (((x) & ~NDP120_CHIP_CONFIG_SPARE_WORD_MASK) | ((v) << NDP120_CHIP_CONFIG_SPARE_WORD_SHIFT))
#define NDP120_CHIP_CONFIG_SPARE_WORD_EXTRACT(x) \
        (((x) & NDP120_CHIP_CONFIG_SPARE_WORD_MASK) >> NDP120_CHIP_CONFIG_SPARE_WORD_SHIFT)
#define NDP120_CHIP_CONFIG_SPARE_WORD_DEFAULT 0x00000000U
#define NDP120_CHIP_CONFIG_SPARE_DEFAULT 0x00000000U 
/* register ndp120.chip_config.qspikey */
#define NDP120_CHIP_CONFIG_QSPIKEY 0x40009184U
#define NDP120_CHIP_CONFIG_QSPIKEY_KEY_SHIFT 0
#define NDP120_CHIP_CONFIG_QSPIKEY_KEY_MASK 0x000000ffU
#define NDP120_CHIP_CONFIG_QSPIKEY_KEY(v) \
        ((v) << NDP120_CHIP_CONFIG_QSPIKEY_KEY_SHIFT)
#define NDP120_CHIP_CONFIG_QSPIKEY_KEY_INSERT(x, v) \
        ((x) | ((v) << NDP120_CHIP_CONFIG_QSPIKEY_KEY_SHIFT))
#define NDP120_CHIP_CONFIG_QSPIKEY_KEY_MASK_INSERT(x, v) \
        (((x) & ~NDP120_CHIP_CONFIG_QSPIKEY_KEY_MASK) | ((v) << NDP120_CHIP_CONFIG_QSPIKEY_KEY_SHIFT))
#define NDP120_CHIP_CONFIG_QSPIKEY_KEY_EXTRACT(x) \
        (((x) & NDP120_CHIP_CONFIG_QSPIKEY_KEY_MASK) >> NDP120_CHIP_CONFIG_QSPIKEY_KEY_SHIFT)
#define NDP120_CHIP_CONFIG_QSPIKEY_KEY_DEFAULT 0x00000000U
#define NDP120_CHIP_CONFIG_QSPIKEY_KEY_DISABLE 0x0U
#define NDP120_CHIP_CONFIG_QSPIKEY_KEY_ENABLE 0x3dU
#define NDP120_CHIP_CONFIG_QSPIKEY_KEY_MAX 0x3dU
#define NDP120_CHIP_CONFIG_QSPIKEY_KEY_VALID(v) \
        (v == NDP120_CHIP_CONFIG_QSPIKEY_KEY_DISABLE || v == NDP120_CHIP_CONFIG_QSPIKEY_KEY_ENABLE)
#define NDP120_CHIP_CONFIG_QSPIKEY_DEFAULT 0x00000000U 

/*
 * block ndp120.dsp_config, base 0x4000c000
 */
#define NDP120_DSP_CONFIG 0x4000c000U
#define NDP120_DSP_CONFIG_SIZE 0x00001000U
/* register ndp120.dsp_config.id */
#define NDP120_DSP_CONFIG_ID 0x4000c000U
/* register array ndp120.dsp_config.pdmctl[2] */
#define NDP120_DSP_CONFIG_PDMCTL(i) (0x4000c004U + ((i) << 2))
#define NDP120_DSP_CONFIG_PDMCTL_COUNT 2
#define NDP120_DSP_CONFIG_PDMCTL_RSTB_SHIFT 0
#define NDP120_DSP_CONFIG_PDMCTL_RSTB_MASK 0x00000001U
#define NDP120_DSP_CONFIG_PDMCTL_RSTB(v) \
        ((v) << NDP120_DSP_CONFIG_PDMCTL_RSTB_SHIFT)
#define NDP120_DSP_CONFIG_PDMCTL_RSTB_INSERT(x, v) \
        ((x) | ((v) << NDP120_DSP_CONFIG_PDMCTL_RSTB_SHIFT))
#define NDP120_DSP_CONFIG_PDMCTL_RSTB_MASK_INSERT(x, v) \
        (((x) & ~NDP120_DSP_CONFIG_PDMCTL_RSTB_MASK) | ((v) << NDP120_DSP_CONFIG_PDMCTL_RSTB_SHIFT))
#define NDP120_DSP_CONFIG_PDMCTL_RSTB_EXTRACT(x) \
        (((x) & NDP120_DSP_CONFIG_PDMCTL_RSTB_MASK) >> NDP120_DSP_CONFIG_PDMCTL_RSTB_SHIFT)
#define NDP120_DSP_CONFIG_PDMCTL_RSTB_DEFAULT 0x00000000U
#define NDP120_DSP_CONFIG_PDMCTL_ENABLE_SHIFT 1
#define NDP120_DSP_CONFIG_PDMCTL_ENABLE_MASK 0x00000002U
#define NDP120_DSP_CONFIG_PDMCTL_ENABLE(v) \
        ((v) << NDP120_DSP_CONFIG_PDMCTL_ENABLE_SHIFT)
#define NDP120_DSP_CONFIG_PDMCTL_ENABLE_INSERT(x, v) \
        ((x) | ((v) << NDP120_DSP_CONFIG_PDMCTL_ENABLE_SHIFT))
#define NDP120_DSP_CONFIG_PDMCTL_ENABLE_MASK_INSERT(x, v) \
        (((x) & ~NDP120_DSP_CONFIG_PDMCTL_ENABLE_MASK) | ((v) << NDP120_DSP_CONFIG_PDMCTL_ENABLE_SHIFT))
#define NDP120_DSP_CONFIG_PDMCTL_ENABLE_EXTRACT(x) \
        (((x) & NDP120_DSP_CONFIG_PDMCTL_ENABLE_MASK) >> NDP120_DSP_CONFIG_PDMCTL_ENABLE_SHIFT)
#define NDP120_DSP_CONFIG_PDMCTL_ENABLE_DEFAULT 0x00000000U
#define NDP120_DSP_CONFIG_PDMCTL_POSEDGEENABLE_SHIFT 2
#define NDP120_DSP_CONFIG_PDMCTL_POSEDGEENABLE_MASK 0x00000004U
#define NDP120_DSP_CONFIG_PDMCTL_POSEDGEENABLE(v) \
        ((v) << NDP120_DSP_CONFIG_PDMCTL_POSEDGEENABLE_SHIFT)
#define NDP120_DSP_CONFIG_PDMCTL_POSEDGEENABLE_INSERT(x, v) \
        ((x) | ((v) << NDP120_DSP_CONFIG_PDMCTL_POSEDGEENABLE_SHIFT))
#define NDP120_DSP_CONFIG_PDMCTL_POSEDGEENABLE_MASK_INSERT(x, v) \
        (((x) & ~NDP120_DSP_CONFIG_PDMCTL_POSEDGEENABLE_MASK) | ((v) << NDP120_DSP_CONFIG_PDMCTL_POSEDGEENABLE_SHIFT))
#define NDP120_DSP_CONFIG_PDMCTL_POSEDGEENABLE_EXTRACT(x) \
        (((x) & NDP120_DSP_CONFIG_PDMCTL_POSEDGEENABLE_MASK) >> NDP120_DSP_CONFIG_PDMCTL_POSEDGEENABLE_SHIFT)
#define NDP120_DSP_CONFIG_PDMCTL_POSEDGEENABLE_DEFAULT 0x00000000U
#define NDP120_DSP_CONFIG_PDMCTL_NEGEDGEENABLE_SHIFT 3
#define NDP120_DSP_CONFIG_PDMCTL_NEGEDGEENABLE_MASK 0x00000008U
#define NDP120_DSP_CONFIG_PDMCTL_NEGEDGEENABLE(v) \
        ((v) << NDP120_DSP_CONFIG_PDMCTL_NEGEDGEENABLE_SHIFT)
#define NDP120_DSP_CONFIG_PDMCTL_NEGEDGEENABLE_INSERT(x, v) \
        ((x) | ((v) << NDP120_DSP_CONFIG_PDMCTL_NEGEDGEENABLE_SHIFT))
#define NDP120_DSP_CONFIG_PDMCTL_NEGEDGEENABLE_MASK_INSERT(x, v) \
        (((x) & ~NDP120_DSP_CONFIG_PDMCTL_NEGEDGEENABLE_MASK) | ((v) << NDP120_DSP_CONFIG_PDMCTL_NEGEDGEENABLE_SHIFT))
#define NDP120_DSP_CONFIG_PDMCTL_NEGEDGEENABLE_EXTRACT(x) \
        (((x) & NDP120_DSP_CONFIG_PDMCTL_NEGEDGEENABLE_MASK) >> NDP120_DSP_CONFIG_PDMCTL_NEGEDGEENABLE_SHIFT)
#define NDP120_DSP_CONFIG_PDMCTL_NEGEDGEENABLE_DEFAULT 0x00000000U
#define NDP120_DSP_CONFIG_PDMCTL_UPDATE_SHIFT 4
#define NDP120_DSP_CONFIG_PDMCTL_UPDATE_MASK 0x00000010U
#define NDP120_DSP_CONFIG_PDMCTL_UPDATE(v) \
        ((v) << NDP120_DSP_CONFIG_PDMCTL_UPDATE_SHIFT)
#define NDP120_DSP_CONFIG_PDMCTL_UPDATE_INSERT(x, v) \
        ((x) | ((v) << NDP120_DSP_CONFIG_PDMCTL_UPDATE_SHIFT))
#define NDP120_DSP_CONFIG_PDMCTL_UPDATE_MASK_INSERT(x, v) \
        (((x) & ~NDP120_DSP_CONFIG_PDMCTL_UPDATE_MASK) | ((v) << NDP120_DSP_CONFIG_PDMCTL_UPDATE_SHIFT))
#define NDP120_DSP_CONFIG_PDMCTL_UPDATE_EXTRACT(x) \
        (((x) & NDP120_DSP_CONFIG_PDMCTL_UPDATE_MASK) >> NDP120_DSP_CONFIG_PDMCTL_UPDATE_SHIFT)
#define NDP120_DSP_CONFIG_PDMCTL_UPDATE_DEFAULT 0x00000000U
#define NDP120_DSP_CONFIG_PDMCTL_DEFAULT 0x00000000U 
/* register array ndp120.dsp_config.pdmcfg_a[2] */
#define NDP120_DSP_CONFIG_PDMCFG_A(i) (0x4000c00cU + ((i) << 2))
#define NDP120_DSP_CONFIG_PDMCFG_A_COUNT 2
#define NDP120_DSP_CONFIG_PDMCFG_A_DECIMATION_SHIFT 0
#define NDP120_DSP_CONFIG_PDMCFG_A_DECIMATION_MASK 0x000000ffU
#define NDP120_DSP_CONFIG_PDMCFG_A_DECIMATION(v) \
        ((v) << NDP120_DSP_CONFIG_PDMCFG_A_DECIMATION_SHIFT)
#define NDP120_DSP_CONFIG_PDMCFG_A_DECIMATION_INSERT(x, v) \
        ((x) | ((v) << NDP120_DSP_CONFIG_PDMCFG_A_DECIMATION_SHIFT))
#define NDP120_DSP_CONFIG_PDMCFG_A_DECIMATION_MASK_INSERT(x, v) \
        (((x) & ~NDP120_DSP_CONFIG_PDMCFG_A_DECIMATION_MASK) | ((v) << NDP120_DSP_CONFIG_PDMCFG_A_DECIMATION_SHIFT))
#define NDP120_DSP_CONFIG_PDMCFG_A_DECIMATION_EXTRACT(x) \
        (((x) & NDP120_DSP_CONFIG_PDMCFG_A_DECIMATION_MASK) >> NDP120_DSP_CONFIG_PDMCFG_A_DECIMATION_SHIFT)
#define NDP120_DSP_CONFIG_PDMCFG_A_DECIMATION_DEFAULT 0x00000030U
#define NDP120_DSP_CONFIG_PDMCFG_A_PDMBYPASS_SHIFT 8
#define NDP120_DSP_CONFIG_PDMCFG_A_PDMBYPASS_MASK 0x00000100U
#define NDP120_DSP_CONFIG_PDMCFG_A_PDMBYPASS(v) \
        ((v) << NDP120_DSP_CONFIG_PDMCFG_A_PDMBYPASS_SHIFT)
#define NDP120_DSP_CONFIG_PDMCFG_A_PDMBYPASS_INSERT(x, v) \
        ((x) | ((v) << NDP120_DSP_CONFIG_PDMCFG_A_PDMBYPASS_SHIFT))
#define NDP120_DSP_CONFIG_PDMCFG_A_PDMBYPASS_MASK_INSERT(x, v) \
        (((x) & ~NDP120_DSP_CONFIG_PDMCFG_A_PDMBYPASS_MASK) | ((v) << NDP120_DSP_CONFIG_PDMCFG_A_PDMBYPASS_SHIFT))
#define NDP120_DSP_CONFIG_PDMCFG_A_PDMBYPASS_EXTRACT(x) \
        (((x) & NDP120_DSP_CONFIG_PDMCFG_A_PDMBYPASS_MASK) >> NDP120_DSP_CONFIG_PDMCFG_A_PDMBYPASS_SHIFT)
#define NDP120_DSP_CONFIG_PDMCFG_A_PDMBYPASS_DEFAULT 0x00000000U
#define NDP120_DSP_CONFIG_PDMCFG_A_PDMFILTSTAGE2BYPASS_SHIFT 9
#define NDP120_DSP_CONFIG_PDMCFG_A_PDMFILTSTAGE2BYPASS_MASK 0x00000200U
#define NDP120_DSP_CONFIG_PDMCFG_A_PDMFILTSTAGE2BYPASS(v) \
        ((v) << NDP120_DSP_CONFIG_PDMCFG_A_PDMFILTSTAGE2BYPASS_SHIFT)
#define NDP120_DSP_CONFIG_PDMCFG_A_PDMFILTSTAGE2BYPASS_INSERT(x, v) \
        ((x) | ((v) << NDP120_DSP_CONFIG_PDMCFG_A_PDMFILTSTAGE2BYPASS_SHIFT))
#define NDP120_DSP_CONFIG_PDMCFG_A_PDMFILTSTAGE2BYPASS_MASK_INSERT(x, v) \
        (((x) & ~NDP120_DSP_CONFIG_PDMCFG_A_PDMFILTSTAGE2BYPASS_MASK) | ((v) << NDP120_DSP_CONFIG_PDMCFG_A_PDMFILTSTAGE2BYPASS_SHIFT))
#define NDP120_DSP_CONFIG_PDMCFG_A_PDMFILTSTAGE2BYPASS_EXTRACT(x) \
        (((x) & NDP120_DSP_CONFIG_PDMCFG_A_PDMFILTSTAGE2BYPASS_MASK) >> NDP120_DSP_CONFIG_PDMCFG_A_PDMFILTSTAGE2BYPASS_SHIFT)
#define NDP120_DSP_CONFIG_PDMCFG_A_PDMFILTSTAGE2BYPASS_DEFAULT 0x00000000U
#define NDP120_DSP_CONFIG_PDMCFG_A_DEFAULT 0x00000030U 
/* register array ndp120.dsp_config.i2sctl[3] */
#define NDP120_DSP_CONFIG_I2SCTL(i) (0x4000c014U + ((i) << 2))
#define NDP120_DSP_CONFIG_I2SCTL_COUNT 3
#define NDP120_DSP_CONFIG_I2SCTL_ENABLE_SHIFT 0
#define NDP120_DSP_CONFIG_I2SCTL_ENABLE_MASK 0x00000001U
#define NDP120_DSP_CONFIG_I2SCTL_ENABLE(v) \
        ((v) << NDP120_DSP_CONFIG_I2SCTL_ENABLE_SHIFT)
#define NDP120_DSP_CONFIG_I2SCTL_ENABLE_INSERT(x, v) \
        ((x) | ((v) << NDP120_DSP_CONFIG_I2SCTL_ENABLE_SHIFT))
#define NDP120_DSP_CONFIG_I2SCTL_ENABLE_MASK_INSERT(x, v) \
        (((x) & ~NDP120_DSP_CONFIG_I2SCTL_ENABLE_MASK) | ((v) << NDP120_DSP_CONFIG_I2SCTL_ENABLE_SHIFT))
#define NDP120_DSP_CONFIG_I2SCTL_ENABLE_EXTRACT(x) \
        (((x) & NDP120_DSP_CONFIG_I2SCTL_ENABLE_MASK) >> NDP120_DSP_CONFIG_I2SCTL_ENABLE_SHIFT)
#define NDP120_DSP_CONFIG_I2SCTL_ENABLE_DEFAULT 0x00000000U
#define NDP120_DSP_CONFIG_I2SCTL_INIT_SHIFT 1
#define NDP120_DSP_CONFIG_I2SCTL_INIT_MASK 0x00000002U
#define NDP120_DSP_CONFIG_I2SCTL_INIT(v) \
        ((v) << NDP120_DSP_CONFIG_I2SCTL_INIT_SHIFT)
#define NDP120_DSP_CONFIG_I2SCTL_INIT_INSERT(x, v) \
        ((x) | ((v) << NDP120_DSP_CONFIG_I2SCTL_INIT_SHIFT))
#define NDP120_DSP_CONFIG_I2SCTL_INIT_MASK_INSERT(x, v) \
        (((x) & ~NDP120_DSP_CONFIG_I2SCTL_INIT_MASK) | ((v) << NDP120_DSP_CONFIG_I2SCTL_INIT_SHIFT))
#define NDP120_DSP_CONFIG_I2SCTL_INIT_EXTRACT(x) \
        (((x) & NDP120_DSP_CONFIG_I2SCTL_INIT_MASK) >> NDP120_DSP_CONFIG_I2SCTL_INIT_SHIFT)
#define NDP120_DSP_CONFIG_I2SCTL_INIT_DEFAULT 0x00000000U
#define NDP120_DSP_CONFIG_I2SCTL_MODE_SHIFT 2
#define NDP120_DSP_CONFIG_I2SCTL_MODE_MASK 0x0000000cU
#define NDP120_DSP_CONFIG_I2SCTL_MODE(v) \
        ((v) << NDP120_DSP_CONFIG_I2SCTL_MODE_SHIFT)
#define NDP120_DSP_CONFIG_I2SCTL_MODE_INSERT(x, v) \
        ((x) | ((v) << NDP120_DSP_CONFIG_I2SCTL_MODE_SHIFT))
#define NDP120_DSP_CONFIG_I2SCTL_MODE_MASK_INSERT(x, v) \
        (((x) & ~NDP120_DSP_CONFIG_I2SCTL_MODE_MASK) | ((v) << NDP120_DSP_CONFIG_I2SCTL_MODE_SHIFT))
#define NDP120_DSP_CONFIG_I2SCTL_MODE_EXTRACT(x) \
        (((x) & NDP120_DSP_CONFIG_I2SCTL_MODE_MASK) >> NDP120_DSP_CONFIG_I2SCTL_MODE_SHIFT)
#define NDP120_DSP_CONFIG_I2SCTL_MODE_DEFAULT 0x00000003U
#define NDP120_DSP_CONFIG_I2SCTL_PACKED_SHIFT 4
#define NDP120_DSP_CONFIG_I2SCTL_PACKED_MASK 0x00000010U
#define NDP120_DSP_CONFIG_I2SCTL_PACKED(v) \
        ((v) << NDP120_DSP_CONFIG_I2SCTL_PACKED_SHIFT)
#define NDP120_DSP_CONFIG_I2SCTL_PACKED_INSERT(x, v) \
        ((x) | ((v) << NDP120_DSP_CONFIG_I2SCTL_PACKED_SHIFT))
#define NDP120_DSP_CONFIG_I2SCTL_PACKED_MASK_INSERT(x, v) \
        (((x) & ~NDP120_DSP_CONFIG_I2SCTL_PACKED_MASK) | ((v) << NDP120_DSP_CONFIG_I2SCTL_PACKED_SHIFT))
#define NDP120_DSP_CONFIG_I2SCTL_PACKED_EXTRACT(x) \
        (((x) & NDP120_DSP_CONFIG_I2SCTL_PACKED_MASK) >> NDP120_DSP_CONFIG_I2SCTL_PACKED_SHIFT)
#define NDP120_DSP_CONFIG_I2SCTL_PACKED_DEFAULT 0x00000001U
#define NDP120_DSP_CONFIG_I2SCTL_RIGHTCHENABLE_SHIFT 5
#define NDP120_DSP_CONFIG_I2SCTL_RIGHTCHENABLE_MASK 0x00000020U
#define NDP120_DSP_CONFIG_I2SCTL_RIGHTCHENABLE(v) \
        ((v) << NDP120_DSP_CONFIG_I2SCTL_RIGHTCHENABLE_SHIFT)
#define NDP120_DSP_CONFIG_I2SCTL_RIGHTCHENABLE_INSERT(x, v) \
        ((x) | ((v) << NDP120_DSP_CONFIG_I2SCTL_RIGHTCHENABLE_SHIFT))
#define NDP120_DSP_CONFIG_I2SCTL_RIGHTCHENABLE_MASK_INSERT(x, v) \
        (((x) & ~NDP120_DSP_CONFIG_I2SCTL_RIGHTCHENABLE_MASK) | ((v) << NDP120_DSP_CONFIG_I2SCTL_RIGHTCHENABLE_SHIFT))
#define NDP120_DSP_CONFIG_I2SCTL_RIGHTCHENABLE_EXTRACT(x) \
        (((x) & NDP120_DSP_CONFIG_I2SCTL_RIGHTCHENABLE_MASK) >> NDP120_DSP_CONFIG_I2SCTL_RIGHTCHENABLE_SHIFT)
#define NDP120_DSP_CONFIG_I2SCTL_RIGHTCHENABLE_DEFAULT 0x00000000U
#define NDP120_DSP_CONFIG_I2SCTL_LEFTCHENABLE_SHIFT 6
#define NDP120_DSP_CONFIG_I2SCTL_LEFTCHENABLE_MASK 0x00000040U
#define NDP120_DSP_CONFIG_I2SCTL_LEFTCHENABLE(v) \
        ((v) << NDP120_DSP_CONFIG_I2SCTL_LEFTCHENABLE_SHIFT)
#define NDP120_DSP_CONFIG_I2SCTL_LEFTCHENABLE_INSERT(x, v) \
        ((x) | ((v) << NDP120_DSP_CONFIG_I2SCTL_LEFTCHENABLE_SHIFT))
#define NDP120_DSP_CONFIG_I2SCTL_LEFTCHENABLE_MASK_INSERT(x, v) \
        (((x) & ~NDP120_DSP_CONFIG_I2SCTL_LEFTCHENABLE_MASK) | ((v) << NDP120_DSP_CONFIG_I2SCTL_LEFTCHENABLE_SHIFT))
#define NDP120_DSP_CONFIG_I2SCTL_LEFTCHENABLE_EXTRACT(x) \
        (((x) & NDP120_DSP_CONFIG_I2SCTL_LEFTCHENABLE_MASK) >> NDP120_DSP_CONFIG_I2SCTL_LEFTCHENABLE_SHIFT)
#define NDP120_DSP_CONFIG_I2SCTL_LEFTCHENABLE_DEFAULT 0x00000000U
#define NDP120_DSP_CONFIG_I2SCTL_FRAMESIZE_SHIFT 7
#define NDP120_DSP_CONFIG_I2SCTL_FRAMESIZE_MASK 0x00001f80U
#define NDP120_DSP_CONFIG_I2SCTL_FRAMESIZE(v) \
        ((v) << NDP120_DSP_CONFIG_I2SCTL_FRAMESIZE_SHIFT)
#define NDP120_DSP_CONFIG_I2SCTL_FRAMESIZE_INSERT(x, v) \
        ((x) | ((v) << NDP120_DSP_CONFIG_I2SCTL_FRAMESIZE_SHIFT))
#define NDP120_DSP_CONFIG_I2SCTL_FRAMESIZE_MASK_INSERT(x, v) \
        (((x) & ~NDP120_DSP_CONFIG_I2SCTL_FRAMESIZE_MASK) | ((v) << NDP120_DSP_CONFIG_I2SCTL_FRAMESIZE_SHIFT))
#define NDP120_DSP_CONFIG_I2SCTL_FRAMESIZE_EXTRACT(x) \
        (((x) & NDP120_DSP_CONFIG_I2SCTL_FRAMESIZE_MASK) >> NDP120_DSP_CONFIG_I2SCTL_FRAMESIZE_SHIFT)
#define NDP120_DSP_CONFIG_I2SCTL_FRAMESIZE_DEFAULT 0x0000001fU
#define NDP120_DSP_CONFIG_I2SCTL_SAMPLESIZE_SHIFT 13
#define NDP120_DSP_CONFIG_I2SCTL_SAMPLESIZE_MASK 0x0007e000U
#define NDP120_DSP_CONFIG_I2SCTL_SAMPLESIZE(v) \
        ((v) << NDP120_DSP_CONFIG_I2SCTL_SAMPLESIZE_SHIFT)
#define NDP120_DSP_CONFIG_I2SCTL_SAMPLESIZE_INSERT(x, v) \
        ((x) | ((v) << NDP120_DSP_CONFIG_I2SCTL_SAMPLESIZE_SHIFT))
#define NDP120_DSP_CONFIG_I2SCTL_SAMPLESIZE_MASK_INSERT(x, v) \
        (((x) & ~NDP120_DSP_CONFIG_I2SCTL_SAMPLESIZE_MASK) | ((v) << NDP120_DSP_CONFIG_I2SCTL_SAMPLESIZE_SHIFT))
#define NDP120_DSP_CONFIG_I2SCTL_SAMPLESIZE_EXTRACT(x) \
        (((x) & NDP120_DSP_CONFIG_I2SCTL_SAMPLESIZE_MASK) >> NDP120_DSP_CONFIG_I2SCTL_SAMPLESIZE_SHIFT)
#define NDP120_DSP_CONFIG_I2SCTL_SAMPLESIZE_DEFAULT 0x0000001fU
#define NDP120_DSP_CONFIG_I2SCTL_MSBINDEX_SHIFT 19
#define NDP120_DSP_CONFIG_I2SCTL_MSBINDEX_MASK 0x01f80000U
#define NDP120_DSP_CONFIG_I2SCTL_MSBINDEX(v) \
        ((v) << NDP120_DSP_CONFIG_I2SCTL_MSBINDEX_SHIFT)
#define NDP120_DSP_CONFIG_I2SCTL_MSBINDEX_INSERT(x, v) \
        ((x) | ((v) << NDP120_DSP_CONFIG_I2SCTL_MSBINDEX_SHIFT))
#define NDP120_DSP_CONFIG_I2SCTL_MSBINDEX_MASK_INSERT(x, v) \
        (((x) & ~NDP120_DSP_CONFIG_I2SCTL_MSBINDEX_MASK) | ((v) << NDP120_DSP_CONFIG_I2SCTL_MSBINDEX_SHIFT))
#define NDP120_DSP_CONFIG_I2SCTL_MSBINDEX_EXTRACT(x) \
        (((x) & NDP120_DSP_CONFIG_I2SCTL_MSBINDEX_MASK) >> NDP120_DSP_CONFIG_I2SCTL_MSBINDEX_SHIFT)
#define NDP120_DSP_CONFIG_I2SCTL_MSBINDEX_DEFAULT 0x0000001fU
#define NDP120_DSP_CONFIG_I2SCTL_NEGEDGEENABLE_SHIFT 25
#define NDP120_DSP_CONFIG_I2SCTL_NEGEDGEENABLE_MASK 0x02000000U
#define NDP120_DSP_CONFIG_I2SCTL_NEGEDGEENABLE(v) \
        ((v) << NDP120_DSP_CONFIG_I2SCTL_NEGEDGEENABLE_SHIFT)
#define NDP120_DSP_CONFIG_I2SCTL_NEGEDGEENABLE_INSERT(x, v) \
        ((x) | ((v) << NDP120_DSP_CONFIG_I2SCTL_NEGEDGEENABLE_SHIFT))
#define NDP120_DSP_CONFIG_I2SCTL_NEGEDGEENABLE_MASK_INSERT(x, v) \
        (((x) & ~NDP120_DSP_CONFIG_I2SCTL_NEGEDGEENABLE_MASK) | ((v) << NDP120_DSP_CONFIG_I2SCTL_NEGEDGEENABLE_SHIFT))
#define NDP120_DSP_CONFIG_I2SCTL_NEGEDGEENABLE_EXTRACT(x) \
        (((x) & NDP120_DSP_CONFIG_I2SCTL_NEGEDGEENABLE_MASK) >> NDP120_DSP_CONFIG_I2SCTL_NEGEDGEENABLE_SHIFT)
#define NDP120_DSP_CONFIG_I2SCTL_NEGEDGEENABLE_DEFAULT 0x00000000U
#define NDP120_DSP_CONFIG_I2SCTL_DELAYEDFLOPSENSITIVITY_SHIFT 26
#define NDP120_DSP_CONFIG_I2SCTL_DELAYEDFLOPSENSITIVITY_MASK 0x04000000U
#define NDP120_DSP_CONFIG_I2SCTL_DELAYEDFLOPSENSITIVITY(v) \
        ((v) << NDP120_DSP_CONFIG_I2SCTL_DELAYEDFLOPSENSITIVITY_SHIFT)
#define NDP120_DSP_CONFIG_I2SCTL_DELAYEDFLOPSENSITIVITY_INSERT(x, v) \
        ((x) | ((v) << NDP120_DSP_CONFIG_I2SCTL_DELAYEDFLOPSENSITIVITY_SHIFT))
#define NDP120_DSP_CONFIG_I2SCTL_DELAYEDFLOPSENSITIVITY_MASK_INSERT(x, v) \
        (((x) & ~NDP120_DSP_CONFIG_I2SCTL_DELAYEDFLOPSENSITIVITY_MASK) | ((v) << NDP120_DSP_CONFIG_I2SCTL_DELAYEDFLOPSENSITIVITY_SHIFT))
#define NDP120_DSP_CONFIG_I2SCTL_DELAYEDFLOPSENSITIVITY_EXTRACT(x) \
        (((x) & NDP120_DSP_CONFIG_I2SCTL_DELAYEDFLOPSENSITIVITY_MASK) >> NDP120_DSP_CONFIG_I2SCTL_DELAYEDFLOPSENSITIVITY_SHIFT)
#define NDP120_DSP_CONFIG_I2SCTL_DELAYEDFLOPSENSITIVITY_DEFAULT 0x00000001U
#define NDP120_DSP_CONFIG_I2SCTL_AUDIO_OUT_FS_EXT_ENABLE_SHIFT 27
#define NDP120_DSP_CONFIG_I2SCTL_AUDIO_OUT_FS_EXT_ENABLE_MASK 0x08000000U
#define NDP120_DSP_CONFIG_I2SCTL_AUDIO_OUT_FS_EXT_ENABLE(v) \
        ((v) << NDP120_DSP_CONFIG_I2SCTL_AUDIO_OUT_FS_EXT_ENABLE_SHIFT)
#define NDP120_DSP_CONFIG_I2SCTL_AUDIO_OUT_FS_EXT_ENABLE_INSERT(x, v) \
        ((x) | ((v) << NDP120_DSP_CONFIG_I2SCTL_AUDIO_OUT_FS_EXT_ENABLE_SHIFT))
#define NDP120_DSP_CONFIG_I2SCTL_AUDIO_OUT_FS_EXT_ENABLE_MASK_INSERT(x, v) \
        (((x) & ~NDP120_DSP_CONFIG_I2SCTL_AUDIO_OUT_FS_EXT_ENABLE_MASK) | ((v) << NDP120_DSP_CONFIG_I2SCTL_AUDIO_OUT_FS_EXT_ENABLE_SHIFT))
#define NDP120_DSP_CONFIG_I2SCTL_AUDIO_OUT_FS_EXT_ENABLE_EXTRACT(x) \
        (((x) & NDP120_DSP_CONFIG_I2SCTL_AUDIO_OUT_FS_EXT_ENABLE_MASK) >> NDP120_DSP_CONFIG_I2SCTL_AUDIO_OUT_FS_EXT_ENABLE_SHIFT)
#define NDP120_DSP_CONFIG_I2SCTL_AUDIO_OUT_FS_EXT_ENABLE_DEFAULT 0x00000000U
#define NDP120_DSP_CONFIG_I2SCTL_DUALCHANTDM_SHIFT 28
#define NDP120_DSP_CONFIG_I2SCTL_DUALCHANTDM_MASK 0x10000000U
#define NDP120_DSP_CONFIG_I2SCTL_DUALCHANTDM(v) \
        ((v) << NDP120_DSP_CONFIG_I2SCTL_DUALCHANTDM_SHIFT)
#define NDP120_DSP_CONFIG_I2SCTL_DUALCHANTDM_INSERT(x, v) \
        ((x) | ((v) << NDP120_DSP_CONFIG_I2SCTL_DUALCHANTDM_SHIFT))
#define NDP120_DSP_CONFIG_I2SCTL_DUALCHANTDM_MASK_INSERT(x, v) \
        (((x) & ~NDP120_DSP_CONFIG_I2SCTL_DUALCHANTDM_MASK) | ((v) << NDP120_DSP_CONFIG_I2SCTL_DUALCHANTDM_SHIFT))
#define NDP120_DSP_CONFIG_I2SCTL_DUALCHANTDM_EXTRACT(x) \
        (((x) & NDP120_DSP_CONFIG_I2SCTL_DUALCHANTDM_MASK) >> NDP120_DSP_CONFIG_I2SCTL_DUALCHANTDM_SHIFT)
#define NDP120_DSP_CONFIG_I2SCTL_DUALCHANTDM_DEFAULT 0x00000000U
#define NDP120_DSP_CONFIG_I2SCTL_DEFAULT 0x04fbef9cU 
/* register array ndp120.dsp_config.pdmcfg_b[4] */
#define NDP120_DSP_CONFIG_PDMCFG_B(i) (0x4000c020U + ((i) << 2))
#define NDP120_DSP_CONFIG_PDMCFG_B_COUNT 4
#define NDP120_DSP_CONFIG_PDMCFG_B_DCREMOVALMODE_SHIFT 0
#define NDP120_DSP_CONFIG_PDMCFG_B_DCREMOVALMODE_MASK 0x00000003U
#define NDP120_DSP_CONFIG_PDMCFG_B_DCREMOVALMODE(v) \
        ((v) << NDP120_DSP_CONFIG_PDMCFG_B_DCREMOVALMODE_SHIFT)
#define NDP120_DSP_CONFIG_PDMCFG_B_DCREMOVALMODE_INSERT(x, v) \
        ((x) | ((v) << NDP120_DSP_CONFIG_PDMCFG_B_DCREMOVALMODE_SHIFT))
#define NDP120_DSP_CONFIG_PDMCFG_B_DCREMOVALMODE_MASK_INSERT(x, v) \
        (((x) & ~NDP120_DSP_CONFIG_PDMCFG_B_DCREMOVALMODE_MASK) | ((v) << NDP120_DSP_CONFIG_PDMCFG_B_DCREMOVALMODE_SHIFT))
#define NDP120_DSP_CONFIG_PDMCFG_B_DCREMOVALMODE_EXTRACT(x) \
        (((x) & NDP120_DSP_CONFIG_PDMCFG_B_DCREMOVALMODE_MASK) >> NDP120_DSP_CONFIG_PDMCFG_B_DCREMOVALMODE_SHIFT)
#define NDP120_DSP_CONFIG_PDMCFG_B_DCREMOVALMODE_DEFAULT 0x00000002U
#define NDP120_DSP_CONFIG_PDMCFG_B_DCREMOVALMODE_OFF 0x0U
#define NDP120_DSP_CONFIG_PDMCFG_B_DCREMOVALMODE_STATIC 0x1U
#define NDP120_DSP_CONFIG_PDMCFG_B_DCREMOVALMODE_ON 0x2U
#define NDP120_DSP_CONFIG_PDMCFG_B_DCREMOVALMODE_MAX 0x2U
#define NDP120_DSP_CONFIG_PDMCFG_B_DCREMOVALMODE_VALID(v) \
        (v >= 0 && v <= 2)
#define NDP120_DSP_CONFIG_PDMCFG_B_DCSTATICREMVAL_SHIFT 2
#define NDP120_DSP_CONFIG_PDMCFG_B_DCSTATICREMVAL_MASK 0x003ffffcU
#define NDP120_DSP_CONFIG_PDMCFG_B_DCSTATICREMVAL(v) \
        ((v) << NDP120_DSP_CONFIG_PDMCFG_B_DCSTATICREMVAL_SHIFT)
#define NDP120_DSP_CONFIG_PDMCFG_B_DCSTATICREMVAL_INSERT(x, v) \
        ((x) | ((v) << NDP120_DSP_CONFIG_PDMCFG_B_DCSTATICREMVAL_SHIFT))
#define NDP120_DSP_CONFIG_PDMCFG_B_DCSTATICREMVAL_MASK_INSERT(x, v) \
        (((x) & ~NDP120_DSP_CONFIG_PDMCFG_B_DCSTATICREMVAL_MASK) | ((v) << NDP120_DSP_CONFIG_PDMCFG_B_DCSTATICREMVAL_SHIFT))
#define NDP120_DSP_CONFIG_PDMCFG_B_DCSTATICREMVAL_EXTRACT(x) \
        (((x) & NDP120_DSP_CONFIG_PDMCFG_B_DCSTATICREMVAL_MASK) >> NDP120_DSP_CONFIG_PDMCFG_B_DCSTATICREMVAL_SHIFT)
#define NDP120_DSP_CONFIG_PDMCFG_B_DCSTATICREMVAL_DEFAULT 0x00000000U
#define NDP120_DSP_CONFIG_PDMCFG_B_CIC_FAIL_SHIFT 22
#define NDP120_DSP_CONFIG_PDMCFG_B_CIC_FAIL_MASK 0x00400000U
#define NDP120_DSP_CONFIG_PDMCFG_B_CIC_FAIL(v) \
        ((v) << NDP120_DSP_CONFIG_PDMCFG_B_CIC_FAIL_SHIFT)
#define NDP120_DSP_CONFIG_PDMCFG_B_CIC_FAIL_INSERT(x, v) \
        ((x) | ((v) << NDP120_DSP_CONFIG_PDMCFG_B_CIC_FAIL_SHIFT))
#define NDP120_DSP_CONFIG_PDMCFG_B_CIC_FAIL_MASK_INSERT(x, v) \
        (((x) & ~NDP120_DSP_CONFIG_PDMCFG_B_CIC_FAIL_MASK) | ((v) << NDP120_DSP_CONFIG_PDMCFG_B_CIC_FAIL_SHIFT))
#define NDP120_DSP_CONFIG_PDMCFG_B_CIC_FAIL_EXTRACT(x) \
        (((x) & NDP120_DSP_CONFIG_PDMCFG_B_CIC_FAIL_MASK) >> NDP120_DSP_CONFIG_PDMCFG_B_CIC_FAIL_SHIFT)
#define NDP120_DSP_CONFIG_PDMCFG_B_SATURATED_SHIFT 23
#define NDP120_DSP_CONFIG_PDMCFG_B_SATURATED_MASK 0x00800000U
#define NDP120_DSP_CONFIG_PDMCFG_B_SATURATED(v) \
        ((v) << NDP120_DSP_CONFIG_PDMCFG_B_SATURATED_SHIFT)
#define NDP120_DSP_CONFIG_PDMCFG_B_SATURATED_INSERT(x, v) \
        ((x) | ((v) << NDP120_DSP_CONFIG_PDMCFG_B_SATURATED_SHIFT))
#define NDP120_DSP_CONFIG_PDMCFG_B_SATURATED_MASK_INSERT(x, v) \
        (((x) & ~NDP120_DSP_CONFIG_PDMCFG_B_SATURATED_MASK) | ((v) << NDP120_DSP_CONFIG_PDMCFG_B_SATURATED_SHIFT))
#define NDP120_DSP_CONFIG_PDMCFG_B_SATURATED_EXTRACT(x) \
        (((x) & NDP120_DSP_CONFIG_PDMCFG_B_SATURATED_MASK) >> NDP120_DSP_CONFIG_PDMCFG_B_SATURATED_SHIFT)
#define NDP120_DSP_CONFIG_PDMCFG_B_INSHIFT_SHIFT 24
#define NDP120_DSP_CONFIG_PDMCFG_B_INSHIFT_MASK 0x1f000000U
#define NDP120_DSP_CONFIG_PDMCFG_B_INSHIFT(v) \
        ((v) << NDP120_DSP_CONFIG_PDMCFG_B_INSHIFT_SHIFT)
#define NDP120_DSP_CONFIG_PDMCFG_B_INSHIFT_INSERT(x, v) \
        ((x) | ((v) << NDP120_DSP_CONFIG_PDMCFG_B_INSHIFT_SHIFT))
#define NDP120_DSP_CONFIG_PDMCFG_B_INSHIFT_MASK_INSERT(x, v) \
        (((x) & ~NDP120_DSP_CONFIG_PDMCFG_B_INSHIFT_MASK) | ((v) << NDP120_DSP_CONFIG_PDMCFG_B_INSHIFT_SHIFT))
#define NDP120_DSP_CONFIG_PDMCFG_B_INSHIFT_EXTRACT(x) \
        (((x) & NDP120_DSP_CONFIG_PDMCFG_B_INSHIFT_MASK) >> NDP120_DSP_CONFIG_PDMCFG_B_INSHIFT_SHIFT)
#define NDP120_DSP_CONFIG_PDMCFG_B_INSHIFT_DEFAULT 0x0000000aU
#define NDP120_DSP_CONFIG_PDMCFG_B_OUTSHIFT_SHIFT 29
#define NDP120_DSP_CONFIG_PDMCFG_B_OUTSHIFT_MASK 0xe0000000U
#define NDP120_DSP_CONFIG_PDMCFG_B_OUTSHIFT(v) \
        ((v) << NDP120_DSP_CONFIG_PDMCFG_B_OUTSHIFT_SHIFT)
#define NDP120_DSP_CONFIG_PDMCFG_B_OUTSHIFT_INSERT(x, v) \
        ((x) | ((v) << NDP120_DSP_CONFIG_PDMCFG_B_OUTSHIFT_SHIFT))
#define NDP120_DSP_CONFIG_PDMCFG_B_OUTSHIFT_MASK_INSERT(x, v) \
        (((x) & ~NDP120_DSP_CONFIG_PDMCFG_B_OUTSHIFT_MASK) | ((v) << NDP120_DSP_CONFIG_PDMCFG_B_OUTSHIFT_SHIFT))
#define NDP120_DSP_CONFIG_PDMCFG_B_OUTSHIFT_EXTRACT(x) \
        (((x) & NDP120_DSP_CONFIG_PDMCFG_B_OUTSHIFT_MASK) >> NDP120_DSP_CONFIG_PDMCFG_B_OUTSHIFT_SHIFT)
#define NDP120_DSP_CONFIG_PDMCFG_B_OUTSHIFT_DEFAULT 0x00000000U
#define NDP120_DSP_CONFIG_PDMCFG_B_DEFAULT 0x0a000002U 
/* register array ndp120.dsp_config.bwcoef_a0b0_cfg[4] */
#define NDP120_DSP_CONFIG_BWCOEF_A0B0_CFG(i) (0x4000c030U + ((i) << 2))
#define NDP120_DSP_CONFIG_BWCOEF_A0B0_CFG_COUNT 4
#define NDP120_DSP_CONFIG_BWCOEF_A0B0_CFG_BWCOEF_A0_SHIFT 0
#define NDP120_DSP_CONFIG_BWCOEF_A0B0_CFG_BWCOEF_A0_MASK 0x0000ffffU
#define NDP120_DSP_CONFIG_BWCOEF_A0B0_CFG_BWCOEF_A0(v) \
        ((v) << NDP120_DSP_CONFIG_BWCOEF_A0B0_CFG_BWCOEF_A0_SHIFT)
#define NDP120_DSP_CONFIG_BWCOEF_A0B0_CFG_BWCOEF_A0_INSERT(x, v) \
        ((x) | ((v) << NDP120_DSP_CONFIG_BWCOEF_A0B0_CFG_BWCOEF_A0_SHIFT))
#define NDP120_DSP_CONFIG_BWCOEF_A0B0_CFG_BWCOEF_A0_MASK_INSERT(x, v) \
        (((x) & ~NDP120_DSP_CONFIG_BWCOEF_A0B0_CFG_BWCOEF_A0_MASK) | ((v) << NDP120_DSP_CONFIG_BWCOEF_A0B0_CFG_BWCOEF_A0_SHIFT))
#define NDP120_DSP_CONFIG_BWCOEF_A0B0_CFG_BWCOEF_A0_EXTRACT(x) \
        (((x) & NDP120_DSP_CONFIG_BWCOEF_A0B0_CFG_BWCOEF_A0_MASK) >> NDP120_DSP_CONFIG_BWCOEF_A0B0_CFG_BWCOEF_A0_SHIFT)
#define NDP120_DSP_CONFIG_BWCOEF_A0B0_CFG_BWCOEF_A0_DEFAULT 0x00004000U
#define NDP120_DSP_CONFIG_BWCOEF_A0B0_CFG_BWCOEF_B0_SHIFT 16
#define NDP120_DSP_CONFIG_BWCOEF_A0B0_CFG_BWCOEF_B0_MASK 0xffff0000U
#define NDP120_DSP_CONFIG_BWCOEF_A0B0_CFG_BWCOEF_B0(v) \
        ((v) << NDP120_DSP_CONFIG_BWCOEF_A0B0_CFG_BWCOEF_B0_SHIFT)
#define NDP120_DSP_CONFIG_BWCOEF_A0B0_CFG_BWCOEF_B0_INSERT(x, v) \
        ((x) | ((v) << NDP120_DSP_CONFIG_BWCOEF_A0B0_CFG_BWCOEF_B0_SHIFT))
#define NDP120_DSP_CONFIG_BWCOEF_A0B0_CFG_BWCOEF_B0_MASK_INSERT(x, v) \
        (((x) & ~NDP120_DSP_CONFIG_BWCOEF_A0B0_CFG_BWCOEF_B0_MASK) | ((v) << NDP120_DSP_CONFIG_BWCOEF_A0B0_CFG_BWCOEF_B0_SHIFT))
#define NDP120_DSP_CONFIG_BWCOEF_A0B0_CFG_BWCOEF_B0_EXTRACT(x) \
        (((x) & NDP120_DSP_CONFIG_BWCOEF_A0B0_CFG_BWCOEF_B0_MASK) >> NDP120_DSP_CONFIG_BWCOEF_A0B0_CFG_BWCOEF_B0_SHIFT)
#define NDP120_DSP_CONFIG_BWCOEF_A0B0_CFG_BWCOEF_B0_DEFAULT 0x00004000U
#define NDP120_DSP_CONFIG_BWCOEF_A0B0_CFG_DEFAULT 0x40004000U 
/* register array ndp120.dsp_config.bwcoef_a1b1_cfg[4] */
#define NDP120_DSP_CONFIG_BWCOEF_A1B1_CFG(i) (0x4000c040U + ((i) << 2))
#define NDP120_DSP_CONFIG_BWCOEF_A1B1_CFG_COUNT 4
#define NDP120_DSP_CONFIG_BWCOEF_A1B1_CFG_BWCOEF_A1_SHIFT 0
#define NDP120_DSP_CONFIG_BWCOEF_A1B1_CFG_BWCOEF_A1_MASK 0x0000ffffU
#define NDP120_DSP_CONFIG_BWCOEF_A1B1_CFG_BWCOEF_A1(v) \
        ((v) << NDP120_DSP_CONFIG_BWCOEF_A1B1_CFG_BWCOEF_A1_SHIFT)
#define NDP120_DSP_CONFIG_BWCOEF_A1B1_CFG_BWCOEF_A1_INSERT(x, v) \
        ((x) | ((v) << NDP120_DSP_CONFIG_BWCOEF_A1B1_CFG_BWCOEF_A1_SHIFT))
#define NDP120_DSP_CONFIG_BWCOEF_A1B1_CFG_BWCOEF_A1_MASK_INSERT(x, v) \
        (((x) & ~NDP120_DSP_CONFIG_BWCOEF_A1B1_CFG_BWCOEF_A1_MASK) | ((v) << NDP120_DSP_CONFIG_BWCOEF_A1B1_CFG_BWCOEF_A1_SHIFT))
#define NDP120_DSP_CONFIG_BWCOEF_A1B1_CFG_BWCOEF_A1_EXTRACT(x) \
        (((x) & NDP120_DSP_CONFIG_BWCOEF_A1B1_CFG_BWCOEF_A1_MASK) >> NDP120_DSP_CONFIG_BWCOEF_A1B1_CFG_BWCOEF_A1_SHIFT)
#define NDP120_DSP_CONFIG_BWCOEF_A1B1_CFG_BWCOEF_A1_DEFAULT 0x00004000U
#define NDP120_DSP_CONFIG_BWCOEF_A1B1_CFG_BWCOEF_B1_SHIFT 16
#define NDP120_DSP_CONFIG_BWCOEF_A1B1_CFG_BWCOEF_B1_MASK 0xffff0000U
#define NDP120_DSP_CONFIG_BWCOEF_A1B1_CFG_BWCOEF_B1(v) \
        ((v) << NDP120_DSP_CONFIG_BWCOEF_A1B1_CFG_BWCOEF_B1_SHIFT)
#define NDP120_DSP_CONFIG_BWCOEF_A1B1_CFG_BWCOEF_B1_INSERT(x, v) \
        ((x) | ((v) << NDP120_DSP_CONFIG_BWCOEF_A1B1_CFG_BWCOEF_B1_SHIFT))
#define NDP120_DSP_CONFIG_BWCOEF_A1B1_CFG_BWCOEF_B1_MASK_INSERT(x, v) \
        (((x) & ~NDP120_DSP_CONFIG_BWCOEF_A1B1_CFG_BWCOEF_B1_MASK) | ((v) << NDP120_DSP_CONFIG_BWCOEF_A1B1_CFG_BWCOEF_B1_SHIFT))
#define NDP120_DSP_CONFIG_BWCOEF_A1B1_CFG_BWCOEF_B1_EXTRACT(x) \
        (((x) & NDP120_DSP_CONFIG_BWCOEF_A1B1_CFG_BWCOEF_B1_MASK) >> NDP120_DSP_CONFIG_BWCOEF_A1B1_CFG_BWCOEF_B1_SHIFT)
#define NDP120_DSP_CONFIG_BWCOEF_A1B1_CFG_BWCOEF_B1_DEFAULT 0x00004000U
#define NDP120_DSP_CONFIG_BWCOEF_A1B1_CFG_DEFAULT 0x40004000U 
/* register array ndp120.dsp_config.bwcoef_a2b2_cfg[4] */
#define NDP120_DSP_CONFIG_BWCOEF_A2B2_CFG(i) (0x4000c050U + ((i) << 2))
#define NDP120_DSP_CONFIG_BWCOEF_A2B2_CFG_COUNT 4
#define NDP120_DSP_CONFIG_BWCOEF_A2B2_CFG_BWCOEF_A2_SHIFT 0
#define NDP120_DSP_CONFIG_BWCOEF_A2B2_CFG_BWCOEF_A2_MASK 0x0000ffffU
#define NDP120_DSP_CONFIG_BWCOEF_A2B2_CFG_BWCOEF_A2(v) \
        ((v) << NDP120_DSP_CONFIG_BWCOEF_A2B2_CFG_BWCOEF_A2_SHIFT)
#define NDP120_DSP_CONFIG_BWCOEF_A2B2_CFG_BWCOEF_A2_INSERT(x, v) \
        ((x) | ((v) << NDP120_DSP_CONFIG_BWCOEF_A2B2_CFG_BWCOEF_A2_SHIFT))
#define NDP120_DSP_CONFIG_BWCOEF_A2B2_CFG_BWCOEF_A2_MASK_INSERT(x, v) \
        (((x) & ~NDP120_DSP_CONFIG_BWCOEF_A2B2_CFG_BWCOEF_A2_MASK) | ((v) << NDP120_DSP_CONFIG_BWCOEF_A2B2_CFG_BWCOEF_A2_SHIFT))
#define NDP120_DSP_CONFIG_BWCOEF_A2B2_CFG_BWCOEF_A2_EXTRACT(x) \
        (((x) & NDP120_DSP_CONFIG_BWCOEF_A2B2_CFG_BWCOEF_A2_MASK) >> NDP120_DSP_CONFIG_BWCOEF_A2B2_CFG_BWCOEF_A2_SHIFT)
#define NDP120_DSP_CONFIG_BWCOEF_A2B2_CFG_BWCOEF_A2_DEFAULT 0x00004000U
#define NDP120_DSP_CONFIG_BWCOEF_A2B2_CFG_BWCOEF_B2_SHIFT 16
#define NDP120_DSP_CONFIG_BWCOEF_A2B2_CFG_BWCOEF_B2_MASK 0xffff0000U
#define NDP120_DSP_CONFIG_BWCOEF_A2B2_CFG_BWCOEF_B2(v) \
        ((v) << NDP120_DSP_CONFIG_BWCOEF_A2B2_CFG_BWCOEF_B2_SHIFT)
#define NDP120_DSP_CONFIG_BWCOEF_A2B2_CFG_BWCOEF_B2_INSERT(x, v) \
        ((x) | ((v) << NDP120_DSP_CONFIG_BWCOEF_A2B2_CFG_BWCOEF_B2_SHIFT))
#define NDP120_DSP_CONFIG_BWCOEF_A2B2_CFG_BWCOEF_B2_MASK_INSERT(x, v) \
        (((x) & ~NDP120_DSP_CONFIG_BWCOEF_A2B2_CFG_BWCOEF_B2_MASK) | ((v) << NDP120_DSP_CONFIG_BWCOEF_A2B2_CFG_BWCOEF_B2_SHIFT))
#define NDP120_DSP_CONFIG_BWCOEF_A2B2_CFG_BWCOEF_B2_EXTRACT(x) \
        (((x) & NDP120_DSP_CONFIG_BWCOEF_A2B2_CFG_BWCOEF_B2_MASK) >> NDP120_DSP_CONFIG_BWCOEF_A2B2_CFG_BWCOEF_B2_SHIFT)
#define NDP120_DSP_CONFIG_BWCOEF_A2B2_CFG_BWCOEF_B2_DEFAULT 0x00004000U
#define NDP120_DSP_CONFIG_BWCOEF_A2B2_CFG_DEFAULT 0x40004000U 
/* register array ndp120.dsp_config.farrowcfg[3] */
#define NDP120_DSP_CONFIG_FARROWCFG(i) (0x4000c060U + ((i) << 2))
#define NDP120_DSP_CONFIG_FARROWCFG_COUNT 3
#define NDP120_DSP_CONFIG_FARROWCFG_FRPHASESTEP_SHIFT 0
#define NDP120_DSP_CONFIG_FARROWCFG_FRPHASESTEP_MASK 0x0fffffffU
#define NDP120_DSP_CONFIG_FARROWCFG_FRPHASESTEP(v) \
        ((v) << NDP120_DSP_CONFIG_FARROWCFG_FRPHASESTEP_SHIFT)
#define NDP120_DSP_CONFIG_FARROWCFG_FRPHASESTEP_INSERT(x, v) \
        ((x) | ((v) << NDP120_DSP_CONFIG_FARROWCFG_FRPHASESTEP_SHIFT))
#define NDP120_DSP_CONFIG_FARROWCFG_FRPHASESTEP_MASK_INSERT(x, v) \
        (((x) & ~NDP120_DSP_CONFIG_FARROWCFG_FRPHASESTEP_MASK) | ((v) << NDP120_DSP_CONFIG_FARROWCFG_FRPHASESTEP_SHIFT))
#define NDP120_DSP_CONFIG_FARROWCFG_FRPHASESTEP_EXTRACT(x) \
        (((x) & NDP120_DSP_CONFIG_FARROWCFG_FRPHASESTEP_MASK) >> NDP120_DSP_CONFIG_FARROWCFG_FRPHASESTEP_SHIFT)
#define NDP120_DSP_CONFIG_FARROWCFG_FRPHASESTEP_DEFAULT 0x08000000U
#define NDP120_DSP_CONFIG_FARROWCFG_BYPASS_FARROW_SHIFT 28
#define NDP120_DSP_CONFIG_FARROWCFG_BYPASS_FARROW_MASK 0x10000000U
#define NDP120_DSP_CONFIG_FARROWCFG_BYPASS_FARROW(v) \
        ((v) << NDP120_DSP_CONFIG_FARROWCFG_BYPASS_FARROW_SHIFT)
#define NDP120_DSP_CONFIG_FARROWCFG_BYPASS_FARROW_INSERT(x, v) \
        ((x) | ((v) << NDP120_DSP_CONFIG_FARROWCFG_BYPASS_FARROW_SHIFT))
#define NDP120_DSP_CONFIG_FARROWCFG_BYPASS_FARROW_MASK_INSERT(x, v) \
        (((x) & ~NDP120_DSP_CONFIG_FARROWCFG_BYPASS_FARROW_MASK) | ((v) << NDP120_DSP_CONFIG_FARROWCFG_BYPASS_FARROW_SHIFT))
#define NDP120_DSP_CONFIG_FARROWCFG_BYPASS_FARROW_EXTRACT(x) \
        (((x) & NDP120_DSP_CONFIG_FARROWCFG_BYPASS_FARROW_MASK) >> NDP120_DSP_CONFIG_FARROWCFG_BYPASS_FARROW_SHIFT)
#define NDP120_DSP_CONFIG_FARROWCFG_BYPASS_FARROW_DEFAULT 0x00000000U
#define NDP120_DSP_CONFIG_FARROWCFG_DEFAULT 0x08000000U 
/* register array ndp120.dsp_config.misccfg[6] */
#define NDP120_DSP_CONFIG_MISCCFG(i) (0x4000c06cU + ((i) << 2))
#define NDP120_DSP_CONFIG_MISCCFG_COUNT 6
#define NDP120_DSP_CONFIG_MISCCFG_NUMDELAY_SHIFT 0
#define NDP120_DSP_CONFIG_MISCCFG_NUMDELAY_MASK 0x0000003fU
#define NDP120_DSP_CONFIG_MISCCFG_NUMDELAY(v) \
        ((v) << NDP120_DSP_CONFIG_MISCCFG_NUMDELAY_SHIFT)
#define NDP120_DSP_CONFIG_MISCCFG_NUMDELAY_INSERT(x, v) \
        ((x) | ((v) << NDP120_DSP_CONFIG_MISCCFG_NUMDELAY_SHIFT))
#define NDP120_DSP_CONFIG_MISCCFG_NUMDELAY_MASK_INSERT(x, v) \
        (((x) & ~NDP120_DSP_CONFIG_MISCCFG_NUMDELAY_MASK) | ((v) << NDP120_DSP_CONFIG_MISCCFG_NUMDELAY_SHIFT))
#define NDP120_DSP_CONFIG_MISCCFG_NUMDELAY_EXTRACT(x) \
        (((x) & NDP120_DSP_CONFIG_MISCCFG_NUMDELAY_MASK) >> NDP120_DSP_CONFIG_MISCCFG_NUMDELAY_SHIFT)
#define NDP120_DSP_CONFIG_MISCCFG_NUMDELAY_DEFAULT 0x00000000U
#define NDP120_DSP_CONFIG_MISCCFG_AGCSHIFTDIR_SHIFT 6
#define NDP120_DSP_CONFIG_MISCCFG_AGCSHIFTDIR_MASK 0x00000040U
#define NDP120_DSP_CONFIG_MISCCFG_AGCSHIFTDIR(v) \
        ((v) << NDP120_DSP_CONFIG_MISCCFG_AGCSHIFTDIR_SHIFT)
#define NDP120_DSP_CONFIG_MISCCFG_AGCSHIFTDIR_INSERT(x, v) \
        ((x) | ((v) << NDP120_DSP_CONFIG_MISCCFG_AGCSHIFTDIR_SHIFT))
#define NDP120_DSP_CONFIG_MISCCFG_AGCSHIFTDIR_MASK_INSERT(x, v) \
        (((x) & ~NDP120_DSP_CONFIG_MISCCFG_AGCSHIFTDIR_MASK) | ((v) << NDP120_DSP_CONFIG_MISCCFG_AGCSHIFTDIR_SHIFT))
#define NDP120_DSP_CONFIG_MISCCFG_AGCSHIFTDIR_EXTRACT(x) \
        (((x) & NDP120_DSP_CONFIG_MISCCFG_AGCSHIFTDIR_MASK) >> NDP120_DSP_CONFIG_MISCCFG_AGCSHIFTDIR_SHIFT)
#define NDP120_DSP_CONFIG_MISCCFG_AGCSHIFTDIR_DEFAULT 0x00000000U
#define NDP120_DSP_CONFIG_MISCCFG_AGCSHIFTCNT_SHIFT 7
#define NDP120_DSP_CONFIG_MISCCFG_AGCSHIFTCNT_MASK 0x00000380U
#define NDP120_DSP_CONFIG_MISCCFG_AGCSHIFTCNT(v) \
        ((v) << NDP120_DSP_CONFIG_MISCCFG_AGCSHIFTCNT_SHIFT)
#define NDP120_DSP_CONFIG_MISCCFG_AGCSHIFTCNT_INSERT(x, v) \
        ((x) | ((v) << NDP120_DSP_CONFIG_MISCCFG_AGCSHIFTCNT_SHIFT))
#define NDP120_DSP_CONFIG_MISCCFG_AGCSHIFTCNT_MASK_INSERT(x, v) \
        (((x) & ~NDP120_DSP_CONFIG_MISCCFG_AGCSHIFTCNT_MASK) | ((v) << NDP120_DSP_CONFIG_MISCCFG_AGCSHIFTCNT_SHIFT))
#define NDP120_DSP_CONFIG_MISCCFG_AGCSHIFTCNT_EXTRACT(x) \
        (((x) & NDP120_DSP_CONFIG_MISCCFG_AGCSHIFTCNT_MASK) >> NDP120_DSP_CONFIG_MISCCFG_AGCSHIFTCNT_SHIFT)
#define NDP120_DSP_CONFIG_MISCCFG_AGCSHIFTCNT_DEFAULT 0x00000000U
#define NDP120_DSP_CONFIG_MISCCFG_AGCFINEGRAINMUL_SHIFT 10
#define NDP120_DSP_CONFIG_MISCCFG_AGCFINEGRAINMUL_MASK 0x00fffc00U
#define NDP120_DSP_CONFIG_MISCCFG_AGCFINEGRAINMUL(v) \
        ((v) << NDP120_DSP_CONFIG_MISCCFG_AGCFINEGRAINMUL_SHIFT)
#define NDP120_DSP_CONFIG_MISCCFG_AGCFINEGRAINMUL_INSERT(x, v) \
        ((x) | ((v) << NDP120_DSP_CONFIG_MISCCFG_AGCFINEGRAINMUL_SHIFT))
#define NDP120_DSP_CONFIG_MISCCFG_AGCFINEGRAINMUL_MASK_INSERT(x, v) \
        (((x) & ~NDP120_DSP_CONFIG_MISCCFG_AGCFINEGRAINMUL_MASK) | ((v) << NDP120_DSP_CONFIG_MISCCFG_AGCFINEGRAINMUL_SHIFT))
#define NDP120_DSP_CONFIG_MISCCFG_AGCFINEGRAINMUL_EXTRACT(x) \
        (((x) & NDP120_DSP_CONFIG_MISCCFG_AGCFINEGRAINMUL_MASK) >> NDP120_DSP_CONFIG_MISCCFG_AGCFINEGRAINMUL_SHIFT)
#define NDP120_DSP_CONFIG_MISCCFG_AGCFINEGRAINMUL_DEFAULT 0x00002000U
#define NDP120_DSP_CONFIG_MISCCFG_AGCENABLE_SHIFT 24
#define NDP120_DSP_CONFIG_MISCCFG_AGCENABLE_MASK 0x01000000U
#define NDP120_DSP_CONFIG_MISCCFG_AGCENABLE(v) \
        ((v) << NDP120_DSP_CONFIG_MISCCFG_AGCENABLE_SHIFT)
#define NDP120_DSP_CONFIG_MISCCFG_AGCENABLE_INSERT(x, v) \
        ((x) | ((v) << NDP120_DSP_CONFIG_MISCCFG_AGCENABLE_SHIFT))
#define NDP120_DSP_CONFIG_MISCCFG_AGCENABLE_MASK_INSERT(x, v) \
        (((x) & ~NDP120_DSP_CONFIG_MISCCFG_AGCENABLE_MASK) | ((v) << NDP120_DSP_CONFIG_MISCCFG_AGCENABLE_SHIFT))
#define NDP120_DSP_CONFIG_MISCCFG_AGCENABLE_EXTRACT(x) \
        (((x) & NDP120_DSP_CONFIG_MISCCFG_AGCENABLE_MASK) >> NDP120_DSP_CONFIG_MISCCFG_AGCENABLE_SHIFT)
#define NDP120_DSP_CONFIG_MISCCFG_AGCENABLE_DEFAULT 0x00000001U
#define NDP120_DSP_CONFIG_MISCCFG_DEFAULT 0x01800000U 
/* register array ndp120.dsp_config.tdmchnctl[4] */
#define NDP120_DSP_CONFIG_TDMCHNCTL(i) (0x4000c084U + ((i) << 2))
#define NDP120_DSP_CONFIG_TDMCHNCTL_COUNT 4
#define NDP120_DSP_CONFIG_TDMCHNCTL_TDMCHNLCNT_SHIFT 0
#define NDP120_DSP_CONFIG_TDMCHNCTL_TDMCHNLCNT_MASK 0x0000000fU
#define NDP120_DSP_CONFIG_TDMCHNCTL_TDMCHNLCNT(v) \
        ((v) << NDP120_DSP_CONFIG_TDMCHNCTL_TDMCHNLCNT_SHIFT)
#define NDP120_DSP_CONFIG_TDMCHNCTL_TDMCHNLCNT_INSERT(x, v) \
        ((x) | ((v) << NDP120_DSP_CONFIG_TDMCHNCTL_TDMCHNLCNT_SHIFT))
#define NDP120_DSP_CONFIG_TDMCHNCTL_TDMCHNLCNT_MASK_INSERT(x, v) \
        (((x) & ~NDP120_DSP_CONFIG_TDMCHNCTL_TDMCHNLCNT_MASK) | ((v) << NDP120_DSP_CONFIG_TDMCHNCTL_TDMCHNLCNT_SHIFT))
#define NDP120_DSP_CONFIG_TDMCHNCTL_TDMCHNLCNT_EXTRACT(x) \
        (((x) & NDP120_DSP_CONFIG_TDMCHNCTL_TDMCHNLCNT_MASK) >> NDP120_DSP_CONFIG_TDMCHNCTL_TDMCHNLCNT_SHIFT)
#define NDP120_DSP_CONFIG_TDMCHNCTL_TDMCHNLCNT_DEFAULT 0x00000004U
#define NDP120_DSP_CONFIG_TDMCHNCTL_TDMCHNLLEFTSEL_SHIFT 4
#define NDP120_DSP_CONFIG_TDMCHNCTL_TDMCHNLLEFTSEL_MASK 0x000000f0U
#define NDP120_DSP_CONFIG_TDMCHNCTL_TDMCHNLLEFTSEL(v) \
        ((v) << NDP120_DSP_CONFIG_TDMCHNCTL_TDMCHNLLEFTSEL_SHIFT)
#define NDP120_DSP_CONFIG_TDMCHNCTL_TDMCHNLLEFTSEL_INSERT(x, v) \
        ((x) | ((v) << NDP120_DSP_CONFIG_TDMCHNCTL_TDMCHNLLEFTSEL_SHIFT))
#define NDP120_DSP_CONFIG_TDMCHNCTL_TDMCHNLLEFTSEL_MASK_INSERT(x, v) \
        (((x) & ~NDP120_DSP_CONFIG_TDMCHNCTL_TDMCHNLLEFTSEL_MASK) | ((v) << NDP120_DSP_CONFIG_TDMCHNCTL_TDMCHNLLEFTSEL_SHIFT))
#define NDP120_DSP_CONFIG_TDMCHNCTL_TDMCHNLLEFTSEL_EXTRACT(x) \
        (((x) & NDP120_DSP_CONFIG_TDMCHNCTL_TDMCHNLLEFTSEL_MASK) >> NDP120_DSP_CONFIG_TDMCHNCTL_TDMCHNLLEFTSEL_SHIFT)
#define NDP120_DSP_CONFIG_TDMCHNCTL_TDMCHNLLEFTSEL_DEFAULT 0x00000000U
#define NDP120_DSP_CONFIG_TDMCHNCTL_TDMCHNLRIGHTSEL_SHIFT 8
#define NDP120_DSP_CONFIG_TDMCHNCTL_TDMCHNLRIGHTSEL_MASK 0x00000f00U
#define NDP120_DSP_CONFIG_TDMCHNCTL_TDMCHNLRIGHTSEL(v) \
        ((v) << NDP120_DSP_CONFIG_TDMCHNCTL_TDMCHNLRIGHTSEL_SHIFT)
#define NDP120_DSP_CONFIG_TDMCHNCTL_TDMCHNLRIGHTSEL_INSERT(x, v) \
        ((x) | ((v) << NDP120_DSP_CONFIG_TDMCHNCTL_TDMCHNLRIGHTSEL_SHIFT))
#define NDP120_DSP_CONFIG_TDMCHNCTL_TDMCHNLRIGHTSEL_MASK_INSERT(x, v) \
        (((x) & ~NDP120_DSP_CONFIG_TDMCHNCTL_TDMCHNLRIGHTSEL_MASK) | ((v) << NDP120_DSP_CONFIG_TDMCHNCTL_TDMCHNLRIGHTSEL_SHIFT))
#define NDP120_DSP_CONFIG_TDMCHNCTL_TDMCHNLRIGHTSEL_EXTRACT(x) \
        (((x) & NDP120_DSP_CONFIG_TDMCHNCTL_TDMCHNLRIGHTSEL_MASK) >> NDP120_DSP_CONFIG_TDMCHNCTL_TDMCHNLRIGHTSEL_SHIFT)
#define NDP120_DSP_CONFIG_TDMCHNCTL_TDMCHNLRIGHTSEL_DEFAULT 0x00000001U
#define NDP120_DSP_CONFIG_TDMCHNCTL_DEFAULT 0x00000104U 
/* register array ndp120.dsp_config.fifosamplethreshold[5] */
#define NDP120_DSP_CONFIG_FIFOSAMPLETHRESHOLD(i) (0x4000c094U + ((i) << 2))
#define NDP120_DSP_CONFIG_FIFOSAMPLETHRESHOLD_COUNT 5
#define NDP120_DSP_CONFIG_FIFOSAMPLETHRESHOLD_THRESHOLD_SHIFT 0
#define NDP120_DSP_CONFIG_FIFOSAMPLETHRESHOLD_THRESHOLD_MASK 0x0000000fU
#define NDP120_DSP_CONFIG_FIFOSAMPLETHRESHOLD_THRESHOLD(v) \
        ((v) << NDP120_DSP_CONFIG_FIFOSAMPLETHRESHOLD_THRESHOLD_SHIFT)
#define NDP120_DSP_CONFIG_FIFOSAMPLETHRESHOLD_THRESHOLD_INSERT(x, v) \
        ((x) | ((v) << NDP120_DSP_CONFIG_FIFOSAMPLETHRESHOLD_THRESHOLD_SHIFT))
#define NDP120_DSP_CONFIG_FIFOSAMPLETHRESHOLD_THRESHOLD_MASK_INSERT(x, v) \
        (((x) & ~NDP120_DSP_CONFIG_FIFOSAMPLETHRESHOLD_THRESHOLD_MASK) | ((v) << NDP120_DSP_CONFIG_FIFOSAMPLETHRESHOLD_THRESHOLD_SHIFT))
#define NDP120_DSP_CONFIG_FIFOSAMPLETHRESHOLD_THRESHOLD_EXTRACT(x) \
        (((x) & NDP120_DSP_CONFIG_FIFOSAMPLETHRESHOLD_THRESHOLD_MASK) >> NDP120_DSP_CONFIG_FIFOSAMPLETHRESHOLD_THRESHOLD_SHIFT)
#define NDP120_DSP_CONFIG_FIFOSAMPLETHRESHOLD_THRESHOLD_DEFAULT 0x00000004U
#define NDP120_DSP_CONFIG_FIFOSAMPLETHRESHOLD_FILL_LEVEL_SHIFT 4
#define NDP120_DSP_CONFIG_FIFOSAMPLETHRESHOLD_FILL_LEVEL_MASK 0x000001f0U
#define NDP120_DSP_CONFIG_FIFOSAMPLETHRESHOLD_FILL_LEVEL(v) \
        ((v) << NDP120_DSP_CONFIG_FIFOSAMPLETHRESHOLD_FILL_LEVEL_SHIFT)
#define NDP120_DSP_CONFIG_FIFOSAMPLETHRESHOLD_FILL_LEVEL_INSERT(x, v) \
        ((x) | ((v) << NDP120_DSP_CONFIG_FIFOSAMPLETHRESHOLD_FILL_LEVEL_SHIFT))
#define NDP120_DSP_CONFIG_FIFOSAMPLETHRESHOLD_FILL_LEVEL_MASK_INSERT(x, v) \
        (((x) & ~NDP120_DSP_CONFIG_FIFOSAMPLETHRESHOLD_FILL_LEVEL_MASK) | ((v) << NDP120_DSP_CONFIG_FIFOSAMPLETHRESHOLD_FILL_LEVEL_SHIFT))
#define NDP120_DSP_CONFIG_FIFOSAMPLETHRESHOLD_FILL_LEVEL_EXTRACT(x) \
        (((x) & NDP120_DSP_CONFIG_FIFOSAMPLETHRESHOLD_FILL_LEVEL_MASK) >> NDP120_DSP_CONFIG_FIFOSAMPLETHRESHOLD_FILL_LEVEL_SHIFT)
#define NDP120_DSP_CONFIG_FIFOSAMPLETHRESHOLD_DEFAULT 0x00000004U 
/* register ndp120.dsp_config.fifoctrl */
#define NDP120_DSP_CONFIG_FIFOCTRL 0x4000c0a8U
#define NDP120_DSP_CONFIG_FIFOCTRL_FIFO_SEL_OVRD_VAL_SHIFT 0
#define NDP120_DSP_CONFIG_FIFOCTRL_FIFO_SEL_OVRD_VAL_MASK 0x00000007U
#define NDP120_DSP_CONFIG_FIFOCTRL_FIFO_SEL_OVRD_VAL(v) \
        ((v) << NDP120_DSP_CONFIG_FIFOCTRL_FIFO_SEL_OVRD_VAL_SHIFT)
#define NDP120_DSP_CONFIG_FIFOCTRL_FIFO_SEL_OVRD_VAL_INSERT(x, v) \
        ((x) | ((v) << NDP120_DSP_CONFIG_FIFOCTRL_FIFO_SEL_OVRD_VAL_SHIFT))
#define NDP120_DSP_CONFIG_FIFOCTRL_FIFO_SEL_OVRD_VAL_MASK_INSERT(x, v) \
        (((x) & ~NDP120_DSP_CONFIG_FIFOCTRL_FIFO_SEL_OVRD_VAL_MASK) | ((v) << NDP120_DSP_CONFIG_FIFOCTRL_FIFO_SEL_OVRD_VAL_SHIFT))
#define NDP120_DSP_CONFIG_FIFOCTRL_FIFO_SEL_OVRD_VAL_EXTRACT(x) \
        (((x) & NDP120_DSP_CONFIG_FIFOCTRL_FIFO_SEL_OVRD_VAL_MASK) >> NDP120_DSP_CONFIG_FIFOCTRL_FIFO_SEL_OVRD_VAL_SHIFT)
#define NDP120_DSP_CONFIG_FIFOCTRL_FIFO_SEL_OVRD_VAL_DEFAULT 0x00000000U
#define NDP120_DSP_CONFIG_FIFOCTRL_FIFO_SEL_OVRD_EN_SHIFT 3
#define NDP120_DSP_CONFIG_FIFOCTRL_FIFO_SEL_OVRD_EN_MASK 0x00000038U
#define NDP120_DSP_CONFIG_FIFOCTRL_FIFO_SEL_OVRD_EN(v) \
        ((v) << NDP120_DSP_CONFIG_FIFOCTRL_FIFO_SEL_OVRD_EN_SHIFT)
#define NDP120_DSP_CONFIG_FIFOCTRL_FIFO_SEL_OVRD_EN_INSERT(x, v) \
        ((x) | ((v) << NDP120_DSP_CONFIG_FIFOCTRL_FIFO_SEL_OVRD_EN_SHIFT))
#define NDP120_DSP_CONFIG_FIFOCTRL_FIFO_SEL_OVRD_EN_MASK_INSERT(x, v) \
        (((x) & ~NDP120_DSP_CONFIG_FIFOCTRL_FIFO_SEL_OVRD_EN_MASK) | ((v) << NDP120_DSP_CONFIG_FIFOCTRL_FIFO_SEL_OVRD_EN_SHIFT))
#define NDP120_DSP_CONFIG_FIFOCTRL_FIFO_SEL_OVRD_EN_EXTRACT(x) \
        (((x) & NDP120_DSP_CONFIG_FIFOCTRL_FIFO_SEL_OVRD_EN_MASK) >> NDP120_DSP_CONFIG_FIFOCTRL_FIFO_SEL_OVRD_EN_SHIFT)
#define NDP120_DSP_CONFIG_FIFOCTRL_FIFO_SEL_OVRD_EN_DEFAULT 0x00000000U
#define NDP120_DSP_CONFIG_FIFOCTRL_FIFO_IRQ_CTL_SHIFT 6
#define NDP120_DSP_CONFIG_FIFOCTRL_FIFO_IRQ_CTL_MASK 0x000000c0U
#define NDP120_DSP_CONFIG_FIFOCTRL_FIFO_IRQ_CTL(v) \
        ((v) << NDP120_DSP_CONFIG_FIFOCTRL_FIFO_IRQ_CTL_SHIFT)
#define NDP120_DSP_CONFIG_FIFOCTRL_FIFO_IRQ_CTL_INSERT(x, v) \
        ((x) | ((v) << NDP120_DSP_CONFIG_FIFOCTRL_FIFO_IRQ_CTL_SHIFT))
#define NDP120_DSP_CONFIG_FIFOCTRL_FIFO_IRQ_CTL_MASK_INSERT(x, v) \
        (((x) & ~NDP120_DSP_CONFIG_FIFOCTRL_FIFO_IRQ_CTL_MASK) | ((v) << NDP120_DSP_CONFIG_FIFOCTRL_FIFO_IRQ_CTL_SHIFT))
#define NDP120_DSP_CONFIG_FIFOCTRL_FIFO_IRQ_CTL_EXTRACT(x) \
        (((x) & NDP120_DSP_CONFIG_FIFOCTRL_FIFO_IRQ_CTL_MASK) >> NDP120_DSP_CONFIG_FIFOCTRL_FIFO_IRQ_CTL_SHIFT)
#define NDP120_DSP_CONFIG_FIFOCTRL_FIFO_IRQ_CTL_DEFAULT 0x00000000U
#define NDP120_DSP_CONFIG_FIFOCTRL_FILL_LEVEL_ABOVE_THRESHOLD_SHIFT 8
#define NDP120_DSP_CONFIG_FIFOCTRL_FILL_LEVEL_ABOVE_THRESHOLD_MASK 0x00001f00U
#define NDP120_DSP_CONFIG_FIFOCTRL_FILL_LEVEL_ABOVE_THRESHOLD(v) \
        ((v) << NDP120_DSP_CONFIG_FIFOCTRL_FILL_LEVEL_ABOVE_THRESHOLD_SHIFT)
#define NDP120_DSP_CONFIG_FIFOCTRL_FILL_LEVEL_ABOVE_THRESHOLD_INSERT(x, v) \
        ((x) | ((v) << NDP120_DSP_CONFIG_FIFOCTRL_FILL_LEVEL_ABOVE_THRESHOLD_SHIFT))
#define NDP120_DSP_CONFIG_FIFOCTRL_FILL_LEVEL_ABOVE_THRESHOLD_MASK_INSERT(x, v) \
        (((x) & ~NDP120_DSP_CONFIG_FIFOCTRL_FILL_LEVEL_ABOVE_THRESHOLD_MASK) | ((v) << NDP120_DSP_CONFIG_FIFOCTRL_FILL_LEVEL_ABOVE_THRESHOLD_SHIFT))
#define NDP120_DSP_CONFIG_FIFOCTRL_FILL_LEVEL_ABOVE_THRESHOLD_EXTRACT(x) \
        (((x) & NDP120_DSP_CONFIG_FIFOCTRL_FILL_LEVEL_ABOVE_THRESHOLD_MASK) >> NDP120_DSP_CONFIG_FIFOCTRL_FILL_LEVEL_ABOVE_THRESHOLD_SHIFT)
#define NDP120_DSP_CONFIG_FIFOCTRL_RESET_FIFO_PTR_SHIFT 13
#define NDP120_DSP_CONFIG_FIFOCTRL_RESET_FIFO_PTR_MASK 0x0003e000U
#define NDP120_DSP_CONFIG_FIFOCTRL_RESET_FIFO_PTR(v) \
        ((v) << NDP120_DSP_CONFIG_FIFOCTRL_RESET_FIFO_PTR_SHIFT)
#define NDP120_DSP_CONFIG_FIFOCTRL_RESET_FIFO_PTR_INSERT(x, v) \
        ((x) | ((v) << NDP120_DSP_CONFIG_FIFOCTRL_RESET_FIFO_PTR_SHIFT))
#define NDP120_DSP_CONFIG_FIFOCTRL_RESET_FIFO_PTR_MASK_INSERT(x, v) \
        (((x) & ~NDP120_DSP_CONFIG_FIFOCTRL_RESET_FIFO_PTR_MASK) | ((v) << NDP120_DSP_CONFIG_FIFOCTRL_RESET_FIFO_PTR_SHIFT))
#define NDP120_DSP_CONFIG_FIFOCTRL_RESET_FIFO_PTR_EXTRACT(x) \
        (((x) & NDP120_DSP_CONFIG_FIFOCTRL_RESET_FIFO_PTR_MASK) >> NDP120_DSP_CONFIG_FIFOCTRL_RESET_FIFO_PTR_SHIFT)
#define NDP120_DSP_CONFIG_FIFOCTRL_RESET_FIFO_PTR_DEFAULT 0x00000000U
#define NDP120_DSP_CONFIG_FIFOCTRL_DEFAULT 0x00000000U 
/* register ndp120.dsp_config.audiosamplethreshold */
#define NDP120_DSP_CONFIG_AUDIOSAMPLETHRESHOLD 0x4000c0acU
#define NDP120_DSP_CONFIG_AUDIOSAMPLETHRESHOLD_AUDIO_SAMPLE_FILL_THRESHOLD_SHIFT 0
#define NDP120_DSP_CONFIG_AUDIOSAMPLETHRESHOLD_AUDIO_SAMPLE_FILL_THRESHOLD_MASK 0x000000ffU
#define NDP120_DSP_CONFIG_AUDIOSAMPLETHRESHOLD_AUDIO_SAMPLE_FILL_THRESHOLD(v) \
        ((v) << NDP120_DSP_CONFIG_AUDIOSAMPLETHRESHOLD_AUDIO_SAMPLE_FILL_THRESHOLD_SHIFT)
#define NDP120_DSP_CONFIG_AUDIOSAMPLETHRESHOLD_AUDIO_SAMPLE_FILL_THRESHOLD_INSERT(x, v) \
        ((x) | ((v) << NDP120_DSP_CONFIG_AUDIOSAMPLETHRESHOLD_AUDIO_SAMPLE_FILL_THRESHOLD_SHIFT))
#define NDP120_DSP_CONFIG_AUDIOSAMPLETHRESHOLD_AUDIO_SAMPLE_FILL_THRESHOLD_MASK_INSERT(x, v) \
        (((x) & ~NDP120_DSP_CONFIG_AUDIOSAMPLETHRESHOLD_AUDIO_SAMPLE_FILL_THRESHOLD_MASK) | ((v) << NDP120_DSP_CONFIG_AUDIOSAMPLETHRESHOLD_AUDIO_SAMPLE_FILL_THRESHOLD_SHIFT))
#define NDP120_DSP_CONFIG_AUDIOSAMPLETHRESHOLD_AUDIO_SAMPLE_FILL_THRESHOLD_EXTRACT(x) \
        (((x) & NDP120_DSP_CONFIG_AUDIOSAMPLETHRESHOLD_AUDIO_SAMPLE_FILL_THRESHOLD_MASK) >> NDP120_DSP_CONFIG_AUDIOSAMPLETHRESHOLD_AUDIO_SAMPLE_FILL_THRESHOLD_SHIFT)
#define NDP120_DSP_CONFIG_AUDIOSAMPLETHRESHOLD_AUDIO_SAMPLE_FILL_THRESHOLD_DEFAULT 0x00000020U
#define NDP120_DSP_CONFIG_AUDIOSAMPLETHRESHOLD_AUDIO_SAMPLE_SPACE_THRESHOLD_SHIFT 8
#define NDP120_DSP_CONFIG_AUDIOSAMPLETHRESHOLD_AUDIO_SAMPLE_SPACE_THRESHOLD_MASK 0x0000ff00U
#define NDP120_DSP_CONFIG_AUDIOSAMPLETHRESHOLD_AUDIO_SAMPLE_SPACE_THRESHOLD(v) \
        ((v) << NDP120_DSP_CONFIG_AUDIOSAMPLETHRESHOLD_AUDIO_SAMPLE_SPACE_THRESHOLD_SHIFT)
#define NDP120_DSP_CONFIG_AUDIOSAMPLETHRESHOLD_AUDIO_SAMPLE_SPACE_THRESHOLD_INSERT(x, v) \
        ((x) | ((v) << NDP120_DSP_CONFIG_AUDIOSAMPLETHRESHOLD_AUDIO_SAMPLE_SPACE_THRESHOLD_SHIFT))
#define NDP120_DSP_CONFIG_AUDIOSAMPLETHRESHOLD_AUDIO_SAMPLE_SPACE_THRESHOLD_MASK_INSERT(x, v) \
        (((x) & ~NDP120_DSP_CONFIG_AUDIOSAMPLETHRESHOLD_AUDIO_SAMPLE_SPACE_THRESHOLD_MASK) | ((v) << NDP120_DSP_CONFIG_AUDIOSAMPLETHRESHOLD_AUDIO_SAMPLE_SPACE_THRESHOLD_SHIFT))
#define NDP120_DSP_CONFIG_AUDIOSAMPLETHRESHOLD_AUDIO_SAMPLE_SPACE_THRESHOLD_EXTRACT(x) \
        (((x) & NDP120_DSP_CONFIG_AUDIOSAMPLETHRESHOLD_AUDIO_SAMPLE_SPACE_THRESHOLD_MASK) >> NDP120_DSP_CONFIG_AUDIOSAMPLETHRESHOLD_AUDIO_SAMPLE_SPACE_THRESHOLD_SHIFT)
#define NDP120_DSP_CONFIG_AUDIOSAMPLETHRESHOLD_AUDIO_SAMPLE_SPACE_THRESHOLD_DEFAULT 0x00000020U
#define NDP120_DSP_CONFIG_AUDIOSAMPLETHRESHOLD_LATCH_COUNTERS_SHIFT 16
#define NDP120_DSP_CONFIG_AUDIOSAMPLETHRESHOLD_LATCH_COUNTERS_MASK 0x00010000U
#define NDP120_DSP_CONFIG_AUDIOSAMPLETHRESHOLD_LATCH_COUNTERS(v) \
        ((v) << NDP120_DSP_CONFIG_AUDIOSAMPLETHRESHOLD_LATCH_COUNTERS_SHIFT)
#define NDP120_DSP_CONFIG_AUDIOSAMPLETHRESHOLD_LATCH_COUNTERS_INSERT(x, v) \
        ((x) | ((v) << NDP120_DSP_CONFIG_AUDIOSAMPLETHRESHOLD_LATCH_COUNTERS_SHIFT))
#define NDP120_DSP_CONFIG_AUDIOSAMPLETHRESHOLD_LATCH_COUNTERS_MASK_INSERT(x, v) \
        (((x) & ~NDP120_DSP_CONFIG_AUDIOSAMPLETHRESHOLD_LATCH_COUNTERS_MASK) | ((v) << NDP120_DSP_CONFIG_AUDIOSAMPLETHRESHOLD_LATCH_COUNTERS_SHIFT))
#define NDP120_DSP_CONFIG_AUDIOSAMPLETHRESHOLD_LATCH_COUNTERS_EXTRACT(x) \
        (((x) & NDP120_DSP_CONFIG_AUDIOSAMPLETHRESHOLD_LATCH_COUNTERS_MASK) >> NDP120_DSP_CONFIG_AUDIOSAMPLETHRESHOLD_LATCH_COUNTERS_SHIFT)
#define NDP120_DSP_CONFIG_AUDIOSAMPLETHRESHOLD_LATCH_COUNTERS_DEFAULT 0x00000000U
#define NDP120_DSP_CONFIG_AUDIOSAMPLETHRESHOLD_AUDIO_SAMPLE_FILL_LEVEL_SHIFT 17
#define NDP120_DSP_CONFIG_AUDIOSAMPLETHRESHOLD_AUDIO_SAMPLE_FILL_LEVEL_MASK 0x03fe0000U
#define NDP120_DSP_CONFIG_AUDIOSAMPLETHRESHOLD_AUDIO_SAMPLE_FILL_LEVEL(v) \
        ((v) << NDP120_DSP_CONFIG_AUDIOSAMPLETHRESHOLD_AUDIO_SAMPLE_FILL_LEVEL_SHIFT)
#define NDP120_DSP_CONFIG_AUDIOSAMPLETHRESHOLD_AUDIO_SAMPLE_FILL_LEVEL_INSERT(x, v) \
        ((x) | ((v) << NDP120_DSP_CONFIG_AUDIOSAMPLETHRESHOLD_AUDIO_SAMPLE_FILL_LEVEL_SHIFT))
#define NDP120_DSP_CONFIG_AUDIOSAMPLETHRESHOLD_AUDIO_SAMPLE_FILL_LEVEL_MASK_INSERT(x, v) \
        (((x) & ~NDP120_DSP_CONFIG_AUDIOSAMPLETHRESHOLD_AUDIO_SAMPLE_FILL_LEVEL_MASK) | ((v) << NDP120_DSP_CONFIG_AUDIOSAMPLETHRESHOLD_AUDIO_SAMPLE_FILL_LEVEL_SHIFT))
#define NDP120_DSP_CONFIG_AUDIOSAMPLETHRESHOLD_AUDIO_SAMPLE_FILL_LEVEL_EXTRACT(x) \
        (((x) & NDP120_DSP_CONFIG_AUDIOSAMPLETHRESHOLD_AUDIO_SAMPLE_FILL_LEVEL_MASK) >> NDP120_DSP_CONFIG_AUDIOSAMPLETHRESHOLD_AUDIO_SAMPLE_FILL_LEVEL_SHIFT)
#define NDP120_DSP_CONFIG_AUDIOSAMPLETHRESHOLD_RESET_FIFO_PTR_SHIFT 26
#define NDP120_DSP_CONFIG_AUDIOSAMPLETHRESHOLD_RESET_FIFO_PTR_MASK 0x04000000U
#define NDP120_DSP_CONFIG_AUDIOSAMPLETHRESHOLD_RESET_FIFO_PTR(v) \
        ((v) << NDP120_DSP_CONFIG_AUDIOSAMPLETHRESHOLD_RESET_FIFO_PTR_SHIFT)
#define NDP120_DSP_CONFIG_AUDIOSAMPLETHRESHOLD_RESET_FIFO_PTR_INSERT(x, v) \
        ((x) | ((v) << NDP120_DSP_CONFIG_AUDIOSAMPLETHRESHOLD_RESET_FIFO_PTR_SHIFT))
#define NDP120_DSP_CONFIG_AUDIOSAMPLETHRESHOLD_RESET_FIFO_PTR_MASK_INSERT(x, v) \
        (((x) & ~NDP120_DSP_CONFIG_AUDIOSAMPLETHRESHOLD_RESET_FIFO_PTR_MASK) | ((v) << NDP120_DSP_CONFIG_AUDIOSAMPLETHRESHOLD_RESET_FIFO_PTR_SHIFT))
#define NDP120_DSP_CONFIG_AUDIOSAMPLETHRESHOLD_RESET_FIFO_PTR_EXTRACT(x) \
        (((x) & NDP120_DSP_CONFIG_AUDIOSAMPLETHRESHOLD_RESET_FIFO_PTR_MASK) >> NDP120_DSP_CONFIG_AUDIOSAMPLETHRESHOLD_RESET_FIFO_PTR_SHIFT)
#define NDP120_DSP_CONFIG_AUDIOSAMPLETHRESHOLD_RESET_FIFO_PTR_DEFAULT 0x00000000U
#define NDP120_DSP_CONFIG_AUDIOSAMPLETHRESHOLD_DEFAULT 0x00002020U 
/* register ndp120.dsp_config.indomaincntr */
#define NDP120_DSP_CONFIG_INDOMAINCNTR 0x4000c0b0U
#define NDP120_DSP_CONFIG_INDOMAINCNTR_INDOMAINCNTR_SHIFT 0
#define NDP120_DSP_CONFIG_INDOMAINCNTR_INDOMAINCNTR_MASK 0xffffffffU
#define NDP120_DSP_CONFIG_INDOMAINCNTR_INDOMAINCNTR(v) \
        ((v) << NDP120_DSP_CONFIG_INDOMAINCNTR_INDOMAINCNTR_SHIFT)
#define NDP120_DSP_CONFIG_INDOMAINCNTR_INDOMAINCNTR_INSERT(x, v) \
        ((x) | ((v) << NDP120_DSP_CONFIG_INDOMAINCNTR_INDOMAINCNTR_SHIFT))
#define NDP120_DSP_CONFIG_INDOMAINCNTR_INDOMAINCNTR_MASK_INSERT(x, v) \
        (((x) & ~NDP120_DSP_CONFIG_INDOMAINCNTR_INDOMAINCNTR_MASK) | ((v) << NDP120_DSP_CONFIG_INDOMAINCNTR_INDOMAINCNTR_SHIFT))
#define NDP120_DSP_CONFIG_INDOMAINCNTR_INDOMAINCNTR_EXTRACT(x) \
        (((x) & NDP120_DSP_CONFIG_INDOMAINCNTR_INDOMAINCNTR_MASK) >> NDP120_DSP_CONFIG_INDOMAINCNTR_INDOMAINCNTR_SHIFT)
/* register ndp120.dsp_config.outdomaincntr */
#define NDP120_DSP_CONFIG_OUTDOMAINCNTR 0x4000c0b4U
#define NDP120_DSP_CONFIG_OUTDOMAINCNTR_OUTDOMAINCNTR_SHIFT 0
#define NDP120_DSP_CONFIG_OUTDOMAINCNTR_OUTDOMAINCNTR_MASK 0xffffffffU
#define NDP120_DSP_CONFIG_OUTDOMAINCNTR_OUTDOMAINCNTR(v) \
        ((v) << NDP120_DSP_CONFIG_OUTDOMAINCNTR_OUTDOMAINCNTR_SHIFT)
#define NDP120_DSP_CONFIG_OUTDOMAINCNTR_OUTDOMAINCNTR_INSERT(x, v) \
        ((x) | ((v) << NDP120_DSP_CONFIG_OUTDOMAINCNTR_OUTDOMAINCNTR_SHIFT))
#define NDP120_DSP_CONFIG_OUTDOMAINCNTR_OUTDOMAINCNTR_MASK_INSERT(x, v) \
        (((x) & ~NDP120_DSP_CONFIG_OUTDOMAINCNTR_OUTDOMAINCNTR_MASK) | ((v) << NDP120_DSP_CONFIG_OUTDOMAINCNTR_OUTDOMAINCNTR_SHIFT))
#define NDP120_DSP_CONFIG_OUTDOMAINCNTR_OUTDOMAINCNTR_EXTRACT(x) \
        (((x) & NDP120_DSP_CONFIG_OUTDOMAINCNTR_OUTDOMAINCNTR_MASK) >> NDP120_DSP_CONFIG_OUTDOMAINCNTR_OUTDOMAINCNTR_SHIFT)
/* register array ndp120.dsp_config.bufstartaddr[5] */
#define NDP120_DSP_CONFIG_BUFSTARTADDR(i) (0x4000c0b8U + ((i) << 2))
#define NDP120_DSP_CONFIG_BUFSTARTADDR_COUNT 5
#define NDP120_DSP_CONFIG_BUFSTARTADDR_BUF_START_ADDR_SHIFT 0
#define NDP120_DSP_CONFIG_BUFSTARTADDR_BUF_START_ADDR_MASK 0xffffffffU
#define NDP120_DSP_CONFIG_BUFSTARTADDR_BUF_START_ADDR(v) \
        ((v) << NDP120_DSP_CONFIG_BUFSTARTADDR_BUF_START_ADDR_SHIFT)
#define NDP120_DSP_CONFIG_BUFSTARTADDR_BUF_START_ADDR_INSERT(x, v) \
        ((x) | ((v) << NDP120_DSP_CONFIG_BUFSTARTADDR_BUF_START_ADDR_SHIFT))
#define NDP120_DSP_CONFIG_BUFSTARTADDR_BUF_START_ADDR_MASK_INSERT(x, v) \
        (((x) & ~NDP120_DSP_CONFIG_BUFSTARTADDR_BUF_START_ADDR_MASK) | ((v) << NDP120_DSP_CONFIG_BUFSTARTADDR_BUF_START_ADDR_SHIFT))
#define NDP120_DSP_CONFIG_BUFSTARTADDR_BUF_START_ADDR_EXTRACT(x) \
        (((x) & NDP120_DSP_CONFIG_BUFSTARTADDR_BUF_START_ADDR_MASK) >> NDP120_DSP_CONFIG_BUFSTARTADDR_BUF_START_ADDR_SHIFT)
#define NDP120_DSP_CONFIG_BUFSTARTADDR_BUF_START_ADDR_DEFAULT 0x00000000U
#define NDP120_DSP_CONFIG_BUFSTARTADDR_DEFAULT 0x00000000U 
/* register array ndp120.dsp_config.bufendaddr[5] */
#define NDP120_DSP_CONFIG_BUFENDADDR(i) (0x4000c0ccU + ((i) << 2))
#define NDP120_DSP_CONFIG_BUFENDADDR_COUNT 5
#define NDP120_DSP_CONFIG_BUFENDADDR_BUF_END_ADDR_SHIFT 0
#define NDP120_DSP_CONFIG_BUFENDADDR_BUF_END_ADDR_MASK 0xffffffffU
#define NDP120_DSP_CONFIG_BUFENDADDR_BUF_END_ADDR(v) \
        ((v) << NDP120_DSP_CONFIG_BUFENDADDR_BUF_END_ADDR_SHIFT)
#define NDP120_DSP_CONFIG_BUFENDADDR_BUF_END_ADDR_INSERT(x, v) \
        ((x) | ((v) << NDP120_DSP_CONFIG_BUFENDADDR_BUF_END_ADDR_SHIFT))
#define NDP120_DSP_CONFIG_BUFENDADDR_BUF_END_ADDR_MASK_INSERT(x, v) \
        (((x) & ~NDP120_DSP_CONFIG_BUFENDADDR_BUF_END_ADDR_MASK) | ((v) << NDP120_DSP_CONFIG_BUFENDADDR_BUF_END_ADDR_SHIFT))
#define NDP120_DSP_CONFIG_BUFENDADDR_BUF_END_ADDR_EXTRACT(x) \
        (((x) & NDP120_DSP_CONFIG_BUFENDADDR_BUF_END_ADDR_MASK) >> NDP120_DSP_CONFIG_BUFENDADDR_BUF_END_ADDR_SHIFT)
#define NDP120_DSP_CONFIG_BUFENDADDR_BUF_END_ADDR_DEFAULT 0x00000000U
#define NDP120_DSP_CONFIG_BUFENDADDR_DEFAULT 0x00000000U 
/* register array ndp120.dsp_config.bufctrl[5] */
#define NDP120_DSP_CONFIG_BUFCTRL(i) (0x4000c0e0U + ((i) << 2))
#define NDP120_DSP_CONFIG_BUFCTRL_COUNT 5
#define NDP120_DSP_CONFIG_BUFCTRL_BUF_FILL_THRESHOLD_SHIFT 0
#define NDP120_DSP_CONFIG_BUFCTRL_BUF_FILL_THRESHOLD_MASK 0x0000ffffU
#define NDP120_DSP_CONFIG_BUFCTRL_BUF_FILL_THRESHOLD(v) \
        ((v) << NDP120_DSP_CONFIG_BUFCTRL_BUF_FILL_THRESHOLD_SHIFT)
#define NDP120_DSP_CONFIG_BUFCTRL_BUF_FILL_THRESHOLD_INSERT(x, v) \
        ((x) | ((v) << NDP120_DSP_CONFIG_BUFCTRL_BUF_FILL_THRESHOLD_SHIFT))
#define NDP120_DSP_CONFIG_BUFCTRL_BUF_FILL_THRESHOLD_MASK_INSERT(x, v) \
        (((x) & ~NDP120_DSP_CONFIG_BUFCTRL_BUF_FILL_THRESHOLD_MASK) | ((v) << NDP120_DSP_CONFIG_BUFCTRL_BUF_FILL_THRESHOLD_SHIFT))
#define NDP120_DSP_CONFIG_BUFCTRL_BUF_FILL_THRESHOLD_EXTRACT(x) \
        (((x) & NDP120_DSP_CONFIG_BUFCTRL_BUF_FILL_THRESHOLD_MASK) >> NDP120_DSP_CONFIG_BUFCTRL_BUF_FILL_THRESHOLD_SHIFT)
#define NDP120_DSP_CONFIG_BUFCTRL_BUF_FILL_THRESHOLD_DEFAULT 0x000000a0U
#define NDP120_DSP_CONFIG_BUFCTRL_BUF_MAX_BURST_SIZE_SHIFT 16
#define NDP120_DSP_CONFIG_BUFCTRL_BUF_MAX_BURST_SIZE_MASK 0x00030000U
#define NDP120_DSP_CONFIG_BUFCTRL_BUF_MAX_BURST_SIZE(v) \
        ((v) << NDP120_DSP_CONFIG_BUFCTRL_BUF_MAX_BURST_SIZE_SHIFT)
#define NDP120_DSP_CONFIG_BUFCTRL_BUF_MAX_BURST_SIZE_INSERT(x, v) \
        ((x) | ((v) << NDP120_DSP_CONFIG_BUFCTRL_BUF_MAX_BURST_SIZE_SHIFT))
#define NDP120_DSP_CONFIG_BUFCTRL_BUF_MAX_BURST_SIZE_MASK_INSERT(x, v) \
        (((x) & ~NDP120_DSP_CONFIG_BUFCTRL_BUF_MAX_BURST_SIZE_MASK) | ((v) << NDP120_DSP_CONFIG_BUFCTRL_BUF_MAX_BURST_SIZE_SHIFT))
#define NDP120_DSP_CONFIG_BUFCTRL_BUF_MAX_BURST_SIZE_EXTRACT(x) \
        (((x) & NDP120_DSP_CONFIG_BUFCTRL_BUF_MAX_BURST_SIZE_MASK) >> NDP120_DSP_CONFIG_BUFCTRL_BUF_MAX_BURST_SIZE_SHIFT)
#define NDP120_DSP_CONFIG_BUFCTRL_BUF_MAX_BURST_SIZE_DEFAULT 0x00000000U
#define NDP120_DSP_CONFIG_BUFCTRL_BUF_MAX_BURST_SIZE_BURST1 0x0U
#define NDP120_DSP_CONFIG_BUFCTRL_BUF_MAX_BURST_SIZE_BURST4 0x1U
#define NDP120_DSP_CONFIG_BUFCTRL_BUF_MAX_BURST_SIZE_BURST8 0x2U
#define NDP120_DSP_CONFIG_BUFCTRL_BUF_MAX_BURST_SIZE_BURST16 0x3U
#define NDP120_DSP_CONFIG_BUFCTRL_BUF_MAX_BURST_SIZE_MAX 0x3U
#define NDP120_DSP_CONFIG_BUFCTRL_BUF_MAX_BURST_SIZE_VALID(v) \
        (v >= 0 && v <= 3)
#define NDP120_DSP_CONFIG_BUFCTRL_DEFAULT 0x000000a0U 
/* register array ndp120.dsp_config.bufcurwrptr[5] */
#define NDP120_DSP_CONFIG_BUFCURWRPTR(i) (0x4000c0f4U + ((i) << 2))
#define NDP120_DSP_CONFIG_BUFCURWRPTR_COUNT 5
#define NDP120_DSP_CONFIG_BUFCURWRPTR_BUF_CUR_WR_PTR_SHIFT 0
#define NDP120_DSP_CONFIG_BUFCURWRPTR_BUF_CUR_WR_PTR_MASK 0xffffffffU
#define NDP120_DSP_CONFIG_BUFCURWRPTR_BUF_CUR_WR_PTR(v) \
        ((v) << NDP120_DSP_CONFIG_BUFCURWRPTR_BUF_CUR_WR_PTR_SHIFT)
#define NDP120_DSP_CONFIG_BUFCURWRPTR_BUF_CUR_WR_PTR_INSERT(x, v) \
        ((x) | ((v) << NDP120_DSP_CONFIG_BUFCURWRPTR_BUF_CUR_WR_PTR_SHIFT))
#define NDP120_DSP_CONFIG_BUFCURWRPTR_BUF_CUR_WR_PTR_MASK_INSERT(x, v) \
        (((x) & ~NDP120_DSP_CONFIG_BUFCURWRPTR_BUF_CUR_WR_PTR_MASK) | ((v) << NDP120_DSP_CONFIG_BUFCURWRPTR_BUF_CUR_WR_PTR_SHIFT))
#define NDP120_DSP_CONFIG_BUFCURWRPTR_BUF_CUR_WR_PTR_EXTRACT(x) \
        (((x) & NDP120_DSP_CONFIG_BUFCURWRPTR_BUF_CUR_WR_PTR_MASK) >> NDP120_DSP_CONFIG_BUFCURWRPTR_BUF_CUR_WR_PTR_SHIFT)
/* register array ndp120.dsp_config.bufblockwrptr[5] */
#define NDP120_DSP_CONFIG_BUFBLOCKWRPTR(i) (0x4000c108U + ((i) << 2))
#define NDP120_DSP_CONFIG_BUFBLOCKWRPTR_COUNT 5
#define NDP120_DSP_CONFIG_BUFBLOCKWRPTR_BUF_BLOCK_WR_PTR_SHIFT 0
#define NDP120_DSP_CONFIG_BUFBLOCKWRPTR_BUF_BLOCK_WR_PTR_MASK 0xffffffffU
#define NDP120_DSP_CONFIG_BUFBLOCKWRPTR_BUF_BLOCK_WR_PTR(v) \
        ((v) << NDP120_DSP_CONFIG_BUFBLOCKWRPTR_BUF_BLOCK_WR_PTR_SHIFT)
#define NDP120_DSP_CONFIG_BUFBLOCKWRPTR_BUF_BLOCK_WR_PTR_INSERT(x, v) \
        ((x) | ((v) << NDP120_DSP_CONFIG_BUFBLOCKWRPTR_BUF_BLOCK_WR_PTR_SHIFT))
#define NDP120_DSP_CONFIG_BUFBLOCKWRPTR_BUF_BLOCK_WR_PTR_MASK_INSERT(x, v) \
        (((x) & ~NDP120_DSP_CONFIG_BUFBLOCKWRPTR_BUF_BLOCK_WR_PTR_MASK) | ((v) << NDP120_DSP_CONFIG_BUFBLOCKWRPTR_BUF_BLOCK_WR_PTR_SHIFT))
#define NDP120_DSP_CONFIG_BUFBLOCKWRPTR_BUF_BLOCK_WR_PTR_EXTRACT(x) \
        (((x) & NDP120_DSP_CONFIG_BUFBLOCKWRPTR_BUF_BLOCK_WR_PTR_MASK) >> NDP120_DSP_CONFIG_BUFBLOCKWRPTR_BUF_BLOCK_WR_PTR_SHIFT)
/* register array ndp120.dsp_config.buffilllevel[5] */
#define NDP120_DSP_CONFIG_BUFFILLLEVEL(i) (0x4000c11cU + ((i) << 2))
#define NDP120_DSP_CONFIG_BUFFILLLEVEL_COUNT 5
#define NDP120_DSP_CONFIG_BUFFILLLEVEL_BUF_FILL_LEVEL_SHIFT 0
#define NDP120_DSP_CONFIG_BUFFILLLEVEL_BUF_FILL_LEVEL_MASK 0x0000ffffU
#define NDP120_DSP_CONFIG_BUFFILLLEVEL_BUF_FILL_LEVEL(v) \
        ((v) << NDP120_DSP_CONFIG_BUFFILLLEVEL_BUF_FILL_LEVEL_SHIFT)
#define NDP120_DSP_CONFIG_BUFFILLLEVEL_BUF_FILL_LEVEL_INSERT(x, v) \
        ((x) | ((v) << NDP120_DSP_CONFIG_BUFFILLLEVEL_BUF_FILL_LEVEL_SHIFT))
#define NDP120_DSP_CONFIG_BUFFILLLEVEL_BUF_FILL_LEVEL_MASK_INSERT(x, v) \
        (((x) & ~NDP120_DSP_CONFIG_BUFFILLLEVEL_BUF_FILL_LEVEL_MASK) | ((v) << NDP120_DSP_CONFIG_BUFFILLLEVEL_BUF_FILL_LEVEL_SHIFT))
#define NDP120_DSP_CONFIG_BUFFILLLEVEL_BUF_FILL_LEVEL_EXTRACT(x) \
        (((x) & NDP120_DSP_CONFIG_BUFFILLLEVEL_BUF_FILL_LEVEL_MASK) >> NDP120_DSP_CONFIG_BUFFILLLEVEL_BUF_FILL_LEVEL_SHIFT)
/* register ndp120.dsp_config.bufirqstat */
#define NDP120_DSP_CONFIG_BUFIRQSTAT 0x4000c130U
#define NDP120_DSP_CONFIG_BUFIRQSTAT_STAT_BUF_FILL_ABOVE_THRESHOLD_SHIFT 0
#define NDP120_DSP_CONFIG_BUFIRQSTAT_STAT_BUF_FILL_ABOVE_THRESHOLD_MASK 0x0000001fU
#define NDP120_DSP_CONFIG_BUFIRQSTAT_STAT_BUF_FILL_ABOVE_THRESHOLD(v) \
        ((v) << NDP120_DSP_CONFIG_BUFIRQSTAT_STAT_BUF_FILL_ABOVE_THRESHOLD_SHIFT)
#define NDP120_DSP_CONFIG_BUFIRQSTAT_STAT_BUF_FILL_ABOVE_THRESHOLD_INSERT(x, v) \
        ((x) | ((v) << NDP120_DSP_CONFIG_BUFIRQSTAT_STAT_BUF_FILL_ABOVE_THRESHOLD_SHIFT))
#define NDP120_DSP_CONFIG_BUFIRQSTAT_STAT_BUF_FILL_ABOVE_THRESHOLD_MASK_INSERT(x, v) \
        (((x) & ~NDP120_DSP_CONFIG_BUFIRQSTAT_STAT_BUF_FILL_ABOVE_THRESHOLD_MASK) | ((v) << NDP120_DSP_CONFIG_BUFIRQSTAT_STAT_BUF_FILL_ABOVE_THRESHOLD_SHIFT))
#define NDP120_DSP_CONFIG_BUFIRQSTAT_STAT_BUF_FILL_ABOVE_THRESHOLD_EXTRACT(x) \
        (((x) & NDP120_DSP_CONFIG_BUFIRQSTAT_STAT_BUF_FILL_ABOVE_THRESHOLD_MASK) >> NDP120_DSP_CONFIG_BUFIRQSTAT_STAT_BUF_FILL_ABOVE_THRESHOLD_SHIFT)
#define NDP120_DSP_CONFIG_BUFIRQSTAT_STAT_BUF_ERR_SHIFT 5
#define NDP120_DSP_CONFIG_BUFIRQSTAT_STAT_BUF_ERR_MASK 0x000003e0U
#define NDP120_DSP_CONFIG_BUFIRQSTAT_STAT_BUF_ERR(v) \
        ((v) << NDP120_DSP_CONFIG_BUFIRQSTAT_STAT_BUF_ERR_SHIFT)
#define NDP120_DSP_CONFIG_BUFIRQSTAT_STAT_BUF_ERR_INSERT(x, v) \
        ((x) | ((v) << NDP120_DSP_CONFIG_BUFIRQSTAT_STAT_BUF_ERR_SHIFT))
#define NDP120_DSP_CONFIG_BUFIRQSTAT_STAT_BUF_ERR_MASK_INSERT(x, v) \
        (((x) & ~NDP120_DSP_CONFIG_BUFIRQSTAT_STAT_BUF_ERR_MASK) | ((v) << NDP120_DSP_CONFIG_BUFIRQSTAT_STAT_BUF_ERR_SHIFT))
#define NDP120_DSP_CONFIG_BUFIRQSTAT_STAT_BUF_ERR_EXTRACT(x) \
        (((x) & NDP120_DSP_CONFIG_BUFIRQSTAT_STAT_BUF_ERR_MASK) >> NDP120_DSP_CONFIG_BUFIRQSTAT_STAT_BUF_ERR_SHIFT)
/* register ndp120.dsp_config.bufclrirqstat */
#define NDP120_DSP_CONFIG_BUFCLRIRQSTAT 0x4000c134U
#define NDP120_DSP_CONFIG_BUFCLRIRQSTAT_CLR_STAT_BUF_FILL_ABOVE_THRESHOLD_SHIFT 0
#define NDP120_DSP_CONFIG_BUFCLRIRQSTAT_CLR_STAT_BUF_FILL_ABOVE_THRESHOLD_MASK 0x0000001fU
#define NDP120_DSP_CONFIG_BUFCLRIRQSTAT_CLR_STAT_BUF_FILL_ABOVE_THRESHOLD(v) \
        ((v) << NDP120_DSP_CONFIG_BUFCLRIRQSTAT_CLR_STAT_BUF_FILL_ABOVE_THRESHOLD_SHIFT)
#define NDP120_DSP_CONFIG_BUFCLRIRQSTAT_CLR_STAT_BUF_FILL_ABOVE_THRESHOLD_INSERT(x, v) \
        ((x) | ((v) << NDP120_DSP_CONFIG_BUFCLRIRQSTAT_CLR_STAT_BUF_FILL_ABOVE_THRESHOLD_SHIFT))
#define NDP120_DSP_CONFIG_BUFCLRIRQSTAT_CLR_STAT_BUF_FILL_ABOVE_THRESHOLD_MASK_INSERT(x, v) \
        (((x) & ~NDP120_DSP_CONFIG_BUFCLRIRQSTAT_CLR_STAT_BUF_FILL_ABOVE_THRESHOLD_MASK) | ((v) << NDP120_DSP_CONFIG_BUFCLRIRQSTAT_CLR_STAT_BUF_FILL_ABOVE_THRESHOLD_SHIFT))
#define NDP120_DSP_CONFIG_BUFCLRIRQSTAT_CLR_STAT_BUF_FILL_ABOVE_THRESHOLD_EXTRACT(x) \
        (((x) & NDP120_DSP_CONFIG_BUFCLRIRQSTAT_CLR_STAT_BUF_FILL_ABOVE_THRESHOLD_MASK) >> NDP120_DSP_CONFIG_BUFCLRIRQSTAT_CLR_STAT_BUF_FILL_ABOVE_THRESHOLD_SHIFT)
#define NDP120_DSP_CONFIG_BUFCLRIRQSTAT_CLR_STAT_BUF_FILL_ABOVE_THRESHOLD_DEFAULT 0x00000000U
#define NDP120_DSP_CONFIG_BUFCLRIRQSTAT_CLR_STAT_BUF_ERR_SHIFT 5
#define NDP120_DSP_CONFIG_BUFCLRIRQSTAT_CLR_STAT_BUF_ERR_MASK 0x000003e0U
#define NDP120_DSP_CONFIG_BUFCLRIRQSTAT_CLR_STAT_BUF_ERR(v) \
        ((v) << NDP120_DSP_CONFIG_BUFCLRIRQSTAT_CLR_STAT_BUF_ERR_SHIFT)
#define NDP120_DSP_CONFIG_BUFCLRIRQSTAT_CLR_STAT_BUF_ERR_INSERT(x, v) \
        ((x) | ((v) << NDP120_DSP_CONFIG_BUFCLRIRQSTAT_CLR_STAT_BUF_ERR_SHIFT))
#define NDP120_DSP_CONFIG_BUFCLRIRQSTAT_CLR_STAT_BUF_ERR_MASK_INSERT(x, v) \
        (((x) & ~NDP120_DSP_CONFIG_BUFCLRIRQSTAT_CLR_STAT_BUF_ERR_MASK) | ((v) << NDP120_DSP_CONFIG_BUFCLRIRQSTAT_CLR_STAT_BUF_ERR_SHIFT))
#define NDP120_DSP_CONFIG_BUFCLRIRQSTAT_CLR_STAT_BUF_ERR_EXTRACT(x) \
        (((x) & NDP120_DSP_CONFIG_BUFCLRIRQSTAT_CLR_STAT_BUF_ERR_MASK) >> NDP120_DSP_CONFIG_BUFCLRIRQSTAT_CLR_STAT_BUF_ERR_SHIFT)
#define NDP120_DSP_CONFIG_BUFCLRIRQSTAT_CLR_STAT_BUF_ERR_DEFAULT 0x00000000U
#define NDP120_DSP_CONFIG_BUFCLRIRQSTAT_DEFAULT 0x00000000U 

/*
 * block ndp120.dnn_config, base 0x4000d000
 */
#define NDP120_DNN_CONFIG 0x4000d000U
#define NDP120_DNN_CONFIG_SIZE 0x00001000U
/* register ndp120.dnn_config.id */
#define NDP120_DNN_CONFIG_ID 0x4000d000U
/* register ndp120.dnn_config.dnnctl */
#define NDP120_DNN_CONFIG_DNNCTL 0x4000d004U
#define NDP120_DNN_CONFIG_DNNCTL_RSTB_SHIFT 0
#define NDP120_DNN_CONFIG_DNNCTL_RSTB_MASK 0x00000001U
#define NDP120_DNN_CONFIG_DNNCTL_RSTB(v) \
        ((v) << NDP120_DNN_CONFIG_DNNCTL_RSTB_SHIFT)
#define NDP120_DNN_CONFIG_DNNCTL_RSTB_INSERT(x, v) \
        ((x) | ((v) << NDP120_DNN_CONFIG_DNNCTL_RSTB_SHIFT))
#define NDP120_DNN_CONFIG_DNNCTL_RSTB_MASK_INSERT(x, v) \
        (((x) & ~NDP120_DNN_CONFIG_DNNCTL_RSTB_MASK) | ((v) << NDP120_DNN_CONFIG_DNNCTL_RSTB_SHIFT))
#define NDP120_DNN_CONFIG_DNNCTL_RSTB_EXTRACT(x) \
        (((x) & NDP120_DNN_CONFIG_DNNCTL_RSTB_MASK) >> NDP120_DNN_CONFIG_DNNCTL_RSTB_SHIFT)
#define NDP120_DNN_CONFIG_DNNCTL_RSTB_DEFAULT 0x00000001U
#define NDP120_DNN_CONFIG_DNNCTL_RUN_LAYER_SHIFT 1
#define NDP120_DNN_CONFIG_DNNCTL_RUN_LAYER_MASK 0x00000002U
#define NDP120_DNN_CONFIG_DNNCTL_RUN_LAYER(v) \
        ((v) << NDP120_DNN_CONFIG_DNNCTL_RUN_LAYER_SHIFT)
#define NDP120_DNN_CONFIG_DNNCTL_RUN_LAYER_INSERT(x, v) \
        ((x) | ((v) << NDP120_DNN_CONFIG_DNNCTL_RUN_LAYER_SHIFT))
#define NDP120_DNN_CONFIG_DNNCTL_RUN_LAYER_MASK_INSERT(x, v) \
        (((x) & ~NDP120_DNN_CONFIG_DNNCTL_RUN_LAYER_MASK) | ((v) << NDP120_DNN_CONFIG_DNNCTL_RUN_LAYER_SHIFT))
#define NDP120_DNN_CONFIG_DNNCTL_RUN_LAYER_EXTRACT(x) \
        (((x) & NDP120_DNN_CONFIG_DNNCTL_RUN_LAYER_MASK) >> NDP120_DNN_CONFIG_DNNCTL_RUN_LAYER_SHIFT)
#define NDP120_DNN_CONFIG_DNNCTL_RUN_LAYER_DEFAULT 0x00000000U
#define NDP120_DNN_CONFIG_DNNCTL_RUN_LAYER_INDEX_SHIFT 2
#define NDP120_DNN_CONFIG_DNNCTL_RUN_LAYER_INDEX_MASK 0x000003fcU
#define NDP120_DNN_CONFIG_DNNCTL_RUN_LAYER_INDEX(v) \
        ((v) << NDP120_DNN_CONFIG_DNNCTL_RUN_LAYER_INDEX_SHIFT)
#define NDP120_DNN_CONFIG_DNNCTL_RUN_LAYER_INDEX_INSERT(x, v) \
        ((x) | ((v) << NDP120_DNN_CONFIG_DNNCTL_RUN_LAYER_INDEX_SHIFT))
#define NDP120_DNN_CONFIG_DNNCTL_RUN_LAYER_INDEX_MASK_INSERT(x, v) \
        (((x) & ~NDP120_DNN_CONFIG_DNNCTL_RUN_LAYER_INDEX_MASK) | ((v) << NDP120_DNN_CONFIG_DNNCTL_RUN_LAYER_INDEX_SHIFT))
#define NDP120_DNN_CONFIG_DNNCTL_RUN_LAYER_INDEX_EXTRACT(x) \
        (((x) & NDP120_DNN_CONFIG_DNNCTL_RUN_LAYER_INDEX_MASK) >> NDP120_DNN_CONFIG_DNNCTL_RUN_LAYER_INDEX_SHIFT)
#define NDP120_DNN_CONFIG_DNNCTL_RUN_LAYER_INDEX_DEFAULT 0x00000000U
#define NDP120_DNN_CONFIG_DNNCTL_IGNORE_SIGNATURE_SHIFT 10
#define NDP120_DNN_CONFIG_DNNCTL_IGNORE_SIGNATURE_MASK 0x00000400U
#define NDP120_DNN_CONFIG_DNNCTL_IGNORE_SIGNATURE(v) \
        ((v) << NDP120_DNN_CONFIG_DNNCTL_IGNORE_SIGNATURE_SHIFT)
#define NDP120_DNN_CONFIG_DNNCTL_IGNORE_SIGNATURE_INSERT(x, v) \
        ((x) | ((v) << NDP120_DNN_CONFIG_DNNCTL_IGNORE_SIGNATURE_SHIFT))
#define NDP120_DNN_CONFIG_DNNCTL_IGNORE_SIGNATURE_MASK_INSERT(x, v) \
        (((x) & ~NDP120_DNN_CONFIG_DNNCTL_IGNORE_SIGNATURE_MASK) | ((v) << NDP120_DNN_CONFIG_DNNCTL_IGNORE_SIGNATURE_SHIFT))
#define NDP120_DNN_CONFIG_DNNCTL_IGNORE_SIGNATURE_EXTRACT(x) \
        (((x) & NDP120_DNN_CONFIG_DNNCTL_IGNORE_SIGNATURE_MASK) >> NDP120_DNN_CONFIG_DNNCTL_IGNORE_SIGNATURE_SHIFT)
#define NDP120_DNN_CONFIG_DNNCTL_IGNORE_SIGNATURE_DEFAULT 0x00000001U
#define NDP120_DNN_CONFIG_DNNCTL_DEFAULT 0x00000401U 
/* register ndp120.dnn_config.dnnintctl */
#define NDP120_DNN_CONFIG_DNNINTCTL 0x4000d008U
#define NDP120_DNN_CONFIG_DNNINTCTL_MASK_SHIFT 0
#define NDP120_DNN_CONFIG_DNNINTCTL_MASK_MASK 0x000000ffU
#define NDP120_DNN_CONFIG_DNNINTCTL_MASK(v) \
        ((v) << NDP120_DNN_CONFIG_DNNINTCTL_MASK_SHIFT)
#define NDP120_DNN_CONFIG_DNNINTCTL_MASK_INSERT(x, v) \
        ((x) | ((v) << NDP120_DNN_CONFIG_DNNINTCTL_MASK_SHIFT))
#define NDP120_DNN_CONFIG_DNNINTCTL_MASK_MASK_INSERT(x, v) \
        (((x) & ~NDP120_DNN_CONFIG_DNNINTCTL_MASK_MASK) | ((v) << NDP120_DNN_CONFIG_DNNINTCTL_MASK_SHIFT))
#define NDP120_DNN_CONFIG_DNNINTCTL_MASK_EXTRACT(x) \
        (((x) & NDP120_DNN_CONFIG_DNNINTCTL_MASK_MASK) >> NDP120_DNN_CONFIG_DNNINTCTL_MASK_SHIFT)
#define NDP120_DNN_CONFIG_DNNINTCTL_MASK_DEFAULT 0x00000000U
#define NDP120_DNN_CONFIG_DNNINTCTL_ERROR_MASK_SHIFT 8
#define NDP120_DNN_CONFIG_DNNINTCTL_ERROR_MASK_MASK 0x00000100U
#define NDP120_DNN_CONFIG_DNNINTCTL_ERROR_MASK(v) \
        ((v) << NDP120_DNN_CONFIG_DNNINTCTL_ERROR_MASK_SHIFT)
#define NDP120_DNN_CONFIG_DNNINTCTL_ERROR_MASK_INSERT(x, v) \
        ((x) | ((v) << NDP120_DNN_CONFIG_DNNINTCTL_ERROR_MASK_SHIFT))
#define NDP120_DNN_CONFIG_DNNINTCTL_ERROR_MASK_MASK_INSERT(x, v) \
        (((x) & ~NDP120_DNN_CONFIG_DNNINTCTL_ERROR_MASK_MASK) | ((v) << NDP120_DNN_CONFIG_DNNINTCTL_ERROR_MASK_SHIFT))
#define NDP120_DNN_CONFIG_DNNINTCTL_ERROR_MASK_EXTRACT(x) \
        (((x) & NDP120_DNN_CONFIG_DNNINTCTL_ERROR_MASK_MASK) >> NDP120_DNN_CONFIG_DNNINTCTL_ERROR_MASK_SHIFT)
#define NDP120_DNN_CONFIG_DNNINTCTL_ERROR_MASK_DEFAULT 0x00000000U
#define NDP120_DNN_CONFIG_DNNINTCTL_DEFAULT 0x00000000U 
/* register ndp120.dnn_config.dnnintsts */
#define NDP120_DNN_CONFIG_DNNINTSTS 0x4000d00cU
#define NDP120_DNN_CONFIG_DNNINTSTS_STATUS_SHIFT 0
#define NDP120_DNN_CONFIG_DNNINTSTS_STATUS_MASK 0x000000ffU
#define NDP120_DNN_CONFIG_DNNINTSTS_STATUS(v) \
        ((v) << NDP120_DNN_CONFIG_DNNINTSTS_STATUS_SHIFT)
#define NDP120_DNN_CONFIG_DNNINTSTS_STATUS_INSERT(x, v) \
        ((x) | ((v) << NDP120_DNN_CONFIG_DNNINTSTS_STATUS_SHIFT))
#define NDP120_DNN_CONFIG_DNNINTSTS_STATUS_MASK_INSERT(x, v) \
        (((x) & ~NDP120_DNN_CONFIG_DNNINTSTS_STATUS_MASK) | ((v) << NDP120_DNN_CONFIG_DNNINTSTS_STATUS_SHIFT))
#define NDP120_DNN_CONFIG_DNNINTSTS_STATUS_EXTRACT(x) \
        (((x) & NDP120_DNN_CONFIG_DNNINTSTS_STATUS_MASK) >> NDP120_DNN_CONFIG_DNNINTSTS_STATUS_SHIFT)
#define NDP120_DNN_CONFIG_DNNINTSTS_ERROR_STATUS_SHIFT 8
#define NDP120_DNN_CONFIG_DNNINTSTS_ERROR_STATUS_MASK 0x00000100U
#define NDP120_DNN_CONFIG_DNNINTSTS_ERROR_STATUS(v) \
        ((v) << NDP120_DNN_CONFIG_DNNINTSTS_ERROR_STATUS_SHIFT)
#define NDP120_DNN_CONFIG_DNNINTSTS_ERROR_STATUS_INSERT(x, v) \
        ((x) | ((v) << NDP120_DNN_CONFIG_DNNINTSTS_ERROR_STATUS_SHIFT))
#define NDP120_DNN_CONFIG_DNNINTSTS_ERROR_STATUS_MASK_INSERT(x, v) \
        (((x) & ~NDP120_DNN_CONFIG_DNNINTSTS_ERROR_STATUS_MASK) | ((v) << NDP120_DNN_CONFIG_DNNINTSTS_ERROR_STATUS_SHIFT))
#define NDP120_DNN_CONFIG_DNNINTSTS_ERROR_STATUS_EXTRACT(x) \
        (((x) & NDP120_DNN_CONFIG_DNNINTSTS_ERROR_STATUS_MASK) >> NDP120_DNN_CONFIG_DNNINTSTS_ERROR_STATUS_SHIFT)
/* register ndp120.dnn_config.dnnsts0 */
#define NDP120_DNN_CONFIG_DNNSTS0 0x4000d010U
#define NDP120_DNN_CONFIG_DNNSTS0_RUNNING_SHIFT 0
#define NDP120_DNN_CONFIG_DNNSTS0_RUNNING_MASK 0x00000001U
#define NDP120_DNN_CONFIG_DNNSTS0_RUNNING(v) \
        ((v) << NDP120_DNN_CONFIG_DNNSTS0_RUNNING_SHIFT)
#define NDP120_DNN_CONFIG_DNNSTS0_RUNNING_INSERT(x, v) \
        ((x) | ((v) << NDP120_DNN_CONFIG_DNNSTS0_RUNNING_SHIFT))
#define NDP120_DNN_CONFIG_DNNSTS0_RUNNING_MASK_INSERT(x, v) \
        (((x) & ~NDP120_DNN_CONFIG_DNNSTS0_RUNNING_MASK) | ((v) << NDP120_DNN_CONFIG_DNNSTS0_RUNNING_SHIFT))
#define NDP120_DNN_CONFIG_DNNSTS0_RUNNING_EXTRACT(x) \
        (((x) & NDP120_DNN_CONFIG_DNNSTS0_RUNNING_MASK) >> NDP120_DNN_CONFIG_DNNSTS0_RUNNING_SHIFT)
#define NDP120_DNN_CONFIG_DNNSTS0_LAYER_START_SHIFT 1
#define NDP120_DNN_CONFIG_DNNSTS0_LAYER_START_MASK 0x00000002U
#define NDP120_DNN_CONFIG_DNNSTS0_LAYER_START(v) \
        ((v) << NDP120_DNN_CONFIG_DNNSTS0_LAYER_START_SHIFT)
#define NDP120_DNN_CONFIG_DNNSTS0_LAYER_START_INSERT(x, v) \
        ((x) | ((v) << NDP120_DNN_CONFIG_DNNSTS0_LAYER_START_SHIFT))
#define NDP120_DNN_CONFIG_DNNSTS0_LAYER_START_MASK_INSERT(x, v) \
        (((x) & ~NDP120_DNN_CONFIG_DNNSTS0_LAYER_START_MASK) | ((v) << NDP120_DNN_CONFIG_DNNSTS0_LAYER_START_SHIFT))
#define NDP120_DNN_CONFIG_DNNSTS0_LAYER_START_EXTRACT(x) \
        (((x) & NDP120_DNN_CONFIG_DNNSTS0_LAYER_START_MASK) >> NDP120_DNN_CONFIG_DNNSTS0_LAYER_START_SHIFT)
#define NDP120_DNN_CONFIG_DNNSTS0_LAYER_DONE_SHIFT 2
#define NDP120_DNN_CONFIG_DNNSTS0_LAYER_DONE_MASK 0x00000004U
#define NDP120_DNN_CONFIG_DNNSTS0_LAYER_DONE(v) \
        ((v) << NDP120_DNN_CONFIG_DNNSTS0_LAYER_DONE_SHIFT)
#define NDP120_DNN_CONFIG_DNNSTS0_LAYER_DONE_INSERT(x, v) \
        ((x) | ((v) << NDP120_DNN_CONFIG_DNNSTS0_LAYER_DONE_SHIFT))
#define NDP120_DNN_CONFIG_DNNSTS0_LAYER_DONE_MASK_INSERT(x, v) \
        (((x) & ~NDP120_DNN_CONFIG_DNNSTS0_LAYER_DONE_MASK) | ((v) << NDP120_DNN_CONFIG_DNNSTS0_LAYER_DONE_SHIFT))
#define NDP120_DNN_CONFIG_DNNSTS0_LAYER_DONE_EXTRACT(x) \
        (((x) & NDP120_DNN_CONFIG_DNNSTS0_LAYER_DONE_MASK) >> NDP120_DNN_CONFIG_DNNSTS0_LAYER_DONE_SHIFT)
#define NDP120_DNN_CONFIG_DNNSTS0_ERROR_CODE_SHIFT 3
#define NDP120_DNN_CONFIG_DNNSTS0_ERROR_CODE_MASK 0x00000078U
#define NDP120_DNN_CONFIG_DNNSTS0_ERROR_CODE(v) \
        ((v) << NDP120_DNN_CONFIG_DNNSTS0_ERROR_CODE_SHIFT)
#define NDP120_DNN_CONFIG_DNNSTS0_ERROR_CODE_INSERT(x, v) \
        ((x) | ((v) << NDP120_DNN_CONFIG_DNNSTS0_ERROR_CODE_SHIFT))
#define NDP120_DNN_CONFIG_DNNSTS0_ERROR_CODE_MASK_INSERT(x, v) \
        (((x) & ~NDP120_DNN_CONFIG_DNNSTS0_ERROR_CODE_MASK) | ((v) << NDP120_DNN_CONFIG_DNNSTS0_ERROR_CODE_SHIFT))
#define NDP120_DNN_CONFIG_DNNSTS0_ERROR_CODE_EXTRACT(x) \
        (((x) & NDP120_DNN_CONFIG_DNNSTS0_ERROR_CODE_MASK) >> NDP120_DNN_CONFIG_DNNSTS0_ERROR_CODE_SHIFT)
/* register ndp120.dnn_config.dnnsts1 */
#define NDP120_DNN_CONFIG_DNNSTS1 0x4000d014U
#define NDP120_DNN_CONFIG_DNNSTS1_LAYER_INDEX_SHIFT 0
#define NDP120_DNN_CONFIG_DNNSTS1_LAYER_INDEX_MASK 0x000000ffU
#define NDP120_DNN_CONFIG_DNNSTS1_LAYER_INDEX(v) \
        ((v) << NDP120_DNN_CONFIG_DNNSTS1_LAYER_INDEX_SHIFT)
#define NDP120_DNN_CONFIG_DNNSTS1_LAYER_INDEX_INSERT(x, v) \
        ((x) | ((v) << NDP120_DNN_CONFIG_DNNSTS1_LAYER_INDEX_SHIFT))
#define NDP120_DNN_CONFIG_DNNSTS1_LAYER_INDEX_MASK_INSERT(x, v) \
        (((x) & ~NDP120_DNN_CONFIG_DNNSTS1_LAYER_INDEX_MASK) | ((v) << NDP120_DNN_CONFIG_DNNSTS1_LAYER_INDEX_SHIFT))
#define NDP120_DNN_CONFIG_DNNSTS1_LAYER_INDEX_EXTRACT(x) \
        (((x) & NDP120_DNN_CONFIG_DNNSTS1_LAYER_INDEX_MASK) >> NDP120_DNN_CONFIG_DNNSTS1_LAYER_INDEX_SHIFT)
#define NDP120_DNN_CONFIG_DNNSTS1_START_LAYER_INDEX_SHIFT 8
#define NDP120_DNN_CONFIG_DNNSTS1_START_LAYER_INDEX_MASK 0x0000ff00U
#define NDP120_DNN_CONFIG_DNNSTS1_START_LAYER_INDEX(v) \
        ((v) << NDP120_DNN_CONFIG_DNNSTS1_START_LAYER_INDEX_SHIFT)
#define NDP120_DNN_CONFIG_DNNSTS1_START_LAYER_INDEX_INSERT(x, v) \
        ((x) | ((v) << NDP120_DNN_CONFIG_DNNSTS1_START_LAYER_INDEX_SHIFT))
#define NDP120_DNN_CONFIG_DNNSTS1_START_LAYER_INDEX_MASK_INSERT(x, v) \
        (((x) & ~NDP120_DNN_CONFIG_DNNSTS1_START_LAYER_INDEX_MASK) | ((v) << NDP120_DNN_CONFIG_DNNSTS1_START_LAYER_INDEX_SHIFT))
#define NDP120_DNN_CONFIG_DNNSTS1_START_LAYER_INDEX_EXTRACT(x) \
        (((x) & NDP120_DNN_CONFIG_DNNSTS1_START_LAYER_INDEX_MASK) >> NDP120_DNN_CONFIG_DNNSTS1_START_LAYER_INDEX_SHIFT)
#define NDP120_DNN_CONFIG_DNNSTS1_LAYER_COUNT_SHIFT 16
#define NDP120_DNN_CONFIG_DNNSTS1_LAYER_COUNT_MASK 0x00ff0000U
#define NDP120_DNN_CONFIG_DNNSTS1_LAYER_COUNT(v) \
        ((v) << NDP120_DNN_CONFIG_DNNSTS1_LAYER_COUNT_SHIFT)
#define NDP120_DNN_CONFIG_DNNSTS1_LAYER_COUNT_INSERT(x, v) \
        ((x) | ((v) << NDP120_DNN_CONFIG_DNNSTS1_LAYER_COUNT_SHIFT))
#define NDP120_DNN_CONFIG_DNNSTS1_LAYER_COUNT_MASK_INSERT(x, v) \
        (((x) & ~NDP120_DNN_CONFIG_DNNSTS1_LAYER_COUNT_MASK) | ((v) << NDP120_DNN_CONFIG_DNNSTS1_LAYER_COUNT_SHIFT))
#define NDP120_DNN_CONFIG_DNNSTS1_LAYER_COUNT_EXTRACT(x) \
        (((x) & NDP120_DNN_CONFIG_DNNSTS1_LAYER_COUNT_MASK) >> NDP120_DNN_CONFIG_DNNSTS1_LAYER_COUNT_SHIFT)
#define NDP120_DNN_CONFIG_DNNSTS1_FRAME_COUNT_SHIFT 24
#define NDP120_DNN_CONFIG_DNNSTS1_FRAME_COUNT_MASK 0xff000000U
#define NDP120_DNN_CONFIG_DNNSTS1_FRAME_COUNT(v) \
        ((v) << NDP120_DNN_CONFIG_DNNSTS1_FRAME_COUNT_SHIFT)
#define NDP120_DNN_CONFIG_DNNSTS1_FRAME_COUNT_INSERT(x, v) \
        ((x) | ((v) << NDP120_DNN_CONFIG_DNNSTS1_FRAME_COUNT_SHIFT))
#define NDP120_DNN_CONFIG_DNNSTS1_FRAME_COUNT_MASK_INSERT(x, v) \
        (((x) & ~NDP120_DNN_CONFIG_DNNSTS1_FRAME_COUNT_MASK) | ((v) << NDP120_DNN_CONFIG_DNNSTS1_FRAME_COUNT_SHIFT))
#define NDP120_DNN_CONFIG_DNNSTS1_FRAME_COUNT_EXTRACT(x) \
        (((x) & NDP120_DNN_CONFIG_DNNSTS1_FRAME_COUNT_MASK) >> NDP120_DNN_CONFIG_DNNSTS1_FRAME_COUNT_SHIFT)
/* register ndp120.dnn_config.mem0 */
#define NDP120_DNN_CONFIG_MEM0 0x4000d018U
#define NDP120_DNN_CONFIG_MEM0_EMA_SHIFT 0
#define NDP120_DNN_CONFIG_MEM0_EMA_MASK 0x00000007U
#define NDP120_DNN_CONFIG_MEM0_EMA(v) \
        ((v) << NDP120_DNN_CONFIG_MEM0_EMA_SHIFT)
#define NDP120_DNN_CONFIG_MEM0_EMA_INSERT(x, v) \
        ((x) | ((v) << NDP120_DNN_CONFIG_MEM0_EMA_SHIFT))
#define NDP120_DNN_CONFIG_MEM0_EMA_MASK_INSERT(x, v) \
        (((x) & ~NDP120_DNN_CONFIG_MEM0_EMA_MASK) | ((v) << NDP120_DNN_CONFIG_MEM0_EMA_SHIFT))
#define NDP120_DNN_CONFIG_MEM0_EMA_EXTRACT(x) \
        (((x) & NDP120_DNN_CONFIG_MEM0_EMA_MASK) >> NDP120_DNN_CONFIG_MEM0_EMA_SHIFT)
#define NDP120_DNN_CONFIG_MEM0_EMA_DEFAULT 0x00000007U
#define NDP120_DNN_CONFIG_MEM0_EMAW_SHIFT 3
#define NDP120_DNN_CONFIG_MEM0_EMAW_MASK 0x00000018U
#define NDP120_DNN_CONFIG_MEM0_EMAW(v) \
        ((v) << NDP120_DNN_CONFIG_MEM0_EMAW_SHIFT)
#define NDP120_DNN_CONFIG_MEM0_EMAW_INSERT(x, v) \
        ((x) | ((v) << NDP120_DNN_CONFIG_MEM0_EMAW_SHIFT))
#define NDP120_DNN_CONFIG_MEM0_EMAW_MASK_INSERT(x, v) \
        (((x) & ~NDP120_DNN_CONFIG_MEM0_EMAW_MASK) | ((v) << NDP120_DNN_CONFIG_MEM0_EMAW_SHIFT))
#define NDP120_DNN_CONFIG_MEM0_EMAW_EXTRACT(x) \
        (((x) & NDP120_DNN_CONFIG_MEM0_EMAW_MASK) >> NDP120_DNN_CONFIG_MEM0_EMAW_SHIFT)
#define NDP120_DNN_CONFIG_MEM0_EMAW_DEFAULT 0x00000000U
#define NDP120_DNN_CONFIG_MEM0_RAWL_SHIFT 5
#define NDP120_DNN_CONFIG_MEM0_RAWL_MASK 0x000000e0U
#define NDP120_DNN_CONFIG_MEM0_RAWL(v) \
        ((v) << NDP120_DNN_CONFIG_MEM0_RAWL_SHIFT)
#define NDP120_DNN_CONFIG_MEM0_RAWL_INSERT(x, v) \
        ((x) | ((v) << NDP120_DNN_CONFIG_MEM0_RAWL_SHIFT))
#define NDP120_DNN_CONFIG_MEM0_RAWL_MASK_INSERT(x, v) \
        (((x) & ~NDP120_DNN_CONFIG_MEM0_RAWL_MASK) | ((v) << NDP120_DNN_CONFIG_MEM0_RAWL_SHIFT))
#define NDP120_DNN_CONFIG_MEM0_RAWL_EXTRACT(x) \
        (((x) & NDP120_DNN_CONFIG_MEM0_RAWL_MASK) >> NDP120_DNN_CONFIG_MEM0_RAWL_SHIFT)
#define NDP120_DNN_CONFIG_MEM0_RAWL_DEFAULT 0x00000000U
#define NDP120_DNN_CONFIG_MEM0_WABL_SHIFT 8
#define NDP120_DNN_CONFIG_MEM0_WABL_MASK 0x00000700U
#define NDP120_DNN_CONFIG_MEM0_WABL(v) \
        ((v) << NDP120_DNN_CONFIG_MEM0_WABL_SHIFT)
#define NDP120_DNN_CONFIG_MEM0_WABL_INSERT(x, v) \
        ((x) | ((v) << NDP120_DNN_CONFIG_MEM0_WABL_SHIFT))
#define NDP120_DNN_CONFIG_MEM0_WABL_MASK_INSERT(x, v) \
        (((x) & ~NDP120_DNN_CONFIG_MEM0_WABL_MASK) | ((v) << NDP120_DNN_CONFIG_MEM0_WABL_SHIFT))
#define NDP120_DNN_CONFIG_MEM0_WABL_EXTRACT(x) \
        (((x) & NDP120_DNN_CONFIG_MEM0_WABL_MASK) >> NDP120_DNN_CONFIG_MEM0_WABL_SHIFT)
#define NDP120_DNN_CONFIG_MEM0_WABL_DEFAULT 0x00000007U
#define NDP120_DNN_CONFIG_MEM0_DEFAULT 0x00000707U 
/* register ndp120.dnn_config.mem1 */
#define NDP120_DNN_CONFIG_MEM1 0x4000d01cU
#define NDP120_DNN_CONFIG_MEM1_PGEN_SHIFT 0
#define NDP120_DNN_CONFIG_MEM1_PGEN_MASK 0xffffffffU
#define NDP120_DNN_CONFIG_MEM1_PGEN(v) \
        ((v) << NDP120_DNN_CONFIG_MEM1_PGEN_SHIFT)
#define NDP120_DNN_CONFIG_MEM1_PGEN_INSERT(x, v) \
        ((x) | ((v) << NDP120_DNN_CONFIG_MEM1_PGEN_SHIFT))
#define NDP120_DNN_CONFIG_MEM1_PGEN_MASK_INSERT(x, v) \
        (((x) & ~NDP120_DNN_CONFIG_MEM1_PGEN_MASK) | ((v) << NDP120_DNN_CONFIG_MEM1_PGEN_SHIFT))
#define NDP120_DNN_CONFIG_MEM1_PGEN_EXTRACT(x) \
        (((x) & NDP120_DNN_CONFIG_MEM1_PGEN_MASK) >> NDP120_DNN_CONFIG_MEM1_PGEN_SHIFT)
#define NDP120_DNN_CONFIG_MEM1_PGEN_DEFAULT 0x00000000U
#define NDP120_DNN_CONFIG_MEM1_DEFAULT 0x00000000U 
/* register ndp120.dnn_config.mem2 */
#define NDP120_DNN_CONFIG_MEM2 0x4000d020U
#define NDP120_DNN_CONFIG_MEM2_RET1N_SHIFT 0
#define NDP120_DNN_CONFIG_MEM2_RET1N_MASK 0xffffffffU
#define NDP120_DNN_CONFIG_MEM2_RET1N(v) \
        ((v) << NDP120_DNN_CONFIG_MEM2_RET1N_SHIFT)
#define NDP120_DNN_CONFIG_MEM2_RET1N_INSERT(x, v) \
        ((x) | ((v) << NDP120_DNN_CONFIG_MEM2_RET1N_SHIFT))
#define NDP120_DNN_CONFIG_MEM2_RET1N_MASK_INSERT(x, v) \
        (((x) & ~NDP120_DNN_CONFIG_MEM2_RET1N_MASK) | ((v) << NDP120_DNN_CONFIG_MEM2_RET1N_SHIFT))
#define NDP120_DNN_CONFIG_MEM2_RET1N_EXTRACT(x) \
        (((x) & NDP120_DNN_CONFIG_MEM2_RET1N_MASK) >> NDP120_DNN_CONFIG_MEM2_RET1N_SHIFT)
#define NDP120_DNN_CONFIG_MEM2_RET1N_DEFAULT 0xffffffffU
#define NDP120_DNN_CONFIG_MEM2_DEFAULT 0xffffffffU 
/* register ndp120.dnn_config.mem3 */
#define NDP120_DNN_CONFIG_MEM3 0x4000d024U
#define NDP120_DNN_CONFIG_MEM3_RET2N_SHIFT 0
#define NDP120_DNN_CONFIG_MEM3_RET2N_MASK 0xffffffffU
#define NDP120_DNN_CONFIG_MEM3_RET2N(v) \
        ((v) << NDP120_DNN_CONFIG_MEM3_RET2N_SHIFT)
#define NDP120_DNN_CONFIG_MEM3_RET2N_INSERT(x, v) \
        ((x) | ((v) << NDP120_DNN_CONFIG_MEM3_RET2N_SHIFT))
#define NDP120_DNN_CONFIG_MEM3_RET2N_MASK_INSERT(x, v) \
        (((x) & ~NDP120_DNN_CONFIG_MEM3_RET2N_MASK) | ((v) << NDP120_DNN_CONFIG_MEM3_RET2N_SHIFT))
#define NDP120_DNN_CONFIG_MEM3_RET2N_EXTRACT(x) \
        (((x) & NDP120_DNN_CONFIG_MEM3_RET2N_MASK) >> NDP120_DNN_CONFIG_MEM3_RET2N_SHIFT)
#define NDP120_DNN_CONFIG_MEM3_RET2N_DEFAULT 0xffffffffU
#define NDP120_DNN_CONFIG_MEM3_DEFAULT 0xffffffffU 
/* register ndp120.dnn_config.dnnret */
#define NDP120_DNN_CONFIG_DNNRET 0x4000d028U
#define NDP120_DNN_CONFIG_DNNRET_RET_OVERRIDE_SHIFT 0
#define NDP120_DNN_CONFIG_DNNRET_RET_OVERRIDE_MASK 0xffffffffU
#define NDP120_DNN_CONFIG_DNNRET_RET_OVERRIDE(v) \
        ((v) << NDP120_DNN_CONFIG_DNNRET_RET_OVERRIDE_SHIFT)
#define NDP120_DNN_CONFIG_DNNRET_RET_OVERRIDE_INSERT(x, v) \
        ((x) | ((v) << NDP120_DNN_CONFIG_DNNRET_RET_OVERRIDE_SHIFT))
#define NDP120_DNN_CONFIG_DNNRET_RET_OVERRIDE_MASK_INSERT(x, v) \
        (((x) & ~NDP120_DNN_CONFIG_DNNRET_RET_OVERRIDE_MASK) | ((v) << NDP120_DNN_CONFIG_DNNRET_RET_OVERRIDE_SHIFT))
#define NDP120_DNN_CONFIG_DNNRET_RET_OVERRIDE_EXTRACT(x) \
        (((x) & NDP120_DNN_CONFIG_DNNRET_RET_OVERRIDE_MASK) >> NDP120_DNN_CONFIG_DNNRET_RET_OVERRIDE_SHIFT)
#define NDP120_DNN_CONFIG_DNNRET_RET_OVERRIDE_DEFAULT 0x00000000U
#define NDP120_DNN_CONFIG_DNNRET_DEFAULT 0x00000000U 
/* register ndp120.dnn_config.dnnret_sts0 */
#define NDP120_DNN_CONFIG_DNNRET_STS0 0x4000d02cU
#define NDP120_DNN_CONFIG_DNNRET_STS0_RET1N_CNTRL_SHIFT 0
#define NDP120_DNN_CONFIG_DNNRET_STS0_RET1N_CNTRL_MASK 0xffffffffU
#define NDP120_DNN_CONFIG_DNNRET_STS0_RET1N_CNTRL(v) \
        ((v) << NDP120_DNN_CONFIG_DNNRET_STS0_RET1N_CNTRL_SHIFT)
#define NDP120_DNN_CONFIG_DNNRET_STS0_RET1N_CNTRL_INSERT(x, v) \
        ((x) | ((v) << NDP120_DNN_CONFIG_DNNRET_STS0_RET1N_CNTRL_SHIFT))
#define NDP120_DNN_CONFIG_DNNRET_STS0_RET1N_CNTRL_MASK_INSERT(x, v) \
        (((x) & ~NDP120_DNN_CONFIG_DNNRET_STS0_RET1N_CNTRL_MASK) | ((v) << NDP120_DNN_CONFIG_DNNRET_STS0_RET1N_CNTRL_SHIFT))
#define NDP120_DNN_CONFIG_DNNRET_STS0_RET1N_CNTRL_EXTRACT(x) \
        (((x) & NDP120_DNN_CONFIG_DNNRET_STS0_RET1N_CNTRL_MASK) >> NDP120_DNN_CONFIG_DNNRET_STS0_RET1N_CNTRL_SHIFT)
/* register ndp120.dnn_config.dnnret_sts1 */
#define NDP120_DNN_CONFIG_DNNRET_STS1 0x4000d030U
#define NDP120_DNN_CONFIG_DNNRET_STS1_RET2N_CNTRL_SHIFT 0
#define NDP120_DNN_CONFIG_DNNRET_STS1_RET2N_CNTRL_MASK 0xffffffffU
#define NDP120_DNN_CONFIG_DNNRET_STS1_RET2N_CNTRL(v) \
        ((v) << NDP120_DNN_CONFIG_DNNRET_STS1_RET2N_CNTRL_SHIFT)
#define NDP120_DNN_CONFIG_DNNRET_STS1_RET2N_CNTRL_INSERT(x, v) \
        ((x) | ((v) << NDP120_DNN_CONFIG_DNNRET_STS1_RET2N_CNTRL_SHIFT))
#define NDP120_DNN_CONFIG_DNNRET_STS1_RET2N_CNTRL_MASK_INSERT(x, v) \
        (((x) & ~NDP120_DNN_CONFIG_DNNRET_STS1_RET2N_CNTRL_MASK) | ((v) << NDP120_DNN_CONFIG_DNNRET_STS1_RET2N_CNTRL_SHIFT))
#define NDP120_DNN_CONFIG_DNNRET_STS1_RET2N_CNTRL_EXTRACT(x) \
        (((x) & NDP120_DNN_CONFIG_DNNRET_STS1_RET2N_CNTRL_MASK) >> NDP120_DNN_CONFIG_DNNRET_STS1_RET2N_CNTRL_SHIFT)

/*
 * block ndp120.pll_config, base 0x4000e000
 */
#define NDP120_PLL_CONFIG 0x4000e000U
#define NDP120_PLL_CONFIG_SIZE 0x00001000U
/* register ndp120.pll_config.pllctl0 */
#define NDP120_PLL_CONFIG_PLLCTL0 0x4000e000U
#define NDP120_PLL_CONFIG_PLLCTL0_CLKPLL_BYPASS_SHIFT 2
#define NDP120_PLL_CONFIG_PLLCTL0_CLKPLL_BYPASS_MASK 0x00000004U
#define NDP120_PLL_CONFIG_PLLCTL0_CLKPLL_BYPASS(v) \
        ((v) << NDP120_PLL_CONFIG_PLLCTL0_CLKPLL_BYPASS_SHIFT)
#define NDP120_PLL_CONFIG_PLLCTL0_CLKPLL_BYPASS_INSERT(x, v) \
        ((x) | ((v) << NDP120_PLL_CONFIG_PLLCTL0_CLKPLL_BYPASS_SHIFT))
#define NDP120_PLL_CONFIG_PLLCTL0_CLKPLL_BYPASS_MASK_INSERT(x, v) \
        (((x) & ~NDP120_PLL_CONFIG_PLLCTL0_CLKPLL_BYPASS_MASK) | ((v) << NDP120_PLL_CONFIG_PLLCTL0_CLKPLL_BYPASS_SHIFT))
#define NDP120_PLL_CONFIG_PLLCTL0_CLKPLL_BYPASS_EXTRACT(x) \
        (((x) & NDP120_PLL_CONFIG_PLLCTL0_CLKPLL_BYPASS_MASK) >> NDP120_PLL_CONFIG_PLLCTL0_CLKPLL_BYPASS_SHIFT)
#define NDP120_PLL_CONFIG_PLLCTL0_CLKPLL_BYPASS_DEFAULT 0x00000000U
#define NDP120_PLL_CONFIG_PLLCTL0_PLL_ENABLE_SHIFT 3
#define NDP120_PLL_CONFIG_PLLCTL0_PLL_ENABLE_MASK 0x00000008U
#define NDP120_PLL_CONFIG_PLLCTL0_PLL_ENABLE(v) \
        ((v) << NDP120_PLL_CONFIG_PLLCTL0_PLL_ENABLE_SHIFT)
#define NDP120_PLL_CONFIG_PLLCTL0_PLL_ENABLE_INSERT(x, v) \
        ((x) | ((v) << NDP120_PLL_CONFIG_PLLCTL0_PLL_ENABLE_SHIFT))
#define NDP120_PLL_CONFIG_PLLCTL0_PLL_ENABLE_MASK_INSERT(x, v) \
        (((x) & ~NDP120_PLL_CONFIG_PLLCTL0_PLL_ENABLE_MASK) | ((v) << NDP120_PLL_CONFIG_PLLCTL0_PLL_ENABLE_SHIFT))
#define NDP120_PLL_CONFIG_PLLCTL0_PLL_ENABLE_EXTRACT(x) \
        (((x) & NDP120_PLL_CONFIG_PLLCTL0_PLL_ENABLE_MASK) >> NDP120_PLL_CONFIG_PLLCTL0_PLL_ENABLE_SHIFT)
#define NDP120_PLL_CONFIG_PLLCTL0_PLL_ENABLE_DEFAULT 0x00000000U
#define NDP120_PLL_CONFIG_PLLCTL0_LOCK_TIMEOUT_ENABLE_SHIFT 4
#define NDP120_PLL_CONFIG_PLLCTL0_LOCK_TIMEOUT_ENABLE_MASK 0x00000010U
#define NDP120_PLL_CONFIG_PLLCTL0_LOCK_TIMEOUT_ENABLE(v) \
        ((v) << NDP120_PLL_CONFIG_PLLCTL0_LOCK_TIMEOUT_ENABLE_SHIFT)
#define NDP120_PLL_CONFIG_PLLCTL0_LOCK_TIMEOUT_ENABLE_INSERT(x, v) \
        ((x) | ((v) << NDP120_PLL_CONFIG_PLLCTL0_LOCK_TIMEOUT_ENABLE_SHIFT))
#define NDP120_PLL_CONFIG_PLLCTL0_LOCK_TIMEOUT_ENABLE_MASK_INSERT(x, v) \
        (((x) & ~NDP120_PLL_CONFIG_PLLCTL0_LOCK_TIMEOUT_ENABLE_MASK) | ((v) << NDP120_PLL_CONFIG_PLLCTL0_LOCK_TIMEOUT_ENABLE_SHIFT))
#define NDP120_PLL_CONFIG_PLLCTL0_LOCK_TIMEOUT_ENABLE_EXTRACT(x) \
        (((x) & NDP120_PLL_CONFIG_PLLCTL0_LOCK_TIMEOUT_ENABLE_MASK) >> NDP120_PLL_CONFIG_PLLCTL0_LOCK_TIMEOUT_ENABLE_SHIFT)
#define NDP120_PLL_CONFIG_PLLCTL0_LOCK_TIMEOUT_ENABLE_DEFAULT 0x00000000U
#define NDP120_PLL_CONFIG_PLLCTL0_CLKREF_SWITCH_ENABLE_SHIFT 5
#define NDP120_PLL_CONFIG_PLLCTL0_CLKREF_SWITCH_ENABLE_MASK 0x00000020U
#define NDP120_PLL_CONFIG_PLLCTL0_CLKREF_SWITCH_ENABLE(v) \
        ((v) << NDP120_PLL_CONFIG_PLLCTL0_CLKREF_SWITCH_ENABLE_SHIFT)
#define NDP120_PLL_CONFIG_PLLCTL0_CLKREF_SWITCH_ENABLE_INSERT(x, v) \
        ((x) | ((v) << NDP120_PLL_CONFIG_PLLCTL0_CLKREF_SWITCH_ENABLE_SHIFT))
#define NDP120_PLL_CONFIG_PLLCTL0_CLKREF_SWITCH_ENABLE_MASK_INSERT(x, v) \
        (((x) & ~NDP120_PLL_CONFIG_PLLCTL0_CLKREF_SWITCH_ENABLE_MASK) | ((v) << NDP120_PLL_CONFIG_PLLCTL0_CLKREF_SWITCH_ENABLE_SHIFT))
#define NDP120_PLL_CONFIG_PLLCTL0_CLKREF_SWITCH_ENABLE_EXTRACT(x) \
        (((x) & NDP120_PLL_CONFIG_PLLCTL0_CLKREF_SWITCH_ENABLE_MASK) >> NDP120_PLL_CONFIG_PLLCTL0_CLKREF_SWITCH_ENABLE_SHIFT)
#define NDP120_PLL_CONFIG_PLLCTL0_CLKREF_SWITCH_ENABLE_DEFAULT 0x00000000U
#define NDP120_PLL_CONFIG_PLLCTL0_DLF_ENABLE_SHIFT 6
#define NDP120_PLL_CONFIG_PLLCTL0_DLF_ENABLE_MASK 0x00000040U
#define NDP120_PLL_CONFIG_PLLCTL0_DLF_ENABLE(v) \
        ((v) << NDP120_PLL_CONFIG_PLLCTL0_DLF_ENABLE_SHIFT)
#define NDP120_PLL_CONFIG_PLLCTL0_DLF_ENABLE_INSERT(x, v) \
        ((x) | ((v) << NDP120_PLL_CONFIG_PLLCTL0_DLF_ENABLE_SHIFT))
#define NDP120_PLL_CONFIG_PLLCTL0_DLF_ENABLE_MASK_INSERT(x, v) \
        (((x) & ~NDP120_PLL_CONFIG_PLLCTL0_DLF_ENABLE_MASK) | ((v) << NDP120_PLL_CONFIG_PLLCTL0_DLF_ENABLE_SHIFT))
#define NDP120_PLL_CONFIG_PLLCTL0_DLF_ENABLE_EXTRACT(x) \
        (((x) & NDP120_PLL_CONFIG_PLLCTL0_DLF_ENABLE_MASK) >> NDP120_PLL_CONFIG_PLLCTL0_DLF_ENABLE_SHIFT)
#define NDP120_PLL_CONFIG_PLLCTL0_DLF_ENABLE_DEFAULT 0x00000000U
#define NDP120_PLL_CONFIG_PLLCTL0_DCO_NORM_ENABLE_SHIFT 7
#define NDP120_PLL_CONFIG_PLLCTL0_DCO_NORM_ENABLE_MASK 0x00000080U
#define NDP120_PLL_CONFIG_PLLCTL0_DCO_NORM_ENABLE(v) \
        ((v) << NDP120_PLL_CONFIG_PLLCTL0_DCO_NORM_ENABLE_SHIFT)
#define NDP120_PLL_CONFIG_PLLCTL0_DCO_NORM_ENABLE_INSERT(x, v) \
        ((x) | ((v) << NDP120_PLL_CONFIG_PLLCTL0_DCO_NORM_ENABLE_SHIFT))
#define NDP120_PLL_CONFIG_PLLCTL0_DCO_NORM_ENABLE_MASK_INSERT(x, v) \
        (((x) & ~NDP120_PLL_CONFIG_PLLCTL0_DCO_NORM_ENABLE_MASK) | ((v) << NDP120_PLL_CONFIG_PLLCTL0_DCO_NORM_ENABLE_SHIFT))
#define NDP120_PLL_CONFIG_PLLCTL0_DCO_NORM_ENABLE_EXTRACT(x) \
        (((x) & NDP120_PLL_CONFIG_PLLCTL0_DCO_NORM_ENABLE_MASK) >> NDP120_PLL_CONFIG_PLLCTL0_DCO_NORM_ENABLE_SHIFT)
#define NDP120_PLL_CONFIG_PLLCTL0_DCO_NORM_ENABLE_DEFAULT 0x00000000U
#define NDP120_PLL_CONFIG_PLLCTL0_FREQ_ACQ_ENABLE_SHIFT 8
#define NDP120_PLL_CONFIG_PLLCTL0_FREQ_ACQ_ENABLE_MASK 0x00000100U
#define NDP120_PLL_CONFIG_PLLCTL0_FREQ_ACQ_ENABLE(v) \
        ((v) << NDP120_PLL_CONFIG_PLLCTL0_FREQ_ACQ_ENABLE_SHIFT)
#define NDP120_PLL_CONFIG_PLLCTL0_FREQ_ACQ_ENABLE_INSERT(x, v) \
        ((x) | ((v) << NDP120_PLL_CONFIG_PLLCTL0_FREQ_ACQ_ENABLE_SHIFT))
#define NDP120_PLL_CONFIG_PLLCTL0_FREQ_ACQ_ENABLE_MASK_INSERT(x, v) \
        (((x) & ~NDP120_PLL_CONFIG_PLLCTL0_FREQ_ACQ_ENABLE_MASK) | ((v) << NDP120_PLL_CONFIG_PLLCTL0_FREQ_ACQ_ENABLE_SHIFT))
#define NDP120_PLL_CONFIG_PLLCTL0_FREQ_ACQ_ENABLE_EXTRACT(x) \
        (((x) & NDP120_PLL_CONFIG_PLLCTL0_FREQ_ACQ_ENABLE_MASK) >> NDP120_PLL_CONFIG_PLLCTL0_FREQ_ACQ_ENABLE_SHIFT)
#define NDP120_PLL_CONFIG_PLLCTL0_FREQ_ACQ_ENABLE_DEFAULT 0x00000000U
#define NDP120_PLL_CONFIG_PLLCTL0_OPEN_LOOP_BYPASS_ENABLE_SHIFT 11
#define NDP120_PLL_CONFIG_PLLCTL0_OPEN_LOOP_BYPASS_ENABLE_MASK 0x00000800U
#define NDP120_PLL_CONFIG_PLLCTL0_OPEN_LOOP_BYPASS_ENABLE(v) \
        ((v) << NDP120_PLL_CONFIG_PLLCTL0_OPEN_LOOP_BYPASS_ENABLE_SHIFT)
#define NDP120_PLL_CONFIG_PLLCTL0_OPEN_LOOP_BYPASS_ENABLE_INSERT(x, v) \
        ((x) | ((v) << NDP120_PLL_CONFIG_PLLCTL0_OPEN_LOOP_BYPASS_ENABLE_SHIFT))
#define NDP120_PLL_CONFIG_PLLCTL0_OPEN_LOOP_BYPASS_ENABLE_MASK_INSERT(x, v) \
        (((x) & ~NDP120_PLL_CONFIG_PLLCTL0_OPEN_LOOP_BYPASS_ENABLE_MASK) | ((v) << NDP120_PLL_CONFIG_PLLCTL0_OPEN_LOOP_BYPASS_ENABLE_SHIFT))
#define NDP120_PLL_CONFIG_PLLCTL0_OPEN_LOOP_BYPASS_ENABLE_EXTRACT(x) \
        (((x) & NDP120_PLL_CONFIG_PLLCTL0_OPEN_LOOP_BYPASS_ENABLE_MASK) >> NDP120_PLL_CONFIG_PLLCTL0_OPEN_LOOP_BYPASS_ENABLE_SHIFT)
#define NDP120_PLL_CONFIG_PLLCTL0_OPEN_LOOP_BYPASS_ENABLE_DEFAULT 0x00000000U
#define NDP120_PLL_CONFIG_PLLCTL0_DEFAULT 0x00000000U 
/* register ndp120.pll_config.pllctl1 */
#define NDP120_PLL_CONFIG_PLLCTL1 0x4000e004U
#define NDP120_PLL_CONFIG_PLLCTL1_FCW_PREFIV_SHIFT 0
#define NDP120_PLL_CONFIG_PLLCTL1_FCW_PREFIV_MASK 0x0000000fU
#define NDP120_PLL_CONFIG_PLLCTL1_FCW_PREFIV(v) \
        ((v) << NDP120_PLL_CONFIG_PLLCTL1_FCW_PREFIV_SHIFT)
#define NDP120_PLL_CONFIG_PLLCTL1_FCW_PREFIV_INSERT(x, v) \
        ((x) | ((v) << NDP120_PLL_CONFIG_PLLCTL1_FCW_PREFIV_SHIFT))
#define NDP120_PLL_CONFIG_PLLCTL1_FCW_PREFIV_MASK_INSERT(x, v) \
        (((x) & ~NDP120_PLL_CONFIG_PLLCTL1_FCW_PREFIV_MASK) | ((v) << NDP120_PLL_CONFIG_PLLCTL1_FCW_PREFIV_SHIFT))
#define NDP120_PLL_CONFIG_PLLCTL1_FCW_PREFIV_EXTRACT(x) \
        (((x) & NDP120_PLL_CONFIG_PLLCTL1_FCW_PREFIV_MASK) >> NDP120_PLL_CONFIG_PLLCTL1_FCW_PREFIV_SHIFT)
#define NDP120_PLL_CONFIG_PLLCTL1_FCW_PREFIV_DEFAULT 0x00000000U
#define NDP120_PLL_CONFIG_PLLCTL1_DEFAULT 0x00000000U 
/* register ndp120.pll_config.pllctl2 */
#define NDP120_PLL_CONFIG_PLLCTL2 0x4000e008U
#define NDP120_PLL_CONFIG_PLLCTL2_FCW_INT_SHIFT 0
#define NDP120_PLL_CONFIG_PLLCTL2_FCW_INT_MASK 0x00000fffU
#define NDP120_PLL_CONFIG_PLLCTL2_FCW_INT(v) \
        ((v) << NDP120_PLL_CONFIG_PLLCTL2_FCW_INT_SHIFT)
#define NDP120_PLL_CONFIG_PLLCTL2_FCW_INT_INSERT(x, v) \
        ((x) | ((v) << NDP120_PLL_CONFIG_PLLCTL2_FCW_INT_SHIFT))
#define NDP120_PLL_CONFIG_PLLCTL2_FCW_INT_MASK_INSERT(x, v) \
        (((x) & ~NDP120_PLL_CONFIG_PLLCTL2_FCW_INT_MASK) | ((v) << NDP120_PLL_CONFIG_PLLCTL2_FCW_INT_SHIFT))
#define NDP120_PLL_CONFIG_PLLCTL2_FCW_INT_EXTRACT(x) \
        (((x) & NDP120_PLL_CONFIG_PLLCTL2_FCW_INT_MASK) >> NDP120_PLL_CONFIG_PLLCTL2_FCW_INT_SHIFT)
#define NDP120_PLL_CONFIG_PLLCTL2_FCW_INT_DEFAULT 0x00000000U
#define NDP120_PLL_CONFIG_PLLCTL2_DEFAULT 0x00000000U 
/* register ndp120.pll_config.pllctl3 */
#define NDP120_PLL_CONFIG_PLLCTL3 0x4000e00cU
#define NDP120_PLL_CONFIG_PLLCTL3_FCW_FRAC_SHIFT 0
#define NDP120_PLL_CONFIG_PLLCTL3_FCW_FRAC_MASK 0x00000007U
#define NDP120_PLL_CONFIG_PLLCTL3_FCW_FRAC(v) \
        ((v) << NDP120_PLL_CONFIG_PLLCTL3_FCW_FRAC_SHIFT)
#define NDP120_PLL_CONFIG_PLLCTL3_FCW_FRAC_INSERT(x, v) \
        ((x) | ((v) << NDP120_PLL_CONFIG_PLLCTL3_FCW_FRAC_SHIFT))
#define NDP120_PLL_CONFIG_PLLCTL3_FCW_FRAC_MASK_INSERT(x, v) \
        (((x) & ~NDP120_PLL_CONFIG_PLLCTL3_FCW_FRAC_MASK) | ((v) << NDP120_PLL_CONFIG_PLLCTL3_FCW_FRAC_SHIFT))
#define NDP120_PLL_CONFIG_PLLCTL3_FCW_FRAC_EXTRACT(x) \
        (((x) & NDP120_PLL_CONFIG_PLLCTL3_FCW_FRAC_MASK) >> NDP120_PLL_CONFIG_PLLCTL3_FCW_FRAC_SHIFT)
#define NDP120_PLL_CONFIG_PLLCTL3_FCW_FRAC_DEFAULT 0x00000000U
#define NDP120_PLL_CONFIG_PLLCTL3_DEFAULT 0x00000000U 
/* register ndp120.pll_config.pllctl4 */
#define NDP120_PLL_CONFIG_PLLCTL4 0x4000e010U
#define NDP120_PLL_CONFIG_PLLCTL4_DLF_LOCKED_KP_SHIFT 0
#define NDP120_PLL_CONFIG_PLLCTL4_DLF_LOCKED_KP_MASK 0x00003fffU
#define NDP120_PLL_CONFIG_PLLCTL4_DLF_LOCKED_KP(v) \
        ((v) << NDP120_PLL_CONFIG_PLLCTL4_DLF_LOCKED_KP_SHIFT)
#define NDP120_PLL_CONFIG_PLLCTL4_DLF_LOCKED_KP_INSERT(x, v) \
        ((x) | ((v) << NDP120_PLL_CONFIG_PLLCTL4_DLF_LOCKED_KP_SHIFT))
#define NDP120_PLL_CONFIG_PLLCTL4_DLF_LOCKED_KP_MASK_INSERT(x, v) \
        (((x) & ~NDP120_PLL_CONFIG_PLLCTL4_DLF_LOCKED_KP_MASK) | ((v) << NDP120_PLL_CONFIG_PLLCTL4_DLF_LOCKED_KP_SHIFT))
#define NDP120_PLL_CONFIG_PLLCTL4_DLF_LOCKED_KP_EXTRACT(x) \
        (((x) & NDP120_PLL_CONFIG_PLLCTL4_DLF_LOCKED_KP_MASK) >> NDP120_PLL_CONFIG_PLLCTL4_DLF_LOCKED_KP_SHIFT)
#define NDP120_PLL_CONFIG_PLLCTL4_DLF_LOCKED_KP_DEFAULT 0x00000000U
#define NDP120_PLL_CONFIG_PLLCTL4_DEFAULT 0x00000000U 
/* register ndp120.pll_config.pllctl5 */
#define NDP120_PLL_CONFIG_PLLCTL5 0x4000e014U
#define NDP120_PLL_CONFIG_PLLCTL5_DLF_LOCKED_KI_SHIFT 0
#define NDP120_PLL_CONFIG_PLLCTL5_DLF_LOCKED_KI_MASK 0x00003fffU
#define NDP120_PLL_CONFIG_PLLCTL5_DLF_LOCKED_KI(v) \
        ((v) << NDP120_PLL_CONFIG_PLLCTL5_DLF_LOCKED_KI_SHIFT)
#define NDP120_PLL_CONFIG_PLLCTL5_DLF_LOCKED_KI_INSERT(x, v) \
        ((x) | ((v) << NDP120_PLL_CONFIG_PLLCTL5_DLF_LOCKED_KI_SHIFT))
#define NDP120_PLL_CONFIG_PLLCTL5_DLF_LOCKED_KI_MASK_INSERT(x, v) \
        (((x) & ~NDP120_PLL_CONFIG_PLLCTL5_DLF_LOCKED_KI_MASK) | ((v) << NDP120_PLL_CONFIG_PLLCTL5_DLF_LOCKED_KI_SHIFT))
#define NDP120_PLL_CONFIG_PLLCTL5_DLF_LOCKED_KI_EXTRACT(x) \
        (((x) & NDP120_PLL_CONFIG_PLLCTL5_DLF_LOCKED_KI_MASK) >> NDP120_PLL_CONFIG_PLLCTL5_DLF_LOCKED_KI_SHIFT)
#define NDP120_PLL_CONFIG_PLLCTL5_DLF_LOCKED_KI_DEFAULT 0x00000000U
#define NDP120_PLL_CONFIG_PLLCTL5_DEFAULT 0x00000000U 
/* register ndp120.pll_config.pllctl6 */
#define NDP120_PLL_CONFIG_PLLCTL6 0x4000e01cU
#define NDP120_PLL_CONFIG_PLLCTL6_DLF_TRACK_KP_SHIFT 0
#define NDP120_PLL_CONFIG_PLLCTL6_DLF_TRACK_KP_MASK 0x00003fffU
#define NDP120_PLL_CONFIG_PLLCTL6_DLF_TRACK_KP(v) \
        ((v) << NDP120_PLL_CONFIG_PLLCTL6_DLF_TRACK_KP_SHIFT)
#define NDP120_PLL_CONFIG_PLLCTL6_DLF_TRACK_KP_INSERT(x, v) \
        ((x) | ((v) << NDP120_PLL_CONFIG_PLLCTL6_DLF_TRACK_KP_SHIFT))
#define NDP120_PLL_CONFIG_PLLCTL6_DLF_TRACK_KP_MASK_INSERT(x, v) \
        (((x) & ~NDP120_PLL_CONFIG_PLLCTL6_DLF_TRACK_KP_MASK) | ((v) << NDP120_PLL_CONFIG_PLLCTL6_DLF_TRACK_KP_SHIFT))
#define NDP120_PLL_CONFIG_PLLCTL6_DLF_TRACK_KP_EXTRACT(x) \
        (((x) & NDP120_PLL_CONFIG_PLLCTL6_DLF_TRACK_KP_MASK) >> NDP120_PLL_CONFIG_PLLCTL6_DLF_TRACK_KP_SHIFT)
#define NDP120_PLL_CONFIG_PLLCTL6_DLF_TRACK_KP_DEFAULT 0x00000000U
#define NDP120_PLL_CONFIG_PLLCTL6_DEFAULT 0x00000000U 
/* register ndp120.pll_config.pllctl7 */
#define NDP120_PLL_CONFIG_PLLCTL7 0x4000e020U
#define NDP120_PLL_CONFIG_PLLCTL7_DLF_TRACK_KI_SHIFT 0
#define NDP120_PLL_CONFIG_PLLCTL7_DLF_TRACK_KI_MASK 0x00003fffU
#define NDP120_PLL_CONFIG_PLLCTL7_DLF_TRACK_KI(v) \
        ((v) << NDP120_PLL_CONFIG_PLLCTL7_DLF_TRACK_KI_SHIFT)
#define NDP120_PLL_CONFIG_PLLCTL7_DLF_TRACK_KI_INSERT(x, v) \
        ((x) | ((v) << NDP120_PLL_CONFIG_PLLCTL7_DLF_TRACK_KI_SHIFT))
#define NDP120_PLL_CONFIG_PLLCTL7_DLF_TRACK_KI_MASK_INSERT(x, v) \
        (((x) & ~NDP120_PLL_CONFIG_PLLCTL7_DLF_TRACK_KI_MASK) | ((v) << NDP120_PLL_CONFIG_PLLCTL7_DLF_TRACK_KI_SHIFT))
#define NDP120_PLL_CONFIG_PLLCTL7_DLF_TRACK_KI_EXTRACT(x) \
        (((x) & NDP120_PLL_CONFIG_PLLCTL7_DLF_TRACK_KI_MASK) >> NDP120_PLL_CONFIG_PLLCTL7_DLF_TRACK_KI_SHIFT)
#define NDP120_PLL_CONFIG_PLLCTL7_DLF_TRACK_KI_DEFAULT 0x00000000U
#define NDP120_PLL_CONFIG_PLLCTL7_DEFAULT 0x00000000U 
/* register ndp120.pll_config.pllctl8 */
#define NDP120_PLL_CONFIG_PLLCTL8 0x4000e028U
#define NDP120_PLL_CONFIG_PLLCTL8_LOCK_COUNT_SHIFT 0
#define NDP120_PLL_CONFIG_PLLCTL8_LOCK_COUNT_MASK 0x000000ffU
#define NDP120_PLL_CONFIG_PLLCTL8_LOCK_COUNT(v) \
        ((v) << NDP120_PLL_CONFIG_PLLCTL8_LOCK_COUNT_SHIFT)
#define NDP120_PLL_CONFIG_PLLCTL8_LOCK_COUNT_INSERT(x, v) \
        ((x) | ((v) << NDP120_PLL_CONFIG_PLLCTL8_LOCK_COUNT_SHIFT))
#define NDP120_PLL_CONFIG_PLLCTL8_LOCK_COUNT_MASK_INSERT(x, v) \
        (((x) & ~NDP120_PLL_CONFIG_PLLCTL8_LOCK_COUNT_MASK) | ((v) << NDP120_PLL_CONFIG_PLLCTL8_LOCK_COUNT_SHIFT))
#define NDP120_PLL_CONFIG_PLLCTL8_LOCK_COUNT_EXTRACT(x) \
        (((x) & NDP120_PLL_CONFIG_PLLCTL8_LOCK_COUNT_MASK) >> NDP120_PLL_CONFIG_PLLCTL8_LOCK_COUNT_SHIFT)
#define NDP120_PLL_CONFIG_PLLCTL8_LOCK_COUNT_DEFAULT 0x00000000U
#define NDP120_PLL_CONFIG_PLLCTL8_FCW_LOL_SHIFT 8
#define NDP120_PLL_CONFIG_PLLCTL8_FCW_LOL_MASK 0x00000100U
#define NDP120_PLL_CONFIG_PLLCTL8_FCW_LOL(v) \
        ((v) << NDP120_PLL_CONFIG_PLLCTL8_FCW_LOL_SHIFT)
#define NDP120_PLL_CONFIG_PLLCTL8_FCW_LOL_INSERT(x, v) \
        ((x) | ((v) << NDP120_PLL_CONFIG_PLLCTL8_FCW_LOL_SHIFT))
#define NDP120_PLL_CONFIG_PLLCTL8_FCW_LOL_MASK_INSERT(x, v) \
        (((x) & ~NDP120_PLL_CONFIG_PLLCTL8_FCW_LOL_MASK) | ((v) << NDP120_PLL_CONFIG_PLLCTL8_FCW_LOL_SHIFT))
#define NDP120_PLL_CONFIG_PLLCTL8_FCW_LOL_EXTRACT(x) \
        (((x) & NDP120_PLL_CONFIG_PLLCTL8_FCW_LOL_MASK) >> NDP120_PLL_CONFIG_PLLCTL8_FCW_LOL_SHIFT)
#define NDP120_PLL_CONFIG_PLLCTL8_FCW_LOL_DEFAULT 0x00000000U
#define NDP120_PLL_CONFIG_PLLCTL8_DEFAULT 0x00000000U 
/* register ndp120.pll_config.pllctl9 */
#define NDP120_PLL_CONFIG_PLLCTL9 0x4000e02cU
#define NDP120_PLL_CONFIG_PLLCTL9_LOCK_THRESHOLD_SHIFT 0
#define NDP120_PLL_CONFIG_PLLCTL9_LOCK_THRESHOLD_MASK 0x0000ffffU
#define NDP120_PLL_CONFIG_PLLCTL9_LOCK_THRESHOLD(v) \
        ((v) << NDP120_PLL_CONFIG_PLLCTL9_LOCK_THRESHOLD_SHIFT)
#define NDP120_PLL_CONFIG_PLLCTL9_LOCK_THRESHOLD_INSERT(x, v) \
        ((x) | ((v) << NDP120_PLL_CONFIG_PLLCTL9_LOCK_THRESHOLD_SHIFT))
#define NDP120_PLL_CONFIG_PLLCTL9_LOCK_THRESHOLD_MASK_INSERT(x, v) \
        (((x) & ~NDP120_PLL_CONFIG_PLLCTL9_LOCK_THRESHOLD_MASK) | ((v) << NDP120_PLL_CONFIG_PLLCTL9_LOCK_THRESHOLD_SHIFT))
#define NDP120_PLL_CONFIG_PLLCTL9_LOCK_THRESHOLD_EXTRACT(x) \
        (((x) & NDP120_PLL_CONFIG_PLLCTL9_LOCK_THRESHOLD_MASK) >> NDP120_PLL_CONFIG_PLLCTL9_LOCK_THRESHOLD_SHIFT)
#define NDP120_PLL_CONFIG_PLLCTL9_LOCK_THRESHOLD_DEFAULT 0x00000000U
#define NDP120_PLL_CONFIG_PLLCTL9_DEFAULT 0x00000000U 
/* register ndp120.pll_config.pllctl10 */
#define NDP120_PLL_CONFIG_PLLCTL10 0x4000e030U
#define NDP120_PLL_CONFIG_PLLCTL10_DCO_GAIN_FREF_SHIFT 0
#define NDP120_PLL_CONFIG_PLLCTL10_DCO_GAIN_FREF_MASK 0x00000fffU
#define NDP120_PLL_CONFIG_PLLCTL10_DCO_GAIN_FREF(v) \
        ((v) << NDP120_PLL_CONFIG_PLLCTL10_DCO_GAIN_FREF_SHIFT)
#define NDP120_PLL_CONFIG_PLLCTL10_DCO_GAIN_FREF_INSERT(x, v) \
        ((x) | ((v) << NDP120_PLL_CONFIG_PLLCTL10_DCO_GAIN_FREF_SHIFT))
#define NDP120_PLL_CONFIG_PLLCTL10_DCO_GAIN_FREF_MASK_INSERT(x, v) \
        (((x) & ~NDP120_PLL_CONFIG_PLLCTL10_DCO_GAIN_FREF_MASK) | ((v) << NDP120_PLL_CONFIG_PLLCTL10_DCO_GAIN_FREF_SHIFT))
#define NDP120_PLL_CONFIG_PLLCTL10_DCO_GAIN_FREF_EXTRACT(x) \
        (((x) & NDP120_PLL_CONFIG_PLLCTL10_DCO_GAIN_FREF_MASK) >> NDP120_PLL_CONFIG_PLLCTL10_DCO_GAIN_FREF_SHIFT)
#define NDP120_PLL_CONFIG_PLLCTL10_DCO_GAIN_FREF_DEFAULT 0x00000000U
#define NDP120_PLL_CONFIG_PLLCTL10_DEFAULT 0x00000000U 
/* register ndp120.pll_config.pllctl11 */
#define NDP120_PLL_CONFIG_PLLCTL11 0x4000e038U
#define NDP120_PLL_CONFIG_PLLCTL11_POSTDIV0_SHIFT 0
#define NDP120_PLL_CONFIG_PLLCTL11_POSTDIV0_MASK 0x0000000fU
#define NDP120_PLL_CONFIG_PLLCTL11_POSTDIV0(v) \
        ((v) << NDP120_PLL_CONFIG_PLLCTL11_POSTDIV0_SHIFT)
#define NDP120_PLL_CONFIG_PLLCTL11_POSTDIV0_INSERT(x, v) \
        ((x) | ((v) << NDP120_PLL_CONFIG_PLLCTL11_POSTDIV0_SHIFT))
#define NDP120_PLL_CONFIG_PLLCTL11_POSTDIV0_MASK_INSERT(x, v) \
        (((x) & ~NDP120_PLL_CONFIG_PLLCTL11_POSTDIV0_MASK) | ((v) << NDP120_PLL_CONFIG_PLLCTL11_POSTDIV0_SHIFT))
#define NDP120_PLL_CONFIG_PLLCTL11_POSTDIV0_EXTRACT(x) \
        (((x) & NDP120_PLL_CONFIG_PLLCTL11_POSTDIV0_MASK) >> NDP120_PLL_CONFIG_PLLCTL11_POSTDIV0_SHIFT)
#define NDP120_PLL_CONFIG_PLLCTL11_POSTDIV0_DEFAULT 0x00000000U
#define NDP120_PLL_CONFIG_PLLCTL11_DEFAULT 0x00000000U 
/* register ndp120.pll_config.pllctl12 */
#define NDP120_PLL_CONFIG_PLLCTL12 0x4000e048U
#define NDP120_PLL_CONFIG_PLLCTL12_POSTDIV0_POWERDOWN_SHIFT 14
#define NDP120_PLL_CONFIG_PLLCTL12_POSTDIV0_POWERDOWN_MASK 0x01ffc000U
#define NDP120_PLL_CONFIG_PLLCTL12_POSTDIV0_POWERDOWN(v) \
        ((v) << NDP120_PLL_CONFIG_PLLCTL12_POSTDIV0_POWERDOWN_SHIFT)
#define NDP120_PLL_CONFIG_PLLCTL12_POSTDIV0_POWERDOWN_INSERT(x, v) \
        ((x) | ((v) << NDP120_PLL_CONFIG_PLLCTL12_POSTDIV0_POWERDOWN_SHIFT))
#define NDP120_PLL_CONFIG_PLLCTL12_POSTDIV0_POWERDOWN_MASK_INSERT(x, v) \
        (((x) & ~NDP120_PLL_CONFIG_PLLCTL12_POSTDIV0_POWERDOWN_MASK) | ((v) << NDP120_PLL_CONFIG_PLLCTL12_POSTDIV0_POWERDOWN_SHIFT))
#define NDP120_PLL_CONFIG_PLLCTL12_POSTDIV0_POWERDOWN_EXTRACT(x) \
        (((x) & NDP120_PLL_CONFIG_PLLCTL12_POSTDIV0_POWERDOWN_MASK) >> NDP120_PLL_CONFIG_PLLCTL12_POSTDIV0_POWERDOWN_SHIFT)
#define NDP120_PLL_CONFIG_PLLCTL12_POSTDIV0_POWERDOWN_DEFAULT 0x00000000U
#define NDP120_PLL_CONFIG_PLLCTL12_DEFAULT 0x00000000U 
/* register ndp120.pll_config.pllctl13 */
#define NDP120_PLL_CONFIG_PLLCTL13 0x4000e058U
#define NDP120_PLL_CONFIG_PLLCTL13_POSTDIV0_BYPASS_ENABLE_SHIFT 0
#define NDP120_PLL_CONFIG_PLLCTL13_POSTDIV0_BYPASS_ENABLE_MASK 0x00000001U
#define NDP120_PLL_CONFIG_PLLCTL13_POSTDIV0_BYPASS_ENABLE(v) \
        ((v) << NDP120_PLL_CONFIG_PLLCTL13_POSTDIV0_BYPASS_ENABLE_SHIFT)
#define NDP120_PLL_CONFIG_PLLCTL13_POSTDIV0_BYPASS_ENABLE_INSERT(x, v) \
        ((x) | ((v) << NDP120_PLL_CONFIG_PLLCTL13_POSTDIV0_BYPASS_ENABLE_SHIFT))
#define NDP120_PLL_CONFIG_PLLCTL13_POSTDIV0_BYPASS_ENABLE_MASK_INSERT(x, v) \
        (((x) & ~NDP120_PLL_CONFIG_PLLCTL13_POSTDIV0_BYPASS_ENABLE_MASK) | ((v) << NDP120_PLL_CONFIG_PLLCTL13_POSTDIV0_BYPASS_ENABLE_SHIFT))
#define NDP120_PLL_CONFIG_PLLCTL13_POSTDIV0_BYPASS_ENABLE_EXTRACT(x) \
        (((x) & NDP120_PLL_CONFIG_PLLCTL13_POSTDIV0_BYPASS_ENABLE_MASK) >> NDP120_PLL_CONFIG_PLLCTL13_POSTDIV0_BYPASS_ENABLE_SHIFT)
#define NDP120_PLL_CONFIG_PLLCTL13_POSTDIV0_BYPASS_ENABLE_DEFAULT 0x00000000U
#define NDP120_PLL_CONFIG_PLLCTL13_DEFAULT 0x00000000U 
/* register ndp120.pll_config.pllctl14 */
#define NDP120_PLL_CONFIG_PLLCTL14 0x4000e05cU
#define NDP120_PLL_CONFIG_PLLCTL14_OPEN_LOOP_CODE_SHIFT 0
#define NDP120_PLL_CONFIG_PLLCTL14_OPEN_LOOP_CODE_MASK 0x000001ffU
#define NDP120_PLL_CONFIG_PLLCTL14_OPEN_LOOP_CODE(v) \
        ((v) << NDP120_PLL_CONFIG_PLLCTL14_OPEN_LOOP_CODE_SHIFT)
#define NDP120_PLL_CONFIG_PLLCTL14_OPEN_LOOP_CODE_INSERT(x, v) \
        ((x) | ((v) << NDP120_PLL_CONFIG_PLLCTL14_OPEN_LOOP_CODE_SHIFT))
#define NDP120_PLL_CONFIG_PLLCTL14_OPEN_LOOP_CODE_MASK_INSERT(x, v) \
        (((x) & ~NDP120_PLL_CONFIG_PLLCTL14_OPEN_LOOP_CODE_MASK) | ((v) << NDP120_PLL_CONFIG_PLLCTL14_OPEN_LOOP_CODE_SHIFT))
#define NDP120_PLL_CONFIG_PLLCTL14_OPEN_LOOP_CODE_EXTRACT(x) \
        (((x) & NDP120_PLL_CONFIG_PLLCTL14_OPEN_LOOP_CODE_MASK) >> NDP120_PLL_CONFIG_PLLCTL14_OPEN_LOOP_CODE_SHIFT)
#define NDP120_PLL_CONFIG_PLLCTL14_OPEN_LOOP_CODE_DEFAULT 0x00000000U
#define NDP120_PLL_CONFIG_PLLCTL14_DEFAULT 0x00000000U 
/* register ndp120.pll_config.plltrim */
#define NDP120_PLL_CONFIG_PLLTRIM 0x4000e060U
#define NDP120_PLL_CONFIG_PLLTRIM_LDO_REF_TRIM_SHIFT 2
#define NDP120_PLL_CONFIG_PLLTRIM_LDO_REF_TRIM_MASK 0x0000003cU
#define NDP120_PLL_CONFIG_PLLTRIM_LDO_REF_TRIM(v) \
        ((v) << NDP120_PLL_CONFIG_PLLTRIM_LDO_REF_TRIM_SHIFT)
#define NDP120_PLL_CONFIG_PLLTRIM_LDO_REF_TRIM_INSERT(x, v) \
        ((x) | ((v) << NDP120_PLL_CONFIG_PLLTRIM_LDO_REF_TRIM_SHIFT))
#define NDP120_PLL_CONFIG_PLLTRIM_LDO_REF_TRIM_MASK_INSERT(x, v) \
        (((x) & ~NDP120_PLL_CONFIG_PLLTRIM_LDO_REF_TRIM_MASK) | ((v) << NDP120_PLL_CONFIG_PLLTRIM_LDO_REF_TRIM_SHIFT))
#define NDP120_PLL_CONFIG_PLLTRIM_LDO_REF_TRIM_EXTRACT(x) \
        (((x) & NDP120_PLL_CONFIG_PLLTRIM_LDO_REF_TRIM_MASK) >> NDP120_PLL_CONFIG_PLLTRIM_LDO_REF_TRIM_SHIFT)
#define NDP120_PLL_CONFIG_PLLTRIM_LDO_REF_TRIM_DEFAULT 0x00000000U
#define NDP120_PLL_CONFIG_PLLTRIM_DEFAULT 0x00000000U 
/* register ndp120.pll_config.pllctl15 */
#define NDP120_PLL_CONFIG_PLLCTL15 0x4000e064U
#define NDP120_PLL_CONFIG_PLLCTL15_SAMPLE_STROBE_SHIFT 0
#define NDP120_PLL_CONFIG_PLLCTL15_SAMPLE_STROBE_MASK 0x00000001U
#define NDP120_PLL_CONFIG_PLLCTL15_SAMPLE_STROBE(v) \
        ((v) << NDP120_PLL_CONFIG_PLLCTL15_SAMPLE_STROBE_SHIFT)
#define NDP120_PLL_CONFIG_PLLCTL15_SAMPLE_STROBE_INSERT(x, v) \
        ((x) | ((v) << NDP120_PLL_CONFIG_PLLCTL15_SAMPLE_STROBE_SHIFT))
#define NDP120_PLL_CONFIG_PLLCTL15_SAMPLE_STROBE_MASK_INSERT(x, v) \
        (((x) & ~NDP120_PLL_CONFIG_PLLCTL15_SAMPLE_STROBE_MASK) | ((v) << NDP120_PLL_CONFIG_PLLCTL15_SAMPLE_STROBE_SHIFT))
#define NDP120_PLL_CONFIG_PLLCTL15_SAMPLE_STROBE_EXTRACT(x) \
        (((x) & NDP120_PLL_CONFIG_PLLCTL15_SAMPLE_STROBE_MASK) >> NDP120_PLL_CONFIG_PLLCTL15_SAMPLE_STROBE_SHIFT)
#define NDP120_PLL_CONFIG_PLLCTL15_SAMPLE_STROBE_DEFAULT 0x00000000U
#define NDP120_PLL_CONFIG_PLLCTL15_LOCK_MONITOR_CLEAR_SHIFT 1
#define NDP120_PLL_CONFIG_PLLCTL15_LOCK_MONITOR_CLEAR_MASK 0x00000002U
#define NDP120_PLL_CONFIG_PLLCTL15_LOCK_MONITOR_CLEAR(v) \
        ((v) << NDP120_PLL_CONFIG_PLLCTL15_LOCK_MONITOR_CLEAR_SHIFT)
#define NDP120_PLL_CONFIG_PLLCTL15_LOCK_MONITOR_CLEAR_INSERT(x, v) \
        ((x) | ((v) << NDP120_PLL_CONFIG_PLLCTL15_LOCK_MONITOR_CLEAR_SHIFT))
#define NDP120_PLL_CONFIG_PLLCTL15_LOCK_MONITOR_CLEAR_MASK_INSERT(x, v) \
        (((x) & ~NDP120_PLL_CONFIG_PLLCTL15_LOCK_MONITOR_CLEAR_MASK) | ((v) << NDP120_PLL_CONFIG_PLLCTL15_LOCK_MONITOR_CLEAR_SHIFT))
#define NDP120_PLL_CONFIG_PLLCTL15_LOCK_MONITOR_CLEAR_EXTRACT(x) \
        (((x) & NDP120_PLL_CONFIG_PLLCTL15_LOCK_MONITOR_CLEAR_MASK) >> NDP120_PLL_CONFIG_PLLCTL15_LOCK_MONITOR_CLEAR_SHIFT)
#define NDP120_PLL_CONFIG_PLLCTL15_LOCK_MONITOR_CLEAR_DEFAULT 0x00000000U
#define NDP120_PLL_CONFIG_PLLCTL15_DEFAULT 0x00000000U 
/* register ndp120.pll_config.pllctl16 */
#define NDP120_PLL_CONFIG_PLLCTL16 0x4000e068U
#define NDP120_PLL_CONFIG_PLLCTL16_MUTE_AUTO_SHIFT 0
#define NDP120_PLL_CONFIG_PLLCTL16_MUTE_AUTO_MASK 0x00000001U
#define NDP120_PLL_CONFIG_PLLCTL16_MUTE_AUTO(v) \
        ((v) << NDP120_PLL_CONFIG_PLLCTL16_MUTE_AUTO_SHIFT)
#define NDP120_PLL_CONFIG_PLLCTL16_MUTE_AUTO_INSERT(x, v) \
        ((x) | ((v) << NDP120_PLL_CONFIG_PLLCTL16_MUTE_AUTO_SHIFT))
#define NDP120_PLL_CONFIG_PLLCTL16_MUTE_AUTO_MASK_INSERT(x, v) \
        (((x) & ~NDP120_PLL_CONFIG_PLLCTL16_MUTE_AUTO_MASK) | ((v) << NDP120_PLL_CONFIG_PLLCTL16_MUTE_AUTO_SHIFT))
#define NDP120_PLL_CONFIG_PLLCTL16_MUTE_AUTO_EXTRACT(x) \
        (((x) & NDP120_PLL_CONFIG_PLLCTL16_MUTE_AUTO_MASK) >> NDP120_PLL_CONFIG_PLLCTL16_MUTE_AUTO_SHIFT)
#define NDP120_PLL_CONFIG_PLLCTL16_MUTE_AUTO_DEFAULT 0x00000000U
#define NDP120_PLL_CONFIG_PLLCTL16_MUTE_FORCE_SHIFT 1
#define NDP120_PLL_CONFIG_PLLCTL16_MUTE_FORCE_MASK 0x00000002U
#define NDP120_PLL_CONFIG_PLLCTL16_MUTE_FORCE(v) \
        ((v) << NDP120_PLL_CONFIG_PLLCTL16_MUTE_FORCE_SHIFT)
#define NDP120_PLL_CONFIG_PLLCTL16_MUTE_FORCE_INSERT(x, v) \
        ((x) | ((v) << NDP120_PLL_CONFIG_PLLCTL16_MUTE_FORCE_SHIFT))
#define NDP120_PLL_CONFIG_PLLCTL16_MUTE_FORCE_MASK_INSERT(x, v) \
        (((x) & ~NDP120_PLL_CONFIG_PLLCTL16_MUTE_FORCE_MASK) | ((v) << NDP120_PLL_CONFIG_PLLCTL16_MUTE_FORCE_SHIFT))
#define NDP120_PLL_CONFIG_PLLCTL16_MUTE_FORCE_EXTRACT(x) \
        (((x) & NDP120_PLL_CONFIG_PLLCTL16_MUTE_FORCE_MASK) >> NDP120_PLL_CONFIG_PLLCTL16_MUTE_FORCE_SHIFT)
#define NDP120_PLL_CONFIG_PLLCTL16_MUTE_FORCE_DEFAULT 0x00000000U
#define NDP120_PLL_CONFIG_PLLCTL16_DEFAULT 0x00000000U 
/* register ndp120.pll_config.pllctl17 */
#define NDP120_PLL_CONFIG_PLLCTL17 0x4000e080U
#define NDP120_PLL_CONFIG_PLLCTL17_OSC_CAP_TRIM_SHIFT 0
#define NDP120_PLL_CONFIG_PLLCTL17_OSC_CAP_TRIM_MASK 0x00000007U
#define NDP120_PLL_CONFIG_PLLCTL17_OSC_CAP_TRIM(v) \
        ((v) << NDP120_PLL_CONFIG_PLLCTL17_OSC_CAP_TRIM_SHIFT)
#define NDP120_PLL_CONFIG_PLLCTL17_OSC_CAP_TRIM_INSERT(x, v) \
        ((x) | ((v) << NDP120_PLL_CONFIG_PLLCTL17_OSC_CAP_TRIM_SHIFT))
#define NDP120_PLL_CONFIG_PLLCTL17_OSC_CAP_TRIM_MASK_INSERT(x, v) \
        (((x) & ~NDP120_PLL_CONFIG_PLLCTL17_OSC_CAP_TRIM_MASK) | ((v) << NDP120_PLL_CONFIG_PLLCTL17_OSC_CAP_TRIM_SHIFT))
#define NDP120_PLL_CONFIG_PLLCTL17_OSC_CAP_TRIM_EXTRACT(x) \
        (((x) & NDP120_PLL_CONFIG_PLLCTL17_OSC_CAP_TRIM_MASK) >> NDP120_PLL_CONFIG_PLLCTL17_OSC_CAP_TRIM_SHIFT)
#define NDP120_PLL_CONFIG_PLLCTL17_OSC_CAP_TRIM_DEFAULT 0x00000000U
#define NDP120_PLL_CONFIG_PLLCTL17_OSC_POWER_MODE_SHIFT 3
#define NDP120_PLL_CONFIG_PLLCTL17_OSC_POWER_MODE_MASK 0x00000008U
#define NDP120_PLL_CONFIG_PLLCTL17_OSC_POWER_MODE(v) \
        ((v) << NDP120_PLL_CONFIG_PLLCTL17_OSC_POWER_MODE_SHIFT)
#define NDP120_PLL_CONFIG_PLLCTL17_OSC_POWER_MODE_INSERT(x, v) \
        ((x) | ((v) << NDP120_PLL_CONFIG_PLLCTL17_OSC_POWER_MODE_SHIFT))
#define NDP120_PLL_CONFIG_PLLCTL17_OSC_POWER_MODE_MASK_INSERT(x, v) \
        (((x) & ~NDP120_PLL_CONFIG_PLLCTL17_OSC_POWER_MODE_MASK) | ((v) << NDP120_PLL_CONFIG_PLLCTL17_OSC_POWER_MODE_SHIFT))
#define NDP120_PLL_CONFIG_PLLCTL17_OSC_POWER_MODE_EXTRACT(x) \
        (((x) & NDP120_PLL_CONFIG_PLLCTL17_OSC_POWER_MODE_MASK) >> NDP120_PLL_CONFIG_PLLCTL17_OSC_POWER_MODE_SHIFT)
#define NDP120_PLL_CONFIG_PLLCTL17_OSC_POWER_MODE_DEFAULT 0x00000000U
#define NDP120_PLL_CONFIG_PLLCTL17_DEFAULT 0x00000000U 
/* register ndp120.pll_config.pllctl18 */
#define NDP120_PLL_CONFIG_PLLCTL18 0x4000e084U
#define NDP120_PLL_CONFIG_PLLCTL18_PHASE_OBS_SEL_SHIFT 0
#define NDP120_PLL_CONFIG_PLLCTL18_PHASE_OBS_SEL_MASK 0x00000001U
#define NDP120_PLL_CONFIG_PLLCTL18_PHASE_OBS_SEL(v) \
        ((v) << NDP120_PLL_CONFIG_PLLCTL18_PHASE_OBS_SEL_SHIFT)
#define NDP120_PLL_CONFIG_PLLCTL18_PHASE_OBS_SEL_INSERT(x, v) \
        ((x) | ((v) << NDP120_PLL_CONFIG_PLLCTL18_PHASE_OBS_SEL_SHIFT))
#define NDP120_PLL_CONFIG_PLLCTL18_PHASE_OBS_SEL_MASK_INSERT(x, v) \
        (((x) & ~NDP120_PLL_CONFIG_PLLCTL18_PHASE_OBS_SEL_MASK) | ((v) << NDP120_PLL_CONFIG_PLLCTL18_PHASE_OBS_SEL_SHIFT))
#define NDP120_PLL_CONFIG_PLLCTL18_PHASE_OBS_SEL_EXTRACT(x) \
        (((x) & NDP120_PLL_CONFIG_PLLCTL18_PHASE_OBS_SEL_MASK) >> NDP120_PLL_CONFIG_PLLCTL18_PHASE_OBS_SEL_SHIFT)
#define NDP120_PLL_CONFIG_PLLCTL18_PHASE_OBS_SEL_DEFAULT 0x00000000U
#define NDP120_PLL_CONFIG_PLLCTL18_PHASE_OBS_EN_SHIFT 4
#define NDP120_PLL_CONFIG_PLLCTL18_PHASE_OBS_EN_MASK 0x00000010U
#define NDP120_PLL_CONFIG_PLLCTL18_PHASE_OBS_EN(v) \
        ((v) << NDP120_PLL_CONFIG_PLLCTL18_PHASE_OBS_EN_SHIFT)
#define NDP120_PLL_CONFIG_PLLCTL18_PHASE_OBS_EN_INSERT(x, v) \
        ((x) | ((v) << NDP120_PLL_CONFIG_PLLCTL18_PHASE_OBS_EN_SHIFT))
#define NDP120_PLL_CONFIG_PLLCTL18_PHASE_OBS_EN_MASK_INSERT(x, v) \
        (((x) & ~NDP120_PLL_CONFIG_PLLCTL18_PHASE_OBS_EN_MASK) | ((v) << NDP120_PLL_CONFIG_PLLCTL18_PHASE_OBS_EN_SHIFT))
#define NDP120_PLL_CONFIG_PLLCTL18_PHASE_OBS_EN_EXTRACT(x) \
        (((x) & NDP120_PLL_CONFIG_PLLCTL18_PHASE_OBS_EN_MASK) >> NDP120_PLL_CONFIG_PLLCTL18_PHASE_OBS_EN_SHIFT)
#define NDP120_PLL_CONFIG_PLLCTL18_PHASE_OBS_EN_DEFAULT 0x00000000U
#define NDP120_PLL_CONFIG_PLLCTL18_DEFAULT 0x00000000U 
/* register ndp120.pll_config.pllctl19 */
#define NDP120_PLL_CONFIG_PLLCTL19 0x4000e08cU
#define NDP120_PLL_CONFIG_PLLCTL19_FREQ_MONITOR_ENABLE_SHIFT 0
#define NDP120_PLL_CONFIG_PLLCTL19_FREQ_MONITOR_ENABLE_MASK 0x00000001U
#define NDP120_PLL_CONFIG_PLLCTL19_FREQ_MONITOR_ENABLE(v) \
        ((v) << NDP120_PLL_CONFIG_PLLCTL19_FREQ_MONITOR_ENABLE_SHIFT)
#define NDP120_PLL_CONFIG_PLLCTL19_FREQ_MONITOR_ENABLE_INSERT(x, v) \
        ((x) | ((v) << NDP120_PLL_CONFIG_PLLCTL19_FREQ_MONITOR_ENABLE_SHIFT))
#define NDP120_PLL_CONFIG_PLLCTL19_FREQ_MONITOR_ENABLE_MASK_INSERT(x, v) \
        (((x) & ~NDP120_PLL_CONFIG_PLLCTL19_FREQ_MONITOR_ENABLE_MASK) | ((v) << NDP120_PLL_CONFIG_PLLCTL19_FREQ_MONITOR_ENABLE_SHIFT))
#define NDP120_PLL_CONFIG_PLLCTL19_FREQ_MONITOR_ENABLE_EXTRACT(x) \
        (((x) & NDP120_PLL_CONFIG_PLLCTL19_FREQ_MONITOR_ENABLE_MASK) >> NDP120_PLL_CONFIG_PLLCTL19_FREQ_MONITOR_ENABLE_SHIFT)
#define NDP120_PLL_CONFIG_PLLCTL19_FREQ_MONITOR_ENABLE_DEFAULT 0x00000000U
#define NDP120_PLL_CONFIG_PLLCTL19_FREQ_MONITOR_CLKREF_DIV_CODE_SHIFT 1
#define NDP120_PLL_CONFIG_PLLCTL19_FREQ_MONITOR_CLKREF_DIV_CODE_MASK 0x0000003eU
#define NDP120_PLL_CONFIG_PLLCTL19_FREQ_MONITOR_CLKREF_DIV_CODE(v) \
        ((v) << NDP120_PLL_CONFIG_PLLCTL19_FREQ_MONITOR_CLKREF_DIV_CODE_SHIFT)
#define NDP120_PLL_CONFIG_PLLCTL19_FREQ_MONITOR_CLKREF_DIV_CODE_INSERT(x, v) \
        ((x) | ((v) << NDP120_PLL_CONFIG_PLLCTL19_FREQ_MONITOR_CLKREF_DIV_CODE_SHIFT))
#define NDP120_PLL_CONFIG_PLLCTL19_FREQ_MONITOR_CLKREF_DIV_CODE_MASK_INSERT(x, v) \
        (((x) & ~NDP120_PLL_CONFIG_PLLCTL19_FREQ_MONITOR_CLKREF_DIV_CODE_MASK) | ((v) << NDP120_PLL_CONFIG_PLLCTL19_FREQ_MONITOR_CLKREF_DIV_CODE_SHIFT))
#define NDP120_PLL_CONFIG_PLLCTL19_FREQ_MONITOR_CLKREF_DIV_CODE_EXTRACT(x) \
        (((x) & NDP120_PLL_CONFIG_PLLCTL19_FREQ_MONITOR_CLKREF_DIV_CODE_MASK) >> NDP120_PLL_CONFIG_PLLCTL19_FREQ_MONITOR_CLKREF_DIV_CODE_SHIFT)
#define NDP120_PLL_CONFIG_PLLCTL19_FREQ_MONITOR_CLKREF_DIV_CODE_DEFAULT 0x00000000U
#define NDP120_PLL_CONFIG_PLLCTL19_FREQ_MONITOR_CLK_DIV_CODE_SHIFT 6
#define NDP120_PLL_CONFIG_PLLCTL19_FREQ_MONITOR_CLK_DIV_CODE_MASK 0x000007c0U
#define NDP120_PLL_CONFIG_PLLCTL19_FREQ_MONITOR_CLK_DIV_CODE(v) \
        ((v) << NDP120_PLL_CONFIG_PLLCTL19_FREQ_MONITOR_CLK_DIV_CODE_SHIFT)
#define NDP120_PLL_CONFIG_PLLCTL19_FREQ_MONITOR_CLK_DIV_CODE_INSERT(x, v) \
        ((x) | ((v) << NDP120_PLL_CONFIG_PLLCTL19_FREQ_MONITOR_CLK_DIV_CODE_SHIFT))
#define NDP120_PLL_CONFIG_PLLCTL19_FREQ_MONITOR_CLK_DIV_CODE_MASK_INSERT(x, v) \
        (((x) & ~NDP120_PLL_CONFIG_PLLCTL19_FREQ_MONITOR_CLK_DIV_CODE_MASK) | ((v) << NDP120_PLL_CONFIG_PLLCTL19_FREQ_MONITOR_CLK_DIV_CODE_SHIFT))
#define NDP120_PLL_CONFIG_PLLCTL19_FREQ_MONITOR_CLK_DIV_CODE_EXTRACT(x) \
        (((x) & NDP120_PLL_CONFIG_PLLCTL19_FREQ_MONITOR_CLK_DIV_CODE_MASK) >> NDP120_PLL_CONFIG_PLLCTL19_FREQ_MONITOR_CLK_DIV_CODE_SHIFT)
#define NDP120_PLL_CONFIG_PLLCTL19_FREQ_MONITOR_CLK_DIV_CODE_DEFAULT 0x00000000U
#define NDP120_PLL_CONFIG_PLLCTL19_FREQ_MONITOR_CLK_SEL_SHIFT 11
#define NDP120_PLL_CONFIG_PLLCTL19_FREQ_MONITOR_CLK_SEL_MASK 0x00007800U
#define NDP120_PLL_CONFIG_PLLCTL19_FREQ_MONITOR_CLK_SEL(v) \
        ((v) << NDP120_PLL_CONFIG_PLLCTL19_FREQ_MONITOR_CLK_SEL_SHIFT)
#define NDP120_PLL_CONFIG_PLLCTL19_FREQ_MONITOR_CLK_SEL_INSERT(x, v) \
        ((x) | ((v) << NDP120_PLL_CONFIG_PLLCTL19_FREQ_MONITOR_CLK_SEL_SHIFT))
#define NDP120_PLL_CONFIG_PLLCTL19_FREQ_MONITOR_CLK_SEL_MASK_INSERT(x, v) \
        (((x) & ~NDP120_PLL_CONFIG_PLLCTL19_FREQ_MONITOR_CLK_SEL_MASK) | ((v) << NDP120_PLL_CONFIG_PLLCTL19_FREQ_MONITOR_CLK_SEL_SHIFT))
#define NDP120_PLL_CONFIG_PLLCTL19_FREQ_MONITOR_CLK_SEL_EXTRACT(x) \
        (((x) & NDP120_PLL_CONFIG_PLLCTL19_FREQ_MONITOR_CLK_SEL_MASK) >> NDP120_PLL_CONFIG_PLLCTL19_FREQ_MONITOR_CLK_SEL_SHIFT)
#define NDP120_PLL_CONFIG_PLLCTL19_FREQ_MONITOR_CLK_SEL_DEFAULT 0x00000000U
#define NDP120_PLL_CONFIG_PLLCTL19_DEFAULT 0x00000000U 
/* register ndp120.pll_config.pllctl20 */
#define NDP120_PLL_CONFIG_PLLCTL20 0x4000e090U
#define NDP120_PLL_CONFIG_PLLCTL20_FREQ_MONITOR_CLKREF_COUNT_SHIFT 0
#define NDP120_PLL_CONFIG_PLLCTL20_FREQ_MONITOR_CLKREF_COUNT_MASK 0x0000ffffU
#define NDP120_PLL_CONFIG_PLLCTL20_FREQ_MONITOR_CLKREF_COUNT(v) \
        ((v) << NDP120_PLL_CONFIG_PLLCTL20_FREQ_MONITOR_CLKREF_COUNT_SHIFT)
#define NDP120_PLL_CONFIG_PLLCTL20_FREQ_MONITOR_CLKREF_COUNT_INSERT(x, v) \
        ((x) | ((v) << NDP120_PLL_CONFIG_PLLCTL20_FREQ_MONITOR_CLKREF_COUNT_SHIFT))
#define NDP120_PLL_CONFIG_PLLCTL20_FREQ_MONITOR_CLKREF_COUNT_MASK_INSERT(x, v) \
        (((x) & ~NDP120_PLL_CONFIG_PLLCTL20_FREQ_MONITOR_CLKREF_COUNT_MASK) | ((v) << NDP120_PLL_CONFIG_PLLCTL20_FREQ_MONITOR_CLKREF_COUNT_SHIFT))
#define NDP120_PLL_CONFIG_PLLCTL20_FREQ_MONITOR_CLKREF_COUNT_EXTRACT(x) \
        (((x) & NDP120_PLL_CONFIG_PLLCTL20_FREQ_MONITOR_CLKREF_COUNT_MASK) >> NDP120_PLL_CONFIG_PLLCTL20_FREQ_MONITOR_CLKREF_COUNT_SHIFT)
#define NDP120_PLL_CONFIG_PLLCTL20_FREQ_MONITOR_CLKREF_COUNT_DEFAULT 0x00000000U
#define NDP120_PLL_CONFIG_PLLCTL20_DEFAULT 0x00000000U 
/* register ndp120.pll_config.pllctl21 */
#define NDP120_PLL_CONFIG_PLLCTL21 0x4000e094U
#define NDP120_PLL_CONFIG_PLLCTL21_FREQ_MONITOR_CLK_COUNT0_SHIFT 0
#define NDP120_PLL_CONFIG_PLLCTL21_FREQ_MONITOR_CLK_COUNT0_MASK 0x0000ffffU
#define NDP120_PLL_CONFIG_PLLCTL21_FREQ_MONITOR_CLK_COUNT0(v) \
        ((v) << NDP120_PLL_CONFIG_PLLCTL21_FREQ_MONITOR_CLK_COUNT0_SHIFT)
#define NDP120_PLL_CONFIG_PLLCTL21_FREQ_MONITOR_CLK_COUNT0_INSERT(x, v) \
        ((x) | ((v) << NDP120_PLL_CONFIG_PLLCTL21_FREQ_MONITOR_CLK_COUNT0_SHIFT))
#define NDP120_PLL_CONFIG_PLLCTL21_FREQ_MONITOR_CLK_COUNT0_MASK_INSERT(x, v) \
        (((x) & ~NDP120_PLL_CONFIG_PLLCTL21_FREQ_MONITOR_CLK_COUNT0_MASK) | ((v) << NDP120_PLL_CONFIG_PLLCTL21_FREQ_MONITOR_CLK_COUNT0_SHIFT))
#define NDP120_PLL_CONFIG_PLLCTL21_FREQ_MONITOR_CLK_COUNT0_EXTRACT(x) \
        (((x) & NDP120_PLL_CONFIG_PLLCTL21_FREQ_MONITOR_CLK_COUNT0_MASK) >> NDP120_PLL_CONFIG_PLLCTL21_FREQ_MONITOR_CLK_COUNT0_SHIFT)
#define NDP120_PLL_CONFIG_PLLCTL21_FREQ_MONITOR_CLK_COUNT0_DEFAULT 0x00000000U
#define NDP120_PLL_CONFIG_PLLCTL21_DEFAULT 0x00000000U 
/* register ndp120.pll_config.pllctl22 */
#define NDP120_PLL_CONFIG_PLLCTL22 0x4000e098U
#define NDP120_PLL_CONFIG_PLLCTL22_FREQ_MONITOR_CLK_COUNT1_SHIFT 0
#define NDP120_PLL_CONFIG_PLLCTL22_FREQ_MONITOR_CLK_COUNT1_MASK 0x0000ffffU
#define NDP120_PLL_CONFIG_PLLCTL22_FREQ_MONITOR_CLK_COUNT1(v) \
        ((v) << NDP120_PLL_CONFIG_PLLCTL22_FREQ_MONITOR_CLK_COUNT1_SHIFT)
#define NDP120_PLL_CONFIG_PLLCTL22_FREQ_MONITOR_CLK_COUNT1_INSERT(x, v) \
        ((x) | ((v) << NDP120_PLL_CONFIG_PLLCTL22_FREQ_MONITOR_CLK_COUNT1_SHIFT))
#define NDP120_PLL_CONFIG_PLLCTL22_FREQ_MONITOR_CLK_COUNT1_MASK_INSERT(x, v) \
        (((x) & ~NDP120_PLL_CONFIG_PLLCTL22_FREQ_MONITOR_CLK_COUNT1_MASK) | ((v) << NDP120_PLL_CONFIG_PLLCTL22_FREQ_MONITOR_CLK_COUNT1_SHIFT))
#define NDP120_PLL_CONFIG_PLLCTL22_FREQ_MONITOR_CLK_COUNT1_EXTRACT(x) \
        (((x) & NDP120_PLL_CONFIG_PLLCTL22_FREQ_MONITOR_CLK_COUNT1_MASK) >> NDP120_PLL_CONFIG_PLLCTL22_FREQ_MONITOR_CLK_COUNT1_SHIFT)
#define NDP120_PLL_CONFIG_PLLCTL22_FREQ_MONITOR_CLK_COUNT1_DEFAULT 0x00000000U
#define NDP120_PLL_CONFIG_PLLCTL22_DEFAULT 0x00000000U 
/* register ndp120.pll_config.pllctl23 */
#define NDP120_PLL_CONFIG_PLLCTL23 0x4000e09cU
#define NDP120_PLL_CONFIG_PLLCTL23_DCO_NORM_ITER_LIMIT_SHIFT 0
#define NDP120_PLL_CONFIG_PLLCTL23_DCO_NORM_ITER_LIMIT_MASK 0x0000001fU
#define NDP120_PLL_CONFIG_PLLCTL23_DCO_NORM_ITER_LIMIT(v) \
        ((v) << NDP120_PLL_CONFIG_PLLCTL23_DCO_NORM_ITER_LIMIT_SHIFT)
#define NDP120_PLL_CONFIG_PLLCTL23_DCO_NORM_ITER_LIMIT_INSERT(x, v) \
        ((x) | ((v) << NDP120_PLL_CONFIG_PLLCTL23_DCO_NORM_ITER_LIMIT_SHIFT))
#define NDP120_PLL_CONFIG_PLLCTL23_DCO_NORM_ITER_LIMIT_MASK_INSERT(x, v) \
        (((x) & ~NDP120_PLL_CONFIG_PLLCTL23_DCO_NORM_ITER_LIMIT_MASK) | ((v) << NDP120_PLL_CONFIG_PLLCTL23_DCO_NORM_ITER_LIMIT_SHIFT))
#define NDP120_PLL_CONFIG_PLLCTL23_DCO_NORM_ITER_LIMIT_EXTRACT(x) \
        (((x) & NDP120_PLL_CONFIG_PLLCTL23_DCO_NORM_ITER_LIMIT_MASK) >> NDP120_PLL_CONFIG_PLLCTL23_DCO_NORM_ITER_LIMIT_SHIFT)
#define NDP120_PLL_CONFIG_PLLCTL23_DCO_NORM_ITER_LIMIT_DEFAULT 0x00000000U
#define NDP120_PLL_CONFIG_PLLCTL23_DCO_NORM_THRESHOLD_SHIFT 5
#define NDP120_PLL_CONFIG_PLLCTL23_DCO_NORM_THRESHOLD_MASK 0x000003e0U
#define NDP120_PLL_CONFIG_PLLCTL23_DCO_NORM_THRESHOLD(v) \
        ((v) << NDP120_PLL_CONFIG_PLLCTL23_DCO_NORM_THRESHOLD_SHIFT)
#define NDP120_PLL_CONFIG_PLLCTL23_DCO_NORM_THRESHOLD_INSERT(x, v) \
        ((x) | ((v) << NDP120_PLL_CONFIG_PLLCTL23_DCO_NORM_THRESHOLD_SHIFT))
#define NDP120_PLL_CONFIG_PLLCTL23_DCO_NORM_THRESHOLD_MASK_INSERT(x, v) \
        (((x) & ~NDP120_PLL_CONFIG_PLLCTL23_DCO_NORM_THRESHOLD_MASK) | ((v) << NDP120_PLL_CONFIG_PLLCTL23_DCO_NORM_THRESHOLD_SHIFT))
#define NDP120_PLL_CONFIG_PLLCTL23_DCO_NORM_THRESHOLD_EXTRACT(x) \
        (((x) & NDP120_PLL_CONFIG_PLLCTL23_DCO_NORM_THRESHOLD_MASK) >> NDP120_PLL_CONFIG_PLLCTL23_DCO_NORM_THRESHOLD_SHIFT)
#define NDP120_PLL_CONFIG_PLLCTL23_DCO_NORM_THRESHOLD_DEFAULT 0x00000000U
#define NDP120_PLL_CONFIG_PLLCTL23_DEFAULT 0x00000000U 
/* register ndp120.pll_config.pllsts0 */
#define NDP120_PLL_CONFIG_PLLSTS0 0x4000e0c0U
#define NDP120_PLL_CONFIG_PLLSTS0_LOCK_MONITOR_SHIFT 0
#define NDP120_PLL_CONFIG_PLLSTS0_LOCK_MONITOR_MASK 0x0000ffffU
#define NDP120_PLL_CONFIG_PLLSTS0_LOCK_MONITOR(v) \
        ((v) << NDP120_PLL_CONFIG_PLLSTS0_LOCK_MONITOR_SHIFT)
#define NDP120_PLL_CONFIG_PLLSTS0_LOCK_MONITOR_INSERT(x, v) \
        ((x) | ((v) << NDP120_PLL_CONFIG_PLLSTS0_LOCK_MONITOR_SHIFT))
#define NDP120_PLL_CONFIG_PLLSTS0_LOCK_MONITOR_MASK_INSERT(x, v) \
        (((x) & ~NDP120_PLL_CONFIG_PLLSTS0_LOCK_MONITOR_MASK) | ((v) << NDP120_PLL_CONFIG_PLLSTS0_LOCK_MONITOR_SHIFT))
#define NDP120_PLL_CONFIG_PLLSTS0_LOCK_MONITOR_EXTRACT(x) \
        (((x) & NDP120_PLL_CONFIG_PLLSTS0_LOCK_MONITOR_MASK) >> NDP120_PLL_CONFIG_PLLSTS0_LOCK_MONITOR_SHIFT)
/* register ndp120.pll_config.pllsts1 */
#define NDP120_PLL_CONFIG_PLLSTS1 0x4000e0c4U
#define NDP120_PLL_CONFIG_PLLSTS1_DCO_CODE_ACQUIRED_SHIFT 0
#define NDP120_PLL_CONFIG_PLLSTS1_DCO_CODE_ACQUIRED_MASK 0x0000ffffU
#define NDP120_PLL_CONFIG_PLLSTS1_DCO_CODE_ACQUIRED(v) \
        ((v) << NDP120_PLL_CONFIG_PLLSTS1_DCO_CODE_ACQUIRED_SHIFT)
#define NDP120_PLL_CONFIG_PLLSTS1_DCO_CODE_ACQUIRED_INSERT(x, v) \
        ((x) | ((v) << NDP120_PLL_CONFIG_PLLSTS1_DCO_CODE_ACQUIRED_SHIFT))
#define NDP120_PLL_CONFIG_PLLSTS1_DCO_CODE_ACQUIRED_MASK_INSERT(x, v) \
        (((x) & ~NDP120_PLL_CONFIG_PLLSTS1_DCO_CODE_ACQUIRED_MASK) | ((v) << NDP120_PLL_CONFIG_PLLSTS1_DCO_CODE_ACQUIRED_SHIFT))
#define NDP120_PLL_CONFIG_PLLSTS1_DCO_CODE_ACQUIRED_EXTRACT(x) \
        (((x) & NDP120_PLL_CONFIG_PLLSTS1_DCO_CODE_ACQUIRED_MASK) >> NDP120_PLL_CONFIG_PLLSTS1_DCO_CODE_ACQUIRED_SHIFT)
/* register ndp120.pll_config.pllsts2 */
#define NDP120_PLL_CONFIG_PLLSTS2 0x4000e0c8U
#define NDP120_PLL_CONFIG_PLLSTS2_DCO_CODE_LOOP_FILTER_SHIFT 0
#define NDP120_PLL_CONFIG_PLLSTS2_DCO_CODE_LOOP_FILTER_MASK 0x0000ffffU
#define NDP120_PLL_CONFIG_PLLSTS2_DCO_CODE_LOOP_FILTER(v) \
        ((v) << NDP120_PLL_CONFIG_PLLSTS2_DCO_CODE_LOOP_FILTER_SHIFT)
#define NDP120_PLL_CONFIG_PLLSTS2_DCO_CODE_LOOP_FILTER_INSERT(x, v) \
        ((x) | ((v) << NDP120_PLL_CONFIG_PLLSTS2_DCO_CODE_LOOP_FILTER_SHIFT))
#define NDP120_PLL_CONFIG_PLLSTS2_DCO_CODE_LOOP_FILTER_MASK_INSERT(x, v) \
        (((x) & ~NDP120_PLL_CONFIG_PLLSTS2_DCO_CODE_LOOP_FILTER_MASK) | ((v) << NDP120_PLL_CONFIG_PLLSTS2_DCO_CODE_LOOP_FILTER_SHIFT))
#define NDP120_PLL_CONFIG_PLLSTS2_DCO_CODE_LOOP_FILTER_EXTRACT(x) \
        (((x) & NDP120_PLL_CONFIG_PLLSTS2_DCO_CODE_LOOP_FILTER_MASK) >> NDP120_PLL_CONFIG_PLLSTS2_DCO_CODE_LOOP_FILTER_SHIFT)
/* register ndp120.pll_config.pllsts3 */
#define NDP120_PLL_CONFIG_PLLSTS3 0x4000e0ccU
#define NDP120_PLL_CONFIG_PLLSTS3_DLF_SLOW_KI_NORM_SHIFT 0
#define NDP120_PLL_CONFIG_PLLSTS3_DLF_SLOW_KI_NORM_MASK 0x0000ffffU
#define NDP120_PLL_CONFIG_PLLSTS3_DLF_SLOW_KI_NORM(v) \
        ((v) << NDP120_PLL_CONFIG_PLLSTS3_DLF_SLOW_KI_NORM_SHIFT)
#define NDP120_PLL_CONFIG_PLLSTS3_DLF_SLOW_KI_NORM_INSERT(x, v) \
        ((x) | ((v) << NDP120_PLL_CONFIG_PLLSTS3_DLF_SLOW_KI_NORM_SHIFT))
#define NDP120_PLL_CONFIG_PLLSTS3_DLF_SLOW_KI_NORM_MASK_INSERT(x, v) \
        (((x) & ~NDP120_PLL_CONFIG_PLLSTS3_DLF_SLOW_KI_NORM_MASK) | ((v) << NDP120_PLL_CONFIG_PLLSTS3_DLF_SLOW_KI_NORM_SHIFT))
#define NDP120_PLL_CONFIG_PLLSTS3_DLF_SLOW_KI_NORM_EXTRACT(x) \
        (((x) & NDP120_PLL_CONFIG_PLLSTS3_DLF_SLOW_KI_NORM_MASK) >> NDP120_PLL_CONFIG_PLLSTS3_DLF_SLOW_KI_NORM_SHIFT)
/* register ndp120.pll_config.pllsts4 */
#define NDP120_PLL_CONFIG_PLLSTS4 0x4000e0d0U
#define NDP120_PLL_CONFIG_PLLSTS4_DLF_SLOW_KP_NORM_SHIFT 0
#define NDP120_PLL_CONFIG_PLLSTS4_DLF_SLOW_KP_NORM_MASK 0x0000ffffU
#define NDP120_PLL_CONFIG_PLLSTS4_DLF_SLOW_KP_NORM(v) \
        ((v) << NDP120_PLL_CONFIG_PLLSTS4_DLF_SLOW_KP_NORM_SHIFT)
#define NDP120_PLL_CONFIG_PLLSTS4_DLF_SLOW_KP_NORM_INSERT(x, v) \
        ((x) | ((v) << NDP120_PLL_CONFIG_PLLSTS4_DLF_SLOW_KP_NORM_SHIFT))
#define NDP120_PLL_CONFIG_PLLSTS4_DLF_SLOW_KP_NORM_MASK_INSERT(x, v) \
        (((x) & ~NDP120_PLL_CONFIG_PLLSTS4_DLF_SLOW_KP_NORM_MASK) | ((v) << NDP120_PLL_CONFIG_PLLSTS4_DLF_SLOW_KP_NORM_SHIFT))
#define NDP120_PLL_CONFIG_PLLSTS4_DLF_SLOW_KP_NORM_EXTRACT(x) \
        (((x) & NDP120_PLL_CONFIG_PLLSTS4_DLF_SLOW_KP_NORM_MASK) >> NDP120_PLL_CONFIG_PLLSTS4_DLF_SLOW_KP_NORM_SHIFT)
/* register ndp120.pll_config.pllsts5 */
#define NDP120_PLL_CONFIG_PLLSTS5 0x4000e0d4U
#define NDP120_PLL_CONFIG_PLLSTS5_DLF_FAST_KI_NORM_SHIFT 0
#define NDP120_PLL_CONFIG_PLLSTS5_DLF_FAST_KI_NORM_MASK 0x0000ffffU
#define NDP120_PLL_CONFIG_PLLSTS5_DLF_FAST_KI_NORM(v) \
        ((v) << NDP120_PLL_CONFIG_PLLSTS5_DLF_FAST_KI_NORM_SHIFT)
#define NDP120_PLL_CONFIG_PLLSTS5_DLF_FAST_KI_NORM_INSERT(x, v) \
        ((x) | ((v) << NDP120_PLL_CONFIG_PLLSTS5_DLF_FAST_KI_NORM_SHIFT))
#define NDP120_PLL_CONFIG_PLLSTS5_DLF_FAST_KI_NORM_MASK_INSERT(x, v) \
        (((x) & ~NDP120_PLL_CONFIG_PLLSTS5_DLF_FAST_KI_NORM_MASK) | ((v) << NDP120_PLL_CONFIG_PLLSTS5_DLF_FAST_KI_NORM_SHIFT))
#define NDP120_PLL_CONFIG_PLLSTS5_DLF_FAST_KI_NORM_EXTRACT(x) \
        (((x) & NDP120_PLL_CONFIG_PLLSTS5_DLF_FAST_KI_NORM_MASK) >> NDP120_PLL_CONFIG_PLLSTS5_DLF_FAST_KI_NORM_SHIFT)
/* register ndp120.pll_config.pllsts6 */
#define NDP120_PLL_CONFIG_PLLSTS6 0x4000e0d8U
#define NDP120_PLL_CONFIG_PLLSTS6_DLF_FAST_KP_NORM_SHIFT 0
#define NDP120_PLL_CONFIG_PLLSTS6_DLF_FAST_KP_NORM_MASK 0x0000ffffU
#define NDP120_PLL_CONFIG_PLLSTS6_DLF_FAST_KP_NORM(v) \
        ((v) << NDP120_PLL_CONFIG_PLLSTS6_DLF_FAST_KP_NORM_SHIFT)
#define NDP120_PLL_CONFIG_PLLSTS6_DLF_FAST_KP_NORM_INSERT(x, v) \
        ((x) | ((v) << NDP120_PLL_CONFIG_PLLSTS6_DLF_FAST_KP_NORM_SHIFT))
#define NDP120_PLL_CONFIG_PLLSTS6_DLF_FAST_KP_NORM_MASK_INSERT(x, v) \
        (((x) & ~NDP120_PLL_CONFIG_PLLSTS6_DLF_FAST_KP_NORM_MASK) | ((v) << NDP120_PLL_CONFIG_PLLSTS6_DLF_FAST_KP_NORM_SHIFT))
#define NDP120_PLL_CONFIG_PLLSTS6_DLF_FAST_KP_NORM_EXTRACT(x) \
        (((x) & NDP120_PLL_CONFIG_PLLSTS6_DLF_FAST_KP_NORM_MASK) >> NDP120_PLL_CONFIG_PLLSTS6_DLF_FAST_KP_NORM_SHIFT)
/* register ndp120.pll_config.pllctl24 */
#define NDP120_PLL_CONFIG_PLLCTL24 0x4000e0e0U
#define NDP120_PLL_CONFIG_PLLCTL24_REG_UPDATE_SHIFT 0
#define NDP120_PLL_CONFIG_PLLCTL24_REG_UPDATE_MASK 0x00000001U
#define NDP120_PLL_CONFIG_PLLCTL24_REG_UPDATE(v) \
        ((v) << NDP120_PLL_CONFIG_PLLCTL24_REG_UPDATE_SHIFT)
#define NDP120_PLL_CONFIG_PLLCTL24_REG_UPDATE_INSERT(x, v) \
        ((x) | ((v) << NDP120_PLL_CONFIG_PLLCTL24_REG_UPDATE_SHIFT))
#define NDP120_PLL_CONFIG_PLLCTL24_REG_UPDATE_MASK_INSERT(x, v) \
        (((x) & ~NDP120_PLL_CONFIG_PLLCTL24_REG_UPDATE_MASK) | ((v) << NDP120_PLL_CONFIG_PLLCTL24_REG_UPDATE_SHIFT))
#define NDP120_PLL_CONFIG_PLLCTL24_REG_UPDATE_EXTRACT(x) \
        (((x) & NDP120_PLL_CONFIG_PLLCTL24_REG_UPDATE_MASK) >> NDP120_PLL_CONFIG_PLLCTL24_REG_UPDATE_SHIFT)
#define NDP120_PLL_CONFIG_PLLCTL24_REG_UPDATE_DEFAULT 0x00000000U
#define NDP120_PLL_CONFIG_PLLCTL24_DEFAULT 0x00000000U 
/* register ndp120.pll_config.pllsts7 */
#define NDP120_PLL_CONFIG_PLLSTS7 0x4000e0e4U
#define NDP120_PLL_CONFIG_PLLSTS7_LOCK_DETECT_SHIFT 0
#define NDP120_PLL_CONFIG_PLLSTS7_LOCK_DETECT_MASK 0x00000001U
#define NDP120_PLL_CONFIG_PLLSTS7_LOCK_DETECT(v) \
        ((v) << NDP120_PLL_CONFIG_PLLSTS7_LOCK_DETECT_SHIFT)
#define NDP120_PLL_CONFIG_PLLSTS7_LOCK_DETECT_INSERT(x, v) \
        ((x) | ((v) << NDP120_PLL_CONFIG_PLLSTS7_LOCK_DETECT_SHIFT))
#define NDP120_PLL_CONFIG_PLLSTS7_LOCK_DETECT_MASK_INSERT(x, v) \
        (((x) & ~NDP120_PLL_CONFIG_PLLSTS7_LOCK_DETECT_MASK) | ((v) << NDP120_PLL_CONFIG_PLLSTS7_LOCK_DETECT_SHIFT))
#define NDP120_PLL_CONFIG_PLLSTS7_LOCK_DETECT_EXTRACT(x) \
        (((x) & NDP120_PLL_CONFIG_PLLSTS7_LOCK_DETECT_MASK) >> NDP120_PLL_CONFIG_PLLSTS7_LOCK_DETECT_SHIFT)
#define NDP120_PLL_CONFIG_PLLSTS7_MUTED_SHIFT 1
#define NDP120_PLL_CONFIG_PLLSTS7_MUTED_MASK 0x00000002U
#define NDP120_PLL_CONFIG_PLLSTS7_MUTED(v) \
        ((v) << NDP120_PLL_CONFIG_PLLSTS7_MUTED_SHIFT)
#define NDP120_PLL_CONFIG_PLLSTS7_MUTED_INSERT(x, v) \
        ((x) | ((v) << NDP120_PLL_CONFIG_PLLSTS7_MUTED_SHIFT))
#define NDP120_PLL_CONFIG_PLLSTS7_MUTED_MASK_INSERT(x, v) \
        (((x) & ~NDP120_PLL_CONFIG_PLLSTS7_MUTED_MASK) | ((v) << NDP120_PLL_CONFIG_PLLSTS7_MUTED_SHIFT))
#define NDP120_PLL_CONFIG_PLLSTS7_MUTED_EXTRACT(x) \
        (((x) & NDP120_PLL_CONFIG_PLLSTS7_MUTED_MASK) >> NDP120_PLL_CONFIG_PLLSTS7_MUTED_SHIFT)
#define NDP120_PLL_CONFIG_PLLSTS7_FREQ_MONITOR_DONE_SHIFT 8
#define NDP120_PLL_CONFIG_PLLSTS7_FREQ_MONITOR_DONE_MASK 0x00000100U
#define NDP120_PLL_CONFIG_PLLSTS7_FREQ_MONITOR_DONE(v) \
        ((v) << NDP120_PLL_CONFIG_PLLSTS7_FREQ_MONITOR_DONE_SHIFT)
#define NDP120_PLL_CONFIG_PLLSTS7_FREQ_MONITOR_DONE_INSERT(x, v) \
        ((x) | ((v) << NDP120_PLL_CONFIG_PLLSTS7_FREQ_MONITOR_DONE_SHIFT))
#define NDP120_PLL_CONFIG_PLLSTS7_FREQ_MONITOR_DONE_MASK_INSERT(x, v) \
        (((x) & ~NDP120_PLL_CONFIG_PLLSTS7_FREQ_MONITOR_DONE_MASK) | ((v) << NDP120_PLL_CONFIG_PLLSTS7_FREQ_MONITOR_DONE_SHIFT))
#define NDP120_PLL_CONFIG_PLLSTS7_FREQ_MONITOR_DONE_EXTRACT(x) \
        (((x) & NDP120_PLL_CONFIG_PLLSTS7_FREQ_MONITOR_DONE_MASK) >> NDP120_PLL_CONFIG_PLLSTS7_FREQ_MONITOR_DONE_SHIFT)
#define NDP120_PLL_CONFIG_PLLSTS7_FREQ_MONITOR_PASS_SHIFT 9
#define NDP120_PLL_CONFIG_PLLSTS7_FREQ_MONITOR_PASS_MASK 0x00000200U
#define NDP120_PLL_CONFIG_PLLSTS7_FREQ_MONITOR_PASS(v) \
        ((v) << NDP120_PLL_CONFIG_PLLSTS7_FREQ_MONITOR_PASS_SHIFT)
#define NDP120_PLL_CONFIG_PLLSTS7_FREQ_MONITOR_PASS_INSERT(x, v) \
        ((x) | ((v) << NDP120_PLL_CONFIG_PLLSTS7_FREQ_MONITOR_PASS_SHIFT))
#define NDP120_PLL_CONFIG_PLLSTS7_FREQ_MONITOR_PASS_MASK_INSERT(x, v) \
        (((x) & ~NDP120_PLL_CONFIG_PLLSTS7_FREQ_MONITOR_PASS_MASK) | ((v) << NDP120_PLL_CONFIG_PLLSTS7_FREQ_MONITOR_PASS_SHIFT))
#define NDP120_PLL_CONFIG_PLLSTS7_FREQ_MONITOR_PASS_EXTRACT(x) \
        (((x) & NDP120_PLL_CONFIG_PLLSTS7_FREQ_MONITOR_PASS_MASK) >> NDP120_PLL_CONFIG_PLLSTS7_FREQ_MONITOR_PASS_SHIFT)

/*
 * block ndp120.gpio1, base 0x40010000
 */
#define NDP120_GPIO1 0x40010000U
#define NDP120_GPIO1_SIZE 0x00001000U
/* register ndp120.gpio1.datain */
#define NDP120_GPIO1_DATAIN 0x40010000U
#define NDP120_GPIO1_DATAIN_VAL_SHIFT 0
#define NDP120_GPIO1_DATAIN_VAL_MASK 0x0000ffffU
#define NDP120_GPIO1_DATAIN_VAL(v) \
        ((v) << NDP120_GPIO1_DATAIN_VAL_SHIFT)
#define NDP120_GPIO1_DATAIN_VAL_INSERT(x, v) \
        ((x) | ((v) << NDP120_GPIO1_DATAIN_VAL_SHIFT))
#define NDP120_GPIO1_DATAIN_VAL_MASK_INSERT(x, v) \
        (((x) & ~NDP120_GPIO1_DATAIN_VAL_MASK) | ((v) << NDP120_GPIO1_DATAIN_VAL_SHIFT))
#define NDP120_GPIO1_DATAIN_VAL_EXTRACT(x) \
        (((x) & NDP120_GPIO1_DATAIN_VAL_MASK) >> NDP120_GPIO1_DATAIN_VAL_SHIFT)
#define NDP120_GPIO1_DATAIN_VAL_DEFAULT 0x00000000U
#define NDP120_GPIO1_DATAIN_DEFAULT 0x00000000U 
/* register ndp120.gpio1.dataout */
#define NDP120_GPIO1_DATAOUT 0x40010004U
#define NDP120_GPIO1_DATAOUT_VAL_SHIFT 0
#define NDP120_GPIO1_DATAOUT_VAL_MASK 0x0000ffffU
#define NDP120_GPIO1_DATAOUT_VAL(v) \
        ((v) << NDP120_GPIO1_DATAOUT_VAL_SHIFT)
#define NDP120_GPIO1_DATAOUT_VAL_INSERT(x, v) \
        ((x) | ((v) << NDP120_GPIO1_DATAOUT_VAL_SHIFT))
#define NDP120_GPIO1_DATAOUT_VAL_MASK_INSERT(x, v) \
        (((x) & ~NDP120_GPIO1_DATAOUT_VAL_MASK) | ((v) << NDP120_GPIO1_DATAOUT_VAL_SHIFT))
#define NDP120_GPIO1_DATAOUT_VAL_EXTRACT(x) \
        (((x) & NDP120_GPIO1_DATAOUT_VAL_MASK) >> NDP120_GPIO1_DATAOUT_VAL_SHIFT)
#define NDP120_GPIO1_DATAOUT_VAL_DEFAULT 0x00000000U
#define NDP120_GPIO1_DATAOUT_DEFAULT 0x00000000U 
/* register ndp120.gpio1.outset */
#define NDP120_GPIO1_OUTSET 0x40010010U
#define NDP120_GPIO1_OUTSET_VAL_SHIFT 0
#define NDP120_GPIO1_OUTSET_VAL_MASK 0x0000ffffU
#define NDP120_GPIO1_OUTSET_VAL(v) \
        ((v) << NDP120_GPIO1_OUTSET_VAL_SHIFT)
#define NDP120_GPIO1_OUTSET_VAL_INSERT(x, v) \
        ((x) | ((v) << NDP120_GPIO1_OUTSET_VAL_SHIFT))
#define NDP120_GPIO1_OUTSET_VAL_MASK_INSERT(x, v) \
        (((x) & ~NDP120_GPIO1_OUTSET_VAL_MASK) | ((v) << NDP120_GPIO1_OUTSET_VAL_SHIFT))
#define NDP120_GPIO1_OUTSET_VAL_EXTRACT(x) \
        (((x) & NDP120_GPIO1_OUTSET_VAL_MASK) >> NDP120_GPIO1_OUTSET_VAL_SHIFT)
#define NDP120_GPIO1_OUTSET_VAL_DEFAULT 0x00000000U
#define NDP120_GPIO1_OUTSET_DEFAULT 0x00000000U 
/* register ndp120.gpio1.outclr */
#define NDP120_GPIO1_OUTCLR 0x40010014U
#define NDP120_GPIO1_OUTCLR_VAL_SHIFT 0
#define NDP120_GPIO1_OUTCLR_VAL_MASK 0x0000ffffU
#define NDP120_GPIO1_OUTCLR_VAL(v) \
        ((v) << NDP120_GPIO1_OUTCLR_VAL_SHIFT)
#define NDP120_GPIO1_OUTCLR_VAL_INSERT(x, v) \
        ((x) | ((v) << NDP120_GPIO1_OUTCLR_VAL_SHIFT))
#define NDP120_GPIO1_OUTCLR_VAL_MASK_INSERT(x, v) \
        (((x) & ~NDP120_GPIO1_OUTCLR_VAL_MASK) | ((v) << NDP120_GPIO1_OUTCLR_VAL_SHIFT))
#define NDP120_GPIO1_OUTCLR_VAL_EXTRACT(x) \
        (((x) & NDP120_GPIO1_OUTCLR_VAL_MASK) >> NDP120_GPIO1_OUTCLR_VAL_SHIFT)
#define NDP120_GPIO1_OUTCLR_VAL_DEFAULT 0x00000000U
#define NDP120_GPIO1_OUTCLR_DEFAULT 0x00000000U 
/* register ndp120.gpio1.altset */
#define NDP120_GPIO1_ALTSET 0x40010018U
#define NDP120_GPIO1_ALTSET_VAL_SHIFT 0
#define NDP120_GPIO1_ALTSET_VAL_MASK 0x0000ffffU
#define NDP120_GPIO1_ALTSET_VAL(v) \
        ((v) << NDP120_GPIO1_ALTSET_VAL_SHIFT)
#define NDP120_GPIO1_ALTSET_VAL_INSERT(x, v) \
        ((x) | ((v) << NDP120_GPIO1_ALTSET_VAL_SHIFT))
#define NDP120_GPIO1_ALTSET_VAL_MASK_INSERT(x, v) \
        (((x) & ~NDP120_GPIO1_ALTSET_VAL_MASK) | ((v) << NDP120_GPIO1_ALTSET_VAL_SHIFT))
#define NDP120_GPIO1_ALTSET_VAL_EXTRACT(x) \
        (((x) & NDP120_GPIO1_ALTSET_VAL_MASK) >> NDP120_GPIO1_ALTSET_VAL_SHIFT)
#define NDP120_GPIO1_ALTSET_VAL_DEFAULT 0x00000000U
#define NDP120_GPIO1_ALTSET_DEFAULT 0x00000000U 
/* register ndp120.gpio1.altclr */
#define NDP120_GPIO1_ALTCLR 0x4001001cU
#define NDP120_GPIO1_ALTCLR_VAL_SHIFT 0
#define NDP120_GPIO1_ALTCLR_VAL_MASK 0x0000ffffU
#define NDP120_GPIO1_ALTCLR_VAL(v) \
        ((v) << NDP120_GPIO1_ALTCLR_VAL_SHIFT)
#define NDP120_GPIO1_ALTCLR_VAL_INSERT(x, v) \
        ((x) | ((v) << NDP120_GPIO1_ALTCLR_VAL_SHIFT))
#define NDP120_GPIO1_ALTCLR_VAL_MASK_INSERT(x, v) \
        (((x) & ~NDP120_GPIO1_ALTCLR_VAL_MASK) | ((v) << NDP120_GPIO1_ALTCLR_VAL_SHIFT))
#define NDP120_GPIO1_ALTCLR_VAL_EXTRACT(x) \
        (((x) & NDP120_GPIO1_ALTCLR_VAL_MASK) >> NDP120_GPIO1_ALTCLR_VAL_SHIFT)
#define NDP120_GPIO1_ALTCLR_VAL_DEFAULT 0x00000000U
#define NDP120_GPIO1_ALTCLR_DEFAULT 0x00000000U 

/*
 * block ndp120.gpio, base 0x40011000
 */
#define NDP120_GPIO 0x40011000U
#define NDP120_GPIO_SIZE 0x00001000U
/* register ndp120.gpio.datain */
#define NDP120_GPIO_DATAIN 0x40011000U
#define NDP120_GPIO_DATAIN_VAL_SHIFT 0
#define NDP120_GPIO_DATAIN_VAL_MASK 0x0000ffffU
#define NDP120_GPIO_DATAIN_VAL(v) \
        ((v) << NDP120_GPIO_DATAIN_VAL_SHIFT)
#define NDP120_GPIO_DATAIN_VAL_INSERT(x, v) \
        ((x) | ((v) << NDP120_GPIO_DATAIN_VAL_SHIFT))
#define NDP120_GPIO_DATAIN_VAL_MASK_INSERT(x, v) \
        (((x) & ~NDP120_GPIO_DATAIN_VAL_MASK) | ((v) << NDP120_GPIO_DATAIN_VAL_SHIFT))
#define NDP120_GPIO_DATAIN_VAL_EXTRACT(x) \
        (((x) & NDP120_GPIO_DATAIN_VAL_MASK) >> NDP120_GPIO_DATAIN_VAL_SHIFT)
#define NDP120_GPIO_DATAIN_VAL_DEFAULT 0x00000000U
#define NDP120_GPIO_DATAIN_DEFAULT 0x00000000U 
/* register ndp120.gpio.dataout */
#define NDP120_GPIO_DATAOUT 0x40011004U
#define NDP120_GPIO_DATAOUT_VAL_SHIFT 0
#define NDP120_GPIO_DATAOUT_VAL_MASK 0x0000ffffU
#define NDP120_GPIO_DATAOUT_VAL(v) \
        ((v) << NDP120_GPIO_DATAOUT_VAL_SHIFT)
#define NDP120_GPIO_DATAOUT_VAL_INSERT(x, v) \
        ((x) | ((v) << NDP120_GPIO_DATAOUT_VAL_SHIFT))
#define NDP120_GPIO_DATAOUT_VAL_MASK_INSERT(x, v) \
        (((x) & ~NDP120_GPIO_DATAOUT_VAL_MASK) | ((v) << NDP120_GPIO_DATAOUT_VAL_SHIFT))
#define NDP120_GPIO_DATAOUT_VAL_EXTRACT(x) \
        (((x) & NDP120_GPIO_DATAOUT_VAL_MASK) >> NDP120_GPIO_DATAOUT_VAL_SHIFT)
#define NDP120_GPIO_DATAOUT_VAL_DEFAULT 0x00000000U
#define NDP120_GPIO_DATAOUT_DEFAULT 0x00000000U 
/* register ndp120.gpio.outset */
#define NDP120_GPIO_OUTSET 0x40011010U
#define NDP120_GPIO_OUTSET_VAL_SHIFT 0
#define NDP120_GPIO_OUTSET_VAL_MASK 0x0000ffffU
#define NDP120_GPIO_OUTSET_VAL(v) \
        ((v) << NDP120_GPIO_OUTSET_VAL_SHIFT)
#define NDP120_GPIO_OUTSET_VAL_INSERT(x, v) \
        ((x) | ((v) << NDP120_GPIO_OUTSET_VAL_SHIFT))
#define NDP120_GPIO_OUTSET_VAL_MASK_INSERT(x, v) \
        (((x) & ~NDP120_GPIO_OUTSET_VAL_MASK) | ((v) << NDP120_GPIO_OUTSET_VAL_SHIFT))
#define NDP120_GPIO_OUTSET_VAL_EXTRACT(x) \
        (((x) & NDP120_GPIO_OUTSET_VAL_MASK) >> NDP120_GPIO_OUTSET_VAL_SHIFT)
#define NDP120_GPIO_OUTSET_VAL_DEFAULT 0x00000000U
#define NDP120_GPIO_OUTSET_DEFAULT 0x00000000U 
/* register ndp120.gpio.outclr */
#define NDP120_GPIO_OUTCLR 0x40011014U
#define NDP120_GPIO_OUTCLR_VAL_SHIFT 0
#define NDP120_GPIO_OUTCLR_VAL_MASK 0x0000ffffU
#define NDP120_GPIO_OUTCLR_VAL(v) \
        ((v) << NDP120_GPIO_OUTCLR_VAL_SHIFT)
#define NDP120_GPIO_OUTCLR_VAL_INSERT(x, v) \
        ((x) | ((v) << NDP120_GPIO_OUTCLR_VAL_SHIFT))
#define NDP120_GPIO_OUTCLR_VAL_MASK_INSERT(x, v) \
        (((x) & ~NDP120_GPIO_OUTCLR_VAL_MASK) | ((v) << NDP120_GPIO_OUTCLR_VAL_SHIFT))
#define NDP120_GPIO_OUTCLR_VAL_EXTRACT(x) \
        (((x) & NDP120_GPIO_OUTCLR_VAL_MASK) >> NDP120_GPIO_OUTCLR_VAL_SHIFT)
#define NDP120_GPIO_OUTCLR_VAL_DEFAULT 0x00000000U
#define NDP120_GPIO_OUTCLR_DEFAULT 0x00000000U 
/* register ndp120.gpio.altset */
#define NDP120_GPIO_ALTSET 0x40011018U
#define NDP120_GPIO_ALTSET_VAL_SHIFT 0
#define NDP120_GPIO_ALTSET_VAL_MASK 0x0000ffffU
#define NDP120_GPIO_ALTSET_VAL(v) \
        ((v) << NDP120_GPIO_ALTSET_VAL_SHIFT)
#define NDP120_GPIO_ALTSET_VAL_INSERT(x, v) \
        ((x) | ((v) << NDP120_GPIO_ALTSET_VAL_SHIFT))
#define NDP120_GPIO_ALTSET_VAL_MASK_INSERT(x, v) \
        (((x) & ~NDP120_GPIO_ALTSET_VAL_MASK) | ((v) << NDP120_GPIO_ALTSET_VAL_SHIFT))
#define NDP120_GPIO_ALTSET_VAL_EXTRACT(x) \
        (((x) & NDP120_GPIO_ALTSET_VAL_MASK) >> NDP120_GPIO_ALTSET_VAL_SHIFT)
#define NDP120_GPIO_ALTSET_VAL_DEFAULT 0x00000000U
#define NDP120_GPIO_ALTSET_DEFAULT 0x00000000U 
/* register ndp120.gpio.altclr */
#define NDP120_GPIO_ALTCLR 0x4001101cU
#define NDP120_GPIO_ALTCLR_VAL_SHIFT 0
#define NDP120_GPIO_ALTCLR_VAL_MASK 0x0000ffffU
#define NDP120_GPIO_ALTCLR_VAL(v) \
        ((v) << NDP120_GPIO_ALTCLR_VAL_SHIFT)
#define NDP120_GPIO_ALTCLR_VAL_INSERT(x, v) \
        ((x) | ((v) << NDP120_GPIO_ALTCLR_VAL_SHIFT))
#define NDP120_GPIO_ALTCLR_VAL_MASK_INSERT(x, v) \
        (((x) & ~NDP120_GPIO_ALTCLR_VAL_MASK) | ((v) << NDP120_GPIO_ALTCLR_VAL_SHIFT))
#define NDP120_GPIO_ALTCLR_VAL_EXTRACT(x) \
        (((x) & NDP120_GPIO_ALTCLR_VAL_MASK) >> NDP120_GPIO_ALTCLR_VAL_SHIFT)
#define NDP120_GPIO_ALTCLR_VAL_DEFAULT 0x00000000U
#define NDP120_GPIO_ALTCLR_DEFAULT 0x00000000U 

/*
 * block ndp120.sysctl, base 0x4001f000
 */
#define NDP120_SYSCTL 0x4001f000U
#define NDP120_SYSCTL_SIZE 0x00001000U
/* register ndp120.sysctl.memctrl */
#define NDP120_SYSCTL_MEMCTRL 0x4001f000U
#define NDP120_SYSCTL_MEMCTRL_REMAP_SHIFT 0
#define NDP120_SYSCTL_MEMCTRL_REMAP_MASK 0x00000001U
#define NDP120_SYSCTL_MEMCTRL_REMAP(v) \
        ((v) << NDP120_SYSCTL_MEMCTRL_REMAP_SHIFT)
#define NDP120_SYSCTL_MEMCTRL_REMAP_INSERT(x, v) \
        ((x) | ((v) << NDP120_SYSCTL_MEMCTRL_REMAP_SHIFT))
#define NDP120_SYSCTL_MEMCTRL_REMAP_MASK_INSERT(x, v) \
        (((x) & ~NDP120_SYSCTL_MEMCTRL_REMAP_MASK) | ((v) << NDP120_SYSCTL_MEMCTRL_REMAP_SHIFT))
#define NDP120_SYSCTL_MEMCTRL_REMAP_EXTRACT(x) \
        (((x) & NDP120_SYSCTL_MEMCTRL_REMAP_MASK) >> NDP120_SYSCTL_MEMCTRL_REMAP_SHIFT)
#define NDP120_SYSCTL_MEMCTRL_REMAP_DEFAULT 0x00000001U
#define NDP120_SYSCTL_MEMCTRL_DEFAULT 0x00000001U 

/*
 * block ndp120.dnndata0_0, base 0x60000000
 */
#define NDP120_DNNDATA0_0 0x60000000U
#define NDP120_DNNDATA0_0_SIZE 0x00020000U

/*
 * block ndp120.dnndata0_1, base 0x60020000
 */
#define NDP120_DNNDATA0_1 0x60020000U
#define NDP120_DNNDATA0_1_SIZE 0x00010000U

/*
 * block ndp120.dnndata1_0, base 0x60040000
 */
#define NDP120_DNNDATA1_0 0x60040000U
#define NDP120_DNNDATA1_0_SIZE 0x00020000U

/*
 * block ndp120.dnndata1_1, base 0x60060000
 */
#define NDP120_DNNDATA1_1 0x60060000U
#define NDP120_DNNDATA1_1_SIZE 0x00010000U

/*
 * block ndp120.dnnparams, base 0x60080000
 */
#define NDP120_DNNPARAMS 0x60080000U
#define NDP120_DNNPARAMS_SIZE 0x00080000U

/*
 * block ndp120.sysrom, base 0xf0001000
 */
#define NDP120_SYSROM 0xf0001000U
#define NDP120_SYSROM_SIZE 0x00001000U

#endif
