AArch64 MP.R.RF+addr-cachesync+dmb+ctrl-isb

(* 0x14000000 = B +0 *)

{
0:X1=z; 0:X2=0x14000005; 0:X3=P2:L3; 0:X6=y;
1:X1=0x14000001; 1:X3=P2:L3; 1:X5=z;
2:X1=y;
}
 P0           | P1          | P2          ;
LDR W0,[X1]   | LDR W0,[X3] | LDR W0,[X1] ;
STR W2,[X3]   | STR W1,[X3] | CBZ W0,L2   ;
EOR X4,X0,X0  | DMB SY      | L2:         ;
ADD X4,X4,X3  | MOV W4,#1   | ISB         ;
DC CVAU, X4   | STR W4,[X5] | L3:         ;
DSB SY        |             | B Lfail1    ;
IC IVAU, X3   |             | MOV W9,#3   ;
DSB SY        |             | B Lout      ;
MOV W5,#1     |             | Lfail1:     ;
STR W5,[X6]   |             | MOV W9,#1   ;
              |             | B Lout      ;
              |             | Lfail2:     ;
              |             | MOV W9,#2   ;
              |             | B Lout      ;
              |             | Lout:       ;
~exists (1:X0=0x1400005 /\ 2:X9=2)  (* in the model *)
