Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.3 (lin64) Build 1034051 Fri Oct  3 16:32:59 MDT 2014
| Date         : Sat Mar 21 08:37:32 2015
| Host         : artois running 64-bit Ubuntu 12.04.4 LTS
| Command      : report_timing -delay_type min -max_paths 10 -sort_by group -input_pins -file postplace_timing_min.rpt
| Design       : mkSMAdapter4B
| Device       : 7vx330t-ffg1157
| Speed File   : -3  PRODUCTION 1.11 2014-03-13
-----------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -0.025ns  (arrival time - required time)
  Source:                 thisMesg_reg[21]/C
                            (rising edge-triggered cell FDSE clocked by wciS0_Clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            lastMesg_reg[21]/D
                            (rising edge-triggered cell FDSE clocked by wciS0_Clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             wciS0_Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wciS0_Clk rise@0.000ns - wciS0_Clk rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.100ns (35.979%)  route 0.178ns (64.021%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.290ns
    Source Clock Delay      (SCD):    1.791ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000 r  
    AF30                                              0.000     0.000 r  wciS0_Clk
                         net (fo=0)                   0.000     0.000    wciS0_Clk
    AF30                                                              r  wciS0_Clk_IBUF_inst/I
    AF30                 IBUF (Prop_ibuf_I_O)         0.129     0.129 r  wciS0_Clk_IBUF_inst/O
                         net (fo=1, estimated)        1.045     1.175    wciS0_Clk_IBUF
    BUFGCTRL_X0Y0                                                     r  wciS0_Clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.201 r  wciS0_Clk_IBUF_BUFG_inst/O
                         net (fo=851, estimated)      0.590     1.791    wciS0_Clk_IBUF_BUFG
    SLICE_X11Y150                                                     r  thisMesg_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y150        FDSE (Prop_fdse_C_Q)         0.100     1.891 r  thisMesg_reg[21]/Q
                         net (fo=4, estimated)        0.178     2.069    thisMesg[21]
    SLICE_X10Y148        FDSE                                         r  lastMesg_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000 r  
    AF30                                              0.000     0.000 r  wciS0_Clk
                         net (fo=0)                   0.000     0.000    wciS0_Clk
    AF30                                                              r  wciS0_Clk_IBUF_inst/I
    AF30                 IBUF (Prop_ibuf_I_O)         0.296     0.296 r  wciS0_Clk_IBUF_inst/O
                         net (fo=1, estimated)        1.101     1.396    wciS0_Clk_IBUF
    BUFGCTRL_X0Y0                                                     r  wciS0_Clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.426 r  wciS0_Clk_IBUF_BUFG_inst/O
                         net (fo=851, estimated)      0.864     2.290    wciS0_Clk_IBUF_BUFG
    SLICE_X10Y148                                                     r  lastMesg_reg[21]/C
                         clock pessimism             -0.233     2.057    
    SLICE_X10Y148        FDSE (Hold_fdse_C_D)         0.037     2.094    lastMesg_reg[21]
  -------------------------------------------------------------------
                         required time                         -2.094    
                         arrival time                           2.069    
  -------------------------------------------------------------------
                         slack                                 -0.025    

Slack (VIOLATED) :        -0.020ns  (arrival time - required time)
  Source:                 thisMesg_reg[23]/C
                            (rising edge-triggered cell FDSE clocked by wciS0_Clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            lastMesg_reg[23]/D
                            (rising edge-triggered cell FDSE clocked by wciS0_Clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             wciS0_Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wciS0_Clk rise@0.000ns - wciS0_Clk rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.118ns (41.088%)  route 0.169ns (58.912%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.288ns
    Source Clock Delay      (SCD):    1.791ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000 r  
    AF30                                              0.000     0.000 r  wciS0_Clk
                         net (fo=0)                   0.000     0.000    wciS0_Clk
    AF30                                                              r  wciS0_Clk_IBUF_inst/I
    AF30                 IBUF (Prop_ibuf_I_O)         0.129     0.129 r  wciS0_Clk_IBUF_inst/O
                         net (fo=1, estimated)        1.045     1.175    wciS0_Clk_IBUF
    BUFGCTRL_X0Y0                                                     r  wciS0_Clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.201 r  wciS0_Clk_IBUF_BUFG_inst/O
                         net (fo=851, estimated)      0.590     1.791    wciS0_Clk_IBUF_BUFG
    SLICE_X10Y150                                                     r  thisMesg_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y150        FDSE (Prop_fdse_C_Q)         0.118     1.909 r  thisMesg_reg[23]/Q
                         net (fo=4, estimated)        0.169     2.078    thisMesg[23]
    SLICE_X15Y149        FDSE                                         r  lastMesg_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000 r  
    AF30                                              0.000     0.000 r  wciS0_Clk
                         net (fo=0)                   0.000     0.000    wciS0_Clk
    AF30                                                              r  wciS0_Clk_IBUF_inst/I
    AF30                 IBUF (Prop_ibuf_I_O)         0.296     0.296 r  wciS0_Clk_IBUF_inst/O
                         net (fo=1, estimated)        1.101     1.396    wciS0_Clk_IBUF
    BUFGCTRL_X0Y0                                                     r  wciS0_Clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.426 r  wciS0_Clk_IBUF_BUFG_inst/O
                         net (fo=851, estimated)      0.862     2.288    wciS0_Clk_IBUF_BUFG
    SLICE_X15Y149                                                     r  lastMesg_reg[23]/C
                         clock pessimism             -0.233     2.055    
    SLICE_X15Y149        FDSE (Hold_fdse_C_D)         0.043     2.098    lastMesg_reg[23]
  -------------------------------------------------------------------
                         required time                         -2.098    
                         arrival time                           2.078    
  -------------------------------------------------------------------
                         slack                                 -0.020    

Slack (VIOLATED) :        -0.019ns  (arrival time - required time)
  Source:                 thisMesg_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by wciS0_Clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            lastMesg_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by wciS0_Clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             wciS0_Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wciS0_Clk rise@0.000ns - wciS0_Clk rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.118ns (41.171%)  route 0.169ns (58.829%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.290ns
    Source Clock Delay      (SCD):    1.791ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000 r  
    AF30                                              0.000     0.000 r  wciS0_Clk
                         net (fo=0)                   0.000     0.000    wciS0_Clk
    AF30                                                              r  wciS0_Clk_IBUF_inst/I
    AF30                 IBUF (Prop_ibuf_I_O)         0.129     0.129 r  wciS0_Clk_IBUF_inst/O
                         net (fo=1, estimated)        1.045     1.175    wciS0_Clk_IBUF
    BUFGCTRL_X0Y0                                                     r  wciS0_Clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.201 r  wciS0_Clk_IBUF_BUFG_inst/O
                         net (fo=851, estimated)      0.590     1.791    wciS0_Clk_IBUF_BUFG
    SLICE_X10Y150                                                     r  thisMesg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y150        FDSE (Prop_fdse_C_Q)         0.118     1.909 r  thisMesg_reg[2]/Q
                         net (fo=5, estimated)        0.169     2.077    thisMesg[2]
    SLICE_X10Y147        FDSE                                         r  lastMesg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000 r  
    AF30                                              0.000     0.000 r  wciS0_Clk
                         net (fo=0)                   0.000     0.000    wciS0_Clk
    AF30                                                              r  wciS0_Clk_IBUF_inst/I
    AF30                 IBUF (Prop_ibuf_I_O)         0.296     0.296 r  wciS0_Clk_IBUF_inst/O
                         net (fo=1, estimated)        1.101     1.396    wciS0_Clk_IBUF
    BUFGCTRL_X0Y0                                                     r  wciS0_Clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.426 r  wciS0_Clk_IBUF_BUFG_inst/O
                         net (fo=851, estimated)      0.864     2.290    wciS0_Clk_IBUF_BUFG
    SLICE_X10Y147                                                     r  lastMesg_reg[2]/C
                         clock pessimism             -0.233     2.057    
    SLICE_X10Y147        FDSE (Hold_fdse_C_D)         0.040     2.097    lastMesg_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.097    
                         arrival time                           2.077    
  -------------------------------------------------------------------
                         slack                                 -0.019    

Slack (MET) :             0.000ns  (arrival time - required time)
  Source:                 thisMesg_reg[15]/C
                            (rising edge-triggered cell FDSE clocked by wciS0_Clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            lastMesg_reg[15]/D
                            (rising edge-triggered cell FDSE clocked by wciS0_Clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             wciS0_Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wciS0_Clk rise@0.000ns - wciS0_Clk rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.100ns (32.685%)  route 0.206ns (67.315%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.290ns
    Source Clock Delay      (SCD):    1.791ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000 r  
    AF30                                              0.000     0.000 r  wciS0_Clk
                         net (fo=0)                   0.000     0.000    wciS0_Clk
    AF30                                                              r  wciS0_Clk_IBUF_inst/I
    AF30                 IBUF (Prop_ibuf_I_O)         0.129     0.129 r  wciS0_Clk_IBUF_inst/O
                         net (fo=1, estimated)        1.045     1.175    wciS0_Clk_IBUF
    BUFGCTRL_X0Y0                                                     r  wciS0_Clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.201 r  wciS0_Clk_IBUF_BUFG_inst/O
                         net (fo=851, estimated)      0.590     1.791    wciS0_Clk_IBUF_BUFG
    SLICE_X11Y151                                                     r  thisMesg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y151        FDSE (Prop_fdse_C_Q)         0.100     1.891 r  thisMesg_reg[15]/Q
                         net (fo=3, estimated)        0.206     2.097    thisMesg[15]
    SLICE_X10Y147        FDSE                                         r  lastMesg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000 r  
    AF30                                              0.000     0.000 r  wciS0_Clk
                         net (fo=0)                   0.000     0.000    wciS0_Clk
    AF30                                                              r  wciS0_Clk_IBUF_inst/I
    AF30                 IBUF (Prop_ibuf_I_O)         0.296     0.296 r  wciS0_Clk_IBUF_inst/O
                         net (fo=1, estimated)        1.101     1.396    wciS0_Clk_IBUF
    BUFGCTRL_X0Y0                                                     r  wciS0_Clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.426 r  wciS0_Clk_IBUF_BUFG_inst/O
                         net (fo=851, estimated)      0.864     2.290    wciS0_Clk_IBUF_BUFG
    SLICE_X10Y147                                                     r  lastMesg_reg[15]/C
                         clock pessimism             -0.233     2.057    
    SLICE_X10Y147        FDSE (Hold_fdse_C_D)         0.040     2.097    lastMesg_reg[15]
  -------------------------------------------------------------------
                         required time                         -2.097    
                         arrival time                           2.097    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.001ns  (arrival time - required time)
  Source:                 wsiM_trafficSticky_reg/C
                            (rising edge-triggered cell FDRE clocked by wciS0_Clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            wsiM_statusR_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by wciS0_Clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             wciS0_Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wciS0_Clk rise@0.000ns - wciS0_Clk rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.118ns (38.876%)  route 0.186ns (61.124%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.288ns
    Source Clock Delay      (SCD):    1.789ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000 r  
    AF30                                              0.000     0.000 r  wciS0_Clk
                         net (fo=0)                   0.000     0.000    wciS0_Clk
    AF30                                                              r  wciS0_Clk_IBUF_inst/I
    AF30                 IBUF (Prop_ibuf_I_O)         0.129     0.129 r  wciS0_Clk_IBUF_inst/O
                         net (fo=1, estimated)        1.045     1.175    wciS0_Clk_IBUF
    BUFGCTRL_X0Y0                                                     r  wciS0_Clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.201 r  wciS0_Clk_IBUF_BUFG_inst/O
                         net (fo=851, estimated)      0.588     1.789    wciS0_Clk_IBUF_BUFG
    SLICE_X18Y153                                                     r  wsiM_trafficSticky_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y153        FDRE (Prop_fdre_C_Q)         0.118     1.907 r  wsiM_trafficSticky_reg/Q
                         net (fo=2, estimated)        0.186     2.092    wsiM_trafficSticky
    SLICE_X18Y148        FDRE                                         r  wsiM_statusR_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000 r  
    AF30                                              0.000     0.000 r  wciS0_Clk
                         net (fo=0)                   0.000     0.000    wciS0_Clk
    AF30                                                              r  wciS0_Clk_IBUF_inst/I
    AF30                 IBUF (Prop_ibuf_I_O)         0.296     0.296 r  wciS0_Clk_IBUF_inst/O
                         net (fo=1, estimated)        1.101     1.396    wciS0_Clk_IBUF
    BUFGCTRL_X0Y0                                                     r  wciS0_Clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.426 r  wciS0_Clk_IBUF_BUFG_inst/O
                         net (fo=851, estimated)      0.862     2.288    wciS0_Clk_IBUF_BUFG
    SLICE_X18Y148                                                     r  wsiM_statusR_reg[0]/C
                         clock pessimism             -0.233     2.055    
    SLICE_X18Y148        FDRE (Hold_fdre_C_D)         0.037     2.092    wsiM_statusR_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.092    
                         arrival time                           2.092    
  -------------------------------------------------------------------
                         slack                                  0.001    

Slack (MET) :             0.008ns  (arrival time - required time)
  Source:                 thisMesg_reg[13]/C
                            (rising edge-triggered cell FDSE clocked by wciS0_Clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            lastMesg_reg[13]/D
                            (rising edge-triggered cell FDSE clocked by wciS0_Clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             wciS0_Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wciS0_Clk rise@0.000ns - wciS0_Clk rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.118ns (37.929%)  route 0.193ns (62.071%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.290ns
    Source Clock Delay      (SCD):    1.791ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000 r  
    AF30                                              0.000     0.000 r  wciS0_Clk
                         net (fo=0)                   0.000     0.000    wciS0_Clk
    AF30                                                              r  wciS0_Clk_IBUF_inst/I
    AF30                 IBUF (Prop_ibuf_I_O)         0.129     0.129 r  wciS0_Clk_IBUF_inst/O
                         net (fo=1, estimated)        1.045     1.175    wciS0_Clk_IBUF
    BUFGCTRL_X0Y0                                                     r  wciS0_Clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.201 r  wciS0_Clk_IBUF_BUFG_inst/O
                         net (fo=851, estimated)      0.590     1.791    wciS0_Clk_IBUF_BUFG
    SLICE_X10Y152                                                     r  thisMesg_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y152        FDSE (Prop_fdse_C_Q)         0.118     1.909 r  thisMesg_reg[13]/Q
                         net (fo=4, estimated)        0.193     2.102    thisMesg[13]
    SLICE_X10Y147        FDSE                                         r  lastMesg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000 r  
    AF30                                              0.000     0.000 r  wciS0_Clk
                         net (fo=0)                   0.000     0.000    wciS0_Clk
    AF30                                                              r  wciS0_Clk_IBUF_inst/I
    AF30                 IBUF (Prop_ibuf_I_O)         0.296     0.296 r  wciS0_Clk_IBUF_inst/O
                         net (fo=1, estimated)        1.101     1.396    wciS0_Clk_IBUF
    BUFGCTRL_X0Y0                                                     r  wciS0_Clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.426 r  wciS0_Clk_IBUF_BUFG_inst/O
                         net (fo=851, estimated)      0.864     2.290    wciS0_Clk_IBUF_BUFG
    SLICE_X10Y147                                                     r  lastMesg_reg[13]/C
                         clock pessimism             -0.233     2.057    
    SLICE_X10Y147        FDSE (Hold_fdse_C_D)         0.037     2.094    lastMesg_reg[13]
  -------------------------------------------------------------------
                         required time                         -2.094    
                         arrival time                           2.102    
  -------------------------------------------------------------------
                         slack                                  0.008    

Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 thisMesg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by wciS0_Clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            lastMesg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by wciS0_Clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             wciS0_Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wciS0_Clk rise@0.000ns - wciS0_Clk rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.100ns (31.895%)  route 0.214ns (68.105%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.289ns
    Source Clock Delay      (SCD):    1.791ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000 r  
    AF30                                              0.000     0.000 r  wciS0_Clk
                         net (fo=0)                   0.000     0.000    wciS0_Clk
    AF30                                                              r  wciS0_Clk_IBUF_inst/I
    AF30                 IBUF (Prop_ibuf_I_O)         0.129     0.129 r  wciS0_Clk_IBUF_inst/O
                         net (fo=1, estimated)        1.045     1.175    wciS0_Clk_IBUF
    BUFGCTRL_X0Y0                                                     r  wciS0_Clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.201 r  wciS0_Clk_IBUF_BUFG_inst/O
                         net (fo=851, estimated)      0.590     1.791    wciS0_Clk_IBUF_BUFG
    SLICE_X11Y150                                                     r  thisMesg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y150        FDRE (Prop_fdre_C_Q)         0.100     1.891 r  thisMesg_reg[0]/Q
                         net (fo=3, estimated)        0.214     2.104    thisMesg[0]
    SLICE_X10Y146        FDRE                                         r  lastMesg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000 r  
    AF30                                              0.000     0.000 r  wciS0_Clk
                         net (fo=0)                   0.000     0.000    wciS0_Clk
    AF30                                                              r  wciS0_Clk_IBUF_inst/I
    AF30                 IBUF (Prop_ibuf_I_O)         0.296     0.296 r  wciS0_Clk_IBUF_inst/O
                         net (fo=1, estimated)        1.101     1.396    wciS0_Clk_IBUF
    BUFGCTRL_X0Y0                                                     r  wciS0_Clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.426 r  wciS0_Clk_IBUF_BUFG_inst/O
                         net (fo=851, estimated)      0.863     2.289    wciS0_Clk_IBUF_BUFG
    SLICE_X10Y146                                                     r  lastMesg_reg[0]/C
                         clock pessimism             -0.233     2.056    
    SLICE_X10Y146        FDRE (Hold_fdre_C_D)         0.037     2.093    lastMesg_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.093    
                         arrival time                           2.104    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 thisMesg_reg[22]/C
                            (rising edge-triggered cell FDSE clocked by wciS0_Clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            lastMesg_reg[22]/D
                            (rising edge-triggered cell FDSE clocked by wciS0_Clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             wciS0_Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wciS0_Clk rise@0.000ns - wciS0_Clk rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.100ns (31.543%)  route 0.217ns (68.457%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.288ns
    Source Clock Delay      (SCD):    1.791ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000 r  
    AF30                                              0.000     0.000 r  wciS0_Clk
                         net (fo=0)                   0.000     0.000    wciS0_Clk
    AF30                                                              r  wciS0_Clk_IBUF_inst/I
    AF30                 IBUF (Prop_ibuf_I_O)         0.129     0.129 r  wciS0_Clk_IBUF_inst/O
                         net (fo=1, estimated)        1.045     1.175    wciS0_Clk_IBUF
    BUFGCTRL_X0Y0                                                     r  wciS0_Clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.201 r  wciS0_Clk_IBUF_BUFG_inst/O
                         net (fo=851, estimated)      0.590     1.791    wciS0_Clk_IBUF_BUFG
    SLICE_X11Y151                                                     r  thisMesg_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y151        FDSE (Prop_fdse_C_Q)         0.100     1.891 r  thisMesg_reg[22]/Q
                         net (fo=4, estimated)        0.217     2.108    thisMesg[22]
    SLICE_X15Y149        FDSE                                         r  lastMesg_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000 r  
    AF30                                              0.000     0.000 r  wciS0_Clk
                         net (fo=0)                   0.000     0.000    wciS0_Clk
    AF30                                                              r  wciS0_Clk_IBUF_inst/I
    AF30                 IBUF (Prop_ibuf_I_O)         0.296     0.296 r  wciS0_Clk_IBUF_inst/O
                         net (fo=1, estimated)        1.101     1.396    wciS0_Clk_IBUF
    BUFGCTRL_X0Y0                                                     r  wciS0_Clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.426 r  wciS0_Clk_IBUF_BUFG_inst/O
                         net (fo=851, estimated)      0.862     2.288    wciS0_Clk_IBUF_BUFG
    SLICE_X15Y149                                                     r  lastMesg_reg[22]/C
                         clock pessimism             -0.233     2.055    
    SLICE_X15Y149        FDSE (Hold_fdse_C_D)         0.041     2.096    lastMesg_reg[22]
  -------------------------------------------------------------------
                         required time                         -2.096    
                         arrival time                           2.108    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 thisMesg_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by wciS0_Clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            lastMesg_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by wciS0_Clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             wciS0_Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wciS0_Clk rise@0.000ns - wciS0_Clk rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.118ns (37.646%)  route 0.195ns (62.354%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.287ns
    Source Clock Delay      (SCD):    1.790ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000 r  
    AF30                                              0.000     0.000 r  wciS0_Clk
                         net (fo=0)                   0.000     0.000    wciS0_Clk
    AF30                                                              r  wciS0_Clk_IBUF_inst/I
    AF30                 IBUF (Prop_ibuf_I_O)         0.129     0.129 r  wciS0_Clk_IBUF_inst/O
                         net (fo=1, estimated)        1.045     1.175    wciS0_Clk_IBUF
    BUFGCTRL_X0Y0                                                     r  wciS0_Clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.201 r  wciS0_Clk_IBUF_BUFG_inst/O
                         net (fo=851, estimated)      0.589     1.790    wciS0_Clk_IBUF_BUFG
    SLICE_X12Y151                                                     r  thisMesg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y151        FDSE (Prop_fdse_C_Q)         0.118     1.908 r  thisMesg_reg[4]/Q
                         net (fo=5, estimated)        0.195     2.103    thisMesg[4]
    SLICE_X12Y146        FDSE                                         r  lastMesg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000 r  
    AF30                                              0.000     0.000 r  wciS0_Clk
                         net (fo=0)                   0.000     0.000    wciS0_Clk
    AF30                                                              r  wciS0_Clk_IBUF_inst/I
    AF30                 IBUF (Prop_ibuf_I_O)         0.296     0.296 r  wciS0_Clk_IBUF_inst/O
                         net (fo=1, estimated)        1.101     1.396    wciS0_Clk_IBUF
    BUFGCTRL_X0Y0                                                     r  wciS0_Clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.426 r  wciS0_Clk_IBUF_BUFG_inst/O
                         net (fo=851, estimated)      0.861     2.287    wciS0_Clk_IBUF_BUFG
    SLICE_X12Y146                                                     r  lastMesg_reg[4]/C
                         clock pessimism             -0.233     2.054    
    SLICE_X12Y146        FDSE (Hold_fdse_C_D)         0.037     2.091    lastMesg_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.091    
                         arrival time                           2.103    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 thisMesg_reg[10]/C
                            (rising edge-triggered cell FDSE clocked by wciS0_Clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            lastMesg_reg[10]/D
                            (rising edge-triggered cell FDSE clocked by wciS0_Clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             wciS0_Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (wciS0_Clk rise@0.000ns - wciS0_Clk rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.118ns (36.958%)  route 0.201ns (63.042%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.289ns
    Source Clock Delay      (SCD):    1.790ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000 r  
    AF30                                              0.000     0.000 r  wciS0_Clk
                         net (fo=0)                   0.000     0.000    wciS0_Clk
    AF30                                                              r  wciS0_Clk_IBUF_inst/I
    AF30                 IBUF (Prop_ibuf_I_O)         0.129     0.129 r  wciS0_Clk_IBUF_inst/O
                         net (fo=1, estimated)        1.045     1.175    wciS0_Clk_IBUF
    BUFGCTRL_X0Y0                                                     r  wciS0_Clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.201 r  wciS0_Clk_IBUF_BUFG_inst/O
                         net (fo=851, estimated)      0.589     1.790    wciS0_Clk_IBUF_BUFG
    SLICE_X10Y154                                                     r  thisMesg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y154        FDSE (Prop_fdse_C_Q)         0.118     1.908 r  thisMesg_reg[10]/Q
                         net (fo=5, estimated)        0.201     2.109    thisMesg[10]
    SLICE_X11Y146        FDSE                                         r  lastMesg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000 r  
    AF30                                              0.000     0.000 r  wciS0_Clk
                         net (fo=0)                   0.000     0.000    wciS0_Clk
    AF30                                                              r  wciS0_Clk_IBUF_inst/I
    AF30                 IBUF (Prop_ibuf_I_O)         0.296     0.296 r  wciS0_Clk_IBUF_inst/O
                         net (fo=1, estimated)        1.101     1.396    wciS0_Clk_IBUF
    BUFGCTRL_X0Y0                                                     r  wciS0_Clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.426 r  wciS0_Clk_IBUF_BUFG_inst/O
                         net (fo=851, estimated)      0.863     2.289    wciS0_Clk_IBUF_BUFG
    SLICE_X11Y146                                                     r  lastMesg_reg[10]/C
                         clock pessimism             -0.233     2.056    
    SLICE_X11Y146        FDSE (Hold_fdse_C_D)         0.040     2.096    lastMesg_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.096    
                         arrival time                           2.109    
  -------------------------------------------------------------------
                         slack                                  0.013    




