{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1697278224912 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1697278224916 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Oct 14 12:10:24 2023 " "Processing started: Sat Oct 14 12:10:24 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1697278224916 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697278224916 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off LanceurDe -c LanceurDe " "Command: quartus_map --read_settings_files=on --write_settings_files=off LanceurDe -c LanceurDe" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697278224916 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1697278225241 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 24 " "Parallel compilation is enabled and will use 16 of the 24 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1697278225241 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "transswbin.v 1 1 " "Found 1 design units, including 1 entities, in source file transswbin.v" { { "Info" "ISGN_ENTITY_NAME" "1 TransSWBin " "Found entity 1: TransSWBin" {  } { { "TransSWBin.v" "" { Text "C:/Users/mael/Documents/Polytech/Version FINAL HDL/HDL_Projet/LanceurDe/TransSWBin.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697278231198 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697278231198 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "transbincpt.v 1 1 " "Found 1 design units, including 1 entities, in source file transbincpt.v" { { "Info" "ISGN_ENTITY_NAME" "1 TransBinCPT " "Found entity 1: TransBinCPT" {  } { { "TransBinCPT.v" "" { Text "C:/Users/mael/Documents/Polytech/Version FINAL HDL/HDL_Projet/LanceurDe/TransBinCPT.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697278231202 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697278231202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "trans_aff_res.v 1 1 " "Found 1 design units, including 1 entities, in source file trans_aff_res.v" { { "Info" "ISGN_ENTITY_NAME" "1 Trans_Aff_Res " "Found entity 1: Trans_Aff_Res" {  } { { "Trans_Aff_Res.v" "" { Text "C:/Users/mael/Documents/Polytech/Version FINAL HDL/HDL_Projet/LanceurDe/Trans_Aff_Res.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697278231206 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697278231206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "trans_aff_ch.v 1 1 " "Found 1 design units, including 1 entities, in source file trans_aff_ch.v" { { "Info" "ISGN_ENTITY_NAME" "1 Trans_Aff_CH " "Found entity 1: Trans_Aff_CH" {  } { { "Trans_Aff_CH.v" "" { Text "C:/Users/mael/Documents/Polytech/Version FINAL HDL/HDL_Projet/LanceurDe/Trans_Aff_CH.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697278231210 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697278231210 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "trans_7seg.v 1 1 " "Found 1 design units, including 1 entities, in source file trans_7seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 Trans_7seg " "Found entity 1: Trans_7seg" {  } { { "Trans_7seg.v" "" { Text "C:/Users/mael/Documents/Polytech/Version FINAL HDL/HDL_Projet/LanceurDe/Trans_7seg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697278231215 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697278231215 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoirede.v 1 1 " "Found 1 design units, including 1 entities, in source file memoirede.v" { { "Info" "ISGN_ENTITY_NAME" "1 MemoireDe " "Found entity 1: MemoireDe" {  } { { "MemoireDe.v" "" { Text "C:/Users/mael/Documents/Polytech/Version FINAL HDL/HDL_Projet/LanceurDe/MemoireDe.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697278231219 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697278231219 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cptaleat.v 1 1 " "Found 1 design units, including 1 entities, in source file cptaleat.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPTAleat " "Found entity 1: CPTAleat" {  } { { "CPTAleat.v" "" { Text "C:/Users/mael/Documents/Polytech/Version FINAL HDL/HDL_Projet/LanceurDe/CPTAleat.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697278231223 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697278231223 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lanceurde.v 1 1 " "Found 1 design units, including 1 entities, in source file lanceurde.v" { { "Info" "ISGN_ENTITY_NAME" "1 LanceurDe " "Found entity 1: LanceurDe" {  } { { "LanceurDe.v" "" { Text "C:/Users/mael/Documents/Polytech/Version FINAL HDL/HDL_Projet/LanceurDe/LanceurDe.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697278231227 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697278231227 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "blocklanceur.bdf 1 1 " "Found 1 design units, including 1 entities, in source file blocklanceur.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 BlockLanceur " "Found entity 1: BlockLanceur" {  } { { "BlockLanceur.bdf" "" { Schematic "C:/Users/mael/Documents/Polytech/Version FINAL HDL/HDL_Projet/LanceurDe/BlockLanceur.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697278231231 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697278231231 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "BlockLanceur " "Elaborating entity \"BlockLanceur\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1697278231278 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LanceurDe LanceurDe:inst " "Elaborating entity \"LanceurDe\" for hierarchy \"LanceurDe:inst\"" {  } { { "BlockLanceur.bdf" "inst" { Schematic "C:/Users/mael/Documents/Polytech/Version FINAL HDL/HDL_Projet/LanceurDe/BlockLanceur.bdf" { { 160 408 608 304 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697278231280 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TransSWBin LanceurDe:inst\|TransSWBin:TSWBin " "Elaborating entity \"TransSWBin\" for hierarchy \"LanceurDe:inst\|TransSWBin:TSWBin\"" {  } { { "LanceurDe.v" "TSWBin" { Text "C:/Users/mael/Documents/Polytech/Version FINAL HDL/HDL_Projet/LanceurDe/LanceurDe.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697278231282 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "TransSWBin.v(12) " "Verilog HDL Case Statement information at TransSWBin.v(12): all case item expressions in this case statement are onehot" {  } { { "TransSWBin.v" "" { Text "C:/Users/mael/Documents/Polytech/Version FINAL HDL/HDL_Projet/LanceurDe/TransSWBin.v" 12 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1697278231283 "|LanceurDe|TransSWBin:TSWBin"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Trans_Aff_CH LanceurDe:inst\|Trans_Aff_CH:TAffChoix " "Elaborating entity \"Trans_Aff_CH\" for hierarchy \"LanceurDe:inst\|Trans_Aff_CH:TAffChoix\"" {  } { { "LanceurDe.v" "TAffChoix" { Text "C:/Users/mael/Documents/Polytech/Version FINAL HDL/HDL_Projet/LanceurDe/LanceurDe.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697278231284 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TransBinCPT LanceurDe:inst\|TransBinCPT:TBinCPT " "Elaborating entity \"TransBinCPT\" for hierarchy \"LanceurDe:inst\|TransBinCPT:TBinCPT\"" {  } { { "LanceurDe.v" "TBinCPT" { Text "C:/Users/mael/Documents/Polytech/Version FINAL HDL/HDL_Projet/LanceurDe/LanceurDe.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697278231286 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "TransBinCPT.v(22) " "Verilog HDL Case Statement warning at TransBinCPT.v(22): incomplete case statement has no default case item" {  } { { "TransBinCPT.v" "" { Text "C:/Users/mael/Documents/Polytech/Version FINAL HDL/HDL_Projet/LanceurDe/TransBinCPT.v" 22 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1697278231286 "|BlockLanceur|LanceurDe:inst|TransBinCPT:TBinCPT"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "TransBinCPT.v(30) " "Verilog HDL Case Statement warning at TransBinCPT.v(30): incomplete case statement has no default case item" {  } { { "TransBinCPT.v" "" { Text "C:/Users/mael/Documents/Polytech/Version FINAL HDL/HDL_Projet/LanceurDe/TransBinCPT.v" 30 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1697278231287 "|BlockLanceur|LanceurDe:inst|TransBinCPT:TBinCPT"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Max TransBinCPT.v(12) " "Verilog HDL Always Construct warning at TransBinCPT.v(12): inferring latch(es) for variable \"Max\", which holds its previous value in one or more paths through the always construct" {  } { { "TransBinCPT.v" "" { Text "C:/Users/mael/Documents/Polytech/Version FINAL HDL/HDL_Projet/LanceurDe/TransBinCPT.v" 12 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1697278231287 "|BlockLanceur|LanceurDe:inst|TransBinCPT:TBinCPT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Max\[0\] TransBinCPT.v(12) " "Inferred latch for \"Max\[0\]\" at TransBinCPT.v(12)" {  } { { "TransBinCPT.v" "" { Text "C:/Users/mael/Documents/Polytech/Version FINAL HDL/HDL_Projet/LanceurDe/TransBinCPT.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697278231287 "|BlockLanceur|LanceurDe:inst|TransBinCPT:TBinCPT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Max\[1\] TransBinCPT.v(12) " "Inferred latch for \"Max\[1\]\" at TransBinCPT.v(12)" {  } { { "TransBinCPT.v" "" { Text "C:/Users/mael/Documents/Polytech/Version FINAL HDL/HDL_Projet/LanceurDe/TransBinCPT.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697278231287 "|BlockLanceur|LanceurDe:inst|TransBinCPT:TBinCPT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Max\[2\] TransBinCPT.v(12) " "Inferred latch for \"Max\[2\]\" at TransBinCPT.v(12)" {  } { { "TransBinCPT.v" "" { Text "C:/Users/mael/Documents/Polytech/Version FINAL HDL/HDL_Projet/LanceurDe/TransBinCPT.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697278231287 "|BlockLanceur|LanceurDe:inst|TransBinCPT:TBinCPT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Max\[3\] TransBinCPT.v(12) " "Inferred latch for \"Max\[3\]\" at TransBinCPT.v(12)" {  } { { "TransBinCPT.v" "" { Text "C:/Users/mael/Documents/Polytech/Version FINAL HDL/HDL_Projet/LanceurDe/TransBinCPT.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697278231287 "|BlockLanceur|LanceurDe:inst|TransBinCPT:TBinCPT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Max\[4\] TransBinCPT.v(12) " "Inferred latch for \"Max\[4\]\" at TransBinCPT.v(12)" {  } { { "TransBinCPT.v" "" { Text "C:/Users/mael/Documents/Polytech/Version FINAL HDL/HDL_Projet/LanceurDe/TransBinCPT.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697278231287 "|BlockLanceur|LanceurDe:inst|TransBinCPT:TBinCPT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Max\[5\] TransBinCPT.v(12) " "Inferred latch for \"Max\[5\]\" at TransBinCPT.v(12)" {  } { { "TransBinCPT.v" "" { Text "C:/Users/mael/Documents/Polytech/Version FINAL HDL/HDL_Projet/LanceurDe/TransBinCPT.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697278231287 "|BlockLanceur|LanceurDe:inst|TransBinCPT:TBinCPT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Max\[6\] TransBinCPT.v(12) " "Inferred latch for \"Max\[6\]\" at TransBinCPT.v(12)" {  } { { "TransBinCPT.v" "" { Text "C:/Users/mael/Documents/Polytech/Version FINAL HDL/HDL_Projet/LanceurDe/TransBinCPT.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697278231287 "|BlockLanceur|LanceurDe:inst|TransBinCPT:TBinCPT"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPTAleat LanceurDe:inst\|CPTAleat:CAleat " "Elaborating entity \"CPTAleat\" for hierarchy \"LanceurDe:inst\|CPTAleat:CAleat\"" {  } { { "LanceurDe.v" "CAleat" { Text "C:/Users/mael/Documents/Polytech/Version FINAL HDL/HDL_Projet/LanceurDe/LanceurDe.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697278231288 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 CPTAleat.v(13) " "Verilog HDL assignment warning at CPTAleat.v(13): truncated value with size 32 to match size of target (7)" {  } { { "CPTAleat.v" "" { Text "C:/Users/mael/Documents/Polytech/Version FINAL HDL/HDL_Projet/LanceurDe/CPTAleat.v" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1697278231289 "|LanceurDe|CPTAleat:CAleat"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MemoireDe LanceurDe:inst\|MemoireDe:MDe " "Elaborating entity \"MemoireDe\" for hierarchy \"LanceurDe:inst\|MemoireDe:MDe\"" {  } { { "LanceurDe.v" "MDe" { Text "C:/Users/mael/Documents/Polytech/Version FINAL HDL/HDL_Projet/LanceurDe/LanceurDe.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697278231290 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Trans_Aff_Res LanceurDe:inst\|Trans_Aff_Res:TAffRes " "Elaborating entity \"Trans_Aff_Res\" for hierarchy \"LanceurDe:inst\|Trans_Aff_Res:TAffRes\"" {  } { { "LanceurDe.v" "TAffRes" { Text "C:/Users/mael/Documents/Polytech/Version FINAL HDL/HDL_Projet/LanceurDe/LanceurDe.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697278231292 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Trans_Aff_Res.v(14) " "Verilog HDL assignment warning at Trans_Aff_Res.v(14): truncated value with size 32 to match size of target (4)" {  } { { "Trans_Aff_Res.v" "" { Text "C:/Users/mael/Documents/Polytech/Version FINAL HDL/HDL_Projet/LanceurDe/Trans_Aff_Res.v" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1697278231293 "|LanceurDe|Trans_Aff_Res:TAffRes"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ID_Uni Trans_Aff_Res.v(15) " "Verilog HDL Always Construct warning at Trans_Aff_Res.v(15): variable \"ID_Uni\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Trans_Aff_Res.v" "" { Text "C:/Users/mael/Documents/Polytech/Version FINAL HDL/HDL_Projet/LanceurDe/Trans_Aff_Res.v" 15 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1697278231293 "|LanceurDe|Trans_Aff_Res:TAffRes"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Trans_Aff_Res.v(15) " "Verilog HDL assignment warning at Trans_Aff_Res.v(15): truncated value with size 32 to match size of target (4)" {  } { { "Trans_Aff_Res.v" "" { Text "C:/Users/mael/Documents/Polytech/Version FINAL HDL/HDL_Projet/LanceurDe/Trans_Aff_Res.v" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1697278231293 "|LanceurDe|Trans_Aff_Res:TAffRes"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Trans_7seg LanceurDe:inst\|Trans_7seg:ChoixUni " "Elaborating entity \"Trans_7seg\" for hierarchy \"LanceurDe:inst\|Trans_7seg:ChoixUni\"" {  } { { "LanceurDe.v" "ChoixUni" { Text "C:/Users/mael/Documents/Polytech/Version FINAL HDL/HDL_Projet/LanceurDe/LanceurDe.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697278231294 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "LanceurDe:inst\|Trans_Aff_Res:TAffRes\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"LanceurDe:inst\|Trans_Aff_Res:TAffRes\|Mod0\"" {  } { { "Trans_Aff_Res.v" "Mod0" { Text "C:/Users/mael/Documents/Polytech/Version FINAL HDL/HDL_Projet/LanceurDe/Trans_Aff_Res.v" 14 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1697278231457 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "LanceurDe:inst\|Trans_Aff_Res:TAffRes\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"LanceurDe:inst\|Trans_Aff_Res:TAffRes\|Div0\"" {  } { { "Trans_Aff_Res.v" "Div0" { Text "C:/Users/mael/Documents/Polytech/Version FINAL HDL/HDL_Projet/LanceurDe/Trans_Aff_Res.v" 15 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1697278231457 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1697278231457 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LanceurDe:inst\|Trans_Aff_Res:TAffRes\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"LanceurDe:inst\|Trans_Aff_Res:TAffRes\|lpm_divide:Mod0\"" {  } { { "Trans_Aff_Res.v" "" { Text "C:/Users/mael/Documents/Polytech/Version FINAL HDL/HDL_Projet/LanceurDe/Trans_Aff_Res.v" 14 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697278231493 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LanceurDe:inst\|Trans_Aff_Res:TAffRes\|lpm_divide:Mod0 " "Instantiated megafunction \"LanceurDe:inst\|Trans_Aff_Res:TAffRes\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 7 " "Parameter \"LPM_WIDTHN\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697278231493 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697278231493 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697278231493 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697278231493 ""}  } { { "Trans_Aff_Res.v" "" { Text "C:/Users/mael/Documents/Polytech/Version FINAL HDL/HDL_Projet/LanceurDe/Trans_Aff_Res.v" 14 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1697278231493 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_l9m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_l9m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_l9m " "Found entity 1: lpm_divide_l9m" {  } { { "db/lpm_divide_l9m.tdf" "" { Text "C:/Users/mael/Documents/Polytech/Version FINAL HDL/HDL_Projet/LanceurDe/db/lpm_divide_l9m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697278231532 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697278231532 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_akh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_akh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_akh " "Found entity 1: sign_div_unsign_akh" {  } { { "db/sign_div_unsign_akh.tdf" "" { Text "C:/Users/mael/Documents/Polytech/Version FINAL HDL/HDL_Projet/LanceurDe/db/sign_div_unsign_akh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697278231550 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697278231550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_84f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_84f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_84f " "Found entity 1: alt_u_div_84f" {  } { { "db/alt_u_div_84f.tdf" "" { Text "C:/Users/mael/Documents/Polytech/Version FINAL HDL/HDL_Projet/LanceurDe/db/alt_u_div_84f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697278231570 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697278231570 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "C:/Users/mael/Documents/Polytech/Version FINAL HDL/HDL_Projet/LanceurDe/db/add_sub_7pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697278231609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697278231609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "C:/Users/mael/Documents/Polytech/Version FINAL HDL/HDL_Projet/LanceurDe/db/add_sub_8pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697278231649 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697278231649 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LanceurDe:inst\|Trans_Aff_Res:TAffRes\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"LanceurDe:inst\|Trans_Aff_Res:TAffRes\|lpm_divide:Div0\"" {  } { { "Trans_Aff_Res.v" "" { Text "C:/Users/mael/Documents/Polytech/Version FINAL HDL/HDL_Projet/LanceurDe/Trans_Aff_Res.v" 15 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697278231658 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LanceurDe:inst\|Trans_Aff_Res:TAffRes\|lpm_divide:Div0 " "Instantiated megafunction \"LanceurDe:inst\|Trans_Aff_Res:TAffRes\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697278231658 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697278231658 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697278231658 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1697278231658 ""}  } { { "Trans_Aff_Res.v" "" { Text "C:/Users/mael/Documents/Polytech/Version FINAL HDL/HDL_Projet/LanceurDe/Trans_Aff_Res.v" 15 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1697278231658 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_0jm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_0jm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_0jm " "Found entity 1: lpm_divide_0jm" {  } { { "db/lpm_divide_0jm.tdf" "" { Text "C:/Users/mael/Documents/Polytech/Version FINAL HDL/HDL_Projet/LanceurDe/db/lpm_divide_0jm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697278231695 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697278231695 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_olh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_olh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_olh " "Found entity 1: sign_div_unsign_olh" {  } { { "db/sign_div_unsign_olh.tdf" "" { Text "C:/Users/mael/Documents/Polytech/Version FINAL HDL/HDL_Projet/LanceurDe/db/sign_div_unsign_olh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697278231714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697278231714 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_47f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_47f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_47f " "Found entity 1: alt_u_div_47f" {  } { { "db/alt_u_div_47f.tdf" "" { Text "C:/Users/mael/Documents/Polytech/Version FINAL HDL/HDL_Projet/LanceurDe/db/alt_u_div_47f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697278231749 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697278231749 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "LanceurDe:inst\|TransBinCPT:TBinCPT\|Max\[5\] LanceurDe:inst\|TransBinCPT:TBinCPT\|Max\[6\] " "Duplicate LATCH primitive \"LanceurDe:inst\|TransBinCPT:TBinCPT\|Max\[5\]\" merged with LATCH primitive \"LanceurDe:inst\|TransBinCPT:TBinCPT\|Max\[6\]\"" {  } { { "TransBinCPT.v" "" { Text "C:/Users/mael/Documents/Polytech/Version FINAL HDL/HDL_Projet/LanceurDe/TransBinCPT.v" 12 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1697278231905 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1697278231905 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LanceurDe:inst\|TransBinCPT:TBinCPT\|Max\[6\] " "Latch LanceurDe:inst\|TransBinCPT:TBinCPT\|Max\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[7\] " "Ports D and ENA on the latch are fed by the same signal SW\[7\]" {  } { { "BlockLanceur.bdf" "" { Schematic "C:/Users/mael/Documents/Polytech/Version FINAL HDL/HDL_Projet/LanceurDe/BlockLanceur.bdf" { { 216 200 368 232 "SW\[7..0\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1697278231906 ""}  } { { "TransBinCPT.v" "" { Text "C:/Users/mael/Documents/Polytech/Version FINAL HDL/HDL_Projet/LanceurDe/TransBinCPT.v" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1697278231906 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LanceurDe:inst\|TransBinCPT:TBinCPT\|Max\[4\] " "Latch LanceurDe:inst\|TransBinCPT:TBinCPT\|Max\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[7\] " "Ports D and ENA on the latch are fed by the same signal SW\[7\]" {  } { { "BlockLanceur.bdf" "" { Schematic "C:/Users/mael/Documents/Polytech/Version FINAL HDL/HDL_Projet/LanceurDe/BlockLanceur.bdf" { { 216 200 368 232 "SW\[7..0\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1697278231906 ""}  } { { "TransBinCPT.v" "" { Text "C:/Users/mael/Documents/Polytech/Version FINAL HDL/HDL_Projet/LanceurDe/TransBinCPT.v" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1697278231906 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LanceurDe:inst\|TransBinCPT:TBinCPT\|Max\[3\] " "Latch LanceurDe:inst\|TransBinCPT:TBinCPT\|Max\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[7\] " "Ports D and ENA on the latch are fed by the same signal SW\[7\]" {  } { { "BlockLanceur.bdf" "" { Schematic "C:/Users/mael/Documents/Polytech/Version FINAL HDL/HDL_Projet/LanceurDe/BlockLanceur.bdf" { { 216 200 368 232 "SW\[7..0\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1697278231906 ""}  } { { "TransBinCPT.v" "" { Text "C:/Users/mael/Documents/Polytech/Version FINAL HDL/HDL_Projet/LanceurDe/TransBinCPT.v" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1697278231906 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LanceurDe:inst\|TransBinCPT:TBinCPT\|Max\[2\] " "Latch LanceurDe:inst\|TransBinCPT:TBinCPT\|Max\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[7\] " "Ports D and ENA on the latch are fed by the same signal SW\[7\]" {  } { { "BlockLanceur.bdf" "" { Schematic "C:/Users/mael/Documents/Polytech/Version FINAL HDL/HDL_Projet/LanceurDe/BlockLanceur.bdf" { { 216 200 368 232 "SW\[7..0\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1697278231906 ""}  } { { "TransBinCPT.v" "" { Text "C:/Users/mael/Documents/Polytech/Version FINAL HDL/HDL_Projet/LanceurDe/TransBinCPT.v" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1697278231906 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LanceurDe:inst\|TransBinCPT:TBinCPT\|Max\[1\] " "Latch LanceurDe:inst\|TransBinCPT:TBinCPT\|Max\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[7\] " "Ports D and ENA on the latch are fed by the same signal SW\[7\]" {  } { { "BlockLanceur.bdf" "" { Schematic "C:/Users/mael/Documents/Polytech/Version FINAL HDL/HDL_Projet/LanceurDe/BlockLanceur.bdf" { { 216 200 368 232 "SW\[7..0\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1697278231906 ""}  } { { "TransBinCPT.v" "" { Text "C:/Users/mael/Documents/Polytech/Version FINAL HDL/HDL_Projet/LanceurDe/TransBinCPT.v" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1697278231906 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LanceurDe:inst\|TransBinCPT:TBinCPT\|Max\[0\] " "Latch LanceurDe:inst\|TransBinCPT:TBinCPT\|Max\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[7\] " "Ports D and ENA on the latch are fed by the same signal SW\[7\]" {  } { { "BlockLanceur.bdf" "" { Schematic "C:/Users/mael/Documents/Polytech/Version FINAL HDL/HDL_Projet/LanceurDe/BlockLanceur.bdf" { { 216 200 368 232 "SW\[7..0\]" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1697278231906 ""}  } { { "TransBinCPT.v" "" { Text "C:/Users/mael/Documents/Polytech/Version FINAL HDL/HDL_Projet/LanceurDe/TransBinCPT.v" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1697278231906 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] VCC " "Pin \"HEX2\[0\]\" is stuck at VCC" {  } { { "BlockLanceur.bdf" "" { Schematic "C:/Users/mael/Documents/Polytech/Version FINAL HDL/HDL_Projet/LanceurDe/BlockLanceur.bdf" { { 216 672 848 232 "HEX2\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1697278231946 "|BlockLanceur|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] VCC " "Pin \"HEX2\[3\]\" is stuck at VCC" {  } { { "BlockLanceur.bdf" "" { Schematic "C:/Users/mael/Documents/Polytech/Version FINAL HDL/HDL_Projet/LanceurDe/BlockLanceur.bdf" { { 216 672 848 232 "HEX2\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1697278231946 "|BlockLanceur|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] VCC " "Pin \"HEX2\[4\]\" is stuck at VCC" {  } { { "BlockLanceur.bdf" "" { Schematic "C:/Users/mael/Documents/Polytech/Version FINAL HDL/HDL_Projet/LanceurDe/BlockLanceur.bdf" { { 216 672 848 232 "HEX2\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1697278231946 "|BlockLanceur|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] VCC " "Pin \"HEX2\[5\]\" is stuck at VCC" {  } { { "BlockLanceur.bdf" "" { Schematic "C:/Users/mael/Documents/Polytech/Version FINAL HDL/HDL_Projet/LanceurDe/BlockLanceur.bdf" { { 216 672 848 232 "HEX2\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1697278231946 "|BlockLanceur|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] VCC " "Pin \"HEX3\[0\]\" is stuck at VCC" {  } { { "BlockLanceur.bdf" "" { Schematic "C:/Users/mael/Documents/Polytech/Version FINAL HDL/HDL_Projet/LanceurDe/BlockLanceur.bdf" { { 232 672 848 248 "HEX3\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1697278231946 "|BlockLanceur|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] GND " "Pin \"HEX3\[1\]\" is stuck at GND" {  } { { "BlockLanceur.bdf" "" { Schematic "C:/Users/mael/Documents/Polytech/Version FINAL HDL/HDL_Projet/LanceurDe/BlockLanceur.bdf" { { 232 672 848 248 "HEX3\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1697278231946 "|BlockLanceur|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] GND " "Pin \"HEX3\[2\]\" is stuck at GND" {  } { { "BlockLanceur.bdf" "" { Schematic "C:/Users/mael/Documents/Polytech/Version FINAL HDL/HDL_Projet/LanceurDe/BlockLanceur.bdf" { { 232 672 848 248 "HEX3\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1697278231946 "|BlockLanceur|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] GND " "Pin \"HEX3\[3\]\" is stuck at GND" {  } { { "BlockLanceur.bdf" "" { Schematic "C:/Users/mael/Documents/Polytech/Version FINAL HDL/HDL_Projet/LanceurDe/BlockLanceur.bdf" { { 232 672 848 248 "HEX3\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1697278231946 "|BlockLanceur|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] GND " "Pin \"HEX3\[4\]\" is stuck at GND" {  } { { "BlockLanceur.bdf" "" { Schematic "C:/Users/mael/Documents/Polytech/Version FINAL HDL/HDL_Projet/LanceurDe/BlockLanceur.bdf" { { 232 672 848 248 "HEX3\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1697278231946 "|BlockLanceur|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] VCC " "Pin \"HEX3\[5\]\" is stuck at VCC" {  } { { "BlockLanceur.bdf" "" { Schematic "C:/Users/mael/Documents/Polytech/Version FINAL HDL/HDL_Projet/LanceurDe/BlockLanceur.bdf" { { 232 672 848 248 "HEX3\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1697278231946 "|BlockLanceur|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] GND " "Pin \"HEX3\[6\]\" is stuck at GND" {  } { { "BlockLanceur.bdf" "" { Schematic "C:/Users/mael/Documents/Polytech/Version FINAL HDL/HDL_Projet/LanceurDe/BlockLanceur.bdf" { { 232 672 848 248 "HEX3\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1697278231946 "|BlockLanceur|HEX3[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1697278231946 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1697278231995 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1697278232386 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697278232386 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "266 " "Implemented 266 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1697278232422 ""} { "Info" "ICUT_CUT_TM_OPINS" "42 " "Implemented 42 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1697278232422 ""} { "Info" "ICUT_CUT_TM_LCELLS" "214 " "Implemented 214 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1697278232422 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1697278232422 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 32 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 32 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4849 " "Peak virtual memory: 4849 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1697278232433 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Oct 14 12:10:32 2023 " "Processing ended: Sat Oct 14 12:10:32 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1697278232433 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1697278232433 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1697278232433 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1697278232433 ""}
