// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
// Date        : Thu Dec 29 19:59:27 2022
// Host        : GdF-intercettazioni running 64-bit major release  (build 9200)
// Command     : write_verilog -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
//               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ design_1_SDF_Top_0_0_sim_netlist.v
// Design      : design_1_SDF_Top_0_0
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xc7a35tcpg236-1
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_R2_BU
   (CO,
    \arg_inferred__0/i__carry__2_0 ,
    \arg_inferred__1/i__carry__2_0 ,
    \arg_inferred__2/i__carry__2_0 ,
    D,
    reset_0,
    reset_1,
    reset_2,
    Q,
    DI,
    S,
    \FIFO_reg[0][1][15] ,
    \FIFO_reg[0][1][15]_0 ,
    \FIFO_reg[0][1][15]_1 ,
    \BU_ROT_ppF_reg[0][15] ,
    \BU_ROT_ppF_reg[0][15]_0 ,
    \BU_ROT_ppF_reg[1][15] ,
    \BU_ROT_ppF_reg[1][15]_0 ,
    \BU_ROT_ppF_reg[1][14] ,
    \BU_ROT_ppF_reg[1][14]_0 ,
    \BU_ROT_ppF_reg[0][14] ,
    \BU_ROT_ppF_reg[0][14]_0 ,
    \FIFO_reg[0][0][15] ,
    \FIFO_reg[0][0][15]_0 ,
    \FIFO_reg[0][1][15]_2 ,
    \FIFO_reg[0][1][15]_3 ,
    reset,
    halfway_pp1,
    \FIFO_reg[0][0][15]_1 ,
    \FIFO_reg[0][1][15]_4 );
  output [0:0]CO;
  output [0:0]\arg_inferred__0/i__carry__2_0 ;
  output [0:0]\arg_inferred__1/i__carry__2_0 ;
  output [0:0]\arg_inferred__2/i__carry__2_0 ;
  output [15:0]D;
  output [15:0]reset_0;
  output [15:0]reset_1;
  output [15:0]reset_2;
  input [14:0]Q;
  input [0:0]DI;
  input [3:0]S;
  input [14:0]\FIFO_reg[0][1][15] ;
  input [0:0]\FIFO_reg[0][1][15]_0 ;
  input [3:0]\FIFO_reg[0][1][15]_1 ;
  input [12:0]\BU_ROT_ppF_reg[0][15] ;
  input [3:0]\BU_ROT_ppF_reg[0][15]_0 ;
  input [12:0]\BU_ROT_ppF_reg[1][15] ;
  input [3:0]\BU_ROT_ppF_reg[1][15]_0 ;
  input [0:0]\BU_ROT_ppF_reg[1][14] ;
  input [0:0]\BU_ROT_ppF_reg[1][14]_0 ;
  input [0:0]\BU_ROT_ppF_reg[0][14] ;
  input [0:0]\BU_ROT_ppF_reg[0][14]_0 ;
  input [0:0]\FIFO_reg[0][0][15] ;
  input [0:0]\FIFO_reg[0][0][15]_0 ;
  input [0:0]\FIFO_reg[0][1][15]_2 ;
  input [0:0]\FIFO_reg[0][1][15]_3 ;
  input reset;
  input halfway_pp1;
  input [15:0]\FIFO_reg[0][0][15]_1 ;
  input [15:0]\FIFO_reg[0][1][15]_4 ;

  wire [0:0]\BU_ROT_ppF_reg[0][14] ;
  wire [0:0]\BU_ROT_ppF_reg[0][14]_0 ;
  wire [12:0]\BU_ROT_ppF_reg[0][15] ;
  wire [3:0]\BU_ROT_ppF_reg[0][15]_0 ;
  wire [0:0]\BU_ROT_ppF_reg[1][14] ;
  wire [0:0]\BU_ROT_ppF_reg[1][14]_0 ;
  wire [12:0]\BU_ROT_ppF_reg[1][15] ;
  wire [3:0]\BU_ROT_ppF_reg[1][15]_0 ;
  wire [0:0]CO;
  wire [15:0]D;
  wire [0:0]DI;
  wire [0:0]\FIFO_reg[0][0][15] ;
  wire [0:0]\FIFO_reg[0][0][15]_0 ;
  wire [15:0]\FIFO_reg[0][0][15]_1 ;
  wire [14:0]\FIFO_reg[0][1][15] ;
  wire [0:0]\FIFO_reg[0][1][15]_0 ;
  wire [3:0]\FIFO_reg[0][1][15]_1 ;
  wire [0:0]\FIFO_reg[0][1][15]_2 ;
  wire [0:0]\FIFO_reg[0][1][15]_3 ;
  wire [15:0]\FIFO_reg[0][1][15]_4 ;
  wire [14:0]Q;
  wire [3:0]S;
  wire [15:0]arg;
  wire arg_carry__0_i_1__2_n_0;
  wire arg_carry__0_i_2__2_n_0;
  wire arg_carry__0_i_3__2_n_0;
  wire arg_carry__0_i_4__2_n_0;
  wire arg_carry__0_n_0;
  wire arg_carry__0_n_1;
  wire arg_carry__0_n_2;
  wire arg_carry__0_n_3;
  wire arg_carry__1_i_1__2_n_0;
  wire arg_carry__1_i_2__2_n_0;
  wire arg_carry__1_i_3__2_n_0;
  wire arg_carry__1_i_4__2_n_0;
  wire arg_carry__1_n_0;
  wire arg_carry__1_n_1;
  wire arg_carry__1_n_2;
  wire arg_carry__1_n_3;
  wire arg_carry__2_n_0;
  wire arg_carry__2_n_1;
  wire arg_carry__2_n_2;
  wire arg_carry__2_n_3;
  wire arg_carry_i_1__2_n_0;
  wire arg_carry_i_2__2_n_0;
  wire arg_carry_i_3__2_n_0;
  wire arg_carry_i_4__2_n_0;
  wire arg_carry_n_0;
  wire arg_carry_n_1;
  wire arg_carry_n_2;
  wire arg_carry_n_3;
  wire \arg_inferred__0/i__carry__0_n_0 ;
  wire \arg_inferred__0/i__carry__0_n_1 ;
  wire \arg_inferred__0/i__carry__0_n_2 ;
  wire \arg_inferred__0/i__carry__0_n_3 ;
  wire \arg_inferred__0/i__carry__0_n_4 ;
  wire \arg_inferred__0/i__carry__0_n_5 ;
  wire \arg_inferred__0/i__carry__0_n_6 ;
  wire \arg_inferred__0/i__carry__0_n_7 ;
  wire \arg_inferred__0/i__carry__1_n_0 ;
  wire \arg_inferred__0/i__carry__1_n_1 ;
  wire \arg_inferred__0/i__carry__1_n_2 ;
  wire \arg_inferred__0/i__carry__1_n_3 ;
  wire \arg_inferred__0/i__carry__1_n_4 ;
  wire \arg_inferred__0/i__carry__1_n_5 ;
  wire \arg_inferred__0/i__carry__1_n_6 ;
  wire \arg_inferred__0/i__carry__1_n_7 ;
  wire [0:0]\arg_inferred__0/i__carry__2_0 ;
  wire \arg_inferred__0/i__carry__2_n_0 ;
  wire \arg_inferred__0/i__carry__2_n_1 ;
  wire \arg_inferred__0/i__carry__2_n_2 ;
  wire \arg_inferred__0/i__carry__2_n_3 ;
  wire \arg_inferred__0/i__carry__2_n_4 ;
  wire \arg_inferred__0/i__carry__2_n_5 ;
  wire \arg_inferred__0/i__carry__2_n_6 ;
  wire \arg_inferred__0/i__carry__2_n_7 ;
  wire \arg_inferred__0/i__carry_n_0 ;
  wire \arg_inferred__0/i__carry_n_1 ;
  wire \arg_inferred__0/i__carry_n_2 ;
  wire \arg_inferred__0/i__carry_n_3 ;
  wire \arg_inferred__0/i__carry_n_4 ;
  wire \arg_inferred__0/i__carry_n_5 ;
  wire \arg_inferred__0/i__carry_n_6 ;
  wire \arg_inferred__0/i__carry_n_7 ;
  wire \arg_inferred__1/i__carry__0_n_0 ;
  wire \arg_inferred__1/i__carry__0_n_1 ;
  wire \arg_inferred__1/i__carry__0_n_2 ;
  wire \arg_inferred__1/i__carry__0_n_3 ;
  wire \arg_inferred__1/i__carry__1_n_0 ;
  wire \arg_inferred__1/i__carry__1_n_1 ;
  wire \arg_inferred__1/i__carry__1_n_2 ;
  wire \arg_inferred__1/i__carry__1_n_3 ;
  wire [0:0]\arg_inferred__1/i__carry__2_0 ;
  wire \arg_inferred__1/i__carry__2_n_0 ;
  wire \arg_inferred__1/i__carry__2_n_1 ;
  wire \arg_inferred__1/i__carry__2_n_2 ;
  wire \arg_inferred__1/i__carry__2_n_3 ;
  wire \arg_inferred__1/i__carry_n_0 ;
  wire \arg_inferred__1/i__carry_n_1 ;
  wire \arg_inferred__1/i__carry_n_2 ;
  wire \arg_inferred__1/i__carry_n_3 ;
  wire \arg_inferred__2/i__carry__0_n_0 ;
  wire \arg_inferred__2/i__carry__0_n_1 ;
  wire \arg_inferred__2/i__carry__0_n_2 ;
  wire \arg_inferred__2/i__carry__0_n_3 ;
  wire \arg_inferred__2/i__carry__0_n_4 ;
  wire \arg_inferred__2/i__carry__0_n_5 ;
  wire \arg_inferred__2/i__carry__0_n_6 ;
  wire \arg_inferred__2/i__carry__0_n_7 ;
  wire \arg_inferred__2/i__carry__1_n_0 ;
  wire \arg_inferred__2/i__carry__1_n_1 ;
  wire \arg_inferred__2/i__carry__1_n_2 ;
  wire \arg_inferred__2/i__carry__1_n_3 ;
  wire \arg_inferred__2/i__carry__1_n_4 ;
  wire \arg_inferred__2/i__carry__1_n_5 ;
  wire \arg_inferred__2/i__carry__1_n_6 ;
  wire \arg_inferred__2/i__carry__1_n_7 ;
  wire [0:0]\arg_inferred__2/i__carry__2_0 ;
  wire \arg_inferred__2/i__carry__2_n_0 ;
  wire \arg_inferred__2/i__carry__2_n_1 ;
  wire \arg_inferred__2/i__carry__2_n_2 ;
  wire \arg_inferred__2/i__carry__2_n_3 ;
  wire \arg_inferred__2/i__carry__2_n_4 ;
  wire \arg_inferred__2/i__carry__2_n_5 ;
  wire \arg_inferred__2/i__carry__2_n_6 ;
  wire \arg_inferred__2/i__carry__2_n_7 ;
  wire \arg_inferred__2/i__carry_n_0 ;
  wire \arg_inferred__2/i__carry_n_1 ;
  wire \arg_inferred__2/i__carry_n_2 ;
  wire \arg_inferred__2/i__carry_n_3 ;
  wire \arg_inferred__2/i__carry_n_4 ;
  wire \arg_inferred__2/i__carry_n_5 ;
  wire \arg_inferred__2/i__carry_n_6 ;
  wire \arg_inferred__2/i__carry_n_7 ;
  wire gtOp;
  wire gtOp_carry_i_1_n_0;
  wire gtOp_carry_i_3_n_0;
  wire gtOp_carry_n_2;
  wire gtOp_carry_n_3;
  wire \gtOp_inferred__0/i__carry_n_2 ;
  wire \gtOp_inferred__0/i__carry_n_3 ;
  wire \gtOp_inferred__1/i__carry_n_3 ;
  wire \gtOp_inferred__2/i__carry_n_2 ;
  wire \gtOp_inferred__2/i__carry_n_3 ;
  wire halfway_pp1;
  wire i__carry__0_i_1__18_n_0;
  wire i__carry__0_i_1__19_n_0;
  wire i__carry__0_i_1__20_n_0;
  wire i__carry__0_i_2__18_n_0;
  wire i__carry__0_i_2__19_n_0;
  wire i__carry__0_i_2__20_n_0;
  wire i__carry__0_i_3__18_n_0;
  wire i__carry__0_i_3__19_n_0;
  wire i__carry__0_i_3__20_n_0;
  wire i__carry__0_i_4__18_n_0;
  wire i__carry__0_i_4__19_n_0;
  wire i__carry__0_i_4__20_n_0;
  wire i__carry__1_i_1__18_n_0;
  wire i__carry__1_i_1__19_n_0;
  wire i__carry__1_i_1__20_n_0;
  wire i__carry__1_i_2__18_n_0;
  wire i__carry__1_i_2__19_n_0;
  wire i__carry__1_i_2__20_n_0;
  wire i__carry__1_i_3__18_n_0;
  wire i__carry__1_i_3__19_n_0;
  wire i__carry__1_i_3__20_n_0;
  wire i__carry__1_i_4__18_n_0;
  wire i__carry__1_i_4__19_n_0;
  wire i__carry__1_i_4__20_n_0;
  wire i__carry_i_1__17_n_0;
  wire i__carry_i_1__18_n_0;
  wire i__carry_i_1__19_n_0;
  wire i__carry_i_1__21_n_0;
  wire i__carry_i_1__22_n_0;
  wire i__carry_i_1__23_n_0;
  wire i__carry_i_1__42_n_0;
  wire i__carry_i_1__43_n_0;
  wire i__carry_i_1__44_n_0;
  wire i__carry_i_2__42_n_0;
  wire i__carry_i_2__43_n_0;
  wire i__carry_i_2__44_n_0;
  wire i__carry_i_3__10_n_0;
  wire i__carry_i_3__11_n_0;
  wire i__carry_i_3__12_n_0;
  wire i__carry_i_3__13_n_0;
  wire i__carry_i_3__14_n_0;
  wire i__carry_i_3__42_n_0;
  wire i__carry_i_3__43_n_0;
  wire i__carry_i_3__44_n_0;
  wire i__carry_i_3__9_n_0;
  wire i__carry_i_4__30_n_0;
  wire i__carry_i_4__31_n_0;
  wire i__carry_i_4__32_n_0;
  wire ltOp;
  wire ltOp_carry_i_1__2_n_0;
  wire ltOp_carry_i_3_n_0;
  wire ltOp_carry_n_2;
  wire ltOp_carry_n_3;
  wire \ltOp_inferred__0/i__carry_n_2 ;
  wire \ltOp_inferred__0/i__carry_n_3 ;
  wire \ltOp_inferred__1/i__carry_n_3 ;
  wire \ltOp_inferred__2/i__carry_n_2 ;
  wire \ltOp_inferred__2/i__carry_n_3 ;
  wire [9:-6]plusOp;
  wire reset;
  wire [15:0]reset_0;
  wire [15:0]reset_1;
  wire [15:0]reset_2;
  wire [3:2]NLW_gtOp_carry_CO_UNCONNECTED;
  wire [3:0]NLW_gtOp_carry_O_UNCONNECTED;
  wire [3:2]\NLW_gtOp_inferred__0/i__carry_CO_UNCONNECTED ;
  wire [3:0]\NLW_gtOp_inferred__0/i__carry_O_UNCONNECTED ;
  wire [3:2]\NLW_gtOp_inferred__1/i__carry_CO_UNCONNECTED ;
  wire [3:0]\NLW_gtOp_inferred__1/i__carry_O_UNCONNECTED ;
  wire [3:2]\NLW_gtOp_inferred__2/i__carry_CO_UNCONNECTED ;
  wire [3:0]\NLW_gtOp_inferred__2/i__carry_O_UNCONNECTED ;
  wire [3:1]NLW_i__carry_i_4__17_CO_UNCONNECTED;
  wire [3:0]NLW_i__carry_i_4__17_O_UNCONNECTED;
  wire [3:1]NLW_i__carry_i_4__18_CO_UNCONNECTED;
  wire [3:0]NLW_i__carry_i_4__18_O_UNCONNECTED;
  wire [3:1]NLW_i__carry_i_4__19_CO_UNCONNECTED;
  wire [3:0]NLW_i__carry_i_4__19_O_UNCONNECTED;
  wire [3:2]NLW_ltOp_carry_CO_UNCONNECTED;
  wire [3:0]NLW_ltOp_carry_O_UNCONNECTED;
  wire [3:1]NLW_ltOp_carry_i_4__2_CO_UNCONNECTED;
  wire [3:0]NLW_ltOp_carry_i_4__2_O_UNCONNECTED;
  wire [3:2]\NLW_ltOp_inferred__0/i__carry_CO_UNCONNECTED ;
  wire [3:0]\NLW_ltOp_inferred__0/i__carry_O_UNCONNECTED ;
  wire [3:2]\NLW_ltOp_inferred__1/i__carry_CO_UNCONNECTED ;
  wire [3:0]\NLW_ltOp_inferred__1/i__carry_O_UNCONNECTED ;
  wire [3:2]\NLW_ltOp_inferred__2/i__carry_CO_UNCONNECTED ;
  wire [3:0]\NLW_ltOp_inferred__2/i__carry_O_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT4 #(
    .INIT(16'h00F2)) 
    \BU_ROT_ppF[0][0]_i_1__2 
       (.I0(arg[0]),
        .I1(\ltOp_inferred__0/i__carry_n_2 ),
        .I2(\gtOp_inferred__0/i__carry_n_2 ),
        .I3(reset),
        .O(reset_0[0]));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT4 #(
    .INIT(16'h00F2)) 
    \BU_ROT_ppF[0][10]_i_1__2 
       (.I0(arg[10]),
        .I1(\ltOp_inferred__0/i__carry_n_2 ),
        .I2(\gtOp_inferred__0/i__carry_n_2 ),
        .I3(reset),
        .O(reset_0[10]));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT4 #(
    .INIT(16'h00F2)) 
    \BU_ROT_ppF[0][11]_i_1__2 
       (.I0(arg[11]),
        .I1(\ltOp_inferred__0/i__carry_n_2 ),
        .I2(\gtOp_inferred__0/i__carry_n_2 ),
        .I3(reset),
        .O(reset_0[11]));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT4 #(
    .INIT(16'h00F2)) 
    \BU_ROT_ppF[0][12]_i_1__2 
       (.I0(arg[12]),
        .I1(\ltOp_inferred__0/i__carry_n_2 ),
        .I2(\gtOp_inferred__0/i__carry_n_2 ),
        .I3(reset),
        .O(reset_0[12]));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT4 #(
    .INIT(16'h00F2)) 
    \BU_ROT_ppF[0][13]_i_1__2 
       (.I0(arg[13]),
        .I1(\ltOp_inferred__0/i__carry_n_2 ),
        .I2(\gtOp_inferred__0/i__carry_n_2 ),
        .I3(reset),
        .O(reset_0[13]));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT4 #(
    .INIT(16'h00F2)) 
    \BU_ROT_ppF[0][14]_i_1__2 
       (.I0(arg[14]),
        .I1(\ltOp_inferred__0/i__carry_n_2 ),
        .I2(\gtOp_inferred__0/i__carry_n_2 ),
        .I3(reset),
        .O(reset_0[14]));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT4 #(
    .INIT(16'h0054)) 
    \BU_ROT_ppF[0][15]_i_1__2 
       (.I0(\gtOp_inferred__0/i__carry_n_2 ),
        .I1(\ltOp_inferred__0/i__carry_n_2 ),
        .I2(arg[15]),
        .I3(reset),
        .O(reset_0[15]));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT4 #(
    .INIT(16'h00F2)) 
    \BU_ROT_ppF[0][1]_i_1__2 
       (.I0(arg[1]),
        .I1(\ltOp_inferred__0/i__carry_n_2 ),
        .I2(\gtOp_inferred__0/i__carry_n_2 ),
        .I3(reset),
        .O(reset_0[1]));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT4 #(
    .INIT(16'h00F2)) 
    \BU_ROT_ppF[0][2]_i_1__2 
       (.I0(arg[2]),
        .I1(\ltOp_inferred__0/i__carry_n_2 ),
        .I2(\gtOp_inferred__0/i__carry_n_2 ),
        .I3(reset),
        .O(reset_0[2]));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT4 #(
    .INIT(16'h00F2)) 
    \BU_ROT_ppF[0][3]_i_1__2 
       (.I0(arg[3]),
        .I1(\ltOp_inferred__0/i__carry_n_2 ),
        .I2(\gtOp_inferred__0/i__carry_n_2 ),
        .I3(reset),
        .O(reset_0[3]));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT4 #(
    .INIT(16'h00F2)) 
    \BU_ROT_ppF[0][4]_i_1__2 
       (.I0(arg[4]),
        .I1(\ltOp_inferred__0/i__carry_n_2 ),
        .I2(\gtOp_inferred__0/i__carry_n_2 ),
        .I3(reset),
        .O(reset_0[4]));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT4 #(
    .INIT(16'h00F2)) 
    \BU_ROT_ppF[0][5]_i_1__2 
       (.I0(arg[5]),
        .I1(\ltOp_inferred__0/i__carry_n_2 ),
        .I2(\gtOp_inferred__0/i__carry_n_2 ),
        .I3(reset),
        .O(reset_0[5]));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT4 #(
    .INIT(16'h00F2)) 
    \BU_ROT_ppF[0][6]_i_1__2 
       (.I0(arg[6]),
        .I1(\ltOp_inferred__0/i__carry_n_2 ),
        .I2(\gtOp_inferred__0/i__carry_n_2 ),
        .I3(reset),
        .O(reset_0[6]));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT4 #(
    .INIT(16'h00F2)) 
    \BU_ROT_ppF[0][7]_i_1__2 
       (.I0(arg[7]),
        .I1(\ltOp_inferred__0/i__carry_n_2 ),
        .I2(\gtOp_inferred__0/i__carry_n_2 ),
        .I3(reset),
        .O(reset_0[7]));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT4 #(
    .INIT(16'h00F2)) 
    \BU_ROT_ppF[0][8]_i_1__2 
       (.I0(arg[8]),
        .I1(\ltOp_inferred__0/i__carry_n_2 ),
        .I2(\gtOp_inferred__0/i__carry_n_2 ),
        .I3(reset),
        .O(reset_0[8]));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT4 #(
    .INIT(16'h00F2)) 
    \BU_ROT_ppF[0][9]_i_1__2 
       (.I0(arg[9]),
        .I1(\ltOp_inferred__0/i__carry_n_2 ),
        .I2(\gtOp_inferred__0/i__carry_n_2 ),
        .I3(reset),
        .O(reset_0[9]));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT4 #(
    .INIT(16'h00F2)) 
    \BU_ROT_ppF[1][0]_i_1__2 
       (.I0(\arg_inferred__2/i__carry_n_7 ),
        .I1(ltOp_carry_n_2),
        .I2(gtOp_carry_n_2),
        .I3(reset),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT4 #(
    .INIT(16'h00F2)) 
    \BU_ROT_ppF[1][10]_i_1__2 
       (.I0(\arg_inferred__2/i__carry__1_n_5 ),
        .I1(ltOp_carry_n_2),
        .I2(gtOp_carry_n_2),
        .I3(reset),
        .O(D[10]));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT4 #(
    .INIT(16'h00F2)) 
    \BU_ROT_ppF[1][11]_i_1__2 
       (.I0(\arg_inferred__2/i__carry__1_n_4 ),
        .I1(ltOp_carry_n_2),
        .I2(gtOp_carry_n_2),
        .I3(reset),
        .O(D[11]));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT4 #(
    .INIT(16'h00F2)) 
    \BU_ROT_ppF[1][12]_i_1__2 
       (.I0(\arg_inferred__2/i__carry__2_n_7 ),
        .I1(ltOp_carry_n_2),
        .I2(gtOp_carry_n_2),
        .I3(reset),
        .O(D[12]));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT4 #(
    .INIT(16'h00F2)) 
    \BU_ROT_ppF[1][13]_i_1__2 
       (.I0(\arg_inferred__2/i__carry__2_n_6 ),
        .I1(ltOp_carry_n_2),
        .I2(gtOp_carry_n_2),
        .I3(reset),
        .O(D[13]));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT4 #(
    .INIT(16'h00F2)) 
    \BU_ROT_ppF[1][14]_i_1__2 
       (.I0(\arg_inferred__2/i__carry__2_n_5 ),
        .I1(ltOp_carry_n_2),
        .I2(gtOp_carry_n_2),
        .I3(reset),
        .O(D[14]));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT4 #(
    .INIT(16'h0054)) 
    \BU_ROT_ppF[1][15]_i_1__2 
       (.I0(gtOp_carry_n_2),
        .I1(ltOp_carry_n_2),
        .I2(\arg_inferred__2/i__carry__2_n_4 ),
        .I3(reset),
        .O(D[15]));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT4 #(
    .INIT(16'h00F2)) 
    \BU_ROT_ppF[1][1]_i_1__2 
       (.I0(\arg_inferred__2/i__carry_n_6 ),
        .I1(ltOp_carry_n_2),
        .I2(gtOp_carry_n_2),
        .I3(reset),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT4 #(
    .INIT(16'h00F2)) 
    \BU_ROT_ppF[1][2]_i_1__2 
       (.I0(\arg_inferred__2/i__carry_n_5 ),
        .I1(ltOp_carry_n_2),
        .I2(gtOp_carry_n_2),
        .I3(reset),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT4 #(
    .INIT(16'h00F2)) 
    \BU_ROT_ppF[1][3]_i_1__2 
       (.I0(\arg_inferred__2/i__carry_n_4 ),
        .I1(ltOp_carry_n_2),
        .I2(gtOp_carry_n_2),
        .I3(reset),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT4 #(
    .INIT(16'h00F2)) 
    \BU_ROT_ppF[1][4]_i_1__2 
       (.I0(\arg_inferred__2/i__carry__0_n_7 ),
        .I1(ltOp_carry_n_2),
        .I2(gtOp_carry_n_2),
        .I3(reset),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT4 #(
    .INIT(16'h00F2)) 
    \BU_ROT_ppF[1][5]_i_1__2 
       (.I0(\arg_inferred__2/i__carry__0_n_6 ),
        .I1(ltOp_carry_n_2),
        .I2(gtOp_carry_n_2),
        .I3(reset),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT4 #(
    .INIT(16'h00F2)) 
    \BU_ROT_ppF[1][6]_i_1__2 
       (.I0(\arg_inferred__2/i__carry__0_n_5 ),
        .I1(ltOp_carry_n_2),
        .I2(gtOp_carry_n_2),
        .I3(reset),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT4 #(
    .INIT(16'h00F2)) 
    \BU_ROT_ppF[1][7]_i_1__2 
       (.I0(\arg_inferred__2/i__carry__0_n_4 ),
        .I1(ltOp_carry_n_2),
        .I2(gtOp_carry_n_2),
        .I3(reset),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT4 #(
    .INIT(16'h00F2)) 
    \BU_ROT_ppF[1][8]_i_1__2 
       (.I0(\arg_inferred__2/i__carry__1_n_7 ),
        .I1(ltOp_carry_n_2),
        .I2(gtOp_carry_n_2),
        .I3(reset),
        .O(D[8]));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT4 #(
    .INIT(16'h00F2)) 
    \BU_ROT_ppF[1][9]_i_1__2 
       (.I0(\arg_inferred__2/i__carry__1_n_6 ),
        .I1(ltOp_carry_n_2),
        .I2(gtOp_carry_n_2),
        .I3(reset),
        .O(D[9]));
  LUT6 #(
    .INIT(64'h5504FFFF55040000)) 
    \FIFO[0][0][0]_i_1__0 
       (.I0(reset),
        .I1(plusOp[-6]),
        .I2(ltOp),
        .I3(gtOp),
        .I4(halfway_pp1),
        .I5(\FIFO_reg[0][0][15]_1 [0]),
        .O(reset_1[0]));
  LUT6 #(
    .INIT(64'h5504FFFF55040000)) 
    \FIFO[0][0][10]_i_1__0 
       (.I0(reset),
        .I1(plusOp[4]),
        .I2(ltOp),
        .I3(gtOp),
        .I4(halfway_pp1),
        .I5(\FIFO_reg[0][0][15]_1 [10]),
        .O(reset_1[10]));
  LUT6 #(
    .INIT(64'h5504FFFF55040000)) 
    \FIFO[0][0][11]_i_1__0 
       (.I0(reset),
        .I1(plusOp[5]),
        .I2(ltOp),
        .I3(gtOp),
        .I4(halfway_pp1),
        .I5(\FIFO_reg[0][0][15]_1 [11]),
        .O(reset_1[11]));
  LUT6 #(
    .INIT(64'h5504FFFF55040000)) 
    \FIFO[0][0][12]_i_1__0 
       (.I0(reset),
        .I1(plusOp[6]),
        .I2(ltOp),
        .I3(gtOp),
        .I4(halfway_pp1),
        .I5(\FIFO_reg[0][0][15]_1 [12]),
        .O(reset_1[12]));
  LUT6 #(
    .INIT(64'h5504FFFF55040000)) 
    \FIFO[0][0][13]_i_1__0 
       (.I0(reset),
        .I1(plusOp[7]),
        .I2(ltOp),
        .I3(gtOp),
        .I4(halfway_pp1),
        .I5(\FIFO_reg[0][0][15]_1 [13]),
        .O(reset_1[13]));
  LUT6 #(
    .INIT(64'h5504FFFF55040000)) 
    \FIFO[0][0][14]_i_1__0 
       (.I0(reset),
        .I1(plusOp[8]),
        .I2(ltOp),
        .I3(gtOp),
        .I4(halfway_pp1),
        .I5(\FIFO_reg[0][0][15]_1 [14]),
        .O(reset_1[14]));
  LUT6 #(
    .INIT(64'h000EFFFF000E0000)) 
    \FIFO[0][0][15]_i_1__0 
       (.I0(plusOp[9]),
        .I1(ltOp),
        .I2(reset),
        .I3(gtOp),
        .I4(halfway_pp1),
        .I5(\FIFO_reg[0][0][15]_1 [15]),
        .O(reset_1[15]));
  LUT6 #(
    .INIT(64'h5504FFFF55040000)) 
    \FIFO[0][0][1]_i_1__0 
       (.I0(reset),
        .I1(plusOp[-5]),
        .I2(ltOp),
        .I3(gtOp),
        .I4(halfway_pp1),
        .I5(\FIFO_reg[0][0][15]_1 [1]),
        .O(reset_1[1]));
  LUT6 #(
    .INIT(64'h5504FFFF55040000)) 
    \FIFO[0][0][2]_i_1__0 
       (.I0(reset),
        .I1(plusOp[-4]),
        .I2(ltOp),
        .I3(gtOp),
        .I4(halfway_pp1),
        .I5(\FIFO_reg[0][0][15]_1 [2]),
        .O(reset_1[2]));
  LUT6 #(
    .INIT(64'h5504FFFF55040000)) 
    \FIFO[0][0][3]_i_1__0 
       (.I0(reset),
        .I1(plusOp[-3]),
        .I2(ltOp),
        .I3(gtOp),
        .I4(halfway_pp1),
        .I5(\FIFO_reg[0][0][15]_1 [3]),
        .O(reset_1[3]));
  LUT6 #(
    .INIT(64'h5504FFFF55040000)) 
    \FIFO[0][0][4]_i_1__0 
       (.I0(reset),
        .I1(plusOp[-2]),
        .I2(ltOp),
        .I3(gtOp),
        .I4(halfway_pp1),
        .I5(\FIFO_reg[0][0][15]_1 [4]),
        .O(reset_1[4]));
  LUT6 #(
    .INIT(64'h5504FFFF55040000)) 
    \FIFO[0][0][5]_i_1__0 
       (.I0(reset),
        .I1(plusOp[-1]),
        .I2(ltOp),
        .I3(gtOp),
        .I4(halfway_pp1),
        .I5(\FIFO_reg[0][0][15]_1 [5]),
        .O(reset_1[5]));
  LUT6 #(
    .INIT(64'h5504FFFF55040000)) 
    \FIFO[0][0][6]_i_1__0 
       (.I0(reset),
        .I1(plusOp[0]),
        .I2(ltOp),
        .I3(gtOp),
        .I4(halfway_pp1),
        .I5(\FIFO_reg[0][0][15]_1 [6]),
        .O(reset_1[6]));
  LUT6 #(
    .INIT(64'h5504FFFF55040000)) 
    \FIFO[0][0][7]_i_1__0 
       (.I0(reset),
        .I1(plusOp[1]),
        .I2(ltOp),
        .I3(gtOp),
        .I4(halfway_pp1),
        .I5(\FIFO_reg[0][0][15]_1 [7]),
        .O(reset_1[7]));
  LUT6 #(
    .INIT(64'h5504FFFF55040000)) 
    \FIFO[0][0][8]_i_1__0 
       (.I0(reset),
        .I1(plusOp[2]),
        .I2(ltOp),
        .I3(gtOp),
        .I4(halfway_pp1),
        .I5(\FIFO_reg[0][0][15]_1 [8]),
        .O(reset_1[8]));
  LUT6 #(
    .INIT(64'h5504FFFF55040000)) 
    \FIFO[0][0][9]_i_1__0 
       (.I0(reset),
        .I1(plusOp[3]),
        .I2(ltOp),
        .I3(gtOp),
        .I4(halfway_pp1),
        .I5(\FIFO_reg[0][0][15]_1 [9]),
        .O(reset_1[9]));
  LUT6 #(
    .INIT(64'h5504FFFF55040000)) 
    \FIFO[0][1][0]_i_1__0 
       (.I0(reset),
        .I1(\arg_inferred__0/i__carry_n_7 ),
        .I2(\ltOp_inferred__2/i__carry_n_2 ),
        .I3(\gtOp_inferred__2/i__carry_n_2 ),
        .I4(halfway_pp1),
        .I5(\FIFO_reg[0][1][15]_4 [0]),
        .O(reset_2[0]));
  LUT6 #(
    .INIT(64'h5504FFFF55040000)) 
    \FIFO[0][1][10]_i_1__0 
       (.I0(reset),
        .I1(\arg_inferred__0/i__carry__1_n_5 ),
        .I2(\ltOp_inferred__2/i__carry_n_2 ),
        .I3(\gtOp_inferred__2/i__carry_n_2 ),
        .I4(halfway_pp1),
        .I5(\FIFO_reg[0][1][15]_4 [10]),
        .O(reset_2[10]));
  LUT6 #(
    .INIT(64'h5504FFFF55040000)) 
    \FIFO[0][1][11]_i_1__0 
       (.I0(reset),
        .I1(\arg_inferred__0/i__carry__1_n_4 ),
        .I2(\ltOp_inferred__2/i__carry_n_2 ),
        .I3(\gtOp_inferred__2/i__carry_n_2 ),
        .I4(halfway_pp1),
        .I5(\FIFO_reg[0][1][15]_4 [11]),
        .O(reset_2[11]));
  LUT6 #(
    .INIT(64'h5504FFFF55040000)) 
    \FIFO[0][1][12]_i_1__0 
       (.I0(reset),
        .I1(\arg_inferred__0/i__carry__2_n_7 ),
        .I2(\ltOp_inferred__2/i__carry_n_2 ),
        .I3(\gtOp_inferred__2/i__carry_n_2 ),
        .I4(halfway_pp1),
        .I5(\FIFO_reg[0][1][15]_4 [12]),
        .O(reset_2[12]));
  LUT6 #(
    .INIT(64'h5504FFFF55040000)) 
    \FIFO[0][1][13]_i_1__0 
       (.I0(reset),
        .I1(\arg_inferred__0/i__carry__2_n_6 ),
        .I2(\ltOp_inferred__2/i__carry_n_2 ),
        .I3(\gtOp_inferred__2/i__carry_n_2 ),
        .I4(halfway_pp1),
        .I5(\FIFO_reg[0][1][15]_4 [13]),
        .O(reset_2[13]));
  LUT6 #(
    .INIT(64'h5504FFFF55040000)) 
    \FIFO[0][1][14]_i_1__0 
       (.I0(reset),
        .I1(\arg_inferred__0/i__carry__2_n_5 ),
        .I2(\ltOp_inferred__2/i__carry_n_2 ),
        .I3(\gtOp_inferred__2/i__carry_n_2 ),
        .I4(halfway_pp1),
        .I5(\FIFO_reg[0][1][15]_4 [14]),
        .O(reset_2[14]));
  LUT6 #(
    .INIT(64'h000EFFFF000E0000)) 
    \FIFO[0][1][15]_i_1__0 
       (.I0(\arg_inferred__0/i__carry__2_n_4 ),
        .I1(\ltOp_inferred__2/i__carry_n_2 ),
        .I2(reset),
        .I3(\gtOp_inferred__2/i__carry_n_2 ),
        .I4(halfway_pp1),
        .I5(\FIFO_reg[0][1][15]_4 [15]),
        .O(reset_2[15]));
  LUT6 #(
    .INIT(64'h5504FFFF55040000)) 
    \FIFO[0][1][1]_i_1__0 
       (.I0(reset),
        .I1(\arg_inferred__0/i__carry_n_6 ),
        .I2(\ltOp_inferred__2/i__carry_n_2 ),
        .I3(\gtOp_inferred__2/i__carry_n_2 ),
        .I4(halfway_pp1),
        .I5(\FIFO_reg[0][1][15]_4 [1]),
        .O(reset_2[1]));
  LUT6 #(
    .INIT(64'h5504FFFF55040000)) 
    \FIFO[0][1][2]_i_1__0 
       (.I0(reset),
        .I1(\arg_inferred__0/i__carry_n_5 ),
        .I2(\ltOp_inferred__2/i__carry_n_2 ),
        .I3(\gtOp_inferred__2/i__carry_n_2 ),
        .I4(halfway_pp1),
        .I5(\FIFO_reg[0][1][15]_4 [2]),
        .O(reset_2[2]));
  LUT6 #(
    .INIT(64'h5504FFFF55040000)) 
    \FIFO[0][1][3]_i_1__0 
       (.I0(reset),
        .I1(\arg_inferred__0/i__carry_n_4 ),
        .I2(\ltOp_inferred__2/i__carry_n_2 ),
        .I3(\gtOp_inferred__2/i__carry_n_2 ),
        .I4(halfway_pp1),
        .I5(\FIFO_reg[0][1][15]_4 [3]),
        .O(reset_2[3]));
  LUT6 #(
    .INIT(64'h5504FFFF55040000)) 
    \FIFO[0][1][4]_i_1__0 
       (.I0(reset),
        .I1(\arg_inferred__0/i__carry__0_n_7 ),
        .I2(\ltOp_inferred__2/i__carry_n_2 ),
        .I3(\gtOp_inferred__2/i__carry_n_2 ),
        .I4(halfway_pp1),
        .I5(\FIFO_reg[0][1][15]_4 [4]),
        .O(reset_2[4]));
  LUT6 #(
    .INIT(64'h5504FFFF55040000)) 
    \FIFO[0][1][5]_i_1__0 
       (.I0(reset),
        .I1(\arg_inferred__0/i__carry__0_n_6 ),
        .I2(\ltOp_inferred__2/i__carry_n_2 ),
        .I3(\gtOp_inferred__2/i__carry_n_2 ),
        .I4(halfway_pp1),
        .I5(\FIFO_reg[0][1][15]_4 [5]),
        .O(reset_2[5]));
  LUT6 #(
    .INIT(64'h5504FFFF55040000)) 
    \FIFO[0][1][6]_i_1__0 
       (.I0(reset),
        .I1(\arg_inferred__0/i__carry__0_n_5 ),
        .I2(\ltOp_inferred__2/i__carry_n_2 ),
        .I3(\gtOp_inferred__2/i__carry_n_2 ),
        .I4(halfway_pp1),
        .I5(\FIFO_reg[0][1][15]_4 [6]),
        .O(reset_2[6]));
  LUT6 #(
    .INIT(64'h5504FFFF55040000)) 
    \FIFO[0][1][7]_i_1__0 
       (.I0(reset),
        .I1(\arg_inferred__0/i__carry__0_n_4 ),
        .I2(\ltOp_inferred__2/i__carry_n_2 ),
        .I3(\gtOp_inferred__2/i__carry_n_2 ),
        .I4(halfway_pp1),
        .I5(\FIFO_reg[0][1][15]_4 [7]),
        .O(reset_2[7]));
  LUT6 #(
    .INIT(64'h5504FFFF55040000)) 
    \FIFO[0][1][8]_i_1__0 
       (.I0(reset),
        .I1(\arg_inferred__0/i__carry__1_n_7 ),
        .I2(\ltOp_inferred__2/i__carry_n_2 ),
        .I3(\gtOp_inferred__2/i__carry_n_2 ),
        .I4(halfway_pp1),
        .I5(\FIFO_reg[0][1][15]_4 [8]),
        .O(reset_2[8]));
  LUT6 #(
    .INIT(64'h5504FFFF55040000)) 
    \FIFO[0][1][9]_i_1__0 
       (.I0(reset),
        .I1(\arg_inferred__0/i__carry__1_n_6 ),
        .I2(\ltOp_inferred__2/i__carry_n_2 ),
        .I3(\gtOp_inferred__2/i__carry_n_2 ),
        .I4(halfway_pp1),
        .I5(\FIFO_reg[0][1][15]_4 [9]),
        .O(reset_2[9]));
  CARRY4 arg_carry
       (.CI(1'b0),
        .CO({arg_carry_n_0,arg_carry_n_1,arg_carry_n_2,arg_carry_n_3}),
        .CYINIT(1'b0),
        .DI(Q[3:0]),
        .O(plusOp[-3:-6]),
        .S({arg_carry_i_1__2_n_0,arg_carry_i_2__2_n_0,arg_carry_i_3__2_n_0,arg_carry_i_4__2_n_0}));
  CARRY4 arg_carry__0
       (.CI(arg_carry_n_0),
        .CO({arg_carry__0_n_0,arg_carry__0_n_1,arg_carry__0_n_2,arg_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(Q[7:4]),
        .O(plusOp[1:-2]),
        .S({arg_carry__0_i_1__2_n_0,arg_carry__0_i_2__2_n_0,arg_carry__0_i_3__2_n_0,arg_carry__0_i_4__2_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    arg_carry__0_i_1__2
       (.I0(\BU_ROT_ppF_reg[0][15] [7]),
        .I1(Q[7]),
        .O(arg_carry__0_i_1__2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    arg_carry__0_i_2__2
       (.I0(\BU_ROT_ppF_reg[0][15] [6]),
        .I1(Q[6]),
        .O(arg_carry__0_i_2__2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    arg_carry__0_i_3__2
       (.I0(\BU_ROT_ppF_reg[0][15] [5]),
        .I1(Q[5]),
        .O(arg_carry__0_i_3__2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    arg_carry__0_i_4__2
       (.I0(\BU_ROT_ppF_reg[0][15] [4]),
        .I1(Q[4]),
        .O(arg_carry__0_i_4__2_n_0));
  CARRY4 arg_carry__1
       (.CI(arg_carry__0_n_0),
        .CO({arg_carry__1_n_0,arg_carry__1_n_1,arg_carry__1_n_2,arg_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI(Q[11:8]),
        .O(plusOp[5:2]),
        .S({arg_carry__1_i_1__2_n_0,arg_carry__1_i_2__2_n_0,arg_carry__1_i_3__2_n_0,arg_carry__1_i_4__2_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    arg_carry__1_i_1__2
       (.I0(\BU_ROT_ppF_reg[0][15] [11]),
        .I1(Q[11]),
        .O(arg_carry__1_i_1__2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    arg_carry__1_i_2__2
       (.I0(\BU_ROT_ppF_reg[0][15] [10]),
        .I1(Q[10]),
        .O(arg_carry__1_i_2__2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    arg_carry__1_i_3__2
       (.I0(\BU_ROT_ppF_reg[0][15] [9]),
        .I1(Q[9]),
        .O(arg_carry__1_i_3__2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    arg_carry__1_i_4__2
       (.I0(\BU_ROT_ppF_reg[0][15] [8]),
        .I1(Q[8]),
        .O(arg_carry__1_i_4__2_n_0));
  CARRY4 arg_carry__2
       (.CI(arg_carry__1_n_0),
        .CO({arg_carry__2_n_0,arg_carry__2_n_1,arg_carry__2_n_2,arg_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({DI,Q[14:12]}),
        .O(plusOp[9:6]),
        .S(S));
  LUT2 #(
    .INIT(4'h6)) 
    arg_carry_i_1__2
       (.I0(\BU_ROT_ppF_reg[0][15] [3]),
        .I1(Q[3]),
        .O(arg_carry_i_1__2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    arg_carry_i_2__2
       (.I0(\BU_ROT_ppF_reg[0][15] [2]),
        .I1(Q[2]),
        .O(arg_carry_i_2__2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    arg_carry_i_3__2
       (.I0(\BU_ROT_ppF_reg[0][15] [1]),
        .I1(Q[1]),
        .O(arg_carry_i_3__2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    arg_carry_i_4__2
       (.I0(\BU_ROT_ppF_reg[0][15] [0]),
        .I1(Q[0]),
        .O(arg_carry_i_4__2_n_0));
  CARRY4 \arg_inferred__0/i__carry 
       (.CI(1'b0),
        .CO({\arg_inferred__0/i__carry_n_0 ,\arg_inferred__0/i__carry_n_1 ,\arg_inferred__0/i__carry_n_2 ,\arg_inferred__0/i__carry_n_3 }),
        .CYINIT(1'b0),
        .DI(\FIFO_reg[0][1][15] [3:0]),
        .O({\arg_inferred__0/i__carry_n_4 ,\arg_inferred__0/i__carry_n_5 ,\arg_inferred__0/i__carry_n_6 ,\arg_inferred__0/i__carry_n_7 }),
        .S({i__carry_i_1__43_n_0,i__carry_i_2__43_n_0,i__carry_i_3__43_n_0,i__carry_i_4__31_n_0}));
  CARRY4 \arg_inferred__0/i__carry__0 
       (.CI(\arg_inferred__0/i__carry_n_0 ),
        .CO({\arg_inferred__0/i__carry__0_n_0 ,\arg_inferred__0/i__carry__0_n_1 ,\arg_inferred__0/i__carry__0_n_2 ,\arg_inferred__0/i__carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI(\FIFO_reg[0][1][15] [7:4]),
        .O({\arg_inferred__0/i__carry__0_n_4 ,\arg_inferred__0/i__carry__0_n_5 ,\arg_inferred__0/i__carry__0_n_6 ,\arg_inferred__0/i__carry__0_n_7 }),
        .S({i__carry__0_i_1__19_n_0,i__carry__0_i_2__19_n_0,i__carry__0_i_3__19_n_0,i__carry__0_i_4__19_n_0}));
  CARRY4 \arg_inferred__0/i__carry__1 
       (.CI(\arg_inferred__0/i__carry__0_n_0 ),
        .CO({\arg_inferred__0/i__carry__1_n_0 ,\arg_inferred__0/i__carry__1_n_1 ,\arg_inferred__0/i__carry__1_n_2 ,\arg_inferred__0/i__carry__1_n_3 }),
        .CYINIT(1'b0),
        .DI(\FIFO_reg[0][1][15] [11:8]),
        .O({\arg_inferred__0/i__carry__1_n_4 ,\arg_inferred__0/i__carry__1_n_5 ,\arg_inferred__0/i__carry__1_n_6 ,\arg_inferred__0/i__carry__1_n_7 }),
        .S({i__carry__1_i_1__19_n_0,i__carry__1_i_2__19_n_0,i__carry__1_i_3__19_n_0,i__carry__1_i_4__19_n_0}));
  CARRY4 \arg_inferred__0/i__carry__2 
       (.CI(\arg_inferred__0/i__carry__1_n_0 ),
        .CO({\arg_inferred__0/i__carry__2_n_0 ,\arg_inferred__0/i__carry__2_n_1 ,\arg_inferred__0/i__carry__2_n_2 ,\arg_inferred__0/i__carry__2_n_3 }),
        .CYINIT(1'b0),
        .DI({\FIFO_reg[0][1][15]_0 ,\FIFO_reg[0][1][15] [14:12]}),
        .O({\arg_inferred__0/i__carry__2_n_4 ,\arg_inferred__0/i__carry__2_n_5 ,\arg_inferred__0/i__carry__2_n_6 ,\arg_inferred__0/i__carry__2_n_7 }),
        .S(\FIFO_reg[0][1][15]_1 ));
  CARRY4 \arg_inferred__1/i__carry 
       (.CI(1'b0),
        .CO({\arg_inferred__1/i__carry_n_0 ,\arg_inferred__1/i__carry_n_1 ,\arg_inferred__1/i__carry_n_2 ,\arg_inferred__1/i__carry_n_3 }),
        .CYINIT(1'b1),
        .DI(Q[3:0]),
        .O(arg[3:0]),
        .S({i__carry_i_1__42_n_0,i__carry_i_2__42_n_0,i__carry_i_3__42_n_0,i__carry_i_4__30_n_0}));
  CARRY4 \arg_inferred__1/i__carry__0 
       (.CI(\arg_inferred__1/i__carry_n_0 ),
        .CO({\arg_inferred__1/i__carry__0_n_0 ,\arg_inferred__1/i__carry__0_n_1 ,\arg_inferred__1/i__carry__0_n_2 ,\arg_inferred__1/i__carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI(Q[7:4]),
        .O(arg[7:4]),
        .S({i__carry__0_i_1__18_n_0,i__carry__0_i_2__18_n_0,i__carry__0_i_3__18_n_0,i__carry__0_i_4__18_n_0}));
  CARRY4 \arg_inferred__1/i__carry__1 
       (.CI(\arg_inferred__1/i__carry__0_n_0 ),
        .CO({\arg_inferred__1/i__carry__1_n_0 ,\arg_inferred__1/i__carry__1_n_1 ,\arg_inferred__1/i__carry__1_n_2 ,\arg_inferred__1/i__carry__1_n_3 }),
        .CYINIT(1'b0),
        .DI(Q[11:8]),
        .O(arg[11:8]),
        .S({i__carry__1_i_1__18_n_0,i__carry__1_i_2__18_n_0,i__carry__1_i_3__18_n_0,i__carry__1_i_4__18_n_0}));
  CARRY4 \arg_inferred__1/i__carry__2 
       (.CI(\arg_inferred__1/i__carry__1_n_0 ),
        .CO({\arg_inferred__1/i__carry__2_n_0 ,\arg_inferred__1/i__carry__2_n_1 ,\arg_inferred__1/i__carry__2_n_2 ,\arg_inferred__1/i__carry__2_n_3 }),
        .CYINIT(1'b0),
        .DI({\BU_ROT_ppF_reg[0][15] [12],Q[14:12]}),
        .O(arg[15:12]),
        .S(\BU_ROT_ppF_reg[0][15]_0 ));
  CARRY4 \arg_inferred__2/i__carry 
       (.CI(1'b0),
        .CO({\arg_inferred__2/i__carry_n_0 ,\arg_inferred__2/i__carry_n_1 ,\arg_inferred__2/i__carry_n_2 ,\arg_inferred__2/i__carry_n_3 }),
        .CYINIT(1'b1),
        .DI(\FIFO_reg[0][1][15] [3:0]),
        .O({\arg_inferred__2/i__carry_n_4 ,\arg_inferred__2/i__carry_n_5 ,\arg_inferred__2/i__carry_n_6 ,\arg_inferred__2/i__carry_n_7 }),
        .S({i__carry_i_1__44_n_0,i__carry_i_2__44_n_0,i__carry_i_3__44_n_0,i__carry_i_4__32_n_0}));
  CARRY4 \arg_inferred__2/i__carry__0 
       (.CI(\arg_inferred__2/i__carry_n_0 ),
        .CO({\arg_inferred__2/i__carry__0_n_0 ,\arg_inferred__2/i__carry__0_n_1 ,\arg_inferred__2/i__carry__0_n_2 ,\arg_inferred__2/i__carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI(\FIFO_reg[0][1][15] [7:4]),
        .O({\arg_inferred__2/i__carry__0_n_4 ,\arg_inferred__2/i__carry__0_n_5 ,\arg_inferred__2/i__carry__0_n_6 ,\arg_inferred__2/i__carry__0_n_7 }),
        .S({i__carry__0_i_1__20_n_0,i__carry__0_i_2__20_n_0,i__carry__0_i_3__20_n_0,i__carry__0_i_4__20_n_0}));
  CARRY4 \arg_inferred__2/i__carry__1 
       (.CI(\arg_inferred__2/i__carry__0_n_0 ),
        .CO({\arg_inferred__2/i__carry__1_n_0 ,\arg_inferred__2/i__carry__1_n_1 ,\arg_inferred__2/i__carry__1_n_2 ,\arg_inferred__2/i__carry__1_n_3 }),
        .CYINIT(1'b0),
        .DI(\FIFO_reg[0][1][15] [11:8]),
        .O({\arg_inferred__2/i__carry__1_n_4 ,\arg_inferred__2/i__carry__1_n_5 ,\arg_inferred__2/i__carry__1_n_6 ,\arg_inferred__2/i__carry__1_n_7 }),
        .S({i__carry__1_i_1__20_n_0,i__carry__1_i_2__20_n_0,i__carry__1_i_3__20_n_0,i__carry__1_i_4__20_n_0}));
  CARRY4 \arg_inferred__2/i__carry__2 
       (.CI(\arg_inferred__2/i__carry__1_n_0 ),
        .CO({\arg_inferred__2/i__carry__2_n_0 ,\arg_inferred__2/i__carry__2_n_1 ,\arg_inferred__2/i__carry__2_n_2 ,\arg_inferred__2/i__carry__2_n_3 }),
        .CYINIT(1'b0),
        .DI({\BU_ROT_ppF_reg[1][15] [12],\FIFO_reg[0][1][15] [14:12]}),
        .O({\arg_inferred__2/i__carry__2_n_4 ,\arg_inferred__2/i__carry__2_n_5 ,\arg_inferred__2/i__carry__2_n_6 ,\arg_inferred__2/i__carry__2_n_7 }),
        .S(\BU_ROT_ppF_reg[1][15]_0 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 gtOp_carry
       (.CI(1'b0),
        .CO({NLW_gtOp_carry_CO_UNCONNECTED[3:2],gtOp_carry_n_2,gtOp_carry_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,gtOp_carry_i_1_n_0}),
        .O(NLW_gtOp_carry_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,\BU_ROT_ppF_reg[1][14]_0 ,gtOp_carry_i_3_n_0}));
  LUT2 #(
    .INIT(4'h2)) 
    gtOp_carry_i_1
       (.I0(\arg_inferred__2/i__carry__2_n_4 ),
        .I1(reset),
        .O(gtOp_carry_i_1_n_0));
  LUT3 #(
    .INIT(8'h02)) 
    gtOp_carry_i_3
       (.I0(\arg_inferred__2/i__carry__2_n_5 ),
        .I1(reset),
        .I2(\arg_inferred__2/i__carry__2_n_4 ),
        .O(gtOp_carry_i_3_n_0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \gtOp_inferred__0/i__carry 
       (.CI(1'b0),
        .CO({\NLW_gtOp_inferred__0/i__carry_CO_UNCONNECTED [3:2],\gtOp_inferred__0/i__carry_n_2 ,\gtOp_inferred__0/i__carry_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,i__carry_i_1__21_n_0}),
        .O(\NLW_gtOp_inferred__0/i__carry_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,\BU_ROT_ppF_reg[0][14]_0 ,i__carry_i_3__9_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \gtOp_inferred__1/i__carry 
       (.CI(1'b0),
        .CO({\NLW_gtOp_inferred__1/i__carry_CO_UNCONNECTED [3:2],gtOp,\gtOp_inferred__1/i__carry_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,i__carry_i_1__22_n_0}),
        .O(\NLW_gtOp_inferred__1/i__carry_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,\FIFO_reg[0][0][15]_0 ,i__carry_i_3__11_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \gtOp_inferred__2/i__carry 
       (.CI(1'b0),
        .CO({\NLW_gtOp_inferred__2/i__carry_CO_UNCONNECTED [3:2],\gtOp_inferred__2/i__carry_n_2 ,\gtOp_inferred__2/i__carry_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,i__carry_i_1__23_n_0}),
        .O(\NLW_gtOp_inferred__2/i__carry_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,\FIFO_reg[0][1][15]_3 ,i__carry_i_3__13_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__0_i_1__18
       (.I0(Q[7]),
        .I1(\BU_ROT_ppF_reg[0][15] [7]),
        .O(i__carry__0_i_1__18_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry__0_i_1__19
       (.I0(\BU_ROT_ppF_reg[1][15] [7]),
        .I1(\FIFO_reg[0][1][15] [7]),
        .O(i__carry__0_i_1__19_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__0_i_1__20
       (.I0(\FIFO_reg[0][1][15] [7]),
        .I1(\BU_ROT_ppF_reg[1][15] [7]),
        .O(i__carry__0_i_1__20_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__0_i_2__18
       (.I0(Q[6]),
        .I1(\BU_ROT_ppF_reg[0][15] [6]),
        .O(i__carry__0_i_2__18_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry__0_i_2__19
       (.I0(\BU_ROT_ppF_reg[1][15] [6]),
        .I1(\FIFO_reg[0][1][15] [6]),
        .O(i__carry__0_i_2__19_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__0_i_2__20
       (.I0(\FIFO_reg[0][1][15] [6]),
        .I1(\BU_ROT_ppF_reg[1][15] [6]),
        .O(i__carry__0_i_2__20_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__0_i_3__18
       (.I0(Q[5]),
        .I1(\BU_ROT_ppF_reg[0][15] [5]),
        .O(i__carry__0_i_3__18_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry__0_i_3__19
       (.I0(\BU_ROT_ppF_reg[1][15] [5]),
        .I1(\FIFO_reg[0][1][15] [5]),
        .O(i__carry__0_i_3__19_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__0_i_3__20
       (.I0(\FIFO_reg[0][1][15] [5]),
        .I1(\BU_ROT_ppF_reg[1][15] [5]),
        .O(i__carry__0_i_3__20_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__0_i_4__18
       (.I0(Q[4]),
        .I1(\BU_ROT_ppF_reg[0][15] [4]),
        .O(i__carry__0_i_4__18_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry__0_i_4__19
       (.I0(\BU_ROT_ppF_reg[1][15] [4]),
        .I1(\FIFO_reg[0][1][15] [4]),
        .O(i__carry__0_i_4__19_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__0_i_4__20
       (.I0(\FIFO_reg[0][1][15] [4]),
        .I1(\BU_ROT_ppF_reg[1][15] [4]),
        .O(i__carry__0_i_4__20_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__1_i_1__18
       (.I0(Q[11]),
        .I1(\BU_ROT_ppF_reg[0][15] [11]),
        .O(i__carry__1_i_1__18_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry__1_i_1__19
       (.I0(\BU_ROT_ppF_reg[1][15] [11]),
        .I1(\FIFO_reg[0][1][15] [11]),
        .O(i__carry__1_i_1__19_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__1_i_1__20
       (.I0(\FIFO_reg[0][1][15] [11]),
        .I1(\BU_ROT_ppF_reg[1][15] [11]),
        .O(i__carry__1_i_1__20_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__1_i_2__18
       (.I0(Q[10]),
        .I1(\BU_ROT_ppF_reg[0][15] [10]),
        .O(i__carry__1_i_2__18_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry__1_i_2__19
       (.I0(\BU_ROT_ppF_reg[1][15] [10]),
        .I1(\FIFO_reg[0][1][15] [10]),
        .O(i__carry__1_i_2__19_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__1_i_2__20
       (.I0(\FIFO_reg[0][1][15] [10]),
        .I1(\BU_ROT_ppF_reg[1][15] [10]),
        .O(i__carry__1_i_2__20_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__1_i_3__18
       (.I0(Q[9]),
        .I1(\BU_ROT_ppF_reg[0][15] [9]),
        .O(i__carry__1_i_3__18_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry__1_i_3__19
       (.I0(\BU_ROT_ppF_reg[1][15] [9]),
        .I1(\FIFO_reg[0][1][15] [9]),
        .O(i__carry__1_i_3__19_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__1_i_3__20
       (.I0(\FIFO_reg[0][1][15] [9]),
        .I1(\BU_ROT_ppF_reg[1][15] [9]),
        .O(i__carry__1_i_3__20_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__1_i_4__18
       (.I0(Q[8]),
        .I1(\BU_ROT_ppF_reg[0][15] [8]),
        .O(i__carry__1_i_4__18_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry__1_i_4__19
       (.I0(\BU_ROT_ppF_reg[1][15] [8]),
        .I1(\FIFO_reg[0][1][15] [8]),
        .O(i__carry__1_i_4__19_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__1_i_4__20
       (.I0(\FIFO_reg[0][1][15] [8]),
        .I1(\BU_ROT_ppF_reg[1][15] [8]),
        .O(i__carry__1_i_4__20_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    i__carry_i_1__17
       (.I0(reset),
        .I1(arg[15]),
        .O(i__carry_i_1__17_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    i__carry_i_1__18
       (.I0(reset),
        .I1(plusOp[9]),
        .O(i__carry_i_1__18_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    i__carry_i_1__19
       (.I0(reset),
        .I1(\arg_inferred__0/i__carry__2_n_4 ),
        .O(i__carry_i_1__19_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    i__carry_i_1__21
       (.I0(arg[15]),
        .I1(reset),
        .O(i__carry_i_1__21_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    i__carry_i_1__22
       (.I0(plusOp[9]),
        .I1(reset),
        .O(i__carry_i_1__22_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    i__carry_i_1__23
       (.I0(\arg_inferred__0/i__carry__2_n_4 ),
        .I1(reset),
        .O(i__carry_i_1__23_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_1__42
       (.I0(Q[3]),
        .I1(\BU_ROT_ppF_reg[0][15] [3]),
        .O(i__carry_i_1__42_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry_i_1__43
       (.I0(\BU_ROT_ppF_reg[1][15] [3]),
        .I1(\FIFO_reg[0][1][15] [3]),
        .O(i__carry_i_1__43_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_1__44
       (.I0(\FIFO_reg[0][1][15] [3]),
        .I1(\BU_ROT_ppF_reg[1][15] [3]),
        .O(i__carry_i_1__44_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_2__42
       (.I0(Q[2]),
        .I1(\BU_ROT_ppF_reg[0][15] [2]),
        .O(i__carry_i_2__42_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry_i_2__43
       (.I0(\BU_ROT_ppF_reg[1][15] [2]),
        .I1(\FIFO_reg[0][1][15] [2]),
        .O(i__carry_i_2__43_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_2__44
       (.I0(\FIFO_reg[0][1][15] [2]),
        .I1(\BU_ROT_ppF_reg[1][15] [2]),
        .O(i__carry_i_2__44_n_0));
  LUT3 #(
    .INIT(8'h02)) 
    i__carry_i_3__10
       (.I0(arg[15]),
        .I1(reset),
        .I2(arg[14]),
        .O(i__carry_i_3__10_n_0));
  LUT3 #(
    .INIT(8'h02)) 
    i__carry_i_3__11
       (.I0(plusOp[8]),
        .I1(reset),
        .I2(plusOp[9]),
        .O(i__carry_i_3__11_n_0));
  LUT3 #(
    .INIT(8'h02)) 
    i__carry_i_3__12
       (.I0(plusOp[9]),
        .I1(reset),
        .I2(plusOp[8]),
        .O(i__carry_i_3__12_n_0));
  LUT3 #(
    .INIT(8'h02)) 
    i__carry_i_3__13
       (.I0(\arg_inferred__0/i__carry__2_n_5 ),
        .I1(reset),
        .I2(\arg_inferred__0/i__carry__2_n_4 ),
        .O(i__carry_i_3__13_n_0));
  LUT3 #(
    .INIT(8'h02)) 
    i__carry_i_3__14
       (.I0(\arg_inferred__0/i__carry__2_n_4 ),
        .I1(reset),
        .I2(\arg_inferred__0/i__carry__2_n_5 ),
        .O(i__carry_i_3__14_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_3__42
       (.I0(Q[1]),
        .I1(\BU_ROT_ppF_reg[0][15] [1]),
        .O(i__carry_i_3__42_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry_i_3__43
       (.I0(\BU_ROT_ppF_reg[1][15] [1]),
        .I1(\FIFO_reg[0][1][15] [1]),
        .O(i__carry_i_3__43_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_3__44
       (.I0(\FIFO_reg[0][1][15] [1]),
        .I1(\BU_ROT_ppF_reg[1][15] [1]),
        .O(i__carry_i_3__44_n_0));
  LUT3 #(
    .INIT(8'h02)) 
    i__carry_i_3__9
       (.I0(arg[14]),
        .I1(reset),
        .I2(arg[15]),
        .O(i__carry_i_3__9_n_0));
  CARRY4 i__carry_i_4__17
       (.CI(arg_carry__2_n_0),
        .CO({NLW_i__carry_i_4__17_CO_UNCONNECTED[3:1],CO}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_i__carry_i_4__17_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,1'b0,1'b1}));
  CARRY4 i__carry_i_4__18
       (.CI(\arg_inferred__0/i__carry__2_n_0 ),
        .CO({NLW_i__carry_i_4__18_CO_UNCONNECTED[3:1],\arg_inferred__0/i__carry__2_0 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_i__carry_i_4__18_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,1'b0,1'b1}));
  CARRY4 i__carry_i_4__19
       (.CI(\arg_inferred__1/i__carry__2_n_0 ),
        .CO({NLW_i__carry_i_4__19_CO_UNCONNECTED[3:1],\arg_inferred__1/i__carry__2_0 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_i__carry_i_4__19_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,1'b0,1'b1}));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_4__30
       (.I0(Q[0]),
        .I1(\BU_ROT_ppF_reg[0][15] [0]),
        .O(i__carry_i_4__30_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry_i_4__31
       (.I0(\BU_ROT_ppF_reg[1][15] [0]),
        .I1(\FIFO_reg[0][1][15] [0]),
        .O(i__carry_i_4__31_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_4__32
       (.I0(\FIFO_reg[0][1][15] [0]),
        .I1(\BU_ROT_ppF_reg[1][15] [0]),
        .O(i__carry_i_4__32_n_0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 ltOp_carry
       (.CI(1'b0),
        .CO({NLW_ltOp_carry_CO_UNCONNECTED[3:2],ltOp_carry_n_2,ltOp_carry_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,ltOp_carry_i_1__2_n_0}),
        .O(NLW_ltOp_carry_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,\BU_ROT_ppF_reg[1][14] ,ltOp_carry_i_3_n_0}));
  LUT2 #(
    .INIT(4'hB)) 
    ltOp_carry_i_1__2
       (.I0(reset),
        .I1(\arg_inferred__2/i__carry__2_n_4 ),
        .O(ltOp_carry_i_1__2_n_0));
  LUT3 #(
    .INIT(8'h02)) 
    ltOp_carry_i_3
       (.I0(\arg_inferred__2/i__carry__2_n_4 ),
        .I1(reset),
        .I2(\arg_inferred__2/i__carry__2_n_5 ),
        .O(ltOp_carry_i_3_n_0));
  CARRY4 ltOp_carry_i_4__2
       (.CI(\arg_inferred__2/i__carry__2_n_0 ),
        .CO({NLW_ltOp_carry_i_4__2_CO_UNCONNECTED[3:1],\arg_inferred__2/i__carry__2_0 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_ltOp_carry_i_4__2_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,1'b0,1'b1}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \ltOp_inferred__0/i__carry 
       (.CI(1'b0),
        .CO({\NLW_ltOp_inferred__0/i__carry_CO_UNCONNECTED [3:2],\ltOp_inferred__0/i__carry_n_2 ,\ltOp_inferred__0/i__carry_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,i__carry_i_1__17_n_0}),
        .O(\NLW_ltOp_inferred__0/i__carry_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,\BU_ROT_ppF_reg[0][14] ,i__carry_i_3__10_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \ltOp_inferred__1/i__carry 
       (.CI(1'b0),
        .CO({\NLW_ltOp_inferred__1/i__carry_CO_UNCONNECTED [3:2],ltOp,\ltOp_inferred__1/i__carry_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,i__carry_i_1__18_n_0}),
        .O(\NLW_ltOp_inferred__1/i__carry_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,\FIFO_reg[0][0][15] ,i__carry_i_3__12_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \ltOp_inferred__2/i__carry 
       (.CI(1'b0),
        .CO({\NLW_ltOp_inferred__2/i__carry_CO_UNCONNECTED [3:2],\ltOp_inferred__2/i__carry_n_2 ,\ltOp_inferred__2/i__carry_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,i__carry_i_1__19_n_0}),
        .O(\NLW_ltOp_inferred__2/i__carry_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,\FIFO_reg[0][1][15]_2 ,i__carry_i_3__14_n_0}));
endmodule

(* ORIG_REF_NAME = "R2_BU" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_R2_BU_0
   (CO,
    \arg_inferred__0/i__carry__2_0 ,
    \arg_inferred__1/i__carry__2_0 ,
    \arg_inferred__2/i__carry__2_0 ,
    D,
    reset_0,
    reset_1,
    reset_2,
    Q,
    DI,
    S,
    \FIFO_reg[0][1][15] ,
    \FIFO_reg[0][1][15]_0 ,
    \FIFO_reg[0][1][15]_1 ,
    \BU_ROT_ppF_reg[0][15] ,
    \BU_ROT_ppF_reg[0][15]_0 ,
    \BU_ROT_ppF_reg[1][15] ,
    \BU_ROT_ppF_reg[1][15]_0 ,
    \BU_ROT_ppF_reg[1][14] ,
    \BU_ROT_ppF_reg[1][14]_0 ,
    \BU_ROT_ppF_reg[0][14] ,
    \BU_ROT_ppF_reg[0][14]_0 ,
    \FIFO_reg[0][0][15] ,
    \FIFO_reg[0][0][15]_0 ,
    \FIFO_reg[0][1][15]_2 ,
    \FIFO_reg[0][1][15]_3 ,
    reset,
    halfway_pp1,
    \FIFO_reg[0][0][15]_1 ,
    \FIFO_reg[0][1][15]_4 );
  output [0:0]CO;
  output [0:0]\arg_inferred__0/i__carry__2_0 ;
  output [0:0]\arg_inferred__1/i__carry__2_0 ;
  output [0:0]\arg_inferred__2/i__carry__2_0 ;
  output [15:0]D;
  output [15:0]reset_0;
  output [15:0]reset_1;
  output [15:0]reset_2;
  input [14:0]Q;
  input [0:0]DI;
  input [3:0]S;
  input [14:0]\FIFO_reg[0][1][15] ;
  input [0:0]\FIFO_reg[0][1][15]_0 ;
  input [3:0]\FIFO_reg[0][1][15]_1 ;
  input [12:0]\BU_ROT_ppF_reg[0][15] ;
  input [3:0]\BU_ROT_ppF_reg[0][15]_0 ;
  input [12:0]\BU_ROT_ppF_reg[1][15] ;
  input [3:0]\BU_ROT_ppF_reg[1][15]_0 ;
  input [0:0]\BU_ROT_ppF_reg[1][14] ;
  input [0:0]\BU_ROT_ppF_reg[1][14]_0 ;
  input [0:0]\BU_ROT_ppF_reg[0][14] ;
  input [0:0]\BU_ROT_ppF_reg[0][14]_0 ;
  input [0:0]\FIFO_reg[0][0][15] ;
  input [0:0]\FIFO_reg[0][0][15]_0 ;
  input [0:0]\FIFO_reg[0][1][15]_2 ;
  input [0:0]\FIFO_reg[0][1][15]_3 ;
  input reset;
  input halfway_pp1;
  input [15:0]\FIFO_reg[0][0][15]_1 ;
  input [15:0]\FIFO_reg[0][1][15]_4 ;

  wire [0:0]\BU_ROT_ppF_reg[0][14] ;
  wire [0:0]\BU_ROT_ppF_reg[0][14]_0 ;
  wire [12:0]\BU_ROT_ppF_reg[0][15] ;
  wire [3:0]\BU_ROT_ppF_reg[0][15]_0 ;
  wire [0:0]\BU_ROT_ppF_reg[1][14] ;
  wire [0:0]\BU_ROT_ppF_reg[1][14]_0 ;
  wire [12:0]\BU_ROT_ppF_reg[1][15] ;
  wire [3:0]\BU_ROT_ppF_reg[1][15]_0 ;
  wire [0:0]CO;
  wire [15:0]D;
  wire [0:0]DI;
  wire [0:0]\FIFO_reg[0][0][15] ;
  wire [0:0]\FIFO_reg[0][0][15]_0 ;
  wire [15:0]\FIFO_reg[0][0][15]_1 ;
  wire [14:0]\FIFO_reg[0][1][15] ;
  wire [0:0]\FIFO_reg[0][1][15]_0 ;
  wire [3:0]\FIFO_reg[0][1][15]_1 ;
  wire [0:0]\FIFO_reg[0][1][15]_2 ;
  wire [0:0]\FIFO_reg[0][1][15]_3 ;
  wire [15:0]\FIFO_reg[0][1][15]_4 ;
  wire [14:0]Q;
  wire [3:0]S;
  wire [15:0]arg;
  wire arg_carry__0_i_1__1_n_0;
  wire arg_carry__0_i_2__1_n_0;
  wire arg_carry__0_i_3__1_n_0;
  wire arg_carry__0_i_4__1_n_0;
  wire arg_carry__0_n_0;
  wire arg_carry__0_n_1;
  wire arg_carry__0_n_2;
  wire arg_carry__0_n_3;
  wire arg_carry__1_i_1__1_n_0;
  wire arg_carry__1_i_2__1_n_0;
  wire arg_carry__1_i_3__1_n_0;
  wire arg_carry__1_i_4__1_n_0;
  wire arg_carry__1_n_0;
  wire arg_carry__1_n_1;
  wire arg_carry__1_n_2;
  wire arg_carry__1_n_3;
  wire arg_carry__2_n_0;
  wire arg_carry__2_n_1;
  wire arg_carry__2_n_2;
  wire arg_carry__2_n_3;
  wire arg_carry_i_1__1_n_0;
  wire arg_carry_i_2__1_n_0;
  wire arg_carry_i_3__1_n_0;
  wire arg_carry_i_4__1_n_0;
  wire arg_carry_n_0;
  wire arg_carry_n_1;
  wire arg_carry_n_2;
  wire arg_carry_n_3;
  wire \arg_inferred__0/i__carry__0_n_0 ;
  wire \arg_inferred__0/i__carry__0_n_1 ;
  wire \arg_inferred__0/i__carry__0_n_2 ;
  wire \arg_inferred__0/i__carry__0_n_3 ;
  wire \arg_inferred__0/i__carry__0_n_4 ;
  wire \arg_inferred__0/i__carry__0_n_5 ;
  wire \arg_inferred__0/i__carry__0_n_6 ;
  wire \arg_inferred__0/i__carry__0_n_7 ;
  wire \arg_inferred__0/i__carry__1_n_0 ;
  wire \arg_inferred__0/i__carry__1_n_1 ;
  wire \arg_inferred__0/i__carry__1_n_2 ;
  wire \arg_inferred__0/i__carry__1_n_3 ;
  wire \arg_inferred__0/i__carry__1_n_4 ;
  wire \arg_inferred__0/i__carry__1_n_5 ;
  wire \arg_inferred__0/i__carry__1_n_6 ;
  wire \arg_inferred__0/i__carry__1_n_7 ;
  wire [0:0]\arg_inferred__0/i__carry__2_0 ;
  wire \arg_inferred__0/i__carry__2_n_0 ;
  wire \arg_inferred__0/i__carry__2_n_1 ;
  wire \arg_inferred__0/i__carry__2_n_2 ;
  wire \arg_inferred__0/i__carry__2_n_3 ;
  wire \arg_inferred__0/i__carry__2_n_4 ;
  wire \arg_inferred__0/i__carry__2_n_5 ;
  wire \arg_inferred__0/i__carry__2_n_6 ;
  wire \arg_inferred__0/i__carry__2_n_7 ;
  wire \arg_inferred__0/i__carry_n_0 ;
  wire \arg_inferred__0/i__carry_n_1 ;
  wire \arg_inferred__0/i__carry_n_2 ;
  wire \arg_inferred__0/i__carry_n_3 ;
  wire \arg_inferred__0/i__carry_n_4 ;
  wire \arg_inferred__0/i__carry_n_5 ;
  wire \arg_inferred__0/i__carry_n_6 ;
  wire \arg_inferred__0/i__carry_n_7 ;
  wire \arg_inferred__1/i__carry__0_n_0 ;
  wire \arg_inferred__1/i__carry__0_n_1 ;
  wire \arg_inferred__1/i__carry__0_n_2 ;
  wire \arg_inferred__1/i__carry__0_n_3 ;
  wire \arg_inferred__1/i__carry__1_n_0 ;
  wire \arg_inferred__1/i__carry__1_n_1 ;
  wire \arg_inferred__1/i__carry__1_n_2 ;
  wire \arg_inferred__1/i__carry__1_n_3 ;
  wire [0:0]\arg_inferred__1/i__carry__2_0 ;
  wire \arg_inferred__1/i__carry__2_n_0 ;
  wire \arg_inferred__1/i__carry__2_n_1 ;
  wire \arg_inferred__1/i__carry__2_n_2 ;
  wire \arg_inferred__1/i__carry__2_n_3 ;
  wire \arg_inferred__1/i__carry_n_0 ;
  wire \arg_inferred__1/i__carry_n_1 ;
  wire \arg_inferred__1/i__carry_n_2 ;
  wire \arg_inferred__1/i__carry_n_3 ;
  wire \arg_inferred__2/i__carry__0_n_0 ;
  wire \arg_inferred__2/i__carry__0_n_1 ;
  wire \arg_inferred__2/i__carry__0_n_2 ;
  wire \arg_inferred__2/i__carry__0_n_3 ;
  wire \arg_inferred__2/i__carry__0_n_4 ;
  wire \arg_inferred__2/i__carry__0_n_5 ;
  wire \arg_inferred__2/i__carry__0_n_6 ;
  wire \arg_inferred__2/i__carry__0_n_7 ;
  wire \arg_inferred__2/i__carry__1_n_0 ;
  wire \arg_inferred__2/i__carry__1_n_1 ;
  wire \arg_inferred__2/i__carry__1_n_2 ;
  wire \arg_inferred__2/i__carry__1_n_3 ;
  wire \arg_inferred__2/i__carry__1_n_4 ;
  wire \arg_inferred__2/i__carry__1_n_5 ;
  wire \arg_inferred__2/i__carry__1_n_6 ;
  wire \arg_inferred__2/i__carry__1_n_7 ;
  wire [0:0]\arg_inferred__2/i__carry__2_0 ;
  wire \arg_inferred__2/i__carry__2_n_0 ;
  wire \arg_inferred__2/i__carry__2_n_1 ;
  wire \arg_inferred__2/i__carry__2_n_2 ;
  wire \arg_inferred__2/i__carry__2_n_3 ;
  wire \arg_inferred__2/i__carry__2_n_4 ;
  wire \arg_inferred__2/i__carry__2_n_5 ;
  wire \arg_inferred__2/i__carry__2_n_6 ;
  wire \arg_inferred__2/i__carry__2_n_7 ;
  wire \arg_inferred__2/i__carry_n_0 ;
  wire \arg_inferred__2/i__carry_n_1 ;
  wire \arg_inferred__2/i__carry_n_2 ;
  wire \arg_inferred__2/i__carry_n_3 ;
  wire \arg_inferred__2/i__carry_n_4 ;
  wire \arg_inferred__2/i__carry_n_5 ;
  wire \arg_inferred__2/i__carry_n_6 ;
  wire \arg_inferred__2/i__carry_n_7 ;
  wire gtOp;
  wire gtOp_carry_i_1__1_n_0;
  wire gtOp_carry_i_3__1_n_0;
  wire gtOp_carry_n_2;
  wire gtOp_carry_n_3;
  wire \gtOp_inferred__0/i__carry_n_2 ;
  wire \gtOp_inferred__0/i__carry_n_3 ;
  wire \gtOp_inferred__1/i__carry_n_3 ;
  wire \gtOp_inferred__2/i__carry_n_2 ;
  wire \gtOp_inferred__2/i__carry_n_3 ;
  wire halfway_pp1;
  wire i__carry__0_i_1__15_n_0;
  wire i__carry__0_i_1__16_n_0;
  wire i__carry__0_i_1__17_n_0;
  wire i__carry__0_i_2__15_n_0;
  wire i__carry__0_i_2__16_n_0;
  wire i__carry__0_i_2__17_n_0;
  wire i__carry__0_i_3__15_n_0;
  wire i__carry__0_i_3__16_n_0;
  wire i__carry__0_i_3__17_n_0;
  wire i__carry__0_i_4__15_n_0;
  wire i__carry__0_i_4__16_n_0;
  wire i__carry__0_i_4__17_n_0;
  wire i__carry__1_i_1__15_n_0;
  wire i__carry__1_i_1__16_n_0;
  wire i__carry__1_i_1__17_n_0;
  wire i__carry__1_i_2__15_n_0;
  wire i__carry__1_i_2__16_n_0;
  wire i__carry__1_i_2__17_n_0;
  wire i__carry__1_i_3__15_n_0;
  wire i__carry__1_i_3__16_n_0;
  wire i__carry__1_i_3__17_n_0;
  wire i__carry__1_i_4__15_n_0;
  wire i__carry__1_i_4__16_n_0;
  wire i__carry__1_i_4__17_n_0;
  wire i__carry_i_1__11_n_0;
  wire i__carry_i_1__12_n_0;
  wire i__carry_i_1__13_n_0;
  wire i__carry_i_1__27_n_0;
  wire i__carry_i_1__28_n_0;
  wire i__carry_i_1__29_n_0;
  wire i__carry_i_1__39_n_0;
  wire i__carry_i_1__40_n_0;
  wire i__carry_i_1__41_n_0;
  wire i__carry_i_2__36_n_0;
  wire i__carry_i_2__37_n_0;
  wire i__carry_i_2__38_n_0;
  wire i__carry_i_3__21_n_0;
  wire i__carry_i_3__22_n_0;
  wire i__carry_i_3__23_n_0;
  wire i__carry_i_3__24_n_0;
  wire i__carry_i_3__25_n_0;
  wire i__carry_i_3__26_n_0;
  wire i__carry_i_3__39_n_0;
  wire i__carry_i_3__40_n_0;
  wire i__carry_i_3__41_n_0;
  wire i__carry_i_4__27_n_0;
  wire i__carry_i_4__28_n_0;
  wire i__carry_i_4__29_n_0;
  wire ltOp;
  wire ltOp_carry_i_1__1_n_0;
  wire ltOp_carry_i_3__1_n_0;
  wire ltOp_carry_n_2;
  wire ltOp_carry_n_3;
  wire \ltOp_inferred__0/i__carry_n_2 ;
  wire \ltOp_inferred__0/i__carry_n_3 ;
  wire \ltOp_inferred__1/i__carry_n_3 ;
  wire \ltOp_inferred__2/i__carry_n_2 ;
  wire \ltOp_inferred__2/i__carry_n_3 ;
  wire [9:-6]plusOp;
  wire reset;
  wire [15:0]reset_0;
  wire [15:0]reset_1;
  wire [15:0]reset_2;
  wire [3:2]NLW_gtOp_carry_CO_UNCONNECTED;
  wire [3:0]NLW_gtOp_carry_O_UNCONNECTED;
  wire [3:2]\NLW_gtOp_inferred__0/i__carry_CO_UNCONNECTED ;
  wire [3:0]\NLW_gtOp_inferred__0/i__carry_O_UNCONNECTED ;
  wire [3:2]\NLW_gtOp_inferred__1/i__carry_CO_UNCONNECTED ;
  wire [3:0]\NLW_gtOp_inferred__1/i__carry_O_UNCONNECTED ;
  wire [3:2]\NLW_gtOp_inferred__2/i__carry_CO_UNCONNECTED ;
  wire [3:0]\NLW_gtOp_inferred__2/i__carry_O_UNCONNECTED ;
  wire [3:1]NLW_i__carry_i_4__11_CO_UNCONNECTED;
  wire [3:0]NLW_i__carry_i_4__11_O_UNCONNECTED;
  wire [3:1]NLW_i__carry_i_4__12_CO_UNCONNECTED;
  wire [3:0]NLW_i__carry_i_4__12_O_UNCONNECTED;
  wire [3:1]NLW_i__carry_i_4__13_CO_UNCONNECTED;
  wire [3:0]NLW_i__carry_i_4__13_O_UNCONNECTED;
  wire [3:2]NLW_ltOp_carry_CO_UNCONNECTED;
  wire [3:0]NLW_ltOp_carry_O_UNCONNECTED;
  wire [3:1]NLW_ltOp_carry_i_4__1_CO_UNCONNECTED;
  wire [3:0]NLW_ltOp_carry_i_4__1_O_UNCONNECTED;
  wire [3:2]\NLW_ltOp_inferred__0/i__carry_CO_UNCONNECTED ;
  wire [3:0]\NLW_ltOp_inferred__0/i__carry_O_UNCONNECTED ;
  wire [3:2]\NLW_ltOp_inferred__1/i__carry_CO_UNCONNECTED ;
  wire [3:0]\NLW_ltOp_inferred__1/i__carry_O_UNCONNECTED ;
  wire [3:2]\NLW_ltOp_inferred__2/i__carry_CO_UNCONNECTED ;
  wire [3:0]\NLW_ltOp_inferred__2/i__carry_O_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT4 #(
    .INIT(16'h00F2)) 
    \BU_ROT_ppF[0][0]_i_1__1 
       (.I0(arg[0]),
        .I1(\ltOp_inferred__0/i__carry_n_2 ),
        .I2(\gtOp_inferred__0/i__carry_n_2 ),
        .I3(reset),
        .O(reset_0[0]));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT4 #(
    .INIT(16'h00F2)) 
    \BU_ROT_ppF[0][10]_i_1__1 
       (.I0(arg[10]),
        .I1(\ltOp_inferred__0/i__carry_n_2 ),
        .I2(\gtOp_inferred__0/i__carry_n_2 ),
        .I3(reset),
        .O(reset_0[10]));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT4 #(
    .INIT(16'h00F2)) 
    \BU_ROT_ppF[0][11]_i_1__1 
       (.I0(arg[11]),
        .I1(\ltOp_inferred__0/i__carry_n_2 ),
        .I2(\gtOp_inferred__0/i__carry_n_2 ),
        .I3(reset),
        .O(reset_0[11]));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT4 #(
    .INIT(16'h00F2)) 
    \BU_ROT_ppF[0][12]_i_1__1 
       (.I0(arg[12]),
        .I1(\ltOp_inferred__0/i__carry_n_2 ),
        .I2(\gtOp_inferred__0/i__carry_n_2 ),
        .I3(reset),
        .O(reset_0[12]));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT4 #(
    .INIT(16'h00F2)) 
    \BU_ROT_ppF[0][13]_i_1__1 
       (.I0(arg[13]),
        .I1(\ltOp_inferred__0/i__carry_n_2 ),
        .I2(\gtOp_inferred__0/i__carry_n_2 ),
        .I3(reset),
        .O(reset_0[13]));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT4 #(
    .INIT(16'h00F2)) 
    \BU_ROT_ppF[0][14]_i_1__1 
       (.I0(arg[14]),
        .I1(\ltOp_inferred__0/i__carry_n_2 ),
        .I2(\gtOp_inferred__0/i__carry_n_2 ),
        .I3(reset),
        .O(reset_0[14]));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT4 #(
    .INIT(16'h0054)) 
    \BU_ROT_ppF[0][15]_i_1__1 
       (.I0(\gtOp_inferred__0/i__carry_n_2 ),
        .I1(\ltOp_inferred__0/i__carry_n_2 ),
        .I2(arg[15]),
        .I3(reset),
        .O(reset_0[15]));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT4 #(
    .INIT(16'h00F2)) 
    \BU_ROT_ppF[0][1]_i_1__1 
       (.I0(arg[1]),
        .I1(\ltOp_inferred__0/i__carry_n_2 ),
        .I2(\gtOp_inferred__0/i__carry_n_2 ),
        .I3(reset),
        .O(reset_0[1]));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT4 #(
    .INIT(16'h00F2)) 
    \BU_ROT_ppF[0][2]_i_1__1 
       (.I0(arg[2]),
        .I1(\ltOp_inferred__0/i__carry_n_2 ),
        .I2(\gtOp_inferred__0/i__carry_n_2 ),
        .I3(reset),
        .O(reset_0[2]));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT4 #(
    .INIT(16'h00F2)) 
    \BU_ROT_ppF[0][3]_i_1__1 
       (.I0(arg[3]),
        .I1(\ltOp_inferred__0/i__carry_n_2 ),
        .I2(\gtOp_inferred__0/i__carry_n_2 ),
        .I3(reset),
        .O(reset_0[3]));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT4 #(
    .INIT(16'h00F2)) 
    \BU_ROT_ppF[0][4]_i_1__1 
       (.I0(arg[4]),
        .I1(\ltOp_inferred__0/i__carry_n_2 ),
        .I2(\gtOp_inferred__0/i__carry_n_2 ),
        .I3(reset),
        .O(reset_0[4]));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT4 #(
    .INIT(16'h00F2)) 
    \BU_ROT_ppF[0][5]_i_1__1 
       (.I0(arg[5]),
        .I1(\ltOp_inferred__0/i__carry_n_2 ),
        .I2(\gtOp_inferred__0/i__carry_n_2 ),
        .I3(reset),
        .O(reset_0[5]));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT4 #(
    .INIT(16'h00F2)) 
    \BU_ROT_ppF[0][6]_i_1__1 
       (.I0(arg[6]),
        .I1(\ltOp_inferred__0/i__carry_n_2 ),
        .I2(\gtOp_inferred__0/i__carry_n_2 ),
        .I3(reset),
        .O(reset_0[6]));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT4 #(
    .INIT(16'h00F2)) 
    \BU_ROT_ppF[0][7]_i_1__1 
       (.I0(arg[7]),
        .I1(\ltOp_inferred__0/i__carry_n_2 ),
        .I2(\gtOp_inferred__0/i__carry_n_2 ),
        .I3(reset),
        .O(reset_0[7]));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT4 #(
    .INIT(16'h00F2)) 
    \BU_ROT_ppF[0][8]_i_1__1 
       (.I0(arg[8]),
        .I1(\ltOp_inferred__0/i__carry_n_2 ),
        .I2(\gtOp_inferred__0/i__carry_n_2 ),
        .I3(reset),
        .O(reset_0[8]));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT4 #(
    .INIT(16'h00F2)) 
    \BU_ROT_ppF[0][9]_i_1__1 
       (.I0(arg[9]),
        .I1(\ltOp_inferred__0/i__carry_n_2 ),
        .I2(\gtOp_inferred__0/i__carry_n_2 ),
        .I3(reset),
        .O(reset_0[9]));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT4 #(
    .INIT(16'h00F2)) 
    \BU_ROT_ppF[1][0]_i_1__1 
       (.I0(\arg_inferred__2/i__carry_n_7 ),
        .I1(ltOp_carry_n_2),
        .I2(gtOp_carry_n_2),
        .I3(reset),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT4 #(
    .INIT(16'h00F2)) 
    \BU_ROT_ppF[1][10]_i_1__1 
       (.I0(\arg_inferred__2/i__carry__1_n_5 ),
        .I1(ltOp_carry_n_2),
        .I2(gtOp_carry_n_2),
        .I3(reset),
        .O(D[10]));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT4 #(
    .INIT(16'h00F2)) 
    \BU_ROT_ppF[1][11]_i_1__1 
       (.I0(\arg_inferred__2/i__carry__1_n_4 ),
        .I1(ltOp_carry_n_2),
        .I2(gtOp_carry_n_2),
        .I3(reset),
        .O(D[11]));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT4 #(
    .INIT(16'h00F2)) 
    \BU_ROT_ppF[1][12]_i_1__1 
       (.I0(\arg_inferred__2/i__carry__2_n_7 ),
        .I1(ltOp_carry_n_2),
        .I2(gtOp_carry_n_2),
        .I3(reset),
        .O(D[12]));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT4 #(
    .INIT(16'h00F2)) 
    \BU_ROT_ppF[1][13]_i_1__1 
       (.I0(\arg_inferred__2/i__carry__2_n_6 ),
        .I1(ltOp_carry_n_2),
        .I2(gtOp_carry_n_2),
        .I3(reset),
        .O(D[13]));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT4 #(
    .INIT(16'h00F2)) 
    \BU_ROT_ppF[1][14]_i_1__1 
       (.I0(\arg_inferred__2/i__carry__2_n_5 ),
        .I1(ltOp_carry_n_2),
        .I2(gtOp_carry_n_2),
        .I3(reset),
        .O(D[14]));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT4 #(
    .INIT(16'h0054)) 
    \BU_ROT_ppF[1][15]_i_1__1 
       (.I0(gtOp_carry_n_2),
        .I1(ltOp_carry_n_2),
        .I2(\arg_inferred__2/i__carry__2_n_4 ),
        .I3(reset),
        .O(D[15]));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT4 #(
    .INIT(16'h00F2)) 
    \BU_ROT_ppF[1][1]_i_1__1 
       (.I0(\arg_inferred__2/i__carry_n_6 ),
        .I1(ltOp_carry_n_2),
        .I2(gtOp_carry_n_2),
        .I3(reset),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT4 #(
    .INIT(16'h00F2)) 
    \BU_ROT_ppF[1][2]_i_1__1 
       (.I0(\arg_inferred__2/i__carry_n_5 ),
        .I1(ltOp_carry_n_2),
        .I2(gtOp_carry_n_2),
        .I3(reset),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT4 #(
    .INIT(16'h00F2)) 
    \BU_ROT_ppF[1][3]_i_1__1 
       (.I0(\arg_inferred__2/i__carry_n_4 ),
        .I1(ltOp_carry_n_2),
        .I2(gtOp_carry_n_2),
        .I3(reset),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT4 #(
    .INIT(16'h00F2)) 
    \BU_ROT_ppF[1][4]_i_1__1 
       (.I0(\arg_inferred__2/i__carry__0_n_7 ),
        .I1(ltOp_carry_n_2),
        .I2(gtOp_carry_n_2),
        .I3(reset),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT4 #(
    .INIT(16'h00F2)) 
    \BU_ROT_ppF[1][5]_i_1__1 
       (.I0(\arg_inferred__2/i__carry__0_n_6 ),
        .I1(ltOp_carry_n_2),
        .I2(gtOp_carry_n_2),
        .I3(reset),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT4 #(
    .INIT(16'h00F2)) 
    \BU_ROT_ppF[1][6]_i_1__1 
       (.I0(\arg_inferred__2/i__carry__0_n_5 ),
        .I1(ltOp_carry_n_2),
        .I2(gtOp_carry_n_2),
        .I3(reset),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT4 #(
    .INIT(16'h00F2)) 
    \BU_ROT_ppF[1][7]_i_1__1 
       (.I0(\arg_inferred__2/i__carry__0_n_4 ),
        .I1(ltOp_carry_n_2),
        .I2(gtOp_carry_n_2),
        .I3(reset),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT4 #(
    .INIT(16'h00F2)) 
    \BU_ROT_ppF[1][8]_i_1__1 
       (.I0(\arg_inferred__2/i__carry__1_n_7 ),
        .I1(ltOp_carry_n_2),
        .I2(gtOp_carry_n_2),
        .I3(reset),
        .O(D[8]));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT4 #(
    .INIT(16'h00F2)) 
    \BU_ROT_ppF[1][9]_i_1__1 
       (.I0(\arg_inferred__2/i__carry__1_n_6 ),
        .I1(ltOp_carry_n_2),
        .I2(gtOp_carry_n_2),
        .I3(reset),
        .O(D[9]));
  LUT6 #(
    .INIT(64'h5504FFFF55040000)) 
    \FIFO[0][0][0]_i_1 
       (.I0(reset),
        .I1(plusOp[-6]),
        .I2(ltOp),
        .I3(gtOp),
        .I4(halfway_pp1),
        .I5(\FIFO_reg[0][0][15]_1 [0]),
        .O(reset_1[0]));
  LUT6 #(
    .INIT(64'h5504FFFF55040000)) 
    \FIFO[0][0][10]_i_1 
       (.I0(reset),
        .I1(plusOp[4]),
        .I2(ltOp),
        .I3(gtOp),
        .I4(halfway_pp1),
        .I5(\FIFO_reg[0][0][15]_1 [10]),
        .O(reset_1[10]));
  LUT6 #(
    .INIT(64'h5504FFFF55040000)) 
    \FIFO[0][0][11]_i_1 
       (.I0(reset),
        .I1(plusOp[5]),
        .I2(ltOp),
        .I3(gtOp),
        .I4(halfway_pp1),
        .I5(\FIFO_reg[0][0][15]_1 [11]),
        .O(reset_1[11]));
  LUT6 #(
    .INIT(64'h5504FFFF55040000)) 
    \FIFO[0][0][12]_i_1 
       (.I0(reset),
        .I1(plusOp[6]),
        .I2(ltOp),
        .I3(gtOp),
        .I4(halfway_pp1),
        .I5(\FIFO_reg[0][0][15]_1 [12]),
        .O(reset_1[12]));
  LUT6 #(
    .INIT(64'h5504FFFF55040000)) 
    \FIFO[0][0][13]_i_1 
       (.I0(reset),
        .I1(plusOp[7]),
        .I2(ltOp),
        .I3(gtOp),
        .I4(halfway_pp1),
        .I5(\FIFO_reg[0][0][15]_1 [13]),
        .O(reset_1[13]));
  LUT6 #(
    .INIT(64'h5504FFFF55040000)) 
    \FIFO[0][0][14]_i_1 
       (.I0(reset),
        .I1(plusOp[8]),
        .I2(ltOp),
        .I3(gtOp),
        .I4(halfway_pp1),
        .I5(\FIFO_reg[0][0][15]_1 [14]),
        .O(reset_1[14]));
  LUT6 #(
    .INIT(64'h000EFFFF000E0000)) 
    \FIFO[0][0][15]_i_1 
       (.I0(plusOp[9]),
        .I1(ltOp),
        .I2(reset),
        .I3(gtOp),
        .I4(halfway_pp1),
        .I5(\FIFO_reg[0][0][15]_1 [15]),
        .O(reset_1[15]));
  LUT6 #(
    .INIT(64'h5504FFFF55040000)) 
    \FIFO[0][0][1]_i_1 
       (.I0(reset),
        .I1(plusOp[-5]),
        .I2(ltOp),
        .I3(gtOp),
        .I4(halfway_pp1),
        .I5(\FIFO_reg[0][0][15]_1 [1]),
        .O(reset_1[1]));
  LUT6 #(
    .INIT(64'h5504FFFF55040000)) 
    \FIFO[0][0][2]_i_1 
       (.I0(reset),
        .I1(plusOp[-4]),
        .I2(ltOp),
        .I3(gtOp),
        .I4(halfway_pp1),
        .I5(\FIFO_reg[0][0][15]_1 [2]),
        .O(reset_1[2]));
  LUT6 #(
    .INIT(64'h5504FFFF55040000)) 
    \FIFO[0][0][3]_i_1 
       (.I0(reset),
        .I1(plusOp[-3]),
        .I2(ltOp),
        .I3(gtOp),
        .I4(halfway_pp1),
        .I5(\FIFO_reg[0][0][15]_1 [3]),
        .O(reset_1[3]));
  LUT6 #(
    .INIT(64'h5504FFFF55040000)) 
    \FIFO[0][0][4]_i_1 
       (.I0(reset),
        .I1(plusOp[-2]),
        .I2(ltOp),
        .I3(gtOp),
        .I4(halfway_pp1),
        .I5(\FIFO_reg[0][0][15]_1 [4]),
        .O(reset_1[4]));
  LUT6 #(
    .INIT(64'h5504FFFF55040000)) 
    \FIFO[0][0][5]_i_1 
       (.I0(reset),
        .I1(plusOp[-1]),
        .I2(ltOp),
        .I3(gtOp),
        .I4(halfway_pp1),
        .I5(\FIFO_reg[0][0][15]_1 [5]),
        .O(reset_1[5]));
  LUT6 #(
    .INIT(64'h5504FFFF55040000)) 
    \FIFO[0][0][6]_i_1 
       (.I0(reset),
        .I1(plusOp[0]),
        .I2(ltOp),
        .I3(gtOp),
        .I4(halfway_pp1),
        .I5(\FIFO_reg[0][0][15]_1 [6]),
        .O(reset_1[6]));
  LUT6 #(
    .INIT(64'h5504FFFF55040000)) 
    \FIFO[0][0][7]_i_1 
       (.I0(reset),
        .I1(plusOp[1]),
        .I2(ltOp),
        .I3(gtOp),
        .I4(halfway_pp1),
        .I5(\FIFO_reg[0][0][15]_1 [7]),
        .O(reset_1[7]));
  LUT6 #(
    .INIT(64'h5504FFFF55040000)) 
    \FIFO[0][0][8]_i_1 
       (.I0(reset),
        .I1(plusOp[2]),
        .I2(ltOp),
        .I3(gtOp),
        .I4(halfway_pp1),
        .I5(\FIFO_reg[0][0][15]_1 [8]),
        .O(reset_1[8]));
  LUT6 #(
    .INIT(64'h5504FFFF55040000)) 
    \FIFO[0][0][9]_i_1 
       (.I0(reset),
        .I1(plusOp[3]),
        .I2(ltOp),
        .I3(gtOp),
        .I4(halfway_pp1),
        .I5(\FIFO_reg[0][0][15]_1 [9]),
        .O(reset_1[9]));
  LUT6 #(
    .INIT(64'h5504FFFF55040000)) 
    \FIFO[0][1][0]_i_1 
       (.I0(reset),
        .I1(\arg_inferred__0/i__carry_n_7 ),
        .I2(\ltOp_inferred__2/i__carry_n_2 ),
        .I3(\gtOp_inferred__2/i__carry_n_2 ),
        .I4(halfway_pp1),
        .I5(\FIFO_reg[0][1][15]_4 [0]),
        .O(reset_2[0]));
  LUT6 #(
    .INIT(64'h5504FFFF55040000)) 
    \FIFO[0][1][10]_i_1 
       (.I0(reset),
        .I1(\arg_inferred__0/i__carry__1_n_5 ),
        .I2(\ltOp_inferred__2/i__carry_n_2 ),
        .I3(\gtOp_inferred__2/i__carry_n_2 ),
        .I4(halfway_pp1),
        .I5(\FIFO_reg[0][1][15]_4 [10]),
        .O(reset_2[10]));
  LUT6 #(
    .INIT(64'h5504FFFF55040000)) 
    \FIFO[0][1][11]_i_1 
       (.I0(reset),
        .I1(\arg_inferred__0/i__carry__1_n_4 ),
        .I2(\ltOp_inferred__2/i__carry_n_2 ),
        .I3(\gtOp_inferred__2/i__carry_n_2 ),
        .I4(halfway_pp1),
        .I5(\FIFO_reg[0][1][15]_4 [11]),
        .O(reset_2[11]));
  LUT6 #(
    .INIT(64'h5504FFFF55040000)) 
    \FIFO[0][1][12]_i_1 
       (.I0(reset),
        .I1(\arg_inferred__0/i__carry__2_n_7 ),
        .I2(\ltOp_inferred__2/i__carry_n_2 ),
        .I3(\gtOp_inferred__2/i__carry_n_2 ),
        .I4(halfway_pp1),
        .I5(\FIFO_reg[0][1][15]_4 [12]),
        .O(reset_2[12]));
  LUT6 #(
    .INIT(64'h5504FFFF55040000)) 
    \FIFO[0][1][13]_i_1 
       (.I0(reset),
        .I1(\arg_inferred__0/i__carry__2_n_6 ),
        .I2(\ltOp_inferred__2/i__carry_n_2 ),
        .I3(\gtOp_inferred__2/i__carry_n_2 ),
        .I4(halfway_pp1),
        .I5(\FIFO_reg[0][1][15]_4 [13]),
        .O(reset_2[13]));
  LUT6 #(
    .INIT(64'h5504FFFF55040000)) 
    \FIFO[0][1][14]_i_1 
       (.I0(reset),
        .I1(\arg_inferred__0/i__carry__2_n_5 ),
        .I2(\ltOp_inferred__2/i__carry_n_2 ),
        .I3(\gtOp_inferred__2/i__carry_n_2 ),
        .I4(halfway_pp1),
        .I5(\FIFO_reg[0][1][15]_4 [14]),
        .O(reset_2[14]));
  LUT6 #(
    .INIT(64'h000EFFFF000E0000)) 
    \FIFO[0][1][15]_i_1 
       (.I0(\arg_inferred__0/i__carry__2_n_4 ),
        .I1(\ltOp_inferred__2/i__carry_n_2 ),
        .I2(reset),
        .I3(\gtOp_inferred__2/i__carry_n_2 ),
        .I4(halfway_pp1),
        .I5(\FIFO_reg[0][1][15]_4 [15]),
        .O(reset_2[15]));
  LUT6 #(
    .INIT(64'h5504FFFF55040000)) 
    \FIFO[0][1][1]_i_1 
       (.I0(reset),
        .I1(\arg_inferred__0/i__carry_n_6 ),
        .I2(\ltOp_inferred__2/i__carry_n_2 ),
        .I3(\gtOp_inferred__2/i__carry_n_2 ),
        .I4(halfway_pp1),
        .I5(\FIFO_reg[0][1][15]_4 [1]),
        .O(reset_2[1]));
  LUT6 #(
    .INIT(64'h5504FFFF55040000)) 
    \FIFO[0][1][2]_i_1 
       (.I0(reset),
        .I1(\arg_inferred__0/i__carry_n_5 ),
        .I2(\ltOp_inferred__2/i__carry_n_2 ),
        .I3(\gtOp_inferred__2/i__carry_n_2 ),
        .I4(halfway_pp1),
        .I5(\FIFO_reg[0][1][15]_4 [2]),
        .O(reset_2[2]));
  LUT6 #(
    .INIT(64'h5504FFFF55040000)) 
    \FIFO[0][1][3]_i_1 
       (.I0(reset),
        .I1(\arg_inferred__0/i__carry_n_4 ),
        .I2(\ltOp_inferred__2/i__carry_n_2 ),
        .I3(\gtOp_inferred__2/i__carry_n_2 ),
        .I4(halfway_pp1),
        .I5(\FIFO_reg[0][1][15]_4 [3]),
        .O(reset_2[3]));
  LUT6 #(
    .INIT(64'h5504FFFF55040000)) 
    \FIFO[0][1][4]_i_1 
       (.I0(reset),
        .I1(\arg_inferred__0/i__carry__0_n_7 ),
        .I2(\ltOp_inferred__2/i__carry_n_2 ),
        .I3(\gtOp_inferred__2/i__carry_n_2 ),
        .I4(halfway_pp1),
        .I5(\FIFO_reg[0][1][15]_4 [4]),
        .O(reset_2[4]));
  LUT6 #(
    .INIT(64'h5504FFFF55040000)) 
    \FIFO[0][1][5]_i_1 
       (.I0(reset),
        .I1(\arg_inferred__0/i__carry__0_n_6 ),
        .I2(\ltOp_inferred__2/i__carry_n_2 ),
        .I3(\gtOp_inferred__2/i__carry_n_2 ),
        .I4(halfway_pp1),
        .I5(\FIFO_reg[0][1][15]_4 [5]),
        .O(reset_2[5]));
  LUT6 #(
    .INIT(64'h5504FFFF55040000)) 
    \FIFO[0][1][6]_i_1 
       (.I0(reset),
        .I1(\arg_inferred__0/i__carry__0_n_5 ),
        .I2(\ltOp_inferred__2/i__carry_n_2 ),
        .I3(\gtOp_inferred__2/i__carry_n_2 ),
        .I4(halfway_pp1),
        .I5(\FIFO_reg[0][1][15]_4 [6]),
        .O(reset_2[6]));
  LUT6 #(
    .INIT(64'h5504FFFF55040000)) 
    \FIFO[0][1][7]_i_1 
       (.I0(reset),
        .I1(\arg_inferred__0/i__carry__0_n_4 ),
        .I2(\ltOp_inferred__2/i__carry_n_2 ),
        .I3(\gtOp_inferred__2/i__carry_n_2 ),
        .I4(halfway_pp1),
        .I5(\FIFO_reg[0][1][15]_4 [7]),
        .O(reset_2[7]));
  LUT6 #(
    .INIT(64'h5504FFFF55040000)) 
    \FIFO[0][1][8]_i_1 
       (.I0(reset),
        .I1(\arg_inferred__0/i__carry__1_n_7 ),
        .I2(\ltOp_inferred__2/i__carry_n_2 ),
        .I3(\gtOp_inferred__2/i__carry_n_2 ),
        .I4(halfway_pp1),
        .I5(\FIFO_reg[0][1][15]_4 [8]),
        .O(reset_2[8]));
  LUT6 #(
    .INIT(64'h5504FFFF55040000)) 
    \FIFO[0][1][9]_i_1 
       (.I0(reset),
        .I1(\arg_inferred__0/i__carry__1_n_6 ),
        .I2(\ltOp_inferred__2/i__carry_n_2 ),
        .I3(\gtOp_inferred__2/i__carry_n_2 ),
        .I4(halfway_pp1),
        .I5(\FIFO_reg[0][1][15]_4 [9]),
        .O(reset_2[9]));
  CARRY4 arg_carry
       (.CI(1'b0),
        .CO({arg_carry_n_0,arg_carry_n_1,arg_carry_n_2,arg_carry_n_3}),
        .CYINIT(1'b0),
        .DI(Q[3:0]),
        .O(plusOp[-3:-6]),
        .S({arg_carry_i_1__1_n_0,arg_carry_i_2__1_n_0,arg_carry_i_3__1_n_0,arg_carry_i_4__1_n_0}));
  CARRY4 arg_carry__0
       (.CI(arg_carry_n_0),
        .CO({arg_carry__0_n_0,arg_carry__0_n_1,arg_carry__0_n_2,arg_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(Q[7:4]),
        .O(plusOp[1:-2]),
        .S({arg_carry__0_i_1__1_n_0,arg_carry__0_i_2__1_n_0,arg_carry__0_i_3__1_n_0,arg_carry__0_i_4__1_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    arg_carry__0_i_1__1
       (.I0(\BU_ROT_ppF_reg[0][15] [7]),
        .I1(Q[7]),
        .O(arg_carry__0_i_1__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    arg_carry__0_i_2__1
       (.I0(\BU_ROT_ppF_reg[0][15] [6]),
        .I1(Q[6]),
        .O(arg_carry__0_i_2__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    arg_carry__0_i_3__1
       (.I0(\BU_ROT_ppF_reg[0][15] [5]),
        .I1(Q[5]),
        .O(arg_carry__0_i_3__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    arg_carry__0_i_4__1
       (.I0(\BU_ROT_ppF_reg[0][15] [4]),
        .I1(Q[4]),
        .O(arg_carry__0_i_4__1_n_0));
  CARRY4 arg_carry__1
       (.CI(arg_carry__0_n_0),
        .CO({arg_carry__1_n_0,arg_carry__1_n_1,arg_carry__1_n_2,arg_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI(Q[11:8]),
        .O(plusOp[5:2]),
        .S({arg_carry__1_i_1__1_n_0,arg_carry__1_i_2__1_n_0,arg_carry__1_i_3__1_n_0,arg_carry__1_i_4__1_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    arg_carry__1_i_1__1
       (.I0(\BU_ROT_ppF_reg[0][15] [11]),
        .I1(Q[11]),
        .O(arg_carry__1_i_1__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    arg_carry__1_i_2__1
       (.I0(\BU_ROT_ppF_reg[0][15] [10]),
        .I1(Q[10]),
        .O(arg_carry__1_i_2__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    arg_carry__1_i_3__1
       (.I0(\BU_ROT_ppF_reg[0][15] [9]),
        .I1(Q[9]),
        .O(arg_carry__1_i_3__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    arg_carry__1_i_4__1
       (.I0(\BU_ROT_ppF_reg[0][15] [8]),
        .I1(Q[8]),
        .O(arg_carry__1_i_4__1_n_0));
  CARRY4 arg_carry__2
       (.CI(arg_carry__1_n_0),
        .CO({arg_carry__2_n_0,arg_carry__2_n_1,arg_carry__2_n_2,arg_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({DI,Q[14:12]}),
        .O(plusOp[9:6]),
        .S(S));
  LUT2 #(
    .INIT(4'h6)) 
    arg_carry_i_1__1
       (.I0(\BU_ROT_ppF_reg[0][15] [3]),
        .I1(Q[3]),
        .O(arg_carry_i_1__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    arg_carry_i_2__1
       (.I0(\BU_ROT_ppF_reg[0][15] [2]),
        .I1(Q[2]),
        .O(arg_carry_i_2__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    arg_carry_i_3__1
       (.I0(\BU_ROT_ppF_reg[0][15] [1]),
        .I1(Q[1]),
        .O(arg_carry_i_3__1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    arg_carry_i_4__1
       (.I0(\BU_ROT_ppF_reg[0][15] [0]),
        .I1(Q[0]),
        .O(arg_carry_i_4__1_n_0));
  CARRY4 \arg_inferred__0/i__carry 
       (.CI(1'b0),
        .CO({\arg_inferred__0/i__carry_n_0 ,\arg_inferred__0/i__carry_n_1 ,\arg_inferred__0/i__carry_n_2 ,\arg_inferred__0/i__carry_n_3 }),
        .CYINIT(1'b0),
        .DI(\FIFO_reg[0][1][15] [3:0]),
        .O({\arg_inferred__0/i__carry_n_4 ,\arg_inferred__0/i__carry_n_5 ,\arg_inferred__0/i__carry_n_6 ,\arg_inferred__0/i__carry_n_7 }),
        .S({i__carry_i_1__40_n_0,i__carry_i_2__37_n_0,i__carry_i_3__40_n_0,i__carry_i_4__28_n_0}));
  CARRY4 \arg_inferred__0/i__carry__0 
       (.CI(\arg_inferred__0/i__carry_n_0 ),
        .CO({\arg_inferred__0/i__carry__0_n_0 ,\arg_inferred__0/i__carry__0_n_1 ,\arg_inferred__0/i__carry__0_n_2 ,\arg_inferred__0/i__carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI(\FIFO_reg[0][1][15] [7:4]),
        .O({\arg_inferred__0/i__carry__0_n_4 ,\arg_inferred__0/i__carry__0_n_5 ,\arg_inferred__0/i__carry__0_n_6 ,\arg_inferred__0/i__carry__0_n_7 }),
        .S({i__carry__0_i_1__16_n_0,i__carry__0_i_2__16_n_0,i__carry__0_i_3__16_n_0,i__carry__0_i_4__16_n_0}));
  CARRY4 \arg_inferred__0/i__carry__1 
       (.CI(\arg_inferred__0/i__carry__0_n_0 ),
        .CO({\arg_inferred__0/i__carry__1_n_0 ,\arg_inferred__0/i__carry__1_n_1 ,\arg_inferred__0/i__carry__1_n_2 ,\arg_inferred__0/i__carry__1_n_3 }),
        .CYINIT(1'b0),
        .DI(\FIFO_reg[0][1][15] [11:8]),
        .O({\arg_inferred__0/i__carry__1_n_4 ,\arg_inferred__0/i__carry__1_n_5 ,\arg_inferred__0/i__carry__1_n_6 ,\arg_inferred__0/i__carry__1_n_7 }),
        .S({i__carry__1_i_1__16_n_0,i__carry__1_i_2__16_n_0,i__carry__1_i_3__16_n_0,i__carry__1_i_4__16_n_0}));
  CARRY4 \arg_inferred__0/i__carry__2 
       (.CI(\arg_inferred__0/i__carry__1_n_0 ),
        .CO({\arg_inferred__0/i__carry__2_n_0 ,\arg_inferred__0/i__carry__2_n_1 ,\arg_inferred__0/i__carry__2_n_2 ,\arg_inferred__0/i__carry__2_n_3 }),
        .CYINIT(1'b0),
        .DI({\FIFO_reg[0][1][15]_0 ,\FIFO_reg[0][1][15] [14:12]}),
        .O({\arg_inferred__0/i__carry__2_n_4 ,\arg_inferred__0/i__carry__2_n_5 ,\arg_inferred__0/i__carry__2_n_6 ,\arg_inferred__0/i__carry__2_n_7 }),
        .S(\FIFO_reg[0][1][15]_1 ));
  CARRY4 \arg_inferred__1/i__carry 
       (.CI(1'b0),
        .CO({\arg_inferred__1/i__carry_n_0 ,\arg_inferred__1/i__carry_n_1 ,\arg_inferred__1/i__carry_n_2 ,\arg_inferred__1/i__carry_n_3 }),
        .CYINIT(1'b1),
        .DI(Q[3:0]),
        .O(arg[3:0]),
        .S({i__carry_i_1__39_n_0,i__carry_i_2__36_n_0,i__carry_i_3__39_n_0,i__carry_i_4__27_n_0}));
  CARRY4 \arg_inferred__1/i__carry__0 
       (.CI(\arg_inferred__1/i__carry_n_0 ),
        .CO({\arg_inferred__1/i__carry__0_n_0 ,\arg_inferred__1/i__carry__0_n_1 ,\arg_inferred__1/i__carry__0_n_2 ,\arg_inferred__1/i__carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI(Q[7:4]),
        .O(arg[7:4]),
        .S({i__carry__0_i_1__15_n_0,i__carry__0_i_2__15_n_0,i__carry__0_i_3__15_n_0,i__carry__0_i_4__15_n_0}));
  CARRY4 \arg_inferred__1/i__carry__1 
       (.CI(\arg_inferred__1/i__carry__0_n_0 ),
        .CO({\arg_inferred__1/i__carry__1_n_0 ,\arg_inferred__1/i__carry__1_n_1 ,\arg_inferred__1/i__carry__1_n_2 ,\arg_inferred__1/i__carry__1_n_3 }),
        .CYINIT(1'b0),
        .DI(Q[11:8]),
        .O(arg[11:8]),
        .S({i__carry__1_i_1__15_n_0,i__carry__1_i_2__15_n_0,i__carry__1_i_3__15_n_0,i__carry__1_i_4__15_n_0}));
  CARRY4 \arg_inferred__1/i__carry__2 
       (.CI(\arg_inferred__1/i__carry__1_n_0 ),
        .CO({\arg_inferred__1/i__carry__2_n_0 ,\arg_inferred__1/i__carry__2_n_1 ,\arg_inferred__1/i__carry__2_n_2 ,\arg_inferred__1/i__carry__2_n_3 }),
        .CYINIT(1'b0),
        .DI({\BU_ROT_ppF_reg[0][15] [12],Q[14:12]}),
        .O(arg[15:12]),
        .S(\BU_ROT_ppF_reg[0][15]_0 ));
  CARRY4 \arg_inferred__2/i__carry 
       (.CI(1'b0),
        .CO({\arg_inferred__2/i__carry_n_0 ,\arg_inferred__2/i__carry_n_1 ,\arg_inferred__2/i__carry_n_2 ,\arg_inferred__2/i__carry_n_3 }),
        .CYINIT(1'b1),
        .DI(\FIFO_reg[0][1][15] [3:0]),
        .O({\arg_inferred__2/i__carry_n_4 ,\arg_inferred__2/i__carry_n_5 ,\arg_inferred__2/i__carry_n_6 ,\arg_inferred__2/i__carry_n_7 }),
        .S({i__carry_i_1__41_n_0,i__carry_i_2__38_n_0,i__carry_i_3__41_n_0,i__carry_i_4__29_n_0}));
  CARRY4 \arg_inferred__2/i__carry__0 
       (.CI(\arg_inferred__2/i__carry_n_0 ),
        .CO({\arg_inferred__2/i__carry__0_n_0 ,\arg_inferred__2/i__carry__0_n_1 ,\arg_inferred__2/i__carry__0_n_2 ,\arg_inferred__2/i__carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI(\FIFO_reg[0][1][15] [7:4]),
        .O({\arg_inferred__2/i__carry__0_n_4 ,\arg_inferred__2/i__carry__0_n_5 ,\arg_inferred__2/i__carry__0_n_6 ,\arg_inferred__2/i__carry__0_n_7 }),
        .S({i__carry__0_i_1__17_n_0,i__carry__0_i_2__17_n_0,i__carry__0_i_3__17_n_0,i__carry__0_i_4__17_n_0}));
  CARRY4 \arg_inferred__2/i__carry__1 
       (.CI(\arg_inferred__2/i__carry__0_n_0 ),
        .CO({\arg_inferred__2/i__carry__1_n_0 ,\arg_inferred__2/i__carry__1_n_1 ,\arg_inferred__2/i__carry__1_n_2 ,\arg_inferred__2/i__carry__1_n_3 }),
        .CYINIT(1'b0),
        .DI(\FIFO_reg[0][1][15] [11:8]),
        .O({\arg_inferred__2/i__carry__1_n_4 ,\arg_inferred__2/i__carry__1_n_5 ,\arg_inferred__2/i__carry__1_n_6 ,\arg_inferred__2/i__carry__1_n_7 }),
        .S({i__carry__1_i_1__17_n_0,i__carry__1_i_2__17_n_0,i__carry__1_i_3__17_n_0,i__carry__1_i_4__17_n_0}));
  CARRY4 \arg_inferred__2/i__carry__2 
       (.CI(\arg_inferred__2/i__carry__1_n_0 ),
        .CO({\arg_inferred__2/i__carry__2_n_0 ,\arg_inferred__2/i__carry__2_n_1 ,\arg_inferred__2/i__carry__2_n_2 ,\arg_inferred__2/i__carry__2_n_3 }),
        .CYINIT(1'b0),
        .DI({\BU_ROT_ppF_reg[1][15] [12],\FIFO_reg[0][1][15] [14:12]}),
        .O({\arg_inferred__2/i__carry__2_n_4 ,\arg_inferred__2/i__carry__2_n_5 ,\arg_inferred__2/i__carry__2_n_6 ,\arg_inferred__2/i__carry__2_n_7 }),
        .S(\BU_ROT_ppF_reg[1][15]_0 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 gtOp_carry
       (.CI(1'b0),
        .CO({NLW_gtOp_carry_CO_UNCONNECTED[3:2],gtOp_carry_n_2,gtOp_carry_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,gtOp_carry_i_1__1_n_0}),
        .O(NLW_gtOp_carry_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,\BU_ROT_ppF_reg[1][14]_0 ,gtOp_carry_i_3__1_n_0}));
  LUT2 #(
    .INIT(4'h2)) 
    gtOp_carry_i_1__1
       (.I0(\arg_inferred__2/i__carry__2_n_4 ),
        .I1(reset),
        .O(gtOp_carry_i_1__1_n_0));
  LUT3 #(
    .INIT(8'h02)) 
    gtOp_carry_i_3__1
       (.I0(\arg_inferred__2/i__carry__2_n_5 ),
        .I1(reset),
        .I2(\arg_inferred__2/i__carry__2_n_4 ),
        .O(gtOp_carry_i_3__1_n_0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \gtOp_inferred__0/i__carry 
       (.CI(1'b0),
        .CO({\NLW_gtOp_inferred__0/i__carry_CO_UNCONNECTED [3:2],\gtOp_inferred__0/i__carry_n_2 ,\gtOp_inferred__0/i__carry_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,i__carry_i_1__27_n_0}),
        .O(\NLW_gtOp_inferred__0/i__carry_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,\BU_ROT_ppF_reg[0][14]_0 ,i__carry_i_3__21_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \gtOp_inferred__1/i__carry 
       (.CI(1'b0),
        .CO({\NLW_gtOp_inferred__1/i__carry_CO_UNCONNECTED [3:2],gtOp,\gtOp_inferred__1/i__carry_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,i__carry_i_1__28_n_0}),
        .O(\NLW_gtOp_inferred__1/i__carry_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,\FIFO_reg[0][0][15]_0 ,i__carry_i_3__23_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \gtOp_inferred__2/i__carry 
       (.CI(1'b0),
        .CO({\NLW_gtOp_inferred__2/i__carry_CO_UNCONNECTED [3:2],\gtOp_inferred__2/i__carry_n_2 ,\gtOp_inferred__2/i__carry_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,i__carry_i_1__29_n_0}),
        .O(\NLW_gtOp_inferred__2/i__carry_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,\FIFO_reg[0][1][15]_3 ,i__carry_i_3__25_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__0_i_1__15
       (.I0(Q[7]),
        .I1(\BU_ROT_ppF_reg[0][15] [7]),
        .O(i__carry__0_i_1__15_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry__0_i_1__16
       (.I0(\BU_ROT_ppF_reg[1][15] [7]),
        .I1(\FIFO_reg[0][1][15] [7]),
        .O(i__carry__0_i_1__16_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__0_i_1__17
       (.I0(\FIFO_reg[0][1][15] [7]),
        .I1(\BU_ROT_ppF_reg[1][15] [7]),
        .O(i__carry__0_i_1__17_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__0_i_2__15
       (.I0(Q[6]),
        .I1(\BU_ROT_ppF_reg[0][15] [6]),
        .O(i__carry__0_i_2__15_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry__0_i_2__16
       (.I0(\BU_ROT_ppF_reg[1][15] [6]),
        .I1(\FIFO_reg[0][1][15] [6]),
        .O(i__carry__0_i_2__16_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__0_i_2__17
       (.I0(\FIFO_reg[0][1][15] [6]),
        .I1(\BU_ROT_ppF_reg[1][15] [6]),
        .O(i__carry__0_i_2__17_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__0_i_3__15
       (.I0(Q[5]),
        .I1(\BU_ROT_ppF_reg[0][15] [5]),
        .O(i__carry__0_i_3__15_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry__0_i_3__16
       (.I0(\BU_ROT_ppF_reg[1][15] [5]),
        .I1(\FIFO_reg[0][1][15] [5]),
        .O(i__carry__0_i_3__16_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__0_i_3__17
       (.I0(\FIFO_reg[0][1][15] [5]),
        .I1(\BU_ROT_ppF_reg[1][15] [5]),
        .O(i__carry__0_i_3__17_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__0_i_4__15
       (.I0(Q[4]),
        .I1(\BU_ROT_ppF_reg[0][15] [4]),
        .O(i__carry__0_i_4__15_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry__0_i_4__16
       (.I0(\BU_ROT_ppF_reg[1][15] [4]),
        .I1(\FIFO_reg[0][1][15] [4]),
        .O(i__carry__0_i_4__16_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__0_i_4__17
       (.I0(\FIFO_reg[0][1][15] [4]),
        .I1(\BU_ROT_ppF_reg[1][15] [4]),
        .O(i__carry__0_i_4__17_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__1_i_1__15
       (.I0(Q[11]),
        .I1(\BU_ROT_ppF_reg[0][15] [11]),
        .O(i__carry__1_i_1__15_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry__1_i_1__16
       (.I0(\BU_ROT_ppF_reg[1][15] [11]),
        .I1(\FIFO_reg[0][1][15] [11]),
        .O(i__carry__1_i_1__16_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__1_i_1__17
       (.I0(\FIFO_reg[0][1][15] [11]),
        .I1(\BU_ROT_ppF_reg[1][15] [11]),
        .O(i__carry__1_i_1__17_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__1_i_2__15
       (.I0(Q[10]),
        .I1(\BU_ROT_ppF_reg[0][15] [10]),
        .O(i__carry__1_i_2__15_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry__1_i_2__16
       (.I0(\BU_ROT_ppF_reg[1][15] [10]),
        .I1(\FIFO_reg[0][1][15] [10]),
        .O(i__carry__1_i_2__16_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__1_i_2__17
       (.I0(\FIFO_reg[0][1][15] [10]),
        .I1(\BU_ROT_ppF_reg[1][15] [10]),
        .O(i__carry__1_i_2__17_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__1_i_3__15
       (.I0(Q[9]),
        .I1(\BU_ROT_ppF_reg[0][15] [9]),
        .O(i__carry__1_i_3__15_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry__1_i_3__16
       (.I0(\BU_ROT_ppF_reg[1][15] [9]),
        .I1(\FIFO_reg[0][1][15] [9]),
        .O(i__carry__1_i_3__16_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__1_i_3__17
       (.I0(\FIFO_reg[0][1][15] [9]),
        .I1(\BU_ROT_ppF_reg[1][15] [9]),
        .O(i__carry__1_i_3__17_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__1_i_4__15
       (.I0(Q[8]),
        .I1(\BU_ROT_ppF_reg[0][15] [8]),
        .O(i__carry__1_i_4__15_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry__1_i_4__16
       (.I0(\BU_ROT_ppF_reg[1][15] [8]),
        .I1(\FIFO_reg[0][1][15] [8]),
        .O(i__carry__1_i_4__16_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__1_i_4__17
       (.I0(\FIFO_reg[0][1][15] [8]),
        .I1(\BU_ROT_ppF_reg[1][15] [8]),
        .O(i__carry__1_i_4__17_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    i__carry_i_1__11
       (.I0(reset),
        .I1(arg[15]),
        .O(i__carry_i_1__11_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    i__carry_i_1__12
       (.I0(reset),
        .I1(plusOp[9]),
        .O(i__carry_i_1__12_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    i__carry_i_1__13
       (.I0(reset),
        .I1(\arg_inferred__0/i__carry__2_n_4 ),
        .O(i__carry_i_1__13_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    i__carry_i_1__27
       (.I0(arg[15]),
        .I1(reset),
        .O(i__carry_i_1__27_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    i__carry_i_1__28
       (.I0(plusOp[9]),
        .I1(reset),
        .O(i__carry_i_1__28_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    i__carry_i_1__29
       (.I0(\arg_inferred__0/i__carry__2_n_4 ),
        .I1(reset),
        .O(i__carry_i_1__29_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_1__39
       (.I0(Q[3]),
        .I1(\BU_ROT_ppF_reg[0][15] [3]),
        .O(i__carry_i_1__39_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry_i_1__40
       (.I0(\BU_ROT_ppF_reg[1][15] [3]),
        .I1(\FIFO_reg[0][1][15] [3]),
        .O(i__carry_i_1__40_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_1__41
       (.I0(\FIFO_reg[0][1][15] [3]),
        .I1(\BU_ROT_ppF_reg[1][15] [3]),
        .O(i__carry_i_1__41_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_2__36
       (.I0(Q[2]),
        .I1(\BU_ROT_ppF_reg[0][15] [2]),
        .O(i__carry_i_2__36_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry_i_2__37
       (.I0(\BU_ROT_ppF_reg[1][15] [2]),
        .I1(\FIFO_reg[0][1][15] [2]),
        .O(i__carry_i_2__37_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_2__38
       (.I0(\FIFO_reg[0][1][15] [2]),
        .I1(\BU_ROT_ppF_reg[1][15] [2]),
        .O(i__carry_i_2__38_n_0));
  LUT3 #(
    .INIT(8'h02)) 
    i__carry_i_3__21
       (.I0(arg[14]),
        .I1(reset),
        .I2(arg[15]),
        .O(i__carry_i_3__21_n_0));
  LUT3 #(
    .INIT(8'h02)) 
    i__carry_i_3__22
       (.I0(arg[15]),
        .I1(reset),
        .I2(arg[14]),
        .O(i__carry_i_3__22_n_0));
  LUT3 #(
    .INIT(8'h02)) 
    i__carry_i_3__23
       (.I0(plusOp[8]),
        .I1(reset),
        .I2(plusOp[9]),
        .O(i__carry_i_3__23_n_0));
  LUT3 #(
    .INIT(8'h02)) 
    i__carry_i_3__24
       (.I0(plusOp[9]),
        .I1(reset),
        .I2(plusOp[8]),
        .O(i__carry_i_3__24_n_0));
  LUT3 #(
    .INIT(8'h02)) 
    i__carry_i_3__25
       (.I0(\arg_inferred__0/i__carry__2_n_5 ),
        .I1(reset),
        .I2(\arg_inferred__0/i__carry__2_n_4 ),
        .O(i__carry_i_3__25_n_0));
  LUT3 #(
    .INIT(8'h02)) 
    i__carry_i_3__26
       (.I0(\arg_inferred__0/i__carry__2_n_4 ),
        .I1(reset),
        .I2(\arg_inferred__0/i__carry__2_n_5 ),
        .O(i__carry_i_3__26_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_3__39
       (.I0(Q[1]),
        .I1(\BU_ROT_ppF_reg[0][15] [1]),
        .O(i__carry_i_3__39_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry_i_3__40
       (.I0(\BU_ROT_ppF_reg[1][15] [1]),
        .I1(\FIFO_reg[0][1][15] [1]),
        .O(i__carry_i_3__40_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_3__41
       (.I0(\FIFO_reg[0][1][15] [1]),
        .I1(\BU_ROT_ppF_reg[1][15] [1]),
        .O(i__carry_i_3__41_n_0));
  CARRY4 i__carry_i_4__11
       (.CI(arg_carry__2_n_0),
        .CO({NLW_i__carry_i_4__11_CO_UNCONNECTED[3:1],CO}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_i__carry_i_4__11_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,1'b0,1'b1}));
  CARRY4 i__carry_i_4__12
       (.CI(\arg_inferred__0/i__carry__2_n_0 ),
        .CO({NLW_i__carry_i_4__12_CO_UNCONNECTED[3:1],\arg_inferred__0/i__carry__2_0 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_i__carry_i_4__12_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,1'b0,1'b1}));
  CARRY4 i__carry_i_4__13
       (.CI(\arg_inferred__1/i__carry__2_n_0 ),
        .CO({NLW_i__carry_i_4__13_CO_UNCONNECTED[3:1],\arg_inferred__1/i__carry__2_0 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_i__carry_i_4__13_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,1'b0,1'b1}));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_4__27
       (.I0(Q[0]),
        .I1(\BU_ROT_ppF_reg[0][15] [0]),
        .O(i__carry_i_4__27_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry_i_4__28
       (.I0(\BU_ROT_ppF_reg[1][15] [0]),
        .I1(\FIFO_reg[0][1][15] [0]),
        .O(i__carry_i_4__28_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_4__29
       (.I0(\FIFO_reg[0][1][15] [0]),
        .I1(\BU_ROT_ppF_reg[1][15] [0]),
        .O(i__carry_i_4__29_n_0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 ltOp_carry
       (.CI(1'b0),
        .CO({NLW_ltOp_carry_CO_UNCONNECTED[3:2],ltOp_carry_n_2,ltOp_carry_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,ltOp_carry_i_1__1_n_0}),
        .O(NLW_ltOp_carry_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,\BU_ROT_ppF_reg[1][14] ,ltOp_carry_i_3__1_n_0}));
  LUT2 #(
    .INIT(4'hB)) 
    ltOp_carry_i_1__1
       (.I0(reset),
        .I1(\arg_inferred__2/i__carry__2_n_4 ),
        .O(ltOp_carry_i_1__1_n_0));
  LUT3 #(
    .INIT(8'h02)) 
    ltOp_carry_i_3__1
       (.I0(\arg_inferred__2/i__carry__2_n_4 ),
        .I1(reset),
        .I2(\arg_inferred__2/i__carry__2_n_5 ),
        .O(ltOp_carry_i_3__1_n_0));
  CARRY4 ltOp_carry_i_4__1
       (.CI(\arg_inferred__2/i__carry__2_n_0 ),
        .CO({NLW_ltOp_carry_i_4__1_CO_UNCONNECTED[3:1],\arg_inferred__2/i__carry__2_0 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_ltOp_carry_i_4__1_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,1'b0,1'b1}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \ltOp_inferred__0/i__carry 
       (.CI(1'b0),
        .CO({\NLW_ltOp_inferred__0/i__carry_CO_UNCONNECTED [3:2],\ltOp_inferred__0/i__carry_n_2 ,\ltOp_inferred__0/i__carry_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,i__carry_i_1__11_n_0}),
        .O(\NLW_ltOp_inferred__0/i__carry_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,\BU_ROT_ppF_reg[0][14] ,i__carry_i_3__22_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \ltOp_inferred__1/i__carry 
       (.CI(1'b0),
        .CO({\NLW_ltOp_inferred__1/i__carry_CO_UNCONNECTED [3:2],ltOp,\ltOp_inferred__1/i__carry_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,i__carry_i_1__12_n_0}),
        .O(\NLW_ltOp_inferred__1/i__carry_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,\FIFO_reg[0][0][15] ,i__carry_i_3__24_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \ltOp_inferred__2/i__carry 
       (.CI(1'b0),
        .CO({\NLW_ltOp_inferred__2/i__carry_CO_UNCONNECTED [3:2],\ltOp_inferred__2/i__carry_n_2 ,\ltOp_inferred__2/i__carry_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,i__carry_i_1__13_n_0}),
        .O(\NLW_ltOp_inferred__2/i__carry_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,\FIFO_reg[0][1][15]_2 ,i__carry_i_3__26_n_0}));
endmodule

(* ORIG_REF_NAME = "R2_BU" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_R2_BU_2
   (CO,
    \arg_inferred__0/i__carry__2_0 ,
    \arg_inferred__1/i__carry__2_0 ,
    \arg_inferred__2/i__carry__2_0 ,
    D,
    reset_0,
    \FIFOMux_FIFO[0]_24 ,
    \FIFOMux_FIFO[1]_25 ,
    Q,
    DI,
    S,
    \BU_ROT_ppF_reg[1][15] ,
    \FIFO_reg[1][1][12]_srl2_U0_SDF_stage_wrap_c_0_i_1_0 ,
    \FIFO_reg[1][1][12]_srl2_U0_SDF_stage_wrap_c_0_i_1_1 ,
    \BU_ROT_ppF_reg[0][15] ,
    \BU_ROT_ppF_reg[0][15]_0 ,
    \BU_ROT_ppF_reg[1][15]_0 ,
    \BU_ROT_ppF_reg[1][15]_1 ,
    \BU_ROT_ppF_reg[1][14] ,
    \BU_ROT_ppF_reg[1][14]_0 ,
    \BU_ROT_ppF_reg[0][14] ,
    \BU_ROT_ppF_reg[0][14]_0 ,
    \FIFO_reg[1][0][0]_srl2_U0_SDF_stage_wrap_c_0_i_1_0 ,
    \FIFO_reg[1][0][0]_srl2_U0_SDF_stage_wrap_c_0_i_1_1 ,
    \FIFO_reg[1][1][0]_srl2_U0_SDF_stage_wrap_c_0_i_1_0 ,
    \FIFO_reg[1][1][0]_srl2_U0_SDF_stage_wrap_c_0_i_1_1 ,
    reset,
    halfway_pp1,
    \FIFO_reg[2][0][15]_U0_SDF_stage_wrap_c_1 ,
    \FIFO_reg[2][1][15]_U0_SDF_stage_wrap_c_1 );
  output [0:0]CO;
  output [0:0]\arg_inferred__0/i__carry__2_0 ;
  output [0:0]\arg_inferred__1/i__carry__2_0 ;
  output [0:0]\arg_inferred__2/i__carry__2_0 ;
  output [15:0]D;
  output [15:0]reset_0;
  output [15:0]\FIFOMux_FIFO[0]_24 ;
  output [15:0]\FIFOMux_FIFO[1]_25 ;
  input [14:0]Q;
  input [0:0]DI;
  input [3:0]S;
  input [14:0]\BU_ROT_ppF_reg[1][15] ;
  input [0:0]\FIFO_reg[1][1][12]_srl2_U0_SDF_stage_wrap_c_0_i_1_0 ;
  input [3:0]\FIFO_reg[1][1][12]_srl2_U0_SDF_stage_wrap_c_0_i_1_1 ;
  input [12:0]\BU_ROT_ppF_reg[0][15] ;
  input [3:0]\BU_ROT_ppF_reg[0][15]_0 ;
  input [12:0]\BU_ROT_ppF_reg[1][15]_0 ;
  input [3:0]\BU_ROT_ppF_reg[1][15]_1 ;
  input [0:0]\BU_ROT_ppF_reg[1][14] ;
  input [0:0]\BU_ROT_ppF_reg[1][14]_0 ;
  input [0:0]\BU_ROT_ppF_reg[0][14] ;
  input [0:0]\BU_ROT_ppF_reg[0][14]_0 ;
  input [0:0]\FIFO_reg[1][0][0]_srl2_U0_SDF_stage_wrap_c_0_i_1_0 ;
  input [0:0]\FIFO_reg[1][0][0]_srl2_U0_SDF_stage_wrap_c_0_i_1_1 ;
  input [0:0]\FIFO_reg[1][1][0]_srl2_U0_SDF_stage_wrap_c_0_i_1_0 ;
  input [0:0]\FIFO_reg[1][1][0]_srl2_U0_SDF_stage_wrap_c_0_i_1_1 ;
  input reset;
  input halfway_pp1;
  input [15:0]\FIFO_reg[2][0][15]_U0_SDF_stage_wrap_c_1 ;
  input [15:0]\FIFO_reg[2][1][15]_U0_SDF_stage_wrap_c_1 ;

  wire [0:0]\BU_ROT_ppF_reg[0][14] ;
  wire [0:0]\BU_ROT_ppF_reg[0][14]_0 ;
  wire [12:0]\BU_ROT_ppF_reg[0][15] ;
  wire [3:0]\BU_ROT_ppF_reg[0][15]_0 ;
  wire [0:0]\BU_ROT_ppF_reg[1][14] ;
  wire [0:0]\BU_ROT_ppF_reg[1][14]_0 ;
  wire [14:0]\BU_ROT_ppF_reg[1][15] ;
  wire [12:0]\BU_ROT_ppF_reg[1][15]_0 ;
  wire [3:0]\BU_ROT_ppF_reg[1][15]_1 ;
  wire [0:0]CO;
  wire [15:0]D;
  wire [0:0]DI;
  wire [15:0]\FIFOMux_FIFO[0]_24 ;
  wire [15:0]\FIFOMux_FIFO[1]_25 ;
  wire [0:0]\FIFO_reg[1][0][0]_srl2_U0_SDF_stage_wrap_c_0_i_1_0 ;
  wire [0:0]\FIFO_reg[1][0][0]_srl2_U0_SDF_stage_wrap_c_0_i_1_1 ;
  wire [0:0]\FIFO_reg[1][1][0]_srl2_U0_SDF_stage_wrap_c_0_i_1_0 ;
  wire [0:0]\FIFO_reg[1][1][0]_srl2_U0_SDF_stage_wrap_c_0_i_1_1 ;
  wire [0:0]\FIFO_reg[1][1][12]_srl2_U0_SDF_stage_wrap_c_0_i_1_0 ;
  wire [3:0]\FIFO_reg[1][1][12]_srl2_U0_SDF_stage_wrap_c_0_i_1_1 ;
  wire [15:0]\FIFO_reg[2][0][15]_U0_SDF_stage_wrap_c_1 ;
  wire [15:0]\FIFO_reg[2][1][15]_U0_SDF_stage_wrap_c_1 ;
  wire [14:0]Q;
  wire [3:0]S;
  wire [15:0]arg;
  wire arg_carry__0_i_1__0_n_0;
  wire arg_carry__0_i_2__0_n_0;
  wire arg_carry__0_i_3__0_n_0;
  wire arg_carry__0_i_4__0_n_0;
  wire arg_carry__0_n_0;
  wire arg_carry__0_n_1;
  wire arg_carry__0_n_2;
  wire arg_carry__0_n_3;
  wire arg_carry__1_i_1__0_n_0;
  wire arg_carry__1_i_2__0_n_0;
  wire arg_carry__1_i_3__0_n_0;
  wire arg_carry__1_i_4__0_n_0;
  wire arg_carry__1_n_0;
  wire arg_carry__1_n_1;
  wire arg_carry__1_n_2;
  wire arg_carry__1_n_3;
  wire arg_carry__2_n_0;
  wire arg_carry__2_n_1;
  wire arg_carry__2_n_2;
  wire arg_carry__2_n_3;
  wire arg_carry_i_1__0_n_0;
  wire arg_carry_i_2__0_n_0;
  wire arg_carry_i_3__0_n_0;
  wire arg_carry_i_4__0_n_0;
  wire arg_carry_n_0;
  wire arg_carry_n_1;
  wire arg_carry_n_2;
  wire arg_carry_n_3;
  wire \arg_inferred__0/i__carry__0_n_0 ;
  wire \arg_inferred__0/i__carry__0_n_1 ;
  wire \arg_inferred__0/i__carry__0_n_2 ;
  wire \arg_inferred__0/i__carry__0_n_3 ;
  wire \arg_inferred__0/i__carry__0_n_4 ;
  wire \arg_inferred__0/i__carry__0_n_5 ;
  wire \arg_inferred__0/i__carry__0_n_6 ;
  wire \arg_inferred__0/i__carry__0_n_7 ;
  wire \arg_inferred__0/i__carry__1_n_0 ;
  wire \arg_inferred__0/i__carry__1_n_1 ;
  wire \arg_inferred__0/i__carry__1_n_2 ;
  wire \arg_inferred__0/i__carry__1_n_3 ;
  wire \arg_inferred__0/i__carry__1_n_4 ;
  wire \arg_inferred__0/i__carry__1_n_5 ;
  wire \arg_inferred__0/i__carry__1_n_6 ;
  wire \arg_inferred__0/i__carry__1_n_7 ;
  wire [0:0]\arg_inferred__0/i__carry__2_0 ;
  wire \arg_inferred__0/i__carry__2_n_0 ;
  wire \arg_inferred__0/i__carry__2_n_1 ;
  wire \arg_inferred__0/i__carry__2_n_2 ;
  wire \arg_inferred__0/i__carry__2_n_3 ;
  wire \arg_inferred__0/i__carry__2_n_4 ;
  wire \arg_inferred__0/i__carry__2_n_5 ;
  wire \arg_inferred__0/i__carry__2_n_6 ;
  wire \arg_inferred__0/i__carry__2_n_7 ;
  wire \arg_inferred__0/i__carry_n_0 ;
  wire \arg_inferred__0/i__carry_n_1 ;
  wire \arg_inferred__0/i__carry_n_2 ;
  wire \arg_inferred__0/i__carry_n_3 ;
  wire \arg_inferred__0/i__carry_n_4 ;
  wire \arg_inferred__0/i__carry_n_5 ;
  wire \arg_inferred__0/i__carry_n_6 ;
  wire \arg_inferred__0/i__carry_n_7 ;
  wire \arg_inferred__1/i__carry__0_n_0 ;
  wire \arg_inferred__1/i__carry__0_n_1 ;
  wire \arg_inferred__1/i__carry__0_n_2 ;
  wire \arg_inferred__1/i__carry__0_n_3 ;
  wire \arg_inferred__1/i__carry__1_n_0 ;
  wire \arg_inferred__1/i__carry__1_n_1 ;
  wire \arg_inferred__1/i__carry__1_n_2 ;
  wire \arg_inferred__1/i__carry__1_n_3 ;
  wire [0:0]\arg_inferred__1/i__carry__2_0 ;
  wire \arg_inferred__1/i__carry__2_n_0 ;
  wire \arg_inferred__1/i__carry__2_n_1 ;
  wire \arg_inferred__1/i__carry__2_n_2 ;
  wire \arg_inferred__1/i__carry__2_n_3 ;
  wire \arg_inferred__1/i__carry_n_0 ;
  wire \arg_inferred__1/i__carry_n_1 ;
  wire \arg_inferred__1/i__carry_n_2 ;
  wire \arg_inferred__1/i__carry_n_3 ;
  wire \arg_inferred__2/i__carry__0_n_0 ;
  wire \arg_inferred__2/i__carry__0_n_1 ;
  wire \arg_inferred__2/i__carry__0_n_2 ;
  wire \arg_inferred__2/i__carry__0_n_3 ;
  wire \arg_inferred__2/i__carry__0_n_4 ;
  wire \arg_inferred__2/i__carry__0_n_5 ;
  wire \arg_inferred__2/i__carry__0_n_6 ;
  wire \arg_inferred__2/i__carry__0_n_7 ;
  wire \arg_inferred__2/i__carry__1_n_0 ;
  wire \arg_inferred__2/i__carry__1_n_1 ;
  wire \arg_inferred__2/i__carry__1_n_2 ;
  wire \arg_inferred__2/i__carry__1_n_3 ;
  wire \arg_inferred__2/i__carry__1_n_4 ;
  wire \arg_inferred__2/i__carry__1_n_5 ;
  wire \arg_inferred__2/i__carry__1_n_6 ;
  wire \arg_inferred__2/i__carry__1_n_7 ;
  wire [0:0]\arg_inferred__2/i__carry__2_0 ;
  wire \arg_inferred__2/i__carry__2_n_0 ;
  wire \arg_inferred__2/i__carry__2_n_1 ;
  wire \arg_inferred__2/i__carry__2_n_2 ;
  wire \arg_inferred__2/i__carry__2_n_3 ;
  wire \arg_inferred__2/i__carry__2_n_4 ;
  wire \arg_inferred__2/i__carry__2_n_5 ;
  wire \arg_inferred__2/i__carry__2_n_6 ;
  wire \arg_inferred__2/i__carry__2_n_7 ;
  wire \arg_inferred__2/i__carry_n_0 ;
  wire \arg_inferred__2/i__carry_n_1 ;
  wire \arg_inferred__2/i__carry_n_2 ;
  wire \arg_inferred__2/i__carry_n_3 ;
  wire \arg_inferred__2/i__carry_n_4 ;
  wire \arg_inferred__2/i__carry_n_5 ;
  wire \arg_inferred__2/i__carry_n_6 ;
  wire \arg_inferred__2/i__carry_n_7 ;
  wire gtOp;
  wire gtOp_carry_i_1__0_n_0;
  wire gtOp_carry_i_3__0_n_0;
  wire gtOp_carry_n_2;
  wire gtOp_carry_n_3;
  wire \gtOp_inferred__0/i__carry_n_2 ;
  wire \gtOp_inferred__0/i__carry_n_3 ;
  wire \gtOp_inferred__1/i__carry_n_3 ;
  wire \gtOp_inferred__2/i__carry_n_2 ;
  wire \gtOp_inferred__2/i__carry_n_3 ;
  wire halfway_pp1;
  wire i__carry__0_i_1__12_n_0;
  wire i__carry__0_i_1__13_n_0;
  wire i__carry__0_i_1__14_n_0;
  wire i__carry__0_i_2__12_n_0;
  wire i__carry__0_i_2__13_n_0;
  wire i__carry__0_i_2__14_n_0;
  wire i__carry__0_i_3__12_n_0;
  wire i__carry__0_i_3__13_n_0;
  wire i__carry__0_i_3__14_n_0;
  wire i__carry__0_i_4__12_n_0;
  wire i__carry__0_i_4__13_n_0;
  wire i__carry__0_i_4__14_n_0;
  wire i__carry__1_i_1__12_n_0;
  wire i__carry__1_i_1__13_n_0;
  wire i__carry__1_i_1__14_n_0;
  wire i__carry__1_i_2__12_n_0;
  wire i__carry__1_i_2__13_n_0;
  wire i__carry__1_i_2__14_n_0;
  wire i__carry__1_i_3__12_n_0;
  wire i__carry__1_i_3__13_n_0;
  wire i__carry__1_i_3__14_n_0;
  wire i__carry__1_i_4__12_n_0;
  wire i__carry__1_i_4__13_n_0;
  wire i__carry__1_i_4__14_n_0;
  wire i__carry_i_1__24_n_0;
  wire i__carry_i_1__25_n_0;
  wire i__carry_i_1__26_n_0;
  wire i__carry_i_1__36_n_0;
  wire i__carry_i_1__37_n_0;
  wire i__carry_i_1__38_n_0;
  wire i__carry_i_1__5_n_0;
  wire i__carry_i_1__6_n_0;
  wire i__carry_i_1__7_n_0;
  wire i__carry_i_2__30_n_0;
  wire i__carry_i_2__31_n_0;
  wire i__carry_i_2__32_n_0;
  wire i__carry_i_3__15_n_0;
  wire i__carry_i_3__16_n_0;
  wire i__carry_i_3__17_n_0;
  wire i__carry_i_3__18_n_0;
  wire i__carry_i_3__19_n_0;
  wire i__carry_i_3__20_n_0;
  wire i__carry_i_3__36_n_0;
  wire i__carry_i_3__37_n_0;
  wire i__carry_i_3__38_n_0;
  wire i__carry_i_4__24_n_0;
  wire i__carry_i_4__25_n_0;
  wire i__carry_i_4__26_n_0;
  wire ltOp;
  wire ltOp_carry_i_1__0_n_0;
  wire ltOp_carry_i_3__0_n_0;
  wire ltOp_carry_n_2;
  wire ltOp_carry_n_3;
  wire \ltOp_inferred__0/i__carry_n_2 ;
  wire \ltOp_inferred__0/i__carry_n_3 ;
  wire \ltOp_inferred__1/i__carry_n_3 ;
  wire \ltOp_inferred__2/i__carry_n_2 ;
  wire \ltOp_inferred__2/i__carry_n_3 ;
  wire [9:-6]plusOp;
  wire reset;
  wire [15:0]reset_0;
  wire [3:2]NLW_gtOp_carry_CO_UNCONNECTED;
  wire [3:0]NLW_gtOp_carry_O_UNCONNECTED;
  wire [3:2]\NLW_gtOp_inferred__0/i__carry_CO_UNCONNECTED ;
  wire [3:0]\NLW_gtOp_inferred__0/i__carry_O_UNCONNECTED ;
  wire [3:2]\NLW_gtOp_inferred__1/i__carry_CO_UNCONNECTED ;
  wire [3:0]\NLW_gtOp_inferred__1/i__carry_O_UNCONNECTED ;
  wire [3:2]\NLW_gtOp_inferred__2/i__carry_CO_UNCONNECTED ;
  wire [3:0]\NLW_gtOp_inferred__2/i__carry_O_UNCONNECTED ;
  wire [3:1]NLW_i__carry_i_4__5_CO_UNCONNECTED;
  wire [3:0]NLW_i__carry_i_4__5_O_UNCONNECTED;
  wire [3:1]NLW_i__carry_i_4__6_CO_UNCONNECTED;
  wire [3:0]NLW_i__carry_i_4__6_O_UNCONNECTED;
  wire [3:1]NLW_i__carry_i_4__7_CO_UNCONNECTED;
  wire [3:0]NLW_i__carry_i_4__7_O_UNCONNECTED;
  wire [3:2]NLW_ltOp_carry_CO_UNCONNECTED;
  wire [3:0]NLW_ltOp_carry_O_UNCONNECTED;
  wire [3:1]NLW_ltOp_carry_i_4__0_CO_UNCONNECTED;
  wire [3:0]NLW_ltOp_carry_i_4__0_O_UNCONNECTED;
  wire [3:2]\NLW_ltOp_inferred__0/i__carry_CO_UNCONNECTED ;
  wire [3:0]\NLW_ltOp_inferred__0/i__carry_O_UNCONNECTED ;
  wire [3:2]\NLW_ltOp_inferred__1/i__carry_CO_UNCONNECTED ;
  wire [3:0]\NLW_ltOp_inferred__1/i__carry_O_UNCONNECTED ;
  wire [3:2]\NLW_ltOp_inferred__2/i__carry_CO_UNCONNECTED ;
  wire [3:0]\NLW_ltOp_inferred__2/i__carry_O_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT4 #(
    .INIT(16'h00F2)) 
    \BU_ROT_ppF[0][0]_i_1__0 
       (.I0(arg[0]),
        .I1(\ltOp_inferred__0/i__carry_n_2 ),
        .I2(\gtOp_inferred__0/i__carry_n_2 ),
        .I3(reset),
        .O(reset_0[0]));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT4 #(
    .INIT(16'h00F2)) 
    \BU_ROT_ppF[0][10]_i_1__0 
       (.I0(arg[10]),
        .I1(\ltOp_inferred__0/i__carry_n_2 ),
        .I2(\gtOp_inferred__0/i__carry_n_2 ),
        .I3(reset),
        .O(reset_0[10]));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT4 #(
    .INIT(16'h00F2)) 
    \BU_ROT_ppF[0][11]_i_1__0 
       (.I0(arg[11]),
        .I1(\ltOp_inferred__0/i__carry_n_2 ),
        .I2(\gtOp_inferred__0/i__carry_n_2 ),
        .I3(reset),
        .O(reset_0[11]));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT4 #(
    .INIT(16'h00F2)) 
    \BU_ROT_ppF[0][12]_i_1__0 
       (.I0(arg[12]),
        .I1(\ltOp_inferred__0/i__carry_n_2 ),
        .I2(\gtOp_inferred__0/i__carry_n_2 ),
        .I3(reset),
        .O(reset_0[12]));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT4 #(
    .INIT(16'h00F2)) 
    \BU_ROT_ppF[0][13]_i_1__0 
       (.I0(arg[13]),
        .I1(\ltOp_inferred__0/i__carry_n_2 ),
        .I2(\gtOp_inferred__0/i__carry_n_2 ),
        .I3(reset),
        .O(reset_0[13]));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT4 #(
    .INIT(16'h00F2)) 
    \BU_ROT_ppF[0][14]_i_1__0 
       (.I0(arg[14]),
        .I1(\ltOp_inferred__0/i__carry_n_2 ),
        .I2(\gtOp_inferred__0/i__carry_n_2 ),
        .I3(reset),
        .O(reset_0[14]));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT4 #(
    .INIT(16'h0054)) 
    \BU_ROT_ppF[0][15]_i_1__0 
       (.I0(\gtOp_inferred__0/i__carry_n_2 ),
        .I1(\ltOp_inferred__0/i__carry_n_2 ),
        .I2(arg[15]),
        .I3(reset),
        .O(reset_0[15]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT4 #(
    .INIT(16'h00F2)) 
    \BU_ROT_ppF[0][1]_i_1__0 
       (.I0(arg[1]),
        .I1(\ltOp_inferred__0/i__carry_n_2 ),
        .I2(\gtOp_inferred__0/i__carry_n_2 ),
        .I3(reset),
        .O(reset_0[1]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT4 #(
    .INIT(16'h00F2)) 
    \BU_ROT_ppF[0][2]_i_1__0 
       (.I0(arg[2]),
        .I1(\ltOp_inferred__0/i__carry_n_2 ),
        .I2(\gtOp_inferred__0/i__carry_n_2 ),
        .I3(reset),
        .O(reset_0[2]));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT4 #(
    .INIT(16'h00F2)) 
    \BU_ROT_ppF[0][3]_i_1__0 
       (.I0(arg[3]),
        .I1(\ltOp_inferred__0/i__carry_n_2 ),
        .I2(\gtOp_inferred__0/i__carry_n_2 ),
        .I3(reset),
        .O(reset_0[3]));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT4 #(
    .INIT(16'h00F2)) 
    \BU_ROT_ppF[0][4]_i_1__0 
       (.I0(arg[4]),
        .I1(\ltOp_inferred__0/i__carry_n_2 ),
        .I2(\gtOp_inferred__0/i__carry_n_2 ),
        .I3(reset),
        .O(reset_0[4]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT4 #(
    .INIT(16'h00F2)) 
    \BU_ROT_ppF[0][5]_i_1__0 
       (.I0(arg[5]),
        .I1(\ltOp_inferred__0/i__carry_n_2 ),
        .I2(\gtOp_inferred__0/i__carry_n_2 ),
        .I3(reset),
        .O(reset_0[5]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT4 #(
    .INIT(16'h00F2)) 
    \BU_ROT_ppF[0][6]_i_1__0 
       (.I0(arg[6]),
        .I1(\ltOp_inferred__0/i__carry_n_2 ),
        .I2(\gtOp_inferred__0/i__carry_n_2 ),
        .I3(reset),
        .O(reset_0[6]));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT4 #(
    .INIT(16'h00F2)) 
    \BU_ROT_ppF[0][7]_i_1__0 
       (.I0(arg[7]),
        .I1(\ltOp_inferred__0/i__carry_n_2 ),
        .I2(\gtOp_inferred__0/i__carry_n_2 ),
        .I3(reset),
        .O(reset_0[7]));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT4 #(
    .INIT(16'h00F2)) 
    \BU_ROT_ppF[0][8]_i_1__0 
       (.I0(arg[8]),
        .I1(\ltOp_inferred__0/i__carry_n_2 ),
        .I2(\gtOp_inferred__0/i__carry_n_2 ),
        .I3(reset),
        .O(reset_0[8]));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT4 #(
    .INIT(16'h00F2)) 
    \BU_ROT_ppF[0][9]_i_1__0 
       (.I0(arg[9]),
        .I1(\ltOp_inferred__0/i__carry_n_2 ),
        .I2(\gtOp_inferred__0/i__carry_n_2 ),
        .I3(reset),
        .O(reset_0[9]));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT4 #(
    .INIT(16'h00F2)) 
    \BU_ROT_ppF[1][0]_i_1__0 
       (.I0(\arg_inferred__2/i__carry_n_7 ),
        .I1(ltOp_carry_n_2),
        .I2(gtOp_carry_n_2),
        .I3(reset),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT4 #(
    .INIT(16'h00F2)) 
    \BU_ROT_ppF[1][10]_i_1__0 
       (.I0(\arg_inferred__2/i__carry__1_n_5 ),
        .I1(ltOp_carry_n_2),
        .I2(gtOp_carry_n_2),
        .I3(reset),
        .O(D[10]));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT4 #(
    .INIT(16'h00F2)) 
    \BU_ROT_ppF[1][11]_i_1__0 
       (.I0(\arg_inferred__2/i__carry__1_n_4 ),
        .I1(ltOp_carry_n_2),
        .I2(gtOp_carry_n_2),
        .I3(reset),
        .O(D[11]));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT4 #(
    .INIT(16'h00F2)) 
    \BU_ROT_ppF[1][12]_i_1__0 
       (.I0(\arg_inferred__2/i__carry__2_n_7 ),
        .I1(ltOp_carry_n_2),
        .I2(gtOp_carry_n_2),
        .I3(reset),
        .O(D[12]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT4 #(
    .INIT(16'h00F2)) 
    \BU_ROT_ppF[1][13]_i_1__0 
       (.I0(\arg_inferred__2/i__carry__2_n_6 ),
        .I1(ltOp_carry_n_2),
        .I2(gtOp_carry_n_2),
        .I3(reset),
        .O(D[13]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT4 #(
    .INIT(16'h00F2)) 
    \BU_ROT_ppF[1][14]_i_1__0 
       (.I0(\arg_inferred__2/i__carry__2_n_5 ),
        .I1(ltOp_carry_n_2),
        .I2(gtOp_carry_n_2),
        .I3(reset),
        .O(D[14]));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT4 #(
    .INIT(16'h0054)) 
    \BU_ROT_ppF[1][15]_i_1__0 
       (.I0(gtOp_carry_n_2),
        .I1(ltOp_carry_n_2),
        .I2(\arg_inferred__2/i__carry__2_n_4 ),
        .I3(reset),
        .O(D[15]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT4 #(
    .INIT(16'h00F2)) 
    \BU_ROT_ppF[1][1]_i_1__0 
       (.I0(\arg_inferred__2/i__carry_n_6 ),
        .I1(ltOp_carry_n_2),
        .I2(gtOp_carry_n_2),
        .I3(reset),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT4 #(
    .INIT(16'h00F2)) 
    \BU_ROT_ppF[1][2]_i_1__0 
       (.I0(\arg_inferred__2/i__carry_n_5 ),
        .I1(ltOp_carry_n_2),
        .I2(gtOp_carry_n_2),
        .I3(reset),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT4 #(
    .INIT(16'h00F2)) 
    \BU_ROT_ppF[1][3]_i_1__0 
       (.I0(\arg_inferred__2/i__carry_n_4 ),
        .I1(ltOp_carry_n_2),
        .I2(gtOp_carry_n_2),
        .I3(reset),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT4 #(
    .INIT(16'h00F2)) 
    \BU_ROT_ppF[1][4]_i_1__0 
       (.I0(\arg_inferred__2/i__carry__0_n_7 ),
        .I1(ltOp_carry_n_2),
        .I2(gtOp_carry_n_2),
        .I3(reset),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT4 #(
    .INIT(16'h00F2)) 
    \BU_ROT_ppF[1][5]_i_1__0 
       (.I0(\arg_inferred__2/i__carry__0_n_6 ),
        .I1(ltOp_carry_n_2),
        .I2(gtOp_carry_n_2),
        .I3(reset),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT4 #(
    .INIT(16'h00F2)) 
    \BU_ROT_ppF[1][6]_i_1__0 
       (.I0(\arg_inferred__2/i__carry__0_n_5 ),
        .I1(ltOp_carry_n_2),
        .I2(gtOp_carry_n_2),
        .I3(reset),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT4 #(
    .INIT(16'h00F2)) 
    \BU_ROT_ppF[1][7]_i_1__0 
       (.I0(\arg_inferred__2/i__carry__0_n_4 ),
        .I1(ltOp_carry_n_2),
        .I2(gtOp_carry_n_2),
        .I3(reset),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT4 #(
    .INIT(16'h00F2)) 
    \BU_ROT_ppF[1][8]_i_1__0 
       (.I0(\arg_inferred__2/i__carry__1_n_7 ),
        .I1(ltOp_carry_n_2),
        .I2(gtOp_carry_n_2),
        .I3(reset),
        .O(D[8]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT4 #(
    .INIT(16'h00F2)) 
    \BU_ROT_ppF[1][9]_i_1__0 
       (.I0(\arg_inferred__2/i__carry__1_n_6 ),
        .I1(ltOp_carry_n_2),
        .I2(gtOp_carry_n_2),
        .I3(reset),
        .O(D[9]));
  LUT6 #(
    .INIT(64'h5504FFFF55040000)) 
    \FIFO_reg[1][0][0]_srl2_U0_SDF_stage_wrap_c_0_i_1 
       (.I0(reset),
        .I1(plusOp[-6]),
        .I2(ltOp),
        .I3(gtOp),
        .I4(halfway_pp1),
        .I5(\FIFO_reg[2][0][15]_U0_SDF_stage_wrap_c_1 [0]),
        .O(\FIFOMux_FIFO[0]_24 [0]));
  LUT6 #(
    .INIT(64'h5504FFFF55040000)) 
    \FIFO_reg[1][0][10]_srl2_U0_SDF_stage_wrap_c_0_i_1 
       (.I0(reset),
        .I1(plusOp[4]),
        .I2(ltOp),
        .I3(gtOp),
        .I4(halfway_pp1),
        .I5(\FIFO_reg[2][0][15]_U0_SDF_stage_wrap_c_1 [10]),
        .O(\FIFOMux_FIFO[0]_24 [10]));
  LUT6 #(
    .INIT(64'h5504FFFF55040000)) 
    \FIFO_reg[1][0][11]_srl2_U0_SDF_stage_wrap_c_0_i_1 
       (.I0(reset),
        .I1(plusOp[5]),
        .I2(ltOp),
        .I3(gtOp),
        .I4(halfway_pp1),
        .I5(\FIFO_reg[2][0][15]_U0_SDF_stage_wrap_c_1 [11]),
        .O(\FIFOMux_FIFO[0]_24 [11]));
  LUT6 #(
    .INIT(64'h5504FFFF55040000)) 
    \FIFO_reg[1][0][12]_srl2_U0_SDF_stage_wrap_c_0_i_1 
       (.I0(reset),
        .I1(plusOp[6]),
        .I2(ltOp),
        .I3(gtOp),
        .I4(halfway_pp1),
        .I5(\FIFO_reg[2][0][15]_U0_SDF_stage_wrap_c_1 [12]),
        .O(\FIFOMux_FIFO[0]_24 [12]));
  LUT6 #(
    .INIT(64'h5504FFFF55040000)) 
    \FIFO_reg[1][0][13]_srl2_U0_SDF_stage_wrap_c_0_i_1 
       (.I0(reset),
        .I1(plusOp[7]),
        .I2(ltOp),
        .I3(gtOp),
        .I4(halfway_pp1),
        .I5(\FIFO_reg[2][0][15]_U0_SDF_stage_wrap_c_1 [13]),
        .O(\FIFOMux_FIFO[0]_24 [13]));
  LUT6 #(
    .INIT(64'h5504FFFF55040000)) 
    \FIFO_reg[1][0][14]_srl2_U0_SDF_stage_wrap_c_0_i_1 
       (.I0(reset),
        .I1(plusOp[8]),
        .I2(ltOp),
        .I3(gtOp),
        .I4(halfway_pp1),
        .I5(\FIFO_reg[2][0][15]_U0_SDF_stage_wrap_c_1 [14]),
        .O(\FIFOMux_FIFO[0]_24 [14]));
  LUT6 #(
    .INIT(64'h000EFFFF000E0000)) 
    \FIFO_reg[1][0][15]_srl2_U0_SDF_stage_wrap_c_0_i_1 
       (.I0(plusOp[9]),
        .I1(ltOp),
        .I2(reset),
        .I3(gtOp),
        .I4(halfway_pp1),
        .I5(\FIFO_reg[2][0][15]_U0_SDF_stage_wrap_c_1 [15]),
        .O(\FIFOMux_FIFO[0]_24 [15]));
  LUT6 #(
    .INIT(64'h5504FFFF55040000)) 
    \FIFO_reg[1][0][1]_srl2_U0_SDF_stage_wrap_c_0_i_1 
       (.I0(reset),
        .I1(plusOp[-5]),
        .I2(ltOp),
        .I3(gtOp),
        .I4(halfway_pp1),
        .I5(\FIFO_reg[2][0][15]_U0_SDF_stage_wrap_c_1 [1]),
        .O(\FIFOMux_FIFO[0]_24 [1]));
  LUT6 #(
    .INIT(64'h5504FFFF55040000)) 
    \FIFO_reg[1][0][2]_srl2_U0_SDF_stage_wrap_c_0_i_1 
       (.I0(reset),
        .I1(plusOp[-4]),
        .I2(ltOp),
        .I3(gtOp),
        .I4(halfway_pp1),
        .I5(\FIFO_reg[2][0][15]_U0_SDF_stage_wrap_c_1 [2]),
        .O(\FIFOMux_FIFO[0]_24 [2]));
  LUT6 #(
    .INIT(64'h5504FFFF55040000)) 
    \FIFO_reg[1][0][3]_srl2_U0_SDF_stage_wrap_c_0_i_1 
       (.I0(reset),
        .I1(plusOp[-3]),
        .I2(ltOp),
        .I3(gtOp),
        .I4(halfway_pp1),
        .I5(\FIFO_reg[2][0][15]_U0_SDF_stage_wrap_c_1 [3]),
        .O(\FIFOMux_FIFO[0]_24 [3]));
  LUT6 #(
    .INIT(64'h5504FFFF55040000)) 
    \FIFO_reg[1][0][4]_srl2_U0_SDF_stage_wrap_c_0_i_1 
       (.I0(reset),
        .I1(plusOp[-2]),
        .I2(ltOp),
        .I3(gtOp),
        .I4(halfway_pp1),
        .I5(\FIFO_reg[2][0][15]_U0_SDF_stage_wrap_c_1 [4]),
        .O(\FIFOMux_FIFO[0]_24 [4]));
  LUT6 #(
    .INIT(64'h5504FFFF55040000)) 
    \FIFO_reg[1][0][5]_srl2_U0_SDF_stage_wrap_c_0_i_1 
       (.I0(reset),
        .I1(plusOp[-1]),
        .I2(ltOp),
        .I3(gtOp),
        .I4(halfway_pp1),
        .I5(\FIFO_reg[2][0][15]_U0_SDF_stage_wrap_c_1 [5]),
        .O(\FIFOMux_FIFO[0]_24 [5]));
  LUT6 #(
    .INIT(64'h5504FFFF55040000)) 
    \FIFO_reg[1][0][6]_srl2_U0_SDF_stage_wrap_c_0_i_1 
       (.I0(reset),
        .I1(plusOp[0]),
        .I2(ltOp),
        .I3(gtOp),
        .I4(halfway_pp1),
        .I5(\FIFO_reg[2][0][15]_U0_SDF_stage_wrap_c_1 [6]),
        .O(\FIFOMux_FIFO[0]_24 [6]));
  LUT6 #(
    .INIT(64'h5504FFFF55040000)) 
    \FIFO_reg[1][0][7]_srl2_U0_SDF_stage_wrap_c_0_i_1 
       (.I0(reset),
        .I1(plusOp[1]),
        .I2(ltOp),
        .I3(gtOp),
        .I4(halfway_pp1),
        .I5(\FIFO_reg[2][0][15]_U0_SDF_stage_wrap_c_1 [7]),
        .O(\FIFOMux_FIFO[0]_24 [7]));
  LUT6 #(
    .INIT(64'h5504FFFF55040000)) 
    \FIFO_reg[1][0][8]_srl2_U0_SDF_stage_wrap_c_0_i_1 
       (.I0(reset),
        .I1(plusOp[2]),
        .I2(ltOp),
        .I3(gtOp),
        .I4(halfway_pp1),
        .I5(\FIFO_reg[2][0][15]_U0_SDF_stage_wrap_c_1 [8]),
        .O(\FIFOMux_FIFO[0]_24 [8]));
  LUT6 #(
    .INIT(64'h5504FFFF55040000)) 
    \FIFO_reg[1][0][9]_srl2_U0_SDF_stage_wrap_c_0_i_1 
       (.I0(reset),
        .I1(plusOp[3]),
        .I2(ltOp),
        .I3(gtOp),
        .I4(halfway_pp1),
        .I5(\FIFO_reg[2][0][15]_U0_SDF_stage_wrap_c_1 [9]),
        .O(\FIFOMux_FIFO[0]_24 [9]));
  LUT6 #(
    .INIT(64'h5504FFFF55040000)) 
    \FIFO_reg[1][1][0]_srl2_U0_SDF_stage_wrap_c_0_i_1 
       (.I0(reset),
        .I1(\arg_inferred__0/i__carry_n_7 ),
        .I2(\ltOp_inferred__2/i__carry_n_2 ),
        .I3(\gtOp_inferred__2/i__carry_n_2 ),
        .I4(halfway_pp1),
        .I5(\FIFO_reg[2][1][15]_U0_SDF_stage_wrap_c_1 [0]),
        .O(\FIFOMux_FIFO[1]_25 [0]));
  LUT6 #(
    .INIT(64'h5504FFFF55040000)) 
    \FIFO_reg[1][1][10]_srl2_U0_SDF_stage_wrap_c_0_i_1 
       (.I0(reset),
        .I1(\arg_inferred__0/i__carry__1_n_5 ),
        .I2(\ltOp_inferred__2/i__carry_n_2 ),
        .I3(\gtOp_inferred__2/i__carry_n_2 ),
        .I4(halfway_pp1),
        .I5(\FIFO_reg[2][1][15]_U0_SDF_stage_wrap_c_1 [10]),
        .O(\FIFOMux_FIFO[1]_25 [10]));
  LUT6 #(
    .INIT(64'h5504FFFF55040000)) 
    \FIFO_reg[1][1][11]_srl2_U0_SDF_stage_wrap_c_0_i_1 
       (.I0(reset),
        .I1(\arg_inferred__0/i__carry__1_n_4 ),
        .I2(\ltOp_inferred__2/i__carry_n_2 ),
        .I3(\gtOp_inferred__2/i__carry_n_2 ),
        .I4(halfway_pp1),
        .I5(\FIFO_reg[2][1][15]_U0_SDF_stage_wrap_c_1 [11]),
        .O(\FIFOMux_FIFO[1]_25 [11]));
  LUT6 #(
    .INIT(64'h5504FFFF55040000)) 
    \FIFO_reg[1][1][12]_srl2_U0_SDF_stage_wrap_c_0_i_1 
       (.I0(reset),
        .I1(\arg_inferred__0/i__carry__2_n_7 ),
        .I2(\ltOp_inferred__2/i__carry_n_2 ),
        .I3(\gtOp_inferred__2/i__carry_n_2 ),
        .I4(halfway_pp1),
        .I5(\FIFO_reg[2][1][15]_U0_SDF_stage_wrap_c_1 [12]),
        .O(\FIFOMux_FIFO[1]_25 [12]));
  LUT6 #(
    .INIT(64'h5504FFFF55040000)) 
    \FIFO_reg[1][1][13]_srl2_U0_SDF_stage_wrap_c_0_i_1 
       (.I0(reset),
        .I1(\arg_inferred__0/i__carry__2_n_6 ),
        .I2(\ltOp_inferred__2/i__carry_n_2 ),
        .I3(\gtOp_inferred__2/i__carry_n_2 ),
        .I4(halfway_pp1),
        .I5(\FIFO_reg[2][1][15]_U0_SDF_stage_wrap_c_1 [13]),
        .O(\FIFOMux_FIFO[1]_25 [13]));
  LUT6 #(
    .INIT(64'h5504FFFF55040000)) 
    \FIFO_reg[1][1][14]_srl2_U0_SDF_stage_wrap_c_0_i_1 
       (.I0(reset),
        .I1(\arg_inferred__0/i__carry__2_n_5 ),
        .I2(\ltOp_inferred__2/i__carry_n_2 ),
        .I3(\gtOp_inferred__2/i__carry_n_2 ),
        .I4(halfway_pp1),
        .I5(\FIFO_reg[2][1][15]_U0_SDF_stage_wrap_c_1 [14]),
        .O(\FIFOMux_FIFO[1]_25 [14]));
  LUT6 #(
    .INIT(64'h000EFFFF000E0000)) 
    \FIFO_reg[1][1][15]_srl2_U0_SDF_stage_wrap_c_0_i_1 
       (.I0(\arg_inferred__0/i__carry__2_n_4 ),
        .I1(\ltOp_inferred__2/i__carry_n_2 ),
        .I2(reset),
        .I3(\gtOp_inferred__2/i__carry_n_2 ),
        .I4(halfway_pp1),
        .I5(\FIFO_reg[2][1][15]_U0_SDF_stage_wrap_c_1 [15]),
        .O(\FIFOMux_FIFO[1]_25 [15]));
  LUT6 #(
    .INIT(64'h5504FFFF55040000)) 
    \FIFO_reg[1][1][1]_srl2_U0_SDF_stage_wrap_c_0_i_1 
       (.I0(reset),
        .I1(\arg_inferred__0/i__carry_n_6 ),
        .I2(\ltOp_inferred__2/i__carry_n_2 ),
        .I3(\gtOp_inferred__2/i__carry_n_2 ),
        .I4(halfway_pp1),
        .I5(\FIFO_reg[2][1][15]_U0_SDF_stage_wrap_c_1 [1]),
        .O(\FIFOMux_FIFO[1]_25 [1]));
  LUT6 #(
    .INIT(64'h5504FFFF55040000)) 
    \FIFO_reg[1][1][2]_srl2_U0_SDF_stage_wrap_c_0_i_1 
       (.I0(reset),
        .I1(\arg_inferred__0/i__carry_n_5 ),
        .I2(\ltOp_inferred__2/i__carry_n_2 ),
        .I3(\gtOp_inferred__2/i__carry_n_2 ),
        .I4(halfway_pp1),
        .I5(\FIFO_reg[2][1][15]_U0_SDF_stage_wrap_c_1 [2]),
        .O(\FIFOMux_FIFO[1]_25 [2]));
  LUT6 #(
    .INIT(64'h5504FFFF55040000)) 
    \FIFO_reg[1][1][3]_srl2_U0_SDF_stage_wrap_c_0_i_1 
       (.I0(reset),
        .I1(\arg_inferred__0/i__carry_n_4 ),
        .I2(\ltOp_inferred__2/i__carry_n_2 ),
        .I3(\gtOp_inferred__2/i__carry_n_2 ),
        .I4(halfway_pp1),
        .I5(\FIFO_reg[2][1][15]_U0_SDF_stage_wrap_c_1 [3]),
        .O(\FIFOMux_FIFO[1]_25 [3]));
  LUT6 #(
    .INIT(64'h5504FFFF55040000)) 
    \FIFO_reg[1][1][4]_srl2_U0_SDF_stage_wrap_c_0_i_1 
       (.I0(reset),
        .I1(\arg_inferred__0/i__carry__0_n_7 ),
        .I2(\ltOp_inferred__2/i__carry_n_2 ),
        .I3(\gtOp_inferred__2/i__carry_n_2 ),
        .I4(halfway_pp1),
        .I5(\FIFO_reg[2][1][15]_U0_SDF_stage_wrap_c_1 [4]),
        .O(\FIFOMux_FIFO[1]_25 [4]));
  LUT6 #(
    .INIT(64'h5504FFFF55040000)) 
    \FIFO_reg[1][1][5]_srl2_U0_SDF_stage_wrap_c_0_i_1 
       (.I0(reset),
        .I1(\arg_inferred__0/i__carry__0_n_6 ),
        .I2(\ltOp_inferred__2/i__carry_n_2 ),
        .I3(\gtOp_inferred__2/i__carry_n_2 ),
        .I4(halfway_pp1),
        .I5(\FIFO_reg[2][1][15]_U0_SDF_stage_wrap_c_1 [5]),
        .O(\FIFOMux_FIFO[1]_25 [5]));
  LUT6 #(
    .INIT(64'h5504FFFF55040000)) 
    \FIFO_reg[1][1][6]_srl2_U0_SDF_stage_wrap_c_0_i_1 
       (.I0(reset),
        .I1(\arg_inferred__0/i__carry__0_n_5 ),
        .I2(\ltOp_inferred__2/i__carry_n_2 ),
        .I3(\gtOp_inferred__2/i__carry_n_2 ),
        .I4(halfway_pp1),
        .I5(\FIFO_reg[2][1][15]_U0_SDF_stage_wrap_c_1 [6]),
        .O(\FIFOMux_FIFO[1]_25 [6]));
  LUT6 #(
    .INIT(64'h5504FFFF55040000)) 
    \FIFO_reg[1][1][7]_srl2_U0_SDF_stage_wrap_c_0_i_1 
       (.I0(reset),
        .I1(\arg_inferred__0/i__carry__0_n_4 ),
        .I2(\ltOp_inferred__2/i__carry_n_2 ),
        .I3(\gtOp_inferred__2/i__carry_n_2 ),
        .I4(halfway_pp1),
        .I5(\FIFO_reg[2][1][15]_U0_SDF_stage_wrap_c_1 [7]),
        .O(\FIFOMux_FIFO[1]_25 [7]));
  LUT6 #(
    .INIT(64'h5504FFFF55040000)) 
    \FIFO_reg[1][1][8]_srl2_U0_SDF_stage_wrap_c_0_i_1 
       (.I0(reset),
        .I1(\arg_inferred__0/i__carry__1_n_7 ),
        .I2(\ltOp_inferred__2/i__carry_n_2 ),
        .I3(\gtOp_inferred__2/i__carry_n_2 ),
        .I4(halfway_pp1),
        .I5(\FIFO_reg[2][1][15]_U0_SDF_stage_wrap_c_1 [8]),
        .O(\FIFOMux_FIFO[1]_25 [8]));
  LUT6 #(
    .INIT(64'h5504FFFF55040000)) 
    \FIFO_reg[1][1][9]_srl2_U0_SDF_stage_wrap_c_0_i_1 
       (.I0(reset),
        .I1(\arg_inferred__0/i__carry__1_n_6 ),
        .I2(\ltOp_inferred__2/i__carry_n_2 ),
        .I3(\gtOp_inferred__2/i__carry_n_2 ),
        .I4(halfway_pp1),
        .I5(\FIFO_reg[2][1][15]_U0_SDF_stage_wrap_c_1 [9]),
        .O(\FIFOMux_FIFO[1]_25 [9]));
  CARRY4 arg_carry
       (.CI(1'b0),
        .CO({arg_carry_n_0,arg_carry_n_1,arg_carry_n_2,arg_carry_n_3}),
        .CYINIT(1'b0),
        .DI(Q[3:0]),
        .O(plusOp[-3:-6]),
        .S({arg_carry_i_1__0_n_0,arg_carry_i_2__0_n_0,arg_carry_i_3__0_n_0,arg_carry_i_4__0_n_0}));
  CARRY4 arg_carry__0
       (.CI(arg_carry_n_0),
        .CO({arg_carry__0_n_0,arg_carry__0_n_1,arg_carry__0_n_2,arg_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(Q[7:4]),
        .O(plusOp[1:-2]),
        .S({arg_carry__0_i_1__0_n_0,arg_carry__0_i_2__0_n_0,arg_carry__0_i_3__0_n_0,arg_carry__0_i_4__0_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    arg_carry__0_i_1__0
       (.I0(\BU_ROT_ppF_reg[0][15] [7]),
        .I1(Q[7]),
        .O(arg_carry__0_i_1__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    arg_carry__0_i_2__0
       (.I0(\BU_ROT_ppF_reg[0][15] [6]),
        .I1(Q[6]),
        .O(arg_carry__0_i_2__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    arg_carry__0_i_3__0
       (.I0(\BU_ROT_ppF_reg[0][15] [5]),
        .I1(Q[5]),
        .O(arg_carry__0_i_3__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    arg_carry__0_i_4__0
       (.I0(\BU_ROT_ppF_reg[0][15] [4]),
        .I1(Q[4]),
        .O(arg_carry__0_i_4__0_n_0));
  CARRY4 arg_carry__1
       (.CI(arg_carry__0_n_0),
        .CO({arg_carry__1_n_0,arg_carry__1_n_1,arg_carry__1_n_2,arg_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI(Q[11:8]),
        .O(plusOp[5:2]),
        .S({arg_carry__1_i_1__0_n_0,arg_carry__1_i_2__0_n_0,arg_carry__1_i_3__0_n_0,arg_carry__1_i_4__0_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    arg_carry__1_i_1__0
       (.I0(\BU_ROT_ppF_reg[0][15] [11]),
        .I1(Q[11]),
        .O(arg_carry__1_i_1__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    arg_carry__1_i_2__0
       (.I0(\BU_ROT_ppF_reg[0][15] [10]),
        .I1(Q[10]),
        .O(arg_carry__1_i_2__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    arg_carry__1_i_3__0
       (.I0(\BU_ROT_ppF_reg[0][15] [9]),
        .I1(Q[9]),
        .O(arg_carry__1_i_3__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    arg_carry__1_i_4__0
       (.I0(\BU_ROT_ppF_reg[0][15] [8]),
        .I1(Q[8]),
        .O(arg_carry__1_i_4__0_n_0));
  CARRY4 arg_carry__2
       (.CI(arg_carry__1_n_0),
        .CO({arg_carry__2_n_0,arg_carry__2_n_1,arg_carry__2_n_2,arg_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({DI,Q[14:12]}),
        .O(plusOp[9:6]),
        .S(S));
  LUT2 #(
    .INIT(4'h6)) 
    arg_carry_i_1__0
       (.I0(\BU_ROT_ppF_reg[0][15] [3]),
        .I1(Q[3]),
        .O(arg_carry_i_1__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    arg_carry_i_2__0
       (.I0(\BU_ROT_ppF_reg[0][15] [2]),
        .I1(Q[2]),
        .O(arg_carry_i_2__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    arg_carry_i_3__0
       (.I0(\BU_ROT_ppF_reg[0][15] [1]),
        .I1(Q[1]),
        .O(arg_carry_i_3__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    arg_carry_i_4__0
       (.I0(\BU_ROT_ppF_reg[0][15] [0]),
        .I1(Q[0]),
        .O(arg_carry_i_4__0_n_0));
  CARRY4 \arg_inferred__0/i__carry 
       (.CI(1'b0),
        .CO({\arg_inferred__0/i__carry_n_0 ,\arg_inferred__0/i__carry_n_1 ,\arg_inferred__0/i__carry_n_2 ,\arg_inferred__0/i__carry_n_3 }),
        .CYINIT(1'b0),
        .DI(\BU_ROT_ppF_reg[1][15] [3:0]),
        .O({\arg_inferred__0/i__carry_n_4 ,\arg_inferred__0/i__carry_n_5 ,\arg_inferred__0/i__carry_n_6 ,\arg_inferred__0/i__carry_n_7 }),
        .S({i__carry_i_1__37_n_0,i__carry_i_2__31_n_0,i__carry_i_3__37_n_0,i__carry_i_4__25_n_0}));
  CARRY4 \arg_inferred__0/i__carry__0 
       (.CI(\arg_inferred__0/i__carry_n_0 ),
        .CO({\arg_inferred__0/i__carry__0_n_0 ,\arg_inferred__0/i__carry__0_n_1 ,\arg_inferred__0/i__carry__0_n_2 ,\arg_inferred__0/i__carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI(\BU_ROT_ppF_reg[1][15] [7:4]),
        .O({\arg_inferred__0/i__carry__0_n_4 ,\arg_inferred__0/i__carry__0_n_5 ,\arg_inferred__0/i__carry__0_n_6 ,\arg_inferred__0/i__carry__0_n_7 }),
        .S({i__carry__0_i_1__13_n_0,i__carry__0_i_2__13_n_0,i__carry__0_i_3__13_n_0,i__carry__0_i_4__13_n_0}));
  CARRY4 \arg_inferred__0/i__carry__1 
       (.CI(\arg_inferred__0/i__carry__0_n_0 ),
        .CO({\arg_inferred__0/i__carry__1_n_0 ,\arg_inferred__0/i__carry__1_n_1 ,\arg_inferred__0/i__carry__1_n_2 ,\arg_inferred__0/i__carry__1_n_3 }),
        .CYINIT(1'b0),
        .DI(\BU_ROT_ppF_reg[1][15] [11:8]),
        .O({\arg_inferred__0/i__carry__1_n_4 ,\arg_inferred__0/i__carry__1_n_5 ,\arg_inferred__0/i__carry__1_n_6 ,\arg_inferred__0/i__carry__1_n_7 }),
        .S({i__carry__1_i_1__13_n_0,i__carry__1_i_2__13_n_0,i__carry__1_i_3__13_n_0,i__carry__1_i_4__13_n_0}));
  CARRY4 \arg_inferred__0/i__carry__2 
       (.CI(\arg_inferred__0/i__carry__1_n_0 ),
        .CO({\arg_inferred__0/i__carry__2_n_0 ,\arg_inferred__0/i__carry__2_n_1 ,\arg_inferred__0/i__carry__2_n_2 ,\arg_inferred__0/i__carry__2_n_3 }),
        .CYINIT(1'b0),
        .DI({\FIFO_reg[1][1][12]_srl2_U0_SDF_stage_wrap_c_0_i_1_0 ,\BU_ROT_ppF_reg[1][15] [14:12]}),
        .O({\arg_inferred__0/i__carry__2_n_4 ,\arg_inferred__0/i__carry__2_n_5 ,\arg_inferred__0/i__carry__2_n_6 ,\arg_inferred__0/i__carry__2_n_7 }),
        .S(\FIFO_reg[1][1][12]_srl2_U0_SDF_stage_wrap_c_0_i_1_1 ));
  CARRY4 \arg_inferred__1/i__carry 
       (.CI(1'b0),
        .CO({\arg_inferred__1/i__carry_n_0 ,\arg_inferred__1/i__carry_n_1 ,\arg_inferred__1/i__carry_n_2 ,\arg_inferred__1/i__carry_n_3 }),
        .CYINIT(1'b1),
        .DI(Q[3:0]),
        .O(arg[3:0]),
        .S({i__carry_i_1__36_n_0,i__carry_i_2__30_n_0,i__carry_i_3__36_n_0,i__carry_i_4__24_n_0}));
  CARRY4 \arg_inferred__1/i__carry__0 
       (.CI(\arg_inferred__1/i__carry_n_0 ),
        .CO({\arg_inferred__1/i__carry__0_n_0 ,\arg_inferred__1/i__carry__0_n_1 ,\arg_inferred__1/i__carry__0_n_2 ,\arg_inferred__1/i__carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI(Q[7:4]),
        .O(arg[7:4]),
        .S({i__carry__0_i_1__12_n_0,i__carry__0_i_2__12_n_0,i__carry__0_i_3__12_n_0,i__carry__0_i_4__12_n_0}));
  CARRY4 \arg_inferred__1/i__carry__1 
       (.CI(\arg_inferred__1/i__carry__0_n_0 ),
        .CO({\arg_inferred__1/i__carry__1_n_0 ,\arg_inferred__1/i__carry__1_n_1 ,\arg_inferred__1/i__carry__1_n_2 ,\arg_inferred__1/i__carry__1_n_3 }),
        .CYINIT(1'b0),
        .DI(Q[11:8]),
        .O(arg[11:8]),
        .S({i__carry__1_i_1__12_n_0,i__carry__1_i_2__12_n_0,i__carry__1_i_3__12_n_0,i__carry__1_i_4__12_n_0}));
  CARRY4 \arg_inferred__1/i__carry__2 
       (.CI(\arg_inferred__1/i__carry__1_n_0 ),
        .CO({\arg_inferred__1/i__carry__2_n_0 ,\arg_inferred__1/i__carry__2_n_1 ,\arg_inferred__1/i__carry__2_n_2 ,\arg_inferred__1/i__carry__2_n_3 }),
        .CYINIT(1'b0),
        .DI({\BU_ROT_ppF_reg[0][15] [12],Q[14:12]}),
        .O(arg[15:12]),
        .S(\BU_ROT_ppF_reg[0][15]_0 ));
  CARRY4 \arg_inferred__2/i__carry 
       (.CI(1'b0),
        .CO({\arg_inferred__2/i__carry_n_0 ,\arg_inferred__2/i__carry_n_1 ,\arg_inferred__2/i__carry_n_2 ,\arg_inferred__2/i__carry_n_3 }),
        .CYINIT(1'b1),
        .DI(\BU_ROT_ppF_reg[1][15] [3:0]),
        .O({\arg_inferred__2/i__carry_n_4 ,\arg_inferred__2/i__carry_n_5 ,\arg_inferred__2/i__carry_n_6 ,\arg_inferred__2/i__carry_n_7 }),
        .S({i__carry_i_1__38_n_0,i__carry_i_2__32_n_0,i__carry_i_3__38_n_0,i__carry_i_4__26_n_0}));
  CARRY4 \arg_inferred__2/i__carry__0 
       (.CI(\arg_inferred__2/i__carry_n_0 ),
        .CO({\arg_inferred__2/i__carry__0_n_0 ,\arg_inferred__2/i__carry__0_n_1 ,\arg_inferred__2/i__carry__0_n_2 ,\arg_inferred__2/i__carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI(\BU_ROT_ppF_reg[1][15] [7:4]),
        .O({\arg_inferred__2/i__carry__0_n_4 ,\arg_inferred__2/i__carry__0_n_5 ,\arg_inferred__2/i__carry__0_n_6 ,\arg_inferred__2/i__carry__0_n_7 }),
        .S({i__carry__0_i_1__14_n_0,i__carry__0_i_2__14_n_0,i__carry__0_i_3__14_n_0,i__carry__0_i_4__14_n_0}));
  CARRY4 \arg_inferred__2/i__carry__1 
       (.CI(\arg_inferred__2/i__carry__0_n_0 ),
        .CO({\arg_inferred__2/i__carry__1_n_0 ,\arg_inferred__2/i__carry__1_n_1 ,\arg_inferred__2/i__carry__1_n_2 ,\arg_inferred__2/i__carry__1_n_3 }),
        .CYINIT(1'b0),
        .DI(\BU_ROT_ppF_reg[1][15] [11:8]),
        .O({\arg_inferred__2/i__carry__1_n_4 ,\arg_inferred__2/i__carry__1_n_5 ,\arg_inferred__2/i__carry__1_n_6 ,\arg_inferred__2/i__carry__1_n_7 }),
        .S({i__carry__1_i_1__14_n_0,i__carry__1_i_2__14_n_0,i__carry__1_i_3__14_n_0,i__carry__1_i_4__14_n_0}));
  CARRY4 \arg_inferred__2/i__carry__2 
       (.CI(\arg_inferred__2/i__carry__1_n_0 ),
        .CO({\arg_inferred__2/i__carry__2_n_0 ,\arg_inferred__2/i__carry__2_n_1 ,\arg_inferred__2/i__carry__2_n_2 ,\arg_inferred__2/i__carry__2_n_3 }),
        .CYINIT(1'b0),
        .DI({\BU_ROT_ppF_reg[1][15]_0 [12],\BU_ROT_ppF_reg[1][15] [14:12]}),
        .O({\arg_inferred__2/i__carry__2_n_4 ,\arg_inferred__2/i__carry__2_n_5 ,\arg_inferred__2/i__carry__2_n_6 ,\arg_inferred__2/i__carry__2_n_7 }),
        .S(\BU_ROT_ppF_reg[1][15]_1 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 gtOp_carry
       (.CI(1'b0),
        .CO({NLW_gtOp_carry_CO_UNCONNECTED[3:2],gtOp_carry_n_2,gtOp_carry_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,gtOp_carry_i_1__0_n_0}),
        .O(NLW_gtOp_carry_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,\BU_ROT_ppF_reg[1][14]_0 ,gtOp_carry_i_3__0_n_0}));
  LUT2 #(
    .INIT(4'h2)) 
    gtOp_carry_i_1__0
       (.I0(\arg_inferred__2/i__carry__2_n_4 ),
        .I1(reset),
        .O(gtOp_carry_i_1__0_n_0));
  LUT3 #(
    .INIT(8'h02)) 
    gtOp_carry_i_3__0
       (.I0(\arg_inferred__2/i__carry__2_n_5 ),
        .I1(reset),
        .I2(\arg_inferred__2/i__carry__2_n_4 ),
        .O(gtOp_carry_i_3__0_n_0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \gtOp_inferred__0/i__carry 
       (.CI(1'b0),
        .CO({\NLW_gtOp_inferred__0/i__carry_CO_UNCONNECTED [3:2],\gtOp_inferred__0/i__carry_n_2 ,\gtOp_inferred__0/i__carry_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,i__carry_i_1__24_n_0}),
        .O(\NLW_gtOp_inferred__0/i__carry_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,\BU_ROT_ppF_reg[0][14]_0 ,i__carry_i_3__15_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \gtOp_inferred__1/i__carry 
       (.CI(1'b0),
        .CO({\NLW_gtOp_inferred__1/i__carry_CO_UNCONNECTED [3:2],gtOp,\gtOp_inferred__1/i__carry_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,i__carry_i_1__25_n_0}),
        .O(\NLW_gtOp_inferred__1/i__carry_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,\FIFO_reg[1][0][0]_srl2_U0_SDF_stage_wrap_c_0_i_1_1 ,i__carry_i_3__17_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \gtOp_inferred__2/i__carry 
       (.CI(1'b0),
        .CO({\NLW_gtOp_inferred__2/i__carry_CO_UNCONNECTED [3:2],\gtOp_inferred__2/i__carry_n_2 ,\gtOp_inferred__2/i__carry_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,i__carry_i_1__26_n_0}),
        .O(\NLW_gtOp_inferred__2/i__carry_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,\FIFO_reg[1][1][0]_srl2_U0_SDF_stage_wrap_c_0_i_1_1 ,i__carry_i_3__19_n_0}));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__0_i_1__12
       (.I0(Q[7]),
        .I1(\BU_ROT_ppF_reg[0][15] [7]),
        .O(i__carry__0_i_1__12_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry__0_i_1__13
       (.I0(\BU_ROT_ppF_reg[1][15]_0 [7]),
        .I1(\BU_ROT_ppF_reg[1][15] [7]),
        .O(i__carry__0_i_1__13_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__0_i_1__14
       (.I0(\BU_ROT_ppF_reg[1][15] [7]),
        .I1(\BU_ROT_ppF_reg[1][15]_0 [7]),
        .O(i__carry__0_i_1__14_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__0_i_2__12
       (.I0(Q[6]),
        .I1(\BU_ROT_ppF_reg[0][15] [6]),
        .O(i__carry__0_i_2__12_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry__0_i_2__13
       (.I0(\BU_ROT_ppF_reg[1][15]_0 [6]),
        .I1(\BU_ROT_ppF_reg[1][15] [6]),
        .O(i__carry__0_i_2__13_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__0_i_2__14
       (.I0(\BU_ROT_ppF_reg[1][15] [6]),
        .I1(\BU_ROT_ppF_reg[1][15]_0 [6]),
        .O(i__carry__0_i_2__14_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__0_i_3__12
       (.I0(Q[5]),
        .I1(\BU_ROT_ppF_reg[0][15] [5]),
        .O(i__carry__0_i_3__12_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry__0_i_3__13
       (.I0(\BU_ROT_ppF_reg[1][15]_0 [5]),
        .I1(\BU_ROT_ppF_reg[1][15] [5]),
        .O(i__carry__0_i_3__13_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__0_i_3__14
       (.I0(\BU_ROT_ppF_reg[1][15] [5]),
        .I1(\BU_ROT_ppF_reg[1][15]_0 [5]),
        .O(i__carry__0_i_3__14_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__0_i_4__12
       (.I0(Q[4]),
        .I1(\BU_ROT_ppF_reg[0][15] [4]),
        .O(i__carry__0_i_4__12_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry__0_i_4__13
       (.I0(\BU_ROT_ppF_reg[1][15]_0 [4]),
        .I1(\BU_ROT_ppF_reg[1][15] [4]),
        .O(i__carry__0_i_4__13_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__0_i_4__14
       (.I0(\BU_ROT_ppF_reg[1][15] [4]),
        .I1(\BU_ROT_ppF_reg[1][15]_0 [4]),
        .O(i__carry__0_i_4__14_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__1_i_1__12
       (.I0(Q[11]),
        .I1(\BU_ROT_ppF_reg[0][15] [11]),
        .O(i__carry__1_i_1__12_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry__1_i_1__13
       (.I0(\BU_ROT_ppF_reg[1][15]_0 [11]),
        .I1(\BU_ROT_ppF_reg[1][15] [11]),
        .O(i__carry__1_i_1__13_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__1_i_1__14
       (.I0(\BU_ROT_ppF_reg[1][15] [11]),
        .I1(\BU_ROT_ppF_reg[1][15]_0 [11]),
        .O(i__carry__1_i_1__14_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__1_i_2__12
       (.I0(Q[10]),
        .I1(\BU_ROT_ppF_reg[0][15] [10]),
        .O(i__carry__1_i_2__12_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry__1_i_2__13
       (.I0(\BU_ROT_ppF_reg[1][15]_0 [10]),
        .I1(\BU_ROT_ppF_reg[1][15] [10]),
        .O(i__carry__1_i_2__13_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__1_i_2__14
       (.I0(\BU_ROT_ppF_reg[1][15] [10]),
        .I1(\BU_ROT_ppF_reg[1][15]_0 [10]),
        .O(i__carry__1_i_2__14_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__1_i_3__12
       (.I0(Q[9]),
        .I1(\BU_ROT_ppF_reg[0][15] [9]),
        .O(i__carry__1_i_3__12_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry__1_i_3__13
       (.I0(\BU_ROT_ppF_reg[1][15]_0 [9]),
        .I1(\BU_ROT_ppF_reg[1][15] [9]),
        .O(i__carry__1_i_3__13_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__1_i_3__14
       (.I0(\BU_ROT_ppF_reg[1][15] [9]),
        .I1(\BU_ROT_ppF_reg[1][15]_0 [9]),
        .O(i__carry__1_i_3__14_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__1_i_4__12
       (.I0(Q[8]),
        .I1(\BU_ROT_ppF_reg[0][15] [8]),
        .O(i__carry__1_i_4__12_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry__1_i_4__13
       (.I0(\BU_ROT_ppF_reg[1][15]_0 [8]),
        .I1(\BU_ROT_ppF_reg[1][15] [8]),
        .O(i__carry__1_i_4__13_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__1_i_4__14
       (.I0(\BU_ROT_ppF_reg[1][15] [8]),
        .I1(\BU_ROT_ppF_reg[1][15]_0 [8]),
        .O(i__carry__1_i_4__14_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    i__carry_i_1__24
       (.I0(arg[15]),
        .I1(reset),
        .O(i__carry_i_1__24_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    i__carry_i_1__25
       (.I0(plusOp[9]),
        .I1(reset),
        .O(i__carry_i_1__25_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    i__carry_i_1__26
       (.I0(\arg_inferred__0/i__carry__2_n_4 ),
        .I1(reset),
        .O(i__carry_i_1__26_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_1__36
       (.I0(Q[3]),
        .I1(\BU_ROT_ppF_reg[0][15] [3]),
        .O(i__carry_i_1__36_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry_i_1__37
       (.I0(\BU_ROT_ppF_reg[1][15]_0 [3]),
        .I1(\BU_ROT_ppF_reg[1][15] [3]),
        .O(i__carry_i_1__37_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_1__38
       (.I0(\BU_ROT_ppF_reg[1][15] [3]),
        .I1(\BU_ROT_ppF_reg[1][15]_0 [3]),
        .O(i__carry_i_1__38_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    i__carry_i_1__5
       (.I0(reset),
        .I1(arg[15]),
        .O(i__carry_i_1__5_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    i__carry_i_1__6
       (.I0(reset),
        .I1(plusOp[9]),
        .O(i__carry_i_1__6_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    i__carry_i_1__7
       (.I0(reset),
        .I1(\arg_inferred__0/i__carry__2_n_4 ),
        .O(i__carry_i_1__7_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_2__30
       (.I0(Q[2]),
        .I1(\BU_ROT_ppF_reg[0][15] [2]),
        .O(i__carry_i_2__30_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry_i_2__31
       (.I0(\BU_ROT_ppF_reg[1][15]_0 [2]),
        .I1(\BU_ROT_ppF_reg[1][15] [2]),
        .O(i__carry_i_2__31_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_2__32
       (.I0(\BU_ROT_ppF_reg[1][15] [2]),
        .I1(\BU_ROT_ppF_reg[1][15]_0 [2]),
        .O(i__carry_i_2__32_n_0));
  LUT3 #(
    .INIT(8'h02)) 
    i__carry_i_3__15
       (.I0(arg[14]),
        .I1(reset),
        .I2(arg[15]),
        .O(i__carry_i_3__15_n_0));
  LUT3 #(
    .INIT(8'h02)) 
    i__carry_i_3__16
       (.I0(arg[15]),
        .I1(reset),
        .I2(arg[14]),
        .O(i__carry_i_3__16_n_0));
  LUT3 #(
    .INIT(8'h02)) 
    i__carry_i_3__17
       (.I0(plusOp[8]),
        .I1(reset),
        .I2(plusOp[9]),
        .O(i__carry_i_3__17_n_0));
  LUT3 #(
    .INIT(8'h02)) 
    i__carry_i_3__18
       (.I0(plusOp[9]),
        .I1(reset),
        .I2(plusOp[8]),
        .O(i__carry_i_3__18_n_0));
  LUT3 #(
    .INIT(8'h02)) 
    i__carry_i_3__19
       (.I0(\arg_inferred__0/i__carry__2_n_5 ),
        .I1(reset),
        .I2(\arg_inferred__0/i__carry__2_n_4 ),
        .O(i__carry_i_3__19_n_0));
  LUT3 #(
    .INIT(8'h02)) 
    i__carry_i_3__20
       (.I0(\arg_inferred__0/i__carry__2_n_4 ),
        .I1(reset),
        .I2(\arg_inferred__0/i__carry__2_n_5 ),
        .O(i__carry_i_3__20_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_3__36
       (.I0(Q[1]),
        .I1(\BU_ROT_ppF_reg[0][15] [1]),
        .O(i__carry_i_3__36_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry_i_3__37
       (.I0(\BU_ROT_ppF_reg[1][15]_0 [1]),
        .I1(\BU_ROT_ppF_reg[1][15] [1]),
        .O(i__carry_i_3__37_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_3__38
       (.I0(\BU_ROT_ppF_reg[1][15] [1]),
        .I1(\BU_ROT_ppF_reg[1][15]_0 [1]),
        .O(i__carry_i_3__38_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_4__24
       (.I0(Q[0]),
        .I1(\BU_ROT_ppF_reg[0][15] [0]),
        .O(i__carry_i_4__24_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry_i_4__25
       (.I0(\BU_ROT_ppF_reg[1][15]_0 [0]),
        .I1(\BU_ROT_ppF_reg[1][15] [0]),
        .O(i__carry_i_4__25_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_4__26
       (.I0(\BU_ROT_ppF_reg[1][15] [0]),
        .I1(\BU_ROT_ppF_reg[1][15]_0 [0]),
        .O(i__carry_i_4__26_n_0));
  CARRY4 i__carry_i_4__5
       (.CI(arg_carry__2_n_0),
        .CO({NLW_i__carry_i_4__5_CO_UNCONNECTED[3:1],CO}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_i__carry_i_4__5_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,1'b0,1'b1}));
  CARRY4 i__carry_i_4__6
       (.CI(\arg_inferred__0/i__carry__2_n_0 ),
        .CO({NLW_i__carry_i_4__6_CO_UNCONNECTED[3:1],\arg_inferred__0/i__carry__2_0 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_i__carry_i_4__6_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,1'b0,1'b1}));
  CARRY4 i__carry_i_4__7
       (.CI(\arg_inferred__1/i__carry__2_n_0 ),
        .CO({NLW_i__carry_i_4__7_CO_UNCONNECTED[3:1],\arg_inferred__1/i__carry__2_0 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_i__carry_i_4__7_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,1'b0,1'b1}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 ltOp_carry
       (.CI(1'b0),
        .CO({NLW_ltOp_carry_CO_UNCONNECTED[3:2],ltOp_carry_n_2,ltOp_carry_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,ltOp_carry_i_1__0_n_0}),
        .O(NLW_ltOp_carry_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,\BU_ROT_ppF_reg[1][14] ,ltOp_carry_i_3__0_n_0}));
  LUT2 #(
    .INIT(4'hB)) 
    ltOp_carry_i_1__0
       (.I0(reset),
        .I1(\arg_inferred__2/i__carry__2_n_4 ),
        .O(ltOp_carry_i_1__0_n_0));
  LUT3 #(
    .INIT(8'h02)) 
    ltOp_carry_i_3__0
       (.I0(\arg_inferred__2/i__carry__2_n_4 ),
        .I1(reset),
        .I2(\arg_inferred__2/i__carry__2_n_5 ),
        .O(ltOp_carry_i_3__0_n_0));
  CARRY4 ltOp_carry_i_4__0
       (.CI(\arg_inferred__2/i__carry__2_n_0 ),
        .CO({NLW_ltOp_carry_i_4__0_CO_UNCONNECTED[3:1],\arg_inferred__2/i__carry__2_0 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_ltOp_carry_i_4__0_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,1'b0,1'b1}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \ltOp_inferred__0/i__carry 
       (.CI(1'b0),
        .CO({\NLW_ltOp_inferred__0/i__carry_CO_UNCONNECTED [3:2],\ltOp_inferred__0/i__carry_n_2 ,\ltOp_inferred__0/i__carry_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,i__carry_i_1__5_n_0}),
        .O(\NLW_ltOp_inferred__0/i__carry_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,\BU_ROT_ppF_reg[0][14] ,i__carry_i_3__16_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \ltOp_inferred__1/i__carry 
       (.CI(1'b0),
        .CO({\NLW_ltOp_inferred__1/i__carry_CO_UNCONNECTED [3:2],ltOp,\ltOp_inferred__1/i__carry_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,i__carry_i_1__6_n_0}),
        .O(\NLW_ltOp_inferred__1/i__carry_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,\FIFO_reg[1][0][0]_srl2_U0_SDF_stage_wrap_c_0_i_1_0 ,i__carry_i_3__18_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \ltOp_inferred__2/i__carry 
       (.CI(1'b0),
        .CO({\NLW_ltOp_inferred__2/i__carry_CO_UNCONNECTED [3:2],\ltOp_inferred__2/i__carry_n_2 ,\ltOp_inferred__2/i__carry_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,i__carry_i_1__7_n_0}),
        .O(\NLW_ltOp_inferred__2/i__carry_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,\FIFO_reg[1][1][0]_srl2_U0_SDF_stage_wrap_c_0_i_1_0 ,i__carry_i_3__20_n_0}));
endmodule

(* ORIG_REF_NAME = "R2_BU" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_R2_BU_4
   (CO,
    \arg_inferred__0/i__carry__2_0 ,
    \arg_inferred__1/i__carry__2_0 ,
    \arg_inferred__2/i__carry__2_0 ,
    D,
    reset_0,
    \FIFOMux_FIFO[0]_10 ,
    \FIFOMux_FIFO[1]_11 ,
    Q,
    DI,
    S,
    \BU_ROT_ppF_reg[1][15] ,
    \FIFO_reg[5][1][12]_srl6_U0_SDF_stage_wrap_c_4_i_1_0 ,
    \FIFO_reg[5][1][12]_srl6_U0_SDF_stage_wrap_c_4_i_1_1 ,
    \BU_ROT_ppF_reg[0][15] ,
    \BU_ROT_ppF_reg[0][15]_0 ,
    \BU_ROT_ppF_reg[1][15]_0 ,
    \BU_ROT_ppF_reg[1][15]_1 ,
    \BU_ROT_ppF_reg[1][14] ,
    \BU_ROT_ppF_reg[1][14]_0 ,
    \BU_ROT_ppF_reg[0][14] ,
    \BU_ROT_ppF_reg[0][14]_0 ,
    \FIFO_reg[5][0][0]_srl6_U0_SDF_stage_wrap_c_4_i_1_0 ,
    \FIFO_reg[5][0][0]_srl6_U0_SDF_stage_wrap_c_4_i_1_1 ,
    \FIFO_reg[5][1][0]_srl6_U0_SDF_stage_wrap_c_4_i_1_0 ,
    \FIFO_reg[5][1][0]_srl6_U0_SDF_stage_wrap_c_4_i_1_1 ,
    reset,
    halfway_pp1,
    \FIFO_reg[6][0][15]_U0_SDF_stage_wrap_c_5 ,
    \FIFO_reg[6][1][15]_U0_SDF_stage_wrap_c_5 );
  output [0:0]CO;
  output [0:0]\arg_inferred__0/i__carry__2_0 ;
  output [0:0]\arg_inferred__1/i__carry__2_0 ;
  output [0:0]\arg_inferred__2/i__carry__2_0 ;
  output [15:0]D;
  output [15:0]reset_0;
  output [15:0]\FIFOMux_FIFO[0]_10 ;
  output [15:0]\FIFOMux_FIFO[1]_11 ;
  input [14:0]Q;
  input [0:0]DI;
  input [3:0]S;
  input [14:0]\BU_ROT_ppF_reg[1][15] ;
  input [0:0]\FIFO_reg[5][1][12]_srl6_U0_SDF_stage_wrap_c_4_i_1_0 ;
  input [3:0]\FIFO_reg[5][1][12]_srl6_U0_SDF_stage_wrap_c_4_i_1_1 ;
  input [12:0]\BU_ROT_ppF_reg[0][15] ;
  input [3:0]\BU_ROT_ppF_reg[0][15]_0 ;
  input [12:0]\BU_ROT_ppF_reg[1][15]_0 ;
  input [3:0]\BU_ROT_ppF_reg[1][15]_1 ;
  input [0:0]\BU_ROT_ppF_reg[1][14] ;
  input [0:0]\BU_ROT_ppF_reg[1][14]_0 ;
  input [0:0]\BU_ROT_ppF_reg[0][14] ;
  input [0:0]\BU_ROT_ppF_reg[0][14]_0 ;
  input [0:0]\FIFO_reg[5][0][0]_srl6_U0_SDF_stage_wrap_c_4_i_1_0 ;
  input [0:0]\FIFO_reg[5][0][0]_srl6_U0_SDF_stage_wrap_c_4_i_1_1 ;
  input [0:0]\FIFO_reg[5][1][0]_srl6_U0_SDF_stage_wrap_c_4_i_1_0 ;
  input [0:0]\FIFO_reg[5][1][0]_srl6_U0_SDF_stage_wrap_c_4_i_1_1 ;
  input reset;
  input halfway_pp1;
  input [15:0]\FIFO_reg[6][0][15]_U0_SDF_stage_wrap_c_5 ;
  input [15:0]\FIFO_reg[6][1][15]_U0_SDF_stage_wrap_c_5 ;

  wire [0:0]\BU_ROT_ppF_reg[0][14] ;
  wire [0:0]\BU_ROT_ppF_reg[0][14]_0 ;
  wire [12:0]\BU_ROT_ppF_reg[0][15] ;
  wire [3:0]\BU_ROT_ppF_reg[0][15]_0 ;
  wire [0:0]\BU_ROT_ppF_reg[1][14] ;
  wire [0:0]\BU_ROT_ppF_reg[1][14]_0 ;
  wire [14:0]\BU_ROT_ppF_reg[1][15] ;
  wire [12:0]\BU_ROT_ppF_reg[1][15]_0 ;
  wire [3:0]\BU_ROT_ppF_reg[1][15]_1 ;
  wire [0:0]CO;
  wire [15:0]D;
  wire [0:0]DI;
  wire [15:0]\FIFOMux_FIFO[0]_10 ;
  wire [15:0]\FIFOMux_FIFO[1]_11 ;
  wire [0:0]\FIFO_reg[5][0][0]_srl6_U0_SDF_stage_wrap_c_4_i_1_0 ;
  wire [0:0]\FIFO_reg[5][0][0]_srl6_U0_SDF_stage_wrap_c_4_i_1_1 ;
  wire [0:0]\FIFO_reg[5][1][0]_srl6_U0_SDF_stage_wrap_c_4_i_1_0 ;
  wire [0:0]\FIFO_reg[5][1][0]_srl6_U0_SDF_stage_wrap_c_4_i_1_1 ;
  wire [0:0]\FIFO_reg[5][1][12]_srl6_U0_SDF_stage_wrap_c_4_i_1_0 ;
  wire [3:0]\FIFO_reg[5][1][12]_srl6_U0_SDF_stage_wrap_c_4_i_1_1 ;
  wire [15:0]\FIFO_reg[6][0][15]_U0_SDF_stage_wrap_c_5 ;
  wire [15:0]\FIFO_reg[6][1][15]_U0_SDF_stage_wrap_c_5 ;
  wire [14:0]Q;
  wire [3:0]S;
  wire [15:0]arg;
  wire arg_carry__0_i_1_n_0;
  wire arg_carry__0_i_2_n_0;
  wire arg_carry__0_i_3_n_0;
  wire arg_carry__0_i_4_n_0;
  wire arg_carry__0_n_0;
  wire arg_carry__0_n_1;
  wire arg_carry__0_n_2;
  wire arg_carry__0_n_3;
  wire arg_carry__1_i_1_n_0;
  wire arg_carry__1_i_2_n_0;
  wire arg_carry__1_i_3_n_0;
  wire arg_carry__1_i_4_n_0;
  wire arg_carry__1_n_0;
  wire arg_carry__1_n_1;
  wire arg_carry__1_n_2;
  wire arg_carry__1_n_3;
  wire arg_carry__2_n_0;
  wire arg_carry__2_n_1;
  wire arg_carry__2_n_2;
  wire arg_carry__2_n_3;
  wire arg_carry_i_1_n_0;
  wire arg_carry_i_2_n_0;
  wire arg_carry_i_3_n_0;
  wire arg_carry_i_4_n_0;
  wire arg_carry_n_0;
  wire arg_carry_n_1;
  wire arg_carry_n_2;
  wire arg_carry_n_3;
  wire \arg_inferred__0/i__carry__0_n_0 ;
  wire \arg_inferred__0/i__carry__0_n_1 ;
  wire \arg_inferred__0/i__carry__0_n_2 ;
  wire \arg_inferred__0/i__carry__0_n_3 ;
  wire \arg_inferred__0/i__carry__0_n_4 ;
  wire \arg_inferred__0/i__carry__0_n_5 ;
  wire \arg_inferred__0/i__carry__0_n_6 ;
  wire \arg_inferred__0/i__carry__0_n_7 ;
  wire \arg_inferred__0/i__carry__1_n_0 ;
  wire \arg_inferred__0/i__carry__1_n_1 ;
  wire \arg_inferred__0/i__carry__1_n_2 ;
  wire \arg_inferred__0/i__carry__1_n_3 ;
  wire \arg_inferred__0/i__carry__1_n_4 ;
  wire \arg_inferred__0/i__carry__1_n_5 ;
  wire \arg_inferred__0/i__carry__1_n_6 ;
  wire \arg_inferred__0/i__carry__1_n_7 ;
  wire [0:0]\arg_inferred__0/i__carry__2_0 ;
  wire \arg_inferred__0/i__carry__2_n_0 ;
  wire \arg_inferred__0/i__carry__2_n_1 ;
  wire \arg_inferred__0/i__carry__2_n_2 ;
  wire \arg_inferred__0/i__carry__2_n_3 ;
  wire \arg_inferred__0/i__carry__2_n_4 ;
  wire \arg_inferred__0/i__carry__2_n_5 ;
  wire \arg_inferred__0/i__carry__2_n_6 ;
  wire \arg_inferred__0/i__carry__2_n_7 ;
  wire \arg_inferred__0/i__carry_n_0 ;
  wire \arg_inferred__0/i__carry_n_1 ;
  wire \arg_inferred__0/i__carry_n_2 ;
  wire \arg_inferred__0/i__carry_n_3 ;
  wire \arg_inferred__0/i__carry_n_4 ;
  wire \arg_inferred__0/i__carry_n_5 ;
  wire \arg_inferred__0/i__carry_n_6 ;
  wire \arg_inferred__0/i__carry_n_7 ;
  wire \arg_inferred__1/i__carry__0_n_0 ;
  wire \arg_inferred__1/i__carry__0_n_1 ;
  wire \arg_inferred__1/i__carry__0_n_2 ;
  wire \arg_inferred__1/i__carry__0_n_3 ;
  wire \arg_inferred__1/i__carry__1_n_0 ;
  wire \arg_inferred__1/i__carry__1_n_1 ;
  wire \arg_inferred__1/i__carry__1_n_2 ;
  wire \arg_inferred__1/i__carry__1_n_3 ;
  wire [0:0]\arg_inferred__1/i__carry__2_0 ;
  wire \arg_inferred__1/i__carry__2_n_0 ;
  wire \arg_inferred__1/i__carry__2_n_1 ;
  wire \arg_inferred__1/i__carry__2_n_2 ;
  wire \arg_inferred__1/i__carry__2_n_3 ;
  wire \arg_inferred__1/i__carry_n_0 ;
  wire \arg_inferred__1/i__carry_n_1 ;
  wire \arg_inferred__1/i__carry_n_2 ;
  wire \arg_inferred__1/i__carry_n_3 ;
  wire \arg_inferred__2/i__carry__0_n_0 ;
  wire \arg_inferred__2/i__carry__0_n_1 ;
  wire \arg_inferred__2/i__carry__0_n_2 ;
  wire \arg_inferred__2/i__carry__0_n_3 ;
  wire \arg_inferred__2/i__carry__0_n_4 ;
  wire \arg_inferred__2/i__carry__0_n_5 ;
  wire \arg_inferred__2/i__carry__0_n_6 ;
  wire \arg_inferred__2/i__carry__0_n_7 ;
  wire \arg_inferred__2/i__carry__1_n_0 ;
  wire \arg_inferred__2/i__carry__1_n_1 ;
  wire \arg_inferred__2/i__carry__1_n_2 ;
  wire \arg_inferred__2/i__carry__1_n_3 ;
  wire \arg_inferred__2/i__carry__1_n_4 ;
  wire \arg_inferred__2/i__carry__1_n_5 ;
  wire \arg_inferred__2/i__carry__1_n_6 ;
  wire \arg_inferred__2/i__carry__1_n_7 ;
  wire [0:0]\arg_inferred__2/i__carry__2_0 ;
  wire \arg_inferred__2/i__carry__2_n_0 ;
  wire \arg_inferred__2/i__carry__2_n_1 ;
  wire \arg_inferred__2/i__carry__2_n_2 ;
  wire \arg_inferred__2/i__carry__2_n_3 ;
  wire \arg_inferred__2/i__carry__2_n_4 ;
  wire \arg_inferred__2/i__carry__2_n_5 ;
  wire \arg_inferred__2/i__carry__2_n_6 ;
  wire \arg_inferred__2/i__carry__2_n_7 ;
  wire \arg_inferred__2/i__carry_n_0 ;
  wire \arg_inferred__2/i__carry_n_1 ;
  wire \arg_inferred__2/i__carry_n_2 ;
  wire \arg_inferred__2/i__carry_n_3 ;
  wire \arg_inferred__2/i__carry_n_4 ;
  wire \arg_inferred__2/i__carry_n_5 ;
  wire \arg_inferred__2/i__carry_n_6 ;
  wire \arg_inferred__2/i__carry_n_7 ;
  wire gtOp;
  wire gtOp_carry_i_1__2_n_0;
  wire gtOp_carry_i_3__2_n_0;
  wire gtOp_carry_n_2;
  wire gtOp_carry_n_3;
  wire \gtOp_inferred__0/i__carry_n_2 ;
  wire \gtOp_inferred__0/i__carry_n_3 ;
  wire \gtOp_inferred__1/i__carry_n_3 ;
  wire \gtOp_inferred__2/i__carry_n_2 ;
  wire \gtOp_inferred__2/i__carry_n_3 ;
  wire halfway_pp1;
  wire i__carry__0_i_1__10_n_0;
  wire i__carry__0_i_1__11_n_0;
  wire i__carry__0_i_1__9_n_0;
  wire i__carry__0_i_2__10_n_0;
  wire i__carry__0_i_2__11_n_0;
  wire i__carry__0_i_2__9_n_0;
  wire i__carry__0_i_3__10_n_0;
  wire i__carry__0_i_3__11_n_0;
  wire i__carry__0_i_3__9_n_0;
  wire i__carry__0_i_4__10_n_0;
  wire i__carry__0_i_4__11_n_0;
  wire i__carry__0_i_4__9_n_0;
  wire i__carry__1_i_1__10_n_0;
  wire i__carry__1_i_1__11_n_0;
  wire i__carry__1_i_1__9_n_0;
  wire i__carry__1_i_2__10_n_0;
  wire i__carry__1_i_2__11_n_0;
  wire i__carry__1_i_2__9_n_0;
  wire i__carry__1_i_3__10_n_0;
  wire i__carry__1_i_3__11_n_0;
  wire i__carry__1_i_3__9_n_0;
  wire i__carry__1_i_4__10_n_0;
  wire i__carry__1_i_4__11_n_0;
  wire i__carry__1_i_4__9_n_0;
  wire i__carry_i_1__0_n_0;
  wire i__carry_i_1__1_n_0;
  wire i__carry_i_1__30_n_0;
  wire i__carry_i_1__31_n_0;
  wire i__carry_i_1__32_n_0;
  wire i__carry_i_1__33_n_0;
  wire i__carry_i_1__34_n_0;
  wire i__carry_i_1__35_n_0;
  wire i__carry_i_1_n_0;
  wire i__carry_i_2__24_n_0;
  wire i__carry_i_2__25_n_0;
  wire i__carry_i_2__26_n_0;
  wire i__carry_i_3__27_n_0;
  wire i__carry_i_3__28_n_0;
  wire i__carry_i_3__29_n_0;
  wire i__carry_i_3__30_n_0;
  wire i__carry_i_3__31_n_0;
  wire i__carry_i_3__32_n_0;
  wire i__carry_i_3__33_n_0;
  wire i__carry_i_3__34_n_0;
  wire i__carry_i_3__35_n_0;
  wire i__carry_i_4__21_n_0;
  wire i__carry_i_4__22_n_0;
  wire i__carry_i_4__23_n_0;
  wire ltOp;
  wire ltOp_carry_i_1_n_0;
  wire ltOp_carry_i_3__2_n_0;
  wire ltOp_carry_n_2;
  wire ltOp_carry_n_3;
  wire \ltOp_inferred__0/i__carry_n_2 ;
  wire \ltOp_inferred__0/i__carry_n_3 ;
  wire \ltOp_inferred__1/i__carry_n_3 ;
  wire \ltOp_inferred__2/i__carry_n_2 ;
  wire \ltOp_inferred__2/i__carry_n_3 ;
  wire [9:-6]plusOp;
  wire reset;
  wire [15:0]reset_0;
  wire [3:2]NLW_gtOp_carry_CO_UNCONNECTED;
  wire [3:0]NLW_gtOp_carry_O_UNCONNECTED;
  wire [3:2]\NLW_gtOp_inferred__0/i__carry_CO_UNCONNECTED ;
  wire [3:0]\NLW_gtOp_inferred__0/i__carry_O_UNCONNECTED ;
  wire [3:2]\NLW_gtOp_inferred__1/i__carry_CO_UNCONNECTED ;
  wire [3:0]\NLW_gtOp_inferred__1/i__carry_O_UNCONNECTED ;
  wire [3:2]\NLW_gtOp_inferred__2/i__carry_CO_UNCONNECTED ;
  wire [3:0]\NLW_gtOp_inferred__2/i__carry_O_UNCONNECTED ;
  wire [3:1]NLW_i__carry_i_4_CO_UNCONNECTED;
  wire [3:0]NLW_i__carry_i_4_O_UNCONNECTED;
  wire [3:1]NLW_i__carry_i_4__0_CO_UNCONNECTED;
  wire [3:0]NLW_i__carry_i_4__0_O_UNCONNECTED;
  wire [3:1]NLW_i__carry_i_4__1_CO_UNCONNECTED;
  wire [3:0]NLW_i__carry_i_4__1_O_UNCONNECTED;
  wire [3:2]NLW_ltOp_carry_CO_UNCONNECTED;
  wire [3:0]NLW_ltOp_carry_O_UNCONNECTED;
  wire [3:1]NLW_ltOp_carry_i_4_CO_UNCONNECTED;
  wire [3:0]NLW_ltOp_carry_i_4_O_UNCONNECTED;
  wire [3:2]\NLW_ltOp_inferred__0/i__carry_CO_UNCONNECTED ;
  wire [3:0]\NLW_ltOp_inferred__0/i__carry_O_UNCONNECTED ;
  wire [3:2]\NLW_ltOp_inferred__1/i__carry_CO_UNCONNECTED ;
  wire [3:0]\NLW_ltOp_inferred__1/i__carry_O_UNCONNECTED ;
  wire [3:2]\NLW_ltOp_inferred__2/i__carry_CO_UNCONNECTED ;
  wire [3:0]\NLW_ltOp_inferred__2/i__carry_O_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT4 #(
    .INIT(16'h00F2)) 
    \BU_ROT_ppF[0][0]_i_1 
       (.I0(arg[0]),
        .I1(\ltOp_inferred__0/i__carry_n_2 ),
        .I2(\gtOp_inferred__0/i__carry_n_2 ),
        .I3(reset),
        .O(reset_0[0]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT4 #(
    .INIT(16'h00F2)) 
    \BU_ROT_ppF[0][10]_i_1 
       (.I0(arg[10]),
        .I1(\ltOp_inferred__0/i__carry_n_2 ),
        .I2(\gtOp_inferred__0/i__carry_n_2 ),
        .I3(reset),
        .O(reset_0[10]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT4 #(
    .INIT(16'h00F2)) 
    \BU_ROT_ppF[0][11]_i_1 
       (.I0(arg[11]),
        .I1(\ltOp_inferred__0/i__carry_n_2 ),
        .I2(\gtOp_inferred__0/i__carry_n_2 ),
        .I3(reset),
        .O(reset_0[11]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT4 #(
    .INIT(16'h00F2)) 
    \BU_ROT_ppF[0][12]_i_1 
       (.I0(arg[12]),
        .I1(\ltOp_inferred__0/i__carry_n_2 ),
        .I2(\gtOp_inferred__0/i__carry_n_2 ),
        .I3(reset),
        .O(reset_0[12]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT4 #(
    .INIT(16'h00F2)) 
    \BU_ROT_ppF[0][13]_i_1 
       (.I0(arg[13]),
        .I1(\ltOp_inferred__0/i__carry_n_2 ),
        .I2(\gtOp_inferred__0/i__carry_n_2 ),
        .I3(reset),
        .O(reset_0[13]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT4 #(
    .INIT(16'h00F2)) 
    \BU_ROT_ppF[0][14]_i_1 
       (.I0(arg[14]),
        .I1(\ltOp_inferred__0/i__carry_n_2 ),
        .I2(\gtOp_inferred__0/i__carry_n_2 ),
        .I3(reset),
        .O(reset_0[14]));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT4 #(
    .INIT(16'h0054)) 
    \BU_ROT_ppF[0][15]_i_1 
       (.I0(\gtOp_inferred__0/i__carry_n_2 ),
        .I1(\ltOp_inferred__0/i__carry_n_2 ),
        .I2(arg[15]),
        .I3(reset),
        .O(reset_0[15]));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT4 #(
    .INIT(16'h00F2)) 
    \BU_ROT_ppF[0][1]_i_1 
       (.I0(arg[1]),
        .I1(\ltOp_inferred__0/i__carry_n_2 ),
        .I2(\gtOp_inferred__0/i__carry_n_2 ),
        .I3(reset),
        .O(reset_0[1]));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT4 #(
    .INIT(16'h00F2)) 
    \BU_ROT_ppF[0][2]_i_1 
       (.I0(arg[2]),
        .I1(\ltOp_inferred__0/i__carry_n_2 ),
        .I2(\gtOp_inferred__0/i__carry_n_2 ),
        .I3(reset),
        .O(reset_0[2]));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT4 #(
    .INIT(16'h00F2)) 
    \BU_ROT_ppF[0][3]_i_1 
       (.I0(arg[3]),
        .I1(\ltOp_inferred__0/i__carry_n_2 ),
        .I2(\gtOp_inferred__0/i__carry_n_2 ),
        .I3(reset),
        .O(reset_0[3]));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT4 #(
    .INIT(16'h00F2)) 
    \BU_ROT_ppF[0][4]_i_1 
       (.I0(arg[4]),
        .I1(\ltOp_inferred__0/i__carry_n_2 ),
        .I2(\gtOp_inferred__0/i__carry_n_2 ),
        .I3(reset),
        .O(reset_0[4]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT4 #(
    .INIT(16'h00F2)) 
    \BU_ROT_ppF[0][5]_i_1 
       (.I0(arg[5]),
        .I1(\ltOp_inferred__0/i__carry_n_2 ),
        .I2(\gtOp_inferred__0/i__carry_n_2 ),
        .I3(reset),
        .O(reset_0[5]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT4 #(
    .INIT(16'h00F2)) 
    \BU_ROT_ppF[0][6]_i_1 
       (.I0(arg[6]),
        .I1(\ltOp_inferred__0/i__carry_n_2 ),
        .I2(\gtOp_inferred__0/i__carry_n_2 ),
        .I3(reset),
        .O(reset_0[6]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT4 #(
    .INIT(16'h00F2)) 
    \BU_ROT_ppF[0][7]_i_1 
       (.I0(arg[7]),
        .I1(\ltOp_inferred__0/i__carry_n_2 ),
        .I2(\gtOp_inferred__0/i__carry_n_2 ),
        .I3(reset),
        .O(reset_0[7]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT4 #(
    .INIT(16'h00F2)) 
    \BU_ROT_ppF[0][8]_i_1 
       (.I0(arg[8]),
        .I1(\ltOp_inferred__0/i__carry_n_2 ),
        .I2(\gtOp_inferred__0/i__carry_n_2 ),
        .I3(reset),
        .O(reset_0[8]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT4 #(
    .INIT(16'h00F2)) 
    \BU_ROT_ppF[0][9]_i_1 
       (.I0(arg[9]),
        .I1(\ltOp_inferred__0/i__carry_n_2 ),
        .I2(\gtOp_inferred__0/i__carry_n_2 ),
        .I3(reset),
        .O(reset_0[9]));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT4 #(
    .INIT(16'h00F2)) 
    \BU_ROT_ppF[1][0]_i_1 
       (.I0(\arg_inferred__2/i__carry_n_7 ),
        .I1(ltOp_carry_n_2),
        .I2(gtOp_carry_n_2),
        .I3(reset),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT4 #(
    .INIT(16'h00F2)) 
    \BU_ROT_ppF[1][10]_i_1 
       (.I0(\arg_inferred__2/i__carry__1_n_5 ),
        .I1(ltOp_carry_n_2),
        .I2(gtOp_carry_n_2),
        .I3(reset),
        .O(D[10]));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT4 #(
    .INIT(16'h00F2)) 
    \BU_ROT_ppF[1][11]_i_1 
       (.I0(\arg_inferred__2/i__carry__1_n_4 ),
        .I1(ltOp_carry_n_2),
        .I2(gtOp_carry_n_2),
        .I3(reset),
        .O(D[11]));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT4 #(
    .INIT(16'h00F2)) 
    \BU_ROT_ppF[1][12]_i_1 
       (.I0(\arg_inferred__2/i__carry__2_n_7 ),
        .I1(ltOp_carry_n_2),
        .I2(gtOp_carry_n_2),
        .I3(reset),
        .O(D[12]));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT4 #(
    .INIT(16'h00F2)) 
    \BU_ROT_ppF[1][13]_i_1 
       (.I0(\arg_inferred__2/i__carry__2_n_6 ),
        .I1(ltOp_carry_n_2),
        .I2(gtOp_carry_n_2),
        .I3(reset),
        .O(D[13]));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT4 #(
    .INIT(16'h00F2)) 
    \BU_ROT_ppF[1][14]_i_1 
       (.I0(\arg_inferred__2/i__carry__2_n_5 ),
        .I1(ltOp_carry_n_2),
        .I2(gtOp_carry_n_2),
        .I3(reset),
        .O(D[14]));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT4 #(
    .INIT(16'h0054)) 
    \BU_ROT_ppF[1][15]_i_1 
       (.I0(gtOp_carry_n_2),
        .I1(ltOp_carry_n_2),
        .I2(\arg_inferred__2/i__carry__2_n_4 ),
        .I3(reset),
        .O(D[15]));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT4 #(
    .INIT(16'h00F2)) 
    \BU_ROT_ppF[1][1]_i_1 
       (.I0(\arg_inferred__2/i__carry_n_6 ),
        .I1(ltOp_carry_n_2),
        .I2(gtOp_carry_n_2),
        .I3(reset),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT4 #(
    .INIT(16'h00F2)) 
    \BU_ROT_ppF[1][2]_i_1 
       (.I0(\arg_inferred__2/i__carry_n_5 ),
        .I1(ltOp_carry_n_2),
        .I2(gtOp_carry_n_2),
        .I3(reset),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT4 #(
    .INIT(16'h00F2)) 
    \BU_ROT_ppF[1][3]_i_1 
       (.I0(\arg_inferred__2/i__carry_n_4 ),
        .I1(ltOp_carry_n_2),
        .I2(gtOp_carry_n_2),
        .I3(reset),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT4 #(
    .INIT(16'h00F2)) 
    \BU_ROT_ppF[1][4]_i_1 
       (.I0(\arg_inferred__2/i__carry__0_n_7 ),
        .I1(ltOp_carry_n_2),
        .I2(gtOp_carry_n_2),
        .I3(reset),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT4 #(
    .INIT(16'h00F2)) 
    \BU_ROT_ppF[1][5]_i_1 
       (.I0(\arg_inferred__2/i__carry__0_n_6 ),
        .I1(ltOp_carry_n_2),
        .I2(gtOp_carry_n_2),
        .I3(reset),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT4 #(
    .INIT(16'h00F2)) 
    \BU_ROT_ppF[1][6]_i_1 
       (.I0(\arg_inferred__2/i__carry__0_n_5 ),
        .I1(ltOp_carry_n_2),
        .I2(gtOp_carry_n_2),
        .I3(reset),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT4 #(
    .INIT(16'h00F2)) 
    \BU_ROT_ppF[1][7]_i_1 
       (.I0(\arg_inferred__2/i__carry__0_n_4 ),
        .I1(ltOp_carry_n_2),
        .I2(gtOp_carry_n_2),
        .I3(reset),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT4 #(
    .INIT(16'h00F2)) 
    \BU_ROT_ppF[1][8]_i_1 
       (.I0(\arg_inferred__2/i__carry__1_n_7 ),
        .I1(ltOp_carry_n_2),
        .I2(gtOp_carry_n_2),
        .I3(reset),
        .O(D[8]));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT4 #(
    .INIT(16'h00F2)) 
    \BU_ROT_ppF[1][9]_i_1 
       (.I0(\arg_inferred__2/i__carry__1_n_6 ),
        .I1(ltOp_carry_n_2),
        .I2(gtOp_carry_n_2),
        .I3(reset),
        .O(D[9]));
  LUT6 #(
    .INIT(64'h5504FFFF55040000)) 
    \FIFO_reg[5][0][0]_srl6_U0_SDF_stage_wrap_c_4_i_1 
       (.I0(reset),
        .I1(plusOp[-6]),
        .I2(ltOp),
        .I3(gtOp),
        .I4(halfway_pp1),
        .I5(\FIFO_reg[6][0][15]_U0_SDF_stage_wrap_c_5 [0]),
        .O(\FIFOMux_FIFO[0]_10 [0]));
  LUT6 #(
    .INIT(64'h5504FFFF55040000)) 
    \FIFO_reg[5][0][10]_srl6_U0_SDF_stage_wrap_c_4_i_1 
       (.I0(reset),
        .I1(plusOp[4]),
        .I2(ltOp),
        .I3(gtOp),
        .I4(halfway_pp1),
        .I5(\FIFO_reg[6][0][15]_U0_SDF_stage_wrap_c_5 [10]),
        .O(\FIFOMux_FIFO[0]_10 [10]));
  LUT6 #(
    .INIT(64'h5504FFFF55040000)) 
    \FIFO_reg[5][0][11]_srl6_U0_SDF_stage_wrap_c_4_i_1 
       (.I0(reset),
        .I1(plusOp[5]),
        .I2(ltOp),
        .I3(gtOp),
        .I4(halfway_pp1),
        .I5(\FIFO_reg[6][0][15]_U0_SDF_stage_wrap_c_5 [11]),
        .O(\FIFOMux_FIFO[0]_10 [11]));
  LUT6 #(
    .INIT(64'h5504FFFF55040000)) 
    \FIFO_reg[5][0][12]_srl6_U0_SDF_stage_wrap_c_4_i_1 
       (.I0(reset),
        .I1(plusOp[6]),
        .I2(ltOp),
        .I3(gtOp),
        .I4(halfway_pp1),
        .I5(\FIFO_reg[6][0][15]_U0_SDF_stage_wrap_c_5 [12]),
        .O(\FIFOMux_FIFO[0]_10 [12]));
  LUT6 #(
    .INIT(64'h5504FFFF55040000)) 
    \FIFO_reg[5][0][13]_srl6_U0_SDF_stage_wrap_c_4_i_1 
       (.I0(reset),
        .I1(plusOp[7]),
        .I2(ltOp),
        .I3(gtOp),
        .I4(halfway_pp1),
        .I5(\FIFO_reg[6][0][15]_U0_SDF_stage_wrap_c_5 [13]),
        .O(\FIFOMux_FIFO[0]_10 [13]));
  LUT6 #(
    .INIT(64'h5504FFFF55040000)) 
    \FIFO_reg[5][0][14]_srl6_U0_SDF_stage_wrap_c_4_i_1 
       (.I0(reset),
        .I1(plusOp[8]),
        .I2(ltOp),
        .I3(gtOp),
        .I4(halfway_pp1),
        .I5(\FIFO_reg[6][0][15]_U0_SDF_stage_wrap_c_5 [14]),
        .O(\FIFOMux_FIFO[0]_10 [14]));
  LUT6 #(
    .INIT(64'h000EFFFF000E0000)) 
    \FIFO_reg[5][0][15]_srl6_U0_SDF_stage_wrap_c_4_i_1 
       (.I0(plusOp[9]),
        .I1(ltOp),
        .I2(reset),
        .I3(gtOp),
        .I4(halfway_pp1),
        .I5(\FIFO_reg[6][0][15]_U0_SDF_stage_wrap_c_5 [15]),
        .O(\FIFOMux_FIFO[0]_10 [15]));
  LUT6 #(
    .INIT(64'h5504FFFF55040000)) 
    \FIFO_reg[5][0][1]_srl6_U0_SDF_stage_wrap_c_4_i_1 
       (.I0(reset),
        .I1(plusOp[-5]),
        .I2(ltOp),
        .I3(gtOp),
        .I4(halfway_pp1),
        .I5(\FIFO_reg[6][0][15]_U0_SDF_stage_wrap_c_5 [1]),
        .O(\FIFOMux_FIFO[0]_10 [1]));
  LUT6 #(
    .INIT(64'h5504FFFF55040000)) 
    \FIFO_reg[5][0][2]_srl6_U0_SDF_stage_wrap_c_4_i_1 
       (.I0(reset),
        .I1(plusOp[-4]),
        .I2(ltOp),
        .I3(gtOp),
        .I4(halfway_pp1),
        .I5(\FIFO_reg[6][0][15]_U0_SDF_stage_wrap_c_5 [2]),
        .O(\FIFOMux_FIFO[0]_10 [2]));
  LUT6 #(
    .INIT(64'h5504FFFF55040000)) 
    \FIFO_reg[5][0][3]_srl6_U0_SDF_stage_wrap_c_4_i_1 
       (.I0(reset),
        .I1(plusOp[-3]),
        .I2(ltOp),
        .I3(gtOp),
        .I4(halfway_pp1),
        .I5(\FIFO_reg[6][0][15]_U0_SDF_stage_wrap_c_5 [3]),
        .O(\FIFOMux_FIFO[0]_10 [3]));
  LUT6 #(
    .INIT(64'h5504FFFF55040000)) 
    \FIFO_reg[5][0][4]_srl6_U0_SDF_stage_wrap_c_4_i_1 
       (.I0(reset),
        .I1(plusOp[-2]),
        .I2(ltOp),
        .I3(gtOp),
        .I4(halfway_pp1),
        .I5(\FIFO_reg[6][0][15]_U0_SDF_stage_wrap_c_5 [4]),
        .O(\FIFOMux_FIFO[0]_10 [4]));
  LUT6 #(
    .INIT(64'h5504FFFF55040000)) 
    \FIFO_reg[5][0][5]_srl6_U0_SDF_stage_wrap_c_4_i_1 
       (.I0(reset),
        .I1(plusOp[-1]),
        .I2(ltOp),
        .I3(gtOp),
        .I4(halfway_pp1),
        .I5(\FIFO_reg[6][0][15]_U0_SDF_stage_wrap_c_5 [5]),
        .O(\FIFOMux_FIFO[0]_10 [5]));
  LUT6 #(
    .INIT(64'h5504FFFF55040000)) 
    \FIFO_reg[5][0][6]_srl6_U0_SDF_stage_wrap_c_4_i_1 
       (.I0(reset),
        .I1(plusOp[0]),
        .I2(ltOp),
        .I3(gtOp),
        .I4(halfway_pp1),
        .I5(\FIFO_reg[6][0][15]_U0_SDF_stage_wrap_c_5 [6]),
        .O(\FIFOMux_FIFO[0]_10 [6]));
  LUT6 #(
    .INIT(64'h5504FFFF55040000)) 
    \FIFO_reg[5][0][7]_srl6_U0_SDF_stage_wrap_c_4_i_1 
       (.I0(reset),
        .I1(plusOp[1]),
        .I2(ltOp),
        .I3(gtOp),
        .I4(halfway_pp1),
        .I5(\FIFO_reg[6][0][15]_U0_SDF_stage_wrap_c_5 [7]),
        .O(\FIFOMux_FIFO[0]_10 [7]));
  LUT6 #(
    .INIT(64'h5504FFFF55040000)) 
    \FIFO_reg[5][0][8]_srl6_U0_SDF_stage_wrap_c_4_i_1 
       (.I0(reset),
        .I1(plusOp[2]),
        .I2(ltOp),
        .I3(gtOp),
        .I4(halfway_pp1),
        .I5(\FIFO_reg[6][0][15]_U0_SDF_stage_wrap_c_5 [8]),
        .O(\FIFOMux_FIFO[0]_10 [8]));
  LUT6 #(
    .INIT(64'h5504FFFF55040000)) 
    \FIFO_reg[5][0][9]_srl6_U0_SDF_stage_wrap_c_4_i_1 
       (.I0(reset),
        .I1(plusOp[3]),
        .I2(ltOp),
        .I3(gtOp),
        .I4(halfway_pp1),
        .I5(\FIFO_reg[6][0][15]_U0_SDF_stage_wrap_c_5 [9]),
        .O(\FIFOMux_FIFO[0]_10 [9]));
  LUT6 #(
    .INIT(64'h5504FFFF55040000)) 
    \FIFO_reg[5][1][0]_srl6_U0_SDF_stage_wrap_c_4_i_1 
       (.I0(reset),
        .I1(\arg_inferred__0/i__carry_n_7 ),
        .I2(\ltOp_inferred__2/i__carry_n_2 ),
        .I3(\gtOp_inferred__2/i__carry_n_2 ),
        .I4(halfway_pp1),
        .I5(\FIFO_reg[6][1][15]_U0_SDF_stage_wrap_c_5 [0]),
        .O(\FIFOMux_FIFO[1]_11 [0]));
  LUT6 #(
    .INIT(64'h5504FFFF55040000)) 
    \FIFO_reg[5][1][10]_srl6_U0_SDF_stage_wrap_c_4_i_1 
       (.I0(reset),
        .I1(\arg_inferred__0/i__carry__1_n_5 ),
        .I2(\ltOp_inferred__2/i__carry_n_2 ),
        .I3(\gtOp_inferred__2/i__carry_n_2 ),
        .I4(halfway_pp1),
        .I5(\FIFO_reg[6][1][15]_U0_SDF_stage_wrap_c_5 [10]),
        .O(\FIFOMux_FIFO[1]_11 [10]));
  LUT6 #(
    .INIT(64'h5504FFFF55040000)) 
    \FIFO_reg[5][1][11]_srl6_U0_SDF_stage_wrap_c_4_i_1 
       (.I0(reset),
        .I1(\arg_inferred__0/i__carry__1_n_4 ),
        .I2(\ltOp_inferred__2/i__carry_n_2 ),
        .I3(\gtOp_inferred__2/i__carry_n_2 ),
        .I4(halfway_pp1),
        .I5(\FIFO_reg[6][1][15]_U0_SDF_stage_wrap_c_5 [11]),
        .O(\FIFOMux_FIFO[1]_11 [11]));
  LUT6 #(
    .INIT(64'h5504FFFF55040000)) 
    \FIFO_reg[5][1][12]_srl6_U0_SDF_stage_wrap_c_4_i_1 
       (.I0(reset),
        .I1(\arg_inferred__0/i__carry__2_n_7 ),
        .I2(\ltOp_inferred__2/i__carry_n_2 ),
        .I3(\gtOp_inferred__2/i__carry_n_2 ),
        .I4(halfway_pp1),
        .I5(\FIFO_reg[6][1][15]_U0_SDF_stage_wrap_c_5 [12]),
        .O(\FIFOMux_FIFO[1]_11 [12]));
  LUT6 #(
    .INIT(64'h5504FFFF55040000)) 
    \FIFO_reg[5][1][13]_srl6_U0_SDF_stage_wrap_c_4_i_1 
       (.I0(reset),
        .I1(\arg_inferred__0/i__carry__2_n_6 ),
        .I2(\ltOp_inferred__2/i__carry_n_2 ),
        .I3(\gtOp_inferred__2/i__carry_n_2 ),
        .I4(halfway_pp1),
        .I5(\FIFO_reg[6][1][15]_U0_SDF_stage_wrap_c_5 [13]),
        .O(\FIFOMux_FIFO[1]_11 [13]));
  LUT6 #(
    .INIT(64'h5504FFFF55040000)) 
    \FIFO_reg[5][1][14]_srl6_U0_SDF_stage_wrap_c_4_i_1 
       (.I0(reset),
        .I1(\arg_inferred__0/i__carry__2_n_5 ),
        .I2(\ltOp_inferred__2/i__carry_n_2 ),
        .I3(\gtOp_inferred__2/i__carry_n_2 ),
        .I4(halfway_pp1),
        .I5(\FIFO_reg[6][1][15]_U0_SDF_stage_wrap_c_5 [14]),
        .O(\FIFOMux_FIFO[1]_11 [14]));
  LUT6 #(
    .INIT(64'h000EFFFF000E0000)) 
    \FIFO_reg[5][1][15]_srl6_U0_SDF_stage_wrap_c_4_i_1 
       (.I0(\arg_inferred__0/i__carry__2_n_4 ),
        .I1(\ltOp_inferred__2/i__carry_n_2 ),
        .I2(reset),
        .I3(\gtOp_inferred__2/i__carry_n_2 ),
        .I4(halfway_pp1),
        .I5(\FIFO_reg[6][1][15]_U0_SDF_stage_wrap_c_5 [15]),
        .O(\FIFOMux_FIFO[1]_11 [15]));
  LUT6 #(
    .INIT(64'h5504FFFF55040000)) 
    \FIFO_reg[5][1][1]_srl6_U0_SDF_stage_wrap_c_4_i_1 
       (.I0(reset),
        .I1(\arg_inferred__0/i__carry_n_6 ),
        .I2(\ltOp_inferred__2/i__carry_n_2 ),
        .I3(\gtOp_inferred__2/i__carry_n_2 ),
        .I4(halfway_pp1),
        .I5(\FIFO_reg[6][1][15]_U0_SDF_stage_wrap_c_5 [1]),
        .O(\FIFOMux_FIFO[1]_11 [1]));
  LUT6 #(
    .INIT(64'h5504FFFF55040000)) 
    \FIFO_reg[5][1][2]_srl6_U0_SDF_stage_wrap_c_4_i_1 
       (.I0(reset),
        .I1(\arg_inferred__0/i__carry_n_5 ),
        .I2(\ltOp_inferred__2/i__carry_n_2 ),
        .I3(\gtOp_inferred__2/i__carry_n_2 ),
        .I4(halfway_pp1),
        .I5(\FIFO_reg[6][1][15]_U0_SDF_stage_wrap_c_5 [2]),
        .O(\FIFOMux_FIFO[1]_11 [2]));
  LUT6 #(
    .INIT(64'h5504FFFF55040000)) 
    \FIFO_reg[5][1][3]_srl6_U0_SDF_stage_wrap_c_4_i_1 
       (.I0(reset),
        .I1(\arg_inferred__0/i__carry_n_4 ),
        .I2(\ltOp_inferred__2/i__carry_n_2 ),
        .I3(\gtOp_inferred__2/i__carry_n_2 ),
        .I4(halfway_pp1),
        .I5(\FIFO_reg[6][1][15]_U0_SDF_stage_wrap_c_5 [3]),
        .O(\FIFOMux_FIFO[1]_11 [3]));
  LUT6 #(
    .INIT(64'h5504FFFF55040000)) 
    \FIFO_reg[5][1][4]_srl6_U0_SDF_stage_wrap_c_4_i_1 
       (.I0(reset),
        .I1(\arg_inferred__0/i__carry__0_n_7 ),
        .I2(\ltOp_inferred__2/i__carry_n_2 ),
        .I3(\gtOp_inferred__2/i__carry_n_2 ),
        .I4(halfway_pp1),
        .I5(\FIFO_reg[6][1][15]_U0_SDF_stage_wrap_c_5 [4]),
        .O(\FIFOMux_FIFO[1]_11 [4]));
  LUT6 #(
    .INIT(64'h5504FFFF55040000)) 
    \FIFO_reg[5][1][5]_srl6_U0_SDF_stage_wrap_c_4_i_1 
       (.I0(reset),
        .I1(\arg_inferred__0/i__carry__0_n_6 ),
        .I2(\ltOp_inferred__2/i__carry_n_2 ),
        .I3(\gtOp_inferred__2/i__carry_n_2 ),
        .I4(halfway_pp1),
        .I5(\FIFO_reg[6][1][15]_U0_SDF_stage_wrap_c_5 [5]),
        .O(\FIFOMux_FIFO[1]_11 [5]));
  LUT6 #(
    .INIT(64'h5504FFFF55040000)) 
    \FIFO_reg[5][1][6]_srl6_U0_SDF_stage_wrap_c_4_i_1 
       (.I0(reset),
        .I1(\arg_inferred__0/i__carry__0_n_5 ),
        .I2(\ltOp_inferred__2/i__carry_n_2 ),
        .I3(\gtOp_inferred__2/i__carry_n_2 ),
        .I4(halfway_pp1),
        .I5(\FIFO_reg[6][1][15]_U0_SDF_stage_wrap_c_5 [6]),
        .O(\FIFOMux_FIFO[1]_11 [6]));
  LUT6 #(
    .INIT(64'h5504FFFF55040000)) 
    \FIFO_reg[5][1][7]_srl6_U0_SDF_stage_wrap_c_4_i_1 
       (.I0(reset),
        .I1(\arg_inferred__0/i__carry__0_n_4 ),
        .I2(\ltOp_inferred__2/i__carry_n_2 ),
        .I3(\gtOp_inferred__2/i__carry_n_2 ),
        .I4(halfway_pp1),
        .I5(\FIFO_reg[6][1][15]_U0_SDF_stage_wrap_c_5 [7]),
        .O(\FIFOMux_FIFO[1]_11 [7]));
  LUT6 #(
    .INIT(64'h5504FFFF55040000)) 
    \FIFO_reg[5][1][8]_srl6_U0_SDF_stage_wrap_c_4_i_1 
       (.I0(reset),
        .I1(\arg_inferred__0/i__carry__1_n_7 ),
        .I2(\ltOp_inferred__2/i__carry_n_2 ),
        .I3(\gtOp_inferred__2/i__carry_n_2 ),
        .I4(halfway_pp1),
        .I5(\FIFO_reg[6][1][15]_U0_SDF_stage_wrap_c_5 [8]),
        .O(\FIFOMux_FIFO[1]_11 [8]));
  LUT6 #(
    .INIT(64'h5504FFFF55040000)) 
    \FIFO_reg[5][1][9]_srl6_U0_SDF_stage_wrap_c_4_i_1 
       (.I0(reset),
        .I1(\arg_inferred__0/i__carry__1_n_6 ),
        .I2(\ltOp_inferred__2/i__carry_n_2 ),
        .I3(\gtOp_inferred__2/i__carry_n_2 ),
        .I4(halfway_pp1),
        .I5(\FIFO_reg[6][1][15]_U0_SDF_stage_wrap_c_5 [9]),
        .O(\FIFOMux_FIFO[1]_11 [9]));
  CARRY4 arg_carry
       (.CI(1'b0),
        .CO({arg_carry_n_0,arg_carry_n_1,arg_carry_n_2,arg_carry_n_3}),
        .CYINIT(1'b0),
        .DI(Q[3:0]),
        .O(plusOp[-3:-6]),
        .S({arg_carry_i_1_n_0,arg_carry_i_2_n_0,arg_carry_i_3_n_0,arg_carry_i_4_n_0}));
  CARRY4 arg_carry__0
       (.CI(arg_carry_n_0),
        .CO({arg_carry__0_n_0,arg_carry__0_n_1,arg_carry__0_n_2,arg_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI(Q[7:4]),
        .O(plusOp[1:-2]),
        .S({arg_carry__0_i_1_n_0,arg_carry__0_i_2_n_0,arg_carry__0_i_3_n_0,arg_carry__0_i_4_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    arg_carry__0_i_1
       (.I0(\BU_ROT_ppF_reg[0][15] [7]),
        .I1(Q[7]),
        .O(arg_carry__0_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    arg_carry__0_i_2
       (.I0(\BU_ROT_ppF_reg[0][15] [6]),
        .I1(Q[6]),
        .O(arg_carry__0_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    arg_carry__0_i_3
       (.I0(\BU_ROT_ppF_reg[0][15] [5]),
        .I1(Q[5]),
        .O(arg_carry__0_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    arg_carry__0_i_4
       (.I0(\BU_ROT_ppF_reg[0][15] [4]),
        .I1(Q[4]),
        .O(arg_carry__0_i_4_n_0));
  CARRY4 arg_carry__1
       (.CI(arg_carry__0_n_0),
        .CO({arg_carry__1_n_0,arg_carry__1_n_1,arg_carry__1_n_2,arg_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI(Q[11:8]),
        .O(plusOp[5:2]),
        .S({arg_carry__1_i_1_n_0,arg_carry__1_i_2_n_0,arg_carry__1_i_3_n_0,arg_carry__1_i_4_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    arg_carry__1_i_1
       (.I0(\BU_ROT_ppF_reg[0][15] [11]),
        .I1(Q[11]),
        .O(arg_carry__1_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    arg_carry__1_i_2
       (.I0(\BU_ROT_ppF_reg[0][15] [10]),
        .I1(Q[10]),
        .O(arg_carry__1_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    arg_carry__1_i_3
       (.I0(\BU_ROT_ppF_reg[0][15] [9]),
        .I1(Q[9]),
        .O(arg_carry__1_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    arg_carry__1_i_4
       (.I0(\BU_ROT_ppF_reg[0][15] [8]),
        .I1(Q[8]),
        .O(arg_carry__1_i_4_n_0));
  CARRY4 arg_carry__2
       (.CI(arg_carry__1_n_0),
        .CO({arg_carry__2_n_0,arg_carry__2_n_1,arg_carry__2_n_2,arg_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({DI,Q[14:12]}),
        .O(plusOp[9:6]),
        .S(S));
  LUT2 #(
    .INIT(4'h6)) 
    arg_carry_i_1
       (.I0(\BU_ROT_ppF_reg[0][15] [3]),
        .I1(Q[3]),
        .O(arg_carry_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    arg_carry_i_2
       (.I0(\BU_ROT_ppF_reg[0][15] [2]),
        .I1(Q[2]),
        .O(arg_carry_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    arg_carry_i_3
       (.I0(\BU_ROT_ppF_reg[0][15] [1]),
        .I1(Q[1]),
        .O(arg_carry_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    arg_carry_i_4
       (.I0(\BU_ROT_ppF_reg[0][15] [0]),
        .I1(Q[0]),
        .O(arg_carry_i_4_n_0));
  CARRY4 \arg_inferred__0/i__carry 
       (.CI(1'b0),
        .CO({\arg_inferred__0/i__carry_n_0 ,\arg_inferred__0/i__carry_n_1 ,\arg_inferred__0/i__carry_n_2 ,\arg_inferred__0/i__carry_n_3 }),
        .CYINIT(1'b0),
        .DI(\BU_ROT_ppF_reg[1][15] [3:0]),
        .O({\arg_inferred__0/i__carry_n_4 ,\arg_inferred__0/i__carry_n_5 ,\arg_inferred__0/i__carry_n_6 ,\arg_inferred__0/i__carry_n_7 }),
        .S({i__carry_i_1__34_n_0,i__carry_i_2__25_n_0,i__carry_i_3__34_n_0,i__carry_i_4__22_n_0}));
  CARRY4 \arg_inferred__0/i__carry__0 
       (.CI(\arg_inferred__0/i__carry_n_0 ),
        .CO({\arg_inferred__0/i__carry__0_n_0 ,\arg_inferred__0/i__carry__0_n_1 ,\arg_inferred__0/i__carry__0_n_2 ,\arg_inferred__0/i__carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI(\BU_ROT_ppF_reg[1][15] [7:4]),
        .O({\arg_inferred__0/i__carry__0_n_4 ,\arg_inferred__0/i__carry__0_n_5 ,\arg_inferred__0/i__carry__0_n_6 ,\arg_inferred__0/i__carry__0_n_7 }),
        .S({i__carry__0_i_1__10_n_0,i__carry__0_i_2__10_n_0,i__carry__0_i_3__10_n_0,i__carry__0_i_4__10_n_0}));
  CARRY4 \arg_inferred__0/i__carry__1 
       (.CI(\arg_inferred__0/i__carry__0_n_0 ),
        .CO({\arg_inferred__0/i__carry__1_n_0 ,\arg_inferred__0/i__carry__1_n_1 ,\arg_inferred__0/i__carry__1_n_2 ,\arg_inferred__0/i__carry__1_n_3 }),
        .CYINIT(1'b0),
        .DI(\BU_ROT_ppF_reg[1][15] [11:8]),
        .O({\arg_inferred__0/i__carry__1_n_4 ,\arg_inferred__0/i__carry__1_n_5 ,\arg_inferred__0/i__carry__1_n_6 ,\arg_inferred__0/i__carry__1_n_7 }),
        .S({i__carry__1_i_1__10_n_0,i__carry__1_i_2__10_n_0,i__carry__1_i_3__10_n_0,i__carry__1_i_4__10_n_0}));
  CARRY4 \arg_inferred__0/i__carry__2 
       (.CI(\arg_inferred__0/i__carry__1_n_0 ),
        .CO({\arg_inferred__0/i__carry__2_n_0 ,\arg_inferred__0/i__carry__2_n_1 ,\arg_inferred__0/i__carry__2_n_2 ,\arg_inferred__0/i__carry__2_n_3 }),
        .CYINIT(1'b0),
        .DI({\FIFO_reg[5][1][12]_srl6_U0_SDF_stage_wrap_c_4_i_1_0 ,\BU_ROT_ppF_reg[1][15] [14:12]}),
        .O({\arg_inferred__0/i__carry__2_n_4 ,\arg_inferred__0/i__carry__2_n_5 ,\arg_inferred__0/i__carry__2_n_6 ,\arg_inferred__0/i__carry__2_n_7 }),
        .S(\FIFO_reg[5][1][12]_srl6_U0_SDF_stage_wrap_c_4_i_1_1 ));
  CARRY4 \arg_inferred__1/i__carry 
       (.CI(1'b0),
        .CO({\arg_inferred__1/i__carry_n_0 ,\arg_inferred__1/i__carry_n_1 ,\arg_inferred__1/i__carry_n_2 ,\arg_inferred__1/i__carry_n_3 }),
        .CYINIT(1'b1),
        .DI(Q[3:0]),
        .O(arg[3:0]),
        .S({i__carry_i_1__33_n_0,i__carry_i_2__24_n_0,i__carry_i_3__33_n_0,i__carry_i_4__21_n_0}));
  CARRY4 \arg_inferred__1/i__carry__0 
       (.CI(\arg_inferred__1/i__carry_n_0 ),
        .CO({\arg_inferred__1/i__carry__0_n_0 ,\arg_inferred__1/i__carry__0_n_1 ,\arg_inferred__1/i__carry__0_n_2 ,\arg_inferred__1/i__carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI(Q[7:4]),
        .O(arg[7:4]),
        .S({i__carry__0_i_1__9_n_0,i__carry__0_i_2__9_n_0,i__carry__0_i_3__9_n_0,i__carry__0_i_4__9_n_0}));
  CARRY4 \arg_inferred__1/i__carry__1 
       (.CI(\arg_inferred__1/i__carry__0_n_0 ),
        .CO({\arg_inferred__1/i__carry__1_n_0 ,\arg_inferred__1/i__carry__1_n_1 ,\arg_inferred__1/i__carry__1_n_2 ,\arg_inferred__1/i__carry__1_n_3 }),
        .CYINIT(1'b0),
        .DI(Q[11:8]),
        .O(arg[11:8]),
        .S({i__carry__1_i_1__9_n_0,i__carry__1_i_2__9_n_0,i__carry__1_i_3__9_n_0,i__carry__1_i_4__9_n_0}));
  CARRY4 \arg_inferred__1/i__carry__2 
       (.CI(\arg_inferred__1/i__carry__1_n_0 ),
        .CO({\arg_inferred__1/i__carry__2_n_0 ,\arg_inferred__1/i__carry__2_n_1 ,\arg_inferred__1/i__carry__2_n_2 ,\arg_inferred__1/i__carry__2_n_3 }),
        .CYINIT(1'b0),
        .DI({\BU_ROT_ppF_reg[0][15] [12],Q[14:12]}),
        .O(arg[15:12]),
        .S(\BU_ROT_ppF_reg[0][15]_0 ));
  CARRY4 \arg_inferred__2/i__carry 
       (.CI(1'b0),
        .CO({\arg_inferred__2/i__carry_n_0 ,\arg_inferred__2/i__carry_n_1 ,\arg_inferred__2/i__carry_n_2 ,\arg_inferred__2/i__carry_n_3 }),
        .CYINIT(1'b1),
        .DI(\BU_ROT_ppF_reg[1][15] [3:0]),
        .O({\arg_inferred__2/i__carry_n_4 ,\arg_inferred__2/i__carry_n_5 ,\arg_inferred__2/i__carry_n_6 ,\arg_inferred__2/i__carry_n_7 }),
        .S({i__carry_i_1__35_n_0,i__carry_i_2__26_n_0,i__carry_i_3__35_n_0,i__carry_i_4__23_n_0}));
  CARRY4 \arg_inferred__2/i__carry__0 
       (.CI(\arg_inferred__2/i__carry_n_0 ),
        .CO({\arg_inferred__2/i__carry__0_n_0 ,\arg_inferred__2/i__carry__0_n_1 ,\arg_inferred__2/i__carry__0_n_2 ,\arg_inferred__2/i__carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI(\BU_ROT_ppF_reg[1][15] [7:4]),
        .O({\arg_inferred__2/i__carry__0_n_4 ,\arg_inferred__2/i__carry__0_n_5 ,\arg_inferred__2/i__carry__0_n_6 ,\arg_inferred__2/i__carry__0_n_7 }),
        .S({i__carry__0_i_1__11_n_0,i__carry__0_i_2__11_n_0,i__carry__0_i_3__11_n_0,i__carry__0_i_4__11_n_0}));
  CARRY4 \arg_inferred__2/i__carry__1 
       (.CI(\arg_inferred__2/i__carry__0_n_0 ),
        .CO({\arg_inferred__2/i__carry__1_n_0 ,\arg_inferred__2/i__carry__1_n_1 ,\arg_inferred__2/i__carry__1_n_2 ,\arg_inferred__2/i__carry__1_n_3 }),
        .CYINIT(1'b0),
        .DI(\BU_ROT_ppF_reg[1][15] [11:8]),
        .O({\arg_inferred__2/i__carry__1_n_4 ,\arg_inferred__2/i__carry__1_n_5 ,\arg_inferred__2/i__carry__1_n_6 ,\arg_inferred__2/i__carry__1_n_7 }),
        .S({i__carry__1_i_1__11_n_0,i__carry__1_i_2__11_n_0,i__carry__1_i_3__11_n_0,i__carry__1_i_4__11_n_0}));
  CARRY4 \arg_inferred__2/i__carry__2 
       (.CI(\arg_inferred__2/i__carry__1_n_0 ),
        .CO({\arg_inferred__2/i__carry__2_n_0 ,\arg_inferred__2/i__carry__2_n_1 ,\arg_inferred__2/i__carry__2_n_2 ,\arg_inferred__2/i__carry__2_n_3 }),
        .CYINIT(1'b0),
        .DI({\BU_ROT_ppF_reg[1][15]_0 [12],\BU_ROT_ppF_reg[1][15] [14:12]}),
        .O({\arg_inferred__2/i__carry__2_n_4 ,\arg_inferred__2/i__carry__2_n_5 ,\arg_inferred__2/i__carry__2_n_6 ,\arg_inferred__2/i__carry__2_n_7 }),
        .S(\BU_ROT_ppF_reg[1][15]_1 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 gtOp_carry
       (.CI(1'b0),
        .CO({NLW_gtOp_carry_CO_UNCONNECTED[3:2],gtOp_carry_n_2,gtOp_carry_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,gtOp_carry_i_1__2_n_0}),
        .O(NLW_gtOp_carry_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,\BU_ROT_ppF_reg[1][14]_0 ,gtOp_carry_i_3__2_n_0}));
  LUT2 #(
    .INIT(4'h2)) 
    gtOp_carry_i_1__2
       (.I0(\arg_inferred__2/i__carry__2_n_4 ),
        .I1(reset),
        .O(gtOp_carry_i_1__2_n_0));
  LUT3 #(
    .INIT(8'h02)) 
    gtOp_carry_i_3__2
       (.I0(\arg_inferred__2/i__carry__2_n_5 ),
        .I1(reset),
        .I2(\arg_inferred__2/i__carry__2_n_4 ),
        .O(gtOp_carry_i_3__2_n_0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \gtOp_inferred__0/i__carry 
       (.CI(1'b0),
        .CO({\NLW_gtOp_inferred__0/i__carry_CO_UNCONNECTED [3:2],\gtOp_inferred__0/i__carry_n_2 ,\gtOp_inferred__0/i__carry_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,i__carry_i_1__32_n_0}),
        .O(\NLW_gtOp_inferred__0/i__carry_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,\BU_ROT_ppF_reg[0][14]_0 ,i__carry_i_3__31_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \gtOp_inferred__1/i__carry 
       (.CI(1'b0),
        .CO({\NLW_gtOp_inferred__1/i__carry_CO_UNCONNECTED [3:2],gtOp,\gtOp_inferred__1/i__carry_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,i__carry_i_1__31_n_0}),
        .O(\NLW_gtOp_inferred__1/i__carry_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,\FIFO_reg[5][0][0]_srl6_U0_SDF_stage_wrap_c_4_i_1_1 ,i__carry_i_3__29_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \gtOp_inferred__2/i__carry 
       (.CI(1'b0),
        .CO({\NLW_gtOp_inferred__2/i__carry_CO_UNCONNECTED [3:2],\gtOp_inferred__2/i__carry_n_2 ,\gtOp_inferred__2/i__carry_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,i__carry_i_1__30_n_0}),
        .O(\NLW_gtOp_inferred__2/i__carry_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,\FIFO_reg[5][1][0]_srl6_U0_SDF_stage_wrap_c_4_i_1_1 ,i__carry_i_3__27_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry__0_i_1__10
       (.I0(\BU_ROT_ppF_reg[1][15]_0 [7]),
        .I1(\BU_ROT_ppF_reg[1][15] [7]),
        .O(i__carry__0_i_1__10_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__0_i_1__11
       (.I0(\BU_ROT_ppF_reg[1][15] [7]),
        .I1(\BU_ROT_ppF_reg[1][15]_0 [7]),
        .O(i__carry__0_i_1__11_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__0_i_1__9
       (.I0(Q[7]),
        .I1(\BU_ROT_ppF_reg[0][15] [7]),
        .O(i__carry__0_i_1__9_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry__0_i_2__10
       (.I0(\BU_ROT_ppF_reg[1][15]_0 [6]),
        .I1(\BU_ROT_ppF_reg[1][15] [6]),
        .O(i__carry__0_i_2__10_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__0_i_2__11
       (.I0(\BU_ROT_ppF_reg[1][15] [6]),
        .I1(\BU_ROT_ppF_reg[1][15]_0 [6]),
        .O(i__carry__0_i_2__11_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__0_i_2__9
       (.I0(Q[6]),
        .I1(\BU_ROT_ppF_reg[0][15] [6]),
        .O(i__carry__0_i_2__9_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry__0_i_3__10
       (.I0(\BU_ROT_ppF_reg[1][15]_0 [5]),
        .I1(\BU_ROT_ppF_reg[1][15] [5]),
        .O(i__carry__0_i_3__10_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__0_i_3__11
       (.I0(\BU_ROT_ppF_reg[1][15] [5]),
        .I1(\BU_ROT_ppF_reg[1][15]_0 [5]),
        .O(i__carry__0_i_3__11_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__0_i_3__9
       (.I0(Q[5]),
        .I1(\BU_ROT_ppF_reg[0][15] [5]),
        .O(i__carry__0_i_3__9_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry__0_i_4__10
       (.I0(\BU_ROT_ppF_reg[1][15]_0 [4]),
        .I1(\BU_ROT_ppF_reg[1][15] [4]),
        .O(i__carry__0_i_4__10_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__0_i_4__11
       (.I0(\BU_ROT_ppF_reg[1][15] [4]),
        .I1(\BU_ROT_ppF_reg[1][15]_0 [4]),
        .O(i__carry__0_i_4__11_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__0_i_4__9
       (.I0(Q[4]),
        .I1(\BU_ROT_ppF_reg[0][15] [4]),
        .O(i__carry__0_i_4__9_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry__1_i_1__10
       (.I0(\BU_ROT_ppF_reg[1][15]_0 [11]),
        .I1(\BU_ROT_ppF_reg[1][15] [11]),
        .O(i__carry__1_i_1__10_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__1_i_1__11
       (.I0(\BU_ROT_ppF_reg[1][15] [11]),
        .I1(\BU_ROT_ppF_reg[1][15]_0 [11]),
        .O(i__carry__1_i_1__11_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__1_i_1__9
       (.I0(Q[11]),
        .I1(\BU_ROT_ppF_reg[0][15] [11]),
        .O(i__carry__1_i_1__9_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry__1_i_2__10
       (.I0(\BU_ROT_ppF_reg[1][15]_0 [10]),
        .I1(\BU_ROT_ppF_reg[1][15] [10]),
        .O(i__carry__1_i_2__10_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__1_i_2__11
       (.I0(\BU_ROT_ppF_reg[1][15] [10]),
        .I1(\BU_ROT_ppF_reg[1][15]_0 [10]),
        .O(i__carry__1_i_2__11_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__1_i_2__9
       (.I0(Q[10]),
        .I1(\BU_ROT_ppF_reg[0][15] [10]),
        .O(i__carry__1_i_2__9_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry__1_i_3__10
       (.I0(\BU_ROT_ppF_reg[1][15]_0 [9]),
        .I1(\BU_ROT_ppF_reg[1][15] [9]),
        .O(i__carry__1_i_3__10_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__1_i_3__11
       (.I0(\BU_ROT_ppF_reg[1][15] [9]),
        .I1(\BU_ROT_ppF_reg[1][15]_0 [9]),
        .O(i__carry__1_i_3__11_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__1_i_3__9
       (.I0(Q[9]),
        .I1(\BU_ROT_ppF_reg[0][15] [9]),
        .O(i__carry__1_i_3__9_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry__1_i_4__10
       (.I0(\BU_ROT_ppF_reg[1][15]_0 [8]),
        .I1(\BU_ROT_ppF_reg[1][15] [8]),
        .O(i__carry__1_i_4__10_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__1_i_4__11
       (.I0(\BU_ROT_ppF_reg[1][15] [8]),
        .I1(\BU_ROT_ppF_reg[1][15]_0 [8]),
        .O(i__carry__1_i_4__11_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__1_i_4__9
       (.I0(Q[8]),
        .I1(\BU_ROT_ppF_reg[0][15] [8]),
        .O(i__carry__1_i_4__9_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    i__carry_i_1
       (.I0(reset),
        .I1(arg[15]),
        .O(i__carry_i_1_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    i__carry_i_1__0
       (.I0(reset),
        .I1(plusOp[9]),
        .O(i__carry_i_1__0_n_0));
  LUT2 #(
    .INIT(4'hB)) 
    i__carry_i_1__1
       (.I0(reset),
        .I1(\arg_inferred__0/i__carry__2_n_4 ),
        .O(i__carry_i_1__1_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    i__carry_i_1__30
       (.I0(\arg_inferred__0/i__carry__2_n_4 ),
        .I1(reset),
        .O(i__carry_i_1__30_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    i__carry_i_1__31
       (.I0(plusOp[9]),
        .I1(reset),
        .O(i__carry_i_1__31_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    i__carry_i_1__32
       (.I0(arg[15]),
        .I1(reset),
        .O(i__carry_i_1__32_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_1__33
       (.I0(Q[3]),
        .I1(\BU_ROT_ppF_reg[0][15] [3]),
        .O(i__carry_i_1__33_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry_i_1__34
       (.I0(\BU_ROT_ppF_reg[1][15]_0 [3]),
        .I1(\BU_ROT_ppF_reg[1][15] [3]),
        .O(i__carry_i_1__34_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_1__35
       (.I0(\BU_ROT_ppF_reg[1][15] [3]),
        .I1(\BU_ROT_ppF_reg[1][15]_0 [3]),
        .O(i__carry_i_1__35_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_2__24
       (.I0(Q[2]),
        .I1(\BU_ROT_ppF_reg[0][15] [2]),
        .O(i__carry_i_2__24_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry_i_2__25
       (.I0(\BU_ROT_ppF_reg[1][15]_0 [2]),
        .I1(\BU_ROT_ppF_reg[1][15] [2]),
        .O(i__carry_i_2__25_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_2__26
       (.I0(\BU_ROT_ppF_reg[1][15] [2]),
        .I1(\BU_ROT_ppF_reg[1][15]_0 [2]),
        .O(i__carry_i_2__26_n_0));
  LUT3 #(
    .INIT(8'h02)) 
    i__carry_i_3__27
       (.I0(\arg_inferred__0/i__carry__2_n_5 ),
        .I1(reset),
        .I2(\arg_inferred__0/i__carry__2_n_4 ),
        .O(i__carry_i_3__27_n_0));
  LUT3 #(
    .INIT(8'h02)) 
    i__carry_i_3__28
       (.I0(\arg_inferred__0/i__carry__2_n_4 ),
        .I1(reset),
        .I2(\arg_inferred__0/i__carry__2_n_5 ),
        .O(i__carry_i_3__28_n_0));
  LUT3 #(
    .INIT(8'h02)) 
    i__carry_i_3__29
       (.I0(plusOp[8]),
        .I1(reset),
        .I2(plusOp[9]),
        .O(i__carry_i_3__29_n_0));
  LUT3 #(
    .INIT(8'h02)) 
    i__carry_i_3__30
       (.I0(plusOp[9]),
        .I1(reset),
        .I2(plusOp[8]),
        .O(i__carry_i_3__30_n_0));
  LUT3 #(
    .INIT(8'h02)) 
    i__carry_i_3__31
       (.I0(arg[14]),
        .I1(reset),
        .I2(arg[15]),
        .O(i__carry_i_3__31_n_0));
  LUT3 #(
    .INIT(8'h02)) 
    i__carry_i_3__32
       (.I0(arg[15]),
        .I1(reset),
        .I2(arg[14]),
        .O(i__carry_i_3__32_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_3__33
       (.I0(Q[1]),
        .I1(\BU_ROT_ppF_reg[0][15] [1]),
        .O(i__carry_i_3__33_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry_i_3__34
       (.I0(\BU_ROT_ppF_reg[1][15]_0 [1]),
        .I1(\BU_ROT_ppF_reg[1][15] [1]),
        .O(i__carry_i_3__34_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_3__35
       (.I0(\BU_ROT_ppF_reg[1][15] [1]),
        .I1(\BU_ROT_ppF_reg[1][15]_0 [1]),
        .O(i__carry_i_3__35_n_0));
  CARRY4 i__carry_i_4
       (.CI(arg_carry__2_n_0),
        .CO({NLW_i__carry_i_4_CO_UNCONNECTED[3:1],CO}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_i__carry_i_4_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,1'b0,1'b1}));
  CARRY4 i__carry_i_4__0
       (.CI(\arg_inferred__0/i__carry__2_n_0 ),
        .CO({NLW_i__carry_i_4__0_CO_UNCONNECTED[3:1],\arg_inferred__0/i__carry__2_0 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_i__carry_i_4__0_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,1'b0,1'b1}));
  CARRY4 i__carry_i_4__1
       (.CI(\arg_inferred__1/i__carry__2_n_0 ),
        .CO({NLW_i__carry_i_4__1_CO_UNCONNECTED[3:1],\arg_inferred__1/i__carry__2_0 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_i__carry_i_4__1_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,1'b0,1'b1}));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_4__21
       (.I0(Q[0]),
        .I1(\BU_ROT_ppF_reg[0][15] [0]),
        .O(i__carry_i_4__21_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry_i_4__22
       (.I0(\BU_ROT_ppF_reg[1][15]_0 [0]),
        .I1(\BU_ROT_ppF_reg[1][15] [0]),
        .O(i__carry_i_4__22_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry_i_4__23
       (.I0(\BU_ROT_ppF_reg[1][15] [0]),
        .I1(\BU_ROT_ppF_reg[1][15]_0 [0]),
        .O(i__carry_i_4__23_n_0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 ltOp_carry
       (.CI(1'b0),
        .CO({NLW_ltOp_carry_CO_UNCONNECTED[3:2],ltOp_carry_n_2,ltOp_carry_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,ltOp_carry_i_1_n_0}),
        .O(NLW_ltOp_carry_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,\BU_ROT_ppF_reg[1][14] ,ltOp_carry_i_3__2_n_0}));
  LUT2 #(
    .INIT(4'hB)) 
    ltOp_carry_i_1
       (.I0(reset),
        .I1(\arg_inferred__2/i__carry__2_n_4 ),
        .O(ltOp_carry_i_1_n_0));
  LUT3 #(
    .INIT(8'h02)) 
    ltOp_carry_i_3__2
       (.I0(\arg_inferred__2/i__carry__2_n_4 ),
        .I1(reset),
        .I2(\arg_inferred__2/i__carry__2_n_5 ),
        .O(ltOp_carry_i_3__2_n_0));
  CARRY4 ltOp_carry_i_4
       (.CI(\arg_inferred__2/i__carry__2_n_0 ),
        .CO({NLW_ltOp_carry_i_4_CO_UNCONNECTED[3:1],\arg_inferred__2/i__carry__2_0 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_ltOp_carry_i_4_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,1'b0,1'b1}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \ltOp_inferred__0/i__carry 
       (.CI(1'b0),
        .CO({\NLW_ltOp_inferred__0/i__carry_CO_UNCONNECTED [3:2],\ltOp_inferred__0/i__carry_n_2 ,\ltOp_inferred__0/i__carry_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,i__carry_i_1_n_0}),
        .O(\NLW_ltOp_inferred__0/i__carry_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,\BU_ROT_ppF_reg[0][14] ,i__carry_i_3__32_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \ltOp_inferred__1/i__carry 
       (.CI(1'b0),
        .CO({\NLW_ltOp_inferred__1/i__carry_CO_UNCONNECTED [3:2],ltOp,\ltOp_inferred__1/i__carry_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,i__carry_i_1__0_n_0}),
        .O(\NLW_ltOp_inferred__1/i__carry_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,\FIFO_reg[5][0][0]_srl6_U0_SDF_stage_wrap_c_4_i_1_0 ,i__carry_i_3__30_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \ltOp_inferred__2/i__carry 
       (.CI(1'b0),
        .CO({\NLW_ltOp_inferred__2/i__carry_CO_UNCONNECTED [3:2],\ltOp_inferred__2/i__carry_n_2 ,\ltOp_inferred__2/i__carry_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,i__carry_i_1__1_n_0}),
        .O(\NLW_ltOp_inferred__2/i__carry_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,\FIFO_reg[5][1][0]_srl6_U0_SDF_stage_wrap_c_4_i_1_0 ,i__carry_i_3__28_n_0}));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Rotator
   (D,
    \Im_Re_reg[9]_0 ,
    B,
    Q,
    arg__0_0,
    clk,
    reset,
    halfway_ppF,
    \data_out_ppF_reg[0][15] ,
    \data_out_ppF_reg[1][15] );
  output [15:0]D;
  output [15:0]\Im_Re_reg[9]_0 ;
  input [0:0]B;
  input [15:0]Q;
  input [15:0]arg__0_0;
  input clk;
  input reset;
  input halfway_ppF;
  input [15:0]\data_out_ppF_reg[0][15] ;
  input [15:0]\data_out_ppF_reg[1][15] ;

  wire [0:0]B;
  wire [15:0]D;
  wire [9:-6]Im_Re;
  wire \Im_Re[-1]_i_1__2_n_0 ;
  wire \Im_Re[-2]_i_1__2_n_0 ;
  wire \Im_Re[-3]_i_1__2_n_0 ;
  wire \Im_Re[-4]_i_1__2_n_0 ;
  wire \Im_Re[-5]_i_1__2_n_0 ;
  wire \Im_Re[-6]_i_1__2_n_0 ;
  wire \Im_Re[-6]_i_2__2_n_0 ;
  wire \Im_Re[-6]_i_3__2_n_0 ;
  wire \Im_Re[-6]_i_4__2_n_0 ;
  wire \Im_Re[0]_i_1__2_n_0 ;
  wire \Im_Re[1]_i_1__2_n_0 ;
  wire \Im_Re[2]_i_1__2_n_0 ;
  wire \Im_Re[3]_i_1__2_n_0 ;
  wire \Im_Re[4]_i_1__2_n_0 ;
  wire \Im_Re[5]_i_1__2_n_0 ;
  wire \Im_Re[6]_i_1__2_n_0 ;
  wire \Im_Re[7]_i_1__2_n_0 ;
  wire \Im_Re[8]_i_1__2_n_0 ;
  wire \Im_Re[8]_i_2__2_n_0 ;
  wire \Im_Re[8]_i_3__2_n_0 ;
  wire \Im_Re[8]_i_4__2_n_0 ;
  wire \Im_Re[8]_i_5__2_n_0 ;
  wire \Im_Re[8]_i_6__2_n_0 ;
  wire \Im_Re[8]_i_7__2_n_0 ;
  wire \Im_Re[9]_i_1__2_n_0 ;
  wire \Im_Re[9]_i_2__2_n_0 ;
  wire \Im_Re[9]_i_3__2_n_0 ;
  wire \Im_Re[9]_i_4__2_n_0 ;
  wire \Im_Re[9]_i_5__2_n_0 ;
  wire [15:0]\Im_Re_reg[9]_0 ;
  wire [15:0]Q;
  wire [9:-6]Re_Re;
  wire \Re_Re[-1]_i_1__2_n_0 ;
  wire \Re_Re[-2]_i_1__2_n_0 ;
  wire \Re_Re[-3]_i_1__2_n_0 ;
  wire \Re_Re[-4]_i_1__2_n_0 ;
  wire \Re_Re[-5]_i_1__2_n_0 ;
  wire \Re_Re[-6]_i_1__2_n_0 ;
  wire \Re_Re[-6]_i_2__2_n_0 ;
  wire \Re_Re[-6]_i_3__2_n_0 ;
  wire \Re_Re[-6]_i_4__2_n_0 ;
  wire \Re_Re[0]_i_1__2_n_0 ;
  wire \Re_Re[1]_i_1__2_n_0 ;
  wire \Re_Re[2]_i_1__2_n_0 ;
  wire \Re_Re[3]_i_1__2_n_0 ;
  wire \Re_Re[4]_i_1__2_n_0 ;
  wire \Re_Re[5]_i_1__2_n_0 ;
  wire \Re_Re[6]_i_1__2_n_0 ;
  wire \Re_Re[7]_i_1__2_n_0 ;
  wire \Re_Re[8]_i_1__2_n_0 ;
  wire \Re_Re[8]_i_2__2_n_0 ;
  wire \Re_Re[8]_i_3__2_n_0 ;
  wire \Re_Re[8]_i_4__2_n_0 ;
  wire \Re_Re[8]_i_5__2_n_0 ;
  wire \Re_Re[8]_i_6__2_n_0 ;
  wire \Re_Re[8]_i_7__2_n_0 ;
  wire \Re_Re[9]_i_1__2_n_0 ;
  wire \Re_Re[9]_i_2__2_n_0 ;
  wire \Re_Re[9]_i_3__2_n_0 ;
  wire \Re_Re[9]_i_4__2_n_0 ;
  wire \Re_Re[9]_i_5__2_n_0 ;
  wire [15:0]arg__0_0;
  wire arg__0_n_101;
  wire arg__0_n_102;
  wire arg__0_n_103;
  wire arg__0_n_104;
  wire arg__0_n_105;
  wire arg__0_n_82;
  wire arg__0_n_83;
  wire arg__0_n_84;
  wire arg__0_n_85;
  wire arg__0_n_86;
  wire arg__0_n_87;
  wire arg__0_n_88;
  wire arg__0_n_89;
  wire arg__0_n_90;
  wire arg__0_n_91;
  wire arg__0_n_92;
  wire arg__0_n_93;
  wire arg__0_n_94;
  wire arg__0_n_95;
  wire arg__0_n_96;
  wire arg__0_n_97;
  wire arg__0_n_98;
  wire arg__0_n_99;
  wire arg_n_101;
  wire arg_n_102;
  wire arg_n_103;
  wire arg_n_104;
  wire arg_n_105;
  wire arg_n_83;
  wire arg_n_84;
  wire arg_n_85;
  wire arg_n_86;
  wire arg_n_87;
  wire arg_n_88;
  wire arg_n_89;
  wire arg_n_90;
  wire arg_n_91;
  wire arg_n_92;
  wire arg_n_93;
  wire arg_n_94;
  wire arg_n_95;
  wire arg_n_96;
  wire arg_n_97;
  wire arg_n_98;
  wire arg_n_99;
  wire clk;
  wire [15:0]\data_out_ppF_reg[0][15] ;
  wire [15:0]\data_out_ppF_reg[1][15] ;
  wire halfway_ppF;
  wire i__carry__0_i_1__8_n_0;
  wire i__carry__0_i_2__8_n_0;
  wire i__carry__0_i_3__8_n_0;
  wire i__carry__0_i_4__8_n_0;
  wire i__carry__1_i_1__8_n_0;
  wire i__carry__1_i_2__8_n_0;
  wire i__carry__1_i_3__8_n_0;
  wire i__carry__1_i_4__8_n_0;
  wire i__carry__2_i_2__8_n_0;
  wire i__carry__2_i_3__8_n_0;
  wire i__carry_i_1__20_n_0;
  wire i__carry_i_2__20_n_0;
  wire i__carry_i_3__8_n_0;
  wire i__carry_i_4__20_n_0;
  wire i__carry_i_5__8_n_0;
  wire p_0_in10_in;
  wire p_0_in1_in;
  wire p_0_in3_in;
  wire p_0_in6_in;
  wire p_1_in4_in;
  wire p_1_in7_in;
  wire p_3_in;
  wire plusOp_carry__0_i_1__2_n_0;
  wire plusOp_carry__0_i_2__2_n_0;
  wire plusOp_carry__0_i_3__2_n_0;
  wire plusOp_carry__0_i_4__2_n_0;
  wire plusOp_carry__0_n_0;
  wire plusOp_carry__0_n_1;
  wire plusOp_carry__0_n_2;
  wire plusOp_carry__0_n_3;
  wire plusOp_carry__0_n_4;
  wire plusOp_carry__0_n_5;
  wire plusOp_carry__0_n_6;
  wire plusOp_carry__0_n_7;
  wire plusOp_carry__1_i_1__2_n_0;
  wire plusOp_carry__1_i_2__2_n_0;
  wire plusOp_carry__1_i_3__2_n_0;
  wire plusOp_carry__1_i_4__2_n_0;
  wire plusOp_carry__1_n_0;
  wire plusOp_carry__1_n_1;
  wire plusOp_carry__1_n_2;
  wire plusOp_carry__1_n_3;
  wire plusOp_carry__1_n_4;
  wire plusOp_carry__1_n_5;
  wire plusOp_carry__1_n_6;
  wire plusOp_carry__1_n_7;
  wire plusOp_carry__2_i_2__2_n_0;
  wire plusOp_carry__2_i_3__2_n_0;
  wire plusOp_carry__2_n_0;
  wire plusOp_carry__2_n_2;
  wire plusOp_carry__2_n_3;
  wire plusOp_carry__2_n_6;
  wire plusOp_carry__2_n_7;
  wire plusOp_carry_i_1__2_n_0;
  wire plusOp_carry_i_2__2_n_0;
  wire plusOp_carry_i_3__2_n_0;
  wire plusOp_carry_i_4__2_n_0;
  wire plusOp_carry_i_5__2_n_0;
  wire plusOp_carry_n_0;
  wire plusOp_carry_n_1;
  wire plusOp_carry_n_2;
  wire plusOp_carry_n_3;
  wire plusOp_carry_n_4;
  wire plusOp_carry_n_5;
  wire plusOp_carry_n_6;
  wire plusOp_carry_n_7;
  wire \plusOp_inferred__0/i__carry__0_n_0 ;
  wire \plusOp_inferred__0/i__carry__0_n_1 ;
  wire \plusOp_inferred__0/i__carry__0_n_2 ;
  wire \plusOp_inferred__0/i__carry__0_n_3 ;
  wire \plusOp_inferred__0/i__carry__0_n_4 ;
  wire \plusOp_inferred__0/i__carry__0_n_5 ;
  wire \plusOp_inferred__0/i__carry__0_n_6 ;
  wire \plusOp_inferred__0/i__carry__0_n_7 ;
  wire \plusOp_inferred__0/i__carry__1_n_0 ;
  wire \plusOp_inferred__0/i__carry__1_n_1 ;
  wire \plusOp_inferred__0/i__carry__1_n_2 ;
  wire \plusOp_inferred__0/i__carry__1_n_3 ;
  wire \plusOp_inferred__0/i__carry__1_n_4 ;
  wire \plusOp_inferred__0/i__carry__1_n_5 ;
  wire \plusOp_inferred__0/i__carry__1_n_6 ;
  wire \plusOp_inferred__0/i__carry__1_n_7 ;
  wire \plusOp_inferred__0/i__carry__2_n_0 ;
  wire \plusOp_inferred__0/i__carry__2_n_2 ;
  wire \plusOp_inferred__0/i__carry__2_n_3 ;
  wire \plusOp_inferred__0/i__carry__2_n_6 ;
  wire \plusOp_inferred__0/i__carry__2_n_7 ;
  wire \plusOp_inferred__0/i__carry_n_0 ;
  wire \plusOp_inferred__0/i__carry_n_1 ;
  wire \plusOp_inferred__0/i__carry_n_2 ;
  wire \plusOp_inferred__0/i__carry_n_3 ;
  wire \plusOp_inferred__0/i__carry_n_4 ;
  wire \plusOp_inferred__0/i__carry_n_5 ;
  wire \plusOp_inferred__0/i__carry_n_6 ;
  wire \plusOp_inferred__0/i__carry_n_7 ;
  wire reset;
  wire NLW_arg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_arg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_arg_OVERFLOW_UNCONNECTED;
  wire NLW_arg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_arg_PATTERNDETECT_UNCONNECTED;
  wire NLW_arg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_arg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_arg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_arg_CARRYOUT_UNCONNECTED;
  wire [47:24]NLW_arg_P_UNCONNECTED;
  wire [47:0]NLW_arg_PCOUT_UNCONNECTED;
  wire NLW_arg__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_arg__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_arg__0_OVERFLOW_UNCONNECTED;
  wire NLW_arg__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_arg__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_arg__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_arg__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_arg__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_arg__0_CARRYOUT_UNCONNECTED;
  wire [47:24]NLW_arg__0_P_UNCONNECTED;
  wire [47:0]NLW_arg__0_PCOUT_UNCONNECTED;
  wire [2:2]NLW_plusOp_carry__2_CO_UNCONNECTED;
  wire [3:3]NLW_plusOp_carry__2_O_UNCONNECTED;
  wire [2:2]\NLW_plusOp_inferred__0/i__carry__2_CO_UNCONNECTED ;
  wire [3:3]\NLW_plusOp_inferred__0/i__carry__2_O_UNCONNECTED ;

  LUT6 #(
    .INIT(64'hFFEAEAEAEAEAEAEA)) 
    \Im_Re[-1]_i_1__2 
       (.I0(\Im_Re[8]_i_2__2_n_0 ),
        .I1(\Im_Re[8]_i_3__2_n_0 ),
        .I2(\plusOp_inferred__0/i__carry__0_n_7 ),
        .I3(\Im_Re[8]_i_4__2_n_0 ),
        .I4(\Im_Re[8]_i_5__2_n_0 ),
        .I5(arg__0_n_94),
        .O(\Im_Re[-1]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'hFFEAEAEAEAEAEAEA)) 
    \Im_Re[-2]_i_1__2 
       (.I0(\Im_Re[8]_i_2__2_n_0 ),
        .I1(\Im_Re[8]_i_3__2_n_0 ),
        .I2(\plusOp_inferred__0/i__carry_n_4 ),
        .I3(\Im_Re[8]_i_4__2_n_0 ),
        .I4(\Im_Re[8]_i_5__2_n_0 ),
        .I5(arg__0_n_95),
        .O(\Im_Re[-2]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'hFFEAEAEAEAEAEAEA)) 
    \Im_Re[-3]_i_1__2 
       (.I0(\Im_Re[8]_i_2__2_n_0 ),
        .I1(\Im_Re[8]_i_3__2_n_0 ),
        .I2(\plusOp_inferred__0/i__carry_n_5 ),
        .I3(\Im_Re[8]_i_4__2_n_0 ),
        .I4(\Im_Re[8]_i_5__2_n_0 ),
        .I5(arg__0_n_96),
        .O(\Im_Re[-3]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'hFFEAEAEAEAEAEAEA)) 
    \Im_Re[-4]_i_1__2 
       (.I0(\Im_Re[8]_i_2__2_n_0 ),
        .I1(\Im_Re[8]_i_3__2_n_0 ),
        .I2(\plusOp_inferred__0/i__carry_n_6 ),
        .I3(\Im_Re[8]_i_4__2_n_0 ),
        .I4(\Im_Re[8]_i_5__2_n_0 ),
        .I5(arg__0_n_97),
        .O(\Im_Re[-4]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'hFFEAEAEAEAEAEAEA)) 
    \Im_Re[-5]_i_1__2 
       (.I0(\Im_Re[8]_i_2__2_n_0 ),
        .I1(\Im_Re[8]_i_3__2_n_0 ),
        .I2(\plusOp_inferred__0/i__carry_n_7 ),
        .I3(\Im_Re[8]_i_4__2_n_0 ),
        .I4(\Im_Re[8]_i_5__2_n_0 ),
        .I5(arg__0_n_98),
        .O(\Im_Re[-5]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF2F202020)) 
    \Im_Re[-6]_i_1__2 
       (.I0(p_0_in3_in),
        .I1(arg__0_n_82),
        .I2(arg__0_n_99),
        .I3(\Im_Re[-6]_i_2__2_n_0 ),
        .I4(\Im_Re[-6]_i_3__2_n_0 ),
        .I5(\Im_Re[-6]_i_4__2_n_0 ),
        .O(\Im_Re[-6]_i_1__2_n_0 ));
  LUT5 #(
    .INIT(32'hD5550000)) 
    \Im_Re[-6]_i_2__2 
       (.I0(arg__0_n_82),
        .I1(arg__0_n_83),
        .I2(arg__0_n_84),
        .I3(p_0_in3_in),
        .I4(p_0_in1_in),
        .O(\Im_Re[-6]_i_2__2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \Im_Re[-6]_i_3__2 
       (.I0(arg__0_n_105),
        .I1(arg__0_n_102),
        .I2(arg__0_n_101),
        .I3(arg__0_n_103),
        .I4(arg__0_n_104),
        .O(\Im_Re[-6]_i_3__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT5 #(
    .INIT(32'h2F0F0F02)) 
    \Im_Re[-6]_i_4__2 
       (.I0(arg__0_n_99),
        .I1(p_0_in1_in),
        .I2(arg__0_n_82),
        .I3(arg__0_n_84),
        .I4(arg__0_n_83),
        .O(\Im_Re[-6]_i_4__2_n_0 ));
  LUT6 #(
    .INIT(64'hFFEAEAEAEAEAEAEA)) 
    \Im_Re[0]_i_1__2 
       (.I0(\Im_Re[8]_i_2__2_n_0 ),
        .I1(\Im_Re[8]_i_3__2_n_0 ),
        .I2(\plusOp_inferred__0/i__carry__0_n_6 ),
        .I3(\Im_Re[8]_i_4__2_n_0 ),
        .I4(\Im_Re[8]_i_5__2_n_0 ),
        .I5(arg__0_n_93),
        .O(\Im_Re[0]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'hFFEAEAEAEAEAEAEA)) 
    \Im_Re[1]_i_1__2 
       (.I0(\Im_Re[8]_i_2__2_n_0 ),
        .I1(\Im_Re[8]_i_3__2_n_0 ),
        .I2(\plusOp_inferred__0/i__carry__0_n_5 ),
        .I3(\Im_Re[8]_i_4__2_n_0 ),
        .I4(\Im_Re[8]_i_5__2_n_0 ),
        .I5(arg__0_n_92),
        .O(\Im_Re[1]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'hFFEAEAEAEAEAEAEA)) 
    \Im_Re[2]_i_1__2 
       (.I0(\Im_Re[8]_i_2__2_n_0 ),
        .I1(\Im_Re[8]_i_3__2_n_0 ),
        .I2(\plusOp_inferred__0/i__carry__0_n_4 ),
        .I3(\Im_Re[8]_i_4__2_n_0 ),
        .I4(\Im_Re[8]_i_5__2_n_0 ),
        .I5(arg__0_n_91),
        .O(\Im_Re[2]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'hFFEAEAEAEAEAEAEA)) 
    \Im_Re[3]_i_1__2 
       (.I0(\Im_Re[8]_i_2__2_n_0 ),
        .I1(\Im_Re[8]_i_3__2_n_0 ),
        .I2(\plusOp_inferred__0/i__carry__1_n_7 ),
        .I3(\Im_Re[8]_i_4__2_n_0 ),
        .I4(\Im_Re[8]_i_5__2_n_0 ),
        .I5(arg__0_n_90),
        .O(\Im_Re[3]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'hFFEAEAEAEAEAEAEA)) 
    \Im_Re[4]_i_1__2 
       (.I0(\Im_Re[8]_i_2__2_n_0 ),
        .I1(\Im_Re[8]_i_3__2_n_0 ),
        .I2(\plusOp_inferred__0/i__carry__1_n_6 ),
        .I3(\Im_Re[8]_i_4__2_n_0 ),
        .I4(\Im_Re[8]_i_5__2_n_0 ),
        .I5(arg__0_n_89),
        .O(\Im_Re[4]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'hFFEAEAEAEAEAEAEA)) 
    \Im_Re[5]_i_1__2 
       (.I0(\Im_Re[8]_i_2__2_n_0 ),
        .I1(\Im_Re[8]_i_3__2_n_0 ),
        .I2(\plusOp_inferred__0/i__carry__1_n_5 ),
        .I3(\Im_Re[8]_i_4__2_n_0 ),
        .I4(\Im_Re[8]_i_5__2_n_0 ),
        .I5(arg__0_n_88),
        .O(\Im_Re[5]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'hFFEAEAEAEAEAEAEA)) 
    \Im_Re[6]_i_1__2 
       (.I0(\Im_Re[8]_i_2__2_n_0 ),
        .I1(\Im_Re[8]_i_3__2_n_0 ),
        .I2(\plusOp_inferred__0/i__carry__1_n_4 ),
        .I3(\Im_Re[8]_i_4__2_n_0 ),
        .I4(\Im_Re[8]_i_5__2_n_0 ),
        .I5(arg__0_n_87),
        .O(\Im_Re[6]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'hFFEAEAEAEAEAEAEA)) 
    \Im_Re[7]_i_1__2 
       (.I0(\Im_Re[8]_i_2__2_n_0 ),
        .I1(\Im_Re[8]_i_3__2_n_0 ),
        .I2(\plusOp_inferred__0/i__carry__2_n_7 ),
        .I3(\Im_Re[8]_i_4__2_n_0 ),
        .I4(\Im_Re[8]_i_5__2_n_0 ),
        .I5(arg__0_n_86),
        .O(\Im_Re[7]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'hFFEAEAEAEAEAEAEA)) 
    \Im_Re[8]_i_1__2 
       (.I0(\Im_Re[8]_i_2__2_n_0 ),
        .I1(\Im_Re[8]_i_3__2_n_0 ),
        .I2(\plusOp_inferred__0/i__carry__2_n_6 ),
        .I3(\Im_Re[8]_i_4__2_n_0 ),
        .I4(\Im_Re[8]_i_5__2_n_0 ),
        .I5(arg__0_n_85),
        .O(\Im_Re[8]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FEEEEEEE)) 
    \Im_Re[8]_i_2__2 
       (.I0(arg__0_n_84),
        .I1(arg__0_n_83),
        .I2(p_0_in1_in),
        .I3(p_0_in3_in),
        .I4(\Im_Re[8]_i_6__2_n_0 ),
        .I5(arg__0_n_82),
        .O(\Im_Re[8]_i_2__2_n_0 ));
  LUT6 #(
    .INIT(64'h8000AAAA00000000)) 
    \Im_Re[8]_i_3__2 
       (.I0(p_0_in1_in),
        .I1(p_0_in3_in),
        .I2(arg__0_n_84),
        .I3(arg__0_n_83),
        .I4(arg__0_n_82),
        .I5(\Im_Re[8]_i_6__2_n_0 ),
        .O(\Im_Re[8]_i_3__2_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \Im_Re[8]_i_4__2 
       (.I0(\Im_Re[8]_i_7__2_n_0 ),
        .I1(p_0_in1_in),
        .O(\Im_Re[8]_i_4__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT3 #(
    .INIT(8'h8F)) 
    \Im_Re[8]_i_5__2 
       (.I0(arg__0_n_83),
        .I1(arg__0_n_84),
        .I2(arg__0_n_82),
        .O(\Im_Re[8]_i_5__2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \Im_Re[8]_i_6__2 
       (.I0(arg__0_n_104),
        .I1(arg__0_n_103),
        .I2(arg__0_n_101),
        .I3(arg__0_n_102),
        .I4(arg__0_n_105),
        .I5(arg__0_n_99),
        .O(\Im_Re[8]_i_6__2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \Im_Re[8]_i_7__2 
       (.I0(arg__0_n_103),
        .I1(arg__0_n_102),
        .I2(arg__0_n_105),
        .I3(arg__0_n_104),
        .I4(arg__0_n_99),
        .I5(arg__0_n_101),
        .O(\Im_Re[8]_i_7__2_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \Im_Re[9]_i_1__2 
       (.I0(\Im_Re[9]_i_2__2_n_0 ),
        .I1(\Im_Re[9]_i_3__2_n_0 ),
        .I2(\Im_Re[9]_i_4__2_n_0 ),
        .I3(\Im_Re[9]_i_5__2_n_0 ),
        .O(\Im_Re[9]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF0000FFFE0000)) 
    \Im_Re[9]_i_2__2 
       (.I0(\plusOp_inferred__0/i__carry__0_n_6 ),
        .I1(\plusOp_inferred__0/i__carry__1_n_7 ),
        .I2(\plusOp_inferred__0/i__carry__1_n_6 ),
        .I3(\plusOp_inferred__0/i__carry__0_n_4 ),
        .I4(arg__0_n_82),
        .I5(\plusOp_inferred__0/i__carry__0_n_5 ),
        .O(\Im_Re[9]_i_2__2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF0000FFFE0000)) 
    \Im_Re[9]_i_3__2 
       (.I0(\plusOp_inferred__0/i__carry_n_7 ),
        .I1(\plusOp_inferred__0/i__carry_n_4 ),
        .I2(\plusOp_inferred__0/i__carry__0_n_7 ),
        .I3(\plusOp_inferred__0/i__carry_n_5 ),
        .I4(arg__0_n_82),
        .I5(\plusOp_inferred__0/i__carry_n_6 ),
        .O(\Im_Re[9]_i_3__2_n_0 ));
  LUT6 #(
    .INIT(64'h7F00FF00FF00FF00)) 
    \Im_Re[9]_i_4__2 
       (.I0(\plusOp_inferred__0/i__carry__2_n_0 ),
        .I1(arg__0_n_84),
        .I2(arg__0_n_83),
        .I3(arg__0_n_82),
        .I4(arg__0_n_99),
        .I5(p_0_in1_in),
        .O(\Im_Re[9]_i_4__2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF0000FFFE0000)) 
    \Im_Re[9]_i_5__2 
       (.I0(\plusOp_inferred__0/i__carry__1_n_5 ),
        .I1(\plusOp_inferred__0/i__carry__2_n_6 ),
        .I2(p_0_in3_in),
        .I3(\plusOp_inferred__0/i__carry__2_n_7 ),
        .I4(arg__0_n_82),
        .I5(\plusOp_inferred__0/i__carry__1_n_4 ),
        .O(\Im_Re[9]_i_5__2_n_0 ));
  FDCE \Im_Re_reg[-1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\Im_Re[-1]_i_1__2_n_0 ),
        .Q(Im_Re[-1]));
  FDCE \Im_Re_reg[-2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\Im_Re[-2]_i_1__2_n_0 ),
        .Q(Im_Re[-2]));
  FDCE \Im_Re_reg[-3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\Im_Re[-3]_i_1__2_n_0 ),
        .Q(Im_Re[-3]));
  FDCE \Im_Re_reg[-4] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\Im_Re[-4]_i_1__2_n_0 ),
        .Q(Im_Re[-4]));
  FDCE \Im_Re_reg[-5] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\Im_Re[-5]_i_1__2_n_0 ),
        .Q(Im_Re[-5]));
  FDCE \Im_Re_reg[-6] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\Im_Re[-6]_i_1__2_n_0 ),
        .Q(Im_Re[-6]));
  FDCE \Im_Re_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\Im_Re[0]_i_1__2_n_0 ),
        .Q(Im_Re[0]));
  FDCE \Im_Re_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\Im_Re[1]_i_1__2_n_0 ),
        .Q(Im_Re[1]));
  FDCE \Im_Re_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\Im_Re[2]_i_1__2_n_0 ),
        .Q(Im_Re[2]));
  FDCE \Im_Re_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\Im_Re[3]_i_1__2_n_0 ),
        .Q(Im_Re[3]));
  FDCE \Im_Re_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\Im_Re[4]_i_1__2_n_0 ),
        .Q(Im_Re[4]));
  FDCE \Im_Re_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\Im_Re[5]_i_1__2_n_0 ),
        .Q(Im_Re[5]));
  FDCE \Im_Re_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\Im_Re[6]_i_1__2_n_0 ),
        .Q(Im_Re[6]));
  FDCE \Im_Re_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\Im_Re[7]_i_1__2_n_0 ),
        .Q(Im_Re[7]));
  FDCE \Im_Re_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\Im_Re[8]_i_1__2_n_0 ),
        .Q(Im_Re[8]));
  FDCE \Im_Re_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\Im_Re[9]_i_1__2_n_0 ),
        .Q(Im_Re[9]));
  LUT6 #(
    .INIT(64'hFFEAEAEAEAEAEAEA)) 
    \Re_Re[-1]_i_1__2 
       (.I0(\Re_Re[8]_i_2__2_n_0 ),
        .I1(\Re_Re[8]_i_3__2_n_0 ),
        .I2(plusOp_carry__0_n_7),
        .I3(\Re_Re[8]_i_4__2_n_0 ),
        .I4(\Re_Re[8]_i_5__2_n_0 ),
        .I5(arg_n_94),
        .O(\Re_Re[-1]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'hFFEAEAEAEAEAEAEA)) 
    \Re_Re[-2]_i_1__2 
       (.I0(\Re_Re[8]_i_2__2_n_0 ),
        .I1(\Re_Re[8]_i_3__2_n_0 ),
        .I2(plusOp_carry_n_4),
        .I3(\Re_Re[8]_i_4__2_n_0 ),
        .I4(\Re_Re[8]_i_5__2_n_0 ),
        .I5(arg_n_95),
        .O(\Re_Re[-2]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'hFFEAEAEAEAEAEAEA)) 
    \Re_Re[-3]_i_1__2 
       (.I0(\Re_Re[8]_i_2__2_n_0 ),
        .I1(\Re_Re[8]_i_3__2_n_0 ),
        .I2(plusOp_carry_n_5),
        .I3(\Re_Re[8]_i_4__2_n_0 ),
        .I4(\Re_Re[8]_i_5__2_n_0 ),
        .I5(arg_n_96),
        .O(\Re_Re[-3]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'hFFEAEAEAEAEAEAEA)) 
    \Re_Re[-4]_i_1__2 
       (.I0(\Re_Re[8]_i_2__2_n_0 ),
        .I1(\Re_Re[8]_i_3__2_n_0 ),
        .I2(plusOp_carry_n_6),
        .I3(\Re_Re[8]_i_4__2_n_0 ),
        .I4(\Re_Re[8]_i_5__2_n_0 ),
        .I5(arg_n_97),
        .O(\Re_Re[-4]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'hFFEAEAEAEAEAEAEA)) 
    \Re_Re[-5]_i_1__2 
       (.I0(\Re_Re[8]_i_2__2_n_0 ),
        .I1(\Re_Re[8]_i_3__2_n_0 ),
        .I2(plusOp_carry_n_7),
        .I3(\Re_Re[8]_i_4__2_n_0 ),
        .I4(\Re_Re[8]_i_5__2_n_0 ),
        .I5(arg_n_98),
        .O(\Re_Re[-5]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF2F202020)) 
    \Re_Re[-6]_i_1__2 
       (.I0(p_0_in6_in),
        .I1(p_3_in),
        .I2(arg_n_99),
        .I3(\Re_Re[-6]_i_2__2_n_0 ),
        .I4(\Re_Re[-6]_i_3__2_n_0 ),
        .I5(\Re_Re[-6]_i_4__2_n_0 ),
        .O(\Re_Re[-6]_i_1__2_n_0 ));
  LUT5 #(
    .INIT(32'hD5550000)) 
    \Re_Re[-6]_i_2__2 
       (.I0(p_3_in),
        .I1(arg_n_83),
        .I2(arg_n_84),
        .I3(p_0_in6_in),
        .I4(p_0_in10_in),
        .O(\Re_Re[-6]_i_2__2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \Re_Re[-6]_i_3__2 
       (.I0(arg_n_105),
        .I1(arg_n_102),
        .I2(arg_n_101),
        .I3(arg_n_103),
        .I4(arg_n_104),
        .O(\Re_Re[-6]_i_3__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT5 #(
    .INIT(32'h2F0F0F02)) 
    \Re_Re[-6]_i_4__2 
       (.I0(arg_n_99),
        .I1(p_0_in10_in),
        .I2(p_3_in),
        .I3(arg_n_84),
        .I4(arg_n_83),
        .O(\Re_Re[-6]_i_4__2_n_0 ));
  LUT6 #(
    .INIT(64'hFFEAEAEAEAEAEAEA)) 
    \Re_Re[0]_i_1__2 
       (.I0(\Re_Re[8]_i_2__2_n_0 ),
        .I1(\Re_Re[8]_i_3__2_n_0 ),
        .I2(plusOp_carry__0_n_6),
        .I3(\Re_Re[8]_i_4__2_n_0 ),
        .I4(\Re_Re[8]_i_5__2_n_0 ),
        .I5(arg_n_93),
        .O(\Re_Re[0]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'hFFEAEAEAEAEAEAEA)) 
    \Re_Re[1]_i_1__2 
       (.I0(\Re_Re[8]_i_2__2_n_0 ),
        .I1(\Re_Re[8]_i_3__2_n_0 ),
        .I2(plusOp_carry__0_n_5),
        .I3(\Re_Re[8]_i_4__2_n_0 ),
        .I4(\Re_Re[8]_i_5__2_n_0 ),
        .I5(arg_n_92),
        .O(\Re_Re[1]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'hFFEAEAEAEAEAEAEA)) 
    \Re_Re[2]_i_1__2 
       (.I0(\Re_Re[8]_i_2__2_n_0 ),
        .I1(\Re_Re[8]_i_3__2_n_0 ),
        .I2(plusOp_carry__0_n_4),
        .I3(\Re_Re[8]_i_4__2_n_0 ),
        .I4(\Re_Re[8]_i_5__2_n_0 ),
        .I5(arg_n_91),
        .O(\Re_Re[2]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'hFFEAEAEAEAEAEAEA)) 
    \Re_Re[3]_i_1__2 
       (.I0(\Re_Re[8]_i_2__2_n_0 ),
        .I1(\Re_Re[8]_i_3__2_n_0 ),
        .I2(plusOp_carry__1_n_7),
        .I3(\Re_Re[8]_i_4__2_n_0 ),
        .I4(\Re_Re[8]_i_5__2_n_0 ),
        .I5(arg_n_90),
        .O(\Re_Re[3]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'hFFEAEAEAEAEAEAEA)) 
    \Re_Re[4]_i_1__2 
       (.I0(\Re_Re[8]_i_2__2_n_0 ),
        .I1(\Re_Re[8]_i_3__2_n_0 ),
        .I2(plusOp_carry__1_n_6),
        .I3(\Re_Re[8]_i_4__2_n_0 ),
        .I4(\Re_Re[8]_i_5__2_n_0 ),
        .I5(arg_n_89),
        .O(\Re_Re[4]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'hFFEAEAEAEAEAEAEA)) 
    \Re_Re[5]_i_1__2 
       (.I0(\Re_Re[8]_i_2__2_n_0 ),
        .I1(\Re_Re[8]_i_3__2_n_0 ),
        .I2(plusOp_carry__1_n_5),
        .I3(\Re_Re[8]_i_4__2_n_0 ),
        .I4(\Re_Re[8]_i_5__2_n_0 ),
        .I5(arg_n_88),
        .O(\Re_Re[5]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'hFFEAEAEAEAEAEAEA)) 
    \Re_Re[6]_i_1__2 
       (.I0(\Re_Re[8]_i_2__2_n_0 ),
        .I1(\Re_Re[8]_i_3__2_n_0 ),
        .I2(plusOp_carry__1_n_4),
        .I3(\Re_Re[8]_i_4__2_n_0 ),
        .I4(\Re_Re[8]_i_5__2_n_0 ),
        .I5(arg_n_87),
        .O(\Re_Re[6]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'hFFEAEAEAEAEAEAEA)) 
    \Re_Re[7]_i_1__2 
       (.I0(\Re_Re[8]_i_2__2_n_0 ),
        .I1(\Re_Re[8]_i_3__2_n_0 ),
        .I2(plusOp_carry__2_n_7),
        .I3(\Re_Re[8]_i_4__2_n_0 ),
        .I4(\Re_Re[8]_i_5__2_n_0 ),
        .I5(arg_n_86),
        .O(\Re_Re[7]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'hFFEAEAEAEAEAEAEA)) 
    \Re_Re[8]_i_1__2 
       (.I0(\Re_Re[8]_i_2__2_n_0 ),
        .I1(\Re_Re[8]_i_3__2_n_0 ),
        .I2(plusOp_carry__2_n_6),
        .I3(\Re_Re[8]_i_4__2_n_0 ),
        .I4(\Re_Re[8]_i_5__2_n_0 ),
        .I5(arg_n_85),
        .O(\Re_Re[8]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FEEEEEEE)) 
    \Re_Re[8]_i_2__2 
       (.I0(arg_n_84),
        .I1(arg_n_83),
        .I2(p_0_in10_in),
        .I3(p_0_in6_in),
        .I4(\Re_Re[8]_i_6__2_n_0 ),
        .I5(p_3_in),
        .O(\Re_Re[8]_i_2__2_n_0 ));
  LUT6 #(
    .INIT(64'h8000AAAA00000000)) 
    \Re_Re[8]_i_3__2 
       (.I0(p_0_in10_in),
        .I1(p_0_in6_in),
        .I2(arg_n_84),
        .I3(arg_n_83),
        .I4(p_3_in),
        .I5(\Re_Re[8]_i_6__2_n_0 ),
        .O(\Re_Re[8]_i_3__2_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \Re_Re[8]_i_4__2 
       (.I0(\Re_Re[8]_i_7__2_n_0 ),
        .I1(p_0_in10_in),
        .O(\Re_Re[8]_i_4__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT3 #(
    .INIT(8'h8F)) 
    \Re_Re[8]_i_5__2 
       (.I0(arg_n_83),
        .I1(arg_n_84),
        .I2(p_3_in),
        .O(\Re_Re[8]_i_5__2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \Re_Re[8]_i_6__2 
       (.I0(arg_n_104),
        .I1(arg_n_103),
        .I2(arg_n_101),
        .I3(arg_n_102),
        .I4(arg_n_105),
        .I5(arg_n_99),
        .O(\Re_Re[8]_i_6__2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \Re_Re[8]_i_7__2 
       (.I0(arg_n_103),
        .I1(arg_n_102),
        .I2(arg_n_105),
        .I3(arg_n_104),
        .I4(arg_n_99),
        .I5(arg_n_101),
        .O(\Re_Re[8]_i_7__2_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \Re_Re[9]_i_1__2 
       (.I0(\Re_Re[9]_i_2__2_n_0 ),
        .I1(\Re_Re[9]_i_3__2_n_0 ),
        .I2(\Re_Re[9]_i_4__2_n_0 ),
        .I3(\Re_Re[9]_i_5__2_n_0 ),
        .O(\Re_Re[9]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF0000FFFE0000)) 
    \Re_Re[9]_i_2__2 
       (.I0(plusOp_carry__0_n_6),
        .I1(plusOp_carry__1_n_7),
        .I2(plusOp_carry__1_n_6),
        .I3(plusOp_carry__0_n_4),
        .I4(p_3_in),
        .I5(plusOp_carry__0_n_5),
        .O(\Re_Re[9]_i_2__2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF0000FFFE0000)) 
    \Re_Re[9]_i_3__2 
       (.I0(plusOp_carry_n_7),
        .I1(plusOp_carry_n_4),
        .I2(plusOp_carry__0_n_7),
        .I3(plusOp_carry_n_5),
        .I4(p_3_in),
        .I5(plusOp_carry_n_6),
        .O(\Re_Re[9]_i_3__2_n_0 ));
  LUT6 #(
    .INIT(64'h7F00FF00FF00FF00)) 
    \Re_Re[9]_i_4__2 
       (.I0(plusOp_carry__2_n_0),
        .I1(arg_n_84),
        .I2(arg_n_83),
        .I3(p_3_in),
        .I4(arg_n_99),
        .I5(p_0_in10_in),
        .O(\Re_Re[9]_i_4__2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF0000FFFE0000)) 
    \Re_Re[9]_i_5__2 
       (.I0(plusOp_carry__1_n_5),
        .I1(plusOp_carry__2_n_6),
        .I2(p_0_in6_in),
        .I3(plusOp_carry__2_n_7),
        .I4(p_3_in),
        .I5(plusOp_carry__1_n_4),
        .O(\Re_Re[9]_i_5__2_n_0 ));
  FDCE \Re_Re_reg[-1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\Re_Re[-1]_i_1__2_n_0 ),
        .Q(Re_Re[-1]));
  FDCE \Re_Re_reg[-2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\Re_Re[-2]_i_1__2_n_0 ),
        .Q(Re_Re[-2]));
  FDCE \Re_Re_reg[-3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\Re_Re[-3]_i_1__2_n_0 ),
        .Q(Re_Re[-3]));
  FDCE \Re_Re_reg[-4] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\Re_Re[-4]_i_1__2_n_0 ),
        .Q(Re_Re[-4]));
  FDCE \Re_Re_reg[-5] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\Re_Re[-5]_i_1__2_n_0 ),
        .Q(Re_Re[-5]));
  FDCE \Re_Re_reg[-6] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\Re_Re[-6]_i_1__2_n_0 ),
        .Q(Re_Re[-6]));
  FDCE \Re_Re_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\Re_Re[0]_i_1__2_n_0 ),
        .Q(Re_Re[0]));
  FDCE \Re_Re_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\Re_Re[1]_i_1__2_n_0 ),
        .Q(Re_Re[1]));
  FDCE \Re_Re_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\Re_Re[2]_i_1__2_n_0 ),
        .Q(Re_Re[2]));
  FDCE \Re_Re_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\Re_Re[3]_i_1__2_n_0 ),
        .Q(Re_Re[3]));
  FDCE \Re_Re_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\Re_Re[4]_i_1__2_n_0 ),
        .Q(Re_Re[4]));
  FDCE \Re_Re_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\Re_Re[5]_i_1__2_n_0 ),
        .Q(Re_Re[5]));
  FDCE \Re_Re_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\Re_Re[6]_i_1__2_n_0 ),
        .Q(Re_Re[6]));
  FDCE \Re_Re_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\Re_Re[7]_i_1__2_n_0 ),
        .Q(Re_Re[7]));
  FDCE \Re_Re_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\Re_Re[8]_i_1__2_n_0 ),
        .Q(Re_Re[8]));
  FDCE \Re_Re_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\Re_Re[9]_i_1__2_n_0 ),
        .Q(Re_Re[9]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-13 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    arg
       (.A({Q[15],Q[15],Q[15],Q[15],Q[15],Q[15],Q[15],Q[15],Q[15],Q[15],Q[15],Q[15],Q[15],Q[15],Q}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_arg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({B,B,B,B,B,B,B,B,B,B,B,1'b1,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_arg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_arg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_arg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_arg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_arg_OVERFLOW_UNCONNECTED),
        .P({NLW_arg_P_UNCONNECTED[47:24],p_3_in,arg_n_83,arg_n_84,arg_n_85,arg_n_86,arg_n_87,arg_n_88,arg_n_89,arg_n_90,arg_n_91,arg_n_92,arg_n_93,arg_n_94,arg_n_95,arg_n_96,arg_n_97,arg_n_98,arg_n_99,p_0_in10_in,arg_n_101,arg_n_102,arg_n_103,arg_n_104,arg_n_105}),
        .PATTERNBDETECT(NLW_arg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_arg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_arg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_arg_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-13 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    arg__0
       (.A({arg__0_0[15],arg__0_0[15],arg__0_0[15],arg__0_0[15],arg__0_0[15],arg__0_0[15],arg__0_0[15],arg__0_0[15],arg__0_0[15],arg__0_0[15],arg__0_0[15],arg__0_0[15],arg__0_0[15],arg__0_0[15],arg__0_0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_arg__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({B,B,B,B,B,B,B,B,B,B,B,1'b1,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_arg__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_arg__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_arg__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_arg__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_arg__0_OVERFLOW_UNCONNECTED),
        .P({NLW_arg__0_P_UNCONNECTED[47:24],arg__0_n_82,arg__0_n_83,arg__0_n_84,arg__0_n_85,arg__0_n_86,arg__0_n_87,arg__0_n_88,arg__0_n_89,arg__0_n_90,arg__0_n_91,arg__0_n_92,arg__0_n_93,arg__0_n_94,arg__0_n_95,arg__0_n_96,arg__0_n_97,arg__0_n_98,arg__0_n_99,p_0_in1_in,arg__0_n_101,arg__0_n_102,arg__0_n_103,arg__0_n_104,arg__0_n_105}),
        .PATTERNBDETECT(NLW_arg__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_arg__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_arg__0_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_arg__0_UNDERFLOW_UNCONNECTED));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_out_ppF[0][0]_i_1 
       (.I0(Re_Re[-6]),
        .I1(halfway_ppF),
        .I2(\data_out_ppF_reg[0][15] [0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_out_ppF[0][10]_i_1 
       (.I0(Re_Re[4]),
        .I1(halfway_ppF),
        .I2(\data_out_ppF_reg[0][15] [10]),
        .O(D[10]));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_out_ppF[0][11]_i_1 
       (.I0(Re_Re[5]),
        .I1(halfway_ppF),
        .I2(\data_out_ppF_reg[0][15] [11]),
        .O(D[11]));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_out_ppF[0][12]_i_1 
       (.I0(Re_Re[6]),
        .I1(halfway_ppF),
        .I2(\data_out_ppF_reg[0][15] [12]),
        .O(D[12]));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_out_ppF[0][13]_i_1 
       (.I0(Re_Re[7]),
        .I1(halfway_ppF),
        .I2(\data_out_ppF_reg[0][15] [13]),
        .O(D[13]));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_out_ppF[0][14]_i_1 
       (.I0(Re_Re[8]),
        .I1(halfway_ppF),
        .I2(\data_out_ppF_reg[0][15] [14]),
        .O(D[14]));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_out_ppF[0][15]_i_1 
       (.I0(Re_Re[9]),
        .I1(halfway_ppF),
        .I2(\data_out_ppF_reg[0][15] [15]),
        .O(D[15]));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_out_ppF[0][1]_i_1 
       (.I0(Re_Re[-5]),
        .I1(halfway_ppF),
        .I2(\data_out_ppF_reg[0][15] [1]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_out_ppF[0][2]_i_1 
       (.I0(Re_Re[-4]),
        .I1(halfway_ppF),
        .I2(\data_out_ppF_reg[0][15] [2]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_out_ppF[0][3]_i_1 
       (.I0(Re_Re[-3]),
        .I1(halfway_ppF),
        .I2(\data_out_ppF_reg[0][15] [3]),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_out_ppF[0][4]_i_1 
       (.I0(Re_Re[-2]),
        .I1(halfway_ppF),
        .I2(\data_out_ppF_reg[0][15] [4]),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_out_ppF[0][5]_i_1 
       (.I0(Re_Re[-1]),
        .I1(halfway_ppF),
        .I2(\data_out_ppF_reg[0][15] [5]),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_out_ppF[0][6]_i_1 
       (.I0(Re_Re[0]),
        .I1(halfway_ppF),
        .I2(\data_out_ppF_reg[0][15] [6]),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_out_ppF[0][7]_i_1 
       (.I0(Re_Re[1]),
        .I1(halfway_ppF),
        .I2(\data_out_ppF_reg[0][15] [7]),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_out_ppF[0][8]_i_1 
       (.I0(Re_Re[2]),
        .I1(halfway_ppF),
        .I2(\data_out_ppF_reg[0][15] [8]),
        .O(D[8]));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_out_ppF[0][9]_i_1 
       (.I0(Re_Re[3]),
        .I1(halfway_ppF),
        .I2(\data_out_ppF_reg[0][15] [9]),
        .O(D[9]));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_out_ppF[1][0]_i_1 
       (.I0(Im_Re[-6]),
        .I1(halfway_ppF),
        .I2(\data_out_ppF_reg[1][15] [0]),
        .O(\Im_Re_reg[9]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_out_ppF[1][10]_i_1 
       (.I0(Im_Re[4]),
        .I1(halfway_ppF),
        .I2(\data_out_ppF_reg[1][15] [10]),
        .O(\Im_Re_reg[9]_0 [10]));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_out_ppF[1][11]_i_1 
       (.I0(Im_Re[5]),
        .I1(halfway_ppF),
        .I2(\data_out_ppF_reg[1][15] [11]),
        .O(\Im_Re_reg[9]_0 [11]));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_out_ppF[1][12]_i_1 
       (.I0(Im_Re[6]),
        .I1(halfway_ppF),
        .I2(\data_out_ppF_reg[1][15] [12]),
        .O(\Im_Re_reg[9]_0 [12]));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_out_ppF[1][13]_i_1 
       (.I0(Im_Re[7]),
        .I1(halfway_ppF),
        .I2(\data_out_ppF_reg[1][15] [13]),
        .O(\Im_Re_reg[9]_0 [13]));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_out_ppF[1][14]_i_1 
       (.I0(Im_Re[8]),
        .I1(halfway_ppF),
        .I2(\data_out_ppF_reg[1][15] [14]),
        .O(\Im_Re_reg[9]_0 [14]));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_out_ppF[1][15]_i_1 
       (.I0(Im_Re[9]),
        .I1(halfway_ppF),
        .I2(\data_out_ppF_reg[1][15] [15]),
        .O(\Im_Re_reg[9]_0 [15]));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_out_ppF[1][1]_i_1 
       (.I0(Im_Re[-5]),
        .I1(halfway_ppF),
        .I2(\data_out_ppF_reg[1][15] [1]),
        .O(\Im_Re_reg[9]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_out_ppF[1][2]_i_1 
       (.I0(Im_Re[-4]),
        .I1(halfway_ppF),
        .I2(\data_out_ppF_reg[1][15] [2]),
        .O(\Im_Re_reg[9]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_out_ppF[1][3]_i_1 
       (.I0(Im_Re[-3]),
        .I1(halfway_ppF),
        .I2(\data_out_ppF_reg[1][15] [3]),
        .O(\Im_Re_reg[9]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_out_ppF[1][4]_i_1 
       (.I0(Im_Re[-2]),
        .I1(halfway_ppF),
        .I2(\data_out_ppF_reg[1][15] [4]),
        .O(\Im_Re_reg[9]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_out_ppF[1][5]_i_1 
       (.I0(Im_Re[-1]),
        .I1(halfway_ppF),
        .I2(\data_out_ppF_reg[1][15] [5]),
        .O(\Im_Re_reg[9]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_out_ppF[1][6]_i_1 
       (.I0(Im_Re[0]),
        .I1(halfway_ppF),
        .I2(\data_out_ppF_reg[1][15] [6]),
        .O(\Im_Re_reg[9]_0 [6]));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_out_ppF[1][7]_i_1 
       (.I0(Im_Re[1]),
        .I1(halfway_ppF),
        .I2(\data_out_ppF_reg[1][15] [7]),
        .O(\Im_Re_reg[9]_0 [7]));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_out_ppF[1][8]_i_1 
       (.I0(Im_Re[2]),
        .I1(halfway_ppF),
        .I2(\data_out_ppF_reg[1][15] [8]),
        .O(\Im_Re_reg[9]_0 [8]));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \data_out_ppF[1][9]_i_1 
       (.I0(Im_Re[3]),
        .I1(halfway_ppF),
        .I2(\data_out_ppF_reg[1][15] [9]),
        .O(\Im_Re_reg[9]_0 [9]));
  LUT4 #(
    .INIT(16'hB332)) 
    i__carry__0_i_1__8
       (.I0(arg__0_n_91),
        .I1(arg__0_n_82),
        .I2(arg__0_n_84),
        .I3(arg__0_n_83),
        .O(i__carry__0_i_1__8_n_0));
  LUT4 #(
    .INIT(16'hB332)) 
    i__carry__0_i_2__8
       (.I0(arg__0_n_92),
        .I1(arg__0_n_82),
        .I2(arg__0_n_84),
        .I3(arg__0_n_83),
        .O(i__carry__0_i_2__8_n_0));
  LUT4 #(
    .INIT(16'hB332)) 
    i__carry__0_i_3__8
       (.I0(arg__0_n_93),
        .I1(arg__0_n_82),
        .I2(arg__0_n_84),
        .I3(arg__0_n_83),
        .O(i__carry__0_i_3__8_n_0));
  LUT4 #(
    .INIT(16'hB332)) 
    i__carry__0_i_4__8
       (.I0(arg__0_n_94),
        .I1(arg__0_n_82),
        .I2(arg__0_n_84),
        .I3(arg__0_n_83),
        .O(i__carry__0_i_4__8_n_0));
  LUT4 #(
    .INIT(16'hB332)) 
    i__carry__1_i_1__8
       (.I0(arg__0_n_87),
        .I1(arg__0_n_82),
        .I2(arg__0_n_84),
        .I3(arg__0_n_83),
        .O(i__carry__1_i_1__8_n_0));
  LUT4 #(
    .INIT(16'hB332)) 
    i__carry__1_i_2__8
       (.I0(arg__0_n_88),
        .I1(arg__0_n_82),
        .I2(arg__0_n_84),
        .I3(arg__0_n_83),
        .O(i__carry__1_i_2__8_n_0));
  LUT4 #(
    .INIT(16'hB332)) 
    i__carry__1_i_3__8
       (.I0(arg__0_n_89),
        .I1(arg__0_n_82),
        .I2(arg__0_n_84),
        .I3(arg__0_n_83),
        .O(i__carry__1_i_3__8_n_0));
  LUT4 #(
    .INIT(16'hB332)) 
    i__carry__1_i_4__8
       (.I0(arg__0_n_90),
        .I1(arg__0_n_82),
        .I2(arg__0_n_84),
        .I3(arg__0_n_83),
        .O(i__carry__1_i_4__8_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    i__carry__2_i_1__12
       (.I0(arg__0_n_82),
        .O(p_1_in4_in));
  LUT4 #(
    .INIT(16'hB332)) 
    i__carry__2_i_2__8
       (.I0(arg__0_n_85),
        .I1(arg__0_n_82),
        .I2(arg__0_n_84),
        .I3(arg__0_n_83),
        .O(i__carry__2_i_2__8_n_0));
  LUT4 #(
    .INIT(16'hB332)) 
    i__carry__2_i_3__8
       (.I0(arg__0_n_86),
        .I1(arg__0_n_82),
        .I2(arg__0_n_84),
        .I3(arg__0_n_83),
        .O(i__carry__2_i_3__8_n_0));
  LUT4 #(
    .INIT(16'hB332)) 
    i__carry_i_1__20
       (.I0(arg__0_n_99),
        .I1(arg__0_n_82),
        .I2(arg__0_n_84),
        .I3(arg__0_n_83),
        .O(i__carry_i_1__20_n_0));
  LUT4 #(
    .INIT(16'hB332)) 
    i__carry_i_2__20
       (.I0(arg__0_n_95),
        .I1(arg__0_n_82),
        .I2(arg__0_n_84),
        .I3(arg__0_n_83),
        .O(i__carry_i_2__20_n_0));
  LUT4 #(
    .INIT(16'hB332)) 
    i__carry_i_3__8
       (.I0(arg__0_n_96),
        .I1(arg__0_n_82),
        .I2(arg__0_n_84),
        .I3(arg__0_n_83),
        .O(i__carry_i_3__8_n_0));
  LUT4 #(
    .INIT(16'hB332)) 
    i__carry_i_4__20
       (.I0(arg__0_n_97),
        .I1(arg__0_n_82),
        .I2(arg__0_n_84),
        .I3(arg__0_n_83),
        .O(i__carry_i_4__20_n_0));
  LUT4 #(
    .INIT(16'hB332)) 
    i__carry_i_5__8
       (.I0(arg__0_n_98),
        .I1(arg__0_n_82),
        .I2(arg__0_n_84),
        .I3(arg__0_n_83),
        .O(i__carry_i_5__8_n_0));
  CARRY4 plusOp_carry
       (.CI(1'b0),
        .CO({plusOp_carry_n_0,plusOp_carry_n_1,plusOp_carry_n_2,plusOp_carry_n_3}),
        .CYINIT(plusOp_carry_i_1__2_n_0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({plusOp_carry_n_4,plusOp_carry_n_5,plusOp_carry_n_6,plusOp_carry_n_7}),
        .S({plusOp_carry_i_2__2_n_0,plusOp_carry_i_3__2_n_0,plusOp_carry_i_4__2_n_0,plusOp_carry_i_5__2_n_0}));
  CARRY4 plusOp_carry__0
       (.CI(plusOp_carry_n_0),
        .CO({plusOp_carry__0_n_0,plusOp_carry__0_n_1,plusOp_carry__0_n_2,plusOp_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({plusOp_carry__0_n_4,plusOp_carry__0_n_5,plusOp_carry__0_n_6,plusOp_carry__0_n_7}),
        .S({plusOp_carry__0_i_1__2_n_0,plusOp_carry__0_i_2__2_n_0,plusOp_carry__0_i_3__2_n_0,plusOp_carry__0_i_4__2_n_0}));
  LUT4 #(
    .INIT(16'hB332)) 
    plusOp_carry__0_i_1__2
       (.I0(arg_n_91),
        .I1(p_3_in),
        .I2(arg_n_84),
        .I3(arg_n_83),
        .O(plusOp_carry__0_i_1__2_n_0));
  LUT4 #(
    .INIT(16'hB332)) 
    plusOp_carry__0_i_2__2
       (.I0(arg_n_92),
        .I1(p_3_in),
        .I2(arg_n_84),
        .I3(arg_n_83),
        .O(plusOp_carry__0_i_2__2_n_0));
  LUT4 #(
    .INIT(16'hB332)) 
    plusOp_carry__0_i_3__2
       (.I0(arg_n_93),
        .I1(p_3_in),
        .I2(arg_n_84),
        .I3(arg_n_83),
        .O(plusOp_carry__0_i_3__2_n_0));
  LUT4 #(
    .INIT(16'hB332)) 
    plusOp_carry__0_i_4__2
       (.I0(arg_n_94),
        .I1(p_3_in),
        .I2(arg_n_84),
        .I3(arg_n_83),
        .O(plusOp_carry__0_i_4__2_n_0));
  CARRY4 plusOp_carry__1
       (.CI(plusOp_carry__0_n_0),
        .CO({plusOp_carry__1_n_0,plusOp_carry__1_n_1,plusOp_carry__1_n_2,plusOp_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({plusOp_carry__1_n_4,plusOp_carry__1_n_5,plusOp_carry__1_n_6,plusOp_carry__1_n_7}),
        .S({plusOp_carry__1_i_1__2_n_0,plusOp_carry__1_i_2__2_n_0,plusOp_carry__1_i_3__2_n_0,plusOp_carry__1_i_4__2_n_0}));
  LUT4 #(
    .INIT(16'hB332)) 
    plusOp_carry__1_i_1__2
       (.I0(arg_n_87),
        .I1(p_3_in),
        .I2(arg_n_84),
        .I3(arg_n_83),
        .O(plusOp_carry__1_i_1__2_n_0));
  LUT4 #(
    .INIT(16'hB332)) 
    plusOp_carry__1_i_2__2
       (.I0(arg_n_88),
        .I1(p_3_in),
        .I2(arg_n_84),
        .I3(arg_n_83),
        .O(plusOp_carry__1_i_2__2_n_0));
  LUT4 #(
    .INIT(16'hB332)) 
    plusOp_carry__1_i_3__2
       (.I0(arg_n_89),
        .I1(p_3_in),
        .I2(arg_n_84),
        .I3(arg_n_83),
        .O(plusOp_carry__1_i_3__2_n_0));
  LUT4 #(
    .INIT(16'hB332)) 
    plusOp_carry__1_i_4__2
       (.I0(arg_n_90),
        .I1(p_3_in),
        .I2(arg_n_84),
        .I3(arg_n_83),
        .O(plusOp_carry__1_i_4__2_n_0));
  CARRY4 plusOp_carry__2
       (.CI(plusOp_carry__1_n_0),
        .CO({plusOp_carry__2_n_0,NLW_plusOp_carry__2_CO_UNCONNECTED[2],plusOp_carry__2_n_2,plusOp_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b1,1'b0,1'b0}),
        .O({NLW_plusOp_carry__2_O_UNCONNECTED[3],p_0_in6_in,plusOp_carry__2_n_6,plusOp_carry__2_n_7}),
        .S({1'b1,p_1_in7_in,plusOp_carry__2_i_2__2_n_0,plusOp_carry__2_i_3__2_n_0}));
  LUT1 #(
    .INIT(2'h2)) 
    plusOp_carry__2_i_1__2
       (.I0(p_3_in),
        .O(p_1_in7_in));
  LUT4 #(
    .INIT(16'hB332)) 
    plusOp_carry__2_i_2__2
       (.I0(arg_n_85),
        .I1(p_3_in),
        .I2(arg_n_84),
        .I3(arg_n_83),
        .O(plusOp_carry__2_i_2__2_n_0));
  LUT4 #(
    .INIT(16'hB332)) 
    plusOp_carry__2_i_3__2
       (.I0(arg_n_86),
        .I1(p_3_in),
        .I2(arg_n_84),
        .I3(arg_n_83),
        .O(plusOp_carry__2_i_3__2_n_0));
  LUT4 #(
    .INIT(16'hB332)) 
    plusOp_carry_i_1__2
       (.I0(arg_n_99),
        .I1(p_3_in),
        .I2(arg_n_84),
        .I3(arg_n_83),
        .O(plusOp_carry_i_1__2_n_0));
  LUT4 #(
    .INIT(16'hB332)) 
    plusOp_carry_i_2__2
       (.I0(arg_n_95),
        .I1(p_3_in),
        .I2(arg_n_84),
        .I3(arg_n_83),
        .O(plusOp_carry_i_2__2_n_0));
  LUT4 #(
    .INIT(16'hB332)) 
    plusOp_carry_i_3__2
       (.I0(arg_n_96),
        .I1(p_3_in),
        .I2(arg_n_84),
        .I3(arg_n_83),
        .O(plusOp_carry_i_3__2_n_0));
  LUT4 #(
    .INIT(16'hB332)) 
    plusOp_carry_i_4__2
       (.I0(arg_n_97),
        .I1(p_3_in),
        .I2(arg_n_84),
        .I3(arg_n_83),
        .O(plusOp_carry_i_4__2_n_0));
  LUT4 #(
    .INIT(16'hB332)) 
    plusOp_carry_i_5__2
       (.I0(arg_n_98),
        .I1(p_3_in),
        .I2(arg_n_84),
        .I3(arg_n_83),
        .O(plusOp_carry_i_5__2_n_0));
  CARRY4 \plusOp_inferred__0/i__carry 
       (.CI(1'b0),
        .CO({\plusOp_inferred__0/i__carry_n_0 ,\plusOp_inferred__0/i__carry_n_1 ,\plusOp_inferred__0/i__carry_n_2 ,\plusOp_inferred__0/i__carry_n_3 }),
        .CYINIT(i__carry_i_1__20_n_0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\plusOp_inferred__0/i__carry_n_4 ,\plusOp_inferred__0/i__carry_n_5 ,\plusOp_inferred__0/i__carry_n_6 ,\plusOp_inferred__0/i__carry_n_7 }),
        .S({i__carry_i_2__20_n_0,i__carry_i_3__8_n_0,i__carry_i_4__20_n_0,i__carry_i_5__8_n_0}));
  CARRY4 \plusOp_inferred__0/i__carry__0 
       (.CI(\plusOp_inferred__0/i__carry_n_0 ),
        .CO({\plusOp_inferred__0/i__carry__0_n_0 ,\plusOp_inferred__0/i__carry__0_n_1 ,\plusOp_inferred__0/i__carry__0_n_2 ,\plusOp_inferred__0/i__carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\plusOp_inferred__0/i__carry__0_n_4 ,\plusOp_inferred__0/i__carry__0_n_5 ,\plusOp_inferred__0/i__carry__0_n_6 ,\plusOp_inferred__0/i__carry__0_n_7 }),
        .S({i__carry__0_i_1__8_n_0,i__carry__0_i_2__8_n_0,i__carry__0_i_3__8_n_0,i__carry__0_i_4__8_n_0}));
  CARRY4 \plusOp_inferred__0/i__carry__1 
       (.CI(\plusOp_inferred__0/i__carry__0_n_0 ),
        .CO({\plusOp_inferred__0/i__carry__1_n_0 ,\plusOp_inferred__0/i__carry__1_n_1 ,\plusOp_inferred__0/i__carry__1_n_2 ,\plusOp_inferred__0/i__carry__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\plusOp_inferred__0/i__carry__1_n_4 ,\plusOp_inferred__0/i__carry__1_n_5 ,\plusOp_inferred__0/i__carry__1_n_6 ,\plusOp_inferred__0/i__carry__1_n_7 }),
        .S({i__carry__1_i_1__8_n_0,i__carry__1_i_2__8_n_0,i__carry__1_i_3__8_n_0,i__carry__1_i_4__8_n_0}));
  CARRY4 \plusOp_inferred__0/i__carry__2 
       (.CI(\plusOp_inferred__0/i__carry__1_n_0 ),
        .CO({\plusOp_inferred__0/i__carry__2_n_0 ,\NLW_plusOp_inferred__0/i__carry__2_CO_UNCONNECTED [2],\plusOp_inferred__0/i__carry__2_n_2 ,\plusOp_inferred__0/i__carry__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b1,1'b0,1'b0}),
        .O({\NLW_plusOp_inferred__0/i__carry__2_O_UNCONNECTED [3],p_0_in3_in,\plusOp_inferred__0/i__carry__2_n_6 ,\plusOp_inferred__0/i__carry__2_n_7 }),
        .S({1'b1,p_1_in4_in,i__carry__2_i_2__8_n_0,i__carry__2_i_3__8_n_0}));
endmodule

(* ORIG_REF_NAME = "Rotator" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Rotator_1
   (out,
    \Re_Im_reg[8]_0 ,
    Q,
    arg_0,
    arg__0_0,
    arg__0_1,
    halfway_ppF,
    clk,
    reset,
    \data_out_ppF_reg[0][15] ,
    \data_out_ppF_reg[1][15] );
  output [15:0]out;
  output [15:0]\Re_Im_reg[8]_0 ;
  input [1:0]Q;
  input [15:0]arg_0;
  input [1:0]arg__0_0;
  input [15:0]arg__0_1;
  input halfway_ppF;
  input clk;
  input reset;
  input [15:0]\data_out_ppF_reg[0][15] ;
  input [15:0]\data_out_ppF_reg[1][15] ;

  wire [7:7]B;
  wire [9:-6]Im_Im;
  wire \Im_Im[-6]_i_2__1_n_0 ;
  wire \Im_Im[-6]_i_3__1_n_0 ;
  wire \Im_Im[-6]_i_4__1_n_0 ;
  wire \Im_Im[8]_i_2__1_n_0 ;
  wire \Im_Im[8]_i_3__1_n_0 ;
  wire \Im_Im[8]_i_4__1_n_0 ;
  wire \Im_Im[8]_i_5__1_n_0 ;
  wire \Im_Im[8]_i_6__1_n_0 ;
  wire \Im_Im[8]_i_7__1_n_0 ;
  wire \Im_Im[9]_i_2__1_n_0 ;
  wire \Im_Im[9]_i_3__1_n_0 ;
  wire \Im_Im[9]_i_4__1_n_0 ;
  wire \Im_Im[9]_i_5__1_n_0 ;
  wire [9:-6]Im_Re;
  wire \Im_Re[-1]_i_1__1_n_0 ;
  wire \Im_Re[-2]_i_1__1_n_0 ;
  wire \Im_Re[-3]_i_1__1_n_0 ;
  wire \Im_Re[-4]_i_1__1_n_0 ;
  wire \Im_Re[-5]_i_1__1_n_0 ;
  wire \Im_Re[-6]_i_1__1_n_0 ;
  wire \Im_Re[-6]_i_2__1_n_0 ;
  wire \Im_Re[-6]_i_3__1_n_0 ;
  wire \Im_Re[-6]_i_4__1_n_0 ;
  wire \Im_Re[0]_i_1__1_n_0 ;
  wire \Im_Re[1]_i_1__1_n_0 ;
  wire \Im_Re[2]_i_1__1_n_0 ;
  wire \Im_Re[3]_i_1__1_n_0 ;
  wire \Im_Re[4]_i_1__1_n_0 ;
  wire \Im_Re[5]_i_1__1_n_0 ;
  wire \Im_Re[6]_i_1__1_n_0 ;
  wire \Im_Re[7]_i_1__1_n_0 ;
  wire \Im_Re[8]_i_1__1_n_0 ;
  wire \Im_Re[8]_i_2__1_n_0 ;
  wire \Im_Re[8]_i_3__1_n_0 ;
  wire \Im_Re[8]_i_4__1_n_0 ;
  wire \Im_Re[8]_i_5__1_n_0 ;
  wire \Im_Re[8]_i_6__1_n_0 ;
  wire \Im_Re[8]_i_7__1_n_0 ;
  wire \Im_Re[9]_i_1__1_n_0 ;
  wire \Im_Re[9]_i_2__1_n_0 ;
  wire \Im_Re[9]_i_3__1_n_0 ;
  wire \Im_Re[9]_i_4__1_n_0 ;
  wire \Im_Re[9]_i_5__1_n_0 ;
  wire [1:0]Q;
  wire [9:-6]Re_Im;
  wire \Re_Im[-1]_i_1__1_n_0 ;
  wire \Re_Im[-2]_i_1__1_n_0 ;
  wire \Re_Im[-3]_i_1__1_n_0 ;
  wire \Re_Im[-4]_i_1__1_n_0 ;
  wire \Re_Im[-5]_i_1__1_n_0 ;
  wire \Re_Im[-6]_i_1__1_n_0 ;
  wire \Re_Im[-6]_i_2__1_n_0 ;
  wire \Re_Im[-6]_i_3__1_n_0 ;
  wire \Re_Im[-6]_i_4__1_n_0 ;
  wire \Re_Im[0]_i_1__1_n_0 ;
  wire \Re_Im[1]_i_1__1_n_0 ;
  wire \Re_Im[2]_i_1__1_n_0 ;
  wire \Re_Im[3]_i_1__1_n_0 ;
  wire \Re_Im[4]_i_1__1_n_0 ;
  wire \Re_Im[5]_i_1__1_n_0 ;
  wire \Re_Im[6]_i_1__1_n_0 ;
  wire \Re_Im[7]_i_1__1_n_0 ;
  wire \Re_Im[8]_i_1__1_n_0 ;
  wire \Re_Im[8]_i_2__1_n_0 ;
  wire \Re_Im[8]_i_3__1_n_0 ;
  wire \Re_Im[8]_i_4__1_n_0 ;
  wire \Re_Im[8]_i_5__1_n_0 ;
  wire \Re_Im[8]_i_6__1_n_0 ;
  wire \Re_Im[8]_i_7__1_n_0 ;
  wire \Re_Im[9]_i_1__1_n_0 ;
  wire \Re_Im[9]_i_2__1_n_0 ;
  wire \Re_Im[9]_i_3__1_n_0 ;
  wire \Re_Im[9]_i_4__1_n_0 ;
  wire \Re_Im[9]_i_5__1_n_0 ;
  wire [15:0]\Re_Im_reg[8]_0 ;
  wire [9:-6]Re_Re;
  wire \Re_Re[-1]_i_1__1_n_0 ;
  wire \Re_Re[-2]_i_1__1_n_0 ;
  wire \Re_Re[-3]_i_1__1_n_0 ;
  wire \Re_Re[-4]_i_1__1_n_0 ;
  wire \Re_Re[-5]_i_1__1_n_0 ;
  wire \Re_Re[-6]_i_1__1_n_0 ;
  wire \Re_Re[-6]_i_2__1_n_0 ;
  wire \Re_Re[-6]_i_3__1_n_0 ;
  wire \Re_Re[-6]_i_4__1_n_0 ;
  wire \Re_Re[0]_i_1__1_n_0 ;
  wire \Re_Re[1]_i_1__1_n_0 ;
  wire \Re_Re[2]_i_1__1_n_0 ;
  wire \Re_Re[3]_i_1__1_n_0 ;
  wire \Re_Re[4]_i_1__1_n_0 ;
  wire \Re_Re[5]_i_1__1_n_0 ;
  wire \Re_Re[6]_i_1__1_n_0 ;
  wire \Re_Re[7]_i_1__1_n_0 ;
  wire \Re_Re[8]_i_1__1_n_0 ;
  wire \Re_Re[8]_i_2__1_n_0 ;
  wire \Re_Re[8]_i_3__1_n_0 ;
  wire \Re_Re[8]_i_4__1_n_0 ;
  wire \Re_Re[8]_i_5__1_n_0 ;
  wire \Re_Re[8]_i_6__1_n_0 ;
  wire \Re_Re[8]_i_7__1_n_0 ;
  wire \Re_Re[9]_i_1__1_n_0 ;
  wire \Re_Re[9]_i_2__1_n_0 ;
  wire \Re_Re[9]_i_3__1_n_0 ;
  wire \Re_Re[9]_i_4__1_n_0 ;
  wire \Re_Re[9]_i_5__1_n_0 ;
  wire [15:0]arg_0;
  wire [1:0]arg__0_0;
  wire [15:0]arg__0_1;
  wire arg__0_n_101;
  wire arg__0_n_102;
  wire arg__0_n_103;
  wire arg__0_n_104;
  wire arg__0_n_105;
  wire arg__0_n_82;
  wire arg__0_n_83;
  wire arg__0_n_84;
  wire arg__0_n_85;
  wire arg__0_n_86;
  wire arg__0_n_87;
  wire arg__0_n_88;
  wire arg__0_n_89;
  wire arg__0_n_90;
  wire arg__0_n_91;
  wire arg__0_n_92;
  wire arg__0_n_93;
  wire arg__0_n_94;
  wire arg__0_n_95;
  wire arg__0_n_96;
  wire arg__0_n_97;
  wire arg__0_n_98;
  wire arg__0_n_99;
  wire arg__1_n_101;
  wire arg__1_n_102;
  wire arg__1_n_103;
  wire arg__1_n_104;
  wire arg__1_n_105;
  wire arg__1_n_82;
  wire arg__1_n_83;
  wire arg__1_n_84;
  wire arg__1_n_85;
  wire arg__1_n_86;
  wire arg__1_n_87;
  wire arg__1_n_88;
  wire arg__1_n_89;
  wire arg__1_n_90;
  wire arg__1_n_91;
  wire arg__1_n_92;
  wire arg__1_n_93;
  wire arg__1_n_94;
  wire arg__1_n_95;
  wire arg__1_n_96;
  wire arg__1_n_97;
  wire arg__1_n_98;
  wire arg__1_n_99;
  wire arg__2_n_101;
  wire arg__2_n_102;
  wire arg__2_n_103;
  wire arg__2_n_104;
  wire arg__2_n_105;
  wire arg__2_n_82;
  wire arg__2_n_83;
  wire arg__2_n_84;
  wire arg__2_n_85;
  wire arg__2_n_86;
  wire arg__2_n_87;
  wire arg__2_n_88;
  wire arg__2_n_89;
  wire arg__2_n_90;
  wire arg__2_n_91;
  wire arg__2_n_92;
  wire arg__2_n_93;
  wire arg__2_n_94;
  wire arg__2_n_95;
  wire arg__2_n_96;
  wire arg__2_n_97;
  wire arg__2_n_98;
  wire arg__2_n_99;
  wire [5:5]arg__3;
  wire arg_n_101;
  wire arg_n_102;
  wire arg_n_103;
  wire arg_n_104;
  wire arg_n_105;
  wire arg_n_85;
  wire arg_n_86;
  wire arg_n_87;
  wire arg_n_88;
  wire arg_n_89;
  wire arg_n_90;
  wire arg_n_91;
  wire arg_n_92;
  wire arg_n_93;
  wire arg_n_94;
  wire arg_n_95;
  wire arg_n_96;
  wire arg_n_97;
  wire arg_n_98;
  wire arg_n_99;
  wire clk;
  wire \data_out_ppF[0][11]_i_2__1_n_0 ;
  wire \data_out_ppF[0][11]_i_3__1_n_0 ;
  wire \data_out_ppF[0][11]_i_4__1_n_0 ;
  wire \data_out_ppF[0][11]_i_5__1_n_0 ;
  wire \data_out_ppF[0][11]_i_6__1_n_0 ;
  wire \data_out_ppF[0][11]_i_7__1_n_0 ;
  wire \data_out_ppF[0][11]_i_8__1_n_0 ;
  wire \data_out_ppF[0][11]_i_9__1_n_0 ;
  wire \data_out_ppF[0][15]_i_2__1_n_0 ;
  wire \data_out_ppF[0][15]_i_3__1_n_0 ;
  wire \data_out_ppF[0][15]_i_4__1_n_0 ;
  wire \data_out_ppF[0][15]_i_5__1_n_0 ;
  wire \data_out_ppF[0][15]_i_6__1_n_0 ;
  wire \data_out_ppF[0][15]_i_7__1_n_0 ;
  wire \data_out_ppF[0][15]_i_8__1_n_0 ;
  wire \data_out_ppF[0][3]_i_2__1_n_0 ;
  wire \data_out_ppF[0][3]_i_3__1_n_0 ;
  wire \data_out_ppF[0][3]_i_4__1_n_0 ;
  wire \data_out_ppF[0][3]_i_5__1_n_0 ;
  wire \data_out_ppF[0][3]_i_6__1_n_0 ;
  wire \data_out_ppF[0][3]_i_7__1_n_0 ;
  wire \data_out_ppF[0][3]_i_8__1_n_0 ;
  wire \data_out_ppF[0][3]_i_9__1_n_0 ;
  wire \data_out_ppF[0][7]_i_2__1_n_0 ;
  wire \data_out_ppF[0][7]_i_3__1_n_0 ;
  wire \data_out_ppF[0][7]_i_4__1_n_0 ;
  wire \data_out_ppF[0][7]_i_5__1_n_0 ;
  wire \data_out_ppF[0][7]_i_6__1_n_0 ;
  wire \data_out_ppF[0][7]_i_7__1_n_0 ;
  wire \data_out_ppF[0][7]_i_8__1_n_0 ;
  wire \data_out_ppF[0][7]_i_9__1_n_0 ;
  wire \data_out_ppF[1][11]_i_2__1_n_0 ;
  wire \data_out_ppF[1][11]_i_3__1_n_0 ;
  wire \data_out_ppF[1][11]_i_4__1_n_0 ;
  wire \data_out_ppF[1][11]_i_5__1_n_0 ;
  wire \data_out_ppF[1][11]_i_6__1_n_0 ;
  wire \data_out_ppF[1][11]_i_7__1_n_0 ;
  wire \data_out_ppF[1][11]_i_8__1_n_0 ;
  wire \data_out_ppF[1][11]_i_9__1_n_0 ;
  wire \data_out_ppF[1][15]_i_2__1_n_0 ;
  wire \data_out_ppF[1][15]_i_3__1_n_0 ;
  wire \data_out_ppF[1][15]_i_4__1_n_0 ;
  wire \data_out_ppF[1][15]_i_5__1_n_0 ;
  wire \data_out_ppF[1][15]_i_6__1_n_0 ;
  wire \data_out_ppF[1][15]_i_7__1_n_0 ;
  wire \data_out_ppF[1][15]_i_8__1_n_0 ;
  wire \data_out_ppF[1][3]_i_2__1_n_0 ;
  wire \data_out_ppF[1][3]_i_3__1_n_0 ;
  wire \data_out_ppF[1][3]_i_4__1_n_0 ;
  wire \data_out_ppF[1][3]_i_5__1_n_0 ;
  wire \data_out_ppF[1][3]_i_6__1_n_0 ;
  wire \data_out_ppF[1][3]_i_7__1_n_0 ;
  wire \data_out_ppF[1][3]_i_8__1_n_0 ;
  wire \data_out_ppF[1][3]_i_9__1_n_0 ;
  wire \data_out_ppF[1][7]_i_2__1_n_0 ;
  wire \data_out_ppF[1][7]_i_3__1_n_0 ;
  wire \data_out_ppF[1][7]_i_4__1_n_0 ;
  wire \data_out_ppF[1][7]_i_5__1_n_0 ;
  wire \data_out_ppF[1][7]_i_6__1_n_0 ;
  wire \data_out_ppF[1][7]_i_7__1_n_0 ;
  wire \data_out_ppF[1][7]_i_8__1_n_0 ;
  wire \data_out_ppF[1][7]_i_9__1_n_0 ;
  wire \data_out_ppF_reg[0][11]_i_1__1_n_0 ;
  wire \data_out_ppF_reg[0][11]_i_1__1_n_1 ;
  wire \data_out_ppF_reg[0][11]_i_1__1_n_2 ;
  wire \data_out_ppF_reg[0][11]_i_1__1_n_3 ;
  wire [15:0]\data_out_ppF_reg[0][15] ;
  wire \data_out_ppF_reg[0][15]_i_1__1_n_1 ;
  wire \data_out_ppF_reg[0][15]_i_1__1_n_2 ;
  wire \data_out_ppF_reg[0][15]_i_1__1_n_3 ;
  wire \data_out_ppF_reg[0][3]_i_1__1_n_0 ;
  wire \data_out_ppF_reg[0][3]_i_1__1_n_1 ;
  wire \data_out_ppF_reg[0][3]_i_1__1_n_2 ;
  wire \data_out_ppF_reg[0][3]_i_1__1_n_3 ;
  wire \data_out_ppF_reg[0][7]_i_1__1_n_0 ;
  wire \data_out_ppF_reg[0][7]_i_1__1_n_1 ;
  wire \data_out_ppF_reg[0][7]_i_1__1_n_2 ;
  wire \data_out_ppF_reg[0][7]_i_1__1_n_3 ;
  wire \data_out_ppF_reg[1][11]_i_1__1_n_0 ;
  wire \data_out_ppF_reg[1][11]_i_1__1_n_1 ;
  wire \data_out_ppF_reg[1][11]_i_1__1_n_2 ;
  wire \data_out_ppF_reg[1][11]_i_1__1_n_3 ;
  wire [15:0]\data_out_ppF_reg[1][15] ;
  wire \data_out_ppF_reg[1][15]_i_1__1_n_1 ;
  wire \data_out_ppF_reg[1][15]_i_1__1_n_2 ;
  wire \data_out_ppF_reg[1][15]_i_1__1_n_3 ;
  wire \data_out_ppF_reg[1][3]_i_1__1_n_0 ;
  wire \data_out_ppF_reg[1][3]_i_1__1_n_1 ;
  wire \data_out_ppF_reg[1][3]_i_1__1_n_2 ;
  wire \data_out_ppF_reg[1][3]_i_1__1_n_3 ;
  wire \data_out_ppF_reg[1][7]_i_1__1_n_0 ;
  wire \data_out_ppF_reg[1][7]_i_1__1_n_1 ;
  wire \data_out_ppF_reg[1][7]_i_1__1_n_2 ;
  wire \data_out_ppF_reg[1][7]_i_1__1_n_3 ;
  wire halfway_ppF;
  wire i__carry__0_i_1__5_n_0;
  wire i__carry__0_i_1__6_n_0;
  wire i__carry__0_i_1__7_n_0;
  wire i__carry__0_i_2__5_n_0;
  wire i__carry__0_i_2__6_n_0;
  wire i__carry__0_i_2__7_n_0;
  wire i__carry__0_i_3__5_n_0;
  wire i__carry__0_i_3__6_n_0;
  wire i__carry__0_i_3__7_n_0;
  wire i__carry__0_i_4__5_n_0;
  wire i__carry__0_i_4__6_n_0;
  wire i__carry__0_i_4__7_n_0;
  wire i__carry__1_i_1__5_n_0;
  wire i__carry__1_i_1__6_n_0;
  wire i__carry__1_i_1__7_n_0;
  wire i__carry__1_i_2__5_n_0;
  wire i__carry__1_i_2__6_n_0;
  wire i__carry__1_i_2__7_n_0;
  wire i__carry__1_i_3__5_n_0;
  wire i__carry__1_i_3__6_n_0;
  wire i__carry__1_i_3__7_n_0;
  wire i__carry__1_i_4__5_n_0;
  wire i__carry__1_i_4__6_n_0;
  wire i__carry__1_i_4__7_n_0;
  wire i__carry__2_i_2__5_n_0;
  wire i__carry__2_i_2__6_n_0;
  wire i__carry__2_i_2__7_n_0;
  wire i__carry__2_i_3__5_n_0;
  wire i__carry__2_i_3__6_n_0;
  wire i__carry__2_i_3__7_n_0;
  wire i__carry_i_1__14_n_0;
  wire i__carry_i_1__15_n_0;
  wire i__carry_i_1__16_n_0;
  wire i__carry_i_2__14_n_0;
  wire i__carry_i_2__15_n_0;
  wire i__carry_i_2__16_n_0;
  wire i__carry_i_3__5_n_0;
  wire i__carry_i_3__6_n_0;
  wire i__carry_i_3__7_n_0;
  wire i__carry_i_4__14_n_0;
  wire i__carry_i_4__15_n_0;
  wire i__carry_i_4__16_n_0;
  wire i__carry_i_5__5_n_0;
  wire i__carry_i_5__6_n_0;
  wire i__carry_i_5__7_n_0;
  wire [15:0]out;
  wire p_0_in0_in;
  wire p_0_in10_in;
  wire p_0_in1_in;
  wire p_0_in3_in;
  wire p_0_in5_in;
  wire p_0_in6_in;
  wire p_1_in;
  wire p_1_in1_in;
  wire p_1_in4_in;
  wire p_1_in7_in;
  wire p_3_in;
  wire plusOp_carry__0_i_1__1_n_0;
  wire plusOp_carry__0_i_2__1_n_0;
  wire plusOp_carry__0_i_3__1_n_0;
  wire plusOp_carry__0_i_4__1_n_0;
  wire plusOp_carry__0_n_0;
  wire plusOp_carry__0_n_1;
  wire plusOp_carry__0_n_2;
  wire plusOp_carry__0_n_3;
  wire plusOp_carry__0_n_4;
  wire plusOp_carry__0_n_5;
  wire plusOp_carry__0_n_6;
  wire plusOp_carry__0_n_7;
  wire plusOp_carry__1_i_1__1_n_0;
  wire plusOp_carry__1_i_2__1_n_0;
  wire plusOp_carry__1_i_3__1_n_0;
  wire plusOp_carry__1_i_4__1_n_0;
  wire plusOp_carry__1_n_0;
  wire plusOp_carry__1_n_1;
  wire plusOp_carry__1_n_2;
  wire plusOp_carry__1_n_3;
  wire plusOp_carry__1_n_4;
  wire plusOp_carry__1_n_5;
  wire plusOp_carry__1_n_6;
  wire plusOp_carry__1_n_7;
  wire plusOp_carry__2_i_2__1_n_0;
  wire plusOp_carry__2_i_3__1_n_0;
  wire plusOp_carry__2_n_0;
  wire plusOp_carry__2_n_2;
  wire plusOp_carry__2_n_3;
  wire plusOp_carry__2_n_5;
  wire plusOp_carry__2_n_6;
  wire plusOp_carry__2_n_7;
  wire plusOp_carry_i_1__1_n_0;
  wire plusOp_carry_i_2__1_n_0;
  wire plusOp_carry_i_3__1_n_0;
  wire plusOp_carry_i_4__1_n_0;
  wire plusOp_carry_i_5__1_n_0;
  wire plusOp_carry_n_0;
  wire plusOp_carry_n_1;
  wire plusOp_carry_n_2;
  wire plusOp_carry_n_3;
  wire plusOp_carry_n_4;
  wire plusOp_carry_n_5;
  wire plusOp_carry_n_6;
  wire plusOp_carry_n_7;
  wire \plusOp_inferred__0/i__carry__0_n_0 ;
  wire \plusOp_inferred__0/i__carry__0_n_1 ;
  wire \plusOp_inferred__0/i__carry__0_n_2 ;
  wire \plusOp_inferred__0/i__carry__0_n_3 ;
  wire \plusOp_inferred__0/i__carry__0_n_4 ;
  wire \plusOp_inferred__0/i__carry__0_n_5 ;
  wire \plusOp_inferred__0/i__carry__0_n_6 ;
  wire \plusOp_inferred__0/i__carry__0_n_7 ;
  wire \plusOp_inferred__0/i__carry__1_n_0 ;
  wire \plusOp_inferred__0/i__carry__1_n_1 ;
  wire \plusOp_inferred__0/i__carry__1_n_2 ;
  wire \plusOp_inferred__0/i__carry__1_n_3 ;
  wire \plusOp_inferred__0/i__carry__1_n_4 ;
  wire \plusOp_inferred__0/i__carry__1_n_5 ;
  wire \plusOp_inferred__0/i__carry__1_n_6 ;
  wire \plusOp_inferred__0/i__carry__1_n_7 ;
  wire \plusOp_inferred__0/i__carry__2_n_0 ;
  wire \plusOp_inferred__0/i__carry__2_n_2 ;
  wire \plusOp_inferred__0/i__carry__2_n_3 ;
  wire \plusOp_inferred__0/i__carry__2_n_6 ;
  wire \plusOp_inferred__0/i__carry__2_n_7 ;
  wire \plusOp_inferred__0/i__carry_n_0 ;
  wire \plusOp_inferred__0/i__carry_n_1 ;
  wire \plusOp_inferred__0/i__carry_n_2 ;
  wire \plusOp_inferred__0/i__carry_n_3 ;
  wire \plusOp_inferred__0/i__carry_n_4 ;
  wire \plusOp_inferred__0/i__carry_n_5 ;
  wire \plusOp_inferred__0/i__carry_n_6 ;
  wire \plusOp_inferred__0/i__carry_n_7 ;
  wire \plusOp_inferred__1/i__carry__0_n_0 ;
  wire \plusOp_inferred__1/i__carry__0_n_1 ;
  wire \plusOp_inferred__1/i__carry__0_n_2 ;
  wire \plusOp_inferred__1/i__carry__0_n_3 ;
  wire \plusOp_inferred__1/i__carry__0_n_4 ;
  wire \plusOp_inferred__1/i__carry__0_n_5 ;
  wire \plusOp_inferred__1/i__carry__0_n_6 ;
  wire \plusOp_inferred__1/i__carry__0_n_7 ;
  wire \plusOp_inferred__1/i__carry__1_n_0 ;
  wire \plusOp_inferred__1/i__carry__1_n_1 ;
  wire \plusOp_inferred__1/i__carry__1_n_2 ;
  wire \plusOp_inferred__1/i__carry__1_n_3 ;
  wire \plusOp_inferred__1/i__carry__1_n_4 ;
  wire \plusOp_inferred__1/i__carry__1_n_5 ;
  wire \plusOp_inferred__1/i__carry__1_n_6 ;
  wire \plusOp_inferred__1/i__carry__1_n_7 ;
  wire \plusOp_inferred__1/i__carry__2_n_0 ;
  wire \plusOp_inferred__1/i__carry__2_n_2 ;
  wire \plusOp_inferred__1/i__carry__2_n_3 ;
  wire \plusOp_inferred__1/i__carry__2_n_6 ;
  wire \plusOp_inferred__1/i__carry__2_n_7 ;
  wire \plusOp_inferred__1/i__carry_n_0 ;
  wire \plusOp_inferred__1/i__carry_n_1 ;
  wire \plusOp_inferred__1/i__carry_n_2 ;
  wire \plusOp_inferred__1/i__carry_n_3 ;
  wire \plusOp_inferred__1/i__carry_n_4 ;
  wire \plusOp_inferred__1/i__carry_n_5 ;
  wire \plusOp_inferred__1/i__carry_n_6 ;
  wire \plusOp_inferred__1/i__carry_n_7 ;
  wire \plusOp_inferred__2/i__carry__0_n_0 ;
  wire \plusOp_inferred__2/i__carry__0_n_1 ;
  wire \plusOp_inferred__2/i__carry__0_n_2 ;
  wire \plusOp_inferred__2/i__carry__0_n_3 ;
  wire \plusOp_inferred__2/i__carry__0_n_4 ;
  wire \plusOp_inferred__2/i__carry__0_n_5 ;
  wire \plusOp_inferred__2/i__carry__0_n_6 ;
  wire \plusOp_inferred__2/i__carry__0_n_7 ;
  wire \plusOp_inferred__2/i__carry__1_n_0 ;
  wire \plusOp_inferred__2/i__carry__1_n_1 ;
  wire \plusOp_inferred__2/i__carry__1_n_2 ;
  wire \plusOp_inferred__2/i__carry__1_n_3 ;
  wire \plusOp_inferred__2/i__carry__1_n_4 ;
  wire \plusOp_inferred__2/i__carry__1_n_5 ;
  wire \plusOp_inferred__2/i__carry__1_n_6 ;
  wire \plusOp_inferred__2/i__carry__1_n_7 ;
  wire \plusOp_inferred__2/i__carry__2_n_0 ;
  wire \plusOp_inferred__2/i__carry__2_n_2 ;
  wire \plusOp_inferred__2/i__carry__2_n_3 ;
  wire \plusOp_inferred__2/i__carry__2_n_6 ;
  wire \plusOp_inferred__2/i__carry__2_n_7 ;
  wire \plusOp_inferred__2/i__carry_n_0 ;
  wire \plusOp_inferred__2/i__carry_n_1 ;
  wire \plusOp_inferred__2/i__carry_n_2 ;
  wire \plusOp_inferred__2/i__carry_n_3 ;
  wire \plusOp_inferred__2/i__carry_n_4 ;
  wire \plusOp_inferred__2/i__carry_n_5 ;
  wire \plusOp_inferred__2/i__carry_n_6 ;
  wire \plusOp_inferred__2/i__carry_n_7 ;
  wire reset;
  wire [9:-6]resize;
  wire [1:0]to_sulv;
  wire NLW_arg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_arg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_arg_OVERFLOW_UNCONNECTED;
  wire NLW_arg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_arg_PATTERNDETECT_UNCONNECTED;
  wire NLW_arg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_arg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_arg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_arg_CARRYOUT_UNCONNECTED;
  wire [47:24]NLW_arg_P_UNCONNECTED;
  wire [47:0]NLW_arg_PCOUT_UNCONNECTED;
  wire NLW_arg__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_arg__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_arg__0_OVERFLOW_UNCONNECTED;
  wire NLW_arg__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_arg__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_arg__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_arg__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_arg__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_arg__0_CARRYOUT_UNCONNECTED;
  wire [47:24]NLW_arg__0_P_UNCONNECTED;
  wire [47:0]NLW_arg__0_PCOUT_UNCONNECTED;
  wire NLW_arg__1_CARRYCASCOUT_UNCONNECTED;
  wire NLW_arg__1_MULTSIGNOUT_UNCONNECTED;
  wire NLW_arg__1_OVERFLOW_UNCONNECTED;
  wire NLW_arg__1_PATTERNBDETECT_UNCONNECTED;
  wire NLW_arg__1_PATTERNDETECT_UNCONNECTED;
  wire NLW_arg__1_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_arg__1_ACOUT_UNCONNECTED;
  wire [17:0]NLW_arg__1_BCOUT_UNCONNECTED;
  wire [3:0]NLW_arg__1_CARRYOUT_UNCONNECTED;
  wire [47:24]NLW_arg__1_P_UNCONNECTED;
  wire [47:0]NLW_arg__1_PCOUT_UNCONNECTED;
  wire NLW_arg__2_CARRYCASCOUT_UNCONNECTED;
  wire NLW_arg__2_MULTSIGNOUT_UNCONNECTED;
  wire NLW_arg__2_OVERFLOW_UNCONNECTED;
  wire NLW_arg__2_PATTERNBDETECT_UNCONNECTED;
  wire NLW_arg__2_PATTERNDETECT_UNCONNECTED;
  wire NLW_arg__2_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_arg__2_ACOUT_UNCONNECTED;
  wire [17:0]NLW_arg__2_BCOUT_UNCONNECTED;
  wire [3:0]NLW_arg__2_CARRYOUT_UNCONNECTED;
  wire [47:24]NLW_arg__2_P_UNCONNECTED;
  wire [47:0]NLW_arg__2_PCOUT_UNCONNECTED;
  wire [3:3]\NLW_data_out_ppF_reg[0][15]_i_1__1_CO_UNCONNECTED ;
  wire [3:3]\NLW_data_out_ppF_reg[1][15]_i_1__1_CO_UNCONNECTED ;
  wire [2:2]NLW_plusOp_carry__2_CO_UNCONNECTED;
  wire [3:3]NLW_plusOp_carry__2_O_UNCONNECTED;
  wire [2:2]\NLW_plusOp_inferred__0/i__carry__2_CO_UNCONNECTED ;
  wire [3:3]\NLW_plusOp_inferred__0/i__carry__2_O_UNCONNECTED ;
  wire [2:2]\NLW_plusOp_inferred__1/i__carry__2_CO_UNCONNECTED ;
  wire [3:3]\NLW_plusOp_inferred__1/i__carry__2_O_UNCONNECTED ;
  wire [2:2]\NLW_plusOp_inferred__2/i__carry__2_CO_UNCONNECTED ;
  wire [3:3]\NLW_plusOp_inferred__2/i__carry__2_O_UNCONNECTED ;

  LUT6 #(
    .INIT(64'hFFEAEAEAEAEAEAEA)) 
    \Im_Im[-1]_i_1__1 
       (.I0(\Im_Im[8]_i_2__1_n_0 ),
        .I1(\Im_Im[8]_i_3__1_n_0 ),
        .I2(plusOp_carry__0_n_7),
        .I3(\Im_Im[8]_i_4__1_n_0 ),
        .I4(\Im_Im[8]_i_5__1_n_0 ),
        .I5(arg_n_94),
        .O(resize[-1]));
  LUT6 #(
    .INIT(64'hFFEAEAEAEAEAEAEA)) 
    \Im_Im[-2]_i_1__1 
       (.I0(\Im_Im[8]_i_2__1_n_0 ),
        .I1(\Im_Im[8]_i_3__1_n_0 ),
        .I2(plusOp_carry_n_4),
        .I3(\Im_Im[8]_i_4__1_n_0 ),
        .I4(\Im_Im[8]_i_5__1_n_0 ),
        .I5(arg_n_95),
        .O(resize[-2]));
  LUT6 #(
    .INIT(64'hFFEAEAEAEAEAEAEA)) 
    \Im_Im[-3]_i_1__1 
       (.I0(\Im_Im[8]_i_2__1_n_0 ),
        .I1(\Im_Im[8]_i_3__1_n_0 ),
        .I2(plusOp_carry_n_5),
        .I3(\Im_Im[8]_i_4__1_n_0 ),
        .I4(\Im_Im[8]_i_5__1_n_0 ),
        .I5(arg_n_96),
        .O(resize[-3]));
  LUT6 #(
    .INIT(64'hFFEAEAEAEAEAEAEA)) 
    \Im_Im[-4]_i_1__1 
       (.I0(\Im_Im[8]_i_2__1_n_0 ),
        .I1(\Im_Im[8]_i_3__1_n_0 ),
        .I2(plusOp_carry_n_6),
        .I3(\Im_Im[8]_i_4__1_n_0 ),
        .I4(\Im_Im[8]_i_5__1_n_0 ),
        .I5(arg_n_97),
        .O(resize[-4]));
  LUT6 #(
    .INIT(64'hFFEAEAEAEAEAEAEA)) 
    \Im_Im[-5]_i_1__1 
       (.I0(\Im_Im[8]_i_2__1_n_0 ),
        .I1(\Im_Im[8]_i_3__1_n_0 ),
        .I2(plusOp_carry_n_7),
        .I3(\Im_Im[8]_i_4__1_n_0 ),
        .I4(\Im_Im[8]_i_5__1_n_0 ),
        .I5(arg_n_98),
        .O(resize[-5]));
  LUT6 #(
    .INIT(64'hFFFFFFFF2F202020)) 
    \Im_Im[-6]_i_1__1 
       (.I0(plusOp_carry__2_n_5),
        .I1(p_3_in),
        .I2(arg_n_99),
        .I3(\Im_Im[-6]_i_2__1_n_0 ),
        .I4(\Im_Im[-6]_i_3__1_n_0 ),
        .I5(\Im_Im[-6]_i_4__1_n_0 ),
        .O(resize[-6]));
  LUT5 #(
    .INIT(32'hD5550000)) 
    \Im_Im[-6]_i_2__1 
       (.I0(p_3_in),
        .I1(to_sulv[1]),
        .I2(to_sulv[0]),
        .I3(plusOp_carry__2_n_5),
        .I4(arg__3),
        .O(\Im_Im[-6]_i_2__1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \Im_Im[-6]_i_3__1 
       (.I0(arg_n_105),
        .I1(arg_n_102),
        .I2(arg_n_101),
        .I3(arg_n_103),
        .I4(arg_n_104),
        .O(\Im_Im[-6]_i_3__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT5 #(
    .INIT(32'h2F0F0F02)) 
    \Im_Im[-6]_i_4__1 
       (.I0(arg_n_99),
        .I1(arg__3),
        .I2(p_3_in),
        .I3(to_sulv[0]),
        .I4(to_sulv[1]),
        .O(\Im_Im[-6]_i_4__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFEAEAEAEAEAEAEA)) 
    \Im_Im[0]_i_1__1 
       (.I0(\Im_Im[8]_i_2__1_n_0 ),
        .I1(\Im_Im[8]_i_3__1_n_0 ),
        .I2(plusOp_carry__0_n_6),
        .I3(\Im_Im[8]_i_4__1_n_0 ),
        .I4(\Im_Im[8]_i_5__1_n_0 ),
        .I5(arg_n_93),
        .O(resize[0]));
  LUT6 #(
    .INIT(64'hFFEAEAEAEAEAEAEA)) 
    \Im_Im[1]_i_1__1 
       (.I0(\Im_Im[8]_i_2__1_n_0 ),
        .I1(\Im_Im[8]_i_3__1_n_0 ),
        .I2(plusOp_carry__0_n_5),
        .I3(\Im_Im[8]_i_4__1_n_0 ),
        .I4(\Im_Im[8]_i_5__1_n_0 ),
        .I5(arg_n_92),
        .O(resize[1]));
  LUT6 #(
    .INIT(64'hFFEAEAEAEAEAEAEA)) 
    \Im_Im[2]_i_1__1 
       (.I0(\Im_Im[8]_i_2__1_n_0 ),
        .I1(\Im_Im[8]_i_3__1_n_0 ),
        .I2(plusOp_carry__0_n_4),
        .I3(\Im_Im[8]_i_4__1_n_0 ),
        .I4(\Im_Im[8]_i_5__1_n_0 ),
        .I5(arg_n_91),
        .O(resize[2]));
  LUT6 #(
    .INIT(64'hFFEAEAEAEAEAEAEA)) 
    \Im_Im[3]_i_1__1 
       (.I0(\Im_Im[8]_i_2__1_n_0 ),
        .I1(\Im_Im[8]_i_3__1_n_0 ),
        .I2(plusOp_carry__1_n_7),
        .I3(\Im_Im[8]_i_4__1_n_0 ),
        .I4(\Im_Im[8]_i_5__1_n_0 ),
        .I5(arg_n_90),
        .O(resize[3]));
  LUT6 #(
    .INIT(64'hFFEAEAEAEAEAEAEA)) 
    \Im_Im[4]_i_1__1 
       (.I0(\Im_Im[8]_i_2__1_n_0 ),
        .I1(\Im_Im[8]_i_3__1_n_0 ),
        .I2(plusOp_carry__1_n_6),
        .I3(\Im_Im[8]_i_4__1_n_0 ),
        .I4(\Im_Im[8]_i_5__1_n_0 ),
        .I5(arg_n_89),
        .O(resize[4]));
  LUT6 #(
    .INIT(64'hFFEAEAEAEAEAEAEA)) 
    \Im_Im[5]_i_1__1 
       (.I0(\Im_Im[8]_i_2__1_n_0 ),
        .I1(\Im_Im[8]_i_3__1_n_0 ),
        .I2(plusOp_carry__1_n_5),
        .I3(\Im_Im[8]_i_4__1_n_0 ),
        .I4(\Im_Im[8]_i_5__1_n_0 ),
        .I5(arg_n_88),
        .O(resize[5]));
  LUT6 #(
    .INIT(64'hFFEAEAEAEAEAEAEA)) 
    \Im_Im[6]_i_1__1 
       (.I0(\Im_Im[8]_i_2__1_n_0 ),
        .I1(\Im_Im[8]_i_3__1_n_0 ),
        .I2(plusOp_carry__1_n_4),
        .I3(\Im_Im[8]_i_4__1_n_0 ),
        .I4(\Im_Im[8]_i_5__1_n_0 ),
        .I5(arg_n_87),
        .O(resize[6]));
  LUT6 #(
    .INIT(64'hFFEAEAEAEAEAEAEA)) 
    \Im_Im[7]_i_1__1 
       (.I0(\Im_Im[8]_i_2__1_n_0 ),
        .I1(\Im_Im[8]_i_3__1_n_0 ),
        .I2(plusOp_carry__2_n_7),
        .I3(\Im_Im[8]_i_4__1_n_0 ),
        .I4(\Im_Im[8]_i_5__1_n_0 ),
        .I5(arg_n_86),
        .O(resize[7]));
  LUT6 #(
    .INIT(64'hFFEAEAEAEAEAEAEA)) 
    \Im_Im[8]_i_1__1 
       (.I0(\Im_Im[8]_i_2__1_n_0 ),
        .I1(\Im_Im[8]_i_3__1_n_0 ),
        .I2(plusOp_carry__2_n_6),
        .I3(\Im_Im[8]_i_4__1_n_0 ),
        .I4(\Im_Im[8]_i_5__1_n_0 ),
        .I5(arg_n_85),
        .O(resize[8]));
  LUT6 #(
    .INIT(64'h00000000FEEEEEEE)) 
    \Im_Im[8]_i_2__1 
       (.I0(to_sulv[0]),
        .I1(to_sulv[1]),
        .I2(arg__3),
        .I3(plusOp_carry__2_n_5),
        .I4(\Im_Im[8]_i_6__1_n_0 ),
        .I5(p_3_in),
        .O(\Im_Im[8]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'h8000AAAA00000000)) 
    \Im_Im[8]_i_3__1 
       (.I0(arg__3),
        .I1(plusOp_carry__2_n_5),
        .I2(to_sulv[0]),
        .I3(to_sulv[1]),
        .I4(p_3_in),
        .I5(\Im_Im[8]_i_6__1_n_0 ),
        .O(\Im_Im[8]_i_3__1_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \Im_Im[8]_i_4__1 
       (.I0(\Im_Im[8]_i_7__1_n_0 ),
        .I1(arg__3),
        .O(\Im_Im[8]_i_4__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT3 #(
    .INIT(8'h8F)) 
    \Im_Im[8]_i_5__1 
       (.I0(to_sulv[1]),
        .I1(to_sulv[0]),
        .I2(p_3_in),
        .O(\Im_Im[8]_i_5__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \Im_Im[8]_i_6__1 
       (.I0(arg_n_104),
        .I1(arg_n_103),
        .I2(arg_n_101),
        .I3(arg_n_102),
        .I4(arg_n_105),
        .I5(arg_n_99),
        .O(\Im_Im[8]_i_6__1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \Im_Im[8]_i_7__1 
       (.I0(arg_n_103),
        .I1(arg_n_102),
        .I2(arg_n_105),
        .I3(arg_n_104),
        .I4(arg_n_99),
        .I5(arg_n_101),
        .O(\Im_Im[8]_i_7__1_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \Im_Im[9]_i_1__1 
       (.I0(\Im_Im[9]_i_2__1_n_0 ),
        .I1(\Im_Im[9]_i_3__1_n_0 ),
        .I2(\Im_Im[9]_i_4__1_n_0 ),
        .I3(\Im_Im[9]_i_5__1_n_0 ),
        .O(resize[9]));
  LUT6 #(
    .INIT(64'hFFFF0000FFFE0000)) 
    \Im_Im[9]_i_2__1 
       (.I0(plusOp_carry__0_n_6),
        .I1(plusOp_carry__1_n_7),
        .I2(plusOp_carry__1_n_6),
        .I3(plusOp_carry__0_n_4),
        .I4(p_3_in),
        .I5(plusOp_carry__0_n_5),
        .O(\Im_Im[9]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF0000FFFE0000)) 
    \Im_Im[9]_i_3__1 
       (.I0(plusOp_carry_n_7),
        .I1(plusOp_carry_n_4),
        .I2(plusOp_carry__0_n_7),
        .I3(plusOp_carry_n_5),
        .I4(p_3_in),
        .I5(plusOp_carry_n_6),
        .O(\Im_Im[9]_i_3__1_n_0 ));
  LUT6 #(
    .INIT(64'h7F00FF00FF00FF00)) 
    \Im_Im[9]_i_4__1 
       (.I0(plusOp_carry__2_n_0),
        .I1(to_sulv[0]),
        .I2(to_sulv[1]),
        .I3(p_3_in),
        .I4(arg_n_99),
        .I5(arg__3),
        .O(\Im_Im[9]_i_4__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF0000FFFE0000)) 
    \Im_Im[9]_i_5__1 
       (.I0(plusOp_carry__1_n_5),
        .I1(plusOp_carry__2_n_6),
        .I2(plusOp_carry__2_n_5),
        .I3(plusOp_carry__2_n_7),
        .I4(p_3_in),
        .I5(plusOp_carry__1_n_4),
        .O(\Im_Im[9]_i_5__1_n_0 ));
  FDCE \Im_Im_reg[-1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(resize[-1]),
        .Q(Im_Im[-1]));
  FDCE \Im_Im_reg[-2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(resize[-2]),
        .Q(Im_Im[-2]));
  FDCE \Im_Im_reg[-3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(resize[-3]),
        .Q(Im_Im[-3]));
  FDCE \Im_Im_reg[-4] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(resize[-4]),
        .Q(Im_Im[-4]));
  FDCE \Im_Im_reg[-5] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(resize[-5]),
        .Q(Im_Im[-5]));
  FDCE \Im_Im_reg[-6] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(resize[-6]),
        .Q(Im_Im[-6]));
  FDCE \Im_Im_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(resize[0]),
        .Q(Im_Im[0]));
  FDCE \Im_Im_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(resize[1]),
        .Q(Im_Im[1]));
  FDCE \Im_Im_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(resize[2]),
        .Q(Im_Im[2]));
  FDCE \Im_Im_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(resize[3]),
        .Q(Im_Im[3]));
  FDCE \Im_Im_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(resize[4]),
        .Q(Im_Im[4]));
  FDCE \Im_Im_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(resize[5]),
        .Q(Im_Im[5]));
  FDCE \Im_Im_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(resize[6]),
        .Q(Im_Im[6]));
  FDCE \Im_Im_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(resize[7]),
        .Q(Im_Im[7]));
  FDCE \Im_Im_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(resize[8]),
        .Q(Im_Im[8]));
  FDCE \Im_Im_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(resize[9]),
        .Q(Im_Im[9]));
  LUT6 #(
    .INIT(64'hFFEAEAEAEAEAEAEA)) 
    \Im_Re[-1]_i_1__1 
       (.I0(\Im_Re[8]_i_2__1_n_0 ),
        .I1(\Im_Re[8]_i_3__1_n_0 ),
        .I2(\plusOp_inferred__2/i__carry__0_n_7 ),
        .I3(\Im_Re[8]_i_4__1_n_0 ),
        .I4(\Im_Re[8]_i_5__1_n_0 ),
        .I5(arg__2_n_94),
        .O(\Im_Re[-1]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFEAEAEAEAEAEAEA)) 
    \Im_Re[-2]_i_1__1 
       (.I0(\Im_Re[8]_i_2__1_n_0 ),
        .I1(\Im_Re[8]_i_3__1_n_0 ),
        .I2(\plusOp_inferred__2/i__carry_n_4 ),
        .I3(\Im_Re[8]_i_4__1_n_0 ),
        .I4(\Im_Re[8]_i_5__1_n_0 ),
        .I5(arg__2_n_95),
        .O(\Im_Re[-2]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFEAEAEAEAEAEAEA)) 
    \Im_Re[-3]_i_1__1 
       (.I0(\Im_Re[8]_i_2__1_n_0 ),
        .I1(\Im_Re[8]_i_3__1_n_0 ),
        .I2(\plusOp_inferred__2/i__carry_n_5 ),
        .I3(\Im_Re[8]_i_4__1_n_0 ),
        .I4(\Im_Re[8]_i_5__1_n_0 ),
        .I5(arg__2_n_96),
        .O(\Im_Re[-3]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFEAEAEAEAEAEAEA)) 
    \Im_Re[-4]_i_1__1 
       (.I0(\Im_Re[8]_i_2__1_n_0 ),
        .I1(\Im_Re[8]_i_3__1_n_0 ),
        .I2(\plusOp_inferred__2/i__carry_n_6 ),
        .I3(\Im_Re[8]_i_4__1_n_0 ),
        .I4(\Im_Re[8]_i_5__1_n_0 ),
        .I5(arg__2_n_97),
        .O(\Im_Re[-4]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFEAEAEAEAEAEAEA)) 
    \Im_Re[-5]_i_1__1 
       (.I0(\Im_Re[8]_i_2__1_n_0 ),
        .I1(\Im_Re[8]_i_3__1_n_0 ),
        .I2(\plusOp_inferred__2/i__carry_n_7 ),
        .I3(\Im_Re[8]_i_4__1_n_0 ),
        .I4(\Im_Re[8]_i_5__1_n_0 ),
        .I5(arg__2_n_98),
        .O(\Im_Re[-5]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF2F202020)) 
    \Im_Re[-6]_i_1__1 
       (.I0(p_0_in3_in),
        .I1(arg__2_n_82),
        .I2(arg__2_n_99),
        .I3(\Im_Re[-6]_i_2__1_n_0 ),
        .I4(\Im_Re[-6]_i_3__1_n_0 ),
        .I5(\Im_Re[-6]_i_4__1_n_0 ),
        .O(\Im_Re[-6]_i_1__1_n_0 ));
  LUT5 #(
    .INIT(32'hD5550000)) 
    \Im_Re[-6]_i_2__1 
       (.I0(arg__2_n_82),
        .I1(arg__2_n_83),
        .I2(arg__2_n_84),
        .I3(p_0_in3_in),
        .I4(p_0_in1_in),
        .O(\Im_Re[-6]_i_2__1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \Im_Re[-6]_i_3__1 
       (.I0(arg__2_n_105),
        .I1(arg__2_n_102),
        .I2(arg__2_n_101),
        .I3(arg__2_n_103),
        .I4(arg__2_n_104),
        .O(\Im_Re[-6]_i_3__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT5 #(
    .INIT(32'h2F0F0F02)) 
    \Im_Re[-6]_i_4__1 
       (.I0(arg__2_n_99),
        .I1(p_0_in1_in),
        .I2(arg__2_n_82),
        .I3(arg__2_n_84),
        .I4(arg__2_n_83),
        .O(\Im_Re[-6]_i_4__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFEAEAEAEAEAEAEA)) 
    \Im_Re[0]_i_1__1 
       (.I0(\Im_Re[8]_i_2__1_n_0 ),
        .I1(\Im_Re[8]_i_3__1_n_0 ),
        .I2(\plusOp_inferred__2/i__carry__0_n_6 ),
        .I3(\Im_Re[8]_i_4__1_n_0 ),
        .I4(\Im_Re[8]_i_5__1_n_0 ),
        .I5(arg__2_n_93),
        .O(\Im_Re[0]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFEAEAEAEAEAEAEA)) 
    \Im_Re[1]_i_1__1 
       (.I0(\Im_Re[8]_i_2__1_n_0 ),
        .I1(\Im_Re[8]_i_3__1_n_0 ),
        .I2(\plusOp_inferred__2/i__carry__0_n_5 ),
        .I3(\Im_Re[8]_i_4__1_n_0 ),
        .I4(\Im_Re[8]_i_5__1_n_0 ),
        .I5(arg__2_n_92),
        .O(\Im_Re[1]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFEAEAEAEAEAEAEA)) 
    \Im_Re[2]_i_1__1 
       (.I0(\Im_Re[8]_i_2__1_n_0 ),
        .I1(\Im_Re[8]_i_3__1_n_0 ),
        .I2(\plusOp_inferred__2/i__carry__0_n_4 ),
        .I3(\Im_Re[8]_i_4__1_n_0 ),
        .I4(\Im_Re[8]_i_5__1_n_0 ),
        .I5(arg__2_n_91),
        .O(\Im_Re[2]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFEAEAEAEAEAEAEA)) 
    \Im_Re[3]_i_1__1 
       (.I0(\Im_Re[8]_i_2__1_n_0 ),
        .I1(\Im_Re[8]_i_3__1_n_0 ),
        .I2(\plusOp_inferred__2/i__carry__1_n_7 ),
        .I3(\Im_Re[8]_i_4__1_n_0 ),
        .I4(\Im_Re[8]_i_5__1_n_0 ),
        .I5(arg__2_n_90),
        .O(\Im_Re[3]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFEAEAEAEAEAEAEA)) 
    \Im_Re[4]_i_1__1 
       (.I0(\Im_Re[8]_i_2__1_n_0 ),
        .I1(\Im_Re[8]_i_3__1_n_0 ),
        .I2(\plusOp_inferred__2/i__carry__1_n_6 ),
        .I3(\Im_Re[8]_i_4__1_n_0 ),
        .I4(\Im_Re[8]_i_5__1_n_0 ),
        .I5(arg__2_n_89),
        .O(\Im_Re[4]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFEAEAEAEAEAEAEA)) 
    \Im_Re[5]_i_1__1 
       (.I0(\Im_Re[8]_i_2__1_n_0 ),
        .I1(\Im_Re[8]_i_3__1_n_0 ),
        .I2(\plusOp_inferred__2/i__carry__1_n_5 ),
        .I3(\Im_Re[8]_i_4__1_n_0 ),
        .I4(\Im_Re[8]_i_5__1_n_0 ),
        .I5(arg__2_n_88),
        .O(\Im_Re[5]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFEAEAEAEAEAEAEA)) 
    \Im_Re[6]_i_1__1 
       (.I0(\Im_Re[8]_i_2__1_n_0 ),
        .I1(\Im_Re[8]_i_3__1_n_0 ),
        .I2(\plusOp_inferred__2/i__carry__1_n_4 ),
        .I3(\Im_Re[8]_i_4__1_n_0 ),
        .I4(\Im_Re[8]_i_5__1_n_0 ),
        .I5(arg__2_n_87),
        .O(\Im_Re[6]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFEAEAEAEAEAEAEA)) 
    \Im_Re[7]_i_1__1 
       (.I0(\Im_Re[8]_i_2__1_n_0 ),
        .I1(\Im_Re[8]_i_3__1_n_0 ),
        .I2(\plusOp_inferred__2/i__carry__2_n_7 ),
        .I3(\Im_Re[8]_i_4__1_n_0 ),
        .I4(\Im_Re[8]_i_5__1_n_0 ),
        .I5(arg__2_n_86),
        .O(\Im_Re[7]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFEAEAEAEAEAEAEA)) 
    \Im_Re[8]_i_1__1 
       (.I0(\Im_Re[8]_i_2__1_n_0 ),
        .I1(\Im_Re[8]_i_3__1_n_0 ),
        .I2(\plusOp_inferred__2/i__carry__2_n_6 ),
        .I3(\Im_Re[8]_i_4__1_n_0 ),
        .I4(\Im_Re[8]_i_5__1_n_0 ),
        .I5(arg__2_n_85),
        .O(\Im_Re[8]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FEEEEEEE)) 
    \Im_Re[8]_i_2__1 
       (.I0(arg__2_n_84),
        .I1(arg__2_n_83),
        .I2(p_0_in1_in),
        .I3(p_0_in3_in),
        .I4(\Im_Re[8]_i_6__1_n_0 ),
        .I5(arg__2_n_82),
        .O(\Im_Re[8]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'h8000AAAA00000000)) 
    \Im_Re[8]_i_3__1 
       (.I0(p_0_in1_in),
        .I1(p_0_in3_in),
        .I2(arg__2_n_84),
        .I3(arg__2_n_83),
        .I4(arg__2_n_82),
        .I5(\Im_Re[8]_i_6__1_n_0 ),
        .O(\Im_Re[8]_i_3__1_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \Im_Re[8]_i_4__1 
       (.I0(\Im_Re[8]_i_7__1_n_0 ),
        .I1(p_0_in1_in),
        .O(\Im_Re[8]_i_4__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT3 #(
    .INIT(8'h8F)) 
    \Im_Re[8]_i_5__1 
       (.I0(arg__2_n_83),
        .I1(arg__2_n_84),
        .I2(arg__2_n_82),
        .O(\Im_Re[8]_i_5__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \Im_Re[8]_i_6__1 
       (.I0(arg__2_n_104),
        .I1(arg__2_n_103),
        .I2(arg__2_n_101),
        .I3(arg__2_n_102),
        .I4(arg__2_n_105),
        .I5(arg__2_n_99),
        .O(\Im_Re[8]_i_6__1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \Im_Re[8]_i_7__1 
       (.I0(arg__2_n_103),
        .I1(arg__2_n_102),
        .I2(arg__2_n_105),
        .I3(arg__2_n_104),
        .I4(arg__2_n_99),
        .I5(arg__2_n_101),
        .O(\Im_Re[8]_i_7__1_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \Im_Re[9]_i_1__1 
       (.I0(\Im_Re[9]_i_2__1_n_0 ),
        .I1(\Im_Re[9]_i_3__1_n_0 ),
        .I2(\Im_Re[9]_i_4__1_n_0 ),
        .I3(\Im_Re[9]_i_5__1_n_0 ),
        .O(\Im_Re[9]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF0000FFFE0000)) 
    \Im_Re[9]_i_2__1 
       (.I0(\plusOp_inferred__2/i__carry__0_n_6 ),
        .I1(\plusOp_inferred__2/i__carry__1_n_7 ),
        .I2(\plusOp_inferred__2/i__carry__1_n_6 ),
        .I3(\plusOp_inferred__2/i__carry__0_n_4 ),
        .I4(arg__2_n_82),
        .I5(\plusOp_inferred__2/i__carry__0_n_5 ),
        .O(\Im_Re[9]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF0000FFFE0000)) 
    \Im_Re[9]_i_3__1 
       (.I0(\plusOp_inferred__2/i__carry_n_7 ),
        .I1(\plusOp_inferred__2/i__carry_n_4 ),
        .I2(\plusOp_inferred__2/i__carry__0_n_7 ),
        .I3(\plusOp_inferred__2/i__carry_n_5 ),
        .I4(arg__2_n_82),
        .I5(\plusOp_inferred__2/i__carry_n_6 ),
        .O(\Im_Re[9]_i_3__1_n_0 ));
  LUT6 #(
    .INIT(64'h7F00FF00FF00FF00)) 
    \Im_Re[9]_i_4__1 
       (.I0(\plusOp_inferred__2/i__carry__2_n_0 ),
        .I1(arg__2_n_84),
        .I2(arg__2_n_83),
        .I3(arg__2_n_82),
        .I4(arg__2_n_99),
        .I5(p_0_in1_in),
        .O(\Im_Re[9]_i_4__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF0000FFFE0000)) 
    \Im_Re[9]_i_5__1 
       (.I0(\plusOp_inferred__2/i__carry__1_n_5 ),
        .I1(\plusOp_inferred__2/i__carry__2_n_6 ),
        .I2(p_0_in3_in),
        .I3(\plusOp_inferred__2/i__carry__2_n_7 ),
        .I4(arg__2_n_82),
        .I5(\plusOp_inferred__2/i__carry__1_n_4 ),
        .O(\Im_Re[9]_i_5__1_n_0 ));
  FDCE \Im_Re_reg[-1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\Im_Re[-1]_i_1__1_n_0 ),
        .Q(Im_Re[-1]));
  FDCE \Im_Re_reg[-2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\Im_Re[-2]_i_1__1_n_0 ),
        .Q(Im_Re[-2]));
  FDCE \Im_Re_reg[-3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\Im_Re[-3]_i_1__1_n_0 ),
        .Q(Im_Re[-3]));
  FDCE \Im_Re_reg[-4] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\Im_Re[-4]_i_1__1_n_0 ),
        .Q(Im_Re[-4]));
  FDCE \Im_Re_reg[-5] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\Im_Re[-5]_i_1__1_n_0 ),
        .Q(Im_Re[-5]));
  FDCE \Im_Re_reg[-6] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\Im_Re[-6]_i_1__1_n_0 ),
        .Q(Im_Re[-6]));
  FDCE \Im_Re_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\Im_Re[0]_i_1__1_n_0 ),
        .Q(Im_Re[0]));
  FDCE \Im_Re_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\Im_Re[1]_i_1__1_n_0 ),
        .Q(Im_Re[1]));
  FDCE \Im_Re_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\Im_Re[2]_i_1__1_n_0 ),
        .Q(Im_Re[2]));
  FDCE \Im_Re_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\Im_Re[3]_i_1__1_n_0 ),
        .Q(Im_Re[3]));
  FDCE \Im_Re_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\Im_Re[4]_i_1__1_n_0 ),
        .Q(Im_Re[4]));
  FDCE \Im_Re_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\Im_Re[5]_i_1__1_n_0 ),
        .Q(Im_Re[5]));
  FDCE \Im_Re_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\Im_Re[6]_i_1__1_n_0 ),
        .Q(Im_Re[6]));
  FDCE \Im_Re_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\Im_Re[7]_i_1__1_n_0 ),
        .Q(Im_Re[7]));
  FDCE \Im_Re_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\Im_Re[8]_i_1__1_n_0 ),
        .Q(Im_Re[8]));
  FDCE \Im_Re_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\Im_Re[9]_i_1__1_n_0 ),
        .Q(Im_Re[9]));
  LUT6 #(
    .INIT(64'hFFEAEAEAEAEAEAEA)) 
    \Re_Im[-1]_i_1__1 
       (.I0(\Re_Im[8]_i_2__1_n_0 ),
        .I1(\Re_Im[8]_i_3__1_n_0 ),
        .I2(\plusOp_inferred__1/i__carry__0_n_7 ),
        .I3(\Re_Im[8]_i_4__1_n_0 ),
        .I4(\Re_Im[8]_i_5__1_n_0 ),
        .I5(arg__1_n_94),
        .O(\Re_Im[-1]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFEAEAEAEAEAEAEA)) 
    \Re_Im[-2]_i_1__1 
       (.I0(\Re_Im[8]_i_2__1_n_0 ),
        .I1(\Re_Im[8]_i_3__1_n_0 ),
        .I2(\plusOp_inferred__1/i__carry_n_4 ),
        .I3(\Re_Im[8]_i_4__1_n_0 ),
        .I4(\Re_Im[8]_i_5__1_n_0 ),
        .I5(arg__1_n_95),
        .O(\Re_Im[-2]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFEAEAEAEAEAEAEA)) 
    \Re_Im[-3]_i_1__1 
       (.I0(\Re_Im[8]_i_2__1_n_0 ),
        .I1(\Re_Im[8]_i_3__1_n_0 ),
        .I2(\plusOp_inferred__1/i__carry_n_5 ),
        .I3(\Re_Im[8]_i_4__1_n_0 ),
        .I4(\Re_Im[8]_i_5__1_n_0 ),
        .I5(arg__1_n_96),
        .O(\Re_Im[-3]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFEAEAEAEAEAEAEA)) 
    \Re_Im[-4]_i_1__1 
       (.I0(\Re_Im[8]_i_2__1_n_0 ),
        .I1(\Re_Im[8]_i_3__1_n_0 ),
        .I2(\plusOp_inferred__1/i__carry_n_6 ),
        .I3(\Re_Im[8]_i_4__1_n_0 ),
        .I4(\Re_Im[8]_i_5__1_n_0 ),
        .I5(arg__1_n_97),
        .O(\Re_Im[-4]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFEAEAEAEAEAEAEA)) 
    \Re_Im[-5]_i_1__1 
       (.I0(\Re_Im[8]_i_2__1_n_0 ),
        .I1(\Re_Im[8]_i_3__1_n_0 ),
        .I2(\plusOp_inferred__1/i__carry_n_7 ),
        .I3(\Re_Im[8]_i_4__1_n_0 ),
        .I4(\Re_Im[8]_i_5__1_n_0 ),
        .I5(arg__1_n_98),
        .O(\Re_Im[-5]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF2F202020)) 
    \Re_Im[-6]_i_1__1 
       (.I0(p_0_in0_in),
        .I1(arg__1_n_82),
        .I2(arg__1_n_99),
        .I3(\Re_Im[-6]_i_2__1_n_0 ),
        .I4(\Re_Im[-6]_i_3__1_n_0 ),
        .I5(\Re_Im[-6]_i_4__1_n_0 ),
        .O(\Re_Im[-6]_i_1__1_n_0 ));
  LUT5 #(
    .INIT(32'hD5550000)) 
    \Re_Im[-6]_i_2__1 
       (.I0(arg__1_n_82),
        .I1(arg__1_n_83),
        .I2(arg__1_n_84),
        .I3(p_0_in0_in),
        .I4(p_0_in5_in),
        .O(\Re_Im[-6]_i_2__1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \Re_Im[-6]_i_3__1 
       (.I0(arg__1_n_105),
        .I1(arg__1_n_102),
        .I2(arg__1_n_101),
        .I3(arg__1_n_103),
        .I4(arg__1_n_104),
        .O(\Re_Im[-6]_i_3__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT5 #(
    .INIT(32'h2F0F0F02)) 
    \Re_Im[-6]_i_4__1 
       (.I0(arg__1_n_99),
        .I1(p_0_in5_in),
        .I2(arg__1_n_82),
        .I3(arg__1_n_84),
        .I4(arg__1_n_83),
        .O(\Re_Im[-6]_i_4__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFEAEAEAEAEAEAEA)) 
    \Re_Im[0]_i_1__1 
       (.I0(\Re_Im[8]_i_2__1_n_0 ),
        .I1(\Re_Im[8]_i_3__1_n_0 ),
        .I2(\plusOp_inferred__1/i__carry__0_n_6 ),
        .I3(\Re_Im[8]_i_4__1_n_0 ),
        .I4(\Re_Im[8]_i_5__1_n_0 ),
        .I5(arg__1_n_93),
        .O(\Re_Im[0]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFEAEAEAEAEAEAEA)) 
    \Re_Im[1]_i_1__1 
       (.I0(\Re_Im[8]_i_2__1_n_0 ),
        .I1(\Re_Im[8]_i_3__1_n_0 ),
        .I2(\plusOp_inferred__1/i__carry__0_n_5 ),
        .I3(\Re_Im[8]_i_4__1_n_0 ),
        .I4(\Re_Im[8]_i_5__1_n_0 ),
        .I5(arg__1_n_92),
        .O(\Re_Im[1]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFEAEAEAEAEAEAEA)) 
    \Re_Im[2]_i_1__1 
       (.I0(\Re_Im[8]_i_2__1_n_0 ),
        .I1(\Re_Im[8]_i_3__1_n_0 ),
        .I2(\plusOp_inferred__1/i__carry__0_n_4 ),
        .I3(\Re_Im[8]_i_4__1_n_0 ),
        .I4(\Re_Im[8]_i_5__1_n_0 ),
        .I5(arg__1_n_91),
        .O(\Re_Im[2]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFEAEAEAEAEAEAEA)) 
    \Re_Im[3]_i_1__1 
       (.I0(\Re_Im[8]_i_2__1_n_0 ),
        .I1(\Re_Im[8]_i_3__1_n_0 ),
        .I2(\plusOp_inferred__1/i__carry__1_n_7 ),
        .I3(\Re_Im[8]_i_4__1_n_0 ),
        .I4(\Re_Im[8]_i_5__1_n_0 ),
        .I5(arg__1_n_90),
        .O(\Re_Im[3]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFEAEAEAEAEAEAEA)) 
    \Re_Im[4]_i_1__1 
       (.I0(\Re_Im[8]_i_2__1_n_0 ),
        .I1(\Re_Im[8]_i_3__1_n_0 ),
        .I2(\plusOp_inferred__1/i__carry__1_n_6 ),
        .I3(\Re_Im[8]_i_4__1_n_0 ),
        .I4(\Re_Im[8]_i_5__1_n_0 ),
        .I5(arg__1_n_89),
        .O(\Re_Im[4]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFEAEAEAEAEAEAEA)) 
    \Re_Im[5]_i_1__1 
       (.I0(\Re_Im[8]_i_2__1_n_0 ),
        .I1(\Re_Im[8]_i_3__1_n_0 ),
        .I2(\plusOp_inferred__1/i__carry__1_n_5 ),
        .I3(\Re_Im[8]_i_4__1_n_0 ),
        .I4(\Re_Im[8]_i_5__1_n_0 ),
        .I5(arg__1_n_88),
        .O(\Re_Im[5]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFEAEAEAEAEAEAEA)) 
    \Re_Im[6]_i_1__1 
       (.I0(\Re_Im[8]_i_2__1_n_0 ),
        .I1(\Re_Im[8]_i_3__1_n_0 ),
        .I2(\plusOp_inferred__1/i__carry__1_n_4 ),
        .I3(\Re_Im[8]_i_4__1_n_0 ),
        .I4(\Re_Im[8]_i_5__1_n_0 ),
        .I5(arg__1_n_87),
        .O(\Re_Im[6]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFEAEAEAEAEAEAEA)) 
    \Re_Im[7]_i_1__1 
       (.I0(\Re_Im[8]_i_2__1_n_0 ),
        .I1(\Re_Im[8]_i_3__1_n_0 ),
        .I2(\plusOp_inferred__1/i__carry__2_n_7 ),
        .I3(\Re_Im[8]_i_4__1_n_0 ),
        .I4(\Re_Im[8]_i_5__1_n_0 ),
        .I5(arg__1_n_86),
        .O(\Re_Im[7]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFEAEAEAEAEAEAEA)) 
    \Re_Im[8]_i_1__1 
       (.I0(\Re_Im[8]_i_2__1_n_0 ),
        .I1(\Re_Im[8]_i_3__1_n_0 ),
        .I2(\plusOp_inferred__1/i__carry__2_n_6 ),
        .I3(\Re_Im[8]_i_4__1_n_0 ),
        .I4(\Re_Im[8]_i_5__1_n_0 ),
        .I5(arg__1_n_85),
        .O(\Re_Im[8]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FEEEEEEE)) 
    \Re_Im[8]_i_2__1 
       (.I0(arg__1_n_84),
        .I1(arg__1_n_83),
        .I2(p_0_in5_in),
        .I3(p_0_in0_in),
        .I4(\Re_Im[8]_i_6__1_n_0 ),
        .I5(arg__1_n_82),
        .O(\Re_Im[8]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'h8000AAAA00000000)) 
    \Re_Im[8]_i_3__1 
       (.I0(p_0_in5_in),
        .I1(p_0_in0_in),
        .I2(arg__1_n_84),
        .I3(arg__1_n_83),
        .I4(arg__1_n_82),
        .I5(\Re_Im[8]_i_6__1_n_0 ),
        .O(\Re_Im[8]_i_3__1_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \Re_Im[8]_i_4__1 
       (.I0(\Re_Im[8]_i_7__1_n_0 ),
        .I1(p_0_in5_in),
        .O(\Re_Im[8]_i_4__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'h8F)) 
    \Re_Im[8]_i_5__1 
       (.I0(arg__1_n_83),
        .I1(arg__1_n_84),
        .I2(arg__1_n_82),
        .O(\Re_Im[8]_i_5__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \Re_Im[8]_i_6__1 
       (.I0(arg__1_n_104),
        .I1(arg__1_n_103),
        .I2(arg__1_n_101),
        .I3(arg__1_n_102),
        .I4(arg__1_n_105),
        .I5(arg__1_n_99),
        .O(\Re_Im[8]_i_6__1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \Re_Im[8]_i_7__1 
       (.I0(arg__1_n_103),
        .I1(arg__1_n_102),
        .I2(arg__1_n_105),
        .I3(arg__1_n_104),
        .I4(arg__1_n_99),
        .I5(arg__1_n_101),
        .O(\Re_Im[8]_i_7__1_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \Re_Im[9]_i_1__1 
       (.I0(\Re_Im[9]_i_2__1_n_0 ),
        .I1(\Re_Im[9]_i_3__1_n_0 ),
        .I2(\Re_Im[9]_i_4__1_n_0 ),
        .I3(\Re_Im[9]_i_5__1_n_0 ),
        .O(\Re_Im[9]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF0000FFFE0000)) 
    \Re_Im[9]_i_2__1 
       (.I0(\plusOp_inferred__1/i__carry__0_n_6 ),
        .I1(\plusOp_inferred__1/i__carry__1_n_7 ),
        .I2(\plusOp_inferred__1/i__carry__1_n_6 ),
        .I3(\plusOp_inferred__1/i__carry__0_n_4 ),
        .I4(arg__1_n_82),
        .I5(\plusOp_inferred__1/i__carry__0_n_5 ),
        .O(\Re_Im[9]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF0000FFFE0000)) 
    \Re_Im[9]_i_3__1 
       (.I0(\plusOp_inferred__1/i__carry_n_7 ),
        .I1(\plusOp_inferred__1/i__carry_n_4 ),
        .I2(\plusOp_inferred__1/i__carry__0_n_7 ),
        .I3(\plusOp_inferred__1/i__carry_n_5 ),
        .I4(arg__1_n_82),
        .I5(\plusOp_inferred__1/i__carry_n_6 ),
        .O(\Re_Im[9]_i_3__1_n_0 ));
  LUT6 #(
    .INIT(64'h7F00FF00FF00FF00)) 
    \Re_Im[9]_i_4__1 
       (.I0(\plusOp_inferred__1/i__carry__2_n_0 ),
        .I1(arg__1_n_84),
        .I2(arg__1_n_83),
        .I3(arg__1_n_82),
        .I4(arg__1_n_99),
        .I5(p_0_in5_in),
        .O(\Re_Im[9]_i_4__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF0000FFFE0000)) 
    \Re_Im[9]_i_5__1 
       (.I0(\plusOp_inferred__1/i__carry__1_n_5 ),
        .I1(\plusOp_inferred__1/i__carry__2_n_6 ),
        .I2(p_0_in0_in),
        .I3(\plusOp_inferred__1/i__carry__2_n_7 ),
        .I4(arg__1_n_82),
        .I5(\plusOp_inferred__1/i__carry__1_n_4 ),
        .O(\Re_Im[9]_i_5__1_n_0 ));
  FDCE \Re_Im_reg[-1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\Re_Im[-1]_i_1__1_n_0 ),
        .Q(Re_Im[-1]));
  FDCE \Re_Im_reg[-2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\Re_Im[-2]_i_1__1_n_0 ),
        .Q(Re_Im[-2]));
  FDCE \Re_Im_reg[-3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\Re_Im[-3]_i_1__1_n_0 ),
        .Q(Re_Im[-3]));
  FDCE \Re_Im_reg[-4] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\Re_Im[-4]_i_1__1_n_0 ),
        .Q(Re_Im[-4]));
  FDCE \Re_Im_reg[-5] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\Re_Im[-5]_i_1__1_n_0 ),
        .Q(Re_Im[-5]));
  FDCE \Re_Im_reg[-6] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\Re_Im[-6]_i_1__1_n_0 ),
        .Q(Re_Im[-6]));
  FDCE \Re_Im_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\Re_Im[0]_i_1__1_n_0 ),
        .Q(Re_Im[0]));
  FDCE \Re_Im_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\Re_Im[1]_i_1__1_n_0 ),
        .Q(Re_Im[1]));
  FDCE \Re_Im_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\Re_Im[2]_i_1__1_n_0 ),
        .Q(Re_Im[2]));
  FDCE \Re_Im_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\Re_Im[3]_i_1__1_n_0 ),
        .Q(Re_Im[3]));
  FDCE \Re_Im_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\Re_Im[4]_i_1__1_n_0 ),
        .Q(Re_Im[4]));
  FDCE \Re_Im_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\Re_Im[5]_i_1__1_n_0 ),
        .Q(Re_Im[5]));
  FDCE \Re_Im_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\Re_Im[6]_i_1__1_n_0 ),
        .Q(Re_Im[6]));
  FDCE \Re_Im_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\Re_Im[7]_i_1__1_n_0 ),
        .Q(Re_Im[7]));
  FDCE \Re_Im_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\Re_Im[8]_i_1__1_n_0 ),
        .Q(Re_Im[8]));
  FDCE \Re_Im_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\Re_Im[9]_i_1__1_n_0 ),
        .Q(Re_Im[9]));
  LUT6 #(
    .INIT(64'hFFEAEAEAEAEAEAEA)) 
    \Re_Re[-1]_i_1__1 
       (.I0(\Re_Re[8]_i_2__1_n_0 ),
        .I1(\Re_Re[8]_i_3__1_n_0 ),
        .I2(\plusOp_inferred__0/i__carry__0_n_7 ),
        .I3(\Re_Re[8]_i_4__1_n_0 ),
        .I4(\Re_Re[8]_i_5__1_n_0 ),
        .I5(arg__0_n_94),
        .O(\Re_Re[-1]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFEAEAEAEAEAEAEA)) 
    \Re_Re[-2]_i_1__1 
       (.I0(\Re_Re[8]_i_2__1_n_0 ),
        .I1(\Re_Re[8]_i_3__1_n_0 ),
        .I2(\plusOp_inferred__0/i__carry_n_4 ),
        .I3(\Re_Re[8]_i_4__1_n_0 ),
        .I4(\Re_Re[8]_i_5__1_n_0 ),
        .I5(arg__0_n_95),
        .O(\Re_Re[-2]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFEAEAEAEAEAEAEA)) 
    \Re_Re[-3]_i_1__1 
       (.I0(\Re_Re[8]_i_2__1_n_0 ),
        .I1(\Re_Re[8]_i_3__1_n_0 ),
        .I2(\plusOp_inferred__0/i__carry_n_5 ),
        .I3(\Re_Re[8]_i_4__1_n_0 ),
        .I4(\Re_Re[8]_i_5__1_n_0 ),
        .I5(arg__0_n_96),
        .O(\Re_Re[-3]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFEAEAEAEAEAEAEA)) 
    \Re_Re[-4]_i_1__1 
       (.I0(\Re_Re[8]_i_2__1_n_0 ),
        .I1(\Re_Re[8]_i_3__1_n_0 ),
        .I2(\plusOp_inferred__0/i__carry_n_6 ),
        .I3(\Re_Re[8]_i_4__1_n_0 ),
        .I4(\Re_Re[8]_i_5__1_n_0 ),
        .I5(arg__0_n_97),
        .O(\Re_Re[-4]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFEAEAEAEAEAEAEA)) 
    \Re_Re[-5]_i_1__1 
       (.I0(\Re_Re[8]_i_2__1_n_0 ),
        .I1(\Re_Re[8]_i_3__1_n_0 ),
        .I2(\plusOp_inferred__0/i__carry_n_7 ),
        .I3(\Re_Re[8]_i_4__1_n_0 ),
        .I4(\Re_Re[8]_i_5__1_n_0 ),
        .I5(arg__0_n_98),
        .O(\Re_Re[-5]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF2F202020)) 
    \Re_Re[-6]_i_1__1 
       (.I0(p_0_in6_in),
        .I1(arg__0_n_82),
        .I2(arg__0_n_99),
        .I3(\Re_Re[-6]_i_2__1_n_0 ),
        .I4(\Re_Re[-6]_i_3__1_n_0 ),
        .I5(\Re_Re[-6]_i_4__1_n_0 ),
        .O(\Re_Re[-6]_i_1__1_n_0 ));
  LUT5 #(
    .INIT(32'hD5550000)) 
    \Re_Re[-6]_i_2__1 
       (.I0(arg__0_n_82),
        .I1(arg__0_n_83),
        .I2(arg__0_n_84),
        .I3(p_0_in6_in),
        .I4(p_0_in10_in),
        .O(\Re_Re[-6]_i_2__1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \Re_Re[-6]_i_3__1 
       (.I0(arg__0_n_105),
        .I1(arg__0_n_102),
        .I2(arg__0_n_101),
        .I3(arg__0_n_103),
        .I4(arg__0_n_104),
        .O(\Re_Re[-6]_i_3__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT5 #(
    .INIT(32'h2F0F0F02)) 
    \Re_Re[-6]_i_4__1 
       (.I0(arg__0_n_99),
        .I1(p_0_in10_in),
        .I2(arg__0_n_82),
        .I3(arg__0_n_84),
        .I4(arg__0_n_83),
        .O(\Re_Re[-6]_i_4__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFEAEAEAEAEAEAEA)) 
    \Re_Re[0]_i_1__1 
       (.I0(\Re_Re[8]_i_2__1_n_0 ),
        .I1(\Re_Re[8]_i_3__1_n_0 ),
        .I2(\plusOp_inferred__0/i__carry__0_n_6 ),
        .I3(\Re_Re[8]_i_4__1_n_0 ),
        .I4(\Re_Re[8]_i_5__1_n_0 ),
        .I5(arg__0_n_93),
        .O(\Re_Re[0]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFEAEAEAEAEAEAEA)) 
    \Re_Re[1]_i_1__1 
       (.I0(\Re_Re[8]_i_2__1_n_0 ),
        .I1(\Re_Re[8]_i_3__1_n_0 ),
        .I2(\plusOp_inferred__0/i__carry__0_n_5 ),
        .I3(\Re_Re[8]_i_4__1_n_0 ),
        .I4(\Re_Re[8]_i_5__1_n_0 ),
        .I5(arg__0_n_92),
        .O(\Re_Re[1]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFEAEAEAEAEAEAEA)) 
    \Re_Re[2]_i_1__1 
       (.I0(\Re_Re[8]_i_2__1_n_0 ),
        .I1(\Re_Re[8]_i_3__1_n_0 ),
        .I2(\plusOp_inferred__0/i__carry__0_n_4 ),
        .I3(\Re_Re[8]_i_4__1_n_0 ),
        .I4(\Re_Re[8]_i_5__1_n_0 ),
        .I5(arg__0_n_91),
        .O(\Re_Re[2]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFEAEAEAEAEAEAEA)) 
    \Re_Re[3]_i_1__1 
       (.I0(\Re_Re[8]_i_2__1_n_0 ),
        .I1(\Re_Re[8]_i_3__1_n_0 ),
        .I2(\plusOp_inferred__0/i__carry__1_n_7 ),
        .I3(\Re_Re[8]_i_4__1_n_0 ),
        .I4(\Re_Re[8]_i_5__1_n_0 ),
        .I5(arg__0_n_90),
        .O(\Re_Re[3]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFEAEAEAEAEAEAEA)) 
    \Re_Re[4]_i_1__1 
       (.I0(\Re_Re[8]_i_2__1_n_0 ),
        .I1(\Re_Re[8]_i_3__1_n_0 ),
        .I2(\plusOp_inferred__0/i__carry__1_n_6 ),
        .I3(\Re_Re[8]_i_4__1_n_0 ),
        .I4(\Re_Re[8]_i_5__1_n_0 ),
        .I5(arg__0_n_89),
        .O(\Re_Re[4]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFEAEAEAEAEAEAEA)) 
    \Re_Re[5]_i_1__1 
       (.I0(\Re_Re[8]_i_2__1_n_0 ),
        .I1(\Re_Re[8]_i_3__1_n_0 ),
        .I2(\plusOp_inferred__0/i__carry__1_n_5 ),
        .I3(\Re_Re[8]_i_4__1_n_0 ),
        .I4(\Re_Re[8]_i_5__1_n_0 ),
        .I5(arg__0_n_88),
        .O(\Re_Re[5]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFEAEAEAEAEAEAEA)) 
    \Re_Re[6]_i_1__1 
       (.I0(\Re_Re[8]_i_2__1_n_0 ),
        .I1(\Re_Re[8]_i_3__1_n_0 ),
        .I2(\plusOp_inferred__0/i__carry__1_n_4 ),
        .I3(\Re_Re[8]_i_4__1_n_0 ),
        .I4(\Re_Re[8]_i_5__1_n_0 ),
        .I5(arg__0_n_87),
        .O(\Re_Re[6]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFEAEAEAEAEAEAEA)) 
    \Re_Re[7]_i_1__1 
       (.I0(\Re_Re[8]_i_2__1_n_0 ),
        .I1(\Re_Re[8]_i_3__1_n_0 ),
        .I2(\plusOp_inferred__0/i__carry__2_n_7 ),
        .I3(\Re_Re[8]_i_4__1_n_0 ),
        .I4(\Re_Re[8]_i_5__1_n_0 ),
        .I5(arg__0_n_86),
        .O(\Re_Re[7]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFEAEAEAEAEAEAEA)) 
    \Re_Re[8]_i_1__1 
       (.I0(\Re_Re[8]_i_2__1_n_0 ),
        .I1(\Re_Re[8]_i_3__1_n_0 ),
        .I2(\plusOp_inferred__0/i__carry__2_n_6 ),
        .I3(\Re_Re[8]_i_4__1_n_0 ),
        .I4(\Re_Re[8]_i_5__1_n_0 ),
        .I5(arg__0_n_85),
        .O(\Re_Re[8]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FEEEEEEE)) 
    \Re_Re[8]_i_2__1 
       (.I0(arg__0_n_84),
        .I1(arg__0_n_83),
        .I2(p_0_in10_in),
        .I3(p_0_in6_in),
        .I4(\Re_Re[8]_i_6__1_n_0 ),
        .I5(arg__0_n_82),
        .O(\Re_Re[8]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'h8000AAAA00000000)) 
    \Re_Re[8]_i_3__1 
       (.I0(p_0_in10_in),
        .I1(p_0_in6_in),
        .I2(arg__0_n_84),
        .I3(arg__0_n_83),
        .I4(arg__0_n_82),
        .I5(\Re_Re[8]_i_6__1_n_0 ),
        .O(\Re_Re[8]_i_3__1_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \Re_Re[8]_i_4__1 
       (.I0(\Re_Re[8]_i_7__1_n_0 ),
        .I1(p_0_in10_in),
        .O(\Re_Re[8]_i_4__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT3 #(
    .INIT(8'h8F)) 
    \Re_Re[8]_i_5__1 
       (.I0(arg__0_n_83),
        .I1(arg__0_n_84),
        .I2(arg__0_n_82),
        .O(\Re_Re[8]_i_5__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \Re_Re[8]_i_6__1 
       (.I0(arg__0_n_104),
        .I1(arg__0_n_103),
        .I2(arg__0_n_101),
        .I3(arg__0_n_102),
        .I4(arg__0_n_105),
        .I5(arg__0_n_99),
        .O(\Re_Re[8]_i_6__1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \Re_Re[8]_i_7__1 
       (.I0(arg__0_n_103),
        .I1(arg__0_n_102),
        .I2(arg__0_n_105),
        .I3(arg__0_n_104),
        .I4(arg__0_n_99),
        .I5(arg__0_n_101),
        .O(\Re_Re[8]_i_7__1_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \Re_Re[9]_i_1__1 
       (.I0(\Re_Re[9]_i_2__1_n_0 ),
        .I1(\Re_Re[9]_i_3__1_n_0 ),
        .I2(\Re_Re[9]_i_4__1_n_0 ),
        .I3(\Re_Re[9]_i_5__1_n_0 ),
        .O(\Re_Re[9]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF0000FFFE0000)) 
    \Re_Re[9]_i_2__1 
       (.I0(\plusOp_inferred__0/i__carry__0_n_6 ),
        .I1(\plusOp_inferred__0/i__carry__1_n_7 ),
        .I2(\plusOp_inferred__0/i__carry__1_n_6 ),
        .I3(\plusOp_inferred__0/i__carry__0_n_4 ),
        .I4(arg__0_n_82),
        .I5(\plusOp_inferred__0/i__carry__0_n_5 ),
        .O(\Re_Re[9]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF0000FFFE0000)) 
    \Re_Re[9]_i_3__1 
       (.I0(\plusOp_inferred__0/i__carry_n_7 ),
        .I1(\plusOp_inferred__0/i__carry_n_4 ),
        .I2(\plusOp_inferred__0/i__carry__0_n_7 ),
        .I3(\plusOp_inferred__0/i__carry_n_5 ),
        .I4(arg__0_n_82),
        .I5(\plusOp_inferred__0/i__carry_n_6 ),
        .O(\Re_Re[9]_i_3__1_n_0 ));
  LUT6 #(
    .INIT(64'h7F00FF00FF00FF00)) 
    \Re_Re[9]_i_4__1 
       (.I0(\plusOp_inferred__0/i__carry__2_n_0 ),
        .I1(arg__0_n_84),
        .I2(arg__0_n_83),
        .I3(arg__0_n_82),
        .I4(arg__0_n_99),
        .I5(p_0_in10_in),
        .O(\Re_Re[9]_i_4__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF0000FFFE0000)) 
    \Re_Re[9]_i_5__1 
       (.I0(\plusOp_inferred__0/i__carry__1_n_5 ),
        .I1(\plusOp_inferred__0/i__carry__2_n_6 ),
        .I2(p_0_in6_in),
        .I3(\plusOp_inferred__0/i__carry__2_n_7 ),
        .I4(arg__0_n_82),
        .I5(\plusOp_inferred__0/i__carry__1_n_4 ),
        .O(\Re_Re[9]_i_5__1_n_0 ));
  FDCE \Re_Re_reg[-1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\Re_Re[-1]_i_1__1_n_0 ),
        .Q(Re_Re[-1]));
  FDCE \Re_Re_reg[-2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\Re_Re[-2]_i_1__1_n_0 ),
        .Q(Re_Re[-2]));
  FDCE \Re_Re_reg[-3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\Re_Re[-3]_i_1__1_n_0 ),
        .Q(Re_Re[-3]));
  FDCE \Re_Re_reg[-4] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\Re_Re[-4]_i_1__1_n_0 ),
        .Q(Re_Re[-4]));
  FDCE \Re_Re_reg[-5] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\Re_Re[-5]_i_1__1_n_0 ),
        .Q(Re_Re[-5]));
  FDCE \Re_Re_reg[-6] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\Re_Re[-6]_i_1__1_n_0 ),
        .Q(Re_Re[-6]));
  FDCE \Re_Re_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\Re_Re[0]_i_1__1_n_0 ),
        .Q(Re_Re[0]));
  FDCE \Re_Re_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\Re_Re[1]_i_1__1_n_0 ),
        .Q(Re_Re[1]));
  FDCE \Re_Re_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\Re_Re[2]_i_1__1_n_0 ),
        .Q(Re_Re[2]));
  FDCE \Re_Re_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\Re_Re[3]_i_1__1_n_0 ),
        .Q(Re_Re[3]));
  FDCE \Re_Re_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\Re_Re[4]_i_1__1_n_0 ),
        .Q(Re_Re[4]));
  FDCE \Re_Re_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\Re_Re[5]_i_1__1_n_0 ),
        .Q(Re_Re[5]));
  FDCE \Re_Re_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\Re_Re[6]_i_1__1_n_0 ),
        .Q(Re_Re[6]));
  FDCE \Re_Re_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\Re_Re[7]_i_1__1_n_0 ),
        .Q(Re_Re[7]));
  FDCE \Re_Re_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\Re_Re[8]_i_1__1_n_0 ),
        .Q(Re_Re[8]));
  FDCE \Re_Re_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\Re_Re[9]_i_1__1_n_0 ),
        .Q(Re_Re[9]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-13 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    arg
       (.A({arg_0[15],arg_0[15],arg_0[15],arg_0[15],arg_0[15],arg_0[15],arg_0[15],arg_0[15],arg_0[15],arg_0[15],arg_0[15],arg_0[15],arg_0[15],arg_0[15],arg_0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_arg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({B,B,B,B,B,B,B,B,B,B,B,Q[0],1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_arg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_arg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_arg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_arg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_arg_OVERFLOW_UNCONNECTED),
        .P({NLW_arg_P_UNCONNECTED[47:24],p_3_in,to_sulv,arg_n_85,arg_n_86,arg_n_87,arg_n_88,arg_n_89,arg_n_90,arg_n_91,arg_n_92,arg_n_93,arg_n_94,arg_n_95,arg_n_96,arg_n_97,arg_n_98,arg_n_99,arg__3,arg_n_101,arg_n_102,arg_n_103,arg_n_104,arg_n_105}),
        .PATTERNBDETECT(NLW_arg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_arg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_arg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_arg_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-13 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    arg__0
       (.A({arg__0_1[15],arg__0_1[15],arg__0_1[15],arg__0_1[15],arg__0_1[15],arg__0_1[15],arg__0_1[15],arg__0_1[15],arg__0_1[15],arg__0_1[15],arg__0_1[15],arg__0_1[15],arg__0_1[15],arg__0_1[15],arg__0_1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_arg__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({arg__0_0[1],arg__0_0[1],arg__0_0[1],arg__0_0[1],arg__0_0[1],arg__0_0[1],arg__0_0[1],arg__0_0[1],arg__0_0[1],arg__0_0[1],arg__0_0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_arg__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_arg__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_arg__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_arg__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_arg__0_OVERFLOW_UNCONNECTED),
        .P({NLW_arg__0_P_UNCONNECTED[47:24],arg__0_n_82,arg__0_n_83,arg__0_n_84,arg__0_n_85,arg__0_n_86,arg__0_n_87,arg__0_n_88,arg__0_n_89,arg__0_n_90,arg__0_n_91,arg__0_n_92,arg__0_n_93,arg__0_n_94,arg__0_n_95,arg__0_n_96,arg__0_n_97,arg__0_n_98,arg__0_n_99,p_0_in10_in,arg__0_n_101,arg__0_n_102,arg__0_n_103,arg__0_n_104,arg__0_n_105}),
        .PATTERNBDETECT(NLW_arg__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_arg__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_arg__0_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_arg__0_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-13 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    arg__1
       (.A({arg__0_1[15],arg__0_1[15],arg__0_1[15],arg__0_1[15],arg__0_1[15],arg__0_1[15],arg__0_1[15],arg__0_1[15],arg__0_1[15],arg__0_1[15],arg__0_1[15],arg__0_1[15],arg__0_1[15],arg__0_1[15],arg__0_1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_arg__1_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({B,B,B,B,B,B,B,B,B,B,B,Q[0],1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_arg__1_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_arg__1_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_arg__1_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_arg__1_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_arg__1_OVERFLOW_UNCONNECTED),
        .P({NLW_arg__1_P_UNCONNECTED[47:24],arg__1_n_82,arg__1_n_83,arg__1_n_84,arg__1_n_85,arg__1_n_86,arg__1_n_87,arg__1_n_88,arg__1_n_89,arg__1_n_90,arg__1_n_91,arg__1_n_92,arg__1_n_93,arg__1_n_94,arg__1_n_95,arg__1_n_96,arg__1_n_97,arg__1_n_98,arg__1_n_99,p_0_in5_in,arg__1_n_101,arg__1_n_102,arg__1_n_103,arg__1_n_104,arg__1_n_105}),
        .PATTERNBDETECT(NLW_arg__1_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_arg__1_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_arg__1_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_arg__1_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-13 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    arg__2
       (.A({arg_0[15],arg_0[15],arg_0[15],arg_0[15],arg_0[15],arg_0[15],arg_0[15],arg_0[15],arg_0[15],arg_0[15],arg_0[15],arg_0[15],arg_0[15],arg_0[15],arg_0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_arg__2_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({arg__0_0[1],arg__0_0[1],arg__0_0[1],arg__0_0[1],arg__0_0[1],arg__0_0[1],arg__0_0[1],arg__0_0[1],arg__0_0[1],arg__0_0[1],arg__0_0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_arg__2_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_arg__2_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_arg__2_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_arg__2_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_arg__2_OVERFLOW_UNCONNECTED),
        .P({NLW_arg__2_P_UNCONNECTED[47:24],arg__2_n_82,arg__2_n_83,arg__2_n_84,arg__2_n_85,arg__2_n_86,arg__2_n_87,arg__2_n_88,arg__2_n_89,arg__2_n_90,arg__2_n_91,arg__2_n_92,arg__2_n_93,arg__2_n_94,arg__2_n_95,arg__2_n_96,arg__2_n_97,arg__2_n_98,arg__2_n_99,p_0_in1_in,arg__2_n_101,arg__2_n_102,arg__2_n_103,arg__2_n_104,arg__2_n_105}),
        .PATTERNBDETECT(NLW_arg__2_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_arg__2_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_arg__2_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_arg__2_UNDERFLOW_UNCONNECTED));
  LUT2 #(
    .INIT(4'h2)) 
    arg_i_1
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(B));
  LUT2 #(
    .INIT(4'h2)) 
    \data_out_ppF[0][11]_i_2__1 
       (.I0(halfway_ppF),
        .I1(Im_Im[5]),
        .O(\data_out_ppF[0][11]_i_2__1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \data_out_ppF[0][11]_i_3__1 
       (.I0(halfway_ppF),
        .I1(Im_Im[4]),
        .O(\data_out_ppF[0][11]_i_3__1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \data_out_ppF[0][11]_i_4__1 
       (.I0(halfway_ppF),
        .I1(Im_Im[3]),
        .O(\data_out_ppF[0][11]_i_4__1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \data_out_ppF[0][11]_i_5__1 
       (.I0(halfway_ppF),
        .I1(Im_Im[2]),
        .O(\data_out_ppF[0][11]_i_5__1_n_0 ));
  LUT4 #(
    .INIT(16'hAC5C)) 
    \data_out_ppF[0][11]_i_6__1 
       (.I0(Im_Im[5]),
        .I1(\data_out_ppF_reg[0][15] [11]),
        .I2(halfway_ppF),
        .I3(Re_Re[5]),
        .O(\data_out_ppF[0][11]_i_6__1_n_0 ));
  LUT4 #(
    .INIT(16'hAC5C)) 
    \data_out_ppF[0][11]_i_7__1 
       (.I0(Im_Im[4]),
        .I1(\data_out_ppF_reg[0][15] [10]),
        .I2(halfway_ppF),
        .I3(Re_Re[4]),
        .O(\data_out_ppF[0][11]_i_7__1_n_0 ));
  LUT4 #(
    .INIT(16'hAC5C)) 
    \data_out_ppF[0][11]_i_8__1 
       (.I0(Im_Im[3]),
        .I1(\data_out_ppF_reg[0][15] [9]),
        .I2(halfway_ppF),
        .I3(Re_Re[3]),
        .O(\data_out_ppF[0][11]_i_8__1_n_0 ));
  LUT4 #(
    .INIT(16'hAC5C)) 
    \data_out_ppF[0][11]_i_9__1 
       (.I0(Im_Im[2]),
        .I1(\data_out_ppF_reg[0][15] [8]),
        .I2(halfway_ppF),
        .I3(Re_Re[2]),
        .O(\data_out_ppF[0][11]_i_9__1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \data_out_ppF[0][15]_i_2__1 
       (.I0(halfway_ppF),
        .I1(Im_Im[8]),
        .O(\data_out_ppF[0][15]_i_2__1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \data_out_ppF[0][15]_i_3__1 
       (.I0(halfway_ppF),
        .I1(Im_Im[7]),
        .O(\data_out_ppF[0][15]_i_3__1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \data_out_ppF[0][15]_i_4__1 
       (.I0(halfway_ppF),
        .I1(Im_Im[6]),
        .O(\data_out_ppF[0][15]_i_4__1_n_0 ));
  LUT4 #(
    .INIT(16'hAC5C)) 
    \data_out_ppF[0][15]_i_5__1 
       (.I0(Im_Im[9]),
        .I1(\data_out_ppF_reg[0][15] [15]),
        .I2(halfway_ppF),
        .I3(Re_Re[9]),
        .O(\data_out_ppF[0][15]_i_5__1_n_0 ));
  LUT4 #(
    .INIT(16'hAC5C)) 
    \data_out_ppF[0][15]_i_6__1 
       (.I0(Im_Im[8]),
        .I1(\data_out_ppF_reg[0][15] [14]),
        .I2(halfway_ppF),
        .I3(Re_Re[8]),
        .O(\data_out_ppF[0][15]_i_6__1_n_0 ));
  LUT4 #(
    .INIT(16'hAC5C)) 
    \data_out_ppF[0][15]_i_7__1 
       (.I0(Im_Im[7]),
        .I1(\data_out_ppF_reg[0][15] [13]),
        .I2(halfway_ppF),
        .I3(Re_Re[7]),
        .O(\data_out_ppF[0][15]_i_7__1_n_0 ));
  LUT4 #(
    .INIT(16'hAC5C)) 
    \data_out_ppF[0][15]_i_8__1 
       (.I0(Im_Im[6]),
        .I1(\data_out_ppF_reg[0][15] [12]),
        .I2(halfway_ppF),
        .I3(Re_Re[6]),
        .O(\data_out_ppF[0][15]_i_8__1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \data_out_ppF[0][3]_i_2__1 
       (.I0(halfway_ppF),
        .I1(Im_Im[-3]),
        .O(\data_out_ppF[0][3]_i_2__1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \data_out_ppF[0][3]_i_3__1 
       (.I0(halfway_ppF),
        .I1(Im_Im[-4]),
        .O(\data_out_ppF[0][3]_i_3__1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \data_out_ppF[0][3]_i_4__1 
       (.I0(halfway_ppF),
        .I1(Im_Im[-5]),
        .O(\data_out_ppF[0][3]_i_4__1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \data_out_ppF[0][3]_i_5__1 
       (.I0(halfway_ppF),
        .I1(Im_Im[-6]),
        .O(\data_out_ppF[0][3]_i_5__1_n_0 ));
  LUT4 #(
    .INIT(16'hAC5C)) 
    \data_out_ppF[0][3]_i_6__1 
       (.I0(Im_Im[-3]),
        .I1(\data_out_ppF_reg[0][15] [3]),
        .I2(halfway_ppF),
        .I3(Re_Re[-3]),
        .O(\data_out_ppF[0][3]_i_6__1_n_0 ));
  LUT4 #(
    .INIT(16'hAC5C)) 
    \data_out_ppF[0][3]_i_7__1 
       (.I0(Im_Im[-4]),
        .I1(\data_out_ppF_reg[0][15] [2]),
        .I2(halfway_ppF),
        .I3(Re_Re[-4]),
        .O(\data_out_ppF[0][3]_i_7__1_n_0 ));
  LUT4 #(
    .INIT(16'hAC5C)) 
    \data_out_ppF[0][3]_i_8__1 
       (.I0(Im_Im[-5]),
        .I1(\data_out_ppF_reg[0][15] [1]),
        .I2(halfway_ppF),
        .I3(Re_Re[-5]),
        .O(\data_out_ppF[0][3]_i_8__1_n_0 ));
  LUT4 #(
    .INIT(16'hAC5C)) 
    \data_out_ppF[0][3]_i_9__1 
       (.I0(Im_Im[-6]),
        .I1(\data_out_ppF_reg[0][15] [0]),
        .I2(halfway_ppF),
        .I3(Re_Re[-6]),
        .O(\data_out_ppF[0][3]_i_9__1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \data_out_ppF[0][7]_i_2__1 
       (.I0(halfway_ppF),
        .I1(Im_Im[1]),
        .O(\data_out_ppF[0][7]_i_2__1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \data_out_ppF[0][7]_i_3__1 
       (.I0(halfway_ppF),
        .I1(Im_Im[0]),
        .O(\data_out_ppF[0][7]_i_3__1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \data_out_ppF[0][7]_i_4__1 
       (.I0(halfway_ppF),
        .I1(Im_Im[-1]),
        .O(\data_out_ppF[0][7]_i_4__1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \data_out_ppF[0][7]_i_5__1 
       (.I0(halfway_ppF),
        .I1(Im_Im[-2]),
        .O(\data_out_ppF[0][7]_i_5__1_n_0 ));
  LUT4 #(
    .INIT(16'hAC5C)) 
    \data_out_ppF[0][7]_i_6__1 
       (.I0(Im_Im[1]),
        .I1(\data_out_ppF_reg[0][15] [7]),
        .I2(halfway_ppF),
        .I3(Re_Re[1]),
        .O(\data_out_ppF[0][7]_i_6__1_n_0 ));
  LUT4 #(
    .INIT(16'hAC5C)) 
    \data_out_ppF[0][7]_i_7__1 
       (.I0(Im_Im[0]),
        .I1(\data_out_ppF_reg[0][15] [6]),
        .I2(halfway_ppF),
        .I3(Re_Re[0]),
        .O(\data_out_ppF[0][7]_i_7__1_n_0 ));
  LUT4 #(
    .INIT(16'hAC5C)) 
    \data_out_ppF[0][7]_i_8__1 
       (.I0(Im_Im[-1]),
        .I1(\data_out_ppF_reg[0][15] [5]),
        .I2(halfway_ppF),
        .I3(Re_Re[-1]),
        .O(\data_out_ppF[0][7]_i_8__1_n_0 ));
  LUT4 #(
    .INIT(16'hAC5C)) 
    \data_out_ppF[0][7]_i_9__1 
       (.I0(Im_Im[-2]),
        .I1(\data_out_ppF_reg[0][15] [4]),
        .I2(halfway_ppF),
        .I3(Re_Re[-2]),
        .O(\data_out_ppF[0][7]_i_9__1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \data_out_ppF[1][11]_i_2__1 
       (.I0(Re_Im[5]),
        .I1(halfway_ppF),
        .O(\data_out_ppF[1][11]_i_2__1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \data_out_ppF[1][11]_i_3__1 
       (.I0(Re_Im[4]),
        .I1(halfway_ppF),
        .O(\data_out_ppF[1][11]_i_3__1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \data_out_ppF[1][11]_i_4__1 
       (.I0(Re_Im[3]),
        .I1(halfway_ppF),
        .O(\data_out_ppF[1][11]_i_4__1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \data_out_ppF[1][11]_i_5__1 
       (.I0(Re_Im[2]),
        .I1(halfway_ppF),
        .O(\data_out_ppF[1][11]_i_5__1_n_0 ));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \data_out_ppF[1][11]_i_6__1 
       (.I0(Re_Im[5]),
        .I1(\data_out_ppF_reg[1][15] [11]),
        .I2(halfway_ppF),
        .I3(Im_Re[5]),
        .O(\data_out_ppF[1][11]_i_6__1_n_0 ));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \data_out_ppF[1][11]_i_7__1 
       (.I0(Re_Im[4]),
        .I1(\data_out_ppF_reg[1][15] [10]),
        .I2(halfway_ppF),
        .I3(Im_Re[4]),
        .O(\data_out_ppF[1][11]_i_7__1_n_0 ));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \data_out_ppF[1][11]_i_8__1 
       (.I0(Re_Im[3]),
        .I1(\data_out_ppF_reg[1][15] [9]),
        .I2(halfway_ppF),
        .I3(Im_Re[3]),
        .O(\data_out_ppF[1][11]_i_8__1_n_0 ));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \data_out_ppF[1][11]_i_9__1 
       (.I0(Re_Im[2]),
        .I1(\data_out_ppF_reg[1][15] [8]),
        .I2(halfway_ppF),
        .I3(Im_Re[2]),
        .O(\data_out_ppF[1][11]_i_9__1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \data_out_ppF[1][15]_i_2__1 
       (.I0(Re_Im[8]),
        .I1(halfway_ppF),
        .O(\data_out_ppF[1][15]_i_2__1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \data_out_ppF[1][15]_i_3__1 
       (.I0(Re_Im[7]),
        .I1(halfway_ppF),
        .O(\data_out_ppF[1][15]_i_3__1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \data_out_ppF[1][15]_i_4__1 
       (.I0(Re_Im[6]),
        .I1(halfway_ppF),
        .O(\data_out_ppF[1][15]_i_4__1_n_0 ));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \data_out_ppF[1][15]_i_5__1 
       (.I0(Re_Im[9]),
        .I1(\data_out_ppF_reg[1][15] [15]),
        .I2(halfway_ppF),
        .I3(Im_Re[9]),
        .O(\data_out_ppF[1][15]_i_5__1_n_0 ));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \data_out_ppF[1][15]_i_6__1 
       (.I0(Re_Im[8]),
        .I1(\data_out_ppF_reg[1][15] [14]),
        .I2(halfway_ppF),
        .I3(Im_Re[8]),
        .O(\data_out_ppF[1][15]_i_6__1_n_0 ));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \data_out_ppF[1][15]_i_7__1 
       (.I0(Re_Im[7]),
        .I1(\data_out_ppF_reg[1][15] [13]),
        .I2(halfway_ppF),
        .I3(Im_Re[7]),
        .O(\data_out_ppF[1][15]_i_7__1_n_0 ));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \data_out_ppF[1][15]_i_8__1 
       (.I0(Re_Im[6]),
        .I1(\data_out_ppF_reg[1][15] [12]),
        .I2(halfway_ppF),
        .I3(Im_Re[6]),
        .O(\data_out_ppF[1][15]_i_8__1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \data_out_ppF[1][3]_i_2__1 
       (.I0(Re_Im[-3]),
        .I1(halfway_ppF),
        .O(\data_out_ppF[1][3]_i_2__1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \data_out_ppF[1][3]_i_3__1 
       (.I0(Re_Im[-4]),
        .I1(halfway_ppF),
        .O(\data_out_ppF[1][3]_i_3__1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \data_out_ppF[1][3]_i_4__1 
       (.I0(Re_Im[-5]),
        .I1(halfway_ppF),
        .O(\data_out_ppF[1][3]_i_4__1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \data_out_ppF[1][3]_i_5__1 
       (.I0(Re_Im[-6]),
        .I1(halfway_ppF),
        .O(\data_out_ppF[1][3]_i_5__1_n_0 ));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \data_out_ppF[1][3]_i_6__1 
       (.I0(Re_Im[-3]),
        .I1(\data_out_ppF_reg[1][15] [3]),
        .I2(halfway_ppF),
        .I3(Im_Re[-3]),
        .O(\data_out_ppF[1][3]_i_6__1_n_0 ));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \data_out_ppF[1][3]_i_7__1 
       (.I0(Re_Im[-4]),
        .I1(\data_out_ppF_reg[1][15] [2]),
        .I2(halfway_ppF),
        .I3(Im_Re[-4]),
        .O(\data_out_ppF[1][3]_i_7__1_n_0 ));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \data_out_ppF[1][3]_i_8__1 
       (.I0(Re_Im[-5]),
        .I1(\data_out_ppF_reg[1][15] [1]),
        .I2(halfway_ppF),
        .I3(Im_Re[-5]),
        .O(\data_out_ppF[1][3]_i_8__1_n_0 ));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \data_out_ppF[1][3]_i_9__1 
       (.I0(Re_Im[-6]),
        .I1(\data_out_ppF_reg[1][15] [0]),
        .I2(halfway_ppF),
        .I3(Im_Re[-6]),
        .O(\data_out_ppF[1][3]_i_9__1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \data_out_ppF[1][7]_i_2__1 
       (.I0(Re_Im[1]),
        .I1(halfway_ppF),
        .O(\data_out_ppF[1][7]_i_2__1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \data_out_ppF[1][7]_i_3__1 
       (.I0(Re_Im[0]),
        .I1(halfway_ppF),
        .O(\data_out_ppF[1][7]_i_3__1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \data_out_ppF[1][7]_i_4__1 
       (.I0(Re_Im[-1]),
        .I1(halfway_ppF),
        .O(\data_out_ppF[1][7]_i_4__1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \data_out_ppF[1][7]_i_5__1 
       (.I0(Re_Im[-2]),
        .I1(halfway_ppF),
        .O(\data_out_ppF[1][7]_i_5__1_n_0 ));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \data_out_ppF[1][7]_i_6__1 
       (.I0(Re_Im[1]),
        .I1(\data_out_ppF_reg[1][15] [7]),
        .I2(halfway_ppF),
        .I3(Im_Re[1]),
        .O(\data_out_ppF[1][7]_i_6__1_n_0 ));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \data_out_ppF[1][7]_i_7__1 
       (.I0(Re_Im[0]),
        .I1(\data_out_ppF_reg[1][15] [6]),
        .I2(halfway_ppF),
        .I3(Im_Re[0]),
        .O(\data_out_ppF[1][7]_i_7__1_n_0 ));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \data_out_ppF[1][7]_i_8__1 
       (.I0(Re_Im[-1]),
        .I1(\data_out_ppF_reg[1][15] [5]),
        .I2(halfway_ppF),
        .I3(Im_Re[-1]),
        .O(\data_out_ppF[1][7]_i_8__1_n_0 ));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \data_out_ppF[1][7]_i_9__1 
       (.I0(Re_Im[-2]),
        .I1(\data_out_ppF_reg[1][15] [4]),
        .I2(halfway_ppF),
        .I3(Im_Re[-2]),
        .O(\data_out_ppF[1][7]_i_9__1_n_0 ));
  CARRY4 \data_out_ppF_reg[0][11]_i_1__1 
       (.CI(\data_out_ppF_reg[0][7]_i_1__1_n_0 ),
        .CO({\data_out_ppF_reg[0][11]_i_1__1_n_0 ,\data_out_ppF_reg[0][11]_i_1__1_n_1 ,\data_out_ppF_reg[0][11]_i_1__1_n_2 ,\data_out_ppF_reg[0][11]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI({\data_out_ppF[0][11]_i_2__1_n_0 ,\data_out_ppF[0][11]_i_3__1_n_0 ,\data_out_ppF[0][11]_i_4__1_n_0 ,\data_out_ppF[0][11]_i_5__1_n_0 }),
        .O(out[11:8]),
        .S({\data_out_ppF[0][11]_i_6__1_n_0 ,\data_out_ppF[0][11]_i_7__1_n_0 ,\data_out_ppF[0][11]_i_8__1_n_0 ,\data_out_ppF[0][11]_i_9__1_n_0 }));
  CARRY4 \data_out_ppF_reg[0][15]_i_1__1 
       (.CI(\data_out_ppF_reg[0][11]_i_1__1_n_0 ),
        .CO({\NLW_data_out_ppF_reg[0][15]_i_1__1_CO_UNCONNECTED [3],\data_out_ppF_reg[0][15]_i_1__1_n_1 ,\data_out_ppF_reg[0][15]_i_1__1_n_2 ,\data_out_ppF_reg[0][15]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\data_out_ppF[0][15]_i_2__1_n_0 ,\data_out_ppF[0][15]_i_3__1_n_0 ,\data_out_ppF[0][15]_i_4__1_n_0 }),
        .O(out[15:12]),
        .S({\data_out_ppF[0][15]_i_5__1_n_0 ,\data_out_ppF[0][15]_i_6__1_n_0 ,\data_out_ppF[0][15]_i_7__1_n_0 ,\data_out_ppF[0][15]_i_8__1_n_0 }));
  CARRY4 \data_out_ppF_reg[0][3]_i_1__1 
       (.CI(1'b0),
        .CO({\data_out_ppF_reg[0][3]_i_1__1_n_0 ,\data_out_ppF_reg[0][3]_i_1__1_n_1 ,\data_out_ppF_reg[0][3]_i_1__1_n_2 ,\data_out_ppF_reg[0][3]_i_1__1_n_3 }),
        .CYINIT(halfway_ppF),
        .DI({\data_out_ppF[0][3]_i_2__1_n_0 ,\data_out_ppF[0][3]_i_3__1_n_0 ,\data_out_ppF[0][3]_i_4__1_n_0 ,\data_out_ppF[0][3]_i_5__1_n_0 }),
        .O(out[3:0]),
        .S({\data_out_ppF[0][3]_i_6__1_n_0 ,\data_out_ppF[0][3]_i_7__1_n_0 ,\data_out_ppF[0][3]_i_8__1_n_0 ,\data_out_ppF[0][3]_i_9__1_n_0 }));
  CARRY4 \data_out_ppF_reg[0][7]_i_1__1 
       (.CI(\data_out_ppF_reg[0][3]_i_1__1_n_0 ),
        .CO({\data_out_ppF_reg[0][7]_i_1__1_n_0 ,\data_out_ppF_reg[0][7]_i_1__1_n_1 ,\data_out_ppF_reg[0][7]_i_1__1_n_2 ,\data_out_ppF_reg[0][7]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI({\data_out_ppF[0][7]_i_2__1_n_0 ,\data_out_ppF[0][7]_i_3__1_n_0 ,\data_out_ppF[0][7]_i_4__1_n_0 ,\data_out_ppF[0][7]_i_5__1_n_0 }),
        .O(out[7:4]),
        .S({\data_out_ppF[0][7]_i_6__1_n_0 ,\data_out_ppF[0][7]_i_7__1_n_0 ,\data_out_ppF[0][7]_i_8__1_n_0 ,\data_out_ppF[0][7]_i_9__1_n_0 }));
  CARRY4 \data_out_ppF_reg[1][11]_i_1__1 
       (.CI(\data_out_ppF_reg[1][7]_i_1__1_n_0 ),
        .CO({\data_out_ppF_reg[1][11]_i_1__1_n_0 ,\data_out_ppF_reg[1][11]_i_1__1_n_1 ,\data_out_ppF_reg[1][11]_i_1__1_n_2 ,\data_out_ppF_reg[1][11]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI({\data_out_ppF[1][11]_i_2__1_n_0 ,\data_out_ppF[1][11]_i_3__1_n_0 ,\data_out_ppF[1][11]_i_4__1_n_0 ,\data_out_ppF[1][11]_i_5__1_n_0 }),
        .O(\Re_Im_reg[8]_0 [11:8]),
        .S({\data_out_ppF[1][11]_i_6__1_n_0 ,\data_out_ppF[1][11]_i_7__1_n_0 ,\data_out_ppF[1][11]_i_8__1_n_0 ,\data_out_ppF[1][11]_i_9__1_n_0 }));
  CARRY4 \data_out_ppF_reg[1][15]_i_1__1 
       (.CI(\data_out_ppF_reg[1][11]_i_1__1_n_0 ),
        .CO({\NLW_data_out_ppF_reg[1][15]_i_1__1_CO_UNCONNECTED [3],\data_out_ppF_reg[1][15]_i_1__1_n_1 ,\data_out_ppF_reg[1][15]_i_1__1_n_2 ,\data_out_ppF_reg[1][15]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\data_out_ppF[1][15]_i_2__1_n_0 ,\data_out_ppF[1][15]_i_3__1_n_0 ,\data_out_ppF[1][15]_i_4__1_n_0 }),
        .O(\Re_Im_reg[8]_0 [15:12]),
        .S({\data_out_ppF[1][15]_i_5__1_n_0 ,\data_out_ppF[1][15]_i_6__1_n_0 ,\data_out_ppF[1][15]_i_7__1_n_0 ,\data_out_ppF[1][15]_i_8__1_n_0 }));
  CARRY4 \data_out_ppF_reg[1][3]_i_1__1 
       (.CI(1'b0),
        .CO({\data_out_ppF_reg[1][3]_i_1__1_n_0 ,\data_out_ppF_reg[1][3]_i_1__1_n_1 ,\data_out_ppF_reg[1][3]_i_1__1_n_2 ,\data_out_ppF_reg[1][3]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI({\data_out_ppF[1][3]_i_2__1_n_0 ,\data_out_ppF[1][3]_i_3__1_n_0 ,\data_out_ppF[1][3]_i_4__1_n_0 ,\data_out_ppF[1][3]_i_5__1_n_0 }),
        .O(\Re_Im_reg[8]_0 [3:0]),
        .S({\data_out_ppF[1][3]_i_6__1_n_0 ,\data_out_ppF[1][3]_i_7__1_n_0 ,\data_out_ppF[1][3]_i_8__1_n_0 ,\data_out_ppF[1][3]_i_9__1_n_0 }));
  CARRY4 \data_out_ppF_reg[1][7]_i_1__1 
       (.CI(\data_out_ppF_reg[1][3]_i_1__1_n_0 ),
        .CO({\data_out_ppF_reg[1][7]_i_1__1_n_0 ,\data_out_ppF_reg[1][7]_i_1__1_n_1 ,\data_out_ppF_reg[1][7]_i_1__1_n_2 ,\data_out_ppF_reg[1][7]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI({\data_out_ppF[1][7]_i_2__1_n_0 ,\data_out_ppF[1][7]_i_3__1_n_0 ,\data_out_ppF[1][7]_i_4__1_n_0 ,\data_out_ppF[1][7]_i_5__1_n_0 }),
        .O(\Re_Im_reg[8]_0 [7:4]),
        .S({\data_out_ppF[1][7]_i_6__1_n_0 ,\data_out_ppF[1][7]_i_7__1_n_0 ,\data_out_ppF[1][7]_i_8__1_n_0 ,\data_out_ppF[1][7]_i_9__1_n_0 }));
  LUT4 #(
    .INIT(16'hB332)) 
    i__carry__0_i_1__5
       (.I0(arg__0_n_91),
        .I1(arg__0_n_82),
        .I2(arg__0_n_84),
        .I3(arg__0_n_83),
        .O(i__carry__0_i_1__5_n_0));
  LUT4 #(
    .INIT(16'hB332)) 
    i__carry__0_i_1__6
       (.I0(arg__1_n_91),
        .I1(arg__1_n_82),
        .I2(arg__1_n_84),
        .I3(arg__1_n_83),
        .O(i__carry__0_i_1__6_n_0));
  LUT4 #(
    .INIT(16'hB332)) 
    i__carry__0_i_1__7
       (.I0(arg__2_n_91),
        .I1(arg__2_n_82),
        .I2(arg__2_n_84),
        .I3(arg__2_n_83),
        .O(i__carry__0_i_1__7_n_0));
  LUT4 #(
    .INIT(16'hB332)) 
    i__carry__0_i_2__5
       (.I0(arg__0_n_92),
        .I1(arg__0_n_82),
        .I2(arg__0_n_84),
        .I3(arg__0_n_83),
        .O(i__carry__0_i_2__5_n_0));
  LUT4 #(
    .INIT(16'hB332)) 
    i__carry__0_i_2__6
       (.I0(arg__1_n_92),
        .I1(arg__1_n_82),
        .I2(arg__1_n_84),
        .I3(arg__1_n_83),
        .O(i__carry__0_i_2__6_n_0));
  LUT4 #(
    .INIT(16'hB332)) 
    i__carry__0_i_2__7
       (.I0(arg__2_n_92),
        .I1(arg__2_n_82),
        .I2(arg__2_n_84),
        .I3(arg__2_n_83),
        .O(i__carry__0_i_2__7_n_0));
  LUT4 #(
    .INIT(16'hB332)) 
    i__carry__0_i_3__5
       (.I0(arg__0_n_93),
        .I1(arg__0_n_82),
        .I2(arg__0_n_84),
        .I3(arg__0_n_83),
        .O(i__carry__0_i_3__5_n_0));
  LUT4 #(
    .INIT(16'hB332)) 
    i__carry__0_i_3__6
       (.I0(arg__1_n_93),
        .I1(arg__1_n_82),
        .I2(arg__1_n_84),
        .I3(arg__1_n_83),
        .O(i__carry__0_i_3__6_n_0));
  LUT4 #(
    .INIT(16'hB332)) 
    i__carry__0_i_3__7
       (.I0(arg__2_n_93),
        .I1(arg__2_n_82),
        .I2(arg__2_n_84),
        .I3(arg__2_n_83),
        .O(i__carry__0_i_3__7_n_0));
  LUT4 #(
    .INIT(16'hB332)) 
    i__carry__0_i_4__5
       (.I0(arg__0_n_94),
        .I1(arg__0_n_82),
        .I2(arg__0_n_84),
        .I3(arg__0_n_83),
        .O(i__carry__0_i_4__5_n_0));
  LUT4 #(
    .INIT(16'hB332)) 
    i__carry__0_i_4__6
       (.I0(arg__1_n_94),
        .I1(arg__1_n_82),
        .I2(arg__1_n_84),
        .I3(arg__1_n_83),
        .O(i__carry__0_i_4__6_n_0));
  LUT4 #(
    .INIT(16'hB332)) 
    i__carry__0_i_4__7
       (.I0(arg__2_n_94),
        .I1(arg__2_n_82),
        .I2(arg__2_n_84),
        .I3(arg__2_n_83),
        .O(i__carry__0_i_4__7_n_0));
  LUT4 #(
    .INIT(16'hB332)) 
    i__carry__1_i_1__5
       (.I0(arg__0_n_87),
        .I1(arg__0_n_82),
        .I2(arg__0_n_84),
        .I3(arg__0_n_83),
        .O(i__carry__1_i_1__5_n_0));
  LUT4 #(
    .INIT(16'hB332)) 
    i__carry__1_i_1__6
       (.I0(arg__1_n_87),
        .I1(arg__1_n_82),
        .I2(arg__1_n_84),
        .I3(arg__1_n_83),
        .O(i__carry__1_i_1__6_n_0));
  LUT4 #(
    .INIT(16'hB332)) 
    i__carry__1_i_1__7
       (.I0(arg__2_n_87),
        .I1(arg__2_n_82),
        .I2(arg__2_n_84),
        .I3(arg__2_n_83),
        .O(i__carry__1_i_1__7_n_0));
  LUT4 #(
    .INIT(16'hB332)) 
    i__carry__1_i_2__5
       (.I0(arg__0_n_88),
        .I1(arg__0_n_82),
        .I2(arg__0_n_84),
        .I3(arg__0_n_83),
        .O(i__carry__1_i_2__5_n_0));
  LUT4 #(
    .INIT(16'hB332)) 
    i__carry__1_i_2__6
       (.I0(arg__1_n_88),
        .I1(arg__1_n_82),
        .I2(arg__1_n_84),
        .I3(arg__1_n_83),
        .O(i__carry__1_i_2__6_n_0));
  LUT4 #(
    .INIT(16'hB332)) 
    i__carry__1_i_2__7
       (.I0(arg__2_n_88),
        .I1(arg__2_n_82),
        .I2(arg__2_n_84),
        .I3(arg__2_n_83),
        .O(i__carry__1_i_2__7_n_0));
  LUT4 #(
    .INIT(16'hB332)) 
    i__carry__1_i_3__5
       (.I0(arg__0_n_89),
        .I1(arg__0_n_82),
        .I2(arg__0_n_84),
        .I3(arg__0_n_83),
        .O(i__carry__1_i_3__5_n_0));
  LUT4 #(
    .INIT(16'hB332)) 
    i__carry__1_i_3__6
       (.I0(arg__1_n_89),
        .I1(arg__1_n_82),
        .I2(arg__1_n_84),
        .I3(arg__1_n_83),
        .O(i__carry__1_i_3__6_n_0));
  LUT4 #(
    .INIT(16'hB332)) 
    i__carry__1_i_3__7
       (.I0(arg__2_n_89),
        .I1(arg__2_n_82),
        .I2(arg__2_n_84),
        .I3(arg__2_n_83),
        .O(i__carry__1_i_3__7_n_0));
  LUT4 #(
    .INIT(16'hB332)) 
    i__carry__1_i_4__5
       (.I0(arg__0_n_90),
        .I1(arg__0_n_82),
        .I2(arg__0_n_84),
        .I3(arg__0_n_83),
        .O(i__carry__1_i_4__5_n_0));
  LUT4 #(
    .INIT(16'hB332)) 
    i__carry__1_i_4__6
       (.I0(arg__1_n_90),
        .I1(arg__1_n_82),
        .I2(arg__1_n_84),
        .I3(arg__1_n_83),
        .O(i__carry__1_i_4__6_n_0));
  LUT4 #(
    .INIT(16'hB332)) 
    i__carry__1_i_4__7
       (.I0(arg__2_n_90),
        .I1(arg__2_n_82),
        .I2(arg__2_n_84),
        .I3(arg__2_n_83),
        .O(i__carry__1_i_4__7_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    i__carry__2_i_1__10
       (.I0(arg__2_n_82),
        .O(p_1_in4_in));
  LUT1 #(
    .INIT(2'h2)) 
    i__carry__2_i_1__8
       (.I0(arg__0_n_82),
        .O(p_1_in7_in));
  LUT1 #(
    .INIT(2'h2)) 
    i__carry__2_i_1__9
       (.I0(arg__1_n_82),
        .O(p_1_in1_in));
  LUT4 #(
    .INIT(16'hB332)) 
    i__carry__2_i_2__5
       (.I0(arg__0_n_85),
        .I1(arg__0_n_82),
        .I2(arg__0_n_84),
        .I3(arg__0_n_83),
        .O(i__carry__2_i_2__5_n_0));
  LUT4 #(
    .INIT(16'hB332)) 
    i__carry__2_i_2__6
       (.I0(arg__1_n_85),
        .I1(arg__1_n_82),
        .I2(arg__1_n_84),
        .I3(arg__1_n_83),
        .O(i__carry__2_i_2__6_n_0));
  LUT4 #(
    .INIT(16'hB332)) 
    i__carry__2_i_2__7
       (.I0(arg__2_n_85),
        .I1(arg__2_n_82),
        .I2(arg__2_n_84),
        .I3(arg__2_n_83),
        .O(i__carry__2_i_2__7_n_0));
  LUT4 #(
    .INIT(16'hB332)) 
    i__carry__2_i_3__5
       (.I0(arg__0_n_86),
        .I1(arg__0_n_82),
        .I2(arg__0_n_84),
        .I3(arg__0_n_83),
        .O(i__carry__2_i_3__5_n_0));
  LUT4 #(
    .INIT(16'hB332)) 
    i__carry__2_i_3__6
       (.I0(arg__1_n_86),
        .I1(arg__1_n_82),
        .I2(arg__1_n_84),
        .I3(arg__1_n_83),
        .O(i__carry__2_i_3__6_n_0));
  LUT4 #(
    .INIT(16'hB332)) 
    i__carry__2_i_3__7
       (.I0(arg__2_n_86),
        .I1(arg__2_n_82),
        .I2(arg__2_n_84),
        .I3(arg__2_n_83),
        .O(i__carry__2_i_3__7_n_0));
  LUT4 #(
    .INIT(16'hB332)) 
    i__carry_i_1__14
       (.I0(arg__0_n_99),
        .I1(arg__0_n_82),
        .I2(arg__0_n_84),
        .I3(arg__0_n_83),
        .O(i__carry_i_1__14_n_0));
  LUT4 #(
    .INIT(16'hB332)) 
    i__carry_i_1__15
       (.I0(arg__1_n_99),
        .I1(arg__1_n_82),
        .I2(arg__1_n_84),
        .I3(arg__1_n_83),
        .O(i__carry_i_1__15_n_0));
  LUT4 #(
    .INIT(16'hB332)) 
    i__carry_i_1__16
       (.I0(arg__2_n_99),
        .I1(arg__2_n_82),
        .I2(arg__2_n_84),
        .I3(arg__2_n_83),
        .O(i__carry_i_1__16_n_0));
  LUT4 #(
    .INIT(16'hB332)) 
    i__carry_i_2__14
       (.I0(arg__0_n_95),
        .I1(arg__0_n_82),
        .I2(arg__0_n_84),
        .I3(arg__0_n_83),
        .O(i__carry_i_2__14_n_0));
  LUT4 #(
    .INIT(16'hB332)) 
    i__carry_i_2__15
       (.I0(arg__1_n_95),
        .I1(arg__1_n_82),
        .I2(arg__1_n_84),
        .I3(arg__1_n_83),
        .O(i__carry_i_2__15_n_0));
  LUT4 #(
    .INIT(16'hB332)) 
    i__carry_i_2__16
       (.I0(arg__2_n_95),
        .I1(arg__2_n_82),
        .I2(arg__2_n_84),
        .I3(arg__2_n_83),
        .O(i__carry_i_2__16_n_0));
  LUT4 #(
    .INIT(16'hB332)) 
    i__carry_i_3__5
       (.I0(arg__0_n_96),
        .I1(arg__0_n_82),
        .I2(arg__0_n_84),
        .I3(arg__0_n_83),
        .O(i__carry_i_3__5_n_0));
  LUT4 #(
    .INIT(16'hB332)) 
    i__carry_i_3__6
       (.I0(arg__1_n_96),
        .I1(arg__1_n_82),
        .I2(arg__1_n_84),
        .I3(arg__1_n_83),
        .O(i__carry_i_3__6_n_0));
  LUT4 #(
    .INIT(16'hB332)) 
    i__carry_i_3__7
       (.I0(arg__2_n_96),
        .I1(arg__2_n_82),
        .I2(arg__2_n_84),
        .I3(arg__2_n_83),
        .O(i__carry_i_3__7_n_0));
  LUT4 #(
    .INIT(16'hB332)) 
    i__carry_i_4__14
       (.I0(arg__0_n_97),
        .I1(arg__0_n_82),
        .I2(arg__0_n_84),
        .I3(arg__0_n_83),
        .O(i__carry_i_4__14_n_0));
  LUT4 #(
    .INIT(16'hB332)) 
    i__carry_i_4__15
       (.I0(arg__1_n_97),
        .I1(arg__1_n_82),
        .I2(arg__1_n_84),
        .I3(arg__1_n_83),
        .O(i__carry_i_4__15_n_0));
  LUT4 #(
    .INIT(16'hB332)) 
    i__carry_i_4__16
       (.I0(arg__2_n_97),
        .I1(arg__2_n_82),
        .I2(arg__2_n_84),
        .I3(arg__2_n_83),
        .O(i__carry_i_4__16_n_0));
  LUT4 #(
    .INIT(16'hB332)) 
    i__carry_i_5__5
       (.I0(arg__0_n_98),
        .I1(arg__0_n_82),
        .I2(arg__0_n_84),
        .I3(arg__0_n_83),
        .O(i__carry_i_5__5_n_0));
  LUT4 #(
    .INIT(16'hB332)) 
    i__carry_i_5__6
       (.I0(arg__1_n_98),
        .I1(arg__1_n_82),
        .I2(arg__1_n_84),
        .I3(arg__1_n_83),
        .O(i__carry_i_5__6_n_0));
  LUT4 #(
    .INIT(16'hB332)) 
    i__carry_i_5__7
       (.I0(arg__2_n_98),
        .I1(arg__2_n_82),
        .I2(arg__2_n_84),
        .I3(arg__2_n_83),
        .O(i__carry_i_5__7_n_0));
  CARRY4 plusOp_carry
       (.CI(1'b0),
        .CO({plusOp_carry_n_0,plusOp_carry_n_1,plusOp_carry_n_2,plusOp_carry_n_3}),
        .CYINIT(plusOp_carry_i_1__1_n_0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({plusOp_carry_n_4,plusOp_carry_n_5,plusOp_carry_n_6,plusOp_carry_n_7}),
        .S({plusOp_carry_i_2__1_n_0,plusOp_carry_i_3__1_n_0,plusOp_carry_i_4__1_n_0,plusOp_carry_i_5__1_n_0}));
  CARRY4 plusOp_carry__0
       (.CI(plusOp_carry_n_0),
        .CO({plusOp_carry__0_n_0,plusOp_carry__0_n_1,plusOp_carry__0_n_2,plusOp_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({plusOp_carry__0_n_4,plusOp_carry__0_n_5,plusOp_carry__0_n_6,plusOp_carry__0_n_7}),
        .S({plusOp_carry__0_i_1__1_n_0,plusOp_carry__0_i_2__1_n_0,plusOp_carry__0_i_3__1_n_0,plusOp_carry__0_i_4__1_n_0}));
  LUT4 #(
    .INIT(16'hB332)) 
    plusOp_carry__0_i_1__1
       (.I0(arg_n_91),
        .I1(p_3_in),
        .I2(to_sulv[0]),
        .I3(to_sulv[1]),
        .O(plusOp_carry__0_i_1__1_n_0));
  LUT4 #(
    .INIT(16'hB332)) 
    plusOp_carry__0_i_2__1
       (.I0(arg_n_92),
        .I1(p_3_in),
        .I2(to_sulv[0]),
        .I3(to_sulv[1]),
        .O(plusOp_carry__0_i_2__1_n_0));
  LUT4 #(
    .INIT(16'hB332)) 
    plusOp_carry__0_i_3__1
       (.I0(arg_n_93),
        .I1(p_3_in),
        .I2(to_sulv[0]),
        .I3(to_sulv[1]),
        .O(plusOp_carry__0_i_3__1_n_0));
  LUT4 #(
    .INIT(16'hB332)) 
    plusOp_carry__0_i_4__1
       (.I0(arg_n_94),
        .I1(p_3_in),
        .I2(to_sulv[0]),
        .I3(to_sulv[1]),
        .O(plusOp_carry__0_i_4__1_n_0));
  CARRY4 plusOp_carry__1
       (.CI(plusOp_carry__0_n_0),
        .CO({plusOp_carry__1_n_0,plusOp_carry__1_n_1,plusOp_carry__1_n_2,plusOp_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({plusOp_carry__1_n_4,plusOp_carry__1_n_5,plusOp_carry__1_n_6,plusOp_carry__1_n_7}),
        .S({plusOp_carry__1_i_1__1_n_0,plusOp_carry__1_i_2__1_n_0,plusOp_carry__1_i_3__1_n_0,plusOp_carry__1_i_4__1_n_0}));
  LUT4 #(
    .INIT(16'hB332)) 
    plusOp_carry__1_i_1__1
       (.I0(arg_n_87),
        .I1(p_3_in),
        .I2(to_sulv[0]),
        .I3(to_sulv[1]),
        .O(plusOp_carry__1_i_1__1_n_0));
  LUT4 #(
    .INIT(16'hB332)) 
    plusOp_carry__1_i_2__1
       (.I0(arg_n_88),
        .I1(p_3_in),
        .I2(to_sulv[0]),
        .I3(to_sulv[1]),
        .O(plusOp_carry__1_i_2__1_n_0));
  LUT4 #(
    .INIT(16'hB332)) 
    plusOp_carry__1_i_3__1
       (.I0(arg_n_89),
        .I1(p_3_in),
        .I2(to_sulv[0]),
        .I3(to_sulv[1]),
        .O(plusOp_carry__1_i_3__1_n_0));
  LUT4 #(
    .INIT(16'hB332)) 
    plusOp_carry__1_i_4__1
       (.I0(arg_n_90),
        .I1(p_3_in),
        .I2(to_sulv[0]),
        .I3(to_sulv[1]),
        .O(plusOp_carry__1_i_4__1_n_0));
  CARRY4 plusOp_carry__2
       (.CI(plusOp_carry__1_n_0),
        .CO({plusOp_carry__2_n_0,NLW_plusOp_carry__2_CO_UNCONNECTED[2],plusOp_carry__2_n_2,plusOp_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b1,1'b0,1'b0}),
        .O({NLW_plusOp_carry__2_O_UNCONNECTED[3],plusOp_carry__2_n_5,plusOp_carry__2_n_6,plusOp_carry__2_n_7}),
        .S({1'b1,p_1_in,plusOp_carry__2_i_2__1_n_0,plusOp_carry__2_i_3__1_n_0}));
  LUT1 #(
    .INIT(2'h2)) 
    plusOp_carry__2_i_1__1
       (.I0(p_3_in),
        .O(p_1_in));
  LUT4 #(
    .INIT(16'hB332)) 
    plusOp_carry__2_i_2__1
       (.I0(arg_n_85),
        .I1(p_3_in),
        .I2(to_sulv[0]),
        .I3(to_sulv[1]),
        .O(plusOp_carry__2_i_2__1_n_0));
  LUT4 #(
    .INIT(16'hB332)) 
    plusOp_carry__2_i_3__1
       (.I0(arg_n_86),
        .I1(p_3_in),
        .I2(to_sulv[0]),
        .I3(to_sulv[1]),
        .O(plusOp_carry__2_i_3__1_n_0));
  LUT4 #(
    .INIT(16'hB332)) 
    plusOp_carry_i_1__1
       (.I0(arg_n_99),
        .I1(p_3_in),
        .I2(to_sulv[0]),
        .I3(to_sulv[1]),
        .O(plusOp_carry_i_1__1_n_0));
  LUT4 #(
    .INIT(16'hB332)) 
    plusOp_carry_i_2__1
       (.I0(arg_n_95),
        .I1(p_3_in),
        .I2(to_sulv[0]),
        .I3(to_sulv[1]),
        .O(plusOp_carry_i_2__1_n_0));
  LUT4 #(
    .INIT(16'hB332)) 
    plusOp_carry_i_3__1
       (.I0(arg_n_96),
        .I1(p_3_in),
        .I2(to_sulv[0]),
        .I3(to_sulv[1]),
        .O(plusOp_carry_i_3__1_n_0));
  LUT4 #(
    .INIT(16'hB332)) 
    plusOp_carry_i_4__1
       (.I0(arg_n_97),
        .I1(p_3_in),
        .I2(to_sulv[0]),
        .I3(to_sulv[1]),
        .O(plusOp_carry_i_4__1_n_0));
  LUT4 #(
    .INIT(16'hB332)) 
    plusOp_carry_i_5__1
       (.I0(arg_n_98),
        .I1(p_3_in),
        .I2(to_sulv[0]),
        .I3(to_sulv[1]),
        .O(plusOp_carry_i_5__1_n_0));
  CARRY4 \plusOp_inferred__0/i__carry 
       (.CI(1'b0),
        .CO({\plusOp_inferred__0/i__carry_n_0 ,\plusOp_inferred__0/i__carry_n_1 ,\plusOp_inferred__0/i__carry_n_2 ,\plusOp_inferred__0/i__carry_n_3 }),
        .CYINIT(i__carry_i_1__14_n_0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\plusOp_inferred__0/i__carry_n_4 ,\plusOp_inferred__0/i__carry_n_5 ,\plusOp_inferred__0/i__carry_n_6 ,\plusOp_inferred__0/i__carry_n_7 }),
        .S({i__carry_i_2__14_n_0,i__carry_i_3__5_n_0,i__carry_i_4__14_n_0,i__carry_i_5__5_n_0}));
  CARRY4 \plusOp_inferred__0/i__carry__0 
       (.CI(\plusOp_inferred__0/i__carry_n_0 ),
        .CO({\plusOp_inferred__0/i__carry__0_n_0 ,\plusOp_inferred__0/i__carry__0_n_1 ,\plusOp_inferred__0/i__carry__0_n_2 ,\plusOp_inferred__0/i__carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\plusOp_inferred__0/i__carry__0_n_4 ,\plusOp_inferred__0/i__carry__0_n_5 ,\plusOp_inferred__0/i__carry__0_n_6 ,\plusOp_inferred__0/i__carry__0_n_7 }),
        .S({i__carry__0_i_1__5_n_0,i__carry__0_i_2__5_n_0,i__carry__0_i_3__5_n_0,i__carry__0_i_4__5_n_0}));
  CARRY4 \plusOp_inferred__0/i__carry__1 
       (.CI(\plusOp_inferred__0/i__carry__0_n_0 ),
        .CO({\plusOp_inferred__0/i__carry__1_n_0 ,\plusOp_inferred__0/i__carry__1_n_1 ,\plusOp_inferred__0/i__carry__1_n_2 ,\plusOp_inferred__0/i__carry__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\plusOp_inferred__0/i__carry__1_n_4 ,\plusOp_inferred__0/i__carry__1_n_5 ,\plusOp_inferred__0/i__carry__1_n_6 ,\plusOp_inferred__0/i__carry__1_n_7 }),
        .S({i__carry__1_i_1__5_n_0,i__carry__1_i_2__5_n_0,i__carry__1_i_3__5_n_0,i__carry__1_i_4__5_n_0}));
  CARRY4 \plusOp_inferred__0/i__carry__2 
       (.CI(\plusOp_inferred__0/i__carry__1_n_0 ),
        .CO({\plusOp_inferred__0/i__carry__2_n_0 ,\NLW_plusOp_inferred__0/i__carry__2_CO_UNCONNECTED [2],\plusOp_inferred__0/i__carry__2_n_2 ,\plusOp_inferred__0/i__carry__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b1,1'b0,1'b0}),
        .O({\NLW_plusOp_inferred__0/i__carry__2_O_UNCONNECTED [3],p_0_in6_in,\plusOp_inferred__0/i__carry__2_n_6 ,\plusOp_inferred__0/i__carry__2_n_7 }),
        .S({1'b1,p_1_in7_in,i__carry__2_i_2__5_n_0,i__carry__2_i_3__5_n_0}));
  CARRY4 \plusOp_inferred__1/i__carry 
       (.CI(1'b0),
        .CO({\plusOp_inferred__1/i__carry_n_0 ,\plusOp_inferred__1/i__carry_n_1 ,\plusOp_inferred__1/i__carry_n_2 ,\plusOp_inferred__1/i__carry_n_3 }),
        .CYINIT(i__carry_i_1__15_n_0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\plusOp_inferred__1/i__carry_n_4 ,\plusOp_inferred__1/i__carry_n_5 ,\plusOp_inferred__1/i__carry_n_6 ,\plusOp_inferred__1/i__carry_n_7 }),
        .S({i__carry_i_2__15_n_0,i__carry_i_3__6_n_0,i__carry_i_4__15_n_0,i__carry_i_5__6_n_0}));
  CARRY4 \plusOp_inferred__1/i__carry__0 
       (.CI(\plusOp_inferred__1/i__carry_n_0 ),
        .CO({\plusOp_inferred__1/i__carry__0_n_0 ,\plusOp_inferred__1/i__carry__0_n_1 ,\plusOp_inferred__1/i__carry__0_n_2 ,\plusOp_inferred__1/i__carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\plusOp_inferred__1/i__carry__0_n_4 ,\plusOp_inferred__1/i__carry__0_n_5 ,\plusOp_inferred__1/i__carry__0_n_6 ,\plusOp_inferred__1/i__carry__0_n_7 }),
        .S({i__carry__0_i_1__6_n_0,i__carry__0_i_2__6_n_0,i__carry__0_i_3__6_n_0,i__carry__0_i_4__6_n_0}));
  CARRY4 \plusOp_inferred__1/i__carry__1 
       (.CI(\plusOp_inferred__1/i__carry__0_n_0 ),
        .CO({\plusOp_inferred__1/i__carry__1_n_0 ,\plusOp_inferred__1/i__carry__1_n_1 ,\plusOp_inferred__1/i__carry__1_n_2 ,\plusOp_inferred__1/i__carry__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\plusOp_inferred__1/i__carry__1_n_4 ,\plusOp_inferred__1/i__carry__1_n_5 ,\plusOp_inferred__1/i__carry__1_n_6 ,\plusOp_inferred__1/i__carry__1_n_7 }),
        .S({i__carry__1_i_1__6_n_0,i__carry__1_i_2__6_n_0,i__carry__1_i_3__6_n_0,i__carry__1_i_4__6_n_0}));
  CARRY4 \plusOp_inferred__1/i__carry__2 
       (.CI(\plusOp_inferred__1/i__carry__1_n_0 ),
        .CO({\plusOp_inferred__1/i__carry__2_n_0 ,\NLW_plusOp_inferred__1/i__carry__2_CO_UNCONNECTED [2],\plusOp_inferred__1/i__carry__2_n_2 ,\plusOp_inferred__1/i__carry__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b1,1'b0,1'b0}),
        .O({\NLW_plusOp_inferred__1/i__carry__2_O_UNCONNECTED [3],p_0_in0_in,\plusOp_inferred__1/i__carry__2_n_6 ,\plusOp_inferred__1/i__carry__2_n_7 }),
        .S({1'b1,p_1_in1_in,i__carry__2_i_2__6_n_0,i__carry__2_i_3__6_n_0}));
  CARRY4 \plusOp_inferred__2/i__carry 
       (.CI(1'b0),
        .CO({\plusOp_inferred__2/i__carry_n_0 ,\plusOp_inferred__2/i__carry_n_1 ,\plusOp_inferred__2/i__carry_n_2 ,\plusOp_inferred__2/i__carry_n_3 }),
        .CYINIT(i__carry_i_1__16_n_0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\plusOp_inferred__2/i__carry_n_4 ,\plusOp_inferred__2/i__carry_n_5 ,\plusOp_inferred__2/i__carry_n_6 ,\plusOp_inferred__2/i__carry_n_7 }),
        .S({i__carry_i_2__16_n_0,i__carry_i_3__7_n_0,i__carry_i_4__16_n_0,i__carry_i_5__7_n_0}));
  CARRY4 \plusOp_inferred__2/i__carry__0 
       (.CI(\plusOp_inferred__2/i__carry_n_0 ),
        .CO({\plusOp_inferred__2/i__carry__0_n_0 ,\plusOp_inferred__2/i__carry__0_n_1 ,\plusOp_inferred__2/i__carry__0_n_2 ,\plusOp_inferred__2/i__carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\plusOp_inferred__2/i__carry__0_n_4 ,\plusOp_inferred__2/i__carry__0_n_5 ,\plusOp_inferred__2/i__carry__0_n_6 ,\plusOp_inferred__2/i__carry__0_n_7 }),
        .S({i__carry__0_i_1__7_n_0,i__carry__0_i_2__7_n_0,i__carry__0_i_3__7_n_0,i__carry__0_i_4__7_n_0}));
  CARRY4 \plusOp_inferred__2/i__carry__1 
       (.CI(\plusOp_inferred__2/i__carry__0_n_0 ),
        .CO({\plusOp_inferred__2/i__carry__1_n_0 ,\plusOp_inferred__2/i__carry__1_n_1 ,\plusOp_inferred__2/i__carry__1_n_2 ,\plusOp_inferred__2/i__carry__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\plusOp_inferred__2/i__carry__1_n_4 ,\plusOp_inferred__2/i__carry__1_n_5 ,\plusOp_inferred__2/i__carry__1_n_6 ,\plusOp_inferred__2/i__carry__1_n_7 }),
        .S({i__carry__1_i_1__7_n_0,i__carry__1_i_2__7_n_0,i__carry__1_i_3__7_n_0,i__carry__1_i_4__7_n_0}));
  CARRY4 \plusOp_inferred__2/i__carry__2 
       (.CI(\plusOp_inferred__2/i__carry__1_n_0 ),
        .CO({\plusOp_inferred__2/i__carry__2_n_0 ,\NLW_plusOp_inferred__2/i__carry__2_CO_UNCONNECTED [2],\plusOp_inferred__2/i__carry__2_n_2 ,\plusOp_inferred__2/i__carry__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b1,1'b0,1'b0}),
        .O({\NLW_plusOp_inferred__2/i__carry__2_O_UNCONNECTED [3],p_0_in3_in,\plusOp_inferred__2/i__carry__2_n_6 ,\plusOp_inferred__2/i__carry__2_n_7 }),
        .S({1'b1,p_1_in4_in,i__carry__2_i_2__7_n_0,i__carry__2_i_3__7_n_0}));
endmodule

(* ORIG_REF_NAME = "Rotator" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Rotator_3
   (out,
    \Re_Im_reg[8]_0 ,
    B,
    Q,
    arg__0_0,
    arg__0_1,
    arg_0,
    halfway_ppF,
    clk,
    reset,
    \data_out_ppF_reg[0][15] ,
    \data_out_ppF_reg[1][15] );
  output [15:0]out;
  output [15:0]\Re_Im_reg[8]_0 ;
  input [2:0]B;
  input [15:0]Q;
  input [2:0]arg__0_0;
  input [15:0]arg__0_1;
  input [1:0]arg_0;
  input halfway_ppF;
  input clk;
  input reset;
  input [15:0]\data_out_ppF_reg[0][15] ;
  input [15:0]\data_out_ppF_reg[1][15] ;

  wire [2:0]B;
  wire [9:-6]Im_Im;
  wire \Im_Im[-6]_i_2__0_n_0 ;
  wire \Im_Im[-6]_i_3__0_n_0 ;
  wire \Im_Im[-6]_i_4__0_n_0 ;
  wire \Im_Im[8]_i_2__0_n_0 ;
  wire \Im_Im[8]_i_3__0_n_0 ;
  wire \Im_Im[8]_i_4__0_n_0 ;
  wire \Im_Im[8]_i_5__0_n_0 ;
  wire \Im_Im[8]_i_6__0_n_0 ;
  wire \Im_Im[8]_i_7__0_n_0 ;
  wire \Im_Im[9]_i_2__0_n_0 ;
  wire \Im_Im[9]_i_3__0_n_0 ;
  wire \Im_Im[9]_i_4__0_n_0 ;
  wire \Im_Im[9]_i_5__0_n_0 ;
  wire [9:-6]Im_Re;
  wire \Im_Re[-1]_i_1__0_n_0 ;
  wire \Im_Re[-2]_i_1__0_n_0 ;
  wire \Im_Re[-3]_i_1__0_n_0 ;
  wire \Im_Re[-4]_i_1__0_n_0 ;
  wire \Im_Re[-5]_i_1__0_n_0 ;
  wire \Im_Re[-6]_i_1__0_n_0 ;
  wire \Im_Re[-6]_i_2__0_n_0 ;
  wire \Im_Re[-6]_i_3__0_n_0 ;
  wire \Im_Re[-6]_i_4__0_n_0 ;
  wire \Im_Re[0]_i_1__0_n_0 ;
  wire \Im_Re[1]_i_1__0_n_0 ;
  wire \Im_Re[2]_i_1__0_n_0 ;
  wire \Im_Re[3]_i_1__0_n_0 ;
  wire \Im_Re[4]_i_1__0_n_0 ;
  wire \Im_Re[5]_i_1__0_n_0 ;
  wire \Im_Re[6]_i_1__0_n_0 ;
  wire \Im_Re[7]_i_1__0_n_0 ;
  wire \Im_Re[8]_i_1__0_n_0 ;
  wire \Im_Re[8]_i_2__0_n_0 ;
  wire \Im_Re[8]_i_3__0_n_0 ;
  wire \Im_Re[8]_i_4__0_n_0 ;
  wire \Im_Re[8]_i_5__0_n_0 ;
  wire \Im_Re[8]_i_6__0_n_0 ;
  wire \Im_Re[8]_i_7__0_n_0 ;
  wire \Im_Re[9]_i_1__0_n_0 ;
  wire \Im_Re[9]_i_2__0_n_0 ;
  wire \Im_Re[9]_i_3__0_n_0 ;
  wire \Im_Re[9]_i_4__0_n_0 ;
  wire \Im_Re[9]_i_5__0_n_0 ;
  wire [15:0]Q;
  wire [9:-6]Re_Im;
  wire \Re_Im[-1]_i_1__0_n_0 ;
  wire \Re_Im[-2]_i_1__0_n_0 ;
  wire \Re_Im[-3]_i_1__0_n_0 ;
  wire \Re_Im[-4]_i_1__0_n_0 ;
  wire \Re_Im[-5]_i_1__0_n_0 ;
  wire \Re_Im[-6]_i_1__0_n_0 ;
  wire \Re_Im[-6]_i_2__0_n_0 ;
  wire \Re_Im[-6]_i_3__0_n_0 ;
  wire \Re_Im[-6]_i_4__0_n_0 ;
  wire \Re_Im[0]_i_1__0_n_0 ;
  wire \Re_Im[1]_i_1__0_n_0 ;
  wire \Re_Im[2]_i_1__0_n_0 ;
  wire \Re_Im[3]_i_1__0_n_0 ;
  wire \Re_Im[4]_i_1__0_n_0 ;
  wire \Re_Im[5]_i_1__0_n_0 ;
  wire \Re_Im[6]_i_1__0_n_0 ;
  wire \Re_Im[7]_i_1__0_n_0 ;
  wire \Re_Im[8]_i_1__0_n_0 ;
  wire \Re_Im[8]_i_2__0_n_0 ;
  wire \Re_Im[8]_i_3__0_n_0 ;
  wire \Re_Im[8]_i_4__0_n_0 ;
  wire \Re_Im[8]_i_5__0_n_0 ;
  wire \Re_Im[8]_i_6__0_n_0 ;
  wire \Re_Im[8]_i_7__0_n_0 ;
  wire \Re_Im[9]_i_1__0_n_0 ;
  wire \Re_Im[9]_i_2__0_n_0 ;
  wire \Re_Im[9]_i_3__0_n_0 ;
  wire \Re_Im[9]_i_4__0_n_0 ;
  wire \Re_Im[9]_i_5__0_n_0 ;
  wire [15:0]\Re_Im_reg[8]_0 ;
  wire [9:-6]Re_Re;
  wire \Re_Re[-1]_i_1__0_n_0 ;
  wire \Re_Re[-2]_i_1__0_n_0 ;
  wire \Re_Re[-3]_i_1__0_n_0 ;
  wire \Re_Re[-4]_i_1__0_n_0 ;
  wire \Re_Re[-5]_i_1__0_n_0 ;
  wire \Re_Re[-6]_i_1__0_n_0 ;
  wire \Re_Re[-6]_i_2__0_n_0 ;
  wire \Re_Re[-6]_i_3__0_n_0 ;
  wire \Re_Re[-6]_i_4__0_n_0 ;
  wire \Re_Re[0]_i_1__0_n_0 ;
  wire \Re_Re[1]_i_1__0_n_0 ;
  wire \Re_Re[2]_i_1__0_n_0 ;
  wire \Re_Re[3]_i_1__0_n_0 ;
  wire \Re_Re[4]_i_1__0_n_0 ;
  wire \Re_Re[5]_i_1__0_n_0 ;
  wire \Re_Re[6]_i_1__0_n_0 ;
  wire \Re_Re[7]_i_1__0_n_0 ;
  wire \Re_Re[8]_i_1__0_n_0 ;
  wire \Re_Re[8]_i_2__0_n_0 ;
  wire \Re_Re[8]_i_3__0_n_0 ;
  wire \Re_Re[8]_i_4__0_n_0 ;
  wire \Re_Re[8]_i_5__0_n_0 ;
  wire \Re_Re[8]_i_6__0_n_0 ;
  wire \Re_Re[8]_i_7__0_n_0 ;
  wire \Re_Re[9]_i_1__0_n_0 ;
  wire \Re_Re[9]_i_2__0_n_0 ;
  wire \Re_Re[9]_i_3__0_n_0 ;
  wire \Re_Re[9]_i_4__0_n_0 ;
  wire \Re_Re[9]_i_5__0_n_0 ;
  wire [1:0]arg_0;
  wire [2:0]arg__0_0;
  wire [15:0]arg__0_1;
  wire arg__0_i_4_n_0;
  wire arg__0_n_101;
  wire arg__0_n_102;
  wire arg__0_n_103;
  wire arg__0_n_104;
  wire arg__0_n_105;
  wire arg__0_n_82;
  wire arg__0_n_83;
  wire arg__0_n_84;
  wire arg__0_n_85;
  wire arg__0_n_86;
  wire arg__0_n_87;
  wire arg__0_n_88;
  wire arg__0_n_89;
  wire arg__0_n_90;
  wire arg__0_n_91;
  wire arg__0_n_92;
  wire arg__0_n_93;
  wire arg__0_n_94;
  wire arg__0_n_95;
  wire arg__0_n_96;
  wire arg__0_n_97;
  wire arg__0_n_98;
  wire arg__0_n_99;
  wire arg__1_n_101;
  wire arg__1_n_102;
  wire arg__1_n_103;
  wire arg__1_n_104;
  wire arg__1_n_105;
  wire arg__1_n_82;
  wire arg__1_n_83;
  wire arg__1_n_84;
  wire arg__1_n_85;
  wire arg__1_n_86;
  wire arg__1_n_87;
  wire arg__1_n_88;
  wire arg__1_n_89;
  wire arg__1_n_90;
  wire arg__1_n_91;
  wire arg__1_n_92;
  wire arg__1_n_93;
  wire arg__1_n_94;
  wire arg__1_n_95;
  wire arg__1_n_96;
  wire arg__1_n_97;
  wire arg__1_n_98;
  wire arg__1_n_99;
  wire arg__2_n_101;
  wire arg__2_n_102;
  wire arg__2_n_103;
  wire arg__2_n_104;
  wire arg__2_n_105;
  wire arg__2_n_82;
  wire arg__2_n_83;
  wire arg__2_n_84;
  wire arg__2_n_85;
  wire arg__2_n_86;
  wire arg__2_n_87;
  wire arg__2_n_88;
  wire arg__2_n_89;
  wire arg__2_n_90;
  wire arg__2_n_91;
  wire arg__2_n_92;
  wire arg__2_n_93;
  wire arg__2_n_94;
  wire arg__2_n_95;
  wire arg__2_n_96;
  wire arg__2_n_97;
  wire arg__2_n_98;
  wire arg__2_n_99;
  wire [5:5]arg__3;
  wire arg_i_1__1_n_0;
  wire arg_i_2_n_0;
  wire arg_n_101;
  wire arg_n_102;
  wire arg_n_103;
  wire arg_n_104;
  wire arg_n_105;
  wire arg_n_85;
  wire arg_n_86;
  wire arg_n_87;
  wire arg_n_88;
  wire arg_n_89;
  wire arg_n_90;
  wire arg_n_91;
  wire arg_n_92;
  wire arg_n_93;
  wire arg_n_94;
  wire arg_n_95;
  wire arg_n_96;
  wire arg_n_97;
  wire arg_n_98;
  wire arg_n_99;
  wire clk;
  wire \data_out_ppF[0][11]_i_2__0_n_0 ;
  wire \data_out_ppF[0][11]_i_3__0_n_0 ;
  wire \data_out_ppF[0][11]_i_4__0_n_0 ;
  wire \data_out_ppF[0][11]_i_5__0_n_0 ;
  wire \data_out_ppF[0][11]_i_6__0_n_0 ;
  wire \data_out_ppF[0][11]_i_7__0_n_0 ;
  wire \data_out_ppF[0][11]_i_8__0_n_0 ;
  wire \data_out_ppF[0][11]_i_9__0_n_0 ;
  wire \data_out_ppF[0][15]_i_2__0_n_0 ;
  wire \data_out_ppF[0][15]_i_3__0_n_0 ;
  wire \data_out_ppF[0][15]_i_4__0_n_0 ;
  wire \data_out_ppF[0][15]_i_5__0_n_0 ;
  wire \data_out_ppF[0][15]_i_6__0_n_0 ;
  wire \data_out_ppF[0][15]_i_7__0_n_0 ;
  wire \data_out_ppF[0][15]_i_8__0_n_0 ;
  wire \data_out_ppF[0][3]_i_2__0_n_0 ;
  wire \data_out_ppF[0][3]_i_3__0_n_0 ;
  wire \data_out_ppF[0][3]_i_4__0_n_0 ;
  wire \data_out_ppF[0][3]_i_5__0_n_0 ;
  wire \data_out_ppF[0][3]_i_6__0_n_0 ;
  wire \data_out_ppF[0][3]_i_7__0_n_0 ;
  wire \data_out_ppF[0][3]_i_8__0_n_0 ;
  wire \data_out_ppF[0][3]_i_9__0_n_0 ;
  wire \data_out_ppF[0][7]_i_2__0_n_0 ;
  wire \data_out_ppF[0][7]_i_3__0_n_0 ;
  wire \data_out_ppF[0][7]_i_4__0_n_0 ;
  wire \data_out_ppF[0][7]_i_5__0_n_0 ;
  wire \data_out_ppF[0][7]_i_6__0_n_0 ;
  wire \data_out_ppF[0][7]_i_7__0_n_0 ;
  wire \data_out_ppF[0][7]_i_8__0_n_0 ;
  wire \data_out_ppF[0][7]_i_9__0_n_0 ;
  wire \data_out_ppF[1][11]_i_2__0_n_0 ;
  wire \data_out_ppF[1][11]_i_3__0_n_0 ;
  wire \data_out_ppF[1][11]_i_4__0_n_0 ;
  wire \data_out_ppF[1][11]_i_5__0_n_0 ;
  wire \data_out_ppF[1][11]_i_6__0_n_0 ;
  wire \data_out_ppF[1][11]_i_7__0_n_0 ;
  wire \data_out_ppF[1][11]_i_8__0_n_0 ;
  wire \data_out_ppF[1][11]_i_9__0_n_0 ;
  wire \data_out_ppF[1][15]_i_2__0_n_0 ;
  wire \data_out_ppF[1][15]_i_3__0_n_0 ;
  wire \data_out_ppF[1][15]_i_4__0_n_0 ;
  wire \data_out_ppF[1][15]_i_5__0_n_0 ;
  wire \data_out_ppF[1][15]_i_6__0_n_0 ;
  wire \data_out_ppF[1][15]_i_7__0_n_0 ;
  wire \data_out_ppF[1][15]_i_8__0_n_0 ;
  wire \data_out_ppF[1][3]_i_2__0_n_0 ;
  wire \data_out_ppF[1][3]_i_3__0_n_0 ;
  wire \data_out_ppF[1][3]_i_4__0_n_0 ;
  wire \data_out_ppF[1][3]_i_5__0_n_0 ;
  wire \data_out_ppF[1][3]_i_6__0_n_0 ;
  wire \data_out_ppF[1][3]_i_7__0_n_0 ;
  wire \data_out_ppF[1][3]_i_8__0_n_0 ;
  wire \data_out_ppF[1][3]_i_9__0_n_0 ;
  wire \data_out_ppF[1][7]_i_2__0_n_0 ;
  wire \data_out_ppF[1][7]_i_3__0_n_0 ;
  wire \data_out_ppF[1][7]_i_4__0_n_0 ;
  wire \data_out_ppF[1][7]_i_5__0_n_0 ;
  wire \data_out_ppF[1][7]_i_6__0_n_0 ;
  wire \data_out_ppF[1][7]_i_7__0_n_0 ;
  wire \data_out_ppF[1][7]_i_8__0_n_0 ;
  wire \data_out_ppF[1][7]_i_9__0_n_0 ;
  wire \data_out_ppF_reg[0][11]_i_1__0_n_0 ;
  wire \data_out_ppF_reg[0][11]_i_1__0_n_1 ;
  wire \data_out_ppF_reg[0][11]_i_1__0_n_2 ;
  wire \data_out_ppF_reg[0][11]_i_1__0_n_3 ;
  wire [15:0]\data_out_ppF_reg[0][15] ;
  wire \data_out_ppF_reg[0][15]_i_1__0_n_1 ;
  wire \data_out_ppF_reg[0][15]_i_1__0_n_2 ;
  wire \data_out_ppF_reg[0][15]_i_1__0_n_3 ;
  wire \data_out_ppF_reg[0][3]_i_1__0_n_0 ;
  wire \data_out_ppF_reg[0][3]_i_1__0_n_1 ;
  wire \data_out_ppF_reg[0][3]_i_1__0_n_2 ;
  wire \data_out_ppF_reg[0][3]_i_1__0_n_3 ;
  wire \data_out_ppF_reg[0][7]_i_1__0_n_0 ;
  wire \data_out_ppF_reg[0][7]_i_1__0_n_1 ;
  wire \data_out_ppF_reg[0][7]_i_1__0_n_2 ;
  wire \data_out_ppF_reg[0][7]_i_1__0_n_3 ;
  wire \data_out_ppF_reg[1][11]_i_1__0_n_0 ;
  wire \data_out_ppF_reg[1][11]_i_1__0_n_1 ;
  wire \data_out_ppF_reg[1][11]_i_1__0_n_2 ;
  wire \data_out_ppF_reg[1][11]_i_1__0_n_3 ;
  wire [15:0]\data_out_ppF_reg[1][15] ;
  wire \data_out_ppF_reg[1][15]_i_1__0_n_1 ;
  wire \data_out_ppF_reg[1][15]_i_1__0_n_2 ;
  wire \data_out_ppF_reg[1][15]_i_1__0_n_3 ;
  wire \data_out_ppF_reg[1][3]_i_1__0_n_0 ;
  wire \data_out_ppF_reg[1][3]_i_1__0_n_1 ;
  wire \data_out_ppF_reg[1][3]_i_1__0_n_2 ;
  wire \data_out_ppF_reg[1][3]_i_1__0_n_3 ;
  wire \data_out_ppF_reg[1][7]_i_1__0_n_0 ;
  wire \data_out_ppF_reg[1][7]_i_1__0_n_1 ;
  wire \data_out_ppF_reg[1][7]_i_1__0_n_2 ;
  wire \data_out_ppF_reg[1][7]_i_1__0_n_3 ;
  wire halfway_ppF;
  wire i__carry__0_i_1__2_n_0;
  wire i__carry__0_i_1__3_n_0;
  wire i__carry__0_i_1__4_n_0;
  wire i__carry__0_i_2__2_n_0;
  wire i__carry__0_i_2__3_n_0;
  wire i__carry__0_i_2__4_n_0;
  wire i__carry__0_i_3__2_n_0;
  wire i__carry__0_i_3__3_n_0;
  wire i__carry__0_i_3__4_n_0;
  wire i__carry__0_i_4__2_n_0;
  wire i__carry__0_i_4__3_n_0;
  wire i__carry__0_i_4__4_n_0;
  wire i__carry__1_i_1__2_n_0;
  wire i__carry__1_i_1__3_n_0;
  wire i__carry__1_i_1__4_n_0;
  wire i__carry__1_i_2__2_n_0;
  wire i__carry__1_i_2__3_n_0;
  wire i__carry__1_i_2__4_n_0;
  wire i__carry__1_i_3__2_n_0;
  wire i__carry__1_i_3__3_n_0;
  wire i__carry__1_i_3__4_n_0;
  wire i__carry__1_i_4__2_n_0;
  wire i__carry__1_i_4__3_n_0;
  wire i__carry__1_i_4__4_n_0;
  wire i__carry__2_i_2__2_n_0;
  wire i__carry__2_i_2__3_n_0;
  wire i__carry__2_i_2__4_n_0;
  wire i__carry__2_i_3__2_n_0;
  wire i__carry__2_i_3__3_n_0;
  wire i__carry__2_i_3__4_n_0;
  wire i__carry_i_1__10_n_0;
  wire i__carry_i_1__8_n_0;
  wire i__carry_i_1__9_n_0;
  wire i__carry_i_2__10_n_0;
  wire i__carry_i_2__8_n_0;
  wire i__carry_i_2__9_n_0;
  wire i__carry_i_3__2_n_0;
  wire i__carry_i_3__3_n_0;
  wire i__carry_i_3__4_n_0;
  wire i__carry_i_4__10_n_0;
  wire i__carry_i_4__8_n_0;
  wire i__carry_i_4__9_n_0;
  wire i__carry_i_5__2_n_0;
  wire i__carry_i_5__3_n_0;
  wire i__carry_i_5__4_n_0;
  wire [15:0]out;
  wire p_0_in0_in;
  wire p_0_in10_in;
  wire p_0_in1_in;
  wire p_0_in3_in;
  wire p_0_in5_in;
  wire p_0_in6_in;
  wire p_1_in;
  wire p_1_in1_in;
  wire p_1_in4_in;
  wire p_1_in7_in;
  wire p_3_in;
  wire plusOp_carry__0_i_1__0_n_0;
  wire plusOp_carry__0_i_2__0_n_0;
  wire plusOp_carry__0_i_3__0_n_0;
  wire plusOp_carry__0_i_4__0_n_0;
  wire plusOp_carry__0_n_0;
  wire plusOp_carry__0_n_1;
  wire plusOp_carry__0_n_2;
  wire plusOp_carry__0_n_3;
  wire plusOp_carry__0_n_4;
  wire plusOp_carry__0_n_5;
  wire plusOp_carry__0_n_6;
  wire plusOp_carry__0_n_7;
  wire plusOp_carry__1_i_1__0_n_0;
  wire plusOp_carry__1_i_2__0_n_0;
  wire plusOp_carry__1_i_3__0_n_0;
  wire plusOp_carry__1_i_4__0_n_0;
  wire plusOp_carry__1_n_0;
  wire plusOp_carry__1_n_1;
  wire plusOp_carry__1_n_2;
  wire plusOp_carry__1_n_3;
  wire plusOp_carry__1_n_4;
  wire plusOp_carry__1_n_5;
  wire plusOp_carry__1_n_6;
  wire plusOp_carry__1_n_7;
  wire plusOp_carry__2_i_2__0_n_0;
  wire plusOp_carry__2_i_3__0_n_0;
  wire plusOp_carry__2_n_0;
  wire plusOp_carry__2_n_2;
  wire plusOp_carry__2_n_3;
  wire plusOp_carry__2_n_5;
  wire plusOp_carry__2_n_6;
  wire plusOp_carry__2_n_7;
  wire plusOp_carry_i_1__0_n_0;
  wire plusOp_carry_i_2__0_n_0;
  wire plusOp_carry_i_3__0_n_0;
  wire plusOp_carry_i_4__0_n_0;
  wire plusOp_carry_i_5__0_n_0;
  wire plusOp_carry_n_0;
  wire plusOp_carry_n_1;
  wire plusOp_carry_n_2;
  wire plusOp_carry_n_3;
  wire plusOp_carry_n_4;
  wire plusOp_carry_n_5;
  wire plusOp_carry_n_6;
  wire plusOp_carry_n_7;
  wire \plusOp_inferred__0/i__carry__0_n_0 ;
  wire \plusOp_inferred__0/i__carry__0_n_1 ;
  wire \plusOp_inferred__0/i__carry__0_n_2 ;
  wire \plusOp_inferred__0/i__carry__0_n_3 ;
  wire \plusOp_inferred__0/i__carry__0_n_4 ;
  wire \plusOp_inferred__0/i__carry__0_n_5 ;
  wire \plusOp_inferred__0/i__carry__0_n_6 ;
  wire \plusOp_inferred__0/i__carry__0_n_7 ;
  wire \plusOp_inferred__0/i__carry__1_n_0 ;
  wire \plusOp_inferred__0/i__carry__1_n_1 ;
  wire \plusOp_inferred__0/i__carry__1_n_2 ;
  wire \plusOp_inferred__0/i__carry__1_n_3 ;
  wire \plusOp_inferred__0/i__carry__1_n_4 ;
  wire \plusOp_inferred__0/i__carry__1_n_5 ;
  wire \plusOp_inferred__0/i__carry__1_n_6 ;
  wire \plusOp_inferred__0/i__carry__1_n_7 ;
  wire \plusOp_inferred__0/i__carry__2_n_0 ;
  wire \plusOp_inferred__0/i__carry__2_n_2 ;
  wire \plusOp_inferred__0/i__carry__2_n_3 ;
  wire \plusOp_inferred__0/i__carry__2_n_6 ;
  wire \plusOp_inferred__0/i__carry__2_n_7 ;
  wire \plusOp_inferred__0/i__carry_n_0 ;
  wire \plusOp_inferred__0/i__carry_n_1 ;
  wire \plusOp_inferred__0/i__carry_n_2 ;
  wire \plusOp_inferred__0/i__carry_n_3 ;
  wire \plusOp_inferred__0/i__carry_n_4 ;
  wire \plusOp_inferred__0/i__carry_n_5 ;
  wire \plusOp_inferred__0/i__carry_n_6 ;
  wire \plusOp_inferred__0/i__carry_n_7 ;
  wire \plusOp_inferred__1/i__carry__0_n_0 ;
  wire \plusOp_inferred__1/i__carry__0_n_1 ;
  wire \plusOp_inferred__1/i__carry__0_n_2 ;
  wire \plusOp_inferred__1/i__carry__0_n_3 ;
  wire \plusOp_inferred__1/i__carry__0_n_4 ;
  wire \plusOp_inferred__1/i__carry__0_n_5 ;
  wire \plusOp_inferred__1/i__carry__0_n_6 ;
  wire \plusOp_inferred__1/i__carry__0_n_7 ;
  wire \plusOp_inferred__1/i__carry__1_n_0 ;
  wire \plusOp_inferred__1/i__carry__1_n_1 ;
  wire \plusOp_inferred__1/i__carry__1_n_2 ;
  wire \plusOp_inferred__1/i__carry__1_n_3 ;
  wire \plusOp_inferred__1/i__carry__1_n_4 ;
  wire \plusOp_inferred__1/i__carry__1_n_5 ;
  wire \plusOp_inferred__1/i__carry__1_n_6 ;
  wire \plusOp_inferred__1/i__carry__1_n_7 ;
  wire \plusOp_inferred__1/i__carry__2_n_0 ;
  wire \plusOp_inferred__1/i__carry__2_n_2 ;
  wire \plusOp_inferred__1/i__carry__2_n_3 ;
  wire \plusOp_inferred__1/i__carry__2_n_6 ;
  wire \plusOp_inferred__1/i__carry__2_n_7 ;
  wire \plusOp_inferred__1/i__carry_n_0 ;
  wire \plusOp_inferred__1/i__carry_n_1 ;
  wire \plusOp_inferred__1/i__carry_n_2 ;
  wire \plusOp_inferred__1/i__carry_n_3 ;
  wire \plusOp_inferred__1/i__carry_n_4 ;
  wire \plusOp_inferred__1/i__carry_n_5 ;
  wire \plusOp_inferred__1/i__carry_n_6 ;
  wire \plusOp_inferred__1/i__carry_n_7 ;
  wire \plusOp_inferred__2/i__carry__0_n_0 ;
  wire \plusOp_inferred__2/i__carry__0_n_1 ;
  wire \plusOp_inferred__2/i__carry__0_n_2 ;
  wire \plusOp_inferred__2/i__carry__0_n_3 ;
  wire \plusOp_inferred__2/i__carry__0_n_4 ;
  wire \plusOp_inferred__2/i__carry__0_n_5 ;
  wire \plusOp_inferred__2/i__carry__0_n_6 ;
  wire \plusOp_inferred__2/i__carry__0_n_7 ;
  wire \plusOp_inferred__2/i__carry__1_n_0 ;
  wire \plusOp_inferred__2/i__carry__1_n_1 ;
  wire \plusOp_inferred__2/i__carry__1_n_2 ;
  wire \plusOp_inferred__2/i__carry__1_n_3 ;
  wire \plusOp_inferred__2/i__carry__1_n_4 ;
  wire \plusOp_inferred__2/i__carry__1_n_5 ;
  wire \plusOp_inferred__2/i__carry__1_n_6 ;
  wire \plusOp_inferred__2/i__carry__1_n_7 ;
  wire \plusOp_inferred__2/i__carry__2_n_0 ;
  wire \plusOp_inferred__2/i__carry__2_n_2 ;
  wire \plusOp_inferred__2/i__carry__2_n_3 ;
  wire \plusOp_inferred__2/i__carry__2_n_6 ;
  wire \plusOp_inferred__2/i__carry__2_n_7 ;
  wire \plusOp_inferred__2/i__carry_n_0 ;
  wire \plusOp_inferred__2/i__carry_n_1 ;
  wire \plusOp_inferred__2/i__carry_n_2 ;
  wire \plusOp_inferred__2/i__carry_n_3 ;
  wire \plusOp_inferred__2/i__carry_n_4 ;
  wire \plusOp_inferred__2/i__carry_n_5 ;
  wire \plusOp_inferred__2/i__carry_n_6 ;
  wire \plusOp_inferred__2/i__carry_n_7 ;
  wire reset;
  wire [9:-6]resize;
  wire [1:0]to_sulv;
  wire NLW_arg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_arg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_arg_OVERFLOW_UNCONNECTED;
  wire NLW_arg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_arg_PATTERNDETECT_UNCONNECTED;
  wire NLW_arg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_arg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_arg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_arg_CARRYOUT_UNCONNECTED;
  wire [47:24]NLW_arg_P_UNCONNECTED;
  wire [47:0]NLW_arg_PCOUT_UNCONNECTED;
  wire NLW_arg__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_arg__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_arg__0_OVERFLOW_UNCONNECTED;
  wire NLW_arg__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_arg__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_arg__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_arg__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_arg__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_arg__0_CARRYOUT_UNCONNECTED;
  wire [47:24]NLW_arg__0_P_UNCONNECTED;
  wire [47:0]NLW_arg__0_PCOUT_UNCONNECTED;
  wire NLW_arg__1_CARRYCASCOUT_UNCONNECTED;
  wire NLW_arg__1_MULTSIGNOUT_UNCONNECTED;
  wire NLW_arg__1_OVERFLOW_UNCONNECTED;
  wire NLW_arg__1_PATTERNBDETECT_UNCONNECTED;
  wire NLW_arg__1_PATTERNDETECT_UNCONNECTED;
  wire NLW_arg__1_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_arg__1_ACOUT_UNCONNECTED;
  wire [17:0]NLW_arg__1_BCOUT_UNCONNECTED;
  wire [3:0]NLW_arg__1_CARRYOUT_UNCONNECTED;
  wire [47:24]NLW_arg__1_P_UNCONNECTED;
  wire [47:0]NLW_arg__1_PCOUT_UNCONNECTED;
  wire NLW_arg__2_CARRYCASCOUT_UNCONNECTED;
  wire NLW_arg__2_MULTSIGNOUT_UNCONNECTED;
  wire NLW_arg__2_OVERFLOW_UNCONNECTED;
  wire NLW_arg__2_PATTERNBDETECT_UNCONNECTED;
  wire NLW_arg__2_PATTERNDETECT_UNCONNECTED;
  wire NLW_arg__2_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_arg__2_ACOUT_UNCONNECTED;
  wire [17:0]NLW_arg__2_BCOUT_UNCONNECTED;
  wire [3:0]NLW_arg__2_CARRYOUT_UNCONNECTED;
  wire [47:24]NLW_arg__2_P_UNCONNECTED;
  wire [47:0]NLW_arg__2_PCOUT_UNCONNECTED;
  wire [3:3]\NLW_data_out_ppF_reg[0][15]_i_1__0_CO_UNCONNECTED ;
  wire [3:3]\NLW_data_out_ppF_reg[1][15]_i_1__0_CO_UNCONNECTED ;
  wire [2:2]NLW_plusOp_carry__2_CO_UNCONNECTED;
  wire [3:3]NLW_plusOp_carry__2_O_UNCONNECTED;
  wire [2:2]\NLW_plusOp_inferred__0/i__carry__2_CO_UNCONNECTED ;
  wire [3:3]\NLW_plusOp_inferred__0/i__carry__2_O_UNCONNECTED ;
  wire [2:2]\NLW_plusOp_inferred__1/i__carry__2_CO_UNCONNECTED ;
  wire [3:3]\NLW_plusOp_inferred__1/i__carry__2_O_UNCONNECTED ;
  wire [2:2]\NLW_plusOp_inferred__2/i__carry__2_CO_UNCONNECTED ;
  wire [3:3]\NLW_plusOp_inferred__2/i__carry__2_O_UNCONNECTED ;

  LUT6 #(
    .INIT(64'hFFEAEAEAEAEAEAEA)) 
    \Im_Im[-1]_i_1__0 
       (.I0(\Im_Im[8]_i_2__0_n_0 ),
        .I1(\Im_Im[8]_i_3__0_n_0 ),
        .I2(plusOp_carry__0_n_7),
        .I3(\Im_Im[8]_i_4__0_n_0 ),
        .I4(\Im_Im[8]_i_5__0_n_0 ),
        .I5(arg_n_94),
        .O(resize[-1]));
  LUT6 #(
    .INIT(64'hFFEAEAEAEAEAEAEA)) 
    \Im_Im[-2]_i_1__0 
       (.I0(\Im_Im[8]_i_2__0_n_0 ),
        .I1(\Im_Im[8]_i_3__0_n_0 ),
        .I2(plusOp_carry_n_4),
        .I3(\Im_Im[8]_i_4__0_n_0 ),
        .I4(\Im_Im[8]_i_5__0_n_0 ),
        .I5(arg_n_95),
        .O(resize[-2]));
  LUT6 #(
    .INIT(64'hFFEAEAEAEAEAEAEA)) 
    \Im_Im[-3]_i_1__0 
       (.I0(\Im_Im[8]_i_2__0_n_0 ),
        .I1(\Im_Im[8]_i_3__0_n_0 ),
        .I2(plusOp_carry_n_5),
        .I3(\Im_Im[8]_i_4__0_n_0 ),
        .I4(\Im_Im[8]_i_5__0_n_0 ),
        .I5(arg_n_96),
        .O(resize[-3]));
  LUT6 #(
    .INIT(64'hFFEAEAEAEAEAEAEA)) 
    \Im_Im[-4]_i_1__0 
       (.I0(\Im_Im[8]_i_2__0_n_0 ),
        .I1(\Im_Im[8]_i_3__0_n_0 ),
        .I2(plusOp_carry_n_6),
        .I3(\Im_Im[8]_i_4__0_n_0 ),
        .I4(\Im_Im[8]_i_5__0_n_0 ),
        .I5(arg_n_97),
        .O(resize[-4]));
  LUT6 #(
    .INIT(64'hFFEAEAEAEAEAEAEA)) 
    \Im_Im[-5]_i_1__0 
       (.I0(\Im_Im[8]_i_2__0_n_0 ),
        .I1(\Im_Im[8]_i_3__0_n_0 ),
        .I2(plusOp_carry_n_7),
        .I3(\Im_Im[8]_i_4__0_n_0 ),
        .I4(\Im_Im[8]_i_5__0_n_0 ),
        .I5(arg_n_98),
        .O(resize[-5]));
  LUT6 #(
    .INIT(64'hFFFFFFFF2F202020)) 
    \Im_Im[-6]_i_1__0 
       (.I0(plusOp_carry__2_n_5),
        .I1(p_3_in),
        .I2(arg_n_99),
        .I3(\Im_Im[-6]_i_2__0_n_0 ),
        .I4(\Im_Im[-6]_i_3__0_n_0 ),
        .I5(\Im_Im[-6]_i_4__0_n_0 ),
        .O(resize[-6]));
  LUT5 #(
    .INIT(32'hD5550000)) 
    \Im_Im[-6]_i_2__0 
       (.I0(p_3_in),
        .I1(to_sulv[1]),
        .I2(to_sulv[0]),
        .I3(plusOp_carry__2_n_5),
        .I4(arg__3),
        .O(\Im_Im[-6]_i_2__0_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \Im_Im[-6]_i_3__0 
       (.I0(arg_n_105),
        .I1(arg_n_102),
        .I2(arg_n_101),
        .I3(arg_n_103),
        .I4(arg_n_104),
        .O(\Im_Im[-6]_i_3__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT5 #(
    .INIT(32'h2F0F0F02)) 
    \Im_Im[-6]_i_4__0 
       (.I0(arg_n_99),
        .I1(arg__3),
        .I2(p_3_in),
        .I3(to_sulv[0]),
        .I4(to_sulv[1]),
        .O(\Im_Im[-6]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFEAEAEAEAEAEAEA)) 
    \Im_Im[0]_i_1__0 
       (.I0(\Im_Im[8]_i_2__0_n_0 ),
        .I1(\Im_Im[8]_i_3__0_n_0 ),
        .I2(plusOp_carry__0_n_6),
        .I3(\Im_Im[8]_i_4__0_n_0 ),
        .I4(\Im_Im[8]_i_5__0_n_0 ),
        .I5(arg_n_93),
        .O(resize[0]));
  LUT6 #(
    .INIT(64'hFFEAEAEAEAEAEAEA)) 
    \Im_Im[1]_i_1__0 
       (.I0(\Im_Im[8]_i_2__0_n_0 ),
        .I1(\Im_Im[8]_i_3__0_n_0 ),
        .I2(plusOp_carry__0_n_5),
        .I3(\Im_Im[8]_i_4__0_n_0 ),
        .I4(\Im_Im[8]_i_5__0_n_0 ),
        .I5(arg_n_92),
        .O(resize[1]));
  LUT6 #(
    .INIT(64'hFFEAEAEAEAEAEAEA)) 
    \Im_Im[2]_i_1__0 
       (.I0(\Im_Im[8]_i_2__0_n_0 ),
        .I1(\Im_Im[8]_i_3__0_n_0 ),
        .I2(plusOp_carry__0_n_4),
        .I3(\Im_Im[8]_i_4__0_n_0 ),
        .I4(\Im_Im[8]_i_5__0_n_0 ),
        .I5(arg_n_91),
        .O(resize[2]));
  LUT6 #(
    .INIT(64'hFFEAEAEAEAEAEAEA)) 
    \Im_Im[3]_i_1__0 
       (.I0(\Im_Im[8]_i_2__0_n_0 ),
        .I1(\Im_Im[8]_i_3__0_n_0 ),
        .I2(plusOp_carry__1_n_7),
        .I3(\Im_Im[8]_i_4__0_n_0 ),
        .I4(\Im_Im[8]_i_5__0_n_0 ),
        .I5(arg_n_90),
        .O(resize[3]));
  LUT6 #(
    .INIT(64'hFFEAEAEAEAEAEAEA)) 
    \Im_Im[4]_i_1__0 
       (.I0(\Im_Im[8]_i_2__0_n_0 ),
        .I1(\Im_Im[8]_i_3__0_n_0 ),
        .I2(plusOp_carry__1_n_6),
        .I3(\Im_Im[8]_i_4__0_n_0 ),
        .I4(\Im_Im[8]_i_5__0_n_0 ),
        .I5(arg_n_89),
        .O(resize[4]));
  LUT6 #(
    .INIT(64'hFFEAEAEAEAEAEAEA)) 
    \Im_Im[5]_i_1__0 
       (.I0(\Im_Im[8]_i_2__0_n_0 ),
        .I1(\Im_Im[8]_i_3__0_n_0 ),
        .I2(plusOp_carry__1_n_5),
        .I3(\Im_Im[8]_i_4__0_n_0 ),
        .I4(\Im_Im[8]_i_5__0_n_0 ),
        .I5(arg_n_88),
        .O(resize[5]));
  LUT6 #(
    .INIT(64'hFFEAEAEAEAEAEAEA)) 
    \Im_Im[6]_i_1__0 
       (.I0(\Im_Im[8]_i_2__0_n_0 ),
        .I1(\Im_Im[8]_i_3__0_n_0 ),
        .I2(plusOp_carry__1_n_4),
        .I3(\Im_Im[8]_i_4__0_n_0 ),
        .I4(\Im_Im[8]_i_5__0_n_0 ),
        .I5(arg_n_87),
        .O(resize[6]));
  LUT6 #(
    .INIT(64'hFFEAEAEAEAEAEAEA)) 
    \Im_Im[7]_i_1__0 
       (.I0(\Im_Im[8]_i_2__0_n_0 ),
        .I1(\Im_Im[8]_i_3__0_n_0 ),
        .I2(plusOp_carry__2_n_7),
        .I3(\Im_Im[8]_i_4__0_n_0 ),
        .I4(\Im_Im[8]_i_5__0_n_0 ),
        .I5(arg_n_86),
        .O(resize[7]));
  LUT6 #(
    .INIT(64'hFFEAEAEAEAEAEAEA)) 
    \Im_Im[8]_i_1__0 
       (.I0(\Im_Im[8]_i_2__0_n_0 ),
        .I1(\Im_Im[8]_i_3__0_n_0 ),
        .I2(plusOp_carry__2_n_6),
        .I3(\Im_Im[8]_i_4__0_n_0 ),
        .I4(\Im_Im[8]_i_5__0_n_0 ),
        .I5(arg_n_85),
        .O(resize[8]));
  LUT6 #(
    .INIT(64'h00000000FEEEEEEE)) 
    \Im_Im[8]_i_2__0 
       (.I0(to_sulv[0]),
        .I1(to_sulv[1]),
        .I2(arg__3),
        .I3(plusOp_carry__2_n_5),
        .I4(\Im_Im[8]_i_6__0_n_0 ),
        .I5(p_3_in),
        .O(\Im_Im[8]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h8000AAAA00000000)) 
    \Im_Im[8]_i_3__0 
       (.I0(arg__3),
        .I1(plusOp_carry__2_n_5),
        .I2(to_sulv[0]),
        .I3(to_sulv[1]),
        .I4(p_3_in),
        .I5(\Im_Im[8]_i_6__0_n_0 ),
        .O(\Im_Im[8]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \Im_Im[8]_i_4__0 
       (.I0(\Im_Im[8]_i_7__0_n_0 ),
        .I1(arg__3),
        .O(\Im_Im[8]_i_4__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT3 #(
    .INIT(8'h8F)) 
    \Im_Im[8]_i_5__0 
       (.I0(to_sulv[1]),
        .I1(to_sulv[0]),
        .I2(p_3_in),
        .O(\Im_Im[8]_i_5__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \Im_Im[8]_i_6__0 
       (.I0(arg_n_104),
        .I1(arg_n_103),
        .I2(arg_n_101),
        .I3(arg_n_102),
        .I4(arg_n_105),
        .I5(arg_n_99),
        .O(\Im_Im[8]_i_6__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \Im_Im[8]_i_7__0 
       (.I0(arg_n_103),
        .I1(arg_n_102),
        .I2(arg_n_105),
        .I3(arg_n_104),
        .I4(arg_n_99),
        .I5(arg_n_101),
        .O(\Im_Im[8]_i_7__0_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \Im_Im[9]_i_1__0 
       (.I0(\Im_Im[9]_i_2__0_n_0 ),
        .I1(\Im_Im[9]_i_3__0_n_0 ),
        .I2(\Im_Im[9]_i_4__0_n_0 ),
        .I3(\Im_Im[9]_i_5__0_n_0 ),
        .O(resize[9]));
  LUT6 #(
    .INIT(64'hFFFF0000FFFE0000)) 
    \Im_Im[9]_i_2__0 
       (.I0(plusOp_carry__0_n_6),
        .I1(plusOp_carry__1_n_7),
        .I2(plusOp_carry__1_n_6),
        .I3(plusOp_carry__0_n_4),
        .I4(p_3_in),
        .I5(plusOp_carry__0_n_5),
        .O(\Im_Im[9]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF0000FFFE0000)) 
    \Im_Im[9]_i_3__0 
       (.I0(plusOp_carry_n_7),
        .I1(plusOp_carry_n_4),
        .I2(plusOp_carry__0_n_7),
        .I3(plusOp_carry_n_5),
        .I4(p_3_in),
        .I5(plusOp_carry_n_6),
        .O(\Im_Im[9]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'h7F00FF00FF00FF00)) 
    \Im_Im[9]_i_4__0 
       (.I0(plusOp_carry__2_n_0),
        .I1(to_sulv[0]),
        .I2(to_sulv[1]),
        .I3(p_3_in),
        .I4(arg_n_99),
        .I5(arg__3),
        .O(\Im_Im[9]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF0000FFFE0000)) 
    \Im_Im[9]_i_5__0 
       (.I0(plusOp_carry__1_n_5),
        .I1(plusOp_carry__2_n_6),
        .I2(plusOp_carry__2_n_5),
        .I3(plusOp_carry__2_n_7),
        .I4(p_3_in),
        .I5(plusOp_carry__1_n_4),
        .O(\Im_Im[9]_i_5__0_n_0 ));
  FDCE \Im_Im_reg[-1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(resize[-1]),
        .Q(Im_Im[-1]));
  FDCE \Im_Im_reg[-2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(resize[-2]),
        .Q(Im_Im[-2]));
  FDCE \Im_Im_reg[-3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(resize[-3]),
        .Q(Im_Im[-3]));
  FDCE \Im_Im_reg[-4] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(resize[-4]),
        .Q(Im_Im[-4]));
  FDCE \Im_Im_reg[-5] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(resize[-5]),
        .Q(Im_Im[-5]));
  FDCE \Im_Im_reg[-6] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(resize[-6]),
        .Q(Im_Im[-6]));
  FDCE \Im_Im_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(resize[0]),
        .Q(Im_Im[0]));
  FDCE \Im_Im_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(resize[1]),
        .Q(Im_Im[1]));
  FDCE \Im_Im_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(resize[2]),
        .Q(Im_Im[2]));
  FDCE \Im_Im_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(resize[3]),
        .Q(Im_Im[3]));
  FDCE \Im_Im_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(resize[4]),
        .Q(Im_Im[4]));
  FDCE \Im_Im_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(resize[5]),
        .Q(Im_Im[5]));
  FDCE \Im_Im_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(resize[6]),
        .Q(Im_Im[6]));
  FDCE \Im_Im_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(resize[7]),
        .Q(Im_Im[7]));
  FDCE \Im_Im_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(resize[8]),
        .Q(Im_Im[8]));
  FDCE \Im_Im_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(resize[9]),
        .Q(Im_Im[9]));
  LUT6 #(
    .INIT(64'hFFEAEAEAEAEAEAEA)) 
    \Im_Re[-1]_i_1__0 
       (.I0(\Im_Re[8]_i_2__0_n_0 ),
        .I1(\Im_Re[8]_i_3__0_n_0 ),
        .I2(\plusOp_inferred__2/i__carry__0_n_7 ),
        .I3(\Im_Re[8]_i_4__0_n_0 ),
        .I4(\Im_Re[8]_i_5__0_n_0 ),
        .I5(arg__2_n_94),
        .O(\Im_Re[-1]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFEAEAEAEAEAEAEA)) 
    \Im_Re[-2]_i_1__0 
       (.I0(\Im_Re[8]_i_2__0_n_0 ),
        .I1(\Im_Re[8]_i_3__0_n_0 ),
        .I2(\plusOp_inferred__2/i__carry_n_4 ),
        .I3(\Im_Re[8]_i_4__0_n_0 ),
        .I4(\Im_Re[8]_i_5__0_n_0 ),
        .I5(arg__2_n_95),
        .O(\Im_Re[-2]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFEAEAEAEAEAEAEA)) 
    \Im_Re[-3]_i_1__0 
       (.I0(\Im_Re[8]_i_2__0_n_0 ),
        .I1(\Im_Re[8]_i_3__0_n_0 ),
        .I2(\plusOp_inferred__2/i__carry_n_5 ),
        .I3(\Im_Re[8]_i_4__0_n_0 ),
        .I4(\Im_Re[8]_i_5__0_n_0 ),
        .I5(arg__2_n_96),
        .O(\Im_Re[-3]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFEAEAEAEAEAEAEA)) 
    \Im_Re[-4]_i_1__0 
       (.I0(\Im_Re[8]_i_2__0_n_0 ),
        .I1(\Im_Re[8]_i_3__0_n_0 ),
        .I2(\plusOp_inferred__2/i__carry_n_6 ),
        .I3(\Im_Re[8]_i_4__0_n_0 ),
        .I4(\Im_Re[8]_i_5__0_n_0 ),
        .I5(arg__2_n_97),
        .O(\Im_Re[-4]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFEAEAEAEAEAEAEA)) 
    \Im_Re[-5]_i_1__0 
       (.I0(\Im_Re[8]_i_2__0_n_0 ),
        .I1(\Im_Re[8]_i_3__0_n_0 ),
        .I2(\plusOp_inferred__2/i__carry_n_7 ),
        .I3(\Im_Re[8]_i_4__0_n_0 ),
        .I4(\Im_Re[8]_i_5__0_n_0 ),
        .I5(arg__2_n_98),
        .O(\Im_Re[-5]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF2F202020)) 
    \Im_Re[-6]_i_1__0 
       (.I0(p_0_in3_in),
        .I1(arg__2_n_82),
        .I2(arg__2_n_99),
        .I3(\Im_Re[-6]_i_2__0_n_0 ),
        .I4(\Im_Re[-6]_i_3__0_n_0 ),
        .I5(\Im_Re[-6]_i_4__0_n_0 ),
        .O(\Im_Re[-6]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hD5550000)) 
    \Im_Re[-6]_i_2__0 
       (.I0(arg__2_n_82),
        .I1(arg__2_n_83),
        .I2(arg__2_n_84),
        .I3(p_0_in3_in),
        .I4(p_0_in1_in),
        .O(\Im_Re[-6]_i_2__0_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \Im_Re[-6]_i_3__0 
       (.I0(arg__2_n_105),
        .I1(arg__2_n_102),
        .I2(arg__2_n_101),
        .I3(arg__2_n_103),
        .I4(arg__2_n_104),
        .O(\Im_Re[-6]_i_3__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT5 #(
    .INIT(32'h2F0F0F02)) 
    \Im_Re[-6]_i_4__0 
       (.I0(arg__2_n_99),
        .I1(p_0_in1_in),
        .I2(arg__2_n_82),
        .I3(arg__2_n_84),
        .I4(arg__2_n_83),
        .O(\Im_Re[-6]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFEAEAEAEAEAEAEA)) 
    \Im_Re[0]_i_1__0 
       (.I0(\Im_Re[8]_i_2__0_n_0 ),
        .I1(\Im_Re[8]_i_3__0_n_0 ),
        .I2(\plusOp_inferred__2/i__carry__0_n_6 ),
        .I3(\Im_Re[8]_i_4__0_n_0 ),
        .I4(\Im_Re[8]_i_5__0_n_0 ),
        .I5(arg__2_n_93),
        .O(\Im_Re[0]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFEAEAEAEAEAEAEA)) 
    \Im_Re[1]_i_1__0 
       (.I0(\Im_Re[8]_i_2__0_n_0 ),
        .I1(\Im_Re[8]_i_3__0_n_0 ),
        .I2(\plusOp_inferred__2/i__carry__0_n_5 ),
        .I3(\Im_Re[8]_i_4__0_n_0 ),
        .I4(\Im_Re[8]_i_5__0_n_0 ),
        .I5(arg__2_n_92),
        .O(\Im_Re[1]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFEAEAEAEAEAEAEA)) 
    \Im_Re[2]_i_1__0 
       (.I0(\Im_Re[8]_i_2__0_n_0 ),
        .I1(\Im_Re[8]_i_3__0_n_0 ),
        .I2(\plusOp_inferred__2/i__carry__0_n_4 ),
        .I3(\Im_Re[8]_i_4__0_n_0 ),
        .I4(\Im_Re[8]_i_5__0_n_0 ),
        .I5(arg__2_n_91),
        .O(\Im_Re[2]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFEAEAEAEAEAEAEA)) 
    \Im_Re[3]_i_1__0 
       (.I0(\Im_Re[8]_i_2__0_n_0 ),
        .I1(\Im_Re[8]_i_3__0_n_0 ),
        .I2(\plusOp_inferred__2/i__carry__1_n_7 ),
        .I3(\Im_Re[8]_i_4__0_n_0 ),
        .I4(\Im_Re[8]_i_5__0_n_0 ),
        .I5(arg__2_n_90),
        .O(\Im_Re[3]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFEAEAEAEAEAEAEA)) 
    \Im_Re[4]_i_1__0 
       (.I0(\Im_Re[8]_i_2__0_n_0 ),
        .I1(\Im_Re[8]_i_3__0_n_0 ),
        .I2(\plusOp_inferred__2/i__carry__1_n_6 ),
        .I3(\Im_Re[8]_i_4__0_n_0 ),
        .I4(\Im_Re[8]_i_5__0_n_0 ),
        .I5(arg__2_n_89),
        .O(\Im_Re[4]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFEAEAEAEAEAEAEA)) 
    \Im_Re[5]_i_1__0 
       (.I0(\Im_Re[8]_i_2__0_n_0 ),
        .I1(\Im_Re[8]_i_3__0_n_0 ),
        .I2(\plusOp_inferred__2/i__carry__1_n_5 ),
        .I3(\Im_Re[8]_i_4__0_n_0 ),
        .I4(\Im_Re[8]_i_5__0_n_0 ),
        .I5(arg__2_n_88),
        .O(\Im_Re[5]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFEAEAEAEAEAEAEA)) 
    \Im_Re[6]_i_1__0 
       (.I0(\Im_Re[8]_i_2__0_n_0 ),
        .I1(\Im_Re[8]_i_3__0_n_0 ),
        .I2(\plusOp_inferred__2/i__carry__1_n_4 ),
        .I3(\Im_Re[8]_i_4__0_n_0 ),
        .I4(\Im_Re[8]_i_5__0_n_0 ),
        .I5(arg__2_n_87),
        .O(\Im_Re[6]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFEAEAEAEAEAEAEA)) 
    \Im_Re[7]_i_1__0 
       (.I0(\Im_Re[8]_i_2__0_n_0 ),
        .I1(\Im_Re[8]_i_3__0_n_0 ),
        .I2(\plusOp_inferred__2/i__carry__2_n_7 ),
        .I3(\Im_Re[8]_i_4__0_n_0 ),
        .I4(\Im_Re[8]_i_5__0_n_0 ),
        .I5(arg__2_n_86),
        .O(\Im_Re[7]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFEAEAEAEAEAEAEA)) 
    \Im_Re[8]_i_1__0 
       (.I0(\Im_Re[8]_i_2__0_n_0 ),
        .I1(\Im_Re[8]_i_3__0_n_0 ),
        .I2(\plusOp_inferred__2/i__carry__2_n_6 ),
        .I3(\Im_Re[8]_i_4__0_n_0 ),
        .I4(\Im_Re[8]_i_5__0_n_0 ),
        .I5(arg__2_n_85),
        .O(\Im_Re[8]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FEEEEEEE)) 
    \Im_Re[8]_i_2__0 
       (.I0(arg__2_n_84),
        .I1(arg__2_n_83),
        .I2(p_0_in1_in),
        .I3(p_0_in3_in),
        .I4(\Im_Re[8]_i_6__0_n_0 ),
        .I5(arg__2_n_82),
        .O(\Im_Re[8]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h8000AAAA00000000)) 
    \Im_Re[8]_i_3__0 
       (.I0(p_0_in1_in),
        .I1(p_0_in3_in),
        .I2(arg__2_n_84),
        .I3(arg__2_n_83),
        .I4(arg__2_n_82),
        .I5(\Im_Re[8]_i_6__0_n_0 ),
        .O(\Im_Re[8]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \Im_Re[8]_i_4__0 
       (.I0(\Im_Re[8]_i_7__0_n_0 ),
        .I1(p_0_in1_in),
        .O(\Im_Re[8]_i_4__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT3 #(
    .INIT(8'h8F)) 
    \Im_Re[8]_i_5__0 
       (.I0(arg__2_n_83),
        .I1(arg__2_n_84),
        .I2(arg__2_n_82),
        .O(\Im_Re[8]_i_5__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \Im_Re[8]_i_6__0 
       (.I0(arg__2_n_104),
        .I1(arg__2_n_103),
        .I2(arg__2_n_101),
        .I3(arg__2_n_102),
        .I4(arg__2_n_105),
        .I5(arg__2_n_99),
        .O(\Im_Re[8]_i_6__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \Im_Re[8]_i_7__0 
       (.I0(arg__2_n_103),
        .I1(arg__2_n_102),
        .I2(arg__2_n_105),
        .I3(arg__2_n_104),
        .I4(arg__2_n_99),
        .I5(arg__2_n_101),
        .O(\Im_Re[8]_i_7__0_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \Im_Re[9]_i_1__0 
       (.I0(\Im_Re[9]_i_2__0_n_0 ),
        .I1(\Im_Re[9]_i_3__0_n_0 ),
        .I2(\Im_Re[9]_i_4__0_n_0 ),
        .I3(\Im_Re[9]_i_5__0_n_0 ),
        .O(\Im_Re[9]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF0000FFFE0000)) 
    \Im_Re[9]_i_2__0 
       (.I0(\plusOp_inferred__2/i__carry__0_n_6 ),
        .I1(\plusOp_inferred__2/i__carry__1_n_7 ),
        .I2(\plusOp_inferred__2/i__carry__1_n_6 ),
        .I3(\plusOp_inferred__2/i__carry__0_n_4 ),
        .I4(arg__2_n_82),
        .I5(\plusOp_inferred__2/i__carry__0_n_5 ),
        .O(\Im_Re[9]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF0000FFFE0000)) 
    \Im_Re[9]_i_3__0 
       (.I0(\plusOp_inferred__2/i__carry_n_7 ),
        .I1(\plusOp_inferred__2/i__carry_n_4 ),
        .I2(\plusOp_inferred__2/i__carry__0_n_7 ),
        .I3(\plusOp_inferred__2/i__carry_n_5 ),
        .I4(arg__2_n_82),
        .I5(\plusOp_inferred__2/i__carry_n_6 ),
        .O(\Im_Re[9]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'h7F00FF00FF00FF00)) 
    \Im_Re[9]_i_4__0 
       (.I0(\plusOp_inferred__2/i__carry__2_n_0 ),
        .I1(arg__2_n_84),
        .I2(arg__2_n_83),
        .I3(arg__2_n_82),
        .I4(arg__2_n_99),
        .I5(p_0_in1_in),
        .O(\Im_Re[9]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF0000FFFE0000)) 
    \Im_Re[9]_i_5__0 
       (.I0(\plusOp_inferred__2/i__carry__1_n_5 ),
        .I1(\plusOp_inferred__2/i__carry__2_n_6 ),
        .I2(p_0_in3_in),
        .I3(\plusOp_inferred__2/i__carry__2_n_7 ),
        .I4(arg__2_n_82),
        .I5(\plusOp_inferred__2/i__carry__1_n_4 ),
        .O(\Im_Re[9]_i_5__0_n_0 ));
  FDCE \Im_Re_reg[-1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\Im_Re[-1]_i_1__0_n_0 ),
        .Q(Im_Re[-1]));
  FDCE \Im_Re_reg[-2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\Im_Re[-2]_i_1__0_n_0 ),
        .Q(Im_Re[-2]));
  FDCE \Im_Re_reg[-3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\Im_Re[-3]_i_1__0_n_0 ),
        .Q(Im_Re[-3]));
  FDCE \Im_Re_reg[-4] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\Im_Re[-4]_i_1__0_n_0 ),
        .Q(Im_Re[-4]));
  FDCE \Im_Re_reg[-5] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\Im_Re[-5]_i_1__0_n_0 ),
        .Q(Im_Re[-5]));
  FDCE \Im_Re_reg[-6] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\Im_Re[-6]_i_1__0_n_0 ),
        .Q(Im_Re[-6]));
  FDCE \Im_Re_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\Im_Re[0]_i_1__0_n_0 ),
        .Q(Im_Re[0]));
  FDCE \Im_Re_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\Im_Re[1]_i_1__0_n_0 ),
        .Q(Im_Re[1]));
  FDCE \Im_Re_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\Im_Re[2]_i_1__0_n_0 ),
        .Q(Im_Re[2]));
  FDCE \Im_Re_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\Im_Re[3]_i_1__0_n_0 ),
        .Q(Im_Re[3]));
  FDCE \Im_Re_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\Im_Re[4]_i_1__0_n_0 ),
        .Q(Im_Re[4]));
  FDCE \Im_Re_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\Im_Re[5]_i_1__0_n_0 ),
        .Q(Im_Re[5]));
  FDCE \Im_Re_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\Im_Re[6]_i_1__0_n_0 ),
        .Q(Im_Re[6]));
  FDCE \Im_Re_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\Im_Re[7]_i_1__0_n_0 ),
        .Q(Im_Re[7]));
  FDCE \Im_Re_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\Im_Re[8]_i_1__0_n_0 ),
        .Q(Im_Re[8]));
  FDCE \Im_Re_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\Im_Re[9]_i_1__0_n_0 ),
        .Q(Im_Re[9]));
  LUT6 #(
    .INIT(64'hFFEAEAEAEAEAEAEA)) 
    \Re_Im[-1]_i_1__0 
       (.I0(\Re_Im[8]_i_2__0_n_0 ),
        .I1(\Re_Im[8]_i_3__0_n_0 ),
        .I2(\plusOp_inferred__1/i__carry__0_n_7 ),
        .I3(\Re_Im[8]_i_4__0_n_0 ),
        .I4(\Re_Im[8]_i_5__0_n_0 ),
        .I5(arg__1_n_94),
        .O(\Re_Im[-1]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFEAEAEAEAEAEAEA)) 
    \Re_Im[-2]_i_1__0 
       (.I0(\Re_Im[8]_i_2__0_n_0 ),
        .I1(\Re_Im[8]_i_3__0_n_0 ),
        .I2(\plusOp_inferred__1/i__carry_n_4 ),
        .I3(\Re_Im[8]_i_4__0_n_0 ),
        .I4(\Re_Im[8]_i_5__0_n_0 ),
        .I5(arg__1_n_95),
        .O(\Re_Im[-2]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFEAEAEAEAEAEAEA)) 
    \Re_Im[-3]_i_1__0 
       (.I0(\Re_Im[8]_i_2__0_n_0 ),
        .I1(\Re_Im[8]_i_3__0_n_0 ),
        .I2(\plusOp_inferred__1/i__carry_n_5 ),
        .I3(\Re_Im[8]_i_4__0_n_0 ),
        .I4(\Re_Im[8]_i_5__0_n_0 ),
        .I5(arg__1_n_96),
        .O(\Re_Im[-3]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFEAEAEAEAEAEAEA)) 
    \Re_Im[-4]_i_1__0 
       (.I0(\Re_Im[8]_i_2__0_n_0 ),
        .I1(\Re_Im[8]_i_3__0_n_0 ),
        .I2(\plusOp_inferred__1/i__carry_n_6 ),
        .I3(\Re_Im[8]_i_4__0_n_0 ),
        .I4(\Re_Im[8]_i_5__0_n_0 ),
        .I5(arg__1_n_97),
        .O(\Re_Im[-4]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFEAEAEAEAEAEAEA)) 
    \Re_Im[-5]_i_1__0 
       (.I0(\Re_Im[8]_i_2__0_n_0 ),
        .I1(\Re_Im[8]_i_3__0_n_0 ),
        .I2(\plusOp_inferred__1/i__carry_n_7 ),
        .I3(\Re_Im[8]_i_4__0_n_0 ),
        .I4(\Re_Im[8]_i_5__0_n_0 ),
        .I5(arg__1_n_98),
        .O(\Re_Im[-5]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF2F202020)) 
    \Re_Im[-6]_i_1__0 
       (.I0(p_0_in0_in),
        .I1(arg__1_n_82),
        .I2(arg__1_n_99),
        .I3(\Re_Im[-6]_i_2__0_n_0 ),
        .I4(\Re_Im[-6]_i_3__0_n_0 ),
        .I5(\Re_Im[-6]_i_4__0_n_0 ),
        .O(\Re_Im[-6]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hD5550000)) 
    \Re_Im[-6]_i_2__0 
       (.I0(arg__1_n_82),
        .I1(arg__1_n_83),
        .I2(arg__1_n_84),
        .I3(p_0_in0_in),
        .I4(p_0_in5_in),
        .O(\Re_Im[-6]_i_2__0_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \Re_Im[-6]_i_3__0 
       (.I0(arg__1_n_105),
        .I1(arg__1_n_102),
        .I2(arg__1_n_101),
        .I3(arg__1_n_103),
        .I4(arg__1_n_104),
        .O(\Re_Im[-6]_i_3__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT5 #(
    .INIT(32'h2F0F0F02)) 
    \Re_Im[-6]_i_4__0 
       (.I0(arg__1_n_99),
        .I1(p_0_in5_in),
        .I2(arg__1_n_82),
        .I3(arg__1_n_84),
        .I4(arg__1_n_83),
        .O(\Re_Im[-6]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFEAEAEAEAEAEAEA)) 
    \Re_Im[0]_i_1__0 
       (.I0(\Re_Im[8]_i_2__0_n_0 ),
        .I1(\Re_Im[8]_i_3__0_n_0 ),
        .I2(\plusOp_inferred__1/i__carry__0_n_6 ),
        .I3(\Re_Im[8]_i_4__0_n_0 ),
        .I4(\Re_Im[8]_i_5__0_n_0 ),
        .I5(arg__1_n_93),
        .O(\Re_Im[0]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFEAEAEAEAEAEAEA)) 
    \Re_Im[1]_i_1__0 
       (.I0(\Re_Im[8]_i_2__0_n_0 ),
        .I1(\Re_Im[8]_i_3__0_n_0 ),
        .I2(\plusOp_inferred__1/i__carry__0_n_5 ),
        .I3(\Re_Im[8]_i_4__0_n_0 ),
        .I4(\Re_Im[8]_i_5__0_n_0 ),
        .I5(arg__1_n_92),
        .O(\Re_Im[1]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFEAEAEAEAEAEAEA)) 
    \Re_Im[2]_i_1__0 
       (.I0(\Re_Im[8]_i_2__0_n_0 ),
        .I1(\Re_Im[8]_i_3__0_n_0 ),
        .I2(\plusOp_inferred__1/i__carry__0_n_4 ),
        .I3(\Re_Im[8]_i_4__0_n_0 ),
        .I4(\Re_Im[8]_i_5__0_n_0 ),
        .I5(arg__1_n_91),
        .O(\Re_Im[2]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFEAEAEAEAEAEAEA)) 
    \Re_Im[3]_i_1__0 
       (.I0(\Re_Im[8]_i_2__0_n_0 ),
        .I1(\Re_Im[8]_i_3__0_n_0 ),
        .I2(\plusOp_inferred__1/i__carry__1_n_7 ),
        .I3(\Re_Im[8]_i_4__0_n_0 ),
        .I4(\Re_Im[8]_i_5__0_n_0 ),
        .I5(arg__1_n_90),
        .O(\Re_Im[3]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFEAEAEAEAEAEAEA)) 
    \Re_Im[4]_i_1__0 
       (.I0(\Re_Im[8]_i_2__0_n_0 ),
        .I1(\Re_Im[8]_i_3__0_n_0 ),
        .I2(\plusOp_inferred__1/i__carry__1_n_6 ),
        .I3(\Re_Im[8]_i_4__0_n_0 ),
        .I4(\Re_Im[8]_i_5__0_n_0 ),
        .I5(arg__1_n_89),
        .O(\Re_Im[4]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFEAEAEAEAEAEAEA)) 
    \Re_Im[5]_i_1__0 
       (.I0(\Re_Im[8]_i_2__0_n_0 ),
        .I1(\Re_Im[8]_i_3__0_n_0 ),
        .I2(\plusOp_inferred__1/i__carry__1_n_5 ),
        .I3(\Re_Im[8]_i_4__0_n_0 ),
        .I4(\Re_Im[8]_i_5__0_n_0 ),
        .I5(arg__1_n_88),
        .O(\Re_Im[5]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFEAEAEAEAEAEAEA)) 
    \Re_Im[6]_i_1__0 
       (.I0(\Re_Im[8]_i_2__0_n_0 ),
        .I1(\Re_Im[8]_i_3__0_n_0 ),
        .I2(\plusOp_inferred__1/i__carry__1_n_4 ),
        .I3(\Re_Im[8]_i_4__0_n_0 ),
        .I4(\Re_Im[8]_i_5__0_n_0 ),
        .I5(arg__1_n_87),
        .O(\Re_Im[6]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFEAEAEAEAEAEAEA)) 
    \Re_Im[7]_i_1__0 
       (.I0(\Re_Im[8]_i_2__0_n_0 ),
        .I1(\Re_Im[8]_i_3__0_n_0 ),
        .I2(\plusOp_inferred__1/i__carry__2_n_7 ),
        .I3(\Re_Im[8]_i_4__0_n_0 ),
        .I4(\Re_Im[8]_i_5__0_n_0 ),
        .I5(arg__1_n_86),
        .O(\Re_Im[7]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFEAEAEAEAEAEAEA)) 
    \Re_Im[8]_i_1__0 
       (.I0(\Re_Im[8]_i_2__0_n_0 ),
        .I1(\Re_Im[8]_i_3__0_n_0 ),
        .I2(\plusOp_inferred__1/i__carry__2_n_6 ),
        .I3(\Re_Im[8]_i_4__0_n_0 ),
        .I4(\Re_Im[8]_i_5__0_n_0 ),
        .I5(arg__1_n_85),
        .O(\Re_Im[8]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FEEEEEEE)) 
    \Re_Im[8]_i_2__0 
       (.I0(arg__1_n_84),
        .I1(arg__1_n_83),
        .I2(p_0_in5_in),
        .I3(p_0_in0_in),
        .I4(\Re_Im[8]_i_6__0_n_0 ),
        .I5(arg__1_n_82),
        .O(\Re_Im[8]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h8000AAAA00000000)) 
    \Re_Im[8]_i_3__0 
       (.I0(p_0_in5_in),
        .I1(p_0_in0_in),
        .I2(arg__1_n_84),
        .I3(arg__1_n_83),
        .I4(arg__1_n_82),
        .I5(\Re_Im[8]_i_6__0_n_0 ),
        .O(\Re_Im[8]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \Re_Im[8]_i_4__0 
       (.I0(\Re_Im[8]_i_7__0_n_0 ),
        .I1(p_0_in5_in),
        .O(\Re_Im[8]_i_4__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT3 #(
    .INIT(8'h8F)) 
    \Re_Im[8]_i_5__0 
       (.I0(arg__1_n_83),
        .I1(arg__1_n_84),
        .I2(arg__1_n_82),
        .O(\Re_Im[8]_i_5__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \Re_Im[8]_i_6__0 
       (.I0(arg__1_n_104),
        .I1(arg__1_n_103),
        .I2(arg__1_n_101),
        .I3(arg__1_n_102),
        .I4(arg__1_n_105),
        .I5(arg__1_n_99),
        .O(\Re_Im[8]_i_6__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \Re_Im[8]_i_7__0 
       (.I0(arg__1_n_103),
        .I1(arg__1_n_102),
        .I2(arg__1_n_105),
        .I3(arg__1_n_104),
        .I4(arg__1_n_99),
        .I5(arg__1_n_101),
        .O(\Re_Im[8]_i_7__0_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \Re_Im[9]_i_1__0 
       (.I0(\Re_Im[9]_i_2__0_n_0 ),
        .I1(\Re_Im[9]_i_3__0_n_0 ),
        .I2(\Re_Im[9]_i_4__0_n_0 ),
        .I3(\Re_Im[9]_i_5__0_n_0 ),
        .O(\Re_Im[9]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF0000FFFE0000)) 
    \Re_Im[9]_i_2__0 
       (.I0(\plusOp_inferred__1/i__carry__0_n_6 ),
        .I1(\plusOp_inferred__1/i__carry__1_n_7 ),
        .I2(\plusOp_inferred__1/i__carry__1_n_6 ),
        .I3(\plusOp_inferred__1/i__carry__0_n_4 ),
        .I4(arg__1_n_82),
        .I5(\plusOp_inferred__1/i__carry__0_n_5 ),
        .O(\Re_Im[9]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF0000FFFE0000)) 
    \Re_Im[9]_i_3__0 
       (.I0(\plusOp_inferred__1/i__carry_n_7 ),
        .I1(\plusOp_inferred__1/i__carry_n_4 ),
        .I2(\plusOp_inferred__1/i__carry__0_n_7 ),
        .I3(\plusOp_inferred__1/i__carry_n_5 ),
        .I4(arg__1_n_82),
        .I5(\plusOp_inferred__1/i__carry_n_6 ),
        .O(\Re_Im[9]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'h7F00FF00FF00FF00)) 
    \Re_Im[9]_i_4__0 
       (.I0(\plusOp_inferred__1/i__carry__2_n_0 ),
        .I1(arg__1_n_84),
        .I2(arg__1_n_83),
        .I3(arg__1_n_82),
        .I4(arg__1_n_99),
        .I5(p_0_in5_in),
        .O(\Re_Im[9]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF0000FFFE0000)) 
    \Re_Im[9]_i_5__0 
       (.I0(\plusOp_inferred__1/i__carry__1_n_5 ),
        .I1(\plusOp_inferred__1/i__carry__2_n_6 ),
        .I2(p_0_in0_in),
        .I3(\plusOp_inferred__1/i__carry__2_n_7 ),
        .I4(arg__1_n_82),
        .I5(\plusOp_inferred__1/i__carry__1_n_4 ),
        .O(\Re_Im[9]_i_5__0_n_0 ));
  FDCE \Re_Im_reg[-1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\Re_Im[-1]_i_1__0_n_0 ),
        .Q(Re_Im[-1]));
  FDCE \Re_Im_reg[-2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\Re_Im[-2]_i_1__0_n_0 ),
        .Q(Re_Im[-2]));
  FDCE \Re_Im_reg[-3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\Re_Im[-3]_i_1__0_n_0 ),
        .Q(Re_Im[-3]));
  FDCE \Re_Im_reg[-4] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\Re_Im[-4]_i_1__0_n_0 ),
        .Q(Re_Im[-4]));
  FDCE \Re_Im_reg[-5] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\Re_Im[-5]_i_1__0_n_0 ),
        .Q(Re_Im[-5]));
  FDCE \Re_Im_reg[-6] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\Re_Im[-6]_i_1__0_n_0 ),
        .Q(Re_Im[-6]));
  FDCE \Re_Im_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\Re_Im[0]_i_1__0_n_0 ),
        .Q(Re_Im[0]));
  FDCE \Re_Im_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\Re_Im[1]_i_1__0_n_0 ),
        .Q(Re_Im[1]));
  FDCE \Re_Im_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\Re_Im[2]_i_1__0_n_0 ),
        .Q(Re_Im[2]));
  FDCE \Re_Im_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\Re_Im[3]_i_1__0_n_0 ),
        .Q(Re_Im[3]));
  FDCE \Re_Im_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\Re_Im[4]_i_1__0_n_0 ),
        .Q(Re_Im[4]));
  FDCE \Re_Im_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\Re_Im[5]_i_1__0_n_0 ),
        .Q(Re_Im[5]));
  FDCE \Re_Im_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\Re_Im[6]_i_1__0_n_0 ),
        .Q(Re_Im[6]));
  FDCE \Re_Im_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\Re_Im[7]_i_1__0_n_0 ),
        .Q(Re_Im[7]));
  FDCE \Re_Im_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\Re_Im[8]_i_1__0_n_0 ),
        .Q(Re_Im[8]));
  FDCE \Re_Im_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\Re_Im[9]_i_1__0_n_0 ),
        .Q(Re_Im[9]));
  LUT6 #(
    .INIT(64'hFFEAEAEAEAEAEAEA)) 
    \Re_Re[-1]_i_1__0 
       (.I0(\Re_Re[8]_i_2__0_n_0 ),
        .I1(\Re_Re[8]_i_3__0_n_0 ),
        .I2(\plusOp_inferred__0/i__carry__0_n_7 ),
        .I3(\Re_Re[8]_i_4__0_n_0 ),
        .I4(\Re_Re[8]_i_5__0_n_0 ),
        .I5(arg__0_n_94),
        .O(\Re_Re[-1]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFEAEAEAEAEAEAEA)) 
    \Re_Re[-2]_i_1__0 
       (.I0(\Re_Re[8]_i_2__0_n_0 ),
        .I1(\Re_Re[8]_i_3__0_n_0 ),
        .I2(\plusOp_inferred__0/i__carry_n_4 ),
        .I3(\Re_Re[8]_i_4__0_n_0 ),
        .I4(\Re_Re[8]_i_5__0_n_0 ),
        .I5(arg__0_n_95),
        .O(\Re_Re[-2]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFEAEAEAEAEAEAEA)) 
    \Re_Re[-3]_i_1__0 
       (.I0(\Re_Re[8]_i_2__0_n_0 ),
        .I1(\Re_Re[8]_i_3__0_n_0 ),
        .I2(\plusOp_inferred__0/i__carry_n_5 ),
        .I3(\Re_Re[8]_i_4__0_n_0 ),
        .I4(\Re_Re[8]_i_5__0_n_0 ),
        .I5(arg__0_n_96),
        .O(\Re_Re[-3]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFEAEAEAEAEAEAEA)) 
    \Re_Re[-4]_i_1__0 
       (.I0(\Re_Re[8]_i_2__0_n_0 ),
        .I1(\Re_Re[8]_i_3__0_n_0 ),
        .I2(\plusOp_inferred__0/i__carry_n_6 ),
        .I3(\Re_Re[8]_i_4__0_n_0 ),
        .I4(\Re_Re[8]_i_5__0_n_0 ),
        .I5(arg__0_n_97),
        .O(\Re_Re[-4]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFEAEAEAEAEAEAEA)) 
    \Re_Re[-5]_i_1__0 
       (.I0(\Re_Re[8]_i_2__0_n_0 ),
        .I1(\Re_Re[8]_i_3__0_n_0 ),
        .I2(\plusOp_inferred__0/i__carry_n_7 ),
        .I3(\Re_Re[8]_i_4__0_n_0 ),
        .I4(\Re_Re[8]_i_5__0_n_0 ),
        .I5(arg__0_n_98),
        .O(\Re_Re[-5]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF2F202020)) 
    \Re_Re[-6]_i_1__0 
       (.I0(p_0_in6_in),
        .I1(arg__0_n_82),
        .I2(arg__0_n_99),
        .I3(\Re_Re[-6]_i_2__0_n_0 ),
        .I4(\Re_Re[-6]_i_3__0_n_0 ),
        .I5(\Re_Re[-6]_i_4__0_n_0 ),
        .O(\Re_Re[-6]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'hD5550000)) 
    \Re_Re[-6]_i_2__0 
       (.I0(arg__0_n_82),
        .I1(arg__0_n_83),
        .I2(arg__0_n_84),
        .I3(p_0_in6_in),
        .I4(p_0_in10_in),
        .O(\Re_Re[-6]_i_2__0_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \Re_Re[-6]_i_3__0 
       (.I0(arg__0_n_105),
        .I1(arg__0_n_102),
        .I2(arg__0_n_101),
        .I3(arg__0_n_103),
        .I4(arg__0_n_104),
        .O(\Re_Re[-6]_i_3__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT5 #(
    .INIT(32'h2F0F0F02)) 
    \Re_Re[-6]_i_4__0 
       (.I0(arg__0_n_99),
        .I1(p_0_in10_in),
        .I2(arg__0_n_82),
        .I3(arg__0_n_84),
        .I4(arg__0_n_83),
        .O(\Re_Re[-6]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFEAEAEAEAEAEAEA)) 
    \Re_Re[0]_i_1__0 
       (.I0(\Re_Re[8]_i_2__0_n_0 ),
        .I1(\Re_Re[8]_i_3__0_n_0 ),
        .I2(\plusOp_inferred__0/i__carry__0_n_6 ),
        .I3(\Re_Re[8]_i_4__0_n_0 ),
        .I4(\Re_Re[8]_i_5__0_n_0 ),
        .I5(arg__0_n_93),
        .O(\Re_Re[0]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFEAEAEAEAEAEAEA)) 
    \Re_Re[1]_i_1__0 
       (.I0(\Re_Re[8]_i_2__0_n_0 ),
        .I1(\Re_Re[8]_i_3__0_n_0 ),
        .I2(\plusOp_inferred__0/i__carry__0_n_5 ),
        .I3(\Re_Re[8]_i_4__0_n_0 ),
        .I4(\Re_Re[8]_i_5__0_n_0 ),
        .I5(arg__0_n_92),
        .O(\Re_Re[1]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFEAEAEAEAEAEAEA)) 
    \Re_Re[2]_i_1__0 
       (.I0(\Re_Re[8]_i_2__0_n_0 ),
        .I1(\Re_Re[8]_i_3__0_n_0 ),
        .I2(\plusOp_inferred__0/i__carry__0_n_4 ),
        .I3(\Re_Re[8]_i_4__0_n_0 ),
        .I4(\Re_Re[8]_i_5__0_n_0 ),
        .I5(arg__0_n_91),
        .O(\Re_Re[2]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFEAEAEAEAEAEAEA)) 
    \Re_Re[3]_i_1__0 
       (.I0(\Re_Re[8]_i_2__0_n_0 ),
        .I1(\Re_Re[8]_i_3__0_n_0 ),
        .I2(\plusOp_inferred__0/i__carry__1_n_7 ),
        .I3(\Re_Re[8]_i_4__0_n_0 ),
        .I4(\Re_Re[8]_i_5__0_n_0 ),
        .I5(arg__0_n_90),
        .O(\Re_Re[3]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFEAEAEAEAEAEAEA)) 
    \Re_Re[4]_i_1__0 
       (.I0(\Re_Re[8]_i_2__0_n_0 ),
        .I1(\Re_Re[8]_i_3__0_n_0 ),
        .I2(\plusOp_inferred__0/i__carry__1_n_6 ),
        .I3(\Re_Re[8]_i_4__0_n_0 ),
        .I4(\Re_Re[8]_i_5__0_n_0 ),
        .I5(arg__0_n_89),
        .O(\Re_Re[4]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFEAEAEAEAEAEAEA)) 
    \Re_Re[5]_i_1__0 
       (.I0(\Re_Re[8]_i_2__0_n_0 ),
        .I1(\Re_Re[8]_i_3__0_n_0 ),
        .I2(\plusOp_inferred__0/i__carry__1_n_5 ),
        .I3(\Re_Re[8]_i_4__0_n_0 ),
        .I4(\Re_Re[8]_i_5__0_n_0 ),
        .I5(arg__0_n_88),
        .O(\Re_Re[5]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFEAEAEAEAEAEAEA)) 
    \Re_Re[6]_i_1__0 
       (.I0(\Re_Re[8]_i_2__0_n_0 ),
        .I1(\Re_Re[8]_i_3__0_n_0 ),
        .I2(\plusOp_inferred__0/i__carry__1_n_4 ),
        .I3(\Re_Re[8]_i_4__0_n_0 ),
        .I4(\Re_Re[8]_i_5__0_n_0 ),
        .I5(arg__0_n_87),
        .O(\Re_Re[6]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFEAEAEAEAEAEAEA)) 
    \Re_Re[7]_i_1__0 
       (.I0(\Re_Re[8]_i_2__0_n_0 ),
        .I1(\Re_Re[8]_i_3__0_n_0 ),
        .I2(\plusOp_inferred__0/i__carry__2_n_7 ),
        .I3(\Re_Re[8]_i_4__0_n_0 ),
        .I4(\Re_Re[8]_i_5__0_n_0 ),
        .I5(arg__0_n_86),
        .O(\Re_Re[7]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFEAEAEAEAEAEAEA)) 
    \Re_Re[8]_i_1__0 
       (.I0(\Re_Re[8]_i_2__0_n_0 ),
        .I1(\Re_Re[8]_i_3__0_n_0 ),
        .I2(\plusOp_inferred__0/i__carry__2_n_6 ),
        .I3(\Re_Re[8]_i_4__0_n_0 ),
        .I4(\Re_Re[8]_i_5__0_n_0 ),
        .I5(arg__0_n_85),
        .O(\Re_Re[8]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FEEEEEEE)) 
    \Re_Re[8]_i_2__0 
       (.I0(arg__0_n_84),
        .I1(arg__0_n_83),
        .I2(p_0_in10_in),
        .I3(p_0_in6_in),
        .I4(\Re_Re[8]_i_6__0_n_0 ),
        .I5(arg__0_n_82),
        .O(\Re_Re[8]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h8000AAAA00000000)) 
    \Re_Re[8]_i_3__0 
       (.I0(p_0_in10_in),
        .I1(p_0_in6_in),
        .I2(arg__0_n_84),
        .I3(arg__0_n_83),
        .I4(arg__0_n_82),
        .I5(\Re_Re[8]_i_6__0_n_0 ),
        .O(\Re_Re[8]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \Re_Re[8]_i_4__0 
       (.I0(\Re_Re[8]_i_7__0_n_0 ),
        .I1(p_0_in10_in),
        .O(\Re_Re[8]_i_4__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT3 #(
    .INIT(8'h8F)) 
    \Re_Re[8]_i_5__0 
       (.I0(arg__0_n_83),
        .I1(arg__0_n_84),
        .I2(arg__0_n_82),
        .O(\Re_Re[8]_i_5__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \Re_Re[8]_i_6__0 
       (.I0(arg__0_n_104),
        .I1(arg__0_n_103),
        .I2(arg__0_n_101),
        .I3(arg__0_n_102),
        .I4(arg__0_n_105),
        .I5(arg__0_n_99),
        .O(\Re_Re[8]_i_6__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \Re_Re[8]_i_7__0 
       (.I0(arg__0_n_103),
        .I1(arg__0_n_102),
        .I2(arg__0_n_105),
        .I3(arg__0_n_104),
        .I4(arg__0_n_99),
        .I5(arg__0_n_101),
        .O(\Re_Re[8]_i_7__0_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \Re_Re[9]_i_1__0 
       (.I0(\Re_Re[9]_i_2__0_n_0 ),
        .I1(\Re_Re[9]_i_3__0_n_0 ),
        .I2(\Re_Re[9]_i_4__0_n_0 ),
        .I3(\Re_Re[9]_i_5__0_n_0 ),
        .O(\Re_Re[9]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF0000FFFE0000)) 
    \Re_Re[9]_i_2__0 
       (.I0(\plusOp_inferred__0/i__carry__0_n_6 ),
        .I1(\plusOp_inferred__0/i__carry__1_n_7 ),
        .I2(\plusOp_inferred__0/i__carry__1_n_6 ),
        .I3(\plusOp_inferred__0/i__carry__0_n_4 ),
        .I4(arg__0_n_82),
        .I5(\plusOp_inferred__0/i__carry__0_n_5 ),
        .O(\Re_Re[9]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF0000FFFE0000)) 
    \Re_Re[9]_i_3__0 
       (.I0(\plusOp_inferred__0/i__carry_n_7 ),
        .I1(\plusOp_inferred__0/i__carry_n_4 ),
        .I2(\plusOp_inferred__0/i__carry__0_n_7 ),
        .I3(\plusOp_inferred__0/i__carry_n_5 ),
        .I4(arg__0_n_82),
        .I5(\plusOp_inferred__0/i__carry_n_6 ),
        .O(\Re_Re[9]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'h7F00FF00FF00FF00)) 
    \Re_Re[9]_i_4__0 
       (.I0(\plusOp_inferred__0/i__carry__2_n_0 ),
        .I1(arg__0_n_84),
        .I2(arg__0_n_83),
        .I3(arg__0_n_82),
        .I4(arg__0_n_99),
        .I5(p_0_in10_in),
        .O(\Re_Re[9]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF0000FFFE0000)) 
    \Re_Re[9]_i_5__0 
       (.I0(\plusOp_inferred__0/i__carry__1_n_5 ),
        .I1(\plusOp_inferred__0/i__carry__2_n_6 ),
        .I2(p_0_in6_in),
        .I3(\plusOp_inferred__0/i__carry__2_n_7 ),
        .I4(arg__0_n_82),
        .I5(\plusOp_inferred__0/i__carry__1_n_4 ),
        .O(\Re_Re[9]_i_5__0_n_0 ));
  FDCE \Re_Re_reg[-1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\Re_Re[-1]_i_1__0_n_0 ),
        .Q(Re_Re[-1]));
  FDCE \Re_Re_reg[-2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\Re_Re[-2]_i_1__0_n_0 ),
        .Q(Re_Re[-2]));
  FDCE \Re_Re_reg[-3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\Re_Re[-3]_i_1__0_n_0 ),
        .Q(Re_Re[-3]));
  FDCE \Re_Re_reg[-4] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\Re_Re[-4]_i_1__0_n_0 ),
        .Q(Re_Re[-4]));
  FDCE \Re_Re_reg[-5] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\Re_Re[-5]_i_1__0_n_0 ),
        .Q(Re_Re[-5]));
  FDCE \Re_Re_reg[-6] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\Re_Re[-6]_i_1__0_n_0 ),
        .Q(Re_Re[-6]));
  FDCE \Re_Re_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\Re_Re[0]_i_1__0_n_0 ),
        .Q(Re_Re[0]));
  FDCE \Re_Re_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\Re_Re[1]_i_1__0_n_0 ),
        .Q(Re_Re[1]));
  FDCE \Re_Re_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\Re_Re[2]_i_1__0_n_0 ),
        .Q(Re_Re[2]));
  FDCE \Re_Re_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\Re_Re[3]_i_1__0_n_0 ),
        .Q(Re_Re[3]));
  FDCE \Re_Re_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\Re_Re[4]_i_1__0_n_0 ),
        .Q(Re_Re[4]));
  FDCE \Re_Re_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\Re_Re[5]_i_1__0_n_0 ),
        .Q(Re_Re[5]));
  FDCE \Re_Re_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\Re_Re[6]_i_1__0_n_0 ),
        .Q(Re_Re[6]));
  FDCE \Re_Re_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\Re_Re[7]_i_1__0_n_0 ),
        .Q(Re_Re[7]));
  FDCE \Re_Re_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\Re_Re[8]_i_1__0_n_0 ),
        .Q(Re_Re[8]));
  FDCE \Re_Re_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\Re_Re[9]_i_1__0_n_0 ),
        .Q(Re_Re[9]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-13 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    arg
       (.A({Q[15],Q[15],Q[15],Q[15],Q[15],Q[15],Q[15],Q[15],Q[15],Q[15],Q[15],Q[15],Q[15],Q[15],Q}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_arg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({B[2],B[2],B[2],B[2],B[2],B[2],B[2],B[2],B[2],B[2],B[2],arg_i_1__1_n_0,arg_i_2_n_0,B[1],arg_i_2_n_0,arg_i_2_n_0,B[1:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_arg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_arg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_arg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_arg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_arg_OVERFLOW_UNCONNECTED),
        .P({NLW_arg_P_UNCONNECTED[47:24],p_3_in,to_sulv,arg_n_85,arg_n_86,arg_n_87,arg_n_88,arg_n_89,arg_n_90,arg_n_91,arg_n_92,arg_n_93,arg_n_94,arg_n_95,arg_n_96,arg_n_97,arg_n_98,arg_n_99,arg__3,arg_n_101,arg_n_102,arg_n_103,arg_n_104,arg_n_105}),
        .PATTERNBDETECT(NLW_arg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_arg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_arg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_arg_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-13 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    arg__0
       (.A({arg__0_1[15],arg__0_1[15],arg__0_1[15],arg__0_1[15],arg__0_1[15],arg__0_1[15],arg__0_1[15],arg__0_1[15],arg__0_1[15],arg__0_1[15],arg__0_1[15],arg__0_1[15],arg__0_1[15],arg__0_1[15],arg__0_1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_arg__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({arg__0_0[2],arg__0_0[2],arg__0_0[2],arg__0_0[2],arg__0_0[2],arg__0_0[2],arg__0_0[2],arg__0_0[2],arg__0_0[2],arg__0_0[2],arg__0_0,arg__0_i_4_n_0,arg__0_0[0],arg__0_0[0],arg__0_i_4_n_0,B[0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_arg__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_arg__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_arg__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_arg__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_arg__0_OVERFLOW_UNCONNECTED),
        .P({NLW_arg__0_P_UNCONNECTED[47:24],arg__0_n_82,arg__0_n_83,arg__0_n_84,arg__0_n_85,arg__0_n_86,arg__0_n_87,arg__0_n_88,arg__0_n_89,arg__0_n_90,arg__0_n_91,arg__0_n_92,arg__0_n_93,arg__0_n_94,arg__0_n_95,arg__0_n_96,arg__0_n_97,arg__0_n_98,arg__0_n_99,p_0_in10_in,arg__0_n_101,arg__0_n_102,arg__0_n_103,arg__0_n_104,arg__0_n_105}),
        .PATTERNBDETECT(NLW_arg__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_arg__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_arg__0_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_arg__0_UNDERFLOW_UNCONNECTED));
  LUT3 #(
    .INIT(8'h28)) 
    arg__0_i_4
       (.I0(B[0]),
        .I1(arg_0[0]),
        .I2(arg_0[1]),
        .O(arg__0_i_4_n_0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-13 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    arg__1
       (.A({arg__0_1[15],arg__0_1[15],arg__0_1[15],arg__0_1[15],arg__0_1[15],arg__0_1[15],arg__0_1[15],arg__0_1[15],arg__0_1[15],arg__0_1[15],arg__0_1[15],arg__0_1[15],arg__0_1[15],arg__0_1[15],arg__0_1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_arg__1_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({B[2],B[2],B[2],B[2],B[2],B[2],B[2],B[2],B[2],B[2],B[2],arg_i_1__1_n_0,arg_i_2_n_0,B[1],arg_i_2_n_0,arg_i_2_n_0,B[1:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_arg__1_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_arg__1_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_arg__1_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_arg__1_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_arg__1_OVERFLOW_UNCONNECTED),
        .P({NLW_arg__1_P_UNCONNECTED[47:24],arg__1_n_82,arg__1_n_83,arg__1_n_84,arg__1_n_85,arg__1_n_86,arg__1_n_87,arg__1_n_88,arg__1_n_89,arg__1_n_90,arg__1_n_91,arg__1_n_92,arg__1_n_93,arg__1_n_94,arg__1_n_95,arg__1_n_96,arg__1_n_97,arg__1_n_98,arg__1_n_99,p_0_in5_in,arg__1_n_101,arg__1_n_102,arg__1_n_103,arg__1_n_104,arg__1_n_105}),
        .PATTERNBDETECT(NLW_arg__1_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_arg__1_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_arg__1_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_arg__1_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-13 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    arg__2
       (.A({Q[15],Q[15],Q[15],Q[15],Q[15],Q[15],Q[15],Q[15],Q[15],Q[15],Q[15],Q[15],Q[15],Q[15],Q}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_arg__2_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({arg__0_0[2],arg__0_0[2],arg__0_0[2],arg__0_0[2],arg__0_0[2],arg__0_0[2],arg__0_0[2],arg__0_0[2],arg__0_0[2],arg__0_0[2],arg__0_0,arg__0_i_4_n_0,arg__0_0[0],arg__0_0[0],arg__0_i_4_n_0,B[0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_arg__2_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_arg__2_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_arg__2_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_arg__2_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_arg__2_OVERFLOW_UNCONNECTED),
        .P({NLW_arg__2_P_UNCONNECTED[47:24],arg__2_n_82,arg__2_n_83,arg__2_n_84,arg__2_n_85,arg__2_n_86,arg__2_n_87,arg__2_n_88,arg__2_n_89,arg__2_n_90,arg__2_n_91,arg__2_n_92,arg__2_n_93,arg__2_n_94,arg__2_n_95,arg__2_n_96,arg__2_n_97,arg__2_n_98,arg__2_n_99,p_0_in1_in,arg__2_n_101,arg__2_n_102,arg__2_n_103,arg__2_n_104,arg__2_n_105}),
        .PATTERNBDETECT(NLW_arg__2_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_arg__2_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_arg__2_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_arg__2_UNDERFLOW_UNCONNECTED));
  LUT3 #(
    .INIT(8'h5C)) 
    arg_i_1__1
       (.I0(arg_0[1]),
        .I1(arg_0[0]),
        .I2(B[0]),
        .O(arg_i_1__1_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    arg_i_2
       (.I0(B[0]),
        .I1(arg_0[1]),
        .O(arg_i_2_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    \data_out_ppF[0][11]_i_2__0 
       (.I0(halfway_ppF),
        .I1(Im_Im[5]),
        .O(\data_out_ppF[0][11]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \data_out_ppF[0][11]_i_3__0 
       (.I0(halfway_ppF),
        .I1(Im_Im[4]),
        .O(\data_out_ppF[0][11]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \data_out_ppF[0][11]_i_4__0 
       (.I0(halfway_ppF),
        .I1(Im_Im[3]),
        .O(\data_out_ppF[0][11]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \data_out_ppF[0][11]_i_5__0 
       (.I0(halfway_ppF),
        .I1(Im_Im[2]),
        .O(\data_out_ppF[0][11]_i_5__0_n_0 ));
  LUT4 #(
    .INIT(16'hAC5C)) 
    \data_out_ppF[0][11]_i_6__0 
       (.I0(Im_Im[5]),
        .I1(\data_out_ppF_reg[0][15] [11]),
        .I2(halfway_ppF),
        .I3(Re_Re[5]),
        .O(\data_out_ppF[0][11]_i_6__0_n_0 ));
  LUT4 #(
    .INIT(16'hAC5C)) 
    \data_out_ppF[0][11]_i_7__0 
       (.I0(Im_Im[4]),
        .I1(\data_out_ppF_reg[0][15] [10]),
        .I2(halfway_ppF),
        .I3(Re_Re[4]),
        .O(\data_out_ppF[0][11]_i_7__0_n_0 ));
  LUT4 #(
    .INIT(16'hAC5C)) 
    \data_out_ppF[0][11]_i_8__0 
       (.I0(Im_Im[3]),
        .I1(\data_out_ppF_reg[0][15] [9]),
        .I2(halfway_ppF),
        .I3(Re_Re[3]),
        .O(\data_out_ppF[0][11]_i_8__0_n_0 ));
  LUT4 #(
    .INIT(16'hAC5C)) 
    \data_out_ppF[0][11]_i_9__0 
       (.I0(Im_Im[2]),
        .I1(\data_out_ppF_reg[0][15] [8]),
        .I2(halfway_ppF),
        .I3(Re_Re[2]),
        .O(\data_out_ppF[0][11]_i_9__0_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \data_out_ppF[0][15]_i_2__0 
       (.I0(halfway_ppF),
        .I1(Im_Im[8]),
        .O(\data_out_ppF[0][15]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \data_out_ppF[0][15]_i_3__0 
       (.I0(halfway_ppF),
        .I1(Im_Im[7]),
        .O(\data_out_ppF[0][15]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \data_out_ppF[0][15]_i_4__0 
       (.I0(halfway_ppF),
        .I1(Im_Im[6]),
        .O(\data_out_ppF[0][15]_i_4__0_n_0 ));
  LUT4 #(
    .INIT(16'hAC5C)) 
    \data_out_ppF[0][15]_i_5__0 
       (.I0(Im_Im[9]),
        .I1(\data_out_ppF_reg[0][15] [15]),
        .I2(halfway_ppF),
        .I3(Re_Re[9]),
        .O(\data_out_ppF[0][15]_i_5__0_n_0 ));
  LUT4 #(
    .INIT(16'hAC5C)) 
    \data_out_ppF[0][15]_i_6__0 
       (.I0(Im_Im[8]),
        .I1(\data_out_ppF_reg[0][15] [14]),
        .I2(halfway_ppF),
        .I3(Re_Re[8]),
        .O(\data_out_ppF[0][15]_i_6__0_n_0 ));
  LUT4 #(
    .INIT(16'hAC5C)) 
    \data_out_ppF[0][15]_i_7__0 
       (.I0(Im_Im[7]),
        .I1(\data_out_ppF_reg[0][15] [13]),
        .I2(halfway_ppF),
        .I3(Re_Re[7]),
        .O(\data_out_ppF[0][15]_i_7__0_n_0 ));
  LUT4 #(
    .INIT(16'hAC5C)) 
    \data_out_ppF[0][15]_i_8__0 
       (.I0(Im_Im[6]),
        .I1(\data_out_ppF_reg[0][15] [12]),
        .I2(halfway_ppF),
        .I3(Re_Re[6]),
        .O(\data_out_ppF[0][15]_i_8__0_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \data_out_ppF[0][3]_i_2__0 
       (.I0(halfway_ppF),
        .I1(Im_Im[-3]),
        .O(\data_out_ppF[0][3]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \data_out_ppF[0][3]_i_3__0 
       (.I0(halfway_ppF),
        .I1(Im_Im[-4]),
        .O(\data_out_ppF[0][3]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \data_out_ppF[0][3]_i_4__0 
       (.I0(halfway_ppF),
        .I1(Im_Im[-5]),
        .O(\data_out_ppF[0][3]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \data_out_ppF[0][3]_i_5__0 
       (.I0(halfway_ppF),
        .I1(Im_Im[-6]),
        .O(\data_out_ppF[0][3]_i_5__0_n_0 ));
  LUT4 #(
    .INIT(16'hAC5C)) 
    \data_out_ppF[0][3]_i_6__0 
       (.I0(Im_Im[-3]),
        .I1(\data_out_ppF_reg[0][15] [3]),
        .I2(halfway_ppF),
        .I3(Re_Re[-3]),
        .O(\data_out_ppF[0][3]_i_6__0_n_0 ));
  LUT4 #(
    .INIT(16'hAC5C)) 
    \data_out_ppF[0][3]_i_7__0 
       (.I0(Im_Im[-4]),
        .I1(\data_out_ppF_reg[0][15] [2]),
        .I2(halfway_ppF),
        .I3(Re_Re[-4]),
        .O(\data_out_ppF[0][3]_i_7__0_n_0 ));
  LUT4 #(
    .INIT(16'hAC5C)) 
    \data_out_ppF[0][3]_i_8__0 
       (.I0(Im_Im[-5]),
        .I1(\data_out_ppF_reg[0][15] [1]),
        .I2(halfway_ppF),
        .I3(Re_Re[-5]),
        .O(\data_out_ppF[0][3]_i_8__0_n_0 ));
  LUT4 #(
    .INIT(16'hAC5C)) 
    \data_out_ppF[0][3]_i_9__0 
       (.I0(Im_Im[-6]),
        .I1(\data_out_ppF_reg[0][15] [0]),
        .I2(halfway_ppF),
        .I3(Re_Re[-6]),
        .O(\data_out_ppF[0][3]_i_9__0_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \data_out_ppF[0][7]_i_2__0 
       (.I0(halfway_ppF),
        .I1(Im_Im[1]),
        .O(\data_out_ppF[0][7]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \data_out_ppF[0][7]_i_3__0 
       (.I0(halfway_ppF),
        .I1(Im_Im[0]),
        .O(\data_out_ppF[0][7]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \data_out_ppF[0][7]_i_4__0 
       (.I0(halfway_ppF),
        .I1(Im_Im[-1]),
        .O(\data_out_ppF[0][7]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \data_out_ppF[0][7]_i_5__0 
       (.I0(halfway_ppF),
        .I1(Im_Im[-2]),
        .O(\data_out_ppF[0][7]_i_5__0_n_0 ));
  LUT4 #(
    .INIT(16'hAC5C)) 
    \data_out_ppF[0][7]_i_6__0 
       (.I0(Im_Im[1]),
        .I1(\data_out_ppF_reg[0][15] [7]),
        .I2(halfway_ppF),
        .I3(Re_Re[1]),
        .O(\data_out_ppF[0][7]_i_6__0_n_0 ));
  LUT4 #(
    .INIT(16'hAC5C)) 
    \data_out_ppF[0][7]_i_7__0 
       (.I0(Im_Im[0]),
        .I1(\data_out_ppF_reg[0][15] [6]),
        .I2(halfway_ppF),
        .I3(Re_Re[0]),
        .O(\data_out_ppF[0][7]_i_7__0_n_0 ));
  LUT4 #(
    .INIT(16'hAC5C)) 
    \data_out_ppF[0][7]_i_8__0 
       (.I0(Im_Im[-1]),
        .I1(\data_out_ppF_reg[0][15] [5]),
        .I2(halfway_ppF),
        .I3(Re_Re[-1]),
        .O(\data_out_ppF[0][7]_i_8__0_n_0 ));
  LUT4 #(
    .INIT(16'hAC5C)) 
    \data_out_ppF[0][7]_i_9__0 
       (.I0(Im_Im[-2]),
        .I1(\data_out_ppF_reg[0][15] [4]),
        .I2(halfway_ppF),
        .I3(Re_Re[-2]),
        .O(\data_out_ppF[0][7]_i_9__0_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \data_out_ppF[1][11]_i_2__0 
       (.I0(Re_Im[5]),
        .I1(halfway_ppF),
        .O(\data_out_ppF[1][11]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \data_out_ppF[1][11]_i_3__0 
       (.I0(Re_Im[4]),
        .I1(halfway_ppF),
        .O(\data_out_ppF[1][11]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \data_out_ppF[1][11]_i_4__0 
       (.I0(Re_Im[3]),
        .I1(halfway_ppF),
        .O(\data_out_ppF[1][11]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \data_out_ppF[1][11]_i_5__0 
       (.I0(Re_Im[2]),
        .I1(halfway_ppF),
        .O(\data_out_ppF[1][11]_i_5__0_n_0 ));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \data_out_ppF[1][11]_i_6__0 
       (.I0(Re_Im[5]),
        .I1(\data_out_ppF_reg[1][15] [11]),
        .I2(halfway_ppF),
        .I3(Im_Re[5]),
        .O(\data_out_ppF[1][11]_i_6__0_n_0 ));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \data_out_ppF[1][11]_i_7__0 
       (.I0(Re_Im[4]),
        .I1(\data_out_ppF_reg[1][15] [10]),
        .I2(halfway_ppF),
        .I3(Im_Re[4]),
        .O(\data_out_ppF[1][11]_i_7__0_n_0 ));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \data_out_ppF[1][11]_i_8__0 
       (.I0(Re_Im[3]),
        .I1(\data_out_ppF_reg[1][15] [9]),
        .I2(halfway_ppF),
        .I3(Im_Re[3]),
        .O(\data_out_ppF[1][11]_i_8__0_n_0 ));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \data_out_ppF[1][11]_i_9__0 
       (.I0(Re_Im[2]),
        .I1(\data_out_ppF_reg[1][15] [8]),
        .I2(halfway_ppF),
        .I3(Im_Re[2]),
        .O(\data_out_ppF[1][11]_i_9__0_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \data_out_ppF[1][15]_i_2__0 
       (.I0(Re_Im[8]),
        .I1(halfway_ppF),
        .O(\data_out_ppF[1][15]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \data_out_ppF[1][15]_i_3__0 
       (.I0(Re_Im[7]),
        .I1(halfway_ppF),
        .O(\data_out_ppF[1][15]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \data_out_ppF[1][15]_i_4__0 
       (.I0(Re_Im[6]),
        .I1(halfway_ppF),
        .O(\data_out_ppF[1][15]_i_4__0_n_0 ));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \data_out_ppF[1][15]_i_5__0 
       (.I0(Re_Im[9]),
        .I1(\data_out_ppF_reg[1][15] [15]),
        .I2(halfway_ppF),
        .I3(Im_Re[9]),
        .O(\data_out_ppF[1][15]_i_5__0_n_0 ));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \data_out_ppF[1][15]_i_6__0 
       (.I0(Re_Im[8]),
        .I1(\data_out_ppF_reg[1][15] [14]),
        .I2(halfway_ppF),
        .I3(Im_Re[8]),
        .O(\data_out_ppF[1][15]_i_6__0_n_0 ));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \data_out_ppF[1][15]_i_7__0 
       (.I0(Re_Im[7]),
        .I1(\data_out_ppF_reg[1][15] [13]),
        .I2(halfway_ppF),
        .I3(Im_Re[7]),
        .O(\data_out_ppF[1][15]_i_7__0_n_0 ));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \data_out_ppF[1][15]_i_8__0 
       (.I0(Re_Im[6]),
        .I1(\data_out_ppF_reg[1][15] [12]),
        .I2(halfway_ppF),
        .I3(Im_Re[6]),
        .O(\data_out_ppF[1][15]_i_8__0_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \data_out_ppF[1][3]_i_2__0 
       (.I0(Re_Im[-3]),
        .I1(halfway_ppF),
        .O(\data_out_ppF[1][3]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \data_out_ppF[1][3]_i_3__0 
       (.I0(Re_Im[-4]),
        .I1(halfway_ppF),
        .O(\data_out_ppF[1][3]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \data_out_ppF[1][3]_i_4__0 
       (.I0(Re_Im[-5]),
        .I1(halfway_ppF),
        .O(\data_out_ppF[1][3]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \data_out_ppF[1][3]_i_5__0 
       (.I0(Re_Im[-6]),
        .I1(halfway_ppF),
        .O(\data_out_ppF[1][3]_i_5__0_n_0 ));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \data_out_ppF[1][3]_i_6__0 
       (.I0(Re_Im[-3]),
        .I1(\data_out_ppF_reg[1][15] [3]),
        .I2(halfway_ppF),
        .I3(Im_Re[-3]),
        .O(\data_out_ppF[1][3]_i_6__0_n_0 ));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \data_out_ppF[1][3]_i_7__0 
       (.I0(Re_Im[-4]),
        .I1(\data_out_ppF_reg[1][15] [2]),
        .I2(halfway_ppF),
        .I3(Im_Re[-4]),
        .O(\data_out_ppF[1][3]_i_7__0_n_0 ));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \data_out_ppF[1][3]_i_8__0 
       (.I0(Re_Im[-5]),
        .I1(\data_out_ppF_reg[1][15] [1]),
        .I2(halfway_ppF),
        .I3(Im_Re[-5]),
        .O(\data_out_ppF[1][3]_i_8__0_n_0 ));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \data_out_ppF[1][3]_i_9__0 
       (.I0(Re_Im[-6]),
        .I1(\data_out_ppF_reg[1][15] [0]),
        .I2(halfway_ppF),
        .I3(Im_Re[-6]),
        .O(\data_out_ppF[1][3]_i_9__0_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \data_out_ppF[1][7]_i_2__0 
       (.I0(Re_Im[1]),
        .I1(halfway_ppF),
        .O(\data_out_ppF[1][7]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \data_out_ppF[1][7]_i_3__0 
       (.I0(Re_Im[0]),
        .I1(halfway_ppF),
        .O(\data_out_ppF[1][7]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \data_out_ppF[1][7]_i_4__0 
       (.I0(Re_Im[-1]),
        .I1(halfway_ppF),
        .O(\data_out_ppF[1][7]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \data_out_ppF[1][7]_i_5__0 
       (.I0(Re_Im[-2]),
        .I1(halfway_ppF),
        .O(\data_out_ppF[1][7]_i_5__0_n_0 ));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \data_out_ppF[1][7]_i_6__0 
       (.I0(Re_Im[1]),
        .I1(\data_out_ppF_reg[1][15] [7]),
        .I2(halfway_ppF),
        .I3(Im_Re[1]),
        .O(\data_out_ppF[1][7]_i_6__0_n_0 ));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \data_out_ppF[1][7]_i_7__0 
       (.I0(Re_Im[0]),
        .I1(\data_out_ppF_reg[1][15] [6]),
        .I2(halfway_ppF),
        .I3(Im_Re[0]),
        .O(\data_out_ppF[1][7]_i_7__0_n_0 ));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \data_out_ppF[1][7]_i_8__0 
       (.I0(Re_Im[-1]),
        .I1(\data_out_ppF_reg[1][15] [5]),
        .I2(halfway_ppF),
        .I3(Im_Re[-1]),
        .O(\data_out_ppF[1][7]_i_8__0_n_0 ));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \data_out_ppF[1][7]_i_9__0 
       (.I0(Re_Im[-2]),
        .I1(\data_out_ppF_reg[1][15] [4]),
        .I2(halfway_ppF),
        .I3(Im_Re[-2]),
        .O(\data_out_ppF[1][7]_i_9__0_n_0 ));
  CARRY4 \data_out_ppF_reg[0][11]_i_1__0 
       (.CI(\data_out_ppF_reg[0][7]_i_1__0_n_0 ),
        .CO({\data_out_ppF_reg[0][11]_i_1__0_n_0 ,\data_out_ppF_reg[0][11]_i_1__0_n_1 ,\data_out_ppF_reg[0][11]_i_1__0_n_2 ,\data_out_ppF_reg[0][11]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\data_out_ppF[0][11]_i_2__0_n_0 ,\data_out_ppF[0][11]_i_3__0_n_0 ,\data_out_ppF[0][11]_i_4__0_n_0 ,\data_out_ppF[0][11]_i_5__0_n_0 }),
        .O(out[11:8]),
        .S({\data_out_ppF[0][11]_i_6__0_n_0 ,\data_out_ppF[0][11]_i_7__0_n_0 ,\data_out_ppF[0][11]_i_8__0_n_0 ,\data_out_ppF[0][11]_i_9__0_n_0 }));
  CARRY4 \data_out_ppF_reg[0][15]_i_1__0 
       (.CI(\data_out_ppF_reg[0][11]_i_1__0_n_0 ),
        .CO({\NLW_data_out_ppF_reg[0][15]_i_1__0_CO_UNCONNECTED [3],\data_out_ppF_reg[0][15]_i_1__0_n_1 ,\data_out_ppF_reg[0][15]_i_1__0_n_2 ,\data_out_ppF_reg[0][15]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\data_out_ppF[0][15]_i_2__0_n_0 ,\data_out_ppF[0][15]_i_3__0_n_0 ,\data_out_ppF[0][15]_i_4__0_n_0 }),
        .O(out[15:12]),
        .S({\data_out_ppF[0][15]_i_5__0_n_0 ,\data_out_ppF[0][15]_i_6__0_n_0 ,\data_out_ppF[0][15]_i_7__0_n_0 ,\data_out_ppF[0][15]_i_8__0_n_0 }));
  CARRY4 \data_out_ppF_reg[0][3]_i_1__0 
       (.CI(1'b0),
        .CO({\data_out_ppF_reg[0][3]_i_1__0_n_0 ,\data_out_ppF_reg[0][3]_i_1__0_n_1 ,\data_out_ppF_reg[0][3]_i_1__0_n_2 ,\data_out_ppF_reg[0][3]_i_1__0_n_3 }),
        .CYINIT(halfway_ppF),
        .DI({\data_out_ppF[0][3]_i_2__0_n_0 ,\data_out_ppF[0][3]_i_3__0_n_0 ,\data_out_ppF[0][3]_i_4__0_n_0 ,\data_out_ppF[0][3]_i_5__0_n_0 }),
        .O(out[3:0]),
        .S({\data_out_ppF[0][3]_i_6__0_n_0 ,\data_out_ppF[0][3]_i_7__0_n_0 ,\data_out_ppF[0][3]_i_8__0_n_0 ,\data_out_ppF[0][3]_i_9__0_n_0 }));
  CARRY4 \data_out_ppF_reg[0][7]_i_1__0 
       (.CI(\data_out_ppF_reg[0][3]_i_1__0_n_0 ),
        .CO({\data_out_ppF_reg[0][7]_i_1__0_n_0 ,\data_out_ppF_reg[0][7]_i_1__0_n_1 ,\data_out_ppF_reg[0][7]_i_1__0_n_2 ,\data_out_ppF_reg[0][7]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\data_out_ppF[0][7]_i_2__0_n_0 ,\data_out_ppF[0][7]_i_3__0_n_0 ,\data_out_ppF[0][7]_i_4__0_n_0 ,\data_out_ppF[0][7]_i_5__0_n_0 }),
        .O(out[7:4]),
        .S({\data_out_ppF[0][7]_i_6__0_n_0 ,\data_out_ppF[0][7]_i_7__0_n_0 ,\data_out_ppF[0][7]_i_8__0_n_0 ,\data_out_ppF[0][7]_i_9__0_n_0 }));
  CARRY4 \data_out_ppF_reg[1][11]_i_1__0 
       (.CI(\data_out_ppF_reg[1][7]_i_1__0_n_0 ),
        .CO({\data_out_ppF_reg[1][11]_i_1__0_n_0 ,\data_out_ppF_reg[1][11]_i_1__0_n_1 ,\data_out_ppF_reg[1][11]_i_1__0_n_2 ,\data_out_ppF_reg[1][11]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\data_out_ppF[1][11]_i_2__0_n_0 ,\data_out_ppF[1][11]_i_3__0_n_0 ,\data_out_ppF[1][11]_i_4__0_n_0 ,\data_out_ppF[1][11]_i_5__0_n_0 }),
        .O(\Re_Im_reg[8]_0 [11:8]),
        .S({\data_out_ppF[1][11]_i_6__0_n_0 ,\data_out_ppF[1][11]_i_7__0_n_0 ,\data_out_ppF[1][11]_i_8__0_n_0 ,\data_out_ppF[1][11]_i_9__0_n_0 }));
  CARRY4 \data_out_ppF_reg[1][15]_i_1__0 
       (.CI(\data_out_ppF_reg[1][11]_i_1__0_n_0 ),
        .CO({\NLW_data_out_ppF_reg[1][15]_i_1__0_CO_UNCONNECTED [3],\data_out_ppF_reg[1][15]_i_1__0_n_1 ,\data_out_ppF_reg[1][15]_i_1__0_n_2 ,\data_out_ppF_reg[1][15]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\data_out_ppF[1][15]_i_2__0_n_0 ,\data_out_ppF[1][15]_i_3__0_n_0 ,\data_out_ppF[1][15]_i_4__0_n_0 }),
        .O(\Re_Im_reg[8]_0 [15:12]),
        .S({\data_out_ppF[1][15]_i_5__0_n_0 ,\data_out_ppF[1][15]_i_6__0_n_0 ,\data_out_ppF[1][15]_i_7__0_n_0 ,\data_out_ppF[1][15]_i_8__0_n_0 }));
  CARRY4 \data_out_ppF_reg[1][3]_i_1__0 
       (.CI(1'b0),
        .CO({\data_out_ppF_reg[1][3]_i_1__0_n_0 ,\data_out_ppF_reg[1][3]_i_1__0_n_1 ,\data_out_ppF_reg[1][3]_i_1__0_n_2 ,\data_out_ppF_reg[1][3]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\data_out_ppF[1][3]_i_2__0_n_0 ,\data_out_ppF[1][3]_i_3__0_n_0 ,\data_out_ppF[1][3]_i_4__0_n_0 ,\data_out_ppF[1][3]_i_5__0_n_0 }),
        .O(\Re_Im_reg[8]_0 [3:0]),
        .S({\data_out_ppF[1][3]_i_6__0_n_0 ,\data_out_ppF[1][3]_i_7__0_n_0 ,\data_out_ppF[1][3]_i_8__0_n_0 ,\data_out_ppF[1][3]_i_9__0_n_0 }));
  CARRY4 \data_out_ppF_reg[1][7]_i_1__0 
       (.CI(\data_out_ppF_reg[1][3]_i_1__0_n_0 ),
        .CO({\data_out_ppF_reg[1][7]_i_1__0_n_0 ,\data_out_ppF_reg[1][7]_i_1__0_n_1 ,\data_out_ppF_reg[1][7]_i_1__0_n_2 ,\data_out_ppF_reg[1][7]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\data_out_ppF[1][7]_i_2__0_n_0 ,\data_out_ppF[1][7]_i_3__0_n_0 ,\data_out_ppF[1][7]_i_4__0_n_0 ,\data_out_ppF[1][7]_i_5__0_n_0 }),
        .O(\Re_Im_reg[8]_0 [7:4]),
        .S({\data_out_ppF[1][7]_i_6__0_n_0 ,\data_out_ppF[1][7]_i_7__0_n_0 ,\data_out_ppF[1][7]_i_8__0_n_0 ,\data_out_ppF[1][7]_i_9__0_n_0 }));
  LUT4 #(
    .INIT(16'hB332)) 
    i__carry__0_i_1__2
       (.I0(arg__0_n_91),
        .I1(arg__0_n_82),
        .I2(arg__0_n_84),
        .I3(arg__0_n_83),
        .O(i__carry__0_i_1__2_n_0));
  LUT4 #(
    .INIT(16'hB332)) 
    i__carry__0_i_1__3
       (.I0(arg__1_n_91),
        .I1(arg__1_n_82),
        .I2(arg__1_n_84),
        .I3(arg__1_n_83),
        .O(i__carry__0_i_1__3_n_0));
  LUT4 #(
    .INIT(16'hB332)) 
    i__carry__0_i_1__4
       (.I0(arg__2_n_91),
        .I1(arg__2_n_82),
        .I2(arg__2_n_84),
        .I3(arg__2_n_83),
        .O(i__carry__0_i_1__4_n_0));
  LUT4 #(
    .INIT(16'hB332)) 
    i__carry__0_i_2__2
       (.I0(arg__0_n_92),
        .I1(arg__0_n_82),
        .I2(arg__0_n_84),
        .I3(arg__0_n_83),
        .O(i__carry__0_i_2__2_n_0));
  LUT4 #(
    .INIT(16'hB332)) 
    i__carry__0_i_2__3
       (.I0(arg__1_n_92),
        .I1(arg__1_n_82),
        .I2(arg__1_n_84),
        .I3(arg__1_n_83),
        .O(i__carry__0_i_2__3_n_0));
  LUT4 #(
    .INIT(16'hB332)) 
    i__carry__0_i_2__4
       (.I0(arg__2_n_92),
        .I1(arg__2_n_82),
        .I2(arg__2_n_84),
        .I3(arg__2_n_83),
        .O(i__carry__0_i_2__4_n_0));
  LUT4 #(
    .INIT(16'hB332)) 
    i__carry__0_i_3__2
       (.I0(arg__0_n_93),
        .I1(arg__0_n_82),
        .I2(arg__0_n_84),
        .I3(arg__0_n_83),
        .O(i__carry__0_i_3__2_n_0));
  LUT4 #(
    .INIT(16'hB332)) 
    i__carry__0_i_3__3
       (.I0(arg__1_n_93),
        .I1(arg__1_n_82),
        .I2(arg__1_n_84),
        .I3(arg__1_n_83),
        .O(i__carry__0_i_3__3_n_0));
  LUT4 #(
    .INIT(16'hB332)) 
    i__carry__0_i_3__4
       (.I0(arg__2_n_93),
        .I1(arg__2_n_82),
        .I2(arg__2_n_84),
        .I3(arg__2_n_83),
        .O(i__carry__0_i_3__4_n_0));
  LUT4 #(
    .INIT(16'hB332)) 
    i__carry__0_i_4__2
       (.I0(arg__0_n_94),
        .I1(arg__0_n_82),
        .I2(arg__0_n_84),
        .I3(arg__0_n_83),
        .O(i__carry__0_i_4__2_n_0));
  LUT4 #(
    .INIT(16'hB332)) 
    i__carry__0_i_4__3
       (.I0(arg__1_n_94),
        .I1(arg__1_n_82),
        .I2(arg__1_n_84),
        .I3(arg__1_n_83),
        .O(i__carry__0_i_4__3_n_0));
  LUT4 #(
    .INIT(16'hB332)) 
    i__carry__0_i_4__4
       (.I0(arg__2_n_94),
        .I1(arg__2_n_82),
        .I2(arg__2_n_84),
        .I3(arg__2_n_83),
        .O(i__carry__0_i_4__4_n_0));
  LUT4 #(
    .INIT(16'hB332)) 
    i__carry__1_i_1__2
       (.I0(arg__0_n_87),
        .I1(arg__0_n_82),
        .I2(arg__0_n_84),
        .I3(arg__0_n_83),
        .O(i__carry__1_i_1__2_n_0));
  LUT4 #(
    .INIT(16'hB332)) 
    i__carry__1_i_1__3
       (.I0(arg__1_n_87),
        .I1(arg__1_n_82),
        .I2(arg__1_n_84),
        .I3(arg__1_n_83),
        .O(i__carry__1_i_1__3_n_0));
  LUT4 #(
    .INIT(16'hB332)) 
    i__carry__1_i_1__4
       (.I0(arg__2_n_87),
        .I1(arg__2_n_82),
        .I2(arg__2_n_84),
        .I3(arg__2_n_83),
        .O(i__carry__1_i_1__4_n_0));
  LUT4 #(
    .INIT(16'hB332)) 
    i__carry__1_i_2__2
       (.I0(arg__0_n_88),
        .I1(arg__0_n_82),
        .I2(arg__0_n_84),
        .I3(arg__0_n_83),
        .O(i__carry__1_i_2__2_n_0));
  LUT4 #(
    .INIT(16'hB332)) 
    i__carry__1_i_2__3
       (.I0(arg__1_n_88),
        .I1(arg__1_n_82),
        .I2(arg__1_n_84),
        .I3(arg__1_n_83),
        .O(i__carry__1_i_2__3_n_0));
  LUT4 #(
    .INIT(16'hB332)) 
    i__carry__1_i_2__4
       (.I0(arg__2_n_88),
        .I1(arg__2_n_82),
        .I2(arg__2_n_84),
        .I3(arg__2_n_83),
        .O(i__carry__1_i_2__4_n_0));
  LUT4 #(
    .INIT(16'hB332)) 
    i__carry__1_i_3__2
       (.I0(arg__0_n_89),
        .I1(arg__0_n_82),
        .I2(arg__0_n_84),
        .I3(arg__0_n_83),
        .O(i__carry__1_i_3__2_n_0));
  LUT4 #(
    .INIT(16'hB332)) 
    i__carry__1_i_3__3
       (.I0(arg__1_n_89),
        .I1(arg__1_n_82),
        .I2(arg__1_n_84),
        .I3(arg__1_n_83),
        .O(i__carry__1_i_3__3_n_0));
  LUT4 #(
    .INIT(16'hB332)) 
    i__carry__1_i_3__4
       (.I0(arg__2_n_89),
        .I1(arg__2_n_82),
        .I2(arg__2_n_84),
        .I3(arg__2_n_83),
        .O(i__carry__1_i_3__4_n_0));
  LUT4 #(
    .INIT(16'hB332)) 
    i__carry__1_i_4__2
       (.I0(arg__0_n_90),
        .I1(arg__0_n_82),
        .I2(arg__0_n_84),
        .I3(arg__0_n_83),
        .O(i__carry__1_i_4__2_n_0));
  LUT4 #(
    .INIT(16'hB332)) 
    i__carry__1_i_4__3
       (.I0(arg__1_n_90),
        .I1(arg__1_n_82),
        .I2(arg__1_n_84),
        .I3(arg__1_n_83),
        .O(i__carry__1_i_4__3_n_0));
  LUT4 #(
    .INIT(16'hB332)) 
    i__carry__1_i_4__4
       (.I0(arg__2_n_90),
        .I1(arg__2_n_82),
        .I2(arg__2_n_84),
        .I3(arg__2_n_83),
        .O(i__carry__1_i_4__4_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    i__carry__2_i_1__4
       (.I0(arg__0_n_82),
        .O(p_1_in7_in));
  LUT1 #(
    .INIT(2'h2)) 
    i__carry__2_i_1__5
       (.I0(arg__1_n_82),
        .O(p_1_in1_in));
  LUT1 #(
    .INIT(2'h2)) 
    i__carry__2_i_1__6
       (.I0(arg__2_n_82),
        .O(p_1_in4_in));
  LUT4 #(
    .INIT(16'hB332)) 
    i__carry__2_i_2__2
       (.I0(arg__0_n_85),
        .I1(arg__0_n_82),
        .I2(arg__0_n_84),
        .I3(arg__0_n_83),
        .O(i__carry__2_i_2__2_n_0));
  LUT4 #(
    .INIT(16'hB332)) 
    i__carry__2_i_2__3
       (.I0(arg__1_n_85),
        .I1(arg__1_n_82),
        .I2(arg__1_n_84),
        .I3(arg__1_n_83),
        .O(i__carry__2_i_2__3_n_0));
  LUT4 #(
    .INIT(16'hB332)) 
    i__carry__2_i_2__4
       (.I0(arg__2_n_85),
        .I1(arg__2_n_82),
        .I2(arg__2_n_84),
        .I3(arg__2_n_83),
        .O(i__carry__2_i_2__4_n_0));
  LUT4 #(
    .INIT(16'hB332)) 
    i__carry__2_i_3__2
       (.I0(arg__0_n_86),
        .I1(arg__0_n_82),
        .I2(arg__0_n_84),
        .I3(arg__0_n_83),
        .O(i__carry__2_i_3__2_n_0));
  LUT4 #(
    .INIT(16'hB332)) 
    i__carry__2_i_3__3
       (.I0(arg__1_n_86),
        .I1(arg__1_n_82),
        .I2(arg__1_n_84),
        .I3(arg__1_n_83),
        .O(i__carry__2_i_3__3_n_0));
  LUT4 #(
    .INIT(16'hB332)) 
    i__carry__2_i_3__4
       (.I0(arg__2_n_86),
        .I1(arg__2_n_82),
        .I2(arg__2_n_84),
        .I3(arg__2_n_83),
        .O(i__carry__2_i_3__4_n_0));
  LUT4 #(
    .INIT(16'hB332)) 
    i__carry_i_1__10
       (.I0(arg__2_n_99),
        .I1(arg__2_n_82),
        .I2(arg__2_n_84),
        .I3(arg__2_n_83),
        .O(i__carry_i_1__10_n_0));
  LUT4 #(
    .INIT(16'hB332)) 
    i__carry_i_1__8
       (.I0(arg__0_n_99),
        .I1(arg__0_n_82),
        .I2(arg__0_n_84),
        .I3(arg__0_n_83),
        .O(i__carry_i_1__8_n_0));
  LUT4 #(
    .INIT(16'hB332)) 
    i__carry_i_1__9
       (.I0(arg__1_n_99),
        .I1(arg__1_n_82),
        .I2(arg__1_n_84),
        .I3(arg__1_n_83),
        .O(i__carry_i_1__9_n_0));
  LUT4 #(
    .INIT(16'hB332)) 
    i__carry_i_2__10
       (.I0(arg__2_n_95),
        .I1(arg__2_n_82),
        .I2(arg__2_n_84),
        .I3(arg__2_n_83),
        .O(i__carry_i_2__10_n_0));
  LUT4 #(
    .INIT(16'hB332)) 
    i__carry_i_2__8
       (.I0(arg__0_n_95),
        .I1(arg__0_n_82),
        .I2(arg__0_n_84),
        .I3(arg__0_n_83),
        .O(i__carry_i_2__8_n_0));
  LUT4 #(
    .INIT(16'hB332)) 
    i__carry_i_2__9
       (.I0(arg__1_n_95),
        .I1(arg__1_n_82),
        .I2(arg__1_n_84),
        .I3(arg__1_n_83),
        .O(i__carry_i_2__9_n_0));
  LUT4 #(
    .INIT(16'hB332)) 
    i__carry_i_3__2
       (.I0(arg__0_n_96),
        .I1(arg__0_n_82),
        .I2(arg__0_n_84),
        .I3(arg__0_n_83),
        .O(i__carry_i_3__2_n_0));
  LUT4 #(
    .INIT(16'hB332)) 
    i__carry_i_3__3
       (.I0(arg__1_n_96),
        .I1(arg__1_n_82),
        .I2(arg__1_n_84),
        .I3(arg__1_n_83),
        .O(i__carry_i_3__3_n_0));
  LUT4 #(
    .INIT(16'hB332)) 
    i__carry_i_3__4
       (.I0(arg__2_n_96),
        .I1(arg__2_n_82),
        .I2(arg__2_n_84),
        .I3(arg__2_n_83),
        .O(i__carry_i_3__4_n_0));
  LUT4 #(
    .INIT(16'hB332)) 
    i__carry_i_4__10
       (.I0(arg__2_n_97),
        .I1(arg__2_n_82),
        .I2(arg__2_n_84),
        .I3(arg__2_n_83),
        .O(i__carry_i_4__10_n_0));
  LUT4 #(
    .INIT(16'hB332)) 
    i__carry_i_4__8
       (.I0(arg__0_n_97),
        .I1(arg__0_n_82),
        .I2(arg__0_n_84),
        .I3(arg__0_n_83),
        .O(i__carry_i_4__8_n_0));
  LUT4 #(
    .INIT(16'hB332)) 
    i__carry_i_4__9
       (.I0(arg__1_n_97),
        .I1(arg__1_n_82),
        .I2(arg__1_n_84),
        .I3(arg__1_n_83),
        .O(i__carry_i_4__9_n_0));
  LUT4 #(
    .INIT(16'hB332)) 
    i__carry_i_5__2
       (.I0(arg__0_n_98),
        .I1(arg__0_n_82),
        .I2(arg__0_n_84),
        .I3(arg__0_n_83),
        .O(i__carry_i_5__2_n_0));
  LUT4 #(
    .INIT(16'hB332)) 
    i__carry_i_5__3
       (.I0(arg__1_n_98),
        .I1(arg__1_n_82),
        .I2(arg__1_n_84),
        .I3(arg__1_n_83),
        .O(i__carry_i_5__3_n_0));
  LUT4 #(
    .INIT(16'hB332)) 
    i__carry_i_5__4
       (.I0(arg__2_n_98),
        .I1(arg__2_n_82),
        .I2(arg__2_n_84),
        .I3(arg__2_n_83),
        .O(i__carry_i_5__4_n_0));
  CARRY4 plusOp_carry
       (.CI(1'b0),
        .CO({plusOp_carry_n_0,plusOp_carry_n_1,plusOp_carry_n_2,plusOp_carry_n_3}),
        .CYINIT(plusOp_carry_i_1__0_n_0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({plusOp_carry_n_4,plusOp_carry_n_5,plusOp_carry_n_6,plusOp_carry_n_7}),
        .S({plusOp_carry_i_2__0_n_0,plusOp_carry_i_3__0_n_0,plusOp_carry_i_4__0_n_0,plusOp_carry_i_5__0_n_0}));
  CARRY4 plusOp_carry__0
       (.CI(plusOp_carry_n_0),
        .CO({plusOp_carry__0_n_0,plusOp_carry__0_n_1,plusOp_carry__0_n_2,plusOp_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({plusOp_carry__0_n_4,plusOp_carry__0_n_5,plusOp_carry__0_n_6,plusOp_carry__0_n_7}),
        .S({plusOp_carry__0_i_1__0_n_0,plusOp_carry__0_i_2__0_n_0,plusOp_carry__0_i_3__0_n_0,plusOp_carry__0_i_4__0_n_0}));
  LUT4 #(
    .INIT(16'hB332)) 
    plusOp_carry__0_i_1__0
       (.I0(arg_n_91),
        .I1(p_3_in),
        .I2(to_sulv[0]),
        .I3(to_sulv[1]),
        .O(plusOp_carry__0_i_1__0_n_0));
  LUT4 #(
    .INIT(16'hB332)) 
    plusOp_carry__0_i_2__0
       (.I0(arg_n_92),
        .I1(p_3_in),
        .I2(to_sulv[0]),
        .I3(to_sulv[1]),
        .O(plusOp_carry__0_i_2__0_n_0));
  LUT4 #(
    .INIT(16'hB332)) 
    plusOp_carry__0_i_3__0
       (.I0(arg_n_93),
        .I1(p_3_in),
        .I2(to_sulv[0]),
        .I3(to_sulv[1]),
        .O(plusOp_carry__0_i_3__0_n_0));
  LUT4 #(
    .INIT(16'hB332)) 
    plusOp_carry__0_i_4__0
       (.I0(arg_n_94),
        .I1(p_3_in),
        .I2(to_sulv[0]),
        .I3(to_sulv[1]),
        .O(plusOp_carry__0_i_4__0_n_0));
  CARRY4 plusOp_carry__1
       (.CI(plusOp_carry__0_n_0),
        .CO({plusOp_carry__1_n_0,plusOp_carry__1_n_1,plusOp_carry__1_n_2,plusOp_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({plusOp_carry__1_n_4,plusOp_carry__1_n_5,plusOp_carry__1_n_6,plusOp_carry__1_n_7}),
        .S({plusOp_carry__1_i_1__0_n_0,plusOp_carry__1_i_2__0_n_0,plusOp_carry__1_i_3__0_n_0,plusOp_carry__1_i_4__0_n_0}));
  LUT4 #(
    .INIT(16'hB332)) 
    plusOp_carry__1_i_1__0
       (.I0(arg_n_87),
        .I1(p_3_in),
        .I2(to_sulv[0]),
        .I3(to_sulv[1]),
        .O(plusOp_carry__1_i_1__0_n_0));
  LUT4 #(
    .INIT(16'hB332)) 
    plusOp_carry__1_i_2__0
       (.I0(arg_n_88),
        .I1(p_3_in),
        .I2(to_sulv[0]),
        .I3(to_sulv[1]),
        .O(plusOp_carry__1_i_2__0_n_0));
  LUT4 #(
    .INIT(16'hB332)) 
    plusOp_carry__1_i_3__0
       (.I0(arg_n_89),
        .I1(p_3_in),
        .I2(to_sulv[0]),
        .I3(to_sulv[1]),
        .O(plusOp_carry__1_i_3__0_n_0));
  LUT4 #(
    .INIT(16'hB332)) 
    plusOp_carry__1_i_4__0
       (.I0(arg_n_90),
        .I1(p_3_in),
        .I2(to_sulv[0]),
        .I3(to_sulv[1]),
        .O(plusOp_carry__1_i_4__0_n_0));
  CARRY4 plusOp_carry__2
       (.CI(plusOp_carry__1_n_0),
        .CO({plusOp_carry__2_n_0,NLW_plusOp_carry__2_CO_UNCONNECTED[2],plusOp_carry__2_n_2,plusOp_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b1,1'b0,1'b0}),
        .O({NLW_plusOp_carry__2_O_UNCONNECTED[3],plusOp_carry__2_n_5,plusOp_carry__2_n_6,plusOp_carry__2_n_7}),
        .S({1'b1,p_1_in,plusOp_carry__2_i_2__0_n_0,plusOp_carry__2_i_3__0_n_0}));
  LUT1 #(
    .INIT(2'h2)) 
    plusOp_carry__2_i_1__0
       (.I0(p_3_in),
        .O(p_1_in));
  LUT4 #(
    .INIT(16'hB332)) 
    plusOp_carry__2_i_2__0
       (.I0(arg_n_85),
        .I1(p_3_in),
        .I2(to_sulv[0]),
        .I3(to_sulv[1]),
        .O(plusOp_carry__2_i_2__0_n_0));
  LUT4 #(
    .INIT(16'hB332)) 
    plusOp_carry__2_i_3__0
       (.I0(arg_n_86),
        .I1(p_3_in),
        .I2(to_sulv[0]),
        .I3(to_sulv[1]),
        .O(plusOp_carry__2_i_3__0_n_0));
  LUT4 #(
    .INIT(16'hB332)) 
    plusOp_carry_i_1__0
       (.I0(arg_n_99),
        .I1(p_3_in),
        .I2(to_sulv[0]),
        .I3(to_sulv[1]),
        .O(plusOp_carry_i_1__0_n_0));
  LUT4 #(
    .INIT(16'hB332)) 
    plusOp_carry_i_2__0
       (.I0(arg_n_95),
        .I1(p_3_in),
        .I2(to_sulv[0]),
        .I3(to_sulv[1]),
        .O(plusOp_carry_i_2__0_n_0));
  LUT4 #(
    .INIT(16'hB332)) 
    plusOp_carry_i_3__0
       (.I0(arg_n_96),
        .I1(p_3_in),
        .I2(to_sulv[0]),
        .I3(to_sulv[1]),
        .O(plusOp_carry_i_3__0_n_0));
  LUT4 #(
    .INIT(16'hB332)) 
    plusOp_carry_i_4__0
       (.I0(arg_n_97),
        .I1(p_3_in),
        .I2(to_sulv[0]),
        .I3(to_sulv[1]),
        .O(plusOp_carry_i_4__0_n_0));
  LUT4 #(
    .INIT(16'hB332)) 
    plusOp_carry_i_5__0
       (.I0(arg_n_98),
        .I1(p_3_in),
        .I2(to_sulv[0]),
        .I3(to_sulv[1]),
        .O(plusOp_carry_i_5__0_n_0));
  CARRY4 \plusOp_inferred__0/i__carry 
       (.CI(1'b0),
        .CO({\plusOp_inferred__0/i__carry_n_0 ,\plusOp_inferred__0/i__carry_n_1 ,\plusOp_inferred__0/i__carry_n_2 ,\plusOp_inferred__0/i__carry_n_3 }),
        .CYINIT(i__carry_i_1__8_n_0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\plusOp_inferred__0/i__carry_n_4 ,\plusOp_inferred__0/i__carry_n_5 ,\plusOp_inferred__0/i__carry_n_6 ,\plusOp_inferred__0/i__carry_n_7 }),
        .S({i__carry_i_2__8_n_0,i__carry_i_3__2_n_0,i__carry_i_4__8_n_0,i__carry_i_5__2_n_0}));
  CARRY4 \plusOp_inferred__0/i__carry__0 
       (.CI(\plusOp_inferred__0/i__carry_n_0 ),
        .CO({\plusOp_inferred__0/i__carry__0_n_0 ,\plusOp_inferred__0/i__carry__0_n_1 ,\plusOp_inferred__0/i__carry__0_n_2 ,\plusOp_inferred__0/i__carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\plusOp_inferred__0/i__carry__0_n_4 ,\plusOp_inferred__0/i__carry__0_n_5 ,\plusOp_inferred__0/i__carry__0_n_6 ,\plusOp_inferred__0/i__carry__0_n_7 }),
        .S({i__carry__0_i_1__2_n_0,i__carry__0_i_2__2_n_0,i__carry__0_i_3__2_n_0,i__carry__0_i_4__2_n_0}));
  CARRY4 \plusOp_inferred__0/i__carry__1 
       (.CI(\plusOp_inferred__0/i__carry__0_n_0 ),
        .CO({\plusOp_inferred__0/i__carry__1_n_0 ,\plusOp_inferred__0/i__carry__1_n_1 ,\plusOp_inferred__0/i__carry__1_n_2 ,\plusOp_inferred__0/i__carry__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\plusOp_inferred__0/i__carry__1_n_4 ,\plusOp_inferred__0/i__carry__1_n_5 ,\plusOp_inferred__0/i__carry__1_n_6 ,\plusOp_inferred__0/i__carry__1_n_7 }),
        .S({i__carry__1_i_1__2_n_0,i__carry__1_i_2__2_n_0,i__carry__1_i_3__2_n_0,i__carry__1_i_4__2_n_0}));
  CARRY4 \plusOp_inferred__0/i__carry__2 
       (.CI(\plusOp_inferred__0/i__carry__1_n_0 ),
        .CO({\plusOp_inferred__0/i__carry__2_n_0 ,\NLW_plusOp_inferred__0/i__carry__2_CO_UNCONNECTED [2],\plusOp_inferred__0/i__carry__2_n_2 ,\plusOp_inferred__0/i__carry__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b1,1'b0,1'b0}),
        .O({\NLW_plusOp_inferred__0/i__carry__2_O_UNCONNECTED [3],p_0_in6_in,\plusOp_inferred__0/i__carry__2_n_6 ,\plusOp_inferred__0/i__carry__2_n_7 }),
        .S({1'b1,p_1_in7_in,i__carry__2_i_2__2_n_0,i__carry__2_i_3__2_n_0}));
  CARRY4 \plusOp_inferred__1/i__carry 
       (.CI(1'b0),
        .CO({\plusOp_inferred__1/i__carry_n_0 ,\plusOp_inferred__1/i__carry_n_1 ,\plusOp_inferred__1/i__carry_n_2 ,\plusOp_inferred__1/i__carry_n_3 }),
        .CYINIT(i__carry_i_1__9_n_0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\plusOp_inferred__1/i__carry_n_4 ,\plusOp_inferred__1/i__carry_n_5 ,\plusOp_inferred__1/i__carry_n_6 ,\plusOp_inferred__1/i__carry_n_7 }),
        .S({i__carry_i_2__9_n_0,i__carry_i_3__3_n_0,i__carry_i_4__9_n_0,i__carry_i_5__3_n_0}));
  CARRY4 \plusOp_inferred__1/i__carry__0 
       (.CI(\plusOp_inferred__1/i__carry_n_0 ),
        .CO({\plusOp_inferred__1/i__carry__0_n_0 ,\plusOp_inferred__1/i__carry__0_n_1 ,\plusOp_inferred__1/i__carry__0_n_2 ,\plusOp_inferred__1/i__carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\plusOp_inferred__1/i__carry__0_n_4 ,\plusOp_inferred__1/i__carry__0_n_5 ,\plusOp_inferred__1/i__carry__0_n_6 ,\plusOp_inferred__1/i__carry__0_n_7 }),
        .S({i__carry__0_i_1__3_n_0,i__carry__0_i_2__3_n_0,i__carry__0_i_3__3_n_0,i__carry__0_i_4__3_n_0}));
  CARRY4 \plusOp_inferred__1/i__carry__1 
       (.CI(\plusOp_inferred__1/i__carry__0_n_0 ),
        .CO({\plusOp_inferred__1/i__carry__1_n_0 ,\plusOp_inferred__1/i__carry__1_n_1 ,\plusOp_inferred__1/i__carry__1_n_2 ,\plusOp_inferred__1/i__carry__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\plusOp_inferred__1/i__carry__1_n_4 ,\plusOp_inferred__1/i__carry__1_n_5 ,\plusOp_inferred__1/i__carry__1_n_6 ,\plusOp_inferred__1/i__carry__1_n_7 }),
        .S({i__carry__1_i_1__3_n_0,i__carry__1_i_2__3_n_0,i__carry__1_i_3__3_n_0,i__carry__1_i_4__3_n_0}));
  CARRY4 \plusOp_inferred__1/i__carry__2 
       (.CI(\plusOp_inferred__1/i__carry__1_n_0 ),
        .CO({\plusOp_inferred__1/i__carry__2_n_0 ,\NLW_plusOp_inferred__1/i__carry__2_CO_UNCONNECTED [2],\plusOp_inferred__1/i__carry__2_n_2 ,\plusOp_inferred__1/i__carry__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b1,1'b0,1'b0}),
        .O({\NLW_plusOp_inferred__1/i__carry__2_O_UNCONNECTED [3],p_0_in0_in,\plusOp_inferred__1/i__carry__2_n_6 ,\plusOp_inferred__1/i__carry__2_n_7 }),
        .S({1'b1,p_1_in1_in,i__carry__2_i_2__3_n_0,i__carry__2_i_3__3_n_0}));
  CARRY4 \plusOp_inferred__2/i__carry 
       (.CI(1'b0),
        .CO({\plusOp_inferred__2/i__carry_n_0 ,\plusOp_inferred__2/i__carry_n_1 ,\plusOp_inferred__2/i__carry_n_2 ,\plusOp_inferred__2/i__carry_n_3 }),
        .CYINIT(i__carry_i_1__10_n_0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\plusOp_inferred__2/i__carry_n_4 ,\plusOp_inferred__2/i__carry_n_5 ,\plusOp_inferred__2/i__carry_n_6 ,\plusOp_inferred__2/i__carry_n_7 }),
        .S({i__carry_i_2__10_n_0,i__carry_i_3__4_n_0,i__carry_i_4__10_n_0,i__carry_i_5__4_n_0}));
  CARRY4 \plusOp_inferred__2/i__carry__0 
       (.CI(\plusOp_inferred__2/i__carry_n_0 ),
        .CO({\plusOp_inferred__2/i__carry__0_n_0 ,\plusOp_inferred__2/i__carry__0_n_1 ,\plusOp_inferred__2/i__carry__0_n_2 ,\plusOp_inferred__2/i__carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\plusOp_inferred__2/i__carry__0_n_4 ,\plusOp_inferred__2/i__carry__0_n_5 ,\plusOp_inferred__2/i__carry__0_n_6 ,\plusOp_inferred__2/i__carry__0_n_7 }),
        .S({i__carry__0_i_1__4_n_0,i__carry__0_i_2__4_n_0,i__carry__0_i_3__4_n_0,i__carry__0_i_4__4_n_0}));
  CARRY4 \plusOp_inferred__2/i__carry__1 
       (.CI(\plusOp_inferred__2/i__carry__0_n_0 ),
        .CO({\plusOp_inferred__2/i__carry__1_n_0 ,\plusOp_inferred__2/i__carry__1_n_1 ,\plusOp_inferred__2/i__carry__1_n_2 ,\plusOp_inferred__2/i__carry__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\plusOp_inferred__2/i__carry__1_n_4 ,\plusOp_inferred__2/i__carry__1_n_5 ,\plusOp_inferred__2/i__carry__1_n_6 ,\plusOp_inferred__2/i__carry__1_n_7 }),
        .S({i__carry__1_i_1__4_n_0,i__carry__1_i_2__4_n_0,i__carry__1_i_3__4_n_0,i__carry__1_i_4__4_n_0}));
  CARRY4 \plusOp_inferred__2/i__carry__2 
       (.CI(\plusOp_inferred__2/i__carry__1_n_0 ),
        .CO({\plusOp_inferred__2/i__carry__2_n_0 ,\NLW_plusOp_inferred__2/i__carry__2_CO_UNCONNECTED [2],\plusOp_inferred__2/i__carry__2_n_2 ,\plusOp_inferred__2/i__carry__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b1,1'b0,1'b0}),
        .O({\NLW_plusOp_inferred__2/i__carry__2_O_UNCONNECTED [3],p_0_in3_in,\plusOp_inferred__2/i__carry__2_n_6 ,\plusOp_inferred__2/i__carry__2_n_7 }),
        .S({1'b1,p_1_in4_in,i__carry__2_i_2__4_n_0,i__carry__2_i_3__4_n_0}));
endmodule

(* ORIG_REF_NAME = "Rotator" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Rotator_5
   (out,
    \Re_Im_reg[8]_0 ,
    B,
    Q,
    arg__0_0,
    arg__0_1,
    arg_0,
    halfway_ppF,
    clk,
    reset,
    \data_out_ppF_reg[0][15] ,
    \data_out_ppF_reg[1][15] );
  output [15:0]out;
  output [15:0]\Re_Im_reg[8]_0 ;
  input [6:0]B;
  input [15:0]Q;
  input [7:0]arg__0_0;
  input [15:0]arg__0_1;
  input [3:0]arg_0;
  input halfway_ppF;
  input clk;
  input reset;
  input [15:0]\data_out_ppF_reg[0][15] ;
  input [15:0]\data_out_ppF_reg[1][15] ;

  wire [6:0]B;
  wire [9:-6]Im_Im;
  wire \Im_Im[-6]_i_2_n_0 ;
  wire \Im_Im[-6]_i_3_n_0 ;
  wire \Im_Im[-6]_i_4_n_0 ;
  wire \Im_Im[8]_i_2_n_0 ;
  wire \Im_Im[8]_i_3_n_0 ;
  wire \Im_Im[8]_i_4_n_0 ;
  wire \Im_Im[8]_i_5_n_0 ;
  wire \Im_Im[8]_i_6_n_0 ;
  wire \Im_Im[8]_i_7_n_0 ;
  wire \Im_Im[9]_i_2_n_0 ;
  wire \Im_Im[9]_i_3_n_0 ;
  wire \Im_Im[9]_i_4_n_0 ;
  wire \Im_Im[9]_i_5_n_0 ;
  wire [9:-6]Im_Re;
  wire \Im_Re[-1]_i_1_n_0 ;
  wire \Im_Re[-2]_i_1_n_0 ;
  wire \Im_Re[-3]_i_1_n_0 ;
  wire \Im_Re[-4]_i_1_n_0 ;
  wire \Im_Re[-5]_i_1_n_0 ;
  wire \Im_Re[-6]_i_1_n_0 ;
  wire \Im_Re[-6]_i_2_n_0 ;
  wire \Im_Re[-6]_i_3_n_0 ;
  wire \Im_Re[-6]_i_4_n_0 ;
  wire \Im_Re[0]_i_1_n_0 ;
  wire \Im_Re[1]_i_1_n_0 ;
  wire \Im_Re[2]_i_1_n_0 ;
  wire \Im_Re[3]_i_1_n_0 ;
  wire \Im_Re[4]_i_1_n_0 ;
  wire \Im_Re[5]_i_1_n_0 ;
  wire \Im_Re[6]_i_1_n_0 ;
  wire \Im_Re[7]_i_1_n_0 ;
  wire \Im_Re[8]_i_1_n_0 ;
  wire \Im_Re[8]_i_2_n_0 ;
  wire \Im_Re[8]_i_3_n_0 ;
  wire \Im_Re[8]_i_4_n_0 ;
  wire \Im_Re[8]_i_5_n_0 ;
  wire \Im_Re[8]_i_6_n_0 ;
  wire \Im_Re[8]_i_7_n_0 ;
  wire \Im_Re[9]_i_1_n_0 ;
  wire \Im_Re[9]_i_2_n_0 ;
  wire \Im_Re[9]_i_3_n_0 ;
  wire \Im_Re[9]_i_4_n_0 ;
  wire \Im_Re[9]_i_5_n_0 ;
  wire [15:0]Q;
  wire [9:-6]Re_Im;
  wire \Re_Im[-1]_i_1_n_0 ;
  wire \Re_Im[-2]_i_1_n_0 ;
  wire \Re_Im[-3]_i_1_n_0 ;
  wire \Re_Im[-4]_i_1_n_0 ;
  wire \Re_Im[-5]_i_1_n_0 ;
  wire \Re_Im[-6]_i_1_n_0 ;
  wire \Re_Im[-6]_i_2_n_0 ;
  wire \Re_Im[-6]_i_3_n_0 ;
  wire \Re_Im[-6]_i_4_n_0 ;
  wire \Re_Im[0]_i_1_n_0 ;
  wire \Re_Im[1]_i_1_n_0 ;
  wire \Re_Im[2]_i_1_n_0 ;
  wire \Re_Im[3]_i_1_n_0 ;
  wire \Re_Im[4]_i_1_n_0 ;
  wire \Re_Im[5]_i_1_n_0 ;
  wire \Re_Im[6]_i_1_n_0 ;
  wire \Re_Im[7]_i_1_n_0 ;
  wire \Re_Im[8]_i_1_n_0 ;
  wire \Re_Im[8]_i_2_n_0 ;
  wire \Re_Im[8]_i_3_n_0 ;
  wire \Re_Im[8]_i_4_n_0 ;
  wire \Re_Im[8]_i_5_n_0 ;
  wire \Re_Im[8]_i_6_n_0 ;
  wire \Re_Im[8]_i_7_n_0 ;
  wire \Re_Im[9]_i_1_n_0 ;
  wire \Re_Im[9]_i_2_n_0 ;
  wire \Re_Im[9]_i_3_n_0 ;
  wire \Re_Im[9]_i_4_n_0 ;
  wire \Re_Im[9]_i_5_n_0 ;
  wire [15:0]\Re_Im_reg[8]_0 ;
  wire [9:-6]Re_Re;
  wire \Re_Re[-1]_i_1_n_0 ;
  wire \Re_Re[-2]_i_1_n_0 ;
  wire \Re_Re[-3]_i_1_n_0 ;
  wire \Re_Re[-4]_i_1_n_0 ;
  wire \Re_Re[-5]_i_1_n_0 ;
  wire \Re_Re[-6]_i_1_n_0 ;
  wire \Re_Re[-6]_i_2_n_0 ;
  wire \Re_Re[-6]_i_3_n_0 ;
  wire \Re_Re[-6]_i_4_n_0 ;
  wire \Re_Re[0]_i_1_n_0 ;
  wire \Re_Re[1]_i_1_n_0 ;
  wire \Re_Re[2]_i_1_n_0 ;
  wire \Re_Re[3]_i_1_n_0 ;
  wire \Re_Re[4]_i_1_n_0 ;
  wire \Re_Re[5]_i_1_n_0 ;
  wire \Re_Re[6]_i_1_n_0 ;
  wire \Re_Re[7]_i_1_n_0 ;
  wire \Re_Re[8]_i_1_n_0 ;
  wire \Re_Re[8]_i_2_n_0 ;
  wire \Re_Re[8]_i_3_n_0 ;
  wire \Re_Re[8]_i_4_n_0 ;
  wire \Re_Re[8]_i_5_n_0 ;
  wire \Re_Re[8]_i_6_n_0 ;
  wire \Re_Re[8]_i_7_n_0 ;
  wire \Re_Re[9]_i_1_n_0 ;
  wire \Re_Re[9]_i_2_n_0 ;
  wire \Re_Re[9]_i_3_n_0 ;
  wire \Re_Re[9]_i_4_n_0 ;
  wire \Re_Re[9]_i_5_n_0 ;
  wire [3:0]arg_0;
  wire [7:0]arg__0_0;
  wire [15:0]arg__0_1;
  wire arg__0_n_101;
  wire arg__0_n_102;
  wire arg__0_n_103;
  wire arg__0_n_104;
  wire arg__0_n_105;
  wire arg__0_n_82;
  wire arg__0_n_83;
  wire arg__0_n_84;
  wire arg__0_n_85;
  wire arg__0_n_86;
  wire arg__0_n_87;
  wire arg__0_n_88;
  wire arg__0_n_89;
  wire arg__0_n_90;
  wire arg__0_n_91;
  wire arg__0_n_92;
  wire arg__0_n_93;
  wire arg__0_n_94;
  wire arg__0_n_95;
  wire arg__0_n_96;
  wire arg__0_n_97;
  wire arg__0_n_98;
  wire arg__0_n_99;
  wire arg__1_n_101;
  wire arg__1_n_102;
  wire arg__1_n_103;
  wire arg__1_n_104;
  wire arg__1_n_105;
  wire arg__1_n_82;
  wire arg__1_n_83;
  wire arg__1_n_84;
  wire arg__1_n_85;
  wire arg__1_n_86;
  wire arg__1_n_87;
  wire arg__1_n_88;
  wire arg__1_n_89;
  wire arg__1_n_90;
  wire arg__1_n_91;
  wire arg__1_n_92;
  wire arg__1_n_93;
  wire arg__1_n_94;
  wire arg__1_n_95;
  wire arg__1_n_96;
  wire arg__1_n_97;
  wire arg__1_n_98;
  wire arg__1_n_99;
  wire arg__2_n_101;
  wire arg__2_n_102;
  wire arg__2_n_103;
  wire arg__2_n_104;
  wire arg__2_n_105;
  wire arg__2_n_82;
  wire arg__2_n_83;
  wire arg__2_n_84;
  wire arg__2_n_85;
  wire arg__2_n_86;
  wire arg__2_n_87;
  wire arg__2_n_88;
  wire arg__2_n_89;
  wire arg__2_n_90;
  wire arg__2_n_91;
  wire arg__2_n_92;
  wire arg__2_n_93;
  wire arg__2_n_94;
  wire arg__2_n_95;
  wire arg__2_n_96;
  wire arg__2_n_97;
  wire arg__2_n_98;
  wire arg__2_n_99;
  wire [5:5]arg__3;
  wire arg_i_1__0_n_0;
  wire arg_n_101;
  wire arg_n_102;
  wire arg_n_103;
  wire arg_n_104;
  wire arg_n_105;
  wire arg_n_85;
  wire arg_n_86;
  wire arg_n_87;
  wire arg_n_88;
  wire arg_n_89;
  wire arg_n_90;
  wire arg_n_91;
  wire arg_n_92;
  wire arg_n_93;
  wire arg_n_94;
  wire arg_n_95;
  wire arg_n_96;
  wire arg_n_97;
  wire arg_n_98;
  wire arg_n_99;
  wire clk;
  wire \data_out_ppF[0][11]_i_2_n_0 ;
  wire \data_out_ppF[0][11]_i_3_n_0 ;
  wire \data_out_ppF[0][11]_i_4_n_0 ;
  wire \data_out_ppF[0][11]_i_5_n_0 ;
  wire \data_out_ppF[0][11]_i_6_n_0 ;
  wire \data_out_ppF[0][11]_i_7_n_0 ;
  wire \data_out_ppF[0][11]_i_8_n_0 ;
  wire \data_out_ppF[0][11]_i_9_n_0 ;
  wire \data_out_ppF[0][15]_i_2_n_0 ;
  wire \data_out_ppF[0][15]_i_3_n_0 ;
  wire \data_out_ppF[0][15]_i_4_n_0 ;
  wire \data_out_ppF[0][15]_i_5_n_0 ;
  wire \data_out_ppF[0][15]_i_6_n_0 ;
  wire \data_out_ppF[0][15]_i_7_n_0 ;
  wire \data_out_ppF[0][15]_i_8_n_0 ;
  wire \data_out_ppF[0][3]_i_2_n_0 ;
  wire \data_out_ppF[0][3]_i_3_n_0 ;
  wire \data_out_ppF[0][3]_i_4_n_0 ;
  wire \data_out_ppF[0][3]_i_5_n_0 ;
  wire \data_out_ppF[0][3]_i_6_n_0 ;
  wire \data_out_ppF[0][3]_i_7_n_0 ;
  wire \data_out_ppF[0][3]_i_8_n_0 ;
  wire \data_out_ppF[0][3]_i_9_n_0 ;
  wire \data_out_ppF[0][7]_i_2_n_0 ;
  wire \data_out_ppF[0][7]_i_3_n_0 ;
  wire \data_out_ppF[0][7]_i_4_n_0 ;
  wire \data_out_ppF[0][7]_i_5_n_0 ;
  wire \data_out_ppF[0][7]_i_6_n_0 ;
  wire \data_out_ppF[0][7]_i_7_n_0 ;
  wire \data_out_ppF[0][7]_i_8_n_0 ;
  wire \data_out_ppF[0][7]_i_9_n_0 ;
  wire \data_out_ppF[1][11]_i_2_n_0 ;
  wire \data_out_ppF[1][11]_i_3_n_0 ;
  wire \data_out_ppF[1][11]_i_4_n_0 ;
  wire \data_out_ppF[1][11]_i_5_n_0 ;
  wire \data_out_ppF[1][11]_i_6_n_0 ;
  wire \data_out_ppF[1][11]_i_7_n_0 ;
  wire \data_out_ppF[1][11]_i_8_n_0 ;
  wire \data_out_ppF[1][11]_i_9_n_0 ;
  wire \data_out_ppF[1][15]_i_2_n_0 ;
  wire \data_out_ppF[1][15]_i_3_n_0 ;
  wire \data_out_ppF[1][15]_i_4_n_0 ;
  wire \data_out_ppF[1][15]_i_5_n_0 ;
  wire \data_out_ppF[1][15]_i_6_n_0 ;
  wire \data_out_ppF[1][15]_i_7_n_0 ;
  wire \data_out_ppF[1][15]_i_8_n_0 ;
  wire \data_out_ppF[1][3]_i_2_n_0 ;
  wire \data_out_ppF[1][3]_i_3_n_0 ;
  wire \data_out_ppF[1][3]_i_4_n_0 ;
  wire \data_out_ppF[1][3]_i_5_n_0 ;
  wire \data_out_ppF[1][3]_i_6_n_0 ;
  wire \data_out_ppF[1][3]_i_7_n_0 ;
  wire \data_out_ppF[1][3]_i_8_n_0 ;
  wire \data_out_ppF[1][3]_i_9_n_0 ;
  wire \data_out_ppF[1][7]_i_2_n_0 ;
  wire \data_out_ppF[1][7]_i_3_n_0 ;
  wire \data_out_ppF[1][7]_i_4_n_0 ;
  wire \data_out_ppF[1][7]_i_5_n_0 ;
  wire \data_out_ppF[1][7]_i_6_n_0 ;
  wire \data_out_ppF[1][7]_i_7_n_0 ;
  wire \data_out_ppF[1][7]_i_8_n_0 ;
  wire \data_out_ppF[1][7]_i_9_n_0 ;
  wire \data_out_ppF_reg[0][11]_i_1_n_0 ;
  wire \data_out_ppF_reg[0][11]_i_1_n_1 ;
  wire \data_out_ppF_reg[0][11]_i_1_n_2 ;
  wire \data_out_ppF_reg[0][11]_i_1_n_3 ;
  wire [15:0]\data_out_ppF_reg[0][15] ;
  wire \data_out_ppF_reg[0][15]_i_1_n_1 ;
  wire \data_out_ppF_reg[0][15]_i_1_n_2 ;
  wire \data_out_ppF_reg[0][15]_i_1_n_3 ;
  wire \data_out_ppF_reg[0][3]_i_1_n_0 ;
  wire \data_out_ppF_reg[0][3]_i_1_n_1 ;
  wire \data_out_ppF_reg[0][3]_i_1_n_2 ;
  wire \data_out_ppF_reg[0][3]_i_1_n_3 ;
  wire \data_out_ppF_reg[0][7]_i_1_n_0 ;
  wire \data_out_ppF_reg[0][7]_i_1_n_1 ;
  wire \data_out_ppF_reg[0][7]_i_1_n_2 ;
  wire \data_out_ppF_reg[0][7]_i_1_n_3 ;
  wire \data_out_ppF_reg[1][11]_i_1_n_0 ;
  wire \data_out_ppF_reg[1][11]_i_1_n_1 ;
  wire \data_out_ppF_reg[1][11]_i_1_n_2 ;
  wire \data_out_ppF_reg[1][11]_i_1_n_3 ;
  wire [15:0]\data_out_ppF_reg[1][15] ;
  wire \data_out_ppF_reg[1][15]_i_1_n_1 ;
  wire \data_out_ppF_reg[1][15]_i_1_n_2 ;
  wire \data_out_ppF_reg[1][15]_i_1_n_3 ;
  wire \data_out_ppF_reg[1][3]_i_1_n_0 ;
  wire \data_out_ppF_reg[1][3]_i_1_n_1 ;
  wire \data_out_ppF_reg[1][3]_i_1_n_2 ;
  wire \data_out_ppF_reg[1][3]_i_1_n_3 ;
  wire \data_out_ppF_reg[1][7]_i_1_n_0 ;
  wire \data_out_ppF_reg[1][7]_i_1_n_1 ;
  wire \data_out_ppF_reg[1][7]_i_1_n_2 ;
  wire \data_out_ppF_reg[1][7]_i_1_n_3 ;
  wire halfway_ppF;
  wire i__carry__0_i_1__0_n_0;
  wire i__carry__0_i_1__1_n_0;
  wire i__carry__0_i_1_n_0;
  wire i__carry__0_i_2__0_n_0;
  wire i__carry__0_i_2__1_n_0;
  wire i__carry__0_i_2_n_0;
  wire i__carry__0_i_3__0_n_0;
  wire i__carry__0_i_3__1_n_0;
  wire i__carry__0_i_3_n_0;
  wire i__carry__0_i_4__0_n_0;
  wire i__carry__0_i_4__1_n_0;
  wire i__carry__0_i_4_n_0;
  wire i__carry__1_i_1__0_n_0;
  wire i__carry__1_i_1__1_n_0;
  wire i__carry__1_i_1_n_0;
  wire i__carry__1_i_2__0_n_0;
  wire i__carry__1_i_2__1_n_0;
  wire i__carry__1_i_2_n_0;
  wire i__carry__1_i_3__0_n_0;
  wire i__carry__1_i_3__1_n_0;
  wire i__carry__1_i_3_n_0;
  wire i__carry__1_i_4__0_n_0;
  wire i__carry__1_i_4__1_n_0;
  wire i__carry__1_i_4_n_0;
  wire i__carry__2_i_2__0_n_0;
  wire i__carry__2_i_2__1_n_0;
  wire i__carry__2_i_2_n_0;
  wire i__carry__2_i_3__0_n_0;
  wire i__carry__2_i_3__1_n_0;
  wire i__carry__2_i_3_n_0;
  wire i__carry_i_1__2_n_0;
  wire i__carry_i_1__3_n_0;
  wire i__carry_i_1__4_n_0;
  wire i__carry_i_2__2_n_0;
  wire i__carry_i_2__3_n_0;
  wire i__carry_i_2__4_n_0;
  wire i__carry_i_3__0_n_0;
  wire i__carry_i_3__1_n_0;
  wire i__carry_i_3_n_0;
  wire i__carry_i_4__2_n_0;
  wire i__carry_i_4__3_n_0;
  wire i__carry_i_4__4_n_0;
  wire i__carry_i_5__0_n_0;
  wire i__carry_i_5__1_n_0;
  wire i__carry_i_5_n_0;
  wire [15:0]out;
  wire p_0_in;
  wire p_0_in0_in;
  wire p_0_in10_in;
  wire p_0_in1_in;
  wire p_0_in3_in;
  wire p_0_in5_in;
  wire p_0_in6_in;
  wire p_1_in;
  wire p_1_in1_in;
  wire p_1_in4_in;
  wire p_1_in7_in;
  wire p_3_in;
  wire plusOp_carry__0_i_1_n_0;
  wire plusOp_carry__0_i_2_n_0;
  wire plusOp_carry__0_i_3_n_0;
  wire plusOp_carry__0_i_4_n_0;
  wire plusOp_carry__0_n_0;
  wire plusOp_carry__0_n_1;
  wire plusOp_carry__0_n_2;
  wire plusOp_carry__0_n_3;
  wire plusOp_carry__0_n_4;
  wire plusOp_carry__0_n_5;
  wire plusOp_carry__0_n_6;
  wire plusOp_carry__0_n_7;
  wire plusOp_carry__1_i_1_n_0;
  wire plusOp_carry__1_i_2_n_0;
  wire plusOp_carry__1_i_3_n_0;
  wire plusOp_carry__1_i_4_n_0;
  wire plusOp_carry__1_n_0;
  wire plusOp_carry__1_n_1;
  wire plusOp_carry__1_n_2;
  wire plusOp_carry__1_n_3;
  wire plusOp_carry__1_n_4;
  wire plusOp_carry__1_n_5;
  wire plusOp_carry__1_n_6;
  wire plusOp_carry__1_n_7;
  wire plusOp_carry__2_i_2_n_0;
  wire plusOp_carry__2_i_3_n_0;
  wire plusOp_carry__2_n_0;
  wire plusOp_carry__2_n_2;
  wire plusOp_carry__2_n_3;
  wire plusOp_carry__2_n_6;
  wire plusOp_carry__2_n_7;
  wire plusOp_carry_i_1_n_0;
  wire plusOp_carry_i_2_n_0;
  wire plusOp_carry_i_3_n_0;
  wire plusOp_carry_i_4_n_0;
  wire plusOp_carry_i_5_n_0;
  wire plusOp_carry_n_0;
  wire plusOp_carry_n_1;
  wire plusOp_carry_n_2;
  wire plusOp_carry_n_3;
  wire plusOp_carry_n_4;
  wire plusOp_carry_n_5;
  wire plusOp_carry_n_6;
  wire plusOp_carry_n_7;
  wire \plusOp_inferred__0/i__carry__0_n_0 ;
  wire \plusOp_inferred__0/i__carry__0_n_1 ;
  wire \plusOp_inferred__0/i__carry__0_n_2 ;
  wire \plusOp_inferred__0/i__carry__0_n_3 ;
  wire \plusOp_inferred__0/i__carry__0_n_4 ;
  wire \plusOp_inferred__0/i__carry__0_n_5 ;
  wire \plusOp_inferred__0/i__carry__0_n_6 ;
  wire \plusOp_inferred__0/i__carry__0_n_7 ;
  wire \plusOp_inferred__0/i__carry__1_n_0 ;
  wire \plusOp_inferred__0/i__carry__1_n_1 ;
  wire \plusOp_inferred__0/i__carry__1_n_2 ;
  wire \plusOp_inferred__0/i__carry__1_n_3 ;
  wire \plusOp_inferred__0/i__carry__1_n_4 ;
  wire \plusOp_inferred__0/i__carry__1_n_5 ;
  wire \plusOp_inferred__0/i__carry__1_n_6 ;
  wire \plusOp_inferred__0/i__carry__1_n_7 ;
  wire \plusOp_inferred__0/i__carry__2_n_0 ;
  wire \plusOp_inferred__0/i__carry__2_n_2 ;
  wire \plusOp_inferred__0/i__carry__2_n_3 ;
  wire \plusOp_inferred__0/i__carry__2_n_6 ;
  wire \plusOp_inferred__0/i__carry__2_n_7 ;
  wire \plusOp_inferred__0/i__carry_n_0 ;
  wire \plusOp_inferred__0/i__carry_n_1 ;
  wire \plusOp_inferred__0/i__carry_n_2 ;
  wire \plusOp_inferred__0/i__carry_n_3 ;
  wire \plusOp_inferred__0/i__carry_n_4 ;
  wire \plusOp_inferred__0/i__carry_n_5 ;
  wire \plusOp_inferred__0/i__carry_n_6 ;
  wire \plusOp_inferred__0/i__carry_n_7 ;
  wire \plusOp_inferred__1/i__carry__0_n_0 ;
  wire \plusOp_inferred__1/i__carry__0_n_1 ;
  wire \plusOp_inferred__1/i__carry__0_n_2 ;
  wire \plusOp_inferred__1/i__carry__0_n_3 ;
  wire \plusOp_inferred__1/i__carry__0_n_4 ;
  wire \plusOp_inferred__1/i__carry__0_n_5 ;
  wire \plusOp_inferred__1/i__carry__0_n_6 ;
  wire \plusOp_inferred__1/i__carry__0_n_7 ;
  wire \plusOp_inferred__1/i__carry__1_n_0 ;
  wire \plusOp_inferred__1/i__carry__1_n_1 ;
  wire \plusOp_inferred__1/i__carry__1_n_2 ;
  wire \plusOp_inferred__1/i__carry__1_n_3 ;
  wire \plusOp_inferred__1/i__carry__1_n_4 ;
  wire \plusOp_inferred__1/i__carry__1_n_5 ;
  wire \plusOp_inferred__1/i__carry__1_n_6 ;
  wire \plusOp_inferred__1/i__carry__1_n_7 ;
  wire \plusOp_inferred__1/i__carry__2_n_0 ;
  wire \plusOp_inferred__1/i__carry__2_n_2 ;
  wire \plusOp_inferred__1/i__carry__2_n_3 ;
  wire \plusOp_inferred__1/i__carry__2_n_6 ;
  wire \plusOp_inferred__1/i__carry__2_n_7 ;
  wire \plusOp_inferred__1/i__carry_n_0 ;
  wire \plusOp_inferred__1/i__carry_n_1 ;
  wire \plusOp_inferred__1/i__carry_n_2 ;
  wire \plusOp_inferred__1/i__carry_n_3 ;
  wire \plusOp_inferred__1/i__carry_n_4 ;
  wire \plusOp_inferred__1/i__carry_n_5 ;
  wire \plusOp_inferred__1/i__carry_n_6 ;
  wire \plusOp_inferred__1/i__carry_n_7 ;
  wire \plusOp_inferred__2/i__carry__0_n_0 ;
  wire \plusOp_inferred__2/i__carry__0_n_1 ;
  wire \plusOp_inferred__2/i__carry__0_n_2 ;
  wire \plusOp_inferred__2/i__carry__0_n_3 ;
  wire \plusOp_inferred__2/i__carry__0_n_4 ;
  wire \plusOp_inferred__2/i__carry__0_n_5 ;
  wire \plusOp_inferred__2/i__carry__0_n_6 ;
  wire \plusOp_inferred__2/i__carry__0_n_7 ;
  wire \plusOp_inferred__2/i__carry__1_n_0 ;
  wire \plusOp_inferred__2/i__carry__1_n_1 ;
  wire \plusOp_inferred__2/i__carry__1_n_2 ;
  wire \plusOp_inferred__2/i__carry__1_n_3 ;
  wire \plusOp_inferred__2/i__carry__1_n_4 ;
  wire \plusOp_inferred__2/i__carry__1_n_5 ;
  wire \plusOp_inferred__2/i__carry__1_n_6 ;
  wire \plusOp_inferred__2/i__carry__1_n_7 ;
  wire \plusOp_inferred__2/i__carry__2_n_0 ;
  wire \plusOp_inferred__2/i__carry__2_n_2 ;
  wire \plusOp_inferred__2/i__carry__2_n_3 ;
  wire \plusOp_inferred__2/i__carry__2_n_6 ;
  wire \plusOp_inferred__2/i__carry__2_n_7 ;
  wire \plusOp_inferred__2/i__carry_n_0 ;
  wire \plusOp_inferred__2/i__carry_n_1 ;
  wire \plusOp_inferred__2/i__carry_n_2 ;
  wire \plusOp_inferred__2/i__carry_n_3 ;
  wire \plusOp_inferred__2/i__carry_n_4 ;
  wire \plusOp_inferred__2/i__carry_n_5 ;
  wire \plusOp_inferred__2/i__carry_n_6 ;
  wire \plusOp_inferred__2/i__carry_n_7 ;
  wire reset;
  wire [9:-6]resize;
  wire [1:0]to_sulv;
  wire NLW_arg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_arg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_arg_OVERFLOW_UNCONNECTED;
  wire NLW_arg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_arg_PATTERNDETECT_UNCONNECTED;
  wire NLW_arg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_arg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_arg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_arg_CARRYOUT_UNCONNECTED;
  wire [47:24]NLW_arg_P_UNCONNECTED;
  wire [47:0]NLW_arg_PCOUT_UNCONNECTED;
  wire NLW_arg__0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_arg__0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_arg__0_OVERFLOW_UNCONNECTED;
  wire NLW_arg__0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_arg__0_PATTERNDETECT_UNCONNECTED;
  wire NLW_arg__0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_arg__0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_arg__0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_arg__0_CARRYOUT_UNCONNECTED;
  wire [47:24]NLW_arg__0_P_UNCONNECTED;
  wire [47:0]NLW_arg__0_PCOUT_UNCONNECTED;
  wire NLW_arg__1_CARRYCASCOUT_UNCONNECTED;
  wire NLW_arg__1_MULTSIGNOUT_UNCONNECTED;
  wire NLW_arg__1_OVERFLOW_UNCONNECTED;
  wire NLW_arg__1_PATTERNBDETECT_UNCONNECTED;
  wire NLW_arg__1_PATTERNDETECT_UNCONNECTED;
  wire NLW_arg__1_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_arg__1_ACOUT_UNCONNECTED;
  wire [17:0]NLW_arg__1_BCOUT_UNCONNECTED;
  wire [3:0]NLW_arg__1_CARRYOUT_UNCONNECTED;
  wire [47:24]NLW_arg__1_P_UNCONNECTED;
  wire [47:0]NLW_arg__1_PCOUT_UNCONNECTED;
  wire NLW_arg__2_CARRYCASCOUT_UNCONNECTED;
  wire NLW_arg__2_MULTSIGNOUT_UNCONNECTED;
  wire NLW_arg__2_OVERFLOW_UNCONNECTED;
  wire NLW_arg__2_PATTERNBDETECT_UNCONNECTED;
  wire NLW_arg__2_PATTERNDETECT_UNCONNECTED;
  wire NLW_arg__2_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_arg__2_ACOUT_UNCONNECTED;
  wire [17:0]NLW_arg__2_BCOUT_UNCONNECTED;
  wire [3:0]NLW_arg__2_CARRYOUT_UNCONNECTED;
  wire [47:24]NLW_arg__2_P_UNCONNECTED;
  wire [47:0]NLW_arg__2_PCOUT_UNCONNECTED;
  wire [3:3]\NLW_data_out_ppF_reg[0][15]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_data_out_ppF_reg[1][15]_i_1_CO_UNCONNECTED ;
  wire [2:2]NLW_plusOp_carry__2_CO_UNCONNECTED;
  wire [3:3]NLW_plusOp_carry__2_O_UNCONNECTED;
  wire [2:2]\NLW_plusOp_inferred__0/i__carry__2_CO_UNCONNECTED ;
  wire [3:3]\NLW_plusOp_inferred__0/i__carry__2_O_UNCONNECTED ;
  wire [2:2]\NLW_plusOp_inferred__1/i__carry__2_CO_UNCONNECTED ;
  wire [3:3]\NLW_plusOp_inferred__1/i__carry__2_O_UNCONNECTED ;
  wire [2:2]\NLW_plusOp_inferred__2/i__carry__2_CO_UNCONNECTED ;
  wire [3:3]\NLW_plusOp_inferred__2/i__carry__2_O_UNCONNECTED ;

  LUT6 #(
    .INIT(64'hFFEAEAEAEAEAEAEA)) 
    \Im_Im[-1]_i_1 
       (.I0(\Im_Im[8]_i_2_n_0 ),
        .I1(\Im_Im[8]_i_3_n_0 ),
        .I2(plusOp_carry__0_n_7),
        .I3(\Im_Im[8]_i_4_n_0 ),
        .I4(\Im_Im[8]_i_5_n_0 ),
        .I5(arg_n_94),
        .O(resize[-1]));
  LUT6 #(
    .INIT(64'hFFEAEAEAEAEAEAEA)) 
    \Im_Im[-2]_i_1 
       (.I0(\Im_Im[8]_i_2_n_0 ),
        .I1(\Im_Im[8]_i_3_n_0 ),
        .I2(plusOp_carry_n_4),
        .I3(\Im_Im[8]_i_4_n_0 ),
        .I4(\Im_Im[8]_i_5_n_0 ),
        .I5(arg_n_95),
        .O(resize[-2]));
  LUT6 #(
    .INIT(64'hFFEAEAEAEAEAEAEA)) 
    \Im_Im[-3]_i_1 
       (.I0(\Im_Im[8]_i_2_n_0 ),
        .I1(\Im_Im[8]_i_3_n_0 ),
        .I2(plusOp_carry_n_5),
        .I3(\Im_Im[8]_i_4_n_0 ),
        .I4(\Im_Im[8]_i_5_n_0 ),
        .I5(arg_n_96),
        .O(resize[-3]));
  LUT6 #(
    .INIT(64'hFFEAEAEAEAEAEAEA)) 
    \Im_Im[-4]_i_1 
       (.I0(\Im_Im[8]_i_2_n_0 ),
        .I1(\Im_Im[8]_i_3_n_0 ),
        .I2(plusOp_carry_n_6),
        .I3(\Im_Im[8]_i_4_n_0 ),
        .I4(\Im_Im[8]_i_5_n_0 ),
        .I5(arg_n_97),
        .O(resize[-4]));
  LUT6 #(
    .INIT(64'hFFEAEAEAEAEAEAEA)) 
    \Im_Im[-5]_i_1 
       (.I0(\Im_Im[8]_i_2_n_0 ),
        .I1(\Im_Im[8]_i_3_n_0 ),
        .I2(plusOp_carry_n_7),
        .I3(\Im_Im[8]_i_4_n_0 ),
        .I4(\Im_Im[8]_i_5_n_0 ),
        .I5(arg_n_98),
        .O(resize[-5]));
  LUT6 #(
    .INIT(64'hFFFFFFFF2F202020)) 
    \Im_Im[-6]_i_1 
       (.I0(p_0_in),
        .I1(p_3_in),
        .I2(arg_n_99),
        .I3(\Im_Im[-6]_i_2_n_0 ),
        .I4(\Im_Im[-6]_i_3_n_0 ),
        .I5(\Im_Im[-6]_i_4_n_0 ),
        .O(resize[-6]));
  LUT5 #(
    .INIT(32'hD5550000)) 
    \Im_Im[-6]_i_2 
       (.I0(p_3_in),
        .I1(to_sulv[1]),
        .I2(to_sulv[0]),
        .I3(p_0_in),
        .I4(arg__3),
        .O(\Im_Im[-6]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \Im_Im[-6]_i_3 
       (.I0(arg_n_105),
        .I1(arg_n_102),
        .I2(arg_n_101),
        .I3(arg_n_103),
        .I4(arg_n_104),
        .O(\Im_Im[-6]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT5 #(
    .INIT(32'h2F0F0F02)) 
    \Im_Im[-6]_i_4 
       (.I0(arg_n_99),
        .I1(arg__3),
        .I2(p_3_in),
        .I3(to_sulv[0]),
        .I4(to_sulv[1]),
        .O(\Im_Im[-6]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFEAEAEAEAEAEAEA)) 
    \Im_Im[0]_i_1 
       (.I0(\Im_Im[8]_i_2_n_0 ),
        .I1(\Im_Im[8]_i_3_n_0 ),
        .I2(plusOp_carry__0_n_6),
        .I3(\Im_Im[8]_i_4_n_0 ),
        .I4(\Im_Im[8]_i_5_n_0 ),
        .I5(arg_n_93),
        .O(resize[0]));
  LUT6 #(
    .INIT(64'hFFEAEAEAEAEAEAEA)) 
    \Im_Im[1]_i_1 
       (.I0(\Im_Im[8]_i_2_n_0 ),
        .I1(\Im_Im[8]_i_3_n_0 ),
        .I2(plusOp_carry__0_n_5),
        .I3(\Im_Im[8]_i_4_n_0 ),
        .I4(\Im_Im[8]_i_5_n_0 ),
        .I5(arg_n_92),
        .O(resize[1]));
  LUT6 #(
    .INIT(64'hFFEAEAEAEAEAEAEA)) 
    \Im_Im[2]_i_1 
       (.I0(\Im_Im[8]_i_2_n_0 ),
        .I1(\Im_Im[8]_i_3_n_0 ),
        .I2(plusOp_carry__0_n_4),
        .I3(\Im_Im[8]_i_4_n_0 ),
        .I4(\Im_Im[8]_i_5_n_0 ),
        .I5(arg_n_91),
        .O(resize[2]));
  LUT6 #(
    .INIT(64'hFFEAEAEAEAEAEAEA)) 
    \Im_Im[3]_i_1 
       (.I0(\Im_Im[8]_i_2_n_0 ),
        .I1(\Im_Im[8]_i_3_n_0 ),
        .I2(plusOp_carry__1_n_7),
        .I3(\Im_Im[8]_i_4_n_0 ),
        .I4(\Im_Im[8]_i_5_n_0 ),
        .I5(arg_n_90),
        .O(resize[3]));
  LUT6 #(
    .INIT(64'hFFEAEAEAEAEAEAEA)) 
    \Im_Im[4]_i_1 
       (.I0(\Im_Im[8]_i_2_n_0 ),
        .I1(\Im_Im[8]_i_3_n_0 ),
        .I2(plusOp_carry__1_n_6),
        .I3(\Im_Im[8]_i_4_n_0 ),
        .I4(\Im_Im[8]_i_5_n_0 ),
        .I5(arg_n_89),
        .O(resize[4]));
  LUT6 #(
    .INIT(64'hFFEAEAEAEAEAEAEA)) 
    \Im_Im[5]_i_1 
       (.I0(\Im_Im[8]_i_2_n_0 ),
        .I1(\Im_Im[8]_i_3_n_0 ),
        .I2(plusOp_carry__1_n_5),
        .I3(\Im_Im[8]_i_4_n_0 ),
        .I4(\Im_Im[8]_i_5_n_0 ),
        .I5(arg_n_88),
        .O(resize[5]));
  LUT6 #(
    .INIT(64'hFFEAEAEAEAEAEAEA)) 
    \Im_Im[6]_i_1 
       (.I0(\Im_Im[8]_i_2_n_0 ),
        .I1(\Im_Im[8]_i_3_n_0 ),
        .I2(plusOp_carry__1_n_4),
        .I3(\Im_Im[8]_i_4_n_0 ),
        .I4(\Im_Im[8]_i_5_n_0 ),
        .I5(arg_n_87),
        .O(resize[6]));
  LUT6 #(
    .INIT(64'hFFEAEAEAEAEAEAEA)) 
    \Im_Im[7]_i_1 
       (.I0(\Im_Im[8]_i_2_n_0 ),
        .I1(\Im_Im[8]_i_3_n_0 ),
        .I2(plusOp_carry__2_n_7),
        .I3(\Im_Im[8]_i_4_n_0 ),
        .I4(\Im_Im[8]_i_5_n_0 ),
        .I5(arg_n_86),
        .O(resize[7]));
  LUT6 #(
    .INIT(64'hFFEAEAEAEAEAEAEA)) 
    \Im_Im[8]_i_1 
       (.I0(\Im_Im[8]_i_2_n_0 ),
        .I1(\Im_Im[8]_i_3_n_0 ),
        .I2(plusOp_carry__2_n_6),
        .I3(\Im_Im[8]_i_4_n_0 ),
        .I4(\Im_Im[8]_i_5_n_0 ),
        .I5(arg_n_85),
        .O(resize[8]));
  LUT6 #(
    .INIT(64'h00000000FEEEEEEE)) 
    \Im_Im[8]_i_2 
       (.I0(to_sulv[0]),
        .I1(to_sulv[1]),
        .I2(arg__3),
        .I3(p_0_in),
        .I4(\Im_Im[8]_i_6_n_0 ),
        .I5(p_3_in),
        .O(\Im_Im[8]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h8000AAAA00000000)) 
    \Im_Im[8]_i_3 
       (.I0(arg__3),
        .I1(p_0_in),
        .I2(to_sulv[0]),
        .I3(to_sulv[1]),
        .I4(p_3_in),
        .I5(\Im_Im[8]_i_6_n_0 ),
        .O(\Im_Im[8]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \Im_Im[8]_i_4 
       (.I0(\Im_Im[8]_i_7_n_0 ),
        .I1(arg__3),
        .O(\Im_Im[8]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'h8F)) 
    \Im_Im[8]_i_5 
       (.I0(to_sulv[1]),
        .I1(to_sulv[0]),
        .I2(p_3_in),
        .O(\Im_Im[8]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \Im_Im[8]_i_6 
       (.I0(arg_n_104),
        .I1(arg_n_103),
        .I2(arg_n_101),
        .I3(arg_n_102),
        .I4(arg_n_105),
        .I5(arg_n_99),
        .O(\Im_Im[8]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \Im_Im[8]_i_7 
       (.I0(arg_n_103),
        .I1(arg_n_102),
        .I2(arg_n_105),
        .I3(arg_n_104),
        .I4(arg_n_99),
        .I5(arg_n_101),
        .O(\Im_Im[8]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \Im_Im[9]_i_1 
       (.I0(\Im_Im[9]_i_2_n_0 ),
        .I1(\Im_Im[9]_i_3_n_0 ),
        .I2(\Im_Im[9]_i_4_n_0 ),
        .I3(\Im_Im[9]_i_5_n_0 ),
        .O(resize[9]));
  LUT6 #(
    .INIT(64'hFFFF0000FFFE0000)) 
    \Im_Im[9]_i_2 
       (.I0(plusOp_carry__0_n_6),
        .I1(plusOp_carry__1_n_7),
        .I2(plusOp_carry__1_n_6),
        .I3(plusOp_carry__0_n_4),
        .I4(p_3_in),
        .I5(plusOp_carry__0_n_5),
        .O(\Im_Im[9]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF0000FFFE0000)) 
    \Im_Im[9]_i_3 
       (.I0(plusOp_carry_n_7),
        .I1(plusOp_carry_n_4),
        .I2(plusOp_carry__0_n_7),
        .I3(plusOp_carry_n_5),
        .I4(p_3_in),
        .I5(plusOp_carry_n_6),
        .O(\Im_Im[9]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h7F00FF00FF00FF00)) 
    \Im_Im[9]_i_4 
       (.I0(plusOp_carry__2_n_0),
        .I1(to_sulv[0]),
        .I2(to_sulv[1]),
        .I3(p_3_in),
        .I4(arg_n_99),
        .I5(arg__3),
        .O(\Im_Im[9]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF0000FFFE0000)) 
    \Im_Im[9]_i_5 
       (.I0(plusOp_carry__1_n_5),
        .I1(plusOp_carry__2_n_6),
        .I2(p_0_in),
        .I3(plusOp_carry__2_n_7),
        .I4(p_3_in),
        .I5(plusOp_carry__1_n_4),
        .O(\Im_Im[9]_i_5_n_0 ));
  FDCE \Im_Im_reg[-1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(resize[-1]),
        .Q(Im_Im[-1]));
  FDCE \Im_Im_reg[-2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(resize[-2]),
        .Q(Im_Im[-2]));
  FDCE \Im_Im_reg[-3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(resize[-3]),
        .Q(Im_Im[-3]));
  FDCE \Im_Im_reg[-4] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(resize[-4]),
        .Q(Im_Im[-4]));
  FDCE \Im_Im_reg[-5] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(resize[-5]),
        .Q(Im_Im[-5]));
  FDCE \Im_Im_reg[-6] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(resize[-6]),
        .Q(Im_Im[-6]));
  FDCE \Im_Im_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(resize[0]),
        .Q(Im_Im[0]));
  FDCE \Im_Im_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(resize[1]),
        .Q(Im_Im[1]));
  FDCE \Im_Im_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(resize[2]),
        .Q(Im_Im[2]));
  FDCE \Im_Im_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(resize[3]),
        .Q(Im_Im[3]));
  FDCE \Im_Im_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(resize[4]),
        .Q(Im_Im[4]));
  FDCE \Im_Im_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(resize[5]),
        .Q(Im_Im[5]));
  FDCE \Im_Im_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(resize[6]),
        .Q(Im_Im[6]));
  FDCE \Im_Im_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(resize[7]),
        .Q(Im_Im[7]));
  FDCE \Im_Im_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(resize[8]),
        .Q(Im_Im[8]));
  FDCE \Im_Im_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(resize[9]),
        .Q(Im_Im[9]));
  LUT6 #(
    .INIT(64'hFFEAEAEAEAEAEAEA)) 
    \Im_Re[-1]_i_1 
       (.I0(\Im_Re[8]_i_2_n_0 ),
        .I1(\Im_Re[8]_i_3_n_0 ),
        .I2(\plusOp_inferred__2/i__carry__0_n_7 ),
        .I3(\Im_Re[8]_i_4_n_0 ),
        .I4(\Im_Re[8]_i_5_n_0 ),
        .I5(arg__2_n_94),
        .O(\Im_Re[-1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFEAEAEAEAEAEAEA)) 
    \Im_Re[-2]_i_1 
       (.I0(\Im_Re[8]_i_2_n_0 ),
        .I1(\Im_Re[8]_i_3_n_0 ),
        .I2(\plusOp_inferred__2/i__carry_n_4 ),
        .I3(\Im_Re[8]_i_4_n_0 ),
        .I4(\Im_Re[8]_i_5_n_0 ),
        .I5(arg__2_n_95),
        .O(\Im_Re[-2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFEAEAEAEAEAEAEA)) 
    \Im_Re[-3]_i_1 
       (.I0(\Im_Re[8]_i_2_n_0 ),
        .I1(\Im_Re[8]_i_3_n_0 ),
        .I2(\plusOp_inferred__2/i__carry_n_5 ),
        .I3(\Im_Re[8]_i_4_n_0 ),
        .I4(\Im_Re[8]_i_5_n_0 ),
        .I5(arg__2_n_96),
        .O(\Im_Re[-3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFEAEAEAEAEAEAEA)) 
    \Im_Re[-4]_i_1 
       (.I0(\Im_Re[8]_i_2_n_0 ),
        .I1(\Im_Re[8]_i_3_n_0 ),
        .I2(\plusOp_inferred__2/i__carry_n_6 ),
        .I3(\Im_Re[8]_i_4_n_0 ),
        .I4(\Im_Re[8]_i_5_n_0 ),
        .I5(arg__2_n_97),
        .O(\Im_Re[-4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFEAEAEAEAEAEAEA)) 
    \Im_Re[-5]_i_1 
       (.I0(\Im_Re[8]_i_2_n_0 ),
        .I1(\Im_Re[8]_i_3_n_0 ),
        .I2(\plusOp_inferred__2/i__carry_n_7 ),
        .I3(\Im_Re[8]_i_4_n_0 ),
        .I4(\Im_Re[8]_i_5_n_0 ),
        .I5(arg__2_n_98),
        .O(\Im_Re[-5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF2F202020)) 
    \Im_Re[-6]_i_1 
       (.I0(p_0_in3_in),
        .I1(arg__2_n_82),
        .I2(arg__2_n_99),
        .I3(\Im_Re[-6]_i_2_n_0 ),
        .I4(\Im_Re[-6]_i_3_n_0 ),
        .I5(\Im_Re[-6]_i_4_n_0 ),
        .O(\Im_Re[-6]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hD5550000)) 
    \Im_Re[-6]_i_2 
       (.I0(arg__2_n_82),
        .I1(arg__2_n_83),
        .I2(arg__2_n_84),
        .I3(p_0_in3_in),
        .I4(p_0_in1_in),
        .O(\Im_Re[-6]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \Im_Re[-6]_i_3 
       (.I0(arg__2_n_105),
        .I1(arg__2_n_102),
        .I2(arg__2_n_101),
        .I3(arg__2_n_103),
        .I4(arg__2_n_104),
        .O(\Im_Re[-6]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT5 #(
    .INIT(32'h2F0F0F02)) 
    \Im_Re[-6]_i_4 
       (.I0(arg__2_n_99),
        .I1(p_0_in1_in),
        .I2(arg__2_n_82),
        .I3(arg__2_n_84),
        .I4(arg__2_n_83),
        .O(\Im_Re[-6]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFEAEAEAEAEAEAEA)) 
    \Im_Re[0]_i_1 
       (.I0(\Im_Re[8]_i_2_n_0 ),
        .I1(\Im_Re[8]_i_3_n_0 ),
        .I2(\plusOp_inferred__2/i__carry__0_n_6 ),
        .I3(\Im_Re[8]_i_4_n_0 ),
        .I4(\Im_Re[8]_i_5_n_0 ),
        .I5(arg__2_n_93),
        .O(\Im_Re[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFEAEAEAEAEAEAEA)) 
    \Im_Re[1]_i_1 
       (.I0(\Im_Re[8]_i_2_n_0 ),
        .I1(\Im_Re[8]_i_3_n_0 ),
        .I2(\plusOp_inferred__2/i__carry__0_n_5 ),
        .I3(\Im_Re[8]_i_4_n_0 ),
        .I4(\Im_Re[8]_i_5_n_0 ),
        .I5(arg__2_n_92),
        .O(\Im_Re[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFEAEAEAEAEAEAEA)) 
    \Im_Re[2]_i_1 
       (.I0(\Im_Re[8]_i_2_n_0 ),
        .I1(\Im_Re[8]_i_3_n_0 ),
        .I2(\plusOp_inferred__2/i__carry__0_n_4 ),
        .I3(\Im_Re[8]_i_4_n_0 ),
        .I4(\Im_Re[8]_i_5_n_0 ),
        .I5(arg__2_n_91),
        .O(\Im_Re[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFEAEAEAEAEAEAEA)) 
    \Im_Re[3]_i_1 
       (.I0(\Im_Re[8]_i_2_n_0 ),
        .I1(\Im_Re[8]_i_3_n_0 ),
        .I2(\plusOp_inferred__2/i__carry__1_n_7 ),
        .I3(\Im_Re[8]_i_4_n_0 ),
        .I4(\Im_Re[8]_i_5_n_0 ),
        .I5(arg__2_n_90),
        .O(\Im_Re[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFEAEAEAEAEAEAEA)) 
    \Im_Re[4]_i_1 
       (.I0(\Im_Re[8]_i_2_n_0 ),
        .I1(\Im_Re[8]_i_3_n_0 ),
        .I2(\plusOp_inferred__2/i__carry__1_n_6 ),
        .I3(\Im_Re[8]_i_4_n_0 ),
        .I4(\Im_Re[8]_i_5_n_0 ),
        .I5(arg__2_n_89),
        .O(\Im_Re[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFEAEAEAEAEAEAEA)) 
    \Im_Re[5]_i_1 
       (.I0(\Im_Re[8]_i_2_n_0 ),
        .I1(\Im_Re[8]_i_3_n_0 ),
        .I2(\plusOp_inferred__2/i__carry__1_n_5 ),
        .I3(\Im_Re[8]_i_4_n_0 ),
        .I4(\Im_Re[8]_i_5_n_0 ),
        .I5(arg__2_n_88),
        .O(\Im_Re[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFEAEAEAEAEAEAEA)) 
    \Im_Re[6]_i_1 
       (.I0(\Im_Re[8]_i_2_n_0 ),
        .I1(\Im_Re[8]_i_3_n_0 ),
        .I2(\plusOp_inferred__2/i__carry__1_n_4 ),
        .I3(\Im_Re[8]_i_4_n_0 ),
        .I4(\Im_Re[8]_i_5_n_0 ),
        .I5(arg__2_n_87),
        .O(\Im_Re[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFEAEAEAEAEAEAEA)) 
    \Im_Re[7]_i_1 
       (.I0(\Im_Re[8]_i_2_n_0 ),
        .I1(\Im_Re[8]_i_3_n_0 ),
        .I2(\plusOp_inferred__2/i__carry__2_n_7 ),
        .I3(\Im_Re[8]_i_4_n_0 ),
        .I4(\Im_Re[8]_i_5_n_0 ),
        .I5(arg__2_n_86),
        .O(\Im_Re[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFEAEAEAEAEAEAEA)) 
    \Im_Re[8]_i_1 
       (.I0(\Im_Re[8]_i_2_n_0 ),
        .I1(\Im_Re[8]_i_3_n_0 ),
        .I2(\plusOp_inferred__2/i__carry__2_n_6 ),
        .I3(\Im_Re[8]_i_4_n_0 ),
        .I4(\Im_Re[8]_i_5_n_0 ),
        .I5(arg__2_n_85),
        .O(\Im_Re[8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FEEEEEEE)) 
    \Im_Re[8]_i_2 
       (.I0(arg__2_n_84),
        .I1(arg__2_n_83),
        .I2(p_0_in1_in),
        .I3(p_0_in3_in),
        .I4(\Im_Re[8]_i_6_n_0 ),
        .I5(arg__2_n_82),
        .O(\Im_Re[8]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h8000AAAA00000000)) 
    \Im_Re[8]_i_3 
       (.I0(p_0_in1_in),
        .I1(p_0_in3_in),
        .I2(arg__2_n_84),
        .I3(arg__2_n_83),
        .I4(arg__2_n_82),
        .I5(\Im_Re[8]_i_6_n_0 ),
        .O(\Im_Re[8]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \Im_Re[8]_i_4 
       (.I0(\Im_Re[8]_i_7_n_0 ),
        .I1(p_0_in1_in),
        .O(\Im_Re[8]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'h8F)) 
    \Im_Re[8]_i_5 
       (.I0(arg__2_n_83),
        .I1(arg__2_n_84),
        .I2(arg__2_n_82),
        .O(\Im_Re[8]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \Im_Re[8]_i_6 
       (.I0(arg__2_n_104),
        .I1(arg__2_n_103),
        .I2(arg__2_n_101),
        .I3(arg__2_n_102),
        .I4(arg__2_n_105),
        .I5(arg__2_n_99),
        .O(\Im_Re[8]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \Im_Re[8]_i_7 
       (.I0(arg__2_n_103),
        .I1(arg__2_n_102),
        .I2(arg__2_n_105),
        .I3(arg__2_n_104),
        .I4(arg__2_n_99),
        .I5(arg__2_n_101),
        .O(\Im_Re[8]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \Im_Re[9]_i_1 
       (.I0(\Im_Re[9]_i_2_n_0 ),
        .I1(\Im_Re[9]_i_3_n_0 ),
        .I2(\Im_Re[9]_i_4_n_0 ),
        .I3(\Im_Re[9]_i_5_n_0 ),
        .O(\Im_Re[9]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF0000FFFE0000)) 
    \Im_Re[9]_i_2 
       (.I0(\plusOp_inferred__2/i__carry__0_n_6 ),
        .I1(\plusOp_inferred__2/i__carry__1_n_7 ),
        .I2(\plusOp_inferred__2/i__carry__1_n_6 ),
        .I3(\plusOp_inferred__2/i__carry__0_n_4 ),
        .I4(arg__2_n_82),
        .I5(\plusOp_inferred__2/i__carry__0_n_5 ),
        .O(\Im_Re[9]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF0000FFFE0000)) 
    \Im_Re[9]_i_3 
       (.I0(\plusOp_inferred__2/i__carry_n_7 ),
        .I1(\plusOp_inferred__2/i__carry_n_4 ),
        .I2(\plusOp_inferred__2/i__carry__0_n_7 ),
        .I3(\plusOp_inferred__2/i__carry_n_5 ),
        .I4(arg__2_n_82),
        .I5(\plusOp_inferred__2/i__carry_n_6 ),
        .O(\Im_Re[9]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h7F00FF00FF00FF00)) 
    \Im_Re[9]_i_4 
       (.I0(\plusOp_inferred__2/i__carry__2_n_0 ),
        .I1(arg__2_n_84),
        .I2(arg__2_n_83),
        .I3(arg__2_n_82),
        .I4(arg__2_n_99),
        .I5(p_0_in1_in),
        .O(\Im_Re[9]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF0000FFFE0000)) 
    \Im_Re[9]_i_5 
       (.I0(\plusOp_inferred__2/i__carry__1_n_5 ),
        .I1(\plusOp_inferred__2/i__carry__2_n_6 ),
        .I2(p_0_in3_in),
        .I3(\plusOp_inferred__2/i__carry__2_n_7 ),
        .I4(arg__2_n_82),
        .I5(\plusOp_inferred__2/i__carry__1_n_4 ),
        .O(\Im_Re[9]_i_5_n_0 ));
  FDCE \Im_Re_reg[-1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\Im_Re[-1]_i_1_n_0 ),
        .Q(Im_Re[-1]));
  FDCE \Im_Re_reg[-2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\Im_Re[-2]_i_1_n_0 ),
        .Q(Im_Re[-2]));
  FDCE \Im_Re_reg[-3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\Im_Re[-3]_i_1_n_0 ),
        .Q(Im_Re[-3]));
  FDCE \Im_Re_reg[-4] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\Im_Re[-4]_i_1_n_0 ),
        .Q(Im_Re[-4]));
  FDCE \Im_Re_reg[-5] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\Im_Re[-5]_i_1_n_0 ),
        .Q(Im_Re[-5]));
  FDCE \Im_Re_reg[-6] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\Im_Re[-6]_i_1_n_0 ),
        .Q(Im_Re[-6]));
  FDCE \Im_Re_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\Im_Re[0]_i_1_n_0 ),
        .Q(Im_Re[0]));
  FDCE \Im_Re_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\Im_Re[1]_i_1_n_0 ),
        .Q(Im_Re[1]));
  FDCE \Im_Re_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\Im_Re[2]_i_1_n_0 ),
        .Q(Im_Re[2]));
  FDCE \Im_Re_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\Im_Re[3]_i_1_n_0 ),
        .Q(Im_Re[3]));
  FDCE \Im_Re_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\Im_Re[4]_i_1_n_0 ),
        .Q(Im_Re[4]));
  FDCE \Im_Re_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\Im_Re[5]_i_1_n_0 ),
        .Q(Im_Re[5]));
  FDCE \Im_Re_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\Im_Re[6]_i_1_n_0 ),
        .Q(Im_Re[6]));
  FDCE \Im_Re_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\Im_Re[7]_i_1_n_0 ),
        .Q(Im_Re[7]));
  FDCE \Im_Re_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\Im_Re[8]_i_1_n_0 ),
        .Q(Im_Re[8]));
  FDCE \Im_Re_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\Im_Re[9]_i_1_n_0 ),
        .Q(Im_Re[9]));
  LUT6 #(
    .INIT(64'hFFEAEAEAEAEAEAEA)) 
    \Re_Im[-1]_i_1 
       (.I0(\Re_Im[8]_i_2_n_0 ),
        .I1(\Re_Im[8]_i_3_n_0 ),
        .I2(\plusOp_inferred__1/i__carry__0_n_7 ),
        .I3(\Re_Im[8]_i_4_n_0 ),
        .I4(\Re_Im[8]_i_5_n_0 ),
        .I5(arg__1_n_94),
        .O(\Re_Im[-1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFEAEAEAEAEAEAEA)) 
    \Re_Im[-2]_i_1 
       (.I0(\Re_Im[8]_i_2_n_0 ),
        .I1(\Re_Im[8]_i_3_n_0 ),
        .I2(\plusOp_inferred__1/i__carry_n_4 ),
        .I3(\Re_Im[8]_i_4_n_0 ),
        .I4(\Re_Im[8]_i_5_n_0 ),
        .I5(arg__1_n_95),
        .O(\Re_Im[-2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFEAEAEAEAEAEAEA)) 
    \Re_Im[-3]_i_1 
       (.I0(\Re_Im[8]_i_2_n_0 ),
        .I1(\Re_Im[8]_i_3_n_0 ),
        .I2(\plusOp_inferred__1/i__carry_n_5 ),
        .I3(\Re_Im[8]_i_4_n_0 ),
        .I4(\Re_Im[8]_i_5_n_0 ),
        .I5(arg__1_n_96),
        .O(\Re_Im[-3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFEAEAEAEAEAEAEA)) 
    \Re_Im[-4]_i_1 
       (.I0(\Re_Im[8]_i_2_n_0 ),
        .I1(\Re_Im[8]_i_3_n_0 ),
        .I2(\plusOp_inferred__1/i__carry_n_6 ),
        .I3(\Re_Im[8]_i_4_n_0 ),
        .I4(\Re_Im[8]_i_5_n_0 ),
        .I5(arg__1_n_97),
        .O(\Re_Im[-4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFEAEAEAEAEAEAEA)) 
    \Re_Im[-5]_i_1 
       (.I0(\Re_Im[8]_i_2_n_0 ),
        .I1(\Re_Im[8]_i_3_n_0 ),
        .I2(\plusOp_inferred__1/i__carry_n_7 ),
        .I3(\Re_Im[8]_i_4_n_0 ),
        .I4(\Re_Im[8]_i_5_n_0 ),
        .I5(arg__1_n_98),
        .O(\Re_Im[-5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF2F202020)) 
    \Re_Im[-6]_i_1 
       (.I0(p_0_in0_in),
        .I1(arg__1_n_82),
        .I2(arg__1_n_99),
        .I3(\Re_Im[-6]_i_2_n_0 ),
        .I4(\Re_Im[-6]_i_3_n_0 ),
        .I5(\Re_Im[-6]_i_4_n_0 ),
        .O(\Re_Im[-6]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hD5550000)) 
    \Re_Im[-6]_i_2 
       (.I0(arg__1_n_82),
        .I1(arg__1_n_83),
        .I2(arg__1_n_84),
        .I3(p_0_in0_in),
        .I4(p_0_in5_in),
        .O(\Re_Im[-6]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \Re_Im[-6]_i_3 
       (.I0(arg__1_n_105),
        .I1(arg__1_n_102),
        .I2(arg__1_n_101),
        .I3(arg__1_n_103),
        .I4(arg__1_n_104),
        .O(\Re_Im[-6]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT5 #(
    .INIT(32'h2F0F0F02)) 
    \Re_Im[-6]_i_4 
       (.I0(arg__1_n_99),
        .I1(p_0_in5_in),
        .I2(arg__1_n_82),
        .I3(arg__1_n_84),
        .I4(arg__1_n_83),
        .O(\Re_Im[-6]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFEAEAEAEAEAEAEA)) 
    \Re_Im[0]_i_1 
       (.I0(\Re_Im[8]_i_2_n_0 ),
        .I1(\Re_Im[8]_i_3_n_0 ),
        .I2(\plusOp_inferred__1/i__carry__0_n_6 ),
        .I3(\Re_Im[8]_i_4_n_0 ),
        .I4(\Re_Im[8]_i_5_n_0 ),
        .I5(arg__1_n_93),
        .O(\Re_Im[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFEAEAEAEAEAEAEA)) 
    \Re_Im[1]_i_1 
       (.I0(\Re_Im[8]_i_2_n_0 ),
        .I1(\Re_Im[8]_i_3_n_0 ),
        .I2(\plusOp_inferred__1/i__carry__0_n_5 ),
        .I3(\Re_Im[8]_i_4_n_0 ),
        .I4(\Re_Im[8]_i_5_n_0 ),
        .I5(arg__1_n_92),
        .O(\Re_Im[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFEAEAEAEAEAEAEA)) 
    \Re_Im[2]_i_1 
       (.I0(\Re_Im[8]_i_2_n_0 ),
        .I1(\Re_Im[8]_i_3_n_0 ),
        .I2(\plusOp_inferred__1/i__carry__0_n_4 ),
        .I3(\Re_Im[8]_i_4_n_0 ),
        .I4(\Re_Im[8]_i_5_n_0 ),
        .I5(arg__1_n_91),
        .O(\Re_Im[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFEAEAEAEAEAEAEA)) 
    \Re_Im[3]_i_1 
       (.I0(\Re_Im[8]_i_2_n_0 ),
        .I1(\Re_Im[8]_i_3_n_0 ),
        .I2(\plusOp_inferred__1/i__carry__1_n_7 ),
        .I3(\Re_Im[8]_i_4_n_0 ),
        .I4(\Re_Im[8]_i_5_n_0 ),
        .I5(arg__1_n_90),
        .O(\Re_Im[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFEAEAEAEAEAEAEA)) 
    \Re_Im[4]_i_1 
       (.I0(\Re_Im[8]_i_2_n_0 ),
        .I1(\Re_Im[8]_i_3_n_0 ),
        .I2(\plusOp_inferred__1/i__carry__1_n_6 ),
        .I3(\Re_Im[8]_i_4_n_0 ),
        .I4(\Re_Im[8]_i_5_n_0 ),
        .I5(arg__1_n_89),
        .O(\Re_Im[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFEAEAEAEAEAEAEA)) 
    \Re_Im[5]_i_1 
       (.I0(\Re_Im[8]_i_2_n_0 ),
        .I1(\Re_Im[8]_i_3_n_0 ),
        .I2(\plusOp_inferred__1/i__carry__1_n_5 ),
        .I3(\Re_Im[8]_i_4_n_0 ),
        .I4(\Re_Im[8]_i_5_n_0 ),
        .I5(arg__1_n_88),
        .O(\Re_Im[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFEAEAEAEAEAEAEA)) 
    \Re_Im[6]_i_1 
       (.I0(\Re_Im[8]_i_2_n_0 ),
        .I1(\Re_Im[8]_i_3_n_0 ),
        .I2(\plusOp_inferred__1/i__carry__1_n_4 ),
        .I3(\Re_Im[8]_i_4_n_0 ),
        .I4(\Re_Im[8]_i_5_n_0 ),
        .I5(arg__1_n_87),
        .O(\Re_Im[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFEAEAEAEAEAEAEA)) 
    \Re_Im[7]_i_1 
       (.I0(\Re_Im[8]_i_2_n_0 ),
        .I1(\Re_Im[8]_i_3_n_0 ),
        .I2(\plusOp_inferred__1/i__carry__2_n_7 ),
        .I3(\Re_Im[8]_i_4_n_0 ),
        .I4(\Re_Im[8]_i_5_n_0 ),
        .I5(arg__1_n_86),
        .O(\Re_Im[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFEAEAEAEAEAEAEA)) 
    \Re_Im[8]_i_1 
       (.I0(\Re_Im[8]_i_2_n_0 ),
        .I1(\Re_Im[8]_i_3_n_0 ),
        .I2(\plusOp_inferred__1/i__carry__2_n_6 ),
        .I3(\Re_Im[8]_i_4_n_0 ),
        .I4(\Re_Im[8]_i_5_n_0 ),
        .I5(arg__1_n_85),
        .O(\Re_Im[8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FEEEEEEE)) 
    \Re_Im[8]_i_2 
       (.I0(arg__1_n_84),
        .I1(arg__1_n_83),
        .I2(p_0_in5_in),
        .I3(p_0_in0_in),
        .I4(\Re_Im[8]_i_6_n_0 ),
        .I5(arg__1_n_82),
        .O(\Re_Im[8]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h8000AAAA00000000)) 
    \Re_Im[8]_i_3 
       (.I0(p_0_in5_in),
        .I1(p_0_in0_in),
        .I2(arg__1_n_84),
        .I3(arg__1_n_83),
        .I4(arg__1_n_82),
        .I5(\Re_Im[8]_i_6_n_0 ),
        .O(\Re_Im[8]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \Re_Im[8]_i_4 
       (.I0(\Re_Im[8]_i_7_n_0 ),
        .I1(p_0_in5_in),
        .O(\Re_Im[8]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'h8F)) 
    \Re_Im[8]_i_5 
       (.I0(arg__1_n_83),
        .I1(arg__1_n_84),
        .I2(arg__1_n_82),
        .O(\Re_Im[8]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \Re_Im[8]_i_6 
       (.I0(arg__1_n_104),
        .I1(arg__1_n_103),
        .I2(arg__1_n_101),
        .I3(arg__1_n_102),
        .I4(arg__1_n_105),
        .I5(arg__1_n_99),
        .O(\Re_Im[8]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \Re_Im[8]_i_7 
       (.I0(arg__1_n_103),
        .I1(arg__1_n_102),
        .I2(arg__1_n_105),
        .I3(arg__1_n_104),
        .I4(arg__1_n_99),
        .I5(arg__1_n_101),
        .O(\Re_Im[8]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \Re_Im[9]_i_1 
       (.I0(\Re_Im[9]_i_2_n_0 ),
        .I1(\Re_Im[9]_i_3_n_0 ),
        .I2(\Re_Im[9]_i_4_n_0 ),
        .I3(\Re_Im[9]_i_5_n_0 ),
        .O(\Re_Im[9]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF0000FFFE0000)) 
    \Re_Im[9]_i_2 
       (.I0(\plusOp_inferred__1/i__carry__0_n_6 ),
        .I1(\plusOp_inferred__1/i__carry__1_n_7 ),
        .I2(\plusOp_inferred__1/i__carry__1_n_6 ),
        .I3(\plusOp_inferred__1/i__carry__0_n_4 ),
        .I4(arg__1_n_82),
        .I5(\plusOp_inferred__1/i__carry__0_n_5 ),
        .O(\Re_Im[9]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF0000FFFE0000)) 
    \Re_Im[9]_i_3 
       (.I0(\plusOp_inferred__1/i__carry_n_7 ),
        .I1(\plusOp_inferred__1/i__carry_n_4 ),
        .I2(\plusOp_inferred__1/i__carry__0_n_7 ),
        .I3(\plusOp_inferred__1/i__carry_n_5 ),
        .I4(arg__1_n_82),
        .I5(\plusOp_inferred__1/i__carry_n_6 ),
        .O(\Re_Im[9]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h7F00FF00FF00FF00)) 
    \Re_Im[9]_i_4 
       (.I0(\plusOp_inferred__1/i__carry__2_n_0 ),
        .I1(arg__1_n_84),
        .I2(arg__1_n_83),
        .I3(arg__1_n_82),
        .I4(arg__1_n_99),
        .I5(p_0_in5_in),
        .O(\Re_Im[9]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF0000FFFE0000)) 
    \Re_Im[9]_i_5 
       (.I0(\plusOp_inferred__1/i__carry__1_n_5 ),
        .I1(\plusOp_inferred__1/i__carry__2_n_6 ),
        .I2(p_0_in0_in),
        .I3(\plusOp_inferred__1/i__carry__2_n_7 ),
        .I4(arg__1_n_82),
        .I5(\plusOp_inferred__1/i__carry__1_n_4 ),
        .O(\Re_Im[9]_i_5_n_0 ));
  FDCE \Re_Im_reg[-1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\Re_Im[-1]_i_1_n_0 ),
        .Q(Re_Im[-1]));
  FDCE \Re_Im_reg[-2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\Re_Im[-2]_i_1_n_0 ),
        .Q(Re_Im[-2]));
  FDCE \Re_Im_reg[-3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\Re_Im[-3]_i_1_n_0 ),
        .Q(Re_Im[-3]));
  FDCE \Re_Im_reg[-4] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\Re_Im[-4]_i_1_n_0 ),
        .Q(Re_Im[-4]));
  FDCE \Re_Im_reg[-5] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\Re_Im[-5]_i_1_n_0 ),
        .Q(Re_Im[-5]));
  FDCE \Re_Im_reg[-6] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\Re_Im[-6]_i_1_n_0 ),
        .Q(Re_Im[-6]));
  FDCE \Re_Im_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\Re_Im[0]_i_1_n_0 ),
        .Q(Re_Im[0]));
  FDCE \Re_Im_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\Re_Im[1]_i_1_n_0 ),
        .Q(Re_Im[1]));
  FDCE \Re_Im_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\Re_Im[2]_i_1_n_0 ),
        .Q(Re_Im[2]));
  FDCE \Re_Im_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\Re_Im[3]_i_1_n_0 ),
        .Q(Re_Im[3]));
  FDCE \Re_Im_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\Re_Im[4]_i_1_n_0 ),
        .Q(Re_Im[4]));
  FDCE \Re_Im_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\Re_Im[5]_i_1_n_0 ),
        .Q(Re_Im[5]));
  FDCE \Re_Im_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\Re_Im[6]_i_1_n_0 ),
        .Q(Re_Im[6]));
  FDCE \Re_Im_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\Re_Im[7]_i_1_n_0 ),
        .Q(Re_Im[7]));
  FDCE \Re_Im_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\Re_Im[8]_i_1_n_0 ),
        .Q(Re_Im[8]));
  FDCE \Re_Im_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\Re_Im[9]_i_1_n_0 ),
        .Q(Re_Im[9]));
  LUT6 #(
    .INIT(64'hFFEAEAEAEAEAEAEA)) 
    \Re_Re[-1]_i_1 
       (.I0(\Re_Re[8]_i_2_n_0 ),
        .I1(\Re_Re[8]_i_3_n_0 ),
        .I2(\plusOp_inferred__0/i__carry__0_n_7 ),
        .I3(\Re_Re[8]_i_4_n_0 ),
        .I4(\Re_Re[8]_i_5_n_0 ),
        .I5(arg__0_n_94),
        .O(\Re_Re[-1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFEAEAEAEAEAEAEA)) 
    \Re_Re[-2]_i_1 
       (.I0(\Re_Re[8]_i_2_n_0 ),
        .I1(\Re_Re[8]_i_3_n_0 ),
        .I2(\plusOp_inferred__0/i__carry_n_4 ),
        .I3(\Re_Re[8]_i_4_n_0 ),
        .I4(\Re_Re[8]_i_5_n_0 ),
        .I5(arg__0_n_95),
        .O(\Re_Re[-2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFEAEAEAEAEAEAEA)) 
    \Re_Re[-3]_i_1 
       (.I0(\Re_Re[8]_i_2_n_0 ),
        .I1(\Re_Re[8]_i_3_n_0 ),
        .I2(\plusOp_inferred__0/i__carry_n_5 ),
        .I3(\Re_Re[8]_i_4_n_0 ),
        .I4(\Re_Re[8]_i_5_n_0 ),
        .I5(arg__0_n_96),
        .O(\Re_Re[-3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFEAEAEAEAEAEAEA)) 
    \Re_Re[-4]_i_1 
       (.I0(\Re_Re[8]_i_2_n_0 ),
        .I1(\Re_Re[8]_i_3_n_0 ),
        .I2(\plusOp_inferred__0/i__carry_n_6 ),
        .I3(\Re_Re[8]_i_4_n_0 ),
        .I4(\Re_Re[8]_i_5_n_0 ),
        .I5(arg__0_n_97),
        .O(\Re_Re[-4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFEAEAEAEAEAEAEA)) 
    \Re_Re[-5]_i_1 
       (.I0(\Re_Re[8]_i_2_n_0 ),
        .I1(\Re_Re[8]_i_3_n_0 ),
        .I2(\plusOp_inferred__0/i__carry_n_7 ),
        .I3(\Re_Re[8]_i_4_n_0 ),
        .I4(\Re_Re[8]_i_5_n_0 ),
        .I5(arg__0_n_98),
        .O(\Re_Re[-5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF2F202020)) 
    \Re_Re[-6]_i_1 
       (.I0(p_0_in6_in),
        .I1(arg__0_n_82),
        .I2(arg__0_n_99),
        .I3(\Re_Re[-6]_i_2_n_0 ),
        .I4(\Re_Re[-6]_i_3_n_0 ),
        .I5(\Re_Re[-6]_i_4_n_0 ),
        .O(\Re_Re[-6]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hD5550000)) 
    \Re_Re[-6]_i_2 
       (.I0(arg__0_n_82),
        .I1(arg__0_n_83),
        .I2(arg__0_n_84),
        .I3(p_0_in6_in),
        .I4(p_0_in10_in),
        .O(\Re_Re[-6]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \Re_Re[-6]_i_3 
       (.I0(arg__0_n_105),
        .I1(arg__0_n_102),
        .I2(arg__0_n_101),
        .I3(arg__0_n_103),
        .I4(arg__0_n_104),
        .O(\Re_Re[-6]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT5 #(
    .INIT(32'h2F0F0F02)) 
    \Re_Re[-6]_i_4 
       (.I0(arg__0_n_99),
        .I1(p_0_in10_in),
        .I2(arg__0_n_82),
        .I3(arg__0_n_84),
        .I4(arg__0_n_83),
        .O(\Re_Re[-6]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFEAEAEAEAEAEAEA)) 
    \Re_Re[0]_i_1 
       (.I0(\Re_Re[8]_i_2_n_0 ),
        .I1(\Re_Re[8]_i_3_n_0 ),
        .I2(\plusOp_inferred__0/i__carry__0_n_6 ),
        .I3(\Re_Re[8]_i_4_n_0 ),
        .I4(\Re_Re[8]_i_5_n_0 ),
        .I5(arg__0_n_93),
        .O(\Re_Re[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFEAEAEAEAEAEAEA)) 
    \Re_Re[1]_i_1 
       (.I0(\Re_Re[8]_i_2_n_0 ),
        .I1(\Re_Re[8]_i_3_n_0 ),
        .I2(\plusOp_inferred__0/i__carry__0_n_5 ),
        .I3(\Re_Re[8]_i_4_n_0 ),
        .I4(\Re_Re[8]_i_5_n_0 ),
        .I5(arg__0_n_92),
        .O(\Re_Re[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFEAEAEAEAEAEAEA)) 
    \Re_Re[2]_i_1 
       (.I0(\Re_Re[8]_i_2_n_0 ),
        .I1(\Re_Re[8]_i_3_n_0 ),
        .I2(\plusOp_inferred__0/i__carry__0_n_4 ),
        .I3(\Re_Re[8]_i_4_n_0 ),
        .I4(\Re_Re[8]_i_5_n_0 ),
        .I5(arg__0_n_91),
        .O(\Re_Re[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFEAEAEAEAEAEAEA)) 
    \Re_Re[3]_i_1 
       (.I0(\Re_Re[8]_i_2_n_0 ),
        .I1(\Re_Re[8]_i_3_n_0 ),
        .I2(\plusOp_inferred__0/i__carry__1_n_7 ),
        .I3(\Re_Re[8]_i_4_n_0 ),
        .I4(\Re_Re[8]_i_5_n_0 ),
        .I5(arg__0_n_90),
        .O(\Re_Re[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFEAEAEAEAEAEAEA)) 
    \Re_Re[4]_i_1 
       (.I0(\Re_Re[8]_i_2_n_0 ),
        .I1(\Re_Re[8]_i_3_n_0 ),
        .I2(\plusOp_inferred__0/i__carry__1_n_6 ),
        .I3(\Re_Re[8]_i_4_n_0 ),
        .I4(\Re_Re[8]_i_5_n_0 ),
        .I5(arg__0_n_89),
        .O(\Re_Re[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFEAEAEAEAEAEAEA)) 
    \Re_Re[5]_i_1 
       (.I0(\Re_Re[8]_i_2_n_0 ),
        .I1(\Re_Re[8]_i_3_n_0 ),
        .I2(\plusOp_inferred__0/i__carry__1_n_5 ),
        .I3(\Re_Re[8]_i_4_n_0 ),
        .I4(\Re_Re[8]_i_5_n_0 ),
        .I5(arg__0_n_88),
        .O(\Re_Re[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFEAEAEAEAEAEAEA)) 
    \Re_Re[6]_i_1 
       (.I0(\Re_Re[8]_i_2_n_0 ),
        .I1(\Re_Re[8]_i_3_n_0 ),
        .I2(\plusOp_inferred__0/i__carry__1_n_4 ),
        .I3(\Re_Re[8]_i_4_n_0 ),
        .I4(\Re_Re[8]_i_5_n_0 ),
        .I5(arg__0_n_87),
        .O(\Re_Re[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFEAEAEAEAEAEAEA)) 
    \Re_Re[7]_i_1 
       (.I0(\Re_Re[8]_i_2_n_0 ),
        .I1(\Re_Re[8]_i_3_n_0 ),
        .I2(\plusOp_inferred__0/i__carry__2_n_7 ),
        .I3(\Re_Re[8]_i_4_n_0 ),
        .I4(\Re_Re[8]_i_5_n_0 ),
        .I5(arg__0_n_86),
        .O(\Re_Re[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFEAEAEAEAEAEAEA)) 
    \Re_Re[8]_i_1 
       (.I0(\Re_Re[8]_i_2_n_0 ),
        .I1(\Re_Re[8]_i_3_n_0 ),
        .I2(\plusOp_inferred__0/i__carry__2_n_6 ),
        .I3(\Re_Re[8]_i_4_n_0 ),
        .I4(\Re_Re[8]_i_5_n_0 ),
        .I5(arg__0_n_85),
        .O(\Re_Re[8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FEEEEEEE)) 
    \Re_Re[8]_i_2 
       (.I0(arg__0_n_84),
        .I1(arg__0_n_83),
        .I2(p_0_in10_in),
        .I3(p_0_in6_in),
        .I4(\Re_Re[8]_i_6_n_0 ),
        .I5(arg__0_n_82),
        .O(\Re_Re[8]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h8000AAAA00000000)) 
    \Re_Re[8]_i_3 
       (.I0(p_0_in10_in),
        .I1(p_0_in6_in),
        .I2(arg__0_n_84),
        .I3(arg__0_n_83),
        .I4(arg__0_n_82),
        .I5(\Re_Re[8]_i_6_n_0 ),
        .O(\Re_Re[8]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \Re_Re[8]_i_4 
       (.I0(\Re_Re[8]_i_7_n_0 ),
        .I1(p_0_in10_in),
        .O(\Re_Re[8]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'h8F)) 
    \Re_Re[8]_i_5 
       (.I0(arg__0_n_83),
        .I1(arg__0_n_84),
        .I2(arg__0_n_82),
        .O(\Re_Re[8]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \Re_Re[8]_i_6 
       (.I0(arg__0_n_104),
        .I1(arg__0_n_103),
        .I2(arg__0_n_101),
        .I3(arg__0_n_102),
        .I4(arg__0_n_105),
        .I5(arg__0_n_99),
        .O(\Re_Re[8]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \Re_Re[8]_i_7 
       (.I0(arg__0_n_103),
        .I1(arg__0_n_102),
        .I2(arg__0_n_105),
        .I3(arg__0_n_104),
        .I4(arg__0_n_99),
        .I5(arg__0_n_101),
        .O(\Re_Re[8]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \Re_Re[9]_i_1 
       (.I0(\Re_Re[9]_i_2_n_0 ),
        .I1(\Re_Re[9]_i_3_n_0 ),
        .I2(\Re_Re[9]_i_4_n_0 ),
        .I3(\Re_Re[9]_i_5_n_0 ),
        .O(\Re_Re[9]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF0000FFFE0000)) 
    \Re_Re[9]_i_2 
       (.I0(\plusOp_inferred__0/i__carry__0_n_6 ),
        .I1(\plusOp_inferred__0/i__carry__1_n_7 ),
        .I2(\plusOp_inferred__0/i__carry__1_n_6 ),
        .I3(\plusOp_inferred__0/i__carry__0_n_4 ),
        .I4(arg__0_n_82),
        .I5(\plusOp_inferred__0/i__carry__0_n_5 ),
        .O(\Re_Re[9]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF0000FFFE0000)) 
    \Re_Re[9]_i_3 
       (.I0(\plusOp_inferred__0/i__carry_n_7 ),
        .I1(\plusOp_inferred__0/i__carry_n_4 ),
        .I2(\plusOp_inferred__0/i__carry__0_n_7 ),
        .I3(\plusOp_inferred__0/i__carry_n_5 ),
        .I4(arg__0_n_82),
        .I5(\plusOp_inferred__0/i__carry_n_6 ),
        .O(\Re_Re[9]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h7F00FF00FF00FF00)) 
    \Re_Re[9]_i_4 
       (.I0(\plusOp_inferred__0/i__carry__2_n_0 ),
        .I1(arg__0_n_84),
        .I2(arg__0_n_83),
        .I3(arg__0_n_82),
        .I4(arg__0_n_99),
        .I5(p_0_in10_in),
        .O(\Re_Re[9]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF0000FFFE0000)) 
    \Re_Re[9]_i_5 
       (.I0(\plusOp_inferred__0/i__carry__1_n_5 ),
        .I1(\plusOp_inferred__0/i__carry__2_n_6 ),
        .I2(p_0_in6_in),
        .I3(\plusOp_inferred__0/i__carry__2_n_7 ),
        .I4(arg__0_n_82),
        .I5(\plusOp_inferred__0/i__carry__1_n_4 ),
        .O(\Re_Re[9]_i_5_n_0 ));
  FDCE \Re_Re_reg[-1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\Re_Re[-1]_i_1_n_0 ),
        .Q(Re_Re[-1]));
  FDCE \Re_Re_reg[-2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\Re_Re[-2]_i_1_n_0 ),
        .Q(Re_Re[-2]));
  FDCE \Re_Re_reg[-3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\Re_Re[-3]_i_1_n_0 ),
        .Q(Re_Re[-3]));
  FDCE \Re_Re_reg[-4] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\Re_Re[-4]_i_1_n_0 ),
        .Q(Re_Re[-4]));
  FDCE \Re_Re_reg[-5] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\Re_Re[-5]_i_1_n_0 ),
        .Q(Re_Re[-5]));
  FDCE \Re_Re_reg[-6] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\Re_Re[-6]_i_1_n_0 ),
        .Q(Re_Re[-6]));
  FDCE \Re_Re_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\Re_Re[0]_i_1_n_0 ),
        .Q(Re_Re[0]));
  FDCE \Re_Re_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\Re_Re[1]_i_1_n_0 ),
        .Q(Re_Re[1]));
  FDCE \Re_Re_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\Re_Re[2]_i_1_n_0 ),
        .Q(Re_Re[2]));
  FDCE \Re_Re_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\Re_Re[3]_i_1_n_0 ),
        .Q(Re_Re[3]));
  FDCE \Re_Re_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\Re_Re[4]_i_1_n_0 ),
        .Q(Re_Re[4]));
  FDCE \Re_Re_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\Re_Re[5]_i_1_n_0 ),
        .Q(Re_Re[5]));
  FDCE \Re_Re_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\Re_Re[6]_i_1_n_0 ),
        .Q(Re_Re[6]));
  FDCE \Re_Re_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\Re_Re[7]_i_1_n_0 ),
        .Q(Re_Re[7]));
  FDCE \Re_Re_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\Re_Re[8]_i_1_n_0 ),
        .Q(Re_Re[8]));
  FDCE \Re_Re_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\Re_Re[9]_i_1_n_0 ),
        .Q(Re_Re[9]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-13 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    arg
       (.A({Q[15],Q[15],Q[15],Q[15],Q[15],Q[15],Q[15],Q[15],Q[15],Q[15],Q[15],Q[15],Q[15],Q[15],Q}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_arg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({arg_i_1__0_n_0,arg_i_1__0_n_0,arg_i_1__0_n_0,arg_i_1__0_n_0,arg_i_1__0_n_0,arg_i_1__0_n_0,arg_i_1__0_n_0,arg_i_1__0_n_0,arg_i_1__0_n_0,arg_i_1__0_n_0,arg_i_1__0_n_0,B}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_arg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_arg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_arg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_arg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_arg_OVERFLOW_UNCONNECTED),
        .P({NLW_arg_P_UNCONNECTED[47:24],p_3_in,to_sulv,arg_n_85,arg_n_86,arg_n_87,arg_n_88,arg_n_89,arg_n_90,arg_n_91,arg_n_92,arg_n_93,arg_n_94,arg_n_95,arg_n_96,arg_n_97,arg_n_98,arg_n_99,arg__3,arg_n_101,arg_n_102,arg_n_103,arg_n_104,arg_n_105}),
        .PATTERNBDETECT(NLW_arg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_arg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_arg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_arg_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-13 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    arg__0
       (.A({arg__0_1[15],arg__0_1[15],arg__0_1[15],arg__0_1[15],arg__0_1[15],arg__0_1[15],arg__0_1[15],arg__0_1[15],arg__0_1[15],arg__0_1[15],arg__0_1[15],arg__0_1[15],arg__0_1[15],arg__0_1[15],arg__0_1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_arg__0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({arg__0_0[7],arg__0_0[7],arg__0_0[7],arg__0_0[7],arg__0_0[7],arg__0_0[7],arg__0_0[7],arg__0_0[7],arg__0_0[7],arg__0_0[7],arg__0_0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_arg__0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_arg__0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_arg__0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_arg__0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_arg__0_OVERFLOW_UNCONNECTED),
        .P({NLW_arg__0_P_UNCONNECTED[47:24],arg__0_n_82,arg__0_n_83,arg__0_n_84,arg__0_n_85,arg__0_n_86,arg__0_n_87,arg__0_n_88,arg__0_n_89,arg__0_n_90,arg__0_n_91,arg__0_n_92,arg__0_n_93,arg__0_n_94,arg__0_n_95,arg__0_n_96,arg__0_n_97,arg__0_n_98,arg__0_n_99,p_0_in10_in,arg__0_n_101,arg__0_n_102,arg__0_n_103,arg__0_n_104,arg__0_n_105}),
        .PATTERNBDETECT(NLW_arg__0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_arg__0_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_arg__0_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_arg__0_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-13 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    arg__1
       (.A({arg__0_1[15],arg__0_1[15],arg__0_1[15],arg__0_1[15],arg__0_1[15],arg__0_1[15],arg__0_1[15],arg__0_1[15],arg__0_1[15],arg__0_1[15],arg__0_1[15],arg__0_1[15],arg__0_1[15],arg__0_1[15],arg__0_1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_arg__1_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({arg_i_1__0_n_0,arg_i_1__0_n_0,arg_i_1__0_n_0,arg_i_1__0_n_0,arg_i_1__0_n_0,arg_i_1__0_n_0,arg_i_1__0_n_0,arg_i_1__0_n_0,arg_i_1__0_n_0,arg_i_1__0_n_0,arg_i_1__0_n_0,B}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_arg__1_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_arg__1_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_arg__1_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_arg__1_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_arg__1_OVERFLOW_UNCONNECTED),
        .P({NLW_arg__1_P_UNCONNECTED[47:24],arg__1_n_82,arg__1_n_83,arg__1_n_84,arg__1_n_85,arg__1_n_86,arg__1_n_87,arg__1_n_88,arg__1_n_89,arg__1_n_90,arg__1_n_91,arg__1_n_92,arg__1_n_93,arg__1_n_94,arg__1_n_95,arg__1_n_96,arg__1_n_97,arg__1_n_98,arg__1_n_99,p_0_in5_in,arg__1_n_101,arg__1_n_102,arg__1_n_103,arg__1_n_104,arg__1_n_105}),
        .PATTERNBDETECT(NLW_arg__1_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_arg__1_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_arg__1_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_arg__1_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-13 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    arg__2
       (.A({Q[15],Q[15],Q[15],Q[15],Q[15],Q[15],Q[15],Q[15],Q[15],Q[15],Q[15],Q[15],Q[15],Q[15],Q}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_arg__2_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({arg__0_0[7],arg__0_0[7],arg__0_0[7],arg__0_0[7],arg__0_0[7],arg__0_0[7],arg__0_0[7],arg__0_0[7],arg__0_0[7],arg__0_0[7],arg__0_0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_arg__2_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_arg__2_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_arg__2_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_arg__2_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_arg__2_OVERFLOW_UNCONNECTED),
        .P({NLW_arg__2_P_UNCONNECTED[47:24],arg__2_n_82,arg__2_n_83,arg__2_n_84,arg__2_n_85,arg__2_n_86,arg__2_n_87,arg__2_n_88,arg__2_n_89,arg__2_n_90,arg__2_n_91,arg__2_n_92,arg__2_n_93,arg__2_n_94,arg__2_n_95,arg__2_n_96,arg__2_n_97,arg__2_n_98,arg__2_n_99,p_0_in1_in,arg__2_n_101,arg__2_n_102,arg__2_n_103,arg__2_n_104,arg__2_n_105}),
        .PATTERNBDETECT(NLW_arg__2_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_arg__2_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_arg__2_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_arg__2_UNDERFLOW_UNCONNECTED));
  LUT4 #(
    .INIT(16'h00FE)) 
    arg_i_1__0
       (.I0(arg_0[1]),
        .I1(arg_0[0]),
        .I2(arg_0[2]),
        .I3(arg_0[3]),
        .O(arg_i_1__0_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    \data_out_ppF[0][11]_i_2 
       (.I0(halfway_ppF),
        .I1(Im_Im[5]),
        .O(\data_out_ppF[0][11]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \data_out_ppF[0][11]_i_3 
       (.I0(halfway_ppF),
        .I1(Im_Im[4]),
        .O(\data_out_ppF[0][11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \data_out_ppF[0][11]_i_4 
       (.I0(halfway_ppF),
        .I1(Im_Im[3]),
        .O(\data_out_ppF[0][11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \data_out_ppF[0][11]_i_5 
       (.I0(halfway_ppF),
        .I1(Im_Im[2]),
        .O(\data_out_ppF[0][11]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hAC5C)) 
    \data_out_ppF[0][11]_i_6 
       (.I0(Im_Im[5]),
        .I1(\data_out_ppF_reg[0][15] [11]),
        .I2(halfway_ppF),
        .I3(Re_Re[5]),
        .O(\data_out_ppF[0][11]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hAC5C)) 
    \data_out_ppF[0][11]_i_7 
       (.I0(Im_Im[4]),
        .I1(\data_out_ppF_reg[0][15] [10]),
        .I2(halfway_ppF),
        .I3(Re_Re[4]),
        .O(\data_out_ppF[0][11]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'hAC5C)) 
    \data_out_ppF[0][11]_i_8 
       (.I0(Im_Im[3]),
        .I1(\data_out_ppF_reg[0][15] [9]),
        .I2(halfway_ppF),
        .I3(Re_Re[3]),
        .O(\data_out_ppF[0][11]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'hAC5C)) 
    \data_out_ppF[0][11]_i_9 
       (.I0(Im_Im[2]),
        .I1(\data_out_ppF_reg[0][15] [8]),
        .I2(halfway_ppF),
        .I3(Re_Re[2]),
        .O(\data_out_ppF[0][11]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \data_out_ppF[0][15]_i_2 
       (.I0(halfway_ppF),
        .I1(Im_Im[8]),
        .O(\data_out_ppF[0][15]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \data_out_ppF[0][15]_i_3 
       (.I0(halfway_ppF),
        .I1(Im_Im[7]),
        .O(\data_out_ppF[0][15]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \data_out_ppF[0][15]_i_4 
       (.I0(halfway_ppF),
        .I1(Im_Im[6]),
        .O(\data_out_ppF[0][15]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hAC5C)) 
    \data_out_ppF[0][15]_i_5 
       (.I0(Im_Im[9]),
        .I1(\data_out_ppF_reg[0][15] [15]),
        .I2(halfway_ppF),
        .I3(Re_Re[9]),
        .O(\data_out_ppF[0][15]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hAC5C)) 
    \data_out_ppF[0][15]_i_6 
       (.I0(Im_Im[8]),
        .I1(\data_out_ppF_reg[0][15] [14]),
        .I2(halfway_ppF),
        .I3(Re_Re[8]),
        .O(\data_out_ppF[0][15]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hAC5C)) 
    \data_out_ppF[0][15]_i_7 
       (.I0(Im_Im[7]),
        .I1(\data_out_ppF_reg[0][15] [13]),
        .I2(halfway_ppF),
        .I3(Re_Re[7]),
        .O(\data_out_ppF[0][15]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'hAC5C)) 
    \data_out_ppF[0][15]_i_8 
       (.I0(Im_Im[6]),
        .I1(\data_out_ppF_reg[0][15] [12]),
        .I2(halfway_ppF),
        .I3(Re_Re[6]),
        .O(\data_out_ppF[0][15]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \data_out_ppF[0][3]_i_2 
       (.I0(halfway_ppF),
        .I1(Im_Im[-3]),
        .O(\data_out_ppF[0][3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \data_out_ppF[0][3]_i_3 
       (.I0(halfway_ppF),
        .I1(Im_Im[-4]),
        .O(\data_out_ppF[0][3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \data_out_ppF[0][3]_i_4 
       (.I0(halfway_ppF),
        .I1(Im_Im[-5]),
        .O(\data_out_ppF[0][3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \data_out_ppF[0][3]_i_5 
       (.I0(halfway_ppF),
        .I1(Im_Im[-6]),
        .O(\data_out_ppF[0][3]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hAC5C)) 
    \data_out_ppF[0][3]_i_6 
       (.I0(Im_Im[-3]),
        .I1(\data_out_ppF_reg[0][15] [3]),
        .I2(halfway_ppF),
        .I3(Re_Re[-3]),
        .O(\data_out_ppF[0][3]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hAC5C)) 
    \data_out_ppF[0][3]_i_7 
       (.I0(Im_Im[-4]),
        .I1(\data_out_ppF_reg[0][15] [2]),
        .I2(halfway_ppF),
        .I3(Re_Re[-4]),
        .O(\data_out_ppF[0][3]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'hAC5C)) 
    \data_out_ppF[0][3]_i_8 
       (.I0(Im_Im[-5]),
        .I1(\data_out_ppF_reg[0][15] [1]),
        .I2(halfway_ppF),
        .I3(Re_Re[-5]),
        .O(\data_out_ppF[0][3]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'hAC5C)) 
    \data_out_ppF[0][3]_i_9 
       (.I0(Im_Im[-6]),
        .I1(\data_out_ppF_reg[0][15] [0]),
        .I2(halfway_ppF),
        .I3(Re_Re[-6]),
        .O(\data_out_ppF[0][3]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \data_out_ppF[0][7]_i_2 
       (.I0(halfway_ppF),
        .I1(Im_Im[1]),
        .O(\data_out_ppF[0][7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \data_out_ppF[0][7]_i_3 
       (.I0(halfway_ppF),
        .I1(Im_Im[0]),
        .O(\data_out_ppF[0][7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \data_out_ppF[0][7]_i_4 
       (.I0(halfway_ppF),
        .I1(Im_Im[-1]),
        .O(\data_out_ppF[0][7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \data_out_ppF[0][7]_i_5 
       (.I0(halfway_ppF),
        .I1(Im_Im[-2]),
        .O(\data_out_ppF[0][7]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hAC5C)) 
    \data_out_ppF[0][7]_i_6 
       (.I0(Im_Im[1]),
        .I1(\data_out_ppF_reg[0][15] [7]),
        .I2(halfway_ppF),
        .I3(Re_Re[1]),
        .O(\data_out_ppF[0][7]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hAC5C)) 
    \data_out_ppF[0][7]_i_7 
       (.I0(Im_Im[0]),
        .I1(\data_out_ppF_reg[0][15] [6]),
        .I2(halfway_ppF),
        .I3(Re_Re[0]),
        .O(\data_out_ppF[0][7]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'hAC5C)) 
    \data_out_ppF[0][7]_i_8 
       (.I0(Im_Im[-1]),
        .I1(\data_out_ppF_reg[0][15] [5]),
        .I2(halfway_ppF),
        .I3(Re_Re[-1]),
        .O(\data_out_ppF[0][7]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'hAC5C)) 
    \data_out_ppF[0][7]_i_9 
       (.I0(Im_Im[-2]),
        .I1(\data_out_ppF_reg[0][15] [4]),
        .I2(halfway_ppF),
        .I3(Re_Re[-2]),
        .O(\data_out_ppF[0][7]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \data_out_ppF[1][11]_i_2 
       (.I0(Re_Im[5]),
        .I1(halfway_ppF),
        .O(\data_out_ppF[1][11]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \data_out_ppF[1][11]_i_3 
       (.I0(Re_Im[4]),
        .I1(halfway_ppF),
        .O(\data_out_ppF[1][11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \data_out_ppF[1][11]_i_4 
       (.I0(Re_Im[3]),
        .I1(halfway_ppF),
        .O(\data_out_ppF[1][11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \data_out_ppF[1][11]_i_5 
       (.I0(Re_Im[2]),
        .I1(halfway_ppF),
        .O(\data_out_ppF[1][11]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \data_out_ppF[1][11]_i_6 
       (.I0(Re_Im[5]),
        .I1(\data_out_ppF_reg[1][15] [11]),
        .I2(halfway_ppF),
        .I3(Im_Re[5]),
        .O(\data_out_ppF[1][11]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \data_out_ppF[1][11]_i_7 
       (.I0(Re_Im[4]),
        .I1(\data_out_ppF_reg[1][15] [10]),
        .I2(halfway_ppF),
        .I3(Im_Re[4]),
        .O(\data_out_ppF[1][11]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \data_out_ppF[1][11]_i_8 
       (.I0(Re_Im[3]),
        .I1(\data_out_ppF_reg[1][15] [9]),
        .I2(halfway_ppF),
        .I3(Im_Re[3]),
        .O(\data_out_ppF[1][11]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \data_out_ppF[1][11]_i_9 
       (.I0(Re_Im[2]),
        .I1(\data_out_ppF_reg[1][15] [8]),
        .I2(halfway_ppF),
        .I3(Im_Re[2]),
        .O(\data_out_ppF[1][11]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \data_out_ppF[1][15]_i_2 
       (.I0(Re_Im[8]),
        .I1(halfway_ppF),
        .O(\data_out_ppF[1][15]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \data_out_ppF[1][15]_i_3 
       (.I0(Re_Im[7]),
        .I1(halfway_ppF),
        .O(\data_out_ppF[1][15]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \data_out_ppF[1][15]_i_4 
       (.I0(Re_Im[6]),
        .I1(halfway_ppF),
        .O(\data_out_ppF[1][15]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \data_out_ppF[1][15]_i_5 
       (.I0(Re_Im[9]),
        .I1(\data_out_ppF_reg[1][15] [15]),
        .I2(halfway_ppF),
        .I3(Im_Re[9]),
        .O(\data_out_ppF[1][15]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \data_out_ppF[1][15]_i_6 
       (.I0(Re_Im[8]),
        .I1(\data_out_ppF_reg[1][15] [14]),
        .I2(halfway_ppF),
        .I3(Im_Re[8]),
        .O(\data_out_ppF[1][15]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \data_out_ppF[1][15]_i_7 
       (.I0(Re_Im[7]),
        .I1(\data_out_ppF_reg[1][15] [13]),
        .I2(halfway_ppF),
        .I3(Im_Re[7]),
        .O(\data_out_ppF[1][15]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \data_out_ppF[1][15]_i_8 
       (.I0(Re_Im[6]),
        .I1(\data_out_ppF_reg[1][15] [12]),
        .I2(halfway_ppF),
        .I3(Im_Re[6]),
        .O(\data_out_ppF[1][15]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \data_out_ppF[1][3]_i_2 
       (.I0(Re_Im[-3]),
        .I1(halfway_ppF),
        .O(\data_out_ppF[1][3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \data_out_ppF[1][3]_i_3 
       (.I0(Re_Im[-4]),
        .I1(halfway_ppF),
        .O(\data_out_ppF[1][3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \data_out_ppF[1][3]_i_4 
       (.I0(Re_Im[-5]),
        .I1(halfway_ppF),
        .O(\data_out_ppF[1][3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \data_out_ppF[1][3]_i_5 
       (.I0(Re_Im[-6]),
        .I1(halfway_ppF),
        .O(\data_out_ppF[1][3]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \data_out_ppF[1][3]_i_6 
       (.I0(Re_Im[-3]),
        .I1(\data_out_ppF_reg[1][15] [3]),
        .I2(halfway_ppF),
        .I3(Im_Re[-3]),
        .O(\data_out_ppF[1][3]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \data_out_ppF[1][3]_i_7 
       (.I0(Re_Im[-4]),
        .I1(\data_out_ppF_reg[1][15] [2]),
        .I2(halfway_ppF),
        .I3(Im_Re[-4]),
        .O(\data_out_ppF[1][3]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \data_out_ppF[1][3]_i_8 
       (.I0(Re_Im[-5]),
        .I1(\data_out_ppF_reg[1][15] [1]),
        .I2(halfway_ppF),
        .I3(Im_Re[-5]),
        .O(\data_out_ppF[1][3]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \data_out_ppF[1][3]_i_9 
       (.I0(Re_Im[-6]),
        .I1(\data_out_ppF_reg[1][15] [0]),
        .I2(halfway_ppF),
        .I3(Im_Re[-6]),
        .O(\data_out_ppF[1][3]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \data_out_ppF[1][7]_i_2 
       (.I0(Re_Im[1]),
        .I1(halfway_ppF),
        .O(\data_out_ppF[1][7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \data_out_ppF[1][7]_i_3 
       (.I0(Re_Im[0]),
        .I1(halfway_ppF),
        .O(\data_out_ppF[1][7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \data_out_ppF[1][7]_i_4 
       (.I0(Re_Im[-1]),
        .I1(halfway_ppF),
        .O(\data_out_ppF[1][7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \data_out_ppF[1][7]_i_5 
       (.I0(Re_Im[-2]),
        .I1(halfway_ppF),
        .O(\data_out_ppF[1][7]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \data_out_ppF[1][7]_i_6 
       (.I0(Re_Im[1]),
        .I1(\data_out_ppF_reg[1][15] [7]),
        .I2(halfway_ppF),
        .I3(Im_Re[1]),
        .O(\data_out_ppF[1][7]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \data_out_ppF[1][7]_i_7 
       (.I0(Re_Im[0]),
        .I1(\data_out_ppF_reg[1][15] [6]),
        .I2(halfway_ppF),
        .I3(Im_Re[0]),
        .O(\data_out_ppF[1][7]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \data_out_ppF[1][7]_i_8 
       (.I0(Re_Im[-1]),
        .I1(\data_out_ppF_reg[1][15] [5]),
        .I2(halfway_ppF),
        .I3(Im_Re[-1]),
        .O(\data_out_ppF[1][7]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h5CAC)) 
    \data_out_ppF[1][7]_i_9 
       (.I0(Re_Im[-2]),
        .I1(\data_out_ppF_reg[1][15] [4]),
        .I2(halfway_ppF),
        .I3(Im_Re[-2]),
        .O(\data_out_ppF[1][7]_i_9_n_0 ));
  CARRY4 \data_out_ppF_reg[0][11]_i_1 
       (.CI(\data_out_ppF_reg[0][7]_i_1_n_0 ),
        .CO({\data_out_ppF_reg[0][11]_i_1_n_0 ,\data_out_ppF_reg[0][11]_i_1_n_1 ,\data_out_ppF_reg[0][11]_i_1_n_2 ,\data_out_ppF_reg[0][11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\data_out_ppF[0][11]_i_2_n_0 ,\data_out_ppF[0][11]_i_3_n_0 ,\data_out_ppF[0][11]_i_4_n_0 ,\data_out_ppF[0][11]_i_5_n_0 }),
        .O(out[11:8]),
        .S({\data_out_ppF[0][11]_i_6_n_0 ,\data_out_ppF[0][11]_i_7_n_0 ,\data_out_ppF[0][11]_i_8_n_0 ,\data_out_ppF[0][11]_i_9_n_0 }));
  CARRY4 \data_out_ppF_reg[0][15]_i_1 
       (.CI(\data_out_ppF_reg[0][11]_i_1_n_0 ),
        .CO({\NLW_data_out_ppF_reg[0][15]_i_1_CO_UNCONNECTED [3],\data_out_ppF_reg[0][15]_i_1_n_1 ,\data_out_ppF_reg[0][15]_i_1_n_2 ,\data_out_ppF_reg[0][15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\data_out_ppF[0][15]_i_2_n_0 ,\data_out_ppF[0][15]_i_3_n_0 ,\data_out_ppF[0][15]_i_4_n_0 }),
        .O(out[15:12]),
        .S({\data_out_ppF[0][15]_i_5_n_0 ,\data_out_ppF[0][15]_i_6_n_0 ,\data_out_ppF[0][15]_i_7_n_0 ,\data_out_ppF[0][15]_i_8_n_0 }));
  CARRY4 \data_out_ppF_reg[0][3]_i_1 
       (.CI(1'b0),
        .CO({\data_out_ppF_reg[0][3]_i_1_n_0 ,\data_out_ppF_reg[0][3]_i_1_n_1 ,\data_out_ppF_reg[0][3]_i_1_n_2 ,\data_out_ppF_reg[0][3]_i_1_n_3 }),
        .CYINIT(halfway_ppF),
        .DI({\data_out_ppF[0][3]_i_2_n_0 ,\data_out_ppF[0][3]_i_3_n_0 ,\data_out_ppF[0][3]_i_4_n_0 ,\data_out_ppF[0][3]_i_5_n_0 }),
        .O(out[3:0]),
        .S({\data_out_ppF[0][3]_i_6_n_0 ,\data_out_ppF[0][3]_i_7_n_0 ,\data_out_ppF[0][3]_i_8_n_0 ,\data_out_ppF[0][3]_i_9_n_0 }));
  CARRY4 \data_out_ppF_reg[0][7]_i_1 
       (.CI(\data_out_ppF_reg[0][3]_i_1_n_0 ),
        .CO({\data_out_ppF_reg[0][7]_i_1_n_0 ,\data_out_ppF_reg[0][7]_i_1_n_1 ,\data_out_ppF_reg[0][7]_i_1_n_2 ,\data_out_ppF_reg[0][7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\data_out_ppF[0][7]_i_2_n_0 ,\data_out_ppF[0][7]_i_3_n_0 ,\data_out_ppF[0][7]_i_4_n_0 ,\data_out_ppF[0][7]_i_5_n_0 }),
        .O(out[7:4]),
        .S({\data_out_ppF[0][7]_i_6_n_0 ,\data_out_ppF[0][7]_i_7_n_0 ,\data_out_ppF[0][7]_i_8_n_0 ,\data_out_ppF[0][7]_i_9_n_0 }));
  CARRY4 \data_out_ppF_reg[1][11]_i_1 
       (.CI(\data_out_ppF_reg[1][7]_i_1_n_0 ),
        .CO({\data_out_ppF_reg[1][11]_i_1_n_0 ,\data_out_ppF_reg[1][11]_i_1_n_1 ,\data_out_ppF_reg[1][11]_i_1_n_2 ,\data_out_ppF_reg[1][11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\data_out_ppF[1][11]_i_2_n_0 ,\data_out_ppF[1][11]_i_3_n_0 ,\data_out_ppF[1][11]_i_4_n_0 ,\data_out_ppF[1][11]_i_5_n_0 }),
        .O(\Re_Im_reg[8]_0 [11:8]),
        .S({\data_out_ppF[1][11]_i_6_n_0 ,\data_out_ppF[1][11]_i_7_n_0 ,\data_out_ppF[1][11]_i_8_n_0 ,\data_out_ppF[1][11]_i_9_n_0 }));
  CARRY4 \data_out_ppF_reg[1][15]_i_1 
       (.CI(\data_out_ppF_reg[1][11]_i_1_n_0 ),
        .CO({\NLW_data_out_ppF_reg[1][15]_i_1_CO_UNCONNECTED [3],\data_out_ppF_reg[1][15]_i_1_n_1 ,\data_out_ppF_reg[1][15]_i_1_n_2 ,\data_out_ppF_reg[1][15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\data_out_ppF[1][15]_i_2_n_0 ,\data_out_ppF[1][15]_i_3_n_0 ,\data_out_ppF[1][15]_i_4_n_0 }),
        .O(\Re_Im_reg[8]_0 [15:12]),
        .S({\data_out_ppF[1][15]_i_5_n_0 ,\data_out_ppF[1][15]_i_6_n_0 ,\data_out_ppF[1][15]_i_7_n_0 ,\data_out_ppF[1][15]_i_8_n_0 }));
  CARRY4 \data_out_ppF_reg[1][3]_i_1 
       (.CI(1'b0),
        .CO({\data_out_ppF_reg[1][3]_i_1_n_0 ,\data_out_ppF_reg[1][3]_i_1_n_1 ,\data_out_ppF_reg[1][3]_i_1_n_2 ,\data_out_ppF_reg[1][3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\data_out_ppF[1][3]_i_2_n_0 ,\data_out_ppF[1][3]_i_3_n_0 ,\data_out_ppF[1][3]_i_4_n_0 ,\data_out_ppF[1][3]_i_5_n_0 }),
        .O(\Re_Im_reg[8]_0 [3:0]),
        .S({\data_out_ppF[1][3]_i_6_n_0 ,\data_out_ppF[1][3]_i_7_n_0 ,\data_out_ppF[1][3]_i_8_n_0 ,\data_out_ppF[1][3]_i_9_n_0 }));
  CARRY4 \data_out_ppF_reg[1][7]_i_1 
       (.CI(\data_out_ppF_reg[1][3]_i_1_n_0 ),
        .CO({\data_out_ppF_reg[1][7]_i_1_n_0 ,\data_out_ppF_reg[1][7]_i_1_n_1 ,\data_out_ppF_reg[1][7]_i_1_n_2 ,\data_out_ppF_reg[1][7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\data_out_ppF[1][7]_i_2_n_0 ,\data_out_ppF[1][7]_i_3_n_0 ,\data_out_ppF[1][7]_i_4_n_0 ,\data_out_ppF[1][7]_i_5_n_0 }),
        .O(\Re_Im_reg[8]_0 [7:4]),
        .S({\data_out_ppF[1][7]_i_6_n_0 ,\data_out_ppF[1][7]_i_7_n_0 ,\data_out_ppF[1][7]_i_8_n_0 ,\data_out_ppF[1][7]_i_9_n_0 }));
  LUT4 #(
    .INIT(16'hB332)) 
    i__carry__0_i_1
       (.I0(arg__0_n_91),
        .I1(arg__0_n_82),
        .I2(arg__0_n_84),
        .I3(arg__0_n_83),
        .O(i__carry__0_i_1_n_0));
  LUT4 #(
    .INIT(16'hB332)) 
    i__carry__0_i_1__0
       (.I0(arg__1_n_91),
        .I1(arg__1_n_82),
        .I2(arg__1_n_84),
        .I3(arg__1_n_83),
        .O(i__carry__0_i_1__0_n_0));
  LUT4 #(
    .INIT(16'hB332)) 
    i__carry__0_i_1__1
       (.I0(arg__2_n_91),
        .I1(arg__2_n_82),
        .I2(arg__2_n_84),
        .I3(arg__2_n_83),
        .O(i__carry__0_i_1__1_n_0));
  LUT4 #(
    .INIT(16'hB332)) 
    i__carry__0_i_2
       (.I0(arg__0_n_92),
        .I1(arg__0_n_82),
        .I2(arg__0_n_84),
        .I3(arg__0_n_83),
        .O(i__carry__0_i_2_n_0));
  LUT4 #(
    .INIT(16'hB332)) 
    i__carry__0_i_2__0
       (.I0(arg__1_n_92),
        .I1(arg__1_n_82),
        .I2(arg__1_n_84),
        .I3(arg__1_n_83),
        .O(i__carry__0_i_2__0_n_0));
  LUT4 #(
    .INIT(16'hB332)) 
    i__carry__0_i_2__1
       (.I0(arg__2_n_92),
        .I1(arg__2_n_82),
        .I2(arg__2_n_84),
        .I3(arg__2_n_83),
        .O(i__carry__0_i_2__1_n_0));
  LUT4 #(
    .INIT(16'hB332)) 
    i__carry__0_i_3
       (.I0(arg__0_n_93),
        .I1(arg__0_n_82),
        .I2(arg__0_n_84),
        .I3(arg__0_n_83),
        .O(i__carry__0_i_3_n_0));
  LUT4 #(
    .INIT(16'hB332)) 
    i__carry__0_i_3__0
       (.I0(arg__1_n_93),
        .I1(arg__1_n_82),
        .I2(arg__1_n_84),
        .I3(arg__1_n_83),
        .O(i__carry__0_i_3__0_n_0));
  LUT4 #(
    .INIT(16'hB332)) 
    i__carry__0_i_3__1
       (.I0(arg__2_n_93),
        .I1(arg__2_n_82),
        .I2(arg__2_n_84),
        .I3(arg__2_n_83),
        .O(i__carry__0_i_3__1_n_0));
  LUT4 #(
    .INIT(16'hB332)) 
    i__carry__0_i_4
       (.I0(arg__0_n_94),
        .I1(arg__0_n_82),
        .I2(arg__0_n_84),
        .I3(arg__0_n_83),
        .O(i__carry__0_i_4_n_0));
  LUT4 #(
    .INIT(16'hB332)) 
    i__carry__0_i_4__0
       (.I0(arg__1_n_94),
        .I1(arg__1_n_82),
        .I2(arg__1_n_84),
        .I3(arg__1_n_83),
        .O(i__carry__0_i_4__0_n_0));
  LUT4 #(
    .INIT(16'hB332)) 
    i__carry__0_i_4__1
       (.I0(arg__2_n_94),
        .I1(arg__2_n_82),
        .I2(arg__2_n_84),
        .I3(arg__2_n_83),
        .O(i__carry__0_i_4__1_n_0));
  LUT4 #(
    .INIT(16'hB332)) 
    i__carry__1_i_1
       (.I0(arg__0_n_87),
        .I1(arg__0_n_82),
        .I2(arg__0_n_84),
        .I3(arg__0_n_83),
        .O(i__carry__1_i_1_n_0));
  LUT4 #(
    .INIT(16'hB332)) 
    i__carry__1_i_1__0
       (.I0(arg__1_n_87),
        .I1(arg__1_n_82),
        .I2(arg__1_n_84),
        .I3(arg__1_n_83),
        .O(i__carry__1_i_1__0_n_0));
  LUT4 #(
    .INIT(16'hB332)) 
    i__carry__1_i_1__1
       (.I0(arg__2_n_87),
        .I1(arg__2_n_82),
        .I2(arg__2_n_84),
        .I3(arg__2_n_83),
        .O(i__carry__1_i_1__1_n_0));
  LUT4 #(
    .INIT(16'hB332)) 
    i__carry__1_i_2
       (.I0(arg__0_n_88),
        .I1(arg__0_n_82),
        .I2(arg__0_n_84),
        .I3(arg__0_n_83),
        .O(i__carry__1_i_2_n_0));
  LUT4 #(
    .INIT(16'hB332)) 
    i__carry__1_i_2__0
       (.I0(arg__1_n_88),
        .I1(arg__1_n_82),
        .I2(arg__1_n_84),
        .I3(arg__1_n_83),
        .O(i__carry__1_i_2__0_n_0));
  LUT4 #(
    .INIT(16'hB332)) 
    i__carry__1_i_2__1
       (.I0(arg__2_n_88),
        .I1(arg__2_n_82),
        .I2(arg__2_n_84),
        .I3(arg__2_n_83),
        .O(i__carry__1_i_2__1_n_0));
  LUT4 #(
    .INIT(16'hB332)) 
    i__carry__1_i_3
       (.I0(arg__0_n_89),
        .I1(arg__0_n_82),
        .I2(arg__0_n_84),
        .I3(arg__0_n_83),
        .O(i__carry__1_i_3_n_0));
  LUT4 #(
    .INIT(16'hB332)) 
    i__carry__1_i_3__0
       (.I0(arg__1_n_89),
        .I1(arg__1_n_82),
        .I2(arg__1_n_84),
        .I3(arg__1_n_83),
        .O(i__carry__1_i_3__0_n_0));
  LUT4 #(
    .INIT(16'hB332)) 
    i__carry__1_i_3__1
       (.I0(arg__2_n_89),
        .I1(arg__2_n_82),
        .I2(arg__2_n_84),
        .I3(arg__2_n_83),
        .O(i__carry__1_i_3__1_n_0));
  LUT4 #(
    .INIT(16'hB332)) 
    i__carry__1_i_4
       (.I0(arg__0_n_90),
        .I1(arg__0_n_82),
        .I2(arg__0_n_84),
        .I3(arg__0_n_83),
        .O(i__carry__1_i_4_n_0));
  LUT4 #(
    .INIT(16'hB332)) 
    i__carry__1_i_4__0
       (.I0(arg__1_n_90),
        .I1(arg__1_n_82),
        .I2(arg__1_n_84),
        .I3(arg__1_n_83),
        .O(i__carry__1_i_4__0_n_0));
  LUT4 #(
    .INIT(16'hB332)) 
    i__carry__1_i_4__1
       (.I0(arg__2_n_90),
        .I1(arg__2_n_82),
        .I2(arg__2_n_84),
        .I3(arg__2_n_83),
        .O(i__carry__1_i_4__1_n_0));
  LUT1 #(
    .INIT(2'h2)) 
    i__carry__2_i_1__0
       (.I0(arg__0_n_82),
        .O(p_1_in7_in));
  LUT1 #(
    .INIT(2'h2)) 
    i__carry__2_i_1__1
       (.I0(arg__1_n_82),
        .O(p_1_in1_in));
  LUT1 #(
    .INIT(2'h2)) 
    i__carry__2_i_1__2
       (.I0(arg__2_n_82),
        .O(p_1_in4_in));
  LUT4 #(
    .INIT(16'hB332)) 
    i__carry__2_i_2
       (.I0(arg__0_n_85),
        .I1(arg__0_n_82),
        .I2(arg__0_n_84),
        .I3(arg__0_n_83),
        .O(i__carry__2_i_2_n_0));
  LUT4 #(
    .INIT(16'hB332)) 
    i__carry__2_i_2__0
       (.I0(arg__1_n_85),
        .I1(arg__1_n_82),
        .I2(arg__1_n_84),
        .I3(arg__1_n_83),
        .O(i__carry__2_i_2__0_n_0));
  LUT4 #(
    .INIT(16'hB332)) 
    i__carry__2_i_2__1
       (.I0(arg__2_n_85),
        .I1(arg__2_n_82),
        .I2(arg__2_n_84),
        .I3(arg__2_n_83),
        .O(i__carry__2_i_2__1_n_0));
  LUT4 #(
    .INIT(16'hB332)) 
    i__carry__2_i_3
       (.I0(arg__0_n_86),
        .I1(arg__0_n_82),
        .I2(arg__0_n_84),
        .I3(arg__0_n_83),
        .O(i__carry__2_i_3_n_0));
  LUT4 #(
    .INIT(16'hB332)) 
    i__carry__2_i_3__0
       (.I0(arg__1_n_86),
        .I1(arg__1_n_82),
        .I2(arg__1_n_84),
        .I3(arg__1_n_83),
        .O(i__carry__2_i_3__0_n_0));
  LUT4 #(
    .INIT(16'hB332)) 
    i__carry__2_i_3__1
       (.I0(arg__2_n_86),
        .I1(arg__2_n_82),
        .I2(arg__2_n_84),
        .I3(arg__2_n_83),
        .O(i__carry__2_i_3__1_n_0));
  LUT4 #(
    .INIT(16'hB332)) 
    i__carry_i_1__2
       (.I0(arg__0_n_99),
        .I1(arg__0_n_82),
        .I2(arg__0_n_84),
        .I3(arg__0_n_83),
        .O(i__carry_i_1__2_n_0));
  LUT4 #(
    .INIT(16'hB332)) 
    i__carry_i_1__3
       (.I0(arg__1_n_99),
        .I1(arg__1_n_82),
        .I2(arg__1_n_84),
        .I3(arg__1_n_83),
        .O(i__carry_i_1__3_n_0));
  LUT4 #(
    .INIT(16'hB332)) 
    i__carry_i_1__4
       (.I0(arg__2_n_99),
        .I1(arg__2_n_82),
        .I2(arg__2_n_84),
        .I3(arg__2_n_83),
        .O(i__carry_i_1__4_n_0));
  LUT4 #(
    .INIT(16'hB332)) 
    i__carry_i_2__2
       (.I0(arg__0_n_95),
        .I1(arg__0_n_82),
        .I2(arg__0_n_84),
        .I3(arg__0_n_83),
        .O(i__carry_i_2__2_n_0));
  LUT4 #(
    .INIT(16'hB332)) 
    i__carry_i_2__3
       (.I0(arg__1_n_95),
        .I1(arg__1_n_82),
        .I2(arg__1_n_84),
        .I3(arg__1_n_83),
        .O(i__carry_i_2__3_n_0));
  LUT4 #(
    .INIT(16'hB332)) 
    i__carry_i_2__4
       (.I0(arg__2_n_95),
        .I1(arg__2_n_82),
        .I2(arg__2_n_84),
        .I3(arg__2_n_83),
        .O(i__carry_i_2__4_n_0));
  LUT4 #(
    .INIT(16'hB332)) 
    i__carry_i_3
       (.I0(arg__0_n_96),
        .I1(arg__0_n_82),
        .I2(arg__0_n_84),
        .I3(arg__0_n_83),
        .O(i__carry_i_3_n_0));
  LUT4 #(
    .INIT(16'hB332)) 
    i__carry_i_3__0
       (.I0(arg__1_n_96),
        .I1(arg__1_n_82),
        .I2(arg__1_n_84),
        .I3(arg__1_n_83),
        .O(i__carry_i_3__0_n_0));
  LUT4 #(
    .INIT(16'hB332)) 
    i__carry_i_3__1
       (.I0(arg__2_n_96),
        .I1(arg__2_n_82),
        .I2(arg__2_n_84),
        .I3(arg__2_n_83),
        .O(i__carry_i_3__1_n_0));
  LUT4 #(
    .INIT(16'hB332)) 
    i__carry_i_4__2
       (.I0(arg__0_n_97),
        .I1(arg__0_n_82),
        .I2(arg__0_n_84),
        .I3(arg__0_n_83),
        .O(i__carry_i_4__2_n_0));
  LUT4 #(
    .INIT(16'hB332)) 
    i__carry_i_4__3
       (.I0(arg__1_n_97),
        .I1(arg__1_n_82),
        .I2(arg__1_n_84),
        .I3(arg__1_n_83),
        .O(i__carry_i_4__3_n_0));
  LUT4 #(
    .INIT(16'hB332)) 
    i__carry_i_4__4
       (.I0(arg__2_n_97),
        .I1(arg__2_n_82),
        .I2(arg__2_n_84),
        .I3(arg__2_n_83),
        .O(i__carry_i_4__4_n_0));
  LUT4 #(
    .INIT(16'hB332)) 
    i__carry_i_5
       (.I0(arg__0_n_98),
        .I1(arg__0_n_82),
        .I2(arg__0_n_84),
        .I3(arg__0_n_83),
        .O(i__carry_i_5_n_0));
  LUT4 #(
    .INIT(16'hB332)) 
    i__carry_i_5__0
       (.I0(arg__1_n_98),
        .I1(arg__1_n_82),
        .I2(arg__1_n_84),
        .I3(arg__1_n_83),
        .O(i__carry_i_5__0_n_0));
  LUT4 #(
    .INIT(16'hB332)) 
    i__carry_i_5__1
       (.I0(arg__2_n_98),
        .I1(arg__2_n_82),
        .I2(arg__2_n_84),
        .I3(arg__2_n_83),
        .O(i__carry_i_5__1_n_0));
  CARRY4 plusOp_carry
       (.CI(1'b0),
        .CO({plusOp_carry_n_0,plusOp_carry_n_1,plusOp_carry_n_2,plusOp_carry_n_3}),
        .CYINIT(plusOp_carry_i_1_n_0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({plusOp_carry_n_4,plusOp_carry_n_5,plusOp_carry_n_6,plusOp_carry_n_7}),
        .S({plusOp_carry_i_2_n_0,plusOp_carry_i_3_n_0,plusOp_carry_i_4_n_0,plusOp_carry_i_5_n_0}));
  CARRY4 plusOp_carry__0
       (.CI(plusOp_carry_n_0),
        .CO({plusOp_carry__0_n_0,plusOp_carry__0_n_1,plusOp_carry__0_n_2,plusOp_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({plusOp_carry__0_n_4,plusOp_carry__0_n_5,plusOp_carry__0_n_6,plusOp_carry__0_n_7}),
        .S({plusOp_carry__0_i_1_n_0,plusOp_carry__0_i_2_n_0,plusOp_carry__0_i_3_n_0,plusOp_carry__0_i_4_n_0}));
  LUT4 #(
    .INIT(16'hB332)) 
    plusOp_carry__0_i_1
       (.I0(arg_n_91),
        .I1(p_3_in),
        .I2(to_sulv[0]),
        .I3(to_sulv[1]),
        .O(plusOp_carry__0_i_1_n_0));
  LUT4 #(
    .INIT(16'hB332)) 
    plusOp_carry__0_i_2
       (.I0(arg_n_92),
        .I1(p_3_in),
        .I2(to_sulv[0]),
        .I3(to_sulv[1]),
        .O(plusOp_carry__0_i_2_n_0));
  LUT4 #(
    .INIT(16'hB332)) 
    plusOp_carry__0_i_3
       (.I0(arg_n_93),
        .I1(p_3_in),
        .I2(to_sulv[0]),
        .I3(to_sulv[1]),
        .O(plusOp_carry__0_i_3_n_0));
  LUT4 #(
    .INIT(16'hB332)) 
    plusOp_carry__0_i_4
       (.I0(arg_n_94),
        .I1(p_3_in),
        .I2(to_sulv[0]),
        .I3(to_sulv[1]),
        .O(plusOp_carry__0_i_4_n_0));
  CARRY4 plusOp_carry__1
       (.CI(plusOp_carry__0_n_0),
        .CO({plusOp_carry__1_n_0,plusOp_carry__1_n_1,plusOp_carry__1_n_2,plusOp_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({plusOp_carry__1_n_4,plusOp_carry__1_n_5,plusOp_carry__1_n_6,plusOp_carry__1_n_7}),
        .S({plusOp_carry__1_i_1_n_0,plusOp_carry__1_i_2_n_0,plusOp_carry__1_i_3_n_0,plusOp_carry__1_i_4_n_0}));
  LUT4 #(
    .INIT(16'hB332)) 
    plusOp_carry__1_i_1
       (.I0(arg_n_87),
        .I1(p_3_in),
        .I2(to_sulv[0]),
        .I3(to_sulv[1]),
        .O(plusOp_carry__1_i_1_n_0));
  LUT4 #(
    .INIT(16'hB332)) 
    plusOp_carry__1_i_2
       (.I0(arg_n_88),
        .I1(p_3_in),
        .I2(to_sulv[0]),
        .I3(to_sulv[1]),
        .O(plusOp_carry__1_i_2_n_0));
  LUT4 #(
    .INIT(16'hB332)) 
    plusOp_carry__1_i_3
       (.I0(arg_n_89),
        .I1(p_3_in),
        .I2(to_sulv[0]),
        .I3(to_sulv[1]),
        .O(plusOp_carry__1_i_3_n_0));
  LUT4 #(
    .INIT(16'hB332)) 
    plusOp_carry__1_i_4
       (.I0(arg_n_90),
        .I1(p_3_in),
        .I2(to_sulv[0]),
        .I3(to_sulv[1]),
        .O(plusOp_carry__1_i_4_n_0));
  CARRY4 plusOp_carry__2
       (.CI(plusOp_carry__1_n_0),
        .CO({plusOp_carry__2_n_0,NLW_plusOp_carry__2_CO_UNCONNECTED[2],plusOp_carry__2_n_2,plusOp_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b1,1'b0,1'b0}),
        .O({NLW_plusOp_carry__2_O_UNCONNECTED[3],p_0_in,plusOp_carry__2_n_6,plusOp_carry__2_n_7}),
        .S({1'b1,p_1_in,plusOp_carry__2_i_2_n_0,plusOp_carry__2_i_3_n_0}));
  LUT1 #(
    .INIT(2'h2)) 
    plusOp_carry__2_i_1
       (.I0(p_3_in),
        .O(p_1_in));
  LUT4 #(
    .INIT(16'hB332)) 
    plusOp_carry__2_i_2
       (.I0(arg_n_85),
        .I1(p_3_in),
        .I2(to_sulv[0]),
        .I3(to_sulv[1]),
        .O(plusOp_carry__2_i_2_n_0));
  LUT4 #(
    .INIT(16'hB332)) 
    plusOp_carry__2_i_3
       (.I0(arg_n_86),
        .I1(p_3_in),
        .I2(to_sulv[0]),
        .I3(to_sulv[1]),
        .O(plusOp_carry__2_i_3_n_0));
  LUT4 #(
    .INIT(16'hB332)) 
    plusOp_carry_i_1
       (.I0(arg_n_99),
        .I1(p_3_in),
        .I2(to_sulv[0]),
        .I3(to_sulv[1]),
        .O(plusOp_carry_i_1_n_0));
  LUT4 #(
    .INIT(16'hB332)) 
    plusOp_carry_i_2
       (.I0(arg_n_95),
        .I1(p_3_in),
        .I2(to_sulv[0]),
        .I3(to_sulv[1]),
        .O(plusOp_carry_i_2_n_0));
  LUT4 #(
    .INIT(16'hB332)) 
    plusOp_carry_i_3
       (.I0(arg_n_96),
        .I1(p_3_in),
        .I2(to_sulv[0]),
        .I3(to_sulv[1]),
        .O(plusOp_carry_i_3_n_0));
  LUT4 #(
    .INIT(16'hB332)) 
    plusOp_carry_i_4
       (.I0(arg_n_97),
        .I1(p_3_in),
        .I2(to_sulv[0]),
        .I3(to_sulv[1]),
        .O(plusOp_carry_i_4_n_0));
  LUT4 #(
    .INIT(16'hB332)) 
    plusOp_carry_i_5
       (.I0(arg_n_98),
        .I1(p_3_in),
        .I2(to_sulv[0]),
        .I3(to_sulv[1]),
        .O(plusOp_carry_i_5_n_0));
  CARRY4 \plusOp_inferred__0/i__carry 
       (.CI(1'b0),
        .CO({\plusOp_inferred__0/i__carry_n_0 ,\plusOp_inferred__0/i__carry_n_1 ,\plusOp_inferred__0/i__carry_n_2 ,\plusOp_inferred__0/i__carry_n_3 }),
        .CYINIT(i__carry_i_1__2_n_0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\plusOp_inferred__0/i__carry_n_4 ,\plusOp_inferred__0/i__carry_n_5 ,\plusOp_inferred__0/i__carry_n_6 ,\plusOp_inferred__0/i__carry_n_7 }),
        .S({i__carry_i_2__2_n_0,i__carry_i_3_n_0,i__carry_i_4__2_n_0,i__carry_i_5_n_0}));
  CARRY4 \plusOp_inferred__0/i__carry__0 
       (.CI(\plusOp_inferred__0/i__carry_n_0 ),
        .CO({\plusOp_inferred__0/i__carry__0_n_0 ,\plusOp_inferred__0/i__carry__0_n_1 ,\plusOp_inferred__0/i__carry__0_n_2 ,\plusOp_inferred__0/i__carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\plusOp_inferred__0/i__carry__0_n_4 ,\plusOp_inferred__0/i__carry__0_n_5 ,\plusOp_inferred__0/i__carry__0_n_6 ,\plusOp_inferred__0/i__carry__0_n_7 }),
        .S({i__carry__0_i_1_n_0,i__carry__0_i_2_n_0,i__carry__0_i_3_n_0,i__carry__0_i_4_n_0}));
  CARRY4 \plusOp_inferred__0/i__carry__1 
       (.CI(\plusOp_inferred__0/i__carry__0_n_0 ),
        .CO({\plusOp_inferred__0/i__carry__1_n_0 ,\plusOp_inferred__0/i__carry__1_n_1 ,\plusOp_inferred__0/i__carry__1_n_2 ,\plusOp_inferred__0/i__carry__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\plusOp_inferred__0/i__carry__1_n_4 ,\plusOp_inferred__0/i__carry__1_n_5 ,\plusOp_inferred__0/i__carry__1_n_6 ,\plusOp_inferred__0/i__carry__1_n_7 }),
        .S({i__carry__1_i_1_n_0,i__carry__1_i_2_n_0,i__carry__1_i_3_n_0,i__carry__1_i_4_n_0}));
  CARRY4 \plusOp_inferred__0/i__carry__2 
       (.CI(\plusOp_inferred__0/i__carry__1_n_0 ),
        .CO({\plusOp_inferred__0/i__carry__2_n_0 ,\NLW_plusOp_inferred__0/i__carry__2_CO_UNCONNECTED [2],\plusOp_inferred__0/i__carry__2_n_2 ,\plusOp_inferred__0/i__carry__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b1,1'b0,1'b0}),
        .O({\NLW_plusOp_inferred__0/i__carry__2_O_UNCONNECTED [3],p_0_in6_in,\plusOp_inferred__0/i__carry__2_n_6 ,\plusOp_inferred__0/i__carry__2_n_7 }),
        .S({1'b1,p_1_in7_in,i__carry__2_i_2_n_0,i__carry__2_i_3_n_0}));
  CARRY4 \plusOp_inferred__1/i__carry 
       (.CI(1'b0),
        .CO({\plusOp_inferred__1/i__carry_n_0 ,\plusOp_inferred__1/i__carry_n_1 ,\plusOp_inferred__1/i__carry_n_2 ,\plusOp_inferred__1/i__carry_n_3 }),
        .CYINIT(i__carry_i_1__3_n_0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\plusOp_inferred__1/i__carry_n_4 ,\plusOp_inferred__1/i__carry_n_5 ,\plusOp_inferred__1/i__carry_n_6 ,\plusOp_inferred__1/i__carry_n_7 }),
        .S({i__carry_i_2__3_n_0,i__carry_i_3__0_n_0,i__carry_i_4__3_n_0,i__carry_i_5__0_n_0}));
  CARRY4 \plusOp_inferred__1/i__carry__0 
       (.CI(\plusOp_inferred__1/i__carry_n_0 ),
        .CO({\plusOp_inferred__1/i__carry__0_n_0 ,\plusOp_inferred__1/i__carry__0_n_1 ,\plusOp_inferred__1/i__carry__0_n_2 ,\plusOp_inferred__1/i__carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\plusOp_inferred__1/i__carry__0_n_4 ,\plusOp_inferred__1/i__carry__0_n_5 ,\plusOp_inferred__1/i__carry__0_n_6 ,\plusOp_inferred__1/i__carry__0_n_7 }),
        .S({i__carry__0_i_1__0_n_0,i__carry__0_i_2__0_n_0,i__carry__0_i_3__0_n_0,i__carry__0_i_4__0_n_0}));
  CARRY4 \plusOp_inferred__1/i__carry__1 
       (.CI(\plusOp_inferred__1/i__carry__0_n_0 ),
        .CO({\plusOp_inferred__1/i__carry__1_n_0 ,\plusOp_inferred__1/i__carry__1_n_1 ,\plusOp_inferred__1/i__carry__1_n_2 ,\plusOp_inferred__1/i__carry__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\plusOp_inferred__1/i__carry__1_n_4 ,\plusOp_inferred__1/i__carry__1_n_5 ,\plusOp_inferred__1/i__carry__1_n_6 ,\plusOp_inferred__1/i__carry__1_n_7 }),
        .S({i__carry__1_i_1__0_n_0,i__carry__1_i_2__0_n_0,i__carry__1_i_3__0_n_0,i__carry__1_i_4__0_n_0}));
  CARRY4 \plusOp_inferred__1/i__carry__2 
       (.CI(\plusOp_inferred__1/i__carry__1_n_0 ),
        .CO({\plusOp_inferred__1/i__carry__2_n_0 ,\NLW_plusOp_inferred__1/i__carry__2_CO_UNCONNECTED [2],\plusOp_inferred__1/i__carry__2_n_2 ,\plusOp_inferred__1/i__carry__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b1,1'b0,1'b0}),
        .O({\NLW_plusOp_inferred__1/i__carry__2_O_UNCONNECTED [3],p_0_in0_in,\plusOp_inferred__1/i__carry__2_n_6 ,\plusOp_inferred__1/i__carry__2_n_7 }),
        .S({1'b1,p_1_in1_in,i__carry__2_i_2__0_n_0,i__carry__2_i_3__0_n_0}));
  CARRY4 \plusOp_inferred__2/i__carry 
       (.CI(1'b0),
        .CO({\plusOp_inferred__2/i__carry_n_0 ,\plusOp_inferred__2/i__carry_n_1 ,\plusOp_inferred__2/i__carry_n_2 ,\plusOp_inferred__2/i__carry_n_3 }),
        .CYINIT(i__carry_i_1__4_n_0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\plusOp_inferred__2/i__carry_n_4 ,\plusOp_inferred__2/i__carry_n_5 ,\plusOp_inferred__2/i__carry_n_6 ,\plusOp_inferred__2/i__carry_n_7 }),
        .S({i__carry_i_2__4_n_0,i__carry_i_3__1_n_0,i__carry_i_4__4_n_0,i__carry_i_5__1_n_0}));
  CARRY4 \plusOp_inferred__2/i__carry__0 
       (.CI(\plusOp_inferred__2/i__carry_n_0 ),
        .CO({\plusOp_inferred__2/i__carry__0_n_0 ,\plusOp_inferred__2/i__carry__0_n_1 ,\plusOp_inferred__2/i__carry__0_n_2 ,\plusOp_inferred__2/i__carry__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\plusOp_inferred__2/i__carry__0_n_4 ,\plusOp_inferred__2/i__carry__0_n_5 ,\plusOp_inferred__2/i__carry__0_n_6 ,\plusOp_inferred__2/i__carry__0_n_7 }),
        .S({i__carry__0_i_1__1_n_0,i__carry__0_i_2__1_n_0,i__carry__0_i_3__1_n_0,i__carry__0_i_4__1_n_0}));
  CARRY4 \plusOp_inferred__2/i__carry__1 
       (.CI(\plusOp_inferred__2/i__carry__0_n_0 ),
        .CO({\plusOp_inferred__2/i__carry__1_n_0 ,\plusOp_inferred__2/i__carry__1_n_1 ,\plusOp_inferred__2/i__carry__1_n_2 ,\plusOp_inferred__2/i__carry__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\plusOp_inferred__2/i__carry__1_n_4 ,\plusOp_inferred__2/i__carry__1_n_5 ,\plusOp_inferred__2/i__carry__1_n_6 ,\plusOp_inferred__2/i__carry__1_n_7 }),
        .S({i__carry__1_i_1__1_n_0,i__carry__1_i_2__1_n_0,i__carry__1_i_3__1_n_0,i__carry__1_i_4__1_n_0}));
  CARRY4 \plusOp_inferred__2/i__carry__2 
       (.CI(\plusOp_inferred__2/i__carry__1_n_0 ),
        .CO({\plusOp_inferred__2/i__carry__2_n_0 ,\NLW_plusOp_inferred__2/i__carry__2_CO_UNCONNECTED [2],\plusOp_inferred__2/i__carry__2_n_2 ,\plusOp_inferred__2/i__carry__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b1,1'b0,1'b0}),
        .O({\NLW_plusOp_inferred__2/i__carry__2_O_UNCONNECTED [3],p_0_in3_in,\plusOp_inferred__2/i__carry__2_n_6 ,\plusOp_inferred__2/i__carry__2_n_7 }),
        .S({1'b1,p_1_in4_in,i__carry__2_i_2__1_n_0,i__carry__2_i_3__1_n_0}));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_SDF_Stage
   (\FIFO_reg[6][0][15]_U0_SDF_stage_wrap_c_5 ,
    \FIFO_reg[6][0][14]_U0_SDF_stage_wrap_c_5 ,
    \FIFO_reg[6][0][13]_U0_SDF_stage_wrap_c_5 ,
    \FIFO_reg[6][0][12]_U0_SDF_stage_wrap_c_5 ,
    \FIFO_reg[6][0][11]_U0_SDF_stage_wrap_c_5 ,
    \FIFO_reg[6][0][10]_U0_SDF_stage_wrap_c_5 ,
    \FIFO_reg[6][0][9]_U0_SDF_stage_wrap_c_5 ,
    \FIFO_reg[6][0][8]_U0_SDF_stage_wrap_c_5 ,
    \FIFO_reg[6][0][7]_U0_SDF_stage_wrap_c_5 ,
    \FIFO_reg[6][0][6]_U0_SDF_stage_wrap_c_5 ,
    \FIFO_reg[6][0][5]_U0_SDF_stage_wrap_c_5 ,
    \FIFO_reg[6][0][4]_U0_SDF_stage_wrap_c_5 ,
    \FIFO_reg[6][0][3]_U0_SDF_stage_wrap_c_5 ,
    \FIFO_reg[6][0][2]_U0_SDF_stage_wrap_c_5 ,
    \FIFO_reg[6][0][1]_U0_SDF_stage_wrap_c_5 ,
    \FIFO_reg[6][0][0]_U0_SDF_stage_wrap_c_5 ,
    \FIFO_reg[6][1][15]_U0_SDF_stage_wrap_c_5 ,
    \FIFO_reg[6][1][14]_U0_SDF_stage_wrap_c_5 ,
    \FIFO_reg[6][1][13]_U0_SDF_stage_wrap_c_5 ,
    \FIFO_reg[6][1][12]_U0_SDF_stage_wrap_c_5 ,
    \FIFO_reg[6][1][11]_U0_SDF_stage_wrap_c_5 ,
    \FIFO_reg[6][1][10]_U0_SDF_stage_wrap_c_5 ,
    \FIFO_reg[6][1][9]_U0_SDF_stage_wrap_c_5 ,
    \FIFO_reg[6][1][8]_U0_SDF_stage_wrap_c_5 ,
    \FIFO_reg[6][1][7]_U0_SDF_stage_wrap_c_5 ,
    \FIFO_reg[6][1][6]_U0_SDF_stage_wrap_c_5 ,
    \FIFO_reg[6][1][5]_U0_SDF_stage_wrap_c_5 ,
    \FIFO_reg[6][1][4]_U0_SDF_stage_wrap_c_5 ,
    \FIFO_reg[6][1][3]_U0_SDF_stage_wrap_c_5 ,
    \FIFO_reg[6][1][2]_U0_SDF_stage_wrap_c_5 ,
    \FIFO_reg[6][1][1]_U0_SDF_stage_wrap_c_5 ,
    \FIFO_reg[6][1][0]_U0_SDF_stage_wrap_c_5 ,
    Q,
    \data_out_ppF_reg[1][15]_0 ,
    clk,
    \FIFO_reg[7][0][15] ,
    reset,
    \FIFO_reg[7][0][14] ,
    \FIFO_reg[7][0][13] ,
    \FIFO_reg[7][0][12] ,
    \FIFO_reg[7][0][11] ,
    \FIFO_reg[7][0][10] ,
    \FIFO_reg[7][0][9] ,
    \FIFO_reg[7][0][8] ,
    \FIFO_reg[7][0][7] ,
    \FIFO_reg[7][0][6] ,
    \FIFO_reg[7][0][5] ,
    \FIFO_reg[7][0][4] ,
    \FIFO_reg[7][0][3] ,
    \FIFO_reg[7][0][2] ,
    \FIFO_reg[7][0][1] ,
    \FIFO_reg[7][0][0] ,
    \FIFO_reg[7][1][15] ,
    \FIFO_reg[7][1][14] ,
    \FIFO_reg[7][1][13] ,
    \FIFO_reg[7][1][12] ,
    \FIFO_reg[7][1][11] ,
    \FIFO_reg[7][1][10] ,
    \FIFO_reg[7][1][9] ,
    \FIFO_reg[7][1][8] ,
    \FIFO_reg[7][1][7] ,
    \FIFO_reg[7][1][6] ,
    \FIFO_reg[7][1][5] ,
    \FIFO_reg[7][1][4] ,
    \FIFO_reg[7][1][3] ,
    \FIFO_reg[7][1][2] ,
    \FIFO_reg[7][1][1] ,
    \FIFO_reg[7][1][0] ,
    Re_Data_in,
    Im_Data_in,
    go_data_counter);
  output \FIFO_reg[6][0][15]_U0_SDF_stage_wrap_c_5 ;
  output \FIFO_reg[6][0][14]_U0_SDF_stage_wrap_c_5 ;
  output \FIFO_reg[6][0][13]_U0_SDF_stage_wrap_c_5 ;
  output \FIFO_reg[6][0][12]_U0_SDF_stage_wrap_c_5 ;
  output \FIFO_reg[6][0][11]_U0_SDF_stage_wrap_c_5 ;
  output \FIFO_reg[6][0][10]_U0_SDF_stage_wrap_c_5 ;
  output \FIFO_reg[6][0][9]_U0_SDF_stage_wrap_c_5 ;
  output \FIFO_reg[6][0][8]_U0_SDF_stage_wrap_c_5 ;
  output \FIFO_reg[6][0][7]_U0_SDF_stage_wrap_c_5 ;
  output \FIFO_reg[6][0][6]_U0_SDF_stage_wrap_c_5 ;
  output \FIFO_reg[6][0][5]_U0_SDF_stage_wrap_c_5 ;
  output \FIFO_reg[6][0][4]_U0_SDF_stage_wrap_c_5 ;
  output \FIFO_reg[6][0][3]_U0_SDF_stage_wrap_c_5 ;
  output \FIFO_reg[6][0][2]_U0_SDF_stage_wrap_c_5 ;
  output \FIFO_reg[6][0][1]_U0_SDF_stage_wrap_c_5 ;
  output \FIFO_reg[6][0][0]_U0_SDF_stage_wrap_c_5 ;
  output \FIFO_reg[6][1][15]_U0_SDF_stage_wrap_c_5 ;
  output \FIFO_reg[6][1][14]_U0_SDF_stage_wrap_c_5 ;
  output \FIFO_reg[6][1][13]_U0_SDF_stage_wrap_c_5 ;
  output \FIFO_reg[6][1][12]_U0_SDF_stage_wrap_c_5 ;
  output \FIFO_reg[6][1][11]_U0_SDF_stage_wrap_c_5 ;
  output \FIFO_reg[6][1][10]_U0_SDF_stage_wrap_c_5 ;
  output \FIFO_reg[6][1][9]_U0_SDF_stage_wrap_c_5 ;
  output \FIFO_reg[6][1][8]_U0_SDF_stage_wrap_c_5 ;
  output \FIFO_reg[6][1][7]_U0_SDF_stage_wrap_c_5 ;
  output \FIFO_reg[6][1][6]_U0_SDF_stage_wrap_c_5 ;
  output \FIFO_reg[6][1][5]_U0_SDF_stage_wrap_c_5 ;
  output \FIFO_reg[6][1][4]_U0_SDF_stage_wrap_c_5 ;
  output \FIFO_reg[6][1][3]_U0_SDF_stage_wrap_c_5 ;
  output \FIFO_reg[6][1][2]_U0_SDF_stage_wrap_c_5 ;
  output \FIFO_reg[6][1][1]_U0_SDF_stage_wrap_c_5 ;
  output \FIFO_reg[6][1][0]_U0_SDF_stage_wrap_c_5 ;
  output [15:0]Q;
  output [15:0]\data_out_ppF_reg[1][15]_0 ;
  input clk;
  input \FIFO_reg[7][0][15] ;
  input reset;
  input \FIFO_reg[7][0][14] ;
  input \FIFO_reg[7][0][13] ;
  input \FIFO_reg[7][0][12] ;
  input \FIFO_reg[7][0][11] ;
  input \FIFO_reg[7][0][10] ;
  input \FIFO_reg[7][0][9] ;
  input \FIFO_reg[7][0][8] ;
  input \FIFO_reg[7][0][7] ;
  input \FIFO_reg[7][0][6] ;
  input \FIFO_reg[7][0][5] ;
  input \FIFO_reg[7][0][4] ;
  input \FIFO_reg[7][0][3] ;
  input \FIFO_reg[7][0][2] ;
  input \FIFO_reg[7][0][1] ;
  input \FIFO_reg[7][0][0] ;
  input \FIFO_reg[7][1][15] ;
  input \FIFO_reg[7][1][14] ;
  input \FIFO_reg[7][1][13] ;
  input \FIFO_reg[7][1][12] ;
  input \FIFO_reg[7][1][11] ;
  input \FIFO_reg[7][1][10] ;
  input \FIFO_reg[7][1][9] ;
  input \FIFO_reg[7][1][8] ;
  input \FIFO_reg[7][1][7] ;
  input \FIFO_reg[7][1][6] ;
  input \FIFO_reg[7][1][5] ;
  input \FIFO_reg[7][1][4] ;
  input \FIFO_reg[7][1][3] ;
  input \FIFO_reg[7][1][2] ;
  input \FIFO_reg[7][1][1] ;
  input \FIFO_reg[7][1][0] ;
  input [15:0]Re_Data_in;
  input [15:0]Im_Data_in;
  input go_data_counter;

  wire [15:0]\BU_ROT[0]_9 ;
  wire [15:0]\BU_ROT[1]_8 ;
  wire [15:0]\BU_ROT_ppF_reg[0]_1 ;
  wire [15:0]\BU_ROT_ppF_reg[1]_0 ;
  wire BU_inst_n_0;
  wire BU_inst_n_1;
  wire BU_inst_n_2;
  wire BU_inst_n_3;
  wire \Data_in_ppF_reg_n_0_[0][0] ;
  wire \Data_in_ppF_reg_n_0_[0][10] ;
  wire \Data_in_ppF_reg_n_0_[0][11] ;
  wire \Data_in_ppF_reg_n_0_[0][12] ;
  wire \Data_in_ppF_reg_n_0_[0][13] ;
  wire \Data_in_ppF_reg_n_0_[0][14] ;
  wire \Data_in_ppF_reg_n_0_[0][15] ;
  wire \Data_in_ppF_reg_n_0_[0][1] ;
  wire \Data_in_ppF_reg_n_0_[0][2] ;
  wire \Data_in_ppF_reg_n_0_[0][3] ;
  wire \Data_in_ppF_reg_n_0_[0][4] ;
  wire \Data_in_ppF_reg_n_0_[0][5] ;
  wire \Data_in_ppF_reg_n_0_[0][6] ;
  wire \Data_in_ppF_reg_n_0_[0][7] ;
  wire \Data_in_ppF_reg_n_0_[0][8] ;
  wire \Data_in_ppF_reg_n_0_[0][9] ;
  wire \Data_in_ppF_reg_n_0_[1][0] ;
  wire \Data_in_ppF_reg_n_0_[1][10] ;
  wire \Data_in_ppF_reg_n_0_[1][11] ;
  wire \Data_in_ppF_reg_n_0_[1][12] ;
  wire \Data_in_ppF_reg_n_0_[1][13] ;
  wire \Data_in_ppF_reg_n_0_[1][14] ;
  wire \Data_in_ppF_reg_n_0_[1][15] ;
  wire \Data_in_ppF_reg_n_0_[1][1] ;
  wire \Data_in_ppF_reg_n_0_[1][2] ;
  wire \Data_in_ppF_reg_n_0_[1][3] ;
  wire \Data_in_ppF_reg_n_0_[1][4] ;
  wire \Data_in_ppF_reg_n_0_[1][5] ;
  wire \Data_in_ppF_reg_n_0_[1][6] ;
  wire \Data_in_ppF_reg_n_0_[1][7] ;
  wire \Data_in_ppF_reg_n_0_[1][8] ;
  wire \Data_in_ppF_reg_n_0_[1][9] ;
  wire \FIFODec_BU_reg_n_0_[0][0] ;
  wire \FIFODec_BU_reg_n_0_[0][10] ;
  wire \FIFODec_BU_reg_n_0_[0][11] ;
  wire \FIFODec_BU_reg_n_0_[0][12] ;
  wire \FIFODec_BU_reg_n_0_[0][13] ;
  wire \FIFODec_BU_reg_n_0_[0][14] ;
  wire \FIFODec_BU_reg_n_0_[0][15] ;
  wire \FIFODec_BU_reg_n_0_[0][1] ;
  wire \FIFODec_BU_reg_n_0_[0][2] ;
  wire \FIFODec_BU_reg_n_0_[0][3] ;
  wire \FIFODec_BU_reg_n_0_[0][4] ;
  wire \FIFODec_BU_reg_n_0_[0][5] ;
  wire \FIFODec_BU_reg_n_0_[0][6] ;
  wire \FIFODec_BU_reg_n_0_[0][7] ;
  wire \FIFODec_BU_reg_n_0_[0][8] ;
  wire \FIFODec_BU_reg_n_0_[0][9] ;
  wire \FIFODec_BU_reg_n_0_[1][0] ;
  wire \FIFODec_BU_reg_n_0_[1][10] ;
  wire \FIFODec_BU_reg_n_0_[1][11] ;
  wire \FIFODec_BU_reg_n_0_[1][12] ;
  wire \FIFODec_BU_reg_n_0_[1][13] ;
  wire \FIFODec_BU_reg_n_0_[1][14] ;
  wire \FIFODec_BU_reg_n_0_[1][15] ;
  wire \FIFODec_BU_reg_n_0_[1][1] ;
  wire \FIFODec_BU_reg_n_0_[1][2] ;
  wire \FIFODec_BU_reg_n_0_[1][3] ;
  wire \FIFODec_BU_reg_n_0_[1][4] ;
  wire \FIFODec_BU_reg_n_0_[1][5] ;
  wire \FIFODec_BU_reg_n_0_[1][6] ;
  wire \FIFODec_BU_reg_n_0_[1][7] ;
  wire \FIFODec_BU_reg_n_0_[1][8] ;
  wire \FIFODec_BU_reg_n_0_[1][9] ;
  wire [15:0]\FIFODec_OutMux_pp1_reg[0]_2 ;
  wire [15:0]\FIFODec_OutMux_pp1_reg[1]_5 ;
  wire [15:0]\FIFODec_OutMux_ppF_reg[0]_3 ;
  wire [15:0]\FIFODec_OutMux_ppF_reg[1]_6 ;
  wire \FIFODec_OutMux_reg_n_0_[0][0] ;
  wire \FIFODec_OutMux_reg_n_0_[0][10] ;
  wire \FIFODec_OutMux_reg_n_0_[0][11] ;
  wire \FIFODec_OutMux_reg_n_0_[0][12] ;
  wire \FIFODec_OutMux_reg_n_0_[0][13] ;
  wire \FIFODec_OutMux_reg_n_0_[0][14] ;
  wire \FIFODec_OutMux_reg_n_0_[0][15] ;
  wire \FIFODec_OutMux_reg_n_0_[0][1] ;
  wire \FIFODec_OutMux_reg_n_0_[0][2] ;
  wire \FIFODec_OutMux_reg_n_0_[0][3] ;
  wire \FIFODec_OutMux_reg_n_0_[0][4] ;
  wire \FIFODec_OutMux_reg_n_0_[0][5] ;
  wire \FIFODec_OutMux_reg_n_0_[0][6] ;
  wire \FIFODec_OutMux_reg_n_0_[0][7] ;
  wire \FIFODec_OutMux_reg_n_0_[0][8] ;
  wire \FIFODec_OutMux_reg_n_0_[0][9] ;
  wire \FIFODec_OutMux_reg_n_0_[1][0] ;
  wire \FIFODec_OutMux_reg_n_0_[1][10] ;
  wire \FIFODec_OutMux_reg_n_0_[1][11] ;
  wire \FIFODec_OutMux_reg_n_0_[1][12] ;
  wire \FIFODec_OutMux_reg_n_0_[1][13] ;
  wire \FIFODec_OutMux_reg_n_0_[1][14] ;
  wire \FIFODec_OutMux_reg_n_0_[1][15] ;
  wire \FIFODec_OutMux_reg_n_0_[1][1] ;
  wire \FIFODec_OutMux_reg_n_0_[1][2] ;
  wire \FIFODec_OutMux_reg_n_0_[1][3] ;
  wire \FIFODec_OutMux_reg_n_0_[1][4] ;
  wire \FIFODec_OutMux_reg_n_0_[1][5] ;
  wire \FIFODec_OutMux_reg_n_0_[1][6] ;
  wire \FIFODec_OutMux_reg_n_0_[1][7] ;
  wire \FIFODec_OutMux_reg_n_0_[1][8] ;
  wire \FIFODec_OutMux_reg_n_0_[1][9] ;
  wire [15:0]\FIFOMux_FIFO[0]_10 ;
  wire [15:0]\FIFOMux_FIFO[1]_11 ;
  wire \FIFO_reg[6][0][0]_U0_SDF_stage_wrap_c_5 ;
  wire \FIFO_reg[6][0][10]_U0_SDF_stage_wrap_c_5 ;
  wire \FIFO_reg[6][0][11]_U0_SDF_stage_wrap_c_5 ;
  wire \FIFO_reg[6][0][12]_U0_SDF_stage_wrap_c_5 ;
  wire \FIFO_reg[6][0][13]_U0_SDF_stage_wrap_c_5 ;
  wire \FIFO_reg[6][0][14]_U0_SDF_stage_wrap_c_5 ;
  wire \FIFO_reg[6][0][15]_U0_SDF_stage_wrap_c_5 ;
  wire \FIFO_reg[6][0][1]_U0_SDF_stage_wrap_c_5 ;
  wire \FIFO_reg[6][0][2]_U0_SDF_stage_wrap_c_5 ;
  wire \FIFO_reg[6][0][3]_U0_SDF_stage_wrap_c_5 ;
  wire \FIFO_reg[6][0][4]_U0_SDF_stage_wrap_c_5 ;
  wire \FIFO_reg[6][0][5]_U0_SDF_stage_wrap_c_5 ;
  wire \FIFO_reg[6][0][6]_U0_SDF_stage_wrap_c_5 ;
  wire \FIFO_reg[6][0][7]_U0_SDF_stage_wrap_c_5 ;
  wire \FIFO_reg[6][0][8]_U0_SDF_stage_wrap_c_5 ;
  wire \FIFO_reg[6][0][9]_U0_SDF_stage_wrap_c_5 ;
  wire \FIFO_reg[6][1][0]_U0_SDF_stage_wrap_c_5 ;
  wire \FIFO_reg[6][1][10]_U0_SDF_stage_wrap_c_5 ;
  wire \FIFO_reg[6][1][11]_U0_SDF_stage_wrap_c_5 ;
  wire \FIFO_reg[6][1][12]_U0_SDF_stage_wrap_c_5 ;
  wire \FIFO_reg[6][1][13]_U0_SDF_stage_wrap_c_5 ;
  wire \FIFO_reg[6][1][14]_U0_SDF_stage_wrap_c_5 ;
  wire \FIFO_reg[6][1][15]_U0_SDF_stage_wrap_c_5 ;
  wire \FIFO_reg[6][1][1]_U0_SDF_stage_wrap_c_5 ;
  wire \FIFO_reg[6][1][2]_U0_SDF_stage_wrap_c_5 ;
  wire \FIFO_reg[6][1][3]_U0_SDF_stage_wrap_c_5 ;
  wire \FIFO_reg[6][1][4]_U0_SDF_stage_wrap_c_5 ;
  wire \FIFO_reg[6][1][5]_U0_SDF_stage_wrap_c_5 ;
  wire \FIFO_reg[6][1][6]_U0_SDF_stage_wrap_c_5 ;
  wire \FIFO_reg[6][1][7]_U0_SDF_stage_wrap_c_5 ;
  wire \FIFO_reg[6][1][8]_U0_SDF_stage_wrap_c_5 ;
  wire \FIFO_reg[6][1][9]_U0_SDF_stage_wrap_c_5 ;
  wire \FIFO_reg[7][0][0] ;
  wire \FIFO_reg[7][0][10] ;
  wire \FIFO_reg[7][0][11] ;
  wire \FIFO_reg[7][0][12] ;
  wire \FIFO_reg[7][0][13] ;
  wire \FIFO_reg[7][0][14] ;
  wire \FIFO_reg[7][0][15] ;
  wire \FIFO_reg[7][0][1] ;
  wire \FIFO_reg[7][0][2] ;
  wire \FIFO_reg[7][0][3] ;
  wire \FIFO_reg[7][0][4] ;
  wire \FIFO_reg[7][0][5] ;
  wire \FIFO_reg[7][0][6] ;
  wire \FIFO_reg[7][0][7] ;
  wire \FIFO_reg[7][0][8] ;
  wire \FIFO_reg[7][0][9] ;
  wire \FIFO_reg[7][1][0] ;
  wire \FIFO_reg[7][1][10] ;
  wire \FIFO_reg[7][1][11] ;
  wire \FIFO_reg[7][1][12] ;
  wire \FIFO_reg[7][1][13] ;
  wire \FIFO_reg[7][1][14] ;
  wire \FIFO_reg[7][1][15] ;
  wire \FIFO_reg[7][1][1] ;
  wire \FIFO_reg[7][1][2] ;
  wire \FIFO_reg[7][1][3] ;
  wire \FIFO_reg[7][1][4] ;
  wire \FIFO_reg[7][1][5] ;
  wire \FIFO_reg[7][1][6] ;
  wire \FIFO_reg[7][1][7] ;
  wire \FIFO_reg[7][1][8] ;
  wire \FIFO_reg[7][1][9] ;
  wire [15:0]Im_Data_in;
  wire \InDec_BU_reg_n_0_[0][0] ;
  wire \InDec_BU_reg_n_0_[0][10] ;
  wire \InDec_BU_reg_n_0_[0][11] ;
  wire \InDec_BU_reg_n_0_[0][12] ;
  wire \InDec_BU_reg_n_0_[0][13] ;
  wire \InDec_BU_reg_n_0_[0][14] ;
  wire \InDec_BU_reg_n_0_[0][15] ;
  wire \InDec_BU_reg_n_0_[0][1] ;
  wire \InDec_BU_reg_n_0_[0][2] ;
  wire \InDec_BU_reg_n_0_[0][3] ;
  wire \InDec_BU_reg_n_0_[0][4] ;
  wire \InDec_BU_reg_n_0_[0][5] ;
  wire \InDec_BU_reg_n_0_[0][6] ;
  wire \InDec_BU_reg_n_0_[0][7] ;
  wire \InDec_BU_reg_n_0_[0][8] ;
  wire \InDec_BU_reg_n_0_[0][9] ;
  wire \InDec_BU_reg_n_0_[1][0] ;
  wire \InDec_BU_reg_n_0_[1][10] ;
  wire \InDec_BU_reg_n_0_[1][11] ;
  wire \InDec_BU_reg_n_0_[1][12] ;
  wire \InDec_BU_reg_n_0_[1][13] ;
  wire \InDec_BU_reg_n_0_[1][14] ;
  wire \InDec_BU_reg_n_0_[1][15] ;
  wire \InDec_BU_reg_n_0_[1][1] ;
  wire \InDec_BU_reg_n_0_[1][2] ;
  wire \InDec_BU_reg_n_0_[1][3] ;
  wire \InDec_BU_reg_n_0_[1][4] ;
  wire \InDec_BU_reg_n_0_[1][5] ;
  wire \InDec_BU_reg_n_0_[1][6] ;
  wire \InDec_BU_reg_n_0_[1][7] ;
  wire \InDec_BU_reg_n_0_[1][8] ;
  wire \InDec_BU_reg_n_0_[1][9] ;
  wire \InDec_FIFOMux_reg_n_0_[0][0] ;
  wire \InDec_FIFOMux_reg_n_0_[0][10] ;
  wire \InDec_FIFOMux_reg_n_0_[0][11] ;
  wire \InDec_FIFOMux_reg_n_0_[0][12] ;
  wire \InDec_FIFOMux_reg_n_0_[0][13] ;
  wire \InDec_FIFOMux_reg_n_0_[0][14] ;
  wire \InDec_FIFOMux_reg_n_0_[0][15] ;
  wire \InDec_FIFOMux_reg_n_0_[0][1] ;
  wire \InDec_FIFOMux_reg_n_0_[0][2] ;
  wire \InDec_FIFOMux_reg_n_0_[0][3] ;
  wire \InDec_FIFOMux_reg_n_0_[0][4] ;
  wire \InDec_FIFOMux_reg_n_0_[0][5] ;
  wire \InDec_FIFOMux_reg_n_0_[0][6] ;
  wire \InDec_FIFOMux_reg_n_0_[0][7] ;
  wire \InDec_FIFOMux_reg_n_0_[0][8] ;
  wire \InDec_FIFOMux_reg_n_0_[0][9] ;
  wire \InDec_FIFOMux_reg_n_0_[1][0] ;
  wire \InDec_FIFOMux_reg_n_0_[1][10] ;
  wire \InDec_FIFOMux_reg_n_0_[1][11] ;
  wire \InDec_FIFOMux_reg_n_0_[1][12] ;
  wire \InDec_FIFOMux_reg_n_0_[1][13] ;
  wire \InDec_FIFOMux_reg_n_0_[1][14] ;
  wire \InDec_FIFOMux_reg_n_0_[1][15] ;
  wire \InDec_FIFOMux_reg_n_0_[1][1] ;
  wire \InDec_FIFOMux_reg_n_0_[1][2] ;
  wire \InDec_FIFOMux_reg_n_0_[1][3] ;
  wire \InDec_FIFOMux_reg_n_0_[1][4] ;
  wire \InDec_FIFOMux_reg_n_0_[1][5] ;
  wire \InDec_FIFOMux_reg_n_0_[1][6] ;
  wire \InDec_FIFOMux_reg_n_0_[1][7] ;
  wire \InDec_FIFOMux_reg_n_0_[1][8] ;
  wire \InDec_FIFOMux_reg_n_0_[1][9] ;
  wire [15:0]Q;
  wire [15:0]Re_Data_in;
  wire Rotator_inst_n_0;
  wire Rotator_inst_n_1;
  wire Rotator_inst_n_10;
  wire Rotator_inst_n_11;
  wire Rotator_inst_n_12;
  wire Rotator_inst_n_13;
  wire Rotator_inst_n_14;
  wire Rotator_inst_n_15;
  wire Rotator_inst_n_16;
  wire Rotator_inst_n_17;
  wire Rotator_inst_n_18;
  wire Rotator_inst_n_19;
  wire Rotator_inst_n_2;
  wire Rotator_inst_n_20;
  wire Rotator_inst_n_21;
  wire Rotator_inst_n_22;
  wire Rotator_inst_n_23;
  wire Rotator_inst_n_24;
  wire Rotator_inst_n_25;
  wire Rotator_inst_n_26;
  wire Rotator_inst_n_27;
  wire Rotator_inst_n_28;
  wire Rotator_inst_n_29;
  wire Rotator_inst_n_3;
  wire Rotator_inst_n_30;
  wire Rotator_inst_n_31;
  wire Rotator_inst_n_4;
  wire Rotator_inst_n_5;
  wire Rotator_inst_n_6;
  wire Rotator_inst_n_7;
  wire Rotator_inst_n_8;
  wire Rotator_inst_n_9;
  wire SR_FIFO_inst_n_64;
  wire SR_FIFO_inst_n_65;
  wire SR_FIFO_inst_n_66;
  wire SR_FIFO_inst_n_67;
  wire SR_FIFO_inst_n_68;
  wire SR_FIFO_inst_n_69;
  wire SR_FIFO_inst_n_70;
  wire SR_FIFO_inst_n_71;
  wire SR_FIFO_inst_n_72;
  wire SR_FIFO_inst_n_73;
  wire SR_FIFO_inst_n_74;
  wire SR_FIFO_inst_n_75;
  wire SR_FIFO_inst_n_76;
  wire SR_FIFO_inst_n_77;
  wire [1:-6]\Twiddle_ROM[0][0]_13 ;
  wire [0:-6]\Twiddle_ROM[0][1]_12 ;
  wire clk;
  wire [3:0]data_counter;
  wire \data_counter[0]_i_1_n_0 ;
  wire \data_counter[1]_i_1_n_0 ;
  wire \data_counter[2]_i_1_n_0 ;
  wire \data_counter[3]_i_1_n_0 ;
  wire [3:0]data_counter_pp1;
  wire [3:0]data_counter_ppF;
  wire [15:0]\data_out_ppF_reg[1][15]_0 ;
  wire [15:0]dout_IM;
  wire [15:0]dout_RE;
  wire go_data_counter;
  wire gtOp_carry_i_2_n_0;
  wire halfway;
  wire halfway_pp1;
  wire halfway_pp2;
  wire halfway_ppF;
  wire halfway_reg_i_1_n_0;
  wire i__carry__2_i_1__13_n_0;
  wire i__carry__2_i_1__14_n_0;
  wire i__carry__2_i_2__10_n_0;
  wire i__carry__2_i_2__11_n_0;
  wire i__carry__2_i_3__10_n_0;
  wire i__carry__2_i_3__9_n_0;
  wire i__carry__2_i_4__0_n_0;
  wire i__carry__2_i_4_n_0;
  wire i__carry_i_2__23_n_0;
  wire i__carry_i_2_n_0;
  wire ltOp_carry_i_2_n_0;
  wire reset;

  FDCE #(
    .INIT(1'b0)) 
    \BU_ROT_ppF_reg[0][0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\BU_ROT[0]_9 [0]),
        .Q(\BU_ROT_ppF_reg[0]_1 [0]));
  FDCE #(
    .INIT(1'b0)) 
    \BU_ROT_ppF_reg[0][10] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\BU_ROT[0]_9 [10]),
        .Q(\BU_ROT_ppF_reg[0]_1 [10]));
  FDCE #(
    .INIT(1'b0)) 
    \BU_ROT_ppF_reg[0][11] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\BU_ROT[0]_9 [11]),
        .Q(\BU_ROT_ppF_reg[0]_1 [11]));
  FDCE #(
    .INIT(1'b0)) 
    \BU_ROT_ppF_reg[0][12] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\BU_ROT[0]_9 [12]),
        .Q(\BU_ROT_ppF_reg[0]_1 [12]));
  FDCE #(
    .INIT(1'b0)) 
    \BU_ROT_ppF_reg[0][13] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\BU_ROT[0]_9 [13]),
        .Q(\BU_ROT_ppF_reg[0]_1 [13]));
  FDCE #(
    .INIT(1'b0)) 
    \BU_ROT_ppF_reg[0][14] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\BU_ROT[0]_9 [14]),
        .Q(\BU_ROT_ppF_reg[0]_1 [14]));
  FDCE #(
    .INIT(1'b0)) 
    \BU_ROT_ppF_reg[0][15] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\BU_ROT[0]_9 [15]),
        .Q(\BU_ROT_ppF_reg[0]_1 [15]));
  FDCE #(
    .INIT(1'b0)) 
    \BU_ROT_ppF_reg[0][1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\BU_ROT[0]_9 [1]),
        .Q(\BU_ROT_ppF_reg[0]_1 [1]));
  FDCE #(
    .INIT(1'b0)) 
    \BU_ROT_ppF_reg[0][2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\BU_ROT[0]_9 [2]),
        .Q(\BU_ROT_ppF_reg[0]_1 [2]));
  FDCE #(
    .INIT(1'b0)) 
    \BU_ROT_ppF_reg[0][3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\BU_ROT[0]_9 [3]),
        .Q(\BU_ROT_ppF_reg[0]_1 [3]));
  FDCE #(
    .INIT(1'b0)) 
    \BU_ROT_ppF_reg[0][4] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\BU_ROT[0]_9 [4]),
        .Q(\BU_ROT_ppF_reg[0]_1 [4]));
  FDCE #(
    .INIT(1'b0)) 
    \BU_ROT_ppF_reg[0][5] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\BU_ROT[0]_9 [5]),
        .Q(\BU_ROT_ppF_reg[0]_1 [5]));
  FDCE #(
    .INIT(1'b0)) 
    \BU_ROT_ppF_reg[0][6] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\BU_ROT[0]_9 [6]),
        .Q(\BU_ROT_ppF_reg[0]_1 [6]));
  FDCE #(
    .INIT(1'b0)) 
    \BU_ROT_ppF_reg[0][7] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\BU_ROT[0]_9 [7]),
        .Q(\BU_ROT_ppF_reg[0]_1 [7]));
  FDCE #(
    .INIT(1'b0)) 
    \BU_ROT_ppF_reg[0][8] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\BU_ROT[0]_9 [8]),
        .Q(\BU_ROT_ppF_reg[0]_1 [8]));
  FDCE #(
    .INIT(1'b0)) 
    \BU_ROT_ppF_reg[0][9] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\BU_ROT[0]_9 [9]),
        .Q(\BU_ROT_ppF_reg[0]_1 [9]));
  FDCE #(
    .INIT(1'b0)) 
    \BU_ROT_ppF_reg[1][0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\BU_ROT[1]_8 [0]),
        .Q(\BU_ROT_ppF_reg[1]_0 [0]));
  FDCE #(
    .INIT(1'b0)) 
    \BU_ROT_ppF_reg[1][10] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\BU_ROT[1]_8 [10]),
        .Q(\BU_ROT_ppF_reg[1]_0 [10]));
  FDCE #(
    .INIT(1'b0)) 
    \BU_ROT_ppF_reg[1][11] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\BU_ROT[1]_8 [11]),
        .Q(\BU_ROT_ppF_reg[1]_0 [11]));
  FDCE #(
    .INIT(1'b0)) 
    \BU_ROT_ppF_reg[1][12] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\BU_ROT[1]_8 [12]),
        .Q(\BU_ROT_ppF_reg[1]_0 [12]));
  FDCE #(
    .INIT(1'b0)) 
    \BU_ROT_ppF_reg[1][13] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\BU_ROT[1]_8 [13]),
        .Q(\BU_ROT_ppF_reg[1]_0 [13]));
  FDCE #(
    .INIT(1'b0)) 
    \BU_ROT_ppF_reg[1][14] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\BU_ROT[1]_8 [14]),
        .Q(\BU_ROT_ppF_reg[1]_0 [14]));
  FDCE #(
    .INIT(1'b0)) 
    \BU_ROT_ppF_reg[1][15] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\BU_ROT[1]_8 [15]),
        .Q(\BU_ROT_ppF_reg[1]_0 [15]));
  FDCE #(
    .INIT(1'b0)) 
    \BU_ROT_ppF_reg[1][1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\BU_ROT[1]_8 [1]),
        .Q(\BU_ROT_ppF_reg[1]_0 [1]));
  FDCE #(
    .INIT(1'b0)) 
    \BU_ROT_ppF_reg[1][2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\BU_ROT[1]_8 [2]),
        .Q(\BU_ROT_ppF_reg[1]_0 [2]));
  FDCE #(
    .INIT(1'b0)) 
    \BU_ROT_ppF_reg[1][3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\BU_ROT[1]_8 [3]),
        .Q(\BU_ROT_ppF_reg[1]_0 [3]));
  FDCE #(
    .INIT(1'b0)) 
    \BU_ROT_ppF_reg[1][4] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\BU_ROT[1]_8 [4]),
        .Q(\BU_ROT_ppF_reg[1]_0 [4]));
  FDCE #(
    .INIT(1'b0)) 
    \BU_ROT_ppF_reg[1][5] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\BU_ROT[1]_8 [5]),
        .Q(\BU_ROT_ppF_reg[1]_0 [5]));
  FDCE #(
    .INIT(1'b0)) 
    \BU_ROT_ppF_reg[1][6] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\BU_ROT[1]_8 [6]),
        .Q(\BU_ROT_ppF_reg[1]_0 [6]));
  FDCE #(
    .INIT(1'b0)) 
    \BU_ROT_ppF_reg[1][7] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\BU_ROT[1]_8 [7]),
        .Q(\BU_ROT_ppF_reg[1]_0 [7]));
  FDCE #(
    .INIT(1'b0)) 
    \BU_ROT_ppF_reg[1][8] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\BU_ROT[1]_8 [8]),
        .Q(\BU_ROT_ppF_reg[1]_0 [8]));
  FDCE #(
    .INIT(1'b0)) 
    \BU_ROT_ppF_reg[1][9] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\BU_ROT[1]_8 [9]),
        .Q(\BU_ROT_ppF_reg[1]_0 [9]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_R2_BU_4 BU_inst
       (.\BU_ROT_ppF_reg[0][14] (i__carry_i_2__23_n_0),
        .\BU_ROT_ppF_reg[0][14]_0 (i__carry_i_2_n_0),
        .\BU_ROT_ppF_reg[0][15] ({\FIFODec_BU_reg_n_0_[0][15] ,\FIFODec_BU_reg_n_0_[0][11] ,\FIFODec_BU_reg_n_0_[0][10] ,\FIFODec_BU_reg_n_0_[0][9] ,\FIFODec_BU_reg_n_0_[0][8] ,\FIFODec_BU_reg_n_0_[0][7] ,\FIFODec_BU_reg_n_0_[0][6] ,\FIFODec_BU_reg_n_0_[0][5] ,\FIFODec_BU_reg_n_0_[0][4] ,\FIFODec_BU_reg_n_0_[0][3] ,\FIFODec_BU_reg_n_0_[0][2] ,\FIFODec_BU_reg_n_0_[0][1] ,\FIFODec_BU_reg_n_0_[0][0] }),
        .\BU_ROT_ppF_reg[0][15]_0 ({i__carry__2_i_1__13_n_0,i__carry__2_i_2__10_n_0,i__carry__2_i_3__9_n_0,i__carry__2_i_4_n_0}),
        .\BU_ROT_ppF_reg[1][14] (ltOp_carry_i_2_n_0),
        .\BU_ROT_ppF_reg[1][14]_0 (gtOp_carry_i_2_n_0),
        .\BU_ROT_ppF_reg[1][15] ({\InDec_BU_reg_n_0_[1][14] ,\InDec_BU_reg_n_0_[1][13] ,\InDec_BU_reg_n_0_[1][12] ,\InDec_BU_reg_n_0_[1][11] ,\InDec_BU_reg_n_0_[1][10] ,\InDec_BU_reg_n_0_[1][9] ,\InDec_BU_reg_n_0_[1][8] ,\InDec_BU_reg_n_0_[1][7] ,\InDec_BU_reg_n_0_[1][6] ,\InDec_BU_reg_n_0_[1][5] ,\InDec_BU_reg_n_0_[1][4] ,\InDec_BU_reg_n_0_[1][3] ,\InDec_BU_reg_n_0_[1][2] ,\InDec_BU_reg_n_0_[1][1] ,\InDec_BU_reg_n_0_[1][0] }),
        .\BU_ROT_ppF_reg[1][15]_0 ({\FIFODec_BU_reg_n_0_[1][15] ,\FIFODec_BU_reg_n_0_[1][11] ,\FIFODec_BU_reg_n_0_[1][10] ,\FIFODec_BU_reg_n_0_[1][9] ,\FIFODec_BU_reg_n_0_[1][8] ,\FIFODec_BU_reg_n_0_[1][7] ,\FIFODec_BU_reg_n_0_[1][6] ,\FIFODec_BU_reg_n_0_[1][5] ,\FIFODec_BU_reg_n_0_[1][4] ,\FIFODec_BU_reg_n_0_[1][3] ,\FIFODec_BU_reg_n_0_[1][2] ,\FIFODec_BU_reg_n_0_[1][1] ,\FIFODec_BU_reg_n_0_[1][0] }),
        .\BU_ROT_ppF_reg[1][15]_1 ({i__carry__2_i_1__14_n_0,i__carry__2_i_2__11_n_0,i__carry__2_i_3__10_n_0,i__carry__2_i_4__0_n_0}),
        .CO(BU_inst_n_0),
        .D(\BU_ROT[1]_8 ),
        .DI(SR_FIFO_inst_n_76),
        .\FIFOMux_FIFO[0]_10 (\FIFOMux_FIFO[0]_10 ),
        .\FIFOMux_FIFO[1]_11 (\FIFOMux_FIFO[1]_11 ),
        .\FIFO_reg[5][0][0]_srl6_U0_SDF_stage_wrap_c_4_i_1_0 (SR_FIFO_inst_n_64),
        .\FIFO_reg[5][0][0]_srl6_U0_SDF_stage_wrap_c_4_i_1_1 (SR_FIFO_inst_n_74),
        .\FIFO_reg[5][1][0]_srl6_U0_SDF_stage_wrap_c_4_i_1_0 (SR_FIFO_inst_n_65),
        .\FIFO_reg[5][1][0]_srl6_U0_SDF_stage_wrap_c_4_i_1_1 (SR_FIFO_inst_n_75),
        .\FIFO_reg[5][1][12]_srl6_U0_SDF_stage_wrap_c_4_i_1_0 (SR_FIFO_inst_n_77),
        .\FIFO_reg[5][1][12]_srl6_U0_SDF_stage_wrap_c_4_i_1_1 ({SR_FIFO_inst_n_70,SR_FIFO_inst_n_71,SR_FIFO_inst_n_72,SR_FIFO_inst_n_73}),
        .\FIFO_reg[6][0][15]_U0_SDF_stage_wrap_c_5 ({\InDec_FIFOMux_reg_n_0_[0][15] ,\InDec_FIFOMux_reg_n_0_[0][14] ,\InDec_FIFOMux_reg_n_0_[0][13] ,\InDec_FIFOMux_reg_n_0_[0][12] ,\InDec_FIFOMux_reg_n_0_[0][11] ,\InDec_FIFOMux_reg_n_0_[0][10] ,\InDec_FIFOMux_reg_n_0_[0][9] ,\InDec_FIFOMux_reg_n_0_[0][8] ,\InDec_FIFOMux_reg_n_0_[0][7] ,\InDec_FIFOMux_reg_n_0_[0][6] ,\InDec_FIFOMux_reg_n_0_[0][5] ,\InDec_FIFOMux_reg_n_0_[0][4] ,\InDec_FIFOMux_reg_n_0_[0][3] ,\InDec_FIFOMux_reg_n_0_[0][2] ,\InDec_FIFOMux_reg_n_0_[0][1] ,\InDec_FIFOMux_reg_n_0_[0][0] }),
        .\FIFO_reg[6][1][15]_U0_SDF_stage_wrap_c_5 ({\InDec_FIFOMux_reg_n_0_[1][15] ,\InDec_FIFOMux_reg_n_0_[1][14] ,\InDec_FIFOMux_reg_n_0_[1][13] ,\InDec_FIFOMux_reg_n_0_[1][12] ,\InDec_FIFOMux_reg_n_0_[1][11] ,\InDec_FIFOMux_reg_n_0_[1][10] ,\InDec_FIFOMux_reg_n_0_[1][9] ,\InDec_FIFOMux_reg_n_0_[1][8] ,\InDec_FIFOMux_reg_n_0_[1][7] ,\InDec_FIFOMux_reg_n_0_[1][6] ,\InDec_FIFOMux_reg_n_0_[1][5] ,\InDec_FIFOMux_reg_n_0_[1][4] ,\InDec_FIFOMux_reg_n_0_[1][3] ,\InDec_FIFOMux_reg_n_0_[1][2] ,\InDec_FIFOMux_reg_n_0_[1][1] ,\InDec_FIFOMux_reg_n_0_[1][0] }),
        .Q({\InDec_BU_reg_n_0_[0][14] ,\InDec_BU_reg_n_0_[0][13] ,\InDec_BU_reg_n_0_[0][12] ,\InDec_BU_reg_n_0_[0][11] ,\InDec_BU_reg_n_0_[0][10] ,\InDec_BU_reg_n_0_[0][9] ,\InDec_BU_reg_n_0_[0][8] ,\InDec_BU_reg_n_0_[0][7] ,\InDec_BU_reg_n_0_[0][6] ,\InDec_BU_reg_n_0_[0][5] ,\InDec_BU_reg_n_0_[0][4] ,\InDec_BU_reg_n_0_[0][3] ,\InDec_BU_reg_n_0_[0][2] ,\InDec_BU_reg_n_0_[0][1] ,\InDec_BU_reg_n_0_[0][0] }),
        .S({SR_FIFO_inst_n_66,SR_FIFO_inst_n_67,SR_FIFO_inst_n_68,SR_FIFO_inst_n_69}),
        .\arg_inferred__0/i__carry__2_0 (BU_inst_n_1),
        .\arg_inferred__1/i__carry__2_0 (BU_inst_n_2),
        .\arg_inferred__2/i__carry__2_0 (BU_inst_n_3),
        .halfway_pp1(halfway_pp1),
        .reset(reset),
        .reset_0(\BU_ROT[0]_9 ));
  FDCE #(
    .INIT(1'b0)) 
    \Data_in_ppF_reg[0][0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Re_Data_in[0]),
        .Q(\Data_in_ppF_reg_n_0_[0][0] ));
  FDCE #(
    .INIT(1'b0)) 
    \Data_in_ppF_reg[0][10] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Re_Data_in[10]),
        .Q(\Data_in_ppF_reg_n_0_[0][10] ));
  FDCE #(
    .INIT(1'b0)) 
    \Data_in_ppF_reg[0][11] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Re_Data_in[11]),
        .Q(\Data_in_ppF_reg_n_0_[0][11] ));
  FDCE #(
    .INIT(1'b0)) 
    \Data_in_ppF_reg[0][12] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Re_Data_in[12]),
        .Q(\Data_in_ppF_reg_n_0_[0][12] ));
  FDCE #(
    .INIT(1'b0)) 
    \Data_in_ppF_reg[0][13] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Re_Data_in[13]),
        .Q(\Data_in_ppF_reg_n_0_[0][13] ));
  FDCE #(
    .INIT(1'b0)) 
    \Data_in_ppF_reg[0][14] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Re_Data_in[14]),
        .Q(\Data_in_ppF_reg_n_0_[0][14] ));
  FDCE #(
    .INIT(1'b0)) 
    \Data_in_ppF_reg[0][15] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Re_Data_in[15]),
        .Q(\Data_in_ppF_reg_n_0_[0][15] ));
  FDCE #(
    .INIT(1'b0)) 
    \Data_in_ppF_reg[0][1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Re_Data_in[1]),
        .Q(\Data_in_ppF_reg_n_0_[0][1] ));
  FDCE #(
    .INIT(1'b0)) 
    \Data_in_ppF_reg[0][2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Re_Data_in[2]),
        .Q(\Data_in_ppF_reg_n_0_[0][2] ));
  FDCE #(
    .INIT(1'b0)) 
    \Data_in_ppF_reg[0][3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Re_Data_in[3]),
        .Q(\Data_in_ppF_reg_n_0_[0][3] ));
  FDCE #(
    .INIT(1'b0)) 
    \Data_in_ppF_reg[0][4] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Re_Data_in[4]),
        .Q(\Data_in_ppF_reg_n_0_[0][4] ));
  FDCE #(
    .INIT(1'b0)) 
    \Data_in_ppF_reg[0][5] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Re_Data_in[5]),
        .Q(\Data_in_ppF_reg_n_0_[0][5] ));
  FDCE #(
    .INIT(1'b0)) 
    \Data_in_ppF_reg[0][6] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Re_Data_in[6]),
        .Q(\Data_in_ppF_reg_n_0_[0][6] ));
  FDCE #(
    .INIT(1'b0)) 
    \Data_in_ppF_reg[0][7] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Re_Data_in[7]),
        .Q(\Data_in_ppF_reg_n_0_[0][7] ));
  FDCE #(
    .INIT(1'b0)) 
    \Data_in_ppF_reg[0][8] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Re_Data_in[8]),
        .Q(\Data_in_ppF_reg_n_0_[0][8] ));
  FDCE #(
    .INIT(1'b0)) 
    \Data_in_ppF_reg[0][9] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Re_Data_in[9]),
        .Q(\Data_in_ppF_reg_n_0_[0][9] ));
  FDCE #(
    .INIT(1'b0)) 
    \Data_in_ppF_reg[1][0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Im_Data_in[0]),
        .Q(\Data_in_ppF_reg_n_0_[1][0] ));
  FDCE #(
    .INIT(1'b0)) 
    \Data_in_ppF_reg[1][10] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Im_Data_in[10]),
        .Q(\Data_in_ppF_reg_n_0_[1][10] ));
  FDCE #(
    .INIT(1'b0)) 
    \Data_in_ppF_reg[1][11] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Im_Data_in[11]),
        .Q(\Data_in_ppF_reg_n_0_[1][11] ));
  FDCE #(
    .INIT(1'b0)) 
    \Data_in_ppF_reg[1][12] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Im_Data_in[12]),
        .Q(\Data_in_ppF_reg_n_0_[1][12] ));
  FDCE #(
    .INIT(1'b0)) 
    \Data_in_ppF_reg[1][13] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Im_Data_in[13]),
        .Q(\Data_in_ppF_reg_n_0_[1][13] ));
  FDCE #(
    .INIT(1'b0)) 
    \Data_in_ppF_reg[1][14] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Im_Data_in[14]),
        .Q(\Data_in_ppF_reg_n_0_[1][14] ));
  FDCE #(
    .INIT(1'b0)) 
    \Data_in_ppF_reg[1][15] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Im_Data_in[15]),
        .Q(\Data_in_ppF_reg_n_0_[1][15] ));
  FDCE #(
    .INIT(1'b0)) 
    \Data_in_ppF_reg[1][1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Im_Data_in[1]),
        .Q(\Data_in_ppF_reg_n_0_[1][1] ));
  FDCE #(
    .INIT(1'b0)) 
    \Data_in_ppF_reg[1][2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Im_Data_in[2]),
        .Q(\Data_in_ppF_reg_n_0_[1][2] ));
  FDCE #(
    .INIT(1'b0)) 
    \Data_in_ppF_reg[1][3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Im_Data_in[3]),
        .Q(\Data_in_ppF_reg_n_0_[1][3] ));
  FDCE #(
    .INIT(1'b0)) 
    \Data_in_ppF_reg[1][4] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Im_Data_in[4]),
        .Q(\Data_in_ppF_reg_n_0_[1][4] ));
  FDCE #(
    .INIT(1'b0)) 
    \Data_in_ppF_reg[1][5] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Im_Data_in[5]),
        .Q(\Data_in_ppF_reg_n_0_[1][5] ));
  FDCE #(
    .INIT(1'b0)) 
    \Data_in_ppF_reg[1][6] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Im_Data_in[6]),
        .Q(\Data_in_ppF_reg_n_0_[1][6] ));
  FDCE #(
    .INIT(1'b0)) 
    \Data_in_ppF_reg[1][7] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Im_Data_in[7]),
        .Q(\Data_in_ppF_reg_n_0_[1][7] ));
  FDCE #(
    .INIT(1'b0)) 
    \Data_in_ppF_reg[1][8] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Im_Data_in[8]),
        .Q(\Data_in_ppF_reg_n_0_[1][8] ));
  FDCE #(
    .INIT(1'b0)) 
    \Data_in_ppF_reg[1][9] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Im_Data_in[9]),
        .Q(\Data_in_ppF_reg_n_0_[1][9] ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \FIFODec_BU_reg[0][0] 
       (.CLR(1'b0),
        .D(dout_RE[0]),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\FIFODec_BU_reg_n_0_[0][0] ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \FIFODec_BU_reg[0][10] 
       (.CLR(1'b0),
        .D(dout_RE[10]),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\FIFODec_BU_reg_n_0_[0][10] ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \FIFODec_BU_reg[0][11] 
       (.CLR(1'b0),
        .D(dout_RE[11]),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\FIFODec_BU_reg_n_0_[0][11] ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \FIFODec_BU_reg[0][12] 
       (.CLR(1'b0),
        .D(dout_RE[12]),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\FIFODec_BU_reg_n_0_[0][12] ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \FIFODec_BU_reg[0][13] 
       (.CLR(1'b0),
        .D(dout_RE[13]),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\FIFODec_BU_reg_n_0_[0][13] ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \FIFODec_BU_reg[0][14] 
       (.CLR(1'b0),
        .D(dout_RE[14]),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\FIFODec_BU_reg_n_0_[0][14] ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \FIFODec_BU_reg[0][15] 
       (.CLR(1'b0),
        .D(dout_RE[15]),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\FIFODec_BU_reg_n_0_[0][15] ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \FIFODec_BU_reg[0][1] 
       (.CLR(1'b0),
        .D(dout_RE[1]),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\FIFODec_BU_reg_n_0_[0][1] ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \FIFODec_BU_reg[0][2] 
       (.CLR(1'b0),
        .D(dout_RE[2]),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\FIFODec_BU_reg_n_0_[0][2] ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \FIFODec_BU_reg[0][3] 
       (.CLR(1'b0),
        .D(dout_RE[3]),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\FIFODec_BU_reg_n_0_[0][3] ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \FIFODec_BU_reg[0][4] 
       (.CLR(1'b0),
        .D(dout_RE[4]),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\FIFODec_BU_reg_n_0_[0][4] ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \FIFODec_BU_reg[0][5] 
       (.CLR(1'b0),
        .D(dout_RE[5]),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\FIFODec_BU_reg_n_0_[0][5] ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \FIFODec_BU_reg[0][6] 
       (.CLR(1'b0),
        .D(dout_RE[6]),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\FIFODec_BU_reg_n_0_[0][6] ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \FIFODec_BU_reg[0][7] 
       (.CLR(1'b0),
        .D(dout_RE[7]),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\FIFODec_BU_reg_n_0_[0][7] ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \FIFODec_BU_reg[0][8] 
       (.CLR(1'b0),
        .D(dout_RE[8]),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\FIFODec_BU_reg_n_0_[0][8] ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \FIFODec_BU_reg[0][9] 
       (.CLR(1'b0),
        .D(dout_RE[9]),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\FIFODec_BU_reg_n_0_[0][9] ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \FIFODec_BU_reg[1][0] 
       (.CLR(1'b0),
        .D(dout_IM[0]),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\FIFODec_BU_reg_n_0_[1][0] ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \FIFODec_BU_reg[1][10] 
       (.CLR(1'b0),
        .D(dout_IM[10]),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\FIFODec_BU_reg_n_0_[1][10] ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \FIFODec_BU_reg[1][11] 
       (.CLR(1'b0),
        .D(dout_IM[11]),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\FIFODec_BU_reg_n_0_[1][11] ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \FIFODec_BU_reg[1][12] 
       (.CLR(1'b0),
        .D(dout_IM[12]),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\FIFODec_BU_reg_n_0_[1][12] ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \FIFODec_BU_reg[1][13] 
       (.CLR(1'b0),
        .D(dout_IM[13]),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\FIFODec_BU_reg_n_0_[1][13] ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \FIFODec_BU_reg[1][14] 
       (.CLR(1'b0),
        .D(dout_IM[14]),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\FIFODec_BU_reg_n_0_[1][14] ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \FIFODec_BU_reg[1][15] 
       (.CLR(1'b0),
        .D(dout_IM[15]),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\FIFODec_BU_reg_n_0_[1][15] ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \FIFODec_BU_reg[1][1] 
       (.CLR(1'b0),
        .D(dout_IM[1]),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\FIFODec_BU_reg_n_0_[1][1] ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \FIFODec_BU_reg[1][2] 
       (.CLR(1'b0),
        .D(dout_IM[2]),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\FIFODec_BU_reg_n_0_[1][2] ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \FIFODec_BU_reg[1][3] 
       (.CLR(1'b0),
        .D(dout_IM[3]),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\FIFODec_BU_reg_n_0_[1][3] ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \FIFODec_BU_reg[1][4] 
       (.CLR(1'b0),
        .D(dout_IM[4]),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\FIFODec_BU_reg_n_0_[1][4] ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \FIFODec_BU_reg[1][5] 
       (.CLR(1'b0),
        .D(dout_IM[5]),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\FIFODec_BU_reg_n_0_[1][5] ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \FIFODec_BU_reg[1][6] 
       (.CLR(1'b0),
        .D(dout_IM[6]),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\FIFODec_BU_reg_n_0_[1][6] ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \FIFODec_BU_reg[1][7] 
       (.CLR(1'b0),
        .D(dout_IM[7]),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\FIFODec_BU_reg_n_0_[1][7] ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \FIFODec_BU_reg[1][8] 
       (.CLR(1'b0),
        .D(dout_IM[8]),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\FIFODec_BU_reg_n_0_[1][8] ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \FIFODec_BU_reg[1][9] 
       (.CLR(1'b0),
        .D(dout_IM[9]),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\FIFODec_BU_reg_n_0_[1][9] ));
  FDCE #(
    .INIT(1'b0)) 
    \FIFODec_OutMux_pp1_reg[0][0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\FIFODec_OutMux_reg_n_0_[0][0] ),
        .Q(\FIFODec_OutMux_pp1_reg[0]_2 [0]));
  FDCE #(
    .INIT(1'b0)) 
    \FIFODec_OutMux_pp1_reg[0][10] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\FIFODec_OutMux_reg_n_0_[0][10] ),
        .Q(\FIFODec_OutMux_pp1_reg[0]_2 [10]));
  FDCE #(
    .INIT(1'b0)) 
    \FIFODec_OutMux_pp1_reg[0][11] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\FIFODec_OutMux_reg_n_0_[0][11] ),
        .Q(\FIFODec_OutMux_pp1_reg[0]_2 [11]));
  FDCE #(
    .INIT(1'b0)) 
    \FIFODec_OutMux_pp1_reg[0][12] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\FIFODec_OutMux_reg_n_0_[0][12] ),
        .Q(\FIFODec_OutMux_pp1_reg[0]_2 [12]));
  FDCE #(
    .INIT(1'b0)) 
    \FIFODec_OutMux_pp1_reg[0][13] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\FIFODec_OutMux_reg_n_0_[0][13] ),
        .Q(\FIFODec_OutMux_pp1_reg[0]_2 [13]));
  FDCE #(
    .INIT(1'b0)) 
    \FIFODec_OutMux_pp1_reg[0][14] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\FIFODec_OutMux_reg_n_0_[0][14] ),
        .Q(\FIFODec_OutMux_pp1_reg[0]_2 [14]));
  FDCE #(
    .INIT(1'b0)) 
    \FIFODec_OutMux_pp1_reg[0][15] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\FIFODec_OutMux_reg_n_0_[0][15] ),
        .Q(\FIFODec_OutMux_pp1_reg[0]_2 [15]));
  FDCE #(
    .INIT(1'b0)) 
    \FIFODec_OutMux_pp1_reg[0][1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\FIFODec_OutMux_reg_n_0_[0][1] ),
        .Q(\FIFODec_OutMux_pp1_reg[0]_2 [1]));
  FDCE #(
    .INIT(1'b0)) 
    \FIFODec_OutMux_pp1_reg[0][2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\FIFODec_OutMux_reg_n_0_[0][2] ),
        .Q(\FIFODec_OutMux_pp1_reg[0]_2 [2]));
  FDCE #(
    .INIT(1'b0)) 
    \FIFODec_OutMux_pp1_reg[0][3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\FIFODec_OutMux_reg_n_0_[0][3] ),
        .Q(\FIFODec_OutMux_pp1_reg[0]_2 [3]));
  FDCE #(
    .INIT(1'b0)) 
    \FIFODec_OutMux_pp1_reg[0][4] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\FIFODec_OutMux_reg_n_0_[0][4] ),
        .Q(\FIFODec_OutMux_pp1_reg[0]_2 [4]));
  FDCE #(
    .INIT(1'b0)) 
    \FIFODec_OutMux_pp1_reg[0][5] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\FIFODec_OutMux_reg_n_0_[0][5] ),
        .Q(\FIFODec_OutMux_pp1_reg[0]_2 [5]));
  FDCE #(
    .INIT(1'b0)) 
    \FIFODec_OutMux_pp1_reg[0][6] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\FIFODec_OutMux_reg_n_0_[0][6] ),
        .Q(\FIFODec_OutMux_pp1_reg[0]_2 [6]));
  FDCE #(
    .INIT(1'b0)) 
    \FIFODec_OutMux_pp1_reg[0][7] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\FIFODec_OutMux_reg_n_0_[0][7] ),
        .Q(\FIFODec_OutMux_pp1_reg[0]_2 [7]));
  FDCE #(
    .INIT(1'b0)) 
    \FIFODec_OutMux_pp1_reg[0][8] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\FIFODec_OutMux_reg_n_0_[0][8] ),
        .Q(\FIFODec_OutMux_pp1_reg[0]_2 [8]));
  FDCE #(
    .INIT(1'b0)) 
    \FIFODec_OutMux_pp1_reg[0][9] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\FIFODec_OutMux_reg_n_0_[0][9] ),
        .Q(\FIFODec_OutMux_pp1_reg[0]_2 [9]));
  FDCE #(
    .INIT(1'b0)) 
    \FIFODec_OutMux_pp1_reg[1][0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\FIFODec_OutMux_reg_n_0_[1][0] ),
        .Q(\FIFODec_OutMux_pp1_reg[1]_5 [0]));
  FDCE #(
    .INIT(1'b0)) 
    \FIFODec_OutMux_pp1_reg[1][10] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\FIFODec_OutMux_reg_n_0_[1][10] ),
        .Q(\FIFODec_OutMux_pp1_reg[1]_5 [10]));
  FDCE #(
    .INIT(1'b0)) 
    \FIFODec_OutMux_pp1_reg[1][11] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\FIFODec_OutMux_reg_n_0_[1][11] ),
        .Q(\FIFODec_OutMux_pp1_reg[1]_5 [11]));
  FDCE #(
    .INIT(1'b0)) 
    \FIFODec_OutMux_pp1_reg[1][12] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\FIFODec_OutMux_reg_n_0_[1][12] ),
        .Q(\FIFODec_OutMux_pp1_reg[1]_5 [12]));
  FDCE #(
    .INIT(1'b0)) 
    \FIFODec_OutMux_pp1_reg[1][13] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\FIFODec_OutMux_reg_n_0_[1][13] ),
        .Q(\FIFODec_OutMux_pp1_reg[1]_5 [13]));
  FDCE #(
    .INIT(1'b0)) 
    \FIFODec_OutMux_pp1_reg[1][14] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\FIFODec_OutMux_reg_n_0_[1][14] ),
        .Q(\FIFODec_OutMux_pp1_reg[1]_5 [14]));
  FDCE #(
    .INIT(1'b0)) 
    \FIFODec_OutMux_pp1_reg[1][15] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\FIFODec_OutMux_reg_n_0_[1][15] ),
        .Q(\FIFODec_OutMux_pp1_reg[1]_5 [15]));
  FDCE #(
    .INIT(1'b0)) 
    \FIFODec_OutMux_pp1_reg[1][1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\FIFODec_OutMux_reg_n_0_[1][1] ),
        .Q(\FIFODec_OutMux_pp1_reg[1]_5 [1]));
  FDCE #(
    .INIT(1'b0)) 
    \FIFODec_OutMux_pp1_reg[1][2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\FIFODec_OutMux_reg_n_0_[1][2] ),
        .Q(\FIFODec_OutMux_pp1_reg[1]_5 [2]));
  FDCE #(
    .INIT(1'b0)) 
    \FIFODec_OutMux_pp1_reg[1][3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\FIFODec_OutMux_reg_n_0_[1][3] ),
        .Q(\FIFODec_OutMux_pp1_reg[1]_5 [3]));
  FDCE #(
    .INIT(1'b0)) 
    \FIFODec_OutMux_pp1_reg[1][4] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\FIFODec_OutMux_reg_n_0_[1][4] ),
        .Q(\FIFODec_OutMux_pp1_reg[1]_5 [4]));
  FDCE #(
    .INIT(1'b0)) 
    \FIFODec_OutMux_pp1_reg[1][5] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\FIFODec_OutMux_reg_n_0_[1][5] ),
        .Q(\FIFODec_OutMux_pp1_reg[1]_5 [5]));
  FDCE #(
    .INIT(1'b0)) 
    \FIFODec_OutMux_pp1_reg[1][6] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\FIFODec_OutMux_reg_n_0_[1][6] ),
        .Q(\FIFODec_OutMux_pp1_reg[1]_5 [6]));
  FDCE #(
    .INIT(1'b0)) 
    \FIFODec_OutMux_pp1_reg[1][7] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\FIFODec_OutMux_reg_n_0_[1][7] ),
        .Q(\FIFODec_OutMux_pp1_reg[1]_5 [7]));
  FDCE #(
    .INIT(1'b0)) 
    \FIFODec_OutMux_pp1_reg[1][8] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\FIFODec_OutMux_reg_n_0_[1][8] ),
        .Q(\FIFODec_OutMux_pp1_reg[1]_5 [8]));
  FDCE #(
    .INIT(1'b0)) 
    \FIFODec_OutMux_pp1_reg[1][9] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\FIFODec_OutMux_reg_n_0_[1][9] ),
        .Q(\FIFODec_OutMux_pp1_reg[1]_5 [9]));
  FDCE #(
    .INIT(1'b0)) 
    \FIFODec_OutMux_ppF_reg[0][0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\FIFODec_OutMux_pp1_reg[0]_2 [0]),
        .Q(\FIFODec_OutMux_ppF_reg[0]_3 [0]));
  FDCE #(
    .INIT(1'b0)) 
    \FIFODec_OutMux_ppF_reg[0][10] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\FIFODec_OutMux_pp1_reg[0]_2 [10]),
        .Q(\FIFODec_OutMux_ppF_reg[0]_3 [10]));
  FDCE #(
    .INIT(1'b0)) 
    \FIFODec_OutMux_ppF_reg[0][11] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\FIFODec_OutMux_pp1_reg[0]_2 [11]),
        .Q(\FIFODec_OutMux_ppF_reg[0]_3 [11]));
  FDCE #(
    .INIT(1'b0)) 
    \FIFODec_OutMux_ppF_reg[0][12] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\FIFODec_OutMux_pp1_reg[0]_2 [12]),
        .Q(\FIFODec_OutMux_ppF_reg[0]_3 [12]));
  FDCE #(
    .INIT(1'b0)) 
    \FIFODec_OutMux_ppF_reg[0][13] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\FIFODec_OutMux_pp1_reg[0]_2 [13]),
        .Q(\FIFODec_OutMux_ppF_reg[0]_3 [13]));
  FDCE #(
    .INIT(1'b0)) 
    \FIFODec_OutMux_ppF_reg[0][14] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\FIFODec_OutMux_pp1_reg[0]_2 [14]),
        .Q(\FIFODec_OutMux_ppF_reg[0]_3 [14]));
  FDCE #(
    .INIT(1'b0)) 
    \FIFODec_OutMux_ppF_reg[0][15] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\FIFODec_OutMux_pp1_reg[0]_2 [15]),
        .Q(\FIFODec_OutMux_ppF_reg[0]_3 [15]));
  FDCE #(
    .INIT(1'b0)) 
    \FIFODec_OutMux_ppF_reg[0][1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\FIFODec_OutMux_pp1_reg[0]_2 [1]),
        .Q(\FIFODec_OutMux_ppF_reg[0]_3 [1]));
  FDCE #(
    .INIT(1'b0)) 
    \FIFODec_OutMux_ppF_reg[0][2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\FIFODec_OutMux_pp1_reg[0]_2 [2]),
        .Q(\FIFODec_OutMux_ppF_reg[0]_3 [2]));
  FDCE #(
    .INIT(1'b0)) 
    \FIFODec_OutMux_ppF_reg[0][3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\FIFODec_OutMux_pp1_reg[0]_2 [3]),
        .Q(\FIFODec_OutMux_ppF_reg[0]_3 [3]));
  FDCE #(
    .INIT(1'b0)) 
    \FIFODec_OutMux_ppF_reg[0][4] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\FIFODec_OutMux_pp1_reg[0]_2 [4]),
        .Q(\FIFODec_OutMux_ppF_reg[0]_3 [4]));
  FDCE #(
    .INIT(1'b0)) 
    \FIFODec_OutMux_ppF_reg[0][5] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\FIFODec_OutMux_pp1_reg[0]_2 [5]),
        .Q(\FIFODec_OutMux_ppF_reg[0]_3 [5]));
  FDCE #(
    .INIT(1'b0)) 
    \FIFODec_OutMux_ppF_reg[0][6] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\FIFODec_OutMux_pp1_reg[0]_2 [6]),
        .Q(\FIFODec_OutMux_ppF_reg[0]_3 [6]));
  FDCE #(
    .INIT(1'b0)) 
    \FIFODec_OutMux_ppF_reg[0][7] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\FIFODec_OutMux_pp1_reg[0]_2 [7]),
        .Q(\FIFODec_OutMux_ppF_reg[0]_3 [7]));
  FDCE #(
    .INIT(1'b0)) 
    \FIFODec_OutMux_ppF_reg[0][8] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\FIFODec_OutMux_pp1_reg[0]_2 [8]),
        .Q(\FIFODec_OutMux_ppF_reg[0]_3 [8]));
  FDCE #(
    .INIT(1'b0)) 
    \FIFODec_OutMux_ppF_reg[0][9] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\FIFODec_OutMux_pp1_reg[0]_2 [9]),
        .Q(\FIFODec_OutMux_ppF_reg[0]_3 [9]));
  FDCE #(
    .INIT(1'b0)) 
    \FIFODec_OutMux_ppF_reg[1][0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\FIFODec_OutMux_pp1_reg[1]_5 [0]),
        .Q(\FIFODec_OutMux_ppF_reg[1]_6 [0]));
  FDCE #(
    .INIT(1'b0)) 
    \FIFODec_OutMux_ppF_reg[1][10] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\FIFODec_OutMux_pp1_reg[1]_5 [10]),
        .Q(\FIFODec_OutMux_ppF_reg[1]_6 [10]));
  FDCE #(
    .INIT(1'b0)) 
    \FIFODec_OutMux_ppF_reg[1][11] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\FIFODec_OutMux_pp1_reg[1]_5 [11]),
        .Q(\FIFODec_OutMux_ppF_reg[1]_6 [11]));
  FDCE #(
    .INIT(1'b0)) 
    \FIFODec_OutMux_ppF_reg[1][12] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\FIFODec_OutMux_pp1_reg[1]_5 [12]),
        .Q(\FIFODec_OutMux_ppF_reg[1]_6 [12]));
  FDCE #(
    .INIT(1'b0)) 
    \FIFODec_OutMux_ppF_reg[1][13] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\FIFODec_OutMux_pp1_reg[1]_5 [13]),
        .Q(\FIFODec_OutMux_ppF_reg[1]_6 [13]));
  FDCE #(
    .INIT(1'b0)) 
    \FIFODec_OutMux_ppF_reg[1][14] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\FIFODec_OutMux_pp1_reg[1]_5 [14]),
        .Q(\FIFODec_OutMux_ppF_reg[1]_6 [14]));
  FDCE #(
    .INIT(1'b0)) 
    \FIFODec_OutMux_ppF_reg[1][15] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\FIFODec_OutMux_pp1_reg[1]_5 [15]),
        .Q(\FIFODec_OutMux_ppF_reg[1]_6 [15]));
  FDCE #(
    .INIT(1'b0)) 
    \FIFODec_OutMux_ppF_reg[1][1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\FIFODec_OutMux_pp1_reg[1]_5 [1]),
        .Q(\FIFODec_OutMux_ppF_reg[1]_6 [1]));
  FDCE #(
    .INIT(1'b0)) 
    \FIFODec_OutMux_ppF_reg[1][2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\FIFODec_OutMux_pp1_reg[1]_5 [2]),
        .Q(\FIFODec_OutMux_ppF_reg[1]_6 [2]));
  FDCE #(
    .INIT(1'b0)) 
    \FIFODec_OutMux_ppF_reg[1][3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\FIFODec_OutMux_pp1_reg[1]_5 [3]),
        .Q(\FIFODec_OutMux_ppF_reg[1]_6 [3]));
  FDCE #(
    .INIT(1'b0)) 
    \FIFODec_OutMux_ppF_reg[1][4] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\FIFODec_OutMux_pp1_reg[1]_5 [4]),
        .Q(\FIFODec_OutMux_ppF_reg[1]_6 [4]));
  FDCE #(
    .INIT(1'b0)) 
    \FIFODec_OutMux_ppF_reg[1][5] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\FIFODec_OutMux_pp1_reg[1]_5 [5]),
        .Q(\FIFODec_OutMux_ppF_reg[1]_6 [5]));
  FDCE #(
    .INIT(1'b0)) 
    \FIFODec_OutMux_ppF_reg[1][6] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\FIFODec_OutMux_pp1_reg[1]_5 [6]),
        .Q(\FIFODec_OutMux_ppF_reg[1]_6 [6]));
  FDCE #(
    .INIT(1'b0)) 
    \FIFODec_OutMux_ppF_reg[1][7] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\FIFODec_OutMux_pp1_reg[1]_5 [7]),
        .Q(\FIFODec_OutMux_ppF_reg[1]_6 [7]));
  FDCE #(
    .INIT(1'b0)) 
    \FIFODec_OutMux_ppF_reg[1][8] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\FIFODec_OutMux_pp1_reg[1]_5 [8]),
        .Q(\FIFODec_OutMux_ppF_reg[1]_6 [8]));
  FDCE #(
    .INIT(1'b0)) 
    \FIFODec_OutMux_ppF_reg[1][9] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\FIFODec_OutMux_pp1_reg[1]_5 [9]),
        .Q(\FIFODec_OutMux_ppF_reg[1]_6 [9]));
  (* OPT_MODIFIED = "MLO" *) 
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0),
    .IS_G_INVERTED(1'b1)) 
    \FIFODec_OutMux_reg[0][0] 
       (.CLR(1'b0),
        .D(dout_RE[0]),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\FIFODec_OutMux_reg_n_0_[0][0] ));
  (* OPT_MODIFIED = "MLO" *) 
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0),
    .IS_G_INVERTED(1'b1)) 
    \FIFODec_OutMux_reg[0][10] 
       (.CLR(1'b0),
        .D(dout_RE[10]),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\FIFODec_OutMux_reg_n_0_[0][10] ));
  (* OPT_MODIFIED = "MLO" *) 
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0),
    .IS_G_INVERTED(1'b1)) 
    \FIFODec_OutMux_reg[0][11] 
       (.CLR(1'b0),
        .D(dout_RE[11]),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\FIFODec_OutMux_reg_n_0_[0][11] ));
  (* OPT_MODIFIED = "MLO" *) 
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0),
    .IS_G_INVERTED(1'b1)) 
    \FIFODec_OutMux_reg[0][12] 
       (.CLR(1'b0),
        .D(dout_RE[12]),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\FIFODec_OutMux_reg_n_0_[0][12] ));
  (* OPT_MODIFIED = "MLO" *) 
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0),
    .IS_G_INVERTED(1'b1)) 
    \FIFODec_OutMux_reg[0][13] 
       (.CLR(1'b0),
        .D(dout_RE[13]),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\FIFODec_OutMux_reg_n_0_[0][13] ));
  (* OPT_MODIFIED = "MLO" *) 
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0),
    .IS_G_INVERTED(1'b1)) 
    \FIFODec_OutMux_reg[0][14] 
       (.CLR(1'b0),
        .D(dout_RE[14]),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\FIFODec_OutMux_reg_n_0_[0][14] ));
  (* OPT_MODIFIED = "MLO" *) 
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0),
    .IS_G_INVERTED(1'b1)) 
    \FIFODec_OutMux_reg[0][15] 
       (.CLR(1'b0),
        .D(dout_RE[15]),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\FIFODec_OutMux_reg_n_0_[0][15] ));
  (* OPT_MODIFIED = "MLO" *) 
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0),
    .IS_G_INVERTED(1'b1)) 
    \FIFODec_OutMux_reg[0][1] 
       (.CLR(1'b0),
        .D(dout_RE[1]),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\FIFODec_OutMux_reg_n_0_[0][1] ));
  (* OPT_MODIFIED = "MLO" *) 
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0),
    .IS_G_INVERTED(1'b1)) 
    \FIFODec_OutMux_reg[0][2] 
       (.CLR(1'b0),
        .D(dout_RE[2]),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\FIFODec_OutMux_reg_n_0_[0][2] ));
  (* OPT_MODIFIED = "MLO" *) 
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0),
    .IS_G_INVERTED(1'b1)) 
    \FIFODec_OutMux_reg[0][3] 
       (.CLR(1'b0),
        .D(dout_RE[3]),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\FIFODec_OutMux_reg_n_0_[0][3] ));
  (* OPT_MODIFIED = "MLO" *) 
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0),
    .IS_G_INVERTED(1'b1)) 
    \FIFODec_OutMux_reg[0][4] 
       (.CLR(1'b0),
        .D(dout_RE[4]),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\FIFODec_OutMux_reg_n_0_[0][4] ));
  (* OPT_MODIFIED = "MLO" *) 
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0),
    .IS_G_INVERTED(1'b1)) 
    \FIFODec_OutMux_reg[0][5] 
       (.CLR(1'b0),
        .D(dout_RE[5]),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\FIFODec_OutMux_reg_n_0_[0][5] ));
  (* OPT_MODIFIED = "MLO" *) 
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0),
    .IS_G_INVERTED(1'b1)) 
    \FIFODec_OutMux_reg[0][6] 
       (.CLR(1'b0),
        .D(dout_RE[6]),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\FIFODec_OutMux_reg_n_0_[0][6] ));
  (* OPT_MODIFIED = "MLO" *) 
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0),
    .IS_G_INVERTED(1'b1)) 
    \FIFODec_OutMux_reg[0][7] 
       (.CLR(1'b0),
        .D(dout_RE[7]),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\FIFODec_OutMux_reg_n_0_[0][7] ));
  (* OPT_MODIFIED = "MLO" *) 
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0),
    .IS_G_INVERTED(1'b1)) 
    \FIFODec_OutMux_reg[0][8] 
       (.CLR(1'b0),
        .D(dout_RE[8]),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\FIFODec_OutMux_reg_n_0_[0][8] ));
  (* OPT_MODIFIED = "MLO" *) 
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0),
    .IS_G_INVERTED(1'b1)) 
    \FIFODec_OutMux_reg[0][9] 
       (.CLR(1'b0),
        .D(dout_RE[9]),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\FIFODec_OutMux_reg_n_0_[0][9] ));
  (* OPT_MODIFIED = "MLO" *) 
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0),
    .IS_G_INVERTED(1'b1)) 
    \FIFODec_OutMux_reg[1][0] 
       (.CLR(1'b0),
        .D(dout_IM[0]),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\FIFODec_OutMux_reg_n_0_[1][0] ));
  (* OPT_MODIFIED = "MLO" *) 
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0),
    .IS_G_INVERTED(1'b1)) 
    \FIFODec_OutMux_reg[1][10] 
       (.CLR(1'b0),
        .D(dout_IM[10]),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\FIFODec_OutMux_reg_n_0_[1][10] ));
  (* OPT_MODIFIED = "MLO" *) 
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0),
    .IS_G_INVERTED(1'b1)) 
    \FIFODec_OutMux_reg[1][11] 
       (.CLR(1'b0),
        .D(dout_IM[11]),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\FIFODec_OutMux_reg_n_0_[1][11] ));
  (* OPT_MODIFIED = "MLO" *) 
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0),
    .IS_G_INVERTED(1'b1)) 
    \FIFODec_OutMux_reg[1][12] 
       (.CLR(1'b0),
        .D(dout_IM[12]),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\FIFODec_OutMux_reg_n_0_[1][12] ));
  (* OPT_MODIFIED = "MLO" *) 
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0),
    .IS_G_INVERTED(1'b1)) 
    \FIFODec_OutMux_reg[1][13] 
       (.CLR(1'b0),
        .D(dout_IM[13]),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\FIFODec_OutMux_reg_n_0_[1][13] ));
  (* OPT_MODIFIED = "MLO" *) 
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0),
    .IS_G_INVERTED(1'b1)) 
    \FIFODec_OutMux_reg[1][14] 
       (.CLR(1'b0),
        .D(dout_IM[14]),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\FIFODec_OutMux_reg_n_0_[1][14] ));
  (* OPT_MODIFIED = "MLO" *) 
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0),
    .IS_G_INVERTED(1'b1)) 
    \FIFODec_OutMux_reg[1][15] 
       (.CLR(1'b0),
        .D(dout_IM[15]),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\FIFODec_OutMux_reg_n_0_[1][15] ));
  (* OPT_MODIFIED = "MLO" *) 
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0),
    .IS_G_INVERTED(1'b1)) 
    \FIFODec_OutMux_reg[1][1] 
       (.CLR(1'b0),
        .D(dout_IM[1]),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\FIFODec_OutMux_reg_n_0_[1][1] ));
  (* OPT_MODIFIED = "MLO" *) 
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0),
    .IS_G_INVERTED(1'b1)) 
    \FIFODec_OutMux_reg[1][2] 
       (.CLR(1'b0),
        .D(dout_IM[2]),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\FIFODec_OutMux_reg_n_0_[1][2] ));
  (* OPT_MODIFIED = "MLO" *) 
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0),
    .IS_G_INVERTED(1'b1)) 
    \FIFODec_OutMux_reg[1][3] 
       (.CLR(1'b0),
        .D(dout_IM[3]),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\FIFODec_OutMux_reg_n_0_[1][3] ));
  (* OPT_MODIFIED = "MLO" *) 
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0),
    .IS_G_INVERTED(1'b1)) 
    \FIFODec_OutMux_reg[1][4] 
       (.CLR(1'b0),
        .D(dout_IM[4]),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\FIFODec_OutMux_reg_n_0_[1][4] ));
  (* OPT_MODIFIED = "MLO" *) 
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0),
    .IS_G_INVERTED(1'b1)) 
    \FIFODec_OutMux_reg[1][5] 
       (.CLR(1'b0),
        .D(dout_IM[5]),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\FIFODec_OutMux_reg_n_0_[1][5] ));
  (* OPT_MODIFIED = "MLO" *) 
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0),
    .IS_G_INVERTED(1'b1)) 
    \FIFODec_OutMux_reg[1][6] 
       (.CLR(1'b0),
        .D(dout_IM[6]),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\FIFODec_OutMux_reg_n_0_[1][6] ));
  (* OPT_MODIFIED = "MLO" *) 
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0),
    .IS_G_INVERTED(1'b1)) 
    \FIFODec_OutMux_reg[1][7] 
       (.CLR(1'b0),
        .D(dout_IM[7]),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\FIFODec_OutMux_reg_n_0_[1][7] ));
  (* OPT_MODIFIED = "MLO" *) 
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0),
    .IS_G_INVERTED(1'b1)) 
    \FIFODec_OutMux_reg[1][8] 
       (.CLR(1'b0),
        .D(dout_IM[8]),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\FIFODec_OutMux_reg_n_0_[1][8] ));
  (* OPT_MODIFIED = "MLO" *) 
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0),
    .IS_G_INVERTED(1'b1)) 
    \FIFODec_OutMux_reg[1][9] 
       (.CLR(1'b0),
        .D(dout_IM[9]),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\FIFODec_OutMux_reg_n_0_[1][9] ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \InDec_BU_reg[0][0] 
       (.CLR(1'b0),
        .D(\Data_in_ppF_reg_n_0_[0][0] ),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\InDec_BU_reg_n_0_[0][0] ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \InDec_BU_reg[0][10] 
       (.CLR(1'b0),
        .D(\Data_in_ppF_reg_n_0_[0][10] ),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\InDec_BU_reg_n_0_[0][10] ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \InDec_BU_reg[0][11] 
       (.CLR(1'b0),
        .D(\Data_in_ppF_reg_n_0_[0][11] ),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\InDec_BU_reg_n_0_[0][11] ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \InDec_BU_reg[0][12] 
       (.CLR(1'b0),
        .D(\Data_in_ppF_reg_n_0_[0][12] ),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\InDec_BU_reg_n_0_[0][12] ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \InDec_BU_reg[0][13] 
       (.CLR(1'b0),
        .D(\Data_in_ppF_reg_n_0_[0][13] ),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\InDec_BU_reg_n_0_[0][13] ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \InDec_BU_reg[0][14] 
       (.CLR(1'b0),
        .D(\Data_in_ppF_reg_n_0_[0][14] ),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\InDec_BU_reg_n_0_[0][14] ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \InDec_BU_reg[0][15] 
       (.CLR(1'b0),
        .D(\Data_in_ppF_reg_n_0_[0][15] ),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\InDec_BU_reg_n_0_[0][15] ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \InDec_BU_reg[0][1] 
       (.CLR(1'b0),
        .D(\Data_in_ppF_reg_n_0_[0][1] ),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\InDec_BU_reg_n_0_[0][1] ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \InDec_BU_reg[0][2] 
       (.CLR(1'b0),
        .D(\Data_in_ppF_reg_n_0_[0][2] ),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\InDec_BU_reg_n_0_[0][2] ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \InDec_BU_reg[0][3] 
       (.CLR(1'b0),
        .D(\Data_in_ppF_reg_n_0_[0][3] ),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\InDec_BU_reg_n_0_[0][3] ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \InDec_BU_reg[0][4] 
       (.CLR(1'b0),
        .D(\Data_in_ppF_reg_n_0_[0][4] ),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\InDec_BU_reg_n_0_[0][4] ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \InDec_BU_reg[0][5] 
       (.CLR(1'b0),
        .D(\Data_in_ppF_reg_n_0_[0][5] ),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\InDec_BU_reg_n_0_[0][5] ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \InDec_BU_reg[0][6] 
       (.CLR(1'b0),
        .D(\Data_in_ppF_reg_n_0_[0][6] ),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\InDec_BU_reg_n_0_[0][6] ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \InDec_BU_reg[0][7] 
       (.CLR(1'b0),
        .D(\Data_in_ppF_reg_n_0_[0][7] ),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\InDec_BU_reg_n_0_[0][7] ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \InDec_BU_reg[0][8] 
       (.CLR(1'b0),
        .D(\Data_in_ppF_reg_n_0_[0][8] ),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\InDec_BU_reg_n_0_[0][8] ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \InDec_BU_reg[0][9] 
       (.CLR(1'b0),
        .D(\Data_in_ppF_reg_n_0_[0][9] ),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\InDec_BU_reg_n_0_[0][9] ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \InDec_BU_reg[1][0] 
       (.CLR(1'b0),
        .D(\Data_in_ppF_reg_n_0_[1][0] ),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\InDec_BU_reg_n_0_[1][0] ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \InDec_BU_reg[1][10] 
       (.CLR(1'b0),
        .D(\Data_in_ppF_reg_n_0_[1][10] ),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\InDec_BU_reg_n_0_[1][10] ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \InDec_BU_reg[1][11] 
       (.CLR(1'b0),
        .D(\Data_in_ppF_reg_n_0_[1][11] ),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\InDec_BU_reg_n_0_[1][11] ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \InDec_BU_reg[1][12] 
       (.CLR(1'b0),
        .D(\Data_in_ppF_reg_n_0_[1][12] ),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\InDec_BU_reg_n_0_[1][12] ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \InDec_BU_reg[1][13] 
       (.CLR(1'b0),
        .D(\Data_in_ppF_reg_n_0_[1][13] ),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\InDec_BU_reg_n_0_[1][13] ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \InDec_BU_reg[1][14] 
       (.CLR(1'b0),
        .D(\Data_in_ppF_reg_n_0_[1][14] ),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\InDec_BU_reg_n_0_[1][14] ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \InDec_BU_reg[1][15] 
       (.CLR(1'b0),
        .D(\Data_in_ppF_reg_n_0_[1][15] ),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\InDec_BU_reg_n_0_[1][15] ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \InDec_BU_reg[1][1] 
       (.CLR(1'b0),
        .D(\Data_in_ppF_reg_n_0_[1][1] ),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\InDec_BU_reg_n_0_[1][1] ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \InDec_BU_reg[1][2] 
       (.CLR(1'b0),
        .D(\Data_in_ppF_reg_n_0_[1][2] ),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\InDec_BU_reg_n_0_[1][2] ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \InDec_BU_reg[1][3] 
       (.CLR(1'b0),
        .D(\Data_in_ppF_reg_n_0_[1][3] ),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\InDec_BU_reg_n_0_[1][3] ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \InDec_BU_reg[1][4] 
       (.CLR(1'b0),
        .D(\Data_in_ppF_reg_n_0_[1][4] ),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\InDec_BU_reg_n_0_[1][4] ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \InDec_BU_reg[1][5] 
       (.CLR(1'b0),
        .D(\Data_in_ppF_reg_n_0_[1][5] ),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\InDec_BU_reg_n_0_[1][5] ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \InDec_BU_reg[1][6] 
       (.CLR(1'b0),
        .D(\Data_in_ppF_reg_n_0_[1][6] ),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\InDec_BU_reg_n_0_[1][6] ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \InDec_BU_reg[1][7] 
       (.CLR(1'b0),
        .D(\Data_in_ppF_reg_n_0_[1][7] ),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\InDec_BU_reg_n_0_[1][7] ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \InDec_BU_reg[1][8] 
       (.CLR(1'b0),
        .D(\Data_in_ppF_reg_n_0_[1][8] ),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\InDec_BU_reg_n_0_[1][8] ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \InDec_BU_reg[1][9] 
       (.CLR(1'b0),
        .D(\Data_in_ppF_reg_n_0_[1][9] ),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\InDec_BU_reg_n_0_[1][9] ));
  (* OPT_MODIFIED = "MLO" *) 
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0),
    .IS_G_INVERTED(1'b1)) 
    \InDec_FIFOMux_reg[0][0] 
       (.CLR(1'b0),
        .D(\Data_in_ppF_reg_n_0_[0][0] ),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\InDec_FIFOMux_reg_n_0_[0][0] ));
  (* OPT_MODIFIED = "MLO" *) 
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0),
    .IS_G_INVERTED(1'b1)) 
    \InDec_FIFOMux_reg[0][10] 
       (.CLR(1'b0),
        .D(\Data_in_ppF_reg_n_0_[0][10] ),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\InDec_FIFOMux_reg_n_0_[0][10] ));
  (* OPT_MODIFIED = "MLO" *) 
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0),
    .IS_G_INVERTED(1'b1)) 
    \InDec_FIFOMux_reg[0][11] 
       (.CLR(1'b0),
        .D(\Data_in_ppF_reg_n_0_[0][11] ),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\InDec_FIFOMux_reg_n_0_[0][11] ));
  (* OPT_MODIFIED = "MLO" *) 
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0),
    .IS_G_INVERTED(1'b1)) 
    \InDec_FIFOMux_reg[0][12] 
       (.CLR(1'b0),
        .D(\Data_in_ppF_reg_n_0_[0][12] ),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\InDec_FIFOMux_reg_n_0_[0][12] ));
  (* OPT_MODIFIED = "MLO" *) 
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0),
    .IS_G_INVERTED(1'b1)) 
    \InDec_FIFOMux_reg[0][13] 
       (.CLR(1'b0),
        .D(\Data_in_ppF_reg_n_0_[0][13] ),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\InDec_FIFOMux_reg_n_0_[0][13] ));
  (* OPT_MODIFIED = "MLO" *) 
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0),
    .IS_G_INVERTED(1'b1)) 
    \InDec_FIFOMux_reg[0][14] 
       (.CLR(1'b0),
        .D(\Data_in_ppF_reg_n_0_[0][14] ),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\InDec_FIFOMux_reg_n_0_[0][14] ));
  (* OPT_MODIFIED = "MLO" *) 
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0),
    .IS_G_INVERTED(1'b1)) 
    \InDec_FIFOMux_reg[0][15] 
       (.CLR(1'b0),
        .D(\Data_in_ppF_reg_n_0_[0][15] ),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\InDec_FIFOMux_reg_n_0_[0][15] ));
  (* OPT_MODIFIED = "MLO" *) 
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0),
    .IS_G_INVERTED(1'b1)) 
    \InDec_FIFOMux_reg[0][1] 
       (.CLR(1'b0),
        .D(\Data_in_ppF_reg_n_0_[0][1] ),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\InDec_FIFOMux_reg_n_0_[0][1] ));
  (* OPT_MODIFIED = "MLO" *) 
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0),
    .IS_G_INVERTED(1'b1)) 
    \InDec_FIFOMux_reg[0][2] 
       (.CLR(1'b0),
        .D(\Data_in_ppF_reg_n_0_[0][2] ),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\InDec_FIFOMux_reg_n_0_[0][2] ));
  (* OPT_MODIFIED = "MLO" *) 
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0),
    .IS_G_INVERTED(1'b1)) 
    \InDec_FIFOMux_reg[0][3] 
       (.CLR(1'b0),
        .D(\Data_in_ppF_reg_n_0_[0][3] ),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\InDec_FIFOMux_reg_n_0_[0][3] ));
  (* OPT_MODIFIED = "MLO" *) 
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0),
    .IS_G_INVERTED(1'b1)) 
    \InDec_FIFOMux_reg[0][4] 
       (.CLR(1'b0),
        .D(\Data_in_ppF_reg_n_0_[0][4] ),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\InDec_FIFOMux_reg_n_0_[0][4] ));
  (* OPT_MODIFIED = "MLO" *) 
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0),
    .IS_G_INVERTED(1'b1)) 
    \InDec_FIFOMux_reg[0][5] 
       (.CLR(1'b0),
        .D(\Data_in_ppF_reg_n_0_[0][5] ),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\InDec_FIFOMux_reg_n_0_[0][5] ));
  (* OPT_MODIFIED = "MLO" *) 
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0),
    .IS_G_INVERTED(1'b1)) 
    \InDec_FIFOMux_reg[0][6] 
       (.CLR(1'b0),
        .D(\Data_in_ppF_reg_n_0_[0][6] ),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\InDec_FIFOMux_reg_n_0_[0][6] ));
  (* OPT_MODIFIED = "MLO" *) 
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0),
    .IS_G_INVERTED(1'b1)) 
    \InDec_FIFOMux_reg[0][7] 
       (.CLR(1'b0),
        .D(\Data_in_ppF_reg_n_0_[0][7] ),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\InDec_FIFOMux_reg_n_0_[0][7] ));
  (* OPT_MODIFIED = "MLO" *) 
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0),
    .IS_G_INVERTED(1'b1)) 
    \InDec_FIFOMux_reg[0][8] 
       (.CLR(1'b0),
        .D(\Data_in_ppF_reg_n_0_[0][8] ),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\InDec_FIFOMux_reg_n_0_[0][8] ));
  (* OPT_MODIFIED = "MLO" *) 
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0),
    .IS_G_INVERTED(1'b1)) 
    \InDec_FIFOMux_reg[0][9] 
       (.CLR(1'b0),
        .D(\Data_in_ppF_reg_n_0_[0][9] ),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\InDec_FIFOMux_reg_n_0_[0][9] ));
  (* OPT_MODIFIED = "MLO" *) 
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0),
    .IS_G_INVERTED(1'b1)) 
    \InDec_FIFOMux_reg[1][0] 
       (.CLR(1'b0),
        .D(\Data_in_ppF_reg_n_0_[1][0] ),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\InDec_FIFOMux_reg_n_0_[1][0] ));
  (* OPT_MODIFIED = "MLO" *) 
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0),
    .IS_G_INVERTED(1'b1)) 
    \InDec_FIFOMux_reg[1][10] 
       (.CLR(1'b0),
        .D(\Data_in_ppF_reg_n_0_[1][10] ),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\InDec_FIFOMux_reg_n_0_[1][10] ));
  (* OPT_MODIFIED = "MLO" *) 
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0),
    .IS_G_INVERTED(1'b1)) 
    \InDec_FIFOMux_reg[1][11] 
       (.CLR(1'b0),
        .D(\Data_in_ppF_reg_n_0_[1][11] ),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\InDec_FIFOMux_reg_n_0_[1][11] ));
  (* OPT_MODIFIED = "MLO" *) 
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0),
    .IS_G_INVERTED(1'b1)) 
    \InDec_FIFOMux_reg[1][12] 
       (.CLR(1'b0),
        .D(\Data_in_ppF_reg_n_0_[1][12] ),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\InDec_FIFOMux_reg_n_0_[1][12] ));
  (* OPT_MODIFIED = "MLO" *) 
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0),
    .IS_G_INVERTED(1'b1)) 
    \InDec_FIFOMux_reg[1][13] 
       (.CLR(1'b0),
        .D(\Data_in_ppF_reg_n_0_[1][13] ),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\InDec_FIFOMux_reg_n_0_[1][13] ));
  (* OPT_MODIFIED = "MLO" *) 
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0),
    .IS_G_INVERTED(1'b1)) 
    \InDec_FIFOMux_reg[1][14] 
       (.CLR(1'b0),
        .D(\Data_in_ppF_reg_n_0_[1][14] ),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\InDec_FIFOMux_reg_n_0_[1][14] ));
  (* OPT_MODIFIED = "MLO" *) 
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0),
    .IS_G_INVERTED(1'b1)) 
    \InDec_FIFOMux_reg[1][15] 
       (.CLR(1'b0),
        .D(\Data_in_ppF_reg_n_0_[1][15] ),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\InDec_FIFOMux_reg_n_0_[1][15] ));
  (* OPT_MODIFIED = "MLO" *) 
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0),
    .IS_G_INVERTED(1'b1)) 
    \InDec_FIFOMux_reg[1][1] 
       (.CLR(1'b0),
        .D(\Data_in_ppF_reg_n_0_[1][1] ),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\InDec_FIFOMux_reg_n_0_[1][1] ));
  (* OPT_MODIFIED = "MLO" *) 
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0),
    .IS_G_INVERTED(1'b1)) 
    \InDec_FIFOMux_reg[1][2] 
       (.CLR(1'b0),
        .D(\Data_in_ppF_reg_n_0_[1][2] ),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\InDec_FIFOMux_reg_n_0_[1][2] ));
  (* OPT_MODIFIED = "MLO" *) 
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0),
    .IS_G_INVERTED(1'b1)) 
    \InDec_FIFOMux_reg[1][3] 
       (.CLR(1'b0),
        .D(\Data_in_ppF_reg_n_0_[1][3] ),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\InDec_FIFOMux_reg_n_0_[1][3] ));
  (* OPT_MODIFIED = "MLO" *) 
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0),
    .IS_G_INVERTED(1'b1)) 
    \InDec_FIFOMux_reg[1][4] 
       (.CLR(1'b0),
        .D(\Data_in_ppF_reg_n_0_[1][4] ),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\InDec_FIFOMux_reg_n_0_[1][4] ));
  (* OPT_MODIFIED = "MLO" *) 
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0),
    .IS_G_INVERTED(1'b1)) 
    \InDec_FIFOMux_reg[1][5] 
       (.CLR(1'b0),
        .D(\Data_in_ppF_reg_n_0_[1][5] ),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\InDec_FIFOMux_reg_n_0_[1][5] ));
  (* OPT_MODIFIED = "MLO" *) 
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0),
    .IS_G_INVERTED(1'b1)) 
    \InDec_FIFOMux_reg[1][6] 
       (.CLR(1'b0),
        .D(\Data_in_ppF_reg_n_0_[1][6] ),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\InDec_FIFOMux_reg_n_0_[1][6] ));
  (* OPT_MODIFIED = "MLO" *) 
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0),
    .IS_G_INVERTED(1'b1)) 
    \InDec_FIFOMux_reg[1][7] 
       (.CLR(1'b0),
        .D(\Data_in_ppF_reg_n_0_[1][7] ),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\InDec_FIFOMux_reg_n_0_[1][7] ));
  (* OPT_MODIFIED = "MLO" *) 
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0),
    .IS_G_INVERTED(1'b1)) 
    \InDec_FIFOMux_reg[1][8] 
       (.CLR(1'b0),
        .D(\Data_in_ppF_reg_n_0_[1][8] ),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\InDec_FIFOMux_reg_n_0_[1][8] ));
  (* OPT_MODIFIED = "MLO" *) 
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0),
    .IS_G_INVERTED(1'b1)) 
    \InDec_FIFOMux_reg[1][9] 
       (.CLR(1'b0),
        .D(\Data_in_ppF_reg_n_0_[1][9] ),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\InDec_FIFOMux_reg_n_0_[1][9] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Rotator_5 Rotator_inst
       (.B(\Twiddle_ROM[0][1]_12 ),
        .Q(\BU_ROT_ppF_reg[1]_0 ),
        .\Re_Im_reg[8]_0 ({Rotator_inst_n_16,Rotator_inst_n_17,Rotator_inst_n_18,Rotator_inst_n_19,Rotator_inst_n_20,Rotator_inst_n_21,Rotator_inst_n_22,Rotator_inst_n_23,Rotator_inst_n_24,Rotator_inst_n_25,Rotator_inst_n_26,Rotator_inst_n_27,Rotator_inst_n_28,Rotator_inst_n_29,Rotator_inst_n_30,Rotator_inst_n_31}),
        .arg_0(data_counter_ppF),
        .arg__0_0(\Twiddle_ROM[0][0]_13 ),
        .arg__0_1(\BU_ROT_ppF_reg[0]_1 ),
        .clk(clk),
        .\data_out_ppF_reg[0][15] (\FIFODec_OutMux_ppF_reg[0]_3 ),
        .\data_out_ppF_reg[1][15] (\FIFODec_OutMux_ppF_reg[1]_6 ),
        .halfway_ppF(halfway_ppF),
        .out({Rotator_inst_n_0,Rotator_inst_n_1,Rotator_inst_n_2,Rotator_inst_n_3,Rotator_inst_n_4,Rotator_inst_n_5,Rotator_inst_n_6,Rotator_inst_n_7,Rotator_inst_n_8,Rotator_inst_n_9,Rotator_inst_n_10,Rotator_inst_n_11,Rotator_inst_n_12,Rotator_inst_n_13,Rotator_inst_n_14,Rotator_inst_n_15}),
        .reset(reset));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_SR_FIFO SR_FIFO_inst
       (.CO(BU_inst_n_0),
        .D(dout_RE),
        .DI(SR_FIFO_inst_n_76),
        .\Data_in_ppF_reg[1][15] (SR_FIFO_inst_n_77),
        .\FIFOMux_FIFO[0]_10 (\FIFOMux_FIFO[0]_10 ),
        .\FIFOMux_FIFO[1]_11 (\FIFOMux_FIFO[1]_11 ),
        .\FIFO_reg[6][0][0]_U0_SDF_stage_wrap_c_5_0 (\FIFO_reg[6][0][0]_U0_SDF_stage_wrap_c_5 ),
        .\FIFO_reg[6][0][10]_U0_SDF_stage_wrap_c_5_0 (\FIFO_reg[6][0][10]_U0_SDF_stage_wrap_c_5 ),
        .\FIFO_reg[6][0][11]_U0_SDF_stage_wrap_c_5_0 (\FIFO_reg[6][0][11]_U0_SDF_stage_wrap_c_5 ),
        .\FIFO_reg[6][0][12]_U0_SDF_stage_wrap_c_5_0 (\FIFO_reg[6][0][12]_U0_SDF_stage_wrap_c_5 ),
        .\FIFO_reg[6][0][13]_U0_SDF_stage_wrap_c_5_0 (\FIFO_reg[6][0][13]_U0_SDF_stage_wrap_c_5 ),
        .\FIFO_reg[6][0][14]_U0_SDF_stage_wrap_c_5_0 (\FIFO_reg[6][0][14]_U0_SDF_stage_wrap_c_5 ),
        .\FIFO_reg[6][0][15]_U0_SDF_stage_wrap_c_5_0 (\FIFO_reg[6][0][15]_U0_SDF_stage_wrap_c_5 ),
        .\FIFO_reg[6][0][1]_U0_SDF_stage_wrap_c_5_0 (\FIFO_reg[6][0][1]_U0_SDF_stage_wrap_c_5 ),
        .\FIFO_reg[6][0][2]_U0_SDF_stage_wrap_c_5_0 (\FIFO_reg[6][0][2]_U0_SDF_stage_wrap_c_5 ),
        .\FIFO_reg[6][0][3]_U0_SDF_stage_wrap_c_5_0 (\FIFO_reg[6][0][3]_U0_SDF_stage_wrap_c_5 ),
        .\FIFO_reg[6][0][4]_U0_SDF_stage_wrap_c_5_0 (\FIFO_reg[6][0][4]_U0_SDF_stage_wrap_c_5 ),
        .\FIFO_reg[6][0][5]_U0_SDF_stage_wrap_c_5_0 (\FIFO_reg[6][0][5]_U0_SDF_stage_wrap_c_5 ),
        .\FIFO_reg[6][0][6]_U0_SDF_stage_wrap_c_5_0 (\FIFO_reg[6][0][6]_U0_SDF_stage_wrap_c_5 ),
        .\FIFO_reg[6][0][7]_U0_SDF_stage_wrap_c_5_0 (\FIFO_reg[6][0][7]_U0_SDF_stage_wrap_c_5 ),
        .\FIFO_reg[6][0][8]_U0_SDF_stage_wrap_c_5_0 (\FIFO_reg[6][0][8]_U0_SDF_stage_wrap_c_5 ),
        .\FIFO_reg[6][0][9]_U0_SDF_stage_wrap_c_5_0 (\FIFO_reg[6][0][9]_U0_SDF_stage_wrap_c_5 ),
        .\FIFO_reg[6][1][0]_U0_SDF_stage_wrap_c_5_0 (\FIFO_reg[6][1][0]_U0_SDF_stage_wrap_c_5 ),
        .\FIFO_reg[6][1][10]_U0_SDF_stage_wrap_c_5_0 (\FIFO_reg[6][1][10]_U0_SDF_stage_wrap_c_5 ),
        .\FIFO_reg[6][1][11]_U0_SDF_stage_wrap_c_5_0 (\FIFO_reg[6][1][11]_U0_SDF_stage_wrap_c_5 ),
        .\FIFO_reg[6][1][12]_U0_SDF_stage_wrap_c_5_0 (\FIFO_reg[6][1][12]_U0_SDF_stage_wrap_c_5 ),
        .\FIFO_reg[6][1][13]_U0_SDF_stage_wrap_c_5_0 (\FIFO_reg[6][1][13]_U0_SDF_stage_wrap_c_5 ),
        .\FIFO_reg[6][1][14]_U0_SDF_stage_wrap_c_5_0 (\FIFO_reg[6][1][14]_U0_SDF_stage_wrap_c_5 ),
        .\FIFO_reg[6][1][15]_U0_SDF_stage_wrap_c_5_0 (\FIFO_reg[6][1][15]_U0_SDF_stage_wrap_c_5 ),
        .\FIFO_reg[6][1][1]_U0_SDF_stage_wrap_c_5_0 (\FIFO_reg[6][1][1]_U0_SDF_stage_wrap_c_5 ),
        .\FIFO_reg[6][1][2]_U0_SDF_stage_wrap_c_5_0 (\FIFO_reg[6][1][2]_U0_SDF_stage_wrap_c_5 ),
        .\FIFO_reg[6][1][3]_U0_SDF_stage_wrap_c_5_0 (\FIFO_reg[6][1][3]_U0_SDF_stage_wrap_c_5 ),
        .\FIFO_reg[6][1][4]_U0_SDF_stage_wrap_c_5_0 (\FIFO_reg[6][1][4]_U0_SDF_stage_wrap_c_5 ),
        .\FIFO_reg[6][1][5]_U0_SDF_stage_wrap_c_5_0 (\FIFO_reg[6][1][5]_U0_SDF_stage_wrap_c_5 ),
        .\FIFO_reg[6][1][6]_U0_SDF_stage_wrap_c_5_0 (\FIFO_reg[6][1][6]_U0_SDF_stage_wrap_c_5 ),
        .\FIFO_reg[6][1][7]_U0_SDF_stage_wrap_c_5_0 (\FIFO_reg[6][1][7]_U0_SDF_stage_wrap_c_5 ),
        .\FIFO_reg[6][1][8]_U0_SDF_stage_wrap_c_5_0 (\FIFO_reg[6][1][8]_U0_SDF_stage_wrap_c_5 ),
        .\FIFO_reg[6][1][9]_U0_SDF_stage_wrap_c_5_0 (\FIFO_reg[6][1][9]_U0_SDF_stage_wrap_c_5 ),
        .\FIFO_reg[7][0][0]_0 (\FIFO_reg[7][0][0] ),
        .\FIFO_reg[7][0][10]_0 (\FIFO_reg[7][0][10] ),
        .\FIFO_reg[7][0][11]_0 (\FIFO_reg[7][0][11] ),
        .\FIFO_reg[7][0][12]_0 (\FIFO_reg[7][0][12] ),
        .\FIFO_reg[7][0][13]_0 (\FIFO_reg[7][0][13] ),
        .\FIFO_reg[7][0][14]_0 (\FIFO_reg[7][0][14] ),
        .\FIFO_reg[7][0][15]_0 (\FIFO_reg[7][0][15] ),
        .\FIFO_reg[7][0][1]_0 (\FIFO_reg[7][0][1] ),
        .\FIFO_reg[7][0][2]_0 (\FIFO_reg[7][0][2] ),
        .\FIFO_reg[7][0][3]_0 (\FIFO_reg[7][0][3] ),
        .\FIFO_reg[7][0][4]_0 (\FIFO_reg[7][0][4] ),
        .\FIFO_reg[7][0][5]_0 (\FIFO_reg[7][0][5] ),
        .\FIFO_reg[7][0][6]_0 (\FIFO_reg[7][0][6] ),
        .\FIFO_reg[7][0][7]_0 (\FIFO_reg[7][0][7] ),
        .\FIFO_reg[7][0][8]_0 (\FIFO_reg[7][0][8] ),
        .\FIFO_reg[7][0][9]_0 (\FIFO_reg[7][0][9] ),
        .\FIFO_reg[7][1][0]_0 (\FIFO_reg[7][1][0] ),
        .\FIFO_reg[7][1][10]_0 (\FIFO_reg[7][1][10] ),
        .\FIFO_reg[7][1][11]_0 (\FIFO_reg[7][1][11] ),
        .\FIFO_reg[7][1][12]_0 (\FIFO_reg[7][1][12] ),
        .\FIFO_reg[7][1][13]_0 (\FIFO_reg[7][1][13] ),
        .\FIFO_reg[7][1][14]_0 (\FIFO_reg[7][1][14] ),
        .\FIFO_reg[7][1][15]_0 (dout_IM),
        .\FIFO_reg[7][1][15]_1 ({SR_FIFO_inst_n_70,SR_FIFO_inst_n_71,SR_FIFO_inst_n_72,SR_FIFO_inst_n_73}),
        .\FIFO_reg[7][1][15]_2 (\FIFO_reg[7][1][15] ),
        .\FIFO_reg[7][1][1]_0 (\FIFO_reg[7][1][1] ),
        .\FIFO_reg[7][1][2]_0 (\FIFO_reg[7][1][2] ),
        .\FIFO_reg[7][1][3]_0 (\FIFO_reg[7][1][3] ),
        .\FIFO_reg[7][1][4]_0 (\FIFO_reg[7][1][4] ),
        .\FIFO_reg[7][1][5]_0 (\FIFO_reg[7][1][5] ),
        .\FIFO_reg[7][1][6]_0 (\FIFO_reg[7][1][6] ),
        .\FIFO_reg[7][1][7]_0 (\FIFO_reg[7][1][7] ),
        .\FIFO_reg[7][1][8]_0 (\FIFO_reg[7][1][8] ),
        .\FIFO_reg[7][1][9]_0 (\FIFO_reg[7][1][9] ),
        .Q({\FIFODec_BU_reg_n_0_[0][15] ,\FIFODec_BU_reg_n_0_[0][14] ,\FIFODec_BU_reg_n_0_[0][13] ,\FIFODec_BU_reg_n_0_[0][12] }),
        .S({SR_FIFO_inst_n_66,SR_FIFO_inst_n_67,SR_FIFO_inst_n_68,SR_FIFO_inst_n_69}),
        .arg_carry__2({\InDec_BU_reg_n_0_[0][15] ,\InDec_BU_reg_n_0_[0][14] ,\InDec_BU_reg_n_0_[0][13] ,\InDec_BU_reg_n_0_[0][12] }),
        .\arg_inferred__0/i__carry__2 ({\FIFODec_BU_reg_n_0_[1][15] ,\FIFODec_BU_reg_n_0_[1][14] ,\FIFODec_BU_reg_n_0_[1][13] ,\FIFODec_BU_reg_n_0_[1][12] }),
        .\arg_inferred__0/i__carry__2_0 ({\InDec_BU_reg_n_0_[1][15] ,\InDec_BU_reg_n_0_[1][14] ,\InDec_BU_reg_n_0_[1][13] ,\InDec_BU_reg_n_0_[1][12] }),
        .clk(clk),
        .\ltOp_inferred__2/i__carry (BU_inst_n_1),
        .reset(reset),
        .reset_0(SR_FIFO_inst_n_64),
        .reset_1(SR_FIFO_inst_n_65),
        .reset_2(SR_FIFO_inst_n_74),
        .reset_3(SR_FIFO_inst_n_75));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TF_ROM TF_ROM_inst
       (.B(\Twiddle_ROM[0][1]_12 ),
        .Q(data_counter_ppF),
        .\data_counter_ppF_reg[3] (\Twiddle_ROM[0][0]_13 ));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \data_counter[0]_i_1 
       (.I0(go_data_counter),
        .I1(data_counter[0]),
        .O(\data_counter[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT3 #(
    .INIT(8'h28)) 
    \data_counter[1]_i_1 
       (.I0(go_data_counter),
        .I1(data_counter[0]),
        .I2(data_counter[1]),
        .O(\data_counter[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT4 #(
    .INIT(16'h2A80)) 
    \data_counter[2]_i_1 
       (.I0(go_data_counter),
        .I1(data_counter[0]),
        .I2(data_counter[1]),
        .I3(data_counter[2]),
        .O(\data_counter[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT5 #(
    .INIT(32'h2AAA8000)) 
    \data_counter[3]_i_1 
       (.I0(go_data_counter),
        .I1(data_counter[1]),
        .I2(data_counter[0]),
        .I3(data_counter[2]),
        .I4(data_counter[3]),
        .O(\data_counter[3]_i_1_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \data_counter_pp1_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(data_counter[0]),
        .Q(data_counter_pp1[0]));
  FDCE #(
    .INIT(1'b0)) 
    \data_counter_pp1_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(data_counter[1]),
        .Q(data_counter_pp1[1]));
  FDCE #(
    .INIT(1'b0)) 
    \data_counter_pp1_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(data_counter[2]),
        .Q(data_counter_pp1[2]));
  FDCE #(
    .INIT(1'b0)) 
    \data_counter_pp1_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(data_counter[3]),
        .Q(data_counter_pp1[3]));
  FDCE #(
    .INIT(1'b0)) 
    \data_counter_ppF_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(data_counter_pp1[0]),
        .Q(data_counter_ppF[0]));
  FDCE #(
    .INIT(1'b0)) 
    \data_counter_ppF_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(data_counter_pp1[1]),
        .Q(data_counter_ppF[1]));
  FDCE #(
    .INIT(1'b0)) 
    \data_counter_ppF_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(data_counter_pp1[2]),
        .Q(data_counter_ppF[2]));
  FDCE #(
    .INIT(1'b0)) 
    \data_counter_ppF_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(data_counter_pp1[3]),
        .Q(data_counter_ppF[3]));
  FDCE #(
    .INIT(1'b0)) 
    \data_counter_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\data_counter[0]_i_1_n_0 ),
        .Q(data_counter[0]));
  FDCE #(
    .INIT(1'b0)) 
    \data_counter_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\data_counter[1]_i_1_n_0 ),
        .Q(data_counter[1]));
  FDCE #(
    .INIT(1'b0)) 
    \data_counter_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\data_counter[2]_i_1_n_0 ),
        .Q(data_counter[2]));
  FDCE #(
    .INIT(1'b0)) 
    \data_counter_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\data_counter[3]_i_1_n_0 ),
        .Q(data_counter[3]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_ppF_reg[0][0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Rotator_inst_n_15),
        .Q(Q[0]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_ppF_reg[0][10] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Rotator_inst_n_5),
        .Q(Q[10]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_ppF_reg[0][11] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Rotator_inst_n_4),
        .Q(Q[11]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_ppF_reg[0][12] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Rotator_inst_n_3),
        .Q(Q[12]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_ppF_reg[0][13] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Rotator_inst_n_2),
        .Q(Q[13]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_ppF_reg[0][14] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Rotator_inst_n_1),
        .Q(Q[14]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_ppF_reg[0][15] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Rotator_inst_n_0),
        .Q(Q[15]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_ppF_reg[0][1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Rotator_inst_n_14),
        .Q(Q[1]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_ppF_reg[0][2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Rotator_inst_n_13),
        .Q(Q[2]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_ppF_reg[0][3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Rotator_inst_n_12),
        .Q(Q[3]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_ppF_reg[0][4] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Rotator_inst_n_11),
        .Q(Q[4]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_ppF_reg[0][5] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Rotator_inst_n_10),
        .Q(Q[5]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_ppF_reg[0][6] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Rotator_inst_n_9),
        .Q(Q[6]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_ppF_reg[0][7] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Rotator_inst_n_8),
        .Q(Q[7]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_ppF_reg[0][8] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Rotator_inst_n_7),
        .Q(Q[8]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_ppF_reg[0][9] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Rotator_inst_n_6),
        .Q(Q[9]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_ppF_reg[1][0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Rotator_inst_n_31),
        .Q(\data_out_ppF_reg[1][15]_0 [0]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_ppF_reg[1][10] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Rotator_inst_n_21),
        .Q(\data_out_ppF_reg[1][15]_0 [10]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_ppF_reg[1][11] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Rotator_inst_n_20),
        .Q(\data_out_ppF_reg[1][15]_0 [11]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_ppF_reg[1][12] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Rotator_inst_n_19),
        .Q(\data_out_ppF_reg[1][15]_0 [12]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_ppF_reg[1][13] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Rotator_inst_n_18),
        .Q(\data_out_ppF_reg[1][15]_0 [13]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_ppF_reg[1][14] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Rotator_inst_n_17),
        .Q(\data_out_ppF_reg[1][15]_0 [14]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_ppF_reg[1][15] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Rotator_inst_n_16),
        .Q(\data_out_ppF_reg[1][15]_0 [15]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_ppF_reg[1][1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Rotator_inst_n_30),
        .Q(\data_out_ppF_reg[1][15]_0 [1]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_ppF_reg[1][2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Rotator_inst_n_29),
        .Q(\data_out_ppF_reg[1][15]_0 [2]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_ppF_reg[1][3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Rotator_inst_n_28),
        .Q(\data_out_ppF_reg[1][15]_0 [3]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_ppF_reg[1][4] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Rotator_inst_n_27),
        .Q(\data_out_ppF_reg[1][15]_0 [4]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_ppF_reg[1][5] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Rotator_inst_n_26),
        .Q(\data_out_ppF_reg[1][15]_0 [5]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_ppF_reg[1][6] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Rotator_inst_n_25),
        .Q(\data_out_ppF_reg[1][15]_0 [6]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_ppF_reg[1][7] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Rotator_inst_n_24),
        .Q(\data_out_ppF_reg[1][15]_0 [7]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_ppF_reg[1][8] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Rotator_inst_n_23),
        .Q(\data_out_ppF_reg[1][15]_0 [8]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_ppF_reg[1][9] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Rotator_inst_n_22),
        .Q(\data_out_ppF_reg[1][15]_0 [9]));
  LUT2 #(
    .INIT(4'hE)) 
    gtOp_carry_i_2
       (.I0(BU_inst_n_3),
        .I1(reset),
        .O(gtOp_carry_i_2_n_0));
  FDCE #(
    .INIT(1'b0)) 
    halfway_pp1_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(halfway),
        .Q(halfway_pp1));
  FDCE #(
    .INIT(1'b0)) 
    halfway_pp2_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(halfway_pp1),
        .Q(halfway_pp2));
  FDCE #(
    .INIT(1'b0)) 
    halfway_ppF_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(halfway_pp2),
        .Q(halfway_ppF));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE" *) 
  LDCE #(
    .INIT(1'b0)) 
    halfway_reg
       (.CLR(halfway_reg_i_1_n_0),
        .D(data_counter[3]),
        .G(data_counter[3]),
        .GE(1'b1),
        .Q(halfway));
  LUT2 #(
    .INIT(4'hB)) 
    halfway_reg_i_1
       (.I0(reset),
        .I1(data_counter[3]),
        .O(halfway_reg_i_1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__2_i_1__13
       (.I0(\InDec_BU_reg_n_0_[0][15] ),
        .I1(\FIFODec_BU_reg_n_0_[0][15] ),
        .O(i__carry__2_i_1__13_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__2_i_1__14
       (.I0(\InDec_BU_reg_n_0_[1][15] ),
        .I1(\FIFODec_BU_reg_n_0_[1][15] ),
        .O(i__carry__2_i_1__14_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__2_i_2__10
       (.I0(\InDec_BU_reg_n_0_[0][14] ),
        .I1(\FIFODec_BU_reg_n_0_[0][14] ),
        .O(i__carry__2_i_2__10_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__2_i_2__11
       (.I0(\InDec_BU_reg_n_0_[1][14] ),
        .I1(\FIFODec_BU_reg_n_0_[1][14] ),
        .O(i__carry__2_i_2__11_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__2_i_3__10
       (.I0(\InDec_BU_reg_n_0_[1][13] ),
        .I1(\FIFODec_BU_reg_n_0_[1][13] ),
        .O(i__carry__2_i_3__10_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__2_i_3__9
       (.I0(\InDec_BU_reg_n_0_[0][13] ),
        .I1(\FIFODec_BU_reg_n_0_[0][13] ),
        .O(i__carry__2_i_3__9_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__2_i_4
       (.I0(\InDec_BU_reg_n_0_[0][12] ),
        .I1(\FIFODec_BU_reg_n_0_[0][12] ),
        .O(i__carry__2_i_4_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__2_i_4__0
       (.I0(\InDec_BU_reg_n_0_[1][12] ),
        .I1(\FIFODec_BU_reg_n_0_[1][12] ),
        .O(i__carry__2_i_4__0_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    i__carry_i_2
       (.I0(BU_inst_n_2),
        .I1(reset),
        .O(i__carry_i_2_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry_i_2__23
       (.I0(reset),
        .I1(BU_inst_n_2),
        .O(i__carry_i_2__23_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    ltOp_carry_i_2
       (.I0(reset),
        .I1(BU_inst_n_3),
        .O(ltOp_carry_i_2_n_0));
endmodule

(* ORIG_REF_NAME = "SDF_Stage" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_SDF_Stage__parameterized1
   (\FIFO_reg[2][0][15]_U0_SDF_stage_wrap_c_1 ,
    \FIFO_reg[2][0][14]_U0_SDF_stage_wrap_c_1 ,
    \FIFO_reg[2][0][13]_U0_SDF_stage_wrap_c_1 ,
    \FIFO_reg[2][0][12]_U0_SDF_stage_wrap_c_1 ,
    \FIFO_reg[2][0][11]_U0_SDF_stage_wrap_c_1 ,
    \FIFO_reg[2][0][10]_U0_SDF_stage_wrap_c_1 ,
    \FIFO_reg[2][0][9]_U0_SDF_stage_wrap_c_1 ,
    \FIFO_reg[2][0][8]_U0_SDF_stage_wrap_c_1 ,
    \FIFO_reg[2][0][7]_U0_SDF_stage_wrap_c_1 ,
    \FIFO_reg[2][0][6]_U0_SDF_stage_wrap_c_1 ,
    \FIFO_reg[2][0][5]_U0_SDF_stage_wrap_c_1 ,
    \FIFO_reg[2][0][4]_U0_SDF_stage_wrap_c_1 ,
    \FIFO_reg[2][0][3]_U0_SDF_stage_wrap_c_1 ,
    \FIFO_reg[2][0][2]_U0_SDF_stage_wrap_c_1 ,
    \FIFO_reg[2][0][1]_U0_SDF_stage_wrap_c_1 ,
    \FIFO_reg[2][0][0]_U0_SDF_stage_wrap_c_1 ,
    \FIFO_reg[2][1][15]_U0_SDF_stage_wrap_c_1 ,
    \FIFO_reg[2][1][14]_U0_SDF_stage_wrap_c_1 ,
    \FIFO_reg[2][1][13]_U0_SDF_stage_wrap_c_1 ,
    \FIFO_reg[2][1][12]_U0_SDF_stage_wrap_c_1 ,
    \FIFO_reg[2][1][11]_U0_SDF_stage_wrap_c_1 ,
    \FIFO_reg[2][1][10]_U0_SDF_stage_wrap_c_1 ,
    \FIFO_reg[2][1][9]_U0_SDF_stage_wrap_c_1 ,
    \FIFO_reg[2][1][8]_U0_SDF_stage_wrap_c_1 ,
    \FIFO_reg[2][1][7]_U0_SDF_stage_wrap_c_1 ,
    \FIFO_reg[2][1][6]_U0_SDF_stage_wrap_c_1 ,
    \FIFO_reg[2][1][5]_U0_SDF_stage_wrap_c_1 ,
    \FIFO_reg[2][1][4]_U0_SDF_stage_wrap_c_1 ,
    \FIFO_reg[2][1][3]_U0_SDF_stage_wrap_c_1 ,
    \FIFO_reg[2][1][2]_U0_SDF_stage_wrap_c_1 ,
    \FIFO_reg[2][1][1]_U0_SDF_stage_wrap_c_1 ,
    \FIFO_reg[2][1][0]_U0_SDF_stage_wrap_c_1 ,
    Q,
    \data_out_ppF_reg[1][15]_0 ,
    clk,
    \FIFO_reg[3][0][15] ,
    reset,
    \FIFO_reg[3][0][14] ,
    \FIFO_reg[3][0][13] ,
    \FIFO_reg[3][0][12] ,
    \FIFO_reg[3][0][11] ,
    \FIFO_reg[3][0][10] ,
    \FIFO_reg[3][0][9] ,
    \FIFO_reg[3][0][8] ,
    \FIFO_reg[3][0][7] ,
    \FIFO_reg[3][0][6] ,
    \FIFO_reg[3][0][5] ,
    \FIFO_reg[3][0][4] ,
    \FIFO_reg[3][0][3] ,
    \FIFO_reg[3][0][2] ,
    \FIFO_reg[3][0][1] ,
    \FIFO_reg[3][0][0] ,
    \FIFO_reg[3][1][15] ,
    \FIFO_reg[3][1][14] ,
    \FIFO_reg[3][1][13] ,
    \FIFO_reg[3][1][12] ,
    \FIFO_reg[3][1][11] ,
    \FIFO_reg[3][1][10] ,
    \FIFO_reg[3][1][9] ,
    \FIFO_reg[3][1][8] ,
    \FIFO_reg[3][1][7] ,
    \FIFO_reg[3][1][6] ,
    \FIFO_reg[3][1][5] ,
    \FIFO_reg[3][1][4] ,
    \FIFO_reg[3][1][3] ,
    \FIFO_reg[3][1][2] ,
    \FIFO_reg[3][1][1] ,
    \FIFO_reg[3][1][0] ,
    go_data_counter,
    D,
    \Data_in_ppF_reg[1][15]_0 );
  output \FIFO_reg[2][0][15]_U0_SDF_stage_wrap_c_1 ;
  output \FIFO_reg[2][0][14]_U0_SDF_stage_wrap_c_1 ;
  output \FIFO_reg[2][0][13]_U0_SDF_stage_wrap_c_1 ;
  output \FIFO_reg[2][0][12]_U0_SDF_stage_wrap_c_1 ;
  output \FIFO_reg[2][0][11]_U0_SDF_stage_wrap_c_1 ;
  output \FIFO_reg[2][0][10]_U0_SDF_stage_wrap_c_1 ;
  output \FIFO_reg[2][0][9]_U0_SDF_stage_wrap_c_1 ;
  output \FIFO_reg[2][0][8]_U0_SDF_stage_wrap_c_1 ;
  output \FIFO_reg[2][0][7]_U0_SDF_stage_wrap_c_1 ;
  output \FIFO_reg[2][0][6]_U0_SDF_stage_wrap_c_1 ;
  output \FIFO_reg[2][0][5]_U0_SDF_stage_wrap_c_1 ;
  output \FIFO_reg[2][0][4]_U0_SDF_stage_wrap_c_1 ;
  output \FIFO_reg[2][0][3]_U0_SDF_stage_wrap_c_1 ;
  output \FIFO_reg[2][0][2]_U0_SDF_stage_wrap_c_1 ;
  output \FIFO_reg[2][0][1]_U0_SDF_stage_wrap_c_1 ;
  output \FIFO_reg[2][0][0]_U0_SDF_stage_wrap_c_1 ;
  output \FIFO_reg[2][1][15]_U0_SDF_stage_wrap_c_1 ;
  output \FIFO_reg[2][1][14]_U0_SDF_stage_wrap_c_1 ;
  output \FIFO_reg[2][1][13]_U0_SDF_stage_wrap_c_1 ;
  output \FIFO_reg[2][1][12]_U0_SDF_stage_wrap_c_1 ;
  output \FIFO_reg[2][1][11]_U0_SDF_stage_wrap_c_1 ;
  output \FIFO_reg[2][1][10]_U0_SDF_stage_wrap_c_1 ;
  output \FIFO_reg[2][1][9]_U0_SDF_stage_wrap_c_1 ;
  output \FIFO_reg[2][1][8]_U0_SDF_stage_wrap_c_1 ;
  output \FIFO_reg[2][1][7]_U0_SDF_stage_wrap_c_1 ;
  output \FIFO_reg[2][1][6]_U0_SDF_stage_wrap_c_1 ;
  output \FIFO_reg[2][1][5]_U0_SDF_stage_wrap_c_1 ;
  output \FIFO_reg[2][1][4]_U0_SDF_stage_wrap_c_1 ;
  output \FIFO_reg[2][1][3]_U0_SDF_stage_wrap_c_1 ;
  output \FIFO_reg[2][1][2]_U0_SDF_stage_wrap_c_1 ;
  output \FIFO_reg[2][1][1]_U0_SDF_stage_wrap_c_1 ;
  output \FIFO_reg[2][1][0]_U0_SDF_stage_wrap_c_1 ;
  output [15:0]Q;
  output [15:0]\data_out_ppF_reg[1][15]_0 ;
  input clk;
  input \FIFO_reg[3][0][15] ;
  input reset;
  input \FIFO_reg[3][0][14] ;
  input \FIFO_reg[3][0][13] ;
  input \FIFO_reg[3][0][12] ;
  input \FIFO_reg[3][0][11] ;
  input \FIFO_reg[3][0][10] ;
  input \FIFO_reg[3][0][9] ;
  input \FIFO_reg[3][0][8] ;
  input \FIFO_reg[3][0][7] ;
  input \FIFO_reg[3][0][6] ;
  input \FIFO_reg[3][0][5] ;
  input \FIFO_reg[3][0][4] ;
  input \FIFO_reg[3][0][3] ;
  input \FIFO_reg[3][0][2] ;
  input \FIFO_reg[3][0][1] ;
  input \FIFO_reg[3][0][0] ;
  input \FIFO_reg[3][1][15] ;
  input \FIFO_reg[3][1][14] ;
  input \FIFO_reg[3][1][13] ;
  input \FIFO_reg[3][1][12] ;
  input \FIFO_reg[3][1][11] ;
  input \FIFO_reg[3][1][10] ;
  input \FIFO_reg[3][1][9] ;
  input \FIFO_reg[3][1][8] ;
  input \FIFO_reg[3][1][7] ;
  input \FIFO_reg[3][1][6] ;
  input \FIFO_reg[3][1][5] ;
  input \FIFO_reg[3][1][4] ;
  input \FIFO_reg[3][1][3] ;
  input \FIFO_reg[3][1][2] ;
  input \FIFO_reg[3][1][1] ;
  input \FIFO_reg[3][1][0] ;
  input go_data_counter;
  input [15:0]D;
  input [15:0]\Data_in_ppF_reg[1][15]_0 ;

  wire [7:4]B;
  wire [15:0]\BU_ROT[0]_23 ;
  wire [15:0]\BU_ROT[1]_22 ;
  wire [15:0]\BU_ROT_ppF_reg[0]_15 ;
  wire [15:0]\BU_ROT_ppF_reg[1]_14 ;
  wire BU_inst_n_0;
  wire BU_inst_n_1;
  wire BU_inst_n_2;
  wire BU_inst_n_3;
  wire [15:0]D;
  wire [15:0]\Data_in_ppF_reg[1][15]_0 ;
  wire \Data_in_ppF_reg_n_0_[0][0] ;
  wire \Data_in_ppF_reg_n_0_[0][10] ;
  wire \Data_in_ppF_reg_n_0_[0][11] ;
  wire \Data_in_ppF_reg_n_0_[0][12] ;
  wire \Data_in_ppF_reg_n_0_[0][13] ;
  wire \Data_in_ppF_reg_n_0_[0][14] ;
  wire \Data_in_ppF_reg_n_0_[0][15] ;
  wire \Data_in_ppF_reg_n_0_[0][1] ;
  wire \Data_in_ppF_reg_n_0_[0][2] ;
  wire \Data_in_ppF_reg_n_0_[0][3] ;
  wire \Data_in_ppF_reg_n_0_[0][4] ;
  wire \Data_in_ppF_reg_n_0_[0][5] ;
  wire \Data_in_ppF_reg_n_0_[0][6] ;
  wire \Data_in_ppF_reg_n_0_[0][7] ;
  wire \Data_in_ppF_reg_n_0_[0][8] ;
  wire \Data_in_ppF_reg_n_0_[0][9] ;
  wire \Data_in_ppF_reg_n_0_[1][0] ;
  wire \Data_in_ppF_reg_n_0_[1][10] ;
  wire \Data_in_ppF_reg_n_0_[1][11] ;
  wire \Data_in_ppF_reg_n_0_[1][12] ;
  wire \Data_in_ppF_reg_n_0_[1][13] ;
  wire \Data_in_ppF_reg_n_0_[1][14] ;
  wire \Data_in_ppF_reg_n_0_[1][15] ;
  wire \Data_in_ppF_reg_n_0_[1][1] ;
  wire \Data_in_ppF_reg_n_0_[1][2] ;
  wire \Data_in_ppF_reg_n_0_[1][3] ;
  wire \Data_in_ppF_reg_n_0_[1][4] ;
  wire \Data_in_ppF_reg_n_0_[1][5] ;
  wire \Data_in_ppF_reg_n_0_[1][6] ;
  wire \Data_in_ppF_reg_n_0_[1][7] ;
  wire \Data_in_ppF_reg_n_0_[1][8] ;
  wire \Data_in_ppF_reg_n_0_[1][9] ;
  wire \FIFODec_BU_reg_n_0_[0][0] ;
  wire \FIFODec_BU_reg_n_0_[0][10] ;
  wire \FIFODec_BU_reg_n_0_[0][11] ;
  wire \FIFODec_BU_reg_n_0_[0][12] ;
  wire \FIFODec_BU_reg_n_0_[0][13] ;
  wire \FIFODec_BU_reg_n_0_[0][14] ;
  wire \FIFODec_BU_reg_n_0_[0][15] ;
  wire \FIFODec_BU_reg_n_0_[0][1] ;
  wire \FIFODec_BU_reg_n_0_[0][2] ;
  wire \FIFODec_BU_reg_n_0_[0][3] ;
  wire \FIFODec_BU_reg_n_0_[0][4] ;
  wire \FIFODec_BU_reg_n_0_[0][5] ;
  wire \FIFODec_BU_reg_n_0_[0][6] ;
  wire \FIFODec_BU_reg_n_0_[0][7] ;
  wire \FIFODec_BU_reg_n_0_[0][8] ;
  wire \FIFODec_BU_reg_n_0_[0][9] ;
  wire \FIFODec_BU_reg_n_0_[1][0] ;
  wire \FIFODec_BU_reg_n_0_[1][10] ;
  wire \FIFODec_BU_reg_n_0_[1][11] ;
  wire \FIFODec_BU_reg_n_0_[1][12] ;
  wire \FIFODec_BU_reg_n_0_[1][13] ;
  wire \FIFODec_BU_reg_n_0_[1][14] ;
  wire \FIFODec_BU_reg_n_0_[1][15] ;
  wire \FIFODec_BU_reg_n_0_[1][1] ;
  wire \FIFODec_BU_reg_n_0_[1][2] ;
  wire \FIFODec_BU_reg_n_0_[1][3] ;
  wire \FIFODec_BU_reg_n_0_[1][4] ;
  wire \FIFODec_BU_reg_n_0_[1][5] ;
  wire \FIFODec_BU_reg_n_0_[1][6] ;
  wire \FIFODec_BU_reg_n_0_[1][7] ;
  wire \FIFODec_BU_reg_n_0_[1][8] ;
  wire \FIFODec_BU_reg_n_0_[1][9] ;
  wire [15:0]\FIFODec_OutMux_pp1_reg[0]_16 ;
  wire [15:0]\FIFODec_OutMux_pp1_reg[1]_19 ;
  wire [15:0]\FIFODec_OutMux_ppF_reg[0]_17 ;
  wire [15:0]\FIFODec_OutMux_ppF_reg[1]_20 ;
  wire \FIFODec_OutMux_reg_n_0_[0][0] ;
  wire \FIFODec_OutMux_reg_n_0_[0][10] ;
  wire \FIFODec_OutMux_reg_n_0_[0][11] ;
  wire \FIFODec_OutMux_reg_n_0_[0][12] ;
  wire \FIFODec_OutMux_reg_n_0_[0][13] ;
  wire \FIFODec_OutMux_reg_n_0_[0][14] ;
  wire \FIFODec_OutMux_reg_n_0_[0][15] ;
  wire \FIFODec_OutMux_reg_n_0_[0][1] ;
  wire \FIFODec_OutMux_reg_n_0_[0][2] ;
  wire \FIFODec_OutMux_reg_n_0_[0][3] ;
  wire \FIFODec_OutMux_reg_n_0_[0][4] ;
  wire \FIFODec_OutMux_reg_n_0_[0][5] ;
  wire \FIFODec_OutMux_reg_n_0_[0][6] ;
  wire \FIFODec_OutMux_reg_n_0_[0][7] ;
  wire \FIFODec_OutMux_reg_n_0_[0][8] ;
  wire \FIFODec_OutMux_reg_n_0_[0][9] ;
  wire \FIFODec_OutMux_reg_n_0_[1][0] ;
  wire \FIFODec_OutMux_reg_n_0_[1][10] ;
  wire \FIFODec_OutMux_reg_n_0_[1][11] ;
  wire \FIFODec_OutMux_reg_n_0_[1][12] ;
  wire \FIFODec_OutMux_reg_n_0_[1][13] ;
  wire \FIFODec_OutMux_reg_n_0_[1][14] ;
  wire \FIFODec_OutMux_reg_n_0_[1][15] ;
  wire \FIFODec_OutMux_reg_n_0_[1][1] ;
  wire \FIFODec_OutMux_reg_n_0_[1][2] ;
  wire \FIFODec_OutMux_reg_n_0_[1][3] ;
  wire \FIFODec_OutMux_reg_n_0_[1][4] ;
  wire \FIFODec_OutMux_reg_n_0_[1][5] ;
  wire \FIFODec_OutMux_reg_n_0_[1][6] ;
  wire \FIFODec_OutMux_reg_n_0_[1][7] ;
  wire \FIFODec_OutMux_reg_n_0_[1][8] ;
  wire \FIFODec_OutMux_reg_n_0_[1][9] ;
  wire [15:0]\FIFOMux_FIFO[0]_24 ;
  wire [15:0]\FIFOMux_FIFO[1]_25 ;
  wire \FIFO_reg[2][0][0]_U0_SDF_stage_wrap_c_1 ;
  wire \FIFO_reg[2][0][10]_U0_SDF_stage_wrap_c_1 ;
  wire \FIFO_reg[2][0][11]_U0_SDF_stage_wrap_c_1 ;
  wire \FIFO_reg[2][0][12]_U0_SDF_stage_wrap_c_1 ;
  wire \FIFO_reg[2][0][13]_U0_SDF_stage_wrap_c_1 ;
  wire \FIFO_reg[2][0][14]_U0_SDF_stage_wrap_c_1 ;
  wire \FIFO_reg[2][0][15]_U0_SDF_stage_wrap_c_1 ;
  wire \FIFO_reg[2][0][1]_U0_SDF_stage_wrap_c_1 ;
  wire \FIFO_reg[2][0][2]_U0_SDF_stage_wrap_c_1 ;
  wire \FIFO_reg[2][0][3]_U0_SDF_stage_wrap_c_1 ;
  wire \FIFO_reg[2][0][4]_U0_SDF_stage_wrap_c_1 ;
  wire \FIFO_reg[2][0][5]_U0_SDF_stage_wrap_c_1 ;
  wire \FIFO_reg[2][0][6]_U0_SDF_stage_wrap_c_1 ;
  wire \FIFO_reg[2][0][7]_U0_SDF_stage_wrap_c_1 ;
  wire \FIFO_reg[2][0][8]_U0_SDF_stage_wrap_c_1 ;
  wire \FIFO_reg[2][0][9]_U0_SDF_stage_wrap_c_1 ;
  wire \FIFO_reg[2][1][0]_U0_SDF_stage_wrap_c_1 ;
  wire \FIFO_reg[2][1][10]_U0_SDF_stage_wrap_c_1 ;
  wire \FIFO_reg[2][1][11]_U0_SDF_stage_wrap_c_1 ;
  wire \FIFO_reg[2][1][12]_U0_SDF_stage_wrap_c_1 ;
  wire \FIFO_reg[2][1][13]_U0_SDF_stage_wrap_c_1 ;
  wire \FIFO_reg[2][1][14]_U0_SDF_stage_wrap_c_1 ;
  wire \FIFO_reg[2][1][15]_U0_SDF_stage_wrap_c_1 ;
  wire \FIFO_reg[2][1][1]_U0_SDF_stage_wrap_c_1 ;
  wire \FIFO_reg[2][1][2]_U0_SDF_stage_wrap_c_1 ;
  wire \FIFO_reg[2][1][3]_U0_SDF_stage_wrap_c_1 ;
  wire \FIFO_reg[2][1][4]_U0_SDF_stage_wrap_c_1 ;
  wire \FIFO_reg[2][1][5]_U0_SDF_stage_wrap_c_1 ;
  wire \FIFO_reg[2][1][6]_U0_SDF_stage_wrap_c_1 ;
  wire \FIFO_reg[2][1][7]_U0_SDF_stage_wrap_c_1 ;
  wire \FIFO_reg[2][1][8]_U0_SDF_stage_wrap_c_1 ;
  wire \FIFO_reg[2][1][9]_U0_SDF_stage_wrap_c_1 ;
  wire \FIFO_reg[3][0][0] ;
  wire \FIFO_reg[3][0][10] ;
  wire \FIFO_reg[3][0][11] ;
  wire \FIFO_reg[3][0][12] ;
  wire \FIFO_reg[3][0][13] ;
  wire \FIFO_reg[3][0][14] ;
  wire \FIFO_reg[3][0][15] ;
  wire \FIFO_reg[3][0][1] ;
  wire \FIFO_reg[3][0][2] ;
  wire \FIFO_reg[3][0][3] ;
  wire \FIFO_reg[3][0][4] ;
  wire \FIFO_reg[3][0][5] ;
  wire \FIFO_reg[3][0][6] ;
  wire \FIFO_reg[3][0][7] ;
  wire \FIFO_reg[3][0][8] ;
  wire \FIFO_reg[3][0][9] ;
  wire \FIFO_reg[3][1][0] ;
  wire \FIFO_reg[3][1][10] ;
  wire \FIFO_reg[3][1][11] ;
  wire \FIFO_reg[3][1][12] ;
  wire \FIFO_reg[3][1][13] ;
  wire \FIFO_reg[3][1][14] ;
  wire \FIFO_reg[3][1][15] ;
  wire \FIFO_reg[3][1][1] ;
  wire \FIFO_reg[3][1][2] ;
  wire \FIFO_reg[3][1][3] ;
  wire \FIFO_reg[3][1][4] ;
  wire \FIFO_reg[3][1][5] ;
  wire \FIFO_reg[3][1][6] ;
  wire \FIFO_reg[3][1][7] ;
  wire \FIFO_reg[3][1][8] ;
  wire \FIFO_reg[3][1][9] ;
  wire \InDec_BU_reg_n_0_[0][0] ;
  wire \InDec_BU_reg_n_0_[0][10] ;
  wire \InDec_BU_reg_n_0_[0][11] ;
  wire \InDec_BU_reg_n_0_[0][12] ;
  wire \InDec_BU_reg_n_0_[0][13] ;
  wire \InDec_BU_reg_n_0_[0][14] ;
  wire \InDec_BU_reg_n_0_[0][15] ;
  wire \InDec_BU_reg_n_0_[0][1] ;
  wire \InDec_BU_reg_n_0_[0][2] ;
  wire \InDec_BU_reg_n_0_[0][3] ;
  wire \InDec_BU_reg_n_0_[0][4] ;
  wire \InDec_BU_reg_n_0_[0][5] ;
  wire \InDec_BU_reg_n_0_[0][6] ;
  wire \InDec_BU_reg_n_0_[0][7] ;
  wire \InDec_BU_reg_n_0_[0][8] ;
  wire \InDec_BU_reg_n_0_[0][9] ;
  wire \InDec_BU_reg_n_0_[1][0] ;
  wire \InDec_BU_reg_n_0_[1][10] ;
  wire \InDec_BU_reg_n_0_[1][11] ;
  wire \InDec_BU_reg_n_0_[1][12] ;
  wire \InDec_BU_reg_n_0_[1][13] ;
  wire \InDec_BU_reg_n_0_[1][14] ;
  wire \InDec_BU_reg_n_0_[1][15] ;
  wire \InDec_BU_reg_n_0_[1][1] ;
  wire \InDec_BU_reg_n_0_[1][2] ;
  wire \InDec_BU_reg_n_0_[1][3] ;
  wire \InDec_BU_reg_n_0_[1][4] ;
  wire \InDec_BU_reg_n_0_[1][5] ;
  wire \InDec_BU_reg_n_0_[1][6] ;
  wire \InDec_BU_reg_n_0_[1][7] ;
  wire \InDec_BU_reg_n_0_[1][8] ;
  wire \InDec_BU_reg_n_0_[1][9] ;
  wire \InDec_FIFOMux_reg_n_0_[0][0] ;
  wire \InDec_FIFOMux_reg_n_0_[0][10] ;
  wire \InDec_FIFOMux_reg_n_0_[0][11] ;
  wire \InDec_FIFOMux_reg_n_0_[0][12] ;
  wire \InDec_FIFOMux_reg_n_0_[0][13] ;
  wire \InDec_FIFOMux_reg_n_0_[0][14] ;
  wire \InDec_FIFOMux_reg_n_0_[0][15] ;
  wire \InDec_FIFOMux_reg_n_0_[0][1] ;
  wire \InDec_FIFOMux_reg_n_0_[0][2] ;
  wire \InDec_FIFOMux_reg_n_0_[0][3] ;
  wire \InDec_FIFOMux_reg_n_0_[0][4] ;
  wire \InDec_FIFOMux_reg_n_0_[0][5] ;
  wire \InDec_FIFOMux_reg_n_0_[0][6] ;
  wire \InDec_FIFOMux_reg_n_0_[0][7] ;
  wire \InDec_FIFOMux_reg_n_0_[0][8] ;
  wire \InDec_FIFOMux_reg_n_0_[0][9] ;
  wire \InDec_FIFOMux_reg_n_0_[1][0] ;
  wire \InDec_FIFOMux_reg_n_0_[1][10] ;
  wire \InDec_FIFOMux_reg_n_0_[1][11] ;
  wire \InDec_FIFOMux_reg_n_0_[1][12] ;
  wire \InDec_FIFOMux_reg_n_0_[1][13] ;
  wire \InDec_FIFOMux_reg_n_0_[1][14] ;
  wire \InDec_FIFOMux_reg_n_0_[1][15] ;
  wire \InDec_FIFOMux_reg_n_0_[1][1] ;
  wire \InDec_FIFOMux_reg_n_0_[1][2] ;
  wire \InDec_FIFOMux_reg_n_0_[1][3] ;
  wire \InDec_FIFOMux_reg_n_0_[1][4] ;
  wire \InDec_FIFOMux_reg_n_0_[1][5] ;
  wire \InDec_FIFOMux_reg_n_0_[1][6] ;
  wire \InDec_FIFOMux_reg_n_0_[1][7] ;
  wire \InDec_FIFOMux_reg_n_0_[1][8] ;
  wire \InDec_FIFOMux_reg_n_0_[1][9] ;
  wire [15:0]Q;
  wire Rotator_inst_n_0;
  wire Rotator_inst_n_1;
  wire Rotator_inst_n_10;
  wire Rotator_inst_n_11;
  wire Rotator_inst_n_12;
  wire Rotator_inst_n_13;
  wire Rotator_inst_n_14;
  wire Rotator_inst_n_15;
  wire Rotator_inst_n_16;
  wire Rotator_inst_n_17;
  wire Rotator_inst_n_18;
  wire Rotator_inst_n_19;
  wire Rotator_inst_n_2;
  wire Rotator_inst_n_20;
  wire Rotator_inst_n_21;
  wire Rotator_inst_n_22;
  wire Rotator_inst_n_23;
  wire Rotator_inst_n_24;
  wire Rotator_inst_n_25;
  wire Rotator_inst_n_26;
  wire Rotator_inst_n_27;
  wire Rotator_inst_n_28;
  wire Rotator_inst_n_29;
  wire Rotator_inst_n_3;
  wire Rotator_inst_n_30;
  wire Rotator_inst_n_31;
  wire Rotator_inst_n_4;
  wire Rotator_inst_n_5;
  wire Rotator_inst_n_6;
  wire Rotator_inst_n_7;
  wire Rotator_inst_n_8;
  wire Rotator_inst_n_9;
  wire SR_FIFO_inst_n_64;
  wire SR_FIFO_inst_n_65;
  wire SR_FIFO_inst_n_66;
  wire SR_FIFO_inst_n_67;
  wire SR_FIFO_inst_n_68;
  wire SR_FIFO_inst_n_69;
  wire SR_FIFO_inst_n_70;
  wire SR_FIFO_inst_n_71;
  wire SR_FIFO_inst_n_72;
  wire SR_FIFO_inst_n_73;
  wire SR_FIFO_inst_n_74;
  wire SR_FIFO_inst_n_75;
  wire SR_FIFO_inst_n_76;
  wire SR_FIFO_inst_n_77;
  wire TF_ROM_inst_n_2;
  wire TF_ROM_inst_n_3;
  wire TF_ROM_inst_n_4;
  wire clk;
  wire [2:0]data_counter;
  wire \data_counter[0]_i_1__0_n_0 ;
  wire \data_counter[1]_i_1__0_n_0 ;
  wire \data_counter[2]_i_1__0_n_0 ;
  wire [2:0]data_counter_pp1;
  wire [2:0]data_counter_ppF;
  wire [15:0]\data_out_ppF_reg[1][15]_0 ;
  wire [15:0]dout_IM;
  wire [15:0]dout_RE;
  wire go_data_counter;
  wire gtOp_carry_i_2__0_n_0;
  wire halfway;
  wire halfway_pp1;
  wire halfway_pp2;
  wire halfway_ppF;
  wire halfway_reg_i_1__0_n_0;
  wire i__carry__2_i_1__15_n_0;
  wire i__carry__2_i_1__16_n_0;
  wire i__carry__2_i_2__13_n_0;
  wire i__carry__2_i_2__14_n_0;
  wire i__carry__2_i_3__12_n_0;
  wire i__carry__2_i_3__13_n_0;
  wire i__carry__2_i_4__2_n_0;
  wire i__carry__2_i_4__3_n_0;
  wire i__carry_i_2__29_n_0;
  wire i__carry_i_2__5_n_0;
  wire ltOp_carry_i_2__0_n_0;
  wire reset;
  wire state;
  wire state_i_1_n_0;
  wire [1:0]sync_counter;
  wire \sync_counter[0]_i_1_n_0 ;
  wire \sync_counter[1]_i_1_n_0 ;

  FDCE #(
    .INIT(1'b0)) 
    \BU_ROT_ppF_reg[0][0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\BU_ROT[0]_23 [0]),
        .Q(\BU_ROT_ppF_reg[0]_15 [0]));
  FDCE #(
    .INIT(1'b0)) 
    \BU_ROT_ppF_reg[0][10] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\BU_ROT[0]_23 [10]),
        .Q(\BU_ROT_ppF_reg[0]_15 [10]));
  FDCE #(
    .INIT(1'b0)) 
    \BU_ROT_ppF_reg[0][11] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\BU_ROT[0]_23 [11]),
        .Q(\BU_ROT_ppF_reg[0]_15 [11]));
  FDCE #(
    .INIT(1'b0)) 
    \BU_ROT_ppF_reg[0][12] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\BU_ROT[0]_23 [12]),
        .Q(\BU_ROT_ppF_reg[0]_15 [12]));
  FDCE #(
    .INIT(1'b0)) 
    \BU_ROT_ppF_reg[0][13] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\BU_ROT[0]_23 [13]),
        .Q(\BU_ROT_ppF_reg[0]_15 [13]));
  FDCE #(
    .INIT(1'b0)) 
    \BU_ROT_ppF_reg[0][14] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\BU_ROT[0]_23 [14]),
        .Q(\BU_ROT_ppF_reg[0]_15 [14]));
  FDCE #(
    .INIT(1'b0)) 
    \BU_ROT_ppF_reg[0][15] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\BU_ROT[0]_23 [15]),
        .Q(\BU_ROT_ppF_reg[0]_15 [15]));
  FDCE #(
    .INIT(1'b0)) 
    \BU_ROT_ppF_reg[0][1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\BU_ROT[0]_23 [1]),
        .Q(\BU_ROT_ppF_reg[0]_15 [1]));
  FDCE #(
    .INIT(1'b0)) 
    \BU_ROT_ppF_reg[0][2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\BU_ROT[0]_23 [2]),
        .Q(\BU_ROT_ppF_reg[0]_15 [2]));
  FDCE #(
    .INIT(1'b0)) 
    \BU_ROT_ppF_reg[0][3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\BU_ROT[0]_23 [3]),
        .Q(\BU_ROT_ppF_reg[0]_15 [3]));
  FDCE #(
    .INIT(1'b0)) 
    \BU_ROT_ppF_reg[0][4] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\BU_ROT[0]_23 [4]),
        .Q(\BU_ROT_ppF_reg[0]_15 [4]));
  FDCE #(
    .INIT(1'b0)) 
    \BU_ROT_ppF_reg[0][5] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\BU_ROT[0]_23 [5]),
        .Q(\BU_ROT_ppF_reg[0]_15 [5]));
  FDCE #(
    .INIT(1'b0)) 
    \BU_ROT_ppF_reg[0][6] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\BU_ROT[0]_23 [6]),
        .Q(\BU_ROT_ppF_reg[0]_15 [6]));
  FDCE #(
    .INIT(1'b0)) 
    \BU_ROT_ppF_reg[0][7] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\BU_ROT[0]_23 [7]),
        .Q(\BU_ROT_ppF_reg[0]_15 [7]));
  FDCE #(
    .INIT(1'b0)) 
    \BU_ROT_ppF_reg[0][8] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\BU_ROT[0]_23 [8]),
        .Q(\BU_ROT_ppF_reg[0]_15 [8]));
  FDCE #(
    .INIT(1'b0)) 
    \BU_ROT_ppF_reg[0][9] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\BU_ROT[0]_23 [9]),
        .Q(\BU_ROT_ppF_reg[0]_15 [9]));
  FDCE #(
    .INIT(1'b0)) 
    \BU_ROT_ppF_reg[1][0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\BU_ROT[1]_22 [0]),
        .Q(\BU_ROT_ppF_reg[1]_14 [0]));
  FDCE #(
    .INIT(1'b0)) 
    \BU_ROT_ppF_reg[1][10] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\BU_ROT[1]_22 [10]),
        .Q(\BU_ROT_ppF_reg[1]_14 [10]));
  FDCE #(
    .INIT(1'b0)) 
    \BU_ROT_ppF_reg[1][11] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\BU_ROT[1]_22 [11]),
        .Q(\BU_ROT_ppF_reg[1]_14 [11]));
  FDCE #(
    .INIT(1'b0)) 
    \BU_ROT_ppF_reg[1][12] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\BU_ROT[1]_22 [12]),
        .Q(\BU_ROT_ppF_reg[1]_14 [12]));
  FDCE #(
    .INIT(1'b0)) 
    \BU_ROT_ppF_reg[1][13] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\BU_ROT[1]_22 [13]),
        .Q(\BU_ROT_ppF_reg[1]_14 [13]));
  FDCE #(
    .INIT(1'b0)) 
    \BU_ROT_ppF_reg[1][14] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\BU_ROT[1]_22 [14]),
        .Q(\BU_ROT_ppF_reg[1]_14 [14]));
  FDCE #(
    .INIT(1'b0)) 
    \BU_ROT_ppF_reg[1][15] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\BU_ROT[1]_22 [15]),
        .Q(\BU_ROT_ppF_reg[1]_14 [15]));
  FDCE #(
    .INIT(1'b0)) 
    \BU_ROT_ppF_reg[1][1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\BU_ROT[1]_22 [1]),
        .Q(\BU_ROT_ppF_reg[1]_14 [1]));
  FDCE #(
    .INIT(1'b0)) 
    \BU_ROT_ppF_reg[1][2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\BU_ROT[1]_22 [2]),
        .Q(\BU_ROT_ppF_reg[1]_14 [2]));
  FDCE #(
    .INIT(1'b0)) 
    \BU_ROT_ppF_reg[1][3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\BU_ROT[1]_22 [3]),
        .Q(\BU_ROT_ppF_reg[1]_14 [3]));
  FDCE #(
    .INIT(1'b0)) 
    \BU_ROT_ppF_reg[1][4] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\BU_ROT[1]_22 [4]),
        .Q(\BU_ROT_ppF_reg[1]_14 [4]));
  FDCE #(
    .INIT(1'b0)) 
    \BU_ROT_ppF_reg[1][5] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\BU_ROT[1]_22 [5]),
        .Q(\BU_ROT_ppF_reg[1]_14 [5]));
  FDCE #(
    .INIT(1'b0)) 
    \BU_ROT_ppF_reg[1][6] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\BU_ROT[1]_22 [6]),
        .Q(\BU_ROT_ppF_reg[1]_14 [6]));
  FDCE #(
    .INIT(1'b0)) 
    \BU_ROT_ppF_reg[1][7] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\BU_ROT[1]_22 [7]),
        .Q(\BU_ROT_ppF_reg[1]_14 [7]));
  FDCE #(
    .INIT(1'b0)) 
    \BU_ROT_ppF_reg[1][8] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\BU_ROT[1]_22 [8]),
        .Q(\BU_ROT_ppF_reg[1]_14 [8]));
  FDCE #(
    .INIT(1'b0)) 
    \BU_ROT_ppF_reg[1][9] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\BU_ROT[1]_22 [9]),
        .Q(\BU_ROT_ppF_reg[1]_14 [9]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_R2_BU_2 BU_inst
       (.\BU_ROT_ppF_reg[0][14] (i__carry_i_2__29_n_0),
        .\BU_ROT_ppF_reg[0][14]_0 (i__carry_i_2__5_n_0),
        .\BU_ROT_ppF_reg[0][15] ({\FIFODec_BU_reg_n_0_[0][15] ,\FIFODec_BU_reg_n_0_[0][11] ,\FIFODec_BU_reg_n_0_[0][10] ,\FIFODec_BU_reg_n_0_[0][9] ,\FIFODec_BU_reg_n_0_[0][8] ,\FIFODec_BU_reg_n_0_[0][7] ,\FIFODec_BU_reg_n_0_[0][6] ,\FIFODec_BU_reg_n_0_[0][5] ,\FIFODec_BU_reg_n_0_[0][4] ,\FIFODec_BU_reg_n_0_[0][3] ,\FIFODec_BU_reg_n_0_[0][2] ,\FIFODec_BU_reg_n_0_[0][1] ,\FIFODec_BU_reg_n_0_[0][0] }),
        .\BU_ROT_ppF_reg[0][15]_0 ({i__carry__2_i_1__15_n_0,i__carry__2_i_2__13_n_0,i__carry__2_i_3__12_n_0,i__carry__2_i_4__2_n_0}),
        .\BU_ROT_ppF_reg[1][14] (ltOp_carry_i_2__0_n_0),
        .\BU_ROT_ppF_reg[1][14]_0 (gtOp_carry_i_2__0_n_0),
        .\BU_ROT_ppF_reg[1][15] ({\InDec_BU_reg_n_0_[1][14] ,\InDec_BU_reg_n_0_[1][13] ,\InDec_BU_reg_n_0_[1][12] ,\InDec_BU_reg_n_0_[1][11] ,\InDec_BU_reg_n_0_[1][10] ,\InDec_BU_reg_n_0_[1][9] ,\InDec_BU_reg_n_0_[1][8] ,\InDec_BU_reg_n_0_[1][7] ,\InDec_BU_reg_n_0_[1][6] ,\InDec_BU_reg_n_0_[1][5] ,\InDec_BU_reg_n_0_[1][4] ,\InDec_BU_reg_n_0_[1][3] ,\InDec_BU_reg_n_0_[1][2] ,\InDec_BU_reg_n_0_[1][1] ,\InDec_BU_reg_n_0_[1][0] }),
        .\BU_ROT_ppF_reg[1][15]_0 ({\FIFODec_BU_reg_n_0_[1][15] ,\FIFODec_BU_reg_n_0_[1][11] ,\FIFODec_BU_reg_n_0_[1][10] ,\FIFODec_BU_reg_n_0_[1][9] ,\FIFODec_BU_reg_n_0_[1][8] ,\FIFODec_BU_reg_n_0_[1][7] ,\FIFODec_BU_reg_n_0_[1][6] ,\FIFODec_BU_reg_n_0_[1][5] ,\FIFODec_BU_reg_n_0_[1][4] ,\FIFODec_BU_reg_n_0_[1][3] ,\FIFODec_BU_reg_n_0_[1][2] ,\FIFODec_BU_reg_n_0_[1][1] ,\FIFODec_BU_reg_n_0_[1][0] }),
        .\BU_ROT_ppF_reg[1][15]_1 ({i__carry__2_i_1__16_n_0,i__carry__2_i_2__14_n_0,i__carry__2_i_3__13_n_0,i__carry__2_i_4__3_n_0}),
        .CO(BU_inst_n_0),
        .D(\BU_ROT[1]_22 ),
        .DI(SR_FIFO_inst_n_76),
        .\FIFOMux_FIFO[0]_24 (\FIFOMux_FIFO[0]_24 ),
        .\FIFOMux_FIFO[1]_25 (\FIFOMux_FIFO[1]_25 ),
        .\FIFO_reg[1][0][0]_srl2_U0_SDF_stage_wrap_c_0_i_1_0 (SR_FIFO_inst_n_64),
        .\FIFO_reg[1][0][0]_srl2_U0_SDF_stage_wrap_c_0_i_1_1 (SR_FIFO_inst_n_74),
        .\FIFO_reg[1][1][0]_srl2_U0_SDF_stage_wrap_c_0_i_1_0 (SR_FIFO_inst_n_65),
        .\FIFO_reg[1][1][0]_srl2_U0_SDF_stage_wrap_c_0_i_1_1 (SR_FIFO_inst_n_75),
        .\FIFO_reg[1][1][12]_srl2_U0_SDF_stage_wrap_c_0_i_1_0 (SR_FIFO_inst_n_77),
        .\FIFO_reg[1][1][12]_srl2_U0_SDF_stage_wrap_c_0_i_1_1 ({SR_FIFO_inst_n_70,SR_FIFO_inst_n_71,SR_FIFO_inst_n_72,SR_FIFO_inst_n_73}),
        .\FIFO_reg[2][0][15]_U0_SDF_stage_wrap_c_1 ({\InDec_FIFOMux_reg_n_0_[0][15] ,\InDec_FIFOMux_reg_n_0_[0][14] ,\InDec_FIFOMux_reg_n_0_[0][13] ,\InDec_FIFOMux_reg_n_0_[0][12] ,\InDec_FIFOMux_reg_n_0_[0][11] ,\InDec_FIFOMux_reg_n_0_[0][10] ,\InDec_FIFOMux_reg_n_0_[0][9] ,\InDec_FIFOMux_reg_n_0_[0][8] ,\InDec_FIFOMux_reg_n_0_[0][7] ,\InDec_FIFOMux_reg_n_0_[0][6] ,\InDec_FIFOMux_reg_n_0_[0][5] ,\InDec_FIFOMux_reg_n_0_[0][4] ,\InDec_FIFOMux_reg_n_0_[0][3] ,\InDec_FIFOMux_reg_n_0_[0][2] ,\InDec_FIFOMux_reg_n_0_[0][1] ,\InDec_FIFOMux_reg_n_0_[0][0] }),
        .\FIFO_reg[2][1][15]_U0_SDF_stage_wrap_c_1 ({\InDec_FIFOMux_reg_n_0_[1][15] ,\InDec_FIFOMux_reg_n_0_[1][14] ,\InDec_FIFOMux_reg_n_0_[1][13] ,\InDec_FIFOMux_reg_n_0_[1][12] ,\InDec_FIFOMux_reg_n_0_[1][11] ,\InDec_FIFOMux_reg_n_0_[1][10] ,\InDec_FIFOMux_reg_n_0_[1][9] ,\InDec_FIFOMux_reg_n_0_[1][8] ,\InDec_FIFOMux_reg_n_0_[1][7] ,\InDec_FIFOMux_reg_n_0_[1][6] ,\InDec_FIFOMux_reg_n_0_[1][5] ,\InDec_FIFOMux_reg_n_0_[1][4] ,\InDec_FIFOMux_reg_n_0_[1][3] ,\InDec_FIFOMux_reg_n_0_[1][2] ,\InDec_FIFOMux_reg_n_0_[1][1] ,\InDec_FIFOMux_reg_n_0_[1][0] }),
        .Q({\InDec_BU_reg_n_0_[0][14] ,\InDec_BU_reg_n_0_[0][13] ,\InDec_BU_reg_n_0_[0][12] ,\InDec_BU_reg_n_0_[0][11] ,\InDec_BU_reg_n_0_[0][10] ,\InDec_BU_reg_n_0_[0][9] ,\InDec_BU_reg_n_0_[0][8] ,\InDec_BU_reg_n_0_[0][7] ,\InDec_BU_reg_n_0_[0][6] ,\InDec_BU_reg_n_0_[0][5] ,\InDec_BU_reg_n_0_[0][4] ,\InDec_BU_reg_n_0_[0][3] ,\InDec_BU_reg_n_0_[0][2] ,\InDec_BU_reg_n_0_[0][1] ,\InDec_BU_reg_n_0_[0][0] }),
        .S({SR_FIFO_inst_n_66,SR_FIFO_inst_n_67,SR_FIFO_inst_n_68,SR_FIFO_inst_n_69}),
        .\arg_inferred__0/i__carry__2_0 (BU_inst_n_1),
        .\arg_inferred__1/i__carry__2_0 (BU_inst_n_2),
        .\arg_inferred__2/i__carry__2_0 (BU_inst_n_3),
        .halfway_pp1(halfway_pp1),
        .reset(reset),
        .reset_0(\BU_ROT[0]_23 ));
  FDCE #(
    .INIT(1'b0)) 
    \Data_in_ppF_reg[0][0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(D[0]),
        .Q(\Data_in_ppF_reg_n_0_[0][0] ));
  FDCE #(
    .INIT(1'b0)) 
    \Data_in_ppF_reg[0][10] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(D[10]),
        .Q(\Data_in_ppF_reg_n_0_[0][10] ));
  FDCE #(
    .INIT(1'b0)) 
    \Data_in_ppF_reg[0][11] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(D[11]),
        .Q(\Data_in_ppF_reg_n_0_[0][11] ));
  FDCE #(
    .INIT(1'b0)) 
    \Data_in_ppF_reg[0][12] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(D[12]),
        .Q(\Data_in_ppF_reg_n_0_[0][12] ));
  FDCE #(
    .INIT(1'b0)) 
    \Data_in_ppF_reg[0][13] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(D[13]),
        .Q(\Data_in_ppF_reg_n_0_[0][13] ));
  FDCE #(
    .INIT(1'b0)) 
    \Data_in_ppF_reg[0][14] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(D[14]),
        .Q(\Data_in_ppF_reg_n_0_[0][14] ));
  FDCE #(
    .INIT(1'b0)) 
    \Data_in_ppF_reg[0][15] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(D[15]),
        .Q(\Data_in_ppF_reg_n_0_[0][15] ));
  FDCE #(
    .INIT(1'b0)) 
    \Data_in_ppF_reg[0][1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(D[1]),
        .Q(\Data_in_ppF_reg_n_0_[0][1] ));
  FDCE #(
    .INIT(1'b0)) 
    \Data_in_ppF_reg[0][2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(D[2]),
        .Q(\Data_in_ppF_reg_n_0_[0][2] ));
  FDCE #(
    .INIT(1'b0)) 
    \Data_in_ppF_reg[0][3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(D[3]),
        .Q(\Data_in_ppF_reg_n_0_[0][3] ));
  FDCE #(
    .INIT(1'b0)) 
    \Data_in_ppF_reg[0][4] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(D[4]),
        .Q(\Data_in_ppF_reg_n_0_[0][4] ));
  FDCE #(
    .INIT(1'b0)) 
    \Data_in_ppF_reg[0][5] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(D[5]),
        .Q(\Data_in_ppF_reg_n_0_[0][5] ));
  FDCE #(
    .INIT(1'b0)) 
    \Data_in_ppF_reg[0][6] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(D[6]),
        .Q(\Data_in_ppF_reg_n_0_[0][6] ));
  FDCE #(
    .INIT(1'b0)) 
    \Data_in_ppF_reg[0][7] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(D[7]),
        .Q(\Data_in_ppF_reg_n_0_[0][7] ));
  FDCE #(
    .INIT(1'b0)) 
    \Data_in_ppF_reg[0][8] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(D[8]),
        .Q(\Data_in_ppF_reg_n_0_[0][8] ));
  FDCE #(
    .INIT(1'b0)) 
    \Data_in_ppF_reg[0][9] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(D[9]),
        .Q(\Data_in_ppF_reg_n_0_[0][9] ));
  FDCE #(
    .INIT(1'b0)) 
    \Data_in_ppF_reg[1][0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\Data_in_ppF_reg[1][15]_0 [0]),
        .Q(\Data_in_ppF_reg_n_0_[1][0] ));
  FDCE #(
    .INIT(1'b0)) 
    \Data_in_ppF_reg[1][10] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\Data_in_ppF_reg[1][15]_0 [10]),
        .Q(\Data_in_ppF_reg_n_0_[1][10] ));
  FDCE #(
    .INIT(1'b0)) 
    \Data_in_ppF_reg[1][11] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\Data_in_ppF_reg[1][15]_0 [11]),
        .Q(\Data_in_ppF_reg_n_0_[1][11] ));
  FDCE #(
    .INIT(1'b0)) 
    \Data_in_ppF_reg[1][12] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\Data_in_ppF_reg[1][15]_0 [12]),
        .Q(\Data_in_ppF_reg_n_0_[1][12] ));
  FDCE #(
    .INIT(1'b0)) 
    \Data_in_ppF_reg[1][13] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\Data_in_ppF_reg[1][15]_0 [13]),
        .Q(\Data_in_ppF_reg_n_0_[1][13] ));
  FDCE #(
    .INIT(1'b0)) 
    \Data_in_ppF_reg[1][14] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\Data_in_ppF_reg[1][15]_0 [14]),
        .Q(\Data_in_ppF_reg_n_0_[1][14] ));
  FDCE #(
    .INIT(1'b0)) 
    \Data_in_ppF_reg[1][15] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\Data_in_ppF_reg[1][15]_0 [15]),
        .Q(\Data_in_ppF_reg_n_0_[1][15] ));
  FDCE #(
    .INIT(1'b0)) 
    \Data_in_ppF_reg[1][1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\Data_in_ppF_reg[1][15]_0 [1]),
        .Q(\Data_in_ppF_reg_n_0_[1][1] ));
  FDCE #(
    .INIT(1'b0)) 
    \Data_in_ppF_reg[1][2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\Data_in_ppF_reg[1][15]_0 [2]),
        .Q(\Data_in_ppF_reg_n_0_[1][2] ));
  FDCE #(
    .INIT(1'b0)) 
    \Data_in_ppF_reg[1][3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\Data_in_ppF_reg[1][15]_0 [3]),
        .Q(\Data_in_ppF_reg_n_0_[1][3] ));
  FDCE #(
    .INIT(1'b0)) 
    \Data_in_ppF_reg[1][4] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\Data_in_ppF_reg[1][15]_0 [4]),
        .Q(\Data_in_ppF_reg_n_0_[1][4] ));
  FDCE #(
    .INIT(1'b0)) 
    \Data_in_ppF_reg[1][5] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\Data_in_ppF_reg[1][15]_0 [5]),
        .Q(\Data_in_ppF_reg_n_0_[1][5] ));
  FDCE #(
    .INIT(1'b0)) 
    \Data_in_ppF_reg[1][6] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\Data_in_ppF_reg[1][15]_0 [6]),
        .Q(\Data_in_ppF_reg_n_0_[1][6] ));
  FDCE #(
    .INIT(1'b0)) 
    \Data_in_ppF_reg[1][7] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\Data_in_ppF_reg[1][15]_0 [7]),
        .Q(\Data_in_ppF_reg_n_0_[1][7] ));
  FDCE #(
    .INIT(1'b0)) 
    \Data_in_ppF_reg[1][8] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\Data_in_ppF_reg[1][15]_0 [8]),
        .Q(\Data_in_ppF_reg_n_0_[1][8] ));
  FDCE #(
    .INIT(1'b0)) 
    \Data_in_ppF_reg[1][9] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\Data_in_ppF_reg[1][15]_0 [9]),
        .Q(\Data_in_ppF_reg_n_0_[1][9] ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \FIFODec_BU_reg[0][0] 
       (.CLR(1'b0),
        .D(dout_RE[0]),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\FIFODec_BU_reg_n_0_[0][0] ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \FIFODec_BU_reg[0][10] 
       (.CLR(1'b0),
        .D(dout_RE[10]),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\FIFODec_BU_reg_n_0_[0][10] ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \FIFODec_BU_reg[0][11] 
       (.CLR(1'b0),
        .D(dout_RE[11]),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\FIFODec_BU_reg_n_0_[0][11] ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \FIFODec_BU_reg[0][12] 
       (.CLR(1'b0),
        .D(dout_RE[12]),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\FIFODec_BU_reg_n_0_[0][12] ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \FIFODec_BU_reg[0][13] 
       (.CLR(1'b0),
        .D(dout_RE[13]),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\FIFODec_BU_reg_n_0_[0][13] ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \FIFODec_BU_reg[0][14] 
       (.CLR(1'b0),
        .D(dout_RE[14]),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\FIFODec_BU_reg_n_0_[0][14] ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \FIFODec_BU_reg[0][15] 
       (.CLR(1'b0),
        .D(dout_RE[15]),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\FIFODec_BU_reg_n_0_[0][15] ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \FIFODec_BU_reg[0][1] 
       (.CLR(1'b0),
        .D(dout_RE[1]),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\FIFODec_BU_reg_n_0_[0][1] ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \FIFODec_BU_reg[0][2] 
       (.CLR(1'b0),
        .D(dout_RE[2]),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\FIFODec_BU_reg_n_0_[0][2] ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \FIFODec_BU_reg[0][3] 
       (.CLR(1'b0),
        .D(dout_RE[3]),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\FIFODec_BU_reg_n_0_[0][3] ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \FIFODec_BU_reg[0][4] 
       (.CLR(1'b0),
        .D(dout_RE[4]),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\FIFODec_BU_reg_n_0_[0][4] ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \FIFODec_BU_reg[0][5] 
       (.CLR(1'b0),
        .D(dout_RE[5]),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\FIFODec_BU_reg_n_0_[0][5] ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \FIFODec_BU_reg[0][6] 
       (.CLR(1'b0),
        .D(dout_RE[6]),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\FIFODec_BU_reg_n_0_[0][6] ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \FIFODec_BU_reg[0][7] 
       (.CLR(1'b0),
        .D(dout_RE[7]),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\FIFODec_BU_reg_n_0_[0][7] ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \FIFODec_BU_reg[0][8] 
       (.CLR(1'b0),
        .D(dout_RE[8]),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\FIFODec_BU_reg_n_0_[0][8] ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \FIFODec_BU_reg[0][9] 
       (.CLR(1'b0),
        .D(dout_RE[9]),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\FIFODec_BU_reg_n_0_[0][9] ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \FIFODec_BU_reg[1][0] 
       (.CLR(1'b0),
        .D(dout_IM[0]),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\FIFODec_BU_reg_n_0_[1][0] ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \FIFODec_BU_reg[1][10] 
       (.CLR(1'b0),
        .D(dout_IM[10]),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\FIFODec_BU_reg_n_0_[1][10] ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \FIFODec_BU_reg[1][11] 
       (.CLR(1'b0),
        .D(dout_IM[11]),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\FIFODec_BU_reg_n_0_[1][11] ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \FIFODec_BU_reg[1][12] 
       (.CLR(1'b0),
        .D(dout_IM[12]),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\FIFODec_BU_reg_n_0_[1][12] ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \FIFODec_BU_reg[1][13] 
       (.CLR(1'b0),
        .D(dout_IM[13]),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\FIFODec_BU_reg_n_0_[1][13] ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \FIFODec_BU_reg[1][14] 
       (.CLR(1'b0),
        .D(dout_IM[14]),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\FIFODec_BU_reg_n_0_[1][14] ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \FIFODec_BU_reg[1][15] 
       (.CLR(1'b0),
        .D(dout_IM[15]),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\FIFODec_BU_reg_n_0_[1][15] ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \FIFODec_BU_reg[1][1] 
       (.CLR(1'b0),
        .D(dout_IM[1]),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\FIFODec_BU_reg_n_0_[1][1] ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \FIFODec_BU_reg[1][2] 
       (.CLR(1'b0),
        .D(dout_IM[2]),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\FIFODec_BU_reg_n_0_[1][2] ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \FIFODec_BU_reg[1][3] 
       (.CLR(1'b0),
        .D(dout_IM[3]),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\FIFODec_BU_reg_n_0_[1][3] ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \FIFODec_BU_reg[1][4] 
       (.CLR(1'b0),
        .D(dout_IM[4]),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\FIFODec_BU_reg_n_0_[1][4] ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \FIFODec_BU_reg[1][5] 
       (.CLR(1'b0),
        .D(dout_IM[5]),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\FIFODec_BU_reg_n_0_[1][5] ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \FIFODec_BU_reg[1][6] 
       (.CLR(1'b0),
        .D(dout_IM[6]),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\FIFODec_BU_reg_n_0_[1][6] ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \FIFODec_BU_reg[1][7] 
       (.CLR(1'b0),
        .D(dout_IM[7]),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\FIFODec_BU_reg_n_0_[1][7] ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \FIFODec_BU_reg[1][8] 
       (.CLR(1'b0),
        .D(dout_IM[8]),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\FIFODec_BU_reg_n_0_[1][8] ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \FIFODec_BU_reg[1][9] 
       (.CLR(1'b0),
        .D(dout_IM[9]),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\FIFODec_BU_reg_n_0_[1][9] ));
  FDCE #(
    .INIT(1'b0)) 
    \FIFODec_OutMux_pp1_reg[0][0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\FIFODec_OutMux_reg_n_0_[0][0] ),
        .Q(\FIFODec_OutMux_pp1_reg[0]_16 [0]));
  FDCE #(
    .INIT(1'b0)) 
    \FIFODec_OutMux_pp1_reg[0][10] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\FIFODec_OutMux_reg_n_0_[0][10] ),
        .Q(\FIFODec_OutMux_pp1_reg[0]_16 [10]));
  FDCE #(
    .INIT(1'b0)) 
    \FIFODec_OutMux_pp1_reg[0][11] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\FIFODec_OutMux_reg_n_0_[0][11] ),
        .Q(\FIFODec_OutMux_pp1_reg[0]_16 [11]));
  FDCE #(
    .INIT(1'b0)) 
    \FIFODec_OutMux_pp1_reg[0][12] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\FIFODec_OutMux_reg_n_0_[0][12] ),
        .Q(\FIFODec_OutMux_pp1_reg[0]_16 [12]));
  FDCE #(
    .INIT(1'b0)) 
    \FIFODec_OutMux_pp1_reg[0][13] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\FIFODec_OutMux_reg_n_0_[0][13] ),
        .Q(\FIFODec_OutMux_pp1_reg[0]_16 [13]));
  FDCE #(
    .INIT(1'b0)) 
    \FIFODec_OutMux_pp1_reg[0][14] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\FIFODec_OutMux_reg_n_0_[0][14] ),
        .Q(\FIFODec_OutMux_pp1_reg[0]_16 [14]));
  FDCE #(
    .INIT(1'b0)) 
    \FIFODec_OutMux_pp1_reg[0][15] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\FIFODec_OutMux_reg_n_0_[0][15] ),
        .Q(\FIFODec_OutMux_pp1_reg[0]_16 [15]));
  FDCE #(
    .INIT(1'b0)) 
    \FIFODec_OutMux_pp1_reg[0][1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\FIFODec_OutMux_reg_n_0_[0][1] ),
        .Q(\FIFODec_OutMux_pp1_reg[0]_16 [1]));
  FDCE #(
    .INIT(1'b0)) 
    \FIFODec_OutMux_pp1_reg[0][2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\FIFODec_OutMux_reg_n_0_[0][2] ),
        .Q(\FIFODec_OutMux_pp1_reg[0]_16 [2]));
  FDCE #(
    .INIT(1'b0)) 
    \FIFODec_OutMux_pp1_reg[0][3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\FIFODec_OutMux_reg_n_0_[0][3] ),
        .Q(\FIFODec_OutMux_pp1_reg[0]_16 [3]));
  FDCE #(
    .INIT(1'b0)) 
    \FIFODec_OutMux_pp1_reg[0][4] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\FIFODec_OutMux_reg_n_0_[0][4] ),
        .Q(\FIFODec_OutMux_pp1_reg[0]_16 [4]));
  FDCE #(
    .INIT(1'b0)) 
    \FIFODec_OutMux_pp1_reg[0][5] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\FIFODec_OutMux_reg_n_0_[0][5] ),
        .Q(\FIFODec_OutMux_pp1_reg[0]_16 [5]));
  FDCE #(
    .INIT(1'b0)) 
    \FIFODec_OutMux_pp1_reg[0][6] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\FIFODec_OutMux_reg_n_0_[0][6] ),
        .Q(\FIFODec_OutMux_pp1_reg[0]_16 [6]));
  FDCE #(
    .INIT(1'b0)) 
    \FIFODec_OutMux_pp1_reg[0][7] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\FIFODec_OutMux_reg_n_0_[0][7] ),
        .Q(\FIFODec_OutMux_pp1_reg[0]_16 [7]));
  FDCE #(
    .INIT(1'b0)) 
    \FIFODec_OutMux_pp1_reg[0][8] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\FIFODec_OutMux_reg_n_0_[0][8] ),
        .Q(\FIFODec_OutMux_pp1_reg[0]_16 [8]));
  FDCE #(
    .INIT(1'b0)) 
    \FIFODec_OutMux_pp1_reg[0][9] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\FIFODec_OutMux_reg_n_0_[0][9] ),
        .Q(\FIFODec_OutMux_pp1_reg[0]_16 [9]));
  FDCE #(
    .INIT(1'b0)) 
    \FIFODec_OutMux_pp1_reg[1][0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\FIFODec_OutMux_reg_n_0_[1][0] ),
        .Q(\FIFODec_OutMux_pp1_reg[1]_19 [0]));
  FDCE #(
    .INIT(1'b0)) 
    \FIFODec_OutMux_pp1_reg[1][10] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\FIFODec_OutMux_reg_n_0_[1][10] ),
        .Q(\FIFODec_OutMux_pp1_reg[1]_19 [10]));
  FDCE #(
    .INIT(1'b0)) 
    \FIFODec_OutMux_pp1_reg[1][11] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\FIFODec_OutMux_reg_n_0_[1][11] ),
        .Q(\FIFODec_OutMux_pp1_reg[1]_19 [11]));
  FDCE #(
    .INIT(1'b0)) 
    \FIFODec_OutMux_pp1_reg[1][12] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\FIFODec_OutMux_reg_n_0_[1][12] ),
        .Q(\FIFODec_OutMux_pp1_reg[1]_19 [12]));
  FDCE #(
    .INIT(1'b0)) 
    \FIFODec_OutMux_pp1_reg[1][13] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\FIFODec_OutMux_reg_n_0_[1][13] ),
        .Q(\FIFODec_OutMux_pp1_reg[1]_19 [13]));
  FDCE #(
    .INIT(1'b0)) 
    \FIFODec_OutMux_pp1_reg[1][14] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\FIFODec_OutMux_reg_n_0_[1][14] ),
        .Q(\FIFODec_OutMux_pp1_reg[1]_19 [14]));
  FDCE #(
    .INIT(1'b0)) 
    \FIFODec_OutMux_pp1_reg[1][15] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\FIFODec_OutMux_reg_n_0_[1][15] ),
        .Q(\FIFODec_OutMux_pp1_reg[1]_19 [15]));
  FDCE #(
    .INIT(1'b0)) 
    \FIFODec_OutMux_pp1_reg[1][1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\FIFODec_OutMux_reg_n_0_[1][1] ),
        .Q(\FIFODec_OutMux_pp1_reg[1]_19 [1]));
  FDCE #(
    .INIT(1'b0)) 
    \FIFODec_OutMux_pp1_reg[1][2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\FIFODec_OutMux_reg_n_0_[1][2] ),
        .Q(\FIFODec_OutMux_pp1_reg[1]_19 [2]));
  FDCE #(
    .INIT(1'b0)) 
    \FIFODec_OutMux_pp1_reg[1][3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\FIFODec_OutMux_reg_n_0_[1][3] ),
        .Q(\FIFODec_OutMux_pp1_reg[1]_19 [3]));
  FDCE #(
    .INIT(1'b0)) 
    \FIFODec_OutMux_pp1_reg[1][4] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\FIFODec_OutMux_reg_n_0_[1][4] ),
        .Q(\FIFODec_OutMux_pp1_reg[1]_19 [4]));
  FDCE #(
    .INIT(1'b0)) 
    \FIFODec_OutMux_pp1_reg[1][5] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\FIFODec_OutMux_reg_n_0_[1][5] ),
        .Q(\FIFODec_OutMux_pp1_reg[1]_19 [5]));
  FDCE #(
    .INIT(1'b0)) 
    \FIFODec_OutMux_pp1_reg[1][6] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\FIFODec_OutMux_reg_n_0_[1][6] ),
        .Q(\FIFODec_OutMux_pp1_reg[1]_19 [6]));
  FDCE #(
    .INIT(1'b0)) 
    \FIFODec_OutMux_pp1_reg[1][7] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\FIFODec_OutMux_reg_n_0_[1][7] ),
        .Q(\FIFODec_OutMux_pp1_reg[1]_19 [7]));
  FDCE #(
    .INIT(1'b0)) 
    \FIFODec_OutMux_pp1_reg[1][8] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\FIFODec_OutMux_reg_n_0_[1][8] ),
        .Q(\FIFODec_OutMux_pp1_reg[1]_19 [8]));
  FDCE #(
    .INIT(1'b0)) 
    \FIFODec_OutMux_pp1_reg[1][9] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\FIFODec_OutMux_reg_n_0_[1][9] ),
        .Q(\FIFODec_OutMux_pp1_reg[1]_19 [9]));
  FDCE #(
    .INIT(1'b0)) 
    \FIFODec_OutMux_ppF_reg[0][0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\FIFODec_OutMux_pp1_reg[0]_16 [0]),
        .Q(\FIFODec_OutMux_ppF_reg[0]_17 [0]));
  FDCE #(
    .INIT(1'b0)) 
    \FIFODec_OutMux_ppF_reg[0][10] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\FIFODec_OutMux_pp1_reg[0]_16 [10]),
        .Q(\FIFODec_OutMux_ppF_reg[0]_17 [10]));
  FDCE #(
    .INIT(1'b0)) 
    \FIFODec_OutMux_ppF_reg[0][11] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\FIFODec_OutMux_pp1_reg[0]_16 [11]),
        .Q(\FIFODec_OutMux_ppF_reg[0]_17 [11]));
  FDCE #(
    .INIT(1'b0)) 
    \FIFODec_OutMux_ppF_reg[0][12] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\FIFODec_OutMux_pp1_reg[0]_16 [12]),
        .Q(\FIFODec_OutMux_ppF_reg[0]_17 [12]));
  FDCE #(
    .INIT(1'b0)) 
    \FIFODec_OutMux_ppF_reg[0][13] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\FIFODec_OutMux_pp1_reg[0]_16 [13]),
        .Q(\FIFODec_OutMux_ppF_reg[0]_17 [13]));
  FDCE #(
    .INIT(1'b0)) 
    \FIFODec_OutMux_ppF_reg[0][14] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\FIFODec_OutMux_pp1_reg[0]_16 [14]),
        .Q(\FIFODec_OutMux_ppF_reg[0]_17 [14]));
  FDCE #(
    .INIT(1'b0)) 
    \FIFODec_OutMux_ppF_reg[0][15] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\FIFODec_OutMux_pp1_reg[0]_16 [15]),
        .Q(\FIFODec_OutMux_ppF_reg[0]_17 [15]));
  FDCE #(
    .INIT(1'b0)) 
    \FIFODec_OutMux_ppF_reg[0][1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\FIFODec_OutMux_pp1_reg[0]_16 [1]),
        .Q(\FIFODec_OutMux_ppF_reg[0]_17 [1]));
  FDCE #(
    .INIT(1'b0)) 
    \FIFODec_OutMux_ppF_reg[0][2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\FIFODec_OutMux_pp1_reg[0]_16 [2]),
        .Q(\FIFODec_OutMux_ppF_reg[0]_17 [2]));
  FDCE #(
    .INIT(1'b0)) 
    \FIFODec_OutMux_ppF_reg[0][3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\FIFODec_OutMux_pp1_reg[0]_16 [3]),
        .Q(\FIFODec_OutMux_ppF_reg[0]_17 [3]));
  FDCE #(
    .INIT(1'b0)) 
    \FIFODec_OutMux_ppF_reg[0][4] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\FIFODec_OutMux_pp1_reg[0]_16 [4]),
        .Q(\FIFODec_OutMux_ppF_reg[0]_17 [4]));
  FDCE #(
    .INIT(1'b0)) 
    \FIFODec_OutMux_ppF_reg[0][5] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\FIFODec_OutMux_pp1_reg[0]_16 [5]),
        .Q(\FIFODec_OutMux_ppF_reg[0]_17 [5]));
  FDCE #(
    .INIT(1'b0)) 
    \FIFODec_OutMux_ppF_reg[0][6] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\FIFODec_OutMux_pp1_reg[0]_16 [6]),
        .Q(\FIFODec_OutMux_ppF_reg[0]_17 [6]));
  FDCE #(
    .INIT(1'b0)) 
    \FIFODec_OutMux_ppF_reg[0][7] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\FIFODec_OutMux_pp1_reg[0]_16 [7]),
        .Q(\FIFODec_OutMux_ppF_reg[0]_17 [7]));
  FDCE #(
    .INIT(1'b0)) 
    \FIFODec_OutMux_ppF_reg[0][8] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\FIFODec_OutMux_pp1_reg[0]_16 [8]),
        .Q(\FIFODec_OutMux_ppF_reg[0]_17 [8]));
  FDCE #(
    .INIT(1'b0)) 
    \FIFODec_OutMux_ppF_reg[0][9] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\FIFODec_OutMux_pp1_reg[0]_16 [9]),
        .Q(\FIFODec_OutMux_ppF_reg[0]_17 [9]));
  FDCE #(
    .INIT(1'b0)) 
    \FIFODec_OutMux_ppF_reg[1][0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\FIFODec_OutMux_pp1_reg[1]_19 [0]),
        .Q(\FIFODec_OutMux_ppF_reg[1]_20 [0]));
  FDCE #(
    .INIT(1'b0)) 
    \FIFODec_OutMux_ppF_reg[1][10] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\FIFODec_OutMux_pp1_reg[1]_19 [10]),
        .Q(\FIFODec_OutMux_ppF_reg[1]_20 [10]));
  FDCE #(
    .INIT(1'b0)) 
    \FIFODec_OutMux_ppF_reg[1][11] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\FIFODec_OutMux_pp1_reg[1]_19 [11]),
        .Q(\FIFODec_OutMux_ppF_reg[1]_20 [11]));
  FDCE #(
    .INIT(1'b0)) 
    \FIFODec_OutMux_ppF_reg[1][12] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\FIFODec_OutMux_pp1_reg[1]_19 [12]),
        .Q(\FIFODec_OutMux_ppF_reg[1]_20 [12]));
  FDCE #(
    .INIT(1'b0)) 
    \FIFODec_OutMux_ppF_reg[1][13] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\FIFODec_OutMux_pp1_reg[1]_19 [13]),
        .Q(\FIFODec_OutMux_ppF_reg[1]_20 [13]));
  FDCE #(
    .INIT(1'b0)) 
    \FIFODec_OutMux_ppF_reg[1][14] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\FIFODec_OutMux_pp1_reg[1]_19 [14]),
        .Q(\FIFODec_OutMux_ppF_reg[1]_20 [14]));
  FDCE #(
    .INIT(1'b0)) 
    \FIFODec_OutMux_ppF_reg[1][15] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\FIFODec_OutMux_pp1_reg[1]_19 [15]),
        .Q(\FIFODec_OutMux_ppF_reg[1]_20 [15]));
  FDCE #(
    .INIT(1'b0)) 
    \FIFODec_OutMux_ppF_reg[1][1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\FIFODec_OutMux_pp1_reg[1]_19 [1]),
        .Q(\FIFODec_OutMux_ppF_reg[1]_20 [1]));
  FDCE #(
    .INIT(1'b0)) 
    \FIFODec_OutMux_ppF_reg[1][2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\FIFODec_OutMux_pp1_reg[1]_19 [2]),
        .Q(\FIFODec_OutMux_ppF_reg[1]_20 [2]));
  FDCE #(
    .INIT(1'b0)) 
    \FIFODec_OutMux_ppF_reg[1][3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\FIFODec_OutMux_pp1_reg[1]_19 [3]),
        .Q(\FIFODec_OutMux_ppF_reg[1]_20 [3]));
  FDCE #(
    .INIT(1'b0)) 
    \FIFODec_OutMux_ppF_reg[1][4] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\FIFODec_OutMux_pp1_reg[1]_19 [4]),
        .Q(\FIFODec_OutMux_ppF_reg[1]_20 [4]));
  FDCE #(
    .INIT(1'b0)) 
    \FIFODec_OutMux_ppF_reg[1][5] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\FIFODec_OutMux_pp1_reg[1]_19 [5]),
        .Q(\FIFODec_OutMux_ppF_reg[1]_20 [5]));
  FDCE #(
    .INIT(1'b0)) 
    \FIFODec_OutMux_ppF_reg[1][6] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\FIFODec_OutMux_pp1_reg[1]_19 [6]),
        .Q(\FIFODec_OutMux_ppF_reg[1]_20 [6]));
  FDCE #(
    .INIT(1'b0)) 
    \FIFODec_OutMux_ppF_reg[1][7] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\FIFODec_OutMux_pp1_reg[1]_19 [7]),
        .Q(\FIFODec_OutMux_ppF_reg[1]_20 [7]));
  FDCE #(
    .INIT(1'b0)) 
    \FIFODec_OutMux_ppF_reg[1][8] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\FIFODec_OutMux_pp1_reg[1]_19 [8]),
        .Q(\FIFODec_OutMux_ppF_reg[1]_20 [8]));
  FDCE #(
    .INIT(1'b0)) 
    \FIFODec_OutMux_ppF_reg[1][9] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\FIFODec_OutMux_pp1_reg[1]_19 [9]),
        .Q(\FIFODec_OutMux_ppF_reg[1]_20 [9]));
  (* OPT_MODIFIED = "MLO" *) 
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0),
    .IS_G_INVERTED(1'b1)) 
    \FIFODec_OutMux_reg[0][0] 
       (.CLR(1'b0),
        .D(dout_RE[0]),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\FIFODec_OutMux_reg_n_0_[0][0] ));
  (* OPT_MODIFIED = "MLO" *) 
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0),
    .IS_G_INVERTED(1'b1)) 
    \FIFODec_OutMux_reg[0][10] 
       (.CLR(1'b0),
        .D(dout_RE[10]),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\FIFODec_OutMux_reg_n_0_[0][10] ));
  (* OPT_MODIFIED = "MLO" *) 
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0),
    .IS_G_INVERTED(1'b1)) 
    \FIFODec_OutMux_reg[0][11] 
       (.CLR(1'b0),
        .D(dout_RE[11]),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\FIFODec_OutMux_reg_n_0_[0][11] ));
  (* OPT_MODIFIED = "MLO" *) 
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0),
    .IS_G_INVERTED(1'b1)) 
    \FIFODec_OutMux_reg[0][12] 
       (.CLR(1'b0),
        .D(dout_RE[12]),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\FIFODec_OutMux_reg_n_0_[0][12] ));
  (* OPT_MODIFIED = "MLO" *) 
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0),
    .IS_G_INVERTED(1'b1)) 
    \FIFODec_OutMux_reg[0][13] 
       (.CLR(1'b0),
        .D(dout_RE[13]),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\FIFODec_OutMux_reg_n_0_[0][13] ));
  (* OPT_MODIFIED = "MLO" *) 
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0),
    .IS_G_INVERTED(1'b1)) 
    \FIFODec_OutMux_reg[0][14] 
       (.CLR(1'b0),
        .D(dout_RE[14]),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\FIFODec_OutMux_reg_n_0_[0][14] ));
  (* OPT_MODIFIED = "MLO" *) 
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0),
    .IS_G_INVERTED(1'b1)) 
    \FIFODec_OutMux_reg[0][15] 
       (.CLR(1'b0),
        .D(dout_RE[15]),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\FIFODec_OutMux_reg_n_0_[0][15] ));
  (* OPT_MODIFIED = "MLO" *) 
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0),
    .IS_G_INVERTED(1'b1)) 
    \FIFODec_OutMux_reg[0][1] 
       (.CLR(1'b0),
        .D(dout_RE[1]),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\FIFODec_OutMux_reg_n_0_[0][1] ));
  (* OPT_MODIFIED = "MLO" *) 
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0),
    .IS_G_INVERTED(1'b1)) 
    \FIFODec_OutMux_reg[0][2] 
       (.CLR(1'b0),
        .D(dout_RE[2]),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\FIFODec_OutMux_reg_n_0_[0][2] ));
  (* OPT_MODIFIED = "MLO" *) 
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0),
    .IS_G_INVERTED(1'b1)) 
    \FIFODec_OutMux_reg[0][3] 
       (.CLR(1'b0),
        .D(dout_RE[3]),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\FIFODec_OutMux_reg_n_0_[0][3] ));
  (* OPT_MODIFIED = "MLO" *) 
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0),
    .IS_G_INVERTED(1'b1)) 
    \FIFODec_OutMux_reg[0][4] 
       (.CLR(1'b0),
        .D(dout_RE[4]),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\FIFODec_OutMux_reg_n_0_[0][4] ));
  (* OPT_MODIFIED = "MLO" *) 
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0),
    .IS_G_INVERTED(1'b1)) 
    \FIFODec_OutMux_reg[0][5] 
       (.CLR(1'b0),
        .D(dout_RE[5]),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\FIFODec_OutMux_reg_n_0_[0][5] ));
  (* OPT_MODIFIED = "MLO" *) 
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0),
    .IS_G_INVERTED(1'b1)) 
    \FIFODec_OutMux_reg[0][6] 
       (.CLR(1'b0),
        .D(dout_RE[6]),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\FIFODec_OutMux_reg_n_0_[0][6] ));
  (* OPT_MODIFIED = "MLO" *) 
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0),
    .IS_G_INVERTED(1'b1)) 
    \FIFODec_OutMux_reg[0][7] 
       (.CLR(1'b0),
        .D(dout_RE[7]),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\FIFODec_OutMux_reg_n_0_[0][7] ));
  (* OPT_MODIFIED = "MLO" *) 
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0),
    .IS_G_INVERTED(1'b1)) 
    \FIFODec_OutMux_reg[0][8] 
       (.CLR(1'b0),
        .D(dout_RE[8]),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\FIFODec_OutMux_reg_n_0_[0][8] ));
  (* OPT_MODIFIED = "MLO" *) 
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0),
    .IS_G_INVERTED(1'b1)) 
    \FIFODec_OutMux_reg[0][9] 
       (.CLR(1'b0),
        .D(dout_RE[9]),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\FIFODec_OutMux_reg_n_0_[0][9] ));
  (* OPT_MODIFIED = "MLO" *) 
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0),
    .IS_G_INVERTED(1'b1)) 
    \FIFODec_OutMux_reg[1][0] 
       (.CLR(1'b0),
        .D(dout_IM[0]),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\FIFODec_OutMux_reg_n_0_[1][0] ));
  (* OPT_MODIFIED = "MLO" *) 
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0),
    .IS_G_INVERTED(1'b1)) 
    \FIFODec_OutMux_reg[1][10] 
       (.CLR(1'b0),
        .D(dout_IM[10]),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\FIFODec_OutMux_reg_n_0_[1][10] ));
  (* OPT_MODIFIED = "MLO" *) 
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0),
    .IS_G_INVERTED(1'b1)) 
    \FIFODec_OutMux_reg[1][11] 
       (.CLR(1'b0),
        .D(dout_IM[11]),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\FIFODec_OutMux_reg_n_0_[1][11] ));
  (* OPT_MODIFIED = "MLO" *) 
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0),
    .IS_G_INVERTED(1'b1)) 
    \FIFODec_OutMux_reg[1][12] 
       (.CLR(1'b0),
        .D(dout_IM[12]),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\FIFODec_OutMux_reg_n_0_[1][12] ));
  (* OPT_MODIFIED = "MLO" *) 
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0),
    .IS_G_INVERTED(1'b1)) 
    \FIFODec_OutMux_reg[1][13] 
       (.CLR(1'b0),
        .D(dout_IM[13]),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\FIFODec_OutMux_reg_n_0_[1][13] ));
  (* OPT_MODIFIED = "MLO" *) 
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0),
    .IS_G_INVERTED(1'b1)) 
    \FIFODec_OutMux_reg[1][14] 
       (.CLR(1'b0),
        .D(dout_IM[14]),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\FIFODec_OutMux_reg_n_0_[1][14] ));
  (* OPT_MODIFIED = "MLO" *) 
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0),
    .IS_G_INVERTED(1'b1)) 
    \FIFODec_OutMux_reg[1][15] 
       (.CLR(1'b0),
        .D(dout_IM[15]),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\FIFODec_OutMux_reg_n_0_[1][15] ));
  (* OPT_MODIFIED = "MLO" *) 
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0),
    .IS_G_INVERTED(1'b1)) 
    \FIFODec_OutMux_reg[1][1] 
       (.CLR(1'b0),
        .D(dout_IM[1]),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\FIFODec_OutMux_reg_n_0_[1][1] ));
  (* OPT_MODIFIED = "MLO" *) 
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0),
    .IS_G_INVERTED(1'b1)) 
    \FIFODec_OutMux_reg[1][2] 
       (.CLR(1'b0),
        .D(dout_IM[2]),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\FIFODec_OutMux_reg_n_0_[1][2] ));
  (* OPT_MODIFIED = "MLO" *) 
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0),
    .IS_G_INVERTED(1'b1)) 
    \FIFODec_OutMux_reg[1][3] 
       (.CLR(1'b0),
        .D(dout_IM[3]),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\FIFODec_OutMux_reg_n_0_[1][3] ));
  (* OPT_MODIFIED = "MLO" *) 
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0),
    .IS_G_INVERTED(1'b1)) 
    \FIFODec_OutMux_reg[1][4] 
       (.CLR(1'b0),
        .D(dout_IM[4]),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\FIFODec_OutMux_reg_n_0_[1][4] ));
  (* OPT_MODIFIED = "MLO" *) 
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0),
    .IS_G_INVERTED(1'b1)) 
    \FIFODec_OutMux_reg[1][5] 
       (.CLR(1'b0),
        .D(dout_IM[5]),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\FIFODec_OutMux_reg_n_0_[1][5] ));
  (* OPT_MODIFIED = "MLO" *) 
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0),
    .IS_G_INVERTED(1'b1)) 
    \FIFODec_OutMux_reg[1][6] 
       (.CLR(1'b0),
        .D(dout_IM[6]),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\FIFODec_OutMux_reg_n_0_[1][6] ));
  (* OPT_MODIFIED = "MLO" *) 
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0),
    .IS_G_INVERTED(1'b1)) 
    \FIFODec_OutMux_reg[1][7] 
       (.CLR(1'b0),
        .D(dout_IM[7]),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\FIFODec_OutMux_reg_n_0_[1][7] ));
  (* OPT_MODIFIED = "MLO" *) 
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0),
    .IS_G_INVERTED(1'b1)) 
    \FIFODec_OutMux_reg[1][8] 
       (.CLR(1'b0),
        .D(dout_IM[8]),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\FIFODec_OutMux_reg_n_0_[1][8] ));
  (* OPT_MODIFIED = "MLO" *) 
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0),
    .IS_G_INVERTED(1'b1)) 
    \FIFODec_OutMux_reg[1][9] 
       (.CLR(1'b0),
        .D(dout_IM[9]),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\FIFODec_OutMux_reg_n_0_[1][9] ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \InDec_BU_reg[0][0] 
       (.CLR(1'b0),
        .D(\Data_in_ppF_reg_n_0_[0][0] ),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\InDec_BU_reg_n_0_[0][0] ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \InDec_BU_reg[0][10] 
       (.CLR(1'b0),
        .D(\Data_in_ppF_reg_n_0_[0][10] ),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\InDec_BU_reg_n_0_[0][10] ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \InDec_BU_reg[0][11] 
       (.CLR(1'b0),
        .D(\Data_in_ppF_reg_n_0_[0][11] ),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\InDec_BU_reg_n_0_[0][11] ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \InDec_BU_reg[0][12] 
       (.CLR(1'b0),
        .D(\Data_in_ppF_reg_n_0_[0][12] ),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\InDec_BU_reg_n_0_[0][12] ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \InDec_BU_reg[0][13] 
       (.CLR(1'b0),
        .D(\Data_in_ppF_reg_n_0_[0][13] ),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\InDec_BU_reg_n_0_[0][13] ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \InDec_BU_reg[0][14] 
       (.CLR(1'b0),
        .D(\Data_in_ppF_reg_n_0_[0][14] ),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\InDec_BU_reg_n_0_[0][14] ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \InDec_BU_reg[0][15] 
       (.CLR(1'b0),
        .D(\Data_in_ppF_reg_n_0_[0][15] ),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\InDec_BU_reg_n_0_[0][15] ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \InDec_BU_reg[0][1] 
       (.CLR(1'b0),
        .D(\Data_in_ppF_reg_n_0_[0][1] ),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\InDec_BU_reg_n_0_[0][1] ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \InDec_BU_reg[0][2] 
       (.CLR(1'b0),
        .D(\Data_in_ppF_reg_n_0_[0][2] ),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\InDec_BU_reg_n_0_[0][2] ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \InDec_BU_reg[0][3] 
       (.CLR(1'b0),
        .D(\Data_in_ppF_reg_n_0_[0][3] ),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\InDec_BU_reg_n_0_[0][3] ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \InDec_BU_reg[0][4] 
       (.CLR(1'b0),
        .D(\Data_in_ppF_reg_n_0_[0][4] ),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\InDec_BU_reg_n_0_[0][4] ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \InDec_BU_reg[0][5] 
       (.CLR(1'b0),
        .D(\Data_in_ppF_reg_n_0_[0][5] ),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\InDec_BU_reg_n_0_[0][5] ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \InDec_BU_reg[0][6] 
       (.CLR(1'b0),
        .D(\Data_in_ppF_reg_n_0_[0][6] ),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\InDec_BU_reg_n_0_[0][6] ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \InDec_BU_reg[0][7] 
       (.CLR(1'b0),
        .D(\Data_in_ppF_reg_n_0_[0][7] ),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\InDec_BU_reg_n_0_[0][7] ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \InDec_BU_reg[0][8] 
       (.CLR(1'b0),
        .D(\Data_in_ppF_reg_n_0_[0][8] ),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\InDec_BU_reg_n_0_[0][8] ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \InDec_BU_reg[0][9] 
       (.CLR(1'b0),
        .D(\Data_in_ppF_reg_n_0_[0][9] ),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\InDec_BU_reg_n_0_[0][9] ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \InDec_BU_reg[1][0] 
       (.CLR(1'b0),
        .D(\Data_in_ppF_reg_n_0_[1][0] ),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\InDec_BU_reg_n_0_[1][0] ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \InDec_BU_reg[1][10] 
       (.CLR(1'b0),
        .D(\Data_in_ppF_reg_n_0_[1][10] ),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\InDec_BU_reg_n_0_[1][10] ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \InDec_BU_reg[1][11] 
       (.CLR(1'b0),
        .D(\Data_in_ppF_reg_n_0_[1][11] ),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\InDec_BU_reg_n_0_[1][11] ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \InDec_BU_reg[1][12] 
       (.CLR(1'b0),
        .D(\Data_in_ppF_reg_n_0_[1][12] ),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\InDec_BU_reg_n_0_[1][12] ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \InDec_BU_reg[1][13] 
       (.CLR(1'b0),
        .D(\Data_in_ppF_reg_n_0_[1][13] ),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\InDec_BU_reg_n_0_[1][13] ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \InDec_BU_reg[1][14] 
       (.CLR(1'b0),
        .D(\Data_in_ppF_reg_n_0_[1][14] ),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\InDec_BU_reg_n_0_[1][14] ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \InDec_BU_reg[1][15] 
       (.CLR(1'b0),
        .D(\Data_in_ppF_reg_n_0_[1][15] ),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\InDec_BU_reg_n_0_[1][15] ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \InDec_BU_reg[1][1] 
       (.CLR(1'b0),
        .D(\Data_in_ppF_reg_n_0_[1][1] ),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\InDec_BU_reg_n_0_[1][1] ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \InDec_BU_reg[1][2] 
       (.CLR(1'b0),
        .D(\Data_in_ppF_reg_n_0_[1][2] ),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\InDec_BU_reg_n_0_[1][2] ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \InDec_BU_reg[1][3] 
       (.CLR(1'b0),
        .D(\Data_in_ppF_reg_n_0_[1][3] ),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\InDec_BU_reg_n_0_[1][3] ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \InDec_BU_reg[1][4] 
       (.CLR(1'b0),
        .D(\Data_in_ppF_reg_n_0_[1][4] ),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\InDec_BU_reg_n_0_[1][4] ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \InDec_BU_reg[1][5] 
       (.CLR(1'b0),
        .D(\Data_in_ppF_reg_n_0_[1][5] ),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\InDec_BU_reg_n_0_[1][5] ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \InDec_BU_reg[1][6] 
       (.CLR(1'b0),
        .D(\Data_in_ppF_reg_n_0_[1][6] ),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\InDec_BU_reg_n_0_[1][6] ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \InDec_BU_reg[1][7] 
       (.CLR(1'b0),
        .D(\Data_in_ppF_reg_n_0_[1][7] ),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\InDec_BU_reg_n_0_[1][7] ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \InDec_BU_reg[1][8] 
       (.CLR(1'b0),
        .D(\Data_in_ppF_reg_n_0_[1][8] ),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\InDec_BU_reg_n_0_[1][8] ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \InDec_BU_reg[1][9] 
       (.CLR(1'b0),
        .D(\Data_in_ppF_reg_n_0_[1][9] ),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\InDec_BU_reg_n_0_[1][9] ));
  (* OPT_MODIFIED = "MLO" *) 
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0),
    .IS_G_INVERTED(1'b1)) 
    \InDec_FIFOMux_reg[0][0] 
       (.CLR(1'b0),
        .D(\Data_in_ppF_reg_n_0_[0][0] ),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\InDec_FIFOMux_reg_n_0_[0][0] ));
  (* OPT_MODIFIED = "MLO" *) 
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0),
    .IS_G_INVERTED(1'b1)) 
    \InDec_FIFOMux_reg[0][10] 
       (.CLR(1'b0),
        .D(\Data_in_ppF_reg_n_0_[0][10] ),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\InDec_FIFOMux_reg_n_0_[0][10] ));
  (* OPT_MODIFIED = "MLO" *) 
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0),
    .IS_G_INVERTED(1'b1)) 
    \InDec_FIFOMux_reg[0][11] 
       (.CLR(1'b0),
        .D(\Data_in_ppF_reg_n_0_[0][11] ),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\InDec_FIFOMux_reg_n_0_[0][11] ));
  (* OPT_MODIFIED = "MLO" *) 
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0),
    .IS_G_INVERTED(1'b1)) 
    \InDec_FIFOMux_reg[0][12] 
       (.CLR(1'b0),
        .D(\Data_in_ppF_reg_n_0_[0][12] ),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\InDec_FIFOMux_reg_n_0_[0][12] ));
  (* OPT_MODIFIED = "MLO" *) 
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0),
    .IS_G_INVERTED(1'b1)) 
    \InDec_FIFOMux_reg[0][13] 
       (.CLR(1'b0),
        .D(\Data_in_ppF_reg_n_0_[0][13] ),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\InDec_FIFOMux_reg_n_0_[0][13] ));
  (* OPT_MODIFIED = "MLO" *) 
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0),
    .IS_G_INVERTED(1'b1)) 
    \InDec_FIFOMux_reg[0][14] 
       (.CLR(1'b0),
        .D(\Data_in_ppF_reg_n_0_[0][14] ),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\InDec_FIFOMux_reg_n_0_[0][14] ));
  (* OPT_MODIFIED = "MLO" *) 
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0),
    .IS_G_INVERTED(1'b1)) 
    \InDec_FIFOMux_reg[0][15] 
       (.CLR(1'b0),
        .D(\Data_in_ppF_reg_n_0_[0][15] ),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\InDec_FIFOMux_reg_n_0_[0][15] ));
  (* OPT_MODIFIED = "MLO" *) 
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0),
    .IS_G_INVERTED(1'b1)) 
    \InDec_FIFOMux_reg[0][1] 
       (.CLR(1'b0),
        .D(\Data_in_ppF_reg_n_0_[0][1] ),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\InDec_FIFOMux_reg_n_0_[0][1] ));
  (* OPT_MODIFIED = "MLO" *) 
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0),
    .IS_G_INVERTED(1'b1)) 
    \InDec_FIFOMux_reg[0][2] 
       (.CLR(1'b0),
        .D(\Data_in_ppF_reg_n_0_[0][2] ),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\InDec_FIFOMux_reg_n_0_[0][2] ));
  (* OPT_MODIFIED = "MLO" *) 
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0),
    .IS_G_INVERTED(1'b1)) 
    \InDec_FIFOMux_reg[0][3] 
       (.CLR(1'b0),
        .D(\Data_in_ppF_reg_n_0_[0][3] ),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\InDec_FIFOMux_reg_n_0_[0][3] ));
  (* OPT_MODIFIED = "MLO" *) 
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0),
    .IS_G_INVERTED(1'b1)) 
    \InDec_FIFOMux_reg[0][4] 
       (.CLR(1'b0),
        .D(\Data_in_ppF_reg_n_0_[0][4] ),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\InDec_FIFOMux_reg_n_0_[0][4] ));
  (* OPT_MODIFIED = "MLO" *) 
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0),
    .IS_G_INVERTED(1'b1)) 
    \InDec_FIFOMux_reg[0][5] 
       (.CLR(1'b0),
        .D(\Data_in_ppF_reg_n_0_[0][5] ),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\InDec_FIFOMux_reg_n_0_[0][5] ));
  (* OPT_MODIFIED = "MLO" *) 
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0),
    .IS_G_INVERTED(1'b1)) 
    \InDec_FIFOMux_reg[0][6] 
       (.CLR(1'b0),
        .D(\Data_in_ppF_reg_n_0_[0][6] ),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\InDec_FIFOMux_reg_n_0_[0][6] ));
  (* OPT_MODIFIED = "MLO" *) 
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0),
    .IS_G_INVERTED(1'b1)) 
    \InDec_FIFOMux_reg[0][7] 
       (.CLR(1'b0),
        .D(\Data_in_ppF_reg_n_0_[0][7] ),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\InDec_FIFOMux_reg_n_0_[0][7] ));
  (* OPT_MODIFIED = "MLO" *) 
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0),
    .IS_G_INVERTED(1'b1)) 
    \InDec_FIFOMux_reg[0][8] 
       (.CLR(1'b0),
        .D(\Data_in_ppF_reg_n_0_[0][8] ),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\InDec_FIFOMux_reg_n_0_[0][8] ));
  (* OPT_MODIFIED = "MLO" *) 
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0),
    .IS_G_INVERTED(1'b1)) 
    \InDec_FIFOMux_reg[0][9] 
       (.CLR(1'b0),
        .D(\Data_in_ppF_reg_n_0_[0][9] ),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\InDec_FIFOMux_reg_n_0_[0][9] ));
  (* OPT_MODIFIED = "MLO" *) 
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0),
    .IS_G_INVERTED(1'b1)) 
    \InDec_FIFOMux_reg[1][0] 
       (.CLR(1'b0),
        .D(\Data_in_ppF_reg_n_0_[1][0] ),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\InDec_FIFOMux_reg_n_0_[1][0] ));
  (* OPT_MODIFIED = "MLO" *) 
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0),
    .IS_G_INVERTED(1'b1)) 
    \InDec_FIFOMux_reg[1][10] 
       (.CLR(1'b0),
        .D(\Data_in_ppF_reg_n_0_[1][10] ),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\InDec_FIFOMux_reg_n_0_[1][10] ));
  (* OPT_MODIFIED = "MLO" *) 
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0),
    .IS_G_INVERTED(1'b1)) 
    \InDec_FIFOMux_reg[1][11] 
       (.CLR(1'b0),
        .D(\Data_in_ppF_reg_n_0_[1][11] ),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\InDec_FIFOMux_reg_n_0_[1][11] ));
  (* OPT_MODIFIED = "MLO" *) 
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0),
    .IS_G_INVERTED(1'b1)) 
    \InDec_FIFOMux_reg[1][12] 
       (.CLR(1'b0),
        .D(\Data_in_ppF_reg_n_0_[1][12] ),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\InDec_FIFOMux_reg_n_0_[1][12] ));
  (* OPT_MODIFIED = "MLO" *) 
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0),
    .IS_G_INVERTED(1'b1)) 
    \InDec_FIFOMux_reg[1][13] 
       (.CLR(1'b0),
        .D(\Data_in_ppF_reg_n_0_[1][13] ),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\InDec_FIFOMux_reg_n_0_[1][13] ));
  (* OPT_MODIFIED = "MLO" *) 
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0),
    .IS_G_INVERTED(1'b1)) 
    \InDec_FIFOMux_reg[1][14] 
       (.CLR(1'b0),
        .D(\Data_in_ppF_reg_n_0_[1][14] ),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\InDec_FIFOMux_reg_n_0_[1][14] ));
  (* OPT_MODIFIED = "MLO" *) 
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0),
    .IS_G_INVERTED(1'b1)) 
    \InDec_FIFOMux_reg[1][15] 
       (.CLR(1'b0),
        .D(\Data_in_ppF_reg_n_0_[1][15] ),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\InDec_FIFOMux_reg_n_0_[1][15] ));
  (* OPT_MODIFIED = "MLO" *) 
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0),
    .IS_G_INVERTED(1'b1)) 
    \InDec_FIFOMux_reg[1][1] 
       (.CLR(1'b0),
        .D(\Data_in_ppF_reg_n_0_[1][1] ),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\InDec_FIFOMux_reg_n_0_[1][1] ));
  (* OPT_MODIFIED = "MLO" *) 
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0),
    .IS_G_INVERTED(1'b1)) 
    \InDec_FIFOMux_reg[1][2] 
       (.CLR(1'b0),
        .D(\Data_in_ppF_reg_n_0_[1][2] ),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\InDec_FIFOMux_reg_n_0_[1][2] ));
  (* OPT_MODIFIED = "MLO" *) 
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0),
    .IS_G_INVERTED(1'b1)) 
    \InDec_FIFOMux_reg[1][3] 
       (.CLR(1'b0),
        .D(\Data_in_ppF_reg_n_0_[1][3] ),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\InDec_FIFOMux_reg_n_0_[1][3] ));
  (* OPT_MODIFIED = "MLO" *) 
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0),
    .IS_G_INVERTED(1'b1)) 
    \InDec_FIFOMux_reg[1][4] 
       (.CLR(1'b0),
        .D(\Data_in_ppF_reg_n_0_[1][4] ),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\InDec_FIFOMux_reg_n_0_[1][4] ));
  (* OPT_MODIFIED = "MLO" *) 
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0),
    .IS_G_INVERTED(1'b1)) 
    \InDec_FIFOMux_reg[1][5] 
       (.CLR(1'b0),
        .D(\Data_in_ppF_reg_n_0_[1][5] ),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\InDec_FIFOMux_reg_n_0_[1][5] ));
  (* OPT_MODIFIED = "MLO" *) 
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0),
    .IS_G_INVERTED(1'b1)) 
    \InDec_FIFOMux_reg[1][6] 
       (.CLR(1'b0),
        .D(\Data_in_ppF_reg_n_0_[1][6] ),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\InDec_FIFOMux_reg_n_0_[1][6] ));
  (* OPT_MODIFIED = "MLO" *) 
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0),
    .IS_G_INVERTED(1'b1)) 
    \InDec_FIFOMux_reg[1][7] 
       (.CLR(1'b0),
        .D(\Data_in_ppF_reg_n_0_[1][7] ),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\InDec_FIFOMux_reg_n_0_[1][7] ));
  (* OPT_MODIFIED = "MLO" *) 
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0),
    .IS_G_INVERTED(1'b1)) 
    \InDec_FIFOMux_reg[1][8] 
       (.CLR(1'b0),
        .D(\Data_in_ppF_reg_n_0_[1][8] ),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\InDec_FIFOMux_reg_n_0_[1][8] ));
  (* OPT_MODIFIED = "MLO" *) 
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0),
    .IS_G_INVERTED(1'b1)) 
    \InDec_FIFOMux_reg[1][9] 
       (.CLR(1'b0),
        .D(\Data_in_ppF_reg_n_0_[1][9] ),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\InDec_FIFOMux_reg_n_0_[1][9] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Rotator_3 Rotator_inst
       (.B({B[7],B[4],data_counter_ppF[0]}),
        .Q(\BU_ROT_ppF_reg[1]_14 ),
        .\Re_Im_reg[8]_0 ({Rotator_inst_n_16,Rotator_inst_n_17,Rotator_inst_n_18,Rotator_inst_n_19,Rotator_inst_n_20,Rotator_inst_n_21,Rotator_inst_n_22,Rotator_inst_n_23,Rotator_inst_n_24,Rotator_inst_n_25,Rotator_inst_n_26,Rotator_inst_n_27,Rotator_inst_n_28,Rotator_inst_n_29,Rotator_inst_n_30,Rotator_inst_n_31}),
        .arg_0(data_counter_ppF[2:1]),
        .arg__0_0({TF_ROM_inst_n_2,TF_ROM_inst_n_3,TF_ROM_inst_n_4}),
        .arg__0_1(\BU_ROT_ppF_reg[0]_15 ),
        .clk(clk),
        .\data_out_ppF_reg[0][15] (\FIFODec_OutMux_ppF_reg[0]_17 ),
        .\data_out_ppF_reg[1][15] (\FIFODec_OutMux_ppF_reg[1]_20 ),
        .halfway_ppF(halfway_ppF),
        .out({Rotator_inst_n_0,Rotator_inst_n_1,Rotator_inst_n_2,Rotator_inst_n_3,Rotator_inst_n_4,Rotator_inst_n_5,Rotator_inst_n_6,Rotator_inst_n_7,Rotator_inst_n_8,Rotator_inst_n_9,Rotator_inst_n_10,Rotator_inst_n_11,Rotator_inst_n_12,Rotator_inst_n_13,Rotator_inst_n_14,Rotator_inst_n_15}),
        .reset(reset));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_SR_FIFO__parameterized1 SR_FIFO_inst
       (.CO(BU_inst_n_0),
        .D(dout_RE),
        .DI(SR_FIFO_inst_n_76),
        .\Data_in_ppF_reg[1][15] (SR_FIFO_inst_n_77),
        .\FIFOMux_FIFO[0]_24 (\FIFOMux_FIFO[0]_24 ),
        .\FIFOMux_FIFO[1]_25 (\FIFOMux_FIFO[1]_25 ),
        .\FIFO_reg[2][0][0]_U0_SDF_stage_wrap_c_1_0 (\FIFO_reg[2][0][0]_U0_SDF_stage_wrap_c_1 ),
        .\FIFO_reg[2][0][10]_U0_SDF_stage_wrap_c_1_0 (\FIFO_reg[2][0][10]_U0_SDF_stage_wrap_c_1 ),
        .\FIFO_reg[2][0][11]_U0_SDF_stage_wrap_c_1_0 (\FIFO_reg[2][0][11]_U0_SDF_stage_wrap_c_1 ),
        .\FIFO_reg[2][0][12]_U0_SDF_stage_wrap_c_1_0 (\FIFO_reg[2][0][12]_U0_SDF_stage_wrap_c_1 ),
        .\FIFO_reg[2][0][13]_U0_SDF_stage_wrap_c_1_0 (\FIFO_reg[2][0][13]_U0_SDF_stage_wrap_c_1 ),
        .\FIFO_reg[2][0][14]_U0_SDF_stage_wrap_c_1_0 (\FIFO_reg[2][0][14]_U0_SDF_stage_wrap_c_1 ),
        .\FIFO_reg[2][0][15]_U0_SDF_stage_wrap_c_1_0 (\FIFO_reg[2][0][15]_U0_SDF_stage_wrap_c_1 ),
        .\FIFO_reg[2][0][1]_U0_SDF_stage_wrap_c_1_0 (\FIFO_reg[2][0][1]_U0_SDF_stage_wrap_c_1 ),
        .\FIFO_reg[2][0][2]_U0_SDF_stage_wrap_c_1_0 (\FIFO_reg[2][0][2]_U0_SDF_stage_wrap_c_1 ),
        .\FIFO_reg[2][0][3]_U0_SDF_stage_wrap_c_1_0 (\FIFO_reg[2][0][3]_U0_SDF_stage_wrap_c_1 ),
        .\FIFO_reg[2][0][4]_U0_SDF_stage_wrap_c_1_0 (\FIFO_reg[2][0][4]_U0_SDF_stage_wrap_c_1 ),
        .\FIFO_reg[2][0][5]_U0_SDF_stage_wrap_c_1_0 (\FIFO_reg[2][0][5]_U0_SDF_stage_wrap_c_1 ),
        .\FIFO_reg[2][0][6]_U0_SDF_stage_wrap_c_1_0 (\FIFO_reg[2][0][6]_U0_SDF_stage_wrap_c_1 ),
        .\FIFO_reg[2][0][7]_U0_SDF_stage_wrap_c_1_0 (\FIFO_reg[2][0][7]_U0_SDF_stage_wrap_c_1 ),
        .\FIFO_reg[2][0][8]_U0_SDF_stage_wrap_c_1_0 (\FIFO_reg[2][0][8]_U0_SDF_stage_wrap_c_1 ),
        .\FIFO_reg[2][0][9]_U0_SDF_stage_wrap_c_1_0 (\FIFO_reg[2][0][9]_U0_SDF_stage_wrap_c_1 ),
        .\FIFO_reg[2][1][0]_U0_SDF_stage_wrap_c_1_0 (\FIFO_reg[2][1][0]_U0_SDF_stage_wrap_c_1 ),
        .\FIFO_reg[2][1][10]_U0_SDF_stage_wrap_c_1_0 (\FIFO_reg[2][1][10]_U0_SDF_stage_wrap_c_1 ),
        .\FIFO_reg[2][1][11]_U0_SDF_stage_wrap_c_1_0 (\FIFO_reg[2][1][11]_U0_SDF_stage_wrap_c_1 ),
        .\FIFO_reg[2][1][12]_U0_SDF_stage_wrap_c_1_0 (\FIFO_reg[2][1][12]_U0_SDF_stage_wrap_c_1 ),
        .\FIFO_reg[2][1][13]_U0_SDF_stage_wrap_c_1_0 (\FIFO_reg[2][1][13]_U0_SDF_stage_wrap_c_1 ),
        .\FIFO_reg[2][1][14]_U0_SDF_stage_wrap_c_1_0 (\FIFO_reg[2][1][14]_U0_SDF_stage_wrap_c_1 ),
        .\FIFO_reg[2][1][15]_U0_SDF_stage_wrap_c_1_0 (\FIFO_reg[2][1][15]_U0_SDF_stage_wrap_c_1 ),
        .\FIFO_reg[2][1][1]_U0_SDF_stage_wrap_c_1_0 (\FIFO_reg[2][1][1]_U0_SDF_stage_wrap_c_1 ),
        .\FIFO_reg[2][1][2]_U0_SDF_stage_wrap_c_1_0 (\FIFO_reg[2][1][2]_U0_SDF_stage_wrap_c_1 ),
        .\FIFO_reg[2][1][3]_U0_SDF_stage_wrap_c_1_0 (\FIFO_reg[2][1][3]_U0_SDF_stage_wrap_c_1 ),
        .\FIFO_reg[2][1][4]_U0_SDF_stage_wrap_c_1_0 (\FIFO_reg[2][1][4]_U0_SDF_stage_wrap_c_1 ),
        .\FIFO_reg[2][1][5]_U0_SDF_stage_wrap_c_1_0 (\FIFO_reg[2][1][5]_U0_SDF_stage_wrap_c_1 ),
        .\FIFO_reg[2][1][6]_U0_SDF_stage_wrap_c_1_0 (\FIFO_reg[2][1][6]_U0_SDF_stage_wrap_c_1 ),
        .\FIFO_reg[2][1][7]_U0_SDF_stage_wrap_c_1_0 (\FIFO_reg[2][1][7]_U0_SDF_stage_wrap_c_1 ),
        .\FIFO_reg[2][1][8]_U0_SDF_stage_wrap_c_1_0 (\FIFO_reg[2][1][8]_U0_SDF_stage_wrap_c_1 ),
        .\FIFO_reg[2][1][9]_U0_SDF_stage_wrap_c_1_0 (\FIFO_reg[2][1][9]_U0_SDF_stage_wrap_c_1 ),
        .\FIFO_reg[3][0][0]_0 (\FIFO_reg[3][0][0] ),
        .\FIFO_reg[3][0][10]_0 (\FIFO_reg[3][0][10] ),
        .\FIFO_reg[3][0][11]_0 (\FIFO_reg[3][0][11] ),
        .\FIFO_reg[3][0][12]_0 (\FIFO_reg[3][0][12] ),
        .\FIFO_reg[3][0][13]_0 (\FIFO_reg[3][0][13] ),
        .\FIFO_reg[3][0][14]_0 (\FIFO_reg[3][0][14] ),
        .\FIFO_reg[3][0][15]_0 (\FIFO_reg[3][0][15] ),
        .\FIFO_reg[3][0][1]_0 (\FIFO_reg[3][0][1] ),
        .\FIFO_reg[3][0][2]_0 (\FIFO_reg[3][0][2] ),
        .\FIFO_reg[3][0][3]_0 (\FIFO_reg[3][0][3] ),
        .\FIFO_reg[3][0][4]_0 (\FIFO_reg[3][0][4] ),
        .\FIFO_reg[3][0][5]_0 (\FIFO_reg[3][0][5] ),
        .\FIFO_reg[3][0][6]_0 (\FIFO_reg[3][0][6] ),
        .\FIFO_reg[3][0][7]_0 (\FIFO_reg[3][0][7] ),
        .\FIFO_reg[3][0][8]_0 (\FIFO_reg[3][0][8] ),
        .\FIFO_reg[3][0][9]_0 (\FIFO_reg[3][0][9] ),
        .\FIFO_reg[3][1][0]_0 (\FIFO_reg[3][1][0] ),
        .\FIFO_reg[3][1][10]_0 (\FIFO_reg[3][1][10] ),
        .\FIFO_reg[3][1][11]_0 (\FIFO_reg[3][1][11] ),
        .\FIFO_reg[3][1][12]_0 (\FIFO_reg[3][1][12] ),
        .\FIFO_reg[3][1][13]_0 (\FIFO_reg[3][1][13] ),
        .\FIFO_reg[3][1][14]_0 (\FIFO_reg[3][1][14] ),
        .\FIFO_reg[3][1][15]_0 (dout_IM),
        .\FIFO_reg[3][1][15]_1 ({SR_FIFO_inst_n_70,SR_FIFO_inst_n_71,SR_FIFO_inst_n_72,SR_FIFO_inst_n_73}),
        .\FIFO_reg[3][1][15]_2 (\FIFO_reg[3][1][15] ),
        .\FIFO_reg[3][1][1]_0 (\FIFO_reg[3][1][1] ),
        .\FIFO_reg[3][1][2]_0 (\FIFO_reg[3][1][2] ),
        .\FIFO_reg[3][1][3]_0 (\FIFO_reg[3][1][3] ),
        .\FIFO_reg[3][1][4]_0 (\FIFO_reg[3][1][4] ),
        .\FIFO_reg[3][1][5]_0 (\FIFO_reg[3][1][5] ),
        .\FIFO_reg[3][1][6]_0 (\FIFO_reg[3][1][6] ),
        .\FIFO_reg[3][1][7]_0 (\FIFO_reg[3][1][7] ),
        .\FIFO_reg[3][1][8]_0 (\FIFO_reg[3][1][8] ),
        .\FIFO_reg[3][1][9]_0 (\FIFO_reg[3][1][9] ),
        .Q({\FIFODec_BU_reg_n_0_[0][15] ,\FIFODec_BU_reg_n_0_[0][14] ,\FIFODec_BU_reg_n_0_[0][13] ,\FIFODec_BU_reg_n_0_[0][12] }),
        .S({SR_FIFO_inst_n_66,SR_FIFO_inst_n_67,SR_FIFO_inst_n_68,SR_FIFO_inst_n_69}),
        .arg_carry__2({\InDec_BU_reg_n_0_[0][15] ,\InDec_BU_reg_n_0_[0][14] ,\InDec_BU_reg_n_0_[0][13] ,\InDec_BU_reg_n_0_[0][12] }),
        .\arg_inferred__0/i__carry__2 ({\FIFODec_BU_reg_n_0_[1][15] ,\FIFODec_BU_reg_n_0_[1][14] ,\FIFODec_BU_reg_n_0_[1][13] ,\FIFODec_BU_reg_n_0_[1][12] }),
        .\arg_inferred__0/i__carry__2_0 ({\InDec_BU_reg_n_0_[1][15] ,\InDec_BU_reg_n_0_[1][14] ,\InDec_BU_reg_n_0_[1][13] ,\InDec_BU_reg_n_0_[1][12] }),
        .clk(clk),
        .\ltOp_inferred__2/i__carry (BU_inst_n_1),
        .reset(reset),
        .reset_0(SR_FIFO_inst_n_64),
        .reset_1(SR_FIFO_inst_n_65),
        .reset_2(SR_FIFO_inst_n_74),
        .reset_3(SR_FIFO_inst_n_75));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TF_ROM__parameterized1 TF_ROM_inst
       (.B({B[7],B[4]}),
        .Q(data_counter_ppF),
        .\data_counter_ppF_reg[0] ({TF_ROM_inst_n_2,TF_ROM_inst_n_3,TF_ROM_inst_n_4}));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT3 #(
    .INIT(8'h48)) 
    \data_counter[0]_i_1__0 
       (.I0(state),
        .I1(go_data_counter),
        .I2(data_counter[0]),
        .O(\data_counter[0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT4 #(
    .INIT(16'h7080)) 
    \data_counter[1]_i_1__0 
       (.I0(data_counter[0]),
        .I1(state),
        .I2(go_data_counter),
        .I3(data_counter[1]),
        .O(\data_counter[1]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT5 #(
    .INIT(32'h7F008000)) 
    \data_counter[2]_i_1__0 
       (.I0(data_counter[0]),
        .I1(data_counter[1]),
        .I2(state),
        .I3(go_data_counter),
        .I4(data_counter[2]),
        .O(\data_counter[2]_i_1__0_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \data_counter_pp1_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(data_counter[0]),
        .Q(data_counter_pp1[0]));
  FDCE #(
    .INIT(1'b0)) 
    \data_counter_pp1_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(data_counter[1]),
        .Q(data_counter_pp1[1]));
  FDCE #(
    .INIT(1'b0)) 
    \data_counter_pp1_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(data_counter[2]),
        .Q(data_counter_pp1[2]));
  FDCE #(
    .INIT(1'b0)) 
    \data_counter_ppF_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(data_counter_pp1[0]),
        .Q(data_counter_ppF[0]));
  FDCE #(
    .INIT(1'b0)) 
    \data_counter_ppF_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(data_counter_pp1[1]),
        .Q(data_counter_ppF[1]));
  FDCE #(
    .INIT(1'b0)) 
    \data_counter_ppF_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(data_counter_pp1[2]),
        .Q(data_counter_ppF[2]));
  FDCE #(
    .INIT(1'b0)) 
    \data_counter_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\data_counter[0]_i_1__0_n_0 ),
        .Q(data_counter[0]));
  FDCE #(
    .INIT(1'b0)) 
    \data_counter_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\data_counter[1]_i_1__0_n_0 ),
        .Q(data_counter[1]));
  FDCE #(
    .INIT(1'b0)) 
    \data_counter_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\data_counter[2]_i_1__0_n_0 ),
        .Q(data_counter[2]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_ppF_reg[0][0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Rotator_inst_n_15),
        .Q(Q[0]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_ppF_reg[0][10] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Rotator_inst_n_5),
        .Q(Q[10]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_ppF_reg[0][11] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Rotator_inst_n_4),
        .Q(Q[11]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_ppF_reg[0][12] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Rotator_inst_n_3),
        .Q(Q[12]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_ppF_reg[0][13] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Rotator_inst_n_2),
        .Q(Q[13]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_ppF_reg[0][14] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Rotator_inst_n_1),
        .Q(Q[14]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_ppF_reg[0][15] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Rotator_inst_n_0),
        .Q(Q[15]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_ppF_reg[0][1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Rotator_inst_n_14),
        .Q(Q[1]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_ppF_reg[0][2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Rotator_inst_n_13),
        .Q(Q[2]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_ppF_reg[0][3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Rotator_inst_n_12),
        .Q(Q[3]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_ppF_reg[0][4] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Rotator_inst_n_11),
        .Q(Q[4]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_ppF_reg[0][5] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Rotator_inst_n_10),
        .Q(Q[5]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_ppF_reg[0][6] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Rotator_inst_n_9),
        .Q(Q[6]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_ppF_reg[0][7] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Rotator_inst_n_8),
        .Q(Q[7]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_ppF_reg[0][8] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Rotator_inst_n_7),
        .Q(Q[8]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_ppF_reg[0][9] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Rotator_inst_n_6),
        .Q(Q[9]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_ppF_reg[1][0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Rotator_inst_n_31),
        .Q(\data_out_ppF_reg[1][15]_0 [0]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_ppF_reg[1][10] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Rotator_inst_n_21),
        .Q(\data_out_ppF_reg[1][15]_0 [10]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_ppF_reg[1][11] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Rotator_inst_n_20),
        .Q(\data_out_ppF_reg[1][15]_0 [11]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_ppF_reg[1][12] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Rotator_inst_n_19),
        .Q(\data_out_ppF_reg[1][15]_0 [12]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_ppF_reg[1][13] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Rotator_inst_n_18),
        .Q(\data_out_ppF_reg[1][15]_0 [13]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_ppF_reg[1][14] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Rotator_inst_n_17),
        .Q(\data_out_ppF_reg[1][15]_0 [14]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_ppF_reg[1][15] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Rotator_inst_n_16),
        .Q(\data_out_ppF_reg[1][15]_0 [15]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_ppF_reg[1][1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Rotator_inst_n_30),
        .Q(\data_out_ppF_reg[1][15]_0 [1]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_ppF_reg[1][2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Rotator_inst_n_29),
        .Q(\data_out_ppF_reg[1][15]_0 [2]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_ppF_reg[1][3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Rotator_inst_n_28),
        .Q(\data_out_ppF_reg[1][15]_0 [3]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_ppF_reg[1][4] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Rotator_inst_n_27),
        .Q(\data_out_ppF_reg[1][15]_0 [4]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_ppF_reg[1][5] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Rotator_inst_n_26),
        .Q(\data_out_ppF_reg[1][15]_0 [5]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_ppF_reg[1][6] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Rotator_inst_n_25),
        .Q(\data_out_ppF_reg[1][15]_0 [6]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_ppF_reg[1][7] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Rotator_inst_n_24),
        .Q(\data_out_ppF_reg[1][15]_0 [7]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_ppF_reg[1][8] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Rotator_inst_n_23),
        .Q(\data_out_ppF_reg[1][15]_0 [8]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_ppF_reg[1][9] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Rotator_inst_n_22),
        .Q(\data_out_ppF_reg[1][15]_0 [9]));
  LUT2 #(
    .INIT(4'hE)) 
    gtOp_carry_i_2__0
       (.I0(BU_inst_n_3),
        .I1(reset),
        .O(gtOp_carry_i_2__0_n_0));
  FDCE #(
    .INIT(1'b0)) 
    halfway_pp1_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(halfway),
        .Q(halfway_pp1));
  FDCE #(
    .INIT(1'b0)) 
    halfway_pp2_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(halfway_pp1),
        .Q(halfway_pp2));
  FDCE #(
    .INIT(1'b0)) 
    halfway_ppF_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(halfway_pp2),
        .Q(halfway_ppF));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE" *) 
  LDCE #(
    .INIT(1'b0)) 
    halfway_reg
       (.CLR(halfway_reg_i_1__0_n_0),
        .D(data_counter[2]),
        .G(data_counter[2]),
        .GE(1'b1),
        .Q(halfway));
  LUT2 #(
    .INIT(4'hB)) 
    halfway_reg_i_1__0
       (.I0(reset),
        .I1(data_counter[2]),
        .O(halfway_reg_i_1__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__2_i_1__15
       (.I0(\InDec_BU_reg_n_0_[0][15] ),
        .I1(\FIFODec_BU_reg_n_0_[0][15] ),
        .O(i__carry__2_i_1__15_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__2_i_1__16
       (.I0(\InDec_BU_reg_n_0_[1][15] ),
        .I1(\FIFODec_BU_reg_n_0_[1][15] ),
        .O(i__carry__2_i_1__16_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__2_i_2__13
       (.I0(\InDec_BU_reg_n_0_[0][14] ),
        .I1(\FIFODec_BU_reg_n_0_[0][14] ),
        .O(i__carry__2_i_2__13_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__2_i_2__14
       (.I0(\InDec_BU_reg_n_0_[1][14] ),
        .I1(\FIFODec_BU_reg_n_0_[1][14] ),
        .O(i__carry__2_i_2__14_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__2_i_3__12
       (.I0(\InDec_BU_reg_n_0_[0][13] ),
        .I1(\FIFODec_BU_reg_n_0_[0][13] ),
        .O(i__carry__2_i_3__12_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__2_i_3__13
       (.I0(\InDec_BU_reg_n_0_[1][13] ),
        .I1(\FIFODec_BU_reg_n_0_[1][13] ),
        .O(i__carry__2_i_3__13_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__2_i_4__2
       (.I0(\InDec_BU_reg_n_0_[0][12] ),
        .I1(\FIFODec_BU_reg_n_0_[0][12] ),
        .O(i__carry__2_i_4__2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__2_i_4__3
       (.I0(\InDec_BU_reg_n_0_[1][12] ),
        .I1(\FIFODec_BU_reg_n_0_[1][12] ),
        .O(i__carry__2_i_4__3_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry_i_2__29
       (.I0(reset),
        .I1(BU_inst_n_2),
        .O(i__carry_i_2__29_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    i__carry_i_2__5
       (.I0(BU_inst_n_2),
        .I1(reset),
        .O(i__carry_i_2__5_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    ltOp_carry_i_2__0
       (.I0(reset),
        .I1(BU_inst_n_3),
        .O(ltOp_carry_i_2__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT4 #(
    .INIT(16'hF800)) 
    state_i_1
       (.I0(sync_counter[1]),
        .I1(sync_counter[0]),
        .I2(state),
        .I3(go_data_counter),
        .O(state_i_1_n_0));
  FDCE #(
    .INIT(1'b0)) 
    state_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(state_i_1_n_0),
        .Q(state));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT3 #(
    .INIT(8'h82)) 
    \sync_counter[0]_i_1 
       (.I0(go_data_counter),
        .I1(state),
        .I2(sync_counter[0]),
        .O(\sync_counter[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT4 #(
    .INIT(16'hC408)) 
    \sync_counter[1]_i_1 
       (.I0(sync_counter[0]),
        .I1(go_data_counter),
        .I2(state),
        .I3(sync_counter[1]),
        .O(\sync_counter[1]_i_1_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \sync_counter_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\sync_counter[0]_i_1_n_0 ),
        .Q(sync_counter[0]));
  FDCE #(
    .INIT(1'b0)) 
    \sync_counter_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\sync_counter[1]_i_1_n_0 ),
        .Q(sync_counter[1]));
endmodule

(* ORIG_REF_NAME = "SDF_Stage" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_SDF_Stage__parameterized3
   (Q,
    \data_out_ppF_reg[1][15]_0 ,
    reset,
    clk,
    go_data_counter,
    D,
    \Data_in_ppF_reg[1][15]_0 );
  output [15:0]Q;
  output [15:0]\data_out_ppF_reg[1][15]_0 ;
  input reset;
  input clk;
  input go_data_counter;
  input [15:0]D;
  input [15:0]\Data_in_ppF_reg[1][15]_0 ;

  wire [15:0]\BU_ROT[0]_37 ;
  wire [15:0]\BU_ROT[1]_36 ;
  wire [15:0]\BU_ROT_ppF_reg[0]_27 ;
  wire [15:0]\BU_ROT_ppF_reg[1]_26 ;
  wire BU_inst_n_0;
  wire BU_inst_n_1;
  wire BU_inst_n_2;
  wire BU_inst_n_3;
  wire [15:0]D;
  wire [15:0]\Data_in_ppF_reg[1][15]_0 ;
  wire \Data_in_ppF_reg_n_0_[0][0] ;
  wire \Data_in_ppF_reg_n_0_[0][10] ;
  wire \Data_in_ppF_reg_n_0_[0][11] ;
  wire \Data_in_ppF_reg_n_0_[0][12] ;
  wire \Data_in_ppF_reg_n_0_[0][13] ;
  wire \Data_in_ppF_reg_n_0_[0][14] ;
  wire \Data_in_ppF_reg_n_0_[0][15] ;
  wire \Data_in_ppF_reg_n_0_[0][1] ;
  wire \Data_in_ppF_reg_n_0_[0][2] ;
  wire \Data_in_ppF_reg_n_0_[0][3] ;
  wire \Data_in_ppF_reg_n_0_[0][4] ;
  wire \Data_in_ppF_reg_n_0_[0][5] ;
  wire \Data_in_ppF_reg_n_0_[0][6] ;
  wire \Data_in_ppF_reg_n_0_[0][7] ;
  wire \Data_in_ppF_reg_n_0_[0][8] ;
  wire \Data_in_ppF_reg_n_0_[0][9] ;
  wire \Data_in_ppF_reg_n_0_[1][0] ;
  wire \Data_in_ppF_reg_n_0_[1][10] ;
  wire \Data_in_ppF_reg_n_0_[1][11] ;
  wire \Data_in_ppF_reg_n_0_[1][12] ;
  wire \Data_in_ppF_reg_n_0_[1][13] ;
  wire \Data_in_ppF_reg_n_0_[1][14] ;
  wire \Data_in_ppF_reg_n_0_[1][15] ;
  wire \Data_in_ppF_reg_n_0_[1][1] ;
  wire \Data_in_ppF_reg_n_0_[1][2] ;
  wire \Data_in_ppF_reg_n_0_[1][3] ;
  wire \Data_in_ppF_reg_n_0_[1][4] ;
  wire \Data_in_ppF_reg_n_0_[1][5] ;
  wire \Data_in_ppF_reg_n_0_[1][6] ;
  wire \Data_in_ppF_reg_n_0_[1][7] ;
  wire \Data_in_ppF_reg_n_0_[1][8] ;
  wire \Data_in_ppF_reg_n_0_[1][9] ;
  wire \FIFODec_BU_reg_n_0_[0][0] ;
  wire \FIFODec_BU_reg_n_0_[0][10] ;
  wire \FIFODec_BU_reg_n_0_[0][11] ;
  wire \FIFODec_BU_reg_n_0_[0][12] ;
  wire \FIFODec_BU_reg_n_0_[0][13] ;
  wire \FIFODec_BU_reg_n_0_[0][14] ;
  wire \FIFODec_BU_reg_n_0_[0][15] ;
  wire \FIFODec_BU_reg_n_0_[0][1] ;
  wire \FIFODec_BU_reg_n_0_[0][2] ;
  wire \FIFODec_BU_reg_n_0_[0][3] ;
  wire \FIFODec_BU_reg_n_0_[0][4] ;
  wire \FIFODec_BU_reg_n_0_[0][5] ;
  wire \FIFODec_BU_reg_n_0_[0][6] ;
  wire \FIFODec_BU_reg_n_0_[0][7] ;
  wire \FIFODec_BU_reg_n_0_[0][8] ;
  wire \FIFODec_BU_reg_n_0_[0][9] ;
  wire \FIFODec_BU_reg_n_0_[1][0] ;
  wire \FIFODec_BU_reg_n_0_[1][10] ;
  wire \FIFODec_BU_reg_n_0_[1][11] ;
  wire \FIFODec_BU_reg_n_0_[1][12] ;
  wire \FIFODec_BU_reg_n_0_[1][13] ;
  wire \FIFODec_BU_reg_n_0_[1][14] ;
  wire \FIFODec_BU_reg_n_0_[1][15] ;
  wire \FIFODec_BU_reg_n_0_[1][1] ;
  wire \FIFODec_BU_reg_n_0_[1][2] ;
  wire \FIFODec_BU_reg_n_0_[1][3] ;
  wire \FIFODec_BU_reg_n_0_[1][4] ;
  wire \FIFODec_BU_reg_n_0_[1][5] ;
  wire \FIFODec_BU_reg_n_0_[1][6] ;
  wire \FIFODec_BU_reg_n_0_[1][7] ;
  wire \FIFODec_BU_reg_n_0_[1][8] ;
  wire \FIFODec_BU_reg_n_0_[1][9] ;
  wire [15:0]\FIFODec_OutMux_pp1_reg[0]_28 ;
  wire [15:0]\FIFODec_OutMux_pp1_reg[1]_31 ;
  wire [15:0]\FIFODec_OutMux_ppF_reg[0]_29 ;
  wire [15:0]\FIFODec_OutMux_ppF_reg[1]_32 ;
  wire \FIFODec_OutMux_reg_n_0_[0][0] ;
  wire \FIFODec_OutMux_reg_n_0_[0][10] ;
  wire \FIFODec_OutMux_reg_n_0_[0][11] ;
  wire \FIFODec_OutMux_reg_n_0_[0][12] ;
  wire \FIFODec_OutMux_reg_n_0_[0][13] ;
  wire \FIFODec_OutMux_reg_n_0_[0][14] ;
  wire \FIFODec_OutMux_reg_n_0_[0][15] ;
  wire \FIFODec_OutMux_reg_n_0_[0][1] ;
  wire \FIFODec_OutMux_reg_n_0_[0][2] ;
  wire \FIFODec_OutMux_reg_n_0_[0][3] ;
  wire \FIFODec_OutMux_reg_n_0_[0][4] ;
  wire \FIFODec_OutMux_reg_n_0_[0][5] ;
  wire \FIFODec_OutMux_reg_n_0_[0][6] ;
  wire \FIFODec_OutMux_reg_n_0_[0][7] ;
  wire \FIFODec_OutMux_reg_n_0_[0][8] ;
  wire \FIFODec_OutMux_reg_n_0_[0][9] ;
  wire \FIFODec_OutMux_reg_n_0_[1][0] ;
  wire \FIFODec_OutMux_reg_n_0_[1][10] ;
  wire \FIFODec_OutMux_reg_n_0_[1][11] ;
  wire \FIFODec_OutMux_reg_n_0_[1][12] ;
  wire \FIFODec_OutMux_reg_n_0_[1][13] ;
  wire \FIFODec_OutMux_reg_n_0_[1][14] ;
  wire \FIFODec_OutMux_reg_n_0_[1][15] ;
  wire \FIFODec_OutMux_reg_n_0_[1][1] ;
  wire \FIFODec_OutMux_reg_n_0_[1][2] ;
  wire \FIFODec_OutMux_reg_n_0_[1][3] ;
  wire \FIFODec_OutMux_reg_n_0_[1][4] ;
  wire \FIFODec_OutMux_reg_n_0_[1][5] ;
  wire \FIFODec_OutMux_reg_n_0_[1][6] ;
  wire \FIFODec_OutMux_reg_n_0_[1][7] ;
  wire \FIFODec_OutMux_reg_n_0_[1][8] ;
  wire \FIFODec_OutMux_reg_n_0_[1][9] ;
  wire [15:0]\FIFOMux_FIFO[0]_38 ;
  wire [15:0]\FIFOMux_FIFO[1]_39 ;
  wire \InDec_BU_reg_n_0_[0][0] ;
  wire \InDec_BU_reg_n_0_[0][10] ;
  wire \InDec_BU_reg_n_0_[0][11] ;
  wire \InDec_BU_reg_n_0_[0][12] ;
  wire \InDec_BU_reg_n_0_[0][13] ;
  wire \InDec_BU_reg_n_0_[0][14] ;
  wire \InDec_BU_reg_n_0_[0][15] ;
  wire \InDec_BU_reg_n_0_[0][1] ;
  wire \InDec_BU_reg_n_0_[0][2] ;
  wire \InDec_BU_reg_n_0_[0][3] ;
  wire \InDec_BU_reg_n_0_[0][4] ;
  wire \InDec_BU_reg_n_0_[0][5] ;
  wire \InDec_BU_reg_n_0_[0][6] ;
  wire \InDec_BU_reg_n_0_[0][7] ;
  wire \InDec_BU_reg_n_0_[0][8] ;
  wire \InDec_BU_reg_n_0_[0][9] ;
  wire \InDec_BU_reg_n_0_[1][0] ;
  wire \InDec_BU_reg_n_0_[1][10] ;
  wire \InDec_BU_reg_n_0_[1][11] ;
  wire \InDec_BU_reg_n_0_[1][12] ;
  wire \InDec_BU_reg_n_0_[1][13] ;
  wire \InDec_BU_reg_n_0_[1][14] ;
  wire \InDec_BU_reg_n_0_[1][15] ;
  wire \InDec_BU_reg_n_0_[1][1] ;
  wire \InDec_BU_reg_n_0_[1][2] ;
  wire \InDec_BU_reg_n_0_[1][3] ;
  wire \InDec_BU_reg_n_0_[1][4] ;
  wire \InDec_BU_reg_n_0_[1][5] ;
  wire \InDec_BU_reg_n_0_[1][6] ;
  wire \InDec_BU_reg_n_0_[1][7] ;
  wire \InDec_BU_reg_n_0_[1][8] ;
  wire \InDec_BU_reg_n_0_[1][9] ;
  wire \InDec_FIFOMux_reg_n_0_[0][0] ;
  wire \InDec_FIFOMux_reg_n_0_[0][10] ;
  wire \InDec_FIFOMux_reg_n_0_[0][11] ;
  wire \InDec_FIFOMux_reg_n_0_[0][12] ;
  wire \InDec_FIFOMux_reg_n_0_[0][13] ;
  wire \InDec_FIFOMux_reg_n_0_[0][14] ;
  wire \InDec_FIFOMux_reg_n_0_[0][15] ;
  wire \InDec_FIFOMux_reg_n_0_[0][1] ;
  wire \InDec_FIFOMux_reg_n_0_[0][2] ;
  wire \InDec_FIFOMux_reg_n_0_[0][3] ;
  wire \InDec_FIFOMux_reg_n_0_[0][4] ;
  wire \InDec_FIFOMux_reg_n_0_[0][5] ;
  wire \InDec_FIFOMux_reg_n_0_[0][6] ;
  wire \InDec_FIFOMux_reg_n_0_[0][7] ;
  wire \InDec_FIFOMux_reg_n_0_[0][8] ;
  wire \InDec_FIFOMux_reg_n_0_[0][9] ;
  wire \InDec_FIFOMux_reg_n_0_[1][0] ;
  wire \InDec_FIFOMux_reg_n_0_[1][10] ;
  wire \InDec_FIFOMux_reg_n_0_[1][11] ;
  wire \InDec_FIFOMux_reg_n_0_[1][12] ;
  wire \InDec_FIFOMux_reg_n_0_[1][13] ;
  wire \InDec_FIFOMux_reg_n_0_[1][14] ;
  wire \InDec_FIFOMux_reg_n_0_[1][15] ;
  wire \InDec_FIFOMux_reg_n_0_[1][1] ;
  wire \InDec_FIFOMux_reg_n_0_[1][2] ;
  wire \InDec_FIFOMux_reg_n_0_[1][3] ;
  wire \InDec_FIFOMux_reg_n_0_[1][4] ;
  wire \InDec_FIFOMux_reg_n_0_[1][5] ;
  wire \InDec_FIFOMux_reg_n_0_[1][6] ;
  wire \InDec_FIFOMux_reg_n_0_[1][7] ;
  wire \InDec_FIFOMux_reg_n_0_[1][8] ;
  wire \InDec_FIFOMux_reg_n_0_[1][9] ;
  wire [15:0]Q;
  wire Rotator_inst_n_0;
  wire Rotator_inst_n_1;
  wire Rotator_inst_n_10;
  wire Rotator_inst_n_11;
  wire Rotator_inst_n_12;
  wire Rotator_inst_n_13;
  wire Rotator_inst_n_14;
  wire Rotator_inst_n_15;
  wire Rotator_inst_n_16;
  wire Rotator_inst_n_17;
  wire Rotator_inst_n_18;
  wire Rotator_inst_n_19;
  wire Rotator_inst_n_2;
  wire Rotator_inst_n_20;
  wire Rotator_inst_n_21;
  wire Rotator_inst_n_22;
  wire Rotator_inst_n_23;
  wire Rotator_inst_n_24;
  wire Rotator_inst_n_25;
  wire Rotator_inst_n_26;
  wire Rotator_inst_n_27;
  wire Rotator_inst_n_28;
  wire Rotator_inst_n_29;
  wire Rotator_inst_n_3;
  wire Rotator_inst_n_30;
  wire Rotator_inst_n_31;
  wire Rotator_inst_n_4;
  wire Rotator_inst_n_5;
  wire Rotator_inst_n_6;
  wire Rotator_inst_n_7;
  wire Rotator_inst_n_8;
  wire Rotator_inst_n_9;
  wire SR_FIFO_inst_n_0;
  wire SR_FIFO_inst_n_1;
  wire SR_FIFO_inst_n_10;
  wire SR_FIFO_inst_n_11;
  wire SR_FIFO_inst_n_12;
  wire SR_FIFO_inst_n_13;
  wire SR_FIFO_inst_n_2;
  wire SR_FIFO_inst_n_3;
  wire SR_FIFO_inst_n_4;
  wire SR_FIFO_inst_n_5;
  wire SR_FIFO_inst_n_6;
  wire SR_FIFO_inst_n_7;
  wire SR_FIFO_inst_n_8;
  wire SR_FIFO_inst_n_9;
  wire TF_ROM_inst_n_0;
  wire TF_ROM_inst_n_1;
  wire clk;
  wire [1:0]data_counter;
  wire \data_counter[0]_i_1__1_n_0 ;
  wire \data_counter[1]_i_1__1_n_0 ;
  wire [1:0]data_counter_pp1;
  wire [1:0]data_counter_ppF;
  wire [15:0]\data_out_ppF_reg[1][15]_0 ;
  wire [15:0]dout_IM;
  wire [15:0]dout_RE;
  wire go_data_counter;
  wire gtOp_carry_i_2__1_n_0;
  wire halfway;
  wire halfway_pp1;
  wire halfway_pp2;
  wire halfway_ppF;
  wire halfway_reg_i_1__1_n_0;
  wire i__carry__2_i_1__17_n_0;
  wire i__carry__2_i_1__18_n_0;
  wire i__carry__2_i_2__16_n_0;
  wire i__carry__2_i_2__17_n_0;
  wire i__carry__2_i_3__15_n_0;
  wire i__carry__2_i_3__16_n_0;
  wire i__carry__2_i_4__5_n_0;
  wire i__carry__2_i_4__6_n_0;
  wire i__carry_i_2__11_n_0;
  wire i__carry_i_2__35_n_0;
  wire ltOp_carry_i_2__1_n_0;
  wire reset;
  wire state;
  wire state_i_1__0_n_0;
  wire [2:0]sync_counter;
  wire \sync_counter[0]_i_1__0_n_0 ;
  wire \sync_counter[1]_i_1__0_n_0 ;
  wire \sync_counter[2]_i_1_n_0 ;

  FDCE #(
    .INIT(1'b0)) 
    \BU_ROT_ppF_reg[0][0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\BU_ROT[0]_37 [0]),
        .Q(\BU_ROT_ppF_reg[0]_27 [0]));
  FDCE #(
    .INIT(1'b0)) 
    \BU_ROT_ppF_reg[0][10] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\BU_ROT[0]_37 [10]),
        .Q(\BU_ROT_ppF_reg[0]_27 [10]));
  FDCE #(
    .INIT(1'b0)) 
    \BU_ROT_ppF_reg[0][11] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\BU_ROT[0]_37 [11]),
        .Q(\BU_ROT_ppF_reg[0]_27 [11]));
  FDCE #(
    .INIT(1'b0)) 
    \BU_ROT_ppF_reg[0][12] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\BU_ROT[0]_37 [12]),
        .Q(\BU_ROT_ppF_reg[0]_27 [12]));
  FDCE #(
    .INIT(1'b0)) 
    \BU_ROT_ppF_reg[0][13] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\BU_ROT[0]_37 [13]),
        .Q(\BU_ROT_ppF_reg[0]_27 [13]));
  FDCE #(
    .INIT(1'b0)) 
    \BU_ROT_ppF_reg[0][14] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\BU_ROT[0]_37 [14]),
        .Q(\BU_ROT_ppF_reg[0]_27 [14]));
  FDCE #(
    .INIT(1'b0)) 
    \BU_ROT_ppF_reg[0][15] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\BU_ROT[0]_37 [15]),
        .Q(\BU_ROT_ppF_reg[0]_27 [15]));
  FDCE #(
    .INIT(1'b0)) 
    \BU_ROT_ppF_reg[0][1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\BU_ROT[0]_37 [1]),
        .Q(\BU_ROT_ppF_reg[0]_27 [1]));
  FDCE #(
    .INIT(1'b0)) 
    \BU_ROT_ppF_reg[0][2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\BU_ROT[0]_37 [2]),
        .Q(\BU_ROT_ppF_reg[0]_27 [2]));
  FDCE #(
    .INIT(1'b0)) 
    \BU_ROT_ppF_reg[0][3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\BU_ROT[0]_37 [3]),
        .Q(\BU_ROT_ppF_reg[0]_27 [3]));
  FDCE #(
    .INIT(1'b0)) 
    \BU_ROT_ppF_reg[0][4] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\BU_ROT[0]_37 [4]),
        .Q(\BU_ROT_ppF_reg[0]_27 [4]));
  FDCE #(
    .INIT(1'b0)) 
    \BU_ROT_ppF_reg[0][5] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\BU_ROT[0]_37 [5]),
        .Q(\BU_ROT_ppF_reg[0]_27 [5]));
  FDCE #(
    .INIT(1'b0)) 
    \BU_ROT_ppF_reg[0][6] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\BU_ROT[0]_37 [6]),
        .Q(\BU_ROT_ppF_reg[0]_27 [6]));
  FDCE #(
    .INIT(1'b0)) 
    \BU_ROT_ppF_reg[0][7] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\BU_ROT[0]_37 [7]),
        .Q(\BU_ROT_ppF_reg[0]_27 [7]));
  FDCE #(
    .INIT(1'b0)) 
    \BU_ROT_ppF_reg[0][8] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\BU_ROT[0]_37 [8]),
        .Q(\BU_ROT_ppF_reg[0]_27 [8]));
  FDCE #(
    .INIT(1'b0)) 
    \BU_ROT_ppF_reg[0][9] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\BU_ROT[0]_37 [9]),
        .Q(\BU_ROT_ppF_reg[0]_27 [9]));
  FDCE #(
    .INIT(1'b0)) 
    \BU_ROT_ppF_reg[1][0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\BU_ROT[1]_36 [0]),
        .Q(\BU_ROT_ppF_reg[1]_26 [0]));
  FDCE #(
    .INIT(1'b0)) 
    \BU_ROT_ppF_reg[1][10] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\BU_ROT[1]_36 [10]),
        .Q(\BU_ROT_ppF_reg[1]_26 [10]));
  FDCE #(
    .INIT(1'b0)) 
    \BU_ROT_ppF_reg[1][11] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\BU_ROT[1]_36 [11]),
        .Q(\BU_ROT_ppF_reg[1]_26 [11]));
  FDCE #(
    .INIT(1'b0)) 
    \BU_ROT_ppF_reg[1][12] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\BU_ROT[1]_36 [12]),
        .Q(\BU_ROT_ppF_reg[1]_26 [12]));
  FDCE #(
    .INIT(1'b0)) 
    \BU_ROT_ppF_reg[1][13] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\BU_ROT[1]_36 [13]),
        .Q(\BU_ROT_ppF_reg[1]_26 [13]));
  FDCE #(
    .INIT(1'b0)) 
    \BU_ROT_ppF_reg[1][14] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\BU_ROT[1]_36 [14]),
        .Q(\BU_ROT_ppF_reg[1]_26 [14]));
  FDCE #(
    .INIT(1'b0)) 
    \BU_ROT_ppF_reg[1][15] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\BU_ROT[1]_36 [15]),
        .Q(\BU_ROT_ppF_reg[1]_26 [15]));
  FDCE #(
    .INIT(1'b0)) 
    \BU_ROT_ppF_reg[1][1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\BU_ROT[1]_36 [1]),
        .Q(\BU_ROT_ppF_reg[1]_26 [1]));
  FDCE #(
    .INIT(1'b0)) 
    \BU_ROT_ppF_reg[1][2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\BU_ROT[1]_36 [2]),
        .Q(\BU_ROT_ppF_reg[1]_26 [2]));
  FDCE #(
    .INIT(1'b0)) 
    \BU_ROT_ppF_reg[1][3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\BU_ROT[1]_36 [3]),
        .Q(\BU_ROT_ppF_reg[1]_26 [3]));
  FDCE #(
    .INIT(1'b0)) 
    \BU_ROT_ppF_reg[1][4] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\BU_ROT[1]_36 [4]),
        .Q(\BU_ROT_ppF_reg[1]_26 [4]));
  FDCE #(
    .INIT(1'b0)) 
    \BU_ROT_ppF_reg[1][5] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\BU_ROT[1]_36 [5]),
        .Q(\BU_ROT_ppF_reg[1]_26 [5]));
  FDCE #(
    .INIT(1'b0)) 
    \BU_ROT_ppF_reg[1][6] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\BU_ROT[1]_36 [6]),
        .Q(\BU_ROT_ppF_reg[1]_26 [6]));
  FDCE #(
    .INIT(1'b0)) 
    \BU_ROT_ppF_reg[1][7] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\BU_ROT[1]_36 [7]),
        .Q(\BU_ROT_ppF_reg[1]_26 [7]));
  FDCE #(
    .INIT(1'b0)) 
    \BU_ROT_ppF_reg[1][8] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\BU_ROT[1]_36 [8]),
        .Q(\BU_ROT_ppF_reg[1]_26 [8]));
  FDCE #(
    .INIT(1'b0)) 
    \BU_ROT_ppF_reg[1][9] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\BU_ROT[1]_36 [9]),
        .Q(\BU_ROT_ppF_reg[1]_26 [9]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_R2_BU_0 BU_inst
       (.\BU_ROT_ppF_reg[0][14] (i__carry_i_2__35_n_0),
        .\BU_ROT_ppF_reg[0][14]_0 (i__carry_i_2__11_n_0),
        .\BU_ROT_ppF_reg[0][15] ({\FIFODec_BU_reg_n_0_[0][15] ,\FIFODec_BU_reg_n_0_[0][11] ,\FIFODec_BU_reg_n_0_[0][10] ,\FIFODec_BU_reg_n_0_[0][9] ,\FIFODec_BU_reg_n_0_[0][8] ,\FIFODec_BU_reg_n_0_[0][7] ,\FIFODec_BU_reg_n_0_[0][6] ,\FIFODec_BU_reg_n_0_[0][5] ,\FIFODec_BU_reg_n_0_[0][4] ,\FIFODec_BU_reg_n_0_[0][3] ,\FIFODec_BU_reg_n_0_[0][2] ,\FIFODec_BU_reg_n_0_[0][1] ,\FIFODec_BU_reg_n_0_[0][0] }),
        .\BU_ROT_ppF_reg[0][15]_0 ({i__carry__2_i_1__17_n_0,i__carry__2_i_2__16_n_0,i__carry__2_i_3__15_n_0,i__carry__2_i_4__5_n_0}),
        .\BU_ROT_ppF_reg[1][14] (ltOp_carry_i_2__1_n_0),
        .\BU_ROT_ppF_reg[1][14]_0 (gtOp_carry_i_2__1_n_0),
        .\BU_ROT_ppF_reg[1][15] ({\FIFODec_BU_reg_n_0_[1][15] ,\FIFODec_BU_reg_n_0_[1][11] ,\FIFODec_BU_reg_n_0_[1][10] ,\FIFODec_BU_reg_n_0_[1][9] ,\FIFODec_BU_reg_n_0_[1][8] ,\FIFODec_BU_reg_n_0_[1][7] ,\FIFODec_BU_reg_n_0_[1][6] ,\FIFODec_BU_reg_n_0_[1][5] ,\FIFODec_BU_reg_n_0_[1][4] ,\FIFODec_BU_reg_n_0_[1][3] ,\FIFODec_BU_reg_n_0_[1][2] ,\FIFODec_BU_reg_n_0_[1][1] ,\FIFODec_BU_reg_n_0_[1][0] }),
        .\BU_ROT_ppF_reg[1][15]_0 ({i__carry__2_i_1__18_n_0,i__carry__2_i_2__17_n_0,i__carry__2_i_3__16_n_0,i__carry__2_i_4__6_n_0}),
        .CO(BU_inst_n_0),
        .D(\BU_ROT[1]_36 ),
        .DI(SR_FIFO_inst_n_12),
        .\FIFO_reg[0][0][15] (SR_FIFO_inst_n_0),
        .\FIFO_reg[0][0][15]_0 (SR_FIFO_inst_n_10),
        .\FIFO_reg[0][0][15]_1 ({\InDec_FIFOMux_reg_n_0_[0][15] ,\InDec_FIFOMux_reg_n_0_[0][14] ,\InDec_FIFOMux_reg_n_0_[0][13] ,\InDec_FIFOMux_reg_n_0_[0][12] ,\InDec_FIFOMux_reg_n_0_[0][11] ,\InDec_FIFOMux_reg_n_0_[0][10] ,\InDec_FIFOMux_reg_n_0_[0][9] ,\InDec_FIFOMux_reg_n_0_[0][8] ,\InDec_FIFOMux_reg_n_0_[0][7] ,\InDec_FIFOMux_reg_n_0_[0][6] ,\InDec_FIFOMux_reg_n_0_[0][5] ,\InDec_FIFOMux_reg_n_0_[0][4] ,\InDec_FIFOMux_reg_n_0_[0][3] ,\InDec_FIFOMux_reg_n_0_[0][2] ,\InDec_FIFOMux_reg_n_0_[0][1] ,\InDec_FIFOMux_reg_n_0_[0][0] }),
        .\FIFO_reg[0][1][15] ({\InDec_BU_reg_n_0_[1][14] ,\InDec_BU_reg_n_0_[1][13] ,\InDec_BU_reg_n_0_[1][12] ,\InDec_BU_reg_n_0_[1][11] ,\InDec_BU_reg_n_0_[1][10] ,\InDec_BU_reg_n_0_[1][9] ,\InDec_BU_reg_n_0_[1][8] ,\InDec_BU_reg_n_0_[1][7] ,\InDec_BU_reg_n_0_[1][6] ,\InDec_BU_reg_n_0_[1][5] ,\InDec_BU_reg_n_0_[1][4] ,\InDec_BU_reg_n_0_[1][3] ,\InDec_BU_reg_n_0_[1][2] ,\InDec_BU_reg_n_0_[1][1] ,\InDec_BU_reg_n_0_[1][0] }),
        .\FIFO_reg[0][1][15]_0 (SR_FIFO_inst_n_13),
        .\FIFO_reg[0][1][15]_1 ({SR_FIFO_inst_n_6,SR_FIFO_inst_n_7,SR_FIFO_inst_n_8,SR_FIFO_inst_n_9}),
        .\FIFO_reg[0][1][15]_2 (SR_FIFO_inst_n_1),
        .\FIFO_reg[0][1][15]_3 (SR_FIFO_inst_n_11),
        .\FIFO_reg[0][1][15]_4 ({\InDec_FIFOMux_reg_n_0_[1][15] ,\InDec_FIFOMux_reg_n_0_[1][14] ,\InDec_FIFOMux_reg_n_0_[1][13] ,\InDec_FIFOMux_reg_n_0_[1][12] ,\InDec_FIFOMux_reg_n_0_[1][11] ,\InDec_FIFOMux_reg_n_0_[1][10] ,\InDec_FIFOMux_reg_n_0_[1][9] ,\InDec_FIFOMux_reg_n_0_[1][8] ,\InDec_FIFOMux_reg_n_0_[1][7] ,\InDec_FIFOMux_reg_n_0_[1][6] ,\InDec_FIFOMux_reg_n_0_[1][5] ,\InDec_FIFOMux_reg_n_0_[1][4] ,\InDec_FIFOMux_reg_n_0_[1][3] ,\InDec_FIFOMux_reg_n_0_[1][2] ,\InDec_FIFOMux_reg_n_0_[1][1] ,\InDec_FIFOMux_reg_n_0_[1][0] }),
        .Q({\InDec_BU_reg_n_0_[0][14] ,\InDec_BU_reg_n_0_[0][13] ,\InDec_BU_reg_n_0_[0][12] ,\InDec_BU_reg_n_0_[0][11] ,\InDec_BU_reg_n_0_[0][10] ,\InDec_BU_reg_n_0_[0][9] ,\InDec_BU_reg_n_0_[0][8] ,\InDec_BU_reg_n_0_[0][7] ,\InDec_BU_reg_n_0_[0][6] ,\InDec_BU_reg_n_0_[0][5] ,\InDec_BU_reg_n_0_[0][4] ,\InDec_BU_reg_n_0_[0][3] ,\InDec_BU_reg_n_0_[0][2] ,\InDec_BU_reg_n_0_[0][1] ,\InDec_BU_reg_n_0_[0][0] }),
        .S({SR_FIFO_inst_n_2,SR_FIFO_inst_n_3,SR_FIFO_inst_n_4,SR_FIFO_inst_n_5}),
        .\arg_inferred__0/i__carry__2_0 (BU_inst_n_1),
        .\arg_inferred__1/i__carry__2_0 (BU_inst_n_2),
        .\arg_inferred__2/i__carry__2_0 (BU_inst_n_3),
        .halfway_pp1(halfway_pp1),
        .reset(reset),
        .reset_0(\BU_ROT[0]_37 ),
        .reset_1(\FIFOMux_FIFO[0]_38 ),
        .reset_2(\FIFOMux_FIFO[1]_39 ));
  FDCE #(
    .INIT(1'b0)) 
    \Data_in_ppF_reg[0][0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(D[0]),
        .Q(\Data_in_ppF_reg_n_0_[0][0] ));
  FDCE #(
    .INIT(1'b0)) 
    \Data_in_ppF_reg[0][10] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(D[10]),
        .Q(\Data_in_ppF_reg_n_0_[0][10] ));
  FDCE #(
    .INIT(1'b0)) 
    \Data_in_ppF_reg[0][11] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(D[11]),
        .Q(\Data_in_ppF_reg_n_0_[0][11] ));
  FDCE #(
    .INIT(1'b0)) 
    \Data_in_ppF_reg[0][12] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(D[12]),
        .Q(\Data_in_ppF_reg_n_0_[0][12] ));
  FDCE #(
    .INIT(1'b0)) 
    \Data_in_ppF_reg[0][13] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(D[13]),
        .Q(\Data_in_ppF_reg_n_0_[0][13] ));
  FDCE #(
    .INIT(1'b0)) 
    \Data_in_ppF_reg[0][14] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(D[14]),
        .Q(\Data_in_ppF_reg_n_0_[0][14] ));
  FDCE #(
    .INIT(1'b0)) 
    \Data_in_ppF_reg[0][15] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(D[15]),
        .Q(\Data_in_ppF_reg_n_0_[0][15] ));
  FDCE #(
    .INIT(1'b0)) 
    \Data_in_ppF_reg[0][1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(D[1]),
        .Q(\Data_in_ppF_reg_n_0_[0][1] ));
  FDCE #(
    .INIT(1'b0)) 
    \Data_in_ppF_reg[0][2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(D[2]),
        .Q(\Data_in_ppF_reg_n_0_[0][2] ));
  FDCE #(
    .INIT(1'b0)) 
    \Data_in_ppF_reg[0][3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(D[3]),
        .Q(\Data_in_ppF_reg_n_0_[0][3] ));
  FDCE #(
    .INIT(1'b0)) 
    \Data_in_ppF_reg[0][4] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(D[4]),
        .Q(\Data_in_ppF_reg_n_0_[0][4] ));
  FDCE #(
    .INIT(1'b0)) 
    \Data_in_ppF_reg[0][5] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(D[5]),
        .Q(\Data_in_ppF_reg_n_0_[0][5] ));
  FDCE #(
    .INIT(1'b0)) 
    \Data_in_ppF_reg[0][6] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(D[6]),
        .Q(\Data_in_ppF_reg_n_0_[0][6] ));
  FDCE #(
    .INIT(1'b0)) 
    \Data_in_ppF_reg[0][7] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(D[7]),
        .Q(\Data_in_ppF_reg_n_0_[0][7] ));
  FDCE #(
    .INIT(1'b0)) 
    \Data_in_ppF_reg[0][8] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(D[8]),
        .Q(\Data_in_ppF_reg_n_0_[0][8] ));
  FDCE #(
    .INIT(1'b0)) 
    \Data_in_ppF_reg[0][9] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(D[9]),
        .Q(\Data_in_ppF_reg_n_0_[0][9] ));
  FDCE #(
    .INIT(1'b0)) 
    \Data_in_ppF_reg[1][0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\Data_in_ppF_reg[1][15]_0 [0]),
        .Q(\Data_in_ppF_reg_n_0_[1][0] ));
  FDCE #(
    .INIT(1'b0)) 
    \Data_in_ppF_reg[1][10] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\Data_in_ppF_reg[1][15]_0 [10]),
        .Q(\Data_in_ppF_reg_n_0_[1][10] ));
  FDCE #(
    .INIT(1'b0)) 
    \Data_in_ppF_reg[1][11] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\Data_in_ppF_reg[1][15]_0 [11]),
        .Q(\Data_in_ppF_reg_n_0_[1][11] ));
  FDCE #(
    .INIT(1'b0)) 
    \Data_in_ppF_reg[1][12] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\Data_in_ppF_reg[1][15]_0 [12]),
        .Q(\Data_in_ppF_reg_n_0_[1][12] ));
  FDCE #(
    .INIT(1'b0)) 
    \Data_in_ppF_reg[1][13] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\Data_in_ppF_reg[1][15]_0 [13]),
        .Q(\Data_in_ppF_reg_n_0_[1][13] ));
  FDCE #(
    .INIT(1'b0)) 
    \Data_in_ppF_reg[1][14] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\Data_in_ppF_reg[1][15]_0 [14]),
        .Q(\Data_in_ppF_reg_n_0_[1][14] ));
  FDCE #(
    .INIT(1'b0)) 
    \Data_in_ppF_reg[1][15] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\Data_in_ppF_reg[1][15]_0 [15]),
        .Q(\Data_in_ppF_reg_n_0_[1][15] ));
  FDCE #(
    .INIT(1'b0)) 
    \Data_in_ppF_reg[1][1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\Data_in_ppF_reg[1][15]_0 [1]),
        .Q(\Data_in_ppF_reg_n_0_[1][1] ));
  FDCE #(
    .INIT(1'b0)) 
    \Data_in_ppF_reg[1][2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\Data_in_ppF_reg[1][15]_0 [2]),
        .Q(\Data_in_ppF_reg_n_0_[1][2] ));
  FDCE #(
    .INIT(1'b0)) 
    \Data_in_ppF_reg[1][3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\Data_in_ppF_reg[1][15]_0 [3]),
        .Q(\Data_in_ppF_reg_n_0_[1][3] ));
  FDCE #(
    .INIT(1'b0)) 
    \Data_in_ppF_reg[1][4] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\Data_in_ppF_reg[1][15]_0 [4]),
        .Q(\Data_in_ppF_reg_n_0_[1][4] ));
  FDCE #(
    .INIT(1'b0)) 
    \Data_in_ppF_reg[1][5] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\Data_in_ppF_reg[1][15]_0 [5]),
        .Q(\Data_in_ppF_reg_n_0_[1][5] ));
  FDCE #(
    .INIT(1'b0)) 
    \Data_in_ppF_reg[1][6] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\Data_in_ppF_reg[1][15]_0 [6]),
        .Q(\Data_in_ppF_reg_n_0_[1][6] ));
  FDCE #(
    .INIT(1'b0)) 
    \Data_in_ppF_reg[1][7] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\Data_in_ppF_reg[1][15]_0 [7]),
        .Q(\Data_in_ppF_reg_n_0_[1][7] ));
  FDCE #(
    .INIT(1'b0)) 
    \Data_in_ppF_reg[1][8] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\Data_in_ppF_reg[1][15]_0 [8]),
        .Q(\Data_in_ppF_reg_n_0_[1][8] ));
  FDCE #(
    .INIT(1'b0)) 
    \Data_in_ppF_reg[1][9] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\Data_in_ppF_reg[1][15]_0 [9]),
        .Q(\Data_in_ppF_reg_n_0_[1][9] ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \FIFODec_BU_reg[0][0] 
       (.CLR(1'b0),
        .D(dout_RE[0]),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\FIFODec_BU_reg_n_0_[0][0] ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \FIFODec_BU_reg[0][10] 
       (.CLR(1'b0),
        .D(dout_RE[10]),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\FIFODec_BU_reg_n_0_[0][10] ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \FIFODec_BU_reg[0][11] 
       (.CLR(1'b0),
        .D(dout_RE[11]),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\FIFODec_BU_reg_n_0_[0][11] ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \FIFODec_BU_reg[0][12] 
       (.CLR(1'b0),
        .D(dout_RE[12]),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\FIFODec_BU_reg_n_0_[0][12] ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \FIFODec_BU_reg[0][13] 
       (.CLR(1'b0),
        .D(dout_RE[13]),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\FIFODec_BU_reg_n_0_[0][13] ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \FIFODec_BU_reg[0][14] 
       (.CLR(1'b0),
        .D(dout_RE[14]),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\FIFODec_BU_reg_n_0_[0][14] ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \FIFODec_BU_reg[0][15] 
       (.CLR(1'b0),
        .D(dout_RE[15]),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\FIFODec_BU_reg_n_0_[0][15] ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \FIFODec_BU_reg[0][1] 
       (.CLR(1'b0),
        .D(dout_RE[1]),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\FIFODec_BU_reg_n_0_[0][1] ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \FIFODec_BU_reg[0][2] 
       (.CLR(1'b0),
        .D(dout_RE[2]),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\FIFODec_BU_reg_n_0_[0][2] ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \FIFODec_BU_reg[0][3] 
       (.CLR(1'b0),
        .D(dout_RE[3]),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\FIFODec_BU_reg_n_0_[0][3] ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \FIFODec_BU_reg[0][4] 
       (.CLR(1'b0),
        .D(dout_RE[4]),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\FIFODec_BU_reg_n_0_[0][4] ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \FIFODec_BU_reg[0][5] 
       (.CLR(1'b0),
        .D(dout_RE[5]),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\FIFODec_BU_reg_n_0_[0][5] ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \FIFODec_BU_reg[0][6] 
       (.CLR(1'b0),
        .D(dout_RE[6]),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\FIFODec_BU_reg_n_0_[0][6] ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \FIFODec_BU_reg[0][7] 
       (.CLR(1'b0),
        .D(dout_RE[7]),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\FIFODec_BU_reg_n_0_[0][7] ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \FIFODec_BU_reg[0][8] 
       (.CLR(1'b0),
        .D(dout_RE[8]),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\FIFODec_BU_reg_n_0_[0][8] ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \FIFODec_BU_reg[0][9] 
       (.CLR(1'b0),
        .D(dout_RE[9]),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\FIFODec_BU_reg_n_0_[0][9] ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \FIFODec_BU_reg[1][0] 
       (.CLR(1'b0),
        .D(dout_IM[0]),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\FIFODec_BU_reg_n_0_[1][0] ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \FIFODec_BU_reg[1][10] 
       (.CLR(1'b0),
        .D(dout_IM[10]),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\FIFODec_BU_reg_n_0_[1][10] ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \FIFODec_BU_reg[1][11] 
       (.CLR(1'b0),
        .D(dout_IM[11]),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\FIFODec_BU_reg_n_0_[1][11] ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \FIFODec_BU_reg[1][12] 
       (.CLR(1'b0),
        .D(dout_IM[12]),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\FIFODec_BU_reg_n_0_[1][12] ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \FIFODec_BU_reg[1][13] 
       (.CLR(1'b0),
        .D(dout_IM[13]),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\FIFODec_BU_reg_n_0_[1][13] ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \FIFODec_BU_reg[1][14] 
       (.CLR(1'b0),
        .D(dout_IM[14]),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\FIFODec_BU_reg_n_0_[1][14] ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \FIFODec_BU_reg[1][15] 
       (.CLR(1'b0),
        .D(dout_IM[15]),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\FIFODec_BU_reg_n_0_[1][15] ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \FIFODec_BU_reg[1][1] 
       (.CLR(1'b0),
        .D(dout_IM[1]),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\FIFODec_BU_reg_n_0_[1][1] ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \FIFODec_BU_reg[1][2] 
       (.CLR(1'b0),
        .D(dout_IM[2]),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\FIFODec_BU_reg_n_0_[1][2] ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \FIFODec_BU_reg[1][3] 
       (.CLR(1'b0),
        .D(dout_IM[3]),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\FIFODec_BU_reg_n_0_[1][3] ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \FIFODec_BU_reg[1][4] 
       (.CLR(1'b0),
        .D(dout_IM[4]),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\FIFODec_BU_reg_n_0_[1][4] ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \FIFODec_BU_reg[1][5] 
       (.CLR(1'b0),
        .D(dout_IM[5]),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\FIFODec_BU_reg_n_0_[1][5] ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \FIFODec_BU_reg[1][6] 
       (.CLR(1'b0),
        .D(dout_IM[6]),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\FIFODec_BU_reg_n_0_[1][6] ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \FIFODec_BU_reg[1][7] 
       (.CLR(1'b0),
        .D(dout_IM[7]),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\FIFODec_BU_reg_n_0_[1][7] ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \FIFODec_BU_reg[1][8] 
       (.CLR(1'b0),
        .D(dout_IM[8]),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\FIFODec_BU_reg_n_0_[1][8] ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \FIFODec_BU_reg[1][9] 
       (.CLR(1'b0),
        .D(dout_IM[9]),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\FIFODec_BU_reg_n_0_[1][9] ));
  FDCE #(
    .INIT(1'b0)) 
    \FIFODec_OutMux_pp1_reg[0][0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\FIFODec_OutMux_reg_n_0_[0][0] ),
        .Q(\FIFODec_OutMux_pp1_reg[0]_28 [0]));
  FDCE #(
    .INIT(1'b0)) 
    \FIFODec_OutMux_pp1_reg[0][10] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\FIFODec_OutMux_reg_n_0_[0][10] ),
        .Q(\FIFODec_OutMux_pp1_reg[0]_28 [10]));
  FDCE #(
    .INIT(1'b0)) 
    \FIFODec_OutMux_pp1_reg[0][11] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\FIFODec_OutMux_reg_n_0_[0][11] ),
        .Q(\FIFODec_OutMux_pp1_reg[0]_28 [11]));
  FDCE #(
    .INIT(1'b0)) 
    \FIFODec_OutMux_pp1_reg[0][12] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\FIFODec_OutMux_reg_n_0_[0][12] ),
        .Q(\FIFODec_OutMux_pp1_reg[0]_28 [12]));
  FDCE #(
    .INIT(1'b0)) 
    \FIFODec_OutMux_pp1_reg[0][13] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\FIFODec_OutMux_reg_n_0_[0][13] ),
        .Q(\FIFODec_OutMux_pp1_reg[0]_28 [13]));
  FDCE #(
    .INIT(1'b0)) 
    \FIFODec_OutMux_pp1_reg[0][14] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\FIFODec_OutMux_reg_n_0_[0][14] ),
        .Q(\FIFODec_OutMux_pp1_reg[0]_28 [14]));
  FDCE #(
    .INIT(1'b0)) 
    \FIFODec_OutMux_pp1_reg[0][15] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\FIFODec_OutMux_reg_n_0_[0][15] ),
        .Q(\FIFODec_OutMux_pp1_reg[0]_28 [15]));
  FDCE #(
    .INIT(1'b0)) 
    \FIFODec_OutMux_pp1_reg[0][1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\FIFODec_OutMux_reg_n_0_[0][1] ),
        .Q(\FIFODec_OutMux_pp1_reg[0]_28 [1]));
  FDCE #(
    .INIT(1'b0)) 
    \FIFODec_OutMux_pp1_reg[0][2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\FIFODec_OutMux_reg_n_0_[0][2] ),
        .Q(\FIFODec_OutMux_pp1_reg[0]_28 [2]));
  FDCE #(
    .INIT(1'b0)) 
    \FIFODec_OutMux_pp1_reg[0][3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\FIFODec_OutMux_reg_n_0_[0][3] ),
        .Q(\FIFODec_OutMux_pp1_reg[0]_28 [3]));
  FDCE #(
    .INIT(1'b0)) 
    \FIFODec_OutMux_pp1_reg[0][4] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\FIFODec_OutMux_reg_n_0_[0][4] ),
        .Q(\FIFODec_OutMux_pp1_reg[0]_28 [4]));
  FDCE #(
    .INIT(1'b0)) 
    \FIFODec_OutMux_pp1_reg[0][5] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\FIFODec_OutMux_reg_n_0_[0][5] ),
        .Q(\FIFODec_OutMux_pp1_reg[0]_28 [5]));
  FDCE #(
    .INIT(1'b0)) 
    \FIFODec_OutMux_pp1_reg[0][6] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\FIFODec_OutMux_reg_n_0_[0][6] ),
        .Q(\FIFODec_OutMux_pp1_reg[0]_28 [6]));
  FDCE #(
    .INIT(1'b0)) 
    \FIFODec_OutMux_pp1_reg[0][7] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\FIFODec_OutMux_reg_n_0_[0][7] ),
        .Q(\FIFODec_OutMux_pp1_reg[0]_28 [7]));
  FDCE #(
    .INIT(1'b0)) 
    \FIFODec_OutMux_pp1_reg[0][8] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\FIFODec_OutMux_reg_n_0_[0][8] ),
        .Q(\FIFODec_OutMux_pp1_reg[0]_28 [8]));
  FDCE #(
    .INIT(1'b0)) 
    \FIFODec_OutMux_pp1_reg[0][9] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\FIFODec_OutMux_reg_n_0_[0][9] ),
        .Q(\FIFODec_OutMux_pp1_reg[0]_28 [9]));
  FDCE #(
    .INIT(1'b0)) 
    \FIFODec_OutMux_pp1_reg[1][0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\FIFODec_OutMux_reg_n_0_[1][0] ),
        .Q(\FIFODec_OutMux_pp1_reg[1]_31 [0]));
  FDCE #(
    .INIT(1'b0)) 
    \FIFODec_OutMux_pp1_reg[1][10] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\FIFODec_OutMux_reg_n_0_[1][10] ),
        .Q(\FIFODec_OutMux_pp1_reg[1]_31 [10]));
  FDCE #(
    .INIT(1'b0)) 
    \FIFODec_OutMux_pp1_reg[1][11] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\FIFODec_OutMux_reg_n_0_[1][11] ),
        .Q(\FIFODec_OutMux_pp1_reg[1]_31 [11]));
  FDCE #(
    .INIT(1'b0)) 
    \FIFODec_OutMux_pp1_reg[1][12] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\FIFODec_OutMux_reg_n_0_[1][12] ),
        .Q(\FIFODec_OutMux_pp1_reg[1]_31 [12]));
  FDCE #(
    .INIT(1'b0)) 
    \FIFODec_OutMux_pp1_reg[1][13] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\FIFODec_OutMux_reg_n_0_[1][13] ),
        .Q(\FIFODec_OutMux_pp1_reg[1]_31 [13]));
  FDCE #(
    .INIT(1'b0)) 
    \FIFODec_OutMux_pp1_reg[1][14] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\FIFODec_OutMux_reg_n_0_[1][14] ),
        .Q(\FIFODec_OutMux_pp1_reg[1]_31 [14]));
  FDCE #(
    .INIT(1'b0)) 
    \FIFODec_OutMux_pp1_reg[1][15] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\FIFODec_OutMux_reg_n_0_[1][15] ),
        .Q(\FIFODec_OutMux_pp1_reg[1]_31 [15]));
  FDCE #(
    .INIT(1'b0)) 
    \FIFODec_OutMux_pp1_reg[1][1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\FIFODec_OutMux_reg_n_0_[1][1] ),
        .Q(\FIFODec_OutMux_pp1_reg[1]_31 [1]));
  FDCE #(
    .INIT(1'b0)) 
    \FIFODec_OutMux_pp1_reg[1][2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\FIFODec_OutMux_reg_n_0_[1][2] ),
        .Q(\FIFODec_OutMux_pp1_reg[1]_31 [2]));
  FDCE #(
    .INIT(1'b0)) 
    \FIFODec_OutMux_pp1_reg[1][3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\FIFODec_OutMux_reg_n_0_[1][3] ),
        .Q(\FIFODec_OutMux_pp1_reg[1]_31 [3]));
  FDCE #(
    .INIT(1'b0)) 
    \FIFODec_OutMux_pp1_reg[1][4] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\FIFODec_OutMux_reg_n_0_[1][4] ),
        .Q(\FIFODec_OutMux_pp1_reg[1]_31 [4]));
  FDCE #(
    .INIT(1'b0)) 
    \FIFODec_OutMux_pp1_reg[1][5] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\FIFODec_OutMux_reg_n_0_[1][5] ),
        .Q(\FIFODec_OutMux_pp1_reg[1]_31 [5]));
  FDCE #(
    .INIT(1'b0)) 
    \FIFODec_OutMux_pp1_reg[1][6] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\FIFODec_OutMux_reg_n_0_[1][6] ),
        .Q(\FIFODec_OutMux_pp1_reg[1]_31 [6]));
  FDCE #(
    .INIT(1'b0)) 
    \FIFODec_OutMux_pp1_reg[1][7] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\FIFODec_OutMux_reg_n_0_[1][7] ),
        .Q(\FIFODec_OutMux_pp1_reg[1]_31 [7]));
  FDCE #(
    .INIT(1'b0)) 
    \FIFODec_OutMux_pp1_reg[1][8] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\FIFODec_OutMux_reg_n_0_[1][8] ),
        .Q(\FIFODec_OutMux_pp1_reg[1]_31 [8]));
  FDCE #(
    .INIT(1'b0)) 
    \FIFODec_OutMux_pp1_reg[1][9] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\FIFODec_OutMux_reg_n_0_[1][9] ),
        .Q(\FIFODec_OutMux_pp1_reg[1]_31 [9]));
  FDCE #(
    .INIT(1'b0)) 
    \FIFODec_OutMux_ppF_reg[0][0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\FIFODec_OutMux_pp1_reg[0]_28 [0]),
        .Q(\FIFODec_OutMux_ppF_reg[0]_29 [0]));
  FDCE #(
    .INIT(1'b0)) 
    \FIFODec_OutMux_ppF_reg[0][10] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\FIFODec_OutMux_pp1_reg[0]_28 [10]),
        .Q(\FIFODec_OutMux_ppF_reg[0]_29 [10]));
  FDCE #(
    .INIT(1'b0)) 
    \FIFODec_OutMux_ppF_reg[0][11] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\FIFODec_OutMux_pp1_reg[0]_28 [11]),
        .Q(\FIFODec_OutMux_ppF_reg[0]_29 [11]));
  FDCE #(
    .INIT(1'b0)) 
    \FIFODec_OutMux_ppF_reg[0][12] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\FIFODec_OutMux_pp1_reg[0]_28 [12]),
        .Q(\FIFODec_OutMux_ppF_reg[0]_29 [12]));
  FDCE #(
    .INIT(1'b0)) 
    \FIFODec_OutMux_ppF_reg[0][13] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\FIFODec_OutMux_pp1_reg[0]_28 [13]),
        .Q(\FIFODec_OutMux_ppF_reg[0]_29 [13]));
  FDCE #(
    .INIT(1'b0)) 
    \FIFODec_OutMux_ppF_reg[0][14] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\FIFODec_OutMux_pp1_reg[0]_28 [14]),
        .Q(\FIFODec_OutMux_ppF_reg[0]_29 [14]));
  FDCE #(
    .INIT(1'b0)) 
    \FIFODec_OutMux_ppF_reg[0][15] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\FIFODec_OutMux_pp1_reg[0]_28 [15]),
        .Q(\FIFODec_OutMux_ppF_reg[0]_29 [15]));
  FDCE #(
    .INIT(1'b0)) 
    \FIFODec_OutMux_ppF_reg[0][1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\FIFODec_OutMux_pp1_reg[0]_28 [1]),
        .Q(\FIFODec_OutMux_ppF_reg[0]_29 [1]));
  FDCE #(
    .INIT(1'b0)) 
    \FIFODec_OutMux_ppF_reg[0][2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\FIFODec_OutMux_pp1_reg[0]_28 [2]),
        .Q(\FIFODec_OutMux_ppF_reg[0]_29 [2]));
  FDCE #(
    .INIT(1'b0)) 
    \FIFODec_OutMux_ppF_reg[0][3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\FIFODec_OutMux_pp1_reg[0]_28 [3]),
        .Q(\FIFODec_OutMux_ppF_reg[0]_29 [3]));
  FDCE #(
    .INIT(1'b0)) 
    \FIFODec_OutMux_ppF_reg[0][4] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\FIFODec_OutMux_pp1_reg[0]_28 [4]),
        .Q(\FIFODec_OutMux_ppF_reg[0]_29 [4]));
  FDCE #(
    .INIT(1'b0)) 
    \FIFODec_OutMux_ppF_reg[0][5] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\FIFODec_OutMux_pp1_reg[0]_28 [5]),
        .Q(\FIFODec_OutMux_ppF_reg[0]_29 [5]));
  FDCE #(
    .INIT(1'b0)) 
    \FIFODec_OutMux_ppF_reg[0][6] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\FIFODec_OutMux_pp1_reg[0]_28 [6]),
        .Q(\FIFODec_OutMux_ppF_reg[0]_29 [6]));
  FDCE #(
    .INIT(1'b0)) 
    \FIFODec_OutMux_ppF_reg[0][7] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\FIFODec_OutMux_pp1_reg[0]_28 [7]),
        .Q(\FIFODec_OutMux_ppF_reg[0]_29 [7]));
  FDCE #(
    .INIT(1'b0)) 
    \FIFODec_OutMux_ppF_reg[0][8] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\FIFODec_OutMux_pp1_reg[0]_28 [8]),
        .Q(\FIFODec_OutMux_ppF_reg[0]_29 [8]));
  FDCE #(
    .INIT(1'b0)) 
    \FIFODec_OutMux_ppF_reg[0][9] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\FIFODec_OutMux_pp1_reg[0]_28 [9]),
        .Q(\FIFODec_OutMux_ppF_reg[0]_29 [9]));
  FDCE #(
    .INIT(1'b0)) 
    \FIFODec_OutMux_ppF_reg[1][0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\FIFODec_OutMux_pp1_reg[1]_31 [0]),
        .Q(\FIFODec_OutMux_ppF_reg[1]_32 [0]));
  FDCE #(
    .INIT(1'b0)) 
    \FIFODec_OutMux_ppF_reg[1][10] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\FIFODec_OutMux_pp1_reg[1]_31 [10]),
        .Q(\FIFODec_OutMux_ppF_reg[1]_32 [10]));
  FDCE #(
    .INIT(1'b0)) 
    \FIFODec_OutMux_ppF_reg[1][11] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\FIFODec_OutMux_pp1_reg[1]_31 [11]),
        .Q(\FIFODec_OutMux_ppF_reg[1]_32 [11]));
  FDCE #(
    .INIT(1'b0)) 
    \FIFODec_OutMux_ppF_reg[1][12] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\FIFODec_OutMux_pp1_reg[1]_31 [12]),
        .Q(\FIFODec_OutMux_ppF_reg[1]_32 [12]));
  FDCE #(
    .INIT(1'b0)) 
    \FIFODec_OutMux_ppF_reg[1][13] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\FIFODec_OutMux_pp1_reg[1]_31 [13]),
        .Q(\FIFODec_OutMux_ppF_reg[1]_32 [13]));
  FDCE #(
    .INIT(1'b0)) 
    \FIFODec_OutMux_ppF_reg[1][14] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\FIFODec_OutMux_pp1_reg[1]_31 [14]),
        .Q(\FIFODec_OutMux_ppF_reg[1]_32 [14]));
  FDCE #(
    .INIT(1'b0)) 
    \FIFODec_OutMux_ppF_reg[1][15] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\FIFODec_OutMux_pp1_reg[1]_31 [15]),
        .Q(\FIFODec_OutMux_ppF_reg[1]_32 [15]));
  FDCE #(
    .INIT(1'b0)) 
    \FIFODec_OutMux_ppF_reg[1][1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\FIFODec_OutMux_pp1_reg[1]_31 [1]),
        .Q(\FIFODec_OutMux_ppF_reg[1]_32 [1]));
  FDCE #(
    .INIT(1'b0)) 
    \FIFODec_OutMux_ppF_reg[1][2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\FIFODec_OutMux_pp1_reg[1]_31 [2]),
        .Q(\FIFODec_OutMux_ppF_reg[1]_32 [2]));
  FDCE #(
    .INIT(1'b0)) 
    \FIFODec_OutMux_ppF_reg[1][3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\FIFODec_OutMux_pp1_reg[1]_31 [3]),
        .Q(\FIFODec_OutMux_ppF_reg[1]_32 [3]));
  FDCE #(
    .INIT(1'b0)) 
    \FIFODec_OutMux_ppF_reg[1][4] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\FIFODec_OutMux_pp1_reg[1]_31 [4]),
        .Q(\FIFODec_OutMux_ppF_reg[1]_32 [4]));
  FDCE #(
    .INIT(1'b0)) 
    \FIFODec_OutMux_ppF_reg[1][5] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\FIFODec_OutMux_pp1_reg[1]_31 [5]),
        .Q(\FIFODec_OutMux_ppF_reg[1]_32 [5]));
  FDCE #(
    .INIT(1'b0)) 
    \FIFODec_OutMux_ppF_reg[1][6] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\FIFODec_OutMux_pp1_reg[1]_31 [6]),
        .Q(\FIFODec_OutMux_ppF_reg[1]_32 [6]));
  FDCE #(
    .INIT(1'b0)) 
    \FIFODec_OutMux_ppF_reg[1][7] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\FIFODec_OutMux_pp1_reg[1]_31 [7]),
        .Q(\FIFODec_OutMux_ppF_reg[1]_32 [7]));
  FDCE #(
    .INIT(1'b0)) 
    \FIFODec_OutMux_ppF_reg[1][8] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\FIFODec_OutMux_pp1_reg[1]_31 [8]),
        .Q(\FIFODec_OutMux_ppF_reg[1]_32 [8]));
  FDCE #(
    .INIT(1'b0)) 
    \FIFODec_OutMux_ppF_reg[1][9] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\FIFODec_OutMux_pp1_reg[1]_31 [9]),
        .Q(\FIFODec_OutMux_ppF_reg[1]_32 [9]));
  (* OPT_MODIFIED = "MLO" *) 
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0),
    .IS_G_INVERTED(1'b1)) 
    \FIFODec_OutMux_reg[0][0] 
       (.CLR(1'b0),
        .D(dout_RE[0]),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\FIFODec_OutMux_reg_n_0_[0][0] ));
  (* OPT_MODIFIED = "MLO" *) 
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0),
    .IS_G_INVERTED(1'b1)) 
    \FIFODec_OutMux_reg[0][10] 
       (.CLR(1'b0),
        .D(dout_RE[10]),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\FIFODec_OutMux_reg_n_0_[0][10] ));
  (* OPT_MODIFIED = "MLO" *) 
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0),
    .IS_G_INVERTED(1'b1)) 
    \FIFODec_OutMux_reg[0][11] 
       (.CLR(1'b0),
        .D(dout_RE[11]),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\FIFODec_OutMux_reg_n_0_[0][11] ));
  (* OPT_MODIFIED = "MLO" *) 
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0),
    .IS_G_INVERTED(1'b1)) 
    \FIFODec_OutMux_reg[0][12] 
       (.CLR(1'b0),
        .D(dout_RE[12]),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\FIFODec_OutMux_reg_n_0_[0][12] ));
  (* OPT_MODIFIED = "MLO" *) 
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0),
    .IS_G_INVERTED(1'b1)) 
    \FIFODec_OutMux_reg[0][13] 
       (.CLR(1'b0),
        .D(dout_RE[13]),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\FIFODec_OutMux_reg_n_0_[0][13] ));
  (* OPT_MODIFIED = "MLO" *) 
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0),
    .IS_G_INVERTED(1'b1)) 
    \FIFODec_OutMux_reg[0][14] 
       (.CLR(1'b0),
        .D(dout_RE[14]),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\FIFODec_OutMux_reg_n_0_[0][14] ));
  (* OPT_MODIFIED = "MLO" *) 
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0),
    .IS_G_INVERTED(1'b1)) 
    \FIFODec_OutMux_reg[0][15] 
       (.CLR(1'b0),
        .D(dout_RE[15]),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\FIFODec_OutMux_reg_n_0_[0][15] ));
  (* OPT_MODIFIED = "MLO" *) 
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0),
    .IS_G_INVERTED(1'b1)) 
    \FIFODec_OutMux_reg[0][1] 
       (.CLR(1'b0),
        .D(dout_RE[1]),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\FIFODec_OutMux_reg_n_0_[0][1] ));
  (* OPT_MODIFIED = "MLO" *) 
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0),
    .IS_G_INVERTED(1'b1)) 
    \FIFODec_OutMux_reg[0][2] 
       (.CLR(1'b0),
        .D(dout_RE[2]),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\FIFODec_OutMux_reg_n_0_[0][2] ));
  (* OPT_MODIFIED = "MLO" *) 
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0),
    .IS_G_INVERTED(1'b1)) 
    \FIFODec_OutMux_reg[0][3] 
       (.CLR(1'b0),
        .D(dout_RE[3]),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\FIFODec_OutMux_reg_n_0_[0][3] ));
  (* OPT_MODIFIED = "MLO" *) 
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0),
    .IS_G_INVERTED(1'b1)) 
    \FIFODec_OutMux_reg[0][4] 
       (.CLR(1'b0),
        .D(dout_RE[4]),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\FIFODec_OutMux_reg_n_0_[0][4] ));
  (* OPT_MODIFIED = "MLO" *) 
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0),
    .IS_G_INVERTED(1'b1)) 
    \FIFODec_OutMux_reg[0][5] 
       (.CLR(1'b0),
        .D(dout_RE[5]),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\FIFODec_OutMux_reg_n_0_[0][5] ));
  (* OPT_MODIFIED = "MLO" *) 
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0),
    .IS_G_INVERTED(1'b1)) 
    \FIFODec_OutMux_reg[0][6] 
       (.CLR(1'b0),
        .D(dout_RE[6]),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\FIFODec_OutMux_reg_n_0_[0][6] ));
  (* OPT_MODIFIED = "MLO" *) 
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0),
    .IS_G_INVERTED(1'b1)) 
    \FIFODec_OutMux_reg[0][7] 
       (.CLR(1'b0),
        .D(dout_RE[7]),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\FIFODec_OutMux_reg_n_0_[0][7] ));
  (* OPT_MODIFIED = "MLO" *) 
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0),
    .IS_G_INVERTED(1'b1)) 
    \FIFODec_OutMux_reg[0][8] 
       (.CLR(1'b0),
        .D(dout_RE[8]),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\FIFODec_OutMux_reg_n_0_[0][8] ));
  (* OPT_MODIFIED = "MLO" *) 
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0),
    .IS_G_INVERTED(1'b1)) 
    \FIFODec_OutMux_reg[0][9] 
       (.CLR(1'b0),
        .D(dout_RE[9]),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\FIFODec_OutMux_reg_n_0_[0][9] ));
  (* OPT_MODIFIED = "MLO" *) 
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0),
    .IS_G_INVERTED(1'b1)) 
    \FIFODec_OutMux_reg[1][0] 
       (.CLR(1'b0),
        .D(dout_IM[0]),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\FIFODec_OutMux_reg_n_0_[1][0] ));
  (* OPT_MODIFIED = "MLO" *) 
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0),
    .IS_G_INVERTED(1'b1)) 
    \FIFODec_OutMux_reg[1][10] 
       (.CLR(1'b0),
        .D(dout_IM[10]),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\FIFODec_OutMux_reg_n_0_[1][10] ));
  (* OPT_MODIFIED = "MLO" *) 
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0),
    .IS_G_INVERTED(1'b1)) 
    \FIFODec_OutMux_reg[1][11] 
       (.CLR(1'b0),
        .D(dout_IM[11]),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\FIFODec_OutMux_reg_n_0_[1][11] ));
  (* OPT_MODIFIED = "MLO" *) 
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0),
    .IS_G_INVERTED(1'b1)) 
    \FIFODec_OutMux_reg[1][12] 
       (.CLR(1'b0),
        .D(dout_IM[12]),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\FIFODec_OutMux_reg_n_0_[1][12] ));
  (* OPT_MODIFIED = "MLO" *) 
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0),
    .IS_G_INVERTED(1'b1)) 
    \FIFODec_OutMux_reg[1][13] 
       (.CLR(1'b0),
        .D(dout_IM[13]),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\FIFODec_OutMux_reg_n_0_[1][13] ));
  (* OPT_MODIFIED = "MLO" *) 
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0),
    .IS_G_INVERTED(1'b1)) 
    \FIFODec_OutMux_reg[1][14] 
       (.CLR(1'b0),
        .D(dout_IM[14]),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\FIFODec_OutMux_reg_n_0_[1][14] ));
  (* OPT_MODIFIED = "MLO" *) 
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0),
    .IS_G_INVERTED(1'b1)) 
    \FIFODec_OutMux_reg[1][15] 
       (.CLR(1'b0),
        .D(dout_IM[15]),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\FIFODec_OutMux_reg_n_0_[1][15] ));
  (* OPT_MODIFIED = "MLO" *) 
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0),
    .IS_G_INVERTED(1'b1)) 
    \FIFODec_OutMux_reg[1][1] 
       (.CLR(1'b0),
        .D(dout_IM[1]),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\FIFODec_OutMux_reg_n_0_[1][1] ));
  (* OPT_MODIFIED = "MLO" *) 
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0),
    .IS_G_INVERTED(1'b1)) 
    \FIFODec_OutMux_reg[1][2] 
       (.CLR(1'b0),
        .D(dout_IM[2]),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\FIFODec_OutMux_reg_n_0_[1][2] ));
  (* OPT_MODIFIED = "MLO" *) 
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0),
    .IS_G_INVERTED(1'b1)) 
    \FIFODec_OutMux_reg[1][3] 
       (.CLR(1'b0),
        .D(dout_IM[3]),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\FIFODec_OutMux_reg_n_0_[1][3] ));
  (* OPT_MODIFIED = "MLO" *) 
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0),
    .IS_G_INVERTED(1'b1)) 
    \FIFODec_OutMux_reg[1][4] 
       (.CLR(1'b0),
        .D(dout_IM[4]),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\FIFODec_OutMux_reg_n_0_[1][4] ));
  (* OPT_MODIFIED = "MLO" *) 
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0),
    .IS_G_INVERTED(1'b1)) 
    \FIFODec_OutMux_reg[1][5] 
       (.CLR(1'b0),
        .D(dout_IM[5]),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\FIFODec_OutMux_reg_n_0_[1][5] ));
  (* OPT_MODIFIED = "MLO" *) 
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0),
    .IS_G_INVERTED(1'b1)) 
    \FIFODec_OutMux_reg[1][6] 
       (.CLR(1'b0),
        .D(dout_IM[6]),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\FIFODec_OutMux_reg_n_0_[1][6] ));
  (* OPT_MODIFIED = "MLO" *) 
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0),
    .IS_G_INVERTED(1'b1)) 
    \FIFODec_OutMux_reg[1][7] 
       (.CLR(1'b0),
        .D(dout_IM[7]),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\FIFODec_OutMux_reg_n_0_[1][7] ));
  (* OPT_MODIFIED = "MLO" *) 
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0),
    .IS_G_INVERTED(1'b1)) 
    \FIFODec_OutMux_reg[1][8] 
       (.CLR(1'b0),
        .D(dout_IM[8]),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\FIFODec_OutMux_reg_n_0_[1][8] ));
  (* OPT_MODIFIED = "MLO" *) 
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0),
    .IS_G_INVERTED(1'b1)) 
    \FIFODec_OutMux_reg[1][9] 
       (.CLR(1'b0),
        .D(dout_IM[9]),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\FIFODec_OutMux_reg_n_0_[1][9] ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \InDec_BU_reg[0][0] 
       (.CLR(1'b0),
        .D(\Data_in_ppF_reg_n_0_[0][0] ),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\InDec_BU_reg_n_0_[0][0] ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \InDec_BU_reg[0][10] 
       (.CLR(1'b0),
        .D(\Data_in_ppF_reg_n_0_[0][10] ),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\InDec_BU_reg_n_0_[0][10] ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \InDec_BU_reg[0][11] 
       (.CLR(1'b0),
        .D(\Data_in_ppF_reg_n_0_[0][11] ),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\InDec_BU_reg_n_0_[0][11] ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \InDec_BU_reg[0][12] 
       (.CLR(1'b0),
        .D(\Data_in_ppF_reg_n_0_[0][12] ),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\InDec_BU_reg_n_0_[0][12] ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \InDec_BU_reg[0][13] 
       (.CLR(1'b0),
        .D(\Data_in_ppF_reg_n_0_[0][13] ),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\InDec_BU_reg_n_0_[0][13] ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \InDec_BU_reg[0][14] 
       (.CLR(1'b0),
        .D(\Data_in_ppF_reg_n_0_[0][14] ),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\InDec_BU_reg_n_0_[0][14] ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \InDec_BU_reg[0][15] 
       (.CLR(1'b0),
        .D(\Data_in_ppF_reg_n_0_[0][15] ),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\InDec_BU_reg_n_0_[0][15] ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \InDec_BU_reg[0][1] 
       (.CLR(1'b0),
        .D(\Data_in_ppF_reg_n_0_[0][1] ),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\InDec_BU_reg_n_0_[0][1] ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \InDec_BU_reg[0][2] 
       (.CLR(1'b0),
        .D(\Data_in_ppF_reg_n_0_[0][2] ),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\InDec_BU_reg_n_0_[0][2] ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \InDec_BU_reg[0][3] 
       (.CLR(1'b0),
        .D(\Data_in_ppF_reg_n_0_[0][3] ),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\InDec_BU_reg_n_0_[0][3] ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \InDec_BU_reg[0][4] 
       (.CLR(1'b0),
        .D(\Data_in_ppF_reg_n_0_[0][4] ),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\InDec_BU_reg_n_0_[0][4] ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \InDec_BU_reg[0][5] 
       (.CLR(1'b0),
        .D(\Data_in_ppF_reg_n_0_[0][5] ),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\InDec_BU_reg_n_0_[0][5] ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \InDec_BU_reg[0][6] 
       (.CLR(1'b0),
        .D(\Data_in_ppF_reg_n_0_[0][6] ),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\InDec_BU_reg_n_0_[0][6] ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \InDec_BU_reg[0][7] 
       (.CLR(1'b0),
        .D(\Data_in_ppF_reg_n_0_[0][7] ),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\InDec_BU_reg_n_0_[0][7] ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \InDec_BU_reg[0][8] 
       (.CLR(1'b0),
        .D(\Data_in_ppF_reg_n_0_[0][8] ),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\InDec_BU_reg_n_0_[0][8] ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \InDec_BU_reg[0][9] 
       (.CLR(1'b0),
        .D(\Data_in_ppF_reg_n_0_[0][9] ),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\InDec_BU_reg_n_0_[0][9] ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \InDec_BU_reg[1][0] 
       (.CLR(1'b0),
        .D(\Data_in_ppF_reg_n_0_[1][0] ),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\InDec_BU_reg_n_0_[1][0] ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \InDec_BU_reg[1][10] 
       (.CLR(1'b0),
        .D(\Data_in_ppF_reg_n_0_[1][10] ),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\InDec_BU_reg_n_0_[1][10] ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \InDec_BU_reg[1][11] 
       (.CLR(1'b0),
        .D(\Data_in_ppF_reg_n_0_[1][11] ),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\InDec_BU_reg_n_0_[1][11] ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \InDec_BU_reg[1][12] 
       (.CLR(1'b0),
        .D(\Data_in_ppF_reg_n_0_[1][12] ),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\InDec_BU_reg_n_0_[1][12] ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \InDec_BU_reg[1][13] 
       (.CLR(1'b0),
        .D(\Data_in_ppF_reg_n_0_[1][13] ),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\InDec_BU_reg_n_0_[1][13] ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \InDec_BU_reg[1][14] 
       (.CLR(1'b0),
        .D(\Data_in_ppF_reg_n_0_[1][14] ),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\InDec_BU_reg_n_0_[1][14] ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \InDec_BU_reg[1][15] 
       (.CLR(1'b0),
        .D(\Data_in_ppF_reg_n_0_[1][15] ),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\InDec_BU_reg_n_0_[1][15] ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \InDec_BU_reg[1][1] 
       (.CLR(1'b0),
        .D(\Data_in_ppF_reg_n_0_[1][1] ),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\InDec_BU_reg_n_0_[1][1] ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \InDec_BU_reg[1][2] 
       (.CLR(1'b0),
        .D(\Data_in_ppF_reg_n_0_[1][2] ),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\InDec_BU_reg_n_0_[1][2] ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \InDec_BU_reg[1][3] 
       (.CLR(1'b0),
        .D(\Data_in_ppF_reg_n_0_[1][3] ),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\InDec_BU_reg_n_0_[1][3] ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \InDec_BU_reg[1][4] 
       (.CLR(1'b0),
        .D(\Data_in_ppF_reg_n_0_[1][4] ),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\InDec_BU_reg_n_0_[1][4] ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \InDec_BU_reg[1][5] 
       (.CLR(1'b0),
        .D(\Data_in_ppF_reg_n_0_[1][5] ),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\InDec_BU_reg_n_0_[1][5] ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \InDec_BU_reg[1][6] 
       (.CLR(1'b0),
        .D(\Data_in_ppF_reg_n_0_[1][6] ),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\InDec_BU_reg_n_0_[1][6] ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \InDec_BU_reg[1][7] 
       (.CLR(1'b0),
        .D(\Data_in_ppF_reg_n_0_[1][7] ),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\InDec_BU_reg_n_0_[1][7] ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \InDec_BU_reg[1][8] 
       (.CLR(1'b0),
        .D(\Data_in_ppF_reg_n_0_[1][8] ),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\InDec_BU_reg_n_0_[1][8] ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \InDec_BU_reg[1][9] 
       (.CLR(1'b0),
        .D(\Data_in_ppF_reg_n_0_[1][9] ),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\InDec_BU_reg_n_0_[1][9] ));
  (* OPT_MODIFIED = "MLO" *) 
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0),
    .IS_G_INVERTED(1'b1)) 
    \InDec_FIFOMux_reg[0][0] 
       (.CLR(1'b0),
        .D(\Data_in_ppF_reg_n_0_[0][0] ),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\InDec_FIFOMux_reg_n_0_[0][0] ));
  (* OPT_MODIFIED = "MLO" *) 
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0),
    .IS_G_INVERTED(1'b1)) 
    \InDec_FIFOMux_reg[0][10] 
       (.CLR(1'b0),
        .D(\Data_in_ppF_reg_n_0_[0][10] ),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\InDec_FIFOMux_reg_n_0_[0][10] ));
  (* OPT_MODIFIED = "MLO" *) 
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0),
    .IS_G_INVERTED(1'b1)) 
    \InDec_FIFOMux_reg[0][11] 
       (.CLR(1'b0),
        .D(\Data_in_ppF_reg_n_0_[0][11] ),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\InDec_FIFOMux_reg_n_0_[0][11] ));
  (* OPT_MODIFIED = "MLO" *) 
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0),
    .IS_G_INVERTED(1'b1)) 
    \InDec_FIFOMux_reg[0][12] 
       (.CLR(1'b0),
        .D(\Data_in_ppF_reg_n_0_[0][12] ),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\InDec_FIFOMux_reg_n_0_[0][12] ));
  (* OPT_MODIFIED = "MLO" *) 
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0),
    .IS_G_INVERTED(1'b1)) 
    \InDec_FIFOMux_reg[0][13] 
       (.CLR(1'b0),
        .D(\Data_in_ppF_reg_n_0_[0][13] ),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\InDec_FIFOMux_reg_n_0_[0][13] ));
  (* OPT_MODIFIED = "MLO" *) 
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0),
    .IS_G_INVERTED(1'b1)) 
    \InDec_FIFOMux_reg[0][14] 
       (.CLR(1'b0),
        .D(\Data_in_ppF_reg_n_0_[0][14] ),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\InDec_FIFOMux_reg_n_0_[0][14] ));
  (* OPT_MODIFIED = "MLO" *) 
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0),
    .IS_G_INVERTED(1'b1)) 
    \InDec_FIFOMux_reg[0][15] 
       (.CLR(1'b0),
        .D(\Data_in_ppF_reg_n_0_[0][15] ),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\InDec_FIFOMux_reg_n_0_[0][15] ));
  (* OPT_MODIFIED = "MLO" *) 
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0),
    .IS_G_INVERTED(1'b1)) 
    \InDec_FIFOMux_reg[0][1] 
       (.CLR(1'b0),
        .D(\Data_in_ppF_reg_n_0_[0][1] ),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\InDec_FIFOMux_reg_n_0_[0][1] ));
  (* OPT_MODIFIED = "MLO" *) 
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0),
    .IS_G_INVERTED(1'b1)) 
    \InDec_FIFOMux_reg[0][2] 
       (.CLR(1'b0),
        .D(\Data_in_ppF_reg_n_0_[0][2] ),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\InDec_FIFOMux_reg_n_0_[0][2] ));
  (* OPT_MODIFIED = "MLO" *) 
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0),
    .IS_G_INVERTED(1'b1)) 
    \InDec_FIFOMux_reg[0][3] 
       (.CLR(1'b0),
        .D(\Data_in_ppF_reg_n_0_[0][3] ),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\InDec_FIFOMux_reg_n_0_[0][3] ));
  (* OPT_MODIFIED = "MLO" *) 
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0),
    .IS_G_INVERTED(1'b1)) 
    \InDec_FIFOMux_reg[0][4] 
       (.CLR(1'b0),
        .D(\Data_in_ppF_reg_n_0_[0][4] ),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\InDec_FIFOMux_reg_n_0_[0][4] ));
  (* OPT_MODIFIED = "MLO" *) 
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0),
    .IS_G_INVERTED(1'b1)) 
    \InDec_FIFOMux_reg[0][5] 
       (.CLR(1'b0),
        .D(\Data_in_ppF_reg_n_0_[0][5] ),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\InDec_FIFOMux_reg_n_0_[0][5] ));
  (* OPT_MODIFIED = "MLO" *) 
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0),
    .IS_G_INVERTED(1'b1)) 
    \InDec_FIFOMux_reg[0][6] 
       (.CLR(1'b0),
        .D(\Data_in_ppF_reg_n_0_[0][6] ),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\InDec_FIFOMux_reg_n_0_[0][6] ));
  (* OPT_MODIFIED = "MLO" *) 
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0),
    .IS_G_INVERTED(1'b1)) 
    \InDec_FIFOMux_reg[0][7] 
       (.CLR(1'b0),
        .D(\Data_in_ppF_reg_n_0_[0][7] ),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\InDec_FIFOMux_reg_n_0_[0][7] ));
  (* OPT_MODIFIED = "MLO" *) 
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0),
    .IS_G_INVERTED(1'b1)) 
    \InDec_FIFOMux_reg[0][8] 
       (.CLR(1'b0),
        .D(\Data_in_ppF_reg_n_0_[0][8] ),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\InDec_FIFOMux_reg_n_0_[0][8] ));
  (* OPT_MODIFIED = "MLO" *) 
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0),
    .IS_G_INVERTED(1'b1)) 
    \InDec_FIFOMux_reg[0][9] 
       (.CLR(1'b0),
        .D(\Data_in_ppF_reg_n_0_[0][9] ),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\InDec_FIFOMux_reg_n_0_[0][9] ));
  (* OPT_MODIFIED = "MLO" *) 
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0),
    .IS_G_INVERTED(1'b1)) 
    \InDec_FIFOMux_reg[1][0] 
       (.CLR(1'b0),
        .D(\Data_in_ppF_reg_n_0_[1][0] ),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\InDec_FIFOMux_reg_n_0_[1][0] ));
  (* OPT_MODIFIED = "MLO" *) 
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0),
    .IS_G_INVERTED(1'b1)) 
    \InDec_FIFOMux_reg[1][10] 
       (.CLR(1'b0),
        .D(\Data_in_ppF_reg_n_0_[1][10] ),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\InDec_FIFOMux_reg_n_0_[1][10] ));
  (* OPT_MODIFIED = "MLO" *) 
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0),
    .IS_G_INVERTED(1'b1)) 
    \InDec_FIFOMux_reg[1][11] 
       (.CLR(1'b0),
        .D(\Data_in_ppF_reg_n_0_[1][11] ),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\InDec_FIFOMux_reg_n_0_[1][11] ));
  (* OPT_MODIFIED = "MLO" *) 
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0),
    .IS_G_INVERTED(1'b1)) 
    \InDec_FIFOMux_reg[1][12] 
       (.CLR(1'b0),
        .D(\Data_in_ppF_reg_n_0_[1][12] ),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\InDec_FIFOMux_reg_n_0_[1][12] ));
  (* OPT_MODIFIED = "MLO" *) 
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0),
    .IS_G_INVERTED(1'b1)) 
    \InDec_FIFOMux_reg[1][13] 
       (.CLR(1'b0),
        .D(\Data_in_ppF_reg_n_0_[1][13] ),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\InDec_FIFOMux_reg_n_0_[1][13] ));
  (* OPT_MODIFIED = "MLO" *) 
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0),
    .IS_G_INVERTED(1'b1)) 
    \InDec_FIFOMux_reg[1][14] 
       (.CLR(1'b0),
        .D(\Data_in_ppF_reg_n_0_[1][14] ),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\InDec_FIFOMux_reg_n_0_[1][14] ));
  (* OPT_MODIFIED = "MLO" *) 
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0),
    .IS_G_INVERTED(1'b1)) 
    \InDec_FIFOMux_reg[1][15] 
       (.CLR(1'b0),
        .D(\Data_in_ppF_reg_n_0_[1][15] ),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\InDec_FIFOMux_reg_n_0_[1][15] ));
  (* OPT_MODIFIED = "MLO" *) 
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0),
    .IS_G_INVERTED(1'b1)) 
    \InDec_FIFOMux_reg[1][1] 
       (.CLR(1'b0),
        .D(\Data_in_ppF_reg_n_0_[1][1] ),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\InDec_FIFOMux_reg_n_0_[1][1] ));
  (* OPT_MODIFIED = "MLO" *) 
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0),
    .IS_G_INVERTED(1'b1)) 
    \InDec_FIFOMux_reg[1][2] 
       (.CLR(1'b0),
        .D(\Data_in_ppF_reg_n_0_[1][2] ),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\InDec_FIFOMux_reg_n_0_[1][2] ));
  (* OPT_MODIFIED = "MLO" *) 
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0),
    .IS_G_INVERTED(1'b1)) 
    \InDec_FIFOMux_reg[1][3] 
       (.CLR(1'b0),
        .D(\Data_in_ppF_reg_n_0_[1][3] ),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\InDec_FIFOMux_reg_n_0_[1][3] ));
  (* OPT_MODIFIED = "MLO" *) 
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0),
    .IS_G_INVERTED(1'b1)) 
    \InDec_FIFOMux_reg[1][4] 
       (.CLR(1'b0),
        .D(\Data_in_ppF_reg_n_0_[1][4] ),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\InDec_FIFOMux_reg_n_0_[1][4] ));
  (* OPT_MODIFIED = "MLO" *) 
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0),
    .IS_G_INVERTED(1'b1)) 
    \InDec_FIFOMux_reg[1][5] 
       (.CLR(1'b0),
        .D(\Data_in_ppF_reg_n_0_[1][5] ),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\InDec_FIFOMux_reg_n_0_[1][5] ));
  (* OPT_MODIFIED = "MLO" *) 
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0),
    .IS_G_INVERTED(1'b1)) 
    \InDec_FIFOMux_reg[1][6] 
       (.CLR(1'b0),
        .D(\Data_in_ppF_reg_n_0_[1][6] ),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\InDec_FIFOMux_reg_n_0_[1][6] ));
  (* OPT_MODIFIED = "MLO" *) 
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0),
    .IS_G_INVERTED(1'b1)) 
    \InDec_FIFOMux_reg[1][7] 
       (.CLR(1'b0),
        .D(\Data_in_ppF_reg_n_0_[1][7] ),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\InDec_FIFOMux_reg_n_0_[1][7] ));
  (* OPT_MODIFIED = "MLO" *) 
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0),
    .IS_G_INVERTED(1'b1)) 
    \InDec_FIFOMux_reg[1][8] 
       (.CLR(1'b0),
        .D(\Data_in_ppF_reg_n_0_[1][8] ),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\InDec_FIFOMux_reg_n_0_[1][8] ));
  (* OPT_MODIFIED = "MLO" *) 
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0),
    .IS_G_INVERTED(1'b1)) 
    \InDec_FIFOMux_reg[1][9] 
       (.CLR(1'b0),
        .D(\Data_in_ppF_reg_n_0_[1][9] ),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\InDec_FIFOMux_reg_n_0_[1][9] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Rotator_1 Rotator_inst
       (.Q(data_counter_ppF),
        .\Re_Im_reg[8]_0 ({Rotator_inst_n_16,Rotator_inst_n_17,Rotator_inst_n_18,Rotator_inst_n_19,Rotator_inst_n_20,Rotator_inst_n_21,Rotator_inst_n_22,Rotator_inst_n_23,Rotator_inst_n_24,Rotator_inst_n_25,Rotator_inst_n_26,Rotator_inst_n_27,Rotator_inst_n_28,Rotator_inst_n_29,Rotator_inst_n_30,Rotator_inst_n_31}),
        .arg_0(\BU_ROT_ppF_reg[1]_26 ),
        .arg__0_0({TF_ROM_inst_n_0,TF_ROM_inst_n_1}),
        .arg__0_1(\BU_ROT_ppF_reg[0]_27 ),
        .clk(clk),
        .\data_out_ppF_reg[0][15] (\FIFODec_OutMux_ppF_reg[0]_29 ),
        .\data_out_ppF_reg[1][15] (\FIFODec_OutMux_ppF_reg[1]_32 ),
        .halfway_ppF(halfway_ppF),
        .out({Rotator_inst_n_0,Rotator_inst_n_1,Rotator_inst_n_2,Rotator_inst_n_3,Rotator_inst_n_4,Rotator_inst_n_5,Rotator_inst_n_6,Rotator_inst_n_7,Rotator_inst_n_8,Rotator_inst_n_9,Rotator_inst_n_10,Rotator_inst_n_11,Rotator_inst_n_12,Rotator_inst_n_13,Rotator_inst_n_14,Rotator_inst_n_15}),
        .reset(reset));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_SR_FIFO__parameterized3 SR_FIFO_inst
       (.CO(BU_inst_n_0),
        .D(\FIFOMux_FIFO[0]_38 ),
        .DI(SR_FIFO_inst_n_12),
        .\Data_in_ppF_reg[1][15] (SR_FIFO_inst_n_13),
        .\FIFO_reg[0][1][15]_0 (\FIFOMux_FIFO[1]_39 ),
        .\FIFO_reg[1][0][15]_0 (dout_RE),
        .\FIFO_reg[1][1][15]_0 ({SR_FIFO_inst_n_6,SR_FIFO_inst_n_7,SR_FIFO_inst_n_8,SR_FIFO_inst_n_9}),
        .\FIFO_reg[1][1][15]_1 (dout_IM),
        .Q({\FIFODec_BU_reg_n_0_[0][15] ,\FIFODec_BU_reg_n_0_[0][14] ,\FIFODec_BU_reg_n_0_[0][13] ,\FIFODec_BU_reg_n_0_[0][12] }),
        .S({SR_FIFO_inst_n_2,SR_FIFO_inst_n_3,SR_FIFO_inst_n_4,SR_FIFO_inst_n_5}),
        .arg_carry__2({\InDec_BU_reg_n_0_[0][15] ,\InDec_BU_reg_n_0_[0][14] ,\InDec_BU_reg_n_0_[0][13] ,\InDec_BU_reg_n_0_[0][12] }),
        .\arg_inferred__0/i__carry__2 ({\FIFODec_BU_reg_n_0_[1][15] ,\FIFODec_BU_reg_n_0_[1][14] ,\FIFODec_BU_reg_n_0_[1][13] ,\FIFODec_BU_reg_n_0_[1][12] }),
        .\arg_inferred__0/i__carry__2_0 ({\InDec_BU_reg_n_0_[1][15] ,\InDec_BU_reg_n_0_[1][14] ,\InDec_BU_reg_n_0_[1][13] ,\InDec_BU_reg_n_0_[1][12] }),
        .clk(clk),
        .\ltOp_inferred__2/i__carry (BU_inst_n_1),
        .reset(reset),
        .reset_0(SR_FIFO_inst_n_0),
        .reset_1(SR_FIFO_inst_n_1),
        .reset_2(SR_FIFO_inst_n_10),
        .reset_3(SR_FIFO_inst_n_11));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TF_ROM__parameterized3 TF_ROM_inst
       (.Q(data_counter_ppF),
        .\data_counter_ppF_reg[1] ({TF_ROM_inst_n_0,TF_ROM_inst_n_1}));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT3 #(
    .INIT(8'h48)) 
    \data_counter[0]_i_1__1 
       (.I0(state),
        .I1(go_data_counter),
        .I2(data_counter[0]),
        .O(\data_counter[0]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT4 #(
    .INIT(16'h7080)) 
    \data_counter[1]_i_1__1 
       (.I0(data_counter[0]),
        .I1(state),
        .I2(go_data_counter),
        .I3(data_counter[1]),
        .O(\data_counter[1]_i_1__1_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \data_counter_pp1_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(data_counter[0]),
        .Q(data_counter_pp1[0]));
  FDCE #(
    .INIT(1'b0)) 
    \data_counter_pp1_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(data_counter[1]),
        .Q(data_counter_pp1[1]));
  FDCE #(
    .INIT(1'b0)) 
    \data_counter_ppF_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(data_counter_pp1[0]),
        .Q(data_counter_ppF[0]));
  FDCE #(
    .INIT(1'b0)) 
    \data_counter_ppF_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(data_counter_pp1[1]),
        .Q(data_counter_ppF[1]));
  FDCE #(
    .INIT(1'b0)) 
    \data_counter_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\data_counter[0]_i_1__1_n_0 ),
        .Q(data_counter[0]));
  FDCE #(
    .INIT(1'b0)) 
    \data_counter_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\data_counter[1]_i_1__1_n_0 ),
        .Q(data_counter[1]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_ppF_reg[0][0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Rotator_inst_n_15),
        .Q(Q[0]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_ppF_reg[0][10] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Rotator_inst_n_5),
        .Q(Q[10]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_ppF_reg[0][11] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Rotator_inst_n_4),
        .Q(Q[11]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_ppF_reg[0][12] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Rotator_inst_n_3),
        .Q(Q[12]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_ppF_reg[0][13] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Rotator_inst_n_2),
        .Q(Q[13]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_ppF_reg[0][14] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Rotator_inst_n_1),
        .Q(Q[14]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_ppF_reg[0][15] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Rotator_inst_n_0),
        .Q(Q[15]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_ppF_reg[0][1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Rotator_inst_n_14),
        .Q(Q[1]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_ppF_reg[0][2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Rotator_inst_n_13),
        .Q(Q[2]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_ppF_reg[0][3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Rotator_inst_n_12),
        .Q(Q[3]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_ppF_reg[0][4] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Rotator_inst_n_11),
        .Q(Q[4]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_ppF_reg[0][5] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Rotator_inst_n_10),
        .Q(Q[5]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_ppF_reg[0][6] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Rotator_inst_n_9),
        .Q(Q[6]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_ppF_reg[0][7] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Rotator_inst_n_8),
        .Q(Q[7]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_ppF_reg[0][8] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Rotator_inst_n_7),
        .Q(Q[8]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_ppF_reg[0][9] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Rotator_inst_n_6),
        .Q(Q[9]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_ppF_reg[1][0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Rotator_inst_n_31),
        .Q(\data_out_ppF_reg[1][15]_0 [0]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_ppF_reg[1][10] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Rotator_inst_n_21),
        .Q(\data_out_ppF_reg[1][15]_0 [10]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_ppF_reg[1][11] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Rotator_inst_n_20),
        .Q(\data_out_ppF_reg[1][15]_0 [11]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_ppF_reg[1][12] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Rotator_inst_n_19),
        .Q(\data_out_ppF_reg[1][15]_0 [12]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_ppF_reg[1][13] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Rotator_inst_n_18),
        .Q(\data_out_ppF_reg[1][15]_0 [13]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_ppF_reg[1][14] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Rotator_inst_n_17),
        .Q(\data_out_ppF_reg[1][15]_0 [14]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_ppF_reg[1][15] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Rotator_inst_n_16),
        .Q(\data_out_ppF_reg[1][15]_0 [15]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_ppF_reg[1][1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Rotator_inst_n_30),
        .Q(\data_out_ppF_reg[1][15]_0 [1]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_ppF_reg[1][2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Rotator_inst_n_29),
        .Q(\data_out_ppF_reg[1][15]_0 [2]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_ppF_reg[1][3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Rotator_inst_n_28),
        .Q(\data_out_ppF_reg[1][15]_0 [3]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_ppF_reg[1][4] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Rotator_inst_n_27),
        .Q(\data_out_ppF_reg[1][15]_0 [4]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_ppF_reg[1][5] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Rotator_inst_n_26),
        .Q(\data_out_ppF_reg[1][15]_0 [5]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_ppF_reg[1][6] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Rotator_inst_n_25),
        .Q(\data_out_ppF_reg[1][15]_0 [6]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_ppF_reg[1][7] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Rotator_inst_n_24),
        .Q(\data_out_ppF_reg[1][15]_0 [7]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_ppF_reg[1][8] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Rotator_inst_n_23),
        .Q(\data_out_ppF_reg[1][15]_0 [8]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_ppF_reg[1][9] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Rotator_inst_n_22),
        .Q(\data_out_ppF_reg[1][15]_0 [9]));
  LUT2 #(
    .INIT(4'hE)) 
    gtOp_carry_i_2__1
       (.I0(BU_inst_n_3),
        .I1(reset),
        .O(gtOp_carry_i_2__1_n_0));
  FDCE #(
    .INIT(1'b0)) 
    halfway_pp1_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(halfway),
        .Q(halfway_pp1));
  FDCE #(
    .INIT(1'b0)) 
    halfway_pp2_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(halfway_pp1),
        .Q(halfway_pp2));
  FDCE #(
    .INIT(1'b0)) 
    halfway_ppF_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(halfway_pp2),
        .Q(halfway_ppF));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE" *) 
  LDCE #(
    .INIT(1'b0)) 
    halfway_reg
       (.CLR(halfway_reg_i_1__1_n_0),
        .D(data_counter[1]),
        .G(data_counter[1]),
        .GE(1'b1),
        .Q(halfway));
  LUT2 #(
    .INIT(4'hB)) 
    halfway_reg_i_1__1
       (.I0(reset),
        .I1(data_counter[1]),
        .O(halfway_reg_i_1__1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__2_i_1__17
       (.I0(\InDec_BU_reg_n_0_[0][15] ),
        .I1(\FIFODec_BU_reg_n_0_[0][15] ),
        .O(i__carry__2_i_1__17_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__2_i_1__18
       (.I0(\InDec_BU_reg_n_0_[1][15] ),
        .I1(\FIFODec_BU_reg_n_0_[1][15] ),
        .O(i__carry__2_i_1__18_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__2_i_2__16
       (.I0(\InDec_BU_reg_n_0_[0][14] ),
        .I1(\FIFODec_BU_reg_n_0_[0][14] ),
        .O(i__carry__2_i_2__16_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__2_i_2__17
       (.I0(\InDec_BU_reg_n_0_[1][14] ),
        .I1(\FIFODec_BU_reg_n_0_[1][14] ),
        .O(i__carry__2_i_2__17_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__2_i_3__15
       (.I0(\InDec_BU_reg_n_0_[0][13] ),
        .I1(\FIFODec_BU_reg_n_0_[0][13] ),
        .O(i__carry__2_i_3__15_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__2_i_3__16
       (.I0(\InDec_BU_reg_n_0_[1][13] ),
        .I1(\FIFODec_BU_reg_n_0_[1][13] ),
        .O(i__carry__2_i_3__16_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__2_i_4__5
       (.I0(\InDec_BU_reg_n_0_[0][12] ),
        .I1(\FIFODec_BU_reg_n_0_[0][12] ),
        .O(i__carry__2_i_4__5_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__2_i_4__6
       (.I0(\InDec_BU_reg_n_0_[1][12] ),
        .I1(\FIFODec_BU_reg_n_0_[1][12] ),
        .O(i__carry__2_i_4__6_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    i__carry_i_2__11
       (.I0(BU_inst_n_2),
        .I1(reset),
        .O(i__carry_i_2__11_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry_i_2__35
       (.I0(reset),
        .I1(BU_inst_n_2),
        .O(i__carry_i_2__35_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    ltOp_carry_i_2__1
       (.I0(reset),
        .I1(BU_inst_n_3),
        .O(ltOp_carry_i_2__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT5 #(
    .INIT(32'hFF800000)) 
    state_i_1__0
       (.I0(sync_counter[2]),
        .I1(sync_counter[1]),
        .I2(sync_counter[0]),
        .I3(state),
        .I4(go_data_counter),
        .O(state_i_1__0_n_0));
  FDCE #(
    .INIT(1'b0)) 
    state_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(state_i_1__0_n_0),
        .Q(state));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT3 #(
    .INIT(8'h82)) 
    \sync_counter[0]_i_1__0 
       (.I0(go_data_counter),
        .I1(state),
        .I2(sync_counter[0]),
        .O(\sync_counter[0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT4 #(
    .INIT(16'hC408)) 
    \sync_counter[1]_i_1__0 
       (.I0(sync_counter[0]),
        .I1(go_data_counter),
        .I2(state),
        .I3(sync_counter[1]),
        .O(\sync_counter[1]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT5 #(
    .INIT(32'hF0700080)) 
    \sync_counter[2]_i_1 
       (.I0(sync_counter[0]),
        .I1(sync_counter[1]),
        .I2(go_data_counter),
        .I3(state),
        .I4(sync_counter[2]),
        .O(\sync_counter[2]_i_1_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \sync_counter_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\sync_counter[0]_i_1__0_n_0 ),
        .Q(sync_counter[0]));
  FDCE #(
    .INIT(1'b0)) 
    \sync_counter_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\sync_counter[1]_i_1__0_n_0 ),
        .Q(sync_counter[1]));
  FDCE #(
    .INIT(1'b0)) 
    \sync_counter_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\sync_counter[2]_i_1_n_0 ),
        .Q(sync_counter[2]));
endmodule

(* ORIG_REF_NAME = "SDF_Stage" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_SDF_Stage__parameterized5
   (Re_Data_out,
    Im_Data_out,
    reset,
    go_data_counter,
    clk,
    D,
    \Data_in_ppF_reg[1][15]_0 );
  output [15:0]Re_Data_out;
  output [15:0]Im_Data_out;
  input reset;
  input go_data_counter;
  input clk;
  input [15:0]D;
  input [15:0]\Data_in_ppF_reg[1][15]_0 ;

  wire [15:0]\BU_ROT[0]_47 ;
  wire [15:0]\BU_ROT[1]_46 ;
  wire [15:0]\BU_ROT_ppF_reg[0]_41 ;
  wire [15:0]\BU_ROT_ppF_reg[1]_40 ;
  wire BU_inst_n_0;
  wire BU_inst_n_1;
  wire BU_inst_n_2;
  wire BU_inst_n_3;
  wire [15:0]D;
  wire [15:0]\Data_in_ppF_reg[1][15]_0 ;
  wire \Data_in_ppF_reg_n_0_[0][0] ;
  wire \Data_in_ppF_reg_n_0_[0][10] ;
  wire \Data_in_ppF_reg_n_0_[0][11] ;
  wire \Data_in_ppF_reg_n_0_[0][12] ;
  wire \Data_in_ppF_reg_n_0_[0][13] ;
  wire \Data_in_ppF_reg_n_0_[0][14] ;
  wire \Data_in_ppF_reg_n_0_[0][15] ;
  wire \Data_in_ppF_reg_n_0_[0][1] ;
  wire \Data_in_ppF_reg_n_0_[0][2] ;
  wire \Data_in_ppF_reg_n_0_[0][3] ;
  wire \Data_in_ppF_reg_n_0_[0][4] ;
  wire \Data_in_ppF_reg_n_0_[0][5] ;
  wire \Data_in_ppF_reg_n_0_[0][6] ;
  wire \Data_in_ppF_reg_n_0_[0][7] ;
  wire \Data_in_ppF_reg_n_0_[0][8] ;
  wire \Data_in_ppF_reg_n_0_[0][9] ;
  wire \Data_in_ppF_reg_n_0_[1][0] ;
  wire \Data_in_ppF_reg_n_0_[1][10] ;
  wire \Data_in_ppF_reg_n_0_[1][11] ;
  wire \Data_in_ppF_reg_n_0_[1][12] ;
  wire \Data_in_ppF_reg_n_0_[1][13] ;
  wire \Data_in_ppF_reg_n_0_[1][14] ;
  wire \Data_in_ppF_reg_n_0_[1][15] ;
  wire \Data_in_ppF_reg_n_0_[1][1] ;
  wire \Data_in_ppF_reg_n_0_[1][2] ;
  wire \Data_in_ppF_reg_n_0_[1][3] ;
  wire \Data_in_ppF_reg_n_0_[1][4] ;
  wire \Data_in_ppF_reg_n_0_[1][5] ;
  wire \Data_in_ppF_reg_n_0_[1][6] ;
  wire \Data_in_ppF_reg_n_0_[1][7] ;
  wire \Data_in_ppF_reg_n_0_[1][8] ;
  wire \Data_in_ppF_reg_n_0_[1][9] ;
  wire \FIFODec_BU_reg_n_0_[0][0] ;
  wire \FIFODec_BU_reg_n_0_[0][10] ;
  wire \FIFODec_BU_reg_n_0_[0][11] ;
  wire \FIFODec_BU_reg_n_0_[0][12] ;
  wire \FIFODec_BU_reg_n_0_[0][13] ;
  wire \FIFODec_BU_reg_n_0_[0][14] ;
  wire \FIFODec_BU_reg_n_0_[0][15] ;
  wire \FIFODec_BU_reg_n_0_[0][1] ;
  wire \FIFODec_BU_reg_n_0_[0][2] ;
  wire \FIFODec_BU_reg_n_0_[0][3] ;
  wire \FIFODec_BU_reg_n_0_[0][4] ;
  wire \FIFODec_BU_reg_n_0_[0][5] ;
  wire \FIFODec_BU_reg_n_0_[0][6] ;
  wire \FIFODec_BU_reg_n_0_[0][7] ;
  wire \FIFODec_BU_reg_n_0_[0][8] ;
  wire \FIFODec_BU_reg_n_0_[0][9] ;
  wire \FIFODec_BU_reg_n_0_[1][0] ;
  wire \FIFODec_BU_reg_n_0_[1][10] ;
  wire \FIFODec_BU_reg_n_0_[1][11] ;
  wire \FIFODec_BU_reg_n_0_[1][12] ;
  wire \FIFODec_BU_reg_n_0_[1][13] ;
  wire \FIFODec_BU_reg_n_0_[1][14] ;
  wire \FIFODec_BU_reg_n_0_[1][15] ;
  wire \FIFODec_BU_reg_n_0_[1][1] ;
  wire \FIFODec_BU_reg_n_0_[1][2] ;
  wire \FIFODec_BU_reg_n_0_[1][3] ;
  wire \FIFODec_BU_reg_n_0_[1][4] ;
  wire \FIFODec_BU_reg_n_0_[1][5] ;
  wire \FIFODec_BU_reg_n_0_[1][6] ;
  wire \FIFODec_BU_reg_n_0_[1][7] ;
  wire \FIFODec_BU_reg_n_0_[1][8] ;
  wire \FIFODec_BU_reg_n_0_[1][9] ;
  wire [15:0]\FIFODec_OutMux_pp1_reg[0]_42 ;
  wire [15:0]\FIFODec_OutMux_pp1_reg[1]_44 ;
  wire [15:0]\FIFODec_OutMux_ppF_reg[0]_43 ;
  wire [15:0]\FIFODec_OutMux_ppF_reg[1]_45 ;
  wire \FIFODec_OutMux_reg_n_0_[0][0] ;
  wire \FIFODec_OutMux_reg_n_0_[0][10] ;
  wire \FIFODec_OutMux_reg_n_0_[0][11] ;
  wire \FIFODec_OutMux_reg_n_0_[0][12] ;
  wire \FIFODec_OutMux_reg_n_0_[0][13] ;
  wire \FIFODec_OutMux_reg_n_0_[0][14] ;
  wire \FIFODec_OutMux_reg_n_0_[0][15] ;
  wire \FIFODec_OutMux_reg_n_0_[0][1] ;
  wire \FIFODec_OutMux_reg_n_0_[0][2] ;
  wire \FIFODec_OutMux_reg_n_0_[0][3] ;
  wire \FIFODec_OutMux_reg_n_0_[0][4] ;
  wire \FIFODec_OutMux_reg_n_0_[0][5] ;
  wire \FIFODec_OutMux_reg_n_0_[0][6] ;
  wire \FIFODec_OutMux_reg_n_0_[0][7] ;
  wire \FIFODec_OutMux_reg_n_0_[0][8] ;
  wire \FIFODec_OutMux_reg_n_0_[0][9] ;
  wire \FIFODec_OutMux_reg_n_0_[1][0] ;
  wire \FIFODec_OutMux_reg_n_0_[1][10] ;
  wire \FIFODec_OutMux_reg_n_0_[1][11] ;
  wire \FIFODec_OutMux_reg_n_0_[1][12] ;
  wire \FIFODec_OutMux_reg_n_0_[1][13] ;
  wire \FIFODec_OutMux_reg_n_0_[1][14] ;
  wire \FIFODec_OutMux_reg_n_0_[1][15] ;
  wire \FIFODec_OutMux_reg_n_0_[1][1] ;
  wire \FIFODec_OutMux_reg_n_0_[1][2] ;
  wire \FIFODec_OutMux_reg_n_0_[1][3] ;
  wire \FIFODec_OutMux_reg_n_0_[1][4] ;
  wire \FIFODec_OutMux_reg_n_0_[1][5] ;
  wire \FIFODec_OutMux_reg_n_0_[1][6] ;
  wire \FIFODec_OutMux_reg_n_0_[1][7] ;
  wire \FIFODec_OutMux_reg_n_0_[1][8] ;
  wire \FIFODec_OutMux_reg_n_0_[1][9] ;
  wire [15:0]\FIFOMux_FIFO[0]_48 ;
  wire [15:0]\FIFOMux_FIFO[1]_49 ;
  wire [15:0]Im_Data_out;
  wire \InDec_BU_reg_n_0_[0][0] ;
  wire \InDec_BU_reg_n_0_[0][10] ;
  wire \InDec_BU_reg_n_0_[0][11] ;
  wire \InDec_BU_reg_n_0_[0][12] ;
  wire \InDec_BU_reg_n_0_[0][13] ;
  wire \InDec_BU_reg_n_0_[0][14] ;
  wire \InDec_BU_reg_n_0_[0][15] ;
  wire \InDec_BU_reg_n_0_[0][1] ;
  wire \InDec_BU_reg_n_0_[0][2] ;
  wire \InDec_BU_reg_n_0_[0][3] ;
  wire \InDec_BU_reg_n_0_[0][4] ;
  wire \InDec_BU_reg_n_0_[0][5] ;
  wire \InDec_BU_reg_n_0_[0][6] ;
  wire \InDec_BU_reg_n_0_[0][7] ;
  wire \InDec_BU_reg_n_0_[0][8] ;
  wire \InDec_BU_reg_n_0_[0][9] ;
  wire \InDec_BU_reg_n_0_[1][0] ;
  wire \InDec_BU_reg_n_0_[1][10] ;
  wire \InDec_BU_reg_n_0_[1][11] ;
  wire \InDec_BU_reg_n_0_[1][12] ;
  wire \InDec_BU_reg_n_0_[1][13] ;
  wire \InDec_BU_reg_n_0_[1][14] ;
  wire \InDec_BU_reg_n_0_[1][15] ;
  wire \InDec_BU_reg_n_0_[1][1] ;
  wire \InDec_BU_reg_n_0_[1][2] ;
  wire \InDec_BU_reg_n_0_[1][3] ;
  wire \InDec_BU_reg_n_0_[1][4] ;
  wire \InDec_BU_reg_n_0_[1][5] ;
  wire \InDec_BU_reg_n_0_[1][6] ;
  wire \InDec_BU_reg_n_0_[1][7] ;
  wire \InDec_BU_reg_n_0_[1][8] ;
  wire \InDec_BU_reg_n_0_[1][9] ;
  wire \InDec_FIFOMux_reg_n_0_[0][0] ;
  wire \InDec_FIFOMux_reg_n_0_[0][10] ;
  wire \InDec_FIFOMux_reg_n_0_[0][11] ;
  wire \InDec_FIFOMux_reg_n_0_[0][12] ;
  wire \InDec_FIFOMux_reg_n_0_[0][13] ;
  wire \InDec_FIFOMux_reg_n_0_[0][14] ;
  wire \InDec_FIFOMux_reg_n_0_[0][15] ;
  wire \InDec_FIFOMux_reg_n_0_[0][1] ;
  wire \InDec_FIFOMux_reg_n_0_[0][2] ;
  wire \InDec_FIFOMux_reg_n_0_[0][3] ;
  wire \InDec_FIFOMux_reg_n_0_[0][4] ;
  wire \InDec_FIFOMux_reg_n_0_[0][5] ;
  wire \InDec_FIFOMux_reg_n_0_[0][6] ;
  wire \InDec_FIFOMux_reg_n_0_[0][7] ;
  wire \InDec_FIFOMux_reg_n_0_[0][8] ;
  wire \InDec_FIFOMux_reg_n_0_[0][9] ;
  wire \InDec_FIFOMux_reg_n_0_[1][0] ;
  wire \InDec_FIFOMux_reg_n_0_[1][10] ;
  wire \InDec_FIFOMux_reg_n_0_[1][11] ;
  wire \InDec_FIFOMux_reg_n_0_[1][12] ;
  wire \InDec_FIFOMux_reg_n_0_[1][13] ;
  wire \InDec_FIFOMux_reg_n_0_[1][14] ;
  wire \InDec_FIFOMux_reg_n_0_[1][15] ;
  wire \InDec_FIFOMux_reg_n_0_[1][1] ;
  wire \InDec_FIFOMux_reg_n_0_[1][2] ;
  wire \InDec_FIFOMux_reg_n_0_[1][3] ;
  wire \InDec_FIFOMux_reg_n_0_[1][4] ;
  wire \InDec_FIFOMux_reg_n_0_[1][5] ;
  wire \InDec_FIFOMux_reg_n_0_[1][6] ;
  wire \InDec_FIFOMux_reg_n_0_[1][7] ;
  wire \InDec_FIFOMux_reg_n_0_[1][8] ;
  wire \InDec_FIFOMux_reg_n_0_[1][9] ;
  wire [15:0]Re_Data_out;
  wire Rotator_inst_n_0;
  wire Rotator_inst_n_1;
  wire Rotator_inst_n_10;
  wire Rotator_inst_n_11;
  wire Rotator_inst_n_12;
  wire Rotator_inst_n_13;
  wire Rotator_inst_n_14;
  wire Rotator_inst_n_15;
  wire Rotator_inst_n_16;
  wire Rotator_inst_n_17;
  wire Rotator_inst_n_18;
  wire Rotator_inst_n_19;
  wire Rotator_inst_n_2;
  wire Rotator_inst_n_20;
  wire Rotator_inst_n_21;
  wire Rotator_inst_n_22;
  wire Rotator_inst_n_23;
  wire Rotator_inst_n_24;
  wire Rotator_inst_n_25;
  wire Rotator_inst_n_26;
  wire Rotator_inst_n_27;
  wire Rotator_inst_n_28;
  wire Rotator_inst_n_29;
  wire Rotator_inst_n_3;
  wire Rotator_inst_n_30;
  wire Rotator_inst_n_31;
  wire Rotator_inst_n_4;
  wire Rotator_inst_n_5;
  wire Rotator_inst_n_6;
  wire Rotator_inst_n_7;
  wire Rotator_inst_n_8;
  wire Rotator_inst_n_9;
  wire SR_FIFO_inst_n_0;
  wire SR_FIFO_inst_n_1;
  wire SR_FIFO_inst_n_10;
  wire SR_FIFO_inst_n_11;
  wire SR_FIFO_inst_n_12;
  wire SR_FIFO_inst_n_13;
  wire SR_FIFO_inst_n_2;
  wire SR_FIFO_inst_n_3;
  wire SR_FIFO_inst_n_4;
  wire SR_FIFO_inst_n_5;
  wire SR_FIFO_inst_n_6;
  wire SR_FIFO_inst_n_7;
  wire SR_FIFO_inst_n_8;
  wire SR_FIFO_inst_n_9;
  wire clk;
  wire \data_counter[0]_i_1__2_n_0 ;
  wire data_counter_pp1;
  wire data_counter_ppF;
  wire \data_counter_reg_n_0_[0] ;
  wire [15:0]dout_IM;
  wire [15:0]dout_RE;
  wire go_data_counter;
  wire gtOp_carry_i_2__2_n_0;
  wire halfway;
  wire halfway_pp1;
  wire halfway_pp2;
  wire halfway_ppF;
  wire halfway_reg_i_1__2_n_0;
  wire i__carry__2_i_1__19_n_0;
  wire i__carry__2_i_1__20_n_0;
  wire i__carry__2_i_2__19_n_0;
  wire i__carry__2_i_2__20_n_0;
  wire i__carry__2_i_3__18_n_0;
  wire i__carry__2_i_3__19_n_0;
  wire i__carry__2_i_4__8_n_0;
  wire i__carry__2_i_4__9_n_0;
  wire i__carry_i_2__17_n_0;
  wire i__carry_i_2__41_n_0;
  wire ltOp_carry_i_2__2_n_0;
  wire reset;
  wire state;
  wire state_i_1__1_n_0;
  wire [3:0]sync_counter;
  wire \sync_counter[0]_i_1__1_n_0 ;
  wire \sync_counter[1]_i_1__1_n_0 ;
  wire \sync_counter[2]_i_1__0_n_0 ;
  wire \sync_counter[3]_i_1_n_0 ;
  wire \sync_counter[3]_i_2_n_0 ;

  FDCE #(
    .INIT(1'b0)) 
    \BU_ROT_ppF_reg[0][0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\BU_ROT[0]_47 [0]),
        .Q(\BU_ROT_ppF_reg[0]_41 [0]));
  FDCE #(
    .INIT(1'b0)) 
    \BU_ROT_ppF_reg[0][10] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\BU_ROT[0]_47 [10]),
        .Q(\BU_ROT_ppF_reg[0]_41 [10]));
  FDCE #(
    .INIT(1'b0)) 
    \BU_ROT_ppF_reg[0][11] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\BU_ROT[0]_47 [11]),
        .Q(\BU_ROT_ppF_reg[0]_41 [11]));
  FDCE #(
    .INIT(1'b0)) 
    \BU_ROT_ppF_reg[0][12] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\BU_ROT[0]_47 [12]),
        .Q(\BU_ROT_ppF_reg[0]_41 [12]));
  FDCE #(
    .INIT(1'b0)) 
    \BU_ROT_ppF_reg[0][13] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\BU_ROT[0]_47 [13]),
        .Q(\BU_ROT_ppF_reg[0]_41 [13]));
  FDCE #(
    .INIT(1'b0)) 
    \BU_ROT_ppF_reg[0][14] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\BU_ROT[0]_47 [14]),
        .Q(\BU_ROT_ppF_reg[0]_41 [14]));
  FDCE #(
    .INIT(1'b0)) 
    \BU_ROT_ppF_reg[0][15] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\BU_ROT[0]_47 [15]),
        .Q(\BU_ROT_ppF_reg[0]_41 [15]));
  FDCE #(
    .INIT(1'b0)) 
    \BU_ROT_ppF_reg[0][1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\BU_ROT[0]_47 [1]),
        .Q(\BU_ROT_ppF_reg[0]_41 [1]));
  FDCE #(
    .INIT(1'b0)) 
    \BU_ROT_ppF_reg[0][2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\BU_ROT[0]_47 [2]),
        .Q(\BU_ROT_ppF_reg[0]_41 [2]));
  FDCE #(
    .INIT(1'b0)) 
    \BU_ROT_ppF_reg[0][3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\BU_ROT[0]_47 [3]),
        .Q(\BU_ROT_ppF_reg[0]_41 [3]));
  FDCE #(
    .INIT(1'b0)) 
    \BU_ROT_ppF_reg[0][4] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\BU_ROT[0]_47 [4]),
        .Q(\BU_ROT_ppF_reg[0]_41 [4]));
  FDCE #(
    .INIT(1'b0)) 
    \BU_ROT_ppF_reg[0][5] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\BU_ROT[0]_47 [5]),
        .Q(\BU_ROT_ppF_reg[0]_41 [5]));
  FDCE #(
    .INIT(1'b0)) 
    \BU_ROT_ppF_reg[0][6] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\BU_ROT[0]_47 [6]),
        .Q(\BU_ROT_ppF_reg[0]_41 [6]));
  FDCE #(
    .INIT(1'b0)) 
    \BU_ROT_ppF_reg[0][7] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\BU_ROT[0]_47 [7]),
        .Q(\BU_ROT_ppF_reg[0]_41 [7]));
  FDCE #(
    .INIT(1'b0)) 
    \BU_ROT_ppF_reg[0][8] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\BU_ROT[0]_47 [8]),
        .Q(\BU_ROT_ppF_reg[0]_41 [8]));
  FDCE #(
    .INIT(1'b0)) 
    \BU_ROT_ppF_reg[0][9] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\BU_ROT[0]_47 [9]),
        .Q(\BU_ROT_ppF_reg[0]_41 [9]));
  FDCE #(
    .INIT(1'b0)) 
    \BU_ROT_ppF_reg[1][0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\BU_ROT[1]_46 [0]),
        .Q(\BU_ROT_ppF_reg[1]_40 [0]));
  FDCE #(
    .INIT(1'b0)) 
    \BU_ROT_ppF_reg[1][10] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\BU_ROT[1]_46 [10]),
        .Q(\BU_ROT_ppF_reg[1]_40 [10]));
  FDCE #(
    .INIT(1'b0)) 
    \BU_ROT_ppF_reg[1][11] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\BU_ROT[1]_46 [11]),
        .Q(\BU_ROT_ppF_reg[1]_40 [11]));
  FDCE #(
    .INIT(1'b0)) 
    \BU_ROT_ppF_reg[1][12] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\BU_ROT[1]_46 [12]),
        .Q(\BU_ROT_ppF_reg[1]_40 [12]));
  FDCE #(
    .INIT(1'b0)) 
    \BU_ROT_ppF_reg[1][13] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\BU_ROT[1]_46 [13]),
        .Q(\BU_ROT_ppF_reg[1]_40 [13]));
  FDCE #(
    .INIT(1'b0)) 
    \BU_ROT_ppF_reg[1][14] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\BU_ROT[1]_46 [14]),
        .Q(\BU_ROT_ppF_reg[1]_40 [14]));
  FDCE #(
    .INIT(1'b0)) 
    \BU_ROT_ppF_reg[1][15] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\BU_ROT[1]_46 [15]),
        .Q(\BU_ROT_ppF_reg[1]_40 [15]));
  FDCE #(
    .INIT(1'b0)) 
    \BU_ROT_ppF_reg[1][1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\BU_ROT[1]_46 [1]),
        .Q(\BU_ROT_ppF_reg[1]_40 [1]));
  FDCE #(
    .INIT(1'b0)) 
    \BU_ROT_ppF_reg[1][2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\BU_ROT[1]_46 [2]),
        .Q(\BU_ROT_ppF_reg[1]_40 [2]));
  FDCE #(
    .INIT(1'b0)) 
    \BU_ROT_ppF_reg[1][3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\BU_ROT[1]_46 [3]),
        .Q(\BU_ROT_ppF_reg[1]_40 [3]));
  FDCE #(
    .INIT(1'b0)) 
    \BU_ROT_ppF_reg[1][4] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\BU_ROT[1]_46 [4]),
        .Q(\BU_ROT_ppF_reg[1]_40 [4]));
  FDCE #(
    .INIT(1'b0)) 
    \BU_ROT_ppF_reg[1][5] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\BU_ROT[1]_46 [5]),
        .Q(\BU_ROT_ppF_reg[1]_40 [5]));
  FDCE #(
    .INIT(1'b0)) 
    \BU_ROT_ppF_reg[1][6] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\BU_ROT[1]_46 [6]),
        .Q(\BU_ROT_ppF_reg[1]_40 [6]));
  FDCE #(
    .INIT(1'b0)) 
    \BU_ROT_ppF_reg[1][7] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\BU_ROT[1]_46 [7]),
        .Q(\BU_ROT_ppF_reg[1]_40 [7]));
  FDCE #(
    .INIT(1'b0)) 
    \BU_ROT_ppF_reg[1][8] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\BU_ROT[1]_46 [8]),
        .Q(\BU_ROT_ppF_reg[1]_40 [8]));
  FDCE #(
    .INIT(1'b0)) 
    \BU_ROT_ppF_reg[1][9] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\BU_ROT[1]_46 [9]),
        .Q(\BU_ROT_ppF_reg[1]_40 [9]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_R2_BU BU_inst
       (.\BU_ROT_ppF_reg[0][14] (i__carry_i_2__41_n_0),
        .\BU_ROT_ppF_reg[0][14]_0 (i__carry_i_2__17_n_0),
        .\BU_ROT_ppF_reg[0][15] ({\FIFODec_BU_reg_n_0_[0][15] ,\FIFODec_BU_reg_n_0_[0][11] ,\FIFODec_BU_reg_n_0_[0][10] ,\FIFODec_BU_reg_n_0_[0][9] ,\FIFODec_BU_reg_n_0_[0][8] ,\FIFODec_BU_reg_n_0_[0][7] ,\FIFODec_BU_reg_n_0_[0][6] ,\FIFODec_BU_reg_n_0_[0][5] ,\FIFODec_BU_reg_n_0_[0][4] ,\FIFODec_BU_reg_n_0_[0][3] ,\FIFODec_BU_reg_n_0_[0][2] ,\FIFODec_BU_reg_n_0_[0][1] ,\FIFODec_BU_reg_n_0_[0][0] }),
        .\BU_ROT_ppF_reg[0][15]_0 ({i__carry__2_i_1__19_n_0,i__carry__2_i_2__19_n_0,i__carry__2_i_3__18_n_0,i__carry__2_i_4__8_n_0}),
        .\BU_ROT_ppF_reg[1][14] (ltOp_carry_i_2__2_n_0),
        .\BU_ROT_ppF_reg[1][14]_0 (gtOp_carry_i_2__2_n_0),
        .\BU_ROT_ppF_reg[1][15] ({\FIFODec_BU_reg_n_0_[1][15] ,\FIFODec_BU_reg_n_0_[1][11] ,\FIFODec_BU_reg_n_0_[1][10] ,\FIFODec_BU_reg_n_0_[1][9] ,\FIFODec_BU_reg_n_0_[1][8] ,\FIFODec_BU_reg_n_0_[1][7] ,\FIFODec_BU_reg_n_0_[1][6] ,\FIFODec_BU_reg_n_0_[1][5] ,\FIFODec_BU_reg_n_0_[1][4] ,\FIFODec_BU_reg_n_0_[1][3] ,\FIFODec_BU_reg_n_0_[1][2] ,\FIFODec_BU_reg_n_0_[1][1] ,\FIFODec_BU_reg_n_0_[1][0] }),
        .\BU_ROT_ppF_reg[1][15]_0 ({i__carry__2_i_1__20_n_0,i__carry__2_i_2__20_n_0,i__carry__2_i_3__19_n_0,i__carry__2_i_4__9_n_0}),
        .CO(BU_inst_n_0),
        .D(\BU_ROT[1]_46 ),
        .DI(SR_FIFO_inst_n_12),
        .\FIFO_reg[0][0][15] (SR_FIFO_inst_n_0),
        .\FIFO_reg[0][0][15]_0 (SR_FIFO_inst_n_10),
        .\FIFO_reg[0][0][15]_1 ({\InDec_FIFOMux_reg_n_0_[0][15] ,\InDec_FIFOMux_reg_n_0_[0][14] ,\InDec_FIFOMux_reg_n_0_[0][13] ,\InDec_FIFOMux_reg_n_0_[0][12] ,\InDec_FIFOMux_reg_n_0_[0][11] ,\InDec_FIFOMux_reg_n_0_[0][10] ,\InDec_FIFOMux_reg_n_0_[0][9] ,\InDec_FIFOMux_reg_n_0_[0][8] ,\InDec_FIFOMux_reg_n_0_[0][7] ,\InDec_FIFOMux_reg_n_0_[0][6] ,\InDec_FIFOMux_reg_n_0_[0][5] ,\InDec_FIFOMux_reg_n_0_[0][4] ,\InDec_FIFOMux_reg_n_0_[0][3] ,\InDec_FIFOMux_reg_n_0_[0][2] ,\InDec_FIFOMux_reg_n_0_[0][1] ,\InDec_FIFOMux_reg_n_0_[0][0] }),
        .\FIFO_reg[0][1][15] ({\InDec_BU_reg_n_0_[1][14] ,\InDec_BU_reg_n_0_[1][13] ,\InDec_BU_reg_n_0_[1][12] ,\InDec_BU_reg_n_0_[1][11] ,\InDec_BU_reg_n_0_[1][10] ,\InDec_BU_reg_n_0_[1][9] ,\InDec_BU_reg_n_0_[1][8] ,\InDec_BU_reg_n_0_[1][7] ,\InDec_BU_reg_n_0_[1][6] ,\InDec_BU_reg_n_0_[1][5] ,\InDec_BU_reg_n_0_[1][4] ,\InDec_BU_reg_n_0_[1][3] ,\InDec_BU_reg_n_0_[1][2] ,\InDec_BU_reg_n_0_[1][1] ,\InDec_BU_reg_n_0_[1][0] }),
        .\FIFO_reg[0][1][15]_0 (SR_FIFO_inst_n_13),
        .\FIFO_reg[0][1][15]_1 ({SR_FIFO_inst_n_6,SR_FIFO_inst_n_7,SR_FIFO_inst_n_8,SR_FIFO_inst_n_9}),
        .\FIFO_reg[0][1][15]_2 (SR_FIFO_inst_n_1),
        .\FIFO_reg[0][1][15]_3 (SR_FIFO_inst_n_11),
        .\FIFO_reg[0][1][15]_4 ({\InDec_FIFOMux_reg_n_0_[1][15] ,\InDec_FIFOMux_reg_n_0_[1][14] ,\InDec_FIFOMux_reg_n_0_[1][13] ,\InDec_FIFOMux_reg_n_0_[1][12] ,\InDec_FIFOMux_reg_n_0_[1][11] ,\InDec_FIFOMux_reg_n_0_[1][10] ,\InDec_FIFOMux_reg_n_0_[1][9] ,\InDec_FIFOMux_reg_n_0_[1][8] ,\InDec_FIFOMux_reg_n_0_[1][7] ,\InDec_FIFOMux_reg_n_0_[1][6] ,\InDec_FIFOMux_reg_n_0_[1][5] ,\InDec_FIFOMux_reg_n_0_[1][4] ,\InDec_FIFOMux_reg_n_0_[1][3] ,\InDec_FIFOMux_reg_n_0_[1][2] ,\InDec_FIFOMux_reg_n_0_[1][1] ,\InDec_FIFOMux_reg_n_0_[1][0] }),
        .Q({\InDec_BU_reg_n_0_[0][14] ,\InDec_BU_reg_n_0_[0][13] ,\InDec_BU_reg_n_0_[0][12] ,\InDec_BU_reg_n_0_[0][11] ,\InDec_BU_reg_n_0_[0][10] ,\InDec_BU_reg_n_0_[0][9] ,\InDec_BU_reg_n_0_[0][8] ,\InDec_BU_reg_n_0_[0][7] ,\InDec_BU_reg_n_0_[0][6] ,\InDec_BU_reg_n_0_[0][5] ,\InDec_BU_reg_n_0_[0][4] ,\InDec_BU_reg_n_0_[0][3] ,\InDec_BU_reg_n_0_[0][2] ,\InDec_BU_reg_n_0_[0][1] ,\InDec_BU_reg_n_0_[0][0] }),
        .S({SR_FIFO_inst_n_2,SR_FIFO_inst_n_3,SR_FIFO_inst_n_4,SR_FIFO_inst_n_5}),
        .\arg_inferred__0/i__carry__2_0 (BU_inst_n_1),
        .\arg_inferred__1/i__carry__2_0 (BU_inst_n_2),
        .\arg_inferred__2/i__carry__2_0 (BU_inst_n_3),
        .halfway_pp1(halfway_pp1),
        .reset(reset),
        .reset_0(\BU_ROT[0]_47 ),
        .reset_1(\FIFOMux_FIFO[0]_48 ),
        .reset_2(\FIFOMux_FIFO[1]_49 ));
  FDCE #(
    .INIT(1'b0)) 
    \Data_in_ppF_reg[0][0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(D[0]),
        .Q(\Data_in_ppF_reg_n_0_[0][0] ));
  FDCE #(
    .INIT(1'b0)) 
    \Data_in_ppF_reg[0][10] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(D[10]),
        .Q(\Data_in_ppF_reg_n_0_[0][10] ));
  FDCE #(
    .INIT(1'b0)) 
    \Data_in_ppF_reg[0][11] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(D[11]),
        .Q(\Data_in_ppF_reg_n_0_[0][11] ));
  FDCE #(
    .INIT(1'b0)) 
    \Data_in_ppF_reg[0][12] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(D[12]),
        .Q(\Data_in_ppF_reg_n_0_[0][12] ));
  FDCE #(
    .INIT(1'b0)) 
    \Data_in_ppF_reg[0][13] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(D[13]),
        .Q(\Data_in_ppF_reg_n_0_[0][13] ));
  FDCE #(
    .INIT(1'b0)) 
    \Data_in_ppF_reg[0][14] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(D[14]),
        .Q(\Data_in_ppF_reg_n_0_[0][14] ));
  FDCE #(
    .INIT(1'b0)) 
    \Data_in_ppF_reg[0][15] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(D[15]),
        .Q(\Data_in_ppF_reg_n_0_[0][15] ));
  FDCE #(
    .INIT(1'b0)) 
    \Data_in_ppF_reg[0][1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(D[1]),
        .Q(\Data_in_ppF_reg_n_0_[0][1] ));
  FDCE #(
    .INIT(1'b0)) 
    \Data_in_ppF_reg[0][2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(D[2]),
        .Q(\Data_in_ppF_reg_n_0_[0][2] ));
  FDCE #(
    .INIT(1'b0)) 
    \Data_in_ppF_reg[0][3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(D[3]),
        .Q(\Data_in_ppF_reg_n_0_[0][3] ));
  FDCE #(
    .INIT(1'b0)) 
    \Data_in_ppF_reg[0][4] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(D[4]),
        .Q(\Data_in_ppF_reg_n_0_[0][4] ));
  FDCE #(
    .INIT(1'b0)) 
    \Data_in_ppF_reg[0][5] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(D[5]),
        .Q(\Data_in_ppF_reg_n_0_[0][5] ));
  FDCE #(
    .INIT(1'b0)) 
    \Data_in_ppF_reg[0][6] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(D[6]),
        .Q(\Data_in_ppF_reg_n_0_[0][6] ));
  FDCE #(
    .INIT(1'b0)) 
    \Data_in_ppF_reg[0][7] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(D[7]),
        .Q(\Data_in_ppF_reg_n_0_[0][7] ));
  FDCE #(
    .INIT(1'b0)) 
    \Data_in_ppF_reg[0][8] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(D[8]),
        .Q(\Data_in_ppF_reg_n_0_[0][8] ));
  FDCE #(
    .INIT(1'b0)) 
    \Data_in_ppF_reg[0][9] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(D[9]),
        .Q(\Data_in_ppF_reg_n_0_[0][9] ));
  FDCE #(
    .INIT(1'b0)) 
    \Data_in_ppF_reg[1][0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\Data_in_ppF_reg[1][15]_0 [0]),
        .Q(\Data_in_ppF_reg_n_0_[1][0] ));
  FDCE #(
    .INIT(1'b0)) 
    \Data_in_ppF_reg[1][10] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\Data_in_ppF_reg[1][15]_0 [10]),
        .Q(\Data_in_ppF_reg_n_0_[1][10] ));
  FDCE #(
    .INIT(1'b0)) 
    \Data_in_ppF_reg[1][11] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\Data_in_ppF_reg[1][15]_0 [11]),
        .Q(\Data_in_ppF_reg_n_0_[1][11] ));
  FDCE #(
    .INIT(1'b0)) 
    \Data_in_ppF_reg[1][12] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\Data_in_ppF_reg[1][15]_0 [12]),
        .Q(\Data_in_ppF_reg_n_0_[1][12] ));
  FDCE #(
    .INIT(1'b0)) 
    \Data_in_ppF_reg[1][13] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\Data_in_ppF_reg[1][15]_0 [13]),
        .Q(\Data_in_ppF_reg_n_0_[1][13] ));
  FDCE #(
    .INIT(1'b0)) 
    \Data_in_ppF_reg[1][14] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\Data_in_ppF_reg[1][15]_0 [14]),
        .Q(\Data_in_ppF_reg_n_0_[1][14] ));
  FDCE #(
    .INIT(1'b0)) 
    \Data_in_ppF_reg[1][15] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\Data_in_ppF_reg[1][15]_0 [15]),
        .Q(\Data_in_ppF_reg_n_0_[1][15] ));
  FDCE #(
    .INIT(1'b0)) 
    \Data_in_ppF_reg[1][1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\Data_in_ppF_reg[1][15]_0 [1]),
        .Q(\Data_in_ppF_reg_n_0_[1][1] ));
  FDCE #(
    .INIT(1'b0)) 
    \Data_in_ppF_reg[1][2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\Data_in_ppF_reg[1][15]_0 [2]),
        .Q(\Data_in_ppF_reg_n_0_[1][2] ));
  FDCE #(
    .INIT(1'b0)) 
    \Data_in_ppF_reg[1][3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\Data_in_ppF_reg[1][15]_0 [3]),
        .Q(\Data_in_ppF_reg_n_0_[1][3] ));
  FDCE #(
    .INIT(1'b0)) 
    \Data_in_ppF_reg[1][4] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\Data_in_ppF_reg[1][15]_0 [4]),
        .Q(\Data_in_ppF_reg_n_0_[1][4] ));
  FDCE #(
    .INIT(1'b0)) 
    \Data_in_ppF_reg[1][5] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\Data_in_ppF_reg[1][15]_0 [5]),
        .Q(\Data_in_ppF_reg_n_0_[1][5] ));
  FDCE #(
    .INIT(1'b0)) 
    \Data_in_ppF_reg[1][6] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\Data_in_ppF_reg[1][15]_0 [6]),
        .Q(\Data_in_ppF_reg_n_0_[1][6] ));
  FDCE #(
    .INIT(1'b0)) 
    \Data_in_ppF_reg[1][7] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\Data_in_ppF_reg[1][15]_0 [7]),
        .Q(\Data_in_ppF_reg_n_0_[1][7] ));
  FDCE #(
    .INIT(1'b0)) 
    \Data_in_ppF_reg[1][8] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\Data_in_ppF_reg[1][15]_0 [8]),
        .Q(\Data_in_ppF_reg_n_0_[1][8] ));
  FDCE #(
    .INIT(1'b0)) 
    \Data_in_ppF_reg[1][9] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\Data_in_ppF_reg[1][15]_0 [9]),
        .Q(\Data_in_ppF_reg_n_0_[1][9] ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \FIFODec_BU_reg[0][0] 
       (.CLR(1'b0),
        .D(dout_RE[0]),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\FIFODec_BU_reg_n_0_[0][0] ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \FIFODec_BU_reg[0][10] 
       (.CLR(1'b0),
        .D(dout_RE[10]),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\FIFODec_BU_reg_n_0_[0][10] ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \FIFODec_BU_reg[0][11] 
       (.CLR(1'b0),
        .D(dout_RE[11]),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\FIFODec_BU_reg_n_0_[0][11] ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \FIFODec_BU_reg[0][12] 
       (.CLR(1'b0),
        .D(dout_RE[12]),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\FIFODec_BU_reg_n_0_[0][12] ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \FIFODec_BU_reg[0][13] 
       (.CLR(1'b0),
        .D(dout_RE[13]),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\FIFODec_BU_reg_n_0_[0][13] ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \FIFODec_BU_reg[0][14] 
       (.CLR(1'b0),
        .D(dout_RE[14]),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\FIFODec_BU_reg_n_0_[0][14] ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \FIFODec_BU_reg[0][15] 
       (.CLR(1'b0),
        .D(dout_RE[15]),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\FIFODec_BU_reg_n_0_[0][15] ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \FIFODec_BU_reg[0][1] 
       (.CLR(1'b0),
        .D(dout_RE[1]),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\FIFODec_BU_reg_n_0_[0][1] ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \FIFODec_BU_reg[0][2] 
       (.CLR(1'b0),
        .D(dout_RE[2]),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\FIFODec_BU_reg_n_0_[0][2] ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \FIFODec_BU_reg[0][3] 
       (.CLR(1'b0),
        .D(dout_RE[3]),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\FIFODec_BU_reg_n_0_[0][3] ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \FIFODec_BU_reg[0][4] 
       (.CLR(1'b0),
        .D(dout_RE[4]),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\FIFODec_BU_reg_n_0_[0][4] ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \FIFODec_BU_reg[0][5] 
       (.CLR(1'b0),
        .D(dout_RE[5]),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\FIFODec_BU_reg_n_0_[0][5] ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \FIFODec_BU_reg[0][6] 
       (.CLR(1'b0),
        .D(dout_RE[6]),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\FIFODec_BU_reg_n_0_[0][6] ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \FIFODec_BU_reg[0][7] 
       (.CLR(1'b0),
        .D(dout_RE[7]),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\FIFODec_BU_reg_n_0_[0][7] ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \FIFODec_BU_reg[0][8] 
       (.CLR(1'b0),
        .D(dout_RE[8]),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\FIFODec_BU_reg_n_0_[0][8] ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \FIFODec_BU_reg[0][9] 
       (.CLR(1'b0),
        .D(dout_RE[9]),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\FIFODec_BU_reg_n_0_[0][9] ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \FIFODec_BU_reg[1][0] 
       (.CLR(1'b0),
        .D(dout_IM[0]),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\FIFODec_BU_reg_n_0_[1][0] ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \FIFODec_BU_reg[1][10] 
       (.CLR(1'b0),
        .D(dout_IM[10]),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\FIFODec_BU_reg_n_0_[1][10] ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \FIFODec_BU_reg[1][11] 
       (.CLR(1'b0),
        .D(dout_IM[11]),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\FIFODec_BU_reg_n_0_[1][11] ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \FIFODec_BU_reg[1][12] 
       (.CLR(1'b0),
        .D(dout_IM[12]),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\FIFODec_BU_reg_n_0_[1][12] ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \FIFODec_BU_reg[1][13] 
       (.CLR(1'b0),
        .D(dout_IM[13]),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\FIFODec_BU_reg_n_0_[1][13] ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \FIFODec_BU_reg[1][14] 
       (.CLR(1'b0),
        .D(dout_IM[14]),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\FIFODec_BU_reg_n_0_[1][14] ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \FIFODec_BU_reg[1][15] 
       (.CLR(1'b0),
        .D(dout_IM[15]),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\FIFODec_BU_reg_n_0_[1][15] ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \FIFODec_BU_reg[1][1] 
       (.CLR(1'b0),
        .D(dout_IM[1]),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\FIFODec_BU_reg_n_0_[1][1] ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \FIFODec_BU_reg[1][2] 
       (.CLR(1'b0),
        .D(dout_IM[2]),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\FIFODec_BU_reg_n_0_[1][2] ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \FIFODec_BU_reg[1][3] 
       (.CLR(1'b0),
        .D(dout_IM[3]),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\FIFODec_BU_reg_n_0_[1][3] ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \FIFODec_BU_reg[1][4] 
       (.CLR(1'b0),
        .D(dout_IM[4]),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\FIFODec_BU_reg_n_0_[1][4] ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \FIFODec_BU_reg[1][5] 
       (.CLR(1'b0),
        .D(dout_IM[5]),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\FIFODec_BU_reg_n_0_[1][5] ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \FIFODec_BU_reg[1][6] 
       (.CLR(1'b0),
        .D(dout_IM[6]),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\FIFODec_BU_reg_n_0_[1][6] ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \FIFODec_BU_reg[1][7] 
       (.CLR(1'b0),
        .D(dout_IM[7]),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\FIFODec_BU_reg_n_0_[1][7] ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \FIFODec_BU_reg[1][8] 
       (.CLR(1'b0),
        .D(dout_IM[8]),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\FIFODec_BU_reg_n_0_[1][8] ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \FIFODec_BU_reg[1][9] 
       (.CLR(1'b0),
        .D(dout_IM[9]),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\FIFODec_BU_reg_n_0_[1][9] ));
  FDCE #(
    .INIT(1'b0)) 
    \FIFODec_OutMux_pp1_reg[0][0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\FIFODec_OutMux_reg_n_0_[0][0] ),
        .Q(\FIFODec_OutMux_pp1_reg[0]_42 [0]));
  FDCE #(
    .INIT(1'b0)) 
    \FIFODec_OutMux_pp1_reg[0][10] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\FIFODec_OutMux_reg_n_0_[0][10] ),
        .Q(\FIFODec_OutMux_pp1_reg[0]_42 [10]));
  FDCE #(
    .INIT(1'b0)) 
    \FIFODec_OutMux_pp1_reg[0][11] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\FIFODec_OutMux_reg_n_0_[0][11] ),
        .Q(\FIFODec_OutMux_pp1_reg[0]_42 [11]));
  FDCE #(
    .INIT(1'b0)) 
    \FIFODec_OutMux_pp1_reg[0][12] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\FIFODec_OutMux_reg_n_0_[0][12] ),
        .Q(\FIFODec_OutMux_pp1_reg[0]_42 [12]));
  FDCE #(
    .INIT(1'b0)) 
    \FIFODec_OutMux_pp1_reg[0][13] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\FIFODec_OutMux_reg_n_0_[0][13] ),
        .Q(\FIFODec_OutMux_pp1_reg[0]_42 [13]));
  FDCE #(
    .INIT(1'b0)) 
    \FIFODec_OutMux_pp1_reg[0][14] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\FIFODec_OutMux_reg_n_0_[0][14] ),
        .Q(\FIFODec_OutMux_pp1_reg[0]_42 [14]));
  FDCE #(
    .INIT(1'b0)) 
    \FIFODec_OutMux_pp1_reg[0][15] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\FIFODec_OutMux_reg_n_0_[0][15] ),
        .Q(\FIFODec_OutMux_pp1_reg[0]_42 [15]));
  FDCE #(
    .INIT(1'b0)) 
    \FIFODec_OutMux_pp1_reg[0][1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\FIFODec_OutMux_reg_n_0_[0][1] ),
        .Q(\FIFODec_OutMux_pp1_reg[0]_42 [1]));
  FDCE #(
    .INIT(1'b0)) 
    \FIFODec_OutMux_pp1_reg[0][2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\FIFODec_OutMux_reg_n_0_[0][2] ),
        .Q(\FIFODec_OutMux_pp1_reg[0]_42 [2]));
  FDCE #(
    .INIT(1'b0)) 
    \FIFODec_OutMux_pp1_reg[0][3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\FIFODec_OutMux_reg_n_0_[0][3] ),
        .Q(\FIFODec_OutMux_pp1_reg[0]_42 [3]));
  FDCE #(
    .INIT(1'b0)) 
    \FIFODec_OutMux_pp1_reg[0][4] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\FIFODec_OutMux_reg_n_0_[0][4] ),
        .Q(\FIFODec_OutMux_pp1_reg[0]_42 [4]));
  FDCE #(
    .INIT(1'b0)) 
    \FIFODec_OutMux_pp1_reg[0][5] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\FIFODec_OutMux_reg_n_0_[0][5] ),
        .Q(\FIFODec_OutMux_pp1_reg[0]_42 [5]));
  FDCE #(
    .INIT(1'b0)) 
    \FIFODec_OutMux_pp1_reg[0][6] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\FIFODec_OutMux_reg_n_0_[0][6] ),
        .Q(\FIFODec_OutMux_pp1_reg[0]_42 [6]));
  FDCE #(
    .INIT(1'b0)) 
    \FIFODec_OutMux_pp1_reg[0][7] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\FIFODec_OutMux_reg_n_0_[0][7] ),
        .Q(\FIFODec_OutMux_pp1_reg[0]_42 [7]));
  FDCE #(
    .INIT(1'b0)) 
    \FIFODec_OutMux_pp1_reg[0][8] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\FIFODec_OutMux_reg_n_0_[0][8] ),
        .Q(\FIFODec_OutMux_pp1_reg[0]_42 [8]));
  FDCE #(
    .INIT(1'b0)) 
    \FIFODec_OutMux_pp1_reg[0][9] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\FIFODec_OutMux_reg_n_0_[0][9] ),
        .Q(\FIFODec_OutMux_pp1_reg[0]_42 [9]));
  FDCE #(
    .INIT(1'b0)) 
    \FIFODec_OutMux_pp1_reg[1][0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\FIFODec_OutMux_reg_n_0_[1][0] ),
        .Q(\FIFODec_OutMux_pp1_reg[1]_44 [0]));
  FDCE #(
    .INIT(1'b0)) 
    \FIFODec_OutMux_pp1_reg[1][10] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\FIFODec_OutMux_reg_n_0_[1][10] ),
        .Q(\FIFODec_OutMux_pp1_reg[1]_44 [10]));
  FDCE #(
    .INIT(1'b0)) 
    \FIFODec_OutMux_pp1_reg[1][11] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\FIFODec_OutMux_reg_n_0_[1][11] ),
        .Q(\FIFODec_OutMux_pp1_reg[1]_44 [11]));
  FDCE #(
    .INIT(1'b0)) 
    \FIFODec_OutMux_pp1_reg[1][12] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\FIFODec_OutMux_reg_n_0_[1][12] ),
        .Q(\FIFODec_OutMux_pp1_reg[1]_44 [12]));
  FDCE #(
    .INIT(1'b0)) 
    \FIFODec_OutMux_pp1_reg[1][13] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\FIFODec_OutMux_reg_n_0_[1][13] ),
        .Q(\FIFODec_OutMux_pp1_reg[1]_44 [13]));
  FDCE #(
    .INIT(1'b0)) 
    \FIFODec_OutMux_pp1_reg[1][14] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\FIFODec_OutMux_reg_n_0_[1][14] ),
        .Q(\FIFODec_OutMux_pp1_reg[1]_44 [14]));
  FDCE #(
    .INIT(1'b0)) 
    \FIFODec_OutMux_pp1_reg[1][15] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\FIFODec_OutMux_reg_n_0_[1][15] ),
        .Q(\FIFODec_OutMux_pp1_reg[1]_44 [15]));
  FDCE #(
    .INIT(1'b0)) 
    \FIFODec_OutMux_pp1_reg[1][1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\FIFODec_OutMux_reg_n_0_[1][1] ),
        .Q(\FIFODec_OutMux_pp1_reg[1]_44 [1]));
  FDCE #(
    .INIT(1'b0)) 
    \FIFODec_OutMux_pp1_reg[1][2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\FIFODec_OutMux_reg_n_0_[1][2] ),
        .Q(\FIFODec_OutMux_pp1_reg[1]_44 [2]));
  FDCE #(
    .INIT(1'b0)) 
    \FIFODec_OutMux_pp1_reg[1][3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\FIFODec_OutMux_reg_n_0_[1][3] ),
        .Q(\FIFODec_OutMux_pp1_reg[1]_44 [3]));
  FDCE #(
    .INIT(1'b0)) 
    \FIFODec_OutMux_pp1_reg[1][4] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\FIFODec_OutMux_reg_n_0_[1][4] ),
        .Q(\FIFODec_OutMux_pp1_reg[1]_44 [4]));
  FDCE #(
    .INIT(1'b0)) 
    \FIFODec_OutMux_pp1_reg[1][5] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\FIFODec_OutMux_reg_n_0_[1][5] ),
        .Q(\FIFODec_OutMux_pp1_reg[1]_44 [5]));
  FDCE #(
    .INIT(1'b0)) 
    \FIFODec_OutMux_pp1_reg[1][6] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\FIFODec_OutMux_reg_n_0_[1][6] ),
        .Q(\FIFODec_OutMux_pp1_reg[1]_44 [6]));
  FDCE #(
    .INIT(1'b0)) 
    \FIFODec_OutMux_pp1_reg[1][7] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\FIFODec_OutMux_reg_n_0_[1][7] ),
        .Q(\FIFODec_OutMux_pp1_reg[1]_44 [7]));
  FDCE #(
    .INIT(1'b0)) 
    \FIFODec_OutMux_pp1_reg[1][8] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\FIFODec_OutMux_reg_n_0_[1][8] ),
        .Q(\FIFODec_OutMux_pp1_reg[1]_44 [8]));
  FDCE #(
    .INIT(1'b0)) 
    \FIFODec_OutMux_pp1_reg[1][9] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\FIFODec_OutMux_reg_n_0_[1][9] ),
        .Q(\FIFODec_OutMux_pp1_reg[1]_44 [9]));
  FDCE #(
    .INIT(1'b0)) 
    \FIFODec_OutMux_ppF_reg[0][0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\FIFODec_OutMux_pp1_reg[0]_42 [0]),
        .Q(\FIFODec_OutMux_ppF_reg[0]_43 [0]));
  FDCE #(
    .INIT(1'b0)) 
    \FIFODec_OutMux_ppF_reg[0][10] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\FIFODec_OutMux_pp1_reg[0]_42 [10]),
        .Q(\FIFODec_OutMux_ppF_reg[0]_43 [10]));
  FDCE #(
    .INIT(1'b0)) 
    \FIFODec_OutMux_ppF_reg[0][11] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\FIFODec_OutMux_pp1_reg[0]_42 [11]),
        .Q(\FIFODec_OutMux_ppF_reg[0]_43 [11]));
  FDCE #(
    .INIT(1'b0)) 
    \FIFODec_OutMux_ppF_reg[0][12] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\FIFODec_OutMux_pp1_reg[0]_42 [12]),
        .Q(\FIFODec_OutMux_ppF_reg[0]_43 [12]));
  FDCE #(
    .INIT(1'b0)) 
    \FIFODec_OutMux_ppF_reg[0][13] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\FIFODec_OutMux_pp1_reg[0]_42 [13]),
        .Q(\FIFODec_OutMux_ppF_reg[0]_43 [13]));
  FDCE #(
    .INIT(1'b0)) 
    \FIFODec_OutMux_ppF_reg[0][14] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\FIFODec_OutMux_pp1_reg[0]_42 [14]),
        .Q(\FIFODec_OutMux_ppF_reg[0]_43 [14]));
  FDCE #(
    .INIT(1'b0)) 
    \FIFODec_OutMux_ppF_reg[0][15] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\FIFODec_OutMux_pp1_reg[0]_42 [15]),
        .Q(\FIFODec_OutMux_ppF_reg[0]_43 [15]));
  FDCE #(
    .INIT(1'b0)) 
    \FIFODec_OutMux_ppF_reg[0][1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\FIFODec_OutMux_pp1_reg[0]_42 [1]),
        .Q(\FIFODec_OutMux_ppF_reg[0]_43 [1]));
  FDCE #(
    .INIT(1'b0)) 
    \FIFODec_OutMux_ppF_reg[0][2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\FIFODec_OutMux_pp1_reg[0]_42 [2]),
        .Q(\FIFODec_OutMux_ppF_reg[0]_43 [2]));
  FDCE #(
    .INIT(1'b0)) 
    \FIFODec_OutMux_ppF_reg[0][3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\FIFODec_OutMux_pp1_reg[0]_42 [3]),
        .Q(\FIFODec_OutMux_ppF_reg[0]_43 [3]));
  FDCE #(
    .INIT(1'b0)) 
    \FIFODec_OutMux_ppF_reg[0][4] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\FIFODec_OutMux_pp1_reg[0]_42 [4]),
        .Q(\FIFODec_OutMux_ppF_reg[0]_43 [4]));
  FDCE #(
    .INIT(1'b0)) 
    \FIFODec_OutMux_ppF_reg[0][5] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\FIFODec_OutMux_pp1_reg[0]_42 [5]),
        .Q(\FIFODec_OutMux_ppF_reg[0]_43 [5]));
  FDCE #(
    .INIT(1'b0)) 
    \FIFODec_OutMux_ppF_reg[0][6] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\FIFODec_OutMux_pp1_reg[0]_42 [6]),
        .Q(\FIFODec_OutMux_ppF_reg[0]_43 [6]));
  FDCE #(
    .INIT(1'b0)) 
    \FIFODec_OutMux_ppF_reg[0][7] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\FIFODec_OutMux_pp1_reg[0]_42 [7]),
        .Q(\FIFODec_OutMux_ppF_reg[0]_43 [7]));
  FDCE #(
    .INIT(1'b0)) 
    \FIFODec_OutMux_ppF_reg[0][8] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\FIFODec_OutMux_pp1_reg[0]_42 [8]),
        .Q(\FIFODec_OutMux_ppF_reg[0]_43 [8]));
  FDCE #(
    .INIT(1'b0)) 
    \FIFODec_OutMux_ppF_reg[0][9] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\FIFODec_OutMux_pp1_reg[0]_42 [9]),
        .Q(\FIFODec_OutMux_ppF_reg[0]_43 [9]));
  FDCE #(
    .INIT(1'b0)) 
    \FIFODec_OutMux_ppF_reg[1][0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\FIFODec_OutMux_pp1_reg[1]_44 [0]),
        .Q(\FIFODec_OutMux_ppF_reg[1]_45 [0]));
  FDCE #(
    .INIT(1'b0)) 
    \FIFODec_OutMux_ppF_reg[1][10] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\FIFODec_OutMux_pp1_reg[1]_44 [10]),
        .Q(\FIFODec_OutMux_ppF_reg[1]_45 [10]));
  FDCE #(
    .INIT(1'b0)) 
    \FIFODec_OutMux_ppF_reg[1][11] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\FIFODec_OutMux_pp1_reg[1]_44 [11]),
        .Q(\FIFODec_OutMux_ppF_reg[1]_45 [11]));
  FDCE #(
    .INIT(1'b0)) 
    \FIFODec_OutMux_ppF_reg[1][12] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\FIFODec_OutMux_pp1_reg[1]_44 [12]),
        .Q(\FIFODec_OutMux_ppF_reg[1]_45 [12]));
  FDCE #(
    .INIT(1'b0)) 
    \FIFODec_OutMux_ppF_reg[1][13] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\FIFODec_OutMux_pp1_reg[1]_44 [13]),
        .Q(\FIFODec_OutMux_ppF_reg[1]_45 [13]));
  FDCE #(
    .INIT(1'b0)) 
    \FIFODec_OutMux_ppF_reg[1][14] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\FIFODec_OutMux_pp1_reg[1]_44 [14]),
        .Q(\FIFODec_OutMux_ppF_reg[1]_45 [14]));
  FDCE #(
    .INIT(1'b0)) 
    \FIFODec_OutMux_ppF_reg[1][15] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\FIFODec_OutMux_pp1_reg[1]_44 [15]),
        .Q(\FIFODec_OutMux_ppF_reg[1]_45 [15]));
  FDCE #(
    .INIT(1'b0)) 
    \FIFODec_OutMux_ppF_reg[1][1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\FIFODec_OutMux_pp1_reg[1]_44 [1]),
        .Q(\FIFODec_OutMux_ppF_reg[1]_45 [1]));
  FDCE #(
    .INIT(1'b0)) 
    \FIFODec_OutMux_ppF_reg[1][2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\FIFODec_OutMux_pp1_reg[1]_44 [2]),
        .Q(\FIFODec_OutMux_ppF_reg[1]_45 [2]));
  FDCE #(
    .INIT(1'b0)) 
    \FIFODec_OutMux_ppF_reg[1][3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\FIFODec_OutMux_pp1_reg[1]_44 [3]),
        .Q(\FIFODec_OutMux_ppF_reg[1]_45 [3]));
  FDCE #(
    .INIT(1'b0)) 
    \FIFODec_OutMux_ppF_reg[1][4] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\FIFODec_OutMux_pp1_reg[1]_44 [4]),
        .Q(\FIFODec_OutMux_ppF_reg[1]_45 [4]));
  FDCE #(
    .INIT(1'b0)) 
    \FIFODec_OutMux_ppF_reg[1][5] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\FIFODec_OutMux_pp1_reg[1]_44 [5]),
        .Q(\FIFODec_OutMux_ppF_reg[1]_45 [5]));
  FDCE #(
    .INIT(1'b0)) 
    \FIFODec_OutMux_ppF_reg[1][6] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\FIFODec_OutMux_pp1_reg[1]_44 [6]),
        .Q(\FIFODec_OutMux_ppF_reg[1]_45 [6]));
  FDCE #(
    .INIT(1'b0)) 
    \FIFODec_OutMux_ppF_reg[1][7] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\FIFODec_OutMux_pp1_reg[1]_44 [7]),
        .Q(\FIFODec_OutMux_ppF_reg[1]_45 [7]));
  FDCE #(
    .INIT(1'b0)) 
    \FIFODec_OutMux_ppF_reg[1][8] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\FIFODec_OutMux_pp1_reg[1]_44 [8]),
        .Q(\FIFODec_OutMux_ppF_reg[1]_45 [8]));
  FDCE #(
    .INIT(1'b0)) 
    \FIFODec_OutMux_ppF_reg[1][9] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\FIFODec_OutMux_pp1_reg[1]_44 [9]),
        .Q(\FIFODec_OutMux_ppF_reg[1]_45 [9]));
  (* OPT_MODIFIED = "MLO" *) 
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0),
    .IS_G_INVERTED(1'b1)) 
    \FIFODec_OutMux_reg[0][0] 
       (.CLR(1'b0),
        .D(dout_RE[0]),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\FIFODec_OutMux_reg_n_0_[0][0] ));
  (* OPT_MODIFIED = "MLO" *) 
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0),
    .IS_G_INVERTED(1'b1)) 
    \FIFODec_OutMux_reg[0][10] 
       (.CLR(1'b0),
        .D(dout_RE[10]),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\FIFODec_OutMux_reg_n_0_[0][10] ));
  (* OPT_MODIFIED = "MLO" *) 
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0),
    .IS_G_INVERTED(1'b1)) 
    \FIFODec_OutMux_reg[0][11] 
       (.CLR(1'b0),
        .D(dout_RE[11]),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\FIFODec_OutMux_reg_n_0_[0][11] ));
  (* OPT_MODIFIED = "MLO" *) 
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0),
    .IS_G_INVERTED(1'b1)) 
    \FIFODec_OutMux_reg[0][12] 
       (.CLR(1'b0),
        .D(dout_RE[12]),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\FIFODec_OutMux_reg_n_0_[0][12] ));
  (* OPT_MODIFIED = "MLO" *) 
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0),
    .IS_G_INVERTED(1'b1)) 
    \FIFODec_OutMux_reg[0][13] 
       (.CLR(1'b0),
        .D(dout_RE[13]),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\FIFODec_OutMux_reg_n_0_[0][13] ));
  (* OPT_MODIFIED = "MLO" *) 
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0),
    .IS_G_INVERTED(1'b1)) 
    \FIFODec_OutMux_reg[0][14] 
       (.CLR(1'b0),
        .D(dout_RE[14]),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\FIFODec_OutMux_reg_n_0_[0][14] ));
  (* OPT_MODIFIED = "MLO" *) 
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0),
    .IS_G_INVERTED(1'b1)) 
    \FIFODec_OutMux_reg[0][15] 
       (.CLR(1'b0),
        .D(dout_RE[15]),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\FIFODec_OutMux_reg_n_0_[0][15] ));
  (* OPT_MODIFIED = "MLO" *) 
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0),
    .IS_G_INVERTED(1'b1)) 
    \FIFODec_OutMux_reg[0][1] 
       (.CLR(1'b0),
        .D(dout_RE[1]),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\FIFODec_OutMux_reg_n_0_[0][1] ));
  (* OPT_MODIFIED = "MLO" *) 
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0),
    .IS_G_INVERTED(1'b1)) 
    \FIFODec_OutMux_reg[0][2] 
       (.CLR(1'b0),
        .D(dout_RE[2]),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\FIFODec_OutMux_reg_n_0_[0][2] ));
  (* OPT_MODIFIED = "MLO" *) 
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0),
    .IS_G_INVERTED(1'b1)) 
    \FIFODec_OutMux_reg[0][3] 
       (.CLR(1'b0),
        .D(dout_RE[3]),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\FIFODec_OutMux_reg_n_0_[0][3] ));
  (* OPT_MODIFIED = "MLO" *) 
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0),
    .IS_G_INVERTED(1'b1)) 
    \FIFODec_OutMux_reg[0][4] 
       (.CLR(1'b0),
        .D(dout_RE[4]),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\FIFODec_OutMux_reg_n_0_[0][4] ));
  (* OPT_MODIFIED = "MLO" *) 
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0),
    .IS_G_INVERTED(1'b1)) 
    \FIFODec_OutMux_reg[0][5] 
       (.CLR(1'b0),
        .D(dout_RE[5]),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\FIFODec_OutMux_reg_n_0_[0][5] ));
  (* OPT_MODIFIED = "MLO" *) 
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0),
    .IS_G_INVERTED(1'b1)) 
    \FIFODec_OutMux_reg[0][6] 
       (.CLR(1'b0),
        .D(dout_RE[6]),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\FIFODec_OutMux_reg_n_0_[0][6] ));
  (* OPT_MODIFIED = "MLO" *) 
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0),
    .IS_G_INVERTED(1'b1)) 
    \FIFODec_OutMux_reg[0][7] 
       (.CLR(1'b0),
        .D(dout_RE[7]),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\FIFODec_OutMux_reg_n_0_[0][7] ));
  (* OPT_MODIFIED = "MLO" *) 
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0),
    .IS_G_INVERTED(1'b1)) 
    \FIFODec_OutMux_reg[0][8] 
       (.CLR(1'b0),
        .D(dout_RE[8]),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\FIFODec_OutMux_reg_n_0_[0][8] ));
  (* OPT_MODIFIED = "MLO" *) 
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0),
    .IS_G_INVERTED(1'b1)) 
    \FIFODec_OutMux_reg[0][9] 
       (.CLR(1'b0),
        .D(dout_RE[9]),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\FIFODec_OutMux_reg_n_0_[0][9] ));
  (* OPT_MODIFIED = "MLO" *) 
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0),
    .IS_G_INVERTED(1'b1)) 
    \FIFODec_OutMux_reg[1][0] 
       (.CLR(1'b0),
        .D(dout_IM[0]),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\FIFODec_OutMux_reg_n_0_[1][0] ));
  (* OPT_MODIFIED = "MLO" *) 
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0),
    .IS_G_INVERTED(1'b1)) 
    \FIFODec_OutMux_reg[1][10] 
       (.CLR(1'b0),
        .D(dout_IM[10]),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\FIFODec_OutMux_reg_n_0_[1][10] ));
  (* OPT_MODIFIED = "MLO" *) 
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0),
    .IS_G_INVERTED(1'b1)) 
    \FIFODec_OutMux_reg[1][11] 
       (.CLR(1'b0),
        .D(dout_IM[11]),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\FIFODec_OutMux_reg_n_0_[1][11] ));
  (* OPT_MODIFIED = "MLO" *) 
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0),
    .IS_G_INVERTED(1'b1)) 
    \FIFODec_OutMux_reg[1][12] 
       (.CLR(1'b0),
        .D(dout_IM[12]),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\FIFODec_OutMux_reg_n_0_[1][12] ));
  (* OPT_MODIFIED = "MLO" *) 
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0),
    .IS_G_INVERTED(1'b1)) 
    \FIFODec_OutMux_reg[1][13] 
       (.CLR(1'b0),
        .D(dout_IM[13]),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\FIFODec_OutMux_reg_n_0_[1][13] ));
  (* OPT_MODIFIED = "MLO" *) 
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0),
    .IS_G_INVERTED(1'b1)) 
    \FIFODec_OutMux_reg[1][14] 
       (.CLR(1'b0),
        .D(dout_IM[14]),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\FIFODec_OutMux_reg_n_0_[1][14] ));
  (* OPT_MODIFIED = "MLO" *) 
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0),
    .IS_G_INVERTED(1'b1)) 
    \FIFODec_OutMux_reg[1][15] 
       (.CLR(1'b0),
        .D(dout_IM[15]),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\FIFODec_OutMux_reg_n_0_[1][15] ));
  (* OPT_MODIFIED = "MLO" *) 
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0),
    .IS_G_INVERTED(1'b1)) 
    \FIFODec_OutMux_reg[1][1] 
       (.CLR(1'b0),
        .D(dout_IM[1]),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\FIFODec_OutMux_reg_n_0_[1][1] ));
  (* OPT_MODIFIED = "MLO" *) 
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0),
    .IS_G_INVERTED(1'b1)) 
    \FIFODec_OutMux_reg[1][2] 
       (.CLR(1'b0),
        .D(dout_IM[2]),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\FIFODec_OutMux_reg_n_0_[1][2] ));
  (* OPT_MODIFIED = "MLO" *) 
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0),
    .IS_G_INVERTED(1'b1)) 
    \FIFODec_OutMux_reg[1][3] 
       (.CLR(1'b0),
        .D(dout_IM[3]),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\FIFODec_OutMux_reg_n_0_[1][3] ));
  (* OPT_MODIFIED = "MLO" *) 
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0),
    .IS_G_INVERTED(1'b1)) 
    \FIFODec_OutMux_reg[1][4] 
       (.CLR(1'b0),
        .D(dout_IM[4]),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\FIFODec_OutMux_reg_n_0_[1][4] ));
  (* OPT_MODIFIED = "MLO" *) 
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0),
    .IS_G_INVERTED(1'b1)) 
    \FIFODec_OutMux_reg[1][5] 
       (.CLR(1'b0),
        .D(dout_IM[5]),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\FIFODec_OutMux_reg_n_0_[1][5] ));
  (* OPT_MODIFIED = "MLO" *) 
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0),
    .IS_G_INVERTED(1'b1)) 
    \FIFODec_OutMux_reg[1][6] 
       (.CLR(1'b0),
        .D(dout_IM[6]),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\FIFODec_OutMux_reg_n_0_[1][6] ));
  (* OPT_MODIFIED = "MLO" *) 
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0),
    .IS_G_INVERTED(1'b1)) 
    \FIFODec_OutMux_reg[1][7] 
       (.CLR(1'b0),
        .D(dout_IM[7]),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\FIFODec_OutMux_reg_n_0_[1][7] ));
  (* OPT_MODIFIED = "MLO" *) 
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0),
    .IS_G_INVERTED(1'b1)) 
    \FIFODec_OutMux_reg[1][8] 
       (.CLR(1'b0),
        .D(dout_IM[8]),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\FIFODec_OutMux_reg_n_0_[1][8] ));
  (* OPT_MODIFIED = "MLO" *) 
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0),
    .IS_G_INVERTED(1'b1)) 
    \FIFODec_OutMux_reg[1][9] 
       (.CLR(1'b0),
        .D(dout_IM[9]),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\FIFODec_OutMux_reg_n_0_[1][9] ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \InDec_BU_reg[0][0] 
       (.CLR(1'b0),
        .D(\Data_in_ppF_reg_n_0_[0][0] ),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\InDec_BU_reg_n_0_[0][0] ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \InDec_BU_reg[0][10] 
       (.CLR(1'b0),
        .D(\Data_in_ppF_reg_n_0_[0][10] ),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\InDec_BU_reg_n_0_[0][10] ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \InDec_BU_reg[0][11] 
       (.CLR(1'b0),
        .D(\Data_in_ppF_reg_n_0_[0][11] ),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\InDec_BU_reg_n_0_[0][11] ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \InDec_BU_reg[0][12] 
       (.CLR(1'b0),
        .D(\Data_in_ppF_reg_n_0_[0][12] ),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\InDec_BU_reg_n_0_[0][12] ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \InDec_BU_reg[0][13] 
       (.CLR(1'b0),
        .D(\Data_in_ppF_reg_n_0_[0][13] ),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\InDec_BU_reg_n_0_[0][13] ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \InDec_BU_reg[0][14] 
       (.CLR(1'b0),
        .D(\Data_in_ppF_reg_n_0_[0][14] ),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\InDec_BU_reg_n_0_[0][14] ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \InDec_BU_reg[0][15] 
       (.CLR(1'b0),
        .D(\Data_in_ppF_reg_n_0_[0][15] ),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\InDec_BU_reg_n_0_[0][15] ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \InDec_BU_reg[0][1] 
       (.CLR(1'b0),
        .D(\Data_in_ppF_reg_n_0_[0][1] ),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\InDec_BU_reg_n_0_[0][1] ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \InDec_BU_reg[0][2] 
       (.CLR(1'b0),
        .D(\Data_in_ppF_reg_n_0_[0][2] ),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\InDec_BU_reg_n_0_[0][2] ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \InDec_BU_reg[0][3] 
       (.CLR(1'b0),
        .D(\Data_in_ppF_reg_n_0_[0][3] ),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\InDec_BU_reg_n_0_[0][3] ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \InDec_BU_reg[0][4] 
       (.CLR(1'b0),
        .D(\Data_in_ppF_reg_n_0_[0][4] ),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\InDec_BU_reg_n_0_[0][4] ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \InDec_BU_reg[0][5] 
       (.CLR(1'b0),
        .D(\Data_in_ppF_reg_n_0_[0][5] ),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\InDec_BU_reg_n_0_[0][5] ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \InDec_BU_reg[0][6] 
       (.CLR(1'b0),
        .D(\Data_in_ppF_reg_n_0_[0][6] ),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\InDec_BU_reg_n_0_[0][6] ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \InDec_BU_reg[0][7] 
       (.CLR(1'b0),
        .D(\Data_in_ppF_reg_n_0_[0][7] ),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\InDec_BU_reg_n_0_[0][7] ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \InDec_BU_reg[0][8] 
       (.CLR(1'b0),
        .D(\Data_in_ppF_reg_n_0_[0][8] ),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\InDec_BU_reg_n_0_[0][8] ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \InDec_BU_reg[0][9] 
       (.CLR(1'b0),
        .D(\Data_in_ppF_reg_n_0_[0][9] ),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\InDec_BU_reg_n_0_[0][9] ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \InDec_BU_reg[1][0] 
       (.CLR(1'b0),
        .D(\Data_in_ppF_reg_n_0_[1][0] ),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\InDec_BU_reg_n_0_[1][0] ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \InDec_BU_reg[1][10] 
       (.CLR(1'b0),
        .D(\Data_in_ppF_reg_n_0_[1][10] ),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\InDec_BU_reg_n_0_[1][10] ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \InDec_BU_reg[1][11] 
       (.CLR(1'b0),
        .D(\Data_in_ppF_reg_n_0_[1][11] ),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\InDec_BU_reg_n_0_[1][11] ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \InDec_BU_reg[1][12] 
       (.CLR(1'b0),
        .D(\Data_in_ppF_reg_n_0_[1][12] ),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\InDec_BU_reg_n_0_[1][12] ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \InDec_BU_reg[1][13] 
       (.CLR(1'b0),
        .D(\Data_in_ppF_reg_n_0_[1][13] ),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\InDec_BU_reg_n_0_[1][13] ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \InDec_BU_reg[1][14] 
       (.CLR(1'b0),
        .D(\Data_in_ppF_reg_n_0_[1][14] ),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\InDec_BU_reg_n_0_[1][14] ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \InDec_BU_reg[1][15] 
       (.CLR(1'b0),
        .D(\Data_in_ppF_reg_n_0_[1][15] ),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\InDec_BU_reg_n_0_[1][15] ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \InDec_BU_reg[1][1] 
       (.CLR(1'b0),
        .D(\Data_in_ppF_reg_n_0_[1][1] ),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\InDec_BU_reg_n_0_[1][1] ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \InDec_BU_reg[1][2] 
       (.CLR(1'b0),
        .D(\Data_in_ppF_reg_n_0_[1][2] ),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\InDec_BU_reg_n_0_[1][2] ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \InDec_BU_reg[1][3] 
       (.CLR(1'b0),
        .D(\Data_in_ppF_reg_n_0_[1][3] ),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\InDec_BU_reg_n_0_[1][3] ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \InDec_BU_reg[1][4] 
       (.CLR(1'b0),
        .D(\Data_in_ppF_reg_n_0_[1][4] ),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\InDec_BU_reg_n_0_[1][4] ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \InDec_BU_reg[1][5] 
       (.CLR(1'b0),
        .D(\Data_in_ppF_reg_n_0_[1][5] ),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\InDec_BU_reg_n_0_[1][5] ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \InDec_BU_reg[1][6] 
       (.CLR(1'b0),
        .D(\Data_in_ppF_reg_n_0_[1][6] ),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\InDec_BU_reg_n_0_[1][6] ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \InDec_BU_reg[1][7] 
       (.CLR(1'b0),
        .D(\Data_in_ppF_reg_n_0_[1][7] ),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\InDec_BU_reg_n_0_[1][7] ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \InDec_BU_reg[1][8] 
       (.CLR(1'b0),
        .D(\Data_in_ppF_reg_n_0_[1][8] ),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\InDec_BU_reg_n_0_[1][8] ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0)) 
    \InDec_BU_reg[1][9] 
       (.CLR(1'b0),
        .D(\Data_in_ppF_reg_n_0_[1][9] ),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\InDec_BU_reg_n_0_[1][9] ));
  (* OPT_MODIFIED = "MLO" *) 
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0),
    .IS_G_INVERTED(1'b1)) 
    \InDec_FIFOMux_reg[0][0] 
       (.CLR(1'b0),
        .D(\Data_in_ppF_reg_n_0_[0][0] ),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\InDec_FIFOMux_reg_n_0_[0][0] ));
  (* OPT_MODIFIED = "MLO" *) 
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0),
    .IS_G_INVERTED(1'b1)) 
    \InDec_FIFOMux_reg[0][10] 
       (.CLR(1'b0),
        .D(\Data_in_ppF_reg_n_0_[0][10] ),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\InDec_FIFOMux_reg_n_0_[0][10] ));
  (* OPT_MODIFIED = "MLO" *) 
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0),
    .IS_G_INVERTED(1'b1)) 
    \InDec_FIFOMux_reg[0][11] 
       (.CLR(1'b0),
        .D(\Data_in_ppF_reg_n_0_[0][11] ),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\InDec_FIFOMux_reg_n_0_[0][11] ));
  (* OPT_MODIFIED = "MLO" *) 
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0),
    .IS_G_INVERTED(1'b1)) 
    \InDec_FIFOMux_reg[0][12] 
       (.CLR(1'b0),
        .D(\Data_in_ppF_reg_n_0_[0][12] ),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\InDec_FIFOMux_reg_n_0_[0][12] ));
  (* OPT_MODIFIED = "MLO" *) 
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0),
    .IS_G_INVERTED(1'b1)) 
    \InDec_FIFOMux_reg[0][13] 
       (.CLR(1'b0),
        .D(\Data_in_ppF_reg_n_0_[0][13] ),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\InDec_FIFOMux_reg_n_0_[0][13] ));
  (* OPT_MODIFIED = "MLO" *) 
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0),
    .IS_G_INVERTED(1'b1)) 
    \InDec_FIFOMux_reg[0][14] 
       (.CLR(1'b0),
        .D(\Data_in_ppF_reg_n_0_[0][14] ),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\InDec_FIFOMux_reg_n_0_[0][14] ));
  (* OPT_MODIFIED = "MLO" *) 
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0),
    .IS_G_INVERTED(1'b1)) 
    \InDec_FIFOMux_reg[0][15] 
       (.CLR(1'b0),
        .D(\Data_in_ppF_reg_n_0_[0][15] ),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\InDec_FIFOMux_reg_n_0_[0][15] ));
  (* OPT_MODIFIED = "MLO" *) 
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0),
    .IS_G_INVERTED(1'b1)) 
    \InDec_FIFOMux_reg[0][1] 
       (.CLR(1'b0),
        .D(\Data_in_ppF_reg_n_0_[0][1] ),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\InDec_FIFOMux_reg_n_0_[0][1] ));
  (* OPT_MODIFIED = "MLO" *) 
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0),
    .IS_G_INVERTED(1'b1)) 
    \InDec_FIFOMux_reg[0][2] 
       (.CLR(1'b0),
        .D(\Data_in_ppF_reg_n_0_[0][2] ),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\InDec_FIFOMux_reg_n_0_[0][2] ));
  (* OPT_MODIFIED = "MLO" *) 
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0),
    .IS_G_INVERTED(1'b1)) 
    \InDec_FIFOMux_reg[0][3] 
       (.CLR(1'b0),
        .D(\Data_in_ppF_reg_n_0_[0][3] ),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\InDec_FIFOMux_reg_n_0_[0][3] ));
  (* OPT_MODIFIED = "MLO" *) 
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0),
    .IS_G_INVERTED(1'b1)) 
    \InDec_FIFOMux_reg[0][4] 
       (.CLR(1'b0),
        .D(\Data_in_ppF_reg_n_0_[0][4] ),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\InDec_FIFOMux_reg_n_0_[0][4] ));
  (* OPT_MODIFIED = "MLO" *) 
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0),
    .IS_G_INVERTED(1'b1)) 
    \InDec_FIFOMux_reg[0][5] 
       (.CLR(1'b0),
        .D(\Data_in_ppF_reg_n_0_[0][5] ),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\InDec_FIFOMux_reg_n_0_[0][5] ));
  (* OPT_MODIFIED = "MLO" *) 
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0),
    .IS_G_INVERTED(1'b1)) 
    \InDec_FIFOMux_reg[0][6] 
       (.CLR(1'b0),
        .D(\Data_in_ppF_reg_n_0_[0][6] ),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\InDec_FIFOMux_reg_n_0_[0][6] ));
  (* OPT_MODIFIED = "MLO" *) 
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0),
    .IS_G_INVERTED(1'b1)) 
    \InDec_FIFOMux_reg[0][7] 
       (.CLR(1'b0),
        .D(\Data_in_ppF_reg_n_0_[0][7] ),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\InDec_FIFOMux_reg_n_0_[0][7] ));
  (* OPT_MODIFIED = "MLO" *) 
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0),
    .IS_G_INVERTED(1'b1)) 
    \InDec_FIFOMux_reg[0][8] 
       (.CLR(1'b0),
        .D(\Data_in_ppF_reg_n_0_[0][8] ),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\InDec_FIFOMux_reg_n_0_[0][8] ));
  (* OPT_MODIFIED = "MLO" *) 
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0),
    .IS_G_INVERTED(1'b1)) 
    \InDec_FIFOMux_reg[0][9] 
       (.CLR(1'b0),
        .D(\Data_in_ppF_reg_n_0_[0][9] ),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\InDec_FIFOMux_reg_n_0_[0][9] ));
  (* OPT_MODIFIED = "MLO" *) 
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0),
    .IS_G_INVERTED(1'b1)) 
    \InDec_FIFOMux_reg[1][0] 
       (.CLR(1'b0),
        .D(\Data_in_ppF_reg_n_0_[1][0] ),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\InDec_FIFOMux_reg_n_0_[1][0] ));
  (* OPT_MODIFIED = "MLO" *) 
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0),
    .IS_G_INVERTED(1'b1)) 
    \InDec_FIFOMux_reg[1][10] 
       (.CLR(1'b0),
        .D(\Data_in_ppF_reg_n_0_[1][10] ),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\InDec_FIFOMux_reg_n_0_[1][10] ));
  (* OPT_MODIFIED = "MLO" *) 
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0),
    .IS_G_INVERTED(1'b1)) 
    \InDec_FIFOMux_reg[1][11] 
       (.CLR(1'b0),
        .D(\Data_in_ppF_reg_n_0_[1][11] ),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\InDec_FIFOMux_reg_n_0_[1][11] ));
  (* OPT_MODIFIED = "MLO" *) 
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0),
    .IS_G_INVERTED(1'b1)) 
    \InDec_FIFOMux_reg[1][12] 
       (.CLR(1'b0),
        .D(\Data_in_ppF_reg_n_0_[1][12] ),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\InDec_FIFOMux_reg_n_0_[1][12] ));
  (* OPT_MODIFIED = "MLO" *) 
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0),
    .IS_G_INVERTED(1'b1)) 
    \InDec_FIFOMux_reg[1][13] 
       (.CLR(1'b0),
        .D(\Data_in_ppF_reg_n_0_[1][13] ),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\InDec_FIFOMux_reg_n_0_[1][13] ));
  (* OPT_MODIFIED = "MLO" *) 
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0),
    .IS_G_INVERTED(1'b1)) 
    \InDec_FIFOMux_reg[1][14] 
       (.CLR(1'b0),
        .D(\Data_in_ppF_reg_n_0_[1][14] ),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\InDec_FIFOMux_reg_n_0_[1][14] ));
  (* OPT_MODIFIED = "MLO" *) 
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0),
    .IS_G_INVERTED(1'b1)) 
    \InDec_FIFOMux_reg[1][15] 
       (.CLR(1'b0),
        .D(\Data_in_ppF_reg_n_0_[1][15] ),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\InDec_FIFOMux_reg_n_0_[1][15] ));
  (* OPT_MODIFIED = "MLO" *) 
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0),
    .IS_G_INVERTED(1'b1)) 
    \InDec_FIFOMux_reg[1][1] 
       (.CLR(1'b0),
        .D(\Data_in_ppF_reg_n_0_[1][1] ),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\InDec_FIFOMux_reg_n_0_[1][1] ));
  (* OPT_MODIFIED = "MLO" *) 
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0),
    .IS_G_INVERTED(1'b1)) 
    \InDec_FIFOMux_reg[1][2] 
       (.CLR(1'b0),
        .D(\Data_in_ppF_reg_n_0_[1][2] ),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\InDec_FIFOMux_reg_n_0_[1][2] ));
  (* OPT_MODIFIED = "MLO" *) 
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0),
    .IS_G_INVERTED(1'b1)) 
    \InDec_FIFOMux_reg[1][3] 
       (.CLR(1'b0),
        .D(\Data_in_ppF_reg_n_0_[1][3] ),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\InDec_FIFOMux_reg_n_0_[1][3] ));
  (* OPT_MODIFIED = "MLO" *) 
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0),
    .IS_G_INVERTED(1'b1)) 
    \InDec_FIFOMux_reg[1][4] 
       (.CLR(1'b0),
        .D(\Data_in_ppF_reg_n_0_[1][4] ),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\InDec_FIFOMux_reg_n_0_[1][4] ));
  (* OPT_MODIFIED = "MLO" *) 
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0),
    .IS_G_INVERTED(1'b1)) 
    \InDec_FIFOMux_reg[1][5] 
       (.CLR(1'b0),
        .D(\Data_in_ppF_reg_n_0_[1][5] ),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\InDec_FIFOMux_reg_n_0_[1][5] ));
  (* OPT_MODIFIED = "MLO" *) 
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0),
    .IS_G_INVERTED(1'b1)) 
    \InDec_FIFOMux_reg[1][6] 
       (.CLR(1'b0),
        .D(\Data_in_ppF_reg_n_0_[1][6] ),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\InDec_FIFOMux_reg_n_0_[1][6] ));
  (* OPT_MODIFIED = "MLO" *) 
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0),
    .IS_G_INVERTED(1'b1)) 
    \InDec_FIFOMux_reg[1][7] 
       (.CLR(1'b0),
        .D(\Data_in_ppF_reg_n_0_[1][7] ),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\InDec_FIFOMux_reg_n_0_[1][7] ));
  (* OPT_MODIFIED = "MLO" *) 
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0),
    .IS_G_INVERTED(1'b1)) 
    \InDec_FIFOMux_reg[1][8] 
       (.CLR(1'b0),
        .D(\Data_in_ppF_reg_n_0_[1][8] ),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\InDec_FIFOMux_reg_n_0_[1][8] ));
  (* OPT_MODIFIED = "MLO" *) 
  (* XILINX_LEGACY_PRIM = "LD" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE GND:CLR" *) 
  LDCE #(
    .INIT(1'b0),
    .IS_G_INVERTED(1'b1)) 
    \InDec_FIFOMux_reg[1][9] 
       (.CLR(1'b0),
        .D(\Data_in_ppF_reg_n_0_[1][9] ),
        .G(halfway_pp1),
        .GE(1'b1),
        .Q(\InDec_FIFOMux_reg_n_0_[1][9] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Rotator Rotator_inst
       (.B(data_counter_ppF),
        .D({Rotator_inst_n_0,Rotator_inst_n_1,Rotator_inst_n_2,Rotator_inst_n_3,Rotator_inst_n_4,Rotator_inst_n_5,Rotator_inst_n_6,Rotator_inst_n_7,Rotator_inst_n_8,Rotator_inst_n_9,Rotator_inst_n_10,Rotator_inst_n_11,Rotator_inst_n_12,Rotator_inst_n_13,Rotator_inst_n_14,Rotator_inst_n_15}),
        .\Im_Re_reg[9]_0 ({Rotator_inst_n_16,Rotator_inst_n_17,Rotator_inst_n_18,Rotator_inst_n_19,Rotator_inst_n_20,Rotator_inst_n_21,Rotator_inst_n_22,Rotator_inst_n_23,Rotator_inst_n_24,Rotator_inst_n_25,Rotator_inst_n_26,Rotator_inst_n_27,Rotator_inst_n_28,Rotator_inst_n_29,Rotator_inst_n_30,Rotator_inst_n_31}),
        .Q(\BU_ROT_ppF_reg[0]_41 ),
        .arg__0_0(\BU_ROT_ppF_reg[1]_40 ),
        .clk(clk),
        .\data_out_ppF_reg[0][15] (\FIFODec_OutMux_ppF_reg[0]_43 ),
        .\data_out_ppF_reg[1][15] (\FIFODec_OutMux_ppF_reg[1]_45 ),
        .halfway_ppF(halfway_ppF),
        .reset(reset));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_SR_FIFO__parameterized5 SR_FIFO_inst
       (.CO(BU_inst_n_0),
        .D(\FIFOMux_FIFO[0]_48 ),
        .DI(SR_FIFO_inst_n_12),
        .\Data_in_ppF_reg[1][15] (SR_FIFO_inst_n_13),
        .\FIFO_reg[0][0][15]_0 (dout_RE),
        .\FIFO_reg[0][1][15]_0 ({SR_FIFO_inst_n_6,SR_FIFO_inst_n_7,SR_FIFO_inst_n_8,SR_FIFO_inst_n_9}),
        .\FIFO_reg[0][1][15]_1 (dout_IM),
        .\FIFO_reg[0][1][15]_2 (\FIFOMux_FIFO[1]_49 ),
        .Q({\FIFODec_BU_reg_n_0_[0][15] ,\FIFODec_BU_reg_n_0_[0][14] ,\FIFODec_BU_reg_n_0_[0][13] ,\FIFODec_BU_reg_n_0_[0][12] }),
        .S({SR_FIFO_inst_n_2,SR_FIFO_inst_n_3,SR_FIFO_inst_n_4,SR_FIFO_inst_n_5}),
        .arg_carry__2({\InDec_BU_reg_n_0_[0][15] ,\InDec_BU_reg_n_0_[0][14] ,\InDec_BU_reg_n_0_[0][13] ,\InDec_BU_reg_n_0_[0][12] }),
        .\arg_inferred__0/i__carry__2 ({\FIFODec_BU_reg_n_0_[1][15] ,\FIFODec_BU_reg_n_0_[1][14] ,\FIFODec_BU_reg_n_0_[1][13] ,\FIFODec_BU_reg_n_0_[1][12] }),
        .\arg_inferred__0/i__carry__2_0 ({\InDec_BU_reg_n_0_[1][15] ,\InDec_BU_reg_n_0_[1][14] ,\InDec_BU_reg_n_0_[1][13] ,\InDec_BU_reg_n_0_[1][12] }),
        .clk(clk),
        .\ltOp_inferred__2/i__carry (BU_inst_n_1),
        .reset(reset),
        .reset_0(SR_FIFO_inst_n_0),
        .reset_1(SR_FIFO_inst_n_1),
        .reset_2(SR_FIFO_inst_n_10),
        .reset_3(SR_FIFO_inst_n_11));
  LUT3 #(
    .INIT(8'h48)) 
    \data_counter[0]_i_1__2 
       (.I0(state),
        .I1(go_data_counter),
        .I2(\data_counter_reg_n_0_[0] ),
        .O(\data_counter[0]_i_1__2_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \data_counter_pp1_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\data_counter_reg_n_0_[0] ),
        .Q(data_counter_pp1));
  FDCE #(
    .INIT(1'b0)) 
    \data_counter_ppF_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(data_counter_pp1),
        .Q(data_counter_ppF));
  FDCE #(
    .INIT(1'b0)) 
    \data_counter_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\data_counter[0]_i_1__2_n_0 ),
        .Q(\data_counter_reg_n_0_[0] ));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_ppF_reg[0][0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Rotator_inst_n_15),
        .Q(Re_Data_out[0]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_ppF_reg[0][10] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Rotator_inst_n_5),
        .Q(Re_Data_out[10]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_ppF_reg[0][11] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Rotator_inst_n_4),
        .Q(Re_Data_out[11]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_ppF_reg[0][12] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Rotator_inst_n_3),
        .Q(Re_Data_out[12]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_ppF_reg[0][13] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Rotator_inst_n_2),
        .Q(Re_Data_out[13]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_ppF_reg[0][14] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Rotator_inst_n_1),
        .Q(Re_Data_out[14]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_ppF_reg[0][15] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Rotator_inst_n_0),
        .Q(Re_Data_out[15]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_ppF_reg[0][1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Rotator_inst_n_14),
        .Q(Re_Data_out[1]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_ppF_reg[0][2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Rotator_inst_n_13),
        .Q(Re_Data_out[2]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_ppF_reg[0][3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Rotator_inst_n_12),
        .Q(Re_Data_out[3]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_ppF_reg[0][4] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Rotator_inst_n_11),
        .Q(Re_Data_out[4]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_ppF_reg[0][5] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Rotator_inst_n_10),
        .Q(Re_Data_out[5]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_ppF_reg[0][6] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Rotator_inst_n_9),
        .Q(Re_Data_out[6]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_ppF_reg[0][7] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Rotator_inst_n_8),
        .Q(Re_Data_out[7]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_ppF_reg[0][8] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Rotator_inst_n_7),
        .Q(Re_Data_out[8]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_ppF_reg[0][9] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Rotator_inst_n_6),
        .Q(Re_Data_out[9]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_ppF_reg[1][0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Rotator_inst_n_31),
        .Q(Im_Data_out[0]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_ppF_reg[1][10] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Rotator_inst_n_21),
        .Q(Im_Data_out[10]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_ppF_reg[1][11] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Rotator_inst_n_20),
        .Q(Im_Data_out[11]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_ppF_reg[1][12] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Rotator_inst_n_19),
        .Q(Im_Data_out[12]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_ppF_reg[1][13] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Rotator_inst_n_18),
        .Q(Im_Data_out[13]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_ppF_reg[1][14] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Rotator_inst_n_17),
        .Q(Im_Data_out[14]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_ppF_reg[1][15] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Rotator_inst_n_16),
        .Q(Im_Data_out[15]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_ppF_reg[1][1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Rotator_inst_n_30),
        .Q(Im_Data_out[1]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_ppF_reg[1][2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Rotator_inst_n_29),
        .Q(Im_Data_out[2]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_ppF_reg[1][3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Rotator_inst_n_28),
        .Q(Im_Data_out[3]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_ppF_reg[1][4] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Rotator_inst_n_27),
        .Q(Im_Data_out[4]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_ppF_reg[1][5] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Rotator_inst_n_26),
        .Q(Im_Data_out[5]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_ppF_reg[1][6] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Rotator_inst_n_25),
        .Q(Im_Data_out[6]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_ppF_reg[1][7] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Rotator_inst_n_24),
        .Q(Im_Data_out[7]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_ppF_reg[1][8] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Rotator_inst_n_23),
        .Q(Im_Data_out[8]));
  FDCE #(
    .INIT(1'b0)) 
    \data_out_ppF_reg[1][9] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(Rotator_inst_n_22),
        .Q(Im_Data_out[9]));
  LUT2 #(
    .INIT(4'hE)) 
    gtOp_carry_i_2__2
       (.I0(BU_inst_n_3),
        .I1(reset),
        .O(gtOp_carry_i_2__2_n_0));
  FDCE #(
    .INIT(1'b0)) 
    halfway_pp1_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(halfway),
        .Q(halfway_pp1));
  FDCE #(
    .INIT(1'b0)) 
    halfway_pp2_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(halfway_pp1),
        .Q(halfway_pp2));
  FDCE #(
    .INIT(1'b0)) 
    halfway_ppF_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(halfway_pp2),
        .Q(halfway_ppF));
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  (* XILINX_TRANSFORM_PINMAP = "VCC:GE" *) 
  LDCE #(
    .INIT(1'b0)) 
    halfway_reg
       (.CLR(halfway_reg_i_1__2_n_0),
        .D(\data_counter_reg_n_0_[0] ),
        .G(\data_counter_reg_n_0_[0] ),
        .GE(1'b1),
        .Q(halfway));
  LUT2 #(
    .INIT(4'hB)) 
    halfway_reg_i_1__2
       (.I0(reset),
        .I1(\data_counter_reg_n_0_[0] ),
        .O(halfway_reg_i_1__2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__2_i_1__19
       (.I0(\InDec_BU_reg_n_0_[0][15] ),
        .I1(\FIFODec_BU_reg_n_0_[0][15] ),
        .O(i__carry__2_i_1__19_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__2_i_1__20
       (.I0(\InDec_BU_reg_n_0_[1][15] ),
        .I1(\FIFODec_BU_reg_n_0_[1][15] ),
        .O(i__carry__2_i_1__20_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__2_i_2__19
       (.I0(\InDec_BU_reg_n_0_[0][14] ),
        .I1(\FIFODec_BU_reg_n_0_[0][14] ),
        .O(i__carry__2_i_2__19_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__2_i_2__20
       (.I0(\InDec_BU_reg_n_0_[1][14] ),
        .I1(\FIFODec_BU_reg_n_0_[1][14] ),
        .O(i__carry__2_i_2__20_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__2_i_3__18
       (.I0(\InDec_BU_reg_n_0_[0][13] ),
        .I1(\FIFODec_BU_reg_n_0_[0][13] ),
        .O(i__carry__2_i_3__18_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__2_i_3__19
       (.I0(\InDec_BU_reg_n_0_[1][13] ),
        .I1(\FIFODec_BU_reg_n_0_[1][13] ),
        .O(i__carry__2_i_3__19_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__2_i_4__8
       (.I0(\InDec_BU_reg_n_0_[0][12] ),
        .I1(\FIFODec_BU_reg_n_0_[0][12] ),
        .O(i__carry__2_i_4__8_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    i__carry__2_i_4__9
       (.I0(\InDec_BU_reg_n_0_[1][12] ),
        .I1(\FIFODec_BU_reg_n_0_[1][12] ),
        .O(i__carry__2_i_4__9_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    i__carry_i_2__17
       (.I0(BU_inst_n_2),
        .I1(reset),
        .O(i__carry_i_2__17_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry_i_2__41
       (.I0(reset),
        .I1(BU_inst_n_2),
        .O(i__carry_i_2__41_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    ltOp_carry_i_2__2
       (.I0(reset),
        .I1(BU_inst_n_3),
        .O(ltOp_carry_i_2__2_n_0));
  LUT6 #(
    .INIT(64'hFFFFEA0000000000)) 
    state_i_1__1
       (.I0(sync_counter[2]),
        .I1(sync_counter[1]),
        .I2(sync_counter[0]),
        .I3(sync_counter[3]),
        .I4(state),
        .I5(go_data_counter),
        .O(state_i_1__1_n_0));
  FDCE #(
    .INIT(1'b0)) 
    state_reg
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(state_i_1__1_n_0),
        .Q(state));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT4 #(
    .INIT(16'h0222)) 
    \sync_counter[0]_i_1__1 
       (.I0(go_data_counter),
        .I1(sync_counter[0]),
        .I2(sync_counter[2]),
        .I3(sync_counter[3]),
        .O(\sync_counter[0]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT5 #(
    .INIT(32'h00282828)) 
    \sync_counter[1]_i_1__1 
       (.I0(go_data_counter),
        .I1(sync_counter[0]),
        .I2(sync_counter[1]),
        .I3(sync_counter[2]),
        .I4(sync_counter[3]),
        .O(\sync_counter[1]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT5 #(
    .INIT(32'h00002A80)) 
    \sync_counter[2]_i_1__0 
       (.I0(go_data_counter),
        .I1(sync_counter[0]),
        .I2(sync_counter[1]),
        .I3(sync_counter[2]),
        .I4(sync_counter[3]),
        .O(\sync_counter[2]_i_1__0_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \sync_counter[3]_i_1 
       (.I0(go_data_counter),
        .I1(state),
        .O(\sync_counter[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT5 #(
    .INIT(32'h002A8000)) 
    \sync_counter[3]_i_2 
       (.I0(go_data_counter),
        .I1(sync_counter[1]),
        .I2(sync_counter[0]),
        .I3(sync_counter[2]),
        .I4(sync_counter[3]),
        .O(\sync_counter[3]_i_2_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \sync_counter_reg[0] 
       (.C(clk),
        .CE(\sync_counter[3]_i_1_n_0 ),
        .CLR(reset),
        .D(\sync_counter[0]_i_1__1_n_0 ),
        .Q(sync_counter[0]));
  FDCE #(
    .INIT(1'b0)) 
    \sync_counter_reg[1] 
       (.C(clk),
        .CE(\sync_counter[3]_i_1_n_0 ),
        .CLR(reset),
        .D(\sync_counter[1]_i_1__1_n_0 ),
        .Q(sync_counter[1]));
  FDCE #(
    .INIT(1'b0)) 
    \sync_counter_reg[2] 
       (.C(clk),
        .CE(\sync_counter[3]_i_1_n_0 ),
        .CLR(reset),
        .D(\sync_counter[2]_i_1__0_n_0 ),
        .Q(sync_counter[2]));
  FDCE #(
    .INIT(1'b0)) 
    \sync_counter_reg[3] 
       (.C(clk),
        .CE(\sync_counter[3]_i_1_n_0 ),
        .CLR(reset),
        .D(\sync_counter[3]_i_2_n_0 ),
        .Q(sync_counter[3]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_SDF_Top
   (Re_Data_out,
    Im_Data_out,
    clk,
    reset,
    go_data_counter,
    Re_Data_in,
    Im_Data_in);
  output [15:0]Re_Data_out;
  output [15:0]Im_Data_out;
  input clk;
  input reset;
  input go_data_counter;
  input [15:0]Re_Data_in;
  input [15:0]Im_Data_in;

  wire [15:0]Im_Data_in;
  wire [15:0]Im_Data_out;
  wire [15:0]Re_Data_in;
  wire [15:0]Re_Data_out;
  wire \SDF_stage_wrap[1].SDF_stage_inst_n_0 ;
  wire \SDF_stage_wrap[1].SDF_stage_inst_n_1 ;
  wire \SDF_stage_wrap[1].SDF_stage_inst_n_10 ;
  wire \SDF_stage_wrap[1].SDF_stage_inst_n_11 ;
  wire \SDF_stage_wrap[1].SDF_stage_inst_n_12 ;
  wire \SDF_stage_wrap[1].SDF_stage_inst_n_13 ;
  wire \SDF_stage_wrap[1].SDF_stage_inst_n_14 ;
  wire \SDF_stage_wrap[1].SDF_stage_inst_n_15 ;
  wire \SDF_stage_wrap[1].SDF_stage_inst_n_16 ;
  wire \SDF_stage_wrap[1].SDF_stage_inst_n_17 ;
  wire \SDF_stage_wrap[1].SDF_stage_inst_n_18 ;
  wire \SDF_stage_wrap[1].SDF_stage_inst_n_19 ;
  wire \SDF_stage_wrap[1].SDF_stage_inst_n_2 ;
  wire \SDF_stage_wrap[1].SDF_stage_inst_n_20 ;
  wire \SDF_stage_wrap[1].SDF_stage_inst_n_21 ;
  wire \SDF_stage_wrap[1].SDF_stage_inst_n_22 ;
  wire \SDF_stage_wrap[1].SDF_stage_inst_n_23 ;
  wire \SDF_stage_wrap[1].SDF_stage_inst_n_24 ;
  wire \SDF_stage_wrap[1].SDF_stage_inst_n_25 ;
  wire \SDF_stage_wrap[1].SDF_stage_inst_n_26 ;
  wire \SDF_stage_wrap[1].SDF_stage_inst_n_27 ;
  wire \SDF_stage_wrap[1].SDF_stage_inst_n_28 ;
  wire \SDF_stage_wrap[1].SDF_stage_inst_n_29 ;
  wire \SDF_stage_wrap[1].SDF_stage_inst_n_3 ;
  wire \SDF_stage_wrap[1].SDF_stage_inst_n_30 ;
  wire \SDF_stage_wrap[1].SDF_stage_inst_n_31 ;
  wire \SDF_stage_wrap[1].SDF_stage_inst_n_4 ;
  wire \SDF_stage_wrap[1].SDF_stage_inst_n_5 ;
  wire \SDF_stage_wrap[1].SDF_stage_inst_n_6 ;
  wire \SDF_stage_wrap[1].SDF_stage_inst_n_7 ;
  wire \SDF_stage_wrap[1].SDF_stage_inst_n_8 ;
  wire \SDF_stage_wrap[1].SDF_stage_inst_n_9 ;
  wire \SDF_stage_wrap[2].SDF_stage_inst_n_0 ;
  wire \SDF_stage_wrap[2].SDF_stage_inst_n_1 ;
  wire \SDF_stage_wrap[2].SDF_stage_inst_n_10 ;
  wire \SDF_stage_wrap[2].SDF_stage_inst_n_11 ;
  wire \SDF_stage_wrap[2].SDF_stage_inst_n_12 ;
  wire \SDF_stage_wrap[2].SDF_stage_inst_n_13 ;
  wire \SDF_stage_wrap[2].SDF_stage_inst_n_14 ;
  wire \SDF_stage_wrap[2].SDF_stage_inst_n_15 ;
  wire \SDF_stage_wrap[2].SDF_stage_inst_n_16 ;
  wire \SDF_stage_wrap[2].SDF_stage_inst_n_17 ;
  wire \SDF_stage_wrap[2].SDF_stage_inst_n_18 ;
  wire \SDF_stage_wrap[2].SDF_stage_inst_n_19 ;
  wire \SDF_stage_wrap[2].SDF_stage_inst_n_2 ;
  wire \SDF_stage_wrap[2].SDF_stage_inst_n_20 ;
  wire \SDF_stage_wrap[2].SDF_stage_inst_n_21 ;
  wire \SDF_stage_wrap[2].SDF_stage_inst_n_22 ;
  wire \SDF_stage_wrap[2].SDF_stage_inst_n_23 ;
  wire \SDF_stage_wrap[2].SDF_stage_inst_n_24 ;
  wire \SDF_stage_wrap[2].SDF_stage_inst_n_25 ;
  wire \SDF_stage_wrap[2].SDF_stage_inst_n_26 ;
  wire \SDF_stage_wrap[2].SDF_stage_inst_n_27 ;
  wire \SDF_stage_wrap[2].SDF_stage_inst_n_28 ;
  wire \SDF_stage_wrap[2].SDF_stage_inst_n_29 ;
  wire \SDF_stage_wrap[2].SDF_stage_inst_n_3 ;
  wire \SDF_stage_wrap[2].SDF_stage_inst_n_30 ;
  wire \SDF_stage_wrap[2].SDF_stage_inst_n_31 ;
  wire \SDF_stage_wrap[2].SDF_stage_inst_n_4 ;
  wire \SDF_stage_wrap[2].SDF_stage_inst_n_5 ;
  wire \SDF_stage_wrap[2].SDF_stage_inst_n_6 ;
  wire \SDF_stage_wrap[2].SDF_stage_inst_n_7 ;
  wire \SDF_stage_wrap[2].SDF_stage_inst_n_8 ;
  wire \SDF_stage_wrap[2].SDF_stage_inst_n_9 ;
  wire SDF_stage_wrap_c_0_n_0;
  wire SDF_stage_wrap_c_1_n_0;
  wire SDF_stage_wrap_c_2_n_0;
  wire SDF_stage_wrap_c_3_n_0;
  wire SDF_stage_wrap_c_4_n_0;
  wire SDF_stage_wrap_c_5_n_0;
  wire SDF_stage_wrap_c_n_0;
  wire SDF_stage_wrap_gate__0_n_0;
  wire SDF_stage_wrap_gate__10_n_0;
  wire SDF_stage_wrap_gate__11_n_0;
  wire SDF_stage_wrap_gate__12_n_0;
  wire SDF_stage_wrap_gate__13_n_0;
  wire SDF_stage_wrap_gate__14_n_0;
  wire SDF_stage_wrap_gate__15_n_0;
  wire SDF_stage_wrap_gate__16_n_0;
  wire SDF_stage_wrap_gate__17_n_0;
  wire SDF_stage_wrap_gate__18_n_0;
  wire SDF_stage_wrap_gate__19_n_0;
  wire SDF_stage_wrap_gate__1_n_0;
  wire SDF_stage_wrap_gate__20_n_0;
  wire SDF_stage_wrap_gate__21_n_0;
  wire SDF_stage_wrap_gate__22_n_0;
  wire SDF_stage_wrap_gate__23_n_0;
  wire SDF_stage_wrap_gate__24_n_0;
  wire SDF_stage_wrap_gate__25_n_0;
  wire SDF_stage_wrap_gate__26_n_0;
  wire SDF_stage_wrap_gate__27_n_0;
  wire SDF_stage_wrap_gate__28_n_0;
  wire SDF_stage_wrap_gate__29_n_0;
  wire SDF_stage_wrap_gate__2_n_0;
  wire SDF_stage_wrap_gate__30_n_0;
  wire SDF_stage_wrap_gate__31_n_0;
  wire SDF_stage_wrap_gate__32_n_0;
  wire SDF_stage_wrap_gate__33_n_0;
  wire SDF_stage_wrap_gate__34_n_0;
  wire SDF_stage_wrap_gate__35_n_0;
  wire SDF_stage_wrap_gate__36_n_0;
  wire SDF_stage_wrap_gate__37_n_0;
  wire SDF_stage_wrap_gate__38_n_0;
  wire SDF_stage_wrap_gate__39_n_0;
  wire SDF_stage_wrap_gate__3_n_0;
  wire SDF_stage_wrap_gate__40_n_0;
  wire SDF_stage_wrap_gate__41_n_0;
  wire SDF_stage_wrap_gate__42_n_0;
  wire SDF_stage_wrap_gate__43_n_0;
  wire SDF_stage_wrap_gate__44_n_0;
  wire SDF_stage_wrap_gate__45_n_0;
  wire SDF_stage_wrap_gate__46_n_0;
  wire SDF_stage_wrap_gate__47_n_0;
  wire SDF_stage_wrap_gate__48_n_0;
  wire SDF_stage_wrap_gate__49_n_0;
  wire SDF_stage_wrap_gate__4_n_0;
  wire SDF_stage_wrap_gate__50_n_0;
  wire SDF_stage_wrap_gate__51_n_0;
  wire SDF_stage_wrap_gate__52_n_0;
  wire SDF_stage_wrap_gate__53_n_0;
  wire SDF_stage_wrap_gate__54_n_0;
  wire SDF_stage_wrap_gate__55_n_0;
  wire SDF_stage_wrap_gate__56_n_0;
  wire SDF_stage_wrap_gate__57_n_0;
  wire SDF_stage_wrap_gate__58_n_0;
  wire SDF_stage_wrap_gate__59_n_0;
  wire SDF_stage_wrap_gate__5_n_0;
  wire SDF_stage_wrap_gate__60_n_0;
  wire SDF_stage_wrap_gate__61_n_0;
  wire SDF_stage_wrap_gate__62_n_0;
  wire SDF_stage_wrap_gate__6_n_0;
  wire SDF_stage_wrap_gate__7_n_0;
  wire SDF_stage_wrap_gate__8_n_0;
  wire SDF_stage_wrap_gate__9_n_0;
  wire SDF_stage_wrap_gate_n_0;
  wire clk;
  wire go_data_counter;
  wire reset;
  wire [15:0]\stage_output[0][0]_4 ;
  wire [15:0]\stage_output[0][1]_7 ;
  wire [15:0]\stage_output[1][0]_18 ;
  wire [15:0]\stage_output[1][1]_21 ;
  wire [15:0]\stage_output[2][0]_30 ;
  wire [15:0]\stage_output[2][1]_33 ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_SDF_Stage \SDF_stage_wrap[1].SDF_stage_inst 
       (.\FIFO_reg[6][0][0]_U0_SDF_stage_wrap_c_5 (\SDF_stage_wrap[1].SDF_stage_inst_n_15 ),
        .\FIFO_reg[6][0][10]_U0_SDF_stage_wrap_c_5 (\SDF_stage_wrap[1].SDF_stage_inst_n_5 ),
        .\FIFO_reg[6][0][11]_U0_SDF_stage_wrap_c_5 (\SDF_stage_wrap[1].SDF_stage_inst_n_4 ),
        .\FIFO_reg[6][0][12]_U0_SDF_stage_wrap_c_5 (\SDF_stage_wrap[1].SDF_stage_inst_n_3 ),
        .\FIFO_reg[6][0][13]_U0_SDF_stage_wrap_c_5 (\SDF_stage_wrap[1].SDF_stage_inst_n_2 ),
        .\FIFO_reg[6][0][14]_U0_SDF_stage_wrap_c_5 (\SDF_stage_wrap[1].SDF_stage_inst_n_1 ),
        .\FIFO_reg[6][0][15]_U0_SDF_stage_wrap_c_5 (\SDF_stage_wrap[1].SDF_stage_inst_n_0 ),
        .\FIFO_reg[6][0][1]_U0_SDF_stage_wrap_c_5 (\SDF_stage_wrap[1].SDF_stage_inst_n_14 ),
        .\FIFO_reg[6][0][2]_U0_SDF_stage_wrap_c_5 (\SDF_stage_wrap[1].SDF_stage_inst_n_13 ),
        .\FIFO_reg[6][0][3]_U0_SDF_stage_wrap_c_5 (\SDF_stage_wrap[1].SDF_stage_inst_n_12 ),
        .\FIFO_reg[6][0][4]_U0_SDF_stage_wrap_c_5 (\SDF_stage_wrap[1].SDF_stage_inst_n_11 ),
        .\FIFO_reg[6][0][5]_U0_SDF_stage_wrap_c_5 (\SDF_stage_wrap[1].SDF_stage_inst_n_10 ),
        .\FIFO_reg[6][0][6]_U0_SDF_stage_wrap_c_5 (\SDF_stage_wrap[1].SDF_stage_inst_n_9 ),
        .\FIFO_reg[6][0][7]_U0_SDF_stage_wrap_c_5 (\SDF_stage_wrap[1].SDF_stage_inst_n_8 ),
        .\FIFO_reg[6][0][8]_U0_SDF_stage_wrap_c_5 (\SDF_stage_wrap[1].SDF_stage_inst_n_7 ),
        .\FIFO_reg[6][0][9]_U0_SDF_stage_wrap_c_5 (\SDF_stage_wrap[1].SDF_stage_inst_n_6 ),
        .\FIFO_reg[6][1][0]_U0_SDF_stage_wrap_c_5 (\SDF_stage_wrap[1].SDF_stage_inst_n_31 ),
        .\FIFO_reg[6][1][10]_U0_SDF_stage_wrap_c_5 (\SDF_stage_wrap[1].SDF_stage_inst_n_21 ),
        .\FIFO_reg[6][1][11]_U0_SDF_stage_wrap_c_5 (\SDF_stage_wrap[1].SDF_stage_inst_n_20 ),
        .\FIFO_reg[6][1][12]_U0_SDF_stage_wrap_c_5 (\SDF_stage_wrap[1].SDF_stage_inst_n_19 ),
        .\FIFO_reg[6][1][13]_U0_SDF_stage_wrap_c_5 (\SDF_stage_wrap[1].SDF_stage_inst_n_18 ),
        .\FIFO_reg[6][1][14]_U0_SDF_stage_wrap_c_5 (\SDF_stage_wrap[1].SDF_stage_inst_n_17 ),
        .\FIFO_reg[6][1][15]_U0_SDF_stage_wrap_c_5 (\SDF_stage_wrap[1].SDF_stage_inst_n_16 ),
        .\FIFO_reg[6][1][1]_U0_SDF_stage_wrap_c_5 (\SDF_stage_wrap[1].SDF_stage_inst_n_30 ),
        .\FIFO_reg[6][1][2]_U0_SDF_stage_wrap_c_5 (\SDF_stage_wrap[1].SDF_stage_inst_n_29 ),
        .\FIFO_reg[6][1][3]_U0_SDF_stage_wrap_c_5 (\SDF_stage_wrap[1].SDF_stage_inst_n_28 ),
        .\FIFO_reg[6][1][4]_U0_SDF_stage_wrap_c_5 (\SDF_stage_wrap[1].SDF_stage_inst_n_27 ),
        .\FIFO_reg[6][1][5]_U0_SDF_stage_wrap_c_5 (\SDF_stage_wrap[1].SDF_stage_inst_n_26 ),
        .\FIFO_reg[6][1][6]_U0_SDF_stage_wrap_c_5 (\SDF_stage_wrap[1].SDF_stage_inst_n_25 ),
        .\FIFO_reg[6][1][7]_U0_SDF_stage_wrap_c_5 (\SDF_stage_wrap[1].SDF_stage_inst_n_24 ),
        .\FIFO_reg[6][1][8]_U0_SDF_stage_wrap_c_5 (\SDF_stage_wrap[1].SDF_stage_inst_n_23 ),
        .\FIFO_reg[6][1][9]_U0_SDF_stage_wrap_c_5 (\SDF_stage_wrap[1].SDF_stage_inst_n_22 ),
        .\FIFO_reg[7][0][0] (SDF_stage_wrap_gate__14_n_0),
        .\FIFO_reg[7][0][10] (SDF_stage_wrap_gate__4_n_0),
        .\FIFO_reg[7][0][11] (SDF_stage_wrap_gate__3_n_0),
        .\FIFO_reg[7][0][12] (SDF_stage_wrap_gate__2_n_0),
        .\FIFO_reg[7][0][13] (SDF_stage_wrap_gate__1_n_0),
        .\FIFO_reg[7][0][14] (SDF_stage_wrap_gate__0_n_0),
        .\FIFO_reg[7][0][15] (SDF_stage_wrap_gate_n_0),
        .\FIFO_reg[7][0][1] (SDF_stage_wrap_gate__13_n_0),
        .\FIFO_reg[7][0][2] (SDF_stage_wrap_gate__12_n_0),
        .\FIFO_reg[7][0][3] (SDF_stage_wrap_gate__11_n_0),
        .\FIFO_reg[7][0][4] (SDF_stage_wrap_gate__10_n_0),
        .\FIFO_reg[7][0][5] (SDF_stage_wrap_gate__9_n_0),
        .\FIFO_reg[7][0][6] (SDF_stage_wrap_gate__8_n_0),
        .\FIFO_reg[7][0][7] (SDF_stage_wrap_gate__7_n_0),
        .\FIFO_reg[7][0][8] (SDF_stage_wrap_gate__6_n_0),
        .\FIFO_reg[7][0][9] (SDF_stage_wrap_gate__5_n_0),
        .\FIFO_reg[7][1][0] (SDF_stage_wrap_gate__30_n_0),
        .\FIFO_reg[7][1][10] (SDF_stage_wrap_gate__20_n_0),
        .\FIFO_reg[7][1][11] (SDF_stage_wrap_gate__19_n_0),
        .\FIFO_reg[7][1][12] (SDF_stage_wrap_gate__18_n_0),
        .\FIFO_reg[7][1][13] (SDF_stage_wrap_gate__17_n_0),
        .\FIFO_reg[7][1][14] (SDF_stage_wrap_gate__16_n_0),
        .\FIFO_reg[7][1][15] (SDF_stage_wrap_gate__15_n_0),
        .\FIFO_reg[7][1][1] (SDF_stage_wrap_gate__29_n_0),
        .\FIFO_reg[7][1][2] (SDF_stage_wrap_gate__28_n_0),
        .\FIFO_reg[7][1][3] (SDF_stage_wrap_gate__27_n_0),
        .\FIFO_reg[7][1][4] (SDF_stage_wrap_gate__26_n_0),
        .\FIFO_reg[7][1][5] (SDF_stage_wrap_gate__25_n_0),
        .\FIFO_reg[7][1][6] (SDF_stage_wrap_gate__24_n_0),
        .\FIFO_reg[7][1][7] (SDF_stage_wrap_gate__23_n_0),
        .\FIFO_reg[7][1][8] (SDF_stage_wrap_gate__22_n_0),
        .\FIFO_reg[7][1][9] (SDF_stage_wrap_gate__21_n_0),
        .Im_Data_in(Im_Data_in),
        .Q(\stage_output[0][0]_4 ),
        .Re_Data_in(Re_Data_in),
        .clk(clk),
        .\data_out_ppF_reg[1][15]_0 (\stage_output[0][1]_7 ),
        .go_data_counter(go_data_counter),
        .reset(reset));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_SDF_Stage__parameterized1 \SDF_stage_wrap[2].SDF_stage_inst 
       (.D(\stage_output[0][0]_4 ),
        .\Data_in_ppF_reg[1][15]_0 (\stage_output[0][1]_7 ),
        .\FIFO_reg[2][0][0]_U0_SDF_stage_wrap_c_1 (\SDF_stage_wrap[2].SDF_stage_inst_n_15 ),
        .\FIFO_reg[2][0][10]_U0_SDF_stage_wrap_c_1 (\SDF_stage_wrap[2].SDF_stage_inst_n_5 ),
        .\FIFO_reg[2][0][11]_U0_SDF_stage_wrap_c_1 (\SDF_stage_wrap[2].SDF_stage_inst_n_4 ),
        .\FIFO_reg[2][0][12]_U0_SDF_stage_wrap_c_1 (\SDF_stage_wrap[2].SDF_stage_inst_n_3 ),
        .\FIFO_reg[2][0][13]_U0_SDF_stage_wrap_c_1 (\SDF_stage_wrap[2].SDF_stage_inst_n_2 ),
        .\FIFO_reg[2][0][14]_U0_SDF_stage_wrap_c_1 (\SDF_stage_wrap[2].SDF_stage_inst_n_1 ),
        .\FIFO_reg[2][0][15]_U0_SDF_stage_wrap_c_1 (\SDF_stage_wrap[2].SDF_stage_inst_n_0 ),
        .\FIFO_reg[2][0][1]_U0_SDF_stage_wrap_c_1 (\SDF_stage_wrap[2].SDF_stage_inst_n_14 ),
        .\FIFO_reg[2][0][2]_U0_SDF_stage_wrap_c_1 (\SDF_stage_wrap[2].SDF_stage_inst_n_13 ),
        .\FIFO_reg[2][0][3]_U0_SDF_stage_wrap_c_1 (\SDF_stage_wrap[2].SDF_stage_inst_n_12 ),
        .\FIFO_reg[2][0][4]_U0_SDF_stage_wrap_c_1 (\SDF_stage_wrap[2].SDF_stage_inst_n_11 ),
        .\FIFO_reg[2][0][5]_U0_SDF_stage_wrap_c_1 (\SDF_stage_wrap[2].SDF_stage_inst_n_10 ),
        .\FIFO_reg[2][0][6]_U0_SDF_stage_wrap_c_1 (\SDF_stage_wrap[2].SDF_stage_inst_n_9 ),
        .\FIFO_reg[2][0][7]_U0_SDF_stage_wrap_c_1 (\SDF_stage_wrap[2].SDF_stage_inst_n_8 ),
        .\FIFO_reg[2][0][8]_U0_SDF_stage_wrap_c_1 (\SDF_stage_wrap[2].SDF_stage_inst_n_7 ),
        .\FIFO_reg[2][0][9]_U0_SDF_stage_wrap_c_1 (\SDF_stage_wrap[2].SDF_stage_inst_n_6 ),
        .\FIFO_reg[2][1][0]_U0_SDF_stage_wrap_c_1 (\SDF_stage_wrap[2].SDF_stage_inst_n_31 ),
        .\FIFO_reg[2][1][10]_U0_SDF_stage_wrap_c_1 (\SDF_stage_wrap[2].SDF_stage_inst_n_21 ),
        .\FIFO_reg[2][1][11]_U0_SDF_stage_wrap_c_1 (\SDF_stage_wrap[2].SDF_stage_inst_n_20 ),
        .\FIFO_reg[2][1][12]_U0_SDF_stage_wrap_c_1 (\SDF_stage_wrap[2].SDF_stage_inst_n_19 ),
        .\FIFO_reg[2][1][13]_U0_SDF_stage_wrap_c_1 (\SDF_stage_wrap[2].SDF_stage_inst_n_18 ),
        .\FIFO_reg[2][1][14]_U0_SDF_stage_wrap_c_1 (\SDF_stage_wrap[2].SDF_stage_inst_n_17 ),
        .\FIFO_reg[2][1][15]_U0_SDF_stage_wrap_c_1 (\SDF_stage_wrap[2].SDF_stage_inst_n_16 ),
        .\FIFO_reg[2][1][1]_U0_SDF_stage_wrap_c_1 (\SDF_stage_wrap[2].SDF_stage_inst_n_30 ),
        .\FIFO_reg[2][1][2]_U0_SDF_stage_wrap_c_1 (\SDF_stage_wrap[2].SDF_stage_inst_n_29 ),
        .\FIFO_reg[2][1][3]_U0_SDF_stage_wrap_c_1 (\SDF_stage_wrap[2].SDF_stage_inst_n_28 ),
        .\FIFO_reg[2][1][4]_U0_SDF_stage_wrap_c_1 (\SDF_stage_wrap[2].SDF_stage_inst_n_27 ),
        .\FIFO_reg[2][1][5]_U0_SDF_stage_wrap_c_1 (\SDF_stage_wrap[2].SDF_stage_inst_n_26 ),
        .\FIFO_reg[2][1][6]_U0_SDF_stage_wrap_c_1 (\SDF_stage_wrap[2].SDF_stage_inst_n_25 ),
        .\FIFO_reg[2][1][7]_U0_SDF_stage_wrap_c_1 (\SDF_stage_wrap[2].SDF_stage_inst_n_24 ),
        .\FIFO_reg[2][1][8]_U0_SDF_stage_wrap_c_1 (\SDF_stage_wrap[2].SDF_stage_inst_n_23 ),
        .\FIFO_reg[2][1][9]_U0_SDF_stage_wrap_c_1 (\SDF_stage_wrap[2].SDF_stage_inst_n_22 ),
        .\FIFO_reg[3][0][0] (SDF_stage_wrap_gate__46_n_0),
        .\FIFO_reg[3][0][10] (SDF_stage_wrap_gate__36_n_0),
        .\FIFO_reg[3][0][11] (SDF_stage_wrap_gate__35_n_0),
        .\FIFO_reg[3][0][12] (SDF_stage_wrap_gate__34_n_0),
        .\FIFO_reg[3][0][13] (SDF_stage_wrap_gate__33_n_0),
        .\FIFO_reg[3][0][14] (SDF_stage_wrap_gate__32_n_0),
        .\FIFO_reg[3][0][15] (SDF_stage_wrap_gate__31_n_0),
        .\FIFO_reg[3][0][1] (SDF_stage_wrap_gate__45_n_0),
        .\FIFO_reg[3][0][2] (SDF_stage_wrap_gate__44_n_0),
        .\FIFO_reg[3][0][3] (SDF_stage_wrap_gate__43_n_0),
        .\FIFO_reg[3][0][4] (SDF_stage_wrap_gate__42_n_0),
        .\FIFO_reg[3][0][5] (SDF_stage_wrap_gate__41_n_0),
        .\FIFO_reg[3][0][6] (SDF_stage_wrap_gate__40_n_0),
        .\FIFO_reg[3][0][7] (SDF_stage_wrap_gate__39_n_0),
        .\FIFO_reg[3][0][8] (SDF_stage_wrap_gate__38_n_0),
        .\FIFO_reg[3][0][9] (SDF_stage_wrap_gate__37_n_0),
        .\FIFO_reg[3][1][0] (SDF_stage_wrap_gate__62_n_0),
        .\FIFO_reg[3][1][10] (SDF_stage_wrap_gate__52_n_0),
        .\FIFO_reg[3][1][11] (SDF_stage_wrap_gate__51_n_0),
        .\FIFO_reg[3][1][12] (SDF_stage_wrap_gate__50_n_0),
        .\FIFO_reg[3][1][13] (SDF_stage_wrap_gate__49_n_0),
        .\FIFO_reg[3][1][14] (SDF_stage_wrap_gate__48_n_0),
        .\FIFO_reg[3][1][15] (SDF_stage_wrap_gate__47_n_0),
        .\FIFO_reg[3][1][1] (SDF_stage_wrap_gate__61_n_0),
        .\FIFO_reg[3][1][2] (SDF_stage_wrap_gate__60_n_0),
        .\FIFO_reg[3][1][3] (SDF_stage_wrap_gate__59_n_0),
        .\FIFO_reg[3][1][4] (SDF_stage_wrap_gate__58_n_0),
        .\FIFO_reg[3][1][5] (SDF_stage_wrap_gate__57_n_0),
        .\FIFO_reg[3][1][6] (SDF_stage_wrap_gate__56_n_0),
        .\FIFO_reg[3][1][7] (SDF_stage_wrap_gate__55_n_0),
        .\FIFO_reg[3][1][8] (SDF_stage_wrap_gate__54_n_0),
        .\FIFO_reg[3][1][9] (SDF_stage_wrap_gate__53_n_0),
        .Q(\stage_output[1][0]_18 ),
        .clk(clk),
        .\data_out_ppF_reg[1][15]_0 (\stage_output[1][1]_21 ),
        .go_data_counter(go_data_counter),
        .reset(reset));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_SDF_Stage__parameterized3 \SDF_stage_wrap[3].SDF_stage_inst 
       (.D(\stage_output[1][0]_18 ),
        .\Data_in_ppF_reg[1][15]_0 (\stage_output[1][1]_21 ),
        .Q(\stage_output[2][0]_30 ),
        .clk(clk),
        .\data_out_ppF_reg[1][15]_0 (\stage_output[2][1]_33 ),
        .go_data_counter(go_data_counter),
        .reset(reset));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_SDF_Stage__parameterized5 \SDF_stage_wrap[4].SDF_stage_inst 
       (.D(\stage_output[2][0]_30 ),
        .\Data_in_ppF_reg[1][15]_0 (\stage_output[2][1]_33 ),
        .Im_Data_out(Im_Data_out),
        .Re_Data_out(Re_Data_out),
        .clk(clk),
        .go_data_counter(go_data_counter),
        .reset(reset));
  FDCE SDF_stage_wrap_c
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(1'b1),
        .Q(SDF_stage_wrap_c_n_0));
  FDCE SDF_stage_wrap_c_0
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(SDF_stage_wrap_c_n_0),
        .Q(SDF_stage_wrap_c_0_n_0));
  FDCE SDF_stage_wrap_c_1
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(SDF_stage_wrap_c_0_n_0),
        .Q(SDF_stage_wrap_c_1_n_0));
  FDCE SDF_stage_wrap_c_2
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(SDF_stage_wrap_c_1_n_0),
        .Q(SDF_stage_wrap_c_2_n_0));
  FDCE SDF_stage_wrap_c_3
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(SDF_stage_wrap_c_2_n_0),
        .Q(SDF_stage_wrap_c_3_n_0));
  FDCE SDF_stage_wrap_c_4
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(SDF_stage_wrap_c_3_n_0),
        .Q(SDF_stage_wrap_c_4_n_0));
  FDCE SDF_stage_wrap_c_5
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(SDF_stage_wrap_c_4_n_0),
        .Q(SDF_stage_wrap_c_5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT2 #(
    .INIT(4'h8)) 
    SDF_stage_wrap_gate
       (.I0(\SDF_stage_wrap[1].SDF_stage_inst_n_0 ),
        .I1(SDF_stage_wrap_c_5_n_0),
        .O(SDF_stage_wrap_gate_n_0));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT2 #(
    .INIT(4'h8)) 
    SDF_stage_wrap_gate__0
       (.I0(\SDF_stage_wrap[1].SDF_stage_inst_n_1 ),
        .I1(SDF_stage_wrap_c_5_n_0),
        .O(SDF_stage_wrap_gate__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT2 #(
    .INIT(4'h8)) 
    SDF_stage_wrap_gate__1
       (.I0(\SDF_stage_wrap[1].SDF_stage_inst_n_2 ),
        .I1(SDF_stage_wrap_c_5_n_0),
        .O(SDF_stage_wrap_gate__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT2 #(
    .INIT(4'h8)) 
    SDF_stage_wrap_gate__10
       (.I0(\SDF_stage_wrap[1].SDF_stage_inst_n_11 ),
        .I1(SDF_stage_wrap_c_5_n_0),
        .O(SDF_stage_wrap_gate__10_n_0));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT2 #(
    .INIT(4'h8)) 
    SDF_stage_wrap_gate__11
       (.I0(\SDF_stage_wrap[1].SDF_stage_inst_n_12 ),
        .I1(SDF_stage_wrap_c_5_n_0),
        .O(SDF_stage_wrap_gate__11_n_0));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT2 #(
    .INIT(4'h8)) 
    SDF_stage_wrap_gate__12
       (.I0(\SDF_stage_wrap[1].SDF_stage_inst_n_13 ),
        .I1(SDF_stage_wrap_c_5_n_0),
        .O(SDF_stage_wrap_gate__12_n_0));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT2 #(
    .INIT(4'h8)) 
    SDF_stage_wrap_gate__13
       (.I0(\SDF_stage_wrap[1].SDF_stage_inst_n_14 ),
        .I1(SDF_stage_wrap_c_5_n_0),
        .O(SDF_stage_wrap_gate__13_n_0));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT2 #(
    .INIT(4'h8)) 
    SDF_stage_wrap_gate__14
       (.I0(\SDF_stage_wrap[1].SDF_stage_inst_n_15 ),
        .I1(SDF_stage_wrap_c_5_n_0),
        .O(SDF_stage_wrap_gate__14_n_0));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT2 #(
    .INIT(4'h8)) 
    SDF_stage_wrap_gate__15
       (.I0(\SDF_stage_wrap[1].SDF_stage_inst_n_16 ),
        .I1(SDF_stage_wrap_c_5_n_0),
        .O(SDF_stage_wrap_gate__15_n_0));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT2 #(
    .INIT(4'h8)) 
    SDF_stage_wrap_gate__16
       (.I0(\SDF_stage_wrap[1].SDF_stage_inst_n_17 ),
        .I1(SDF_stage_wrap_c_5_n_0),
        .O(SDF_stage_wrap_gate__16_n_0));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT2 #(
    .INIT(4'h8)) 
    SDF_stage_wrap_gate__17
       (.I0(\SDF_stage_wrap[1].SDF_stage_inst_n_18 ),
        .I1(SDF_stage_wrap_c_5_n_0),
        .O(SDF_stage_wrap_gate__17_n_0));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT2 #(
    .INIT(4'h8)) 
    SDF_stage_wrap_gate__18
       (.I0(\SDF_stage_wrap[1].SDF_stage_inst_n_19 ),
        .I1(SDF_stage_wrap_c_5_n_0),
        .O(SDF_stage_wrap_gate__18_n_0));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT2 #(
    .INIT(4'h8)) 
    SDF_stage_wrap_gate__19
       (.I0(\SDF_stage_wrap[1].SDF_stage_inst_n_20 ),
        .I1(SDF_stage_wrap_c_5_n_0),
        .O(SDF_stage_wrap_gate__19_n_0));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT2 #(
    .INIT(4'h8)) 
    SDF_stage_wrap_gate__2
       (.I0(\SDF_stage_wrap[1].SDF_stage_inst_n_3 ),
        .I1(SDF_stage_wrap_c_5_n_0),
        .O(SDF_stage_wrap_gate__2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT2 #(
    .INIT(4'h8)) 
    SDF_stage_wrap_gate__20
       (.I0(\SDF_stage_wrap[1].SDF_stage_inst_n_21 ),
        .I1(SDF_stage_wrap_c_5_n_0),
        .O(SDF_stage_wrap_gate__20_n_0));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT2 #(
    .INIT(4'h8)) 
    SDF_stage_wrap_gate__21
       (.I0(\SDF_stage_wrap[1].SDF_stage_inst_n_22 ),
        .I1(SDF_stage_wrap_c_5_n_0),
        .O(SDF_stage_wrap_gate__21_n_0));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT2 #(
    .INIT(4'h8)) 
    SDF_stage_wrap_gate__22
       (.I0(\SDF_stage_wrap[1].SDF_stage_inst_n_23 ),
        .I1(SDF_stage_wrap_c_5_n_0),
        .O(SDF_stage_wrap_gate__22_n_0));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT2 #(
    .INIT(4'h8)) 
    SDF_stage_wrap_gate__23
       (.I0(\SDF_stage_wrap[1].SDF_stage_inst_n_24 ),
        .I1(SDF_stage_wrap_c_5_n_0),
        .O(SDF_stage_wrap_gate__23_n_0));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT2 #(
    .INIT(4'h8)) 
    SDF_stage_wrap_gate__24
       (.I0(\SDF_stage_wrap[1].SDF_stage_inst_n_25 ),
        .I1(SDF_stage_wrap_c_5_n_0),
        .O(SDF_stage_wrap_gate__24_n_0));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT2 #(
    .INIT(4'h8)) 
    SDF_stage_wrap_gate__25
       (.I0(\SDF_stage_wrap[1].SDF_stage_inst_n_26 ),
        .I1(SDF_stage_wrap_c_5_n_0),
        .O(SDF_stage_wrap_gate__25_n_0));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT2 #(
    .INIT(4'h8)) 
    SDF_stage_wrap_gate__26
       (.I0(\SDF_stage_wrap[1].SDF_stage_inst_n_27 ),
        .I1(SDF_stage_wrap_c_5_n_0),
        .O(SDF_stage_wrap_gate__26_n_0));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT2 #(
    .INIT(4'h8)) 
    SDF_stage_wrap_gate__27
       (.I0(\SDF_stage_wrap[1].SDF_stage_inst_n_28 ),
        .I1(SDF_stage_wrap_c_5_n_0),
        .O(SDF_stage_wrap_gate__27_n_0));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT2 #(
    .INIT(4'h8)) 
    SDF_stage_wrap_gate__28
       (.I0(\SDF_stage_wrap[1].SDF_stage_inst_n_29 ),
        .I1(SDF_stage_wrap_c_5_n_0),
        .O(SDF_stage_wrap_gate__28_n_0));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT2 #(
    .INIT(4'h8)) 
    SDF_stage_wrap_gate__29
       (.I0(\SDF_stage_wrap[1].SDF_stage_inst_n_30 ),
        .I1(SDF_stage_wrap_c_5_n_0),
        .O(SDF_stage_wrap_gate__29_n_0));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT2 #(
    .INIT(4'h8)) 
    SDF_stage_wrap_gate__3
       (.I0(\SDF_stage_wrap[1].SDF_stage_inst_n_4 ),
        .I1(SDF_stage_wrap_c_5_n_0),
        .O(SDF_stage_wrap_gate__3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT2 #(
    .INIT(4'h8)) 
    SDF_stage_wrap_gate__30
       (.I0(\SDF_stage_wrap[1].SDF_stage_inst_n_31 ),
        .I1(SDF_stage_wrap_c_5_n_0),
        .O(SDF_stage_wrap_gate__30_n_0));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT2 #(
    .INIT(4'h8)) 
    SDF_stage_wrap_gate__31
       (.I0(\SDF_stage_wrap[2].SDF_stage_inst_n_0 ),
        .I1(SDF_stage_wrap_c_1_n_0),
        .O(SDF_stage_wrap_gate__31_n_0));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT2 #(
    .INIT(4'h8)) 
    SDF_stage_wrap_gate__32
       (.I0(\SDF_stage_wrap[2].SDF_stage_inst_n_1 ),
        .I1(SDF_stage_wrap_c_1_n_0),
        .O(SDF_stage_wrap_gate__32_n_0));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT2 #(
    .INIT(4'h8)) 
    SDF_stage_wrap_gate__33
       (.I0(\SDF_stage_wrap[2].SDF_stage_inst_n_2 ),
        .I1(SDF_stage_wrap_c_1_n_0),
        .O(SDF_stage_wrap_gate__33_n_0));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT2 #(
    .INIT(4'h8)) 
    SDF_stage_wrap_gate__34
       (.I0(\SDF_stage_wrap[2].SDF_stage_inst_n_3 ),
        .I1(SDF_stage_wrap_c_1_n_0),
        .O(SDF_stage_wrap_gate__34_n_0));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT2 #(
    .INIT(4'h8)) 
    SDF_stage_wrap_gate__35
       (.I0(\SDF_stage_wrap[2].SDF_stage_inst_n_4 ),
        .I1(SDF_stage_wrap_c_1_n_0),
        .O(SDF_stage_wrap_gate__35_n_0));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT2 #(
    .INIT(4'h8)) 
    SDF_stage_wrap_gate__36
       (.I0(\SDF_stage_wrap[2].SDF_stage_inst_n_5 ),
        .I1(SDF_stage_wrap_c_1_n_0),
        .O(SDF_stage_wrap_gate__36_n_0));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT2 #(
    .INIT(4'h8)) 
    SDF_stage_wrap_gate__37
       (.I0(\SDF_stage_wrap[2].SDF_stage_inst_n_6 ),
        .I1(SDF_stage_wrap_c_1_n_0),
        .O(SDF_stage_wrap_gate__37_n_0));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT2 #(
    .INIT(4'h8)) 
    SDF_stage_wrap_gate__38
       (.I0(\SDF_stage_wrap[2].SDF_stage_inst_n_7 ),
        .I1(SDF_stage_wrap_c_1_n_0),
        .O(SDF_stage_wrap_gate__38_n_0));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT2 #(
    .INIT(4'h8)) 
    SDF_stage_wrap_gate__39
       (.I0(\SDF_stage_wrap[2].SDF_stage_inst_n_8 ),
        .I1(SDF_stage_wrap_c_1_n_0),
        .O(SDF_stage_wrap_gate__39_n_0));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT2 #(
    .INIT(4'h8)) 
    SDF_stage_wrap_gate__4
       (.I0(\SDF_stage_wrap[1].SDF_stage_inst_n_5 ),
        .I1(SDF_stage_wrap_c_5_n_0),
        .O(SDF_stage_wrap_gate__4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT2 #(
    .INIT(4'h8)) 
    SDF_stage_wrap_gate__40
       (.I0(\SDF_stage_wrap[2].SDF_stage_inst_n_9 ),
        .I1(SDF_stage_wrap_c_1_n_0),
        .O(SDF_stage_wrap_gate__40_n_0));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT2 #(
    .INIT(4'h8)) 
    SDF_stage_wrap_gate__41
       (.I0(\SDF_stage_wrap[2].SDF_stage_inst_n_10 ),
        .I1(SDF_stage_wrap_c_1_n_0),
        .O(SDF_stage_wrap_gate__41_n_0));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT2 #(
    .INIT(4'h8)) 
    SDF_stage_wrap_gate__42
       (.I0(\SDF_stage_wrap[2].SDF_stage_inst_n_11 ),
        .I1(SDF_stage_wrap_c_1_n_0),
        .O(SDF_stage_wrap_gate__42_n_0));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT2 #(
    .INIT(4'h8)) 
    SDF_stage_wrap_gate__43
       (.I0(\SDF_stage_wrap[2].SDF_stage_inst_n_12 ),
        .I1(SDF_stage_wrap_c_1_n_0),
        .O(SDF_stage_wrap_gate__43_n_0));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT2 #(
    .INIT(4'h8)) 
    SDF_stage_wrap_gate__44
       (.I0(\SDF_stage_wrap[2].SDF_stage_inst_n_13 ),
        .I1(SDF_stage_wrap_c_1_n_0),
        .O(SDF_stage_wrap_gate__44_n_0));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT2 #(
    .INIT(4'h8)) 
    SDF_stage_wrap_gate__45
       (.I0(\SDF_stage_wrap[2].SDF_stage_inst_n_14 ),
        .I1(SDF_stage_wrap_c_1_n_0),
        .O(SDF_stage_wrap_gate__45_n_0));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT2 #(
    .INIT(4'h8)) 
    SDF_stage_wrap_gate__46
       (.I0(\SDF_stage_wrap[2].SDF_stage_inst_n_15 ),
        .I1(SDF_stage_wrap_c_1_n_0),
        .O(SDF_stage_wrap_gate__46_n_0));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT2 #(
    .INIT(4'h8)) 
    SDF_stage_wrap_gate__47
       (.I0(\SDF_stage_wrap[2].SDF_stage_inst_n_16 ),
        .I1(SDF_stage_wrap_c_1_n_0),
        .O(SDF_stage_wrap_gate__47_n_0));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT2 #(
    .INIT(4'h8)) 
    SDF_stage_wrap_gate__48
       (.I0(\SDF_stage_wrap[2].SDF_stage_inst_n_17 ),
        .I1(SDF_stage_wrap_c_1_n_0),
        .O(SDF_stage_wrap_gate__48_n_0));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT2 #(
    .INIT(4'h8)) 
    SDF_stage_wrap_gate__49
       (.I0(\SDF_stage_wrap[2].SDF_stage_inst_n_18 ),
        .I1(SDF_stage_wrap_c_1_n_0),
        .O(SDF_stage_wrap_gate__49_n_0));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT2 #(
    .INIT(4'h8)) 
    SDF_stage_wrap_gate__5
       (.I0(\SDF_stage_wrap[1].SDF_stage_inst_n_6 ),
        .I1(SDF_stage_wrap_c_5_n_0),
        .O(SDF_stage_wrap_gate__5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT2 #(
    .INIT(4'h8)) 
    SDF_stage_wrap_gate__50
       (.I0(\SDF_stage_wrap[2].SDF_stage_inst_n_19 ),
        .I1(SDF_stage_wrap_c_1_n_0),
        .O(SDF_stage_wrap_gate__50_n_0));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT2 #(
    .INIT(4'h8)) 
    SDF_stage_wrap_gate__51
       (.I0(\SDF_stage_wrap[2].SDF_stage_inst_n_20 ),
        .I1(SDF_stage_wrap_c_1_n_0),
        .O(SDF_stage_wrap_gate__51_n_0));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT2 #(
    .INIT(4'h8)) 
    SDF_stage_wrap_gate__52
       (.I0(\SDF_stage_wrap[2].SDF_stage_inst_n_21 ),
        .I1(SDF_stage_wrap_c_1_n_0),
        .O(SDF_stage_wrap_gate__52_n_0));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT2 #(
    .INIT(4'h8)) 
    SDF_stage_wrap_gate__53
       (.I0(\SDF_stage_wrap[2].SDF_stage_inst_n_22 ),
        .I1(SDF_stage_wrap_c_1_n_0),
        .O(SDF_stage_wrap_gate__53_n_0));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT2 #(
    .INIT(4'h8)) 
    SDF_stage_wrap_gate__54
       (.I0(\SDF_stage_wrap[2].SDF_stage_inst_n_23 ),
        .I1(SDF_stage_wrap_c_1_n_0),
        .O(SDF_stage_wrap_gate__54_n_0));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT2 #(
    .INIT(4'h8)) 
    SDF_stage_wrap_gate__55
       (.I0(\SDF_stage_wrap[2].SDF_stage_inst_n_24 ),
        .I1(SDF_stage_wrap_c_1_n_0),
        .O(SDF_stage_wrap_gate__55_n_0));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT2 #(
    .INIT(4'h8)) 
    SDF_stage_wrap_gate__56
       (.I0(\SDF_stage_wrap[2].SDF_stage_inst_n_25 ),
        .I1(SDF_stage_wrap_c_1_n_0),
        .O(SDF_stage_wrap_gate__56_n_0));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT2 #(
    .INIT(4'h8)) 
    SDF_stage_wrap_gate__57
       (.I0(\SDF_stage_wrap[2].SDF_stage_inst_n_26 ),
        .I1(SDF_stage_wrap_c_1_n_0),
        .O(SDF_stage_wrap_gate__57_n_0));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT2 #(
    .INIT(4'h8)) 
    SDF_stage_wrap_gate__58
       (.I0(\SDF_stage_wrap[2].SDF_stage_inst_n_27 ),
        .I1(SDF_stage_wrap_c_1_n_0),
        .O(SDF_stage_wrap_gate__58_n_0));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT2 #(
    .INIT(4'h8)) 
    SDF_stage_wrap_gate__59
       (.I0(\SDF_stage_wrap[2].SDF_stage_inst_n_28 ),
        .I1(SDF_stage_wrap_c_1_n_0),
        .O(SDF_stage_wrap_gate__59_n_0));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT2 #(
    .INIT(4'h8)) 
    SDF_stage_wrap_gate__6
       (.I0(\SDF_stage_wrap[1].SDF_stage_inst_n_7 ),
        .I1(SDF_stage_wrap_c_5_n_0),
        .O(SDF_stage_wrap_gate__6_n_0));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT2 #(
    .INIT(4'h8)) 
    SDF_stage_wrap_gate__60
       (.I0(\SDF_stage_wrap[2].SDF_stage_inst_n_29 ),
        .I1(SDF_stage_wrap_c_1_n_0),
        .O(SDF_stage_wrap_gate__60_n_0));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT2 #(
    .INIT(4'h8)) 
    SDF_stage_wrap_gate__61
       (.I0(\SDF_stage_wrap[2].SDF_stage_inst_n_30 ),
        .I1(SDF_stage_wrap_c_1_n_0),
        .O(SDF_stage_wrap_gate__61_n_0));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT2 #(
    .INIT(4'h8)) 
    SDF_stage_wrap_gate__62
       (.I0(\SDF_stage_wrap[2].SDF_stage_inst_n_31 ),
        .I1(SDF_stage_wrap_c_1_n_0),
        .O(SDF_stage_wrap_gate__62_n_0));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT2 #(
    .INIT(4'h8)) 
    SDF_stage_wrap_gate__7
       (.I0(\SDF_stage_wrap[1].SDF_stage_inst_n_8 ),
        .I1(SDF_stage_wrap_c_5_n_0),
        .O(SDF_stage_wrap_gate__7_n_0));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT2 #(
    .INIT(4'h8)) 
    SDF_stage_wrap_gate__8
       (.I0(\SDF_stage_wrap[1].SDF_stage_inst_n_9 ),
        .I1(SDF_stage_wrap_c_5_n_0),
        .O(SDF_stage_wrap_gate__8_n_0));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT2 #(
    .INIT(4'h8)) 
    SDF_stage_wrap_gate__9
       (.I0(\SDF_stage_wrap[1].SDF_stage_inst_n_10 ),
        .I1(SDF_stage_wrap_c_5_n_0),
        .O(SDF_stage_wrap_gate__9_n_0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_SR_FIFO
   (\FIFO_reg[6][0][15]_U0_SDF_stage_wrap_c_5_0 ,
    D,
    \FIFO_reg[6][0][14]_U0_SDF_stage_wrap_c_5_0 ,
    \FIFO_reg[6][0][13]_U0_SDF_stage_wrap_c_5_0 ,
    \FIFO_reg[6][0][12]_U0_SDF_stage_wrap_c_5_0 ,
    \FIFO_reg[6][0][11]_U0_SDF_stage_wrap_c_5_0 ,
    \FIFO_reg[6][0][10]_U0_SDF_stage_wrap_c_5_0 ,
    \FIFO_reg[6][0][9]_U0_SDF_stage_wrap_c_5_0 ,
    \FIFO_reg[6][0][8]_U0_SDF_stage_wrap_c_5_0 ,
    \FIFO_reg[6][0][7]_U0_SDF_stage_wrap_c_5_0 ,
    \FIFO_reg[6][0][6]_U0_SDF_stage_wrap_c_5_0 ,
    \FIFO_reg[6][0][5]_U0_SDF_stage_wrap_c_5_0 ,
    \FIFO_reg[6][0][4]_U0_SDF_stage_wrap_c_5_0 ,
    \FIFO_reg[6][0][3]_U0_SDF_stage_wrap_c_5_0 ,
    \FIFO_reg[6][0][2]_U0_SDF_stage_wrap_c_5_0 ,
    \FIFO_reg[6][0][1]_U0_SDF_stage_wrap_c_5_0 ,
    \FIFO_reg[6][0][0]_U0_SDF_stage_wrap_c_5_0 ,
    \FIFO_reg[6][1][15]_U0_SDF_stage_wrap_c_5_0 ,
    \FIFO_reg[7][1][15]_0 ,
    \FIFO_reg[6][1][14]_U0_SDF_stage_wrap_c_5_0 ,
    \FIFO_reg[6][1][13]_U0_SDF_stage_wrap_c_5_0 ,
    \FIFO_reg[6][1][12]_U0_SDF_stage_wrap_c_5_0 ,
    \FIFO_reg[6][1][11]_U0_SDF_stage_wrap_c_5_0 ,
    \FIFO_reg[6][1][10]_U0_SDF_stage_wrap_c_5_0 ,
    \FIFO_reg[6][1][9]_U0_SDF_stage_wrap_c_5_0 ,
    \FIFO_reg[6][1][8]_U0_SDF_stage_wrap_c_5_0 ,
    \FIFO_reg[6][1][7]_U0_SDF_stage_wrap_c_5_0 ,
    \FIFO_reg[6][1][6]_U0_SDF_stage_wrap_c_5_0 ,
    \FIFO_reg[6][1][5]_U0_SDF_stage_wrap_c_5_0 ,
    \FIFO_reg[6][1][4]_U0_SDF_stage_wrap_c_5_0 ,
    \FIFO_reg[6][1][3]_U0_SDF_stage_wrap_c_5_0 ,
    \FIFO_reg[6][1][2]_U0_SDF_stage_wrap_c_5_0 ,
    \FIFO_reg[6][1][1]_U0_SDF_stage_wrap_c_5_0 ,
    \FIFO_reg[6][1][0]_U0_SDF_stage_wrap_c_5_0 ,
    reset_0,
    reset_1,
    S,
    \FIFO_reg[7][1][15]_1 ,
    reset_2,
    reset_3,
    DI,
    \Data_in_ppF_reg[1][15] ,
    \FIFOMux_FIFO[0]_10 ,
    clk,
    \FIFO_reg[7][0][15]_0 ,
    reset,
    \FIFO_reg[7][0][14]_0 ,
    \FIFO_reg[7][0][13]_0 ,
    \FIFO_reg[7][0][12]_0 ,
    \FIFO_reg[7][0][11]_0 ,
    \FIFO_reg[7][0][10]_0 ,
    \FIFO_reg[7][0][9]_0 ,
    \FIFO_reg[7][0][8]_0 ,
    \FIFO_reg[7][0][7]_0 ,
    \FIFO_reg[7][0][6]_0 ,
    \FIFO_reg[7][0][5]_0 ,
    \FIFO_reg[7][0][4]_0 ,
    \FIFO_reg[7][0][3]_0 ,
    \FIFO_reg[7][0][2]_0 ,
    \FIFO_reg[7][0][1]_0 ,
    \FIFO_reg[7][0][0]_0 ,
    \FIFOMux_FIFO[1]_11 ,
    \FIFO_reg[7][1][15]_2 ,
    \FIFO_reg[7][1][14]_0 ,
    \FIFO_reg[7][1][13]_0 ,
    \FIFO_reg[7][1][12]_0 ,
    \FIFO_reg[7][1][11]_0 ,
    \FIFO_reg[7][1][10]_0 ,
    \FIFO_reg[7][1][9]_0 ,
    \FIFO_reg[7][1][8]_0 ,
    \FIFO_reg[7][1][7]_0 ,
    \FIFO_reg[7][1][6]_0 ,
    \FIFO_reg[7][1][5]_0 ,
    \FIFO_reg[7][1][4]_0 ,
    \FIFO_reg[7][1][3]_0 ,
    \FIFO_reg[7][1][2]_0 ,
    \FIFO_reg[7][1][1]_0 ,
    \FIFO_reg[7][1][0]_0 ,
    CO,
    \ltOp_inferred__2/i__carry ,
    Q,
    arg_carry__2,
    \arg_inferred__0/i__carry__2 ,
    \arg_inferred__0/i__carry__2_0 );
  output \FIFO_reg[6][0][15]_U0_SDF_stage_wrap_c_5_0 ;
  output [15:0]D;
  output \FIFO_reg[6][0][14]_U0_SDF_stage_wrap_c_5_0 ;
  output \FIFO_reg[6][0][13]_U0_SDF_stage_wrap_c_5_0 ;
  output \FIFO_reg[6][0][12]_U0_SDF_stage_wrap_c_5_0 ;
  output \FIFO_reg[6][0][11]_U0_SDF_stage_wrap_c_5_0 ;
  output \FIFO_reg[6][0][10]_U0_SDF_stage_wrap_c_5_0 ;
  output \FIFO_reg[6][0][9]_U0_SDF_stage_wrap_c_5_0 ;
  output \FIFO_reg[6][0][8]_U0_SDF_stage_wrap_c_5_0 ;
  output \FIFO_reg[6][0][7]_U0_SDF_stage_wrap_c_5_0 ;
  output \FIFO_reg[6][0][6]_U0_SDF_stage_wrap_c_5_0 ;
  output \FIFO_reg[6][0][5]_U0_SDF_stage_wrap_c_5_0 ;
  output \FIFO_reg[6][0][4]_U0_SDF_stage_wrap_c_5_0 ;
  output \FIFO_reg[6][0][3]_U0_SDF_stage_wrap_c_5_0 ;
  output \FIFO_reg[6][0][2]_U0_SDF_stage_wrap_c_5_0 ;
  output \FIFO_reg[6][0][1]_U0_SDF_stage_wrap_c_5_0 ;
  output \FIFO_reg[6][0][0]_U0_SDF_stage_wrap_c_5_0 ;
  output \FIFO_reg[6][1][15]_U0_SDF_stage_wrap_c_5_0 ;
  output [15:0]\FIFO_reg[7][1][15]_0 ;
  output \FIFO_reg[6][1][14]_U0_SDF_stage_wrap_c_5_0 ;
  output \FIFO_reg[6][1][13]_U0_SDF_stage_wrap_c_5_0 ;
  output \FIFO_reg[6][1][12]_U0_SDF_stage_wrap_c_5_0 ;
  output \FIFO_reg[6][1][11]_U0_SDF_stage_wrap_c_5_0 ;
  output \FIFO_reg[6][1][10]_U0_SDF_stage_wrap_c_5_0 ;
  output \FIFO_reg[6][1][9]_U0_SDF_stage_wrap_c_5_0 ;
  output \FIFO_reg[6][1][8]_U0_SDF_stage_wrap_c_5_0 ;
  output \FIFO_reg[6][1][7]_U0_SDF_stage_wrap_c_5_0 ;
  output \FIFO_reg[6][1][6]_U0_SDF_stage_wrap_c_5_0 ;
  output \FIFO_reg[6][1][5]_U0_SDF_stage_wrap_c_5_0 ;
  output \FIFO_reg[6][1][4]_U0_SDF_stage_wrap_c_5_0 ;
  output \FIFO_reg[6][1][3]_U0_SDF_stage_wrap_c_5_0 ;
  output \FIFO_reg[6][1][2]_U0_SDF_stage_wrap_c_5_0 ;
  output \FIFO_reg[6][1][1]_U0_SDF_stage_wrap_c_5_0 ;
  output \FIFO_reg[6][1][0]_U0_SDF_stage_wrap_c_5_0 ;
  output [0:0]reset_0;
  output [0:0]reset_1;
  output [3:0]S;
  output [3:0]\FIFO_reg[7][1][15]_1 ;
  output [0:0]reset_2;
  output [0:0]reset_3;
  output [0:0]DI;
  output [0:0]\Data_in_ppF_reg[1][15] ;
  input [15:0]\FIFOMux_FIFO[0]_10 ;
  input clk;
  input \FIFO_reg[7][0][15]_0 ;
  input reset;
  input \FIFO_reg[7][0][14]_0 ;
  input \FIFO_reg[7][0][13]_0 ;
  input \FIFO_reg[7][0][12]_0 ;
  input \FIFO_reg[7][0][11]_0 ;
  input \FIFO_reg[7][0][10]_0 ;
  input \FIFO_reg[7][0][9]_0 ;
  input \FIFO_reg[7][0][8]_0 ;
  input \FIFO_reg[7][0][7]_0 ;
  input \FIFO_reg[7][0][6]_0 ;
  input \FIFO_reg[7][0][5]_0 ;
  input \FIFO_reg[7][0][4]_0 ;
  input \FIFO_reg[7][0][3]_0 ;
  input \FIFO_reg[7][0][2]_0 ;
  input \FIFO_reg[7][0][1]_0 ;
  input \FIFO_reg[7][0][0]_0 ;
  input [15:0]\FIFOMux_FIFO[1]_11 ;
  input \FIFO_reg[7][1][15]_2 ;
  input \FIFO_reg[7][1][14]_0 ;
  input \FIFO_reg[7][1][13]_0 ;
  input \FIFO_reg[7][1][12]_0 ;
  input \FIFO_reg[7][1][11]_0 ;
  input \FIFO_reg[7][1][10]_0 ;
  input \FIFO_reg[7][1][9]_0 ;
  input \FIFO_reg[7][1][8]_0 ;
  input \FIFO_reg[7][1][7]_0 ;
  input \FIFO_reg[7][1][6]_0 ;
  input \FIFO_reg[7][1][5]_0 ;
  input \FIFO_reg[7][1][4]_0 ;
  input \FIFO_reg[7][1][3]_0 ;
  input \FIFO_reg[7][1][2]_0 ;
  input \FIFO_reg[7][1][1]_0 ;
  input \FIFO_reg[7][1][0]_0 ;
  input [0:0]CO;
  input [0:0]\ltOp_inferred__2/i__carry ;
  input [3:0]Q;
  input [3:0]arg_carry__2;
  input [3:0]\arg_inferred__0/i__carry__2 ;
  input [3:0]\arg_inferred__0/i__carry__2_0 ;

  wire [0:0]CO;
  wire [15:0]D;
  wire [0:0]DI;
  wire [0:0]\Data_in_ppF_reg[1][15] ;
  wire [15:0]\FIFOMux_FIFO[0]_10 ;
  wire [15:0]\FIFOMux_FIFO[1]_11 ;
  wire \FIFO_reg[5][0][0]_srl6_U0_SDF_stage_wrap_c_4_n_0 ;
  wire \FIFO_reg[5][0][10]_srl6_U0_SDF_stage_wrap_c_4_n_0 ;
  wire \FIFO_reg[5][0][11]_srl6_U0_SDF_stage_wrap_c_4_n_0 ;
  wire \FIFO_reg[5][0][12]_srl6_U0_SDF_stage_wrap_c_4_n_0 ;
  wire \FIFO_reg[5][0][13]_srl6_U0_SDF_stage_wrap_c_4_n_0 ;
  wire \FIFO_reg[5][0][14]_srl6_U0_SDF_stage_wrap_c_4_n_0 ;
  wire \FIFO_reg[5][0][15]_srl6_U0_SDF_stage_wrap_c_4_n_0 ;
  wire \FIFO_reg[5][0][1]_srl6_U0_SDF_stage_wrap_c_4_n_0 ;
  wire \FIFO_reg[5][0][2]_srl6_U0_SDF_stage_wrap_c_4_n_0 ;
  wire \FIFO_reg[5][0][3]_srl6_U0_SDF_stage_wrap_c_4_n_0 ;
  wire \FIFO_reg[5][0][4]_srl6_U0_SDF_stage_wrap_c_4_n_0 ;
  wire \FIFO_reg[5][0][5]_srl6_U0_SDF_stage_wrap_c_4_n_0 ;
  wire \FIFO_reg[5][0][6]_srl6_U0_SDF_stage_wrap_c_4_n_0 ;
  wire \FIFO_reg[5][0][7]_srl6_U0_SDF_stage_wrap_c_4_n_0 ;
  wire \FIFO_reg[5][0][8]_srl6_U0_SDF_stage_wrap_c_4_n_0 ;
  wire \FIFO_reg[5][0][9]_srl6_U0_SDF_stage_wrap_c_4_n_0 ;
  wire \FIFO_reg[5][1][0]_srl6_U0_SDF_stage_wrap_c_4_n_0 ;
  wire \FIFO_reg[5][1][10]_srl6_U0_SDF_stage_wrap_c_4_n_0 ;
  wire \FIFO_reg[5][1][11]_srl6_U0_SDF_stage_wrap_c_4_n_0 ;
  wire \FIFO_reg[5][1][12]_srl6_U0_SDF_stage_wrap_c_4_n_0 ;
  wire \FIFO_reg[5][1][13]_srl6_U0_SDF_stage_wrap_c_4_n_0 ;
  wire \FIFO_reg[5][1][14]_srl6_U0_SDF_stage_wrap_c_4_n_0 ;
  wire \FIFO_reg[5][1][15]_srl6_U0_SDF_stage_wrap_c_4_n_0 ;
  wire \FIFO_reg[5][1][1]_srl6_U0_SDF_stage_wrap_c_4_n_0 ;
  wire \FIFO_reg[5][1][2]_srl6_U0_SDF_stage_wrap_c_4_n_0 ;
  wire \FIFO_reg[5][1][3]_srl6_U0_SDF_stage_wrap_c_4_n_0 ;
  wire \FIFO_reg[5][1][4]_srl6_U0_SDF_stage_wrap_c_4_n_0 ;
  wire \FIFO_reg[5][1][5]_srl6_U0_SDF_stage_wrap_c_4_n_0 ;
  wire \FIFO_reg[5][1][6]_srl6_U0_SDF_stage_wrap_c_4_n_0 ;
  wire \FIFO_reg[5][1][7]_srl6_U0_SDF_stage_wrap_c_4_n_0 ;
  wire \FIFO_reg[5][1][8]_srl6_U0_SDF_stage_wrap_c_4_n_0 ;
  wire \FIFO_reg[5][1][9]_srl6_U0_SDF_stage_wrap_c_4_n_0 ;
  wire \FIFO_reg[6][0][0]_U0_SDF_stage_wrap_c_5_0 ;
  wire \FIFO_reg[6][0][10]_U0_SDF_stage_wrap_c_5_0 ;
  wire \FIFO_reg[6][0][11]_U0_SDF_stage_wrap_c_5_0 ;
  wire \FIFO_reg[6][0][12]_U0_SDF_stage_wrap_c_5_0 ;
  wire \FIFO_reg[6][0][13]_U0_SDF_stage_wrap_c_5_0 ;
  wire \FIFO_reg[6][0][14]_U0_SDF_stage_wrap_c_5_0 ;
  wire \FIFO_reg[6][0][15]_U0_SDF_stage_wrap_c_5_0 ;
  wire \FIFO_reg[6][0][1]_U0_SDF_stage_wrap_c_5_0 ;
  wire \FIFO_reg[6][0][2]_U0_SDF_stage_wrap_c_5_0 ;
  wire \FIFO_reg[6][0][3]_U0_SDF_stage_wrap_c_5_0 ;
  wire \FIFO_reg[6][0][4]_U0_SDF_stage_wrap_c_5_0 ;
  wire \FIFO_reg[6][0][5]_U0_SDF_stage_wrap_c_5_0 ;
  wire \FIFO_reg[6][0][6]_U0_SDF_stage_wrap_c_5_0 ;
  wire \FIFO_reg[6][0][7]_U0_SDF_stage_wrap_c_5_0 ;
  wire \FIFO_reg[6][0][8]_U0_SDF_stage_wrap_c_5_0 ;
  wire \FIFO_reg[6][0][9]_U0_SDF_stage_wrap_c_5_0 ;
  wire \FIFO_reg[6][1][0]_U0_SDF_stage_wrap_c_5_0 ;
  wire \FIFO_reg[6][1][10]_U0_SDF_stage_wrap_c_5_0 ;
  wire \FIFO_reg[6][1][11]_U0_SDF_stage_wrap_c_5_0 ;
  wire \FIFO_reg[6][1][12]_U0_SDF_stage_wrap_c_5_0 ;
  wire \FIFO_reg[6][1][13]_U0_SDF_stage_wrap_c_5_0 ;
  wire \FIFO_reg[6][1][14]_U0_SDF_stage_wrap_c_5_0 ;
  wire \FIFO_reg[6][1][15]_U0_SDF_stage_wrap_c_5_0 ;
  wire \FIFO_reg[6][1][1]_U0_SDF_stage_wrap_c_5_0 ;
  wire \FIFO_reg[6][1][2]_U0_SDF_stage_wrap_c_5_0 ;
  wire \FIFO_reg[6][1][3]_U0_SDF_stage_wrap_c_5_0 ;
  wire \FIFO_reg[6][1][4]_U0_SDF_stage_wrap_c_5_0 ;
  wire \FIFO_reg[6][1][5]_U0_SDF_stage_wrap_c_5_0 ;
  wire \FIFO_reg[6][1][6]_U0_SDF_stage_wrap_c_5_0 ;
  wire \FIFO_reg[6][1][7]_U0_SDF_stage_wrap_c_5_0 ;
  wire \FIFO_reg[6][1][8]_U0_SDF_stage_wrap_c_5_0 ;
  wire \FIFO_reg[6][1][9]_U0_SDF_stage_wrap_c_5_0 ;
  wire \FIFO_reg[7][0][0]_0 ;
  wire \FIFO_reg[7][0][10]_0 ;
  wire \FIFO_reg[7][0][11]_0 ;
  wire \FIFO_reg[7][0][12]_0 ;
  wire \FIFO_reg[7][0][13]_0 ;
  wire \FIFO_reg[7][0][14]_0 ;
  wire \FIFO_reg[7][0][15]_0 ;
  wire \FIFO_reg[7][0][1]_0 ;
  wire \FIFO_reg[7][0][2]_0 ;
  wire \FIFO_reg[7][0][3]_0 ;
  wire \FIFO_reg[7][0][4]_0 ;
  wire \FIFO_reg[7][0][5]_0 ;
  wire \FIFO_reg[7][0][6]_0 ;
  wire \FIFO_reg[7][0][7]_0 ;
  wire \FIFO_reg[7][0][8]_0 ;
  wire \FIFO_reg[7][0][9]_0 ;
  wire \FIFO_reg[7][1][0]_0 ;
  wire \FIFO_reg[7][1][10]_0 ;
  wire \FIFO_reg[7][1][11]_0 ;
  wire \FIFO_reg[7][1][12]_0 ;
  wire \FIFO_reg[7][1][13]_0 ;
  wire \FIFO_reg[7][1][14]_0 ;
  wire [15:0]\FIFO_reg[7][1][15]_0 ;
  wire [3:0]\FIFO_reg[7][1][15]_1 ;
  wire \FIFO_reg[7][1][15]_2 ;
  wire \FIFO_reg[7][1][1]_0 ;
  wire \FIFO_reg[7][1][2]_0 ;
  wire \FIFO_reg[7][1][3]_0 ;
  wire \FIFO_reg[7][1][4]_0 ;
  wire \FIFO_reg[7][1][5]_0 ;
  wire \FIFO_reg[7][1][6]_0 ;
  wire \FIFO_reg[7][1][7]_0 ;
  wire \FIFO_reg[7][1][8]_0 ;
  wire \FIFO_reg[7][1][9]_0 ;
  wire [3:0]Q;
  wire [3:0]S;
  wire [3:0]arg_carry__2;
  wire [3:0]\arg_inferred__0/i__carry__2 ;
  wire [3:0]\arg_inferred__0/i__carry__2_0 ;
  wire clk;
  wire [0:0]\ltOp_inferred__2/i__carry ;
  wire reset;
  wire [0:0]reset_0;
  wire [0:0]reset_1;
  wire [0:0]reset_2;
  wire [0:0]reset_3;

  (* srl_bus_name = "\U0/SDF_stage_wrap[1].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[5][0] " *) 
  (* srl_name = "\U0/SDF_stage_wrap[1].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[5][0][0]_srl6_U0_SDF_stage_wrap_c_4 " *) 
  SRL16E \FIFO_reg[5][0][0]_srl6_U0_SDF_stage_wrap_c_4 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(\FIFOMux_FIFO[0]_10 [0]),
        .Q(\FIFO_reg[5][0][0]_srl6_U0_SDF_stage_wrap_c_4_n_0 ));
  (* srl_bus_name = "\U0/SDF_stage_wrap[1].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[5][0] " *) 
  (* srl_name = "\U0/SDF_stage_wrap[1].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[5][0][10]_srl6_U0_SDF_stage_wrap_c_4 " *) 
  SRL16E \FIFO_reg[5][0][10]_srl6_U0_SDF_stage_wrap_c_4 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(\FIFOMux_FIFO[0]_10 [10]),
        .Q(\FIFO_reg[5][0][10]_srl6_U0_SDF_stage_wrap_c_4_n_0 ));
  (* srl_bus_name = "\U0/SDF_stage_wrap[1].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[5][0] " *) 
  (* srl_name = "\U0/SDF_stage_wrap[1].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[5][0][11]_srl6_U0_SDF_stage_wrap_c_4 " *) 
  SRL16E \FIFO_reg[5][0][11]_srl6_U0_SDF_stage_wrap_c_4 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(\FIFOMux_FIFO[0]_10 [11]),
        .Q(\FIFO_reg[5][0][11]_srl6_U0_SDF_stage_wrap_c_4_n_0 ));
  (* srl_bus_name = "\U0/SDF_stage_wrap[1].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[5][0] " *) 
  (* srl_name = "\U0/SDF_stage_wrap[1].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[5][0][12]_srl6_U0_SDF_stage_wrap_c_4 " *) 
  SRL16E \FIFO_reg[5][0][12]_srl6_U0_SDF_stage_wrap_c_4 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(\FIFOMux_FIFO[0]_10 [12]),
        .Q(\FIFO_reg[5][0][12]_srl6_U0_SDF_stage_wrap_c_4_n_0 ));
  (* srl_bus_name = "\U0/SDF_stage_wrap[1].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[5][0] " *) 
  (* srl_name = "\U0/SDF_stage_wrap[1].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[5][0][13]_srl6_U0_SDF_stage_wrap_c_4 " *) 
  SRL16E \FIFO_reg[5][0][13]_srl6_U0_SDF_stage_wrap_c_4 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(\FIFOMux_FIFO[0]_10 [13]),
        .Q(\FIFO_reg[5][0][13]_srl6_U0_SDF_stage_wrap_c_4_n_0 ));
  (* srl_bus_name = "\U0/SDF_stage_wrap[1].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[5][0] " *) 
  (* srl_name = "\U0/SDF_stage_wrap[1].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[5][0][14]_srl6_U0_SDF_stage_wrap_c_4 " *) 
  SRL16E \FIFO_reg[5][0][14]_srl6_U0_SDF_stage_wrap_c_4 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(\FIFOMux_FIFO[0]_10 [14]),
        .Q(\FIFO_reg[5][0][14]_srl6_U0_SDF_stage_wrap_c_4_n_0 ));
  (* srl_bus_name = "\U0/SDF_stage_wrap[1].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[5][0] " *) 
  (* srl_name = "\U0/SDF_stage_wrap[1].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[5][0][15]_srl6_U0_SDF_stage_wrap_c_4 " *) 
  SRL16E \FIFO_reg[5][0][15]_srl6_U0_SDF_stage_wrap_c_4 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(\FIFOMux_FIFO[0]_10 [15]),
        .Q(\FIFO_reg[5][0][15]_srl6_U0_SDF_stage_wrap_c_4_n_0 ));
  (* srl_bus_name = "\U0/SDF_stage_wrap[1].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[5][0] " *) 
  (* srl_name = "\U0/SDF_stage_wrap[1].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[5][0][1]_srl6_U0_SDF_stage_wrap_c_4 " *) 
  SRL16E \FIFO_reg[5][0][1]_srl6_U0_SDF_stage_wrap_c_4 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(\FIFOMux_FIFO[0]_10 [1]),
        .Q(\FIFO_reg[5][0][1]_srl6_U0_SDF_stage_wrap_c_4_n_0 ));
  (* srl_bus_name = "\U0/SDF_stage_wrap[1].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[5][0] " *) 
  (* srl_name = "\U0/SDF_stage_wrap[1].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[5][0][2]_srl6_U0_SDF_stage_wrap_c_4 " *) 
  SRL16E \FIFO_reg[5][0][2]_srl6_U0_SDF_stage_wrap_c_4 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(\FIFOMux_FIFO[0]_10 [2]),
        .Q(\FIFO_reg[5][0][2]_srl6_U0_SDF_stage_wrap_c_4_n_0 ));
  (* srl_bus_name = "\U0/SDF_stage_wrap[1].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[5][0] " *) 
  (* srl_name = "\U0/SDF_stage_wrap[1].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[5][0][3]_srl6_U0_SDF_stage_wrap_c_4 " *) 
  SRL16E \FIFO_reg[5][0][3]_srl6_U0_SDF_stage_wrap_c_4 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(\FIFOMux_FIFO[0]_10 [3]),
        .Q(\FIFO_reg[5][0][3]_srl6_U0_SDF_stage_wrap_c_4_n_0 ));
  (* srl_bus_name = "\U0/SDF_stage_wrap[1].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[5][0] " *) 
  (* srl_name = "\U0/SDF_stage_wrap[1].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[5][0][4]_srl6_U0_SDF_stage_wrap_c_4 " *) 
  SRL16E \FIFO_reg[5][0][4]_srl6_U0_SDF_stage_wrap_c_4 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(\FIFOMux_FIFO[0]_10 [4]),
        .Q(\FIFO_reg[5][0][4]_srl6_U0_SDF_stage_wrap_c_4_n_0 ));
  (* srl_bus_name = "\U0/SDF_stage_wrap[1].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[5][0] " *) 
  (* srl_name = "\U0/SDF_stage_wrap[1].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[5][0][5]_srl6_U0_SDF_stage_wrap_c_4 " *) 
  SRL16E \FIFO_reg[5][0][5]_srl6_U0_SDF_stage_wrap_c_4 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(\FIFOMux_FIFO[0]_10 [5]),
        .Q(\FIFO_reg[5][0][5]_srl6_U0_SDF_stage_wrap_c_4_n_0 ));
  (* srl_bus_name = "\U0/SDF_stage_wrap[1].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[5][0] " *) 
  (* srl_name = "\U0/SDF_stage_wrap[1].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[5][0][6]_srl6_U0_SDF_stage_wrap_c_4 " *) 
  SRL16E \FIFO_reg[5][0][6]_srl6_U0_SDF_stage_wrap_c_4 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(\FIFOMux_FIFO[0]_10 [6]),
        .Q(\FIFO_reg[5][0][6]_srl6_U0_SDF_stage_wrap_c_4_n_0 ));
  (* srl_bus_name = "\U0/SDF_stage_wrap[1].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[5][0] " *) 
  (* srl_name = "\U0/SDF_stage_wrap[1].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[5][0][7]_srl6_U0_SDF_stage_wrap_c_4 " *) 
  SRL16E \FIFO_reg[5][0][7]_srl6_U0_SDF_stage_wrap_c_4 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(\FIFOMux_FIFO[0]_10 [7]),
        .Q(\FIFO_reg[5][0][7]_srl6_U0_SDF_stage_wrap_c_4_n_0 ));
  (* srl_bus_name = "\U0/SDF_stage_wrap[1].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[5][0] " *) 
  (* srl_name = "\U0/SDF_stage_wrap[1].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[5][0][8]_srl6_U0_SDF_stage_wrap_c_4 " *) 
  SRL16E \FIFO_reg[5][0][8]_srl6_U0_SDF_stage_wrap_c_4 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(\FIFOMux_FIFO[0]_10 [8]),
        .Q(\FIFO_reg[5][0][8]_srl6_U0_SDF_stage_wrap_c_4_n_0 ));
  (* srl_bus_name = "\U0/SDF_stage_wrap[1].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[5][0] " *) 
  (* srl_name = "\U0/SDF_stage_wrap[1].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[5][0][9]_srl6_U0_SDF_stage_wrap_c_4 " *) 
  SRL16E \FIFO_reg[5][0][9]_srl6_U0_SDF_stage_wrap_c_4 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(\FIFOMux_FIFO[0]_10 [9]),
        .Q(\FIFO_reg[5][0][9]_srl6_U0_SDF_stage_wrap_c_4_n_0 ));
  (* srl_bus_name = "\U0/SDF_stage_wrap[1].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[5][1] " *) 
  (* srl_name = "\U0/SDF_stage_wrap[1].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[5][1][0]_srl6_U0_SDF_stage_wrap_c_4 " *) 
  SRL16E \FIFO_reg[5][1][0]_srl6_U0_SDF_stage_wrap_c_4 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(\FIFOMux_FIFO[1]_11 [0]),
        .Q(\FIFO_reg[5][1][0]_srl6_U0_SDF_stage_wrap_c_4_n_0 ));
  (* srl_bus_name = "\U0/SDF_stage_wrap[1].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[5][1] " *) 
  (* srl_name = "\U0/SDF_stage_wrap[1].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[5][1][10]_srl6_U0_SDF_stage_wrap_c_4 " *) 
  SRL16E \FIFO_reg[5][1][10]_srl6_U0_SDF_stage_wrap_c_4 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(\FIFOMux_FIFO[1]_11 [10]),
        .Q(\FIFO_reg[5][1][10]_srl6_U0_SDF_stage_wrap_c_4_n_0 ));
  (* srl_bus_name = "\U0/SDF_stage_wrap[1].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[5][1] " *) 
  (* srl_name = "\U0/SDF_stage_wrap[1].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[5][1][11]_srl6_U0_SDF_stage_wrap_c_4 " *) 
  SRL16E \FIFO_reg[5][1][11]_srl6_U0_SDF_stage_wrap_c_4 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(\FIFOMux_FIFO[1]_11 [11]),
        .Q(\FIFO_reg[5][1][11]_srl6_U0_SDF_stage_wrap_c_4_n_0 ));
  (* srl_bus_name = "\U0/SDF_stage_wrap[1].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[5][1] " *) 
  (* srl_name = "\U0/SDF_stage_wrap[1].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[5][1][12]_srl6_U0_SDF_stage_wrap_c_4 " *) 
  SRL16E \FIFO_reg[5][1][12]_srl6_U0_SDF_stage_wrap_c_4 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(\FIFOMux_FIFO[1]_11 [12]),
        .Q(\FIFO_reg[5][1][12]_srl6_U0_SDF_stage_wrap_c_4_n_0 ));
  (* srl_bus_name = "\U0/SDF_stage_wrap[1].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[5][1] " *) 
  (* srl_name = "\U0/SDF_stage_wrap[1].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[5][1][13]_srl6_U0_SDF_stage_wrap_c_4 " *) 
  SRL16E \FIFO_reg[5][1][13]_srl6_U0_SDF_stage_wrap_c_4 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(\FIFOMux_FIFO[1]_11 [13]),
        .Q(\FIFO_reg[5][1][13]_srl6_U0_SDF_stage_wrap_c_4_n_0 ));
  (* srl_bus_name = "\U0/SDF_stage_wrap[1].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[5][1] " *) 
  (* srl_name = "\U0/SDF_stage_wrap[1].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[5][1][14]_srl6_U0_SDF_stage_wrap_c_4 " *) 
  SRL16E \FIFO_reg[5][1][14]_srl6_U0_SDF_stage_wrap_c_4 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(\FIFOMux_FIFO[1]_11 [14]),
        .Q(\FIFO_reg[5][1][14]_srl6_U0_SDF_stage_wrap_c_4_n_0 ));
  (* srl_bus_name = "\U0/SDF_stage_wrap[1].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[5][1] " *) 
  (* srl_name = "\U0/SDF_stage_wrap[1].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[5][1][15]_srl6_U0_SDF_stage_wrap_c_4 " *) 
  SRL16E \FIFO_reg[5][1][15]_srl6_U0_SDF_stage_wrap_c_4 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(\FIFOMux_FIFO[1]_11 [15]),
        .Q(\FIFO_reg[5][1][15]_srl6_U0_SDF_stage_wrap_c_4_n_0 ));
  (* srl_bus_name = "\U0/SDF_stage_wrap[1].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[5][1] " *) 
  (* srl_name = "\U0/SDF_stage_wrap[1].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[5][1][1]_srl6_U0_SDF_stage_wrap_c_4 " *) 
  SRL16E \FIFO_reg[5][1][1]_srl6_U0_SDF_stage_wrap_c_4 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(\FIFOMux_FIFO[1]_11 [1]),
        .Q(\FIFO_reg[5][1][1]_srl6_U0_SDF_stage_wrap_c_4_n_0 ));
  (* srl_bus_name = "\U0/SDF_stage_wrap[1].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[5][1] " *) 
  (* srl_name = "\U0/SDF_stage_wrap[1].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[5][1][2]_srl6_U0_SDF_stage_wrap_c_4 " *) 
  SRL16E \FIFO_reg[5][1][2]_srl6_U0_SDF_stage_wrap_c_4 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(\FIFOMux_FIFO[1]_11 [2]),
        .Q(\FIFO_reg[5][1][2]_srl6_U0_SDF_stage_wrap_c_4_n_0 ));
  (* srl_bus_name = "\U0/SDF_stage_wrap[1].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[5][1] " *) 
  (* srl_name = "\U0/SDF_stage_wrap[1].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[5][1][3]_srl6_U0_SDF_stage_wrap_c_4 " *) 
  SRL16E \FIFO_reg[5][1][3]_srl6_U0_SDF_stage_wrap_c_4 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(\FIFOMux_FIFO[1]_11 [3]),
        .Q(\FIFO_reg[5][1][3]_srl6_U0_SDF_stage_wrap_c_4_n_0 ));
  (* srl_bus_name = "\U0/SDF_stage_wrap[1].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[5][1] " *) 
  (* srl_name = "\U0/SDF_stage_wrap[1].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[5][1][4]_srl6_U0_SDF_stage_wrap_c_4 " *) 
  SRL16E \FIFO_reg[5][1][4]_srl6_U0_SDF_stage_wrap_c_4 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(\FIFOMux_FIFO[1]_11 [4]),
        .Q(\FIFO_reg[5][1][4]_srl6_U0_SDF_stage_wrap_c_4_n_0 ));
  (* srl_bus_name = "\U0/SDF_stage_wrap[1].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[5][1] " *) 
  (* srl_name = "\U0/SDF_stage_wrap[1].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[5][1][5]_srl6_U0_SDF_stage_wrap_c_4 " *) 
  SRL16E \FIFO_reg[5][1][5]_srl6_U0_SDF_stage_wrap_c_4 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(\FIFOMux_FIFO[1]_11 [5]),
        .Q(\FIFO_reg[5][1][5]_srl6_U0_SDF_stage_wrap_c_4_n_0 ));
  (* srl_bus_name = "\U0/SDF_stage_wrap[1].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[5][1] " *) 
  (* srl_name = "\U0/SDF_stage_wrap[1].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[5][1][6]_srl6_U0_SDF_stage_wrap_c_4 " *) 
  SRL16E \FIFO_reg[5][1][6]_srl6_U0_SDF_stage_wrap_c_4 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(\FIFOMux_FIFO[1]_11 [6]),
        .Q(\FIFO_reg[5][1][6]_srl6_U0_SDF_stage_wrap_c_4_n_0 ));
  (* srl_bus_name = "\U0/SDF_stage_wrap[1].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[5][1] " *) 
  (* srl_name = "\U0/SDF_stage_wrap[1].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[5][1][7]_srl6_U0_SDF_stage_wrap_c_4 " *) 
  SRL16E \FIFO_reg[5][1][7]_srl6_U0_SDF_stage_wrap_c_4 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(\FIFOMux_FIFO[1]_11 [7]),
        .Q(\FIFO_reg[5][1][7]_srl6_U0_SDF_stage_wrap_c_4_n_0 ));
  (* srl_bus_name = "\U0/SDF_stage_wrap[1].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[5][1] " *) 
  (* srl_name = "\U0/SDF_stage_wrap[1].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[5][1][8]_srl6_U0_SDF_stage_wrap_c_4 " *) 
  SRL16E \FIFO_reg[5][1][8]_srl6_U0_SDF_stage_wrap_c_4 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(\FIFOMux_FIFO[1]_11 [8]),
        .Q(\FIFO_reg[5][1][8]_srl6_U0_SDF_stage_wrap_c_4_n_0 ));
  (* srl_bus_name = "\U0/SDF_stage_wrap[1].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[5][1] " *) 
  (* srl_name = "\U0/SDF_stage_wrap[1].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[5][1][9]_srl6_U0_SDF_stage_wrap_c_4 " *) 
  SRL16E \FIFO_reg[5][1][9]_srl6_U0_SDF_stage_wrap_c_4 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(\FIFOMux_FIFO[1]_11 [9]),
        .Q(\FIFO_reg[5][1][9]_srl6_U0_SDF_stage_wrap_c_4_n_0 ));
  FDRE \FIFO_reg[6][0][0]_U0_SDF_stage_wrap_c_5 
       (.C(clk),
        .CE(1'b1),
        .D(\FIFO_reg[5][0][0]_srl6_U0_SDF_stage_wrap_c_4_n_0 ),
        .Q(\FIFO_reg[6][0][0]_U0_SDF_stage_wrap_c_5_0 ),
        .R(1'b0));
  FDRE \FIFO_reg[6][0][10]_U0_SDF_stage_wrap_c_5 
       (.C(clk),
        .CE(1'b1),
        .D(\FIFO_reg[5][0][10]_srl6_U0_SDF_stage_wrap_c_4_n_0 ),
        .Q(\FIFO_reg[6][0][10]_U0_SDF_stage_wrap_c_5_0 ),
        .R(1'b0));
  FDRE \FIFO_reg[6][0][11]_U0_SDF_stage_wrap_c_5 
       (.C(clk),
        .CE(1'b1),
        .D(\FIFO_reg[5][0][11]_srl6_U0_SDF_stage_wrap_c_4_n_0 ),
        .Q(\FIFO_reg[6][0][11]_U0_SDF_stage_wrap_c_5_0 ),
        .R(1'b0));
  FDRE \FIFO_reg[6][0][12]_U0_SDF_stage_wrap_c_5 
       (.C(clk),
        .CE(1'b1),
        .D(\FIFO_reg[5][0][12]_srl6_U0_SDF_stage_wrap_c_4_n_0 ),
        .Q(\FIFO_reg[6][0][12]_U0_SDF_stage_wrap_c_5_0 ),
        .R(1'b0));
  FDRE \FIFO_reg[6][0][13]_U0_SDF_stage_wrap_c_5 
       (.C(clk),
        .CE(1'b1),
        .D(\FIFO_reg[5][0][13]_srl6_U0_SDF_stage_wrap_c_4_n_0 ),
        .Q(\FIFO_reg[6][0][13]_U0_SDF_stage_wrap_c_5_0 ),
        .R(1'b0));
  FDRE \FIFO_reg[6][0][14]_U0_SDF_stage_wrap_c_5 
       (.C(clk),
        .CE(1'b1),
        .D(\FIFO_reg[5][0][14]_srl6_U0_SDF_stage_wrap_c_4_n_0 ),
        .Q(\FIFO_reg[6][0][14]_U0_SDF_stage_wrap_c_5_0 ),
        .R(1'b0));
  FDRE \FIFO_reg[6][0][15]_U0_SDF_stage_wrap_c_5 
       (.C(clk),
        .CE(1'b1),
        .D(\FIFO_reg[5][0][15]_srl6_U0_SDF_stage_wrap_c_4_n_0 ),
        .Q(\FIFO_reg[6][0][15]_U0_SDF_stage_wrap_c_5_0 ),
        .R(1'b0));
  FDRE \FIFO_reg[6][0][1]_U0_SDF_stage_wrap_c_5 
       (.C(clk),
        .CE(1'b1),
        .D(\FIFO_reg[5][0][1]_srl6_U0_SDF_stage_wrap_c_4_n_0 ),
        .Q(\FIFO_reg[6][0][1]_U0_SDF_stage_wrap_c_5_0 ),
        .R(1'b0));
  FDRE \FIFO_reg[6][0][2]_U0_SDF_stage_wrap_c_5 
       (.C(clk),
        .CE(1'b1),
        .D(\FIFO_reg[5][0][2]_srl6_U0_SDF_stage_wrap_c_4_n_0 ),
        .Q(\FIFO_reg[6][0][2]_U0_SDF_stage_wrap_c_5_0 ),
        .R(1'b0));
  FDRE \FIFO_reg[6][0][3]_U0_SDF_stage_wrap_c_5 
       (.C(clk),
        .CE(1'b1),
        .D(\FIFO_reg[5][0][3]_srl6_U0_SDF_stage_wrap_c_4_n_0 ),
        .Q(\FIFO_reg[6][0][3]_U0_SDF_stage_wrap_c_5_0 ),
        .R(1'b0));
  FDRE \FIFO_reg[6][0][4]_U0_SDF_stage_wrap_c_5 
       (.C(clk),
        .CE(1'b1),
        .D(\FIFO_reg[5][0][4]_srl6_U0_SDF_stage_wrap_c_4_n_0 ),
        .Q(\FIFO_reg[6][0][4]_U0_SDF_stage_wrap_c_5_0 ),
        .R(1'b0));
  FDRE \FIFO_reg[6][0][5]_U0_SDF_stage_wrap_c_5 
       (.C(clk),
        .CE(1'b1),
        .D(\FIFO_reg[5][0][5]_srl6_U0_SDF_stage_wrap_c_4_n_0 ),
        .Q(\FIFO_reg[6][0][5]_U0_SDF_stage_wrap_c_5_0 ),
        .R(1'b0));
  FDRE \FIFO_reg[6][0][6]_U0_SDF_stage_wrap_c_5 
       (.C(clk),
        .CE(1'b1),
        .D(\FIFO_reg[5][0][6]_srl6_U0_SDF_stage_wrap_c_4_n_0 ),
        .Q(\FIFO_reg[6][0][6]_U0_SDF_stage_wrap_c_5_0 ),
        .R(1'b0));
  FDRE \FIFO_reg[6][0][7]_U0_SDF_stage_wrap_c_5 
       (.C(clk),
        .CE(1'b1),
        .D(\FIFO_reg[5][0][7]_srl6_U0_SDF_stage_wrap_c_4_n_0 ),
        .Q(\FIFO_reg[6][0][7]_U0_SDF_stage_wrap_c_5_0 ),
        .R(1'b0));
  FDRE \FIFO_reg[6][0][8]_U0_SDF_stage_wrap_c_5 
       (.C(clk),
        .CE(1'b1),
        .D(\FIFO_reg[5][0][8]_srl6_U0_SDF_stage_wrap_c_4_n_0 ),
        .Q(\FIFO_reg[6][0][8]_U0_SDF_stage_wrap_c_5_0 ),
        .R(1'b0));
  FDRE \FIFO_reg[6][0][9]_U0_SDF_stage_wrap_c_5 
       (.C(clk),
        .CE(1'b1),
        .D(\FIFO_reg[5][0][9]_srl6_U0_SDF_stage_wrap_c_4_n_0 ),
        .Q(\FIFO_reg[6][0][9]_U0_SDF_stage_wrap_c_5_0 ),
        .R(1'b0));
  FDRE \FIFO_reg[6][1][0]_U0_SDF_stage_wrap_c_5 
       (.C(clk),
        .CE(1'b1),
        .D(\FIFO_reg[5][1][0]_srl6_U0_SDF_stage_wrap_c_4_n_0 ),
        .Q(\FIFO_reg[6][1][0]_U0_SDF_stage_wrap_c_5_0 ),
        .R(1'b0));
  FDRE \FIFO_reg[6][1][10]_U0_SDF_stage_wrap_c_5 
       (.C(clk),
        .CE(1'b1),
        .D(\FIFO_reg[5][1][10]_srl6_U0_SDF_stage_wrap_c_4_n_0 ),
        .Q(\FIFO_reg[6][1][10]_U0_SDF_stage_wrap_c_5_0 ),
        .R(1'b0));
  FDRE \FIFO_reg[6][1][11]_U0_SDF_stage_wrap_c_5 
       (.C(clk),
        .CE(1'b1),
        .D(\FIFO_reg[5][1][11]_srl6_U0_SDF_stage_wrap_c_4_n_0 ),
        .Q(\FIFO_reg[6][1][11]_U0_SDF_stage_wrap_c_5_0 ),
        .R(1'b0));
  FDRE \FIFO_reg[6][1][12]_U0_SDF_stage_wrap_c_5 
       (.C(clk),
        .CE(1'b1),
        .D(\FIFO_reg[5][1][12]_srl6_U0_SDF_stage_wrap_c_4_n_0 ),
        .Q(\FIFO_reg[6][1][12]_U0_SDF_stage_wrap_c_5_0 ),
        .R(1'b0));
  FDRE \FIFO_reg[6][1][13]_U0_SDF_stage_wrap_c_5 
       (.C(clk),
        .CE(1'b1),
        .D(\FIFO_reg[5][1][13]_srl6_U0_SDF_stage_wrap_c_4_n_0 ),
        .Q(\FIFO_reg[6][1][13]_U0_SDF_stage_wrap_c_5_0 ),
        .R(1'b0));
  FDRE \FIFO_reg[6][1][14]_U0_SDF_stage_wrap_c_5 
       (.C(clk),
        .CE(1'b1),
        .D(\FIFO_reg[5][1][14]_srl6_U0_SDF_stage_wrap_c_4_n_0 ),
        .Q(\FIFO_reg[6][1][14]_U0_SDF_stage_wrap_c_5_0 ),
        .R(1'b0));
  FDRE \FIFO_reg[6][1][15]_U0_SDF_stage_wrap_c_5 
       (.C(clk),
        .CE(1'b1),
        .D(\FIFO_reg[5][1][15]_srl6_U0_SDF_stage_wrap_c_4_n_0 ),
        .Q(\FIFO_reg[6][1][15]_U0_SDF_stage_wrap_c_5_0 ),
        .R(1'b0));
  FDRE \FIFO_reg[6][1][1]_U0_SDF_stage_wrap_c_5 
       (.C(clk),
        .CE(1'b1),
        .D(\FIFO_reg[5][1][1]_srl6_U0_SDF_stage_wrap_c_4_n_0 ),
        .Q(\FIFO_reg[6][1][1]_U0_SDF_stage_wrap_c_5_0 ),
        .R(1'b0));
  FDRE \FIFO_reg[6][1][2]_U0_SDF_stage_wrap_c_5 
       (.C(clk),
        .CE(1'b1),
        .D(\FIFO_reg[5][1][2]_srl6_U0_SDF_stage_wrap_c_4_n_0 ),
        .Q(\FIFO_reg[6][1][2]_U0_SDF_stage_wrap_c_5_0 ),
        .R(1'b0));
  FDRE \FIFO_reg[6][1][3]_U0_SDF_stage_wrap_c_5 
       (.C(clk),
        .CE(1'b1),
        .D(\FIFO_reg[5][1][3]_srl6_U0_SDF_stage_wrap_c_4_n_0 ),
        .Q(\FIFO_reg[6][1][3]_U0_SDF_stage_wrap_c_5_0 ),
        .R(1'b0));
  FDRE \FIFO_reg[6][1][4]_U0_SDF_stage_wrap_c_5 
       (.C(clk),
        .CE(1'b1),
        .D(\FIFO_reg[5][1][4]_srl6_U0_SDF_stage_wrap_c_4_n_0 ),
        .Q(\FIFO_reg[6][1][4]_U0_SDF_stage_wrap_c_5_0 ),
        .R(1'b0));
  FDRE \FIFO_reg[6][1][5]_U0_SDF_stage_wrap_c_5 
       (.C(clk),
        .CE(1'b1),
        .D(\FIFO_reg[5][1][5]_srl6_U0_SDF_stage_wrap_c_4_n_0 ),
        .Q(\FIFO_reg[6][1][5]_U0_SDF_stage_wrap_c_5_0 ),
        .R(1'b0));
  FDRE \FIFO_reg[6][1][6]_U0_SDF_stage_wrap_c_5 
       (.C(clk),
        .CE(1'b1),
        .D(\FIFO_reg[5][1][6]_srl6_U0_SDF_stage_wrap_c_4_n_0 ),
        .Q(\FIFO_reg[6][1][6]_U0_SDF_stage_wrap_c_5_0 ),
        .R(1'b0));
  FDRE \FIFO_reg[6][1][7]_U0_SDF_stage_wrap_c_5 
       (.C(clk),
        .CE(1'b1),
        .D(\FIFO_reg[5][1][7]_srl6_U0_SDF_stage_wrap_c_4_n_0 ),
        .Q(\FIFO_reg[6][1][7]_U0_SDF_stage_wrap_c_5_0 ),
        .R(1'b0));
  FDRE \FIFO_reg[6][1][8]_U0_SDF_stage_wrap_c_5 
       (.C(clk),
        .CE(1'b1),
        .D(\FIFO_reg[5][1][8]_srl6_U0_SDF_stage_wrap_c_4_n_0 ),
        .Q(\FIFO_reg[6][1][8]_U0_SDF_stage_wrap_c_5_0 ),
        .R(1'b0));
  FDRE \FIFO_reg[6][1][9]_U0_SDF_stage_wrap_c_5 
       (.C(clk),
        .CE(1'b1),
        .D(\FIFO_reg[5][1][9]_srl6_U0_SDF_stage_wrap_c_4_n_0 ),
        .Q(\FIFO_reg[6][1][9]_U0_SDF_stage_wrap_c_5_0 ),
        .R(1'b0));
  FDCE \FIFO_reg[7][0][0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\FIFO_reg[7][0][0]_0 ),
        .Q(D[0]));
  FDCE \FIFO_reg[7][0][10] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\FIFO_reg[7][0][10]_0 ),
        .Q(D[10]));
  FDCE \FIFO_reg[7][0][11] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\FIFO_reg[7][0][11]_0 ),
        .Q(D[11]));
  FDCE \FIFO_reg[7][0][12] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\FIFO_reg[7][0][12]_0 ),
        .Q(D[12]));
  FDCE \FIFO_reg[7][0][13] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\FIFO_reg[7][0][13]_0 ),
        .Q(D[13]));
  FDCE \FIFO_reg[7][0][14] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\FIFO_reg[7][0][14]_0 ),
        .Q(D[14]));
  FDCE \FIFO_reg[7][0][15] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\FIFO_reg[7][0][15]_0 ),
        .Q(D[15]));
  FDCE \FIFO_reg[7][0][1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\FIFO_reg[7][0][1]_0 ),
        .Q(D[1]));
  FDCE \FIFO_reg[7][0][2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\FIFO_reg[7][0][2]_0 ),
        .Q(D[2]));
  FDCE \FIFO_reg[7][0][3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\FIFO_reg[7][0][3]_0 ),
        .Q(D[3]));
  FDCE \FIFO_reg[7][0][4] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\FIFO_reg[7][0][4]_0 ),
        .Q(D[4]));
  FDCE \FIFO_reg[7][0][5] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\FIFO_reg[7][0][5]_0 ),
        .Q(D[5]));
  FDCE \FIFO_reg[7][0][6] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\FIFO_reg[7][0][6]_0 ),
        .Q(D[6]));
  FDCE \FIFO_reg[7][0][7] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\FIFO_reg[7][0][7]_0 ),
        .Q(D[7]));
  FDCE \FIFO_reg[7][0][8] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\FIFO_reg[7][0][8]_0 ),
        .Q(D[8]));
  FDCE \FIFO_reg[7][0][9] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\FIFO_reg[7][0][9]_0 ),
        .Q(D[9]));
  FDCE \FIFO_reg[7][1][0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\FIFO_reg[7][1][0]_0 ),
        .Q(\FIFO_reg[7][1][15]_0 [0]));
  FDCE \FIFO_reg[7][1][10] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\FIFO_reg[7][1][10]_0 ),
        .Q(\FIFO_reg[7][1][15]_0 [10]));
  FDCE \FIFO_reg[7][1][11] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\FIFO_reg[7][1][11]_0 ),
        .Q(\FIFO_reg[7][1][15]_0 [11]));
  FDCE \FIFO_reg[7][1][12] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\FIFO_reg[7][1][12]_0 ),
        .Q(\FIFO_reg[7][1][15]_0 [12]));
  FDCE \FIFO_reg[7][1][13] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\FIFO_reg[7][1][13]_0 ),
        .Q(\FIFO_reg[7][1][15]_0 [13]));
  FDCE \FIFO_reg[7][1][14] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\FIFO_reg[7][1][14]_0 ),
        .Q(\FIFO_reg[7][1][15]_0 [14]));
  FDCE \FIFO_reg[7][1][15] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\FIFO_reg[7][1][15]_2 ),
        .Q(\FIFO_reg[7][1][15]_0 [15]));
  FDCE \FIFO_reg[7][1][1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\FIFO_reg[7][1][1]_0 ),
        .Q(\FIFO_reg[7][1][15]_0 [1]));
  FDCE \FIFO_reg[7][1][2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\FIFO_reg[7][1][2]_0 ),
        .Q(\FIFO_reg[7][1][15]_0 [2]));
  FDCE \FIFO_reg[7][1][3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\FIFO_reg[7][1][3]_0 ),
        .Q(\FIFO_reg[7][1][15]_0 [3]));
  FDCE \FIFO_reg[7][1][4] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\FIFO_reg[7][1][4]_0 ),
        .Q(\FIFO_reg[7][1][15]_0 [4]));
  FDCE \FIFO_reg[7][1][5] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\FIFO_reg[7][1][5]_0 ),
        .Q(\FIFO_reg[7][1][15]_0 [5]));
  FDCE \FIFO_reg[7][1][6] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\FIFO_reg[7][1][6]_0 ),
        .Q(\FIFO_reg[7][1][15]_0 [6]));
  FDCE \FIFO_reg[7][1][7] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\FIFO_reg[7][1][7]_0 ),
        .Q(\FIFO_reg[7][1][15]_0 [7]));
  FDCE \FIFO_reg[7][1][8] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\FIFO_reg[7][1][8]_0 ),
        .Q(\FIFO_reg[7][1][15]_0 [8]));
  FDCE \FIFO_reg[7][1][9] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\FIFO_reg[7][1][9]_0 ),
        .Q(\FIFO_reg[7][1][15]_0 [9]));
  LUT1 #(
    .INIT(2'h1)) 
    arg_carry__2_i_1
       (.I0(arg_carry__2[3]),
        .O(DI));
  LUT2 #(
    .INIT(4'h6)) 
    arg_carry__2_i_2
       (.I0(Q[3]),
        .I1(arg_carry__2[3]),
        .O(S[3]));
  LUT2 #(
    .INIT(4'h6)) 
    arg_carry__2_i_3
       (.I0(Q[2]),
        .I1(arg_carry__2[2]),
        .O(S[2]));
  LUT2 #(
    .INIT(4'h6)) 
    arg_carry__2_i_4
       (.I0(Q[1]),
        .I1(arg_carry__2[1]),
        .O(S[1]));
  LUT2 #(
    .INIT(4'h6)) 
    arg_carry__2_i_5
       (.I0(Q[0]),
        .I1(arg_carry__2[0]),
        .O(S[0]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__2_i_1
       (.I0(\arg_inferred__0/i__carry__2_0 [3]),
        .O(\Data_in_ppF_reg[1][15] ));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry__2_i_2__9
       (.I0(\arg_inferred__0/i__carry__2 [3]),
        .I1(\arg_inferred__0/i__carry__2_0 [3]),
        .O(\FIFO_reg[7][1][15]_1 [3]));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry__2_i_3__11
       (.I0(\arg_inferred__0/i__carry__2 [2]),
        .I1(\arg_inferred__0/i__carry__2_0 [2]),
        .O(\FIFO_reg[7][1][15]_1 [2]));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry__2_i_4__1
       (.I0(\arg_inferred__0/i__carry__2 [1]),
        .I1(\arg_inferred__0/i__carry__2_0 [1]),
        .O(\FIFO_reg[7][1][15]_1 [1]));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry__2_i_5
       (.I0(\arg_inferred__0/i__carry__2 [0]),
        .I1(\arg_inferred__0/i__carry__2_0 [0]),
        .O(\FIFO_reg[7][1][15]_1 [0]));
  LUT2 #(
    .INIT(4'hE)) 
    i__carry_i_2__0
       (.I0(CO),
        .I1(reset),
        .O(reset_2));
  LUT2 #(
    .INIT(4'hE)) 
    i__carry_i_2__1
       (.I0(\ltOp_inferred__2/i__carry ),
        .I1(reset),
        .O(reset_3));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry_i_2__21
       (.I0(reset),
        .I1(CO),
        .O(reset_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry_i_2__22
       (.I0(reset),
        .I1(\ltOp_inferred__2/i__carry ),
        .O(reset_1));
endmodule

(* ORIG_REF_NAME = "SR_FIFO" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_SR_FIFO__parameterized1
   (\FIFO_reg[2][0][15]_U0_SDF_stage_wrap_c_1_0 ,
    D,
    \FIFO_reg[2][0][14]_U0_SDF_stage_wrap_c_1_0 ,
    \FIFO_reg[2][0][13]_U0_SDF_stage_wrap_c_1_0 ,
    \FIFO_reg[2][0][12]_U0_SDF_stage_wrap_c_1_0 ,
    \FIFO_reg[2][0][11]_U0_SDF_stage_wrap_c_1_0 ,
    \FIFO_reg[2][0][10]_U0_SDF_stage_wrap_c_1_0 ,
    \FIFO_reg[2][0][9]_U0_SDF_stage_wrap_c_1_0 ,
    \FIFO_reg[2][0][8]_U0_SDF_stage_wrap_c_1_0 ,
    \FIFO_reg[2][0][7]_U0_SDF_stage_wrap_c_1_0 ,
    \FIFO_reg[2][0][6]_U0_SDF_stage_wrap_c_1_0 ,
    \FIFO_reg[2][0][5]_U0_SDF_stage_wrap_c_1_0 ,
    \FIFO_reg[2][0][4]_U0_SDF_stage_wrap_c_1_0 ,
    \FIFO_reg[2][0][3]_U0_SDF_stage_wrap_c_1_0 ,
    \FIFO_reg[2][0][2]_U0_SDF_stage_wrap_c_1_0 ,
    \FIFO_reg[2][0][1]_U0_SDF_stage_wrap_c_1_0 ,
    \FIFO_reg[2][0][0]_U0_SDF_stage_wrap_c_1_0 ,
    \FIFO_reg[2][1][15]_U0_SDF_stage_wrap_c_1_0 ,
    \FIFO_reg[3][1][15]_0 ,
    \FIFO_reg[2][1][14]_U0_SDF_stage_wrap_c_1_0 ,
    \FIFO_reg[2][1][13]_U0_SDF_stage_wrap_c_1_0 ,
    \FIFO_reg[2][1][12]_U0_SDF_stage_wrap_c_1_0 ,
    \FIFO_reg[2][1][11]_U0_SDF_stage_wrap_c_1_0 ,
    \FIFO_reg[2][1][10]_U0_SDF_stage_wrap_c_1_0 ,
    \FIFO_reg[2][1][9]_U0_SDF_stage_wrap_c_1_0 ,
    \FIFO_reg[2][1][8]_U0_SDF_stage_wrap_c_1_0 ,
    \FIFO_reg[2][1][7]_U0_SDF_stage_wrap_c_1_0 ,
    \FIFO_reg[2][1][6]_U0_SDF_stage_wrap_c_1_0 ,
    \FIFO_reg[2][1][5]_U0_SDF_stage_wrap_c_1_0 ,
    \FIFO_reg[2][1][4]_U0_SDF_stage_wrap_c_1_0 ,
    \FIFO_reg[2][1][3]_U0_SDF_stage_wrap_c_1_0 ,
    \FIFO_reg[2][1][2]_U0_SDF_stage_wrap_c_1_0 ,
    \FIFO_reg[2][1][1]_U0_SDF_stage_wrap_c_1_0 ,
    \FIFO_reg[2][1][0]_U0_SDF_stage_wrap_c_1_0 ,
    reset_0,
    reset_1,
    S,
    \FIFO_reg[3][1][15]_1 ,
    reset_2,
    reset_3,
    DI,
    \Data_in_ppF_reg[1][15] ,
    \FIFOMux_FIFO[0]_24 ,
    clk,
    \FIFO_reg[3][0][15]_0 ,
    reset,
    \FIFO_reg[3][0][14]_0 ,
    \FIFO_reg[3][0][13]_0 ,
    \FIFO_reg[3][0][12]_0 ,
    \FIFO_reg[3][0][11]_0 ,
    \FIFO_reg[3][0][10]_0 ,
    \FIFO_reg[3][0][9]_0 ,
    \FIFO_reg[3][0][8]_0 ,
    \FIFO_reg[3][0][7]_0 ,
    \FIFO_reg[3][0][6]_0 ,
    \FIFO_reg[3][0][5]_0 ,
    \FIFO_reg[3][0][4]_0 ,
    \FIFO_reg[3][0][3]_0 ,
    \FIFO_reg[3][0][2]_0 ,
    \FIFO_reg[3][0][1]_0 ,
    \FIFO_reg[3][0][0]_0 ,
    \FIFOMux_FIFO[1]_25 ,
    \FIFO_reg[3][1][15]_2 ,
    \FIFO_reg[3][1][14]_0 ,
    \FIFO_reg[3][1][13]_0 ,
    \FIFO_reg[3][1][12]_0 ,
    \FIFO_reg[3][1][11]_0 ,
    \FIFO_reg[3][1][10]_0 ,
    \FIFO_reg[3][1][9]_0 ,
    \FIFO_reg[3][1][8]_0 ,
    \FIFO_reg[3][1][7]_0 ,
    \FIFO_reg[3][1][6]_0 ,
    \FIFO_reg[3][1][5]_0 ,
    \FIFO_reg[3][1][4]_0 ,
    \FIFO_reg[3][1][3]_0 ,
    \FIFO_reg[3][1][2]_0 ,
    \FIFO_reg[3][1][1]_0 ,
    \FIFO_reg[3][1][0]_0 ,
    CO,
    \ltOp_inferred__2/i__carry ,
    Q,
    arg_carry__2,
    \arg_inferred__0/i__carry__2 ,
    \arg_inferred__0/i__carry__2_0 );
  output \FIFO_reg[2][0][15]_U0_SDF_stage_wrap_c_1_0 ;
  output [15:0]D;
  output \FIFO_reg[2][0][14]_U0_SDF_stage_wrap_c_1_0 ;
  output \FIFO_reg[2][0][13]_U0_SDF_stage_wrap_c_1_0 ;
  output \FIFO_reg[2][0][12]_U0_SDF_stage_wrap_c_1_0 ;
  output \FIFO_reg[2][0][11]_U0_SDF_stage_wrap_c_1_0 ;
  output \FIFO_reg[2][0][10]_U0_SDF_stage_wrap_c_1_0 ;
  output \FIFO_reg[2][0][9]_U0_SDF_stage_wrap_c_1_0 ;
  output \FIFO_reg[2][0][8]_U0_SDF_stage_wrap_c_1_0 ;
  output \FIFO_reg[2][0][7]_U0_SDF_stage_wrap_c_1_0 ;
  output \FIFO_reg[2][0][6]_U0_SDF_stage_wrap_c_1_0 ;
  output \FIFO_reg[2][0][5]_U0_SDF_stage_wrap_c_1_0 ;
  output \FIFO_reg[2][0][4]_U0_SDF_stage_wrap_c_1_0 ;
  output \FIFO_reg[2][0][3]_U0_SDF_stage_wrap_c_1_0 ;
  output \FIFO_reg[2][0][2]_U0_SDF_stage_wrap_c_1_0 ;
  output \FIFO_reg[2][0][1]_U0_SDF_stage_wrap_c_1_0 ;
  output \FIFO_reg[2][0][0]_U0_SDF_stage_wrap_c_1_0 ;
  output \FIFO_reg[2][1][15]_U0_SDF_stage_wrap_c_1_0 ;
  output [15:0]\FIFO_reg[3][1][15]_0 ;
  output \FIFO_reg[2][1][14]_U0_SDF_stage_wrap_c_1_0 ;
  output \FIFO_reg[2][1][13]_U0_SDF_stage_wrap_c_1_0 ;
  output \FIFO_reg[2][1][12]_U0_SDF_stage_wrap_c_1_0 ;
  output \FIFO_reg[2][1][11]_U0_SDF_stage_wrap_c_1_0 ;
  output \FIFO_reg[2][1][10]_U0_SDF_stage_wrap_c_1_0 ;
  output \FIFO_reg[2][1][9]_U0_SDF_stage_wrap_c_1_0 ;
  output \FIFO_reg[2][1][8]_U0_SDF_stage_wrap_c_1_0 ;
  output \FIFO_reg[2][1][7]_U0_SDF_stage_wrap_c_1_0 ;
  output \FIFO_reg[2][1][6]_U0_SDF_stage_wrap_c_1_0 ;
  output \FIFO_reg[2][1][5]_U0_SDF_stage_wrap_c_1_0 ;
  output \FIFO_reg[2][1][4]_U0_SDF_stage_wrap_c_1_0 ;
  output \FIFO_reg[2][1][3]_U0_SDF_stage_wrap_c_1_0 ;
  output \FIFO_reg[2][1][2]_U0_SDF_stage_wrap_c_1_0 ;
  output \FIFO_reg[2][1][1]_U0_SDF_stage_wrap_c_1_0 ;
  output \FIFO_reg[2][1][0]_U0_SDF_stage_wrap_c_1_0 ;
  output [0:0]reset_0;
  output [0:0]reset_1;
  output [3:0]S;
  output [3:0]\FIFO_reg[3][1][15]_1 ;
  output [0:0]reset_2;
  output [0:0]reset_3;
  output [0:0]DI;
  output [0:0]\Data_in_ppF_reg[1][15] ;
  input [15:0]\FIFOMux_FIFO[0]_24 ;
  input clk;
  input \FIFO_reg[3][0][15]_0 ;
  input reset;
  input \FIFO_reg[3][0][14]_0 ;
  input \FIFO_reg[3][0][13]_0 ;
  input \FIFO_reg[3][0][12]_0 ;
  input \FIFO_reg[3][0][11]_0 ;
  input \FIFO_reg[3][0][10]_0 ;
  input \FIFO_reg[3][0][9]_0 ;
  input \FIFO_reg[3][0][8]_0 ;
  input \FIFO_reg[3][0][7]_0 ;
  input \FIFO_reg[3][0][6]_0 ;
  input \FIFO_reg[3][0][5]_0 ;
  input \FIFO_reg[3][0][4]_0 ;
  input \FIFO_reg[3][0][3]_0 ;
  input \FIFO_reg[3][0][2]_0 ;
  input \FIFO_reg[3][0][1]_0 ;
  input \FIFO_reg[3][0][0]_0 ;
  input [15:0]\FIFOMux_FIFO[1]_25 ;
  input \FIFO_reg[3][1][15]_2 ;
  input \FIFO_reg[3][1][14]_0 ;
  input \FIFO_reg[3][1][13]_0 ;
  input \FIFO_reg[3][1][12]_0 ;
  input \FIFO_reg[3][1][11]_0 ;
  input \FIFO_reg[3][1][10]_0 ;
  input \FIFO_reg[3][1][9]_0 ;
  input \FIFO_reg[3][1][8]_0 ;
  input \FIFO_reg[3][1][7]_0 ;
  input \FIFO_reg[3][1][6]_0 ;
  input \FIFO_reg[3][1][5]_0 ;
  input \FIFO_reg[3][1][4]_0 ;
  input \FIFO_reg[3][1][3]_0 ;
  input \FIFO_reg[3][1][2]_0 ;
  input \FIFO_reg[3][1][1]_0 ;
  input \FIFO_reg[3][1][0]_0 ;
  input [0:0]CO;
  input [0:0]\ltOp_inferred__2/i__carry ;
  input [3:0]Q;
  input [3:0]arg_carry__2;
  input [3:0]\arg_inferred__0/i__carry__2 ;
  input [3:0]\arg_inferred__0/i__carry__2_0 ;

  wire [0:0]CO;
  wire [15:0]D;
  wire [0:0]DI;
  wire [0:0]\Data_in_ppF_reg[1][15] ;
  wire [15:0]\FIFOMux_FIFO[0]_24 ;
  wire [15:0]\FIFOMux_FIFO[1]_25 ;
  wire \FIFO_reg[1][0][0]_srl2_U0_SDF_stage_wrap_c_0_n_0 ;
  wire \FIFO_reg[1][0][10]_srl2_U0_SDF_stage_wrap_c_0_n_0 ;
  wire \FIFO_reg[1][0][11]_srl2_U0_SDF_stage_wrap_c_0_n_0 ;
  wire \FIFO_reg[1][0][12]_srl2_U0_SDF_stage_wrap_c_0_n_0 ;
  wire \FIFO_reg[1][0][13]_srl2_U0_SDF_stage_wrap_c_0_n_0 ;
  wire \FIFO_reg[1][0][14]_srl2_U0_SDF_stage_wrap_c_0_n_0 ;
  wire \FIFO_reg[1][0][15]_srl2_U0_SDF_stage_wrap_c_0_n_0 ;
  wire \FIFO_reg[1][0][1]_srl2_U0_SDF_stage_wrap_c_0_n_0 ;
  wire \FIFO_reg[1][0][2]_srl2_U0_SDF_stage_wrap_c_0_n_0 ;
  wire \FIFO_reg[1][0][3]_srl2_U0_SDF_stage_wrap_c_0_n_0 ;
  wire \FIFO_reg[1][0][4]_srl2_U0_SDF_stage_wrap_c_0_n_0 ;
  wire \FIFO_reg[1][0][5]_srl2_U0_SDF_stage_wrap_c_0_n_0 ;
  wire \FIFO_reg[1][0][6]_srl2_U0_SDF_stage_wrap_c_0_n_0 ;
  wire \FIFO_reg[1][0][7]_srl2_U0_SDF_stage_wrap_c_0_n_0 ;
  wire \FIFO_reg[1][0][8]_srl2_U0_SDF_stage_wrap_c_0_n_0 ;
  wire \FIFO_reg[1][0][9]_srl2_U0_SDF_stage_wrap_c_0_n_0 ;
  wire \FIFO_reg[1][1][0]_srl2_U0_SDF_stage_wrap_c_0_n_0 ;
  wire \FIFO_reg[1][1][10]_srl2_U0_SDF_stage_wrap_c_0_n_0 ;
  wire \FIFO_reg[1][1][11]_srl2_U0_SDF_stage_wrap_c_0_n_0 ;
  wire \FIFO_reg[1][1][12]_srl2_U0_SDF_stage_wrap_c_0_n_0 ;
  wire \FIFO_reg[1][1][13]_srl2_U0_SDF_stage_wrap_c_0_n_0 ;
  wire \FIFO_reg[1][1][14]_srl2_U0_SDF_stage_wrap_c_0_n_0 ;
  wire \FIFO_reg[1][1][15]_srl2_U0_SDF_stage_wrap_c_0_n_0 ;
  wire \FIFO_reg[1][1][1]_srl2_U0_SDF_stage_wrap_c_0_n_0 ;
  wire \FIFO_reg[1][1][2]_srl2_U0_SDF_stage_wrap_c_0_n_0 ;
  wire \FIFO_reg[1][1][3]_srl2_U0_SDF_stage_wrap_c_0_n_0 ;
  wire \FIFO_reg[1][1][4]_srl2_U0_SDF_stage_wrap_c_0_n_0 ;
  wire \FIFO_reg[1][1][5]_srl2_U0_SDF_stage_wrap_c_0_n_0 ;
  wire \FIFO_reg[1][1][6]_srl2_U0_SDF_stage_wrap_c_0_n_0 ;
  wire \FIFO_reg[1][1][7]_srl2_U0_SDF_stage_wrap_c_0_n_0 ;
  wire \FIFO_reg[1][1][8]_srl2_U0_SDF_stage_wrap_c_0_n_0 ;
  wire \FIFO_reg[1][1][9]_srl2_U0_SDF_stage_wrap_c_0_n_0 ;
  wire \FIFO_reg[2][0][0]_U0_SDF_stage_wrap_c_1_0 ;
  wire \FIFO_reg[2][0][10]_U0_SDF_stage_wrap_c_1_0 ;
  wire \FIFO_reg[2][0][11]_U0_SDF_stage_wrap_c_1_0 ;
  wire \FIFO_reg[2][0][12]_U0_SDF_stage_wrap_c_1_0 ;
  wire \FIFO_reg[2][0][13]_U0_SDF_stage_wrap_c_1_0 ;
  wire \FIFO_reg[2][0][14]_U0_SDF_stage_wrap_c_1_0 ;
  wire \FIFO_reg[2][0][15]_U0_SDF_stage_wrap_c_1_0 ;
  wire \FIFO_reg[2][0][1]_U0_SDF_stage_wrap_c_1_0 ;
  wire \FIFO_reg[2][0][2]_U0_SDF_stage_wrap_c_1_0 ;
  wire \FIFO_reg[2][0][3]_U0_SDF_stage_wrap_c_1_0 ;
  wire \FIFO_reg[2][0][4]_U0_SDF_stage_wrap_c_1_0 ;
  wire \FIFO_reg[2][0][5]_U0_SDF_stage_wrap_c_1_0 ;
  wire \FIFO_reg[2][0][6]_U0_SDF_stage_wrap_c_1_0 ;
  wire \FIFO_reg[2][0][7]_U0_SDF_stage_wrap_c_1_0 ;
  wire \FIFO_reg[2][0][8]_U0_SDF_stage_wrap_c_1_0 ;
  wire \FIFO_reg[2][0][9]_U0_SDF_stage_wrap_c_1_0 ;
  wire \FIFO_reg[2][1][0]_U0_SDF_stage_wrap_c_1_0 ;
  wire \FIFO_reg[2][1][10]_U0_SDF_stage_wrap_c_1_0 ;
  wire \FIFO_reg[2][1][11]_U0_SDF_stage_wrap_c_1_0 ;
  wire \FIFO_reg[2][1][12]_U0_SDF_stage_wrap_c_1_0 ;
  wire \FIFO_reg[2][1][13]_U0_SDF_stage_wrap_c_1_0 ;
  wire \FIFO_reg[2][1][14]_U0_SDF_stage_wrap_c_1_0 ;
  wire \FIFO_reg[2][1][15]_U0_SDF_stage_wrap_c_1_0 ;
  wire \FIFO_reg[2][1][1]_U0_SDF_stage_wrap_c_1_0 ;
  wire \FIFO_reg[2][1][2]_U0_SDF_stage_wrap_c_1_0 ;
  wire \FIFO_reg[2][1][3]_U0_SDF_stage_wrap_c_1_0 ;
  wire \FIFO_reg[2][1][4]_U0_SDF_stage_wrap_c_1_0 ;
  wire \FIFO_reg[2][1][5]_U0_SDF_stage_wrap_c_1_0 ;
  wire \FIFO_reg[2][1][6]_U0_SDF_stage_wrap_c_1_0 ;
  wire \FIFO_reg[2][1][7]_U0_SDF_stage_wrap_c_1_0 ;
  wire \FIFO_reg[2][1][8]_U0_SDF_stage_wrap_c_1_0 ;
  wire \FIFO_reg[2][1][9]_U0_SDF_stage_wrap_c_1_0 ;
  wire \FIFO_reg[3][0][0]_0 ;
  wire \FIFO_reg[3][0][10]_0 ;
  wire \FIFO_reg[3][0][11]_0 ;
  wire \FIFO_reg[3][0][12]_0 ;
  wire \FIFO_reg[3][0][13]_0 ;
  wire \FIFO_reg[3][0][14]_0 ;
  wire \FIFO_reg[3][0][15]_0 ;
  wire \FIFO_reg[3][0][1]_0 ;
  wire \FIFO_reg[3][0][2]_0 ;
  wire \FIFO_reg[3][0][3]_0 ;
  wire \FIFO_reg[3][0][4]_0 ;
  wire \FIFO_reg[3][0][5]_0 ;
  wire \FIFO_reg[3][0][6]_0 ;
  wire \FIFO_reg[3][0][7]_0 ;
  wire \FIFO_reg[3][0][8]_0 ;
  wire \FIFO_reg[3][0][9]_0 ;
  wire \FIFO_reg[3][1][0]_0 ;
  wire \FIFO_reg[3][1][10]_0 ;
  wire \FIFO_reg[3][1][11]_0 ;
  wire \FIFO_reg[3][1][12]_0 ;
  wire \FIFO_reg[3][1][13]_0 ;
  wire \FIFO_reg[3][1][14]_0 ;
  wire [15:0]\FIFO_reg[3][1][15]_0 ;
  wire [3:0]\FIFO_reg[3][1][15]_1 ;
  wire \FIFO_reg[3][1][15]_2 ;
  wire \FIFO_reg[3][1][1]_0 ;
  wire \FIFO_reg[3][1][2]_0 ;
  wire \FIFO_reg[3][1][3]_0 ;
  wire \FIFO_reg[3][1][4]_0 ;
  wire \FIFO_reg[3][1][5]_0 ;
  wire \FIFO_reg[3][1][6]_0 ;
  wire \FIFO_reg[3][1][7]_0 ;
  wire \FIFO_reg[3][1][8]_0 ;
  wire \FIFO_reg[3][1][9]_0 ;
  wire [3:0]Q;
  wire [3:0]S;
  wire [3:0]arg_carry__2;
  wire [3:0]\arg_inferred__0/i__carry__2 ;
  wire [3:0]\arg_inferred__0/i__carry__2_0 ;
  wire clk;
  wire [0:0]\ltOp_inferred__2/i__carry ;
  wire reset;
  wire [0:0]reset_0;
  wire [0:0]reset_1;
  wire [0:0]reset_2;
  wire [0:0]reset_3;

  (* srl_bus_name = "\U0/SDF_stage_wrap[2].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[1][0] " *) 
  (* srl_name = "\U0/SDF_stage_wrap[2].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[1][0][0]_srl2_U0_SDF_stage_wrap_c_0 " *) 
  SRL16E \FIFO_reg[1][0][0]_srl2_U0_SDF_stage_wrap_c_0 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(\FIFOMux_FIFO[0]_24 [0]),
        .Q(\FIFO_reg[1][0][0]_srl2_U0_SDF_stage_wrap_c_0_n_0 ));
  (* srl_bus_name = "\U0/SDF_stage_wrap[2].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[1][0] " *) 
  (* srl_name = "\U0/SDF_stage_wrap[2].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[1][0][10]_srl2_U0_SDF_stage_wrap_c_0 " *) 
  SRL16E \FIFO_reg[1][0][10]_srl2_U0_SDF_stage_wrap_c_0 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(\FIFOMux_FIFO[0]_24 [10]),
        .Q(\FIFO_reg[1][0][10]_srl2_U0_SDF_stage_wrap_c_0_n_0 ));
  (* srl_bus_name = "\U0/SDF_stage_wrap[2].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[1][0] " *) 
  (* srl_name = "\U0/SDF_stage_wrap[2].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[1][0][11]_srl2_U0_SDF_stage_wrap_c_0 " *) 
  SRL16E \FIFO_reg[1][0][11]_srl2_U0_SDF_stage_wrap_c_0 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(\FIFOMux_FIFO[0]_24 [11]),
        .Q(\FIFO_reg[1][0][11]_srl2_U0_SDF_stage_wrap_c_0_n_0 ));
  (* srl_bus_name = "\U0/SDF_stage_wrap[2].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[1][0] " *) 
  (* srl_name = "\U0/SDF_stage_wrap[2].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[1][0][12]_srl2_U0_SDF_stage_wrap_c_0 " *) 
  SRL16E \FIFO_reg[1][0][12]_srl2_U0_SDF_stage_wrap_c_0 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(\FIFOMux_FIFO[0]_24 [12]),
        .Q(\FIFO_reg[1][0][12]_srl2_U0_SDF_stage_wrap_c_0_n_0 ));
  (* srl_bus_name = "\U0/SDF_stage_wrap[2].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[1][0] " *) 
  (* srl_name = "\U0/SDF_stage_wrap[2].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[1][0][13]_srl2_U0_SDF_stage_wrap_c_0 " *) 
  SRL16E \FIFO_reg[1][0][13]_srl2_U0_SDF_stage_wrap_c_0 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(\FIFOMux_FIFO[0]_24 [13]),
        .Q(\FIFO_reg[1][0][13]_srl2_U0_SDF_stage_wrap_c_0_n_0 ));
  (* srl_bus_name = "\U0/SDF_stage_wrap[2].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[1][0] " *) 
  (* srl_name = "\U0/SDF_stage_wrap[2].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[1][0][14]_srl2_U0_SDF_stage_wrap_c_0 " *) 
  SRL16E \FIFO_reg[1][0][14]_srl2_U0_SDF_stage_wrap_c_0 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(\FIFOMux_FIFO[0]_24 [14]),
        .Q(\FIFO_reg[1][0][14]_srl2_U0_SDF_stage_wrap_c_0_n_0 ));
  (* srl_bus_name = "\U0/SDF_stage_wrap[2].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[1][0] " *) 
  (* srl_name = "\U0/SDF_stage_wrap[2].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[1][0][15]_srl2_U0_SDF_stage_wrap_c_0 " *) 
  SRL16E \FIFO_reg[1][0][15]_srl2_U0_SDF_stage_wrap_c_0 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(\FIFOMux_FIFO[0]_24 [15]),
        .Q(\FIFO_reg[1][0][15]_srl2_U0_SDF_stage_wrap_c_0_n_0 ));
  (* srl_bus_name = "\U0/SDF_stage_wrap[2].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[1][0] " *) 
  (* srl_name = "\U0/SDF_stage_wrap[2].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[1][0][1]_srl2_U0_SDF_stage_wrap_c_0 " *) 
  SRL16E \FIFO_reg[1][0][1]_srl2_U0_SDF_stage_wrap_c_0 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(\FIFOMux_FIFO[0]_24 [1]),
        .Q(\FIFO_reg[1][0][1]_srl2_U0_SDF_stage_wrap_c_0_n_0 ));
  (* srl_bus_name = "\U0/SDF_stage_wrap[2].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[1][0] " *) 
  (* srl_name = "\U0/SDF_stage_wrap[2].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[1][0][2]_srl2_U0_SDF_stage_wrap_c_0 " *) 
  SRL16E \FIFO_reg[1][0][2]_srl2_U0_SDF_stage_wrap_c_0 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(\FIFOMux_FIFO[0]_24 [2]),
        .Q(\FIFO_reg[1][0][2]_srl2_U0_SDF_stage_wrap_c_0_n_0 ));
  (* srl_bus_name = "\U0/SDF_stage_wrap[2].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[1][0] " *) 
  (* srl_name = "\U0/SDF_stage_wrap[2].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[1][0][3]_srl2_U0_SDF_stage_wrap_c_0 " *) 
  SRL16E \FIFO_reg[1][0][3]_srl2_U0_SDF_stage_wrap_c_0 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(\FIFOMux_FIFO[0]_24 [3]),
        .Q(\FIFO_reg[1][0][3]_srl2_U0_SDF_stage_wrap_c_0_n_0 ));
  (* srl_bus_name = "\U0/SDF_stage_wrap[2].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[1][0] " *) 
  (* srl_name = "\U0/SDF_stage_wrap[2].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[1][0][4]_srl2_U0_SDF_stage_wrap_c_0 " *) 
  SRL16E \FIFO_reg[1][0][4]_srl2_U0_SDF_stage_wrap_c_0 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(\FIFOMux_FIFO[0]_24 [4]),
        .Q(\FIFO_reg[1][0][4]_srl2_U0_SDF_stage_wrap_c_0_n_0 ));
  (* srl_bus_name = "\U0/SDF_stage_wrap[2].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[1][0] " *) 
  (* srl_name = "\U0/SDF_stage_wrap[2].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[1][0][5]_srl2_U0_SDF_stage_wrap_c_0 " *) 
  SRL16E \FIFO_reg[1][0][5]_srl2_U0_SDF_stage_wrap_c_0 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(\FIFOMux_FIFO[0]_24 [5]),
        .Q(\FIFO_reg[1][0][5]_srl2_U0_SDF_stage_wrap_c_0_n_0 ));
  (* srl_bus_name = "\U0/SDF_stage_wrap[2].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[1][0] " *) 
  (* srl_name = "\U0/SDF_stage_wrap[2].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[1][0][6]_srl2_U0_SDF_stage_wrap_c_0 " *) 
  SRL16E \FIFO_reg[1][0][6]_srl2_U0_SDF_stage_wrap_c_0 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(\FIFOMux_FIFO[0]_24 [6]),
        .Q(\FIFO_reg[1][0][6]_srl2_U0_SDF_stage_wrap_c_0_n_0 ));
  (* srl_bus_name = "\U0/SDF_stage_wrap[2].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[1][0] " *) 
  (* srl_name = "\U0/SDF_stage_wrap[2].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[1][0][7]_srl2_U0_SDF_stage_wrap_c_0 " *) 
  SRL16E \FIFO_reg[1][0][7]_srl2_U0_SDF_stage_wrap_c_0 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(\FIFOMux_FIFO[0]_24 [7]),
        .Q(\FIFO_reg[1][0][7]_srl2_U0_SDF_stage_wrap_c_0_n_0 ));
  (* srl_bus_name = "\U0/SDF_stage_wrap[2].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[1][0] " *) 
  (* srl_name = "\U0/SDF_stage_wrap[2].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[1][0][8]_srl2_U0_SDF_stage_wrap_c_0 " *) 
  SRL16E \FIFO_reg[1][0][8]_srl2_U0_SDF_stage_wrap_c_0 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(\FIFOMux_FIFO[0]_24 [8]),
        .Q(\FIFO_reg[1][0][8]_srl2_U0_SDF_stage_wrap_c_0_n_0 ));
  (* srl_bus_name = "\U0/SDF_stage_wrap[2].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[1][0] " *) 
  (* srl_name = "\U0/SDF_stage_wrap[2].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[1][0][9]_srl2_U0_SDF_stage_wrap_c_0 " *) 
  SRL16E \FIFO_reg[1][0][9]_srl2_U0_SDF_stage_wrap_c_0 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(\FIFOMux_FIFO[0]_24 [9]),
        .Q(\FIFO_reg[1][0][9]_srl2_U0_SDF_stage_wrap_c_0_n_0 ));
  (* srl_bus_name = "\U0/SDF_stage_wrap[2].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[1][1] " *) 
  (* srl_name = "\U0/SDF_stage_wrap[2].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[1][1][0]_srl2_U0_SDF_stage_wrap_c_0 " *) 
  SRL16E \FIFO_reg[1][1][0]_srl2_U0_SDF_stage_wrap_c_0 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(\FIFOMux_FIFO[1]_25 [0]),
        .Q(\FIFO_reg[1][1][0]_srl2_U0_SDF_stage_wrap_c_0_n_0 ));
  (* srl_bus_name = "\U0/SDF_stage_wrap[2].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[1][1] " *) 
  (* srl_name = "\U0/SDF_stage_wrap[2].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[1][1][10]_srl2_U0_SDF_stage_wrap_c_0 " *) 
  SRL16E \FIFO_reg[1][1][10]_srl2_U0_SDF_stage_wrap_c_0 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(\FIFOMux_FIFO[1]_25 [10]),
        .Q(\FIFO_reg[1][1][10]_srl2_U0_SDF_stage_wrap_c_0_n_0 ));
  (* srl_bus_name = "\U0/SDF_stage_wrap[2].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[1][1] " *) 
  (* srl_name = "\U0/SDF_stage_wrap[2].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[1][1][11]_srl2_U0_SDF_stage_wrap_c_0 " *) 
  SRL16E \FIFO_reg[1][1][11]_srl2_U0_SDF_stage_wrap_c_0 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(\FIFOMux_FIFO[1]_25 [11]),
        .Q(\FIFO_reg[1][1][11]_srl2_U0_SDF_stage_wrap_c_0_n_0 ));
  (* srl_bus_name = "\U0/SDF_stage_wrap[2].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[1][1] " *) 
  (* srl_name = "\U0/SDF_stage_wrap[2].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[1][1][12]_srl2_U0_SDF_stage_wrap_c_0 " *) 
  SRL16E \FIFO_reg[1][1][12]_srl2_U0_SDF_stage_wrap_c_0 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(\FIFOMux_FIFO[1]_25 [12]),
        .Q(\FIFO_reg[1][1][12]_srl2_U0_SDF_stage_wrap_c_0_n_0 ));
  (* srl_bus_name = "\U0/SDF_stage_wrap[2].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[1][1] " *) 
  (* srl_name = "\U0/SDF_stage_wrap[2].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[1][1][13]_srl2_U0_SDF_stage_wrap_c_0 " *) 
  SRL16E \FIFO_reg[1][1][13]_srl2_U0_SDF_stage_wrap_c_0 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(\FIFOMux_FIFO[1]_25 [13]),
        .Q(\FIFO_reg[1][1][13]_srl2_U0_SDF_stage_wrap_c_0_n_0 ));
  (* srl_bus_name = "\U0/SDF_stage_wrap[2].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[1][1] " *) 
  (* srl_name = "\U0/SDF_stage_wrap[2].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[1][1][14]_srl2_U0_SDF_stage_wrap_c_0 " *) 
  SRL16E \FIFO_reg[1][1][14]_srl2_U0_SDF_stage_wrap_c_0 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(\FIFOMux_FIFO[1]_25 [14]),
        .Q(\FIFO_reg[1][1][14]_srl2_U0_SDF_stage_wrap_c_0_n_0 ));
  (* srl_bus_name = "\U0/SDF_stage_wrap[2].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[1][1] " *) 
  (* srl_name = "\U0/SDF_stage_wrap[2].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[1][1][15]_srl2_U0_SDF_stage_wrap_c_0 " *) 
  SRL16E \FIFO_reg[1][1][15]_srl2_U0_SDF_stage_wrap_c_0 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(\FIFOMux_FIFO[1]_25 [15]),
        .Q(\FIFO_reg[1][1][15]_srl2_U0_SDF_stage_wrap_c_0_n_0 ));
  (* srl_bus_name = "\U0/SDF_stage_wrap[2].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[1][1] " *) 
  (* srl_name = "\U0/SDF_stage_wrap[2].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[1][1][1]_srl2_U0_SDF_stage_wrap_c_0 " *) 
  SRL16E \FIFO_reg[1][1][1]_srl2_U0_SDF_stage_wrap_c_0 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(\FIFOMux_FIFO[1]_25 [1]),
        .Q(\FIFO_reg[1][1][1]_srl2_U0_SDF_stage_wrap_c_0_n_0 ));
  (* srl_bus_name = "\U0/SDF_stage_wrap[2].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[1][1] " *) 
  (* srl_name = "\U0/SDF_stage_wrap[2].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[1][1][2]_srl2_U0_SDF_stage_wrap_c_0 " *) 
  SRL16E \FIFO_reg[1][1][2]_srl2_U0_SDF_stage_wrap_c_0 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(\FIFOMux_FIFO[1]_25 [2]),
        .Q(\FIFO_reg[1][1][2]_srl2_U0_SDF_stage_wrap_c_0_n_0 ));
  (* srl_bus_name = "\U0/SDF_stage_wrap[2].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[1][1] " *) 
  (* srl_name = "\U0/SDF_stage_wrap[2].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[1][1][3]_srl2_U0_SDF_stage_wrap_c_0 " *) 
  SRL16E \FIFO_reg[1][1][3]_srl2_U0_SDF_stage_wrap_c_0 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(\FIFOMux_FIFO[1]_25 [3]),
        .Q(\FIFO_reg[1][1][3]_srl2_U0_SDF_stage_wrap_c_0_n_0 ));
  (* srl_bus_name = "\U0/SDF_stage_wrap[2].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[1][1] " *) 
  (* srl_name = "\U0/SDF_stage_wrap[2].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[1][1][4]_srl2_U0_SDF_stage_wrap_c_0 " *) 
  SRL16E \FIFO_reg[1][1][4]_srl2_U0_SDF_stage_wrap_c_0 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(\FIFOMux_FIFO[1]_25 [4]),
        .Q(\FIFO_reg[1][1][4]_srl2_U0_SDF_stage_wrap_c_0_n_0 ));
  (* srl_bus_name = "\U0/SDF_stage_wrap[2].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[1][1] " *) 
  (* srl_name = "\U0/SDF_stage_wrap[2].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[1][1][5]_srl2_U0_SDF_stage_wrap_c_0 " *) 
  SRL16E \FIFO_reg[1][1][5]_srl2_U0_SDF_stage_wrap_c_0 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(\FIFOMux_FIFO[1]_25 [5]),
        .Q(\FIFO_reg[1][1][5]_srl2_U0_SDF_stage_wrap_c_0_n_0 ));
  (* srl_bus_name = "\U0/SDF_stage_wrap[2].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[1][1] " *) 
  (* srl_name = "\U0/SDF_stage_wrap[2].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[1][1][6]_srl2_U0_SDF_stage_wrap_c_0 " *) 
  SRL16E \FIFO_reg[1][1][6]_srl2_U0_SDF_stage_wrap_c_0 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(\FIFOMux_FIFO[1]_25 [6]),
        .Q(\FIFO_reg[1][1][6]_srl2_U0_SDF_stage_wrap_c_0_n_0 ));
  (* srl_bus_name = "\U0/SDF_stage_wrap[2].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[1][1] " *) 
  (* srl_name = "\U0/SDF_stage_wrap[2].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[1][1][7]_srl2_U0_SDF_stage_wrap_c_0 " *) 
  SRL16E \FIFO_reg[1][1][7]_srl2_U0_SDF_stage_wrap_c_0 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(\FIFOMux_FIFO[1]_25 [7]),
        .Q(\FIFO_reg[1][1][7]_srl2_U0_SDF_stage_wrap_c_0_n_0 ));
  (* srl_bus_name = "\U0/SDF_stage_wrap[2].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[1][1] " *) 
  (* srl_name = "\U0/SDF_stage_wrap[2].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[1][1][8]_srl2_U0_SDF_stage_wrap_c_0 " *) 
  SRL16E \FIFO_reg[1][1][8]_srl2_U0_SDF_stage_wrap_c_0 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(\FIFOMux_FIFO[1]_25 [8]),
        .Q(\FIFO_reg[1][1][8]_srl2_U0_SDF_stage_wrap_c_0_n_0 ));
  (* srl_bus_name = "\U0/SDF_stage_wrap[2].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[1][1] " *) 
  (* srl_name = "\U0/SDF_stage_wrap[2].SDF_stage_inst/SR_FIFO_inst/FIFO_reg[1][1][9]_srl2_U0_SDF_stage_wrap_c_0 " *) 
  SRL16E \FIFO_reg[1][1][9]_srl2_U0_SDF_stage_wrap_c_0 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(clk),
        .D(\FIFOMux_FIFO[1]_25 [9]),
        .Q(\FIFO_reg[1][1][9]_srl2_U0_SDF_stage_wrap_c_0_n_0 ));
  FDRE \FIFO_reg[2][0][0]_U0_SDF_stage_wrap_c_1 
       (.C(clk),
        .CE(1'b1),
        .D(\FIFO_reg[1][0][0]_srl2_U0_SDF_stage_wrap_c_0_n_0 ),
        .Q(\FIFO_reg[2][0][0]_U0_SDF_stage_wrap_c_1_0 ),
        .R(1'b0));
  FDRE \FIFO_reg[2][0][10]_U0_SDF_stage_wrap_c_1 
       (.C(clk),
        .CE(1'b1),
        .D(\FIFO_reg[1][0][10]_srl2_U0_SDF_stage_wrap_c_0_n_0 ),
        .Q(\FIFO_reg[2][0][10]_U0_SDF_stage_wrap_c_1_0 ),
        .R(1'b0));
  FDRE \FIFO_reg[2][0][11]_U0_SDF_stage_wrap_c_1 
       (.C(clk),
        .CE(1'b1),
        .D(\FIFO_reg[1][0][11]_srl2_U0_SDF_stage_wrap_c_0_n_0 ),
        .Q(\FIFO_reg[2][0][11]_U0_SDF_stage_wrap_c_1_0 ),
        .R(1'b0));
  FDRE \FIFO_reg[2][0][12]_U0_SDF_stage_wrap_c_1 
       (.C(clk),
        .CE(1'b1),
        .D(\FIFO_reg[1][0][12]_srl2_U0_SDF_stage_wrap_c_0_n_0 ),
        .Q(\FIFO_reg[2][0][12]_U0_SDF_stage_wrap_c_1_0 ),
        .R(1'b0));
  FDRE \FIFO_reg[2][0][13]_U0_SDF_stage_wrap_c_1 
       (.C(clk),
        .CE(1'b1),
        .D(\FIFO_reg[1][0][13]_srl2_U0_SDF_stage_wrap_c_0_n_0 ),
        .Q(\FIFO_reg[2][0][13]_U0_SDF_stage_wrap_c_1_0 ),
        .R(1'b0));
  FDRE \FIFO_reg[2][0][14]_U0_SDF_stage_wrap_c_1 
       (.C(clk),
        .CE(1'b1),
        .D(\FIFO_reg[1][0][14]_srl2_U0_SDF_stage_wrap_c_0_n_0 ),
        .Q(\FIFO_reg[2][0][14]_U0_SDF_stage_wrap_c_1_0 ),
        .R(1'b0));
  FDRE \FIFO_reg[2][0][15]_U0_SDF_stage_wrap_c_1 
       (.C(clk),
        .CE(1'b1),
        .D(\FIFO_reg[1][0][15]_srl2_U0_SDF_stage_wrap_c_0_n_0 ),
        .Q(\FIFO_reg[2][0][15]_U0_SDF_stage_wrap_c_1_0 ),
        .R(1'b0));
  FDRE \FIFO_reg[2][0][1]_U0_SDF_stage_wrap_c_1 
       (.C(clk),
        .CE(1'b1),
        .D(\FIFO_reg[1][0][1]_srl2_U0_SDF_stage_wrap_c_0_n_0 ),
        .Q(\FIFO_reg[2][0][1]_U0_SDF_stage_wrap_c_1_0 ),
        .R(1'b0));
  FDRE \FIFO_reg[2][0][2]_U0_SDF_stage_wrap_c_1 
       (.C(clk),
        .CE(1'b1),
        .D(\FIFO_reg[1][0][2]_srl2_U0_SDF_stage_wrap_c_0_n_0 ),
        .Q(\FIFO_reg[2][0][2]_U0_SDF_stage_wrap_c_1_0 ),
        .R(1'b0));
  FDRE \FIFO_reg[2][0][3]_U0_SDF_stage_wrap_c_1 
       (.C(clk),
        .CE(1'b1),
        .D(\FIFO_reg[1][0][3]_srl2_U0_SDF_stage_wrap_c_0_n_0 ),
        .Q(\FIFO_reg[2][0][3]_U0_SDF_stage_wrap_c_1_0 ),
        .R(1'b0));
  FDRE \FIFO_reg[2][0][4]_U0_SDF_stage_wrap_c_1 
       (.C(clk),
        .CE(1'b1),
        .D(\FIFO_reg[1][0][4]_srl2_U0_SDF_stage_wrap_c_0_n_0 ),
        .Q(\FIFO_reg[2][0][4]_U0_SDF_stage_wrap_c_1_0 ),
        .R(1'b0));
  FDRE \FIFO_reg[2][0][5]_U0_SDF_stage_wrap_c_1 
       (.C(clk),
        .CE(1'b1),
        .D(\FIFO_reg[1][0][5]_srl2_U0_SDF_stage_wrap_c_0_n_0 ),
        .Q(\FIFO_reg[2][0][5]_U0_SDF_stage_wrap_c_1_0 ),
        .R(1'b0));
  FDRE \FIFO_reg[2][0][6]_U0_SDF_stage_wrap_c_1 
       (.C(clk),
        .CE(1'b1),
        .D(\FIFO_reg[1][0][6]_srl2_U0_SDF_stage_wrap_c_0_n_0 ),
        .Q(\FIFO_reg[2][0][6]_U0_SDF_stage_wrap_c_1_0 ),
        .R(1'b0));
  FDRE \FIFO_reg[2][0][7]_U0_SDF_stage_wrap_c_1 
       (.C(clk),
        .CE(1'b1),
        .D(\FIFO_reg[1][0][7]_srl2_U0_SDF_stage_wrap_c_0_n_0 ),
        .Q(\FIFO_reg[2][0][7]_U0_SDF_stage_wrap_c_1_0 ),
        .R(1'b0));
  FDRE \FIFO_reg[2][0][8]_U0_SDF_stage_wrap_c_1 
       (.C(clk),
        .CE(1'b1),
        .D(\FIFO_reg[1][0][8]_srl2_U0_SDF_stage_wrap_c_0_n_0 ),
        .Q(\FIFO_reg[2][0][8]_U0_SDF_stage_wrap_c_1_0 ),
        .R(1'b0));
  FDRE \FIFO_reg[2][0][9]_U0_SDF_stage_wrap_c_1 
       (.C(clk),
        .CE(1'b1),
        .D(\FIFO_reg[1][0][9]_srl2_U0_SDF_stage_wrap_c_0_n_0 ),
        .Q(\FIFO_reg[2][0][9]_U0_SDF_stage_wrap_c_1_0 ),
        .R(1'b0));
  FDRE \FIFO_reg[2][1][0]_U0_SDF_stage_wrap_c_1 
       (.C(clk),
        .CE(1'b1),
        .D(\FIFO_reg[1][1][0]_srl2_U0_SDF_stage_wrap_c_0_n_0 ),
        .Q(\FIFO_reg[2][1][0]_U0_SDF_stage_wrap_c_1_0 ),
        .R(1'b0));
  FDRE \FIFO_reg[2][1][10]_U0_SDF_stage_wrap_c_1 
       (.C(clk),
        .CE(1'b1),
        .D(\FIFO_reg[1][1][10]_srl2_U0_SDF_stage_wrap_c_0_n_0 ),
        .Q(\FIFO_reg[2][1][10]_U0_SDF_stage_wrap_c_1_0 ),
        .R(1'b0));
  FDRE \FIFO_reg[2][1][11]_U0_SDF_stage_wrap_c_1 
       (.C(clk),
        .CE(1'b1),
        .D(\FIFO_reg[1][1][11]_srl2_U0_SDF_stage_wrap_c_0_n_0 ),
        .Q(\FIFO_reg[2][1][11]_U0_SDF_stage_wrap_c_1_0 ),
        .R(1'b0));
  FDRE \FIFO_reg[2][1][12]_U0_SDF_stage_wrap_c_1 
       (.C(clk),
        .CE(1'b1),
        .D(\FIFO_reg[1][1][12]_srl2_U0_SDF_stage_wrap_c_0_n_0 ),
        .Q(\FIFO_reg[2][1][12]_U0_SDF_stage_wrap_c_1_0 ),
        .R(1'b0));
  FDRE \FIFO_reg[2][1][13]_U0_SDF_stage_wrap_c_1 
       (.C(clk),
        .CE(1'b1),
        .D(\FIFO_reg[1][1][13]_srl2_U0_SDF_stage_wrap_c_0_n_0 ),
        .Q(\FIFO_reg[2][1][13]_U0_SDF_stage_wrap_c_1_0 ),
        .R(1'b0));
  FDRE \FIFO_reg[2][1][14]_U0_SDF_stage_wrap_c_1 
       (.C(clk),
        .CE(1'b1),
        .D(\FIFO_reg[1][1][14]_srl2_U0_SDF_stage_wrap_c_0_n_0 ),
        .Q(\FIFO_reg[2][1][14]_U0_SDF_stage_wrap_c_1_0 ),
        .R(1'b0));
  FDRE \FIFO_reg[2][1][15]_U0_SDF_stage_wrap_c_1 
       (.C(clk),
        .CE(1'b1),
        .D(\FIFO_reg[1][1][15]_srl2_U0_SDF_stage_wrap_c_0_n_0 ),
        .Q(\FIFO_reg[2][1][15]_U0_SDF_stage_wrap_c_1_0 ),
        .R(1'b0));
  FDRE \FIFO_reg[2][1][1]_U0_SDF_stage_wrap_c_1 
       (.C(clk),
        .CE(1'b1),
        .D(\FIFO_reg[1][1][1]_srl2_U0_SDF_stage_wrap_c_0_n_0 ),
        .Q(\FIFO_reg[2][1][1]_U0_SDF_stage_wrap_c_1_0 ),
        .R(1'b0));
  FDRE \FIFO_reg[2][1][2]_U0_SDF_stage_wrap_c_1 
       (.C(clk),
        .CE(1'b1),
        .D(\FIFO_reg[1][1][2]_srl2_U0_SDF_stage_wrap_c_0_n_0 ),
        .Q(\FIFO_reg[2][1][2]_U0_SDF_stage_wrap_c_1_0 ),
        .R(1'b0));
  FDRE \FIFO_reg[2][1][3]_U0_SDF_stage_wrap_c_1 
       (.C(clk),
        .CE(1'b1),
        .D(\FIFO_reg[1][1][3]_srl2_U0_SDF_stage_wrap_c_0_n_0 ),
        .Q(\FIFO_reg[2][1][3]_U0_SDF_stage_wrap_c_1_0 ),
        .R(1'b0));
  FDRE \FIFO_reg[2][1][4]_U0_SDF_stage_wrap_c_1 
       (.C(clk),
        .CE(1'b1),
        .D(\FIFO_reg[1][1][4]_srl2_U0_SDF_stage_wrap_c_0_n_0 ),
        .Q(\FIFO_reg[2][1][4]_U0_SDF_stage_wrap_c_1_0 ),
        .R(1'b0));
  FDRE \FIFO_reg[2][1][5]_U0_SDF_stage_wrap_c_1 
       (.C(clk),
        .CE(1'b1),
        .D(\FIFO_reg[1][1][5]_srl2_U0_SDF_stage_wrap_c_0_n_0 ),
        .Q(\FIFO_reg[2][1][5]_U0_SDF_stage_wrap_c_1_0 ),
        .R(1'b0));
  FDRE \FIFO_reg[2][1][6]_U0_SDF_stage_wrap_c_1 
       (.C(clk),
        .CE(1'b1),
        .D(\FIFO_reg[1][1][6]_srl2_U0_SDF_stage_wrap_c_0_n_0 ),
        .Q(\FIFO_reg[2][1][6]_U0_SDF_stage_wrap_c_1_0 ),
        .R(1'b0));
  FDRE \FIFO_reg[2][1][7]_U0_SDF_stage_wrap_c_1 
       (.C(clk),
        .CE(1'b1),
        .D(\FIFO_reg[1][1][7]_srl2_U0_SDF_stage_wrap_c_0_n_0 ),
        .Q(\FIFO_reg[2][1][7]_U0_SDF_stage_wrap_c_1_0 ),
        .R(1'b0));
  FDRE \FIFO_reg[2][1][8]_U0_SDF_stage_wrap_c_1 
       (.C(clk),
        .CE(1'b1),
        .D(\FIFO_reg[1][1][8]_srl2_U0_SDF_stage_wrap_c_0_n_0 ),
        .Q(\FIFO_reg[2][1][8]_U0_SDF_stage_wrap_c_1_0 ),
        .R(1'b0));
  FDRE \FIFO_reg[2][1][9]_U0_SDF_stage_wrap_c_1 
       (.C(clk),
        .CE(1'b1),
        .D(\FIFO_reg[1][1][9]_srl2_U0_SDF_stage_wrap_c_0_n_0 ),
        .Q(\FIFO_reg[2][1][9]_U0_SDF_stage_wrap_c_1_0 ),
        .R(1'b0));
  FDCE \FIFO_reg[3][0][0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\FIFO_reg[3][0][0]_0 ),
        .Q(D[0]));
  FDCE \FIFO_reg[3][0][10] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\FIFO_reg[3][0][10]_0 ),
        .Q(D[10]));
  FDCE \FIFO_reg[3][0][11] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\FIFO_reg[3][0][11]_0 ),
        .Q(D[11]));
  FDCE \FIFO_reg[3][0][12] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\FIFO_reg[3][0][12]_0 ),
        .Q(D[12]));
  FDCE \FIFO_reg[3][0][13] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\FIFO_reg[3][0][13]_0 ),
        .Q(D[13]));
  FDCE \FIFO_reg[3][0][14] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\FIFO_reg[3][0][14]_0 ),
        .Q(D[14]));
  FDCE \FIFO_reg[3][0][15] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\FIFO_reg[3][0][15]_0 ),
        .Q(D[15]));
  FDCE \FIFO_reg[3][0][1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\FIFO_reg[3][0][1]_0 ),
        .Q(D[1]));
  FDCE \FIFO_reg[3][0][2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\FIFO_reg[3][0][2]_0 ),
        .Q(D[2]));
  FDCE \FIFO_reg[3][0][3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\FIFO_reg[3][0][3]_0 ),
        .Q(D[3]));
  FDCE \FIFO_reg[3][0][4] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\FIFO_reg[3][0][4]_0 ),
        .Q(D[4]));
  FDCE \FIFO_reg[3][0][5] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\FIFO_reg[3][0][5]_0 ),
        .Q(D[5]));
  FDCE \FIFO_reg[3][0][6] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\FIFO_reg[3][0][6]_0 ),
        .Q(D[6]));
  FDCE \FIFO_reg[3][0][7] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\FIFO_reg[3][0][7]_0 ),
        .Q(D[7]));
  FDCE \FIFO_reg[3][0][8] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\FIFO_reg[3][0][8]_0 ),
        .Q(D[8]));
  FDCE \FIFO_reg[3][0][9] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\FIFO_reg[3][0][9]_0 ),
        .Q(D[9]));
  FDCE \FIFO_reg[3][1][0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\FIFO_reg[3][1][0]_0 ),
        .Q(\FIFO_reg[3][1][15]_0 [0]));
  FDCE \FIFO_reg[3][1][10] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\FIFO_reg[3][1][10]_0 ),
        .Q(\FIFO_reg[3][1][15]_0 [10]));
  FDCE \FIFO_reg[3][1][11] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\FIFO_reg[3][1][11]_0 ),
        .Q(\FIFO_reg[3][1][15]_0 [11]));
  FDCE \FIFO_reg[3][1][12] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\FIFO_reg[3][1][12]_0 ),
        .Q(\FIFO_reg[3][1][15]_0 [12]));
  FDCE \FIFO_reg[3][1][13] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\FIFO_reg[3][1][13]_0 ),
        .Q(\FIFO_reg[3][1][15]_0 [13]));
  FDCE \FIFO_reg[3][1][14] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\FIFO_reg[3][1][14]_0 ),
        .Q(\FIFO_reg[3][1][15]_0 [14]));
  FDCE \FIFO_reg[3][1][15] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\FIFO_reg[3][1][15]_2 ),
        .Q(\FIFO_reg[3][1][15]_0 [15]));
  FDCE \FIFO_reg[3][1][1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\FIFO_reg[3][1][1]_0 ),
        .Q(\FIFO_reg[3][1][15]_0 [1]));
  FDCE \FIFO_reg[3][1][2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\FIFO_reg[3][1][2]_0 ),
        .Q(\FIFO_reg[3][1][15]_0 [2]));
  FDCE \FIFO_reg[3][1][3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\FIFO_reg[3][1][3]_0 ),
        .Q(\FIFO_reg[3][1][15]_0 [3]));
  FDCE \FIFO_reg[3][1][4] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\FIFO_reg[3][1][4]_0 ),
        .Q(\FIFO_reg[3][1][15]_0 [4]));
  FDCE \FIFO_reg[3][1][5] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\FIFO_reg[3][1][5]_0 ),
        .Q(\FIFO_reg[3][1][15]_0 [5]));
  FDCE \FIFO_reg[3][1][6] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\FIFO_reg[3][1][6]_0 ),
        .Q(\FIFO_reg[3][1][15]_0 [6]));
  FDCE \FIFO_reg[3][1][7] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\FIFO_reg[3][1][7]_0 ),
        .Q(\FIFO_reg[3][1][15]_0 [7]));
  FDCE \FIFO_reg[3][1][8] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\FIFO_reg[3][1][8]_0 ),
        .Q(\FIFO_reg[3][1][15]_0 [8]));
  FDCE \FIFO_reg[3][1][9] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\FIFO_reg[3][1][9]_0 ),
        .Q(\FIFO_reg[3][1][15]_0 [9]));
  LUT1 #(
    .INIT(2'h1)) 
    arg_carry__2_i_1__0
       (.I0(arg_carry__2[3]),
        .O(DI));
  LUT2 #(
    .INIT(4'h6)) 
    arg_carry__2_i_2__0
       (.I0(Q[3]),
        .I1(arg_carry__2[3]),
        .O(S[3]));
  LUT2 #(
    .INIT(4'h6)) 
    arg_carry__2_i_3__0
       (.I0(Q[2]),
        .I1(arg_carry__2[2]),
        .O(S[2]));
  LUT2 #(
    .INIT(4'h6)) 
    arg_carry__2_i_4__0
       (.I0(Q[1]),
        .I1(arg_carry__2[1]),
        .O(S[1]));
  LUT2 #(
    .INIT(4'h6)) 
    arg_carry__2_i_5__0
       (.I0(Q[0]),
        .I1(arg_carry__2[0]),
        .O(S[0]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__2_i_1__3
       (.I0(\arg_inferred__0/i__carry__2_0 [3]),
        .O(\Data_in_ppF_reg[1][15] ));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry__2_i_2__12
       (.I0(\arg_inferred__0/i__carry__2 [3]),
        .I1(\arg_inferred__0/i__carry__2_0 [3]),
        .O(\FIFO_reg[3][1][15]_1 [3]));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry__2_i_3__14
       (.I0(\arg_inferred__0/i__carry__2 [2]),
        .I1(\arg_inferred__0/i__carry__2_0 [2]),
        .O(\FIFO_reg[3][1][15]_1 [2]));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry__2_i_4__4
       (.I0(\arg_inferred__0/i__carry__2 [1]),
        .I1(\arg_inferred__0/i__carry__2_0 [1]),
        .O(\FIFO_reg[3][1][15]_1 [1]));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry__2_i_5__0
       (.I0(\arg_inferred__0/i__carry__2 [0]),
        .I1(\arg_inferred__0/i__carry__2_0 [0]),
        .O(\FIFO_reg[3][1][15]_1 [0]));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry_i_2__27
       (.I0(reset),
        .I1(CO),
        .O(reset_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry_i_2__28
       (.I0(reset),
        .I1(\ltOp_inferred__2/i__carry ),
        .O(reset_1));
  LUT2 #(
    .INIT(4'hE)) 
    i__carry_i_2__6
       (.I0(CO),
        .I1(reset),
        .O(reset_2));
  LUT2 #(
    .INIT(4'hE)) 
    i__carry_i_2__7
       (.I0(\ltOp_inferred__2/i__carry ),
        .I1(reset),
        .O(reset_3));
endmodule

(* ORIG_REF_NAME = "SR_FIFO" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_SR_FIFO__parameterized3
   (reset_0,
    reset_1,
    S,
    \FIFO_reg[1][1][15]_0 ,
    reset_2,
    reset_3,
    DI,
    \Data_in_ppF_reg[1][15] ,
    \FIFO_reg[1][0][15]_0 ,
    \FIFO_reg[1][1][15]_1 ,
    reset,
    CO,
    \ltOp_inferred__2/i__carry ,
    Q,
    arg_carry__2,
    \arg_inferred__0/i__carry__2 ,
    \arg_inferred__0/i__carry__2_0 ,
    D,
    clk,
    \FIFO_reg[0][1][15]_0 );
  output [0:0]reset_0;
  output [0:0]reset_1;
  output [3:0]S;
  output [3:0]\FIFO_reg[1][1][15]_0 ;
  output [0:0]reset_2;
  output [0:0]reset_3;
  output [0:0]DI;
  output [0:0]\Data_in_ppF_reg[1][15] ;
  output [15:0]\FIFO_reg[1][0][15]_0 ;
  output [15:0]\FIFO_reg[1][1][15]_1 ;
  input reset;
  input [0:0]CO;
  input [0:0]\ltOp_inferred__2/i__carry ;
  input [3:0]Q;
  input [3:0]arg_carry__2;
  input [3:0]\arg_inferred__0/i__carry__2 ;
  input [3:0]\arg_inferred__0/i__carry__2_0 ;
  input [15:0]D;
  input clk;
  input [15:0]\FIFO_reg[0][1][15]_0 ;

  wire [0:0]CO;
  wire [15:0]D;
  wire [0:0]DI;
  wire [0:0]\Data_in_ppF_reg[1][15] ;
  wire [15:0]\FIFO_reg[0][0]_34 ;
  wire [15:0]\FIFO_reg[0][1][15]_0 ;
  wire [15:0]\FIFO_reg[0][1]_35 ;
  wire [15:0]\FIFO_reg[1][0][15]_0 ;
  wire [3:0]\FIFO_reg[1][1][15]_0 ;
  wire [15:0]\FIFO_reg[1][1][15]_1 ;
  wire [3:0]Q;
  wire [3:0]S;
  wire [3:0]arg_carry__2;
  wire [3:0]\arg_inferred__0/i__carry__2 ;
  wire [3:0]\arg_inferred__0/i__carry__2_0 ;
  wire clk;
  wire [0:0]\ltOp_inferred__2/i__carry ;
  wire reset;
  wire [0:0]reset_0;
  wire [0:0]reset_1;
  wire [0:0]reset_2;
  wire [0:0]reset_3;

  FDCE \FIFO_reg[0][0][0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(D[0]),
        .Q(\FIFO_reg[0][0]_34 [0]));
  FDCE \FIFO_reg[0][0][10] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(D[10]),
        .Q(\FIFO_reg[0][0]_34 [10]));
  FDCE \FIFO_reg[0][0][11] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(D[11]),
        .Q(\FIFO_reg[0][0]_34 [11]));
  FDCE \FIFO_reg[0][0][12] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(D[12]),
        .Q(\FIFO_reg[0][0]_34 [12]));
  FDCE \FIFO_reg[0][0][13] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(D[13]),
        .Q(\FIFO_reg[0][0]_34 [13]));
  FDCE \FIFO_reg[0][0][14] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(D[14]),
        .Q(\FIFO_reg[0][0]_34 [14]));
  FDCE \FIFO_reg[0][0][15] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(D[15]),
        .Q(\FIFO_reg[0][0]_34 [15]));
  FDCE \FIFO_reg[0][0][1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(D[1]),
        .Q(\FIFO_reg[0][0]_34 [1]));
  FDCE \FIFO_reg[0][0][2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(D[2]),
        .Q(\FIFO_reg[0][0]_34 [2]));
  FDCE \FIFO_reg[0][0][3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(D[3]),
        .Q(\FIFO_reg[0][0]_34 [3]));
  FDCE \FIFO_reg[0][0][4] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(D[4]),
        .Q(\FIFO_reg[0][0]_34 [4]));
  FDCE \FIFO_reg[0][0][5] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(D[5]),
        .Q(\FIFO_reg[0][0]_34 [5]));
  FDCE \FIFO_reg[0][0][6] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(D[6]),
        .Q(\FIFO_reg[0][0]_34 [6]));
  FDCE \FIFO_reg[0][0][7] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(D[7]),
        .Q(\FIFO_reg[0][0]_34 [7]));
  FDCE \FIFO_reg[0][0][8] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(D[8]),
        .Q(\FIFO_reg[0][0]_34 [8]));
  FDCE \FIFO_reg[0][0][9] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(D[9]),
        .Q(\FIFO_reg[0][0]_34 [9]));
  FDCE \FIFO_reg[0][1][0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\FIFO_reg[0][1][15]_0 [0]),
        .Q(\FIFO_reg[0][1]_35 [0]));
  FDCE \FIFO_reg[0][1][10] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\FIFO_reg[0][1][15]_0 [10]),
        .Q(\FIFO_reg[0][1]_35 [10]));
  FDCE \FIFO_reg[0][1][11] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\FIFO_reg[0][1][15]_0 [11]),
        .Q(\FIFO_reg[0][1]_35 [11]));
  FDCE \FIFO_reg[0][1][12] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\FIFO_reg[0][1][15]_0 [12]),
        .Q(\FIFO_reg[0][1]_35 [12]));
  FDCE \FIFO_reg[0][1][13] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\FIFO_reg[0][1][15]_0 [13]),
        .Q(\FIFO_reg[0][1]_35 [13]));
  FDCE \FIFO_reg[0][1][14] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\FIFO_reg[0][1][15]_0 [14]),
        .Q(\FIFO_reg[0][1]_35 [14]));
  FDCE \FIFO_reg[0][1][15] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\FIFO_reg[0][1][15]_0 [15]),
        .Q(\FIFO_reg[0][1]_35 [15]));
  FDCE \FIFO_reg[0][1][1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\FIFO_reg[0][1][15]_0 [1]),
        .Q(\FIFO_reg[0][1]_35 [1]));
  FDCE \FIFO_reg[0][1][2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\FIFO_reg[0][1][15]_0 [2]),
        .Q(\FIFO_reg[0][1]_35 [2]));
  FDCE \FIFO_reg[0][1][3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\FIFO_reg[0][1][15]_0 [3]),
        .Q(\FIFO_reg[0][1]_35 [3]));
  FDCE \FIFO_reg[0][1][4] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\FIFO_reg[0][1][15]_0 [4]),
        .Q(\FIFO_reg[0][1]_35 [4]));
  FDCE \FIFO_reg[0][1][5] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\FIFO_reg[0][1][15]_0 [5]),
        .Q(\FIFO_reg[0][1]_35 [5]));
  FDCE \FIFO_reg[0][1][6] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\FIFO_reg[0][1][15]_0 [6]),
        .Q(\FIFO_reg[0][1]_35 [6]));
  FDCE \FIFO_reg[0][1][7] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\FIFO_reg[0][1][15]_0 [7]),
        .Q(\FIFO_reg[0][1]_35 [7]));
  FDCE \FIFO_reg[0][1][8] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\FIFO_reg[0][1][15]_0 [8]),
        .Q(\FIFO_reg[0][1]_35 [8]));
  FDCE \FIFO_reg[0][1][9] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\FIFO_reg[0][1][15]_0 [9]),
        .Q(\FIFO_reg[0][1]_35 [9]));
  FDCE \FIFO_reg[1][0][0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\FIFO_reg[0][0]_34 [0]),
        .Q(\FIFO_reg[1][0][15]_0 [0]));
  FDCE \FIFO_reg[1][0][10] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\FIFO_reg[0][0]_34 [10]),
        .Q(\FIFO_reg[1][0][15]_0 [10]));
  FDCE \FIFO_reg[1][0][11] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\FIFO_reg[0][0]_34 [11]),
        .Q(\FIFO_reg[1][0][15]_0 [11]));
  FDCE \FIFO_reg[1][0][12] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\FIFO_reg[0][0]_34 [12]),
        .Q(\FIFO_reg[1][0][15]_0 [12]));
  FDCE \FIFO_reg[1][0][13] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\FIFO_reg[0][0]_34 [13]),
        .Q(\FIFO_reg[1][0][15]_0 [13]));
  FDCE \FIFO_reg[1][0][14] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\FIFO_reg[0][0]_34 [14]),
        .Q(\FIFO_reg[1][0][15]_0 [14]));
  FDCE \FIFO_reg[1][0][15] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\FIFO_reg[0][0]_34 [15]),
        .Q(\FIFO_reg[1][0][15]_0 [15]));
  FDCE \FIFO_reg[1][0][1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\FIFO_reg[0][0]_34 [1]),
        .Q(\FIFO_reg[1][0][15]_0 [1]));
  FDCE \FIFO_reg[1][0][2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\FIFO_reg[0][0]_34 [2]),
        .Q(\FIFO_reg[1][0][15]_0 [2]));
  FDCE \FIFO_reg[1][0][3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\FIFO_reg[0][0]_34 [3]),
        .Q(\FIFO_reg[1][0][15]_0 [3]));
  FDCE \FIFO_reg[1][0][4] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\FIFO_reg[0][0]_34 [4]),
        .Q(\FIFO_reg[1][0][15]_0 [4]));
  FDCE \FIFO_reg[1][0][5] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\FIFO_reg[0][0]_34 [5]),
        .Q(\FIFO_reg[1][0][15]_0 [5]));
  FDCE \FIFO_reg[1][0][6] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\FIFO_reg[0][0]_34 [6]),
        .Q(\FIFO_reg[1][0][15]_0 [6]));
  FDCE \FIFO_reg[1][0][7] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\FIFO_reg[0][0]_34 [7]),
        .Q(\FIFO_reg[1][0][15]_0 [7]));
  FDCE \FIFO_reg[1][0][8] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\FIFO_reg[0][0]_34 [8]),
        .Q(\FIFO_reg[1][0][15]_0 [8]));
  FDCE \FIFO_reg[1][0][9] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\FIFO_reg[0][0]_34 [9]),
        .Q(\FIFO_reg[1][0][15]_0 [9]));
  FDCE \FIFO_reg[1][1][0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\FIFO_reg[0][1]_35 [0]),
        .Q(\FIFO_reg[1][1][15]_1 [0]));
  FDCE \FIFO_reg[1][1][10] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\FIFO_reg[0][1]_35 [10]),
        .Q(\FIFO_reg[1][1][15]_1 [10]));
  FDCE \FIFO_reg[1][1][11] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\FIFO_reg[0][1]_35 [11]),
        .Q(\FIFO_reg[1][1][15]_1 [11]));
  FDCE \FIFO_reg[1][1][12] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\FIFO_reg[0][1]_35 [12]),
        .Q(\FIFO_reg[1][1][15]_1 [12]));
  FDCE \FIFO_reg[1][1][13] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\FIFO_reg[0][1]_35 [13]),
        .Q(\FIFO_reg[1][1][15]_1 [13]));
  FDCE \FIFO_reg[1][1][14] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\FIFO_reg[0][1]_35 [14]),
        .Q(\FIFO_reg[1][1][15]_1 [14]));
  FDCE \FIFO_reg[1][1][15] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\FIFO_reg[0][1]_35 [15]),
        .Q(\FIFO_reg[1][1][15]_1 [15]));
  FDCE \FIFO_reg[1][1][1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\FIFO_reg[0][1]_35 [1]),
        .Q(\FIFO_reg[1][1][15]_1 [1]));
  FDCE \FIFO_reg[1][1][2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\FIFO_reg[0][1]_35 [2]),
        .Q(\FIFO_reg[1][1][15]_1 [2]));
  FDCE \FIFO_reg[1][1][3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\FIFO_reg[0][1]_35 [3]),
        .Q(\FIFO_reg[1][1][15]_1 [3]));
  FDCE \FIFO_reg[1][1][4] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\FIFO_reg[0][1]_35 [4]),
        .Q(\FIFO_reg[1][1][15]_1 [4]));
  FDCE \FIFO_reg[1][1][5] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\FIFO_reg[0][1]_35 [5]),
        .Q(\FIFO_reg[1][1][15]_1 [5]));
  FDCE \FIFO_reg[1][1][6] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\FIFO_reg[0][1]_35 [6]),
        .Q(\FIFO_reg[1][1][15]_1 [6]));
  FDCE \FIFO_reg[1][1][7] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\FIFO_reg[0][1]_35 [7]),
        .Q(\FIFO_reg[1][1][15]_1 [7]));
  FDCE \FIFO_reg[1][1][8] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\FIFO_reg[0][1]_35 [8]),
        .Q(\FIFO_reg[1][1][15]_1 [8]));
  FDCE \FIFO_reg[1][1][9] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\FIFO_reg[0][1]_35 [9]),
        .Q(\FIFO_reg[1][1][15]_1 [9]));
  LUT1 #(
    .INIT(2'h1)) 
    arg_carry__2_i_1__1
       (.I0(arg_carry__2[3]),
        .O(DI));
  LUT2 #(
    .INIT(4'h6)) 
    arg_carry__2_i_2__1
       (.I0(Q[3]),
        .I1(arg_carry__2[3]),
        .O(S[3]));
  LUT2 #(
    .INIT(4'h6)) 
    arg_carry__2_i_3__1
       (.I0(Q[2]),
        .I1(arg_carry__2[2]),
        .O(S[2]));
  LUT2 #(
    .INIT(4'h6)) 
    arg_carry__2_i_4__1
       (.I0(Q[1]),
        .I1(arg_carry__2[1]),
        .O(S[1]));
  LUT2 #(
    .INIT(4'h6)) 
    arg_carry__2_i_5__1
       (.I0(Q[0]),
        .I1(arg_carry__2[0]),
        .O(S[0]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__2_i_1__7
       (.I0(\arg_inferred__0/i__carry__2_0 [3]),
        .O(\Data_in_ppF_reg[1][15] ));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry__2_i_2__15
       (.I0(\arg_inferred__0/i__carry__2 [3]),
        .I1(\arg_inferred__0/i__carry__2_0 [3]),
        .O(\FIFO_reg[1][1][15]_0 [3]));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry__2_i_3__17
       (.I0(\arg_inferred__0/i__carry__2 [2]),
        .I1(\arg_inferred__0/i__carry__2_0 [2]),
        .O(\FIFO_reg[1][1][15]_0 [2]));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry__2_i_4__7
       (.I0(\arg_inferred__0/i__carry__2 [1]),
        .I1(\arg_inferred__0/i__carry__2_0 [1]),
        .O(\FIFO_reg[1][1][15]_0 [1]));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry__2_i_5__1
       (.I0(\arg_inferred__0/i__carry__2 [0]),
        .I1(\arg_inferred__0/i__carry__2_0 [0]),
        .O(\FIFO_reg[1][1][15]_0 [0]));
  LUT2 #(
    .INIT(4'hE)) 
    i__carry_i_2__12
       (.I0(CO),
        .I1(reset),
        .O(reset_2));
  LUT2 #(
    .INIT(4'hE)) 
    i__carry_i_2__13
       (.I0(\ltOp_inferred__2/i__carry ),
        .I1(reset),
        .O(reset_3));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry_i_2__33
       (.I0(reset),
        .I1(CO),
        .O(reset_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry_i_2__34
       (.I0(reset),
        .I1(\ltOp_inferred__2/i__carry ),
        .O(reset_1));
endmodule

(* ORIG_REF_NAME = "SR_FIFO" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_SR_FIFO__parameterized5
   (reset_0,
    reset_1,
    S,
    \FIFO_reg[0][1][15]_0 ,
    reset_2,
    reset_3,
    DI,
    \Data_in_ppF_reg[1][15] ,
    \FIFO_reg[0][0][15]_0 ,
    \FIFO_reg[0][1][15]_1 ,
    reset,
    CO,
    \ltOp_inferred__2/i__carry ,
    Q,
    arg_carry__2,
    \arg_inferred__0/i__carry__2 ,
    \arg_inferred__0/i__carry__2_0 ,
    D,
    clk,
    \FIFO_reg[0][1][15]_2 );
  output [0:0]reset_0;
  output [0:0]reset_1;
  output [3:0]S;
  output [3:0]\FIFO_reg[0][1][15]_0 ;
  output [0:0]reset_2;
  output [0:0]reset_3;
  output [0:0]DI;
  output [0:0]\Data_in_ppF_reg[1][15] ;
  output [15:0]\FIFO_reg[0][0][15]_0 ;
  output [15:0]\FIFO_reg[0][1][15]_1 ;
  input reset;
  input [0:0]CO;
  input [0:0]\ltOp_inferred__2/i__carry ;
  input [3:0]Q;
  input [3:0]arg_carry__2;
  input [3:0]\arg_inferred__0/i__carry__2 ;
  input [3:0]\arg_inferred__0/i__carry__2_0 ;
  input [15:0]D;
  input clk;
  input [15:0]\FIFO_reg[0][1][15]_2 ;

  wire [0:0]CO;
  wire [15:0]D;
  wire [0:0]DI;
  wire [0:0]\Data_in_ppF_reg[1][15] ;
  wire [15:0]\FIFO_reg[0][0][15]_0 ;
  wire [3:0]\FIFO_reg[0][1][15]_0 ;
  wire [15:0]\FIFO_reg[0][1][15]_1 ;
  wire [15:0]\FIFO_reg[0][1][15]_2 ;
  wire [3:0]Q;
  wire [3:0]S;
  wire [3:0]arg_carry__2;
  wire [3:0]\arg_inferred__0/i__carry__2 ;
  wire [3:0]\arg_inferred__0/i__carry__2_0 ;
  wire clk;
  wire [0:0]\ltOp_inferred__2/i__carry ;
  wire reset;
  wire [0:0]reset_0;
  wire [0:0]reset_1;
  wire [0:0]reset_2;
  wire [0:0]reset_3;

  FDCE \FIFO_reg[0][0][0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(D[0]),
        .Q(\FIFO_reg[0][0][15]_0 [0]));
  FDCE \FIFO_reg[0][0][10] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(D[10]),
        .Q(\FIFO_reg[0][0][15]_0 [10]));
  FDCE \FIFO_reg[0][0][11] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(D[11]),
        .Q(\FIFO_reg[0][0][15]_0 [11]));
  FDCE \FIFO_reg[0][0][12] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(D[12]),
        .Q(\FIFO_reg[0][0][15]_0 [12]));
  FDCE \FIFO_reg[0][0][13] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(D[13]),
        .Q(\FIFO_reg[0][0][15]_0 [13]));
  FDCE \FIFO_reg[0][0][14] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(D[14]),
        .Q(\FIFO_reg[0][0][15]_0 [14]));
  FDCE \FIFO_reg[0][0][15] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(D[15]),
        .Q(\FIFO_reg[0][0][15]_0 [15]));
  FDCE \FIFO_reg[0][0][1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(D[1]),
        .Q(\FIFO_reg[0][0][15]_0 [1]));
  FDCE \FIFO_reg[0][0][2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(D[2]),
        .Q(\FIFO_reg[0][0][15]_0 [2]));
  FDCE \FIFO_reg[0][0][3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(D[3]),
        .Q(\FIFO_reg[0][0][15]_0 [3]));
  FDCE \FIFO_reg[0][0][4] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(D[4]),
        .Q(\FIFO_reg[0][0][15]_0 [4]));
  FDCE \FIFO_reg[0][0][5] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(D[5]),
        .Q(\FIFO_reg[0][0][15]_0 [5]));
  FDCE \FIFO_reg[0][0][6] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(D[6]),
        .Q(\FIFO_reg[0][0][15]_0 [6]));
  FDCE \FIFO_reg[0][0][7] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(D[7]),
        .Q(\FIFO_reg[0][0][15]_0 [7]));
  FDCE \FIFO_reg[0][0][8] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(D[8]),
        .Q(\FIFO_reg[0][0][15]_0 [8]));
  FDCE \FIFO_reg[0][0][9] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(D[9]),
        .Q(\FIFO_reg[0][0][15]_0 [9]));
  FDCE \FIFO_reg[0][1][0] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\FIFO_reg[0][1][15]_2 [0]),
        .Q(\FIFO_reg[0][1][15]_1 [0]));
  FDCE \FIFO_reg[0][1][10] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\FIFO_reg[0][1][15]_2 [10]),
        .Q(\FIFO_reg[0][1][15]_1 [10]));
  FDCE \FIFO_reg[0][1][11] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\FIFO_reg[0][1][15]_2 [11]),
        .Q(\FIFO_reg[0][1][15]_1 [11]));
  FDCE \FIFO_reg[0][1][12] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\FIFO_reg[0][1][15]_2 [12]),
        .Q(\FIFO_reg[0][1][15]_1 [12]));
  FDCE \FIFO_reg[0][1][13] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\FIFO_reg[0][1][15]_2 [13]),
        .Q(\FIFO_reg[0][1][15]_1 [13]));
  FDCE \FIFO_reg[0][1][14] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\FIFO_reg[0][1][15]_2 [14]),
        .Q(\FIFO_reg[0][1][15]_1 [14]));
  FDCE \FIFO_reg[0][1][15] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\FIFO_reg[0][1][15]_2 [15]),
        .Q(\FIFO_reg[0][1][15]_1 [15]));
  FDCE \FIFO_reg[0][1][1] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\FIFO_reg[0][1][15]_2 [1]),
        .Q(\FIFO_reg[0][1][15]_1 [1]));
  FDCE \FIFO_reg[0][1][2] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\FIFO_reg[0][1][15]_2 [2]),
        .Q(\FIFO_reg[0][1][15]_1 [2]));
  FDCE \FIFO_reg[0][1][3] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\FIFO_reg[0][1][15]_2 [3]),
        .Q(\FIFO_reg[0][1][15]_1 [3]));
  FDCE \FIFO_reg[0][1][4] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\FIFO_reg[0][1][15]_2 [4]),
        .Q(\FIFO_reg[0][1][15]_1 [4]));
  FDCE \FIFO_reg[0][1][5] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\FIFO_reg[0][1][15]_2 [5]),
        .Q(\FIFO_reg[0][1][15]_1 [5]));
  FDCE \FIFO_reg[0][1][6] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\FIFO_reg[0][1][15]_2 [6]),
        .Q(\FIFO_reg[0][1][15]_1 [6]));
  FDCE \FIFO_reg[0][1][7] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\FIFO_reg[0][1][15]_2 [7]),
        .Q(\FIFO_reg[0][1][15]_1 [7]));
  FDCE \FIFO_reg[0][1][8] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\FIFO_reg[0][1][15]_2 [8]),
        .Q(\FIFO_reg[0][1][15]_1 [8]));
  FDCE \FIFO_reg[0][1][9] 
       (.C(clk),
        .CE(1'b1),
        .CLR(reset),
        .D(\FIFO_reg[0][1][15]_2 [9]),
        .Q(\FIFO_reg[0][1][15]_1 [9]));
  LUT1 #(
    .INIT(2'h1)) 
    arg_carry__2_i_1__2
       (.I0(arg_carry__2[3]),
        .O(DI));
  LUT2 #(
    .INIT(4'h6)) 
    arg_carry__2_i_2__2
       (.I0(Q[3]),
        .I1(arg_carry__2[3]),
        .O(S[3]));
  LUT2 #(
    .INIT(4'h6)) 
    arg_carry__2_i_3__2
       (.I0(Q[2]),
        .I1(arg_carry__2[2]),
        .O(S[2]));
  LUT2 #(
    .INIT(4'h6)) 
    arg_carry__2_i_4__2
       (.I0(Q[1]),
        .I1(arg_carry__2[1]),
        .O(S[1]));
  LUT2 #(
    .INIT(4'h6)) 
    arg_carry__2_i_5__2
       (.I0(Q[0]),
        .I1(arg_carry__2[0]),
        .O(S[0]));
  LUT1 #(
    .INIT(2'h1)) 
    i__carry__2_i_1__11
       (.I0(\arg_inferred__0/i__carry__2_0 [3]),
        .O(\Data_in_ppF_reg[1][15] ));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry__2_i_2__18
       (.I0(\arg_inferred__0/i__carry__2 [3]),
        .I1(\arg_inferred__0/i__carry__2_0 [3]),
        .O(\FIFO_reg[0][1][15]_0 [3]));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry__2_i_3__20
       (.I0(\arg_inferred__0/i__carry__2 [2]),
        .I1(\arg_inferred__0/i__carry__2_0 [2]),
        .O(\FIFO_reg[0][1][15]_0 [2]));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry__2_i_4__10
       (.I0(\arg_inferred__0/i__carry__2 [1]),
        .I1(\arg_inferred__0/i__carry__2_0 [1]),
        .O(\FIFO_reg[0][1][15]_0 [1]));
  LUT2 #(
    .INIT(4'h6)) 
    i__carry__2_i_5__2
       (.I0(\arg_inferred__0/i__carry__2 [0]),
        .I1(\arg_inferred__0/i__carry__2_0 [0]),
        .O(\FIFO_reg[0][1][15]_0 [0]));
  LUT2 #(
    .INIT(4'hE)) 
    i__carry_i_2__18
       (.I0(CO),
        .I1(reset),
        .O(reset_2));
  LUT2 #(
    .INIT(4'hE)) 
    i__carry_i_2__19
       (.I0(\ltOp_inferred__2/i__carry ),
        .I1(reset),
        .O(reset_3));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry_i_2__39
       (.I0(reset),
        .I1(CO),
        .O(reset_0));
  LUT2 #(
    .INIT(4'h1)) 
    i__carry_i_2__40
       (.I0(reset),
        .I1(\ltOp_inferred__2/i__carry ),
        .O(reset_1));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TF_ROM
   (B,
    \data_counter_ppF_reg[3] ,
    Q);
  output [6:0]B;
  output [7:0]\data_counter_ppF_reg[3] ;
  input [3:0]Q;

  wire [6:0]B;
  wire [3:0]Q;
  wire [7:0]\data_counter_ppF_reg[3] ;

  LUT4 #(
    .INIT(16'h6662)) 
    arg__0_i_1
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(\data_counter_ppF_reg[3] [7]));
  LUT4 #(
    .INIT(16'h6663)) 
    arg__0_i_2
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[0]),
        .O(\data_counter_ppF_reg[3] [6]));
  LUT4 #(
    .INIT(16'hA590)) 
    arg__0_i_3
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[0]),
        .O(\data_counter_ppF_reg[3] [5]));
  LUT4 #(
    .INIT(16'hA548)) 
    arg__0_i_4
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(Q[0]),
        .O(\data_counter_ppF_reg[3] [4]));
  LUT4 #(
    .INIT(16'hBD90)) 
    arg__0_i_5
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[0]),
        .O(\data_counter_ppF_reg[3] [3]));
  LUT4 #(
    .INIT(16'h4290)) 
    arg__0_i_6
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[0]),
        .O(\data_counter_ppF_reg[3] [2]));
  LUT4 #(
    .INIT(16'h8610)) 
    arg__0_i_7
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(\data_counter_ppF_reg[3] [1]));
  LUT3 #(
    .INIT(8'h9C)) 
    arg__0_i_8
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .O(\data_counter_ppF_reg[3] [0]));
  LUT4 #(
    .INIT(16'h555C)) 
    arg_i_2
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(B[6]));
  LUT4 #(
    .INIT(16'h6A90)) 
    arg_i_3
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(B[5]));
  LUT3 #(
    .INIT(8'hA4)) 
    arg_i_4
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(Q[0]),
        .O(B[4]));
  LUT4 #(
    .INIT(16'hEAB0)) 
    arg_i_5
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(B[3]));
  LUT4 #(
    .INIT(16'h14A0)) 
    arg_i_6
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[0]),
        .O(B[2]));
  LUT4 #(
    .INIT(16'h4830)) 
    arg_i_7
       (.I0(Q[2]),
        .I1(Q[3]),
        .I2(Q[1]),
        .I3(Q[0]),
        .O(B[1]));
  LUT3 #(
    .INIT(8'h78)) 
    arg_i_8
       (.I0(Q[0]),
        .I1(Q[2]),
        .I2(Q[1]),
        .O(B[0]));
endmodule

(* ORIG_REF_NAME = "TF_ROM" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TF_ROM__parameterized1
   (B,
    \data_counter_ppF_reg[0] ,
    Q);
  output [1:0]B;
  output [2:0]\data_counter_ppF_reg[0] ;
  input [2:0]Q;

  wire [1:0]B;
  wire [2:0]Q;
  wire [2:0]\data_counter_ppF_reg[0] ;

  LUT3 #(
    .INIT(8'h0E)) 
    \Twiddle_ROM[0][1] 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(B[1]));
  LUT3 #(
    .INIT(8'h38)) 
    arg__0_i_1__0
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(\data_counter_ppF_reg[0] [2]));
  LUT3 #(
    .INIT(8'h4B)) 
    arg__0_i_2__0
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .O(\data_counter_ppF_reg[0] [1]));
  LUT3 #(
    .INIT(8'h82)) 
    arg__0_i_3__0
       (.I0(Q[0]),
        .I1(Q[2]),
        .I2(Q[1]),
        .O(\data_counter_ppF_reg[0] [0]));
  LUT2 #(
    .INIT(4'h2)) 
    arg_i_3__0
       (.I0(Q[0]),
        .I1(Q[2]),
        .O(B[0]));
endmodule

(* ORIG_REF_NAME = "TF_ROM" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_TF_ROM__parameterized3
   (\data_counter_ppF_reg[1] ,
    Q);
  output [1:0]\data_counter_ppF_reg[1] ;
  input [1:0]Q;

  wire [1:0]Q;
  wire [1:0]\data_counter_ppF_reg[1] ;

  LUT2 #(
    .INIT(4'h2)) 
    arg__0_i_1__1
       (.I0(Q[1]),
        .I1(Q[0]),
        .O(\data_counter_ppF_reg[1] [1]));
  LUT1 #(
    .INIT(2'h1)) 
    arg__0_i_2__1
       (.I0(Q[0]),
        .O(\data_counter_ppF_reg[1] [0]));
endmodule

(* CHECK_LICENSE_TYPE = "design_1_SDF_Top_0_0,SDF_Top,{}" *) (* downgradeipidentifiedwarnings = "yes" *) (* ip_definition_source = "module_ref" *) 
(* x_core_info = "SDF_Top,Vivado 2022.1" *) 
(* NotValidForBitStream *)
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix
   (clk,
    reset,
    go_data_counter,
    Re_Data_in,
    Im_Data_in,
    Re_Data_out,
    Im_Data_out);
  (* x_interface_info = "xilinx.com:signal:clock:1.0 clk CLK" *) (* x_interface_parameter = "XIL_INTERFACENAME clk, ASSOCIATED_RESET reset, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN /clk_wiz_clk_out1, INSERT_VIP 0" *) input clk;
  (* x_interface_info = "xilinx.com:signal:reset:1.0 reset RST" *) (* x_interface_parameter = "XIL_INTERFACENAME reset, POLARITY ACTIVE_HIGH, INSERT_VIP 0" *) input reset;
  input go_data_counter;
  input [15:0]Re_Data_in;
  input [15:0]Im_Data_in;
  output [15:0]Re_Data_out;
  output [15:0]Im_Data_out;

  wire [15:0]Im_Data_in;
  wire [15:0]Im_Data_out;
  wire [15:0]Re_Data_in;
  wire [15:0]Re_Data_out;
  wire clk;
  wire go_data_counter;
  wire reset;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_SDF_Top U0
       (.Im_Data_in(Im_Data_in),
        .Im_Data_out(Im_Data_out),
        .Re_Data_in(Re_Data_in),
        .Re_Data_out(Re_Data_out),
        .clk(clk),
        .go_data_counter(go_data_counter),
        .reset(reset));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;
    parameter GRES_WIDTH = 10000;
    parameter GRES_START = 10000;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    wire GRESTORE;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;
    reg GRESTORE_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;
    assign (strong1, weak0) GRESTORE = GRESTORE_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

    initial begin 
	GRESTORE_int = 1'b0;
	#(GRES_START);
	GRESTORE_int = 1'b1;
	#(GRES_WIDTH);
	GRESTORE_int = 1'b0;
    end

endmodule
`endif
