+define+FUNCTIONAL
../pdk/primitives.v 
+define+FUNCTIONAL
+define+UNIT_DELAY=#1
../pdk/sky130_fd_sc_hd.v

../verilog/rtl/AHB_sys_0/AHBlite_64bit_bridge.v 
../verilog/rtl/AHB_sys_0/AHBlite_sys_0.v 
../verilog/rtl/AHB_sys_0/AHBlite_bus0.v
../verilog/rtl/AHB_sys_0/AHBlite_GPIO.v
../verilog/rtl/AHB_sys_0/AHBlite_db_reg.v

#-y ../verilog/rtl/AHB_sys_0/APB_sys_0/
../verilog/rtl/AHB_sys_0/APB_sys_0/APB_WDT32.v
../verilog/rtl/AHB_sys_0/APB_sys_0/APB_TIMER32.v
../verilog/rtl/AHB_sys_0/APB_sys_0/APB_PWM32.v
../verilog/rtl/AHB_sys_0/APB_sys_0/AHB_2_APB.v
../verilog/rtl/AHB_sys_0/APB_sys_0/APB_bus0.v
../verilog/rtl/AHB_sys_0/APB_sys_0/APB_sys_0.v

#-y ../verilog/rtl/IPs
../verilog/rtl/IPs/TIMER32.v
../verilog/rtl/IPs/PWM32.v
../verilog/rtl/IPs/WDT32.v
../verilog/rtl/IPs/spi_master.v
../verilog/rtl/IPs/i2c_master.v
../verilog/rtl/IPs/GPIO.v
../verilog/rtl/IPs/APB_UART.v
../verilog/rtl/IPs/APB_SPI.v
../verilog/rtl/IPs/APB_I2C.v
../dv/DFFRAM_beh.v
+define+NO_HC_CACHE=1
../verilog/rtl/IPs/DMC_32x16.v
../verilog/rtl/IPs/QSPI_XIP_CTRL.v
../verilog/rtl/IPs/AHBSRAM.v
#../verilog/rtl/IPs/DFFRAM.v
#../verilog/rtl/IPs/DFFRAMBB.v
+define+USE_DFFRAM_BEH=1
../verilog/rtl/IPs/RAM_1024x64.v
../verilog/rtl/acc/AHB_SPM.v

+define+USE_DFFRAM_BEH=1
../verilog/rtl/soc_core.v
#../verilog/rtl/NfiVe32.v 
../verilog/rtl/el2_n5_soc_wrapper.v
../verilog/rtl/el2.v
#../verilog/rtl/DFFRFile.v 

EL2_SoC_TB.v
sst26wf080b.v
23LC512.v 
24LC16B.v


