

<!DOCTYPE html>
<html lang="en">

<head>

  <meta charset="utf-8" />
  <meta http-equiv="X-UA-Compatible" content="IE=edge" />
  <meta name="generator" content="HelpNDoc Personal Edition 9.0.0.156">
  <meta name="viewport" content="width=device-width, initial-scale=1" />
  <link rel="icon" href="favicon.ico"/>

  <title>Vectored hardware port</title>
  <meta name="description" content="Complete documentation of IDesignSpec suite of products" /> 
  <meta name="keywords" content="IDesignSpec">



  
  

  <!-- Twitter Card data -->
  <meta name="twitter:card" content="summary">
  <meta name="twitter:title" content="Vectored hardware port">
  <meta name="twitter:description" content="Complete documentation of IDesignSpec suite of products">

  <!-- Open Graph data -->
  <meta property="og:title" content="Vectored hardware port" />
  <meta property="og:type" content="article" />
  <meta property="og:description" content="Complete documentation of IDesignSpec suite of products" />
  <meta property="og:site_name" content="IDesignSpec&trade;" /> 

  <!-- Bootstrap core CSS -->
  <link href="vendors/bootstrap-3.4.1/css/bootstrap.min.css" rel="stylesheet"/>

  <!-- IE10 viewport hack for Surface/desktop Windows 8 bug -->
  <link href="vendors/bootstrap-3.4.1/css/ie10-viewport-bug-workaround.css" rel="stylesheet"/>

  <!-- HTML5 shim and Respond.js for IE8 support of HTML5 elements and media queries -->
  <!--[if lt IE 9]>
      <script src="vendors/html5shiv-3.7.3/html5shiv.min.js"></script>
      <script src="vendors/respond-1.4.2/respond.min.js"></script>
    <![endif]-->

  <!-- JsTree styles -->
  <link href="vendors/jstree-3.3.10/themes/default/style.min.css" rel="stylesheet"/>

  <!-- Hnd styles -->
  <link href="css/layout.min.css" rel="stylesheet" />
  <link href="css/effects.min.css" rel="stylesheet" />
  <link href="css/theme-light-blue.min.css" rel="stylesheet" />
  <link href="css/print.min.css" rel="stylesheet" media="print" />
  <style type="text/css">nav { width: 350px} @media screen and (min-width:769px) { body.md-nav-expanded div#main { margin-left: 350px} body.md-nav-expanded header { padding-left: 364px} }</style>
  <style type="text/css">.navigation #inline-toc { width: auto !important}</style>

  <!-- Content style -->
  <link href="css/hnd.content.css" rel="stylesheet" />

  



</head>

<body class="md-nav-expanded">



  

  <div id="skip-link">
    <a href="#main-content" class="element-invisible">Skip to main content</a>
  </div>

  <header class="headroom">
    <button class="hnd-toggle btn btn-default">
      <span class="sr-only">Toggle navigation</span>
      <span class="icon-bar"></span><span class="icon-bar"></span><span class="icon-bar"></span>        
    </button>
    <h1>IDesignSpec&trade;</h1>
    
  </header>

  <nav id="panel-left" class="md-nav-expanded">
    <!-- Nav tabs -->
    <ul class="tab-tabs nav nav-tabs" role="tablist">
      <li id="nav-close" role="presentation"> 
        <button class="hnd-toggle btn btn-default" aria-label="close">
          <span class="glyphicon glyphicon-remove" aria-hidden="true"></span>
        </button>
      </li>
      
	  
        <li role="presentation" class="tab active">
            <a href="#contents" id="tab-contents" aria-controls="contents" role="tab" data-toggle="tab">
                <i class="glyphicon glyphicon-list"></i>
                Contents
            </a>
        </li>
      
        <li role="presentation" class="tab">
            <a href="#index" id="tab-index" aria-controls="index" role="tab" data-toggle="tab">
                <i class="glyphicon glyphicon-asterisk"></i>
                Index
            </a>
        </li>
      
        <li role="presentation" class="tab">
            <a href="#search" id="tab-search" aria-controls="search" role="tab" data-toggle="tab">
                <i class="glyphicon glyphicon-search"></i>
                Search
            </a>
        </li>
      
    </ul>  <!-- /Nav tabs -->

    <!-- Tab panes -->
    <div class="tab-content">
	  
      <div role="tabpanel" class="tab-pane active" id="contents">
        <div id="toc" class="tree-container unselectable"
            data-url="_toc.json"
            data-openlvl="1"
        >
            
        </div>
      </div>  <!-- /contents-->
      
      <div role="tabpanel" class="tab-pane" id="index">
        <div id="keywords" class="tree-container unselectable"
            data-url="_keywords.json"
            data-openlvl="1"
        >
            
        </div>
      </div>  <!-- /index-->
      
      <div role="tabpanel" class="tab-pane" id="search">
        <div class="search-content">
          <div class="search-input">
            <form id="search-form">
              <div class="form-group">
                <div class="input-group">
                  <input type="text" class="form-control" id="input-search" name="input-search" placeholder="Search..." aria-label="Search..." />
                  <span class="input-group-btn">
                    <button class="btn btn-default" type="submit" aria-label="Search...">
                      <span class="glyphicon glyphicon-search" aria-hidden="true"></span>
                    </button>
                  </span>
                </div>
              </div>
            </form>
          </div>  <!-- /search-input -->
          <div class="search-result">
            <div id="search-info"></div>
            <div class="tree-container unselectable" id="search-tree"></div>
          </div>  <!-- /search-result -->
        </div>  <!-- /search-content -->
      </div>  <!-- /search-->
      
    </div>  <!-- /Tab panes -->

  </nav>

  <div id="main">

    <article>
        <div id="topic-content" class="container-fluid" 
		  data-hnd-id="Vectoredhardwareport"
		  data-hnd-context="447"
		  data-hnd-title="Vectored hardware port"
		>
            
                <div class="navigation">
                    <ol class="breadcrumb">
                        <li><a href="Customcodeoutput.html">Custom code output</a></li><li><a href="SpecificationCreation.html">Specification Creation</a></li><li><a href="Registers.html">Registers</a></li>
                    </ol>
                    <div class="nav-arrows">
                        <div class="btn-group btn-group" role="group"><a class="btn btn-default" href="Registers.html" title="Registers" role="button"><span class="glyphicon glyphicon-menu-up" aria-hidden="true"></span></a><a class="btn btn-default" href="TriggerBufferRegister.html" title="Trigger Buffer Register" role="button"><span class="glyphicon glyphicon-menu-left" aria-hidden="true"></span></a><a class="btn btn-default" href="Portsformanipulatingbitsoffields.html" title="Ports for manipulating bits of fields" role="button"><span class="glyphicon glyphicon-menu-right" aria-hidden="true"></span></a></div>
                    </div>
                </div> 
            

            <a id="main-content"></a>

            <h2>Vectored hardware port</h2>

            <div class="main-content">
                
<p class="rvps2"><span class="rvts14">In IDS as default, ports for each field in a register are created. But to have a single port for driving input data to the register and a single port to drive output from a register rather than creating individual ports for each field, vectored hardware port can be used.</span></p>
<p class="rvps2"><span class="rvts14"><br/></span></p>
<p class="rvps2"><span class="rvts14">This can be achieved by using the property “rtl_hw_vector” and setting it to true which would enable the user to write on each field of a register using a single input and read from each using a single output collectively. The data will split into sub-parts in accordance to the field size.</span></p>
<p class="rvps2"><span class="rvts14"><br/></span></p>
<p class="rvps2"><span class="rvts14">Using these new ports only the HW side will be impacted and SW side will remain the same.</span></p>
<p class="rvps2"><span class="rvts14"><br/></span></p>
<p class="rvps2"><span class="rvts14">From 6.42.0.0 onwards, in “rtl_hw_vector” property input and registered output ports of registers will now be created as per the size of registers, regardless of the fields being reserved or used. To avoid the lint warning in synthesis user can use “no_lint_warn” parameter.</span></p>
<p class="rvps2"><span class="rvts14"><br/></span></p>
<p class="rvps2"><span class="rvts14"><br/></span></p>
<p class="rvps130"><img alt="" style="width : 447px; height : 210px; padding : 1px;" src="lib/NewItem3195.png"></p>
<p class="rvps130"><span class="rvts14"><br/></span></p>
<p class="rvps130"><span class="rvts476">&nbsp;fig 1- The input data gets split into two parts in accordance to the field Bits.</span></p>
<p class="rvps130"><span class="rvts476"><br/></span></p>
<p class="rvps130"><span class="rvts476"><br/></span></p>
<p class="rvps130"><span class="rvts476"><br/></span></p>
<p class="rvps130"><img alt="" style="padding : 1px;" src="lib/NewItem3196.png"></p>
<p class="rvps130"><span class="rvts476"><br/></span></p>
<p class="rvps130"><span class="rvts476">fig 2- The output data from each field gets concatenated and the given as output.</span></p>
<p class="rvps130"><span class="rvts14"><br/></span></p>
<p class="rvps2"><span class="rvts392">Example:</span><span class="rvts15"> &nbsp; &nbsp; &nbsp; &nbsp;</span><a class="rvts302" href="https://www.portal.agnisys.com/release/idsdocs/examples/properties/rtl_hw_vector/rtl_hw_vector.idsng.zip">IDS-NG</a><span class="rvts21"> &nbsp; &nbsp; &nbsp; &nbsp;</span><a class="rvts302" href="https://www.portal.agnisys.com/release/idsdocs/examples/properties/rtl_hw_vector/rtl_hw_vector.docx">IDS-Word</a><span class="rvts21"> &nbsp; &nbsp; &nbsp; &nbsp;</span><a class="rvts302" href="https://www.portal.agnisys.com/release/idsdocs/examples/properties/rtl_hw_vector/rtl_hw_vector.xlsx">IDS-Excel</a><span class="rvts21"> &nbsp; &nbsp; &nbsp; &nbsp;</span><a class="rvts302" href="https://www.portal.agnisys.com/release/idsdocs/examples/properties/rtl_hw_vector/rtl_hw_vector.rdl">SystemRDL</a></p>
<p class="rvps2"><span class="rvts21"><br/></span></p>
<p class="rvps2"><span class="rvts15">IDS-NG Register View</span></p>
<p class="rvps2"><span class="rvts15"><br/></span></p>
<p class="rvps3"><img alt="" style="width : 605px; height : 180px; padding : 1px;" src="lib/NewItem4833.png"></p>
<p class="rvps3"><span class="rvts15"><br/></span></p>
<p class="rvps2"><span class="rvts15">IDS-NG Spreadsheet View</span></p>
<p class="rvps2"><span class="rvts24"><br/></span></p>
<p class="rvps3"><img alt="" style="width : 685px; height : 150px; padding : 1px;" src="lib/NewItem4834.png"></p>
<p class="rvps2"><span class="rvts24"><br/></span></p>
<p class="rvps2"><span class="rvts15">SystemRDL</span></p>
<p class="rvps2"><span class="rvts15"><br/></span></p>
<div class="rvps2">
<table width="100%" cellpadding="10" style="border-width: 0px; border-spacing: 2px;">
 <tr style="vertical-align: top;">
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 10px;">
   <p class="rvps2"><span class="rvts420">property rtl_hw_vector {type = boolean; component = reg|regfile|addrmap;};</span></p>
   <p class="rvps2"><span class="rvts420">addrmap Block_1 {</span></p>
   <p class="rvps2"><span class="rvts420">&nbsp;reg reg1 {&nbsp;</span></p>
   <p class="rvps2"><span class="rvts420">&nbsp; &nbsp; &nbsp;rtl_hw_vector = true;</span></p>
   <p class="rvps2"><span class="rvts420">&nbsp; &nbsp; field {</span></p>
   <p class="rvps2"><span class="rvts420">&nbsp; &nbsp; &nbsp; hw = rw;</span></p>
   <p class="rvps2"><span class="rvts420">&nbsp; &nbsp; &nbsp; sw = rw;</span></p>
   <p class="rvps2"><span class="rvts420">&nbsp; &nbsp; &nbsp;&nbsp;</span></p>
   <p class="rvps2"><span class="rvts420">&nbsp; &nbsp; } F1[31:16] = 16'h0;</span></p>
   <p class="rvps2"><span class="rvts420">&nbsp; &nbsp; field {</span></p>
   <p class="rvps2"><span class="rvts420">&nbsp; &nbsp; &nbsp; hw = rw;</span></p>
   <p class="rvps2"><span class="rvts420">&nbsp; &nbsp; &nbsp; sw = rw;</span></p>
   <p class="rvps2"><span class="rvts420">&nbsp; &nbsp; &nbsp;&nbsp;</span></p>
   <p class="rvps2"><span class="rvts420">&nbsp; &nbsp; } F2[15:0] = 16'h0;</span></p>
   <p class="rvps2"><span class="rvts420"><br/></span></p>
   <p class="rvps2"><span class="rvts420">&nbsp; };</span></p>
   <p class="rvps2"><span class="rvts420">&nbsp;</span></p>
   <p class="rvps2"><span class="rvts420">&nbsp; reg1 reg1 @0x0;</span></p>
   <p class="rvps2"><span class="rvts420"><br/></span></p>
   <p class="rvps2"><span class="rvts420">};</span></p>
  </td>
 </tr>
</table>
</div>
<p class="rvps2"><span class="rvts24"><br/></span></p>
<p class="rvps2"><span class="rvts15">Generated Verilog Output&nbsp;</span></p>
<p class="rvps2"><span class="rvts15"><br/></span></p>
<div class="rvps2">
<table width="100%" cellpadding="10" style="border-width: 0px; border-spacing: 2px;">
 <tr style="vertical-align: top;">
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 10px;">
   <p class="rvps22"><span class="rvts356">.</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356">.</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356">.</span></p>
   <p class="rvps22"><span class="rvts356"><br/></span></p>
   <p class="rvps22"><span class="rvts356">reg_name_enb,</span></p>
   <p class="rvps22"><span class="rvts356">reg_name_in,</span></p>
   <p class="rvps22"><span class="rvts356">reg_name_enb,</span></p>
   <p class="rvps22"><span class="rvts356">reg_name_r,</span></p>
   <p class="rvps22"><span class="rvts356"><br/></span></p>
   <p class="rvps22"><span class="rvts356">.</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356">.</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356">.</span></p>
   <p class="rvps22"><span class="rvts356">.</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356">.</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356">.</span></p>
   <p class="rvps22"><span class="rvts356">output &nbsp;reg_name_enb; &nbsp; &nbsp;// REGISTER ENABLE</span></p>
   <p class="rvps22"><span class="rvts14"><br/></span></p>
   <p class="rvps22"><span class="rvts356">// HW WRITE-ABLE SIGNAL FOR EACH FIELD</span></p>
   <p class="rvps22"><span class="rvts356"><br/></span></p>
   <p class="rvps22"><span class="rvts356">input [1 : 0]regname_in_enb;</span></p>
   <p class="rvps22"><span class="rvts356">wire &nbsp; regname_F1_in_enb ; &nbsp; &nbsp; &nbsp;// FIELD : F1</span></p>
   <p class="rvps22"><span class="rvts356">wire &nbsp; regname_F2_in_enb ; &nbsp; &nbsp; &nbsp;// FIELD : F2</span></p>
   <p class="rvps22"><span class="rvts356">.</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356">.</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356">.</span></p>
   <p class="rvps22"><span class="rvts356">.</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356">.</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356">.</span></p>
   <p class="rvps22"><span class="rvts356"><br/></span></p>
   <p class="rvps22"><span class="rvts356">// READ DATA SIGNAL&nbsp;</span></p>
   <p class="rvps22"><span class="rvts356">output [32-1:0 ]Reg1_r;</span></p>
   <p class="rvps22"><span class="rvts356"><br/></span></p>
   <p class="rvps22"><span class="rvts356">// HW WRITE DATA SIGNAL FOR EACH FIELD</span></p>
   <p class="rvps22"><span class="rvts356">input [32-1:0 ]reg_name_in;</span></p>
   <p class="rvps22"><span class="rvts356">&nbsp;&nbsp;</span></p>
   <p class="rvps22"><span class="rvts356">wire &nbsp; [15 : 0] reg_name_in ; &nbsp; &nbsp; &nbsp;</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356"> &nbsp;// FIELD : F1</span></p>
   <p class="rvps22"><span class="rvts356">wire &nbsp; [15 : 0] reg_name_F2_in ; &nbsp; &nbsp; &nbsp;// FIELD : F2 &nbsp; &nbsp;</span></p>
   <p class="rvps22"><span class="rvts14"><br/></span></p>
   <p class="rvps22"><span class="rvts14">. &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;. &nbsp; &nbsp; &nbsp; &nbsp;.</span></p>
   <p class="rvps22"><span class="rvts14">. &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;. &nbsp; &nbsp; &nbsp; &nbsp;.</span></p>
   <p class="rvps22"><span class="rvts14"><br/></span></p>
   <p class="rvps22"><span class="rvts356">begin</span></p>
   <p class="rvps22"><span class="rvts356">&nbsp; &nbsp;if (regname_F1_in_enb) &nbsp; // F1 : HW Write</span></p>
   <p class="rvps22"><span class="rvts356">&nbsp; &nbsp; &nbsp; begin</span></p>
   <p class="rvps22"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp;regname_F1_q &lt;= regname_in[31 : 16];</span></p>
   <p class="rvps22"><span class="rvts356">&nbsp; &nbsp; &nbsp; end</span></p>
   <p class="rvps22"><span class="rvts356"><br/></span></p>
   <p class="rvps22"><span class="rvts356">.</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356">.</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356">.</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span></p>
   <p class="rvps22"><span class="rvts356">.</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356">.</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356">.</span></p>
   <p class="rvps22"><span class="rvts356"><br/></span></p>
   <p class="rvps22"><span class="rvts356">&nbsp;begin</span></p>
   <p class="rvps22"><span class="rvts356">&nbsp; &nbsp; if (regname_F2_in_enb) &nbsp; // F2 : HW Write</span></p>
   <p class="rvps22"><span class="rvts356">&nbsp; &nbsp; &nbsp; begin</span></p>
   <p class="rvps22"><span class="rvts356">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp;regname_F2_q &lt;= regname_in[15 : 0];</span></p>
   <p class="rvps22"><span class="rvts356">&nbsp; &nbsp; &nbsp; end</span></p>
   <p class="rvps22"><span class="rvts356">. &nbsp; &nbsp; . &nbsp; &nbsp; .</span></p>
   <p class="rvps22"><span class="rvts356">. &nbsp; &nbsp; . &nbsp; &nbsp; .&nbsp;</span></p>
   <p class="rvps22"><span class="rvts356"><br/></span></p>
   <p class="rvps22"><span class="rvts356">assign {reg_name_F1_in_enb,reg_name_F2_in_enb} = reg_name_in_enb;&nbsp;</span></p>
   <p class="rvps22"><span class="rvts356">assign reg_name_r = &nbsp;{reg_name_F1_q,reg_name_F2_q};</span></p>
   <p class="rvps176"><span class="rvts477"><br/></span></p>
   <p class="rvps2"><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356">.</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356">.</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356">.</span></p>
  </td>
 </tr>
</table>
</div>
<p class="rvps22"><span class="rvts14"><br/></span></p>
<p class="rvps2"><span class="rvts15">Generated VHDL Output&nbsp;</span></p>
<p class="rvps2"><span class="rvts15"><br/></span></p>
<div class="rvps2">
<table width="100%" cellpadding="10" style="border-width: 0px; border-spacing: 2px;">
 <tr style="vertical-align: top;">
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 10px;">
   <p class="rvps2"><span class="rvts370">package Block1_pkg is</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;. &nbsp; &nbsp; &nbsp; . &nbsp; &nbsp; &nbsp; .</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;. &nbsp; &nbsp; &nbsp; . &nbsp; &nbsp; &nbsp; .</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;. &nbsp; &nbsp; &nbsp; . &nbsp; &nbsp; &nbsp; .</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;-- Register fields default value</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;constant default_reg1 : std_logic_vector (31 downto 0) := "00000000000000000000000000000000";</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;</span><span class="rvts373">&nbsp;&nbsp;&nbsp;constant offset_reg1 : unsigned&nbsp; (63 downto 0) := C_Block1_offset + "0";&nbsp; -- offset value</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;-- all fields writeable by HW</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;type Block1_inrec is record</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;--: REG1</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;</span><span class="rvts373">&nbsp;&nbsp;&nbsp;&nbsp;reg1 : std_logic_vector(31 downto 0);</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;end record;</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;. &nbsp; &nbsp; &nbsp; .&nbsp; &nbsp; &nbsp; .</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;. &nbsp; &nbsp; &nbsp; .&nbsp; &nbsp; &nbsp; .</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;. &nbsp; &nbsp; &nbsp; .&nbsp; &nbsp; &nbsp; .</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;. &nbsp; &nbsp; &nbsp; .&nbsp; &nbsp; &nbsp; .</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;reg1_F1 :&nbsp; process (clk)</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;begin</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;if&nbsp; rising_edge (clk) then</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;if reset_l = '0' then</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;q_reg1_F1 &lt;= default_reg1(31 downto 16);</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;else</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span><span class="rvts373">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;if (reg_in_enb.reg1(0) = '1' )&nbsp; then&nbsp; &nbsp; &nbsp; &nbsp; --&nbsp; HW write</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;q_reg1_F1 &lt;= reg_in.reg1(31 downto 16);</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;else</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;if ((wr_valid_reg1) = '1'&nbsp; ) then &nbsp; &nbsp; &nbsp; &nbsp; --&nbsp; SW Write</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span><span class="rvts373">&nbsp;&nbsp;&nbsp;q_reg1_F1 &lt;= ( wr_data(31 downto 16)</span><br/><span class="rvts373">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; and reg_enb(31 &nbsp; &nbsp; downto 16) ) or (q_reg1_F1 and&nbsp;</span><br/><span class="rvts373">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; (not(reg_enb(31 downto 16))));</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;end if;</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;end if;</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;end if;-- reset</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;end if;-- clock edge</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;end process reg1_F1;</span></p>
   <p class="rvps2"><span class="rvts370">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;-- End REG1_F1 process</span></p>
  </td>
 </tr>
</table>
</div>
<p class="rvps22"><span class="rvts14"><br/></span></p>
<p class="rvps2"><span class="rvts15">Note : </span><span class="rvts14">In this case, the synthesize warnings will occur. To remove synthesis warning , we can use the "-no_lint_warn" switch in the command line option. After that, generated verilog code will be like the following code.</span></p>
<p class="rvps22"><span class="rvts14"><br/></span></p>
<p class="rvps22"><span class="rvts15"><br/></span></p>
<p class="rvps2"><span class="rvts392">Verilog Output&nbsp;</span></p>
<p class="rvps2"><span class="rvts392"><br/></span></p>
<div class="rvps2">
<table width="100%" cellpadding="10" style="border-width: 0px; border-spacing: 2px;">
 <tr style="vertical-align: top;">
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 10px;">
   <p class="rvps22"><span class="rvts356">.</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356">.</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356">.</span></p>
   <p class="rvps22"><span class="rvts356">.</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356">.</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356">.</span></p>
   <p class="rvps22"><span class="rvts356"><br/></span></p>
   <p class="rvps22"><span class="rvts356">reg_name_enb,</span></p>
   <p class="rvps22"><span class="rvts356">reg_name_in,</span></p>
   <p class="rvps22"><span class="rvts356">reg_name_enb,</span></p>
   <p class="rvps22"><span class="rvts356">reg_name_r,</span></p>
   <p class="rvps22"><span class="rvts356"><br/></span></p>
   <p class="rvps22"><span class="rvts356">.</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356">.</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356">.</span></p>
   <p class="rvps22"><span class="rvts356">.</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356">.</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356">.</span></p>
   <p class="rvps22"><span class="rvts356">output &nbsp;reg_name_enb; &nbsp; &nbsp;// REGISTER ENABLE</span></p>
   <p class="rvps22"><span class="rvts356">&nbsp;&nbsp;</span></p>
   <p class="rvps22"><span class="rvts356">// HW WRITE-ABLE SIGNAL FOR EACH FIELD</span></p>
   <p class="rvps22"><span class="rvts356">input [2-1:0 ]reg_name_in_enb;</span></p>
   <p class="rvps22"><span class="rvts356">wire &nbsp; reg_name_F1_in_enb ; &nbsp; &nbsp; &nbsp;// FIELD : F1</span></p>
   <p class="rvps22"><span class="rvts356">wire &nbsp; reg_name_F2_in_enb ; &nbsp; &nbsp; &nbsp;// FIELD : F2</span></p>
   <p class="rvps22"><span class="rvts356">&nbsp; &nbsp;</span></p>
   <p class="rvps22"><span class="rvts356">.</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356">.</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356">.</span></p>
   <p class="rvps22"><span class="rvts356">.</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356">.</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356">.</span></p>
   <p class="rvps22"><span class="rvts356"><br/></span></p>
   <p class="rvps22"><span class="rvts356">// READ DATA SIGNAL&nbsp;</span></p>
   <p class="rvps22"><span class="rvts356">output [32-1:0 ]Reg1_r;</span></p>
   <p class="rvps22"><span class="rvts356">&nbsp; &nbsp;&nbsp;</span></p>
   <p class="rvps22"><span class="rvts356">// HW WRITE DATA SIGNAL FOR EACH FIELD</span></p>
   <p class="rvps22"><span class="rvts356">input [32-1:0 ]reg_name_in;</span></p>
   <p class="rvps22"><span class="rvts356">&nbsp;&nbsp;</span></p>
   <p class="rvps22"><span class="rvts356">wire &nbsp; [15 : 0] reg_name_in ; &nbsp; &nbsp; &nbsp;</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356"> &nbsp;// FIELD : F1</span></p>
   <p class="rvps22"><span class="rvts356">wire &nbsp; [15 : 0] reg_name_F2_in ; &nbsp; &nbsp; &nbsp;// FIELD : F2</span></p>
   <p class="rvps22"><span class="rvts356"><br/></span></p>
   <p class="rvps22"><span class="rvts356">.</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356">.</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356">.</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span></p>
   <p class="rvps22"><span class="rvts356">.</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356">.</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356">.</span></p>
   <p class="rvps22"><span class="rvts356"><br/></span></p>
   <p class="rvps22"><span class="rvts356">assign {reg_name_F1_in_enb,reg_name_F2_in_enb} = reg_name_in_enb;</span></p>
   <p class="rvps22"><span class="rvts356">&nbsp; &nbsp;&nbsp;</span></p>
   <p class="rvps22"><span class="rvts356">assign {reg_name_in,reg_name_F2_in} = reg_name_in;</span></p>
   <p class="rvps22"><span class="rvts356">&nbsp; &nbsp;&nbsp;</span></p>
   <p class="rvps22"><span class="rvts356">assign reg_name_r = &nbsp;{reg_name_F1_q,reg_name_F2_q};</span></p>
   <p class="rvps176"><span class="rvts477"><br/></span></p>
   <p class="rvps2"><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356">.</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356">.</span><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts356">.</span></p>
  </td>
 </tr>
</table>
</div>
<p></p>
<p class="rvps5" style="clear: both;"><span class="rvts12">Created with the Personal Edition of HelpNDoc: </span><a class="rvts13" href="https://www.helpndoc.com/help-authoring-tool">Easy to use tool to create HTML Help files and Help web sites</a></p>

            </div>
            
            <div id="topic_footer"><div id="topic_footer_content">&copy; 2007 - 2023 Agnisys&reg; Inc. All Rights Reserved.                                         https://www.agnisys.com/submit-feedback/                 </div></div>
        </div>  <!-- /#topic-content -->
    </article>

    <footer></footer>

  </div>  <!-- /#main -->

  <div class="mask" data-toggle="sm-nav-expanded"></div>
  
  <!-- Modal -->
  <div class="modal fade" id="hndModal" tabindex="-1" role="dialog" aria-labelledby="hndModalLabel">
    <div class="modal-dialog" role="document">
      <div class="modal-content">
        <div class="modal-header">
          <button type="button" class="close" data-dismiss="modal" aria-label="Close"><span aria-hidden="true">&times;</span></button>
          <h4 class="modal-title" id="hndModalLabel"></h4>
        </div>
        <div class="modal-body">
        </div>
        <div class="modal-footer">
          <button type="button" class="btn btn-primary modal-btn-close" data-dismiss="modal">Close</button>
        </div>
      </div>
    </div>
  </div>

  <!-- Splitter -->
  <div id="hnd-splitter" style="left: 350px"></div>  

  <!-- Scripts -->
  <script src="vendors/jquery-3.5.1/jquery.min.js"></script>
  <script src="vendors/bootstrap-3.4.1/js/bootstrap.min.js"></script>
  <script src="vendors/bootstrap-3.4.1/js/ie10-viewport-bug-workaround.js"></script>
  <script src="vendors/markjs-8.11.1/jquery.mark.min.js"></script>
  <script src="vendors/uri-1.19.11/uri.min.js"></script>
  <script src="vendors/imageMapResizer-1.0.10/imageMapResizer.min.js"></script>
  <script src="vendors/headroom-0.11.0/headroom.min.js"></script>
  <script src="vendors/jstree-3.3.10/jstree.min.js"></script>  
  <script src="vendors/interactjs-1.9.22/interact.min.js"></script>  

  <!-- HelpNDoc scripts -->
  <script src="js/polyfill.object.min.js"></script>
  <script src="_translations.js"></script>
  <script src="js/hndsd.min.js"></script>
  <script src="js/hndse.min.js"></script>
  <script src="js/app.min.js"></script>

  <!-- Init script -->
  <script>
    $(function() {
      // Create the app
      var app = new Hnd.App({
        searchEngineMinChars: 3
      });
      // Update translations
      hnd_ut(app);
	  // Instanciate imageMapResizer
	  imageMapResize();
	  // Custom JS
	  
      // Boot the app
      app.Boot();
    });
  </script>



</body>

</html>

