INFO: [v++ 60-1306] Additional information associated with this v++ link can be found at:
	Reports: /scratch/spouget/bicg/_x/reports/link
	Log files: /scratch/spouget/bicg/_x/logs/link
INFO: [v++ 60-1548] Creating build summary session with primary output /scratch/spouget/bicg/src/bin/workload-hw.xclbin.link_summary, at Fri Dec 13 02:59:35 2024
INFO: [v++ 60-1315] Creating rulecheck session with output '/scratch/spouget/bicg/_x/reports/link/v++_link_workload-hw_guidance.html', at Fri Dec 13 02:59:35 2024
INFO: [v++ 60-895]   Target platform: /opt/xilinx/platforms/xilinx_u55c_gen3x16_xdma_3_202210_1/xilinx_u55c_gen3x16_xdma_3_202210_1.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/opt/xilinx/platforms/xilinx_u55c_gen3x16_xdma_3_202210_1/hw/hw.xsa'
INFO: [v++ 74-78] Compiler Version string: 2023.2
INFO: [v++ 60-629] Linking for hardware target
INFO: [v++ 60-423]   Target device: xilinx_u55c_gen3x16_xdma_3_202210_1
INFO: [v++ 60-1332] Run 'run_link' status: Not started
INFO: [v++ 60-1443] [02:59:39] Run run_link: Step system_link: Started
INFO: [v++ 60-1453] Command Line: system_link --xo /scratch/spouget/bicg/src/bin/workload-kernel_nlp-hw.xo -keep --config /scratch/spouget/bicg/_x/link/int/syslinkConfig.ini --xpfm /opt/xilinx/platforms/xilinx_u55c_gen3x16_xdma_3_202210_1/xilinx_u55c_gen3x16_xdma_3_202210_1.xpfm --target hw --output_dir /scratch/spouget/bicg/_x/link/int --temp_dir /scratch/spouget/bicg/_x/link/sys_link
INFO: [v++ 60-1454] Run Directory: /scratch/spouget/bicg/_x/link/run_link
INFO: [SYSTEM_LINK 82-70] Extracting xo v3 file /scratch/spouget/bicg/src/bin/workload-kernel_nlp-hw.xo
INFO: [SYSTEM_LINK 82-53] Creating IP database /scratch/spouget/bicg/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml
INFO: [SYSTEM_LINK 82-38] [02:59:40] build_xd_ip_db started: /mnt/software/xilinx/Vitis/2023.2/bin/build_xd_ip_db -ip_search 0  -sds-pf /scratch/spouget/bicg/_x/link/sys_link/hw.hpfm -clkid 0 -ip /scratch/spouget/bicg/_x/link/sys_link/iprepo/xilinx_com_hls_kernel_nlp_1_0,kernel_nlp -o /scratch/spouget/bicg/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml
INFO: [SYSTEM_LINK 82-37] [02:59:44] build_xd_ip_db finished successfully
Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 450.004 ; gain = 0.000 ; free physical = 702473 ; free virtual = 996624
INFO: [SYSTEM_LINK 82-51] Create system connectivity graph
INFO: [SYSTEM_LINK 82-102] Applying explicit connections to the system connectivity graph: /scratch/spouget/bicg/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml
INFO: [SYSTEM_LINK 82-38] [02:59:44] cfgen started: /mnt/software/xilinx/Vitis/2023.2/bin/cfgen  -sp kernel_nlp_1.A:HBM[0] -sp kernel_nlp_1.s:HBM[3] -sp kernel_nlp_1.q:HBM[7] -sp kernel_nlp_1.p:HBM[11] -sp kernel_nlp_1.r:HBM[15] -dpa_mem_offload false -dmclkid 0 -r /scratch/spouget/bicg/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml -o /scratch/spouget/bicg/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml
INFO: [CFGEN 83-0] Kernel Specs: 
INFO: [CFGEN 83-0]   kernel: kernel_nlp, num: 1  {kernel_nlp_1}
INFO: [CFGEN 83-0] Port Specs: 
INFO: [CFGEN 83-0]   kernel: kernel_nlp_1, k_port: A, sptag: HBM[0]
INFO: [CFGEN 83-0]   kernel: kernel_nlp_1, k_port: s, sptag: HBM[3]
INFO: [CFGEN 83-0]   kernel: kernel_nlp_1, k_port: q, sptag: HBM[7]
INFO: [CFGEN 83-0]   kernel: kernel_nlp_1, k_port: p, sptag: HBM[11]
INFO: [CFGEN 83-0]   kernel: kernel_nlp_1, k_port: r, sptag: HBM[15]
INFO: [SYSTEM_LINK 82-37] [02:59:52] cfgen finished successfully
Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 450.004 ; gain = 0.000 ; free physical = 702133 ; free virtual = 996422
INFO: [SYSTEM_LINK 82-52] Create top-level block diagram
INFO: [SYSTEM_LINK 82-38] [02:59:52] cf2bd started: /mnt/software/xilinx/Vitis/2023.2/bin/cf2bd  --linux --trace_buffer 1024 --input_file /scratch/spouget/bicg/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml --ip_db /scratch/spouget/bicg/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml --cf_name dr --working_dir /scratch/spouget/bicg/_x/link/sys_link/_sysl/.xsd --temp_dir /scratch/spouget/bicg/_x/link/sys_link --output_dir /scratch/spouget/bicg/_x/link/int --target_bd ulp.bd
INFO: [CF2BD 82-31] Launching cf2xd: cf2xd -linux -trace-buffer 1024 -i /scratch/spouget/bicg/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml -r /scratch/spouget/bicg/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml -o dr.xml
INFO: [CF2BD 82-28] cf2xd finished successfully
INFO: [CF2BD 82-31] Launching cf_xsd: cf_xsd -disable-address-gen -bd ulp.bd -dn dr -dp /scratch/spouget/bicg/_x/link/sys_link/_sysl/.xsd
INFO: [CF2BD 82-28] cf_xsd finished successfully
INFO: [SYSTEM_LINK 82-37] [02:59:55] cf2bd finished successfully
Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 450.004 ; gain = 0.000 ; free physical = 701842 ; free virtual = 996139
INFO: [v++ 60-1441] [02:59:55] Run run_link: Step system_link: Completed
Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 474.914 ; gain = 0.000 ; free physical = 701909 ; free virtual = 996206
INFO: [v++ 60-1443] [02:59:55] Run run_link: Step cf2sw: Started
INFO: [v++ 60-1453] Command Line: cf2sw -sdsl /scratch/spouget/bicg/_x/link/int/sdsl.dat -rtd /scratch/spouget/bicg/_x/link/int/cf2sw.rtd -nofilter /scratch/spouget/bicg/_x/link/int/cf2sw_full.rtd -xclbin /scratch/spouget/bicg/_x/link/int/xclbin_orig.xml -o /scratch/spouget/bicg/_x/link/int/xclbin_orig.1.xml
INFO: [v++ 60-1454] Run Directory: /scratch/spouget/bicg/_x/link/run_link
INFO: [v++ 60-1441] [03:00:00] Run run_link: Step cf2sw: Completed
Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 474.914 ; gain = 0.000 ; free physical = 701787 ; free virtual = 996084
INFO: [v++ 60-1443] [03:00:00] Run run_link: Step rtd2_system_diagram: Started
INFO: [v++ 60-1453] Command Line: rtd2SystemDiagram
INFO: [v++ 60-1454] Run Directory: /scratch/spouget/bicg/_x/link/run_link
INFO: [v++ 60-1441] [03:00:00] Run run_link: Step rtd2_system_diagram: Completed
Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.26 . Memory (MB): peak = 474.914 ; gain = 0.000 ; free physical = 701761 ; free virtual = 996059
INFO: [v++ 60-1443] [03:00:00] Run run_link: Step vpl: Started
INFO: [v++ 60-1453] Command Line: vpl -t hw -f xilinx_u55c_gen3x16_xdma_3_202210_1 -s --kernel_frequency 220 --remote_ip_cache /scratch/spouget/bicg/.ipcache --output_dir /scratch/spouget/bicg/_x/link/int --log_dir /scratch/spouget/bicg/_x/logs/link --report_dir /scratch/spouget/bicg/_x/reports/link --config /scratch/spouget/bicg/_x/link/int/vplConfig.ini -k /scratch/spouget/bicg/_x/link/int/kernel_info.dat --webtalk_flag Vitis --temp_dir /scratch/spouget/bicg/_x/link --no-info --iprepo /scratch/spouget/bicg/_x/link/int/xo/ip_repo/xilinx_com_hls_kernel_nlp_1_0 --messageDb /scratch/spouget/bicg/_x/link/run_link/vpl.pb /scratch/spouget/bicg/_x/link/int/dr.bd.tcl
INFO: [v++ 60-1454] Run Directory: /scratch/spouget/bicg/_x/link/run_link

****** vpl v2023.2 (64-bit)
  **** SW Build 4026344 on 2023-10-11-15:42:10
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

INFO: [VPL 60-839] Read in kernel information from file '/scratch/spouget/bicg/_x/link/int/kernel_info.dat'.
INFO: [VPL 74-78] Compiler Version string: 2023.2
INFO: [VPL 60-423]   Target device: xilinx_u55c_gen3x16_xdma_3_202210_1
INFO: [VPL 60-1032] Extracting hardware platform to /scratch/spouget/bicg/_x/link/vivado/vpl/.local/hw_platform
[03:00:12] Run vpl: Step create_project: Started
Creating Vivado project.
[03:00:18] Run vpl: Step create_project: Completed
[03:00:18] Run vpl: Step create_bd: Started
[03:00:43] Run vpl: Step create_bd: Completed
[03:00:43] Run vpl: Step update_bd: Started
[03:00:43] Run vpl: Step update_bd: Completed
[03:00:43] Run vpl: Step generate_target: Started
[03:01:57] Run vpl: Step generate_target: Completed
[03:01:57] Run vpl: Step config_hw_runs: Started
[03:02:04] Run vpl: Step config_hw_runs: Completed
[03:02:04] Run vpl: Step synth: Started
[03:02:35] Block-level synthesis in progress, 0 of 7 jobs complete, 6 jobs running.
[03:03:06] Block-level synthesis in progress, 0 of 7 jobs complete, 6 jobs running.
[03:03:36] Block-level synthesis in progress, 0 of 7 jobs complete, 6 jobs running.
[03:04:06] Block-level synthesis in progress, 2 of 7 jobs complete, 4 jobs running.
[03:04:36] Block-level synthesis in progress, 5 of 7 jobs complete, 1 job running.
[03:05:06] Block-level synthesis in progress, 5 of 7 jobs complete, 2 jobs running.
[03:05:36] Block-level synthesis in progress, 6 of 7 jobs complete, 1 job running.
[03:06:07] Block-level synthesis in progress, 6 of 7 jobs complete, 1 job running.
[03:06:37] Block-level synthesis in progress, 6 of 7 jobs complete, 1 job running.
[03:07:07] Block-level synthesis in progress, 6 of 7 jobs complete, 1 job running.
[03:07:37] Block-level synthesis in progress, 6 of 7 jobs complete, 1 job running.
[03:08:07] Block-level synthesis in progress, 6 of 7 jobs complete, 1 job running.
[03:08:37] Block-level synthesis in progress, 6 of 7 jobs complete, 1 job running.
[03:09:07] Block-level synthesis in progress, 6 of 7 jobs complete, 1 job running.
[03:09:37] Block-level synthesis in progress, 6 of 7 jobs complete, 1 job running.
[03:10:07] Block-level synthesis in progress, 6 of 7 jobs complete, 1 job running.
[03:10:38] Block-level synthesis in progress, 6 of 7 jobs complete, 1 job running.
[03:11:08] Top-level synthesis in progress.
[03:11:38] Top-level synthesis in progress.
[03:12:04] Run vpl: Step synth: Completed
[03:12:04] Run vpl: Step impl: Started
[03:24:39] Finished 2nd of 6 tasks (FPGA linking synthesized kernels to platform). Elapsed time: 00h 24m 37s 

[03:24:39] Starting logic optimization..
[03:25:09] Phase 1 Initialization
[03:25:09] Phase 1.1 Core Generation And Design Setup
[03:25:09] Phase 1.2 Setup Constraints And Sort Netlist
[03:25:40] Phase 2 Timer Update And Timing Data Collection
[03:25:40] Phase 2.1 Timer Update
[03:25:40] Phase 2.2 Timing Data Collection
[03:25:40] Phase 3 Retarget
[03:26:10] Phase 4 Constant propagation
[03:26:40] Phase 5 Sweep
[03:27:10] Phase 6 BUFG optimization
[03:27:40] Phase 7 Shift Register Optimization
[03:27:40] Phase 8 Post Processing Netlist
[03:28:10] Phase 9 Finalization
[03:28:10] Phase 9.1 Finalizing Design Cores and Updating Shapes
[03:28:10] Phase 9.2 Verifying Netlist Connectivity
[03:33:43] Finished 3rd of 6 tasks (FPGA logic optimization). Elapsed time: 00h 09m 03s 

[03:33:43] Starting logic placement..
[03:33:43] Phase 1 Placer Initialization
[03:33:43] Phase 1.1 Placer Initialization Netlist Sorting
[03:36:43] Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
[03:37:14] Phase 1.3 Build Placer Netlist Model
[03:38:44] Phase 1.4 Constrain Clocks/Macros
[03:39:14] Phase 2 Global Placement
[03:39:14] Phase 2.1 Floorplanning
[03:40:15] Phase 2.1.1 Partition Driven Placement
[03:40:15] Phase 2.1.1.1 PBP: Partition Driven Placement
[03:41:15] Phase 2.1.1.2 PBP: Clock Region Placement
[03:41:45] Phase 2.1.1.3 PBP: Discrete Incremental
[03:41:45] Phase 2.1.1.4 PBP: Compute Congestion
[03:42:16] Phase 2.1.1.5 PBP: Macro Placement
[03:42:16] Phase 2.1.1.6 PBP: UpdateTiming
[03:42:46] Phase 2.1.1.7 PBP: Add part constraints
[03:43:16] Phase 2.2 Physical Synthesis After Floorplan
[03:43:47] Phase 2.3 Update Timing before SLR Path Opt
[03:43:47] Phase 2.4 Post-Processing in Floorplanning
[03:43:47] Phase 2.5 Global Placement Core
[03:51:21] Phase 2.5.1 UpdateTiming Before Physical Synthesis
[03:51:51] Phase 2.5.2 Physical Synthesis In Placer
[03:54:52] Phase 3 Detail Placement
[03:54:52] Phase 3.1 Commit Multi Column Macros
[03:55:23] Phase 3.2 Commit Most Macros & LUTRAMs
[03:56:54] Phase 3.3 Small Shape DP
[03:56:54] Phase 3.3.1 Small Shape Clustering
[03:56:54] Phase 3.3.2 Slice Area Swap
[03:56:54] Phase 3.3.2.1 Slice Area Swap Initial
[03:57:54] Phase 3.4 Place Remaining
[03:58:24] Phase 3.5 Re-assign LUT pins
[03:58:55] Phase 3.6 Pipeline Register Optimization
[03:58:55] Phase 3.7 Fast Optimization
[03:59:55] Phase 4 Post Placement Optimization and Clean-Up
[03:59:55] Phase 4.1 Post Commit Optimization
[04:01:26] Phase 4.1.1 Post Placement Optimization
[04:01:26] Phase 4.1.1.1 BUFG Insertion
[04:01:26] Phase 1 Physical Synthesis Initialization
[04:02:26] Phase 4.1.1.2 BUFG Replication
[04:02:26] Phase 4.1.1.3 Post Placement Timing Optimization
[04:06:28] Phase 4.1.1.4 Replication
[04:07:59] Phase 4.2 Post Placement Cleanup
[04:08:29] Phase 4.3 Placer Reporting
[04:08:29] Phase 4.3.1 Print Estimated Congestion
[04:08:29] Phase 4.4 Final Placement Cleanup
[04:50:49] Finished 4th of 6 tasks (FPGA logic placement). Elapsed time: 01h 17m 06s 

[04:50:49] Starting logic routing..
[04:51:19] Phase 1 Build RT Design
[04:52:20] Phase 2 Router Initialization
[04:52:20] Phase 2.1 Fix Topology Constraints
[04:52:50] Phase 2.2 Pre Route Cleanup
[04:52:50] Phase 2.3 Global Clock Net Routing
[04:53:20] Phase 2.4 Update Timing
[04:55:22] Phase 2.5 Update Timing for Bus Skew
[04:55:22] Phase 2.5.1 Update Timing
[04:55:52] Phase 3 Initial Routing
[04:55:52] Phase 3.1 Global Routing
[04:55:52] Phase 3.1.1 SLL Assignment
[04:56:22] Phase 3.2 Initial Net Routing
[04:57:23] Phase 4 Rip-up And Reroute
[04:57:23] Phase 4.1 Global Iteration 0
[05:02:56] Phase 4.2 Global Iteration 1
[05:04:57] Phase 4.3 Global Iteration 2
[05:05:57] Phase 4.4 Global Iteration 3
[05:06:58] Phase 5 Delay and Skew Optimization
[05:06:58] Phase 5.1 Delay CleanUp
[05:06:58] Phase 5.1.1 Update Timing
[05:07:28] Phase 5.1.2 Update Timing
[05:07:59] Phase 5.1.3 Update Timing
[05:08:29] Phase 5.2 Clock Skew Optimization
[05:08:29] Phase 6 Post Hold Fix
[05:08:29] Phase 6.1 Hold Fix Iter
[05:08:29] Phase 6.1.1 Update Timing
[05:09:30] Phase 7 Route finalize
[05:09:30] Phase 8 Verifying routed nets
[05:09:30] Phase 9 Depositing Routes
[05:10:00] Phase 10 Leaf Clock Prog Delay Opt
[05:10:31] Phase 10.1 Optimize Skews
[05:10:31] Phase 10.1.1 Leaf ClockOpt Init
[05:11:31] Phase 10.2 Post SkewOpt Delay Cleanup
[05:11:31] Phase 10.2.1 Delay CleanUp
[05:11:31] Phase 10.2.1.1 Update Timing
[05:12:33] Phase 10.2.1.2 Update Timing
[05:13:03] Phase 10.2.1.3 Update Timing
[05:13:33] Phase 10.3 Post SkewOpt Hold Fix
[05:13:33] Phase 10.3.1 Hold Fix Iter
[05:13:33] Phase 10.3.1.1 Update Timing
[05:15:04] Phase 11 Depositing Routes
[05:15:34] Phase 12 Resolve XTalk
[05:15:34] Phase 13 Post Router Timing
[05:17:05] Phase 14 Physical Synthesis in Router
[05:17:05] Phase 14.1 Physical Synthesis Initialization
[05:19:06] Phase 14.2 Critical Path Optimization
[05:19:37] Phase 15 Route finalize
[05:19:37] Finished 5th of 6 tasks (FPGA routing). Elapsed time: 00h 28m 47s 

[05:19:37] Starting bitstream generation..
[05:19:37] Phase 16 Post-Route Event Processing
[05:28:41] Creating bitmap...
Check VPL, containing 12 checks, has run: 0 errors, 1 warning violation, 1 advisory violation
WARNING: [AUTO-FREQ-SCALING-04] One or more timing paths failed timing requirements. The kernel clock ulp_ucs/aclk_kernel_00 has an original frequency equal to 220 MHz. The frequency has been automatically changed to 214.9 MHz to enable proper functionality. The clock Id is 0.
ADVISORY: [AUTO-FREQ-SCALING-08] For clock hbm_aclk, the auto scaled frequency 462.7 MHz exceeds the original specified frequency. The compiler will select the original specified frequency of 450.0 MHz.
[05:34:33] Run vpl: Step impl: Completed
[05:34:33] Writing bitstream ./level0_i_ulp_my_rm_partial.bit...
[05:34:33] Finished 6th of 6 tasks (FPGA bitstream generation). Elapsed time: 00h 14m 56s 
[05:34:33] Run vpl: FINISHED. Run Status: impl Complete!
INFO: [v++ 60-1441] [05:34:33] Run run_link: Step vpl: Completed
Time (s): cpu = 00:00:52 ; elapsed = 02:34:33 . Memory (MB): peak = 474.914 ; gain = 0.000 ; free physical = 483981 ; free virtual = 819404
INFO: [v++ 60-1443] [05:34:33] Run run_link: Step rtdgen: Started
INFO: [v++ 60-1453] Command Line: rtdgen
INFO: [v++ 60-1454] Run Directory: /scratch/spouget/bicg/_x/link/run_link
INFO: [v++ 60-991] clock name 'ulp_ucs/aclk_kernel_01' (clock ID '1') is being mapped to clock name 'KERNEL_CLK' in the xclbin
INFO: [v++ 60-991] clock name 'ulp_ucs/aclk_kernel_00' (clock ID '0') is being mapped to clock name 'DATA_CLK' in the xclbin
INFO: [v++ 60-991] clock name 'hbm_aclk' (clock ID '') is being mapped to clock name 'hbm_aclk' in the xclbin
INFO: [v++ 60-1230] The compiler selected the following frequencies for the runtime controllable kernel clock(s) and scalable system clock(s): System (SYSTEM) clock: hbm_aclk = 450, Kernel (KERNEL) clock: ulp_ucs/aclk_kernel_01 = 500, Kernel (DATA) clock: ulp_ucs/aclk_kernel_00 = 214
INFO: [v++ 60-1453] Command Line: cf2sw -a /scratch/spouget/bicg/_x/link/int/address_map.xml -sdsl /scratch/spouget/bicg/_x/link/int/sdsl.dat -xclbin /scratch/spouget/bicg/_x/link/int/xclbin_orig.xml -rtd /scratch/spouget/bicg/_x/link/int/workload-hw.rtd -o /scratch/spouget/bicg/_x/link/int/workload-hw.xml
INFO: [v++ 60-1652] Cf2sw returned exit code: 0
INFO: [v++ 60-1441] [05:34:37] Run run_link: Step rtdgen: Completed
Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 474.914 ; gain = 0.000 ; free physical = 483206 ; free virtual = 818732
INFO: [v++ 60-1443] [05:34:37] Run run_link: Step xclbinutil: Started
INFO: [v++ 60-1453] Command Line: xclbinutil --add-section BITSTREAM:RAW:/scratch/spouget/bicg/_x/link/int/partial.bit --force --target hw --key-value SYS:dfx_enable:true --add-section :JSON:/scratch/spouget/bicg/_x/link/int/workload-hw.rtd --append-section :JSON:/scratch/spouget/bicg/_x/link/int/appendSection.rtd --add-section CLOCK_FREQ_TOPOLOGY:JSON:/scratch/spouget/bicg/_x/link/int/workload-hw_xml.rtd --add-section BUILD_METADATA:JSON:/scratch/spouget/bicg/_x/link/int/workload-hw_build.rtd --add-section EMBEDDED_METADATA:RAW:/scratch/spouget/bicg/_x/link/int/workload-hw.xml --add-section SYSTEM_METADATA:RAW:/scratch/spouget/bicg/_x/link/int/systemDiagramModelSlrBaseAddress.json --key-value SYS:PlatformVBNV:xilinx_u55c_gen3x16_xdma_3_202210_1 --output /scratch/spouget/bicg/src/bin/workload-hw.xclbin
INFO: [v++ 60-1454] Run Directory: /scratch/spouget/bicg/_x/link/run_link
XRT Build Version: 2.14.384 (2022.2)
       Build Date: 2022-12-09 00:55:08
          Hash ID: 090bb050d570d2b668477c3bd0f979dc3a34b9db
Creating a default 'in-memory' xclbin image.

Section: 'BITSTREAM'(0) was successfully added.
Size   : 57721998 bytes
Format : RAW
File   : '/scratch/spouget/bicg/_x/link/int/partial.bit'

Section: 'MEM_TOPOLOGY'(6) was successfully added.
Format : JSON
File   : 'mem_topology'

Section: 'IP_LAYOUT'(8) was successfully added.
Format : JSON
File   : 'ip_layout'

Section: 'CONNECTIVITY'(7) was successfully added.
Format : JSON
File   : 'connectivity'

Section: 'CLOCK_FREQ_TOPOLOGY'(11) was successfully added.
Size   : 410 bytes
Format : JSON
File   : '/scratch/spouget/bicg/_x/link/int/workload-hw_xml.rtd'

Section: 'BUILD_METADATA'(14) was successfully added.
Size   : 3726 bytes
Format : JSON
File   : '/scratch/spouget/bicg/_x/link/int/workload-hw_build.rtd'

Section: 'EMBEDDED_METADATA'(2) was successfully added.
Size   : 88504 bytes
Format : RAW
File   : '/scratch/spouget/bicg/_x/link/int/workload-hw.xml'

Section: 'SYSTEM_METADATA'(22) was successfully added.
Size   : 29748 bytes
Format : RAW
File   : '/scratch/spouget/bicg/_x/link/int/systemDiagramModelSlrBaseAddress.json'

Section: 'PARTITION_METADATA'(20) was successfully appended to.
Format : JSON
File   : 'partition_metadata'

Section: 'IP_LAYOUT'(8) was successfully appended to.
Format : JSON
File   : 'ip_layout'
Successfully wrote (57873296 bytes) to the output file: /scratch/spouget/bicg/src/bin/workload-hw.xclbin
Leaving xclbinutil.
INFO: [v++ 60-1441] [05:34:37] Run run_link: Step xclbinutil: Completed
Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.21 . Memory (MB): peak = 474.914 ; gain = 0.000 ; free physical = 483122 ; free virtual = 818713
INFO: [v++ 60-1443] [05:34:37] Run run_link: Step xclbinutilinfo: Started
INFO: [v++ 60-1453] Command Line: xclbinutil --quiet --force --info /scratch/spouget/bicg/src/bin/workload-hw.xclbin.info --input /scratch/spouget/bicg/src/bin/workload-hw.xclbin
INFO: [v++ 60-1454] Run Directory: /scratch/spouget/bicg/_x/link/run_link
INFO: [v++ 60-1441] [05:34:38] Run run_link: Step xclbinutilinfo: Completed
Time (s): cpu = 00:00:00.52 ; elapsed = 00:00:00.61 . Memory (MB): peak = 474.914 ; gain = 0.000 ; free physical = 483097 ; free virtual = 818691
INFO: [v++ 60-1443] [05:34:38] Run run_link: Step generate_sc_driver: Started
INFO: [v++ 60-1453] Command Line: 
INFO: [v++ 60-1454] Run Directory: /scratch/spouget/bicg/_x/link/run_link
INFO: [v++ 60-1441] [05:34:38] Run run_link: Step generate_sc_driver: Completed
Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 474.914 ; gain = 0.000 ; free physical = 483096 ; free virtual = 818691
INFO: [v++ 60-244] Generating system estimate report...
INFO: [v++ 60-1092] Generated system estimate report: /scratch/spouget/bicg/_x/reports/link/system_estimate_workload-hw.xtxt
INFO: [v++ 60-586] Created /scratch/spouget/bicg/src/bin/workload-hw.ltx
INFO: [v++ 60-586] Created src/bin/workload-hw.xclbin
INFO: [v++ 60-1307] Run completed. Additional information can be found in:
	Guidance: /scratch/spouget/bicg/_x/reports/link/v++_link_workload-hw_guidance.html
	Timing Report: /scratch/spouget/bicg/_x/reports/link/imp/impl_1_hw_bb_locked_timing_summary_routed.rpt
	Vivado Log: /scratch/spouget/bicg/_x/logs/link/vivado.log
	Steps Log File: /scratch/spouget/bicg/_x/logs/link/link.steps.log

INFO: [v++ 60-2343] Use the vitis_analyzer tool to visualize and navigate the relevant reports. Run the following command. 
    vitis_analyzer /scratch/spouget/bicg/src/bin/workload-hw.xclbin.link_summary 
INFO: [v++ 60-791] Total elapsed time: 2h 35m 5s
INFO: [v++ 60-1653] Closing dispatch client.
