{
  "design": {
    "design_info": {
      "boundary_crc": "0xCC6CFA535221FB6E",
      "device": "xc7z020clg400-1",
      "gen_directory": "../../../../radio_top_pynq.gen/sources_1/bd/Radio_Top_Pynq",
      "name": "Radio_Top_Pynq",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2022.1",
      "validated": "true"
    },
    "design_tree": {
      "Transmit_Chain_0": "",
      "axi_dma_0": "",
      "axis_data_fifo_1": "",
      "system_ila_DMA": "",
      "PS_Zynq_0": ""
    },
    "interface_ports": {
      "DDR": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:ddrx:1.0",
        "vlnv": "xilinx.com:interface:ddrx_rtl:1.0",
        "parameters": {
          "AXI_ARBITRATION_SCHEME": {
            "value": "TDM",
            "value_src": "default"
          },
          "BURST_LENGTH": {
            "value": "8",
            "value_src": "default"
          },
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          },
          "CAS_LATENCY": {
            "value": "11",
            "value_src": "default"
          },
          "CAS_WRITE_LATENCY": {
            "value": "11",
            "value_src": "default"
          },
          "CS_ENABLED": {
            "value": "true",
            "value_src": "default"
          },
          "DATA_MASK_ENABLED": {
            "value": "true",
            "value_src": "default"
          },
          "DATA_WIDTH": {
            "value": "8",
            "value_src": "default"
          },
          "MEMORY_TYPE": {
            "value": "COMPONENTS",
            "value_src": "default"
          },
          "MEM_ADDR_MAP": {
            "value": "ROW_COLUMN_BANK",
            "value_src": "default"
          },
          "SLOT": {
            "value": "Single",
            "value_src": "default"
          },
          "TIMEPERIOD_PS": {
            "value": "1250",
            "value_src": "default"
          }
        }
      },
      "FIXED_IO": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:display_processing_system7:fixedio:1.0",
        "vlnv": "xilinx.com:display_processing_system7:fixedio_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          }
        }
      }
    },
    "components": {
      "Transmit_Chain_0": {
        "parameters": {
          "ACTIVE_SIM_BD": {
            "value": "Transmit_Chain.bd"
          },
          "ACTIVE_SYNTH_BD": {
            "value": "Transmit_Chain.bd"
          },
          "ENABLE_DFX": {
            "value": "0"
          },
          "LIST_SIM_BD": {
            "value": "Transmit_Chain.bd"
          },
          "LIST_SYNTH_BD": {
            "value": "Transmit_Chain.bd"
          },
          "LOCK_PROPAGATE": {
            "value": "0"
          }
        },
        "interface_ports": {
          "M_AXIS": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0",
            "parameters": {
              "CLK_DOMAIN": {
                "value": "PS_Zynq_inst_0_processing_system7_0_0_FCLK_CLK0",
                "value_src": "default_prop"
              },
              "FREQ_HZ": {
                "value": "100000000",
                "value_src": "default"
              },
              "HAS_TKEEP": {
                "value": "0",
                "value_src": "const_prop"
              },
              "HAS_TLAST": {
                "value": "1",
                "value_src": "const_prop"
              },
              "HAS_TREADY": {
                "value": "0",
                "value_src": "const_prop"
              },
              "HAS_TSTRB": {
                "value": "0",
                "value_src": "const_prop"
              },
              "INSERT_VIP": {
                "value": "0",
                "value_src": "default"
              },
              "LAYERED_METADATA": {
                "value": "undef",
                "value_src": "default"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "default_prop"
              },
              "TDATA_NUM_BYTES": {
                "value": "4",
                "value_src": "const_prop"
              },
              "TDEST_WIDTH": {
                "value": "0",
                "value_src": "const_prop"
              },
              "TID_WIDTH": {
                "value": "0",
                "value_src": "const_prop"
              },
              "TUSER_WIDTH": {
                "value": "0",
                "value_src": "const_prop"
              }
            }
          },
          "S_AXIS": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0",
            "parameters": {
              "CLK_DOMAIN": {
                "value": "PS_Zynq_inst_0_processing_system7_0_0_FCLK_CLK0",
                "value_src": "default_prop"
              },
              "FREQ_HZ": {
                "value": "100000000",
                "value_src": "default"
              },
              "HAS_TKEEP": {
                "value": "1",
                "value_src": "auto_prop"
              },
              "HAS_TLAST": {
                "value": "1",
                "value_src": "auto_prop"
              },
              "HAS_TREADY": {
                "value": "1",
                "value_src": "auto_prop"
              },
              "HAS_TSTRB": {
                "value": "0",
                "value_src": "const_prop"
              },
              "INSERT_VIP": {
                "value": "0",
                "value_src": "strong"
              },
              "LAYERED_METADATA": {
                "value": "undef",
                "value_src": "default_prop"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "default_prop"
              },
              "TDATA_NUM_BYTES": {
                "value": "4",
                "value_src": "auto_prop"
              },
              "TDEST_WIDTH": {
                "value": "0",
                "value_src": "auto_prop"
              },
              "TID_WIDTH": {
                "value": "0",
                "value_src": "auto_prop"
              },
              "TUSER_WIDTH": {
                "value": "0",
                "value_src": "auto_prop"
              }
            }
          },
          "S_BRAM_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "ADDR_WIDTH": {
                "value": "14",
                "value_src": "ip_prop"
              },
              "ARUSER_WIDTH": {
                "value": "0",
                "value_src": "default_prop"
              },
              "AWUSER_WIDTH": {
                "value": "0",
                "value_src": "default_prop"
              },
              "BUSER_WIDTH": {
                "value": "0",
                "value_src": "default_prop"
              },
              "CLK_DOMAIN": {
                "value": "PS_Zynq_inst_0_processing_system7_0_0_FCLK_CLK0",
                "value_src": "default_prop"
              },
              "DATA_WIDTH": {
                "value": "32",
                "value_src": "strong"
              },
              "FREQ_HZ": {
                "value": "100000000",
                "value_src": "default"
              },
              "HAS_BRESP": {
                "value": "1",
                "value_src": "strong"
              },
              "HAS_BURST": {
                "value": "1",
                "value_src": "strong"
              },
              "HAS_CACHE": {
                "value": "1",
                "value_src": "strong"
              },
              "HAS_LOCK": {
                "value": "1",
                "value_src": "strong"
              },
              "HAS_PROT": {
                "value": "1",
                "value_src": "strong"
              },
              "HAS_QOS": {
                "value": "1",
                "value_src": "strong"
              },
              "HAS_REGION": {
                "value": "0",
                "value_src": "const_prop"
              },
              "HAS_RRESP": {
                "value": "1",
                "value_src": "strong"
              },
              "HAS_WSTRB": {
                "value": "1",
                "value_src": "strong"
              },
              "ID_WIDTH": {
                "value": "0",
                "value_src": "default_prop"
              },
              "INSERT_VIP": {
                "value": "0",
                "value_src": "strong"
              },
              "MAX_BURST_LENGTH": {
                "value": "16",
                "value_src": "user_prop"
              },
              "NUM_READ_OUTSTANDING": {
                "value": "8",
                "value_src": "user_prop"
              },
              "NUM_READ_THREADS": {
                "value": "1",
                "value_src": "user_prop"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "8",
                "value_src": "user_prop"
              },
              "NUM_WRITE_THREADS": {
                "value": "1",
                "value_src": "user_prop"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "default_prop"
              },
              "PROTOCOL": {
                "value": "AXI4",
                "value_src": "strong"
              },
              "READ_WRITE_MODE": {
                "value": "READ_WRITE",
                "value_src": "strong"
              },
              "RUSER_BITS_PER_BYTE": {
                "value": "0",
                "value_src": "user_prop"
              },
              "RUSER_WIDTH": {
                "value": "0",
                "value_src": "default_prop"
              },
              "SUPPORTS_NARROW_BURST": {
                "value": "0",
                "value_src": "user_prop"
              },
              "WUSER_BITS_PER_BYTE": {
                "value": "0",
                "value_src": "user_prop"
              },
              "WUSER_WIDTH": {
                "value": "0",
                "value_src": "default_prop"
              }
            }
          }
        },
        "ports": {
          "aclk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S_AXIS:M_AXIS:S_BRAM_AXI",
                "value_src": "strong"
              },
              "ASSOCIATED_RESET": {
                "value": "aresetn",
                "value_src": "strong"
              },
              "CLK_DOMAIN": {
                "value": "PS_Zynq_inst_0_processing_system7_0_0_FCLK_CLK0",
                "value_src": "default_prop"
              },
              "FREQ_HZ": {
                "value": "100000000",
                "value_src": "default"
              },
              "FREQ_TOLERANCE_HZ": {
                "value": "0",
                "value_src": "strong"
              },
              "INSERT_VIP": {
                "value": "0",
                "value_src": "strong"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "default_prop"
              }
            }
          },
          "aresetn": {
            "type": "rst",
            "direction": "I",
            "parameters": {
              "INSERT_VIP": {
                "value": "0",
                "value_src": "strong"
              },
              "POLARITY": {
                "value": "ACTIVE_LOW",
                "value_src": "const_prop"
              }
            }
          },
          "playback_en": {
            "direction": "I"
          },
          "config_start_0": {
            "direction": "I"
          },
          "continuous_0": {
            "direction": "I"
          },
          "cp_len_0": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "dl_en_0": {
            "direction": "I"
          },
          "fs_cycles_0": {
            "direction": "I",
            "left": "26",
            "right": "0"
          },
          "i_negative_freq_0": {
            "direction": "I"
          },
          "inv_0": {
            "direction": "I"
          },
          "nfft_0": {
            "direction": "I",
            "left": "4",
            "right": "0"
          },
          "nfft_scaled_0": {
            "direction": "I",
            "left": "11",
            "right": "0"
          },
          "symbols_0": {
            "direction": "I",
            "left": "3",
            "right": "0"
          }
        },
        "post_compiled_compname": "Transmit_Chain_inst_0",
        "architecture": "zynq",
        "variant_info": {
          "Transmit_Chain.bd": {
            "scoped_diagram": "Transmit_Chain_inst_0.bd",
            "design_checksum": "0xAE8F6A28",
            "ref_name": "Transmit_Chain",
            "ref_subinst_path": "Radio_Top_Pynq_Transmit_Chain_0",
            "ref_type": "Block Design",
            "source_type": "all",
            "active": "all"
          }
        }
      },
      "axi_dma_0": {
        "vlnv": "xilinx.com:ip:axi_dma:7.1",
        "xci_name": "Radio_Top_Pynq_axi_dma_0_0",
        "xci_path": "ip\\Radio_Top_Pynq_axi_dma_0_0\\Radio_Top_Pynq_axi_dma_0_0.xci",
        "inst_hier_path": "axi_dma_0",
        "parameters": {
          "c_include_mm2s_dre": {
            "value": "1"
          },
          "c_include_s2mm_dre": {
            "value": "1"
          },
          "c_include_sg": {
            "value": "0"
          },
          "c_mm2s_burst_size": {
            "value": "256"
          },
          "c_s2mm_burst_size": {
            "value": "256"
          },
          "c_sg_length_width": {
            "value": "26"
          }
        },
        "interface_ports": {
          "M_AXI_MM2S": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Master",
            "address_space_ref": "Data_MM2S",
            "base_address": {
              "minimum": "0x00000000",
              "maximum": "0xFFFFFFFF",
              "width": "32"
            }
          },
          "M_AXI_S2MM": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Master",
            "address_space_ref": "Data_S2MM",
            "base_address": {
              "minimum": "0x00000000",
              "maximum": "0xFFFFFFFF",
              "width": "32"
            }
          }
        },
        "addressing": {
          "address_spaces": {
            "Data_MM2S": {
              "range": "4G",
              "width": "32"
            },
            "Data_S2MM": {
              "range": "4G",
              "width": "32"
            }
          }
        }
      },
      "axis_data_fifo_1": {
        "vlnv": "xilinx.com:ip:axis_data_fifo:2.0",
        "xci_name": "Radio_Top_Pynq_axis_data_fifo_1_0",
        "xci_path": "ip\\Radio_Top_Pynq_axis_data_fifo_1_0\\Radio_Top_Pynq_axis_data_fifo_1_0.xci",
        "inst_hier_path": "axis_data_fifo_1",
        "parameters": {
          "FIFO_DEPTH": {
            "value": "8192"
          }
        }
      },
      "system_ila_DMA": {
        "vlnv": "xilinx.com:ip:system_ila:1.1",
        "xci_name": "Radio_Top_Pynq_system_ila_0_0",
        "xci_path": "ip\\Radio_Top_Pynq_system_ila_0_0\\Radio_Top_Pynq_system_ila_0_0.xci",
        "inst_hier_path": "system_ila_DMA",
        "parameters": {
          "C_DATA_DEPTH": {
            "value": "2048"
          },
          "C_NUM_MONITOR_SLOTS": {
            "value": "2"
          },
          "C_SLOT": {
            "value": "1"
          },
          "C_SLOT_0_INTF_TYPE": {
            "value": "xilinx.com:interface:axis_rtl:1.0"
          },
          "C_SLOT_1_INTF_TYPE": {
            "value": "xilinx.com:interface:axis_rtl:1.0"
          }
        },
        "interface_ports": {
          "SLOT_0_AXIS": {
            "mode": "Monitor",
            "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          },
          "SLOT_1_AXIS": {
            "mode": "Monitor",
            "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          }
        }
      },
      "PS_Zynq_0": {
        "parameters": {
          "ACTIVE_SIM_BD": {
            "value": "PS_Zynq.bd"
          },
          "ACTIVE_SYNTH_BD": {
            "value": "PS_Zynq.bd"
          },
          "ENABLE_DFX": {
            "value": "0"
          },
          "LIST_SIM_BD": {
            "value": "PS_Zynq.bd"
          },
          "LIST_SYNTH_BD": {
            "value": "PS_Zynq.bd"
          },
          "LOCK_PROPAGATE": {
            "value": "0"
          }
        },
        "interface_ports": {
          "M_AXI_DMA": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "ADDR_WIDTH": {
                "value": "10",
                "value_src": "ip_prop"
              },
              "ARUSER_WIDTH": {
                "value": "0",
                "value_src": "default_prop"
              },
              "AWUSER_WIDTH": {
                "value": "0",
                "value_src": "default_prop"
              },
              "BUSER_WIDTH": {
                "value": "0",
                "value_src": "default_prop"
              },
              "CLK_DOMAIN": {
                "value": "PS_Zynq_inst_0_processing_system7_0_0_FCLK_CLK0",
                "value_src": "default_prop"
              },
              "DATA_WIDTH": {
                "value": "32",
                "value_src": "strong"
              },
              "FREQ_HZ": {
                "value": "100000000",
                "value_src": "strong"
              },
              "HAS_BRESP": {
                "value": "1",
                "value_src": "strong"
              },
              "HAS_BURST": {
                "value": "0",
                "value_src": "ip_prop"
              },
              "HAS_CACHE": {
                "value": "0",
                "value_src": "ip_prop"
              },
              "HAS_LOCK": {
                "value": "0",
                "value_src": "ip_prop"
              },
              "HAS_PROT": {
                "value": "1",
                "value_src": "strong"
              },
              "HAS_QOS": {
                "value": "0",
                "value_src": "ip_prop"
              },
              "HAS_REGION": {
                "value": "0",
                "value_src": "const_prop"
              },
              "HAS_RRESP": {
                "value": "1",
                "value_src": "strong"
              },
              "HAS_WSTRB": {
                "value": "1",
                "value_src": "strong"
              },
              "ID_WIDTH": {
                "value": "0",
                "value_src": "default_prop"
              },
              "INSERT_VIP": {
                "value": "0",
                "value_src": "strong"
              },
              "MAX_BURST_LENGTH": {
                "value": "1",
                "value_src": "user_prop"
              },
              "NUM_READ_OUTSTANDING": {
                "value": "8",
                "value_src": "user_prop"
              },
              "NUM_READ_THREADS": {
                "value": "1",
                "value_src": "user_prop"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "8",
                "value_src": "user_prop"
              },
              "NUM_WRITE_THREADS": {
                "value": "1",
                "value_src": "user_prop"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "strong"
              },
              "PROTOCOL": {
                "value": "AXI4LITE",
                "value_src": "ip_prop"
              },
              "READ_WRITE_MODE": {
                "value": "READ_WRITE",
                "value_src": "strong"
              },
              "RUSER_BITS_PER_BYTE": {
                "value": "0",
                "value_src": "user_prop"
              },
              "RUSER_WIDTH": {
                "value": "0",
                "value_src": "default_prop"
              },
              "SUPPORTS_NARROW_BURST": {
                "value": "0",
                "value_src": "user_prop"
              },
              "WUSER_BITS_PER_BYTE": {
                "value": "0",
                "value_src": "user_prop"
              },
              "WUSER_WIDTH": {
                "value": "0",
                "value_src": "default_prop"
              }
            }
          },
          "S00_AXI_DMA": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "ADDR_WIDTH": {
                "value": "32",
                "value_src": "auto_prop"
              },
              "ARUSER_WIDTH": {
                "value": "0",
                "value_src": "auto_prop"
              },
              "AWUSER_WIDTH": {
                "value": "0",
                "value_src": "const_prop"
              },
              "BUSER_WIDTH": {
                "value": "0",
                "value_src": "const_prop"
              },
              "CLK_DOMAIN": {
                "value": "PS_Zynq_inst_0_processing_system7_0_0_FCLK_CLK0",
                "value_src": "default_prop"
              },
              "DATA_WIDTH": {
                "value": "32",
                "value_src": "auto_prop"
              },
              "FREQ_HZ": {
                "value": "100000000",
                "value_src": "strong"
              },
              "HAS_BRESP": {
                "value": "0",
                "value_src": "const_prop"
              },
              "HAS_BURST": {
                "value": "0",
                "value_src": "const_prop"
              },
              "HAS_CACHE": {
                "value": "1",
                "value_src": "auto_prop"
              },
              "HAS_LOCK": {
                "value": "0",
                "value_src": "const_prop"
              },
              "HAS_PROT": {
                "value": "1",
                "value_src": "auto_prop"
              },
              "HAS_QOS": {
                "value": "0",
                "value_src": "const_prop"
              },
              "HAS_REGION": {
                "value": "0",
                "value_src": "const_prop"
              },
              "HAS_RRESP": {
                "value": "1",
                "value_src": "auto_prop"
              },
              "HAS_WSTRB": {
                "value": "0",
                "value_src": "const_prop"
              },
              "ID_WIDTH": {
                "value": "0",
                "value_src": "const_prop"
              },
              "INSERT_VIP": {
                "value": "0",
                "value_src": "strong"
              },
              "MAX_BURST_LENGTH": {
                "value": "256",
                "value_src": "user_prop"
              },
              "NUM_READ_OUTSTANDING": {
                "value": "16",
                "value_src": "const_prop"
              },
              "NUM_READ_THREADS": {
                "value": "1",
                "value_src": "default_prop"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "2",
                "value_src": "strong"
              },
              "NUM_WRITE_THREADS": {
                "value": "1",
                "value_src": "default_prop"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "strong"
              },
              "PROTOCOL": {
                "value": "AXI4",
                "value_src": "auto_prop"
              },
              "READ_WRITE_MODE": {
                "value": "READ_ONLY",
                "value_src": "auto_prop"
              },
              "RUSER_BITS_PER_BYTE": {
                "value": "0",
                "value_src": "default_prop"
              },
              "RUSER_WIDTH": {
                "value": "0",
                "value_src": "const_prop"
              },
              "SUPPORTS_NARROW_BURST": {
                "value": "0",
                "value_src": "const_prop"
              },
              "WUSER_BITS_PER_BYTE": {
                "value": "0",
                "value_src": "default_prop"
              },
              "WUSER_WIDTH": {
                "value": "0",
                "value_src": "const_prop"
              }
            }
          },
          "S01_AXI_DMA": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "ADDR_WIDTH": {
                "value": "32",
                "value_src": "auto_prop"
              },
              "ARUSER_WIDTH": {
                "value": "0",
                "value_src": "const_prop"
              },
              "AWUSER_WIDTH": {
                "value": "0",
                "value_src": "auto_prop"
              },
              "BUSER_WIDTH": {
                "value": "0",
                "value_src": "const_prop"
              },
              "CLK_DOMAIN": {
                "value": "PS_Zynq_inst_0_processing_system7_0_0_FCLK_CLK0",
                "value_src": "default_prop"
              },
              "DATA_WIDTH": {
                "value": "32",
                "value_src": "auto_prop"
              },
              "FREQ_HZ": {
                "value": "100000000",
                "value_src": "strong"
              },
              "HAS_BRESP": {
                "value": "1",
                "value_src": "auto_prop"
              },
              "HAS_BURST": {
                "value": "0",
                "value_src": "const_prop"
              },
              "HAS_CACHE": {
                "value": "1",
                "value_src": "auto_prop"
              },
              "HAS_LOCK": {
                "value": "0",
                "value_src": "const_prop"
              },
              "HAS_PROT": {
                "value": "1",
                "value_src": "auto_prop"
              },
              "HAS_QOS": {
                "value": "0",
                "value_src": "const_prop"
              },
              "HAS_REGION": {
                "value": "0",
                "value_src": "const_prop"
              },
              "HAS_RRESP": {
                "value": "0",
                "value_src": "const_prop"
              },
              "HAS_WSTRB": {
                "value": "1",
                "value_src": "auto_prop"
              },
              "ID_WIDTH": {
                "value": "0",
                "value_src": "const_prop"
              },
              "INSERT_VIP": {
                "value": "0",
                "value_src": "strong"
              },
              "MAX_BURST_LENGTH": {
                "value": "256",
                "value_src": "user_prop"
              },
              "NUM_READ_OUTSTANDING": {
                "value": "2",
                "value_src": "strong"
              },
              "NUM_READ_THREADS": {
                "value": "1",
                "value_src": "default_prop"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "16",
                "value_src": "const_prop"
              },
              "NUM_WRITE_THREADS": {
                "value": "1",
                "value_src": "default_prop"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "strong"
              },
              "PROTOCOL": {
                "value": "AXI4",
                "value_src": "auto_prop"
              },
              "READ_WRITE_MODE": {
                "value": "WRITE_ONLY",
                "value_src": "auto_prop"
              },
              "RUSER_BITS_PER_BYTE": {
                "value": "0",
                "value_src": "default_prop"
              },
              "RUSER_WIDTH": {
                "value": "0",
                "value_src": "const_prop"
              },
              "SUPPORTS_NARROW_BURST": {
                "value": "0",
                "value_src": "const_prop"
              },
              "WUSER_BITS_PER_BYTE": {
                "value": "0",
                "value_src": "default_prop"
              },
              "WUSER_WIDTH": {
                "value": "0",
                "value_src": "const_prop"
              }
            }
          },
          "DDR": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:ddrx:1.0",
            "vlnv": "xilinx.com:interface:ddrx_rtl:1.0",
            "parameters": {
              "AXI_ARBITRATION_SCHEME": {
                "value": "TDM",
                "value_src": "default"
              },
              "BURST_LENGTH": {
                "value": "8",
                "value_src": "default"
              },
              "CAN_DEBUG": {
                "value": "false",
                "value_src": "default"
              },
              "CAS_LATENCY": {
                "value": "11",
                "value_src": "default"
              },
              "CAS_WRITE_LATENCY": {
                "value": "11",
                "value_src": "default"
              },
              "CS_ENABLED": {
                "value": "true",
                "value_src": "default"
              },
              "DATA_MASK_ENABLED": {
                "value": "true",
                "value_src": "default"
              },
              "DATA_WIDTH": {
                "value": "8",
                "value_src": "default"
              },
              "MEMORY_TYPE": {
                "value": "COMPONENTS",
                "value_src": "default"
              },
              "MEM_ADDR_MAP": {
                "value": "ROW_COLUMN_BANK",
                "value_src": "default"
              },
              "SLOT": {
                "value": "Single",
                "value_src": "default"
              },
              "TIMEPERIOD_PS": {
                "value": "1250",
                "value_src": "default"
              }
            }
          },
          "FIXED_IO": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:display_processing_system7:fixedio:1.0",
            "vlnv": "xilinx.com:display_processing_system7:fixedio_rtl:1.0",
            "parameters": {
              "CAN_DEBUG": {
                "value": "false",
                "value_src": "default"
              }
            }
          },
          "M_AXI_BRAM": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "ADDR_WIDTH": {
                "value": "14",
                "value_src": "ip_prop"
              },
              "ARUSER_WIDTH": {
                "value": "0",
                "value_src": "default_prop"
              },
              "AWUSER_WIDTH": {
                "value": "0",
                "value_src": "default_prop"
              },
              "BUSER_WIDTH": {
                "value": "0",
                "value_src": "default_prop"
              },
              "CLK_DOMAIN": {
                "value": "PS_Zynq_inst_0_processing_system7_0_0_FCLK_CLK0",
                "value_src": "default_prop"
              },
              "DATA_WIDTH": {
                "value": "32",
                "value_src": "strong"
              },
              "FREQ_HZ": {
                "value": "100000000",
                "value_src": "strong"
              },
              "HAS_BRESP": {
                "value": "1",
                "value_src": "strong"
              },
              "HAS_BURST": {
                "value": "1",
                "value_src": "strong"
              },
              "HAS_CACHE": {
                "value": "1",
                "value_src": "strong"
              },
              "HAS_LOCK": {
                "value": "1",
                "value_src": "strong"
              },
              "HAS_PROT": {
                "value": "1",
                "value_src": "strong"
              },
              "HAS_QOS": {
                "value": "1",
                "value_src": "strong"
              },
              "HAS_REGION": {
                "value": "0",
                "value_src": "const_prop"
              },
              "HAS_RRESP": {
                "value": "1",
                "value_src": "strong"
              },
              "HAS_WSTRB": {
                "value": "1",
                "value_src": "strong"
              },
              "ID_WIDTH": {
                "value": "0",
                "value_src": "default_prop"
              },
              "INSERT_VIP": {
                "value": "0",
                "value_src": "strong"
              },
              "MAX_BURST_LENGTH": {
                "value": "16",
                "value_src": "user_prop"
              },
              "NUM_READ_OUTSTANDING": {
                "value": "8",
                "value_src": "user_prop"
              },
              "NUM_READ_THREADS": {
                "value": "1",
                "value_src": "user_prop"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "8",
                "value_src": "user_prop"
              },
              "NUM_WRITE_THREADS": {
                "value": "1",
                "value_src": "user_prop"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "strong"
              },
              "PROTOCOL": {
                "value": "AXI4",
                "value_src": "strong"
              },
              "READ_WRITE_MODE": {
                "value": "READ_WRITE",
                "value_src": "strong"
              },
              "RUSER_BITS_PER_BYTE": {
                "value": "0",
                "value_src": "user_prop"
              },
              "RUSER_WIDTH": {
                "value": "0",
                "value_src": "default_prop"
              },
              "SUPPORTS_NARROW_BURST": {
                "value": "0",
                "value_src": "user_prop"
              },
              "WUSER_BITS_PER_BYTE": {
                "value": "0",
                "value_src": "user_prop"
              },
              "WUSER_WIDTH": {
                "value": "0",
                "value_src": "default_prop"
              }
            }
          }
        },
        "ports": {
          "aclk_100M": {
            "type": "clk",
            "direction": "O",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M_AXI_DMA:M_AXI_BRAM:S00_AXI_DMA:S01_AXI_DMA",
                "value_src": "default"
              },
              "ASSOCIATED_RESET": {
                "value": "aresetn_100M",
                "value_src": "default"
              },
              "CLK_DOMAIN": {
                "value": "PS_Zynq_inst_0_processing_system7_0_0_FCLK_CLK0",
                "value_src": "default_prop"
              },
              "FREQ_HZ": {
                "value": "100000000",
                "value_src": "default"
              },
              "FREQ_TOLERANCE_HZ": {
                "value": "0",
                "value_src": "default"
              },
              "INSERT_VIP": {
                "value": "0",
                "value_src": "default"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "default"
              }
            }
          },
          "aclk_10M": {
            "type": "clk",
            "direction": "O",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "aresetn_10M",
                "value_src": "default"
              },
              "CLK_DOMAIN": {
                "value": "PS_Zynq_inst_0_processing_system7_0_0_FCLK_CLK1",
                "value_src": "default_prop"
              },
              "FREQ_HZ": {
                "value": "10000000",
                "value_src": "default"
              },
              "FREQ_TOLERANCE_HZ": {
                "value": "0",
                "value_src": "default"
              },
              "INSERT_VIP": {
                "value": "0",
                "value_src": "default"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "default"
              }
            }
          },
          "aclk_40M": {
            "type": "clk",
            "direction": "O",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "aresetn_40M",
                "value_src": "default"
              },
              "CLK_DOMAIN": {
                "value": "PS_Zynq_inst_0_processing_system7_0_0_FCLK_CLK2",
                "value_src": "default_prop"
              },
              "FREQ_HZ": {
                "value": "40000000",
                "value_src": "default"
              },
              "FREQ_TOLERANCE_HZ": {
                "value": "0",
                "value_src": "default"
              },
              "INSERT_VIP": {
                "value": "0",
                "value_src": "default"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "default"
              }
            }
          },
          "aresetn_40M": {
            "type": "rst",
            "direction": "O",
            "left": "0",
            "right": "0",
            "parameters": {
              "INSERT_VIP": {
                "value": "0",
                "value_src": "default"
              },
              "POLARITY": {
                "value": "ACTIVE_LOW",
                "value_src": "const_prop"
              }
            }
          },
          "aresetn_10M": {
            "type": "rst",
            "direction": "O",
            "left": "0",
            "right": "0",
            "parameters": {
              "INSERT_VIP": {
                "value": "0",
                "value_src": "default"
              },
              "POLARITY": {
                "value": "ACTIVE_LOW",
                "value_src": "const_prop"
              }
            }
          },
          "aresetn_100M": {
            "type": "rst",
            "direction": "O",
            "left": "0",
            "right": "0",
            "parameters": {
              "INSERT_VIP": {
                "value": "0",
                "value_src": "default"
              },
              "POLARITY": {
                "value": "ACTIVE_LOW",
                "value_src": "const_prop"
              }
            }
          },
          "fs_cycles": {
            "direction": "O",
            "left": "26",
            "right": "0"
          },
          "nfft": {
            "direction": "O",
            "left": "4",
            "right": "0"
          },
          "cp_len": {
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "nfft_scaled": {
            "direction": "O",
            "left": "11",
            "right": "0"
          },
          "symbols": {
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "fft_inv": {
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "negative_freq": {
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "continuous": {
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "dl_en": {
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "playback_en": {
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "fft_config_en": {
            "direction": "O",
            "left": "0",
            "right": "0"
          }
        },
        "post_compiled_compname": "PS_Zynq_inst_0",
        "architecture": "zynq",
        "variant_info": {
          "PS_Zynq.bd": {
            "scoped_diagram": "PS_Zynq_inst_0.bd",
            "design_checksum": "0x33782632",
            "ref_name": "PS_Zynq",
            "ref_subinst_path": "Radio_Top_Pynq_PS_Zynq_0",
            "ref_type": "Block Design",
            "source_type": "all",
            "active": "all"
          }
        }
      }
    },
    "interface_nets": {
      "PS_Zynq_0_DDR": {
        "interface_ports": [
          "DDR",
          "PS_Zynq_0/DDR"
        ]
      },
      "PS_Zynq_0_FIXED_IO": {
        "interface_ports": [
          "FIXED_IO",
          "PS_Zynq_0/FIXED_IO"
        ]
      },
      "PS_Zynq_0_M_AXI_BRAM": {
        "interface_ports": [
          "PS_Zynq_0/M_AXI_BRAM",
          "Transmit_Chain_0/S_BRAM_AXI"
        ]
      },
      "PS_Zynq_0_M_AXI_DMA": {
        "interface_ports": [
          "PS_Zynq_0/M_AXI_DMA",
          "axi_dma_0/S_AXI_LITE"
        ]
      },
      "S00_AXI_DMA_1": {
        "interface_ports": [
          "PS_Zynq_0/S00_AXI_DMA",
          "axi_dma_0/M_AXI_MM2S"
        ]
      },
      "S01_AXI_DMA_1": {
        "interface_ports": [
          "PS_Zynq_0/S01_AXI_DMA",
          "axi_dma_0/M_AXI_S2MM"
        ]
      },
      "S_AXIS_1": {
        "interface_ports": [
          "Transmit_Chain_0/S_AXIS",
          "axi_dma_0/M_AXIS_MM2S",
          "system_ila_DMA/SLOT_0_AXIS"
        ],
        "hdl_attributes": {
          "DEBUG": {
            "value": "true"
          }
        }
      },
      "Transmit_Chain_0_M_AXIS": {
        "interface_ports": [
          "Transmit_Chain_0/M_AXIS",
          "axis_data_fifo_1/S_AXIS",
          "system_ila_DMA/SLOT_1_AXIS"
        ]
      },
      "axis_data_fifo_1_M_AXIS": {
        "interface_ports": [
          "axi_dma_0/S_AXIS_S2MM",
          "axis_data_fifo_1/M_AXIS"
        ]
      }
    },
    "nets": {
      "ARESETN_1": {
        "ports": [
          "PS_Zynq_0/aresetn_100M",
          "Transmit_Chain_0/aresetn",
          "axi_dma_0/axi_resetn",
          "axis_data_fifo_1/s_axis_aresetn",
          "system_ila_DMA/resetn"
        ]
      },
      "config_start_0_1": {
        "ports": [
          "PS_Zynq_0/fft_config_en",
          "Transmit_Chain_0/config_start_0"
        ]
      },
      "continuous_0_1": {
        "ports": [
          "PS_Zynq_0/continuous",
          "Transmit_Chain_0/continuous_0"
        ]
      },
      "cp_len_0_1": {
        "ports": [
          "PS_Zynq_0/cp_len",
          "Transmit_Chain_0/cp_len_0"
        ]
      },
      "dl_en_0_1": {
        "ports": [
          "PS_Zynq_0/dl_en",
          "Transmit_Chain_0/dl_en_0"
        ]
      },
      "fs_cycles_0_1": {
        "ports": [
          "PS_Zynq_0/fs_cycles",
          "Transmit_Chain_0/fs_cycles_0"
        ]
      },
      "i_negative_freq_0_1": {
        "ports": [
          "PS_Zynq_0/negative_freq",
          "Transmit_Chain_0/i_negative_freq_0"
        ]
      },
      "inv_0_1": {
        "ports": [
          "PS_Zynq_0/fft_inv",
          "Transmit_Chain_0/inv_0"
        ]
      },
      "nfft_0_1": {
        "ports": [
          "PS_Zynq_0/nfft",
          "Transmit_Chain_0/nfft_0"
        ]
      },
      "nfft_scaled_0_1": {
        "ports": [
          "PS_Zynq_0/nfft_scaled",
          "Transmit_Chain_0/nfft_scaled_0"
        ]
      },
      "playback_en_1": {
        "ports": [
          "PS_Zynq_0/playback_en",
          "Transmit_Chain_0/playback_en"
        ]
      },
      "processing_system7_0_FCLK_CLK0": {
        "ports": [
          "PS_Zynq_0/aclk_100M",
          "Transmit_Chain_0/aclk",
          "axi_dma_0/m_axi_mm2s_aclk",
          "axi_dma_0/m_axi_s2mm_aclk",
          "axi_dma_0/s_axi_lite_aclk",
          "axis_data_fifo_1/s_axis_aclk",
          "system_ila_DMA/clk"
        ]
      },
      "symbols_0_1": {
        "ports": [
          "PS_Zynq_0/symbols",
          "Transmit_Chain_0/symbols_0"
        ]
      }
    },
    "addressing": {
      "/axi_dma_0": {
        "address_spaces": {
          "Data_MM2S": {
            "segments": {
              "SEG_processing_system7_0_HP0_DDR_LOWOCM": {
                "address_block": "/PS_Zynq_0/processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM",
                "offset": "0x00000000",
                "range": "512M"
              }
            }
          },
          "Data_S2MM": {
            "segments": {
              "SEG_processing_system7_0_HP0_DDR_LOWOCM": {
                "address_block": "/PS_Zynq_0/processing_system7_0/S_AXI_HP0/HP0_DDR_LOWOCM",
                "offset": "0x00000000",
                "range": "512M"
              }
            }
          }
        }
      },
      "/PS_Zynq_0/processing_system7_0": {
        "address_spaces": {
          "Data": {
            "segments": {
              "SEG_M_AXI_BRAM_Reg": {
                "address_block": "/Transmit_Chain_0/axi_bram_ctrl_0/S_AXI/Mem0",
                "offset": "0x40020000",
                "range": "16K"
              },
              "SEG_M_AXI_DMA_Reg": {
                "address_block": "/axi_dma_0/S_AXI_LITE/Reg",
                "offset": "0x40000000",
                "range": "128"
              },
              "SEG_axi_gpio_0_Reg": {
                "address_block": "/PS_Zynq_0/gpio_regs/axi_gpio_0/S_AXI/Reg",
                "offset": "0x40010000",
                "range": "128"
              },
              "SEG_axi_gpio_1_Reg": {
                "address_block": "/PS_Zynq_0/gpio_regs/axi_gpio_1/S_AXI/Reg",
                "offset": "0x40010100",
                "range": "128"
              },
              "SEG_axi_gpio_2_Reg": {
                "address_block": "/PS_Zynq_0/gpio_regs/axi_gpio_2/S_AXI/Reg",
                "offset": "0x40010200",
                "range": "128"
              }
            }
          }
        }
      }
    }
  }
}