-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
-- Version: 2022.1
-- Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity clefia_ClefiaDecrypt_1 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    Clefia_dec_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    Clefia_dec_ce0 : OUT STD_LOGIC;
    Clefia_dec_we0 : OUT STD_LOGIC;
    Clefia_dec_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    Clefia_dec_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    ct_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    ct_ce0 : OUT STD_LOGIC;
    ct_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    rk_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    rk_ce0 : OUT STD_LOGIC;
    rk_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    rk_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    rk_ce1 : OUT STD_LOGIC;
    rk_q1 : IN STD_LOGIC_VECTOR (7 downto 0);
    r : IN STD_LOGIC_VECTOR (4 downto 0) );
end;


architecture behav of clefia_ClefiaDecrypt_1 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (17 downto 0) := "000000000000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (17 downto 0) := "000000000000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (17 downto 0) := "000000000000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (17 downto 0) := "000000000000001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (17 downto 0) := "000000000000010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (17 downto 0) := "000000000000100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (17 downto 0) := "000000000001000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (17 downto 0) := "000000000010000000";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (17 downto 0) := "000000000100000000";
    constant ap_ST_fsm_state10 : STD_LOGIC_VECTOR (17 downto 0) := "000000001000000000";
    constant ap_ST_fsm_state11 : STD_LOGIC_VECTOR (17 downto 0) := "000000010000000000";
    constant ap_ST_fsm_state12 : STD_LOGIC_VECTOR (17 downto 0) := "000000100000000000";
    constant ap_ST_fsm_state13 : STD_LOGIC_VECTOR (17 downto 0) := "000001000000000000";
    constant ap_ST_fsm_state14 : STD_LOGIC_VECTOR (17 downto 0) := "000010000000000000";
    constant ap_ST_fsm_state15 : STD_LOGIC_VECTOR (17 downto 0) := "000100000000000000";
    constant ap_ST_fsm_state16 : STD_LOGIC_VECTOR (17 downto 0) := "001000000000000000";
    constant ap_ST_fsm_state17 : STD_LOGIC_VECTOR (17 downto 0) := "010000000000000000";
    constant ap_ST_fsm_state18 : STD_LOGIC_VECTOR (17 downto 0) := "100000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_lv32_E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001110";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_11 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010001";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv5_0 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_boolean_0 : BOOLEAN := false;

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (17 downto 0) := "000000000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal shl_ln_fu_153_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal shl_ln_reg_173 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln230_fu_162_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln230_reg_180 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state8 : signal is "none";
    signal fin_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal fin_ce0 : STD_LOGIC;
    signal fin_we0 : STD_LOGIC;
    signal fin_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal fin_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal fin_ce1 : STD_LOGIC;
    signal fin_we1 : STD_LOGIC;
    signal fin_q1 : STD_LOGIC_VECTOR (7 downto 0);
    signal fout_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal fout_ce0 : STD_LOGIC;
    signal fout_we0 : STD_LOGIC;
    signal fout_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal fout_ce1 : STD_LOGIC;
    signal fout_we1 : STD_LOGIC;
    signal fout_q1 : STD_LOGIC_VECTOR (7 downto 0);
    signal rin_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal rin_ce0 : STD_LOGIC;
    signal rin_we0 : STD_LOGIC;
    signal rin_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal rin_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal rin_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal rin_ce1 : STD_LOGIC;
    signal rin_q1 : STD_LOGIC_VECTOR (7 downto 0);
    signal rout_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal rout_ce0 : STD_LOGIC;
    signal rout_we0 : STD_LOGIC;
    signal rout_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_1_fu_80_ap_start : STD_LOGIC;
    signal grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_1_fu_80_ap_done : STD_LOGIC;
    signal grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_1_fu_80_ap_idle : STD_LOGIC;
    signal grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_1_fu_80_ap_ready : STD_LOGIC;
    signal grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_1_fu_80_ct_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_1_fu_80_ct_ce0 : STD_LOGIC;
    signal grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_1_fu_80_rin_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_1_fu_80_rin_ce0 : STD_LOGIC;
    signal grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_1_fu_80_rin_we0 : STD_LOGIC;
    signal grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_1_fu_80_rin_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_1_fu_88_ap_start : STD_LOGIC;
    signal grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_1_fu_88_ap_done : STD_LOGIC;
    signal grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_1_fu_88_ap_idle : STD_LOGIC;
    signal grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_1_fu_88_ap_ready : STD_LOGIC;
    signal grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_1_fu_88_rk_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_1_fu_88_rk_ce0 : STD_LOGIC;
    signal grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_1_fu_88_rin_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_1_fu_88_rin_ce0 : STD_LOGIC;
    signal grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_1_fu_88_rin_we0 : STD_LOGIC;
    signal grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_1_fu_88_rin_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_1_fu_88_rin_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_1_fu_88_rin_ce1 : STD_LOGIC;
    signal grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_124_fu_96_ap_start : STD_LOGIC;
    signal grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_124_fu_96_ap_done : STD_LOGIC;
    signal grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_124_fu_96_ap_idle : STD_LOGIC;
    signal grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_124_fu_96_ap_ready : STD_LOGIC;
    signal grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_124_fu_96_rk_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_124_fu_96_rk_ce0 : STD_LOGIC;
    signal grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_124_fu_96_rin_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_124_fu_96_rin_ce0 : STD_LOGIC;
    signal grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_124_fu_96_rin_we0 : STD_LOGIC;
    signal grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_124_fu_96_rin_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_124_fu_96_rin_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_124_fu_96_rin_ce1 : STD_LOGIC;
    signal grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_125_fu_104_ap_start : STD_LOGIC;
    signal grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_125_fu_104_ap_done : STD_LOGIC;
    signal grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_125_fu_104_ap_idle : STD_LOGIC;
    signal grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_125_fu_104_ap_ready : STD_LOGIC;
    signal grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_125_fu_104_rin_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_125_fu_104_rin_ce0 : STD_LOGIC;
    signal grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_125_fu_104_fin_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_125_fu_104_fin_ce0 : STD_LOGIC;
    signal grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_125_fu_104_fin_we0 : STD_LOGIC;
    signal grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_125_fu_104_fin_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_230_1_fu_110_ap_start : STD_LOGIC;
    signal grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_230_1_fu_110_ap_done : STD_LOGIC;
    signal grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_230_1_fu_110_ap_idle : STD_LOGIC;
    signal grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_230_1_fu_110_ap_ready : STD_LOGIC;
    signal grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_230_1_fu_110_fin_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_230_1_fu_110_fin_ce0 : STD_LOGIC;
    signal grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_230_1_fu_110_fin_we0 : STD_LOGIC;
    signal grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_230_1_fu_110_fin_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_230_1_fu_110_fin_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_230_1_fu_110_fin_ce1 : STD_LOGIC;
    signal grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_230_1_fu_110_fin_we1 : STD_LOGIC;
    signal grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_230_1_fu_110_fin_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_230_1_fu_110_fout_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_230_1_fu_110_fout_ce0 : STD_LOGIC;
    signal grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_230_1_fu_110_fout_we0 : STD_LOGIC;
    signal grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_230_1_fu_110_fout_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_230_1_fu_110_fout_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_230_1_fu_110_fout_ce1 : STD_LOGIC;
    signal grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_230_1_fu_110_fout_we1 : STD_LOGIC;
    signal grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_230_1_fu_110_fout_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_230_1_fu_110_rk_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_230_1_fu_110_rk_ce0 : STD_LOGIC;
    signal grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_230_1_fu_110_rk_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_230_1_fu_110_rk_ce1 : STD_LOGIC;
    signal grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_126_fu_124_ap_start : STD_LOGIC;
    signal grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_126_fu_124_ap_done : STD_LOGIC;
    signal grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_126_fu_124_ap_idle : STD_LOGIC;
    signal grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_126_fu_124_ap_ready : STD_LOGIC;
    signal grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_126_fu_124_fout_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_126_fu_124_fout_ce0 : STD_LOGIC;
    signal grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_126_fu_124_rout_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_126_fu_124_rout_ce0 : STD_LOGIC;
    signal grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_126_fu_124_rout_we0 : STD_LOGIC;
    signal grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_126_fu_124_rout_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_127_fu_130_ap_start : STD_LOGIC;
    signal grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_127_fu_130_ap_done : STD_LOGIC;
    signal grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_127_fu_130_ap_idle : STD_LOGIC;
    signal grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_127_fu_130_ap_ready : STD_LOGIC;
    signal grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_127_fu_130_rout_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_127_fu_130_rout_ce0 : STD_LOGIC;
    signal grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_127_fu_130_Clefia_dec_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_127_fu_130_Clefia_dec_ce0 : STD_LOGIC;
    signal grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_127_fu_130_Clefia_dec_we0 : STD_LOGIC;
    signal grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_127_fu_130_Clefia_dec_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_128_fu_137_ap_start : STD_LOGIC;
    signal grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_128_fu_137_ap_done : STD_LOGIC;
    signal grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_128_fu_137_ap_idle : STD_LOGIC;
    signal grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_128_fu_137_ap_ready : STD_LOGIC;
    signal grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_128_fu_137_rk_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_128_fu_137_rk_ce0 : STD_LOGIC;
    signal grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_128_fu_137_Clefia_dec_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_128_fu_137_Clefia_dec_ce0 : STD_LOGIC;
    signal grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_128_fu_137_Clefia_dec_we0 : STD_LOGIC;
    signal grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_128_fu_137_Clefia_dec_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_129_fu_145_ap_start : STD_LOGIC;
    signal grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_129_fu_145_ap_done : STD_LOGIC;
    signal grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_129_fu_145_ap_idle : STD_LOGIC;
    signal grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_129_fu_145_ap_ready : STD_LOGIC;
    signal grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_129_fu_145_rk_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_129_fu_145_rk_ce0 : STD_LOGIC;
    signal grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_129_fu_145_Clefia_dec_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_129_fu_145_Clefia_dec_ce0 : STD_LOGIC;
    signal grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_129_fu_145_Clefia_dec_we0 : STD_LOGIC;
    signal grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_129_fu_145_Clefia_dec_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_1_fu_80_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_1_fu_88_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_124_fu_96_ap_start_reg : STD_LOGIC := '0';
    signal ap_NS_fsm : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_NS_fsm_state5 : STD_LOGIC;
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_125_fu_104_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_230_1_fu_110_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state9 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state9 : signal is "none";
    signal ap_CS_fsm_state10 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state10 : signal is "none";
    signal grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_126_fu_124_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state11 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state11 : signal is "none";
    signal ap_CS_fsm_state12 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state12 : signal is "none";
    signal grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_127_fu_130_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state13 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state13 : signal is "none";
    signal ap_CS_fsm_state14 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state14 : signal is "none";
    signal grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_128_fu_137_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state15 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state15 : signal is "none";
    signal ap_CS_fsm_state16 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state16 : signal is "none";
    signal grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_129_fu_145_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state17 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state17 : signal is "none";
    signal ap_CS_fsm_state18 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state18 : signal is "none";
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_ST_fsm_state5_blk : STD_LOGIC;
    signal ap_ST_fsm_state6_blk : STD_LOGIC;
    signal ap_ST_fsm_state7_blk : STD_LOGIC;
    signal ap_ST_fsm_state8_blk : STD_LOGIC;
    signal ap_ST_fsm_state9_blk : STD_LOGIC;
    signal ap_block_state10_on_subcall_done : BOOLEAN;
    signal ap_ST_fsm_state10_blk : STD_LOGIC;
    signal ap_ST_fsm_state11_blk : STD_LOGIC;
    signal ap_ST_fsm_state12_blk : STD_LOGIC;
    signal ap_ST_fsm_state13_blk : STD_LOGIC;
    signal ap_ST_fsm_state14_blk : STD_LOGIC;
    signal ap_ST_fsm_state15_blk : STD_LOGIC;
    signal ap_ST_fsm_state16_blk : STD_LOGIC;
    signal ap_ST_fsm_state17_blk : STD_LOGIC;
    signal ap_ST_fsm_state18_blk : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component clefia_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ct_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        ct_ce0 : OUT STD_LOGIC;
        ct_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        rin_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        rin_ce0 : OUT STD_LOGIC;
        rin_we0 : OUT STD_LOGIC;
        rin_d0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component clefia_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        shl_ln : IN STD_LOGIC_VECTOR (7 downto 0);
        rk_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        rk_ce0 : OUT STD_LOGIC;
        rk_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        rin_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        rin_ce0 : OUT STD_LOGIC;
        rin_we0 : OUT STD_LOGIC;
        rin_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        rin_address1 : OUT STD_LOGIC_VECTOR (3 downto 0);
        rin_ce1 : OUT STD_LOGIC;
        rin_q1 : IN STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component clefia_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_124 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        shl_ln : IN STD_LOGIC_VECTOR (7 downto 0);
        rk_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        rk_ce0 : OUT STD_LOGIC;
        rk_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        rin_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        rin_ce0 : OUT STD_LOGIC;
        rin_we0 : OUT STD_LOGIC;
        rin_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        rin_address1 : OUT STD_LOGIC_VECTOR (3 downto 0);
        rin_ce1 : OUT STD_LOGIC;
        rin_q1 : IN STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component clefia_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_125 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        rin_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        rin_ce0 : OUT STD_LOGIC;
        rin_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        fin_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        fin_ce0 : OUT STD_LOGIC;
        fin_we0 : OUT STD_LOGIC;
        fin_d0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component clefia_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_230_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        r_cast5 : IN STD_LOGIC_VECTOR (4 downto 0);
        fin_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        fin_ce0 : OUT STD_LOGIC;
        fin_we0 : OUT STD_LOGIC;
        fin_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        fin_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        fin_address1 : OUT STD_LOGIC_VECTOR (3 downto 0);
        fin_ce1 : OUT STD_LOGIC;
        fin_we1 : OUT STD_LOGIC;
        fin_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        fin_q1 : IN STD_LOGIC_VECTOR (7 downto 0);
        fout_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        fout_ce0 : OUT STD_LOGIC;
        fout_we0 : OUT STD_LOGIC;
        fout_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        fout_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        fout_address1 : OUT STD_LOGIC_VECTOR (3 downto 0);
        fout_ce1 : OUT STD_LOGIC;
        fout_we1 : OUT STD_LOGIC;
        fout_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        fout_q1 : IN STD_LOGIC_VECTOR (7 downto 0);
        shl_ln : IN STD_LOGIC_VECTOR (7 downto 0);
        rk_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        rk_ce0 : OUT STD_LOGIC;
        rk_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        rk_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        rk_ce1 : OUT STD_LOGIC;
        rk_q1 : IN STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component clefia_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_126 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        fout_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        fout_ce0 : OUT STD_LOGIC;
        fout_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        rout_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        rout_ce0 : OUT STD_LOGIC;
        rout_we0 : OUT STD_LOGIC;
        rout_d0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component clefia_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_127 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        rout_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        rout_ce0 : OUT STD_LOGIC;
        rout_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        Clefia_dec_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        Clefia_dec_ce0 : OUT STD_LOGIC;
        Clefia_dec_we0 : OUT STD_LOGIC;
        Clefia_dec_d0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component clefia_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_128 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        rk_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        rk_ce0 : OUT STD_LOGIC;
        rk_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        Clefia_dec_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        Clefia_dec_ce0 : OUT STD_LOGIC;
        Clefia_dec_we0 : OUT STD_LOGIC;
        Clefia_dec_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        Clefia_dec_q0 : IN STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component clefia_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_129 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        rk_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        rk_ce0 : OUT STD_LOGIC;
        rk_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        Clefia_dec_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        Clefia_dec_ce0 : OUT STD_LOGIC;
        Clefia_dec_we0 : OUT STD_LOGIC;
        Clefia_dec_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        Clefia_dec_q0 : IN STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component clefia_ClefiaDecrypt_1_fin_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (7 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        address1 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce1 : IN STD_LOGIC;
        we1 : IN STD_LOGIC;
        d1 : IN STD_LOGIC_VECTOR (7 downto 0);
        q1 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component clefia_ClefiaDecrypt_1_rin_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (7 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        address1 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component clefia_ClefiaDecrypt_1_rout_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (7 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;



begin
    fin_U : component clefia_ClefiaDecrypt_1_fin_RAM_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => fin_address0,
        ce0 => fin_ce0,
        we0 => fin_we0,
        d0 => fin_d0,
        q0 => fin_q0,
        address1 => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_230_1_fu_110_fin_address1,
        ce1 => fin_ce1,
        we1 => fin_we1,
        d1 => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_230_1_fu_110_fin_d1,
        q1 => fin_q1);

    fout_U : component clefia_ClefiaDecrypt_1_fin_RAM_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => fout_address0,
        ce0 => fout_ce0,
        we0 => fout_we0,
        d0 => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_230_1_fu_110_fout_d0,
        q0 => fout_q0,
        address1 => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_230_1_fu_110_fout_address1,
        ce1 => fout_ce1,
        we1 => fout_we1,
        d1 => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_230_1_fu_110_fout_d1,
        q1 => fout_q1);

    rin_U : component clefia_ClefiaDecrypt_1_rin_RAM_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => rin_address0,
        ce0 => rin_ce0,
        we0 => rin_we0,
        d0 => rin_d0,
        q0 => rin_q0,
        address1 => rin_address1,
        ce1 => rin_ce1,
        q1 => rin_q1);

    rout_U : component clefia_ClefiaDecrypt_1_rout_RAM_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => rout_address0,
        ce0 => rout_ce0,
        we0 => rout_we0,
        d0 => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_126_fu_124_rout_d0,
        q0 => rout_q0);

    grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_1_fu_80 : component clefia_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_1_fu_80_ap_start,
        ap_done => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_1_fu_80_ap_done,
        ap_idle => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_1_fu_80_ap_idle,
        ap_ready => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_1_fu_80_ap_ready,
        ct_address0 => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_1_fu_80_ct_address0,
        ct_ce0 => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_1_fu_80_ct_ce0,
        ct_q0 => ct_q0,
        rin_address0 => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_1_fu_80_rin_address0,
        rin_ce0 => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_1_fu_80_rin_ce0,
        rin_we0 => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_1_fu_80_rin_we0,
        rin_d0 => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_1_fu_80_rin_d0);

    grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_1_fu_88 : component clefia_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_1_fu_88_ap_start,
        ap_done => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_1_fu_88_ap_done,
        ap_idle => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_1_fu_88_ap_idle,
        ap_ready => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_1_fu_88_ap_ready,
        shl_ln => shl_ln_reg_173,
        rk_address0 => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_1_fu_88_rk_address0,
        rk_ce0 => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_1_fu_88_rk_ce0,
        rk_q0 => rk_q0,
        rin_address0 => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_1_fu_88_rin_address0,
        rin_ce0 => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_1_fu_88_rin_ce0,
        rin_we0 => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_1_fu_88_rin_we0,
        rin_d0 => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_1_fu_88_rin_d0,
        rin_address1 => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_1_fu_88_rin_address1,
        rin_ce1 => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_1_fu_88_rin_ce1,
        rin_q1 => rin_q1);

    grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_124_fu_96 : component clefia_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_124
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_124_fu_96_ap_start,
        ap_done => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_124_fu_96_ap_done,
        ap_idle => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_124_fu_96_ap_idle,
        ap_ready => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_124_fu_96_ap_ready,
        shl_ln => shl_ln_reg_173,
        rk_address0 => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_124_fu_96_rk_address0,
        rk_ce0 => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_124_fu_96_rk_ce0,
        rk_q0 => rk_q0,
        rin_address0 => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_124_fu_96_rin_address0,
        rin_ce0 => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_124_fu_96_rin_ce0,
        rin_we0 => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_124_fu_96_rin_we0,
        rin_d0 => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_124_fu_96_rin_d0,
        rin_address1 => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_124_fu_96_rin_address1,
        rin_ce1 => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_124_fu_96_rin_ce1,
        rin_q1 => rin_q1);

    grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_125_fu_104 : component clefia_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_125
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_125_fu_104_ap_start,
        ap_done => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_125_fu_104_ap_done,
        ap_idle => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_125_fu_104_ap_idle,
        ap_ready => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_125_fu_104_ap_ready,
        rin_address0 => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_125_fu_104_rin_address0,
        rin_ce0 => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_125_fu_104_rin_ce0,
        rin_q0 => rin_q0,
        fin_address0 => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_125_fu_104_fin_address0,
        fin_ce0 => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_125_fu_104_fin_ce0,
        fin_we0 => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_125_fu_104_fin_we0,
        fin_d0 => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_125_fu_104_fin_d0);

    grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_230_1_fu_110 : component clefia_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_230_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_230_1_fu_110_ap_start,
        ap_done => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_230_1_fu_110_ap_done,
        ap_idle => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_230_1_fu_110_ap_idle,
        ap_ready => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_230_1_fu_110_ap_ready,
        r_cast5 => r,
        fin_address0 => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_230_1_fu_110_fin_address0,
        fin_ce0 => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_230_1_fu_110_fin_ce0,
        fin_we0 => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_230_1_fu_110_fin_we0,
        fin_d0 => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_230_1_fu_110_fin_d0,
        fin_q0 => fin_q0,
        fin_address1 => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_230_1_fu_110_fin_address1,
        fin_ce1 => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_230_1_fu_110_fin_ce1,
        fin_we1 => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_230_1_fu_110_fin_we1,
        fin_d1 => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_230_1_fu_110_fin_d1,
        fin_q1 => fin_q1,
        fout_address0 => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_230_1_fu_110_fout_address0,
        fout_ce0 => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_230_1_fu_110_fout_ce0,
        fout_we0 => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_230_1_fu_110_fout_we0,
        fout_d0 => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_230_1_fu_110_fout_d0,
        fout_q0 => fout_q0,
        fout_address1 => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_230_1_fu_110_fout_address1,
        fout_ce1 => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_230_1_fu_110_fout_ce1,
        fout_we1 => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_230_1_fu_110_fout_we1,
        fout_d1 => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_230_1_fu_110_fout_d1,
        fout_q1 => fout_q1,
        shl_ln => shl_ln_reg_173,
        rk_address0 => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_230_1_fu_110_rk_address0,
        rk_ce0 => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_230_1_fu_110_rk_ce0,
        rk_q0 => rk_q0,
        rk_address1 => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_230_1_fu_110_rk_address1,
        rk_ce1 => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_230_1_fu_110_rk_ce1,
        rk_q1 => rk_q1);

    grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_126_fu_124 : component clefia_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_126
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_126_fu_124_ap_start,
        ap_done => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_126_fu_124_ap_done,
        ap_idle => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_126_fu_124_ap_idle,
        ap_ready => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_126_fu_124_ap_ready,
        fout_address0 => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_126_fu_124_fout_address0,
        fout_ce0 => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_126_fu_124_fout_ce0,
        fout_q0 => fout_q0,
        rout_address0 => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_126_fu_124_rout_address0,
        rout_ce0 => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_126_fu_124_rout_ce0,
        rout_we0 => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_126_fu_124_rout_we0,
        rout_d0 => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_126_fu_124_rout_d0);

    grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_127_fu_130 : component clefia_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_127
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_127_fu_130_ap_start,
        ap_done => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_127_fu_130_ap_done,
        ap_idle => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_127_fu_130_ap_idle,
        ap_ready => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_127_fu_130_ap_ready,
        rout_address0 => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_127_fu_130_rout_address0,
        rout_ce0 => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_127_fu_130_rout_ce0,
        rout_q0 => rout_q0,
        Clefia_dec_address0 => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_127_fu_130_Clefia_dec_address0,
        Clefia_dec_ce0 => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_127_fu_130_Clefia_dec_ce0,
        Clefia_dec_we0 => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_127_fu_130_Clefia_dec_we0,
        Clefia_dec_d0 => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_127_fu_130_Clefia_dec_d0);

    grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_128_fu_137 : component clefia_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_128
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_128_fu_137_ap_start,
        ap_done => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_128_fu_137_ap_done,
        ap_idle => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_128_fu_137_ap_idle,
        ap_ready => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_128_fu_137_ap_ready,
        rk_address0 => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_128_fu_137_rk_address0,
        rk_ce0 => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_128_fu_137_rk_ce0,
        rk_q0 => rk_q0,
        Clefia_dec_address0 => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_128_fu_137_Clefia_dec_address0,
        Clefia_dec_ce0 => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_128_fu_137_Clefia_dec_ce0,
        Clefia_dec_we0 => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_128_fu_137_Clefia_dec_we0,
        Clefia_dec_d0 => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_128_fu_137_Clefia_dec_d0,
        Clefia_dec_q0 => Clefia_dec_q0);

    grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_129_fu_145 : component clefia_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_129
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_129_fu_145_ap_start,
        ap_done => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_129_fu_145_ap_done,
        ap_idle => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_129_fu_145_ap_idle,
        ap_ready => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_129_fu_145_ap_ready,
        rk_address0 => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_129_fu_145_rk_address0,
        rk_ce0 => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_129_fu_145_rk_ce0,
        rk_q0 => rk_q0,
        Clefia_dec_address0 => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_129_fu_145_Clefia_dec_address0,
        Clefia_dec_ce0 => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_129_fu_145_Clefia_dec_ce0,
        Clefia_dec_we0 => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_129_fu_145_Clefia_dec_we0,
        Clefia_dec_d0 => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_129_fu_145_Clefia_dec_d0,
        Clefia_dec_q0 => Clefia_dec_q0);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_125_fu_104_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_125_fu_104_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
                    grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_125_fu_104_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_125_fu_104_ap_ready = ap_const_logic_1)) then 
                    grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_125_fu_104_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_126_fu_124_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_126_fu_124_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
                    grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_126_fu_124_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_126_fu_124_ap_ready = ap_const_logic_1)) then 
                    grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_126_fu_124_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_127_fu_130_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_127_fu_130_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
                    grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_127_fu_130_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_127_fu_130_ap_ready = ap_const_logic_1)) then 
                    grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_127_fu_130_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_1_fu_80_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_1_fu_80_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                    grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_1_fu_80_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_1_fu_80_ap_ready = ap_const_logic_1)) then 
                    grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_1_fu_80_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_124_fu_96_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_124_fu_96_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_NS_fsm_state5) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                    grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_124_fu_96_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_124_fu_96_ap_ready = ap_const_logic_1)) then 
                    grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_124_fu_96_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_128_fu_137_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_128_fu_137_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
                    grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_128_fu_137_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_128_fu_137_ap_ready = ap_const_logic_1)) then 
                    grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_128_fu_137_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_129_fu_145_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_129_fu_145_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
                    grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_129_fu_145_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_129_fu_145_ap_ready = ap_const_logic_1)) then 
                    grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_129_fu_145_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_1_fu_88_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_1_fu_88_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
                    grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_1_fu_88_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_1_fu_88_ap_ready = ap_const_logic_1)) then 
                    grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_1_fu_88_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_230_1_fu_110_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_230_1_fu_110_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
                    grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_230_1_fu_110_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_230_1_fu_110_ap_ready = ap_const_logic_1)) then 
                    grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_230_1_fu_110_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;

    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state8)) then
                icmp_ln230_reg_180 <= icmp_ln230_fu_162_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state3)) then
                    shl_ln_reg_173(7 downto 3) <= shl_ln_fu_153_p3(7 downto 3);
            end if;
        end if;
    end process;
    shl_ln_reg_173(2 downto 0) <= "000";

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, icmp_ln230_fu_162_p2, ap_CS_fsm_state8, grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_1_fu_80_ap_done, grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_1_fu_88_ap_done, grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_124_fu_96_ap_done, grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_125_fu_104_ap_done, grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_126_fu_124_ap_done, grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_127_fu_130_ap_done, grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_128_fu_137_ap_done, grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_129_fu_145_ap_done, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6, ap_CS_fsm_state10, ap_CS_fsm_state12, ap_CS_fsm_state14, ap_CS_fsm_state16, ap_CS_fsm_state18, ap_block_state10_on_subcall_done)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state2) and (grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_1_fu_80_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state3;
                else
                    ap_NS_fsm <= ap_ST_fsm_state2;
                end if;
            when ap_ST_fsm_state3 => 
                ap_NS_fsm <= ap_ST_fsm_state4;
            when ap_ST_fsm_state4 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state4) and (grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_1_fu_88_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state5;
                else
                    ap_NS_fsm <= ap_ST_fsm_state4;
                end if;
            when ap_ST_fsm_state5 => 
                ap_NS_fsm <= ap_ST_fsm_state6;
            when ap_ST_fsm_state6 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state6) and (grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_124_fu_96_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state7;
                else
                    ap_NS_fsm <= ap_ST_fsm_state6;
                end if;
            when ap_ST_fsm_state7 => 
                ap_NS_fsm <= ap_ST_fsm_state8;
            when ap_ST_fsm_state8 => 
                if (((icmp_ln230_fu_162_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state8) and (grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_125_fu_104_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state10;
                elsif (((icmp_ln230_fu_162_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state8) and (grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_125_fu_104_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state9;
                else
                    ap_NS_fsm <= ap_ST_fsm_state8;
                end if;
            when ap_ST_fsm_state9 => 
                ap_NS_fsm <= ap_ST_fsm_state10;
            when ap_ST_fsm_state10 => 
                if (((ap_const_boolean_0 = ap_block_state10_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state10))) then
                    ap_NS_fsm <= ap_ST_fsm_state11;
                else
                    ap_NS_fsm <= ap_ST_fsm_state10;
                end if;
            when ap_ST_fsm_state11 => 
                ap_NS_fsm <= ap_ST_fsm_state12;
            when ap_ST_fsm_state12 => 
                if (((grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_126_fu_124_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then
                    ap_NS_fsm <= ap_ST_fsm_state13;
                else
                    ap_NS_fsm <= ap_ST_fsm_state12;
                end if;
            when ap_ST_fsm_state13 => 
                ap_NS_fsm <= ap_ST_fsm_state14;
            when ap_ST_fsm_state14 => 
                if (((grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_127_fu_130_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state14))) then
                    ap_NS_fsm <= ap_ST_fsm_state15;
                else
                    ap_NS_fsm <= ap_ST_fsm_state14;
                end if;
            when ap_ST_fsm_state15 => 
                ap_NS_fsm <= ap_ST_fsm_state16;
            when ap_ST_fsm_state16 => 
                if (((grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_128_fu_137_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state16))) then
                    ap_NS_fsm <= ap_ST_fsm_state17;
                else
                    ap_NS_fsm <= ap_ST_fsm_state16;
                end if;
            when ap_ST_fsm_state17 => 
                ap_NS_fsm <= ap_ST_fsm_state18;
            when ap_ST_fsm_state18 => 
                if (((grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_129_fu_145_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state18))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state18;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXXXXXXXX";
        end case;
    end process;

    Clefia_dec_address0_assign_proc : process(grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_127_fu_130_Clefia_dec_address0, grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_128_fu_137_Clefia_dec_address0, grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_129_fu_145_Clefia_dec_address0, ap_CS_fsm_state14, ap_CS_fsm_state16, ap_CS_fsm_state18)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            Clefia_dec_address0 <= grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_129_fu_145_Clefia_dec_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            Clefia_dec_address0 <= grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_128_fu_137_Clefia_dec_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            Clefia_dec_address0 <= grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_127_fu_130_Clefia_dec_address0;
        else 
            Clefia_dec_address0 <= "XXXX";
        end if; 
    end process;


    Clefia_dec_ce0_assign_proc : process(grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_127_fu_130_Clefia_dec_ce0, grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_128_fu_137_Clefia_dec_ce0, grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_129_fu_145_Clefia_dec_ce0, ap_CS_fsm_state14, ap_CS_fsm_state16, ap_CS_fsm_state18)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            Clefia_dec_ce0 <= grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_129_fu_145_Clefia_dec_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            Clefia_dec_ce0 <= grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_128_fu_137_Clefia_dec_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            Clefia_dec_ce0 <= grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_127_fu_130_Clefia_dec_ce0;
        else 
            Clefia_dec_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    Clefia_dec_d0_assign_proc : process(grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_127_fu_130_Clefia_dec_d0, grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_128_fu_137_Clefia_dec_d0, grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_129_fu_145_Clefia_dec_d0, ap_CS_fsm_state14, ap_CS_fsm_state16, ap_CS_fsm_state18)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            Clefia_dec_d0 <= grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_129_fu_145_Clefia_dec_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            Clefia_dec_d0 <= grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_128_fu_137_Clefia_dec_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            Clefia_dec_d0 <= grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_127_fu_130_Clefia_dec_d0;
        else 
            Clefia_dec_d0 <= "XXXXXXXX";
        end if; 
    end process;


    Clefia_dec_we0_assign_proc : process(grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_127_fu_130_Clefia_dec_we0, grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_128_fu_137_Clefia_dec_we0, grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_129_fu_145_Clefia_dec_we0, ap_CS_fsm_state14, ap_CS_fsm_state16, ap_CS_fsm_state18)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            Clefia_dec_we0 <= grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_129_fu_145_Clefia_dec_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            Clefia_dec_we0 <= grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_128_fu_137_Clefia_dec_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            Clefia_dec_we0 <= grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_127_fu_130_Clefia_dec_we0;
        else 
            Clefia_dec_we0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state10 <= ap_CS_fsm(9);
    ap_CS_fsm_state11 <= ap_CS_fsm(10);
    ap_CS_fsm_state12 <= ap_CS_fsm(11);
    ap_CS_fsm_state13 <= ap_CS_fsm(12);
    ap_CS_fsm_state14 <= ap_CS_fsm(13);
    ap_CS_fsm_state15 <= ap_CS_fsm(14);
    ap_CS_fsm_state16 <= ap_CS_fsm(15);
    ap_CS_fsm_state17 <= ap_CS_fsm(16);
    ap_CS_fsm_state18 <= ap_CS_fsm(17);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);
    ap_CS_fsm_state7 <= ap_CS_fsm(6);
    ap_CS_fsm_state8 <= ap_CS_fsm(7);
    ap_CS_fsm_state9 <= ap_CS_fsm(8);
    ap_NS_fsm_state5 <= ap_NS_fsm(4);

    ap_ST_fsm_state10_blk_assign_proc : process(ap_block_state10_on_subcall_done)
    begin
        if ((ap_const_boolean_1 = ap_block_state10_on_subcall_done)) then 
            ap_ST_fsm_state10_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state10_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state11_blk <= ap_const_logic_0;

    ap_ST_fsm_state12_blk_assign_proc : process(grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_126_fu_124_ap_done)
    begin
        if ((grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_126_fu_124_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state12_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state12_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state13_blk <= ap_const_logic_0;

    ap_ST_fsm_state14_blk_assign_proc : process(grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_127_fu_130_ap_done)
    begin
        if ((grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_127_fu_130_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state14_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state14_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state15_blk <= ap_const_logic_0;

    ap_ST_fsm_state16_blk_assign_proc : process(grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_128_fu_137_ap_done)
    begin
        if ((grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_128_fu_137_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state16_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state16_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state17_blk <= ap_const_logic_0;

    ap_ST_fsm_state18_blk_assign_proc : process(grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_129_fu_145_ap_done)
    begin
        if ((grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_129_fu_145_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state18_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state18_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state1_blk_assign_proc : process(ap_start)
    begin
        if ((ap_start = ap_const_logic_0)) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state2_blk_assign_proc : process(grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_1_fu_80_ap_done)
    begin
        if ((grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_1_fu_80_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state2_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state2_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state3_blk <= ap_const_logic_0;

    ap_ST_fsm_state4_blk_assign_proc : process(grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_1_fu_88_ap_done)
    begin
        if ((grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_1_fu_88_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state4_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state4_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state5_blk <= ap_const_logic_0;

    ap_ST_fsm_state6_blk_assign_proc : process(grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_124_fu_96_ap_done)
    begin
        if ((grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_124_fu_96_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state6_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state6_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state7_blk <= ap_const_logic_0;

    ap_ST_fsm_state8_blk_assign_proc : process(grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_125_fu_104_ap_done)
    begin
        if ((grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_125_fu_104_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state8_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state8_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state9_blk <= ap_const_logic_0;

    ap_block_state10_on_subcall_done_assign_proc : process(icmp_ln230_reg_180, grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_230_1_fu_110_ap_done)
    begin
                ap_block_state10_on_subcall_done <= ((icmp_ln230_reg_180 = ap_const_lv1_0) and (grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_230_1_fu_110_ap_done = ap_const_logic_0));
    end process;


    ap_done_assign_proc : process(ap_start, ap_CS_fsm_state1, grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_129_fu_145_ap_done, ap_CS_fsm_state18)
    begin
        if ((((grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_129_fu_145_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state18)) or ((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_129_fu_145_ap_done, ap_CS_fsm_state18)
    begin
        if (((grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_129_fu_145_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state18))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    ct_address0 <= grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_1_fu_80_ct_address0;
    ct_ce0 <= grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_1_fu_80_ct_ce0;

    fin_address0_assign_proc : process(icmp_ln230_reg_180, ap_CS_fsm_state8, grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_125_fu_104_fin_address0, grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_230_1_fu_110_fin_address0, ap_CS_fsm_state10)
    begin
        if (((icmp_ln230_reg_180 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state10))) then 
            fin_address0 <= grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_230_1_fu_110_fin_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            fin_address0 <= grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_125_fu_104_fin_address0;
        else 
            fin_address0 <= "XXXX";
        end if; 
    end process;


    fin_ce0_assign_proc : process(icmp_ln230_reg_180, ap_CS_fsm_state8, grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_125_fu_104_fin_ce0, grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_230_1_fu_110_fin_ce0, ap_CS_fsm_state10)
    begin
        if (((icmp_ln230_reg_180 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state10))) then 
            fin_ce0 <= grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_230_1_fu_110_fin_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            fin_ce0 <= grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_125_fu_104_fin_ce0;
        else 
            fin_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    fin_ce1_assign_proc : process(icmp_ln230_reg_180, grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_230_1_fu_110_fin_ce1, ap_CS_fsm_state10)
    begin
        if (((icmp_ln230_reg_180 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state10))) then 
            fin_ce1 <= grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_230_1_fu_110_fin_ce1;
        else 
            fin_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    fin_d0_assign_proc : process(icmp_ln230_reg_180, ap_CS_fsm_state8, grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_125_fu_104_fin_d0, grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_230_1_fu_110_fin_d0, ap_CS_fsm_state10)
    begin
        if (((icmp_ln230_reg_180 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state10))) then 
            fin_d0 <= grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_230_1_fu_110_fin_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            fin_d0 <= grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_125_fu_104_fin_d0;
        else 
            fin_d0 <= "XXXXXXXX";
        end if; 
    end process;


    fin_we0_assign_proc : process(icmp_ln230_reg_180, ap_CS_fsm_state8, grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_125_fu_104_fin_we0, grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_230_1_fu_110_fin_we0, ap_CS_fsm_state10)
    begin
        if (((icmp_ln230_reg_180 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state10))) then 
            fin_we0 <= grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_230_1_fu_110_fin_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            fin_we0 <= grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_125_fu_104_fin_we0;
        else 
            fin_we0 <= ap_const_logic_0;
        end if; 
    end process;


    fin_we1_assign_proc : process(icmp_ln230_reg_180, grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_230_1_fu_110_fin_we1, ap_CS_fsm_state10)
    begin
        if (((icmp_ln230_reg_180 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state10))) then 
            fin_we1 <= grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_230_1_fu_110_fin_we1;
        else 
            fin_we1 <= ap_const_logic_0;
        end if; 
    end process;


    fout_address0_assign_proc : process(icmp_ln230_reg_180, grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_230_1_fu_110_fout_address0, grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_126_fu_124_fout_address0, ap_CS_fsm_state10, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            fout_address0 <= grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_126_fu_124_fout_address0;
        elsif (((icmp_ln230_reg_180 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state10))) then 
            fout_address0 <= grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_230_1_fu_110_fout_address0;
        else 
            fout_address0 <= "XXXX";
        end if; 
    end process;


    fout_ce0_assign_proc : process(icmp_ln230_reg_180, grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_230_1_fu_110_fout_ce0, grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_126_fu_124_fout_ce0, ap_CS_fsm_state10, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            fout_ce0 <= grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_126_fu_124_fout_ce0;
        elsif (((icmp_ln230_reg_180 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state10))) then 
            fout_ce0 <= grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_230_1_fu_110_fout_ce0;
        else 
            fout_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    fout_ce1_assign_proc : process(icmp_ln230_reg_180, grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_230_1_fu_110_fout_ce1, ap_CS_fsm_state10)
    begin
        if (((icmp_ln230_reg_180 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state10))) then 
            fout_ce1 <= grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_230_1_fu_110_fout_ce1;
        else 
            fout_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    fout_we0_assign_proc : process(icmp_ln230_reg_180, grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_230_1_fu_110_fout_we0, ap_CS_fsm_state10)
    begin
        if (((icmp_ln230_reg_180 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state10))) then 
            fout_we0 <= grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_230_1_fu_110_fout_we0;
        else 
            fout_we0 <= ap_const_logic_0;
        end if; 
    end process;


    fout_we1_assign_proc : process(icmp_ln230_reg_180, grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_230_1_fu_110_fout_we1, ap_CS_fsm_state10)
    begin
        if (((icmp_ln230_reg_180 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state10))) then 
            fout_we1 <= grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_230_1_fu_110_fout_we1;
        else 
            fout_we1 <= ap_const_logic_0;
        end if; 
    end process;

    grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_125_fu_104_ap_start <= grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_125_fu_104_ap_start_reg;
    grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_126_fu_124_ap_start <= grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_126_fu_124_ap_start_reg;
    grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_127_fu_130_ap_start <= grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_127_fu_130_ap_start_reg;
    grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_1_fu_80_ap_start <= grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_1_fu_80_ap_start_reg;
    grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_124_fu_96_ap_start <= grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_124_fu_96_ap_start_reg;
    grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_128_fu_137_ap_start <= grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_128_fu_137_ap_start_reg;
    grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_129_fu_145_ap_start <= grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_129_fu_145_ap_start_reg;
    grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_1_fu_88_ap_start <= grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_1_fu_88_ap_start_reg;
    grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_230_1_fu_110_ap_start <= grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_230_1_fu_110_ap_start_reg;
    icmp_ln230_fu_162_p2 <= "1" when (r = ap_const_lv5_0) else "0";

    rin_address0_assign_proc : process(ap_CS_fsm_state8, grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_1_fu_80_rin_address0, grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_1_fu_88_rin_address0, grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_124_fu_96_rin_address0, grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_125_fu_104_rin_address0, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            rin_address0 <= grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_125_fu_104_rin_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            rin_address0 <= grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_124_fu_96_rin_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            rin_address0 <= grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_1_fu_88_rin_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            rin_address0 <= grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_1_fu_80_rin_address0;
        else 
            rin_address0 <= "XXXX";
        end if; 
    end process;


    rin_address1_assign_proc : process(grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_1_fu_88_rin_address1, grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_124_fu_96_rin_address1, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            rin_address1 <= grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_124_fu_96_rin_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            rin_address1 <= grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_1_fu_88_rin_address1;
        else 
            rin_address1 <= "XXXX";
        end if; 
    end process;


    rin_ce0_assign_proc : process(ap_CS_fsm_state8, grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_1_fu_80_rin_ce0, grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_1_fu_88_rin_ce0, grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_124_fu_96_rin_ce0, grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_125_fu_104_rin_ce0, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            rin_ce0 <= grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_125_fu_104_rin_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            rin_ce0 <= grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_124_fu_96_rin_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            rin_ce0 <= grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_1_fu_88_rin_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            rin_ce0 <= grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_1_fu_80_rin_ce0;
        else 
            rin_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rin_ce1_assign_proc : process(grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_1_fu_88_rin_ce1, grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_124_fu_96_rin_ce1, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            rin_ce1 <= grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_124_fu_96_rin_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            rin_ce1 <= grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_1_fu_88_rin_ce1;
        else 
            rin_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    rin_d0_assign_proc : process(grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_1_fu_80_rin_d0, grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_1_fu_88_rin_d0, grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_124_fu_96_rin_d0, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            rin_d0 <= grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_124_fu_96_rin_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            rin_d0 <= grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_1_fu_88_rin_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            rin_d0 <= grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_1_fu_80_rin_d0;
        else 
            rin_d0 <= "XXXXXXXX";
        end if; 
    end process;


    rin_we0_assign_proc : process(grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_1_fu_80_rin_we0, grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_1_fu_88_rin_we0, grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_124_fu_96_rin_we0, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            rin_we0 <= grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_124_fu_96_rin_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            rin_we0 <= grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_1_fu_88_rin_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            rin_we0 <= grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_1_fu_80_rin_we0;
        else 
            rin_we0 <= ap_const_logic_0;
        end if; 
    end process;


    rk_address0_assign_proc : process(icmp_ln230_reg_180, grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_1_fu_88_rk_address0, grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_124_fu_96_rk_address0, grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_230_1_fu_110_rk_address0, grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_128_fu_137_rk_address0, grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_129_fu_145_rk_address0, ap_CS_fsm_state4, ap_CS_fsm_state6, ap_CS_fsm_state10, ap_CS_fsm_state16, ap_CS_fsm_state18)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            rk_address0 <= grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_129_fu_145_rk_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            rk_address0 <= grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_128_fu_137_rk_address0;
        elsif (((icmp_ln230_reg_180 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state10))) then 
            rk_address0 <= grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_230_1_fu_110_rk_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            rk_address0 <= grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_124_fu_96_rk_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            rk_address0 <= grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_1_fu_88_rk_address0;
        else 
            rk_address0 <= "XXXXXXXX";
        end if; 
    end process;

    rk_address1 <= grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_230_1_fu_110_rk_address1;

    rk_ce0_assign_proc : process(icmp_ln230_reg_180, grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_1_fu_88_rk_ce0, grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_124_fu_96_rk_ce0, grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_230_1_fu_110_rk_ce0, grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_128_fu_137_rk_ce0, grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_129_fu_145_rk_ce0, ap_CS_fsm_state4, ap_CS_fsm_state6, ap_CS_fsm_state10, ap_CS_fsm_state16, ap_CS_fsm_state18)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            rk_ce0 <= grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_129_fu_145_rk_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            rk_ce0 <= grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_128_fu_137_rk_ce0;
        elsif (((icmp_ln230_reg_180 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state10))) then 
            rk_ce0 <= grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_230_1_fu_110_rk_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            rk_ce0 <= grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_124_fu_96_rk_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            rk_ce0 <= grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_1_fu_88_rk_ce0;
        else 
            rk_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rk_ce1_assign_proc : process(icmp_ln230_reg_180, grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_230_1_fu_110_rk_ce1, ap_CS_fsm_state10)
    begin
        if (((icmp_ln230_reg_180 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state10))) then 
            rk_ce1 <= grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_230_1_fu_110_rk_ce1;
        else 
            rk_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    rout_address0_assign_proc : process(grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_126_fu_124_rout_address0, grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_127_fu_130_rout_address0, ap_CS_fsm_state12, ap_CS_fsm_state14)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            rout_address0 <= grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_127_fu_130_rout_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            rout_address0 <= grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_126_fu_124_rout_address0;
        else 
            rout_address0 <= "XXXX";
        end if; 
    end process;


    rout_ce0_assign_proc : process(grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_126_fu_124_rout_ce0, grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_127_fu_130_rout_ce0, ap_CS_fsm_state12, ap_CS_fsm_state14)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            rout_ce0 <= grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_127_fu_130_rout_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            rout_ce0 <= grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_126_fu_124_rout_ce0;
        else 
            rout_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    rout_we0_assign_proc : process(grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_126_fu_124_rout_we0, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            rout_we0 <= grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_126_fu_124_rout_we0;
        else 
            rout_we0 <= ap_const_logic_0;
        end if; 
    end process;

    shl_ln_fu_153_p3 <= (r & ap_const_lv3_0);
end behav;
