// Seed: 2557516888
module module_0 (
    input  wire  id_0,
    output tri   id_1,
    input  tri0  id_2,
    input  tri   id_3,
    output tri0  id_4,
    input  uwire id_5,
    output tri0  id_6,
    output wire  id_7,
    output wand  id_8,
    output tri0  id_9,
    output tri1  id_10,
    output wand  id_11,
    input  tri0  id_12,
    output wire  id_13,
    input  wand  id_14,
    input  wire  id_15,
    input  tri0  id_16,
    input  tri0  id_17,
    input  uwire id_18,
    input  tri0  id_19,
    output tri1  id_20
);
  assign id_7 = id_3;
endmodule
module module_1 (
    input uwire id_0,
    input wand id_1,
    output logic id_2,
    input supply0 id_3,
    input wire id_4,
    output tri0 id_5,
    output tri id_6
);
  always id_6 = id_3;
  always
    if (id_4 != 1'h0) id_2 <= 1;
    else begin : LABEL_0
      id_2 = 1;
    end
  supply0 id_8;
  assign id_8 = 1 & 1;
  module_0 modCall_1 (
      id_1,
      id_5,
      id_4,
      id_0,
      id_6,
      id_4,
      id_5,
      id_6,
      id_6,
      id_5,
      id_6,
      id_5,
      id_3,
      id_6,
      id_3,
      id_4,
      id_0,
      id_3,
      id_3,
      id_3,
      id_6
  );
  assign modCall_1.type_1 = 0;
  wire id_9;
endmodule
