

================================================================
== Vitis HLS Report for 'create_window_stream_maxp2d_14u_14u_64u_2u_2u_s'
================================================================
* Date:           Tue Oct 18 21:15:13 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        forward_prop
* Solution:       solution1 (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcvu5p-flva2104-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.765 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    12547|    12547|  0.125 ms|  0.125 ms|  12547|  12547|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                                     |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |              Loop Name              |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_351_1_VITIS_LOOP_353_2  |    12545|    12545|         3|          1|          1|  12544|       yes|
        +-------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.76>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%channel = alloca i32 1"   --->   Operation 6 'alloca' 'channel' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%temp_window_elements_load2 = alloca i32 1"   --->   Operation 7 'alloca' 'temp_window_elements_load2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%temp_window_elements_load_206 = alloca i32 1"   --->   Operation 8 'alloca' 'temp_window_elements_load_206' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%temp_window_elements_load_2110 = alloca i32 1"   --->   Operation 9 'alloca' 'temp_window_elements_load_2110' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%temp_window_elements_load_2214 = alloca i32 1"   --->   Operation 10 'alloca' 'temp_window_elements_load_2214' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%row_ptr = alloca i32 1"   --->   Operation 11 'alloca' 'row_ptr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%col_ptr = alloca i32 1"   --->   Operation 12 'alloca' 'col_ptr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 13 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %maxp2d_64_window_stream, void @empty_39, i32 0, i32 0, void @empty_30, i32 0, i32 0, void @empty_30, void @empty_30, void @empty_30, i32 0, i32 0, i32 0, i32 0, void @empty_30, void @empty_30, i32 4294967295, i32 0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %conv2d_64_feature_map_stream125, void @empty_39, i32 0, i32 0, void @empty_30, i32 0, i32 0, void @empty_30, void @empty_30, void @empty_30, i32 0, i32 0, i32 0, i32 0, void @empty_30, void @empty_30, i32 4294967295, i32 0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%line_buffer = alloca i64 1" [forward_prop/src/forward_prop.cpp:355]   --->   Operation 16 'alloca' 'line_buffer' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1792> <RAM>
ST_1 : Operation 17 [1/1] (0.46ns)   --->   "%store_ln351 = store i14 0, i14 %indvar_flatten" [forward_prop/src/forward_prop.cpp:351]   --->   Operation 17 'store' 'store_ln351' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 18 [1/1] (0.46ns)   --->   "%store_ln351 = store i32 0, i32 %col_ptr" [forward_prop/src/forward_prop.cpp:351]   --->   Operation 18 'store' 'store_ln351' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 19 [1/1] (0.46ns)   --->   "%store_ln351 = store i32 0, i32 %row_ptr" [forward_prop/src/forward_prop.cpp:351]   --->   Operation 19 'store' 'store_ln351' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 20 [1/1] (0.46ns)   --->   "%store_ln351 = store i7 0, i7 %channel" [forward_prop/src/forward_prop.cpp:351]   --->   Operation 20 'store' 'store_ln351' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln351 = br void %VITIS_LOOP_360_3" [forward_prop/src/forward_prop.cpp:351]   --->   Operation 21 'br' 'br_ln351' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%row_ptr_8 = load i32 %row_ptr" [forward_prop/src/forward_prop.cpp:351]   --->   Operation 22 'load' 'row_ptr_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%col_ptr_8 = load i32 %col_ptr" [forward_prop/src/forward_prop.cpp:376]   --->   Operation 23 'load' 'col_ptr_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i14 %indvar_flatten" [forward_prop/src/forward_prop.cpp:351]   --->   Operation 24 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%trunc_ln351 = trunc i32 %row_ptr_8" [forward_prop/src/forward_prop.cpp:351]   --->   Operation 25 'trunc' 'trunc_ln351' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.80ns)   --->   "%cmp34_not = icmp_eq  i32 %col_ptr_8, i32 1" [forward_prop/src/forward_prop.cpp:376]   --->   Operation 26 'icmp' 'cmp34_not' <Predicate = true> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.14ns)   --->   "%demorgan = and i1 %trunc_ln351, i1 %cmp34_not" [forward_prop/src/forward_prop.cpp:351]   --->   Operation 27 'and' 'demorgan' <Predicate = true> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (1.14ns)   --->   "%pos_y_0 = add i32 %col_ptr_8, i32 4294967295" [forward_prop/src/forward_prop.cpp:376]   --->   Operation 28 'add' 'pos_y_0' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (1.14ns)   --->   "%add_ln364 = add i32 %row_ptr_8, i32 4294967295" [forward_prop/src/forward_prop.cpp:364]   --->   Operation 29 'add' 'add_ln364' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.28ns)   --->   "%or_ln366 = or i32 %add_ln364, i32 %pos_y_0" [forward_prop/src/forward_prop.cpp:366]   --->   Operation 30 'or' 'or_ln366' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%tmp_28 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %or_ln366, i32 31" [forward_prop/src/forward_prop.cpp:366]   --->   Operation 31 'bitselect' 'tmp_28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.28ns)   --->   "%or_ln366_4 = or i32 %row_ptr_8, i32 %pos_y_0" [forward_prop/src/forward_prop.cpp:366]   --->   Operation 32 'or' 'or_ln366_4' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%tmp_29 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %or_ln366_4, i32 31" [forward_prop/src/forward_prop.cpp:366]   --->   Operation 33 'bitselect' 'tmp_29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.28ns)   --->   "%or_ln366_5 = or i32 %add_ln364, i32 %col_ptr_8" [forward_prop/src/forward_prop.cpp:366]   --->   Operation 34 'or' 'or_ln366_5' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%tmp_30 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %or_ln366_5, i32 31" [forward_prop/src/forward_prop.cpp:366]   --->   Operation 35 'bitselect' 'tmp_30' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.28ns)   --->   "%or_ln366_6 = or i32 %row_ptr_8, i32 %col_ptr_8" [forward_prop/src/forward_prop.cpp:366]   --->   Operation 36 'or' 'or_ln366_6' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%tmp_31 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %or_ln366_6, i32 31" [forward_prop/src/forward_prop.cpp:366]   --->   Operation 37 'bitselect' 'tmp_31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 38 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.88ns)   --->   "%icmp_ln351 = icmp_eq  i14 %indvar_flatten_load, i14 12544" [forward_prop/src/forward_prop.cpp:351]   --->   Operation 39 'icmp' 'icmp_ln351' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (1.05ns)   --->   "%add_ln351 = add i14 %indvar_flatten_load, i14 1" [forward_prop/src/forward_prop.cpp:351]   --->   Operation 40 'add' 'add_ln351' <Predicate = true> <Delay = 1.05> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%br_ln351 = br i1 %icmp_ln351, void %for.end41_ifconv, void %for.end52" [forward_prop/src/forward_prop.cpp:351]   --->   Operation 41 'br' 'br_ln351' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%channel_load = load i7 %channel" [forward_prop/src/forward_prop.cpp:353]   --->   Operation 42 'load' 'channel_load' <Predicate = (!icmp_ln351)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (1.14ns)   --->   "%row_ptr_9 = add i32 %row_ptr_8, i32 1" [forward_prop/src/forward_prop.cpp:372]   --->   Operation 43 'add' 'row_ptr_9' <Predicate = (!icmp_ln351)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (0.80ns)   --->   "%icmp_ln373 = icmp_eq  i32 %row_ptr_9, i32 14" [forward_prop/src/forward_prop.cpp:373]   --->   Operation 44 'icmp' 'icmp_ln373' <Predicate = (!icmp_ln351)> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (1.14ns)   --->   "%col_ptr_12 = add i32 %col_ptr_8, i32 1" [forward_prop/src/forward_prop.cpp:376]   --->   Operation 45 'add' 'col_ptr_12' <Predicate = (!icmp_ln351)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (0.80ns)   --->   "%icmp_ln377 = icmp_eq  i32 %col_ptr_12, i32 2" [forward_prop/src/forward_prop.cpp:377]   --->   Operation 46 'icmp' 'icmp_ln377' <Predicate = (!icmp_ln351)> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (0.00ns) (grouped into LUT with out node col_ptr_14)   --->   "%col_ptr_13 = select i1 %icmp_ln377, i32 0, i32 %col_ptr_12" [forward_prop/src/forward_prop.cpp:377]   --->   Operation 47 'select' 'col_ptr_13' <Predicate = (!icmp_ln351)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (0.28ns)   --->   "%row_ptr_10 = select i1 %icmp_ln373, i32 0, i32 %row_ptr_9" [forward_prop/src/forward_prop.cpp:373]   --->   Operation 48 'select' 'row_ptr_10' <Predicate = (!icmp_ln351)> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (0.28ns) (out node of the LUT)   --->   "%col_ptr_14 = select i1 %icmp_ln373, i32 %col_ptr_13, i32 %col_ptr_8" [forward_prop/src/forward_prop.cpp:373]   --->   Operation 49 'select' 'col_ptr_14' <Predicate = (!icmp_ln351)> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 50 [1/1] (0.71ns)   --->   "%icmp_ln353 = icmp_eq  i7 %channel_load, i7 64" [forward_prop/src/forward_prop.cpp:353]   --->   Operation 50 'icmp' 'icmp_ln353' <Predicate = (!icmp_ln351)> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 51 [1/1] (0.37ns)   --->   "%select_ln351 = select i1 %icmp_ln353, i7 0, i7 %channel_load" [forward_prop/src/forward_prop.cpp:351]   --->   Operation 51 'select' 'select_ln351' <Predicate = (!icmp_ln351)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node select_ln351_12)   --->   "%trunc_ln351_2 = trunc i32 %row_ptr_10" [forward_prop/src/forward_prop.cpp:351]   --->   Operation 52 'trunc' 'trunc_ln351_2' <Predicate = (!icmp_ln351)> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.28ns)   --->   "%select_ln351_10 = select i1 %icmp_ln353, i32 %col_ptr_14, i32 %col_ptr_8" [forward_prop/src/forward_prop.cpp:351]   --->   Operation 53 'select' 'select_ln351_10' <Predicate = (!icmp_ln351)> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%tmp_13 = bitconcatenate i36 @_ssdm_op_BitConcatenate.i36.i32.i4, i32 %select_ln351_10, i4 0" [forward_prop/src/forward_prop.cpp:358]   --->   Operation 54 'bitconcatenate' 'tmp_13' <Predicate = (!icmp_ln351)> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln358 = zext i36 %tmp_13" [forward_prop/src/forward_prop.cpp:358]   --->   Operation 55 'zext' 'zext_ln358' <Predicate = (!icmp_ln351)> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%tmp_14 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i32.i1, i32 %select_ln351_10, i1 0" [forward_prop/src/forward_prop.cpp:358]   --->   Operation 56 'bitconcatenate' 'tmp_14' <Predicate = (!icmp_ln351)> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%zext_ln358_4 = zext i33 %tmp_14" [forward_prop/src/forward_prop.cpp:358]   --->   Operation 57 'zext' 'zext_ln358_4' <Predicate = (!icmp_ln351)> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (1.16ns)   --->   "%sub_ln358 = sub i37 %zext_ln358, i37 %zext_ln358_4" [forward_prop/src/forward_prop.cpp:358]   --->   Operation 58 'sub' 'sub_ln358' <Predicate = (!icmp_ln351)> <Delay = 1.16> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 59 [1/1] (0.28ns)   --->   "%select_ln351_11 = select i1 %icmp_ln353, i32 %row_ptr_10, i32 %row_ptr_8" [forward_prop/src/forward_prop.cpp:351]   --->   Operation 59 'select' 'select_ln351_11' <Predicate = (!icmp_ln351)> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%trunc_ln358 = trunc i37 %sub_ln358" [forward_prop/src/forward_prop.cpp:358]   --->   Operation 60 'trunc' 'trunc_ln358' <Predicate = (!icmp_ln351)> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%trunc_ln358_2 = trunc i32 %select_ln351_11" [forward_prop/src/forward_prop.cpp:358]   --->   Operation 61 'trunc' 'trunc_ln358_2' <Predicate = (!icmp_ln351)> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.82ns)   --->   "%add_ln358 = add i5 %trunc_ln358, i5 %trunc_ln358_2" [forward_prop/src/forward_prop.cpp:358]   --->   Operation 62 'add' 'add_ln358' <Predicate = (!icmp_ln351)> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 63 [1/1] (0.80ns)   --->   "%cmp34_not_mid1 = icmp_eq  i32 %col_ptr_14, i32 1" [forward_prop/src/forward_prop.cpp:373]   --->   Operation 63 'icmp' 'cmp34_not_mid1' <Predicate = (!icmp_ln351)> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node select_ln351_12)   --->   "%demorgan_mid1 = and i1 %trunc_ln351_2, i1 %cmp34_not_mid1" [forward_prop/src/forward_prop.cpp:351]   --->   Operation 64 'and' 'demorgan_mid1' <Predicate = (!icmp_ln351)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 65 [1/1] (0.34ns) (out node of the LUT)   --->   "%select_ln351_12 = select i1 %icmp_ln353, i1 %demorgan_mid1, i1 %demorgan" [forward_prop/src/forward_prop.cpp:351]   --->   Operation 65 'select' 'select_ln351_12' <Predicate = (!icmp_ln351)> <Delay = 0.34> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%trunc_ln367_6 = trunc i32 %select_ln351_11" [forward_prop/src/forward_prop.cpp:367]   --->   Operation 66 'trunc' 'trunc_ln367_6' <Predicate = (!icmp_ln351)> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (1.14ns)   --->   "%add_ln364_2 = add i32 %row_ptr_10, i32 4294967295" [forward_prop/src/forward_prop.cpp:364]   --->   Operation 67 'add' 'add_ln364_2' <Predicate = (!icmp_ln351)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 68 [1/1] (0.28ns)   --->   "%select_ln351_15 = select i1 %icmp_ln353, i32 %add_ln364_2, i32 %add_ln364" [forward_prop/src/forward_prop.cpp:351]   --->   Operation 68 'select' 'select_ln351_15' <Predicate = (!icmp_ln351)> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%trunc_ln367_8 = trunc i32 %select_ln351_15" [forward_prop/src/forward_prop.cpp:367]   --->   Operation 69 'trunc' 'trunc_ln367_8' <Predicate = (!icmp_ln351)> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%trunc_ln367_9 = trunc i37 %sub_ln358" [forward_prop/src/forward_prop.cpp:367]   --->   Operation 70 'trunc' 'trunc_ln367_9' <Predicate = (!icmp_ln351)> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%trunc_ln367_10 = trunc i32 %select_ln351_15" [forward_prop/src/forward_prop.cpp:367]   --->   Operation 71 'trunc' 'trunc_ln367_10' <Predicate = (!icmp_ln351)> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.82ns)   --->   "%add_ln367_7 = add i5 %trunc_ln367_9, i5 %trunc_ln367_10" [forward_prop/src/forward_prop.cpp:367]   --->   Operation 72 'add' 'add_ln367_7' <Predicate = (!icmp_ln351)> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%tmp_20 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i5.i6, i5 %add_ln367_7, i6 0" [forward_prop/src/forward_prop.cpp:367]   --->   Operation 73 'bitconcatenate' 'tmp_20' <Predicate = (!icmp_ln351)> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%zext_ln358_5 = zext i7 %select_ln351" [forward_prop/src/forward_prop.cpp:358]   --->   Operation 74 'zext' 'zext_ln358_5' <Predicate = (!icmp_ln351)> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.96ns)   --->   "%add_ln367_10 = add i11 %tmp_20, i11 %zext_ln358_5" [forward_prop/src/forward_prop.cpp:367]   --->   Operation 75 'add' 'add_ln367_10' <Predicate = (!icmp_ln351)> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%zext_ln367_8 = zext i11 %add_ln367_10" [forward_prop/src/forward_prop.cpp:367]   --->   Operation 76 'zext' 'zext_ln367_8' <Predicate = (!icmp_ln351)> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%line_buffer_addr_6 = getelementptr i32 %line_buffer, i64 0, i64 %zext_ln367_8" [forward_prop/src/forward_prop.cpp:367]   --->   Operation 77 'getelementptr' 'line_buffer_addr_6' <Predicate = (!icmp_ln351)> <Delay = 0.00>
ST_1 : Operation 78 [2/2] (1.29ns)   --->   "%line_buffer_load_4 = load i11 %line_buffer_addr_6" [forward_prop/src/forward_prop.cpp:367]   --->   Operation 78 'load' 'line_buffer_load_4' <Predicate = (!icmp_ln351)> <Delay = 1.29> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1792> <RAM>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%br_ln369 = br i1 %select_ln351_12, void %for.inc39, void %if.then37" [forward_prop/src/forward_prop.cpp:369]   --->   Operation 79 'br' 'br_ln369' <Predicate = (!icmp_ln351)> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.85ns)   --->   "%add_ln353 = add i7 %select_ln351, i7 1" [forward_prop/src/forward_prop.cpp:353]   --->   Operation 80 'add' 'add_ln353' <Predicate = (!icmp_ln351)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 81 [1/1] (0.46ns)   --->   "%store_ln353 = store i14 %add_ln351, i14 %indvar_flatten" [forward_prop/src/forward_prop.cpp:353]   --->   Operation 81 'store' 'store_ln353' <Predicate = (!icmp_ln351)> <Delay = 0.46>
ST_1 : Operation 82 [1/1] (0.46ns)   --->   "%store_ln353 = store i32 %select_ln351_10, i32 %col_ptr" [forward_prop/src/forward_prop.cpp:353]   --->   Operation 82 'store' 'store_ln353' <Predicate = (!icmp_ln351)> <Delay = 0.46>
ST_1 : Operation 83 [1/1] (0.46ns)   --->   "%store_ln353 = store i32 %select_ln351_11, i32 %row_ptr" [forward_prop/src/forward_prop.cpp:353]   --->   Operation 83 'store' 'store_ln353' <Predicate = (!icmp_ln351)> <Delay = 0.46>
ST_1 : Operation 84 [1/1] (0.46ns)   --->   "%store_ln353 = store i7 %add_ln353, i7 %channel" [forward_prop/src/forward_prop.cpp:353]   --->   Operation 84 'store' 'store_ln353' <Predicate = (!icmp_ln351)> <Delay = 0.46>

State 2 <SV = 1> <Delay = 5.67>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%temp_window_elements_load_5 = load i32 %temp_window_elements_load_2110" [forward_prop/src/forward_prop.cpp:366]   --->   Operation 85 'load' 'temp_window_elements_load_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%temp_window_elements_load_6 = load i32 %temp_window_elements_load_2214" [forward_prop/src/forward_prop.cpp:366]   --->   Operation 86 'load' 'temp_window_elements_load_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%tmp_15 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i5.i6, i5 %add_ln358, i6 0" [forward_prop/src/forward_prop.cpp:358]   --->   Operation 87 'bitconcatenate' 'tmp_15' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 88 [1/1] (1.14ns)   --->   "%pos_y_0_mid1 = add i32 %col_ptr_14, i32 4294967295" [forward_prop/src/forward_prop.cpp:373]   --->   Operation 88 'add' 'pos_y_0_mid1' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 89 [1/1] (0.28ns)   --->   "%select_ln351_13 = select i1 %icmp_ln353, i32 %pos_y_0_mid1, i32 %pos_y_0" [forward_prop/src/forward_prop.cpp:351]   --->   Operation 89 'select' 'select_ln351_13' <Predicate = true> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "%tmp_16 = bitconcatenate i36 @_ssdm_op_BitConcatenate.i36.i32.i4, i32 %select_ln351_13, i4 0" [forward_prop/src/forward_prop.cpp:367]   --->   Operation 90 'bitconcatenate' 'tmp_16' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "%zext_ln367 = zext i36 %tmp_16" [forward_prop/src/forward_prop.cpp:367]   --->   Operation 91 'zext' 'zext_ln367' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 92 [1/1] (0.00ns)   --->   "%tmp_17 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i32.i1, i32 %select_ln351_13, i1 0" [forward_prop/src/forward_prop.cpp:367]   --->   Operation 92 'bitconcatenate' 'tmp_17' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "%zext_ln367_5 = zext i33 %tmp_17" [forward_prop/src/forward_prop.cpp:367]   --->   Operation 93 'zext' 'zext_ln367_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 94 [1/1] (1.16ns)   --->   "%sub_ln367 = sub i37 %zext_ln367, i37 %zext_ln367_5" [forward_prop/src/forward_prop.cpp:367]   --->   Operation 94 'sub' 'sub_ln367' <Predicate = true> <Delay = 1.16> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 95 [1/1] (0.00ns)   --->   "%trunc_ln367 = trunc i37 %sub_ln367" [forward_prop/src/forward_prop.cpp:367]   --->   Operation 95 'trunc' 'trunc_ln367' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 96 [1/1] (0.82ns)   --->   "%add_ln367 = add i5 %trunc_ln367, i5 %trunc_ln367_6" [forward_prop/src/forward_prop.cpp:367]   --->   Operation 96 'add' 'add_ln367' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 97 [1/1] (0.00ns)   --->   "%tmp_18 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i5.i6, i5 %add_ln367, i6 0" [forward_prop/src/forward_prop.cpp:367]   --->   Operation 97 'bitconcatenate' 'tmp_18' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 98 [1/1] (0.00ns)   --->   "%trunc_ln367_7 = trunc i37 %sub_ln367" [forward_prop/src/forward_prop.cpp:367]   --->   Operation 98 'trunc' 'trunc_ln367_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 99 [1/1] (0.82ns)   --->   "%add_ln367_6 = add i5 %trunc_ln367_7, i5 %trunc_ln367_8" [forward_prop/src/forward_prop.cpp:367]   --->   Operation 99 'add' 'add_ln367_6' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 100 [1/1] (0.00ns)   --->   "%tmp_19 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i5.i6, i5 %add_ln367_6, i6 0" [forward_prop/src/forward_prop.cpp:367]   --->   Operation 100 'bitconcatenate' 'tmp_19' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 101 [1/1] (0.00ns) (grouped into LUT with out node select_ln366_6)   --->   "%or_ln366_10 = or i32 %add_ln364_2, i32 %col_ptr_14" [forward_prop/src/forward_prop.cpp:366]   --->   Operation 101 'or' 'or_ln366_10' <Predicate = (icmp_ln353)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 102 [1/1] (0.00ns) (grouped into LUT with out node select_ln366_6)   --->   "%tmp_34 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %or_ln366_10, i32 31" [forward_prop/src/forward_prop.cpp:366]   --->   Operation 102 'bitselect' 'tmp_34' <Predicate = (icmp_ln353)> <Delay = 0.00>
ST_2 : Operation 103 [1/1] (0.00ns) (grouped into LUT with out node select_ln366_6)   --->   "%select_ln351_17 = select i1 %icmp_ln353, i1 %tmp_34, i1 %tmp_30" [forward_prop/src/forward_prop.cpp:351]   --->   Operation 103 'select' 'select_ln351_17' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 104 [1/1] (0.00ns) (grouped into LUT with out node select_ln366)   --->   "%or_ln366_11 = or i32 %row_ptr_10, i32 %col_ptr_14" [forward_prop/src/forward_prop.cpp:366]   --->   Operation 104 'or' 'or_ln366_11' <Predicate = (icmp_ln353)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 105 [1/1] (0.00ns) (grouped into LUT with out node select_ln366)   --->   "%tmp_35 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %or_ln366_11, i32 31" [forward_prop/src/forward_prop.cpp:366]   --->   Operation 105 'bitselect' 'tmp_35' <Predicate = (icmp_ln353)> <Delay = 0.00>
ST_2 : Operation 106 [1/1] (0.00ns) (grouped into LUT with out node select_ln366)   --->   "%select_ln351_18 = select i1 %icmp_ln353, i1 %tmp_35, i1 %tmp_31" [forward_prop/src/forward_prop.cpp:351]   --->   Operation 106 'select' 'select_ln351_18' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 107 [1/1] (0.96ns)   --->   "%add_ln358_2 = add i11 %tmp_15, i11 %zext_ln358_5" [forward_prop/src/forward_prop.cpp:358]   --->   Operation 107 'add' 'add_ln358_2' <Predicate = true> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 108 [1/1] (0.00ns)   --->   "%zext_ln358_6 = zext i11 %add_ln358_2" [forward_prop/src/forward_prop.cpp:358]   --->   Operation 108 'zext' 'zext_ln358_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 109 [1/1] (0.00ns)   --->   "%line_buffer_addr = getelementptr i32 %line_buffer, i64 0, i64 %zext_ln358_6" [forward_prop/src/forward_prop.cpp:358]   --->   Operation 109 'getelementptr' 'line_buffer_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 110 [1/1] (0.96ns)   --->   "%add_ln367_8 = add i11 %tmp_19, i11 %zext_ln358_5" [forward_prop/src/forward_prop.cpp:367]   --->   Operation 110 'add' 'add_ln367_8' <Predicate = true> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 111 [1/1] (0.00ns)   --->   "%zext_ln367_6 = zext i11 %add_ln367_8" [forward_prop/src/forward_prop.cpp:367]   --->   Operation 111 'zext' 'zext_ln367_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 112 [1/1] (0.00ns)   --->   "%line_buffer_addr_4 = getelementptr i32 %line_buffer, i64 0, i64 %zext_ln367_6" [forward_prop/src/forward_prop.cpp:367]   --->   Operation 112 'getelementptr' 'line_buffer_addr_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 113 [1/1] (0.96ns)   --->   "%add_ln367_9 = add i11 %tmp_18, i11 %zext_ln358_5" [forward_prop/src/forward_prop.cpp:367]   --->   Operation 113 'add' 'add_ln367_9' <Predicate = true> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 114 [1/1] (0.00ns)   --->   "%zext_ln367_7 = zext i11 %add_ln367_9" [forward_prop/src/forward_prop.cpp:367]   --->   Operation 114 'zext' 'zext_ln367_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 115 [1/1] (0.00ns)   --->   "%line_buffer_addr_5 = getelementptr i32 %line_buffer, i64 0, i64 %zext_ln367_7" [forward_prop/src/forward_prop.cpp:367]   --->   Operation 115 'getelementptr' 'line_buffer_addr_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 116 [1/1] (2.10ns)   --->   "%conv2d_64_feature_map_stream125_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %conv2d_64_feature_map_stream125" [/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 116 'read' 'conv2d_64_feature_map_stream125_read' <Predicate = true> <Delay = 2.10> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.10> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_2 : Operation 117 [1/1] (0.00ns)   --->   "%tmp = bitcast i32 %conv2d_64_feature_map_stream125_read" [/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 117 'bitcast' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 118 [1/1] (1.29ns)   --->   "%store_ln358 = store i32 %tmp, i11 %line_buffer_addr" [forward_prop/src/forward_prop.cpp:358]   --->   Operation 118 'store' 'store_ln358' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1792> <RAM>
ST_2 : Operation 119 [2/2] (1.29ns)   --->   "%line_buffer_load = load i11 %line_buffer_addr_4" [forward_prop/src/forward_prop.cpp:367]   --->   Operation 119 'load' 'line_buffer_load' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1792> <RAM>
ST_2 : Operation 120 [2/2] (1.29ns)   --->   "%line_buffer_load_3 = load i11 %line_buffer_addr_5" [forward_prop/src/forward_prop.cpp:367]   --->   Operation 120 'load' 'line_buffer_load_3' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1792> <RAM>
ST_2 : Operation 121 [1/2] (1.29ns)   --->   "%line_buffer_load_4 = load i11 %line_buffer_addr_6" [forward_prop/src/forward_prop.cpp:367]   --->   Operation 121 'load' 'line_buffer_load_4' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1792> <RAM>
ST_2 : Operation 122 [1/1] (0.34ns) (out node of the LUT)   --->   "%select_ln366_6 = select i1 %select_ln351_17, i32 %temp_window_elements_load_5, i32 %line_buffer_load_4" [forward_prop/src/forward_prop.cpp:366]   --->   Operation 122 'select' 'select_ln366_6' <Predicate = true> <Delay = 0.34> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 123 [1/1] (0.34ns) (out node of the LUT)   --->   "%select_ln366 = select i1 %select_ln351_18, i32 %temp_window_elements_load_6, i32 %tmp" [forward_prop/src/forward_prop.cpp:366]   --->   Operation 123 'select' 'select_ln366' <Predicate = true> <Delay = 0.34> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 124 [1/1] (0.00ns)   --->   "%store_ln353 = store i32 %select_ln366, i32 %temp_window_elements_load_2214" [forward_prop/src/forward_prop.cpp:353]   --->   Operation 124 'store' 'store_ln353' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 125 [1/1] (0.00ns)   --->   "%store_ln353 = store i32 %select_ln366_6, i32 %temp_window_elements_load_2110" [forward_prop/src/forward_prop.cpp:353]   --->   Operation 125 'store' 'store_ln353' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 152 [1/1] (0.00ns)   --->   "%ret_ln381 = ret" [forward_prop/src/forward_prop.cpp:381]   --->   Operation 152 'ret' 'ret_ln381' <Predicate = (icmp_ln351)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.74>
ST_3 : Operation 126 [1/1] (0.00ns)   --->   "%temp_window_elements_load = load i32 %temp_window_elements_load2" [forward_prop/src/forward_prop.cpp:366]   --->   Operation 126 'load' 'temp_window_elements_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 127 [1/1] (0.00ns)   --->   "%temp_window_elements_load_4 = load i32 %temp_window_elements_load_206" [forward_prop/src/forward_prop.cpp:366]   --->   Operation 127 'load' 'temp_window_elements_load_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 128 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_351_1_VITIS_LOOP_353_2_str"   --->   Operation 128 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 129 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 12544, i64 12544, i64 12544"   --->   Operation 129 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 130 [1/1] (0.00ns) (grouped into LUT with out node select_ln366_4)   --->   "%or_ln366_8 = or i32 %add_ln364_2, i32 %pos_y_0_mid1" [forward_prop/src/forward_prop.cpp:366]   --->   Operation 130 'or' 'or_ln366_8' <Predicate = (icmp_ln353)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 131 [1/1] (0.00ns) (grouped into LUT with out node select_ln366_4)   --->   "%tmp_32 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %or_ln366_8, i32 31" [forward_prop/src/forward_prop.cpp:366]   --->   Operation 131 'bitselect' 'tmp_32' <Predicate = (icmp_ln353)> <Delay = 0.00>
ST_3 : Operation 132 [1/1] (0.00ns) (grouped into LUT with out node select_ln366_4)   --->   "%select_ln351_14 = select i1 %icmp_ln353, i1 %tmp_32, i1 %tmp_28" [forward_prop/src/forward_prop.cpp:351]   --->   Operation 132 'select' 'select_ln351_14' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 133 [1/1] (0.00ns) (grouped into LUT with out node select_ln366_5)   --->   "%or_ln366_9 = or i32 %row_ptr_10, i32 %pos_y_0_mid1" [forward_prop/src/forward_prop.cpp:366]   --->   Operation 133 'or' 'or_ln366_9' <Predicate = (icmp_ln353)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 134 [1/1] (0.00ns) (grouped into LUT with out node select_ln366_5)   --->   "%tmp_33 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %or_ln366_9, i32 31" [forward_prop/src/forward_prop.cpp:366]   --->   Operation 134 'bitselect' 'tmp_33' <Predicate = (icmp_ln353)> <Delay = 0.00>
ST_3 : Operation 135 [1/1] (0.00ns) (grouped into LUT with out node select_ln366_5)   --->   "%select_ln351_16 = select i1 %icmp_ln353, i1 %tmp_33, i1 %tmp_29" [forward_prop/src/forward_prop.cpp:351]   --->   Operation 135 'select' 'select_ln351_16' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 136 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 136 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 137 [1/1] (0.00ns)   --->   "%specloopname_ln355 = specloopname void @_ssdm_op_SpecLoopName, void @empty_29" [forward_prop/src/forward_prop.cpp:355]   --->   Operation 137 'specloopname' 'specloopname_ln355' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 138 [1/2] (1.29ns)   --->   "%line_buffer_load = load i11 %line_buffer_addr_4" [forward_prop/src/forward_prop.cpp:367]   --->   Operation 138 'load' 'line_buffer_load' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1792> <RAM>
ST_3 : Operation 139 [1/1] (0.34ns) (out node of the LUT)   --->   "%select_ln366_4 = select i1 %select_ln351_14, i32 %temp_window_elements_load, i32 %line_buffer_load" [forward_prop/src/forward_prop.cpp:366]   --->   Operation 139 'select' 'select_ln366_4' <Predicate = true> <Delay = 0.34> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 140 [1/2] (1.29ns)   --->   "%line_buffer_load_3 = load i11 %line_buffer_addr_5" [forward_prop/src/forward_prop.cpp:367]   --->   Operation 140 'load' 'line_buffer_load_3' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 1792> <RAM>
ST_3 : Operation 141 [1/1] (0.34ns) (out node of the LUT)   --->   "%select_ln366_5 = select i1 %select_ln351_16, i32 %temp_window_elements_load_4, i32 %line_buffer_load_3" [forward_prop/src/forward_prop.cpp:366]   --->   Operation 141 'select' 'select_ln366_5' <Predicate = true> <Delay = 0.34> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 142 [1/1] (0.00ns)   --->   "%bitcast_ln174 = bitcast i32 %select_ln366_4" [/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 142 'bitcast' 'bitcast_ln174' <Predicate = (select_ln351_12)> <Delay = 0.00>
ST_3 : Operation 143 [1/1] (0.00ns)   --->   "%bitcast_ln174_259 = bitcast i32 %select_ln366_5" [/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 143 'bitcast' 'bitcast_ln174_259' <Predicate = (select_ln351_12)> <Delay = 0.00>
ST_3 : Operation 144 [1/1] (0.00ns)   --->   "%bitcast_ln174_260 = bitcast i32 %select_ln366_6" [/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 144 'bitcast' 'bitcast_ln174_260' <Predicate = (select_ln351_12)> <Delay = 0.00>
ST_3 : Operation 145 [1/1] (0.00ns)   --->   "%bitcast_ln174_261 = bitcast i32 %select_ln366" [/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 145 'bitcast' 'bitcast_ln174_261' <Predicate = (select_ln351_12)> <Delay = 0.00>
ST_3 : Operation 146 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i32.i32.i32.i32, i32 %bitcast_ln174_261, i32 %bitcast_ln174_260, i32 %bitcast_ln174_259, i32 %bitcast_ln174" [/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 146 'bitconcatenate' 'tmp_s' <Predicate = (select_ln351_12)> <Delay = 0.00>
ST_3 : Operation 147 [1/1] (2.10ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %maxp2d_64_window_stream, i128 %tmp_s" [/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 147 'write' 'write_ln174' <Predicate = (select_ln351_12)> <Delay = 2.10> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.10> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 3> <FIFO>
ST_3 : Operation 148 [1/1] (0.00ns)   --->   "%br_ln370 = br void %for.inc39" [forward_prop/src/forward_prop.cpp:370]   --->   Operation 148 'br' 'br_ln370' <Predicate = (select_ln351_12)> <Delay = 0.00>
ST_3 : Operation 149 [1/1] (0.00ns)   --->   "%store_ln353 = store i32 %select_ln366_5, i32 %temp_window_elements_load_206" [forward_prop/src/forward_prop.cpp:353]   --->   Operation 149 'store' 'store_ln353' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 150 [1/1] (0.00ns)   --->   "%store_ln353 = store i32 %select_ln366_4, i32 %temp_window_elements_load2" [forward_prop/src/forward_prop.cpp:353]   --->   Operation 150 'store' 'store_ln353' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 151 [1/1] (0.00ns)   --->   "%br_ln353 = br void %VITIS_LOOP_360_3" [forward_prop/src/forward_prop.cpp:353]   --->   Operation 151 'br' 'br_ln353' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 6.77ns
The critical path consists of the following:
	'alloca' operation ('row_ptr') [8]  (0 ns)
	'load' operation ('row_ptr', forward_prop/src/forward_prop.cpp:351) on local variable 'row_ptr' [20]  (0 ns)
	'add' operation ('row_ptr', forward_prop/src/forward_prop.cpp:372) [46]  (1.14 ns)
	'icmp' operation ('icmp_ln373', forward_prop/src/forward_prop.cpp:373) [47]  (0.802 ns)
	'select' operation ('col_ptr', forward_prop/src/forward_prop.cpp:373) [52]  (0.286 ns)
	'select' operation ('select_ln351_10', forward_prop/src/forward_prop.cpp:351) [58]  (0.286 ns)
	'sub' operation ('sub_ln358', forward_prop/src/forward_prop.cpp:358) [63]  (1.16 ns)
	'add' operation ('add_ln367_7', forward_prop/src/forward_prop.cpp:367) [94]  (0.825 ns)
	'add' operation ('add_ln367_10', forward_prop/src/forward_prop.cpp:367) [116]  (0.965 ns)
	'getelementptr' operation ('line_buffer_addr_6', forward_prop/src/forward_prop.cpp:367) [118]  (0 ns)
	'load' operation ('line_buffer_load_4', forward_prop/src/forward_prop.cpp:367) on array 'line_buffer', forward_prop/src/forward_prop.cpp:355 [127]  (1.3 ns)

 <State 2>: 5.68ns
The critical path consists of the following:
	'add' operation ('pos_y_0_mid1', forward_prop/src/forward_prop.cpp:373) [72]  (1.14 ns)
	'select' operation ('select_ln351_13', forward_prop/src/forward_prop.cpp:351) [73]  (0.286 ns)
	'sub' operation ('sub_ln367', forward_prop/src/forward_prop.cpp:367) [78]  (1.16 ns)
	'add' operation ('add_ln367_6', forward_prop/src/forward_prop.cpp:367) [90]  (0.825 ns)
	'add' operation ('add_ln367_8', forward_prop/src/forward_prop.cpp:367) [110]  (0.965 ns)
	'getelementptr' operation ('line_buffer_addr_4', forward_prop/src/forward_prop.cpp:367) [112]  (0 ns)
	'load' operation ('line_buffer_load', forward_prop/src/forward_prop.cpp:367) on array 'line_buffer', forward_prop/src/forward_prop.cpp:355 [123]  (1.3 ns)

 <State 3>: 3.74ns
The critical path consists of the following:
	'load' operation ('line_buffer_load', forward_prop/src/forward_prop.cpp:367) on array 'line_buffer', forward_prop/src/forward_prop.cpp:355 [123]  (1.3 ns)
	'select' operation ('select_ln366_4', forward_prop/src/forward_prop.cpp:366) [124]  (0.345 ns)
	fifo write operation ('write_ln174', /media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) on port 'maxp2d_64_window_stream' (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) [137]  (2.1 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
