# armv8-single-cycle-cpu-architecture
A Verilog implementation of a single-cycle CPU based on a simplified ARM architecture. Includes instruction fetch, decode, execute, memory, and writeback stages, with support for core instructions (LDUR, STUR, ADD, SUB, AND, ORR, CBZ, B) and an extended MOVZ instruction.
