Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Tue Mar  4 08:32:53 2025
| Host         : WINDOWS-RV84OD0 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file impl_top_control_sets_placed.rpt
| Design       : impl_top
| Device       : xc7a35t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    60 |
|    Minimum number of control sets                        |    60 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   138 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    60 |
| >= 0 to < 4        |     5 |
| >= 4 to < 6        |     5 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     5 |
| >= 14 to < 16      |     0 |
| >= 16              |    45 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              92 |           55 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              27 |            7 |
| Yes          | No                    | No                     |            1026 |          325 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             861 |          371 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------------------------------+--------------------------------------------------------------+-----------------------------------------------------------+------------------+----------------+--------------+
|                   Clock Signal                   |                         Enable Signal                        |                      Set/Reset Signal                     | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------------------------------------------+--------------------------------------------------------------+-----------------------------------------------------------+------------------+----------------+--------------+
|  mult_core/mul_gen[2].mult/m_pull_reg_i_2__0_n_0 |                                                              |                                                           |                1 |              1 |         1.00 |
|  mult_core/mul_gen[1].mult/m_pull_reg_i_2__1_n_0 |                                                              |                                                           |                1 |              1 |         1.00 |
|  mult_core/mul_gen[0].mult/m_pull_reg_i_2__2_n_0 |                                                              |                                                           |                1 |              1 |         1.00 |
|  mult_core/mul_gen[3].mult/m_pull_reg_i_2_n_0    |                                                              |                                                           |                1 |              1 |         1.00 |
|  i_clk_IBUF_BUFG                                 | clear__1                                                     |                                                           |                1 |              1 |         1.00 |
|  i_clk_IBUF_BUFG                                 | mult_core/mul_gen[3].mult/multiplier/count[3]_i_2__2_n_0     | mult_core/mul_gen[3].mult/multiplier/count[3]_i_1__2_n_0  |                1 |              4 |         4.00 |
|  i_clk_IBUF_BUFG                                 | mult_core/mul_gen[1].mult/multiplier/count[3]_i_2__0_n_0     | mult_core/mul_gen[1].mult/multiplier/count[3]_i_1__0_n_0  |                1 |              4 |         4.00 |
|  i_clk_IBUF_BUFG                                 | mult_core/mul_gen[2].mult/multiplier/count[3]_i_2__1_n_0     | mult_core/mul_gen[2].mult/multiplier/count[3]_i_1__1_n_0  |                1 |              4 |         4.00 |
|  i_clk_IBUF_BUFG                                 | mult_core/mul_gen[0].mult/multiplier/count[3]_i_2_n_0        | mult_core/mul_gen[0].mult/multiplier/count[3]_i_1_n_0     |                1 |              4 |         4.00 |
|  i_clk_IBUF_BUFG                                 | FSM_sequential_curr_state_reg_n_0                            |                                                           |                3 |              4 |         1.33 |
|  i_clk_IBUF_BUFG                                 | input_mem/L_curr_addr[11]_i_1_n_0                            |                                                           |                7 |             12 |         1.71 |
|  i_clk_IBUF_BUFG                                 | input_mem/R_curr_addr[11]_i_1_n_0                            |                                                           |                2 |             12 |         6.00 |
|  i_clk_IBUF_BUFG                                 | input_mem/L_data_pending0                                    |                                                           |               11 |             12 |         1.09 |
|  i_clk_IBUF_BUFG                                 | input_mem/R_data_pending0                                    |                                                           |               11 |             12 |         1.09 |
|  i_clk_IBUF_BUFG                                 | output_controller/mem_addr                                   |                                                           |                4 |             13 |         3.25 |
|  i_clk_IBUF_BUFG                                 | output_controller/page                                       |                                                           |                7 |             16 |         2.29 |
|  i_clk_IBUF_BUFG                                 | output_controller/page[3][31]_i_1_n_0                        |                                                           |                6 |             16 |         2.67 |
|  i_clk_IBUF_BUFG                                 | mult_core/mul_gen[3].mult/multiplier/o_result_reg_i_4__2_n_0 |                                                           |                6 |             17 |         2.83 |
|  i_clk_IBUF_BUFG                                 | mult_core/mul_gen[0].mult/multiplier/o_result_reg_i_4_n_0    |                                                           |                4 |             17 |         4.25 |
|  i_clk_IBUF_BUFG                                 | mult_core/mul_gen[2].mult/multiplier/o_result_reg_i_4__1_n_0 |                                                           |                5 |             17 |         3.40 |
|  i_clk_IBUF_BUFG                                 | mult_core/mul_gen[1].mult/multiplier/o_result_reg_i_4__0_n_0 |                                                           |                6 |             17 |         2.83 |
|  i_clk_IBUF_BUFG                                 | output_controller/page[4][31]_i_1_n_0                        |                                                           |                8 |             23 |         2.88 |
|  i_clk_IBUF_BUFG                                 | output_controller/page[1][31]_i_1_n_0                        |                                                           |                7 |             23 |         3.29 |
|  i_clk_IBUF_BUFG                                 | output_controller/page[6][31]_i_1_n_0                        |                                                           |                7 |             23 |         3.29 |
|  i_clk_IBUF_BUFG                                 | output_controller/page[0][31]_i_1_n_0                        |                                                           |                8 |             23 |         2.88 |
|  i_clk_IBUF_BUFG                                 | output_controller/page[5][31]_i_1_n_0                        |                                                           |                8 |             23 |         2.88 |
|  i_clk_IBUF_BUFG                                 | output_controller/page[2][31]_i_1_n_0                        |                                                           |                8 |             23 |         2.88 |
|  i_clk_IBUF_BUFG                                 |                                                              | clear__1                                                  |                7 |             27 |         3.86 |
|  i_clk_IBUF_BUFG                                 | mult_core/mul_gen[0].mult/y[31]_i_1_n_0                      | mult_core/mul_gen[0].mult/z                               |               16 |             32 |         2.00 |
|  i_clk_IBUF_BUFG                                 | acc_buff/seg_gen[1].acc_seg/curr[2]_i_2_n_0                  | acc_buff/seg_gen[0].acc_seg/FSM_sequential_curr_state_reg |                8 |             32 |         4.00 |
|  i_clk_IBUF_BUFG                                 | mult_core/mul_gen[2].mult/y[31]_i_1__1_n_0                   | mult_core/mul_gen[2].mult/z[31]_i_1__1_n_0                |               17 |             32 |         1.88 |
|  i_clk_IBUF_BUFG                                 | mult_core/mul_gen[0].mult/CEA2                               | mult_core/mul_gen[0].mult/z                               |                8 |             32 |         4.00 |
|  i_clk_IBUF_BUFG                                 | mult_core/mul_gen[0].mult/c_z[31]_i_1_n_0                    |                                                           |               13 |             32 |         2.46 |
|  i_clk_IBUF_BUFG                                 | mult_core/mul_gen[3].mult/z                                  | mult_core/mul_gen[3].mult/z[31]_i_1__2_n_0                |               20 |             32 |         1.60 |
|  i_clk_IBUF_BUFG                                 | mult_core/mul_gen[3].mult/c_z[31]_i_1__2_n_0                 |                                                           |                9 |             32 |         3.56 |
|  i_clk_IBUF_BUFG                                 | mult_core/mul_gen[3].mult/x[31]_i_1__2_n_0                   | mult_core/mul_gen[3].mult/z[31]_i_1__2_n_0                |                8 |             32 |         4.00 |
|  i_clk_IBUF_BUFG                                 | mult_core/mul_gen[2].mult/z                                  | mult_core/mul_gen[2].mult/z[31]_i_1__1_n_0                |               17 |             32 |         1.88 |
|  i_clk_IBUF_BUFG                                 | mult_core/mul_gen[2].mult/c_z[31]_i_1__1_n_0                 |                                                           |               10 |             32 |         3.20 |
|  i_clk_IBUF_BUFG                                 | mult_core/mul_gen[2].mult/x[31]_i_1__1_n_0                   | mult_core/mul_gen[2].mult/z[31]_i_1__1_n_0                |                8 |             32 |         4.00 |
|  i_clk_IBUF_BUFG                                 | mult_core/mul_gen[1].mult/x[31]_i_1__0_n_0                   | mult_core/mul_gen[1].mult/RSTA                            |                8 |             32 |         4.00 |
|  i_clk_IBUF_BUFG                                 | mult_core/mul_gen[1].mult/y[31]_i_1__0_n_0                   | mult_core/mul_gen[1].mult/RSTA                            |               19 |             32 |         1.68 |
|  i_clk_IBUF_BUFG                                 | mult_core/mul_gen[1].mult/z                                  | mult_core/mul_gen[1].mult/RSTA                            |               22 |             32 |         1.45 |
|  i_clk_IBUF_BUFG                                 | mult_core/mul_gen[1].mult/c_z[31]_i_1__0_n_0                 |                                                           |               13 |             32 |         2.46 |
|  i_clk_IBUF_BUFG                                 | mult_core/mul_gen[3].mult/y[31]_i_1__2_n_0                   | mult_core/mul_gen[3].mult/z[31]_i_1__2_n_0                |               15 |             32 |         2.13 |
|  i_clk_IBUF_BUFG                                 | mult_core/mul_gen[3].mult/multiplier/curr_state_reg[0]       |                                                           |                8 |             35 |         4.38 |
|  i_clk_IBUF_BUFG                                 | mult_core/mul_gen[1].mult/multiplier/curr_state_reg[0]       |                                                           |               11 |             35 |         3.18 |
|  i_clk_IBUF_BUFG                                 | mult_core/mul_gen[0].mult/multiplier/curr_state_reg[0]       |                                                           |               11 |             35 |         3.18 |
|  i_clk_IBUF_BUFG                                 | mult_core/mul_gen[2].mult/multiplier/curr_state_reg[0]       |                                                           |               10 |             35 |         3.50 |
|  i_clk_IBUF_BUFG                                 | mult_core/mul_gen[2].mult/L_dex[31]_i_1__1_n_0               |                                                           |               16 |             64 |         4.00 |
|  i_clk_IBUF_BUFG                                 | mult_core/mul_gen[1].mult/L_dex[31]_i_1__0_n_0               |                                                           |               16 |             64 |         4.00 |
|  i_clk_IBUF_BUFG                                 | mult_core/mul_gen[3].mult/L_dex[31]_i_1__2_n_0               |                                                           |               16 |             64 |         4.00 |
|  i_clk_IBUF_BUFG                                 | mult_core/idxr/gamma_z[31]_i_1_n_0                           | mult_core/idxr/gamma_x0                                   |               16 |             64 |         4.00 |
|  i_clk_IBUF_BUFG                                 | mult_core/idxr/vals                                          | mult_core/idxr/gamma_x0                                   |               16 |             64 |         4.00 |
|  i_clk_IBUF_BUFG                                 | mult_core/mul_gen[0].mult/L_dex                              |                                                           |               16 |             64 |         4.00 |
|  i_clk_IBUF_BUFG                                 | mult_core/mul_gen[0].mult/z_1                                | mult_core/mul_gen[0].mult/z                               |               27 |             64 |         2.37 |
|  i_clk_IBUF_BUFG                                 | acc_buff/add_core/add_gen[0].add_unit/E[0]                   |                                                           |               20 |             70 |         3.50 |
|  i_clk_IBUF_BUFG                                 |                                                              |                                                           |               51 |             88 |         1.73 |
|  i_clk_IBUF_BUFG                                 | mult_core/idxr/gamma_y[31]_i_1_n_0                           | mult_core/idxr/gamma_x0                                   |               24 |             96 |         4.00 |
|  i_clk_IBUF_BUFG                                 | mult_core/idxr/o_vals                                        |                                                           |               37 |            128 |         3.46 |
|  i_clk_IBUF_BUFG                                 | acc_buff/seg_gen[1].acc_seg/E[0]                             | acc_buff/seg_gen[3].acc_seg/SR[0]                         |              118 |            173 |         1.47 |
+--------------------------------------------------+--------------------------------------------------------------+-----------------------------------------------------------+------------------+----------------+--------------+


