#! /usr/bin/vvp
:ivl_version "10.3 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
:vpi_module "v2009";
S_0x56288d3136e0 .scope module, "top" "top" 2 4;
 .timescale 0 0;
v0x56288d3eda20_0 .var "clk", 0 0;
v0x56288d3edac0_0 .var/i "fd", 31 0;
v0x56288d3edb80_0 .var/i "i", 31 0;
v0x56288d3edc70_0 .net "is_halted", 0 0, v0x56288d3e3c90_0;  1 drivers
v0x56288d3edd10_0 .var "reset", 0 0;
v0x56288d3ede00_0 .var "total_cycle", 31 0;
S_0x56288d39b4a0 .scope module, "cpu" "CPU" 2 11, 3 13 0, S_0x56288d3136e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "reset"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /OUTPUT 1 "is_halted"
v0x56288d3e9ee0_0 .var "EX_MEM_alu_out", 31 0;
v0x56288d3e9fc0_0 .var "EX_MEM_dmem_data", 31 0;
v0x56288d3ea0b0_0 .var "EX_MEM_is_branch", 0 0;
v0x56288d3ea180_0 .var "EX_MEM_mem_read", 0 0;
v0x56288d3ea250_0 .var "EX_MEM_mem_to_reg", 0 0;
v0x56288d3ea2f0_0 .var "EX_MEM_mem_write", 0 0;
v0x56288d3ea390_0 .var "EX_MEM_pc", 31 0;
v0x56288d3ea430_0 .var "EX_MEM_rd", 4 0;
v0x56288d3ea520_0 .var "EX_MEM_reg_write", 0 0;
v0x56288d3ea680_0 .var "FAR_linking_rd", 4 0;
v0x56288d3ea750_0 .var "FAR_linking_value", 31 0;
v0x56288d3ea7f0_0 .var "FAR_reg_write", 0 0;
v0x56288d3ea890_0 .net "Forwarding_rs1", 1 0, v0x56288d3e4740_0;  1 drivers
v0x56288d3ea930_0 .net "Forwarding_rs2", 1 0, v0x56288d3e4850_0;  1 drivers
v0x56288d3eaa20_0 .var "ID_EX_ALU_ctrl_unit_input", 31 0;
v0x56288d3eab30_0 .var "ID_EX_alu_op", 0 0;
v0x56288d3eabf0_0 .var "ID_EX_alu_src", 0 0;
v0x56288d3eada0_0 .var "ID_EX_imm", 31 0;
v0x56288d3eae90_0 .var "ID_EX_is_ecall", 0 0;
v0x56288d3eaf30_0 .var "ID_EX_mem_read", 0 0;
v0x56288d3eafd0_0 .var "ID_EX_mem_to_reg", 0 0;
v0x56288d3eb070_0 .var "ID_EX_mem_write", 0 0;
v0x56288d3eb110_0 .var "ID_EX_pc", 31 0;
v0x56288d3eb220_0 .var "ID_EX_rd", 4 0;
v0x56288d3eb2e0_0 .var "ID_EX_reg_write", 0 0;
v0x56288d3eb380_0 .var "ID_EX_rs1", 4 0;
v0x56288d3eb440_0 .var "ID_EX_rs1_data", 31 0;
v0x56288d3eb530_0 .var "ID_EX_rs2", 4 0;
v0x56288d3eb5f0_0 .var "ID_EX_rs2_data", 31 0;
v0x56288d3eb6c0_0 .var "IF_ID_inst", 31 0;
v0x56288d3eb790_0 .var "IF_ID_pc", 31 0;
v0x56288d3eb860_0 .var "MEM_WB_is_branch", 0 0;
v0x56288d3eb930_0 .var "MEM_WB_mem_to_reg", 0 0;
v0x56288d3eba00_0 .var "MEM_WB_mem_to_reg_src_1", 31 0;
v0x56288d3ebad0_0 .var "MEM_WB_mem_to_reg_src_2", 31 0;
v0x56288d3ebba0_0 .var "MEM_WB_rd", 4 0;
v0x56288d3ebc90_0 .var "MEM_WB_reg_write", 0 0;
v0x56288d3ebd80_0 .net "X17_or_rs1", 4 0, L_0x56288d3fe980;  1 drivers
v0x56288d3ebe70_0 .net *"_s1", 4 0, L_0x56288d3ee6f0;  1 drivers
L_0x7fb83d0bf0a8 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x56288d3ebf30_0 .net *"_s5", 26 0, L_0x7fb83d0bf0a8;  1 drivers
v0x56288d3ec010_0 .net "alu_bcond", 0 0, v0x56288d3ddf30_0;  1 drivers
v0x56288d3ec100_0 .net "alu_forwarded_rs1", 31 0, v0x56288d39b0b0_0;  1 drivers
v0x56288d3ec210_0 .net "alu_forwarded_rs2", 31 0, v0x56288d3dd560_0;  1 drivers
v0x56288d3ec320_0 .net "alu_in_2", 31 0, L_0x56288d3ff440;  1 drivers
v0x56288d3ec430_0 .net "alu_op", 0 0, v0x56288d3e1860_0;  1 drivers
v0x56288d3ec4d0_0 .net "alu_opcode", 31 0, v0x56288d3dea80_0;  1 drivers
v0x56288d3ec5c0_0 .net "alu_out", 31 0, v0x56288d3de280_0;  1 drivers
v0x56288d3ec680_0 .net "alu_src", 0 0, v0x56288d3e1940_0;  1 drivers
v0x56288d3ec720_0 .net "clk", 0 0, v0x56288d3eda20_0;  1 drivers
v0x56288d3ec7c0_0 .var "current_counter", 1 0;
v0x56288d3ec860_0 .net "current_pc", 31 0, v0x56288d3e77d0_0;  1 drivers
v0x56288d3ec900_0 .net "imm_gen_out", 31 0, v0x56288d3e69d0_0;  1 drivers
v0x56288d3ec9a0_0 .net "inst", 31 0, L_0x56288d3ee540;  1 drivers
v0x56288d3eca40_0 .net "is_branch", 0 0, v0x56288d3df500_0;  1 drivers
v0x56288d3ecae0_0 .net "is_ecall", 0 0, v0x56288d3e1aa0_0;  1 drivers
v0x56288d3ecb80_0 .net "is_halted", 0 0, v0x56288d3e3c90_0;  alias, 1 drivers
v0x56288d3ecc20_0 .net "is_jal_jalr", 0 0, v0x56288d3df5a0_0;  1 drivers
v0x56288d3eccc0_0 .net "is_stall", 0 0, v0x56288d3e9c60_0;  1 drivers
v0x56288d3ecdb0_0 .net "jump_pc", 31 0, v0x56288d3df660_0;  1 drivers
v0x56288d3ece50_0 .net "mem_read", 0 0, v0x56288d3e1cd0_0;  1 drivers
v0x56288d3ecef0_0 .net "mem_to_reg", 0 0, v0x56288d3e1d90_0;  1 drivers
v0x56288d3ecf90_0 .net "mem_write", 0 0, v0x56288d3e1e50_0;  1 drivers
v0x56288d3ed060_0 .net "next_counter", 1 0, v0x56288d3e3d30_0;  1 drivers
v0x56288d3ed130_0 .net "next_pc", 31 0, L_0x56288d3edee0;  1 drivers
v0x56288d3ed220_0 .net "pc_to_reg", 0 0, v0x56288d3e2080_0;  1 drivers
v0x56288d3ed2c0_0 .var "permanent_stall", 0 0;
v0x56288d3ed3b0_0 .net "permanent_stall_wire", 0 0, L_0x56288d3ff870;  1 drivers
v0x56288d3ed450_0 .net "predict_pc", 31 0, v0x56288d3e0cb0_0;  1 drivers
v0x56288d3ed540_0 .net "read_data", 31 0, L_0x56288d3ffef0;  1 drivers
v0x56288d3ed5e0_0 .net "reg_rs1", 31 0, L_0x56288d3fec90;  1 drivers
v0x56288d3ed6b0_0 .net "reg_rs2", 31 0, L_0x56288d3ff000;  1 drivers
v0x56288d3ed780_0 .net "reset", 0 0, v0x56288d3edd10_0;  1 drivers
v0x56288d3ed820_0 .net "wb_data", 31 0, L_0x56288d400110;  1 drivers
v0x56288d3ed950_0 .net "write_enable", 0 0, v0x56288d3e2140_0;  1 drivers
E_0x56288d370cc0 .event edge, v0x56288d3e3d30_0;
E_0x56288d3712a0 .event edge, v0x56288d3e5680_0;
L_0x56288d3ee6f0 .part v0x56288d3eb6c0_0, 15, 5;
L_0x56288d3ee7e0 .concat [ 5 27 0 0], L_0x56288d3ee6f0, L_0x7fb83d0bf0a8;
L_0x56288d3fe980 .part L_0x56288d3ee650, 0, 5;
L_0x56288d3ff110 .part v0x56288d3eb6c0_0, 20, 5;
L_0x56288d3ff230 .part v0x56288d3eb6c0_0, 0, 7;
L_0x56288d3ff360 .part v0x56288d3eb6c0_0, 20, 5;
S_0x56288d36dda0 .scope module, "Forwarding_for_rs1" "MUX_4_1" 3 232, 3 382 0, S_0x56288d39b4a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "if_0"
    .port_info 1 /INPUT 32 "if_1"
    .port_info 2 /INPUT 32 "if_2"
    .port_info 3 /INPUT 32 "if_3"
    .port_info 4 /INPUT 2 "mode"
    .port_info 5 /OUTPUT 32 "result"
v0x56288d397360_0 .net "if_0", 31 0, v0x56288d3eb440_0;  1 drivers
v0x56288d399eb0_0 .net "if_1", 31 0, L_0x56288d400110;  alias, 1 drivers
v0x56288d3b1a40_0 .net "if_2", 31 0, v0x56288d3e9ee0_0;  1 drivers
v0x56288d3b7490_0 .net "if_3", 31 0, v0x56288d3ea750_0;  1 drivers
v0x56288d39b340_0 .net "mode", 1 0, v0x56288d3e4740_0;  alias, 1 drivers
v0x56288d39b0b0_0 .var "result", 31 0;
E_0x56288d370fb0/0 .event edge, v0x56288d39b340_0, v0x56288d397360_0, v0x56288d399eb0_0, v0x56288d3b1a40_0;
E_0x56288d370fb0/1 .event edge, v0x56288d3b7490_0;
E_0x56288d370fb0 .event/or E_0x56288d370fb0/0, E_0x56288d370fb0/1;
S_0x56288d3dceb0 .scope module, "Forwarding_for_rs2" "MUX_4_1" 3 241, 3 382 0, S_0x56288d39b4a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "if_0"
    .port_info 1 /INPUT 32 "if_1"
    .port_info 2 /INPUT 32 "if_2"
    .port_info 3 /INPUT 32 "if_3"
    .port_info 4 /INPUT 2 "mode"
    .port_info 5 /OUTPUT 32 "result"
v0x56288d3dd170_0 .net "if_0", 31 0, v0x56288d3eb5f0_0;  1 drivers
v0x56288d3dd270_0 .net "if_1", 31 0, L_0x56288d400110;  alias, 1 drivers
v0x56288d3dd330_0 .net "if_2", 31 0, v0x56288d3e9ee0_0;  alias, 1 drivers
v0x56288d3dd3d0_0 .net "if_3", 31 0, v0x56288d3ea750_0;  alias, 1 drivers
v0x56288d3dd470_0 .net "mode", 1 0, v0x56288d3e4850_0;  alias, 1 drivers
v0x56288d3dd560_0 .var "result", 31 0;
E_0x56288d3c5b80/0 .event edge, v0x56288d3dd470_0, v0x56288d3dd170_0, v0x56288d399eb0_0, v0x56288d3b1a40_0;
E_0x56288d3c5b80/1 .event edge, v0x56288d3b7490_0;
E_0x56288d3c5b80 .event/or E_0x56288d3c5b80/0, E_0x56288d3c5b80/1;
S_0x56288d3dd740 .scope module, "WB_data" "MUX_2_1" 3 338, 3 378 0, S_0x56288d39b4a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "if_switch_off"
    .port_info 1 /INPUT 32 "if_switch_on"
    .port_info 2 /INPUT 1 "switch"
    .port_info 3 /OUTPUT 32 "result"
v0x56288d3dd910_0 .net "if_switch_off", 31 0, v0x56288d3eba00_0;  1 drivers
v0x56288d3dd9f0_0 .net "if_switch_on", 31 0, v0x56288d3ebad0_0;  1 drivers
v0x56288d3ddad0_0 .net "result", 31 0, L_0x56288d400110;  alias, 1 drivers
v0x56288d3ddbc0_0 .net "switch", 0 0, v0x56288d3eb930_0;  1 drivers
L_0x56288d400110 .functor MUXZ 32, v0x56288d3eba00_0, v0x56288d3ebad0_0, v0x56288d3eb930_0, C4<>;
S_0x56288d3ddd00 .scope module, "alu" "ALU" 3 251, 3 595 0, S_0x56288d39b4a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "alu_op"
    .port_info 1 /INPUT 32 "alu_in_1"
    .port_info 2 /INPUT 32 "alu_in_2"
    .port_info 3 /OUTPUT 32 "alu_result"
    .port_info 4 /OUTPUT 1 "alu_bcond"
v0x56288d3ddf30_0 .var "alu_bcond", 0 0;
v0x56288d3de010_0 .net/s "alu_in_1", 31 0, v0x56288d39b0b0_0;  alias, 1 drivers
v0x56288d3de0d0_0 .net/s "alu_in_2", 31 0, L_0x56288d3ff440;  alias, 1 drivers
v0x56288d3de1a0_0 .net "alu_op", 31 0, v0x56288d3dea80_0;  alias, 1 drivers
v0x56288d3de280_0 .var "alu_result", 31 0;
v0x56288d3de3b0_0 .var "cond", 1 0;
v0x56288d3de490_0 .var "funct3", 2 0;
v0x56288d3de570_0 .var "funct7", 6 0;
v0x56288d3de650_0 .var "opcode", 6 0;
E_0x56288d371590/0 .event edge, v0x56288d3de1a0_0, v0x56288d3de650_0, v0x56288d3de570_0, v0x56288d3de490_0;
E_0x56288d371590/1 .event edge, v0x56288d39b0b0_0, v0x56288d3de0d0_0;
E_0x56288d371590 .event/or E_0x56288d371590/0, E_0x56288d371590/1;
S_0x56288d3de7d0 .scope module, "alu_ctrl_unit" "ALUControlUnit" 3 220, 3 589 0, S_0x56288d39b4a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "part_of_inst"
    .port_info 1 /OUTPUT 32 "alu_op"
v0x56288d3dea80_0 .var "alu_op", 31 0;
v0x56288d3deb60_0 .net "part_of_inst", 31 0, v0x56288d3eaa20_0;  1 drivers
E_0x56288d3dea00 .event edge, v0x56288d3deb60_0;
S_0x56288d3dec80 .scope module, "branch_manager" "Branch_Manager" 3 282, 3 415 0, S_0x56288d39b4a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "reset"
    .port_info 1 /INPUT 32 "ID_EX_alu_op"
    .port_info 2 /INPUT 32 "ID_EX_rs1_data"
    .port_info 3 /INPUT 32 "ID_EX_imm"
    .port_info 4 /INPUT 32 "ID_EX_pc"
    .port_info 5 /INPUT 32 "IF_ID_pc"
    .port_info 6 /INPUT 1 "alu_bcond"
    .port_info 7 /OUTPUT 1 "is_branch"
    .port_info 8 /OUTPUT 1 "is_jal_jalr"
    .port_info 9 /OUTPUT 32 "jump_pc"
v0x56288d3defd0_0 .net "ID_EX_alu_op", 31 0, v0x56288d3eaa20_0;  alias, 1 drivers
v0x56288d3df0b0_0 .net "ID_EX_imm", 31 0, v0x56288d3eada0_0;  1 drivers
v0x56288d3df170_0 .net "ID_EX_pc", 31 0, v0x56288d3eb110_0;  1 drivers
v0x56288d3df260_0 .net "ID_EX_rs1_data", 31 0, v0x56288d3eb440_0;  alias, 1 drivers
v0x56288d3df350_0 .net "IF_ID_pc", 31 0, v0x56288d3eb790_0;  1 drivers
v0x56288d3df460_0 .net "alu_bcond", 0 0, v0x56288d3ddf30_0;  alias, 1 drivers
v0x56288d3df500_0 .var "is_branch", 0 0;
v0x56288d3df5a0_0 .var "is_jal_jalr", 0 0;
v0x56288d3df660_0 .var "jump_pc", 31 0;
v0x56288d3df740_0 .net "reset", 0 0, v0x56288d3edd10_0;  alias, 1 drivers
E_0x56288d3def50/0 .event edge, v0x56288d3df740_0, v0x56288d3deb60_0, v0x56288d3df350_0, v0x56288d3df170_0;
E_0x56288d3def50/1 .event edge, v0x56288d3df0b0_0, v0x56288d397360_0, v0x56288d3ddf30_0;
E_0x56288d3def50 .event/or E_0x56288d3def50/0, E_0x56288d3def50/1;
S_0x56288d3df940 .scope module, "branch_predictor" "Branch_Predictor" 3 92, 3 459 0, S_0x56288d39b4a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "reset"
    .port_info 1 /INPUT 1 "is_stall"
    .port_info 2 /INPUT 32 "current_pc"
    .port_info 3 /INPUT 1 "is_branch"
    .port_info 4 /INPUT 32 "ID_EX_pc"
    .port_info 5 /INPUT 32 "jump_pc"
    .port_info 6 /OUTPUT 32 "predict_pc"
v0x56288d3dfdf0 .array "BTB", 0 31, 31 0;
v0x56288d3e02d0_0 .net "ID_EX_pc", 31 0, v0x56288d3eb110_0;  alias, 1 drivers
v0x56288d3e03c0 .array "TAG", 0 31, 31 0;
v0x56288d3e0870_0 .net "current_pc", 31 0, v0x56288d3e77d0_0;  alias, 1 drivers
v0x56288d3e0950_0 .var/i "i", 31 0;
v0x56288d3e0a80_0 .net "is_branch", 0 0, v0x56288d3df500_0;  alias, 1 drivers
v0x56288d3e0b20_0 .net "is_stall", 0 0, v0x56288d3e9c60_0;  alias, 1 drivers
v0x56288d3e0bc0_0 .net "jump_pc", 31 0, v0x56288d3df660_0;  alias, 1 drivers
v0x56288d3e0cb0_0 .var "predict_pc", 31 0;
v0x56288d3e0e00_0 .net "reset", 0 0, v0x56288d3edd10_0;  alias, 1 drivers
E_0x56288d3dfb00/0 .event edge, v0x56288d3df740_0, v0x56288d3e0950_0, v0x56288d3df500_0, v0x56288d3df660_0;
E_0x56288d3dfb00/1 .event edge, v0x56288d3df170_0;
E_0x56288d3dfb00 .event/or E_0x56288d3dfb00/0, E_0x56288d3dfb00/1;
v0x56288d3dfdf0_0 .array/port v0x56288d3dfdf0, 0;
E_0x56288d3dfb90/0 .event edge, v0x56288d3df740_0, v0x56288d3e0b20_0, v0x56288d3e0870_0, v0x56288d3dfdf0_0;
v0x56288d3dfdf0_1 .array/port v0x56288d3dfdf0, 1;
v0x56288d3dfdf0_2 .array/port v0x56288d3dfdf0, 2;
v0x56288d3dfdf0_3 .array/port v0x56288d3dfdf0, 3;
v0x56288d3dfdf0_4 .array/port v0x56288d3dfdf0, 4;
E_0x56288d3dfb90/1 .event edge, v0x56288d3dfdf0_1, v0x56288d3dfdf0_2, v0x56288d3dfdf0_3, v0x56288d3dfdf0_4;
v0x56288d3dfdf0_5 .array/port v0x56288d3dfdf0, 5;
v0x56288d3dfdf0_6 .array/port v0x56288d3dfdf0, 6;
v0x56288d3dfdf0_7 .array/port v0x56288d3dfdf0, 7;
v0x56288d3dfdf0_8 .array/port v0x56288d3dfdf0, 8;
E_0x56288d3dfb90/2 .event edge, v0x56288d3dfdf0_5, v0x56288d3dfdf0_6, v0x56288d3dfdf0_7, v0x56288d3dfdf0_8;
v0x56288d3dfdf0_9 .array/port v0x56288d3dfdf0, 9;
v0x56288d3dfdf0_10 .array/port v0x56288d3dfdf0, 10;
v0x56288d3dfdf0_11 .array/port v0x56288d3dfdf0, 11;
v0x56288d3dfdf0_12 .array/port v0x56288d3dfdf0, 12;
E_0x56288d3dfb90/3 .event edge, v0x56288d3dfdf0_9, v0x56288d3dfdf0_10, v0x56288d3dfdf0_11, v0x56288d3dfdf0_12;
v0x56288d3dfdf0_13 .array/port v0x56288d3dfdf0, 13;
v0x56288d3dfdf0_14 .array/port v0x56288d3dfdf0, 14;
v0x56288d3dfdf0_15 .array/port v0x56288d3dfdf0, 15;
v0x56288d3dfdf0_16 .array/port v0x56288d3dfdf0, 16;
E_0x56288d3dfb90/4 .event edge, v0x56288d3dfdf0_13, v0x56288d3dfdf0_14, v0x56288d3dfdf0_15, v0x56288d3dfdf0_16;
v0x56288d3dfdf0_17 .array/port v0x56288d3dfdf0, 17;
v0x56288d3dfdf0_18 .array/port v0x56288d3dfdf0, 18;
v0x56288d3dfdf0_19 .array/port v0x56288d3dfdf0, 19;
v0x56288d3dfdf0_20 .array/port v0x56288d3dfdf0, 20;
E_0x56288d3dfb90/5 .event edge, v0x56288d3dfdf0_17, v0x56288d3dfdf0_18, v0x56288d3dfdf0_19, v0x56288d3dfdf0_20;
v0x56288d3dfdf0_21 .array/port v0x56288d3dfdf0, 21;
v0x56288d3dfdf0_22 .array/port v0x56288d3dfdf0, 22;
v0x56288d3dfdf0_23 .array/port v0x56288d3dfdf0, 23;
v0x56288d3dfdf0_24 .array/port v0x56288d3dfdf0, 24;
E_0x56288d3dfb90/6 .event edge, v0x56288d3dfdf0_21, v0x56288d3dfdf0_22, v0x56288d3dfdf0_23, v0x56288d3dfdf0_24;
v0x56288d3dfdf0_25 .array/port v0x56288d3dfdf0, 25;
v0x56288d3dfdf0_26 .array/port v0x56288d3dfdf0, 26;
v0x56288d3dfdf0_27 .array/port v0x56288d3dfdf0, 27;
v0x56288d3dfdf0_28 .array/port v0x56288d3dfdf0, 28;
E_0x56288d3dfb90/7 .event edge, v0x56288d3dfdf0_25, v0x56288d3dfdf0_26, v0x56288d3dfdf0_27, v0x56288d3dfdf0_28;
v0x56288d3dfdf0_29 .array/port v0x56288d3dfdf0, 29;
v0x56288d3dfdf0_30 .array/port v0x56288d3dfdf0, 30;
v0x56288d3dfdf0_31 .array/port v0x56288d3dfdf0, 31;
v0x56288d3e03c0_0 .array/port v0x56288d3e03c0, 0;
E_0x56288d3dfb90/8 .event edge, v0x56288d3dfdf0_29, v0x56288d3dfdf0_30, v0x56288d3dfdf0_31, v0x56288d3e03c0_0;
v0x56288d3e03c0_1 .array/port v0x56288d3e03c0, 1;
v0x56288d3e03c0_2 .array/port v0x56288d3e03c0, 2;
v0x56288d3e03c0_3 .array/port v0x56288d3e03c0, 3;
v0x56288d3e03c0_4 .array/port v0x56288d3e03c0, 4;
E_0x56288d3dfb90/9 .event edge, v0x56288d3e03c0_1, v0x56288d3e03c0_2, v0x56288d3e03c0_3, v0x56288d3e03c0_4;
v0x56288d3e03c0_5 .array/port v0x56288d3e03c0, 5;
v0x56288d3e03c0_6 .array/port v0x56288d3e03c0, 6;
v0x56288d3e03c0_7 .array/port v0x56288d3e03c0, 7;
v0x56288d3e03c0_8 .array/port v0x56288d3e03c0, 8;
E_0x56288d3dfb90/10 .event edge, v0x56288d3e03c0_5, v0x56288d3e03c0_6, v0x56288d3e03c0_7, v0x56288d3e03c0_8;
v0x56288d3e03c0_9 .array/port v0x56288d3e03c0, 9;
v0x56288d3e03c0_10 .array/port v0x56288d3e03c0, 10;
v0x56288d3e03c0_11 .array/port v0x56288d3e03c0, 11;
v0x56288d3e03c0_12 .array/port v0x56288d3e03c0, 12;
E_0x56288d3dfb90/11 .event edge, v0x56288d3e03c0_9, v0x56288d3e03c0_10, v0x56288d3e03c0_11, v0x56288d3e03c0_12;
v0x56288d3e03c0_13 .array/port v0x56288d3e03c0, 13;
v0x56288d3e03c0_14 .array/port v0x56288d3e03c0, 14;
v0x56288d3e03c0_15 .array/port v0x56288d3e03c0, 15;
v0x56288d3e03c0_16 .array/port v0x56288d3e03c0, 16;
E_0x56288d3dfb90/12 .event edge, v0x56288d3e03c0_13, v0x56288d3e03c0_14, v0x56288d3e03c0_15, v0x56288d3e03c0_16;
v0x56288d3e03c0_17 .array/port v0x56288d3e03c0, 17;
v0x56288d3e03c0_18 .array/port v0x56288d3e03c0, 18;
v0x56288d3e03c0_19 .array/port v0x56288d3e03c0, 19;
v0x56288d3e03c0_20 .array/port v0x56288d3e03c0, 20;
E_0x56288d3dfb90/13 .event edge, v0x56288d3e03c0_17, v0x56288d3e03c0_18, v0x56288d3e03c0_19, v0x56288d3e03c0_20;
v0x56288d3e03c0_21 .array/port v0x56288d3e03c0, 21;
v0x56288d3e03c0_22 .array/port v0x56288d3e03c0, 22;
v0x56288d3e03c0_23 .array/port v0x56288d3e03c0, 23;
v0x56288d3e03c0_24 .array/port v0x56288d3e03c0, 24;
E_0x56288d3dfb90/14 .event edge, v0x56288d3e03c0_21, v0x56288d3e03c0_22, v0x56288d3e03c0_23, v0x56288d3e03c0_24;
v0x56288d3e03c0_25 .array/port v0x56288d3e03c0, 25;
v0x56288d3e03c0_26 .array/port v0x56288d3e03c0, 26;
v0x56288d3e03c0_27 .array/port v0x56288d3e03c0, 27;
v0x56288d3e03c0_28 .array/port v0x56288d3e03c0, 28;
E_0x56288d3dfb90/15 .event edge, v0x56288d3e03c0_25, v0x56288d3e03c0_26, v0x56288d3e03c0_27, v0x56288d3e03c0_28;
v0x56288d3e03c0_29 .array/port v0x56288d3e03c0, 29;
v0x56288d3e03c0_30 .array/port v0x56288d3e03c0, 30;
v0x56288d3e03c0_31 .array/port v0x56288d3e03c0, 31;
E_0x56288d3dfb90/16 .event edge, v0x56288d3e03c0_29, v0x56288d3e03c0_30, v0x56288d3e03c0_31;
E_0x56288d3dfb90 .event/or E_0x56288d3dfb90/0, E_0x56288d3dfb90/1, E_0x56288d3dfb90/2, E_0x56288d3dfb90/3, E_0x56288d3dfb90/4, E_0x56288d3dfb90/5, E_0x56288d3dfb90/6, E_0x56288d3dfb90/7, E_0x56288d3dfb90/8, E_0x56288d3dfb90/9, E_0x56288d3dfb90/10, E_0x56288d3dfb90/11, E_0x56288d3dfb90/12, E_0x56288d3dfb90/13, E_0x56288d3dfb90/14, E_0x56288d3dfb90/15, E_0x56288d3dfb90/16;
S_0x56288d3e0fd0 .scope module, "change_rs1" "MUX_2_1" 3 139, 3 378 0, S_0x56288d39b4a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "if_switch_off"
    .port_info 1 /INPUT 32 "if_switch_on"
    .port_info 2 /INPUT 1 "switch"
    .port_info 3 /OUTPUT 32 "result"
v0x56288d3e1180_0 .net "if_switch_off", 31 0, L_0x56288d3ee7e0;  1 drivers
L_0x7fb83d0bf330 .functor BUFT 1, C4<00000000000000000000000000010001>, C4<0>, C4<0>, C4<0>;
v0x56288d3e1280_0 .net "if_switch_on", 31 0, L_0x7fb83d0bf330;  1 drivers
v0x56288d3e1360_0 .net "result", 31 0, L_0x56288d3ee650;  1 drivers
v0x56288d3e1450_0 .net "switch", 0 0, v0x56288d3e1aa0_0;  alias, 1 drivers
L_0x56288d3ee650 .functor MUXZ 32, L_0x56288d3ee7e0, L_0x7fb83d0bf330, v0x56288d3e1aa0_0, C4<>;
S_0x56288d3e15c0 .scope module, "ctrl_unit" "ControlUnit" 3 161, 3 548 0, S_0x56288d39b4a0;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "part_of_inst"
    .port_info 1 /OUTPUT 1 "is_jal"
    .port_info 2 /OUTPUT 1 "is_jalr"
    .port_info 3 /OUTPUT 1 "branch"
    .port_info 4 /OUTPUT 1 "mem_read"
    .port_info 5 /OUTPUT 1 "mem_to_reg"
    .port_info 6 /OUTPUT 1 "mem_write"
    .port_info 7 /OUTPUT 1 "alu_src"
    .port_info 8 /OUTPUT 1 "write_enable"
    .port_info 9 /OUTPUT 1 "pc_to_reg"
    .port_info 10 /OUTPUT 1 "alu_op"
    .port_info 11 /OUTPUT 1 "is_ecall"
v0x56288d3e1860_0 .var "alu_op", 0 0;
v0x56288d3e1940_0 .var "alu_src", 0 0;
v0x56288d3e1a00_0 .var "branch", 0 0;
v0x56288d3e1aa0_0 .var "is_ecall", 0 0;
v0x56288d3e1b70_0 .var "is_jal", 0 0;
v0x56288d3e1c10_0 .var "is_jalr", 0 0;
v0x56288d3e1cd0_0 .var "mem_read", 0 0;
v0x56288d3e1d90_0 .var "mem_to_reg", 0 0;
v0x56288d3e1e50_0 .var "mem_write", 0 0;
v0x56288d3e1fa0_0 .net "part_of_inst", 6 0, L_0x56288d3ff230;  1 drivers
v0x56288d3e2080_0 .var "pc_to_reg", 0 0;
v0x56288d3e2140_0 .var "write_enable", 0 0;
E_0x56288d3dfac0 .event edge, v0x56288d3e1fa0_0;
S_0x56288d3e2380 .scope module, "dmem" "DataMemory" 3 315, 4 27 0, S_0x56288d39b4a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "reset"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 32 "addr"
    .port_info 3 /INPUT 32 "din"
    .port_info 4 /INPUT 1 "mem_read"
    .port_info 5 /INPUT 1 "mem_write"
    .port_info 6 /OUTPUT 32 "dout"
P_0x56288d3e2500 .param/l "MEM_DEPTH" 0 4 27, +C4<00000000000000000100000000000000>;
L_0x7fb83d0bf258 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x56288d3e27a0_0 .net/2u *"_s0", 1 0, L_0x7fb83d0bf258;  1 drivers
v0x56288d3e28a0_0 .net *"_s12", 31 0, L_0x56288d3ffe00;  1 drivers
L_0x7fb83d0bf2e8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x56288d3e2980_0 .net/2u *"_s14", 31 0, L_0x7fb83d0bf2e8;  1 drivers
v0x56288d3e2a70_0 .net *"_s2", 31 0, L_0x56288d3ffae0;  1 drivers
v0x56288d3e2b50_0 .net *"_s4", 29 0, L_0x56288d3ffa40;  1 drivers
L_0x7fb83d0bf2a0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x56288d3e2c80_0 .net *"_s6", 1 0, L_0x7fb83d0bf2a0;  1 drivers
v0x56288d3e2d60_0 .net *"_s8", 33 0, L_0x56288d3ffbd0;  1 drivers
v0x56288d3e2e40_0 .net "addr", 31 0, v0x56288d3e9ee0_0;  alias, 1 drivers
v0x56288d3e2f50_0 .net "clk", 0 0, v0x56288d3eda20_0;  alias, 1 drivers
v0x56288d3e3010_0 .net "din", 31 0, v0x56288d3e9fc0_0;  1 drivers
v0x56288d3e30f0_0 .net "dmem_addr", 31 0, L_0x56288d3ffd10;  1 drivers
v0x56288d3e31d0_0 .net "dout", 31 0, L_0x56288d3ffef0;  alias, 1 drivers
v0x56288d3e32b0_0 .var/i "i", 31 0;
v0x56288d3e3390 .array "mem", 16383 0, 31 0;
v0x56288d3e3450_0 .net "mem_read", 0 0, v0x56288d3ea180_0;  1 drivers
v0x56288d3e3510_0 .net "mem_write", 0 0, v0x56288d3ea2f0_0;  1 drivers
v0x56288d3e35d0_0 .net "reset", 0 0, v0x56288d3edd10_0;  alias, 1 drivers
E_0x56288d3e2720 .event posedge, v0x56288d3e2f50_0;
L_0x56288d3ffa40 .part v0x56288d3e9ee0_0, 2, 30;
L_0x56288d3ffae0 .concat [ 30 2 0 0], L_0x56288d3ffa40, L_0x7fb83d0bf2a0;
L_0x56288d3ffbd0 .concat [ 32 2 0 0], L_0x56288d3ffae0, L_0x7fb83d0bf258;
L_0x56288d3ffd10 .part L_0x56288d3ffbd0, 0, 32;
L_0x56288d3ffe00 .array/port v0x56288d3e3390, L_0x56288d3ffd10;
L_0x56288d3ffef0 .functor MUXZ 32, L_0x7fb83d0bf2e8, L_0x56288d3ffe00, v0x56288d3ea180_0, C4<>;
S_0x56288d3e38a0 .scope module, "evict_all" "Evict_ALL" 3 269, 3 364 0, S_0x56288d39b4a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "reset"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "permanent_stall"
    .port_info 3 /INPUT 2 "current_counter"
    .port_info 4 /OUTPUT 2 "next_counter"
    .port_info 5 /OUTPUT 1 "is_halted"
v0x56288d3e3b10_0 .net "clk", 0 0, v0x56288d3eda20_0;  alias, 1 drivers
v0x56288d3e3bd0_0 .net "current_counter", 1 0, v0x56288d3ec7c0_0;  1 drivers
v0x56288d3e3c90_0 .var "is_halted", 0 0;
v0x56288d3e3d30_0 .var "next_counter", 1 0;
v0x56288d3e3e10_0 .net "permanent_stall", 0 0, v0x56288d3ed2c0_0;  1 drivers
v0x56288d3e3f20_0 .net "reset", 0 0, v0x56288d3edd10_0;  alias, 1 drivers
S_0x56288d3e40c0 .scope module, "fowarding_unit" "Fowarding_Unit" 3 345, 3 725 0, S_0x56288d39b4a0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "ID_EX_rs1"
    .port_info 1 /INPUT 5 "ID_EX_rs2"
    .port_info 2 /INPUT 5 "EX_MEM_rd"
    .port_info 3 /INPUT 1 "EX_MEM_reg_write"
    .port_info 4 /INPUT 5 "MEM_WB_rd"
    .port_info 5 /INPUT 1 "MEM_WB_reg_write"
    .port_info 6 /INPUT 5 "FAR_linking_rd"
    .port_info 7 /INPUT 1 "FAR_reg_write"
    .port_info 8 /OUTPUT 2 "Forwarding_rs1"
    .port_info 9 /OUTPUT 2 "Forwarding_rs2"
v0x56288d3e4400_0 .net "EX_MEM_rd", 4 0, v0x56288d3ea430_0;  1 drivers
v0x56288d3e4500_0 .net "EX_MEM_reg_write", 0 0, v0x56288d3ea520_0;  1 drivers
v0x56288d3e45c0_0 .net "FAR_linking_rd", 4 0, v0x56288d3ea680_0;  1 drivers
v0x56288d3e4680_0 .net "FAR_reg_write", 0 0, v0x56288d3ea7f0_0;  1 drivers
v0x56288d3e4740_0 .var "Forwarding_rs1", 1 0;
v0x56288d3e4850_0 .var "Forwarding_rs2", 1 0;
v0x56288d3e48f0_0 .net "ID_EX_rs1", 4 0, v0x56288d3eb380_0;  1 drivers
v0x56288d3e49b0_0 .net "ID_EX_rs2", 4 0, v0x56288d3eb530_0;  1 drivers
v0x56288d3e4a90_0 .net "MEM_WB_rd", 4 0, v0x56288d3ebba0_0;  1 drivers
v0x56288d3e4b70_0 .net "MEM_WB_reg_write", 0 0, v0x56288d3ebc90_0;  1 drivers
E_0x56288d3e2630/0 .event edge, v0x56288d3e48f0_0, v0x56288d3e4400_0, v0x56288d3e4500_0, v0x56288d3e4a90_0;
E_0x56288d3e2630/1 .event edge, v0x56288d3e4b70_0, v0x56288d3e45c0_0, v0x56288d3e4680_0, v0x56288d3e49b0_0;
E_0x56288d3e2630 .event/or E_0x56288d3e2630/0, E_0x56288d3e2630/1;
S_0x56288d3e4d70 .scope module, "halt_check" "Halt_Check" 3 259, 3 360 0, S_0x56288d39b4a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "is_ecall"
    .port_info 1 /INPUT 32 "X17"
    .port_info 2 /OUTPUT 1 "permanent_stall"
L_0x56288d3ff5d0 .functor AND 1, v0x56288d3eae90_0, L_0x56288d3ff4e0, C4<1>, C4<1>;
v0x56288d3e4f60_0 .net "X17", 31 0, v0x56288d3e9ee0_0;  alias, 1 drivers
L_0x7fb83d0bf180 .functor BUFT 1, C4<00000000000000000000000000001010>, C4<0>, C4<0>, C4<0>;
v0x56288d3e5040_0 .net/2u *"_s0", 31 0, L_0x7fb83d0bf180;  1 drivers
v0x56288d3e5120_0 .net *"_s10", 1 0, L_0x56288d3ff6e0;  1 drivers
v0x56288d3e5210_0 .net *"_s2", 0 0, L_0x56288d3ff4e0;  1 drivers
v0x56288d3e52d0_0 .net *"_s4", 0 0, L_0x56288d3ff5d0;  1 drivers
L_0x7fb83d0bf1c8 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x56288d3e5400_0 .net/2s *"_s6", 1 0, L_0x7fb83d0bf1c8;  1 drivers
L_0x7fb83d0bf210 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x56288d3e54e0_0 .net/2s *"_s8", 1 0, L_0x7fb83d0bf210;  1 drivers
v0x56288d3e55c0_0 .net "is_ecall", 0 0, v0x56288d3eae90_0;  1 drivers
v0x56288d3e5680_0 .net "permanent_stall", 0 0, L_0x56288d3ff870;  alias, 1 drivers
L_0x56288d3ff4e0 .cmp/eq 32, v0x56288d3e9ee0_0, L_0x7fb83d0bf180;
L_0x56288d3ff6e0 .functor MUXZ 2, L_0x7fb83d0bf210, L_0x7fb83d0bf1c8, L_0x56288d3ff5d0, C4<>;
L_0x56288d3ff870 .part L_0x56288d3ff6e0, 0, 1;
S_0x56288d3e5850 .scope module, "imem" "InstMemory" 3 121, 4 1 0, S_0x56288d39b4a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "reset"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 32 "addr"
    .port_info 3 /OUTPUT 32 "dout"
P_0x56288d3e59d0 .param/l "MEM_DEPTH" 0 4 1, +C4<00000000000000000000010000000000>;
L_0x56288d3ee540 .functor BUFZ 32, L_0x56288d3ee450, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7fb83d0bf018 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x56288d3e5b30_0 .net/2u *"_s0", 1 0, L_0x7fb83d0bf018;  1 drivers
v0x56288d3e5c10_0 .net *"_s12", 31 0, L_0x56288d3ee450;  1 drivers
v0x56288d3e5cf0_0 .net *"_s2", 31 0, L_0x56288d3ee120;  1 drivers
v0x56288d3e5de0_0 .net *"_s4", 29 0, L_0x56288d3edfc0;  1 drivers
L_0x7fb83d0bf060 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x56288d3e5ec0_0 .net *"_s6", 1 0, L_0x7fb83d0bf060;  1 drivers
v0x56288d3e5ff0_0 .net *"_s8", 33 0, L_0x56288d3ee1f0;  1 drivers
v0x56288d3e60d0_0 .net "addr", 31 0, v0x56288d3e77d0_0;  alias, 1 drivers
v0x56288d3e6190_0 .net "clk", 0 0, v0x56288d3eda20_0;  alias, 1 drivers
v0x56288d3e6280_0 .net "dout", 31 0, L_0x56288d3ee540;  alias, 1 drivers
v0x56288d3e6340_0 .var/i "i", 31 0;
v0x56288d3e6420_0 .net "imem_addr", 31 0, L_0x56288d3ee330;  1 drivers
v0x56288d3e6500 .array "mem", 1023 0, 31 0;
v0x56288d3e65c0_0 .net "reset", 0 0, v0x56288d3edd10_0;  alias, 1 drivers
L_0x56288d3edfc0 .part v0x56288d3e77d0_0, 2, 30;
L_0x56288d3ee120 .concat [ 30 2 0 0], L_0x56288d3edfc0, L_0x7fb83d0bf060;
L_0x56288d3ee1f0 .concat [ 32 2 0 0], L_0x56288d3ee120, L_0x7fb83d0bf018;
L_0x56288d3ee330 .part L_0x56288d3ee1f0, 0, 32;
L_0x56288d3ee450 .array/port v0x56288d3e6500, L_0x56288d3ee330;
S_0x56288d3e6770 .scope module, "imm_gen" "ImmediateGenerator" 3 185, 3 501 0, S_0x56288d39b4a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "part_of_inst"
    .port_info 1 /OUTPUT 32 "imm_gen_out"
v0x56288d3e69d0_0 .var "imm_gen_out", 31 0;
v0x56288d3e6ad0_0 .var "imm_gen_out1", 31 0;
v0x56288d3e6bb0_0 .var "opcode", 6 0;
v0x56288d3e6c70_0 .net "part_of_inst", 31 0, v0x56288d3eb6c0_0;  1 drivers
E_0x56288d3e6950 .event edge, v0x56288d3e6c70_0, v0x56288d3e6bb0_0, v0x56288d3e6ad0_0;
S_0x56288d3e6db0 .scope module, "imm_or_reg_data" "MUX_2_1" 3 225, 3 378 0, S_0x56288d39b4a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "if_switch_off"
    .port_info 1 /INPUT 32 "if_switch_on"
    .port_info 2 /INPUT 1 "switch"
    .port_info 3 /OUTPUT 32 "result"
v0x56288d3e6fd0_0 .net "if_switch_off", 31 0, v0x56288d3dd560_0;  alias, 1 drivers
v0x56288d3e70c0_0 .net "if_switch_on", 31 0, v0x56288d3eada0_0;  alias, 1 drivers
v0x56288d3e7190_0 .net "result", 31 0, L_0x56288d3ff440;  alias, 1 drivers
v0x56288d3e7290_0 .net "switch", 0 0, v0x56288d3eabf0_0;  1 drivers
L_0x56288d3ff440 .functor MUXZ 32, v0x56288d3dd560_0, v0x56288d3eada0_0, v0x56288d3eabf0_0, C4<>;
S_0x56288d3e73c0 .scope module, "pc" "PC" 3 113, 3 489 0, S_0x56288d39b4a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "reset"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 32 "next_pc"
    .port_info 3 /OUTPUT 32 "current_pc"
v0x56288d3e7710_0 .net "clk", 0 0, v0x56288d3eda20_0;  alias, 1 drivers
v0x56288d3e77d0_0 .var "current_pc", 31 0;
v0x56288d3e78e0_0 .net "next_pc", 31 0, L_0x56288d3edee0;  alias, 1 drivers
v0x56288d3e79a0_0 .net "reset", 0 0, v0x56288d3edd10_0;  alias, 1 drivers
S_0x56288d3e7af0 .scope module, "pc_mux" "MUX_2_1" 3 104, 3 378 0, S_0x56288d39b4a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "if_switch_off"
    .port_info 1 /INPUT 32 "if_switch_on"
    .port_info 2 /INPUT 1 "switch"
    .port_info 3 /OUTPUT 32 "result"
v0x56288d3e7d30_0 .net "if_switch_off", 31 0, v0x56288d3e0cb0_0;  alias, 1 drivers
v0x56288d3e7e40_0 .net "if_switch_on", 31 0, v0x56288d3df660_0;  alias, 1 drivers
v0x56288d3e7f30_0 .net "result", 31 0, L_0x56288d3edee0;  alias, 1 drivers
v0x56288d3e8000_0 .net "switch", 0 0, v0x56288d3df500_0;  alias, 1 drivers
L_0x56288d3edee0 .functor MUXZ 32, v0x56288d3e0cb0_0, v0x56288d3df660_0, v0x56288d3df500_0, C4<>;
S_0x56288d3e8150 .scope module, "reg_file" "RegisterFile" 3 147, 5 1 0, S_0x56288d39b4a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "reset"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 5 "rs1"
    .port_info 3 /INPUT 5 "rs2"
    .port_info 4 /INPUT 5 "rd"
    .port_info 5 /INPUT 32 "rd_din"
    .port_info 6 /INPUT 1 "write_enable"
    .port_info 7 /OUTPUT 32 "rs1_dout"
    .port_info 8 /OUTPUT 32 "rs2_dout"
L_0x56288d3fec90 .functor BUFZ 32, L_0x56288d3fea70, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x56288d3ff000 .functor BUFZ 32, L_0x56288d3feda0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x56288d3e8450_0 .net *"_s0", 31 0, L_0x56288d3fea70;  1 drivers
v0x56288d3e8550_0 .net *"_s10", 6 0, L_0x56288d3fee40;  1 drivers
L_0x7fb83d0bf138 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x56288d3e8630_0 .net *"_s13", 1 0, L_0x7fb83d0bf138;  1 drivers
v0x56288d3e86f0_0 .net *"_s2", 6 0, L_0x56288d3feb10;  1 drivers
L_0x7fb83d0bf0f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x56288d3e87d0_0 .net *"_s5", 1 0, L_0x7fb83d0bf0f0;  1 drivers
v0x56288d3e8900_0 .net *"_s8", 31 0, L_0x56288d3feda0;  1 drivers
v0x56288d3e89e0_0 .net "clk", 0 0, v0x56288d3eda20_0;  alias, 1 drivers
v0x56288d3e8a80_0 .var/i "i", 31 0;
v0x56288d3e8b60_0 .net "rd", 4 0, v0x56288d3ebba0_0;  alias, 1 drivers
v0x56288d3e8cb0_0 .net "rd_din", 31 0, L_0x56288d400110;  alias, 1 drivers
v0x56288d3e8d50_0 .net "reset", 0 0, v0x56288d3edd10_0;  alias, 1 drivers
v0x56288d3e8df0 .array "rf", 31 0, 31 0;
v0x56288d3e8eb0_0 .net "rs1", 4 0, L_0x56288d3fe980;  alias, 1 drivers
v0x56288d3e8f90_0 .net "rs1_dout", 31 0, L_0x56288d3fec90;  alias, 1 drivers
v0x56288d3e9070_0 .net "rs2", 4 0, L_0x56288d3ff110;  1 drivers
v0x56288d3e9150_0 .net "rs2_dout", 31 0, L_0x56288d3ff000;  alias, 1 drivers
v0x56288d3e9230_0 .net "write_enable", 0 0, v0x56288d3ebc90_0;  alias, 1 drivers
L_0x56288d3fea70 .array/port v0x56288d3e8df0, L_0x56288d3feb10;
L_0x56288d3feb10 .concat [ 5 2 0 0], L_0x56288d3fe980, L_0x7fb83d0bf0f0;
L_0x56288d3feda0 .array/port v0x56288d3e8df0, L_0x56288d3fee40;
L_0x56288d3fee40 .concat [ 5 2 0 0], L_0x56288d3ff110, L_0x7fb83d0bf138;
S_0x56288d3e9510 .scope module, "stall" "STALL" 3 173, 3 401 0, S_0x56288d39b4a0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "ID_rs1"
    .port_info 1 /INPUT 5 "ID_rs2"
    .port_info 2 /INPUT 5 "ID_EX_rd"
    .port_info 3 /INPUT 1 "ID_EX_mem_read"
    .port_info 4 /INPUT 1 "EX_MEM_is_branch"
    .port_info 5 /INPUT 1 "MEM_WB_is_branch"
    .port_info 6 /INPUT 1 "permanent_stall"
    .port_info 7 /OUTPUT 1 "is_stall"
v0x56288d3e9730_0 .net "EX_MEM_is_branch", 0 0, v0x56288d3df500_0;  alias, 1 drivers
v0x56288d3e97f0_0 .net "ID_EX_mem_read", 0 0, v0x56288d3eaf30_0;  1 drivers
v0x56288d3e98b0_0 .net "ID_EX_rd", 4 0, v0x56288d3eb220_0;  1 drivers
v0x56288d3e99a0_0 .net "ID_rs1", 4 0, L_0x56288d3fe980;  alias, 1 drivers
v0x56288d3e9a90_0 .net "ID_rs2", 4 0, L_0x56288d3ff360;  1 drivers
v0x56288d3e9ba0_0 .net "MEM_WB_is_branch", 0 0, v0x56288d3eb860_0;  1 drivers
v0x56288d3e9c60_0 .var "is_stall", 0 0;
v0x56288d3e9d00_0 .net "permanent_stall", 0 0, v0x56288d3ed2c0_0;  alias, 1 drivers
E_0x56288d3e9690/0 .event edge, v0x56288d3e8eb0_0, v0x56288d3e98b0_0, v0x56288d3e97f0_0, v0x56288d3e9a90_0;
E_0x56288d3e9690/1 .event edge, v0x56288d3df500_0, v0x56288d3e9ba0_0, v0x56288d3e3e10_0;
E_0x56288d3e9690 .event/or E_0x56288d3e9690/0, E_0x56288d3e9690/1;
    .scope S_0x56288d3df940;
T_0 ;
    %wait E_0x56288d3dfb90;
    %load/vec4 v0x56288d3e0e00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x56288d3e0cb0_0, 0, 32;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x56288d3e0b20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0x56288d3e0870_0;
    %store/vec4 v0x56288d3e0cb0_0, 0, 32;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0x56288d3e0870_0;
    %parti/s 5, 2, 3;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x56288d3dfdf0, 4;
    %parti/s 2, 0, 2;
    %pushi/vec4 1, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x56288d3e0870_0;
    %parti/s 5, 2, 3;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x56288d3e03c0, 4;
    %load/vec4 v0x56288d3e0870_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v0x56288d3e0870_0;
    %parti/s 5, 2, 3;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x56288d3dfdf0, 4;
    %parti/s 30, 2, 3;
    %concati/vec4 0, 0, 2;
    %store/vec4 v0x56288d3e0cb0_0, 0, 32;
    %jmp T_0.5;
T_0.4 ;
    %load/vec4 v0x56288d3e0870_0;
    %addi 4, 0, 32;
    %store/vec4 v0x56288d3e0cb0_0, 0, 32;
T_0.5 ;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x56288d3df940;
T_1 ;
    %wait E_0x56288d3dfb00;
    %load/vec4 v0x56288d3e0e00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x56288d3e0950_0, 0, 32;
T_1.2 ;
    %load/vec4 v0x56288d3e0950_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_1.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x56288d3e0950_0;
    %store/vec4a v0x56288d3dfdf0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x56288d3e0950_0;
    %store/vec4a v0x56288d3e03c0, 4, 0;
    %load/vec4 v0x56288d3e0950_0;
    %addi 1, 0, 32;
    %store/vec4 v0x56288d3e0950_0, 0, 32;
    %jmp T_1.2;
T_1.3 ;
T_1.0 ;
    %load/vec4 v0x56288d3e0a80_0;
    %load/vec4 v0x56288d3e0bc0_0;
    %load/vec4 v0x56288d3e02d0_0;
    %addi 4, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %load/vec4 v0x56288d3e0bc0_0;
    %parti/s 30, 2, 3;
    %concati/vec4 1, 0, 2;
    %load/vec4 v0x56288d3e02d0_0;
    %parti/s 5, 2, 3;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v0x56288d3dfdf0, 4, 0;
    %load/vec4 v0x56288d3e02d0_0;
    %load/vec4 v0x56288d3e02d0_0;
    %parti/s 5, 2, 3;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v0x56288d3e03c0, 4, 0;
T_1.4 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x56288d3e73c0;
T_2 ;
    %wait E_0x56288d3e2720;
    %load/vec4 v0x56288d3e79a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x56288d3e77d0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x56288d3e78e0_0;
    %assign/vec4 v0x56288d3e77d0_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x56288d3e5850;
T_3 ;
    %wait E_0x56288d3e2720;
    %load/vec4 v0x56288d3e65c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x56288d3e6340_0, 0, 32;
T_3.2 ;
    %load/vec4 v0x56288d3e6340_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_3.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x56288d3e6340_0;
    %store/vec4a v0x56288d3e6500, 4, 0;
    %load/vec4 v0x56288d3e6340_0;
    %addi 1, 0, 32;
    %store/vec4 v0x56288d3e6340_0, 0, 32;
    %jmp T_3.2;
T_3.3 ;
    %vpi_call/w 4 21 "$readmemh", "./scoring_tb/recursive_mem.txt", v0x56288d3e6500 {0 0 0};
T_3.0 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x56288d3e8150;
T_4 ;
    %wait E_0x56288d3e2720;
    %load/vec4 v0x56288d3e9230_0;
    %load/vec4 v0x56288d3e8b60_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v0x56288d3e8cb0_0;
    %load/vec4 v0x56288d3e8b60_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56288d3e8df0, 0, 4;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x56288d3e8150;
T_5 ;
    %wait E_0x56288d3e2720;
    %load/vec4 v0x56288d3e8d50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x56288d3e8a80_0, 0, 32;
T_5.2 ;
    %load/vec4 v0x56288d3e8a80_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_5.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x56288d3e8a80_0;
    %store/vec4a v0x56288d3e8df0, 4, 0;
    %load/vec4 v0x56288d3e8a80_0;
    %addi 1, 0, 32;
    %store/vec4 v0x56288d3e8a80_0, 0, 32;
    %jmp T_5.2;
T_5.3 ;
    %pushi/vec4 12284, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56288d3e8df0, 4, 0;
T_5.0 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x56288d3e15c0;
T_6 ;
    %wait E_0x56288d3dfac0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56288d3e1b70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56288d3e1c10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56288d3e1a00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56288d3e1cd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56288d3e1e50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56288d3e1d90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56288d3e1940_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56288d3e2140_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56288d3e2080_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56288d3e1aa0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56288d3e1860_0, 0, 1;
    %load/vec4 v0x56288d3e1fa0_0;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 115, 0, 7;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %jmp T_6.8;
T_6.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56288d3e2140_0, 0, 1;
    %jmp T_6.8;
T_6.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56288d3e2140_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56288d3e1940_0, 0, 1;
    %jmp T_6.8;
T_6.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56288d3e1d90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56288d3e1cd0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56288d3e1940_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56288d3e2140_0, 0, 1;
    %jmp T_6.8;
T_6.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56288d3e1e50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56288d3e1940_0, 0, 1;
    %jmp T_6.8;
T_6.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56288d3e1b70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56288d3e2080_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56288d3e2140_0, 0, 1;
    %jmp T_6.8;
T_6.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56288d3e1c10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56288d3e1940_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56288d3e2080_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56288d3e2140_0, 0, 1;
    %jmp T_6.8;
T_6.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56288d3e1a00_0, 0, 1;
    %jmp T_6.8;
T_6.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56288d3e1aa0_0, 0, 1;
    %jmp T_6.8;
T_6.8 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x56288d3e9510;
T_7 ;
    %wait E_0x56288d3e9690;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56288d3e9c60_0, 0, 1;
    %load/vec4 v0x56288d3e99a0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %load/vec4 v0x56288d3e99a0_0;
    %load/vec4 v0x56288d3e98b0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x56288d3e97f0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56288d3e9c60_0, 0, 1;
T_7.0 ;
    %load/vec4 v0x56288d3e9a90_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %load/vec4 v0x56288d3e9a90_0;
    %load/vec4 v0x56288d3e98b0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x56288d3e97f0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56288d3e9c60_0, 0, 1;
T_7.2 ;
    %load/vec4 v0x56288d3e9730_0;
    %flag_set/vec4 8;
    %load/vec4 v0x56288d3e9ba0_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_7.4, 9;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56288d3e9c60_0, 0, 1;
T_7.4 ;
    %load/vec4 v0x56288d3e9d00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.6, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56288d3e9c60_0, 0, 1;
T_7.6 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x56288d3e6770;
T_8 ;
    %wait E_0x56288d3e6950;
    %load/vec4 v0x56288d3e6c70_0;
    %parti/s 7, 0, 2;
    %store/vec4 v0x56288d3e6bb0_0, 0, 7;
    %load/vec4 v0x56288d3e6bb0_0;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_8.4, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %jmp T_8.6;
T_8.0 ;
    %load/vec4 v0x56288d3e6c70_0;
    %parti/s 12, 20, 6;
    %pad/u 32;
    %store/vec4 v0x56288d3e6ad0_0, 0, 32;
    %jmp T_8.6;
T_8.1 ;
    %load/vec4 v0x56288d3e6c70_0;
    %parti/s 12, 20, 6;
    %pad/u 32;
    %store/vec4 v0x56288d3e6ad0_0, 0, 32;
    %jmp T_8.6;
T_8.2 ;
    %load/vec4 v0x56288d3e6c70_0;
    %parti/s 7, 25, 6;
    %load/vec4 v0x56288d3e6c70_0;
    %parti/s 5, 7, 4;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %store/vec4 v0x56288d3e6ad0_0, 0, 32;
    %jmp T_8.6;
T_8.3 ;
    %load/vec4 v0x56288d3e6c70_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0x56288d3e6c70_0;
    %parti/s 8, 12, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x56288d3e6c70_0;
    %parti/s 1, 20, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x56288d3e6c70_0;
    %parti/s 10, 21, 6;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x56288d3e6ad0_0, 0, 32;
    %jmp T_8.6;
T_8.4 ;
    %load/vec4 v0x56288d3e6c70_0;
    %parti/s 12, 20, 6;
    %pad/u 32;
    %store/vec4 v0x56288d3e6ad0_0, 0, 32;
    %jmp T_8.6;
T_8.5 ;
    %load/vec4 v0x56288d3e6c70_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0x56288d3e6c70_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x56288d3e6c70_0;
    %parti/s 6, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x56288d3e6c70_0;
    %parti/s 4, 8, 5;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x56288d3e6ad0_0, 0, 32;
    %jmp T_8.6;
T_8.6 ;
    %pop/vec4 1;
    %load/vec4 v0x56288d3e6bb0_0;
    %cmpi/e 111, 0, 7;
    %jmp/0xz  T_8.7, 4;
    %load/vec4 v0x56288d3e6c70_0;
    %parti/s 1, 31, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.9, 8;
    %pushi/vec4 4292870144, 0, 32;
    %load/vec4 v0x56288d3e6ad0_0;
    %or;
    %store/vec4 v0x56288d3e69d0_0, 0, 32;
    %jmp T_8.10;
T_8.9 ;
    %load/vec4 v0x56288d3e6ad0_0;
    %store/vec4 v0x56288d3e69d0_0, 0, 32;
T_8.10 ;
    %jmp T_8.8;
T_8.7 ;
    %load/vec4 v0x56288d3e6bb0_0;
    %cmpi/e 99, 0, 7;
    %jmp/0xz  T_8.11, 4;
    %load/vec4 v0x56288d3e6c70_0;
    %parti/s 1, 31, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.13, 8;
    %pushi/vec4 4294959104, 0, 32;
    %load/vec4 v0x56288d3e6ad0_0;
    %or;
    %store/vec4 v0x56288d3e69d0_0, 0, 32;
    %jmp T_8.14;
T_8.13 ;
    %load/vec4 v0x56288d3e6ad0_0;
    %store/vec4 v0x56288d3e69d0_0, 0, 32;
T_8.14 ;
    %jmp T_8.12;
T_8.11 ;
    %load/vec4 v0x56288d3e6c70_0;
    %parti/s 1, 31, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.15, 8;
    %pushi/vec4 4294963200, 0, 32;
    %load/vec4 v0x56288d3e6ad0_0;
    %or;
    %store/vec4 v0x56288d3e69d0_0, 0, 32;
    %jmp T_8.16;
T_8.15 ;
    %load/vec4 v0x56288d3e6ad0_0;
    %store/vec4 v0x56288d3e69d0_0, 0, 32;
T_8.16 ;
T_8.12 ;
T_8.8 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x56288d3de7d0;
T_9 ;
    %wait E_0x56288d3dea00;
    %load/vec4 v0x56288d3deb60_0;
    %parti/s 7, 25, 6;
    %load/vec4 v0x56288d3deb60_0;
    %parti/s 3, 12, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x56288d3deb60_0;
    %parti/s 7, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %pad/u 32;
    %store/vec4 v0x56288d3dea80_0, 0, 32;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x56288d36dda0;
T_10 ;
    %wait E_0x56288d370fb0;
    %load/vec4 v0x56288d39b340_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_10.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_10.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_10.3, 6;
    %jmp T_10.4;
T_10.0 ;
    %load/vec4 v0x56288d397360_0;
    %store/vec4 v0x56288d39b0b0_0, 0, 32;
    %jmp T_10.4;
T_10.1 ;
    %load/vec4 v0x56288d399eb0_0;
    %store/vec4 v0x56288d39b0b0_0, 0, 32;
    %jmp T_10.4;
T_10.2 ;
    %load/vec4 v0x56288d3b1a40_0;
    %store/vec4 v0x56288d39b0b0_0, 0, 32;
    %jmp T_10.4;
T_10.3 ;
    %load/vec4 v0x56288d3b7490_0;
    %store/vec4 v0x56288d39b0b0_0, 0, 32;
    %jmp T_10.4;
T_10.4 ;
    %pop/vec4 1;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x56288d3dceb0;
T_11 ;
    %wait E_0x56288d3c5b80;
    %load/vec4 v0x56288d3dd470_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_11.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_11.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_11.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_11.3, 6;
    %jmp T_11.4;
T_11.0 ;
    %load/vec4 v0x56288d3dd170_0;
    %store/vec4 v0x56288d3dd560_0, 0, 32;
    %jmp T_11.4;
T_11.1 ;
    %load/vec4 v0x56288d3dd270_0;
    %store/vec4 v0x56288d3dd560_0, 0, 32;
    %jmp T_11.4;
T_11.2 ;
    %load/vec4 v0x56288d3dd330_0;
    %store/vec4 v0x56288d3dd560_0, 0, 32;
    %jmp T_11.4;
T_11.3 ;
    %load/vec4 v0x56288d3dd3d0_0;
    %store/vec4 v0x56288d3dd560_0, 0, 32;
    %jmp T_11.4;
T_11.4 ;
    %pop/vec4 1;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x56288d3ddd00;
T_12 ;
    %wait E_0x56288d371590;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x56288d3de280_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56288d3ddf30_0, 0, 1;
    %load/vec4 v0x56288d3de1a0_0;
    %parti/s 2, 0, 2;
    %store/vec4 v0x56288d3de3b0_0, 0, 2;
    %load/vec4 v0x56288d3de1a0_0;
    %parti/s 7, 2, 3;
    %store/vec4 v0x56288d3de650_0, 0, 7;
    %load/vec4 v0x56288d3de1a0_0;
    %parti/s 3, 9, 5;
    %store/vec4 v0x56288d3de490_0, 0, 3;
    %load/vec4 v0x56288d3de1a0_0;
    %parti/s 7, 12, 5;
    %store/vec4 v0x56288d3de570_0, 0, 7;
    %load/vec4 v0x56288d3de650_0;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_12.0, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_12.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_12.2, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_12.3, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_12.4, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_12.5, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_12.6, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56288d3ddf30_0, 0, 1;
    %jmp T_12.8;
T_12.0 ;
    %load/vec4 v0x56288d3de570_0;
    %cmpi/e 0, 0, 7;
    %jmp/0xz  T_12.9, 4;
    %load/vec4 v0x56288d3de490_0;
    %cmpi/e 0, 0, 3;
    %jmp/0xz  T_12.11, 4;
    %load/vec4 v0x56288d3de010_0;
    %load/vec4 v0x56288d3de0d0_0;
    %add;
    %store/vec4 v0x56288d3de280_0, 0, 32;
    %jmp T_12.12;
T_12.11 ;
    %load/vec4 v0x56288d3de490_0;
    %cmpi/e 7, 0, 3;
    %jmp/0xz  T_12.13, 4;
    %load/vec4 v0x56288d3de010_0;
    %load/vec4 v0x56288d3de0d0_0;
    %and;
    %store/vec4 v0x56288d3de280_0, 0, 32;
    %jmp T_12.14;
T_12.13 ;
    %load/vec4 v0x56288d3de490_0;
    %cmpi/e 6, 0, 3;
    %jmp/0xz  T_12.15, 4;
    %load/vec4 v0x56288d3de010_0;
    %load/vec4 v0x56288d3de0d0_0;
    %or;
    %store/vec4 v0x56288d3de280_0, 0, 32;
    %jmp T_12.16;
T_12.15 ;
    %load/vec4 v0x56288d3de490_0;
    %cmpi/e 4, 0, 3;
    %jmp/0xz  T_12.17, 4;
    %load/vec4 v0x56288d3de010_0;
    %load/vec4 v0x56288d3de0d0_0;
    %xor;
    %store/vec4 v0x56288d3de280_0, 0, 32;
    %jmp T_12.18;
T_12.17 ;
    %load/vec4 v0x56288d3de490_0;
    %cmpi/e 1, 0, 3;
    %jmp/0xz  T_12.19, 4;
    %load/vec4 v0x56288d3de010_0;
    %load/vec4 v0x56288d3de0d0_0;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x56288d3de280_0, 0, 32;
    %jmp T_12.20;
T_12.19 ;
    %load/vec4 v0x56288d3de490_0;
    %cmpi/e 5, 0, 3;
    %jmp/0xz  T_12.21, 4;
    %load/vec4 v0x56288d3de010_0;
    %load/vec4 v0x56288d3de0d0_0;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x56288d3de280_0, 0, 32;
    %jmp T_12.22;
T_12.21 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x56288d3de280_0, 0, 32;
T_12.22 ;
T_12.20 ;
T_12.18 ;
T_12.16 ;
T_12.14 ;
T_12.12 ;
    %jmp T_12.10;
T_12.9 ;
    %load/vec4 v0x56288d3de570_0;
    %pushi/vec4 32, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x56288d3de490_0;
    %pushi/vec4 0, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.23, 8;
    %load/vec4 v0x56288d3de010_0;
    %load/vec4 v0x56288d3de0d0_0;
    %sub;
    %store/vec4 v0x56288d3de280_0, 0, 32;
    %jmp T_12.24;
T_12.23 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x56288d3de280_0, 0, 32;
T_12.24 ;
T_12.10 ;
    %jmp T_12.8;
T_12.1 ;
    %load/vec4 v0x56288d3de490_0;
    %cmpi/e 0, 0, 3;
    %jmp/0xz  T_12.25, 4;
    %load/vec4 v0x56288d3de010_0;
    %load/vec4 v0x56288d3de0d0_0;
    %add;
    %store/vec4 v0x56288d3de280_0, 0, 32;
    %jmp T_12.26;
T_12.25 ;
    %load/vec4 v0x56288d3de490_0;
    %cmpi/e 7, 0, 3;
    %jmp/0xz  T_12.27, 4;
    %load/vec4 v0x56288d3de010_0;
    %load/vec4 v0x56288d3de0d0_0;
    %and;
    %store/vec4 v0x56288d3de280_0, 0, 32;
    %jmp T_12.28;
T_12.27 ;
    %load/vec4 v0x56288d3de490_0;
    %cmpi/e 6, 0, 3;
    %jmp/0xz  T_12.29, 4;
    %load/vec4 v0x56288d3de010_0;
    %load/vec4 v0x56288d3de0d0_0;
    %or;
    %store/vec4 v0x56288d3de280_0, 0, 32;
    %jmp T_12.30;
T_12.29 ;
    %load/vec4 v0x56288d3de490_0;
    %cmpi/e 4, 0, 3;
    %jmp/0xz  T_12.31, 4;
    %load/vec4 v0x56288d3de010_0;
    %load/vec4 v0x56288d3de0d0_0;
    %xor;
    %store/vec4 v0x56288d3de280_0, 0, 32;
    %jmp T_12.32;
T_12.31 ;
    %load/vec4 v0x56288d3de490_0;
    %cmpi/e 1, 0, 3;
    %jmp/0xz  T_12.33, 4;
    %load/vec4 v0x56288d3de010_0;
    %load/vec4 v0x56288d3de0d0_0;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x56288d3de280_0, 0, 32;
    %jmp T_12.34;
T_12.33 ;
    %load/vec4 v0x56288d3de490_0;
    %cmpi/e 5, 0, 3;
    %jmp/0xz  T_12.35, 4;
    %load/vec4 v0x56288d3de010_0;
    %load/vec4 v0x56288d3de0d0_0;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x56288d3de280_0, 0, 32;
    %jmp T_12.36;
T_12.35 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x56288d3de280_0, 0, 32;
T_12.36 ;
T_12.34 ;
T_12.32 ;
T_12.30 ;
T_12.28 ;
T_12.26 ;
    %jmp T_12.8;
T_12.2 ;
    %load/vec4 v0x56288d3de490_0;
    %cmpi/e 2, 0, 3;
    %jmp/0xz  T_12.37, 4;
    %load/vec4 v0x56288d3de010_0;
    %load/vec4 v0x56288d3de0d0_0;
    %add;
    %store/vec4 v0x56288d3de280_0, 0, 32;
    %jmp T_12.38;
T_12.37 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x56288d3de280_0, 0, 32;
T_12.38 ;
    %jmp T_12.8;
T_12.3 ;
    %load/vec4 v0x56288d3de490_0;
    %cmpi/e 2, 0, 3;
    %jmp/0xz  T_12.39, 4;
    %load/vec4 v0x56288d3de010_0;
    %load/vec4 v0x56288d3de0d0_0;
    %add;
    %store/vec4 v0x56288d3de280_0, 0, 32;
    %jmp T_12.40;
T_12.39 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x56288d3de280_0, 0, 32;
T_12.40 ;
    %jmp T_12.8;
T_12.4 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x56288d3de280_0, 0, 32;
    %jmp T_12.8;
T_12.5 ;
    %load/vec4 v0x56288d3de490_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_12.41, 4;
    %load/vec4 v0x56288d3de010_0;
    %load/vec4 v0x56288d3de0d0_0;
    %add;
    %store/vec4 v0x56288d3de280_0, 0, 32;
    %jmp T_12.42;
T_12.41 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x56288d3de280_0, 0, 32;
T_12.42 ;
    %jmp T_12.8;
T_12.6 ;
    %load/vec4 v0x56288d3de490_0;
    %cmpi/e 0, 0, 3;
    %jmp/0xz  T_12.43, 4;
    %load/vec4 v0x56288d3de010_0;
    %load/vec4 v0x56288d3de0d0_0;
    %cmp/e;
    %jmp/0xz  T_12.45, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56288d3ddf30_0, 0, 1;
    %jmp T_12.46;
T_12.45 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56288d3ddf30_0, 0, 1;
T_12.46 ;
    %jmp T_12.44;
T_12.43 ;
    %load/vec4 v0x56288d3de490_0;
    %cmpi/e 1, 0, 3;
    %jmp/0xz  T_12.47, 4;
    %load/vec4 v0x56288d3de010_0;
    %load/vec4 v0x56288d3de0d0_0;
    %cmp/e;
    %jmp/0xz  T_12.49, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56288d3ddf30_0, 0, 1;
    %jmp T_12.50;
T_12.49 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56288d3ddf30_0, 0, 1;
T_12.50 ;
    %jmp T_12.48;
T_12.47 ;
    %load/vec4 v0x56288d3de490_0;
    %cmpi/e 4, 0, 3;
    %jmp/0xz  T_12.51, 4;
    %load/vec4 v0x56288d3de010_0;
    %load/vec4 v0x56288d3de0d0_0;
    %cmp/s;
    %jmp/0xz  T_12.53, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56288d3ddf30_0, 0, 1;
    %jmp T_12.54;
T_12.53 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56288d3ddf30_0, 0, 1;
T_12.54 ;
    %jmp T_12.52;
T_12.51 ;
    %load/vec4 v0x56288d3de490_0;
    %cmpi/e 5, 0, 3;
    %jmp/0xz  T_12.55, 4;
    %load/vec4 v0x56288d3de0d0_0;
    %load/vec4 v0x56288d3de010_0;
    %cmp/s;
    %flag_or 5, 4;
    %jmp/0xz  T_12.57, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56288d3ddf30_0, 0, 1;
    %jmp T_12.58;
T_12.57 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56288d3ddf30_0, 0, 1;
T_12.58 ;
    %jmp T_12.56;
T_12.55 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56288d3ddf30_0, 0, 1;
T_12.56 ;
T_12.52 ;
T_12.48 ;
T_12.44 ;
    %jmp T_12.8;
T_12.8 ;
    %pop/vec4 1;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x56288d3e38a0;
T_13 ;
    %wait E_0x56288d3e2720;
    %load/vec4 v0x56288d3e3f20_0;
    %flag_set/vec4 8;
    %load/vec4 v0x56288d3e3e10_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x56288d3e3bd0_0;
    %pushi/vec4 0, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_13.0, 9;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x56288d3e3d30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56288d3e3c90_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x56288d3e3bd0_0;
    %cmpi/u 1, 0, 2;
    %jmp/0xz  T_13.2, 5;
    %load/vec4 v0x56288d3e3bd0_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x56288d3e3d30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56288d3e3c90_0, 0;
    %jmp T_13.3;
T_13.2 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x56288d3e3d30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56288d3e3c90_0, 0;
T_13.3 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x56288d3dec80;
T_14 ;
    %wait E_0x56288d3def50;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56288d3df5a0_0, 0, 1;
    %load/vec4 v0x56288d3df740_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56288d3df500_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x56288d3df660_0, 0, 32;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x56288d3defd0_0;
    %parti/s 7, 0, 2;
    %cmpi/e 111, 0, 7;
    %jmp/0xz  T_14.2, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56288d3df5a0_0, 0, 1;
    %load/vec4 v0x56288d3df350_0;
    %load/vec4 v0x56288d3df170_0;
    %load/vec4 v0x56288d3df0b0_0;
    %add;
    %cmp/ne;
    %jmp/0xz  T_14.4, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56288d3df500_0, 0, 1;
    %load/vec4 v0x56288d3df170_0;
    %load/vec4 v0x56288d3df0b0_0;
    %add;
    %store/vec4 v0x56288d3df660_0, 0, 32;
    %jmp T_14.5;
T_14.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56288d3df500_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x56288d3df660_0, 0, 32;
T_14.5 ;
    %jmp T_14.3;
T_14.2 ;
    %load/vec4 v0x56288d3defd0_0;
    %parti/s 7, 0, 2;
    %cmpi/e 103, 0, 7;
    %jmp/0xz  T_14.6, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56288d3df5a0_0, 0, 1;
    %load/vec4 v0x56288d3df350_0;
    %load/vec4 v0x56288d3df260_0;
    %load/vec4 v0x56288d3df0b0_0;
    %add;
    %cmp/ne;
    %jmp/0xz  T_14.8, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56288d3df500_0, 0, 1;
    %load/vec4 v0x56288d3df260_0;
    %load/vec4 v0x56288d3df0b0_0;
    %add;
    %store/vec4 v0x56288d3df660_0, 0, 32;
    %jmp T_14.9;
T_14.8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56288d3df500_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x56288d3df660_0, 0, 32;
T_14.9 ;
    %jmp T_14.7;
T_14.6 ;
    %load/vec4 v0x56288d3defd0_0;
    %parti/s 7, 0, 2;
    %pushi/vec4 99, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x56288d3df460_0;
    %and;
    %load/vec4 v0x56288d3df350_0;
    %load/vec4 v0x56288d3df170_0;
    %load/vec4 v0x56288d3df0b0_0;
    %add;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.10, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56288d3df500_0, 0, 1;
    %load/vec4 v0x56288d3df170_0;
    %load/vec4 v0x56288d3df0b0_0;
    %add;
    %store/vec4 v0x56288d3df660_0, 0, 32;
    %jmp T_14.11;
T_14.10 ;
    %load/vec4 v0x56288d3defd0_0;
    %parti/s 7, 0, 2;
    %pushi/vec4 99, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x56288d3df460_0;
    %nor/r;
    %and;
    %load/vec4 v0x56288d3df350_0;
    %load/vec4 v0x56288d3df170_0;
    %addi 4, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.12, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56288d3df500_0, 0, 1;
    %load/vec4 v0x56288d3df170_0;
    %addi 4, 0, 32;
    %store/vec4 v0x56288d3df660_0, 0, 32;
    %jmp T_14.13;
T_14.12 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56288d3df500_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x56288d3df660_0, 0, 32;
T_14.13 ;
T_14.11 ;
T_14.7 ;
T_14.3 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0x56288d3e2380;
T_15 ;
    %wait E_0x56288d3e2720;
    %load/vec4 v0x56288d3e3510_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %load/vec4 v0x56288d3e3010_0;
    %ix/getv 3, v0x56288d3e30f0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56288d3e3390, 0, 4;
T_15.0 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x56288d3e2380;
T_16 ;
    %wait E_0x56288d3e2720;
    %load/vec4 v0x56288d3e35d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x56288d3e32b0_0, 0, 32;
T_16.2 ;
    %load/vec4 v0x56288d3e32b0_0;
    %cmpi/s 16384, 0, 32;
    %jmp/0xz T_16.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x56288d3e32b0_0;
    %store/vec4a v0x56288d3e3390, 4, 0;
    %load/vec4 v0x56288d3e32b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x56288d3e32b0_0, 0, 32;
    %jmp T_16.2;
T_16.3 ;
T_16.0 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x56288d3e40c0;
T_17 ;
    %wait E_0x56288d3e2630;
    %load/vec4 v0x56288d3e48f0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %load/vec4 v0x56288d3e48f0_0;
    %load/vec4 v0x56288d3e4400_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x56288d3e4500_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x56288d3e4740_0, 0, 2;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0x56288d3e48f0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %load/vec4 v0x56288d3e48f0_0;
    %load/vec4 v0x56288d3e4a90_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x56288d3e4b70_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.2, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x56288d3e4740_0, 0, 2;
    %jmp T_17.3;
T_17.2 ;
    %load/vec4 v0x56288d3e48f0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %load/vec4 v0x56288d3e48f0_0;
    %load/vec4 v0x56288d3e45c0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x56288d3e4680_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.4, 8;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x56288d3e4740_0, 0, 2;
    %jmp T_17.5;
T_17.4 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x56288d3e4740_0, 0, 2;
T_17.5 ;
T_17.3 ;
T_17.1 ;
    %load/vec4 v0x56288d3e49b0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %load/vec4 v0x56288d3e49b0_0;
    %load/vec4 v0x56288d3e4400_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x56288d3e4500_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.6, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x56288d3e4850_0, 0, 2;
    %jmp T_17.7;
T_17.6 ;
    %load/vec4 v0x56288d3e49b0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %load/vec4 v0x56288d3e49b0_0;
    %load/vec4 v0x56288d3e4a90_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x56288d3e4b70_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.8, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x56288d3e4850_0, 0, 2;
    %jmp T_17.9;
T_17.8 ;
    %load/vec4 v0x56288d3e49b0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %load/vec4 v0x56288d3e49b0_0;
    %load/vec4 v0x56288d3e45c0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x56288d3e4680_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.10, 8;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x56288d3e4850_0, 0, 2;
    %jmp T_17.11;
T_17.10 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x56288d3e4850_0, 0, 2;
T_17.11 ;
T_17.9 ;
T_17.7 ;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_0x56288d39b4a0;
T_18 ;
    %wait E_0x56288d3e2720;
    %load/vec4 v0x56288d3ed780_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x56288d3eb6c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x56288d3eb790_0, 0;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0x56288d3eccc0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.2, 8;
    %load/vec4 v0x56288d3ec9a0_0;
    %assign/vec4 v0x56288d3eb6c0_0, 0;
    %load/vec4 v0x56288d3ec860_0;
    %assign/vec4 v0x56288d3eb790_0, 0;
    %vpi_call/w 3 135 "$display", "inst - %x", v0x56288d3ec9a0_0 {0 0 0};
T_18.2 ;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0x56288d39b4a0;
T_19 ;
    %wait E_0x56288d3e2720;
    %load/vec4 v0x56288d3ed780_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x56288d3ea680_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x56288d3ea750_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56288d3ea7f0_0, 0;
T_19.0 ;
    %load/vec4 v0x56288d3eccc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.2, 8;
    %load/vec4 v0x56288d3ea680_0;
    %assign/vec4 v0x56288d3ea680_0, 0;
    %load/vec4 v0x56288d3ea750_0;
    %assign/vec4 v0x56288d3ea750_0, 0;
    %load/vec4 v0x56288d3ea7f0_0;
    %assign/vec4 v0x56288d3ea7f0_0, 0;
T_19.2 ;
    %load/vec4 v0x56288d3ed780_0;
    %flag_set/vec4 8;
    %load/vec4 v0x56288d3eccc0_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %load/vec4 v0x56288d3ea0b0_0;
    %flag_set/vec4 8;
    %flag_or 8, 9;
    %jmp/0xz  T_19.4, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x56288d3eb440_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x56288d3eb5f0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x56288d3eb220_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56288d3eaf30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56288d3eafd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56288d3eb070_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56288d3eae90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56288d3eabf0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56288d3eab30_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x56288d3eaa20_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x56288d3eada0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56288d3eb2e0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x56288d3eb380_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x56288d3eb530_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x56288d3eb110_0, 0;
    %jmp T_19.5;
T_19.4 ;
    %load/vec4 v0x56288d3ed5e0_0;
    %assign/vec4 v0x56288d3eb440_0, 0;
    %load/vec4 v0x56288d3ed6b0_0;
    %assign/vec4 v0x56288d3eb5f0_0, 0;
    %load/vec4 v0x56288d3eb6c0_0;
    %parti/s 5, 7, 4;
    %assign/vec4 v0x56288d3eb220_0, 0;
    %load/vec4 v0x56288d3ece50_0;
    %assign/vec4 v0x56288d3eaf30_0, 0;
    %load/vec4 v0x56288d3ecef0_0;
    %assign/vec4 v0x56288d3eafd0_0, 0;
    %load/vec4 v0x56288d3ecf90_0;
    %assign/vec4 v0x56288d3eb070_0, 0;
    %load/vec4 v0x56288d3ecae0_0;
    %assign/vec4 v0x56288d3eae90_0, 0;
    %load/vec4 v0x56288d3ec680_0;
    %assign/vec4 v0x56288d3eabf0_0, 0;
    %load/vec4 v0x56288d3ec430_0;
    %assign/vec4 v0x56288d3eab30_0, 0;
    %load/vec4 v0x56288d3eb6c0_0;
    %assign/vec4 v0x56288d3eaa20_0, 0;
    %load/vec4 v0x56288d3ec900_0;
    %assign/vec4 v0x56288d3eada0_0, 0;
    %load/vec4 v0x56288d3ed950_0;
    %assign/vec4 v0x56288d3eb2e0_0, 0;
    %load/vec4 v0x56288d3ebd80_0;
    %assign/vec4 v0x56288d3eb380_0, 0;
    %load/vec4 v0x56288d3eb6c0_0;
    %parti/s 5, 20, 6;
    %assign/vec4 v0x56288d3eb530_0, 0;
    %load/vec4 v0x56288d3ebba0_0;
    %assign/vec4 v0x56288d3ea680_0, 0;
    %load/vec4 v0x56288d3ed820_0;
    %assign/vec4 v0x56288d3ea750_0, 0;
    %load/vec4 v0x56288d3ebc90_0;
    %assign/vec4 v0x56288d3ea7f0_0, 0;
    %load/vec4 v0x56288d3eb790_0;
    %assign/vec4 v0x56288d3eb110_0, 0;
T_19.5 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0x56288d39b4a0;
T_20 ;
    %wait E_0x56288d3712a0;
    %load/vec4 v0x56288d3ed3b0_0;
    %store/vec4 v0x56288d3ed2c0_0, 0, 1;
    %jmp T_20;
    .thread T_20, $push;
    .scope S_0x56288d39b4a0;
T_21 ;
    %wait E_0x56288d370cc0;
    %load/vec4 v0x56288d3ed060_0;
    %store/vec4 v0x56288d3ec7c0_0, 0, 2;
    %jmp T_21;
    .thread T_21, $push;
    .scope S_0x56288d39b4a0;
T_22 ;
    %wait E_0x56288d3e2720;
    %load/vec4 v0x56288d3ed780_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x56288d3e9ee0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56288d3ea0b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x56288d3e9fc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56288d3ea180_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56288d3ea250_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56288d3ea2f0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x56288d3ea430_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56288d3ea520_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x56288d3ea390_0, 0;
    %jmp T_22.1;
T_22.0 ;
    %load/vec4 v0x56288d3ecc20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.2, 8;
    %load/vec4 v0x56288d3eb110_0;
    %addi 4, 0, 32;
    %assign/vec4 v0x56288d3e9ee0_0, 0;
    %jmp T_22.3;
T_22.2 ;
    %load/vec4 v0x56288d3ec5c0_0;
    %assign/vec4 v0x56288d3e9ee0_0, 0;
T_22.3 ;
    %load/vec4 v0x56288d3ec210_0;
    %assign/vec4 v0x56288d3e9fc0_0, 0;
    %load/vec4 v0x56288d3eb220_0;
    %assign/vec4 v0x56288d3ea430_0, 0;
    %load/vec4 v0x56288d3eaf30_0;
    %assign/vec4 v0x56288d3ea180_0, 0;
    %load/vec4 v0x56288d3eafd0_0;
    %assign/vec4 v0x56288d3ea250_0, 0;
    %load/vec4 v0x56288d3eb070_0;
    %assign/vec4 v0x56288d3ea2f0_0, 0;
    %load/vec4 v0x56288d3eb2e0_0;
    %assign/vec4 v0x56288d3ea520_0, 0;
    %load/vec4 v0x56288d3eca40_0;
    %assign/vec4 v0x56288d3ea0b0_0, 0;
    %load/vec4 v0x56288d3ecdb0_0;
    %assign/vec4 v0x56288d3ea390_0, 0;
T_22.1 ;
    %jmp T_22;
    .thread T_22;
    .scope S_0x56288d39b4a0;
T_23 ;
    %wait E_0x56288d3e2720;
    %load/vec4 v0x56288d3ed780_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56288d3eb930_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56288d3ebc90_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x56288d3eba00_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x56288d3ebad0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x56288d3ebba0_0, 0;
    %jmp T_23.1;
T_23.0 ;
    %load/vec4 v0x56288d3ea250_0;
    %assign/vec4 v0x56288d3eb930_0, 0;
    %load/vec4 v0x56288d3ea520_0;
    %assign/vec4 v0x56288d3ebc90_0, 0;
    %load/vec4 v0x56288d3e9ee0_0;
    %assign/vec4 v0x56288d3eba00_0, 0;
    %load/vec4 v0x56288d3ed540_0;
    %assign/vec4 v0x56288d3ebad0_0, 0;
    %load/vec4 v0x56288d3ea430_0;
    %assign/vec4 v0x56288d3ebba0_0, 0;
    %load/vec4 v0x56288d3ea0b0_0;
    %assign/vec4 v0x56288d3eb860_0, 0;
T_23.1 ;
    %jmp T_23;
    .thread T_23;
    .scope S_0x56288d3136e0;
T_24 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56288d3eda20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56288d3edd10_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x56288d3ede00_0, 0, 32;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56288d3edd10_0, 0, 1;
    %delay 6, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56288d3edd10_0, 0, 1;
    %vpi_func 2 25 "$fopen" 32, "reginfo.txt", "w" {0 0 0};
    %store/vec4 v0x56288d3edac0_0, 0, 32;
    %end;
    .thread T_24;
    .scope S_0x56288d3136e0;
T_25 ;
    %delay 5, 0;
    %load/vec4 v0x56288d3eda20_0;
    %inv;
    %store/vec4 v0x56288d3eda20_0, 0, 1;
    %jmp T_25;
    .thread T_25;
    .scope S_0x56288d3136e0;
T_26 ;
    %wait E_0x56288d3e2720;
    %load/vec4 v0x56288d3ede00_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x56288d3ede00_0, 0;
    %jmp T_26;
    .thread T_26;
    .scope S_0x56288d3136e0;
T_27 ;
    %wait E_0x56288d3e2720;
    %load/vec4 v0x56288d3edc70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.0, 8;
    %vpi_call/w 2 42 "$display", "TOTAL CYCLE %d\012", v0x56288d3ede00_0 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x56288d3edb80_0, 0, 32;
T_27.2 ;
    %load/vec4 v0x56288d3edb80_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_27.3, 5;
    %vpi_call/w 2 45 "$display", "%d %x\012", v0x56288d3edb80_0, &A<v0x56288d3e8df0, v0x56288d3edb80_0 > {0 0 0};
    %load/vec4 v0x56288d3edb80_0;
    %addi 1, 0, 32;
    %store/vec4 v0x56288d3edb80_0, 0, 32;
    %jmp T_27.2;
T_27.3 ;
    %vpi_call/w 2 46 "$finish" {0 0 0};
T_27.0 ;
    %vpi_call/w 2 49 "$fdisplay", v0x56288d3edac0_0, "TOTAL CYCLE %d", v0x56288d3ede00_0 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x56288d3edb80_0, 0, 32;
T_27.4 ;
    %load/vec4 v0x56288d3edb80_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_27.5, 5;
    %vpi_call/w 2 51 "$fdisplay", v0x56288d3edac0_0, "%d %x", v0x56288d3edb80_0, &A<v0x56288d3e8df0, v0x56288d3edb80_0 > {0 0 0};
    %load/vec4 v0x56288d3edb80_0;
    %addi 1, 0, 32;
    %store/vec4 v0x56288d3edb80_0, 0, 32;
    %jmp T_27.4;
T_27.5 ;
    %jmp T_27;
    .thread T_27;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "top.v";
    "./cpu.v";
    "Memory.v";
    "RegisterFile.v";
