Classic Timing Analyzer report for SwitchEncoder
Sun Mar 08 21:50:31 2009
Quartus II Version 8.0 Build 231 07/10/2008 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Clock Setup: 'clk'
  6. tsu
  7. tco
  8. th
  9. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2008 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                        ;
+------------------------------+-------+---------------+------------------------------------------------+----------------+----------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                                    ; From           ; To             ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+------------------------------------------------+----------------+----------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 17.248 ns                                      ; key[6]         ; keyVal[2]~reg0 ; --         ; clk      ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 8.604 ns                                       ; keyVal[1]~reg0 ; keyVal[1]      ; clk        ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; -6.844 ns                                      ; key[11]        ; keyVal[0]~reg0 ; --         ; clk      ; 0            ;
; Clock Setup: 'clk'           ; N/A   ; None          ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; keyVal[0]~reg0 ; keyVal[0]~reg0 ; clk        ; clk      ; 0            ;
; Total number of failed paths ;       ;               ;                                                ;                ;                ;            ;          ; 0            ;
+------------------------------+-------+---------------+------------------------------------------------+----------------+----------------+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP1C4F324C8        ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; Off                ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clk             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk'                                                                                                                                                                                   ;
+-------+------------------------------------------------+----------------+----------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From           ; To             ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+----------------+----------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; keyVal[0]~reg0 ; keyVal[0]~reg0 ; clk        ; clk      ; None                        ; None                      ; 0.850 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; keyVal[1]~reg0 ; keyVal[1]~reg0 ; clk        ; clk      ; None                        ; None                      ; 0.846 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; keyVal[2]~reg0 ; keyVal[2]~reg0 ; clk        ; clk      ; None                        ; None                      ; 0.828 ns                ;
; N/A   ; Restricted to 275.03 MHz ( period = 3.636 ns ) ; keyVal[3]~reg0 ; keyVal[3]~reg0 ; clk        ; clk      ; None                        ; None                      ; 0.827 ns                ;
+-------+------------------------------------------------+----------------+----------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-------------------------------------------------------------------------+
; tsu                                                                     ;
+-------+--------------+------------+---------+----------------+----------+
; Slack ; Required tsu ; Actual tsu ; From    ; To             ; To Clock ;
+-------+--------------+------------+---------+----------------+----------+
; N/A   ; None         ; 17.248 ns  ; key[6]  ; keyVal[2]~reg0 ; clk      ;
; N/A   ; None         ; 17.126 ns  ; key[4]  ; keyVal[2]~reg0 ; clk      ;
; N/A   ; None         ; 17.125 ns  ; key[5]  ; keyVal[2]~reg0 ; clk      ;
; N/A   ; None         ; 17.004 ns  ; key[6]  ; keyVal[3]~reg0 ; clk      ;
; N/A   ; None         ; 16.882 ns  ; key[4]  ; keyVal[3]~reg0 ; clk      ;
; N/A   ; None         ; 16.881 ns  ; key[5]  ; keyVal[3]~reg0 ; clk      ;
; N/A   ; None         ; 16.232 ns  ; key[3]  ; keyVal[2]~reg0 ; clk      ;
; N/A   ; None         ; 15.988 ns  ; key[3]  ; keyVal[3]~reg0 ; clk      ;
; N/A   ; None         ; 15.693 ns  ; key[6]  ; keyVal[0]~reg0 ; clk      ;
; N/A   ; None         ; 15.571 ns  ; key[4]  ; keyVal[0]~reg0 ; clk      ;
; N/A   ; None         ; 15.570 ns  ; key[5]  ; keyVal[0]~reg0 ; clk      ;
; N/A   ; None         ; 15.518 ns  ; key[8]  ; keyVal[2]~reg0 ; clk      ;
; N/A   ; None         ; 15.468 ns  ; key[12] ; keyVal[2]~reg0 ; clk      ;
; N/A   ; None         ; 15.451 ns  ; key[6]  ; keyVal[1]~reg0 ; clk      ;
; N/A   ; None         ; 15.329 ns  ; key[4]  ; keyVal[1]~reg0 ; clk      ;
; N/A   ; None         ; 15.328 ns  ; key[5]  ; keyVal[1]~reg0 ; clk      ;
; N/A   ; None         ; 15.303 ns  ; key[2]  ; keyVal[2]~reg0 ; clk      ;
; N/A   ; None         ; 15.274 ns  ; key[8]  ; keyVal[3]~reg0 ; clk      ;
; N/A   ; None         ; 15.224 ns  ; key[9]  ; keyVal[2]~reg0 ; clk      ;
; N/A   ; None         ; 15.224 ns  ; key[12] ; keyVal[3]~reg0 ; clk      ;
; N/A   ; None         ; 15.183 ns  ; key[13] ; keyVal[2]~reg0 ; clk      ;
; N/A   ; None         ; 15.153 ns  ; key[0]  ; keyVal[2]~reg0 ; clk      ;
; N/A   ; None         ; 15.059 ns  ; key[2]  ; keyVal[3]~reg0 ; clk      ;
; N/A   ; None         ; 14.980 ns  ; key[9]  ; keyVal[3]~reg0 ; clk      ;
; N/A   ; None         ; 14.959 ns  ; key[11] ; keyVal[2]~reg0 ; clk      ;
; N/A   ; None         ; 14.939 ns  ; key[13] ; keyVal[3]~reg0 ; clk      ;
; N/A   ; None         ; 14.909 ns  ; key[0]  ; keyVal[3]~reg0 ; clk      ;
; N/A   ; None         ; 14.715 ns  ; key[11] ; keyVal[3]~reg0 ; clk      ;
; N/A   ; None         ; 14.677 ns  ; key[3]  ; keyVal[0]~reg0 ; clk      ;
; N/A   ; None         ; 14.572 ns  ; key[10] ; keyVal[2]~reg0 ; clk      ;
; N/A   ; None         ; 14.435 ns  ; key[3]  ; keyVal[1]~reg0 ; clk      ;
; N/A   ; None         ; 14.328 ns  ; key[10] ; keyVal[3]~reg0 ; clk      ;
; N/A   ; None         ; 14.304 ns  ; key[15] ; keyVal[2]~reg0 ; clk      ;
; N/A   ; None         ; 14.151 ns  ; key[1]  ; keyVal[2]~reg0 ; clk      ;
; N/A   ; None         ; 14.060 ns  ; key[15] ; keyVal[3]~reg0 ; clk      ;
; N/A   ; None         ; 13.963 ns  ; key[8]  ; keyVal[0]~reg0 ; clk      ;
; N/A   ; None         ; 13.913 ns  ; key[12] ; keyVal[0]~reg0 ; clk      ;
; N/A   ; None         ; 13.907 ns  ; key[1]  ; keyVal[3]~reg0 ; clk      ;
; N/A   ; None         ; 13.748 ns  ; key[2]  ; keyVal[0]~reg0 ; clk      ;
; N/A   ; None         ; 13.721 ns  ; key[8]  ; keyVal[1]~reg0 ; clk      ;
; N/A   ; None         ; 13.671 ns  ; key[12] ; keyVal[1]~reg0 ; clk      ;
; N/A   ; None         ; 13.669 ns  ; key[9]  ; keyVal[0]~reg0 ; clk      ;
; N/A   ; None         ; 13.628 ns  ; key[13] ; keyVal[0]~reg0 ; clk      ;
; N/A   ; None         ; 13.598 ns  ; key[0]  ; keyVal[0]~reg0 ; clk      ;
; N/A   ; None         ; 13.506 ns  ; key[2]  ; keyVal[1]~reg0 ; clk      ;
; N/A   ; None         ; 13.427 ns  ; key[9]  ; keyVal[1]~reg0 ; clk      ;
; N/A   ; None         ; 13.404 ns  ; key[11] ; keyVal[0]~reg0 ; clk      ;
; N/A   ; None         ; 13.386 ns  ; key[13] ; keyVal[1]~reg0 ; clk      ;
; N/A   ; None         ; 13.356 ns  ; key[0]  ; keyVal[1]~reg0 ; clk      ;
; N/A   ; None         ; 13.215 ns  ; key[7]  ; keyVal[2]~reg0 ; clk      ;
; N/A   ; None         ; 13.162 ns  ; key[11] ; keyVal[1]~reg0 ; clk      ;
; N/A   ; None         ; 13.126 ns  ; key[14] ; keyVal[2]~reg0 ; clk      ;
; N/A   ; None         ; 13.017 ns  ; key[10] ; keyVal[0]~reg0 ; clk      ;
; N/A   ; None         ; 12.971 ns  ; key[7]  ; keyVal[3]~reg0 ; clk      ;
; N/A   ; None         ; 12.882 ns  ; key[14] ; keyVal[3]~reg0 ; clk      ;
; N/A   ; None         ; 12.775 ns  ; key[10] ; keyVal[1]~reg0 ; clk      ;
; N/A   ; None         ; 12.749 ns  ; key[15] ; keyVal[0]~reg0 ; clk      ;
; N/A   ; None         ; 12.596 ns  ; key[1]  ; keyVal[0]~reg0 ; clk      ;
; N/A   ; None         ; 12.507 ns  ; key[15] ; keyVal[1]~reg0 ; clk      ;
; N/A   ; None         ; 12.354 ns  ; key[1]  ; keyVal[1]~reg0 ; clk      ;
; N/A   ; None         ; 11.660 ns  ; key[7]  ; keyVal[0]~reg0 ; clk      ;
; N/A   ; None         ; 11.571 ns  ; key[14] ; keyVal[0]~reg0 ; clk      ;
; N/A   ; None         ; 11.418 ns  ; key[7]  ; keyVal[1]~reg0 ; clk      ;
; N/A   ; None         ; 11.329 ns  ; key[14] ; keyVal[1]~reg0 ; clk      ;
+-------+--------------+------------+---------+----------------+----------+


+-----------------------------------------------------------------------------+
; tco                                                                         ;
+-------+--------------+------------+----------------+-----------+------------+
; Slack ; Required tco ; Actual tco ; From           ; To        ; From Clock ;
+-------+--------------+------------+----------------+-----------+------------+
; N/A   ; None         ; 8.604 ns   ; keyVal[1]~reg0 ; keyVal[1] ; clk        ;
; N/A   ; None         ; 8.145 ns   ; keyVal[0]~reg0 ; keyVal[0] ; clk        ;
; N/A   ; None         ; 7.365 ns   ; keyVal[2]~reg0 ; keyVal[2] ; clk        ;
; N/A   ; None         ; 6.841 ns   ; keyVal[3]~reg0 ; keyVal[3] ; clk        ;
+-------+--------------+------------+----------------+-----------+------------+


+--------------------------------------------------------------------------------+
; th                                                                             ;
+---------------+-------------+------------+---------+----------------+----------+
; Minimum Slack ; Required th ; Actual th  ; From    ; To             ; To Clock ;
+---------------+-------------+------------+---------+----------------+----------+
; N/A           ; None        ; -6.844 ns  ; key[11] ; keyVal[0]~reg0 ; clk      ;
; N/A           ; None        ; -6.849 ns  ; key[11] ; keyVal[1]~reg0 ; clk      ;
; N/A           ; None        ; -6.853 ns  ; key[0]  ; keyVal[0]~reg0 ; clk      ;
; N/A           ; None        ; -6.858 ns  ; key[0]  ; keyVal[1]~reg0 ; clk      ;
; N/A           ; None        ; -7.003 ns  ; key[2]  ; keyVal[0]~reg0 ; clk      ;
; N/A           ; None        ; -7.008 ns  ; key[2]  ; keyVal[1]~reg0 ; clk      ;
; N/A           ; None        ; -7.083 ns  ; key[13] ; keyVal[0]~reg0 ; clk      ;
; N/A           ; None        ; -7.088 ns  ; key[13] ; keyVal[1]~reg0 ; clk      ;
; N/A           ; None        ; -7.094 ns  ; key[1]  ; keyVal[0]~reg0 ; clk      ;
; N/A           ; None        ; -7.147 ns  ; key[5]  ; keyVal[1]~reg0 ; clk      ;
; N/A           ; None        ; -7.147 ns  ; key[10] ; keyVal[0]~reg0 ; clk      ;
; N/A           ; None        ; -7.152 ns  ; key[10] ; keyVal[1]~reg0 ; clk      ;
; N/A           ; None        ; -7.221 ns  ; key[14] ; keyVal[0]~reg0 ; clk      ;
; N/A           ; None        ; -7.226 ns  ; key[14] ; keyVal[1]~reg0 ; clk      ;
; N/A           ; None        ; -7.232 ns  ; key[5]  ; keyVal[0]~reg0 ; clk      ;
; N/A           ; None        ; -7.266 ns  ; key[7]  ; keyVal[0]~reg0 ; clk      ;
; N/A           ; None        ; -7.271 ns  ; key[7]  ; keyVal[1]~reg0 ; clk      ;
; N/A           ; None        ; -7.300 ns  ; key[6]  ; keyVal[1]~reg0 ; clk      ;
; N/A           ; None        ; -7.363 ns  ; key[12] ; keyVal[0]~reg0 ; clk      ;
; N/A           ; None        ; -7.368 ns  ; key[12] ; keyVal[1]~reg0 ; clk      ;
; N/A           ; None        ; -7.381 ns  ; key[6]  ; keyVal[0]~reg0 ; clk      ;
; N/A           ; None        ; -7.524 ns  ; key[4]  ; keyVal[1]~reg0 ; clk      ;
; N/A           ; None        ; -7.571 ns  ; key[1]  ; keyVal[1]~reg0 ; clk      ;
; N/A           ; None        ; -7.588 ns  ; key[4]  ; keyVal[0]~reg0 ; clk      ;
; N/A           ; None        ; -7.923 ns  ; key[3]  ; keyVal[0]~reg0 ; clk      ;
; N/A           ; None        ; -7.928 ns  ; key[3]  ; keyVal[1]~reg0 ; clk      ;
; N/A           ; None        ; -7.990 ns  ; key[9]  ; keyVal[0]~reg0 ; clk      ;
; N/A           ; None        ; -7.995 ns  ; key[9]  ; keyVal[1]~reg0 ; clk      ;
; N/A           ; None        ; -8.190 ns  ; key[15] ; keyVal[0]~reg0 ; clk      ;
; N/A           ; None        ; -8.195 ns  ; key[15] ; keyVal[1]~reg0 ; clk      ;
; N/A           ; None        ; -8.280 ns  ; key[8]  ; keyVal[0]~reg0 ; clk      ;
; N/A           ; None        ; -8.285 ns  ; key[8]  ; keyVal[1]~reg0 ; clk      ;
; N/A           ; None        ; -8.353 ns  ; key[14] ; keyVal[2]~reg0 ; clk      ;
; N/A           ; None        ; -8.401 ns  ; key[7]  ; keyVal[2]~reg0 ; clk      ;
; N/A           ; None        ; -8.440 ns  ; key[14] ; keyVal[3]~reg0 ; clk      ;
; N/A           ; None        ; -8.488 ns  ; key[7]  ; keyVal[3]~reg0 ; clk      ;
; N/A           ; None        ; -8.542 ns  ; key[11] ; keyVal[3]~reg0 ; clk      ;
; N/A           ; None        ; -8.543 ns  ; key[11] ; keyVal[2]~reg0 ; clk      ;
; N/A           ; None        ; -8.602 ns  ; key[0]  ; keyVal[3]~reg0 ; clk      ;
; N/A           ; None        ; -8.621 ns  ; key[10] ; keyVal[2]~reg0 ; clk      ;
; N/A           ; None        ; -8.708 ns  ; key[10] ; keyVal[3]~reg0 ; clk      ;
; N/A           ; None        ; -8.749 ns  ; key[5]  ; keyVal[2]~reg0 ; clk      ;
; N/A           ; None        ; -8.750 ns  ; key[2]  ; keyVal[3]~reg0 ; clk      ;
; N/A           ; None        ; -8.761 ns  ; key[5]  ; keyVal[3]~reg0 ; clk      ;
; N/A           ; None        ; -8.778 ns  ; key[13] ; keyVal[2]~reg0 ; clk      ;
; N/A           ; None        ; -8.781 ns  ; key[13] ; keyVal[3]~reg0 ; clk      ;
; N/A           ; None        ; -8.794 ns  ; key[1]  ; keyVal[3]~reg0 ; clk      ;
; N/A           ; None        ; -8.846 ns  ; key[0]  ; keyVal[2]~reg0 ; clk      ;
; N/A           ; None        ; -8.898 ns  ; key[6]  ; keyVal[2]~reg0 ; clk      ;
; N/A           ; None        ; -8.914 ns  ; key[6]  ; keyVal[3]~reg0 ; clk      ;
; N/A           ; None        ; -8.994 ns  ; key[2]  ; keyVal[2]~reg0 ; clk      ;
; N/A           ; None        ; -9.058 ns  ; key[12] ; keyVal[2]~reg0 ; clk      ;
; N/A           ; None        ; -9.061 ns  ; key[12] ; keyVal[3]~reg0 ; clk      ;
; N/A           ; None        ; -9.105 ns  ; key[4]  ; keyVal[2]~reg0 ; clk      ;
; N/A           ; None        ; -9.138 ns  ; key[4]  ; keyVal[3]~reg0 ; clk      ;
; N/A           ; None        ; -9.429 ns  ; key[1]  ; keyVal[2]~reg0 ; clk      ;
; N/A           ; None        ; -9.664 ns  ; key[15] ; keyVal[2]~reg0 ; clk      ;
; N/A           ; None        ; -9.685 ns  ; key[9]  ; keyVal[2]~reg0 ; clk      ;
; N/A           ; None        ; -9.687 ns  ; key[3]  ; keyVal[3]~reg0 ; clk      ;
; N/A           ; None        ; -9.688 ns  ; key[9]  ; keyVal[3]~reg0 ; clk      ;
; N/A           ; None        ; -9.751 ns  ; key[15] ; keyVal[3]~reg0 ; clk      ;
; N/A           ; None        ; -9.837 ns  ; key[8]  ; keyVal[3]~reg0 ; clk      ;
; N/A           ; None        ; -9.931 ns  ; key[3]  ; keyVal[2]~reg0 ; clk      ;
; N/A           ; None        ; -10.272 ns ; key[8]  ; keyVal[2]~reg0 ; clk      ;
+---------------+-------------+------------+---------+----------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 8.0 Build 231 07/10/2008 Service Pack 1 SJ Web Edition
    Info: Processing started: Sun Mar 08 21:50:30 2009
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off SwitchEncoder -c SwitchEncoder --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clk" is an undefined clock
Info: Clock "clk" Internal fmax is restricted to 275.03 MHz between source register "keyVal[0]~reg0" and destination register "keyVal[0]~reg0"
    Info: fmax restricted to Clock High delay (1.818 ns) plus Clock Low delay (1.818 ns) : restricted to 3.636 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 0.850 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X21_Y10_N3; Fanout = 2; REG Node = 'keyVal[0]~reg0'
            Info: 2: + IC(0.541 ns) + CELL(0.309 ns) = 0.850 ns; Loc. = LC_X21_Y10_N3; Fanout = 2; REG Node = 'keyVal[0]~reg0'
            Info: Total cell delay = 0.309 ns ( 36.35 % )
            Info: Total interconnect delay = 0.541 ns ( 63.65 % )
        Info: - Smallest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "clk" to destination register is 3.162 ns
                Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_J3; Fanout = 4; CLK Node = 'clk'
                Info: 2: + IC(0.982 ns) + CELL(0.711 ns) = 3.162 ns; Loc. = LC_X21_Y10_N3; Fanout = 2; REG Node = 'keyVal[0]~reg0'
                Info: Total cell delay = 2.180 ns ( 68.94 % )
                Info: Total interconnect delay = 0.982 ns ( 31.06 % )
            Info: - Longest clock path from clock "clk" to source register is 3.162 ns
                Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_J3; Fanout = 4; CLK Node = 'clk'
                Info: 2: + IC(0.982 ns) + CELL(0.711 ns) = 3.162 ns; Loc. = LC_X21_Y10_N3; Fanout = 2; REG Node = 'keyVal[0]~reg0'
                Info: Total cell delay = 2.180 ns ( 68.94 % )
                Info: Total interconnect delay = 0.982 ns ( 31.06 % )
        Info: + Micro clock to output delay of source is 0.224 ns
        Info: + Micro setup delay of destination is 0.037 ns
Info: tsu for register "keyVal[2]~reg0" (data pin = "key[6]", clock pin = "clk") is 17.248 ns
    Info: + Longest pin to register delay is 20.344 ns
        Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_D16; Fanout = 5; PIN Node = 'key[6]'
        Info: 2: + IC(6.919 ns) + CELL(0.292 ns) = 8.680 ns; Loc. = LC_X20_Y12_N0; Fanout = 4; COMB Node = 'Equal0~50'
        Info: 3: + IC(0.440 ns) + CELL(0.442 ns) = 9.562 ns; Loc. = LC_X20_Y12_N1; Fanout = 4; COMB Node = 'Equal7~90'
        Info: 4: + IC(1.640 ns) + CELL(0.590 ns) = 11.792 ns; Loc. = LC_X22_Y11_N7; Fanout = 4; COMB Node = 'Equal1~74'
        Info: 5: + IC(1.625 ns) + CELL(0.292 ns) = 13.709 ns; Loc. = LC_X27_Y12_N5; Fanout = 3; COMB Node = 'Equal11~87'
        Info: 6: + IC(0.429 ns) + CELL(0.442 ns) = 14.580 ns; Loc. = LC_X27_Y12_N2; Fanout = 2; COMB Node = 'Equal12~71'
        Info: 7: + IC(1.915 ns) + CELL(0.114 ns) = 16.609 ns; Loc. = LC_X21_Y10_N6; Fanout = 1; COMB Node = 'WideNor0~67'
        Info: 8: + IC(0.436 ns) + CELL(0.590 ns) = 17.635 ns; Loc. = LC_X21_Y10_N2; Fanout = 4; COMB Node = 'WideNor0'
        Info: 9: + IC(1.971 ns) + CELL(0.738 ns) = 20.344 ns; Loc. = LC_X18_Y2_N0; Fanout = 2; REG Node = 'keyVal[2]~reg0'
        Info: Total cell delay = 4.969 ns ( 24.42 % )
        Info: Total interconnect delay = 15.375 ns ( 75.58 % )
    Info: + Micro setup delay of destination is 0.037 ns
    Info: - Shortest clock path from clock "clk" to destination register is 3.133 ns
        Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_J3; Fanout = 4; CLK Node = 'clk'
        Info: 2: + IC(0.953 ns) + CELL(0.711 ns) = 3.133 ns; Loc. = LC_X18_Y2_N0; Fanout = 2; REG Node = 'keyVal[2]~reg0'
        Info: Total cell delay = 2.180 ns ( 69.58 % )
        Info: Total interconnect delay = 0.953 ns ( 30.42 % )
Info: tco from clock "clk" to destination pin "keyVal[1]" through register "keyVal[1]~reg0" is 8.604 ns
    Info: + Longest clock path from clock "clk" to source register is 3.162 ns
        Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_J3; Fanout = 4; CLK Node = 'clk'
        Info: 2: + IC(0.982 ns) + CELL(0.711 ns) = 3.162 ns; Loc. = LC_X21_Y10_N5; Fanout = 2; REG Node = 'keyVal[1]~reg0'
        Info: Total cell delay = 2.180 ns ( 68.94 % )
        Info: Total interconnect delay = 0.982 ns ( 31.06 % )
    Info: + Micro clock to output delay of source is 0.224 ns
    Info: + Longest register to pin delay is 5.218 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X21_Y10_N5; Fanout = 2; REG Node = 'keyVal[1]~reg0'
        Info: 2: + IC(3.110 ns) + CELL(2.108 ns) = 5.218 ns; Loc. = PIN_V10; Fanout = 0; PIN Node = 'keyVal[1]'
        Info: Total cell delay = 2.108 ns ( 40.40 % )
        Info: Total interconnect delay = 3.110 ns ( 59.60 % )
Info: th for register "keyVal[0]~reg0" (data pin = "key[11]", clock pin = "clk") is -6.844 ns
    Info: + Longest clock path from clock "clk" to destination register is 3.162 ns
        Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_J3; Fanout = 4; CLK Node = 'clk'
        Info: 2: + IC(0.982 ns) + CELL(0.711 ns) = 3.162 ns; Loc. = LC_X21_Y10_N3; Fanout = 2; REG Node = 'keyVal[0]~reg0'
        Info: Total cell delay = 2.180 ns ( 68.94 % )
        Info: Total interconnect delay = 0.982 ns ( 31.06 % )
    Info: + Micro hold delay of destination is 0.015 ns
    Info: - Shortest pin to register delay is 10.021 ns
        Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_H16; Fanout = 5; PIN Node = 'key[11]'
        Info: 2: + IC(5.414 ns) + CELL(0.114 ns) = 6.997 ns; Loc. = LC_X27_Y12_N0; Fanout = 2; COMB Node = 'Equal11~88'
        Info: 3: + IC(1.869 ns) + CELL(0.114 ns) = 8.980 ns; Loc. = LC_X21_Y10_N0; Fanout = 3; COMB Node = 'Selector2~34'
        Info: 4: + IC(0.434 ns) + CELL(0.607 ns) = 10.021 ns; Loc. = LC_X21_Y10_N3; Fanout = 2; REG Node = 'keyVal[0]~reg0'
        Info: Total cell delay = 2.304 ns ( 22.99 % )
        Info: Total interconnect delay = 7.717 ns ( 77.01 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 124 megabytes
    Info: Processing ended: Sun Mar 08 21:50:32 2009
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:01


