// Seed: 2674001829
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  wire id_4, id_5;
  assign module_1.type_12 = 0;
  wire id_6;
endmodule
module module_1 (
    input supply1 id_0,
    input tri0 id_1,
    input tri1 id_2,
    input tri0 id_3,
    input tri1 id_4,
    input wor id_5,
    output logic id_6,
    output wand id_7,
    input wor id_8,
    input tri0 id_9,
    input wire id_10,
    input supply0 id_11,
    input tri id_12,
    input tri1 id_13,
    input uwire id_14,
    output wire id_15,
    input wand id_16,
    output tri0 id_17,
    input wire id_18
);
  wand id_20;
  final
    @(*) begin : LABEL_0
      id_6 <= 1;
    end
  assign id_20 = 1;
  assign id_7  = 1'b0;
  module_0 modCall_1 (
      id_20,
      id_20,
      id_20
  );
  wire id_21;
  xnor primCall (
      id_6,
      id_11,
      id_5,
      id_13,
      id_4,
      id_0,
      id_14,
      id_3,
      id_18,
      id_16,
      id_9,
      id_2,
      id_1,
      id_10,
      id_12,
      id_8
  );
endmodule
