Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Tue Aug 13 19:07:39 2024
| Host         : DESKTOP-PI9AKPV running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -1.947      -48.562                     56                50510        0.006        0.000                      0                50510        8.750        0.000                       0                 13354  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0         -1.947      -48.562                     56                50510        0.006        0.000                      0                50510        8.750        0.000                       0                 13354  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :           56  Failing Endpoints,  Worst Slack       -1.947ns,  Total Violation      -48.562ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.006ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.947ns  (required time - arrival time)
  Source:                 design_1_i/cnn_0/inst/grp_conv_2_fu_5065/add_ln1192_99_fu_9960_p2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/cnn_0/inst/grp_conv_2_fu_5065/phi_ln1117_40_reg_6272_pp0_iter11_reg_reg[13]_psdsp_6/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        21.315ns  (logic 13.174ns (61.807%)  route 8.141ns (38.193%))
  Logic Levels:           7  (DSP48E1=7)
  Clock Path Skew:        -0.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.747ns = ( 22.747 - 20.000 ) 
    Source Clock Delay      (SCD):    3.166ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13400, routed)       1.872     3.166    design_1_i/cnn_0/inst/grp_conv_2_fu_5065/ap_clk
    DSP48_X3Y10          DSP48E1                                      r  design_1_i/cnn_0/inst/grp_conv_2_fu_5065/add_ln1192_99_fu_9960_p2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y10          DSP48E1 (Prop_dsp48e1_CLK_P[9])
                                                      0.434     3.600 r  design_1_i/cnn_0/inst/grp_conv_2_fu_5065/add_ln1192_99_fu_9960_p2/P[9]
                         net (fo=1, routed)           2.190     5.790    design_1_i/cnn_0/inst/grp_conv_2_fu_5065/zext_ln703_34_fu_9987_p1[9]
    DSP48_X2Y8           DSP48E1 (Prop_dsp48e1_C[9]_P[21])
                                                      1.820     7.610 r  design_1_i/cnn_0/inst/grp_conv_2_fu_5065/add_ln1192_100_fu_9995_p2/P[21]
                         net (fo=1, routed)           0.438     8.047    design_1_i/cnn_0/inst/grp_conv_2_fu_5065/zext_ln703_35_fu_10022_p1[21]
    DSP48_X2Y9           DSP48E1 (Prop_dsp48e1_C[21]_P[21])
                                                      1.820     9.867 r  design_1_i/cnn_0/inst/grp_conv_2_fu_5065/add_ln1192_101_fu_10030_p2/P[21]
                         net (fo=1, routed)           0.894    10.761    design_1_i/cnn_0/inst/grp_conv_2_fu_5065/zext_ln703_36_fu_10064_p1[21]
    DSP48_X2Y10          DSP48E1 (Prop_dsp48e1_C[21]_P[8])
                                                      1.820    12.581 r  design_1_i/cnn_0/inst/grp_conv_2_fu_5065/add_ln1192_102_fu_10072_p2/P[8]
                         net (fo=1, routed)           1.450    14.032    design_1_i/cnn_0/inst/grp_conv_2_fu_5065/zext_ln703_37_fu_10107_p1[8]
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_C[8]_P[20])
                                                      1.820    15.852 r  design_1_i/cnn_0/inst/grp_conv_2_fu_5065/add_ln1192_103_fu_10115_p2/P[20]
                         net (fo=1, routed)           0.865    16.717    design_1_i/cnn_0/inst/grp_conv_2_fu_5065/zext_ln703_38_fu_10150_p1[20]
    DSP48_X1Y14          DSP48E1 (Prop_dsp48e1_C[20]_P[21])
                                                      1.820    18.537 r  design_1_i/cnn_0/inst/grp_conv_2_fu_5065/add_ln1192_104_fu_10158_p2/P[21]
                         net (fo=1, routed)           0.784    19.321    design_1_i/cnn_0/inst/grp_conv_2_fu_5065/zext_ln703_39_fu_10193_p1[21]
    DSP48_X1Y13          DSP48E1 (Prop_dsp48e1_C[21]_P[20])
                                                      1.820    21.141 r  design_1_i/cnn_0/inst/grp_conv_2_fu_5065/add_ln1192_105_fu_10201_p2/P[20]
                         net (fo=1, routed)           0.861    22.002    design_1_i/cnn_0/inst/grp_conv_2_fu_5065/add_ln1192_105_fu_10201_p2_n_97
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_C[20]_P[15])
                                                      1.820    23.822 r  design_1_i/cnn_0/inst/grp_conv_2_fu_5065/add_ln1192_106_fu_10267_p2/P[15]
                         net (fo=1, routed)           0.658    24.480    design_1_i/cnn_0/inst/grp_conv_2_fu_5065/phi_ln1117_40_reg_6272_pp0_iter11_reg_reg[13]_psdsp_psdsp_n_5
    SLICE_X21Y28         FDRE                                         r  design_1_i/cnn_0/inst/grp_conv_2_fu_5065/phi_ln1117_40_reg_6272_pp0_iter11_reg_reg[13]_psdsp_6/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13400, routed)       1.567    22.747    design_1_i/cnn_0/inst/grp_conv_2_fu_5065/ap_clk
    SLICE_X21Y28         FDRE                                         r  design_1_i/cnn_0/inst/grp_conv_2_fu_5065/phi_ln1117_40_reg_6272_pp0_iter11_reg_reg[13]_psdsp_6/C
                         clock pessimism              0.129    22.875    
                         clock uncertainty           -0.302    22.573    
    SLICE_X21Y28         FDRE (Setup_fdre_C_D)       -0.040    22.533    design_1_i/cnn_0/inst/grp_conv_2_fu_5065/phi_ln1117_40_reg_6272_pp0_iter11_reg_reg[13]_psdsp_6
  -------------------------------------------------------------------
                         required time                         22.533    
                         arrival time                         -24.480    
  -------------------------------------------------------------------
                         slack                                 -1.947    

Slack (VIOLATED) :        -1.844ns  (required time - arrival time)
  Source:                 design_1_i/cnn_0/inst/grp_conv_2_fu_5065/add_ln1192_99_fu_9960_p2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/cnn_0/inst/grp_conv_2_fu_5065/phi_ln1117_40_reg_6272_pp0_iter11_reg_reg[13]_psdsp/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        21.200ns  (logic 13.174ns (62.142%)  route 8.026ns (37.858%))
  Logic Levels:           7  (DSP48E1=7)
  Clock Path Skew:        -0.295ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.741ns = ( 22.742 - 20.000 ) 
    Source Clock Delay      (SCD):    3.166ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13400, routed)       1.872     3.166    design_1_i/cnn_0/inst/grp_conv_2_fu_5065/ap_clk
    DSP48_X3Y10          DSP48E1                                      r  design_1_i/cnn_0/inst/grp_conv_2_fu_5065/add_ln1192_99_fu_9960_p2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y10          DSP48E1 (Prop_dsp48e1_CLK_P[9])
                                                      0.434     3.600 r  design_1_i/cnn_0/inst/grp_conv_2_fu_5065/add_ln1192_99_fu_9960_p2/P[9]
                         net (fo=1, routed)           2.190     5.790    design_1_i/cnn_0/inst/grp_conv_2_fu_5065/zext_ln703_34_fu_9987_p1[9]
    DSP48_X2Y8           DSP48E1 (Prop_dsp48e1_C[9]_P[21])
                                                      1.820     7.610 r  design_1_i/cnn_0/inst/grp_conv_2_fu_5065/add_ln1192_100_fu_9995_p2/P[21]
                         net (fo=1, routed)           0.438     8.047    design_1_i/cnn_0/inst/grp_conv_2_fu_5065/zext_ln703_35_fu_10022_p1[21]
    DSP48_X2Y9           DSP48E1 (Prop_dsp48e1_C[21]_P[21])
                                                      1.820     9.867 r  design_1_i/cnn_0/inst/grp_conv_2_fu_5065/add_ln1192_101_fu_10030_p2/P[21]
                         net (fo=1, routed)           0.894    10.761    design_1_i/cnn_0/inst/grp_conv_2_fu_5065/zext_ln703_36_fu_10064_p1[21]
    DSP48_X2Y10          DSP48E1 (Prop_dsp48e1_C[21]_P[8])
                                                      1.820    12.581 r  design_1_i/cnn_0/inst/grp_conv_2_fu_5065/add_ln1192_102_fu_10072_p2/P[8]
                         net (fo=1, routed)           1.450    14.032    design_1_i/cnn_0/inst/grp_conv_2_fu_5065/zext_ln703_37_fu_10107_p1[8]
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_C[8]_P[20])
                                                      1.820    15.852 r  design_1_i/cnn_0/inst/grp_conv_2_fu_5065/add_ln1192_103_fu_10115_p2/P[20]
                         net (fo=1, routed)           0.865    16.717    design_1_i/cnn_0/inst/grp_conv_2_fu_5065/zext_ln703_38_fu_10150_p1[20]
    DSP48_X1Y14          DSP48E1 (Prop_dsp48e1_C[20]_P[21])
                                                      1.820    18.537 r  design_1_i/cnn_0/inst/grp_conv_2_fu_5065/add_ln1192_104_fu_10158_p2/P[21]
                         net (fo=1, routed)           0.784    19.321    design_1_i/cnn_0/inst/grp_conv_2_fu_5065/zext_ln703_39_fu_10193_p1[21]
    DSP48_X1Y13          DSP48E1 (Prop_dsp48e1_C[21]_P[20])
                                                      1.820    21.141 r  design_1_i/cnn_0/inst/grp_conv_2_fu_5065/add_ln1192_105_fu_10201_p2/P[20]
                         net (fo=1, routed)           0.861    22.002    design_1_i/cnn_0/inst/grp_conv_2_fu_5065/add_ln1192_105_fu_10201_p2_n_97
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_C[20]_P[21])
                                                      1.820    23.822 r  design_1_i/cnn_0/inst/grp_conv_2_fu_5065/add_ln1192_106_fu_10267_p2/P[21]
                         net (fo=1, routed)           0.543    24.365    design_1_i/cnn_0/inst/grp_conv_2_fu_5065/phi_ln1117_40_reg_6272_pp0_iter11_reg_reg[13]_psdsp_n
    SLICE_X21Y25         FDRE                                         r  design_1_i/cnn_0/inst/grp_conv_2_fu_5065/phi_ln1117_40_reg_6272_pp0_iter11_reg_reg[13]_psdsp/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13400, routed)       1.562    22.742    design_1_i/cnn_0/inst/grp_conv_2_fu_5065/ap_clk
    SLICE_X21Y25         FDRE                                         r  design_1_i/cnn_0/inst/grp_conv_2_fu_5065/phi_ln1117_40_reg_6272_pp0_iter11_reg_reg[13]_psdsp/C
                         clock pessimism              0.129    22.870    
                         clock uncertainty           -0.302    22.568    
    SLICE_X21Y25         FDRE (Setup_fdre_C_D)       -0.047    22.521    design_1_i/cnn_0/inst/grp_conv_2_fu_5065/phi_ln1117_40_reg_6272_pp0_iter11_reg_reg[13]_psdsp
  -------------------------------------------------------------------
                         required time                         22.521    
                         arrival time                         -24.365    
  -------------------------------------------------------------------
                         slack                                 -1.844    

Slack (VIOLATED) :        -1.821ns  (required time - arrival time)
  Source:                 design_1_i/cnn_0/inst/grp_conv_2_fu_5065/add_ln1192_99_fu_9960_p2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/cnn_0/inst/grp_conv_2_fu_5065/phi_ln1117_40_reg_6272_pp0_iter11_reg_reg[13]_psdsp_11/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        21.134ns  (logic 13.174ns (62.335%)  route 7.960ns (37.665%))
  Logic Levels:           7  (DSP48E1=7)
  Clock Path Skew:        -0.292ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.744ns = ( 22.744 - 20.000 ) 
    Source Clock Delay      (SCD):    3.166ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13400, routed)       1.872     3.166    design_1_i/cnn_0/inst/grp_conv_2_fu_5065/ap_clk
    DSP48_X3Y10          DSP48E1                                      r  design_1_i/cnn_0/inst/grp_conv_2_fu_5065/add_ln1192_99_fu_9960_p2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y10          DSP48E1 (Prop_dsp48e1_CLK_P[9])
                                                      0.434     3.600 r  design_1_i/cnn_0/inst/grp_conv_2_fu_5065/add_ln1192_99_fu_9960_p2/P[9]
                         net (fo=1, routed)           2.190     5.790    design_1_i/cnn_0/inst/grp_conv_2_fu_5065/zext_ln703_34_fu_9987_p1[9]
    DSP48_X2Y8           DSP48E1 (Prop_dsp48e1_C[9]_P[21])
                                                      1.820     7.610 r  design_1_i/cnn_0/inst/grp_conv_2_fu_5065/add_ln1192_100_fu_9995_p2/P[21]
                         net (fo=1, routed)           0.438     8.047    design_1_i/cnn_0/inst/grp_conv_2_fu_5065/zext_ln703_35_fu_10022_p1[21]
    DSP48_X2Y9           DSP48E1 (Prop_dsp48e1_C[21]_P[21])
                                                      1.820     9.867 r  design_1_i/cnn_0/inst/grp_conv_2_fu_5065/add_ln1192_101_fu_10030_p2/P[21]
                         net (fo=1, routed)           0.894    10.761    design_1_i/cnn_0/inst/grp_conv_2_fu_5065/zext_ln703_36_fu_10064_p1[21]
    DSP48_X2Y10          DSP48E1 (Prop_dsp48e1_C[21]_P[8])
                                                      1.820    12.581 r  design_1_i/cnn_0/inst/grp_conv_2_fu_5065/add_ln1192_102_fu_10072_p2/P[8]
                         net (fo=1, routed)           1.450    14.032    design_1_i/cnn_0/inst/grp_conv_2_fu_5065/zext_ln703_37_fu_10107_p1[8]
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_C[8]_P[20])
                                                      1.820    15.852 r  design_1_i/cnn_0/inst/grp_conv_2_fu_5065/add_ln1192_103_fu_10115_p2/P[20]
                         net (fo=1, routed)           0.865    16.717    design_1_i/cnn_0/inst/grp_conv_2_fu_5065/zext_ln703_38_fu_10150_p1[20]
    DSP48_X1Y14          DSP48E1 (Prop_dsp48e1_C[20]_P[21])
                                                      1.820    18.537 r  design_1_i/cnn_0/inst/grp_conv_2_fu_5065/add_ln1192_104_fu_10158_p2/P[21]
                         net (fo=1, routed)           0.784    19.321    design_1_i/cnn_0/inst/grp_conv_2_fu_5065/zext_ln703_39_fu_10193_p1[21]
    DSP48_X1Y13          DSP48E1 (Prop_dsp48e1_C[21]_P[20])
                                                      1.820    21.141 r  design_1_i/cnn_0/inst/grp_conv_2_fu_5065/add_ln1192_105_fu_10201_p2/P[20]
                         net (fo=1, routed)           0.861    22.002    design_1_i/cnn_0/inst/grp_conv_2_fu_5065/add_ln1192_105_fu_10201_p2_n_97
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_C[20]_P[10])
                                                      1.820    23.822 r  design_1_i/cnn_0/inst/grp_conv_2_fu_5065/add_ln1192_106_fu_10267_p2/P[10]
                         net (fo=1, routed)           0.477    24.300    design_1_i/cnn_0/inst/grp_conv_2_fu_5065/phi_ln1117_40_reg_6272_pp0_iter11_reg_reg[13]_psdsp_psdsp_n_10
    SLICE_X21Y27         FDRE                                         r  design_1_i/cnn_0/inst/grp_conv_2_fu_5065/phi_ln1117_40_reg_6272_pp0_iter11_reg_reg[13]_psdsp_11/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13400, routed)       1.565    22.744    design_1_i/cnn_0/inst/grp_conv_2_fu_5065/ap_clk
    SLICE_X21Y27         FDRE                                         r  design_1_i/cnn_0/inst/grp_conv_2_fu_5065/phi_ln1117_40_reg_6272_pp0_iter11_reg_reg[13]_psdsp_11/C
                         clock pessimism              0.129    22.873    
                         clock uncertainty           -0.302    22.571    
    SLICE_X21Y27         FDRE (Setup_fdre_C_D)       -0.093    22.478    design_1_i/cnn_0/inst/grp_conv_2_fu_5065/phi_ln1117_40_reg_6272_pp0_iter11_reg_reg[13]_psdsp_11
  -------------------------------------------------------------------
                         required time                         22.478    
                         arrival time                         -24.300    
  -------------------------------------------------------------------
                         slack                                 -1.821    

Slack (VIOLATED) :        -1.819ns  (required time - arrival time)
  Source:                 design_1_i/cnn_0/inst/grp_conv_2_fu_5065/add_ln1192_99_fu_9960_p2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/cnn_0/inst/grp_conv_2_fu_5065/phi_ln1117_40_reg_6272_pp0_iter11_reg_reg[13]_psdsp_10/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        21.185ns  (logic 13.174ns (62.185%)  route 8.011ns (37.815%))
  Logic Levels:           7  (DSP48E1=7)
  Clock Path Skew:        -0.292ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.744ns = ( 22.744 - 20.000 ) 
    Source Clock Delay      (SCD):    3.166ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13400, routed)       1.872     3.166    design_1_i/cnn_0/inst/grp_conv_2_fu_5065/ap_clk
    DSP48_X3Y10          DSP48E1                                      r  design_1_i/cnn_0/inst/grp_conv_2_fu_5065/add_ln1192_99_fu_9960_p2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y10          DSP48E1 (Prop_dsp48e1_CLK_P[9])
                                                      0.434     3.600 r  design_1_i/cnn_0/inst/grp_conv_2_fu_5065/add_ln1192_99_fu_9960_p2/P[9]
                         net (fo=1, routed)           2.190     5.790    design_1_i/cnn_0/inst/grp_conv_2_fu_5065/zext_ln703_34_fu_9987_p1[9]
    DSP48_X2Y8           DSP48E1 (Prop_dsp48e1_C[9]_P[21])
                                                      1.820     7.610 r  design_1_i/cnn_0/inst/grp_conv_2_fu_5065/add_ln1192_100_fu_9995_p2/P[21]
                         net (fo=1, routed)           0.438     8.047    design_1_i/cnn_0/inst/grp_conv_2_fu_5065/zext_ln703_35_fu_10022_p1[21]
    DSP48_X2Y9           DSP48E1 (Prop_dsp48e1_C[21]_P[21])
                                                      1.820     9.867 r  design_1_i/cnn_0/inst/grp_conv_2_fu_5065/add_ln1192_101_fu_10030_p2/P[21]
                         net (fo=1, routed)           0.894    10.761    design_1_i/cnn_0/inst/grp_conv_2_fu_5065/zext_ln703_36_fu_10064_p1[21]
    DSP48_X2Y10          DSP48E1 (Prop_dsp48e1_C[21]_P[8])
                                                      1.820    12.581 r  design_1_i/cnn_0/inst/grp_conv_2_fu_5065/add_ln1192_102_fu_10072_p2/P[8]
                         net (fo=1, routed)           1.450    14.032    design_1_i/cnn_0/inst/grp_conv_2_fu_5065/zext_ln703_37_fu_10107_p1[8]
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_C[8]_P[20])
                                                      1.820    15.852 r  design_1_i/cnn_0/inst/grp_conv_2_fu_5065/add_ln1192_103_fu_10115_p2/P[20]
                         net (fo=1, routed)           0.865    16.717    design_1_i/cnn_0/inst/grp_conv_2_fu_5065/zext_ln703_38_fu_10150_p1[20]
    DSP48_X1Y14          DSP48E1 (Prop_dsp48e1_C[20]_P[21])
                                                      1.820    18.537 r  design_1_i/cnn_0/inst/grp_conv_2_fu_5065/add_ln1192_104_fu_10158_p2/P[21]
                         net (fo=1, routed)           0.784    19.321    design_1_i/cnn_0/inst/grp_conv_2_fu_5065/zext_ln703_39_fu_10193_p1[21]
    DSP48_X1Y13          DSP48E1 (Prop_dsp48e1_C[21]_P[20])
                                                      1.820    21.141 r  design_1_i/cnn_0/inst/grp_conv_2_fu_5065/add_ln1192_105_fu_10201_p2/P[20]
                         net (fo=1, routed)           0.861    22.002    design_1_i/cnn_0/inst/grp_conv_2_fu_5065/add_ln1192_105_fu_10201_p2_n_97
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_C[20]_P[11])
                                                      1.820    23.822 r  design_1_i/cnn_0/inst/grp_conv_2_fu_5065/add_ln1192_106_fu_10267_p2/P[11]
                         net (fo=1, routed)           0.528    24.351    design_1_i/cnn_0/inst/grp_conv_2_fu_5065/phi_ln1117_40_reg_6272_pp0_iter11_reg_reg[13]_psdsp_psdsp_n_9
    SLICE_X21Y27         FDRE                                         r  design_1_i/cnn_0/inst/grp_conv_2_fu_5065/phi_ln1117_40_reg_6272_pp0_iter11_reg_reg[13]_psdsp_10/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13400, routed)       1.565    22.744    design_1_i/cnn_0/inst/grp_conv_2_fu_5065/ap_clk
    SLICE_X21Y27         FDRE                                         r  design_1_i/cnn_0/inst/grp_conv_2_fu_5065/phi_ln1117_40_reg_6272_pp0_iter11_reg_reg[13]_psdsp_10/C
                         clock pessimism              0.129    22.873    
                         clock uncertainty           -0.302    22.571    
    SLICE_X21Y27         FDRE (Setup_fdre_C_D)       -0.040    22.531    design_1_i/cnn_0/inst/grp_conv_2_fu_5065/phi_ln1117_40_reg_6272_pp0_iter11_reg_reg[13]_psdsp_10
  -------------------------------------------------------------------
                         required time                         22.531    
                         arrival time                         -24.351    
  -------------------------------------------------------------------
                         slack                                 -1.819    

Slack (VIOLATED) :        -1.819ns  (required time - arrival time)
  Source:                 design_1_i/cnn_0/inst/grp_conv_2_fu_5065/add_ln1192_99_fu_9960_p2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/cnn_0/inst/grp_conv_2_fu_5065/phi_ln1117_40_reg_6272_pp0_iter11_reg_reg[13]_psdsp_7/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        21.134ns  (logic 13.174ns (62.335%)  route 7.960ns (37.665%))
  Logic Levels:           7  (DSP48E1=7)
  Clock Path Skew:        -0.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.747ns = ( 22.747 - 20.000 ) 
    Source Clock Delay      (SCD):    3.166ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13400, routed)       1.872     3.166    design_1_i/cnn_0/inst/grp_conv_2_fu_5065/ap_clk
    DSP48_X3Y10          DSP48E1                                      r  design_1_i/cnn_0/inst/grp_conv_2_fu_5065/add_ln1192_99_fu_9960_p2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y10          DSP48E1 (Prop_dsp48e1_CLK_P[9])
                                                      0.434     3.600 r  design_1_i/cnn_0/inst/grp_conv_2_fu_5065/add_ln1192_99_fu_9960_p2/P[9]
                         net (fo=1, routed)           2.190     5.790    design_1_i/cnn_0/inst/grp_conv_2_fu_5065/zext_ln703_34_fu_9987_p1[9]
    DSP48_X2Y8           DSP48E1 (Prop_dsp48e1_C[9]_P[21])
                                                      1.820     7.610 r  design_1_i/cnn_0/inst/grp_conv_2_fu_5065/add_ln1192_100_fu_9995_p2/P[21]
                         net (fo=1, routed)           0.438     8.047    design_1_i/cnn_0/inst/grp_conv_2_fu_5065/zext_ln703_35_fu_10022_p1[21]
    DSP48_X2Y9           DSP48E1 (Prop_dsp48e1_C[21]_P[21])
                                                      1.820     9.867 r  design_1_i/cnn_0/inst/grp_conv_2_fu_5065/add_ln1192_101_fu_10030_p2/P[21]
                         net (fo=1, routed)           0.894    10.761    design_1_i/cnn_0/inst/grp_conv_2_fu_5065/zext_ln703_36_fu_10064_p1[21]
    DSP48_X2Y10          DSP48E1 (Prop_dsp48e1_C[21]_P[8])
                                                      1.820    12.581 r  design_1_i/cnn_0/inst/grp_conv_2_fu_5065/add_ln1192_102_fu_10072_p2/P[8]
                         net (fo=1, routed)           1.450    14.032    design_1_i/cnn_0/inst/grp_conv_2_fu_5065/zext_ln703_37_fu_10107_p1[8]
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_C[8]_P[20])
                                                      1.820    15.852 r  design_1_i/cnn_0/inst/grp_conv_2_fu_5065/add_ln1192_103_fu_10115_p2/P[20]
                         net (fo=1, routed)           0.865    16.717    design_1_i/cnn_0/inst/grp_conv_2_fu_5065/zext_ln703_38_fu_10150_p1[20]
    DSP48_X1Y14          DSP48E1 (Prop_dsp48e1_C[20]_P[21])
                                                      1.820    18.537 r  design_1_i/cnn_0/inst/grp_conv_2_fu_5065/add_ln1192_104_fu_10158_p2/P[21]
                         net (fo=1, routed)           0.784    19.321    design_1_i/cnn_0/inst/grp_conv_2_fu_5065/zext_ln703_39_fu_10193_p1[21]
    DSP48_X1Y13          DSP48E1 (Prop_dsp48e1_C[21]_P[20])
                                                      1.820    21.141 r  design_1_i/cnn_0/inst/grp_conv_2_fu_5065/add_ln1192_105_fu_10201_p2/P[20]
                         net (fo=1, routed)           0.861    22.002    design_1_i/cnn_0/inst/grp_conv_2_fu_5065/add_ln1192_105_fu_10201_p2_n_97
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_C[20]_P[14])
                                                      1.820    23.822 r  design_1_i/cnn_0/inst/grp_conv_2_fu_5065/add_ln1192_106_fu_10267_p2/P[14]
                         net (fo=1, routed)           0.477    24.300    design_1_i/cnn_0/inst/grp_conv_2_fu_5065/phi_ln1117_40_reg_6272_pp0_iter11_reg_reg[13]_psdsp_psdsp_n_6
    SLICE_X21Y28         FDRE                                         r  design_1_i/cnn_0/inst/grp_conv_2_fu_5065/phi_ln1117_40_reg_6272_pp0_iter11_reg_reg[13]_psdsp_7/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13400, routed)       1.567    22.747    design_1_i/cnn_0/inst/grp_conv_2_fu_5065/ap_clk
    SLICE_X21Y28         FDRE                                         r  design_1_i/cnn_0/inst/grp_conv_2_fu_5065/phi_ln1117_40_reg_6272_pp0_iter11_reg_reg[13]_psdsp_7/C
                         clock pessimism              0.129    22.875    
                         clock uncertainty           -0.302    22.573    
    SLICE_X21Y28         FDRE (Setup_fdre_C_D)       -0.093    22.480    design_1_i/cnn_0/inst/grp_conv_2_fu_5065/phi_ln1117_40_reg_6272_pp0_iter11_reg_reg[13]_psdsp_7
  -------------------------------------------------------------------
                         required time                         22.480    
                         arrival time                         -24.300    
  -------------------------------------------------------------------
                         slack                                 -1.819    

Slack (VIOLATED) :        -1.818ns  (required time - arrival time)
  Source:                 design_1_i/cnn_0/inst/grp_conv_2_fu_5065/add_ln1192_99_fu_9960_p2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/cnn_0/inst/grp_conv_2_fu_5065/phi_ln1117_40_reg_6272_pp0_iter11_reg_reg[13]_psdsp_2/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        21.134ns  (logic 13.174ns (62.335%)  route 7.960ns (37.665%))
  Logic Levels:           7  (DSP48E1=7)
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.747ns = ( 22.747 - 20.000 ) 
    Source Clock Delay      (SCD):    3.166ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13400, routed)       1.872     3.166    design_1_i/cnn_0/inst/grp_conv_2_fu_5065/ap_clk
    DSP48_X3Y10          DSP48E1                                      r  design_1_i/cnn_0/inst/grp_conv_2_fu_5065/add_ln1192_99_fu_9960_p2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y10          DSP48E1 (Prop_dsp48e1_CLK_P[9])
                                                      0.434     3.600 r  design_1_i/cnn_0/inst/grp_conv_2_fu_5065/add_ln1192_99_fu_9960_p2/P[9]
                         net (fo=1, routed)           2.190     5.790    design_1_i/cnn_0/inst/grp_conv_2_fu_5065/zext_ln703_34_fu_9987_p1[9]
    DSP48_X2Y8           DSP48E1 (Prop_dsp48e1_C[9]_P[21])
                                                      1.820     7.610 r  design_1_i/cnn_0/inst/grp_conv_2_fu_5065/add_ln1192_100_fu_9995_p2/P[21]
                         net (fo=1, routed)           0.438     8.047    design_1_i/cnn_0/inst/grp_conv_2_fu_5065/zext_ln703_35_fu_10022_p1[21]
    DSP48_X2Y9           DSP48E1 (Prop_dsp48e1_C[21]_P[21])
                                                      1.820     9.867 r  design_1_i/cnn_0/inst/grp_conv_2_fu_5065/add_ln1192_101_fu_10030_p2/P[21]
                         net (fo=1, routed)           0.894    10.761    design_1_i/cnn_0/inst/grp_conv_2_fu_5065/zext_ln703_36_fu_10064_p1[21]
    DSP48_X2Y10          DSP48E1 (Prop_dsp48e1_C[21]_P[8])
                                                      1.820    12.581 r  design_1_i/cnn_0/inst/grp_conv_2_fu_5065/add_ln1192_102_fu_10072_p2/P[8]
                         net (fo=1, routed)           1.450    14.032    design_1_i/cnn_0/inst/grp_conv_2_fu_5065/zext_ln703_37_fu_10107_p1[8]
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_C[8]_P[20])
                                                      1.820    15.852 r  design_1_i/cnn_0/inst/grp_conv_2_fu_5065/add_ln1192_103_fu_10115_p2/P[20]
                         net (fo=1, routed)           0.865    16.717    design_1_i/cnn_0/inst/grp_conv_2_fu_5065/zext_ln703_38_fu_10150_p1[20]
    DSP48_X1Y14          DSP48E1 (Prop_dsp48e1_C[20]_P[21])
                                                      1.820    18.537 r  design_1_i/cnn_0/inst/grp_conv_2_fu_5065/add_ln1192_104_fu_10158_p2/P[21]
                         net (fo=1, routed)           0.784    19.321    design_1_i/cnn_0/inst/grp_conv_2_fu_5065/zext_ln703_39_fu_10193_p1[21]
    DSP48_X1Y13          DSP48E1 (Prop_dsp48e1_C[21]_P[20])
                                                      1.820    21.141 r  design_1_i/cnn_0/inst/grp_conv_2_fu_5065/add_ln1192_105_fu_10201_p2/P[20]
                         net (fo=1, routed)           0.861    22.002    design_1_i/cnn_0/inst/grp_conv_2_fu_5065/add_ln1192_105_fu_10201_p2_n_97
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_C[20]_P[19])
                                                      1.820    23.822 r  design_1_i/cnn_0/inst/grp_conv_2_fu_5065/add_ln1192_106_fu_10267_p2/P[19]
                         net (fo=1, routed)           0.477    24.300    design_1_i/cnn_0/inst/grp_conv_2_fu_5065/phi_ln1117_40_reg_6272_pp0_iter11_reg_reg[13]_psdsp_psdsp_n_1
    SLICE_X21Y29         FDRE                                         r  design_1_i/cnn_0/inst/grp_conv_2_fu_5065/phi_ln1117_40_reg_6272_pp0_iter11_reg_reg[13]_psdsp_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13400, routed)       1.568    22.747    design_1_i/cnn_0/inst/grp_conv_2_fu_5065/ap_clk
    SLICE_X21Y29         FDRE                                         r  design_1_i/cnn_0/inst/grp_conv_2_fu_5065/phi_ln1117_40_reg_6272_pp0_iter11_reg_reg[13]_psdsp_2/C
                         clock pessimism              0.129    22.876    
                         clock uncertainty           -0.302    22.574    
    SLICE_X21Y29         FDRE (Setup_fdre_C_D)       -0.093    22.481    design_1_i/cnn_0/inst/grp_conv_2_fu_5065/phi_ln1117_40_reg_6272_pp0_iter11_reg_reg[13]_psdsp_2
  -------------------------------------------------------------------
                         required time                         22.481    
                         arrival time                         -24.300    
  -------------------------------------------------------------------
                         slack                                 -1.818    

Slack (VIOLATED) :        -1.814ns  (required time - arrival time)
  Source:                 design_1_i/cnn_0/inst/grp_conv_2_fu_5065/add_ln1192_99_fu_9960_p2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/cnn_0/inst/grp_conv_2_fu_5065/phi_ln1117_40_reg_6272_pp0_iter11_reg_reg[13]_psdsp_1/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        21.174ns  (logic 13.174ns (62.218%)  route 8.000ns (37.782%))
  Logic Levels:           7  (DSP48E1=7)
  Clock Path Skew:        -0.295ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.741ns = ( 22.742 - 20.000 ) 
    Source Clock Delay      (SCD):    3.166ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13400, routed)       1.872     3.166    design_1_i/cnn_0/inst/grp_conv_2_fu_5065/ap_clk
    DSP48_X3Y10          DSP48E1                                      r  design_1_i/cnn_0/inst/grp_conv_2_fu_5065/add_ln1192_99_fu_9960_p2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y10          DSP48E1 (Prop_dsp48e1_CLK_P[9])
                                                      0.434     3.600 r  design_1_i/cnn_0/inst/grp_conv_2_fu_5065/add_ln1192_99_fu_9960_p2/P[9]
                         net (fo=1, routed)           2.190     5.790    design_1_i/cnn_0/inst/grp_conv_2_fu_5065/zext_ln703_34_fu_9987_p1[9]
    DSP48_X2Y8           DSP48E1 (Prop_dsp48e1_C[9]_P[21])
                                                      1.820     7.610 r  design_1_i/cnn_0/inst/grp_conv_2_fu_5065/add_ln1192_100_fu_9995_p2/P[21]
                         net (fo=1, routed)           0.438     8.047    design_1_i/cnn_0/inst/grp_conv_2_fu_5065/zext_ln703_35_fu_10022_p1[21]
    DSP48_X2Y9           DSP48E1 (Prop_dsp48e1_C[21]_P[21])
                                                      1.820     9.867 r  design_1_i/cnn_0/inst/grp_conv_2_fu_5065/add_ln1192_101_fu_10030_p2/P[21]
                         net (fo=1, routed)           0.894    10.761    design_1_i/cnn_0/inst/grp_conv_2_fu_5065/zext_ln703_36_fu_10064_p1[21]
    DSP48_X2Y10          DSP48E1 (Prop_dsp48e1_C[21]_P[8])
                                                      1.820    12.581 r  design_1_i/cnn_0/inst/grp_conv_2_fu_5065/add_ln1192_102_fu_10072_p2/P[8]
                         net (fo=1, routed)           1.450    14.032    design_1_i/cnn_0/inst/grp_conv_2_fu_5065/zext_ln703_37_fu_10107_p1[8]
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_C[8]_P[20])
                                                      1.820    15.852 r  design_1_i/cnn_0/inst/grp_conv_2_fu_5065/add_ln1192_103_fu_10115_p2/P[20]
                         net (fo=1, routed)           0.865    16.717    design_1_i/cnn_0/inst/grp_conv_2_fu_5065/zext_ln703_38_fu_10150_p1[20]
    DSP48_X1Y14          DSP48E1 (Prop_dsp48e1_C[20]_P[21])
                                                      1.820    18.537 r  design_1_i/cnn_0/inst/grp_conv_2_fu_5065/add_ln1192_104_fu_10158_p2/P[21]
                         net (fo=1, routed)           0.784    19.321    design_1_i/cnn_0/inst/grp_conv_2_fu_5065/zext_ln703_39_fu_10193_p1[21]
    DSP48_X1Y13          DSP48E1 (Prop_dsp48e1_C[21]_P[20])
                                                      1.820    21.141 r  design_1_i/cnn_0/inst/grp_conv_2_fu_5065/add_ln1192_105_fu_10201_p2/P[20]
                         net (fo=1, routed)           0.861    22.002    design_1_i/cnn_0/inst/grp_conv_2_fu_5065/add_ln1192_105_fu_10201_p2_n_97
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_C[20]_P[20])
                                                      1.820    23.822 r  design_1_i/cnn_0/inst/grp_conv_2_fu_5065/add_ln1192_106_fu_10267_p2/P[20]
                         net (fo=1, routed)           0.517    24.340    design_1_i/cnn_0/inst/grp_conv_2_fu_5065/phi_ln1117_40_reg_6272_pp0_iter11_reg_reg[13]_psdsp_psdsp_n
    SLICE_X21Y25         FDRE                                         r  design_1_i/cnn_0/inst/grp_conv_2_fu_5065/phi_ln1117_40_reg_6272_pp0_iter11_reg_reg[13]_psdsp_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13400, routed)       1.562    22.742    design_1_i/cnn_0/inst/grp_conv_2_fu_5065/ap_clk
    SLICE_X21Y25         FDRE                                         r  design_1_i/cnn_0/inst/grp_conv_2_fu_5065/phi_ln1117_40_reg_6272_pp0_iter11_reg_reg[13]_psdsp_1/C
                         clock pessimism              0.129    22.870    
                         clock uncertainty           -0.302    22.568    
    SLICE_X21Y25         FDRE (Setup_fdre_C_D)       -0.043    22.525    design_1_i/cnn_0/inst/grp_conv_2_fu_5065/phi_ln1117_40_reg_6272_pp0_iter11_reg_reg[13]_psdsp_1
  -------------------------------------------------------------------
                         required time                         22.525    
                         arrival time                         -24.340    
  -------------------------------------------------------------------
                         slack                                 -1.814    

Slack (VIOLATED) :        -1.814ns  (required time - arrival time)
  Source:                 design_1_i/cnn_0/inst/grp_conv_2_fu_5065/add_ln1192_99_fu_9960_p2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/cnn_0/inst/grp_conv_2_fu_5065/phi_ln1117_40_reg_6272_pp0_iter11_reg_reg[13]_psdsp_8/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        21.175ns  (logic 13.174ns (62.215%)  route 8.001ns (37.785%))
  Logic Levels:           7  (DSP48E1=7)
  Clock Path Skew:        -0.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.747ns = ( 22.747 - 20.000 ) 
    Source Clock Delay      (SCD):    3.166ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13400, routed)       1.872     3.166    design_1_i/cnn_0/inst/grp_conv_2_fu_5065/ap_clk
    DSP48_X3Y10          DSP48E1                                      r  design_1_i/cnn_0/inst/grp_conv_2_fu_5065/add_ln1192_99_fu_9960_p2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y10          DSP48E1 (Prop_dsp48e1_CLK_P[9])
                                                      0.434     3.600 r  design_1_i/cnn_0/inst/grp_conv_2_fu_5065/add_ln1192_99_fu_9960_p2/P[9]
                         net (fo=1, routed)           2.190     5.790    design_1_i/cnn_0/inst/grp_conv_2_fu_5065/zext_ln703_34_fu_9987_p1[9]
    DSP48_X2Y8           DSP48E1 (Prop_dsp48e1_C[9]_P[21])
                                                      1.820     7.610 r  design_1_i/cnn_0/inst/grp_conv_2_fu_5065/add_ln1192_100_fu_9995_p2/P[21]
                         net (fo=1, routed)           0.438     8.047    design_1_i/cnn_0/inst/grp_conv_2_fu_5065/zext_ln703_35_fu_10022_p1[21]
    DSP48_X2Y9           DSP48E1 (Prop_dsp48e1_C[21]_P[21])
                                                      1.820     9.867 r  design_1_i/cnn_0/inst/grp_conv_2_fu_5065/add_ln1192_101_fu_10030_p2/P[21]
                         net (fo=1, routed)           0.894    10.761    design_1_i/cnn_0/inst/grp_conv_2_fu_5065/zext_ln703_36_fu_10064_p1[21]
    DSP48_X2Y10          DSP48E1 (Prop_dsp48e1_C[21]_P[8])
                                                      1.820    12.581 r  design_1_i/cnn_0/inst/grp_conv_2_fu_5065/add_ln1192_102_fu_10072_p2/P[8]
                         net (fo=1, routed)           1.450    14.032    design_1_i/cnn_0/inst/grp_conv_2_fu_5065/zext_ln703_37_fu_10107_p1[8]
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_C[8]_P[20])
                                                      1.820    15.852 r  design_1_i/cnn_0/inst/grp_conv_2_fu_5065/add_ln1192_103_fu_10115_p2/P[20]
                         net (fo=1, routed)           0.865    16.717    design_1_i/cnn_0/inst/grp_conv_2_fu_5065/zext_ln703_38_fu_10150_p1[20]
    DSP48_X1Y14          DSP48E1 (Prop_dsp48e1_C[20]_P[21])
                                                      1.820    18.537 r  design_1_i/cnn_0/inst/grp_conv_2_fu_5065/add_ln1192_104_fu_10158_p2/P[21]
                         net (fo=1, routed)           0.784    19.321    design_1_i/cnn_0/inst/grp_conv_2_fu_5065/zext_ln703_39_fu_10193_p1[21]
    DSP48_X1Y13          DSP48E1 (Prop_dsp48e1_C[21]_P[20])
                                                      1.820    21.141 r  design_1_i/cnn_0/inst/grp_conv_2_fu_5065/add_ln1192_105_fu_10201_p2/P[20]
                         net (fo=1, routed)           0.861    22.002    design_1_i/cnn_0/inst/grp_conv_2_fu_5065/add_ln1192_105_fu_10201_p2_n_97
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_C[20]_P[13])
                                                      1.820    23.822 r  design_1_i/cnn_0/inst/grp_conv_2_fu_5065/add_ln1192_106_fu_10267_p2/P[13]
                         net (fo=1, routed)           0.518    24.341    design_1_i/cnn_0/inst/grp_conv_2_fu_5065/phi_ln1117_40_reg_6272_pp0_iter11_reg_reg[13]_psdsp_psdsp_n_7
    SLICE_X21Y28         FDRE                                         r  design_1_i/cnn_0/inst/grp_conv_2_fu_5065/phi_ln1117_40_reg_6272_pp0_iter11_reg_reg[13]_psdsp_8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13400, routed)       1.567    22.747    design_1_i/cnn_0/inst/grp_conv_2_fu_5065/ap_clk
    SLICE_X21Y28         FDRE                                         r  design_1_i/cnn_0/inst/grp_conv_2_fu_5065/phi_ln1117_40_reg_6272_pp0_iter11_reg_reg[13]_psdsp_8/C
                         clock pessimism              0.129    22.875    
                         clock uncertainty           -0.302    22.573    
    SLICE_X21Y28         FDRE (Setup_fdre_C_D)       -0.047    22.526    design_1_i/cnn_0/inst/grp_conv_2_fu_5065/phi_ln1117_40_reg_6272_pp0_iter11_reg_reg[13]_psdsp_8
  -------------------------------------------------------------------
                         required time                         22.526    
                         arrival time                         -24.341    
  -------------------------------------------------------------------
                         slack                                 -1.814    

Slack (VIOLATED) :        -1.813ns  (required time - arrival time)
  Source:                 design_1_i/cnn_0/inst/grp_conv_2_fu_5065/add_ln1192_99_fu_9960_p2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/cnn_0/inst/grp_conv_2_fu_5065/phi_ln1117_40_reg_6272_pp0_iter11_reg_reg[13]_psdsp_5/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        21.175ns  (logic 13.174ns (62.215%)  route 8.001ns (37.785%))
  Logic Levels:           7  (DSP48E1=7)
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.747ns = ( 22.747 - 20.000 ) 
    Source Clock Delay      (SCD):    3.166ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13400, routed)       1.872     3.166    design_1_i/cnn_0/inst/grp_conv_2_fu_5065/ap_clk
    DSP48_X3Y10          DSP48E1                                      r  design_1_i/cnn_0/inst/grp_conv_2_fu_5065/add_ln1192_99_fu_9960_p2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y10          DSP48E1 (Prop_dsp48e1_CLK_P[9])
                                                      0.434     3.600 r  design_1_i/cnn_0/inst/grp_conv_2_fu_5065/add_ln1192_99_fu_9960_p2/P[9]
                         net (fo=1, routed)           2.190     5.790    design_1_i/cnn_0/inst/grp_conv_2_fu_5065/zext_ln703_34_fu_9987_p1[9]
    DSP48_X2Y8           DSP48E1 (Prop_dsp48e1_C[9]_P[21])
                                                      1.820     7.610 r  design_1_i/cnn_0/inst/grp_conv_2_fu_5065/add_ln1192_100_fu_9995_p2/P[21]
                         net (fo=1, routed)           0.438     8.047    design_1_i/cnn_0/inst/grp_conv_2_fu_5065/zext_ln703_35_fu_10022_p1[21]
    DSP48_X2Y9           DSP48E1 (Prop_dsp48e1_C[21]_P[21])
                                                      1.820     9.867 r  design_1_i/cnn_0/inst/grp_conv_2_fu_5065/add_ln1192_101_fu_10030_p2/P[21]
                         net (fo=1, routed)           0.894    10.761    design_1_i/cnn_0/inst/grp_conv_2_fu_5065/zext_ln703_36_fu_10064_p1[21]
    DSP48_X2Y10          DSP48E1 (Prop_dsp48e1_C[21]_P[8])
                                                      1.820    12.581 r  design_1_i/cnn_0/inst/grp_conv_2_fu_5065/add_ln1192_102_fu_10072_p2/P[8]
                         net (fo=1, routed)           1.450    14.032    design_1_i/cnn_0/inst/grp_conv_2_fu_5065/zext_ln703_37_fu_10107_p1[8]
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_C[8]_P[20])
                                                      1.820    15.852 r  design_1_i/cnn_0/inst/grp_conv_2_fu_5065/add_ln1192_103_fu_10115_p2/P[20]
                         net (fo=1, routed)           0.865    16.717    design_1_i/cnn_0/inst/grp_conv_2_fu_5065/zext_ln703_38_fu_10150_p1[20]
    DSP48_X1Y14          DSP48E1 (Prop_dsp48e1_C[20]_P[21])
                                                      1.820    18.537 r  design_1_i/cnn_0/inst/grp_conv_2_fu_5065/add_ln1192_104_fu_10158_p2/P[21]
                         net (fo=1, routed)           0.784    19.321    design_1_i/cnn_0/inst/grp_conv_2_fu_5065/zext_ln703_39_fu_10193_p1[21]
    DSP48_X1Y13          DSP48E1 (Prop_dsp48e1_C[21]_P[20])
                                                      1.820    21.141 r  design_1_i/cnn_0/inst/grp_conv_2_fu_5065/add_ln1192_105_fu_10201_p2/P[20]
                         net (fo=1, routed)           0.861    22.002    design_1_i/cnn_0/inst/grp_conv_2_fu_5065/add_ln1192_105_fu_10201_p2_n_97
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_C[20]_P[16])
                                                      1.820    23.822 r  design_1_i/cnn_0/inst/grp_conv_2_fu_5065/add_ln1192_106_fu_10267_p2/P[16]
                         net (fo=1, routed)           0.518    24.341    design_1_i/cnn_0/inst/grp_conv_2_fu_5065/phi_ln1117_40_reg_6272_pp0_iter11_reg_reg[13]_psdsp_psdsp_n_4
    SLICE_X21Y30         FDRE                                         r  design_1_i/cnn_0/inst/grp_conv_2_fu_5065/phi_ln1117_40_reg_6272_pp0_iter11_reg_reg[13]_psdsp_5/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13400, routed)       1.568    22.747    design_1_i/cnn_0/inst/grp_conv_2_fu_5065/ap_clk
    SLICE_X21Y30         FDRE                                         r  design_1_i/cnn_0/inst/grp_conv_2_fu_5065/phi_ln1117_40_reg_6272_pp0_iter11_reg_reg[13]_psdsp_5/C
                         clock pessimism              0.129    22.876    
                         clock uncertainty           -0.302    22.574    
    SLICE_X21Y30         FDRE (Setup_fdre_C_D)       -0.047    22.527    design_1_i/cnn_0/inst/grp_conv_2_fu_5065/phi_ln1117_40_reg_6272_pp0_iter11_reg_reg[13]_psdsp_5
  -------------------------------------------------------------------
                         required time                         22.527    
                         arrival time                         -24.341    
  -------------------------------------------------------------------
                         slack                                 -1.813    

Slack (VIOLATED) :        -1.811ns  (required time - arrival time)
  Source:                 design_1_i/cnn_0/inst/grp_conv_2_fu_5065/add_ln1192_99_fu_9960_p2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/cnn_0/inst/grp_conv_2_fu_5065/phi_ln1117_40_reg_6272_pp0_iter11_reg_reg[13]_psdsp_13/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        21.174ns  (logic 13.174ns (62.218%)  route 8.000ns (37.782%))
  Logic Levels:           7  (DSP48E1=7)
  Clock Path Skew:        -0.292ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.744ns = ( 22.744 - 20.000 ) 
    Source Clock Delay      (SCD):    3.166ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13400, routed)       1.872     3.166    design_1_i/cnn_0/inst/grp_conv_2_fu_5065/ap_clk
    DSP48_X3Y10          DSP48E1                                      r  design_1_i/cnn_0/inst/grp_conv_2_fu_5065/add_ln1192_99_fu_9960_p2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y10          DSP48E1 (Prop_dsp48e1_CLK_P[9])
                                                      0.434     3.600 r  design_1_i/cnn_0/inst/grp_conv_2_fu_5065/add_ln1192_99_fu_9960_p2/P[9]
                         net (fo=1, routed)           2.190     5.790    design_1_i/cnn_0/inst/grp_conv_2_fu_5065/zext_ln703_34_fu_9987_p1[9]
    DSP48_X2Y8           DSP48E1 (Prop_dsp48e1_C[9]_P[21])
                                                      1.820     7.610 r  design_1_i/cnn_0/inst/grp_conv_2_fu_5065/add_ln1192_100_fu_9995_p2/P[21]
                         net (fo=1, routed)           0.438     8.047    design_1_i/cnn_0/inst/grp_conv_2_fu_5065/zext_ln703_35_fu_10022_p1[21]
    DSP48_X2Y9           DSP48E1 (Prop_dsp48e1_C[21]_P[21])
                                                      1.820     9.867 r  design_1_i/cnn_0/inst/grp_conv_2_fu_5065/add_ln1192_101_fu_10030_p2/P[21]
                         net (fo=1, routed)           0.894    10.761    design_1_i/cnn_0/inst/grp_conv_2_fu_5065/zext_ln703_36_fu_10064_p1[21]
    DSP48_X2Y10          DSP48E1 (Prop_dsp48e1_C[21]_P[8])
                                                      1.820    12.581 r  design_1_i/cnn_0/inst/grp_conv_2_fu_5065/add_ln1192_102_fu_10072_p2/P[8]
                         net (fo=1, routed)           1.450    14.032    design_1_i/cnn_0/inst/grp_conv_2_fu_5065/zext_ln703_37_fu_10107_p1[8]
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_C[8]_P[20])
                                                      1.820    15.852 r  design_1_i/cnn_0/inst/grp_conv_2_fu_5065/add_ln1192_103_fu_10115_p2/P[20]
                         net (fo=1, routed)           0.865    16.717    design_1_i/cnn_0/inst/grp_conv_2_fu_5065/zext_ln703_38_fu_10150_p1[20]
    DSP48_X1Y14          DSP48E1 (Prop_dsp48e1_C[20]_P[21])
                                                      1.820    18.537 r  design_1_i/cnn_0/inst/grp_conv_2_fu_5065/add_ln1192_104_fu_10158_p2/P[21]
                         net (fo=1, routed)           0.784    19.321    design_1_i/cnn_0/inst/grp_conv_2_fu_5065/zext_ln703_39_fu_10193_p1[21]
    DSP48_X1Y13          DSP48E1 (Prop_dsp48e1_C[21]_P[20])
                                                      1.820    21.141 r  design_1_i/cnn_0/inst/grp_conv_2_fu_5065/add_ln1192_105_fu_10201_p2/P[20]
                         net (fo=1, routed)           0.861    22.002    design_1_i/cnn_0/inst/grp_conv_2_fu_5065/add_ln1192_105_fu_10201_p2_n_97
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_C[20]_P[8])
                                                      1.820    23.822 r  design_1_i/cnn_0/inst/grp_conv_2_fu_5065/add_ln1192_106_fu_10267_p2/P[8]
                         net (fo=1, routed)           0.517    24.340    design_1_i/cnn_0/inst/grp_conv_2_fu_5065/phi_ln1117_40_reg_6272_pp0_iter11_reg_reg[13]_psdsp_psdsp_n_12
    SLICE_X21Y27         FDRE                                         r  design_1_i/cnn_0/inst/grp_conv_2_fu_5065/phi_ln1117_40_reg_6272_pp0_iter11_reg_reg[13]_psdsp_13/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13400, routed)       1.565    22.744    design_1_i/cnn_0/inst/grp_conv_2_fu_5065/ap_clk
    SLICE_X21Y27         FDRE                                         r  design_1_i/cnn_0/inst/grp_conv_2_fu_5065/phi_ln1117_40_reg_6272_pp0_iter11_reg_reg[13]_psdsp_13/C
                         clock pessimism              0.129    22.873    
                         clock uncertainty           -0.302    22.571    
    SLICE_X21Y27         FDRE (Setup_fdre_C_D)       -0.043    22.528    design_1_i/cnn_0/inst/grp_conv_2_fu_5065/phi_ln1117_40_reg_6272_pp0_iter11_reg_reg[13]_psdsp_13
  -------------------------------------------------------------------
                         required time                         22.528    
                         arrival time                         -24.340    
  -------------------------------------------------------------------
                         slack                                 -1.811    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.006ns  (arrival time - required time)
  Source:                 design_1_i/cnn_0/inst/grp_conv_2_fu_5065/ap_phi_reg_pp0_iter9_phi_ln1117_42_reg_6320_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/cnn_0/inst/grp_conv_2_fu_5065/phi_ln1117_42_reg_6320_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.141ns (41.621%)  route 0.198ns (58.379%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13400, routed)       0.553     0.889    design_1_i/cnn_0/inst/grp_conv_2_fu_5065/ap_clk
    SLICE_X52Y33         FDRE                                         r  design_1_i/cnn_0/inst/grp_conv_2_fu_5065/ap_phi_reg_pp0_iter9_phi_ln1117_42_reg_6320_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y33         FDRE (Prop_fdre_C_Q)         0.141     1.030 r  design_1_i/cnn_0/inst/grp_conv_2_fu_5065/ap_phi_reg_pp0_iter9_phi_ln1117_42_reg_6320_reg[8]/Q
                         net (fo=1, routed)           0.198     1.227    design_1_i/cnn_0/inst/grp_conv_2_fu_5065/ap_phi_reg_pp0_iter9_phi_ln1117_42_reg_6320[8]
    SLICE_X49Y31         FDRE                                         r  design_1_i/cnn_0/inst/grp_conv_2_fu_5065/phi_ln1117_42_reg_6320_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13400, routed)       0.820     1.186    design_1_i/cnn_0/inst/grp_conv_2_fu_5065/ap_clk
    SLICE_X49Y31         FDRE                                         r  design_1_i/cnn_0/inst/grp_conv_2_fu_5065/phi_ln1117_42_reg_6320_reg[8]/C
                         clock pessimism             -0.035     1.151    
    SLICE_X49Y31         FDRE (Hold_fdre_C_D)         0.070     1.221    design_1_i/cnn_0/inst/grp_conv_2_fu_5065/phi_ln1117_42_reg_6320_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.221    
                         arrival time                           1.227    
  -------------------------------------------------------------------
                         slack                                  0.006    

Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 design_1_i/cnn_0/inst/grp_conv_2_fu_5065/select_ln37_reg_11526_pp0_iter1_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/cnn_0/inst/grp_conv_2_fu_5065/select_ln37_reg_11526_pp0_iter5_reg_reg[1]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.164ns (42.191%)  route 0.225ns (57.809%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13400, routed)       0.561     0.897    design_1_i/cnn_0/inst/grp_conv_2_fu_5065/ap_clk
    SLICE_X46Y40         FDRE                                         r  design_1_i/cnn_0/inst/grp_conv_2_fu_5065/select_ln37_reg_11526_pp0_iter1_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y40         FDRE (Prop_fdre_C_Q)         0.164     1.061 r  design_1_i/cnn_0/inst/grp_conv_2_fu_5065/select_ln37_reg_11526_pp0_iter1_reg_reg[1]/Q
                         net (fo=1, routed)           0.225     1.285    design_1_i/cnn_0/inst/grp_conv_2_fu_5065/select_ln37_reg_11526_pp0_iter1_reg[1]
    SLICE_X50Y40         SRL16E                                       r  design_1_i/cnn_0/inst/grp_conv_2_fu_5065/select_ln37_reg_11526_pp0_iter5_reg_reg[1]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13400, routed)       0.824     1.190    design_1_i/cnn_0/inst/grp_conv_2_fu_5065/ap_clk
    SLICE_X50Y40         SRL16E                                       r  design_1_i/cnn_0/inst/grp_conv_2_fu_5065/select_ln37_reg_11526_pp0_iter5_reg_reg[1]_srl4/CLK
                         clock pessimism             -0.035     1.155    
    SLICE_X50Y40         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     1.264    design_1_i/cnn_0/inst/grp_conv_2_fu_5065/select_ln37_reg_11526_pp0_iter5_reg_reg[1]_srl4
  -------------------------------------------------------------------
                         required time                         -1.264    
                         arrival time                           1.285    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 design_1_i/cnn_0/inst/grp_conv_2_fu_5065/select_ln37_reg_11526_pp0_iter1_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/cnn_0/inst/grp_conv_2_fu_5065/select_ln37_reg_11526_pp0_iter5_reg_reg[3]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.164ns (42.082%)  route 0.226ns (57.918%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13400, routed)       0.561     0.897    design_1_i/cnn_0/inst/grp_conv_2_fu_5065/ap_clk
    SLICE_X46Y40         FDRE                                         r  design_1_i/cnn_0/inst/grp_conv_2_fu_5065/select_ln37_reg_11526_pp0_iter1_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y40         FDRE (Prop_fdre_C_Q)         0.164     1.061 r  design_1_i/cnn_0/inst/grp_conv_2_fu_5065/select_ln37_reg_11526_pp0_iter1_reg_reg[3]/Q
                         net (fo=1, routed)           0.226     1.286    design_1_i/cnn_0/inst/grp_conv_2_fu_5065/select_ln37_reg_11526_pp0_iter1_reg[3]
    SLICE_X50Y40         SRL16E                                       r  design_1_i/cnn_0/inst/grp_conv_2_fu_5065/select_ln37_reg_11526_pp0_iter5_reg_reg[3]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13400, routed)       0.824     1.190    design_1_i/cnn_0/inst/grp_conv_2_fu_5065/ap_clk
    SLICE_X50Y40         SRL16E                                       r  design_1_i/cnn_0/inst/grp_conv_2_fu_5065/select_ln37_reg_11526_pp0_iter5_reg_reg[3]_srl4/CLK
                         clock pessimism             -0.035     1.155    
    SLICE_X50Y40         SRL16E (Hold_srl16e_CLK_D)
                                                      0.108     1.263    design_1_i/cnn_0/inst/grp_conv_2_fu_5065/select_ln37_reg_11526_pp0_iter5_reg_reg[3]_srl4
  -------------------------------------------------------------------
                         required time                         -1.263    
                         arrival time                           1.286    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 design_1_i/cnn_0/inst/grp_conv_2_fu_5065/ap_phi_reg_pp0_iter9_phi_ln1117_39_reg_6248_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/cnn_0/inst/grp_conv_2_fu_5065/phi_ln1117_39_reg_6248_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.141ns (38.510%)  route 0.225ns (61.490%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13400, routed)       0.552     0.888    design_1_i/cnn_0/inst/grp_conv_2_fu_5065/ap_clk
    SLICE_X51Y17         FDRE                                         r  design_1_i/cnn_0/inst/grp_conv_2_fu_5065/ap_phi_reg_pp0_iter9_phi_ln1117_39_reg_6248_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y17         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  design_1_i/cnn_0/inst/grp_conv_2_fu_5065/ap_phi_reg_pp0_iter9_phi_ln1117_39_reg_6248_reg[0]/Q
                         net (fo=1, routed)           0.225     1.254    design_1_i/cnn_0/inst/grp_conv_2_fu_5065/ap_phi_reg_pp0_iter9_phi_ln1117_39_reg_6248[0]
    SLICE_X41Y19         FDRE                                         r  design_1_i/cnn_0/inst/grp_conv_2_fu_5065/phi_ln1117_39_reg_6248_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13400, routed)       0.819     1.185    design_1_i/cnn_0/inst/grp_conv_2_fu_5065/ap_clk
    SLICE_X41Y19         FDRE                                         r  design_1_i/cnn_0/inst/grp_conv_2_fu_5065/phi_ln1117_39_reg_6248_reg[0]/C
                         clock pessimism             -0.035     1.150    
    SLICE_X41Y19         FDRE (Hold_fdre_C_D)         0.070     1.220    design_1_i/cnn_0/inst/grp_conv_2_fu_5065/phi_ln1117_39_reg_6248_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.220    
                         arrival time                           1.254    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 design_1_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[9].bram_wrdata_int_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/cnn_0_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIBDI[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.164ns (42.591%)  route 0.221ns (57.409%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.266ns
    Source Clock Delay      (SCD):    0.930ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13400, routed)       0.594     0.930    design_1_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/s_axi_aclk
    SLICE_X22Y42         FDRE                                         r  design_1_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[9].bram_wrdata_int_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y42         FDRE (Prop_fdre_C_Q)         0.164     1.094 r  design_1_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[9].bram_wrdata_int_reg[9]/Q
                         net (fo=1, routed)           0.221     1.315    design_1_i/cnn_0_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dinb[9]
    RAMB36_X1Y7          RAMB36E1                                     r  design_1_i/cnn_0_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIBDI[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13400, routed)       0.900     1.266    design_1_i/cnn_0_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y7          RAMB36E1                                     r  design_1_i/cnn_0_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism             -0.282     0.984    
    RAMB36_X1Y7          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[9])
                                                      0.296     1.280    design_1_i/cnn_0_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         -1.280    
                         arrival time                           1.315    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 design_1_i/cnn_0/inst/grp_conv_2_fu_5065/phi_ln1117_36_reg_6176_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/cnn_0/inst/grp_conv_2_fu_5065/phi_ln1117_36_reg_6176_pp0_iter10_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.207%)  route 0.228ns (61.793%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.183ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13400, routed)       0.548     0.884    design_1_i/cnn_0/inst/grp_conv_2_fu_5065/ap_clk
    SLICE_X53Y28         FDRE                                         r  design_1_i/cnn_0/inst/grp_conv_2_fu_5065/phi_ln1117_36_reg_6176_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y28         FDRE (Prop_fdre_C_Q)         0.141     1.025 r  design_1_i/cnn_0/inst/grp_conv_2_fu_5065/phi_ln1117_36_reg_6176_reg[10]/Q
                         net (fo=1, routed)           0.228     1.253    design_1_i/cnn_0/inst/grp_conv_2_fu_5065/phi_ln1117_36_reg_6176[10]
    SLICE_X45Y28         FDRE                                         r  design_1_i/cnn_0/inst/grp_conv_2_fu_5065/phi_ln1117_36_reg_6176_pp0_iter10_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13400, routed)       0.817     1.183    design_1_i/cnn_0/inst/grp_conv_2_fu_5065/ap_clk
    SLICE_X45Y28         FDRE                                         r  design_1_i/cnn_0/inst/grp_conv_2_fu_5065/phi_ln1117_36_reg_6176_pp0_iter10_reg_reg[10]/C
                         clock pessimism             -0.035     1.148    
    SLICE_X45Y28         FDRE (Hold_fdre_C_D)         0.070     1.218    design_1_i/cnn_0/inst/grp_conv_2_fu_5065/phi_ln1117_36_reg_6176_pp0_iter10_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.218    
                         arrival time                           1.253    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 design_1_i/cnn_0/inst/grp_conv_2_fu_5065/icmp_ln11_reg_11515_pp0_iter1_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/cnn_0/inst/grp_conv_2_fu_5065/icmp_ln11_reg_11515_pp0_iter5_reg_reg[0]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.193ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13400, routed)       0.561     0.897    design_1_i/cnn_0/inst/grp_conv_2_fu_5065/ap_clk
    SLICE_X47Y40         FDRE                                         r  design_1_i/cnn_0/inst/grp_conv_2_fu_5065/icmp_ln11_reg_11515_pp0_iter1_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y40         FDRE (Prop_fdre_C_Q)         0.141     1.038 r  design_1_i/cnn_0/inst/grp_conv_2_fu_5065/icmp_ln11_reg_11515_pp0_iter1_reg_reg[0]/Q
                         net (fo=1, routed)           0.110     1.148    design_1_i/cnn_0/inst/grp_conv_2_fu_5065/icmp_ln11_reg_11515_pp0_iter1_reg
    SLICE_X46Y39         SRL16E                                       r  design_1_i/cnn_0/inst/grp_conv_2_fu_5065/icmp_ln11_reg_11515_pp0_iter5_reg_reg[0]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13400, routed)       0.827     1.193    design_1_i/cnn_0/inst/grp_conv_2_fu_5065/ap_clk
    SLICE_X46Y39         SRL16E                                       r  design_1_i/cnn_0/inst/grp_conv_2_fu_5065/icmp_ln11_reg_11515_pp0_iter5_reg_reg[0]_srl4/CLK
                         clock pessimism             -0.281     0.912    
    SLICE_X46Y39         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.095    design_1_i/cnn_0/inst/grp_conv_2_fu_5065/icmp_ln11_reg_11515_pp0_iter5_reg_reg[0]_srl4
  -------------------------------------------------------------------
                         required time                         -1.095    
                         arrival time                           1.148    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.175ns
    Source Clock Delay      (SCD):    0.879ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13400, routed)       0.543     0.879    design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X43Y74         FDRE                                         r  design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y74         FDRE (Prop_fdre_C_Q)         0.141     1.020 r  design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/Q
                         net (fo=1, routed)           0.110     1.130    design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[15]
    SLICE_X42Y73         SRL16E                                       r  design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13400, routed)       0.809     1.175    design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X42Y73         SRL16E                                       r  design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/CLK
                         clock pessimism             -0.282     0.893    
    SLICE_X42Y73         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.076    design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4
  -------------------------------------------------------------------
                         required time                         -1.076    
                         arrival time                           1.130    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 design_1_i/cnn_0/inst/grp_conv_2_fu_5065/ap_phi_reg_pp0_iter9_phi_ln1117_51_reg_6536_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/cnn_0/inst/grp_conv_2_fu_5065/phi_ln1117_51_reg_6536_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.141ns (36.420%)  route 0.246ns (63.580%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.194ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13400, routed)       0.556     0.891    design_1_i/cnn_0/inst/grp_conv_2_fu_5065/ap_clk
    SLICE_X51Y11         FDRE                                         r  design_1_i/cnn_0/inst/grp_conv_2_fu_5065/ap_phi_reg_pp0_iter9_phi_ln1117_51_reg_6536_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y11         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  design_1_i/cnn_0/inst/grp_conv_2_fu_5065/ap_phi_reg_pp0_iter9_phi_ln1117_51_reg_6536_reg[6]/Q
                         net (fo=1, routed)           0.246     1.279    design_1_i/cnn_0/inst/grp_conv_2_fu_5065/ap_phi_reg_pp0_iter9_phi_ln1117_51_reg_6536[6]
    SLICE_X46Y8          FDRE                                         r  design_1_i/cnn_0/inst/grp_conv_2_fu_5065/phi_ln1117_51_reg_6536_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13400, routed)       0.828     1.194    design_1_i/cnn_0/inst/grp_conv_2_fu_5065/ap_clk
    SLICE_X46Y8          FDRE                                         r  design_1_i/cnn_0/inst/grp_conv_2_fu_5065/phi_ln1117_51_reg_6536_reg[6]/C
                         clock pessimism             -0.035     1.159    
    SLICE_X46Y8          FDRE (Hold_fdre_C_D)         0.063     1.222    design_1_i/cnn_0/inst/grp_conv_2_fu_5065/phi_ln1117_51_reg_6536_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.222    
                         arrival time                           1.279    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 design_1_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[5].bram_wrdata_int_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/cnn_0_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIBDI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.148ns (39.211%)  route 0.229ns (60.789%))
  Logic Levels:           0  
  Clock Path Skew:        0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.266ns
    Source Clock Delay      (SCD):    0.930ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13400, routed)       0.594     0.930    design_1_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/s_axi_aclk
    SLICE_X20Y41         FDRE                                         r  design_1_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[5].bram_wrdata_int_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y41         FDRE (Prop_fdre_C_Q)         0.148     1.078 r  design_1_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[5].bram_wrdata_int_reg[5]/Q
                         net (fo=1, routed)           0.229     1.307    design_1_i/cnn_0_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dinb[5]
    RAMB36_X1Y7          RAMB36E1                                     r  design_1_i/cnn_0_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIBDI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13400, routed)       0.900     1.266    design_1_i/cnn_0_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y7          RAMB36E1                                     r  design_1_i/cnn_0_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism             -0.263     1.003    
    RAMB36_X1Y7          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[5])
                                                      0.243     1.246    design_1_i/cnn_0_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         -1.246    
                         arrival time                           1.307    
  -------------------------------------------------------------------
                         slack                                  0.061    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     DSP48E1/CLK  n/a            3.884         20.000      16.116     DSP48_X0Y7    design_1_i/cnn_0/inst/grp_conv_2_fu_5065/add_ln1192_113_fu_10541_p2/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         20.000      16.116     DSP48_X4Y2    design_1_i/cnn_0/inst/grp_conv_2_fu_5065/add_ln1192_92_fu_9661_p2/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         20.000      16.116     DSP48_X4Y55   design_1_i/cnn_0/inst/grp_conv_1_fu_5234/add_ln1192_134_fu_4875_p2/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         20.000      16.116     DSP48_X1Y17   design_1_i/cnn_0/inst/grp_conv_2_fu_5065/add_ln1192_119_fu_10779_p2/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         20.000      16.116     DSP48_X2Y14   design_1_i/cnn_0/inst/grp_conv_2_fu_5065/add_ln1192_78_fu_9063_p2/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         20.000      16.116     DSP48_X3Y10   design_1_i/cnn_0/inst/grp_conv_2_fu_5065/add_ln1192_99_fu_9960_p2/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         20.000      16.116     DSP48_X4Y52   design_1_i/cnn_0/inst/grp_conv_1_fu_5234/add_ln1192_142_fu_5099_p2/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         20.000      16.116     DSP48_X4Y16   design_1_i/cnn_0/inst/grp_conv_2_fu_5065/add_ln1192_85_fu_9362_p2/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         20.000      16.116     DSP48_X2Y47   design_1_i/cnn_0/inst/grp_conv_1_fu_5234/add_ln1192_126_fu_3671_p2/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.687         20.000      16.313     DSP48_X3Y57   design_1_i/cnn_0/inst/grp_conv_1_fu_5234/add_ln1192_137_fu_4909_p2/CLK
Low Pulse Width   Slow    RAMS32/CLK   n/a            1.250         10.000      8.750      SLICE_X82Y34  design_1_i/cnn_0/inst/max_pool_1_out_c_0_6_U/cnn_max_pool_1_oucjv_ram_U/ram_reg_0_15_0_0__0/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK   n/a            1.250         10.000      8.750      SLICE_X82Y34  design_1_i/cnn_0/inst/max_pool_1_out_c_0_6_U/cnn_max_pool_1_oucjv_ram_U/ram_reg_0_15_0_0__10/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK   n/a            1.250         10.000      8.750      SLICE_X82Y34  design_1_i/cnn_0/inst/max_pool_1_out_c_0_6_U/cnn_max_pool_1_oucjv_ram_U/ram_reg_0_15_0_0__12/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK   n/a            1.250         10.000      8.750      SLICE_X82Y34  design_1_i/cnn_0/inst/max_pool_1_out_c_0_6_U/cnn_max_pool_1_oucjv_ram_U/ram_reg_0_15_0_0__14/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK   n/a            1.250         10.000      8.750      SLICE_X50Y37  design_1_i/cnn_0/inst/max_pool_1_out_c_1_1_U/cnn_max_pool_1_oucpw_ram_U/ram_reg_0_15_0_0__15/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK   n/a            1.250         10.000      8.750      SLICE_X50Y37  design_1_i/cnn_0/inst/max_pool_1_out_c_1_1_U/cnn_max_pool_1_oucpw_ram_U/ram_reg_0_15_0_0__17/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK   n/a            1.250         10.000      8.750      SLICE_X50Y37  design_1_i/cnn_0/inst/max_pool_1_out_c_1_1_U/cnn_max_pool_1_oucpw_ram_U/ram_reg_0_15_0_0__19/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK   n/a            1.250         10.000      8.750      SLICE_X50Y37  design_1_i/cnn_0/inst/max_pool_1_out_c_1_1_U/cnn_max_pool_1_oucpw_ram_U/ram_reg_0_15_0_0__21/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK   n/a            1.250         10.000      8.750      SLICE_X82Y15  design_1_i/cnn_0/inst/max_pool_1_out_c_1_4_U/cnn_max_pool_1_oucpw_ram_U/ram_reg_0_15_0_0__23/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK   n/a            1.250         10.000      8.750      SLICE_X82Y15  design_1_i/cnn_0/inst/max_pool_1_out_c_1_4_U/cnn_max_pool_1_oucpw_ram_U/ram_reg_0_15_0_0__25/SP/CLK
High Pulse Width  Fast    RAMS32/CLK   n/a            1.250         10.000      8.750      SLICE_X62Y16  design_1_i/cnn_0/inst/max_pool_1_out_c_0_11_U/cnn_max_pool_1_oucpw_ram_U/ram_reg_0_15_0_0/SP/CLK
High Pulse Width  Fast    RAMS32/CLK   n/a            1.250         10.000      8.750      SLICE_X66Y15  design_1_i/cnn_0/inst/max_pool_1_out_c_0_11_U/cnn_max_pool_1_oucpw_ram_U/ram_reg_0_15_0_0__0/SP/CLK
High Pulse Width  Fast    RAMS32/CLK   n/a            1.250         10.000      8.750      SLICE_X62Y16  design_1_i/cnn_0/inst/max_pool_1_out_c_0_11_U/cnn_max_pool_1_oucpw_ram_U/ram_reg_0_15_0_0__1/SP/CLK
High Pulse Width  Fast    RAMS32/CLK   n/a            1.250         10.000      8.750      SLICE_X66Y15  design_1_i/cnn_0/inst/max_pool_1_out_c_0_11_U/cnn_max_pool_1_oucpw_ram_U/ram_reg_0_15_0_0__10/SP/CLK
High Pulse Width  Fast    RAMS32/CLK   n/a            1.250         10.000      8.750      SLICE_X62Y16  design_1_i/cnn_0/inst/max_pool_1_out_c_0_11_U/cnn_max_pool_1_oucpw_ram_U/ram_reg_0_15_0_0__11/SP/CLK
High Pulse Width  Fast    RAMS32/CLK   n/a            1.250         10.000      8.750      SLICE_X66Y15  design_1_i/cnn_0/inst/max_pool_1_out_c_0_11_U/cnn_max_pool_1_oucpw_ram_U/ram_reg_0_15_0_0__12/SP/CLK
High Pulse Width  Fast    RAMS32/CLK   n/a            1.250         10.000      8.750      SLICE_X62Y16  design_1_i/cnn_0/inst/max_pool_1_out_c_0_11_U/cnn_max_pool_1_oucpw_ram_U/ram_reg_0_15_0_0__13/SP/CLK
High Pulse Width  Fast    RAMS32/CLK   n/a            1.250         10.000      8.750      SLICE_X66Y15  design_1_i/cnn_0/inst/max_pool_1_out_c_0_11_U/cnn_max_pool_1_oucpw_ram_U/ram_reg_0_15_0_0__14/SP/CLK
High Pulse Width  Fast    RAMS32/CLK   n/a            1.250         10.000      8.750      SLICE_X86Y18  design_1_i/cnn_0/inst/max_pool_1_out_c_0_11_U/cnn_max_pool_1_oucpw_ram_U/ram_reg_0_15_0_0__15/SP/CLK
High Pulse Width  Fast    RAMS32/CLK   n/a            1.250         10.000      8.750      SLICE_X86Y18  design_1_i/cnn_0/inst/max_pool_1_out_c_0_11_U/cnn_max_pool_1_oucpw_ram_U/ram_reg_0_15_0_0__17/SP/CLK



