<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<html><head><meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1">
<title>test: nec98.h Source File</title>
<link href="../../doxygen.css" rel="stylesheet" type="text/css">
</head><body>
<!-- Generated by Doxygen 1.3.7 -->
<div class="qindex"><a class="qindex" href="../../main.html">Main&nbsp;Page</a> | <a class="qindex" href="../../hierarchy.html">Class&nbsp;Hierarchy</a> | <a class="qindex" href="../../annotated.html">Class&nbsp;List</a> | <a class="qindex" href="../../files.html">File&nbsp;List</a> | <a class="qindex" href="../../functions.html">Class&nbsp;Members</a> | <a class="qindex" href="../../globals.html">File&nbsp;Members</a></div>
<h1>nec98.h</h1><a href="../../d3/d6/nec98_8h.html">Go to the documentation of this file.</a><pre class="fragment"><div>00001 <span class="comment">/*++</span>
00002 <span class="comment"></span>
00003 <span class="comment">Copyright (c) 1994  NEC Corporation</span>
00004 <span class="comment">Copyright (c) 1994  NEC Software, Ltd.</span>
00005 <span class="comment"></span>
00006 <span class="comment">Module Name:</span>
00007 <span class="comment"></span>
00008 <span class="comment">    nec98.h (cf. eisa.h)</span>
00009 <span class="comment"></span>
00010 <span class="comment">Abstract:</span>
00011 <span class="comment"></span>
00012 <span class="comment">    The module defines the structures, and defines  for the NEC PC98 chip set.</span>
00013 <span class="comment"></span>
00014 <span class="comment">Author:</span>
00015 <span class="comment"></span>
00016 <span class="comment">    Michio Nakamura        20-Sep-1994</span>
00017 <span class="comment"></span>
00018 <span class="comment">Revision History:</span>
00019 <span class="comment"></span>
00020 <span class="comment">    Takaaki Tochizawa      13-Mar-1998 Add 2nd DMA for FIR.</span>
00021 <span class="comment"></span>
00022 <span class="comment">--*/</span>
00023 
00024 <span class="preprocessor">#ifndef _EISA_</span>
00025 <span class="preprocessor"></span><span class="preprocessor">#define _EISA_</span>
00026 <span class="preprocessor"></span>
00027 <span class="comment">//</span>
00028 <span class="comment">// Define the DMA page register structure.</span>
00029 <span class="comment">//</span>
00030 
<a name="l00031"></a><a class="code" href="../../d3/d6/nec98_8h.html#a0">00031</a> <span class="preprocessor">#define DMA_BANK_A31_A24_DR0   0xe05</span>
<a name="l00032"></a><a class="code" href="../../d3/d6/nec98_8h.html#a1">00032</a> <span class="preprocessor"></span><span class="preprocessor">#define DMA_BANK_A31_A24_DR1   0xe07</span>
<a name="l00033"></a><a class="code" href="../../d3/d6/nec98_8h.html#a2">00033</a> <span class="preprocessor"></span><span class="preprocessor">#define DMA_BANK_A31_A24_DR2   0xe09</span>
<a name="l00034"></a><a class="code" href="../../d3/d6/nec98_8h.html#a3">00034</a> <span class="preprocessor"></span><span class="preprocessor">#define DMA_BANK_A31_A24_DR3   0xe0b</span>
<a name="l00035"></a><a class="code" href="../../d3/d6/nec98_8h.html#a4">00035</a> <span class="preprocessor"></span><span class="preprocessor">#define DMA_INC_ENABLE_A31_A24 0xe0f</span>
00036 <span class="preprocessor"></span>
00037 <span class="comment">//</span>
00038 <span class="comment">// Define the DMA 2 page register structure.</span>
00039 <span class="comment">//</span>
00040 
<a name="l00041"></a><a class="code" href="../../d3/d6/nec98_8h.html#a5">00041</a> <span class="preprocessor">#define DMA2_BANK_A31_A24_DR5   0xf07</span>
<a name="l00042"></a><a class="code" href="../../d3/d6/nec98_8h.html#a6">00042</a> <span class="preprocessor"></span><span class="preprocessor">#define DMA2_BANK_A31_A24_DR6   0xf09</span>
<a name="l00043"></a><a class="code" href="../../d3/d6/nec98_8h.html#a7">00043</a> <span class="preprocessor"></span><span class="preprocessor">#define DMA2_BANK_A31_A24_DR7   0xf0b</span>
<a name="l00044"></a><a class="code" href="../../d3/d6/nec98_8h.html#a8">00044</a> <span class="preprocessor"></span><span class="preprocessor">#define DMA2_INC_ENABLE_A31_A24 0xf0f</span>
00045 <span class="preprocessor"></span>
00046 <span class="comment">//</span>
00047 <span class="comment">// Define the DMA 2 mode change register</span>
00048 <span class="comment">//</span>
<a name="l00049"></a><a class="code" href="../../d3/d6/nec98_8h.html#a9">00049</a> <span class="preprocessor">#define DMA2_MODE_CHANGE      0xf4</span>
<a name="l00050"></a><a class="code" href="../../d3/d6/nec98_8h.html#a10">00050</a> <span class="preprocessor"></span><span class="preprocessor">#define DMA2_MODE_8237_COMP   0x0</span>
<a name="l00051"></a><a class="code" href="../../d3/d6/nec98_8h.html#a11">00051</a> <span class="preprocessor"></span><span class="preprocessor">#define DMA2_MODE_71037_A     0x1</span>
<a name="l00052"></a><a class="code" href="../../d3/d6/nec98_8h.html#a12">00052</a> <span class="preprocessor"></span><span class="preprocessor">#define DMA2_MODE_71037_B     0x2</span>
<a name="l00053"></a><a class="code" href="../../d3/d6/nec98_8h.html#a13">00053</a> <span class="preprocessor"></span><span class="preprocessor">#define DMA2_MODE_71037_C     0x3</span>
00054 <span class="preprocessor"></span>
<a name="l00055"></a><a class="code" href="../../d3/d6/nec98_8h.html#a14">00055</a> <span class="preprocessor">#define DMA_STATUS 0xc8</span>
<a name="l00056"></a><a class="code" href="../../d3/d6/nec98_8h.html#a15">00056</a> <span class="preprocessor"></span><span class="preprocessor">#define DMA_COMMAND 0xc8</span>
<a name="l00057"></a><a class="code" href="../../d3/d6/nec98_8h.html#a16">00057</a> <span class="preprocessor"></span><span class="preprocessor">#define SINGLE_MASK 0xca</span>
<a name="l00058"></a><a class="code" href="../../d3/d6/nec98_8h.html#a17">00058</a> <span class="preprocessor"></span><span class="preprocessor">#define MODE 0xcb</span>
<a name="l00059"></a><a class="code" href="../../d3/d6/nec98_8h.html#a18">00059</a> <span class="preprocessor"></span><span class="preprocessor">#define CLEAR_BYTE_POINTER 0xcc</span>
<a name="l00060"></a><a class="code" href="../../d3/d6/nec98_8h.html#a19">00060</a> <span class="preprocessor"></span><span class="preprocessor">#define CLEAR_MASK 0xce</span>
00061 <span class="preprocessor"></span>
00062 <span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="../../d9/d7/struct__DMA__PAGE.html">_DMA_PAGE</a>{
<a name="l00063"></a><a class="code" href="../../d9/d7/struct__DMA__PAGE.html#o0">00063</a>     UCHAR <a class="code" href="../../d9/d7/struct__DMA__PAGE.html#o0">Reserved1</a>;            <span class="comment">// offset 0x20</span>
<a name="l00064"></a><a class="code" href="../../d9/d7/struct__DMA__PAGE.html#o3">00064</a>     UCHAR <a class="code" href="../../d9/d7/struct__DMA__PAGE.html#o3">Channel1</a>;             <span class="comment">// offset 0x21</span>
<a name="l00065"></a><a class="code" href="../../d9/d7/struct__DMA__PAGE.html#o4">00065</a>     UCHAR <a class="code" href="../../d9/d7/struct__DMA__PAGE.html#o4">Reserved2</a>;
<a name="l00066"></a><a class="code" href="../../d9/d7/struct__DMA__PAGE.html#o1">00066</a>     UCHAR <a class="code" href="../../d9/d7/struct__DMA__PAGE.html#o1">Channel2</a>;             <span class="comment">// offset 0x23</span>
<a name="l00067"></a><a class="code" href="../../d9/d7/struct__DMA__PAGE.html#o6">00067</a>     UCHAR <a class="code" href="../../d9/d7/struct__DMA__PAGE.html#o6">Reserved3</a>;
<a name="l00068"></a><a class="code" href="../../d9/d7/struct__DMA__PAGE.html#o2">00068</a>     UCHAR <a class="code" href="../../d9/d7/struct__DMA__PAGE.html#o2">Channel3</a>;             <span class="comment">// offset 0x25</span>
<a name="l00069"></a><a class="code" href="../../d9/d7/struct__DMA__PAGE.html#o10">00069</a>     UCHAR <a class="code" href="../../d9/d7/struct__DMA__PAGE.html#o10">Reserved4</a>;
<a name="l00070"></a><a class="code" href="../../d9/d7/struct__DMA__PAGE.html#o5">00070</a>     UCHAR <a class="code" href="../../d9/d7/struct__DMA__PAGE.html#o5">Channel0</a>;             <span class="comment">// offset 0x27</span>
<a name="l00071"></a><a class="code" href="../../d9/d7/struct__DMA__PAGE.html#o12">00071</a>     UCHAR <a class="code" href="../../d9/d7/struct__DMA__PAGE.html#o12">Reserved5</a>[0x120-0x27];<span class="comment">// offset 0x120</span>
<a name="l00072"></a><a class="code" href="../../d9/d7/struct__DMA__PAGE.html#o9">00072</a>     UCHAR <a class="code" href="../../d9/d7/struct__DMA__PAGE.html#o9">Channel5</a>;             <span class="comment">// offset 0x121</span>
<a name="l00073"></a><a class="code" href="../../d9/d7/struct__DMA__PAGE.html#o13">00073</a>     UCHAR <a class="code" href="../../d9/d7/struct__DMA__PAGE.html#o13">Reserved6</a>;
<a name="l00074"></a><a class="code" href="../../d9/d7/struct__DMA__PAGE.html#o7">00074</a>     UCHAR <a class="code" href="../../d9/d7/struct__DMA__PAGE.html#o7">Channel6</a>;             <span class="comment">// offset 0x123</span>
<a name="l00075"></a><a class="code" href="../../d9/d7/struct__DMA__PAGE.html#o14">00075</a>     UCHAR <a class="code" href="../../d9/d7/struct__DMA__PAGE.html#o14">Reserved7</a>;
<a name="l00076"></a><a class="code" href="../../d9/d7/struct__DMA__PAGE.html#o8">00076</a>     UCHAR <a class="code" href="../../d9/d7/struct__DMA__PAGE.html#o8">Channel7</a>;             <span class="comment">// offset 0x125</span>
<a name="l00077"></a><a class="code" href="../../d9/d7/struct__DMA__PAGE.html#o15">00077</a>     UCHAR <a class="code" href="../../d9/d7/struct__DMA__PAGE.html#o15">Reserved8</a>[4];
00078 }<a class="code" href="../../d9/d7/struct__DMA__PAGE.html">DMA_PAGE</a>, *<a class="code" href="../../d9/d7/struct__DMA__PAGE.html">PDMA_PAGE</a>;
00079 
00080 <span class="comment">//</span>
00081 <span class="comment">// Define the DMA stop register structure.</span>
00082 <span class="comment">//</span>
00083 
00084 <span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="../../d1/d7/struct__DMA__CHANNEL__STOP.html">_DMA_CHANNEL_STOP</a> {
<a name="l00085"></a><a class="code" href="../../d1/d7/struct__DMA__CHANNEL__STOP.html#o0">00085</a>     UCHAR <a class="code" href="../../d1/d7/struct__DMA__CHANNEL__STOP.html#o0">ChannelLsb</a>;
<a name="l00086"></a><a class="code" href="../../d1/d7/struct__DMA__CHANNEL__STOP.html#o1">00086</a>     UCHAR <a class="code" href="../../d1/d7/struct__DMA__CHANNEL__STOP.html#o1">ChannelMsb</a>;
<a name="l00087"></a><a class="code" href="../../d1/d7/struct__DMA__CHANNEL__STOP.html#o2">00087</a>     UCHAR <a class="code" href="../../d1/d7/struct__DMA__CHANNEL__STOP.html#o2">ChannelHsb</a>;
<a name="l00088"></a><a class="code" href="../../d1/d7/struct__DMA__CHANNEL__STOP.html#o3">00088</a>     UCHAR <a class="code" href="../../d1/d7/struct__DMA__CHANNEL__STOP.html#o3">Reserved</a>;
00089 }<a class="code" href="../../d1/d7/struct__DMA__CHANNEL__STOP.html">DMA_CHANNEL_STOP</a>, *<a class="code" href="../../d1/d7/struct__DMA__CHANNEL__STOP.html">PDMA_CHANNEL_STOP</a>;
00090 
00091 <span class="comment">//</span>
00092 <span class="comment">// Define DMA 1 address and count structure.</span>
00093 <span class="comment">//</span>
00094 
00095 <span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="../../d3/d6/struct__DMA1__ADDRESS__COUNT.html">_DMA1_ADDRESS_COUNT</a> {
<a name="l00096"></a><a class="code" href="../../d3/d6/struct__DMA1__ADDRESS__COUNT.html#o2">00096</a>     UCHAR <a class="code" href="../../d3/d6/struct__DMA1__ADDRESS__COUNT.html#o2">Reserved1</a>;
<a name="l00097"></a><a class="code" href="../../d3/d6/struct__DMA1__ADDRESS__COUNT.html#o0">00097</a>     UCHAR <a class="code" href="../../d3/d6/struct__DMA1__ADDRESS__COUNT.html#o0">DmaBaseAddress</a>;
<a name="l00098"></a><a class="code" href="../../d3/d6/struct__DMA1__ADDRESS__COUNT.html#o3">00098</a>     UCHAR <a class="code" href="../../d3/d6/struct__DMA1__ADDRESS__COUNT.html#o3">Reserved2</a>;
<a name="l00099"></a><a class="code" href="../../d3/d6/struct__DMA1__ADDRESS__COUNT.html#o1">00099</a>     UCHAR <a class="code" href="../../d3/d6/struct__DMA1__ADDRESS__COUNT.html#o1">DmaBaseCount</a>;
00100 }<a class="code" href="../../d3/d6/struct__DMA1__ADDRESS__COUNT.html">DMA1_ADDRESS_COUNT</a>, *<a class="code" href="../../d3/d6/struct__DMA1__ADDRESS__COUNT.html">PDMA1_ADDRESS_COUNT</a>;
00101 
00102 
00103 <span class="comment">//</span>
00104 <span class="comment">// Define DMA 2 address and count structure.</span>
00105 <span class="comment">//</span>
00106 
00107 <span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="../../d5/d6/struct__DMA2__ADDRESS__COUNT.html">_DMA2_ADDRESS_COUNT</a> {
<a name="l00108"></a><a class="code" href="../../d5/d6/struct__DMA2__ADDRESS__COUNT.html#o1">00108</a>     UCHAR <a class="code" href="../../d5/d6/struct__DMA2__ADDRESS__COUNT.html#o1">Reserved1</a>;
<a name="l00109"></a><a class="code" href="../../d5/d6/struct__DMA2__ADDRESS__COUNT.html#o0">00109</a>     UCHAR <a class="code" href="../../d5/d6/struct__DMA2__ADDRESS__COUNT.html#o0">DmaBaseAddress</a>;
<a name="l00110"></a><a class="code" href="../../d5/d6/struct__DMA2__ADDRESS__COUNT.html#o3">00110</a>     UCHAR <a class="code" href="../../d5/d6/struct__DMA2__ADDRESS__COUNT.html#o3">Reserved2</a>;
<a name="l00111"></a><a class="code" href="../../d5/d6/struct__DMA2__ADDRESS__COUNT.html#o2">00111</a>     UCHAR <a class="code" href="../../d5/d6/struct__DMA2__ADDRESS__COUNT.html#o2">DmaBaseCount</a>;
00112 }<a class="code" href="../../d5/d6/struct__DMA2__ADDRESS__COUNT.html">DMA2_ADDRESS_COUNT</a>, *<a class="code" href="../../d5/d6/struct__DMA2__ADDRESS__COUNT.html">PDMA2_ADDRESS_COUNT</a>;
00113 
00114 <span class="comment">//</span>
00115 <span class="comment">// Define DMA 1 control register structure.</span>
00116 <span class="comment">//</span>
00117 
00118 <span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="../../d4/d6/struct__DMA1__CONTROL.html">_DMA1_CONTROL</a> {
<a name="l00119"></a><a class="code" href="../../d4/d6/struct__DMA1__CONTROL.html#o0">00119</a>     <a class="code" href="../../d3/d6/struct__DMA1__ADDRESS__COUNT.html">DMA1_ADDRESS_COUNT</a> <a class="code" href="../../d4/d6/struct__DMA1__CONTROL.html#o0">DmaAddressCount</a>[4];
<a name="l00120"></a><a class="code" href="../../d4/d6/struct__DMA1__CONTROL.html#o9">00120</a>     UCHAR <a class="code" href="../../d4/d6/struct__DMA1__CONTROL.html#o9">Reserved1</a>;
<a name="l00121"></a><a class="code" href="../../d4/d6/struct__DMA1__CONTROL.html#o1">00121</a>     UCHAR <a class="code" href="../../d4/d6/struct__DMA1__CONTROL.html#o1">DmaStatus</a>;            <span class="comment">//offset 0x11</span>
<a name="l00122"></a><a class="code" href="../../d4/d6/struct__DMA1__CONTROL.html#o10">00122</a>     UCHAR <a class="code" href="../../d4/d6/struct__DMA1__CONTROL.html#o10">Reserved2</a>;
<a name="l00123"></a><a class="code" href="../../d4/d6/struct__DMA1__CONTROL.html#o2">00123</a>     UCHAR <a class="code" href="../../d4/d6/struct__DMA1__CONTROL.html#o2">DmaRequest</a>;           <span class="comment">//offset 0x13</span>
<a name="l00124"></a><a class="code" href="../../d4/d6/struct__DMA1__CONTROL.html#o11">00124</a>     UCHAR <a class="code" href="../../d4/d6/struct__DMA1__CONTROL.html#o11">Reserved3</a>;
<a name="l00125"></a><a class="code" href="../../d4/d6/struct__DMA1__CONTROL.html#o3">00125</a>     UCHAR <a class="code" href="../../d4/d6/struct__DMA1__CONTROL.html#o3">SingleMask</a>;           <span class="comment">//offset 0x15</span>
<a name="l00126"></a><a class="code" href="../../d4/d6/struct__DMA1__CONTROL.html#o12">00126</a>     UCHAR <a class="code" href="../../d4/d6/struct__DMA1__CONTROL.html#o12">Reserved4</a>;
<a name="l00127"></a><a class="code" href="../../d4/d6/struct__DMA1__CONTROL.html#o4">00127</a>     UCHAR <a class="code" href="../../d4/d6/struct__DMA1__CONTROL.html#o4">Mode</a>;                 <span class="comment">//offset 0x17</span>
<a name="l00128"></a><a class="code" href="../../d4/d6/struct__DMA1__CONTROL.html#o13">00128</a>     UCHAR <a class="code" href="../../d4/d6/struct__DMA1__CONTROL.html#o13">Reserved5</a>;
<a name="l00129"></a><a class="code" href="../../d4/d6/struct__DMA1__CONTROL.html#o5">00129</a>     UCHAR <a class="code" href="../../d4/d6/struct__DMA1__CONTROL.html#o5">ClearBytePointer</a>;     <span class="comment">//offset 0x19</span>
<a name="l00130"></a><a class="code" href="../../d4/d6/struct__DMA1__CONTROL.html#o14">00130</a>     UCHAR <a class="code" href="../../d4/d6/struct__DMA1__CONTROL.html#o14">Reserved6</a>;
<a name="l00131"></a><a class="code" href="../../d4/d6/struct__DMA1__CONTROL.html#o6">00131</a>     UCHAR <a class="code" href="../../d4/d6/struct__DMA1__CONTROL.html#o6">MasterClear</a>;          <span class="comment">//offset 0x1b</span>
<a name="l00132"></a><a class="code" href="../../d4/d6/struct__DMA1__CONTROL.html#o15">00132</a>     UCHAR <a class="code" href="../../d4/d6/struct__DMA1__CONTROL.html#o15">Reserved7</a>;
<a name="l00133"></a><a class="code" href="../../d4/d6/struct__DMA1__CONTROL.html#o7">00133</a>     UCHAR <a class="code" href="../../d4/d6/struct__DMA1__CONTROL.html#o7">ClearMask</a>;            <span class="comment">//offset 0x1d</span>
<a name="l00134"></a><a class="code" href="../../d4/d6/struct__DMA1__CONTROL.html#o16">00134</a>     UCHAR <a class="code" href="../../d4/d6/struct__DMA1__CONTROL.html#o16">Reserved</a>;
<a name="l00135"></a><a class="code" href="../../d4/d6/struct__DMA1__CONTROL.html#o8">00135</a>     UCHAR <a class="code" href="../../d4/d6/struct__DMA1__CONTROL.html#o8">AllMask</a>;              <span class="comment">//offset 0x1f</span>
00136 }<a class="code" href="../../d4/d6/struct__DMA1__CONTROL.html">DMA1_CONTROL</a>, *<a class="code" href="../../d4/d6/struct__DMA1__CONTROL.html">PDMA1_CONTROL</a>;
00137 
00138 <span class="comment">//</span>
00139 <span class="comment">// Define DMA 2 control register structure.</span>
00140 <span class="comment">//</span>
00141 
00142 <span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="../../d6/d6/struct__DMA2__CONTROL.html">_DMA2_CONTROL</a> {
<a name="l00143"></a><a class="code" href="../../d6/d6/struct__DMA2__CONTROL.html#o16">00143</a>     UCHAR <a class="code" href="../../d6/d6/struct__DMA2__CONTROL.html#o16">Reserved8</a>[0x100-0x20];<span class="comment">//offset 0x20</span>
<a name="l00144"></a><a class="code" href="../../d6/d6/struct__DMA2__CONTROL.html#o0">00144</a>     <a class="code" href="../../d5/d6/struct__DMA2__ADDRESS__COUNT.html">DMA2_ADDRESS_COUNT</a> <a class="code" href="../../d6/d6/struct__DMA2__CONTROL.html#o0">DmaAddressCount</a>[4]; <span class="comment">//offset 0x100</span>
<a name="l00145"></a><a class="code" href="../../d6/d6/struct__DMA2__CONTROL.html#o2">00145</a>     UCHAR <a class="code" href="../../d6/d6/struct__DMA2__CONTROL.html#o2">Reserved1</a>;
<a name="l00146"></a><a class="code" href="../../d6/d6/struct__DMA2__CONTROL.html#o1">00146</a>     UCHAR <a class="code" href="../../d6/d6/struct__DMA2__CONTROL.html#o1">DmaStatus</a>;            <span class="comment">//offset 0x111</span>
<a name="l00147"></a><a class="code" href="../../d6/d6/struct__DMA2__CONTROL.html#o4">00147</a>     UCHAR <a class="code" href="../../d6/d6/struct__DMA2__CONTROL.html#o4">Reserved2</a>;
<a name="l00148"></a><a class="code" href="../../d6/d6/struct__DMA2__CONTROL.html#o3">00148</a>     UCHAR <a class="code" href="../../d6/d6/struct__DMA2__CONTROL.html#o3">DmaRequest</a>;           <span class="comment">//offset 0x113</span>
<a name="l00149"></a><a class="code" href="../../d6/d6/struct__DMA2__CONTROL.html#o6">00149</a>     UCHAR <a class="code" href="../../d6/d6/struct__DMA2__CONTROL.html#o6">Reserved3</a>;
<a name="l00150"></a><a class="code" href="../../d6/d6/struct__DMA2__CONTROL.html#o5">00150</a>     UCHAR <a class="code" href="../../d6/d6/struct__DMA2__CONTROL.html#o5">SingleMask</a>;           <span class="comment">//offset 0x115</span>
<a name="l00151"></a><a class="code" href="../../d6/d6/struct__DMA2__CONTROL.html#o8">00151</a>     UCHAR <a class="code" href="../../d6/d6/struct__DMA2__CONTROL.html#o8">Reserved4</a>;
<a name="l00152"></a><a class="code" href="../../d6/d6/struct__DMA2__CONTROL.html#o7">00152</a>     UCHAR <a class="code" href="../../d6/d6/struct__DMA2__CONTROL.html#o7">Mode</a>;                 <span class="comment">//offset 0x117</span>
<a name="l00153"></a><a class="code" href="../../d6/d6/struct__DMA2__CONTROL.html#o10">00153</a>     UCHAR <a class="code" href="../../d6/d6/struct__DMA2__CONTROL.html#o10">Reserved5</a>;
<a name="l00154"></a><a class="code" href="../../d6/d6/struct__DMA2__CONTROL.html#o9">00154</a>     UCHAR <a class="code" href="../../d6/d6/struct__DMA2__CONTROL.html#o9">ClearBytePointer</a>;     <span class="comment">//offset 0x119</span>
<a name="l00155"></a><a class="code" href="../../d6/d6/struct__DMA2__CONTROL.html#o12">00155</a>     UCHAR <a class="code" href="../../d6/d6/struct__DMA2__CONTROL.html#o12">Reserved6</a>;
<a name="l00156"></a><a class="code" href="../../d6/d6/struct__DMA2__CONTROL.html#o11">00156</a>     UCHAR <a class="code" href="../../d6/d6/struct__DMA2__CONTROL.html#o11">MasterClear</a>;          <span class="comment">//offset 0x11b</span>
<a name="l00157"></a><a class="code" href="../../d6/d6/struct__DMA2__CONTROL.html#o14">00157</a>     UCHAR <a class="code" href="../../d6/d6/struct__DMA2__CONTROL.html#o14">Reserved7</a>;
<a name="l00158"></a><a class="code" href="../../d6/d6/struct__DMA2__CONTROL.html#o13">00158</a>     UCHAR <a class="code" href="../../d6/d6/struct__DMA2__CONTROL.html#o13">ClearMask</a>;            <span class="comment">//offset 0x11d</span>
<a name="l00159"></a><a class="code" href="../../d6/d6/struct__DMA2__CONTROL.html#o17">00159</a>     UCHAR <a class="code" href="../../d6/d6/struct__DMA2__CONTROL.html#o17">Reserved</a>;
<a name="l00160"></a><a class="code" href="../../d6/d6/struct__DMA2__CONTROL.html#o15">00160</a>     UCHAR <a class="code" href="../../d6/d6/struct__DMA2__CONTROL.html#o15">AllMask</a>;              <span class="comment">//offset 0x11f</span>
<a name="l00161"></a><a class="code" href="../../d6/d6/struct__DMA2__CONTROL.html#o18">00161</a>     UCHAR <a class="code" href="../../d6/d6/struct__DMA2__CONTROL.html#o18">Reserved9</a>[10];        <span class="comment">//offset 0x120</span>
00162 }<a class="code" href="../../d6/d6/struct__DMA2__CONTROL.html">DMA2_CONTROL</a>, *<a class="code" href="../../d6/d6/struct__DMA2__CONTROL.html">PDMA2_CONTROL</a>;
00163 
00164 <span class="comment">//</span>
00165 <span class="comment">// Define Timer control register structure.</span>
00166 <span class="comment">//</span>
00167 
00168 <span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="../../d2/d1/struct__TIMER__CONTROL.html">_TIMER_CONTROL</a> {
<a name="l00169"></a><a class="code" href="../../d2/d1/struct__TIMER__CONTROL.html#o0">00169</a>     UCHAR <a class="code" href="../../d2/d1/struct__TIMER__CONTROL.html#o0">BcdMode</a> : 1;
<a name="l00170"></a><a class="code" href="../../d2/d1/struct__TIMER__CONTROL.html#o1">00170</a>     UCHAR <a class="code" href="../../d2/d1/struct__TIMER__CONTROL.html#o1">Mode</a> : 3;
<a name="l00171"></a><a class="code" href="../../d2/d1/struct__TIMER__CONTROL.html#o2">00171</a>     UCHAR <a class="code" href="../../d2/d1/struct__TIMER__CONTROL.html#o2">SelectByte</a> : 2;
<a name="l00172"></a><a class="code" href="../../d2/d1/struct__TIMER__CONTROL.html#o3">00172</a>     UCHAR <a class="code" href="../../d2/d1/struct__TIMER__CONTROL.html#o3">SelectCounter</a> : 2;
00173 }<a class="code" href="../../d2/d1/struct__TIMER__CONTROL.html">TIMER_CONTROL</a>, *<a class="code" href="../../d2/d1/struct__TIMER__CONTROL.html">PTIMER_CONTROL</a>;
00174 
00175 <span class="comment">//</span>
00176 <span class="comment">// Define Timer status register structure.</span>
00177 <span class="comment">//</span>
00178 
00179 <span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="../../d3/d1/struct__TIMER__STATUS.html">_TIMER_STATUS</a> {
<a name="l00180"></a><a class="code" href="../../d3/d1/struct__TIMER__STATUS.html#o0">00180</a>     UCHAR <a class="code" href="../../d3/d1/struct__TIMER__STATUS.html#o0">BcdMode</a> : 1;
<a name="l00181"></a><a class="code" href="../../d3/d1/struct__TIMER__STATUS.html#o1">00181</a>     UCHAR <a class="code" href="../../d3/d1/struct__TIMER__STATUS.html#o1">Mode</a> : 3;
<a name="l00182"></a><a class="code" href="../../d3/d1/struct__TIMER__STATUS.html#o2">00182</a>     UCHAR <a class="code" href="../../d3/d1/struct__TIMER__STATUS.html#o2">SelectByte</a> : 2;
<a name="l00183"></a><a class="code" href="../../d3/d1/struct__TIMER__STATUS.html#o3">00183</a>     UCHAR <a class="code" href="../../d3/d1/struct__TIMER__STATUS.html#o3">CrContentsMoved</a> : 1;
<a name="l00184"></a><a class="code" href="../../d3/d1/struct__TIMER__STATUS.html#o4">00184</a>     UCHAR <a class="code" href="../../d3/d1/struct__TIMER__STATUS.html#o4">OutPin</a> : 1;
00185 }<a class="code" href="../../d3/d1/struct__TIMER__STATUS.html">TIMER_STATUS</a>, *<a class="code" href="../../d3/d1/struct__TIMER__STATUS.html">PTIMER_STATUS</a>;
00186 
00187 <span class="comment">//</span>
00188 <span class="comment">// Define Mode values.</span>
00189 <span class="comment">//</span>
00190 
<a name="l00191"></a><a class="code" href="../../d3/d6/nec98_8h.html#a20">00191</a> <span class="preprocessor">#define TM_SIGNAL_END_OF_COUNT  0</span>
<a name="l00192"></a><a class="code" href="../../d3/d6/nec98_8h.html#a21">00192</a> <span class="preprocessor"></span><span class="preprocessor">#define TM_ONE_SHOT             1</span>
<a name="l00193"></a><a class="code" href="../../d3/d6/nec98_8h.html#a22">00193</a> <span class="preprocessor"></span><span class="preprocessor">#define TM_RATE_GENERATOR       2</span>
<a name="l00194"></a><a class="code" href="../../d3/d6/nec98_8h.html#a23">00194</a> <span class="preprocessor"></span><span class="preprocessor">#define TM_SQUARE_WAVE          3</span>
<a name="l00195"></a><a class="code" href="../../d3/d6/nec98_8h.html#a24">00195</a> <span class="preprocessor"></span><span class="preprocessor">#define TM_SOFTWARE_STROBE      4</span>
<a name="l00196"></a><a class="code" href="../../d3/d6/nec98_8h.html#a25">00196</a> <span class="preprocessor"></span><span class="preprocessor">#define TM_HARDWARE_STROBE      5</span>
00197 <span class="preprocessor"></span>
00198 <span class="comment">//</span>
00199 <span class="comment">// Define SelectByte values</span>
00200 <span class="comment">//</span>
00201 
<a name="l00202"></a><a class="code" href="../../d3/d6/nec98_8h.html#a26">00202</a> <span class="preprocessor">#define SB_COUNTER_LATCH        0</span>
<a name="l00203"></a><a class="code" href="../../d3/d6/nec98_8h.html#a27">00203</a> <span class="preprocessor"></span><span class="preprocessor">#define SB_LSB_BYTE             1</span>
<a name="l00204"></a><a class="code" href="../../d3/d6/nec98_8h.html#a28">00204</a> <span class="preprocessor"></span><span class="preprocessor">#define SB_MSB_BYTE             2</span>
<a name="l00205"></a><a class="code" href="../../d3/d6/nec98_8h.html#a29">00205</a> <span class="preprocessor"></span><span class="preprocessor">#define SB_LSB_THEN_MSB         3</span>
00206 <span class="preprocessor"></span>
00207 <span class="comment">//</span>
00208 <span class="comment">// Define SelectCounter values.</span>
00209 <span class="comment">//</span>
00210 
<a name="l00211"></a><a class="code" href="../../d3/d6/nec98_8h.html#a30">00211</a> <span class="preprocessor">#define SELECT_COUNTER_0        0</span>
<a name="l00212"></a><a class="code" href="../../d3/d6/nec98_8h.html#a31">00212</a> <span class="preprocessor"></span><span class="preprocessor">#define SELECT_COUNTER_1        1</span>
<a name="l00213"></a><a class="code" href="../../d3/d6/nec98_8h.html#a32">00213</a> <span class="preprocessor"></span><span class="preprocessor">#define SELECT_COUNTER_2        2</span>
<a name="l00214"></a><a class="code" href="../../d3/d6/nec98_8h.html#a33">00214</a> <span class="preprocessor"></span><span class="preprocessor">#define SELECT_READ_BACK        3</span>
00215 <span class="preprocessor"></span>
00216 <span class="comment">//</span>
00217 <span class="comment">// Define Timer clock for speaker.</span>
00218 <span class="comment">//</span>
00219 
<a name="l00220"></a><a class="code" href="../../d3/d6/nec98_8h.html#a34">00220</a> <span class="preprocessor">#define TIMER_CLOCK_IN  1193167     // 1.193Mhz</span>
00221 <span class="preprocessor"></span>
00222 <span class="comment">//</span>
00223 <span class="comment">// Define NMI Status/Control register structure.</span>
00224 <span class="comment">//</span>
00225 
00226 <span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="../../d4/d3/struct__NMI__STATUS.html">_NMI_STATUS</a> {
<a name="l00227"></a><a class="code" href="../../d4/d3/struct__NMI__STATUS.html#o0">00227</a>     UCHAR <a class="code" href="../../d4/d3/struct__NMI__STATUS.html#o0">SpeakerGate</a> : 1;
<a name="l00228"></a><a class="code" href="../../d4/d3/struct__NMI__STATUS.html#o1">00228</a>     UCHAR <a class="code" href="../../d4/d3/struct__NMI__STATUS.html#o1">SpeakerData</a> : 1;
<a name="l00229"></a><a class="code" href="../../d4/d3/struct__NMI__STATUS.html#o2">00229</a>     UCHAR <a class="code" href="../../d4/d3/struct__NMI__STATUS.html#o2">DisableEisaParity</a> : 1;
<a name="l00230"></a><a class="code" href="../../d4/d3/struct__NMI__STATUS.html#o3">00230</a>     UCHAR <a class="code" href="../../d4/d3/struct__NMI__STATUS.html#o3">DisableNmi</a> : 1;
<a name="l00231"></a><a class="code" href="../../d4/d3/struct__NMI__STATUS.html#o4">00231</a>     UCHAR <a class="code" href="../../d4/d3/struct__NMI__STATUS.html#o4">RefreshToggle</a> : 1;
<a name="l00232"></a><a class="code" href="../../d4/d3/struct__NMI__STATUS.html#o5">00232</a>     UCHAR <a class="code" href="../../d4/d3/struct__NMI__STATUS.html#o5">SpeakerTimer</a> : 1;
<a name="l00233"></a><a class="code" href="../../d4/d3/struct__NMI__STATUS.html#o6">00233</a>     UCHAR <a class="code" href="../../d4/d3/struct__NMI__STATUS.html#o6">IochkNmi</a> : 1;
<a name="l00234"></a><a class="code" href="../../d4/d3/struct__NMI__STATUS.html#o7">00234</a>     UCHAR <a class="code" href="../../d4/d3/struct__NMI__STATUS.html#o7">ParityNmi</a> : 1;
00235 }<a class="code" href="../../d4/d3/struct__NMI__STATUS.html">NMI_STATUS</a>, *<a class="code" href="../../d4/d3/struct__NMI__STATUS.html">PNMI_STATUS</a>;
00236 
00237 <span class="comment">//</span>
00238 <span class="comment">// Define NMI Enable register structure.</span>
00239 <span class="comment">//</span>
00240 
00241 <span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="../../d2/d3/struct__NMI__ENABLE.html">_NMI_ENABLE</a> {
<a name="l00242"></a><a class="code" href="../../d2/d3/struct__NMI__ENABLE.html#o0">00242</a>    UCHAR <a class="code" href="../../d2/d3/struct__NMI__ENABLE.html#o0">RtClockAddress</a> : 7;
<a name="l00243"></a><a class="code" href="../../d2/d3/struct__NMI__ENABLE.html#o1">00243</a>    UCHAR <a class="code" href="../../d2/d3/struct__NMI__ENABLE.html#o1">NmiDisable</a> : 1;
00244 }<a class="code" href="../../d2/d3/struct__NMI__ENABLE.html">NMI_ENABLE</a>, *<a class="code" href="../../d2/d3/struct__NMI__ENABLE.html">PNMI_ENABLE</a>;
00245 <span class="comment">//</span>
00246 <span class="comment">// Define the NMI extended status and control register structure.</span>
00247 <span class="comment">//</span>
00248 
00249 <span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="../../d3/d3/struct__NMI__EXTENDED__CONTROL.html">_NMI_EXTENDED_CONTROL</a> {
<a name="l00250"></a><a class="code" href="../../d3/d3/struct__NMI__EXTENDED__CONTROL.html#o0">00250</a>     UCHAR <a class="code" href="../../d3/d3/struct__NMI__EXTENDED__CONTROL.html#o0">BusReset</a> : 1;
<a name="l00251"></a><a class="code" href="../../d3/d3/struct__NMI__EXTENDED__CONTROL.html#o1">00251</a>     UCHAR <a class="code" href="../../d3/d3/struct__NMI__EXTENDED__CONTROL.html#o1">EnableNmiPort</a> : 1;
<a name="l00252"></a><a class="code" href="../../d3/d3/struct__NMI__EXTENDED__CONTROL.html#o2">00252</a>     UCHAR <a class="code" href="../../d3/d3/struct__NMI__EXTENDED__CONTROL.html#o2">EnableFailSafeNmi</a> : 1;
<a name="l00253"></a><a class="code" href="../../d3/d3/struct__NMI__EXTENDED__CONTROL.html#o3">00253</a>     UCHAR <a class="code" href="../../d3/d3/struct__NMI__EXTENDED__CONTROL.html#o3">EnableBusMasterTimeout</a> : 1;
<a name="l00254"></a><a class="code" href="../../d3/d3/struct__NMI__EXTENDED__CONTROL.html#o4">00254</a>     UCHAR <a class="code" href="../../d3/d3/struct__NMI__EXTENDED__CONTROL.html#o4">Reserved1</a> : 1;
<a name="l00255"></a><a class="code" href="../../d3/d3/struct__NMI__EXTENDED__CONTROL.html#o5">00255</a>     UCHAR <a class="code" href="../../d3/d3/struct__NMI__EXTENDED__CONTROL.html#o5">PendingPortNmi</a> : 1;
<a name="l00256"></a><a class="code" href="../../d3/d3/struct__NMI__EXTENDED__CONTROL.html#o6">00256</a>     UCHAR <a class="code" href="../../d3/d3/struct__NMI__EXTENDED__CONTROL.html#o6">PendingBusMasterTimeout</a> : 1;
<a name="l00257"></a><a class="code" href="../../d3/d3/struct__NMI__EXTENDED__CONTROL.html#o7">00257</a>     UCHAR <a class="code" href="../../d3/d3/struct__NMI__EXTENDED__CONTROL.html#o7">PendingFailSafeNmi</a> : 1;
00258 }<a class="code" href="../../d3/d3/struct__NMI__EXTENDED__CONTROL.html">NMI_EXTENDED_CONTROL</a>, *<a class="code" href="../../d3/d3/struct__NMI__EXTENDED__CONTROL.html">PNMI_EXTENDED_CONTROL</a>;
00259 
00260 <span class="comment">//</span>
00261 <span class="comment">// Define 82357 register structure.</span>
00262 <span class="comment">//</span>
00263 
00264 <span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="../../d5/d2/struct__EISA__CONTROL.html">_EISA_CONTROL</a> {
00265     <span class="keyword">union   </span>{
<a name="l00266"></a><a class="code" href="../../d5/d2/struct__EISA__CONTROL.html#o0">00266</a>         <a class="code" href="../../d4/d6/struct__DMA1__CONTROL.html">DMA1_CONTROL</a> <a class="code" href="../../d5/d2/struct__EISA__CONTROL.html#o0">Dma1BasePort</a>;          <span class="comment">// Offset 0x00</span>
00267         <span class="keyword">struct  </span>{
<a name="l00268"></a><a class="code" href="../../d5/d2/struct__EISA__CONTROL.html#o2">00268</a>             UCHAR <a class="code" href="../../d5/d2/struct__EISA__CONTROL.html#o2">Interrupt1ControlPort0</a>;   <span class="comment">// Offset 0x00</span>
<a name="l00269"></a><a class="code" href="../../d5/d2/struct__EISA__CONTROL.html#o4">00269</a>             UCHAR <a class="code" href="../../d5/d2/struct__EISA__CONTROL.html#o4">Reserved1</a>;
<a name="l00270"></a><a class="code" href="../../d5/d2/struct__EISA__CONTROL.html#o3">00270</a>             UCHAR <a class="code" href="../../d5/d2/struct__EISA__CONTROL.html#o3">Interrupt1ControlPort1</a>;   <span class="comment">// Offset 0x02</span>
<a name="l00271"></a><a class="code" href="../../d5/d2/struct__EISA__CONTROL.html#o20">00271</a>             UCHAR <a class="code" href="../../d5/d2/struct__EISA__CONTROL.html#o20">Reserved2</a>[5];
<a name="l00272"></a><a class="code" href="../../d5/d2/struct__EISA__CONTROL.html#o21">00272</a>             UCHAR <a class="code" href="../../d5/d2/struct__EISA__CONTROL.html#o21">Interrupt2ControlPort0</a>;   <span class="comment">// Offset 0x08</span>
<a name="l00273"></a><a class="code" href="../../d5/d2/struct__EISA__CONTROL.html#o23">00273</a>             UCHAR <a class="code" href="../../d5/d2/struct__EISA__CONTROL.html#o23">Reserved3</a>;
<a name="l00274"></a><a class="code" href="../../d5/d2/struct__EISA__CONTROL.html#o22">00274</a>             UCHAR <a class="code" href="../../d5/d2/struct__EISA__CONTROL.html#o22">Interrupt2ControlPort1</a>;   <span class="comment">// Offset 0x0A</span>
<a name="l00275"></a><a class="code" href="../../d5/d2/struct__EISA__CONTROL.html#o25">00275</a>             UCHAR <a class="code" href="../../d5/d2/struct__EISA__CONTROL.html#o25">Reserved4</a>[<span class="keyword">sizeof</span>(<a class="code" href="../../d4/d6/struct__DMA1__CONTROL.html">DMA1_CONTROL</a>)-11];
00276 
00277         };
00278     };
00279     <span class="keyword">union </span>{
<a name="l00280"></a><a class="code" href="../../d5/d2/struct__EISA__CONTROL.html#o19">00280</a>         <a class="code" href="../../d9/d7/struct__DMA__PAGE.html">DMA_PAGE</a> <a class="code" href="../../d5/d2/struct__EISA__CONTROL.html#o19">DmaPageLowPort</a>;                    <span class="comment">// Offset 0x20</span>
<a name="l00281"></a><a class="code" href="../../d5/d2/struct__EISA__CONTROL.html#o24">00281</a>         <a class="code" href="../../d6/d6/struct__DMA2__CONTROL.html">DMA2_CONTROL</a> <a class="code" href="../../d5/d2/struct__EISA__CONTROL.html#o24">Dma2BasePort</a>;                  <span class="comment">// Offset 0x20</span>
00282         <span class="keyword">struct </span>{
<a name="l00283"></a><a class="code" href="../../d5/d2/struct__EISA__CONTROL.html#o51">00283</a>             UCHAR <a class="code" href="../../d5/d2/struct__EISA__CONTROL.html#o51">Reserved20</a>[9];                    <span class="comment">// Offset 0x20</span>
<a name="l00284"></a><a class="code" href="../../d5/d2/struct__EISA__CONTROL.html#o52">00284</a>             UCHAR <a class="code" href="../../d5/d2/struct__EISA__CONTROL.html#o52">PageIncrementMode</a>;                <span class="comment">// Offset 0x29</span>
<a name="l00285"></a><a class="code" href="../../d5/d2/struct__EISA__CONTROL.html#o53">00285</a>             UCHAR <a class="code" href="../../d5/d2/struct__EISA__CONTROL.html#o53">Reserved21</a>;
<a name="l00286"></a><a class="code" href="../../d5/d2/struct__EISA__CONTROL.html#o54">00286</a>             UCHAR <a class="code" href="../../d5/d2/struct__EISA__CONTROL.html#o54">InDirectAddress</a>;                  <span class="comment">// Offset 0x2b</span>
<a name="l00287"></a><a class="code" href="../../d5/d2/struct__EISA__CONTROL.html#o55">00287</a>             UCHAR <a class="code" href="../../d5/d2/struct__EISA__CONTROL.html#o55">Reserved22</a>;
<a name="l00288"></a><a class="code" href="../../d5/d2/struct__EISA__CONTROL.html#o56">00288</a>             UCHAR <a class="code" href="../../d5/d2/struct__EISA__CONTROL.html#o56">InDirectData</a>;                     <span class="comment">// Offset 0x2d</span>
<a name="l00289"></a><a class="code" href="../../d5/d2/struct__EISA__CONTROL.html#o57">00289</a>             UCHAR <a class="code" href="../../d5/d2/struct__EISA__CONTROL.html#o57">Reserved23</a>[0x7f - 0x2e];
<a name="l00290"></a><a class="code" href="../../d5/d2/struct__EISA__CONTROL.html#o58">00290</a>             UCHAR <a class="code" href="../../d5/d2/struct__EISA__CONTROL.html#o58">PageIncrementMode2</a>;               <span class="comment">// Offset 0x7f</span>
<a name="l00291"></a><a class="code" href="../../d5/d2/struct__EISA__CONTROL.html#o59">00291</a>             UCHAR <a class="code" href="../../d5/d2/struct__EISA__CONTROL.html#o59">Reserved24</a>[0x129 - 0x80];
<a name="l00292"></a><a class="code" href="../../d5/d2/struct__EISA__CONTROL.html#o60">00292</a>             UCHAR <a class="code" href="../../d5/d2/struct__EISA__CONTROL.html#o60">DMA2PageIncrementMode</a>;            <span class="comment">// Offset 0x129</span>
00293         };
00294     };
<a name="l00295"></a><a class="code" href="../../d5/d2/struct__EISA__CONTROL.html#o61">00295</a>     UCHAR <a class="code" href="../../d5/d2/struct__EISA__CONTROL.html#o61">Reserved25</a>[0xfffc - 0x130];               <span class="comment">// Offset 0x130</span>
00296     <span class="comment">//</span>
00297     <span class="comment">// No NEC PC98 have 2nd DMA controller. But PC/AT has one. Therefore there are some valuable</span>
00298     <span class="comment">// refer to 2nd DMA in ixisasup.c.</span>
00299     <span class="comment">// I add it following valuable so that HAL builds. HAL of NEC PC98 doesn't use it.</span>
00300     <span class="comment">//</span>
<a name="l00301"></a><a class="code" href="../../d5/d2/struct__EISA__CONTROL.html#o29">00301</a>     UCHAR <a class="code" href="../../d5/d2/struct__EISA__CONTROL.html#o29">Dma1ExtendedModePort</a>;
<a name="l00302"></a><a class="code" href="../../d5/d2/struct__EISA__CONTROL.html#o48">00302</a>     UCHAR <a class="code" href="../../d5/d2/struct__EISA__CONTROL.html#o48">Dma2ExtendedModePort</a>;
<a name="l00303"></a><a class="code" href="../../d5/d2/struct__EISA__CONTROL.html#o62">00303</a>     UCHAR <a class="code" href="../../d5/d2/struct__EISA__CONTROL.html#o40">DmaPageHighPort</a>;
<a name="l00304"></a><a class="code" href="../../d5/d2/struct__EISA__CONTROL.html#o43">00304</a>     UCHAR <a class="code" href="../../d5/d2/struct__EISA__CONTROL.html#o43">Interrupt1EdgeLevel</a>;
<a name="l00305"></a><a class="code" href="../../d5/d2/struct__EISA__CONTROL.html#o44">00305</a>     UCHAR <a class="code" href="../../d5/d2/struct__EISA__CONTROL.html#o44">Interrupt2EdgeLevel</a>;
00306 
00307 } <a class="code" href="../../d5/d2/struct__EISA__CONTROL.html">EISA_CONTROL</a>, *<a class="code" href="../../d5/d2/struct__EISA__CONTROL.html">PEISA_CONTROL</a>;
00308 
00309 <span class="comment">//</span>
00310 <span class="comment">// Define initialization command word 1 structure.</span>
00311 <span class="comment">//</span>
00312 
00313 <span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="../../d4/d2/struct__INITIALIZATION__COMMAND__1.html">_INITIALIZATION_COMMAND_1</a> {
<a name="l00314"></a><a class="code" href="../../d4/d2/struct__INITIALIZATION__COMMAND__1.html#o0">00314</a>     UCHAR <a class="code" href="../../d4/d2/struct__INITIALIZATION__COMMAND__1.html#o0">Icw4Needed</a> : 1;
<a name="l00315"></a><a class="code" href="../../d4/d2/struct__INITIALIZATION__COMMAND__1.html#o1">00315</a>     UCHAR <a class="code" href="../../d4/d2/struct__INITIALIZATION__COMMAND__1.html#o1">CascadeMode</a> : 1;
<a name="l00316"></a><a class="code" href="../../d4/d2/struct__INITIALIZATION__COMMAND__1.html#o2">00316</a>     UCHAR <a class="code" href="../../d4/d2/struct__INITIALIZATION__COMMAND__1.html#o2">Unused1</a> : 2;
<a name="l00317"></a><a class="code" href="../../d4/d2/struct__INITIALIZATION__COMMAND__1.html#o3">00317</a>     UCHAR <a class="code" href="../../d4/d2/struct__INITIALIZATION__COMMAND__1.html#o3">InitializationFlag</a> : 1;
<a name="l00318"></a><a class="code" href="../../d4/d2/struct__INITIALIZATION__COMMAND__1.html#o4">00318</a>     UCHAR <a class="code" href="../../d4/d2/struct__INITIALIZATION__COMMAND__1.html#o4">Unused2</a> : 3;
00319 }<a class="code" href="../../d4/d2/struct__INITIALIZATION__COMMAND__1.html">INITIALIZATION_COMMAND_1</a>, *<a class="code" href="../../d4/d2/struct__INITIALIZATION__COMMAND__1.html">PINITIALIZATION_COMMAND_1</a>;
00320 
00321 <span class="comment">//</span>
00322 <span class="comment">// Define initialization command word 4 structure.</span>
00323 <span class="comment">//</span>
00324 
00325 <span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="../../d5/d2/struct__INITIALIZATION__COMMAND__4.html">_INITIALIZATION_COMMAND_4</a> {
<a name="l00326"></a><a class="code" href="../../d5/d2/struct__INITIALIZATION__COMMAND__4.html#o0">00326</a>     UCHAR <a class="code" href="../../d5/d2/struct__INITIALIZATION__COMMAND__4.html#o0">I80x86Mode</a> : 1;
<a name="l00327"></a><a class="code" href="../../d5/d2/struct__INITIALIZATION__COMMAND__4.html#o1">00327</a>     UCHAR <a class="code" href="../../d5/d2/struct__INITIALIZATION__COMMAND__4.html#o1">AutoEndOfInterruptMode</a> : 1;
<a name="l00328"></a><a class="code" href="../../d5/d2/struct__INITIALIZATION__COMMAND__4.html#o2">00328</a>     UCHAR <a class="code" href="../../d5/d2/struct__INITIALIZATION__COMMAND__4.html#o2">Unused1</a> : 2;
<a name="l00329"></a><a class="code" href="../../d5/d2/struct__INITIALIZATION__COMMAND__4.html#o3">00329</a>     UCHAR <a class="code" href="../../d5/d2/struct__INITIALIZATION__COMMAND__4.html#o3">SpecialFullyNested</a> : 1;
<a name="l00330"></a><a class="code" href="../../d5/d2/struct__INITIALIZATION__COMMAND__4.html#o4">00330</a>     UCHAR <a class="code" href="../../d5/d2/struct__INITIALIZATION__COMMAND__4.html#o4">Unused2</a> : 3;
00331 }<a class="code" href="../../d5/d2/struct__INITIALIZATION__COMMAND__4.html">INITIALIZATION_COMMAND_4</a>, *<a class="code" href="../../d5/d2/struct__INITIALIZATION__COMMAND__4.html">PINITIALIZATION_COMMAND_4</a>;
00332 
00333 <span class="comment">//</span>
00334 <span class="comment">// Define EISA interrupt controller operational command values.</span>
00335 <span class="comment">// Define operation control word 2 commands.</span>
00336 <span class="comment">//</span>
00337 
<a name="l00338"></a><a class="code" href="../../d3/d6/nec98_8h.html#a35">00338</a> <span class="preprocessor">#define NONSPECIFIC_END_OF_INTERRUPT 0x20</span>
<a name="l00339"></a><a class="code" href="../../d3/d6/nec98_8h.html#a36">00339</a> <span class="preprocessor"></span><span class="preprocessor">#define SPECIFIC_END_OF_INTERRUPT    0x60</span>
00340 <span class="preprocessor"></span>
00341 <span class="comment">//</span>
00342 <span class="comment">// Define external EISA interupts</span>
00343 <span class="comment">//</span>
00344 
<a name="l00345"></a><a class="code" href="../../d3/d6/nec98_8h.html#a37">00345</a> <span class="preprocessor">#define EISA_EXTERNAL_INTERRUPTS_1  0xf8</span>
<a name="l00346"></a><a class="code" href="../../d3/d6/nec98_8h.html#a38">00346</a> <span class="preprocessor"></span><span class="preprocessor">#define EISA_EXTERNAL_INTERRUPTS_2  0xbe</span>
00347 <span class="preprocessor"></span>
00348 <span class="comment">//</span>
00349 <span class="comment">// Define the DMA mode register structure.</span>
00350 <span class="comment">//</span>
00351 
00352 <span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="../../d2/d7/struct__DMA__EISA__MODE.html">_DMA_EISA_MODE</a> {
<a name="l00353"></a><a class="code" href="../../d2/d7/struct__DMA__EISA__MODE.html#o0">00353</a>     UCHAR <a class="code" href="../../d2/d7/struct__DMA__EISA__MODE.html#o0">Channel</a> : 2;
<a name="l00354"></a><a class="code" href="../../d2/d7/struct__DMA__EISA__MODE.html#o1">00354</a>     UCHAR <a class="code" href="../../d2/d7/struct__DMA__EISA__MODE.html#o1">TransferType</a> : 2;
<a name="l00355"></a><a class="code" href="../../d2/d7/struct__DMA__EISA__MODE.html#o2">00355</a>     UCHAR <a class="code" href="../../d2/d7/struct__DMA__EISA__MODE.html#o2">AutoInitialize</a> : 1;
<a name="l00356"></a><a class="code" href="../../d2/d7/struct__DMA__EISA__MODE.html#o3">00356</a>     UCHAR <a class="code" href="../../d2/d7/struct__DMA__EISA__MODE.html#o3">AddressDecrement</a> : 1;
<a name="l00357"></a><a class="code" href="../../d2/d7/struct__DMA__EISA__MODE.html#o4">00357</a>     UCHAR <a class="code" href="../../d2/d7/struct__DMA__EISA__MODE.html#o4">RequestMode</a> : 2;
00358 }<a class="code" href="../../d2/d7/struct__DMA__EISA__MODE.html">DMA_EISA_MODE</a>, *<a class="code" href="../../d2/d7/struct__DMA__EISA__MODE.html">PDMA_EISA_MODE</a>;
00359 
00360 <span class="comment">//</span>
00361 <span class="comment">// Define TransferType values.</span>
00362 <span class="comment">//</span>
00363 
<a name="l00364"></a><a class="code" href="../../d3/d6/nec98_8h.html#a39">00364</a> <span class="preprocessor">#define VERIFY_TRANSFER     0x00</span>
<a name="l00365"></a><a class="code" href="../../d3/d6/nec98_8h.html#a40">00365</a> <span class="preprocessor"></span><span class="preprocessor">#define READ_TRANSFER       0x01        // Read from the device.</span>
<a name="l00366"></a><a class="code" href="../../d3/d6/nec98_8h.html#a41">00366</a> <span class="preprocessor"></span><span class="preprocessor">#define WRITE_TRANSFER      0x02        // Write to the device.</span>
00367 <span class="preprocessor"></span>
00368 <span class="comment">//</span>
00369 <span class="comment">// Define RequestMode values.</span>
00370 <span class="comment">//</span>
00371 
<a name="l00372"></a><a class="code" href="../../d3/d6/nec98_8h.html#a42">00372</a> <span class="preprocessor">#define DEMAND_REQUEST_MODE         0x00</span>
<a name="l00373"></a><a class="code" href="../../d3/d6/nec98_8h.html#a43">00373</a> <span class="preprocessor"></span><span class="preprocessor">#define SINGLE_REQUEST_MODE         0x01</span>
<a name="l00374"></a><a class="code" href="../../d3/d6/nec98_8h.html#a44">00374</a> <span class="preprocessor"></span><span class="preprocessor">#define BLOCK_REQUEST_MODE          0x02</span>
<a name="l00375"></a><a class="code" href="../../d3/d6/nec98_8h.html#a45">00375</a> <span class="preprocessor"></span><span class="preprocessor">#define CASCADE_REQUEST_MODE        0x03</span>
00376 <span class="preprocessor"></span>
00377 <span class="comment">//</span>
00378 <span class="comment">// Define the DMA extended mode register structure.</span>
00379 <span class="comment">//</span>
00380 
00381 <span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="../../d4/d7/struct__DMA__EXTENDED__MODE.html">_DMA_EXTENDED_MODE</a> {
<a name="l00382"></a><a class="code" href="../../d4/d7/struct__DMA__EXTENDED__MODE.html#o0">00382</a>     UCHAR <a class="code" href="../../d4/d7/struct__DMA__EXTENDED__MODE.html#o0">ChannelNumber</a> : 2;
<a name="l00383"></a><a class="code" href="../../d4/d7/struct__DMA__EXTENDED__MODE.html#o1">00383</a>     UCHAR <a class="code" href="../../d4/d7/struct__DMA__EXTENDED__MODE.html#o1">TransferSize</a> : 2;
<a name="l00384"></a><a class="code" href="../../d4/d7/struct__DMA__EXTENDED__MODE.html#o2">00384</a>     UCHAR <a class="code" href="../../d4/d7/struct__DMA__EXTENDED__MODE.html#o2">TimingMode</a> : 2;
<a name="l00385"></a><a class="code" href="../../d4/d7/struct__DMA__EXTENDED__MODE.html#o3">00385</a>     UCHAR <a class="code" href="../../d4/d7/struct__DMA__EXTENDED__MODE.html#o3">EndOfPacketInput</a> : 1;
<a name="l00386"></a><a class="code" href="../../d4/d7/struct__DMA__EXTENDED__MODE.html#o4">00386</a>     UCHAR <a class="code" href="../../d4/d7/struct__DMA__EXTENDED__MODE.html#o4">StopRegisterEnabled</a> : 1;
00387 }<a class="code" href="../../d4/d7/struct__DMA__EXTENDED__MODE.html">DMA_EXTENDED_MODE</a>, *<a class="code" href="../../d4/d7/struct__DMA__EXTENDED__MODE.html">PDMA_EXTENDED_MODE</a>;
00388 
00389 <span class="comment">//</span>
00390 <span class="comment">// Define the DMA extended mode register transfer size values.</span>
00391 <span class="comment">//</span>
00392 
<a name="l00393"></a><a class="code" href="../../d3/d6/nec98_8h.html#a46">00393</a> <span class="preprocessor">#define BY_BYTE_8_BITS      0</span>
<a name="l00394"></a><a class="code" href="../../d3/d6/nec98_8h.html#a47">00394</a> <span class="preprocessor"></span><span class="preprocessor">#define BY_WORD_16_BITS     1</span>
<a name="l00395"></a><a class="code" href="../../d3/d6/nec98_8h.html#a48">00395</a> <span class="preprocessor"></span><span class="preprocessor">#define BY_BYTE_32_BITS     2</span>
<a name="l00396"></a><a class="code" href="../../d3/d6/nec98_8h.html#a49">00396</a> <span class="preprocessor"></span><span class="preprocessor">#define BY_BYTE_16_BITS     3</span>
00397 <span class="preprocessor"></span>
00398 <span class="comment">//</span>
00399 <span class="comment">// Define the DMA extended mode timing mode values.</span>
00400 <span class="comment">//</span>
00401 
<a name="l00402"></a><a class="code" href="../../d3/d6/nec98_8h.html#a50">00402</a> <span class="preprocessor">#define COMPATIBLITY_TIMING 0</span>
<a name="l00403"></a><a class="code" href="../../d3/d6/nec98_8h.html#a51">00403</a> <span class="preprocessor"></span><span class="preprocessor">#define TYPE_A_TIMING       1</span>
<a name="l00404"></a><a class="code" href="../../d3/d6/nec98_8h.html#a52">00404</a> <span class="preprocessor"></span><span class="preprocessor">#define TYPE_B_TIMING       2</span>
<a name="l00405"></a><a class="code" href="../../d3/d6/nec98_8h.html#a53">00405</a> <span class="preprocessor"></span><span class="preprocessor">#define BURST_TIMING        3</span>
00406 <span class="preprocessor"></span>
00407 <span class="preprocessor">#ifndef DMA1_COMMAND_STATUS</span>
00408 <span class="preprocessor"></span>
00409 
00410 <span class="comment">//</span>
00411 <span class="comment">// Define constants used by Intel 8237A DMA chip</span>
00412 <span class="comment">//</span>
00413 
<a name="l00414"></a><a class="code" href="../../d3/d6/nec98_8h.html#a54">00414</a> <span class="preprocessor">#define DMA_SETMASK     4</span>
<a name="l00415"></a><a class="code" href="../../d3/d6/nec98_8h.html#a55">00415</a> <span class="preprocessor"></span><span class="preprocessor">#define DMA_CLEARMASK       0</span>
<a name="l00416"></a><a class="code" href="../../d3/d6/nec98_8h.html#a56">00416</a> <span class="preprocessor"></span><span class="preprocessor">#define DMA_READ            4  // These two appear backwards, but I think</span>
<a name="l00417"></a><a class="code" href="../../d3/d6/nec98_8h.html#a57">00417</a> <span class="preprocessor"></span><span class="preprocessor">#define DMA_WRITE           8  // the DMA docs have them mixed up</span>
<a name="l00418"></a><a class="code" href="../../d3/d6/nec98_8h.html#a58">00418</a> <span class="preprocessor"></span><span class="preprocessor">#define DMA_SINGLE_TRANSFER 0x40</span>
<a name="l00419"></a><a class="code" href="../../d3/d6/nec98_8h.html#a59">00419</a> <span class="preprocessor"></span><span class="preprocessor">#define DMA_AUTO_INIT       0x10 // Auto initialization mode</span>
00420 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
00421 <span class="preprocessor"></span>
00422 
00423 <span class="comment">//</span>
00424 <span class="comment">// This structure is drive layout and partition information</span>
00425 <span class="comment">// for NEC PC-98xx series.</span>
00426 <span class="comment">//</span>
00427 
<a name="l00428"></a><a class="code" href="../../d6/d8/struct__PARTITION__INFORMATION__NEC.html">00428</a> <span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="../../d6/d8/struct__PARTITION__INFORMATION__NEC.html">_PARTITION_INFORMATION_NEC</a> {
<a name="l00429"></a><a class="code" href="../../d6/d8/struct__PARTITION__INFORMATION__NEC.html#o0">00429</a>     UCHAR <a class="code" href="../../d6/d8/struct__PARTITION__INFORMATION__NEC.html#o0">PartitionType</a>;
<a name="l00430"></a><a class="code" href="../../d6/d8/struct__PARTITION__INFORMATION__NEC.html#o1">00430</a>     BOOLEAN <a class="code" href="../../d6/d8/struct__PARTITION__INFORMATION__NEC.html#o1">RecognizedPartition</a>;
<a name="l00431"></a><a class="code" href="../../d6/d8/struct__PARTITION__INFORMATION__NEC.html#o2">00431</a>     BOOLEAN <a class="code" href="../../d6/d8/struct__PARTITION__INFORMATION__NEC.html#o2">RewritePartition</a>;
<a name="l00432"></a><a class="code" href="../../d6/d8/struct__PARTITION__INFORMATION__NEC.html#o3">00432</a>     ULONG <a class="code" href="../../d6/d8/struct__PARTITION__INFORMATION__NEC.html#o3">PartitionNumber</a>;
<a name="l00433"></a><a class="code" href="../../d6/d8/struct__PARTITION__INFORMATION__NEC.html#o4">00433</a>     LARGE_INTEGER <a class="code" href="../../d6/d8/struct__PARTITION__INFORMATION__NEC.html#o4">IplStartOffset</a>;
<a name="l00434"></a><a class="code" href="../../d6/d8/struct__PARTITION__INFORMATION__NEC.html#o5">00434</a>     LARGE_INTEGER <a class="code" href="../../d6/d8/struct__PARTITION__INFORMATION__NEC.html#o5">StartingOffset</a>;
<a name="l00435"></a><a class="code" href="../../d6/d8/struct__PARTITION__INFORMATION__NEC.html#o6">00435</a>     LARGE_INTEGER <a class="code" href="../../d6/d8/struct__PARTITION__INFORMATION__NEC.html#o6">PartitionLength</a>;
<a name="l00436"></a><a class="code" href="../../d6/d8/struct__PARTITION__INFORMATION__NEC.html#o7">00436</a>     UCHAR <a class="code" href="../../d6/d8/struct__PARTITION__INFORMATION__NEC.html#o7">BootableFlag</a>;
<a name="l00437"></a><a class="code" href="../../d6/d8/struct__PARTITION__INFORMATION__NEC.html#o8">00437</a>     UCHAR <a class="code" href="../../d6/d8/struct__PARTITION__INFORMATION__NEC.html#o8">PartitionName</a>[16];
00438 } <a class="code" href="../../d6/d8/struct__PARTITION__INFORMATION__NEC.html">PARTITION_INFORMATION_NEC</a>, *<a class="code" href="../../d6/d8/struct__PARTITION__INFORMATION__NEC.html">PPARTITION_INFORMATION_NEC</a>;
00439 
<a name="l00440"></a><a class="code" href="../../d0/d9/struct__DRIVE__LAYOUT__INFORMATION__NEC.html">00440</a> <span class="keyword">typedef</span> <span class="keyword">struct </span><a class="code" href="../../d0/d9/struct__DRIVE__LAYOUT__INFORMATION__NEC.html">_DRIVE_LAYOUT_INFORMATION_NEC</a> {
<a name="l00441"></a><a class="code" href="../../d0/d9/struct__DRIVE__LAYOUT__INFORMATION__NEC.html#o0">00441</a>     ULONG <a class="code" href="../../d0/d9/struct__DRIVE__LAYOUT__INFORMATION__NEC.html#o0">PartitionCount</a>;
<a name="l00442"></a><a class="code" href="../../d0/d9/struct__DRIVE__LAYOUT__INFORMATION__NEC.html#o1">00442</a>     ULONG <a class="code" href="../../d0/d9/struct__DRIVE__LAYOUT__INFORMATION__NEC.html#o1">Signature</a>;
<a name="l00443"></a><a class="code" href="../../d0/d9/struct__DRIVE__LAYOUT__INFORMATION__NEC.html#o2">00443</a>     UCHAR <a class="code" href="../../d0/d9/struct__DRIVE__LAYOUT__INFORMATION__NEC.html#o2">BootRecordNec</a>[8];
<a name="l00444"></a><a class="code" href="../../d0/d9/struct__DRIVE__LAYOUT__INFORMATION__NEC.html#o3">00444</a>     <a class="code" href="../../d6/d8/struct__PARTITION__INFORMATION__NEC.html">PARTITION_INFORMATION_NEC</a> <a class="code" href="../../d0/d9/struct__DRIVE__LAYOUT__INFORMATION__NEC.html#o3">PartitionEntry</a>[1];
00445 } <a class="code" href="../../d0/d9/struct__DRIVE__LAYOUT__INFORMATION__NEC.html">DRIVE_LAYOUT_INFORMATION_NEC</a>, *<a class="code" href="../../d0/d9/struct__DRIVE__LAYOUT__INFORMATION__NEC.html">PDRIVE_LAYOUT_INFORMATION_NEC</a>;
00446 
00447 <span class="comment">//</span>
00448 <span class="comment">// The system has memory over 16MB ?</span>
00449 <span class="comment">//</span>
<a name="l00450"></a><a class="code" href="../../d3/d6/nec98_8h.html#a97">00450</a> <span class="keyword">extern</span> UCHAR <a class="code" href="../../d3/d6/nec98_8h.html#a97">Over16MBMemoryFlag</a>;
00451 
00452 <span class="comment">//</span>
00453 <span class="comment">// We can't use DMA between 15MB and 16MB.</span>
00454 <span class="comment">//</span>
<a name="l00455"></a><a class="code" href="../../d3/d6/nec98_8h.html#a60">00455</a> <span class="preprocessor">#define NOTDMA_MINIMUM_PHYSICAL_ADDRESS 0x0f00000</span>
00456 <span class="preprocessor"></span>
00457 <span class="comment">//</span>
00458 <span class="comment">//</span>
00459 <span class="comment">//</span>
00460 <a class="code" href="../../d2/d7/hal_8h.html#a212">VOID</a>
00461 <a class="code" href="../../d0/d0/client_2nt6_2user_8h.html#a0">FASTCALL</a>
00462 <a class="code" href="../../d3/d6/nec98_8h.html#a98">xHalExamineMBR</a>(
00463     IN <a class="code" href="../../d8/d4/struct__DEVICE__OBJECT.html">PDEVICE_OBJECT</a> DeviceObject,
00464     IN ULONG SectorSize,
00465     IN ULONG MBRTypeIdentifier,
00466     OUT PVOID *Buffer
00467     );
00468 
00469 <a class="code" href="../../d2/d7/hal_8h.html#a212">VOID</a>
00470 <a class="code" href="../../d0/d0/client_2nt6_2user_8h.html#a0">FASTCALL</a>
00471 <a class="code" href="../../d3/d6/nec98_8h.html#a99">xHalIoAssignDriveLetters</a>(
00472     IN <span class="keyword">struct</span> <a class="code" href="../../d1/d2/struct__LOADER__PARAMETER__BLOCK.html">_LOADER_PARAMETER_BLOCK</a> *LoaderBlock,
00473     IN PSTRING NtDeviceName,
00474     OUT PUCHAR NtSystemPath,
00475     OUT PSTRING NtSystemPathString
00476     );
00477 
00478 <a class="code" href="../../d0/d6/iop_8h.html#a144">NTSTATUS</a>
00479 <a class="code" href="../../d0/d0/client_2nt6_2user_8h.html#a0">FASTCALL</a>
00480 <a class="code" href="../../d3/d6/nec98_8h.html#a100">xHalIoReadPartitionTable</a>(
00481     IN <a class="code" href="../../d8/d4/struct__DEVICE__OBJECT.html">PDEVICE_OBJECT</a> DeviceObject,
00482     IN ULONG SectorSize,
00483     IN BOOLEAN ReturnRecognizedPartitions,
00484     OUT <span class="keyword">struct</span> _DRIVE_LAYOUT_INFORMATION **PartitionBuffer
00485     );
00486 
00487 <a class="code" href="../../d0/d6/iop_8h.html#a144">NTSTATUS</a>
00488 <a class="code" href="../../d0/d0/client_2nt6_2user_8h.html#a0">FASTCALL</a>
00489 <a class="code" href="../../d3/d6/nec98_8h.html#a101">xHalIoSetPartitionInformation</a>(
00490     IN <a class="code" href="../../d8/d4/struct__DEVICE__OBJECT.html">PDEVICE_OBJECT</a> DeviceObject,
00491     IN ULONG SectorSize,
00492     IN ULONG PartitionNumber,
00493     IN ULONG PartitionType
00494     );
00495 
00496 <a class="code" href="../../d0/d6/iop_8h.html#a144">NTSTATUS</a>
00497 <a class="code" href="../../d0/d0/client_2nt6_2user_8h.html#a0">FASTCALL</a>
00498 <a class="code" href="../../d3/d6/nec98_8h.html#a102">xHalIoWritePartitionTable</a>(
00499     IN <a class="code" href="../../d8/d4/struct__DEVICE__OBJECT.html">PDEVICE_OBJECT</a> DeviceObject,
00500     IN ULONG SectorSize,
00501     IN ULONG SectorsPerTrack,
00502     IN ULONG NumberOfHeads,
00503     IN <span class="keyword">struct</span> _DRIVE_LAYOUT_INFORMATION *PartitionBuffer
00504     );
00505 
00506 <span class="preprocessor">#endif //_EISA_</span>
</div></pre><hr size="1"><address style="align: right;"><small>Generated on Sat May 15 19:40:56 2004 for test by
<a href="http://www.doxygen.org/index.html">
<img src="../../doxygen.png" alt="doxygen" align="middle" border=0 ></a> 1.3.7 </small></address>
</body>
</html>
