<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>synthesis Report</title>
<style type="text/css">
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#main_wrapper{ width: 100%; }
div#content { margin-left: 350px; margin-right: 30px; }
div#catalog_wrapper {position: fixed; top: 30px; width: 350px; float: left; }
div#catalog ul { list-style-type: none; }
div#catalog li { text-align: left; list-style-type:circle; color: #0084ff; margin-top: 3px; margin-bottom: 3px; }
div#catalog a { display:inline-block; text-decoration: none; color: #0084ff; font-weight: bold; padding: 3px; }
div#catalog a:visited { color: #0084ff; }
div#catalog a:hover { color: #fff; background: #0084ff; }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td { border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table td.label { min-width: 100px; width: 8%;}
</style>
</head>
<body>
<div id="main_wrapper">
<div id="catalog_wrapper">
<div id="catalog">
<ul>
<li><a href="#about" style=" font-size: 16px;">Synthesis Messages</a></li>
<li><a href="#summary" style=" font-size: 16px;">Synthesis Details</a></li>
<li><a href="#resource" style=" font-size: 16px;">Resource</a>
<ul>
<li><a href="#usage" style=" font-size: 14px;">Resource Usage Summary</a></li>
<li><a href="#utilization" style=" font-size: 14px;">Resource Utilization Summary</a></li>
</ul>
</li>
<li><a href="#timing" style=" font-size: 16px;">Timing</a>
<ul>
<li><a href="#clock" style=" font-size: 14px;">Clock Summary</a></li>
<li><a href="#performance" style=" font-size: 14px;">Max Frequency Summary</a></li>
<li><a href="#detail timing" style=" font-size: 14px;">Detail Timing Paths Informations</a></li>
</ul>
</li>
</ul>
</div><!-- catalog -->
</div><!-- catalog_wrapper -->
<div id="content">
<h1><a name="about">Synthesis Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>GowinSynthesis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>C:\Users\Panagiotis\Documents\GitHub\RiscY\riscy25k\src\bus.v<br>
C:\Users\Panagiotis\Documents\GitHub\RiscY\riscy25k\src\buttonModule.v<br>
C:\Users\Panagiotis\Documents\GitHub\RiscY\riscy25k\src\config.vh<br>
C:\Users\Panagiotis\Documents\GitHub\RiscY\riscy25k\src\constants.vh<br>
C:\Users\Panagiotis\Documents\GitHub\RiscY\riscy25k\src\cpu\ALUCPU.v<br>
C:\Users\Panagiotis\Documents\GitHub\RiscY\riscy25k\src\cpu\RegFile.v<br>
C:\Users\Panagiotis\Documents\GitHub\RiscY\riscy25k\src\cpu\SignExtendSelector.v<br>
C:\Users\Panagiotis\Documents\GitHub\RiscY\riscy25k\src\cpu\control_alu.v<br>
C:\Users\Panagiotis\Documents\GitHub\RiscY\riscy25k\src\cpu\control_branch.v<br>
C:\Users\Panagiotis\Documents\GitHub\RiscY\riscy25k\src\cpu\control_bypass_ex.v<br>
C:\Users\Panagiotis\Documents\GitHub\RiscY\riscy25k\src\cpu\control_main.v<br>
C:\Users\Panagiotis\Documents\GitHub\RiscY\riscy25k\src\cpu\control_stall_id.v<br>
C:\Users\Panagiotis\Documents\GitHub\RiscY\riscy25k\src\cpu\cpu.v<br>
C:\Users\Panagiotis\Documents\GitHub\RiscY\riscy25k\src\cpu\mem_read_selector.v<br>
C:\Users\Panagiotis\Documents\GitHub\RiscY\riscy25k\src\cpu\mem_write_selector.v<br>
C:\Users\Panagiotis\Documents\GitHub\RiscY\riscy25k\src\cpu\signExtend.v<br>
C:\Users\Panagiotis\Documents\GitHub\RiscY\riscy25k\src\i2c.v<br>
C:\Users\Panagiotis\Documents\GitHub\RiscY\riscy25k\src\i2capi.v<br>
C:\Users\Panagiotis\Documents\GitHub\RiscY\riscy25k\src\memory.v<br>
C:\Users\Panagiotis\Documents\GitHub\RiscY\riscy25k\src\screen.v<br>
C:\Users\Panagiotis\Documents\GitHub\RiscY\riscy25k\src\seven_segment.v<br>
C:\Users\Panagiotis\Documents\GitHub\RiscY\riscy25k\src\soc.v<br>
C:\Users\Panagiotis\Documents\GitHub\RiscY\riscy25k\src\soctb.v<br>
C:\Users\Panagiotis\Documents\GitHub\RiscY\riscy25k\src\textEngine.v<br>
</td>
</tr>
<tr>
<td class="label">GowinSynthesis Constraints File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.10.02</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW5A-LV25MG121NES</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW5A-25</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>A</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Tue Oct  1 22:51:52 2024
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2024 Gowin Semiconductor Corporation. ALL rights reserved.</td>
</tr>
</table>
<h1><a name="summary">Synthesis Details</a></h1>
<table class="summary_table">
<tr>
<td class="label">Top Level Module</td>
<td>top</td>
</tr>
<tr>
<td class="label">Synthesis Process</td>
<td>Running parser:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0.171s, Elapsed time = 0h 0m 0.237s, Peak memory usage = 640.695MB<br/>Running netlist conversion:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0s, Peak memory usage = 0MB<br/>Running device independent optimization:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 0: CPU time = 0h 0m 0.078s, Elapsed time = 0h 0m 0.1s, Peak memory usage = 640.695MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 1: CPU time = 0h 0m 0.062s, Elapsed time = 0h 0m 0.042s, Peak memory usage = 640.695MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 2: CPU time = 0h 0m 0.109s, Elapsed time = 0h 0m 0.101s, Peak memory usage = 640.695MB<br/>Running inference:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 0: CPU time = 0h 0m 0.078s, Elapsed time = 0h 0m 0.107s, Peak memory usage = 640.695MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 1: CPU time = 0h 0m 0.109s, Elapsed time = 0h 0m 0.085s, Peak memory usage = 640.695MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 2: CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0.012s, Peak memory usage = 640.695MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 3: CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0.004s, Peak memory usage = 640.695MB<br/>Running technical mapping:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 0: CPU time = 0h 0m 0.125s, Elapsed time = 0h 0m 0.151s, Peak memory usage = 640.695MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 1: CPU time = 0h 0m 0.031s, Elapsed time = 0h 0m 0.045s, Peak memory usage = 640.695MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 2: CPU time = 0h 0m 0.078s, Elapsed time = 0h 0m 0.059s, Peak memory usage = 640.695MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 3: CPU time = 0h 0m 6s, Elapsed time = 0h 0m 7s, Peak memory usage = 640.695MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 4: CPU time = 0h 0m 0.171s, Elapsed time = 0h 0m 0.168s, Peak memory usage = 640.695MB<br/>Generate output files:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0.171s, Elapsed time = 0h 0m 0.21s, Peak memory usage = 640.695MB<br/></td>
</tr>
<tr>
<td class="label">Total Time and Memory Usage</td>
<td>CPU time = 0h 0m 7s, Elapsed time = 0h 0m 8s, Peak memory usage = 640.695MB</td>
</tr>
</table>
<h1><a name="resource">Resource</a></h1>
<h2><a name="usage">Resource Usage Summary</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>Resource</b></td>
<td><b>Usage</b></td>
</tr>
<tr>
<td class="label"><b>I/O Port </b></td>
<td>7</td>
</tr>
<tr>
<td class="label"><b>I/O Buf </b></td>
<td>7</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspIBUF</td>
<td>5</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspOBUF</td>
<td>2</td>
</tr>
<tr>
<td class="label"><b>Register </b></td>
<td>2252</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFSE</td>
<td>127</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFRE</td>
<td>568</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFPE</td>
<td>39</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFCE</td>
<td>1518</td>
</tr>
<tr>
<td class="label"><b>LUT </b></td>
<td>3930</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT2</td>
<td>337</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT3</td>
<td>2023</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT4</td>
<td>1570</td>
</tr>
<tr>
<td class="label"><b>ALU </b></td>
<td>212</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspALU</td>
<td>212</td>
</tr>
<tr>
<td class="label"><b>INV </b></td>
<td>2</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspINV</td>
<td>2</td>
</tr>
<tr>
<td class="label"><b>BSRAM </b></td>
<td>6</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspSDPB</td>
<td>4</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbsppROM</td>
<td>2</td>
</tr>
</table>
<h2><a name="utilization">Resource Utilization Summary</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>Resource</b></td>
<td><b>Usage</b></td>
<td><b>Utilization</b></td>
</tr>
<tr>
<td class="label">Logic</td>
<td>4144(3932 LUT, 212 ALU) / 23040</td>
<td>18%</td>
</tr>
<tr>
<td class="label">Register</td>
<td>2252 / 23280</td>
<td>10%</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp--Register as Latch</td>
<td>0 / 23280</td>
<td>0%</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp--Register as FF</td>
<td>2252 / 23280</td>
<td>10%</td>
</tr>
<tr>
<td class="label">BSRAM</td>
<td>6 / 56</td>
<td>11%</td>
</tr>
</table>
<h1><a name="timing">Timing</a></h1>
<h2><a name="clock">Clock Summary:</a></h2>
<table class="summary_table">
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Type</th>
<th>Period</th>
<th>Frequency(MHz)</th>
<th>Rise</th>
<th>Fall</th>
<th>Source</th>
<th>Master</th>
<th>Object</th>
</tr>
<tr>
<td>1</td>
<td>clk</td>
<td>Base</td>
<td>10.000</td>
<td>100.0</td>
<td>0.000</td>
<td>5.000</td>
<td> </td>
<td> </td>
<td>clk_ibuf/I </td>
</tr>
</table>
<h2><a name="performance">Max Frequency Summary:</a></h2>
<table class="summary_table">
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>clk</td>
<td>100.000(MHz)</td>
<td>64.355(MHz)</td>
<td>20</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="detail timing">Detail Timing Paths Information</a></h2>
<h3>Path&nbsp1</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.539</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.603</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.064</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/IDEX_instr_rs1_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>text/charMemory[29]_5_s6</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>2262</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.375</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu_1/IDEX_instr_rs1_0_s1/CLK</td>
</tr>
<tr>
<td>0.757</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>cpu_1/IDEX_instr_rs1_0_s1/Q</td>
</tr>
<tr>
<td>1.132</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>cpu_1/control_bypass_ex/n7_s0/I1</td>
</tr>
<tr>
<td>1.695</td>
<td>0.562</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>cpu_1/control_bypass_ex/n7_s0/COUT</td>
</tr>
<tr>
<td>1.695</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>cpu_1/control_bypass_ex/n8_s0/CIN</td>
</tr>
<tr>
<td>1.745</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>cpu_1/control_bypass_ex/n8_s0/COUT</td>
</tr>
<tr>
<td>1.745</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>cpu_1/control_bypass_ex/n9_s0/CIN</td>
</tr>
<tr>
<td>1.795</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu_1/control_bypass_ex/n9_s0/COUT</td>
</tr>
<tr>
<td>1.795</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>cpu_1/control_bypass_ex/n10_s0/CIN</td>
</tr>
<tr>
<td>1.845</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu_1/control_bypass_ex/n10_s0/COUT</td>
</tr>
<tr>
<td>1.845</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>cpu_1/control_bypass_ex/n11_s0/CIN</td>
</tr>
<tr>
<td>1.895</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu_1/control_bypass_ex/n11_s0/COUT</td>
</tr>
<tr>
<td>2.270</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu_1/ALUInA_31_s4/I2</td>
</tr>
<tr>
<td>2.731</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>76</td>
<td>cpu_1/ALUInA_31_s4/F</td>
</tr>
<tr>
<td>3.106</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu_1/ALUInA_2_s2/I2</td>
</tr>
<tr>
<td>3.567</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu_1/ALUInA_2_s2/F</td>
</tr>
<tr>
<td>3.942</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu_1/ALUInA_2_s3/I0</td>
</tr>
<tr>
<td>4.469</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>cpu_1/ALUInA_2_s3/F</td>
</tr>
<tr>
<td>4.844</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu_1/ALUInA_2_s0/I0</td>
</tr>
<tr>
<td>5.370</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>cpu_1/ALUInA_2_s0/F</td>
</tr>
<tr>
<td>5.745</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>cpu_1/cpu_alu/unsigned_sub_2_s/I0</td>
</tr>
<tr>
<td>6.301</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>cpu_1/cpu_alu/unsigned_sub_2_s/COUT</td>
</tr>
<tr>
<td>6.301</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>cpu_1/cpu_alu/unsigned_sub_3_s/CIN</td>
</tr>
<tr>
<td>6.351</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>cpu_1/cpu_alu/unsigned_sub_3_s/COUT</td>
</tr>
<tr>
<td>6.351</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>cpu_1/cpu_alu/unsigned_sub_4_s/CIN</td>
</tr>
<tr>
<td>6.401</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu_1/cpu_alu/unsigned_sub_4_s/COUT</td>
</tr>
<tr>
<td>6.401</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>cpu_1/cpu_alu/unsigned_sub_5_s/CIN</td>
</tr>
<tr>
<td>6.451</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu_1/cpu_alu/unsigned_sub_5_s/COUT</td>
</tr>
<tr>
<td>6.451</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>cpu_1/cpu_alu/unsigned_sub_6_s/CIN</td>
</tr>
<tr>
<td>6.501</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu_1/cpu_alu/unsigned_sub_6_s/COUT</td>
</tr>
<tr>
<td>6.501</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>cpu_1/cpu_alu/unsigned_sub_7_s/CIN</td>
</tr>
<tr>
<td>6.551</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu_1/cpu_alu/unsigned_sub_7_s/COUT</td>
</tr>
<tr>
<td>6.551</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>cpu_1/cpu_alu/unsigned_sub_8_s/CIN</td>
</tr>
<tr>
<td>6.601</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu_1/cpu_alu/unsigned_sub_8_s/COUT</td>
</tr>
<tr>
<td>6.601</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>cpu_1/cpu_alu/unsigned_sub_9_s/CIN</td>
</tr>
<tr>
<td>6.651</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu_1/cpu_alu/unsigned_sub_9_s/COUT</td>
</tr>
<tr>
<td>6.651</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>cpu_1/cpu_alu/unsigned_sub_10_s/CIN</td>
</tr>
<tr>
<td>6.701</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu_1/cpu_alu/unsigned_sub_10_s/COUT</td>
</tr>
<tr>
<td>6.701</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>cpu_1/cpu_alu/unsigned_sub_11_s/CIN</td>
</tr>
<tr>
<td>6.751</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu_1/cpu_alu/unsigned_sub_11_s/COUT</td>
</tr>
<tr>
<td>6.751</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>cpu_1/cpu_alu/unsigned_sub_12_s/CIN</td>
</tr>
<tr>
<td>6.801</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu_1/cpu_alu/unsigned_sub_12_s/COUT</td>
</tr>
<tr>
<td>6.801</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>cpu_1/cpu_alu/unsigned_sub_13_s/CIN</td>
</tr>
<tr>
<td>6.851</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu_1/cpu_alu/unsigned_sub_13_s/COUT</td>
</tr>
<tr>
<td>6.851</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>cpu_1/cpu_alu/unsigned_sub_14_s/CIN</td>
</tr>
<tr>
<td>6.901</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu_1/cpu_alu/unsigned_sub_14_s/COUT</td>
</tr>
<tr>
<td>6.901</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>cpu_1/cpu_alu/unsigned_sub_15_s/CIN</td>
</tr>
<tr>
<td>6.951</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu_1/cpu_alu/unsigned_sub_15_s/COUT</td>
</tr>
<tr>
<td>6.951</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>cpu_1/cpu_alu/unsigned_sub_16_s/CIN</td>
</tr>
<tr>
<td>7.001</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu_1/cpu_alu/unsigned_sub_16_s/COUT</td>
</tr>
<tr>
<td>7.001</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>cpu_1/cpu_alu/unsigned_sub_17_s/CIN</td>
</tr>
<tr>
<td>7.051</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu_1/cpu_alu/unsigned_sub_17_s/COUT</td>
</tr>
<tr>
<td>7.051</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>cpu_1/cpu_alu/unsigned_sub_18_s/CIN</td>
</tr>
<tr>
<td>7.101</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu_1/cpu_alu/unsigned_sub_18_s/COUT</td>
</tr>
<tr>
<td>7.101</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>cpu_1/cpu_alu/unsigned_sub_19_s/CIN</td>
</tr>
<tr>
<td>7.151</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu_1/cpu_alu/unsigned_sub_19_s/COUT</td>
</tr>
<tr>
<td>7.151</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>cpu_1/cpu_alu/unsigned_sub_20_s/CIN</td>
</tr>
<tr>
<td>7.201</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu_1/cpu_alu/unsigned_sub_20_s/COUT</td>
</tr>
<tr>
<td>7.201</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>cpu_1/cpu_alu/unsigned_sub_21_s/CIN</td>
</tr>
<tr>
<td>7.251</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu_1/cpu_alu/unsigned_sub_21_s/COUT</td>
</tr>
<tr>
<td>7.251</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>cpu_1/cpu_alu/unsigned_sub_22_s/CIN</td>
</tr>
<tr>
<td>7.301</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu_1/cpu_alu/unsigned_sub_22_s/COUT</td>
</tr>
<tr>
<td>7.301</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>cpu_1/cpu_alu/unsigned_sub_23_s/CIN</td>
</tr>
<tr>
<td>7.351</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu_1/cpu_alu/unsigned_sub_23_s/COUT</td>
</tr>
<tr>
<td>7.351</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>cpu_1/cpu_alu/unsigned_sub_24_s/CIN</td>
</tr>
<tr>
<td>7.595</td>
<td>0.244</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>cpu_1/cpu_alu/unsigned_sub_24_s/SUM</td>
</tr>
<tr>
<td>7.970</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu_1/n2035_s13/I2</td>
</tr>
<tr>
<td>8.431</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu_1/n2035_s13/F</td>
</tr>
<tr>
<td>8.806</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu_1/n2035_s12/I3</td>
</tr>
<tr>
<td>9.069</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu_1/n2035_s12/F</td>
</tr>
<tr>
<td>9.444</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu_1/n2035_s8/I2</td>
</tr>
<tr>
<td>9.905</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu_1/n2035_s8/F</td>
</tr>
<tr>
<td>10.280</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu_1/n2035_s4/I2</td>
</tr>
<tr>
<td>10.741</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu_1/n2035_s4/F</td>
</tr>
<tr>
<td>11.116</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu_1/n2035_s3/I0</td>
</tr>
<tr>
<td>11.643</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>cpu_1/n2035_s3/F</td>
</tr>
<tr>
<td>12.018</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>bu/data_read_24_s13/I0</td>
</tr>
<tr>
<td>12.544</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>bu/data_read_24_s13/F</td>
</tr>
<tr>
<td>12.919</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>bu/data_read_24_s4/I1</td>
</tr>
<tr>
<td>13.435</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>bu/data_read_24_s4/F</td>
</tr>
<tr>
<td>13.810</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>text/n3600_s1/I1</td>
</tr>
<tr>
<td>14.326</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>text/n3600_s1/F</td>
</tr>
<tr>
<td>14.701</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>text/charMemory[29]_0_s8/I0</td>
</tr>
<tr>
<td>15.228</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>text/charMemory[29]_0_s8/F</td>
</tr>
<tr>
<td>15.603</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>text/charMemory[29]_5_s6/CE</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>2262</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>10.375</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>text/charMemory[29]_5_s6/CLK</td>
</tr>
<tr>
<td>10.064</td>
<td>-0.311</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>text/charMemory[29]_5_s6</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>20</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.375, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 8.845, 58.086%; route: 6.000, 39.402%; tC2Q: 0.382, 2.512%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.375, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp2</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.539</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.603</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.064</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/IDEX_instr_rs1_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>text/charMemory[29]_0_s6</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>2262</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.375</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu_1/IDEX_instr_rs1_0_s1/CLK</td>
</tr>
<tr>
<td>0.757</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>cpu_1/IDEX_instr_rs1_0_s1/Q</td>
</tr>
<tr>
<td>1.132</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>cpu_1/control_bypass_ex/n7_s0/I1</td>
</tr>
<tr>
<td>1.695</td>
<td>0.562</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>cpu_1/control_bypass_ex/n7_s0/COUT</td>
</tr>
<tr>
<td>1.695</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>cpu_1/control_bypass_ex/n8_s0/CIN</td>
</tr>
<tr>
<td>1.745</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>cpu_1/control_bypass_ex/n8_s0/COUT</td>
</tr>
<tr>
<td>1.745</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>cpu_1/control_bypass_ex/n9_s0/CIN</td>
</tr>
<tr>
<td>1.795</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu_1/control_bypass_ex/n9_s0/COUT</td>
</tr>
<tr>
<td>1.795</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>cpu_1/control_bypass_ex/n10_s0/CIN</td>
</tr>
<tr>
<td>1.845</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu_1/control_bypass_ex/n10_s0/COUT</td>
</tr>
<tr>
<td>1.845</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>cpu_1/control_bypass_ex/n11_s0/CIN</td>
</tr>
<tr>
<td>1.895</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu_1/control_bypass_ex/n11_s0/COUT</td>
</tr>
<tr>
<td>2.270</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu_1/ALUInA_31_s4/I2</td>
</tr>
<tr>
<td>2.731</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>76</td>
<td>cpu_1/ALUInA_31_s4/F</td>
</tr>
<tr>
<td>3.106</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu_1/ALUInA_2_s2/I2</td>
</tr>
<tr>
<td>3.567</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu_1/ALUInA_2_s2/F</td>
</tr>
<tr>
<td>3.942</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu_1/ALUInA_2_s3/I0</td>
</tr>
<tr>
<td>4.469</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>cpu_1/ALUInA_2_s3/F</td>
</tr>
<tr>
<td>4.844</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu_1/ALUInA_2_s0/I0</td>
</tr>
<tr>
<td>5.370</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>cpu_1/ALUInA_2_s0/F</td>
</tr>
<tr>
<td>5.745</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>cpu_1/cpu_alu/unsigned_sub_2_s/I0</td>
</tr>
<tr>
<td>6.301</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>cpu_1/cpu_alu/unsigned_sub_2_s/COUT</td>
</tr>
<tr>
<td>6.301</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>cpu_1/cpu_alu/unsigned_sub_3_s/CIN</td>
</tr>
<tr>
<td>6.351</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>cpu_1/cpu_alu/unsigned_sub_3_s/COUT</td>
</tr>
<tr>
<td>6.351</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>cpu_1/cpu_alu/unsigned_sub_4_s/CIN</td>
</tr>
<tr>
<td>6.401</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu_1/cpu_alu/unsigned_sub_4_s/COUT</td>
</tr>
<tr>
<td>6.401</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>cpu_1/cpu_alu/unsigned_sub_5_s/CIN</td>
</tr>
<tr>
<td>6.451</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu_1/cpu_alu/unsigned_sub_5_s/COUT</td>
</tr>
<tr>
<td>6.451</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>cpu_1/cpu_alu/unsigned_sub_6_s/CIN</td>
</tr>
<tr>
<td>6.501</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu_1/cpu_alu/unsigned_sub_6_s/COUT</td>
</tr>
<tr>
<td>6.501</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>cpu_1/cpu_alu/unsigned_sub_7_s/CIN</td>
</tr>
<tr>
<td>6.551</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu_1/cpu_alu/unsigned_sub_7_s/COUT</td>
</tr>
<tr>
<td>6.551</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>cpu_1/cpu_alu/unsigned_sub_8_s/CIN</td>
</tr>
<tr>
<td>6.601</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu_1/cpu_alu/unsigned_sub_8_s/COUT</td>
</tr>
<tr>
<td>6.601</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>cpu_1/cpu_alu/unsigned_sub_9_s/CIN</td>
</tr>
<tr>
<td>6.651</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu_1/cpu_alu/unsigned_sub_9_s/COUT</td>
</tr>
<tr>
<td>6.651</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>cpu_1/cpu_alu/unsigned_sub_10_s/CIN</td>
</tr>
<tr>
<td>6.701</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu_1/cpu_alu/unsigned_sub_10_s/COUT</td>
</tr>
<tr>
<td>6.701</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>cpu_1/cpu_alu/unsigned_sub_11_s/CIN</td>
</tr>
<tr>
<td>6.751</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu_1/cpu_alu/unsigned_sub_11_s/COUT</td>
</tr>
<tr>
<td>6.751</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>cpu_1/cpu_alu/unsigned_sub_12_s/CIN</td>
</tr>
<tr>
<td>6.801</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu_1/cpu_alu/unsigned_sub_12_s/COUT</td>
</tr>
<tr>
<td>6.801</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>cpu_1/cpu_alu/unsigned_sub_13_s/CIN</td>
</tr>
<tr>
<td>6.851</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu_1/cpu_alu/unsigned_sub_13_s/COUT</td>
</tr>
<tr>
<td>6.851</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>cpu_1/cpu_alu/unsigned_sub_14_s/CIN</td>
</tr>
<tr>
<td>6.901</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu_1/cpu_alu/unsigned_sub_14_s/COUT</td>
</tr>
<tr>
<td>6.901</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>cpu_1/cpu_alu/unsigned_sub_15_s/CIN</td>
</tr>
<tr>
<td>6.951</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu_1/cpu_alu/unsigned_sub_15_s/COUT</td>
</tr>
<tr>
<td>6.951</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>cpu_1/cpu_alu/unsigned_sub_16_s/CIN</td>
</tr>
<tr>
<td>7.001</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu_1/cpu_alu/unsigned_sub_16_s/COUT</td>
</tr>
<tr>
<td>7.001</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>cpu_1/cpu_alu/unsigned_sub_17_s/CIN</td>
</tr>
<tr>
<td>7.051</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu_1/cpu_alu/unsigned_sub_17_s/COUT</td>
</tr>
<tr>
<td>7.051</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>cpu_1/cpu_alu/unsigned_sub_18_s/CIN</td>
</tr>
<tr>
<td>7.101</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu_1/cpu_alu/unsigned_sub_18_s/COUT</td>
</tr>
<tr>
<td>7.101</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>cpu_1/cpu_alu/unsigned_sub_19_s/CIN</td>
</tr>
<tr>
<td>7.151</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu_1/cpu_alu/unsigned_sub_19_s/COUT</td>
</tr>
<tr>
<td>7.151</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>cpu_1/cpu_alu/unsigned_sub_20_s/CIN</td>
</tr>
<tr>
<td>7.201</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu_1/cpu_alu/unsigned_sub_20_s/COUT</td>
</tr>
<tr>
<td>7.201</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>cpu_1/cpu_alu/unsigned_sub_21_s/CIN</td>
</tr>
<tr>
<td>7.251</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu_1/cpu_alu/unsigned_sub_21_s/COUT</td>
</tr>
<tr>
<td>7.251</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>cpu_1/cpu_alu/unsigned_sub_22_s/CIN</td>
</tr>
<tr>
<td>7.301</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu_1/cpu_alu/unsigned_sub_22_s/COUT</td>
</tr>
<tr>
<td>7.301</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>cpu_1/cpu_alu/unsigned_sub_23_s/CIN</td>
</tr>
<tr>
<td>7.351</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu_1/cpu_alu/unsigned_sub_23_s/COUT</td>
</tr>
<tr>
<td>7.351</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>cpu_1/cpu_alu/unsigned_sub_24_s/CIN</td>
</tr>
<tr>
<td>7.595</td>
<td>0.244</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>cpu_1/cpu_alu/unsigned_sub_24_s/SUM</td>
</tr>
<tr>
<td>7.970</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu_1/n2035_s13/I2</td>
</tr>
<tr>
<td>8.431</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu_1/n2035_s13/F</td>
</tr>
<tr>
<td>8.806</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu_1/n2035_s12/I3</td>
</tr>
<tr>
<td>9.069</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu_1/n2035_s12/F</td>
</tr>
<tr>
<td>9.444</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu_1/n2035_s8/I2</td>
</tr>
<tr>
<td>9.905</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu_1/n2035_s8/F</td>
</tr>
<tr>
<td>10.280</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu_1/n2035_s4/I2</td>
</tr>
<tr>
<td>10.741</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu_1/n2035_s4/F</td>
</tr>
<tr>
<td>11.116</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu_1/n2035_s3/I0</td>
</tr>
<tr>
<td>11.643</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>cpu_1/n2035_s3/F</td>
</tr>
<tr>
<td>12.018</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>bu/data_read_24_s13/I0</td>
</tr>
<tr>
<td>12.544</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>bu/data_read_24_s13/F</td>
</tr>
<tr>
<td>12.919</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>bu/data_read_24_s4/I1</td>
</tr>
<tr>
<td>13.435</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>bu/data_read_24_s4/F</td>
</tr>
<tr>
<td>13.810</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>text/n3600_s1/I1</td>
</tr>
<tr>
<td>14.326</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>text/n3600_s1/F</td>
</tr>
<tr>
<td>14.701</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>text/charMemory[29]_0_s8/I0</td>
</tr>
<tr>
<td>15.228</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>text/charMemory[29]_0_s8/F</td>
</tr>
<tr>
<td>15.603</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>text/charMemory[29]_0_s6/CE</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>2262</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>10.375</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>text/charMemory[29]_0_s6/CLK</td>
</tr>
<tr>
<td>10.064</td>
<td>-0.311</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>text/charMemory[29]_0_s6</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>20</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.375, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 8.845, 58.086%; route: 6.000, 39.402%; tC2Q: 0.382, 2.512%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.375, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp3</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.539</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.603</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.064</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/IDEX_instr_rs1_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>text/charMemory[27]_5_s6</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>2262</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.375</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu_1/IDEX_instr_rs1_0_s1/CLK</td>
</tr>
<tr>
<td>0.757</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>cpu_1/IDEX_instr_rs1_0_s1/Q</td>
</tr>
<tr>
<td>1.132</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>cpu_1/control_bypass_ex/n7_s0/I1</td>
</tr>
<tr>
<td>1.695</td>
<td>0.562</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>cpu_1/control_bypass_ex/n7_s0/COUT</td>
</tr>
<tr>
<td>1.695</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>cpu_1/control_bypass_ex/n8_s0/CIN</td>
</tr>
<tr>
<td>1.745</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>cpu_1/control_bypass_ex/n8_s0/COUT</td>
</tr>
<tr>
<td>1.745</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>cpu_1/control_bypass_ex/n9_s0/CIN</td>
</tr>
<tr>
<td>1.795</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu_1/control_bypass_ex/n9_s0/COUT</td>
</tr>
<tr>
<td>1.795</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>cpu_1/control_bypass_ex/n10_s0/CIN</td>
</tr>
<tr>
<td>1.845</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu_1/control_bypass_ex/n10_s0/COUT</td>
</tr>
<tr>
<td>1.845</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>cpu_1/control_bypass_ex/n11_s0/CIN</td>
</tr>
<tr>
<td>1.895</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu_1/control_bypass_ex/n11_s0/COUT</td>
</tr>
<tr>
<td>2.270</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu_1/ALUInA_31_s4/I2</td>
</tr>
<tr>
<td>2.731</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>76</td>
<td>cpu_1/ALUInA_31_s4/F</td>
</tr>
<tr>
<td>3.106</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu_1/ALUInA_2_s2/I2</td>
</tr>
<tr>
<td>3.567</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu_1/ALUInA_2_s2/F</td>
</tr>
<tr>
<td>3.942</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu_1/ALUInA_2_s3/I0</td>
</tr>
<tr>
<td>4.469</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>cpu_1/ALUInA_2_s3/F</td>
</tr>
<tr>
<td>4.844</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu_1/ALUInA_2_s0/I0</td>
</tr>
<tr>
<td>5.370</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>cpu_1/ALUInA_2_s0/F</td>
</tr>
<tr>
<td>5.745</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>cpu_1/cpu_alu/unsigned_sub_2_s/I0</td>
</tr>
<tr>
<td>6.301</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>cpu_1/cpu_alu/unsigned_sub_2_s/COUT</td>
</tr>
<tr>
<td>6.301</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>cpu_1/cpu_alu/unsigned_sub_3_s/CIN</td>
</tr>
<tr>
<td>6.351</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>cpu_1/cpu_alu/unsigned_sub_3_s/COUT</td>
</tr>
<tr>
<td>6.351</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>cpu_1/cpu_alu/unsigned_sub_4_s/CIN</td>
</tr>
<tr>
<td>6.401</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu_1/cpu_alu/unsigned_sub_4_s/COUT</td>
</tr>
<tr>
<td>6.401</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>cpu_1/cpu_alu/unsigned_sub_5_s/CIN</td>
</tr>
<tr>
<td>6.451</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu_1/cpu_alu/unsigned_sub_5_s/COUT</td>
</tr>
<tr>
<td>6.451</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>cpu_1/cpu_alu/unsigned_sub_6_s/CIN</td>
</tr>
<tr>
<td>6.501</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu_1/cpu_alu/unsigned_sub_6_s/COUT</td>
</tr>
<tr>
<td>6.501</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>cpu_1/cpu_alu/unsigned_sub_7_s/CIN</td>
</tr>
<tr>
<td>6.551</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu_1/cpu_alu/unsigned_sub_7_s/COUT</td>
</tr>
<tr>
<td>6.551</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>cpu_1/cpu_alu/unsigned_sub_8_s/CIN</td>
</tr>
<tr>
<td>6.601</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu_1/cpu_alu/unsigned_sub_8_s/COUT</td>
</tr>
<tr>
<td>6.601</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>cpu_1/cpu_alu/unsigned_sub_9_s/CIN</td>
</tr>
<tr>
<td>6.651</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu_1/cpu_alu/unsigned_sub_9_s/COUT</td>
</tr>
<tr>
<td>6.651</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>cpu_1/cpu_alu/unsigned_sub_10_s/CIN</td>
</tr>
<tr>
<td>6.701</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu_1/cpu_alu/unsigned_sub_10_s/COUT</td>
</tr>
<tr>
<td>6.701</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>cpu_1/cpu_alu/unsigned_sub_11_s/CIN</td>
</tr>
<tr>
<td>6.751</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu_1/cpu_alu/unsigned_sub_11_s/COUT</td>
</tr>
<tr>
<td>6.751</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>cpu_1/cpu_alu/unsigned_sub_12_s/CIN</td>
</tr>
<tr>
<td>6.801</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu_1/cpu_alu/unsigned_sub_12_s/COUT</td>
</tr>
<tr>
<td>6.801</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>cpu_1/cpu_alu/unsigned_sub_13_s/CIN</td>
</tr>
<tr>
<td>6.851</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu_1/cpu_alu/unsigned_sub_13_s/COUT</td>
</tr>
<tr>
<td>6.851</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>cpu_1/cpu_alu/unsigned_sub_14_s/CIN</td>
</tr>
<tr>
<td>6.901</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu_1/cpu_alu/unsigned_sub_14_s/COUT</td>
</tr>
<tr>
<td>6.901</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>cpu_1/cpu_alu/unsigned_sub_15_s/CIN</td>
</tr>
<tr>
<td>6.951</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu_1/cpu_alu/unsigned_sub_15_s/COUT</td>
</tr>
<tr>
<td>6.951</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>cpu_1/cpu_alu/unsigned_sub_16_s/CIN</td>
</tr>
<tr>
<td>7.001</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu_1/cpu_alu/unsigned_sub_16_s/COUT</td>
</tr>
<tr>
<td>7.001</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>cpu_1/cpu_alu/unsigned_sub_17_s/CIN</td>
</tr>
<tr>
<td>7.051</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu_1/cpu_alu/unsigned_sub_17_s/COUT</td>
</tr>
<tr>
<td>7.051</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>cpu_1/cpu_alu/unsigned_sub_18_s/CIN</td>
</tr>
<tr>
<td>7.101</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu_1/cpu_alu/unsigned_sub_18_s/COUT</td>
</tr>
<tr>
<td>7.101</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>cpu_1/cpu_alu/unsigned_sub_19_s/CIN</td>
</tr>
<tr>
<td>7.151</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu_1/cpu_alu/unsigned_sub_19_s/COUT</td>
</tr>
<tr>
<td>7.151</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>cpu_1/cpu_alu/unsigned_sub_20_s/CIN</td>
</tr>
<tr>
<td>7.201</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu_1/cpu_alu/unsigned_sub_20_s/COUT</td>
</tr>
<tr>
<td>7.201</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>cpu_1/cpu_alu/unsigned_sub_21_s/CIN</td>
</tr>
<tr>
<td>7.251</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu_1/cpu_alu/unsigned_sub_21_s/COUT</td>
</tr>
<tr>
<td>7.251</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>cpu_1/cpu_alu/unsigned_sub_22_s/CIN</td>
</tr>
<tr>
<td>7.301</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu_1/cpu_alu/unsigned_sub_22_s/COUT</td>
</tr>
<tr>
<td>7.301</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>cpu_1/cpu_alu/unsigned_sub_23_s/CIN</td>
</tr>
<tr>
<td>7.351</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu_1/cpu_alu/unsigned_sub_23_s/COUT</td>
</tr>
<tr>
<td>7.351</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>cpu_1/cpu_alu/unsigned_sub_24_s/CIN</td>
</tr>
<tr>
<td>7.595</td>
<td>0.244</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>cpu_1/cpu_alu/unsigned_sub_24_s/SUM</td>
</tr>
<tr>
<td>7.970</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu_1/n2035_s13/I2</td>
</tr>
<tr>
<td>8.431</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu_1/n2035_s13/F</td>
</tr>
<tr>
<td>8.806</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu_1/n2035_s12/I3</td>
</tr>
<tr>
<td>9.069</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu_1/n2035_s12/F</td>
</tr>
<tr>
<td>9.444</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu_1/n2035_s8/I2</td>
</tr>
<tr>
<td>9.905</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu_1/n2035_s8/F</td>
</tr>
<tr>
<td>10.280</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu_1/n2035_s4/I2</td>
</tr>
<tr>
<td>10.741</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu_1/n2035_s4/F</td>
</tr>
<tr>
<td>11.116</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu_1/n2035_s3/I0</td>
</tr>
<tr>
<td>11.643</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>cpu_1/n2035_s3/F</td>
</tr>
<tr>
<td>12.018</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>bu/data_read_24_s13/I0</td>
</tr>
<tr>
<td>12.544</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>bu/data_read_24_s13/F</td>
</tr>
<tr>
<td>12.919</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>bu/data_read_24_s4/I1</td>
</tr>
<tr>
<td>13.435</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>bu/data_read_24_s4/F</td>
</tr>
<tr>
<td>13.810</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>text/n3600_s1/I1</td>
</tr>
<tr>
<td>14.326</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>text/n3600_s1/F</td>
</tr>
<tr>
<td>14.701</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>text/charMemory[27]_1_s8/I0</td>
</tr>
<tr>
<td>15.228</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>text/charMemory[27]_1_s8/F</td>
</tr>
<tr>
<td>15.603</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>text/charMemory[27]_5_s6/CE</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>2262</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>10.375</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>text/charMemory[27]_5_s6/CLK</td>
</tr>
<tr>
<td>10.064</td>
<td>-0.311</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>text/charMemory[27]_5_s6</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>20</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.375, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 8.845, 58.086%; route: 6.000, 39.402%; tC2Q: 0.382, 2.512%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.375, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp4</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.539</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.603</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.064</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/IDEX_instr_rs1_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>text/charMemory[27]_4_s6</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>2262</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.375</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu_1/IDEX_instr_rs1_0_s1/CLK</td>
</tr>
<tr>
<td>0.757</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>cpu_1/IDEX_instr_rs1_0_s1/Q</td>
</tr>
<tr>
<td>1.132</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>cpu_1/control_bypass_ex/n7_s0/I1</td>
</tr>
<tr>
<td>1.695</td>
<td>0.562</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>cpu_1/control_bypass_ex/n7_s0/COUT</td>
</tr>
<tr>
<td>1.695</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>cpu_1/control_bypass_ex/n8_s0/CIN</td>
</tr>
<tr>
<td>1.745</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>cpu_1/control_bypass_ex/n8_s0/COUT</td>
</tr>
<tr>
<td>1.745</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>cpu_1/control_bypass_ex/n9_s0/CIN</td>
</tr>
<tr>
<td>1.795</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu_1/control_bypass_ex/n9_s0/COUT</td>
</tr>
<tr>
<td>1.795</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>cpu_1/control_bypass_ex/n10_s0/CIN</td>
</tr>
<tr>
<td>1.845</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu_1/control_bypass_ex/n10_s0/COUT</td>
</tr>
<tr>
<td>1.845</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>cpu_1/control_bypass_ex/n11_s0/CIN</td>
</tr>
<tr>
<td>1.895</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu_1/control_bypass_ex/n11_s0/COUT</td>
</tr>
<tr>
<td>2.270</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu_1/ALUInA_31_s4/I2</td>
</tr>
<tr>
<td>2.731</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>76</td>
<td>cpu_1/ALUInA_31_s4/F</td>
</tr>
<tr>
<td>3.106</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu_1/ALUInA_2_s2/I2</td>
</tr>
<tr>
<td>3.567</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu_1/ALUInA_2_s2/F</td>
</tr>
<tr>
<td>3.942</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu_1/ALUInA_2_s3/I0</td>
</tr>
<tr>
<td>4.469</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>cpu_1/ALUInA_2_s3/F</td>
</tr>
<tr>
<td>4.844</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu_1/ALUInA_2_s0/I0</td>
</tr>
<tr>
<td>5.370</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>cpu_1/ALUInA_2_s0/F</td>
</tr>
<tr>
<td>5.745</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>cpu_1/cpu_alu/unsigned_sub_2_s/I0</td>
</tr>
<tr>
<td>6.301</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>cpu_1/cpu_alu/unsigned_sub_2_s/COUT</td>
</tr>
<tr>
<td>6.301</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>cpu_1/cpu_alu/unsigned_sub_3_s/CIN</td>
</tr>
<tr>
<td>6.351</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>cpu_1/cpu_alu/unsigned_sub_3_s/COUT</td>
</tr>
<tr>
<td>6.351</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>cpu_1/cpu_alu/unsigned_sub_4_s/CIN</td>
</tr>
<tr>
<td>6.401</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu_1/cpu_alu/unsigned_sub_4_s/COUT</td>
</tr>
<tr>
<td>6.401</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>cpu_1/cpu_alu/unsigned_sub_5_s/CIN</td>
</tr>
<tr>
<td>6.451</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu_1/cpu_alu/unsigned_sub_5_s/COUT</td>
</tr>
<tr>
<td>6.451</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>cpu_1/cpu_alu/unsigned_sub_6_s/CIN</td>
</tr>
<tr>
<td>6.501</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu_1/cpu_alu/unsigned_sub_6_s/COUT</td>
</tr>
<tr>
<td>6.501</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>cpu_1/cpu_alu/unsigned_sub_7_s/CIN</td>
</tr>
<tr>
<td>6.551</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu_1/cpu_alu/unsigned_sub_7_s/COUT</td>
</tr>
<tr>
<td>6.551</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>cpu_1/cpu_alu/unsigned_sub_8_s/CIN</td>
</tr>
<tr>
<td>6.601</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu_1/cpu_alu/unsigned_sub_8_s/COUT</td>
</tr>
<tr>
<td>6.601</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>cpu_1/cpu_alu/unsigned_sub_9_s/CIN</td>
</tr>
<tr>
<td>6.651</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu_1/cpu_alu/unsigned_sub_9_s/COUT</td>
</tr>
<tr>
<td>6.651</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>cpu_1/cpu_alu/unsigned_sub_10_s/CIN</td>
</tr>
<tr>
<td>6.701</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu_1/cpu_alu/unsigned_sub_10_s/COUT</td>
</tr>
<tr>
<td>6.701</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>cpu_1/cpu_alu/unsigned_sub_11_s/CIN</td>
</tr>
<tr>
<td>6.751</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu_1/cpu_alu/unsigned_sub_11_s/COUT</td>
</tr>
<tr>
<td>6.751</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>cpu_1/cpu_alu/unsigned_sub_12_s/CIN</td>
</tr>
<tr>
<td>6.801</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu_1/cpu_alu/unsigned_sub_12_s/COUT</td>
</tr>
<tr>
<td>6.801</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>cpu_1/cpu_alu/unsigned_sub_13_s/CIN</td>
</tr>
<tr>
<td>6.851</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu_1/cpu_alu/unsigned_sub_13_s/COUT</td>
</tr>
<tr>
<td>6.851</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>cpu_1/cpu_alu/unsigned_sub_14_s/CIN</td>
</tr>
<tr>
<td>6.901</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu_1/cpu_alu/unsigned_sub_14_s/COUT</td>
</tr>
<tr>
<td>6.901</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>cpu_1/cpu_alu/unsigned_sub_15_s/CIN</td>
</tr>
<tr>
<td>6.951</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu_1/cpu_alu/unsigned_sub_15_s/COUT</td>
</tr>
<tr>
<td>6.951</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>cpu_1/cpu_alu/unsigned_sub_16_s/CIN</td>
</tr>
<tr>
<td>7.001</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu_1/cpu_alu/unsigned_sub_16_s/COUT</td>
</tr>
<tr>
<td>7.001</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>cpu_1/cpu_alu/unsigned_sub_17_s/CIN</td>
</tr>
<tr>
<td>7.051</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu_1/cpu_alu/unsigned_sub_17_s/COUT</td>
</tr>
<tr>
<td>7.051</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>cpu_1/cpu_alu/unsigned_sub_18_s/CIN</td>
</tr>
<tr>
<td>7.101</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu_1/cpu_alu/unsigned_sub_18_s/COUT</td>
</tr>
<tr>
<td>7.101</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>cpu_1/cpu_alu/unsigned_sub_19_s/CIN</td>
</tr>
<tr>
<td>7.151</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu_1/cpu_alu/unsigned_sub_19_s/COUT</td>
</tr>
<tr>
<td>7.151</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>cpu_1/cpu_alu/unsigned_sub_20_s/CIN</td>
</tr>
<tr>
<td>7.201</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu_1/cpu_alu/unsigned_sub_20_s/COUT</td>
</tr>
<tr>
<td>7.201</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>cpu_1/cpu_alu/unsigned_sub_21_s/CIN</td>
</tr>
<tr>
<td>7.251</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu_1/cpu_alu/unsigned_sub_21_s/COUT</td>
</tr>
<tr>
<td>7.251</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>cpu_1/cpu_alu/unsigned_sub_22_s/CIN</td>
</tr>
<tr>
<td>7.301</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu_1/cpu_alu/unsigned_sub_22_s/COUT</td>
</tr>
<tr>
<td>7.301</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>cpu_1/cpu_alu/unsigned_sub_23_s/CIN</td>
</tr>
<tr>
<td>7.351</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu_1/cpu_alu/unsigned_sub_23_s/COUT</td>
</tr>
<tr>
<td>7.351</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>cpu_1/cpu_alu/unsigned_sub_24_s/CIN</td>
</tr>
<tr>
<td>7.595</td>
<td>0.244</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>cpu_1/cpu_alu/unsigned_sub_24_s/SUM</td>
</tr>
<tr>
<td>7.970</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu_1/n2035_s13/I2</td>
</tr>
<tr>
<td>8.431</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu_1/n2035_s13/F</td>
</tr>
<tr>
<td>8.806</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu_1/n2035_s12/I3</td>
</tr>
<tr>
<td>9.069</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu_1/n2035_s12/F</td>
</tr>
<tr>
<td>9.444</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu_1/n2035_s8/I2</td>
</tr>
<tr>
<td>9.905</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu_1/n2035_s8/F</td>
</tr>
<tr>
<td>10.280</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu_1/n2035_s4/I2</td>
</tr>
<tr>
<td>10.741</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu_1/n2035_s4/F</td>
</tr>
<tr>
<td>11.116</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu_1/n2035_s3/I0</td>
</tr>
<tr>
<td>11.643</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>cpu_1/n2035_s3/F</td>
</tr>
<tr>
<td>12.018</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>bu/data_read_24_s13/I0</td>
</tr>
<tr>
<td>12.544</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>bu/data_read_24_s13/F</td>
</tr>
<tr>
<td>12.919</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>bu/data_read_24_s4/I1</td>
</tr>
<tr>
<td>13.435</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>bu/data_read_24_s4/F</td>
</tr>
<tr>
<td>13.810</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>text/n3600_s1/I1</td>
</tr>
<tr>
<td>14.326</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>text/n3600_s1/F</td>
</tr>
<tr>
<td>14.701</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>text/charMemory[27]_1_s8/I0</td>
</tr>
<tr>
<td>15.228</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>text/charMemory[27]_1_s8/F</td>
</tr>
<tr>
<td>15.603</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>text/charMemory[27]_4_s6/CE</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>2262</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>10.375</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>text/charMemory[27]_4_s6/CLK</td>
</tr>
<tr>
<td>10.064</td>
<td>-0.311</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>text/charMemory[27]_4_s6</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>20</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.375, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 8.845, 58.086%; route: 6.000, 39.402%; tC2Q: 0.382, 2.512%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.375, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp5</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.539</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.603</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.064</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/IDEX_instr_rs1_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>text/charMemory[27]_2_s6</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>2262</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.375</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu_1/IDEX_instr_rs1_0_s1/CLK</td>
</tr>
<tr>
<td>0.757</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>cpu_1/IDEX_instr_rs1_0_s1/Q</td>
</tr>
<tr>
<td>1.132</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>cpu_1/control_bypass_ex/n7_s0/I1</td>
</tr>
<tr>
<td>1.695</td>
<td>0.562</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>cpu_1/control_bypass_ex/n7_s0/COUT</td>
</tr>
<tr>
<td>1.695</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>cpu_1/control_bypass_ex/n8_s0/CIN</td>
</tr>
<tr>
<td>1.745</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>cpu_1/control_bypass_ex/n8_s0/COUT</td>
</tr>
<tr>
<td>1.745</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>cpu_1/control_bypass_ex/n9_s0/CIN</td>
</tr>
<tr>
<td>1.795</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu_1/control_bypass_ex/n9_s0/COUT</td>
</tr>
<tr>
<td>1.795</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>cpu_1/control_bypass_ex/n10_s0/CIN</td>
</tr>
<tr>
<td>1.845</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu_1/control_bypass_ex/n10_s0/COUT</td>
</tr>
<tr>
<td>1.845</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>cpu_1/control_bypass_ex/n11_s0/CIN</td>
</tr>
<tr>
<td>1.895</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu_1/control_bypass_ex/n11_s0/COUT</td>
</tr>
<tr>
<td>2.270</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu_1/ALUInA_31_s4/I2</td>
</tr>
<tr>
<td>2.731</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>76</td>
<td>cpu_1/ALUInA_31_s4/F</td>
</tr>
<tr>
<td>3.106</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu_1/ALUInA_2_s2/I2</td>
</tr>
<tr>
<td>3.567</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu_1/ALUInA_2_s2/F</td>
</tr>
<tr>
<td>3.942</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu_1/ALUInA_2_s3/I0</td>
</tr>
<tr>
<td>4.469</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>cpu_1/ALUInA_2_s3/F</td>
</tr>
<tr>
<td>4.844</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu_1/ALUInA_2_s0/I0</td>
</tr>
<tr>
<td>5.370</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>cpu_1/ALUInA_2_s0/F</td>
</tr>
<tr>
<td>5.745</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>cpu_1/cpu_alu/unsigned_sub_2_s/I0</td>
</tr>
<tr>
<td>6.301</td>
<td>0.556</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>cpu_1/cpu_alu/unsigned_sub_2_s/COUT</td>
</tr>
<tr>
<td>6.301</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>cpu_1/cpu_alu/unsigned_sub_3_s/CIN</td>
</tr>
<tr>
<td>6.351</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>cpu_1/cpu_alu/unsigned_sub_3_s/COUT</td>
</tr>
<tr>
<td>6.351</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>cpu_1/cpu_alu/unsigned_sub_4_s/CIN</td>
</tr>
<tr>
<td>6.401</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu_1/cpu_alu/unsigned_sub_4_s/COUT</td>
</tr>
<tr>
<td>6.401</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>cpu_1/cpu_alu/unsigned_sub_5_s/CIN</td>
</tr>
<tr>
<td>6.451</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu_1/cpu_alu/unsigned_sub_5_s/COUT</td>
</tr>
<tr>
<td>6.451</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>cpu_1/cpu_alu/unsigned_sub_6_s/CIN</td>
</tr>
<tr>
<td>6.501</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu_1/cpu_alu/unsigned_sub_6_s/COUT</td>
</tr>
<tr>
<td>6.501</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>cpu_1/cpu_alu/unsigned_sub_7_s/CIN</td>
</tr>
<tr>
<td>6.551</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu_1/cpu_alu/unsigned_sub_7_s/COUT</td>
</tr>
<tr>
<td>6.551</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>cpu_1/cpu_alu/unsigned_sub_8_s/CIN</td>
</tr>
<tr>
<td>6.601</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu_1/cpu_alu/unsigned_sub_8_s/COUT</td>
</tr>
<tr>
<td>6.601</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>cpu_1/cpu_alu/unsigned_sub_9_s/CIN</td>
</tr>
<tr>
<td>6.651</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu_1/cpu_alu/unsigned_sub_9_s/COUT</td>
</tr>
<tr>
<td>6.651</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>cpu_1/cpu_alu/unsigned_sub_10_s/CIN</td>
</tr>
<tr>
<td>6.701</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu_1/cpu_alu/unsigned_sub_10_s/COUT</td>
</tr>
<tr>
<td>6.701</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>cpu_1/cpu_alu/unsigned_sub_11_s/CIN</td>
</tr>
<tr>
<td>6.751</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu_1/cpu_alu/unsigned_sub_11_s/COUT</td>
</tr>
<tr>
<td>6.751</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>cpu_1/cpu_alu/unsigned_sub_12_s/CIN</td>
</tr>
<tr>
<td>6.801</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu_1/cpu_alu/unsigned_sub_12_s/COUT</td>
</tr>
<tr>
<td>6.801</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>cpu_1/cpu_alu/unsigned_sub_13_s/CIN</td>
</tr>
<tr>
<td>6.851</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu_1/cpu_alu/unsigned_sub_13_s/COUT</td>
</tr>
<tr>
<td>6.851</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>cpu_1/cpu_alu/unsigned_sub_14_s/CIN</td>
</tr>
<tr>
<td>6.901</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu_1/cpu_alu/unsigned_sub_14_s/COUT</td>
</tr>
<tr>
<td>6.901</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>cpu_1/cpu_alu/unsigned_sub_15_s/CIN</td>
</tr>
<tr>
<td>6.951</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu_1/cpu_alu/unsigned_sub_15_s/COUT</td>
</tr>
<tr>
<td>6.951</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>cpu_1/cpu_alu/unsigned_sub_16_s/CIN</td>
</tr>
<tr>
<td>7.001</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu_1/cpu_alu/unsigned_sub_16_s/COUT</td>
</tr>
<tr>
<td>7.001</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>cpu_1/cpu_alu/unsigned_sub_17_s/CIN</td>
</tr>
<tr>
<td>7.051</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu_1/cpu_alu/unsigned_sub_17_s/COUT</td>
</tr>
<tr>
<td>7.051</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>cpu_1/cpu_alu/unsigned_sub_18_s/CIN</td>
</tr>
<tr>
<td>7.101</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu_1/cpu_alu/unsigned_sub_18_s/COUT</td>
</tr>
<tr>
<td>7.101</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>cpu_1/cpu_alu/unsigned_sub_19_s/CIN</td>
</tr>
<tr>
<td>7.151</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu_1/cpu_alu/unsigned_sub_19_s/COUT</td>
</tr>
<tr>
<td>7.151</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>cpu_1/cpu_alu/unsigned_sub_20_s/CIN</td>
</tr>
<tr>
<td>7.201</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu_1/cpu_alu/unsigned_sub_20_s/COUT</td>
</tr>
<tr>
<td>7.201</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>cpu_1/cpu_alu/unsigned_sub_21_s/CIN</td>
</tr>
<tr>
<td>7.251</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu_1/cpu_alu/unsigned_sub_21_s/COUT</td>
</tr>
<tr>
<td>7.251</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>cpu_1/cpu_alu/unsigned_sub_22_s/CIN</td>
</tr>
<tr>
<td>7.301</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu_1/cpu_alu/unsigned_sub_22_s/COUT</td>
</tr>
<tr>
<td>7.301</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>cpu_1/cpu_alu/unsigned_sub_23_s/CIN</td>
</tr>
<tr>
<td>7.351</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu_1/cpu_alu/unsigned_sub_23_s/COUT</td>
</tr>
<tr>
<td>7.351</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>cpu_1/cpu_alu/unsigned_sub_24_s/CIN</td>
</tr>
<tr>
<td>7.595</td>
<td>0.244</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>cpu_1/cpu_alu/unsigned_sub_24_s/SUM</td>
</tr>
<tr>
<td>7.970</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu_1/n2035_s13/I2</td>
</tr>
<tr>
<td>8.431</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu_1/n2035_s13/F</td>
</tr>
<tr>
<td>8.806</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu_1/n2035_s12/I3</td>
</tr>
<tr>
<td>9.069</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu_1/n2035_s12/F</td>
</tr>
<tr>
<td>9.444</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu_1/n2035_s8/I2</td>
</tr>
<tr>
<td>9.905</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu_1/n2035_s8/F</td>
</tr>
<tr>
<td>10.280</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu_1/n2035_s4/I2</td>
</tr>
<tr>
<td>10.741</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>cpu_1/n2035_s4/F</td>
</tr>
<tr>
<td>11.116</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>cpu_1/n2035_s3/I0</td>
</tr>
<tr>
<td>11.643</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>cpu_1/n2035_s3/F</td>
</tr>
<tr>
<td>12.018</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>bu/data_read_24_s13/I0</td>
</tr>
<tr>
<td>12.544</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>bu/data_read_24_s13/F</td>
</tr>
<tr>
<td>12.919</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>bu/data_read_24_s4/I1</td>
</tr>
<tr>
<td>13.435</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>bu/data_read_24_s4/F</td>
</tr>
<tr>
<td>13.810</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>text/n3600_s1/I1</td>
</tr>
<tr>
<td>14.326</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>text/n3600_s1/F</td>
</tr>
<tr>
<td>14.701</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>text/charMemory[27]_1_s8/I0</td>
</tr>
<tr>
<td>15.228</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>text/charMemory[27]_1_s8/F</td>
</tr>
<tr>
<td>15.603</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>text/charMemory[27]_2_s6/CE</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>2262</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>10.375</td>
<td>0.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>text/charMemory[27]_2_s6/CLK</td>
</tr>
<tr>
<td>10.064</td>
<td>-0.311</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>text/charMemory[27]_2_s6</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>20</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.375, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 8.845, 58.086%; route: 6.000, 39.402%; tC2Q: 0.382, 2.512%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.375, 100.000%</td></tr>
</table>
<br/>
</div><!-- content -->
</div><!-- main_wrapper -->
</body>
</html>
