Info (10281): Verilog HDL Declaration information at final_soc_mm_interconnect_0_router_003.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/hz13/Desktop/final_project_503/final_project_503/final_project_502/final_project502/final_project_428/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_router_003.sv Line: 48
Info (10281): Verilog HDL Declaration information at final_soc_mm_interconnect_0_router_003.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/hz13/Desktop/final_project_503/final_project_503/final_project_502/final_project502/final_project_428/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_router_003.sv Line: 49
Info (10281): Verilog HDL Declaration information at final_soc_mm_interconnect_0_router_002.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/hz13/Desktop/final_project_503/final_project_503/final_project_502/final_project502/final_project_428/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_router_002.sv Line: 48
Info (10281): Verilog HDL Declaration information at final_soc_mm_interconnect_0_router_002.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/hz13/Desktop/final_project_503/final_project_503/final_project_502/final_project502/final_project_428/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_router_002.sv Line: 49
Info (10281): Verilog HDL Declaration information at final_soc_mm_interconnect_0_router_001.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/hz13/Desktop/final_project_503/final_project_503/final_project_502/final_project502/final_project_428/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_router_001.sv Line: 48
Info (10281): Verilog HDL Declaration information at final_soc_mm_interconnect_0_router_001.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/hz13/Desktop/final_project_503/final_project_503/final_project_502/final_project502/final_project_428/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_router_001.sv Line: 49
Info (10281): Verilog HDL Declaration information at final_soc_mm_interconnect_0_router.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/hz13/Desktop/final_project_503/final_project_503/final_project_502/final_project502/final_project_428/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_router.sv Line: 48
Info (10281): Verilog HDL Declaration information at final_soc_mm_interconnect_0_router.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/hz13/Desktop/final_project_503/final_project_503/final_project_502/final_project502/final_project_428/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_router.sv Line: 49
Warning (10273): Verilog HDL warning at hpi_io_intf.sv(43): extended using "x" or "z" File: C:/Users/hz13/Desktop/final_project_503/final_project_503/final_project_502/final_project502/final_project_428/hpi_io_intf.sv Line: 43
Info (10281): Verilog HDL Declaration information at lab8.sv(208): object "bg" differs only in case from object "BG" in the same scope File: C:/Users/hz13/Desktop/final_project_503/final_project_503/final_project_502/final_project502/final_project_428/lab8.sv Line: 208
Info (10281): Verilog HDL Declaration information at lab8.sv(212): object "en" differs only in case from object "EN" in the same scope File: C:/Users/hz13/Desktop/final_project_503/final_project_503/final_project_502/final_project502/final_project_428/lab8.sv Line: 212
Warning (10273): Verilog HDL warning at HexDriver.sv(23): extended using "x" or "z" File: C:/Users/hz13/Desktop/final_project_503/final_project_503/final_project_502/final_project502/final_project_428/HexDriver.sv Line: 23
Info (10281): Verilog HDL Declaration information at bullets.sv(39): object "bullet_load" differs only in case from object "BULLET_LOAD" in the same scope File: C:/Users/hz13/Desktop/final_project_503/final_project_503/final_project_502/final_project502/final_project_428/bullets.sv Line: 39
Info (10281): Verilog HDL Declaration information at bullets2.sv(39): object "bullet_load" differs only in case from object "BULLET_LOAD" in the same scope File: C:/Users/hz13/Desktop/final_project_503/final_project_503/final_project_502/final_project502/final_project_428/bullets2.sv Line: 39
Info (10281): Verilog HDL Declaration information at enemy_wall.sv(224): object "bullet_load" differs only in case from object "BULLET_LOAD" in the same scope File: C:/Users/hz13/Desktop/final_project_503/final_project_503/final_project_502/final_project502/final_project_428/enemy_wall.sv Line: 224
